
JECCbotECU.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007a48  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001c8  08007b54  08007b54  00017b54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007d1c  08007d1c  00020350  2**0
                  CONTENTS
  4 .ARM          00000000  08007d1c  08007d1c  00020350  2**0
                  CONTENTS
  5 .preinit_array 00000000  08007d1c  08007d1c  00020350  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007d1c  08007d1c  00017d1c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007d20  08007d20  00017d20  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000350  20000000  08007d24  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000018a4  20000350  08008074  00020350  2**2
                  ALLOC
 10 ._user_heap_stack 00000a04  20001bf4  08008074  00021bf4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020350  2**0
                  CONTENTS, READONLY
 12 .debug_info   00018bc3  00000000  00000000  00020379  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000382d  00000000  00000000  00038f3c  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001278  00000000  00000000  0003c770  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001100  00000000  00000000  0003d9e8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000184ad  00000000  00000000  0003eae8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00010be4  00000000  00000000  00056f95  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00077760  00000000  00000000  00067b79  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000df2d9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000050a0  00000000  00000000  000df354  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000350 	.word	0x20000350
 8000128:	00000000 	.word	0x00000000
 800012c:	08007b3c 	.word	0x08007b3c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000354 	.word	0x20000354
 8000148:	08007b3c 	.word	0x08007b3c

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <apiInit>:
bool apiWriteables[API_MEMORY_SIZE];

bool apiLocked;

void apiInit()
{
 800015c:	b480      	push	{r7}
 800015e:	b083      	sub	sp, #12
 8000160:	af00      	add	r7, sp, #0
	for(int i = 0; i < API_MEMORY_SIZE; i++)
 8000162:	2300      	movs	r3, #0
 8000164:	607b      	str	r3, [r7, #4]
 8000166:	e00c      	b.n	8000182 <apiInit+0x26>
	{
		apiMemory[i] = 0;
 8000168:	4a0c      	ldr	r2, [pc, #48]	; (800019c <apiInit+0x40>)
 800016a:	687b      	ldr	r3, [r7, #4]
 800016c:	2100      	movs	r1, #0
 800016e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		apiWriteables[i] = true;
 8000172:	4a0b      	ldr	r2, [pc, #44]	; (80001a0 <apiInit+0x44>)
 8000174:	687b      	ldr	r3, [r7, #4]
 8000176:	4413      	add	r3, r2
 8000178:	2201      	movs	r2, #1
 800017a:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < API_MEMORY_SIZE; i++)
 800017c:	687b      	ldr	r3, [r7, #4]
 800017e:	3301      	adds	r3, #1
 8000180:	607b      	str	r3, [r7, #4]
 8000182:	687b      	ldr	r3, [r7, #4]
 8000184:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000188:	dbee      	blt.n	8000168 <apiInit+0xc>
	}
	apiLocked = false;
 800018a:	4b06      	ldr	r3, [pc, #24]	; (80001a4 <apiInit+0x48>)
 800018c:	2200      	movs	r2, #0
 800018e:	701a      	strb	r2, [r3, #0]
}
 8000190:	bf00      	nop
 8000192:	370c      	adds	r7, #12
 8000194:	46bd      	mov	sp, r7
 8000196:	bc80      	pop	{r7}
 8000198:	4770      	bx	lr
 800019a:	bf00      	nop
 800019c:	200007a4 	.word	0x200007a4
 80001a0:	200005a4 	.word	0x200005a4
 80001a4:	200005a0 	.word	0x200005a0

080001a8 <apiDoInstruction>:

void apiDoInstruction(char *instruction, char *responseMessage)
{
 80001a8:	b5b0      	push	{r4, r5, r7, lr}
 80001aa:	b08c      	sub	sp, #48	; 0x30
 80001ac:	af00      	add	r7, sp, #0
 80001ae:	6078      	str	r0, [r7, #4]
 80001b0:	6039      	str	r1, [r7, #0]
 80001b2:	466b      	mov	r3, sp
 80001b4:	461d      	mov	r5, r3
	apiLocked = true;
 80001b6:	4b60      	ldr	r3, [pc, #384]	; (8000338 <apiDoInstruction+0x190>)
 80001b8:	2201      	movs	r2, #1
 80001ba:	701a      	strb	r2, [r3, #0]
	int len = strlen(instruction)+1;
 80001bc:	6878      	ldr	r0, [r7, #4]
 80001be:	f7ff ffc5 	bl	800014c <strlen>
 80001c2:	4603      	mov	r3, r0
 80001c4:	3301      	adds	r3, #1
 80001c6:	62fb      	str	r3, [r7, #44]	; 0x2c
	char ins[len];
 80001c8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80001ca:	1e43      	subs	r3, r0, #1
 80001cc:	62bb      	str	r3, [r7, #40]	; 0x28
 80001ce:	4603      	mov	r3, r0
 80001d0:	4619      	mov	r1, r3
 80001d2:	f04f 0200 	mov.w	r2, #0
 80001d6:	f04f 0300 	mov.w	r3, #0
 80001da:	f04f 0400 	mov.w	r4, #0
 80001de:	00d4      	lsls	r4, r2, #3
 80001e0:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 80001e4:	00cb      	lsls	r3, r1, #3
 80001e6:	4603      	mov	r3, r0
 80001e8:	4619      	mov	r1, r3
 80001ea:	f04f 0200 	mov.w	r2, #0
 80001ee:	f04f 0300 	mov.w	r3, #0
 80001f2:	f04f 0400 	mov.w	r4, #0
 80001f6:	00d4      	lsls	r4, r2, #3
 80001f8:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 80001fc:	00cb      	lsls	r3, r1, #3
 80001fe:	4603      	mov	r3, r0
 8000200:	3307      	adds	r3, #7
 8000202:	08db      	lsrs	r3, r3, #3
 8000204:	00db      	lsls	r3, r3, #3
 8000206:	ebad 0d03 	sub.w	sp, sp, r3
 800020a:	466b      	mov	r3, sp
 800020c:	3300      	adds	r3, #0
 800020e:	627b      	str	r3, [r7, #36]	; 0x24
	strcpy(ins, instruction);
 8000210:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000212:	6879      	ldr	r1, [r7, #4]
 8000214:	4618      	mov	r0, r3
 8000216:	f006 ffcd 	bl	80071b4 <strcpy>

	if(':' == ins[0] && '\n' == ins[len - 2])
 800021a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800021c:	781b      	ldrb	r3, [r3, #0]
 800021e:	2b3a      	cmp	r3, #58	; 0x3a
 8000220:	d17d      	bne.n	800031e <apiDoInstruction+0x176>
 8000222:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000224:	3b02      	subs	r3, #2
 8000226:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000228:	5cd3      	ldrb	r3, [r2, r3]
 800022a:	2b0a      	cmp	r3, #10
 800022c:	d177      	bne.n	800031e <apiDoInstruction+0x176>
		uint8_t instructor;
		uint16_t address;



		strncpy(instructorStr, &ins[1], 2);
 800022e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000230:	1c59      	adds	r1, r3, #1
 8000232:	f107 0318 	add.w	r3, r7, #24
 8000236:	2202      	movs	r2, #2
 8000238:	4618      	mov	r0, r3
 800023a:	f006 ffc3 	bl	80071c4 <strncpy>
		instructorStr[2] = '\0';
 800023e:	2300      	movs	r3, #0
 8000240:	76bb      	strb	r3, [r7, #26]
		strncpy(addressStr, &ins[3], 4);
 8000242:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000244:	1cd9      	adds	r1, r3, #3
 8000246:	f107 0310 	add.w	r3, r7, #16
 800024a:	2204      	movs	r2, #4
 800024c:	4618      	mov	r0, r3
 800024e:	f006 ffb9 	bl	80071c4 <strncpy>
		addressStr[4] = '\0';
 8000252:	2300      	movs	r3, #0
 8000254:	753b      	strb	r3, [r7, #20]


		instructor = strtol(instructorStr, NULL, 16);
 8000256:	f107 0318 	add.w	r3, r7, #24
 800025a:	2210      	movs	r2, #16
 800025c:	2100      	movs	r1, #0
 800025e:	4618      	mov	r0, r3
 8000260:	f007 f840 	bl	80072e4 <strtol>
 8000264:	4603      	mov	r3, r0
 8000266:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
		address = strtol(addressStr, NULL, 16);
 800026a:	f107 0310 	add.w	r3, r7, #16
 800026e:	2210      	movs	r2, #16
 8000270:	2100      	movs	r1, #0
 8000272:	4618      	mov	r0, r3
 8000274:	f007 f836 	bl	80072e4 <strtol>
 8000278:	4603      	mov	r3, r0
 800027a:	843b      	strh	r3, [r7, #32]


		if(address < API_MEMORY_SIZE)
 800027c:	8c3b      	ldrh	r3, [r7, #32]
 800027e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000282:	d246      	bcs.n	8000312 <apiDoInstruction+0x16a>
		{
			if(API_INSTRUCTION_READ == instructor)
 8000284:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8000288:	2b02      	cmp	r3, #2
 800028a:	d10a      	bne.n	80002a2 <apiDoInstruction+0xfa>
			{
				sprintf(responseMessage, ":%04x%04x\n", address, apiMemory[address]);
 800028c:	8c39      	ldrh	r1, [r7, #32]
 800028e:	8c3b      	ldrh	r3, [r7, #32]
 8000290:	4a2a      	ldr	r2, [pc, #168]	; (800033c <apiDoInstruction+0x194>)
 8000292:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000296:	460a      	mov	r2, r1
 8000298:	4929      	ldr	r1, [pc, #164]	; (8000340 <apiDoInstruction+0x198>)
 800029a:	6838      	ldr	r0, [r7, #0]
 800029c:	f006 ff6a 	bl	8007174 <siprintf>
	{
 80002a0:	e042      	b.n	8000328 <apiDoInstruction+0x180>
			}
			else if(API_INSTRUCTION_WRITE == instructor)
 80002a2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80002a6:	2b04      	cmp	r3, #4
 80002a8:	d12d      	bne.n	8000306 <apiDoInstruction+0x15e>
			{
				if(apiWriteables[address])
 80002aa:	8c3b      	ldrh	r3, [r7, #32]
 80002ac:	4a25      	ldr	r2, [pc, #148]	; (8000344 <apiDoInstruction+0x19c>)
 80002ae:	5cd3      	ldrb	r3, [r2, r3]
 80002b0:	2b00      	cmp	r3, #0
 80002b2:	d022      	beq.n	80002fa <apiDoInstruction+0x152>
				{
					char valueStr[5];
					uint16_t value;

					strncpy(valueStr, &ins[7], 4);
 80002b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80002b6:	1dd9      	adds	r1, r3, #7
 80002b8:	f107 0308 	add.w	r3, r7, #8
 80002bc:	2204      	movs	r2, #4
 80002be:	4618      	mov	r0, r3
 80002c0:	f006 ff80 	bl	80071c4 <strncpy>
					valueStr[4] = '\0';
 80002c4:	2300      	movs	r3, #0
 80002c6:	733b      	strb	r3, [r7, #12]

					value = strtol(valueStr, NULL, 16);
 80002c8:	f107 0308 	add.w	r3, r7, #8
 80002cc:	2210      	movs	r2, #16
 80002ce:	2100      	movs	r1, #0
 80002d0:	4618      	mov	r0, r3
 80002d2:	f007 f807 	bl	80072e4 <strtol>
 80002d6:	4603      	mov	r3, r0
 80002d8:	83fb      	strh	r3, [r7, #30]

					apiMemory[address] = value;
 80002da:	8c3b      	ldrh	r3, [r7, #32]
 80002dc:	4917      	ldr	r1, [pc, #92]	; (800033c <apiDoInstruction+0x194>)
 80002de:	8bfa      	ldrh	r2, [r7, #30]
 80002e0:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]

					sprintf(responseMessage, ":%04x%04x\n", address, apiMemory[address]);
 80002e4:	8c39      	ldrh	r1, [r7, #32]
 80002e6:	8c3b      	ldrh	r3, [r7, #32]
 80002e8:	4a14      	ldr	r2, [pc, #80]	; (800033c <apiDoInstruction+0x194>)
 80002ea:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80002ee:	460a      	mov	r2, r1
 80002f0:	4913      	ldr	r1, [pc, #76]	; (8000340 <apiDoInstruction+0x198>)
 80002f2:	6838      	ldr	r0, [r7, #0]
 80002f4:	f006 ff3e 	bl	8007174 <siprintf>
	{
 80002f8:	e016      	b.n	8000328 <apiDoInstruction+0x180>
				}
				else
				{
					sprintf(responseMessage, ":e%04x\n", API_ERROR_ACCESS_DENIED);
 80002fa:	2203      	movs	r2, #3
 80002fc:	4912      	ldr	r1, [pc, #72]	; (8000348 <apiDoInstruction+0x1a0>)
 80002fe:	6838      	ldr	r0, [r7, #0]
 8000300:	f006 ff38 	bl	8007174 <siprintf>
	{
 8000304:	e010      	b.n	8000328 <apiDoInstruction+0x180>
				}
			}
			else
			{
				sprintf(responseMessage, ":e%04x\n", API_ERROR_WRONG_INSTRUCTOR);
 8000306:	2202      	movs	r2, #2
 8000308:	490f      	ldr	r1, [pc, #60]	; (8000348 <apiDoInstruction+0x1a0>)
 800030a:	6838      	ldr	r0, [r7, #0]
 800030c:	f006 ff32 	bl	8007174 <siprintf>
	{
 8000310:	e00a      	b.n	8000328 <apiDoInstruction+0x180>
			}
		}
		else
		{
			sprintf(responseMessage, ":e%04x\n", API_ERROR_INVALID_ADDRESS);
 8000312:	2201      	movs	r2, #1
 8000314:	490c      	ldr	r1, [pc, #48]	; (8000348 <apiDoInstruction+0x1a0>)
 8000316:	6838      	ldr	r0, [r7, #0]
 8000318:	f006 ff2c 	bl	8007174 <siprintf>
	{
 800031c:	e004      	b.n	8000328 <apiDoInstruction+0x180>
		}

	}
	else
	{
		sprintf(responseMessage, ":e%04x\n", API_ERROR_WRONG_FORMAT);
 800031e:	2200      	movs	r2, #0
 8000320:	4909      	ldr	r1, [pc, #36]	; (8000348 <apiDoInstruction+0x1a0>)
 8000322:	6838      	ldr	r0, [r7, #0]
 8000324:	f006 ff26 	bl	8007174 <siprintf>
	}
	apiLocked = false;
 8000328:	4b03      	ldr	r3, [pc, #12]	; (8000338 <apiDoInstruction+0x190>)
 800032a:	2200      	movs	r2, #0
 800032c:	701a      	strb	r2, [r3, #0]
 800032e:	46ad      	mov	sp, r5
}
 8000330:	bf00      	nop
 8000332:	3730      	adds	r7, #48	; 0x30
 8000334:	46bd      	mov	sp, r7
 8000336:	bdb0      	pop	{r4, r5, r7, pc}
 8000338:	200005a0 	.word	0x200005a0
 800033c:	200007a4 	.word	0x200007a4
 8000340:	08007b54 	.word	0x08007b54
 8000344:	200005a4 	.word	0x200005a4
 8000348:	08007b60 	.word	0x08007b60

0800034c <HAL_UART_RxCpltCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800034c:	b580      	push	{r7, lr}
 800034e:	b082      	sub	sp, #8
 8000350:	af00      	add	r7, sp, #0
 8000352:	6078      	str	r0, [r7, #4]
	if(huart->Instance == huart2.Instance)
 8000354:	687b      	ldr	r3, [r7, #4]
 8000356:	681a      	ldr	r2, [r3, #0]
 8000358:	4b04      	ldr	r3, [pc, #16]	; (800036c <HAL_UART_RxCpltCallback+0x20>)
 800035a:	681b      	ldr	r3, [r3, #0]
 800035c:	429a      	cmp	r2, r3
 800035e:	d101      	bne.n	8000364 <HAL_UART_RxCpltCallback+0x18>
	{
		lidarDecode();
 8000360:	f000 fae8 	bl	8000934 <lidarDecode>
	}
}
 8000364:	bf00      	nop
 8000366:	3708      	adds	r7, #8
 8000368:	46bd      	mov	sp, r7
 800036a:	bd80      	pop	{r7, pc}
 800036c:	20000cac 	.word	0x20000cac

08000370 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000370:	b580      	push	{r7, lr}
 8000372:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000374:	f000 fe22 	bl	8000fbc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000378:	f000 f826 	bl	80003c8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800037c:	f000 f9d0 	bl	8000720 <MX_GPIO_Init>
  MX_USB_DEVICE_Init();
 8000380:	f006 fa24 	bl	80067cc <MX_USB_DEVICE_Init>
  MX_USART2_UART_Init();
 8000384:	f000 f978 	bl	8000678 <MX_USART2_UART_Init>
  MX_TIM3_Init();
 8000388:	f000 f878 	bl	800047c <MX_TIM3_Init>
  MX_TIM4_Init();
 800038c:	f000 f8f0 	bl	8000570 <MX_TIM4_Init>
  MX_USART1_UART_Init();
 8000390:	f000 f948 	bl	8000624 <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 8000394:	f000 f99a 	bl	80006cc <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  apiInit();
 8000398:	f7ff fee0 	bl	800015c <apiInit>

  powertrainInit();
 800039c:	f000 fa2c 	bl	80007f8 <powertrainInit>
  lidarInit();
 80003a0:	f000 faa6 	bl	80008f0 <lidarInit>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if(API_STATE_JOYDRIVE == apiMemory[API_REG_STATE])
 80003a4:	4b07      	ldr	r3, [pc, #28]	; (80003c4 <main+0x54>)
 80003a6:	881b      	ldrh	r3, [r3, #0]
 80003a8:	2b00      	cmp	r3, #0
 80003aa:	d1fb      	bne.n	80003a4 <main+0x34>
	  {
		  powertrainSetSpeeds(apiMemory[API_REG_PWMLEFT], apiMemory[API_REG_PWMRIGHT]);
 80003ac:	4b05      	ldr	r3, [pc, #20]	; (80003c4 <main+0x54>)
 80003ae:	889b      	ldrh	r3, [r3, #4]
 80003b0:	b21a      	sxth	r2, r3
 80003b2:	4b04      	ldr	r3, [pc, #16]	; (80003c4 <main+0x54>)
 80003b4:	88db      	ldrh	r3, [r3, #6]
 80003b6:	b21b      	sxth	r3, r3
 80003b8:	4619      	mov	r1, r3
 80003ba:	4610      	mov	r0, r2
 80003bc:	f000 fa52 	bl	8000864 <powertrainSetSpeeds>
	  if(API_STATE_JOYDRIVE == apiMemory[API_REG_STATE])
 80003c0:	e7f0      	b.n	80003a4 <main+0x34>
 80003c2:	bf00      	nop
 80003c4:	200007a4 	.word	0x200007a4

080003c8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80003c8:	b580      	push	{r7, lr}
 80003ca:	b094      	sub	sp, #80	; 0x50
 80003cc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80003ce:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80003d2:	2228      	movs	r2, #40	; 0x28
 80003d4:	2100      	movs	r1, #0
 80003d6:	4618      	mov	r0, r3
 80003d8:	f006 fec4 	bl	8007164 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80003dc:	f107 0314 	add.w	r3, r7, #20
 80003e0:	2200      	movs	r2, #0
 80003e2:	601a      	str	r2, [r3, #0]
 80003e4:	605a      	str	r2, [r3, #4]
 80003e6:	609a      	str	r2, [r3, #8]
 80003e8:	60da      	str	r2, [r3, #12]
 80003ea:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80003ec:	1d3b      	adds	r3, r7, #4
 80003ee:	2200      	movs	r2, #0
 80003f0:	601a      	str	r2, [r3, #0]
 80003f2:	605a      	str	r2, [r3, #4]
 80003f4:	609a      	str	r2, [r3, #8]
 80003f6:	60da      	str	r2, [r3, #12]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80003f8:	2301      	movs	r3, #1
 80003fa:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80003fc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000400:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000402:	2300      	movs	r3, #0
 8000404:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000406:	2301      	movs	r3, #1
 8000408:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800040a:	2302      	movs	r3, #2
 800040c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800040e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000412:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000414:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000418:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800041a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800041e:	4618      	mov	r0, r3
 8000420:	f002 f806 	bl	8002430 <HAL_RCC_OscConfig>
 8000424:	4603      	mov	r3, r0
 8000426:	2b00      	cmp	r3, #0
 8000428:	d001      	beq.n	800042e <SystemClock_Config+0x66>
  {
    Error_Handler();
 800042a:	f000 fb63 	bl	8000af4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800042e:	230f      	movs	r3, #15
 8000430:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000432:	2302      	movs	r3, #2
 8000434:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000436:	2300      	movs	r3, #0
 8000438:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800043a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800043e:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000440:	2300      	movs	r3, #0
 8000442:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000444:	f107 0314 	add.w	r3, r7, #20
 8000448:	2102      	movs	r1, #2
 800044a:	4618      	mov	r0, r3
 800044c:	f002 fa70 	bl	8002930 <HAL_RCC_ClockConfig>
 8000450:	4603      	mov	r3, r0
 8000452:	2b00      	cmp	r3, #0
 8000454:	d001      	beq.n	800045a <SystemClock_Config+0x92>
  {
    Error_Handler();
 8000456:	f000 fb4d 	bl	8000af4 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800045a:	2310      	movs	r3, #16
 800045c:	607b      	str	r3, [r7, #4]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
 800045e:	2300      	movs	r3, #0
 8000460:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000462:	1d3b      	adds	r3, r7, #4
 8000464:	4618      	mov	r0, r3
 8000466:	f002 fbff 	bl	8002c68 <HAL_RCCEx_PeriphCLKConfig>
 800046a:	4603      	mov	r3, r0
 800046c:	2b00      	cmp	r3, #0
 800046e:	d001      	beq.n	8000474 <SystemClock_Config+0xac>
  {
    Error_Handler();
 8000470:	f000 fb40 	bl	8000af4 <Error_Handler>
  }
}
 8000474:	bf00      	nop
 8000476:	3750      	adds	r7, #80	; 0x50
 8000478:	46bd      	mov	sp, r7
 800047a:	bd80      	pop	{r7, pc}

0800047c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800047c:	b580      	push	{r7, lr}
 800047e:	b08a      	sub	sp, #40	; 0x28
 8000480:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000482:	f107 0320 	add.w	r3, r7, #32
 8000486:	2200      	movs	r2, #0
 8000488:	601a      	str	r2, [r3, #0]
 800048a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800048c:	1d3b      	adds	r3, r7, #4
 800048e:	2200      	movs	r2, #0
 8000490:	601a      	str	r2, [r3, #0]
 8000492:	605a      	str	r2, [r3, #4]
 8000494:	609a      	str	r2, [r3, #8]
 8000496:	60da      	str	r2, [r3, #12]
 8000498:	611a      	str	r2, [r3, #16]
 800049a:	615a      	str	r2, [r3, #20]
 800049c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800049e:	4b32      	ldr	r3, [pc, #200]	; (8000568 <MX_TIM3_Init+0xec>)
 80004a0:	4a32      	ldr	r2, [pc, #200]	; (800056c <MX_TIM3_Init+0xf0>)
 80004a2:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80004a4:	4b30      	ldr	r3, [pc, #192]	; (8000568 <MX_TIM3_Init+0xec>)
 80004a6:	2200      	movs	r2, #0
 80004a8:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80004aa:	4b2f      	ldr	r3, [pc, #188]	; (8000568 <MX_TIM3_Init+0xec>)
 80004ac:	2200      	movs	r2, #0
 80004ae:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 0x7fff;
 80004b0:	4b2d      	ldr	r3, [pc, #180]	; (8000568 <MX_TIM3_Init+0xec>)
 80004b2:	f647 72ff 	movw	r2, #32767	; 0x7fff
 80004b6:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80004b8:	4b2b      	ldr	r3, [pc, #172]	; (8000568 <MX_TIM3_Init+0xec>)
 80004ba:	2200      	movs	r2, #0
 80004bc:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80004be:	4b2a      	ldr	r3, [pc, #168]	; (8000568 <MX_TIM3_Init+0xec>)
 80004c0:	2200      	movs	r2, #0
 80004c2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80004c4:	4828      	ldr	r0, [pc, #160]	; (8000568 <MX_TIM3_Init+0xec>)
 80004c6:	f002 fc85 	bl	8002dd4 <HAL_TIM_PWM_Init>
 80004ca:	4603      	mov	r3, r0
 80004cc:	2b00      	cmp	r3, #0
 80004ce:	d001      	beq.n	80004d4 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 80004d0:	f000 fb10 	bl	8000af4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80004d4:	2300      	movs	r3, #0
 80004d6:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80004d8:	2300      	movs	r3, #0
 80004da:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80004dc:	f107 0320 	add.w	r3, r7, #32
 80004e0:	4619      	mov	r1, r3
 80004e2:	4821      	ldr	r0, [pc, #132]	; (8000568 <MX_TIM3_Init+0xec>)
 80004e4:	f002 ffa8 	bl	8003438 <HAL_TIMEx_MasterConfigSynchronization>
 80004e8:	4603      	mov	r3, r0
 80004ea:	2b00      	cmp	r3, #0
 80004ec:	d001      	beq.n	80004f2 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 80004ee:	f000 fb01 	bl	8000af4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80004f2:	2360      	movs	r3, #96	; 0x60
 80004f4:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80004f6:	2300      	movs	r3, #0
 80004f8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80004fa:	2300      	movs	r3, #0
 80004fc:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80004fe:	2300      	movs	r3, #0
 8000500:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000502:	1d3b      	adds	r3, r7, #4
 8000504:	2200      	movs	r2, #0
 8000506:	4619      	mov	r1, r3
 8000508:	4817      	ldr	r0, [pc, #92]	; (8000568 <MX_TIM3_Init+0xec>)
 800050a:	f002 fcc1 	bl	8002e90 <HAL_TIM_PWM_ConfigChannel>
 800050e:	4603      	mov	r3, r0
 8000510:	2b00      	cmp	r3, #0
 8000512:	d001      	beq.n	8000518 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8000514:	f000 faee 	bl	8000af4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000518:	1d3b      	adds	r3, r7, #4
 800051a:	2204      	movs	r2, #4
 800051c:	4619      	mov	r1, r3
 800051e:	4812      	ldr	r0, [pc, #72]	; (8000568 <MX_TIM3_Init+0xec>)
 8000520:	f002 fcb6 	bl	8002e90 <HAL_TIM_PWM_ConfigChannel>
 8000524:	4603      	mov	r3, r0
 8000526:	2b00      	cmp	r3, #0
 8000528:	d001      	beq.n	800052e <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 800052a:	f000 fae3 	bl	8000af4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800052e:	1d3b      	adds	r3, r7, #4
 8000530:	2208      	movs	r2, #8
 8000532:	4619      	mov	r1, r3
 8000534:	480c      	ldr	r0, [pc, #48]	; (8000568 <MX_TIM3_Init+0xec>)
 8000536:	f002 fcab 	bl	8002e90 <HAL_TIM_PWM_ConfigChannel>
 800053a:	4603      	mov	r3, r0
 800053c:	2b00      	cmp	r3, #0
 800053e:	d001      	beq.n	8000544 <MX_TIM3_Init+0xc8>
  {
    Error_Handler();
 8000540:	f000 fad8 	bl	8000af4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000544:	1d3b      	adds	r3, r7, #4
 8000546:	220c      	movs	r2, #12
 8000548:	4619      	mov	r1, r3
 800054a:	4807      	ldr	r0, [pc, #28]	; (8000568 <MX_TIM3_Init+0xec>)
 800054c:	f002 fca0 	bl	8002e90 <HAL_TIM_PWM_ConfigChannel>
 8000550:	4603      	mov	r3, r0
 8000552:	2b00      	cmp	r3, #0
 8000554:	d001      	beq.n	800055a <MX_TIM3_Init+0xde>
  {
    Error_Handler();
 8000556:	f000 facd 	bl	8000af4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800055a:	4803      	ldr	r0, [pc, #12]	; (8000568 <MX_TIM3_Init+0xec>)
 800055c:	f000 fb34 	bl	8000bc8 <HAL_TIM_MspPostInit>

}
 8000560:	bf00      	nop
 8000562:	3728      	adds	r7, #40	; 0x28
 8000564:	46bd      	mov	sp, r7
 8000566:	bd80      	pop	{r7, pc}
 8000568:	20000c24 	.word	0x20000c24
 800056c:	40000400 	.word	0x40000400

08000570 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8000570:	b580      	push	{r7, lr}
 8000572:	b08a      	sub	sp, #40	; 0x28
 8000574:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000576:	f107 0320 	add.w	r3, r7, #32
 800057a:	2200      	movs	r2, #0
 800057c:	601a      	str	r2, [r3, #0]
 800057e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000580:	1d3b      	adds	r3, r7, #4
 8000582:	2200      	movs	r2, #0
 8000584:	601a      	str	r2, [r3, #0]
 8000586:	605a      	str	r2, [r3, #4]
 8000588:	609a      	str	r2, [r3, #8]
 800058a:	60da      	str	r2, [r3, #12]
 800058c:	611a      	str	r2, [r3, #16]
 800058e:	615a      	str	r2, [r3, #20]
 8000590:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8000592:	4b22      	ldr	r3, [pc, #136]	; (800061c <MX_TIM4_Init+0xac>)
 8000594:	4a22      	ldr	r2, [pc, #136]	; (8000620 <MX_TIM4_Init+0xb0>)
 8000596:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8000598:	4b20      	ldr	r3, [pc, #128]	; (800061c <MX_TIM4_Init+0xac>)
 800059a:	2200      	movs	r2, #0
 800059c:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800059e:	4b1f      	ldr	r3, [pc, #124]	; (800061c <MX_TIM4_Init+0xac>)
 80005a0:	2200      	movs	r2, #0
 80005a2:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 3000;
 80005a4:	4b1d      	ldr	r3, [pc, #116]	; (800061c <MX_TIM4_Init+0xac>)
 80005a6:	f640 32b8 	movw	r2, #3000	; 0xbb8
 80005aa:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80005ac:	4b1b      	ldr	r3, [pc, #108]	; (800061c <MX_TIM4_Init+0xac>)
 80005ae:	2200      	movs	r2, #0
 80005b0:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80005b2:	4b1a      	ldr	r3, [pc, #104]	; (800061c <MX_TIM4_Init+0xac>)
 80005b4:	2200      	movs	r2, #0
 80005b6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80005b8:	4818      	ldr	r0, [pc, #96]	; (800061c <MX_TIM4_Init+0xac>)
 80005ba:	f002 fc0b 	bl	8002dd4 <HAL_TIM_PWM_Init>
 80005be:	4603      	mov	r3, r0
 80005c0:	2b00      	cmp	r3, #0
 80005c2:	d001      	beq.n	80005c8 <MX_TIM4_Init+0x58>
  {
    Error_Handler();
 80005c4:	f000 fa96 	bl	8000af4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80005c8:	2300      	movs	r3, #0
 80005ca:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80005cc:	2300      	movs	r3, #0
 80005ce:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80005d0:	f107 0320 	add.w	r3, r7, #32
 80005d4:	4619      	mov	r1, r3
 80005d6:	4811      	ldr	r0, [pc, #68]	; (800061c <MX_TIM4_Init+0xac>)
 80005d8:	f002 ff2e 	bl	8003438 <HAL_TIMEx_MasterConfigSynchronization>
 80005dc:	4603      	mov	r3, r0
 80005de:	2b00      	cmp	r3, #0
 80005e0:	d001      	beq.n	80005e6 <MX_TIM4_Init+0x76>
  {
    Error_Handler();
 80005e2:	f000 fa87 	bl	8000af4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80005e6:	2360      	movs	r3, #96	; 0x60
 80005e8:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 1800;
 80005ea:	f44f 63e1 	mov.w	r3, #1800	; 0x708
 80005ee:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80005f0:	2300      	movs	r3, #0
 80005f2:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80005f4:	2300      	movs	r3, #0
 80005f6:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80005f8:	1d3b      	adds	r3, r7, #4
 80005fa:	2208      	movs	r2, #8
 80005fc:	4619      	mov	r1, r3
 80005fe:	4807      	ldr	r0, [pc, #28]	; (800061c <MX_TIM4_Init+0xac>)
 8000600:	f002 fc46 	bl	8002e90 <HAL_TIM_PWM_ConfigChannel>
 8000604:	4603      	mov	r3, r0
 8000606:	2b00      	cmp	r3, #0
 8000608:	d001      	beq.n	800060e <MX_TIM4_Init+0x9e>
  {
    Error_Handler();
 800060a:	f000 fa73 	bl	8000af4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 800060e:	4803      	ldr	r0, [pc, #12]	; (800061c <MX_TIM4_Init+0xac>)
 8000610:	f000 fada 	bl	8000bc8 <HAL_TIM_MspPostInit>

}
 8000614:	bf00      	nop
 8000616:	3728      	adds	r7, #40	; 0x28
 8000618:	46bd      	mov	sp, r7
 800061a:	bd80      	pop	{r7, pc}
 800061c:	20000ba4 	.word	0x20000ba4
 8000620:	40000800 	.word	0x40000800

08000624 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000624:	b580      	push	{r7, lr}
 8000626:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000628:	4b11      	ldr	r3, [pc, #68]	; (8000670 <MX_USART1_UART_Init+0x4c>)
 800062a:	4a12      	ldr	r2, [pc, #72]	; (8000674 <MX_USART1_UART_Init+0x50>)
 800062c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 4800;
 800062e:	4b10      	ldr	r3, [pc, #64]	; (8000670 <MX_USART1_UART_Init+0x4c>)
 8000630:	f44f 5296 	mov.w	r2, #4800	; 0x12c0
 8000634:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000636:	4b0e      	ldr	r3, [pc, #56]	; (8000670 <MX_USART1_UART_Init+0x4c>)
 8000638:	2200      	movs	r2, #0
 800063a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800063c:	4b0c      	ldr	r3, [pc, #48]	; (8000670 <MX_USART1_UART_Init+0x4c>)
 800063e:	2200      	movs	r2, #0
 8000640:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000642:	4b0b      	ldr	r3, [pc, #44]	; (8000670 <MX_USART1_UART_Init+0x4c>)
 8000644:	2200      	movs	r2, #0
 8000646:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000648:	4b09      	ldr	r3, [pc, #36]	; (8000670 <MX_USART1_UART_Init+0x4c>)
 800064a:	220c      	movs	r2, #12
 800064c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800064e:	4b08      	ldr	r3, [pc, #32]	; (8000670 <MX_USART1_UART_Init+0x4c>)
 8000650:	2200      	movs	r2, #0
 8000652:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000654:	4b06      	ldr	r3, [pc, #24]	; (8000670 <MX_USART1_UART_Init+0x4c>)
 8000656:	2200      	movs	r2, #0
 8000658:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800065a:	4805      	ldr	r0, [pc, #20]	; (8000670 <MX_USART1_UART_Init+0x4c>)
 800065c:	f002 ff30 	bl	80034c0 <HAL_UART_Init>
 8000660:	4603      	mov	r3, r0
 8000662:	2b00      	cmp	r3, #0
 8000664:	d001      	beq.n	800066a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000666:	f000 fa45 	bl	8000af4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800066a:	bf00      	nop
 800066c:	bd80      	pop	{r7, pc}
 800066e:	bf00      	nop
 8000670:	20000c64 	.word	0x20000c64
 8000674:	40013800 	.word	0x40013800

08000678 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000678:	b580      	push	{r7, lr}
 800067a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800067c:	4b11      	ldr	r3, [pc, #68]	; (80006c4 <MX_USART2_UART_Init+0x4c>)
 800067e:	4a12      	ldr	r2, [pc, #72]	; (80006c8 <MX_USART2_UART_Init+0x50>)
 8000680:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000682:	4b10      	ldr	r3, [pc, #64]	; (80006c4 <MX_USART2_UART_Init+0x4c>)
 8000684:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000688:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800068a:	4b0e      	ldr	r3, [pc, #56]	; (80006c4 <MX_USART2_UART_Init+0x4c>)
 800068c:	2200      	movs	r2, #0
 800068e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000690:	4b0c      	ldr	r3, [pc, #48]	; (80006c4 <MX_USART2_UART_Init+0x4c>)
 8000692:	2200      	movs	r2, #0
 8000694:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000696:	4b0b      	ldr	r3, [pc, #44]	; (80006c4 <MX_USART2_UART_Init+0x4c>)
 8000698:	2200      	movs	r2, #0
 800069a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800069c:	4b09      	ldr	r3, [pc, #36]	; (80006c4 <MX_USART2_UART_Init+0x4c>)
 800069e:	220c      	movs	r2, #12
 80006a0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80006a2:	4b08      	ldr	r3, [pc, #32]	; (80006c4 <MX_USART2_UART_Init+0x4c>)
 80006a4:	2200      	movs	r2, #0
 80006a6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80006a8:	4b06      	ldr	r3, [pc, #24]	; (80006c4 <MX_USART2_UART_Init+0x4c>)
 80006aa:	2200      	movs	r2, #0
 80006ac:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80006ae:	4805      	ldr	r0, [pc, #20]	; (80006c4 <MX_USART2_UART_Init+0x4c>)
 80006b0:	f002 ff06 	bl	80034c0 <HAL_UART_Init>
 80006b4:	4603      	mov	r3, r0
 80006b6:	2b00      	cmp	r3, #0
 80006b8:	d001      	beq.n	80006be <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80006ba:	f000 fa1b 	bl	8000af4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80006be:	bf00      	nop
 80006c0:	bd80      	pop	{r7, pc}
 80006c2:	bf00      	nop
 80006c4:	20000cac 	.word	0x20000cac
 80006c8:	40004400 	.word	0x40004400

080006cc <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80006cc:	b580      	push	{r7, lr}
 80006ce:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80006d0:	4b11      	ldr	r3, [pc, #68]	; (8000718 <MX_USART3_UART_Init+0x4c>)
 80006d2:	4a12      	ldr	r2, [pc, #72]	; (800071c <MX_USART3_UART_Init+0x50>)
 80006d4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 80006d6:	4b10      	ldr	r3, [pc, #64]	; (8000718 <MX_USART3_UART_Init+0x4c>)
 80006d8:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80006dc:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80006de:	4b0e      	ldr	r3, [pc, #56]	; (8000718 <MX_USART3_UART_Init+0x4c>)
 80006e0:	2200      	movs	r2, #0
 80006e2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80006e4:	4b0c      	ldr	r3, [pc, #48]	; (8000718 <MX_USART3_UART_Init+0x4c>)
 80006e6:	2200      	movs	r2, #0
 80006e8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80006ea:	4b0b      	ldr	r3, [pc, #44]	; (8000718 <MX_USART3_UART_Init+0x4c>)
 80006ec:	2200      	movs	r2, #0
 80006ee:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80006f0:	4b09      	ldr	r3, [pc, #36]	; (8000718 <MX_USART3_UART_Init+0x4c>)
 80006f2:	220c      	movs	r2, #12
 80006f4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80006f6:	4b08      	ldr	r3, [pc, #32]	; (8000718 <MX_USART3_UART_Init+0x4c>)
 80006f8:	2200      	movs	r2, #0
 80006fa:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80006fc:	4b06      	ldr	r3, [pc, #24]	; (8000718 <MX_USART3_UART_Init+0x4c>)
 80006fe:	2200      	movs	r2, #0
 8000700:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000702:	4805      	ldr	r0, [pc, #20]	; (8000718 <MX_USART3_UART_Init+0x4c>)
 8000704:	f002 fedc 	bl	80034c0 <HAL_UART_Init>
 8000708:	4603      	mov	r3, r0
 800070a:	2b00      	cmp	r3, #0
 800070c:	d001      	beq.n	8000712 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800070e:	f000 f9f1 	bl	8000af4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000712:	bf00      	nop
 8000714:	bd80      	pop	{r7, pc}
 8000716:	bf00      	nop
 8000718:	20000be4 	.word	0x20000be4
 800071c:	40004800 	.word	0x40004800

08000720 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000720:	b580      	push	{r7, lr}
 8000722:	b088      	sub	sp, #32
 8000724:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000726:	f107 0310 	add.w	r3, r7, #16
 800072a:	2200      	movs	r2, #0
 800072c:	601a      	str	r2, [r3, #0]
 800072e:	605a      	str	r2, [r3, #4]
 8000730:	609a      	str	r2, [r3, #8]
 8000732:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000734:	4b2d      	ldr	r3, [pc, #180]	; (80007ec <MX_GPIO_Init+0xcc>)
 8000736:	699b      	ldr	r3, [r3, #24]
 8000738:	4a2c      	ldr	r2, [pc, #176]	; (80007ec <MX_GPIO_Init+0xcc>)
 800073a:	f043 0310 	orr.w	r3, r3, #16
 800073e:	6193      	str	r3, [r2, #24]
 8000740:	4b2a      	ldr	r3, [pc, #168]	; (80007ec <MX_GPIO_Init+0xcc>)
 8000742:	699b      	ldr	r3, [r3, #24]
 8000744:	f003 0310 	and.w	r3, r3, #16
 8000748:	60fb      	str	r3, [r7, #12]
 800074a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800074c:	4b27      	ldr	r3, [pc, #156]	; (80007ec <MX_GPIO_Init+0xcc>)
 800074e:	699b      	ldr	r3, [r3, #24]
 8000750:	4a26      	ldr	r2, [pc, #152]	; (80007ec <MX_GPIO_Init+0xcc>)
 8000752:	f043 0320 	orr.w	r3, r3, #32
 8000756:	6193      	str	r3, [r2, #24]
 8000758:	4b24      	ldr	r3, [pc, #144]	; (80007ec <MX_GPIO_Init+0xcc>)
 800075a:	699b      	ldr	r3, [r3, #24]
 800075c:	f003 0320 	and.w	r3, r3, #32
 8000760:	60bb      	str	r3, [r7, #8]
 8000762:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000764:	4b21      	ldr	r3, [pc, #132]	; (80007ec <MX_GPIO_Init+0xcc>)
 8000766:	699b      	ldr	r3, [r3, #24]
 8000768:	4a20      	ldr	r2, [pc, #128]	; (80007ec <MX_GPIO_Init+0xcc>)
 800076a:	f043 0304 	orr.w	r3, r3, #4
 800076e:	6193      	str	r3, [r2, #24]
 8000770:	4b1e      	ldr	r3, [pc, #120]	; (80007ec <MX_GPIO_Init+0xcc>)
 8000772:	699b      	ldr	r3, [r3, #24]
 8000774:	f003 0304 	and.w	r3, r3, #4
 8000778:	607b      	str	r3, [r7, #4]
 800077a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800077c:	4b1b      	ldr	r3, [pc, #108]	; (80007ec <MX_GPIO_Init+0xcc>)
 800077e:	699b      	ldr	r3, [r3, #24]
 8000780:	4a1a      	ldr	r2, [pc, #104]	; (80007ec <MX_GPIO_Init+0xcc>)
 8000782:	f043 0308 	orr.w	r3, r3, #8
 8000786:	6193      	str	r3, [r2, #24]
 8000788:	4b18      	ldr	r3, [pc, #96]	; (80007ec <MX_GPIO_Init+0xcc>)
 800078a:	699b      	ldr	r3, [r3, #24]
 800078c:	f003 0308 	and.w	r3, r3, #8
 8000790:	603b      	str	r3, [r7, #0]
 8000792:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_ONBOARD_GPIO_Port, LED_ONBOARD_Pin, GPIO_PIN_SET);
 8000794:	2201      	movs	r2, #1
 8000796:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800079a:	4815      	ldr	r0, [pc, #84]	; (80007f0 <MX_GPIO_Init+0xd0>)
 800079c:	f000 ff4e 	bl	800163c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, INH34_Pin|INH12_Pin, GPIO_PIN_RESET);
 80007a0:	2200      	movs	r2, #0
 80007a2:	2130      	movs	r1, #48	; 0x30
 80007a4:	4813      	ldr	r0, [pc, #76]	; (80007f4 <MX_GPIO_Init+0xd4>)
 80007a6:	f000 ff49 	bl	800163c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_ONBOARD_Pin */
  GPIO_InitStruct.Pin = LED_ONBOARD_Pin;
 80007aa:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80007ae:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007b0:	2301      	movs	r3, #1
 80007b2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007b4:	2300      	movs	r3, #0
 80007b6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007b8:	2302      	movs	r3, #2
 80007ba:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_ONBOARD_GPIO_Port, &GPIO_InitStruct);
 80007bc:	f107 0310 	add.w	r3, r7, #16
 80007c0:	4619      	mov	r1, r3
 80007c2:	480b      	ldr	r0, [pc, #44]	; (80007f0 <MX_GPIO_Init+0xd0>)
 80007c4:	f000 fde0 	bl	8001388 <HAL_GPIO_Init>

  /*Configure GPIO pins : INH34_Pin INH12_Pin */
  GPIO_InitStruct.Pin = INH34_Pin|INH12_Pin;
 80007c8:	2330      	movs	r3, #48	; 0x30
 80007ca:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007cc:	2301      	movs	r3, #1
 80007ce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007d0:	2300      	movs	r3, #0
 80007d2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007d4:	2302      	movs	r3, #2
 80007d6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007d8:	f107 0310 	add.w	r3, r7, #16
 80007dc:	4619      	mov	r1, r3
 80007de:	4805      	ldr	r0, [pc, #20]	; (80007f4 <MX_GPIO_Init+0xd4>)
 80007e0:	f000 fdd2 	bl	8001388 <HAL_GPIO_Init>

}
 80007e4:	bf00      	nop
 80007e6:	3720      	adds	r7, #32
 80007e8:	46bd      	mov	sp, r7
 80007ea:	bd80      	pop	{r7, pc}
 80007ec:	40021000 	.word	0x40021000
 80007f0:	40011000 	.word	0x40011000
 80007f4:	40010800 	.word	0x40010800

080007f8 <powertrainInit>:

/* USER CODE BEGIN 4 */
void powertrainInit()
{
 80007f8:	b580      	push	{r7, lr}
 80007fa:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 80007fc:	2100      	movs	r1, #0
 80007fe:	480c      	ldr	r0, [pc, #48]	; (8000830 <powertrainInit+0x38>)
 8000800:	f002 fb14 	bl	8002e2c <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8000804:	2104      	movs	r1, #4
 8000806:	480a      	ldr	r0, [pc, #40]	; (8000830 <powertrainInit+0x38>)
 8000808:	f002 fb10 	bl	8002e2c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 800080c:	2108      	movs	r1, #8
 800080e:	4808      	ldr	r0, [pc, #32]	; (8000830 <powertrainInit+0x38>)
 8000810:	f002 fb0c 	bl	8002e2c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 8000814:	210c      	movs	r1, #12
 8000816:	4806      	ldr	r0, [pc, #24]	; (8000830 <powertrainInit+0x38>)
 8000818:	f002 fb08 	bl	8002e2c <HAL_TIM_PWM_Start>

	powertrainEnableMotors(1);
 800081c:	2001      	movs	r0, #1
 800081e:	f000 f809 	bl	8000834 <powertrainEnableMotors>

	powertrainSetSpeeds(0, 0);
 8000822:	2100      	movs	r1, #0
 8000824:	2000      	movs	r0, #0
 8000826:	f000 f81d 	bl	8000864 <powertrainSetSpeeds>
}
 800082a:	bf00      	nop
 800082c:	bd80      	pop	{r7, pc}
 800082e:	bf00      	nop
 8000830:	20000c24 	.word	0x20000c24

08000834 <powertrainEnableMotors>:


void powertrainEnableMotors(int enableState)
{
 8000834:	b580      	push	{r7, lr}
 8000836:	b082      	sub	sp, #8
 8000838:	af00      	add	r7, sp, #0
 800083a:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(INH12_GPIO_Port, INH12_Pin, enableState);
 800083c:	687b      	ldr	r3, [r7, #4]
 800083e:	b2db      	uxtb	r3, r3
 8000840:	461a      	mov	r2, r3
 8000842:	2120      	movs	r1, #32
 8000844:	4806      	ldr	r0, [pc, #24]	; (8000860 <powertrainEnableMotors+0x2c>)
 8000846:	f000 fef9 	bl	800163c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(INH34_GPIO_Port, INH34_Pin, enableState);
 800084a:	687b      	ldr	r3, [r7, #4]
 800084c:	b2db      	uxtb	r3, r3
 800084e:	461a      	mov	r2, r3
 8000850:	2110      	movs	r1, #16
 8000852:	4803      	ldr	r0, [pc, #12]	; (8000860 <powertrainEnableMotors+0x2c>)
 8000854:	f000 fef2 	bl	800163c <HAL_GPIO_WritePin>
}
 8000858:	bf00      	nop
 800085a:	3708      	adds	r7, #8
 800085c:	46bd      	mov	sp, r7
 800085e:	bd80      	pop	{r7, pc}
 8000860:	40010800 	.word	0x40010800

08000864 <powertrainSetSpeeds>:

void powertrainSetSpeeds(int16_t left, int16_t right)
{
 8000864:	b480      	push	{r7}
 8000866:	b083      	sub	sp, #12
 8000868:	af00      	add	r7, sp, #0
 800086a:	4603      	mov	r3, r0
 800086c:	460a      	mov	r2, r1
 800086e:	80fb      	strh	r3, [r7, #6]
 8000870:	4613      	mov	r3, r2
 8000872:	80bb      	strh	r3, [r7, #4]
	if(left < 0)
 8000874:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000878:	2b00      	cmp	r3, #0
 800087a:	da0d      	bge.n	8000898 <powertrainSetSpeeds+0x34>
	{
		left = -left;
 800087c:	88fb      	ldrh	r3, [r7, #6]
 800087e:	425b      	negs	r3, r3
 8000880:	b29b      	uxth	r3, r3
 8000882:	80fb      	strh	r3, [r7, #6]
		htim3.Instance->CCR3 = 0;
 8000884:	4b19      	ldr	r3, [pc, #100]	; (80008ec <powertrainSetSpeeds+0x88>)
 8000886:	681b      	ldr	r3, [r3, #0]
 8000888:	2200      	movs	r2, #0
 800088a:	63da      	str	r2, [r3, #60]	; 0x3c
		htim3.Instance->CCR4 = left;
 800088c:	4b17      	ldr	r3, [pc, #92]	; (80008ec <powertrainSetSpeeds+0x88>)
 800088e:	681b      	ldr	r3, [r3, #0]
 8000890:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8000894:	641a      	str	r2, [r3, #64]	; 0x40
 8000896:	e008      	b.n	80008aa <powertrainSetSpeeds+0x46>
	}
	else
	{
		htim3.Instance->CCR3 = left;
 8000898:	4b14      	ldr	r3, [pc, #80]	; (80008ec <powertrainSetSpeeds+0x88>)
 800089a:	681b      	ldr	r3, [r3, #0]
 800089c:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80008a0:	63da      	str	r2, [r3, #60]	; 0x3c
		htim3.Instance->CCR4 = 0;
 80008a2:	4b12      	ldr	r3, [pc, #72]	; (80008ec <powertrainSetSpeeds+0x88>)
 80008a4:	681b      	ldr	r3, [r3, #0]
 80008a6:	2200      	movs	r2, #0
 80008a8:	641a      	str	r2, [r3, #64]	; 0x40
	}

	if(right < 0)
 80008aa:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80008ae:	2b00      	cmp	r3, #0
 80008b0:	da0d      	bge.n	80008ce <powertrainSetSpeeds+0x6a>
	{
		right = -right;
 80008b2:	88bb      	ldrh	r3, [r7, #4]
 80008b4:	425b      	negs	r3, r3
 80008b6:	b29b      	uxth	r3, r3
 80008b8:	80bb      	strh	r3, [r7, #4]
		htim3.Instance->CCR1 = 0;
 80008ba:	4b0c      	ldr	r3, [pc, #48]	; (80008ec <powertrainSetSpeeds+0x88>)
 80008bc:	681b      	ldr	r3, [r3, #0]
 80008be:	2200      	movs	r2, #0
 80008c0:	635a      	str	r2, [r3, #52]	; 0x34
		htim3.Instance->CCR2 = right;
 80008c2:	4b0a      	ldr	r3, [pc, #40]	; (80008ec <powertrainSetSpeeds+0x88>)
 80008c4:	681b      	ldr	r3, [r3, #0]
 80008c6:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 80008ca:	639a      	str	r2, [r3, #56]	; 0x38
	else
	{
		htim3.Instance->CCR1 = right;
		htim3.Instance->CCR2 = 0;
	}
}
 80008cc:	e008      	b.n	80008e0 <powertrainSetSpeeds+0x7c>
		htim3.Instance->CCR1 = right;
 80008ce:	4b07      	ldr	r3, [pc, #28]	; (80008ec <powertrainSetSpeeds+0x88>)
 80008d0:	681b      	ldr	r3, [r3, #0]
 80008d2:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 80008d6:	635a      	str	r2, [r3, #52]	; 0x34
		htim3.Instance->CCR2 = 0;
 80008d8:	4b04      	ldr	r3, [pc, #16]	; (80008ec <powertrainSetSpeeds+0x88>)
 80008da:	681b      	ldr	r3, [r3, #0]
 80008dc:	2200      	movs	r2, #0
 80008de:	639a      	str	r2, [r3, #56]	; 0x38
}
 80008e0:	bf00      	nop
 80008e2:	370c      	adds	r7, #12
 80008e4:	46bd      	mov	sp, r7
 80008e6:	bc80      	pop	{r7}
 80008e8:	4770      	bx	lr
 80008ea:	bf00      	nop
 80008ec:	20000c24 	.word	0x20000c24

080008f0 <lidarInit>:

void lidarInit()
{
 80008f0:	b580      	push	{r7, lr}
 80008f2:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 80008f4:	2108      	movs	r1, #8
 80008f6:	480a      	ldr	r0, [pc, #40]	; (8000920 <lidarInit+0x30>)
 80008f8:	f002 fa98 	bl	8002e2c <HAL_TIM_PWM_Start>
	lidarState = 0;
 80008fc:	4b09      	ldr	r3, [pc, #36]	; (8000924 <lidarInit+0x34>)
 80008fe:	2200      	movs	r2, #0
 8000900:	601a      	str	r2, [r3, #0]
	HAL_UART_Transmit(&huart2, lidarInitStr, 2, 1000);
 8000902:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000906:	2202      	movs	r2, #2
 8000908:	4907      	ldr	r1, [pc, #28]	; (8000928 <lidarInit+0x38>)
 800090a:	4808      	ldr	r0, [pc, #32]	; (800092c <lidarInit+0x3c>)
 800090c:	f002 fe25 	bl	800355a <HAL_UART_Transmit>
	HAL_UART_Receive_IT(&huart2, lidarReceiveBuffer, 7);
 8000910:	2207      	movs	r2, #7
 8000912:	4907      	ldr	r1, [pc, #28]	; (8000930 <lidarInit+0x40>)
 8000914:	4805      	ldr	r0, [pc, #20]	; (800092c <lidarInit+0x3c>)
 8000916:	f002 fefd 	bl	8003714 <HAL_UART_Receive_IT>
}
 800091a:	bf00      	nop
 800091c:	bd80      	pop	{r7, pc}
 800091e:	bf00      	nop
 8000920:	20000ba4 	.word	0x20000ba4
 8000924:	2000036c 	.word	0x2000036c
 8000928:	20000000 	.word	0x20000000
 800092c:	20000cac 	.word	0x20000cac
 8000930:	20000ca4 	.word	0x20000ca4

08000934 <lidarDecode>:

void lidarDecode()
{
 8000934:	b580      	push	{r7, lr}
 8000936:	b088      	sub	sp, #32
 8000938:	af00      	add	r7, sp, #0
	int quality, s, sinv, c, angle, distance;

	if(lidarState == LIDAR_STATE_INIT)
 800093a:	4b68      	ldr	r3, [pc, #416]	; (8000adc <lidarDecode+0x1a8>)
 800093c:	681b      	ldr	r3, [r3, #0]
 800093e:	2b00      	cmp	r3, #0
 8000940:	d132      	bne.n	80009a8 <lidarDecode+0x74>
	{
		if(0xa5 == lidarReceiveBuffer[0] && 0x5a == lidarReceiveBuffer[1] && 0x05 == lidarReceiveBuffer[2] && 0x00 == lidarReceiveBuffer[3] && 0x00 == lidarReceiveBuffer[4] && 0x40 == lidarReceiveBuffer[5] && 0x81 == lidarReceiveBuffer[6])
 8000942:	4b67      	ldr	r3, [pc, #412]	; (8000ae0 <lidarDecode+0x1ac>)
 8000944:	781b      	ldrb	r3, [r3, #0]
 8000946:	2ba5      	cmp	r3, #165	; 0xa5
 8000948:	d120      	bne.n	800098c <lidarDecode+0x58>
 800094a:	4b65      	ldr	r3, [pc, #404]	; (8000ae0 <lidarDecode+0x1ac>)
 800094c:	785b      	ldrb	r3, [r3, #1]
 800094e:	2b5a      	cmp	r3, #90	; 0x5a
 8000950:	d11c      	bne.n	800098c <lidarDecode+0x58>
 8000952:	4b63      	ldr	r3, [pc, #396]	; (8000ae0 <lidarDecode+0x1ac>)
 8000954:	789b      	ldrb	r3, [r3, #2]
 8000956:	2b05      	cmp	r3, #5
 8000958:	d118      	bne.n	800098c <lidarDecode+0x58>
 800095a:	4b61      	ldr	r3, [pc, #388]	; (8000ae0 <lidarDecode+0x1ac>)
 800095c:	78db      	ldrb	r3, [r3, #3]
 800095e:	2b00      	cmp	r3, #0
 8000960:	d114      	bne.n	800098c <lidarDecode+0x58>
 8000962:	4b5f      	ldr	r3, [pc, #380]	; (8000ae0 <lidarDecode+0x1ac>)
 8000964:	791b      	ldrb	r3, [r3, #4]
 8000966:	2b00      	cmp	r3, #0
 8000968:	d110      	bne.n	800098c <lidarDecode+0x58>
 800096a:	4b5d      	ldr	r3, [pc, #372]	; (8000ae0 <lidarDecode+0x1ac>)
 800096c:	795b      	ldrb	r3, [r3, #5]
 800096e:	2b40      	cmp	r3, #64	; 0x40
 8000970:	d10c      	bne.n	800098c <lidarDecode+0x58>
 8000972:	4b5b      	ldr	r3, [pc, #364]	; (8000ae0 <lidarDecode+0x1ac>)
 8000974:	799b      	ldrb	r3, [r3, #6]
 8000976:	2b81      	cmp	r3, #129	; 0x81
 8000978:	d108      	bne.n	800098c <lidarDecode+0x58>
		{
			lidarState = LIDAR_STATE_SCAN;
 800097a:	4b58      	ldr	r3, [pc, #352]	; (8000adc <lidarDecode+0x1a8>)
 800097c:	2201      	movs	r2, #1
 800097e:	601a      	str	r2, [r3, #0]
			HAL_UART_Receive_IT(&huart2, lidarReceiveBuffer, 5);
 8000980:	2205      	movs	r2, #5
 8000982:	4957      	ldr	r1, [pc, #348]	; (8000ae0 <lidarDecode+0x1ac>)
 8000984:	4857      	ldr	r0, [pc, #348]	; (8000ae4 <lidarDecode+0x1b0>)
 8000986:	f002 fec5 	bl	8003714 <HAL_UART_Receive_IT>
 800098a:	e0a2      	b.n	8000ad2 <lidarDecode+0x19e>
		}
		else
		{
			lidarState = LIDAR_STATE_INIT;
 800098c:	4b53      	ldr	r3, [pc, #332]	; (8000adc <lidarDecode+0x1a8>)
 800098e:	2200      	movs	r2, #0
 8000990:	601a      	str	r2, [r3, #0]
			HAL_UART_Transmit_IT(&huart2, lidarInitStr, 2);
 8000992:	2202      	movs	r2, #2
 8000994:	4954      	ldr	r1, [pc, #336]	; (8000ae8 <lidarDecode+0x1b4>)
 8000996:	4853      	ldr	r0, [pc, #332]	; (8000ae4 <lidarDecode+0x1b0>)
 8000998:	f002 fe78 	bl	800368c <HAL_UART_Transmit_IT>
			HAL_UART_Receive_IT(&huart2, lidarReceiveBuffer, 7);
 800099c:	2207      	movs	r2, #7
 800099e:	4950      	ldr	r1, [pc, #320]	; (8000ae0 <lidarDecode+0x1ac>)
 80009a0:	4850      	ldr	r0, [pc, #320]	; (8000ae4 <lidarDecode+0x1b0>)
 80009a2:	f002 feb7 	bl	8003714 <HAL_UART_Receive_IT>
			lidarState = LIDAR_STATE_INIT;
			HAL_UART_Transmit_IT(&huart2, lidarInitStr, 2);
			HAL_UART_Receive_IT(&huart2, lidarReceiveBuffer, 7);
		}
	}
}
 80009a6:	e094      	b.n	8000ad2 <lidarDecode+0x19e>
	else if(lidarState == LIDAR_STATE_SCAN)
 80009a8:	4b4c      	ldr	r3, [pc, #304]	; (8000adc <lidarDecode+0x1a8>)
 80009aa:	681b      	ldr	r3, [r3, #0]
 80009ac:	2b01      	cmp	r3, #1
 80009ae:	f040 8090 	bne.w	8000ad2 <lidarDecode+0x19e>
		s = lidarReceiveBuffer[0] & 0b00000001;
 80009b2:	4b4b      	ldr	r3, [pc, #300]	; (8000ae0 <lidarDecode+0x1ac>)
 80009b4:	781b      	ldrb	r3, [r3, #0]
 80009b6:	f003 0301 	and.w	r3, r3, #1
 80009ba:	617b      	str	r3, [r7, #20]
		sinv = (lidarReceiveBuffer[0] & 0b00000010) >> 1;
 80009bc:	4b48      	ldr	r3, [pc, #288]	; (8000ae0 <lidarDecode+0x1ac>)
 80009be:	781b      	ldrb	r3, [r3, #0]
 80009c0:	105b      	asrs	r3, r3, #1
 80009c2:	f003 0301 	and.w	r3, r3, #1
 80009c6:	613b      	str	r3, [r7, #16]
		quality = (lidarReceiveBuffer[0] & 0b11111100) >> 2;
 80009c8:	4b45      	ldr	r3, [pc, #276]	; (8000ae0 <lidarDecode+0x1ac>)
 80009ca:	781b      	ldrb	r3, [r3, #0]
 80009cc:	089b      	lsrs	r3, r3, #2
 80009ce:	b2db      	uxtb	r3, r3
 80009d0:	60fb      	str	r3, [r7, #12]
		c = lidarReceiveBuffer[1] & 0b00000001;
 80009d2:	4b43      	ldr	r3, [pc, #268]	; (8000ae0 <lidarDecode+0x1ac>)
 80009d4:	785b      	ldrb	r3, [r3, #1]
 80009d6:	f003 0301 	and.w	r3, r3, #1
 80009da:	60bb      	str	r3, [r7, #8]
		if(s == !sinv && c ==1)
 80009dc:	693b      	ldr	r3, [r7, #16]
 80009de:	2b00      	cmp	r3, #0
 80009e0:	bf0c      	ite	eq
 80009e2:	2301      	moveq	r3, #1
 80009e4:	2300      	movne	r3, #0
 80009e6:	b2db      	uxtb	r3, r3
 80009e8:	461a      	mov	r2, r3
 80009ea:	697b      	ldr	r3, [r7, #20]
 80009ec:	4293      	cmp	r3, r2
 80009ee:	d162      	bne.n	8000ab6 <lidarDecode+0x182>
 80009f0:	68bb      	ldr	r3, [r7, #8]
 80009f2:	2b01      	cmp	r3, #1
 80009f4:	d15f      	bne.n	8000ab6 <lidarDecode+0x182>
			if(s == 1)
 80009f6:	697b      	ldr	r3, [r7, #20]
 80009f8:	2b01      	cmp	r3, #1
 80009fa:	d114      	bne.n	8000a26 <lidarDecode+0xf2>
				for(int i = 0; i < 360; i++)
 80009fc:	2300      	movs	r3, #0
 80009fe:	61bb      	str	r3, [r7, #24]
 8000a00:	e00d      	b.n	8000a1e <lidarDecode+0xea>
					while(apiLocked){}
 8000a02:	bf00      	nop
 8000a04:	4b39      	ldr	r3, [pc, #228]	; (8000aec <lidarDecode+0x1b8>)
 8000a06:	781b      	ldrb	r3, [r3, #0]
 8000a08:	2b00      	cmp	r3, #0
 8000a0a:	d1fb      	bne.n	8000a04 <lidarDecode+0xd0>
					apiMemory[API_BENCH_LIDAR_START + i]= 0;
 8000a0c:	69bb      	ldr	r3, [r7, #24]
 8000a0e:	330f      	adds	r3, #15
 8000a10:	4a37      	ldr	r2, [pc, #220]	; (8000af0 <lidarDecode+0x1bc>)
 8000a12:	2100      	movs	r1, #0
 8000a14:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				for(int i = 0; i < 360; i++)
 8000a18:	69bb      	ldr	r3, [r7, #24]
 8000a1a:	3301      	adds	r3, #1
 8000a1c:	61bb      	str	r3, [r7, #24]
 8000a1e:	69bb      	ldr	r3, [r7, #24]
 8000a20:	f5b3 7fb4 	cmp.w	r3, #360	; 0x168
 8000a24:	dbed      	blt.n	8000a02 <lidarDecode+0xce>
			if(quality > 0)
 8000a26:	68fb      	ldr	r3, [r7, #12]
 8000a28:	2b00      	cmp	r3, #0
 8000a2a:	dd3e      	ble.n	8000aaa <lidarDecode+0x176>
				angle = lidarReceiveBuffer[2];
 8000a2c:	4b2c      	ldr	r3, [pc, #176]	; (8000ae0 <lidarDecode+0x1ac>)
 8000a2e:	789b      	ldrb	r3, [r3, #2]
 8000a30:	61fb      	str	r3, [r7, #28]
				angle = angle << 8;
 8000a32:	69fb      	ldr	r3, [r7, #28]
 8000a34:	021b      	lsls	r3, r3, #8
 8000a36:	61fb      	str	r3, [r7, #28]
				int tmp = lidarReceiveBuffer[1] & 0b11111110;
 8000a38:	4b29      	ldr	r3, [pc, #164]	; (8000ae0 <lidarDecode+0x1ac>)
 8000a3a:	785b      	ldrb	r3, [r3, #1]
 8000a3c:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8000a40:	607b      	str	r3, [r7, #4]
				tmp = tmp >> 1;
 8000a42:	687b      	ldr	r3, [r7, #4]
 8000a44:	105b      	asrs	r3, r3, #1
 8000a46:	607b      	str	r3, [r7, #4]
				angle += tmp;
 8000a48:	69fa      	ldr	r2, [r7, #28]
 8000a4a:	687b      	ldr	r3, [r7, #4]
 8000a4c:	4413      	add	r3, r2
 8000a4e:	61fb      	str	r3, [r7, #28]
				angle = angle / 64;
 8000a50:	69fb      	ldr	r3, [r7, #28]
 8000a52:	2b00      	cmp	r3, #0
 8000a54:	da00      	bge.n	8000a58 <lidarDecode+0x124>
 8000a56:	333f      	adds	r3, #63	; 0x3f
 8000a58:	119b      	asrs	r3, r3, #6
 8000a5a:	61fb      	str	r3, [r7, #28]
				while(angle > 360)
 8000a5c:	e003      	b.n	8000a66 <lidarDecode+0x132>
					angle -= 360;
 8000a5e:	69fb      	ldr	r3, [r7, #28]
 8000a60:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8000a64:	61fb      	str	r3, [r7, #28]
				while(angle > 360)
 8000a66:	69fb      	ldr	r3, [r7, #28]
 8000a68:	f5b3 7fb4 	cmp.w	r3, #360	; 0x168
 8000a6c:	dcf7      	bgt.n	8000a5e <lidarDecode+0x12a>
				distance = lidarReceiveBuffer[4];
 8000a6e:	4b1c      	ldr	r3, [pc, #112]	; (8000ae0 <lidarDecode+0x1ac>)
 8000a70:	791b      	ldrb	r3, [r3, #4]
 8000a72:	603b      	str	r3, [r7, #0]
				distance = distance << 8;
 8000a74:	683b      	ldr	r3, [r7, #0]
 8000a76:	021b      	lsls	r3, r3, #8
 8000a78:	603b      	str	r3, [r7, #0]
				distance += lidarReceiveBuffer[3];
 8000a7a:	4b19      	ldr	r3, [pc, #100]	; (8000ae0 <lidarDecode+0x1ac>)
 8000a7c:	78db      	ldrb	r3, [r3, #3]
 8000a7e:	461a      	mov	r2, r3
 8000a80:	683b      	ldr	r3, [r7, #0]
 8000a82:	4413      	add	r3, r2
 8000a84:	603b      	str	r3, [r7, #0]
				distance = distance / 4;
 8000a86:	683b      	ldr	r3, [r7, #0]
 8000a88:	2b00      	cmp	r3, #0
 8000a8a:	da00      	bge.n	8000a8e <lidarDecode+0x15a>
 8000a8c:	3303      	adds	r3, #3
 8000a8e:	109b      	asrs	r3, r3, #2
 8000a90:	603b      	str	r3, [r7, #0]
				while(apiLocked){}
 8000a92:	bf00      	nop
 8000a94:	4b15      	ldr	r3, [pc, #84]	; (8000aec <lidarDecode+0x1b8>)
 8000a96:	781b      	ldrb	r3, [r3, #0]
 8000a98:	2b00      	cmp	r3, #0
 8000a9a:	d1fb      	bne.n	8000a94 <lidarDecode+0x160>
				apiMemory[API_BENCH_LIDAR_START + angle] = distance;
 8000a9c:	69fb      	ldr	r3, [r7, #28]
 8000a9e:	330f      	adds	r3, #15
 8000aa0:	683a      	ldr	r2, [r7, #0]
 8000aa2:	b291      	uxth	r1, r2
 8000aa4:	4a12      	ldr	r2, [pc, #72]	; (8000af0 <lidarDecode+0x1bc>)
 8000aa6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			HAL_UART_Receive_IT(&huart2, lidarReceiveBuffer, 5);
 8000aaa:	2205      	movs	r2, #5
 8000aac:	490c      	ldr	r1, [pc, #48]	; (8000ae0 <lidarDecode+0x1ac>)
 8000aae:	480d      	ldr	r0, [pc, #52]	; (8000ae4 <lidarDecode+0x1b0>)
 8000ab0:	f002 fe30 	bl	8003714 <HAL_UART_Receive_IT>
 8000ab4:	e00d      	b.n	8000ad2 <lidarDecode+0x19e>
			lidarState = LIDAR_STATE_INIT;
 8000ab6:	4b09      	ldr	r3, [pc, #36]	; (8000adc <lidarDecode+0x1a8>)
 8000ab8:	2200      	movs	r2, #0
 8000aba:	601a      	str	r2, [r3, #0]
			HAL_UART_Transmit_IT(&huart2, lidarInitStr, 2);
 8000abc:	2202      	movs	r2, #2
 8000abe:	490a      	ldr	r1, [pc, #40]	; (8000ae8 <lidarDecode+0x1b4>)
 8000ac0:	4808      	ldr	r0, [pc, #32]	; (8000ae4 <lidarDecode+0x1b0>)
 8000ac2:	f002 fde3 	bl	800368c <HAL_UART_Transmit_IT>
			HAL_UART_Receive_IT(&huart2, lidarReceiveBuffer, 7);
 8000ac6:	2207      	movs	r2, #7
 8000ac8:	4905      	ldr	r1, [pc, #20]	; (8000ae0 <lidarDecode+0x1ac>)
 8000aca:	4806      	ldr	r0, [pc, #24]	; (8000ae4 <lidarDecode+0x1b0>)
 8000acc:	f002 fe22 	bl	8003714 <HAL_UART_Receive_IT>
}
 8000ad0:	e7ff      	b.n	8000ad2 <lidarDecode+0x19e>
 8000ad2:	bf00      	nop
 8000ad4:	3720      	adds	r7, #32
 8000ad6:	46bd      	mov	sp, r7
 8000ad8:	bd80      	pop	{r7, pc}
 8000ada:	bf00      	nop
 8000adc:	2000036c 	.word	0x2000036c
 8000ae0:	20000ca4 	.word	0x20000ca4
 8000ae4:	20000cac 	.word	0x20000cac
 8000ae8:	20000000 	.word	0x20000000
 8000aec:	200005a0 	.word	0x200005a0
 8000af0:	200007a4 	.word	0x200007a4

08000af4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000af4:	b480      	push	{r7}
 8000af6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000af8:	bf00      	nop
 8000afa:	46bd      	mov	sp, r7
 8000afc:	bc80      	pop	{r7}
 8000afe:	4770      	bx	lr

08000b00 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b00:	b480      	push	{r7}
 8000b02:	b085      	sub	sp, #20
 8000b04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000b06:	4b15      	ldr	r3, [pc, #84]	; (8000b5c <HAL_MspInit+0x5c>)
 8000b08:	699b      	ldr	r3, [r3, #24]
 8000b0a:	4a14      	ldr	r2, [pc, #80]	; (8000b5c <HAL_MspInit+0x5c>)
 8000b0c:	f043 0301 	orr.w	r3, r3, #1
 8000b10:	6193      	str	r3, [r2, #24]
 8000b12:	4b12      	ldr	r3, [pc, #72]	; (8000b5c <HAL_MspInit+0x5c>)
 8000b14:	699b      	ldr	r3, [r3, #24]
 8000b16:	f003 0301 	and.w	r3, r3, #1
 8000b1a:	60bb      	str	r3, [r7, #8]
 8000b1c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b1e:	4b0f      	ldr	r3, [pc, #60]	; (8000b5c <HAL_MspInit+0x5c>)
 8000b20:	69db      	ldr	r3, [r3, #28]
 8000b22:	4a0e      	ldr	r2, [pc, #56]	; (8000b5c <HAL_MspInit+0x5c>)
 8000b24:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b28:	61d3      	str	r3, [r2, #28]
 8000b2a:	4b0c      	ldr	r3, [pc, #48]	; (8000b5c <HAL_MspInit+0x5c>)
 8000b2c:	69db      	ldr	r3, [r3, #28]
 8000b2e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b32:	607b      	str	r3, [r7, #4]
 8000b34:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000b36:	4b0a      	ldr	r3, [pc, #40]	; (8000b60 <HAL_MspInit+0x60>)
 8000b38:	685b      	ldr	r3, [r3, #4]
 8000b3a:	60fb      	str	r3, [r7, #12]
 8000b3c:	68fb      	ldr	r3, [r7, #12]
 8000b3e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000b42:	60fb      	str	r3, [r7, #12]
 8000b44:	68fb      	ldr	r3, [r7, #12]
 8000b46:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000b4a:	60fb      	str	r3, [r7, #12]
 8000b4c:	4a04      	ldr	r2, [pc, #16]	; (8000b60 <HAL_MspInit+0x60>)
 8000b4e:	68fb      	ldr	r3, [r7, #12]
 8000b50:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b52:	bf00      	nop
 8000b54:	3714      	adds	r7, #20
 8000b56:	46bd      	mov	sp, r7
 8000b58:	bc80      	pop	{r7}
 8000b5a:	4770      	bx	lr
 8000b5c:	40021000 	.word	0x40021000
 8000b60:	40010000 	.word	0x40010000

08000b64 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8000b64:	b480      	push	{r7}
 8000b66:	b085      	sub	sp, #20
 8000b68:	af00      	add	r7, sp, #0
 8000b6a:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	681b      	ldr	r3, [r3, #0]
 8000b70:	4a12      	ldr	r2, [pc, #72]	; (8000bbc <HAL_TIM_PWM_MspInit+0x58>)
 8000b72:	4293      	cmp	r3, r2
 8000b74:	d10c      	bne.n	8000b90 <HAL_TIM_PWM_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000b76:	4b12      	ldr	r3, [pc, #72]	; (8000bc0 <HAL_TIM_PWM_MspInit+0x5c>)
 8000b78:	69db      	ldr	r3, [r3, #28]
 8000b7a:	4a11      	ldr	r2, [pc, #68]	; (8000bc0 <HAL_TIM_PWM_MspInit+0x5c>)
 8000b7c:	f043 0302 	orr.w	r3, r3, #2
 8000b80:	61d3      	str	r3, [r2, #28]
 8000b82:	4b0f      	ldr	r3, [pc, #60]	; (8000bc0 <HAL_TIM_PWM_MspInit+0x5c>)
 8000b84:	69db      	ldr	r3, [r3, #28]
 8000b86:	f003 0302 	and.w	r3, r3, #2
 8000b8a:	60fb      	str	r3, [r7, #12]
 8000b8c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8000b8e:	e010      	b.n	8000bb2 <HAL_TIM_PWM_MspInit+0x4e>
  else if(htim_pwm->Instance==TIM4)
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	681b      	ldr	r3, [r3, #0]
 8000b94:	4a0b      	ldr	r2, [pc, #44]	; (8000bc4 <HAL_TIM_PWM_MspInit+0x60>)
 8000b96:	4293      	cmp	r3, r2
 8000b98:	d10b      	bne.n	8000bb2 <HAL_TIM_PWM_MspInit+0x4e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8000b9a:	4b09      	ldr	r3, [pc, #36]	; (8000bc0 <HAL_TIM_PWM_MspInit+0x5c>)
 8000b9c:	69db      	ldr	r3, [r3, #28]
 8000b9e:	4a08      	ldr	r2, [pc, #32]	; (8000bc0 <HAL_TIM_PWM_MspInit+0x5c>)
 8000ba0:	f043 0304 	orr.w	r3, r3, #4
 8000ba4:	61d3      	str	r3, [r2, #28]
 8000ba6:	4b06      	ldr	r3, [pc, #24]	; (8000bc0 <HAL_TIM_PWM_MspInit+0x5c>)
 8000ba8:	69db      	ldr	r3, [r3, #28]
 8000baa:	f003 0304 	and.w	r3, r3, #4
 8000bae:	60bb      	str	r3, [r7, #8]
 8000bb0:	68bb      	ldr	r3, [r7, #8]
}
 8000bb2:	bf00      	nop
 8000bb4:	3714      	adds	r7, #20
 8000bb6:	46bd      	mov	sp, r7
 8000bb8:	bc80      	pop	{r7}
 8000bba:	4770      	bx	lr
 8000bbc:	40000400 	.word	0x40000400
 8000bc0:	40021000 	.word	0x40021000
 8000bc4:	40000800 	.word	0x40000800

08000bc8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	b08a      	sub	sp, #40	; 0x28
 8000bcc:	af00      	add	r7, sp, #0
 8000bce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bd0:	f107 0318 	add.w	r3, r7, #24
 8000bd4:	2200      	movs	r2, #0
 8000bd6:	601a      	str	r2, [r3, #0]
 8000bd8:	605a      	str	r2, [r3, #4]
 8000bda:	609a      	str	r2, [r3, #8]
 8000bdc:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM3)
 8000bde:	687b      	ldr	r3, [r7, #4]
 8000be0:	681b      	ldr	r3, [r3, #0]
 8000be2:	4a2b      	ldr	r2, [pc, #172]	; (8000c90 <HAL_TIM_MspPostInit+0xc8>)
 8000be4:	4293      	cmp	r3, r2
 8000be6:	d130      	bne.n	8000c4a <HAL_TIM_MspPostInit+0x82>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000be8:	4b2a      	ldr	r3, [pc, #168]	; (8000c94 <HAL_TIM_MspPostInit+0xcc>)
 8000bea:	699b      	ldr	r3, [r3, #24]
 8000bec:	4a29      	ldr	r2, [pc, #164]	; (8000c94 <HAL_TIM_MspPostInit+0xcc>)
 8000bee:	f043 0304 	orr.w	r3, r3, #4
 8000bf2:	6193      	str	r3, [r2, #24]
 8000bf4:	4b27      	ldr	r3, [pc, #156]	; (8000c94 <HAL_TIM_MspPostInit+0xcc>)
 8000bf6:	699b      	ldr	r3, [r3, #24]
 8000bf8:	f003 0304 	and.w	r3, r3, #4
 8000bfc:	617b      	str	r3, [r7, #20]
 8000bfe:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c00:	4b24      	ldr	r3, [pc, #144]	; (8000c94 <HAL_TIM_MspPostInit+0xcc>)
 8000c02:	699b      	ldr	r3, [r3, #24]
 8000c04:	4a23      	ldr	r2, [pc, #140]	; (8000c94 <HAL_TIM_MspPostInit+0xcc>)
 8000c06:	f043 0308 	orr.w	r3, r3, #8
 8000c0a:	6193      	str	r3, [r2, #24]
 8000c0c:	4b21      	ldr	r3, [pc, #132]	; (8000c94 <HAL_TIM_MspPostInit+0xcc>)
 8000c0e:	699b      	ldr	r3, [r3, #24]
 8000c10:	f003 0308 	and.w	r3, r3, #8
 8000c14:	613b      	str	r3, [r7, #16]
 8000c16:	693b      	ldr	r3, [r7, #16]
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    PB0     ------> TIM3_CH3
    PB1     ------> TIM3_CH4 
    */
    GPIO_InitStruct.Pin = PWM4_Pin|PWM3_Pin;
 8000c18:	23c0      	movs	r3, #192	; 0xc0
 8000c1a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c1c:	2302      	movs	r3, #2
 8000c1e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c20:	2302      	movs	r3, #2
 8000c22:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c24:	f107 0318 	add.w	r3, r7, #24
 8000c28:	4619      	mov	r1, r3
 8000c2a:	481b      	ldr	r0, [pc, #108]	; (8000c98 <HAL_TIM_MspPostInit+0xd0>)
 8000c2c:	f000 fbac 	bl	8001388 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = PWM2_Pin|PWM1_Pin;
 8000c30:	2303      	movs	r3, #3
 8000c32:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c34:	2302      	movs	r3, #2
 8000c36:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c38:	2302      	movs	r3, #2
 8000c3a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c3c:	f107 0318 	add.w	r3, r7, #24
 8000c40:	4619      	mov	r1, r3
 8000c42:	4816      	ldr	r0, [pc, #88]	; (8000c9c <HAL_TIM_MspPostInit+0xd4>)
 8000c44:	f000 fba0 	bl	8001388 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8000c48:	e01d      	b.n	8000c86 <HAL_TIM_MspPostInit+0xbe>
  else if(htim->Instance==TIM4)
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	681b      	ldr	r3, [r3, #0]
 8000c4e:	4a14      	ldr	r2, [pc, #80]	; (8000ca0 <HAL_TIM_MspPostInit+0xd8>)
 8000c50:	4293      	cmp	r3, r2
 8000c52:	d118      	bne.n	8000c86 <HAL_TIM_MspPostInit+0xbe>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c54:	4b0f      	ldr	r3, [pc, #60]	; (8000c94 <HAL_TIM_MspPostInit+0xcc>)
 8000c56:	699b      	ldr	r3, [r3, #24]
 8000c58:	4a0e      	ldr	r2, [pc, #56]	; (8000c94 <HAL_TIM_MspPostInit+0xcc>)
 8000c5a:	f043 0308 	orr.w	r3, r3, #8
 8000c5e:	6193      	str	r3, [r2, #24]
 8000c60:	4b0c      	ldr	r3, [pc, #48]	; (8000c94 <HAL_TIM_MspPostInit+0xcc>)
 8000c62:	699b      	ldr	r3, [r3, #24]
 8000c64:	f003 0308 	and.w	r3, r3, #8
 8000c68:	60fb      	str	r3, [r7, #12]
 8000c6a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = LIDAR_PWM_Pin;
 8000c6c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000c70:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c72:	2302      	movs	r3, #2
 8000c74:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c76:	2302      	movs	r3, #2
 8000c78:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(LIDAR_PWM_GPIO_Port, &GPIO_InitStruct);
 8000c7a:	f107 0318 	add.w	r3, r7, #24
 8000c7e:	4619      	mov	r1, r3
 8000c80:	4806      	ldr	r0, [pc, #24]	; (8000c9c <HAL_TIM_MspPostInit+0xd4>)
 8000c82:	f000 fb81 	bl	8001388 <HAL_GPIO_Init>
}
 8000c86:	bf00      	nop
 8000c88:	3728      	adds	r7, #40	; 0x28
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	bd80      	pop	{r7, pc}
 8000c8e:	bf00      	nop
 8000c90:	40000400 	.word	0x40000400
 8000c94:	40021000 	.word	0x40021000
 8000c98:	40010800 	.word	0x40010800
 8000c9c:	40010c00 	.word	0x40010c00
 8000ca0:	40000800 	.word	0x40000800

08000ca4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	b08c      	sub	sp, #48	; 0x30
 8000ca8:	af00      	add	r7, sp, #0
 8000caa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cac:	f107 0320 	add.w	r3, r7, #32
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	601a      	str	r2, [r3, #0]
 8000cb4:	605a      	str	r2, [r3, #4]
 8000cb6:	609a      	str	r2, [r3, #8]
 8000cb8:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	681b      	ldr	r3, [r3, #0]
 8000cbe:	4a57      	ldr	r2, [pc, #348]	; (8000e1c <HAL_UART_MspInit+0x178>)
 8000cc0:	4293      	cmp	r3, r2
 8000cc2:	d132      	bne.n	8000d2a <HAL_UART_MspInit+0x86>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000cc4:	4b56      	ldr	r3, [pc, #344]	; (8000e20 <HAL_UART_MspInit+0x17c>)
 8000cc6:	699b      	ldr	r3, [r3, #24]
 8000cc8:	4a55      	ldr	r2, [pc, #340]	; (8000e20 <HAL_UART_MspInit+0x17c>)
 8000cca:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000cce:	6193      	str	r3, [r2, #24]
 8000cd0:	4b53      	ldr	r3, [pc, #332]	; (8000e20 <HAL_UART_MspInit+0x17c>)
 8000cd2:	699b      	ldr	r3, [r3, #24]
 8000cd4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000cd8:	61fb      	str	r3, [r7, #28]
 8000cda:	69fb      	ldr	r3, [r7, #28]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cdc:	4b50      	ldr	r3, [pc, #320]	; (8000e20 <HAL_UART_MspInit+0x17c>)
 8000cde:	699b      	ldr	r3, [r3, #24]
 8000ce0:	4a4f      	ldr	r2, [pc, #316]	; (8000e20 <HAL_UART_MspInit+0x17c>)
 8000ce2:	f043 0304 	orr.w	r3, r3, #4
 8000ce6:	6193      	str	r3, [r2, #24]
 8000ce8:	4b4d      	ldr	r3, [pc, #308]	; (8000e20 <HAL_UART_MspInit+0x17c>)
 8000cea:	699b      	ldr	r3, [r3, #24]
 8000cec:	f003 0304 	and.w	r3, r3, #4
 8000cf0:	61bb      	str	r3, [r7, #24]
 8000cf2:	69bb      	ldr	r3, [r7, #24]
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = KVH_TX_Pin;
 8000cf4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000cf8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cfa:	2302      	movs	r3, #2
 8000cfc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000cfe:	2303      	movs	r3, #3
 8000d00:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(KVH_TX_GPIO_Port, &GPIO_InitStruct);
 8000d02:	f107 0320 	add.w	r3, r7, #32
 8000d06:	4619      	mov	r1, r3
 8000d08:	4846      	ldr	r0, [pc, #280]	; (8000e24 <HAL_UART_MspInit+0x180>)
 8000d0a:	f000 fb3d 	bl	8001388 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = KVH_RX_Pin;
 8000d0e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000d12:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d14:	2300      	movs	r3, #0
 8000d16:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d18:	2300      	movs	r3, #0
 8000d1a:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(KVH_RX_GPIO_Port, &GPIO_InitStruct);
 8000d1c:	f107 0320 	add.w	r3, r7, #32
 8000d20:	4619      	mov	r1, r3
 8000d22:	4840      	ldr	r0, [pc, #256]	; (8000e24 <HAL_UART_MspInit+0x180>)
 8000d24:	f000 fb30 	bl	8001388 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8000d28:	e074      	b.n	8000e14 <HAL_UART_MspInit+0x170>
  else if(huart->Instance==USART2)
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	681b      	ldr	r3, [r3, #0]
 8000d2e:	4a3e      	ldr	r2, [pc, #248]	; (8000e28 <HAL_UART_MspInit+0x184>)
 8000d30:	4293      	cmp	r3, r2
 8000d32:	d138      	bne.n	8000da6 <HAL_UART_MspInit+0x102>
    __HAL_RCC_USART2_CLK_ENABLE();
 8000d34:	4b3a      	ldr	r3, [pc, #232]	; (8000e20 <HAL_UART_MspInit+0x17c>)
 8000d36:	69db      	ldr	r3, [r3, #28]
 8000d38:	4a39      	ldr	r2, [pc, #228]	; (8000e20 <HAL_UART_MspInit+0x17c>)
 8000d3a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d3e:	61d3      	str	r3, [r2, #28]
 8000d40:	4b37      	ldr	r3, [pc, #220]	; (8000e20 <HAL_UART_MspInit+0x17c>)
 8000d42:	69db      	ldr	r3, [r3, #28]
 8000d44:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000d48:	617b      	str	r3, [r7, #20]
 8000d4a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d4c:	4b34      	ldr	r3, [pc, #208]	; (8000e20 <HAL_UART_MspInit+0x17c>)
 8000d4e:	699b      	ldr	r3, [r3, #24]
 8000d50:	4a33      	ldr	r2, [pc, #204]	; (8000e20 <HAL_UART_MspInit+0x17c>)
 8000d52:	f043 0304 	orr.w	r3, r3, #4
 8000d56:	6193      	str	r3, [r2, #24]
 8000d58:	4b31      	ldr	r3, [pc, #196]	; (8000e20 <HAL_UART_MspInit+0x17c>)
 8000d5a:	699b      	ldr	r3, [r3, #24]
 8000d5c:	f003 0304 	and.w	r3, r3, #4
 8000d60:	613b      	str	r3, [r7, #16]
 8000d62:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = LIDAR_TX_Pin;
 8000d64:	2304      	movs	r3, #4
 8000d66:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d68:	2302      	movs	r3, #2
 8000d6a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000d6c:	2303      	movs	r3, #3
 8000d6e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(LIDAR_TX_GPIO_Port, &GPIO_InitStruct);
 8000d70:	f107 0320 	add.w	r3, r7, #32
 8000d74:	4619      	mov	r1, r3
 8000d76:	482b      	ldr	r0, [pc, #172]	; (8000e24 <HAL_UART_MspInit+0x180>)
 8000d78:	f000 fb06 	bl	8001388 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = LIDAR_RX_Pin;
 8000d7c:	2308      	movs	r3, #8
 8000d7e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d80:	2300      	movs	r3, #0
 8000d82:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d84:	2300      	movs	r3, #0
 8000d86:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(LIDAR_RX_GPIO_Port, &GPIO_InitStruct);
 8000d88:	f107 0320 	add.w	r3, r7, #32
 8000d8c:	4619      	mov	r1, r3
 8000d8e:	4825      	ldr	r0, [pc, #148]	; (8000e24 <HAL_UART_MspInit+0x180>)
 8000d90:	f000 fafa 	bl	8001388 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000d94:	2200      	movs	r2, #0
 8000d96:	2100      	movs	r1, #0
 8000d98:	2026      	movs	r0, #38	; 0x26
 8000d9a:	f000 fa48 	bl	800122e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000d9e:	2026      	movs	r0, #38	; 0x26
 8000da0:	f000 fa61 	bl	8001266 <HAL_NVIC_EnableIRQ>
}
 8000da4:	e036      	b.n	8000e14 <HAL_UART_MspInit+0x170>
  else if(huart->Instance==USART3)
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	681b      	ldr	r3, [r3, #0]
 8000daa:	4a20      	ldr	r2, [pc, #128]	; (8000e2c <HAL_UART_MspInit+0x188>)
 8000dac:	4293      	cmp	r3, r2
 8000dae:	d131      	bne.n	8000e14 <HAL_UART_MspInit+0x170>
    __HAL_RCC_USART3_CLK_ENABLE();
 8000db0:	4b1b      	ldr	r3, [pc, #108]	; (8000e20 <HAL_UART_MspInit+0x17c>)
 8000db2:	69db      	ldr	r3, [r3, #28]
 8000db4:	4a1a      	ldr	r2, [pc, #104]	; (8000e20 <HAL_UART_MspInit+0x17c>)
 8000db6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000dba:	61d3      	str	r3, [r2, #28]
 8000dbc:	4b18      	ldr	r3, [pc, #96]	; (8000e20 <HAL_UART_MspInit+0x17c>)
 8000dbe:	69db      	ldr	r3, [r3, #28]
 8000dc0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000dc4:	60fb      	str	r3, [r7, #12]
 8000dc6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000dc8:	4b15      	ldr	r3, [pc, #84]	; (8000e20 <HAL_UART_MspInit+0x17c>)
 8000dca:	699b      	ldr	r3, [r3, #24]
 8000dcc:	4a14      	ldr	r2, [pc, #80]	; (8000e20 <HAL_UART_MspInit+0x17c>)
 8000dce:	f043 0308 	orr.w	r3, r3, #8
 8000dd2:	6193      	str	r3, [r2, #24]
 8000dd4:	4b12      	ldr	r3, [pc, #72]	; (8000e20 <HAL_UART_MspInit+0x17c>)
 8000dd6:	699b      	ldr	r3, [r3, #24]
 8000dd8:	f003 0308 	and.w	r3, r3, #8
 8000ddc:	60bb      	str	r3, [r7, #8]
 8000dde:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPS_TX_Pin;
 8000de0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000de4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000de6:	2302      	movs	r3, #2
 8000de8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000dea:	2303      	movs	r3, #3
 8000dec:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPS_TX_GPIO_Port, &GPIO_InitStruct);
 8000dee:	f107 0320 	add.w	r3, r7, #32
 8000df2:	4619      	mov	r1, r3
 8000df4:	480e      	ldr	r0, [pc, #56]	; (8000e30 <HAL_UART_MspInit+0x18c>)
 8000df6:	f000 fac7 	bl	8001388 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPS_RX_Pin;
 8000dfa:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000dfe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e00:	2300      	movs	r3, #0
 8000e02:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e04:	2300      	movs	r3, #0
 8000e06:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPS_RX_GPIO_Port, &GPIO_InitStruct);
 8000e08:	f107 0320 	add.w	r3, r7, #32
 8000e0c:	4619      	mov	r1, r3
 8000e0e:	4808      	ldr	r0, [pc, #32]	; (8000e30 <HAL_UART_MspInit+0x18c>)
 8000e10:	f000 faba 	bl	8001388 <HAL_GPIO_Init>
}
 8000e14:	bf00      	nop
 8000e16:	3730      	adds	r7, #48	; 0x30
 8000e18:	46bd      	mov	sp, r7
 8000e1a:	bd80      	pop	{r7, pc}
 8000e1c:	40013800 	.word	0x40013800
 8000e20:	40021000 	.word	0x40021000
 8000e24:	40010800 	.word	0x40010800
 8000e28:	40004400 	.word	0x40004400
 8000e2c:	40004800 	.word	0x40004800
 8000e30:	40010c00 	.word	0x40010c00

08000e34 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e34:	b480      	push	{r7}
 8000e36:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000e38:	bf00      	nop
 8000e3a:	46bd      	mov	sp, r7
 8000e3c:	bc80      	pop	{r7}
 8000e3e:	4770      	bx	lr

08000e40 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e40:	b480      	push	{r7}
 8000e42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e44:	e7fe      	b.n	8000e44 <HardFault_Handler+0x4>

08000e46 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e46:	b480      	push	{r7}
 8000e48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e4a:	e7fe      	b.n	8000e4a <MemManage_Handler+0x4>

08000e4c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e4c:	b480      	push	{r7}
 8000e4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e50:	e7fe      	b.n	8000e50 <BusFault_Handler+0x4>

08000e52 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e52:	b480      	push	{r7}
 8000e54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e56:	e7fe      	b.n	8000e56 <UsageFault_Handler+0x4>

08000e58 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e58:	b480      	push	{r7}
 8000e5a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e5c:	bf00      	nop
 8000e5e:	46bd      	mov	sp, r7
 8000e60:	bc80      	pop	{r7}
 8000e62:	4770      	bx	lr

08000e64 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e64:	b480      	push	{r7}
 8000e66:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e68:	bf00      	nop
 8000e6a:	46bd      	mov	sp, r7
 8000e6c:	bc80      	pop	{r7}
 8000e6e:	4770      	bx	lr

08000e70 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e70:	b480      	push	{r7}
 8000e72:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e74:	bf00      	nop
 8000e76:	46bd      	mov	sp, r7
 8000e78:	bc80      	pop	{r7}
 8000e7a:	4770      	bx	lr

08000e7c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e80:	f000 f8e2 	bl	8001048 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e84:	bf00      	nop
 8000e86:	bd80      	pop	{r7, pc}

08000e88 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8000e88:	b580      	push	{r7, lr}
 8000e8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8000e8c:	4802      	ldr	r0, [pc, #8]	; (8000e98 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 8000e8e:	f000 fcf4 	bl	800187a <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 8000e92:	bf00      	nop
 8000e94:	bd80      	pop	{r7, pc}
 8000e96:	bf00      	nop
 8000e98:	20001984 	.word	0x20001984

08000e9c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	af00      	add	r7, sp, #0
//	static int counter = 0;
//	dataFromLidar.len = 500;
//	uint8_t byte;
//	HAL_UART_Receive(&huart2, &byte, 1, 1000);
  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000ea0:	4802      	ldr	r0, [pc, #8]	; (8000eac <USART2_IRQHandler+0x10>)
 8000ea2:	f002 fc8b 	bl	80037bc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000ea6:	bf00      	nop
 8000ea8:	bd80      	pop	{r7, pc}
 8000eaa:	bf00      	nop
 8000eac:	20000cac 	.word	0x20000cac

08000eb0 <_sbrk>:
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	b084      	sub	sp, #16
 8000eb4:	af00      	add	r7, sp, #0
 8000eb6:	6078      	str	r0, [r7, #4]
 8000eb8:	4b11      	ldr	r3, [pc, #68]	; (8000f00 <_sbrk+0x50>)
 8000eba:	681b      	ldr	r3, [r3, #0]
 8000ebc:	2b00      	cmp	r3, #0
 8000ebe:	d102      	bne.n	8000ec6 <_sbrk+0x16>
 8000ec0:	4b0f      	ldr	r3, [pc, #60]	; (8000f00 <_sbrk+0x50>)
 8000ec2:	4a10      	ldr	r2, [pc, #64]	; (8000f04 <_sbrk+0x54>)
 8000ec4:	601a      	str	r2, [r3, #0]
 8000ec6:	4b0e      	ldr	r3, [pc, #56]	; (8000f00 <_sbrk+0x50>)
 8000ec8:	681b      	ldr	r3, [r3, #0]
 8000eca:	60fb      	str	r3, [r7, #12]
 8000ecc:	4b0c      	ldr	r3, [pc, #48]	; (8000f00 <_sbrk+0x50>)
 8000ece:	681a      	ldr	r2, [r3, #0]
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	4413      	add	r3, r2
 8000ed4:	466a      	mov	r2, sp
 8000ed6:	4293      	cmp	r3, r2
 8000ed8:	d907      	bls.n	8000eea <_sbrk+0x3a>
 8000eda:	f006 f919 	bl	8007110 <__errno>
 8000ede:	4602      	mov	r2, r0
 8000ee0:	230c      	movs	r3, #12
 8000ee2:	6013      	str	r3, [r2, #0]
 8000ee4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000ee8:	e006      	b.n	8000ef8 <_sbrk+0x48>
 8000eea:	4b05      	ldr	r3, [pc, #20]	; (8000f00 <_sbrk+0x50>)
 8000eec:	681a      	ldr	r2, [r3, #0]
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	4413      	add	r3, r2
 8000ef2:	4a03      	ldr	r2, [pc, #12]	; (8000f00 <_sbrk+0x50>)
 8000ef4:	6013      	str	r3, [r2, #0]
 8000ef6:	68fb      	ldr	r3, [r7, #12]
 8000ef8:	4618      	mov	r0, r3
 8000efa:	3710      	adds	r7, #16
 8000efc:	46bd      	mov	sp, r7
 8000efe:	bd80      	pop	{r7, pc}
 8000f00:	20000370 	.word	0x20000370
 8000f04:	20001bf8 	.word	0x20001bf8

08000f08 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000f08:	b480      	push	{r7}
 8000f0a:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8000f0c:	4b15      	ldr	r3, [pc, #84]	; (8000f64 <SystemInit+0x5c>)
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	4a14      	ldr	r2, [pc, #80]	; (8000f64 <SystemInit+0x5c>)
 8000f12:	f043 0301 	orr.w	r3, r3, #1
 8000f16:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8000f18:	4b12      	ldr	r3, [pc, #72]	; (8000f64 <SystemInit+0x5c>)
 8000f1a:	685a      	ldr	r2, [r3, #4]
 8000f1c:	4911      	ldr	r1, [pc, #68]	; (8000f64 <SystemInit+0x5c>)
 8000f1e:	4b12      	ldr	r3, [pc, #72]	; (8000f68 <SystemInit+0x60>)
 8000f20:	4013      	ands	r3, r2
 8000f22:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8000f24:	4b0f      	ldr	r3, [pc, #60]	; (8000f64 <SystemInit+0x5c>)
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	4a0e      	ldr	r2, [pc, #56]	; (8000f64 <SystemInit+0x5c>)
 8000f2a:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8000f2e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000f32:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000f34:	4b0b      	ldr	r3, [pc, #44]	; (8000f64 <SystemInit+0x5c>)
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	4a0a      	ldr	r2, [pc, #40]	; (8000f64 <SystemInit+0x5c>)
 8000f3a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000f3e:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8000f40:	4b08      	ldr	r3, [pc, #32]	; (8000f64 <SystemInit+0x5c>)
 8000f42:	685b      	ldr	r3, [r3, #4]
 8000f44:	4a07      	ldr	r2, [pc, #28]	; (8000f64 <SystemInit+0x5c>)
 8000f46:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8000f4a:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8000f4c:	4b05      	ldr	r3, [pc, #20]	; (8000f64 <SystemInit+0x5c>)
 8000f4e:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8000f52:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8000f54:	4b05      	ldr	r3, [pc, #20]	; (8000f6c <SystemInit+0x64>)
 8000f56:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000f5a:	609a      	str	r2, [r3, #8]
#endif 
}
 8000f5c:	bf00      	nop
 8000f5e:	46bd      	mov	sp, r7
 8000f60:	bc80      	pop	{r7}
 8000f62:	4770      	bx	lr
 8000f64:	40021000 	.word	0x40021000
 8000f68:	f8ff0000 	.word	0xf8ff0000
 8000f6c:	e000ed00 	.word	0xe000ed00

08000f70 <Reset_Handler>:
 8000f70:	2100      	movs	r1, #0
 8000f72:	e003      	b.n	8000f7c <LoopCopyDataInit>

08000f74 <CopyDataInit>:
 8000f74:	4b0b      	ldr	r3, [pc, #44]	; (8000fa4 <LoopFillZerobss+0x14>)
 8000f76:	585b      	ldr	r3, [r3, r1]
 8000f78:	5043      	str	r3, [r0, r1]
 8000f7a:	3104      	adds	r1, #4

08000f7c <LoopCopyDataInit>:
 8000f7c:	480a      	ldr	r0, [pc, #40]	; (8000fa8 <LoopFillZerobss+0x18>)
 8000f7e:	4b0b      	ldr	r3, [pc, #44]	; (8000fac <LoopFillZerobss+0x1c>)
 8000f80:	1842      	adds	r2, r0, r1
 8000f82:	429a      	cmp	r2, r3
 8000f84:	d3f6      	bcc.n	8000f74 <CopyDataInit>
 8000f86:	4a0a      	ldr	r2, [pc, #40]	; (8000fb0 <LoopFillZerobss+0x20>)
 8000f88:	e002      	b.n	8000f90 <LoopFillZerobss>

08000f8a <FillZerobss>:
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	f842 3b04 	str.w	r3, [r2], #4

08000f90 <LoopFillZerobss>:
 8000f90:	4b08      	ldr	r3, [pc, #32]	; (8000fb4 <LoopFillZerobss+0x24>)
 8000f92:	429a      	cmp	r2, r3
 8000f94:	d3f9      	bcc.n	8000f8a <FillZerobss>
 8000f96:	f7ff ffb7 	bl	8000f08 <SystemInit>
 8000f9a:	f006 f8bf 	bl	800711c <__libc_init_array>
 8000f9e:	f7ff f9e7 	bl	8000370 <main>
 8000fa2:	4770      	bx	lr
 8000fa4:	08007d24 	.word	0x08007d24
 8000fa8:	20000000 	.word	0x20000000
 8000fac:	20000350 	.word	0x20000350
 8000fb0:	20000350 	.word	0x20000350
 8000fb4:	20001bf4 	.word	0x20001bf4

08000fb8 <ADC1_2_IRQHandler>:
 8000fb8:	e7fe      	b.n	8000fb8 <ADC1_2_IRQHandler>
	...

08000fbc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000fc0:	4b08      	ldr	r3, [pc, #32]	; (8000fe4 <HAL_Init+0x28>)
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	4a07      	ldr	r2, [pc, #28]	; (8000fe4 <HAL_Init+0x28>)
 8000fc6:	f043 0310 	orr.w	r3, r3, #16
 8000fca:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000fcc:	2003      	movs	r0, #3
 8000fce:	f000 f923 	bl	8001218 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000fd2:	2000      	movs	r0, #0
 8000fd4:	f000 f808 	bl	8000fe8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000fd8:	f7ff fd92 	bl	8000b00 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000fdc:	2300      	movs	r3, #0
}
 8000fde:	4618      	mov	r0, r3
 8000fe0:	bd80      	pop	{r7, pc}
 8000fe2:	bf00      	nop
 8000fe4:	40022000 	.word	0x40022000

08000fe8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b082      	sub	sp, #8
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000ff0:	4b12      	ldr	r3, [pc, #72]	; (800103c <HAL_InitTick+0x54>)
 8000ff2:	681a      	ldr	r2, [r3, #0]
 8000ff4:	4b12      	ldr	r3, [pc, #72]	; (8001040 <HAL_InitTick+0x58>)
 8000ff6:	781b      	ldrb	r3, [r3, #0]
 8000ff8:	4619      	mov	r1, r3
 8000ffa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ffe:	fbb3 f3f1 	udiv	r3, r3, r1
 8001002:	fbb2 f3f3 	udiv	r3, r2, r3
 8001006:	4618      	mov	r0, r3
 8001008:	f000 f93b 	bl	8001282 <HAL_SYSTICK_Config>
 800100c:	4603      	mov	r3, r0
 800100e:	2b00      	cmp	r3, #0
 8001010:	d001      	beq.n	8001016 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001012:	2301      	movs	r3, #1
 8001014:	e00e      	b.n	8001034 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	2b0f      	cmp	r3, #15
 800101a:	d80a      	bhi.n	8001032 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800101c:	2200      	movs	r2, #0
 800101e:	6879      	ldr	r1, [r7, #4]
 8001020:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001024:	f000 f903 	bl	800122e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001028:	4a06      	ldr	r2, [pc, #24]	; (8001044 <HAL_InitTick+0x5c>)
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800102e:	2300      	movs	r3, #0
 8001030:	e000      	b.n	8001034 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001032:	2301      	movs	r3, #1
}
 8001034:	4618      	mov	r0, r3
 8001036:	3708      	adds	r7, #8
 8001038:	46bd      	mov	sp, r7
 800103a:	bd80      	pop	{r7, pc}
 800103c:	20000004 	.word	0x20000004
 8001040:	2000000c 	.word	0x2000000c
 8001044:	20000008 	.word	0x20000008

08001048 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001048:	b480      	push	{r7}
 800104a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800104c:	4b05      	ldr	r3, [pc, #20]	; (8001064 <HAL_IncTick+0x1c>)
 800104e:	781b      	ldrb	r3, [r3, #0]
 8001050:	461a      	mov	r2, r3
 8001052:	4b05      	ldr	r3, [pc, #20]	; (8001068 <HAL_IncTick+0x20>)
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	4413      	add	r3, r2
 8001058:	4a03      	ldr	r2, [pc, #12]	; (8001068 <HAL_IncTick+0x20>)
 800105a:	6013      	str	r3, [r2, #0]
}
 800105c:	bf00      	nop
 800105e:	46bd      	mov	sp, r7
 8001060:	bc80      	pop	{r7}
 8001062:	4770      	bx	lr
 8001064:	2000000c 	.word	0x2000000c
 8001068:	20000cec 	.word	0x20000cec

0800106c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800106c:	b480      	push	{r7}
 800106e:	af00      	add	r7, sp, #0
  return uwTick;
 8001070:	4b02      	ldr	r3, [pc, #8]	; (800107c <HAL_GetTick+0x10>)
 8001072:	681b      	ldr	r3, [r3, #0]
}
 8001074:	4618      	mov	r0, r3
 8001076:	46bd      	mov	sp, r7
 8001078:	bc80      	pop	{r7}
 800107a:	4770      	bx	lr
 800107c:	20000cec 	.word	0x20000cec

08001080 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001080:	b480      	push	{r7}
 8001082:	b085      	sub	sp, #20
 8001084:	af00      	add	r7, sp, #0
 8001086:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	f003 0307 	and.w	r3, r3, #7
 800108e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001090:	4b0c      	ldr	r3, [pc, #48]	; (80010c4 <__NVIC_SetPriorityGrouping+0x44>)
 8001092:	68db      	ldr	r3, [r3, #12]
 8001094:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001096:	68ba      	ldr	r2, [r7, #8]
 8001098:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800109c:	4013      	ands	r3, r2
 800109e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80010a0:	68fb      	ldr	r3, [r7, #12]
 80010a2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80010a4:	68bb      	ldr	r3, [r7, #8]
 80010a6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80010a8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80010ac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80010b0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80010b2:	4a04      	ldr	r2, [pc, #16]	; (80010c4 <__NVIC_SetPriorityGrouping+0x44>)
 80010b4:	68bb      	ldr	r3, [r7, #8]
 80010b6:	60d3      	str	r3, [r2, #12]
}
 80010b8:	bf00      	nop
 80010ba:	3714      	adds	r7, #20
 80010bc:	46bd      	mov	sp, r7
 80010be:	bc80      	pop	{r7}
 80010c0:	4770      	bx	lr
 80010c2:	bf00      	nop
 80010c4:	e000ed00 	.word	0xe000ed00

080010c8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80010c8:	b480      	push	{r7}
 80010ca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80010cc:	4b04      	ldr	r3, [pc, #16]	; (80010e0 <__NVIC_GetPriorityGrouping+0x18>)
 80010ce:	68db      	ldr	r3, [r3, #12]
 80010d0:	0a1b      	lsrs	r3, r3, #8
 80010d2:	f003 0307 	and.w	r3, r3, #7
}
 80010d6:	4618      	mov	r0, r3
 80010d8:	46bd      	mov	sp, r7
 80010da:	bc80      	pop	{r7}
 80010dc:	4770      	bx	lr
 80010de:	bf00      	nop
 80010e0:	e000ed00 	.word	0xe000ed00

080010e4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80010e4:	b480      	push	{r7}
 80010e6:	b083      	sub	sp, #12
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	4603      	mov	r3, r0
 80010ec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80010ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	db0b      	blt.n	800110e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80010f6:	79fb      	ldrb	r3, [r7, #7]
 80010f8:	f003 021f 	and.w	r2, r3, #31
 80010fc:	4906      	ldr	r1, [pc, #24]	; (8001118 <__NVIC_EnableIRQ+0x34>)
 80010fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001102:	095b      	lsrs	r3, r3, #5
 8001104:	2001      	movs	r0, #1
 8001106:	fa00 f202 	lsl.w	r2, r0, r2
 800110a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800110e:	bf00      	nop
 8001110:	370c      	adds	r7, #12
 8001112:	46bd      	mov	sp, r7
 8001114:	bc80      	pop	{r7}
 8001116:	4770      	bx	lr
 8001118:	e000e100 	.word	0xe000e100

0800111c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800111c:	b480      	push	{r7}
 800111e:	b083      	sub	sp, #12
 8001120:	af00      	add	r7, sp, #0
 8001122:	4603      	mov	r3, r0
 8001124:	6039      	str	r1, [r7, #0]
 8001126:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001128:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800112c:	2b00      	cmp	r3, #0
 800112e:	db0a      	blt.n	8001146 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001130:	683b      	ldr	r3, [r7, #0]
 8001132:	b2da      	uxtb	r2, r3
 8001134:	490c      	ldr	r1, [pc, #48]	; (8001168 <__NVIC_SetPriority+0x4c>)
 8001136:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800113a:	0112      	lsls	r2, r2, #4
 800113c:	b2d2      	uxtb	r2, r2
 800113e:	440b      	add	r3, r1
 8001140:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001144:	e00a      	b.n	800115c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001146:	683b      	ldr	r3, [r7, #0]
 8001148:	b2da      	uxtb	r2, r3
 800114a:	4908      	ldr	r1, [pc, #32]	; (800116c <__NVIC_SetPriority+0x50>)
 800114c:	79fb      	ldrb	r3, [r7, #7]
 800114e:	f003 030f 	and.w	r3, r3, #15
 8001152:	3b04      	subs	r3, #4
 8001154:	0112      	lsls	r2, r2, #4
 8001156:	b2d2      	uxtb	r2, r2
 8001158:	440b      	add	r3, r1
 800115a:	761a      	strb	r2, [r3, #24]
}
 800115c:	bf00      	nop
 800115e:	370c      	adds	r7, #12
 8001160:	46bd      	mov	sp, r7
 8001162:	bc80      	pop	{r7}
 8001164:	4770      	bx	lr
 8001166:	bf00      	nop
 8001168:	e000e100 	.word	0xe000e100
 800116c:	e000ed00 	.word	0xe000ed00

08001170 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001170:	b480      	push	{r7}
 8001172:	b089      	sub	sp, #36	; 0x24
 8001174:	af00      	add	r7, sp, #0
 8001176:	60f8      	str	r0, [r7, #12]
 8001178:	60b9      	str	r1, [r7, #8]
 800117a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800117c:	68fb      	ldr	r3, [r7, #12]
 800117e:	f003 0307 	and.w	r3, r3, #7
 8001182:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001184:	69fb      	ldr	r3, [r7, #28]
 8001186:	f1c3 0307 	rsb	r3, r3, #7
 800118a:	2b04      	cmp	r3, #4
 800118c:	bf28      	it	cs
 800118e:	2304      	movcs	r3, #4
 8001190:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001192:	69fb      	ldr	r3, [r7, #28]
 8001194:	3304      	adds	r3, #4
 8001196:	2b06      	cmp	r3, #6
 8001198:	d902      	bls.n	80011a0 <NVIC_EncodePriority+0x30>
 800119a:	69fb      	ldr	r3, [r7, #28]
 800119c:	3b03      	subs	r3, #3
 800119e:	e000      	b.n	80011a2 <NVIC_EncodePriority+0x32>
 80011a0:	2300      	movs	r3, #0
 80011a2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011a4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80011a8:	69bb      	ldr	r3, [r7, #24]
 80011aa:	fa02 f303 	lsl.w	r3, r2, r3
 80011ae:	43da      	mvns	r2, r3
 80011b0:	68bb      	ldr	r3, [r7, #8]
 80011b2:	401a      	ands	r2, r3
 80011b4:	697b      	ldr	r3, [r7, #20]
 80011b6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80011b8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80011bc:	697b      	ldr	r3, [r7, #20]
 80011be:	fa01 f303 	lsl.w	r3, r1, r3
 80011c2:	43d9      	mvns	r1, r3
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011c8:	4313      	orrs	r3, r2
         );
}
 80011ca:	4618      	mov	r0, r3
 80011cc:	3724      	adds	r7, #36	; 0x24
 80011ce:	46bd      	mov	sp, r7
 80011d0:	bc80      	pop	{r7}
 80011d2:	4770      	bx	lr

080011d4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b082      	sub	sp, #8
 80011d8:	af00      	add	r7, sp, #0
 80011da:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	3b01      	subs	r3, #1
 80011e0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80011e4:	d301      	bcc.n	80011ea <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80011e6:	2301      	movs	r3, #1
 80011e8:	e00f      	b.n	800120a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80011ea:	4a0a      	ldr	r2, [pc, #40]	; (8001214 <SysTick_Config+0x40>)
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	3b01      	subs	r3, #1
 80011f0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80011f2:	210f      	movs	r1, #15
 80011f4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80011f8:	f7ff ff90 	bl	800111c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80011fc:	4b05      	ldr	r3, [pc, #20]	; (8001214 <SysTick_Config+0x40>)
 80011fe:	2200      	movs	r2, #0
 8001200:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001202:	4b04      	ldr	r3, [pc, #16]	; (8001214 <SysTick_Config+0x40>)
 8001204:	2207      	movs	r2, #7
 8001206:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001208:	2300      	movs	r3, #0
}
 800120a:	4618      	mov	r0, r3
 800120c:	3708      	adds	r7, #8
 800120e:	46bd      	mov	sp, r7
 8001210:	bd80      	pop	{r7, pc}
 8001212:	bf00      	nop
 8001214:	e000e010 	.word	0xe000e010

08001218 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	b082      	sub	sp, #8
 800121c:	af00      	add	r7, sp, #0
 800121e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001220:	6878      	ldr	r0, [r7, #4]
 8001222:	f7ff ff2d 	bl	8001080 <__NVIC_SetPriorityGrouping>
}
 8001226:	bf00      	nop
 8001228:	3708      	adds	r7, #8
 800122a:	46bd      	mov	sp, r7
 800122c:	bd80      	pop	{r7, pc}

0800122e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800122e:	b580      	push	{r7, lr}
 8001230:	b086      	sub	sp, #24
 8001232:	af00      	add	r7, sp, #0
 8001234:	4603      	mov	r3, r0
 8001236:	60b9      	str	r1, [r7, #8]
 8001238:	607a      	str	r2, [r7, #4]
 800123a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800123c:	2300      	movs	r3, #0
 800123e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001240:	f7ff ff42 	bl	80010c8 <__NVIC_GetPriorityGrouping>
 8001244:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001246:	687a      	ldr	r2, [r7, #4]
 8001248:	68b9      	ldr	r1, [r7, #8]
 800124a:	6978      	ldr	r0, [r7, #20]
 800124c:	f7ff ff90 	bl	8001170 <NVIC_EncodePriority>
 8001250:	4602      	mov	r2, r0
 8001252:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001256:	4611      	mov	r1, r2
 8001258:	4618      	mov	r0, r3
 800125a:	f7ff ff5f 	bl	800111c <__NVIC_SetPriority>
}
 800125e:	bf00      	nop
 8001260:	3718      	adds	r7, #24
 8001262:	46bd      	mov	sp, r7
 8001264:	bd80      	pop	{r7, pc}

08001266 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001266:	b580      	push	{r7, lr}
 8001268:	b082      	sub	sp, #8
 800126a:	af00      	add	r7, sp, #0
 800126c:	4603      	mov	r3, r0
 800126e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001270:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001274:	4618      	mov	r0, r3
 8001276:	f7ff ff35 	bl	80010e4 <__NVIC_EnableIRQ>
}
 800127a:	bf00      	nop
 800127c:	3708      	adds	r7, #8
 800127e:	46bd      	mov	sp, r7
 8001280:	bd80      	pop	{r7, pc}

08001282 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001282:	b580      	push	{r7, lr}
 8001284:	b082      	sub	sp, #8
 8001286:	af00      	add	r7, sp, #0
 8001288:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800128a:	6878      	ldr	r0, [r7, #4]
 800128c:	f7ff ffa2 	bl	80011d4 <SysTick_Config>
 8001290:	4603      	mov	r3, r0
}
 8001292:	4618      	mov	r0, r3
 8001294:	3708      	adds	r7, #8
 8001296:	46bd      	mov	sp, r7
 8001298:	bd80      	pop	{r7, pc}
	...

0800129c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 800129c:	b580      	push	{r7, lr}
 800129e:	b084      	sub	sp, #16
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80012a4:	2300      	movs	r3, #0
 80012a6:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80012ae:	2b02      	cmp	r3, #2
 80012b0:	d005      	beq.n	80012be <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	2204      	movs	r2, #4
 80012b6:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80012b8:	2301      	movs	r3, #1
 80012ba:	73fb      	strb	r3, [r7, #15]
 80012bc:	e051      	b.n	8001362 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	681a      	ldr	r2, [r3, #0]
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	f022 020e 	bic.w	r2, r2, #14
 80012cc:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	681a      	ldr	r2, [r3, #0]
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	f022 0201 	bic.w	r2, r2, #1
 80012dc:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	4a22      	ldr	r2, [pc, #136]	; (800136c <HAL_DMA_Abort_IT+0xd0>)
 80012e4:	4293      	cmp	r3, r2
 80012e6:	d029      	beq.n	800133c <HAL_DMA_Abort_IT+0xa0>
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	4a20      	ldr	r2, [pc, #128]	; (8001370 <HAL_DMA_Abort_IT+0xd4>)
 80012ee:	4293      	cmp	r3, r2
 80012f0:	d022      	beq.n	8001338 <HAL_DMA_Abort_IT+0x9c>
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	4a1f      	ldr	r2, [pc, #124]	; (8001374 <HAL_DMA_Abort_IT+0xd8>)
 80012f8:	4293      	cmp	r3, r2
 80012fa:	d01a      	beq.n	8001332 <HAL_DMA_Abort_IT+0x96>
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	4a1d      	ldr	r2, [pc, #116]	; (8001378 <HAL_DMA_Abort_IT+0xdc>)
 8001302:	4293      	cmp	r3, r2
 8001304:	d012      	beq.n	800132c <HAL_DMA_Abort_IT+0x90>
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	4a1c      	ldr	r2, [pc, #112]	; (800137c <HAL_DMA_Abort_IT+0xe0>)
 800130c:	4293      	cmp	r3, r2
 800130e:	d00a      	beq.n	8001326 <HAL_DMA_Abort_IT+0x8a>
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	4a1a      	ldr	r2, [pc, #104]	; (8001380 <HAL_DMA_Abort_IT+0xe4>)
 8001316:	4293      	cmp	r3, r2
 8001318:	d102      	bne.n	8001320 <HAL_DMA_Abort_IT+0x84>
 800131a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800131e:	e00e      	b.n	800133e <HAL_DMA_Abort_IT+0xa2>
 8001320:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001324:	e00b      	b.n	800133e <HAL_DMA_Abort_IT+0xa2>
 8001326:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800132a:	e008      	b.n	800133e <HAL_DMA_Abort_IT+0xa2>
 800132c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001330:	e005      	b.n	800133e <HAL_DMA_Abort_IT+0xa2>
 8001332:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001336:	e002      	b.n	800133e <HAL_DMA_Abort_IT+0xa2>
 8001338:	2310      	movs	r3, #16
 800133a:	e000      	b.n	800133e <HAL_DMA_Abort_IT+0xa2>
 800133c:	2301      	movs	r3, #1
 800133e:	4a11      	ldr	r2, [pc, #68]	; (8001384 <HAL_DMA_Abort_IT+0xe8>)
 8001340:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	2201      	movs	r2, #1
 8001346:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	2200      	movs	r2, #0
 800134e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001356:	2b00      	cmp	r3, #0
 8001358:	d003      	beq.n	8001362 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800135e:	6878      	ldr	r0, [r7, #4]
 8001360:	4798      	blx	r3
    } 
  }
  return status;
 8001362:	7bfb      	ldrb	r3, [r7, #15]
}
 8001364:	4618      	mov	r0, r3
 8001366:	3710      	adds	r7, #16
 8001368:	46bd      	mov	sp, r7
 800136a:	bd80      	pop	{r7, pc}
 800136c:	40020008 	.word	0x40020008
 8001370:	4002001c 	.word	0x4002001c
 8001374:	40020030 	.word	0x40020030
 8001378:	40020044 	.word	0x40020044
 800137c:	40020058 	.word	0x40020058
 8001380:	4002006c 	.word	0x4002006c
 8001384:	40020000 	.word	0x40020000

08001388 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001388:	b480      	push	{r7}
 800138a:	b08b      	sub	sp, #44	; 0x2c
 800138c:	af00      	add	r7, sp, #0
 800138e:	6078      	str	r0, [r7, #4]
 8001390:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001392:	2300      	movs	r3, #0
 8001394:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001396:	2300      	movs	r3, #0
 8001398:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800139a:	e127      	b.n	80015ec <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800139c:	2201      	movs	r2, #1
 800139e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013a0:	fa02 f303 	lsl.w	r3, r2, r3
 80013a4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80013a6:	683b      	ldr	r3, [r7, #0]
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	69fa      	ldr	r2, [r7, #28]
 80013ac:	4013      	ands	r3, r2
 80013ae:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80013b0:	69ba      	ldr	r2, [r7, #24]
 80013b2:	69fb      	ldr	r3, [r7, #28]
 80013b4:	429a      	cmp	r2, r3
 80013b6:	f040 8116 	bne.w	80015e6 <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80013ba:	683b      	ldr	r3, [r7, #0]
 80013bc:	685b      	ldr	r3, [r3, #4]
 80013be:	2b12      	cmp	r3, #18
 80013c0:	d034      	beq.n	800142c <HAL_GPIO_Init+0xa4>
 80013c2:	2b12      	cmp	r3, #18
 80013c4:	d80d      	bhi.n	80013e2 <HAL_GPIO_Init+0x5a>
 80013c6:	2b02      	cmp	r3, #2
 80013c8:	d02b      	beq.n	8001422 <HAL_GPIO_Init+0x9a>
 80013ca:	2b02      	cmp	r3, #2
 80013cc:	d804      	bhi.n	80013d8 <HAL_GPIO_Init+0x50>
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d031      	beq.n	8001436 <HAL_GPIO_Init+0xae>
 80013d2:	2b01      	cmp	r3, #1
 80013d4:	d01c      	beq.n	8001410 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80013d6:	e048      	b.n	800146a <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80013d8:	2b03      	cmp	r3, #3
 80013da:	d043      	beq.n	8001464 <HAL_GPIO_Init+0xdc>
 80013dc:	2b11      	cmp	r3, #17
 80013de:	d01b      	beq.n	8001418 <HAL_GPIO_Init+0x90>
          break;
 80013e0:	e043      	b.n	800146a <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80013e2:	4a89      	ldr	r2, [pc, #548]	; (8001608 <HAL_GPIO_Init+0x280>)
 80013e4:	4293      	cmp	r3, r2
 80013e6:	d026      	beq.n	8001436 <HAL_GPIO_Init+0xae>
 80013e8:	4a87      	ldr	r2, [pc, #540]	; (8001608 <HAL_GPIO_Init+0x280>)
 80013ea:	4293      	cmp	r3, r2
 80013ec:	d806      	bhi.n	80013fc <HAL_GPIO_Init+0x74>
 80013ee:	4a87      	ldr	r2, [pc, #540]	; (800160c <HAL_GPIO_Init+0x284>)
 80013f0:	4293      	cmp	r3, r2
 80013f2:	d020      	beq.n	8001436 <HAL_GPIO_Init+0xae>
 80013f4:	4a86      	ldr	r2, [pc, #536]	; (8001610 <HAL_GPIO_Init+0x288>)
 80013f6:	4293      	cmp	r3, r2
 80013f8:	d01d      	beq.n	8001436 <HAL_GPIO_Init+0xae>
          break;
 80013fa:	e036      	b.n	800146a <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80013fc:	4a85      	ldr	r2, [pc, #532]	; (8001614 <HAL_GPIO_Init+0x28c>)
 80013fe:	4293      	cmp	r3, r2
 8001400:	d019      	beq.n	8001436 <HAL_GPIO_Init+0xae>
 8001402:	4a85      	ldr	r2, [pc, #532]	; (8001618 <HAL_GPIO_Init+0x290>)
 8001404:	4293      	cmp	r3, r2
 8001406:	d016      	beq.n	8001436 <HAL_GPIO_Init+0xae>
 8001408:	4a84      	ldr	r2, [pc, #528]	; (800161c <HAL_GPIO_Init+0x294>)
 800140a:	4293      	cmp	r3, r2
 800140c:	d013      	beq.n	8001436 <HAL_GPIO_Init+0xae>
          break;
 800140e:	e02c      	b.n	800146a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001410:	683b      	ldr	r3, [r7, #0]
 8001412:	68db      	ldr	r3, [r3, #12]
 8001414:	623b      	str	r3, [r7, #32]
          break;
 8001416:	e028      	b.n	800146a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001418:	683b      	ldr	r3, [r7, #0]
 800141a:	68db      	ldr	r3, [r3, #12]
 800141c:	3304      	adds	r3, #4
 800141e:	623b      	str	r3, [r7, #32]
          break;
 8001420:	e023      	b.n	800146a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001422:	683b      	ldr	r3, [r7, #0]
 8001424:	68db      	ldr	r3, [r3, #12]
 8001426:	3308      	adds	r3, #8
 8001428:	623b      	str	r3, [r7, #32]
          break;
 800142a:	e01e      	b.n	800146a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800142c:	683b      	ldr	r3, [r7, #0]
 800142e:	68db      	ldr	r3, [r3, #12]
 8001430:	330c      	adds	r3, #12
 8001432:	623b      	str	r3, [r7, #32]
          break;
 8001434:	e019      	b.n	800146a <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001436:	683b      	ldr	r3, [r7, #0]
 8001438:	689b      	ldr	r3, [r3, #8]
 800143a:	2b00      	cmp	r3, #0
 800143c:	d102      	bne.n	8001444 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800143e:	2304      	movs	r3, #4
 8001440:	623b      	str	r3, [r7, #32]
          break;
 8001442:	e012      	b.n	800146a <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001444:	683b      	ldr	r3, [r7, #0]
 8001446:	689b      	ldr	r3, [r3, #8]
 8001448:	2b01      	cmp	r3, #1
 800144a:	d105      	bne.n	8001458 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800144c:	2308      	movs	r3, #8
 800144e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	69fa      	ldr	r2, [r7, #28]
 8001454:	611a      	str	r2, [r3, #16]
          break;
 8001456:	e008      	b.n	800146a <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001458:	2308      	movs	r3, #8
 800145a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	69fa      	ldr	r2, [r7, #28]
 8001460:	615a      	str	r2, [r3, #20]
          break;
 8001462:	e002      	b.n	800146a <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001464:	2300      	movs	r3, #0
 8001466:	623b      	str	r3, [r7, #32]
          break;
 8001468:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800146a:	69bb      	ldr	r3, [r7, #24]
 800146c:	2bff      	cmp	r3, #255	; 0xff
 800146e:	d801      	bhi.n	8001474 <HAL_GPIO_Init+0xec>
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	e001      	b.n	8001478 <HAL_GPIO_Init+0xf0>
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	3304      	adds	r3, #4
 8001478:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800147a:	69bb      	ldr	r3, [r7, #24]
 800147c:	2bff      	cmp	r3, #255	; 0xff
 800147e:	d802      	bhi.n	8001486 <HAL_GPIO_Init+0xfe>
 8001480:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001482:	009b      	lsls	r3, r3, #2
 8001484:	e002      	b.n	800148c <HAL_GPIO_Init+0x104>
 8001486:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001488:	3b08      	subs	r3, #8
 800148a:	009b      	lsls	r3, r3, #2
 800148c:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800148e:	697b      	ldr	r3, [r7, #20]
 8001490:	681a      	ldr	r2, [r3, #0]
 8001492:	210f      	movs	r1, #15
 8001494:	693b      	ldr	r3, [r7, #16]
 8001496:	fa01 f303 	lsl.w	r3, r1, r3
 800149a:	43db      	mvns	r3, r3
 800149c:	401a      	ands	r2, r3
 800149e:	6a39      	ldr	r1, [r7, #32]
 80014a0:	693b      	ldr	r3, [r7, #16]
 80014a2:	fa01 f303 	lsl.w	r3, r1, r3
 80014a6:	431a      	orrs	r2, r3
 80014a8:	697b      	ldr	r3, [r7, #20]
 80014aa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80014ac:	683b      	ldr	r3, [r7, #0]
 80014ae:	685b      	ldr	r3, [r3, #4]
 80014b0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	f000 8096 	beq.w	80015e6 <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80014ba:	4b59      	ldr	r3, [pc, #356]	; (8001620 <HAL_GPIO_Init+0x298>)
 80014bc:	699b      	ldr	r3, [r3, #24]
 80014be:	4a58      	ldr	r2, [pc, #352]	; (8001620 <HAL_GPIO_Init+0x298>)
 80014c0:	f043 0301 	orr.w	r3, r3, #1
 80014c4:	6193      	str	r3, [r2, #24]
 80014c6:	4b56      	ldr	r3, [pc, #344]	; (8001620 <HAL_GPIO_Init+0x298>)
 80014c8:	699b      	ldr	r3, [r3, #24]
 80014ca:	f003 0301 	and.w	r3, r3, #1
 80014ce:	60bb      	str	r3, [r7, #8]
 80014d0:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80014d2:	4a54      	ldr	r2, [pc, #336]	; (8001624 <HAL_GPIO_Init+0x29c>)
 80014d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014d6:	089b      	lsrs	r3, r3, #2
 80014d8:	3302      	adds	r3, #2
 80014da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80014de:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80014e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014e2:	f003 0303 	and.w	r3, r3, #3
 80014e6:	009b      	lsls	r3, r3, #2
 80014e8:	220f      	movs	r2, #15
 80014ea:	fa02 f303 	lsl.w	r3, r2, r3
 80014ee:	43db      	mvns	r3, r3
 80014f0:	68fa      	ldr	r2, [r7, #12]
 80014f2:	4013      	ands	r3, r2
 80014f4:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	4a4b      	ldr	r2, [pc, #300]	; (8001628 <HAL_GPIO_Init+0x2a0>)
 80014fa:	4293      	cmp	r3, r2
 80014fc:	d013      	beq.n	8001526 <HAL_GPIO_Init+0x19e>
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	4a4a      	ldr	r2, [pc, #296]	; (800162c <HAL_GPIO_Init+0x2a4>)
 8001502:	4293      	cmp	r3, r2
 8001504:	d00d      	beq.n	8001522 <HAL_GPIO_Init+0x19a>
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	4a49      	ldr	r2, [pc, #292]	; (8001630 <HAL_GPIO_Init+0x2a8>)
 800150a:	4293      	cmp	r3, r2
 800150c:	d007      	beq.n	800151e <HAL_GPIO_Init+0x196>
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	4a48      	ldr	r2, [pc, #288]	; (8001634 <HAL_GPIO_Init+0x2ac>)
 8001512:	4293      	cmp	r3, r2
 8001514:	d101      	bne.n	800151a <HAL_GPIO_Init+0x192>
 8001516:	2303      	movs	r3, #3
 8001518:	e006      	b.n	8001528 <HAL_GPIO_Init+0x1a0>
 800151a:	2304      	movs	r3, #4
 800151c:	e004      	b.n	8001528 <HAL_GPIO_Init+0x1a0>
 800151e:	2302      	movs	r3, #2
 8001520:	e002      	b.n	8001528 <HAL_GPIO_Init+0x1a0>
 8001522:	2301      	movs	r3, #1
 8001524:	e000      	b.n	8001528 <HAL_GPIO_Init+0x1a0>
 8001526:	2300      	movs	r3, #0
 8001528:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800152a:	f002 0203 	and.w	r2, r2, #3
 800152e:	0092      	lsls	r2, r2, #2
 8001530:	4093      	lsls	r3, r2
 8001532:	68fa      	ldr	r2, [r7, #12]
 8001534:	4313      	orrs	r3, r2
 8001536:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001538:	493a      	ldr	r1, [pc, #232]	; (8001624 <HAL_GPIO_Init+0x29c>)
 800153a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800153c:	089b      	lsrs	r3, r3, #2
 800153e:	3302      	adds	r3, #2
 8001540:	68fa      	ldr	r2, [r7, #12]
 8001542:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001546:	683b      	ldr	r3, [r7, #0]
 8001548:	685b      	ldr	r3, [r3, #4]
 800154a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800154e:	2b00      	cmp	r3, #0
 8001550:	d006      	beq.n	8001560 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001552:	4b39      	ldr	r3, [pc, #228]	; (8001638 <HAL_GPIO_Init+0x2b0>)
 8001554:	681a      	ldr	r2, [r3, #0]
 8001556:	4938      	ldr	r1, [pc, #224]	; (8001638 <HAL_GPIO_Init+0x2b0>)
 8001558:	69bb      	ldr	r3, [r7, #24]
 800155a:	4313      	orrs	r3, r2
 800155c:	600b      	str	r3, [r1, #0]
 800155e:	e006      	b.n	800156e <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001560:	4b35      	ldr	r3, [pc, #212]	; (8001638 <HAL_GPIO_Init+0x2b0>)
 8001562:	681a      	ldr	r2, [r3, #0]
 8001564:	69bb      	ldr	r3, [r7, #24]
 8001566:	43db      	mvns	r3, r3
 8001568:	4933      	ldr	r1, [pc, #204]	; (8001638 <HAL_GPIO_Init+0x2b0>)
 800156a:	4013      	ands	r3, r2
 800156c:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800156e:	683b      	ldr	r3, [r7, #0]
 8001570:	685b      	ldr	r3, [r3, #4]
 8001572:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001576:	2b00      	cmp	r3, #0
 8001578:	d006      	beq.n	8001588 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800157a:	4b2f      	ldr	r3, [pc, #188]	; (8001638 <HAL_GPIO_Init+0x2b0>)
 800157c:	685a      	ldr	r2, [r3, #4]
 800157e:	492e      	ldr	r1, [pc, #184]	; (8001638 <HAL_GPIO_Init+0x2b0>)
 8001580:	69bb      	ldr	r3, [r7, #24]
 8001582:	4313      	orrs	r3, r2
 8001584:	604b      	str	r3, [r1, #4]
 8001586:	e006      	b.n	8001596 <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001588:	4b2b      	ldr	r3, [pc, #172]	; (8001638 <HAL_GPIO_Init+0x2b0>)
 800158a:	685a      	ldr	r2, [r3, #4]
 800158c:	69bb      	ldr	r3, [r7, #24]
 800158e:	43db      	mvns	r3, r3
 8001590:	4929      	ldr	r1, [pc, #164]	; (8001638 <HAL_GPIO_Init+0x2b0>)
 8001592:	4013      	ands	r3, r2
 8001594:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001596:	683b      	ldr	r3, [r7, #0]
 8001598:	685b      	ldr	r3, [r3, #4]
 800159a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d006      	beq.n	80015b0 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80015a2:	4b25      	ldr	r3, [pc, #148]	; (8001638 <HAL_GPIO_Init+0x2b0>)
 80015a4:	689a      	ldr	r2, [r3, #8]
 80015a6:	4924      	ldr	r1, [pc, #144]	; (8001638 <HAL_GPIO_Init+0x2b0>)
 80015a8:	69bb      	ldr	r3, [r7, #24]
 80015aa:	4313      	orrs	r3, r2
 80015ac:	608b      	str	r3, [r1, #8]
 80015ae:	e006      	b.n	80015be <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80015b0:	4b21      	ldr	r3, [pc, #132]	; (8001638 <HAL_GPIO_Init+0x2b0>)
 80015b2:	689a      	ldr	r2, [r3, #8]
 80015b4:	69bb      	ldr	r3, [r7, #24]
 80015b6:	43db      	mvns	r3, r3
 80015b8:	491f      	ldr	r1, [pc, #124]	; (8001638 <HAL_GPIO_Init+0x2b0>)
 80015ba:	4013      	ands	r3, r2
 80015bc:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80015be:	683b      	ldr	r3, [r7, #0]
 80015c0:	685b      	ldr	r3, [r3, #4]
 80015c2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d006      	beq.n	80015d8 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80015ca:	4b1b      	ldr	r3, [pc, #108]	; (8001638 <HAL_GPIO_Init+0x2b0>)
 80015cc:	68da      	ldr	r2, [r3, #12]
 80015ce:	491a      	ldr	r1, [pc, #104]	; (8001638 <HAL_GPIO_Init+0x2b0>)
 80015d0:	69bb      	ldr	r3, [r7, #24]
 80015d2:	4313      	orrs	r3, r2
 80015d4:	60cb      	str	r3, [r1, #12]
 80015d6:	e006      	b.n	80015e6 <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80015d8:	4b17      	ldr	r3, [pc, #92]	; (8001638 <HAL_GPIO_Init+0x2b0>)
 80015da:	68da      	ldr	r2, [r3, #12]
 80015dc:	69bb      	ldr	r3, [r7, #24]
 80015de:	43db      	mvns	r3, r3
 80015e0:	4915      	ldr	r1, [pc, #84]	; (8001638 <HAL_GPIO_Init+0x2b0>)
 80015e2:	4013      	ands	r3, r2
 80015e4:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80015e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015e8:	3301      	adds	r3, #1
 80015ea:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80015ec:	683b      	ldr	r3, [r7, #0]
 80015ee:	681a      	ldr	r2, [r3, #0]
 80015f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015f2:	fa22 f303 	lsr.w	r3, r2, r3
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	f47f aed0 	bne.w	800139c <HAL_GPIO_Init+0x14>
  }
}
 80015fc:	bf00      	nop
 80015fe:	372c      	adds	r7, #44	; 0x2c
 8001600:	46bd      	mov	sp, r7
 8001602:	bc80      	pop	{r7}
 8001604:	4770      	bx	lr
 8001606:	bf00      	nop
 8001608:	10210000 	.word	0x10210000
 800160c:	10110000 	.word	0x10110000
 8001610:	10120000 	.word	0x10120000
 8001614:	10310000 	.word	0x10310000
 8001618:	10320000 	.word	0x10320000
 800161c:	10220000 	.word	0x10220000
 8001620:	40021000 	.word	0x40021000
 8001624:	40010000 	.word	0x40010000
 8001628:	40010800 	.word	0x40010800
 800162c:	40010c00 	.word	0x40010c00
 8001630:	40011000 	.word	0x40011000
 8001634:	40011400 	.word	0x40011400
 8001638:	40010400 	.word	0x40010400

0800163c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800163c:	b480      	push	{r7}
 800163e:	b083      	sub	sp, #12
 8001640:	af00      	add	r7, sp, #0
 8001642:	6078      	str	r0, [r7, #4]
 8001644:	460b      	mov	r3, r1
 8001646:	807b      	strh	r3, [r7, #2]
 8001648:	4613      	mov	r3, r2
 800164a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800164c:	787b      	ldrb	r3, [r7, #1]
 800164e:	2b00      	cmp	r3, #0
 8001650:	d003      	beq.n	800165a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001652:	887a      	ldrh	r2, [r7, #2]
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001658:	e003      	b.n	8001662 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800165a:	887b      	ldrh	r3, [r7, #2]
 800165c:	041a      	lsls	r2, r3, #16
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	611a      	str	r2, [r3, #16]
}
 8001662:	bf00      	nop
 8001664:	370c      	adds	r7, #12
 8001666:	46bd      	mov	sp, r7
 8001668:	bc80      	pop	{r7}
 800166a:	4770      	bx	lr

0800166c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800166c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800166e:	b08b      	sub	sp, #44	; 0x2c
 8001670:	af06      	add	r7, sp, #24
 8001672:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	2b00      	cmp	r3, #0
 8001678:	d101      	bne.n	800167e <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800167a:	2301      	movs	r3, #1
 800167c:	e0d3      	b.n	8001826 <HAL_PCD_Init+0x1ba>

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	f893 3229 	ldrb.w	r3, [r3, #553]	; 0x229
 8001684:	b2db      	uxtb	r3, r3
 8001686:	2b00      	cmp	r3, #0
 8001688:	d106      	bne.n	8001698 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	2200      	movs	r2, #0
 800168e:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001692:	6878      	ldr	r0, [r7, #4]
 8001694:	f005 fa9e 	bl	8006bd4 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	2203      	movs	r2, #3
 800169c:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
    hpcd->Init.dma_enable = 0U;
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	4618      	mov	r0, r3
 80016a6:	f002 fc02 	bl	8003eae <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	603b      	str	r3, [r7, #0]
 80016b0:	687e      	ldr	r6, [r7, #4]
 80016b2:	466d      	mov	r5, sp
 80016b4:	f106 0410 	add.w	r4, r6, #16
 80016b8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80016ba:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80016bc:	6823      	ldr	r3, [r4, #0]
 80016be:	602b      	str	r3, [r5, #0]
 80016c0:	1d33      	adds	r3, r6, #4
 80016c2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80016c4:	6838      	ldr	r0, [r7, #0]
 80016c6:	f002 fbcb 	bl	8003e60 <USB_CoreInit>
 80016ca:	4603      	mov	r3, r0
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d005      	beq.n	80016dc <HAL_PCD_Init+0x70>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	2202      	movs	r2, #2
 80016d4:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
    return HAL_ERROR;
 80016d8:	2301      	movs	r3, #1
 80016da:	e0a4      	b.n	8001826 <HAL_PCD_Init+0x1ba>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	2100      	movs	r1, #0
 80016e2:	4618      	mov	r0, r3
 80016e4:	f002 fbff 	bl	8003ee6 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80016e8:	2300      	movs	r3, #0
 80016ea:	73fb      	strb	r3, [r7, #15]
 80016ec:	e035      	b.n	800175a <HAL_PCD_Init+0xee>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80016ee:	7bfb      	ldrb	r3, [r7, #15]
 80016f0:	687a      	ldr	r2, [r7, #4]
 80016f2:	015b      	lsls	r3, r3, #5
 80016f4:	4413      	add	r3, r2
 80016f6:	3329      	adds	r3, #41	; 0x29
 80016f8:	2201      	movs	r2, #1
 80016fa:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80016fc:	7bfb      	ldrb	r3, [r7, #15]
 80016fe:	687a      	ldr	r2, [r7, #4]
 8001700:	015b      	lsls	r3, r3, #5
 8001702:	4413      	add	r3, r2
 8001704:	3328      	adds	r3, #40	; 0x28
 8001706:	7bfa      	ldrb	r2, [r7, #15]
 8001708:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800170a:	7bfb      	ldrb	r3, [r7, #15]
 800170c:	7bfa      	ldrb	r2, [r7, #15]
 800170e:	b291      	uxth	r1, r2
 8001710:	687a      	ldr	r2, [r7, #4]
 8001712:	015b      	lsls	r3, r3, #5
 8001714:	4413      	add	r3, r2
 8001716:	3336      	adds	r3, #54	; 0x36
 8001718:	460a      	mov	r2, r1
 800171a:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800171c:	7bfb      	ldrb	r3, [r7, #15]
 800171e:	687a      	ldr	r2, [r7, #4]
 8001720:	015b      	lsls	r3, r3, #5
 8001722:	4413      	add	r3, r2
 8001724:	332b      	adds	r3, #43	; 0x2b
 8001726:	2200      	movs	r2, #0
 8001728:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800172a:	7bfb      	ldrb	r3, [r7, #15]
 800172c:	687a      	ldr	r2, [r7, #4]
 800172e:	015b      	lsls	r3, r3, #5
 8001730:	4413      	add	r3, r2
 8001732:	3338      	adds	r3, #56	; 0x38
 8001734:	2200      	movs	r2, #0
 8001736:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001738:	7bfb      	ldrb	r3, [r7, #15]
 800173a:	687a      	ldr	r2, [r7, #4]
 800173c:	015b      	lsls	r3, r3, #5
 800173e:	4413      	add	r3, r2
 8001740:	333c      	adds	r3, #60	; 0x3c
 8001742:	2200      	movs	r2, #0
 8001744:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001746:	7bfb      	ldrb	r3, [r7, #15]
 8001748:	687a      	ldr	r2, [r7, #4]
 800174a:	3302      	adds	r3, #2
 800174c:	015b      	lsls	r3, r3, #5
 800174e:	4413      	add	r3, r2
 8001750:	2200      	movs	r2, #0
 8001752:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001754:	7bfb      	ldrb	r3, [r7, #15]
 8001756:	3301      	adds	r3, #1
 8001758:	73fb      	strb	r3, [r7, #15]
 800175a:	7bfa      	ldrb	r2, [r7, #15]
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	685b      	ldr	r3, [r3, #4]
 8001760:	429a      	cmp	r2, r3
 8001762:	d3c4      	bcc.n	80016ee <HAL_PCD_Init+0x82>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001764:	2300      	movs	r3, #0
 8001766:	73fb      	strb	r3, [r7, #15]
 8001768:	e031      	b.n	80017ce <HAL_PCD_Init+0x162>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800176a:	7bfb      	ldrb	r3, [r7, #15]
 800176c:	687a      	ldr	r2, [r7, #4]
 800176e:	015b      	lsls	r3, r3, #5
 8001770:	4413      	add	r3, r2
 8001772:	f203 1329 	addw	r3, r3, #297	; 0x129
 8001776:	2200      	movs	r2, #0
 8001778:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800177a:	7bfb      	ldrb	r3, [r7, #15]
 800177c:	687a      	ldr	r2, [r7, #4]
 800177e:	015b      	lsls	r3, r3, #5
 8001780:	4413      	add	r3, r2
 8001782:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001786:	7bfa      	ldrb	r2, [r7, #15]
 8001788:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800178a:	7bfb      	ldrb	r3, [r7, #15]
 800178c:	687a      	ldr	r2, [r7, #4]
 800178e:	015b      	lsls	r3, r3, #5
 8001790:	4413      	add	r3, r2
 8001792:	f203 132b 	addw	r3, r3, #299	; 0x12b
 8001796:	2200      	movs	r2, #0
 8001798:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800179a:	7bfb      	ldrb	r3, [r7, #15]
 800179c:	687a      	ldr	r2, [r7, #4]
 800179e:	015b      	lsls	r3, r3, #5
 80017a0:	4413      	add	r3, r2
 80017a2:	f503 739c 	add.w	r3, r3, #312	; 0x138
 80017a6:	2200      	movs	r2, #0
 80017a8:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80017aa:	7bfb      	ldrb	r3, [r7, #15]
 80017ac:	687a      	ldr	r2, [r7, #4]
 80017ae:	015b      	lsls	r3, r3, #5
 80017b0:	4413      	add	r3, r2
 80017b2:	f503 739e 	add.w	r3, r3, #316	; 0x13c
 80017b6:	2200      	movs	r2, #0
 80017b8:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80017ba:	7bfb      	ldrb	r3, [r7, #15]
 80017bc:	687a      	ldr	r2, [r7, #4]
 80017be:	330a      	adds	r3, #10
 80017c0:	015b      	lsls	r3, r3, #5
 80017c2:	4413      	add	r3, r2
 80017c4:	2200      	movs	r2, #0
 80017c6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80017c8:	7bfb      	ldrb	r3, [r7, #15]
 80017ca:	3301      	adds	r3, #1
 80017cc:	73fb      	strb	r3, [r7, #15]
 80017ce:	7bfa      	ldrb	r2, [r7, #15]
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	685b      	ldr	r3, [r3, #4]
 80017d4:	429a      	cmp	r2, r3
 80017d6:	d3c8      	bcc.n	800176a <HAL_PCD_Init+0xfe>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	603b      	str	r3, [r7, #0]
 80017de:	687e      	ldr	r6, [r7, #4]
 80017e0:	466d      	mov	r5, sp
 80017e2:	f106 0410 	add.w	r4, r6, #16
 80017e6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80017e8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80017ea:	6823      	ldr	r3, [r4, #0]
 80017ec:	602b      	str	r3, [r5, #0]
 80017ee:	1d33      	adds	r3, r6, #4
 80017f0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80017f2:	6838      	ldr	r0, [r7, #0]
 80017f4:	f002 fb83 	bl	8003efe <USB_DevInit>
 80017f8:	4603      	mov	r3, r0
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d005      	beq.n	800180a <HAL_PCD_Init+0x19e>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	2202      	movs	r2, #2
 8001802:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
    return HAL_ERROR;
 8001806:	2301      	movs	r3, #1
 8001808:	e00d      	b.n	8001826 <HAL_PCD_Init+0x1ba>
  }

  hpcd->USB_Address = 0U;
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	2200      	movs	r2, #0
 800180e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	2201      	movs	r2, #1
 8001816:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
  (void)USB_DevDisconnect(hpcd->Instance);
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	4618      	mov	r0, r3
 8001820:	f003 fbc1 	bl	8004fa6 <USB_DevDisconnect>

  return HAL_OK;
 8001824:	2300      	movs	r3, #0
}
 8001826:	4618      	mov	r0, r3
 8001828:	3714      	adds	r7, #20
 800182a:	46bd      	mov	sp, r7
 800182c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800182e <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800182e:	b580      	push	{r7, lr}
 8001830:	b082      	sub	sp, #8
 8001832:	af00      	add	r7, sp, #0
 8001834:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 800183c:	2b01      	cmp	r3, #1
 800183e:	d101      	bne.n	8001844 <HAL_PCD_Start+0x16>
 8001840:	2302      	movs	r3, #2
 8001842:	e016      	b.n	8001872 <HAL_PCD_Start+0x44>
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	2201      	movs	r2, #1
 8001848:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
#if defined (USB)
  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 800184c:	2101      	movs	r1, #1
 800184e:	6878      	ldr	r0, [r7, #4]
 8001850:	f005 fc27 	bl	80070a2 <HAL_PCDEx_SetConnectionState>
#endif /* defined (USB) */
  (void)USB_DevConnect(hpcd->Instance);
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	4618      	mov	r0, r3
 800185a:	f003 fb9a 	bl	8004f92 <USB_DevConnect>
  __HAL_PCD_ENABLE(hpcd);
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	4618      	mov	r0, r3
 8001864:	f002 fb0c 	bl	8003e80 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hpcd);
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	2200      	movs	r2, #0
 800186c:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  return HAL_OK;
 8001870:	2300      	movs	r3, #0
}
 8001872:	4618      	mov	r0, r3
 8001874:	3708      	adds	r7, #8
 8001876:	46bd      	mov	sp, r7
 8001878:	bd80      	pop	{r7, pc}

0800187a <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800187a:	b580      	push	{r7, lr}
 800187c:	b082      	sub	sp, #8
 800187e:	af00      	add	r7, sp, #0
 8001880:	6078      	str	r0, [r7, #4]
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_CTR))
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	4618      	mov	r0, r3
 8001888:	f003 fb97 	bl	8004fba <USB_ReadInterrupts>
 800188c:	4603      	mov	r3, r0
 800188e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001892:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001896:	d102      	bne.n	800189e <HAL_PCD_IRQHandler+0x24>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8001898:	6878      	ldr	r0, [r7, #4]
 800189a:	f000 faf3 	bl	8001e84 <PCD_EP_ISR_Handler>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_RESET))
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	4618      	mov	r0, r3
 80018a4:	f003 fb89 	bl	8004fba <USB_ReadInterrupts>
 80018a8:	4603      	mov	r3, r0
 80018aa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80018ae:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80018b2:	d112      	bne.n	80018da <HAL_PCD_IRQHandler+0x60>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80018bc:	b29a      	uxth	r2, r3
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80018c6:	b292      	uxth	r2, r2
 80018c8:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 80018cc:	6878      	ldr	r0, [r7, #4]
 80018ce:	f005 f9f6 	bl	8006cbe <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 80018d2:	2100      	movs	r1, #0
 80018d4:	6878      	ldr	r0, [r7, #4]
 80018d6:	f000 f8de 	bl	8001a96 <HAL_PCD_SetAddress>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_PMAOVR))
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	4618      	mov	r0, r3
 80018e0:	f003 fb6b 	bl	8004fba <USB_ReadInterrupts>
 80018e4:	4603      	mov	r3, r0
 80018e6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80018ea:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80018ee:	d10b      	bne.n	8001908 <HAL_PCD_IRQHandler+0x8e>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80018f8:	b29a      	uxth	r2, r3
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8001902:	b292      	uxth	r2, r2
 8001904:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ERR))
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	4618      	mov	r0, r3
 800190e:	f003 fb54 	bl	8004fba <USB_ReadInterrupts>
 8001912:	4603      	mov	r3, r0
 8001914:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001918:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800191c:	d10b      	bne.n	8001936 <HAL_PCD_IRQHandler+0xbc>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001926:	b29a      	uxth	r2, r3
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001930:	b292      	uxth	r2, r2
 8001932:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP))
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	4618      	mov	r0, r3
 800193c:	f003 fb3d 	bl	8004fba <USB_ReadInterrupts>
 8001940:	4603      	mov	r3, r0
 8001942:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001946:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800194a:	d126      	bne.n	800199a <HAL_PCD_IRQHandler+0x120>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LP_MODE);
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8001954:	b29a      	uxth	r2, r3
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	f022 0204 	bic.w	r2, r2, #4
 800195e:	b292      	uxth	r2, r2
 8001960:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800196c:	b29a      	uxth	r2, r3
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	f022 0208 	bic.w	r2, r2, #8
 8001976:	b292      	uxth	r2, r2
 8001978:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 800197c:	6878      	ldr	r0, [r7, #4]
 800197e:	f005 f9d7 	bl	8006d30 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800198a:	b29a      	uxth	r2, r3
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8001994:	b292      	uxth	r2, r2
 8001996:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SUSP))
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	4618      	mov	r0, r3
 80019a0:	f003 fb0b 	bl	8004fba <USB_ReadInterrupts>
 80019a4:	4603      	mov	r3, r0
 80019a6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80019aa:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80019ae:	d13d      	bne.n	8001a2c <HAL_PCD_IRQHandler+0x1b2>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= USB_CNTR_FSUSP;
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80019b8:	b29a      	uxth	r2, r3
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	f042 0208 	orr.w	r2, r2, #8
 80019c2:	b292      	uxth	r2, r2
 80019c4:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80019d0:	b29a      	uxth	r2, r3
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80019da:	b292      	uxth	r2, r2
 80019dc:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    hpcd->Instance->CNTR |= USB_CNTR_LP_MODE;
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80019e8:	b29a      	uxth	r2, r3
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	f042 0204 	orr.w	r2, r2, #4
 80019f2:	b292      	uxth	r2, r2
 80019f4:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* WA: Clear Wakeup flag if raised with suspend signal */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP))
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	4618      	mov	r0, r3
 80019fe:	f003 fadc 	bl	8004fba <USB_ReadInterrupts>
 8001a02:	4603      	mov	r3, r0
 8001a04:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001a08:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001a0c:	d10b      	bne.n	8001a26 <HAL_PCD_IRQHandler+0x1ac>
    {
       __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001a16:	b29a      	uxth	r2, r3
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8001a20:	b292      	uxth	r2, r2
 8001a22:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8001a26:	6878      	ldr	r0, [r7, #4]
 8001a28:	f005 f968 	bl	8006cfc <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SOF))
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	4618      	mov	r0, r3
 8001a32:	f003 fac2 	bl	8004fba <USB_ReadInterrupts>
 8001a36:	4603      	mov	r3, r0
 8001a38:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001a3c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001a40:	d10e      	bne.n	8001a60 <HAL_PCD_IRQHandler+0x1e6>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001a4a:	b29a      	uxth	r2, r3
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001a54:	b292      	uxth	r2, r2
 8001a56:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8001a5a:	6878      	ldr	r0, [r7, #4]
 8001a5c:	f005 f921 	bl	8006ca2 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ESOF))
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	4618      	mov	r0, r3
 8001a66:	f003 faa8 	bl	8004fba <USB_ReadInterrupts>
 8001a6a:	4603      	mov	r3, r0
 8001a6c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a70:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001a74:	d10b      	bne.n	8001a8e <HAL_PCD_IRQHandler+0x214>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001a7e:	b29a      	uxth	r2, r3
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001a88:	b292      	uxth	r2, r2
 8001a8a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }
}
 8001a8e:	bf00      	nop
 8001a90:	3708      	adds	r7, #8
 8001a92:	46bd      	mov	sp, r7
 8001a94:	bd80      	pop	{r7, pc}

08001a96 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8001a96:	b580      	push	{r7, lr}
 8001a98:	b082      	sub	sp, #8
 8001a9a:	af00      	add	r7, sp, #0
 8001a9c:	6078      	str	r0, [r7, #4]
 8001a9e:	460b      	mov	r3, r1
 8001aa0:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 8001aa8:	2b01      	cmp	r3, #1
 8001aaa:	d101      	bne.n	8001ab0 <HAL_PCD_SetAddress+0x1a>
 8001aac:	2302      	movs	r3, #2
 8001aae:	e013      	b.n	8001ad8 <HAL_PCD_SetAddress+0x42>
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	2201      	movs	r2, #1
 8001ab4:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  hpcd->USB_Address = address;
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	78fa      	ldrb	r2, [r7, #3]
 8001abc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	78fa      	ldrb	r2, [r7, #3]
 8001ac6:	4611      	mov	r1, r2
 8001ac8:	4618      	mov	r0, r3
 8001aca:	f003 fa4f 	bl	8004f6c <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  return HAL_OK;
 8001ad6:	2300      	movs	r3, #0
}
 8001ad8:	4618      	mov	r0, r3
 8001ada:	3708      	adds	r7, #8
 8001adc:	46bd      	mov	sp, r7
 8001ade:	bd80      	pop	{r7, pc}

08001ae0 <HAL_PCD_EP_Open>:
  * @param  ep_mps endpoint max packet size
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type)
{
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	b084      	sub	sp, #16
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	6078      	str	r0, [r7, #4]
 8001ae8:	4608      	mov	r0, r1
 8001aea:	4611      	mov	r1, r2
 8001aec:	461a      	mov	r2, r3
 8001aee:	4603      	mov	r3, r0
 8001af0:	70fb      	strb	r3, [r7, #3]
 8001af2:	460b      	mov	r3, r1
 8001af4:	803b      	strh	r3, [r7, #0]
 8001af6:	4613      	mov	r3, r2
 8001af8:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8001afa:	2300      	movs	r3, #0
 8001afc:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001afe:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	da0b      	bge.n	8001b1e <HAL_PCD_EP_Open+0x3e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001b06:	78fb      	ldrb	r3, [r7, #3]
 8001b08:	f003 0307 	and.w	r3, r3, #7
 8001b0c:	015b      	lsls	r3, r3, #5
 8001b0e:	3328      	adds	r3, #40	; 0x28
 8001b10:	687a      	ldr	r2, [r7, #4]
 8001b12:	4413      	add	r3, r2
 8001b14:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	2201      	movs	r2, #1
 8001b1a:	705a      	strb	r2, [r3, #1]
 8001b1c:	e00b      	b.n	8001b36 <HAL_PCD_EP_Open+0x56>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001b1e:	78fb      	ldrb	r3, [r7, #3]
 8001b20:	f003 0307 	and.w	r3, r3, #7
 8001b24:	015b      	lsls	r3, r3, #5
 8001b26:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001b2a:	687a      	ldr	r2, [r7, #4]
 8001b2c:	4413      	add	r3, r2
 8001b2e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001b30:	68fb      	ldr	r3, [r7, #12]
 8001b32:	2200      	movs	r2, #0
 8001b34:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8001b36:	78fb      	ldrb	r3, [r7, #3]
 8001b38:	f003 0307 	and.w	r3, r3, #7
 8001b3c:	b2da      	uxtb	r2, r3
 8001b3e:	68fb      	ldr	r3, [r7, #12]
 8001b40:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8001b42:	883a      	ldrh	r2, [r7, #0]
 8001b44:	68fb      	ldr	r3, [r7, #12]
 8001b46:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	78ba      	ldrb	r2, [r7, #2]
 8001b4c:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8001b4e:	68fb      	ldr	r3, [r7, #12]
 8001b50:	785b      	ldrb	r3, [r3, #1]
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d004      	beq.n	8001b60 <HAL_PCD_EP_Open+0x80>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8001b56:	68fb      	ldr	r3, [r7, #12]
 8001b58:	781b      	ldrb	r3, [r3, #0]
 8001b5a:	b29a      	uxth	r2, r3
 8001b5c:	68fb      	ldr	r3, [r7, #12]
 8001b5e:	81da      	strh	r2, [r3, #14]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8001b60:	78bb      	ldrb	r3, [r7, #2]
 8001b62:	2b02      	cmp	r3, #2
 8001b64:	d102      	bne.n	8001b6c <HAL_PCD_EP_Open+0x8c>
  {
    ep->data_pid_start = 0U;
 8001b66:	68fb      	ldr	r3, [r7, #12]
 8001b68:	2200      	movs	r2, #0
 8001b6a:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 8001b72:	2b01      	cmp	r3, #1
 8001b74:	d101      	bne.n	8001b7a <HAL_PCD_EP_Open+0x9a>
 8001b76:	2302      	movs	r3, #2
 8001b78:	e00e      	b.n	8001b98 <HAL_PCD_EP_Open+0xb8>
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	2201      	movs	r2, #1
 8001b7e:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	68f9      	ldr	r1, [r7, #12]
 8001b88:	4618      	mov	r0, r3
 8001b8a:	f002 f9dd 	bl	8003f48 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	2200      	movs	r2, #0
 8001b92:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  return ret;
 8001b96:	7afb      	ldrb	r3, [r7, #11]
}
 8001b98:	4618      	mov	r0, r3
 8001b9a:	3710      	adds	r7, #16
 8001b9c:	46bd      	mov	sp, r7
 8001b9e:	bd80      	pop	{r7, pc}

08001ba0 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	b084      	sub	sp, #16
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	6078      	str	r0, [r7, #4]
 8001ba8:	460b      	mov	r3, r1
 8001baa:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001bac:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	da0b      	bge.n	8001bcc <HAL_PCD_EP_Close+0x2c>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001bb4:	78fb      	ldrb	r3, [r7, #3]
 8001bb6:	f003 0307 	and.w	r3, r3, #7
 8001bba:	015b      	lsls	r3, r3, #5
 8001bbc:	3328      	adds	r3, #40	; 0x28
 8001bbe:	687a      	ldr	r2, [r7, #4]
 8001bc0:	4413      	add	r3, r2
 8001bc2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001bc4:	68fb      	ldr	r3, [r7, #12]
 8001bc6:	2201      	movs	r2, #1
 8001bc8:	705a      	strb	r2, [r3, #1]
 8001bca:	e00b      	b.n	8001be4 <HAL_PCD_EP_Close+0x44>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001bcc:	78fb      	ldrb	r3, [r7, #3]
 8001bce:	f003 0307 	and.w	r3, r3, #7
 8001bd2:	015b      	lsls	r3, r3, #5
 8001bd4:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001bd8:	687a      	ldr	r2, [r7, #4]
 8001bda:	4413      	add	r3, r2
 8001bdc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001bde:	68fb      	ldr	r3, [r7, #12]
 8001be0:	2200      	movs	r2, #0
 8001be2:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8001be4:	78fb      	ldrb	r3, [r7, #3]
 8001be6:	f003 0307 	and.w	r3, r3, #7
 8001bea:	b2da      	uxtb	r2, r3
 8001bec:	68fb      	ldr	r3, [r7, #12]
 8001bee:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 8001bf6:	2b01      	cmp	r3, #1
 8001bf8:	d101      	bne.n	8001bfe <HAL_PCD_EP_Close+0x5e>
 8001bfa:	2302      	movs	r3, #2
 8001bfc:	e00e      	b.n	8001c1c <HAL_PCD_EP_Close+0x7c>
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	2201      	movs	r2, #1
 8001c02:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	68f9      	ldr	r1, [r7, #12]
 8001c0c:	4618      	mov	r0, r3
 8001c0e:	f002 fc89 	bl	8004524 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	2200      	movs	r2, #0
 8001c16:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  return HAL_OK;
 8001c1a:	2300      	movs	r3, #0
}
 8001c1c:	4618      	mov	r0, r3
 8001c1e:	3710      	adds	r7, #16
 8001c20:	46bd      	mov	sp, r7
 8001c22:	bd80      	pop	{r7, pc}

08001c24 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8001c24:	b580      	push	{r7, lr}
 8001c26:	b086      	sub	sp, #24
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	60f8      	str	r0, [r7, #12]
 8001c2c:	607a      	str	r2, [r7, #4]
 8001c2e:	603b      	str	r3, [r7, #0]
 8001c30:	460b      	mov	r3, r1
 8001c32:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001c34:	7afb      	ldrb	r3, [r7, #11]
 8001c36:	f003 0307 	and.w	r3, r3, #7
 8001c3a:	015b      	lsls	r3, r3, #5
 8001c3c:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001c40:	68fa      	ldr	r2, [r7, #12]
 8001c42:	4413      	add	r3, r2
 8001c44:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8001c46:	697b      	ldr	r3, [r7, #20]
 8001c48:	687a      	ldr	r2, [r7, #4]
 8001c4a:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8001c4c:	697b      	ldr	r3, [r7, #20]
 8001c4e:	683a      	ldr	r2, [r7, #0]
 8001c50:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8001c52:	697b      	ldr	r3, [r7, #20]
 8001c54:	2200      	movs	r2, #0
 8001c56:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8001c58:	697b      	ldr	r3, [r7, #20]
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001c5e:	7afb      	ldrb	r3, [r7, #11]
 8001c60:	f003 0307 	and.w	r3, r3, #7
 8001c64:	b2da      	uxtb	r2, r3
 8001c66:	697b      	ldr	r3, [r7, #20]
 8001c68:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8001c6a:	7afb      	ldrb	r3, [r7, #11]
 8001c6c:	f003 0307 	and.w	r3, r3, #7
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d106      	bne.n	8001c82 <HAL_PCD_EP_Receive+0x5e>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8001c74:	68fb      	ldr	r3, [r7, #12]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	6979      	ldr	r1, [r7, #20]
 8001c7a:	4618      	mov	r0, r3
 8001c7c:	f002 fde8 	bl	8004850 <USB_EPStartXfer>
 8001c80:	e005      	b.n	8001c8e <HAL_PCD_EP_Receive+0x6a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8001c82:	68fb      	ldr	r3, [r7, #12]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	6979      	ldr	r1, [r7, #20]
 8001c88:	4618      	mov	r0, r3
 8001c8a:	f002 fde1 	bl	8004850 <USB_EPStartXfer>
  }

  return HAL_OK;
 8001c8e:	2300      	movs	r3, #0
}
 8001c90:	4618      	mov	r0, r3
 8001c92:	3718      	adds	r7, #24
 8001c94:	46bd      	mov	sp, r7
 8001c96:	bd80      	pop	{r7, pc}

08001c98 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001c98:	b480      	push	{r7}
 8001c9a:	b083      	sub	sp, #12
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	6078      	str	r0, [r7, #4]
 8001ca0:	460b      	mov	r3, r1
 8001ca2:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8001ca4:	78fb      	ldrb	r3, [r7, #3]
 8001ca6:	f003 0307 	and.w	r3, r3, #7
 8001caa:	687a      	ldr	r2, [r7, #4]
 8001cac:	330a      	adds	r3, #10
 8001cae:	015b      	lsls	r3, r3, #5
 8001cb0:	4413      	add	r3, r2
 8001cb2:	3304      	adds	r3, #4
 8001cb4:	681b      	ldr	r3, [r3, #0]
}
 8001cb6:	4618      	mov	r0, r3
 8001cb8:	370c      	adds	r7, #12
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	bc80      	pop	{r7}
 8001cbe:	4770      	bx	lr

08001cc0 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8001cc0:	b580      	push	{r7, lr}
 8001cc2:	b086      	sub	sp, #24
 8001cc4:	af00      	add	r7, sp, #0
 8001cc6:	60f8      	str	r0, [r7, #12]
 8001cc8:	607a      	str	r2, [r7, #4]
 8001cca:	603b      	str	r3, [r7, #0]
 8001ccc:	460b      	mov	r3, r1
 8001cce:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001cd0:	7afb      	ldrb	r3, [r7, #11]
 8001cd2:	f003 0307 	and.w	r3, r3, #7
 8001cd6:	015b      	lsls	r3, r3, #5
 8001cd8:	3328      	adds	r3, #40	; 0x28
 8001cda:	68fa      	ldr	r2, [r7, #12]
 8001cdc:	4413      	add	r3, r2
 8001cde:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8001ce0:	697b      	ldr	r3, [r7, #20]
 8001ce2:	687a      	ldr	r2, [r7, #4]
 8001ce4:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8001ce6:	697b      	ldr	r3, [r7, #20]
 8001ce8:	683a      	ldr	r2, [r7, #0]
 8001cea:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8001cec:	697b      	ldr	r3, [r7, #20]
 8001cee:	2200      	movs	r2, #0
 8001cf0:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8001cf2:	697b      	ldr	r3, [r7, #20]
 8001cf4:	2201      	movs	r2, #1
 8001cf6:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001cf8:	7afb      	ldrb	r3, [r7, #11]
 8001cfa:	f003 0307 	and.w	r3, r3, #7
 8001cfe:	b2da      	uxtb	r2, r3
 8001d00:	697b      	ldr	r3, [r7, #20]
 8001d02:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8001d04:	7afb      	ldrb	r3, [r7, #11]
 8001d06:	f003 0307 	and.w	r3, r3, #7
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d106      	bne.n	8001d1c <HAL_PCD_EP_Transmit+0x5c>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8001d0e:	68fb      	ldr	r3, [r7, #12]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	6979      	ldr	r1, [r7, #20]
 8001d14:	4618      	mov	r0, r3
 8001d16:	f002 fd9b 	bl	8004850 <USB_EPStartXfer>
 8001d1a:	e005      	b.n	8001d28 <HAL_PCD_EP_Transmit+0x68>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8001d1c:	68fb      	ldr	r3, [r7, #12]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	6979      	ldr	r1, [r7, #20]
 8001d22:	4618      	mov	r0, r3
 8001d24:	f002 fd94 	bl	8004850 <USB_EPStartXfer>
  }

  return HAL_OK;
 8001d28:	2300      	movs	r3, #0
}
 8001d2a:	4618      	mov	r0, r3
 8001d2c:	3718      	adds	r7, #24
 8001d2e:	46bd      	mov	sp, r7
 8001d30:	bd80      	pop	{r7, pc}

08001d32 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001d32:	b580      	push	{r7, lr}
 8001d34:	b084      	sub	sp, #16
 8001d36:	af00      	add	r7, sp, #0
 8001d38:	6078      	str	r0, [r7, #4]
 8001d3a:	460b      	mov	r3, r1
 8001d3c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8001d3e:	78fb      	ldrb	r3, [r7, #3]
 8001d40:	f003 0207 	and.w	r2, r3, #7
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	685b      	ldr	r3, [r3, #4]
 8001d48:	429a      	cmp	r2, r3
 8001d4a:	d901      	bls.n	8001d50 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8001d4c:	2301      	movs	r3, #1
 8001d4e:	e046      	b.n	8001dde <HAL_PCD_EP_SetStall+0xac>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8001d50:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	da0b      	bge.n	8001d70 <HAL_PCD_EP_SetStall+0x3e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001d58:	78fb      	ldrb	r3, [r7, #3]
 8001d5a:	f003 0307 	and.w	r3, r3, #7
 8001d5e:	015b      	lsls	r3, r3, #5
 8001d60:	3328      	adds	r3, #40	; 0x28
 8001d62:	687a      	ldr	r2, [r7, #4]
 8001d64:	4413      	add	r3, r2
 8001d66:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	2201      	movs	r2, #1
 8001d6c:	705a      	strb	r2, [r3, #1]
 8001d6e:	e009      	b.n	8001d84 <HAL_PCD_EP_SetStall+0x52>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8001d70:	78fb      	ldrb	r3, [r7, #3]
 8001d72:	015b      	lsls	r3, r3, #5
 8001d74:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001d78:	687a      	ldr	r2, [r7, #4]
 8001d7a:	4413      	add	r3, r2
 8001d7c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001d7e:	68fb      	ldr	r3, [r7, #12]
 8001d80:	2200      	movs	r2, #0
 8001d82:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	2201      	movs	r2, #1
 8001d88:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001d8a:	78fb      	ldrb	r3, [r7, #3]
 8001d8c:	f003 0307 	and.w	r3, r3, #7
 8001d90:	b2da      	uxtb	r2, r3
 8001d92:	68fb      	ldr	r3, [r7, #12]
 8001d94:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 8001d9c:	2b01      	cmp	r3, #1
 8001d9e:	d101      	bne.n	8001da4 <HAL_PCD_EP_SetStall+0x72>
 8001da0:	2302      	movs	r3, #2
 8001da2:	e01c      	b.n	8001dde <HAL_PCD_EP_SetStall+0xac>
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	2201      	movs	r2, #1
 8001da8:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	68f9      	ldr	r1, [r7, #12]
 8001db2:	4618      	mov	r0, r3
 8001db4:	f003 f804 	bl	8004dc0 <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8001db8:	78fb      	ldrb	r3, [r7, #3]
 8001dba:	f003 0307 	and.w	r3, r3, #7
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d108      	bne.n	8001dd4 <HAL_PCD_EP_SetStall+0xa2>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681a      	ldr	r2, [r3, #0]
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	f503 730c 	add.w	r3, r3, #560	; 0x230
 8001dcc:	4619      	mov	r1, r3
 8001dce:	4610      	mov	r0, r2
 8001dd0:	f003 f902 	bl	8004fd8 <USB_EP0_OutStart>
  }
  __HAL_UNLOCK(hpcd);
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	2200      	movs	r2, #0
 8001dd8:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  return HAL_OK;
 8001ddc:	2300      	movs	r3, #0
}
 8001dde:	4618      	mov	r0, r3
 8001de0:	3710      	adds	r7, #16
 8001de2:	46bd      	mov	sp, r7
 8001de4:	bd80      	pop	{r7, pc}

08001de6 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001de6:	b580      	push	{r7, lr}
 8001de8:	b084      	sub	sp, #16
 8001dea:	af00      	add	r7, sp, #0
 8001dec:	6078      	str	r0, [r7, #4]
 8001dee:	460b      	mov	r3, r1
 8001df0:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8001df2:	78fb      	ldrb	r3, [r7, #3]
 8001df4:	f003 020f 	and.w	r2, r3, #15
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	685b      	ldr	r3, [r3, #4]
 8001dfc:	429a      	cmp	r2, r3
 8001dfe:	d901      	bls.n	8001e04 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8001e00:	2301      	movs	r3, #1
 8001e02:	e03a      	b.n	8001e7a <HAL_PCD_EP_ClrStall+0x94>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8001e04:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	da0b      	bge.n	8001e24 <HAL_PCD_EP_ClrStall+0x3e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001e0c:	78fb      	ldrb	r3, [r7, #3]
 8001e0e:	f003 0307 	and.w	r3, r3, #7
 8001e12:	015b      	lsls	r3, r3, #5
 8001e14:	3328      	adds	r3, #40	; 0x28
 8001e16:	687a      	ldr	r2, [r7, #4]
 8001e18:	4413      	add	r3, r2
 8001e1a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	2201      	movs	r2, #1
 8001e20:	705a      	strb	r2, [r3, #1]
 8001e22:	e00b      	b.n	8001e3c <HAL_PCD_EP_ClrStall+0x56>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001e24:	78fb      	ldrb	r3, [r7, #3]
 8001e26:	f003 0307 	and.w	r3, r3, #7
 8001e2a:	015b      	lsls	r3, r3, #5
 8001e2c:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001e30:	687a      	ldr	r2, [r7, #4]
 8001e32:	4413      	add	r3, r2
 8001e34:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	2200      	movs	r2, #0
 8001e3a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	2200      	movs	r2, #0
 8001e40:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001e42:	78fb      	ldrb	r3, [r7, #3]
 8001e44:	f003 0307 	and.w	r3, r3, #7
 8001e48:	b2da      	uxtb	r2, r3
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 8001e54:	2b01      	cmp	r3, #1
 8001e56:	d101      	bne.n	8001e5c <HAL_PCD_EP_ClrStall+0x76>
 8001e58:	2302      	movs	r3, #2
 8001e5a:	e00e      	b.n	8001e7a <HAL_PCD_EP_ClrStall+0x94>
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	2201      	movs	r2, #1
 8001e60:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	68f9      	ldr	r1, [r7, #12]
 8001e6a:	4618      	mov	r0, r3
 8001e6c:	f002 ffea 	bl	8004e44 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	2200      	movs	r2, #0
 8001e74:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  return HAL_OK;
 8001e78:	2300      	movs	r3, #0
}
 8001e7a:	4618      	mov	r0, r3
 8001e7c:	3710      	adds	r7, #16
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	bd80      	pop	{r7, pc}
	...

08001e84 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8001e84:	b590      	push	{r4, r7, lr}
 8001e86:	b089      	sub	sp, #36	; 0x24
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	6078      	str	r0, [r7, #4]
  uint16_t wIstr;
  uint16_t wEPVal;
  uint8_t epindex;

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8001e8c:	e282      	b.n	8002394 <PCD_EP_ISR_Handler+0x510>
  {
    wIstr = hpcd->Instance->ISTR;
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001e96:	82fb      	strh	r3, [r7, #22]
    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8001e98:	8afb      	ldrh	r3, [r7, #22]
 8001e9a:	b2db      	uxtb	r3, r3
 8001e9c:	f003 030f 	and.w	r3, r3, #15
 8001ea0:	757b      	strb	r3, [r7, #21]

    if (epindex == 0U)
 8001ea2:	7d7b      	ldrb	r3, [r7, #21]
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	f040 8142 	bne.w	800212e <PCD_EP_ISR_Handler+0x2aa>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8001eaa:	8afb      	ldrh	r3, [r7, #22]
 8001eac:	f003 0310 	and.w	r3, r3, #16
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d151      	bne.n	8001f58 <PCD_EP_ISR_Handler+0xd4>
      {
        /* DIR = 0 */

        /* DIR = 0      => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always  */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	881b      	ldrh	r3, [r3, #0]
 8001eba:	b29b      	uxth	r3, r3
 8001ebc:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8001ec0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001ec4:	b29c      	uxth	r4, r3
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681a      	ldr	r2, [r3, #0]
 8001eca:	ea6f 4344 	mvn.w	r3, r4, lsl #17
 8001ece:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001ed2:	b29b      	uxth	r3, r3
 8001ed4:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	3328      	adds	r3, #40	; 0x28
 8001eda:	60fb      	str	r3, [r7, #12]

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8001ee4:	b29b      	uxth	r3, r3
 8001ee6:	461a      	mov	r2, r3
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	781b      	ldrb	r3, [r3, #0]
 8001eec:	00db      	lsls	r3, r3, #3
 8001eee:	4413      	add	r3, r2
 8001ef0:	3302      	adds	r3, #2
 8001ef2:	005b      	lsls	r3, r3, #1
 8001ef4:	687a      	ldr	r2, [r7, #4]
 8001ef6:	6812      	ldr	r2, [r2, #0]
 8001ef8:	4413      	add	r3, r2
 8001efa:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001efe:	881b      	ldrh	r3, [r3, #0]
 8001f00:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8001f08:	68fb      	ldr	r3, [r7, #12]
 8001f0a:	695a      	ldr	r2, [r3, #20]
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	69db      	ldr	r3, [r3, #28]
 8001f10:	441a      	add	r2, r3
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8001f16:	2100      	movs	r1, #0
 8001f18:	6878      	ldr	r0, [r7, #4]
 8001f1a:	f004 feab 	bl	8006c74 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001f24:	b2db      	uxtb	r3, r3
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	f000 8234 	beq.w	8002394 <PCD_EP_ISR_Handler+0x510>
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	699b      	ldr	r3, [r3, #24]
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	f040 822f 	bne.w	8002394 <PCD_EP_ISR_Handler+0x510>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001f3c:	b2db      	uxtb	r3, r3
 8001f3e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001f42:	b2da      	uxtb	r2, r3
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	b292      	uxth	r2, r2
 8001f4a:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	2200      	movs	r2, #0
 8001f52:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8001f56:	e21d      	b.n	8002394 <PCD_EP_ISR_Handler+0x510>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX       => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001f5e:	60fb      	str	r3, [r7, #12]
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	881b      	ldrh	r3, [r3, #0]
 8001f66:	827b      	strh	r3, [r7, #18]

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8001f68:	8a7b      	ldrh	r3, [r7, #18]
 8001f6a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d033      	beq.n	8001fda <PCD_EP_ISR_Handler+0x156>
        {
          /* Get SETUP Packet*/
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8001f7a:	b29b      	uxth	r3, r3
 8001f7c:	461a      	mov	r2, r3
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	781b      	ldrb	r3, [r3, #0]
 8001f82:	00db      	lsls	r3, r3, #3
 8001f84:	4413      	add	r3, r2
 8001f86:	3306      	adds	r3, #6
 8001f88:	005b      	lsls	r3, r3, #1
 8001f8a:	687a      	ldr	r2, [r7, #4]
 8001f8c:	6812      	ldr	r2, [r2, #0]
 8001f8e:	4413      	add	r3, r2
 8001f90:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001f94:	881b      	ldrh	r3, [r3, #0]
 8001f96:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	6818      	ldr	r0, [r3, #0]
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	f503 710c 	add.w	r1, r3, #560	; 0x230
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8001fb0:	b29b      	uxth	r3, r3
 8001fb2:	f003 f860 	bl	8005076 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1*/
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	881b      	ldrh	r3, [r3, #0]
 8001fbc:	b29a      	uxth	r2, r3
 8001fbe:	f640 738f 	movw	r3, #3983	; 0xf8f
 8001fc2:	4013      	ands	r3, r2
 8001fc4:	b29c      	uxth	r4, r3
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	f044 0280 	orr.w	r2, r4, #128	; 0x80
 8001fce:	b292      	uxth	r2, r2
 8001fd0:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8001fd2:	6878      	ldr	r0, [r7, #4]
 8001fd4:	f004 fe24 	bl	8006c20 <HAL_PCD_SetupStageCallback>
 8001fd8:	e1dc      	b.n	8002394 <PCD_EP_ISR_Handler+0x510>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }

        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8001fda:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	f280 81d8 	bge.w	8002394 <PCD_EP_ISR_Handler+0x510>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	881b      	ldrh	r3, [r3, #0]
 8001fea:	b29a      	uxth	r2, r3
 8001fec:	f640 738f 	movw	r3, #3983	; 0xf8f
 8001ff0:	4013      	ands	r3, r2
 8001ff2:	b29c      	uxth	r4, r3
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	f044 0280 	orr.w	r2, r4, #128	; 0x80
 8001ffc:	b292      	uxth	r2, r2
 8001ffe:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet*/
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002008:	b29b      	uxth	r3, r3
 800200a:	461a      	mov	r2, r3
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	781b      	ldrb	r3, [r3, #0]
 8002010:	00db      	lsls	r3, r3, #3
 8002012:	4413      	add	r3, r2
 8002014:	3306      	adds	r3, #6
 8002016:	005b      	lsls	r3, r3, #1
 8002018:	687a      	ldr	r2, [r7, #4]
 800201a:	6812      	ldr	r2, [r2, #0]
 800201c:	4413      	add	r3, r2
 800201e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002022:	881b      	ldrh	r3, [r3, #0]
 8002024:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	69db      	ldr	r3, [r3, #28]
 8002030:	2b00      	cmp	r3, #0
 8002032:	d019      	beq.n	8002068 <PCD_EP_ISR_Handler+0x1e4>
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	695b      	ldr	r3, [r3, #20]
 8002038:	2b00      	cmp	r3, #0
 800203a:	d015      	beq.n	8002068 <PCD_EP_ISR_Handler+0x1e4>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	6818      	ldr	r0, [r3, #0]
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	6959      	ldr	r1, [r3, #20]
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800204c:	b29b      	uxth	r3, r3
 800204e:	f003 f812 	bl	8005076 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8002052:	68fb      	ldr	r3, [r7, #12]
 8002054:	695a      	ldr	r2, [r3, #20]
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	69db      	ldr	r3, [r3, #28]
 800205a:	441a      	add	r2, r3
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8002060:	2100      	movs	r1, #0
 8002062:	6878      	ldr	r0, [r7, #4]
 8002064:	f004 fdee 	bl	8006c44 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	461c      	mov	r4, r3
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002076:	b29b      	uxth	r3, r3
 8002078:	441c      	add	r4, r3
 800207a:	f204 430c 	addw	r3, r4, #1036	; 0x40c
 800207e:	461c      	mov	r4, r3
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	691b      	ldr	r3, [r3, #16]
 8002084:	2b00      	cmp	r3, #0
 8002086:	d10e      	bne.n	80020a6 <PCD_EP_ISR_Handler+0x222>
 8002088:	8823      	ldrh	r3, [r4, #0]
 800208a:	b29b      	uxth	r3, r3
 800208c:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8002090:	b29b      	uxth	r3, r3
 8002092:	8023      	strh	r3, [r4, #0]
 8002094:	8823      	ldrh	r3, [r4, #0]
 8002096:	b29b      	uxth	r3, r3
 8002098:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800209c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80020a0:	b29b      	uxth	r3, r3
 80020a2:	8023      	strh	r3, [r4, #0]
 80020a4:	e02d      	b.n	8002102 <PCD_EP_ISR_Handler+0x27e>
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	691b      	ldr	r3, [r3, #16]
 80020aa:	2b3e      	cmp	r3, #62	; 0x3e
 80020ac:	d812      	bhi.n	80020d4 <PCD_EP_ISR_Handler+0x250>
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	691b      	ldr	r3, [r3, #16]
 80020b2:	085b      	lsrs	r3, r3, #1
 80020b4:	61bb      	str	r3, [r7, #24]
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	691b      	ldr	r3, [r3, #16]
 80020ba:	f003 0301 	and.w	r3, r3, #1
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d002      	beq.n	80020c8 <PCD_EP_ISR_Handler+0x244>
 80020c2:	69bb      	ldr	r3, [r7, #24]
 80020c4:	3301      	adds	r3, #1
 80020c6:	61bb      	str	r3, [r7, #24]
 80020c8:	69bb      	ldr	r3, [r7, #24]
 80020ca:	b29b      	uxth	r3, r3
 80020cc:	029b      	lsls	r3, r3, #10
 80020ce:	b29b      	uxth	r3, r3
 80020d0:	8023      	strh	r3, [r4, #0]
 80020d2:	e016      	b.n	8002102 <PCD_EP_ISR_Handler+0x27e>
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	691b      	ldr	r3, [r3, #16]
 80020d8:	095b      	lsrs	r3, r3, #5
 80020da:	61bb      	str	r3, [r7, #24]
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	691b      	ldr	r3, [r3, #16]
 80020e0:	f003 031f 	and.w	r3, r3, #31
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d102      	bne.n	80020ee <PCD_EP_ISR_Handler+0x26a>
 80020e8:	69bb      	ldr	r3, [r7, #24]
 80020ea:	3b01      	subs	r3, #1
 80020ec:	61bb      	str	r3, [r7, #24]
 80020ee:	69bb      	ldr	r3, [r7, #24]
 80020f0:	b29b      	uxth	r3, r3
 80020f2:	029b      	lsls	r3, r3, #10
 80020f4:	b29b      	uxth	r3, r3
 80020f6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80020fa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80020fe:	b29b      	uxth	r3, r3
 8002100:	8023      	strh	r3, [r4, #0]
          PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	881b      	ldrh	r3, [r3, #0]
 8002108:	b29b      	uxth	r3, r3
 800210a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800210e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002112:	b29c      	uxth	r4, r3
 8002114:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8002118:	b29c      	uxth	r4, r3
 800211a:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 800211e:	b29c      	uxth	r4, r3
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681a      	ldr	r2, [r3, #0]
 8002124:	4ba2      	ldr	r3, [pc, #648]	; (80023b0 <PCD_EP_ISR_Handler+0x52c>)
 8002126:	4323      	orrs	r3, r4
 8002128:	b29b      	uxth	r3, r3
 800212a:	8013      	strh	r3, [r2, #0]
 800212c:	e132      	b.n	8002394 <PCD_EP_ISR_Handler+0x510>
    else
    {
      /* Decode and service non control endpoints interrupt  */

      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	461a      	mov	r2, r3
 8002134:	7d7b      	ldrb	r3, [r7, #21]
 8002136:	009b      	lsls	r3, r3, #2
 8002138:	4413      	add	r3, r2
 800213a:	881b      	ldrh	r3, [r3, #0]
 800213c:	827b      	strh	r3, [r7, #18]
      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800213e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8002142:	2b00      	cmp	r3, #0
 8002144:	f280 80d1 	bge.w	80022ea <PCD_EP_ISR_Handler+0x466>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	461a      	mov	r2, r3
 800214e:	7d7b      	ldrb	r3, [r7, #21]
 8002150:	009b      	lsls	r3, r3, #2
 8002152:	4413      	add	r3, r2
 8002154:	881b      	ldrh	r3, [r3, #0]
 8002156:	b29a      	uxth	r2, r3
 8002158:	f640 738f 	movw	r3, #3983	; 0xf8f
 800215c:	4013      	ands	r3, r2
 800215e:	b29c      	uxth	r4, r3
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	461a      	mov	r2, r3
 8002166:	7d7b      	ldrb	r3, [r7, #21]
 8002168:	009b      	lsls	r3, r3, #2
 800216a:	4413      	add	r3, r2
 800216c:	f044 0280 	orr.w	r2, r4, #128	; 0x80
 8002170:	b292      	uxth	r2, r2
 8002172:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8002174:	7d7b      	ldrb	r3, [r7, #21]
 8002176:	015b      	lsls	r3, r3, #5
 8002178:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800217c:	687a      	ldr	r2, [r7, #4]
 800217e:	4413      	add	r3, r2
 8002180:	60fb      	str	r3, [r7, #12]

        /* OUT double Buffering*/
        if (ep->doublebuffer == 0U)
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	7b1b      	ldrb	r3, [r3, #12]
 8002186:	2b00      	cmp	r3, #0
 8002188:	d121      	bne.n	80021ce <PCD_EP_ISR_Handler+0x34a>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002192:	b29b      	uxth	r3, r3
 8002194:	461a      	mov	r2, r3
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	781b      	ldrb	r3, [r3, #0]
 800219a:	00db      	lsls	r3, r3, #3
 800219c:	4413      	add	r3, r2
 800219e:	3306      	adds	r3, #6
 80021a0:	005b      	lsls	r3, r3, #1
 80021a2:	687a      	ldr	r2, [r7, #4]
 80021a4:	6812      	ldr	r2, [r2, #0]
 80021a6:	4413      	add	r3, r2
 80021a8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80021ac:	881b      	ldrh	r3, [r3, #0]
 80021ae:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80021b2:	83fb      	strh	r3, [r7, #30]
          if (count != 0U)
 80021b4:	8bfb      	ldrh	r3, [r7, #30]
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d072      	beq.n	80022a0 <PCD_EP_ISR_Handler+0x41c>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	6818      	ldr	r0, [r3, #0]
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	6959      	ldr	r1, [r3, #20]
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	88da      	ldrh	r2, [r3, #6]
 80021c6:	8bfb      	ldrh	r3, [r7, #30]
 80021c8:	f002 ff55 	bl	8005076 <USB_ReadPMA>
 80021cc:	e068      	b.n	80022a0 <PCD_EP_ISR_Handler+0x41c>
          }
        }
        else
        {
          if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	461a      	mov	r2, r3
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	781b      	ldrb	r3, [r3, #0]
 80021d8:	009b      	lsls	r3, r3, #2
 80021da:	4413      	add	r3, r2
 80021dc:	881b      	ldrh	r3, [r3, #0]
 80021de:	b29b      	uxth	r3, r3
 80021e0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d021      	beq.n	800222c <PCD_EP_ISR_Handler+0x3a8>
          {
            /*read from endpoint BUF0Addr buffer*/
            count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80021f0:	b29b      	uxth	r3, r3
 80021f2:	461a      	mov	r2, r3
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	781b      	ldrb	r3, [r3, #0]
 80021f8:	00db      	lsls	r3, r3, #3
 80021fa:	4413      	add	r3, r2
 80021fc:	3302      	adds	r3, #2
 80021fe:	005b      	lsls	r3, r3, #1
 8002200:	687a      	ldr	r2, [r7, #4]
 8002202:	6812      	ldr	r2, [r2, #0]
 8002204:	4413      	add	r3, r2
 8002206:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800220a:	881b      	ldrh	r3, [r3, #0]
 800220c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002210:	83fb      	strh	r3, [r7, #30]
            if (count != 0U)
 8002212:	8bfb      	ldrh	r3, [r7, #30]
 8002214:	2b00      	cmp	r3, #0
 8002216:	d02a      	beq.n	800226e <PCD_EP_ISR_Handler+0x3ea>
            {
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	6818      	ldr	r0, [r3, #0]
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	6959      	ldr	r1, [r3, #20]
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	891a      	ldrh	r2, [r3, #8]
 8002224:	8bfb      	ldrh	r3, [r7, #30]
 8002226:	f002 ff26 	bl	8005076 <USB_ReadPMA>
 800222a:	e020      	b.n	800226e <PCD_EP_ISR_Handler+0x3ea>
            }
          }
          else
          {
            /*read from endpoint BUF1Addr buffer*/
            count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002234:	b29b      	uxth	r3, r3
 8002236:	461a      	mov	r2, r3
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	781b      	ldrb	r3, [r3, #0]
 800223c:	00db      	lsls	r3, r3, #3
 800223e:	4413      	add	r3, r2
 8002240:	3306      	adds	r3, #6
 8002242:	005b      	lsls	r3, r3, #1
 8002244:	687a      	ldr	r2, [r7, #4]
 8002246:	6812      	ldr	r2, [r2, #0]
 8002248:	4413      	add	r3, r2
 800224a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800224e:	881b      	ldrh	r3, [r3, #0]
 8002250:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002254:	83fb      	strh	r3, [r7, #30]
            if (count != 0U)
 8002256:	8bfb      	ldrh	r3, [r7, #30]
 8002258:	2b00      	cmp	r3, #0
 800225a:	d008      	beq.n	800226e <PCD_EP_ISR_Handler+0x3ea>
            {
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	6818      	ldr	r0, [r3, #0]
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	6959      	ldr	r1, [r3, #20]
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	895a      	ldrh	r2, [r3, #10]
 8002268:	8bfb      	ldrh	r3, [r7, #30]
 800226a:	f002 ff04 	bl	8005076 <USB_ReadPMA>
            }
          }
          /* free EP OUT Buffer */
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	461a      	mov	r2, r3
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	781b      	ldrb	r3, [r3, #0]
 8002278:	009b      	lsls	r3, r3, #2
 800227a:	4413      	add	r3, r2
 800227c:	881b      	ldrh	r3, [r3, #0]
 800227e:	b29b      	uxth	r3, r3
 8002280:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002284:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002288:	b29c      	uxth	r4, r3
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	461a      	mov	r2, r3
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	781b      	ldrb	r3, [r3, #0]
 8002294:	009b      	lsls	r3, r3, #2
 8002296:	441a      	add	r2, r3
 8002298:	4b46      	ldr	r3, [pc, #280]	; (80023b4 <PCD_EP_ISR_Handler+0x530>)
 800229a:	4323      	orrs	r3, r4
 800229c:	b29b      	uxth	r3, r3
 800229e:	8013      	strh	r3, [r2, #0]
        }
        /*multi-packet on the NON control OUT endpoint*/
        ep->xfer_count += count;
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	69da      	ldr	r2, [r3, #28]
 80022a4:	8bfb      	ldrh	r3, [r7, #30]
 80022a6:	441a      	add	r2, r3
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	695a      	ldr	r2, [r3, #20]
 80022b0:	8bfb      	ldrh	r3, [r7, #30]
 80022b2:	441a      	add	r2, r3
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	699b      	ldr	r3, [r3, #24]
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d004      	beq.n	80022ca <PCD_EP_ISR_Handler+0x446>
 80022c0:	8bfa      	ldrh	r2, [r7, #30]
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	691b      	ldr	r3, [r3, #16]
 80022c6:	429a      	cmp	r2, r3
 80022c8:	d206      	bcs.n	80022d8 <PCD_EP_ISR_Handler+0x454>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	781b      	ldrb	r3, [r3, #0]
 80022ce:	4619      	mov	r1, r3
 80022d0:	6878      	ldr	r0, [r7, #4]
 80022d2:	f004 fcb7 	bl	8006c44 <HAL_PCD_DataOutStageCallback>
 80022d6:	e008      	b.n	80022ea <PCD_EP_ISR_Handler+0x466>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)HAL_PCD_EP_Receive(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	7819      	ldrb	r1, [r3, #0]
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	695a      	ldr	r2, [r3, #20]
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	699b      	ldr	r3, [r3, #24]
 80022e4:	6878      	ldr	r0, [r7, #4]
 80022e6:	f7ff fc9d 	bl	8001c24 <HAL_PCD_EP_Receive>
        }

      } /* if((wEPVal & EP_CTR_RX) */

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 80022ea:	8a7b      	ldrh	r3, [r7, #18]
 80022ec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d04f      	beq.n	8002394 <PCD_EP_ISR_Handler+0x510>
      {
        ep = &hpcd->IN_ep[epindex];
 80022f4:	7d7b      	ldrb	r3, [r7, #21]
 80022f6:	015b      	lsls	r3, r3, #5
 80022f8:	3328      	adds	r3, #40	; 0x28
 80022fa:	687a      	ldr	r2, [r7, #4]
 80022fc:	4413      	add	r3, r2
 80022fe:	60fb      	str	r3, [r7, #12]

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	461a      	mov	r2, r3
 8002306:	7d7b      	ldrb	r3, [r7, #21]
 8002308:	009b      	lsls	r3, r3, #2
 800230a:	4413      	add	r3, r2
 800230c:	881b      	ldrh	r3, [r3, #0]
 800230e:	b29b      	uxth	r3, r3
 8002310:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8002314:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002318:	b29c      	uxth	r4, r3
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	461a      	mov	r2, r3
 8002320:	7d7b      	ldrb	r3, [r7, #21]
 8002322:	009b      	lsls	r3, r3, #2
 8002324:	441a      	add	r2, r3
 8002326:	ea6f 4344 	mvn.w	r3, r4, lsl #17
 800232a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800232e:	b29b      	uxth	r3, r3
 8002330:	8013      	strh	r3, [r2, #0]

        /*multi-packet on the NON control IN endpoint*/
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800233a:	b29b      	uxth	r3, r3
 800233c:	461a      	mov	r2, r3
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	781b      	ldrb	r3, [r3, #0]
 8002342:	00db      	lsls	r3, r3, #3
 8002344:	4413      	add	r3, r2
 8002346:	3302      	adds	r3, #2
 8002348:	005b      	lsls	r3, r3, #1
 800234a:	687a      	ldr	r2, [r7, #4]
 800234c:	6812      	ldr	r2, [r2, #0]
 800234e:	4413      	add	r3, r2
 8002350:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002354:	881b      	ldrh	r3, [r3, #0]
 8002356:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	695a      	ldr	r2, [r3, #20]
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	69db      	ldr	r3, [r3, #28]
 8002366:	441a      	add	r2, r3
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	615a      	str	r2, [r3, #20]

        /* Zero Length Packet? */
        if (ep->xfer_len == 0U)
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	699b      	ldr	r3, [r3, #24]
 8002370:	2b00      	cmp	r3, #0
 8002372:	d106      	bne.n	8002382 <PCD_EP_ISR_Handler+0x4fe>
        {
          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	781b      	ldrb	r3, [r3, #0]
 8002378:	4619      	mov	r1, r3
 800237a:	6878      	ldr	r0, [r7, #4]
 800237c:	f004 fc7a 	bl	8006c74 <HAL_PCD_DataInStageCallback>
 8002380:	e008      	b.n	8002394 <PCD_EP_ISR_Handler+0x510>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)HAL_PCD_EP_Transmit(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	7819      	ldrb	r1, [r3, #0]
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	695a      	ldr	r2, [r3, #20]
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	699b      	ldr	r3, [r3, #24]
 800238e:	6878      	ldr	r0, [r7, #4]
 8002390:	f7ff fc96 	bl	8001cc0 <HAL_PCD_EP_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800239c:	b29b      	uxth	r3, r3
 800239e:	b21b      	sxth	r3, r3
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	f6ff ad74 	blt.w	8001e8e <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }
  return HAL_OK;
 80023a6:	2300      	movs	r3, #0
}
 80023a8:	4618      	mov	r0, r3
 80023aa:	3724      	adds	r7, #36	; 0x24
 80023ac:	46bd      	mov	sp, r7
 80023ae:	bd90      	pop	{r4, r7, pc}
 80023b0:	ffff8080 	.word	0xffff8080
 80023b4:	ffff80c0 	.word	0xffff80c0

080023b8 <HAL_PCDEx_PMAConfig>:

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd,
                                       uint16_t ep_addr,
                                       uint16_t ep_kind,
                                       uint32_t pmaadress)
{
 80023b8:	b480      	push	{r7}
 80023ba:	b087      	sub	sp, #28
 80023bc:	af00      	add	r7, sp, #0
 80023be:	60f8      	str	r0, [r7, #12]
 80023c0:	607b      	str	r3, [r7, #4]
 80023c2:	460b      	mov	r3, r1
 80023c4:	817b      	strh	r3, [r7, #10]
 80023c6:	4613      	mov	r3, r2
 80023c8:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 80023ca:	897b      	ldrh	r3, [r7, #10]
 80023cc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80023d0:	b29b      	uxth	r3, r3
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d008      	beq.n	80023e8 <HAL_PCDEx_PMAConfig+0x30>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80023d6:	897b      	ldrh	r3, [r7, #10]
 80023d8:	f003 0307 	and.w	r3, r3, #7
 80023dc:	015b      	lsls	r3, r3, #5
 80023de:	3328      	adds	r3, #40	; 0x28
 80023e0:	68fa      	ldr	r2, [r7, #12]
 80023e2:	4413      	add	r3, r2
 80023e4:	617b      	str	r3, [r7, #20]
 80023e6:	e006      	b.n	80023f6 <HAL_PCDEx_PMAConfig+0x3e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80023e8:	897b      	ldrh	r3, [r7, #10]
 80023ea:	015b      	lsls	r3, r3, #5
 80023ec:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80023f0:	68fa      	ldr	r2, [r7, #12]
 80023f2:	4413      	add	r3, r2
 80023f4:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 80023f6:	893b      	ldrh	r3, [r7, #8]
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d107      	bne.n	800240c <HAL_PCDEx_PMAConfig+0x54>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 80023fc:	697b      	ldr	r3, [r7, #20]
 80023fe:	2200      	movs	r2, #0
 8002400:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	b29a      	uxth	r2, r3
 8002406:	697b      	ldr	r3, [r7, #20]
 8002408:	80da      	strh	r2, [r3, #6]
 800240a:	e00b      	b.n	8002424 <HAL_PCDEx_PMAConfig+0x6c>
  }
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 800240c:	697b      	ldr	r3, [r7, #20]
 800240e:	2201      	movs	r2, #1
 8002410:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	b29a      	uxth	r2, r3
 8002416:	697b      	ldr	r3, [r7, #20]
 8002418:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	0c1b      	lsrs	r3, r3, #16
 800241e:	b29a      	uxth	r2, r3
 8002420:	697b      	ldr	r3, [r7, #20]
 8002422:	815a      	strh	r2, [r3, #10]
  }

  return HAL_OK;
 8002424:	2300      	movs	r3, #0
}
 8002426:	4618      	mov	r0, r3
 8002428:	371c      	adds	r7, #28
 800242a:	46bd      	mov	sp, r7
 800242c:	bc80      	pop	{r7}
 800242e:	4770      	bx	lr

08002430 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002430:	b580      	push	{r7, lr}
 8002432:	b086      	sub	sp, #24
 8002434:	af00      	add	r7, sp, #0
 8002436:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	2b00      	cmp	r3, #0
 800243c:	d101      	bne.n	8002442 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800243e:	2301      	movs	r3, #1
 8002440:	e26c      	b.n	800291c <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	f003 0301 	and.w	r3, r3, #1
 800244a:	2b00      	cmp	r3, #0
 800244c:	f000 8087 	beq.w	800255e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002450:	4b92      	ldr	r3, [pc, #584]	; (800269c <HAL_RCC_OscConfig+0x26c>)
 8002452:	685b      	ldr	r3, [r3, #4]
 8002454:	f003 030c 	and.w	r3, r3, #12
 8002458:	2b04      	cmp	r3, #4
 800245a:	d00c      	beq.n	8002476 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800245c:	4b8f      	ldr	r3, [pc, #572]	; (800269c <HAL_RCC_OscConfig+0x26c>)
 800245e:	685b      	ldr	r3, [r3, #4]
 8002460:	f003 030c 	and.w	r3, r3, #12
 8002464:	2b08      	cmp	r3, #8
 8002466:	d112      	bne.n	800248e <HAL_RCC_OscConfig+0x5e>
 8002468:	4b8c      	ldr	r3, [pc, #560]	; (800269c <HAL_RCC_OscConfig+0x26c>)
 800246a:	685b      	ldr	r3, [r3, #4]
 800246c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002470:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002474:	d10b      	bne.n	800248e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002476:	4b89      	ldr	r3, [pc, #548]	; (800269c <HAL_RCC_OscConfig+0x26c>)
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800247e:	2b00      	cmp	r3, #0
 8002480:	d06c      	beq.n	800255c <HAL_RCC_OscConfig+0x12c>
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	685b      	ldr	r3, [r3, #4]
 8002486:	2b00      	cmp	r3, #0
 8002488:	d168      	bne.n	800255c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800248a:	2301      	movs	r3, #1
 800248c:	e246      	b.n	800291c <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	685b      	ldr	r3, [r3, #4]
 8002492:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002496:	d106      	bne.n	80024a6 <HAL_RCC_OscConfig+0x76>
 8002498:	4b80      	ldr	r3, [pc, #512]	; (800269c <HAL_RCC_OscConfig+0x26c>)
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	4a7f      	ldr	r2, [pc, #508]	; (800269c <HAL_RCC_OscConfig+0x26c>)
 800249e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80024a2:	6013      	str	r3, [r2, #0]
 80024a4:	e02e      	b.n	8002504 <HAL_RCC_OscConfig+0xd4>
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	685b      	ldr	r3, [r3, #4]
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d10c      	bne.n	80024c8 <HAL_RCC_OscConfig+0x98>
 80024ae:	4b7b      	ldr	r3, [pc, #492]	; (800269c <HAL_RCC_OscConfig+0x26c>)
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	4a7a      	ldr	r2, [pc, #488]	; (800269c <HAL_RCC_OscConfig+0x26c>)
 80024b4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80024b8:	6013      	str	r3, [r2, #0]
 80024ba:	4b78      	ldr	r3, [pc, #480]	; (800269c <HAL_RCC_OscConfig+0x26c>)
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	4a77      	ldr	r2, [pc, #476]	; (800269c <HAL_RCC_OscConfig+0x26c>)
 80024c0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80024c4:	6013      	str	r3, [r2, #0]
 80024c6:	e01d      	b.n	8002504 <HAL_RCC_OscConfig+0xd4>
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	685b      	ldr	r3, [r3, #4]
 80024cc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80024d0:	d10c      	bne.n	80024ec <HAL_RCC_OscConfig+0xbc>
 80024d2:	4b72      	ldr	r3, [pc, #456]	; (800269c <HAL_RCC_OscConfig+0x26c>)
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	4a71      	ldr	r2, [pc, #452]	; (800269c <HAL_RCC_OscConfig+0x26c>)
 80024d8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80024dc:	6013      	str	r3, [r2, #0]
 80024de:	4b6f      	ldr	r3, [pc, #444]	; (800269c <HAL_RCC_OscConfig+0x26c>)
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	4a6e      	ldr	r2, [pc, #440]	; (800269c <HAL_RCC_OscConfig+0x26c>)
 80024e4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80024e8:	6013      	str	r3, [r2, #0]
 80024ea:	e00b      	b.n	8002504 <HAL_RCC_OscConfig+0xd4>
 80024ec:	4b6b      	ldr	r3, [pc, #428]	; (800269c <HAL_RCC_OscConfig+0x26c>)
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	4a6a      	ldr	r2, [pc, #424]	; (800269c <HAL_RCC_OscConfig+0x26c>)
 80024f2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80024f6:	6013      	str	r3, [r2, #0]
 80024f8:	4b68      	ldr	r3, [pc, #416]	; (800269c <HAL_RCC_OscConfig+0x26c>)
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	4a67      	ldr	r2, [pc, #412]	; (800269c <HAL_RCC_OscConfig+0x26c>)
 80024fe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002502:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	685b      	ldr	r3, [r3, #4]
 8002508:	2b00      	cmp	r3, #0
 800250a:	d013      	beq.n	8002534 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800250c:	f7fe fdae 	bl	800106c <HAL_GetTick>
 8002510:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002512:	e008      	b.n	8002526 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002514:	f7fe fdaa 	bl	800106c <HAL_GetTick>
 8002518:	4602      	mov	r2, r0
 800251a:	693b      	ldr	r3, [r7, #16]
 800251c:	1ad3      	subs	r3, r2, r3
 800251e:	2b64      	cmp	r3, #100	; 0x64
 8002520:	d901      	bls.n	8002526 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002522:	2303      	movs	r3, #3
 8002524:	e1fa      	b.n	800291c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002526:	4b5d      	ldr	r3, [pc, #372]	; (800269c <HAL_RCC_OscConfig+0x26c>)
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800252e:	2b00      	cmp	r3, #0
 8002530:	d0f0      	beq.n	8002514 <HAL_RCC_OscConfig+0xe4>
 8002532:	e014      	b.n	800255e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002534:	f7fe fd9a 	bl	800106c <HAL_GetTick>
 8002538:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800253a:	e008      	b.n	800254e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800253c:	f7fe fd96 	bl	800106c <HAL_GetTick>
 8002540:	4602      	mov	r2, r0
 8002542:	693b      	ldr	r3, [r7, #16]
 8002544:	1ad3      	subs	r3, r2, r3
 8002546:	2b64      	cmp	r3, #100	; 0x64
 8002548:	d901      	bls.n	800254e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800254a:	2303      	movs	r3, #3
 800254c:	e1e6      	b.n	800291c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800254e:	4b53      	ldr	r3, [pc, #332]	; (800269c <HAL_RCC_OscConfig+0x26c>)
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002556:	2b00      	cmp	r3, #0
 8002558:	d1f0      	bne.n	800253c <HAL_RCC_OscConfig+0x10c>
 800255a:	e000      	b.n	800255e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800255c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	f003 0302 	and.w	r3, r3, #2
 8002566:	2b00      	cmp	r3, #0
 8002568:	d063      	beq.n	8002632 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800256a:	4b4c      	ldr	r3, [pc, #304]	; (800269c <HAL_RCC_OscConfig+0x26c>)
 800256c:	685b      	ldr	r3, [r3, #4]
 800256e:	f003 030c 	and.w	r3, r3, #12
 8002572:	2b00      	cmp	r3, #0
 8002574:	d00b      	beq.n	800258e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002576:	4b49      	ldr	r3, [pc, #292]	; (800269c <HAL_RCC_OscConfig+0x26c>)
 8002578:	685b      	ldr	r3, [r3, #4]
 800257a:	f003 030c 	and.w	r3, r3, #12
 800257e:	2b08      	cmp	r3, #8
 8002580:	d11c      	bne.n	80025bc <HAL_RCC_OscConfig+0x18c>
 8002582:	4b46      	ldr	r3, [pc, #280]	; (800269c <HAL_RCC_OscConfig+0x26c>)
 8002584:	685b      	ldr	r3, [r3, #4]
 8002586:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800258a:	2b00      	cmp	r3, #0
 800258c:	d116      	bne.n	80025bc <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800258e:	4b43      	ldr	r3, [pc, #268]	; (800269c <HAL_RCC_OscConfig+0x26c>)
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	f003 0302 	and.w	r3, r3, #2
 8002596:	2b00      	cmp	r3, #0
 8002598:	d005      	beq.n	80025a6 <HAL_RCC_OscConfig+0x176>
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	691b      	ldr	r3, [r3, #16]
 800259e:	2b01      	cmp	r3, #1
 80025a0:	d001      	beq.n	80025a6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80025a2:	2301      	movs	r3, #1
 80025a4:	e1ba      	b.n	800291c <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025a6:	4b3d      	ldr	r3, [pc, #244]	; (800269c <HAL_RCC_OscConfig+0x26c>)
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	695b      	ldr	r3, [r3, #20]
 80025b2:	00db      	lsls	r3, r3, #3
 80025b4:	4939      	ldr	r1, [pc, #228]	; (800269c <HAL_RCC_OscConfig+0x26c>)
 80025b6:	4313      	orrs	r3, r2
 80025b8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80025ba:	e03a      	b.n	8002632 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	691b      	ldr	r3, [r3, #16]
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d020      	beq.n	8002606 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80025c4:	4b36      	ldr	r3, [pc, #216]	; (80026a0 <HAL_RCC_OscConfig+0x270>)
 80025c6:	2201      	movs	r2, #1
 80025c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025ca:	f7fe fd4f 	bl	800106c <HAL_GetTick>
 80025ce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80025d0:	e008      	b.n	80025e4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80025d2:	f7fe fd4b 	bl	800106c <HAL_GetTick>
 80025d6:	4602      	mov	r2, r0
 80025d8:	693b      	ldr	r3, [r7, #16]
 80025da:	1ad3      	subs	r3, r2, r3
 80025dc:	2b02      	cmp	r3, #2
 80025de:	d901      	bls.n	80025e4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80025e0:	2303      	movs	r3, #3
 80025e2:	e19b      	b.n	800291c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80025e4:	4b2d      	ldr	r3, [pc, #180]	; (800269c <HAL_RCC_OscConfig+0x26c>)
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	f003 0302 	and.w	r3, r3, #2
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d0f0      	beq.n	80025d2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025f0:	4b2a      	ldr	r3, [pc, #168]	; (800269c <HAL_RCC_OscConfig+0x26c>)
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	695b      	ldr	r3, [r3, #20]
 80025fc:	00db      	lsls	r3, r3, #3
 80025fe:	4927      	ldr	r1, [pc, #156]	; (800269c <HAL_RCC_OscConfig+0x26c>)
 8002600:	4313      	orrs	r3, r2
 8002602:	600b      	str	r3, [r1, #0]
 8002604:	e015      	b.n	8002632 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002606:	4b26      	ldr	r3, [pc, #152]	; (80026a0 <HAL_RCC_OscConfig+0x270>)
 8002608:	2200      	movs	r2, #0
 800260a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800260c:	f7fe fd2e 	bl	800106c <HAL_GetTick>
 8002610:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002612:	e008      	b.n	8002626 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002614:	f7fe fd2a 	bl	800106c <HAL_GetTick>
 8002618:	4602      	mov	r2, r0
 800261a:	693b      	ldr	r3, [r7, #16]
 800261c:	1ad3      	subs	r3, r2, r3
 800261e:	2b02      	cmp	r3, #2
 8002620:	d901      	bls.n	8002626 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002622:	2303      	movs	r3, #3
 8002624:	e17a      	b.n	800291c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002626:	4b1d      	ldr	r3, [pc, #116]	; (800269c <HAL_RCC_OscConfig+0x26c>)
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	f003 0302 	and.w	r3, r3, #2
 800262e:	2b00      	cmp	r3, #0
 8002630:	d1f0      	bne.n	8002614 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	f003 0308 	and.w	r3, r3, #8
 800263a:	2b00      	cmp	r3, #0
 800263c:	d03a      	beq.n	80026b4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	699b      	ldr	r3, [r3, #24]
 8002642:	2b00      	cmp	r3, #0
 8002644:	d019      	beq.n	800267a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002646:	4b17      	ldr	r3, [pc, #92]	; (80026a4 <HAL_RCC_OscConfig+0x274>)
 8002648:	2201      	movs	r2, #1
 800264a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800264c:	f7fe fd0e 	bl	800106c <HAL_GetTick>
 8002650:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002652:	e008      	b.n	8002666 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002654:	f7fe fd0a 	bl	800106c <HAL_GetTick>
 8002658:	4602      	mov	r2, r0
 800265a:	693b      	ldr	r3, [r7, #16]
 800265c:	1ad3      	subs	r3, r2, r3
 800265e:	2b02      	cmp	r3, #2
 8002660:	d901      	bls.n	8002666 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002662:	2303      	movs	r3, #3
 8002664:	e15a      	b.n	800291c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002666:	4b0d      	ldr	r3, [pc, #52]	; (800269c <HAL_RCC_OscConfig+0x26c>)
 8002668:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800266a:	f003 0302 	and.w	r3, r3, #2
 800266e:	2b00      	cmp	r3, #0
 8002670:	d0f0      	beq.n	8002654 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002672:	2001      	movs	r0, #1
 8002674:	f000 fada 	bl	8002c2c <RCC_Delay>
 8002678:	e01c      	b.n	80026b4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800267a:	4b0a      	ldr	r3, [pc, #40]	; (80026a4 <HAL_RCC_OscConfig+0x274>)
 800267c:	2200      	movs	r2, #0
 800267e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002680:	f7fe fcf4 	bl	800106c <HAL_GetTick>
 8002684:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002686:	e00f      	b.n	80026a8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002688:	f7fe fcf0 	bl	800106c <HAL_GetTick>
 800268c:	4602      	mov	r2, r0
 800268e:	693b      	ldr	r3, [r7, #16]
 8002690:	1ad3      	subs	r3, r2, r3
 8002692:	2b02      	cmp	r3, #2
 8002694:	d908      	bls.n	80026a8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002696:	2303      	movs	r3, #3
 8002698:	e140      	b.n	800291c <HAL_RCC_OscConfig+0x4ec>
 800269a:	bf00      	nop
 800269c:	40021000 	.word	0x40021000
 80026a0:	42420000 	.word	0x42420000
 80026a4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80026a8:	4b9e      	ldr	r3, [pc, #632]	; (8002924 <HAL_RCC_OscConfig+0x4f4>)
 80026aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026ac:	f003 0302 	and.w	r3, r3, #2
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d1e9      	bne.n	8002688 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	f003 0304 	and.w	r3, r3, #4
 80026bc:	2b00      	cmp	r3, #0
 80026be:	f000 80a6 	beq.w	800280e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80026c2:	2300      	movs	r3, #0
 80026c4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80026c6:	4b97      	ldr	r3, [pc, #604]	; (8002924 <HAL_RCC_OscConfig+0x4f4>)
 80026c8:	69db      	ldr	r3, [r3, #28]
 80026ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d10d      	bne.n	80026ee <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80026d2:	4b94      	ldr	r3, [pc, #592]	; (8002924 <HAL_RCC_OscConfig+0x4f4>)
 80026d4:	69db      	ldr	r3, [r3, #28]
 80026d6:	4a93      	ldr	r2, [pc, #588]	; (8002924 <HAL_RCC_OscConfig+0x4f4>)
 80026d8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80026dc:	61d3      	str	r3, [r2, #28]
 80026de:	4b91      	ldr	r3, [pc, #580]	; (8002924 <HAL_RCC_OscConfig+0x4f4>)
 80026e0:	69db      	ldr	r3, [r3, #28]
 80026e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80026e6:	60bb      	str	r3, [r7, #8]
 80026e8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80026ea:	2301      	movs	r3, #1
 80026ec:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026ee:	4b8e      	ldr	r3, [pc, #568]	; (8002928 <HAL_RCC_OscConfig+0x4f8>)
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d118      	bne.n	800272c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80026fa:	4b8b      	ldr	r3, [pc, #556]	; (8002928 <HAL_RCC_OscConfig+0x4f8>)
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	4a8a      	ldr	r2, [pc, #552]	; (8002928 <HAL_RCC_OscConfig+0x4f8>)
 8002700:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002704:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002706:	f7fe fcb1 	bl	800106c <HAL_GetTick>
 800270a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800270c:	e008      	b.n	8002720 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800270e:	f7fe fcad 	bl	800106c <HAL_GetTick>
 8002712:	4602      	mov	r2, r0
 8002714:	693b      	ldr	r3, [r7, #16]
 8002716:	1ad3      	subs	r3, r2, r3
 8002718:	2b64      	cmp	r3, #100	; 0x64
 800271a:	d901      	bls.n	8002720 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800271c:	2303      	movs	r3, #3
 800271e:	e0fd      	b.n	800291c <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002720:	4b81      	ldr	r3, [pc, #516]	; (8002928 <HAL_RCC_OscConfig+0x4f8>)
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002728:	2b00      	cmp	r3, #0
 800272a:	d0f0      	beq.n	800270e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	68db      	ldr	r3, [r3, #12]
 8002730:	2b01      	cmp	r3, #1
 8002732:	d106      	bne.n	8002742 <HAL_RCC_OscConfig+0x312>
 8002734:	4b7b      	ldr	r3, [pc, #492]	; (8002924 <HAL_RCC_OscConfig+0x4f4>)
 8002736:	6a1b      	ldr	r3, [r3, #32]
 8002738:	4a7a      	ldr	r2, [pc, #488]	; (8002924 <HAL_RCC_OscConfig+0x4f4>)
 800273a:	f043 0301 	orr.w	r3, r3, #1
 800273e:	6213      	str	r3, [r2, #32]
 8002740:	e02d      	b.n	800279e <HAL_RCC_OscConfig+0x36e>
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	68db      	ldr	r3, [r3, #12]
 8002746:	2b00      	cmp	r3, #0
 8002748:	d10c      	bne.n	8002764 <HAL_RCC_OscConfig+0x334>
 800274a:	4b76      	ldr	r3, [pc, #472]	; (8002924 <HAL_RCC_OscConfig+0x4f4>)
 800274c:	6a1b      	ldr	r3, [r3, #32]
 800274e:	4a75      	ldr	r2, [pc, #468]	; (8002924 <HAL_RCC_OscConfig+0x4f4>)
 8002750:	f023 0301 	bic.w	r3, r3, #1
 8002754:	6213      	str	r3, [r2, #32]
 8002756:	4b73      	ldr	r3, [pc, #460]	; (8002924 <HAL_RCC_OscConfig+0x4f4>)
 8002758:	6a1b      	ldr	r3, [r3, #32]
 800275a:	4a72      	ldr	r2, [pc, #456]	; (8002924 <HAL_RCC_OscConfig+0x4f4>)
 800275c:	f023 0304 	bic.w	r3, r3, #4
 8002760:	6213      	str	r3, [r2, #32]
 8002762:	e01c      	b.n	800279e <HAL_RCC_OscConfig+0x36e>
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	68db      	ldr	r3, [r3, #12]
 8002768:	2b05      	cmp	r3, #5
 800276a:	d10c      	bne.n	8002786 <HAL_RCC_OscConfig+0x356>
 800276c:	4b6d      	ldr	r3, [pc, #436]	; (8002924 <HAL_RCC_OscConfig+0x4f4>)
 800276e:	6a1b      	ldr	r3, [r3, #32]
 8002770:	4a6c      	ldr	r2, [pc, #432]	; (8002924 <HAL_RCC_OscConfig+0x4f4>)
 8002772:	f043 0304 	orr.w	r3, r3, #4
 8002776:	6213      	str	r3, [r2, #32]
 8002778:	4b6a      	ldr	r3, [pc, #424]	; (8002924 <HAL_RCC_OscConfig+0x4f4>)
 800277a:	6a1b      	ldr	r3, [r3, #32]
 800277c:	4a69      	ldr	r2, [pc, #420]	; (8002924 <HAL_RCC_OscConfig+0x4f4>)
 800277e:	f043 0301 	orr.w	r3, r3, #1
 8002782:	6213      	str	r3, [r2, #32]
 8002784:	e00b      	b.n	800279e <HAL_RCC_OscConfig+0x36e>
 8002786:	4b67      	ldr	r3, [pc, #412]	; (8002924 <HAL_RCC_OscConfig+0x4f4>)
 8002788:	6a1b      	ldr	r3, [r3, #32]
 800278a:	4a66      	ldr	r2, [pc, #408]	; (8002924 <HAL_RCC_OscConfig+0x4f4>)
 800278c:	f023 0301 	bic.w	r3, r3, #1
 8002790:	6213      	str	r3, [r2, #32]
 8002792:	4b64      	ldr	r3, [pc, #400]	; (8002924 <HAL_RCC_OscConfig+0x4f4>)
 8002794:	6a1b      	ldr	r3, [r3, #32]
 8002796:	4a63      	ldr	r2, [pc, #396]	; (8002924 <HAL_RCC_OscConfig+0x4f4>)
 8002798:	f023 0304 	bic.w	r3, r3, #4
 800279c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	68db      	ldr	r3, [r3, #12]
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d015      	beq.n	80027d2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80027a6:	f7fe fc61 	bl	800106c <HAL_GetTick>
 80027aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80027ac:	e00a      	b.n	80027c4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80027ae:	f7fe fc5d 	bl	800106c <HAL_GetTick>
 80027b2:	4602      	mov	r2, r0
 80027b4:	693b      	ldr	r3, [r7, #16]
 80027b6:	1ad3      	subs	r3, r2, r3
 80027b8:	f241 3288 	movw	r2, #5000	; 0x1388
 80027bc:	4293      	cmp	r3, r2
 80027be:	d901      	bls.n	80027c4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80027c0:	2303      	movs	r3, #3
 80027c2:	e0ab      	b.n	800291c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80027c4:	4b57      	ldr	r3, [pc, #348]	; (8002924 <HAL_RCC_OscConfig+0x4f4>)
 80027c6:	6a1b      	ldr	r3, [r3, #32]
 80027c8:	f003 0302 	and.w	r3, r3, #2
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d0ee      	beq.n	80027ae <HAL_RCC_OscConfig+0x37e>
 80027d0:	e014      	b.n	80027fc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80027d2:	f7fe fc4b 	bl	800106c <HAL_GetTick>
 80027d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80027d8:	e00a      	b.n	80027f0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80027da:	f7fe fc47 	bl	800106c <HAL_GetTick>
 80027de:	4602      	mov	r2, r0
 80027e0:	693b      	ldr	r3, [r7, #16]
 80027e2:	1ad3      	subs	r3, r2, r3
 80027e4:	f241 3288 	movw	r2, #5000	; 0x1388
 80027e8:	4293      	cmp	r3, r2
 80027ea:	d901      	bls.n	80027f0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80027ec:	2303      	movs	r3, #3
 80027ee:	e095      	b.n	800291c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80027f0:	4b4c      	ldr	r3, [pc, #304]	; (8002924 <HAL_RCC_OscConfig+0x4f4>)
 80027f2:	6a1b      	ldr	r3, [r3, #32]
 80027f4:	f003 0302 	and.w	r3, r3, #2
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d1ee      	bne.n	80027da <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80027fc:	7dfb      	ldrb	r3, [r7, #23]
 80027fe:	2b01      	cmp	r3, #1
 8002800:	d105      	bne.n	800280e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002802:	4b48      	ldr	r3, [pc, #288]	; (8002924 <HAL_RCC_OscConfig+0x4f4>)
 8002804:	69db      	ldr	r3, [r3, #28]
 8002806:	4a47      	ldr	r2, [pc, #284]	; (8002924 <HAL_RCC_OscConfig+0x4f4>)
 8002808:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800280c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	69db      	ldr	r3, [r3, #28]
 8002812:	2b00      	cmp	r3, #0
 8002814:	f000 8081 	beq.w	800291a <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002818:	4b42      	ldr	r3, [pc, #264]	; (8002924 <HAL_RCC_OscConfig+0x4f4>)
 800281a:	685b      	ldr	r3, [r3, #4]
 800281c:	f003 030c 	and.w	r3, r3, #12
 8002820:	2b08      	cmp	r3, #8
 8002822:	d061      	beq.n	80028e8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	69db      	ldr	r3, [r3, #28]
 8002828:	2b02      	cmp	r3, #2
 800282a:	d146      	bne.n	80028ba <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800282c:	4b3f      	ldr	r3, [pc, #252]	; (800292c <HAL_RCC_OscConfig+0x4fc>)
 800282e:	2200      	movs	r2, #0
 8002830:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002832:	f7fe fc1b 	bl	800106c <HAL_GetTick>
 8002836:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002838:	e008      	b.n	800284c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800283a:	f7fe fc17 	bl	800106c <HAL_GetTick>
 800283e:	4602      	mov	r2, r0
 8002840:	693b      	ldr	r3, [r7, #16]
 8002842:	1ad3      	subs	r3, r2, r3
 8002844:	2b02      	cmp	r3, #2
 8002846:	d901      	bls.n	800284c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002848:	2303      	movs	r3, #3
 800284a:	e067      	b.n	800291c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800284c:	4b35      	ldr	r3, [pc, #212]	; (8002924 <HAL_RCC_OscConfig+0x4f4>)
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002854:	2b00      	cmp	r3, #0
 8002856:	d1f0      	bne.n	800283a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	6a1b      	ldr	r3, [r3, #32]
 800285c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002860:	d108      	bne.n	8002874 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002862:	4b30      	ldr	r3, [pc, #192]	; (8002924 <HAL_RCC_OscConfig+0x4f4>)
 8002864:	685b      	ldr	r3, [r3, #4]
 8002866:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	689b      	ldr	r3, [r3, #8]
 800286e:	492d      	ldr	r1, [pc, #180]	; (8002924 <HAL_RCC_OscConfig+0x4f4>)
 8002870:	4313      	orrs	r3, r2
 8002872:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002874:	4b2b      	ldr	r3, [pc, #172]	; (8002924 <HAL_RCC_OscConfig+0x4f4>)
 8002876:	685b      	ldr	r3, [r3, #4]
 8002878:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	6a19      	ldr	r1, [r3, #32]
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002884:	430b      	orrs	r3, r1
 8002886:	4927      	ldr	r1, [pc, #156]	; (8002924 <HAL_RCC_OscConfig+0x4f4>)
 8002888:	4313      	orrs	r3, r2
 800288a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800288c:	4b27      	ldr	r3, [pc, #156]	; (800292c <HAL_RCC_OscConfig+0x4fc>)
 800288e:	2201      	movs	r2, #1
 8002890:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002892:	f7fe fbeb 	bl	800106c <HAL_GetTick>
 8002896:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002898:	e008      	b.n	80028ac <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800289a:	f7fe fbe7 	bl	800106c <HAL_GetTick>
 800289e:	4602      	mov	r2, r0
 80028a0:	693b      	ldr	r3, [r7, #16]
 80028a2:	1ad3      	subs	r3, r2, r3
 80028a4:	2b02      	cmp	r3, #2
 80028a6:	d901      	bls.n	80028ac <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80028a8:	2303      	movs	r3, #3
 80028aa:	e037      	b.n	800291c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80028ac:	4b1d      	ldr	r3, [pc, #116]	; (8002924 <HAL_RCC_OscConfig+0x4f4>)
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d0f0      	beq.n	800289a <HAL_RCC_OscConfig+0x46a>
 80028b8:	e02f      	b.n	800291a <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80028ba:	4b1c      	ldr	r3, [pc, #112]	; (800292c <HAL_RCC_OscConfig+0x4fc>)
 80028bc:	2200      	movs	r2, #0
 80028be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028c0:	f7fe fbd4 	bl	800106c <HAL_GetTick>
 80028c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80028c6:	e008      	b.n	80028da <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028c8:	f7fe fbd0 	bl	800106c <HAL_GetTick>
 80028cc:	4602      	mov	r2, r0
 80028ce:	693b      	ldr	r3, [r7, #16]
 80028d0:	1ad3      	subs	r3, r2, r3
 80028d2:	2b02      	cmp	r3, #2
 80028d4:	d901      	bls.n	80028da <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80028d6:	2303      	movs	r3, #3
 80028d8:	e020      	b.n	800291c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80028da:	4b12      	ldr	r3, [pc, #72]	; (8002924 <HAL_RCC_OscConfig+0x4f4>)
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d1f0      	bne.n	80028c8 <HAL_RCC_OscConfig+0x498>
 80028e6:	e018      	b.n	800291a <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	69db      	ldr	r3, [r3, #28]
 80028ec:	2b01      	cmp	r3, #1
 80028ee:	d101      	bne.n	80028f4 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80028f0:	2301      	movs	r3, #1
 80028f2:	e013      	b.n	800291c <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80028f4:	4b0b      	ldr	r3, [pc, #44]	; (8002924 <HAL_RCC_OscConfig+0x4f4>)
 80028f6:	685b      	ldr	r3, [r3, #4]
 80028f8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	6a1b      	ldr	r3, [r3, #32]
 8002904:	429a      	cmp	r2, r3
 8002906:	d106      	bne.n	8002916 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002912:	429a      	cmp	r2, r3
 8002914:	d001      	beq.n	800291a <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8002916:	2301      	movs	r3, #1
 8002918:	e000      	b.n	800291c <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 800291a:	2300      	movs	r3, #0
}
 800291c:	4618      	mov	r0, r3
 800291e:	3718      	adds	r7, #24
 8002920:	46bd      	mov	sp, r7
 8002922:	bd80      	pop	{r7, pc}
 8002924:	40021000 	.word	0x40021000
 8002928:	40007000 	.word	0x40007000
 800292c:	42420060 	.word	0x42420060

08002930 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002930:	b580      	push	{r7, lr}
 8002932:	b084      	sub	sp, #16
 8002934:	af00      	add	r7, sp, #0
 8002936:	6078      	str	r0, [r7, #4]
 8002938:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	2b00      	cmp	r3, #0
 800293e:	d101      	bne.n	8002944 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002940:	2301      	movs	r3, #1
 8002942:	e0d0      	b.n	8002ae6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002944:	4b6a      	ldr	r3, [pc, #424]	; (8002af0 <HAL_RCC_ClockConfig+0x1c0>)
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	f003 0307 	and.w	r3, r3, #7
 800294c:	683a      	ldr	r2, [r7, #0]
 800294e:	429a      	cmp	r2, r3
 8002950:	d910      	bls.n	8002974 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002952:	4b67      	ldr	r3, [pc, #412]	; (8002af0 <HAL_RCC_ClockConfig+0x1c0>)
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	f023 0207 	bic.w	r2, r3, #7
 800295a:	4965      	ldr	r1, [pc, #404]	; (8002af0 <HAL_RCC_ClockConfig+0x1c0>)
 800295c:	683b      	ldr	r3, [r7, #0]
 800295e:	4313      	orrs	r3, r2
 8002960:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002962:	4b63      	ldr	r3, [pc, #396]	; (8002af0 <HAL_RCC_ClockConfig+0x1c0>)
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	f003 0307 	and.w	r3, r3, #7
 800296a:	683a      	ldr	r2, [r7, #0]
 800296c:	429a      	cmp	r2, r3
 800296e:	d001      	beq.n	8002974 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002970:	2301      	movs	r3, #1
 8002972:	e0b8      	b.n	8002ae6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	f003 0302 	and.w	r3, r3, #2
 800297c:	2b00      	cmp	r3, #0
 800297e:	d020      	beq.n	80029c2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	f003 0304 	and.w	r3, r3, #4
 8002988:	2b00      	cmp	r3, #0
 800298a:	d005      	beq.n	8002998 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800298c:	4b59      	ldr	r3, [pc, #356]	; (8002af4 <HAL_RCC_ClockConfig+0x1c4>)
 800298e:	685b      	ldr	r3, [r3, #4]
 8002990:	4a58      	ldr	r2, [pc, #352]	; (8002af4 <HAL_RCC_ClockConfig+0x1c4>)
 8002992:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002996:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	f003 0308 	and.w	r3, r3, #8
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d005      	beq.n	80029b0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80029a4:	4b53      	ldr	r3, [pc, #332]	; (8002af4 <HAL_RCC_ClockConfig+0x1c4>)
 80029a6:	685b      	ldr	r3, [r3, #4]
 80029a8:	4a52      	ldr	r2, [pc, #328]	; (8002af4 <HAL_RCC_ClockConfig+0x1c4>)
 80029aa:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80029ae:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80029b0:	4b50      	ldr	r3, [pc, #320]	; (8002af4 <HAL_RCC_ClockConfig+0x1c4>)
 80029b2:	685b      	ldr	r3, [r3, #4]
 80029b4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	689b      	ldr	r3, [r3, #8]
 80029bc:	494d      	ldr	r1, [pc, #308]	; (8002af4 <HAL_RCC_ClockConfig+0x1c4>)
 80029be:	4313      	orrs	r3, r2
 80029c0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	f003 0301 	and.w	r3, r3, #1
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d040      	beq.n	8002a50 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	685b      	ldr	r3, [r3, #4]
 80029d2:	2b01      	cmp	r3, #1
 80029d4:	d107      	bne.n	80029e6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80029d6:	4b47      	ldr	r3, [pc, #284]	; (8002af4 <HAL_RCC_ClockConfig+0x1c4>)
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d115      	bne.n	8002a0e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80029e2:	2301      	movs	r3, #1
 80029e4:	e07f      	b.n	8002ae6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	685b      	ldr	r3, [r3, #4]
 80029ea:	2b02      	cmp	r3, #2
 80029ec:	d107      	bne.n	80029fe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80029ee:	4b41      	ldr	r3, [pc, #260]	; (8002af4 <HAL_RCC_ClockConfig+0x1c4>)
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d109      	bne.n	8002a0e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80029fa:	2301      	movs	r3, #1
 80029fc:	e073      	b.n	8002ae6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80029fe:	4b3d      	ldr	r3, [pc, #244]	; (8002af4 <HAL_RCC_ClockConfig+0x1c4>)
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	f003 0302 	and.w	r3, r3, #2
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d101      	bne.n	8002a0e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002a0a:	2301      	movs	r3, #1
 8002a0c:	e06b      	b.n	8002ae6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002a0e:	4b39      	ldr	r3, [pc, #228]	; (8002af4 <HAL_RCC_ClockConfig+0x1c4>)
 8002a10:	685b      	ldr	r3, [r3, #4]
 8002a12:	f023 0203 	bic.w	r2, r3, #3
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	685b      	ldr	r3, [r3, #4]
 8002a1a:	4936      	ldr	r1, [pc, #216]	; (8002af4 <HAL_RCC_ClockConfig+0x1c4>)
 8002a1c:	4313      	orrs	r3, r2
 8002a1e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002a20:	f7fe fb24 	bl	800106c <HAL_GetTick>
 8002a24:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a26:	e00a      	b.n	8002a3e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a28:	f7fe fb20 	bl	800106c <HAL_GetTick>
 8002a2c:	4602      	mov	r2, r0
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	1ad3      	subs	r3, r2, r3
 8002a32:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a36:	4293      	cmp	r3, r2
 8002a38:	d901      	bls.n	8002a3e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002a3a:	2303      	movs	r3, #3
 8002a3c:	e053      	b.n	8002ae6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a3e:	4b2d      	ldr	r3, [pc, #180]	; (8002af4 <HAL_RCC_ClockConfig+0x1c4>)
 8002a40:	685b      	ldr	r3, [r3, #4]
 8002a42:	f003 020c 	and.w	r2, r3, #12
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	685b      	ldr	r3, [r3, #4]
 8002a4a:	009b      	lsls	r3, r3, #2
 8002a4c:	429a      	cmp	r2, r3
 8002a4e:	d1eb      	bne.n	8002a28 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002a50:	4b27      	ldr	r3, [pc, #156]	; (8002af0 <HAL_RCC_ClockConfig+0x1c0>)
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	f003 0307 	and.w	r3, r3, #7
 8002a58:	683a      	ldr	r2, [r7, #0]
 8002a5a:	429a      	cmp	r2, r3
 8002a5c:	d210      	bcs.n	8002a80 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a5e:	4b24      	ldr	r3, [pc, #144]	; (8002af0 <HAL_RCC_ClockConfig+0x1c0>)
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	f023 0207 	bic.w	r2, r3, #7
 8002a66:	4922      	ldr	r1, [pc, #136]	; (8002af0 <HAL_RCC_ClockConfig+0x1c0>)
 8002a68:	683b      	ldr	r3, [r7, #0]
 8002a6a:	4313      	orrs	r3, r2
 8002a6c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a6e:	4b20      	ldr	r3, [pc, #128]	; (8002af0 <HAL_RCC_ClockConfig+0x1c0>)
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	f003 0307 	and.w	r3, r3, #7
 8002a76:	683a      	ldr	r2, [r7, #0]
 8002a78:	429a      	cmp	r2, r3
 8002a7a:	d001      	beq.n	8002a80 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002a7c:	2301      	movs	r3, #1
 8002a7e:	e032      	b.n	8002ae6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	f003 0304 	and.w	r3, r3, #4
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d008      	beq.n	8002a9e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002a8c:	4b19      	ldr	r3, [pc, #100]	; (8002af4 <HAL_RCC_ClockConfig+0x1c4>)
 8002a8e:	685b      	ldr	r3, [r3, #4]
 8002a90:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	68db      	ldr	r3, [r3, #12]
 8002a98:	4916      	ldr	r1, [pc, #88]	; (8002af4 <HAL_RCC_ClockConfig+0x1c4>)
 8002a9a:	4313      	orrs	r3, r2
 8002a9c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	f003 0308 	and.w	r3, r3, #8
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d009      	beq.n	8002abe <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002aaa:	4b12      	ldr	r3, [pc, #72]	; (8002af4 <HAL_RCC_ClockConfig+0x1c4>)
 8002aac:	685b      	ldr	r3, [r3, #4]
 8002aae:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	691b      	ldr	r3, [r3, #16]
 8002ab6:	00db      	lsls	r3, r3, #3
 8002ab8:	490e      	ldr	r1, [pc, #56]	; (8002af4 <HAL_RCC_ClockConfig+0x1c4>)
 8002aba:	4313      	orrs	r3, r2
 8002abc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002abe:	f000 f821 	bl	8002b04 <HAL_RCC_GetSysClockFreq>
 8002ac2:	4601      	mov	r1, r0
 8002ac4:	4b0b      	ldr	r3, [pc, #44]	; (8002af4 <HAL_RCC_ClockConfig+0x1c4>)
 8002ac6:	685b      	ldr	r3, [r3, #4]
 8002ac8:	091b      	lsrs	r3, r3, #4
 8002aca:	f003 030f 	and.w	r3, r3, #15
 8002ace:	4a0a      	ldr	r2, [pc, #40]	; (8002af8 <HAL_RCC_ClockConfig+0x1c8>)
 8002ad0:	5cd3      	ldrb	r3, [r2, r3]
 8002ad2:	fa21 f303 	lsr.w	r3, r1, r3
 8002ad6:	4a09      	ldr	r2, [pc, #36]	; (8002afc <HAL_RCC_ClockConfig+0x1cc>)
 8002ad8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002ada:	4b09      	ldr	r3, [pc, #36]	; (8002b00 <HAL_RCC_ClockConfig+0x1d0>)
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	4618      	mov	r0, r3
 8002ae0:	f7fe fa82 	bl	8000fe8 <HAL_InitTick>

  return HAL_OK;
 8002ae4:	2300      	movs	r3, #0
}
 8002ae6:	4618      	mov	r0, r3
 8002ae8:	3710      	adds	r7, #16
 8002aea:	46bd      	mov	sp, r7
 8002aec:	bd80      	pop	{r7, pc}
 8002aee:	bf00      	nop
 8002af0:	40022000 	.word	0x40022000
 8002af4:	40021000 	.word	0x40021000
 8002af8:	08007bc4 	.word	0x08007bc4
 8002afc:	20000004 	.word	0x20000004
 8002b00:	20000008 	.word	0x20000008

08002b04 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002b04:	b490      	push	{r4, r7}
 8002b06:	b08a      	sub	sp, #40	; 0x28
 8002b08:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002b0a:	4b2a      	ldr	r3, [pc, #168]	; (8002bb4 <HAL_RCC_GetSysClockFreq+0xb0>)
 8002b0c:	1d3c      	adds	r4, r7, #4
 8002b0e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002b10:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8002b14:	4b28      	ldr	r3, [pc, #160]	; (8002bb8 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002b16:	881b      	ldrh	r3, [r3, #0]
 8002b18:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002b1a:	2300      	movs	r3, #0
 8002b1c:	61fb      	str	r3, [r7, #28]
 8002b1e:	2300      	movs	r3, #0
 8002b20:	61bb      	str	r3, [r7, #24]
 8002b22:	2300      	movs	r3, #0
 8002b24:	627b      	str	r3, [r7, #36]	; 0x24
 8002b26:	2300      	movs	r3, #0
 8002b28:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8002b2a:	2300      	movs	r3, #0
 8002b2c:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002b2e:	4b23      	ldr	r3, [pc, #140]	; (8002bbc <HAL_RCC_GetSysClockFreq+0xb8>)
 8002b30:	685b      	ldr	r3, [r3, #4]
 8002b32:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002b34:	69fb      	ldr	r3, [r7, #28]
 8002b36:	f003 030c 	and.w	r3, r3, #12
 8002b3a:	2b04      	cmp	r3, #4
 8002b3c:	d002      	beq.n	8002b44 <HAL_RCC_GetSysClockFreq+0x40>
 8002b3e:	2b08      	cmp	r3, #8
 8002b40:	d003      	beq.n	8002b4a <HAL_RCC_GetSysClockFreq+0x46>
 8002b42:	e02d      	b.n	8002ba0 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002b44:	4b1e      	ldr	r3, [pc, #120]	; (8002bc0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002b46:	623b      	str	r3, [r7, #32]
      break;
 8002b48:	e02d      	b.n	8002ba6 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002b4a:	69fb      	ldr	r3, [r7, #28]
 8002b4c:	0c9b      	lsrs	r3, r3, #18
 8002b4e:	f003 030f 	and.w	r3, r3, #15
 8002b52:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002b56:	4413      	add	r3, r2
 8002b58:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8002b5c:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002b5e:	69fb      	ldr	r3, [r7, #28]
 8002b60:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d013      	beq.n	8002b90 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002b68:	4b14      	ldr	r3, [pc, #80]	; (8002bbc <HAL_RCC_GetSysClockFreq+0xb8>)
 8002b6a:	685b      	ldr	r3, [r3, #4]
 8002b6c:	0c5b      	lsrs	r3, r3, #17
 8002b6e:	f003 0301 	and.w	r3, r3, #1
 8002b72:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002b76:	4413      	add	r3, r2
 8002b78:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002b7c:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002b7e:	697b      	ldr	r3, [r7, #20]
 8002b80:	4a0f      	ldr	r2, [pc, #60]	; (8002bc0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002b82:	fb02 f203 	mul.w	r2, r2, r3
 8002b86:	69bb      	ldr	r3, [r7, #24]
 8002b88:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b8c:	627b      	str	r3, [r7, #36]	; 0x24
 8002b8e:	e004      	b.n	8002b9a <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002b90:	697b      	ldr	r3, [r7, #20]
 8002b92:	4a0c      	ldr	r2, [pc, #48]	; (8002bc4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002b94:	fb02 f303 	mul.w	r3, r2, r3
 8002b98:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8002b9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b9c:	623b      	str	r3, [r7, #32]
      break;
 8002b9e:	e002      	b.n	8002ba6 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002ba0:	4b07      	ldr	r3, [pc, #28]	; (8002bc0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002ba2:	623b      	str	r3, [r7, #32]
      break;
 8002ba4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002ba6:	6a3b      	ldr	r3, [r7, #32]
}
 8002ba8:	4618      	mov	r0, r3
 8002baa:	3728      	adds	r7, #40	; 0x28
 8002bac:	46bd      	mov	sp, r7
 8002bae:	bc90      	pop	{r4, r7}
 8002bb0:	4770      	bx	lr
 8002bb2:	bf00      	nop
 8002bb4:	08007b68 	.word	0x08007b68
 8002bb8:	08007b78 	.word	0x08007b78
 8002bbc:	40021000 	.word	0x40021000
 8002bc0:	007a1200 	.word	0x007a1200
 8002bc4:	003d0900 	.word	0x003d0900

08002bc8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002bc8:	b480      	push	{r7}
 8002bca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002bcc:	4b02      	ldr	r3, [pc, #8]	; (8002bd8 <HAL_RCC_GetHCLKFreq+0x10>)
 8002bce:	681b      	ldr	r3, [r3, #0]
}
 8002bd0:	4618      	mov	r0, r3
 8002bd2:	46bd      	mov	sp, r7
 8002bd4:	bc80      	pop	{r7}
 8002bd6:	4770      	bx	lr
 8002bd8:	20000004 	.word	0x20000004

08002bdc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002bdc:	b580      	push	{r7, lr}
 8002bde:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002be0:	f7ff fff2 	bl	8002bc8 <HAL_RCC_GetHCLKFreq>
 8002be4:	4601      	mov	r1, r0
 8002be6:	4b05      	ldr	r3, [pc, #20]	; (8002bfc <HAL_RCC_GetPCLK1Freq+0x20>)
 8002be8:	685b      	ldr	r3, [r3, #4]
 8002bea:	0a1b      	lsrs	r3, r3, #8
 8002bec:	f003 0307 	and.w	r3, r3, #7
 8002bf0:	4a03      	ldr	r2, [pc, #12]	; (8002c00 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002bf2:	5cd3      	ldrb	r3, [r2, r3]
 8002bf4:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002bf8:	4618      	mov	r0, r3
 8002bfa:	bd80      	pop	{r7, pc}
 8002bfc:	40021000 	.word	0x40021000
 8002c00:	08007bd4 	.word	0x08007bd4

08002c04 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002c04:	b580      	push	{r7, lr}
 8002c06:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002c08:	f7ff ffde 	bl	8002bc8 <HAL_RCC_GetHCLKFreq>
 8002c0c:	4601      	mov	r1, r0
 8002c0e:	4b05      	ldr	r3, [pc, #20]	; (8002c24 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002c10:	685b      	ldr	r3, [r3, #4]
 8002c12:	0adb      	lsrs	r3, r3, #11
 8002c14:	f003 0307 	and.w	r3, r3, #7
 8002c18:	4a03      	ldr	r2, [pc, #12]	; (8002c28 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002c1a:	5cd3      	ldrb	r3, [r2, r3]
 8002c1c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002c20:	4618      	mov	r0, r3
 8002c22:	bd80      	pop	{r7, pc}
 8002c24:	40021000 	.word	0x40021000
 8002c28:	08007bd4 	.word	0x08007bd4

08002c2c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002c2c:	b480      	push	{r7}
 8002c2e:	b085      	sub	sp, #20
 8002c30:	af00      	add	r7, sp, #0
 8002c32:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002c34:	4b0a      	ldr	r3, [pc, #40]	; (8002c60 <RCC_Delay+0x34>)
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	4a0a      	ldr	r2, [pc, #40]	; (8002c64 <RCC_Delay+0x38>)
 8002c3a:	fba2 2303 	umull	r2, r3, r2, r3
 8002c3e:	0a5b      	lsrs	r3, r3, #9
 8002c40:	687a      	ldr	r2, [r7, #4]
 8002c42:	fb02 f303 	mul.w	r3, r2, r3
 8002c46:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002c48:	bf00      	nop
  }
  while (Delay --);
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	1e5a      	subs	r2, r3, #1
 8002c4e:	60fa      	str	r2, [r7, #12]
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d1f9      	bne.n	8002c48 <RCC_Delay+0x1c>
}
 8002c54:	bf00      	nop
 8002c56:	3714      	adds	r7, #20
 8002c58:	46bd      	mov	sp, r7
 8002c5a:	bc80      	pop	{r7}
 8002c5c:	4770      	bx	lr
 8002c5e:	bf00      	nop
 8002c60:	20000004 	.word	0x20000004
 8002c64:	10624dd3 	.word	0x10624dd3

08002c68 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002c68:	b580      	push	{r7, lr}
 8002c6a:	b086      	sub	sp, #24
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8002c70:	2300      	movs	r3, #0
 8002c72:	613b      	str	r3, [r7, #16]
 8002c74:	2300      	movs	r3, #0
 8002c76:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	f003 0301 	and.w	r3, r3, #1
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d07d      	beq.n	8002d80 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8002c84:	2300      	movs	r3, #0
 8002c86:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002c88:	4b4f      	ldr	r3, [pc, #316]	; (8002dc8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002c8a:	69db      	ldr	r3, [r3, #28]
 8002c8c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d10d      	bne.n	8002cb0 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002c94:	4b4c      	ldr	r3, [pc, #304]	; (8002dc8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002c96:	69db      	ldr	r3, [r3, #28]
 8002c98:	4a4b      	ldr	r2, [pc, #300]	; (8002dc8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002c9a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002c9e:	61d3      	str	r3, [r2, #28]
 8002ca0:	4b49      	ldr	r3, [pc, #292]	; (8002dc8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002ca2:	69db      	ldr	r3, [r3, #28]
 8002ca4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ca8:	60bb      	str	r3, [r7, #8]
 8002caa:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002cac:	2301      	movs	r3, #1
 8002cae:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002cb0:	4b46      	ldr	r3, [pc, #280]	; (8002dcc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d118      	bne.n	8002cee <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002cbc:	4b43      	ldr	r3, [pc, #268]	; (8002dcc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	4a42      	ldr	r2, [pc, #264]	; (8002dcc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002cc2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002cc6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002cc8:	f7fe f9d0 	bl	800106c <HAL_GetTick>
 8002ccc:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002cce:	e008      	b.n	8002ce2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002cd0:	f7fe f9cc 	bl	800106c <HAL_GetTick>
 8002cd4:	4602      	mov	r2, r0
 8002cd6:	693b      	ldr	r3, [r7, #16]
 8002cd8:	1ad3      	subs	r3, r2, r3
 8002cda:	2b64      	cmp	r3, #100	; 0x64
 8002cdc:	d901      	bls.n	8002ce2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8002cde:	2303      	movs	r3, #3
 8002ce0:	e06d      	b.n	8002dbe <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ce2:	4b3a      	ldr	r3, [pc, #232]	; (8002dcc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d0f0      	beq.n	8002cd0 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002cee:	4b36      	ldr	r3, [pc, #216]	; (8002dc8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002cf0:	6a1b      	ldr	r3, [r3, #32]
 8002cf2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002cf6:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d02e      	beq.n	8002d5c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	685b      	ldr	r3, [r3, #4]
 8002d02:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002d06:	68fa      	ldr	r2, [r7, #12]
 8002d08:	429a      	cmp	r2, r3
 8002d0a:	d027      	beq.n	8002d5c <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002d0c:	4b2e      	ldr	r3, [pc, #184]	; (8002dc8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002d0e:	6a1b      	ldr	r3, [r3, #32]
 8002d10:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002d14:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002d16:	4b2e      	ldr	r3, [pc, #184]	; (8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002d18:	2201      	movs	r2, #1
 8002d1a:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002d1c:	4b2c      	ldr	r3, [pc, #176]	; (8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002d1e:	2200      	movs	r2, #0
 8002d20:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002d22:	4a29      	ldr	r2, [pc, #164]	; (8002dc8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	f003 0301 	and.w	r3, r3, #1
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d014      	beq.n	8002d5c <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d32:	f7fe f99b 	bl	800106c <HAL_GetTick>
 8002d36:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d38:	e00a      	b.n	8002d50 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d3a:	f7fe f997 	bl	800106c <HAL_GetTick>
 8002d3e:	4602      	mov	r2, r0
 8002d40:	693b      	ldr	r3, [r7, #16]
 8002d42:	1ad3      	subs	r3, r2, r3
 8002d44:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d48:	4293      	cmp	r3, r2
 8002d4a:	d901      	bls.n	8002d50 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8002d4c:	2303      	movs	r3, #3
 8002d4e:	e036      	b.n	8002dbe <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d50:	4b1d      	ldr	r3, [pc, #116]	; (8002dc8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002d52:	6a1b      	ldr	r3, [r3, #32]
 8002d54:	f003 0302 	and.w	r3, r3, #2
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d0ee      	beq.n	8002d3a <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002d5c:	4b1a      	ldr	r3, [pc, #104]	; (8002dc8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002d5e:	6a1b      	ldr	r3, [r3, #32]
 8002d60:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	685b      	ldr	r3, [r3, #4]
 8002d68:	4917      	ldr	r1, [pc, #92]	; (8002dc8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002d6a:	4313      	orrs	r3, r2
 8002d6c:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002d6e:	7dfb      	ldrb	r3, [r7, #23]
 8002d70:	2b01      	cmp	r3, #1
 8002d72:	d105      	bne.n	8002d80 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002d74:	4b14      	ldr	r3, [pc, #80]	; (8002dc8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002d76:	69db      	ldr	r3, [r3, #28]
 8002d78:	4a13      	ldr	r2, [pc, #76]	; (8002dc8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002d7a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002d7e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	f003 0302 	and.w	r3, r3, #2
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d008      	beq.n	8002d9e <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002d8c:	4b0e      	ldr	r3, [pc, #56]	; (8002dc8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002d8e:	685b      	ldr	r3, [r3, #4]
 8002d90:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	689b      	ldr	r3, [r3, #8]
 8002d98:	490b      	ldr	r1, [pc, #44]	; (8002dc8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002d9a:	4313      	orrs	r3, r2
 8002d9c:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	f003 0310 	and.w	r3, r3, #16
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d008      	beq.n	8002dbc <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002daa:	4b07      	ldr	r3, [pc, #28]	; (8002dc8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002dac:	685b      	ldr	r3, [r3, #4]
 8002dae:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	68db      	ldr	r3, [r3, #12]
 8002db6:	4904      	ldr	r1, [pc, #16]	; (8002dc8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002db8:	4313      	orrs	r3, r2
 8002dba:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8002dbc:	2300      	movs	r3, #0
}
 8002dbe:	4618      	mov	r0, r3
 8002dc0:	3718      	adds	r7, #24
 8002dc2:	46bd      	mov	sp, r7
 8002dc4:	bd80      	pop	{r7, pc}
 8002dc6:	bf00      	nop
 8002dc8:	40021000 	.word	0x40021000
 8002dcc:	40007000 	.word	0x40007000
 8002dd0:	42420440 	.word	0x42420440

08002dd4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002dd4:	b580      	push	{r7, lr}
 8002dd6:	b082      	sub	sp, #8
 8002dd8:	af00      	add	r7, sp, #0
 8002dda:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d101      	bne.n	8002de6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002de2:	2301      	movs	r3, #1
 8002de4:	e01d      	b.n	8002e22 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002dec:	b2db      	uxtb	r3, r3
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d106      	bne.n	8002e00 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	2200      	movs	r2, #0
 8002df6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002dfa:	6878      	ldr	r0, [r7, #4]
 8002dfc:	f7fd feb2 	bl	8000b64 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	2202      	movs	r2, #2
 8002e04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681a      	ldr	r2, [r3, #0]
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	3304      	adds	r3, #4
 8002e10:	4619      	mov	r1, r3
 8002e12:	4610      	mov	r0, r2
 8002e14:	f000 f902 	bl	800301c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	2201      	movs	r2, #1
 8002e1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002e20:	2300      	movs	r3, #0
}
 8002e22:	4618      	mov	r0, r3
 8002e24:	3708      	adds	r7, #8
 8002e26:	46bd      	mov	sp, r7
 8002e28:	bd80      	pop	{r7, pc}
	...

08002e2c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002e2c:	b580      	push	{r7, lr}
 8002e2e:	b084      	sub	sp, #16
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	6078      	str	r0, [r7, #4]
 8002e34:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	2201      	movs	r2, #1
 8002e3c:	6839      	ldr	r1, [r7, #0]
 8002e3e:	4618      	mov	r0, r3
 8002e40:	f000 fad6 	bl	80033f0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	4a10      	ldr	r2, [pc, #64]	; (8002e8c <HAL_TIM_PWM_Start+0x60>)
 8002e4a:	4293      	cmp	r3, r2
 8002e4c:	d107      	bne.n	8002e5e <HAL_TIM_PWM_Start+0x32>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002e5c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	689b      	ldr	r3, [r3, #8]
 8002e64:	f003 0307 	and.w	r3, r3, #7
 8002e68:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	2b06      	cmp	r3, #6
 8002e6e:	d007      	beq.n	8002e80 <HAL_TIM_PWM_Start+0x54>
  {
    __HAL_TIM_ENABLE(htim);
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	681a      	ldr	r2, [r3, #0]
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	f042 0201 	orr.w	r2, r2, #1
 8002e7e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002e80:	2300      	movs	r3, #0
}
 8002e82:	4618      	mov	r0, r3
 8002e84:	3710      	adds	r7, #16
 8002e86:	46bd      	mov	sp, r7
 8002e88:	bd80      	pop	{r7, pc}
 8002e8a:	bf00      	nop
 8002e8c:	40012c00 	.word	0x40012c00

08002e90 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002e90:	b580      	push	{r7, lr}
 8002e92:	b084      	sub	sp, #16
 8002e94:	af00      	add	r7, sp, #0
 8002e96:	60f8      	str	r0, [r7, #12]
 8002e98:	60b9      	str	r1, [r7, #8]
 8002e9a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002ea2:	2b01      	cmp	r3, #1
 8002ea4:	d101      	bne.n	8002eaa <HAL_TIM_PWM_ConfigChannel+0x1a>
 8002ea6:	2302      	movs	r3, #2
 8002ea8:	e0b4      	b.n	8003014 <HAL_TIM_PWM_ConfigChannel+0x184>
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	2201      	movs	r2, #1
 8002eae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	2202      	movs	r2, #2
 8002eb6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	2b0c      	cmp	r3, #12
 8002ebe:	f200 809f 	bhi.w	8003000 <HAL_TIM_PWM_ConfigChannel+0x170>
 8002ec2:	a201      	add	r2, pc, #4	; (adr r2, 8002ec8 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8002ec4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ec8:	08002efd 	.word	0x08002efd
 8002ecc:	08003001 	.word	0x08003001
 8002ed0:	08003001 	.word	0x08003001
 8002ed4:	08003001 	.word	0x08003001
 8002ed8:	08002f3d 	.word	0x08002f3d
 8002edc:	08003001 	.word	0x08003001
 8002ee0:	08003001 	.word	0x08003001
 8002ee4:	08003001 	.word	0x08003001
 8002ee8:	08002f7f 	.word	0x08002f7f
 8002eec:	08003001 	.word	0x08003001
 8002ef0:	08003001 	.word	0x08003001
 8002ef4:	08003001 	.word	0x08003001
 8002ef8:	08002fbf 	.word	0x08002fbf
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	68b9      	ldr	r1, [r7, #8]
 8002f02:	4618      	mov	r0, r3
 8002f04:	f000 f8ec 	bl	80030e0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	699a      	ldr	r2, [r3, #24]
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	f042 0208 	orr.w	r2, r2, #8
 8002f16:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	699a      	ldr	r2, [r3, #24]
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	f022 0204 	bic.w	r2, r2, #4
 8002f26:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	6999      	ldr	r1, [r3, #24]
 8002f2e:	68bb      	ldr	r3, [r7, #8]
 8002f30:	691a      	ldr	r2, [r3, #16]
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	430a      	orrs	r2, r1
 8002f38:	619a      	str	r2, [r3, #24]
      break;
 8002f3a:	e062      	b.n	8003002 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	68b9      	ldr	r1, [r7, #8]
 8002f42:	4618      	mov	r0, r3
 8002f44:	f000 f932 	bl	80031ac <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	699a      	ldr	r2, [r3, #24]
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002f56:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	699a      	ldr	r2, [r3, #24]
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002f66:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	6999      	ldr	r1, [r3, #24]
 8002f6e:	68bb      	ldr	r3, [r7, #8]
 8002f70:	691b      	ldr	r3, [r3, #16]
 8002f72:	021a      	lsls	r2, r3, #8
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	430a      	orrs	r2, r1
 8002f7a:	619a      	str	r2, [r3, #24]
      break;
 8002f7c:	e041      	b.n	8003002 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	68b9      	ldr	r1, [r7, #8]
 8002f84:	4618      	mov	r0, r3
 8002f86:	f000 f97b 	bl	8003280 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	69da      	ldr	r2, [r3, #28]
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	f042 0208 	orr.w	r2, r2, #8
 8002f98:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	69da      	ldr	r2, [r3, #28]
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	f022 0204 	bic.w	r2, r2, #4
 8002fa8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	69d9      	ldr	r1, [r3, #28]
 8002fb0:	68bb      	ldr	r3, [r7, #8]
 8002fb2:	691a      	ldr	r2, [r3, #16]
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	430a      	orrs	r2, r1
 8002fba:	61da      	str	r2, [r3, #28]
      break;
 8002fbc:	e021      	b.n	8003002 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	68b9      	ldr	r1, [r7, #8]
 8002fc4:	4618      	mov	r0, r3
 8002fc6:	f000 f9c5 	bl	8003354 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	69da      	ldr	r2, [r3, #28]
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002fd8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	69da      	ldr	r2, [r3, #28]
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002fe8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	69d9      	ldr	r1, [r3, #28]
 8002ff0:	68bb      	ldr	r3, [r7, #8]
 8002ff2:	691b      	ldr	r3, [r3, #16]
 8002ff4:	021a      	lsls	r2, r3, #8
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	430a      	orrs	r2, r1
 8002ffc:	61da      	str	r2, [r3, #28]
      break;
 8002ffe:	e000      	b.n	8003002 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8003000:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	2201      	movs	r2, #1
 8003006:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	2200      	movs	r2, #0
 800300e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003012:	2300      	movs	r3, #0
}
 8003014:	4618      	mov	r0, r3
 8003016:	3710      	adds	r7, #16
 8003018:	46bd      	mov	sp, r7
 800301a:	bd80      	pop	{r7, pc}

0800301c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800301c:	b480      	push	{r7}
 800301e:	b085      	sub	sp, #20
 8003020:	af00      	add	r7, sp, #0
 8003022:	6078      	str	r0, [r7, #4]
 8003024:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	4a29      	ldr	r2, [pc, #164]	; (80030d4 <TIM_Base_SetConfig+0xb8>)
 8003030:	4293      	cmp	r3, r2
 8003032:	d00b      	beq.n	800304c <TIM_Base_SetConfig+0x30>
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800303a:	d007      	beq.n	800304c <TIM_Base_SetConfig+0x30>
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	4a26      	ldr	r2, [pc, #152]	; (80030d8 <TIM_Base_SetConfig+0xbc>)
 8003040:	4293      	cmp	r3, r2
 8003042:	d003      	beq.n	800304c <TIM_Base_SetConfig+0x30>
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	4a25      	ldr	r2, [pc, #148]	; (80030dc <TIM_Base_SetConfig+0xc0>)
 8003048:	4293      	cmp	r3, r2
 800304a:	d108      	bne.n	800305e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003052:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003054:	683b      	ldr	r3, [r7, #0]
 8003056:	685b      	ldr	r3, [r3, #4]
 8003058:	68fa      	ldr	r2, [r7, #12]
 800305a:	4313      	orrs	r3, r2
 800305c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	4a1c      	ldr	r2, [pc, #112]	; (80030d4 <TIM_Base_SetConfig+0xb8>)
 8003062:	4293      	cmp	r3, r2
 8003064:	d00b      	beq.n	800307e <TIM_Base_SetConfig+0x62>
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800306c:	d007      	beq.n	800307e <TIM_Base_SetConfig+0x62>
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	4a19      	ldr	r2, [pc, #100]	; (80030d8 <TIM_Base_SetConfig+0xbc>)
 8003072:	4293      	cmp	r3, r2
 8003074:	d003      	beq.n	800307e <TIM_Base_SetConfig+0x62>
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	4a18      	ldr	r2, [pc, #96]	; (80030dc <TIM_Base_SetConfig+0xc0>)
 800307a:	4293      	cmp	r3, r2
 800307c:	d108      	bne.n	8003090 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003084:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003086:	683b      	ldr	r3, [r7, #0]
 8003088:	68db      	ldr	r3, [r3, #12]
 800308a:	68fa      	ldr	r2, [r7, #12]
 800308c:	4313      	orrs	r3, r2
 800308e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003096:	683b      	ldr	r3, [r7, #0]
 8003098:	695b      	ldr	r3, [r3, #20]
 800309a:	4313      	orrs	r3, r2
 800309c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	68fa      	ldr	r2, [r7, #12]
 80030a2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80030a4:	683b      	ldr	r3, [r7, #0]
 80030a6:	689a      	ldr	r2, [r3, #8]
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80030ac:	683b      	ldr	r3, [r7, #0]
 80030ae:	681a      	ldr	r2, [r3, #0]
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	4a07      	ldr	r2, [pc, #28]	; (80030d4 <TIM_Base_SetConfig+0xb8>)
 80030b8:	4293      	cmp	r3, r2
 80030ba:	d103      	bne.n	80030c4 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80030bc:	683b      	ldr	r3, [r7, #0]
 80030be:	691a      	ldr	r2, [r3, #16]
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	2201      	movs	r2, #1
 80030c8:	615a      	str	r2, [r3, #20]
}
 80030ca:	bf00      	nop
 80030cc:	3714      	adds	r7, #20
 80030ce:	46bd      	mov	sp, r7
 80030d0:	bc80      	pop	{r7}
 80030d2:	4770      	bx	lr
 80030d4:	40012c00 	.word	0x40012c00
 80030d8:	40000400 	.word	0x40000400
 80030dc:	40000800 	.word	0x40000800

080030e0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80030e0:	b480      	push	{r7}
 80030e2:	b087      	sub	sp, #28
 80030e4:	af00      	add	r7, sp, #0
 80030e6:	6078      	str	r0, [r7, #4]
 80030e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	6a1b      	ldr	r3, [r3, #32]
 80030ee:	f023 0201 	bic.w	r2, r3, #1
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	6a1b      	ldr	r3, [r3, #32]
 80030fa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	685b      	ldr	r3, [r3, #4]
 8003100:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	699b      	ldr	r3, [r3, #24]
 8003106:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800310e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	f023 0303 	bic.w	r3, r3, #3
 8003116:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003118:	683b      	ldr	r3, [r7, #0]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	68fa      	ldr	r2, [r7, #12]
 800311e:	4313      	orrs	r3, r2
 8003120:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003122:	697b      	ldr	r3, [r7, #20]
 8003124:	f023 0302 	bic.w	r3, r3, #2
 8003128:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800312a:	683b      	ldr	r3, [r7, #0]
 800312c:	689b      	ldr	r3, [r3, #8]
 800312e:	697a      	ldr	r2, [r7, #20]
 8003130:	4313      	orrs	r3, r2
 8003132:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	4a1c      	ldr	r2, [pc, #112]	; (80031a8 <TIM_OC1_SetConfig+0xc8>)
 8003138:	4293      	cmp	r3, r2
 800313a:	d10c      	bne.n	8003156 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800313c:	697b      	ldr	r3, [r7, #20]
 800313e:	f023 0308 	bic.w	r3, r3, #8
 8003142:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003144:	683b      	ldr	r3, [r7, #0]
 8003146:	68db      	ldr	r3, [r3, #12]
 8003148:	697a      	ldr	r2, [r7, #20]
 800314a:	4313      	orrs	r3, r2
 800314c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800314e:	697b      	ldr	r3, [r7, #20]
 8003150:	f023 0304 	bic.w	r3, r3, #4
 8003154:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	4a13      	ldr	r2, [pc, #76]	; (80031a8 <TIM_OC1_SetConfig+0xc8>)
 800315a:	4293      	cmp	r3, r2
 800315c:	d111      	bne.n	8003182 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800315e:	693b      	ldr	r3, [r7, #16]
 8003160:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003164:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003166:	693b      	ldr	r3, [r7, #16]
 8003168:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800316c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800316e:	683b      	ldr	r3, [r7, #0]
 8003170:	695b      	ldr	r3, [r3, #20]
 8003172:	693a      	ldr	r2, [r7, #16]
 8003174:	4313      	orrs	r3, r2
 8003176:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003178:	683b      	ldr	r3, [r7, #0]
 800317a:	699b      	ldr	r3, [r3, #24]
 800317c:	693a      	ldr	r2, [r7, #16]
 800317e:	4313      	orrs	r3, r2
 8003180:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	693a      	ldr	r2, [r7, #16]
 8003186:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	68fa      	ldr	r2, [r7, #12]
 800318c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800318e:	683b      	ldr	r3, [r7, #0]
 8003190:	685a      	ldr	r2, [r3, #4]
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	697a      	ldr	r2, [r7, #20]
 800319a:	621a      	str	r2, [r3, #32]
}
 800319c:	bf00      	nop
 800319e:	371c      	adds	r7, #28
 80031a0:	46bd      	mov	sp, r7
 80031a2:	bc80      	pop	{r7}
 80031a4:	4770      	bx	lr
 80031a6:	bf00      	nop
 80031a8:	40012c00 	.word	0x40012c00

080031ac <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80031ac:	b480      	push	{r7}
 80031ae:	b087      	sub	sp, #28
 80031b0:	af00      	add	r7, sp, #0
 80031b2:	6078      	str	r0, [r7, #4]
 80031b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	6a1b      	ldr	r3, [r3, #32]
 80031ba:	f023 0210 	bic.w	r2, r3, #16
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	6a1b      	ldr	r3, [r3, #32]
 80031c6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	685b      	ldr	r3, [r3, #4]
 80031cc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	699b      	ldr	r3, [r3, #24]
 80031d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80031da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80031e2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80031e4:	683b      	ldr	r3, [r7, #0]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	021b      	lsls	r3, r3, #8
 80031ea:	68fa      	ldr	r2, [r7, #12]
 80031ec:	4313      	orrs	r3, r2
 80031ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80031f0:	697b      	ldr	r3, [r7, #20]
 80031f2:	f023 0320 	bic.w	r3, r3, #32
 80031f6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80031f8:	683b      	ldr	r3, [r7, #0]
 80031fa:	689b      	ldr	r3, [r3, #8]
 80031fc:	011b      	lsls	r3, r3, #4
 80031fe:	697a      	ldr	r2, [r7, #20]
 8003200:	4313      	orrs	r3, r2
 8003202:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	4a1d      	ldr	r2, [pc, #116]	; (800327c <TIM_OC2_SetConfig+0xd0>)
 8003208:	4293      	cmp	r3, r2
 800320a:	d10d      	bne.n	8003228 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800320c:	697b      	ldr	r3, [r7, #20]
 800320e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003212:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003214:	683b      	ldr	r3, [r7, #0]
 8003216:	68db      	ldr	r3, [r3, #12]
 8003218:	011b      	lsls	r3, r3, #4
 800321a:	697a      	ldr	r2, [r7, #20]
 800321c:	4313      	orrs	r3, r2
 800321e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003220:	697b      	ldr	r3, [r7, #20]
 8003222:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003226:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	4a14      	ldr	r2, [pc, #80]	; (800327c <TIM_OC2_SetConfig+0xd0>)
 800322c:	4293      	cmp	r3, r2
 800322e:	d113      	bne.n	8003258 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003230:	693b      	ldr	r3, [r7, #16]
 8003232:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003236:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003238:	693b      	ldr	r3, [r7, #16]
 800323a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800323e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003240:	683b      	ldr	r3, [r7, #0]
 8003242:	695b      	ldr	r3, [r3, #20]
 8003244:	009b      	lsls	r3, r3, #2
 8003246:	693a      	ldr	r2, [r7, #16]
 8003248:	4313      	orrs	r3, r2
 800324a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800324c:	683b      	ldr	r3, [r7, #0]
 800324e:	699b      	ldr	r3, [r3, #24]
 8003250:	009b      	lsls	r3, r3, #2
 8003252:	693a      	ldr	r2, [r7, #16]
 8003254:	4313      	orrs	r3, r2
 8003256:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	693a      	ldr	r2, [r7, #16]
 800325c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	68fa      	ldr	r2, [r7, #12]
 8003262:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003264:	683b      	ldr	r3, [r7, #0]
 8003266:	685a      	ldr	r2, [r3, #4]
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	697a      	ldr	r2, [r7, #20]
 8003270:	621a      	str	r2, [r3, #32]
}
 8003272:	bf00      	nop
 8003274:	371c      	adds	r7, #28
 8003276:	46bd      	mov	sp, r7
 8003278:	bc80      	pop	{r7}
 800327a:	4770      	bx	lr
 800327c:	40012c00 	.word	0x40012c00

08003280 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003280:	b480      	push	{r7}
 8003282:	b087      	sub	sp, #28
 8003284:	af00      	add	r7, sp, #0
 8003286:	6078      	str	r0, [r7, #4]
 8003288:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	6a1b      	ldr	r3, [r3, #32]
 800328e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	6a1b      	ldr	r3, [r3, #32]
 800329a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	685b      	ldr	r3, [r3, #4]
 80032a0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	69db      	ldr	r3, [r3, #28]
 80032a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80032ae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	f023 0303 	bic.w	r3, r3, #3
 80032b6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80032b8:	683b      	ldr	r3, [r7, #0]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	68fa      	ldr	r2, [r7, #12]
 80032be:	4313      	orrs	r3, r2
 80032c0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80032c2:	697b      	ldr	r3, [r7, #20]
 80032c4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80032c8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80032ca:	683b      	ldr	r3, [r7, #0]
 80032cc:	689b      	ldr	r3, [r3, #8]
 80032ce:	021b      	lsls	r3, r3, #8
 80032d0:	697a      	ldr	r2, [r7, #20]
 80032d2:	4313      	orrs	r3, r2
 80032d4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	4a1d      	ldr	r2, [pc, #116]	; (8003350 <TIM_OC3_SetConfig+0xd0>)
 80032da:	4293      	cmp	r3, r2
 80032dc:	d10d      	bne.n	80032fa <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80032de:	697b      	ldr	r3, [r7, #20]
 80032e0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80032e4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80032e6:	683b      	ldr	r3, [r7, #0]
 80032e8:	68db      	ldr	r3, [r3, #12]
 80032ea:	021b      	lsls	r3, r3, #8
 80032ec:	697a      	ldr	r2, [r7, #20]
 80032ee:	4313      	orrs	r3, r2
 80032f0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80032f2:	697b      	ldr	r3, [r7, #20]
 80032f4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80032f8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	4a14      	ldr	r2, [pc, #80]	; (8003350 <TIM_OC3_SetConfig+0xd0>)
 80032fe:	4293      	cmp	r3, r2
 8003300:	d113      	bne.n	800332a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003302:	693b      	ldr	r3, [r7, #16]
 8003304:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003308:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800330a:	693b      	ldr	r3, [r7, #16]
 800330c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003310:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003312:	683b      	ldr	r3, [r7, #0]
 8003314:	695b      	ldr	r3, [r3, #20]
 8003316:	011b      	lsls	r3, r3, #4
 8003318:	693a      	ldr	r2, [r7, #16]
 800331a:	4313      	orrs	r3, r2
 800331c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800331e:	683b      	ldr	r3, [r7, #0]
 8003320:	699b      	ldr	r3, [r3, #24]
 8003322:	011b      	lsls	r3, r3, #4
 8003324:	693a      	ldr	r2, [r7, #16]
 8003326:	4313      	orrs	r3, r2
 8003328:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	693a      	ldr	r2, [r7, #16]
 800332e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	68fa      	ldr	r2, [r7, #12]
 8003334:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003336:	683b      	ldr	r3, [r7, #0]
 8003338:	685a      	ldr	r2, [r3, #4]
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	697a      	ldr	r2, [r7, #20]
 8003342:	621a      	str	r2, [r3, #32]
}
 8003344:	bf00      	nop
 8003346:	371c      	adds	r7, #28
 8003348:	46bd      	mov	sp, r7
 800334a:	bc80      	pop	{r7}
 800334c:	4770      	bx	lr
 800334e:	bf00      	nop
 8003350:	40012c00 	.word	0x40012c00

08003354 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003354:	b480      	push	{r7}
 8003356:	b087      	sub	sp, #28
 8003358:	af00      	add	r7, sp, #0
 800335a:	6078      	str	r0, [r7, #4]
 800335c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	6a1b      	ldr	r3, [r3, #32]
 8003362:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	6a1b      	ldr	r3, [r3, #32]
 800336e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	685b      	ldr	r3, [r3, #4]
 8003374:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	69db      	ldr	r3, [r3, #28]
 800337a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003382:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800338a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800338c:	683b      	ldr	r3, [r7, #0]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	021b      	lsls	r3, r3, #8
 8003392:	68fa      	ldr	r2, [r7, #12]
 8003394:	4313      	orrs	r3, r2
 8003396:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003398:	693b      	ldr	r3, [r7, #16]
 800339a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800339e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80033a0:	683b      	ldr	r3, [r7, #0]
 80033a2:	689b      	ldr	r3, [r3, #8]
 80033a4:	031b      	lsls	r3, r3, #12
 80033a6:	693a      	ldr	r2, [r7, #16]
 80033a8:	4313      	orrs	r3, r2
 80033aa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	4a0f      	ldr	r2, [pc, #60]	; (80033ec <TIM_OC4_SetConfig+0x98>)
 80033b0:	4293      	cmp	r3, r2
 80033b2:	d109      	bne.n	80033c8 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80033b4:	697b      	ldr	r3, [r7, #20]
 80033b6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80033ba:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80033bc:	683b      	ldr	r3, [r7, #0]
 80033be:	695b      	ldr	r3, [r3, #20]
 80033c0:	019b      	lsls	r3, r3, #6
 80033c2:	697a      	ldr	r2, [r7, #20]
 80033c4:	4313      	orrs	r3, r2
 80033c6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	697a      	ldr	r2, [r7, #20]
 80033cc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	68fa      	ldr	r2, [r7, #12]
 80033d2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80033d4:	683b      	ldr	r3, [r7, #0]
 80033d6:	685a      	ldr	r2, [r3, #4]
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	693a      	ldr	r2, [r7, #16]
 80033e0:	621a      	str	r2, [r3, #32]
}
 80033e2:	bf00      	nop
 80033e4:	371c      	adds	r7, #28
 80033e6:	46bd      	mov	sp, r7
 80033e8:	bc80      	pop	{r7}
 80033ea:	4770      	bx	lr
 80033ec:	40012c00 	.word	0x40012c00

080033f0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80033f0:	b480      	push	{r7}
 80033f2:	b087      	sub	sp, #28
 80033f4:	af00      	add	r7, sp, #0
 80033f6:	60f8      	str	r0, [r7, #12]
 80033f8:	60b9      	str	r1, [r7, #8]
 80033fa:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80033fc:	68bb      	ldr	r3, [r7, #8]
 80033fe:	f003 031f 	and.w	r3, r3, #31
 8003402:	2201      	movs	r2, #1
 8003404:	fa02 f303 	lsl.w	r3, r2, r3
 8003408:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	6a1a      	ldr	r2, [r3, #32]
 800340e:	697b      	ldr	r3, [r7, #20]
 8003410:	43db      	mvns	r3, r3
 8003412:	401a      	ands	r2, r3
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	6a1a      	ldr	r2, [r3, #32]
 800341c:	68bb      	ldr	r3, [r7, #8]
 800341e:	f003 031f 	and.w	r3, r3, #31
 8003422:	6879      	ldr	r1, [r7, #4]
 8003424:	fa01 f303 	lsl.w	r3, r1, r3
 8003428:	431a      	orrs	r2, r3
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	621a      	str	r2, [r3, #32]
}
 800342e:	bf00      	nop
 8003430:	371c      	adds	r7, #28
 8003432:	46bd      	mov	sp, r7
 8003434:	bc80      	pop	{r7}
 8003436:	4770      	bx	lr

08003438 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003438:	b480      	push	{r7}
 800343a:	b085      	sub	sp, #20
 800343c:	af00      	add	r7, sp, #0
 800343e:	6078      	str	r0, [r7, #4]
 8003440:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003448:	2b01      	cmp	r3, #1
 800344a:	d101      	bne.n	8003450 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800344c:	2302      	movs	r3, #2
 800344e:	e032      	b.n	80034b6 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	2201      	movs	r2, #1
 8003454:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	2202      	movs	r2, #2
 800345c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	685b      	ldr	r3, [r3, #4]
 8003466:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	689b      	ldr	r3, [r3, #8]
 800346e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003476:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003478:	683b      	ldr	r3, [r7, #0]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	68fa      	ldr	r2, [r7, #12]
 800347e:	4313      	orrs	r3, r2
 8003480:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 8003482:	68bb      	ldr	r3, [r7, #8]
 8003484:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003488:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800348a:	683b      	ldr	r3, [r7, #0]
 800348c:	685b      	ldr	r3, [r3, #4]
 800348e:	68ba      	ldr	r2, [r7, #8]
 8003490:	4313      	orrs	r3, r2
 8003492:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	68fa      	ldr	r2, [r7, #12]
 800349a:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	68ba      	ldr	r2, [r7, #8]
 80034a2:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	2201      	movs	r2, #1
 80034a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	2200      	movs	r2, #0
 80034b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80034b4:	2300      	movs	r3, #0
}
 80034b6:	4618      	mov	r0, r3
 80034b8:	3714      	adds	r7, #20
 80034ba:	46bd      	mov	sp, r7
 80034bc:	bc80      	pop	{r7}
 80034be:	4770      	bx	lr

080034c0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80034c0:	b580      	push	{r7, lr}
 80034c2:	b082      	sub	sp, #8
 80034c4:	af00      	add	r7, sp, #0
 80034c6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d101      	bne.n	80034d2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80034ce:	2301      	movs	r3, #1
 80034d0:	e03f      	b.n	8003552 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80034d8:	b2db      	uxtb	r3, r3
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d106      	bne.n	80034ec <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	2200      	movs	r2, #0
 80034e2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80034e6:	6878      	ldr	r0, [r7, #4]
 80034e8:	f7fd fbdc 	bl	8000ca4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	2224      	movs	r2, #36	; 0x24
 80034f0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	68da      	ldr	r2, [r3, #12]
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003502:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003504:	6878      	ldr	r0, [r7, #4]
 8003506:	f000 fbd1 	bl	8003cac <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	691a      	ldr	r2, [r3, #16]
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003518:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	695a      	ldr	r2, [r3, #20]
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003528:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	68da      	ldr	r2, [r3, #12]
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003538:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	2200      	movs	r2, #0
 800353e:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	2220      	movs	r2, #32
 8003544:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	2220      	movs	r2, #32
 800354c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8003550:	2300      	movs	r3, #0
}
 8003552:	4618      	mov	r0, r3
 8003554:	3708      	adds	r7, #8
 8003556:	46bd      	mov	sp, r7
 8003558:	bd80      	pop	{r7, pc}

0800355a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800355a:	b580      	push	{r7, lr}
 800355c:	b088      	sub	sp, #32
 800355e:	af02      	add	r7, sp, #8
 8003560:	60f8      	str	r0, [r7, #12]
 8003562:	60b9      	str	r1, [r7, #8]
 8003564:	603b      	str	r3, [r7, #0]
 8003566:	4613      	mov	r3, r2
 8003568:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 800356a:	2300      	movs	r3, #0
 800356c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003574:	b2db      	uxtb	r3, r3
 8003576:	2b20      	cmp	r3, #32
 8003578:	f040 8083 	bne.w	8003682 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 800357c:	68bb      	ldr	r3, [r7, #8]
 800357e:	2b00      	cmp	r3, #0
 8003580:	d002      	beq.n	8003588 <HAL_UART_Transmit+0x2e>
 8003582:	88fb      	ldrh	r3, [r7, #6]
 8003584:	2b00      	cmp	r3, #0
 8003586:	d101      	bne.n	800358c <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8003588:	2301      	movs	r3, #1
 800358a:	e07b      	b.n	8003684 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003592:	2b01      	cmp	r3, #1
 8003594:	d101      	bne.n	800359a <HAL_UART_Transmit+0x40>
 8003596:	2302      	movs	r3, #2
 8003598:	e074      	b.n	8003684 <HAL_UART_Transmit+0x12a>
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	2201      	movs	r2, #1
 800359e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	2200      	movs	r2, #0
 80035a6:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	2221      	movs	r2, #33	; 0x21
 80035ac:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 80035b0:	f7fd fd5c 	bl	800106c <HAL_GetTick>
 80035b4:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	88fa      	ldrh	r2, [r7, #6]
 80035ba:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	88fa      	ldrh	r2, [r7, #6]
 80035c0:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80035c2:	e042      	b.n	800364a <HAL_UART_Transmit+0xf0>
    {
      huart->TxXferCount--;
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80035c8:	b29b      	uxth	r3, r3
 80035ca:	3b01      	subs	r3, #1
 80035cc:	b29a      	uxth	r2, r3
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	689b      	ldr	r3, [r3, #8]
 80035d6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80035da:	d122      	bne.n	8003622 <HAL_UART_Transmit+0xc8>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80035dc:	683b      	ldr	r3, [r7, #0]
 80035de:	9300      	str	r3, [sp, #0]
 80035e0:	697b      	ldr	r3, [r7, #20]
 80035e2:	2200      	movs	r2, #0
 80035e4:	2180      	movs	r1, #128	; 0x80
 80035e6:	68f8      	ldr	r0, [r7, #12]
 80035e8:	f000 f9f6 	bl	80039d8 <UART_WaitOnFlagUntilTimeout>
 80035ec:	4603      	mov	r3, r0
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d001      	beq.n	80035f6 <HAL_UART_Transmit+0x9c>
        {
          return HAL_TIMEOUT;
 80035f2:	2303      	movs	r3, #3
 80035f4:	e046      	b.n	8003684 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 80035f6:	68bb      	ldr	r3, [r7, #8]
 80035f8:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 80035fa:	693b      	ldr	r3, [r7, #16]
 80035fc:	881b      	ldrh	r3, [r3, #0]
 80035fe:	461a      	mov	r2, r3
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003608:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	691b      	ldr	r3, [r3, #16]
 800360e:	2b00      	cmp	r3, #0
 8003610:	d103      	bne.n	800361a <HAL_UART_Transmit+0xc0>
        {
          pData += 2U;
 8003612:	68bb      	ldr	r3, [r7, #8]
 8003614:	3302      	adds	r3, #2
 8003616:	60bb      	str	r3, [r7, #8]
 8003618:	e017      	b.n	800364a <HAL_UART_Transmit+0xf0>
        }
        else
        {
          pData += 1U;
 800361a:	68bb      	ldr	r3, [r7, #8]
 800361c:	3301      	adds	r3, #1
 800361e:	60bb      	str	r3, [r7, #8]
 8003620:	e013      	b.n	800364a <HAL_UART_Transmit+0xf0>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003622:	683b      	ldr	r3, [r7, #0]
 8003624:	9300      	str	r3, [sp, #0]
 8003626:	697b      	ldr	r3, [r7, #20]
 8003628:	2200      	movs	r2, #0
 800362a:	2180      	movs	r1, #128	; 0x80
 800362c:	68f8      	ldr	r0, [r7, #12]
 800362e:	f000 f9d3 	bl	80039d8 <UART_WaitOnFlagUntilTimeout>
 8003632:	4603      	mov	r3, r0
 8003634:	2b00      	cmp	r3, #0
 8003636:	d001      	beq.n	800363c <HAL_UART_Transmit+0xe2>
        {
          return HAL_TIMEOUT;
 8003638:	2303      	movs	r3, #3
 800363a:	e023      	b.n	8003684 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 800363c:	68bb      	ldr	r3, [r7, #8]
 800363e:	1c5a      	adds	r2, r3, #1
 8003640:	60ba      	str	r2, [r7, #8]
 8003642:	781a      	ldrb	r2, [r3, #0]
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800364e:	b29b      	uxth	r3, r3
 8003650:	2b00      	cmp	r3, #0
 8003652:	d1b7      	bne.n	80035c4 <HAL_UART_Transmit+0x6a>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003654:	683b      	ldr	r3, [r7, #0]
 8003656:	9300      	str	r3, [sp, #0]
 8003658:	697b      	ldr	r3, [r7, #20]
 800365a:	2200      	movs	r2, #0
 800365c:	2140      	movs	r1, #64	; 0x40
 800365e:	68f8      	ldr	r0, [r7, #12]
 8003660:	f000 f9ba 	bl	80039d8 <UART_WaitOnFlagUntilTimeout>
 8003664:	4603      	mov	r3, r0
 8003666:	2b00      	cmp	r3, #0
 8003668:	d001      	beq.n	800366e <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 800366a:	2303      	movs	r3, #3
 800366c:	e00a      	b.n	8003684 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	2220      	movs	r2, #32
 8003672:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	2200      	movs	r2, #0
 800367a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 800367e:	2300      	movs	r3, #0
 8003680:	e000      	b.n	8003684 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8003682:	2302      	movs	r3, #2
  }
}
 8003684:	4618      	mov	r0, r3
 8003686:	3718      	adds	r7, #24
 8003688:	46bd      	mov	sp, r7
 800368a:	bd80      	pop	{r7, pc}

0800368c <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800368c:	b480      	push	{r7}
 800368e:	b085      	sub	sp, #20
 8003690:	af00      	add	r7, sp, #0
 8003692:	60f8      	str	r0, [r7, #12]
 8003694:	60b9      	str	r1, [r7, #8]
 8003696:	4613      	mov	r3, r2
 8003698:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80036a0:	b2db      	uxtb	r3, r3
 80036a2:	2b20      	cmp	r3, #32
 80036a4:	d130      	bne.n	8003708 <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 80036a6:	68bb      	ldr	r3, [r7, #8]
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d002      	beq.n	80036b2 <HAL_UART_Transmit_IT+0x26>
 80036ac:	88fb      	ldrh	r3, [r7, #6]
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d101      	bne.n	80036b6 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 80036b2:	2301      	movs	r3, #1
 80036b4:	e029      	b.n	800370a <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80036bc:	2b01      	cmp	r3, #1
 80036be:	d101      	bne.n	80036c4 <HAL_UART_Transmit_IT+0x38>
 80036c0:	2302      	movs	r3, #2
 80036c2:	e022      	b.n	800370a <HAL_UART_Transmit_IT+0x7e>
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	2201      	movs	r2, #1
 80036c8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	68ba      	ldr	r2, [r7, #8]
 80036d0:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	88fa      	ldrh	r2, [r7, #6]
 80036d6:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	88fa      	ldrh	r2, [r7, #6]
 80036dc:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	2200      	movs	r2, #0
 80036e2:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	2221      	movs	r2, #33	; 0x21
 80036e8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	2200      	movs	r2, #0
 80036f0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	68da      	ldr	r2, [r3, #12]
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003702:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8003704:	2300      	movs	r3, #0
 8003706:	e000      	b.n	800370a <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 8003708:	2302      	movs	r3, #2
  }
}
 800370a:	4618      	mov	r0, r3
 800370c:	3714      	adds	r7, #20
 800370e:	46bd      	mov	sp, r7
 8003710:	bc80      	pop	{r7}
 8003712:	4770      	bx	lr

08003714 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003714:	b480      	push	{r7}
 8003716:	b085      	sub	sp, #20
 8003718:	af00      	add	r7, sp, #0
 800371a:	60f8      	str	r0, [r7, #12]
 800371c:	60b9      	str	r1, [r7, #8]
 800371e:	4613      	mov	r3, r2
 8003720:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8003728:	b2db      	uxtb	r3, r3
 800372a:	2b20      	cmp	r3, #32
 800372c:	d140      	bne.n	80037b0 <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 800372e:	68bb      	ldr	r3, [r7, #8]
 8003730:	2b00      	cmp	r3, #0
 8003732:	d002      	beq.n	800373a <HAL_UART_Receive_IT+0x26>
 8003734:	88fb      	ldrh	r3, [r7, #6]
 8003736:	2b00      	cmp	r3, #0
 8003738:	d101      	bne.n	800373e <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800373a:	2301      	movs	r3, #1
 800373c:	e039      	b.n	80037b2 <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003744:	2b01      	cmp	r3, #1
 8003746:	d101      	bne.n	800374c <HAL_UART_Receive_IT+0x38>
 8003748:	2302      	movs	r3, #2
 800374a:	e032      	b.n	80037b2 <HAL_UART_Receive_IT+0x9e>
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	2201      	movs	r2, #1
 8003750:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	68ba      	ldr	r2, [r7, #8]
 8003758:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	88fa      	ldrh	r2, [r7, #6]
 800375e:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	88fa      	ldrh	r2, [r7, #6]
 8003764:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	2200      	movs	r2, #0
 800376a:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	2222      	movs	r2, #34	; 0x22
 8003770:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	2200      	movs	r2, #0
 8003778:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	68da      	ldr	r2, [r3, #12]
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800378a:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	695a      	ldr	r2, [r3, #20]
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	f042 0201 	orr.w	r2, r2, #1
 800379a:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	68da      	ldr	r2, [r3, #12]
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	f042 0220 	orr.w	r2, r2, #32
 80037aa:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 80037ac:	2300      	movs	r3, #0
 80037ae:	e000      	b.n	80037b2 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 80037b0:	2302      	movs	r3, #2
  }
}
 80037b2:	4618      	mov	r0, r3
 80037b4:	3714      	adds	r7, #20
 80037b6:	46bd      	mov	sp, r7
 80037b8:	bc80      	pop	{r7}
 80037ba:	4770      	bx	lr

080037bc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80037bc:	b580      	push	{r7, lr}
 80037be:	b088      	sub	sp, #32
 80037c0:	af00      	add	r7, sp, #0
 80037c2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	68db      	ldr	r3, [r3, #12]
 80037d2:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	695b      	ldr	r3, [r3, #20]
 80037da:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 80037dc:	2300      	movs	r3, #0
 80037de:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 80037e0:	2300      	movs	r3, #0
 80037e2:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80037e4:	69fb      	ldr	r3, [r7, #28]
 80037e6:	f003 030f 	and.w	r3, r3, #15
 80037ea:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 80037ec:	693b      	ldr	r3, [r7, #16]
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d10d      	bne.n	800380e <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80037f2:	69fb      	ldr	r3, [r7, #28]
 80037f4:	f003 0320 	and.w	r3, r3, #32
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d008      	beq.n	800380e <HAL_UART_IRQHandler+0x52>
 80037fc:	69bb      	ldr	r3, [r7, #24]
 80037fe:	f003 0320 	and.w	r3, r3, #32
 8003802:	2b00      	cmp	r3, #0
 8003804:	d003      	beq.n	800380e <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8003806:	6878      	ldr	r0, [r7, #4]
 8003808:	f000 f9ce 	bl	8003ba8 <UART_Receive_IT>
      return;
 800380c:	e0cc      	b.n	80039a8 <HAL_UART_IRQHandler+0x1ec>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800380e:	693b      	ldr	r3, [r7, #16]
 8003810:	2b00      	cmp	r3, #0
 8003812:	f000 80ab 	beq.w	800396c <HAL_UART_IRQHandler+0x1b0>
 8003816:	697b      	ldr	r3, [r7, #20]
 8003818:	f003 0301 	and.w	r3, r3, #1
 800381c:	2b00      	cmp	r3, #0
 800381e:	d105      	bne.n	800382c <HAL_UART_IRQHandler+0x70>
 8003820:	69bb      	ldr	r3, [r7, #24]
 8003822:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8003826:	2b00      	cmp	r3, #0
 8003828:	f000 80a0 	beq.w	800396c <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800382c:	69fb      	ldr	r3, [r7, #28]
 800382e:	f003 0301 	and.w	r3, r3, #1
 8003832:	2b00      	cmp	r3, #0
 8003834:	d00a      	beq.n	800384c <HAL_UART_IRQHandler+0x90>
 8003836:	69bb      	ldr	r3, [r7, #24]
 8003838:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800383c:	2b00      	cmp	r3, #0
 800383e:	d005      	beq.n	800384c <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003844:	f043 0201 	orr.w	r2, r3, #1
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800384c:	69fb      	ldr	r3, [r7, #28]
 800384e:	f003 0304 	and.w	r3, r3, #4
 8003852:	2b00      	cmp	r3, #0
 8003854:	d00a      	beq.n	800386c <HAL_UART_IRQHandler+0xb0>
 8003856:	697b      	ldr	r3, [r7, #20]
 8003858:	f003 0301 	and.w	r3, r3, #1
 800385c:	2b00      	cmp	r3, #0
 800385e:	d005      	beq.n	800386c <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003864:	f043 0202 	orr.w	r2, r3, #2
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800386c:	69fb      	ldr	r3, [r7, #28]
 800386e:	f003 0302 	and.w	r3, r3, #2
 8003872:	2b00      	cmp	r3, #0
 8003874:	d00a      	beq.n	800388c <HAL_UART_IRQHandler+0xd0>
 8003876:	697b      	ldr	r3, [r7, #20]
 8003878:	f003 0301 	and.w	r3, r3, #1
 800387c:	2b00      	cmp	r3, #0
 800387e:	d005      	beq.n	800388c <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003884:	f043 0204 	orr.w	r2, r3, #4
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800388c:	69fb      	ldr	r3, [r7, #28]
 800388e:	f003 0308 	and.w	r3, r3, #8
 8003892:	2b00      	cmp	r3, #0
 8003894:	d00a      	beq.n	80038ac <HAL_UART_IRQHandler+0xf0>
 8003896:	697b      	ldr	r3, [r7, #20]
 8003898:	f003 0301 	and.w	r3, r3, #1
 800389c:	2b00      	cmp	r3, #0
 800389e:	d005      	beq.n	80038ac <HAL_UART_IRQHandler+0xf0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80038a4:	f043 0208 	orr.w	r2, r3, #8
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d078      	beq.n	80039a6 <HAL_UART_IRQHandler+0x1ea>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80038b4:	69fb      	ldr	r3, [r7, #28]
 80038b6:	f003 0320 	and.w	r3, r3, #32
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d007      	beq.n	80038ce <HAL_UART_IRQHandler+0x112>
 80038be:	69bb      	ldr	r3, [r7, #24]
 80038c0:	f003 0320 	and.w	r3, r3, #32
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d002      	beq.n	80038ce <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 80038c8:	6878      	ldr	r0, [r7, #4]
 80038ca:	f000 f96d 	bl	8003ba8 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	695b      	ldr	r3, [r3, #20]
 80038d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80038d8:	2b00      	cmp	r3, #0
 80038da:	bf14      	ite	ne
 80038dc:	2301      	movne	r3, #1
 80038de:	2300      	moveq	r3, #0
 80038e0:	b2db      	uxtb	r3, r3
 80038e2:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80038e8:	f003 0308 	and.w	r3, r3, #8
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d102      	bne.n	80038f6 <HAL_UART_IRQHandler+0x13a>
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d031      	beq.n	800395a <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80038f6:	6878      	ldr	r0, [r7, #4]
 80038f8:	f000 f8b8 	bl	8003a6c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	695b      	ldr	r3, [r3, #20]
 8003902:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003906:	2b00      	cmp	r3, #0
 8003908:	d023      	beq.n	8003952 <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	695a      	ldr	r2, [r3, #20]
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003918:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800391e:	2b00      	cmp	r3, #0
 8003920:	d013      	beq.n	800394a <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003926:	4a22      	ldr	r2, [pc, #136]	; (80039b0 <HAL_UART_IRQHandler+0x1f4>)
 8003928:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800392e:	4618      	mov	r0, r3
 8003930:	f7fd fcb4 	bl	800129c <HAL_DMA_Abort_IT>
 8003934:	4603      	mov	r3, r0
 8003936:	2b00      	cmp	r3, #0
 8003938:	d016      	beq.n	8003968 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800393e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003940:	687a      	ldr	r2, [r7, #4]
 8003942:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003944:	4610      	mov	r0, r2
 8003946:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003948:	e00e      	b.n	8003968 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800394a:	6878      	ldr	r0, [r7, #4]
 800394c:	f000 f83b 	bl	80039c6 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003950:	e00a      	b.n	8003968 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003952:	6878      	ldr	r0, [r7, #4]
 8003954:	f000 f837 	bl	80039c6 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003958:	e006      	b.n	8003968 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800395a:	6878      	ldr	r0, [r7, #4]
 800395c:	f000 f833 	bl	80039c6 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	2200      	movs	r2, #0
 8003964:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8003966:	e01e      	b.n	80039a6 <HAL_UART_IRQHandler+0x1ea>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003968:	bf00      	nop
    return;
 800396a:	e01c      	b.n	80039a6 <HAL_UART_IRQHandler+0x1ea>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800396c:	69fb      	ldr	r3, [r7, #28]
 800396e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003972:	2b00      	cmp	r3, #0
 8003974:	d008      	beq.n	8003988 <HAL_UART_IRQHandler+0x1cc>
 8003976:	69bb      	ldr	r3, [r7, #24]
 8003978:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800397c:	2b00      	cmp	r3, #0
 800397e:	d003      	beq.n	8003988 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 8003980:	6878      	ldr	r0, [r7, #4]
 8003982:	f000 f8a4 	bl	8003ace <UART_Transmit_IT>
    return;
 8003986:	e00f      	b.n	80039a8 <HAL_UART_IRQHandler+0x1ec>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003988:	69fb      	ldr	r3, [r7, #28]
 800398a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800398e:	2b00      	cmp	r3, #0
 8003990:	d00a      	beq.n	80039a8 <HAL_UART_IRQHandler+0x1ec>
 8003992:	69bb      	ldr	r3, [r7, #24]
 8003994:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003998:	2b00      	cmp	r3, #0
 800399a:	d005      	beq.n	80039a8 <HAL_UART_IRQHandler+0x1ec>
  {
    UART_EndTransmit_IT(huart);
 800399c:	6878      	ldr	r0, [r7, #4]
 800399e:	f000 f8eb 	bl	8003b78 <UART_EndTransmit_IT>
    return;
 80039a2:	bf00      	nop
 80039a4:	e000      	b.n	80039a8 <HAL_UART_IRQHandler+0x1ec>
    return;
 80039a6:	bf00      	nop
  }
}
 80039a8:	3720      	adds	r7, #32
 80039aa:	46bd      	mov	sp, r7
 80039ac:	bd80      	pop	{r7, pc}
 80039ae:	bf00      	nop
 80039b0:	08003aa7 	.word	0x08003aa7

080039b4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80039b4:	b480      	push	{r7}
 80039b6:	b083      	sub	sp, #12
 80039b8:	af00      	add	r7, sp, #0
 80039ba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80039bc:	bf00      	nop
 80039be:	370c      	adds	r7, #12
 80039c0:	46bd      	mov	sp, r7
 80039c2:	bc80      	pop	{r7}
 80039c4:	4770      	bx	lr

080039c6 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80039c6:	b480      	push	{r7}
 80039c8:	b083      	sub	sp, #12
 80039ca:	af00      	add	r7, sp, #0
 80039cc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80039ce:	bf00      	nop
 80039d0:	370c      	adds	r7, #12
 80039d2:	46bd      	mov	sp, r7
 80039d4:	bc80      	pop	{r7}
 80039d6:	4770      	bx	lr

080039d8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80039d8:	b580      	push	{r7, lr}
 80039da:	b084      	sub	sp, #16
 80039dc:	af00      	add	r7, sp, #0
 80039de:	60f8      	str	r0, [r7, #12]
 80039e0:	60b9      	str	r1, [r7, #8]
 80039e2:	603b      	str	r3, [r7, #0]
 80039e4:	4613      	mov	r3, r2
 80039e6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80039e8:	e02c      	b.n	8003a44 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80039ea:	69bb      	ldr	r3, [r7, #24]
 80039ec:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80039f0:	d028      	beq.n	8003a44 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80039f2:	69bb      	ldr	r3, [r7, #24]
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d007      	beq.n	8003a08 <UART_WaitOnFlagUntilTimeout+0x30>
 80039f8:	f7fd fb38 	bl	800106c <HAL_GetTick>
 80039fc:	4602      	mov	r2, r0
 80039fe:	683b      	ldr	r3, [r7, #0]
 8003a00:	1ad3      	subs	r3, r2, r3
 8003a02:	69ba      	ldr	r2, [r7, #24]
 8003a04:	429a      	cmp	r2, r3
 8003a06:	d21d      	bcs.n	8003a44 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	68da      	ldr	r2, [r3, #12]
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003a16:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	695a      	ldr	r2, [r3, #20]
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	f022 0201 	bic.w	r2, r2, #1
 8003a26:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	2220      	movs	r2, #32
 8003a2c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	2220      	movs	r2, #32
 8003a34:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	2200      	movs	r2, #0
 8003a3c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8003a40:	2303      	movs	r3, #3
 8003a42:	e00f      	b.n	8003a64 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	681a      	ldr	r2, [r3, #0]
 8003a4a:	68bb      	ldr	r3, [r7, #8]
 8003a4c:	4013      	ands	r3, r2
 8003a4e:	68ba      	ldr	r2, [r7, #8]
 8003a50:	429a      	cmp	r2, r3
 8003a52:	bf0c      	ite	eq
 8003a54:	2301      	moveq	r3, #1
 8003a56:	2300      	movne	r3, #0
 8003a58:	b2db      	uxtb	r3, r3
 8003a5a:	461a      	mov	r2, r3
 8003a5c:	79fb      	ldrb	r3, [r7, #7]
 8003a5e:	429a      	cmp	r2, r3
 8003a60:	d0c3      	beq.n	80039ea <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003a62:	2300      	movs	r3, #0
}
 8003a64:	4618      	mov	r0, r3
 8003a66:	3710      	adds	r7, #16
 8003a68:	46bd      	mov	sp, r7
 8003a6a:	bd80      	pop	{r7, pc}

08003a6c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003a6c:	b480      	push	{r7}
 8003a6e:	b083      	sub	sp, #12
 8003a70:	af00      	add	r7, sp, #0
 8003a72:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	68da      	ldr	r2, [r3, #12]
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8003a82:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	695a      	ldr	r2, [r3, #20]
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	f022 0201 	bic.w	r2, r2, #1
 8003a92:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	2220      	movs	r2, #32
 8003a98:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8003a9c:	bf00      	nop
 8003a9e:	370c      	adds	r7, #12
 8003aa0:	46bd      	mov	sp, r7
 8003aa2:	bc80      	pop	{r7}
 8003aa4:	4770      	bx	lr

08003aa6 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003aa6:	b580      	push	{r7, lr}
 8003aa8:	b084      	sub	sp, #16
 8003aaa:	af00      	add	r7, sp, #0
 8003aac:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ab2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	2200      	movs	r2, #0
 8003ab8:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	2200      	movs	r2, #0
 8003abe:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003ac0:	68f8      	ldr	r0, [r7, #12]
 8003ac2:	f7ff ff80 	bl	80039c6 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003ac6:	bf00      	nop
 8003ac8:	3710      	adds	r7, #16
 8003aca:	46bd      	mov	sp, r7
 8003acc:	bd80      	pop	{r7, pc}

08003ace <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003ace:	b480      	push	{r7}
 8003ad0:	b085      	sub	sp, #20
 8003ad2:	af00      	add	r7, sp, #0
 8003ad4:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003adc:	b2db      	uxtb	r3, r3
 8003ade:	2b21      	cmp	r3, #33	; 0x21
 8003ae0:	d144      	bne.n	8003b6c <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	689b      	ldr	r3, [r3, #8]
 8003ae6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003aea:	d11a      	bne.n	8003b22 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	6a1b      	ldr	r3, [r3, #32]
 8003af0:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	881b      	ldrh	r3, [r3, #0]
 8003af6:	461a      	mov	r2, r3
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003b00:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	691b      	ldr	r3, [r3, #16]
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d105      	bne.n	8003b16 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	6a1b      	ldr	r3, [r3, #32]
 8003b0e:	1c9a      	adds	r2, r3, #2
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	621a      	str	r2, [r3, #32]
 8003b14:	e00e      	b.n	8003b34 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	6a1b      	ldr	r3, [r3, #32]
 8003b1a:	1c5a      	adds	r2, r3, #1
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	621a      	str	r2, [r3, #32]
 8003b20:	e008      	b.n	8003b34 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	6a1b      	ldr	r3, [r3, #32]
 8003b26:	1c59      	adds	r1, r3, #1
 8003b28:	687a      	ldr	r2, [r7, #4]
 8003b2a:	6211      	str	r1, [r2, #32]
 8003b2c:	781a      	ldrb	r2, [r3, #0]
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003b38:	b29b      	uxth	r3, r3
 8003b3a:	3b01      	subs	r3, #1
 8003b3c:	b29b      	uxth	r3, r3
 8003b3e:	687a      	ldr	r2, [r7, #4]
 8003b40:	4619      	mov	r1, r3
 8003b42:	84d1      	strh	r1, [r2, #38]	; 0x26
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d10f      	bne.n	8003b68 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	68da      	ldr	r2, [r3, #12]
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003b56:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	68da      	ldr	r2, [r3, #12]
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003b66:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003b68:	2300      	movs	r3, #0
 8003b6a:	e000      	b.n	8003b6e <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8003b6c:	2302      	movs	r3, #2
  }
}
 8003b6e:	4618      	mov	r0, r3
 8003b70:	3714      	adds	r7, #20
 8003b72:	46bd      	mov	sp, r7
 8003b74:	bc80      	pop	{r7}
 8003b76:	4770      	bx	lr

08003b78 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003b78:	b580      	push	{r7, lr}
 8003b7a:	b082      	sub	sp, #8
 8003b7c:	af00      	add	r7, sp, #0
 8003b7e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	68da      	ldr	r2, [r3, #12]
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003b8e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	2220      	movs	r2, #32
 8003b94:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003b98:	6878      	ldr	r0, [r7, #4]
 8003b9a:	f7ff ff0b 	bl	80039b4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003b9e:	2300      	movs	r3, #0
}
 8003ba0:	4618      	mov	r0, r3
 8003ba2:	3708      	adds	r7, #8
 8003ba4:	46bd      	mov	sp, r7
 8003ba6:	bd80      	pop	{r7, pc}

08003ba8 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003ba8:	b580      	push	{r7, lr}
 8003baa:	b084      	sub	sp, #16
 8003bac:	af00      	add	r7, sp, #0
 8003bae:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8003bb6:	b2db      	uxtb	r3, r3
 8003bb8:	2b22      	cmp	r3, #34	; 0x22
 8003bba:	d171      	bne.n	8003ca0 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	689b      	ldr	r3, [r3, #8]
 8003bc0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003bc4:	d123      	bne.n	8003c0e <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bca:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	691b      	ldr	r3, [r3, #16]
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d10e      	bne.n	8003bf2 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	685b      	ldr	r3, [r3, #4]
 8003bda:	b29b      	uxth	r3, r3
 8003bdc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003be0:	b29a      	uxth	r2, r3
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bea:	1c9a      	adds	r2, r3, #2
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	629a      	str	r2, [r3, #40]	; 0x28
 8003bf0:	e029      	b.n	8003c46 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	685b      	ldr	r3, [r3, #4]
 8003bf8:	b29b      	uxth	r3, r3
 8003bfa:	b2db      	uxtb	r3, r3
 8003bfc:	b29a      	uxth	r2, r3
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c06:	1c5a      	adds	r2, r3, #1
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	629a      	str	r2, [r3, #40]	; 0x28
 8003c0c:	e01b      	b.n	8003c46 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	691b      	ldr	r3, [r3, #16]
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d10a      	bne.n	8003c2c <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	6858      	ldr	r0, [r3, #4]
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c20:	1c59      	adds	r1, r3, #1
 8003c22:	687a      	ldr	r2, [r7, #4]
 8003c24:	6291      	str	r1, [r2, #40]	; 0x28
 8003c26:	b2c2      	uxtb	r2, r0
 8003c28:	701a      	strb	r2, [r3, #0]
 8003c2a:	e00c      	b.n	8003c46 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	685b      	ldr	r3, [r3, #4]
 8003c32:	b2da      	uxtb	r2, r3
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c38:	1c58      	adds	r0, r3, #1
 8003c3a:	6879      	ldr	r1, [r7, #4]
 8003c3c:	6288      	str	r0, [r1, #40]	; 0x28
 8003c3e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003c42:	b2d2      	uxtb	r2, r2
 8003c44:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003c4a:	b29b      	uxth	r3, r3
 8003c4c:	3b01      	subs	r3, #1
 8003c4e:	b29b      	uxth	r3, r3
 8003c50:	687a      	ldr	r2, [r7, #4]
 8003c52:	4619      	mov	r1, r3
 8003c54:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d120      	bne.n	8003c9c <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	68da      	ldr	r2, [r3, #12]
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	f022 0220 	bic.w	r2, r2, #32
 8003c68:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	68da      	ldr	r2, [r3, #12]
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003c78:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	695a      	ldr	r2, [r3, #20]
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	f022 0201 	bic.w	r2, r2, #1
 8003c88:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	2220      	movs	r2, #32
 8003c8e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8003c92:	6878      	ldr	r0, [r7, #4]
 8003c94:	f7fc fb5a 	bl	800034c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8003c98:	2300      	movs	r3, #0
 8003c9a:	e002      	b.n	8003ca2 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8003c9c:	2300      	movs	r3, #0
 8003c9e:	e000      	b.n	8003ca2 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8003ca0:	2302      	movs	r3, #2
  }
}
 8003ca2:	4618      	mov	r0, r3
 8003ca4:	3710      	adds	r7, #16
 8003ca6:	46bd      	mov	sp, r7
 8003ca8:	bd80      	pop	{r7, pc}
	...

08003cac <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003cac:	b580      	push	{r7, lr}
 8003cae:	b084      	sub	sp, #16
 8003cb0:	af00      	add	r7, sp, #0
 8003cb2:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	691b      	ldr	r3, [r3, #16]
 8003cba:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	68da      	ldr	r2, [r3, #12]
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	430a      	orrs	r2, r1
 8003cc8:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	689a      	ldr	r2, [r3, #8]
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	691b      	ldr	r3, [r3, #16]
 8003cd2:	431a      	orrs	r2, r3
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	695b      	ldr	r3, [r3, #20]
 8003cd8:	4313      	orrs	r3, r2
 8003cda:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	68db      	ldr	r3, [r3, #12]
 8003ce2:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8003ce6:	f023 030c 	bic.w	r3, r3, #12
 8003cea:	687a      	ldr	r2, [r7, #4]
 8003cec:	6812      	ldr	r2, [r2, #0]
 8003cee:	68f9      	ldr	r1, [r7, #12]
 8003cf0:	430b      	orrs	r3, r1
 8003cf2:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	695b      	ldr	r3, [r3, #20]
 8003cfa:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	699a      	ldr	r2, [r3, #24]
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	430a      	orrs	r2, r1
 8003d08:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	4a52      	ldr	r2, [pc, #328]	; (8003e58 <UART_SetConfig+0x1ac>)
 8003d10:	4293      	cmp	r3, r2
 8003d12:	d14e      	bne.n	8003db2 <UART_SetConfig+0x106>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003d14:	f7fe ff76 	bl	8002c04 <HAL_RCC_GetPCLK2Freq>
 8003d18:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003d1a:	68ba      	ldr	r2, [r7, #8]
 8003d1c:	4613      	mov	r3, r2
 8003d1e:	009b      	lsls	r3, r3, #2
 8003d20:	4413      	add	r3, r2
 8003d22:	009a      	lsls	r2, r3, #2
 8003d24:	441a      	add	r2, r3
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	685b      	ldr	r3, [r3, #4]
 8003d2a:	009b      	lsls	r3, r3, #2
 8003d2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d30:	4a4a      	ldr	r2, [pc, #296]	; (8003e5c <UART_SetConfig+0x1b0>)
 8003d32:	fba2 2303 	umull	r2, r3, r2, r3
 8003d36:	095b      	lsrs	r3, r3, #5
 8003d38:	0119      	lsls	r1, r3, #4
 8003d3a:	68ba      	ldr	r2, [r7, #8]
 8003d3c:	4613      	mov	r3, r2
 8003d3e:	009b      	lsls	r3, r3, #2
 8003d40:	4413      	add	r3, r2
 8003d42:	009a      	lsls	r2, r3, #2
 8003d44:	441a      	add	r2, r3
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	685b      	ldr	r3, [r3, #4]
 8003d4a:	009b      	lsls	r3, r3, #2
 8003d4c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003d50:	4b42      	ldr	r3, [pc, #264]	; (8003e5c <UART_SetConfig+0x1b0>)
 8003d52:	fba3 0302 	umull	r0, r3, r3, r2
 8003d56:	095b      	lsrs	r3, r3, #5
 8003d58:	2064      	movs	r0, #100	; 0x64
 8003d5a:	fb00 f303 	mul.w	r3, r0, r3
 8003d5e:	1ad3      	subs	r3, r2, r3
 8003d60:	011b      	lsls	r3, r3, #4
 8003d62:	3332      	adds	r3, #50	; 0x32
 8003d64:	4a3d      	ldr	r2, [pc, #244]	; (8003e5c <UART_SetConfig+0x1b0>)
 8003d66:	fba2 2303 	umull	r2, r3, r2, r3
 8003d6a:	095b      	lsrs	r3, r3, #5
 8003d6c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003d70:	4419      	add	r1, r3
 8003d72:	68ba      	ldr	r2, [r7, #8]
 8003d74:	4613      	mov	r3, r2
 8003d76:	009b      	lsls	r3, r3, #2
 8003d78:	4413      	add	r3, r2
 8003d7a:	009a      	lsls	r2, r3, #2
 8003d7c:	441a      	add	r2, r3
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	685b      	ldr	r3, [r3, #4]
 8003d82:	009b      	lsls	r3, r3, #2
 8003d84:	fbb2 f2f3 	udiv	r2, r2, r3
 8003d88:	4b34      	ldr	r3, [pc, #208]	; (8003e5c <UART_SetConfig+0x1b0>)
 8003d8a:	fba3 0302 	umull	r0, r3, r3, r2
 8003d8e:	095b      	lsrs	r3, r3, #5
 8003d90:	2064      	movs	r0, #100	; 0x64
 8003d92:	fb00 f303 	mul.w	r3, r0, r3
 8003d96:	1ad3      	subs	r3, r2, r3
 8003d98:	011b      	lsls	r3, r3, #4
 8003d9a:	3332      	adds	r3, #50	; 0x32
 8003d9c:	4a2f      	ldr	r2, [pc, #188]	; (8003e5c <UART_SetConfig+0x1b0>)
 8003d9e:	fba2 2303 	umull	r2, r3, r2, r3
 8003da2:	095b      	lsrs	r3, r3, #5
 8003da4:	f003 020f 	and.w	r2, r3, #15
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	440a      	add	r2, r1
 8003dae:	609a      	str	r2, [r3, #8]
  {
    pclk = HAL_RCC_GetPCLK1Freq();
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 8003db0:	e04d      	b.n	8003e4e <UART_SetConfig+0x1a2>
    pclk = HAL_RCC_GetPCLK1Freq();
 8003db2:	f7fe ff13 	bl	8002bdc <HAL_RCC_GetPCLK1Freq>
 8003db6:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003db8:	68ba      	ldr	r2, [r7, #8]
 8003dba:	4613      	mov	r3, r2
 8003dbc:	009b      	lsls	r3, r3, #2
 8003dbe:	4413      	add	r3, r2
 8003dc0:	009a      	lsls	r2, r3, #2
 8003dc2:	441a      	add	r2, r3
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	685b      	ldr	r3, [r3, #4]
 8003dc8:	009b      	lsls	r3, r3, #2
 8003dca:	fbb2 f3f3 	udiv	r3, r2, r3
 8003dce:	4a23      	ldr	r2, [pc, #140]	; (8003e5c <UART_SetConfig+0x1b0>)
 8003dd0:	fba2 2303 	umull	r2, r3, r2, r3
 8003dd4:	095b      	lsrs	r3, r3, #5
 8003dd6:	0119      	lsls	r1, r3, #4
 8003dd8:	68ba      	ldr	r2, [r7, #8]
 8003dda:	4613      	mov	r3, r2
 8003ddc:	009b      	lsls	r3, r3, #2
 8003dde:	4413      	add	r3, r2
 8003de0:	009a      	lsls	r2, r3, #2
 8003de2:	441a      	add	r2, r3
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	685b      	ldr	r3, [r3, #4]
 8003de8:	009b      	lsls	r3, r3, #2
 8003dea:	fbb2 f2f3 	udiv	r2, r2, r3
 8003dee:	4b1b      	ldr	r3, [pc, #108]	; (8003e5c <UART_SetConfig+0x1b0>)
 8003df0:	fba3 0302 	umull	r0, r3, r3, r2
 8003df4:	095b      	lsrs	r3, r3, #5
 8003df6:	2064      	movs	r0, #100	; 0x64
 8003df8:	fb00 f303 	mul.w	r3, r0, r3
 8003dfc:	1ad3      	subs	r3, r2, r3
 8003dfe:	011b      	lsls	r3, r3, #4
 8003e00:	3332      	adds	r3, #50	; 0x32
 8003e02:	4a16      	ldr	r2, [pc, #88]	; (8003e5c <UART_SetConfig+0x1b0>)
 8003e04:	fba2 2303 	umull	r2, r3, r2, r3
 8003e08:	095b      	lsrs	r3, r3, #5
 8003e0a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003e0e:	4419      	add	r1, r3
 8003e10:	68ba      	ldr	r2, [r7, #8]
 8003e12:	4613      	mov	r3, r2
 8003e14:	009b      	lsls	r3, r3, #2
 8003e16:	4413      	add	r3, r2
 8003e18:	009a      	lsls	r2, r3, #2
 8003e1a:	441a      	add	r2, r3
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	685b      	ldr	r3, [r3, #4]
 8003e20:	009b      	lsls	r3, r3, #2
 8003e22:	fbb2 f2f3 	udiv	r2, r2, r3
 8003e26:	4b0d      	ldr	r3, [pc, #52]	; (8003e5c <UART_SetConfig+0x1b0>)
 8003e28:	fba3 0302 	umull	r0, r3, r3, r2
 8003e2c:	095b      	lsrs	r3, r3, #5
 8003e2e:	2064      	movs	r0, #100	; 0x64
 8003e30:	fb00 f303 	mul.w	r3, r0, r3
 8003e34:	1ad3      	subs	r3, r2, r3
 8003e36:	011b      	lsls	r3, r3, #4
 8003e38:	3332      	adds	r3, #50	; 0x32
 8003e3a:	4a08      	ldr	r2, [pc, #32]	; (8003e5c <UART_SetConfig+0x1b0>)
 8003e3c:	fba2 2303 	umull	r2, r3, r2, r3
 8003e40:	095b      	lsrs	r3, r3, #5
 8003e42:	f003 020f 	and.w	r2, r3, #15
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	440a      	add	r2, r1
 8003e4c:	609a      	str	r2, [r3, #8]
}
 8003e4e:	bf00      	nop
 8003e50:	3710      	adds	r7, #16
 8003e52:	46bd      	mov	sp, r7
 8003e54:	bd80      	pop	{r7, pc}
 8003e56:	bf00      	nop
 8003e58:	40013800 	.word	0x40013800
 8003e5c:	51eb851f 	.word	0x51eb851f

08003e60 <USB_CoreInit>:
  * @param  cfg : pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8003e60:	b084      	sub	sp, #16
 8003e62:	b480      	push	{r7}
 8003e64:	b083      	sub	sp, #12
 8003e66:	af00      	add	r7, sp, #0
 8003e68:	6078      	str	r0, [r7, #4]
 8003e6a:	f107 0014 	add.w	r0, r7, #20
 8003e6e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8003e72:	2300      	movs	r3, #0
}
 8003e74:	4618      	mov	r0, r3
 8003e76:	370c      	adds	r7, #12
 8003e78:	46bd      	mov	sp, r7
 8003e7a:	bc80      	pop	{r7}
 8003e7c:	b004      	add	sp, #16
 8003e7e:	4770      	bx	lr

08003e80 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8003e80:	b480      	push	{r7}
 8003e82:	b085      	sub	sp, #20
 8003e84:	af00      	add	r7, sp, #0
 8003e86:	6078      	str	r0, [r7, #4]
  uint16_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8003e88:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8003e8c:	81fb      	strh	r3, [r7, #14]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR |= winterruptmask;
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8003e94:	b29a      	uxth	r2, r3
 8003e96:	89fb      	ldrh	r3, [r7, #14]
 8003e98:	4313      	orrs	r3, r2
 8003e9a:	b29a      	uxth	r2, r3
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8003ea2:	2300      	movs	r3, #0
}
 8003ea4:	4618      	mov	r0, r3
 8003ea6:	3714      	adds	r7, #20
 8003ea8:	46bd      	mov	sp, r7
 8003eaa:	bc80      	pop	{r7}
 8003eac:	4770      	bx	lr

08003eae <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx : Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8003eae:	b480      	push	{r7}
 8003eb0:	b085      	sub	sp, #20
 8003eb2:	af00      	add	r7, sp, #0
 8003eb4:	6078      	str	r0, [r7, #4]
  uint16_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8003eb6:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8003eba:	81fb      	strh	r3, [r7, #14]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= ~winterruptmask;
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8003ec2:	b29b      	uxth	r3, r3
 8003ec4:	b21a      	sxth	r2, r3
 8003ec6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003eca:	43db      	mvns	r3, r3
 8003ecc:	b21b      	sxth	r3, r3
 8003ece:	4013      	ands	r3, r2
 8003ed0:	b21b      	sxth	r3, r3
 8003ed2:	b29a      	uxth	r2, r3
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8003eda:	2300      	movs	r3, #0
}
 8003edc:	4618      	mov	r0, r3
 8003ede:	3714      	adds	r7, #20
 8003ee0:	46bd      	mov	sp, r7
 8003ee2:	bc80      	pop	{r7}
 8003ee4:	4770      	bx	lr

08003ee6 <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE: Peripheral mode mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 8003ee6:	b480      	push	{r7}
 8003ee8:	b083      	sub	sp, #12
 8003eea:	af00      	add	r7, sp, #0
 8003eec:	6078      	str	r0, [r7, #4]
 8003eee:	460b      	mov	r3, r1
 8003ef0:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8003ef2:	2300      	movs	r3, #0
}
 8003ef4:	4618      	mov	r0, r3
 8003ef6:	370c      	adds	r7, #12
 8003ef8:	46bd      	mov	sp, r7
 8003efa:	bc80      	pop	{r7}
 8003efc:	4770      	bx	lr

08003efe <USB_DevInit>:
  * @param  cfg  : pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8003efe:	b084      	sub	sp, #16
 8003f00:	b580      	push	{r7, lr}
 8003f02:	b082      	sub	sp, #8
 8003f04:	af00      	add	r7, sp, #0
 8003f06:	6078      	str	r0, [r7, #4]
 8003f08:	f107 0014 	add.w	r0, r7, #20
 8003f0c:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /*CNTR_FRES = 1*/
  USBx->CNTR = USB_CNTR_FRES;
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	2201      	movs	r2, #1
 8003f14:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /*CNTR_FRES = 0*/
  USBx->CNTR = 0;
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	2200      	movs	r2, #0
 8003f1c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /*Clear pending interrupts*/
  USBx->ISTR = 0;
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	2200      	movs	r2, #0
 8003f24:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	2200      	movs	r2, #0
 8003f2c:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  /* Enable USB Device Interrupt mask */
  (void)USB_EnableGlobalInt(USBx);
 8003f30:	6878      	ldr	r0, [r7, #4]
 8003f32:	f7ff ffa5 	bl	8003e80 <USB_EnableGlobalInt>

  return HAL_OK;
 8003f36:	2300      	movs	r3, #0
}
 8003f38:	4618      	mov	r0, r3
 8003f3a:	3708      	adds	r7, #8
 8003f3c:	46bd      	mov	sp, r7
 8003f3e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003f42:	b004      	add	sp, #16
 8003f44:	4770      	bx	lr
	...

08003f48 <USB_ActivateEndpoint>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8003f48:	b490      	push	{r4, r7}
 8003f4a:	b084      	sub	sp, #16
 8003f4c:	af00      	add	r7, sp, #0
 8003f4e:	6078      	str	r0, [r7, #4]
 8003f50:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8003f52:	2300      	movs	r3, #0
 8003f54:	73fb      	strb	r3, [r7, #15]
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8003f56:	687a      	ldr	r2, [r7, #4]
 8003f58:	683b      	ldr	r3, [r7, #0]
 8003f5a:	781b      	ldrb	r3, [r3, #0]
 8003f5c:	009b      	lsls	r3, r3, #2
 8003f5e:	4413      	add	r3, r2
 8003f60:	881b      	ldrh	r3, [r3, #0]
 8003f62:	b29b      	uxth	r3, r3
 8003f64:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 8003f68:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003f6c:	81bb      	strh	r3, [r7, #12]

  /* initialize Endpoint */
  switch (ep->type)
 8003f6e:	683b      	ldr	r3, [r7, #0]
 8003f70:	78db      	ldrb	r3, [r3, #3]
 8003f72:	2b03      	cmp	r3, #3
 8003f74:	d819      	bhi.n	8003faa <USB_ActivateEndpoint+0x62>
 8003f76:	a201      	add	r2, pc, #4	; (adr r2, 8003f7c <USB_ActivateEndpoint+0x34>)
 8003f78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f7c:	08003f8d 	.word	0x08003f8d
 8003f80:	08003fa1 	.word	0x08003fa1
 8003f84:	08003fb1 	.word	0x08003fb1
 8003f88:	08003f97 	.word	0x08003f97
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8003f8c:	89bb      	ldrh	r3, [r7, #12]
 8003f8e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003f92:	81bb      	strh	r3, [r7, #12]
      break;
 8003f94:	e00d      	b.n	8003fb2 <USB_ActivateEndpoint+0x6a>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 8003f96:	89bb      	ldrh	r3, [r7, #12]
 8003f98:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 8003f9c:	81bb      	strh	r3, [r7, #12]
      break;
 8003f9e:	e008      	b.n	8003fb2 <USB_ActivateEndpoint+0x6a>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8003fa0:	89bb      	ldrh	r3, [r7, #12]
 8003fa2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003fa6:	81bb      	strh	r3, [r7, #12]
      break;
 8003fa8:	e003      	b.n	8003fb2 <USB_ActivateEndpoint+0x6a>

    default:
      ret = HAL_ERROR;
 8003faa:	2301      	movs	r3, #1
 8003fac:	73fb      	strb	r3, [r7, #15]
      break;
 8003fae:	e000      	b.n	8003fb2 <USB_ActivateEndpoint+0x6a>
      break;
 8003fb0:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX);
 8003fb2:	687a      	ldr	r2, [r7, #4]
 8003fb4:	683b      	ldr	r3, [r7, #0]
 8003fb6:	781b      	ldrb	r3, [r3, #0]
 8003fb8:	009b      	lsls	r3, r3, #2
 8003fba:	441a      	add	r2, r3
 8003fbc:	89bb      	ldrh	r3, [r7, #12]
 8003fbe:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003fc2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003fc6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003fca:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003fce:	b29b      	uxth	r3, r3
 8003fd0:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8003fd2:	687a      	ldr	r2, [r7, #4]
 8003fd4:	683b      	ldr	r3, [r7, #0]
 8003fd6:	781b      	ldrb	r3, [r3, #0]
 8003fd8:	009b      	lsls	r3, r3, #2
 8003fda:	4413      	add	r3, r2
 8003fdc:	881b      	ldrh	r3, [r3, #0]
 8003fde:	b29b      	uxth	r3, r3
 8003fe0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003fe4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003fe8:	b29a      	uxth	r2, r3
 8003fea:	683b      	ldr	r3, [r7, #0]
 8003fec:	781b      	ldrb	r3, [r3, #0]
 8003fee:	b29b      	uxth	r3, r3
 8003ff0:	4313      	orrs	r3, r2
 8003ff2:	b29c      	uxth	r4, r3
 8003ff4:	687a      	ldr	r2, [r7, #4]
 8003ff6:	683b      	ldr	r3, [r7, #0]
 8003ff8:	781b      	ldrb	r3, [r3, #0]
 8003ffa:	009b      	lsls	r3, r3, #2
 8003ffc:	441a      	add	r2, r3
 8003ffe:	4b8a      	ldr	r3, [pc, #552]	; (8004228 <USB_ActivateEndpoint+0x2e0>)
 8004000:	4323      	orrs	r3, r4
 8004002:	b29b      	uxth	r3, r3
 8004004:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8004006:	683b      	ldr	r3, [r7, #0]
 8004008:	7b1b      	ldrb	r3, [r3, #12]
 800400a:	2b00      	cmp	r3, #0
 800400c:	f040 8112 	bne.w	8004234 <USB_ActivateEndpoint+0x2ec>
  {
    if (ep->is_in != 0U)
 8004010:	683b      	ldr	r3, [r7, #0]
 8004012:	785b      	ldrb	r3, [r3, #1]
 8004014:	2b00      	cmp	r3, #0
 8004016:	d067      	beq.n	80040e8 <USB_ActivateEndpoint+0x1a0>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8004018:	687c      	ldr	r4, [r7, #4]
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004020:	b29b      	uxth	r3, r3
 8004022:	441c      	add	r4, r3
 8004024:	683b      	ldr	r3, [r7, #0]
 8004026:	781b      	ldrb	r3, [r3, #0]
 8004028:	011b      	lsls	r3, r3, #4
 800402a:	4423      	add	r3, r4
 800402c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004030:	461c      	mov	r4, r3
 8004032:	683b      	ldr	r3, [r7, #0]
 8004034:	88db      	ldrh	r3, [r3, #6]
 8004036:	085b      	lsrs	r3, r3, #1
 8004038:	b29b      	uxth	r3, r3
 800403a:	005b      	lsls	r3, r3, #1
 800403c:	b29b      	uxth	r3, r3
 800403e:	8023      	strh	r3, [r4, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004040:	687a      	ldr	r2, [r7, #4]
 8004042:	683b      	ldr	r3, [r7, #0]
 8004044:	781b      	ldrb	r3, [r3, #0]
 8004046:	009b      	lsls	r3, r3, #2
 8004048:	4413      	add	r3, r2
 800404a:	881b      	ldrh	r3, [r3, #0]
 800404c:	b29c      	uxth	r4, r3
 800404e:	4623      	mov	r3, r4
 8004050:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004054:	2b00      	cmp	r3, #0
 8004056:	d014      	beq.n	8004082 <USB_ActivateEndpoint+0x13a>
 8004058:	687a      	ldr	r2, [r7, #4]
 800405a:	683b      	ldr	r3, [r7, #0]
 800405c:	781b      	ldrb	r3, [r3, #0]
 800405e:	009b      	lsls	r3, r3, #2
 8004060:	4413      	add	r3, r2
 8004062:	881b      	ldrh	r3, [r3, #0]
 8004064:	b29b      	uxth	r3, r3
 8004066:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800406a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800406e:	b29c      	uxth	r4, r3
 8004070:	687a      	ldr	r2, [r7, #4]
 8004072:	683b      	ldr	r3, [r7, #0]
 8004074:	781b      	ldrb	r3, [r3, #0]
 8004076:	009b      	lsls	r3, r3, #2
 8004078:	441a      	add	r2, r3
 800407a:	4b6c      	ldr	r3, [pc, #432]	; (800422c <USB_ActivateEndpoint+0x2e4>)
 800407c:	4323      	orrs	r3, r4
 800407e:	b29b      	uxth	r3, r3
 8004080:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8004082:	683b      	ldr	r3, [r7, #0]
 8004084:	78db      	ldrb	r3, [r3, #3]
 8004086:	2b01      	cmp	r3, #1
 8004088:	d018      	beq.n	80040bc <USB_ActivateEndpoint+0x174>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800408a:	687a      	ldr	r2, [r7, #4]
 800408c:	683b      	ldr	r3, [r7, #0]
 800408e:	781b      	ldrb	r3, [r3, #0]
 8004090:	009b      	lsls	r3, r3, #2
 8004092:	4413      	add	r3, r2
 8004094:	881b      	ldrh	r3, [r3, #0]
 8004096:	b29b      	uxth	r3, r3
 8004098:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800409c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80040a0:	b29c      	uxth	r4, r3
 80040a2:	f084 0320 	eor.w	r3, r4, #32
 80040a6:	b29c      	uxth	r4, r3
 80040a8:	687a      	ldr	r2, [r7, #4]
 80040aa:	683b      	ldr	r3, [r7, #0]
 80040ac:	781b      	ldrb	r3, [r3, #0]
 80040ae:	009b      	lsls	r3, r3, #2
 80040b0:	441a      	add	r2, r3
 80040b2:	4b5d      	ldr	r3, [pc, #372]	; (8004228 <USB_ActivateEndpoint+0x2e0>)
 80040b4:	4323      	orrs	r3, r4
 80040b6:	b29b      	uxth	r3, r3
 80040b8:	8013      	strh	r3, [r2, #0]
 80040ba:	e22b      	b.n	8004514 <USB_ActivateEndpoint+0x5cc>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80040bc:	687a      	ldr	r2, [r7, #4]
 80040be:	683b      	ldr	r3, [r7, #0]
 80040c0:	781b      	ldrb	r3, [r3, #0]
 80040c2:	009b      	lsls	r3, r3, #2
 80040c4:	4413      	add	r3, r2
 80040c6:	881b      	ldrh	r3, [r3, #0]
 80040c8:	b29b      	uxth	r3, r3
 80040ca:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80040ce:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80040d2:	b29c      	uxth	r4, r3
 80040d4:	687a      	ldr	r2, [r7, #4]
 80040d6:	683b      	ldr	r3, [r7, #0]
 80040d8:	781b      	ldrb	r3, [r3, #0]
 80040da:	009b      	lsls	r3, r3, #2
 80040dc:	441a      	add	r2, r3
 80040de:	4b52      	ldr	r3, [pc, #328]	; (8004228 <USB_ActivateEndpoint+0x2e0>)
 80040e0:	4323      	orrs	r3, r4
 80040e2:	b29b      	uxth	r3, r3
 80040e4:	8013      	strh	r3, [r2, #0]
 80040e6:	e215      	b.n	8004514 <USB_ActivateEndpoint+0x5cc>
      }
    }
    else
    {
      /*Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 80040e8:	687c      	ldr	r4, [r7, #4]
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80040f0:	b29b      	uxth	r3, r3
 80040f2:	441c      	add	r4, r3
 80040f4:	683b      	ldr	r3, [r7, #0]
 80040f6:	781b      	ldrb	r3, [r3, #0]
 80040f8:	011b      	lsls	r3, r3, #4
 80040fa:	4423      	add	r3, r4
 80040fc:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8004100:	461c      	mov	r4, r3
 8004102:	683b      	ldr	r3, [r7, #0]
 8004104:	88db      	ldrh	r3, [r3, #6]
 8004106:	085b      	lsrs	r3, r3, #1
 8004108:	b29b      	uxth	r3, r3
 800410a:	005b      	lsls	r3, r3, #1
 800410c:	b29b      	uxth	r3, r3
 800410e:	8023      	strh	r3, [r4, #0]
      /*Set the endpoint Receive buffer counter*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8004110:	687c      	ldr	r4, [r7, #4]
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004118:	b29b      	uxth	r3, r3
 800411a:	441c      	add	r4, r3
 800411c:	683b      	ldr	r3, [r7, #0]
 800411e:	781b      	ldrb	r3, [r3, #0]
 8004120:	011b      	lsls	r3, r3, #4
 8004122:	4423      	add	r3, r4
 8004124:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8004128:	461c      	mov	r4, r3
 800412a:	683b      	ldr	r3, [r7, #0]
 800412c:	691b      	ldr	r3, [r3, #16]
 800412e:	2b00      	cmp	r3, #0
 8004130:	d10e      	bne.n	8004150 <USB_ActivateEndpoint+0x208>
 8004132:	8823      	ldrh	r3, [r4, #0]
 8004134:	b29b      	uxth	r3, r3
 8004136:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800413a:	b29b      	uxth	r3, r3
 800413c:	8023      	strh	r3, [r4, #0]
 800413e:	8823      	ldrh	r3, [r4, #0]
 8004140:	b29b      	uxth	r3, r3
 8004142:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004146:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800414a:	b29b      	uxth	r3, r3
 800414c:	8023      	strh	r3, [r4, #0]
 800414e:	e02d      	b.n	80041ac <USB_ActivateEndpoint+0x264>
 8004150:	683b      	ldr	r3, [r7, #0]
 8004152:	691b      	ldr	r3, [r3, #16]
 8004154:	2b3e      	cmp	r3, #62	; 0x3e
 8004156:	d812      	bhi.n	800417e <USB_ActivateEndpoint+0x236>
 8004158:	683b      	ldr	r3, [r7, #0]
 800415a:	691b      	ldr	r3, [r3, #16]
 800415c:	085b      	lsrs	r3, r3, #1
 800415e:	60bb      	str	r3, [r7, #8]
 8004160:	683b      	ldr	r3, [r7, #0]
 8004162:	691b      	ldr	r3, [r3, #16]
 8004164:	f003 0301 	and.w	r3, r3, #1
 8004168:	2b00      	cmp	r3, #0
 800416a:	d002      	beq.n	8004172 <USB_ActivateEndpoint+0x22a>
 800416c:	68bb      	ldr	r3, [r7, #8]
 800416e:	3301      	adds	r3, #1
 8004170:	60bb      	str	r3, [r7, #8]
 8004172:	68bb      	ldr	r3, [r7, #8]
 8004174:	b29b      	uxth	r3, r3
 8004176:	029b      	lsls	r3, r3, #10
 8004178:	b29b      	uxth	r3, r3
 800417a:	8023      	strh	r3, [r4, #0]
 800417c:	e016      	b.n	80041ac <USB_ActivateEndpoint+0x264>
 800417e:	683b      	ldr	r3, [r7, #0]
 8004180:	691b      	ldr	r3, [r3, #16]
 8004182:	095b      	lsrs	r3, r3, #5
 8004184:	60bb      	str	r3, [r7, #8]
 8004186:	683b      	ldr	r3, [r7, #0]
 8004188:	691b      	ldr	r3, [r3, #16]
 800418a:	f003 031f 	and.w	r3, r3, #31
 800418e:	2b00      	cmp	r3, #0
 8004190:	d102      	bne.n	8004198 <USB_ActivateEndpoint+0x250>
 8004192:	68bb      	ldr	r3, [r7, #8]
 8004194:	3b01      	subs	r3, #1
 8004196:	60bb      	str	r3, [r7, #8]
 8004198:	68bb      	ldr	r3, [r7, #8]
 800419a:	b29b      	uxth	r3, r3
 800419c:	029b      	lsls	r3, r3, #10
 800419e:	b29b      	uxth	r3, r3
 80041a0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80041a4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80041a8:	b29b      	uxth	r3, r3
 80041aa:	8023      	strh	r3, [r4, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80041ac:	687a      	ldr	r2, [r7, #4]
 80041ae:	683b      	ldr	r3, [r7, #0]
 80041b0:	781b      	ldrb	r3, [r3, #0]
 80041b2:	009b      	lsls	r3, r3, #2
 80041b4:	4413      	add	r3, r2
 80041b6:	881b      	ldrh	r3, [r3, #0]
 80041b8:	b29c      	uxth	r4, r3
 80041ba:	4623      	mov	r3, r4
 80041bc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d014      	beq.n	80041ee <USB_ActivateEndpoint+0x2a6>
 80041c4:	687a      	ldr	r2, [r7, #4]
 80041c6:	683b      	ldr	r3, [r7, #0]
 80041c8:	781b      	ldrb	r3, [r3, #0]
 80041ca:	009b      	lsls	r3, r3, #2
 80041cc:	4413      	add	r3, r2
 80041ce:	881b      	ldrh	r3, [r3, #0]
 80041d0:	b29b      	uxth	r3, r3
 80041d2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80041d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80041da:	b29c      	uxth	r4, r3
 80041dc:	687a      	ldr	r2, [r7, #4]
 80041de:	683b      	ldr	r3, [r7, #0]
 80041e0:	781b      	ldrb	r3, [r3, #0]
 80041e2:	009b      	lsls	r3, r3, #2
 80041e4:	441a      	add	r2, r3
 80041e6:	4b12      	ldr	r3, [pc, #72]	; (8004230 <USB_ActivateEndpoint+0x2e8>)
 80041e8:	4323      	orrs	r3, r4
 80041ea:	b29b      	uxth	r3, r3
 80041ec:	8013      	strh	r3, [r2, #0]
      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80041ee:	687a      	ldr	r2, [r7, #4]
 80041f0:	683b      	ldr	r3, [r7, #0]
 80041f2:	781b      	ldrb	r3, [r3, #0]
 80041f4:	009b      	lsls	r3, r3, #2
 80041f6:	4413      	add	r3, r2
 80041f8:	881b      	ldrh	r3, [r3, #0]
 80041fa:	b29b      	uxth	r3, r3
 80041fc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004200:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004204:	b29c      	uxth	r4, r3
 8004206:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 800420a:	b29c      	uxth	r4, r3
 800420c:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 8004210:	b29c      	uxth	r4, r3
 8004212:	687a      	ldr	r2, [r7, #4]
 8004214:	683b      	ldr	r3, [r7, #0]
 8004216:	781b      	ldrb	r3, [r3, #0]
 8004218:	009b      	lsls	r3, r3, #2
 800421a:	441a      	add	r2, r3
 800421c:	4b02      	ldr	r3, [pc, #8]	; (8004228 <USB_ActivateEndpoint+0x2e0>)
 800421e:	4323      	orrs	r3, r4
 8004220:	b29b      	uxth	r3, r3
 8004222:	8013      	strh	r3, [r2, #0]
 8004224:	e176      	b.n	8004514 <USB_ActivateEndpoint+0x5cc>
 8004226:	bf00      	nop
 8004228:	ffff8080 	.word	0xffff8080
 800422c:	ffff80c0 	.word	0xffff80c0
 8004230:	ffffc080 	.word	0xffffc080
  }
  /*Double Buffer*/
  else
  {
    /* Set the endpoint as double buffered */
    PCD_SET_EP_DBUF(USBx, ep->num);
 8004234:	687a      	ldr	r2, [r7, #4]
 8004236:	683b      	ldr	r3, [r7, #0]
 8004238:	781b      	ldrb	r3, [r3, #0]
 800423a:	009b      	lsls	r3, r3, #2
 800423c:	4413      	add	r3, r2
 800423e:	881b      	ldrh	r3, [r3, #0]
 8004240:	b29b      	uxth	r3, r3
 8004242:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004246:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800424a:	b29c      	uxth	r4, r3
 800424c:	687a      	ldr	r2, [r7, #4]
 800424e:	683b      	ldr	r3, [r7, #0]
 8004250:	781b      	ldrb	r3, [r3, #0]
 8004252:	009b      	lsls	r3, r3, #2
 8004254:	441a      	add	r2, r3
 8004256:	4b96      	ldr	r3, [pc, #600]	; (80044b0 <USB_ActivateEndpoint+0x568>)
 8004258:	4323      	orrs	r3, r4
 800425a:	b29b      	uxth	r3, r3
 800425c:	8013      	strh	r3, [r2, #0]
    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 800425e:	687c      	ldr	r4, [r7, #4]
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004266:	b29b      	uxth	r3, r3
 8004268:	441c      	add	r4, r3
 800426a:	683b      	ldr	r3, [r7, #0]
 800426c:	781b      	ldrb	r3, [r3, #0]
 800426e:	011b      	lsls	r3, r3, #4
 8004270:	4423      	add	r3, r4
 8004272:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004276:	461c      	mov	r4, r3
 8004278:	683b      	ldr	r3, [r7, #0]
 800427a:	891b      	ldrh	r3, [r3, #8]
 800427c:	085b      	lsrs	r3, r3, #1
 800427e:	b29b      	uxth	r3, r3
 8004280:	005b      	lsls	r3, r3, #1
 8004282:	b29b      	uxth	r3, r3
 8004284:	8023      	strh	r3, [r4, #0]
 8004286:	687c      	ldr	r4, [r7, #4]
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800428e:	b29b      	uxth	r3, r3
 8004290:	441c      	add	r4, r3
 8004292:	683b      	ldr	r3, [r7, #0]
 8004294:	781b      	ldrb	r3, [r3, #0]
 8004296:	011b      	lsls	r3, r3, #4
 8004298:	4423      	add	r3, r4
 800429a:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 800429e:	461c      	mov	r4, r3
 80042a0:	683b      	ldr	r3, [r7, #0]
 80042a2:	895b      	ldrh	r3, [r3, #10]
 80042a4:	085b      	lsrs	r3, r3, #1
 80042a6:	b29b      	uxth	r3, r3
 80042a8:	005b      	lsls	r3, r3, #1
 80042aa:	b29b      	uxth	r3, r3
 80042ac:	8023      	strh	r3, [r4, #0]

    if (ep->is_in == 0U)
 80042ae:	683b      	ldr	r3, [r7, #0]
 80042b0:	785b      	ldrb	r3, [r3, #1]
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	f040 8088 	bne.w	80043c8 <USB_ActivateEndpoint+0x480>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80042b8:	687a      	ldr	r2, [r7, #4]
 80042ba:	683b      	ldr	r3, [r7, #0]
 80042bc:	781b      	ldrb	r3, [r3, #0]
 80042be:	009b      	lsls	r3, r3, #2
 80042c0:	4413      	add	r3, r2
 80042c2:	881b      	ldrh	r3, [r3, #0]
 80042c4:	b29c      	uxth	r4, r3
 80042c6:	4623      	mov	r3, r4
 80042c8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d014      	beq.n	80042fa <USB_ActivateEndpoint+0x3b2>
 80042d0:	687a      	ldr	r2, [r7, #4]
 80042d2:	683b      	ldr	r3, [r7, #0]
 80042d4:	781b      	ldrb	r3, [r3, #0]
 80042d6:	009b      	lsls	r3, r3, #2
 80042d8:	4413      	add	r3, r2
 80042da:	881b      	ldrh	r3, [r3, #0]
 80042dc:	b29b      	uxth	r3, r3
 80042de:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80042e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80042e6:	b29c      	uxth	r4, r3
 80042e8:	687a      	ldr	r2, [r7, #4]
 80042ea:	683b      	ldr	r3, [r7, #0]
 80042ec:	781b      	ldrb	r3, [r3, #0]
 80042ee:	009b      	lsls	r3, r3, #2
 80042f0:	441a      	add	r2, r3
 80042f2:	4b70      	ldr	r3, [pc, #448]	; (80044b4 <USB_ActivateEndpoint+0x56c>)
 80042f4:	4323      	orrs	r3, r4
 80042f6:	b29b      	uxth	r3, r3
 80042f8:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80042fa:	687a      	ldr	r2, [r7, #4]
 80042fc:	683b      	ldr	r3, [r7, #0]
 80042fe:	781b      	ldrb	r3, [r3, #0]
 8004300:	009b      	lsls	r3, r3, #2
 8004302:	4413      	add	r3, r2
 8004304:	881b      	ldrh	r3, [r3, #0]
 8004306:	b29c      	uxth	r4, r3
 8004308:	4623      	mov	r3, r4
 800430a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800430e:	2b00      	cmp	r3, #0
 8004310:	d014      	beq.n	800433c <USB_ActivateEndpoint+0x3f4>
 8004312:	687a      	ldr	r2, [r7, #4]
 8004314:	683b      	ldr	r3, [r7, #0]
 8004316:	781b      	ldrb	r3, [r3, #0]
 8004318:	009b      	lsls	r3, r3, #2
 800431a:	4413      	add	r3, r2
 800431c:	881b      	ldrh	r3, [r3, #0]
 800431e:	b29b      	uxth	r3, r3
 8004320:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004324:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004328:	b29c      	uxth	r4, r3
 800432a:	687a      	ldr	r2, [r7, #4]
 800432c:	683b      	ldr	r3, [r7, #0]
 800432e:	781b      	ldrb	r3, [r3, #0]
 8004330:	009b      	lsls	r3, r3, #2
 8004332:	441a      	add	r2, r3
 8004334:	4b60      	ldr	r3, [pc, #384]	; (80044b8 <USB_ActivateEndpoint+0x570>)
 8004336:	4323      	orrs	r3, r4
 8004338:	b29b      	uxth	r3, r3
 800433a:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out */
      PCD_TX_DTOG(USBx, ep->num);
 800433c:	687a      	ldr	r2, [r7, #4]
 800433e:	683b      	ldr	r3, [r7, #0]
 8004340:	781b      	ldrb	r3, [r3, #0]
 8004342:	009b      	lsls	r3, r3, #2
 8004344:	4413      	add	r3, r2
 8004346:	881b      	ldrh	r3, [r3, #0]
 8004348:	b29b      	uxth	r3, r3
 800434a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800434e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004352:	b29c      	uxth	r4, r3
 8004354:	687a      	ldr	r2, [r7, #4]
 8004356:	683b      	ldr	r3, [r7, #0]
 8004358:	781b      	ldrb	r3, [r3, #0]
 800435a:	009b      	lsls	r3, r3, #2
 800435c:	441a      	add	r2, r3
 800435e:	4b56      	ldr	r3, [pc, #344]	; (80044b8 <USB_ActivateEndpoint+0x570>)
 8004360:	4323      	orrs	r3, r4
 8004362:	b29b      	uxth	r3, r3
 8004364:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8004366:	687a      	ldr	r2, [r7, #4]
 8004368:	683b      	ldr	r3, [r7, #0]
 800436a:	781b      	ldrb	r3, [r3, #0]
 800436c:	009b      	lsls	r3, r3, #2
 800436e:	4413      	add	r3, r2
 8004370:	881b      	ldrh	r3, [r3, #0]
 8004372:	b29b      	uxth	r3, r3
 8004374:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004378:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800437c:	b29c      	uxth	r4, r3
 800437e:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8004382:	b29c      	uxth	r4, r3
 8004384:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 8004388:	b29c      	uxth	r4, r3
 800438a:	687a      	ldr	r2, [r7, #4]
 800438c:	683b      	ldr	r3, [r7, #0]
 800438e:	781b      	ldrb	r3, [r3, #0]
 8004390:	009b      	lsls	r3, r3, #2
 8004392:	441a      	add	r2, r3
 8004394:	4b49      	ldr	r3, [pc, #292]	; (80044bc <USB_ActivateEndpoint+0x574>)
 8004396:	4323      	orrs	r3, r4
 8004398:	b29b      	uxth	r3, r3
 800439a:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800439c:	687a      	ldr	r2, [r7, #4]
 800439e:	683b      	ldr	r3, [r7, #0]
 80043a0:	781b      	ldrb	r3, [r3, #0]
 80043a2:	009b      	lsls	r3, r3, #2
 80043a4:	4413      	add	r3, r2
 80043a6:	881b      	ldrh	r3, [r3, #0]
 80043a8:	b29b      	uxth	r3, r3
 80043aa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80043ae:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80043b2:	b29c      	uxth	r4, r3
 80043b4:	687a      	ldr	r2, [r7, #4]
 80043b6:	683b      	ldr	r3, [r7, #0]
 80043b8:	781b      	ldrb	r3, [r3, #0]
 80043ba:	009b      	lsls	r3, r3, #2
 80043bc:	441a      	add	r2, r3
 80043be:	4b3f      	ldr	r3, [pc, #252]	; (80044bc <USB_ActivateEndpoint+0x574>)
 80043c0:	4323      	orrs	r3, r4
 80043c2:	b29b      	uxth	r3, r3
 80043c4:	8013      	strh	r3, [r2, #0]
 80043c6:	e0a5      	b.n	8004514 <USB_ActivateEndpoint+0x5cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80043c8:	687a      	ldr	r2, [r7, #4]
 80043ca:	683b      	ldr	r3, [r7, #0]
 80043cc:	781b      	ldrb	r3, [r3, #0]
 80043ce:	009b      	lsls	r3, r3, #2
 80043d0:	4413      	add	r3, r2
 80043d2:	881b      	ldrh	r3, [r3, #0]
 80043d4:	b29c      	uxth	r4, r3
 80043d6:	4623      	mov	r3, r4
 80043d8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d014      	beq.n	800440a <USB_ActivateEndpoint+0x4c2>
 80043e0:	687a      	ldr	r2, [r7, #4]
 80043e2:	683b      	ldr	r3, [r7, #0]
 80043e4:	781b      	ldrb	r3, [r3, #0]
 80043e6:	009b      	lsls	r3, r3, #2
 80043e8:	4413      	add	r3, r2
 80043ea:	881b      	ldrh	r3, [r3, #0]
 80043ec:	b29b      	uxth	r3, r3
 80043ee:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80043f2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80043f6:	b29c      	uxth	r4, r3
 80043f8:	687a      	ldr	r2, [r7, #4]
 80043fa:	683b      	ldr	r3, [r7, #0]
 80043fc:	781b      	ldrb	r3, [r3, #0]
 80043fe:	009b      	lsls	r3, r3, #2
 8004400:	441a      	add	r2, r3
 8004402:	4b2c      	ldr	r3, [pc, #176]	; (80044b4 <USB_ActivateEndpoint+0x56c>)
 8004404:	4323      	orrs	r3, r4
 8004406:	b29b      	uxth	r3, r3
 8004408:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800440a:	687a      	ldr	r2, [r7, #4]
 800440c:	683b      	ldr	r3, [r7, #0]
 800440e:	781b      	ldrb	r3, [r3, #0]
 8004410:	009b      	lsls	r3, r3, #2
 8004412:	4413      	add	r3, r2
 8004414:	881b      	ldrh	r3, [r3, #0]
 8004416:	b29c      	uxth	r4, r3
 8004418:	4623      	mov	r3, r4
 800441a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800441e:	2b00      	cmp	r3, #0
 8004420:	d014      	beq.n	800444c <USB_ActivateEndpoint+0x504>
 8004422:	687a      	ldr	r2, [r7, #4]
 8004424:	683b      	ldr	r3, [r7, #0]
 8004426:	781b      	ldrb	r3, [r3, #0]
 8004428:	009b      	lsls	r3, r3, #2
 800442a:	4413      	add	r3, r2
 800442c:	881b      	ldrh	r3, [r3, #0]
 800442e:	b29b      	uxth	r3, r3
 8004430:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004434:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004438:	b29c      	uxth	r4, r3
 800443a:	687a      	ldr	r2, [r7, #4]
 800443c:	683b      	ldr	r3, [r7, #0]
 800443e:	781b      	ldrb	r3, [r3, #0]
 8004440:	009b      	lsls	r3, r3, #2
 8004442:	441a      	add	r2, r3
 8004444:	4b1c      	ldr	r3, [pc, #112]	; (80044b8 <USB_ActivateEndpoint+0x570>)
 8004446:	4323      	orrs	r3, r4
 8004448:	b29b      	uxth	r3, r3
 800444a:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 800444c:	687a      	ldr	r2, [r7, #4]
 800444e:	683b      	ldr	r3, [r7, #0]
 8004450:	781b      	ldrb	r3, [r3, #0]
 8004452:	009b      	lsls	r3, r3, #2
 8004454:	4413      	add	r3, r2
 8004456:	881b      	ldrh	r3, [r3, #0]
 8004458:	b29b      	uxth	r3, r3
 800445a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800445e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004462:	b29c      	uxth	r4, r3
 8004464:	687a      	ldr	r2, [r7, #4]
 8004466:	683b      	ldr	r3, [r7, #0]
 8004468:	781b      	ldrb	r3, [r3, #0]
 800446a:	009b      	lsls	r3, r3, #2
 800446c:	441a      	add	r2, r3
 800446e:	4b11      	ldr	r3, [pc, #68]	; (80044b4 <USB_ActivateEndpoint+0x56c>)
 8004470:	4323      	orrs	r3, r4
 8004472:	b29b      	uxth	r3, r3
 8004474:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8004476:	683b      	ldr	r3, [r7, #0]
 8004478:	78db      	ldrb	r3, [r3, #3]
 800447a:	2b01      	cmp	r3, #1
 800447c:	d020      	beq.n	80044c0 <USB_ActivateEndpoint+0x578>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800447e:	687a      	ldr	r2, [r7, #4]
 8004480:	683b      	ldr	r3, [r7, #0]
 8004482:	781b      	ldrb	r3, [r3, #0]
 8004484:	009b      	lsls	r3, r3, #2
 8004486:	4413      	add	r3, r2
 8004488:	881b      	ldrh	r3, [r3, #0]
 800448a:	b29b      	uxth	r3, r3
 800448c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004490:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004494:	b29c      	uxth	r4, r3
 8004496:	f084 0320 	eor.w	r3, r4, #32
 800449a:	b29c      	uxth	r4, r3
 800449c:	687a      	ldr	r2, [r7, #4]
 800449e:	683b      	ldr	r3, [r7, #0]
 80044a0:	781b      	ldrb	r3, [r3, #0]
 80044a2:	009b      	lsls	r3, r3, #2
 80044a4:	441a      	add	r2, r3
 80044a6:	4b05      	ldr	r3, [pc, #20]	; (80044bc <USB_ActivateEndpoint+0x574>)
 80044a8:	4323      	orrs	r3, r4
 80044aa:	b29b      	uxth	r3, r3
 80044ac:	8013      	strh	r3, [r2, #0]
 80044ae:	e01c      	b.n	80044ea <USB_ActivateEndpoint+0x5a2>
 80044b0:	ffff8180 	.word	0xffff8180
 80044b4:	ffffc080 	.word	0xffffc080
 80044b8:	ffff80c0 	.word	0xffff80c0
 80044bc:	ffff8080 	.word	0xffff8080
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80044c0:	687a      	ldr	r2, [r7, #4]
 80044c2:	683b      	ldr	r3, [r7, #0]
 80044c4:	781b      	ldrb	r3, [r3, #0]
 80044c6:	009b      	lsls	r3, r3, #2
 80044c8:	4413      	add	r3, r2
 80044ca:	881b      	ldrh	r3, [r3, #0]
 80044cc:	b29b      	uxth	r3, r3
 80044ce:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80044d2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80044d6:	b29c      	uxth	r4, r3
 80044d8:	687a      	ldr	r2, [r7, #4]
 80044da:	683b      	ldr	r3, [r7, #0]
 80044dc:	781b      	ldrb	r3, [r3, #0]
 80044de:	009b      	lsls	r3, r3, #2
 80044e0:	441a      	add	r2, r3
 80044e2:	4b0f      	ldr	r3, [pc, #60]	; (8004520 <USB_ActivateEndpoint+0x5d8>)
 80044e4:	4323      	orrs	r3, r4
 80044e6:	b29b      	uxth	r3, r3
 80044e8:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80044ea:	687a      	ldr	r2, [r7, #4]
 80044ec:	683b      	ldr	r3, [r7, #0]
 80044ee:	781b      	ldrb	r3, [r3, #0]
 80044f0:	009b      	lsls	r3, r3, #2
 80044f2:	4413      	add	r3, r2
 80044f4:	881b      	ldrh	r3, [r3, #0]
 80044f6:	b29b      	uxth	r3, r3
 80044f8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80044fc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004500:	b29c      	uxth	r4, r3
 8004502:	687a      	ldr	r2, [r7, #4]
 8004504:	683b      	ldr	r3, [r7, #0]
 8004506:	781b      	ldrb	r3, [r3, #0]
 8004508:	009b      	lsls	r3, r3, #2
 800450a:	441a      	add	r2, r3
 800450c:	4b04      	ldr	r3, [pc, #16]	; (8004520 <USB_ActivateEndpoint+0x5d8>)
 800450e:	4323      	orrs	r3, r4
 8004510:	b29b      	uxth	r3, r3
 8004512:	8013      	strh	r3, [r2, #0]
    }
  }

  return ret;
 8004514:	7bfb      	ldrb	r3, [r7, #15]
}
 8004516:	4618      	mov	r0, r3
 8004518:	3710      	adds	r7, #16
 800451a:	46bd      	mov	sp, r7
 800451c:	bc90      	pop	{r4, r7}
 800451e:	4770      	bx	lr
 8004520:	ffff8080 	.word	0xffff8080

08004524 <USB_DeactivateEndpoint>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8004524:	b490      	push	{r4, r7}
 8004526:	b082      	sub	sp, #8
 8004528:	af00      	add	r7, sp, #0
 800452a:	6078      	str	r0, [r7, #4]
 800452c:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800452e:	683b      	ldr	r3, [r7, #0]
 8004530:	7b1b      	ldrb	r3, [r3, #12]
 8004532:	2b00      	cmp	r3, #0
 8004534:	d171      	bne.n	800461a <USB_DeactivateEndpoint+0xf6>
  {
    if (ep->is_in != 0U)
 8004536:	683b      	ldr	r3, [r7, #0]
 8004538:	785b      	ldrb	r3, [r3, #1]
 800453a:	2b00      	cmp	r3, #0
 800453c:	d036      	beq.n	80045ac <USB_DeactivateEndpoint+0x88>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800453e:	687a      	ldr	r2, [r7, #4]
 8004540:	683b      	ldr	r3, [r7, #0]
 8004542:	781b      	ldrb	r3, [r3, #0]
 8004544:	009b      	lsls	r3, r3, #2
 8004546:	4413      	add	r3, r2
 8004548:	881b      	ldrh	r3, [r3, #0]
 800454a:	b29c      	uxth	r4, r3
 800454c:	4623      	mov	r3, r4
 800454e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004552:	2b00      	cmp	r3, #0
 8004554:	d014      	beq.n	8004580 <USB_DeactivateEndpoint+0x5c>
 8004556:	687a      	ldr	r2, [r7, #4]
 8004558:	683b      	ldr	r3, [r7, #0]
 800455a:	781b      	ldrb	r3, [r3, #0]
 800455c:	009b      	lsls	r3, r3, #2
 800455e:	4413      	add	r3, r2
 8004560:	881b      	ldrh	r3, [r3, #0]
 8004562:	b29b      	uxth	r3, r3
 8004564:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004568:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800456c:	b29c      	uxth	r4, r3
 800456e:	687a      	ldr	r2, [r7, #4]
 8004570:	683b      	ldr	r3, [r7, #0]
 8004572:	781b      	ldrb	r3, [r3, #0]
 8004574:	009b      	lsls	r3, r3, #2
 8004576:	441a      	add	r2, r3
 8004578:	4b6b      	ldr	r3, [pc, #428]	; (8004728 <USB_DeactivateEndpoint+0x204>)
 800457a:	4323      	orrs	r3, r4
 800457c:	b29b      	uxth	r3, r3
 800457e:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8004580:	687a      	ldr	r2, [r7, #4]
 8004582:	683b      	ldr	r3, [r7, #0]
 8004584:	781b      	ldrb	r3, [r3, #0]
 8004586:	009b      	lsls	r3, r3, #2
 8004588:	4413      	add	r3, r2
 800458a:	881b      	ldrh	r3, [r3, #0]
 800458c:	b29b      	uxth	r3, r3
 800458e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004592:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004596:	b29c      	uxth	r4, r3
 8004598:	687a      	ldr	r2, [r7, #4]
 800459a:	683b      	ldr	r3, [r7, #0]
 800459c:	781b      	ldrb	r3, [r3, #0]
 800459e:	009b      	lsls	r3, r3, #2
 80045a0:	441a      	add	r2, r3
 80045a2:	4b62      	ldr	r3, [pc, #392]	; (800472c <USB_DeactivateEndpoint+0x208>)
 80045a4:	4323      	orrs	r3, r4
 80045a6:	b29b      	uxth	r3, r3
 80045a8:	8013      	strh	r3, [r2, #0]
 80045aa:	e144      	b.n	8004836 <USB_DeactivateEndpoint+0x312>
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80045ac:	687a      	ldr	r2, [r7, #4]
 80045ae:	683b      	ldr	r3, [r7, #0]
 80045b0:	781b      	ldrb	r3, [r3, #0]
 80045b2:	009b      	lsls	r3, r3, #2
 80045b4:	4413      	add	r3, r2
 80045b6:	881b      	ldrh	r3, [r3, #0]
 80045b8:	b29c      	uxth	r4, r3
 80045ba:	4623      	mov	r3, r4
 80045bc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d014      	beq.n	80045ee <USB_DeactivateEndpoint+0xca>
 80045c4:	687a      	ldr	r2, [r7, #4]
 80045c6:	683b      	ldr	r3, [r7, #0]
 80045c8:	781b      	ldrb	r3, [r3, #0]
 80045ca:	009b      	lsls	r3, r3, #2
 80045cc:	4413      	add	r3, r2
 80045ce:	881b      	ldrh	r3, [r3, #0]
 80045d0:	b29b      	uxth	r3, r3
 80045d2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80045d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80045da:	b29c      	uxth	r4, r3
 80045dc:	687a      	ldr	r2, [r7, #4]
 80045de:	683b      	ldr	r3, [r7, #0]
 80045e0:	781b      	ldrb	r3, [r3, #0]
 80045e2:	009b      	lsls	r3, r3, #2
 80045e4:	441a      	add	r2, r3
 80045e6:	4b52      	ldr	r3, [pc, #328]	; (8004730 <USB_DeactivateEndpoint+0x20c>)
 80045e8:	4323      	orrs	r3, r4
 80045ea:	b29b      	uxth	r3, r3
 80045ec:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80045ee:	687a      	ldr	r2, [r7, #4]
 80045f0:	683b      	ldr	r3, [r7, #0]
 80045f2:	781b      	ldrb	r3, [r3, #0]
 80045f4:	009b      	lsls	r3, r3, #2
 80045f6:	4413      	add	r3, r2
 80045f8:	881b      	ldrh	r3, [r3, #0]
 80045fa:	b29b      	uxth	r3, r3
 80045fc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004600:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004604:	b29c      	uxth	r4, r3
 8004606:	687a      	ldr	r2, [r7, #4]
 8004608:	683b      	ldr	r3, [r7, #0]
 800460a:	781b      	ldrb	r3, [r3, #0]
 800460c:	009b      	lsls	r3, r3, #2
 800460e:	441a      	add	r2, r3
 8004610:	4b46      	ldr	r3, [pc, #280]	; (800472c <USB_DeactivateEndpoint+0x208>)
 8004612:	4323      	orrs	r3, r4
 8004614:	b29b      	uxth	r3, r3
 8004616:	8013      	strh	r3, [r2, #0]
 8004618:	e10d      	b.n	8004836 <USB_DeactivateEndpoint+0x312>
    }
  }
  /*Double Buffer*/
  else
  {
    if (ep->is_in == 0U)
 800461a:	683b      	ldr	r3, [r7, #0]
 800461c:	785b      	ldrb	r3, [r3, #1]
 800461e:	2b00      	cmp	r3, #0
 8004620:	f040 8088 	bne.w	8004734 <USB_DeactivateEndpoint+0x210>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004624:	687a      	ldr	r2, [r7, #4]
 8004626:	683b      	ldr	r3, [r7, #0]
 8004628:	781b      	ldrb	r3, [r3, #0]
 800462a:	009b      	lsls	r3, r3, #2
 800462c:	4413      	add	r3, r2
 800462e:	881b      	ldrh	r3, [r3, #0]
 8004630:	b29c      	uxth	r4, r3
 8004632:	4623      	mov	r3, r4
 8004634:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004638:	2b00      	cmp	r3, #0
 800463a:	d014      	beq.n	8004666 <USB_DeactivateEndpoint+0x142>
 800463c:	687a      	ldr	r2, [r7, #4]
 800463e:	683b      	ldr	r3, [r7, #0]
 8004640:	781b      	ldrb	r3, [r3, #0]
 8004642:	009b      	lsls	r3, r3, #2
 8004644:	4413      	add	r3, r2
 8004646:	881b      	ldrh	r3, [r3, #0]
 8004648:	b29b      	uxth	r3, r3
 800464a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800464e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004652:	b29c      	uxth	r4, r3
 8004654:	687a      	ldr	r2, [r7, #4]
 8004656:	683b      	ldr	r3, [r7, #0]
 8004658:	781b      	ldrb	r3, [r3, #0]
 800465a:	009b      	lsls	r3, r3, #2
 800465c:	441a      	add	r2, r3
 800465e:	4b34      	ldr	r3, [pc, #208]	; (8004730 <USB_DeactivateEndpoint+0x20c>)
 8004660:	4323      	orrs	r3, r4
 8004662:	b29b      	uxth	r3, r3
 8004664:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004666:	687a      	ldr	r2, [r7, #4]
 8004668:	683b      	ldr	r3, [r7, #0]
 800466a:	781b      	ldrb	r3, [r3, #0]
 800466c:	009b      	lsls	r3, r3, #2
 800466e:	4413      	add	r3, r2
 8004670:	881b      	ldrh	r3, [r3, #0]
 8004672:	b29c      	uxth	r4, r3
 8004674:	4623      	mov	r3, r4
 8004676:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800467a:	2b00      	cmp	r3, #0
 800467c:	d014      	beq.n	80046a8 <USB_DeactivateEndpoint+0x184>
 800467e:	687a      	ldr	r2, [r7, #4]
 8004680:	683b      	ldr	r3, [r7, #0]
 8004682:	781b      	ldrb	r3, [r3, #0]
 8004684:	009b      	lsls	r3, r3, #2
 8004686:	4413      	add	r3, r2
 8004688:	881b      	ldrh	r3, [r3, #0]
 800468a:	b29b      	uxth	r3, r3
 800468c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004690:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004694:	b29c      	uxth	r4, r3
 8004696:	687a      	ldr	r2, [r7, #4]
 8004698:	683b      	ldr	r3, [r7, #0]
 800469a:	781b      	ldrb	r3, [r3, #0]
 800469c:	009b      	lsls	r3, r3, #2
 800469e:	441a      	add	r2, r3
 80046a0:	4b21      	ldr	r3, [pc, #132]	; (8004728 <USB_DeactivateEndpoint+0x204>)
 80046a2:	4323      	orrs	r3, r4
 80046a4:	b29b      	uxth	r3, r3
 80046a6:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 80046a8:	687a      	ldr	r2, [r7, #4]
 80046aa:	683b      	ldr	r3, [r7, #0]
 80046ac:	781b      	ldrb	r3, [r3, #0]
 80046ae:	009b      	lsls	r3, r3, #2
 80046b0:	4413      	add	r3, r2
 80046b2:	881b      	ldrh	r3, [r3, #0]
 80046b4:	b29b      	uxth	r3, r3
 80046b6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80046ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80046be:	b29c      	uxth	r4, r3
 80046c0:	687a      	ldr	r2, [r7, #4]
 80046c2:	683b      	ldr	r3, [r7, #0]
 80046c4:	781b      	ldrb	r3, [r3, #0]
 80046c6:	009b      	lsls	r3, r3, #2
 80046c8:	441a      	add	r2, r3
 80046ca:	4b17      	ldr	r3, [pc, #92]	; (8004728 <USB_DeactivateEndpoint+0x204>)
 80046cc:	4323      	orrs	r3, r4
 80046ce:	b29b      	uxth	r3, r3
 80046d0:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80046d2:	687a      	ldr	r2, [r7, #4]
 80046d4:	683b      	ldr	r3, [r7, #0]
 80046d6:	781b      	ldrb	r3, [r3, #0]
 80046d8:	009b      	lsls	r3, r3, #2
 80046da:	4413      	add	r3, r2
 80046dc:	881b      	ldrh	r3, [r3, #0]
 80046de:	b29b      	uxth	r3, r3
 80046e0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80046e4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80046e8:	b29c      	uxth	r4, r3
 80046ea:	687a      	ldr	r2, [r7, #4]
 80046ec:	683b      	ldr	r3, [r7, #0]
 80046ee:	781b      	ldrb	r3, [r3, #0]
 80046f0:	009b      	lsls	r3, r3, #2
 80046f2:	441a      	add	r2, r3
 80046f4:	4b0d      	ldr	r3, [pc, #52]	; (800472c <USB_DeactivateEndpoint+0x208>)
 80046f6:	4323      	orrs	r3, r4
 80046f8:	b29b      	uxth	r3, r3
 80046fa:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80046fc:	687a      	ldr	r2, [r7, #4]
 80046fe:	683b      	ldr	r3, [r7, #0]
 8004700:	781b      	ldrb	r3, [r3, #0]
 8004702:	009b      	lsls	r3, r3, #2
 8004704:	4413      	add	r3, r2
 8004706:	881b      	ldrh	r3, [r3, #0]
 8004708:	b29b      	uxth	r3, r3
 800470a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800470e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004712:	b29c      	uxth	r4, r3
 8004714:	687a      	ldr	r2, [r7, #4]
 8004716:	683b      	ldr	r3, [r7, #0]
 8004718:	781b      	ldrb	r3, [r3, #0]
 800471a:	009b      	lsls	r3, r3, #2
 800471c:	441a      	add	r2, r3
 800471e:	4b03      	ldr	r3, [pc, #12]	; (800472c <USB_DeactivateEndpoint+0x208>)
 8004720:	4323      	orrs	r3, r4
 8004722:	b29b      	uxth	r3, r3
 8004724:	8013      	strh	r3, [r2, #0]
 8004726:	e086      	b.n	8004836 <USB_DeactivateEndpoint+0x312>
 8004728:	ffff80c0 	.word	0xffff80c0
 800472c:	ffff8080 	.word	0xffff8080
 8004730:	ffffc080 	.word	0xffffc080
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004734:	687a      	ldr	r2, [r7, #4]
 8004736:	683b      	ldr	r3, [r7, #0]
 8004738:	781b      	ldrb	r3, [r3, #0]
 800473a:	009b      	lsls	r3, r3, #2
 800473c:	4413      	add	r3, r2
 800473e:	881b      	ldrh	r3, [r3, #0]
 8004740:	b29c      	uxth	r4, r3
 8004742:	4623      	mov	r3, r4
 8004744:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004748:	2b00      	cmp	r3, #0
 800474a:	d014      	beq.n	8004776 <USB_DeactivateEndpoint+0x252>
 800474c:	687a      	ldr	r2, [r7, #4]
 800474e:	683b      	ldr	r3, [r7, #0]
 8004750:	781b      	ldrb	r3, [r3, #0]
 8004752:	009b      	lsls	r3, r3, #2
 8004754:	4413      	add	r3, r2
 8004756:	881b      	ldrh	r3, [r3, #0]
 8004758:	b29b      	uxth	r3, r3
 800475a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800475e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004762:	b29c      	uxth	r4, r3
 8004764:	687a      	ldr	r2, [r7, #4]
 8004766:	683b      	ldr	r3, [r7, #0]
 8004768:	781b      	ldrb	r3, [r3, #0]
 800476a:	009b      	lsls	r3, r3, #2
 800476c:	441a      	add	r2, r3
 800476e:	4b35      	ldr	r3, [pc, #212]	; (8004844 <USB_DeactivateEndpoint+0x320>)
 8004770:	4323      	orrs	r3, r4
 8004772:	b29b      	uxth	r3, r3
 8004774:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004776:	687a      	ldr	r2, [r7, #4]
 8004778:	683b      	ldr	r3, [r7, #0]
 800477a:	781b      	ldrb	r3, [r3, #0]
 800477c:	009b      	lsls	r3, r3, #2
 800477e:	4413      	add	r3, r2
 8004780:	881b      	ldrh	r3, [r3, #0]
 8004782:	b29c      	uxth	r4, r3
 8004784:	4623      	mov	r3, r4
 8004786:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800478a:	2b00      	cmp	r3, #0
 800478c:	d014      	beq.n	80047b8 <USB_DeactivateEndpoint+0x294>
 800478e:	687a      	ldr	r2, [r7, #4]
 8004790:	683b      	ldr	r3, [r7, #0]
 8004792:	781b      	ldrb	r3, [r3, #0]
 8004794:	009b      	lsls	r3, r3, #2
 8004796:	4413      	add	r3, r2
 8004798:	881b      	ldrh	r3, [r3, #0]
 800479a:	b29b      	uxth	r3, r3
 800479c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80047a0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80047a4:	b29c      	uxth	r4, r3
 80047a6:	687a      	ldr	r2, [r7, #4]
 80047a8:	683b      	ldr	r3, [r7, #0]
 80047aa:	781b      	ldrb	r3, [r3, #0]
 80047ac:	009b      	lsls	r3, r3, #2
 80047ae:	441a      	add	r2, r3
 80047b0:	4b25      	ldr	r3, [pc, #148]	; (8004848 <USB_DeactivateEndpoint+0x324>)
 80047b2:	4323      	orrs	r3, r4
 80047b4:	b29b      	uxth	r3, r3
 80047b6:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 80047b8:	687a      	ldr	r2, [r7, #4]
 80047ba:	683b      	ldr	r3, [r7, #0]
 80047bc:	781b      	ldrb	r3, [r3, #0]
 80047be:	009b      	lsls	r3, r3, #2
 80047c0:	4413      	add	r3, r2
 80047c2:	881b      	ldrh	r3, [r3, #0]
 80047c4:	b29b      	uxth	r3, r3
 80047c6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80047ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80047ce:	b29c      	uxth	r4, r3
 80047d0:	687a      	ldr	r2, [r7, #4]
 80047d2:	683b      	ldr	r3, [r7, #0]
 80047d4:	781b      	ldrb	r3, [r3, #0]
 80047d6:	009b      	lsls	r3, r3, #2
 80047d8:	441a      	add	r2, r3
 80047da:	4b1a      	ldr	r3, [pc, #104]	; (8004844 <USB_DeactivateEndpoint+0x320>)
 80047dc:	4323      	orrs	r3, r4
 80047de:	b29b      	uxth	r3, r3
 80047e0:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80047e2:	687a      	ldr	r2, [r7, #4]
 80047e4:	683b      	ldr	r3, [r7, #0]
 80047e6:	781b      	ldrb	r3, [r3, #0]
 80047e8:	009b      	lsls	r3, r3, #2
 80047ea:	4413      	add	r3, r2
 80047ec:	881b      	ldrh	r3, [r3, #0]
 80047ee:	b29b      	uxth	r3, r3
 80047f0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80047f4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80047f8:	b29c      	uxth	r4, r3
 80047fa:	687a      	ldr	r2, [r7, #4]
 80047fc:	683b      	ldr	r3, [r7, #0]
 80047fe:	781b      	ldrb	r3, [r3, #0]
 8004800:	009b      	lsls	r3, r3, #2
 8004802:	441a      	add	r2, r3
 8004804:	4b11      	ldr	r3, [pc, #68]	; (800484c <USB_DeactivateEndpoint+0x328>)
 8004806:	4323      	orrs	r3, r4
 8004808:	b29b      	uxth	r3, r3
 800480a:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800480c:	687a      	ldr	r2, [r7, #4]
 800480e:	683b      	ldr	r3, [r7, #0]
 8004810:	781b      	ldrb	r3, [r3, #0]
 8004812:	009b      	lsls	r3, r3, #2
 8004814:	4413      	add	r3, r2
 8004816:	881b      	ldrh	r3, [r3, #0]
 8004818:	b29b      	uxth	r3, r3
 800481a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800481e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004822:	b29c      	uxth	r4, r3
 8004824:	687a      	ldr	r2, [r7, #4]
 8004826:	683b      	ldr	r3, [r7, #0]
 8004828:	781b      	ldrb	r3, [r3, #0]
 800482a:	009b      	lsls	r3, r3, #2
 800482c:	441a      	add	r2, r3
 800482e:	4b07      	ldr	r3, [pc, #28]	; (800484c <USB_DeactivateEndpoint+0x328>)
 8004830:	4323      	orrs	r3, r4
 8004832:	b29b      	uxth	r3, r3
 8004834:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 8004836:	2300      	movs	r3, #0
}
 8004838:	4618      	mov	r0, r3
 800483a:	3708      	adds	r7, #8
 800483c:	46bd      	mov	sp, r7
 800483e:	bc90      	pop	{r4, r7}
 8004840:	4770      	bx	lr
 8004842:	bf00      	nop
 8004844:	ffffc080 	.word	0xffffc080
 8004848:	ffff80c0 	.word	0xffff80c0
 800484c:	ffff8080 	.word	0xffff8080

08004850 <USB_EPStartXfer>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8004850:	b590      	push	{r4, r7, lr}
 8004852:	b08d      	sub	sp, #52	; 0x34
 8004854:	af00      	add	r7, sp, #0
 8004856:	6078      	str	r0, [r7, #4]
 8004858:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint32_t len;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800485a:	683b      	ldr	r3, [r7, #0]
 800485c:	785b      	ldrb	r3, [r3, #1]
 800485e:	2b01      	cmp	r3, #1
 8004860:	f040 8160 	bne.w	8004b24 <USB_EPStartXfer+0x2d4>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 8004864:	683b      	ldr	r3, [r7, #0]
 8004866:	699a      	ldr	r2, [r3, #24]
 8004868:	683b      	ldr	r3, [r7, #0]
 800486a:	691b      	ldr	r3, [r3, #16]
 800486c:	429a      	cmp	r2, r3
 800486e:	d909      	bls.n	8004884 <USB_EPStartXfer+0x34>
    {
      len = ep->maxpacket;
 8004870:	683b      	ldr	r3, [r7, #0]
 8004872:	691b      	ldr	r3, [r3, #16]
 8004874:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len -= len;
 8004876:	683b      	ldr	r3, [r7, #0]
 8004878:	699a      	ldr	r2, [r3, #24]
 800487a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800487c:	1ad2      	subs	r2, r2, r3
 800487e:	683b      	ldr	r3, [r7, #0]
 8004880:	619a      	str	r2, [r3, #24]
 8004882:	e005      	b.n	8004890 <USB_EPStartXfer+0x40>
    }
    else
    {
      len = ep->xfer_len;
 8004884:	683b      	ldr	r3, [r7, #0]
 8004886:	699b      	ldr	r3, [r3, #24]
 8004888:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len = 0U;
 800488a:	683b      	ldr	r3, [r7, #0]
 800488c:	2200      	movs	r2, #0
 800488e:	619a      	str	r2, [r3, #24]
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8004890:	683b      	ldr	r3, [r7, #0]
 8004892:	7b1b      	ldrb	r3, [r3, #12]
 8004894:	2b00      	cmp	r3, #0
 8004896:	d119      	bne.n	80048cc <USB_EPStartXfer+0x7c>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8004898:	683b      	ldr	r3, [r7, #0]
 800489a:	6959      	ldr	r1, [r3, #20]
 800489c:	683b      	ldr	r3, [r7, #0]
 800489e:	88da      	ldrh	r2, [r3, #6]
 80048a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048a2:	b29b      	uxth	r3, r3
 80048a4:	6878      	ldr	r0, [r7, #4]
 80048a6:	f000 fba2 	bl	8004fee <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 80048aa:	687c      	ldr	r4, [r7, #4]
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80048b2:	b29b      	uxth	r3, r3
 80048b4:	441c      	add	r4, r3
 80048b6:	683b      	ldr	r3, [r7, #0]
 80048b8:	781b      	ldrb	r3, [r3, #0]
 80048ba:	011b      	lsls	r3, r3, #4
 80048bc:	4423      	add	r3, r4
 80048be:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80048c2:	461c      	mov	r4, r3
 80048c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048c6:	b29b      	uxth	r3, r3
 80048c8:	8023      	strh	r3, [r4, #0]
 80048ca:	e10f      	b.n	8004aec <USB_EPStartXfer+0x29c>
    }
    else
    {
      /* Write the data to the USB endpoint */
      if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 80048cc:	687a      	ldr	r2, [r7, #4]
 80048ce:	683b      	ldr	r3, [r7, #0]
 80048d0:	781b      	ldrb	r3, [r3, #0]
 80048d2:	009b      	lsls	r3, r3, #2
 80048d4:	4413      	add	r3, r2
 80048d6:	881b      	ldrh	r3, [r3, #0]
 80048d8:	b29b      	uxth	r3, r3
 80048da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d065      	beq.n	80049ae <USB_EPStartXfer+0x15e>
      {
        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80048e2:	687c      	ldr	r4, [r7, #4]
 80048e4:	683b      	ldr	r3, [r7, #0]
 80048e6:	785b      	ldrb	r3, [r3, #1]
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d148      	bne.n	800497e <USB_EPStartXfer+0x12e>
 80048ec:	687c      	ldr	r4, [r7, #4]
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80048f4:	b29b      	uxth	r3, r3
 80048f6:	441c      	add	r4, r3
 80048f8:	683b      	ldr	r3, [r7, #0]
 80048fa:	781b      	ldrb	r3, [r3, #0]
 80048fc:	011b      	lsls	r3, r3, #4
 80048fe:	4423      	add	r3, r4
 8004900:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8004904:	461c      	mov	r4, r3
 8004906:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004908:	2b00      	cmp	r3, #0
 800490a:	d10e      	bne.n	800492a <USB_EPStartXfer+0xda>
 800490c:	8823      	ldrh	r3, [r4, #0]
 800490e:	b29b      	uxth	r3, r3
 8004910:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8004914:	b29b      	uxth	r3, r3
 8004916:	8023      	strh	r3, [r4, #0]
 8004918:	8823      	ldrh	r3, [r4, #0]
 800491a:	b29b      	uxth	r3, r3
 800491c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004920:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004924:	b29b      	uxth	r3, r3
 8004926:	8023      	strh	r3, [r4, #0]
 8004928:	e03d      	b.n	80049a6 <USB_EPStartXfer+0x156>
 800492a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800492c:	2b3e      	cmp	r3, #62	; 0x3e
 800492e:	d810      	bhi.n	8004952 <USB_EPStartXfer+0x102>
 8004930:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004932:	085b      	lsrs	r3, r3, #1
 8004934:	627b      	str	r3, [r7, #36]	; 0x24
 8004936:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004938:	f003 0301 	and.w	r3, r3, #1
 800493c:	2b00      	cmp	r3, #0
 800493e:	d002      	beq.n	8004946 <USB_EPStartXfer+0xf6>
 8004940:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004942:	3301      	adds	r3, #1
 8004944:	627b      	str	r3, [r7, #36]	; 0x24
 8004946:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004948:	b29b      	uxth	r3, r3
 800494a:	029b      	lsls	r3, r3, #10
 800494c:	b29b      	uxth	r3, r3
 800494e:	8023      	strh	r3, [r4, #0]
 8004950:	e029      	b.n	80049a6 <USB_EPStartXfer+0x156>
 8004952:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004954:	095b      	lsrs	r3, r3, #5
 8004956:	627b      	str	r3, [r7, #36]	; 0x24
 8004958:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800495a:	f003 031f 	and.w	r3, r3, #31
 800495e:	2b00      	cmp	r3, #0
 8004960:	d102      	bne.n	8004968 <USB_EPStartXfer+0x118>
 8004962:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004964:	3b01      	subs	r3, #1
 8004966:	627b      	str	r3, [r7, #36]	; 0x24
 8004968:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800496a:	b29b      	uxth	r3, r3
 800496c:	029b      	lsls	r3, r3, #10
 800496e:	b29b      	uxth	r3, r3
 8004970:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004974:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004978:	b29b      	uxth	r3, r3
 800497a:	8023      	strh	r3, [r4, #0]
 800497c:	e013      	b.n	80049a6 <USB_EPStartXfer+0x156>
 800497e:	683b      	ldr	r3, [r7, #0]
 8004980:	785b      	ldrb	r3, [r3, #1]
 8004982:	2b01      	cmp	r3, #1
 8004984:	d10f      	bne.n	80049a6 <USB_EPStartXfer+0x156>
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800498c:	b29b      	uxth	r3, r3
 800498e:	441c      	add	r4, r3
 8004990:	683b      	ldr	r3, [r7, #0]
 8004992:	781b      	ldrb	r3, [r3, #0]
 8004994:	011b      	lsls	r3, r3, #4
 8004996:	4423      	add	r3, r4
 8004998:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800499c:	60fb      	str	r3, [r7, #12]
 800499e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049a0:	b29a      	uxth	r2, r3
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	801a      	strh	r2, [r3, #0]
        pmabuffer = ep->pmaaddr1;
 80049a6:	683b      	ldr	r3, [r7, #0]
 80049a8:	895b      	ldrh	r3, [r3, #10]
 80049aa:	85fb      	strh	r3, [r7, #46]	; 0x2e
 80049ac:	e063      	b.n	8004a76 <USB_EPStartXfer+0x226>
      }
      else
      {
        /* Set the Double buffer counter for pmabuffer0 */
        PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80049ae:	683b      	ldr	r3, [r7, #0]
 80049b0:	785b      	ldrb	r3, [r3, #1]
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d148      	bne.n	8004a48 <USB_EPStartXfer+0x1f8>
 80049b6:	687c      	ldr	r4, [r7, #4]
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80049be:	b29b      	uxth	r3, r3
 80049c0:	441c      	add	r4, r3
 80049c2:	683b      	ldr	r3, [r7, #0]
 80049c4:	781b      	ldrb	r3, [r3, #0]
 80049c6:	011b      	lsls	r3, r3, #4
 80049c8:	4423      	add	r3, r4
 80049ca:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80049ce:	461c      	mov	r4, r3
 80049d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d10e      	bne.n	80049f4 <USB_EPStartXfer+0x1a4>
 80049d6:	8823      	ldrh	r3, [r4, #0]
 80049d8:	b29b      	uxth	r3, r3
 80049da:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80049de:	b29b      	uxth	r3, r3
 80049e0:	8023      	strh	r3, [r4, #0]
 80049e2:	8823      	ldrh	r3, [r4, #0]
 80049e4:	b29b      	uxth	r3, r3
 80049e6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80049ea:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80049ee:	b29b      	uxth	r3, r3
 80049f0:	8023      	strh	r3, [r4, #0]
 80049f2:	e03d      	b.n	8004a70 <USB_EPStartXfer+0x220>
 80049f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049f6:	2b3e      	cmp	r3, #62	; 0x3e
 80049f8:	d810      	bhi.n	8004a1c <USB_EPStartXfer+0x1cc>
 80049fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049fc:	085b      	lsrs	r3, r3, #1
 80049fe:	623b      	str	r3, [r7, #32]
 8004a00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a02:	f003 0301 	and.w	r3, r3, #1
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d002      	beq.n	8004a10 <USB_EPStartXfer+0x1c0>
 8004a0a:	6a3b      	ldr	r3, [r7, #32]
 8004a0c:	3301      	adds	r3, #1
 8004a0e:	623b      	str	r3, [r7, #32]
 8004a10:	6a3b      	ldr	r3, [r7, #32]
 8004a12:	b29b      	uxth	r3, r3
 8004a14:	029b      	lsls	r3, r3, #10
 8004a16:	b29b      	uxth	r3, r3
 8004a18:	8023      	strh	r3, [r4, #0]
 8004a1a:	e029      	b.n	8004a70 <USB_EPStartXfer+0x220>
 8004a1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a1e:	095b      	lsrs	r3, r3, #5
 8004a20:	623b      	str	r3, [r7, #32]
 8004a22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a24:	f003 031f 	and.w	r3, r3, #31
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d102      	bne.n	8004a32 <USB_EPStartXfer+0x1e2>
 8004a2c:	6a3b      	ldr	r3, [r7, #32]
 8004a2e:	3b01      	subs	r3, #1
 8004a30:	623b      	str	r3, [r7, #32]
 8004a32:	6a3b      	ldr	r3, [r7, #32]
 8004a34:	b29b      	uxth	r3, r3
 8004a36:	029b      	lsls	r3, r3, #10
 8004a38:	b29b      	uxth	r3, r3
 8004a3a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004a3e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004a42:	b29b      	uxth	r3, r3
 8004a44:	8023      	strh	r3, [r4, #0]
 8004a46:	e013      	b.n	8004a70 <USB_EPStartXfer+0x220>
 8004a48:	683b      	ldr	r3, [r7, #0]
 8004a4a:	785b      	ldrb	r3, [r3, #1]
 8004a4c:	2b01      	cmp	r3, #1
 8004a4e:	d10f      	bne.n	8004a70 <USB_EPStartXfer+0x220>
 8004a50:	687c      	ldr	r4, [r7, #4]
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004a58:	b29b      	uxth	r3, r3
 8004a5a:	441c      	add	r4, r3
 8004a5c:	683b      	ldr	r3, [r7, #0]
 8004a5e:	781b      	ldrb	r3, [r3, #0]
 8004a60:	011b      	lsls	r3, r3, #4
 8004a62:	4423      	add	r3, r4
 8004a64:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8004a68:	461c      	mov	r4, r3
 8004a6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a6c:	b29b      	uxth	r3, r3
 8004a6e:	8023      	strh	r3, [r4, #0]
        pmabuffer = ep->pmaaddr0;
 8004a70:	683b      	ldr	r3, [r7, #0]
 8004a72:	891b      	ldrh	r3, [r3, #8]
 8004a74:	85fb      	strh	r3, [r7, #46]	; 0x2e
      }
      USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8004a76:	683b      	ldr	r3, [r7, #0]
 8004a78:	6959      	ldr	r1, [r3, #20]
 8004a7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a7c:	b29b      	uxth	r3, r3
 8004a7e:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8004a80:	6878      	ldr	r0, [r7, #4]
 8004a82:	f000 fab4 	bl	8004fee <USB_WritePMA>
      PCD_FreeUserBuffer(USBx, ep->num, ep->is_in);
 8004a86:	683b      	ldr	r3, [r7, #0]
 8004a88:	785b      	ldrb	r3, [r3, #1]
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d115      	bne.n	8004aba <USB_EPStartXfer+0x26a>
 8004a8e:	687a      	ldr	r2, [r7, #4]
 8004a90:	683b      	ldr	r3, [r7, #0]
 8004a92:	781b      	ldrb	r3, [r3, #0]
 8004a94:	009b      	lsls	r3, r3, #2
 8004a96:	4413      	add	r3, r2
 8004a98:	881b      	ldrh	r3, [r3, #0]
 8004a9a:	b29b      	uxth	r3, r3
 8004a9c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004aa0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004aa4:	b29c      	uxth	r4, r3
 8004aa6:	687a      	ldr	r2, [r7, #4]
 8004aa8:	683b      	ldr	r3, [r7, #0]
 8004aaa:	781b      	ldrb	r3, [r3, #0]
 8004aac:	009b      	lsls	r3, r3, #2
 8004aae:	441a      	add	r2, r3
 8004ab0:	4b9a      	ldr	r3, [pc, #616]	; (8004d1c <USB_EPStartXfer+0x4cc>)
 8004ab2:	4323      	orrs	r3, r4
 8004ab4:	b29b      	uxth	r3, r3
 8004ab6:	8013      	strh	r3, [r2, #0]
 8004ab8:	e018      	b.n	8004aec <USB_EPStartXfer+0x29c>
 8004aba:	683b      	ldr	r3, [r7, #0]
 8004abc:	785b      	ldrb	r3, [r3, #1]
 8004abe:	2b01      	cmp	r3, #1
 8004ac0:	d114      	bne.n	8004aec <USB_EPStartXfer+0x29c>
 8004ac2:	687a      	ldr	r2, [r7, #4]
 8004ac4:	683b      	ldr	r3, [r7, #0]
 8004ac6:	781b      	ldrb	r3, [r3, #0]
 8004ac8:	009b      	lsls	r3, r3, #2
 8004aca:	4413      	add	r3, r2
 8004acc:	881b      	ldrh	r3, [r3, #0]
 8004ace:	b29b      	uxth	r3, r3
 8004ad0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004ad4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004ad8:	b29c      	uxth	r4, r3
 8004ada:	687a      	ldr	r2, [r7, #4]
 8004adc:	683b      	ldr	r3, [r7, #0]
 8004ade:	781b      	ldrb	r3, [r3, #0]
 8004ae0:	009b      	lsls	r3, r3, #2
 8004ae2:	441a      	add	r2, r3
 8004ae4:	4b8e      	ldr	r3, [pc, #568]	; (8004d20 <USB_EPStartXfer+0x4d0>)
 8004ae6:	4323      	orrs	r3, r4
 8004ae8:	b29b      	uxth	r3, r3
 8004aea:	8013      	strh	r3, [r2, #0]
    }

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8004aec:	687a      	ldr	r2, [r7, #4]
 8004aee:	683b      	ldr	r3, [r7, #0]
 8004af0:	781b      	ldrb	r3, [r3, #0]
 8004af2:	009b      	lsls	r3, r3, #2
 8004af4:	4413      	add	r3, r2
 8004af6:	881b      	ldrh	r3, [r3, #0]
 8004af8:	b29b      	uxth	r3, r3
 8004afa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004afe:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004b02:	b29c      	uxth	r4, r3
 8004b04:	f084 0310 	eor.w	r3, r4, #16
 8004b08:	b29c      	uxth	r4, r3
 8004b0a:	f084 0320 	eor.w	r3, r4, #32
 8004b0e:	b29c      	uxth	r4, r3
 8004b10:	687a      	ldr	r2, [r7, #4]
 8004b12:	683b      	ldr	r3, [r7, #0]
 8004b14:	781b      	ldrb	r3, [r3, #0]
 8004b16:	009b      	lsls	r3, r3, #2
 8004b18:	441a      	add	r2, r3
 8004b1a:	4b82      	ldr	r3, [pc, #520]	; (8004d24 <USB_EPStartXfer+0x4d4>)
 8004b1c:	4323      	orrs	r3, r4
 8004b1e:	b29b      	uxth	r3, r3
 8004b20:	8013      	strh	r3, [r2, #0]
 8004b22:	e146      	b.n	8004db2 <USB_EPStartXfer+0x562>
  }
  else /* OUT endpoint */
  {
    /* Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 8004b24:	683b      	ldr	r3, [r7, #0]
 8004b26:	699a      	ldr	r2, [r3, #24]
 8004b28:	683b      	ldr	r3, [r7, #0]
 8004b2a:	691b      	ldr	r3, [r3, #16]
 8004b2c:	429a      	cmp	r2, r3
 8004b2e:	d909      	bls.n	8004b44 <USB_EPStartXfer+0x2f4>
    {
      len = ep->maxpacket;
 8004b30:	683b      	ldr	r3, [r7, #0]
 8004b32:	691b      	ldr	r3, [r3, #16]
 8004b34:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len -= len;
 8004b36:	683b      	ldr	r3, [r7, #0]
 8004b38:	699a      	ldr	r2, [r3, #24]
 8004b3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b3c:	1ad2      	subs	r2, r2, r3
 8004b3e:	683b      	ldr	r3, [r7, #0]
 8004b40:	619a      	str	r2, [r3, #24]
 8004b42:	e005      	b.n	8004b50 <USB_EPStartXfer+0x300>
    }
    else
    {
      len = ep->xfer_len;
 8004b44:	683b      	ldr	r3, [r7, #0]
 8004b46:	699b      	ldr	r3, [r3, #24]
 8004b48:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len = 0U;
 8004b4a:	683b      	ldr	r3, [r7, #0]
 8004b4c:	2200      	movs	r2, #0
 8004b4e:	619a      	str	r2, [r3, #24]
    }

    /* configure and validate Rx endpoint */
    if (ep->doublebuffer == 0U)
 8004b50:	683b      	ldr	r3, [r7, #0]
 8004b52:	7b1b      	ldrb	r3, [r3, #12]
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d148      	bne.n	8004bea <USB_EPStartXfer+0x39a>
    {
      /*Set RX buffer count*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8004b58:	687c      	ldr	r4, [r7, #4]
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004b60:	b29b      	uxth	r3, r3
 8004b62:	441c      	add	r4, r3
 8004b64:	683b      	ldr	r3, [r7, #0]
 8004b66:	781b      	ldrb	r3, [r3, #0]
 8004b68:	011b      	lsls	r3, r3, #4
 8004b6a:	4423      	add	r3, r4
 8004b6c:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8004b70:	461c      	mov	r4, r3
 8004b72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d10e      	bne.n	8004b96 <USB_EPStartXfer+0x346>
 8004b78:	8823      	ldrh	r3, [r4, #0]
 8004b7a:	b29b      	uxth	r3, r3
 8004b7c:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8004b80:	b29b      	uxth	r3, r3
 8004b82:	8023      	strh	r3, [r4, #0]
 8004b84:	8823      	ldrh	r3, [r4, #0]
 8004b86:	b29b      	uxth	r3, r3
 8004b88:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004b8c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004b90:	b29b      	uxth	r3, r3
 8004b92:	8023      	strh	r3, [r4, #0]
 8004b94:	e0f2      	b.n	8004d7c <USB_EPStartXfer+0x52c>
 8004b96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b98:	2b3e      	cmp	r3, #62	; 0x3e
 8004b9a:	d810      	bhi.n	8004bbe <USB_EPStartXfer+0x36e>
 8004b9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b9e:	085b      	lsrs	r3, r3, #1
 8004ba0:	61fb      	str	r3, [r7, #28]
 8004ba2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ba4:	f003 0301 	and.w	r3, r3, #1
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d002      	beq.n	8004bb2 <USB_EPStartXfer+0x362>
 8004bac:	69fb      	ldr	r3, [r7, #28]
 8004bae:	3301      	adds	r3, #1
 8004bb0:	61fb      	str	r3, [r7, #28]
 8004bb2:	69fb      	ldr	r3, [r7, #28]
 8004bb4:	b29b      	uxth	r3, r3
 8004bb6:	029b      	lsls	r3, r3, #10
 8004bb8:	b29b      	uxth	r3, r3
 8004bba:	8023      	strh	r3, [r4, #0]
 8004bbc:	e0de      	b.n	8004d7c <USB_EPStartXfer+0x52c>
 8004bbe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004bc0:	095b      	lsrs	r3, r3, #5
 8004bc2:	61fb      	str	r3, [r7, #28]
 8004bc4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004bc6:	f003 031f 	and.w	r3, r3, #31
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d102      	bne.n	8004bd4 <USB_EPStartXfer+0x384>
 8004bce:	69fb      	ldr	r3, [r7, #28]
 8004bd0:	3b01      	subs	r3, #1
 8004bd2:	61fb      	str	r3, [r7, #28]
 8004bd4:	69fb      	ldr	r3, [r7, #28]
 8004bd6:	b29b      	uxth	r3, r3
 8004bd8:	029b      	lsls	r3, r3, #10
 8004bda:	b29b      	uxth	r3, r3
 8004bdc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004be0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004be4:	b29b      	uxth	r3, r3
 8004be6:	8023      	strh	r3, [r4, #0]
 8004be8:	e0c8      	b.n	8004d7c <USB_EPStartXfer+0x52c>
    }
    else
    {
      /*Set the Double buffer counter*/
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8004bea:	683b      	ldr	r3, [r7, #0]
 8004bec:	785b      	ldrb	r3, [r3, #1]
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d148      	bne.n	8004c84 <USB_EPStartXfer+0x434>
 8004bf2:	687c      	ldr	r4, [r7, #4]
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004bfa:	b29b      	uxth	r3, r3
 8004bfc:	441c      	add	r4, r3
 8004bfe:	683b      	ldr	r3, [r7, #0]
 8004c00:	781b      	ldrb	r3, [r3, #0]
 8004c02:	011b      	lsls	r3, r3, #4
 8004c04:	4423      	add	r3, r4
 8004c06:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8004c0a:	461c      	mov	r4, r3
 8004c0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d10e      	bne.n	8004c30 <USB_EPStartXfer+0x3e0>
 8004c12:	8823      	ldrh	r3, [r4, #0]
 8004c14:	b29b      	uxth	r3, r3
 8004c16:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8004c1a:	b29b      	uxth	r3, r3
 8004c1c:	8023      	strh	r3, [r4, #0]
 8004c1e:	8823      	ldrh	r3, [r4, #0]
 8004c20:	b29b      	uxth	r3, r3
 8004c22:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004c26:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004c2a:	b29b      	uxth	r3, r3
 8004c2c:	8023      	strh	r3, [r4, #0]
 8004c2e:	e03d      	b.n	8004cac <USB_EPStartXfer+0x45c>
 8004c30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c32:	2b3e      	cmp	r3, #62	; 0x3e
 8004c34:	d810      	bhi.n	8004c58 <USB_EPStartXfer+0x408>
 8004c36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c38:	085b      	lsrs	r3, r3, #1
 8004c3a:	61bb      	str	r3, [r7, #24]
 8004c3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c3e:	f003 0301 	and.w	r3, r3, #1
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d002      	beq.n	8004c4c <USB_EPStartXfer+0x3fc>
 8004c46:	69bb      	ldr	r3, [r7, #24]
 8004c48:	3301      	adds	r3, #1
 8004c4a:	61bb      	str	r3, [r7, #24]
 8004c4c:	69bb      	ldr	r3, [r7, #24]
 8004c4e:	b29b      	uxth	r3, r3
 8004c50:	029b      	lsls	r3, r3, #10
 8004c52:	b29b      	uxth	r3, r3
 8004c54:	8023      	strh	r3, [r4, #0]
 8004c56:	e029      	b.n	8004cac <USB_EPStartXfer+0x45c>
 8004c58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c5a:	095b      	lsrs	r3, r3, #5
 8004c5c:	61bb      	str	r3, [r7, #24]
 8004c5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c60:	f003 031f 	and.w	r3, r3, #31
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d102      	bne.n	8004c6e <USB_EPStartXfer+0x41e>
 8004c68:	69bb      	ldr	r3, [r7, #24]
 8004c6a:	3b01      	subs	r3, #1
 8004c6c:	61bb      	str	r3, [r7, #24]
 8004c6e:	69bb      	ldr	r3, [r7, #24]
 8004c70:	b29b      	uxth	r3, r3
 8004c72:	029b      	lsls	r3, r3, #10
 8004c74:	b29b      	uxth	r3, r3
 8004c76:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004c7a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004c7e:	b29b      	uxth	r3, r3
 8004c80:	8023      	strh	r3, [r4, #0]
 8004c82:	e013      	b.n	8004cac <USB_EPStartXfer+0x45c>
 8004c84:	683b      	ldr	r3, [r7, #0]
 8004c86:	785b      	ldrb	r3, [r3, #1]
 8004c88:	2b01      	cmp	r3, #1
 8004c8a:	d10f      	bne.n	8004cac <USB_EPStartXfer+0x45c>
 8004c8c:	687c      	ldr	r4, [r7, #4]
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004c94:	b29b      	uxth	r3, r3
 8004c96:	441c      	add	r4, r3
 8004c98:	683b      	ldr	r3, [r7, #0]
 8004c9a:	781b      	ldrb	r3, [r3, #0]
 8004c9c:	011b      	lsls	r3, r3, #4
 8004c9e:	4423      	add	r3, r4
 8004ca0:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8004ca4:	461c      	mov	r4, r3
 8004ca6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ca8:	b29b      	uxth	r3, r3
 8004caa:	8023      	strh	r3, [r4, #0]
 8004cac:	687c      	ldr	r4, [r7, #4]
 8004cae:	683b      	ldr	r3, [r7, #0]
 8004cb0:	785b      	ldrb	r3, [r3, #1]
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d14e      	bne.n	8004d54 <USB_EPStartXfer+0x504>
 8004cb6:	687c      	ldr	r4, [r7, #4]
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004cbe:	b29b      	uxth	r3, r3
 8004cc0:	441c      	add	r4, r3
 8004cc2:	683b      	ldr	r3, [r7, #0]
 8004cc4:	781b      	ldrb	r3, [r3, #0]
 8004cc6:	011b      	lsls	r3, r3, #4
 8004cc8:	4423      	add	r3, r4
 8004cca:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8004cce:	461c      	mov	r4, r3
 8004cd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d10e      	bne.n	8004cf4 <USB_EPStartXfer+0x4a4>
 8004cd6:	8823      	ldrh	r3, [r4, #0]
 8004cd8:	b29b      	uxth	r3, r3
 8004cda:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8004cde:	b29b      	uxth	r3, r3
 8004ce0:	8023      	strh	r3, [r4, #0]
 8004ce2:	8823      	ldrh	r3, [r4, #0]
 8004ce4:	b29b      	uxth	r3, r3
 8004ce6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004cea:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004cee:	b29b      	uxth	r3, r3
 8004cf0:	8023      	strh	r3, [r4, #0]
 8004cf2:	e043      	b.n	8004d7c <USB_EPStartXfer+0x52c>
 8004cf4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004cf6:	2b3e      	cmp	r3, #62	; 0x3e
 8004cf8:	d816      	bhi.n	8004d28 <USB_EPStartXfer+0x4d8>
 8004cfa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004cfc:	085b      	lsrs	r3, r3, #1
 8004cfe:	617b      	str	r3, [r7, #20]
 8004d00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d02:	f003 0301 	and.w	r3, r3, #1
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d002      	beq.n	8004d10 <USB_EPStartXfer+0x4c0>
 8004d0a:	697b      	ldr	r3, [r7, #20]
 8004d0c:	3301      	adds	r3, #1
 8004d0e:	617b      	str	r3, [r7, #20]
 8004d10:	697b      	ldr	r3, [r7, #20]
 8004d12:	b29b      	uxth	r3, r3
 8004d14:	029b      	lsls	r3, r3, #10
 8004d16:	b29b      	uxth	r3, r3
 8004d18:	8023      	strh	r3, [r4, #0]
 8004d1a:	e02f      	b.n	8004d7c <USB_EPStartXfer+0x52c>
 8004d1c:	ffff80c0 	.word	0xffff80c0
 8004d20:	ffffc080 	.word	0xffffc080
 8004d24:	ffff8080 	.word	0xffff8080
 8004d28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d2a:	095b      	lsrs	r3, r3, #5
 8004d2c:	617b      	str	r3, [r7, #20]
 8004d2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d30:	f003 031f 	and.w	r3, r3, #31
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d102      	bne.n	8004d3e <USB_EPStartXfer+0x4ee>
 8004d38:	697b      	ldr	r3, [r7, #20]
 8004d3a:	3b01      	subs	r3, #1
 8004d3c:	617b      	str	r3, [r7, #20]
 8004d3e:	697b      	ldr	r3, [r7, #20]
 8004d40:	b29b      	uxth	r3, r3
 8004d42:	029b      	lsls	r3, r3, #10
 8004d44:	b29b      	uxth	r3, r3
 8004d46:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004d4a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004d4e:	b29b      	uxth	r3, r3
 8004d50:	8023      	strh	r3, [r4, #0]
 8004d52:	e013      	b.n	8004d7c <USB_EPStartXfer+0x52c>
 8004d54:	683b      	ldr	r3, [r7, #0]
 8004d56:	785b      	ldrb	r3, [r3, #1]
 8004d58:	2b01      	cmp	r3, #1
 8004d5a:	d10f      	bne.n	8004d7c <USB_EPStartXfer+0x52c>
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004d62:	b29b      	uxth	r3, r3
 8004d64:	441c      	add	r4, r3
 8004d66:	683b      	ldr	r3, [r7, #0]
 8004d68:	781b      	ldrb	r3, [r3, #0]
 8004d6a:	011b      	lsls	r3, r3, #4
 8004d6c:	4423      	add	r3, r4
 8004d6e:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8004d72:	613b      	str	r3, [r7, #16]
 8004d74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d76:	b29a      	uxth	r2, r3
 8004d78:	693b      	ldr	r3, [r7, #16]
 8004d7a:	801a      	strh	r2, [r3, #0]
    }

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8004d7c:	687a      	ldr	r2, [r7, #4]
 8004d7e:	683b      	ldr	r3, [r7, #0]
 8004d80:	781b      	ldrb	r3, [r3, #0]
 8004d82:	009b      	lsls	r3, r3, #2
 8004d84:	4413      	add	r3, r2
 8004d86:	881b      	ldrh	r3, [r3, #0]
 8004d88:	b29b      	uxth	r3, r3
 8004d8a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004d8e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004d92:	b29c      	uxth	r4, r3
 8004d94:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8004d98:	b29c      	uxth	r4, r3
 8004d9a:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 8004d9e:	b29c      	uxth	r4, r3
 8004da0:	687a      	ldr	r2, [r7, #4]
 8004da2:	683b      	ldr	r3, [r7, #0]
 8004da4:	781b      	ldrb	r3, [r3, #0]
 8004da6:	009b      	lsls	r3, r3, #2
 8004da8:	441a      	add	r2, r3
 8004daa:	4b04      	ldr	r3, [pc, #16]	; (8004dbc <USB_EPStartXfer+0x56c>)
 8004dac:	4323      	orrs	r3, r4
 8004dae:	b29b      	uxth	r3, r3
 8004db0:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8004db2:	2300      	movs	r3, #0
}
 8004db4:	4618      	mov	r0, r3
 8004db6:	3734      	adds	r7, #52	; 0x34
 8004db8:	46bd      	mov	sp, r7
 8004dba:	bd90      	pop	{r4, r7, pc}
 8004dbc:	ffff8080 	.word	0xffff8080

08004dc0 <USB_EPSetStall>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8004dc0:	b490      	push	{r4, r7}
 8004dc2:	b082      	sub	sp, #8
 8004dc4:	af00      	add	r7, sp, #0
 8004dc6:	6078      	str	r0, [r7, #4]
 8004dc8:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8004dca:	683b      	ldr	r3, [r7, #0]
 8004dcc:	785b      	ldrb	r3, [r3, #1]
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d018      	beq.n	8004e04 <USB_EPSetStall+0x44>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8004dd2:	687a      	ldr	r2, [r7, #4]
 8004dd4:	683b      	ldr	r3, [r7, #0]
 8004dd6:	781b      	ldrb	r3, [r3, #0]
 8004dd8:	009b      	lsls	r3, r3, #2
 8004dda:	4413      	add	r3, r2
 8004ddc:	881b      	ldrh	r3, [r3, #0]
 8004dde:	b29b      	uxth	r3, r3
 8004de0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004de4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004de8:	b29c      	uxth	r4, r3
 8004dea:	f084 0310 	eor.w	r3, r4, #16
 8004dee:	b29c      	uxth	r4, r3
 8004df0:	687a      	ldr	r2, [r7, #4]
 8004df2:	683b      	ldr	r3, [r7, #0]
 8004df4:	781b      	ldrb	r3, [r3, #0]
 8004df6:	009b      	lsls	r3, r3, #2
 8004df8:	441a      	add	r2, r3
 8004dfa:	4b11      	ldr	r3, [pc, #68]	; (8004e40 <USB_EPSetStall+0x80>)
 8004dfc:	4323      	orrs	r3, r4
 8004dfe:	b29b      	uxth	r3, r3
 8004e00:	8013      	strh	r3, [r2, #0]
 8004e02:	e017      	b.n	8004e34 <USB_EPSetStall+0x74>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8004e04:	687a      	ldr	r2, [r7, #4]
 8004e06:	683b      	ldr	r3, [r7, #0]
 8004e08:	781b      	ldrb	r3, [r3, #0]
 8004e0a:	009b      	lsls	r3, r3, #2
 8004e0c:	4413      	add	r3, r2
 8004e0e:	881b      	ldrh	r3, [r3, #0]
 8004e10:	b29b      	uxth	r3, r3
 8004e12:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004e16:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004e1a:	b29c      	uxth	r4, r3
 8004e1c:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8004e20:	b29c      	uxth	r4, r3
 8004e22:	687a      	ldr	r2, [r7, #4]
 8004e24:	683b      	ldr	r3, [r7, #0]
 8004e26:	781b      	ldrb	r3, [r3, #0]
 8004e28:	009b      	lsls	r3, r3, #2
 8004e2a:	441a      	add	r2, r3
 8004e2c:	4b04      	ldr	r3, [pc, #16]	; (8004e40 <USB_EPSetStall+0x80>)
 8004e2e:	4323      	orrs	r3, r4
 8004e30:	b29b      	uxth	r3, r3
 8004e32:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8004e34:	2300      	movs	r3, #0
}
 8004e36:	4618      	mov	r0, r3
 8004e38:	3708      	adds	r7, #8
 8004e3a:	46bd      	mov	sp, r7
 8004e3c:	bc90      	pop	{r4, r7}
 8004e3e:	4770      	bx	lr
 8004e40:	ffff8080 	.word	0xffff8080

08004e44 <USB_EPClearStall>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8004e44:	b490      	push	{r4, r7}
 8004e46:	b082      	sub	sp, #8
 8004e48:	af00      	add	r7, sp, #0
 8004e4a:	6078      	str	r0, [r7, #4]
 8004e4c:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8004e4e:	683b      	ldr	r3, [r7, #0]
 8004e50:	7b1b      	ldrb	r3, [r3, #12]
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d17d      	bne.n	8004f52 <USB_EPClearStall+0x10e>
  {
    if (ep->is_in != 0U)
 8004e56:	683b      	ldr	r3, [r7, #0]
 8004e58:	785b      	ldrb	r3, [r3, #1]
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d03d      	beq.n	8004eda <USB_EPClearStall+0x96>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004e5e:	687a      	ldr	r2, [r7, #4]
 8004e60:	683b      	ldr	r3, [r7, #0]
 8004e62:	781b      	ldrb	r3, [r3, #0]
 8004e64:	009b      	lsls	r3, r3, #2
 8004e66:	4413      	add	r3, r2
 8004e68:	881b      	ldrh	r3, [r3, #0]
 8004e6a:	b29c      	uxth	r4, r3
 8004e6c:	4623      	mov	r3, r4
 8004e6e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d014      	beq.n	8004ea0 <USB_EPClearStall+0x5c>
 8004e76:	687a      	ldr	r2, [r7, #4]
 8004e78:	683b      	ldr	r3, [r7, #0]
 8004e7a:	781b      	ldrb	r3, [r3, #0]
 8004e7c:	009b      	lsls	r3, r3, #2
 8004e7e:	4413      	add	r3, r2
 8004e80:	881b      	ldrh	r3, [r3, #0]
 8004e82:	b29b      	uxth	r3, r3
 8004e84:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004e88:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004e8c:	b29c      	uxth	r4, r3
 8004e8e:	687a      	ldr	r2, [r7, #4]
 8004e90:	683b      	ldr	r3, [r7, #0]
 8004e92:	781b      	ldrb	r3, [r3, #0]
 8004e94:	009b      	lsls	r3, r3, #2
 8004e96:	441a      	add	r2, r3
 8004e98:	4b31      	ldr	r3, [pc, #196]	; (8004f60 <USB_EPClearStall+0x11c>)
 8004e9a:	4323      	orrs	r3, r4
 8004e9c:	b29b      	uxth	r3, r3
 8004e9e:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8004ea0:	683b      	ldr	r3, [r7, #0]
 8004ea2:	78db      	ldrb	r3, [r3, #3]
 8004ea4:	2b01      	cmp	r3, #1
 8004ea6:	d054      	beq.n	8004f52 <USB_EPClearStall+0x10e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8004ea8:	687a      	ldr	r2, [r7, #4]
 8004eaa:	683b      	ldr	r3, [r7, #0]
 8004eac:	781b      	ldrb	r3, [r3, #0]
 8004eae:	009b      	lsls	r3, r3, #2
 8004eb0:	4413      	add	r3, r2
 8004eb2:	881b      	ldrh	r3, [r3, #0]
 8004eb4:	b29b      	uxth	r3, r3
 8004eb6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004eba:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004ebe:	b29c      	uxth	r4, r3
 8004ec0:	f084 0320 	eor.w	r3, r4, #32
 8004ec4:	b29c      	uxth	r4, r3
 8004ec6:	687a      	ldr	r2, [r7, #4]
 8004ec8:	683b      	ldr	r3, [r7, #0]
 8004eca:	781b      	ldrb	r3, [r3, #0]
 8004ecc:	009b      	lsls	r3, r3, #2
 8004ece:	441a      	add	r2, r3
 8004ed0:	4b24      	ldr	r3, [pc, #144]	; (8004f64 <USB_EPClearStall+0x120>)
 8004ed2:	4323      	orrs	r3, r4
 8004ed4:	b29b      	uxth	r3, r3
 8004ed6:	8013      	strh	r3, [r2, #0]
 8004ed8:	e03b      	b.n	8004f52 <USB_EPClearStall+0x10e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004eda:	687a      	ldr	r2, [r7, #4]
 8004edc:	683b      	ldr	r3, [r7, #0]
 8004ede:	781b      	ldrb	r3, [r3, #0]
 8004ee0:	009b      	lsls	r3, r3, #2
 8004ee2:	4413      	add	r3, r2
 8004ee4:	881b      	ldrh	r3, [r3, #0]
 8004ee6:	b29c      	uxth	r4, r3
 8004ee8:	4623      	mov	r3, r4
 8004eea:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d014      	beq.n	8004f1c <USB_EPClearStall+0xd8>
 8004ef2:	687a      	ldr	r2, [r7, #4]
 8004ef4:	683b      	ldr	r3, [r7, #0]
 8004ef6:	781b      	ldrb	r3, [r3, #0]
 8004ef8:	009b      	lsls	r3, r3, #2
 8004efa:	4413      	add	r3, r2
 8004efc:	881b      	ldrh	r3, [r3, #0]
 8004efe:	b29b      	uxth	r3, r3
 8004f00:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004f04:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004f08:	b29c      	uxth	r4, r3
 8004f0a:	687a      	ldr	r2, [r7, #4]
 8004f0c:	683b      	ldr	r3, [r7, #0]
 8004f0e:	781b      	ldrb	r3, [r3, #0]
 8004f10:	009b      	lsls	r3, r3, #2
 8004f12:	441a      	add	r2, r3
 8004f14:	4b14      	ldr	r3, [pc, #80]	; (8004f68 <USB_EPClearStall+0x124>)
 8004f16:	4323      	orrs	r3, r4
 8004f18:	b29b      	uxth	r3, r3
 8004f1a:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8004f1c:	687a      	ldr	r2, [r7, #4]
 8004f1e:	683b      	ldr	r3, [r7, #0]
 8004f20:	781b      	ldrb	r3, [r3, #0]
 8004f22:	009b      	lsls	r3, r3, #2
 8004f24:	4413      	add	r3, r2
 8004f26:	881b      	ldrh	r3, [r3, #0]
 8004f28:	b29b      	uxth	r3, r3
 8004f2a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004f2e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004f32:	b29c      	uxth	r4, r3
 8004f34:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8004f38:	b29c      	uxth	r4, r3
 8004f3a:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 8004f3e:	b29c      	uxth	r4, r3
 8004f40:	687a      	ldr	r2, [r7, #4]
 8004f42:	683b      	ldr	r3, [r7, #0]
 8004f44:	781b      	ldrb	r3, [r3, #0]
 8004f46:	009b      	lsls	r3, r3, #2
 8004f48:	441a      	add	r2, r3
 8004f4a:	4b06      	ldr	r3, [pc, #24]	; (8004f64 <USB_EPClearStall+0x120>)
 8004f4c:	4323      	orrs	r3, r4
 8004f4e:	b29b      	uxth	r3, r3
 8004f50:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 8004f52:	2300      	movs	r3, #0
}
 8004f54:	4618      	mov	r0, r3
 8004f56:	3708      	adds	r7, #8
 8004f58:	46bd      	mov	sp, r7
 8004f5a:	bc90      	pop	{r4, r7}
 8004f5c:	4770      	bx	lr
 8004f5e:	bf00      	nop
 8004f60:	ffff80c0 	.word	0xffff80c0
 8004f64:	ffff8080 	.word	0xffff8080
 8004f68:	ffffc080 	.word	0xffffc080

08004f6c <USB_SetDevAddress>:
  * @param  address : new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 8004f6c:	b480      	push	{r7}
 8004f6e:	b083      	sub	sp, #12
 8004f70:	af00      	add	r7, sp, #0
 8004f72:	6078      	str	r0, [r7, #4]
 8004f74:	460b      	mov	r3, r1
 8004f76:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 8004f78:	78fb      	ldrb	r3, [r7, #3]
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d103      	bne.n	8004f86 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = USB_DADDR_EF;
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	2280      	movs	r2, #128	; 0x80
 8004f82:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8004f86:	2300      	movs	r3, #0
}
 8004f88:	4618      	mov	r0, r3
 8004f8a:	370c      	adds	r7, #12
 8004f8c:	46bd      	mov	sp, r7
 8004f8e:	bc80      	pop	{r7}
 8004f90:	4770      	bx	lr

08004f92 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 8004f92:	b480      	push	{r7}
 8004f94:	b083      	sub	sp, #12
 8004f96:	af00      	add	r7, sp, #0
 8004f98:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8004f9a:	2300      	movs	r3, #0
}
 8004f9c:	4618      	mov	r0, r3
 8004f9e:	370c      	adds	r7, #12
 8004fa0:	46bd      	mov	sp, r7
 8004fa2:	bc80      	pop	{r7}
 8004fa4:	4770      	bx	lr

08004fa6 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 8004fa6:	b480      	push	{r7}
 8004fa8:	b083      	sub	sp, #12
 8004faa:	af00      	add	r7, sp, #0
 8004fac:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8004fae:	2300      	movs	r3, #0
}
 8004fb0:	4618      	mov	r0, r3
 8004fb2:	370c      	adds	r7, #12
 8004fb4:	46bd      	mov	sp, r7
 8004fb6:	bc80      	pop	{r7}
 8004fb8:	4770      	bx	lr

08004fba <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx : Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_TypeDef *USBx)
{
 8004fba:	b480      	push	{r7}
 8004fbc:	b085      	sub	sp, #20
 8004fbe:	af00      	add	r7, sp, #0
 8004fc0:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8004fc8:	b29b      	uxth	r3, r3
 8004fca:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8004fcc:	68fb      	ldr	r3, [r7, #12]
}
 8004fce:	4618      	mov	r0, r3
 8004fd0:	3714      	adds	r7, #20
 8004fd2:	46bd      	mov	sp, r7
 8004fd4:	bc80      	pop	{r7}
 8004fd6:	4770      	bx	lr

08004fd8 <USB_EP0_OutStart>:
  * @param  USBx  Selected device
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 8004fd8:	b480      	push	{r7}
 8004fda:	b083      	sub	sp, #12
 8004fdc:	af00      	add	r7, sp, #0
 8004fde:	6078      	str	r0, [r7, #4]
 8004fe0:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8004fe2:	2300      	movs	r3, #0
}
 8004fe4:	4618      	mov	r0, r3
 8004fe6:	370c      	adds	r7, #12
 8004fe8:	46bd      	mov	sp, r7
 8004fea:	bc80      	pop	{r7}
 8004fec:	4770      	bx	lr

08004fee <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes: no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8004fee:	b480      	push	{r7}
 8004ff0:	b08d      	sub	sp, #52	; 0x34
 8004ff2:	af00      	add	r7, sp, #0
 8004ff4:	60f8      	str	r0, [r7, #12]
 8004ff6:	60b9      	str	r1, [r7, #8]
 8004ff8:	4611      	mov	r1, r2
 8004ffa:	461a      	mov	r2, r3
 8004ffc:	460b      	mov	r3, r1
 8004ffe:	80fb      	strh	r3, [r7, #6]
 8005000:	4613      	mov	r3, r2
 8005002:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8005004:	88bb      	ldrh	r3, [r7, #4]
 8005006:	3301      	adds	r3, #1
 8005008:	085b      	lsrs	r3, r3, #1
 800500a:	623b      	str	r3, [r7, #32]
  uint32_t BaseAddr = (uint32_t)USBx;
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	61fb      	str	r3, [r7, #28]
  uint32_t i, temp1, temp2;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8005010:	68bb      	ldr	r3, [r7, #8]
 8005012:	627b      	str	r3, [r7, #36]	; 0x24

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8005014:	88fb      	ldrh	r3, [r7, #6]
 8005016:	005a      	lsls	r2, r3, #1
 8005018:	69fb      	ldr	r3, [r7, #28]
 800501a:	4413      	add	r3, r2
 800501c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005020:	62bb      	str	r3, [r7, #40]	; 0x28

  for (i = n; i != 0U; i--)
 8005022:	6a3b      	ldr	r3, [r7, #32]
 8005024:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005026:	e01e      	b.n	8005066 <USB_WritePMA+0x78>
  {
    temp1 = *pBuf;
 8005028:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800502a:	781b      	ldrb	r3, [r3, #0]
 800502c:	61bb      	str	r3, [r7, #24]
    pBuf++;
 800502e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005030:	3301      	adds	r3, #1
 8005032:	627b      	str	r3, [r7, #36]	; 0x24
    temp2 = temp1 | ((uint16_t)((uint16_t) *pBuf << 8));
 8005034:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005036:	781b      	ldrb	r3, [r3, #0]
 8005038:	b29b      	uxth	r3, r3
 800503a:	021b      	lsls	r3, r3, #8
 800503c:	b29b      	uxth	r3, r3
 800503e:	461a      	mov	r2, r3
 8005040:	69bb      	ldr	r3, [r7, #24]
 8005042:	4313      	orrs	r3, r2
 8005044:	617b      	str	r3, [r7, #20]
    *pdwVal = (uint16_t)temp2;
 8005046:	697b      	ldr	r3, [r7, #20]
 8005048:	b29a      	uxth	r2, r3
 800504a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800504c:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 800504e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005050:	3302      	adds	r3, #2
 8005052:	62bb      	str	r3, [r7, #40]	; 0x28

#if PMA_ACCESS > 1U
    pdwVal++;
 8005054:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005056:	3302      	adds	r3, #2
 8005058:	62bb      	str	r3, [r7, #40]	; 0x28
#endif

    pBuf++;
 800505a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800505c:	3301      	adds	r3, #1
 800505e:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = n; i != 0U; i--)
 8005060:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005062:	3b01      	subs	r3, #1
 8005064:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005066:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005068:	2b00      	cmp	r3, #0
 800506a:	d1dd      	bne.n	8005028 <USB_WritePMA+0x3a>
  }
}
 800506c:	bf00      	nop
 800506e:	3734      	adds	r7, #52	; 0x34
 8005070:	46bd      	mov	sp, r7
 8005072:	bc80      	pop	{r7}
 8005074:	4770      	bx	lr

08005076 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes: no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8005076:	b480      	push	{r7}
 8005078:	b08b      	sub	sp, #44	; 0x2c
 800507a:	af00      	add	r7, sp, #0
 800507c:	60f8      	str	r0, [r7, #12]
 800507e:	60b9      	str	r1, [r7, #8]
 8005080:	4611      	mov	r1, r2
 8005082:	461a      	mov	r2, r3
 8005084:	460b      	mov	r3, r1
 8005086:	80fb      	strh	r3, [r7, #6]
 8005088:	4613      	mov	r3, r2
 800508a:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 800508c:	88bb      	ldrh	r3, [r7, #4]
 800508e:	085b      	lsrs	r3, r3, #1
 8005090:	b29b      	uxth	r3, r3
 8005092:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	617b      	str	r3, [r7, #20]
  uint32_t i, temp;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8005098:	68bb      	ldr	r3, [r7, #8]
 800509a:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800509c:	88fb      	ldrh	r3, [r7, #6]
 800509e:	005a      	lsls	r2, r3, #1
 80050a0:	697b      	ldr	r3, [r7, #20]
 80050a2:	4413      	add	r3, r2
 80050a4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80050a8:	623b      	str	r3, [r7, #32]

  for (i = n; i != 0U; i--)
 80050aa:	69bb      	ldr	r3, [r7, #24]
 80050ac:	627b      	str	r3, [r7, #36]	; 0x24
 80050ae:	e01b      	b.n	80050e8 <USB_ReadPMA+0x72>
  {
    temp = *(__IO uint16_t *)pdwVal;
 80050b0:	6a3b      	ldr	r3, [r7, #32]
 80050b2:	881b      	ldrh	r3, [r3, #0]
 80050b4:	b29b      	uxth	r3, r3
 80050b6:	613b      	str	r3, [r7, #16]
    pdwVal++;
 80050b8:	6a3b      	ldr	r3, [r7, #32]
 80050ba:	3302      	adds	r3, #2
 80050bc:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 80050be:	693b      	ldr	r3, [r7, #16]
 80050c0:	b2da      	uxtb	r2, r3
 80050c2:	69fb      	ldr	r3, [r7, #28]
 80050c4:	701a      	strb	r2, [r3, #0]
    pBuf++;
 80050c6:	69fb      	ldr	r3, [r7, #28]
 80050c8:	3301      	adds	r3, #1
 80050ca:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((temp >> 8) & 0xFFU);
 80050cc:	693b      	ldr	r3, [r7, #16]
 80050ce:	0a1b      	lsrs	r3, r3, #8
 80050d0:	b2da      	uxtb	r2, r3
 80050d2:	69fb      	ldr	r3, [r7, #28]
 80050d4:	701a      	strb	r2, [r3, #0]
    pBuf++;
 80050d6:	69fb      	ldr	r3, [r7, #28]
 80050d8:	3301      	adds	r3, #1
 80050da:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 80050dc:	6a3b      	ldr	r3, [r7, #32]
 80050de:	3302      	adds	r3, #2
 80050e0:	623b      	str	r3, [r7, #32]
  for (i = n; i != 0U; i--)
 80050e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050e4:	3b01      	subs	r3, #1
 80050e6:	627b      	str	r3, [r7, #36]	; 0x24
 80050e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d1e0      	bne.n	80050b0 <USB_ReadPMA+0x3a>
#endif
  }

  if ((wNBytes % 2U) != 0U)
 80050ee:	88bb      	ldrh	r3, [r7, #4]
 80050f0:	f003 0301 	and.w	r3, r3, #1
 80050f4:	b29b      	uxth	r3, r3
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d007      	beq.n	800510a <USB_ReadPMA+0x94>
  {
    temp = *pdwVal;
 80050fa:	6a3b      	ldr	r3, [r7, #32]
 80050fc:	881b      	ldrh	r3, [r3, #0]
 80050fe:	b29b      	uxth	r3, r3
 8005100:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 8005102:	693b      	ldr	r3, [r7, #16]
 8005104:	b2da      	uxtb	r2, r3
 8005106:	69fb      	ldr	r3, [r7, #28]
 8005108:	701a      	strb	r2, [r3, #0]
  }
}
 800510a:	bf00      	nop
 800510c:	372c      	adds	r7, #44	; 0x2c
 800510e:	46bd      	mov	sp, r7
 8005110:	bc80      	pop	{r7}
 8005112:	4770      	bx	lr

08005114 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8005114:	b580      	push	{r7, lr}
 8005116:	b084      	sub	sp, #16
 8005118:	af00      	add	r7, sp, #0
 800511a:	6078      	str	r0, [r7, #4]
 800511c:	460b      	mov	r3, r1
 800511e:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8005120:	2300      	movs	r3, #0
 8005122:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	7c1b      	ldrb	r3, [r3, #16]
 8005128:	2b00      	cmp	r3, #0
 800512a:	d115      	bne.n	8005158 <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800512c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005130:	2202      	movs	r2, #2
 8005132:	2181      	movs	r1, #129	; 0x81
 8005134:	6878      	ldr	r0, [r7, #4]
 8005136:	f001 fe7e 	bl	8006e36 <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	2201      	movs	r2, #1
 800513e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8005140:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005144:	2202      	movs	r2, #2
 8005146:	2101      	movs	r1, #1
 8005148:	6878      	ldr	r0, [r7, #4]
 800514a:	f001 fe74 	bl	8006e36 <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	2201      	movs	r2, #1
 8005152:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
 8005156:	e012      	b.n	800517e <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8005158:	2340      	movs	r3, #64	; 0x40
 800515a:	2202      	movs	r2, #2
 800515c:	2181      	movs	r1, #129	; 0x81
 800515e:	6878      	ldr	r0, [r7, #4]
 8005160:	f001 fe69 	bl	8006e36 <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	2201      	movs	r2, #1
 8005168:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800516a:	2340      	movs	r3, #64	; 0x40
 800516c:	2202      	movs	r2, #2
 800516e:	2101      	movs	r1, #1
 8005170:	6878      	ldr	r0, [r7, #4]
 8005172:	f001 fe60 	bl	8006e36 <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	2201      	movs	r2, #1
 800517a:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800517e:	2308      	movs	r3, #8
 8005180:	2203      	movs	r2, #3
 8005182:	2182      	movs	r1, #130	; 0x82
 8005184:	6878      	ldr	r0, [r7, #4]
 8005186:	f001 fe56 	bl	8006e36 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	2201      	movs	r2, #1
 800518e:	641a      	str	r2, [r3, #64]	; 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8005190:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8005194:	f001 ff70 	bl	8007078 <USBD_static_malloc>
 8005198:	4602      	mov	r2, r0
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  if (pdev->pClassData == NULL)
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d102      	bne.n	80051b0 <USBD_CDC_Init+0x9c>
  {
    ret = 1U;
 80051aa:	2301      	movs	r3, #1
 80051ac:	73fb      	strb	r3, [r7, #15]
 80051ae:	e026      	b.n	80051fe <USBD_CDC_Init+0xea>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80051b6:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 80051c2:	68bb      	ldr	r3, [r7, #8]
 80051c4:	2200      	movs	r2, #0
 80051c6:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    hcdc->RxState = 0U;
 80051ca:	68bb      	ldr	r3, [r7, #8]
 80051cc:	2200      	movs	r2, #0
 80051ce:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	7c1b      	ldrb	r3, [r3, #16]
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d109      	bne.n	80051ee <USBD_CDC_Init+0xda>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80051da:	68bb      	ldr	r3, [r7, #8]
 80051dc:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80051e0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80051e4:	2101      	movs	r1, #1
 80051e6:	6878      	ldr	r0, [r7, #4]
 80051e8:	f001 ff0f 	bl	800700a <USBD_LL_PrepareReceive>
 80051ec:	e007      	b.n	80051fe <USBD_CDC_Init+0xea>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80051ee:	68bb      	ldr	r3, [r7, #8]
 80051f0:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80051f4:	2340      	movs	r3, #64	; 0x40
 80051f6:	2101      	movs	r1, #1
 80051f8:	6878      	ldr	r0, [r7, #4]
 80051fa:	f001 ff06 	bl	800700a <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 80051fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8005200:	4618      	mov	r0, r3
 8005202:	3710      	adds	r7, #16
 8005204:	46bd      	mov	sp, r7
 8005206:	bd80      	pop	{r7, pc}

08005208 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8005208:	b580      	push	{r7, lr}
 800520a:	b084      	sub	sp, #16
 800520c:	af00      	add	r7, sp, #0
 800520e:	6078      	str	r0, [r7, #4]
 8005210:	460b      	mov	r3, r1
 8005212:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8005214:	2300      	movs	r3, #0
 8005216:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8005218:	2181      	movs	r1, #129	; 0x81
 800521a:	6878      	ldr	r0, [r7, #4]
 800521c:	f001 fe31 	bl	8006e82 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	2200      	movs	r2, #0
 8005224:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8005226:	2101      	movs	r1, #1
 8005228:	6878      	ldr	r0, [r7, #4]
 800522a:	f001 fe2a 	bl	8006e82 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	2200      	movs	r2, #0
 8005232:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8005236:	2182      	movs	r1, #130	; 0x82
 8005238:	6878      	ldr	r0, [r7, #4]
 800523a:	f001 fe22 	bl	8006e82 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	2200      	movs	r2, #0
 8005242:	641a      	str	r2, [r3, #64]	; 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800524a:	2b00      	cmp	r3, #0
 800524c:	d00e      	beq.n	800526c <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8005254:	685b      	ldr	r3, [r3, #4]
 8005256:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800525e:	4618      	mov	r0, r3
 8005260:	f001 ff16 	bl	8007090 <USBD_static_free>
    pdev->pClassData = NULL;
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	2200      	movs	r2, #0
 8005268:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  return ret;
 800526c:	7bfb      	ldrb	r3, [r7, #15]
}
 800526e:	4618      	mov	r0, r3
 8005270:	3710      	adds	r7, #16
 8005272:	46bd      	mov	sp, r7
 8005274:	bd80      	pop	{r7, pc}

08005276 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8005276:	b580      	push	{r7, lr}
 8005278:	b086      	sub	sp, #24
 800527a:	af00      	add	r7, sp, #0
 800527c:	6078      	str	r0, [r7, #4]
 800527e:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005286:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 8005288:	2300      	movs	r3, #0
 800528a:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 800528c:	2300      	movs	r3, #0
 800528e:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 8005290:	2300      	movs	r3, #0
 8005292:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8005294:	683b      	ldr	r3, [r7, #0]
 8005296:	781b      	ldrb	r3, [r3, #0]
 8005298:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800529c:	2b00      	cmp	r3, #0
 800529e:	d039      	beq.n	8005314 <USBD_CDC_Setup+0x9e>
 80052a0:	2b20      	cmp	r3, #32
 80052a2:	d17c      	bne.n	800539e <USBD_CDC_Setup+0x128>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 80052a4:	683b      	ldr	r3, [r7, #0]
 80052a6:	88db      	ldrh	r3, [r3, #6]
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d029      	beq.n	8005300 <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 80052ac:	683b      	ldr	r3, [r7, #0]
 80052ae:	781b      	ldrb	r3, [r3, #0]
 80052b0:	b25b      	sxtb	r3, r3
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	da11      	bge.n	80052da <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80052bc:	689b      	ldr	r3, [r3, #8]
 80052be:	683a      	ldr	r2, [r7, #0]
 80052c0:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 80052c2:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80052c4:	683a      	ldr	r2, [r7, #0]
 80052c6:	88d2      	ldrh	r2, [r2, #6]
 80052c8:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 80052ca:	6939      	ldr	r1, [r7, #16]
 80052cc:	683b      	ldr	r3, [r7, #0]
 80052ce:	88db      	ldrh	r3, [r3, #6]
 80052d0:	461a      	mov	r2, r3
 80052d2:	6878      	ldr	r0, [r7, #4]
 80052d4:	f001 f9f6 	bl	80066c4 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 80052d8:	e068      	b.n	80053ac <USBD_CDC_Setup+0x136>
          hcdc->CmdOpCode = req->bRequest;
 80052da:	683b      	ldr	r3, [r7, #0]
 80052dc:	785a      	ldrb	r2, [r3, #1]
 80052de:	693b      	ldr	r3, [r7, #16]
 80052e0:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 80052e4:	683b      	ldr	r3, [r7, #0]
 80052e6:	88db      	ldrh	r3, [r3, #6]
 80052e8:	b2da      	uxtb	r2, r3
 80052ea:	693b      	ldr	r3, [r7, #16]
 80052ec:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 80052f0:	6939      	ldr	r1, [r7, #16]
 80052f2:	683b      	ldr	r3, [r7, #0]
 80052f4:	88db      	ldrh	r3, [r3, #6]
 80052f6:	461a      	mov	r2, r3
 80052f8:	6878      	ldr	r0, [r7, #4]
 80052fa:	f001 fa11 	bl	8006720 <USBD_CtlPrepareRx>
      break;
 80052fe:	e055      	b.n	80053ac <USBD_CDC_Setup+0x136>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8005306:	689b      	ldr	r3, [r3, #8]
 8005308:	683a      	ldr	r2, [r7, #0]
 800530a:	7850      	ldrb	r0, [r2, #1]
 800530c:	2200      	movs	r2, #0
 800530e:	6839      	ldr	r1, [r7, #0]
 8005310:	4798      	blx	r3
      break;
 8005312:	e04b      	b.n	80053ac <USBD_CDC_Setup+0x136>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8005314:	683b      	ldr	r3, [r7, #0]
 8005316:	785b      	ldrb	r3, [r3, #1]
 8005318:	2b0a      	cmp	r3, #10
 800531a:	d017      	beq.n	800534c <USBD_CDC_Setup+0xd6>
 800531c:	2b0b      	cmp	r3, #11
 800531e:	d029      	beq.n	8005374 <USBD_CDC_Setup+0xfe>
 8005320:	2b00      	cmp	r3, #0
 8005322:	d133      	bne.n	800538c <USBD_CDC_Setup+0x116>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800532a:	2b03      	cmp	r3, #3
 800532c:	d107      	bne.n	800533e <USBD_CDC_Setup+0xc8>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 800532e:	f107 030c 	add.w	r3, r7, #12
 8005332:	2202      	movs	r2, #2
 8005334:	4619      	mov	r1, r3
 8005336:	6878      	ldr	r0, [r7, #4]
 8005338:	f001 f9c4 	bl	80066c4 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800533c:	e02e      	b.n	800539c <USBD_CDC_Setup+0x126>
            USBD_CtlError(pdev, req);
 800533e:	6839      	ldr	r1, [r7, #0]
 8005340:	6878      	ldr	r0, [r7, #4]
 8005342:	f001 f955 	bl	80065f0 <USBD_CtlError>
            ret = USBD_FAIL;
 8005346:	2302      	movs	r3, #2
 8005348:	75fb      	strb	r3, [r7, #23]
          break;
 800534a:	e027      	b.n	800539c <USBD_CDC_Setup+0x126>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005352:	2b03      	cmp	r3, #3
 8005354:	d107      	bne.n	8005366 <USBD_CDC_Setup+0xf0>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 8005356:	f107 030f 	add.w	r3, r7, #15
 800535a:	2201      	movs	r2, #1
 800535c:	4619      	mov	r1, r3
 800535e:	6878      	ldr	r0, [r7, #4]
 8005360:	f001 f9b0 	bl	80066c4 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8005364:	e01a      	b.n	800539c <USBD_CDC_Setup+0x126>
            USBD_CtlError(pdev, req);
 8005366:	6839      	ldr	r1, [r7, #0]
 8005368:	6878      	ldr	r0, [r7, #4]
 800536a:	f001 f941 	bl	80065f0 <USBD_CtlError>
            ret = USBD_FAIL;
 800536e:	2302      	movs	r3, #2
 8005370:	75fb      	strb	r3, [r7, #23]
          break;
 8005372:	e013      	b.n	800539c <USBD_CDC_Setup+0x126>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800537a:	2b03      	cmp	r3, #3
 800537c:	d00d      	beq.n	800539a <USBD_CDC_Setup+0x124>
          {
            USBD_CtlError(pdev, req);
 800537e:	6839      	ldr	r1, [r7, #0]
 8005380:	6878      	ldr	r0, [r7, #4]
 8005382:	f001 f935 	bl	80065f0 <USBD_CtlError>
            ret = USBD_FAIL;
 8005386:	2302      	movs	r3, #2
 8005388:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800538a:	e006      	b.n	800539a <USBD_CDC_Setup+0x124>

        default:
          USBD_CtlError(pdev, req);
 800538c:	6839      	ldr	r1, [r7, #0]
 800538e:	6878      	ldr	r0, [r7, #4]
 8005390:	f001 f92e 	bl	80065f0 <USBD_CtlError>
          ret = USBD_FAIL;
 8005394:	2302      	movs	r3, #2
 8005396:	75fb      	strb	r3, [r7, #23]
          break;
 8005398:	e000      	b.n	800539c <USBD_CDC_Setup+0x126>
          break;
 800539a:	bf00      	nop
      }
      break;
 800539c:	e006      	b.n	80053ac <USBD_CDC_Setup+0x136>

    default:
      USBD_CtlError(pdev, req);
 800539e:	6839      	ldr	r1, [r7, #0]
 80053a0:	6878      	ldr	r0, [r7, #4]
 80053a2:	f001 f925 	bl	80065f0 <USBD_CtlError>
      ret = USBD_FAIL;
 80053a6:	2302      	movs	r3, #2
 80053a8:	75fb      	strb	r3, [r7, #23]
      break;
 80053aa:	bf00      	nop
  }

  return ret;
 80053ac:	7dfb      	ldrb	r3, [r7, #23]
}
 80053ae:	4618      	mov	r0, r3
 80053b0:	3718      	adds	r7, #24
 80053b2:	46bd      	mov	sp, r7
 80053b4:	bd80      	pop	{r7, pc}

080053b6 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80053b6:	b580      	push	{r7, lr}
 80053b8:	b084      	sub	sp, #16
 80053ba:	af00      	add	r7, sp, #0
 80053bc:	6078      	str	r0, [r7, #4]
 80053be:	460b      	mov	r3, r1
 80053c0:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80053c8:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80053d0:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d037      	beq.n	800544c <USBD_CDC_DataIn+0x96>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 80053dc:	78fa      	ldrb	r2, [r7, #3]
 80053de:	6879      	ldr	r1, [r7, #4]
 80053e0:	4613      	mov	r3, r2
 80053e2:	009b      	lsls	r3, r3, #2
 80053e4:	4413      	add	r3, r2
 80053e6:	009b      	lsls	r3, r3, #2
 80053e8:	440b      	add	r3, r1
 80053ea:	331c      	adds	r3, #28
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d026      	beq.n	8005440 <USBD_CDC_DataIn+0x8a>
 80053f2:	78fa      	ldrb	r2, [r7, #3]
 80053f4:	6879      	ldr	r1, [r7, #4]
 80053f6:	4613      	mov	r3, r2
 80053f8:	009b      	lsls	r3, r3, #2
 80053fa:	4413      	add	r3, r2
 80053fc:	009b      	lsls	r3, r3, #2
 80053fe:	440b      	add	r3, r1
 8005400:	331c      	adds	r3, #28
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	78fa      	ldrb	r2, [r7, #3]
 8005406:	68b9      	ldr	r1, [r7, #8]
 8005408:	0152      	lsls	r2, r2, #5
 800540a:	440a      	add	r2, r1
 800540c:	3238      	adds	r2, #56	; 0x38
 800540e:	6812      	ldr	r2, [r2, #0]
 8005410:	fbb3 f1f2 	udiv	r1, r3, r2
 8005414:	fb02 f201 	mul.w	r2, r2, r1
 8005418:	1a9b      	subs	r3, r3, r2
 800541a:	2b00      	cmp	r3, #0
 800541c:	d110      	bne.n	8005440 <USBD_CDC_DataIn+0x8a>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 800541e:	78fa      	ldrb	r2, [r7, #3]
 8005420:	6879      	ldr	r1, [r7, #4]
 8005422:	4613      	mov	r3, r2
 8005424:	009b      	lsls	r3, r3, #2
 8005426:	4413      	add	r3, r2
 8005428:	009b      	lsls	r3, r3, #2
 800542a:	440b      	add	r3, r1
 800542c:	331c      	adds	r3, #28
 800542e:	2200      	movs	r2, #0
 8005430:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8005432:	78f9      	ldrb	r1, [r7, #3]
 8005434:	2300      	movs	r3, #0
 8005436:	2200      	movs	r2, #0
 8005438:	6878      	ldr	r0, [r7, #4]
 800543a:	f001 fdc3 	bl	8006fc4 <USBD_LL_Transmit>
 800543e:	e003      	b.n	8005448 <USBD_CDC_DataIn+0x92>
    }
    else
    {
      hcdc->TxState = 0U;
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	2200      	movs	r2, #0
 8005444:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }
    return USBD_OK;
 8005448:	2300      	movs	r3, #0
 800544a:	e000      	b.n	800544e <USBD_CDC_DataIn+0x98>
  }
  else
  {
    return USBD_FAIL;
 800544c:	2302      	movs	r3, #2
  }
}
 800544e:	4618      	mov	r0, r3
 8005450:	3710      	adds	r7, #16
 8005452:	46bd      	mov	sp, r7
 8005454:	bd80      	pop	{r7, pc}

08005456 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8005456:	b580      	push	{r7, lr}
 8005458:	b084      	sub	sp, #16
 800545a:	af00      	add	r7, sp, #0
 800545c:	6078      	str	r0, [r7, #4]
 800545e:	460b      	mov	r3, r1
 8005460:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005468:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800546a:	78fb      	ldrb	r3, [r7, #3]
 800546c:	4619      	mov	r1, r3
 800546e:	6878      	ldr	r0, [r7, #4]
 8005470:	f001 fdee 	bl	8007050 <USBD_LL_GetRxDataSize>
 8005474:	4602      	mov	r2, r0
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005482:	2b00      	cmp	r3, #0
 8005484:	d00d      	beq.n	80054a2 <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800548c:	68db      	ldr	r3, [r3, #12]
 800548e:	68fa      	ldr	r2, [r7, #12]
 8005490:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8005494:	68fa      	ldr	r2, [r7, #12]
 8005496:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800549a:	4611      	mov	r1, r2
 800549c:	4798      	blx	r3

    return USBD_OK;
 800549e:	2300      	movs	r3, #0
 80054a0:	e000      	b.n	80054a4 <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 80054a2:	2302      	movs	r3, #2
  }
}
 80054a4:	4618      	mov	r0, r3
 80054a6:	3710      	adds	r7, #16
 80054a8:	46bd      	mov	sp, r7
 80054aa:	bd80      	pop	{r7, pc}

080054ac <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 80054ac:	b580      	push	{r7, lr}
 80054ae:	b084      	sub	sp, #16
 80054b0:	af00      	add	r7, sp, #0
 80054b2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80054ba:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d015      	beq.n	80054f2 <USBD_CDC_EP0_RxReady+0x46>
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 80054cc:	2bff      	cmp	r3, #255	; 0xff
 80054ce:	d010      	beq.n	80054f2 <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80054d6:	689b      	ldr	r3, [r3, #8]
 80054d8:	68fa      	ldr	r2, [r7, #12]
 80054da:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 80054de:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 80054e0:	68fa      	ldr	r2, [r7, #12]
 80054e2:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 80054e6:	b292      	uxth	r2, r2
 80054e8:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	22ff      	movs	r2, #255	; 0xff
 80054ee:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }
  return USBD_OK;
 80054f2:	2300      	movs	r3, #0
}
 80054f4:	4618      	mov	r0, r3
 80054f6:	3710      	adds	r7, #16
 80054f8:	46bd      	mov	sp, r7
 80054fa:	bd80      	pop	{r7, pc}

080054fc <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 80054fc:	b480      	push	{r7}
 80054fe:	b083      	sub	sp, #12
 8005500:	af00      	add	r7, sp, #0
 8005502:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	2243      	movs	r2, #67	; 0x43
 8005508:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 800550a:	4b03      	ldr	r3, [pc, #12]	; (8005518 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800550c:	4618      	mov	r0, r3
 800550e:	370c      	adds	r7, #12
 8005510:	46bd      	mov	sp, r7
 8005512:	bc80      	pop	{r7}
 8005514:	4770      	bx	lr
 8005516:	bf00      	nop
 8005518:	20000098 	.word	0x20000098

0800551c <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800551c:	b480      	push	{r7}
 800551e:	b083      	sub	sp, #12
 8005520:	af00      	add	r7, sp, #0
 8005522:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	2243      	movs	r2, #67	; 0x43
 8005528:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 800552a:	4b03      	ldr	r3, [pc, #12]	; (8005538 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800552c:	4618      	mov	r0, r3
 800552e:	370c      	adds	r7, #12
 8005530:	46bd      	mov	sp, r7
 8005532:	bc80      	pop	{r7}
 8005534:	4770      	bx	lr
 8005536:	bf00      	nop
 8005538:	20000054 	.word	0x20000054

0800553c <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800553c:	b480      	push	{r7}
 800553e:	b083      	sub	sp, #12
 8005540:	af00      	add	r7, sp, #0
 8005542:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	2243      	movs	r2, #67	; 0x43
 8005548:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 800554a:	4b03      	ldr	r3, [pc, #12]	; (8005558 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800554c:	4618      	mov	r0, r3
 800554e:	370c      	adds	r7, #12
 8005550:	46bd      	mov	sp, r7
 8005552:	bc80      	pop	{r7}
 8005554:	4770      	bx	lr
 8005556:	bf00      	nop
 8005558:	200000dc 	.word	0x200000dc

0800555c <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800555c:	b480      	push	{r7}
 800555e:	b083      	sub	sp, #12
 8005560:	af00      	add	r7, sp, #0
 8005562:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	220a      	movs	r2, #10
 8005568:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 800556a:	4b03      	ldr	r3, [pc, #12]	; (8005578 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800556c:	4618      	mov	r0, r3
 800556e:	370c      	adds	r7, #12
 8005570:	46bd      	mov	sp, r7
 8005572:	bc80      	pop	{r7}
 8005574:	4770      	bx	lr
 8005576:	bf00      	nop
 8005578:	20000010 	.word	0x20000010

0800557c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 800557c:	b480      	push	{r7}
 800557e:	b085      	sub	sp, #20
 8005580:	af00      	add	r7, sp, #0
 8005582:	6078      	str	r0, [r7, #4]
 8005584:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 8005586:	2302      	movs	r3, #2
 8005588:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 800558a:	683b      	ldr	r3, [r7, #0]
 800558c:	2b00      	cmp	r3, #0
 800558e:	d005      	beq.n	800559c <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	683a      	ldr	r2, [r7, #0]
 8005594:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    ret = USBD_OK;
 8005598:	2300      	movs	r3, #0
 800559a:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800559c:	7bfb      	ldrb	r3, [r7, #15]
}
 800559e:	4618      	mov	r0, r3
 80055a0:	3714      	adds	r7, #20
 80055a2:	46bd      	mov	sp, r7
 80055a4:	bc80      	pop	{r7}
 80055a6:	4770      	bx	lr

080055a8 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 80055a8:	b480      	push	{r7}
 80055aa:	b087      	sub	sp, #28
 80055ac:	af00      	add	r7, sp, #0
 80055ae:	60f8      	str	r0, [r7, #12]
 80055b0:	60b9      	str	r1, [r7, #8]
 80055b2:	4613      	mov	r3, r2
 80055b4:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80055bc:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 80055be:	697b      	ldr	r3, [r7, #20]
 80055c0:	68ba      	ldr	r2, [r7, #8]
 80055c2:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 80055c6:	88fa      	ldrh	r2, [r7, #6]
 80055c8:	697b      	ldr	r3, [r7, #20]
 80055ca:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return USBD_OK;
 80055ce:	2300      	movs	r3, #0
}
 80055d0:	4618      	mov	r0, r3
 80055d2:	371c      	adds	r7, #28
 80055d4:	46bd      	mov	sp, r7
 80055d6:	bc80      	pop	{r7}
 80055d8:	4770      	bx	lr

080055da <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 80055da:	b480      	push	{r7}
 80055dc:	b085      	sub	sp, #20
 80055de:	af00      	add	r7, sp, #0
 80055e0:	6078      	str	r0, [r7, #4]
 80055e2:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80055ea:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	683a      	ldr	r2, [r7, #0]
 80055f0:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return USBD_OK;
 80055f4:	2300      	movs	r3, #0
}
 80055f6:	4618      	mov	r0, r3
 80055f8:	3714      	adds	r7, #20
 80055fa:	46bd      	mov	sp, r7
 80055fc:	bc80      	pop	{r7}
 80055fe:	4770      	bx	lr

08005600 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8005600:	b580      	push	{r7, lr}
 8005602:	b084      	sub	sp, #16
 8005604:	af00      	add	r7, sp, #0
 8005606:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800560e:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData != NULL)
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005616:	2b00      	cmp	r3, #0
 8005618:	d01c      	beq.n	8005654 <USBD_CDC_TransmitPacket+0x54>
  {
    if (hcdc->TxState == 0U)
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8005620:	2b00      	cmp	r3, #0
 8005622:	d115      	bne.n	8005650 <USBD_CDC_TransmitPacket+0x50>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	2201      	movs	r2, #1
 8005628:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	631a      	str	r2, [r3, #48]	; 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
                       (uint16_t)hcdc->TxLength);
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8005642:	b29b      	uxth	r3, r3
 8005644:	2181      	movs	r1, #129	; 0x81
 8005646:	6878      	ldr	r0, [r7, #4]
 8005648:	f001 fcbc 	bl	8006fc4 <USBD_LL_Transmit>

      return USBD_OK;
 800564c:	2300      	movs	r3, #0
 800564e:	e002      	b.n	8005656 <USBD_CDC_TransmitPacket+0x56>
    }
    else
    {
      return USBD_BUSY;
 8005650:	2301      	movs	r3, #1
 8005652:	e000      	b.n	8005656 <USBD_CDC_TransmitPacket+0x56>
    }
  }
  else
  {
    return USBD_FAIL;
 8005654:	2302      	movs	r3, #2
  }
}
 8005656:	4618      	mov	r0, r3
 8005658:	3710      	adds	r7, #16
 800565a:	46bd      	mov	sp, r7
 800565c:	bd80      	pop	{r7, pc}

0800565e <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800565e:	b580      	push	{r7, lr}
 8005660:	b084      	sub	sp, #16
 8005662:	af00      	add	r7, sp, #0
 8005664:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800566c:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005674:	2b00      	cmp	r3, #0
 8005676:	d017      	beq.n	80056a8 <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	7c1b      	ldrb	r3, [r3, #16]
 800567c:	2b00      	cmp	r3, #0
 800567e:	d109      	bne.n	8005694 <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8005686:	f44f 7300 	mov.w	r3, #512	; 0x200
 800568a:	2101      	movs	r1, #1
 800568c:	6878      	ldr	r0, [r7, #4]
 800568e:	f001 fcbc 	bl	800700a <USBD_LL_PrepareReceive>
 8005692:	e007      	b.n	80056a4 <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800569a:	2340      	movs	r3, #64	; 0x40
 800569c:	2101      	movs	r1, #1
 800569e:	6878      	ldr	r0, [r7, #4]
 80056a0:	f001 fcb3 	bl	800700a <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 80056a4:	2300      	movs	r3, #0
 80056a6:	e000      	b.n	80056aa <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 80056a8:	2302      	movs	r3, #2
  }
}
 80056aa:	4618      	mov	r0, r3
 80056ac:	3710      	adds	r7, #16
 80056ae:	46bd      	mov	sp, r7
 80056b0:	bd80      	pop	{r7, pc}

080056b2 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80056b2:	b580      	push	{r7, lr}
 80056b4:	b084      	sub	sp, #16
 80056b6:	af00      	add	r7, sp, #0
 80056b8:	60f8      	str	r0, [r7, #12]
 80056ba:	60b9      	str	r1, [r7, #8]
 80056bc:	4613      	mov	r3, r2
 80056be:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d101      	bne.n	80056ca <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 80056c6:	2302      	movs	r3, #2
 80056c8:	e01a      	b.n	8005700 <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d003      	beq.n	80056dc <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	2200      	movs	r2, #0
 80056d8:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80056dc:	68bb      	ldr	r3, [r7, #8]
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d003      	beq.n	80056ea <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	68ba      	ldr	r2, [r7, #8]
 80056e6:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	2201      	movs	r2, #1
 80056ee:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	79fa      	ldrb	r2, [r7, #7]
 80056f6:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 80056f8:	68f8      	ldr	r0, [r7, #12]
 80056fa:	f001 fb27 	bl	8006d4c <USBD_LL_Init>

  return USBD_OK;
 80056fe:	2300      	movs	r3, #0
}
 8005700:	4618      	mov	r0, r3
 8005702:	3710      	adds	r7, #16
 8005704:	46bd      	mov	sp, r7
 8005706:	bd80      	pop	{r7, pc}

08005708 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8005708:	b480      	push	{r7}
 800570a:	b085      	sub	sp, #20
 800570c:	af00      	add	r7, sp, #0
 800570e:	6078      	str	r0, [r7, #4]
 8005710:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 8005712:	2300      	movs	r3, #0
 8005714:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 8005716:	683b      	ldr	r3, [r7, #0]
 8005718:	2b00      	cmp	r3, #0
 800571a:	d006      	beq.n	800572a <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	683a      	ldr	r2, [r7, #0]
 8005720:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
    status = USBD_OK;
 8005724:	2300      	movs	r3, #0
 8005726:	73fb      	strb	r3, [r7, #15]
 8005728:	e001      	b.n	800572e <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 800572a:	2302      	movs	r3, #2
 800572c:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800572e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005730:	4618      	mov	r0, r3
 8005732:	3714      	adds	r7, #20
 8005734:	46bd      	mov	sp, r7
 8005736:	bc80      	pop	{r7}
 8005738:	4770      	bx	lr

0800573a <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 800573a:	b580      	push	{r7, lr}
 800573c:	b082      	sub	sp, #8
 800573e:	af00      	add	r7, sp, #0
 8005740:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 8005742:	6878      	ldr	r0, [r7, #4]
 8005744:	f001 fb5c 	bl	8006e00 <USBD_LL_Start>

  return USBD_OK;
 8005748:	2300      	movs	r3, #0
}
 800574a:	4618      	mov	r0, r3
 800574c:	3708      	adds	r7, #8
 800574e:	46bd      	mov	sp, r7
 8005750:	bd80      	pop	{r7, pc}

08005752 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8005752:	b480      	push	{r7}
 8005754:	b083      	sub	sp, #12
 8005756:	af00      	add	r7, sp, #0
 8005758:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800575a:	2300      	movs	r3, #0
}
 800575c:	4618      	mov	r0, r3
 800575e:	370c      	adds	r7, #12
 8005760:	46bd      	mov	sp, r7
 8005762:	bc80      	pop	{r7}
 8005764:	4770      	bx	lr

08005766 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8005766:	b580      	push	{r7, lr}
 8005768:	b084      	sub	sp, #16
 800576a:	af00      	add	r7, sp, #0
 800576c:	6078      	str	r0, [r7, #4]
 800576e:	460b      	mov	r3, r1
 8005770:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8005772:	2302      	movs	r3, #2
 8005774:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800577c:	2b00      	cmp	r3, #0
 800577e:	d00c      	beq.n	800579a <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	78fa      	ldrb	r2, [r7, #3]
 800578a:	4611      	mov	r1, r2
 800578c:	6878      	ldr	r0, [r7, #4]
 800578e:	4798      	blx	r3
 8005790:	4603      	mov	r3, r0
 8005792:	2b00      	cmp	r3, #0
 8005794:	d101      	bne.n	800579a <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 8005796:	2300      	movs	r3, #0
 8005798:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 800579a:	7bfb      	ldrb	r3, [r7, #15]
}
 800579c:	4618      	mov	r0, r3
 800579e:	3710      	adds	r7, #16
 80057a0:	46bd      	mov	sp, r7
 80057a2:	bd80      	pop	{r7, pc}

080057a4 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 80057a4:	b580      	push	{r7, lr}
 80057a6:	b082      	sub	sp, #8
 80057a8:	af00      	add	r7, sp, #0
 80057aa:	6078      	str	r0, [r7, #4]
 80057ac:	460b      	mov	r3, r1
 80057ae:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80057b6:	685b      	ldr	r3, [r3, #4]
 80057b8:	78fa      	ldrb	r2, [r7, #3]
 80057ba:	4611      	mov	r1, r2
 80057bc:	6878      	ldr	r0, [r7, #4]
 80057be:	4798      	blx	r3

  return USBD_OK;
 80057c0:	2300      	movs	r3, #0
}
 80057c2:	4618      	mov	r0, r3
 80057c4:	3708      	adds	r7, #8
 80057c6:	46bd      	mov	sp, r7
 80057c8:	bd80      	pop	{r7, pc}

080057ca <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80057ca:	b580      	push	{r7, lr}
 80057cc:	b082      	sub	sp, #8
 80057ce:	af00      	add	r7, sp, #0
 80057d0:	6078      	str	r0, [r7, #4]
 80057d2:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 80057da:	6839      	ldr	r1, [r7, #0]
 80057dc:	4618      	mov	r0, r3
 80057de:	f000 fecb 	bl	8006578 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	2201      	movs	r2, #1
 80057e6:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 80057f0:	461a      	mov	r2, r3
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80057fe:	f003 031f 	and.w	r3, r3, #31
 8005802:	2b01      	cmp	r3, #1
 8005804:	d00c      	beq.n	8005820 <USBD_LL_SetupStage+0x56>
 8005806:	2b01      	cmp	r3, #1
 8005808:	d302      	bcc.n	8005810 <USBD_LL_SetupStage+0x46>
 800580a:	2b02      	cmp	r3, #2
 800580c:	d010      	beq.n	8005830 <USBD_LL_SetupStage+0x66>
 800580e:	e017      	b.n	8005840 <USBD_LL_SetupStage+0x76>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8005816:	4619      	mov	r1, r3
 8005818:	6878      	ldr	r0, [r7, #4]
 800581a:	f000 f9cb 	bl	8005bb4 <USBD_StdDevReq>
      break;
 800581e:	e01a      	b.n	8005856 <USBD_LL_SetupStage+0x8c>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8005826:	4619      	mov	r1, r3
 8005828:	6878      	ldr	r0, [r7, #4]
 800582a:	f000 fa2d 	bl	8005c88 <USBD_StdItfReq>
      break;
 800582e:	e012      	b.n	8005856 <USBD_LL_SetupStage+0x8c>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8005836:	4619      	mov	r1, r3
 8005838:	6878      	ldr	r0, [r7, #4]
 800583a:	f000 fa6b 	bl	8005d14 <USBD_StdEPReq>
      break;
 800583e:	e00a      	b.n	8005856 <USBD_LL_SetupStage+0x8c>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8005846:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800584a:	b2db      	uxtb	r3, r3
 800584c:	4619      	mov	r1, r3
 800584e:	6878      	ldr	r0, [r7, #4]
 8005850:	f001 fb36 	bl	8006ec0 <USBD_LL_StallEP>
      break;
 8005854:	bf00      	nop
  }

  return USBD_OK;
 8005856:	2300      	movs	r3, #0
}
 8005858:	4618      	mov	r0, r3
 800585a:	3708      	adds	r7, #8
 800585c:	46bd      	mov	sp, r7
 800585e:	bd80      	pop	{r7, pc}

08005860 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8005860:	b580      	push	{r7, lr}
 8005862:	b086      	sub	sp, #24
 8005864:	af00      	add	r7, sp, #0
 8005866:	60f8      	str	r0, [r7, #12]
 8005868:	460b      	mov	r3, r1
 800586a:	607a      	str	r2, [r7, #4]
 800586c:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800586e:	7afb      	ldrb	r3, [r7, #11]
 8005870:	2b00      	cmp	r3, #0
 8005872:	d14b      	bne.n	800590c <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800587a:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8005882:	2b03      	cmp	r3, #3
 8005884:	d134      	bne.n	80058f0 <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 8005886:	697b      	ldr	r3, [r7, #20]
 8005888:	68da      	ldr	r2, [r3, #12]
 800588a:	697b      	ldr	r3, [r7, #20]
 800588c:	691b      	ldr	r3, [r3, #16]
 800588e:	429a      	cmp	r2, r3
 8005890:	d919      	bls.n	80058c6 <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 8005892:	697b      	ldr	r3, [r7, #20]
 8005894:	68da      	ldr	r2, [r3, #12]
 8005896:	697b      	ldr	r3, [r7, #20]
 8005898:	691b      	ldr	r3, [r3, #16]
 800589a:	1ad2      	subs	r2, r2, r3
 800589c:	697b      	ldr	r3, [r7, #20]
 800589e:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 80058a0:	697b      	ldr	r3, [r7, #20]
 80058a2:	68da      	ldr	r2, [r3, #12]
 80058a4:	697b      	ldr	r3, [r7, #20]
 80058a6:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 80058a8:	429a      	cmp	r2, r3
 80058aa:	d203      	bcs.n	80058b4 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 80058ac:	697b      	ldr	r3, [r7, #20]
 80058ae:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 80058b0:	b29b      	uxth	r3, r3
 80058b2:	e002      	b.n	80058ba <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 80058b4:	697b      	ldr	r3, [r7, #20]
 80058b6:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 80058b8:	b29b      	uxth	r3, r3
 80058ba:	461a      	mov	r2, r3
 80058bc:	6879      	ldr	r1, [r7, #4]
 80058be:	68f8      	ldr	r0, [r7, #12]
 80058c0:	f000 ff4c 	bl	800675c <USBD_CtlContinueRx>
 80058c4:	e038      	b.n	8005938 <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80058cc:	691b      	ldr	r3, [r3, #16]
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d00a      	beq.n	80058e8 <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 80058d8:	2b03      	cmp	r3, #3
 80058da:	d105      	bne.n	80058e8 <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80058e2:	691b      	ldr	r3, [r3, #16]
 80058e4:	68f8      	ldr	r0, [r7, #12]
 80058e6:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 80058e8:	68f8      	ldr	r0, [r7, #12]
 80058ea:	f000 ff49 	bl	8006780 <USBD_CtlSendStatus>
 80058ee:	e023      	b.n	8005938 <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80058f6:	2b05      	cmp	r3, #5
 80058f8:	d11e      	bne.n	8005938 <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	2200      	movs	r2, #0
 80058fe:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 8005902:	2100      	movs	r1, #0
 8005904:	68f8      	ldr	r0, [r7, #12]
 8005906:	f001 fadb 	bl	8006ec0 <USBD_LL_StallEP>
 800590a:	e015      	b.n	8005938 <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005912:	699b      	ldr	r3, [r3, #24]
 8005914:	2b00      	cmp	r3, #0
 8005916:	d00d      	beq.n	8005934 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 800591e:	2b03      	cmp	r3, #3
 8005920:	d108      	bne.n	8005934 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005928:	699b      	ldr	r3, [r3, #24]
 800592a:	7afa      	ldrb	r2, [r7, #11]
 800592c:	4611      	mov	r1, r2
 800592e:	68f8      	ldr	r0, [r7, #12]
 8005930:	4798      	blx	r3
 8005932:	e001      	b.n	8005938 <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8005934:	2302      	movs	r3, #2
 8005936:	e000      	b.n	800593a <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 8005938:	2300      	movs	r3, #0
}
 800593a:	4618      	mov	r0, r3
 800593c:	3718      	adds	r7, #24
 800593e:	46bd      	mov	sp, r7
 8005940:	bd80      	pop	{r7, pc}

08005942 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8005942:	b580      	push	{r7, lr}
 8005944:	b086      	sub	sp, #24
 8005946:	af00      	add	r7, sp, #0
 8005948:	60f8      	str	r0, [r7, #12]
 800594a:	460b      	mov	r3, r1
 800594c:	607a      	str	r2, [r7, #4]
 800594e:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8005950:	7afb      	ldrb	r3, [r7, #11]
 8005952:	2b00      	cmp	r3, #0
 8005954:	d17f      	bne.n	8005a56 <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	3314      	adds	r3, #20
 800595a:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8005962:	2b02      	cmp	r3, #2
 8005964:	d15c      	bne.n	8005a20 <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 8005966:	697b      	ldr	r3, [r7, #20]
 8005968:	68da      	ldr	r2, [r3, #12]
 800596a:	697b      	ldr	r3, [r7, #20]
 800596c:	691b      	ldr	r3, [r3, #16]
 800596e:	429a      	cmp	r2, r3
 8005970:	d915      	bls.n	800599e <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 8005972:	697b      	ldr	r3, [r7, #20]
 8005974:	68da      	ldr	r2, [r3, #12]
 8005976:	697b      	ldr	r3, [r7, #20]
 8005978:	691b      	ldr	r3, [r3, #16]
 800597a:	1ad2      	subs	r2, r2, r3
 800597c:	697b      	ldr	r3, [r7, #20]
 800597e:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 8005980:	697b      	ldr	r3, [r7, #20]
 8005982:	68db      	ldr	r3, [r3, #12]
 8005984:	b29b      	uxth	r3, r3
 8005986:	461a      	mov	r2, r3
 8005988:	6879      	ldr	r1, [r7, #4]
 800598a:	68f8      	ldr	r0, [r7, #12]
 800598c:	f000 feb6 	bl	80066fc <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8005990:	2300      	movs	r3, #0
 8005992:	2200      	movs	r2, #0
 8005994:	2100      	movs	r1, #0
 8005996:	68f8      	ldr	r0, [r7, #12]
 8005998:	f001 fb37 	bl	800700a <USBD_LL_PrepareReceive>
 800599c:	e04e      	b.n	8005a3c <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800599e:	697b      	ldr	r3, [r7, #20]
 80059a0:	689b      	ldr	r3, [r3, #8]
 80059a2:	697a      	ldr	r2, [r7, #20]
 80059a4:	6912      	ldr	r2, [r2, #16]
 80059a6:	fbb3 f1f2 	udiv	r1, r3, r2
 80059aa:	fb02 f201 	mul.w	r2, r2, r1
 80059ae:	1a9b      	subs	r3, r3, r2
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d11c      	bne.n	80059ee <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 80059b4:	697b      	ldr	r3, [r7, #20]
 80059b6:	689a      	ldr	r2, [r3, #8]
 80059b8:	697b      	ldr	r3, [r7, #20]
 80059ba:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 80059bc:	429a      	cmp	r2, r3
 80059be:	d316      	bcc.n	80059ee <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 80059c0:	697b      	ldr	r3, [r7, #20]
 80059c2:	689a      	ldr	r2, [r3, #8]
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 80059ca:	429a      	cmp	r2, r3
 80059cc:	d20f      	bcs.n	80059ee <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 80059ce:	2200      	movs	r2, #0
 80059d0:	2100      	movs	r1, #0
 80059d2:	68f8      	ldr	r0, [r7, #12]
 80059d4:	f000 fe92 	bl	80066fc <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	2200      	movs	r2, #0
 80059dc:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80059e0:	2300      	movs	r3, #0
 80059e2:	2200      	movs	r2, #0
 80059e4:	2100      	movs	r1, #0
 80059e6:	68f8      	ldr	r0, [r7, #12]
 80059e8:	f001 fb0f 	bl	800700a <USBD_LL_PrepareReceive>
 80059ec:	e026      	b.n	8005a3c <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80059f4:	68db      	ldr	r3, [r3, #12]
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d00a      	beq.n	8005a10 <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8005a00:	2b03      	cmp	r3, #3
 8005a02:	d105      	bne.n	8005a10 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005a0a:	68db      	ldr	r3, [r3, #12]
 8005a0c:	68f8      	ldr	r0, [r7, #12]
 8005a0e:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 8005a10:	2180      	movs	r1, #128	; 0x80
 8005a12:	68f8      	ldr	r0, [r7, #12]
 8005a14:	f001 fa54 	bl	8006ec0 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 8005a18:	68f8      	ldr	r0, [r7, #12]
 8005a1a:	f000 fec4 	bl	80067a6 <USBD_CtlReceiveStatus>
 8005a1e:	e00d      	b.n	8005a3c <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8005a26:	2b04      	cmp	r3, #4
 8005a28:	d004      	beq.n	8005a34 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d103      	bne.n	8005a3c <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 8005a34:	2180      	movs	r1, #128	; 0x80
 8005a36:	68f8      	ldr	r0, [r7, #12]
 8005a38:	f001 fa42 	bl	8006ec0 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8005a42:	2b01      	cmp	r3, #1
 8005a44:	d11d      	bne.n	8005a82 <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 8005a46:	68f8      	ldr	r0, [r7, #12]
 8005a48:	f7ff fe83 	bl	8005752 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	2200      	movs	r2, #0
 8005a50:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8005a54:	e015      	b.n	8005a82 <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005a5c:	695b      	ldr	r3, [r3, #20]
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d00d      	beq.n	8005a7e <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 8005a68:	2b03      	cmp	r3, #3
 8005a6a:	d108      	bne.n	8005a7e <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005a72:	695b      	ldr	r3, [r3, #20]
 8005a74:	7afa      	ldrb	r2, [r7, #11]
 8005a76:	4611      	mov	r1, r2
 8005a78:	68f8      	ldr	r0, [r7, #12]
 8005a7a:	4798      	blx	r3
 8005a7c:	e001      	b.n	8005a82 <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8005a7e:	2302      	movs	r3, #2
 8005a80:	e000      	b.n	8005a84 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 8005a82:	2300      	movs	r3, #0
}
 8005a84:	4618      	mov	r0, r3
 8005a86:	3718      	adds	r7, #24
 8005a88:	46bd      	mov	sp, r7
 8005a8a:	bd80      	pop	{r7, pc}

08005a8c <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8005a8c:	b580      	push	{r7, lr}
 8005a8e:	b082      	sub	sp, #8
 8005a90:	af00      	add	r7, sp, #0
 8005a92:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8005a94:	2340      	movs	r3, #64	; 0x40
 8005a96:	2200      	movs	r2, #0
 8005a98:	2100      	movs	r1, #0
 8005a9a:	6878      	ldr	r0, [r7, #4]
 8005a9c:	f001 f9cb 	bl	8006e36 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	2201      	movs	r2, #1
 8005aa4:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	2240      	movs	r2, #64	; 0x40
 8005aac:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8005ab0:	2340      	movs	r3, #64	; 0x40
 8005ab2:	2200      	movs	r2, #0
 8005ab4:	2180      	movs	r1, #128	; 0x80
 8005ab6:	6878      	ldr	r0, [r7, #4]
 8005ab8:	f001 f9bd 	bl	8006e36 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	2201      	movs	r2, #1
 8005ac0:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	2240      	movs	r2, #64	; 0x40
 8005ac6:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	2201      	movs	r2, #1
 8005acc:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	2200      	movs	r2, #0
 8005ad4:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	2200      	movs	r2, #0
 8005adc:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	2200      	movs	r2, #0
 8005ae2:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData)
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d009      	beq.n	8005b04 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005af6:	685b      	ldr	r3, [r3, #4]
 8005af8:	687a      	ldr	r2, [r7, #4]
 8005afa:	6852      	ldr	r2, [r2, #4]
 8005afc:	b2d2      	uxtb	r2, r2
 8005afe:	4611      	mov	r1, r2
 8005b00:	6878      	ldr	r0, [r7, #4]
 8005b02:	4798      	blx	r3
  }

  return USBD_OK;
 8005b04:	2300      	movs	r3, #0
}
 8005b06:	4618      	mov	r0, r3
 8005b08:	3708      	adds	r7, #8
 8005b0a:	46bd      	mov	sp, r7
 8005b0c:	bd80      	pop	{r7, pc}

08005b0e <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8005b0e:	b480      	push	{r7}
 8005b10:	b083      	sub	sp, #12
 8005b12:	af00      	add	r7, sp, #0
 8005b14:	6078      	str	r0, [r7, #4]
 8005b16:	460b      	mov	r3, r1
 8005b18:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	78fa      	ldrb	r2, [r7, #3]
 8005b1e:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8005b20:	2300      	movs	r3, #0
}
 8005b22:	4618      	mov	r0, r3
 8005b24:	370c      	adds	r7, #12
 8005b26:	46bd      	mov	sp, r7
 8005b28:	bc80      	pop	{r7}
 8005b2a:	4770      	bx	lr

08005b2c <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8005b2c:	b480      	push	{r7}
 8005b2e:	b083      	sub	sp, #12
 8005b30:	af00      	add	r7, sp, #0
 8005b32:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	2204      	movs	r2, #4
 8005b44:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 8005b48:	2300      	movs	r3, #0
}
 8005b4a:	4618      	mov	r0, r3
 8005b4c:	370c      	adds	r7, #12
 8005b4e:	46bd      	mov	sp, r7
 8005b50:	bc80      	pop	{r7}
 8005b52:	4770      	bx	lr

08005b54 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8005b54:	b480      	push	{r7}
 8005b56:	b083      	sub	sp, #12
 8005b58:	af00      	add	r7, sp, #0
 8005b5a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005b62:	2b04      	cmp	r3, #4
 8005b64:	d105      	bne.n	8005b72 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8005b72:	2300      	movs	r3, #0
}
 8005b74:	4618      	mov	r0, r3
 8005b76:	370c      	adds	r7, #12
 8005b78:	46bd      	mov	sp, r7
 8005b7a:	bc80      	pop	{r7}
 8005b7c:	4770      	bx	lr

08005b7e <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8005b7e:	b580      	push	{r7, lr}
 8005b80:	b082      	sub	sp, #8
 8005b82:	af00      	add	r7, sp, #0
 8005b84:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005b8c:	2b03      	cmp	r3, #3
 8005b8e:	d10b      	bne.n	8005ba8 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005b96:	69db      	ldr	r3, [r3, #28]
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	d005      	beq.n	8005ba8 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005ba2:	69db      	ldr	r3, [r3, #28]
 8005ba4:	6878      	ldr	r0, [r7, #4]
 8005ba6:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8005ba8:	2300      	movs	r3, #0
}
 8005baa:	4618      	mov	r0, r3
 8005bac:	3708      	adds	r7, #8
 8005bae:	46bd      	mov	sp, r7
 8005bb0:	bd80      	pop	{r7, pc}
	...

08005bb4 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 8005bb4:	b580      	push	{r7, lr}
 8005bb6:	b084      	sub	sp, #16
 8005bb8:	af00      	add	r7, sp, #0
 8005bba:	6078      	str	r0, [r7, #4]
 8005bbc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8005bbe:	2300      	movs	r3, #0
 8005bc0:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8005bc2:	683b      	ldr	r3, [r7, #0]
 8005bc4:	781b      	ldrb	r3, [r3, #0]
 8005bc6:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8005bca:	2b20      	cmp	r3, #32
 8005bcc:	d004      	beq.n	8005bd8 <USBD_StdDevReq+0x24>
 8005bce:	2b40      	cmp	r3, #64	; 0x40
 8005bd0:	d002      	beq.n	8005bd8 <USBD_StdDevReq+0x24>
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d008      	beq.n	8005be8 <USBD_StdDevReq+0x34>
 8005bd6:	e04c      	b.n	8005c72 <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005bde:	689b      	ldr	r3, [r3, #8]
 8005be0:	6839      	ldr	r1, [r7, #0]
 8005be2:	6878      	ldr	r0, [r7, #4]
 8005be4:	4798      	blx	r3
      break;
 8005be6:	e049      	b.n	8005c7c <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8005be8:	683b      	ldr	r3, [r7, #0]
 8005bea:	785b      	ldrb	r3, [r3, #1]
 8005bec:	2b09      	cmp	r3, #9
 8005bee:	d83a      	bhi.n	8005c66 <USBD_StdDevReq+0xb2>
 8005bf0:	a201      	add	r2, pc, #4	; (adr r2, 8005bf8 <USBD_StdDevReq+0x44>)
 8005bf2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005bf6:	bf00      	nop
 8005bf8:	08005c49 	.word	0x08005c49
 8005bfc:	08005c5d 	.word	0x08005c5d
 8005c00:	08005c67 	.word	0x08005c67
 8005c04:	08005c53 	.word	0x08005c53
 8005c08:	08005c67 	.word	0x08005c67
 8005c0c:	08005c2b 	.word	0x08005c2b
 8005c10:	08005c21 	.word	0x08005c21
 8005c14:	08005c67 	.word	0x08005c67
 8005c18:	08005c3f 	.word	0x08005c3f
 8005c1c:	08005c35 	.word	0x08005c35
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8005c20:	6839      	ldr	r1, [r7, #0]
 8005c22:	6878      	ldr	r0, [r7, #4]
 8005c24:	f000 f9d4 	bl	8005fd0 <USBD_GetDescriptor>
          break;
 8005c28:	e022      	b.n	8005c70 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8005c2a:	6839      	ldr	r1, [r7, #0]
 8005c2c:	6878      	ldr	r0, [r7, #4]
 8005c2e:	f000 fb37 	bl	80062a0 <USBD_SetAddress>
          break;
 8005c32:	e01d      	b.n	8005c70 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 8005c34:	6839      	ldr	r1, [r7, #0]
 8005c36:	6878      	ldr	r0, [r7, #4]
 8005c38:	f000 fb74 	bl	8006324 <USBD_SetConfig>
          break;
 8005c3c:	e018      	b.n	8005c70 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8005c3e:	6839      	ldr	r1, [r7, #0]
 8005c40:	6878      	ldr	r0, [r7, #4]
 8005c42:	f000 fbfd 	bl	8006440 <USBD_GetConfig>
          break;
 8005c46:	e013      	b.n	8005c70 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8005c48:	6839      	ldr	r1, [r7, #0]
 8005c4a:	6878      	ldr	r0, [r7, #4]
 8005c4c:	f000 fc2c 	bl	80064a8 <USBD_GetStatus>
          break;
 8005c50:	e00e      	b.n	8005c70 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8005c52:	6839      	ldr	r1, [r7, #0]
 8005c54:	6878      	ldr	r0, [r7, #4]
 8005c56:	f000 fc5a 	bl	800650e <USBD_SetFeature>
          break;
 8005c5a:	e009      	b.n	8005c70 <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8005c5c:	6839      	ldr	r1, [r7, #0]
 8005c5e:	6878      	ldr	r0, [r7, #4]
 8005c60:	f000 fc69 	bl	8006536 <USBD_ClrFeature>
          break;
 8005c64:	e004      	b.n	8005c70 <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 8005c66:	6839      	ldr	r1, [r7, #0]
 8005c68:	6878      	ldr	r0, [r7, #4]
 8005c6a:	f000 fcc1 	bl	80065f0 <USBD_CtlError>
          break;
 8005c6e:	bf00      	nop
      }
      break;
 8005c70:	e004      	b.n	8005c7c <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 8005c72:	6839      	ldr	r1, [r7, #0]
 8005c74:	6878      	ldr	r0, [r7, #4]
 8005c76:	f000 fcbb 	bl	80065f0 <USBD_CtlError>
      break;
 8005c7a:	bf00      	nop
  }

  return ret;
 8005c7c:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c7e:	4618      	mov	r0, r3
 8005c80:	3710      	adds	r7, #16
 8005c82:	46bd      	mov	sp, r7
 8005c84:	bd80      	pop	{r7, pc}
 8005c86:	bf00      	nop

08005c88 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 8005c88:	b580      	push	{r7, lr}
 8005c8a:	b084      	sub	sp, #16
 8005c8c:	af00      	add	r7, sp, #0
 8005c8e:	6078      	str	r0, [r7, #4]
 8005c90:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8005c92:	2300      	movs	r3, #0
 8005c94:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8005c96:	683b      	ldr	r3, [r7, #0]
 8005c98:	781b      	ldrb	r3, [r3, #0]
 8005c9a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8005c9e:	2b20      	cmp	r3, #32
 8005ca0:	d003      	beq.n	8005caa <USBD_StdItfReq+0x22>
 8005ca2:	2b40      	cmp	r3, #64	; 0x40
 8005ca4:	d001      	beq.n	8005caa <USBD_StdItfReq+0x22>
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d12a      	bne.n	8005d00 <USBD_StdItfReq+0x78>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005cb0:	3b01      	subs	r3, #1
 8005cb2:	2b02      	cmp	r3, #2
 8005cb4:	d81d      	bhi.n	8005cf2 <USBD_StdItfReq+0x6a>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8005cb6:	683b      	ldr	r3, [r7, #0]
 8005cb8:	889b      	ldrh	r3, [r3, #4]
 8005cba:	b2db      	uxtb	r3, r3
 8005cbc:	2b01      	cmp	r3, #1
 8005cbe:	d813      	bhi.n	8005ce8 <USBD_StdItfReq+0x60>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005cc6:	689b      	ldr	r3, [r3, #8]
 8005cc8:	6839      	ldr	r1, [r7, #0]
 8005cca:	6878      	ldr	r0, [r7, #4]
 8005ccc:	4798      	blx	r3
 8005cce:	4603      	mov	r3, r0
 8005cd0:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8005cd2:	683b      	ldr	r3, [r7, #0]
 8005cd4:	88db      	ldrh	r3, [r3, #6]
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d110      	bne.n	8005cfc <USBD_StdItfReq+0x74>
 8005cda:	7bfb      	ldrb	r3, [r7, #15]
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d10d      	bne.n	8005cfc <USBD_StdItfReq+0x74>
            {
              USBD_CtlSendStatus(pdev);
 8005ce0:	6878      	ldr	r0, [r7, #4]
 8005ce2:	f000 fd4d 	bl	8006780 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8005ce6:	e009      	b.n	8005cfc <USBD_StdItfReq+0x74>
            USBD_CtlError(pdev, req);
 8005ce8:	6839      	ldr	r1, [r7, #0]
 8005cea:	6878      	ldr	r0, [r7, #4]
 8005cec:	f000 fc80 	bl	80065f0 <USBD_CtlError>
          break;
 8005cf0:	e004      	b.n	8005cfc <USBD_StdItfReq+0x74>

        default:
          USBD_CtlError(pdev, req);
 8005cf2:	6839      	ldr	r1, [r7, #0]
 8005cf4:	6878      	ldr	r0, [r7, #4]
 8005cf6:	f000 fc7b 	bl	80065f0 <USBD_CtlError>
          break;
 8005cfa:	e000      	b.n	8005cfe <USBD_StdItfReq+0x76>
          break;
 8005cfc:	bf00      	nop
      }
      break;
 8005cfe:	e004      	b.n	8005d0a <USBD_StdItfReq+0x82>

    default:
      USBD_CtlError(pdev, req);
 8005d00:	6839      	ldr	r1, [r7, #0]
 8005d02:	6878      	ldr	r0, [r7, #4]
 8005d04:	f000 fc74 	bl	80065f0 <USBD_CtlError>
      break;
 8005d08:	bf00      	nop
  }

  return USBD_OK;
 8005d0a:	2300      	movs	r3, #0
}
 8005d0c:	4618      	mov	r0, r3
 8005d0e:	3710      	adds	r7, #16
 8005d10:	46bd      	mov	sp, r7
 8005d12:	bd80      	pop	{r7, pc}

08005d14 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 8005d14:	b580      	push	{r7, lr}
 8005d16:	b084      	sub	sp, #16
 8005d18:	af00      	add	r7, sp, #0
 8005d1a:	6078      	str	r0, [r7, #4]
 8005d1c:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8005d1e:	2300      	movs	r3, #0
 8005d20:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 8005d22:	683b      	ldr	r3, [r7, #0]
 8005d24:	889b      	ldrh	r3, [r3, #4]
 8005d26:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8005d28:	683b      	ldr	r3, [r7, #0]
 8005d2a:	781b      	ldrb	r3, [r3, #0]
 8005d2c:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8005d30:	2b20      	cmp	r3, #32
 8005d32:	d004      	beq.n	8005d3e <USBD_StdEPReq+0x2a>
 8005d34:	2b40      	cmp	r3, #64	; 0x40
 8005d36:	d002      	beq.n	8005d3e <USBD_StdEPReq+0x2a>
 8005d38:	2b00      	cmp	r3, #0
 8005d3a:	d008      	beq.n	8005d4e <USBD_StdEPReq+0x3a>
 8005d3c:	e13d      	b.n	8005fba <USBD_StdEPReq+0x2a6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005d44:	689b      	ldr	r3, [r3, #8]
 8005d46:	6839      	ldr	r1, [r7, #0]
 8005d48:	6878      	ldr	r0, [r7, #4]
 8005d4a:	4798      	blx	r3
      break;
 8005d4c:	e13a      	b.n	8005fc4 <USBD_StdEPReq+0x2b0>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 8005d4e:	683b      	ldr	r3, [r7, #0]
 8005d50:	781b      	ldrb	r3, [r3, #0]
 8005d52:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8005d56:	2b20      	cmp	r3, #32
 8005d58:	d10a      	bne.n	8005d70 <USBD_StdEPReq+0x5c>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005d60:	689b      	ldr	r3, [r3, #8]
 8005d62:	6839      	ldr	r1, [r7, #0]
 8005d64:	6878      	ldr	r0, [r7, #4]
 8005d66:	4798      	blx	r3
 8005d68:	4603      	mov	r3, r0
 8005d6a:	73fb      	strb	r3, [r7, #15]

        return ret;
 8005d6c:	7bfb      	ldrb	r3, [r7, #15]
 8005d6e:	e12a      	b.n	8005fc6 <USBD_StdEPReq+0x2b2>
      }

      switch (req->bRequest)
 8005d70:	683b      	ldr	r3, [r7, #0]
 8005d72:	785b      	ldrb	r3, [r3, #1]
 8005d74:	2b01      	cmp	r3, #1
 8005d76:	d03e      	beq.n	8005df6 <USBD_StdEPReq+0xe2>
 8005d78:	2b03      	cmp	r3, #3
 8005d7a:	d002      	beq.n	8005d82 <USBD_StdEPReq+0x6e>
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d070      	beq.n	8005e62 <USBD_StdEPReq+0x14e>
 8005d80:	e115      	b.n	8005fae <USBD_StdEPReq+0x29a>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005d88:	2b02      	cmp	r3, #2
 8005d8a:	d002      	beq.n	8005d92 <USBD_StdEPReq+0x7e>
 8005d8c:	2b03      	cmp	r3, #3
 8005d8e:	d015      	beq.n	8005dbc <USBD_StdEPReq+0xa8>
 8005d90:	e02b      	b.n	8005dea <USBD_StdEPReq+0xd6>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8005d92:	7bbb      	ldrb	r3, [r7, #14]
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	d00c      	beq.n	8005db2 <USBD_StdEPReq+0x9e>
 8005d98:	7bbb      	ldrb	r3, [r7, #14]
 8005d9a:	2b80      	cmp	r3, #128	; 0x80
 8005d9c:	d009      	beq.n	8005db2 <USBD_StdEPReq+0x9e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8005d9e:	7bbb      	ldrb	r3, [r7, #14]
 8005da0:	4619      	mov	r1, r3
 8005da2:	6878      	ldr	r0, [r7, #4]
 8005da4:	f001 f88c 	bl	8006ec0 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8005da8:	2180      	movs	r1, #128	; 0x80
 8005daa:	6878      	ldr	r0, [r7, #4]
 8005dac:	f001 f888 	bl	8006ec0 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8005db0:	e020      	b.n	8005df4 <USBD_StdEPReq+0xe0>
                USBD_CtlError(pdev, req);
 8005db2:	6839      	ldr	r1, [r7, #0]
 8005db4:	6878      	ldr	r0, [r7, #4]
 8005db6:	f000 fc1b 	bl	80065f0 <USBD_CtlError>
              break;
 8005dba:	e01b      	b.n	8005df4 <USBD_StdEPReq+0xe0>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8005dbc:	683b      	ldr	r3, [r7, #0]
 8005dbe:	885b      	ldrh	r3, [r3, #2]
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	d10e      	bne.n	8005de2 <USBD_StdEPReq+0xce>
              {
                if ((ep_addr != 0x00U) &&
 8005dc4:	7bbb      	ldrb	r3, [r7, #14]
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d00b      	beq.n	8005de2 <USBD_StdEPReq+0xce>
 8005dca:	7bbb      	ldrb	r3, [r7, #14]
 8005dcc:	2b80      	cmp	r3, #128	; 0x80
 8005dce:	d008      	beq.n	8005de2 <USBD_StdEPReq+0xce>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8005dd0:	683b      	ldr	r3, [r7, #0]
 8005dd2:	88db      	ldrh	r3, [r3, #6]
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d104      	bne.n	8005de2 <USBD_StdEPReq+0xce>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 8005dd8:	7bbb      	ldrb	r3, [r7, #14]
 8005dda:	4619      	mov	r1, r3
 8005ddc:	6878      	ldr	r0, [r7, #4]
 8005dde:	f001 f86f 	bl	8006ec0 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 8005de2:	6878      	ldr	r0, [r7, #4]
 8005de4:	f000 fccc 	bl	8006780 <USBD_CtlSendStatus>

              break;
 8005de8:	e004      	b.n	8005df4 <USBD_StdEPReq+0xe0>

            default:
              USBD_CtlError(pdev, req);
 8005dea:	6839      	ldr	r1, [r7, #0]
 8005dec:	6878      	ldr	r0, [r7, #4]
 8005dee:	f000 fbff 	bl	80065f0 <USBD_CtlError>
              break;
 8005df2:	bf00      	nop
          }
          break;
 8005df4:	e0e0      	b.n	8005fb8 <USBD_StdEPReq+0x2a4>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005dfc:	2b02      	cmp	r3, #2
 8005dfe:	d002      	beq.n	8005e06 <USBD_StdEPReq+0xf2>
 8005e00:	2b03      	cmp	r3, #3
 8005e02:	d015      	beq.n	8005e30 <USBD_StdEPReq+0x11c>
 8005e04:	e026      	b.n	8005e54 <USBD_StdEPReq+0x140>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8005e06:	7bbb      	ldrb	r3, [r7, #14]
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d00c      	beq.n	8005e26 <USBD_StdEPReq+0x112>
 8005e0c:	7bbb      	ldrb	r3, [r7, #14]
 8005e0e:	2b80      	cmp	r3, #128	; 0x80
 8005e10:	d009      	beq.n	8005e26 <USBD_StdEPReq+0x112>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8005e12:	7bbb      	ldrb	r3, [r7, #14]
 8005e14:	4619      	mov	r1, r3
 8005e16:	6878      	ldr	r0, [r7, #4]
 8005e18:	f001 f852 	bl	8006ec0 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8005e1c:	2180      	movs	r1, #128	; 0x80
 8005e1e:	6878      	ldr	r0, [r7, #4]
 8005e20:	f001 f84e 	bl	8006ec0 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8005e24:	e01c      	b.n	8005e60 <USBD_StdEPReq+0x14c>
                USBD_CtlError(pdev, req);
 8005e26:	6839      	ldr	r1, [r7, #0]
 8005e28:	6878      	ldr	r0, [r7, #4]
 8005e2a:	f000 fbe1 	bl	80065f0 <USBD_CtlError>
              break;
 8005e2e:	e017      	b.n	8005e60 <USBD_StdEPReq+0x14c>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8005e30:	683b      	ldr	r3, [r7, #0]
 8005e32:	885b      	ldrh	r3, [r3, #2]
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	d112      	bne.n	8005e5e <USBD_StdEPReq+0x14a>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8005e38:	7bbb      	ldrb	r3, [r7, #14]
 8005e3a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d004      	beq.n	8005e4c <USBD_StdEPReq+0x138>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 8005e42:	7bbb      	ldrb	r3, [r7, #14]
 8005e44:	4619      	mov	r1, r3
 8005e46:	6878      	ldr	r0, [r7, #4]
 8005e48:	f001 f859 	bl	8006efe <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 8005e4c:	6878      	ldr	r0, [r7, #4]
 8005e4e:	f000 fc97 	bl	8006780 <USBD_CtlSendStatus>
              }
              break;
 8005e52:	e004      	b.n	8005e5e <USBD_StdEPReq+0x14a>

            default:
              USBD_CtlError(pdev, req);
 8005e54:	6839      	ldr	r1, [r7, #0]
 8005e56:	6878      	ldr	r0, [r7, #4]
 8005e58:	f000 fbca 	bl	80065f0 <USBD_CtlError>
              break;
 8005e5c:	e000      	b.n	8005e60 <USBD_StdEPReq+0x14c>
              break;
 8005e5e:	bf00      	nop
          }
          break;
 8005e60:	e0aa      	b.n	8005fb8 <USBD_StdEPReq+0x2a4>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005e68:	2b02      	cmp	r3, #2
 8005e6a:	d002      	beq.n	8005e72 <USBD_StdEPReq+0x15e>
 8005e6c:	2b03      	cmp	r3, #3
 8005e6e:	d032      	beq.n	8005ed6 <USBD_StdEPReq+0x1c2>
 8005e70:	e097      	b.n	8005fa2 <USBD_StdEPReq+0x28e>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8005e72:	7bbb      	ldrb	r3, [r7, #14]
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d007      	beq.n	8005e88 <USBD_StdEPReq+0x174>
 8005e78:	7bbb      	ldrb	r3, [r7, #14]
 8005e7a:	2b80      	cmp	r3, #128	; 0x80
 8005e7c:	d004      	beq.n	8005e88 <USBD_StdEPReq+0x174>
              {
                USBD_CtlError(pdev, req);
 8005e7e:	6839      	ldr	r1, [r7, #0]
 8005e80:	6878      	ldr	r0, [r7, #4]
 8005e82:	f000 fbb5 	bl	80065f0 <USBD_CtlError>
                break;
 8005e86:	e091      	b.n	8005fac <USBD_StdEPReq+0x298>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8005e88:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	da0b      	bge.n	8005ea8 <USBD_StdEPReq+0x194>
 8005e90:	7bbb      	ldrb	r3, [r7, #14]
 8005e92:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8005e96:	4613      	mov	r3, r2
 8005e98:	009b      	lsls	r3, r3, #2
 8005e9a:	4413      	add	r3, r2
 8005e9c:	009b      	lsls	r3, r3, #2
 8005e9e:	3310      	adds	r3, #16
 8005ea0:	687a      	ldr	r2, [r7, #4]
 8005ea2:	4413      	add	r3, r2
 8005ea4:	3304      	adds	r3, #4
 8005ea6:	e00b      	b.n	8005ec0 <USBD_StdEPReq+0x1ac>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8005ea8:	7bbb      	ldrb	r3, [r7, #14]
 8005eaa:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8005eae:	4613      	mov	r3, r2
 8005eb0:	009b      	lsls	r3, r3, #2
 8005eb2:	4413      	add	r3, r2
 8005eb4:	009b      	lsls	r3, r3, #2
 8005eb6:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8005eba:	687a      	ldr	r2, [r7, #4]
 8005ebc:	4413      	add	r3, r2
 8005ebe:	3304      	adds	r3, #4
 8005ec0:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8005ec2:	68bb      	ldr	r3, [r7, #8]
 8005ec4:	2200      	movs	r2, #0
 8005ec6:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8005ec8:	68bb      	ldr	r3, [r7, #8]
 8005eca:	2202      	movs	r2, #2
 8005ecc:	4619      	mov	r1, r3
 8005ece:	6878      	ldr	r0, [r7, #4]
 8005ed0:	f000 fbf8 	bl	80066c4 <USBD_CtlSendData>
              break;
 8005ed4:	e06a      	b.n	8005fac <USBD_StdEPReq+0x298>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8005ed6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	da11      	bge.n	8005f02 <USBD_StdEPReq+0x1ee>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8005ede:	7bbb      	ldrb	r3, [r7, #14]
 8005ee0:	f003 020f 	and.w	r2, r3, #15
 8005ee4:	6879      	ldr	r1, [r7, #4]
 8005ee6:	4613      	mov	r3, r2
 8005ee8:	009b      	lsls	r3, r3, #2
 8005eea:	4413      	add	r3, r2
 8005eec:	009b      	lsls	r3, r3, #2
 8005eee:	440b      	add	r3, r1
 8005ef0:	3318      	adds	r3, #24
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	d117      	bne.n	8005f28 <USBD_StdEPReq+0x214>
                {
                  USBD_CtlError(pdev, req);
 8005ef8:	6839      	ldr	r1, [r7, #0]
 8005efa:	6878      	ldr	r0, [r7, #4]
 8005efc:	f000 fb78 	bl	80065f0 <USBD_CtlError>
                  break;
 8005f00:	e054      	b.n	8005fac <USBD_StdEPReq+0x298>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8005f02:	7bbb      	ldrb	r3, [r7, #14]
 8005f04:	f003 020f 	and.w	r2, r3, #15
 8005f08:	6879      	ldr	r1, [r7, #4]
 8005f0a:	4613      	mov	r3, r2
 8005f0c:	009b      	lsls	r3, r3, #2
 8005f0e:	4413      	add	r3, r2
 8005f10:	009b      	lsls	r3, r3, #2
 8005f12:	440b      	add	r3, r1
 8005f14:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d104      	bne.n	8005f28 <USBD_StdEPReq+0x214>
                {
                  USBD_CtlError(pdev, req);
 8005f1e:	6839      	ldr	r1, [r7, #0]
 8005f20:	6878      	ldr	r0, [r7, #4]
 8005f22:	f000 fb65 	bl	80065f0 <USBD_CtlError>
                  break;
 8005f26:	e041      	b.n	8005fac <USBD_StdEPReq+0x298>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8005f28:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	da0b      	bge.n	8005f48 <USBD_StdEPReq+0x234>
 8005f30:	7bbb      	ldrb	r3, [r7, #14]
 8005f32:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8005f36:	4613      	mov	r3, r2
 8005f38:	009b      	lsls	r3, r3, #2
 8005f3a:	4413      	add	r3, r2
 8005f3c:	009b      	lsls	r3, r3, #2
 8005f3e:	3310      	adds	r3, #16
 8005f40:	687a      	ldr	r2, [r7, #4]
 8005f42:	4413      	add	r3, r2
 8005f44:	3304      	adds	r3, #4
 8005f46:	e00b      	b.n	8005f60 <USBD_StdEPReq+0x24c>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8005f48:	7bbb      	ldrb	r3, [r7, #14]
 8005f4a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8005f4e:	4613      	mov	r3, r2
 8005f50:	009b      	lsls	r3, r3, #2
 8005f52:	4413      	add	r3, r2
 8005f54:	009b      	lsls	r3, r3, #2
 8005f56:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8005f5a:	687a      	ldr	r2, [r7, #4]
 8005f5c:	4413      	add	r3, r2
 8005f5e:	3304      	adds	r3, #4
 8005f60:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8005f62:	7bbb      	ldrb	r3, [r7, #14]
 8005f64:	2b00      	cmp	r3, #0
 8005f66:	d002      	beq.n	8005f6e <USBD_StdEPReq+0x25a>
 8005f68:	7bbb      	ldrb	r3, [r7, #14]
 8005f6a:	2b80      	cmp	r3, #128	; 0x80
 8005f6c:	d103      	bne.n	8005f76 <USBD_StdEPReq+0x262>
              {
                pep->status = 0x0000U;
 8005f6e:	68bb      	ldr	r3, [r7, #8]
 8005f70:	2200      	movs	r2, #0
 8005f72:	601a      	str	r2, [r3, #0]
 8005f74:	e00e      	b.n	8005f94 <USBD_StdEPReq+0x280>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 8005f76:	7bbb      	ldrb	r3, [r7, #14]
 8005f78:	4619      	mov	r1, r3
 8005f7a:	6878      	ldr	r0, [r7, #4]
 8005f7c:	f000 ffde 	bl	8006f3c <USBD_LL_IsStallEP>
 8005f80:	4603      	mov	r3, r0
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d003      	beq.n	8005f8e <USBD_StdEPReq+0x27a>
              {
                pep->status = 0x0001U;
 8005f86:	68bb      	ldr	r3, [r7, #8]
 8005f88:	2201      	movs	r2, #1
 8005f8a:	601a      	str	r2, [r3, #0]
 8005f8c:	e002      	b.n	8005f94 <USBD_StdEPReq+0x280>
              }
              else
              {
                pep->status = 0x0000U;
 8005f8e:	68bb      	ldr	r3, [r7, #8]
 8005f90:	2200      	movs	r2, #0
 8005f92:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8005f94:	68bb      	ldr	r3, [r7, #8]
 8005f96:	2202      	movs	r2, #2
 8005f98:	4619      	mov	r1, r3
 8005f9a:	6878      	ldr	r0, [r7, #4]
 8005f9c:	f000 fb92 	bl	80066c4 <USBD_CtlSendData>
              break;
 8005fa0:	e004      	b.n	8005fac <USBD_StdEPReq+0x298>

            default:
              USBD_CtlError(pdev, req);
 8005fa2:	6839      	ldr	r1, [r7, #0]
 8005fa4:	6878      	ldr	r0, [r7, #4]
 8005fa6:	f000 fb23 	bl	80065f0 <USBD_CtlError>
              break;
 8005faa:	bf00      	nop
          }
          break;
 8005fac:	e004      	b.n	8005fb8 <USBD_StdEPReq+0x2a4>

        default:
          USBD_CtlError(pdev, req);
 8005fae:	6839      	ldr	r1, [r7, #0]
 8005fb0:	6878      	ldr	r0, [r7, #4]
 8005fb2:	f000 fb1d 	bl	80065f0 <USBD_CtlError>
          break;
 8005fb6:	bf00      	nop
      }
      break;
 8005fb8:	e004      	b.n	8005fc4 <USBD_StdEPReq+0x2b0>

    default:
      USBD_CtlError(pdev, req);
 8005fba:	6839      	ldr	r1, [r7, #0]
 8005fbc:	6878      	ldr	r0, [r7, #4]
 8005fbe:	f000 fb17 	bl	80065f0 <USBD_CtlError>
      break;
 8005fc2:	bf00      	nop
  }

  return ret;
 8005fc4:	7bfb      	ldrb	r3, [r7, #15]
}
 8005fc6:	4618      	mov	r0, r3
 8005fc8:	3710      	adds	r7, #16
 8005fca:	46bd      	mov	sp, r7
 8005fcc:	bd80      	pop	{r7, pc}
	...

08005fd0 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8005fd0:	b580      	push	{r7, lr}
 8005fd2:	b084      	sub	sp, #16
 8005fd4:	af00      	add	r7, sp, #0
 8005fd6:	6078      	str	r0, [r7, #4]
 8005fd8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8005fda:	2300      	movs	r3, #0
 8005fdc:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8005fde:	2300      	movs	r3, #0
 8005fe0:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8005fe2:	2300      	movs	r3, #0
 8005fe4:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8005fe6:	683b      	ldr	r3, [r7, #0]
 8005fe8:	885b      	ldrh	r3, [r3, #2]
 8005fea:	0a1b      	lsrs	r3, r3, #8
 8005fec:	b29b      	uxth	r3, r3
 8005fee:	3b01      	subs	r3, #1
 8005ff0:	2b06      	cmp	r3, #6
 8005ff2:	f200 8128 	bhi.w	8006246 <USBD_GetDescriptor+0x276>
 8005ff6:	a201      	add	r2, pc, #4	; (adr r2, 8005ffc <USBD_GetDescriptor+0x2c>)
 8005ff8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ffc:	08006019 	.word	0x08006019
 8006000:	08006031 	.word	0x08006031
 8006004:	08006071 	.word	0x08006071
 8006008:	08006247 	.word	0x08006247
 800600c:	08006247 	.word	0x08006247
 8006010:	080061e7 	.word	0x080061e7
 8006014:	08006213 	.word	0x08006213
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	687a      	ldr	r2, [r7, #4]
 8006022:	7c12      	ldrb	r2, [r2, #16]
 8006024:	f107 0108 	add.w	r1, r7, #8
 8006028:	4610      	mov	r0, r2
 800602a:	4798      	blx	r3
 800602c:	60f8      	str	r0, [r7, #12]
      break;
 800602e:	e112      	b.n	8006256 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	7c1b      	ldrb	r3, [r3, #16]
 8006034:	2b00      	cmp	r3, #0
 8006036:	d10d      	bne.n	8006054 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800603e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006040:	f107 0208 	add.w	r2, r7, #8
 8006044:	4610      	mov	r0, r2
 8006046:	4798      	blx	r3
 8006048:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	3301      	adds	r3, #1
 800604e:	2202      	movs	r2, #2
 8006050:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8006052:	e100      	b.n	8006256 <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800605a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800605c:	f107 0208 	add.w	r2, r7, #8
 8006060:	4610      	mov	r0, r2
 8006062:	4798      	blx	r3
 8006064:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	3301      	adds	r3, #1
 800606a:	2202      	movs	r2, #2
 800606c:	701a      	strb	r2, [r3, #0]
      break;
 800606e:	e0f2      	b.n	8006256 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8006070:	683b      	ldr	r3, [r7, #0]
 8006072:	885b      	ldrh	r3, [r3, #2]
 8006074:	b2db      	uxtb	r3, r3
 8006076:	2b05      	cmp	r3, #5
 8006078:	f200 80ac 	bhi.w	80061d4 <USBD_GetDescriptor+0x204>
 800607c:	a201      	add	r2, pc, #4	; (adr r2, 8006084 <USBD_GetDescriptor+0xb4>)
 800607e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006082:	bf00      	nop
 8006084:	0800609d 	.word	0x0800609d
 8006088:	080060d1 	.word	0x080060d1
 800608c:	08006105 	.word	0x08006105
 8006090:	08006139 	.word	0x08006139
 8006094:	0800616d 	.word	0x0800616d
 8006098:	080061a1 	.word	0x080061a1
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80060a2:	685b      	ldr	r3, [r3, #4]
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	d00b      	beq.n	80060c0 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80060ae:	685b      	ldr	r3, [r3, #4]
 80060b0:	687a      	ldr	r2, [r7, #4]
 80060b2:	7c12      	ldrb	r2, [r2, #16]
 80060b4:	f107 0108 	add.w	r1, r7, #8
 80060b8:	4610      	mov	r0, r2
 80060ba:	4798      	blx	r3
 80060bc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80060be:	e091      	b.n	80061e4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80060c0:	6839      	ldr	r1, [r7, #0]
 80060c2:	6878      	ldr	r0, [r7, #4]
 80060c4:	f000 fa94 	bl	80065f0 <USBD_CtlError>
            err++;
 80060c8:	7afb      	ldrb	r3, [r7, #11]
 80060ca:	3301      	adds	r3, #1
 80060cc:	72fb      	strb	r3, [r7, #11]
          break;
 80060ce:	e089      	b.n	80061e4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80060d6:	689b      	ldr	r3, [r3, #8]
 80060d8:	2b00      	cmp	r3, #0
 80060da:	d00b      	beq.n	80060f4 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80060e2:	689b      	ldr	r3, [r3, #8]
 80060e4:	687a      	ldr	r2, [r7, #4]
 80060e6:	7c12      	ldrb	r2, [r2, #16]
 80060e8:	f107 0108 	add.w	r1, r7, #8
 80060ec:	4610      	mov	r0, r2
 80060ee:	4798      	blx	r3
 80060f0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80060f2:	e077      	b.n	80061e4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80060f4:	6839      	ldr	r1, [r7, #0]
 80060f6:	6878      	ldr	r0, [r7, #4]
 80060f8:	f000 fa7a 	bl	80065f0 <USBD_CtlError>
            err++;
 80060fc:	7afb      	ldrb	r3, [r7, #11]
 80060fe:	3301      	adds	r3, #1
 8006100:	72fb      	strb	r3, [r7, #11]
          break;
 8006102:	e06f      	b.n	80061e4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800610a:	68db      	ldr	r3, [r3, #12]
 800610c:	2b00      	cmp	r3, #0
 800610e:	d00b      	beq.n	8006128 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8006116:	68db      	ldr	r3, [r3, #12]
 8006118:	687a      	ldr	r2, [r7, #4]
 800611a:	7c12      	ldrb	r2, [r2, #16]
 800611c:	f107 0108 	add.w	r1, r7, #8
 8006120:	4610      	mov	r0, r2
 8006122:	4798      	blx	r3
 8006124:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006126:	e05d      	b.n	80061e4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006128:	6839      	ldr	r1, [r7, #0]
 800612a:	6878      	ldr	r0, [r7, #4]
 800612c:	f000 fa60 	bl	80065f0 <USBD_CtlError>
            err++;
 8006130:	7afb      	ldrb	r3, [r7, #11]
 8006132:	3301      	adds	r3, #1
 8006134:	72fb      	strb	r3, [r7, #11]
          break;
 8006136:	e055      	b.n	80061e4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800613e:	691b      	ldr	r3, [r3, #16]
 8006140:	2b00      	cmp	r3, #0
 8006142:	d00b      	beq.n	800615c <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800614a:	691b      	ldr	r3, [r3, #16]
 800614c:	687a      	ldr	r2, [r7, #4]
 800614e:	7c12      	ldrb	r2, [r2, #16]
 8006150:	f107 0108 	add.w	r1, r7, #8
 8006154:	4610      	mov	r0, r2
 8006156:	4798      	blx	r3
 8006158:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800615a:	e043      	b.n	80061e4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800615c:	6839      	ldr	r1, [r7, #0]
 800615e:	6878      	ldr	r0, [r7, #4]
 8006160:	f000 fa46 	bl	80065f0 <USBD_CtlError>
            err++;
 8006164:	7afb      	ldrb	r3, [r7, #11]
 8006166:	3301      	adds	r3, #1
 8006168:	72fb      	strb	r3, [r7, #11]
          break;
 800616a:	e03b      	b.n	80061e4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8006172:	695b      	ldr	r3, [r3, #20]
 8006174:	2b00      	cmp	r3, #0
 8006176:	d00b      	beq.n	8006190 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800617e:	695b      	ldr	r3, [r3, #20]
 8006180:	687a      	ldr	r2, [r7, #4]
 8006182:	7c12      	ldrb	r2, [r2, #16]
 8006184:	f107 0108 	add.w	r1, r7, #8
 8006188:	4610      	mov	r0, r2
 800618a:	4798      	blx	r3
 800618c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800618e:	e029      	b.n	80061e4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006190:	6839      	ldr	r1, [r7, #0]
 8006192:	6878      	ldr	r0, [r7, #4]
 8006194:	f000 fa2c 	bl	80065f0 <USBD_CtlError>
            err++;
 8006198:	7afb      	ldrb	r3, [r7, #11]
 800619a:	3301      	adds	r3, #1
 800619c:	72fb      	strb	r3, [r7, #11]
          break;
 800619e:	e021      	b.n	80061e4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80061a6:	699b      	ldr	r3, [r3, #24]
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d00b      	beq.n	80061c4 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80061b2:	699b      	ldr	r3, [r3, #24]
 80061b4:	687a      	ldr	r2, [r7, #4]
 80061b6:	7c12      	ldrb	r2, [r2, #16]
 80061b8:	f107 0108 	add.w	r1, r7, #8
 80061bc:	4610      	mov	r0, r2
 80061be:	4798      	blx	r3
 80061c0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80061c2:	e00f      	b.n	80061e4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80061c4:	6839      	ldr	r1, [r7, #0]
 80061c6:	6878      	ldr	r0, [r7, #4]
 80061c8:	f000 fa12 	bl	80065f0 <USBD_CtlError>
            err++;
 80061cc:	7afb      	ldrb	r3, [r7, #11]
 80061ce:	3301      	adds	r3, #1
 80061d0:	72fb      	strb	r3, [r7, #11]
          break;
 80061d2:	e007      	b.n	80061e4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 80061d4:	6839      	ldr	r1, [r7, #0]
 80061d6:	6878      	ldr	r0, [r7, #4]
 80061d8:	f000 fa0a 	bl	80065f0 <USBD_CtlError>
          err++;
 80061dc:	7afb      	ldrb	r3, [r7, #11]
 80061de:	3301      	adds	r3, #1
 80061e0:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 80061e2:	e038      	b.n	8006256 <USBD_GetDescriptor+0x286>
 80061e4:	e037      	b.n	8006256 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	7c1b      	ldrb	r3, [r3, #16]
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d109      	bne.n	8006202 <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80061f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80061f6:	f107 0208 	add.w	r2, r7, #8
 80061fa:	4610      	mov	r0, r2
 80061fc:	4798      	blx	r3
 80061fe:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8006200:	e029      	b.n	8006256 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8006202:	6839      	ldr	r1, [r7, #0]
 8006204:	6878      	ldr	r0, [r7, #4]
 8006206:	f000 f9f3 	bl	80065f0 <USBD_CtlError>
        err++;
 800620a:	7afb      	ldrb	r3, [r7, #11]
 800620c:	3301      	adds	r3, #1
 800620e:	72fb      	strb	r3, [r7, #11]
      break;
 8006210:	e021      	b.n	8006256 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	7c1b      	ldrb	r3, [r3, #16]
 8006216:	2b00      	cmp	r3, #0
 8006218:	d10d      	bne.n	8006236 <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006220:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006222:	f107 0208 	add.w	r2, r7, #8
 8006226:	4610      	mov	r0, r2
 8006228:	4798      	blx	r3
 800622a:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	3301      	adds	r3, #1
 8006230:	2207      	movs	r2, #7
 8006232:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8006234:	e00f      	b.n	8006256 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8006236:	6839      	ldr	r1, [r7, #0]
 8006238:	6878      	ldr	r0, [r7, #4]
 800623a:	f000 f9d9 	bl	80065f0 <USBD_CtlError>
        err++;
 800623e:	7afb      	ldrb	r3, [r7, #11]
 8006240:	3301      	adds	r3, #1
 8006242:	72fb      	strb	r3, [r7, #11]
      break;
 8006244:	e007      	b.n	8006256 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8006246:	6839      	ldr	r1, [r7, #0]
 8006248:	6878      	ldr	r0, [r7, #4]
 800624a:	f000 f9d1 	bl	80065f0 <USBD_CtlError>
      err++;
 800624e:	7afb      	ldrb	r3, [r7, #11]
 8006250:	3301      	adds	r3, #1
 8006252:	72fb      	strb	r3, [r7, #11]
      break;
 8006254:	bf00      	nop
  }

  if (err != 0U)
 8006256:	7afb      	ldrb	r3, [r7, #11]
 8006258:	2b00      	cmp	r3, #0
 800625a:	d11c      	bne.n	8006296 <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 800625c:	893b      	ldrh	r3, [r7, #8]
 800625e:	2b00      	cmp	r3, #0
 8006260:	d011      	beq.n	8006286 <USBD_GetDescriptor+0x2b6>
 8006262:	683b      	ldr	r3, [r7, #0]
 8006264:	88db      	ldrh	r3, [r3, #6]
 8006266:	2b00      	cmp	r3, #0
 8006268:	d00d      	beq.n	8006286 <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 800626a:	683b      	ldr	r3, [r7, #0]
 800626c:	88da      	ldrh	r2, [r3, #6]
 800626e:	893b      	ldrh	r3, [r7, #8]
 8006270:	4293      	cmp	r3, r2
 8006272:	bf28      	it	cs
 8006274:	4613      	movcs	r3, r2
 8006276:	b29b      	uxth	r3, r3
 8006278:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800627a:	893b      	ldrh	r3, [r7, #8]
 800627c:	461a      	mov	r2, r3
 800627e:	68f9      	ldr	r1, [r7, #12]
 8006280:	6878      	ldr	r0, [r7, #4]
 8006282:	f000 fa1f 	bl	80066c4 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 8006286:	683b      	ldr	r3, [r7, #0]
 8006288:	88db      	ldrh	r3, [r3, #6]
 800628a:	2b00      	cmp	r3, #0
 800628c:	d104      	bne.n	8006298 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 800628e:	6878      	ldr	r0, [r7, #4]
 8006290:	f000 fa76 	bl	8006780 <USBD_CtlSendStatus>
 8006294:	e000      	b.n	8006298 <USBD_GetDescriptor+0x2c8>
    return;
 8006296:	bf00      	nop
    }
  }
}
 8006298:	3710      	adds	r7, #16
 800629a:	46bd      	mov	sp, r7
 800629c:	bd80      	pop	{r7, pc}
 800629e:	bf00      	nop

080062a0 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 80062a0:	b580      	push	{r7, lr}
 80062a2:	b084      	sub	sp, #16
 80062a4:	af00      	add	r7, sp, #0
 80062a6:	6078      	str	r0, [r7, #4]
 80062a8:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 80062aa:	683b      	ldr	r3, [r7, #0]
 80062ac:	889b      	ldrh	r3, [r3, #4]
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d130      	bne.n	8006314 <USBD_SetAddress+0x74>
 80062b2:	683b      	ldr	r3, [r7, #0]
 80062b4:	88db      	ldrh	r3, [r3, #6]
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d12c      	bne.n	8006314 <USBD_SetAddress+0x74>
 80062ba:	683b      	ldr	r3, [r7, #0]
 80062bc:	885b      	ldrh	r3, [r3, #2]
 80062be:	2b7f      	cmp	r3, #127	; 0x7f
 80062c0:	d828      	bhi.n	8006314 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 80062c2:	683b      	ldr	r3, [r7, #0]
 80062c4:	885b      	ldrh	r3, [r3, #2]
 80062c6:	b2db      	uxtb	r3, r3
 80062c8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80062cc:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80062d4:	2b03      	cmp	r3, #3
 80062d6:	d104      	bne.n	80062e2 <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 80062d8:	6839      	ldr	r1, [r7, #0]
 80062da:	6878      	ldr	r0, [r7, #4]
 80062dc:	f000 f988 	bl	80065f0 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80062e0:	e01c      	b.n	800631c <USBD_SetAddress+0x7c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	7bfa      	ldrb	r2, [r7, #15]
 80062e6:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 80062ea:	7bfb      	ldrb	r3, [r7, #15]
 80062ec:	4619      	mov	r1, r3
 80062ee:	6878      	ldr	r0, [r7, #4]
 80062f0:	f000 fe49 	bl	8006f86 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 80062f4:	6878      	ldr	r0, [r7, #4]
 80062f6:	f000 fa43 	bl	8006780 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 80062fa:	7bfb      	ldrb	r3, [r7, #15]
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d004      	beq.n	800630a <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	2202      	movs	r2, #2
 8006304:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006308:	e008      	b.n	800631c <USBD_SetAddress+0x7c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	2201      	movs	r2, #1
 800630e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006312:	e003      	b.n	800631c <USBD_SetAddress+0x7c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8006314:	6839      	ldr	r1, [r7, #0]
 8006316:	6878      	ldr	r0, [r7, #4]
 8006318:	f000 f96a 	bl	80065f0 <USBD_CtlError>
  }
}
 800631c:	bf00      	nop
 800631e:	3710      	adds	r7, #16
 8006320:	46bd      	mov	sp, r7
 8006322:	bd80      	pop	{r7, pc}

08006324 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006324:	b580      	push	{r7, lr}
 8006326:	b082      	sub	sp, #8
 8006328:	af00      	add	r7, sp, #0
 800632a:	6078      	str	r0, [r7, #4]
 800632c:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800632e:	683b      	ldr	r3, [r7, #0]
 8006330:	885b      	ldrh	r3, [r3, #2]
 8006332:	b2da      	uxtb	r2, r3
 8006334:	4b41      	ldr	r3, [pc, #260]	; (800643c <USBD_SetConfig+0x118>)
 8006336:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8006338:	4b40      	ldr	r3, [pc, #256]	; (800643c <USBD_SetConfig+0x118>)
 800633a:	781b      	ldrb	r3, [r3, #0]
 800633c:	2b01      	cmp	r3, #1
 800633e:	d904      	bls.n	800634a <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 8006340:	6839      	ldr	r1, [r7, #0]
 8006342:	6878      	ldr	r0, [r7, #4]
 8006344:	f000 f954 	bl	80065f0 <USBD_CtlError>
 8006348:	e075      	b.n	8006436 <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006350:	2b02      	cmp	r3, #2
 8006352:	d002      	beq.n	800635a <USBD_SetConfig+0x36>
 8006354:	2b03      	cmp	r3, #3
 8006356:	d023      	beq.n	80063a0 <USBD_SetConfig+0x7c>
 8006358:	e062      	b.n	8006420 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 800635a:	4b38      	ldr	r3, [pc, #224]	; (800643c <USBD_SetConfig+0x118>)
 800635c:	781b      	ldrb	r3, [r3, #0]
 800635e:	2b00      	cmp	r3, #0
 8006360:	d01a      	beq.n	8006398 <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 8006362:	4b36      	ldr	r3, [pc, #216]	; (800643c <USBD_SetConfig+0x118>)
 8006364:	781b      	ldrb	r3, [r3, #0]
 8006366:	461a      	mov	r2, r3
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	2203      	movs	r2, #3
 8006370:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8006374:	4b31      	ldr	r3, [pc, #196]	; (800643c <USBD_SetConfig+0x118>)
 8006376:	781b      	ldrb	r3, [r3, #0]
 8006378:	4619      	mov	r1, r3
 800637a:	6878      	ldr	r0, [r7, #4]
 800637c:	f7ff f9f3 	bl	8005766 <USBD_SetClassConfig>
 8006380:	4603      	mov	r3, r0
 8006382:	2b02      	cmp	r3, #2
 8006384:	d104      	bne.n	8006390 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 8006386:	6839      	ldr	r1, [r7, #0]
 8006388:	6878      	ldr	r0, [r7, #4]
 800638a:	f000 f931 	bl	80065f0 <USBD_CtlError>
            return;
 800638e:	e052      	b.n	8006436 <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 8006390:	6878      	ldr	r0, [r7, #4]
 8006392:	f000 f9f5 	bl	8006780 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8006396:	e04e      	b.n	8006436 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8006398:	6878      	ldr	r0, [r7, #4]
 800639a:	f000 f9f1 	bl	8006780 <USBD_CtlSendStatus>
        break;
 800639e:	e04a      	b.n	8006436 <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 80063a0:	4b26      	ldr	r3, [pc, #152]	; (800643c <USBD_SetConfig+0x118>)
 80063a2:	781b      	ldrb	r3, [r3, #0]
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d112      	bne.n	80063ce <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	2202      	movs	r2, #2
 80063ac:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 80063b0:	4b22      	ldr	r3, [pc, #136]	; (800643c <USBD_SetConfig+0x118>)
 80063b2:	781b      	ldrb	r3, [r3, #0]
 80063b4:	461a      	mov	r2, r3
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 80063ba:	4b20      	ldr	r3, [pc, #128]	; (800643c <USBD_SetConfig+0x118>)
 80063bc:	781b      	ldrb	r3, [r3, #0]
 80063be:	4619      	mov	r1, r3
 80063c0:	6878      	ldr	r0, [r7, #4]
 80063c2:	f7ff f9ef 	bl	80057a4 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 80063c6:	6878      	ldr	r0, [r7, #4]
 80063c8:	f000 f9da 	bl	8006780 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 80063cc:	e033      	b.n	8006436 <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 80063ce:	4b1b      	ldr	r3, [pc, #108]	; (800643c <USBD_SetConfig+0x118>)
 80063d0:	781b      	ldrb	r3, [r3, #0]
 80063d2:	461a      	mov	r2, r3
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	685b      	ldr	r3, [r3, #4]
 80063d8:	429a      	cmp	r2, r3
 80063da:	d01d      	beq.n	8006418 <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	685b      	ldr	r3, [r3, #4]
 80063e0:	b2db      	uxtb	r3, r3
 80063e2:	4619      	mov	r1, r3
 80063e4:	6878      	ldr	r0, [r7, #4]
 80063e6:	f7ff f9dd 	bl	80057a4 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 80063ea:	4b14      	ldr	r3, [pc, #80]	; (800643c <USBD_SetConfig+0x118>)
 80063ec:	781b      	ldrb	r3, [r3, #0]
 80063ee:	461a      	mov	r2, r3
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 80063f4:	4b11      	ldr	r3, [pc, #68]	; (800643c <USBD_SetConfig+0x118>)
 80063f6:	781b      	ldrb	r3, [r3, #0]
 80063f8:	4619      	mov	r1, r3
 80063fa:	6878      	ldr	r0, [r7, #4]
 80063fc:	f7ff f9b3 	bl	8005766 <USBD_SetClassConfig>
 8006400:	4603      	mov	r3, r0
 8006402:	2b02      	cmp	r3, #2
 8006404:	d104      	bne.n	8006410 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 8006406:	6839      	ldr	r1, [r7, #0]
 8006408:	6878      	ldr	r0, [r7, #4]
 800640a:	f000 f8f1 	bl	80065f0 <USBD_CtlError>
            return;
 800640e:	e012      	b.n	8006436 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8006410:	6878      	ldr	r0, [r7, #4]
 8006412:	f000 f9b5 	bl	8006780 <USBD_CtlSendStatus>
        break;
 8006416:	e00e      	b.n	8006436 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8006418:	6878      	ldr	r0, [r7, #4]
 800641a:	f000 f9b1 	bl	8006780 <USBD_CtlSendStatus>
        break;
 800641e:	e00a      	b.n	8006436 <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 8006420:	6839      	ldr	r1, [r7, #0]
 8006422:	6878      	ldr	r0, [r7, #4]
 8006424:	f000 f8e4 	bl	80065f0 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 8006428:	4b04      	ldr	r3, [pc, #16]	; (800643c <USBD_SetConfig+0x118>)
 800642a:	781b      	ldrb	r3, [r3, #0]
 800642c:	4619      	mov	r1, r3
 800642e:	6878      	ldr	r0, [r7, #4]
 8006430:	f7ff f9b8 	bl	80057a4 <USBD_ClrClassConfig>
        break;
 8006434:	bf00      	nop
    }
  }
}
 8006436:	3708      	adds	r7, #8
 8006438:	46bd      	mov	sp, r7
 800643a:	bd80      	pop	{r7, pc}
 800643c:	20000374 	.word	0x20000374

08006440 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006440:	b580      	push	{r7, lr}
 8006442:	b082      	sub	sp, #8
 8006444:	af00      	add	r7, sp, #0
 8006446:	6078      	str	r0, [r7, #4]
 8006448:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800644a:	683b      	ldr	r3, [r7, #0]
 800644c:	88db      	ldrh	r3, [r3, #6]
 800644e:	2b01      	cmp	r3, #1
 8006450:	d004      	beq.n	800645c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8006452:	6839      	ldr	r1, [r7, #0]
 8006454:	6878      	ldr	r0, [r7, #4]
 8006456:	f000 f8cb 	bl	80065f0 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800645a:	e021      	b.n	80064a0 <USBD_GetConfig+0x60>
    switch (pdev->dev_state)
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006462:	2b01      	cmp	r3, #1
 8006464:	db17      	blt.n	8006496 <USBD_GetConfig+0x56>
 8006466:	2b02      	cmp	r3, #2
 8006468:	dd02      	ble.n	8006470 <USBD_GetConfig+0x30>
 800646a:	2b03      	cmp	r3, #3
 800646c:	d00b      	beq.n	8006486 <USBD_GetConfig+0x46>
 800646e:	e012      	b.n	8006496 <USBD_GetConfig+0x56>
        pdev->dev_default_config = 0U;
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	2200      	movs	r2, #0
 8006474:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	3308      	adds	r3, #8
 800647a:	2201      	movs	r2, #1
 800647c:	4619      	mov	r1, r3
 800647e:	6878      	ldr	r0, [r7, #4]
 8006480:	f000 f920 	bl	80066c4 <USBD_CtlSendData>
        break;
 8006484:	e00c      	b.n	80064a0 <USBD_GetConfig+0x60>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	3304      	adds	r3, #4
 800648a:	2201      	movs	r2, #1
 800648c:	4619      	mov	r1, r3
 800648e:	6878      	ldr	r0, [r7, #4]
 8006490:	f000 f918 	bl	80066c4 <USBD_CtlSendData>
        break;
 8006494:	e004      	b.n	80064a0 <USBD_GetConfig+0x60>
        USBD_CtlError(pdev, req);
 8006496:	6839      	ldr	r1, [r7, #0]
 8006498:	6878      	ldr	r0, [r7, #4]
 800649a:	f000 f8a9 	bl	80065f0 <USBD_CtlError>
        break;
 800649e:	bf00      	nop
}
 80064a0:	bf00      	nop
 80064a2:	3708      	adds	r7, #8
 80064a4:	46bd      	mov	sp, r7
 80064a6:	bd80      	pop	{r7, pc}

080064a8 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80064a8:	b580      	push	{r7, lr}
 80064aa:	b082      	sub	sp, #8
 80064ac:	af00      	add	r7, sp, #0
 80064ae:	6078      	str	r0, [r7, #4]
 80064b0:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80064b8:	3b01      	subs	r3, #1
 80064ba:	2b02      	cmp	r3, #2
 80064bc:	d81e      	bhi.n	80064fc <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 80064be:	683b      	ldr	r3, [r7, #0]
 80064c0:	88db      	ldrh	r3, [r3, #6]
 80064c2:	2b02      	cmp	r3, #2
 80064c4:	d004      	beq.n	80064d0 <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 80064c6:	6839      	ldr	r1, [r7, #0]
 80064c8:	6878      	ldr	r0, [r7, #4]
 80064ca:	f000 f891 	bl	80065f0 <USBD_CtlError>
        break;
 80064ce:	e01a      	b.n	8006506 <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	2201      	movs	r2, #1
 80064d4:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 80064dc:	2b00      	cmp	r3, #0
 80064de:	d005      	beq.n	80064ec <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	68db      	ldr	r3, [r3, #12]
 80064e4:	f043 0202 	orr.w	r2, r3, #2
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	330c      	adds	r3, #12
 80064f0:	2202      	movs	r2, #2
 80064f2:	4619      	mov	r1, r3
 80064f4:	6878      	ldr	r0, [r7, #4]
 80064f6:	f000 f8e5 	bl	80066c4 <USBD_CtlSendData>
      break;
 80064fa:	e004      	b.n	8006506 <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 80064fc:	6839      	ldr	r1, [r7, #0]
 80064fe:	6878      	ldr	r0, [r7, #4]
 8006500:	f000 f876 	bl	80065f0 <USBD_CtlError>
      break;
 8006504:	bf00      	nop
  }
}
 8006506:	bf00      	nop
 8006508:	3708      	adds	r7, #8
 800650a:	46bd      	mov	sp, r7
 800650c:	bd80      	pop	{r7, pc}

0800650e <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800650e:	b580      	push	{r7, lr}
 8006510:	b082      	sub	sp, #8
 8006512:	af00      	add	r7, sp, #0
 8006514:	6078      	str	r0, [r7, #4]
 8006516:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8006518:	683b      	ldr	r3, [r7, #0]
 800651a:	885b      	ldrh	r3, [r3, #2]
 800651c:	2b01      	cmp	r3, #1
 800651e:	d106      	bne.n	800652e <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	2201      	movs	r2, #1
 8006524:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 8006528:	6878      	ldr	r0, [r7, #4]
 800652a:	f000 f929 	bl	8006780 <USBD_CtlSendStatus>
  }
}
 800652e:	bf00      	nop
 8006530:	3708      	adds	r7, #8
 8006532:	46bd      	mov	sp, r7
 8006534:	bd80      	pop	{r7, pc}

08006536 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8006536:	b580      	push	{r7, lr}
 8006538:	b082      	sub	sp, #8
 800653a:	af00      	add	r7, sp, #0
 800653c:	6078      	str	r0, [r7, #4]
 800653e:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006546:	3b01      	subs	r3, #1
 8006548:	2b02      	cmp	r3, #2
 800654a:	d80b      	bhi.n	8006564 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800654c:	683b      	ldr	r3, [r7, #0]
 800654e:	885b      	ldrh	r3, [r3, #2]
 8006550:	2b01      	cmp	r3, #1
 8006552:	d10c      	bne.n	800656e <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	2200      	movs	r2, #0
 8006558:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 800655c:	6878      	ldr	r0, [r7, #4]
 800655e:	f000 f90f 	bl	8006780 <USBD_CtlSendStatus>
      }
      break;
 8006562:	e004      	b.n	800656e <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 8006564:	6839      	ldr	r1, [r7, #0]
 8006566:	6878      	ldr	r0, [r7, #4]
 8006568:	f000 f842 	bl	80065f0 <USBD_CtlError>
      break;
 800656c:	e000      	b.n	8006570 <USBD_ClrFeature+0x3a>
      break;
 800656e:	bf00      	nop
  }
}
 8006570:	bf00      	nop
 8006572:	3708      	adds	r7, #8
 8006574:	46bd      	mov	sp, r7
 8006576:	bd80      	pop	{r7, pc}

08006578 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8006578:	b480      	push	{r7}
 800657a:	b083      	sub	sp, #12
 800657c:	af00      	add	r7, sp, #0
 800657e:	6078      	str	r0, [r7, #4]
 8006580:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 8006582:	683b      	ldr	r3, [r7, #0]
 8006584:	781a      	ldrb	r2, [r3, #0]
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 800658a:	683b      	ldr	r3, [r7, #0]
 800658c:	785a      	ldrb	r2, [r3, #1]
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 8006592:	683b      	ldr	r3, [r7, #0]
 8006594:	3302      	adds	r3, #2
 8006596:	781b      	ldrb	r3, [r3, #0]
 8006598:	b29a      	uxth	r2, r3
 800659a:	683b      	ldr	r3, [r7, #0]
 800659c:	3303      	adds	r3, #3
 800659e:	781b      	ldrb	r3, [r3, #0]
 80065a0:	b29b      	uxth	r3, r3
 80065a2:	021b      	lsls	r3, r3, #8
 80065a4:	b29b      	uxth	r3, r3
 80065a6:	4413      	add	r3, r2
 80065a8:	b29a      	uxth	r2, r3
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 80065ae:	683b      	ldr	r3, [r7, #0]
 80065b0:	3304      	adds	r3, #4
 80065b2:	781b      	ldrb	r3, [r3, #0]
 80065b4:	b29a      	uxth	r2, r3
 80065b6:	683b      	ldr	r3, [r7, #0]
 80065b8:	3305      	adds	r3, #5
 80065ba:	781b      	ldrb	r3, [r3, #0]
 80065bc:	b29b      	uxth	r3, r3
 80065be:	021b      	lsls	r3, r3, #8
 80065c0:	b29b      	uxth	r3, r3
 80065c2:	4413      	add	r3, r2
 80065c4:	b29a      	uxth	r2, r3
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 80065ca:	683b      	ldr	r3, [r7, #0]
 80065cc:	3306      	adds	r3, #6
 80065ce:	781b      	ldrb	r3, [r3, #0]
 80065d0:	b29a      	uxth	r2, r3
 80065d2:	683b      	ldr	r3, [r7, #0]
 80065d4:	3307      	adds	r3, #7
 80065d6:	781b      	ldrb	r3, [r3, #0]
 80065d8:	b29b      	uxth	r3, r3
 80065da:	021b      	lsls	r3, r3, #8
 80065dc:	b29b      	uxth	r3, r3
 80065de:	4413      	add	r3, r2
 80065e0:	b29a      	uxth	r2, r3
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	80da      	strh	r2, [r3, #6]

}
 80065e6:	bf00      	nop
 80065e8:	370c      	adds	r7, #12
 80065ea:	46bd      	mov	sp, r7
 80065ec:	bc80      	pop	{r7}
 80065ee:	4770      	bx	lr

080065f0 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 80065f0:	b580      	push	{r7, lr}
 80065f2:	b082      	sub	sp, #8
 80065f4:	af00      	add	r7, sp, #0
 80065f6:	6078      	str	r0, [r7, #4]
 80065f8:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 80065fa:	2180      	movs	r1, #128	; 0x80
 80065fc:	6878      	ldr	r0, [r7, #4]
 80065fe:	f000 fc5f 	bl	8006ec0 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 8006602:	2100      	movs	r1, #0
 8006604:	6878      	ldr	r0, [r7, #4]
 8006606:	f000 fc5b 	bl	8006ec0 <USBD_LL_StallEP>
}
 800660a:	bf00      	nop
 800660c:	3708      	adds	r7, #8
 800660e:	46bd      	mov	sp, r7
 8006610:	bd80      	pop	{r7, pc}

08006612 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8006612:	b580      	push	{r7, lr}
 8006614:	b086      	sub	sp, #24
 8006616:	af00      	add	r7, sp, #0
 8006618:	60f8      	str	r0, [r7, #12]
 800661a:	60b9      	str	r1, [r7, #8]
 800661c:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800661e:	2300      	movs	r3, #0
 8006620:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	2b00      	cmp	r3, #0
 8006626:	d032      	beq.n	800668e <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 8006628:	68f8      	ldr	r0, [r7, #12]
 800662a:	f000 f834 	bl	8006696 <USBD_GetLen>
 800662e:	4603      	mov	r3, r0
 8006630:	3301      	adds	r3, #1
 8006632:	b29b      	uxth	r3, r3
 8006634:	005b      	lsls	r3, r3, #1
 8006636:	b29a      	uxth	r2, r3
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 800663c:	7dfb      	ldrb	r3, [r7, #23]
 800663e:	1c5a      	adds	r2, r3, #1
 8006640:	75fa      	strb	r2, [r7, #23]
 8006642:	461a      	mov	r2, r3
 8006644:	68bb      	ldr	r3, [r7, #8]
 8006646:	4413      	add	r3, r2
 8006648:	687a      	ldr	r2, [r7, #4]
 800664a:	7812      	ldrb	r2, [r2, #0]
 800664c:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 800664e:	7dfb      	ldrb	r3, [r7, #23]
 8006650:	1c5a      	adds	r2, r3, #1
 8006652:	75fa      	strb	r2, [r7, #23]
 8006654:	461a      	mov	r2, r3
 8006656:	68bb      	ldr	r3, [r7, #8]
 8006658:	4413      	add	r3, r2
 800665a:	2203      	movs	r2, #3
 800665c:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 800665e:	e012      	b.n	8006686 <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	1c5a      	adds	r2, r3, #1
 8006664:	60fa      	str	r2, [r7, #12]
 8006666:	7dfa      	ldrb	r2, [r7, #23]
 8006668:	1c51      	adds	r1, r2, #1
 800666a:	75f9      	strb	r1, [r7, #23]
 800666c:	4611      	mov	r1, r2
 800666e:	68ba      	ldr	r2, [r7, #8]
 8006670:	440a      	add	r2, r1
 8006672:	781b      	ldrb	r3, [r3, #0]
 8006674:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 8006676:	7dfb      	ldrb	r3, [r7, #23]
 8006678:	1c5a      	adds	r2, r3, #1
 800667a:	75fa      	strb	r2, [r7, #23]
 800667c:	461a      	mov	r2, r3
 800667e:	68bb      	ldr	r3, [r7, #8]
 8006680:	4413      	add	r3, r2
 8006682:	2200      	movs	r2, #0
 8006684:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	781b      	ldrb	r3, [r3, #0]
 800668a:	2b00      	cmp	r3, #0
 800668c:	d1e8      	bne.n	8006660 <USBD_GetString+0x4e>
    }
  }
}
 800668e:	bf00      	nop
 8006690:	3718      	adds	r7, #24
 8006692:	46bd      	mov	sp, r7
 8006694:	bd80      	pop	{r7, pc}

08006696 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8006696:	b480      	push	{r7}
 8006698:	b085      	sub	sp, #20
 800669a:	af00      	add	r7, sp, #0
 800669c:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800669e:	2300      	movs	r3, #0
 80066a0:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 80066a2:	e005      	b.n	80066b0 <USBD_GetLen+0x1a>
  {
    len++;
 80066a4:	7bfb      	ldrb	r3, [r7, #15]
 80066a6:	3301      	adds	r3, #1
 80066a8:	73fb      	strb	r3, [r7, #15]
    buf++;
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	3301      	adds	r3, #1
 80066ae:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	781b      	ldrb	r3, [r3, #0]
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	d1f5      	bne.n	80066a4 <USBD_GetLen+0xe>
  }

  return len;
 80066b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80066ba:	4618      	mov	r0, r3
 80066bc:	3714      	adds	r7, #20
 80066be:	46bd      	mov	sp, r7
 80066c0:	bc80      	pop	{r7}
 80066c2:	4770      	bx	lr

080066c4 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 80066c4:	b580      	push	{r7, lr}
 80066c6:	b084      	sub	sp, #16
 80066c8:	af00      	add	r7, sp, #0
 80066ca:	60f8      	str	r0, [r7, #12]
 80066cc:	60b9      	str	r1, [r7, #8]
 80066ce:	4613      	mov	r3, r2
 80066d0:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	2202      	movs	r2, #2
 80066d6:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 80066da:	88fa      	ldrh	r2, [r7, #6]
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 80066e0:	88fa      	ldrh	r2, [r7, #6]
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80066e6:	88fb      	ldrh	r3, [r7, #6]
 80066e8:	68ba      	ldr	r2, [r7, #8]
 80066ea:	2100      	movs	r1, #0
 80066ec:	68f8      	ldr	r0, [r7, #12]
 80066ee:	f000 fc69 	bl	8006fc4 <USBD_LL_Transmit>

  return USBD_OK;
 80066f2:	2300      	movs	r3, #0
}
 80066f4:	4618      	mov	r0, r3
 80066f6:	3710      	adds	r7, #16
 80066f8:	46bd      	mov	sp, r7
 80066fa:	bd80      	pop	{r7, pc}

080066fc <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 80066fc:	b580      	push	{r7, lr}
 80066fe:	b084      	sub	sp, #16
 8006700:	af00      	add	r7, sp, #0
 8006702:	60f8      	str	r0, [r7, #12]
 8006704:	60b9      	str	r1, [r7, #8]
 8006706:	4613      	mov	r3, r2
 8006708:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800670a:	88fb      	ldrh	r3, [r7, #6]
 800670c:	68ba      	ldr	r2, [r7, #8]
 800670e:	2100      	movs	r1, #0
 8006710:	68f8      	ldr	r0, [r7, #12]
 8006712:	f000 fc57 	bl	8006fc4 <USBD_LL_Transmit>

  return USBD_OK;
 8006716:	2300      	movs	r3, #0
}
 8006718:	4618      	mov	r0, r3
 800671a:	3710      	adds	r7, #16
 800671c:	46bd      	mov	sp, r7
 800671e:	bd80      	pop	{r7, pc}

08006720 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 8006720:	b580      	push	{r7, lr}
 8006722:	b084      	sub	sp, #16
 8006724:	af00      	add	r7, sp, #0
 8006726:	60f8      	str	r0, [r7, #12]
 8006728:	60b9      	str	r1, [r7, #8]
 800672a:	4613      	mov	r3, r2
 800672c:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	2203      	movs	r2, #3
 8006732:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 8006736:	88fa      	ldrh	r2, [r7, #6]
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
  pdev->ep_out[0].rem_length   = len;
 800673e:	88fa      	ldrh	r2, [r7, #6]
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8006746:	88fb      	ldrh	r3, [r7, #6]
 8006748:	68ba      	ldr	r2, [r7, #8]
 800674a:	2100      	movs	r1, #0
 800674c:	68f8      	ldr	r0, [r7, #12]
 800674e:	f000 fc5c 	bl	800700a <USBD_LL_PrepareReceive>

  return USBD_OK;
 8006752:	2300      	movs	r3, #0
}
 8006754:	4618      	mov	r0, r3
 8006756:	3710      	adds	r7, #16
 8006758:	46bd      	mov	sp, r7
 800675a:	bd80      	pop	{r7, pc}

0800675c <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 800675c:	b580      	push	{r7, lr}
 800675e:	b084      	sub	sp, #16
 8006760:	af00      	add	r7, sp, #0
 8006762:	60f8      	str	r0, [r7, #12]
 8006764:	60b9      	str	r1, [r7, #8]
 8006766:	4613      	mov	r3, r2
 8006768:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800676a:	88fb      	ldrh	r3, [r7, #6]
 800676c:	68ba      	ldr	r2, [r7, #8]
 800676e:	2100      	movs	r1, #0
 8006770:	68f8      	ldr	r0, [r7, #12]
 8006772:	f000 fc4a 	bl	800700a <USBD_LL_PrepareReceive>

  return USBD_OK;
 8006776:	2300      	movs	r3, #0
}
 8006778:	4618      	mov	r0, r3
 800677a:	3710      	adds	r7, #16
 800677c:	46bd      	mov	sp, r7
 800677e:	bd80      	pop	{r7, pc}

08006780 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8006780:	b580      	push	{r7, lr}
 8006782:	b082      	sub	sp, #8
 8006784:	af00      	add	r7, sp, #0
 8006786:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	2204      	movs	r2, #4
 800678c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8006790:	2300      	movs	r3, #0
 8006792:	2200      	movs	r2, #0
 8006794:	2100      	movs	r1, #0
 8006796:	6878      	ldr	r0, [r7, #4]
 8006798:	f000 fc14 	bl	8006fc4 <USBD_LL_Transmit>

  return USBD_OK;
 800679c:	2300      	movs	r3, #0
}
 800679e:	4618      	mov	r0, r3
 80067a0:	3708      	adds	r7, #8
 80067a2:	46bd      	mov	sp, r7
 80067a4:	bd80      	pop	{r7, pc}

080067a6 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 80067a6:	b580      	push	{r7, lr}
 80067a8:	b082      	sub	sp, #8
 80067aa:	af00      	add	r7, sp, #0
 80067ac:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	2205      	movs	r2, #5
 80067b2:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80067b6:	2300      	movs	r3, #0
 80067b8:	2200      	movs	r2, #0
 80067ba:	2100      	movs	r1, #0
 80067bc:	6878      	ldr	r0, [r7, #4]
 80067be:	f000 fc24 	bl	800700a <USBD_LL_PrepareReceive>

  return USBD_OK;
 80067c2:	2300      	movs	r3, #0
}
 80067c4:	4618      	mov	r0, r3
 80067c6:	3708      	adds	r7, #8
 80067c8:	46bd      	mov	sp, r7
 80067ca:	bd80      	pop	{r7, pc}

080067cc <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 80067cc:	b580      	push	{r7, lr}
 80067ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PreTreatment */
  
  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 80067d0:	2200      	movs	r2, #0
 80067d2:	4912      	ldr	r1, [pc, #72]	; (800681c <MX_USB_DEVICE_Init+0x50>)
 80067d4:	4812      	ldr	r0, [pc, #72]	; (8006820 <MX_USB_DEVICE_Init+0x54>)
 80067d6:	f7fe ff6c 	bl	80056b2 <USBD_Init>
 80067da:	4603      	mov	r3, r0
 80067dc:	2b00      	cmp	r3, #0
 80067de:	d001      	beq.n	80067e4 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 80067e0:	f7fa f988 	bl	8000af4 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 80067e4:	490f      	ldr	r1, [pc, #60]	; (8006824 <MX_USB_DEVICE_Init+0x58>)
 80067e6:	480e      	ldr	r0, [pc, #56]	; (8006820 <MX_USB_DEVICE_Init+0x54>)
 80067e8:	f7fe ff8e 	bl	8005708 <USBD_RegisterClass>
 80067ec:	4603      	mov	r3, r0
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	d001      	beq.n	80067f6 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 80067f2:	f7fa f97f 	bl	8000af4 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 80067f6:	490c      	ldr	r1, [pc, #48]	; (8006828 <MX_USB_DEVICE_Init+0x5c>)
 80067f8:	4809      	ldr	r0, [pc, #36]	; (8006820 <MX_USB_DEVICE_Init+0x54>)
 80067fa:	f7fe febf 	bl	800557c <USBD_CDC_RegisterInterface>
 80067fe:	4603      	mov	r3, r0
 8006800:	2b00      	cmp	r3, #0
 8006802:	d001      	beq.n	8006808 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8006804:	f7fa f976 	bl	8000af4 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8006808:	4805      	ldr	r0, [pc, #20]	; (8006820 <MX_USB_DEVICE_Init+0x54>)
 800680a:	f7fe ff96 	bl	800573a <USBD_Start>
 800680e:	4603      	mov	r3, r0
 8006810:	2b00      	cmp	r3, #0
 8006812:	d001      	beq.n	8006818 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8006814:	f7fa f96e 	bl	8000af4 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8006818:	bf00      	nop
 800681a:	bd80      	pop	{r7, pc}
 800681c:	20000130 	.word	0x20000130
 8006820:	20000cf0 	.word	0x20000cf0
 8006824:	2000001c 	.word	0x2000001c
 8006828:	20000120 	.word	0x20000120

0800682c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800682c:	b580      	push	{r7, lr}
 800682e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8006830:	2200      	movs	r2, #0
 8006832:	4905      	ldr	r1, [pc, #20]	; (8006848 <CDC_Init_FS+0x1c>)
 8006834:	4805      	ldr	r0, [pc, #20]	; (800684c <CDC_Init_FS+0x20>)
 8006836:	f7fe feb7 	bl	80055a8 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800683a:	4905      	ldr	r1, [pc, #20]	; (8006850 <CDC_Init_FS+0x24>)
 800683c:	4803      	ldr	r0, [pc, #12]	; (800684c <CDC_Init_FS+0x20>)
 800683e:	f7fe fecc 	bl	80055da <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8006842:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8006844:	4618      	mov	r0, r3
 8006846:	bd80      	pop	{r7, pc}
 8006848:	2000139c 	.word	0x2000139c
 800684c:	20000cf0 	.word	0x20000cf0
 8006850:	20000fb4 	.word	0x20000fb4

08006854 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8006854:	b480      	push	{r7}
 8006856:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8006858:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800685a:	4618      	mov	r0, r3
 800685c:	46bd      	mov	sp, r7
 800685e:	bc80      	pop	{r7}
 8006860:	4770      	bx	lr
	...

08006864 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8006864:	b480      	push	{r7}
 8006866:	b083      	sub	sp, #12
 8006868:	af00      	add	r7, sp, #0
 800686a:	4603      	mov	r3, r0
 800686c:	6039      	str	r1, [r7, #0]
 800686e:	71fb      	strb	r3, [r7, #7]
 8006870:	4613      	mov	r3, r2
 8006872:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8006874:	79fb      	ldrb	r3, [r7, #7]
 8006876:	2b23      	cmp	r3, #35	; 0x23
 8006878:	d84a      	bhi.n	8006910 <CDC_Control_FS+0xac>
 800687a:	a201      	add	r2, pc, #4	; (adr r2, 8006880 <CDC_Control_FS+0x1c>)
 800687c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006880:	08006911 	.word	0x08006911
 8006884:	08006911 	.word	0x08006911
 8006888:	08006911 	.word	0x08006911
 800688c:	08006911 	.word	0x08006911
 8006890:	08006911 	.word	0x08006911
 8006894:	08006911 	.word	0x08006911
 8006898:	08006911 	.word	0x08006911
 800689c:	08006911 	.word	0x08006911
 80068a0:	08006911 	.word	0x08006911
 80068a4:	08006911 	.word	0x08006911
 80068a8:	08006911 	.word	0x08006911
 80068ac:	08006911 	.word	0x08006911
 80068b0:	08006911 	.word	0x08006911
 80068b4:	08006911 	.word	0x08006911
 80068b8:	08006911 	.word	0x08006911
 80068bc:	08006911 	.word	0x08006911
 80068c0:	08006911 	.word	0x08006911
 80068c4:	08006911 	.word	0x08006911
 80068c8:	08006911 	.word	0x08006911
 80068cc:	08006911 	.word	0x08006911
 80068d0:	08006911 	.word	0x08006911
 80068d4:	08006911 	.word	0x08006911
 80068d8:	08006911 	.word	0x08006911
 80068dc:	08006911 	.word	0x08006911
 80068e0:	08006911 	.word	0x08006911
 80068e4:	08006911 	.word	0x08006911
 80068e8:	08006911 	.word	0x08006911
 80068ec:	08006911 	.word	0x08006911
 80068f0:	08006911 	.word	0x08006911
 80068f4:	08006911 	.word	0x08006911
 80068f8:	08006911 	.word	0x08006911
 80068fc:	08006911 	.word	0x08006911
 8006900:	08006911 	.word	0x08006911
 8006904:	08006911 	.word	0x08006911
 8006908:	08006911 	.word	0x08006911
 800690c:	08006911 	.word	0x08006911
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8006910:	bf00      	nop
  }

  return (USBD_OK);
 8006912:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8006914:	4618      	mov	r0, r3
 8006916:	370c      	adds	r7, #12
 8006918:	46bd      	mov	sp, r7
 800691a:	bc80      	pop	{r7}
 800691c:	4770      	bx	lr
 800691e:	bf00      	nop

08006920 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8006920:	b580      	push	{r7, lr}
 8006922:	b088      	sub	sp, #32
 8006924:	af00      	add	r7, sp, #0
 8006926:	6078      	str	r0, [r7, #4]
 8006928:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
	char response[20];
	apiDoInstruction((char *)Buf, response);
 800692a:	f107 030c 	add.w	r3, r7, #12
 800692e:	4619      	mov	r1, r3
 8006930:	6878      	ldr	r0, [r7, #4]
 8006932:	f7f9 fc39 	bl	80001a8 <apiDoInstruction>
	CDC_Transmit_FS((uint8_t *)response, strlen(response));
 8006936:	f107 030c 	add.w	r3, r7, #12
 800693a:	4618      	mov	r0, r3
 800693c:	f7f9 fc06 	bl	800014c <strlen>
 8006940:	4603      	mov	r3, r0
 8006942:	b29a      	uxth	r2, r3
 8006944:	f107 030c 	add.w	r3, r7, #12
 8006948:	4611      	mov	r1, r2
 800694a:	4618      	mov	r0, r3
 800694c:	f000 f80e 	bl	800696c <CDC_Transmit_FS>

  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8006950:	6879      	ldr	r1, [r7, #4]
 8006952:	4805      	ldr	r0, [pc, #20]	; (8006968 <CDC_Receive_FS+0x48>)
 8006954:	f7fe fe41 	bl	80055da <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8006958:	4803      	ldr	r0, [pc, #12]	; (8006968 <CDC_Receive_FS+0x48>)
 800695a:	f7fe fe80 	bl	800565e <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800695e:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8006960:	4618      	mov	r0, r3
 8006962:	3720      	adds	r7, #32
 8006964:	46bd      	mov	sp, r7
 8006966:	bd80      	pop	{r7, pc}
 8006968:	20000cf0 	.word	0x20000cf0

0800696c <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800696c:	b580      	push	{r7, lr}
 800696e:	b084      	sub	sp, #16
 8006970:	af00      	add	r7, sp, #0
 8006972:	6078      	str	r0, [r7, #4]
 8006974:	460b      	mov	r3, r1
 8006976:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8006978:	2300      	movs	r3, #0
 800697a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */


  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800697c:	4b0d      	ldr	r3, [pc, #52]	; (80069b4 <CDC_Transmit_FS+0x48>)
 800697e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006982:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8006984:	68bb      	ldr	r3, [r7, #8]
 8006986:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800698a:	2b00      	cmp	r3, #0
 800698c:	d001      	beq.n	8006992 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800698e:	2301      	movs	r3, #1
 8006990:	e00b      	b.n	80069aa <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8006992:	887b      	ldrh	r3, [r7, #2]
 8006994:	461a      	mov	r2, r3
 8006996:	6879      	ldr	r1, [r7, #4]
 8006998:	4806      	ldr	r0, [pc, #24]	; (80069b4 <CDC_Transmit_FS+0x48>)
 800699a:	f7fe fe05 	bl	80055a8 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800699e:	4805      	ldr	r0, [pc, #20]	; (80069b4 <CDC_Transmit_FS+0x48>)
 80069a0:	f7fe fe2e 	bl	8005600 <USBD_CDC_TransmitPacket>
 80069a4:	4603      	mov	r3, r0
 80069a6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 80069a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80069aa:	4618      	mov	r0, r3
 80069ac:	3710      	adds	r7, #16
 80069ae:	46bd      	mov	sp, r7
 80069b0:	bd80      	pop	{r7, pc}
 80069b2:	bf00      	nop
 80069b4:	20000cf0 	.word	0x20000cf0

080069b8 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80069b8:	b480      	push	{r7}
 80069ba:	b083      	sub	sp, #12
 80069bc:	af00      	add	r7, sp, #0
 80069be:	4603      	mov	r3, r0
 80069c0:	6039      	str	r1, [r7, #0]
 80069c2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 80069c4:	683b      	ldr	r3, [r7, #0]
 80069c6:	2212      	movs	r2, #18
 80069c8:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 80069ca:	4b03      	ldr	r3, [pc, #12]	; (80069d8 <USBD_FS_DeviceDescriptor+0x20>)
}
 80069cc:	4618      	mov	r0, r3
 80069ce:	370c      	adds	r7, #12
 80069d0:	46bd      	mov	sp, r7
 80069d2:	bc80      	pop	{r7}
 80069d4:	4770      	bx	lr
 80069d6:	bf00      	nop
 80069d8:	2000014c 	.word	0x2000014c

080069dc <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80069dc:	b480      	push	{r7}
 80069de:	b083      	sub	sp, #12
 80069e0:	af00      	add	r7, sp, #0
 80069e2:	4603      	mov	r3, r0
 80069e4:	6039      	str	r1, [r7, #0]
 80069e6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 80069e8:	683b      	ldr	r3, [r7, #0]
 80069ea:	2204      	movs	r2, #4
 80069ec:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 80069ee:	4b03      	ldr	r3, [pc, #12]	; (80069fc <USBD_FS_LangIDStrDescriptor+0x20>)
}
 80069f0:	4618      	mov	r0, r3
 80069f2:	370c      	adds	r7, #12
 80069f4:	46bd      	mov	sp, r7
 80069f6:	bc80      	pop	{r7}
 80069f8:	4770      	bx	lr
 80069fa:	bf00      	nop
 80069fc:	20000160 	.word	0x20000160

08006a00 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8006a00:	b580      	push	{r7, lr}
 8006a02:	b082      	sub	sp, #8
 8006a04:	af00      	add	r7, sp, #0
 8006a06:	4603      	mov	r3, r0
 8006a08:	6039      	str	r1, [r7, #0]
 8006a0a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8006a0c:	79fb      	ldrb	r3, [r7, #7]
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	d105      	bne.n	8006a1e <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8006a12:	683a      	ldr	r2, [r7, #0]
 8006a14:	4907      	ldr	r1, [pc, #28]	; (8006a34 <USBD_FS_ProductStrDescriptor+0x34>)
 8006a16:	4808      	ldr	r0, [pc, #32]	; (8006a38 <USBD_FS_ProductStrDescriptor+0x38>)
 8006a18:	f7ff fdfb 	bl	8006612 <USBD_GetString>
 8006a1c:	e004      	b.n	8006a28 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8006a1e:	683a      	ldr	r2, [r7, #0]
 8006a20:	4904      	ldr	r1, [pc, #16]	; (8006a34 <USBD_FS_ProductStrDescriptor+0x34>)
 8006a22:	4805      	ldr	r0, [pc, #20]	; (8006a38 <USBD_FS_ProductStrDescriptor+0x38>)
 8006a24:	f7ff fdf5 	bl	8006612 <USBD_GetString>
  }
  return USBD_StrDesc;
 8006a28:	4b02      	ldr	r3, [pc, #8]	; (8006a34 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8006a2a:	4618      	mov	r0, r3
 8006a2c:	3708      	adds	r7, #8
 8006a2e:	46bd      	mov	sp, r7
 8006a30:	bd80      	pop	{r7, pc}
 8006a32:	bf00      	nop
 8006a34:	20001784 	.word	0x20001784
 8006a38:	08007b7c 	.word	0x08007b7c

08006a3c <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8006a3c:	b580      	push	{r7, lr}
 8006a3e:	b082      	sub	sp, #8
 8006a40:	af00      	add	r7, sp, #0
 8006a42:	4603      	mov	r3, r0
 8006a44:	6039      	str	r1, [r7, #0]
 8006a46:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8006a48:	683a      	ldr	r2, [r7, #0]
 8006a4a:	4904      	ldr	r1, [pc, #16]	; (8006a5c <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8006a4c:	4804      	ldr	r0, [pc, #16]	; (8006a60 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8006a4e:	f7ff fde0 	bl	8006612 <USBD_GetString>
  return USBD_StrDesc;
 8006a52:	4b02      	ldr	r3, [pc, #8]	; (8006a5c <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8006a54:	4618      	mov	r0, r3
 8006a56:	3708      	adds	r7, #8
 8006a58:	46bd      	mov	sp, r7
 8006a5a:	bd80      	pop	{r7, pc}
 8006a5c:	20001784 	.word	0x20001784
 8006a60:	08007b94 	.word	0x08007b94

08006a64 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8006a64:	b580      	push	{r7, lr}
 8006a66:	b082      	sub	sp, #8
 8006a68:	af00      	add	r7, sp, #0
 8006a6a:	4603      	mov	r3, r0
 8006a6c:	6039      	str	r1, [r7, #0]
 8006a6e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8006a70:	683b      	ldr	r3, [r7, #0]
 8006a72:	221a      	movs	r2, #26
 8006a74:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8006a76:	f000 f843 	bl	8006b00 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */
  
  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8006a7a:	4b02      	ldr	r3, [pc, #8]	; (8006a84 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8006a7c:	4618      	mov	r0, r3
 8006a7e:	3708      	adds	r7, #8
 8006a80:	46bd      	mov	sp, r7
 8006a82:	bd80      	pop	{r7, pc}
 8006a84:	20000164 	.word	0x20000164

08006a88 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8006a88:	b580      	push	{r7, lr}
 8006a8a:	b082      	sub	sp, #8
 8006a8c:	af00      	add	r7, sp, #0
 8006a8e:	4603      	mov	r3, r0
 8006a90:	6039      	str	r1, [r7, #0]
 8006a92:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8006a94:	79fb      	ldrb	r3, [r7, #7]
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d105      	bne.n	8006aa6 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8006a9a:	683a      	ldr	r2, [r7, #0]
 8006a9c:	4907      	ldr	r1, [pc, #28]	; (8006abc <USBD_FS_ConfigStrDescriptor+0x34>)
 8006a9e:	4808      	ldr	r0, [pc, #32]	; (8006ac0 <USBD_FS_ConfigStrDescriptor+0x38>)
 8006aa0:	f7ff fdb7 	bl	8006612 <USBD_GetString>
 8006aa4:	e004      	b.n	8006ab0 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8006aa6:	683a      	ldr	r2, [r7, #0]
 8006aa8:	4904      	ldr	r1, [pc, #16]	; (8006abc <USBD_FS_ConfigStrDescriptor+0x34>)
 8006aaa:	4805      	ldr	r0, [pc, #20]	; (8006ac0 <USBD_FS_ConfigStrDescriptor+0x38>)
 8006aac:	f7ff fdb1 	bl	8006612 <USBD_GetString>
  }
  return USBD_StrDesc;
 8006ab0:	4b02      	ldr	r3, [pc, #8]	; (8006abc <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8006ab2:	4618      	mov	r0, r3
 8006ab4:	3708      	adds	r7, #8
 8006ab6:	46bd      	mov	sp, r7
 8006ab8:	bd80      	pop	{r7, pc}
 8006aba:	bf00      	nop
 8006abc:	20001784 	.word	0x20001784
 8006ac0:	08007ba8 	.word	0x08007ba8

08006ac4 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8006ac4:	b580      	push	{r7, lr}
 8006ac6:	b082      	sub	sp, #8
 8006ac8:	af00      	add	r7, sp, #0
 8006aca:	4603      	mov	r3, r0
 8006acc:	6039      	str	r1, [r7, #0]
 8006ace:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8006ad0:	79fb      	ldrb	r3, [r7, #7]
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d105      	bne.n	8006ae2 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8006ad6:	683a      	ldr	r2, [r7, #0]
 8006ad8:	4907      	ldr	r1, [pc, #28]	; (8006af8 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8006ada:	4808      	ldr	r0, [pc, #32]	; (8006afc <USBD_FS_InterfaceStrDescriptor+0x38>)
 8006adc:	f7ff fd99 	bl	8006612 <USBD_GetString>
 8006ae0:	e004      	b.n	8006aec <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8006ae2:	683a      	ldr	r2, [r7, #0]
 8006ae4:	4904      	ldr	r1, [pc, #16]	; (8006af8 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8006ae6:	4805      	ldr	r0, [pc, #20]	; (8006afc <USBD_FS_InterfaceStrDescriptor+0x38>)
 8006ae8:	f7ff fd93 	bl	8006612 <USBD_GetString>
  }
  return USBD_StrDesc;
 8006aec:	4b02      	ldr	r3, [pc, #8]	; (8006af8 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8006aee:	4618      	mov	r0, r3
 8006af0:	3708      	adds	r7, #8
 8006af2:	46bd      	mov	sp, r7
 8006af4:	bd80      	pop	{r7, pc}
 8006af6:	bf00      	nop
 8006af8:	20001784 	.word	0x20001784
 8006afc:	08007bb4 	.word	0x08007bb4

08006b00 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor 
  * @param  None 
  * @retval None
  */
static void Get_SerialNum(void)
{
 8006b00:	b580      	push	{r7, lr}
 8006b02:	b084      	sub	sp, #16
 8006b04:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8006b06:	4b0f      	ldr	r3, [pc, #60]	; (8006b44 <Get_SerialNum+0x44>)
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8006b0c:	4b0e      	ldr	r3, [pc, #56]	; (8006b48 <Get_SerialNum+0x48>)
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8006b12:	4b0e      	ldr	r3, [pc, #56]	; (8006b4c <Get_SerialNum+0x4c>)
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8006b18:	68fa      	ldr	r2, [r7, #12]
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	4413      	add	r3, r2
 8006b1e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d009      	beq.n	8006b3a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8006b26:	2208      	movs	r2, #8
 8006b28:	4909      	ldr	r1, [pc, #36]	; (8006b50 <Get_SerialNum+0x50>)
 8006b2a:	68f8      	ldr	r0, [r7, #12]
 8006b2c:	f000 f814 	bl	8006b58 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8006b30:	2204      	movs	r2, #4
 8006b32:	4908      	ldr	r1, [pc, #32]	; (8006b54 <Get_SerialNum+0x54>)
 8006b34:	68b8      	ldr	r0, [r7, #8]
 8006b36:	f000 f80f 	bl	8006b58 <IntToUnicode>
  }
}
 8006b3a:	bf00      	nop
 8006b3c:	3710      	adds	r7, #16
 8006b3e:	46bd      	mov	sp, r7
 8006b40:	bd80      	pop	{r7, pc}
 8006b42:	bf00      	nop
 8006b44:	1ffff7e8 	.word	0x1ffff7e8
 8006b48:	1ffff7ec 	.word	0x1ffff7ec
 8006b4c:	1ffff7f0 	.word	0x1ffff7f0
 8006b50:	20000166 	.word	0x20000166
 8006b54:	20000176 	.word	0x20000176

08006b58 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer 
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8006b58:	b480      	push	{r7}
 8006b5a:	b087      	sub	sp, #28
 8006b5c:	af00      	add	r7, sp, #0
 8006b5e:	60f8      	str	r0, [r7, #12]
 8006b60:	60b9      	str	r1, [r7, #8]
 8006b62:	4613      	mov	r3, r2
 8006b64:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8006b66:	2300      	movs	r3, #0
 8006b68:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8006b6a:	2300      	movs	r3, #0
 8006b6c:	75fb      	strb	r3, [r7, #23]
 8006b6e:	e027      	b.n	8006bc0 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	0f1b      	lsrs	r3, r3, #28
 8006b74:	2b09      	cmp	r3, #9
 8006b76:	d80b      	bhi.n	8006b90 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	0f1b      	lsrs	r3, r3, #28
 8006b7c:	b2da      	uxtb	r2, r3
 8006b7e:	7dfb      	ldrb	r3, [r7, #23]
 8006b80:	005b      	lsls	r3, r3, #1
 8006b82:	4619      	mov	r1, r3
 8006b84:	68bb      	ldr	r3, [r7, #8]
 8006b86:	440b      	add	r3, r1
 8006b88:	3230      	adds	r2, #48	; 0x30
 8006b8a:	b2d2      	uxtb	r2, r2
 8006b8c:	701a      	strb	r2, [r3, #0]
 8006b8e:	e00a      	b.n	8006ba6 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	0f1b      	lsrs	r3, r3, #28
 8006b94:	b2da      	uxtb	r2, r3
 8006b96:	7dfb      	ldrb	r3, [r7, #23]
 8006b98:	005b      	lsls	r3, r3, #1
 8006b9a:	4619      	mov	r1, r3
 8006b9c:	68bb      	ldr	r3, [r7, #8]
 8006b9e:	440b      	add	r3, r1
 8006ba0:	3237      	adds	r2, #55	; 0x37
 8006ba2:	b2d2      	uxtb	r2, r2
 8006ba4:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	011b      	lsls	r3, r3, #4
 8006baa:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8006bac:	7dfb      	ldrb	r3, [r7, #23]
 8006bae:	005b      	lsls	r3, r3, #1
 8006bb0:	3301      	adds	r3, #1
 8006bb2:	68ba      	ldr	r2, [r7, #8]
 8006bb4:	4413      	add	r3, r2
 8006bb6:	2200      	movs	r2, #0
 8006bb8:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8006bba:	7dfb      	ldrb	r3, [r7, #23]
 8006bbc:	3301      	adds	r3, #1
 8006bbe:	75fb      	strb	r3, [r7, #23]
 8006bc0:	7dfa      	ldrb	r2, [r7, #23]
 8006bc2:	79fb      	ldrb	r3, [r7, #7]
 8006bc4:	429a      	cmp	r2, r3
 8006bc6:	d3d3      	bcc.n	8006b70 <IntToUnicode+0x18>
  }
}
 8006bc8:	bf00      	nop
 8006bca:	371c      	adds	r7, #28
 8006bcc:	46bd      	mov	sp, r7
 8006bce:	bc80      	pop	{r7}
 8006bd0:	4770      	bx	lr
	...

08006bd4 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8006bd4:	b580      	push	{r7, lr}
 8006bd6:	b084      	sub	sp, #16
 8006bd8:	af00      	add	r7, sp, #0
 8006bda:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	4a0d      	ldr	r2, [pc, #52]	; (8006c18 <HAL_PCD_MspInit+0x44>)
 8006be2:	4293      	cmp	r3, r2
 8006be4:	d113      	bne.n	8006c0e <HAL_PCD_MspInit+0x3a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8006be6:	4b0d      	ldr	r3, [pc, #52]	; (8006c1c <HAL_PCD_MspInit+0x48>)
 8006be8:	69db      	ldr	r3, [r3, #28]
 8006bea:	4a0c      	ldr	r2, [pc, #48]	; (8006c1c <HAL_PCD_MspInit+0x48>)
 8006bec:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8006bf0:	61d3      	str	r3, [r2, #28]
 8006bf2:	4b0a      	ldr	r3, [pc, #40]	; (8006c1c <HAL_PCD_MspInit+0x48>)
 8006bf4:	69db      	ldr	r3, [r3, #28]
 8006bf6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006bfa:	60fb      	str	r3, [r7, #12]
 8006bfc:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 8006bfe:	2200      	movs	r2, #0
 8006c00:	2100      	movs	r1, #0
 8006c02:	2014      	movs	r0, #20
 8006c04:	f7fa fb13 	bl	800122e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 8006c08:	2014      	movs	r0, #20
 8006c0a:	f7fa fb2c 	bl	8001266 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 8006c0e:	bf00      	nop
 8006c10:	3710      	adds	r7, #16
 8006c12:	46bd      	mov	sp, r7
 8006c14:	bd80      	pop	{r7, pc}
 8006c16:	bf00      	nop
 8006c18:	40005c00 	.word	0x40005c00
 8006c1c:	40021000 	.word	0x40021000

08006c20 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8006c20:	b580      	push	{r7, lr}
 8006c22:	b082      	sub	sp, #8
 8006c24:	af00      	add	r7, sp, #0
 8006c26:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	f8d3 2268 	ldr.w	r2, [r3, #616]	; 0x268
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	f503 730c 	add.w	r3, r3, #560	; 0x230
 8006c34:	4619      	mov	r1, r3
 8006c36:	4610      	mov	r0, r2
 8006c38:	f7fe fdc7 	bl	80057ca <USBD_LL_SetupStage>
}
 8006c3c:	bf00      	nop
 8006c3e:	3708      	adds	r7, #8
 8006c40:	46bd      	mov	sp, r7
 8006c42:	bd80      	pop	{r7, pc}

08006c44 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8006c44:	b580      	push	{r7, lr}
 8006c46:	b082      	sub	sp, #8
 8006c48:	af00      	add	r7, sp, #0
 8006c4a:	6078      	str	r0, [r7, #4]
 8006c4c:	460b      	mov	r3, r1
 8006c4e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	f8d3 0268 	ldr.w	r0, [r3, #616]	; 0x268
 8006c56:	78fb      	ldrb	r3, [r7, #3]
 8006c58:	687a      	ldr	r2, [r7, #4]
 8006c5a:	015b      	lsls	r3, r3, #5
 8006c5c:	4413      	add	r3, r2
 8006c5e:	f503 739e 	add.w	r3, r3, #316	; 0x13c
 8006c62:	681a      	ldr	r2, [r3, #0]
 8006c64:	78fb      	ldrb	r3, [r7, #3]
 8006c66:	4619      	mov	r1, r3
 8006c68:	f7fe fdfa 	bl	8005860 <USBD_LL_DataOutStage>
}
 8006c6c:	bf00      	nop
 8006c6e:	3708      	adds	r7, #8
 8006c70:	46bd      	mov	sp, r7
 8006c72:	bd80      	pop	{r7, pc}

08006c74 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8006c74:	b580      	push	{r7, lr}
 8006c76:	b082      	sub	sp, #8
 8006c78:	af00      	add	r7, sp, #0
 8006c7a:	6078      	str	r0, [r7, #4]
 8006c7c:	460b      	mov	r3, r1
 8006c7e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	f8d3 0268 	ldr.w	r0, [r3, #616]	; 0x268
 8006c86:	78fb      	ldrb	r3, [r7, #3]
 8006c88:	687a      	ldr	r2, [r7, #4]
 8006c8a:	015b      	lsls	r3, r3, #5
 8006c8c:	4413      	add	r3, r2
 8006c8e:	333c      	adds	r3, #60	; 0x3c
 8006c90:	681a      	ldr	r2, [r3, #0]
 8006c92:	78fb      	ldrb	r3, [r7, #3]
 8006c94:	4619      	mov	r1, r3
 8006c96:	f7fe fe54 	bl	8005942 <USBD_LL_DataInStage>
}
 8006c9a:	bf00      	nop
 8006c9c:	3708      	adds	r7, #8
 8006c9e:	46bd      	mov	sp, r7
 8006ca0:	bd80      	pop	{r7, pc}

08006ca2 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8006ca2:	b580      	push	{r7, lr}
 8006ca4:	b082      	sub	sp, #8
 8006ca6:	af00      	add	r7, sp, #0
 8006ca8:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 8006cb0:	4618      	mov	r0, r3
 8006cb2:	f7fe ff64 	bl	8005b7e <USBD_LL_SOF>
}
 8006cb6:	bf00      	nop
 8006cb8:	3708      	adds	r7, #8
 8006cba:	46bd      	mov	sp, r7
 8006cbc:	bd80      	pop	{r7, pc}

08006cbe <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{ 
 8006cbe:	b580      	push	{r7, lr}
 8006cc0:	b084      	sub	sp, #16
 8006cc2:	af00      	add	r7, sp, #0
 8006cc4:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8006cc6:	2301      	movs	r3, #1
 8006cc8:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	689b      	ldr	r3, [r3, #8]
 8006cce:	2b02      	cmp	r3, #2
 8006cd0:	d001      	beq.n	8006cd6 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 8006cd2:	f7f9 ff0f 	bl	8000af4 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 8006cdc:	7bfa      	ldrb	r2, [r7, #15]
 8006cde:	4611      	mov	r1, r2
 8006ce0:	4618      	mov	r0, r3
 8006ce2:	f7fe ff14 	bl	8005b0e <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 8006cec:	4618      	mov	r0, r3
 8006cee:	f7fe fecd 	bl	8005a8c <USBD_LL_Reset>
}
 8006cf2:	bf00      	nop
 8006cf4:	3710      	adds	r7, #16
 8006cf6:	46bd      	mov	sp, r7
 8006cf8:	bd80      	pop	{r7, pc}
	...

08006cfc <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8006cfc:	b580      	push	{r7, lr}
 8006cfe:	b082      	sub	sp, #8
 8006d00:	af00      	add	r7, sp, #0
 8006d02:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 8006d0a:	4618      	mov	r0, r3
 8006d0c:	f7fe ff0e 	bl	8005b2c <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	699b      	ldr	r3, [r3, #24]
 8006d14:	2b00      	cmp	r3, #0
 8006d16:	d005      	beq.n	8006d24 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8006d18:	4b04      	ldr	r3, [pc, #16]	; (8006d2c <HAL_PCD_SuspendCallback+0x30>)
 8006d1a:	691b      	ldr	r3, [r3, #16]
 8006d1c:	4a03      	ldr	r2, [pc, #12]	; (8006d2c <HAL_PCD_SuspendCallback+0x30>)
 8006d1e:	f043 0306 	orr.w	r3, r3, #6
 8006d22:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8006d24:	bf00      	nop
 8006d26:	3708      	adds	r7, #8
 8006d28:	46bd      	mov	sp, r7
 8006d2a:	bd80      	pop	{r7, pc}
 8006d2c:	e000ed00 	.word	0xe000ed00

08006d30 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8006d30:	b580      	push	{r7, lr}
 8006d32:	b082      	sub	sp, #8
 8006d34:	af00      	add	r7, sp, #0
 8006d36:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 8006d3e:	4618      	mov	r0, r3
 8006d40:	f7fe ff08 	bl	8005b54 <USBD_LL_Resume>
}
 8006d44:	bf00      	nop
 8006d46:	3708      	adds	r7, #8
 8006d48:	46bd      	mov	sp, r7
 8006d4a:	bd80      	pop	{r7, pc}

08006d4c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8006d4c:	b580      	push	{r7, lr}
 8006d4e:	b082      	sub	sp, #8
 8006d50:	af00      	add	r7, sp, #0
 8006d52:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 8006d54:	4a28      	ldr	r2, [pc, #160]	; (8006df8 <USBD_LL_Init+0xac>)
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	f8c2 3268 	str.w	r3, [r2, #616]	; 0x268
  pdev->pData = &hpcd_USB_FS;
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	4a26      	ldr	r2, [pc, #152]	; (8006df8 <USBD_LL_Init+0xac>)
 8006d60:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  hpcd_USB_FS.Instance = USB;
 8006d64:	4b24      	ldr	r3, [pc, #144]	; (8006df8 <USBD_LL_Init+0xac>)
 8006d66:	4a25      	ldr	r2, [pc, #148]	; (8006dfc <USBD_LL_Init+0xb0>)
 8006d68:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8006d6a:	4b23      	ldr	r3, [pc, #140]	; (8006df8 <USBD_LL_Init+0xac>)
 8006d6c:	2208      	movs	r2, #8
 8006d6e:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8006d70:	4b21      	ldr	r3, [pc, #132]	; (8006df8 <USBD_LL_Init+0xac>)
 8006d72:	2202      	movs	r2, #2
 8006d74:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8006d76:	4b20      	ldr	r3, [pc, #128]	; (8006df8 <USBD_LL_Init+0xac>)
 8006d78:	2200      	movs	r2, #0
 8006d7a:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8006d7c:	4b1e      	ldr	r3, [pc, #120]	; (8006df8 <USBD_LL_Init+0xac>)
 8006d7e:	2200      	movs	r2, #0
 8006d80:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8006d82:	4b1d      	ldr	r3, [pc, #116]	; (8006df8 <USBD_LL_Init+0xac>)
 8006d84:	2200      	movs	r2, #0
 8006d86:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8006d88:	481b      	ldr	r0, [pc, #108]	; (8006df8 <USBD_LL_Init+0xac>)
 8006d8a:	f7fa fc6f 	bl	800166c <HAL_PCD_Init>
 8006d8e:	4603      	mov	r3, r0
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	d001      	beq.n	8006d98 <USBD_LL_Init+0x4c>
  {
    Error_Handler( );
 8006d94:	f7f9 feae 	bl	8000af4 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8006d9e:	2318      	movs	r3, #24
 8006da0:	2200      	movs	r2, #0
 8006da2:	2100      	movs	r1, #0
 8006da4:	f7fb fb08 	bl	80023b8 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8006dae:	2358      	movs	r3, #88	; 0x58
 8006db0:	2200      	movs	r2, #0
 8006db2:	2180      	movs	r1, #128	; 0x80
 8006db4:	f7fb fb00 	bl	80023b8 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8006dbe:	23c0      	movs	r3, #192	; 0xc0
 8006dc0:	2200      	movs	r2, #0
 8006dc2:	2181      	movs	r1, #129	; 0x81
 8006dc4:	f7fb faf8 	bl	80023b8 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8006dce:	f44f 7388 	mov.w	r3, #272	; 0x110
 8006dd2:	2200      	movs	r2, #0
 8006dd4:	2101      	movs	r1, #1
 8006dd6:	f7fb faef 	bl	80023b8 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8006de0:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006de4:	2200      	movs	r2, #0
 8006de6:	2182      	movs	r1, #130	; 0x82
 8006de8:	f7fb fae6 	bl	80023b8 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 8006dec:	2300      	movs	r3, #0
}
 8006dee:	4618      	mov	r0, r3
 8006df0:	3708      	adds	r7, #8
 8006df2:	46bd      	mov	sp, r7
 8006df4:	bd80      	pop	{r7, pc}
 8006df6:	bf00      	nop
 8006df8:	20001984 	.word	0x20001984
 8006dfc:	40005c00 	.word	0x40005c00

08006e00 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8006e00:	b580      	push	{r7, lr}
 8006e02:	b084      	sub	sp, #16
 8006e04:	af00      	add	r7, sp, #0
 8006e06:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8006e08:	2300      	movs	r3, #0
 8006e0a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8006e0c:	2300      	movs	r3, #0
 8006e0e:	73bb      	strb	r3, [r7, #14]
 
  hal_status = HAL_PCD_Start(pdev->pData);
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8006e16:	4618      	mov	r0, r3
 8006e18:	f7fa fd09 	bl	800182e <HAL_PCD_Start>
 8006e1c:	4603      	mov	r3, r0
 8006e1e:	73fb      	strb	r3, [r7, #15]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 8006e20:	7bfb      	ldrb	r3, [r7, #15]
 8006e22:	4618      	mov	r0, r3
 8006e24:	f000 f948 	bl	80070b8 <USBD_Get_USB_Status>
 8006e28:	4603      	mov	r3, r0
 8006e2a:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 8006e2c:	7bbb      	ldrb	r3, [r7, #14]
}
 8006e2e:	4618      	mov	r0, r3
 8006e30:	3710      	adds	r7, #16
 8006e32:	46bd      	mov	sp, r7
 8006e34:	bd80      	pop	{r7, pc}

08006e36 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8006e36:	b580      	push	{r7, lr}
 8006e38:	b084      	sub	sp, #16
 8006e3a:	af00      	add	r7, sp, #0
 8006e3c:	6078      	str	r0, [r7, #4]
 8006e3e:	4608      	mov	r0, r1
 8006e40:	4611      	mov	r1, r2
 8006e42:	461a      	mov	r2, r3
 8006e44:	4603      	mov	r3, r0
 8006e46:	70fb      	strb	r3, [r7, #3]
 8006e48:	460b      	mov	r3, r1
 8006e4a:	70bb      	strb	r3, [r7, #2]
 8006e4c:	4613      	mov	r3, r2
 8006e4e:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8006e50:	2300      	movs	r3, #0
 8006e52:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8006e54:	2300      	movs	r3, #0
 8006e56:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8006e5e:	78bb      	ldrb	r3, [r7, #2]
 8006e60:	883a      	ldrh	r2, [r7, #0]
 8006e62:	78f9      	ldrb	r1, [r7, #3]
 8006e64:	f7fa fe3c 	bl	8001ae0 <HAL_PCD_EP_Open>
 8006e68:	4603      	mov	r3, r0
 8006e6a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8006e6c:	7bfb      	ldrb	r3, [r7, #15]
 8006e6e:	4618      	mov	r0, r3
 8006e70:	f000 f922 	bl	80070b8 <USBD_Get_USB_Status>
 8006e74:	4603      	mov	r3, r0
 8006e76:	73bb      	strb	r3, [r7, #14]
 
  return usb_status;
 8006e78:	7bbb      	ldrb	r3, [r7, #14]
}
 8006e7a:	4618      	mov	r0, r3
 8006e7c:	3710      	adds	r7, #16
 8006e7e:	46bd      	mov	sp, r7
 8006e80:	bd80      	pop	{r7, pc}

08006e82 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8006e82:	b580      	push	{r7, lr}
 8006e84:	b084      	sub	sp, #16
 8006e86:	af00      	add	r7, sp, #0
 8006e88:	6078      	str	r0, [r7, #4]
 8006e8a:	460b      	mov	r3, r1
 8006e8c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8006e8e:	2300      	movs	r3, #0
 8006e90:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8006e92:	2300      	movs	r3, #0
 8006e94:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8006e9c:	78fa      	ldrb	r2, [r7, #3]
 8006e9e:	4611      	mov	r1, r2
 8006ea0:	4618      	mov	r0, r3
 8006ea2:	f7fa fe7d 	bl	8001ba0 <HAL_PCD_EP_Close>
 8006ea6:	4603      	mov	r3, r0
 8006ea8:	73fb      	strb	r3, [r7, #15]
      
  usb_status =  USBD_Get_USB_Status(hal_status);
 8006eaa:	7bfb      	ldrb	r3, [r7, #15]
 8006eac:	4618      	mov	r0, r3
 8006eae:	f000 f903 	bl	80070b8 <USBD_Get_USB_Status>
 8006eb2:	4603      	mov	r3, r0
 8006eb4:	73bb      	strb	r3, [r7, #14]

  return usb_status;  
 8006eb6:	7bbb      	ldrb	r3, [r7, #14]
}
 8006eb8:	4618      	mov	r0, r3
 8006eba:	3710      	adds	r7, #16
 8006ebc:	46bd      	mov	sp, r7
 8006ebe:	bd80      	pop	{r7, pc}

08006ec0 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8006ec0:	b580      	push	{r7, lr}
 8006ec2:	b084      	sub	sp, #16
 8006ec4:	af00      	add	r7, sp, #0
 8006ec6:	6078      	str	r0, [r7, #4]
 8006ec8:	460b      	mov	r3, r1
 8006eca:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8006ecc:	2300      	movs	r3, #0
 8006ece:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8006ed0:	2300      	movs	r3, #0
 8006ed2:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8006eda:	78fa      	ldrb	r2, [r7, #3]
 8006edc:	4611      	mov	r1, r2
 8006ede:	4618      	mov	r0, r3
 8006ee0:	f7fa ff27 	bl	8001d32 <HAL_PCD_EP_SetStall>
 8006ee4:	4603      	mov	r3, r0
 8006ee6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8006ee8:	7bfb      	ldrb	r3, [r7, #15]
 8006eea:	4618      	mov	r0, r3
 8006eec:	f000 f8e4 	bl	80070b8 <USBD_Get_USB_Status>
 8006ef0:	4603      	mov	r3, r0
 8006ef2:	73bb      	strb	r3, [r7, #14]
 
  return usb_status;  
 8006ef4:	7bbb      	ldrb	r3, [r7, #14]
}
 8006ef6:	4618      	mov	r0, r3
 8006ef8:	3710      	adds	r7, #16
 8006efa:	46bd      	mov	sp, r7
 8006efc:	bd80      	pop	{r7, pc}

08006efe <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8006efe:	b580      	push	{r7, lr}
 8006f00:	b084      	sub	sp, #16
 8006f02:	af00      	add	r7, sp, #0
 8006f04:	6078      	str	r0, [r7, #4]
 8006f06:	460b      	mov	r3, r1
 8006f08:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8006f0a:	2300      	movs	r3, #0
 8006f0c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8006f0e:	2300      	movs	r3, #0
 8006f10:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);  
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8006f18:	78fa      	ldrb	r2, [r7, #3]
 8006f1a:	4611      	mov	r1, r2
 8006f1c:	4618      	mov	r0, r3
 8006f1e:	f7fa ff62 	bl	8001de6 <HAL_PCD_EP_ClrStall>
 8006f22:	4603      	mov	r3, r0
 8006f24:	73fb      	strb	r3, [r7, #15]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 8006f26:	7bfb      	ldrb	r3, [r7, #15]
 8006f28:	4618      	mov	r0, r3
 8006f2a:	f000 f8c5 	bl	80070b8 <USBD_Get_USB_Status>
 8006f2e:	4603      	mov	r3, r0
 8006f30:	73bb      	strb	r3, [r7, #14]

  return usb_status; 
 8006f32:	7bbb      	ldrb	r3, [r7, #14]
}
 8006f34:	4618      	mov	r0, r3
 8006f36:	3710      	adds	r7, #16
 8006f38:	46bd      	mov	sp, r7
 8006f3a:	bd80      	pop	{r7, pc}

08006f3c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8006f3c:	b480      	push	{r7}
 8006f3e:	b085      	sub	sp, #20
 8006f40:	af00      	add	r7, sp, #0
 8006f42:	6078      	str	r0, [r7, #4]
 8006f44:	460b      	mov	r3, r1
 8006f46:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8006f4e:	60fb      	str	r3, [r7, #12]
  
  if((ep_addr & 0x80) == 0x80)
 8006f50:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	da08      	bge.n	8006f6a <USBD_LL_IsStallEP+0x2e>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall; 
 8006f58:	78fb      	ldrb	r3, [r7, #3]
 8006f5a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006f5e:	68fa      	ldr	r2, [r7, #12]
 8006f60:	015b      	lsls	r3, r3, #5
 8006f62:	4413      	add	r3, r2
 8006f64:	332a      	adds	r3, #42	; 0x2a
 8006f66:	781b      	ldrb	r3, [r3, #0]
 8006f68:	e008      	b.n	8006f7c <USBD_LL_IsStallEP+0x40>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall; 
 8006f6a:	78fb      	ldrb	r3, [r7, #3]
 8006f6c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006f70:	68fa      	ldr	r2, [r7, #12]
 8006f72:	015b      	lsls	r3, r3, #5
 8006f74:	4413      	add	r3, r2
 8006f76:	f503 7395 	add.w	r3, r3, #298	; 0x12a
 8006f7a:	781b      	ldrb	r3, [r3, #0]
  }
}
 8006f7c:	4618      	mov	r0, r3
 8006f7e:	3714      	adds	r7, #20
 8006f80:	46bd      	mov	sp, r7
 8006f82:	bc80      	pop	{r7}
 8006f84:	4770      	bx	lr

08006f86 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8006f86:	b580      	push	{r7, lr}
 8006f88:	b084      	sub	sp, #16
 8006f8a:	af00      	add	r7, sp, #0
 8006f8c:	6078      	str	r0, [r7, #4]
 8006f8e:	460b      	mov	r3, r1
 8006f90:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8006f92:	2300      	movs	r3, #0
 8006f94:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8006f96:	2300      	movs	r3, #0
 8006f98:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8006fa0:	78fa      	ldrb	r2, [r7, #3]
 8006fa2:	4611      	mov	r1, r2
 8006fa4:	4618      	mov	r0, r3
 8006fa6:	f7fa fd76 	bl	8001a96 <HAL_PCD_SetAddress>
 8006faa:	4603      	mov	r3, r0
 8006fac:	73fb      	strb	r3, [r7, #15]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 8006fae:	7bfb      	ldrb	r3, [r7, #15]
 8006fb0:	4618      	mov	r0, r3
 8006fb2:	f000 f881 	bl	80070b8 <USBD_Get_USB_Status>
 8006fb6:	4603      	mov	r3, r0
 8006fb8:	73bb      	strb	r3, [r7, #14]
 
  return usb_status;  
 8006fba:	7bbb      	ldrb	r3, [r7, #14]
}
 8006fbc:	4618      	mov	r0, r3
 8006fbe:	3710      	adds	r7, #16
 8006fc0:	46bd      	mov	sp, r7
 8006fc2:	bd80      	pop	{r7, pc}

08006fc4 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size    
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8006fc4:	b580      	push	{r7, lr}
 8006fc6:	b086      	sub	sp, #24
 8006fc8:	af00      	add	r7, sp, #0
 8006fca:	60f8      	str	r0, [r7, #12]
 8006fcc:	607a      	str	r2, [r7, #4]
 8006fce:	461a      	mov	r2, r3
 8006fd0:	460b      	mov	r3, r1
 8006fd2:	72fb      	strb	r3, [r7, #11]
 8006fd4:	4613      	mov	r3, r2
 8006fd6:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8006fd8:	2300      	movs	r3, #0
 8006fda:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8006fdc:	2300      	movs	r3, #0
 8006fde:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8006fe6:	893b      	ldrh	r3, [r7, #8]
 8006fe8:	7af9      	ldrb	r1, [r7, #11]
 8006fea:	687a      	ldr	r2, [r7, #4]
 8006fec:	f7fa fe68 	bl	8001cc0 <HAL_PCD_EP_Transmit>
 8006ff0:	4603      	mov	r3, r0
 8006ff2:	75fb      	strb	r3, [r7, #23]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 8006ff4:	7dfb      	ldrb	r3, [r7, #23]
 8006ff6:	4618      	mov	r0, r3
 8006ff8:	f000 f85e 	bl	80070b8 <USBD_Get_USB_Status>
 8006ffc:	4603      	mov	r3, r0
 8006ffe:	75bb      	strb	r3, [r7, #22]
  
  return usb_status;    
 8007000:	7dbb      	ldrb	r3, [r7, #22]
}
 8007002:	4618      	mov	r0, r3
 8007004:	3718      	adds	r7, #24
 8007006:	46bd      	mov	sp, r7
 8007008:	bd80      	pop	{r7, pc}

0800700a <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800700a:	b580      	push	{r7, lr}
 800700c:	b086      	sub	sp, #24
 800700e:	af00      	add	r7, sp, #0
 8007010:	60f8      	str	r0, [r7, #12]
 8007012:	607a      	str	r2, [r7, #4]
 8007014:	461a      	mov	r2, r3
 8007016:	460b      	mov	r3, r1
 8007018:	72fb      	strb	r3, [r7, #11]
 800701a:	4613      	mov	r3, r2
 800701c:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800701e:	2300      	movs	r3, #0
 8007020:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007022:	2300      	movs	r3, #0
 8007024:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800702c:	893b      	ldrh	r3, [r7, #8]
 800702e:	7af9      	ldrb	r1, [r7, #11]
 8007030:	687a      	ldr	r2, [r7, #4]
 8007032:	f7fa fdf7 	bl	8001c24 <HAL_PCD_EP_Receive>
 8007036:	4603      	mov	r3, r0
 8007038:	75fb      	strb	r3, [r7, #23]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 800703a:	7dfb      	ldrb	r3, [r7, #23]
 800703c:	4618      	mov	r0, r3
 800703e:	f000 f83b 	bl	80070b8 <USBD_Get_USB_Status>
 8007042:	4603      	mov	r3, r0
 8007044:	75bb      	strb	r3, [r7, #22]
  	
  return usb_status; 
 8007046:	7dbb      	ldrb	r3, [r7, #22]
}
 8007048:	4618      	mov	r0, r3
 800704a:	3718      	adds	r7, #24
 800704c:	46bd      	mov	sp, r7
 800704e:	bd80      	pop	{r7, pc}

08007050 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007050:	b580      	push	{r7, lr}
 8007052:	b082      	sub	sp, #8
 8007054:	af00      	add	r7, sp, #0
 8007056:	6078      	str	r0, [r7, #4]
 8007058:	460b      	mov	r3, r1
 800705a:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8007062:	78fa      	ldrb	r2, [r7, #3]
 8007064:	4611      	mov	r1, r2
 8007066:	4618      	mov	r0, r3
 8007068:	f7fa fe16 	bl	8001c98 <HAL_PCD_EP_GetRxCount>
 800706c:	4603      	mov	r3, r0
}
 800706e:	4618      	mov	r0, r3
 8007070:	3708      	adds	r7, #8
 8007072:	46bd      	mov	sp, r7
 8007074:	bd80      	pop	{r7, pc}
	...

08007078 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8007078:	b480      	push	{r7}
 800707a:	b083      	sub	sp, #12
 800707c:	af00      	add	r7, sp, #0
 800707e:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8007080:	4b02      	ldr	r3, [pc, #8]	; (800708c <USBD_static_malloc+0x14>)
}
 8007082:	4618      	mov	r0, r3
 8007084:	370c      	adds	r7, #12
 8007086:	46bd      	mov	sp, r7
 8007088:	bc80      	pop	{r7}
 800708a:	4770      	bx	lr
 800708c:	20000378 	.word	0x20000378

08007090 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8007090:	b480      	push	{r7}
 8007092:	b083      	sub	sp, #12
 8007094:	af00      	add	r7, sp, #0
 8007096:	6078      	str	r0, [r7, #4]

}
 8007098:	bf00      	nop
 800709a:	370c      	adds	r7, #12
 800709c:	46bd      	mov	sp, r7
 800709e:	bc80      	pop	{r7}
 80070a0:	4770      	bx	lr

080070a2 <HAL_PCDEx_SetConnectionState>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#else
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80070a2:	b480      	push	{r7}
 80070a4:	b083      	sub	sp, #12
 80070a6:	af00      	add	r7, sp, #0
 80070a8:	6078      	str	r0, [r7, #4]
 80070aa:	460b      	mov	r3, r1
 80070ac:	70fb      	strb	r3, [r7, #3]
  {
    /* Configure High connection state. */

  }
  /* USER CODE END 6 */
}
 80070ae:	bf00      	nop
 80070b0:	370c      	adds	r7, #12
 80070b2:	46bd      	mov	sp, r7
 80070b4:	bc80      	pop	{r7}
 80070b6:	4770      	bx	lr

080070b8 <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 80070b8:	b480      	push	{r7}
 80070ba:	b085      	sub	sp, #20
 80070bc:	af00      	add	r7, sp, #0
 80070be:	4603      	mov	r3, r0
 80070c0:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80070c2:	2300      	movs	r3, #0
 80070c4:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 80070c6:	79fb      	ldrb	r3, [r7, #7]
 80070c8:	2b03      	cmp	r3, #3
 80070ca:	d817      	bhi.n	80070fc <USBD_Get_USB_Status+0x44>
 80070cc:	a201      	add	r2, pc, #4	; (adr r2, 80070d4 <USBD_Get_USB_Status+0x1c>)
 80070ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80070d2:	bf00      	nop
 80070d4:	080070e5 	.word	0x080070e5
 80070d8:	080070eb 	.word	0x080070eb
 80070dc:	080070f1 	.word	0x080070f1
 80070e0:	080070f7 	.word	0x080070f7
  {
    case HAL_OK :
      usb_status = USBD_OK;
 80070e4:	2300      	movs	r3, #0
 80070e6:	73fb      	strb	r3, [r7, #15]
    break;
 80070e8:	e00b      	b.n	8007102 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80070ea:	2302      	movs	r3, #2
 80070ec:	73fb      	strb	r3, [r7, #15]
    break;
 80070ee:	e008      	b.n	8007102 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80070f0:	2301      	movs	r3, #1
 80070f2:	73fb      	strb	r3, [r7, #15]
    break;
 80070f4:	e005      	b.n	8007102 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80070f6:	2302      	movs	r3, #2
 80070f8:	73fb      	strb	r3, [r7, #15]
    break;
 80070fa:	e002      	b.n	8007102 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 80070fc:	2302      	movs	r3, #2
 80070fe:	73fb      	strb	r3, [r7, #15]
    break;
 8007100:	bf00      	nop
  }
  return usb_status;
 8007102:	7bfb      	ldrb	r3, [r7, #15]
}
 8007104:	4618      	mov	r0, r3
 8007106:	3714      	adds	r7, #20
 8007108:	46bd      	mov	sp, r7
 800710a:	bc80      	pop	{r7}
 800710c:	4770      	bx	lr
 800710e:	bf00      	nop

08007110 <__errno>:
 8007110:	4b01      	ldr	r3, [pc, #4]	; (8007118 <__errno+0x8>)
 8007112:	6818      	ldr	r0, [r3, #0]
 8007114:	4770      	bx	lr
 8007116:	bf00      	nop
 8007118:	20000180 	.word	0x20000180

0800711c <__libc_init_array>:
 800711c:	b570      	push	{r4, r5, r6, lr}
 800711e:	2500      	movs	r5, #0
 8007120:	4e0c      	ldr	r6, [pc, #48]	; (8007154 <__libc_init_array+0x38>)
 8007122:	4c0d      	ldr	r4, [pc, #52]	; (8007158 <__libc_init_array+0x3c>)
 8007124:	1ba4      	subs	r4, r4, r6
 8007126:	10a4      	asrs	r4, r4, #2
 8007128:	42a5      	cmp	r5, r4
 800712a:	d109      	bne.n	8007140 <__libc_init_array+0x24>
 800712c:	f000 fd06 	bl	8007b3c <_init>
 8007130:	2500      	movs	r5, #0
 8007132:	4e0a      	ldr	r6, [pc, #40]	; (800715c <__libc_init_array+0x40>)
 8007134:	4c0a      	ldr	r4, [pc, #40]	; (8007160 <__libc_init_array+0x44>)
 8007136:	1ba4      	subs	r4, r4, r6
 8007138:	10a4      	asrs	r4, r4, #2
 800713a:	42a5      	cmp	r5, r4
 800713c:	d105      	bne.n	800714a <__libc_init_array+0x2e>
 800713e:	bd70      	pop	{r4, r5, r6, pc}
 8007140:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007144:	4798      	blx	r3
 8007146:	3501      	adds	r5, #1
 8007148:	e7ee      	b.n	8007128 <__libc_init_array+0xc>
 800714a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800714e:	4798      	blx	r3
 8007150:	3501      	adds	r5, #1
 8007152:	e7f2      	b.n	800713a <__libc_init_array+0x1e>
 8007154:	08007d1c 	.word	0x08007d1c
 8007158:	08007d1c 	.word	0x08007d1c
 800715c:	08007d1c 	.word	0x08007d1c
 8007160:	08007d20 	.word	0x08007d20

08007164 <memset>:
 8007164:	4603      	mov	r3, r0
 8007166:	4402      	add	r2, r0
 8007168:	4293      	cmp	r3, r2
 800716a:	d100      	bne.n	800716e <memset+0xa>
 800716c:	4770      	bx	lr
 800716e:	f803 1b01 	strb.w	r1, [r3], #1
 8007172:	e7f9      	b.n	8007168 <memset+0x4>

08007174 <siprintf>:
 8007174:	b40e      	push	{r1, r2, r3}
 8007176:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800717a:	b500      	push	{lr}
 800717c:	b09c      	sub	sp, #112	; 0x70
 800717e:	ab1d      	add	r3, sp, #116	; 0x74
 8007180:	9002      	str	r0, [sp, #8]
 8007182:	9006      	str	r0, [sp, #24]
 8007184:	9107      	str	r1, [sp, #28]
 8007186:	9104      	str	r1, [sp, #16]
 8007188:	4808      	ldr	r0, [pc, #32]	; (80071ac <siprintf+0x38>)
 800718a:	4909      	ldr	r1, [pc, #36]	; (80071b0 <siprintf+0x3c>)
 800718c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007190:	9105      	str	r1, [sp, #20]
 8007192:	6800      	ldr	r0, [r0, #0]
 8007194:	a902      	add	r1, sp, #8
 8007196:	9301      	str	r3, [sp, #4]
 8007198:	f000 f92a 	bl	80073f0 <_svfiprintf_r>
 800719c:	2200      	movs	r2, #0
 800719e:	9b02      	ldr	r3, [sp, #8]
 80071a0:	701a      	strb	r2, [r3, #0]
 80071a2:	b01c      	add	sp, #112	; 0x70
 80071a4:	f85d eb04 	ldr.w	lr, [sp], #4
 80071a8:	b003      	add	sp, #12
 80071aa:	4770      	bx	lr
 80071ac:	20000180 	.word	0x20000180
 80071b0:	ffff0208 	.word	0xffff0208

080071b4 <strcpy>:
 80071b4:	4603      	mov	r3, r0
 80071b6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80071ba:	f803 2b01 	strb.w	r2, [r3], #1
 80071be:	2a00      	cmp	r2, #0
 80071c0:	d1f9      	bne.n	80071b6 <strcpy+0x2>
 80071c2:	4770      	bx	lr

080071c4 <strncpy>:
 80071c4:	b570      	push	{r4, r5, r6, lr}
 80071c6:	4604      	mov	r4, r0
 80071c8:	3901      	subs	r1, #1
 80071ca:	b902      	cbnz	r2, 80071ce <strncpy+0xa>
 80071cc:	bd70      	pop	{r4, r5, r6, pc}
 80071ce:	4623      	mov	r3, r4
 80071d0:	f811 5f01 	ldrb.w	r5, [r1, #1]!
 80071d4:	1e56      	subs	r6, r2, #1
 80071d6:	f803 5b01 	strb.w	r5, [r3], #1
 80071da:	b92d      	cbnz	r5, 80071e8 <strncpy+0x24>
 80071dc:	4414      	add	r4, r2
 80071de:	42a3      	cmp	r3, r4
 80071e0:	d0f4      	beq.n	80071cc <strncpy+0x8>
 80071e2:	f803 5b01 	strb.w	r5, [r3], #1
 80071e6:	e7fa      	b.n	80071de <strncpy+0x1a>
 80071e8:	461c      	mov	r4, r3
 80071ea:	4632      	mov	r2, r6
 80071ec:	e7ed      	b.n	80071ca <strncpy+0x6>

080071ee <_strtol_l.isra.0>:
 80071ee:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80071f2:	4680      	mov	r8, r0
 80071f4:	4689      	mov	r9, r1
 80071f6:	4692      	mov	sl, r2
 80071f8:	461e      	mov	r6, r3
 80071fa:	460f      	mov	r7, r1
 80071fc:	463d      	mov	r5, r7
 80071fe:	9808      	ldr	r0, [sp, #32]
 8007200:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007204:	f000 f884 	bl	8007310 <__locale_ctype_ptr_l>
 8007208:	4420      	add	r0, r4
 800720a:	7843      	ldrb	r3, [r0, #1]
 800720c:	f013 0308 	ands.w	r3, r3, #8
 8007210:	d132      	bne.n	8007278 <_strtol_l.isra.0+0x8a>
 8007212:	2c2d      	cmp	r4, #45	; 0x2d
 8007214:	d132      	bne.n	800727c <_strtol_l.isra.0+0x8e>
 8007216:	2201      	movs	r2, #1
 8007218:	787c      	ldrb	r4, [r7, #1]
 800721a:	1cbd      	adds	r5, r7, #2
 800721c:	2e00      	cmp	r6, #0
 800721e:	d05d      	beq.n	80072dc <_strtol_l.isra.0+0xee>
 8007220:	2e10      	cmp	r6, #16
 8007222:	d109      	bne.n	8007238 <_strtol_l.isra.0+0x4a>
 8007224:	2c30      	cmp	r4, #48	; 0x30
 8007226:	d107      	bne.n	8007238 <_strtol_l.isra.0+0x4a>
 8007228:	782b      	ldrb	r3, [r5, #0]
 800722a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800722e:	2b58      	cmp	r3, #88	; 0x58
 8007230:	d14f      	bne.n	80072d2 <_strtol_l.isra.0+0xe4>
 8007232:	2610      	movs	r6, #16
 8007234:	786c      	ldrb	r4, [r5, #1]
 8007236:	3502      	adds	r5, #2
 8007238:	2a00      	cmp	r2, #0
 800723a:	bf14      	ite	ne
 800723c:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8007240:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8007244:	2700      	movs	r7, #0
 8007246:	fbb1 fcf6 	udiv	ip, r1, r6
 800724a:	4638      	mov	r0, r7
 800724c:	fb06 1e1c 	mls	lr, r6, ip, r1
 8007250:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8007254:	2b09      	cmp	r3, #9
 8007256:	d817      	bhi.n	8007288 <_strtol_l.isra.0+0x9a>
 8007258:	461c      	mov	r4, r3
 800725a:	42a6      	cmp	r6, r4
 800725c:	dd23      	ble.n	80072a6 <_strtol_l.isra.0+0xb8>
 800725e:	1c7b      	adds	r3, r7, #1
 8007260:	d007      	beq.n	8007272 <_strtol_l.isra.0+0x84>
 8007262:	4584      	cmp	ip, r0
 8007264:	d31c      	bcc.n	80072a0 <_strtol_l.isra.0+0xb2>
 8007266:	d101      	bne.n	800726c <_strtol_l.isra.0+0x7e>
 8007268:	45a6      	cmp	lr, r4
 800726a:	db19      	blt.n	80072a0 <_strtol_l.isra.0+0xb2>
 800726c:	2701      	movs	r7, #1
 800726e:	fb00 4006 	mla	r0, r0, r6, r4
 8007272:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007276:	e7eb      	b.n	8007250 <_strtol_l.isra.0+0x62>
 8007278:	462f      	mov	r7, r5
 800727a:	e7bf      	b.n	80071fc <_strtol_l.isra.0+0xe>
 800727c:	2c2b      	cmp	r4, #43	; 0x2b
 800727e:	bf04      	itt	eq
 8007280:	1cbd      	addeq	r5, r7, #2
 8007282:	787c      	ldrbeq	r4, [r7, #1]
 8007284:	461a      	mov	r2, r3
 8007286:	e7c9      	b.n	800721c <_strtol_l.isra.0+0x2e>
 8007288:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 800728c:	2b19      	cmp	r3, #25
 800728e:	d801      	bhi.n	8007294 <_strtol_l.isra.0+0xa6>
 8007290:	3c37      	subs	r4, #55	; 0x37
 8007292:	e7e2      	b.n	800725a <_strtol_l.isra.0+0x6c>
 8007294:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8007298:	2b19      	cmp	r3, #25
 800729a:	d804      	bhi.n	80072a6 <_strtol_l.isra.0+0xb8>
 800729c:	3c57      	subs	r4, #87	; 0x57
 800729e:	e7dc      	b.n	800725a <_strtol_l.isra.0+0x6c>
 80072a0:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 80072a4:	e7e5      	b.n	8007272 <_strtol_l.isra.0+0x84>
 80072a6:	1c7b      	adds	r3, r7, #1
 80072a8:	d108      	bne.n	80072bc <_strtol_l.isra.0+0xce>
 80072aa:	2322      	movs	r3, #34	; 0x22
 80072ac:	4608      	mov	r0, r1
 80072ae:	f8c8 3000 	str.w	r3, [r8]
 80072b2:	f1ba 0f00 	cmp.w	sl, #0
 80072b6:	d107      	bne.n	80072c8 <_strtol_l.isra.0+0xda>
 80072b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80072bc:	b102      	cbz	r2, 80072c0 <_strtol_l.isra.0+0xd2>
 80072be:	4240      	negs	r0, r0
 80072c0:	f1ba 0f00 	cmp.w	sl, #0
 80072c4:	d0f8      	beq.n	80072b8 <_strtol_l.isra.0+0xca>
 80072c6:	b10f      	cbz	r7, 80072cc <_strtol_l.isra.0+0xde>
 80072c8:	f105 39ff 	add.w	r9, r5, #4294967295	; 0xffffffff
 80072cc:	f8ca 9000 	str.w	r9, [sl]
 80072d0:	e7f2      	b.n	80072b8 <_strtol_l.isra.0+0xca>
 80072d2:	2430      	movs	r4, #48	; 0x30
 80072d4:	2e00      	cmp	r6, #0
 80072d6:	d1af      	bne.n	8007238 <_strtol_l.isra.0+0x4a>
 80072d8:	2608      	movs	r6, #8
 80072da:	e7ad      	b.n	8007238 <_strtol_l.isra.0+0x4a>
 80072dc:	2c30      	cmp	r4, #48	; 0x30
 80072de:	d0a3      	beq.n	8007228 <_strtol_l.isra.0+0x3a>
 80072e0:	260a      	movs	r6, #10
 80072e2:	e7a9      	b.n	8007238 <_strtol_l.isra.0+0x4a>

080072e4 <strtol>:
 80072e4:	4b08      	ldr	r3, [pc, #32]	; (8007308 <strtol+0x24>)
 80072e6:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80072e8:	681c      	ldr	r4, [r3, #0]
 80072ea:	4d08      	ldr	r5, [pc, #32]	; (800730c <strtol+0x28>)
 80072ec:	6a23      	ldr	r3, [r4, #32]
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	bf08      	it	eq
 80072f2:	462b      	moveq	r3, r5
 80072f4:	9300      	str	r3, [sp, #0]
 80072f6:	4613      	mov	r3, r2
 80072f8:	460a      	mov	r2, r1
 80072fa:	4601      	mov	r1, r0
 80072fc:	4620      	mov	r0, r4
 80072fe:	f7ff ff76 	bl	80071ee <_strtol_l.isra.0>
 8007302:	b003      	add	sp, #12
 8007304:	bd30      	pop	{r4, r5, pc}
 8007306:	bf00      	nop
 8007308:	20000180 	.word	0x20000180
 800730c:	200001e4 	.word	0x200001e4

08007310 <__locale_ctype_ptr_l>:
 8007310:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8007314:	4770      	bx	lr

08007316 <__ascii_mbtowc>:
 8007316:	b082      	sub	sp, #8
 8007318:	b901      	cbnz	r1, 800731c <__ascii_mbtowc+0x6>
 800731a:	a901      	add	r1, sp, #4
 800731c:	b142      	cbz	r2, 8007330 <__ascii_mbtowc+0x1a>
 800731e:	b14b      	cbz	r3, 8007334 <__ascii_mbtowc+0x1e>
 8007320:	7813      	ldrb	r3, [r2, #0]
 8007322:	600b      	str	r3, [r1, #0]
 8007324:	7812      	ldrb	r2, [r2, #0]
 8007326:	1c10      	adds	r0, r2, #0
 8007328:	bf18      	it	ne
 800732a:	2001      	movne	r0, #1
 800732c:	b002      	add	sp, #8
 800732e:	4770      	bx	lr
 8007330:	4610      	mov	r0, r2
 8007332:	e7fb      	b.n	800732c <__ascii_mbtowc+0x16>
 8007334:	f06f 0001 	mvn.w	r0, #1
 8007338:	e7f8      	b.n	800732c <__ascii_mbtowc+0x16>

0800733a <__ssputs_r>:
 800733a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800733e:	688e      	ldr	r6, [r1, #8]
 8007340:	4682      	mov	sl, r0
 8007342:	429e      	cmp	r6, r3
 8007344:	460c      	mov	r4, r1
 8007346:	4690      	mov	r8, r2
 8007348:	4699      	mov	r9, r3
 800734a:	d837      	bhi.n	80073bc <__ssputs_r+0x82>
 800734c:	898a      	ldrh	r2, [r1, #12]
 800734e:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007352:	d031      	beq.n	80073b8 <__ssputs_r+0x7e>
 8007354:	2302      	movs	r3, #2
 8007356:	6825      	ldr	r5, [r4, #0]
 8007358:	6909      	ldr	r1, [r1, #16]
 800735a:	1a6f      	subs	r7, r5, r1
 800735c:	6965      	ldr	r5, [r4, #20]
 800735e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007362:	fb95 f5f3 	sdiv	r5, r5, r3
 8007366:	f109 0301 	add.w	r3, r9, #1
 800736a:	443b      	add	r3, r7
 800736c:	429d      	cmp	r5, r3
 800736e:	bf38      	it	cc
 8007370:	461d      	movcc	r5, r3
 8007372:	0553      	lsls	r3, r2, #21
 8007374:	d530      	bpl.n	80073d8 <__ssputs_r+0x9e>
 8007376:	4629      	mov	r1, r5
 8007378:	f000 fb46 	bl	8007a08 <_malloc_r>
 800737c:	4606      	mov	r6, r0
 800737e:	b950      	cbnz	r0, 8007396 <__ssputs_r+0x5c>
 8007380:	230c      	movs	r3, #12
 8007382:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007386:	f8ca 3000 	str.w	r3, [sl]
 800738a:	89a3      	ldrh	r3, [r4, #12]
 800738c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007390:	81a3      	strh	r3, [r4, #12]
 8007392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007396:	463a      	mov	r2, r7
 8007398:	6921      	ldr	r1, [r4, #16]
 800739a:	f000 fac4 	bl	8007926 <memcpy>
 800739e:	89a3      	ldrh	r3, [r4, #12]
 80073a0:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80073a4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80073a8:	81a3      	strh	r3, [r4, #12]
 80073aa:	6126      	str	r6, [r4, #16]
 80073ac:	443e      	add	r6, r7
 80073ae:	6026      	str	r6, [r4, #0]
 80073b0:	464e      	mov	r6, r9
 80073b2:	6165      	str	r5, [r4, #20]
 80073b4:	1bed      	subs	r5, r5, r7
 80073b6:	60a5      	str	r5, [r4, #8]
 80073b8:	454e      	cmp	r6, r9
 80073ba:	d900      	bls.n	80073be <__ssputs_r+0x84>
 80073bc:	464e      	mov	r6, r9
 80073be:	4632      	mov	r2, r6
 80073c0:	4641      	mov	r1, r8
 80073c2:	6820      	ldr	r0, [r4, #0]
 80073c4:	f000 faba 	bl	800793c <memmove>
 80073c8:	68a3      	ldr	r3, [r4, #8]
 80073ca:	2000      	movs	r0, #0
 80073cc:	1b9b      	subs	r3, r3, r6
 80073ce:	60a3      	str	r3, [r4, #8]
 80073d0:	6823      	ldr	r3, [r4, #0]
 80073d2:	441e      	add	r6, r3
 80073d4:	6026      	str	r6, [r4, #0]
 80073d6:	e7dc      	b.n	8007392 <__ssputs_r+0x58>
 80073d8:	462a      	mov	r2, r5
 80073da:	f000 fb6f 	bl	8007abc <_realloc_r>
 80073de:	4606      	mov	r6, r0
 80073e0:	2800      	cmp	r0, #0
 80073e2:	d1e2      	bne.n	80073aa <__ssputs_r+0x70>
 80073e4:	6921      	ldr	r1, [r4, #16]
 80073e6:	4650      	mov	r0, sl
 80073e8:	f000 fac2 	bl	8007970 <_free_r>
 80073ec:	e7c8      	b.n	8007380 <__ssputs_r+0x46>
	...

080073f0 <_svfiprintf_r>:
 80073f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80073f4:	461d      	mov	r5, r3
 80073f6:	898b      	ldrh	r3, [r1, #12]
 80073f8:	b09d      	sub	sp, #116	; 0x74
 80073fa:	061f      	lsls	r7, r3, #24
 80073fc:	4680      	mov	r8, r0
 80073fe:	460c      	mov	r4, r1
 8007400:	4616      	mov	r6, r2
 8007402:	d50f      	bpl.n	8007424 <_svfiprintf_r+0x34>
 8007404:	690b      	ldr	r3, [r1, #16]
 8007406:	b96b      	cbnz	r3, 8007424 <_svfiprintf_r+0x34>
 8007408:	2140      	movs	r1, #64	; 0x40
 800740a:	f000 fafd 	bl	8007a08 <_malloc_r>
 800740e:	6020      	str	r0, [r4, #0]
 8007410:	6120      	str	r0, [r4, #16]
 8007412:	b928      	cbnz	r0, 8007420 <_svfiprintf_r+0x30>
 8007414:	230c      	movs	r3, #12
 8007416:	f8c8 3000 	str.w	r3, [r8]
 800741a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800741e:	e0c8      	b.n	80075b2 <_svfiprintf_r+0x1c2>
 8007420:	2340      	movs	r3, #64	; 0x40
 8007422:	6163      	str	r3, [r4, #20]
 8007424:	2300      	movs	r3, #0
 8007426:	9309      	str	r3, [sp, #36]	; 0x24
 8007428:	2320      	movs	r3, #32
 800742a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800742e:	2330      	movs	r3, #48	; 0x30
 8007430:	f04f 0b01 	mov.w	fp, #1
 8007434:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007438:	9503      	str	r5, [sp, #12]
 800743a:	4637      	mov	r7, r6
 800743c:	463d      	mov	r5, r7
 800743e:	f815 3b01 	ldrb.w	r3, [r5], #1
 8007442:	b10b      	cbz	r3, 8007448 <_svfiprintf_r+0x58>
 8007444:	2b25      	cmp	r3, #37	; 0x25
 8007446:	d13e      	bne.n	80074c6 <_svfiprintf_r+0xd6>
 8007448:	ebb7 0a06 	subs.w	sl, r7, r6
 800744c:	d00b      	beq.n	8007466 <_svfiprintf_r+0x76>
 800744e:	4653      	mov	r3, sl
 8007450:	4632      	mov	r2, r6
 8007452:	4621      	mov	r1, r4
 8007454:	4640      	mov	r0, r8
 8007456:	f7ff ff70 	bl	800733a <__ssputs_r>
 800745a:	3001      	adds	r0, #1
 800745c:	f000 80a4 	beq.w	80075a8 <_svfiprintf_r+0x1b8>
 8007460:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007462:	4453      	add	r3, sl
 8007464:	9309      	str	r3, [sp, #36]	; 0x24
 8007466:	783b      	ldrb	r3, [r7, #0]
 8007468:	2b00      	cmp	r3, #0
 800746a:	f000 809d 	beq.w	80075a8 <_svfiprintf_r+0x1b8>
 800746e:	2300      	movs	r3, #0
 8007470:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007474:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007478:	9304      	str	r3, [sp, #16]
 800747a:	9307      	str	r3, [sp, #28]
 800747c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007480:	931a      	str	r3, [sp, #104]	; 0x68
 8007482:	462f      	mov	r7, r5
 8007484:	2205      	movs	r2, #5
 8007486:	f817 1b01 	ldrb.w	r1, [r7], #1
 800748a:	4850      	ldr	r0, [pc, #320]	; (80075cc <_svfiprintf_r+0x1dc>)
 800748c:	f000 fa3d 	bl	800790a <memchr>
 8007490:	9b04      	ldr	r3, [sp, #16]
 8007492:	b9d0      	cbnz	r0, 80074ca <_svfiprintf_r+0xda>
 8007494:	06d9      	lsls	r1, r3, #27
 8007496:	bf44      	itt	mi
 8007498:	2220      	movmi	r2, #32
 800749a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800749e:	071a      	lsls	r2, r3, #28
 80074a0:	bf44      	itt	mi
 80074a2:	222b      	movmi	r2, #43	; 0x2b
 80074a4:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80074a8:	782a      	ldrb	r2, [r5, #0]
 80074aa:	2a2a      	cmp	r2, #42	; 0x2a
 80074ac:	d015      	beq.n	80074da <_svfiprintf_r+0xea>
 80074ae:	462f      	mov	r7, r5
 80074b0:	2000      	movs	r0, #0
 80074b2:	250a      	movs	r5, #10
 80074b4:	9a07      	ldr	r2, [sp, #28]
 80074b6:	4639      	mov	r1, r7
 80074b8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80074bc:	3b30      	subs	r3, #48	; 0x30
 80074be:	2b09      	cmp	r3, #9
 80074c0:	d94d      	bls.n	800755e <_svfiprintf_r+0x16e>
 80074c2:	b1b8      	cbz	r0, 80074f4 <_svfiprintf_r+0x104>
 80074c4:	e00f      	b.n	80074e6 <_svfiprintf_r+0xf6>
 80074c6:	462f      	mov	r7, r5
 80074c8:	e7b8      	b.n	800743c <_svfiprintf_r+0x4c>
 80074ca:	4a40      	ldr	r2, [pc, #256]	; (80075cc <_svfiprintf_r+0x1dc>)
 80074cc:	463d      	mov	r5, r7
 80074ce:	1a80      	subs	r0, r0, r2
 80074d0:	fa0b f000 	lsl.w	r0, fp, r0
 80074d4:	4318      	orrs	r0, r3
 80074d6:	9004      	str	r0, [sp, #16]
 80074d8:	e7d3      	b.n	8007482 <_svfiprintf_r+0x92>
 80074da:	9a03      	ldr	r2, [sp, #12]
 80074dc:	1d11      	adds	r1, r2, #4
 80074de:	6812      	ldr	r2, [r2, #0]
 80074e0:	9103      	str	r1, [sp, #12]
 80074e2:	2a00      	cmp	r2, #0
 80074e4:	db01      	blt.n	80074ea <_svfiprintf_r+0xfa>
 80074e6:	9207      	str	r2, [sp, #28]
 80074e8:	e004      	b.n	80074f4 <_svfiprintf_r+0x104>
 80074ea:	4252      	negs	r2, r2
 80074ec:	f043 0302 	orr.w	r3, r3, #2
 80074f0:	9207      	str	r2, [sp, #28]
 80074f2:	9304      	str	r3, [sp, #16]
 80074f4:	783b      	ldrb	r3, [r7, #0]
 80074f6:	2b2e      	cmp	r3, #46	; 0x2e
 80074f8:	d10c      	bne.n	8007514 <_svfiprintf_r+0x124>
 80074fa:	787b      	ldrb	r3, [r7, #1]
 80074fc:	2b2a      	cmp	r3, #42	; 0x2a
 80074fe:	d133      	bne.n	8007568 <_svfiprintf_r+0x178>
 8007500:	9b03      	ldr	r3, [sp, #12]
 8007502:	3702      	adds	r7, #2
 8007504:	1d1a      	adds	r2, r3, #4
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	9203      	str	r2, [sp, #12]
 800750a:	2b00      	cmp	r3, #0
 800750c:	bfb8      	it	lt
 800750e:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8007512:	9305      	str	r3, [sp, #20]
 8007514:	4d2e      	ldr	r5, [pc, #184]	; (80075d0 <_svfiprintf_r+0x1e0>)
 8007516:	2203      	movs	r2, #3
 8007518:	7839      	ldrb	r1, [r7, #0]
 800751a:	4628      	mov	r0, r5
 800751c:	f000 f9f5 	bl	800790a <memchr>
 8007520:	b138      	cbz	r0, 8007532 <_svfiprintf_r+0x142>
 8007522:	2340      	movs	r3, #64	; 0x40
 8007524:	1b40      	subs	r0, r0, r5
 8007526:	fa03 f000 	lsl.w	r0, r3, r0
 800752a:	9b04      	ldr	r3, [sp, #16]
 800752c:	3701      	adds	r7, #1
 800752e:	4303      	orrs	r3, r0
 8007530:	9304      	str	r3, [sp, #16]
 8007532:	7839      	ldrb	r1, [r7, #0]
 8007534:	2206      	movs	r2, #6
 8007536:	4827      	ldr	r0, [pc, #156]	; (80075d4 <_svfiprintf_r+0x1e4>)
 8007538:	1c7e      	adds	r6, r7, #1
 800753a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800753e:	f000 f9e4 	bl	800790a <memchr>
 8007542:	2800      	cmp	r0, #0
 8007544:	d038      	beq.n	80075b8 <_svfiprintf_r+0x1c8>
 8007546:	4b24      	ldr	r3, [pc, #144]	; (80075d8 <_svfiprintf_r+0x1e8>)
 8007548:	bb13      	cbnz	r3, 8007590 <_svfiprintf_r+0x1a0>
 800754a:	9b03      	ldr	r3, [sp, #12]
 800754c:	3307      	adds	r3, #7
 800754e:	f023 0307 	bic.w	r3, r3, #7
 8007552:	3308      	adds	r3, #8
 8007554:	9303      	str	r3, [sp, #12]
 8007556:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007558:	444b      	add	r3, r9
 800755a:	9309      	str	r3, [sp, #36]	; 0x24
 800755c:	e76d      	b.n	800743a <_svfiprintf_r+0x4a>
 800755e:	fb05 3202 	mla	r2, r5, r2, r3
 8007562:	2001      	movs	r0, #1
 8007564:	460f      	mov	r7, r1
 8007566:	e7a6      	b.n	80074b6 <_svfiprintf_r+0xc6>
 8007568:	2300      	movs	r3, #0
 800756a:	250a      	movs	r5, #10
 800756c:	4619      	mov	r1, r3
 800756e:	3701      	adds	r7, #1
 8007570:	9305      	str	r3, [sp, #20]
 8007572:	4638      	mov	r0, r7
 8007574:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007578:	3a30      	subs	r2, #48	; 0x30
 800757a:	2a09      	cmp	r2, #9
 800757c:	d903      	bls.n	8007586 <_svfiprintf_r+0x196>
 800757e:	2b00      	cmp	r3, #0
 8007580:	d0c8      	beq.n	8007514 <_svfiprintf_r+0x124>
 8007582:	9105      	str	r1, [sp, #20]
 8007584:	e7c6      	b.n	8007514 <_svfiprintf_r+0x124>
 8007586:	fb05 2101 	mla	r1, r5, r1, r2
 800758a:	2301      	movs	r3, #1
 800758c:	4607      	mov	r7, r0
 800758e:	e7f0      	b.n	8007572 <_svfiprintf_r+0x182>
 8007590:	ab03      	add	r3, sp, #12
 8007592:	9300      	str	r3, [sp, #0]
 8007594:	4622      	mov	r2, r4
 8007596:	4b11      	ldr	r3, [pc, #68]	; (80075dc <_svfiprintf_r+0x1ec>)
 8007598:	a904      	add	r1, sp, #16
 800759a:	4640      	mov	r0, r8
 800759c:	f3af 8000 	nop.w
 80075a0:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 80075a4:	4681      	mov	r9, r0
 80075a6:	d1d6      	bne.n	8007556 <_svfiprintf_r+0x166>
 80075a8:	89a3      	ldrh	r3, [r4, #12]
 80075aa:	065b      	lsls	r3, r3, #25
 80075ac:	f53f af35 	bmi.w	800741a <_svfiprintf_r+0x2a>
 80075b0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80075b2:	b01d      	add	sp, #116	; 0x74
 80075b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80075b8:	ab03      	add	r3, sp, #12
 80075ba:	9300      	str	r3, [sp, #0]
 80075bc:	4622      	mov	r2, r4
 80075be:	4b07      	ldr	r3, [pc, #28]	; (80075dc <_svfiprintf_r+0x1ec>)
 80075c0:	a904      	add	r1, sp, #16
 80075c2:	4640      	mov	r0, r8
 80075c4:	f000 f882 	bl	80076cc <_printf_i>
 80075c8:	e7ea      	b.n	80075a0 <_svfiprintf_r+0x1b0>
 80075ca:	bf00      	nop
 80075cc:	08007be6 	.word	0x08007be6
 80075d0:	08007bec 	.word	0x08007bec
 80075d4:	08007bf0 	.word	0x08007bf0
 80075d8:	00000000 	.word	0x00000000
 80075dc:	0800733b 	.word	0x0800733b

080075e0 <_printf_common>:
 80075e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80075e4:	4691      	mov	r9, r2
 80075e6:	461f      	mov	r7, r3
 80075e8:	688a      	ldr	r2, [r1, #8]
 80075ea:	690b      	ldr	r3, [r1, #16]
 80075ec:	4606      	mov	r6, r0
 80075ee:	4293      	cmp	r3, r2
 80075f0:	bfb8      	it	lt
 80075f2:	4613      	movlt	r3, r2
 80075f4:	f8c9 3000 	str.w	r3, [r9]
 80075f8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80075fc:	460c      	mov	r4, r1
 80075fe:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007602:	b112      	cbz	r2, 800760a <_printf_common+0x2a>
 8007604:	3301      	adds	r3, #1
 8007606:	f8c9 3000 	str.w	r3, [r9]
 800760a:	6823      	ldr	r3, [r4, #0]
 800760c:	0699      	lsls	r1, r3, #26
 800760e:	bf42      	ittt	mi
 8007610:	f8d9 3000 	ldrmi.w	r3, [r9]
 8007614:	3302      	addmi	r3, #2
 8007616:	f8c9 3000 	strmi.w	r3, [r9]
 800761a:	6825      	ldr	r5, [r4, #0]
 800761c:	f015 0506 	ands.w	r5, r5, #6
 8007620:	d107      	bne.n	8007632 <_printf_common+0x52>
 8007622:	f104 0a19 	add.w	sl, r4, #25
 8007626:	68e3      	ldr	r3, [r4, #12]
 8007628:	f8d9 2000 	ldr.w	r2, [r9]
 800762c:	1a9b      	subs	r3, r3, r2
 800762e:	42ab      	cmp	r3, r5
 8007630:	dc29      	bgt.n	8007686 <_printf_common+0xa6>
 8007632:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8007636:	6822      	ldr	r2, [r4, #0]
 8007638:	3300      	adds	r3, #0
 800763a:	bf18      	it	ne
 800763c:	2301      	movne	r3, #1
 800763e:	0692      	lsls	r2, r2, #26
 8007640:	d42e      	bmi.n	80076a0 <_printf_common+0xc0>
 8007642:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007646:	4639      	mov	r1, r7
 8007648:	4630      	mov	r0, r6
 800764a:	47c0      	blx	r8
 800764c:	3001      	adds	r0, #1
 800764e:	d021      	beq.n	8007694 <_printf_common+0xb4>
 8007650:	6823      	ldr	r3, [r4, #0]
 8007652:	68e5      	ldr	r5, [r4, #12]
 8007654:	f003 0306 	and.w	r3, r3, #6
 8007658:	2b04      	cmp	r3, #4
 800765a:	bf18      	it	ne
 800765c:	2500      	movne	r5, #0
 800765e:	f8d9 2000 	ldr.w	r2, [r9]
 8007662:	f04f 0900 	mov.w	r9, #0
 8007666:	bf08      	it	eq
 8007668:	1aad      	subeq	r5, r5, r2
 800766a:	68a3      	ldr	r3, [r4, #8]
 800766c:	6922      	ldr	r2, [r4, #16]
 800766e:	bf08      	it	eq
 8007670:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007674:	4293      	cmp	r3, r2
 8007676:	bfc4      	itt	gt
 8007678:	1a9b      	subgt	r3, r3, r2
 800767a:	18ed      	addgt	r5, r5, r3
 800767c:	341a      	adds	r4, #26
 800767e:	454d      	cmp	r5, r9
 8007680:	d11a      	bne.n	80076b8 <_printf_common+0xd8>
 8007682:	2000      	movs	r0, #0
 8007684:	e008      	b.n	8007698 <_printf_common+0xb8>
 8007686:	2301      	movs	r3, #1
 8007688:	4652      	mov	r2, sl
 800768a:	4639      	mov	r1, r7
 800768c:	4630      	mov	r0, r6
 800768e:	47c0      	blx	r8
 8007690:	3001      	adds	r0, #1
 8007692:	d103      	bne.n	800769c <_printf_common+0xbc>
 8007694:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007698:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800769c:	3501      	adds	r5, #1
 800769e:	e7c2      	b.n	8007626 <_printf_common+0x46>
 80076a0:	2030      	movs	r0, #48	; 0x30
 80076a2:	18e1      	adds	r1, r4, r3
 80076a4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80076a8:	1c5a      	adds	r2, r3, #1
 80076aa:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80076ae:	4422      	add	r2, r4
 80076b0:	3302      	adds	r3, #2
 80076b2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80076b6:	e7c4      	b.n	8007642 <_printf_common+0x62>
 80076b8:	2301      	movs	r3, #1
 80076ba:	4622      	mov	r2, r4
 80076bc:	4639      	mov	r1, r7
 80076be:	4630      	mov	r0, r6
 80076c0:	47c0      	blx	r8
 80076c2:	3001      	adds	r0, #1
 80076c4:	d0e6      	beq.n	8007694 <_printf_common+0xb4>
 80076c6:	f109 0901 	add.w	r9, r9, #1
 80076ca:	e7d8      	b.n	800767e <_printf_common+0x9e>

080076cc <_printf_i>:
 80076cc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80076d0:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80076d4:	460c      	mov	r4, r1
 80076d6:	7e09      	ldrb	r1, [r1, #24]
 80076d8:	b085      	sub	sp, #20
 80076da:	296e      	cmp	r1, #110	; 0x6e
 80076dc:	4617      	mov	r7, r2
 80076de:	4606      	mov	r6, r0
 80076e0:	4698      	mov	r8, r3
 80076e2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80076e4:	f000 80b3 	beq.w	800784e <_printf_i+0x182>
 80076e8:	d822      	bhi.n	8007730 <_printf_i+0x64>
 80076ea:	2963      	cmp	r1, #99	; 0x63
 80076ec:	d036      	beq.n	800775c <_printf_i+0x90>
 80076ee:	d80a      	bhi.n	8007706 <_printf_i+0x3a>
 80076f0:	2900      	cmp	r1, #0
 80076f2:	f000 80b9 	beq.w	8007868 <_printf_i+0x19c>
 80076f6:	2958      	cmp	r1, #88	; 0x58
 80076f8:	f000 8083 	beq.w	8007802 <_printf_i+0x136>
 80076fc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007700:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8007704:	e032      	b.n	800776c <_printf_i+0xa0>
 8007706:	2964      	cmp	r1, #100	; 0x64
 8007708:	d001      	beq.n	800770e <_printf_i+0x42>
 800770a:	2969      	cmp	r1, #105	; 0x69
 800770c:	d1f6      	bne.n	80076fc <_printf_i+0x30>
 800770e:	6820      	ldr	r0, [r4, #0]
 8007710:	6813      	ldr	r3, [r2, #0]
 8007712:	0605      	lsls	r5, r0, #24
 8007714:	f103 0104 	add.w	r1, r3, #4
 8007718:	d52a      	bpl.n	8007770 <_printf_i+0xa4>
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	6011      	str	r1, [r2, #0]
 800771e:	2b00      	cmp	r3, #0
 8007720:	da03      	bge.n	800772a <_printf_i+0x5e>
 8007722:	222d      	movs	r2, #45	; 0x2d
 8007724:	425b      	negs	r3, r3
 8007726:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800772a:	486f      	ldr	r0, [pc, #444]	; (80078e8 <_printf_i+0x21c>)
 800772c:	220a      	movs	r2, #10
 800772e:	e039      	b.n	80077a4 <_printf_i+0xd8>
 8007730:	2973      	cmp	r1, #115	; 0x73
 8007732:	f000 809d 	beq.w	8007870 <_printf_i+0x1a4>
 8007736:	d808      	bhi.n	800774a <_printf_i+0x7e>
 8007738:	296f      	cmp	r1, #111	; 0x6f
 800773a:	d020      	beq.n	800777e <_printf_i+0xb2>
 800773c:	2970      	cmp	r1, #112	; 0x70
 800773e:	d1dd      	bne.n	80076fc <_printf_i+0x30>
 8007740:	6823      	ldr	r3, [r4, #0]
 8007742:	f043 0320 	orr.w	r3, r3, #32
 8007746:	6023      	str	r3, [r4, #0]
 8007748:	e003      	b.n	8007752 <_printf_i+0x86>
 800774a:	2975      	cmp	r1, #117	; 0x75
 800774c:	d017      	beq.n	800777e <_printf_i+0xb2>
 800774e:	2978      	cmp	r1, #120	; 0x78
 8007750:	d1d4      	bne.n	80076fc <_printf_i+0x30>
 8007752:	2378      	movs	r3, #120	; 0x78
 8007754:	4865      	ldr	r0, [pc, #404]	; (80078ec <_printf_i+0x220>)
 8007756:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800775a:	e055      	b.n	8007808 <_printf_i+0x13c>
 800775c:	6813      	ldr	r3, [r2, #0]
 800775e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007762:	1d19      	adds	r1, r3, #4
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	6011      	str	r1, [r2, #0]
 8007768:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800776c:	2301      	movs	r3, #1
 800776e:	e08c      	b.n	800788a <_printf_i+0x1be>
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007776:	6011      	str	r1, [r2, #0]
 8007778:	bf18      	it	ne
 800777a:	b21b      	sxthne	r3, r3
 800777c:	e7cf      	b.n	800771e <_printf_i+0x52>
 800777e:	6813      	ldr	r3, [r2, #0]
 8007780:	6825      	ldr	r5, [r4, #0]
 8007782:	1d18      	adds	r0, r3, #4
 8007784:	6010      	str	r0, [r2, #0]
 8007786:	0628      	lsls	r0, r5, #24
 8007788:	d501      	bpl.n	800778e <_printf_i+0xc2>
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	e002      	b.n	8007794 <_printf_i+0xc8>
 800778e:	0668      	lsls	r0, r5, #25
 8007790:	d5fb      	bpl.n	800778a <_printf_i+0xbe>
 8007792:	881b      	ldrh	r3, [r3, #0]
 8007794:	296f      	cmp	r1, #111	; 0x6f
 8007796:	bf14      	ite	ne
 8007798:	220a      	movne	r2, #10
 800779a:	2208      	moveq	r2, #8
 800779c:	4852      	ldr	r0, [pc, #328]	; (80078e8 <_printf_i+0x21c>)
 800779e:	2100      	movs	r1, #0
 80077a0:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80077a4:	6865      	ldr	r5, [r4, #4]
 80077a6:	2d00      	cmp	r5, #0
 80077a8:	60a5      	str	r5, [r4, #8]
 80077aa:	f2c0 8095 	blt.w	80078d8 <_printf_i+0x20c>
 80077ae:	6821      	ldr	r1, [r4, #0]
 80077b0:	f021 0104 	bic.w	r1, r1, #4
 80077b4:	6021      	str	r1, [r4, #0]
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	d13d      	bne.n	8007836 <_printf_i+0x16a>
 80077ba:	2d00      	cmp	r5, #0
 80077bc:	f040 808e 	bne.w	80078dc <_printf_i+0x210>
 80077c0:	4665      	mov	r5, ip
 80077c2:	2a08      	cmp	r2, #8
 80077c4:	d10b      	bne.n	80077de <_printf_i+0x112>
 80077c6:	6823      	ldr	r3, [r4, #0]
 80077c8:	07db      	lsls	r3, r3, #31
 80077ca:	d508      	bpl.n	80077de <_printf_i+0x112>
 80077cc:	6923      	ldr	r3, [r4, #16]
 80077ce:	6862      	ldr	r2, [r4, #4]
 80077d0:	429a      	cmp	r2, r3
 80077d2:	bfde      	ittt	le
 80077d4:	2330      	movle	r3, #48	; 0x30
 80077d6:	f805 3c01 	strble.w	r3, [r5, #-1]
 80077da:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 80077de:	ebac 0305 	sub.w	r3, ip, r5
 80077e2:	6123      	str	r3, [r4, #16]
 80077e4:	f8cd 8000 	str.w	r8, [sp]
 80077e8:	463b      	mov	r3, r7
 80077ea:	aa03      	add	r2, sp, #12
 80077ec:	4621      	mov	r1, r4
 80077ee:	4630      	mov	r0, r6
 80077f0:	f7ff fef6 	bl	80075e0 <_printf_common>
 80077f4:	3001      	adds	r0, #1
 80077f6:	d14d      	bne.n	8007894 <_printf_i+0x1c8>
 80077f8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80077fc:	b005      	add	sp, #20
 80077fe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007802:	4839      	ldr	r0, [pc, #228]	; (80078e8 <_printf_i+0x21c>)
 8007804:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8007808:	6813      	ldr	r3, [r2, #0]
 800780a:	6821      	ldr	r1, [r4, #0]
 800780c:	1d1d      	adds	r5, r3, #4
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	6015      	str	r5, [r2, #0]
 8007812:	060a      	lsls	r2, r1, #24
 8007814:	d50b      	bpl.n	800782e <_printf_i+0x162>
 8007816:	07ca      	lsls	r2, r1, #31
 8007818:	bf44      	itt	mi
 800781a:	f041 0120 	orrmi.w	r1, r1, #32
 800781e:	6021      	strmi	r1, [r4, #0]
 8007820:	b91b      	cbnz	r3, 800782a <_printf_i+0x15e>
 8007822:	6822      	ldr	r2, [r4, #0]
 8007824:	f022 0220 	bic.w	r2, r2, #32
 8007828:	6022      	str	r2, [r4, #0]
 800782a:	2210      	movs	r2, #16
 800782c:	e7b7      	b.n	800779e <_printf_i+0xd2>
 800782e:	064d      	lsls	r5, r1, #25
 8007830:	bf48      	it	mi
 8007832:	b29b      	uxthmi	r3, r3
 8007834:	e7ef      	b.n	8007816 <_printf_i+0x14a>
 8007836:	4665      	mov	r5, ip
 8007838:	fbb3 f1f2 	udiv	r1, r3, r2
 800783c:	fb02 3311 	mls	r3, r2, r1, r3
 8007840:	5cc3      	ldrb	r3, [r0, r3]
 8007842:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8007846:	460b      	mov	r3, r1
 8007848:	2900      	cmp	r1, #0
 800784a:	d1f5      	bne.n	8007838 <_printf_i+0x16c>
 800784c:	e7b9      	b.n	80077c2 <_printf_i+0xf6>
 800784e:	6813      	ldr	r3, [r2, #0]
 8007850:	6825      	ldr	r5, [r4, #0]
 8007852:	1d18      	adds	r0, r3, #4
 8007854:	6961      	ldr	r1, [r4, #20]
 8007856:	6010      	str	r0, [r2, #0]
 8007858:	0628      	lsls	r0, r5, #24
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	d501      	bpl.n	8007862 <_printf_i+0x196>
 800785e:	6019      	str	r1, [r3, #0]
 8007860:	e002      	b.n	8007868 <_printf_i+0x19c>
 8007862:	066a      	lsls	r2, r5, #25
 8007864:	d5fb      	bpl.n	800785e <_printf_i+0x192>
 8007866:	8019      	strh	r1, [r3, #0]
 8007868:	2300      	movs	r3, #0
 800786a:	4665      	mov	r5, ip
 800786c:	6123      	str	r3, [r4, #16]
 800786e:	e7b9      	b.n	80077e4 <_printf_i+0x118>
 8007870:	6813      	ldr	r3, [r2, #0]
 8007872:	1d19      	adds	r1, r3, #4
 8007874:	6011      	str	r1, [r2, #0]
 8007876:	681d      	ldr	r5, [r3, #0]
 8007878:	6862      	ldr	r2, [r4, #4]
 800787a:	2100      	movs	r1, #0
 800787c:	4628      	mov	r0, r5
 800787e:	f000 f844 	bl	800790a <memchr>
 8007882:	b108      	cbz	r0, 8007888 <_printf_i+0x1bc>
 8007884:	1b40      	subs	r0, r0, r5
 8007886:	6060      	str	r0, [r4, #4]
 8007888:	6863      	ldr	r3, [r4, #4]
 800788a:	6123      	str	r3, [r4, #16]
 800788c:	2300      	movs	r3, #0
 800788e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007892:	e7a7      	b.n	80077e4 <_printf_i+0x118>
 8007894:	6923      	ldr	r3, [r4, #16]
 8007896:	462a      	mov	r2, r5
 8007898:	4639      	mov	r1, r7
 800789a:	4630      	mov	r0, r6
 800789c:	47c0      	blx	r8
 800789e:	3001      	adds	r0, #1
 80078a0:	d0aa      	beq.n	80077f8 <_printf_i+0x12c>
 80078a2:	6823      	ldr	r3, [r4, #0]
 80078a4:	079b      	lsls	r3, r3, #30
 80078a6:	d413      	bmi.n	80078d0 <_printf_i+0x204>
 80078a8:	68e0      	ldr	r0, [r4, #12]
 80078aa:	9b03      	ldr	r3, [sp, #12]
 80078ac:	4298      	cmp	r0, r3
 80078ae:	bfb8      	it	lt
 80078b0:	4618      	movlt	r0, r3
 80078b2:	e7a3      	b.n	80077fc <_printf_i+0x130>
 80078b4:	2301      	movs	r3, #1
 80078b6:	464a      	mov	r2, r9
 80078b8:	4639      	mov	r1, r7
 80078ba:	4630      	mov	r0, r6
 80078bc:	47c0      	blx	r8
 80078be:	3001      	adds	r0, #1
 80078c0:	d09a      	beq.n	80077f8 <_printf_i+0x12c>
 80078c2:	3501      	adds	r5, #1
 80078c4:	68e3      	ldr	r3, [r4, #12]
 80078c6:	9a03      	ldr	r2, [sp, #12]
 80078c8:	1a9b      	subs	r3, r3, r2
 80078ca:	42ab      	cmp	r3, r5
 80078cc:	dcf2      	bgt.n	80078b4 <_printf_i+0x1e8>
 80078ce:	e7eb      	b.n	80078a8 <_printf_i+0x1dc>
 80078d0:	2500      	movs	r5, #0
 80078d2:	f104 0919 	add.w	r9, r4, #25
 80078d6:	e7f5      	b.n	80078c4 <_printf_i+0x1f8>
 80078d8:	2b00      	cmp	r3, #0
 80078da:	d1ac      	bne.n	8007836 <_printf_i+0x16a>
 80078dc:	7803      	ldrb	r3, [r0, #0]
 80078de:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80078e2:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80078e6:	e76c      	b.n	80077c2 <_printf_i+0xf6>
 80078e8:	08007bf7 	.word	0x08007bf7
 80078ec:	08007c08 	.word	0x08007c08

080078f0 <__ascii_wctomb>:
 80078f0:	b149      	cbz	r1, 8007906 <__ascii_wctomb+0x16>
 80078f2:	2aff      	cmp	r2, #255	; 0xff
 80078f4:	bf8b      	itete	hi
 80078f6:	238a      	movhi	r3, #138	; 0x8a
 80078f8:	700a      	strbls	r2, [r1, #0]
 80078fa:	6003      	strhi	r3, [r0, #0]
 80078fc:	2001      	movls	r0, #1
 80078fe:	bf88      	it	hi
 8007900:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8007904:	4770      	bx	lr
 8007906:	4608      	mov	r0, r1
 8007908:	4770      	bx	lr

0800790a <memchr>:
 800790a:	b510      	push	{r4, lr}
 800790c:	b2c9      	uxtb	r1, r1
 800790e:	4402      	add	r2, r0
 8007910:	4290      	cmp	r0, r2
 8007912:	4603      	mov	r3, r0
 8007914:	d101      	bne.n	800791a <memchr+0x10>
 8007916:	2300      	movs	r3, #0
 8007918:	e003      	b.n	8007922 <memchr+0x18>
 800791a:	781c      	ldrb	r4, [r3, #0]
 800791c:	3001      	adds	r0, #1
 800791e:	428c      	cmp	r4, r1
 8007920:	d1f6      	bne.n	8007910 <memchr+0x6>
 8007922:	4618      	mov	r0, r3
 8007924:	bd10      	pop	{r4, pc}

08007926 <memcpy>:
 8007926:	b510      	push	{r4, lr}
 8007928:	1e43      	subs	r3, r0, #1
 800792a:	440a      	add	r2, r1
 800792c:	4291      	cmp	r1, r2
 800792e:	d100      	bne.n	8007932 <memcpy+0xc>
 8007930:	bd10      	pop	{r4, pc}
 8007932:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007936:	f803 4f01 	strb.w	r4, [r3, #1]!
 800793a:	e7f7      	b.n	800792c <memcpy+0x6>

0800793c <memmove>:
 800793c:	4288      	cmp	r0, r1
 800793e:	b510      	push	{r4, lr}
 8007940:	eb01 0302 	add.w	r3, r1, r2
 8007944:	d807      	bhi.n	8007956 <memmove+0x1a>
 8007946:	1e42      	subs	r2, r0, #1
 8007948:	4299      	cmp	r1, r3
 800794a:	d00a      	beq.n	8007962 <memmove+0x26>
 800794c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007950:	f802 4f01 	strb.w	r4, [r2, #1]!
 8007954:	e7f8      	b.n	8007948 <memmove+0xc>
 8007956:	4283      	cmp	r3, r0
 8007958:	d9f5      	bls.n	8007946 <memmove+0xa>
 800795a:	1881      	adds	r1, r0, r2
 800795c:	1ad2      	subs	r2, r2, r3
 800795e:	42d3      	cmn	r3, r2
 8007960:	d100      	bne.n	8007964 <memmove+0x28>
 8007962:	bd10      	pop	{r4, pc}
 8007964:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007968:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800796c:	e7f7      	b.n	800795e <memmove+0x22>
	...

08007970 <_free_r>:
 8007970:	b538      	push	{r3, r4, r5, lr}
 8007972:	4605      	mov	r5, r0
 8007974:	2900      	cmp	r1, #0
 8007976:	d043      	beq.n	8007a00 <_free_r+0x90>
 8007978:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800797c:	1f0c      	subs	r4, r1, #4
 800797e:	2b00      	cmp	r3, #0
 8007980:	bfb8      	it	lt
 8007982:	18e4      	addlt	r4, r4, r3
 8007984:	f000 f8d0 	bl	8007b28 <__malloc_lock>
 8007988:	4a1e      	ldr	r2, [pc, #120]	; (8007a04 <_free_r+0x94>)
 800798a:	6813      	ldr	r3, [r2, #0]
 800798c:	4610      	mov	r0, r2
 800798e:	b933      	cbnz	r3, 800799e <_free_r+0x2e>
 8007990:	6063      	str	r3, [r4, #4]
 8007992:	6014      	str	r4, [r2, #0]
 8007994:	4628      	mov	r0, r5
 8007996:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800799a:	f000 b8c6 	b.w	8007b2a <__malloc_unlock>
 800799e:	42a3      	cmp	r3, r4
 80079a0:	d90b      	bls.n	80079ba <_free_r+0x4a>
 80079a2:	6821      	ldr	r1, [r4, #0]
 80079a4:	1862      	adds	r2, r4, r1
 80079a6:	4293      	cmp	r3, r2
 80079a8:	bf01      	itttt	eq
 80079aa:	681a      	ldreq	r2, [r3, #0]
 80079ac:	685b      	ldreq	r3, [r3, #4]
 80079ae:	1852      	addeq	r2, r2, r1
 80079b0:	6022      	streq	r2, [r4, #0]
 80079b2:	6063      	str	r3, [r4, #4]
 80079b4:	6004      	str	r4, [r0, #0]
 80079b6:	e7ed      	b.n	8007994 <_free_r+0x24>
 80079b8:	4613      	mov	r3, r2
 80079ba:	685a      	ldr	r2, [r3, #4]
 80079bc:	b10a      	cbz	r2, 80079c2 <_free_r+0x52>
 80079be:	42a2      	cmp	r2, r4
 80079c0:	d9fa      	bls.n	80079b8 <_free_r+0x48>
 80079c2:	6819      	ldr	r1, [r3, #0]
 80079c4:	1858      	adds	r0, r3, r1
 80079c6:	42a0      	cmp	r0, r4
 80079c8:	d10b      	bne.n	80079e2 <_free_r+0x72>
 80079ca:	6820      	ldr	r0, [r4, #0]
 80079cc:	4401      	add	r1, r0
 80079ce:	1858      	adds	r0, r3, r1
 80079d0:	4282      	cmp	r2, r0
 80079d2:	6019      	str	r1, [r3, #0]
 80079d4:	d1de      	bne.n	8007994 <_free_r+0x24>
 80079d6:	6810      	ldr	r0, [r2, #0]
 80079d8:	6852      	ldr	r2, [r2, #4]
 80079da:	4401      	add	r1, r0
 80079dc:	6019      	str	r1, [r3, #0]
 80079de:	605a      	str	r2, [r3, #4]
 80079e0:	e7d8      	b.n	8007994 <_free_r+0x24>
 80079e2:	d902      	bls.n	80079ea <_free_r+0x7a>
 80079e4:	230c      	movs	r3, #12
 80079e6:	602b      	str	r3, [r5, #0]
 80079e8:	e7d4      	b.n	8007994 <_free_r+0x24>
 80079ea:	6820      	ldr	r0, [r4, #0]
 80079ec:	1821      	adds	r1, r4, r0
 80079ee:	428a      	cmp	r2, r1
 80079f0:	bf01      	itttt	eq
 80079f2:	6811      	ldreq	r1, [r2, #0]
 80079f4:	6852      	ldreq	r2, [r2, #4]
 80079f6:	1809      	addeq	r1, r1, r0
 80079f8:	6021      	streq	r1, [r4, #0]
 80079fa:	6062      	str	r2, [r4, #4]
 80079fc:	605c      	str	r4, [r3, #4]
 80079fe:	e7c9      	b.n	8007994 <_free_r+0x24>
 8007a00:	bd38      	pop	{r3, r4, r5, pc}
 8007a02:	bf00      	nop
 8007a04:	20000598 	.word	0x20000598

08007a08 <_malloc_r>:
 8007a08:	b570      	push	{r4, r5, r6, lr}
 8007a0a:	1ccd      	adds	r5, r1, #3
 8007a0c:	f025 0503 	bic.w	r5, r5, #3
 8007a10:	3508      	adds	r5, #8
 8007a12:	2d0c      	cmp	r5, #12
 8007a14:	bf38      	it	cc
 8007a16:	250c      	movcc	r5, #12
 8007a18:	2d00      	cmp	r5, #0
 8007a1a:	4606      	mov	r6, r0
 8007a1c:	db01      	blt.n	8007a22 <_malloc_r+0x1a>
 8007a1e:	42a9      	cmp	r1, r5
 8007a20:	d903      	bls.n	8007a2a <_malloc_r+0x22>
 8007a22:	230c      	movs	r3, #12
 8007a24:	6033      	str	r3, [r6, #0]
 8007a26:	2000      	movs	r0, #0
 8007a28:	bd70      	pop	{r4, r5, r6, pc}
 8007a2a:	f000 f87d 	bl	8007b28 <__malloc_lock>
 8007a2e:	4a21      	ldr	r2, [pc, #132]	; (8007ab4 <_malloc_r+0xac>)
 8007a30:	6814      	ldr	r4, [r2, #0]
 8007a32:	4621      	mov	r1, r4
 8007a34:	b991      	cbnz	r1, 8007a5c <_malloc_r+0x54>
 8007a36:	4c20      	ldr	r4, [pc, #128]	; (8007ab8 <_malloc_r+0xb0>)
 8007a38:	6823      	ldr	r3, [r4, #0]
 8007a3a:	b91b      	cbnz	r3, 8007a44 <_malloc_r+0x3c>
 8007a3c:	4630      	mov	r0, r6
 8007a3e:	f000 f863 	bl	8007b08 <_sbrk_r>
 8007a42:	6020      	str	r0, [r4, #0]
 8007a44:	4629      	mov	r1, r5
 8007a46:	4630      	mov	r0, r6
 8007a48:	f000 f85e 	bl	8007b08 <_sbrk_r>
 8007a4c:	1c43      	adds	r3, r0, #1
 8007a4e:	d124      	bne.n	8007a9a <_malloc_r+0x92>
 8007a50:	230c      	movs	r3, #12
 8007a52:	4630      	mov	r0, r6
 8007a54:	6033      	str	r3, [r6, #0]
 8007a56:	f000 f868 	bl	8007b2a <__malloc_unlock>
 8007a5a:	e7e4      	b.n	8007a26 <_malloc_r+0x1e>
 8007a5c:	680b      	ldr	r3, [r1, #0]
 8007a5e:	1b5b      	subs	r3, r3, r5
 8007a60:	d418      	bmi.n	8007a94 <_malloc_r+0x8c>
 8007a62:	2b0b      	cmp	r3, #11
 8007a64:	d90f      	bls.n	8007a86 <_malloc_r+0x7e>
 8007a66:	600b      	str	r3, [r1, #0]
 8007a68:	18cc      	adds	r4, r1, r3
 8007a6a:	50cd      	str	r5, [r1, r3]
 8007a6c:	4630      	mov	r0, r6
 8007a6e:	f000 f85c 	bl	8007b2a <__malloc_unlock>
 8007a72:	f104 000b 	add.w	r0, r4, #11
 8007a76:	1d23      	adds	r3, r4, #4
 8007a78:	f020 0007 	bic.w	r0, r0, #7
 8007a7c:	1ac3      	subs	r3, r0, r3
 8007a7e:	d0d3      	beq.n	8007a28 <_malloc_r+0x20>
 8007a80:	425a      	negs	r2, r3
 8007a82:	50e2      	str	r2, [r4, r3]
 8007a84:	e7d0      	b.n	8007a28 <_malloc_r+0x20>
 8007a86:	684b      	ldr	r3, [r1, #4]
 8007a88:	428c      	cmp	r4, r1
 8007a8a:	bf16      	itet	ne
 8007a8c:	6063      	strne	r3, [r4, #4]
 8007a8e:	6013      	streq	r3, [r2, #0]
 8007a90:	460c      	movne	r4, r1
 8007a92:	e7eb      	b.n	8007a6c <_malloc_r+0x64>
 8007a94:	460c      	mov	r4, r1
 8007a96:	6849      	ldr	r1, [r1, #4]
 8007a98:	e7cc      	b.n	8007a34 <_malloc_r+0x2c>
 8007a9a:	1cc4      	adds	r4, r0, #3
 8007a9c:	f024 0403 	bic.w	r4, r4, #3
 8007aa0:	42a0      	cmp	r0, r4
 8007aa2:	d005      	beq.n	8007ab0 <_malloc_r+0xa8>
 8007aa4:	1a21      	subs	r1, r4, r0
 8007aa6:	4630      	mov	r0, r6
 8007aa8:	f000 f82e 	bl	8007b08 <_sbrk_r>
 8007aac:	3001      	adds	r0, #1
 8007aae:	d0cf      	beq.n	8007a50 <_malloc_r+0x48>
 8007ab0:	6025      	str	r5, [r4, #0]
 8007ab2:	e7db      	b.n	8007a6c <_malloc_r+0x64>
 8007ab4:	20000598 	.word	0x20000598
 8007ab8:	2000059c 	.word	0x2000059c

08007abc <_realloc_r>:
 8007abc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007abe:	4607      	mov	r7, r0
 8007ac0:	4614      	mov	r4, r2
 8007ac2:	460e      	mov	r6, r1
 8007ac4:	b921      	cbnz	r1, 8007ad0 <_realloc_r+0x14>
 8007ac6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8007aca:	4611      	mov	r1, r2
 8007acc:	f7ff bf9c 	b.w	8007a08 <_malloc_r>
 8007ad0:	b922      	cbnz	r2, 8007adc <_realloc_r+0x20>
 8007ad2:	f7ff ff4d 	bl	8007970 <_free_r>
 8007ad6:	4625      	mov	r5, r4
 8007ad8:	4628      	mov	r0, r5
 8007ada:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007adc:	f000 f826 	bl	8007b2c <_malloc_usable_size_r>
 8007ae0:	42a0      	cmp	r0, r4
 8007ae2:	d20f      	bcs.n	8007b04 <_realloc_r+0x48>
 8007ae4:	4621      	mov	r1, r4
 8007ae6:	4638      	mov	r0, r7
 8007ae8:	f7ff ff8e 	bl	8007a08 <_malloc_r>
 8007aec:	4605      	mov	r5, r0
 8007aee:	2800      	cmp	r0, #0
 8007af0:	d0f2      	beq.n	8007ad8 <_realloc_r+0x1c>
 8007af2:	4631      	mov	r1, r6
 8007af4:	4622      	mov	r2, r4
 8007af6:	f7ff ff16 	bl	8007926 <memcpy>
 8007afa:	4631      	mov	r1, r6
 8007afc:	4638      	mov	r0, r7
 8007afe:	f7ff ff37 	bl	8007970 <_free_r>
 8007b02:	e7e9      	b.n	8007ad8 <_realloc_r+0x1c>
 8007b04:	4635      	mov	r5, r6
 8007b06:	e7e7      	b.n	8007ad8 <_realloc_r+0x1c>

08007b08 <_sbrk_r>:
 8007b08:	b538      	push	{r3, r4, r5, lr}
 8007b0a:	2300      	movs	r3, #0
 8007b0c:	4c05      	ldr	r4, [pc, #20]	; (8007b24 <_sbrk_r+0x1c>)
 8007b0e:	4605      	mov	r5, r0
 8007b10:	4608      	mov	r0, r1
 8007b12:	6023      	str	r3, [r4, #0]
 8007b14:	f7f9 f9cc 	bl	8000eb0 <_sbrk>
 8007b18:	1c43      	adds	r3, r0, #1
 8007b1a:	d102      	bne.n	8007b22 <_sbrk_r+0x1a>
 8007b1c:	6823      	ldr	r3, [r4, #0]
 8007b1e:	b103      	cbz	r3, 8007b22 <_sbrk_r+0x1a>
 8007b20:	602b      	str	r3, [r5, #0]
 8007b22:	bd38      	pop	{r3, r4, r5, pc}
 8007b24:	20001bf0 	.word	0x20001bf0

08007b28 <__malloc_lock>:
 8007b28:	4770      	bx	lr

08007b2a <__malloc_unlock>:
 8007b2a:	4770      	bx	lr

08007b2c <_malloc_usable_size_r>:
 8007b2c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007b30:	1f18      	subs	r0, r3, #4
 8007b32:	2b00      	cmp	r3, #0
 8007b34:	bfbc      	itt	lt
 8007b36:	580b      	ldrlt	r3, [r1, r0]
 8007b38:	18c0      	addlt	r0, r0, r3
 8007b3a:	4770      	bx	lr

08007b3c <_init>:
 8007b3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b3e:	bf00      	nop
 8007b40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007b42:	bc08      	pop	{r3}
 8007b44:	469e      	mov	lr, r3
 8007b46:	4770      	bx	lr

08007b48 <_fini>:
 8007b48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b4a:	bf00      	nop
 8007b4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007b4e:	bc08      	pop	{r3}
 8007b50:	469e      	mov	lr, r3
 8007b52:	4770      	bx	lr
