// ==============================================================
// Generated by Vitis HLS v2023.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="processor_processor,hls_ip_2023_1_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7a100t-csg324-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=6.514000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=2,HLS_SYN_DSP=0,HLS_SYN_FF=343,HLS_SYN_LUT=1648,HLS_VERSION=2023_1_1}" *)

module processor (
        ap_clk,
        ap_rst,
        memory_address0,
        memory_ce0,
        memory_we0,
        memory_d0,
        memory_q0,
        error
);

parameter    ap_ST_fsm_state1 = 7'd1;
parameter    ap_ST_fsm_state2 = 7'd2;
parameter    ap_ST_fsm_state3 = 7'd4;
parameter    ap_ST_fsm_state4 = 7'd8;
parameter    ap_ST_fsm_state5 = 7'd16;
parameter    ap_ST_fsm_state6 = 7'd32;
parameter    ap_ST_fsm_state7 = 7'd64;

input   ap_clk;
input   ap_rst;
output  [16:0] memory_address0;
output   memory_ce0;
output   memory_we0;
output  [31:0] memory_d0;
input  [31:0] memory_q0;
input  [0:0] error;

reg[16:0] memory_address0;
reg memory_ce0;
reg memory_we0;

reg   [4:0] xreg_address0;
reg    xreg_ce0;
reg    xreg_we0;
reg   [31:0] xreg_d0;
wire   [31:0] xreg_q0;
reg   [4:0] xreg_address1;
reg    xreg_ce1;
reg    xreg_we1;
wire   [31:0] xreg_d1;
wire   [31:0] xreg_q1;
(* fsm_encoding = "none" *) reg   [6:0] ap_CS_fsm;
wire    ap_CS_fsm_state5;
reg   [6:0] op_code_reg_1229;
reg   [31:0] p_load_reg_1211;
wire    ap_CS_fsm_state2;
wire   [6:0] op_code_fu_521_p1;
wire    ap_CS_fsm_state3;
reg   [2:0] funct3_reg_1233;
reg   [6:0] funct7_reg_1237;
reg   [4:0] rd_reg_1242;
wire  signed [31:0] sext_ln80_fu_627_p1;
wire   [31:0] imm_3_fu_641_p3;
wire  signed [31:0] sext_ln71_fu_691_p1;
wire  signed [31:0] sext_ln67_fu_723_p1;
wire  signed [31:0] sext_ln63_fu_737_p1;
reg   [31:0] source1_reg_1283;
wire    ap_CS_fsm_state4;
reg   [31:0] source2_reg_1312;
wire   [0:0] icmp_ln247_fu_741_p2;
reg   [0:0] icmp_ln247_reg_1331;
wire   [31:0] or_ln341_fu_755_p2;
wire   [31:0] xor_ln321_fu_759_p2;
wire   [31:0] zext_ln310_fu_763_p1;
wire   [31:0] zext_ln299_fu_767_p1;
wire   [31:0] sub_ln282_fu_771_p2;
wire   [31:0] add_ln278_fu_775_p2;
wire   [31:0] and_ln348_fu_779_p2;
wire   [31:0] and_ln244_fu_783_p2;
wire   [31:0] or_ln241_fu_788_p2;
wire   [31:0] xor_ln238_fu_793_p2;
wire   [31:0] zext_ln231_fu_803_p1;
wire   [31:0] zext_ln224_fu_812_p1;
wire   [31:0] add_ln221_fu_816_p2;
wire   [1:0] offset_1_fu_828_p2;
wire   [31:0] mem_val_7_fu_837_p5;
wire   [31:0] mem_val_6_fu_852_p5;
wire   [31:0] mem_val_5_fu_867_p5;
wire   [31:0] mem_val_4_fu_879_p5;
wire   [31:0] mem_val_3_fu_891_p5;
wire   [31:0] mem_val_2_fu_903_p5;
wire   [31:0] zext_ln173_fu_915_p1;
reg   [1:0] offset_reg_1534;
wire   [31:0] zext_ln171_fu_923_p1;
wire   [31:0] zext_ln164_fu_927_p1;
wire   [31:0] zext_ln162_fu_931_p1;
wire   [31:0] zext_ln160_fu_939_p1;
wire   [31:0] zext_ln166_fu_943_p1;
wire  signed [31:0] sext_ln152_fu_947_p1;
wire  signed [31:0] sext_ln150_fu_955_p1;
wire  signed [31:0] sext_ln143_fu_959_p1;
wire  signed [31:0] sext_ln141_fu_963_p1;
wire  signed [31:0] sext_ln139_fu_971_p1;
wire  signed [31:0] sext_ln145_fu_975_p1;
wire   [31:0] add_ln91_fu_995_p2;
wire   [31:0] ashr_ln332_fu_1012_p2;
wire    ap_CS_fsm_state6;
wire   [31:0] lshr_ln329_fu_1024_p2;
wire   [31:0] shl_ln292_fu_1036_p2;
wire   [31:0] shl_ln248_fu_1049_p2;
wire   [31:0] ashr_ln259_fu_1062_p2;
wire   [31:0] lshr_ln256_fu_1075_p2;
reg   [16:0] memory_addr_2_reg_1529;
wire   [1:0] offset_fu_1138_p2;
wire   [0:0] grp_fu_440_p2;
reg   [0:0] branch_5_reg_1543;
reg   [0:0] branch_4_reg_1547;
wire   [0:0] grp_fu_444_p2;
reg   [0:0] branch_3_reg_1551;
reg   [0:0] branch_2_reg_1555;
wire   [0:0] grp_fu_488_p2;
reg   [0:0] branch_1_reg_1559;
reg   [0:0] branch_reg_1563;
reg   [31:0] imm_5_reg_244;
reg   [31:0] p_pn_reg_264;
reg   [31:0] p_ph_reg_283;
reg   [31:0] result_3033_reg_294;
reg   [31:0] result_30_ph_ph_reg_320;
wire   [63:0] zext_ln37_fu_516_p1;
wire   [63:0] zext_ln47_fu_575_p1;
wire   [63:0] zext_ln48_fu_580_p1;
wire   [63:0] zext_ln377_fu_746_p1;
wire   [63:0] zext_ln185_fu_1103_p1;
wire   [63:0] zext_ln134_fu_1144_p1;
wire   [63:0] zext_ln377_1_fu_1184_p1;
wire    ap_CS_fsm_state7;
reg   [31:0] empty_fu_168;
wire   [31:0] grp_fu_434_p2;
wire   [31:0] add_ln386_fu_984_p2;
wire    ap_CS_fsm_state1;
wire   [16:0] lshr_ln_fu_506_p4;
wire   [4:0] rs1_fu_555_p4;
wire   [4:0] rs2_fu_545_p4;
wire   [0:0] grp_fu_426_p3;
wire   [7:0] tmp_8_fu_603_p4;
wire   [0:0] tmp_7_fu_595_p3;
wire   [9:0] tmp_6_fu_585_p4;
wire   [20:0] imm_4_fu_613_p6;
wire   [19:0] tmp_fu_631_p4;
wire   [0:0] tmp_4_fu_669_p3;
wire   [5:0] tmp_3_fu_659_p4;
wire   [3:0] tmp_2_fu_649_p4;
wire   [12:0] imm_2_fu_677_p6;
wire   [6:0] tmp_1_fu_705_p4;
wire   [4:0] tmp_s_fu_695_p4;
wire   [11:0] imm_1_fu_715_p3;
wire   [11:0] imm_fu_727_p4;
wire   [0:0] result_1_fu_798_p2;
wire   [0:0] result_fu_807_p2;
wire   [1:0] trunc_ln183_3_fu_824_p1;
wire   [1:0] trunc_ln183_2_fu_821_p1;
wire   [15:0] trunc_ln204_fu_834_p1;
wire   [15:0] trunc_ln202_fu_849_p1;
wire   [7:0] trunc_ln190_fu_864_p1;
wire   [15:0] grp_fu_448_p4;
wire   [15:0] trunc_ln171_fu_919_p1;
wire   [7:0] grp_fu_458_p4;
wire   [7:0] grp_fu_468_p4;
wire   [7:0] trunc_ln160_fu_935_p1;
wire   [7:0] grp_fu_478_p4;
wire   [15:0] trunc_ln150_fu_951_p1;
wire   [7:0] trunc_ln139_fu_967_p1;
wire   [4:0] trunc_ln332_fu_1005_p1;
wire   [31:0] zext_ln332_fu_1008_p1;
wire   [4:0] trunc_ln329_fu_1017_p1;
wire   [31:0] zext_ln329_fu_1020_p1;
wire   [4:0] trunc_ln292_fu_1029_p1;
wire   [31:0] zext_ln292_fu_1032_p1;
wire   [4:0] trunc_ln248_fu_1041_p1;
wire   [31:0] zext_ln248_fu_1045_p1;
wire   [4:0] trunc_ln259_fu_1054_p1;
wire   [31:0] zext_ln259_fu_1058_p1;
wire   [4:0] trunc_ln256_fu_1067_p1;
wire   [31:0] zext_ln256_fu_1071_p1;
wire   [18:0] trunc_ln183_1_fu_1083_p1;
wire   [18:0] trunc_ln183_fu_1080_p1;
wire   [18:0] add_ln183_fu_1087_p2;
wire   [16:0] mem_pos_1_fu_1093_p4;
wire   [18:0] trunc_ln132_1_fu_1111_p1;
wire   [18:0] trunc_ln132_fu_1108_p1;
wire   [18:0] add_ln132_fu_1122_p2;
wire   [1:0] trunc_ln132_3_fu_1118_p1;
wire   [1:0] trunc_ln132_2_fu_1115_p1;
wire   [16:0] mem_pos_fu_1128_p4;
reg   [6:0] ap_NS_fsm;
wire    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
reg    ap_condition_112;
reg    ap_condition_1007;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 7'd1;
end

processor_xreg_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
xreg_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(xreg_address0),
    .ce0(xreg_ce0),
    .we0(xreg_we0),
    .d0(xreg_d0),
    .q0(xreg_q0),
    .address1(xreg_address1),
    .ce1(xreg_ce1),
    .we1(xreg_we1),
    .d1(xreg_d1),
    .q1(xreg_q1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        empty_fu_168 <= 32'd0;
    end else if (((1'b1 == ap_CS_fsm_state5) & ((op_code_reg_1229 == 7'd103) | (((((((op_code_reg_1229 == 7'd111) | ((funct3_reg_1233 == 3'd7) & (op_code_reg_1229 == 7'd99) & (branch_5_reg_1543 == 1'd0))) | ((funct3_reg_1233 == 3'd6) & (op_code_reg_1229 == 7'd99) & (branch_4_reg_1547 == 1'd1))) | ((funct3_reg_1233 == 3'd5) & (op_code_reg_1229 == 7'd99) & (branch_3_reg_1551 == 1'd0))) | ((funct3_reg_1233 == 3'd4) & (op_code_reg_1229 == 7'd99) & (branch_2_reg_1555 == 1'd1))) | (~(funct3_reg_1233 == 3'd5) & ~(funct3_reg_1233 == 3'd1) & ~(funct3_reg_1233 == 3'd7) & ~(funct3_reg_1233 == 3'd2) & ~(funct3_reg_1233 == 3'd3) & ~(funct3_reg_1233 == 3'd4) & ~(funct3_reg_1233 == 3'd6) & (op_code_reg_1229 == 7'd99) & (branch_reg_1563 == 1'd1))) | ((funct3_reg_1233 == 3'd1) & (op_code_reg_1229 == 7'd99) & (branch_1_reg_1559 == 1'd0)))))) begin
        empty_fu_168 <= add_ln386_fu_984_p2;
    end else if (((~(op_code_reg_1229 == 7'd3) & ~(op_code_reg_1229 == 7'd35) & ~(op_code_reg_1229 == 7'd15) & ~(op_code_reg_1229 == 7'd115) & ~(op_code_reg_1229 == 7'd55) & ~(op_code_reg_1229 == 7'd103) & ~(op_code_reg_1229 == 7'd111) & ~(op_code_reg_1229 == 7'd99) & ~(op_code_reg_1229 == 7'd23) & ~(op_code_reg_1229 == 7'd19) & ~(op_code_reg_1229 == 7'd51) & (1'b1 == ap_CS_fsm_state5)) | ((op_code_reg_1229 == 7'd35) & (1'b1 == ap_CS_fsm_state7)) | ((1'b1 == ap_CS_fsm_state5) & (((op_code_reg_1229 == 7'd15) | ((funct3_reg_1233 == 3'd3) & (op_code_reg_1229 == 7'd99))) | ((funct3_reg_1233 == 3'd2) & (op_code_reg_1229 == 7'd99)))) | ((op_code_reg_1229 == 7'd115) & (1'b1 == ap_CS_fsm_state5)) | ((1'b1 == ap_CS_fsm_state7) & ((op_code_reg_1229 == 7'd3) | ((op_code_reg_1229 == 7'd19) | ((op_code_reg_1229 == 7'd55) | ((op_code_reg_1229 == 7'd23) | (op_code_reg_1229 == 7'd51)))))) | ((funct3_reg_1233 == 3'd5) & (op_code_reg_1229 == 7'd99) & (grp_fu_444_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6)) | ((funct3_reg_1233 == 3'd1) & (op_code_reg_1229 
    == 7'd99) & (grp_fu_488_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6)) | ((funct3_reg_1233 == 3'd7) & (op_code_reg_1229 == 7'd99) & (grp_fu_440_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6)) | ((funct3_reg_1233 == 3'd0) & (op_code_reg_1229 == 7'd99) & (grp_fu_488_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((funct3_reg_1233 == 3'd4) & (op_code_reg_1229 == 7'd99) & (grp_fu_444_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((funct3_reg_1233 == 3'd6) & (op_code_reg_1229 == 7'd99) & (grp_fu_440_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)))) begin
        empty_fu_168 <= grp_fu_434_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        if ((1'b1 == ap_condition_112)) begin
            imm_5_reg_244 <= sext_ln63_fu_737_p1;
        end else if (((op_code_fu_521_p1 == 7'd55) | (op_code_fu_521_p1 == 7'd23))) begin
            imm_5_reg_244 <= imm_3_fu_641_p3;
        end else if ((op_code_fu_521_p1 == 7'd35)) begin
            imm_5_reg_244 <= sext_ln67_fu_723_p1;
        end else if ((op_code_fu_521_p1 == 7'd99)) begin
            imm_5_reg_244 <= sext_ln71_fu_691_p1;
        end else if ((op_code_fu_521_p1 == 7'd111)) begin
            imm_5_reg_244 <= sext_ln80_fu_627_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        if ((op_code_reg_1229 == 7'd111)) begin
            p_ph_reg_283 <= p_load_reg_1211;
        end else if ((op_code_reg_1229 == 7'd103)) begin
            p_ph_reg_283 <= xreg_q1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & ((op_code_reg_1229 == 7'd111) | (op_code_reg_1229 == 7'd103)))) begin
        p_pn_reg_264 <= p_ph_reg_283;
    end else if ((((funct3_reg_1233 == 3'd5) & (op_code_reg_1229 == 7'd99) & (grp_fu_444_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((funct3_reg_1233 == 3'd1) & (op_code_reg_1229 == 7'd99) & (grp_fu_488_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((funct3_reg_1233 == 3'd7) & (op_code_reg_1229 == 7'd99) & (grp_fu_440_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((funct3_reg_1233 == 3'd0) & (op_code_reg_1229 == 7'd99) & (grp_fu_488_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6)) | ((funct3_reg_1233 == 3'd4) & (op_code_reg_1229 == 7'd99) & (grp_fu_444_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6)) | ((funct3_reg_1233 == 3'd6) & (op_code_reg_1229 == 7'd99) & (grp_fu_440_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6)))) begin
        p_pn_reg_264 <= p_load_reg_1211;
    end
end

always @ (posedge ap_clk) begin
    if (((op_code_reg_1229 == 7'd35) & (1'b1 == ap_CS_fsm_state5))) begin
        if (((funct3_reg_1233 == 3'd1) & (offset_1_fu_828_p2 == 2'd2))) begin
            result_3033_reg_294 <= mem_val_7_fu_837_p5;
        end else if (((funct3_reg_1233 == 3'd1) & (offset_1_fu_828_p2 == 2'd0))) begin
            result_3033_reg_294 <= mem_val_6_fu_852_p5;
        end else if (((funct3_reg_1233 == 3'd0) & (offset_1_fu_828_p2 == 2'd2))) begin
            result_3033_reg_294 <= mem_val_5_fu_867_p5;
        end else if (((funct3_reg_1233 == 3'd0) & (offset_1_fu_828_p2 == 2'd1))) begin
            result_3033_reg_294 <= mem_val_4_fu_879_p5;
        end else if (((funct3_reg_1233 == 3'd0) & (offset_1_fu_828_p2 == 2'd0))) begin
            result_3033_reg_294 <= mem_val_3_fu_891_p5;
        end else if ((1'b1 == ap_condition_1007)) begin
            result_3033_reg_294 <= memory_q0;
        end else if (((funct3_reg_1233 == 3'd0) & (offset_1_fu_828_p2 == 2'd3))) begin
            result_3033_reg_294 <= mem_val_2_fu_903_p5;
        end else if ((funct3_reg_1233 == 3'd2)) begin
            result_3033_reg_294 <= source2_reg_1312;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_1233 == 3'd0) & (op_code_reg_1229 == 7'd3) & (offset_reg_1534 == 2'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        result_30_ph_ph_reg_320 <= sext_ln139_fu_971_p1;
    end else if (((funct3_reg_1233 == 3'd0) & (op_code_reg_1229 == 7'd3) & (offset_reg_1534 == 2'd2) & (1'b1 == ap_CS_fsm_state5))) begin
        result_30_ph_ph_reg_320 <= sext_ln143_fu_959_p1;
    end else if (((funct3_reg_1233 == 3'd0) & (op_code_reg_1229 == 7'd3) & (offset_reg_1534 == 2'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        result_30_ph_ph_reg_320 <= sext_ln141_fu_963_p1;
    end else if (((funct3_reg_1233 == 3'd1) & (op_code_reg_1229 == 7'd3) & (offset_reg_1534 == 2'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        result_30_ph_ph_reg_320 <= sext_ln150_fu_955_p1;
    end else if (((funct3_reg_1233 == 3'd1) & (op_code_reg_1229 == 7'd3) & (offset_reg_1534 == 2'd2) & (1'b1 == ap_CS_fsm_state5))) begin
        result_30_ph_ph_reg_320 <= sext_ln152_fu_947_p1;
    end else if (((funct3_reg_1233 == 3'd4) & (op_code_reg_1229 == 7'd3) & (offset_reg_1534 == 2'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        result_30_ph_ph_reg_320 <= zext_ln160_fu_939_p1;
    end else if (((funct3_reg_1233 == 3'd4) & (op_code_reg_1229 == 7'd3) & (offset_reg_1534 == 2'd2) & (1'b1 == ap_CS_fsm_state5))) begin
        result_30_ph_ph_reg_320 <= zext_ln164_fu_927_p1;
    end else if (((funct3_reg_1233 == 3'd4) & (op_code_reg_1229 == 7'd3) & (offset_reg_1534 == 2'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        result_30_ph_ph_reg_320 <= zext_ln162_fu_931_p1;
    end else if (((funct3_reg_1233 == 3'd5) & (op_code_reg_1229 == 7'd3) & (offset_reg_1534 == 2'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        result_30_ph_ph_reg_320 <= zext_ln171_fu_923_p1;
    end else if (((funct3_reg_1233 == 3'd5) & (op_code_reg_1229 == 7'd3) & (offset_reg_1534 == 2'd2) & (1'b1 == ap_CS_fsm_state5))) begin
        result_30_ph_ph_reg_320 <= zext_ln173_fu_915_p1;
    end else if (((funct7_reg_1237 == 7'd0) & (funct3_reg_1233 == 3'd0) & (op_code_reg_1229 == 7'd51) & (1'b1 == ap_CS_fsm_state5))) begin
        result_30_ph_ph_reg_320 <= add_ln278_fu_775_p2;
    end else if (((funct7_reg_1237 == 7'd32) & (funct3_reg_1233 == 3'd0) & (op_code_reg_1229 == 7'd51) & (1'b1 == ap_CS_fsm_state5))) begin
        result_30_ph_ph_reg_320 <= sub_ln282_fu_771_p2;
    end else if (((funct7_reg_1237 == 7'd0) & (funct3_reg_1233 == 3'd5) & (op_code_reg_1229 == 7'd51) & (1'b1 == ap_CS_fsm_state6))) begin
        result_30_ph_ph_reg_320 <= lshr_ln329_fu_1024_p2;
    end else if (((funct7_reg_1237 == 7'd32) & (funct3_reg_1233 == 3'd5) & (op_code_reg_1229 == 7'd51) & (1'b1 == ap_CS_fsm_state6))) begin
        result_30_ph_ph_reg_320 <= ashr_ln332_fu_1012_p2;
    end else if (((funct3_reg_1233 == 3'd0) & (op_code_reg_1229 == 7'd3) & (offset_reg_1534 == 2'd3) & (1'b1 == ap_CS_fsm_state5))) begin
        result_30_ph_ph_reg_320 <= sext_ln145_fu_975_p1;
    end else if (((funct3_reg_1233 == 3'd4) & (op_code_reg_1229 == 7'd3) & (offset_reg_1534 == 2'd3) & (1'b1 == ap_CS_fsm_state5))) begin
        result_30_ph_ph_reg_320 <= zext_ln166_fu_943_p1;
    end else if (((funct3_reg_1233 == 3'd2) & (op_code_reg_1229 == 7'd3) & (1'b1 == ap_CS_fsm_state5))) begin
        result_30_ph_ph_reg_320 <= memory_q0;
    end else if (((funct3_reg_1233 == 3'd1) & (op_code_reg_1229 == 7'd19) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln247_reg_1331 == 1'd1))) begin
        result_30_ph_ph_reg_320 <= shl_ln248_fu_1049_p2;
    end else if (((funct3_reg_1233 == 3'd0) & (op_code_reg_1229 == 7'd19) & (1'b1 == ap_CS_fsm_state5))) begin
        result_30_ph_ph_reg_320 <= add_ln221_fu_816_p2;
    end else if (((funct3_reg_1233 == 3'd2) & (op_code_reg_1229 == 7'd19) & (1'b1 == ap_CS_fsm_state5))) begin
        result_30_ph_ph_reg_320 <= zext_ln224_fu_812_p1;
    end else if (((funct3_reg_1233 == 3'd3) & (op_code_reg_1229 == 7'd19) & (1'b1 == ap_CS_fsm_state5))) begin
        result_30_ph_ph_reg_320 <= zext_ln231_fu_803_p1;
    end else if (((funct3_reg_1233 == 3'd4) & (op_code_reg_1229 == 7'd19) & (1'b1 == ap_CS_fsm_state5))) begin
        result_30_ph_ph_reg_320 <= xor_ln238_fu_793_p2;
    end else if (((funct3_reg_1233 == 3'd6) & (op_code_reg_1229 == 7'd19) & (1'b1 == ap_CS_fsm_state5))) begin
        result_30_ph_ph_reg_320 <= or_ln241_fu_788_p2;
    end else if (((funct3_reg_1233 == 3'd7) & (op_code_reg_1229 == 7'd19) & (1'b1 == ap_CS_fsm_state5))) begin
        result_30_ph_ph_reg_320 <= and_ln244_fu_783_p2;
    end else if (((funct3_reg_1233 == 3'd1) & (op_code_reg_1229 == 7'd51) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln247_reg_1331 == 1'd1))) begin
        result_30_ph_ph_reg_320 <= shl_ln292_fu_1036_p2;
    end else if (((funct3_reg_1233 == 3'd2) & (op_code_reg_1229 == 7'd51) & (1'b1 == ap_CS_fsm_state5) & (icmp_ln247_reg_1331 == 1'd1))) begin
        result_30_ph_ph_reg_320 <= zext_ln299_fu_767_p1;
    end else if (((funct3_reg_1233 == 3'd3) & (op_code_reg_1229 == 7'd51) & (1'b1 == ap_CS_fsm_state5) & (icmp_ln247_reg_1331 == 1'd1))) begin
        result_30_ph_ph_reg_320 <= zext_ln310_fu_763_p1;
    end else if (((funct3_reg_1233 == 3'd4) & (op_code_reg_1229 == 7'd51) & (1'b1 == ap_CS_fsm_state5))) begin
        result_30_ph_ph_reg_320 <= xor_ln321_fu_759_p2;
    end else if (((funct3_reg_1233 == 3'd6) & (op_code_reg_1229 == 7'd51) & (1'b1 == ap_CS_fsm_state5))) begin
        result_30_ph_ph_reg_320 <= or_ln341_fu_755_p2;
    end else if (((funct7_reg_1237 == 7'd0) & (funct3_reg_1233 == 3'd5) & (op_code_reg_1229 == 7'd19) & (1'b1 == ap_CS_fsm_state6))) begin
        result_30_ph_ph_reg_320 <= lshr_ln256_fu_1075_p2;
    end else if (((funct7_reg_1237 == 7'd32) & (funct3_reg_1233 == 3'd5) & (op_code_reg_1229 == 7'd19) & (1'b1 == ap_CS_fsm_state6))) begin
        result_30_ph_ph_reg_320 <= ashr_ln259_fu_1062_p2;
    end else if (((op_code_reg_1229 == 7'd55) & (1'b1 == ap_CS_fsm_state4))) begin
        result_30_ph_ph_reg_320 <= imm_5_reg_244;
    end else if (((funct3_reg_1233 == 3'd7) & (op_code_reg_1229 == 7'd51) & (1'b1 == ap_CS_fsm_state5))) begin
        result_30_ph_ph_reg_320 <= and_ln348_fu_779_p2;
    end else if (((op_code_reg_1229 == 7'd23) & (1'b1 == ap_CS_fsm_state5))) begin
        result_30_ph_ph_reg_320 <= add_ln91_fu_995_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_1233 == 3'd1) & (op_code_reg_1229 == 7'd99) & (1'b1 == ap_CS_fsm_state6))) begin
        branch_1_reg_1559 <= grp_fu_488_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_1233 == 3'd4) & (op_code_reg_1229 == 7'd99) & (1'b1 == ap_CS_fsm_state6))) begin
        branch_2_reg_1555 <= grp_fu_444_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_1233 == 3'd5) & (op_code_reg_1229 == 7'd99) & (1'b1 == ap_CS_fsm_state6))) begin
        branch_3_reg_1551 <= grp_fu_444_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_1233 == 3'd6) & (op_code_reg_1229 == 7'd99) & (1'b1 == ap_CS_fsm_state6))) begin
        branch_4_reg_1547 <= grp_fu_440_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_1233 == 3'd7) & (op_code_reg_1229 == 7'd99) & (1'b1 == ap_CS_fsm_state6))) begin
        branch_5_reg_1543 <= grp_fu_440_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_1233 == 3'd0) & (op_code_reg_1229 == 7'd99) & (1'b1 == ap_CS_fsm_state6))) begin
        branch_reg_1563 <= grp_fu_488_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        funct3_reg_1233 <= {{memory_q0[14:12]}};
        funct7_reg_1237 <= {{memory_q0[31:25]}};
        op_code_reg_1229 <= op_code_fu_521_p1;
        rd_reg_1242 <= {{memory_q0[11:7]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        icmp_ln247_reg_1331 <= icmp_ln247_fu_741_p2;
        source1_reg_1283 <= xreg_q1;
        source2_reg_1312 <= xreg_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((op_code_reg_1229 == 7'd35) & (1'b1 == ap_CS_fsm_state6))) begin
        memory_addr_2_reg_1529 <= zext_ln185_fu_1103_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((op_code_reg_1229 == 7'd3) & (1'b1 == ap_CS_fsm_state6))) begin
        offset_reg_1534 <= offset_fu_1138_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        p_load_reg_1211 <= empty_fu_168;
    end
end

assign ap_ST_fsm_state1_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        memory_address0 = memory_addr_2_reg_1529;
    end else if (((op_code_reg_1229 == 7'd3) & (1'b1 == ap_CS_fsm_state6))) begin
        memory_address0 = zext_ln134_fu_1144_p1;
    end else if (((op_code_reg_1229 == 7'd35) & (1'b1 == ap_CS_fsm_state6))) begin
        memory_address0 = zext_ln185_fu_1103_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        memory_address0 = zext_ln37_fu_516_p1;
    end else begin
        memory_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state7) | ((op_code_reg_1229 == 7'd3) & (1'b1 == ap_CS_fsm_state6)) | ((op_code_reg_1229 == 7'd35) & (1'b1 == ap_CS_fsm_state6)))) begin
        memory_ce0 = 1'b1;
    end else begin
        memory_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((op_code_reg_1229 == 7'd35) & (1'b1 == ap_CS_fsm_state7))) begin
        memory_we0 = 1'b1;
    end else begin
        memory_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        xreg_address0 = zext_ln377_1_fu_1184_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        xreg_address0 = zext_ln48_fu_580_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        xreg_address0 = 5'd0;
    end else begin
        xreg_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        xreg_address1 = zext_ln377_fu_746_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        xreg_address1 = zext_ln47_fu_575_p1;
    end else begin
        xreg_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state7))) begin
        xreg_ce0 = 1'b1;
    end else begin
        xreg_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state4))) begin
        xreg_ce1 = 1'b1;
    end else begin
        xreg_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        xreg_d0 = result_30_ph_ph_reg_320;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        xreg_d0 = 32'd0;
    end else begin
        xreg_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_state7) & ((op_code_reg_1229 == 7'd3) | ((op_code_reg_1229 == 7'd19) | ((op_code_reg_1229 == 7'd55) | ((op_code_reg_1229 == 7'd23) | (op_code_reg_1229 == 7'd51)))))))) begin
        xreg_we0 = 1'b1;
    end else begin
        xreg_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & ((op_code_reg_1229 == 7'd111) | (op_code_reg_1229 == 7'd103)))) begin
        xreg_we1 = 1'b1;
    end else begin
        xreg_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln132_fu_1122_p2 = (trunc_ln132_1_fu_1111_p1 + trunc_ln132_fu_1108_p1);

assign add_ln183_fu_1087_p2 = (trunc_ln183_1_fu_1083_p1 + trunc_ln183_fu_1080_p1);

assign add_ln221_fu_816_p2 = (source1_reg_1283 + imm_5_reg_244);

assign add_ln278_fu_775_p2 = (source2_reg_1312 + source1_reg_1283);

assign add_ln386_fu_984_p2 = (p_pn_reg_264 + imm_5_reg_244);

assign add_ln91_fu_995_p2 = (imm_5_reg_244 + p_load_reg_1211);

assign and_ln244_fu_783_p2 = (source1_reg_1283 & imm_5_reg_244);

assign and_ln348_fu_779_p2 = (source2_reg_1312 & source1_reg_1283);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

always @ (*) begin
    ap_condition_1007 = (~(offset_1_fu_828_p2 == 2'd0) & ~(offset_1_fu_828_p2 == 2'd2) & (funct3_reg_1233 == 3'd1));
end

always @ (*) begin
    ap_condition_112 = ((op_code_fu_521_p1 == 7'd3) | ((op_code_fu_521_p1 == 7'd19) | ((op_code_fu_521_p1 == 7'd103) | (op_code_fu_521_p1 == 7'd115))));
end

assign ashr_ln259_fu_1062_p2 = $signed(source1_reg_1283) >>> zext_ln259_fu_1058_p1;

assign ashr_ln332_fu_1012_p2 = $signed(source1_reg_1283) >>> zext_ln332_fu_1008_p1;

assign grp_fu_426_p3 = memory_q0[32'd31];

assign grp_fu_434_p2 = (p_load_reg_1211 + 32'd4);

assign grp_fu_440_p2 = ((source1_reg_1283 < source2_reg_1312) ? 1'b1 : 1'b0);

assign grp_fu_444_p2 = (($signed(source1_reg_1283) < $signed(source2_reg_1312)) ? 1'b1 : 1'b0);

assign grp_fu_448_p4 = {{memory_q0[31:16]}};

assign grp_fu_458_p4 = {{memory_q0[23:16]}};

assign grp_fu_468_p4 = {{memory_q0[15:8]}};

assign grp_fu_478_p4 = {{memory_q0[31:24]}};

assign grp_fu_488_p2 = ((source1_reg_1283 == source2_reg_1312) ? 1'b1 : 1'b0);

assign icmp_ln247_fu_741_p2 = ((funct7_reg_1237 == 7'd0) ? 1'b1 : 1'b0);

assign imm_1_fu_715_p3 = {{tmp_1_fu_705_p4}, {tmp_s_fu_695_p4}};

assign imm_2_fu_677_p6 = {{{{{grp_fu_426_p3}, {tmp_4_fu_669_p3}}, {tmp_3_fu_659_p4}}, {tmp_2_fu_649_p4}}, {1'd0}};

assign imm_3_fu_641_p3 = {{tmp_fu_631_p4}, {12'd0}};

assign imm_4_fu_613_p6 = {{{{{grp_fu_426_p3}, {tmp_8_fu_603_p4}}, {tmp_7_fu_595_p3}}, {tmp_6_fu_585_p4}}, {1'd0}};

assign imm_fu_727_p4 = {{memory_q0[31:20]}};

assign lshr_ln256_fu_1075_p2 = source1_reg_1283 >> zext_ln256_fu_1071_p1;

assign lshr_ln329_fu_1024_p2 = source1_reg_1283 >> zext_ln329_fu_1020_p1;

assign lshr_ln_fu_506_p4 = {{empty_fu_168[18:2]}};

assign mem_pos_1_fu_1093_p4 = {{add_ln183_fu_1087_p2[18:2]}};

assign mem_pos_fu_1128_p4 = {{add_ln132_fu_1122_p2[18:2]}};

assign mem_val_2_fu_903_p5 = {{trunc_ln190_fu_864_p1}, {memory_q0[23:0]}};

assign mem_val_3_fu_891_p5 = {{memory_q0[31:8]}, {trunc_ln190_fu_864_p1}};

assign mem_val_4_fu_879_p5 = {{memory_q0[31:16]}, {trunc_ln190_fu_864_p1}, {memory_q0[7:0]}};

assign mem_val_5_fu_867_p5 = {{memory_q0[31:24]}, {trunc_ln190_fu_864_p1}, {memory_q0[15:0]}};

assign mem_val_6_fu_852_p5 = {{memory_q0[31:16]}, {trunc_ln202_fu_849_p1}};

assign mem_val_7_fu_837_p5 = {{trunc_ln204_fu_834_p1}, {memory_q0[15:0]}};

assign memory_d0 = result_3033_reg_294;

assign offset_1_fu_828_p2 = (trunc_ln183_3_fu_824_p1 + trunc_ln183_2_fu_821_p1);

assign offset_fu_1138_p2 = (trunc_ln132_3_fu_1118_p1 + trunc_ln132_2_fu_1115_p1);

assign op_code_fu_521_p1 = memory_q0[6:0];

assign or_ln241_fu_788_p2 = (source1_reg_1283 | imm_5_reg_244);

assign or_ln341_fu_755_p2 = (source2_reg_1312 | source1_reg_1283);

assign result_1_fu_798_p2 = ((source1_reg_1283 < imm_5_reg_244) ? 1'b1 : 1'b0);

assign result_fu_807_p2 = (($signed(source1_reg_1283) < $signed(imm_5_reg_244)) ? 1'b1 : 1'b0);

assign rs1_fu_555_p4 = {{memory_q0[19:15]}};

assign rs2_fu_545_p4 = {{memory_q0[24:20]}};

assign sext_ln139_fu_971_p1 = $signed(trunc_ln139_fu_967_p1);

assign sext_ln141_fu_963_p1 = $signed(grp_fu_468_p4);

assign sext_ln143_fu_959_p1 = $signed(grp_fu_458_p4);

assign sext_ln145_fu_975_p1 = $signed(grp_fu_478_p4);

assign sext_ln150_fu_955_p1 = $signed(trunc_ln150_fu_951_p1);

assign sext_ln152_fu_947_p1 = $signed(grp_fu_448_p4);

assign sext_ln63_fu_737_p1 = $signed(imm_fu_727_p4);

assign sext_ln67_fu_723_p1 = $signed(imm_1_fu_715_p3);

assign sext_ln71_fu_691_p1 = $signed(imm_2_fu_677_p6);

assign sext_ln80_fu_627_p1 = $signed(imm_4_fu_613_p6);

assign shl_ln248_fu_1049_p2 = source1_reg_1283 << zext_ln248_fu_1045_p1;

assign shl_ln292_fu_1036_p2 = source1_reg_1283 << zext_ln292_fu_1032_p1;

assign sub_ln282_fu_771_p2 = (source1_reg_1283 - source2_reg_1312);

assign tmp_1_fu_705_p4 = {{memory_q0[31:25]}};

assign tmp_2_fu_649_p4 = {{memory_q0[11:8]}};

assign tmp_3_fu_659_p4 = {{memory_q0[30:25]}};

assign tmp_4_fu_669_p3 = memory_q0[32'd7];

assign tmp_6_fu_585_p4 = {{memory_q0[30:21]}};

assign tmp_7_fu_595_p3 = memory_q0[32'd20];

assign tmp_8_fu_603_p4 = {{memory_q0[19:12]}};

assign tmp_fu_631_p4 = {{memory_q0[31:12]}};

assign tmp_s_fu_695_p4 = {{memory_q0[11:7]}};

assign trunc_ln132_1_fu_1111_p1 = imm_5_reg_244[18:0];

assign trunc_ln132_2_fu_1115_p1 = source1_reg_1283[1:0];

assign trunc_ln132_3_fu_1118_p1 = imm_5_reg_244[1:0];

assign trunc_ln132_fu_1108_p1 = source1_reg_1283[18:0];

assign trunc_ln139_fu_967_p1 = memory_q0[7:0];

assign trunc_ln150_fu_951_p1 = memory_q0[15:0];

assign trunc_ln160_fu_935_p1 = memory_q0[7:0];

assign trunc_ln171_fu_919_p1 = memory_q0[15:0];

assign trunc_ln183_1_fu_1083_p1 = imm_5_reg_244[18:0];

assign trunc_ln183_2_fu_821_p1 = source1_reg_1283[1:0];

assign trunc_ln183_3_fu_824_p1 = imm_5_reg_244[1:0];

assign trunc_ln183_fu_1080_p1 = source1_reg_1283[18:0];

assign trunc_ln190_fu_864_p1 = source2_reg_1312[7:0];

assign trunc_ln202_fu_849_p1 = source2_reg_1312[15:0];

assign trunc_ln204_fu_834_p1 = source2_reg_1312[15:0];

assign trunc_ln248_fu_1041_p1 = imm_5_reg_244[4:0];

assign trunc_ln256_fu_1067_p1 = imm_5_reg_244[4:0];

assign trunc_ln259_fu_1054_p1 = imm_5_reg_244[4:0];

assign trunc_ln292_fu_1029_p1 = source2_reg_1312[4:0];

assign trunc_ln329_fu_1017_p1 = source2_reg_1312[4:0];

assign trunc_ln332_fu_1005_p1 = source2_reg_1312[4:0];

assign xor_ln238_fu_793_p2 = (source1_reg_1283 ^ imm_5_reg_244);

assign xor_ln321_fu_759_p2 = (source2_reg_1312 ^ source1_reg_1283);

assign xreg_d1 = (p_load_reg_1211 + 32'd4);

assign zext_ln134_fu_1144_p1 = mem_pos_fu_1128_p4;

assign zext_ln160_fu_939_p1 = trunc_ln160_fu_935_p1;

assign zext_ln162_fu_931_p1 = grp_fu_468_p4;

assign zext_ln164_fu_927_p1 = grp_fu_458_p4;

assign zext_ln166_fu_943_p1 = grp_fu_478_p4;

assign zext_ln171_fu_923_p1 = trunc_ln171_fu_919_p1;

assign zext_ln173_fu_915_p1 = grp_fu_448_p4;

assign zext_ln185_fu_1103_p1 = mem_pos_1_fu_1093_p4;

assign zext_ln224_fu_812_p1 = result_fu_807_p2;

assign zext_ln231_fu_803_p1 = result_1_fu_798_p2;

assign zext_ln248_fu_1045_p1 = trunc_ln248_fu_1041_p1;

assign zext_ln256_fu_1071_p1 = trunc_ln256_fu_1067_p1;

assign zext_ln259_fu_1058_p1 = trunc_ln259_fu_1054_p1;

assign zext_ln292_fu_1032_p1 = trunc_ln292_fu_1029_p1;

assign zext_ln299_fu_767_p1 = grp_fu_444_p2;

assign zext_ln310_fu_763_p1 = grp_fu_440_p2;

assign zext_ln329_fu_1020_p1 = trunc_ln329_fu_1017_p1;

assign zext_ln332_fu_1008_p1 = trunc_ln332_fu_1005_p1;

assign zext_ln377_1_fu_1184_p1 = rd_reg_1242;

assign zext_ln377_fu_746_p1 = rd_reg_1242;

assign zext_ln37_fu_516_p1 = lshr_ln_fu_506_p4;

assign zext_ln47_fu_575_p1 = rs1_fu_555_p4;

assign zext_ln48_fu_580_p1 = rs2_fu_545_p4;

endmodule //processor
