Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Thu Dec 08 09:53:51 2016
| Host         : ul-42 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -27.288     -215.133                      8                 4596        0.051        0.000                      0                 4596        4.020        0.000                       0                  2045  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0        -27.288     -215.133                      8                 4596        0.051        0.000                      0                 4596        4.020        0.000                       0                  2045  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            8  Failing Endpoints,  Worst Slack      -27.288ns,  Total Violation     -215.133ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -27.288ns  (required time - arrival time)
  Source:                 design_1_i/utrasonicDriver_0/U0/echo_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/utrasonicDriver_0/U0/sWidth_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        37.170ns  (logic 16.159ns (43.473%)  route 21.011ns (56.527%))
  Logic Levels:           60  (CARRY4=38 LUT2=1 LUT3=7 LUT4=2 LUT5=5 LUT6=7)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.967ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        1.659     2.967    design_1_i/utrasonicDriver_0/U0/iCLK
    SLICE_X15Y22         FDRE                                         r  design_1_i/utrasonicDriver_0/U0/echo_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDRE (Prop_fdre_C_Q)         0.456     3.423 f  design_1_i/utrasonicDriver_0/U0/echo_cnt_reg[0]/Q
                         net (fo=32, routed)          0.994     4.417    design_1_i/utrasonicDriver_0/U0/echo_cnt_reg[0]
    SLICE_X16Y25         LUT2 (Prop_lut2_I0_O)        0.124     4.541 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_392/O
                         net (fo=1, routed)           0.000     4.541    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_392_n_0
    SLICE_X16Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.054 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_288/CO[3]
                         net (fo=1, routed)           0.000     5.054    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_288_n_0
    SLICE_X16Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.171 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_183/CO[3]
                         net (fo=1, routed)           0.000     5.171    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_183_n_0
    SLICE_X16Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.288 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_77/CO[3]
                         net (fo=1, routed)           0.000     5.288    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_77_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.405 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_34/CO[3]
                         net (fo=283, routed)         1.269     6.674    design_1_i/utrasonicDriver_0/U0/sWidth7
    SLICE_X16Y24         LUT3 (Prop_lut3_I2_O)        0.124     6.798 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_355/O
                         net (fo=24, routed)          0.537     7.336    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_355_n_0
    SLICE_X17Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.460 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_325/O
                         net (fo=1, routed)           0.802     8.261    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_325_n_0
    SLICE_X18Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.768 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_211/CO[3]
                         net (fo=1, routed)           0.000     8.768    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_211_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.081 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_100/O[3]
                         net (fo=3, routed)           1.044    10.125    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_100_n_4
    SLICE_X13Y26         LUT3 (Prop_lut3_I1_O)        0.306    10.431 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_101/O
                         net (fo=2, routed)           0.604    11.035    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_101_n_0
    SLICE_X12Y27         LUT5 (Prop_lut5_I1_O)        0.124    11.159 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_47/O
                         net (fo=2, routed)           0.923    12.083    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_47_n_0
    SLICE_X22Y27         LUT6 (Prop_lut6_I0_O)        0.124    12.207 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_51/O
                         net (fo=1, routed)           0.000    12.207    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_51_n_0
    SLICE_X22Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.605 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    12.605    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_16_n_0
    SLICE_X22Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.719 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.719    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_10_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.958 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry__0_i_15/O[2]
                         net (fo=15, routed)          0.863    13.821    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry__0_i_15_n_5
    SLICE_X25Y26         LUT3 (Prop_lut3_I2_O)        0.302    14.123 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_468/O
                         net (fo=1, routed)           0.516    14.639    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_468_n_0
    SLICE_X20Y30         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    15.189 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_393/CO[3]
                         net (fo=1, routed)           0.000    15.189    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_393_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.408 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_297/O[0]
                         net (fo=3, routed)           0.676    16.084    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_297_n_7
    SLICE_X20Y35         LUT4 (Prop_lut4_I0_O)        0.295    16.379 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_380/O
                         net (fo=1, routed)           0.810    17.190    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_380_n_0
    SLICE_X23Y28         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.716 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_275/CO[3]
                         net (fo=1, routed)           0.000    17.716    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_275_n_0
    SLICE_X23Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.830 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_168/CO[3]
                         net (fo=1, routed)           0.000    17.830    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_168_n_0
    SLICE_X23Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.944 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_71/CO[3]
                         net (fo=1, routed)           0.000    17.944    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_71_n_0
    SLICE_X23Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.215 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_32/CO[0]
                         net (fo=1, routed)           0.301    18.516    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_32_n_3
    SLICE_X23Y33         LUT5 (Prop_lut5_I0_O)        0.373    18.889 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_11/O
                         net (fo=107, routed)         1.108    19.997    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_11_n_0
    SLICE_X25Y28         LUT3 (Prop_lut3_I1_O)        0.124    20.121 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_23/O
                         net (fo=1, routed)           0.000    20.121    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_23_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.653 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.653    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_9_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.767 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    20.767    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry__0_i_13_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.881 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.881    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry__0_i_9_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.103 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry__1_i_13/O[0]
                         net (fo=2, routed)           0.724    21.827    design_1_i/utrasonicDriver_0/U0/sWidth4[17]
    SLICE_X30Y34         LUT5 (Prop_lut5_I0_O)        0.299    22.126 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry__1_i_18/O
                         net (fo=14, routed)          0.351    22.477    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry__1_i_18_n_0
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.124    22.601 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry__1_i_4/O
                         net (fo=1, routed)           0.633    23.234    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry__1_i_4_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    23.760 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.760    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry__1_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.874 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry__2/CO[3]
                         net (fo=316, routed)         1.480    25.354    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry__2_n_0
    SLICE_X29Y34         LUT3 (Prop_lut3_I2_O)        0.124    25.478 r  design_1_i/utrasonicDriver_0/U0/sWidth[7]_i_166/O
                         net (fo=19, routed)          1.285    26.763    design_1_i/utrasonicDriver_0/U0/sWidth[7]_i_166_n_0
    SLICE_X25Y36         LUT6 (Prop_lut6_I0_O)        0.124    26.887 r  design_1_i/utrasonicDriver_0/U0/sWidth[1]_i_215/O
                         net (fo=1, routed)           0.000    26.887    design_1_i/utrasonicDriver_0/U0/sWidth[1]_i_215_n_0
    SLICE_X25Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    27.285 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[1]_i_146/CO[3]
                         net (fo=1, routed)           0.000    27.285    design_1_i/utrasonicDriver_0/U0/sWidth_reg[1]_i_146_n_0
    SLICE_X25Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.399 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[1]_i_91/CO[3]
                         net (fo=1, routed)           0.000    27.399    design_1_i/utrasonicDriver_0/U0/sWidth_reg[1]_i_91_n_0
    SLICE_X25Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.513 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[1]_i_129/CO[3]
                         net (fo=1, routed)           0.000    27.513    design_1_i/utrasonicDriver_0/U0/sWidth_reg[1]_i_129_n_0
    SLICE_X25Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.847 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[5]_i_54/O[1]
                         net (fo=3, routed)           0.599    28.446    design_1_i/utrasonicDriver_0/U0/sWidth_reg[5]_i_54_n_6
    SLICE_X22Y37         LUT6 (Prop_lut6_I5_O)        0.303    28.749 r  design_1_i/utrasonicDriver_0/U0/sWidth[1]_i_63/O
                         net (fo=1, routed)           0.508    29.258    design_1_i/utrasonicDriver_0/U0/sWidth[1]_i_63_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    29.656 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    29.656    design_1_i/utrasonicDriver_0/U0/sWidth_reg[1]_i_25_n_0
    SLICE_X22Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.878 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[5]_i_15/O[0]
                         net (fo=3, routed)           0.667    30.544    design_1_i/utrasonicDriver_0/U0/sWidth_reg[5]_i_15_n_7
    SLICE_X14Y37         LUT3 (Prop_lut3_I1_O)        0.299    30.843 r  design_1_i/utrasonicDriver_0/U0/sWidth[1]_i_23/O
                         net (fo=2, routed)           0.480    31.323    design_1_i/utrasonicDriver_0/U0/sWidth[1]_i_23_n_0
    SLICE_X14Y36         LUT5 (Prop_lut5_I1_O)        0.124    31.447 r  design_1_i/utrasonicDriver_0/U0/sWidth[1]_i_5/O
                         net (fo=2, routed)           0.580    32.028    design_1_i/utrasonicDriver_0/U0/sWidth[1]_i_5_n_0
    SLICE_X15Y37         LUT6 (Prop_lut6_I0_O)        0.124    32.152 r  design_1_i/utrasonicDriver_0/U0/sWidth[1]_i_9/O
                         net (fo=1, routed)           0.000    32.152    design_1_i/utrasonicDriver_0/U0/sWidth[1]_i_9_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    32.550 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.550    design_1_i/utrasonicDriver_0/U0/sWidth_reg[1]_i_2_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    32.863 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[5]_i_2/O[3]
                         net (fo=11, routed)          0.743    33.605    design_1_i/utrasonicDriver_0/U0/sWidth_reg[5]_i_2_n_4
    SLICE_X14Y38         LUT3 (Prop_lut3_I1_O)        0.306    33.911 r  design_1_i/utrasonicDriver_0/U0/sWidth[0]_i_218/O
                         net (fo=1, routed)           0.486    34.398    design_1_i/utrasonicDriver_0/U0/sWidth[0]_i_218_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    34.783 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[0]_i_170/CO[3]
                         net (fo=1, routed)           0.000    34.783    design_1_i/utrasonicDriver_0/U0/sWidth_reg[0]_i_170_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    35.096 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[0]_i_97/O[3]
                         net (fo=3, routed)           0.530    35.625    design_1_i/utrasonicDriver_0/U0/sWidth_reg[0]_i_97_n_4
    SLICE_X18Y39         LUT4 (Prop_lut4_I3_O)        0.306    35.931 r  design_1_i/utrasonicDriver_0/U0/sWidth[0]_i_164/O
                         net (fo=1, routed)           0.337    36.268    design_1_i/utrasonicDriver_0/U0/sWidth[0]_i_164_n_0
    SLICE_X21Y39         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    36.775 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[0]_i_88/CO[3]
                         net (fo=1, routed)           0.000    36.775    design_1_i/utrasonicDriver_0/U0/sWidth_reg[0]_i_88_n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.889 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[0]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.889    design_1_i/utrasonicDriver_0/U0/sWidth_reg[0]_i_44_n_0
    SLICE_X21Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.003 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.003    design_1_i/utrasonicDriver_0/U0/sWidth_reg[0]_i_15_n_0
    SLICE_X21Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.117 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    37.117    design_1_i/utrasonicDriver_0/U0/sWidth_reg[0]_i_5_n_0
    SLICE_X21Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.388 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[0]_i_2/CO[0]
                         net (fo=10, routed)          0.464    37.852    design_1_i/utrasonicDriver_0/U0/sWidth_reg[0]_i_2_n_3
    SLICE_X19Y43         LUT5 (Prop_lut5_I3_O)        0.373    38.225 r  design_1_i/utrasonicDriver_0/U0/sWidth[4]_i_3/O
                         net (fo=1, routed)           0.341    38.565    design_1_i/utrasonicDriver_0/U0/sWidth[4]_i_3_n_0
    SLICE_X21Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    39.145 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.145    design_1_i/utrasonicDriver_0/U0/sWidth_reg[4]_i_2_n_0
    SLICE_X21Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.479 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[7]_i_4/O[1]
                         net (fo=1, routed)           0.355    39.834    design_1_i/utrasonicDriver_0/U0/sWidth1[6]
    SLICE_X20Y45         LUT6 (Prop_lut6_I1_O)        0.303    40.137 r  design_1_i/utrasonicDriver_0/U0/sWidth[6]_i_1/O
                         net (fo=1, routed)           0.000    40.137    design_1_i/utrasonicDriver_0/U0/p_0_in[6]
    SLICE_X20Y45         FDRE                                         r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        1.499    12.691    design_1_i/utrasonicDriver_0/U0/iCLK
    SLICE_X20Y45         FDRE                                         r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[6]/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X20Y45         FDRE (Setup_fdre_C_D)        0.081    12.849    design_1_i/utrasonicDriver_0/U0/sWidth_reg[6]
  -------------------------------------------------------------------
                         required time                         12.849    
                         arrival time                         -40.137    
  -------------------------------------------------------------------
                         slack                                -27.288    

Slack (VIOLATED) :        -27.173ns  (required time - arrival time)
  Source:                 design_1_i/utrasonicDriver_0/U0/echo_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/utrasonicDriver_0/U0/sWidth_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        37.053ns  (logic 16.043ns (43.297%)  route 21.010ns (56.703%))
  Logic Levels:           60  (CARRY4=38 LUT2=1 LUT3=7 LUT4=2 LUT5=5 LUT6=7)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.967ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        1.659     2.967    design_1_i/utrasonicDriver_0/U0/iCLK
    SLICE_X15Y22         FDRE                                         r  design_1_i/utrasonicDriver_0/U0/echo_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDRE (Prop_fdre_C_Q)         0.456     3.423 f  design_1_i/utrasonicDriver_0/U0/echo_cnt_reg[0]/Q
                         net (fo=32, routed)          0.994     4.417    design_1_i/utrasonicDriver_0/U0/echo_cnt_reg[0]
    SLICE_X16Y25         LUT2 (Prop_lut2_I0_O)        0.124     4.541 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_392/O
                         net (fo=1, routed)           0.000     4.541    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_392_n_0
    SLICE_X16Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.054 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_288/CO[3]
                         net (fo=1, routed)           0.000     5.054    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_288_n_0
    SLICE_X16Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.171 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_183/CO[3]
                         net (fo=1, routed)           0.000     5.171    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_183_n_0
    SLICE_X16Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.288 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_77/CO[3]
                         net (fo=1, routed)           0.000     5.288    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_77_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.405 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_34/CO[3]
                         net (fo=283, routed)         1.269     6.674    design_1_i/utrasonicDriver_0/U0/sWidth7
    SLICE_X16Y24         LUT3 (Prop_lut3_I2_O)        0.124     6.798 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_355/O
                         net (fo=24, routed)          0.537     7.336    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_355_n_0
    SLICE_X17Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.460 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_325/O
                         net (fo=1, routed)           0.802     8.261    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_325_n_0
    SLICE_X18Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.768 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_211/CO[3]
                         net (fo=1, routed)           0.000     8.768    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_211_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.081 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_100/O[3]
                         net (fo=3, routed)           1.044    10.125    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_100_n_4
    SLICE_X13Y26         LUT3 (Prop_lut3_I1_O)        0.306    10.431 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_101/O
                         net (fo=2, routed)           0.604    11.035    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_101_n_0
    SLICE_X12Y27         LUT5 (Prop_lut5_I1_O)        0.124    11.159 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_47/O
                         net (fo=2, routed)           0.923    12.083    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_47_n_0
    SLICE_X22Y27         LUT6 (Prop_lut6_I0_O)        0.124    12.207 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_51/O
                         net (fo=1, routed)           0.000    12.207    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_51_n_0
    SLICE_X22Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.605 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    12.605    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_16_n_0
    SLICE_X22Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.719 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.719    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_10_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.958 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry__0_i_15/O[2]
                         net (fo=15, routed)          0.863    13.821    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry__0_i_15_n_5
    SLICE_X25Y26         LUT3 (Prop_lut3_I2_O)        0.302    14.123 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_468/O
                         net (fo=1, routed)           0.516    14.639    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_468_n_0
    SLICE_X20Y30         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    15.189 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_393/CO[3]
                         net (fo=1, routed)           0.000    15.189    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_393_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.408 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_297/O[0]
                         net (fo=3, routed)           0.676    16.084    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_297_n_7
    SLICE_X20Y35         LUT4 (Prop_lut4_I0_O)        0.295    16.379 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_380/O
                         net (fo=1, routed)           0.810    17.190    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_380_n_0
    SLICE_X23Y28         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.716 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_275/CO[3]
                         net (fo=1, routed)           0.000    17.716    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_275_n_0
    SLICE_X23Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.830 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_168/CO[3]
                         net (fo=1, routed)           0.000    17.830    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_168_n_0
    SLICE_X23Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.944 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_71/CO[3]
                         net (fo=1, routed)           0.000    17.944    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_71_n_0
    SLICE_X23Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.215 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_32/CO[0]
                         net (fo=1, routed)           0.301    18.516    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_32_n_3
    SLICE_X23Y33         LUT5 (Prop_lut5_I0_O)        0.373    18.889 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_11/O
                         net (fo=107, routed)         1.108    19.997    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_11_n_0
    SLICE_X25Y28         LUT3 (Prop_lut3_I1_O)        0.124    20.121 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_23/O
                         net (fo=1, routed)           0.000    20.121    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_23_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.653 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.653    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_9_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.767 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    20.767    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry__0_i_13_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.881 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.881    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry__0_i_9_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.103 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry__1_i_13/O[0]
                         net (fo=2, routed)           0.724    21.827    design_1_i/utrasonicDriver_0/U0/sWidth4[17]
    SLICE_X30Y34         LUT5 (Prop_lut5_I0_O)        0.299    22.126 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry__1_i_18/O
                         net (fo=14, routed)          0.351    22.477    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry__1_i_18_n_0
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.124    22.601 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry__1_i_4/O
                         net (fo=1, routed)           0.633    23.234    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry__1_i_4_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    23.760 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.760    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry__1_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.874 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry__2/CO[3]
                         net (fo=316, routed)         1.480    25.354    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry__2_n_0
    SLICE_X29Y34         LUT3 (Prop_lut3_I2_O)        0.124    25.478 r  design_1_i/utrasonicDriver_0/U0/sWidth[7]_i_166/O
                         net (fo=19, routed)          1.285    26.763    design_1_i/utrasonicDriver_0/U0/sWidth[7]_i_166_n_0
    SLICE_X25Y36         LUT6 (Prop_lut6_I0_O)        0.124    26.887 r  design_1_i/utrasonicDriver_0/U0/sWidth[1]_i_215/O
                         net (fo=1, routed)           0.000    26.887    design_1_i/utrasonicDriver_0/U0/sWidth[1]_i_215_n_0
    SLICE_X25Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    27.285 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[1]_i_146/CO[3]
                         net (fo=1, routed)           0.000    27.285    design_1_i/utrasonicDriver_0/U0/sWidth_reg[1]_i_146_n_0
    SLICE_X25Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.399 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[1]_i_91/CO[3]
                         net (fo=1, routed)           0.000    27.399    design_1_i/utrasonicDriver_0/U0/sWidth_reg[1]_i_91_n_0
    SLICE_X25Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.513 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[1]_i_129/CO[3]
                         net (fo=1, routed)           0.000    27.513    design_1_i/utrasonicDriver_0/U0/sWidth_reg[1]_i_129_n_0
    SLICE_X25Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.847 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[5]_i_54/O[1]
                         net (fo=3, routed)           0.599    28.446    design_1_i/utrasonicDriver_0/U0/sWidth_reg[5]_i_54_n_6
    SLICE_X22Y37         LUT6 (Prop_lut6_I5_O)        0.303    28.749 r  design_1_i/utrasonicDriver_0/U0/sWidth[1]_i_63/O
                         net (fo=1, routed)           0.508    29.258    design_1_i/utrasonicDriver_0/U0/sWidth[1]_i_63_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    29.656 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    29.656    design_1_i/utrasonicDriver_0/U0/sWidth_reg[1]_i_25_n_0
    SLICE_X22Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.878 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[5]_i_15/O[0]
                         net (fo=3, routed)           0.667    30.544    design_1_i/utrasonicDriver_0/U0/sWidth_reg[5]_i_15_n_7
    SLICE_X14Y37         LUT3 (Prop_lut3_I1_O)        0.299    30.843 r  design_1_i/utrasonicDriver_0/U0/sWidth[1]_i_23/O
                         net (fo=2, routed)           0.480    31.323    design_1_i/utrasonicDriver_0/U0/sWidth[1]_i_23_n_0
    SLICE_X14Y36         LUT5 (Prop_lut5_I1_O)        0.124    31.447 r  design_1_i/utrasonicDriver_0/U0/sWidth[1]_i_5/O
                         net (fo=2, routed)           0.580    32.028    design_1_i/utrasonicDriver_0/U0/sWidth[1]_i_5_n_0
    SLICE_X15Y37         LUT6 (Prop_lut6_I0_O)        0.124    32.152 r  design_1_i/utrasonicDriver_0/U0/sWidth[1]_i_9/O
                         net (fo=1, routed)           0.000    32.152    design_1_i/utrasonicDriver_0/U0/sWidth[1]_i_9_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    32.550 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.550    design_1_i/utrasonicDriver_0/U0/sWidth_reg[1]_i_2_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    32.863 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[5]_i_2/O[3]
                         net (fo=11, routed)          0.743    33.605    design_1_i/utrasonicDriver_0/U0/sWidth_reg[5]_i_2_n_4
    SLICE_X14Y38         LUT3 (Prop_lut3_I1_O)        0.306    33.911 r  design_1_i/utrasonicDriver_0/U0/sWidth[0]_i_218/O
                         net (fo=1, routed)           0.486    34.398    design_1_i/utrasonicDriver_0/U0/sWidth[0]_i_218_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    34.783 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[0]_i_170/CO[3]
                         net (fo=1, routed)           0.000    34.783    design_1_i/utrasonicDriver_0/U0/sWidth_reg[0]_i_170_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    35.096 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[0]_i_97/O[3]
                         net (fo=3, routed)           0.530    35.625    design_1_i/utrasonicDriver_0/U0/sWidth_reg[0]_i_97_n_4
    SLICE_X18Y39         LUT4 (Prop_lut4_I3_O)        0.306    35.931 r  design_1_i/utrasonicDriver_0/U0/sWidth[0]_i_164/O
                         net (fo=1, routed)           0.337    36.268    design_1_i/utrasonicDriver_0/U0/sWidth[0]_i_164_n_0
    SLICE_X21Y39         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    36.775 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[0]_i_88/CO[3]
                         net (fo=1, routed)           0.000    36.775    design_1_i/utrasonicDriver_0/U0/sWidth_reg[0]_i_88_n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.889 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[0]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.889    design_1_i/utrasonicDriver_0/U0/sWidth_reg[0]_i_44_n_0
    SLICE_X21Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.003 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.003    design_1_i/utrasonicDriver_0/U0/sWidth_reg[0]_i_15_n_0
    SLICE_X21Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.117 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    37.117    design_1_i/utrasonicDriver_0/U0/sWidth_reg[0]_i_5_n_0
    SLICE_X21Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.388 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[0]_i_2/CO[0]
                         net (fo=10, routed)          0.464    37.852    design_1_i/utrasonicDriver_0/U0/sWidth_reg[0]_i_2_n_3
    SLICE_X19Y43         LUT5 (Prop_lut5_I3_O)        0.373    38.225 r  design_1_i/utrasonicDriver_0/U0/sWidth[4]_i_3/O
                         net (fo=1, routed)           0.341    38.565    design_1_i/utrasonicDriver_0/U0/sWidth[4]_i_3_n_0
    SLICE_X21Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    39.145 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.145    design_1_i/utrasonicDriver_0/U0/sWidth_reg[4]_i_2_n_0
    SLICE_X21Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    39.367 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[7]_i_4/O[0]
                         net (fo=1, routed)           0.354    39.721    design_1_i/utrasonicDriver_0/U0/sWidth1[5]
    SLICE_X20Y45         LUT6 (Prop_lut6_I1_O)        0.299    40.020 r  design_1_i/utrasonicDriver_0/U0/sWidth[5]_i_1/O
                         net (fo=1, routed)           0.000    40.020    design_1_i/utrasonicDriver_0/U0/p_0_in[5]
    SLICE_X20Y45         FDRE                                         r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        1.499    12.691    design_1_i/utrasonicDriver_0/U0/iCLK
    SLICE_X20Y45         FDRE                                         r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[5]/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X20Y45         FDRE (Setup_fdre_C_D)        0.079    12.847    design_1_i/utrasonicDriver_0/U0/sWidth_reg[5]
  -------------------------------------------------------------------
                         required time                         12.847    
                         arrival time                         -40.020    
  -------------------------------------------------------------------
                         slack                                -27.173    

Slack (VIOLATED) :        -27.167ns  (required time - arrival time)
  Source:                 design_1_i/utrasonicDriver_0/U0/echo_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/utrasonicDriver_0/U0/sWidth_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        37.045ns  (logic 15.890ns (42.894%)  route 21.155ns (57.106%))
  Logic Levels:           59  (CARRY4=37 LUT2=1 LUT3=7 LUT4=2 LUT5=5 LUT6=7)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.967ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        1.659     2.967    design_1_i/utrasonicDriver_0/U0/iCLK
    SLICE_X15Y22         FDRE                                         r  design_1_i/utrasonicDriver_0/U0/echo_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDRE (Prop_fdre_C_Q)         0.456     3.423 f  design_1_i/utrasonicDriver_0/U0/echo_cnt_reg[0]/Q
                         net (fo=32, routed)          0.994     4.417    design_1_i/utrasonicDriver_0/U0/echo_cnt_reg[0]
    SLICE_X16Y25         LUT2 (Prop_lut2_I0_O)        0.124     4.541 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_392/O
                         net (fo=1, routed)           0.000     4.541    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_392_n_0
    SLICE_X16Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.054 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_288/CO[3]
                         net (fo=1, routed)           0.000     5.054    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_288_n_0
    SLICE_X16Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.171 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_183/CO[3]
                         net (fo=1, routed)           0.000     5.171    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_183_n_0
    SLICE_X16Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.288 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_77/CO[3]
                         net (fo=1, routed)           0.000     5.288    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_77_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.405 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_34/CO[3]
                         net (fo=283, routed)         1.269     6.674    design_1_i/utrasonicDriver_0/U0/sWidth7
    SLICE_X16Y24         LUT3 (Prop_lut3_I2_O)        0.124     6.798 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_355/O
                         net (fo=24, routed)          0.537     7.336    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_355_n_0
    SLICE_X17Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.460 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_325/O
                         net (fo=1, routed)           0.802     8.261    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_325_n_0
    SLICE_X18Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.768 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_211/CO[3]
                         net (fo=1, routed)           0.000     8.768    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_211_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.081 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_100/O[3]
                         net (fo=3, routed)           1.044    10.125    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_100_n_4
    SLICE_X13Y26         LUT3 (Prop_lut3_I1_O)        0.306    10.431 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_101/O
                         net (fo=2, routed)           0.604    11.035    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_101_n_0
    SLICE_X12Y27         LUT5 (Prop_lut5_I1_O)        0.124    11.159 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_47/O
                         net (fo=2, routed)           0.923    12.083    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_47_n_0
    SLICE_X22Y27         LUT6 (Prop_lut6_I0_O)        0.124    12.207 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_51/O
                         net (fo=1, routed)           0.000    12.207    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_51_n_0
    SLICE_X22Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.605 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    12.605    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_16_n_0
    SLICE_X22Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.719 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.719    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_10_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.958 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry__0_i_15/O[2]
                         net (fo=15, routed)          0.863    13.821    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry__0_i_15_n_5
    SLICE_X25Y26         LUT3 (Prop_lut3_I2_O)        0.302    14.123 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_468/O
                         net (fo=1, routed)           0.516    14.639    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_468_n_0
    SLICE_X20Y30         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    15.189 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_393/CO[3]
                         net (fo=1, routed)           0.000    15.189    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_393_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.408 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_297/O[0]
                         net (fo=3, routed)           0.676    16.084    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_297_n_7
    SLICE_X20Y35         LUT4 (Prop_lut4_I0_O)        0.295    16.379 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_380/O
                         net (fo=1, routed)           0.810    17.190    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_380_n_0
    SLICE_X23Y28         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.716 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_275/CO[3]
                         net (fo=1, routed)           0.000    17.716    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_275_n_0
    SLICE_X23Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.830 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_168/CO[3]
                         net (fo=1, routed)           0.000    17.830    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_168_n_0
    SLICE_X23Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.944 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_71/CO[3]
                         net (fo=1, routed)           0.000    17.944    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_71_n_0
    SLICE_X23Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.215 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_32/CO[0]
                         net (fo=1, routed)           0.301    18.516    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_32_n_3
    SLICE_X23Y33         LUT5 (Prop_lut5_I0_O)        0.373    18.889 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_11/O
                         net (fo=107, routed)         1.108    19.997    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_11_n_0
    SLICE_X25Y28         LUT3 (Prop_lut3_I1_O)        0.124    20.121 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_23/O
                         net (fo=1, routed)           0.000    20.121    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_23_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.653 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.653    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_9_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.767 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    20.767    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry__0_i_13_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.881 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.881    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry__0_i_9_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.103 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry__1_i_13/O[0]
                         net (fo=2, routed)           0.724    21.827    design_1_i/utrasonicDriver_0/U0/sWidth4[17]
    SLICE_X30Y34         LUT5 (Prop_lut5_I0_O)        0.299    22.126 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry__1_i_18/O
                         net (fo=14, routed)          0.351    22.477    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry__1_i_18_n_0
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.124    22.601 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry__1_i_4/O
                         net (fo=1, routed)           0.633    23.234    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry__1_i_4_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    23.760 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.760    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry__1_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.874 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry__2/CO[3]
                         net (fo=316, routed)         1.480    25.354    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry__2_n_0
    SLICE_X29Y34         LUT3 (Prop_lut3_I2_O)        0.124    25.478 r  design_1_i/utrasonicDriver_0/U0/sWidth[7]_i_166/O
                         net (fo=19, routed)          1.285    26.763    design_1_i/utrasonicDriver_0/U0/sWidth[7]_i_166_n_0
    SLICE_X25Y36         LUT6 (Prop_lut6_I0_O)        0.124    26.887 r  design_1_i/utrasonicDriver_0/U0/sWidth[1]_i_215/O
                         net (fo=1, routed)           0.000    26.887    design_1_i/utrasonicDriver_0/U0/sWidth[1]_i_215_n_0
    SLICE_X25Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    27.285 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[1]_i_146/CO[3]
                         net (fo=1, routed)           0.000    27.285    design_1_i/utrasonicDriver_0/U0/sWidth_reg[1]_i_146_n_0
    SLICE_X25Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.399 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[1]_i_91/CO[3]
                         net (fo=1, routed)           0.000    27.399    design_1_i/utrasonicDriver_0/U0/sWidth_reg[1]_i_91_n_0
    SLICE_X25Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.513 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[1]_i_129/CO[3]
                         net (fo=1, routed)           0.000    27.513    design_1_i/utrasonicDriver_0/U0/sWidth_reg[1]_i_129_n_0
    SLICE_X25Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.847 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[5]_i_54/O[1]
                         net (fo=3, routed)           0.599    28.446    design_1_i/utrasonicDriver_0/U0/sWidth_reg[5]_i_54_n_6
    SLICE_X22Y37         LUT6 (Prop_lut6_I5_O)        0.303    28.749 r  design_1_i/utrasonicDriver_0/U0/sWidth[1]_i_63/O
                         net (fo=1, routed)           0.508    29.258    design_1_i/utrasonicDriver_0/U0/sWidth[1]_i_63_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    29.656 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    29.656    design_1_i/utrasonicDriver_0/U0/sWidth_reg[1]_i_25_n_0
    SLICE_X22Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.878 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[5]_i_15/O[0]
                         net (fo=3, routed)           0.667    30.544    design_1_i/utrasonicDriver_0/U0/sWidth_reg[5]_i_15_n_7
    SLICE_X14Y37         LUT3 (Prop_lut3_I1_O)        0.299    30.843 r  design_1_i/utrasonicDriver_0/U0/sWidth[1]_i_23/O
                         net (fo=2, routed)           0.480    31.323    design_1_i/utrasonicDriver_0/U0/sWidth[1]_i_23_n_0
    SLICE_X14Y36         LUT5 (Prop_lut5_I1_O)        0.124    31.447 r  design_1_i/utrasonicDriver_0/U0/sWidth[1]_i_5/O
                         net (fo=2, routed)           0.580    32.028    design_1_i/utrasonicDriver_0/U0/sWidth[1]_i_5_n_0
    SLICE_X15Y37         LUT6 (Prop_lut6_I0_O)        0.124    32.152 r  design_1_i/utrasonicDriver_0/U0/sWidth[1]_i_9/O
                         net (fo=1, routed)           0.000    32.152    design_1_i/utrasonicDriver_0/U0/sWidth[1]_i_9_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    32.550 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.550    design_1_i/utrasonicDriver_0/U0/sWidth_reg[1]_i_2_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    32.863 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[5]_i_2/O[3]
                         net (fo=11, routed)          0.743    33.605    design_1_i/utrasonicDriver_0/U0/sWidth_reg[5]_i_2_n_4
    SLICE_X14Y38         LUT3 (Prop_lut3_I1_O)        0.306    33.911 r  design_1_i/utrasonicDriver_0/U0/sWidth[0]_i_218/O
                         net (fo=1, routed)           0.486    34.398    design_1_i/utrasonicDriver_0/U0/sWidth[0]_i_218_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    34.783 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[0]_i_170/CO[3]
                         net (fo=1, routed)           0.000    34.783    design_1_i/utrasonicDriver_0/U0/sWidth_reg[0]_i_170_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    35.096 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[0]_i_97/O[3]
                         net (fo=3, routed)           0.530    35.625    design_1_i/utrasonicDriver_0/U0/sWidth_reg[0]_i_97_n_4
    SLICE_X18Y39         LUT4 (Prop_lut4_I3_O)        0.306    35.931 r  design_1_i/utrasonicDriver_0/U0/sWidth[0]_i_164/O
                         net (fo=1, routed)           0.337    36.268    design_1_i/utrasonicDriver_0/U0/sWidth[0]_i_164_n_0
    SLICE_X21Y39         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    36.775 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[0]_i_88/CO[3]
                         net (fo=1, routed)           0.000    36.775    design_1_i/utrasonicDriver_0/U0/sWidth_reg[0]_i_88_n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.889 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[0]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.889    design_1_i/utrasonicDriver_0/U0/sWidth_reg[0]_i_44_n_0
    SLICE_X21Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.003 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.003    design_1_i/utrasonicDriver_0/U0/sWidth_reg[0]_i_15_n_0
    SLICE_X21Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.117 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    37.117    design_1_i/utrasonicDriver_0/U0/sWidth_reg[0]_i_5_n_0
    SLICE_X21Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.388 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[0]_i_2/CO[0]
                         net (fo=10, routed)          0.464    37.852    design_1_i/utrasonicDriver_0/U0/sWidth_reg[0]_i_2_n_3
    SLICE_X19Y43         LUT5 (Prop_lut5_I3_O)        0.373    38.225 r  design_1_i/utrasonicDriver_0/U0/sWidth[4]_i_3/O
                         net (fo=1, routed)           0.341    38.565    design_1_i/utrasonicDriver_0/U0/sWidth[4]_i_3_n_0
    SLICE_X21Y44         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642    39.207 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[4]_i_2/O[3]
                         net (fo=1, routed)           0.499    39.706    design_1_i/utrasonicDriver_0/U0/sWidth1[4]
    SLICE_X20Y43         LUT6 (Prop_lut6_I1_O)        0.306    40.012 r  design_1_i/utrasonicDriver_0/U0/sWidth[4]_i_1/O
                         net (fo=1, routed)           0.000    40.012    design_1_i/utrasonicDriver_0/U0/p_0_in[4]
    SLICE_X20Y43         FDRE                                         r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        1.499    12.691    design_1_i/utrasonicDriver_0/U0/iCLK
    SLICE_X20Y43         FDRE                                         r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[4]/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X20Y43         FDRE (Setup_fdre_C_D)        0.077    12.845    design_1_i/utrasonicDriver_0/U0/sWidth_reg[4]
  -------------------------------------------------------------------
                         required time                         12.845    
                         arrival time                         -40.012    
  -------------------------------------------------------------------
                         slack                                -27.167    

Slack (VIOLATED) :        -27.146ns  (required time - arrival time)
  Source:                 design_1_i/utrasonicDriver_0/U0/echo_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/utrasonicDriver_0/U0/sWidth_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        37.026ns  (logic 16.063ns (43.383%)  route 20.963ns (56.617%))
  Logic Levels:           60  (CARRY4=38 LUT2=1 LUT3=7 LUT4=2 LUT5=5 LUT6=7)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.967ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        1.659     2.967    design_1_i/utrasonicDriver_0/U0/iCLK
    SLICE_X15Y22         FDRE                                         r  design_1_i/utrasonicDriver_0/U0/echo_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDRE (Prop_fdre_C_Q)         0.456     3.423 f  design_1_i/utrasonicDriver_0/U0/echo_cnt_reg[0]/Q
                         net (fo=32, routed)          0.994     4.417    design_1_i/utrasonicDriver_0/U0/echo_cnt_reg[0]
    SLICE_X16Y25         LUT2 (Prop_lut2_I0_O)        0.124     4.541 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_392/O
                         net (fo=1, routed)           0.000     4.541    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_392_n_0
    SLICE_X16Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.054 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_288/CO[3]
                         net (fo=1, routed)           0.000     5.054    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_288_n_0
    SLICE_X16Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.171 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_183/CO[3]
                         net (fo=1, routed)           0.000     5.171    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_183_n_0
    SLICE_X16Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.288 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_77/CO[3]
                         net (fo=1, routed)           0.000     5.288    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_77_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.405 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_34/CO[3]
                         net (fo=283, routed)         1.269     6.674    design_1_i/utrasonicDriver_0/U0/sWidth7
    SLICE_X16Y24         LUT3 (Prop_lut3_I2_O)        0.124     6.798 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_355/O
                         net (fo=24, routed)          0.537     7.336    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_355_n_0
    SLICE_X17Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.460 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_325/O
                         net (fo=1, routed)           0.802     8.261    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_325_n_0
    SLICE_X18Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.768 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_211/CO[3]
                         net (fo=1, routed)           0.000     8.768    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_211_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.081 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_100/O[3]
                         net (fo=3, routed)           1.044    10.125    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_100_n_4
    SLICE_X13Y26         LUT3 (Prop_lut3_I1_O)        0.306    10.431 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_101/O
                         net (fo=2, routed)           0.604    11.035    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_101_n_0
    SLICE_X12Y27         LUT5 (Prop_lut5_I1_O)        0.124    11.159 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_47/O
                         net (fo=2, routed)           0.923    12.083    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_47_n_0
    SLICE_X22Y27         LUT6 (Prop_lut6_I0_O)        0.124    12.207 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_51/O
                         net (fo=1, routed)           0.000    12.207    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_51_n_0
    SLICE_X22Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.605 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    12.605    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_16_n_0
    SLICE_X22Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.719 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.719    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_10_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.958 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry__0_i_15/O[2]
                         net (fo=15, routed)          0.863    13.821    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry__0_i_15_n_5
    SLICE_X25Y26         LUT3 (Prop_lut3_I2_O)        0.302    14.123 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_468/O
                         net (fo=1, routed)           0.516    14.639    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_468_n_0
    SLICE_X20Y30         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    15.189 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_393/CO[3]
                         net (fo=1, routed)           0.000    15.189    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_393_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.408 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_297/O[0]
                         net (fo=3, routed)           0.676    16.084    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_297_n_7
    SLICE_X20Y35         LUT4 (Prop_lut4_I0_O)        0.295    16.379 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_380/O
                         net (fo=1, routed)           0.810    17.190    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_380_n_0
    SLICE_X23Y28         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.716 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_275/CO[3]
                         net (fo=1, routed)           0.000    17.716    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_275_n_0
    SLICE_X23Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.830 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_168/CO[3]
                         net (fo=1, routed)           0.000    17.830    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_168_n_0
    SLICE_X23Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.944 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_71/CO[3]
                         net (fo=1, routed)           0.000    17.944    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_71_n_0
    SLICE_X23Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.215 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_32/CO[0]
                         net (fo=1, routed)           0.301    18.516    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_32_n_3
    SLICE_X23Y33         LUT5 (Prop_lut5_I0_O)        0.373    18.889 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_11/O
                         net (fo=107, routed)         1.108    19.997    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_11_n_0
    SLICE_X25Y28         LUT3 (Prop_lut3_I1_O)        0.124    20.121 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_23/O
                         net (fo=1, routed)           0.000    20.121    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_23_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.653 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.653    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_9_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.767 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    20.767    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry__0_i_13_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.881 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.881    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry__0_i_9_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.103 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry__1_i_13/O[0]
                         net (fo=2, routed)           0.724    21.827    design_1_i/utrasonicDriver_0/U0/sWidth4[17]
    SLICE_X30Y34         LUT5 (Prop_lut5_I0_O)        0.299    22.126 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry__1_i_18/O
                         net (fo=14, routed)          0.351    22.477    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry__1_i_18_n_0
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.124    22.601 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry__1_i_4/O
                         net (fo=1, routed)           0.633    23.234    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry__1_i_4_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    23.760 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.760    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry__1_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.874 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry__2/CO[3]
                         net (fo=316, routed)         1.480    25.354    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry__2_n_0
    SLICE_X29Y34         LUT3 (Prop_lut3_I2_O)        0.124    25.478 r  design_1_i/utrasonicDriver_0/U0/sWidth[7]_i_166/O
                         net (fo=19, routed)          1.285    26.763    design_1_i/utrasonicDriver_0/U0/sWidth[7]_i_166_n_0
    SLICE_X25Y36         LUT6 (Prop_lut6_I0_O)        0.124    26.887 r  design_1_i/utrasonicDriver_0/U0/sWidth[1]_i_215/O
                         net (fo=1, routed)           0.000    26.887    design_1_i/utrasonicDriver_0/U0/sWidth[1]_i_215_n_0
    SLICE_X25Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    27.285 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[1]_i_146/CO[3]
                         net (fo=1, routed)           0.000    27.285    design_1_i/utrasonicDriver_0/U0/sWidth_reg[1]_i_146_n_0
    SLICE_X25Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.399 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[1]_i_91/CO[3]
                         net (fo=1, routed)           0.000    27.399    design_1_i/utrasonicDriver_0/U0/sWidth_reg[1]_i_91_n_0
    SLICE_X25Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.513 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[1]_i_129/CO[3]
                         net (fo=1, routed)           0.000    27.513    design_1_i/utrasonicDriver_0/U0/sWidth_reg[1]_i_129_n_0
    SLICE_X25Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.847 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[5]_i_54/O[1]
                         net (fo=3, routed)           0.599    28.446    design_1_i/utrasonicDriver_0/U0/sWidth_reg[5]_i_54_n_6
    SLICE_X22Y37         LUT6 (Prop_lut6_I5_O)        0.303    28.749 r  design_1_i/utrasonicDriver_0/U0/sWidth[1]_i_63/O
                         net (fo=1, routed)           0.508    29.258    design_1_i/utrasonicDriver_0/U0/sWidth[1]_i_63_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    29.656 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    29.656    design_1_i/utrasonicDriver_0/U0/sWidth_reg[1]_i_25_n_0
    SLICE_X22Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.878 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[5]_i_15/O[0]
                         net (fo=3, routed)           0.667    30.544    design_1_i/utrasonicDriver_0/U0/sWidth_reg[5]_i_15_n_7
    SLICE_X14Y37         LUT3 (Prop_lut3_I1_O)        0.299    30.843 r  design_1_i/utrasonicDriver_0/U0/sWidth[1]_i_23/O
                         net (fo=2, routed)           0.480    31.323    design_1_i/utrasonicDriver_0/U0/sWidth[1]_i_23_n_0
    SLICE_X14Y36         LUT5 (Prop_lut5_I1_O)        0.124    31.447 r  design_1_i/utrasonicDriver_0/U0/sWidth[1]_i_5/O
                         net (fo=2, routed)           0.580    32.028    design_1_i/utrasonicDriver_0/U0/sWidth[1]_i_5_n_0
    SLICE_X15Y37         LUT6 (Prop_lut6_I0_O)        0.124    32.152 r  design_1_i/utrasonicDriver_0/U0/sWidth[1]_i_9/O
                         net (fo=1, routed)           0.000    32.152    design_1_i/utrasonicDriver_0/U0/sWidth[1]_i_9_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    32.550 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.550    design_1_i/utrasonicDriver_0/U0/sWidth_reg[1]_i_2_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    32.863 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[5]_i_2/O[3]
                         net (fo=11, routed)          0.743    33.605    design_1_i/utrasonicDriver_0/U0/sWidth_reg[5]_i_2_n_4
    SLICE_X14Y38         LUT3 (Prop_lut3_I1_O)        0.306    33.911 r  design_1_i/utrasonicDriver_0/U0/sWidth[0]_i_218/O
                         net (fo=1, routed)           0.486    34.398    design_1_i/utrasonicDriver_0/U0/sWidth[0]_i_218_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    34.783 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[0]_i_170/CO[3]
                         net (fo=1, routed)           0.000    34.783    design_1_i/utrasonicDriver_0/U0/sWidth_reg[0]_i_170_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    35.096 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[0]_i_97/O[3]
                         net (fo=3, routed)           0.530    35.625    design_1_i/utrasonicDriver_0/U0/sWidth_reg[0]_i_97_n_4
    SLICE_X18Y39         LUT4 (Prop_lut4_I3_O)        0.306    35.931 r  design_1_i/utrasonicDriver_0/U0/sWidth[0]_i_164/O
                         net (fo=1, routed)           0.337    36.268    design_1_i/utrasonicDriver_0/U0/sWidth[0]_i_164_n_0
    SLICE_X21Y39         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    36.775 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[0]_i_88/CO[3]
                         net (fo=1, routed)           0.000    36.775    design_1_i/utrasonicDriver_0/U0/sWidth_reg[0]_i_88_n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.889 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[0]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.889    design_1_i/utrasonicDriver_0/U0/sWidth_reg[0]_i_44_n_0
    SLICE_X21Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.003 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.003    design_1_i/utrasonicDriver_0/U0/sWidth_reg[0]_i_15_n_0
    SLICE_X21Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.117 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    37.117    design_1_i/utrasonicDriver_0/U0/sWidth_reg[0]_i_5_n_0
    SLICE_X21Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.388 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[0]_i_2/CO[0]
                         net (fo=10, routed)          0.464    37.852    design_1_i/utrasonicDriver_0/U0/sWidth_reg[0]_i_2_n_3
    SLICE_X19Y43         LUT5 (Prop_lut5_I3_O)        0.373    38.225 r  design_1_i/utrasonicDriver_0/U0/sWidth[4]_i_3/O
                         net (fo=1, routed)           0.341    38.565    design_1_i/utrasonicDriver_0/U0/sWidth[4]_i_3_n_0
    SLICE_X21Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    39.145 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.145    design_1_i/utrasonicDriver_0/U0/sWidth_reg[4]_i_2_n_0
    SLICE_X21Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    39.384 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[7]_i_4/O[2]
                         net (fo=1, routed)           0.307    39.691    design_1_i/utrasonicDriver_0/U0/sWidth1[7]
    SLICE_X20Y44         LUT6 (Prop_lut6_I1_O)        0.302    39.993 r  design_1_i/utrasonicDriver_0/U0/sWidth[7]_i_2/O
                         net (fo=1, routed)           0.000    39.993    design_1_i/utrasonicDriver_0/U0/p_0_in[7]
    SLICE_X20Y44         FDRE                                         r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        1.499    12.691    design_1_i/utrasonicDriver_0/U0/iCLK
    SLICE_X20Y44         FDRE                                         r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[7]/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X20Y44         FDRE (Setup_fdre_C_D)        0.079    12.847    design_1_i/utrasonicDriver_0/U0/sWidth_reg[7]
  -------------------------------------------------------------------
                         required time                         12.847    
                         arrival time                         -39.993    
  -------------------------------------------------------------------
                         slack                                -27.146    

Slack (VIOLATED) :        -27.125ns  (required time - arrival time)
  Source:                 design_1_i/utrasonicDriver_0/U0/echo_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/utrasonicDriver_0/U0/sWidth_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        37.007ns  (logic 15.828ns (42.771%)  route 21.179ns (57.229%))
  Logic Levels:           59  (CARRY4=37 LUT2=1 LUT3=7 LUT4=2 LUT5=5 LUT6=7)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.967ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        1.659     2.967    design_1_i/utrasonicDriver_0/U0/iCLK
    SLICE_X15Y22         FDRE                                         r  design_1_i/utrasonicDriver_0/U0/echo_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDRE (Prop_fdre_C_Q)         0.456     3.423 f  design_1_i/utrasonicDriver_0/U0/echo_cnt_reg[0]/Q
                         net (fo=32, routed)          0.994     4.417    design_1_i/utrasonicDriver_0/U0/echo_cnt_reg[0]
    SLICE_X16Y25         LUT2 (Prop_lut2_I0_O)        0.124     4.541 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_392/O
                         net (fo=1, routed)           0.000     4.541    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_392_n_0
    SLICE_X16Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.054 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_288/CO[3]
                         net (fo=1, routed)           0.000     5.054    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_288_n_0
    SLICE_X16Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.171 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_183/CO[3]
                         net (fo=1, routed)           0.000     5.171    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_183_n_0
    SLICE_X16Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.288 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_77/CO[3]
                         net (fo=1, routed)           0.000     5.288    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_77_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.405 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_34/CO[3]
                         net (fo=283, routed)         1.269     6.674    design_1_i/utrasonicDriver_0/U0/sWidth7
    SLICE_X16Y24         LUT3 (Prop_lut3_I2_O)        0.124     6.798 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_355/O
                         net (fo=24, routed)          0.537     7.336    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_355_n_0
    SLICE_X17Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.460 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_325/O
                         net (fo=1, routed)           0.802     8.261    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_325_n_0
    SLICE_X18Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.768 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_211/CO[3]
                         net (fo=1, routed)           0.000     8.768    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_211_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.081 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_100/O[3]
                         net (fo=3, routed)           1.044    10.125    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_100_n_4
    SLICE_X13Y26         LUT3 (Prop_lut3_I1_O)        0.306    10.431 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_101/O
                         net (fo=2, routed)           0.604    11.035    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_101_n_0
    SLICE_X12Y27         LUT5 (Prop_lut5_I1_O)        0.124    11.159 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_47/O
                         net (fo=2, routed)           0.923    12.083    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_47_n_0
    SLICE_X22Y27         LUT6 (Prop_lut6_I0_O)        0.124    12.207 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_51/O
                         net (fo=1, routed)           0.000    12.207    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_51_n_0
    SLICE_X22Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.605 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    12.605    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_16_n_0
    SLICE_X22Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.719 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.719    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_10_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.958 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry__0_i_15/O[2]
                         net (fo=15, routed)          0.863    13.821    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry__0_i_15_n_5
    SLICE_X25Y26         LUT3 (Prop_lut3_I2_O)        0.302    14.123 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_468/O
                         net (fo=1, routed)           0.516    14.639    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_468_n_0
    SLICE_X20Y30         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    15.189 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_393/CO[3]
                         net (fo=1, routed)           0.000    15.189    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_393_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.408 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_297/O[0]
                         net (fo=3, routed)           0.676    16.084    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_297_n_7
    SLICE_X20Y35         LUT4 (Prop_lut4_I0_O)        0.295    16.379 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_380/O
                         net (fo=1, routed)           0.810    17.190    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_380_n_0
    SLICE_X23Y28         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.716 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_275/CO[3]
                         net (fo=1, routed)           0.000    17.716    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_275_n_0
    SLICE_X23Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.830 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_168/CO[3]
                         net (fo=1, routed)           0.000    17.830    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_168_n_0
    SLICE_X23Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.944 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_71/CO[3]
                         net (fo=1, routed)           0.000    17.944    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_71_n_0
    SLICE_X23Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.215 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_32/CO[0]
                         net (fo=1, routed)           0.301    18.516    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_32_n_3
    SLICE_X23Y33         LUT5 (Prop_lut5_I0_O)        0.373    18.889 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_11/O
                         net (fo=107, routed)         1.108    19.997    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_11_n_0
    SLICE_X25Y28         LUT3 (Prop_lut3_I1_O)        0.124    20.121 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_23/O
                         net (fo=1, routed)           0.000    20.121    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_23_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.653 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.653    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_9_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.767 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    20.767    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry__0_i_13_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.881 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.881    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry__0_i_9_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.103 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry__1_i_13/O[0]
                         net (fo=2, routed)           0.724    21.827    design_1_i/utrasonicDriver_0/U0/sWidth4[17]
    SLICE_X30Y34         LUT5 (Prop_lut5_I0_O)        0.299    22.126 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry__1_i_18/O
                         net (fo=14, routed)          0.351    22.477    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry__1_i_18_n_0
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.124    22.601 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry__1_i_4/O
                         net (fo=1, routed)           0.633    23.234    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry__1_i_4_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    23.760 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.760    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry__1_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.874 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry__2/CO[3]
                         net (fo=316, routed)         1.480    25.354    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry__2_n_0
    SLICE_X29Y34         LUT3 (Prop_lut3_I2_O)        0.124    25.478 r  design_1_i/utrasonicDriver_0/U0/sWidth[7]_i_166/O
                         net (fo=19, routed)          1.285    26.763    design_1_i/utrasonicDriver_0/U0/sWidth[7]_i_166_n_0
    SLICE_X25Y36         LUT6 (Prop_lut6_I0_O)        0.124    26.887 r  design_1_i/utrasonicDriver_0/U0/sWidth[1]_i_215/O
                         net (fo=1, routed)           0.000    26.887    design_1_i/utrasonicDriver_0/U0/sWidth[1]_i_215_n_0
    SLICE_X25Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    27.285 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[1]_i_146/CO[3]
                         net (fo=1, routed)           0.000    27.285    design_1_i/utrasonicDriver_0/U0/sWidth_reg[1]_i_146_n_0
    SLICE_X25Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.399 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[1]_i_91/CO[3]
                         net (fo=1, routed)           0.000    27.399    design_1_i/utrasonicDriver_0/U0/sWidth_reg[1]_i_91_n_0
    SLICE_X25Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.513 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[1]_i_129/CO[3]
                         net (fo=1, routed)           0.000    27.513    design_1_i/utrasonicDriver_0/U0/sWidth_reg[1]_i_129_n_0
    SLICE_X25Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.847 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[5]_i_54/O[1]
                         net (fo=3, routed)           0.599    28.446    design_1_i/utrasonicDriver_0/U0/sWidth_reg[5]_i_54_n_6
    SLICE_X22Y37         LUT6 (Prop_lut6_I5_O)        0.303    28.749 r  design_1_i/utrasonicDriver_0/U0/sWidth[1]_i_63/O
                         net (fo=1, routed)           0.508    29.258    design_1_i/utrasonicDriver_0/U0/sWidth[1]_i_63_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    29.656 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    29.656    design_1_i/utrasonicDriver_0/U0/sWidth_reg[1]_i_25_n_0
    SLICE_X22Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.878 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[5]_i_15/O[0]
                         net (fo=3, routed)           0.667    30.544    design_1_i/utrasonicDriver_0/U0/sWidth_reg[5]_i_15_n_7
    SLICE_X14Y37         LUT3 (Prop_lut3_I1_O)        0.299    30.843 r  design_1_i/utrasonicDriver_0/U0/sWidth[1]_i_23/O
                         net (fo=2, routed)           0.480    31.323    design_1_i/utrasonicDriver_0/U0/sWidth[1]_i_23_n_0
    SLICE_X14Y36         LUT5 (Prop_lut5_I1_O)        0.124    31.447 r  design_1_i/utrasonicDriver_0/U0/sWidth[1]_i_5/O
                         net (fo=2, routed)           0.580    32.028    design_1_i/utrasonicDriver_0/U0/sWidth[1]_i_5_n_0
    SLICE_X15Y37         LUT6 (Prop_lut6_I0_O)        0.124    32.152 r  design_1_i/utrasonicDriver_0/U0/sWidth[1]_i_9/O
                         net (fo=1, routed)           0.000    32.152    design_1_i/utrasonicDriver_0/U0/sWidth[1]_i_9_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    32.550 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.550    design_1_i/utrasonicDriver_0/U0/sWidth_reg[1]_i_2_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    32.863 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[5]_i_2/O[3]
                         net (fo=11, routed)          0.743    33.605    design_1_i/utrasonicDriver_0/U0/sWidth_reg[5]_i_2_n_4
    SLICE_X14Y38         LUT3 (Prop_lut3_I1_O)        0.306    33.911 r  design_1_i/utrasonicDriver_0/U0/sWidth[0]_i_218/O
                         net (fo=1, routed)           0.486    34.398    design_1_i/utrasonicDriver_0/U0/sWidth[0]_i_218_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    34.783 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[0]_i_170/CO[3]
                         net (fo=1, routed)           0.000    34.783    design_1_i/utrasonicDriver_0/U0/sWidth_reg[0]_i_170_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    35.096 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[0]_i_97/O[3]
                         net (fo=3, routed)           0.530    35.625    design_1_i/utrasonicDriver_0/U0/sWidth_reg[0]_i_97_n_4
    SLICE_X18Y39         LUT4 (Prop_lut4_I3_O)        0.306    35.931 r  design_1_i/utrasonicDriver_0/U0/sWidth[0]_i_164/O
                         net (fo=1, routed)           0.337    36.268    design_1_i/utrasonicDriver_0/U0/sWidth[0]_i_164_n_0
    SLICE_X21Y39         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    36.775 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[0]_i_88/CO[3]
                         net (fo=1, routed)           0.000    36.775    design_1_i/utrasonicDriver_0/U0/sWidth_reg[0]_i_88_n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.889 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[0]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.889    design_1_i/utrasonicDriver_0/U0/sWidth_reg[0]_i_44_n_0
    SLICE_X21Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.003 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.003    design_1_i/utrasonicDriver_0/U0/sWidth_reg[0]_i_15_n_0
    SLICE_X21Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.117 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    37.117    design_1_i/utrasonicDriver_0/U0/sWidth_reg[0]_i_5_n_0
    SLICE_X21Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.388 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[0]_i_2/CO[0]
                         net (fo=10, routed)          0.464    37.852    design_1_i/utrasonicDriver_0/U0/sWidth_reg[0]_i_2_n_3
    SLICE_X19Y43         LUT5 (Prop_lut5_I3_O)        0.373    38.225 r  design_1_i/utrasonicDriver_0/U0/sWidth[4]_i_3/O
                         net (fo=1, routed)           0.341    38.565    design_1_i/utrasonicDriver_0/U0/sWidth[4]_i_3_n_0
    SLICE_X21Y44         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.584    39.149 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[4]_i_2/O[2]
                         net (fo=1, routed)           0.522    39.672    design_1_i/utrasonicDriver_0/U0/sWidth1[3]
    SLICE_X20Y44         LUT6 (Prop_lut6_I1_O)        0.302    39.974 r  design_1_i/utrasonicDriver_0/U0/sWidth[3]_i_1/O
                         net (fo=1, routed)           0.000    39.974    design_1_i/utrasonicDriver_0/U0/p_0_in[3]
    SLICE_X20Y44         FDRE                                         r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        1.499    12.691    design_1_i/utrasonicDriver_0/U0/iCLK
    SLICE_X20Y44         FDRE                                         r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[3]/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X20Y44         FDRE (Setup_fdre_C_D)        0.081    12.849    design_1_i/utrasonicDriver_0/U0/sWidth_reg[3]
  -------------------------------------------------------------------
                         required time                         12.849    
                         arrival time                         -39.974    
  -------------------------------------------------------------------
                         slack                                -27.125    

Slack (VIOLATED) :        -26.979ns  (required time - arrival time)
  Source:                 design_1_i/utrasonicDriver_0/U0/echo_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/utrasonicDriver_0/U0/sWidth_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        36.857ns  (logic 15.843ns (42.985%)  route 21.014ns (57.015%))
  Logic Levels:           59  (CARRY4=37 LUT2=1 LUT3=7 LUT4=2 LUT5=5 LUT6=7)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.967ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        1.659     2.967    design_1_i/utrasonicDriver_0/U0/iCLK
    SLICE_X15Y22         FDRE                                         r  design_1_i/utrasonicDriver_0/U0/echo_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDRE (Prop_fdre_C_Q)         0.456     3.423 f  design_1_i/utrasonicDriver_0/U0/echo_cnt_reg[0]/Q
                         net (fo=32, routed)          0.994     4.417    design_1_i/utrasonicDriver_0/U0/echo_cnt_reg[0]
    SLICE_X16Y25         LUT2 (Prop_lut2_I0_O)        0.124     4.541 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_392/O
                         net (fo=1, routed)           0.000     4.541    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_392_n_0
    SLICE_X16Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.054 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_288/CO[3]
                         net (fo=1, routed)           0.000     5.054    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_288_n_0
    SLICE_X16Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.171 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_183/CO[3]
                         net (fo=1, routed)           0.000     5.171    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_183_n_0
    SLICE_X16Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.288 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_77/CO[3]
                         net (fo=1, routed)           0.000     5.288    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_77_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.405 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_34/CO[3]
                         net (fo=283, routed)         1.269     6.674    design_1_i/utrasonicDriver_0/U0/sWidth7
    SLICE_X16Y24         LUT3 (Prop_lut3_I2_O)        0.124     6.798 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_355/O
                         net (fo=24, routed)          0.537     7.336    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_355_n_0
    SLICE_X17Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.460 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_325/O
                         net (fo=1, routed)           0.802     8.261    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_325_n_0
    SLICE_X18Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.768 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_211/CO[3]
                         net (fo=1, routed)           0.000     8.768    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_211_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.081 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_100/O[3]
                         net (fo=3, routed)           1.044    10.125    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_100_n_4
    SLICE_X13Y26         LUT3 (Prop_lut3_I1_O)        0.306    10.431 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_101/O
                         net (fo=2, routed)           0.604    11.035    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_101_n_0
    SLICE_X12Y27         LUT5 (Prop_lut5_I1_O)        0.124    11.159 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_47/O
                         net (fo=2, routed)           0.923    12.083    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_47_n_0
    SLICE_X22Y27         LUT6 (Prop_lut6_I0_O)        0.124    12.207 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_51/O
                         net (fo=1, routed)           0.000    12.207    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_51_n_0
    SLICE_X22Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.605 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    12.605    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_16_n_0
    SLICE_X22Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.719 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.719    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_10_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.958 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry__0_i_15/O[2]
                         net (fo=15, routed)          0.863    13.821    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry__0_i_15_n_5
    SLICE_X25Y26         LUT3 (Prop_lut3_I2_O)        0.302    14.123 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_468/O
                         net (fo=1, routed)           0.516    14.639    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_468_n_0
    SLICE_X20Y30         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    15.189 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_393/CO[3]
                         net (fo=1, routed)           0.000    15.189    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_393_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.408 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_297/O[0]
                         net (fo=3, routed)           0.676    16.084    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_297_n_7
    SLICE_X20Y35         LUT4 (Prop_lut4_I0_O)        0.295    16.379 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_380/O
                         net (fo=1, routed)           0.810    17.190    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_380_n_0
    SLICE_X23Y28         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.716 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_275/CO[3]
                         net (fo=1, routed)           0.000    17.716    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_275_n_0
    SLICE_X23Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.830 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_168/CO[3]
                         net (fo=1, routed)           0.000    17.830    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_168_n_0
    SLICE_X23Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.944 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_71/CO[3]
                         net (fo=1, routed)           0.000    17.944    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_71_n_0
    SLICE_X23Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.215 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_32/CO[0]
                         net (fo=1, routed)           0.301    18.516    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_32_n_3
    SLICE_X23Y33         LUT5 (Prop_lut5_I0_O)        0.373    18.889 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_11/O
                         net (fo=107, routed)         1.108    19.997    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_11_n_0
    SLICE_X25Y28         LUT3 (Prop_lut3_I1_O)        0.124    20.121 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_23/O
                         net (fo=1, routed)           0.000    20.121    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_23_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.653 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.653    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_9_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.767 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    20.767    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry__0_i_13_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.881 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.881    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry__0_i_9_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.103 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry__1_i_13/O[0]
                         net (fo=2, routed)           0.724    21.827    design_1_i/utrasonicDriver_0/U0/sWidth4[17]
    SLICE_X30Y34         LUT5 (Prop_lut5_I0_O)        0.299    22.126 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry__1_i_18/O
                         net (fo=14, routed)          0.351    22.477    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry__1_i_18_n_0
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.124    22.601 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry__1_i_4/O
                         net (fo=1, routed)           0.633    23.234    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry__1_i_4_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    23.760 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.760    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry__1_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.874 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry__2/CO[3]
                         net (fo=316, routed)         1.480    25.354    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry__2_n_0
    SLICE_X29Y34         LUT3 (Prop_lut3_I2_O)        0.124    25.478 r  design_1_i/utrasonicDriver_0/U0/sWidth[7]_i_166/O
                         net (fo=19, routed)          1.285    26.763    design_1_i/utrasonicDriver_0/U0/sWidth[7]_i_166_n_0
    SLICE_X25Y36         LUT6 (Prop_lut6_I0_O)        0.124    26.887 r  design_1_i/utrasonicDriver_0/U0/sWidth[1]_i_215/O
                         net (fo=1, routed)           0.000    26.887    design_1_i/utrasonicDriver_0/U0/sWidth[1]_i_215_n_0
    SLICE_X25Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    27.285 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[1]_i_146/CO[3]
                         net (fo=1, routed)           0.000    27.285    design_1_i/utrasonicDriver_0/U0/sWidth_reg[1]_i_146_n_0
    SLICE_X25Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.399 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[1]_i_91/CO[3]
                         net (fo=1, routed)           0.000    27.399    design_1_i/utrasonicDriver_0/U0/sWidth_reg[1]_i_91_n_0
    SLICE_X25Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.513 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[1]_i_129/CO[3]
                         net (fo=1, routed)           0.000    27.513    design_1_i/utrasonicDriver_0/U0/sWidth_reg[1]_i_129_n_0
    SLICE_X25Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.847 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[5]_i_54/O[1]
                         net (fo=3, routed)           0.599    28.446    design_1_i/utrasonicDriver_0/U0/sWidth_reg[5]_i_54_n_6
    SLICE_X22Y37         LUT6 (Prop_lut6_I5_O)        0.303    28.749 r  design_1_i/utrasonicDriver_0/U0/sWidth[1]_i_63/O
                         net (fo=1, routed)           0.508    29.258    design_1_i/utrasonicDriver_0/U0/sWidth[1]_i_63_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    29.656 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    29.656    design_1_i/utrasonicDriver_0/U0/sWidth_reg[1]_i_25_n_0
    SLICE_X22Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.878 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[5]_i_15/O[0]
                         net (fo=3, routed)           0.667    30.544    design_1_i/utrasonicDriver_0/U0/sWidth_reg[5]_i_15_n_7
    SLICE_X14Y37         LUT3 (Prop_lut3_I1_O)        0.299    30.843 r  design_1_i/utrasonicDriver_0/U0/sWidth[1]_i_23/O
                         net (fo=2, routed)           0.480    31.323    design_1_i/utrasonicDriver_0/U0/sWidth[1]_i_23_n_0
    SLICE_X14Y36         LUT5 (Prop_lut5_I1_O)        0.124    31.447 r  design_1_i/utrasonicDriver_0/U0/sWidth[1]_i_5/O
                         net (fo=2, routed)           0.580    32.028    design_1_i/utrasonicDriver_0/U0/sWidth[1]_i_5_n_0
    SLICE_X15Y37         LUT6 (Prop_lut6_I0_O)        0.124    32.152 r  design_1_i/utrasonicDriver_0/U0/sWidth[1]_i_9/O
                         net (fo=1, routed)           0.000    32.152    design_1_i/utrasonicDriver_0/U0/sWidth[1]_i_9_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    32.550 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.550    design_1_i/utrasonicDriver_0/U0/sWidth_reg[1]_i_2_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    32.863 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[5]_i_2/O[3]
                         net (fo=11, routed)          0.743    33.605    design_1_i/utrasonicDriver_0/U0/sWidth_reg[5]_i_2_n_4
    SLICE_X14Y38         LUT3 (Prop_lut3_I1_O)        0.306    33.911 r  design_1_i/utrasonicDriver_0/U0/sWidth[0]_i_218/O
                         net (fo=1, routed)           0.486    34.398    design_1_i/utrasonicDriver_0/U0/sWidth[0]_i_218_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    34.783 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[0]_i_170/CO[3]
                         net (fo=1, routed)           0.000    34.783    design_1_i/utrasonicDriver_0/U0/sWidth_reg[0]_i_170_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    35.096 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[0]_i_97/O[3]
                         net (fo=3, routed)           0.530    35.625    design_1_i/utrasonicDriver_0/U0/sWidth_reg[0]_i_97_n_4
    SLICE_X18Y39         LUT4 (Prop_lut4_I3_O)        0.306    35.931 r  design_1_i/utrasonicDriver_0/U0/sWidth[0]_i_164/O
                         net (fo=1, routed)           0.337    36.268    design_1_i/utrasonicDriver_0/U0/sWidth[0]_i_164_n_0
    SLICE_X21Y39         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    36.775 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[0]_i_88/CO[3]
                         net (fo=1, routed)           0.000    36.775    design_1_i/utrasonicDriver_0/U0/sWidth_reg[0]_i_88_n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.889 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[0]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.889    design_1_i/utrasonicDriver_0/U0/sWidth_reg[0]_i_44_n_0
    SLICE_X21Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.003 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.003    design_1_i/utrasonicDriver_0/U0/sWidth_reg[0]_i_15_n_0
    SLICE_X21Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.117 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    37.117    design_1_i/utrasonicDriver_0/U0/sWidth_reg[0]_i_5_n_0
    SLICE_X21Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.388 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[0]_i_2/CO[0]
                         net (fo=10, routed)          0.464    37.852    design_1_i/utrasonicDriver_0/U0/sWidth_reg[0]_i_2_n_3
    SLICE_X19Y43         LUT5 (Prop_lut5_I3_O)        0.373    38.225 r  design_1_i/utrasonicDriver_0/U0/sWidth[4]_i_3/O
                         net (fo=1, routed)           0.341    38.565    design_1_i/utrasonicDriver_0/U0/sWidth[4]_i_3_n_0
    SLICE_X21Y44         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    39.163 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[4]_i_2/O[1]
                         net (fo=1, routed)           0.358    39.521    design_1_i/utrasonicDriver_0/U0/sWidth1[2]
    SLICE_X20Y44         LUT6 (Prop_lut6_I1_O)        0.303    39.824 r  design_1_i/utrasonicDriver_0/U0/sWidth[2]_i_1/O
                         net (fo=1, routed)           0.000    39.824    design_1_i/utrasonicDriver_0/U0/p_0_in[2]
    SLICE_X20Y44         FDRE                                         r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        1.499    12.691    design_1_i/utrasonicDriver_0/U0/iCLK
    SLICE_X20Y44         FDRE                                         r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[2]/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X20Y44         FDRE (Setup_fdre_C_D)        0.077    12.845    design_1_i/utrasonicDriver_0/U0/sWidth_reg[2]
  -------------------------------------------------------------------
                         required time                         12.845    
                         arrival time                         -39.824    
  -------------------------------------------------------------------
                         slack                                -26.979    

Slack (VIOLATED) :        -26.856ns  (required time - arrival time)
  Source:                 design_1_i/utrasonicDriver_0/U0/echo_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/utrasonicDriver_0/U0/sWidth_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        36.688ns  (logic 15.723ns (42.856%)  route 20.965ns (57.145%))
  Logic Levels:           59  (CARRY4=37 LUT2=1 LUT3=7 LUT4=2 LUT5=5 LUT6=7)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.967ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        1.659     2.967    design_1_i/utrasonicDriver_0/U0/iCLK
    SLICE_X15Y22         FDRE                                         r  design_1_i/utrasonicDriver_0/U0/echo_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDRE (Prop_fdre_C_Q)         0.456     3.423 f  design_1_i/utrasonicDriver_0/U0/echo_cnt_reg[0]/Q
                         net (fo=32, routed)          0.994     4.417    design_1_i/utrasonicDriver_0/U0/echo_cnt_reg[0]
    SLICE_X16Y25         LUT2 (Prop_lut2_I0_O)        0.124     4.541 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_392/O
                         net (fo=1, routed)           0.000     4.541    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_392_n_0
    SLICE_X16Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.054 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_288/CO[3]
                         net (fo=1, routed)           0.000     5.054    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_288_n_0
    SLICE_X16Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.171 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_183/CO[3]
                         net (fo=1, routed)           0.000     5.171    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_183_n_0
    SLICE_X16Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.288 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_77/CO[3]
                         net (fo=1, routed)           0.000     5.288    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_77_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.405 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_34/CO[3]
                         net (fo=283, routed)         1.269     6.674    design_1_i/utrasonicDriver_0/U0/sWidth7
    SLICE_X16Y24         LUT3 (Prop_lut3_I2_O)        0.124     6.798 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_355/O
                         net (fo=24, routed)          0.537     7.336    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_355_n_0
    SLICE_X17Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.460 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_325/O
                         net (fo=1, routed)           0.802     8.261    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_325_n_0
    SLICE_X18Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.768 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_211/CO[3]
                         net (fo=1, routed)           0.000     8.768    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_211_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.081 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_100/O[3]
                         net (fo=3, routed)           1.044    10.125    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_100_n_4
    SLICE_X13Y26         LUT3 (Prop_lut3_I1_O)        0.306    10.431 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_101/O
                         net (fo=2, routed)           0.604    11.035    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_101_n_0
    SLICE_X12Y27         LUT5 (Prop_lut5_I1_O)        0.124    11.159 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_47/O
                         net (fo=2, routed)           0.923    12.083    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_47_n_0
    SLICE_X22Y27         LUT6 (Prop_lut6_I0_O)        0.124    12.207 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_51/O
                         net (fo=1, routed)           0.000    12.207    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_51_n_0
    SLICE_X22Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.605 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    12.605    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_16_n_0
    SLICE_X22Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.719 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.719    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_10_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.958 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry__0_i_15/O[2]
                         net (fo=15, routed)          0.863    13.821    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry__0_i_15_n_5
    SLICE_X25Y26         LUT3 (Prop_lut3_I2_O)        0.302    14.123 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_468/O
                         net (fo=1, routed)           0.516    14.639    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_468_n_0
    SLICE_X20Y30         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    15.189 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_393/CO[3]
                         net (fo=1, routed)           0.000    15.189    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_393_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.408 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_297/O[0]
                         net (fo=3, routed)           0.676    16.084    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_297_n_7
    SLICE_X20Y35         LUT4 (Prop_lut4_I0_O)        0.295    16.379 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_380/O
                         net (fo=1, routed)           0.810    17.190    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_380_n_0
    SLICE_X23Y28         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.716 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_275/CO[3]
                         net (fo=1, routed)           0.000    17.716    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_275_n_0
    SLICE_X23Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.830 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_168/CO[3]
                         net (fo=1, routed)           0.000    17.830    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_168_n_0
    SLICE_X23Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.944 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_71/CO[3]
                         net (fo=1, routed)           0.000    17.944    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_71_n_0
    SLICE_X23Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.215 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_32/CO[0]
                         net (fo=1, routed)           0.301    18.516    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_32_n_3
    SLICE_X23Y33         LUT5 (Prop_lut5_I0_O)        0.373    18.889 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_11/O
                         net (fo=107, routed)         1.108    19.997    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_11_n_0
    SLICE_X25Y28         LUT3 (Prop_lut3_I1_O)        0.124    20.121 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_23/O
                         net (fo=1, routed)           0.000    20.121    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_23_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.653 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.653    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_9_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.767 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    20.767    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry__0_i_13_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.881 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.881    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry__0_i_9_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.103 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry__1_i_13/O[0]
                         net (fo=2, routed)           0.724    21.827    design_1_i/utrasonicDriver_0/U0/sWidth4[17]
    SLICE_X30Y34         LUT5 (Prop_lut5_I0_O)        0.299    22.126 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry__1_i_18/O
                         net (fo=14, routed)          0.351    22.477    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry__1_i_18_n_0
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.124    22.601 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry__1_i_4/O
                         net (fo=1, routed)           0.633    23.234    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry__1_i_4_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    23.760 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.760    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry__1_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.874 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry__2/CO[3]
                         net (fo=316, routed)         1.480    25.354    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry__2_n_0
    SLICE_X29Y34         LUT3 (Prop_lut3_I2_O)        0.124    25.478 r  design_1_i/utrasonicDriver_0/U0/sWidth[7]_i_166/O
                         net (fo=19, routed)          1.285    26.763    design_1_i/utrasonicDriver_0/U0/sWidth[7]_i_166_n_0
    SLICE_X25Y36         LUT6 (Prop_lut6_I0_O)        0.124    26.887 r  design_1_i/utrasonicDriver_0/U0/sWidth[1]_i_215/O
                         net (fo=1, routed)           0.000    26.887    design_1_i/utrasonicDriver_0/U0/sWidth[1]_i_215_n_0
    SLICE_X25Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    27.285 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[1]_i_146/CO[3]
                         net (fo=1, routed)           0.000    27.285    design_1_i/utrasonicDriver_0/U0/sWidth_reg[1]_i_146_n_0
    SLICE_X25Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.399 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[1]_i_91/CO[3]
                         net (fo=1, routed)           0.000    27.399    design_1_i/utrasonicDriver_0/U0/sWidth_reg[1]_i_91_n_0
    SLICE_X25Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.513 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[1]_i_129/CO[3]
                         net (fo=1, routed)           0.000    27.513    design_1_i/utrasonicDriver_0/U0/sWidth_reg[1]_i_129_n_0
    SLICE_X25Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.847 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[5]_i_54/O[1]
                         net (fo=3, routed)           0.599    28.446    design_1_i/utrasonicDriver_0/U0/sWidth_reg[5]_i_54_n_6
    SLICE_X22Y37         LUT6 (Prop_lut6_I5_O)        0.303    28.749 r  design_1_i/utrasonicDriver_0/U0/sWidth[1]_i_63/O
                         net (fo=1, routed)           0.508    29.258    design_1_i/utrasonicDriver_0/U0/sWidth[1]_i_63_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    29.656 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    29.656    design_1_i/utrasonicDriver_0/U0/sWidth_reg[1]_i_25_n_0
    SLICE_X22Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.878 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[5]_i_15/O[0]
                         net (fo=3, routed)           0.667    30.544    design_1_i/utrasonicDriver_0/U0/sWidth_reg[5]_i_15_n_7
    SLICE_X14Y37         LUT3 (Prop_lut3_I1_O)        0.299    30.843 r  design_1_i/utrasonicDriver_0/U0/sWidth[1]_i_23/O
                         net (fo=2, routed)           0.480    31.323    design_1_i/utrasonicDriver_0/U0/sWidth[1]_i_23_n_0
    SLICE_X14Y36         LUT5 (Prop_lut5_I1_O)        0.124    31.447 r  design_1_i/utrasonicDriver_0/U0/sWidth[1]_i_5/O
                         net (fo=2, routed)           0.580    32.028    design_1_i/utrasonicDriver_0/U0/sWidth[1]_i_5_n_0
    SLICE_X15Y37         LUT6 (Prop_lut6_I0_O)        0.124    32.152 r  design_1_i/utrasonicDriver_0/U0/sWidth[1]_i_9/O
                         net (fo=1, routed)           0.000    32.152    design_1_i/utrasonicDriver_0/U0/sWidth[1]_i_9_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    32.550 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.550    design_1_i/utrasonicDriver_0/U0/sWidth_reg[1]_i_2_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    32.863 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[5]_i_2/O[3]
                         net (fo=11, routed)          0.743    33.605    design_1_i/utrasonicDriver_0/U0/sWidth_reg[5]_i_2_n_4
    SLICE_X14Y38         LUT3 (Prop_lut3_I1_O)        0.306    33.911 r  design_1_i/utrasonicDriver_0/U0/sWidth[0]_i_218/O
                         net (fo=1, routed)           0.486    34.398    design_1_i/utrasonicDriver_0/U0/sWidth[0]_i_218_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    34.783 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[0]_i_170/CO[3]
                         net (fo=1, routed)           0.000    34.783    design_1_i/utrasonicDriver_0/U0/sWidth_reg[0]_i_170_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    35.096 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[0]_i_97/O[3]
                         net (fo=3, routed)           0.530    35.625    design_1_i/utrasonicDriver_0/U0/sWidth_reg[0]_i_97_n_4
    SLICE_X18Y39         LUT4 (Prop_lut4_I3_O)        0.306    35.931 r  design_1_i/utrasonicDriver_0/U0/sWidth[0]_i_164/O
                         net (fo=1, routed)           0.337    36.268    design_1_i/utrasonicDriver_0/U0/sWidth[0]_i_164_n_0
    SLICE_X21Y39         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    36.775 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[0]_i_88/CO[3]
                         net (fo=1, routed)           0.000    36.775    design_1_i/utrasonicDriver_0/U0/sWidth_reg[0]_i_88_n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.889 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[0]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.889    design_1_i/utrasonicDriver_0/U0/sWidth_reg[0]_i_44_n_0
    SLICE_X21Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.003 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.003    design_1_i/utrasonicDriver_0/U0/sWidth_reg[0]_i_15_n_0
    SLICE_X21Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.117 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    37.117    design_1_i/utrasonicDriver_0/U0/sWidth_reg[0]_i_5_n_0
    SLICE_X21Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.388 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[0]_i_2/CO[0]
                         net (fo=10, routed)          0.464    37.852    design_1_i/utrasonicDriver_0/U0/sWidth_reg[0]_i_2_n_3
    SLICE_X19Y43         LUT5 (Prop_lut5_I3_O)        0.373    38.225 r  design_1_i/utrasonicDriver_0/U0/sWidth[4]_i_3/O
                         net (fo=1, routed)           0.341    38.565    design_1_i/utrasonicDriver_0/U0/sWidth[4]_i_3_n_0
    SLICE_X21Y44         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    39.047 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[4]_i_2/O[0]
                         net (fo=1, routed)           0.309    39.356    design_1_i/utrasonicDriver_0/U0/sWidth1[1]
    SLICE_X17Y44         LUT6 (Prop_lut6_I1_O)        0.299    39.655 r  design_1_i/utrasonicDriver_0/U0/sWidth[1]_i_1/O
                         net (fo=1, routed)           0.000    39.655    design_1_i/utrasonicDriver_0/U0/p_0_in[1]
    SLICE_X17Y44         FDRE                                         r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        1.500    12.692    design_1_i/utrasonicDriver_0/U0/iCLK
    SLICE_X17Y44         FDRE                                         r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[1]/C
                         clock pessimism              0.230    12.923    
                         clock uncertainty           -0.154    12.769    
    SLICE_X17Y44         FDRE (Setup_fdre_C_D)        0.031    12.800    design_1_i/utrasonicDriver_0/U0/sWidth_reg[1]
  -------------------------------------------------------------------
                         required time                         12.800    
                         arrival time                         -39.655    
  -------------------------------------------------------------------
                         slack                                -26.856    

Slack (VIOLATED) :        -25.399ns  (required time - arrival time)
  Source:                 design_1_i/utrasonicDriver_0/U0/echo_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/utrasonicDriver_0/U0/sWidth_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        35.281ns  (logic 14.942ns (42.351%)  route 20.339ns (57.649%))
  Logic Levels:           57  (CARRY4=36 LUT2=1 LUT3=7 LUT4=2 LUT5=5 LUT6=6)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.967ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        1.659     2.967    design_1_i/utrasonicDriver_0/U0/iCLK
    SLICE_X15Y22         FDRE                                         r  design_1_i/utrasonicDriver_0/U0/echo_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDRE (Prop_fdre_C_Q)         0.456     3.423 f  design_1_i/utrasonicDriver_0/U0/echo_cnt_reg[0]/Q
                         net (fo=32, routed)          0.994     4.417    design_1_i/utrasonicDriver_0/U0/echo_cnt_reg[0]
    SLICE_X16Y25         LUT2 (Prop_lut2_I0_O)        0.124     4.541 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_392/O
                         net (fo=1, routed)           0.000     4.541    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_392_n_0
    SLICE_X16Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.054 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_288/CO[3]
                         net (fo=1, routed)           0.000     5.054    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_288_n_0
    SLICE_X16Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.171 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_183/CO[3]
                         net (fo=1, routed)           0.000     5.171    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_183_n_0
    SLICE_X16Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.288 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_77/CO[3]
                         net (fo=1, routed)           0.000     5.288    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_77_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.405 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_34/CO[3]
                         net (fo=283, routed)         1.269     6.674    design_1_i/utrasonicDriver_0/U0/sWidth7
    SLICE_X16Y24         LUT3 (Prop_lut3_I2_O)        0.124     6.798 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_355/O
                         net (fo=24, routed)          0.537     7.336    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_355_n_0
    SLICE_X17Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.460 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_325/O
                         net (fo=1, routed)           0.802     8.261    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_325_n_0
    SLICE_X18Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.768 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_211/CO[3]
                         net (fo=1, routed)           0.000     8.768    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_211_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.081 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_100/O[3]
                         net (fo=3, routed)           1.044    10.125    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_100_n_4
    SLICE_X13Y26         LUT3 (Prop_lut3_I1_O)        0.306    10.431 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_101/O
                         net (fo=2, routed)           0.604    11.035    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_101_n_0
    SLICE_X12Y27         LUT5 (Prop_lut5_I1_O)        0.124    11.159 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_47/O
                         net (fo=2, routed)           0.923    12.083    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_47_n_0
    SLICE_X22Y27         LUT6 (Prop_lut6_I0_O)        0.124    12.207 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_51/O
                         net (fo=1, routed)           0.000    12.207    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_51_n_0
    SLICE_X22Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.605 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    12.605    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_16_n_0
    SLICE_X22Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.719 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.719    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_10_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.958 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry__0_i_15/O[2]
                         net (fo=15, routed)          0.863    13.821    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry__0_i_15_n_5
    SLICE_X25Y26         LUT3 (Prop_lut3_I2_O)        0.302    14.123 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_468/O
                         net (fo=1, routed)           0.516    14.639    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_468_n_0
    SLICE_X20Y30         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    15.189 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_393/CO[3]
                         net (fo=1, routed)           0.000    15.189    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_393_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.408 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_297/O[0]
                         net (fo=3, routed)           0.676    16.084    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_297_n_7
    SLICE_X20Y35         LUT4 (Prop_lut4_I0_O)        0.295    16.379 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_380/O
                         net (fo=1, routed)           0.810    17.190    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_380_n_0
    SLICE_X23Y28         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.716 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_275/CO[3]
                         net (fo=1, routed)           0.000    17.716    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_275_n_0
    SLICE_X23Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.830 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_168/CO[3]
                         net (fo=1, routed)           0.000    17.830    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_168_n_0
    SLICE_X23Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.944 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_71/CO[3]
                         net (fo=1, routed)           0.000    17.944    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_71_n_0
    SLICE_X23Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.215 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_32/CO[0]
                         net (fo=1, routed)           0.301    18.516    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_32_n_3
    SLICE_X23Y33         LUT5 (Prop_lut5_I0_O)        0.373    18.889 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_11/O
                         net (fo=107, routed)         1.108    19.997    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_11_n_0
    SLICE_X25Y28         LUT3 (Prop_lut3_I1_O)        0.124    20.121 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_23/O
                         net (fo=1, routed)           0.000    20.121    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_23_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.653 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.653    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry_i_9_n_0
    SLICE_X25Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.767 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry__0_i_13/CO[3]
                         net (fo=1, routed)           0.000    20.767    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry__0_i_13_n_0
    SLICE_X25Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.881 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.881    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry__0_i_9_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.103 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry__1_i_13/O[0]
                         net (fo=2, routed)           0.724    21.827    design_1_i/utrasonicDriver_0/U0/sWidth4[17]
    SLICE_X30Y34         LUT5 (Prop_lut5_I0_O)        0.299    22.126 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry__1_i_18/O
                         net (fo=14, routed)          0.351    22.477    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry__1_i_18_n_0
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.124    22.601 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry__1_i_4/O
                         net (fo=1, routed)           0.633    23.234    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry__1_i_4_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    23.760 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.760    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry__1_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.874 r  design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry__2/CO[3]
                         net (fo=316, routed)         1.480    25.354    design_1_i/utrasonicDriver_0/U0/sWidth4_inferred__0_carry__2_n_0
    SLICE_X29Y34         LUT3 (Prop_lut3_I2_O)        0.124    25.478 r  design_1_i/utrasonicDriver_0/U0/sWidth[7]_i_166/O
                         net (fo=19, routed)          1.285    26.763    design_1_i/utrasonicDriver_0/U0/sWidth[7]_i_166_n_0
    SLICE_X25Y36         LUT6 (Prop_lut6_I0_O)        0.124    26.887 r  design_1_i/utrasonicDriver_0/U0/sWidth[1]_i_215/O
                         net (fo=1, routed)           0.000    26.887    design_1_i/utrasonicDriver_0/U0/sWidth[1]_i_215_n_0
    SLICE_X25Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    27.285 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[1]_i_146/CO[3]
                         net (fo=1, routed)           0.000    27.285    design_1_i/utrasonicDriver_0/U0/sWidth_reg[1]_i_146_n_0
    SLICE_X25Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.399 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[1]_i_91/CO[3]
                         net (fo=1, routed)           0.000    27.399    design_1_i/utrasonicDriver_0/U0/sWidth_reg[1]_i_91_n_0
    SLICE_X25Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.513 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[1]_i_129/CO[3]
                         net (fo=1, routed)           0.000    27.513    design_1_i/utrasonicDriver_0/U0/sWidth_reg[1]_i_129_n_0
    SLICE_X25Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.847 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[5]_i_54/O[1]
                         net (fo=3, routed)           0.599    28.446    design_1_i/utrasonicDriver_0/U0/sWidth_reg[5]_i_54_n_6
    SLICE_X22Y37         LUT6 (Prop_lut6_I5_O)        0.303    28.749 r  design_1_i/utrasonicDriver_0/U0/sWidth[1]_i_63/O
                         net (fo=1, routed)           0.508    29.258    design_1_i/utrasonicDriver_0/U0/sWidth[1]_i_63_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    29.656 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    29.656    design_1_i/utrasonicDriver_0/U0/sWidth_reg[1]_i_25_n_0
    SLICE_X22Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.878 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[5]_i_15/O[0]
                         net (fo=3, routed)           0.667    30.544    design_1_i/utrasonicDriver_0/U0/sWidth_reg[5]_i_15_n_7
    SLICE_X14Y37         LUT3 (Prop_lut3_I1_O)        0.299    30.843 r  design_1_i/utrasonicDriver_0/U0/sWidth[1]_i_23/O
                         net (fo=2, routed)           0.480    31.323    design_1_i/utrasonicDriver_0/U0/sWidth[1]_i_23_n_0
    SLICE_X14Y36         LUT5 (Prop_lut5_I1_O)        0.124    31.447 r  design_1_i/utrasonicDriver_0/U0/sWidth[1]_i_5/O
                         net (fo=2, routed)           0.580    32.028    design_1_i/utrasonicDriver_0/U0/sWidth[1]_i_5_n_0
    SLICE_X15Y37         LUT6 (Prop_lut6_I0_O)        0.124    32.152 r  design_1_i/utrasonicDriver_0/U0/sWidth[1]_i_9/O
                         net (fo=1, routed)           0.000    32.152    design_1_i/utrasonicDriver_0/U0/sWidth[1]_i_9_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    32.550 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.550    design_1_i/utrasonicDriver_0/U0/sWidth_reg[1]_i_2_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    32.863 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[5]_i_2/O[3]
                         net (fo=11, routed)          0.743    33.605    design_1_i/utrasonicDriver_0/U0/sWidth_reg[5]_i_2_n_4
    SLICE_X14Y38         LUT3 (Prop_lut3_I1_O)        0.306    33.911 r  design_1_i/utrasonicDriver_0/U0/sWidth[0]_i_218/O
                         net (fo=1, routed)           0.486    34.398    design_1_i/utrasonicDriver_0/U0/sWidth[0]_i_218_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    34.783 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[0]_i_170/CO[3]
                         net (fo=1, routed)           0.000    34.783    design_1_i/utrasonicDriver_0/U0/sWidth_reg[0]_i_170_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    35.096 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[0]_i_97/O[3]
                         net (fo=3, routed)           0.530    35.625    design_1_i/utrasonicDriver_0/U0/sWidth_reg[0]_i_97_n_4
    SLICE_X18Y39         LUT4 (Prop_lut4_I3_O)        0.306    35.931 r  design_1_i/utrasonicDriver_0/U0/sWidth[0]_i_164/O
                         net (fo=1, routed)           0.337    36.268    design_1_i/utrasonicDriver_0/U0/sWidth[0]_i_164_n_0
    SLICE_X21Y39         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    36.775 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[0]_i_88/CO[3]
                         net (fo=1, routed)           0.000    36.775    design_1_i/utrasonicDriver_0/U0/sWidth_reg[0]_i_88_n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.889 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[0]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.889    design_1_i/utrasonicDriver_0/U0/sWidth_reg[0]_i_44_n_0
    SLICE_X21Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.003 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.003    design_1_i/utrasonicDriver_0/U0/sWidth_reg[0]_i_15_n_0
    SLICE_X21Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.117 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    37.117    design_1_i/utrasonicDriver_0/U0/sWidth_reg[0]_i_5_n_0
    SLICE_X21Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.388 r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[0]_i_2/CO[0]
                         net (fo=10, routed)          0.487    37.875    design_1_i/utrasonicDriver_0/U0/sWidth_reg[0]_i_2_n_3
    SLICE_X20Y43         LUT5 (Prop_lut5_I1_O)        0.373    38.248 r  design_1_i/utrasonicDriver_0/U0/sWidth[0]_i_1/O
                         net (fo=1, routed)           0.000    38.248    design_1_i/utrasonicDriver_0/U0/p_0_in[0]
    SLICE_X20Y43         FDRE                                         r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        1.499    12.691    design_1_i/utrasonicDriver_0/U0/iCLK
    SLICE_X20Y43         FDRE                                         r  design_1_i/utrasonicDriver_0/U0/sWidth_reg[0]/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X20Y43         FDRE (Setup_fdre_C_D)        0.081    12.849    design_1_i/utrasonicDriver_0/U0/sWidth_reg[0]
  -------------------------------------------------------------------
                         required time                         12.849    
                         arrival time                         -38.248    
  -------------------------------------------------------------------
                         slack                                -25.399    

Slack (MET) :             0.315ns  (required time - arrival time)
  Source:                 design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.371ns  (logic 1.166ns (13.930%)  route 7.205ns (86.070%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.781ns = ( 12.781 - 10.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        1.664     2.972    design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X16Y51         FDRE                                         r  design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y51         FDRE (Prop_fdre_C_Q)         0.518     3.490 r  design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg[5]/Q
                         net (fo=36, routed)          2.390     5.880    design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg
    SLICE_X16Y49         LUT5 (Prop_lut5_I1_O)        0.124     6.004 r  design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=1, routed)           1.097     7.100    design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1_n_0
    SLICE_X16Y52         LUT4 (Prop_lut4_I0_O)        0.124     7.224 r  design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=5, routed)           1.726     8.950    design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[0]
    SLICE_X3Y59          LUT6 (Prop_lut6_I5_O)        0.124     9.074 r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0_i_2/O
                         net (fo=2, routed)           0.154     9.228    design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[2]_1
    SLICE_X3Y59          LUT6 (Prop_lut6_I3_O)        0.124     9.352 f  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=4, routed)           1.173    10.525    design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[2]_0
    SLICE_X2Y50          LUT2 (Prop_lut2_I1_O)        0.152    10.677 r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           0.665    11.343    design_1_i/processing_system7_0/inst/M_AXI_GP0_WREADY
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        1.589    12.781    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.116    12.897    
                         clock uncertainty           -0.154    12.743    
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0WREADY)
                                                     -1.085    11.658    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.658    
                         arrival time                         -11.343    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             1.710ns  (required time - arrival time)
  Source:                 design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.157ns  (logic 1.525ns (18.695%)  route 6.632ns (81.305%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.732ns = ( 12.732 - 10.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        1.664     2.972    design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X16Y51         FDRE                                         r  design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y51         FDRE (Prop_fdre_C_Q)         0.518     3.490 f  design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg[5]/Q
                         net (fo=36, routed)          2.390     5.880    design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg
    SLICE_X16Y49         LUT5 (Prop_lut5_I1_O)        0.124     6.004 f  design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=1, routed)           1.097     7.100    design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1_n_0
    SLICE_X16Y52         LUT4 (Prop_lut4_I0_O)        0.124     7.224 f  design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=5, routed)           1.726     8.950    design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[0]
    SLICE_X3Y59          LUT6 (Prop_lut6_I5_O)        0.124     9.074 f  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0_i_2/O
                         net (fo=2, routed)           0.000     9.074    design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_atarget_enc_reg[1]_1
    SLICE_X3Y59          MUXF7 (Prop_muxf7_I0_O)      0.212     9.286 f  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_no_arbiter.m_grant_hot_i_reg[0]_i_7/O
                         net (fo=1, routed)           0.667     9.953    design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_atarget_enc_reg[0]_3
    SLICE_X2Y59          LUT5 (Prop_lut5_I3_O)        0.299    10.252 f  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i[0]_i_4/O
                         net (fo=2, routed)           0.753    11.005    design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/splitter_aw/m_ready_d0[1]
    SLICE_X2Y58          LUT6 (Prop_lut6_I5_O)        0.124    11.129 r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_i_1/O
                         net (fo=1, routed)           0.000    11.129    design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_i_1_n_0
    SLICE_X2Y58          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        1.540    12.732    design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X2Y58          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg/C
                         clock pessimism              0.230    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X2Y58          FDRE (Setup_fdre_C_D)        0.031    12.839    design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg
  -------------------------------------------------------------------
                         required time                         12.839    
                         arrival time                         -11.129    
  -------------------------------------------------------------------
                         slack                                  1.710    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.186ns (45.091%)  route 0.226ns (54.909%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        0.582     0.923    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X1Y51          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[28]/Q
                         net (fo=1, routed)           0.226     1.290    design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[28]
    SLICE_X1Y46          LUT4 (Prop_lut4_I3_O)        0.045     1.335 r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[29]_i_1/O
                         net (fo=1, routed)           0.000     1.335    design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[29]
    SLICE_X1Y46          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        0.851     1.221    design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X1Y46          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/C
                         clock pessimism             -0.029     1.192    
    SLICE_X1Y46          FDRE (Hold_fdre_C_D)         0.092     1.284    design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[21].LOAD_REG_I/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.314ns (70.029%)  route 0.134ns (29.971%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        0.559     0.900    design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/s_axi_aclk
    SLICE_X22Y51         FDRE                                         r  design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[21].LOAD_REG_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y51         FDRE (Prop_fdre_C_Q)         0.141     1.041 f  design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[21].LOAD_REG_I/Q
                         net (fo=2, routed)           0.134     1.175    design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/LOAD_REG_GEN[21].LOAD_REG_I[10]
    SLICE_X20Y51         LUT6 (Prop_lut6_I0_O)        0.045     1.220 r  design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/GEN.DATA_WIDTH_GEN[21].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_i_1/O
                         net (fo=1, routed)           0.000     1.220    design_1_i/axi_timer_0/U0/TC_CORE_I/READ_MUX_I/LOAD_REG_GEN[21].LOAD_REG_I
    SLICE_X20Y51         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     1.348 r  design_1_i/axi_timer_0/U0/TC_CORE_I/READ_MUX_I/GEN.DATA_WIDTH_GEN[21].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4/CO[1]
                         net (fo=1, routed)           0.000     1.348    design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/D[10]
    SLICE_X20Y51         FDRE                                         r  design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        0.830     1.200    design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X20Y51         FDRE                                         r  design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X20Y51         FDRE (Hold_fdre_C_D)         0.129     1.295    design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.348    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[24].TCSR1_FF_I/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.583%)  route 0.231ns (55.417%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        0.564     0.905    design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X15Y49         FDRE                                         r  design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]/Q
                         net (fo=6, routed)           0.231     1.277    design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg
    SLICE_X17Y51         LUT5 (Prop_lut5_I3_O)        0.045     1.322 r  design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR1_GENERATE[24].TCSR1_FF_I_i_1/O
                         net (fo=1, routed)           0.000     1.322    design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[24].TCSR1_FF_I_0
    SLICE_X17Y51         FDRE                                         r  design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[24].TCSR1_FF_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        0.831     1.201    design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/s_axi_aclk
    SLICE_X17Y51         FDRE                                         r  design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[24].TCSR1_FF_I/C
                         clock pessimism             -0.029     1.172    
    SLICE_X17Y51         FDRE (Hold_fdre_C_D)         0.091     1.263    design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[24].TCSR1_FF_I
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[29].TCSR0_FF_I/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/GenerateOut1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.187ns (43.184%)  route 0.246ns (56.816%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        0.561     0.902    design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/s_axi_aclk
    SLICE_X21Y47         FDRE                                         r  design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[29].TCSR0_FF_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y47         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[29].TCSR0_FF_I/Q
                         net (fo=3, routed)           0.246     1.289    design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/read_Mux_In[29]
    SLICE_X23Y47         LUT5 (Prop_lut5_I1_O)        0.046     1.335 r  design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/GenerateOut1_i_1/O
                         net (fo=1, routed)           0.000     1.335    design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/GenerateOut10
    SLICE_X23Y47         FDRE                                         r  design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/GenerateOut1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        0.829     1.199    design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/s_axi_aclk
    SLICE_X23Y47         FDRE                                         r  design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/GenerateOut1_reg/C
                         clock pessimism             -0.034     1.165    
    SLICE_X23Y47         FDRE (Hold_fdre_C_D)         0.107     1.272    design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/GenerateOut1_reg
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.186ns (43.569%)  route 0.241ns (56.431%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        0.562     0.903    design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X18Y51         FDRE                                         r  design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y51         FDRE (Prop_fdre_C_Q)         0.141     1.044 f  design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/Q
                         net (fo=7, routed)           0.241     1.285    design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I/bus2ip_addr_i_reg[4][0]
    SLICE_X15Y49         LUT4 (Prop_lut4_I1_O)        0.045     1.330 r  design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I/CS/O
                         net (fo=1, routed)           0.000     1.330    design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i_5
    SLICE_X15Y49         FDRE                                         r  design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        0.832     1.202    design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X15Y49         FDRE                                         r  design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X15Y49         FDRE (Hold_fdre_C_D)         0.092     1.265    design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.330    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[9].LOAD_REG_I/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.186ns (44.214%)  route 0.235ns (55.786%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        0.561     0.902    design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aclk
    SLICE_X19Y54         FDRE                                         r  design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y54         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[22]/Q
                         net (fo=5, routed)           0.235     1.277    design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/read_Mux_In[22]
    SLICE_X23Y54         LUT4 (Prop_lut4_I1_O)        0.045     1.322 r  design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/LOAD_REG_GEN[9].LOAD_REG_I_i_1/O
                         net (fo=1, routed)           0.000     1.322    design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/INFERRED_GEN.icount_out_reg[22]
    SLICE_X23Y54         FDRE                                         r  design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[9].LOAD_REG_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        0.827     1.197    design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/s_axi_aclk
    SLICE_X23Y54         FDRE                                         r  design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[9].LOAD_REG_I/C
                         clock pessimism             -0.034     1.163    
    SLICE_X23Y54         FDRE (Hold_fdre_C_D)         0.092     1.255    design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[9].LOAD_REG_I
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/generateOutPre0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[23].TCSR0_FF_I/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.186ns (40.090%)  route 0.278ns (59.910%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        0.561     0.902    design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/s_axi_aclk
    SLICE_X23Y49         FDRE                                         r  design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/generateOutPre0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/generateOutPre0_reg/Q
                         net (fo=4, routed)           0.278     1.320    design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/generateOutPre0
    SLICE_X16Y44         LUT5 (Prop_lut5_I1_O)        0.045     1.365 r  design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[23].TCSR0_FF_I_i_2/O
                         net (fo=1, routed)           0.000     1.365    design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[23].TCSR0_FF_I_i_2_n_0
    SLICE_X16Y44         FDRE                                         r  design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[23].TCSR0_FF_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        0.831     1.201    design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/s_axi_aclk
    SLICE_X16Y44         FDRE                                         r  design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[23].TCSR0_FF_I/C
                         clock pessimism             -0.034     1.167    
    SLICE_X16Y44         FDRE (Hold_fdre_C_D)         0.121     1.288    design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[23].TCSR0_FF_I
  -------------------------------------------------------------------
                         required time                         -1.288    
                         arrival time                           1.365    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[29].TCSR0_FF_I/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/GenerateOut0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.186ns (43.052%)  route 0.246ns (56.948%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        0.561     0.902    design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/s_axi_aclk
    SLICE_X21Y47         FDRE                                         r  design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[29].TCSR0_FF_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y47         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[29].TCSR0_FF_I/Q
                         net (fo=3, routed)           0.246     1.289    design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/read_Mux_In[29]
    SLICE_X23Y47         LUT4 (Prop_lut4_I3_O)        0.045     1.334 r  design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/GenerateOut0_i_2/O
                         net (fo=1, routed)           0.000     1.334    design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/GenerateOut00
    SLICE_X23Y47         FDRE                                         r  design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/GenerateOut0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        0.829     1.199    design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/s_axi_aclk
    SLICE_X23Y47         FDRE                                         r  design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/GenerateOut0_reg/C
                         clock pessimism             -0.034     1.165    
    SLICE_X23Y47         FDRE (Hold_fdre_C_D)         0.091     1.256    design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/GenerateOut0_reg
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.128ns (30.476%)  route 0.292ns (69.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        0.564     0.905    design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X9Y53          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y53          FDRE (Prop_fdre_C_Q)         0.128     1.033 r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/Q
                         net (fo=1, routed)           0.292     1.325    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[28]
    SLICE_X8Y48          SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        0.835     1.205    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y48          SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
                         clock pessimism             -0.029     1.176    
    SLICE_X8Y48          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.061     1.237    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.645%)  route 0.168ns (54.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        0.566     0.907    design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X11Y46         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y46         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.168     1.215    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X8Y44          SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2045, routed)        0.834     1.204    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y44          SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.262     0.942    
    SLICE_X8Y44          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.125    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.125    
                         arrival time                           1.215    
  -------------------------------------------------------------------
                         slack                                  0.091    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK   n/a            4.000         10.000      6.000      XADC_X0Y0      design_1_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/XADC_INST/DCLK
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X26Y56   design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X26Y56   design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X26Y56   design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X26Y56   design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X28Y51   design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X26Y51   design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X27Y51   design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[11].ce_out_i_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X27Y51   design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg[12]/C
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y44    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y46    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y46    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y46    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y46    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y47    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y47    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y47    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y47    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y44    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y44    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y47    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y47    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y47    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y47    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y44    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y44    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y44    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y44    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][4]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y44    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][5]_srl4/CLK



