
*** Running vivado
    with args -log sync_up_mod11.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source sync_up_mod11.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source sync_up_mod11.tcl -notrace
Command: synth_design -top sync_up_mod11 -part xc7s50csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1312 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 387.297 ; gain = 97.070
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'sync_up_mod11' [C:/Users/swath/sync_up_mod11/sync_up_mod11.srcs/sources_1/new/sync_up_mod11.v:23]
INFO: [Synth 8-638] synthesizing module 'clk_1hz' [C:/Users/swath/clk_1hz/clk_1hz.srcs/sources_1/new/clk_1hz.v:23]
INFO: [Synth 8-256] done synthesizing module 'clk_1hz' (1#1) [C:/Users/swath/clk_1hz/clk_1hz.srcs/sources_1/new/clk_1hz.v:23]
INFO: [Synth 8-638] synthesizing module 'jkff_up' [C:/Users/swath/jkff_up/jkff_up.srcs/sources_1/new/jkff_up.v:23]
INFO: [Synth 8-256] done synthesizing module 'jkff_up' (2#1) [C:/Users/swath/jkff_up/jkff_up.srcs/sources_1/new/jkff_up.v:23]
WARNING: [Synth 8-3848] Net clk in module/entity sync_up_mod11 does not have driver. [C:/Users/swath/sync_up_mod11/sync_up_mod11.srcs/sources_1/new/sync_up_mod11.v:27]
INFO: [Synth 8-256] done synthesizing module 'sync_up_mod11' (3#1) [C:/Users/swath/sync_up_mod11/sync_up_mod11.srcs/sources_1/new/sync_up_mod11.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 438.742 ; gain = 148.516
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin c1:clk to constant 0 [C:/Users/swath/sync_up_mod11/sync_up_mod11.srcs/sources_1/new/sync_up_mod11.v:27]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 438.742 ; gain = 148.516
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/swath/sync_up_mod11/sync_up_mod11.srcs/constrs_1/new/sync_up_mod11.xdc]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_propert_dict{PACKAGE_PIN' is not supported in the xdc constraint file. [C:/Users/swath/sync_up_mod11/sync_up_mod11.srcs/constrs_1/new/sync_up_mod11.xdc:5]
CRITICAL WARNING: [Designutils 20-1307] Command 'set_propert_dict{PACKAGE_PIN' is not supported in the xdc constraint file. [C:/Users/swath/sync_up_mod11/sync_up_mod11.srcs/constrs_1/new/sync_up_mod11.xdc:6]
Finished Parsing XDC File [C:/Users/swath/sync_up_mod11/sync_up_mod11.srcs/constrs_1/new/sync_up_mod11.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/swath/sync_up_mod11/sync_up_mod11.srcs/constrs_1/new/sync_up_mod11.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/sync_up_mod11_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/sync_up_mod11_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 751.164 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 751.164 ; gain = 460.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 751.164 ; gain = 460.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 751.164 ; gain = 460.938
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "clk_out" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 751.164 ; gain = 460.938
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clk_1hz 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module jkff_up 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "c1/clk_out" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 751.164 ; gain = 460.938
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:28 . Memory (MB): peak = 755.191 ; gain = 464.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:28 . Memory (MB): peak = 755.191 ; gain = 464.965
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (c1/count_reg[25]) is unused and will be removed from module sync_up_mod11.
WARNING: [Synth 8-3332] Sequential element (c1/count_reg[24]) is unused and will be removed from module sync_up_mod11.
WARNING: [Synth 8-3332] Sequential element (c1/count_reg[23]) is unused and will be removed from module sync_up_mod11.
WARNING: [Synth 8-3332] Sequential element (c1/count_reg[22]) is unused and will be removed from module sync_up_mod11.
WARNING: [Synth 8-3332] Sequential element (c1/count_reg[21]) is unused and will be removed from module sync_up_mod11.
WARNING: [Synth 8-3332] Sequential element (c1/count_reg[20]) is unused and will be removed from module sync_up_mod11.
WARNING: [Synth 8-3332] Sequential element (c1/count_reg[19]) is unused and will be removed from module sync_up_mod11.
WARNING: [Synth 8-3332] Sequential element (c1/count_reg[18]) is unused and will be removed from module sync_up_mod11.
WARNING: [Synth 8-3332] Sequential element (c1/count_reg[17]) is unused and will be removed from module sync_up_mod11.
WARNING: [Synth 8-3332] Sequential element (c1/count_reg[16]) is unused and will be removed from module sync_up_mod11.
WARNING: [Synth 8-3332] Sequential element (c1/count_reg[15]) is unused and will be removed from module sync_up_mod11.
WARNING: [Synth 8-3332] Sequential element (c1/count_reg[14]) is unused and will be removed from module sync_up_mod11.
WARNING: [Synth 8-3332] Sequential element (c1/count_reg[13]) is unused and will be removed from module sync_up_mod11.
WARNING: [Synth 8-3332] Sequential element (c1/count_reg[12]) is unused and will be removed from module sync_up_mod11.
WARNING: [Synth 8-3332] Sequential element (c1/count_reg[11]) is unused and will be removed from module sync_up_mod11.
WARNING: [Synth 8-3332] Sequential element (c1/count_reg[10]) is unused and will be removed from module sync_up_mod11.
WARNING: [Synth 8-3332] Sequential element (c1/count_reg[9]) is unused and will be removed from module sync_up_mod11.
WARNING: [Synth 8-3332] Sequential element (c1/count_reg[8]) is unused and will be removed from module sync_up_mod11.
WARNING: [Synth 8-3332] Sequential element (c1/count_reg[7]) is unused and will be removed from module sync_up_mod11.
WARNING: [Synth 8-3332] Sequential element (c1/count_reg[6]) is unused and will be removed from module sync_up_mod11.
WARNING: [Synth 8-3332] Sequential element (c1/count_reg[5]) is unused and will be removed from module sync_up_mod11.
WARNING: [Synth 8-3332] Sequential element (c1/count_reg[4]) is unused and will be removed from module sync_up_mod11.
WARNING: [Synth 8-3332] Sequential element (c1/count_reg[3]) is unused and will be removed from module sync_up_mod11.
WARNING: [Synth 8-3332] Sequential element (c1/count_reg[2]) is unused and will be removed from module sync_up_mod11.
WARNING: [Synth 8-3332] Sequential element (c1/count_reg[1]) is unused and will be removed from module sync_up_mod11.
WARNING: [Synth 8-3332] Sequential element (c1/count_reg[0]) is unused and will be removed from module sync_up_mod11.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:28 . Memory (MB): peak = 774.293 ; gain = 484.066
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:29 . Memory (MB): peak = 774.293 ; gain = 484.066
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-3352] multi-driven net clk_out_IBUF with 1st driver pin 'clk_out_IBUF_inst/O' [C:/Users/swath/sync_up_mod11/sync_up_mod11.srcs/sources_1/new/sync_up_mod11.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net clk_out_IBUF with 2nd driver pin 'c1/clk_out_reg/Q' [C:/Users/swath/clk_1hz/clk_1hz.srcs/sources_1/new/clk_1hz.v:33]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        1|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:29 . Memory (MB): peak = 774.293 ; gain = 484.066
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:29 . Memory (MB): peak = 774.293 ; gain = 484.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:29 . Memory (MB): peak = 774.293 ; gain = 484.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:29 . Memory (MB): peak = 774.293 ; gain = 484.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:29 . Memory (MB): peak = 774.293 ; gain = 484.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT4 |     3|
|2     |LUT5 |     1|
|3     |FDRE |     5|
|4     |IBUF |     2|
|5     |OBUF |     4|
+------+-----+------+

Report Instance Areas: 
+------+---------+----------+------+
|      |Instance |Module    |Cells |
+------+---------+----------+------+
|1     |top      |          |    15|
|2     |  c1     |clk_1hz   |     1|
|3     |  m1     |jkff_up   |     3|
|4     |  m2     |jkff_up_0 |     2|
|5     |  m3     |jkff_up_1 |     1|
|6     |  m4     |jkff_up_2 |     2|
+------+---------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:29 . Memory (MB): peak = 774.293 ; gain = 484.066
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 2 critical warnings and 26 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 774.293 ; gain = 171.645
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:29 . Memory (MB): peak = 774.293 ; gain = 484.066
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 28 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:32 . Memory (MB): peak = 774.293 ; gain = 497.078
INFO: [Common 17-1381] The checkpoint 'C:/Users/swath/sync_up_mod11/sync_up_mod11.runs/synth_1/sync_up_mod11.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file sync_up_mod11_utilization_synth.rpt -pb sync_up_mod11_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 774.293 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Oct 12 15:17:18 2023...
