from common.python.timing_plot import make_timing_plot
make_timing_plot('/home/runner/work/PandABlocks-FPGA/PandABlocks-FPGA/modules/seq/seq_double_table.timing.ini', 'Test case for double table writting while running')