{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 12 00:02:27 2014 " "Info: Processing started: Wed Mar 12 00:02:27 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga_d -c vga_d " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off vga_d -c vga_d" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_top.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ps2_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_top " "Info: Found entity 1: ps2_top" {  } { { "ps2_top.v" "" { Text "D:/zhuangqiu/ps2_top.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_d.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file vga_d.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_d " "Info: Found entity 1: vga_d" {  } { { "vga_d.v" "" { Text "D:/zhuangqiu/vga_d.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "VGA_display.v(50) " "Warning (10268): Verilog HDL information at VGA_display.v(50): always construct contains both blocking and non-blocking assignments" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 50 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "VGA_display.v(141) " "Warning (10268): Verilog HDL information at VGA_display.v(141): always construct contains both blocking and non-blocking assignments" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 141 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "VGA_display.v(544) " "Warning (10268): Verilog HDL information at VGA_display.v(544): always construct contains both blocking and non-blocking assignments" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 544 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_display.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file vga_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_display " "Info: Found entity 1: VGA_display" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sm.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file vga_sm.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_sm " "Info: Found entity 1: VGA_sm" {  } { { "VGA_sm.v" "" { Text "D:/zhuangqiu/VGA_sm.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file rom1.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom1 " "Info: Found entity 1: rom1" {  } { { "rom1.v" "" { Text "D:/zhuangqiu/rom1.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hsync VGA_display.v(497) " "Warning (10236): Verilog HDL Implicit Net warning at VGA_display.v(497): created implicit net for \"hsync\"" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 497 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "vsync VGA_display.v(497) " "Warning (10236): Verilog HDL Implicit Net warning at VGA_display.v(497): created implicit net for \"vsync\"" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 497 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "vga_d.v(41) " "Critical Warning (10846): Verilog HDL Instantiation warning at vga_d.v(41): instance has no name" {  } { { "vga_d.v" "" { Text "D:/zhuangqiu/vga_d.v" 41 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "VGA_display.v(655) " "Critical Warning (10846): Verilog HDL Instantiation warning at VGA_display.v(655): instance has no name" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 655 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga_d " "Info: Elaborating entity \"vga_d\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_top ps2_top:comb_154 " "Info: Elaborating entity \"ps2_top\" for hierarchy \"ps2_top:comb_154\"" {  } { { "vga_d.v" "comb_154" { Text "D:/zhuangqiu/vga_d.v" 41 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wei ps2_top.v(16) " "Warning (10036): Verilog HDL or VHDL warning at ps2_top.v(16): object \"wei\" assigned a value but never read" {  } { { "ps2_top.v" "" { Text "D:/zhuangqiu/ps2_top.v" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "seg ps2_top.v(17) " "Warning (10036): Verilog HDL or VHDL warning at ps2_top.v(17): object \"seg\" assigned a value but never read" {  } { { "ps2_top.v" "" { Text "D:/zhuangqiu/ps2_top.v" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "led ps2_top.v(18) " "Warning (10036): Verilog HDL or VHDL warning at ps2_top.v(18): object \"led\" assigned a value but never read" {  } { { "ps2_top.v" "" { Text "D:/zhuangqiu/ps2_top.v" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "ps2_top.v(218) " "Warning (10762): Verilog HDL Case Statement warning at ps2_top.v(218): can't check case statement for completeness because the case expression has too many possible states" {  } { { "ps2_top.v" "" { Text "D:/zhuangqiu/ps2_top.v" 218 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "ps2_top.v(242) " "Warning (10762): Verilog HDL Case Statement warning at ps2_top.v(242): can't check case statement for completeness because the case expression has too many possible states" {  } { { "ps2_top.v" "" { Text "D:/zhuangqiu/ps2_top.v" 242 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_sm VGA_sm:sm " "Info: Elaborating entity \"VGA_sm\" for hierarchy \"VGA_sm:sm\"" {  } { { "vga_d.v" "sm" { Text "D:/zhuangqiu/vga_d.v" 49 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_sm.v(48) " "Warning (10230): Verilog HDL assignment warning at VGA_sm.v(48): truncated value with size 32 to match size of target (10)" {  } { { "VGA_sm.v" "" { Text "D:/zhuangqiu/VGA_sm.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_sm.v(49) " "Warning (10230): Verilog HDL assignment warning at VGA_sm.v(49): truncated value with size 32 to match size of target (10)" {  } { { "VGA_sm.v" "" { Text "D:/zhuangqiu/VGA_sm.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_display VGA_display:dis " "Info: Elaborating entity \"VGA_display\" for hierarchy \"VGA_display:dis\"" {  } { { "vga_d.v" "dis" { Text "D:/zhuangqiu/vga_d.v" 64 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gameover VGA_display.v(17) " "Warning (10036): Verilog HDL or VHDL warning at VGA_display.v(17): object \"gameover\" assigned a value but never read" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RGB VGA_display.v(33) " "Warning (10235): Verilog HDL Always Construct warning at VGA_display.v(33): variable \"RGB\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RGBx VGA_display.v(35) " "Warning (10235): Verilog HDL Always Construct warning at VGA_display.v(35): variable \"RGBx\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_display.v(54) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(54): truncated value with size 32 to match size of target (10)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_display.v(55) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(55): truncated value with size 32 to match size of target (10)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_display.v(68) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(68): truncated value with size 32 to match size of target (10)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_display.v(75) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(75): truncated value with size 32 to match size of target (10)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "board_cy VGA_display.v(50) " "Warning (10240): Verilog HDL Always Construct warning at VGA_display.v(50): inferring latch(es) for variable \"board_cy\", which holds its previous value in one or more paths through the always construct" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 50 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_display.v(146) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(146): truncated value with size 32 to match size of target (1)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_display.v(147) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(147): truncated value with size 32 to match size of target (1)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(148) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(148): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(149) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(149): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(150) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(150): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(151) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(151): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(152) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(152): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(153) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(153): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(154) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(154): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(155) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(155): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(156) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(156): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(157) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(157): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(158) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(158): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(159) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(159): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(160) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(160): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(161) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(161): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(162) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(162): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(163) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(163): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(164) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(164): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(165) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(165): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_display.v(168) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(168): truncated value with size 32 to match size of target (1)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_display.v(170) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(170): truncated value with size 32 to match size of target (1)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_display.v(172) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(172): truncated value with size 32 to match size of target (1)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_display.v(174) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(174): truncated value with size 32 to match size of target (1)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_display.v(179) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(179): truncated value with size 32 to match size of target (1)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_display.v(183) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(183): truncated value with size 32 to match size of target (1)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_display.v(185) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(185): truncated value with size 32 to match size of target (1)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_display.v(195) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(195): truncated value with size 32 to match size of target (1)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(198) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(198): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(203) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(203): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(208) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(208): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(214) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(214): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(219) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(219): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(224) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(224): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(229) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(229): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_display.v(234) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(234): truncated value with size 32 to match size of target (1)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(238) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(238): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(243) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(243): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_display.v(248) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(248): truncated value with size 32 to match size of target (1)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(252) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(252): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(257) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(257): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_display.v(262) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(262): truncated value with size 32 to match size of target (1)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(266) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(266): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(271) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(271): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(276) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(276): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(281) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(281): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 281 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(286) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(286): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(291) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(291): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 291 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(296) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(296): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 296 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_display.v(302) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(302): truncated value with size 32 to match size of target (1)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(305) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(305): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 305 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(310) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(310): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(315) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(315): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(321) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(321): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 321 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(326) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(326): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 326 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(331) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(331): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 331 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(336) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(336): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 336 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_display.v(341) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(341): truncated value with size 32 to match size of target (1)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(345) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(345): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 345 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(350) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(350): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 350 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_display.v(355) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(355): truncated value with size 32 to match size of target (1)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 355 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(359) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(359): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 359 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(364) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(364): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 364 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_display.v(369) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(369): truncated value with size 32 to match size of target (1)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 369 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(373) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(373): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 373 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(378) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(378): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 378 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(383) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(383): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 383 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(388) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(388): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 388 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(393) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(393): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 393 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(398) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(398): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 398 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_display.v(403) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(403): truncated value with size 32 to match size of target (9)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 403 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_display.v(421) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(421): truncated value with size 32 to match size of target (10)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 421 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_display.v(423) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(423): truncated value with size 32 to match size of target (10)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 423 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_display.v(431) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(431): truncated value with size 32 to match size of target (10)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 431 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_display.v(433) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(433): truncated value with size 32 to match size of target (10)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 433 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 VGA_display.v(531) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(531): truncated value with size 32 to match size of target (7)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 531 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 VGA_display.v(539) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(539): truncated value with size 32 to match size of target (7)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 539 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 VGA_display.v(546) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(546): truncated value with size 32 to match size of target (4)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 546 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 VGA_display.v(547) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(547): truncated value with size 32 to match size of target (4)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 547 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 VGA_display.v(552) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(552): truncated value with size 32 to match size of target (4)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 552 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 VGA_display.v(553) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(553): truncated value with size 32 to match size of target (4)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 553 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGA_display.v(560) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(560): truncated value with size 32 to match size of target (16)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 560 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGA_display.v(561) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(561): truncated value with size 32 to match size of target (16)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 561 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGA_display.v(562) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(562): truncated value with size 32 to match size of target (16)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 562 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGA_display.v(563) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(563): truncated value with size 32 to match size of target (16)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 563 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGA_display.v(564) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(564): truncated value with size 32 to match size of target (16)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 564 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGA_display.v(565) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(565): truncated value with size 32 to match size of target (16)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 565 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGA_display.v(566) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(566): truncated value with size 32 to match size of target (16)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 566 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGA_display.v(567) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(567): truncated value with size 32 to match size of target (16)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 567 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGA_display.v(568) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(568): truncated value with size 32 to match size of target (16)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 568 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGA_display.v(569) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(569): truncated value with size 32 to match size of target (16)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 569 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "VGA_display.v(559) " "Warning (10270): Verilog HDL Case Statement warning at VGA_display.v(559): incomplete case statement has no default case item" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 559 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGA_display.v(576) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(576): truncated value with size 32 to match size of target (16)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 576 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGA_display.v(577) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(577): truncated value with size 32 to match size of target (16)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 577 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGA_display.v(578) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(578): truncated value with size 32 to match size of target (16)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 578 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGA_display.v(579) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(579): truncated value with size 32 to match size of target (16)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 579 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGA_display.v(580) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(580): truncated value with size 32 to match size of target (16)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 580 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGA_display.v(581) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(581): truncated value with size 32 to match size of target (16)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 581 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGA_display.v(582) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(582): truncated value with size 32 to match size of target (16)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 582 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGA_display.v(583) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(583): truncated value with size 32 to match size of target (16)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 583 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGA_display.v(584) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(584): truncated value with size 32 to match size of target (16)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 584 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGA_display.v(585) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(585): truncated value with size 32 to match size of target (16)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 585 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "VGA_display.v(575) " "Warning (10270): Verilog HDL Case Statement warning at VGA_display.v(575): incomplete case statement has no default case item" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 575 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGA_display.v(592) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(592): truncated value with size 32 to match size of target (16)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 592 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGA_display.v(593) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(593): truncated value with size 32 to match size of target (16)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 593 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGA_display.v(594) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(594): truncated value with size 32 to match size of target (16)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 594 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGA_display.v(595) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(595): truncated value with size 32 to match size of target (16)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 595 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGA_display.v(596) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(596): truncated value with size 32 to match size of target (16)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 596 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGA_display.v(597) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(597): truncated value with size 32 to match size of target (16)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 597 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGA_display.v(598) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(598): truncated value with size 32 to match size of target (16)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 598 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGA_display.v(599) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(599): truncated value with size 32 to match size of target (16)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 599 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGA_display.v(600) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(600): truncated value with size 32 to match size of target (16)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 600 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGA_display.v(601) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(601): truncated value with size 32 to match size of target (16)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 601 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "VGA_display.v(591) " "Warning (10270): Verilog HDL Case Statement warning at VGA_display.v(591): incomplete case statement has no default case item" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 591 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGA_display.v(608) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(608): truncated value with size 32 to match size of target (16)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 608 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGA_display.v(609) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(609): truncated value with size 32 to match size of target (16)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 609 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGA_display.v(610) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(610): truncated value with size 32 to match size of target (16)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 610 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGA_display.v(611) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(611): truncated value with size 32 to match size of target (16)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 611 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGA_display.v(612) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(612): truncated value with size 32 to match size of target (16)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 612 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGA_display.v(613) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(613): truncated value with size 32 to match size of target (16)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 613 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGA_display.v(614) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(614): truncated value with size 32 to match size of target (16)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 614 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGA_display.v(615) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(615): truncated value with size 32 to match size of target (16)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 615 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGA_display.v(616) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(616): truncated value with size 32 to match size of target (16)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 616 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGA_display.v(617) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(617): truncated value with size 32 to match size of target (16)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 617 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "VGA_display.v(607) " "Warning (10270): Verilog HDL Case Statement warning at VGA_display.v(607): incomplete case statement has no default case item" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 607 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGA_display.v(622) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(622): truncated value with size 32 to match size of target (16)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 622 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGA_display.v(624) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(624): truncated value with size 32 to match size of target (16)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 624 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGA_display.v(626) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(626): truncated value with size 32 to match size of target (16)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 626 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGA_display.v(629) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(629): truncated value with size 32 to match size of target (16)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 629 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGA_display.v(632) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(632): truncated value with size 32 to match size of target (16)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 632 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGA_display.v(635) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(635): truncated value with size 32 to match size of target (16)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 635 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGA_display.v(638) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(638): truncated value with size 32 to match size of target (16)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 638 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGA_display.v(641) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(641): truncated value with size 32 to match size of target (16)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 641 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGA_display.v(644) " "Warning (10230): Verilog HDL assignment warning at VGA_display.v(644): truncated value with size 32 to match size of target (16)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 644 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "level_a VGA_display.v(544) " "Warning (10240): Verilog HDL Always Construct warning at VGA_display.v(544): inferring latch(es) for variable \"level_a\", which holds its previous value in one or more paths through the always construct" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 544 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "level_b VGA_display.v(544) " "Warning (10240): Verilog HDL Always Construct warning at VGA_display.v(544): inferring latch(es) for variable \"level_b\", which holds its previous value in one or more paths through the always construct" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 544 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "score_a VGA_display.v(544) " "Warning (10240): Verilog HDL Always Construct warning at VGA_display.v(544): inferring latch(es) for variable \"score_a\", which holds its previous value in one or more paths through the always construct" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 544 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "score_b VGA_display.v(544) " "Warning (10240): Verilog HDL Always Construct warning at VGA_display.v(544): inferring latch(es) for variable \"score_b\", which holds its previous value in one or more paths through the always construct" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 544 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "addr_res VGA_display.v(544) " "Warning (10240): Verilog HDL Always Construct warning at VGA_display.v(544): inferring latch(es) for variable \"addr_res\", which holds its previous value in one or more paths through the always construct" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 544 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_res\[0\] VGA_display.v(544) " "Info (10041): Inferred latch for \"addr_res\[0\]\" at VGA_display.v(544)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 544 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_res\[1\] VGA_display.v(544) " "Info (10041): Inferred latch for \"addr_res\[1\]\" at VGA_display.v(544)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 544 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_res\[2\] VGA_display.v(544) " "Info (10041): Inferred latch for \"addr_res\[2\]\" at VGA_display.v(544)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 544 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_res\[3\] VGA_display.v(544) " "Info (10041): Inferred latch for \"addr_res\[3\]\" at VGA_display.v(544)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 544 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_res\[4\] VGA_display.v(544) " "Info (10041): Inferred latch for \"addr_res\[4\]\" at VGA_display.v(544)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 544 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_res\[5\] VGA_display.v(544) " "Info (10041): Inferred latch for \"addr_res\[5\]\" at VGA_display.v(544)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 544 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_res\[6\] VGA_display.v(544) " "Info (10041): Inferred latch for \"addr_res\[6\]\" at VGA_display.v(544)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 544 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_res\[7\] VGA_display.v(544) " "Info (10041): Inferred latch for \"addr_res\[7\]\" at VGA_display.v(544)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 544 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_res\[8\] VGA_display.v(544) " "Info (10041): Inferred latch for \"addr_res\[8\]\" at VGA_display.v(544)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 544 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_res\[9\] VGA_display.v(544) " "Info (10041): Inferred latch for \"addr_res\[9\]\" at VGA_display.v(544)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 544 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_res\[10\] VGA_display.v(544) " "Info (10041): Inferred latch for \"addr_res\[10\]\" at VGA_display.v(544)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 544 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_res\[11\] VGA_display.v(544) " "Info (10041): Inferred latch for \"addr_res\[11\]\" at VGA_display.v(544)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 544 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_res\[12\] VGA_display.v(544) " "Info (10041): Inferred latch for \"addr_res\[12\]\" at VGA_display.v(544)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 544 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_res\[13\] VGA_display.v(544) " "Info (10041): Inferred latch for \"addr_res\[13\]\" at VGA_display.v(544)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 544 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_res\[14\] VGA_display.v(544) " "Info (10041): Inferred latch for \"addr_res\[14\]\" at VGA_display.v(544)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 544 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_res\[15\] VGA_display.v(544) " "Info (10041): Inferred latch for \"addr_res\[15\]\" at VGA_display.v(544)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 544 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_b\[0\] VGA_display.v(550) " "Info (10041): Inferred latch for \"score_b\[0\]\" at VGA_display.v(550)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 550 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_b\[1\] VGA_display.v(550) " "Info (10041): Inferred latch for \"score_b\[1\]\" at VGA_display.v(550)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 550 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_b\[2\] VGA_display.v(550) " "Info (10041): Inferred latch for \"score_b\[2\]\" at VGA_display.v(550)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 550 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_b\[3\] VGA_display.v(550) " "Info (10041): Inferred latch for \"score_b\[3\]\" at VGA_display.v(550)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 550 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_a\[0\] VGA_display.v(550) " "Info (10041): Inferred latch for \"score_a\[0\]\" at VGA_display.v(550)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 550 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_a\[1\] VGA_display.v(550) " "Info (10041): Inferred latch for \"score_a\[1\]\" at VGA_display.v(550)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 550 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_a\[2\] VGA_display.v(550) " "Info (10041): Inferred latch for \"score_a\[2\]\" at VGA_display.v(550)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 550 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_a\[3\] VGA_display.v(550) " "Info (10041): Inferred latch for \"score_a\[3\]\" at VGA_display.v(550)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 550 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level_b\[0\] VGA_display.v(544) " "Info (10041): Inferred latch for \"level_b\[0\]\" at VGA_display.v(544)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 544 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level_b\[1\] VGA_display.v(544) " "Info (10041): Inferred latch for \"level_b\[1\]\" at VGA_display.v(544)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 544 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level_b\[2\] VGA_display.v(544) " "Info (10041): Inferred latch for \"level_b\[2\]\" at VGA_display.v(544)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 544 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level_b\[3\] VGA_display.v(544) " "Info (10041): Inferred latch for \"level_b\[3\]\" at VGA_display.v(544)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 544 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level_a\[0\] VGA_display.v(544) " "Info (10041): Inferred latch for \"level_a\[0\]\" at VGA_display.v(544)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 544 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level_a\[1\] VGA_display.v(544) " "Info (10041): Inferred latch for \"level_a\[1\]\" at VGA_display.v(544)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 544 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level_a\[2\] VGA_display.v(544) " "Info (10041): Inferred latch for \"level_a\[2\]\" at VGA_display.v(544)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 544 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level_a\[3\] VGA_display.v(544) " "Info (10041): Inferred latch for \"level_a\[3\]\" at VGA_display.v(544)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 544 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board_cy\[0\] VGA_display.v(50) " "Info (10041): Inferred latch for \"board_cy\[0\]\" at VGA_display.v(50)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board_cy\[1\] VGA_display.v(50) " "Info (10041): Inferred latch for \"board_cy\[1\]\" at VGA_display.v(50)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board_cy\[2\] VGA_display.v(50) " "Info (10041): Inferred latch for \"board_cy\[2\]\" at VGA_display.v(50)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board_cy\[3\] VGA_display.v(50) " "Info (10041): Inferred latch for \"board_cy\[3\]\" at VGA_display.v(50)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board_cy\[4\] VGA_display.v(50) " "Info (10041): Inferred latch for \"board_cy\[4\]\" at VGA_display.v(50)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board_cy\[5\] VGA_display.v(50) " "Info (10041): Inferred latch for \"board_cy\[5\]\" at VGA_display.v(50)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board_cy\[6\] VGA_display.v(50) " "Info (10041): Inferred latch for \"board_cy\[6\]\" at VGA_display.v(50)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board_cy\[7\] VGA_display.v(50) " "Info (10041): Inferred latch for \"board_cy\[7\]\" at VGA_display.v(50)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board_cy\[8\] VGA_display.v(50) " "Info (10041): Inferred latch for \"board_cy\[8\]\" at VGA_display.v(50)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board_cy\[9\] VGA_display.v(50) " "Info (10041): Inferred latch for \"board_cy\[9\]\" at VGA_display.v(50)" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom1 VGA_display:dis\|rom1:comb_18630 " "Info: Elaborating entity \"rom1\" for hierarchy \"VGA_display:dis\|rom1:comb_18630\"" {  } { { "VGA_display.v" "comb_18630" { Text "D:/zhuangqiu/VGA_display.v" 655 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram VGA_display:dis\|rom1:comb_18630\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"VGA_display:dis\|rom1:comb_18630\|altsyncram:altsyncram_component\"" {  } { { "rom1.v" "altsyncram_component" { Text "D:/zhuangqiu/rom1.v" 74 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_display:dis\|rom1:comb_18630\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"VGA_display:dis\|rom1:comb_18630\|altsyncram:altsyncram_component\"" {  } { { "rom1.v" "" { Text "D:/zhuangqiu/rom1.v" 74 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_display:dis\|rom1:comb_18630\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"VGA_display:dis\|rom1:comb_18630\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info: Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file tupian.mif " "Info: Parameter \"init_file\" = \"tupian.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Info: Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Info: Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info: Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Info: Parameter \"widthad_a\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Info: Parameter \"width_a\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "rom1.v" "" { Text "D:/zhuangqiu/rom1.v" 74 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ub91.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_ub91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ub91 " "Info: Found entity 1: altsyncram_ub91" {  } { { "db/altsyncram_ub91.tdf" "" { Text "D:/zhuangqiu/db/altsyncram_ub91.tdf" 31 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ub91 VGA_display:dis\|rom1:comb_18630\|altsyncram:altsyncram_component\|altsyncram_ub91:auto_generated " "Info: Elaborating entity \"altsyncram_ub91\" for hierarchy \"VGA_display:dis\|rom1:comb_18630\|altsyncram:altsyncram_component\|altsyncram_ub91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/win8software/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_b7a.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_b7a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_b7a " "Info: Found entity 1: decode_b7a" {  } { { "db/decode_b7a.tdf" "" { Text "D:/zhuangqiu/db/decode_b7a.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_b7a VGA_display:dis\|rom1:comb_18630\|altsyncram:altsyncram_component\|altsyncram_ub91:auto_generated\|decode_b7a:rden_decode " "Info: Elaborating entity \"decode_b7a\" for hierarchy \"VGA_display:dis\|rom1:comb_18630\|altsyncram:altsyncram_component\|altsyncram_ub91:auto_generated\|decode_b7a:rden_decode\"" {  } { { "db/altsyncram_ub91.tdf" "rden_decode" { Text "D:/zhuangqiu/db/altsyncram_ub91.tdf" 40 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tlb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_tlb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tlb " "Info: Found entity 1: mux_tlb" {  } { { "db/mux_tlb.tdf" "" { Text "D:/zhuangqiu/db/mux_tlb.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_tlb VGA_display:dis\|rom1:comb_18630\|altsyncram:altsyncram_component\|altsyncram_ub91:auto_generated\|mux_tlb:mux2 " "Info: Elaborating entity \"mux_tlb\" for hierarchy \"VGA_display:dis\|rom1:comb_18630\|altsyncram:altsyncram_component\|altsyncram_ub91:auto_generated\|mux_tlb:mux2\"" {  } { { "db/altsyncram_ub91.tdf" "mux2" { Text "D:/zhuangqiu/db/altsyncram_ub91.tdf" 41 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "VGA_display:dis\|score_b\[1\] " "Warning: LATCH primitive \"VGA_display:dis\|score_b\[1\]\" is permanently enabled" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 550 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "VGA_display:dis\|score_b\[2\] " "Warning: LATCH primitive \"VGA_display:dis\|score_b\[2\]\" is permanently enabled" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 550 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "VGA_display:dis\|score_b\[3\] " "Warning: LATCH primitive \"VGA_display:dis\|score_b\[3\]\" is permanently enabled" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 550 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "VGA_display:dis\|score_a\[0\] " "Warning: LATCH primitive \"VGA_display:dis\|score_a\[0\]\" is permanently enabled" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 550 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "VGA_display:dis\|score_a\[1\] " "Warning: LATCH primitive \"VGA_display:dis\|score_a\[1\]\" is permanently enabled" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 550 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "VGA_display:dis\|score_a\[2\] " "Warning: LATCH primitive \"VGA_display:dis\|score_a\[2\]\" is permanently enabled" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 550 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "VGA_display:dis\|score_a\[3\] " "Warning: LATCH primitive \"VGA_display:dis\|score_a\[3\]\" is permanently enabled" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 550 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "VGA_display:dis\|score_b\[0\] " "Warning: LATCH primitive \"VGA_display:dis\|score_b\[0\]\" is permanently enabled" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 550 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "12 " "Info: Inferred 12 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "VGA_display:dis\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VGA_display:dis\|Mult0\"" {  } { { "VGA_display.v" "Mult0" { Text "D:/zhuangqiu/VGA_display.v" 440 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "VGA_display:dis\|Mult1 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VGA_display:dis\|Mult1\"" {  } { { "VGA_display.v" "Mult1" { Text "D:/zhuangqiu/VGA_display.v" 440 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "VGA_display:dis\|Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"VGA_display:dis\|Mod0\"" {  } { { "VGA_display.v" "Mod0" { Text "D:/zhuangqiu/VGA_display.v" 547 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "VGA_display:dis\|Mult12 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VGA_display:dis\|Mult12\"" {  } { { "VGA_display.v" "Mult12" { Text "D:/zhuangqiu/VGA_display.v" 576 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "VGA_display:dis\|Mult32 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VGA_display:dis\|Mult32\"" {  } { { "VGA_display.v" "Mult32" { Text "D:/zhuangqiu/VGA_display.v" 608 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "VGA_display:dis\|Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"VGA_display:dis\|Div0\"" {  } { { "VGA_display.v" "Div0" { Text "D:/zhuangqiu/VGA_display.v" 546 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "VGA_display:dis\|Mult43 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VGA_display:dis\|Mult43\"" {  } { { "VGA_display.v" "Mult43" { Text "D:/zhuangqiu/VGA_display.v" 624 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "VGA_display:dis\|Mult44 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VGA_display:dis\|Mult44\"" {  } { { "VGA_display.v" "Mult44" { Text "D:/zhuangqiu/VGA_display.v" 626 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "VGA_display:dis\|Mult45 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VGA_display:dis\|Mult45\"" {  } { { "VGA_display.v" "Mult45" { Text "D:/zhuangqiu/VGA_display.v" 629 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "VGA_display:dis\|Mult47 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VGA_display:dis\|Mult47\"" {  } { { "VGA_display.v" "Mult47" { Text "D:/zhuangqiu/VGA_display.v" 638 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "VGA_display:dis\|Mult49 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VGA_display:dis\|Mult49\"" {  } { { "VGA_display.v" "Mult49" { Text "D:/zhuangqiu/VGA_display.v" 644 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "VGA_display:dis\|Mult42 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VGA_display:dis\|Mult42\"" {  } { { "VGA_display.v" "Mult42" { Text "D:/zhuangqiu/VGA_display.v" 622 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_display:dis\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"VGA_display:dis\|lpm_mult:Mult0\"" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 440 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_display:dis\|lpm_mult:Mult0 " "Info: Instantiated megafunction \"VGA_display:dis\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Info: Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Info: Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Info: Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Info: Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 440 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_g4t.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_g4t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_g4t " "Info: Found entity 1: mult_g4t" {  } { { "db/mult_g4t.tdf" "" { Text "D:/zhuangqiu/db/mult_g4t.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_display:dis\|lpm_divide:Mod0 " "Info: Elaborated megafunction instantiation \"VGA_display:dis\|lpm_divide:Mod0\"" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 547 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_display:dis\|lpm_divide:Mod0 " "Info: Instantiated megafunction \"VGA_display:dis\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Info: Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 547 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_c8m.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_c8m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_c8m " "Info: Found entity 1: lpm_divide_c8m" {  } { { "db/lpm_divide_c8m.tdf" "" { Text "D:/zhuangqiu/db/lpm_divide_c8m.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Info: Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "D:/zhuangqiu/db/sign_div_unsign_akh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_v2f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_v2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_v2f " "Info: Found entity 1: alt_u_div_v2f" {  } { { "db/alt_u_div_v2f.tdf" "" { Text "D:/zhuangqiu/db/alt_u_div_v2f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Info: Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "D:/zhuangqiu/db/add_sub_unc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Info: Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "D:/zhuangqiu/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_display:dis\|lpm_mult:Mult12 " "Info: Elaborated megafunction instantiation \"VGA_display:dis\|lpm_mult:Mult12\"" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 576 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_display:dis\|lpm_mult:Mult12 " "Info: Instantiated megafunction \"VGA_display:dis\|lpm_mult:Mult12\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Info: Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Info: Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 24 " "Info: Parameter \"LPM_WIDTHP\" = \"24\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 24 " "Info: Parameter \"LPM_WIDTHR\" = \"24\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 576 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "VGA_display:dis\|lpm_mult:Mult12\|multcore:mult_core VGA_display:dis\|lpm_mult:Mult12 " "Info: Elaborated megafunction instantiation \"VGA_display:dis\|lpm_mult:Mult12\|multcore:mult_core\", which is child of megafunction instantiation \"VGA_display:dis\|lpm_mult:Mult12\"" {  } { { "lpm_mult.tdf" "" { Text "d:/win8software/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 576 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "VGA_display:dis\|lpm_mult:Mult12\|multcore:mult_core\|mpar_add:padder VGA_display:dis\|lpm_mult:Mult12 " "Info: Elaborated megafunction instantiation \"VGA_display:dis\|lpm_mult:Mult12\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"VGA_display:dis\|lpm_mult:Mult12\"" {  } { { "multcore.tdf" "" { Text "d:/win8software/quartus/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 576 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "VGA_display:dis\|lpm_mult:Mult12\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] VGA_display:dis\|lpm_mult:Mult12 " "Info: Elaborated megafunction instantiation \"VGA_display:dis\|lpm_mult:Mult12\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"VGA_display:dis\|lpm_mult:Mult12\"" {  } { { "mpar_add.tdf" "" { Text "d:/win8software/quartus/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 576 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_cfh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_cfh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_cfh " "Info: Found entity 1: add_sub_cfh" {  } { { "db/add_sub_cfh.tdf" "" { Text "D:/zhuangqiu/db/add_sub_cfh.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "VGA_display:dis\|lpm_mult:Mult12\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add VGA_display:dis\|lpm_mult:Mult12 " "Info: Elaborated megafunction instantiation \"VGA_display:dis\|lpm_mult:Mult12\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"VGA_display:dis\|lpm_mult:Mult12\"" {  } { { "mpar_add.tdf" "" { Text "d:/win8software/quartus/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 576 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "VGA_display:dis\|lpm_mult:Mult12\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] VGA_display:dis\|lpm_mult:Mult12 " "Info: Elaborated megafunction instantiation \"VGA_display:dis\|lpm_mult:Mult12\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"VGA_display:dis\|lpm_mult:Mult12\"" {  } { { "mpar_add.tdf" "" { Text "d:/win8software/quartus/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 576 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_gfh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_gfh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_gfh " "Info: Found entity 1: add_sub_gfh" {  } { { "db/add_sub_gfh.tdf" "" { Text "D:/zhuangqiu/db/add_sub_gfh.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "VGA_display:dis\|lpm_mult:Mult12\|altshift:external_latency_ffs VGA_display:dis\|lpm_mult:Mult12 " "Info: Elaborated megafunction instantiation \"VGA_display:dis\|lpm_mult:Mult12\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"VGA_display:dis\|lpm_mult:Mult12\"" {  } { { "lpm_mult.tdf" "" { Text "d:/win8software/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 576 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_display:dis\|lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"VGA_display:dis\|lpm_divide:Div0\"" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 546 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_display:dis\|lpm_divide:Div0 " "Info: Instantiated megafunction \"VGA_display:dis\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Info: Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 546 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_9gm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_9gm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_9gm " "Info: Found entity 1: lpm_divide_9gm" {  } { { "db/lpm_divide_9gm.tdf" "" { Text "D:/zhuangqiu/db/lpm_divide_9gm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_display:dis\|lpm_mult:Mult43 " "Info: Elaborated megafunction instantiation \"VGA_display:dis\|lpm_mult:Mult43\"" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 624 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_display:dis\|lpm_mult:Mult43 " "Info: Instantiated megafunction \"VGA_display:dis\|lpm_mult:Mult43\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Info: Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Info: Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 24 " "Info: Parameter \"LPM_WIDTHP\" = \"24\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 24 " "Info: Parameter \"LPM_WIDTHR\" = \"24\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 624 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_display:dis\|lpm_mult:Mult47 " "Info: Elaborated megafunction instantiation \"VGA_display:dis\|lpm_mult:Mult47\"" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 638 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_display:dis\|lpm_mult:Mult47 " "Info: Instantiated megafunction \"VGA_display:dis\|lpm_mult:Mult47\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Info: Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Info: Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Info: Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Info: Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 638 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "VGA_display:dis\|lpm_mult:Mult47\|multcore:mult_core VGA_display:dis\|lpm_mult:Mult47 " "Info: Elaborated megafunction instantiation \"VGA_display:dis\|lpm_mult:Mult47\|multcore:mult_core\", which is child of megafunction instantiation \"VGA_display:dis\|lpm_mult:Mult47\"" {  } { { "lpm_mult.tdf" "" { Text "d:/win8software/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 638 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "VGA_display:dis\|lpm_mult:Mult47\|multcore:mult_core\|mpar_add:padder VGA_display:dis\|lpm_mult:Mult47 " "Info: Elaborated megafunction instantiation \"VGA_display:dis\|lpm_mult:Mult47\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"VGA_display:dis\|lpm_mult:Mult47\"" {  } { { "multcore.tdf" "" { Text "d:/win8software/quartus/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 638 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "VGA_display:dis\|lpm_mult:Mult47\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add VGA_display:dis\|lpm_mult:Mult47 " "Info: Elaborated megafunction instantiation \"VGA_display:dis\|lpm_mult:Mult47\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"VGA_display:dis\|lpm_mult:Mult47\"" {  } { { "mpar_add.tdf" "" { Text "d:/win8software/quartus/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 638 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "VGA_display:dis\|lpm_mult:Mult47\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] VGA_display:dis\|lpm_mult:Mult47 " "Info: Elaborated megafunction instantiation \"VGA_display:dis\|lpm_mult:Mult47\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"VGA_display:dis\|lpm_mult:Mult47\"" {  } { { "mpar_add.tdf" "" { Text "d:/win8software/quartus/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 638 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "VGA_display:dis\|lpm_mult:Mult47\|altshift:external_latency_ffs VGA_display:dis\|lpm_mult:Mult47 " "Info: Elaborated megafunction instantiation \"VGA_display:dis\|lpm_mult:Mult47\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"VGA_display:dis\|lpm_mult:Mult47\"" {  } { { "lpm_mult.tdf" "" { Text "d:/win8software/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 638 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "VGA_display:dis\|addr_res\[15\] " "Warning: Latch VGA_display:dis\|addr_res\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_display:dis\|level_b\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal VGA_display:dis\|level_b\[1\]" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 544 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 544 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "VGA_display:dis\|addr_res\[13\] " "Warning: Latch VGA_display:dis\|addr_res\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_display:dis\|VGA_sm:u1\|j\[9\] " "Warning: Ports D and ENA on the latch are fed by the same signal VGA_display:dis\|VGA_sm:u1\|j\[9\]" {  } { { "VGA_sm.v" "" { Text "D:/zhuangqiu/VGA_sm.v" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 544 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "VGA_display:dis\|addr_res\[14\] " "Warning: Latch VGA_display:dis\|addr_res\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_display:dis\|level_b\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal VGA_display:dis\|level_b\[1\]" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 544 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 544 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "VGA_display:dis\|addr_res\[0\] " "Warning: Latch VGA_display:dis\|addr_res\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_display:dis\|VGA_sm:u1\|i\[9\] " "Warning: Ports D and ENA on the latch are fed by the same signal VGA_display:dis\|VGA_sm:u1\|i\[9\]" {  } { { "VGA_sm.v" "" { Text "D:/zhuangqiu/VGA_sm.v" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 544 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "VGA_display:dis\|addr_res\[1\] " "Warning: Latch VGA_display:dis\|addr_res\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_display:dis\|VGA_sm:u1\|i\[9\] " "Warning: Ports D and ENA on the latch are fed by the same signal VGA_display:dis\|VGA_sm:u1\|i\[9\]" {  } { { "VGA_sm.v" "" { Text "D:/zhuangqiu/VGA_sm.v" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 544 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "VGA_display:dis\|addr_res\[2\] " "Warning: Latch VGA_display:dis\|addr_res\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_display:dis\|VGA_sm:u1\|i\[9\] " "Warning: Ports D and ENA on the latch are fed by the same signal VGA_display:dis\|VGA_sm:u1\|i\[9\]" {  } { { "VGA_sm.v" "" { Text "D:/zhuangqiu/VGA_sm.v" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 544 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "VGA_display:dis\|addr_res\[3\] " "Warning: Latch VGA_display:dis\|addr_res\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_display:dis\|level_a\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal VGA_display:dis\|level_a\[3\]" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 544 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 544 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "VGA_display:dis\|addr_res\[4\] " "Warning: Latch VGA_display:dis\|addr_res\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_display:dis\|level_a\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal VGA_display:dis\|level_a\[1\]" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 544 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 544 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "VGA_display:dis\|addr_res\[5\] " "Warning: Latch VGA_display:dis\|addr_res\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_display:dis\|level_a\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal VGA_display:dis\|level_a\[2\]" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 544 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 544 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "VGA_display:dis\|addr_res\[6\] " "Warning: Latch VGA_display:dis\|addr_res\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_display:dis\|VGA_sm:u1\|j\[9\] " "Warning: Ports D and ENA on the latch are fed by the same signal VGA_display:dis\|VGA_sm:u1\|j\[9\]" {  } { { "VGA_sm.v" "" { Text "D:/zhuangqiu/VGA_sm.v" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 544 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "VGA_display:dis\|addr_res\[7\] " "Warning: Latch VGA_display:dis\|addr_res\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_display:dis\|level_b\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal VGA_display:dis\|level_b\[1\]" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 544 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 544 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "VGA_display:dis\|addr_res\[8\] " "Warning: Latch VGA_display:dis\|addr_res\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_display:dis\|VGA_sm:u1\|j\[9\] " "Warning: Ports D and ENA on the latch are fed by the same signal VGA_display:dis\|VGA_sm:u1\|j\[9\]" {  } { { "VGA_sm.v" "" { Text "D:/zhuangqiu/VGA_sm.v" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 544 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "VGA_display:dis\|addr_res\[9\] " "Warning: Latch VGA_display:dis\|addr_res\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_display:dis\|level_b\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal VGA_display:dis\|level_b\[1\]" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 544 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 544 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "VGA_display:dis\|addr_res\[10\] " "Warning: Latch VGA_display:dis\|addr_res\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_display:dis\|VGA_sm:u1\|j\[9\] " "Warning: Ports D and ENA on the latch are fed by the same signal VGA_display:dis\|VGA_sm:u1\|j\[9\]" {  } { { "VGA_sm.v" "" { Text "D:/zhuangqiu/VGA_sm.v" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 544 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "VGA_display:dis\|addr_res\[11\] " "Warning: Latch VGA_display:dis\|addr_res\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_display:dis\|level_b\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal VGA_display:dis\|level_b\[1\]" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 544 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 544 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "VGA_display:dis\|addr_res\[12\] " "Warning: Latch VGA_display:dis\|addr_res\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_display:dis\|VGA_sm:u1\|j\[9\] " "Warning: Ports D and ENA on the latch are fed by the same signal VGA_display:dis\|VGA_sm:u1\|j\[9\]" {  } { { "VGA_sm.v" "" { Text "D:/zhuangqiu/VGA_sm.v" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 544 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "VGA_display:dis\|level_b\[2\] " "Warning: Latch VGA_display:dis\|level_b\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_display:dis\|n\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal VGA_display:dis\|n\[2\]" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 530 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 544 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "VGA_display:dis\|level_b\[3\] " "Warning: Latch VGA_display:dis\|level_b\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_display:dis\|n\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal VGA_display:dis\|n\[3\]" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 530 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 544 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 167 -1 0 } } { "VGA_sm.v" "" { Text "D:/zhuangqiu/VGA_sm.v" 3 -1 0 } } { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 135 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "ps2_byte\[7\] GND " "Warning (13410): Pin \"ps2_byte\[7\]\" is stuck at GND" {  } { { "vga_d.v" "" { Text "D:/zhuangqiu/vga_d.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/zhuangqiu/vga_d.map.smsg " "Info: Generated suppressed messages file D:/zhuangqiu/vga_d.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2534 " "Info: Implemented 2534 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Info: Implemented 5 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Info: Implemented 13 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "2488 " "Info: Implemented 2488 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Info: Implemented 24 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Info: Implemented 4 DSP elements" {  } {  } 0 0 "Implemented %1!d! DSP elements" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 204 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 204 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "258 " "Info: Peak virtual memory: 258 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 12 00:02:46 2014 " "Info: Processing ended: Wed Mar 12 00:02:46 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Info: Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Info: Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
