I 000051 55 2062          1652305384431 Behavioral
(_unit VHDL (nr_cresc 0 6 (behavioral 0 16 ))
  (_version v33)
  (_time 1652305384431 2022.05.12 00:43:04)
  (_source (\./src/Numarator1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652305080871)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 17 (_architecture (_uni (_code 4)))))
    (_process
      (nr(_architecture 0 0 19 (_process (_simple)(_target(4))(_sensitivity(2)(0)(1))(_read(4)))))
      (line__31(_architecture 1 0 31 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 3 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Behavioral 5 -1
  )
)
I 000051 55 2030          1652305856475 Behavioral
(_unit VHDL (nr_cresc 0 6 (behavioral 0 16 ))
  (_version v33)
  (_time 1652305856475 2022.05.12 00:50:56)
  (_source (\./src/Numarator1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652305080871)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 17 (_architecture (_uni (_code 4)))))
    (_process
      (nr(_architecture 0 0 19 (_process (_simple)(_target(4))(_sensitivity(1)(2)(0))(_read(4)))))
      (line__31(_architecture 1 0 31 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 3 2 3 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . Behavioral 5 -1
  )
)
I 000051 55 2014          1652305937158 Behavioral
(_unit VHDL (nr_cresc 0 6 (behavioral 0 16 ))
  (_version v33)
  (_time 1652305937158 2022.05.12 00:52:17)
  (_source (\./src/Numarator1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652305080871)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 17 (_architecture (_uni (_code 4)))))
    (_process
      (nr(_architecture 0 0 19 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2))(_read(4)))))
      (line__31(_architecture 1 0 31 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 5 -1
  )
)
I 000051 55 2014          1652306967540 Behavioral
(_unit VHDL (nr_cresc 0 6 (behavioral 0 16 ))
  (_version v33)
  (_time 1652306967540 2022.05.12 01:09:27)
  (_source (\./src/Numarator1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652305080871)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 17 (_architecture (_uni (_code 4)))))
    (_process
      (nr(_architecture 0 0 19 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2))(_read(4)))))
      (line__31(_architecture 1 0 31 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 5 -1
  )
)
I 000051 55 2017          1652306967753 Behavioral
(_unit VHDL (nr_cresc9 0 6 (behavioral 0 16 ))
  (_version v33)
  (_time 1652306967753 2022.05.12 01:09:27)
  (_source (\./src/numarator0_9.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652306967743)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \8\ (_entity ((i 8)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 17 (_architecture (_uni (_code 4)))))
    (_process
      (nr(_architecture 0 0 19 (_process (_simple)(_target(4))(_sensitivity(2)(0)(1))(_read(4)))))
      (line__31(_architecture 1 0 31 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 5 -1
  )
)
I 000051 55 2014          1652307083115 Behavioral
(_unit VHDL (nr_cresc 0 6 (behavioral 0 16 ))
  (_version v33)
  (_time 1652307083115 2022.05.12 01:11:23)
  (_source (\./src/Numarator1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652305080871)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 17 (_architecture (_uni (_code 4)))))
    (_process
      (nr(_architecture 0 0 19 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2))(_read(4)))))
      (line__31(_architecture 1 0 31 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 5 -1
  )
)
I 000051 55 2033          1652307083434 Behavioral
(_unit VHDL (nr_cresc9 0 6 (behavioral 0 16 ))
  (_version v33)
  (_time 1652307083434 2022.05.12 01:11:23)
  (_source (\./src/numarator0_9.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652306967743)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \8\ (_entity ((i 8)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 17 (_architecture (_uni (_code 4)))))
    (_process
      (nr(_architecture 0 0 19 (_process (_simple)(_target(4))(_sensitivity(2)(0)(1))(_read(4)))))
      (line__31(_architecture 1 0 31 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . Behavioral 5 -1
  )
)
I 000051 55 2014          1652307182190 Behavioral
(_unit VHDL (nr_cresc 0 6 (behavioral 0 16 ))
  (_version v33)
  (_time 1652307182190 2022.05.12 01:13:02)
  (_source (\./src/Numarator1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652305080871)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 17 (_architecture (_uni (_code 4)))))
    (_process
      (nr(_architecture 0 0 19 (_process (_simple)(_target(4))(_sensitivity(1)(2)(0))(_read(4)))))
      (line__31(_architecture 1 0 31 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 5 -1
  )
)
I 000051 55 2033          1652307182315 Behavioral
(_unit VHDL (nr_cresc9 0 6 (behavioral 0 16 ))
  (_version v33)
  (_time 1652307182314 2022.05.12 01:13:02)
  (_source (\./src/numarator0_9.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652306967743)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \8\ (_entity ((i 8)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 17 (_architecture (_uni (_code 4)))))
    (_process
      (nr(_architecture 0 0 19 (_process (_simple)(_target(4))(_sensitivity(2)(1)(0))(_read(4)))))
      (line__31(_architecture 1 0 31 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . Behavioral 5 -1
  )
)
I 000053 55 1957          1652307182447 flux_de_date
(_unit VHDL (bcd_7_segmente 0 32 (flux_de_date 0 37 ))
  (_version v33)
  (_time 1652307182447 2022.05.12 01:13:02)
  (_source (\./src/BCD_7segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652307182434)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal BCD ~std_logic_vector{6~downto~0}~12 0 34 (_entity (_out ))))
    (_process
      (line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1(0)))(_sensitivity(0(3))(0(1))(0(2))(0(0))))))
      (line__41(_architecture 1 0 41 (_assignment (_simple)(_target(1(1)))(_sensitivity(0(3))(0(2))(0(1))))))
      (line__42(_architecture 2 0 42 (_assignment (_simple)(_target(1(2)))(_sensitivity(0(3))(0(2))(0(1))))))
      (line__43(_architecture 3 0 43 (_assignment (_simple)(_target(1(3)))(_sensitivity(0(0))(0(2))(0(3))(0(1))))))
      (line__44(_architecture 4 0 44 (_assignment (_simple)(_target(1(4)))(_sensitivity(0(2))(0(3))(0(1))))))
      (line__45(_architecture 5 0 45 (_assignment (_simple)(_target(1(5)))(_sensitivity(0(1))(0(3))(0(2))(0(0))))))
      (line__46(_architecture 6 0 46 (_assignment (_simple)(_target(1(6)))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . flux_de_date 7 -1
  )
)
I 000051 55 2014          1652307530472 Behavioral
(_unit VHDL (nr_cresc 0 6 (behavioral 0 16 ))
  (_version v33)
  (_time 1652307530472 2022.05.12 01:18:50)
  (_source (\./src/Numarator1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652305080871)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 17 (_architecture (_uni (_code 4)))))
    (_process
      (nr(_architecture 0 0 19 (_process (_simple)(_target(4))(_sensitivity(2)(0)(1))(_read(4)))))
      (line__31(_architecture 1 0 31 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 5 -1
  )
)
I 000051 55 2033          1652307530801 Behavioral
(_unit VHDL (nr_cresc9 0 6 (behavioral 0 16 ))
  (_version v33)
  (_time 1652307530801 2022.05.12 01:18:50)
  (_source (\./src/numarator0_9.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652306967743)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \8\ (_entity ((i 8)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 17 (_architecture (_uni (_code 4)))))
    (_process
      (nr(_architecture 0 0 19 (_process (_simple)(_target(4))(_sensitivity(2)(0)(1))(_read(4)))))
      (line__31(_architecture 1 0 31 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . Behavioral 5 -1
  )
)
I 000053 55 1957          1652307531126 flux_de_date
(_unit VHDL (bcd_7_segmente 0 32 (flux_de_date 0 37 ))
  (_version v33)
  (_time 1652307531126 2022.05.12 01:18:51)
  (_source (\./src/BCD_7segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652307182434)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal BCD ~std_logic_vector{6~downto~0}~12 0 34 (_entity (_out ))))
    (_process
      (line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1(0)))(_sensitivity(0(3))(0(1))(0(2))(0(0))))))
      (line__41(_architecture 1 0 41 (_assignment (_simple)(_target(1(1)))(_sensitivity(0(3))(0(2))(0(1))))))
      (line__42(_architecture 2 0 42 (_assignment (_simple)(_target(1(2)))(_sensitivity(0(3))(0(2))(0(1))))))
      (line__43(_architecture 3 0 43 (_assignment (_simple)(_target(1(3)))(_sensitivity(0(0))(0(2))(0(3))(0(1))))))
      (line__44(_architecture 4 0 44 (_assignment (_simple)(_target(1(4)))(_sensitivity(0(2))(0(3))(0(1))))))
      (line__45(_architecture 5 0 45 (_assignment (_simple)(_target(1(5)))(_sensitivity(0(1))(0(3))(0(2))(0(0))))))
      (line__46(_architecture 6 0 46 (_assignment (_simple)(_target(1(6)))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . flux_de_date 7 -1
  )
)
I 000051 55 2014          1652307776813 Behavioral
(_unit VHDL (nr_cresc 0 6 (behavioral 0 16 ))
  (_version v33)
  (_time 1652307776813 2022.05.12 01:22:56)
  (_source (\./src/Numarator1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652305080871)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 17 (_architecture (_uni (_code 4)))))
    (_process
      (nr(_architecture 0 0 19 (_process (_simple)(_target(4))(_sensitivity(0)(2)(1))(_read(4)))))
      (line__31(_architecture 1 0 31 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 5 -1
  )
)
I 000051 55 2033          1652307777020 Behavioral
(_unit VHDL (nr_cresc9 0 6 (behavioral 0 16 ))
  (_version v33)
  (_time 1652307777020 2022.05.12 01:22:57)
  (_source (\./src/numarator0_9.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652306967743)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \8\ (_entity ((i 8)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 17 (_architecture (_uni (_code 4)))))
    (_process
      (nr(_architecture 0 0 19 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2))(_read(4)))))
      (line__31(_architecture 1 0 31 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . Behavioral 5 -1
  )
)
I 000053 55 1957          1652307777222 flux_de_date
(_unit VHDL (bcd_7_segmente 0 32 (flux_de_date 0 37 ))
  (_version v33)
  (_time 1652307777222 2022.05.12 01:22:57)
  (_source (\./src/BCD_7segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652307182434)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal BCD ~std_logic_vector{6~downto~0}~12 0 34 (_entity (_out ))))
    (_process
      (line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1(0)))(_sensitivity(0(3))(0(1))(0(2))(0(0))))))
      (line__41(_architecture 1 0 41 (_assignment (_simple)(_target(1(1)))(_sensitivity(0(3))(0(2))(0(1))))))
      (line__42(_architecture 2 0 42 (_assignment (_simple)(_target(1(2)))(_sensitivity(0(3))(0(2))(0(1))))))
      (line__43(_architecture 3 0 43 (_assignment (_simple)(_target(1(3)))(_sensitivity(0(0))(0(2))(0(3))(0(1))))))
      (line__44(_architecture 4 0 44 (_assignment (_simple)(_target(1(4)))(_sensitivity(0(2))(0(3))(0(1))))))
      (line__45(_architecture 5 0 45 (_assignment (_simple)(_target(1(5)))(_sensitivity(0(1))(0(3))(0(2))(0(0))))))
      (line__46(_architecture 6 0 46 (_assignment (_simple)(_target(1(6)))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . flux_de_date 7 -1
  )
)
I 000051 55 2014          1652307859368 Behavioral
(_unit VHDL (nr_cresc 0 6 (behavioral 0 16 ))
  (_version v33)
  (_time 1652307859368 2022.05.12 01:24:19)
  (_source (\./src/Numarator1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652305080871)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 17 (_architecture (_uni (_code 4)))))
    (_process
      (nr(_architecture 0 0 19 (_process (_simple)(_target(4))(_sensitivity(2)(1)(0))(_read(4)))))
      (line__31(_architecture 1 0 31 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 5 -1
  )
)
I 000051 55 2033          1652307859707 Behavioral
(_unit VHDL (nr_cresc9 0 6 (behavioral 0 16 ))
  (_version v33)
  (_time 1652307859708 2022.05.12 01:24:19)
  (_source (\./src/numarator0_9.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652306967743)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \8\ (_entity ((i 8)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 17 (_architecture (_uni (_code 4)))))
    (_process
      (nr(_architecture 0 0 19 (_process (_simple)(_target(4))(_sensitivity(2)(1)(0))(_read(4)))))
      (line__31(_architecture 1 0 31 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . Behavioral 5 -1
  )
)
I 000053 55 1957          1652307860040 flux_de_date
(_unit VHDL (bcd_7_segmente 0 32 (flux_de_date 0 37 ))
  (_version v33)
  (_time 1652307860040 2022.05.12 01:24:20)
  (_source (\./src/BCD_7segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652307182434)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal BCD ~std_logic_vector{6~downto~0}~12 0 34 (_entity (_out ))))
    (_process
      (line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1(0)))(_sensitivity(0(3))(0(1))(0(2))(0(0))))))
      (line__41(_architecture 1 0 41 (_assignment (_simple)(_target(1(1)))(_sensitivity(0(3))(0(2))(0(1))))))
      (line__42(_architecture 2 0 42 (_assignment (_simple)(_target(1(2)))(_sensitivity(0(3))(0(2))(0(1))))))
      (line__43(_architecture 3 0 43 (_assignment (_simple)(_target(1(3)))(_sensitivity(0(0))(0(2))(0(3))(0(1))))))
      (line__44(_architecture 4 0 44 (_assignment (_simple)(_target(1(4)))(_sensitivity(0(2))(0(3))(0(1))))))
      (line__45(_architecture 5 0 45 (_assignment (_simple)(_target(1(5)))(_sensitivity(0(1))(0(3))(0(2))(0(0))))))
      (line__46(_architecture 6 0 46 (_assignment (_simple)(_target(1(6)))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . flux_de_date 7 -1
  )
)
I 000051 55 2014          1652332954731 Behavioral
(_unit VHDL (nr_cresc 0 6 (behavioral 0 16 ))
  (_version v33)
  (_time 1652332954731 2022.05.12 08:22:34)
  (_source (\./src/Numarator1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652305080871)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 17 (_architecture (_uni (_code 4)))))
    (_process
      (nr(_architecture 0 0 19 (_process (_simple)(_target(4))(_sensitivity(2)(1)(0))(_read(4)))))
      (line__31(_architecture 1 0 31 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 5 -1
  )
)
I 000051 55 2033          1652332954816 Behavioral
(_unit VHDL (nr_cresc9 0 6 (behavioral 0 16 ))
  (_version v33)
  (_time 1652332954815 2022.05.12 08:22:34)
  (_source (\./src/numarator0_9.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652306967743)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \8\ (_entity ((i 8)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 17 (_architecture (_uni (_code 4)))))
    (_process
      (nr(_architecture 0 0 19 (_process (_simple)(_target(4))(_sensitivity(0)(2)(1))(_read(4)))))
      (line__31(_architecture 1 0 31 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . Behavioral 5 -1
  )
)
I 000053 55 1956          1652332954893 flux_de_date
(_unit VHDL (bcd_7_segmente 0 32 (flux_de_date 0 9 ))
  (_version v33)
  (_time 1652332954893 2022.05.12 08:22:34)
  (_source (\./src/BCD_7segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652307182434)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal BCD ~std_logic_vector{6~downto~0}~12 0 34 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_assignment (_simple)(_target(1(0)))(_sensitivity(0(3))(0(1))(0(2))(0(0))))))
      (line__13(_architecture 1 0 13 (_assignment (_simple)(_target(1(1)))(_sensitivity(0(3))(0(2))(0(1))))))
      (line__14(_architecture 2 0 14 (_assignment (_simple)(_target(1(2)))(_sensitivity(0(3))(0(2))(0(1))))))
      (line__15(_architecture 3 0 15 (_assignment (_simple)(_target(1(3)))(_sensitivity(0(0))(0(2))(0(3))(0(1))))))
      (line__16(_architecture 4 0 16 (_assignment (_simple)(_target(1(4)))(_sensitivity(0(2))(0(3))(0(1))))))
      (line__17(_architecture 5 0 17 (_assignment (_simple)(_target(1(5)))(_sensitivity(0(1))(0(3))(0(2))(0(0))))))
      (line__18(_architecture 6 0 18 (_assignment (_simple)(_target(1(6)))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . flux_de_date 7 -1
  )
)
I 000051 55 2040          1652333283761 Behavioral
(_unit VHDL (nr_cresc 1 6 (behavioral 1 16 ))
  (_version v33)
  (_time 1652333283761 2022.05.12 08:28:03)
  (_source (\./src/Numarator1.vhd\(\./src/Numarator0_5.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652305080871)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 1 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 1 17 (_architecture (_uni (_code 4)))))
    (_process
      (nr(_architecture 0 1 19 (_process (_simple)(_target(4))(_sensitivity(2)(1)(0))(_read(4)))))
      (line__31(_architecture 1 1 31 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 5 -1
  )
)
I 000051 55 2017          1652333283841 Behavioral
(_unit VHDL (nr_cresc9 0 6 (behavioral 0 16 ))
  (_version v33)
  (_time 1652333283840 2022.05.12 08:28:03)
  (_source (\./src/numarator0_9.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652333283836)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 17 (_architecture (_uni (_code 4)))))
    (_process
      (nr(_architecture 0 0 19 (_process (_simple)(_target(4))(_sensitivity(1)(0)(2))(_read(4)))))
      (line__31(_architecture 1 0 31 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 5 -1
  )
)
I 000053 55 1956          1652333283920 flux_de_date
(_unit VHDL (bcd_7_segmente 0 32 (flux_de_date 0 9 ))
  (_version v33)
  (_time 1652333283919 2022.05.12 08:28:03)
  (_source (\./src/BCD_7segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652307182434)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal BCD ~std_logic_vector{6~downto~0}~12 0 34 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_assignment (_simple)(_target(1(0)))(_sensitivity(0(3))(0(1))(0(2))(0(0))))))
      (line__13(_architecture 1 0 13 (_assignment (_simple)(_target(1(1)))(_sensitivity(0(3))(0(2))(0(1))))))
      (line__14(_architecture 2 0 14 (_assignment (_simple)(_target(1(2)))(_sensitivity(0(3))(0(2))(0(1))))))
      (line__15(_architecture 3 0 15 (_assignment (_simple)(_target(1(3)))(_sensitivity(0(0))(0(2))(0(3))(0(1))))))
      (line__16(_architecture 4 0 16 (_assignment (_simple)(_target(1(4)))(_sensitivity(0(2))(0(3))(0(1))))))
      (line__17(_architecture 5 0 17 (_assignment (_simple)(_target(1(5)))(_sensitivity(0(1))(0(3))(0(2))(0(0))))))
      (line__18(_architecture 6 0 18 (_assignment (_simple)(_target(1(6)))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . flux_de_date 7 -1
  )
)
I 000051 55 2040          1652333283992 Behavioral
(_unit VHDL (nr_cresc 1 6 (behavioral 1 16 ))
  (_version v33)
  (_time 1652333283991 2022.05.12 08:28:03)
  (_source (\./src/Numarator1.vhd\(\./src/Numarator0_2.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652305080871)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 1 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 1 17 (_architecture (_uni (_code 4)))))
    (_process
      (nr(_architecture 0 1 19 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2))(_read(4)))))
      (line__31(_architecture 1 1 31 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 5 -1
  )
)
I 000051 55 2040          1652333427202 Behavioral
(_unit VHDL (nr_cresc 1 6 (behavioral 1 16 ))
  (_version v33)
  (_time 1652333427201 2022.05.12 08:30:27)
  (_source (\./src/Numarator1.vhd\(\./src/Numarator0_5.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652305080871)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 1 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 1 17 (_architecture (_uni (_code 4)))))
    (_process
      (nr(_architecture 0 1 19 (_process (_simple)(_target(4))(_sensitivity(0)(2)(1))(_read(4)))))
      (line__31(_architecture 1 1 31 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 5 -1
  )
)
I 000051 55 2017          1652333427276 Behavioral
(_unit VHDL (nr_cresc9 0 6 (behavioral 0 16 ))
  (_version v33)
  (_time 1652333427275 2022.05.12 08:30:27)
  (_source (\./src/numarator0_9.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652333283836)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 17 (_architecture (_uni (_code 4)))))
    (_process
      (nr(_architecture 0 0 19 (_process (_simple)(_target(4))(_sensitivity(1)(0)(2))(_read(4)))))
      (line__31(_architecture 1 0 31 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 5 -1
  )
)
I 000053 55 1956          1652333427355 flux_de_date
(_unit VHDL (bcd_7_segmente 0 32 (flux_de_date 0 9 ))
  (_version v33)
  (_time 1652333427354 2022.05.12 08:30:27)
  (_source (\./src/BCD_7segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652307182434)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal BCD ~std_logic_vector{6~downto~0}~12 0 34 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_assignment (_simple)(_target(1(0)))(_sensitivity(0(3))(0(1))(0(2))(0(0))))))
      (line__13(_architecture 1 0 13 (_assignment (_simple)(_target(1(1)))(_sensitivity(0(3))(0(2))(0(1))))))
      (line__14(_architecture 2 0 14 (_assignment (_simple)(_target(1(2)))(_sensitivity(0(3))(0(2))(0(1))))))
      (line__15(_architecture 3 0 15 (_assignment (_simple)(_target(1(3)))(_sensitivity(0(0))(0(2))(0(3))(0(1))))))
      (line__16(_architecture 4 0 16 (_assignment (_simple)(_target(1(4)))(_sensitivity(0(2))(0(3))(0(1))))))
      (line__17(_architecture 5 0 17 (_assignment (_simple)(_target(1(5)))(_sensitivity(0(1))(0(3))(0(2))(0(0))))))
      (line__18(_architecture 6 0 18 (_assignment (_simple)(_target(1(6)))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . flux_de_date 7 -1
  )
)
V 000051 55 2040          1652333427428 Behavioral
(_unit VHDL (nr_cresc 1 6 (behavioral 0 16 ))
  (_version v33)
  (_time 1652333427427 2022.05.12 08:30:27)
  (_source (\./src/Numarator1.vhd\(\./src/Numarator0_2.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652305080871)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 1 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 1 17 (_architecture (_uni (_code 4)))))
    (_process
      (nr(_architecture 0 1 19 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2))(_read(4)))))
      (line__31(_architecture 1 1 31 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . Behavioral 5 -1
  )
)
I 000051 55 2016          1652333594386 Behavioral
(_unit VHDL (cresc0_5 0 6 (behavioral 0 16 ))
  (_version v33)
  (_time 1652333594386 2022.05.12 08:33:14)
  (_source (\./src/Numarator0_5.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652333594356)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 17 (_architecture (_uni (_code 4)))))
    (_process
      (nr(_architecture 0 0 19 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2))(_read(4)))))
      (line__31(_architecture 1 0 31 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 5 -1
  )
)
V 000051 55 2017          1652333594463 Behavioral
(_unit VHDL (nr_cresc9 0 6 (behavioral 0 16 ))
  (_version v33)
  (_time 1652333594463 2022.05.12 08:33:14)
  (_source (\./src/numarator0_9.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652333283836)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 17 (_architecture (_uni (_code 4)))))
    (_process
      (nr(_architecture 0 0 19 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2))(_read(4)))))
      (line__31(_architecture 1 0 31 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 5 -1
  )
)
I 000053 55 1956          1652333594546 flux_de_date
(_unit VHDL (bcd_7_segmente 0 32 (flux_de_date 0 9 ))
  (_version v33)
  (_time 1652333594545 2022.05.12 08:33:14)
  (_source (\./src/BCD_7segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652307182434)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal BCD ~std_logic_vector{6~downto~0}~12 0 34 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_assignment (_simple)(_target(1(0)))(_sensitivity(0(3))(0(1))(0(2))(0(0))))))
      (line__13(_architecture 1 0 13 (_assignment (_simple)(_target(1(1)))(_sensitivity(0(3))(0(2))(0(1))))))
      (line__14(_architecture 2 0 14 (_assignment (_simple)(_target(1(2)))(_sensitivity(0(3))(0(2))(0(1))))))
      (line__15(_architecture 3 0 15 (_assignment (_simple)(_target(1(3)))(_sensitivity(0(0))(0(2))(0(3))(0(1))))))
      (line__16(_architecture 4 0 16 (_assignment (_simple)(_target(1(4)))(_sensitivity(0(2))(0(3))(0(1))))))
      (line__17(_architecture 5 0 17 (_assignment (_simple)(_target(1(5)))(_sensitivity(0(1))(0(3))(0(2))(0(0))))))
      (line__18(_architecture 6 0 18 (_assignment (_simple)(_target(1(6)))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . flux_de_date 7 -1
  )
)
I 000051 55 2016          1652333594622 Behavioral
(_unit VHDL (cresc0_2 0 6 (behavioral 0 16 ))
  (_version v33)
  (_time 1652333594622 2022.05.12 08:33:14)
  (_source (\./src/Numarator0_2.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652333594619)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 17 (_architecture (_uni (_code 4)))))
    (_process
      (nr(_architecture 0 0 19 (_process (_simple)(_target(4))(_sensitivity(0)(2)(1))(_read(4)))))
      (line__31(_architecture 1 0 31 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . Behavioral 5 -1
  )
)
I 000051 55 2016          1652333619268 Behavioral
(_unit VHDL (cresc0_5 0 6 (behavioral 0 16 ))
  (_version v33)
  (_time 1652333619267 2022.05.12 08:33:39)
  (_source (\./src/Numarator0_5.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652333594356)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 17 (_architecture (_uni (_code 4)))))
    (_process
      (nr(_architecture 0 0 19 (_process (_simple)(_target(4))(_sensitivity(1)(0)(2))(_read(4)))))
      (line__31(_architecture 1 0 31 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 5 -1
  )
)
I 000051 55 2016          1652333619342 Behavioral
(_unit VHDL (cresc0_9 0 6 (behavioral 0 16 ))
  (_version v33)
  (_time 1652333619341 2022.05.12 08:33:39)
  (_source (\./src/numarator0_9.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652333619337)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 17 (_architecture (_uni (_code 4)))))
    (_process
      (nr(_architecture 0 0 19 (_process (_simple)(_target(4))(_sensitivity(1)(2)(0))(_read(4)))))
      (line__31(_architecture 1 0 31 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 5 -1
  )
)
I 000053 55 1956          1652333619417 flux_de_date
(_unit VHDL (bcd_7_segmente 0 32 (flux_de_date 0 9 ))
  (_version v33)
  (_time 1652333619416 2022.05.12 08:33:39)
  (_source (\./src/BCD_7segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652307182434)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal BCD ~std_logic_vector{6~downto~0}~12 0 34 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_assignment (_simple)(_target(1(0)))(_sensitivity(0(3))(0(1))(0(2))(0(0))))))
      (line__13(_architecture 1 0 13 (_assignment (_simple)(_target(1(1)))(_sensitivity(0(3))(0(2))(0(1))))))
      (line__14(_architecture 2 0 14 (_assignment (_simple)(_target(1(2)))(_sensitivity(0(3))(0(2))(0(1))))))
      (line__15(_architecture 3 0 15 (_assignment (_simple)(_target(1(3)))(_sensitivity(0(0))(0(2))(0(3))(0(1))))))
      (line__16(_architecture 4 0 16 (_assignment (_simple)(_target(1(4)))(_sensitivity(0(2))(0(3))(0(1))))))
      (line__17(_architecture 5 0 17 (_assignment (_simple)(_target(1(5)))(_sensitivity(0(1))(0(3))(0(2))(0(0))))))
      (line__18(_architecture 6 0 18 (_assignment (_simple)(_target(1(6)))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . flux_de_date 7 -1
  )
)
I 000051 55 2016          1652333619489 Behavioral
(_unit VHDL (cresc0_2 0 6 (behavioral 0 16 ))
  (_version v33)
  (_time 1652333619489 2022.05.12 08:33:39)
  (_source (\./src/Numarator0_2.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652333594619)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 17 (_architecture (_uni (_code 4)))))
    (_process
      (nr(_architecture 0 0 19 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2))(_read(4)))))
      (line__31(_architecture 1 0 31 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . Behavioral 5 -1
  )
)
I 000051 55 2016          1652333628613 Behavioral
(_unit VHDL (cresc0_5 0 6 (behavioral 0 16 ))
  (_version v33)
  (_time 1652333628612 2022.05.12 08:33:48)
  (_source (\./src/Numarator0_5.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652333594356)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 17 (_architecture (_uni (_code 4)))))
    (_process
      (nr(_architecture 0 0 19 (_process (_simple)(_target(4))(_sensitivity(2)(0)(1))(_read(4)))))
      (line__31(_architecture 1 0 31 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 5 -1
  )
)
I 000051 55 2016          1652333628687 Behavioral
(_unit VHDL (cresc0_9 0 6 (behavioral 0 16 ))
  (_version v33)
  (_time 1652333628686 2022.05.12 08:33:48)
  (_source (\./src/numarator0_9.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652333619337)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 17 (_architecture (_uni (_code 4)))))
    (_process
      (nr(_architecture 0 0 19 (_process (_simple)(_target(4))(_sensitivity(2)(0)(1))(_read(4)))))
      (line__31(_architecture 1 0 31 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 5 -1
  )
)
I 000053 55 1956          1652333628762 flux_de_date
(_unit VHDL (bcd_7_segmente 0 32 (flux_de_date 0 9 ))
  (_version v33)
  (_time 1652333628762 2022.05.12 08:33:48)
  (_source (\./src/BCD_7segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652307182434)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal BCD ~std_logic_vector{6~downto~0}~12 0 34 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_assignment (_simple)(_target(1(0)))(_sensitivity(0(3))(0(1))(0(2))(0(0))))))
      (line__13(_architecture 1 0 13 (_assignment (_simple)(_target(1(1)))(_sensitivity(0(3))(0(2))(0(1))))))
      (line__14(_architecture 2 0 14 (_assignment (_simple)(_target(1(2)))(_sensitivity(0(3))(0(2))(0(1))))))
      (line__15(_architecture 3 0 15 (_assignment (_simple)(_target(1(3)))(_sensitivity(0(0))(0(2))(0(3))(0(1))))))
      (line__16(_architecture 4 0 16 (_assignment (_simple)(_target(1(4)))(_sensitivity(0(2))(0(3))(0(1))))))
      (line__17(_architecture 5 0 17 (_assignment (_simple)(_target(1(5)))(_sensitivity(0(1))(0(3))(0(2))(0(0))))))
      (line__18(_architecture 6 0 18 (_assignment (_simple)(_target(1(6)))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . flux_de_date 7 -1
  )
)
I 000051 55 2016          1652333628835 Behavioral
(_unit VHDL (cresc0_2 0 6 (behavioral 0 16 ))
  (_version v33)
  (_time 1652333628834 2022.05.12 08:33:48)
  (_source (\./src/Numarator0_2.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652333594619)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 17 (_architecture (_uni (_code 4)))))
    (_process
      (nr(_architecture 0 0 19 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2))(_read(4)))))
      (line__31(_architecture 1 0 31 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . Behavioral 5 -1
  )
)
I 000051 55 2016          1653932259932 Behavioral
(_unit VHDL (cresc0_5 0 6 (behavioral 0 16 ))
  (_version v33)
  (_time 1653932259932 2022.05.30 20:37:39)
  (_source (\./src/Numarator0_5.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652333594356)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 17 (_architecture (_uni (_code 4)))))
    (_process
      (nr(_architecture 0 0 19 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2))(_read(4)))))
      (line__31(_architecture 1 0 31 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 5 -1
  )
)
I 000051 55 2016          1653932260175 Behavioral
(_unit VHDL (cresc0_9 0 6 (behavioral 0 16 ))
  (_version v33)
  (_time 1653932260174 2022.05.30 20:37:40)
  (_source (\./src/numarator0_9.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652333619337)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 17 (_architecture (_uni (_code 4)))))
    (_process
      (nr(_architecture 0 0 19 (_process (_simple)(_target(4))(_sensitivity(0)(2)(1))(_read(4)))))
      (line__31(_architecture 1 0 31 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 5 -1
  )
)
V 000053 55 1956          1653932260302 flux_de_date
(_unit VHDL (bcd_7_segmente 0 32 (flux_de_date 0 9 ))
  (_version v33)
  (_time 1653932260301 2022.05.30 20:37:40)
  (_source (\./src/BCD_7segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652307182434)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal BCD ~std_logic_vector{6~downto~0}~12 0 34 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_assignment (_simple)(_target(1(0)))(_sensitivity(0(3))(0(1))(0(2))(0(0))))))
      (line__13(_architecture 1 0 13 (_assignment (_simple)(_target(1(1)))(_sensitivity(0(3))(0(2))(0(1))))))
      (line__14(_architecture 2 0 14 (_assignment (_simple)(_target(1(2)))(_sensitivity(0(3))(0(2))(0(1))))))
      (line__15(_architecture 3 0 15 (_assignment (_simple)(_target(1(3)))(_sensitivity(0(0))(0(2))(0(3))(0(1))))))
      (line__16(_architecture 4 0 16 (_assignment (_simple)(_target(1(4)))(_sensitivity(0(2))(0(3))(0(1))))))
      (line__17(_architecture 5 0 17 (_assignment (_simple)(_target(1(5)))(_sensitivity(0(1))(0(3))(0(2))(0(0))))))
      (line__18(_architecture 6 0 18 (_assignment (_simple)(_target(1(6)))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . flux_de_date 7 -1
  )
)
I 000051 55 2016          1653932260427 Behavioral
(_unit VHDL (cresc0_2 0 6 (behavioral 0 16 ))
  (_version v33)
  (_time 1653932260426 2022.05.30 20:37:40)
  (_source (\./src/Numarator0_2.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652333594619)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 17 (_architecture (_uni (_code 4)))))
    (_process
      (nr(_architecture 0 0 19 (_process (_simple)(_target(4))(_sensitivity(1)(0)(2))(_read(4)))))
      (line__31(_architecture 1 0 31 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . Behavioral 5 -1
  )
)
I 000053 55 1542          1653932260554 ARCH_MUX_4_1
(_unit VHDL (mux_4_1 0 6 (arch_mux_4_1 0 18 ))
  (_version v33)
  (_time 1653932260553 2022.05.30 20:37:40)
  (_source (\./src/mux.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653932260550)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal S ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(5))(_sensitivity(0)(3)(2)(4)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
  )
  (_model . ARCH_MUX_4_1 1 -1
  )
)
I 000051 55 2016          1653934110595 Behavioral
(_unit VHDL (cresc0_3 0 6 (behavioral 0 16 ))
  (_version v33)
  (_time 1653934110594 2022.05.30 21:08:30)
  (_source (\./src/Numarator0_3.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653934110570)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 17 (_architecture (_uni (_code 4)))))
    (_process
      (nr(_architecture 0 0 19 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2))(_read(4)))))
      (line__31(_architecture 1 0 31 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 5 -1
  )
)
I 000051 55 2016          1653935618700 Behavioral
(_unit VHDL (cresc0_1 0 6 (behavioral 0 16 ))
  (_version v33)
  (_time 1653935618699 2022.05.30 21:33:38)
  (_source (\./src/Numarator0_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653935618670)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 17 (_architecture (_uni (_code 4)))))
    (_process
      (nr(_architecture 0 0 19 (_process (_simple)(_target(4))(_sensitivity(2)(1)(0))(_read(4)))))
      (line__31(_architecture 1 0 31 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 5 -1
  )
)
I 000051 55 2016          1653940655035 Behavioral
(_unit VHDL (cresc0_1 0 6 (behavioral 0 16 ))
  (_version v33)
  (_time 1653940655034 2022.05.30 22:57:35)
  (_source (\./src/Numarator0_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653935618670)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 17 (_architecture (_uni (_code 4)))))
    (_process
      (nr(_architecture 0 0 19 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2))(_read(4)))))
      (line__31(_architecture 1 0 31 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 5 -1
  )
)
I 000051 55 2311          1653940677168 Behavioral
(_unit VHDL (generator 0 6 (behavioral 0 16 ))
  (_version v33)
  (_time 1653940677168 2022.05.30 22:57:57)
  (_source (\./src/temperatura.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653940658116)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal mode ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal Carry ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal LED_G ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_signal (_internal temp ~std_logic_vector{{n-1}~downto~0}~13 0 17 (_architecture (_uni (_string \"0001"\)))))
    (_signal (_internal i ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{{n-1}{{n-2}~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_process
      (gn(_architecture 0 0 20 (_process (_simple)(_target(5)(6))(_sensitivity(0)(2)(1))(_read(5(_range 5))(5(0))(5(_index 6))(6)))))
      (line__29(_architecture 1 0 29 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
  )
  (_model . Behavioral 7 -1
  )
)
I 000051 55 1952          1653941713933 behavioral
(_unit VHDL (bcd_7_segmente 0 32 (behavioral 0 9 ))
  (_version v33)
  (_time 1653941713933 2022.05.30 23:15:13)
  (_source (\./src/BCD_7segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652307182434)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal BCD ~std_logic_vector{6~downto~0}~12 0 34 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_assignment (_simple)(_target(1(0)))(_sensitivity(0(3))(0(1))(0(2))(0(0))))))
      (line__13(_architecture 1 0 13 (_assignment (_simple)(_target(1(1)))(_sensitivity(0(3))(0(2))(0(1))))))
      (line__14(_architecture 2 0 14 (_assignment (_simple)(_target(1(2)))(_sensitivity(0(3))(0(2))(0(1))))))
      (line__15(_architecture 3 0 15 (_assignment (_simple)(_target(1(3)))(_sensitivity(0(0))(0(2))(0(3))(0(1))))))
      (line__16(_architecture 4 0 16 (_assignment (_simple)(_target(1(4)))(_sensitivity(0(2))(0(3))(0(1))))))
      (line__17(_architecture 5 0 17 (_assignment (_simple)(_target(1(5)))(_sensitivity(0(1))(0(3))(0(2))(0(0))))))
      (line__18(_architecture 6 0 18 (_assignment (_simple)(_target(1(6)))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavioral 7 -1
  )
)
I 000051 55 5612          1653941874271 behavioral
(_unit VHDL (fin 0 6 (behavioral 0 36 ))
  (_version v33)
  (_time 1653941874270 2022.05.30 23:17:54)
  (_source (\./src/final.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653941874255)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \21\ (_entity ((i 21)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Min_Zec_In ~std_logic_vector{3~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Min_Uni_In ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Ora_Zec_In ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Ora_Uni_In ~std_logic_vector{3~downto~0}~126 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Zi_Zec_In ~std_logic_vector{3~downto~0}~128 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Zi_Uni_In ~std_logic_vector{3~downto~0}~1210 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1212 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Luna_Zec_In ~std_logic_vector{3~downto~0}~1212 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Luna_Uni_In ~std_logic_vector{3~downto~0}~1214 0 17 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1216 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Min_Zec_Out ~std_logic_vector{3~downto~0}~1216 0 22 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1218 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Min_Uni_Out ~std_logic_vector{3~downto~0}~1218 0 23 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1220 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Ora_Zec_Out ~std_logic_vector{3~downto~0}~1220 0 24 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1222 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Ora_Uni_Out ~std_logic_vector{3~downto~0}~1222 0 25 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1224 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Zi_Zec_Out ~std_logic_vector{3~downto~0}~1224 0 26 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1226 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Zi_Uni_Out ~std_logic_vector{3~downto~0}~1226 0 27 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1228 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Luna_Zec_Out ~std_logic_vector{3~downto~0}~1228 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1230 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Luna_Uni_Out ~std_logic_vector{3~downto~0}~1230 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1232 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Temp_Uni_Out ~std_logic_vector{3~downto~0}~1232 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1234 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Temp_Zec_Out ~std_logic_vector{3~downto~0}~1234 0 31 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000051 55 2024          1653942202119 Behavioral
(_unit VHDL (cresc0_3_2biti 0 6 (behavioral 0 16 ))
  (_version v33)
  (_time 1653942202119 2022.05.30 23:23:22)
  (_source (\./src/Numarator0_3_2biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653942202089)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 17 (_architecture (_uni (_code 4)))))
    (_process
      (nr(_architecture 0 0 19 (_process (_simple)(_target(4))(_sensitivity(1)(2)(0))(_read(4)))))
      (line__31(_architecture 1 0 31 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 5 -1
  )
)
I 000051 55 2322          1653942524944 Behavioral
(_unit VHDL (cresc0_5 0 6 (behavioral 0 18 ))
  (_version v33)
  (_time 1653942524944 2022.05.30 23:28:44)
  (_source (\./src/Numarator0_5.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653942524918)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 21 (_process (_simple)(_target(6))(_sensitivity(2)(1)(0))(_read(6)))))
      (line__33(_architecture 1 0 33 (_assignment (_simple)(_target(5))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2322          1653942694200 Behavioral
(_unit VHDL (cresc0_9 0 6 (behavioral 0 18 ))
  (_version v33)
  (_time 1653942694199 2022.05.30 23:31:34)
  (_source (\./src/numarator0_9.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653942694174)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 21 (_process (_simple)(_target(6))(_sensitivity(4)(0)(1))(_read(6)))))
      (line__33(_architecture 1 0 33 (_assignment (_simple)(_target(5))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 1952          1653942694307 behavioral
(_unit VHDL (bcd_7_segmente 0 32 (behavioral 0 9 ))
  (_version v33)
  (_time 1653942694307 2022.05.30 23:31:34)
  (_source (\./src/BCD_7segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652307182434)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal BCD ~std_logic_vector{6~downto~0}~12 0 34 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_assignment (_simple)(_target(1(0)))(_sensitivity(0(3))(0(1))(0(2))(0(0))))))
      (line__13(_architecture 1 0 13 (_assignment (_simple)(_target(1(1)))(_sensitivity(0(3))(0(2))(0(1))))))
      (line__14(_architecture 2 0 14 (_assignment (_simple)(_target(1(2)))(_sensitivity(0(3))(0(2))(0(1))))))
      (line__15(_architecture 3 0 15 (_assignment (_simple)(_target(1(3)))(_sensitivity(0(0))(0(2))(0(3))(0(1))))))
      (line__16(_architecture 4 0 16 (_assignment (_simple)(_target(1(4)))(_sensitivity(0(2))(0(3))(0(1))))))
      (line__17(_architecture 5 0 17 (_assignment (_simple)(_target(1(5)))(_sensitivity(0(1))(0(3))(0(2))(0(0))))))
      (line__18(_architecture 6 0 18 (_assignment (_simple)(_target(1(6)))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavioral 7 -1
  )
)
I 000051 55 2016          1653942694414 Behavioral
(_unit VHDL (cresc0_2 0 6 (behavioral 0 16 ))
  (_version v33)
  (_time 1653942694413 2022.05.30 23:31:34)
  (_source (\./src/Numarator0_2.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652333594619)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 17 (_architecture (_uni (_code 4)))))
    (_process
      (nr(_architecture 0 0 19 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2))(_read(4)))))
      (line__31(_architecture 1 0 31 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . Behavioral 5 -1
  )
)
I 000053 55 1542          1653942694518 ARCH_MUX_4_1
(_unit VHDL (mux_4_1 0 6 (arch_mux_4_1 0 18 ))
  (_version v33)
  (_time 1653942694518 2022.05.30 23:31:34)
  (_source (\./src/mux.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653932260550)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal S ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(5))(_sensitivity(2)(1)(0)(4)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
  )
  (_model . ARCH_MUX_4_1 1 -1
  )
)
I 000051 55 2016          1653942694618 Behavioral
(_unit VHDL (cresc0_3 0 6 (behavioral 0 16 ))
  (_version v33)
  (_time 1653942694618 2022.05.30 23:31:34)
  (_source (\./src/Numarator0_3.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653934110570)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 17 (_architecture (_uni (_code 4)))))
    (_process
      (nr(_architecture 0 0 19 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2))(_read(4)))))
      (line__31(_architecture 1 0 31 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 5 -1
  )
)
I 000051 55 2016          1653942694723 Behavioral
(_unit VHDL (cresc0_1 0 6 (behavioral 0 16 ))
  (_version v33)
  (_time 1653942694723 2022.05.30 23:31:34)
  (_source (\./src/Numarator0_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653935618670)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 17 (_architecture (_uni (_code 4)))))
    (_process
      (nr(_architecture 0 0 19 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2))(_read(4)))))
      (line__31(_architecture 1 0 31 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 5 -1
  )
)
I 000051 55 2311          1653942694832 Behavioral
(_unit VHDL (generator 0 6 (behavioral 0 16 ))
  (_version v33)
  (_time 1653942694831 2022.05.30 23:31:34)
  (_source (\./src/temperatura.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653940658116)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal mode ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal Carry ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal LED_G ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_signal (_internal temp ~std_logic_vector{{n-1}~downto~0}~13 0 17 (_architecture (_uni (_string \"0001"\)))))
    (_signal (_internal i ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{{n-1}{{n-2}~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_process
      (gn(_architecture 0 0 20 (_process (_simple)(_target(5)(6))(_sensitivity(2)(0)(1))(_read(5(_range 5))(5(0))(5(_index 6))(6)))))
      (line__29(_architecture 1 0 29 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
  )
  (_model . Behavioral 7 -1
  )
)
I 000051 55 2024          1653942694950 Behavioral
(_unit VHDL (cresc0_3_2biti 0 6 (behavioral 0 16 ))
  (_version v33)
  (_time 1653942694949 2022.05.30 23:31:34)
  (_source (\./src/Numarator0_3_2biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653942202089)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 17 (_architecture (_uni (_code 4)))))
    (_process
      (nr(_architecture 0 0 19 (_process (_simple)(_target(4))(_sensitivity(2)(1)(0))(_read(4)))))
      (line__31(_architecture 1 0 31 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 5 -1
  )
)
I 000051 55 2328          1653942707263 Behavioral
(_unit VHDL (cresc0_5 0 6 (behavioral 0 18 ))
  (_version v33)
  (_time 1653942707263 2022.05.30 23:31:47)
  (_source (\./src/Numarator0_5.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653942524918)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 21 (_process (_simple)(_target(6))(_sensitivity(1)(2)(0))(_read(4)(3)(6)))))
      (line__36(_architecture 1 0 36 (_assignment (_simple)(_target(5))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2328          1653942719966 Behavioral
(_unit VHDL (cresc0_5 0 6 (behavioral 0 18 ))
  (_version v33)
  (_time 1653942719966 2022.05.30 23:31:59)
  (_source (\./src/Numarator0_5.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653942524918)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 21 (_process (_simple)(_target(6))(_sensitivity(0)(2)(1))(_read(6)(4)(3)))))
      (line__36(_architecture 1 0 36 (_assignment (_simple)(_target(5))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2328          1653942764691 Behavioral
(_unit VHDL (cresc0_9 0 6 (behavioral 0 18 ))
  (_version v33)
  (_time 1653942764691 2022.05.30 23:32:44)
  (_source (\./src/numarator0_9.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653942694174)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 21 (_process (_simple)(_target(6))(_sensitivity(4)(0)(1))(_read(6)(3)(2)))))
      (line__36(_architecture 1 0 36 (_assignment (_simple)(_target(5))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2328          1653942787598 Behavioral
(_unit VHDL (cresc0_2 0 6 (behavioral 0 18 ))
  (_version v33)
  (_time 1653942787597 2022.05.30 23:33:07)
  (_source (\./src/Numarator0_2.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653942787566)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 21 (_process (_simple)(_target(6))(_sensitivity(0)(4)(1))(_read(6)(2)(3)))))
      (line__36(_architecture 1 0 36 (_assignment (_simple)(_target(5))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2328          1653942817372 Behavioral
(_unit VHDL (cresc0_3 0 6 (behavioral 0 18 ))
  (_version v33)
  (_time 1653942817372 2022.05.30 23:33:37)
  (_source (\./src/Numarator0_3.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653942817341)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 21 (_process (_simple)(_target(6))(_sensitivity(0)(1)(4))(_read(6)(2)(3)))))
      (line__36(_architecture 1 0 36 (_assignment (_simple)(_target(5))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2328          1653942839570 Behavioral
(_unit VHDL (cresc0_1 0 6 (behavioral 0 18 ))
  (_version v33)
  (_time 1653942839570 2022.05.30 23:33:59)
  (_source (\./src/Numarator0_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653942839539)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 21 (_process (_simple)(_target(6))(_sensitivity(4)(1)(0))(_read(6)(3)(2)))))
      (line__36(_architecture 1 0 36 (_assignment (_simple)(_target(5))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2336          1653942930264 Behavioral
(_unit VHDL (cresc0_3_2biti 0 6 (behavioral 0 18 ))
  (_version v33)
  (_time 1653942930263 2022.05.30 23:35:30)
  (_source (\./src/Numarator0_3_2biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653942930233)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 21 (_process (_simple)(_target(6))(_sensitivity(4)(0)(1))(_read(6)(3)(2)))))
      (line__36(_architecture 1 0 36 (_assignment (_simple)(_target(5))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 5613          1653942996315 behavioral
(_unit VHDL (fin 0 6 (behavioral 0 36 ))
  (_version v33)
  (_time 1653942996315 2022.05.30 23:36:36)
  (_source (\./src/final.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653941874255)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \21\ (_entity ((i 21)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Min_Zec_In ~std_logic_vector{3~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Min_Uni_In ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Ora_Zec_In ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Ora_Uni_In ~std_logic_vector{3~downto~0}~126 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Zi_Zec_In ~std_logic_vector{3~downto~0}~128 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Zi_Uni_In ~std_logic_vector{3~downto~0}~1210 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1212 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Luna_Zec_In ~std_logic_vector{3~downto~0}~1212 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Luna_Uni_In ~std_logic_vector{3~downto~0}~1214 0 17 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1216 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Min_Zec_Out ~std_logic_vector{3~downto~0}~1216 0 22 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1218 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Min_Uni_Out ~std_logic_vector{3~downto~0}~1218 0 23 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1220 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Ora_Zec_Out ~std_logic_vector{3~downto~0}~1220 0 24 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1222 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Ora_Uni_Out ~std_logic_vector{3~downto~0}~1222 0 25 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1224 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Zi_Zec_Out ~std_logic_vector{3~downto~0}~1224 0 26 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1226 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Zi_Uni_Out ~std_logic_vector{3~downto~0}~1226 0 27 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1228 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Luna_Zec_Out ~std_logic_vector{3~downto~0}~1228 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1230 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Luna_Uni_Out ~std_logic_vector{3~downto~0}~1230 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1232 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Temp_Uni_Out ~std_logic_vector{3~downto~0}~1232 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1234 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Temp_Zec_Out ~std_logic_vector{3~downto~0}~1234 0 31 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 136 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000051 55 8494          1653944250426 behavioral
(_unit VHDL (fin 0 6 (behavioral 0 36 ))
  (_version v33)
  (_time 1653944250426 2022.05.30 23:57:30)
  (_source (\./src/final.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653941874255)
    (_use )
  )
  (_component
    (cresc0_9
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 39 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 0 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~13 0 44 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1336 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1336 0 46 (_entity (_out ))))
      )
    )
  )
  (_instantiation min_unit 0 145 (_component cresc0_9 )
    (_port
      ((En)(En))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Min_Uni_In))
      ((PL)(e1))
      ((LED)(Min_Uni_Out))
    )
    (_use (_entity . cresc0_9)
      (_port
        ((En)(En))
        ((R)(R))
        ((i)(i))
        ((PL)(PL))
        ((CLK)(CLK))
        ((LED)(LED))
      )
    )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \21\ (_entity ((i 21)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Min_Zec_In ~std_logic_vector{3~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Min_Uni_In ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Ora_Zec_In ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Ora_Uni_In ~std_logic_vector{3~downto~0}~126 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Zi_Zec_In ~std_logic_vector{3~downto~0}~128 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Zi_Uni_In ~std_logic_vector{3~downto~0}~1210 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1212 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Luna_Zec_In ~std_logic_vector{3~downto~0}~1212 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Luna_Uni_In ~std_logic_vector{3~downto~0}~1214 0 17 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1216 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Min_Zec_Out ~std_logic_vector{3~downto~0}~1216 0 22 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1218 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Min_Uni_Out ~std_logic_vector{3~downto~0}~1218 0 23 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1220 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Ora_Zec_Out ~std_logic_vector{3~downto~0}~1220 0 24 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1222 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Ora_Uni_Out ~std_logic_vector{3~downto~0}~1222 0 25 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1224 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Zi_Zec_Out ~std_logic_vector{3~downto~0}~1224 0 26 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1226 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Zi_Uni_Out ~std_logic_vector{3~downto~0}~1226 0 27 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1228 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Luna_Zec_Out ~std_logic_vector{3~downto~0}~1228 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1230 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Luna_Uni_Out ~std_logic_vector{3~downto~0}~1230 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1232 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Temp_Uni_Out ~std_logic_vector{3~downto~0}~1232 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1234 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Temp_Zec_Out ~std_logic_vector{3~downto~0}~1234 0 31 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 136 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1360 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal q1 ~std_logic_vector{3~downto~0}~1360 0 141 (_architecture (_uni ))))
    (_signal (_internal q2 ~std_logic_vector{3~downto~0}~1360 0 141 (_architecture (_uni ))))
    (_signal (_internal q3 ~std_logic_vector{3~downto~0}~1360 0 141 (_architecture (_uni ))))
    (_signal (_internal q4 ~std_logic_vector{3~downto~0}~1360 0 141 (_architecture (_uni ))))
    (_signal (_internal q5 ~std_logic_vector{3~downto~0}~1360 0 141 (_architecture (_uni ))))
    (_signal (_internal t ~std_logic_vector{3~downto~0}~1360 0 141 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1362 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal q6 ~std_logic_vector{1~downto~0}~1362 0 142 (_architecture (_uni ))))
    (_signal (_internal e1 ~extieee.std_logic_1164.std_logic 0 143 (_architecture (_uni ))))
    (_signal (_internal e2 ~extieee.std_logic_1164.std_logic 0 143 (_architecture (_uni ))))
    (_signal (_internal e3 ~extieee.std_logic_1164.std_logic 0 143 (_architecture (_uni ))))
    (_signal (_internal e4 ~extieee.std_logic_1164.std_logic 0 143 (_architecture (_uni ))))
    (_signal (_internal e5 ~extieee.std_logic_1164.std_logic 0 143 (_architecture (_uni ))))
    (_signal (_internal e6 ~extieee.std_logic_1164.std_logic 0 143 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavioral 2 -1
  )
)
I 000051 55 2311          1653945415939 Behavioral
(_unit VHDL (generator 0 6 (behavioral 0 16 ))
  (_version v33)
  (_time 1653945415938 2022.05.31 00:16:55)
  (_source (\./src/temperatura.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653940658116)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal mode ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal Carry ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal LED_G ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_signal (_internal temp ~std_logic_vector{{n-1}~downto~0}~13 0 17 (_architecture (_uni (_string \"0001"\)))))
    (_signal (_internal i ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{{n-1}{{n-2}~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_process
      (gn(_architecture 0 0 20 (_process (_simple)(_target(5)(6))(_sensitivity(1)(0)(2))(_read(5(_range 5))(5(0))(5(_index 6))(6)))))
      (line__29(_architecture 1 0 29 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
  )
  (_model . Behavioral 7 -1
  )
)
I 000051 55 2450          1653945469192 Behavioral
(_unit VHDL (cresc0_2 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653945469192 2022.05.31 00:17:49)
  (_source (\./src/Numarator0_2.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653945419099)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(7))(_sensitivity(4)(1)(0))(_read(7)(5)(3)(2)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2328          1653945479215 Behavioral
(_unit VHDL (cresc0_9 0 6 (behavioral 0 18 ))
  (_version v33)
  (_time 1653945479215 2022.05.31 00:17:59)
  (_source (\./src/numarator0_9.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653942694174)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 21 (_process (_simple)(_target(6))(_sensitivity(1)(4)(0))(_read(6)(2)(3)))))
      (line__36(_architecture 1 0 36 (_assignment (_simple)(_target(5))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2328          1653945479320 Behavioral
(_unit VHDL (cresc0_5 0 6 (behavioral 0 18 ))
  (_version v33)
  (_time 1653945479319 2022.05.31 00:17:59)
  (_source (\./src/Numarator0_5.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653942524918)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 21 (_process (_simple)(_target(6))(_sensitivity(1)(2)(0))(_read(3)(4)(6)))))
      (line__36(_architecture 1 0 36 (_assignment (_simple)(_target(5))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2328          1653945479426 Behavioral
(_unit VHDL (cresc0_3 0 6 (behavioral 0 18 ))
  (_version v33)
  (_time 1653945479425 2022.05.31 00:17:59)
  (_source (\./src/Numarator0_3.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653942817341)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 21 (_process (_simple)(_target(6))(_sensitivity(4)(1)(0))(_read(3)(2)(6)))))
      (line__36(_architecture 1 0 36 (_assignment (_simple)(_target(5))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2450          1653945479537 Behavioral
(_unit VHDL (cresc0_2 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653945479536 2022.05.31 00:17:59)
  (_source (\./src/Numarator0_2.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653945419099)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(7))(_sensitivity(4)(0)(1))(_read(3)(2)(5)(7)))))
      (line__37(_architecture 1 0 37 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2328          1653945479643 Behavioral
(_unit VHDL (cresc0_1 0 6 (behavioral 0 18 ))
  (_version v33)
  (_time 1653945479643 2022.05.31 00:17:59)
  (_source (\./src/Numarator0_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653942839539)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 21 (_process (_simple)(_target(6))(_sensitivity(4)(0)(1))(_read(6)(2)(3)))))
      (line__36(_architecture 1 0 36 (_assignment (_simple)(_target(5))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2336          1653945479747 Behavioral
(_unit VHDL (cresc0_3_2biti 0 6 (behavioral 0 18 ))
  (_version v33)
  (_time 1653945479746 2022.05.31 00:17:59)
  (_source (\./src/Numarator0_3_2biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653942930233)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 21 (_process (_simple)(_target(6))(_sensitivity(0)(1)(4))(_read(2)(3)(6)))))
      (line__36(_architecture 1 0 36 (_assignment (_simple)(_target(5))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2311          1653945479854 Behavioral
(_unit VHDL (generator 0 6 (behavioral 0 16 ))
  (_version v33)
  (_time 1653945479854 2022.05.31 00:17:59)
  (_source (\./src/temperatura.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653940658116)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal mode ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal Carry ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal LED_G ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_signal (_internal temp ~std_logic_vector{{n-1}~downto~0}~13 0 17 (_architecture (_uni (_string \"0001"\)))))
    (_signal (_internal i ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{{n-1}{{n-2}~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_process
      (gn(_architecture 0 0 20 (_process (_simple)(_target(5)(6))(_sensitivity(0)(1)(2))(_read(5(_range 5))(5(0))(5(_index 6))(6)))))
      (line__29(_architecture 1 0 29 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
  )
  (_model . Behavioral 7 -1
  )
)
I 000051 55 1952          1653945479963 behavioral
(_unit VHDL (bcd_7_segmente 0 32 (behavioral 0 9 ))
  (_version v33)
  (_time 1653945479962 2022.05.31 00:17:59)
  (_source (\./src/BCD_7segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652307182434)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal BCD ~std_logic_vector{6~downto~0}~12 0 34 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_assignment (_simple)(_target(1(0)))(_sensitivity(0(3))(0(1))(0(2))(0(0))))))
      (line__13(_architecture 1 0 13 (_assignment (_simple)(_target(1(1)))(_sensitivity(0(3))(0(2))(0(1))))))
      (line__14(_architecture 2 0 14 (_assignment (_simple)(_target(1(2)))(_sensitivity(0(3))(0(2))(0(1))))))
      (line__15(_architecture 3 0 15 (_assignment (_simple)(_target(1(3)))(_sensitivity(0(0))(0(2))(0(3))(0(1))))))
      (line__16(_architecture 4 0 16 (_assignment (_simple)(_target(1(4)))(_sensitivity(0(2))(0(3))(0(1))))))
      (line__17(_architecture 5 0 17 (_assignment (_simple)(_target(1(5)))(_sensitivity(0(1))(0(3))(0(2))(0(0))))))
      (line__18(_architecture 6 0 18 (_assignment (_simple)(_target(1(6)))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavioral 7 -1
  )
)
I 000053 55 1542          1653945480070 ARCH_MUX_4_1
(_unit VHDL (mux_4_1 0 6 (arch_mux_4_1 0 18 ))
  (_version v33)
  (_time 1653945480069 2022.05.31 00:18:00)
  (_source (\./src/mux.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653932260550)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal S ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(5))(_sensitivity(1)(4)(0)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
  )
  (_model . ARCH_MUX_4_1 1 -1
  )
)
I 000051 55 9263          1653945502614 behavioral
(_unit VHDL (fin 0 6 (behavioral 0 36 ))
  (_version v33)
  (_time 1653945502613 2022.05.31 00:18:22)
  (_source (\./src/final.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653941874255)
    (_use )
  )
  (_component
    (cresc0_9
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 39 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 0 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~13 0 44 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1336 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1336 0 46 (_entity (_out ))))
      )
    )
  )
  (_instantiation min_unit 0 151 (_component cresc0_9 )
    (_port
      ((En)(En))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Min_Uni_In))
      ((PL)(e1))
      ((LED)(Min_Uni_Out))
    )
    (_use (_entity . cresc0_9)
      (_port
        ((En)(En))
        ((R)(R))
        ((i)(i))
        ((PL)(PL))
        ((CLK)(CLK))
        ((LED)(LED))
      )
    )
  )
  (_instantiation min_zeci 0 152 (_component cresc0_9 )
    (_port
      ((En)(e1))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Min_Zec_In))
      ((PL)(e2))
      ((LED)(Min_Zec_Out))
    )
    (_use (_entity . cresc0_9)
      (_port
        ((En)(En))
        ((R)(R))
        ((i)(i))
        ((PL)(PL))
        ((CLK)(CLK))
        ((LED)(LED))
      )
    )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \21\ (_entity ((i 21)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Min_Zec_In ~std_logic_vector{3~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Min_Uni_In ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Ora_Zec_In ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Ora_Uni_In ~std_logic_vector{3~downto~0}~126 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Zi_Zec_In ~std_logic_vector{3~downto~0}~128 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Zi_Uni_In ~std_logic_vector{3~downto~0}~1210 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1212 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Luna_Zec_In ~std_logic_vector{3~downto~0}~1212 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Luna_Uni_In ~std_logic_vector{3~downto~0}~1214 0 17 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1216 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Min_Zec_Out ~std_logic_vector{3~downto~0}~1216 0 22 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1218 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Min_Uni_Out ~std_logic_vector{3~downto~0}~1218 0 23 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1220 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Ora_Zec_Out ~std_logic_vector{3~downto~0}~1220 0 24 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1222 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Ora_Uni_Out ~std_logic_vector{3~downto~0}~1222 0 25 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1224 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Zi_Zec_Out ~std_logic_vector{3~downto~0}~1224 0 26 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1226 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Zi_Uni_Out ~std_logic_vector{3~downto~0}~1226 0 27 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1228 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Luna_Zec_Out ~std_logic_vector{3~downto~0}~1228 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1230 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Luna_Uni_Out ~std_logic_vector{3~downto~0}~1230 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1232 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Temp_Uni_Out ~std_logic_vector{3~downto~0}~1232 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1234 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Temp_Zec_Out ~std_logic_vector{3~downto~0}~1234 0 31 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 136 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1360 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal q1 ~std_logic_vector{3~downto~0}~1360 0 146 (_architecture (_uni ))))
    (_signal (_internal q2 ~std_logic_vector{3~downto~0}~1360 0 146 (_architecture (_uni ))))
    (_signal (_internal q3 ~std_logic_vector{3~downto~0}~1360 0 146 (_architecture (_uni ))))
    (_signal (_internal q4 ~std_logic_vector{3~downto~0}~1360 0 146 (_architecture (_uni ))))
    (_signal (_internal q5 ~std_logic_vector{3~downto~0}~1360 0 146 (_architecture (_uni ))))
    (_signal (_internal q6 ~std_logic_vector{3~downto~0}~1360 0 146 (_architecture (_uni ))))
    (_signal (_internal q7 ~std_logic_vector{3~downto~0}~1360 0 146 (_architecture (_uni ))))
    (_signal (_internal q8 ~std_logic_vector{3~downto~0}~1360 0 146 (_architecture (_uni ))))
    (_signal (_internal t1 ~std_logic_vector{3~downto~0}~1360 0 146 (_architecture (_uni ))))
    (_signal (_internal t2 ~std_logic_vector{3~downto~0}~1360 0 146 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1362 0 147 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal q9 ~std_logic_vector{1~downto~0}~1362 0 147 (_architecture (_uni ))))
    (_signal (_internal e1 ~extieee.std_logic_1164.std_logic 0 148 (_architecture (_uni ))))
    (_signal (_internal e2 ~extieee.std_logic_1164.std_logic 0 148 (_architecture (_uni ))))
    (_signal (_internal e3 ~extieee.std_logic_1164.std_logic 0 148 (_architecture (_uni ))))
    (_signal (_internal e4 ~extieee.std_logic_1164.std_logic 0 148 (_architecture (_uni ))))
    (_signal (_internal e5 ~extieee.std_logic_1164.std_logic 0 148 (_architecture (_uni ))))
    (_signal (_internal e6 ~extieee.std_logic_1164.std_logic 0 148 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavioral 2 -1
  )
)
I 000051 55 2450          1653945689514 Behavioral
(_unit VHDL (cresc0_2 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653945689514 2022.05.31 00:21:29)
  (_source (\./src/Numarator0_2.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653945689475)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(7))(_sensitivity(1)(2)(0))(_read(7)(3)(4)(5)))))
      (line__37(_architecture 1 0 37 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2328          1653945710156 Behavioral
(_unit VHDL (cresc0_9 0 6 (behavioral 0 18 ))
  (_version v33)
  (_time 1653945710155 2022.05.31 00:21:50)
  (_source (\./src/numarator0_9.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653945710124)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 21 (_process (_simple)(_target(6))(_sensitivity(1)(0)(2))(_read(6)(3)(4)))))
      (line__36(_architecture 1 0 36 (_assignment (_simple)(_target(5))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2328          1653945710260 Behavioral
(_unit VHDL (cresc0_5 0 6 (behavioral 0 18 ))
  (_version v33)
  (_time 1653945710259 2022.05.31 00:21:50)
  (_source (\./src/Numarator0_5.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653942524918)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 21 (_process (_simple)(_target(6))(_sensitivity(2)(0)(1))(_read(3)(4)(6)))))
      (line__36(_architecture 1 0 36 (_assignment (_simple)(_target(5))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2328          1653945710361 Behavioral
(_unit VHDL (cresc0_3 0 6 (behavioral 0 18 ))
  (_version v33)
  (_time 1653945710360 2022.05.31 00:21:50)
  (_source (\./src/Numarator0_3.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653942817341)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 21 (_process (_simple)(_target(6))(_sensitivity(1)(0)(4))(_read(3)(2)(6)))))
      (line__36(_architecture 1 0 36 (_assignment (_simple)(_target(5))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2450          1653945710470 Behavioral
(_unit VHDL (cresc0_2 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653945710470 2022.05.31 00:21:50)
  (_source (\./src/Numarator0_2.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653945689475)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(7))(_sensitivity(2)(0)(1))(_read(7)(5)(4)(3)))))
      (line__37(_architecture 1 0 37 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2328          1653945710573 Behavioral
(_unit VHDL (cresc0_1 0 6 (behavioral 0 18 ))
  (_version v33)
  (_time 1653945710572 2022.05.31 00:21:50)
  (_source (\./src/Numarator0_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653942839539)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 21 (_process (_simple)(_target(6))(_sensitivity(0)(1)(4))(_read(6)(2)(3)))))
      (line__36(_architecture 1 0 36 (_assignment (_simple)(_target(5))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2336          1653945710674 Behavioral
(_unit VHDL (cresc0_3_2biti 0 6 (behavioral 0 18 ))
  (_version v33)
  (_time 1653945710673 2022.05.31 00:21:50)
  (_source (\./src/Numarator0_3_2biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653942930233)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 21 (_process (_simple)(_target(6))(_sensitivity(4)(0)(1))(_read(2)(3)(6)))))
      (line__36(_architecture 1 0 36 (_assignment (_simple)(_target(5))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2311          1653945710778 Behavioral
(_unit VHDL (generator 0 6 (behavioral 0 16 ))
  (_version v33)
  (_time 1653945710777 2022.05.31 00:21:50)
  (_source (\./src/temperatura.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653940658116)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal mode ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal Carry ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal LED_G ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_signal (_internal temp ~std_logic_vector{{n-1}~downto~0}~13 0 17 (_architecture (_uni (_string \"0001"\)))))
    (_signal (_internal i ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{{n-1}{{n-2}~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_process
      (gn(_architecture 0 0 20 (_process (_simple)(_target(5)(6))(_sensitivity(1)(2)(0))(_read(5(_range 5))(5(0))(5(_index 6))(6)))))
      (line__29(_architecture 1 0 29 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
  )
  (_model . Behavioral 7 -1
  )
)
I 000051 55 1952          1653945710883 behavioral
(_unit VHDL (bcd_7_segmente 0 32 (behavioral 0 9 ))
  (_version v33)
  (_time 1653945710883 2022.05.31 00:21:50)
  (_source (\./src/BCD_7segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652307182434)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal BCD ~std_logic_vector{6~downto~0}~12 0 34 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_assignment (_simple)(_target(1(0)))(_sensitivity(0(3))(0(1))(0(2))(0(0))))))
      (line__13(_architecture 1 0 13 (_assignment (_simple)(_target(1(1)))(_sensitivity(0(3))(0(2))(0(1))))))
      (line__14(_architecture 2 0 14 (_assignment (_simple)(_target(1(2)))(_sensitivity(0(3))(0(2))(0(1))))))
      (line__15(_architecture 3 0 15 (_assignment (_simple)(_target(1(3)))(_sensitivity(0(0))(0(2))(0(3))(0(1))))))
      (line__16(_architecture 4 0 16 (_assignment (_simple)(_target(1(4)))(_sensitivity(0(2))(0(3))(0(1))))))
      (line__17(_architecture 5 0 17 (_assignment (_simple)(_target(1(5)))(_sensitivity(0(1))(0(3))(0(2))(0(0))))))
      (line__18(_architecture 6 0 18 (_assignment (_simple)(_target(1(6)))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavioral 7 -1
  )
)
I 000053 55 1542          1653945710986 ARCH_MUX_4_1
(_unit VHDL (mux_4_1 0 6 (arch_mux_4_1 0 18 ))
  (_version v33)
  (_time 1653945710986 2022.05.31 00:21:50)
  (_source (\./src/mux.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653932260550)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal S ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(5))(_sensitivity(1)(4)(2)(3)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
  )
  (_model . ARCH_MUX_4_1 1 -1
  )
)
I 000051 55 2328          1653945727355 Behavioral
(_unit VHDL (cresc0_3 0 6 (behavioral 0 18 ))
  (_version v33)
  (_time 1653945727355 2022.05.31 00:22:07)
  (_source (\./src/Numarator0_3.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653945727329)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 21 (_process (_simple)(_target(6))(_sensitivity(2)(0)(1))(_read(6)(4)(3)))))
      (line__36(_architecture 1 0 36 (_assignment (_simple)(_target(5))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2450          1653945748396 Behavioral
(_unit VHDL (cresc0_2 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653945748396 2022.05.31 00:22:28)
  (_source (\./src/Numarator0_2.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653945689475)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(7))(_sensitivity(1)(2)(0))(_read(7)(4)(5)(3)))))
      (line__37(_architecture 1 0 37 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2328          1653945760271 Behavioral
(_unit VHDL (cresc0_9 0 6 (behavioral 0 18 ))
  (_version v33)
  (_time 1653945760270 2022.05.31 00:22:40)
  (_source (\./src/numarator0_9.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653945710124)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 21 (_process (_simple)(_target(6))(_sensitivity(1)(0)(2))(_read(6)(3)(4)))))
      (line__36(_architecture 1 0 36 (_assignment (_simple)(_target(5))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2328          1653945760380 Behavioral
(_unit VHDL (cresc0_5 0 6 (behavioral 0 18 ))
  (_version v33)
  (_time 1653945760379 2022.05.31 00:22:40)
  (_source (\./src/Numarator0_5.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653942524918)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 21 (_process (_simple)(_target(6))(_sensitivity(0)(2)(1))(_read(4)(3)(6)))))
      (line__36(_architecture 1 0 36 (_assignment (_simple)(_target(5))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2328          1653945760482 Behavioral
(_unit VHDL (cresc0_3 0 6 (behavioral 0 18 ))
  (_version v33)
  (_time 1653945760482 2022.05.31 00:22:40)
  (_source (\./src/Numarator0_3.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653945727329)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 21 (_process (_simple)(_target(6))(_sensitivity(0)(2)(1))(_read(3)(4)(6)))))
      (line__36(_architecture 1 0 36 (_assignment (_simple)(_target(5))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2450          1653945760593 Behavioral
(_unit VHDL (cresc0_2 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653945760592 2022.05.31 00:22:40)
  (_source (\./src/Numarator0_2.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653945689475)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(7))(_sensitivity(1)(0)(2))(_read(3)(5)(4)(7)))))
      (line__37(_architecture 1 0 37 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2328          1653945760697 Behavioral
(_unit VHDL (cresc0_1 0 6 (behavioral 0 18 ))
  (_version v33)
  (_time 1653945760696 2022.05.31 00:22:40)
  (_source (\./src/Numarator0_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653945760692)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 21 (_process (_simple)(_target(6))(_sensitivity(0)(1)(2))(_read(6)(4)(3)))))
      (line__36(_architecture 1 0 36 (_assignment (_simple)(_target(5))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2336          1653945760803 Behavioral
(_unit VHDL (cresc0_3_2biti 0 6 (behavioral 0 18 ))
  (_version v33)
  (_time 1653945760802 2022.05.31 00:22:40)
  (_source (\./src/Numarator0_3_2biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653942930233)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 21 (_process (_simple)(_target(6))(_sensitivity(0)(1)(4))(_read(3)(2)(6)))))
      (line__36(_architecture 1 0 36 (_assignment (_simple)(_target(5))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2311          1653945760908 Behavioral
(_unit VHDL (generator 0 6 (behavioral 0 16 ))
  (_version v33)
  (_time 1653945760907 2022.05.31 00:22:40)
  (_source (\./src/temperatura.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653940658116)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal mode ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal Carry ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal LED_G ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_signal (_internal temp ~std_logic_vector{{n-1}~downto~0}~13 0 17 (_architecture (_uni (_string \"0001"\)))))
    (_signal (_internal i ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{{n-1}{{n-2}~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_process
      (gn(_architecture 0 0 20 (_process (_simple)(_target(5)(6))(_sensitivity(0)(1)(2))(_read(5(_range 5))(5(0))(5(_index 6))(6)))))
      (line__29(_architecture 1 0 29 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
  )
  (_model . Behavioral 7 -1
  )
)
I 000051 55 1952          1653945761014 behavioral
(_unit VHDL (bcd_7_segmente 0 32 (behavioral 0 9 ))
  (_version v33)
  (_time 1653945761013 2022.05.31 00:22:41)
  (_source (\./src/BCD_7segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652307182434)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal BCD ~std_logic_vector{6~downto~0}~12 0 34 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_assignment (_simple)(_target(1(0)))(_sensitivity(0(3))(0(1))(0(2))(0(0))))))
      (line__13(_architecture 1 0 13 (_assignment (_simple)(_target(1(1)))(_sensitivity(0(3))(0(2))(0(1))))))
      (line__14(_architecture 2 0 14 (_assignment (_simple)(_target(1(2)))(_sensitivity(0(3))(0(2))(0(1))))))
      (line__15(_architecture 3 0 15 (_assignment (_simple)(_target(1(3)))(_sensitivity(0(0))(0(2))(0(3))(0(1))))))
      (line__16(_architecture 4 0 16 (_assignment (_simple)(_target(1(4)))(_sensitivity(0(2))(0(3))(0(1))))))
      (line__17(_architecture 5 0 17 (_assignment (_simple)(_target(1(5)))(_sensitivity(0(1))(0(3))(0(2))(0(0))))))
      (line__18(_architecture 6 0 18 (_assignment (_simple)(_target(1(6)))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavioral 7 -1
  )
)
I 000053 55 1542          1653945761118 ARCH_MUX_4_1
(_unit VHDL (mux_4_1 0 6 (arch_mux_4_1 0 18 ))
  (_version v33)
  (_time 1653945761117 2022.05.31 00:22:41)
  (_source (\./src/mux.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653932260550)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal S ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(5))(_sensitivity(4)(0)(2)(3)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
  )
  (_model . ARCH_MUX_4_1 1 -1
  )
)
I 000051 55 2336          1653945770617 Behavioral
(_unit VHDL (cresc0_3_2biti 0 6 (behavioral 0 18 ))
  (_version v33)
  (_time 1653945770617 2022.05.31 00:22:50)
  (_source (\./src/Numarator0_3_2biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653945770586)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 21 (_process (_simple)(_target(6))(_sensitivity(2)(1)(0))(_read(6)(4)(3)))))
      (line__36(_architecture 1 0 36 (_assignment (_simple)(_target(5))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2328          1653946241472 Behavioral
(_unit VHDL (cresc0_2 0 6 (behavioral 0 18 ))
  (_version v33)
  (_time 1653946241472 2022.05.31 00:30:41)
  (_source (\./src/Numarator0_2.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946241441)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 19 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 21 (_process (_simple)(_target(6))(_sensitivity(4)(1)(0))(_read(6)(2)(3)))))
      (line__36(_architecture 1 0 36 (_assignment (_simple)(_target(5))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2450          1653946274163 Behavioral
(_unit VHDL (cresc0_3 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653946274162 2022.05.31 00:31:14)
  (_source (\./src/Numarator0_3.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946274125)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(7))(_sensitivity(1)(0)(2))(_read(7)(3)(4)(5)))))
      (line__37(_architecture 1 0 37 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2416          1653946554927 Behavioral
(_unit VHDL (cresc0_9 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653946554926 2022.05.31 00:35:54)
  (_source (\./src/numarator0_9.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946554901)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(7)(5))(_sensitivity(0)(1)(2))(_read(7)(4)(3)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2416          1653946574032 Behavioral
(_unit VHDL (cresc0_5 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653946574031 2022.05.31 00:36:14)
  (_source (\./src/Numarator0_5.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946574000)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(7)(5))(_sensitivity(1)(0)(2))(_read(7)(4)(3)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2538          1653946664165 Behavioral
(_unit VHDL (cresc0_3 0 6 (behavioral 0 20 ))
  (_version v33)
  (_time 1653946664164 2022.05.31 00:37:44)
  (_source (\./src/Numarator0_3.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946664127)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 21 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 23 (_process (_simple)(_target(8)(5))(_sensitivity(0)(2)(1))(_read(8)(3)(6)(4)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(7))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2538          1653946686657 Behavioral
(_unit VHDL (cresc0_3 0 6 (behavioral 0 20 ))
  (_version v33)
  (_time 1653946686656 2022.05.31 00:38:06)
  (_source (\./src/Numarator0_3.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946686617)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 21 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 23 (_process (_simple)(_target(8)(6))(_sensitivity(1)(2)(0))(_read(8)(4)(3)(5)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(7))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2413          1653946719803 Behavioral
(_unit VHDL (cresc0_2 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653946719802 2022.05.31 00:38:39)
  (_source (\./src/Numarator0_2.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946719777)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(7))(_sensitivity(1)(4)(0))(_read(7)(2)(3)))))
      (line__37(_architecture 1 0 37 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2416          1653946734707 Behavioral
(_unit VHDL (cresc0_1 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653946734706 2022.05.31 00:38:54)
  (_source (\./src/Numarator0_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946734682)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(7)(5))(_sensitivity(1)(0)(2))(_read(7)(3)(4)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2416          1653946761553 Behavioral
(_unit VHDL (cresc0_9 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653946761553 2022.05.31 00:39:21)
  (_source (\./src/numarator0_9.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946554901)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(7)(5))(_sensitivity(2)(0)(1))(_read(7)(4)(3)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2416          1653946761660 Behavioral
(_unit VHDL (cresc0_5 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653946761659 2022.05.31 00:39:21)
  (_source (\./src/Numarator0_5.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946574000)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(5)(7))(_sensitivity(1)(0)(2))(_read(3)(4)(7)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2538          1653946761768 Behavioral
(_unit VHDL (cresc0_3 0 6 (behavioral 0 20 ))
  (_version v33)
  (_time 1653946761768 2022.05.31 00:39:21)
  (_source (\./src/Numarator0_3.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946686617)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 21 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 23 (_process (_simple)(_target(6)(8))(_sensitivity(1)(2)(0))(_read(4)(3)(5)(8)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(7))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2413          1653946761869 Behavioral
(_unit VHDL (cresc0_2 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653946761868 2022.05.31 00:39:21)
  (_source (\./src/Numarator0_2.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946719777)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(7))(_sensitivity(1)(0)(4))(_read(3)(2)(7)))))
      (line__37(_architecture 1 0 37 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2416          1653946761971 Behavioral
(_unit VHDL (cresc0_1 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653946761971 2022.05.31 00:39:21)
  (_source (\./src/Numarator0_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946734682)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(7)(5))(_sensitivity(1)(2)(0))(_read(7)(4)(3)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2424          1653946762072 Behavioral
(_unit VHDL (cresc0_3_2biti 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653946762071 2022.05.31 00:39:22)
  (_source (\./src/Numarator0_3_2biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946762068)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(5)(7))(_sensitivity(0)(2)(1))(_read(3)(4)(7)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2311          1653946762179 Behavioral
(_unit VHDL (generator 0 6 (behavioral 0 16 ))
  (_version v33)
  (_time 1653946762179 2022.05.31 00:39:22)
  (_source (\./src/temperatura.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653940658116)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal mode ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal Carry ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal LED_G ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_signal (_internal temp ~std_logic_vector{{n-1}~downto~0}~13 0 17 (_architecture (_uni (_string \"0001"\)))))
    (_signal (_internal i ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{{n-1}{{n-2}~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_process
      (gn(_architecture 0 0 20 (_process (_simple)(_target(5)(6))(_sensitivity(0)(1)(2))(_read(5(_range 5))(5(0))(5(_index 6))(6)))))
      (line__29(_architecture 1 0 29 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
  )
  (_model . Behavioral 7 -1
  )
)
I 000051 55 1952          1653946762281 behavioral
(_unit VHDL (bcd_7_segmente 0 32 (behavioral 0 9 ))
  (_version v33)
  (_time 1653946762281 2022.05.31 00:39:22)
  (_source (\./src/BCD_7segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652307182434)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal BCD ~std_logic_vector{6~downto~0}~12 0 34 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_assignment (_simple)(_target(1(0)))(_sensitivity(0(3))(0(1))(0(2))(0(0))))))
      (line__13(_architecture 1 0 13 (_assignment (_simple)(_target(1(1)))(_sensitivity(0(3))(0(2))(0(1))))))
      (line__14(_architecture 2 0 14 (_assignment (_simple)(_target(1(2)))(_sensitivity(0(3))(0(2))(0(1))))))
      (line__15(_architecture 3 0 15 (_assignment (_simple)(_target(1(3)))(_sensitivity(0(0))(0(2))(0(3))(0(1))))))
      (line__16(_architecture 4 0 16 (_assignment (_simple)(_target(1(4)))(_sensitivity(0(2))(0(3))(0(1))))))
      (line__17(_architecture 5 0 17 (_assignment (_simple)(_target(1(5)))(_sensitivity(0(1))(0(3))(0(2))(0(0))))))
      (line__18(_architecture 6 0 18 (_assignment (_simple)(_target(1(6)))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavioral 7 -1
  )
)
I 000053 55 1542          1653946762387 ARCH_MUX_4_1
(_unit VHDL (mux_4_1 0 6 (arch_mux_4_1 0 18 ))
  (_version v33)
  (_time 1653946762386 2022.05.31 00:39:22)
  (_source (\./src/mux.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653932260550)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal S ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(5))(_sensitivity(2)(1)(3)(4)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
  )
  (_model . ARCH_MUX_4_1 1 -1
  )
)
I 000051 55 12171         1653946762494 behavioral
(_unit VHDL (fin 0 6 (behavioral 0 36 ))
  (_version v33)
  (_time 1653946762493 2022.05.31 00:39:22)
  (_source (\./src/final.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653941874255)
    (_use )
  )
  (_component
    (cresc0_9
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 39 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 0 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~13 0 44 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1336 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1336 0 46 (_entity (_out ))))
      )
    )
    (cresc0_3
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 63 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1342 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1342 0 68 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 69 (_entity (_in ))))
        (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1344 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1344 0 71 (_entity (_out ))))
      )
    )
    (cresc0_2
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 76 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 78 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 79 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 80 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1346 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1346 0 81 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1348 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1348 0 83 (_entity (_out ))))
      )
    )
  )
  (_instantiation min_unit 0 153 (_component cresc0_9 )
    (_port
      ((En)(En))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Min_Uni_In))
      ((PL)(e1))
      ((LED)(Min_Uni_Out))
    )
    (_use (_entity . cresc0_9)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((Cr)(_open))
        ((LED)(LED))
      )
    )
  )
  (_instantiation min_zeci 0 154 (_component cresc0_9 )
    (_port
      ((En)(e1))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Min_Zec_In))
      ((PL)(e2))
      ((LED)(Min_Zec_Out))
    )
    (_use (_entity . cresc0_9)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((Cr)(_open))
        ((LED)(LED))
      )
    )
  )
  (_instantiation ora_unit 0 156 (_component cresc0_3 )
    (_port
      ((En)(e2))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Ora_Uni_In))
      ((PL)(e3))
      ((verif)(e4))
      ((LED)(Ora_Uni_Out))
    )
    (_use (_entity . cresc0_3)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((verif)(verif))
        ((Cr)(_open))
        ((LED)(LED))
      )
    )
  )
  (_instantiation ora_zeci 0 157 (_component cresc0_2 )
    (_port
      ((En)(e3))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Ora_Zec_In))
      ((PL)(e4))
      ((LED)(Ora_Zec_Out))
    )
    (_use (_entity . cresc0_2)
      (_port
        ((En)(En))
        ((R)(R))
        ((i)(i))
        ((PL)(PL))
        ((CLK)(CLK))
        ((Cr)(_open))
        ((LED)(LED))
      )
    )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \21\ (_entity ((i 21)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Min_Zec_In ~std_logic_vector{3~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Min_Uni_In ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Ora_Zec_In ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Ora_Uni_In ~std_logic_vector{3~downto~0}~126 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Zi_Zec_In ~std_logic_vector{3~downto~0}~128 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Zi_Uni_In ~std_logic_vector{3~downto~0}~1210 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1212 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Luna_Zec_In ~std_logic_vector{3~downto~0}~1212 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Luna_Uni_In ~std_logic_vector{3~downto~0}~1214 0 17 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1216 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Min_Zec_Out ~std_logic_vector{3~downto~0}~1216 0 22 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1218 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Min_Uni_Out ~std_logic_vector{3~downto~0}~1218 0 23 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1220 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Ora_Zec_Out ~std_logic_vector{3~downto~0}~1220 0 24 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1222 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Ora_Uni_Out ~std_logic_vector{3~downto~0}~1222 0 25 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1224 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Zi_Zec_Out ~std_logic_vector{3~downto~0}~1224 0 26 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1226 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Zi_Uni_Out ~std_logic_vector{3~downto~0}~1226 0 27 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1228 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Luna_Zec_Out ~std_logic_vector{3~downto~0}~1228 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1230 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Luna_Uni_Out ~std_logic_vector{3~downto~0}~1230 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1232 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Temp_Uni_Out ~std_logic_vector{3~downto~0}~1232 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1234 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Temp_Zec_Out ~std_logic_vector{3~downto~0}~1234 0 31 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1360 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal q1 ~std_logic_vector{3~downto~0}~1360 0 148 (_architecture (_uni ))))
    (_signal (_internal q2 ~std_logic_vector{3~downto~0}~1360 0 148 (_architecture (_uni ))))
    (_signal (_internal q3 ~std_logic_vector{3~downto~0}~1360 0 148 (_architecture (_uni ))))
    (_signal (_internal q4 ~std_logic_vector{3~downto~0}~1360 0 148 (_architecture (_uni ))))
    (_signal (_internal q5 ~std_logic_vector{3~downto~0}~1360 0 148 (_architecture (_uni ))))
    (_signal (_internal q6 ~std_logic_vector{3~downto~0}~1360 0 148 (_architecture (_uni ))))
    (_signal (_internal q7 ~std_logic_vector{3~downto~0}~1360 0 148 (_architecture (_uni ))))
    (_signal (_internal q8 ~std_logic_vector{3~downto~0}~1360 0 148 (_architecture (_uni ))))
    (_signal (_internal t1 ~std_logic_vector{3~downto~0}~1360 0 148 (_architecture (_uni ))))
    (_signal (_internal t2 ~std_logic_vector{3~downto~0}~1360 0 148 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1362 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal q9 ~std_logic_vector{1~downto~0}~1362 0 149 (_architecture (_uni ))))
    (_signal (_internal e1 ~extieee.std_logic_1164.std_logic 0 150 (_architecture (_uni ))))
    (_signal (_internal e2 ~extieee.std_logic_1164.std_logic 0 150 (_architecture (_uni ))))
    (_signal (_internal e3 ~extieee.std_logic_1164.std_logic 0 150 (_architecture (_uni ))))
    (_signal (_internal e4 ~extieee.std_logic_1164.std_logic 0 150 (_architecture (_uni ))))
    (_signal (_internal e5 ~extieee.std_logic_1164.std_logic 0 150 (_architecture (_uni ))))
    (_signal (_internal e6 ~extieee.std_logic_1164.std_logic 0 150 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavioral 6 -1
  )
)
I 000051 55 12591         1653947206787 behavioral
(_unit VHDL (fin 0 6 (behavioral 0 36 ))
  (_version v33)
  (_time 1653947206786 2022.05.31 00:46:46)
  (_source (\./src/final.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653941874255)
    (_use )
  )
  (_component
    (cresc0_9
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 39 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 0 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~13 0 44 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1336 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1336 0 47 (_entity (_out ))))
      )
    )
    (cresc0_3
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 65 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 69 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1342 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1342 0 70 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
        (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1344 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1344 0 74 (_entity (_out ))))
      )
    )
    (cresc0_2
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 79 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 83 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1346 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1346 0 84 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 85 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 86 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1348 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1348 0 87 (_entity (_out ))))
      )
    )
  )
  (_instantiation min_unit 0 159 (_component cresc0_9 )
    (_port
      ((En)(En))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Min_Uni_In))
      ((PL)(En))
      ((Cr)(e1))
      ((LED)(Min_Uni_Out))
    )
    (_use (_entity . cresc0_9)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation min_zeci 0 160 (_component cresc0_9 )
    (_port
      ((En)(e1))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Min_Zec_In))
      ((PL)(En))
      ((Cr)(e2))
      ((LED)(Min_Zec_Out))
    )
    (_use (_entity . cresc0_9)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation ora_unit 0 162 (_component cresc0_3 )
    (_port
      ((En)(e2))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Ora_Uni_In))
      ((PL)(En))
      ((verif)(e3))
      ((Cr)(e4))
      ((LED)(Ora_Uni_Out))
    )
    (_use (_entity . cresc0_3)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((verif)(verif))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation ora_zeci 0 163 (_component cresc0_2 )
    (_port
      ((En)(e3))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Ora_Zec_In))
      ((PL)(En))
      ((Cr)(e4))
      ((LED)(Ora_Zec_Out))
    )
    (_use (_entity . cresc0_2)
      (_port
        ((En)(En))
        ((R)(R))
        ((i)(i))
        ((PL)(PL))
        ((CLK)(CLK))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \21\ (_entity ((i 21)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Min_Zec_In ~std_logic_vector{3~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Min_Uni_In ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Ora_Zec_In ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Ora_Uni_In ~std_logic_vector{3~downto~0}~126 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Zi_Zec_In ~std_logic_vector{3~downto~0}~128 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Zi_Uni_In ~std_logic_vector{3~downto~0}~1210 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1212 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Luna_Zec_In ~std_logic_vector{3~downto~0}~1212 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Luna_Uni_In ~std_logic_vector{3~downto~0}~1214 0 17 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1216 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Min_Zec_Out ~std_logic_vector{3~downto~0}~1216 0 22 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1218 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Min_Uni_Out ~std_logic_vector{3~downto~0}~1218 0 23 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1220 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Ora_Zec_Out ~std_logic_vector{3~downto~0}~1220 0 24 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1222 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Ora_Uni_Out ~std_logic_vector{3~downto~0}~1222 0 25 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1224 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Zi_Zec_Out ~std_logic_vector{3~downto~0}~1224 0 26 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1226 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Zi_Uni_Out ~std_logic_vector{3~downto~0}~1226 0 27 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1228 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Luna_Zec_Out ~std_logic_vector{3~downto~0}~1228 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1230 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Luna_Uni_Out ~std_logic_vector{3~downto~0}~1230 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1232 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Temp_Uni_Out ~std_logic_vector{3~downto~0}~1232 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1234 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Temp_Zec_Out ~std_logic_vector{3~downto~0}~1234 0 31 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 143 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1360 0 154 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal q1 ~std_logic_vector{3~downto~0}~1360 0 154 (_architecture (_uni ))))
    (_signal (_internal q2 ~std_logic_vector{3~downto~0}~1360 0 154 (_architecture (_uni ))))
    (_signal (_internal q3 ~std_logic_vector{3~downto~0}~1360 0 154 (_architecture (_uni ))))
    (_signal (_internal q4 ~std_logic_vector{3~downto~0}~1360 0 154 (_architecture (_uni ))))
    (_signal (_internal q5 ~std_logic_vector{3~downto~0}~1360 0 154 (_architecture (_uni ))))
    (_signal (_internal q6 ~std_logic_vector{3~downto~0}~1360 0 154 (_architecture (_uni ))))
    (_signal (_internal q7 ~std_logic_vector{3~downto~0}~1360 0 154 (_architecture (_uni ))))
    (_signal (_internal q8 ~std_logic_vector{3~downto~0}~1360 0 154 (_architecture (_uni ))))
    (_signal (_internal t1 ~std_logic_vector{3~downto~0}~1360 0 154 (_architecture (_uni ))))
    (_signal (_internal t2 ~std_logic_vector{3~downto~0}~1360 0 154 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1362 0 155 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal q9 ~std_logic_vector{1~downto~0}~1362 0 155 (_architecture (_uni ))))
    (_signal (_internal e1 ~extieee.std_logic_1164.std_logic 0 156 (_architecture (_uni ))))
    (_signal (_internal e2 ~extieee.std_logic_1164.std_logic 0 156 (_architecture (_uni ))))
    (_signal (_internal e3 ~extieee.std_logic_1164.std_logic 0 156 (_architecture (_uni ))))
    (_signal (_internal e4 ~extieee.std_logic_1164.std_logic 0 156 (_architecture (_uni ))))
    (_signal (_internal e5 ~extieee.std_logic_1164.std_logic 0 156 (_architecture (_uni ))))
    (_signal (_internal e6 ~extieee.std_logic_1164.std_logic 0 156 (_architecture (_uni ))))
    (_signal (_internal e ~extieee.std_logic_1164.std_logic 0 156 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavioral 6 -1
  )
)
I 000051 55 2416          1653947987359 Behavioral
(_unit VHDL (cresc0_9 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653947987358 2022.05.31 00:59:47)
  (_source (\./src/numarator0_9.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946554901)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(7)(5))(_sensitivity(2)(0)(1))(_read(7)(3)(4)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2416          1653947987464 Behavioral
(_unit VHDL (cresc0_5 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653947987463 2022.05.31 00:59:47)
  (_source (\./src/Numarator0_5.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946574000)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(5)(7))(_sensitivity(0)(1)(2))(_read(3)(4)(7)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2538          1653947987576 Behavioral
(_unit VHDL (cresc0_3 0 6 (behavioral 0 20 ))
  (_version v33)
  (_time 1653947987576 2022.05.31 00:59:47)
  (_source (\./src/Numarator0_3.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946686617)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 21 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 23 (_process (_simple)(_target(6)(8))(_sensitivity(2)(1)(0))(_read(5)(3)(4)(8)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(7))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2413          1653947987679 Behavioral
(_unit VHDL (cresc0_2 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653947987679 2022.05.31 00:59:47)
  (_source (\./src/Numarator0_2.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946719777)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(7))(_sensitivity(0)(1)(4))(_read(2)(3)(7)))))
      (line__37(_architecture 1 0 37 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2416          1653947987784 Behavioral
(_unit VHDL (cresc0_1 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653947987783 2022.05.31 00:59:47)
  (_source (\./src/Numarator0_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946734682)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(7)(5))(_sensitivity(0)(2)(1))(_read(7)(3)(4)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2424          1653947987884 Behavioral
(_unit VHDL (cresc0_3_2biti 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653947987883 2022.05.31 00:59:47)
  (_source (\./src/Numarator0_3_2biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946762068)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(5)(7))(_sensitivity(2)(0)(1))(_read(4)(3)(7)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2311          1653947987991 Behavioral
(_unit VHDL (generator 0 6 (behavioral 0 16 ))
  (_version v33)
  (_time 1653947987990 2022.05.31 00:59:47)
  (_source (\./src/temperatura.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653940658116)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal mode ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal Carry ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal LED_G ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_signal (_internal temp ~std_logic_vector{{n-1}~downto~0}~13 0 17 (_architecture (_uni (_string \"0001"\)))))
    (_signal (_internal i ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{{n-1}{{n-2}~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_process
      (gn(_architecture 0 0 20 (_process (_simple)(_target(5)(6))(_sensitivity(2)(0)(1))(_read(5(_range 5))(5(0))(5(_index 6))(6)))))
      (line__29(_architecture 1 0 29 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
  )
  (_model . Behavioral 7 -1
  )
)
I 000051 55 1952          1653947988095 behavioral
(_unit VHDL (bcd_7_segmente 0 32 (behavioral 0 9 ))
  (_version v33)
  (_time 1653947988094 2022.05.31 00:59:48)
  (_source (\./src/BCD_7segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652307182434)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal BCD ~std_logic_vector{6~downto~0}~12 0 34 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_assignment (_simple)(_target(1(0)))(_sensitivity(0(3))(0(1))(0(2))(0(0))))))
      (line__13(_architecture 1 0 13 (_assignment (_simple)(_target(1(1)))(_sensitivity(0(3))(0(2))(0(1))))))
      (line__14(_architecture 2 0 14 (_assignment (_simple)(_target(1(2)))(_sensitivity(0(3))(0(2))(0(1))))))
      (line__15(_architecture 3 0 15 (_assignment (_simple)(_target(1(3)))(_sensitivity(0(0))(0(2))(0(3))(0(1))))))
      (line__16(_architecture 4 0 16 (_assignment (_simple)(_target(1(4)))(_sensitivity(0(2))(0(3))(0(1))))))
      (line__17(_architecture 5 0 17 (_assignment (_simple)(_target(1(5)))(_sensitivity(0(1))(0(3))(0(2))(0(0))))))
      (line__18(_architecture 6 0 18 (_assignment (_simple)(_target(1(6)))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavioral 7 -1
  )
)
I 000053 55 1542          1653947988201 ARCH_MUX_4_1
(_unit VHDL (mux_4_1 0 6 (arch_mux_4_1 0 18 ))
  (_version v33)
  (_time 1653947988200 2022.05.31 00:59:48)
  (_source (\./src/mux.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653932260550)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal S ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(5))(_sensitivity(2)(1)(3)(4)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
  )
  (_model . ARCH_MUX_4_1 1 -1
  )
)
I 000051 55 12591         1653947988320 behavioral
(_unit VHDL (fin 0 6 (behavioral 0 36 ))
  (_version v33)
  (_time 1653947988319 2022.05.31 00:59:48)
  (_source (\./src/final.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653941874255)
    (_use )
  )
  (_component
    (cresc0_9
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 39 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 0 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~13 0 44 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1336 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1336 0 47 (_entity (_out ))))
      )
    )
    (cresc0_3
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 65 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 69 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1342 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1342 0 70 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
        (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1344 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1344 0 74 (_entity (_out ))))
      )
    )
    (cresc0_2
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 79 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 83 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1346 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1346 0 84 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 85 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 86 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1348 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1348 0 87 (_entity (_out ))))
      )
    )
  )
  (_instantiation min_unit 0 160 (_component cresc0_9 )
    (_port
      ((En)(En))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Min_Uni_In))
      ((PL)(En))
      ((Cr)(e1))
      ((LED)(Min_Uni_Out))
    )
    (_use (_entity . cresc0_9)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation min_zeci 0 161 (_component cresc0_9 )
    (_port
      ((En)(e1))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Min_Zec_In))
      ((PL)(En))
      ((Cr)(e2))
      ((LED)(Min_Zec_Out))
    )
    (_use (_entity . cresc0_9)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation ora_unit 0 163 (_component cresc0_3 )
    (_port
      ((En)(e2))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Ora_Uni_In))
      ((PL)(En))
      ((verif)(e3))
      ((Cr)(e4))
      ((LED)(Ora_Uni_Out))
    )
    (_use (_entity . cresc0_3)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((verif)(verif))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation ora_zeci 0 164 (_component cresc0_2 )
    (_port
      ((En)(e3))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Ora_Zec_In))
      ((PL)(En))
      ((Cr)(e4))
      ((LED)(Ora_Zec_Out))
    )
    (_use (_entity . cresc0_2)
      (_port
        ((En)(En))
        ((R)(R))
        ((i)(i))
        ((PL)(PL))
        ((CLK)(CLK))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \21\ (_entity ((i 21)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Min_Zec_In ~std_logic_vector{3~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Min_Uni_In ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Ora_Zec_In ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Ora_Uni_In ~std_logic_vector{3~downto~0}~126 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Zi_Zec_In ~std_logic_vector{3~downto~0}~128 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Zi_Uni_In ~std_logic_vector{3~downto~0}~1210 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1212 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Luna_Zec_In ~std_logic_vector{3~downto~0}~1212 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Luna_Uni_In ~std_logic_vector{3~downto~0}~1214 0 17 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1216 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Min_Zec_Out ~std_logic_vector{3~downto~0}~1216 0 22 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1218 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Min_Uni_Out ~std_logic_vector{3~downto~0}~1218 0 23 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1220 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Ora_Zec_Out ~std_logic_vector{3~downto~0}~1220 0 24 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1222 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Ora_Uni_Out ~std_logic_vector{3~downto~0}~1222 0 25 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1224 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Zi_Zec_Out ~std_logic_vector{3~downto~0}~1224 0 26 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1226 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Zi_Uni_Out ~std_logic_vector{3~downto~0}~1226 0 27 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1228 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Luna_Zec_Out ~std_logic_vector{3~downto~0}~1228 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1230 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Luna_Uni_Out ~std_logic_vector{3~downto~0}~1230 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1232 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Temp_Uni_Out ~std_logic_vector{3~downto~0}~1232 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1234 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Temp_Zec_Out ~std_logic_vector{3~downto~0}~1234 0 31 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 143 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 144 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1360 0 154 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal q1 ~std_logic_vector{3~downto~0}~1360 0 154 (_architecture (_uni ))))
    (_signal (_internal q2 ~std_logic_vector{3~downto~0}~1360 0 154 (_architecture (_uni ))))
    (_signal (_internal q3 ~std_logic_vector{3~downto~0}~1360 0 154 (_architecture (_uni ))))
    (_signal (_internal q4 ~std_logic_vector{3~downto~0}~1360 0 154 (_architecture (_uni ))))
    (_signal (_internal q5 ~std_logic_vector{3~downto~0}~1360 0 154 (_architecture (_uni ))))
    (_signal (_internal q6 ~std_logic_vector{3~downto~0}~1360 0 154 (_architecture (_uni ))))
    (_signal (_internal q7 ~std_logic_vector{3~downto~0}~1360 0 154 (_architecture (_uni ))))
    (_signal (_internal q8 ~std_logic_vector{3~downto~0}~1360 0 154 (_architecture (_uni ))))
    (_signal (_internal t1 ~std_logic_vector{3~downto~0}~1360 0 154 (_architecture (_uni ))))
    (_signal (_internal t2 ~std_logic_vector{3~downto~0}~1360 0 154 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1362 0 155 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal q9 ~std_logic_vector{1~downto~0}~1362 0 155 (_architecture (_uni ))))
    (_signal (_internal e1 ~extieee.std_logic_1164.std_logic 0 156 (_architecture (_uni ))))
    (_signal (_internal e2 ~extieee.std_logic_1164.std_logic 0 156 (_architecture (_uni ))))
    (_signal (_internal e3 ~extieee.std_logic_1164.std_logic 0 156 (_architecture (_uni ))))
    (_signal (_internal e4 ~extieee.std_logic_1164.std_logic 0 156 (_architecture (_uni ))))
    (_signal (_internal e5 ~extieee.std_logic_1164.std_logic 0 156 (_architecture (_uni ))))
    (_signal (_internal e6 ~extieee.std_logic_1164.std_logic 0 156 (_architecture (_uni ))))
    (_signal (_internal e ~extieee.std_logic_1164.std_logic 0 156 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavioral 6 -1
  )
)
I 000051 55 2532          1653948086456 Behavioral
(_unit VHDL (cresc0_3_var2 0 6 (behavioral 0 20 ))
  (_version v33)
  (_time 1653948086456 2022.05.31 01:01:26)
  (_source (\./src/numarator0_3_var2.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653948086419)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 21 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 23 (_process (_simple)(_target(8)(6))(_sensitivity(0)(2)(1))(_read(8)(3)(5)(4)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(7))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2464          1653948629506 Behavioral
(_unit VHDL (cresc1_9 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653948629505 2022.05.31 01:10:29)
  (_source (\./src/Numarator1_9.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653948629481)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(7)(5))(_sensitivity(2)(1)(0))(_read(7)(3)(4)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (3 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2464          1653948987963 Behavioral
(_unit VHDL (cresc1_9 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653948987962 2022.05.31 01:16:27)
  (_source (\./src/Numarator1_9.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653948629481)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(7)(5))(_sensitivity(1)(2)(0))(_read(7)(3)(4)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (3 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2424          1653950673994 Behavioral
(_unit VHDL (cresc0_3_2biti 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653950673994 2022.05.31 01:44:33)
  (_source (\./src/Numarator0_3_2biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946762068)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(7)(5))(_sensitivity(2)(0)(1))(_read(7)(4)(3)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2556          1653950772576 Behavioral
(_unit VHDL (cresc0_1_var2 0 6 (behavioral 0 20 ))
  (_version v33)
  (_time 1653950772576 2022.05.31 01:46:12)
  (_source (\./src/Numarator0_3_var3.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653950772538)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 21 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 23 (_process (_simple)(_target(8)(6))(_sensitivity(0)(1)(2))(_read(8)(5)(4)(3)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(7))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2464          1653951222963 Behavioral
(_unit VHDL (cresc1_9 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653951222963 2022.05.31 01:53:42)
  (_source (\./src/Numarator1_9.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653948629481)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(7)(5))(_sensitivity(1)(2)(0))(_read(7)(4)(3)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (3 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2416          1653951223077 Behavioral
(_unit VHDL (cresc0_9 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653951223077 2022.05.31 01:53:43)
  (_source (\./src/numarator0_9.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946554901)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(5)(7))(_sensitivity(0)(1)(2))(_read(4)(3)(7)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2416          1653951223180 Behavioral
(_unit VHDL (cresc0_5 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653951223179 2022.05.31 01:53:43)
  (_source (\./src/Numarator0_5.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946574000)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(5)(7))(_sensitivity(0)(1)(2))(_read(4)(3)(7)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2538          1653951223290 Behavioral
(_unit VHDL (cresc0_3 0 6 (behavioral 0 20 ))
  (_version v33)
  (_time 1653951223290 2022.05.31 01:53:43)
  (_source (\./src/Numarator0_3.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946686617)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 21 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 23 (_process (_simple)(_target(8)(6))(_sensitivity(0)(1)(2))(_read(8)(4)(5)(3)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(7))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2532          1653951223396 Behavioral
(_unit VHDL (cresc0_3_var2 0 6 (behavioral 0 20 ))
  (_version v33)
  (_time 1653951223395 2022.05.31 01:53:43)
  (_source (\./src/numarator0_3_var2.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653948086419)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 21 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 23 (_process (_simple)(_target(8)(6))(_sensitivity(0)(2)(1))(_read(8)(5)(4)(3)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(7))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2413          1653951223498 Behavioral
(_unit VHDL (cresc0_2 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653951223497 2022.05.31 01:53:43)
  (_source (\./src/Numarator0_2.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946719777)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(7))(_sensitivity(1)(4)(0))(_read(2)(3)(7)))))
      (line__37(_architecture 1 0 37 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2416          1653951223601 Behavioral
(_unit VHDL (cresc0_1 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653951223600 2022.05.31 01:53:43)
  (_source (\./src/Numarator0_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946734682)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(5)(7))(_sensitivity(0)(1)(2))(_read(4)(3)(7)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2424          1653951223705 Behavioral
(_unit VHDL (cresc0_3_2biti 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653951223705 2022.05.31 01:53:43)
  (_source (\./src/Numarator0_3_2biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946762068)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(5)(7))(_sensitivity(1)(0)(2))(_read(4)(3)(7)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2587          1653951223811 Behavioral
(_unit VHDL (cresc0_1_var2 1 6 (behavioral 1 20 ))
  (_version v33)
  (_time 1653951223811 2022.05.31 01:53:43)
  (_source (\./src/Numarator0_3_var3.vhd\(\./src/Numarator0_1_var2.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653950772538)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 1 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 1 21 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 1 23 (_process (_simple)(_target(6)(8))(_sensitivity(1)(2)(0))(_read(5)(3)(4)(8)))))
      (line__38(_architecture 1 1 38 (_assignment (_simple)(_target(7))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2311          1653951223921 Behavioral
(_unit VHDL (generator 0 6 (behavioral 0 16 ))
  (_version v33)
  (_time 1653951223921 2022.05.31 01:53:43)
  (_source (\./src/temperatura.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653940658116)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal mode ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal Carry ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal LED_G ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_signal (_internal temp ~std_logic_vector{{n-1}~downto~0}~13 0 17 (_architecture (_uni (_string \"0001"\)))))
    (_signal (_internal i ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{{n-1}{{n-2}~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_process
      (gn(_architecture 0 0 20 (_process (_simple)(_target(5)(6))(_sensitivity(1)(2)(0))(_read(5(_range 5))(5(0))(5(_index 6))(6)))))
      (line__29(_architecture 1 0 29 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
  )
  (_model . Behavioral 7 -1
  )
)
I 000051 55 1952          1653951224029 behavioral
(_unit VHDL (bcd_7_segmente 0 32 (behavioral 0 9 ))
  (_version v33)
  (_time 1653951224028 2022.05.31 01:53:44)
  (_source (\./src/BCD_7segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652307182434)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal BCD ~std_logic_vector{6~downto~0}~12 0 34 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_assignment (_simple)(_target(1(0)))(_sensitivity(0(3))(0(1))(0(2))(0(0))))))
      (line__13(_architecture 1 0 13 (_assignment (_simple)(_target(1(1)))(_sensitivity(0(3))(0(2))(0(1))))))
      (line__14(_architecture 2 0 14 (_assignment (_simple)(_target(1(2)))(_sensitivity(0(3))(0(2))(0(1))))))
      (line__15(_architecture 3 0 15 (_assignment (_simple)(_target(1(3)))(_sensitivity(0(0))(0(2))(0(3))(0(1))))))
      (line__16(_architecture 4 0 16 (_assignment (_simple)(_target(1(4)))(_sensitivity(0(2))(0(3))(0(1))))))
      (line__17(_architecture 5 0 17 (_assignment (_simple)(_target(1(5)))(_sensitivity(0(1))(0(3))(0(2))(0(0))))))
      (line__18(_architecture 6 0 18 (_assignment (_simple)(_target(1(6)))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavioral 7 -1
  )
)
I 000053 55 1542          1653951224132 ARCH_MUX_4_1
(_unit VHDL (mux_4_1 0 6 (arch_mux_4_1 0 18 ))
  (_version v33)
  (_time 1653951224131 2022.05.31 01:53:44)
  (_source (\./src/mux.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653932260550)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal S ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(5))(_sensitivity(1)(2)(3)(0)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
  )
  (_model . ARCH_MUX_4_1 1 -1
  )
)
I 000051 55 2464          1653951301856 Behavioral
(_unit VHDL (cresc1_9 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653951301855 2022.05.31 01:55:01)
  (_source (\./src/Numarator1_9.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653948629481)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(7)(5))(_sensitivity(1)(2)(0))(_read(7)(4)(3)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (3 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2416          1653951301963 Behavioral
(_unit VHDL (cresc0_9 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653951301962 2022.05.31 01:55:01)
  (_source (\./src/numarator0_9.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946554901)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(5)(7))(_sensitivity(1)(2)(0))(_read(3)(4)(7)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2416          1653951302067 Behavioral
(_unit VHDL (cresc0_5 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653951302067 2022.05.31 01:55:02)
  (_source (\./src/Numarator0_5.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946574000)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(5)(7))(_sensitivity(2)(1)(0))(_read(3)(4)(7)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2538          1653951302175 Behavioral
(_unit VHDL (cresc0_3 0 6 (behavioral 0 20 ))
  (_version v33)
  (_time 1653951302174 2022.05.31 01:55:02)
  (_source (\./src/Numarator0_3.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946686617)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 21 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 23 (_process (_simple)(_target(8)(6))(_sensitivity(0)(2)(1))(_read(8)(4)(3)(5)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(7))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2532          1653951302277 Behavioral
(_unit VHDL (cresc0_3_var2 0 6 (behavioral 0 20 ))
  (_version v33)
  (_time 1653951302276 2022.05.31 01:55:02)
  (_source (\./src/numarator0_3_var2.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653948086419)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 21 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 23 (_process (_simple)(_target(8)(6))(_sensitivity(2)(0)(1))(_read(8)(4)(3)(5)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(7))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2413          1653951302380 Behavioral
(_unit VHDL (cresc0_2 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653951302380 2022.05.31 01:55:02)
  (_source (\./src/Numarator0_2.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946719777)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(7))(_sensitivity(0)(4)(1))(_read(7)(2)(3)))))
      (line__37(_architecture 1 0 37 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2416          1653951302487 Behavioral
(_unit VHDL (cresc0_1 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653951302486 2022.05.31 01:55:02)
  (_source (\./src/Numarator0_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946734682)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(7)(5))(_sensitivity(1)(2)(0))(_read(7)(4)(3)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2424          1653951302589 Behavioral
(_unit VHDL (cresc0_3_2biti 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653951302589 2022.05.31 01:55:02)
  (_source (\./src/Numarator0_3_2biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946762068)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(7)(5))(_sensitivity(1)(2)(0))(_read(7)(3)(4)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2587          1653951302692 Behavioral
(_unit VHDL (cresc0_1_var2 1 6 (behavioral 1 20 ))
  (_version v33)
  (_time 1653951302692 2022.05.31 01:55:02)
  (_source (\./src/Numarator0_3_var3.vhd\(\./src/Numarator0_1_var2.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653950772538)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 1 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 1 21 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 1 23 (_process (_simple)(_target(8)(6))(_sensitivity(1)(0)(2))(_read(8)(5)(3)(4)))))
      (line__38(_architecture 1 1 38 (_assignment (_simple)(_target(7))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2311          1653951302798 Behavioral
(_unit VHDL (generator 0 6 (behavioral 0 16 ))
  (_version v33)
  (_time 1653951302798 2022.05.31 01:55:02)
  (_source (\./src/temperatura.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653940658116)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal mode ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal Carry ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal LED_G ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_signal (_internal temp ~std_logic_vector{{n-1}~downto~0}~13 0 17 (_architecture (_uni (_string \"0001"\)))))
    (_signal (_internal i ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{{n-1}{{n-2}~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_process
      (gn(_architecture 0 0 20 (_process (_simple)(_target(5)(6))(_sensitivity(1)(0)(2))(_read(5(_range 5))(5(0))(5(_index 6))(6)))))
      (line__29(_architecture 1 0 29 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
  )
  (_model . Behavioral 7 -1
  )
)
I 000051 55 1952          1653951302904 behavioral
(_unit VHDL (bcd_7_segmente 0 32 (behavioral 0 9 ))
  (_version v33)
  (_time 1653951302903 2022.05.31 01:55:02)
  (_source (\./src/BCD_7segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652307182434)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal BCD ~std_logic_vector{6~downto~0}~12 0 34 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_assignment (_simple)(_target(1(0)))(_sensitivity(0(3))(0(1))(0(2))(0(0))))))
      (line__13(_architecture 1 0 13 (_assignment (_simple)(_target(1(1)))(_sensitivity(0(3))(0(2))(0(1))))))
      (line__14(_architecture 2 0 14 (_assignment (_simple)(_target(1(2)))(_sensitivity(0(3))(0(2))(0(1))))))
      (line__15(_architecture 3 0 15 (_assignment (_simple)(_target(1(3)))(_sensitivity(0(0))(0(2))(0(3))(0(1))))))
      (line__16(_architecture 4 0 16 (_assignment (_simple)(_target(1(4)))(_sensitivity(0(2))(0(3))(0(1))))))
      (line__17(_architecture 5 0 17 (_assignment (_simple)(_target(1(5)))(_sensitivity(0(1))(0(3))(0(2))(0(0))))))
      (line__18(_architecture 6 0 18 (_assignment (_simple)(_target(1(6)))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavioral 7 -1
  )
)
I 000053 55 1542          1653951303008 ARCH_MUX_4_1
(_unit VHDL (mux_4_1 0 6 (arch_mux_4_1 0 18 ))
  (_version v33)
  (_time 1653951303007 2022.05.31 01:55:03)
  (_source (\./src/mux.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653932260550)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal S ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(5))(_sensitivity(3)(2)(0)(1)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
  )
  (_model . ARCH_MUX_4_1 1 -1
  )
)
I 000051 55 2464          1653951423443 Behavioral
(_unit VHDL (cresc1_9 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653951423443 2022.05.31 01:57:03)
  (_source (\./src/Numarator1_9.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653948629481)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(7)(5))(_sensitivity(2)(0)(1))(_read(7)(3)(4)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (3 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2416          1653951423549 Behavioral
(_unit VHDL (cresc0_9 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653951423548 2022.05.31 01:57:03)
  (_source (\./src/numarator0_9.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946554901)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(5)(7))(_sensitivity(1)(0)(2))(_read(3)(4)(7)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2416          1653951423674 Behavioral
(_unit VHDL (cresc0_5 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653951423673 2022.05.31 01:57:03)
  (_source (\./src/Numarator0_5.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946574000)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(5)(7))(_sensitivity(0)(2)(1))(_read(3)(4)(7)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2538          1653951423782 Behavioral
(_unit VHDL (cresc0_3 0 6 (behavioral 0 20 ))
  (_version v33)
  (_time 1653951423781 2022.05.31 01:57:03)
  (_source (\./src/Numarator0_3.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946686617)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 21 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 23 (_process (_simple)(_target(8)(6))(_sensitivity(1)(0)(2))(_read(8)(3)(5)(4)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(7))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2532          1653951423884 Behavioral
(_unit VHDL (cresc0_3_var2 0 6 (behavioral 0 20 ))
  (_version v33)
  (_time 1653951423884 2022.05.31 01:57:03)
  (_source (\./src/numarator0_3_var2.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653948086419)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 21 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 23 (_process (_simple)(_target(8)(6))(_sensitivity(1)(2)(0))(_read(8)(3)(5)(4)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(7))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2413          1653951423986 Behavioral
(_unit VHDL (cresc0_2 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653951423986 2022.05.31 01:57:03)
  (_source (\./src/Numarator0_2.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946719777)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(7))(_sensitivity(4)(0)(1))(_read(7)(2)(3)))))
      (line__37(_architecture 1 0 37 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2416          1653951424091 Behavioral
(_unit VHDL (cresc0_1 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653951424091 2022.05.31 01:57:04)
  (_source (\./src/Numarator0_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946734682)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(7)(5))(_sensitivity(1)(2)(0))(_read(7)(4)(3)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2424          1653951424199 Behavioral
(_unit VHDL (cresc0_3_2biti 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653951424198 2022.05.31 01:57:04)
  (_source (\./src/Numarator0_3_2biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946762068)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(7)(5))(_sensitivity(1)(2)(0))(_read(7)(4)(3)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2587          1653951424300 Behavioral
(_unit VHDL (cresc0_1_var2 1 6 (behavioral 1 20 ))
  (_version v33)
  (_time 1653951424300 2022.05.31 01:57:04)
  (_source (\./src/Numarator0_3_var3.vhd\(\./src/Numarator0_1_var2.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653950772538)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 1 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 1 21 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 1 23 (_process (_simple)(_target(8)(6))(_sensitivity(0)(1)(2))(_read(8)(3)(4)(5)))))
      (line__38(_architecture 1 1 38 (_assignment (_simple)(_target(7))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2311          1653951424405 Behavioral
(_unit VHDL (generator 0 6 (behavioral 0 16 ))
  (_version v33)
  (_time 1653951424404 2022.05.31 01:57:04)
  (_source (\./src/temperatura.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653940658116)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal mode ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal Carry ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal LED_G ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_signal (_internal temp ~std_logic_vector{{n-1}~downto~0}~13 0 17 (_architecture (_uni (_string \"0001"\)))))
    (_signal (_internal i ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{{n-1}{{n-2}~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_process
      (gn(_architecture 0 0 20 (_process (_simple)(_target(5)(6))(_sensitivity(0)(1)(2))(_read(5(_range 5))(5(0))(5(_index 6))(6)))))
      (line__29(_architecture 1 0 29 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
  )
  (_model . Behavioral 7 -1
  )
)
I 000051 55 1952          1653951424510 behavioral
(_unit VHDL (bcd_7_segmente 0 32 (behavioral 0 9 ))
  (_version v33)
  (_time 1653951424509 2022.05.31 01:57:04)
  (_source (\./src/BCD_7segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652307182434)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal BCD ~std_logic_vector{6~downto~0}~12 0 34 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_assignment (_simple)(_target(1(0)))(_sensitivity(0(3))(0(1))(0(2))(0(0))))))
      (line__13(_architecture 1 0 13 (_assignment (_simple)(_target(1(1)))(_sensitivity(0(3))(0(2))(0(1))))))
      (line__14(_architecture 2 0 14 (_assignment (_simple)(_target(1(2)))(_sensitivity(0(3))(0(2))(0(1))))))
      (line__15(_architecture 3 0 15 (_assignment (_simple)(_target(1(3)))(_sensitivity(0(0))(0(2))(0(3))(0(1))))))
      (line__16(_architecture 4 0 16 (_assignment (_simple)(_target(1(4)))(_sensitivity(0(2))(0(3))(0(1))))))
      (line__17(_architecture 5 0 17 (_assignment (_simple)(_target(1(5)))(_sensitivity(0(1))(0(3))(0(2))(0(0))))))
      (line__18(_architecture 6 0 18 (_assignment (_simple)(_target(1(6)))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavioral 7 -1
  )
)
I 000053 55 1542          1653951424611 ARCH_MUX_4_1
(_unit VHDL (mux_4_1 0 6 (arch_mux_4_1 0 18 ))
  (_version v33)
  (_time 1653951424610 2022.05.31 01:57:04)
  (_source (\./src/mux.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653932260550)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal S ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(5))(_sensitivity(1)(3)(2)(0)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
  )
  (_model . ARCH_MUX_4_1 1 -1
  )
)
I 000051 55 2464          1653951552986 Behavioral
(_unit VHDL (cresc1_9 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653951552985 2022.05.31 01:59:12)
  (_source (\./src/Numarator1_9.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653948629481)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(7)(5))(_sensitivity(2)(0)(1))(_read(7)(4)(3)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (3 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2416          1653951553095 Behavioral
(_unit VHDL (cresc0_9 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653951553095 2022.05.31 01:59:13)
  (_source (\./src/numarator0_9.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946554901)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(5)(7))(_sensitivity(0)(1)(2))(_read(3)(4)(7)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2416          1653951553195 Behavioral
(_unit VHDL (cresc0_5 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653951553195 2022.05.31 01:59:13)
  (_source (\./src/Numarator0_5.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946574000)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(5)(7))(_sensitivity(2)(0)(1))(_read(4)(3)(7)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2538          1653951553304 Behavioral
(_unit VHDL (cresc0_3 0 6 (behavioral 0 20 ))
  (_version v33)
  (_time 1653951553303 2022.05.31 01:59:13)
  (_source (\./src/Numarator0_3.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946686617)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 21 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 23 (_process (_simple)(_target(8)(6))(_sensitivity(2)(1)(0))(_read(8)(5)(3)(4)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(7))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2532          1653951553407 Behavioral
(_unit VHDL (cresc0_3_var2 0 6 (behavioral 0 20 ))
  (_version v33)
  (_time 1653951553407 2022.05.31 01:59:13)
  (_source (\./src/numarator0_3_var2.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653948086419)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 21 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 23 (_process (_simple)(_target(8)(6))(_sensitivity(0)(2)(1))(_read(8)(5)(4)(3)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(7))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2413          1653951553510 Behavioral
(_unit VHDL (cresc0_2 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653951553510 2022.05.31 01:59:13)
  (_source (\./src/Numarator0_2.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946719777)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(7))(_sensitivity(4)(0)(1))(_read(7)(2)(3)))))
      (line__37(_architecture 1 0 37 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2416          1653951553613 Behavioral
(_unit VHDL (cresc0_1 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653951553612 2022.05.31 01:59:13)
  (_source (\./src/Numarator0_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946734682)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(7)(5))(_sensitivity(1)(2)(0))(_read(7)(3)(4)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2424          1653951553717 Behavioral
(_unit VHDL (cresc0_3_2biti 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653951553716 2022.05.31 01:59:13)
  (_source (\./src/Numarator0_3_2biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946762068)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(7)(5))(_sensitivity(2)(0)(1))(_read(7)(3)(4)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2587          1653951553817 Behavioral
(_unit VHDL (cresc0_1_var2 1 6 (behavioral 1 20 ))
  (_version v33)
  (_time 1653951553817 2022.05.31 01:59:13)
  (_source (\./src/Numarator0_3_var3.vhd\(\./src/Numarator0_1_var2.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653950772538)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 1 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 1 21 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 1 23 (_process (_simple)(_target(8)(6))(_sensitivity(1)(0)(2))(_read(8)(4)(3)(5)))))
      (line__38(_architecture 1 1 38 (_assignment (_simple)(_target(7))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2311          1653951553923 Behavioral
(_unit VHDL (generator 0 6 (behavioral 0 16 ))
  (_version v33)
  (_time 1653951553923 2022.05.31 01:59:13)
  (_source (\./src/temperatura.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653940658116)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal mode ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal Carry ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal LED_G ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_signal (_internal temp ~std_logic_vector{{n-1}~downto~0}~13 0 17 (_architecture (_uni (_string \"0001"\)))))
    (_signal (_internal i ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{{n-1}{{n-2}~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_process
      (gn(_architecture 0 0 20 (_process (_simple)(_target(5)(6))(_sensitivity(2)(0)(1))(_read(5(_range 5))(5(0))(5(_index 6))(6)))))
      (line__29(_architecture 1 0 29 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
  )
  (_model . Behavioral 7 -1
  )
)
I 000051 55 1952          1653951554028 behavioral
(_unit VHDL (bcd_7_segmente 0 32 (behavioral 0 9 ))
  (_version v33)
  (_time 1653951554027 2022.05.31 01:59:14)
  (_source (\./src/BCD_7segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652307182434)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal BCD ~std_logic_vector{6~downto~0}~12 0 34 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_assignment (_simple)(_target(1(0)))(_sensitivity(0(3))(0(1))(0(2))(0(0))))))
      (line__13(_architecture 1 0 13 (_assignment (_simple)(_target(1(1)))(_sensitivity(0(3))(0(2))(0(1))))))
      (line__14(_architecture 2 0 14 (_assignment (_simple)(_target(1(2)))(_sensitivity(0(3))(0(2))(0(1))))))
      (line__15(_architecture 3 0 15 (_assignment (_simple)(_target(1(3)))(_sensitivity(0(0))(0(2))(0(3))(0(1))))))
      (line__16(_architecture 4 0 16 (_assignment (_simple)(_target(1(4)))(_sensitivity(0(2))(0(3))(0(1))))))
      (line__17(_architecture 5 0 17 (_assignment (_simple)(_target(1(5)))(_sensitivity(0(1))(0(3))(0(2))(0(0))))))
      (line__18(_architecture 6 0 18 (_assignment (_simple)(_target(1(6)))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavioral 7 -1
  )
)
I 000053 55 1542          1653951554128 ARCH_MUX_4_1
(_unit VHDL (mux_4_1 0 6 (arch_mux_4_1 0 18 ))
  (_version v33)
  (_time 1653951554128 2022.05.31 01:59:14)
  (_source (\./src/mux.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653932260550)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal S ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(5))(_sensitivity(2)(3)(1)(0)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
  )
  (_model . ARCH_MUX_4_1 1 -1
  )
)
I 000051 55 2421          1653952123827 Behavioral
(_unit VHDL (cresc0_3_var1 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653952123826 2022.05.31 02:08:43)
  (_source (\./src/Numarator0_5.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653952123795)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(7)(5))(_sensitivity(0)(2)(1))(_read(7)(3)(4)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2416          1653952130035 Behavioral
(_unit VHDL (cresc0_9 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653952130035 2022.05.31 02:08:50)
  (_source (\./src/numarator0_9.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946554901)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(7)(5))(_sensitivity(1)(0)(2))(_read(7)(3)(4)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2421          1653952130143 Behavioral
(_unit VHDL (cresc0_3_var1 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653952130142 2022.05.31 02:08:50)
  (_source (\./src/Numarator0_5.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653952123795)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(5)(7))(_sensitivity(0)(2)(1))(_read(4)(3)(7)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2538          1653952130259 Behavioral
(_unit VHDL (cresc0_3 0 6 (behavioral 0 20 ))
  (_version v33)
  (_time 1653952130258 2022.05.31 02:08:50)
  (_source (\./src/Numarator0_3.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946686617)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 21 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 23 (_process (_simple)(_target(6)(8))(_sensitivity(2)(1)(0))(_read(3)(4)(5)(8)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(7))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
V 000051 55 2495          1653952130362 Behavioral
(_unit VHDL (cresc1_9 1 6 (behavioral 1 19 ))
  (_version v33)
  (_time 1653952130361 2022.05.31 02:08:50)
  (_source (\./src/Numarator1_9.vhd\(\./src/Numarator0_3_var1.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653948629481)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 1 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 1 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 1 22 (_process (_simple)(_target(7)(5))(_sensitivity(2)(0)(1))(_read(7)(3)(4)))))
      (line__38(_architecture 1 1 38 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (3 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2532          1653952130467 Behavioral
(_unit VHDL (cresc0_3_var2 0 6 (behavioral 0 20 ))
  (_version v33)
  (_time 1653952130467 2022.05.31 02:08:50)
  (_source (\./src/numarator0_3_var2.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653948086419)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 21 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 23 (_process (_simple)(_target(8)(6))(_sensitivity(2)(0)(1))(_read(8)(3)(4)(5)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(7))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2413          1653952130572 Behavioral
(_unit VHDL (cresc0_2 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653952130571 2022.05.31 02:08:50)
  (_source (\./src/Numarator0_2.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946719777)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(7))(_sensitivity(1)(0)(4))(_read(7)(2)(3)))))
      (line__37(_architecture 1 0 37 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2416          1653952130674 Behavioral
(_unit VHDL (cresc0_1 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653952130674 2022.05.31 02:08:50)
  (_source (\./src/Numarator0_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946734682)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(7)(5))(_sensitivity(0)(1)(2))(_read(7)(4)(3)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2424          1653952130777 Behavioral
(_unit VHDL (cresc0_3_2biti 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653952130777 2022.05.31 02:08:50)
  (_source (\./src/Numarator0_3_2biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946762068)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(7)(5))(_sensitivity(0)(1)(2))(_read(7)(3)(4)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2587          1653952130883 Behavioral
(_unit VHDL (cresc0_1_var2 1 6 (behavioral 1 20 ))
  (_version v33)
  (_time 1653952130882 2022.05.31 02:08:50)
  (_source (\./src/Numarator0_3_var3.vhd\(\./src/Numarator0_1_var2.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653950772538)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 1 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 1 21 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 1 23 (_process (_simple)(_target(8)(6))(_sensitivity(0)(2)(1))(_read(8)(3)(4)(5)))))
      (line__38(_architecture 1 1 38 (_assignment (_simple)(_target(7))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2311          1653952130990 Behavioral
(_unit VHDL (generator 0 6 (behavioral 0 16 ))
  (_version v33)
  (_time 1653952130989 2022.05.31 02:08:50)
  (_source (\./src/temperatura.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653940658116)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal mode ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal Carry ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal LED_G ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_signal (_internal temp ~std_logic_vector{{n-1}~downto~0}~13 0 17 (_architecture (_uni (_string \"0001"\)))))
    (_signal (_internal i ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{{n-1}{{n-2}~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_process
      (gn(_architecture 0 0 20 (_process (_simple)(_target(5)(6))(_sensitivity(2)(0)(1))(_read(5(_range 5))(5(0))(5(_index 6))(6)))))
      (line__29(_architecture 1 0 29 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
  )
  (_model . Behavioral 7 -1
  )
)
I 000051 55 1952          1653952131095 behavioral
(_unit VHDL (bcd_7_segmente 0 32 (behavioral 0 9 ))
  (_version v33)
  (_time 1653952131095 2022.05.31 02:08:51)
  (_source (\./src/BCD_7segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652307182434)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal BCD ~std_logic_vector{6~downto~0}~12 0 34 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_assignment (_simple)(_target(1(0)))(_sensitivity(0(3))(0(1))(0(2))(0(0))))))
      (line__13(_architecture 1 0 13 (_assignment (_simple)(_target(1(1)))(_sensitivity(0(3))(0(2))(0(1))))))
      (line__14(_architecture 2 0 14 (_assignment (_simple)(_target(1(2)))(_sensitivity(0(3))(0(2))(0(1))))))
      (line__15(_architecture 3 0 15 (_assignment (_simple)(_target(1(3)))(_sensitivity(0(0))(0(2))(0(3))(0(1))))))
      (line__16(_architecture 4 0 16 (_assignment (_simple)(_target(1(4)))(_sensitivity(0(2))(0(3))(0(1))))))
      (line__17(_architecture 5 0 17 (_assignment (_simple)(_target(1(5)))(_sensitivity(0(1))(0(3))(0(2))(0(0))))))
      (line__18(_architecture 6 0 18 (_assignment (_simple)(_target(1(6)))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavioral 7 -1
  )
)
I 000053 55 1542          1653952131201 ARCH_MUX_4_1
(_unit VHDL (mux_4_1 0 6 (arch_mux_4_1 0 18 ))
  (_version v33)
  (_time 1653952131200 2022.05.31 02:08:51)
  (_source (\./src/mux.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653932260550)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal S ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(5))(_sensitivity(0)(1)(2)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
  )
  (_model . ARCH_MUX_4_1 1 -1
  )
)
I 000051 55 2500          1653952234163 Behavioral
(_unit VHDL (cresc0_3_var1 1 6 (behavioral 1 19 ))
  (_version v33)
  (_time 1653952234163 2022.05.31 02:10:34)
  (_source (\./src/Numarator0_5.vhd\(\./src/Numarator0_3_var1.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653952123795)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 1 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 1 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 1 22 (_process (_simple)(_target(7)(5))(_sensitivity(2)(0)(1))(_read(7)(4)(3)))))
      (line__38(_architecture 1 1 38 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (3 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2416          1653952307535 Behavioral
(_unit VHDL (cresc0_9 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653952307535 2022.05.31 02:11:47)
  (_source (\./src/numarator0_9.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946554901)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(7)(5))(_sensitivity(2)(0)(1))(_read(7)(4)(3)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2421          1653952307644 Behavioral
(_unit VHDL (cresc0_3_var1 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653952307643 2022.05.31 02:11:47)
  (_source (\./src/Numarator0_5.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653952123795)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(5)(7))(_sensitivity(0)(1)(2))(_read(3)(4)(7)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2538          1653952307757 Behavioral
(_unit VHDL (cresc0_3 0 6 (behavioral 0 20 ))
  (_version v33)
  (_time 1653952307757 2022.05.31 02:11:47)
  (_source (\./src/Numarator0_3.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946686617)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 21 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 23 (_process (_simple)(_target(6)(8))(_sensitivity(1)(2)(0))(_read(3)(5)(4)(8)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(7))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2500          1653952307860 Behavioral
(_unit VHDL (cresc0_3_var1 1 6 (behavioral 1 19 ))
  (_version v33)
  (_time 1653952307859 2022.05.31 02:11:47)
  (_source (\./src/Numarator0_5.vhd\(\./src/Numarator0_3_var1.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653952123795)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 1 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 1 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 1 22 (_process (_simple)(_target(5)(7))(_sensitivity(0)(1)(2))(_read(3)(4)(7)))))
      (line__38(_architecture 1 1 38 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (3 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2532          1653952307970 Behavioral
(_unit VHDL (cresc0_3_var2 0 6 (behavioral 0 20 ))
  (_version v33)
  (_time 1653952307969 2022.05.31 02:11:47)
  (_source (\./src/numarator0_3_var2.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653948086419)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 21 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 23 (_process (_simple)(_target(6)(8))(_sensitivity(2)(0)(1))(_read(4)(3)(5)(8)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(7))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2413          1653952308081 Behavioral
(_unit VHDL (cresc0_2 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653952308080 2022.05.31 02:11:48)
  (_source (\./src/Numarator0_2.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946719777)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(7))(_sensitivity(4)(1)(0))(_read(3)(2)(7)))))
      (line__37(_architecture 1 0 37 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2416          1653952308186 Behavioral
(_unit VHDL (cresc0_1 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653952308186 2022.05.31 02:11:48)
  (_source (\./src/Numarator0_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946734682)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(5)(7))(_sensitivity(0)(1)(2))(_read(4)(3)(7)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2424          1653952308298 Behavioral
(_unit VHDL (cresc0_3_2biti 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653952308297 2022.05.31 02:11:48)
  (_source (\./src/Numarator0_3_2biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946762068)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(5)(7))(_sensitivity(0)(2)(1))(_read(3)(4)(7)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2587          1653952308405 Behavioral
(_unit VHDL (cresc0_1_var2 1 6 (behavioral 1 20 ))
  (_version v33)
  (_time 1653952308404 2022.05.31 02:11:48)
  (_source (\./src/Numarator0_3_var3.vhd\(\./src/Numarator0_1_var2.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653950772538)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 1 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 1 21 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 1 23 (_process (_simple)(_target(6)(8))(_sensitivity(2)(1)(0))(_read(4)(3)(5)(8)))))
      (line__38(_architecture 1 1 38 (_assignment (_simple)(_target(7))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2311          1653952308517 Behavioral
(_unit VHDL (generator 0 6 (behavioral 0 16 ))
  (_version v33)
  (_time 1653952308517 2022.05.31 02:11:48)
  (_source (\./src/temperatura.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653940658116)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal mode ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal Carry ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal LED_G ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_signal (_internal temp ~std_logic_vector{{n-1}~downto~0}~13 0 17 (_architecture (_uni (_string \"0001"\)))))
    (_signal (_internal i ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{{n-1}{{n-2}~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_process
      (gn(_architecture 0 0 20 (_process (_simple)(_target(5)(6))(_sensitivity(0)(1)(2))(_read(5(_range 5))(5(0))(5(_index 6))(6)))))
      (line__29(_architecture 1 0 29 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
  )
  (_model . Behavioral 7 -1
  )
)
I 000051 55 1952          1653952308624 behavioral
(_unit VHDL (bcd_7_segmente 0 32 (behavioral 0 9 ))
  (_version v33)
  (_time 1653952308624 2022.05.31 02:11:48)
  (_source (\./src/BCD_7segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652307182434)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal BCD ~std_logic_vector{6~downto~0}~12 0 34 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_assignment (_simple)(_target(1(0)))(_sensitivity(0(3))(0(1))(0(2))(0(0))))))
      (line__13(_architecture 1 0 13 (_assignment (_simple)(_target(1(1)))(_sensitivity(0(3))(0(2))(0(1))))))
      (line__14(_architecture 2 0 14 (_assignment (_simple)(_target(1(2)))(_sensitivity(0(3))(0(2))(0(1))))))
      (line__15(_architecture 3 0 15 (_assignment (_simple)(_target(1(3)))(_sensitivity(0(0))(0(2))(0(3))(0(1))))))
      (line__16(_architecture 4 0 16 (_assignment (_simple)(_target(1(4)))(_sensitivity(0(2))(0(3))(0(1))))))
      (line__17(_architecture 5 0 17 (_assignment (_simple)(_target(1(5)))(_sensitivity(0(1))(0(3))(0(2))(0(0))))))
      (line__18(_architecture 6 0 18 (_assignment (_simple)(_target(1(6)))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavioral 7 -1
  )
)
I 000053 55 1542          1653952308736 ARCH_MUX_4_1
(_unit VHDL (mux_4_1 0 6 (arch_mux_4_1 0 18 ))
  (_version v33)
  (_time 1653952308735 2022.05.31 02:11:48)
  (_source (\./src/mux.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653932260550)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal S ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(5))(_sensitivity(4)(0)(2)(3)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
  )
  (_model . ARCH_MUX_4_1 1 -1
  )
)
I 000051 55 17961         1653952308843 behavioral
(_unit VHDL (fin 0 6 (behavioral 0 36 ))
  (_version v33)
  (_time 1653952308842 2022.05.31 02:11:48)
  (_source (\./src/final.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653941874255)
    (_use )
  )
  (_component
    (cresc0_9
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 40 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 0 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~13 0 45 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1336 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1336 0 48 (_entity (_out ))))
      )
    )
    (cresc0_3
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 66 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 69 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1342 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1342 0 71 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 74 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1344 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1344 0 75 (_entity (_out ))))
      )
    )
    (cresc0_2
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 107 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 109 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 111 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1354 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1354 0 112 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 113 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 114 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1356 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1356 0 115 (_entity (_out ))))
      )
    )
    (cresc0_3_var2
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 93 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 95 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 96 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 97 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1350 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1350 0 98 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 99 (_entity (_in ))))
        (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 101 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1352 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1352 0 102 (_entity (_out ))))
      )
    )
    (cresc0_3_var1
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 80 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 83 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 84 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1346 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1346 0 85 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 86 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 87 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1348 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1348 0 88 (_entity (_out ))))
      )
    )
    (cresc0_1_var2
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 133 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 135 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 136 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 137 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1362 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1362 0 138 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 139 (_entity (_in ))))
        (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 140 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 141 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1364 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1364 0 142 (_entity (_out ))))
      )
    )
  )
  (_instantiation min_unit 0 202 (_component cresc0_9 )
    (_port
      ((En)(En))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Min_Uni_In))
      ((PL)(En))
      ((Cr)(e1))
      ((LED)(Min_Uni_Out))
    )
    (_use (_entity . cresc0_9)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation min_zeci 0 203 (_component cresc0_9 )
    (_port
      ((En)(e1))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Min_Zec_In))
      ((PL)(En))
      ((Cr)(e2))
      ((LED)(Min_Zec_Out))
    )
    (_use (_entity . cresc0_9)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation ora_unit 0 205 (_component cresc0_3 )
    (_port
      ((En)(e2))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Ora_Uni_In))
      ((PL)(En))
      ((verif)(e3))
      ((Cr)(e4))
      ((LED)(Ora_Uni_Out))
    )
    (_use (_entity . cresc0_3)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((verif)(verif))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation ora_zeci 0 206 (_component cresc0_2 )
    (_port
      ((En)(e3))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Ora_Zec_In))
      ((PL)(En))
      ((Cr)(e4))
      ((LED)(Ora_Zec_Out))
    )
    (_use (_entity . cresc0_2)
      (_port
        ((En)(En))
        ((R)(R))
        ((i)(i))
        ((PL)(PL))
        ((CLK)(CLK))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation zi_unit 0 209 (_component cresc0_3_var2 )
    (_port
      ((En)(e4))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Zi_Uni_In))
      ((PL)(En))
      ((verif)(e5))
      ((Cr)(e6))
      ((LED)(Zi_Uni_Out))
    )
    (_use (_entity . cresc0_3_var2)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((verif)(verif))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation zi_zeci 0 210 (_component cresc0_3_var1 )
    (_port
      ((En)(e5))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Zi_Uni_In))
      ((PL)(En))
      ((Cr)(e6))
      ((LED)(Zi_Zec_Out))
    )
    (_use (_entity . cresc0_3_var1)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation luna_unit 0 212 (_component cresc0_1_var2 )
    (_port
      ((En)(e6))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Luna_Uni_In))
      ((PL)(En))
      ((verif)(e7))
      ((Cr)(e8))
      ((LED)(Luna_Uni_Out))
    )
    (_use (_entity . cresc0_1_var2)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((verif)(verif))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation luna_zeci 0 213 (_component cresc0_3_var1 )
    (_port
      ((En)(e7))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Luna_Uni_In))
      ((PL)(En))
      ((Cr)(e8))
      ((LED)(Luna_Zec_Out))
    )
    (_use (_entity . cresc0_3_var1)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \21\ (_entity ((i 21)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Min_Zec_In ~std_logic_vector{3~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Min_Uni_In ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Ora_Zec_In ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Ora_Uni_In ~std_logic_vector{3~downto~0}~126 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Zi_Zec_In ~std_logic_vector{3~downto~0}~128 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Zi_Uni_In ~std_logic_vector{3~downto~0}~1210 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1212 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Luna_Zec_In ~std_logic_vector{3~downto~0}~1212 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Luna_Uni_In ~std_logic_vector{3~downto~0}~1214 0 17 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1216 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Min_Zec_Out ~std_logic_vector{3~downto~0}~1216 0 22 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1218 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Min_Uni_Out ~std_logic_vector{3~downto~0}~1218 0 23 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1220 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Ora_Zec_Out ~std_logic_vector{3~downto~0}~1220 0 24 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1222 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Ora_Uni_Out ~std_logic_vector{3~downto~0}~1222 0 25 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1224 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Zi_Zec_Out ~std_logic_vector{3~downto~0}~1224 0 26 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1226 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Zi_Uni_Out ~std_logic_vector{3~downto~0}~1226 0 27 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1228 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Luna_Zec_Out ~std_logic_vector{3~downto~0}~1228 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1230 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Luna_Uni_Out ~std_logic_vector{3~downto~0}~1230 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1232 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Temp_Uni_Out ~std_logic_vector{3~downto~0}~1232 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1234 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Temp_Zec_Out ~std_logic_vector{3~downto~0}~1234 0 31 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 167 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 185 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 186 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1372 0 196 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal q1 ~std_logic_vector{3~downto~0}~1372 0 196 (_architecture (_uni ))))
    (_signal (_internal q2 ~std_logic_vector{3~downto~0}~1372 0 196 (_architecture (_uni ))))
    (_signal (_internal q3 ~std_logic_vector{3~downto~0}~1372 0 196 (_architecture (_uni ))))
    (_signal (_internal q4 ~std_logic_vector{3~downto~0}~1372 0 196 (_architecture (_uni ))))
    (_signal (_internal q5 ~std_logic_vector{3~downto~0}~1372 0 196 (_architecture (_uni ))))
    (_signal (_internal q6 ~std_logic_vector{3~downto~0}~1372 0 196 (_architecture (_uni ))))
    (_signal (_internal q7 ~std_logic_vector{3~downto~0}~1372 0 196 (_architecture (_uni ))))
    (_signal (_internal q8 ~std_logic_vector{3~downto~0}~1372 0 196 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1374 0 197 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal q9 ~std_logic_vector{1~downto~0}~1374 0 197 (_architecture (_uni ))))
    (_signal (_internal e1 ~extieee.std_logic_1164.std_logic 0 198 (_architecture (_uni ))))
    (_signal (_internal e2 ~extieee.std_logic_1164.std_logic 0 198 (_architecture (_uni ))))
    (_signal (_internal e3 ~extieee.std_logic_1164.std_logic 0 198 (_architecture (_uni ))))
    (_signal (_internal e4 ~extieee.std_logic_1164.std_logic 0 198 (_architecture (_uni ))))
    (_signal (_internal e5 ~extieee.std_logic_1164.std_logic 0 198 (_architecture (_uni ))))
    (_signal (_internal e6 ~extieee.std_logic_1164.std_logic 0 198 (_architecture (_uni ))))
    (_signal (_internal e7 ~extieee.std_logic_1164.std_logic 0 198 (_architecture (_uni ))))
    (_signal (_internal e8 ~extieee.std_logic_1164.std_logic 0 198 (_architecture (_uni ))))
    (_signal (_internal e9 ~extieee.std_logic_1164.std_logic 0 198 (_architecture (_uni ))))
    (_signal (_internal t1 ~extieee.std_logic_1164.std_logic 0 198 (_architecture (_uni ))))
    (_signal (_internal t2 ~extieee.std_logic_1164.std_logic 0 198 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavioral 12 -1
  )
)
I 000051 55 2416          1653952601348 Behavioral
(_unit VHDL (cresc0_9 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653952601348 2022.05.31 02:16:41)
  (_source (\./src/numarator0_9.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946554901)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(7)(5))(_sensitivity(0)(1)(2))(_read(7)(3)(4)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2421          1653952601458 Behavioral
(_unit VHDL (cresc0_3_var1 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653952601457 2022.05.31 02:16:41)
  (_source (\./src/Numarator0_5.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653952123795)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(5)(7))(_sensitivity(0)(1)(2))(_read(4)(3)(7)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2538          1653952601588 Behavioral
(_unit VHDL (cresc0_3 0 6 (behavioral 0 20 ))
  (_version v33)
  (_time 1653952601587 2022.05.31 02:16:41)
  (_source (\./src/Numarator0_3.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946686617)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 21 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 23 (_process (_simple)(_target(6)(8))(_sensitivity(1)(2)(0))(_read(4)(5)(3)(8)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(7))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2500          1653952601692 Behavioral
(_unit VHDL (cresc0_3_var1 1 6 (behavioral 1 19 ))
  (_version v33)
  (_time 1653952601691 2022.05.31 02:16:41)
  (_source (\./src/Numarator0_5.vhd\(\./src/Numarator0_3_var1.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653952123795)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 1 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 1 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 1 22 (_process (_simple)(_target(5)(7))(_sensitivity(1)(2)(0))(_read(3)(4)(7)))))
      (line__38(_architecture 1 1 38 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (3 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2532          1653952601804 Behavioral
(_unit VHDL (cresc0_3_var2 0 6 (behavioral 0 20 ))
  (_version v33)
  (_time 1653952601803 2022.05.31 02:16:41)
  (_source (\./src/numarator0_3_var2.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653948086419)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 21 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 23 (_process (_simple)(_target(6)(8))(_sensitivity(2)(1)(0))(_read(3)(4)(5)(8)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(7))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2413          1653952601908 Behavioral
(_unit VHDL (cresc0_2 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653952601907 2022.05.31 02:16:41)
  (_source (\./src/Numarator0_2.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946719777)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(7))(_sensitivity(4)(0)(1))(_read(3)(2)(7)))))
      (line__37(_architecture 1 0 37 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2416          1653952602015 Behavioral
(_unit VHDL (cresc0_1 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653952602014 2022.05.31 02:16:42)
  (_source (\./src/Numarator0_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946734682)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(5)(7))(_sensitivity(1)(2)(0))(_read(4)(3)(7)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2424          1653952602123 Behavioral
(_unit VHDL (cresc0_3_2biti 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653952602122 2022.05.31 02:16:42)
  (_source (\./src/Numarator0_3_2biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946762068)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(5)(7))(_sensitivity(1)(0)(2))(_read(3)(4)(7)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2587          1653952602237 Behavioral
(_unit VHDL (cresc0_1_var2 1 6 (behavioral 1 20 ))
  (_version v33)
  (_time 1653952602237 2022.05.31 02:16:42)
  (_source (\./src/Numarator0_3_var3.vhd\(\./src/Numarator0_1_var2.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653950772538)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 1 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 1 21 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 1 23 (_process (_simple)(_target(6)(8))(_sensitivity(1)(2)(0))(_read(4)(5)(3)(8)))))
      (line__38(_architecture 1 1 38 (_assignment (_simple)(_target(7))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2223          1653952602351 Behavioral
(_unit VHDL (generator 0 6 (behavioral 0 15 ))
  (_version v33)
  (_time 1653952602351 2022.05.31 02:16:42)
  (_source (\./src/temperatura.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653952602346)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal mode ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal LED_G ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_signal (_internal temp ~std_logic_vector{{n-1}~downto~0}~13 0 16 (_architecture (_uni (_string \"0001"\)))))
    (_signal (_internal i ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{{n-1}{{n-2}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_process
      (gn(_architecture 0 0 19 (_process (_simple)(_target(4)(5))(_sensitivity(0)(2)(1))(_read(4(_range 5))(4(0))(4(_index 6))(5)))))
      (line__28(_architecture 1 0 28 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
  )
  (_model . Behavioral 7 -1
  )
)
I 000051 55 1952          1653952602456 behavioral
(_unit VHDL (bcd_7_segmente 0 32 (behavioral 0 9 ))
  (_version v33)
  (_time 1653952602455 2022.05.31 02:16:42)
  (_source (\./src/BCD_7segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652307182434)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal BCD ~std_logic_vector{6~downto~0}~12 0 34 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_assignment (_simple)(_target(1(0)))(_sensitivity(0(3))(0(1))(0(2))(0(0))))))
      (line__13(_architecture 1 0 13 (_assignment (_simple)(_target(1(1)))(_sensitivity(0(3))(0(2))(0(1))))))
      (line__14(_architecture 2 0 14 (_assignment (_simple)(_target(1(2)))(_sensitivity(0(3))(0(2))(0(1))))))
      (line__15(_architecture 3 0 15 (_assignment (_simple)(_target(1(3)))(_sensitivity(0(0))(0(2))(0(3))(0(1))))))
      (line__16(_architecture 4 0 16 (_assignment (_simple)(_target(1(4)))(_sensitivity(0(2))(0(3))(0(1))))))
      (line__17(_architecture 5 0 17 (_assignment (_simple)(_target(1(5)))(_sensitivity(0(1))(0(3))(0(2))(0(0))))))
      (line__18(_architecture 6 0 18 (_assignment (_simple)(_target(1(6)))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavioral 7 -1
  )
)
I 000053 55 1542          1653952602563 ARCH_MUX_4_1
(_unit VHDL (mux_4_1 0 6 (arch_mux_4_1 0 18 ))
  (_version v33)
  (_time 1653952602562 2022.05.31 02:16:42)
  (_source (\./src/mux.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653932260550)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal S ~std_logic_vector{1~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(5))(_sensitivity(4)(3)(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
  )
  (_model . ARCH_MUX_4_1 1 -1
  )
)
I 000051 55 19257         1653952639217 behavioral
(_unit VHDL (fin 0 6 (behavioral 0 36 ))
  (_version v33)
  (_time 1653952639216 2022.05.31 02:17:19)
  (_source (\./src/final.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653941874255)
    (_use )
  )
  (_component
    (cresc0_9
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 40 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 0 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~13 0 45 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1336 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1336 0 48 (_entity (_out ))))
      )
    )
    (cresc0_3
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 66 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 69 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1342 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1342 0 71 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 74 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1344 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1344 0 75 (_entity (_out ))))
      )
    )
    (cresc0_2
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 107 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 109 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 111 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1354 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1354 0 112 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 113 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 114 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1356 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1356 0 115 (_entity (_out ))))
      )
    )
    (cresc0_3_var2
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 93 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 95 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 96 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 97 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1350 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1350 0 98 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 99 (_entity (_in ))))
        (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 101 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1352 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1352 0 102 (_entity (_out ))))
      )
    )
    (cresc0_3_var1
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 80 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 83 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 84 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1346 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1346 0 85 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 86 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 87 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1348 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1348 0 88 (_entity (_out ))))
      )
    )
    (cresc0_1_var2
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 133 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 135 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 136 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 137 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1362 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1362 0 138 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 139 (_entity (_in ))))
        (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 140 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 141 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1364 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1364 0 142 (_entity (_out ))))
      )
    )
    (generator
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 174 (_entity -1 ((i 4)))))
        (_port (_internal mode ~extieee.std_logic_1164.std_logic 0 175 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 176 (_entity (_in ))))
        (_port (_internal CLK1 ~extieee.std_logic_1164.std_logic 0 177 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1370 0 178 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal LED_G ~std_logic_vector{{n-1}~downto~0}~1370 0 178 (_entity (_out ))))
      )
    )
  )
  (_instantiation min_unit 0 201 (_component cresc0_9 )
    (_port
      ((En)(En))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Min_Uni_In))
      ((PL)(En))
      ((Cr)(e1))
      ((LED)(Min_Uni_Out))
    )
    (_use (_entity . cresc0_9)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation min_zeci 0 202 (_component cresc0_9 )
    (_port
      ((En)(e1))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Min_Zec_In))
      ((PL)(En))
      ((Cr)(e2))
      ((LED)(Min_Zec_Out))
    )
    (_use (_entity . cresc0_9)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation ora_unit 0 204 (_component cresc0_3 )
    (_port
      ((En)(e2))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Ora_Uni_In))
      ((PL)(En))
      ((verif)(e3))
      ((Cr)(e4))
      ((LED)(Ora_Uni_Out))
    )
    (_use (_entity . cresc0_3)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((verif)(verif))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation ora_zeci 0 205 (_component cresc0_2 )
    (_port
      ((En)(e3))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Ora_Zec_In))
      ((PL)(En))
      ((Cr)(e4))
      ((LED)(Ora_Zec_Out))
    )
    (_use (_entity . cresc0_2)
      (_port
        ((En)(En))
        ((R)(R))
        ((i)(i))
        ((PL)(PL))
        ((CLK)(CLK))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation zi_unit 0 208 (_component cresc0_3_var2 )
    (_port
      ((En)(e4))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Zi_Uni_In))
      ((PL)(En))
      ((verif)(e5))
      ((Cr)(e6))
      ((LED)(Zi_Uni_Out))
    )
    (_use (_entity . cresc0_3_var2)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((verif)(verif))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation zi_zeci 0 209 (_component cresc0_3_var1 )
    (_port
      ((En)(e5))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Zi_Uni_In))
      ((PL)(En))
      ((Cr)(e6))
      ((LED)(Zi_Zec_Out))
    )
    (_use (_entity . cresc0_3_var1)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation luna_unit 0 211 (_component cresc0_1_var2 )
    (_port
      ((En)(e6))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Luna_Uni_In))
      ((PL)(En))
      ((verif)(e7))
      ((Cr)(e8))
      ((LED)(Luna_Uni_Out))
    )
    (_use (_entity . cresc0_1_var2)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((verif)(verif))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation luna_zeci 0 212 (_component cresc0_3_var1 )
    (_port
      ((En)(e7))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Luna_Uni_In))
      ((PL)(En))
      ((Cr)(e8))
      ((LED)(Luna_Zec_Out))
    )
    (_use (_entity . cresc0_3_var1)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation temp_unit 0 215 (_component generator )
    (_port
      ((mode)(En))
      ((R)(R))
      ((CLK1)(CLK))
      ((LED_G)(Temp_Uni_Out))
    )
    (_use (_entity . generator)
      (_port
        ((mode)(mode))
        ((R)(R))
        ((CLK1)(CLK1))
        ((LED_G)(LED_G))
      )
    )
  )
  (_instantiation temp_zeci 0 216 (_component generator )
    (_port
      ((mode)(En))
      ((R)(R))
      ((CLK1)(CLK))
      ((LED_G)(Temp_Zec_Out))
    )
    (_use (_entity . generator)
      (_port
        ((mode)(mode))
        ((R)(R))
        ((CLK1)(CLK1))
        ((LED_G)(LED_G))
      )
    )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \21\ (_entity ((i 21)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Min_Zec_In ~std_logic_vector{3~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Min_Uni_In ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Ora_Zec_In ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Ora_Uni_In ~std_logic_vector{3~downto~0}~126 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Zi_Zec_In ~std_logic_vector{3~downto~0}~128 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Zi_Uni_In ~std_logic_vector{3~downto~0}~1210 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1212 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Luna_Zec_In ~std_logic_vector{3~downto~0}~1212 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Luna_Uni_In ~std_logic_vector{3~downto~0}~1214 0 17 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1216 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Min_Zec_Out ~std_logic_vector{3~downto~0}~1216 0 22 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1218 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Min_Uni_Out ~std_logic_vector{3~downto~0}~1218 0 23 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1220 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Ora_Zec_Out ~std_logic_vector{3~downto~0}~1220 0 24 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1222 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Ora_Uni_Out ~std_logic_vector{3~downto~0}~1222 0 25 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1224 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Zi_Zec_Out ~std_logic_vector{3~downto~0}~1224 0 26 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1226 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Zi_Uni_Out ~std_logic_vector{3~downto~0}~1226 0 27 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1228 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Luna_Zec_Out ~std_logic_vector{3~downto~0}~1228 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1230 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Luna_Uni_Out ~std_logic_vector{3~downto~0}~1230 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1232 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Temp_Uni_Out ~std_logic_vector{3~downto~0}~1232 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1234 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Temp_Zec_Out ~std_logic_vector{3~downto~0}~1234 0 31 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 167 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 184 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 185 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1372 0 195 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal q1 ~std_logic_vector{3~downto~0}~1372 0 195 (_architecture (_uni ))))
    (_signal (_internal q2 ~std_logic_vector{3~downto~0}~1372 0 195 (_architecture (_uni ))))
    (_signal (_internal q3 ~std_logic_vector{3~downto~0}~1372 0 195 (_architecture (_uni ))))
    (_signal (_internal q4 ~std_logic_vector{3~downto~0}~1372 0 195 (_architecture (_uni ))))
    (_signal (_internal q5 ~std_logic_vector{3~downto~0}~1372 0 195 (_architecture (_uni ))))
    (_signal (_internal q6 ~std_logic_vector{3~downto~0}~1372 0 195 (_architecture (_uni ))))
    (_signal (_internal q7 ~std_logic_vector{3~downto~0}~1372 0 195 (_architecture (_uni ))))
    (_signal (_internal q8 ~std_logic_vector{3~downto~0}~1372 0 195 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1374 0 196 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal q9 ~std_logic_vector{1~downto~0}~1374 0 196 (_architecture (_uni ))))
    (_signal (_internal e1 ~extieee.std_logic_1164.std_logic 0 197 (_architecture (_uni ))))
    (_signal (_internal e2 ~extieee.std_logic_1164.std_logic 0 197 (_architecture (_uni ))))
    (_signal (_internal e3 ~extieee.std_logic_1164.std_logic 0 197 (_architecture (_uni ))))
    (_signal (_internal e4 ~extieee.std_logic_1164.std_logic 0 197 (_architecture (_uni ))))
    (_signal (_internal e5 ~extieee.std_logic_1164.std_logic 0 197 (_architecture (_uni ))))
    (_signal (_internal e6 ~extieee.std_logic_1164.std_logic 0 197 (_architecture (_uni ))))
    (_signal (_internal e7 ~extieee.std_logic_1164.std_logic 0 197 (_architecture (_uni ))))
    (_signal (_internal e8 ~extieee.std_logic_1164.std_logic 0 197 (_architecture (_uni ))))
    (_signal (_internal e9 ~extieee.std_logic_1164.std_logic 0 197 (_architecture (_uni ))))
    (_signal (_internal t1 ~extieee.std_logic_1164.std_logic 0 197 (_architecture (_uni ))))
    (_signal (_internal t2 ~extieee.std_logic_1164.std_logic 0 197 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavioral 13 -1
  )
)
I 000051 55 2416          1653952806253 Behavioral
(_unit VHDL (cresc0_9 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653952806253 2022.05.31 02:20:06)
  (_source (\./src/numarator0_9.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946554901)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(7)(5))(_sensitivity(1)(0)(2))(_read(7)(4)(3)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2421          1653952806361 Behavioral
(_unit VHDL (cresc0_3_var1 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653952806360 2022.05.31 02:20:06)
  (_source (\./src/Numarator0_5.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653952123795)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(5)(7))(_sensitivity(2)(1)(0))(_read(3)(4)(7)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2538          1653952806470 Behavioral
(_unit VHDL (cresc0_3 0 6 (behavioral 0 20 ))
  (_version v33)
  (_time 1653952806469 2022.05.31 02:20:06)
  (_source (\./src/Numarator0_3.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946686617)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 21 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 23 (_process (_simple)(_target(8)(6))(_sensitivity(0)(1)(2))(_read(8)(5)(3)(4)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(7))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2500          1653952806576 Behavioral
(_unit VHDL (cresc0_3_var1 1 6 (behavioral 1 19 ))
  (_version v33)
  (_time 1653952806575 2022.05.31 02:20:06)
  (_source (\./src/Numarator0_5.vhd\(\./src/Numarator0_3_var1.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653952123795)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 1 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 1 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 1 22 (_process (_simple)(_target(5)(7))(_sensitivity(0)(1)(2))(_read(4)(3)(7)))))
      (line__38(_architecture 1 1 38 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (3 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2532          1653952806676 Behavioral
(_unit VHDL (cresc0_3_var2 0 6 (behavioral 0 20 ))
  (_version v33)
  (_time 1653952806676 2022.05.31 02:20:06)
  (_source (\./src/numarator0_3_var2.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653948086419)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 21 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 23 (_process (_simple)(_target(6)(8))(_sensitivity(1)(0)(2))(_read(3)(4)(5)(8)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(7))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2413          1653952806782 Behavioral
(_unit VHDL (cresc0_2 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653952806781 2022.05.31 02:20:06)
  (_source (\./src/Numarator0_2.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946719777)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(7))(_sensitivity(1)(0)(4))(_read(3)(2)(7)))))
      (line__37(_architecture 1 0 37 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2416          1653952806885 Behavioral
(_unit VHDL (cresc0_1 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653952806885 2022.05.31 02:20:06)
  (_source (\./src/Numarator0_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946734682)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(5)(7))(_sensitivity(1)(2)(0))(_read(4)(3)(7)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2424          1653952806990 Behavioral
(_unit VHDL (cresc0_3_2biti 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653952806989 2022.05.31 02:20:06)
  (_source (\./src/Numarator0_3_2biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946762068)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(5)(7))(_sensitivity(1)(2)(0))(_read(4)(3)(7)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2587          1653952807103 Behavioral
(_unit VHDL (cresc0_1_var2 1 6 (behavioral 1 20 ))
  (_version v33)
  (_time 1653952807102 2022.05.31 02:20:07)
  (_source (\./src/Numarator0_3_var3.vhd\(\./src/Numarator0_1_var2.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653950772538)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 1 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 1 21 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 1 23 (_process (_simple)(_target(6)(8))(_sensitivity(2)(0)(1))(_read(5)(4)(3)(8)))))
      (line__38(_architecture 1 1 38 (_assignment (_simple)(_target(7))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2223          1653952807206 Behavioral
(_unit VHDL (generator 0 6 (behavioral 0 15 ))
  (_version v33)
  (_time 1653952807206 2022.05.31 02:20:07)
  (_source (\./src/temperatura.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653952602346)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal mode ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal LED_G ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_signal (_internal temp ~std_logic_vector{{n-1}~downto~0}~13 0 16 (_architecture (_uni (_string \"0001"\)))))
    (_signal (_internal i ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{{n-1}{{n-2}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_process
      (gn(_architecture 0 0 19 (_process (_simple)(_target(4)(5))(_sensitivity(1)(2)(0))(_read(4(_range 5))(4(0))(4(_index 6))(5)))))
      (line__28(_architecture 1 0 28 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
  )
  (_model . Behavioral 7 -1
  )
)
I 000051 55 1952          1653952807317 behavioral
(_unit VHDL (bcd_7_segmente 0 32 (behavioral 0 9 ))
  (_version v33)
  (_time 1653952807317 2022.05.31 02:20:07)
  (_source (\./src/BCD_7segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652307182434)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal BCD ~std_logic_vector{6~downto~0}~12 0 34 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_assignment (_simple)(_target(1(0)))(_sensitivity(0(3))(0(1))(0(2))(0(0))))))
      (line__13(_architecture 1 0 13 (_assignment (_simple)(_target(1(1)))(_sensitivity(0(3))(0(2))(0(1))))))
      (line__14(_architecture 2 0 14 (_assignment (_simple)(_target(1(2)))(_sensitivity(0(3))(0(2))(0(1))))))
      (line__15(_architecture 3 0 15 (_assignment (_simple)(_target(1(3)))(_sensitivity(0(0))(0(2))(0(3))(0(1))))))
      (line__16(_architecture 4 0 16 (_assignment (_simple)(_target(1(4)))(_sensitivity(0(2))(0(3))(0(1))))))
      (line__17(_architecture 5 0 17 (_assignment (_simple)(_target(1(5)))(_sensitivity(0(1))(0(3))(0(2))(0(0))))))
      (line__18(_architecture 6 0 18 (_assignment (_simple)(_target(1(6)))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavioral 7 -1
  )
)
I 000051 55 19123         1653952807430 behavioral
(_unit VHDL (fin 0 6 (behavioral 0 36 ))
  (_version v33)
  (_time 1653952807429 2022.05.31 02:20:07)
  (_source (\./src/final.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653941874255)
    (_use )
  )
  (_component
    (cresc0_9
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 40 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 0 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~13 0 45 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1336 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1336 0 48 (_entity (_out ))))
      )
    )
    (cresc0_3
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 66 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 69 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1342 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1342 0 71 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 74 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1344 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1344 0 75 (_entity (_out ))))
      )
    )
    (cresc0_2
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 107 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 109 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 111 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1354 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1354 0 112 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 113 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 114 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1356 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1356 0 115 (_entity (_out ))))
      )
    )
    (cresc0_3_var2
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 93 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 95 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 96 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 97 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1350 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1350 0 98 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 99 (_entity (_in ))))
        (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 101 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1352 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1352 0 102 (_entity (_out ))))
      )
    )
    (cresc0_3_var1
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 80 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 83 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 84 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1346 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1346 0 85 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 86 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 87 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1348 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1348 0 88 (_entity (_out ))))
      )
    )
    (cresc0_1_var2
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 133 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 135 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 136 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 137 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1362 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1362 0 138 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 139 (_entity (_in ))))
        (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 140 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 141 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1364 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1364 0 142 (_entity (_out ))))
      )
    )
    (generator
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 162 (_entity -1 ((i 4)))))
        (_port (_internal mode ~extieee.std_logic_1164.std_logic 0 163 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 164 (_entity (_in ))))
        (_port (_internal CLK1 ~extieee.std_logic_1164.std_logic 0 165 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1370 0 166 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal LED_G ~std_logic_vector{{n-1}~downto~0}~1370 0 166 (_entity (_out ))))
      )
    )
  )
  (_instantiation min_unit 0 189 (_component cresc0_9 )
    (_port
      ((En)(En))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Min_Uni_In))
      ((PL)(En))
      ((Cr)(e1))
      ((LED)(Min_Uni_Out))
    )
    (_use (_entity . cresc0_9)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation min_zeci 0 190 (_component cresc0_9 )
    (_port
      ((En)(e1))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Min_Zec_In))
      ((PL)(En))
      ((Cr)(e2))
      ((LED)(Min_Zec_Out))
    )
    (_use (_entity . cresc0_9)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation ora_unit 0 192 (_component cresc0_3 )
    (_port
      ((En)(e2))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Ora_Uni_In))
      ((PL)(En))
      ((verif)(e3))
      ((Cr)(e4))
      ((LED)(Ora_Uni_Out))
    )
    (_use (_entity . cresc0_3)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((verif)(verif))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation ora_zeci 0 193 (_component cresc0_2 )
    (_port
      ((En)(e3))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Ora_Zec_In))
      ((PL)(En))
      ((Cr)(e4))
      ((LED)(Ora_Zec_Out))
    )
    (_use (_entity . cresc0_2)
      (_port
        ((En)(En))
        ((R)(R))
        ((i)(i))
        ((PL)(PL))
        ((CLK)(CLK))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation zi_unit 0 196 (_component cresc0_3_var2 )
    (_port
      ((En)(e4))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Zi_Uni_In))
      ((PL)(En))
      ((verif)(e5))
      ((Cr)(e6))
      ((LED)(Zi_Uni_Out))
    )
    (_use (_entity . cresc0_3_var2)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((verif)(verif))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation zi_zeci 0 197 (_component cresc0_3_var1 )
    (_port
      ((En)(e5))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Zi_Uni_In))
      ((PL)(En))
      ((Cr)(e6))
      ((LED)(Zi_Zec_Out))
    )
    (_use (_entity . cresc0_3_var1)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation luna_unit 0 199 (_component cresc0_1_var2 )
    (_port
      ((En)(e6))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Luna_Uni_In))
      ((PL)(En))
      ((verif)(e7))
      ((Cr)(e8))
      ((LED)(Luna_Uni_Out))
    )
    (_use (_entity . cresc0_1_var2)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((verif)(verif))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation luna_zeci 0 200 (_component cresc0_3_var1 )
    (_port
      ((En)(e7))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Luna_Uni_In))
      ((PL)(En))
      ((Cr)(e8))
      ((LED)(Luna_Zec_Out))
    )
    (_use (_entity . cresc0_3_var1)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation temp_unit 0 203 (_component generator )
    (_port
      ((mode)(En))
      ((R)(R))
      ((CLK1)(CLK))
      ((LED_G)(Temp_Uni_Out))
    )
    (_use (_entity . generator)
      (_port
        ((mode)(mode))
        ((R)(R))
        ((CLK1)(CLK1))
        ((LED_G)(LED_G))
      )
    )
  )
  (_instantiation temp_zeci 0 204 (_component generator )
    (_port
      ((mode)(En))
      ((R)(R))
      ((CLK1)(CLK))
      ((LED_G)(Temp_Zec_Out))
    )
    (_use (_entity . generator)
      (_port
        ((mode)(mode))
        ((R)(R))
        ((CLK1)(CLK1))
        ((LED_G)(LED_G))
      )
    )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \21\ (_entity ((i 21)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Min_Zec_In ~std_logic_vector{3~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Min_Uni_In ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Ora_Zec_In ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Ora_Uni_In ~std_logic_vector{3~downto~0}~126 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Zi_Zec_In ~std_logic_vector{3~downto~0}~128 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Zi_Uni_In ~std_logic_vector{3~downto~0}~1210 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1212 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Luna_Zec_In ~std_logic_vector{3~downto~0}~1212 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Luna_Uni_In ~std_logic_vector{3~downto~0}~1214 0 17 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1216 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Min_Zec_Out ~std_logic_vector{3~downto~0}~1216 0 22 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1218 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Min_Uni_Out ~std_logic_vector{3~downto~0}~1218 0 23 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1220 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Ora_Zec_Out ~std_logic_vector{3~downto~0}~1220 0 24 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1222 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Ora_Uni_Out ~std_logic_vector{3~downto~0}~1222 0 25 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1224 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Zi_Zec_Out ~std_logic_vector{3~downto~0}~1224 0 26 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1226 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Zi_Uni_Out ~std_logic_vector{3~downto~0}~1226 0 27 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1228 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Luna_Zec_Out ~std_logic_vector{3~downto~0}~1228 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1230 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Luna_Uni_Out ~std_logic_vector{3~downto~0}~1230 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1232 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Temp_Uni_Out ~std_logic_vector{3~downto~0}~1232 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1234 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Temp_Zec_Out ~std_logic_vector{3~downto~0}~1234 0 31 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 172 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 173 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1372 0 183 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal q1 ~std_logic_vector{3~downto~0}~1372 0 183 (_architecture (_uni ))))
    (_signal (_internal q2 ~std_logic_vector{3~downto~0}~1372 0 183 (_architecture (_uni ))))
    (_signal (_internal q3 ~std_logic_vector{3~downto~0}~1372 0 183 (_architecture (_uni ))))
    (_signal (_internal q4 ~std_logic_vector{3~downto~0}~1372 0 183 (_architecture (_uni ))))
    (_signal (_internal q5 ~std_logic_vector{3~downto~0}~1372 0 183 (_architecture (_uni ))))
    (_signal (_internal q6 ~std_logic_vector{3~downto~0}~1372 0 183 (_architecture (_uni ))))
    (_signal (_internal q7 ~std_logic_vector{3~downto~0}~1372 0 183 (_architecture (_uni ))))
    (_signal (_internal q8 ~std_logic_vector{3~downto~0}~1372 0 183 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 184 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal q9 ~std_logic_vector{1~downto~0}~13 0 184 (_architecture (_uni ))))
    (_signal (_internal e1 ~extieee.std_logic_1164.std_logic 0 185 (_architecture (_uni ))))
    (_signal (_internal e2 ~extieee.std_logic_1164.std_logic 0 185 (_architecture (_uni ))))
    (_signal (_internal e3 ~extieee.std_logic_1164.std_logic 0 185 (_architecture (_uni ))))
    (_signal (_internal e4 ~extieee.std_logic_1164.std_logic 0 185 (_architecture (_uni ))))
    (_signal (_internal e5 ~extieee.std_logic_1164.std_logic 0 185 (_architecture (_uni ))))
    (_signal (_internal e6 ~extieee.std_logic_1164.std_logic 0 185 (_architecture (_uni ))))
    (_signal (_internal e7 ~extieee.std_logic_1164.std_logic 0 185 (_architecture (_uni ))))
    (_signal (_internal e8 ~extieee.std_logic_1164.std_logic 0 185 (_architecture (_uni ))))
    (_signal (_internal e9 ~extieee.std_logic_1164.std_logic 0 185 (_architecture (_uni ))))
    (_signal (_internal t1 ~extieee.std_logic_1164.std_logic 0 185 (_architecture (_uni ))))
    (_signal (_internal t2 ~extieee.std_logic_1164.std_logic 0 185 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavioral 13 -1
  )
)
I 000051 55 21051         1653954280891 behavioral
(_unit VHDL (fin 0 6 (behavioral 0 36 ))
  (_version v33)
  (_time 1653954280890 2022.05.31 02:44:40)
  (_source (\./src/final.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653954260724)
    (_use )
  )
  (_component
    (cresc0_9
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 40 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 0 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~13 0 45 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1334 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1334 0 48 (_entity (_out ))))
      )
    )
    (cresc0_3
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 66 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 69 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1340 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1340 0 71 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 74 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1342 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1342 0 75 (_entity (_out ))))
      )
    )
    (cresc0_2
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 107 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 109 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 111 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1352 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1352 0 112 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 113 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 114 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1354 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1354 0 115 (_entity (_out ))))
      )
    )
    (cresc0_3_var2
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 93 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 95 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 96 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 97 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1348 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1348 0 98 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 99 (_entity (_in ))))
        (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 101 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1350 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1350 0 102 (_entity (_out ))))
      )
    )
    (cresc0_3_var1
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 80 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 83 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 84 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1344 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1344 0 85 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 86 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 87 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1346 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1346 0 88 (_entity (_out ))))
      )
    )
    (cresc0_1_var2
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 133 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 135 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 136 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 137 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1360 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1360 0 138 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 139 (_entity (_in ))))
        (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 140 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 141 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1362 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1362 0 142 (_entity (_out ))))
      )
    )
    (generator
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 162 (_entity -1 ((i 4)))))
        (_port (_internal mode ~extieee.std_logic_1164.std_logic 0 163 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 164 (_entity (_in ))))
        (_port (_internal CLK1 ~extieee.std_logic_1164.std_logic 0 165 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1368 0 166 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal LED_G ~std_logic_vector{{n-1}~downto~0}~1368 0 166 (_entity (_out ))))
      )
    )
    (BCD_7_Segmente
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 172 (_entity (_in ))))
        (_port (_internal BCD ~std_logic_vector{6~downto~0}~13 0 173 (_entity (_out ))))
      )
    )
  )
  (_instantiation min_unit 0 188 (_component cresc0_9 )
    (_port
      ((En)(En))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Min_Uni_In))
      ((PL)(En))
      ((Cr)(e1))
      ((LED)(q1))
    )
    (_use (_entity . cresc0_9)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation min_zeci 0 189 (_component cresc0_9 )
    (_port
      ((En)(e1))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Min_Zec_In))
      ((PL)(En))
      ((Cr)(e2))
      ((LED)(q2))
    )
    (_use (_entity . cresc0_9)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation ora_unit 0 191 (_component cresc0_3 )
    (_port
      ((En)(e2))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Ora_Uni_In))
      ((PL)(En))
      ((verif)(e3))
      ((Cr)(e4))
      ((LED)(q3))
    )
    (_use (_entity . cresc0_3)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((verif)(verif))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation ora_zeci 0 192 (_component cresc0_2 )
    (_port
      ((En)(e3))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Ora_Zec_In))
      ((PL)(En))
      ((Cr)(e4))
      ((LED)(q4))
    )
    (_use (_entity . cresc0_2)
      (_port
        ((En)(En))
        ((R)(R))
        ((i)(i))
        ((PL)(PL))
        ((CLK)(CLK))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation zi_unit 0 195 (_component cresc0_3_var2 )
    (_port
      ((En)(e4))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Zi_Uni_In))
      ((PL)(En))
      ((verif)(e5))
      ((Cr)(e6))
      ((LED)(q5))
    )
    (_use (_entity . cresc0_3_var2)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((verif)(verif))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation zi_zeci 0 196 (_component cresc0_3_var1 )
    (_port
      ((En)(e5))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Zi_Uni_In))
      ((PL)(En))
      ((Cr)(e6))
      ((LED)(q6))
    )
    (_use (_entity . cresc0_3_var1)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation luna_unit 0 198 (_component cresc0_1_var2 )
    (_port
      ((En)(e6))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Luna_Uni_In))
      ((PL)(En))
      ((verif)(e7))
      ((Cr)(e8))
      ((LED)(q7))
    )
    (_use (_entity . cresc0_1_var2)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((verif)(verif))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation luna_zeci 0 199 (_component cresc0_3_var1 )
    (_port
      ((En)(e7))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Luna_Uni_In))
      ((PL)(En))
      ((Cr)(e8))
      ((LED)(q8))
    )
    (_use (_entity . cresc0_3_var1)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation temp_unit 0 202 (_component generator )
    (_port
      ((mode)(En))
      ((R)(R))
      ((CLK1)(CLK))
      ((LED_G)(q9))
    )
    (_use (_entity . generator)
      (_port
        ((mode)(mode))
        ((R)(R))
        ((CLK1)(CLK1))
        ((LED_G)(LED_G))
      )
    )
  )
  (_instantiation temp_zeci 0 203 (_component generator )
    (_port
      ((mode)(En))
      ((R)(R))
      ((CLK1)(CLK))
      ((LED_G)(q10))
    )
    (_use (_entity . generator)
      (_port
        ((mode)(mode))
        ((R)(R))
        ((CLK1)(CLK1))
        ((LED_G)(LED_G))
      )
    )
  )
  (_instantiation min_afis_unit 0 206 (_component BCD_7_Segmente )
    (_port
      ((A)(q1))
      ((BCD)(Min_Uni_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation min_afis_zeci 0 207 (_component BCD_7_Segmente )
    (_port
      ((A)(q2))
      ((BCD)(Min_Zec_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation ora_afis_unit 0 209 (_component BCD_7_Segmente )
    (_port
      ((A)(q3))
      ((BCD)(Ora_Uni_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation ora_afis_zeci 0 210 (_component BCD_7_Segmente )
    (_port
      ((A)(q4))
      ((BCD)(Ora_Zec_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation zi_afis_unit 0 212 (_component BCD_7_Segmente )
    (_port
      ((A)(q5))
      ((BCD)(Zi_Uni_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation zi_afis_zeci 0 213 (_component BCD_7_Segmente )
    (_port
      ((A)(q6))
      ((BCD)(Zi_Zec_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation luna_afis_unit 0 215 (_component BCD_7_Segmente )
    (_port
      ((A)(q7))
      ((BCD)(Luna_Uni_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation luna_afis_zeci 0 216 (_component BCD_7_Segmente )
    (_port
      ((A)(q8))
      ((BCD)(Luna_Zec_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation temp_afis_unit 0 218 (_component BCD_7_Segmente )
    (_port
      ((A)(q9))
      ((BCD)(Temp_Uni_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation temp_afis_zeci 0 219 (_component BCD_7_Segmente )
    (_port
      ((A)(q10))
      ((BCD)(Temp_Zec_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \21\ (_entity ((i 21)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Min_Zec_In ~std_logic_vector{3~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Min_Uni_In ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Ora_Zec_In ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Ora_Uni_In ~std_logic_vector{3~downto~0}~126 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Zi_Zec_In ~std_logic_vector{3~downto~0}~128 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Zi_Uni_In ~std_logic_vector{3~downto~0}~1210 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1212 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Luna_Zec_In ~std_logic_vector{3~downto~0}~1212 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Luna_Uni_In ~std_logic_vector{3~downto~0}~1214 0 17 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Min_Zec_Out ~std_logic_vector{6~downto~0}~12 0 22 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1216 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Min_Uni_Out ~std_logic_vector{6~downto~0}~1216 0 23 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1218 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Ora_Zec_Out ~std_logic_vector{6~downto~0}~1218 0 24 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1220 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Ora_Uni_Out ~std_logic_vector{6~downto~0}~1220 0 25 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1222 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Zi_Zec_Out ~std_logic_vector{6~downto~0}~1222 0 26 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1224 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Zi_Uni_Out ~std_logic_vector{6~downto~0}~1224 0 27 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Luna_Zec_Out ~std_logic_vector{6~downto~0}~1226 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1228 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Luna_Uni_Out ~std_logic_vector{6~downto~0}~1228 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1230 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Temp_Uni_Out ~std_logic_vector{6~downto~0}~1230 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1232 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Temp_Zec_Out ~std_logic_vector{6~downto~0}~1232 0 31 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 172 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 173 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1370 0 183 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal q1 ~std_logic_vector{3~downto~0}~1370 0 183 (_architecture (_uni ))))
    (_signal (_internal q2 ~std_logic_vector{3~downto~0}~1370 0 183 (_architecture (_uni ))))
    (_signal (_internal q3 ~std_logic_vector{3~downto~0}~1370 0 183 (_architecture (_uni ))))
    (_signal (_internal q4 ~std_logic_vector{3~downto~0}~1370 0 183 (_architecture (_uni ))))
    (_signal (_internal q5 ~std_logic_vector{3~downto~0}~1370 0 183 (_architecture (_uni ))))
    (_signal (_internal q6 ~std_logic_vector{3~downto~0}~1370 0 183 (_architecture (_uni ))))
    (_signal (_internal q7 ~std_logic_vector{3~downto~0}~1370 0 183 (_architecture (_uni ))))
    (_signal (_internal q8 ~std_logic_vector{3~downto~0}~1370 0 183 (_architecture (_uni ))))
    (_signal (_internal q9 ~std_logic_vector{3~downto~0}~1370 0 183 (_architecture (_uni ))))
    (_signal (_internal q10 ~std_logic_vector{3~downto~0}~1370 0 183 (_architecture (_uni ))))
    (_signal (_internal e1 ~extieee.std_logic_1164.std_logic 0 184 (_architecture (_uni ))))
    (_signal (_internal e2 ~extieee.std_logic_1164.std_logic 0 184 (_architecture (_uni ))))
    (_signal (_internal e3 ~extieee.std_logic_1164.std_logic 0 184 (_architecture (_uni ))))
    (_signal (_internal e4 ~extieee.std_logic_1164.std_logic 0 184 (_architecture (_uni ))))
    (_signal (_internal e5 ~extieee.std_logic_1164.std_logic 0 184 (_architecture (_uni ))))
    (_signal (_internal e6 ~extieee.std_logic_1164.std_logic 0 184 (_architecture (_uni ))))
    (_signal (_internal e7 ~extieee.std_logic_1164.std_logic 0 184 (_architecture (_uni ))))
    (_signal (_internal e8 ~extieee.std_logic_1164.std_logic 0 184 (_architecture (_uni ))))
    (_signal (_internal e9 ~extieee.std_logic_1164.std_logic 0 184 (_architecture (_uni ))))
    (_signal (_internal t1 ~extieee.std_logic_1164.std_logic 0 184 (_architecture (_uni ))))
    (_signal (_internal t2 ~extieee.std_logic_1164.std_logic 0 184 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavioral 13 -1
  )
)
I 000051 55 21051         1653954300936 behavioral
(_unit VHDL (fin 0 6 (behavioral 0 36 ))
  (_version v33)
  (_time 1653954300935 2022.05.31 02:45:00)
  (_source (\./src/final.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653954260724)
    (_use )
  )
  (_component
    (cresc0_9
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 40 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 0 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~13 0 45 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1334 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1334 0 48 (_entity (_out ))))
      )
    )
    (cresc0_3
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 66 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 69 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1340 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1340 0 71 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 74 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1342 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1342 0 75 (_entity (_out ))))
      )
    )
    (cresc0_2
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 107 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 109 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 111 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1352 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1352 0 112 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 113 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 114 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1354 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1354 0 115 (_entity (_out ))))
      )
    )
    (cresc0_3_var2
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 93 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 95 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 96 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 97 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1348 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1348 0 98 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 99 (_entity (_in ))))
        (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 101 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1350 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1350 0 102 (_entity (_out ))))
      )
    )
    (cresc0_3_var1
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 80 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 83 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 84 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1344 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1344 0 85 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 86 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 87 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1346 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1346 0 88 (_entity (_out ))))
      )
    )
    (cresc0_1_var2
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 133 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 135 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 136 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 137 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1360 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1360 0 138 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 139 (_entity (_in ))))
        (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 140 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 141 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1362 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1362 0 142 (_entity (_out ))))
      )
    )
    (generator
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 162 (_entity -1 ((i 4)))))
        (_port (_internal mode ~extieee.std_logic_1164.std_logic 0 163 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 164 (_entity (_in ))))
        (_port (_internal CLK1 ~extieee.std_logic_1164.std_logic 0 165 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1368 0 166 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal LED_G ~std_logic_vector{{n-1}~downto~0}~1368 0 166 (_entity (_out ))))
      )
    )
    (BCD_7_Segmente
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 172 (_entity (_in ))))
        (_port (_internal BCD ~std_logic_vector{6~downto~0}~13 0 173 (_entity (_out ))))
      )
    )
  )
  (_instantiation min_unit 0 188 (_component cresc0_9 )
    (_port
      ((En)(En))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Min_Uni_In))
      ((PL)(En))
      ((Cr)(e1))
      ((LED)(q1))
    )
    (_use (_entity . cresc0_9)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation min_zeci 0 189 (_component cresc0_9 )
    (_port
      ((En)(e1))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Min_Zec_In))
      ((PL)(En))
      ((Cr)(e2))
      ((LED)(q2))
    )
    (_use (_entity . cresc0_9)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation ora_unit 0 191 (_component cresc0_3 )
    (_port
      ((En)(e2))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Ora_Uni_In))
      ((PL)(En))
      ((verif)(e3))
      ((Cr)(e4))
      ((LED)(q3))
    )
    (_use (_entity . cresc0_3)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((verif)(verif))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation ora_zeci 0 192 (_component cresc0_2 )
    (_port
      ((En)(e3))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Ora_Zec_In))
      ((PL)(En))
      ((Cr)(e4))
      ((LED)(q4))
    )
    (_use (_entity . cresc0_2)
      (_port
        ((En)(En))
        ((R)(R))
        ((i)(i))
        ((PL)(PL))
        ((CLK)(CLK))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation zi_unit 0 195 (_component cresc0_3_var2 )
    (_port
      ((En)(e4))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Zi_Uni_In))
      ((PL)(En))
      ((verif)(e5))
      ((Cr)(e6))
      ((LED)(q5))
    )
    (_use (_entity . cresc0_3_var2)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((verif)(verif))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation zi_zeci 0 196 (_component cresc0_3_var1 )
    (_port
      ((En)(e5))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Zi_Uni_In))
      ((PL)(En))
      ((Cr)(e6))
      ((LED)(q6))
    )
    (_use (_entity . cresc0_3_var1)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation luna_unit 0 198 (_component cresc0_1_var2 )
    (_port
      ((En)(e6))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Luna_Uni_In))
      ((PL)(En))
      ((verif)(e7))
      ((Cr)(e8))
      ((LED)(q7))
    )
    (_use (_entity . cresc0_1_var2)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((verif)(verif))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation luna_zeci 0 199 (_component cresc0_3_var1 )
    (_port
      ((En)(e7))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Luna_Uni_In))
      ((PL)(En))
      ((Cr)(e8))
      ((LED)(q8))
    )
    (_use (_entity . cresc0_3_var1)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation temp_unit 0 202 (_component generator )
    (_port
      ((mode)(En))
      ((R)(R))
      ((CLK1)(CLK))
      ((LED_G)(q9))
    )
    (_use (_entity . generator)
      (_port
        ((mode)(mode))
        ((R)(R))
        ((CLK1)(CLK1))
        ((LED_G)(LED_G))
      )
    )
  )
  (_instantiation temp_zeci 0 203 (_component generator )
    (_port
      ((mode)(En))
      ((R)(R))
      ((CLK1)(CLK))
      ((LED_G)(q10))
    )
    (_use (_entity . generator)
      (_port
        ((mode)(mode))
        ((R)(R))
        ((CLK1)(CLK1))
        ((LED_G)(LED_G))
      )
    )
  )
  (_instantiation min_afis_unit 0 206 (_component BCD_7_Segmente )
    (_port
      ((A)(q1))
      ((BCD)(Min_Uni_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation min_afis_zeci 0 207 (_component BCD_7_Segmente )
    (_port
      ((A)(q2))
      ((BCD)(Min_Zec_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation ora_afis_unit 0 209 (_component BCD_7_Segmente )
    (_port
      ((A)(q3))
      ((BCD)(Ora_Uni_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation ora_afis_zeci 0 210 (_component BCD_7_Segmente )
    (_port
      ((A)(q4))
      ((BCD)(Ora_Zec_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation zi_afis_unit 0 212 (_component BCD_7_Segmente )
    (_port
      ((A)(q5))
      ((BCD)(Zi_Uni_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation zi_afis_zeci 0 213 (_component BCD_7_Segmente )
    (_port
      ((A)(q6))
      ((BCD)(Zi_Zec_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation luna_afis_unit 0 215 (_component BCD_7_Segmente )
    (_port
      ((A)(q7))
      ((BCD)(Luna_Uni_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation luna_afis_zeci 0 216 (_component BCD_7_Segmente )
    (_port
      ((A)(q8))
      ((BCD)(Luna_Zec_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation temp_afis_unit 0 218 (_component BCD_7_Segmente )
    (_port
      ((A)(q9))
      ((BCD)(Temp_Uni_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation temp_afis_zeci 0 219 (_component BCD_7_Segmente )
    (_port
      ((A)(q10))
      ((BCD)(Temp_Zec_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \21\ (_entity ((i 21)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Min_Zec_In ~std_logic_vector{3~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Min_Uni_In ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Ora_Zec_In ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Ora_Uni_In ~std_logic_vector{3~downto~0}~126 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Zi_Zec_In ~std_logic_vector{3~downto~0}~128 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Zi_Uni_In ~std_logic_vector{3~downto~0}~1210 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1212 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Luna_Zec_In ~std_logic_vector{3~downto~0}~1212 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Luna_Uni_In ~std_logic_vector{3~downto~0}~1214 0 17 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Min_Zec_Out ~std_logic_vector{6~downto~0}~12 0 22 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1216 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Min_Uni_Out ~std_logic_vector{6~downto~0}~1216 0 23 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1218 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Ora_Zec_Out ~std_logic_vector{6~downto~0}~1218 0 24 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1220 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Ora_Uni_Out ~std_logic_vector{6~downto~0}~1220 0 25 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1222 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Zi_Zec_Out ~std_logic_vector{6~downto~0}~1222 0 26 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1224 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Zi_Uni_Out ~std_logic_vector{6~downto~0}~1224 0 27 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Luna_Zec_Out ~std_logic_vector{6~downto~0}~1226 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1228 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Luna_Uni_Out ~std_logic_vector{6~downto~0}~1228 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1230 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Temp_Uni_Out ~std_logic_vector{6~downto~0}~1230 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1232 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Temp_Zec_Out ~std_logic_vector{6~downto~0}~1232 0 31 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 172 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 173 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1370 0 183 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal q1 ~std_logic_vector{3~downto~0}~1370 0 183 (_architecture (_uni ))))
    (_signal (_internal q2 ~std_logic_vector{3~downto~0}~1370 0 183 (_architecture (_uni ))))
    (_signal (_internal q3 ~std_logic_vector{3~downto~0}~1370 0 183 (_architecture (_uni ))))
    (_signal (_internal q4 ~std_logic_vector{3~downto~0}~1370 0 183 (_architecture (_uni ))))
    (_signal (_internal q5 ~std_logic_vector{3~downto~0}~1370 0 183 (_architecture (_uni ))))
    (_signal (_internal q6 ~std_logic_vector{3~downto~0}~1370 0 183 (_architecture (_uni ))))
    (_signal (_internal q7 ~std_logic_vector{3~downto~0}~1370 0 183 (_architecture (_uni ))))
    (_signal (_internal q8 ~std_logic_vector{3~downto~0}~1370 0 183 (_architecture (_uni ))))
    (_signal (_internal q9 ~std_logic_vector{3~downto~0}~1370 0 183 (_architecture (_uni ))))
    (_signal (_internal q10 ~std_logic_vector{3~downto~0}~1370 0 183 (_architecture (_uni ))))
    (_signal (_internal e1 ~extieee.std_logic_1164.std_logic 0 184 (_architecture (_uni ))))
    (_signal (_internal e2 ~extieee.std_logic_1164.std_logic 0 184 (_architecture (_uni ))))
    (_signal (_internal e3 ~extieee.std_logic_1164.std_logic 0 184 (_architecture (_uni ))))
    (_signal (_internal e4 ~extieee.std_logic_1164.std_logic 0 184 (_architecture (_uni ))))
    (_signal (_internal e5 ~extieee.std_logic_1164.std_logic 0 184 (_architecture (_uni ))))
    (_signal (_internal e6 ~extieee.std_logic_1164.std_logic 0 184 (_architecture (_uni ))))
    (_signal (_internal e7 ~extieee.std_logic_1164.std_logic 0 184 (_architecture (_uni ))))
    (_signal (_internal e8 ~extieee.std_logic_1164.std_logic 0 184 (_architecture (_uni ))))
    (_signal (_internal e9 ~extieee.std_logic_1164.std_logic 0 184 (_architecture (_uni ))))
    (_signal (_internal t1 ~extieee.std_logic_1164.std_logic 0 184 (_architecture (_uni ))))
    (_signal (_internal t2 ~extieee.std_logic_1164.std_logic 0 184 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavioral 13 -1
  )
)
I 000051 55 22093         1653955750584 behavioral
(_unit VHDL (fin 0 6 (behavioral 0 36 ))
  (_version v33)
  (_time 1653955750583 2022.05.31 03:09:10)
  (_source (\./src/final.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653954260724)
    (_use )
  )
  (_component
    (cresc0_9
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 40 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 0 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~13 0 45 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1334 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1334 0 48 (_entity (_out ))))
      )
    )
    (cresc0_5
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 53 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1336 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1336 0 58 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1338 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1338 0 61 (_entity (_out ))))
      )
    )
    (cresc0_3
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 66 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 69 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1340 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1340 0 71 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 74 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1342 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1342 0 75 (_entity (_out ))))
      )
    )
    (cresc0_2
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 107 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 109 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 111 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1352 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1352 0 112 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 113 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 114 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1354 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1354 0 115 (_entity (_out ))))
      )
    )
    (cresc0_3_var2
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 93 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 95 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 96 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 97 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1348 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1348 0 98 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 99 (_entity (_in ))))
        (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 101 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1350 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1350 0 102 (_entity (_out ))))
      )
    )
    (cresc0_3_var1
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 80 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 83 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 84 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1344 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1344 0 85 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 86 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 87 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1346 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1346 0 88 (_entity (_out ))))
      )
    )
    (cresc0_1_var2
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 133 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 135 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 136 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 137 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1360 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1360 0 138 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 139 (_entity (_in ))))
        (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 140 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 141 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1362 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 13 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1362 0 142 (_entity (_out ))))
      )
    )
    (generator
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 162 (_entity -1 ((i 4)))))
        (_port (_internal mode ~extieee.std_logic_1164.std_logic 0 163 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 164 (_entity (_in ))))
        (_port (_internal CLK1 ~extieee.std_logic_1164.std_logic 0 165 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1368 0 166 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 14 )(i 0))))))
        (_port (_internal LED_G ~std_logic_vector{{n-1}~downto~0}~1368 0 166 (_entity (_out ))))
      )
    )
    (BCD_7_Segmente
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 172 (_entity (_in ))))
        (_port (_internal BCD ~std_logic_vector{6~downto~0}~13 0 173 (_entity (_out ))))
      )
    )
  )
  (_instantiation min_unit 0 188 (_component cresc0_9 )
    (_port
      ((En)(En))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Min_Uni_In))
      ((PL)(En))
      ((Cr)(e1))
      ((LED)(q1))
    )
    (_use (_entity . cresc0_9)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation min_zeci 0 189 (_component cresc0_5 )
    (_port
      ((En)(e1))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Min_Zec_In))
      ((PL)(En))
      ((Cr)(e2))
      ((LED)(q2))
    )
    (_use (_entity . cresc0_5)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation ora_unit 0 191 (_component cresc0_3 )
    (_port
      ((En)(e2))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Ora_Uni_In))
      ((PL)(En))
      ((verif)(e3))
      ((Cr)(e4))
      ((LED)(q3))
    )
    (_use (_entity . cresc0_3)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((verif)(verif))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation ora_zeci 0 192 (_component cresc0_2 )
    (_port
      ((En)(e3))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Ora_Zec_In))
      ((PL)(En))
      ((Cr)(e4))
      ((LED)(q4))
    )
    (_use (_entity . cresc0_2)
      (_port
        ((En)(En))
        ((R)(R))
        ((i)(i))
        ((PL)(PL))
        ((CLK)(CLK))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation zi_unit 0 195 (_component cresc0_3_var2 )
    (_port
      ((En)(e4))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Zi_Uni_In))
      ((PL)(En))
      ((verif)(e5))
      ((Cr)(e6))
      ((LED)(q5))
    )
    (_use (_entity . cresc0_3_var2)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((verif)(verif))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation zi_zeci 0 196 (_component cresc0_3_var1 )
    (_port
      ((En)(e5))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Zi_Uni_In))
      ((PL)(En))
      ((Cr)(e6))
      ((LED)(q6))
    )
    (_use (_entity . cresc0_3_var1)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation luna_unit 0 198 (_component cresc0_1_var2 )
    (_port
      ((En)(e6))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Luna_Uni_In))
      ((PL)(En))
      ((verif)(e7))
      ((Cr)(e8))
      ((LED)(q7))
    )
    (_use (_entity . cresc0_1_var2)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((verif)(verif))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation luna_zeci 0 199 (_component cresc0_3_var1 )
    (_port
      ((En)(e7))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Luna_Uni_In))
      ((PL)(En))
      ((Cr)(e8))
      ((LED)(q8))
    )
    (_use (_entity . cresc0_3_var1)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation temp_unit 0 202 (_component generator )
    (_port
      ((mode)(En))
      ((R)(R))
      ((CLK1)(CLK))
      ((LED_G)(q9))
    )
    (_use (_entity . generator)
      (_port
        ((mode)(mode))
        ((R)(R))
        ((CLK1)(CLK1))
        ((LED_G)(LED_G))
      )
    )
  )
  (_instantiation temp_zeci 0 203 (_component generator )
    (_port
      ((mode)(En))
      ((R)(R))
      ((CLK1)(CLK))
      ((LED_G)(q10))
    )
    (_use (_entity . generator)
      (_port
        ((mode)(mode))
        ((R)(R))
        ((CLK1)(CLK1))
        ((LED_G)(LED_G))
      )
    )
  )
  (_instantiation min_afis_unit 0 206 (_component BCD_7_Segmente )
    (_port
      ((A)(q1))
      ((BCD)(Min_Uni_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation min_afis_zeci 0 207 (_component BCD_7_Segmente )
    (_port
      ((A)(q2))
      ((BCD)(Min_Zec_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation ora_afis_unit 0 209 (_component BCD_7_Segmente )
    (_port
      ((A)(q3))
      ((BCD)(Ora_Uni_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation ora_afis_zeci 0 210 (_component BCD_7_Segmente )
    (_port
      ((A)(q4))
      ((BCD)(Ora_Zec_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation zi_afis_unit 0 212 (_component BCD_7_Segmente )
    (_port
      ((A)(q5))
      ((BCD)(Zi_Uni_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation zi_afis_zeci 0 213 (_component BCD_7_Segmente )
    (_port
      ((A)(q6))
      ((BCD)(Zi_Zec_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation luna_afis_unit 0 215 (_component BCD_7_Segmente )
    (_port
      ((A)(q7))
      ((BCD)(Luna_Uni_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation luna_afis_zeci 0 216 (_component BCD_7_Segmente )
    (_port
      ((A)(q8))
      ((BCD)(Luna_Zec_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation temp_afis_unit 0 218 (_component BCD_7_Segmente )
    (_port
      ((A)(q9))
      ((BCD)(Temp_Uni_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation temp_afis_zeci 0 219 (_component BCD_7_Segmente )
    (_port
      ((A)(q10))
      ((BCD)(Temp_Zec_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \21\ (_entity ((i 21)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Min_Zec_In ~std_logic_vector{3~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Min_Uni_In ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Ora_Zec_In ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Ora_Uni_In ~std_logic_vector{3~downto~0}~126 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Zi_Zec_In ~std_logic_vector{3~downto~0}~128 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Zi_Uni_In ~std_logic_vector{3~downto~0}~1210 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1212 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Luna_Zec_In ~std_logic_vector{3~downto~0}~1212 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Luna_Uni_In ~std_logic_vector{3~downto~0}~1214 0 17 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Min_Zec_Out ~std_logic_vector{6~downto~0}~12 0 22 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1216 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Min_Uni_Out ~std_logic_vector{6~downto~0}~1216 0 23 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1218 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Ora_Zec_Out ~std_logic_vector{6~downto~0}~1218 0 24 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1220 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Ora_Uni_Out ~std_logic_vector{6~downto~0}~1220 0 25 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1222 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Zi_Zec_Out ~std_logic_vector{6~downto~0}~1222 0 26 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1224 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Zi_Uni_Out ~std_logic_vector{6~downto~0}~1224 0 27 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Luna_Zec_Out ~std_logic_vector{6~downto~0}~1226 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1228 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Luna_Uni_Out ~std_logic_vector{6~downto~0}~1228 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1230 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Temp_Uni_Out ~std_logic_vector{6~downto~0}~1230 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1232 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Temp_Zec_Out ~std_logic_vector{6~downto~0}~1232 0 31 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 172 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 173 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1370 0 183 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal q1 ~std_logic_vector{3~downto~0}~1370 0 183 (_architecture (_uni ))))
    (_signal (_internal q2 ~std_logic_vector{3~downto~0}~1370 0 183 (_architecture (_uni ))))
    (_signal (_internal q3 ~std_logic_vector{3~downto~0}~1370 0 183 (_architecture (_uni ))))
    (_signal (_internal q4 ~std_logic_vector{3~downto~0}~1370 0 183 (_architecture (_uni ))))
    (_signal (_internal q5 ~std_logic_vector{3~downto~0}~1370 0 183 (_architecture (_uni ))))
    (_signal (_internal q6 ~std_logic_vector{3~downto~0}~1370 0 183 (_architecture (_uni ))))
    (_signal (_internal q7 ~std_logic_vector{3~downto~0}~1370 0 183 (_architecture (_uni ))))
    (_signal (_internal q8 ~std_logic_vector{3~downto~0}~1370 0 183 (_architecture (_uni ))))
    (_signal (_internal q9 ~std_logic_vector{3~downto~0}~1370 0 183 (_architecture (_uni ))))
    (_signal (_internal q10 ~std_logic_vector{3~downto~0}~1370 0 183 (_architecture (_uni ))))
    (_signal (_internal e1 ~extieee.std_logic_1164.std_logic 0 184 (_architecture (_uni ))))
    (_signal (_internal e2 ~extieee.std_logic_1164.std_logic 0 184 (_architecture (_uni ))))
    (_signal (_internal e3 ~extieee.std_logic_1164.std_logic 0 184 (_architecture (_uni ))))
    (_signal (_internal e4 ~extieee.std_logic_1164.std_logic 0 184 (_architecture (_uni ))))
    (_signal (_internal e5 ~extieee.std_logic_1164.std_logic 0 184 (_architecture (_uni ))))
    (_signal (_internal e6 ~extieee.std_logic_1164.std_logic 0 184 (_architecture (_uni ))))
    (_signal (_internal e7 ~extieee.std_logic_1164.std_logic 0 184 (_architecture (_uni ))))
    (_signal (_internal e8 ~extieee.std_logic_1164.std_logic 0 184 (_architecture (_uni ))))
    (_signal (_internal e9 ~extieee.std_logic_1164.std_logic 0 184 (_architecture (_uni ))))
    (_signal (_internal t1 ~extieee.std_logic_1164.std_logic 0 184 (_architecture (_uni ))))
    (_signal (_internal t2 ~extieee.std_logic_1164.std_logic 0 184 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavioral 15 -1
  )
)
I 000051 55 22093         1653955801363 behavioral
(_unit VHDL (fin 0 6 (behavioral 0 36 ))
  (_version v33)
  (_time 1653955801362 2022.05.31 03:10:01)
  (_source (\./src/final.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653954260724)
    (_use )
  )
  (_component
    (cresc0_9
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 40 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 0 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~13 0 45 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1334 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1334 0 48 (_entity (_out ))))
      )
    )
    (cresc0_5
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 53 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1336 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1336 0 58 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1338 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1338 0 61 (_entity (_out ))))
      )
    )
    (cresc0_3
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 66 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 69 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1340 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1340 0 71 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 74 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1342 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1342 0 75 (_entity (_out ))))
      )
    )
    (cresc0_2
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 107 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 109 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 111 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1352 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1352 0 112 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 113 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 114 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1354 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1354 0 115 (_entity (_out ))))
      )
    )
    (cresc0_3_var2
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 93 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 95 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 96 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 97 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1348 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1348 0 98 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 99 (_entity (_in ))))
        (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 101 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1350 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1350 0 102 (_entity (_out ))))
      )
    )
    (cresc0_3_var1
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 80 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 83 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 84 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1344 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1344 0 85 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 86 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 87 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1346 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1346 0 88 (_entity (_out ))))
      )
    )
    (cresc0_1_var2
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 133 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 135 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 136 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 137 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1360 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1360 0 138 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 139 (_entity (_in ))))
        (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 140 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 141 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1362 0 142 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 13 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1362 0 142 (_entity (_out ))))
      )
    )
    (generator
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 162 (_entity -1 ((i 4)))))
        (_port (_internal mode ~extieee.std_logic_1164.std_logic 0 163 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 164 (_entity (_in ))))
        (_port (_internal CLK1 ~extieee.std_logic_1164.std_logic 0 165 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1368 0 166 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 14 )(i 0))))))
        (_port (_internal LED_G ~std_logic_vector{{n-1}~downto~0}~1368 0 166 (_entity (_out ))))
      )
    )
    (BCD_7_Segmente
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 172 (_entity (_in ))))
        (_port (_internal BCD ~std_logic_vector{6~downto~0}~13 0 173 (_entity (_out ))))
      )
    )
  )
  (_instantiation min_unit 0 188 (_component cresc0_9 )
    (_port
      ((En)(En))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Min_Uni_In))
      ((PL)(En))
      ((Cr)(e1))
      ((LED)(q1))
    )
    (_use (_entity . cresc0_9)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation min_zeci 0 189 (_component cresc0_5 )
    (_port
      ((En)(e1))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Min_Zec_In))
      ((PL)(En))
      ((Cr)(e2))
      ((LED)(q2))
    )
    (_use (_entity . cresc0_5)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation ora_unit 0 191 (_component cresc0_3 )
    (_port
      ((En)(e2))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Ora_Uni_In))
      ((PL)(En))
      ((verif)(e3))
      ((Cr)(e4))
      ((LED)(q3))
    )
    (_use (_entity . cresc0_3)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((verif)(verif))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation ora_zeci 0 192 (_component cresc0_2 )
    (_port
      ((En)(e3))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Ora_Zec_In))
      ((PL)(En))
      ((Cr)(e4))
      ((LED)(q4))
    )
    (_use (_entity . cresc0_2)
      (_port
        ((En)(En))
        ((R)(R))
        ((i)(i))
        ((PL)(PL))
        ((CLK)(CLK))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation zi_unit 0 195 (_component cresc0_3_var2 )
    (_port
      ((En)(e4))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Zi_Uni_In))
      ((PL)(En))
      ((verif)(e5))
      ((Cr)(e6))
      ((LED)(q5))
    )
    (_use (_entity . cresc0_3_var2)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((verif)(verif))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation zi_zeci 0 196 (_component cresc0_3_var1 )
    (_port
      ((En)(e5))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Zi_Uni_In))
      ((PL)(En))
      ((Cr)(e6))
      ((LED)(q6))
    )
    (_use (_entity . cresc0_3_var1)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation luna_unit 0 198 (_component cresc0_1_var2 )
    (_port
      ((En)(e6))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Luna_Uni_In))
      ((PL)(En))
      ((verif)(e7))
      ((Cr)(e8))
      ((LED)(q7))
    )
    (_use (_entity . cresc0_1_var2)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((verif)(verif))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation luna_zeci 0 199 (_component cresc0_3_var1 )
    (_port
      ((En)(e7))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Luna_Uni_In))
      ((PL)(En))
      ((Cr)(e8))
      ((LED)(q8))
    )
    (_use (_entity . cresc0_3_var1)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation temp_unit 0 202 (_component generator )
    (_port
      ((mode)(En))
      ((R)(R))
      ((CLK1)(CLK))
      ((LED_G)(q9))
    )
    (_use (_entity . generator)
      (_port
        ((mode)(mode))
        ((R)(R))
        ((CLK1)(CLK1))
        ((LED_G)(LED_G))
      )
    )
  )
  (_instantiation temp_zeci 0 203 (_component generator )
    (_port
      ((mode)(En))
      ((R)(R))
      ((CLK1)(CLK))
      ((LED_G)(q10))
    )
    (_use (_entity . generator)
      (_port
        ((mode)(mode))
        ((R)(R))
        ((CLK1)(CLK1))
        ((LED_G)(LED_G))
      )
    )
  )
  (_instantiation min_afis_unit 0 206 (_component BCD_7_Segmente )
    (_port
      ((A)(q1))
      ((BCD)(Min_Uni_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation min_afis_zeci 0 207 (_component BCD_7_Segmente )
    (_port
      ((A)(q2))
      ((BCD)(Min_Zec_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation ora_afis_unit 0 209 (_component BCD_7_Segmente )
    (_port
      ((A)(q3))
      ((BCD)(Ora_Uni_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation ora_afis_zeci 0 210 (_component BCD_7_Segmente )
    (_port
      ((A)(q4))
      ((BCD)(Ora_Zec_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation zi_afis_unit 0 212 (_component BCD_7_Segmente )
    (_port
      ((A)(q5))
      ((BCD)(Zi_Uni_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation zi_afis_zeci 0 213 (_component BCD_7_Segmente )
    (_port
      ((A)(q6))
      ((BCD)(Zi_Zec_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation luna_afis_unit 0 215 (_component BCD_7_Segmente )
    (_port
      ((A)(q7))
      ((BCD)(Luna_Uni_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation luna_afis_zeci 0 216 (_component BCD_7_Segmente )
    (_port
      ((A)(q8))
      ((BCD)(Luna_Zec_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation temp_afis_unit 0 218 (_component BCD_7_Segmente )
    (_port
      ((A)(q9))
      ((BCD)(Temp_Uni_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation temp_afis_zeci 0 219 (_component BCD_7_Segmente )
    (_port
      ((A)(q10))
      ((BCD)(Temp_Zec_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \21\ (_entity ((i 21)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Min_Zec_In ~std_logic_vector{3~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Min_Uni_In ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Ora_Zec_In ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Ora_Uni_In ~std_logic_vector{3~downto~0}~126 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Zi_Zec_In ~std_logic_vector{3~downto~0}~128 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Zi_Uni_In ~std_logic_vector{3~downto~0}~1210 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1212 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Luna_Zec_In ~std_logic_vector{3~downto~0}~1212 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Luna_Uni_In ~std_logic_vector{3~downto~0}~1214 0 17 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Min_Zec_Out ~std_logic_vector{6~downto~0}~12 0 22 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1216 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Min_Uni_Out ~std_logic_vector{6~downto~0}~1216 0 23 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1218 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Ora_Zec_Out ~std_logic_vector{6~downto~0}~1218 0 24 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1220 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Ora_Uni_Out ~std_logic_vector{6~downto~0}~1220 0 25 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1222 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Zi_Zec_Out ~std_logic_vector{6~downto~0}~1222 0 26 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1224 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Zi_Uni_Out ~std_logic_vector{6~downto~0}~1224 0 27 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Luna_Zec_Out ~std_logic_vector{6~downto~0}~1226 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1228 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Luna_Uni_Out ~std_logic_vector{6~downto~0}~1228 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1230 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Temp_Uni_Out ~std_logic_vector{6~downto~0}~1230 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1232 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Temp_Zec_Out ~std_logic_vector{6~downto~0}~1232 0 31 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 172 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 173 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1370 0 183 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal q1 ~std_logic_vector{3~downto~0}~1370 0 183 (_architecture (_uni ))))
    (_signal (_internal q2 ~std_logic_vector{3~downto~0}~1370 0 183 (_architecture (_uni ))))
    (_signal (_internal q3 ~std_logic_vector{3~downto~0}~1370 0 183 (_architecture (_uni ))))
    (_signal (_internal q4 ~std_logic_vector{3~downto~0}~1370 0 183 (_architecture (_uni ))))
    (_signal (_internal q5 ~std_logic_vector{3~downto~0}~1370 0 183 (_architecture (_uni ))))
    (_signal (_internal q6 ~std_logic_vector{3~downto~0}~1370 0 183 (_architecture (_uni ))))
    (_signal (_internal q7 ~std_logic_vector{3~downto~0}~1370 0 183 (_architecture (_uni ))))
    (_signal (_internal q8 ~std_logic_vector{3~downto~0}~1370 0 183 (_architecture (_uni ))))
    (_signal (_internal q9 ~std_logic_vector{3~downto~0}~1370 0 183 (_architecture (_uni ))))
    (_signal (_internal q10 ~std_logic_vector{3~downto~0}~1370 0 183 (_architecture (_uni ))))
    (_signal (_internal e1 ~extieee.std_logic_1164.std_logic 0 184 (_architecture (_uni ))))
    (_signal (_internal e2 ~extieee.std_logic_1164.std_logic 0 184 (_architecture (_uni ))))
    (_signal (_internal e3 ~extieee.std_logic_1164.std_logic 0 184 (_architecture (_uni ))))
    (_signal (_internal e4 ~extieee.std_logic_1164.std_logic 0 184 (_architecture (_uni ))))
    (_signal (_internal e5 ~extieee.std_logic_1164.std_logic 0 184 (_architecture (_uni ))))
    (_signal (_internal e6 ~extieee.std_logic_1164.std_logic 0 184 (_architecture (_uni ))))
    (_signal (_internal e7 ~extieee.std_logic_1164.std_logic 0 184 (_architecture (_uni ))))
    (_signal (_internal e8 ~extieee.std_logic_1164.std_logic 0 184 (_architecture (_uni ))))
    (_signal (_internal e9 ~extieee.std_logic_1164.std_logic 0 184 (_architecture (_uni ))))
    (_signal (_internal t1 ~extieee.std_logic_1164.std_logic 0 184 (_architecture (_uni ))))
    (_signal (_internal t2 ~extieee.std_logic_1164.std_logic 0 184 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavioral 15 -1
  )
)
I 000051 55 6623          1653957254723 behavioral
(_unit VHDL (ms 0 28 (behavioral 0 33 ))
  (_version v33)
  (_time 1653957254723 2022.05.31 03:34:14)
  (_source (\./src/modul_simulare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653957189449)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1316 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1318 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1320 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1322 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1324 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1328 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1330 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1332 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Min_Zec_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Min_Uni_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Ora_Zec_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Ora_Uni_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Zi_Zec_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Zi_Uni_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Luna_Zec_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Luna_Uni_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 64 (_architecture (_uni ))))
    (_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 64 (_architecture (_uni ))))
    (_signal (_internal EN ~extieee.std_logic_1164.std_logic 0 64 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1336 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal Min_Zec_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Min_Uni_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Ora_Zec_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Ora_Uni_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Zi_Zec_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Zi_Uni_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Luna_Zec_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Luna_Uni_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Temp_Uni_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Temp_Zec_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_process
      (ceas(_architecture 0 0 69 (_process (_simple)(_target(9))(_sensitivity(9)))))
      (line__74(_architecture 1 0 74 (_assignment (_simple)(_target(10)))))
      (line__75(_architecture 2 0 75 (_assignment (_simple)(_alias((R)(_string \"0"\)))(_target(8)))))
      (line__77(_architecture 3 0 77 (_assignment (_simple)(_target(0)))))
      (line__78(_architecture 4 0 78 (_assignment (_simple)(_target(1)))))
      (line__79(_architecture 5 0 79 (_assignment (_simple)(_target(2)))))
      (line__80(_architecture 6 0 80 (_assignment (_simple)(_target(3)))))
      (line__81(_architecture 7 0 81 (_assignment (_simple)(_target(4)))))
      (line__82(_architecture 8 0 82 (_assignment (_simple)(_target(5)))))
      (line__83(_architecture 9 0 83 (_assignment (_simple)(_target(6)))))
      (line__84(_architecture 10 0 84 (_assignment (_simple)(_target(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 3 )
    (2 3 2 3 )
    (2 2 2 3 )
    (2 3 3 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
  )
  (_model . behavioral 11 -1
  )
)
I 000051 55 6623          1653957262878 behavioral
(_unit VHDL (ms 0 28 (behavioral 0 33 ))
  (_version v33)
  (_time 1653957262877 2022.05.31 03:34:22)
  (_source (\./src/modul_simulare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653957189449)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1316 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1318 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1320 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1322 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1324 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1328 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1330 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1332 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Min_Zec_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Min_Uni_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Ora_Zec_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Ora_Uni_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Zi_Zec_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Zi_Uni_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Luna_Zec_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Luna_Uni_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 64 (_architecture (_uni ))))
    (_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 64 (_architecture (_uni ))))
    (_signal (_internal EN ~extieee.std_logic_1164.std_logic 0 64 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1336 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal Min_Zec_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Min_Uni_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Ora_Zec_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Ora_Uni_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Zi_Zec_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Zi_Uni_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Luna_Zec_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Luna_Uni_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Temp_Uni_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Temp_Zec_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_process
      (ceas(_architecture 0 0 69 (_process (_simple)(_target(9))(_sensitivity(9)))))
      (line__74(_architecture 1 0 74 (_assignment (_simple)(_target(10)))))
      (line__75(_architecture 2 0 75 (_assignment (_simple)(_alias((R)(_string \"0"\)))(_target(8)))))
      (line__77(_architecture 3 0 77 (_assignment (_simple)(_target(0)))))
      (line__78(_architecture 4 0 78 (_assignment (_simple)(_target(1)))))
      (line__79(_architecture 5 0 79 (_assignment (_simple)(_target(2)))))
      (line__80(_architecture 6 0 80 (_assignment (_simple)(_target(3)))))
      (line__81(_architecture 7 0 81 (_assignment (_simple)(_target(4)))))
      (line__82(_architecture 8 0 82 (_assignment (_simple)(_target(5)))))
      (line__83(_architecture 9 0 83 (_assignment (_simple)(_target(6)))))
      (line__84(_architecture 10 0 84 (_assignment (_simple)(_target(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 3 )
    (2 3 2 3 )
    (2 2 2 3 )
    (2 3 3 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
  )
  (_model . behavioral 11 -1
  )
)
I 000051 55 9589          1653957445604 behavioral
(_unit VHDL (ms 0 28 (behavioral 0 33 ))
  (_version v33)
  (_time 1653957445604 2022.05.31 03:37:25)
  (_source (\./src/modul_simulare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653957189449)
    (_use )
  )
  (_component
    (fin
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 35 (_entity -1 ((i 21)))))
        (_port (_internal Min_Zec_In ~std_logic_vector{3~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal Min_Uni_In ~std_logic_vector{3~downto~0}~132 0 39 (_entity (_in ))))
        (_port (_internal Ora_Zec_In ~std_logic_vector{3~downto~0}~134 0 40 (_entity (_in ))))
        (_port (_internal Ora_Uni_In ~std_logic_vector{3~downto~0}~136 0 41 (_entity (_in ))))
        (_port (_internal Zi_Zec_In ~std_logic_vector{3~downto~0}~138 0 42 (_entity (_in ))))
        (_port (_internal Zi_Uni_In ~std_logic_vector{3~downto~0}~1310 0 43 (_entity (_in ))))
        (_port (_internal Luna_Zec_In ~std_logic_vector{3~downto~0}~1312 0 44 (_entity (_in ))))
        (_port (_internal Luna_Uni_In ~std_logic_vector{3~downto~0}~1314 0 45 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal Min_Zec_Out ~std_logic_vector{6~downto~0}~13 0 50 (_entity (_out ))))
        (_port (_internal Min_Uni_Out ~std_logic_vector{6~downto~0}~1316 0 51 (_entity (_out ))))
        (_port (_internal Ora_Zec_Out ~std_logic_vector{6~downto~0}~1318 0 52 (_entity (_out ))))
        (_port (_internal Ora_Uni_Out ~std_logic_vector{6~downto~0}~1320 0 53 (_entity (_out ))))
        (_port (_internal Zi_Zec_Out ~std_logic_vector{6~downto~0}~1322 0 54 (_entity (_out ))))
        (_port (_internal Zi_Uni_Out ~std_logic_vector{6~downto~0}~1324 0 55 (_entity (_out ))))
        (_port (_internal Luna_Zec_Out ~std_logic_vector{6~downto~0}~1326 0 56 (_entity (_out ))))
        (_port (_internal Luna_Uni_Out ~std_logic_vector{6~downto~0}~1328 0 57 (_entity (_out ))))
        (_port (_internal Temp_Uni_Out ~std_logic_vector{6~downto~0}~1330 0 58 (_entity (_out ))))
        (_port (_internal Temp_Zec_Out ~std_logic_vector{6~downto~0}~1332 0 59 (_entity (_out ))))
      )
    )
  )
  (_instantiation ust 0 69 (_component fin )
    (_port
      ((Min_Zec_In)(Min_Zec_In))
      ((Min_Uni_In)(Min_Uni_In))
      ((Ora_Zec_In)(Ora_Zec_In))
      ((Ora_Uni_In)(Ora_Uni_In))
      ((Zi_Zec_In)(Zi_Zec_In))
      ((Zi_Uni_In)(Zi_Uni_In))
      ((Luna_Zec_In)(Luna_Zec_In))
      ((Luna_Uni_In)(Luna_Uni_In))
      ((R)(R))
      ((CLK)(CLK))
      ((EN)(EN))
      ((Min_Zec_Out)(Min_Zec_Out))
      ((Min_Uni_Out)(Min_Uni_Out))
      ((Ora_Zec_Out)(Ora_Zec_Out))
      ((Ora_Uni_Out)(Ora_Uni_Out))
      ((Zi_Zec_Out)(Zi_Zec_Out))
      ((Zi_Uni_Out)(Zi_Uni_Out))
      ((Luna_Zec_Out)(Luna_Zec_Out))
      ((Luna_Uni_Out)(Luna_Uni_Out))
      ((Temp_Uni_Out)(Temp_Uni_Out))
      ((Temp_Zec_Out)(Temp_Zec_Out))
    )
    (_use (_entity . fin)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1316 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1318 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1320 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1322 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1324 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1328 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1330 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1332 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Min_Zec_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Min_Uni_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Ora_Zec_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Ora_Uni_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Zi_Zec_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Zi_Uni_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Luna_Zec_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Luna_Uni_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 64 (_architecture (_uni ))))
    (_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 64 (_architecture (_uni ))))
    (_signal (_internal EN ~extieee.std_logic_1164.std_logic 0 64 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1336 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal Min_Zec_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Min_Uni_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Ora_Zec_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Ora_Uni_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Zi_Zec_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Zi_Uni_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Luna_Zec_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Luna_Uni_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Temp_Uni_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Temp_Zec_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_process
      (ceas(_architecture 0 0 70 (_process (_simple)(_target(9))(_sensitivity(9)))))
      (line__75(_architecture 1 0 75 (_assignment (_simple)(_target(10)))))
      (line__76(_architecture 2 0 76 (_assignment (_simple)(_alias((R)(_string \"0"\)))(_target(8)))))
      (line__78(_architecture 3 0 78 (_assignment (_simple)(_target(0)))))
      (line__79(_architecture 4 0 79 (_assignment (_simple)(_target(1)))))
      (line__80(_architecture 5 0 80 (_assignment (_simple)(_target(2)))))
      (line__81(_architecture 6 0 81 (_assignment (_simple)(_target(3)))))
      (line__82(_architecture 7 0 82 (_assignment (_simple)(_target(4)))))
      (line__83(_architecture 8 0 83 (_assignment (_simple)(_target(5)))))
      (line__84(_architecture 9 0 84 (_assignment (_simple)(_target(6)))))
      (line__85(_architecture 10 0 85 (_assignment (_simple)(_target(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 3 )
    (2 3 2 3 )
    (2 2 2 3 )
    (2 3 3 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
  )
  (_model . behavioral 11 -1
  )
)
I 000051 55 2416          1653960838413 Behavioral
(_unit VHDL (cresc0_9 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653960838412 2022.05.31 04:33:58)
  (_source (\./src/numarator0_9.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946554901)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(7)(5))(_sensitivity(2)(1)(0))(_read(7)(4)(3)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2421          1653960838520 Behavioral
(_unit VHDL (cresc0_3_var1 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653960838520 2022.05.31 04:33:58)
  (_source (\./src/Numarator0_5.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653952123795)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(5)(7))(_sensitivity(2)(1)(0))(_read(4)(3)(7)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2538          1653960838634 Behavioral
(_unit VHDL (cresc0_3 0 6 (behavioral 0 20 ))
  (_version v33)
  (_time 1653960838633 2022.05.31 04:33:58)
  (_source (\./src/Numarator0_3.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946686617)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 21 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 23 (_process (_simple)(_target(8)(6))(_sensitivity(0)(1)(2))(_read(8)(5)(3)(4)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(7))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2500          1653960838738 Behavioral
(_unit VHDL (cresc0_3_var1 1 6 (behavioral 1 19 ))
  (_version v33)
  (_time 1653960838737 2022.05.31 04:33:58)
  (_source (\./src/Numarator0_5.vhd\(\./src/Numarator0_3_var1.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653952123795)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 1 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 1 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 1 22 (_process (_simple)(_target(5)(7))(_sensitivity(0)(2)(1))(_read(4)(3)(7)))))
      (line__38(_architecture 1 1 38 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (3 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2532          1653960838839 Behavioral
(_unit VHDL (cresc0_3_var2 0 6 (behavioral 0 20 ))
  (_version v33)
  (_time 1653960838839 2022.05.31 04:33:58)
  (_source (\./src/numarator0_3_var2.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653948086419)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 21 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 23 (_process (_simple)(_target(8)(6))(_sensitivity(1)(0)(2))(_read(8)(5)(3)(4)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(7))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2413          1653960838942 Behavioral
(_unit VHDL (cresc0_2 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653960838942 2022.05.31 04:33:58)
  (_source (\./src/Numarator0_2.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946719777)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(7))(_sensitivity(4)(0)(1))(_read(2)(3)(7)))))
      (line__37(_architecture 1 0 37 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2416          1653960839051 Behavioral
(_unit VHDL (cresc0_1 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653960839050 2022.05.31 04:33:59)
  (_source (\./src/Numarator0_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946734682)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(5)(7))(_sensitivity(2)(1)(0))(_read(3)(4)(7)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2424          1653960839158 Behavioral
(_unit VHDL (cresc0_3_2biti 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653960839158 2022.05.31 04:33:59)
  (_source (\./src/Numarator0_3_2biti.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946762068)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(7)(5))(_sensitivity(2)(0)(1))(_read(7)(3)(4)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2587          1653960839269 Behavioral
(_unit VHDL (cresc0_1_var2 1 6 (behavioral 1 20 ))
  (_version v33)
  (_time 1653960839269 2022.05.31 04:33:59)
  (_source (\./src/Numarator0_3_var3.vhd\(\./src/Numarator0_1_var2.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653950772538)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 1 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 1 21 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 1 23 (_process (_simple)(_target(6)(8))(_sensitivity(0)(1)(2))(_read(3)(4)(5)(8)))))
      (line__38(_architecture 1 1 38 (_assignment (_simple)(_target(7))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2223          1653960839373 Behavioral
(_unit VHDL (generator 0 6 (behavioral 0 15 ))
  (_version v33)
  (_time 1653960839373 2022.05.31 04:33:59)
  (_source (\./src/temperatura.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653952602346)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal mode ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal LED_G ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_signal (_internal temp ~std_logic_vector{{n-1}~downto~0}~13 0 16 (_architecture (_uni (_string \"0001"\)))))
    (_signal (_internal i ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{{n-1}{{n-2}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_process
      (gn(_architecture 0 0 19 (_process (_simple)(_target(4)(5))(_sensitivity(0)(1)(2))(_read(4(_range 5))(4(0))(4(_index 6))(5)))))
      (line__28(_architecture 1 0 28 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
  )
  (_model . Behavioral 7 -1
  )
)
I 000051 55 1952          1653960839480 behavioral
(_unit VHDL (bcd_7_segmente 0 32 (behavioral 0 9 ))
  (_version v33)
  (_time 1653960839479 2022.05.31 04:33:59)
  (_source (\./src/BCD_7segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652307182434)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal BCD ~std_logic_vector{6~downto~0}~12 0 34 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_assignment (_simple)(_target(1(0)))(_sensitivity(0(3))(0(1))(0(2))(0(0))))))
      (line__13(_architecture 1 0 13 (_assignment (_simple)(_target(1(1)))(_sensitivity(0(3))(0(2))(0(1))))))
      (line__14(_architecture 2 0 14 (_assignment (_simple)(_target(1(2)))(_sensitivity(0(3))(0(2))(0(1))))))
      (line__15(_architecture 3 0 15 (_assignment (_simple)(_target(1(3)))(_sensitivity(0(0))(0(2))(0(3))(0(1))))))
      (line__16(_architecture 4 0 16 (_assignment (_simple)(_target(1(4)))(_sensitivity(0(2))(0(3))(0(1))))))
      (line__17(_architecture 5 0 17 (_assignment (_simple)(_target(1(5)))(_sensitivity(0(1))(0(3))(0(2))(0(0))))))
      (line__18(_architecture 6 0 18 (_assignment (_simple)(_target(1(6)))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavioral 7 -1
  )
)
I 000051 55 22092         1653960839589 behavioral
(_unit VHDL (fin 0 6 (behavioral 0 35 ))
  (_version v33)
  (_time 1653960839588 2022.05.31 04:33:59)
  (_source (\./src/final.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653954260724)
    (_use )
  )
  (_component
    (cresc0_9
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 39 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 0 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~13 0 44 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1334 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1334 0 47 (_entity (_out ))))
      )
    )
    (cresc0_5
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 52 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1336 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1336 0 57 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1338 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1338 0 60 (_entity (_out ))))
      )
    )
    (cresc0_3
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 65 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 69 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1340 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1340 0 70 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
        (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1342 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1342 0 74 (_entity (_out ))))
      )
    )
    (cresc0_2
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 106 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 108 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 109 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1352 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1352 0 111 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 112 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 113 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1354 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1354 0 114 (_entity (_out ))))
      )
    )
    (cresc0_3_var2
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 92 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 94 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 95 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 96 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1348 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1348 0 97 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 99 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 100 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1350 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1350 0 101 (_entity (_out ))))
      )
    )
    (cresc0_3_var1
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 79 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 83 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1344 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1344 0 84 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 85 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 86 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1346 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1346 0 87 (_entity (_out ))))
      )
    )
    (cresc0_1_var2
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 132 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 134 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 135 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 136 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1360 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1360 0 137 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 138 (_entity (_in ))))
        (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 139 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 140 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1362 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 13 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1362 0 141 (_entity (_out ))))
      )
    )
    (generator
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 161 (_entity -1 ((i 4)))))
        (_port (_internal mode ~extieee.std_logic_1164.std_logic 0 162 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 163 (_entity (_in ))))
        (_port (_internal CLK1 ~extieee.std_logic_1164.std_logic 0 164 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1368 0 165 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 14 )(i 0))))))
        (_port (_internal LED_G ~std_logic_vector{{n-1}~downto~0}~1368 0 165 (_entity (_out ))))
      )
    )
    (BCD_7_Segmente
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 171 (_entity (_in ))))
        (_port (_internal BCD ~std_logic_vector{6~downto~0}~13 0 172 (_entity (_out ))))
      )
    )
  )
  (_instantiation min_unit 0 187 (_component cresc0_9 )
    (_port
      ((En)(En))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Min_Uni_In))
      ((PL)(En))
      ((Cr)(e1))
      ((LED)(q1))
    )
    (_use (_entity . cresc0_9)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation min_zeci 0 188 (_component cresc0_5 )
    (_port
      ((En)(e1))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Min_Zec_In))
      ((PL)(En))
      ((Cr)(e2))
      ((LED)(q2))
    )
    (_use (_entity . cresc0_5)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation ora_unit 0 190 (_component cresc0_3 )
    (_port
      ((En)(e2))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Ora_Uni_In))
      ((PL)(En))
      ((verif)(e3))
      ((Cr)(e4))
      ((LED)(q3))
    )
    (_use (_entity . cresc0_3)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((verif)(verif))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation ora_zeci 0 191 (_component cresc0_2 )
    (_port
      ((En)(e3))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Ora_Zec_In))
      ((PL)(En))
      ((Cr)(e4))
      ((LED)(q4))
    )
    (_use (_entity . cresc0_2)
      (_port
        ((En)(En))
        ((R)(R))
        ((i)(i))
        ((PL)(PL))
        ((CLK)(CLK))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation zi_unit 0 194 (_component cresc0_3_var2 )
    (_port
      ((En)(e4))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Zi_Uni_In))
      ((PL)(En))
      ((verif)(e5))
      ((Cr)(e6))
      ((LED)(q5))
    )
    (_use (_entity . cresc0_3_var2)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((verif)(verif))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation zi_zeci 0 195 (_component cresc0_3_var1 )
    (_port
      ((En)(e5))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Zi_Uni_In))
      ((PL)(En))
      ((Cr)(e6))
      ((LED)(q6))
    )
    (_use (_entity . cresc0_3_var1)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation luna_unit 0 197 (_component cresc0_1_var2 )
    (_port
      ((En)(e6))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Luna_Uni_In))
      ((PL)(En))
      ((verif)(e7))
      ((Cr)(e8))
      ((LED)(q7))
    )
    (_use (_entity . cresc0_1_var2)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((verif)(verif))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation luna_zeci 0 198 (_component cresc0_3_var1 )
    (_port
      ((En)(e7))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Luna_Uni_In))
      ((PL)(En))
      ((Cr)(e8))
      ((LED)(q8))
    )
    (_use (_entity . cresc0_3_var1)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation temp_unit 0 201 (_component generator )
    (_port
      ((mode)(En))
      ((R)(R))
      ((CLK1)(CLK))
      ((LED_G)(q9))
    )
    (_use (_entity . generator)
      (_port
        ((mode)(mode))
        ((R)(R))
        ((CLK1)(CLK1))
        ((LED_G)(LED_G))
      )
    )
  )
  (_instantiation temp_zeci 0 202 (_component generator )
    (_port
      ((mode)(En))
      ((R)(R))
      ((CLK1)(CLK))
      ((LED_G)(q10))
    )
    (_use (_entity . generator)
      (_port
        ((mode)(mode))
        ((R)(R))
        ((CLK1)(CLK1))
        ((LED_G)(LED_G))
      )
    )
  )
  (_instantiation min_afis_unit 0 205 (_component BCD_7_Segmente )
    (_port
      ((A)(q1))
      ((BCD)(Min_Uni_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation min_afis_zeci 0 206 (_component BCD_7_Segmente )
    (_port
      ((A)(q2))
      ((BCD)(Min_Zec_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation ora_afis_unit 0 208 (_component BCD_7_Segmente )
    (_port
      ((A)(q3))
      ((BCD)(Ora_Uni_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation ora_afis_zeci 0 209 (_component BCD_7_Segmente )
    (_port
      ((A)(q4))
      ((BCD)(Ora_Zec_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation zi_afis_unit 0 211 (_component BCD_7_Segmente )
    (_port
      ((A)(q5))
      ((BCD)(Zi_Uni_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation zi_afis_zeci 0 212 (_component BCD_7_Segmente )
    (_port
      ((A)(q6))
      ((BCD)(Zi_Zec_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation luna_afis_unit 0 214 (_component BCD_7_Segmente )
    (_port
      ((A)(q7))
      ((BCD)(Luna_Uni_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation luna_afis_zeci 0 215 (_component BCD_7_Segmente )
    (_port
      ((A)(q8))
      ((BCD)(Luna_Zec_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation temp_afis_unit 0 217 (_component BCD_7_Segmente )
    (_port
      ((A)(q9))
      ((BCD)(Temp_Uni_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation temp_afis_zeci 0 218 (_component BCD_7_Segmente )
    (_port
      ((A)(q10))
      ((BCD)(Temp_Zec_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \21\ (_entity ((i 21)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Min_Zec_In ~std_logic_vector{3~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Min_Uni_In ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Ora_Zec_In ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Ora_Uni_In ~std_logic_vector{3~downto~0}~126 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Zi_Zec_In ~std_logic_vector{3~downto~0}~128 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Zi_Uni_In ~std_logic_vector{3~downto~0}~1210 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1212 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Luna_Zec_In ~std_logic_vector{3~downto~0}~1212 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Luna_Uni_In ~std_logic_vector{3~downto~0}~1214 0 17 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Min_Zec_Out ~std_logic_vector{6~downto~0}~12 0 22 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1216 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Min_Uni_Out ~std_logic_vector{6~downto~0}~1216 0 23 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1218 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Ora_Zec_Out ~std_logic_vector{6~downto~0}~1218 0 24 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1220 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Ora_Uni_Out ~std_logic_vector{6~downto~0}~1220 0 25 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1222 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Zi_Zec_Out ~std_logic_vector{6~downto~0}~1222 0 26 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1224 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Zi_Uni_Out ~std_logic_vector{6~downto~0}~1224 0 27 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Luna_Zec_Out ~std_logic_vector{6~downto~0}~1226 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1228 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Luna_Uni_Out ~std_logic_vector{6~downto~0}~1228 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1230 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Temp_Uni_Out ~std_logic_vector{6~downto~0}~1230 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1232 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Temp_Zec_Out ~std_logic_vector{6~downto~0}~1232 0 31 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 171 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 172 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1370 0 182 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal q1 ~std_logic_vector{3~downto~0}~1370 0 182 (_architecture (_uni ))))
    (_signal (_internal q2 ~std_logic_vector{3~downto~0}~1370 0 182 (_architecture (_uni ))))
    (_signal (_internal q3 ~std_logic_vector{3~downto~0}~1370 0 182 (_architecture (_uni ))))
    (_signal (_internal q4 ~std_logic_vector{3~downto~0}~1370 0 182 (_architecture (_uni ))))
    (_signal (_internal q5 ~std_logic_vector{3~downto~0}~1370 0 182 (_architecture (_uni ))))
    (_signal (_internal q6 ~std_logic_vector{3~downto~0}~1370 0 182 (_architecture (_uni ))))
    (_signal (_internal q7 ~std_logic_vector{3~downto~0}~1370 0 182 (_architecture (_uni ))))
    (_signal (_internal q8 ~std_logic_vector{3~downto~0}~1370 0 182 (_architecture (_uni ))))
    (_signal (_internal q9 ~std_logic_vector{3~downto~0}~1370 0 182 (_architecture (_uni ))))
    (_signal (_internal q10 ~std_logic_vector{3~downto~0}~1370 0 182 (_architecture (_uni ))))
    (_signal (_internal e1 ~extieee.std_logic_1164.std_logic 0 183 (_architecture (_uni ))))
    (_signal (_internal e2 ~extieee.std_logic_1164.std_logic 0 183 (_architecture (_uni ))))
    (_signal (_internal e3 ~extieee.std_logic_1164.std_logic 0 183 (_architecture (_uni ))))
    (_signal (_internal e4 ~extieee.std_logic_1164.std_logic 0 183 (_architecture (_uni ))))
    (_signal (_internal e5 ~extieee.std_logic_1164.std_logic 0 183 (_architecture (_uni ))))
    (_signal (_internal e6 ~extieee.std_logic_1164.std_logic 0 183 (_architecture (_uni ))))
    (_signal (_internal e7 ~extieee.std_logic_1164.std_logic 0 183 (_architecture (_uni ))))
    (_signal (_internal e8 ~extieee.std_logic_1164.std_logic 0 183 (_architecture (_uni ))))
    (_signal (_internal e9 ~extieee.std_logic_1164.std_logic 0 183 (_architecture (_uni ))))
    (_signal (_internal t1 ~extieee.std_logic_1164.std_logic 0 183 (_architecture (_uni ))))
    (_signal (_internal t2 ~extieee.std_logic_1164.std_logic 0 183 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavioral 15 -1
  )
)
I 000051 55 9589          1653960839698 behavioral
(_unit VHDL (ms 0 28 (behavioral 0 33 ))
  (_version v33)
  (_time 1653960839697 2022.05.31 04:33:59)
  (_source (\./src/modul_simulare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653957189449)
    (_use )
  )
  (_component
    (fin
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 35 (_entity -1 ((i 21)))))
        (_port (_internal Min_Zec_In ~std_logic_vector{3~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal Min_Uni_In ~std_logic_vector{3~downto~0}~132 0 39 (_entity (_in ))))
        (_port (_internal Ora_Zec_In ~std_logic_vector{3~downto~0}~134 0 40 (_entity (_in ))))
        (_port (_internal Ora_Uni_In ~std_logic_vector{3~downto~0}~136 0 41 (_entity (_in ))))
        (_port (_internal Zi_Zec_In ~std_logic_vector{3~downto~0}~138 0 42 (_entity (_in ))))
        (_port (_internal Zi_Uni_In ~std_logic_vector{3~downto~0}~1310 0 43 (_entity (_in ))))
        (_port (_internal Luna_Zec_In ~std_logic_vector{3~downto~0}~1312 0 44 (_entity (_in ))))
        (_port (_internal Luna_Uni_In ~std_logic_vector{3~downto~0}~1314 0 45 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal Min_Zec_Out ~std_logic_vector{6~downto~0}~13 0 50 (_entity (_out ))))
        (_port (_internal Min_Uni_Out ~std_logic_vector{6~downto~0}~1316 0 51 (_entity (_out ))))
        (_port (_internal Ora_Zec_Out ~std_logic_vector{6~downto~0}~1318 0 52 (_entity (_out ))))
        (_port (_internal Ora_Uni_Out ~std_logic_vector{6~downto~0}~1320 0 53 (_entity (_out ))))
        (_port (_internal Zi_Zec_Out ~std_logic_vector{6~downto~0}~1322 0 54 (_entity (_out ))))
        (_port (_internal Zi_Uni_Out ~std_logic_vector{6~downto~0}~1324 0 55 (_entity (_out ))))
        (_port (_internal Luna_Zec_Out ~std_logic_vector{6~downto~0}~1326 0 56 (_entity (_out ))))
        (_port (_internal Luna_Uni_Out ~std_logic_vector{6~downto~0}~1328 0 57 (_entity (_out ))))
        (_port (_internal Temp_Uni_Out ~std_logic_vector{6~downto~0}~1330 0 58 (_entity (_out ))))
        (_port (_internal Temp_Zec_Out ~std_logic_vector{6~downto~0}~1332 0 59 (_entity (_out ))))
      )
    )
  )
  (_instantiation ust 0 69 (_component fin )
    (_port
      ((Min_Zec_In)(Min_Zec_In))
      ((Min_Uni_In)(Min_Uni_In))
      ((Ora_Zec_In)(Ora_Zec_In))
      ((Ora_Uni_In)(Ora_Uni_In))
      ((Zi_Zec_In)(Zi_Zec_In))
      ((Zi_Uni_In)(Zi_Uni_In))
      ((Luna_Zec_In)(Luna_Zec_In))
      ((Luna_Uni_In)(Luna_Uni_In))
      ((R)(R))
      ((CLK)(CLK))
      ((EN)(EN))
      ((Min_Zec_Out)(Min_Zec_Out))
      ((Min_Uni_Out)(Min_Uni_Out))
      ((Ora_Zec_Out)(Ora_Zec_Out))
      ((Ora_Uni_Out)(Ora_Uni_Out))
      ((Zi_Zec_Out)(Zi_Zec_Out))
      ((Zi_Uni_Out)(Zi_Uni_Out))
      ((Luna_Zec_Out)(Luna_Zec_Out))
      ((Luna_Uni_Out)(Luna_Uni_Out))
      ((Temp_Uni_Out)(Temp_Uni_Out))
      ((Temp_Zec_Out)(Temp_Zec_Out))
    )
    (_use (_entity . fin)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1316 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1318 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1320 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1322 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1324 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1328 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1330 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1332 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Min_Zec_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Min_Uni_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Ora_Zec_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Ora_Uni_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Zi_Zec_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Zi_Uni_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Luna_Zec_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Luna_Uni_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 64 (_architecture (_uni ))))
    (_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 64 (_architecture (_uni ))))
    (_signal (_internal EN ~extieee.std_logic_1164.std_logic 0 64 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1336 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal Min_Zec_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Min_Uni_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Ora_Zec_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Ora_Uni_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Zi_Zec_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Zi_Uni_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Luna_Zec_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Luna_Uni_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Temp_Uni_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Temp_Zec_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_process
      (ceas(_architecture 0 0 70 (_process (_simple)(_target(9))(_sensitivity(9)))))
      (line__75(_architecture 1 0 75 (_assignment (_simple)(_target(10)))))
      (line__76(_architecture 2 0 76 (_assignment (_simple)(_alias((R)(_string \"0"\)))(_target(8)))))
      (line__78(_architecture 3 0 78 (_assignment (_simple)(_target(0)))))
      (line__79(_architecture 4 0 79 (_assignment (_simple)(_target(1)))))
      (line__80(_architecture 5 0 80 (_assignment (_simple)(_target(2)))))
      (line__81(_architecture 6 0 81 (_assignment (_simple)(_target(3)))))
      (line__82(_architecture 7 0 82 (_assignment (_simple)(_target(4)))))
      (line__83(_architecture 8 0 83 (_assignment (_simple)(_target(5)))))
      (line__84(_architecture 9 0 84 (_assignment (_simple)(_target(6)))))
      (line__85(_architecture 10 0 85 (_assignment (_simple)(_target(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 3 )
    (2 3 2 3 )
    (2 2 2 3 )
    (2 3 3 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
  )
  (_model . behavioral 11 -1
  )
)
I 000051 55 22092         1653962572148 behavioral
(_unit VHDL (fin 0 6 (behavioral 0 35 ))
  (_version v33)
  (_time 1653962572147 2022.05.31 05:02:52)
  (_source (\./src/final.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653954260724)
    (_use )
  )
  (_component
    (cresc0_9
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 39 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 0 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~13 0 44 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1334 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1334 0 47 (_entity (_out ))))
      )
    )
    (cresc0_5
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 52 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1336 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1336 0 57 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1338 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1338 0 60 (_entity (_out ))))
      )
    )
    (cresc0_3
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 65 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 69 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1340 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1340 0 70 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
        (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1342 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1342 0 74 (_entity (_out ))))
      )
    )
    (cresc0_2
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 106 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 108 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 109 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1352 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1352 0 111 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 112 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 113 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1354 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1354 0 114 (_entity (_out ))))
      )
    )
    (cresc0_3_var2
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 92 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 94 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 95 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 96 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1348 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1348 0 97 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 99 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 100 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1350 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1350 0 101 (_entity (_out ))))
      )
    )
    (cresc0_3_var1
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 79 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 83 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1344 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1344 0 84 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 85 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 86 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1346 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1346 0 87 (_entity (_out ))))
      )
    )
    (cresc0_1_var2
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 132 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 134 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 135 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 136 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1360 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1360 0 137 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 138 (_entity (_in ))))
        (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 139 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 140 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1362 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 13 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1362 0 141 (_entity (_out ))))
      )
    )
    (generator
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 147 (_entity -1 ((i 4)))))
        (_port (_internal mode ~extieee.std_logic_1164.std_logic 0 148 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 149 (_entity (_in ))))
        (_port (_internal CLK1 ~extieee.std_logic_1164.std_logic 0 150 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1364 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 14 )(i 0))))))
        (_port (_internal LED_G ~std_logic_vector{{n-1}~downto~0}~1364 0 151 (_entity (_out ))))
      )
    )
    (BCD_7_Segmente
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 157 (_entity (_in ))))
        (_port (_internal BCD ~std_logic_vector{6~downto~0}~13 0 158 (_entity (_out ))))
      )
    )
  )
  (_instantiation min_unit 0 173 (_component cresc0_9 )
    (_port
      ((En)(En))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Min_Uni_In))
      ((PL)(En))
      ((Cr)(e1))
      ((LED)(q1))
    )
    (_use (_entity . cresc0_9)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation min_zeci 0 174 (_component cresc0_5 )
    (_port
      ((En)(e1))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Min_Zec_In))
      ((PL)(En))
      ((Cr)(e2))
      ((LED)(q2))
    )
    (_use (_entity . cresc0_5)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation ora_unit 0 176 (_component cresc0_3 )
    (_port
      ((En)(e2))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Ora_Uni_In))
      ((PL)(En))
      ((verif)(e3))
      ((Cr)(e4))
      ((LED)(q3))
    )
    (_use (_entity . cresc0_3)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((verif)(verif))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation ora_zeci 0 177 (_component cresc0_2 )
    (_port
      ((En)(e3))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Ora_Zec_In))
      ((PL)(En))
      ((Cr)(e4))
      ((LED)(q4))
    )
    (_use (_entity . cresc0_2)
      (_port
        ((En)(En))
        ((R)(R))
        ((i)(i))
        ((PL)(PL))
        ((CLK)(CLK))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation zi_unit 0 180 (_component cresc0_3_var2 )
    (_port
      ((En)(e4))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Zi_Uni_In))
      ((PL)(En))
      ((verif)(e5))
      ((Cr)(e6))
      ((LED)(q5))
    )
    (_use (_entity . cresc0_3_var2)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((verif)(verif))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation zi_zeci 0 181 (_component cresc0_3_var1 )
    (_port
      ((En)(e5))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Zi_Uni_In))
      ((PL)(En))
      ((Cr)(e6))
      ((LED)(q6))
    )
    (_use (_entity . cresc0_3_var1)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation luna_unit 0 183 (_component cresc0_1_var2 )
    (_port
      ((En)(e6))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Luna_Uni_In))
      ((PL)(En))
      ((verif)(e7))
      ((Cr)(e8))
      ((LED)(q7))
    )
    (_use (_entity . cresc0_1_var2)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((verif)(verif))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation luna_zeci 0 184 (_component cresc0_3_var1 )
    (_port
      ((En)(e7))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Luna_Uni_In))
      ((PL)(En))
      ((Cr)(e8))
      ((LED)(q8))
    )
    (_use (_entity . cresc0_3_var1)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation temp_unit 0 187 (_component generator )
    (_port
      ((mode)(En))
      ((R)(R))
      ((CLK1)(CLK))
      ((LED_G)(q9))
    )
    (_use (_entity . generator)
      (_port
        ((mode)(mode))
        ((R)(R))
        ((CLK1)(CLK1))
        ((LED_G)(LED_G))
      )
    )
  )
  (_instantiation temp_zeci 0 188 (_component generator )
    (_port
      ((mode)(En))
      ((R)(R))
      ((CLK1)(CLK))
      ((LED_G)(q10))
    )
    (_use (_entity . generator)
      (_port
        ((mode)(mode))
        ((R)(R))
        ((CLK1)(CLK1))
        ((LED_G)(LED_G))
      )
    )
  )
  (_instantiation min_afis_unit 0 191 (_component BCD_7_Segmente )
    (_port
      ((A)(q1))
      ((BCD)(Min_Uni_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation min_afis_zeci 0 192 (_component BCD_7_Segmente )
    (_port
      ((A)(q2))
      ((BCD)(Min_Zec_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation ora_afis_unit 0 194 (_component BCD_7_Segmente )
    (_port
      ((A)(q3))
      ((BCD)(Ora_Uni_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation ora_afis_zeci 0 195 (_component BCD_7_Segmente )
    (_port
      ((A)(q4))
      ((BCD)(Ora_Zec_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation zi_afis_unit 0 197 (_component BCD_7_Segmente )
    (_port
      ((A)(q5))
      ((BCD)(Zi_Uni_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation zi_afis_zeci 0 198 (_component BCD_7_Segmente )
    (_port
      ((A)(q6))
      ((BCD)(Zi_Zec_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation luna_afis_unit 0 200 (_component BCD_7_Segmente )
    (_port
      ((A)(q7))
      ((BCD)(Luna_Uni_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation luna_afis_zeci 0 201 (_component BCD_7_Segmente )
    (_port
      ((A)(q8))
      ((BCD)(Luna_Zec_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation temp_afis_unit 0 203 (_component BCD_7_Segmente )
    (_port
      ((A)(q9))
      ((BCD)(Temp_Uni_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation temp_afis_zeci 0 204 (_component BCD_7_Segmente )
    (_port
      ((A)(q10))
      ((BCD)(Temp_Zec_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \21\ (_entity ((i 21)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Min_Zec_In ~std_logic_vector{3~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Min_Uni_In ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Ora_Zec_In ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Ora_Uni_In ~std_logic_vector{3~downto~0}~126 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Zi_Zec_In ~std_logic_vector{3~downto~0}~128 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Zi_Uni_In ~std_logic_vector{3~downto~0}~1210 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1212 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Luna_Zec_In ~std_logic_vector{3~downto~0}~1212 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Luna_Uni_In ~std_logic_vector{3~downto~0}~1214 0 17 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Min_Zec_Out ~std_logic_vector{6~downto~0}~12 0 22 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1216 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Min_Uni_Out ~std_logic_vector{6~downto~0}~1216 0 23 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1218 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Ora_Zec_Out ~std_logic_vector{6~downto~0}~1218 0 24 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1220 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Ora_Uni_Out ~std_logic_vector{6~downto~0}~1220 0 25 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1222 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Zi_Zec_Out ~std_logic_vector{6~downto~0}~1222 0 26 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1224 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Zi_Uni_Out ~std_logic_vector{6~downto~0}~1224 0 27 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Luna_Zec_Out ~std_logic_vector{6~downto~0}~1226 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1228 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Luna_Uni_Out ~std_logic_vector{6~downto~0}~1228 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1230 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Temp_Uni_Out ~std_logic_vector{6~downto~0}~1230 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1232 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Temp_Zec_Out ~std_logic_vector{6~downto~0}~1232 0 31 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 157 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 158 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 168 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal q1 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q2 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q3 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q4 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q5 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q6 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q7 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q8 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q9 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q10 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal e1 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal e2 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal e3 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal e4 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal e5 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal e6 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal e7 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal e8 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal e9 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal t1 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal t2 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavioral 15 -1
  )
)
I 000051 55 2416          1653965501476 Behavioral
(_unit VHDL (cresc0_5 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653965501476 2022.05.31 05:51:41)
  (_source (\./src/Numarator0_5.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946574000)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(7)(5))(_sensitivity(0)(1)(2))(_read(7)(4)(3)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2416          1653965734400 Behavioral
(_unit VHDL (cresc0_9 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653965734399 2022.05.31 05:55:34)
  (_source (\./src/numarator0_9.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946554901)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(7)(5))(_sensitivity(1)(0)(2))(_read(7)(3)(4)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2416          1653965734515 Behavioral
(_unit VHDL (cresc0_5 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653965734514 2022.05.31 05:55:34)
  (_source (\./src/Numarator0_5.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946574000)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(5)(7))(_sensitivity(1)(2)(0))(_read(3)(4)(7)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2538          1653965734624 Behavioral
(_unit VHDL (cresc0_3 0 6 (behavioral 0 20 ))
  (_version v33)
  (_time 1653965734623 2022.05.31 05:55:34)
  (_source (\./src/Numarator0_3.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946686617)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 21 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 23 (_process (_simple)(_target(8)(6))(_sensitivity(2)(1)(0))(_read(8)(3)(4)(5)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(7))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2500          1653965734726 Behavioral
(_unit VHDL (cresc0_3_var1 1 6 (behavioral 1 19 ))
  (_version v33)
  (_time 1653965734726 2022.05.31 05:55:34)
  (_source (\./src/Numarator0_5.vhd\(\./src/Numarator0_3_var1.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653952123795)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 1 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 1 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 1 22 (_process (_simple)(_target(5)(7))(_sensitivity(1)(0)(2))(_read(3)(4)(7)))))
      (line__38(_architecture 1 1 38 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (3 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2532          1653965734833 Behavioral
(_unit VHDL (cresc0_3_var2 0 6 (behavioral 0 20 ))
  (_version v33)
  (_time 1653965734832 2022.05.31 05:55:34)
  (_source (\./src/numarator0_3_var2.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653948086419)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 21 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 23 (_process (_simple)(_target(8)(6))(_sensitivity(1)(2)(0))(_read(8)(5)(3)(4)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(7))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2413          1653965734937 Behavioral
(_unit VHDL (cresc0_2 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653965734936 2022.05.31 05:55:34)
  (_source (\./src/Numarator0_2.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946719777)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(7))(_sensitivity(1)(0)(4))(_read(3)(2)(7)))))
      (line__37(_architecture 1 0 37 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2416          1653965735043 Behavioral
(_unit VHDL (cresc0_1 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653965735043 2022.05.31 05:55:35)
  (_source (\./src/Numarator0_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946734682)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(7)(5))(_sensitivity(0)(1)(2))(_read(7)(3)(4)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2587          1653965735152 Behavioral
(_unit VHDL (cresc0_1_var2 1 6 (behavioral 1 20 ))
  (_version v33)
  (_time 1653965735151 2022.05.31 05:55:35)
  (_source (\./src/Numarator0_3_var3.vhd\(\./src/Numarator0_1_var2.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653950772538)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 1 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 1 21 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 1 23 (_process (_simple)(_target(6)(8))(_sensitivity(2)(0)(1))(_read(4)(5)(3)(8)))))
      (line__38(_architecture 1 1 38 (_assignment (_simple)(_target(7))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2223          1653965735258 Behavioral
(_unit VHDL (generator 0 6 (behavioral 0 15 ))
  (_version v33)
  (_time 1653965735258 2022.05.31 05:55:35)
  (_source (\./src/temperatura.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653952602346)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal mode ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal LED_G ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_signal (_internal temp ~std_logic_vector{{n-1}~downto~0}~13 0 16 (_architecture (_uni (_string \"0001"\)))))
    (_signal (_internal i ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{{n-1}{{n-2}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_process
      (gn(_architecture 0 0 19 (_process (_simple)(_target(4)(5))(_sensitivity(1)(0)(2))(_read(4(_range 5))(4(0))(4(_index 6))(5)))))
      (line__28(_architecture 1 0 28 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
  )
  (_model . Behavioral 7 -1
  )
)
I 000051 55 1952          1653965735363 behavioral
(_unit VHDL (bcd_7_segmente 0 32 (behavioral 0 9 ))
  (_version v33)
  (_time 1653965735362 2022.05.31 05:55:35)
  (_source (\./src/BCD_7segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652307182434)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal BCD ~std_logic_vector{6~downto~0}~12 0 34 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_assignment (_simple)(_target(1(0)))(_sensitivity(0(3))(0(1))(0(2))(0(0))))))
      (line__13(_architecture 1 0 13 (_assignment (_simple)(_target(1(1)))(_sensitivity(0(3))(0(2))(0(1))))))
      (line__14(_architecture 2 0 14 (_assignment (_simple)(_target(1(2)))(_sensitivity(0(3))(0(2))(0(1))))))
      (line__15(_architecture 3 0 15 (_assignment (_simple)(_target(1(3)))(_sensitivity(0(0))(0(2))(0(3))(0(1))))))
      (line__16(_architecture 4 0 16 (_assignment (_simple)(_target(1(4)))(_sensitivity(0(2))(0(3))(0(1))))))
      (line__17(_architecture 5 0 17 (_assignment (_simple)(_target(1(5)))(_sensitivity(0(1))(0(3))(0(2))(0(0))))))
      (line__18(_architecture 6 0 18 (_assignment (_simple)(_target(1(6)))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavioral 7 -1
  )
)
I 000051 55 22092         1653965735471 behavioral
(_unit VHDL (fin 0 6 (behavioral 0 35 ))
  (_version v33)
  (_time 1653965735470 2022.05.31 05:55:35)
  (_source (\./src/final.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653954260724)
    (_use )
  )
  (_component
    (cresc0_9
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 39 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 0 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~13 0 44 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1334 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1334 0 47 (_entity (_out ))))
      )
    )
    (cresc0_5
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 52 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1336 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1336 0 57 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1338 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1338 0 60 (_entity (_out ))))
      )
    )
    (cresc0_3
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 65 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 69 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1340 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1340 0 70 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
        (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1342 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1342 0 74 (_entity (_out ))))
      )
    )
    (cresc0_2
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 106 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 108 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 109 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1352 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1352 0 111 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 112 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 113 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1354 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1354 0 114 (_entity (_out ))))
      )
    )
    (cresc0_3_var2
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 92 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 94 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 95 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 96 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1348 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1348 0 97 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 99 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 100 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1350 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1350 0 101 (_entity (_out ))))
      )
    )
    (cresc0_3_var1
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 79 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 83 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1344 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1344 0 84 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 85 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 86 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1346 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1346 0 87 (_entity (_out ))))
      )
    )
    (cresc0_1_var2
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 132 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 134 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 135 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 136 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1360 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1360 0 137 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 138 (_entity (_in ))))
        (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 139 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 140 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1362 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 13 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1362 0 141 (_entity (_out ))))
      )
    )
    (generator
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 147 (_entity -1 ((i 4)))))
        (_port (_internal mode ~extieee.std_logic_1164.std_logic 0 148 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 149 (_entity (_in ))))
        (_port (_internal CLK1 ~extieee.std_logic_1164.std_logic 0 150 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1364 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 14 )(i 0))))))
        (_port (_internal LED_G ~std_logic_vector{{n-1}~downto~0}~1364 0 151 (_entity (_out ))))
      )
    )
    (BCD_7_Segmente
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 157 (_entity (_in ))))
        (_port (_internal BCD ~std_logic_vector{6~downto~0}~13 0 158 (_entity (_out ))))
      )
    )
  )
  (_instantiation min_unit 0 173 (_component cresc0_9 )
    (_port
      ((En)(En))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Min_Uni_In))
      ((PL)(En))
      ((Cr)(e1))
      ((LED)(q1))
    )
    (_use (_entity . cresc0_9)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation min_zeci 0 174 (_component cresc0_5 )
    (_port
      ((En)(e1))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Min_Zec_In))
      ((PL)(En))
      ((Cr)(e2))
      ((LED)(q2))
    )
    (_use (_entity . cresc0_5)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation ora_unit 0 176 (_component cresc0_3 )
    (_port
      ((En)(e2))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Ora_Uni_In))
      ((PL)(En))
      ((verif)(e3))
      ((Cr)(e4))
      ((LED)(q3))
    )
    (_use (_entity . cresc0_3)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((verif)(verif))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation ora_zeci 0 177 (_component cresc0_2 )
    (_port
      ((En)(e3))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Ora_Zec_In))
      ((PL)(En))
      ((Cr)(e4))
      ((LED)(q4))
    )
    (_use (_entity . cresc0_2)
      (_port
        ((En)(En))
        ((R)(R))
        ((i)(i))
        ((PL)(PL))
        ((CLK)(CLK))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation zi_unit 0 180 (_component cresc0_3_var2 )
    (_port
      ((En)(e4))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Zi_Uni_In))
      ((PL)(En))
      ((verif)(e5))
      ((Cr)(e6))
      ((LED)(q5))
    )
    (_use (_entity . cresc0_3_var2)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((verif)(verif))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation zi_zeci 0 181 (_component cresc0_3_var1 )
    (_port
      ((En)(e5))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Zi_Uni_In))
      ((PL)(En))
      ((Cr)(e6))
      ((LED)(q6))
    )
    (_use (_entity . cresc0_3_var1)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation luna_unit 0 183 (_component cresc0_1_var2 )
    (_port
      ((En)(e6))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Luna_Uni_In))
      ((PL)(En))
      ((verif)(e7))
      ((Cr)(e8))
      ((LED)(q7))
    )
    (_use (_entity . cresc0_1_var2)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((verif)(verif))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation luna_zeci 0 184 (_component cresc0_3_var1 )
    (_port
      ((En)(e7))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Luna_Uni_In))
      ((PL)(En))
      ((Cr)(e8))
      ((LED)(q8))
    )
    (_use (_entity . cresc0_3_var1)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation temp_unit 0 187 (_component generator )
    (_port
      ((mode)(En))
      ((R)(R))
      ((CLK1)(CLK))
      ((LED_G)(q9))
    )
    (_use (_entity . generator)
      (_port
        ((mode)(mode))
        ((R)(R))
        ((CLK1)(CLK1))
        ((LED_G)(LED_G))
      )
    )
  )
  (_instantiation temp_zeci 0 188 (_component generator )
    (_port
      ((mode)(En))
      ((R)(R))
      ((CLK1)(CLK))
      ((LED_G)(q10))
    )
    (_use (_entity . generator)
      (_port
        ((mode)(mode))
        ((R)(R))
        ((CLK1)(CLK1))
        ((LED_G)(LED_G))
      )
    )
  )
  (_instantiation min_afis_unit 0 191 (_component BCD_7_Segmente )
    (_port
      ((A)(q1))
      ((BCD)(Min_Uni_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation min_afis_zeci 0 192 (_component BCD_7_Segmente )
    (_port
      ((A)(q2))
      ((BCD)(Min_Zec_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation ora_afis_unit 0 194 (_component BCD_7_Segmente )
    (_port
      ((A)(q3))
      ((BCD)(Ora_Uni_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation ora_afis_zeci 0 195 (_component BCD_7_Segmente )
    (_port
      ((A)(q4))
      ((BCD)(Ora_Zec_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation zi_afis_unit 0 197 (_component BCD_7_Segmente )
    (_port
      ((A)(q5))
      ((BCD)(Zi_Uni_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation zi_afis_zeci 0 198 (_component BCD_7_Segmente )
    (_port
      ((A)(q6))
      ((BCD)(Zi_Zec_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation luna_afis_unit 0 200 (_component BCD_7_Segmente )
    (_port
      ((A)(q7))
      ((BCD)(Luna_Uni_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation luna_afis_zeci 0 201 (_component BCD_7_Segmente )
    (_port
      ((A)(q8))
      ((BCD)(Luna_Zec_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation temp_afis_unit 0 203 (_component BCD_7_Segmente )
    (_port
      ((A)(q9))
      ((BCD)(Temp_Uni_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation temp_afis_zeci 0 204 (_component BCD_7_Segmente )
    (_port
      ((A)(q10))
      ((BCD)(Temp_Zec_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \21\ (_entity ((i 21)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Min_Zec_In ~std_logic_vector{3~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Min_Uni_In ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Ora_Zec_In ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Ora_Uni_In ~std_logic_vector{3~downto~0}~126 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Zi_Zec_In ~std_logic_vector{3~downto~0}~128 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Zi_Uni_In ~std_logic_vector{3~downto~0}~1210 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1212 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Luna_Zec_In ~std_logic_vector{3~downto~0}~1212 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Luna_Uni_In ~std_logic_vector{3~downto~0}~1214 0 17 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Min_Zec_Out ~std_logic_vector{6~downto~0}~12 0 22 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1216 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Min_Uni_Out ~std_logic_vector{6~downto~0}~1216 0 23 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1218 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Ora_Zec_Out ~std_logic_vector{6~downto~0}~1218 0 24 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1220 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Ora_Uni_Out ~std_logic_vector{6~downto~0}~1220 0 25 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1222 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Zi_Zec_Out ~std_logic_vector{6~downto~0}~1222 0 26 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1224 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Zi_Uni_Out ~std_logic_vector{6~downto~0}~1224 0 27 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Luna_Zec_Out ~std_logic_vector{6~downto~0}~1226 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1228 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Luna_Uni_Out ~std_logic_vector{6~downto~0}~1228 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1230 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Temp_Uni_Out ~std_logic_vector{6~downto~0}~1230 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1232 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Temp_Zec_Out ~std_logic_vector{6~downto~0}~1232 0 31 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 157 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 158 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 168 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal q1 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q2 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q3 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q4 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q5 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q6 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q7 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q8 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q9 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q10 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal e1 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal e2 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal e3 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal e4 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal e5 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal e6 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal e7 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal e8 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal e9 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal t1 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal t2 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavioral 15 -1
  )
)
I 000051 55 9589          1653965735576 behavioral
(_unit VHDL (ms 0 28 (behavioral 0 33 ))
  (_version v33)
  (_time 1653965735575 2022.05.31 05:55:35)
  (_source (\./src/modul_simulare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653957189449)
    (_use )
  )
  (_component
    (fin
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 35 (_entity -1 ((i 21)))))
        (_port (_internal Min_Zec_In ~std_logic_vector{3~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal Min_Uni_In ~std_logic_vector{3~downto~0}~132 0 39 (_entity (_in ))))
        (_port (_internal Ora_Zec_In ~std_logic_vector{3~downto~0}~134 0 40 (_entity (_in ))))
        (_port (_internal Ora_Uni_In ~std_logic_vector{3~downto~0}~136 0 41 (_entity (_in ))))
        (_port (_internal Zi_Zec_In ~std_logic_vector{3~downto~0}~138 0 42 (_entity (_in ))))
        (_port (_internal Zi_Uni_In ~std_logic_vector{3~downto~0}~1310 0 43 (_entity (_in ))))
        (_port (_internal Luna_Zec_In ~std_logic_vector{3~downto~0}~1312 0 44 (_entity (_in ))))
        (_port (_internal Luna_Uni_In ~std_logic_vector{3~downto~0}~1314 0 45 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal Min_Zec_Out ~std_logic_vector{6~downto~0}~13 0 50 (_entity (_out ))))
        (_port (_internal Min_Uni_Out ~std_logic_vector{6~downto~0}~1316 0 51 (_entity (_out ))))
        (_port (_internal Ora_Zec_Out ~std_logic_vector{6~downto~0}~1318 0 52 (_entity (_out ))))
        (_port (_internal Ora_Uni_Out ~std_logic_vector{6~downto~0}~1320 0 53 (_entity (_out ))))
        (_port (_internal Zi_Zec_Out ~std_logic_vector{6~downto~0}~1322 0 54 (_entity (_out ))))
        (_port (_internal Zi_Uni_Out ~std_logic_vector{6~downto~0}~1324 0 55 (_entity (_out ))))
        (_port (_internal Luna_Zec_Out ~std_logic_vector{6~downto~0}~1326 0 56 (_entity (_out ))))
        (_port (_internal Luna_Uni_Out ~std_logic_vector{6~downto~0}~1328 0 57 (_entity (_out ))))
        (_port (_internal Temp_Uni_Out ~std_logic_vector{6~downto~0}~1330 0 58 (_entity (_out ))))
        (_port (_internal Temp_Zec_Out ~std_logic_vector{6~downto~0}~1332 0 59 (_entity (_out ))))
      )
    )
  )
  (_instantiation ust 0 69 (_component fin )
    (_port
      ((Min_Zec_In)(Min_Zec_In))
      ((Min_Uni_In)(Min_Uni_In))
      ((Ora_Zec_In)(Ora_Zec_In))
      ((Ora_Uni_In)(Ora_Uni_In))
      ((Zi_Zec_In)(Zi_Zec_In))
      ((Zi_Uni_In)(Zi_Uni_In))
      ((Luna_Zec_In)(Luna_Zec_In))
      ((Luna_Uni_In)(Luna_Uni_In))
      ((R)(R))
      ((CLK)(CLK))
      ((EN)(EN))
      ((Min_Zec_Out)(Min_Zec_Out))
      ((Min_Uni_Out)(Min_Uni_Out))
      ((Ora_Zec_Out)(Ora_Zec_Out))
      ((Ora_Uni_Out)(Ora_Uni_Out))
      ((Zi_Zec_Out)(Zi_Zec_Out))
      ((Zi_Uni_Out)(Zi_Uni_Out))
      ((Luna_Zec_Out)(Luna_Zec_Out))
      ((Luna_Uni_Out)(Luna_Uni_Out))
      ((Temp_Uni_Out)(Temp_Uni_Out))
      ((Temp_Zec_Out)(Temp_Zec_Out))
    )
    (_use (_entity . fin)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1316 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1318 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1320 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1322 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1324 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1328 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1330 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1332 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Min_Zec_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Min_Uni_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Ora_Zec_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Ora_Uni_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Zi_Zec_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Zi_Uni_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Luna_Zec_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Luna_Uni_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 64 (_architecture (_uni ))))
    (_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 64 (_architecture (_uni ))))
    (_signal (_internal EN ~extieee.std_logic_1164.std_logic 0 64 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1336 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal Min_Zec_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Min_Uni_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Ora_Zec_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Ora_Uni_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Zi_Zec_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Zi_Uni_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Luna_Zec_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Luna_Uni_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Temp_Uni_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Temp_Zec_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_process
      (ceas(_architecture 0 0 70 (_process (_simple)(_target(9))(_sensitivity(9)))))
      (line__75(_architecture 1 0 75 (_assignment (_simple)(_target(10)))))
      (line__76(_architecture 2 0 76 (_assignment (_simple)(_alias((R)(_string \"0"\)))(_target(8)))))
      (line__78(_architecture 3 0 78 (_assignment (_simple)(_target(0)))))
      (line__79(_architecture 4 0 79 (_assignment (_simple)(_target(1)))))
      (line__80(_architecture 5 0 80 (_assignment (_simple)(_target(2)))))
      (line__81(_architecture 6 0 81 (_assignment (_simple)(_target(3)))))
      (line__82(_architecture 7 0 82 (_assignment (_simple)(_target(4)))))
      (line__83(_architecture 8 0 83 (_assignment (_simple)(_target(5)))))
      (line__84(_architecture 9 0 84 (_assignment (_simple)(_target(6)))))
      (line__85(_architecture 10 0 85 (_assignment (_simple)(_target(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 3 )
    (2 3 2 3 )
    (2 2 2 3 )
    (2 3 3 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
  )
  (_model . behavioral 11 -1
  )
)
I 000051 55 22092         1653965985483 behavioral
(_unit VHDL (fin 0 6 (behavioral 0 35 ))
  (_version v33)
  (_time 1653965985482 2022.05.31 05:59:45)
  (_source (\./src/final.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653954260724)
    (_use )
  )
  (_component
    (cresc0_9
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 39 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 0 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~13 0 44 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1334 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1334 0 47 (_entity (_out ))))
      )
    )
    (cresc0_5
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 52 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1336 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1336 0 57 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1338 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1338 0 60 (_entity (_out ))))
      )
    )
    (cresc0_3
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 65 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 69 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1340 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1340 0 70 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
        (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1342 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1342 0 74 (_entity (_out ))))
      )
    )
    (cresc0_2
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 106 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 108 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 109 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1352 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1352 0 111 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 112 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 113 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1354 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1354 0 114 (_entity (_out ))))
      )
    )
    (cresc0_3_var2
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 92 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 94 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 95 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 96 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1348 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1348 0 97 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 99 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 100 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1350 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1350 0 101 (_entity (_out ))))
      )
    )
    (cresc0_3_var1
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 79 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 83 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1344 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1344 0 84 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 85 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 86 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1346 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1346 0 87 (_entity (_out ))))
      )
    )
    (cresc0_1_var2
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 132 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 134 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 135 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 136 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1360 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1360 0 137 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 138 (_entity (_in ))))
        (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 139 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 140 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1362 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 13 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1362 0 141 (_entity (_out ))))
      )
    )
    (generator
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 147 (_entity -1 ((i 4)))))
        (_port (_internal mode ~extieee.std_logic_1164.std_logic 0 148 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 149 (_entity (_in ))))
        (_port (_internal CLK1 ~extieee.std_logic_1164.std_logic 0 150 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1364 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 14 )(i 0))))))
        (_port (_internal LED_G ~std_logic_vector{{n-1}~downto~0}~1364 0 151 (_entity (_out ))))
      )
    )
    (BCD_7_Segmente
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 157 (_entity (_in ))))
        (_port (_internal BCD ~std_logic_vector{6~downto~0}~13 0 158 (_entity (_out ))))
      )
    )
  )
  (_instantiation min_unit 0 173 (_component cresc0_9 )
    (_port
      ((En)(En))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Min_Uni_In))
      ((PL)(En))
      ((Cr)(e1))
      ((LED)(q1))
    )
    (_use (_entity . cresc0_9)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation min_zeci 0 174 (_component cresc0_5 )
    (_port
      ((En)(e1))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Min_Zec_In))
      ((PL)(En))
      ((Cr)(e2))
      ((LED)(q2))
    )
    (_use (_entity . cresc0_5)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation ora_unit 0 176 (_component cresc0_3 )
    (_port
      ((En)(e2))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Ora_Uni_In))
      ((PL)(En))
      ((verif)(e3))
      ((Cr)(e4))
      ((LED)(q3))
    )
    (_use (_entity . cresc0_3)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((verif)(verif))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation ora_zeci 0 177 (_component cresc0_2 )
    (_port
      ((En)(e3))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Ora_Zec_In))
      ((PL)(En))
      ((Cr)(e4))
      ((LED)(q4))
    )
    (_use (_entity . cresc0_2)
      (_port
        ((En)(En))
        ((R)(R))
        ((i)(i))
        ((PL)(PL))
        ((CLK)(CLK))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation zi_unit 0 180 (_component cresc0_3_var2 )
    (_port
      ((En)(e4))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Zi_Uni_In))
      ((PL)(En))
      ((verif)(e5))
      ((Cr)(e6))
      ((LED)(q5))
    )
    (_use (_entity . cresc0_3_var2)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((verif)(verif))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation zi_zeci 0 181 (_component cresc0_3_var1 )
    (_port
      ((En)(e5))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Zi_Zec_In))
      ((PL)(En))
      ((Cr)(e6))
      ((LED)(q6))
    )
    (_use (_entity . cresc0_3_var1)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation luna_unit 0 183 (_component cresc0_1_var2 )
    (_port
      ((En)(e6))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Luna_Uni_In))
      ((PL)(En))
      ((verif)(e7))
      ((Cr)(e8))
      ((LED)(q7))
    )
    (_use (_entity . cresc0_1_var2)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((verif)(verif))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation luna_zeci 0 184 (_component cresc0_3_var1 )
    (_port
      ((En)(e7))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Luna_Zec_In))
      ((PL)(En))
      ((Cr)(e8))
      ((LED)(q8))
    )
    (_use (_entity . cresc0_3_var1)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation temp_unit 0 187 (_component generator )
    (_port
      ((mode)(En))
      ((R)(R))
      ((CLK1)(CLK))
      ((LED_G)(q9))
    )
    (_use (_entity . generator)
      (_port
        ((mode)(mode))
        ((R)(R))
        ((CLK1)(CLK1))
        ((LED_G)(LED_G))
      )
    )
  )
  (_instantiation temp_zeci 0 188 (_component generator )
    (_port
      ((mode)(En))
      ((R)(R))
      ((CLK1)(CLK))
      ((LED_G)(q10))
    )
    (_use (_entity . generator)
      (_port
        ((mode)(mode))
        ((R)(R))
        ((CLK1)(CLK1))
        ((LED_G)(LED_G))
      )
    )
  )
  (_instantiation min_afis_unit 0 191 (_component BCD_7_Segmente )
    (_port
      ((A)(q1))
      ((BCD)(Min_Uni_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation min_afis_zeci 0 192 (_component BCD_7_Segmente )
    (_port
      ((A)(q2))
      ((BCD)(Min_Zec_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation ora_afis_unit 0 194 (_component BCD_7_Segmente )
    (_port
      ((A)(q3))
      ((BCD)(Ora_Uni_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation ora_afis_zeci 0 195 (_component BCD_7_Segmente )
    (_port
      ((A)(q4))
      ((BCD)(Ora_Zec_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation zi_afis_unit 0 197 (_component BCD_7_Segmente )
    (_port
      ((A)(q5))
      ((BCD)(Zi_Uni_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation zi_afis_zeci 0 198 (_component BCD_7_Segmente )
    (_port
      ((A)(q6))
      ((BCD)(Zi_Zec_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation luna_afis_unit 0 200 (_component BCD_7_Segmente )
    (_port
      ((A)(q7))
      ((BCD)(Luna_Uni_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation luna_afis_zeci 0 201 (_component BCD_7_Segmente )
    (_port
      ((A)(q8))
      ((BCD)(Luna_Zec_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation temp_afis_unit 0 203 (_component BCD_7_Segmente )
    (_port
      ((A)(q9))
      ((BCD)(Temp_Uni_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation temp_afis_zeci 0 204 (_component BCD_7_Segmente )
    (_port
      ((A)(q10))
      ((BCD)(Temp_Zec_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \21\ (_entity ((i 21)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Min_Zec_In ~std_logic_vector{3~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Min_Uni_In ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Ora_Zec_In ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Ora_Uni_In ~std_logic_vector{3~downto~0}~126 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Zi_Zec_In ~std_logic_vector{3~downto~0}~128 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Zi_Uni_In ~std_logic_vector{3~downto~0}~1210 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1212 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Luna_Zec_In ~std_logic_vector{3~downto~0}~1212 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Luna_Uni_In ~std_logic_vector{3~downto~0}~1214 0 17 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Min_Zec_Out ~std_logic_vector{6~downto~0}~12 0 22 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1216 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Min_Uni_Out ~std_logic_vector{6~downto~0}~1216 0 23 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1218 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Ora_Zec_Out ~std_logic_vector{6~downto~0}~1218 0 24 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1220 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Ora_Uni_Out ~std_logic_vector{6~downto~0}~1220 0 25 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1222 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Zi_Zec_Out ~std_logic_vector{6~downto~0}~1222 0 26 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1224 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Zi_Uni_Out ~std_logic_vector{6~downto~0}~1224 0 27 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Luna_Zec_Out ~std_logic_vector{6~downto~0}~1226 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1228 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Luna_Uni_Out ~std_logic_vector{6~downto~0}~1228 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1230 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Temp_Uni_Out ~std_logic_vector{6~downto~0}~1230 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1232 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Temp_Zec_Out ~std_logic_vector{6~downto~0}~1232 0 31 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 157 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 158 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 168 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal q1 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q2 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q3 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q4 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q5 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q6 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q7 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q8 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q9 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q10 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal e1 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal e2 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal e3 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal e4 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal e5 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal e6 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal e7 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal e8 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal e9 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal t1 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal t2 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavioral 15 -1
  )
)
I 000051 55 2416          1653966329243 Behavioral
(_unit VHDL (cresc0_9 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653966329242 2022.05.31 06:05:29)
  (_source (\./src/numarator0_9.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946554901)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(7)(5))(_sensitivity(1)(0)(2))(_read(7)(3)(4)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2416          1653966329353 Behavioral
(_unit VHDL (cresc0_5 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653966329353 2022.05.31 06:05:29)
  (_source (\./src/Numarator0_5.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946574000)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(5)(7))(_sensitivity(0)(1)(2))(_read(4)(3)(7)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2538          1653966329466 Behavioral
(_unit VHDL (cresc0_3 0 6 (behavioral 0 20 ))
  (_version v33)
  (_time 1653966329465 2022.05.31 06:05:29)
  (_source (\./src/Numarator0_3.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946686617)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 21 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 23 (_process (_simple)(_target(6)(8))(_sensitivity(1)(2)(0))(_read(3)(4)(5)(8)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(7))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2500          1653966329571 Behavioral
(_unit VHDL (cresc0_3_var1 1 6 (behavioral 1 19 ))
  (_version v33)
  (_time 1653966329570 2022.05.31 06:05:29)
  (_source (\./src/Numarator0_5.vhd\(\./src/Numarator0_3_var1.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653952123795)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 1 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 1 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 1 22 (_process (_simple)(_target(5)(7))(_sensitivity(2)(0)(1))(_read(3)(4)(7)))))
      (line__38(_architecture 1 1 38 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (3 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2532          1653966329675 Behavioral
(_unit VHDL (cresc0_3_var2 0 6 (behavioral 0 20 ))
  (_version v33)
  (_time 1653966329674 2022.05.31 06:05:29)
  (_source (\./src/numarator0_3_var2.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653948086419)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 21 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 23 (_process (_simple)(_target(8)(6))(_sensitivity(1)(2)(0))(_read(8)(5)(3)(4)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(7))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2413          1653966329781 Behavioral
(_unit VHDL (cresc0_2 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653966329780 2022.05.31 06:05:29)
  (_source (\./src/Numarator0_2.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946719777)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(7))(_sensitivity(4)(1)(0))(_read(2)(3)(7)))))
      (line__37(_architecture 1 0 37 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2416          1653966329888 Behavioral
(_unit VHDL (cresc0_1 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653966329888 2022.05.31 06:05:29)
  (_source (\./src/Numarator0_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946734682)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(7)(5))(_sensitivity(0)(1)(2))(_read(7)(3)(4)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2587          1653966329996 Behavioral
(_unit VHDL (cresc0_1_var2 1 6 (behavioral 1 20 ))
  (_version v33)
  (_time 1653966329995 2022.05.31 06:05:29)
  (_source (\./src/Numarator0_3_var3.vhd\(\./src/Numarator0_1_var2.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653950772538)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 1 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 1 21 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 1 23 (_process (_simple)(_target(6)(8))(_sensitivity(2)(0)(1))(_read(3)(5)(4)(8)))))
      (line__38(_architecture 1 1 38 (_assignment (_simple)(_target(7))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2223          1653966330102 Behavioral
(_unit VHDL (generator 0 6 (behavioral 0 15 ))
  (_version v33)
  (_time 1653966330101 2022.05.31 06:05:30)
  (_source (\./src/temperatura.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653952602346)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal mode ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal LED_G ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_signal (_internal temp ~std_logic_vector{{n-1}~downto~0}~13 0 16 (_architecture (_uni (_string \"0001"\)))))
    (_signal (_internal i ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{{n-1}{{n-2}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_process
      (gn(_architecture 0 0 19 (_process (_simple)(_target(4)(5))(_sensitivity(1)(0)(2))(_read(4(_range 5))(4(0))(4(_index 6))(5)))))
      (line__28(_architecture 1 0 28 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
  )
  (_model . Behavioral 7 -1
  )
)
I 000051 55 1952          1653966330207 behavioral
(_unit VHDL (bcd_7_segmente 0 32 (behavioral 0 9 ))
  (_version v33)
  (_time 1653966330207 2022.05.31 06:05:30)
  (_source (\./src/BCD_7segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652307182434)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal BCD ~std_logic_vector{6~downto~0}~12 0 34 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_assignment (_simple)(_target(1(0)))(_sensitivity(0(3))(0(1))(0(2))(0(0))))))
      (line__13(_architecture 1 0 13 (_assignment (_simple)(_target(1(1)))(_sensitivity(0(3))(0(2))(0(1))))))
      (line__14(_architecture 2 0 14 (_assignment (_simple)(_target(1(2)))(_sensitivity(0(3))(0(2))(0(1))))))
      (line__15(_architecture 3 0 15 (_assignment (_simple)(_target(1(3)))(_sensitivity(0(0))(0(2))(0(3))(0(1))))))
      (line__16(_architecture 4 0 16 (_assignment (_simple)(_target(1(4)))(_sensitivity(0(2))(0(3))(0(1))))))
      (line__17(_architecture 5 0 17 (_assignment (_simple)(_target(1(5)))(_sensitivity(0(1))(0(3))(0(2))(0(0))))))
      (line__18(_architecture 6 0 18 (_assignment (_simple)(_target(1(6)))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavioral 7 -1
  )
)
I 000051 55 22092         1653966330320 behavioral
(_unit VHDL (fin 0 6 (behavioral 0 35 ))
  (_version v33)
  (_time 1653966330319 2022.05.31 06:05:30)
  (_source (\./src/final.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653954260724)
    (_use )
  )
  (_component
    (cresc0_9
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 39 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 0 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~13 0 44 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1334 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1334 0 47 (_entity (_out ))))
      )
    )
    (cresc0_5
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 52 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1336 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1336 0 57 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1338 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1338 0 60 (_entity (_out ))))
      )
    )
    (cresc0_3
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 65 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 69 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1340 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1340 0 70 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
        (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1342 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1342 0 74 (_entity (_out ))))
      )
    )
    (cresc0_2
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 106 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 108 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 109 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1352 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1352 0 111 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 112 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 113 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1354 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1354 0 114 (_entity (_out ))))
      )
    )
    (cresc0_3_var2
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 92 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 94 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 95 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 96 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1348 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1348 0 97 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 99 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 100 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1350 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1350 0 101 (_entity (_out ))))
      )
    )
    (cresc0_3_var1
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 79 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 83 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1344 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1344 0 84 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 85 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 86 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1346 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1346 0 87 (_entity (_out ))))
      )
    )
    (cresc0_1_var2
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 132 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 134 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 135 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 136 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1360 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1360 0 137 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 138 (_entity (_in ))))
        (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 139 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 140 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1362 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 13 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1362 0 141 (_entity (_out ))))
      )
    )
    (generator
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 147 (_entity -1 ((i 4)))))
        (_port (_internal mode ~extieee.std_logic_1164.std_logic 0 148 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 149 (_entity (_in ))))
        (_port (_internal CLK1 ~extieee.std_logic_1164.std_logic 0 150 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1364 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 14 )(i 0))))))
        (_port (_internal LED_G ~std_logic_vector{{n-1}~downto~0}~1364 0 151 (_entity (_out ))))
      )
    )
    (BCD_7_Segmente
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 157 (_entity (_in ))))
        (_port (_internal BCD ~std_logic_vector{6~downto~0}~13 0 158 (_entity (_out ))))
      )
    )
  )
  (_instantiation min_unit 0 173 (_component cresc0_9 )
    (_port
      ((En)(En))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Min_Uni_In))
      ((PL)(En))
      ((Cr)(e1))
      ((LED)(q1))
    )
    (_use (_entity . cresc0_9)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation min_zeci 0 174 (_component cresc0_5 )
    (_port
      ((En)(e1))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Min_Zec_In))
      ((PL)(En))
      ((Cr)(e2))
      ((LED)(q2))
    )
    (_use (_entity . cresc0_5)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation ora_unit 0 176 (_component cresc0_3 )
    (_port
      ((En)(e2))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Ora_Uni_In))
      ((PL)(En))
      ((verif)(e3))
      ((Cr)(e4))
      ((LED)(q3))
    )
    (_use (_entity . cresc0_3)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((verif)(verif))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation ora_zeci 0 177 (_component cresc0_2 )
    (_port
      ((En)(e3))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Ora_Zec_In))
      ((PL)(En))
      ((Cr)(e4))
      ((LED)(q4))
    )
    (_use (_entity . cresc0_2)
      (_port
        ((En)(En))
        ((R)(R))
        ((i)(i))
        ((PL)(PL))
        ((CLK)(CLK))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation zi_unit 0 180 (_component cresc0_3_var2 )
    (_port
      ((En)(e4))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Zi_Uni_In))
      ((PL)(En))
      ((verif)(e5))
      ((Cr)(e6))
      ((LED)(q5))
    )
    (_use (_entity . cresc0_3_var2)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((verif)(verif))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation zi_zeci 0 181 (_component cresc0_3_var1 )
    (_port
      ((En)(e5))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Zi_Zec_In))
      ((PL)(En))
      ((Cr)(e6))
      ((LED)(q6))
    )
    (_use (_entity . cresc0_3_var1)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation luna_unit 0 183 (_component cresc0_1_var2 )
    (_port
      ((En)(e6))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Luna_Uni_In))
      ((PL)(En))
      ((verif)(e7))
      ((Cr)(e8))
      ((LED)(q7))
    )
    (_use (_entity . cresc0_1_var2)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((verif)(verif))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation luna_zeci 0 184 (_component cresc0_3_var1 )
    (_port
      ((En)(e7))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Luna_Zec_In))
      ((PL)(En))
      ((Cr)(e8))
      ((LED)(q8))
    )
    (_use (_entity . cresc0_3_var1)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation temp_unit 0 187 (_component generator )
    (_port
      ((mode)(En))
      ((R)(R))
      ((CLK1)(CLK))
      ((LED_G)(q9))
    )
    (_use (_entity . generator)
      (_port
        ((mode)(mode))
        ((R)(R))
        ((CLK1)(CLK1))
        ((LED_G)(LED_G))
      )
    )
  )
  (_instantiation temp_zeci 0 188 (_component generator )
    (_port
      ((mode)(En))
      ((R)(R))
      ((CLK1)(CLK))
      ((LED_G)(q10))
    )
    (_use (_entity . generator)
      (_port
        ((mode)(mode))
        ((R)(R))
        ((CLK1)(CLK1))
        ((LED_G)(LED_G))
      )
    )
  )
  (_instantiation min_afis_unit 0 191 (_component BCD_7_Segmente )
    (_port
      ((A)(q1))
      ((BCD)(Min_Uni_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation min_afis_zeci 0 192 (_component BCD_7_Segmente )
    (_port
      ((A)(q2))
      ((BCD)(Min_Zec_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation ora_afis_unit 0 194 (_component BCD_7_Segmente )
    (_port
      ((A)(q3))
      ((BCD)(Ora_Uni_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation ora_afis_zeci 0 195 (_component BCD_7_Segmente )
    (_port
      ((A)(q4))
      ((BCD)(Ora_Zec_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation zi_afis_unit 0 197 (_component BCD_7_Segmente )
    (_port
      ((A)(q5))
      ((BCD)(Zi_Uni_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation zi_afis_zeci 0 198 (_component BCD_7_Segmente )
    (_port
      ((A)(q6))
      ((BCD)(Zi_Zec_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation luna_afis_unit 0 200 (_component BCD_7_Segmente )
    (_port
      ((A)(q7))
      ((BCD)(Luna_Uni_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation luna_afis_zeci 0 201 (_component BCD_7_Segmente )
    (_port
      ((A)(q8))
      ((BCD)(Luna_Zec_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation temp_afis_unit 0 203 (_component BCD_7_Segmente )
    (_port
      ((A)(q9))
      ((BCD)(Temp_Uni_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation temp_afis_zeci 0 204 (_component BCD_7_Segmente )
    (_port
      ((A)(q10))
      ((BCD)(Temp_Zec_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \21\ (_entity ((i 21)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Min_Zec_In ~std_logic_vector{3~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Min_Uni_In ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Ora_Zec_In ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Ora_Uni_In ~std_logic_vector{3~downto~0}~126 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Zi_Zec_In ~std_logic_vector{3~downto~0}~128 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Zi_Uni_In ~std_logic_vector{3~downto~0}~1210 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1212 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Luna_Zec_In ~std_logic_vector{3~downto~0}~1212 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Luna_Uni_In ~std_logic_vector{3~downto~0}~1214 0 17 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Min_Zec_Out ~std_logic_vector{6~downto~0}~12 0 22 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1216 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Min_Uni_Out ~std_logic_vector{6~downto~0}~1216 0 23 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1218 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Ora_Zec_Out ~std_logic_vector{6~downto~0}~1218 0 24 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1220 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Ora_Uni_Out ~std_logic_vector{6~downto~0}~1220 0 25 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1222 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Zi_Zec_Out ~std_logic_vector{6~downto~0}~1222 0 26 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1224 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Zi_Uni_Out ~std_logic_vector{6~downto~0}~1224 0 27 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Luna_Zec_Out ~std_logic_vector{6~downto~0}~1226 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1228 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Luna_Uni_Out ~std_logic_vector{6~downto~0}~1228 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1230 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Temp_Uni_Out ~std_logic_vector{6~downto~0}~1230 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1232 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Temp_Zec_Out ~std_logic_vector{6~downto~0}~1232 0 31 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 157 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 158 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 168 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal q1 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q2 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q3 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q4 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q5 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q6 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q7 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q8 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q9 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q10 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal e1 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal e2 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal e3 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal e4 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal e5 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal e6 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal e7 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal e8 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal e9 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal t1 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal t2 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavioral 15 -1
  )
)
I 000051 55 9589          1653966330423 behavioral
(_unit VHDL (ms 0 28 (behavioral 0 33 ))
  (_version v33)
  (_time 1653966330423 2022.05.31 06:05:30)
  (_source (\./src/modul_simulare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653957189449)
    (_use )
  )
  (_component
    (fin
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 35 (_entity -1 ((i 21)))))
        (_port (_internal Min_Zec_In ~std_logic_vector{3~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal Min_Uni_In ~std_logic_vector{3~downto~0}~132 0 39 (_entity (_in ))))
        (_port (_internal Ora_Zec_In ~std_logic_vector{3~downto~0}~134 0 40 (_entity (_in ))))
        (_port (_internal Ora_Uni_In ~std_logic_vector{3~downto~0}~136 0 41 (_entity (_in ))))
        (_port (_internal Zi_Zec_In ~std_logic_vector{3~downto~0}~138 0 42 (_entity (_in ))))
        (_port (_internal Zi_Uni_In ~std_logic_vector{3~downto~0}~1310 0 43 (_entity (_in ))))
        (_port (_internal Luna_Zec_In ~std_logic_vector{3~downto~0}~1312 0 44 (_entity (_in ))))
        (_port (_internal Luna_Uni_In ~std_logic_vector{3~downto~0}~1314 0 45 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal Min_Zec_Out ~std_logic_vector{6~downto~0}~13 0 50 (_entity (_out ))))
        (_port (_internal Min_Uni_Out ~std_logic_vector{6~downto~0}~1316 0 51 (_entity (_out ))))
        (_port (_internal Ora_Zec_Out ~std_logic_vector{6~downto~0}~1318 0 52 (_entity (_out ))))
        (_port (_internal Ora_Uni_Out ~std_logic_vector{6~downto~0}~1320 0 53 (_entity (_out ))))
        (_port (_internal Zi_Zec_Out ~std_logic_vector{6~downto~0}~1322 0 54 (_entity (_out ))))
        (_port (_internal Zi_Uni_Out ~std_logic_vector{6~downto~0}~1324 0 55 (_entity (_out ))))
        (_port (_internal Luna_Zec_Out ~std_logic_vector{6~downto~0}~1326 0 56 (_entity (_out ))))
        (_port (_internal Luna_Uni_Out ~std_logic_vector{6~downto~0}~1328 0 57 (_entity (_out ))))
        (_port (_internal Temp_Uni_Out ~std_logic_vector{6~downto~0}~1330 0 58 (_entity (_out ))))
        (_port (_internal Temp_Zec_Out ~std_logic_vector{6~downto~0}~1332 0 59 (_entity (_out ))))
      )
    )
  )
  (_instantiation ust 0 69 (_component fin )
    (_port
      ((Min_Zec_In)(Min_Zec_In))
      ((Min_Uni_In)(Min_Uni_In))
      ((Ora_Zec_In)(Ora_Zec_In))
      ((Ora_Uni_In)(Ora_Uni_In))
      ((Zi_Zec_In)(Zi_Zec_In))
      ((Zi_Uni_In)(Zi_Uni_In))
      ((Luna_Zec_In)(Luna_Zec_In))
      ((Luna_Uni_In)(Luna_Uni_In))
      ((R)(R))
      ((CLK)(CLK))
      ((EN)(EN))
      ((Min_Zec_Out)(Min_Zec_Out))
      ((Min_Uni_Out)(Min_Uni_Out))
      ((Ora_Zec_Out)(Ora_Zec_Out))
      ((Ora_Uni_Out)(Ora_Uni_Out))
      ((Zi_Zec_Out)(Zi_Zec_Out))
      ((Zi_Uni_Out)(Zi_Uni_Out))
      ((Luna_Zec_Out)(Luna_Zec_Out))
      ((Luna_Uni_Out)(Luna_Uni_Out))
      ((Temp_Uni_Out)(Temp_Uni_Out))
      ((Temp_Zec_Out)(Temp_Zec_Out))
    )
    (_use (_entity . fin)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1316 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1318 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1320 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1322 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1324 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1328 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1330 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1332 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Min_Zec_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Min_Uni_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Ora_Zec_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Ora_Uni_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Zi_Zec_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Zi_Uni_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Luna_Zec_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Luna_Uni_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 64 (_architecture (_uni ))))
    (_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 64 (_architecture (_uni ))))
    (_signal (_internal EN ~extieee.std_logic_1164.std_logic 0 64 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1336 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal Min_Zec_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Min_Uni_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Ora_Zec_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Ora_Uni_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Zi_Zec_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Zi_Uni_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Luna_Zec_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Luna_Uni_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Temp_Uni_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Temp_Zec_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_process
      (ceas(_architecture 0 0 70 (_process (_simple)(_target(9))(_sensitivity(9)))))
      (line__75(_architecture 1 0 75 (_assignment (_simple)(_target(10)))))
      (line__76(_architecture 2 0 76 (_assignment (_simple)(_alias((R)(_string \"0"\)))(_target(8)))))
      (line__78(_architecture 3 0 78 (_assignment (_simple)(_target(0)))))
      (line__79(_architecture 4 0 79 (_assignment (_simple)(_target(1)))))
      (line__80(_architecture 5 0 80 (_assignment (_simple)(_target(2)))))
      (line__81(_architecture 6 0 81 (_assignment (_simple)(_target(3)))))
      (line__82(_architecture 7 0 82 (_assignment (_simple)(_target(4)))))
      (line__83(_architecture 8 0 83 (_assignment (_simple)(_target(5)))))
      (line__84(_architecture 9 0 84 (_assignment (_simple)(_target(6)))))
      (line__85(_architecture 10 0 85 (_assignment (_simple)(_target(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 3 )
    (2 3 2 3 )
    (2 2 2 3 )
    (2 3 3 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
  )
  (_model . behavioral 11 -1
  )
)
I 000051 55 2416          1653966396816 Behavioral
(_unit VHDL (cresc0_9 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653966396815 2022.05.31 06:06:36)
  (_source (\./src/numarator0_9.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946554901)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(7)(5))(_sensitivity(1)(0)(2))(_read(7)(3)(4)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2416          1653966396925 Behavioral
(_unit VHDL (cresc0_5 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653966396924 2022.05.31 06:06:36)
  (_source (\./src/Numarator0_5.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946574000)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(5)(7))(_sensitivity(1)(2)(0))(_read(3)(4)(7)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2538          1653966397032 Behavioral
(_unit VHDL (cresc0_3 0 6 (behavioral 0 20 ))
  (_version v33)
  (_time 1653966397032 2022.05.31 06:06:37)
  (_source (\./src/Numarator0_3.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946686617)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 21 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 23 (_process (_simple)(_target(6)(8))(_sensitivity(2)(1)(0))(_read(3)(5)(4)(8)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(7))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2500          1653966397133 Behavioral
(_unit VHDL (cresc0_3_var1 1 6 (behavioral 1 19 ))
  (_version v33)
  (_time 1653966397133 2022.05.31 06:06:37)
  (_source (\./src/Numarator0_5.vhd\(\./src/Numarator0_3_var1.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653952123795)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 1 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 1 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 1 22 (_process (_simple)(_target(5)(7))(_sensitivity(0)(1)(2))(_read(4)(3)(7)))))
      (line__38(_architecture 1 1 38 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (3 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2532          1653966397236 Behavioral
(_unit VHDL (cresc0_3_var2 0 6 (behavioral 0 20 ))
  (_version v33)
  (_time 1653966397236 2022.05.31 06:06:37)
  (_source (\./src/numarator0_3_var2.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653948086419)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 21 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 23 (_process (_simple)(_target(8)(6))(_sensitivity(0)(2)(1))(_read(8)(5)(4)(3)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(7))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2413          1653966397338 Behavioral
(_unit VHDL (cresc0_2 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653966397337 2022.05.31 06:06:37)
  (_source (\./src/Numarator0_2.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946719777)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(7))(_sensitivity(4)(1)(0))(_read(3)(2)(7)))))
      (line__37(_architecture 1 0 37 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2416          1653966397441 Behavioral
(_unit VHDL (cresc0_1 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653966397441 2022.05.31 06:06:37)
  (_source (\./src/Numarator0_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946734682)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(7)(5))(_sensitivity(0)(1)(2))(_read(7)(4)(3)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2587          1653966397547 Behavioral
(_unit VHDL (cresc0_1_var2 1 6 (behavioral 1 20 ))
  (_version v33)
  (_time 1653966397546 2022.05.31 06:06:37)
  (_source (\./src/Numarator0_3_var3.vhd\(\./src/Numarator0_1_var2.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653950772538)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 1 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 1 21 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 1 23 (_process (_simple)(_target(6)(8))(_sensitivity(0)(1)(2))(_read(3)(5)(4)(8)))))
      (line__38(_architecture 1 1 38 (_assignment (_simple)(_target(7))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2223          1653966397651 Behavioral
(_unit VHDL (generator 0 6 (behavioral 0 15 ))
  (_version v33)
  (_time 1653966397651 2022.05.31 06:06:37)
  (_source (\./src/temperatura.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653952602346)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal mode ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal LED_G ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_signal (_internal temp ~std_logic_vector{{n-1}~downto~0}~13 0 16 (_architecture (_uni (_string \"0001"\)))))
    (_signal (_internal i ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{{n-1}{{n-2}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_process
      (gn(_architecture 0 0 19 (_process (_simple)(_target(4)(5))(_sensitivity(1)(0)(2))(_read(4(_range 5))(4(0))(4(_index 6))(5)))))
      (line__28(_architecture 1 0 28 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
  )
  (_model . Behavioral 7 -1
  )
)
I 000051 55 1952          1653966397755 behavioral
(_unit VHDL (bcd_7_segmente 0 32 (behavioral 0 9 ))
  (_version v33)
  (_time 1653966397755 2022.05.31 06:06:37)
  (_source (\./src/BCD_7segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652307182434)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal BCD ~std_logic_vector{6~downto~0}~12 0 34 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_assignment (_simple)(_target(1(0)))(_sensitivity(0(3))(0(1))(0(2))(0(0))))))
      (line__13(_architecture 1 0 13 (_assignment (_simple)(_target(1(1)))(_sensitivity(0(3))(0(2))(0(1))))))
      (line__14(_architecture 2 0 14 (_assignment (_simple)(_target(1(2)))(_sensitivity(0(3))(0(2))(0(1))))))
      (line__15(_architecture 3 0 15 (_assignment (_simple)(_target(1(3)))(_sensitivity(0(0))(0(2))(0(3))(0(1))))))
      (line__16(_architecture 4 0 16 (_assignment (_simple)(_target(1(4)))(_sensitivity(0(2))(0(3))(0(1))))))
      (line__17(_architecture 5 0 17 (_assignment (_simple)(_target(1(5)))(_sensitivity(0(1))(0(3))(0(2))(0(0))))))
      (line__18(_architecture 6 0 18 (_assignment (_simple)(_target(1(6)))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavioral 7 -1
  )
)
I 000051 55 22092         1653966397863 behavioral
(_unit VHDL (fin 0 6 (behavioral 0 35 ))
  (_version v33)
  (_time 1653966397862 2022.05.31 06:06:37)
  (_source (\./src/final.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653954260724)
    (_use )
  )
  (_component
    (cresc0_9
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 39 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 0 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~13 0 44 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1334 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1334 0 47 (_entity (_out ))))
      )
    )
    (cresc0_5
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 52 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1336 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1336 0 57 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1338 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1338 0 60 (_entity (_out ))))
      )
    )
    (cresc0_3
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 65 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 69 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1340 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1340 0 70 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
        (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1342 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1342 0 74 (_entity (_out ))))
      )
    )
    (cresc0_2
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 106 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 108 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 109 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1352 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1352 0 111 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 112 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 113 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1354 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1354 0 114 (_entity (_out ))))
      )
    )
    (cresc0_3_var2
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 92 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 94 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 95 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 96 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1348 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1348 0 97 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 99 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 100 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1350 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1350 0 101 (_entity (_out ))))
      )
    )
    (cresc0_3_var1
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 79 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 83 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1344 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1344 0 84 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 85 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 86 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1346 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1346 0 87 (_entity (_out ))))
      )
    )
    (cresc0_1_var2
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 132 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 134 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 135 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 136 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1360 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1360 0 137 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 138 (_entity (_in ))))
        (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 139 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 140 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1362 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 13 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1362 0 141 (_entity (_out ))))
      )
    )
    (generator
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 147 (_entity -1 ((i 4)))))
        (_port (_internal mode ~extieee.std_logic_1164.std_logic 0 148 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 149 (_entity (_in ))))
        (_port (_internal CLK1 ~extieee.std_logic_1164.std_logic 0 150 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1364 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 14 )(i 0))))))
        (_port (_internal LED_G ~std_logic_vector{{n-1}~downto~0}~1364 0 151 (_entity (_out ))))
      )
    )
    (BCD_7_Segmente
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 157 (_entity (_in ))))
        (_port (_internal BCD ~std_logic_vector{6~downto~0}~13 0 158 (_entity (_out ))))
      )
    )
  )
  (_instantiation min_unit 0 173 (_component cresc0_9 )
    (_port
      ((En)(En))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Min_Uni_In))
      ((PL)(En))
      ((Cr)(e1))
      ((LED)(q1))
    )
    (_use (_entity . cresc0_9)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation min_zeci 0 174 (_component cresc0_5 )
    (_port
      ((En)(e1))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Min_Zec_In))
      ((PL)(En))
      ((Cr)(e2))
      ((LED)(q2))
    )
    (_use (_entity . cresc0_5)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation ora_unit 0 176 (_component cresc0_3 )
    (_port
      ((En)(e2))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Ora_Uni_In))
      ((PL)(En))
      ((verif)(e3))
      ((Cr)(e4))
      ((LED)(q3))
    )
    (_use (_entity . cresc0_3)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((verif)(verif))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation ora_zeci 0 177 (_component cresc0_2 )
    (_port
      ((En)(e3))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Ora_Zec_In))
      ((PL)(En))
      ((Cr)(e4))
      ((LED)(q4))
    )
    (_use (_entity . cresc0_2)
      (_port
        ((En)(En))
        ((R)(R))
        ((i)(i))
        ((PL)(PL))
        ((CLK)(CLK))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation zi_unit 0 180 (_component cresc0_3_var2 )
    (_port
      ((En)(e4))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Zi_Uni_In))
      ((PL)(En))
      ((verif)(e5))
      ((Cr)(e6))
      ((LED)(q5))
    )
    (_use (_entity . cresc0_3_var2)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((verif)(verif))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation zi_zeci 0 181 (_component cresc0_3_var1 )
    (_port
      ((En)(e5))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Zi_Zec_In))
      ((PL)(En))
      ((Cr)(e6))
      ((LED)(q6))
    )
    (_use (_entity . cresc0_3_var1)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation luna_unit 0 183 (_component cresc0_1_var2 )
    (_port
      ((En)(e6))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Luna_Uni_In))
      ((PL)(En))
      ((verif)(e7))
      ((Cr)(e8))
      ((LED)(q7))
    )
    (_use (_entity . cresc0_1_var2)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((verif)(verif))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation luna_zeci 0 184 (_component cresc0_3_var1 )
    (_port
      ((En)(e7))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Luna_Zec_In))
      ((PL)(En))
      ((Cr)(e8))
      ((LED)(q8))
    )
    (_use (_entity . cresc0_3_var1)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation temp_unit 0 187 (_component generator )
    (_port
      ((mode)(En))
      ((R)(R))
      ((CLK1)(CLK))
      ((LED_G)(q9))
    )
    (_use (_entity . generator)
      (_port
        ((mode)(mode))
        ((R)(R))
        ((CLK1)(CLK1))
        ((LED_G)(LED_G))
      )
    )
  )
  (_instantiation temp_zeci 0 188 (_component generator )
    (_port
      ((mode)(En))
      ((R)(R))
      ((CLK1)(CLK))
      ((LED_G)(q10))
    )
    (_use (_entity . generator)
      (_port
        ((mode)(mode))
        ((R)(R))
        ((CLK1)(CLK1))
        ((LED_G)(LED_G))
      )
    )
  )
  (_instantiation min_afis_unit 0 191 (_component BCD_7_Segmente )
    (_port
      ((A)(q1))
      ((BCD)(Min_Uni_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation min_afis_zeci 0 192 (_component BCD_7_Segmente )
    (_port
      ((A)(q2))
      ((BCD)(Min_Zec_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation ora_afis_unit 0 194 (_component BCD_7_Segmente )
    (_port
      ((A)(q3))
      ((BCD)(Ora_Uni_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation ora_afis_zeci 0 195 (_component BCD_7_Segmente )
    (_port
      ((A)(q4))
      ((BCD)(Ora_Zec_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation zi_afis_unit 0 197 (_component BCD_7_Segmente )
    (_port
      ((A)(q5))
      ((BCD)(Zi_Uni_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation zi_afis_zeci 0 198 (_component BCD_7_Segmente )
    (_port
      ((A)(q6))
      ((BCD)(Zi_Zec_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation luna_afis_unit 0 200 (_component BCD_7_Segmente )
    (_port
      ((A)(q7))
      ((BCD)(Luna_Uni_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation luna_afis_zeci 0 201 (_component BCD_7_Segmente )
    (_port
      ((A)(q8))
      ((BCD)(Luna_Zec_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation temp_afis_unit 0 203 (_component BCD_7_Segmente )
    (_port
      ((A)(q9))
      ((BCD)(Temp_Uni_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation temp_afis_zeci 0 204 (_component BCD_7_Segmente )
    (_port
      ((A)(q10))
      ((BCD)(Temp_Zec_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \21\ (_entity ((i 21)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Min_Zec_In ~std_logic_vector{3~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Min_Uni_In ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Ora_Zec_In ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Ora_Uni_In ~std_logic_vector{3~downto~0}~126 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Zi_Zec_In ~std_logic_vector{3~downto~0}~128 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Zi_Uni_In ~std_logic_vector{3~downto~0}~1210 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1212 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Luna_Zec_In ~std_logic_vector{3~downto~0}~1212 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Luna_Uni_In ~std_logic_vector{3~downto~0}~1214 0 17 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Min_Zec_Out ~std_logic_vector{6~downto~0}~12 0 22 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1216 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Min_Uni_Out ~std_logic_vector{6~downto~0}~1216 0 23 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1218 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Ora_Zec_Out ~std_logic_vector{6~downto~0}~1218 0 24 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1220 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Ora_Uni_Out ~std_logic_vector{6~downto~0}~1220 0 25 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1222 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Zi_Zec_Out ~std_logic_vector{6~downto~0}~1222 0 26 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1224 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Zi_Uni_Out ~std_logic_vector{6~downto~0}~1224 0 27 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Luna_Zec_Out ~std_logic_vector{6~downto~0}~1226 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1228 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Luna_Uni_Out ~std_logic_vector{6~downto~0}~1228 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1230 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Temp_Uni_Out ~std_logic_vector{6~downto~0}~1230 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1232 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Temp_Zec_Out ~std_logic_vector{6~downto~0}~1232 0 31 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 157 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 158 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 168 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal q1 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q2 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q3 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q4 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q5 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q6 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q7 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q8 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q9 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q10 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal e1 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal e2 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal e3 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal e4 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal e5 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal e6 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal e7 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal e8 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal e9 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal t1 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal t2 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavioral 15 -1
  )
)
I 000051 55 2416          1653966420920 Behavioral
(_unit VHDL (cresc0_9 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653966420920 2022.05.31 06:07:00)
  (_source (\./src/numarator0_9.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946554901)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(7)(5))(_sensitivity(1)(2)(0))(_read(7)(4)(3)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2416          1653966421024 Behavioral
(_unit VHDL (cresc0_5 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653966421023 2022.05.31 06:07:01)
  (_source (\./src/Numarator0_5.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946574000)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(5)(7))(_sensitivity(1)(2)(0))(_read(4)(3)(7)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2538          1653966421134 Behavioral
(_unit VHDL (cresc0_3 0 6 (behavioral 0 20 ))
  (_version v33)
  (_time 1653966421134 2022.05.31 06:07:01)
  (_source (\./src/Numarator0_3.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946686617)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 21 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 23 (_process (_simple)(_target(6)(8))(_sensitivity(1)(2)(0))(_read(4)(3)(5)(8)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(7))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2500          1653966421237 Behavioral
(_unit VHDL (cresc0_3_var1 1 6 (behavioral 1 19 ))
  (_version v33)
  (_time 1653966421236 2022.05.31 06:07:01)
  (_source (\./src/Numarator0_5.vhd\(\./src/Numarator0_3_var1.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653952123795)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 1 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 1 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 1 22 (_process (_simple)(_target(5)(7))(_sensitivity(1)(2)(0))(_read(3)(4)(7)))))
      (line__38(_architecture 1 1 38 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (3 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2532          1653966421340 Behavioral
(_unit VHDL (cresc0_3_var2 0 6 (behavioral 0 20 ))
  (_version v33)
  (_time 1653966421339 2022.05.31 06:07:01)
  (_source (\./src/numarator0_3_var2.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653948086419)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 21 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 23 (_process (_simple)(_target(8)(6))(_sensitivity(2)(0)(1))(_read(8)(3)(4)(5)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(7))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2413          1653966421446 Behavioral
(_unit VHDL (cresc0_2 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653966421445 2022.05.31 06:07:01)
  (_source (\./src/Numarator0_2.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946719777)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(7))(_sensitivity(4)(0)(1))(_read(2)(3)(7)))))
      (line__37(_architecture 1 0 37 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2416          1653966421547 Behavioral
(_unit VHDL (cresc0_1 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653966421546 2022.05.31 06:07:01)
  (_source (\./src/Numarator0_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946734682)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(7)(5))(_sensitivity(1)(0)(2))(_read(7)(4)(3)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2587          1653966421649 Behavioral
(_unit VHDL (cresc0_1_var2 1 6 (behavioral 1 20 ))
  (_version v33)
  (_time 1653966421649 2022.05.31 06:07:01)
  (_source (\./src/Numarator0_3_var3.vhd\(\./src/Numarator0_1_var2.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653950772538)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 1 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 1 21 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 1 23 (_process (_simple)(_target(6)(8))(_sensitivity(0)(1)(2))(_read(5)(4)(3)(8)))))
      (line__38(_architecture 1 1 38 (_assignment (_simple)(_target(7))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2223          1653966421754 Behavioral
(_unit VHDL (generator 0 6 (behavioral 0 15 ))
  (_version v33)
  (_time 1653966421754 2022.05.31 06:07:01)
  (_source (\./src/temperatura.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653952602346)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal mode ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal LED_G ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_signal (_internal temp ~std_logic_vector{{n-1}~downto~0}~13 0 16 (_architecture (_uni (_string \"0001"\)))))
    (_signal (_internal i ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{{n-1}{{n-2}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_process
      (gn(_architecture 0 0 19 (_process (_simple)(_target(4)(5))(_sensitivity(1)(0)(2))(_read(4(_range 5))(4(0))(4(_index 6))(5)))))
      (line__28(_architecture 1 0 28 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
  )
  (_model . Behavioral 7 -1
  )
)
I 000051 55 1952          1653966421857 behavioral
(_unit VHDL (bcd_7_segmente 0 32 (behavioral 0 9 ))
  (_version v33)
  (_time 1653966421856 2022.05.31 06:07:01)
  (_source (\./src/BCD_7segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652307182434)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal BCD ~std_logic_vector{6~downto~0}~12 0 34 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_assignment (_simple)(_target(1(0)))(_sensitivity(0(3))(0(1))(0(2))(0(0))))))
      (line__13(_architecture 1 0 13 (_assignment (_simple)(_target(1(1)))(_sensitivity(0(3))(0(2))(0(1))))))
      (line__14(_architecture 2 0 14 (_assignment (_simple)(_target(1(2)))(_sensitivity(0(3))(0(2))(0(1))))))
      (line__15(_architecture 3 0 15 (_assignment (_simple)(_target(1(3)))(_sensitivity(0(0))(0(2))(0(3))(0(1))))))
      (line__16(_architecture 4 0 16 (_assignment (_simple)(_target(1(4)))(_sensitivity(0(2))(0(3))(0(1))))))
      (line__17(_architecture 5 0 17 (_assignment (_simple)(_target(1(5)))(_sensitivity(0(1))(0(3))(0(2))(0(0))))))
      (line__18(_architecture 6 0 18 (_assignment (_simple)(_target(1(6)))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavioral 7 -1
  )
)
I 000051 55 22092         1653966421964 behavioral
(_unit VHDL (fin 0 6 (behavioral 0 35 ))
  (_version v33)
  (_time 1653966421963 2022.05.31 06:07:01)
  (_source (\./src/final.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653954260724)
    (_use )
  )
  (_component
    (cresc0_9
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 39 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 0 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~13 0 44 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1334 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1334 0 47 (_entity (_out ))))
      )
    )
    (cresc0_5
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 52 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1336 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1336 0 57 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1338 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1338 0 60 (_entity (_out ))))
      )
    )
    (cresc0_3
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 65 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 69 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1340 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1340 0 70 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
        (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1342 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1342 0 74 (_entity (_out ))))
      )
    )
    (cresc0_2
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 106 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 108 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 109 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1352 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1352 0 111 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 112 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 113 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1354 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1354 0 114 (_entity (_out ))))
      )
    )
    (cresc0_3_var2
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 92 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 94 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 95 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 96 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1348 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1348 0 97 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 99 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 100 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1350 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1350 0 101 (_entity (_out ))))
      )
    )
    (cresc0_3_var1
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 79 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 83 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1344 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1344 0 84 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 85 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 86 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1346 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1346 0 87 (_entity (_out ))))
      )
    )
    (cresc0_1_var2
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 132 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 134 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 135 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 136 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1360 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1360 0 137 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 138 (_entity (_in ))))
        (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 139 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 140 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1362 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 13 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1362 0 141 (_entity (_out ))))
      )
    )
    (generator
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 147 (_entity -1 ((i 4)))))
        (_port (_internal mode ~extieee.std_logic_1164.std_logic 0 148 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 149 (_entity (_in ))))
        (_port (_internal CLK1 ~extieee.std_logic_1164.std_logic 0 150 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1364 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 14 )(i 0))))))
        (_port (_internal LED_G ~std_logic_vector{{n-1}~downto~0}~1364 0 151 (_entity (_out ))))
      )
    )
    (BCD_7_Segmente
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 157 (_entity (_in ))))
        (_port (_internal BCD ~std_logic_vector{6~downto~0}~13 0 158 (_entity (_out ))))
      )
    )
  )
  (_instantiation min_unit 0 173 (_component cresc0_9 )
    (_port
      ((En)(En))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Min_Uni_In))
      ((PL)(En))
      ((Cr)(e1))
      ((LED)(q1))
    )
    (_use (_entity . cresc0_9)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation min_zeci 0 174 (_component cresc0_5 )
    (_port
      ((En)(e1))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Min_Zec_In))
      ((PL)(En))
      ((Cr)(e2))
      ((LED)(q2))
    )
    (_use (_entity . cresc0_5)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation ora_unit 0 176 (_component cresc0_3 )
    (_port
      ((En)(e2))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Ora_Uni_In))
      ((PL)(En))
      ((verif)(e3))
      ((Cr)(e4))
      ((LED)(q3))
    )
    (_use (_entity . cresc0_3)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((verif)(verif))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation ora_zeci 0 177 (_component cresc0_2 )
    (_port
      ((En)(e3))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Ora_Zec_In))
      ((PL)(En))
      ((Cr)(e4))
      ((LED)(q4))
    )
    (_use (_entity . cresc0_2)
      (_port
        ((En)(En))
        ((R)(R))
        ((i)(i))
        ((PL)(PL))
        ((CLK)(CLK))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation zi_unit 0 180 (_component cresc0_3_var2 )
    (_port
      ((En)(e4))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Zi_Uni_In))
      ((PL)(En))
      ((verif)(e5))
      ((Cr)(e6))
      ((LED)(q5))
    )
    (_use (_entity . cresc0_3_var2)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((verif)(verif))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation zi_zeci 0 181 (_component cresc0_3_var1 )
    (_port
      ((En)(e5))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Zi_Zec_In))
      ((PL)(En))
      ((Cr)(e6))
      ((LED)(q6))
    )
    (_use (_entity . cresc0_3_var1)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation luna_unit 0 183 (_component cresc0_1_var2 )
    (_port
      ((En)(e6))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Luna_Uni_In))
      ((PL)(En))
      ((verif)(e7))
      ((Cr)(e8))
      ((LED)(q7))
    )
    (_use (_entity . cresc0_1_var2)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((verif)(verif))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation luna_zeci 0 184 (_component cresc0_3_var1 )
    (_port
      ((En)(e7))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Luna_Zec_In))
      ((PL)(En))
      ((Cr)(e8))
      ((LED)(q8))
    )
    (_use (_entity . cresc0_3_var1)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation temp_unit 0 187 (_component generator )
    (_port
      ((mode)(En))
      ((R)(R))
      ((CLK1)(CLK))
      ((LED_G)(q9))
    )
    (_use (_entity . generator)
      (_port
        ((mode)(mode))
        ((R)(R))
        ((CLK1)(CLK1))
        ((LED_G)(LED_G))
      )
    )
  )
  (_instantiation temp_zeci 0 188 (_component generator )
    (_port
      ((mode)(En))
      ((R)(R))
      ((CLK1)(CLK))
      ((LED_G)(q10))
    )
    (_use (_entity . generator)
      (_port
        ((mode)(mode))
        ((R)(R))
        ((CLK1)(CLK1))
        ((LED_G)(LED_G))
      )
    )
  )
  (_instantiation min_afis_unit 0 191 (_component BCD_7_Segmente )
    (_port
      ((A)(q1))
      ((BCD)(Min_Uni_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation min_afis_zeci 0 192 (_component BCD_7_Segmente )
    (_port
      ((A)(q2))
      ((BCD)(Min_Zec_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation ora_afis_unit 0 194 (_component BCD_7_Segmente )
    (_port
      ((A)(q3))
      ((BCD)(Ora_Uni_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation ora_afis_zeci 0 195 (_component BCD_7_Segmente )
    (_port
      ((A)(q4))
      ((BCD)(Ora_Zec_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation zi_afis_unit 0 197 (_component BCD_7_Segmente )
    (_port
      ((A)(q5))
      ((BCD)(Zi_Uni_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation zi_afis_zeci 0 198 (_component BCD_7_Segmente )
    (_port
      ((A)(q6))
      ((BCD)(Zi_Zec_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation luna_afis_unit 0 200 (_component BCD_7_Segmente )
    (_port
      ((A)(q7))
      ((BCD)(Luna_Uni_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation luna_afis_zeci 0 201 (_component BCD_7_Segmente )
    (_port
      ((A)(q8))
      ((BCD)(Luna_Zec_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation temp_afis_unit 0 203 (_component BCD_7_Segmente )
    (_port
      ((A)(q9))
      ((BCD)(Temp_Uni_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation temp_afis_zeci 0 204 (_component BCD_7_Segmente )
    (_port
      ((A)(q10))
      ((BCD)(Temp_Zec_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \21\ (_entity ((i 21)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Min_Zec_In ~std_logic_vector{3~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Min_Uni_In ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Ora_Zec_In ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Ora_Uni_In ~std_logic_vector{3~downto~0}~126 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Zi_Zec_In ~std_logic_vector{3~downto~0}~128 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Zi_Uni_In ~std_logic_vector{3~downto~0}~1210 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1212 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Luna_Zec_In ~std_logic_vector{3~downto~0}~1212 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Luna_Uni_In ~std_logic_vector{3~downto~0}~1214 0 17 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Min_Zec_Out ~std_logic_vector{6~downto~0}~12 0 22 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1216 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Min_Uni_Out ~std_logic_vector{6~downto~0}~1216 0 23 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1218 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Ora_Zec_Out ~std_logic_vector{6~downto~0}~1218 0 24 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1220 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Ora_Uni_Out ~std_logic_vector{6~downto~0}~1220 0 25 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1222 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Zi_Zec_Out ~std_logic_vector{6~downto~0}~1222 0 26 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1224 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Zi_Uni_Out ~std_logic_vector{6~downto~0}~1224 0 27 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Luna_Zec_Out ~std_logic_vector{6~downto~0}~1226 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1228 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Luna_Uni_Out ~std_logic_vector{6~downto~0}~1228 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1230 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Temp_Uni_Out ~std_logic_vector{6~downto~0}~1230 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1232 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Temp_Zec_Out ~std_logic_vector{6~downto~0}~1232 0 31 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 157 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 158 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 168 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal q1 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q2 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q3 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q4 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q5 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q6 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q7 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q8 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q9 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q10 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal e1 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal e2 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal e3 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal e4 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal e5 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal e6 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal e7 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal e8 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal e9 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal t1 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal t2 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavioral 15 -1
  )
)
I 000051 55 9584          1653966422068 behavioral
(_unit VHDL (ms 0 28 (behavioral 0 33 ))
  (_version v33)
  (_time 1653966422068 2022.05.31 06:07:02)
  (_source (\./src/modul_simulare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653957189449)
    (_use )
  )
  (_component
    (fin
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 35 (_entity -1 ((i 21)))))
        (_port (_internal Min_Zec_In ~std_logic_vector{3~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal Min_Uni_In ~std_logic_vector{3~downto~0}~132 0 39 (_entity (_in ))))
        (_port (_internal Ora_Zec_In ~std_logic_vector{3~downto~0}~134 0 40 (_entity (_in ))))
        (_port (_internal Ora_Uni_In ~std_logic_vector{3~downto~0}~136 0 41 (_entity (_in ))))
        (_port (_internal Zi_Zec_In ~std_logic_vector{3~downto~0}~138 0 42 (_entity (_in ))))
        (_port (_internal Zi_Uni_In ~std_logic_vector{3~downto~0}~1310 0 43 (_entity (_in ))))
        (_port (_internal Luna_Zec_In ~std_logic_vector{3~downto~0}~1312 0 44 (_entity (_in ))))
        (_port (_internal Luna_Uni_In ~std_logic_vector{3~downto~0}~1314 0 45 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal Min_Zec_Out ~std_logic_vector{6~downto~0}~13 0 50 (_entity (_out ))))
        (_port (_internal Min_Uni_Out ~std_logic_vector{6~downto~0}~1316 0 51 (_entity (_out ))))
        (_port (_internal Ora_Zec_Out ~std_logic_vector{6~downto~0}~1318 0 52 (_entity (_out ))))
        (_port (_internal Ora_Uni_Out ~std_logic_vector{6~downto~0}~1320 0 53 (_entity (_out ))))
        (_port (_internal Zi_Zec_Out ~std_logic_vector{6~downto~0}~1322 0 54 (_entity (_out ))))
        (_port (_internal Zi_Uni_Out ~std_logic_vector{6~downto~0}~1324 0 55 (_entity (_out ))))
        (_port (_internal Luna_Zec_Out ~std_logic_vector{6~downto~0}~1326 0 56 (_entity (_out ))))
        (_port (_internal Luna_Uni_Out ~std_logic_vector{6~downto~0}~1328 0 57 (_entity (_out ))))
        (_port (_internal Temp_Uni_Out ~std_logic_vector{6~downto~0}~1330 0 58 (_entity (_out ))))
        (_port (_internal Temp_Zec_Out ~std_logic_vector{6~downto~0}~1332 0 59 (_entity (_out ))))
      )
    )
  )
  (_instantiation ust 0 69 (_component fin )
    (_port
      ((Min_Zec_In)(Min_Zec_In))
      ((Min_Uni_In)(Min_Uni_In))
      ((Ora_Zec_In)(Ora_Zec_In))
      ((Ora_Uni_In)(Ora_Uni_In))
      ((Zi_Zec_In)(Zi_Zec_In))
      ((Zi_Uni_In)(Zi_Uni_In))
      ((Luna_Zec_In)(Luna_Zec_In))
      ((Luna_Uni_In)(Luna_Uni_In))
      ((R)(R))
      ((CLK)(CLK))
      ((EN)(EN))
      ((Min_Zec_Out)(Min_Zec_Out))
      ((Min_Uni_Out)(Min_Uni_Out))
      ((Ora_Zec_Out)(Ora_Zec_Out))
      ((Ora_Uni_Out)(Ora_Uni_Out))
      ((Zi_Zec_Out)(Zi_Zec_Out))
      ((Zi_Uni_Out)(Zi_Uni_Out))
      ((Luna_Zec_Out)(Luna_Zec_Out))
      ((Luna_Uni_Out)(Luna_Uni_Out))
      ((Temp_Uni_Out)(Temp_Uni_Out))
      ((Temp_Zec_Out)(Temp_Zec_Out))
    )
    (_use (_entity . fin)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1316 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1318 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1320 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1322 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1324 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1328 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1330 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1332 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Min_Zec_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Min_Uni_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Ora_Zec_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Ora_Uni_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Zi_Zec_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Zi_Uni_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Luna_Zec_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Luna_Uni_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 64 (_architecture (_uni ))))
    (_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 64 (_architecture (_uni ))))
    (_signal (_internal EN ~extieee.std_logic_1164.std_logic 0 64 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1336 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal Min_Zec_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Min_Uni_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Ora_Zec_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Ora_Uni_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Zi_Zec_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Zi_Uni_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Luna_Zec_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Luna_Uni_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Temp_Uni_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Temp_Zec_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_process
      (ceas(_architecture 0 0 70 (_process (_wait_for)(_target(9))(_read(9)))))
      (line__76(_architecture 1 0 76 (_assignment (_simple)(_target(10)))))
      (line__77(_architecture 2 0 77 (_assignment (_simple)(_alias((R)(_string \"0"\)))(_target(8)))))
      (line__79(_architecture 3 0 79 (_assignment (_simple)(_target(0)))))
      (line__80(_architecture 4 0 80 (_assignment (_simple)(_target(1)))))
      (line__81(_architecture 5 0 81 (_assignment (_simple)(_target(2)))))
      (line__82(_architecture 6 0 82 (_assignment (_simple)(_target(3)))))
      (line__83(_architecture 7 0 83 (_assignment (_simple)(_target(4)))))
      (line__84(_architecture 8 0 84 (_assignment (_simple)(_target(5)))))
      (line__85(_architecture 9 0 85 (_assignment (_simple)(_target(6)))))
      (line__86(_architecture 10 0 86 (_assignment (_simple)(_target(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 3 )
    (2 3 2 3 )
    (2 2 2 3 )
    (2 3 3 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
  )
  (_model . behavioral 11 -1
  )
)
I 000051 55 2416          1653966558110 Behavioral
(_unit VHDL (cresc0_9 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653966558109 2022.05.31 06:09:18)
  (_source (\./src/numarator0_9.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946554901)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(7)(5))(_sensitivity(0)(2)(1))(_read(7)(3)(4)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2416          1653966558215 Behavioral
(_unit VHDL (cresc0_5 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653966558215 2022.05.31 06:09:18)
  (_source (\./src/Numarator0_5.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946574000)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(5)(7))(_sensitivity(0)(2)(1))(_read(3)(4)(7)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2538          1653966558325 Behavioral
(_unit VHDL (cresc0_3 0 6 (behavioral 0 20 ))
  (_version v33)
  (_time 1653966558325 2022.05.31 06:09:18)
  (_source (\./src/Numarator0_3.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946686617)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 21 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 23 (_process (_simple)(_target(6)(8))(_sensitivity(0)(2)(1))(_read(3)(4)(5)(8)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(7))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2500          1653966558428 Behavioral
(_unit VHDL (cresc0_3_var1 1 6 (behavioral 1 19 ))
  (_version v33)
  (_time 1653966558427 2022.05.31 06:09:18)
  (_source (\./src/Numarator0_5.vhd\(\./src/Numarator0_3_var1.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653952123795)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 1 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 1 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 1 22 (_process (_simple)(_target(5)(7))(_sensitivity(0)(1)(2))(_read(3)(4)(7)))))
      (line__38(_architecture 1 1 38 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (3 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2532          1653966558530 Behavioral
(_unit VHDL (cresc0_3_var2 0 6 (behavioral 0 20 ))
  (_version v33)
  (_time 1653966558529 2022.05.31 06:09:18)
  (_source (\./src/numarator0_3_var2.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653948086419)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 21 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 23 (_process (_simple)(_target(8)(6))(_sensitivity(1)(2)(0))(_read(8)(4)(3)(5)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(7))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2413          1653966558637 Behavioral
(_unit VHDL (cresc0_2 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653966558636 2022.05.31 06:09:18)
  (_source (\./src/Numarator0_2.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946719777)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(7))(_sensitivity(4)(0)(1))(_read(2)(3)(7)))))
      (line__37(_architecture 1 0 37 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2416          1653966558739 Behavioral
(_unit VHDL (cresc0_1 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653966558738 2022.05.31 06:09:18)
  (_source (\./src/Numarator0_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946734682)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(7)(5))(_sensitivity(0)(1)(2))(_read(7)(4)(3)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2587          1653966558842 Behavioral
(_unit VHDL (cresc0_1_var2 1 6 (behavioral 1 20 ))
  (_version v33)
  (_time 1653966558842 2022.05.31 06:09:18)
  (_source (\./src/Numarator0_3_var3.vhd\(\./src/Numarator0_1_var2.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653950772538)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 1 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 1 21 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 1 23 (_process (_simple)(_target(6)(8))(_sensitivity(1)(2)(0))(_read(4)(3)(5)(8)))))
      (line__38(_architecture 1 1 38 (_assignment (_simple)(_target(7))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2223          1653966558945 Behavioral
(_unit VHDL (generator 0 6 (behavioral 0 15 ))
  (_version v33)
  (_time 1653966558945 2022.05.31 06:09:18)
  (_source (\./src/temperatura.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653952602346)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal mode ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal LED_G ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_signal (_internal temp ~std_logic_vector{{n-1}~downto~0}~13 0 16 (_architecture (_uni (_string \"0001"\)))))
    (_signal (_internal i ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{{n-1}{{n-2}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_process
      (gn(_architecture 0 0 19 (_process (_simple)(_target(4)(5))(_sensitivity(0)(1)(2))(_read(4(_range 5))(4(0))(4(_index 6))(5)))))
      (line__28(_architecture 1 0 28 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
  )
  (_model . Behavioral 7 -1
  )
)
I 000051 55 1952          1653966559050 behavioral
(_unit VHDL (bcd_7_segmente 0 32 (behavioral 0 9 ))
  (_version v33)
  (_time 1653966559050 2022.05.31 06:09:19)
  (_source (\./src/BCD_7segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652307182434)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal BCD ~std_logic_vector{6~downto~0}~12 0 34 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_assignment (_simple)(_target(1(0)))(_sensitivity(0(3))(0(1))(0(2))(0(0))))))
      (line__13(_architecture 1 0 13 (_assignment (_simple)(_target(1(1)))(_sensitivity(0(3))(0(2))(0(1))))))
      (line__14(_architecture 2 0 14 (_assignment (_simple)(_target(1(2)))(_sensitivity(0(3))(0(2))(0(1))))))
      (line__15(_architecture 3 0 15 (_assignment (_simple)(_target(1(3)))(_sensitivity(0(0))(0(2))(0(3))(0(1))))))
      (line__16(_architecture 4 0 16 (_assignment (_simple)(_target(1(4)))(_sensitivity(0(2))(0(3))(0(1))))))
      (line__17(_architecture 5 0 17 (_assignment (_simple)(_target(1(5)))(_sensitivity(0(1))(0(3))(0(2))(0(0))))))
      (line__18(_architecture 6 0 18 (_assignment (_simple)(_target(1(6)))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavioral 7 -1
  )
)
I 000051 55 22092         1653966559160 behavioral
(_unit VHDL (fin 0 6 (behavioral 0 35 ))
  (_version v33)
  (_time 1653966559160 2022.05.31 06:09:19)
  (_source (\./src/final.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653954260724)
    (_use )
  )
  (_component
    (cresc0_9
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 39 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 0 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~13 0 44 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1334 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1334 0 47 (_entity (_out ))))
      )
    )
    (cresc0_5
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 52 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1336 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1336 0 57 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1338 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1338 0 60 (_entity (_out ))))
      )
    )
    (cresc0_3
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 65 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 69 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1340 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1340 0 70 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
        (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1342 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1342 0 74 (_entity (_out ))))
      )
    )
    (cresc0_2
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 106 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 108 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 109 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1352 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1352 0 111 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 112 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 113 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1354 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1354 0 114 (_entity (_out ))))
      )
    )
    (cresc0_3_var2
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 92 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 94 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 95 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 96 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1348 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1348 0 97 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 99 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 100 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1350 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1350 0 101 (_entity (_out ))))
      )
    )
    (cresc0_3_var1
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 79 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 83 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1344 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1344 0 84 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 85 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 86 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1346 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1346 0 87 (_entity (_out ))))
      )
    )
    (cresc0_1_var2
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 132 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 134 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 135 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 136 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1360 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1360 0 137 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 138 (_entity (_in ))))
        (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 139 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 140 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1362 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 13 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1362 0 141 (_entity (_out ))))
      )
    )
    (generator
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 147 (_entity -1 ((i 4)))))
        (_port (_internal mode ~extieee.std_logic_1164.std_logic 0 148 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 149 (_entity (_in ))))
        (_port (_internal CLK1 ~extieee.std_logic_1164.std_logic 0 150 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1364 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 14 )(i 0))))))
        (_port (_internal LED_G ~std_logic_vector{{n-1}~downto~0}~1364 0 151 (_entity (_out ))))
      )
    )
    (BCD_7_Segmente
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 157 (_entity (_in ))))
        (_port (_internal BCD ~std_logic_vector{6~downto~0}~13 0 158 (_entity (_out ))))
      )
    )
  )
  (_instantiation min_unit 0 173 (_component cresc0_9 )
    (_port
      ((En)(En))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Min_Uni_In))
      ((PL)(En))
      ((Cr)(e1))
      ((LED)(q1))
    )
    (_use (_entity . cresc0_9)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation min_zeci 0 174 (_component cresc0_5 )
    (_port
      ((En)(e1))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Min_Zec_In))
      ((PL)(En))
      ((Cr)(e2))
      ((LED)(q2))
    )
    (_use (_entity . cresc0_5)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation ora_unit 0 176 (_component cresc0_3 )
    (_port
      ((En)(e2))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Ora_Uni_In))
      ((PL)(En))
      ((verif)(e3))
      ((Cr)(e4))
      ((LED)(q3))
    )
    (_use (_entity . cresc0_3)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((verif)(verif))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation ora_zeci 0 177 (_component cresc0_2 )
    (_port
      ((En)(e3))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Ora_Zec_In))
      ((PL)(En))
      ((Cr)(e4))
      ((LED)(q4))
    )
    (_use (_entity . cresc0_2)
      (_port
        ((En)(En))
        ((R)(R))
        ((i)(i))
        ((PL)(PL))
        ((CLK)(CLK))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation zi_unit 0 180 (_component cresc0_3_var2 )
    (_port
      ((En)(e4))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Zi_Uni_In))
      ((PL)(En))
      ((verif)(e5))
      ((Cr)(e6))
      ((LED)(q5))
    )
    (_use (_entity . cresc0_3_var2)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((verif)(verif))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation zi_zeci 0 181 (_component cresc0_3_var1 )
    (_port
      ((En)(e5))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Zi_Zec_In))
      ((PL)(En))
      ((Cr)(e6))
      ((LED)(q6))
    )
    (_use (_entity . cresc0_3_var1)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation luna_unit 0 183 (_component cresc0_1_var2 )
    (_port
      ((En)(e6))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Luna_Uni_In))
      ((PL)(En))
      ((verif)(e7))
      ((Cr)(e8))
      ((LED)(q7))
    )
    (_use (_entity . cresc0_1_var2)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((verif)(verif))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation luna_zeci 0 184 (_component cresc0_3_var1 )
    (_port
      ((En)(e7))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Luna_Zec_In))
      ((PL)(En))
      ((Cr)(e8))
      ((LED)(q8))
    )
    (_use (_entity . cresc0_3_var1)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation temp_unit 0 187 (_component generator )
    (_port
      ((mode)(En))
      ((R)(R))
      ((CLK1)(CLK))
      ((LED_G)(q9))
    )
    (_use (_entity . generator)
      (_port
        ((mode)(mode))
        ((R)(R))
        ((CLK1)(CLK1))
        ((LED_G)(LED_G))
      )
    )
  )
  (_instantiation temp_zeci 0 188 (_component generator )
    (_port
      ((mode)(En))
      ((R)(R))
      ((CLK1)(CLK))
      ((LED_G)(q10))
    )
    (_use (_entity . generator)
      (_port
        ((mode)(mode))
        ((R)(R))
        ((CLK1)(CLK1))
        ((LED_G)(LED_G))
      )
    )
  )
  (_instantiation min_afis_unit 0 191 (_component BCD_7_Segmente )
    (_port
      ((A)(q1))
      ((BCD)(Min_Uni_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation min_afis_zeci 0 192 (_component BCD_7_Segmente )
    (_port
      ((A)(q2))
      ((BCD)(Min_Zec_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation ora_afis_unit 0 194 (_component BCD_7_Segmente )
    (_port
      ((A)(q3))
      ((BCD)(Ora_Uni_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation ora_afis_zeci 0 195 (_component BCD_7_Segmente )
    (_port
      ((A)(q4))
      ((BCD)(Ora_Zec_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation zi_afis_unit 0 197 (_component BCD_7_Segmente )
    (_port
      ((A)(q5))
      ((BCD)(Zi_Uni_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation zi_afis_zeci 0 198 (_component BCD_7_Segmente )
    (_port
      ((A)(q6))
      ((BCD)(Zi_Zec_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation luna_afis_unit 0 200 (_component BCD_7_Segmente )
    (_port
      ((A)(q7))
      ((BCD)(Luna_Uni_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation luna_afis_zeci 0 201 (_component BCD_7_Segmente )
    (_port
      ((A)(q8))
      ((BCD)(Luna_Zec_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation temp_afis_unit 0 203 (_component BCD_7_Segmente )
    (_port
      ((A)(q9))
      ((BCD)(Temp_Uni_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation temp_afis_zeci 0 204 (_component BCD_7_Segmente )
    (_port
      ((A)(q10))
      ((BCD)(Temp_Zec_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \21\ (_entity ((i 21)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Min_Zec_In ~std_logic_vector{3~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Min_Uni_In ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Ora_Zec_In ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Ora_Uni_In ~std_logic_vector{3~downto~0}~126 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Zi_Zec_In ~std_logic_vector{3~downto~0}~128 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Zi_Uni_In ~std_logic_vector{3~downto~0}~1210 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1212 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Luna_Zec_In ~std_logic_vector{3~downto~0}~1212 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Luna_Uni_In ~std_logic_vector{3~downto~0}~1214 0 17 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Min_Zec_Out ~std_logic_vector{6~downto~0}~12 0 22 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1216 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Min_Uni_Out ~std_logic_vector{6~downto~0}~1216 0 23 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1218 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Ora_Zec_Out ~std_logic_vector{6~downto~0}~1218 0 24 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1220 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Ora_Uni_Out ~std_logic_vector{6~downto~0}~1220 0 25 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1222 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Zi_Zec_Out ~std_logic_vector{6~downto~0}~1222 0 26 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1224 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Zi_Uni_Out ~std_logic_vector{6~downto~0}~1224 0 27 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Luna_Zec_Out ~std_logic_vector{6~downto~0}~1226 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1228 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Luna_Uni_Out ~std_logic_vector{6~downto~0}~1228 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1230 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Temp_Uni_Out ~std_logic_vector{6~downto~0}~1230 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1232 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Temp_Zec_Out ~std_logic_vector{6~downto~0}~1232 0 31 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 157 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 158 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 168 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal q1 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q2 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q3 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q4 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q5 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q6 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q7 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q8 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q9 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q10 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal e1 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal e2 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal e3 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal e4 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal e5 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal e6 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal e7 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal e8 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal e9 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal t1 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal t2 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavioral 15 -1
  )
)
I 000051 55 9584          1653966559266 behavioral
(_unit VHDL (ms 0 28 (behavioral 0 33 ))
  (_version v33)
  (_time 1653966559266 2022.05.31 06:09:19)
  (_source (\./src/modul_simulare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653957189449)
    (_use )
  )
  (_component
    (fin
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 35 (_entity -1 ((i 21)))))
        (_port (_internal Min_Zec_In ~std_logic_vector{3~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal Min_Uni_In ~std_logic_vector{3~downto~0}~132 0 39 (_entity (_in ))))
        (_port (_internal Ora_Zec_In ~std_logic_vector{3~downto~0}~134 0 40 (_entity (_in ))))
        (_port (_internal Ora_Uni_In ~std_logic_vector{3~downto~0}~136 0 41 (_entity (_in ))))
        (_port (_internal Zi_Zec_In ~std_logic_vector{3~downto~0}~138 0 42 (_entity (_in ))))
        (_port (_internal Zi_Uni_In ~std_logic_vector{3~downto~0}~1310 0 43 (_entity (_in ))))
        (_port (_internal Luna_Zec_In ~std_logic_vector{3~downto~0}~1312 0 44 (_entity (_in ))))
        (_port (_internal Luna_Uni_In ~std_logic_vector{3~downto~0}~1314 0 45 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal Min_Zec_Out ~std_logic_vector{6~downto~0}~13 0 50 (_entity (_out ))))
        (_port (_internal Min_Uni_Out ~std_logic_vector{6~downto~0}~1316 0 51 (_entity (_out ))))
        (_port (_internal Ora_Zec_Out ~std_logic_vector{6~downto~0}~1318 0 52 (_entity (_out ))))
        (_port (_internal Ora_Uni_Out ~std_logic_vector{6~downto~0}~1320 0 53 (_entity (_out ))))
        (_port (_internal Zi_Zec_Out ~std_logic_vector{6~downto~0}~1322 0 54 (_entity (_out ))))
        (_port (_internal Zi_Uni_Out ~std_logic_vector{6~downto~0}~1324 0 55 (_entity (_out ))))
        (_port (_internal Luna_Zec_Out ~std_logic_vector{6~downto~0}~1326 0 56 (_entity (_out ))))
        (_port (_internal Luna_Uni_Out ~std_logic_vector{6~downto~0}~1328 0 57 (_entity (_out ))))
        (_port (_internal Temp_Uni_Out ~std_logic_vector{6~downto~0}~1330 0 58 (_entity (_out ))))
        (_port (_internal Temp_Zec_Out ~std_logic_vector{6~downto~0}~1332 0 59 (_entity (_out ))))
      )
    )
  )
  (_instantiation ust 0 69 (_component fin )
    (_port
      ((Min_Zec_In)(Min_Zec_In))
      ((Min_Uni_In)(Min_Uni_In))
      ((Ora_Zec_In)(Ora_Zec_In))
      ((Ora_Uni_In)(Ora_Uni_In))
      ((Zi_Zec_In)(Zi_Zec_In))
      ((Zi_Uni_In)(Zi_Uni_In))
      ((Luna_Zec_In)(Luna_Zec_In))
      ((Luna_Uni_In)(Luna_Uni_In))
      ((R)(R))
      ((CLK)(CLK))
      ((EN)(EN))
      ((Min_Zec_Out)(Min_Zec_Out))
      ((Min_Uni_Out)(Min_Uni_Out))
      ((Ora_Zec_Out)(Ora_Zec_Out))
      ((Ora_Uni_Out)(Ora_Uni_Out))
      ((Zi_Zec_Out)(Zi_Zec_Out))
      ((Zi_Uni_Out)(Zi_Uni_Out))
      ((Luna_Zec_Out)(Luna_Zec_Out))
      ((Luna_Uni_Out)(Luna_Uni_Out))
      ((Temp_Uni_Out)(Temp_Uni_Out))
      ((Temp_Zec_Out)(Temp_Zec_Out))
    )
    (_use (_entity . fin)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1316 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1318 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1320 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1322 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1324 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1328 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1330 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1332 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Min_Zec_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Min_Uni_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Ora_Zec_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Ora_Uni_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Zi_Zec_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Zi_Uni_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Luna_Zec_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Luna_Uni_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 64 (_architecture (_uni ))))
    (_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 64 (_architecture (_uni ))))
    (_signal (_internal EN ~extieee.std_logic_1164.std_logic 0 64 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1336 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal Min_Zec_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Min_Uni_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Ora_Zec_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Ora_Uni_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Zi_Zec_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Zi_Uni_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Luna_Zec_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Luna_Uni_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Temp_Uni_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Temp_Zec_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_process
      (ceas(_architecture 0 0 70 (_process (_wait_for)(_target(9))(_read(9)))))
      (line__76(_architecture 1 0 76 (_assignment (_simple)(_target(10)))))
      (line__77(_architecture 2 0 77 (_assignment (_simple)(_alias((R)(_string \"0"\)))(_target(8)))))
      (line__79(_architecture 3 0 79 (_assignment (_simple)(_target(0)))))
      (line__80(_architecture 4 0 80 (_assignment (_simple)(_target(1)))))
      (line__81(_architecture 5 0 81 (_assignment (_simple)(_target(2)))))
      (line__82(_architecture 6 0 82 (_assignment (_simple)(_target(3)))))
      (line__83(_architecture 7 0 83 (_assignment (_simple)(_target(4)))))
      (line__84(_architecture 8 0 84 (_assignment (_simple)(_target(5)))))
      (line__85(_architecture 9 0 85 (_assignment (_simple)(_target(6)))))
      (line__86(_architecture 10 0 86 (_assignment (_simple)(_target(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 3 )
    (2 3 2 3 )
    (2 2 2 3 )
    (2 3 3 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
  )
  (_model . behavioral 11 -1
  )
)
I 000051 55 22092         1653966637377 behavioral
(_unit VHDL (fin 0 6 (behavioral 0 35 ))
  (_version v33)
  (_time 1653966637376 2022.05.31 06:10:37)
  (_source (\./src/final.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653954260724)
    (_use )
  )
  (_component
    (cresc0_9
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 39 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 0 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~13 0 44 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1334 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1334 0 47 (_entity (_out ))))
      )
    )
    (cresc0_5
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 52 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1336 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1336 0 57 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1338 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1338 0 60 (_entity (_out ))))
      )
    )
    (cresc0_3
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 65 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 69 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1340 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1340 0 70 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
        (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1342 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1342 0 74 (_entity (_out ))))
      )
    )
    (cresc0_2
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 106 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 108 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 109 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1352 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1352 0 111 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 112 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 113 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1354 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1354 0 114 (_entity (_out ))))
      )
    )
    (cresc0_3_var2
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 92 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 94 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 95 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 96 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1348 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1348 0 97 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 99 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 100 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1350 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1350 0 101 (_entity (_out ))))
      )
    )
    (cresc0_3_var1
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 79 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 83 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1344 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1344 0 84 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 85 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 86 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1346 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1346 0 87 (_entity (_out ))))
      )
    )
    (cresc0_1_var2
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 132 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 134 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 135 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 136 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1360 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1360 0 137 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 138 (_entity (_in ))))
        (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 139 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 140 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1362 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 13 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1362 0 141 (_entity (_out ))))
      )
    )
    (generator
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 147 (_entity -1 ((i 4)))))
        (_port (_internal mode ~extieee.std_logic_1164.std_logic 0 148 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 149 (_entity (_in ))))
        (_port (_internal CLK1 ~extieee.std_logic_1164.std_logic 0 150 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1364 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 14 )(i 0))))))
        (_port (_internal LED_G ~std_logic_vector{{n-1}~downto~0}~1364 0 151 (_entity (_out ))))
      )
    )
    (BCD_7_Segmente
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 157 (_entity (_in ))))
        (_port (_internal BCD ~std_logic_vector{6~downto~0}~13 0 158 (_entity (_out ))))
      )
    )
  )
  (_instantiation min_unit 0 173 (_component cresc0_9 )
    (_port
      ((En)(En))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Min_Uni_In))
      ((PL)(En))
      ((Cr)(e1))
      ((LED)(q1))
    )
    (_use (_entity . cresc0_9)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation min_zeci 0 174 (_component cresc0_5 )
    (_port
      ((En)(e1))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Min_Zec_In))
      ((PL)(En))
      ((Cr)(e2))
      ((LED)(q2))
    )
    (_use (_entity . cresc0_5)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation ora_unit 0 176 (_component cresc0_3 )
    (_port
      ((En)(e2))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Ora_Uni_In))
      ((PL)(En))
      ((verif)(e3))
      ((Cr)(e4))
      ((LED)(q3))
    )
    (_use (_entity . cresc0_3)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((verif)(verif))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation ora_zeci 0 177 (_component cresc0_2 )
    (_port
      ((En)(e3))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Ora_Zec_In))
      ((PL)(En))
      ((Cr)(e4))
      ((LED)(q4))
    )
    (_use (_entity . cresc0_2)
      (_port
        ((En)(En))
        ((R)(R))
        ((i)(i))
        ((PL)(PL))
        ((CLK)(CLK))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation zi_unit 0 180 (_component cresc0_3_var2 )
    (_port
      ((En)(e4))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Zi_Uni_In))
      ((PL)(En))
      ((verif)(e5))
      ((Cr)(e6))
      ((LED)(q5))
    )
    (_use (_entity . cresc0_3_var2)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((verif)(verif))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation zi_zeci 0 181 (_component cresc0_3_var1 )
    (_port
      ((En)(e5))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Zi_Zec_In))
      ((PL)(En))
      ((Cr)(e6))
      ((LED)(q6))
    )
    (_use (_entity . cresc0_3_var1)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation luna_unit 0 183 (_component cresc0_1_var2 )
    (_port
      ((En)(e6))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Luna_Uni_In))
      ((PL)(En))
      ((verif)(e7))
      ((Cr)(e8))
      ((LED)(q7))
    )
    (_use (_entity . cresc0_1_var2)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((verif)(verif))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation luna_zeci 0 184 (_component cresc0_3_var1 )
    (_port
      ((En)(e7))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Luna_Zec_In))
      ((PL)(En))
      ((Cr)(e8))
      ((LED)(q8))
    )
    (_use (_entity . cresc0_3_var1)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation temp_unit 0 187 (_component generator )
    (_port
      ((mode)(En))
      ((R)(R))
      ((CLK1)(CLK))
      ((LED_G)(q9))
    )
    (_use (_entity . generator)
      (_port
        ((mode)(mode))
        ((R)(R))
        ((CLK1)(CLK1))
        ((LED_G)(LED_G))
      )
    )
  )
  (_instantiation temp_zeci 0 188 (_component generator )
    (_port
      ((mode)(En))
      ((R)(R))
      ((CLK1)(CLK))
      ((LED_G)(q10))
    )
    (_use (_entity . generator)
      (_port
        ((mode)(mode))
        ((R)(R))
        ((CLK1)(CLK1))
        ((LED_G)(LED_G))
      )
    )
  )
  (_instantiation min_afis_unit 0 191 (_component BCD_7_Segmente )
    (_port
      ((A)(q1))
      ((BCD)(Min_Uni_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation min_afis_zeci 0 192 (_component BCD_7_Segmente )
    (_port
      ((A)(q2))
      ((BCD)(Min_Zec_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation ora_afis_unit 0 194 (_component BCD_7_Segmente )
    (_port
      ((A)(q3))
      ((BCD)(Ora_Uni_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation ora_afis_zeci 0 195 (_component BCD_7_Segmente )
    (_port
      ((A)(q4))
      ((BCD)(Ora_Zec_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation zi_afis_unit 0 197 (_component BCD_7_Segmente )
    (_port
      ((A)(q5))
      ((BCD)(Zi_Uni_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation zi_afis_zeci 0 198 (_component BCD_7_Segmente )
    (_port
      ((A)(q6))
      ((BCD)(Zi_Zec_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation luna_afis_unit 0 200 (_component BCD_7_Segmente )
    (_port
      ((A)(q7))
      ((BCD)(Luna_Uni_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation luna_afis_zeci 0 201 (_component BCD_7_Segmente )
    (_port
      ((A)(q8))
      ((BCD)(Luna_Zec_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation temp_afis_unit 0 203 (_component BCD_7_Segmente )
    (_port
      ((A)(q9))
      ((BCD)(Temp_Uni_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation temp_afis_zeci 0 204 (_component BCD_7_Segmente )
    (_port
      ((A)(q10))
      ((BCD)(Temp_Zec_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \21\ (_entity ((i 21)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Min_Zec_In ~std_logic_vector{3~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Min_Uni_In ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Ora_Zec_In ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Ora_Uni_In ~std_logic_vector{3~downto~0}~126 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Zi_Zec_In ~std_logic_vector{3~downto~0}~128 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Zi_Uni_In ~std_logic_vector{3~downto~0}~1210 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1212 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Luna_Zec_In ~std_logic_vector{3~downto~0}~1212 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Luna_Uni_In ~std_logic_vector{3~downto~0}~1214 0 17 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Min_Zec_Out ~std_logic_vector{6~downto~0}~12 0 22 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1216 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Min_Uni_Out ~std_logic_vector{6~downto~0}~1216 0 23 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1218 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Ora_Zec_Out ~std_logic_vector{6~downto~0}~1218 0 24 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1220 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Ora_Uni_Out ~std_logic_vector{6~downto~0}~1220 0 25 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1222 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Zi_Zec_Out ~std_logic_vector{6~downto~0}~1222 0 26 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1224 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Zi_Uni_Out ~std_logic_vector{6~downto~0}~1224 0 27 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Luna_Zec_Out ~std_logic_vector{6~downto~0}~1226 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1228 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Luna_Uni_Out ~std_logic_vector{6~downto~0}~1228 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1230 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Temp_Uni_Out ~std_logic_vector{6~downto~0}~1230 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1232 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Temp_Zec_Out ~std_logic_vector{6~downto~0}~1232 0 31 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 157 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 158 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 168 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal q1 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q2 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q3 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q4 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q5 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q6 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q7 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q8 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q9 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q10 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal e1 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal e2 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal e3 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal e4 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal e5 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal e6 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal e7 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal e8 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal e9 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal t1 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal t2 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavioral 15 -1
  )
)
I 000051 55 2416          1653967028900 Behavioral
(_unit VHDL (cresc0_9 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653967028899 2022.05.31 06:17:08)
  (_source (\./src/numarator0_9.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946554901)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(7)(5))(_sensitivity(1)(2)(0))(_read(7)(4)(3)))))
      (line__39(_architecture 1 0 39 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2416          1653967029004 Behavioral
(_unit VHDL (cresc0_5 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653967029003 2022.05.31 06:17:09)
  (_source (\./src/Numarator0_5.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946574000)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(5)(7))(_sensitivity(0)(1)(2))(_read(3)(4)(7)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2538          1653967029122 Behavioral
(_unit VHDL (cresc0_3 0 6 (behavioral 0 20 ))
  (_version v33)
  (_time 1653967029122 2022.05.31 06:17:09)
  (_source (\./src/Numarator0_3.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946686617)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 21 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 23 (_process (_simple)(_target(6)(8))(_sensitivity(1)(0)(2))(_read(4)(3)(5)(8)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(7))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2500          1653967029226 Behavioral
(_unit VHDL (cresc0_3_var1 1 6 (behavioral 1 19 ))
  (_version v33)
  (_time 1653967029225 2022.05.31 06:17:09)
  (_source (\./src/Numarator0_5.vhd\(\./src/Numarator0_3_var1.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653952123795)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 1 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 1 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 1 22 (_process (_simple)(_target(5)(7))(_sensitivity(1)(2)(0))(_read(4)(3)(7)))))
      (line__38(_architecture 1 1 38 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (3 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2532          1653967029331 Behavioral
(_unit VHDL (cresc0_3_var2 0 6 (behavioral 0 20 ))
  (_version v33)
  (_time 1653967029330 2022.05.31 06:17:09)
  (_source (\./src/numarator0_3_var2.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653948086419)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 21 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 23 (_process (_simple)(_target(8)(6))(_sensitivity(0)(1)(2))(_read(8)(3)(4)(5)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(7))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2413          1653967029433 Behavioral
(_unit VHDL (cresc0_2 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653967029432 2022.05.31 06:17:09)
  (_source (\./src/Numarator0_2.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946719777)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(7))(_sensitivity(0)(1)(4))(_read(2)(3)(7)))))
      (line__37(_architecture 1 0 37 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2416          1653967029536 Behavioral
(_unit VHDL (cresc0_1 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653967029535 2022.05.31 06:17:09)
  (_source (\./src/Numarator0_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946734682)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(7)(5))(_sensitivity(1)(0)(2))(_read(7)(3)(4)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2587          1653967029639 Behavioral
(_unit VHDL (cresc0_1_var2 1 6 (behavioral 1 20 ))
  (_version v33)
  (_time 1653967029638 2022.05.31 06:17:09)
  (_source (\./src/Numarator0_3_var3.vhd\(\./src/Numarator0_1_var2.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653950772538)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 1 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 1 21 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 1 23 (_process (_simple)(_target(6)(8))(_sensitivity(1)(0)(2))(_read(3)(4)(5)(8)))))
      (line__38(_architecture 1 1 38 (_assignment (_simple)(_target(7))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2223          1653967029743 Behavioral
(_unit VHDL (generator 0 6 (behavioral 0 15 ))
  (_version v33)
  (_time 1653967029742 2022.05.31 06:17:09)
  (_source (\./src/temperatura.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653952602346)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal mode ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal LED_G ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_signal (_internal temp ~std_logic_vector{{n-1}~downto~0}~13 0 16 (_architecture (_uni (_string \"0001"\)))))
    (_signal (_internal i ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{{n-1}{{n-2}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_process
      (gn(_architecture 0 0 19 (_process (_simple)(_target(4)(5))(_sensitivity(2)(0)(1))(_read(4(_range 5))(4(0))(4(_index 6))(5)))))
      (line__28(_architecture 1 0 28 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
  )
  (_model . Behavioral 7 -1
  )
)
I 000051 55 1952          1653967029851 behavioral
(_unit VHDL (bcd_7_segmente 0 32 (behavioral 0 9 ))
  (_version v33)
  (_time 1653967029850 2022.05.31 06:17:09)
  (_source (\./src/BCD_7segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652307182434)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal BCD ~std_logic_vector{6~downto~0}~12 0 34 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_assignment (_simple)(_target(1(0)))(_sensitivity(0(3))(0(1))(0(2))(0(0))))))
      (line__13(_architecture 1 0 13 (_assignment (_simple)(_target(1(1)))(_sensitivity(0(3))(0(2))(0(1))))))
      (line__14(_architecture 2 0 14 (_assignment (_simple)(_target(1(2)))(_sensitivity(0(3))(0(2))(0(1))))))
      (line__15(_architecture 3 0 15 (_assignment (_simple)(_target(1(3)))(_sensitivity(0(0))(0(2))(0(3))(0(1))))))
      (line__16(_architecture 4 0 16 (_assignment (_simple)(_target(1(4)))(_sensitivity(0(2))(0(3))(0(1))))))
      (line__17(_architecture 5 0 17 (_assignment (_simple)(_target(1(5)))(_sensitivity(0(1))(0(3))(0(2))(0(0))))))
      (line__18(_architecture 6 0 18 (_assignment (_simple)(_target(1(6)))(_sensitivity(0(3))(0(2))(0(1))(0(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavioral 7 -1
  )
)
I 000051 55 22092         1653967029958 behavioral
(_unit VHDL (fin 0 6 (behavioral 0 35 ))
  (_version v33)
  (_time 1653967029957 2022.05.31 06:17:09)
  (_source (\./src/final.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653954260724)
    (_use )
  )
  (_component
    (cresc0_9
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 39 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 0 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~13 0 44 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1334 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1334 0 47 (_entity (_out ))))
      )
    )
    (cresc0_5
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 52 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1336 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1336 0 57 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1338 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1338 0 60 (_entity (_out ))))
      )
    )
    (cresc0_3
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 65 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 69 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1340 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1340 0 70 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
        (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1342 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1342 0 74 (_entity (_out ))))
      )
    )
    (cresc0_2
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 106 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 108 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 109 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1352 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1352 0 111 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 112 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 113 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1354 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1354 0 114 (_entity (_out ))))
      )
    )
    (cresc0_3_var2
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 92 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 94 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 95 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 96 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1348 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1348 0 97 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 99 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 100 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1350 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1350 0 101 (_entity (_out ))))
      )
    )
    (cresc0_3_var1
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 79 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 83 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1344 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1344 0 84 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 85 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 86 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1346 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1346 0 87 (_entity (_out ))))
      )
    )
    (cresc0_1_var2
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 132 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 134 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 135 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 136 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1360 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1360 0 137 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 138 (_entity (_in ))))
        (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 139 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 140 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1362 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 13 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1362 0 141 (_entity (_out ))))
      )
    )
    (generator
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 147 (_entity -1 ((i 4)))))
        (_port (_internal mode ~extieee.std_logic_1164.std_logic 0 148 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 149 (_entity (_in ))))
        (_port (_internal CLK1 ~extieee.std_logic_1164.std_logic 0 150 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1364 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 14 )(i 0))))))
        (_port (_internal LED_G ~std_logic_vector{{n-1}~downto~0}~1364 0 151 (_entity (_out ))))
      )
    )
    (BCD_7_Segmente
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 157 (_entity (_in ))))
        (_port (_internal BCD ~std_logic_vector{6~downto~0}~13 0 158 (_entity (_out ))))
      )
    )
  )
  (_instantiation min_unit 0 173 (_component cresc0_9 )
    (_port
      ((En)(En))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Min_Uni_In))
      ((PL)(En))
      ((Cr)(e1))
      ((LED)(q1))
    )
    (_use (_entity . cresc0_9)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation min_zeci 0 174 (_component cresc0_5 )
    (_port
      ((En)(e1))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Min_Zec_In))
      ((PL)(En))
      ((Cr)(e2))
      ((LED)(q2))
    )
    (_use (_entity . cresc0_5)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation ora_unit 0 176 (_component cresc0_3 )
    (_port
      ((En)(e2))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Ora_Uni_In))
      ((PL)(En))
      ((verif)(e3))
      ((Cr)(e4))
      ((LED)(q3))
    )
    (_use (_entity . cresc0_3)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((verif)(verif))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation ora_zeci 0 177 (_component cresc0_2 )
    (_port
      ((En)(e3))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Ora_Zec_In))
      ((PL)(En))
      ((Cr)(e4))
      ((LED)(q4))
    )
    (_use (_entity . cresc0_2)
      (_port
        ((En)(En))
        ((R)(R))
        ((i)(i))
        ((PL)(PL))
        ((CLK)(CLK))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation zi_unit 0 180 (_component cresc0_3_var2 )
    (_port
      ((En)(e4))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Zi_Uni_In))
      ((PL)(En))
      ((verif)(e5))
      ((Cr)(e6))
      ((LED)(q5))
    )
    (_use (_entity . cresc0_3_var2)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((verif)(verif))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation zi_zeci 0 181 (_component cresc0_3_var1 )
    (_port
      ((En)(e5))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Zi_Zec_In))
      ((PL)(En))
      ((Cr)(e6))
      ((LED)(q6))
    )
    (_use (_entity . cresc0_3_var1)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation luna_unit 0 183 (_component cresc0_1_var2 )
    (_port
      ((En)(e6))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Luna_Uni_In))
      ((PL)(En))
      ((verif)(e7))
      ((Cr)(e8))
      ((LED)(q7))
    )
    (_use (_entity . cresc0_1_var2)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((verif)(verif))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation luna_zeci 0 184 (_component cresc0_3_var1 )
    (_port
      ((En)(e7))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Luna_Zec_In))
      ((PL)(En))
      ((Cr)(e8))
      ((LED)(q8))
    )
    (_use (_entity . cresc0_3_var1)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation temp_unit 0 187 (_component generator )
    (_port
      ((mode)(En))
      ((R)(R))
      ((CLK1)(CLK))
      ((LED_G)(q9))
    )
    (_use (_entity . generator)
      (_port
        ((mode)(mode))
        ((R)(R))
        ((CLK1)(CLK1))
        ((LED_G)(LED_G))
      )
    )
  )
  (_instantiation temp_zeci 0 188 (_component generator )
    (_port
      ((mode)(En))
      ((R)(R))
      ((CLK1)(CLK))
      ((LED_G)(q10))
    )
    (_use (_entity . generator)
      (_port
        ((mode)(mode))
        ((R)(R))
        ((CLK1)(CLK1))
        ((LED_G)(LED_G))
      )
    )
  )
  (_instantiation min_afis_unit 0 191 (_component BCD_7_Segmente )
    (_port
      ((A)(q1))
      ((BCD)(Min_Uni_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation min_afis_zeci 0 192 (_component BCD_7_Segmente )
    (_port
      ((A)(q2))
      ((BCD)(Min_Zec_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation ora_afis_unit 0 194 (_component BCD_7_Segmente )
    (_port
      ((A)(q3))
      ((BCD)(Ora_Uni_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation ora_afis_zeci 0 195 (_component BCD_7_Segmente )
    (_port
      ((A)(q4))
      ((BCD)(Ora_Zec_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation zi_afis_unit 0 197 (_component BCD_7_Segmente )
    (_port
      ((A)(q5))
      ((BCD)(Zi_Uni_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation zi_afis_zeci 0 198 (_component BCD_7_Segmente )
    (_port
      ((A)(q6))
      ((BCD)(Zi_Zec_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation luna_afis_unit 0 200 (_component BCD_7_Segmente )
    (_port
      ((A)(q7))
      ((BCD)(Luna_Uni_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation luna_afis_zeci 0 201 (_component BCD_7_Segmente )
    (_port
      ((A)(q8))
      ((BCD)(Luna_Zec_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation temp_afis_unit 0 203 (_component BCD_7_Segmente )
    (_port
      ((A)(q9))
      ((BCD)(Temp_Uni_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation temp_afis_zeci 0 204 (_component BCD_7_Segmente )
    (_port
      ((A)(q10))
      ((BCD)(Temp_Zec_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \21\ (_entity ((i 21)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Min_Zec_In ~std_logic_vector{3~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Min_Uni_In ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Ora_Zec_In ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Ora_Uni_In ~std_logic_vector{3~downto~0}~126 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Zi_Zec_In ~std_logic_vector{3~downto~0}~128 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Zi_Uni_In ~std_logic_vector{3~downto~0}~1210 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1212 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Luna_Zec_In ~std_logic_vector{3~downto~0}~1212 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Luna_Uni_In ~std_logic_vector{3~downto~0}~1214 0 17 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Min_Zec_Out ~std_logic_vector{6~downto~0}~12 0 22 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1216 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Min_Uni_Out ~std_logic_vector{6~downto~0}~1216 0 23 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1218 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Ora_Zec_Out ~std_logic_vector{6~downto~0}~1218 0 24 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1220 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Ora_Uni_Out ~std_logic_vector{6~downto~0}~1220 0 25 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1222 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Zi_Zec_Out ~std_logic_vector{6~downto~0}~1222 0 26 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1224 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Zi_Uni_Out ~std_logic_vector{6~downto~0}~1224 0 27 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Luna_Zec_Out ~std_logic_vector{6~downto~0}~1226 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1228 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Luna_Uni_Out ~std_logic_vector{6~downto~0}~1228 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1230 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Temp_Uni_Out ~std_logic_vector{6~downto~0}~1230 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1232 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Temp_Zec_Out ~std_logic_vector{6~downto~0}~1232 0 31 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 157 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 158 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 168 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal q1 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q2 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q3 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q4 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q5 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q6 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q7 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q8 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q9 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q10 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal e1 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal e2 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal e3 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal e4 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal e5 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal e6 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal e7 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal e8 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal e9 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal t1 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal t2 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavioral 15 -1
  )
)
I 000051 55 9584          1653967030061 behavioral
(_unit VHDL (ms 0 28 (behavioral 0 33 ))
  (_version v33)
  (_time 1653967030061 2022.05.31 06:17:10)
  (_source (\./src/modul_simulare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653957189449)
    (_use )
  )
  (_component
    (fin
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 35 (_entity -1 ((i 21)))))
        (_port (_internal Min_Zec_In ~std_logic_vector{3~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal Min_Uni_In ~std_logic_vector{3~downto~0}~132 0 39 (_entity (_in ))))
        (_port (_internal Ora_Zec_In ~std_logic_vector{3~downto~0}~134 0 40 (_entity (_in ))))
        (_port (_internal Ora_Uni_In ~std_logic_vector{3~downto~0}~136 0 41 (_entity (_in ))))
        (_port (_internal Zi_Zec_In ~std_logic_vector{3~downto~0}~138 0 42 (_entity (_in ))))
        (_port (_internal Zi_Uni_In ~std_logic_vector{3~downto~0}~1310 0 43 (_entity (_in ))))
        (_port (_internal Luna_Zec_In ~std_logic_vector{3~downto~0}~1312 0 44 (_entity (_in ))))
        (_port (_internal Luna_Uni_In ~std_logic_vector{3~downto~0}~1314 0 45 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal Min_Zec_Out ~std_logic_vector{6~downto~0}~13 0 50 (_entity (_out ))))
        (_port (_internal Min_Uni_Out ~std_logic_vector{6~downto~0}~1316 0 51 (_entity (_out ))))
        (_port (_internal Ora_Zec_Out ~std_logic_vector{6~downto~0}~1318 0 52 (_entity (_out ))))
        (_port (_internal Ora_Uni_Out ~std_logic_vector{6~downto~0}~1320 0 53 (_entity (_out ))))
        (_port (_internal Zi_Zec_Out ~std_logic_vector{6~downto~0}~1322 0 54 (_entity (_out ))))
        (_port (_internal Zi_Uni_Out ~std_logic_vector{6~downto~0}~1324 0 55 (_entity (_out ))))
        (_port (_internal Luna_Zec_Out ~std_logic_vector{6~downto~0}~1326 0 56 (_entity (_out ))))
        (_port (_internal Luna_Uni_Out ~std_logic_vector{6~downto~0}~1328 0 57 (_entity (_out ))))
        (_port (_internal Temp_Uni_Out ~std_logic_vector{6~downto~0}~1330 0 58 (_entity (_out ))))
        (_port (_internal Temp_Zec_Out ~std_logic_vector{6~downto~0}~1332 0 59 (_entity (_out ))))
      )
    )
  )
  (_instantiation ust 0 69 (_component fin )
    (_port
      ((Min_Zec_In)(Min_Zec_In))
      ((Min_Uni_In)(Min_Uni_In))
      ((Ora_Zec_In)(Ora_Zec_In))
      ((Ora_Uni_In)(Ora_Uni_In))
      ((Zi_Zec_In)(Zi_Zec_In))
      ((Zi_Uni_In)(Zi_Uni_In))
      ((Luna_Zec_In)(Luna_Zec_In))
      ((Luna_Uni_In)(Luna_Uni_In))
      ((R)(R))
      ((CLK)(CLK))
      ((EN)(EN))
      ((Min_Zec_Out)(Min_Zec_Out))
      ((Min_Uni_Out)(Min_Uni_Out))
      ((Ora_Zec_Out)(Ora_Zec_Out))
      ((Ora_Uni_Out)(Ora_Uni_Out))
      ((Zi_Zec_Out)(Zi_Zec_Out))
      ((Zi_Uni_Out)(Zi_Uni_Out))
      ((Luna_Zec_Out)(Luna_Zec_Out))
      ((Luna_Uni_Out)(Luna_Uni_Out))
      ((Temp_Uni_Out)(Temp_Uni_Out))
      ((Temp_Zec_Out)(Temp_Zec_Out))
    )
    (_use (_entity . fin)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1316 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1318 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1320 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1322 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1324 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1328 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1330 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1332 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Min_Zec_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Min_Uni_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Ora_Zec_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Ora_Uni_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Zi_Zec_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Zi_Uni_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Luna_Zec_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Luna_Uni_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 64 (_architecture (_uni ))))
    (_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 64 (_architecture (_uni ))))
    (_signal (_internal EN ~extieee.std_logic_1164.std_logic 0 64 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1336 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal Min_Zec_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Min_Uni_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Ora_Zec_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Ora_Uni_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Zi_Zec_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Zi_Uni_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Luna_Zec_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Luna_Uni_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Temp_Uni_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Temp_Zec_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_process
      (ceas(_architecture 0 0 70 (_process (_wait_for)(_target(9))(_read(9)))))
      (line__76(_architecture 1 0 76 (_assignment (_simple)(_target(10)))))
      (line__77(_architecture 2 0 77 (_assignment (_simple)(_alias((R)(_string \"0"\)))(_target(8)))))
      (line__79(_architecture 3 0 79 (_assignment (_simple)(_target(0)))))
      (line__80(_architecture 4 0 80 (_assignment (_simple)(_target(1)))))
      (line__81(_architecture 5 0 81 (_assignment (_simple)(_target(2)))))
      (line__82(_architecture 6 0 82 (_assignment (_simple)(_target(3)))))
      (line__83(_architecture 7 0 83 (_assignment (_simple)(_target(4)))))
      (line__84(_architecture 8 0 84 (_assignment (_simple)(_target(5)))))
      (line__85(_architecture 9 0 85 (_assignment (_simple)(_target(6)))))
      (line__86(_architecture 10 0 86 (_assignment (_simple)(_target(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 3 )
    (2 3 2 3 )
    (2 2 2 3 )
    (2 3 3 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
  )
  (_model . behavioral 11 -1
  )
)
I 000051 55 9613          1653967442743 behavioral
(_unit VHDL (ms 0 28 (behavioral 0 33 ))
  (_version v33)
  (_time 1653967442743 2022.05.31 06:24:02)
  (_source (\./src/modul_simulare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653957189449)
    (_use )
  )
  (_component
    (fin
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 35 (_entity -1 ((i 21)))))
        (_port (_internal Min_Zec_In ~std_logic_vector{3~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal Min_Uni_In ~std_logic_vector{3~downto~0}~132 0 39 (_entity (_in ))))
        (_port (_internal Ora_Zec_In ~std_logic_vector{3~downto~0}~134 0 40 (_entity (_in ))))
        (_port (_internal Ora_Uni_In ~std_logic_vector{3~downto~0}~136 0 41 (_entity (_in ))))
        (_port (_internal Zi_Zec_In ~std_logic_vector{3~downto~0}~138 0 42 (_entity (_in ))))
        (_port (_internal Zi_Uni_In ~std_logic_vector{3~downto~0}~1310 0 43 (_entity (_in ))))
        (_port (_internal Luna_Zec_In ~std_logic_vector{3~downto~0}~1312 0 44 (_entity (_in ))))
        (_port (_internal Luna_Uni_In ~std_logic_vector{3~downto~0}~1314 0 45 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal Min_Zec_Out ~std_logic_vector{6~downto~0}~13 0 50 (_entity (_out ))))
        (_port (_internal Min_Uni_Out ~std_logic_vector{6~downto~0}~1316 0 51 (_entity (_out ))))
        (_port (_internal Ora_Zec_Out ~std_logic_vector{6~downto~0}~1318 0 52 (_entity (_out ))))
        (_port (_internal Ora_Uni_Out ~std_logic_vector{6~downto~0}~1320 0 53 (_entity (_out ))))
        (_port (_internal Zi_Zec_Out ~std_logic_vector{6~downto~0}~1322 0 54 (_entity (_out ))))
        (_port (_internal Zi_Uni_Out ~std_logic_vector{6~downto~0}~1324 0 55 (_entity (_out ))))
        (_port (_internal Luna_Zec_Out ~std_logic_vector{6~downto~0}~1326 0 56 (_entity (_out ))))
        (_port (_internal Luna_Uni_Out ~std_logic_vector{6~downto~0}~1328 0 57 (_entity (_out ))))
        (_port (_internal Temp_Uni_Out ~std_logic_vector{6~downto~0}~1330 0 58 (_entity (_out ))))
        (_port (_internal Temp_Zec_Out ~std_logic_vector{6~downto~0}~1332 0 59 (_entity (_out ))))
      )
    )
  )
  (_instantiation ust 0 69 (_component fin )
    (_port
      ((Min_Zec_In)(Min_Zec_In))
      ((Min_Uni_In)(Min_Uni_In))
      ((Ora_Zec_In)(Ora_Zec_In))
      ((Ora_Uni_In)(Ora_Uni_In))
      ((Zi_Zec_In)(Zi_Zec_In))
      ((Zi_Uni_In)(Zi_Uni_In))
      ((Luna_Zec_In)(Luna_Zec_In))
      ((Luna_Uni_In)(Luna_Uni_In))
      ((R)(R))
      ((CLK)(CLK))
      ((EN)(EN))
      ((Min_Zec_Out)(Min_Zec_Out))
      ((Min_Uni_Out)(Min_Uni_Out))
      ((Ora_Zec_Out)(Ora_Zec_Out))
      ((Ora_Uni_Out)(Ora_Uni_Out))
      ((Zi_Zec_Out)(Zi_Zec_Out))
      ((Zi_Uni_Out)(Zi_Uni_Out))
      ((Luna_Zec_Out)(Luna_Zec_Out))
      ((Luna_Uni_Out)(Luna_Uni_Out))
      ((Temp_Uni_Out)(Temp_Uni_Out))
      ((Temp_Zec_Out)(Temp_Zec_Out))
    )
    (_use (_entity . fin)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1316 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1318 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1320 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1322 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1324 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1328 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1330 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1332 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Min_Zec_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Min_Uni_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Ora_Zec_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Ora_Uni_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Zi_Zec_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Zi_Uni_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Luna_Zec_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Luna_Uni_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 64 (_architecture (_uni ))))
    (_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 64 (_architecture (_uni ))))
    (_signal (_internal EN ~extieee.std_logic_1164.std_logic 0 64 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1336 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal Min_Zec_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Min_Uni_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Ora_Zec_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Ora_Uni_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Zi_Zec_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Zi_Uni_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Luna_Zec_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Luna_Uni_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Temp_Uni_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Temp_Zec_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_process
      (ceas(_architecture 0 0 70 (_process (_wait_for)(_target(9))(_read(9)))))
      (line__76(_architecture 1 0 76 (_assignment (_simple)(_alias((EN)(_string \"1"\)))(_target(10)))))
      (line__77(_architecture 2 0 77 (_assignment (_simple)(_alias((R)(_string \"0"\)))(_target(8)))))
      (line__79(_architecture 3 0 79 (_assignment (_simple)(_target(0)))))
      (line__80(_architecture 4 0 80 (_assignment (_simple)(_target(1)))))
      (line__81(_architecture 5 0 81 (_assignment (_simple)(_target(2)))))
      (line__82(_architecture 6 0 82 (_assignment (_simple)(_target(3)))))
      (line__83(_architecture 7 0 83 (_assignment (_simple)(_target(4)))))
      (line__84(_architecture 8 0 84 (_assignment (_simple)(_target(5)))))
      (line__85(_architecture 9 0 85 (_assignment (_simple)(_target(6)))))
      (line__86(_architecture 10 0 86 (_assignment (_simple)(_target(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 3 )
    (2 3 2 3 )
    (2 2 2 3 )
    (2 3 3 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
  )
  (_model . behavioral 11 -1
  )
)
I 000051 55 9634          1653967628309 behavioral
(_unit VHDL (ms 0 28 (behavioral 0 33 ))
  (_version v33)
  (_time 1653967628309 2022.05.31 06:27:08)
  (_source (\./src/modul_simulare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653957189449)
    (_use )
  )
  (_component
    (fin
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 35 (_entity -1 ((i 21)))))
        (_port (_internal Min_Zec_In ~std_logic_vector{3~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal Min_Uni_In ~std_logic_vector{3~downto~0}~132 0 39 (_entity (_in ))))
        (_port (_internal Ora_Zec_In ~std_logic_vector{3~downto~0}~134 0 40 (_entity (_in ))))
        (_port (_internal Ora_Uni_In ~std_logic_vector{3~downto~0}~136 0 41 (_entity (_in ))))
        (_port (_internal Zi_Zec_In ~std_logic_vector{3~downto~0}~138 0 42 (_entity (_in ))))
        (_port (_internal Zi_Uni_In ~std_logic_vector{3~downto~0}~1310 0 43 (_entity (_in ))))
        (_port (_internal Luna_Zec_In ~std_logic_vector{3~downto~0}~1312 0 44 (_entity (_in ))))
        (_port (_internal Luna_Uni_In ~std_logic_vector{3~downto~0}~1314 0 45 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal Min_Zec_Out ~std_logic_vector{6~downto~0}~13 0 50 (_entity (_out ))))
        (_port (_internal Min_Uni_Out ~std_logic_vector{6~downto~0}~1316 0 51 (_entity (_out ))))
        (_port (_internal Ora_Zec_Out ~std_logic_vector{6~downto~0}~1318 0 52 (_entity (_out ))))
        (_port (_internal Ora_Uni_Out ~std_logic_vector{6~downto~0}~1320 0 53 (_entity (_out ))))
        (_port (_internal Zi_Zec_Out ~std_logic_vector{6~downto~0}~1322 0 54 (_entity (_out ))))
        (_port (_internal Zi_Uni_Out ~std_logic_vector{6~downto~0}~1324 0 55 (_entity (_out ))))
        (_port (_internal Luna_Zec_Out ~std_logic_vector{6~downto~0}~1326 0 56 (_entity (_out ))))
        (_port (_internal Luna_Uni_Out ~std_logic_vector{6~downto~0}~1328 0 57 (_entity (_out ))))
        (_port (_internal Temp_Uni_Out ~std_logic_vector{6~downto~0}~1330 0 58 (_entity (_out ))))
        (_port (_internal Temp_Zec_Out ~std_logic_vector{6~downto~0}~1332 0 59 (_entity (_out ))))
      )
    )
  )
  (_instantiation ust 0 69 (_component fin )
    (_port
      ((Min_Zec_In)(Min_Zec_In))
      ((Min_Uni_In)(Min_Uni_In))
      ((Ora_Zec_In)(Ora_Zec_In))
      ((Ora_Uni_In)(Ora_Uni_In))
      ((Zi_Zec_In)(Zi_Zec_In))
      ((Zi_Uni_In)(Zi_Uni_In))
      ((Luna_Zec_In)(Luna_Zec_In))
      ((Luna_Uni_In)(Luna_Uni_In))
      ((R)(R))
      ((CLK)(CLK))
      ((EN)(EN))
      ((Min_Zec_Out)(Min_Zec_Out))
      ((Min_Uni_Out)(Min_Uni_Out))
      ((Ora_Zec_Out)(Ora_Zec_Out))
      ((Ora_Uni_Out)(Ora_Uni_Out))
      ((Zi_Zec_Out)(Zi_Zec_Out))
      ((Zi_Uni_Out)(Zi_Uni_Out))
      ((Luna_Zec_Out)(Luna_Zec_Out))
      ((Luna_Uni_Out)(Luna_Uni_Out))
      ((Temp_Uni_Out)(Temp_Uni_Out))
      ((Temp_Zec_Out)(Temp_Zec_Out))
    )
    (_use (_entity . fin)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1316 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1318 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1320 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1322 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1324 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1328 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1330 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1332 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Min_Zec_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Min_Uni_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Ora_Zec_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Ora_Uni_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Zi_Zec_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Zi_Uni_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Luna_Zec_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Luna_Uni_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 64 (_architecture (_uni ((i 2))))))
    (_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 64 (_architecture (_uni ((i 2))))))
    (_signal (_internal EN ~extieee.std_logic_1164.std_logic 0 64 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1336 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal Min_Zec_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Min_Uni_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Ora_Zec_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Ora_Uni_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Zi_Zec_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Zi_Uni_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Luna_Zec_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Luna_Uni_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Temp_Uni_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Temp_Zec_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_process
      (ceas(_architecture 0 0 70 (_process (_wait_for)(_target(9))(_read(9)))))
      (line__76(_architecture 1 0 76 (_assignment (_simple)(_alias((EN)(_string \"1"\)))(_target(10)))))
      (line__77(_architecture 2 0 77 (_assignment (_simple)(_alias((R)(_string \"0"\)))(_target(8)))))
      (line__79(_architecture 3 0 79 (_assignment (_simple)(_target(0)))))
      (line__80(_architecture 4 0 80 (_assignment (_simple)(_target(1)))))
      (line__81(_architecture 5 0 81 (_assignment (_simple)(_target(2)))))
      (line__82(_architecture 6 0 82 (_assignment (_simple)(_target(3)))))
      (line__83(_architecture 7 0 83 (_assignment (_simple)(_target(4)))))
      (line__84(_architecture 8 0 84 (_assignment (_simple)(_target(5)))))
      (line__85(_architecture 9 0 85 (_assignment (_simple)(_target(6)))))
      (line__86(_architecture 10 0 86 (_assignment (_simple)(_target(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 3 )
    (2 3 2 3 )
    (2 2 2 3 )
    (2 3 3 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
  )
  (_model . behavioral 11 -1
  )
)
I 000051 55 1660          1653967945197 behavioral
(_unit VHDL (bcd_7_segmente 0 32 (behavioral 0 9 ))
  (_version v33)
  (_time 1653967945196 2022.05.31 06:32:25)
  (_source (\./src/BCD_7segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652307182434)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal BCD ~std_logic_vector{6~downto~0}~12 0 34 (_entity (_out ))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (3 3 3 3 3 3 3 )
  )
  (_model . behavioral 1 -1
  )
)
I 000051 55 2416          1653968124859 Behavioral
(_unit VHDL (cresc0_9 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653968124858 2022.05.31 06:35:24)
  (_source (\./src/numarator0_9.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946554901)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(7)(5))(_sensitivity(0)(2)(1))(_read(7)(4)(3)))))
      (line__39(_architecture 1 0 39 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2416          1653968124969 Behavioral
(_unit VHDL (cresc0_5 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653968124968 2022.05.31 06:35:24)
  (_source (\./src/Numarator0_5.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946574000)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(5)(7))(_sensitivity(2)(0)(1))(_read(4)(3)(7)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2538          1653968125082 Behavioral
(_unit VHDL (cresc0_3 0 6 (behavioral 0 20 ))
  (_version v33)
  (_time 1653968125082 2022.05.31 06:35:25)
  (_source (\./src/Numarator0_3.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946686617)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 21 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 23 (_process (_simple)(_target(6)(8))(_sensitivity(1)(2)(0))(_read(4)(5)(3)(8)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(7))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2500          1653968125190 Behavioral
(_unit VHDL (cresc0_3_var1 1 6 (behavioral 1 19 ))
  (_version v33)
  (_time 1653968125189 2022.05.31 06:35:25)
  (_source (\./src/Numarator0_5.vhd\(\./src/Numarator0_3_var1.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653952123795)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 1 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 1 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 1 22 (_process (_simple)(_target(5)(7))(_sensitivity(2)(0)(1))(_read(3)(4)(7)))))
      (line__38(_architecture 1 1 38 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (3 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2532          1653968125296 Behavioral
(_unit VHDL (cresc0_3_var2 0 6 (behavioral 0 20 ))
  (_version v33)
  (_time 1653968125295 2022.05.31 06:35:25)
  (_source (\./src/numarator0_3_var2.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653948086419)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 21 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 23 (_process (_simple)(_target(8)(6))(_sensitivity(0)(1)(2))(_read(8)(4)(5)(3)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(7))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2413          1653968125399 Behavioral
(_unit VHDL (cresc0_2 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653968125399 2022.05.31 06:35:25)
  (_source (\./src/Numarator0_2.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946719777)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(7))(_sensitivity(0)(1)(4))(_read(2)(3)(7)))))
      (line__37(_architecture 1 0 37 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2416          1653968125506 Behavioral
(_unit VHDL (cresc0_1 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653968125505 2022.05.31 06:35:25)
  (_source (\./src/Numarator0_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946734682)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(7)(5))(_sensitivity(2)(1)(0))(_read(7)(3)(4)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2587          1653968125612 Behavioral
(_unit VHDL (cresc0_1_var2 1 6 (behavioral 1 20 ))
  (_version v33)
  (_time 1653968125612 2022.05.31 06:35:25)
  (_source (\./src/Numarator0_3_var3.vhd\(\./src/Numarator0_1_var2.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653950772538)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 1 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 1 21 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 1 23 (_process (_simple)(_target(6)(8))(_sensitivity(2)(0)(1))(_read(4)(3)(5)(8)))))
      (line__38(_architecture 1 1 38 (_assignment (_simple)(_target(7))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2223          1653968125716 Behavioral
(_unit VHDL (generator 0 6 (behavioral 0 15 ))
  (_version v33)
  (_time 1653968125716 2022.05.31 06:35:25)
  (_source (\./src/temperatura.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653952602346)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal mode ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal LED_G ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_signal (_internal temp ~std_logic_vector{{n-1}~downto~0}~13 0 16 (_architecture (_uni (_string \"0001"\)))))
    (_signal (_internal i ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{{n-1}{{n-2}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_process
      (gn(_architecture 0 0 19 (_process (_simple)(_target(4)(5))(_sensitivity(2)(0)(1))(_read(4(_range 5))(4(0))(4(_index 6))(5)))))
      (line__28(_architecture 1 0 28 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
  )
  (_model . Behavioral 7 -1
  )
)
I 000051 55 1660          1653968125819 behavioral
(_unit VHDL (bcd_7_segmente 0 32 (behavioral 0 9 ))
  (_version v33)
  (_time 1653968125818 2022.05.31 06:35:25)
  (_source (\./src/BCD_7segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652307182434)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal BCD ~std_logic_vector{6~downto~0}~12 0 34 (_entity (_out ))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (3 3 3 3 3 3 3 )
  )
  (_model . behavioral 1 -1
  )
)
I 000051 55 22092         1653968125930 behavioral
(_unit VHDL (fin 0 6 (behavioral 0 35 ))
  (_version v33)
  (_time 1653968125929 2022.05.31 06:35:25)
  (_source (\./src/final.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653954260724)
    (_use )
  )
  (_component
    (cresc0_9
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 39 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 0 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~13 0 44 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1334 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1334 0 47 (_entity (_out ))))
      )
    )
    (cresc0_5
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 52 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1336 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1336 0 57 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1338 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1338 0 60 (_entity (_out ))))
      )
    )
    (cresc0_3
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 65 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 69 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1340 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1340 0 70 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
        (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1342 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1342 0 74 (_entity (_out ))))
      )
    )
    (cresc0_2
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 106 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 108 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 109 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1352 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1352 0 111 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 112 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 113 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1354 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1354 0 114 (_entity (_out ))))
      )
    )
    (cresc0_3_var2
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 92 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 94 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 95 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 96 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1348 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1348 0 97 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 99 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 100 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1350 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1350 0 101 (_entity (_out ))))
      )
    )
    (cresc0_3_var1
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 79 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 83 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1344 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1344 0 84 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 85 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 86 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1346 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1346 0 87 (_entity (_out ))))
      )
    )
    (cresc0_1_var2
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 132 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 134 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 135 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 136 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1360 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1360 0 137 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 138 (_entity (_in ))))
        (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 139 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 140 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1362 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 13 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1362 0 141 (_entity (_out ))))
      )
    )
    (generator
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 147 (_entity -1 ((i 4)))))
        (_port (_internal mode ~extieee.std_logic_1164.std_logic 0 148 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 149 (_entity (_in ))))
        (_port (_internal CLK1 ~extieee.std_logic_1164.std_logic 0 150 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1364 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 14 )(i 0))))))
        (_port (_internal LED_G ~std_logic_vector{{n-1}~downto~0}~1364 0 151 (_entity (_out ))))
      )
    )
    (BCD_7_Segmente
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 157 (_entity (_in ))))
        (_port (_internal BCD ~std_logic_vector{6~downto~0}~13 0 158 (_entity (_out ))))
      )
    )
  )
  (_instantiation min_unit 0 173 (_component cresc0_9 )
    (_port
      ((En)(En))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Min_Uni_In))
      ((PL)(En))
      ((Cr)(e1))
      ((LED)(q1))
    )
    (_use (_entity . cresc0_9)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation min_zeci 0 174 (_component cresc0_5 )
    (_port
      ((En)(e1))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Min_Zec_In))
      ((PL)(En))
      ((Cr)(e2))
      ((LED)(q2))
    )
    (_use (_entity . cresc0_5)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation ora_unit 0 176 (_component cresc0_3 )
    (_port
      ((En)(e2))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Ora_Uni_In))
      ((PL)(En))
      ((verif)(e3))
      ((Cr)(e4))
      ((LED)(q3))
    )
    (_use (_entity . cresc0_3)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((verif)(verif))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation ora_zeci 0 177 (_component cresc0_2 )
    (_port
      ((En)(e3))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Ora_Zec_In))
      ((PL)(En))
      ((Cr)(e4))
      ((LED)(q4))
    )
    (_use (_entity . cresc0_2)
      (_port
        ((En)(En))
        ((R)(R))
        ((i)(i))
        ((PL)(PL))
        ((CLK)(CLK))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation zi_unit 0 180 (_component cresc0_3_var2 )
    (_port
      ((En)(e4))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Zi_Uni_In))
      ((PL)(En))
      ((verif)(e5))
      ((Cr)(e6))
      ((LED)(q5))
    )
    (_use (_entity . cresc0_3_var2)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((verif)(verif))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation zi_zeci 0 181 (_component cresc0_3_var1 )
    (_port
      ((En)(e5))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Zi_Zec_In))
      ((PL)(En))
      ((Cr)(e6))
      ((LED)(q6))
    )
    (_use (_entity . cresc0_3_var1)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation luna_unit 0 183 (_component cresc0_1_var2 )
    (_port
      ((En)(e6))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Luna_Uni_In))
      ((PL)(En))
      ((verif)(e7))
      ((Cr)(e8))
      ((LED)(q7))
    )
    (_use (_entity . cresc0_1_var2)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((verif)(verif))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation luna_zeci 0 184 (_component cresc0_3_var1 )
    (_port
      ((En)(e7))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Luna_Zec_In))
      ((PL)(En))
      ((Cr)(e8))
      ((LED)(q8))
    )
    (_use (_entity . cresc0_3_var1)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation temp_unit 0 187 (_component generator )
    (_port
      ((mode)(En))
      ((R)(R))
      ((CLK1)(CLK))
      ((LED_G)(q9))
    )
    (_use (_entity . generator)
      (_port
        ((mode)(mode))
        ((R)(R))
        ((CLK1)(CLK1))
        ((LED_G)(LED_G))
      )
    )
  )
  (_instantiation temp_zeci 0 188 (_component generator )
    (_port
      ((mode)(En))
      ((R)(R))
      ((CLK1)(CLK))
      ((LED_G)(q10))
    )
    (_use (_entity . generator)
      (_port
        ((mode)(mode))
        ((R)(R))
        ((CLK1)(CLK1))
        ((LED_G)(LED_G))
      )
    )
  )
  (_instantiation min_afis_unit 0 191 (_component BCD_7_Segmente )
    (_port
      ((A)(q1))
      ((BCD)(Min_Uni_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation min_afis_zeci 0 192 (_component BCD_7_Segmente )
    (_port
      ((A)(q2))
      ((BCD)(Min_Zec_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation ora_afis_unit 0 194 (_component BCD_7_Segmente )
    (_port
      ((A)(q3))
      ((BCD)(Ora_Uni_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation ora_afis_zeci 0 195 (_component BCD_7_Segmente )
    (_port
      ((A)(q4))
      ((BCD)(Ora_Zec_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation zi_afis_unit 0 197 (_component BCD_7_Segmente )
    (_port
      ((A)(q5))
      ((BCD)(Zi_Uni_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation zi_afis_zeci 0 198 (_component BCD_7_Segmente )
    (_port
      ((A)(q6))
      ((BCD)(Zi_Zec_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation luna_afis_unit 0 200 (_component BCD_7_Segmente )
    (_port
      ((A)(q7))
      ((BCD)(Luna_Uni_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation luna_afis_zeci 0 201 (_component BCD_7_Segmente )
    (_port
      ((A)(q8))
      ((BCD)(Luna_Zec_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation temp_afis_unit 0 203 (_component BCD_7_Segmente )
    (_port
      ((A)(q9))
      ((BCD)(Temp_Uni_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation temp_afis_zeci 0 204 (_component BCD_7_Segmente )
    (_port
      ((A)(q10))
      ((BCD)(Temp_Zec_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \21\ (_entity ((i 21)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Min_Zec_In ~std_logic_vector{3~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Min_Uni_In ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Ora_Zec_In ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Ora_Uni_In ~std_logic_vector{3~downto~0}~126 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Zi_Zec_In ~std_logic_vector{3~downto~0}~128 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Zi_Uni_In ~std_logic_vector{3~downto~0}~1210 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1212 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Luna_Zec_In ~std_logic_vector{3~downto~0}~1212 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Luna_Uni_In ~std_logic_vector{3~downto~0}~1214 0 17 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Min_Zec_Out ~std_logic_vector{6~downto~0}~12 0 22 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1216 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Min_Uni_Out ~std_logic_vector{6~downto~0}~1216 0 23 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1218 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Ora_Zec_Out ~std_logic_vector{6~downto~0}~1218 0 24 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1220 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Ora_Uni_Out ~std_logic_vector{6~downto~0}~1220 0 25 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1222 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Zi_Zec_Out ~std_logic_vector{6~downto~0}~1222 0 26 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1224 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Zi_Uni_Out ~std_logic_vector{6~downto~0}~1224 0 27 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Luna_Zec_Out ~std_logic_vector{6~downto~0}~1226 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1228 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Luna_Uni_Out ~std_logic_vector{6~downto~0}~1228 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1230 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Temp_Uni_Out ~std_logic_vector{6~downto~0}~1230 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1232 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Temp_Zec_Out ~std_logic_vector{6~downto~0}~1232 0 31 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 157 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 158 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 168 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal q1 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q2 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q3 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q4 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q5 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q6 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q7 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q8 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q9 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q10 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal e1 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal e2 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal e3 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal e4 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal e5 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal e6 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal e7 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal e8 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal e9 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal t1 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal t2 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavioral 15 -1
  )
)
I 000051 55 9634          1653968126033 behavioral
(_unit VHDL (ms 0 28 (behavioral 0 33 ))
  (_version v33)
  (_time 1653968126032 2022.05.31 06:35:26)
  (_source (\./src/modul_simulare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653957189449)
    (_use )
  )
  (_component
    (fin
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 35 (_entity -1 ((i 21)))))
        (_port (_internal Min_Zec_In ~std_logic_vector{3~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal Min_Uni_In ~std_logic_vector{3~downto~0}~132 0 39 (_entity (_in ))))
        (_port (_internal Ora_Zec_In ~std_logic_vector{3~downto~0}~134 0 40 (_entity (_in ))))
        (_port (_internal Ora_Uni_In ~std_logic_vector{3~downto~0}~136 0 41 (_entity (_in ))))
        (_port (_internal Zi_Zec_In ~std_logic_vector{3~downto~0}~138 0 42 (_entity (_in ))))
        (_port (_internal Zi_Uni_In ~std_logic_vector{3~downto~0}~1310 0 43 (_entity (_in ))))
        (_port (_internal Luna_Zec_In ~std_logic_vector{3~downto~0}~1312 0 44 (_entity (_in ))))
        (_port (_internal Luna_Uni_In ~std_logic_vector{3~downto~0}~1314 0 45 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal Min_Zec_Out ~std_logic_vector{6~downto~0}~13 0 50 (_entity (_out ))))
        (_port (_internal Min_Uni_Out ~std_logic_vector{6~downto~0}~1316 0 51 (_entity (_out ))))
        (_port (_internal Ora_Zec_Out ~std_logic_vector{6~downto~0}~1318 0 52 (_entity (_out ))))
        (_port (_internal Ora_Uni_Out ~std_logic_vector{6~downto~0}~1320 0 53 (_entity (_out ))))
        (_port (_internal Zi_Zec_Out ~std_logic_vector{6~downto~0}~1322 0 54 (_entity (_out ))))
        (_port (_internal Zi_Uni_Out ~std_logic_vector{6~downto~0}~1324 0 55 (_entity (_out ))))
        (_port (_internal Luna_Zec_Out ~std_logic_vector{6~downto~0}~1326 0 56 (_entity (_out ))))
        (_port (_internal Luna_Uni_Out ~std_logic_vector{6~downto~0}~1328 0 57 (_entity (_out ))))
        (_port (_internal Temp_Uni_Out ~std_logic_vector{6~downto~0}~1330 0 58 (_entity (_out ))))
        (_port (_internal Temp_Zec_Out ~std_logic_vector{6~downto~0}~1332 0 59 (_entity (_out ))))
      )
    )
  )
  (_instantiation ust 0 69 (_component fin )
    (_port
      ((Min_Zec_In)(Min_Zec_In))
      ((Min_Uni_In)(Min_Uni_In))
      ((Ora_Zec_In)(Ora_Zec_In))
      ((Ora_Uni_In)(Ora_Uni_In))
      ((Zi_Zec_In)(Zi_Zec_In))
      ((Zi_Uni_In)(Zi_Uni_In))
      ((Luna_Zec_In)(Luna_Zec_In))
      ((Luna_Uni_In)(Luna_Uni_In))
      ((R)(R))
      ((CLK)(CLK))
      ((EN)(EN))
      ((Min_Zec_Out)(Min_Zec_Out))
      ((Min_Uni_Out)(Min_Uni_Out))
      ((Ora_Zec_Out)(Ora_Zec_Out))
      ((Ora_Uni_Out)(Ora_Uni_Out))
      ((Zi_Zec_Out)(Zi_Zec_Out))
      ((Zi_Uni_Out)(Zi_Uni_Out))
      ((Luna_Zec_Out)(Luna_Zec_Out))
      ((Luna_Uni_Out)(Luna_Uni_Out))
      ((Temp_Uni_Out)(Temp_Uni_Out))
      ((Temp_Zec_Out)(Temp_Zec_Out))
    )
    (_use (_entity . fin)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1316 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1318 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1320 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1322 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1324 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1328 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1330 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1332 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Min_Zec_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Min_Uni_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Ora_Zec_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Ora_Uni_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Zi_Zec_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Zi_Uni_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Luna_Zec_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Luna_Uni_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 64 (_architecture (_uni ((i 2))))))
    (_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 64 (_architecture (_uni ((i 2))))))
    (_signal (_internal EN ~extieee.std_logic_1164.std_logic 0 64 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1336 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal Min_Zec_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Min_Uni_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Ora_Zec_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Ora_Uni_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Zi_Zec_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Zi_Uni_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Luna_Zec_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Luna_Uni_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Temp_Uni_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Temp_Zec_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_process
      (ceas(_architecture 0 0 70 (_process (_wait_for)(_target(9))(_read(9)))))
      (line__76(_architecture 1 0 76 (_assignment (_simple)(_alias((EN)(_string \"1"\)))(_target(10)))))
      (line__77(_architecture 2 0 77 (_assignment (_simple)(_alias((R)(_string \"0"\)))(_target(8)))))
      (line__79(_architecture 3 0 79 (_assignment (_simple)(_target(0)))))
      (line__80(_architecture 4 0 80 (_assignment (_simple)(_target(1)))))
      (line__81(_architecture 5 0 81 (_assignment (_simple)(_target(2)))))
      (line__82(_architecture 6 0 82 (_assignment (_simple)(_target(3)))))
      (line__83(_architecture 7 0 83 (_assignment (_simple)(_target(4)))))
      (line__84(_architecture 8 0 84 (_assignment (_simple)(_target(5)))))
      (line__85(_architecture 9 0 85 (_assignment (_simple)(_target(6)))))
      (line__86(_architecture 10 0 86 (_assignment (_simple)(_target(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 3 )
    (2 3 2 3 )
    (2 2 2 3 )
    (2 3 3 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
  )
  (_model . behavioral 11 -1
  )
)
I 000051 55 2413          1653968147469 Behavioral
(_unit VHDL (cresc0_2 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653968147468 2022.05.31 06:35:47)
  (_source (\./src/Numarator0_2.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946719777)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(7))(_sensitivity(1)(0)(4))(_read(7)(3)(2)))))
      (line__37(_architecture 1 0 37 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2416          1653968163286 Behavioral
(_unit VHDL (cresc0_9 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653968163286 2022.05.31 06:36:03)
  (_source (\./src/numarator0_9.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946554901)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(7)(5))(_sensitivity(2)(1)(0))(_read(7)(4)(3)))))
      (line__39(_architecture 1 0 39 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2416          1653968163389 Behavioral
(_unit VHDL (cresc0_5 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653968163389 2022.05.31 06:36:03)
  (_source (\./src/Numarator0_5.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946574000)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(5)(7))(_sensitivity(0)(1)(2))(_read(3)(4)(7)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2538          1653968163496 Behavioral
(_unit VHDL (cresc0_3 0 6 (behavioral 0 20 ))
  (_version v33)
  (_time 1653968163495 2022.05.31 06:36:03)
  (_source (\./src/Numarator0_3.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946686617)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 21 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 23 (_process (_simple)(_target(6)(8))(_sensitivity(0)(2)(1))(_read(5)(3)(4)(8)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(7))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2500          1653968163596 Behavioral
(_unit VHDL (cresc0_3_var1 1 6 (behavioral 1 19 ))
  (_version v33)
  (_time 1653968163595 2022.05.31 06:36:03)
  (_source (\./src/Numarator0_5.vhd\(\./src/Numarator0_3_var1.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653952123795)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 1 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 1 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 1 22 (_process (_simple)(_target(5)(7))(_sensitivity(0)(1)(2))(_read(3)(4)(7)))))
      (line__38(_architecture 1 1 38 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (3 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2532          1653968163699 Behavioral
(_unit VHDL (cresc0_3_var2 0 6 (behavioral 0 20 ))
  (_version v33)
  (_time 1653968163698 2022.05.31 06:36:03)
  (_source (\./src/numarator0_3_var2.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653948086419)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 21 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 23 (_process (_simple)(_target(8)(6))(_sensitivity(1)(2)(0))(_read(8)(5)(4)(3)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(7))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2413          1653968163801 Behavioral
(_unit VHDL (cresc0_2 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653968163800 2022.05.31 06:36:03)
  (_source (\./src/Numarator0_2.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946719777)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(7))(_sensitivity(0)(1)(4))(_read(2)(3)(7)))))
      (line__37(_architecture 1 0 37 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2416          1653968163902 Behavioral
(_unit VHDL (cresc0_1 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653968163902 2022.05.31 06:36:03)
  (_source (\./src/Numarator0_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946734682)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(7)(5))(_sensitivity(2)(0)(1))(_read(7)(4)(3)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2587          1653968164009 Behavioral
(_unit VHDL (cresc0_1_var2 1 6 (behavioral 1 20 ))
  (_version v33)
  (_time 1653968164009 2022.05.31 06:36:04)
  (_source (\./src/Numarator0_3_var3.vhd\(\./src/Numarator0_1_var2.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653950772538)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 1 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 1 21 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 1 23 (_process (_simple)(_target(6)(8))(_sensitivity(1)(0)(2))(_read(4)(5)(3)(8)))))
      (line__38(_architecture 1 1 38 (_assignment (_simple)(_target(7))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2223          1653968164114 Behavioral
(_unit VHDL (generator 0 6 (behavioral 0 15 ))
  (_version v33)
  (_time 1653968164114 2022.05.31 06:36:04)
  (_source (\./src/temperatura.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653952602346)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal mode ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal LED_G ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_signal (_internal temp ~std_logic_vector{{n-1}~downto~0}~13 0 16 (_architecture (_uni (_string \"0001"\)))))
    (_signal (_internal i ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{{n-1}{{n-2}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_process
      (gn(_architecture 0 0 19 (_process (_simple)(_target(4)(5))(_sensitivity(0)(2)(1))(_read(4(_range 5))(4(0))(4(_index 6))(5)))))
      (line__28(_architecture 1 0 28 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
  )
  (_model . Behavioral 7 -1
  )
)
I 000051 55 1660          1653968164215 behavioral
(_unit VHDL (bcd_7_segmente 0 32 (behavioral 0 9 ))
  (_version v33)
  (_time 1653968164214 2022.05.31 06:36:04)
  (_source (\./src/BCD_7segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652307182434)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal BCD ~std_logic_vector{6~downto~0}~12 0 34 (_entity (_out ))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (3 3 3 3 3 3 3 )
  )
  (_model . behavioral 1 -1
  )
)
I 000051 55 22092         1653968164320 behavioral
(_unit VHDL (fin 0 6 (behavioral 0 35 ))
  (_version v33)
  (_time 1653968164319 2022.05.31 06:36:04)
  (_source (\./src/final.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653954260724)
    (_use )
  )
  (_component
    (cresc0_9
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 39 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 0 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~13 0 44 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1334 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1334 0 47 (_entity (_out ))))
      )
    )
    (cresc0_5
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 52 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1336 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1336 0 57 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1338 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1338 0 60 (_entity (_out ))))
      )
    )
    (cresc0_3
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 65 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 69 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1340 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1340 0 70 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
        (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1342 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1342 0 74 (_entity (_out ))))
      )
    )
    (cresc0_2
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 106 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 108 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 109 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1352 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1352 0 111 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 112 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 113 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1354 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1354 0 114 (_entity (_out ))))
      )
    )
    (cresc0_3_var2
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 92 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 94 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 95 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 96 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1348 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1348 0 97 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 99 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 100 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1350 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1350 0 101 (_entity (_out ))))
      )
    )
    (cresc0_3_var1
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 79 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 83 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1344 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1344 0 84 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 85 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 86 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1346 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1346 0 87 (_entity (_out ))))
      )
    )
    (cresc0_1_var2
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 132 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 134 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 135 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 136 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1360 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1360 0 137 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 138 (_entity (_in ))))
        (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 139 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 140 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1362 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 13 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1362 0 141 (_entity (_out ))))
      )
    )
    (generator
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 147 (_entity -1 ((i 4)))))
        (_port (_internal mode ~extieee.std_logic_1164.std_logic 0 148 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 149 (_entity (_in ))))
        (_port (_internal CLK1 ~extieee.std_logic_1164.std_logic 0 150 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1364 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 14 )(i 0))))))
        (_port (_internal LED_G ~std_logic_vector{{n-1}~downto~0}~1364 0 151 (_entity (_out ))))
      )
    )
    (BCD_7_Segmente
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 157 (_entity (_in ))))
        (_port (_internal BCD ~std_logic_vector{6~downto~0}~13 0 158 (_entity (_out ))))
      )
    )
  )
  (_instantiation min_unit 0 173 (_component cresc0_9 )
    (_port
      ((En)(En))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Min_Uni_In))
      ((PL)(En))
      ((Cr)(e1))
      ((LED)(q1))
    )
    (_use (_entity . cresc0_9)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation min_zeci 0 174 (_component cresc0_5 )
    (_port
      ((En)(e1))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Min_Zec_In))
      ((PL)(En))
      ((Cr)(e2))
      ((LED)(q2))
    )
    (_use (_entity . cresc0_5)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation ora_unit 0 176 (_component cresc0_3 )
    (_port
      ((En)(e2))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Ora_Uni_In))
      ((PL)(En))
      ((verif)(e3))
      ((Cr)(e4))
      ((LED)(q3))
    )
    (_use (_entity . cresc0_3)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((verif)(verif))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation ora_zeci 0 177 (_component cresc0_2 )
    (_port
      ((En)(e3))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Ora_Zec_In))
      ((PL)(En))
      ((Cr)(e4))
      ((LED)(q4))
    )
    (_use (_entity . cresc0_2)
      (_port
        ((En)(En))
        ((R)(R))
        ((i)(i))
        ((PL)(PL))
        ((CLK)(CLK))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation zi_unit 0 180 (_component cresc0_3_var2 )
    (_port
      ((En)(e4))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Zi_Uni_In))
      ((PL)(En))
      ((verif)(e5))
      ((Cr)(e6))
      ((LED)(q5))
    )
    (_use (_entity . cresc0_3_var2)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((verif)(verif))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation zi_zeci 0 181 (_component cresc0_3_var1 )
    (_port
      ((En)(e5))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Zi_Zec_In))
      ((PL)(En))
      ((Cr)(e6))
      ((LED)(q6))
    )
    (_use (_entity . cresc0_3_var1)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation luna_unit 0 183 (_component cresc0_1_var2 )
    (_port
      ((En)(e6))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Luna_Uni_In))
      ((PL)(En))
      ((verif)(e7))
      ((Cr)(e8))
      ((LED)(q7))
    )
    (_use (_entity . cresc0_1_var2)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((verif)(verif))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation luna_zeci 0 184 (_component cresc0_3_var1 )
    (_port
      ((En)(e7))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Luna_Zec_In))
      ((PL)(En))
      ((Cr)(e8))
      ((LED)(q8))
    )
    (_use (_entity . cresc0_3_var1)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation temp_unit 0 187 (_component generator )
    (_port
      ((mode)(En))
      ((R)(R))
      ((CLK1)(CLK))
      ((LED_G)(q9))
    )
    (_use (_entity . generator)
      (_port
        ((mode)(mode))
        ((R)(R))
        ((CLK1)(CLK1))
        ((LED_G)(LED_G))
      )
    )
  )
  (_instantiation temp_zeci 0 188 (_component generator )
    (_port
      ((mode)(En))
      ((R)(R))
      ((CLK1)(CLK))
      ((LED_G)(q10))
    )
    (_use (_entity . generator)
      (_port
        ((mode)(mode))
        ((R)(R))
        ((CLK1)(CLK1))
        ((LED_G)(LED_G))
      )
    )
  )
  (_instantiation min_afis_unit 0 191 (_component BCD_7_Segmente )
    (_port
      ((A)(q1))
      ((BCD)(Min_Uni_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation min_afis_zeci 0 192 (_component BCD_7_Segmente )
    (_port
      ((A)(q2))
      ((BCD)(Min_Zec_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation ora_afis_unit 0 194 (_component BCD_7_Segmente )
    (_port
      ((A)(q3))
      ((BCD)(Ora_Uni_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation ora_afis_zeci 0 195 (_component BCD_7_Segmente )
    (_port
      ((A)(q4))
      ((BCD)(Ora_Zec_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation zi_afis_unit 0 197 (_component BCD_7_Segmente )
    (_port
      ((A)(q5))
      ((BCD)(Zi_Uni_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation zi_afis_zeci 0 198 (_component BCD_7_Segmente )
    (_port
      ((A)(q6))
      ((BCD)(Zi_Zec_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation luna_afis_unit 0 200 (_component BCD_7_Segmente )
    (_port
      ((A)(q7))
      ((BCD)(Luna_Uni_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation luna_afis_zeci 0 201 (_component BCD_7_Segmente )
    (_port
      ((A)(q8))
      ((BCD)(Luna_Zec_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation temp_afis_unit 0 203 (_component BCD_7_Segmente )
    (_port
      ((A)(q9))
      ((BCD)(Temp_Uni_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation temp_afis_zeci 0 204 (_component BCD_7_Segmente )
    (_port
      ((A)(q10))
      ((BCD)(Temp_Zec_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \21\ (_entity ((i 21)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Min_Zec_In ~std_logic_vector{3~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Min_Uni_In ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Ora_Zec_In ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Ora_Uni_In ~std_logic_vector{3~downto~0}~126 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Zi_Zec_In ~std_logic_vector{3~downto~0}~128 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Zi_Uni_In ~std_logic_vector{3~downto~0}~1210 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1212 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Luna_Zec_In ~std_logic_vector{3~downto~0}~1212 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Luna_Uni_In ~std_logic_vector{3~downto~0}~1214 0 17 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Min_Zec_Out ~std_logic_vector{6~downto~0}~12 0 22 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1216 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Min_Uni_Out ~std_logic_vector{6~downto~0}~1216 0 23 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1218 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Ora_Zec_Out ~std_logic_vector{6~downto~0}~1218 0 24 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1220 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Ora_Uni_Out ~std_logic_vector{6~downto~0}~1220 0 25 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1222 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Zi_Zec_Out ~std_logic_vector{6~downto~0}~1222 0 26 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1224 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Zi_Uni_Out ~std_logic_vector{6~downto~0}~1224 0 27 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Luna_Zec_Out ~std_logic_vector{6~downto~0}~1226 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1228 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Luna_Uni_Out ~std_logic_vector{6~downto~0}~1228 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1230 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Temp_Uni_Out ~std_logic_vector{6~downto~0}~1230 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1232 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Temp_Zec_Out ~std_logic_vector{6~downto~0}~1232 0 31 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 157 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 158 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 168 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal q1 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q2 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q3 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q4 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q5 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q6 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q7 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q8 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q9 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q10 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal e1 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal e2 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal e3 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal e4 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal e5 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal e6 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal e7 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal e8 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal e9 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal t1 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal t2 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavioral 15 -1
  )
)
I 000051 55 9634          1653968164424 behavioral
(_unit VHDL (ms 0 28 (behavioral 0 33 ))
  (_version v33)
  (_time 1653968164424 2022.05.31 06:36:04)
  (_source (\./src/modul_simulare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653957189449)
    (_use )
  )
  (_component
    (fin
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 35 (_entity -1 ((i 21)))))
        (_port (_internal Min_Zec_In ~std_logic_vector{3~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal Min_Uni_In ~std_logic_vector{3~downto~0}~132 0 39 (_entity (_in ))))
        (_port (_internal Ora_Zec_In ~std_logic_vector{3~downto~0}~134 0 40 (_entity (_in ))))
        (_port (_internal Ora_Uni_In ~std_logic_vector{3~downto~0}~136 0 41 (_entity (_in ))))
        (_port (_internal Zi_Zec_In ~std_logic_vector{3~downto~0}~138 0 42 (_entity (_in ))))
        (_port (_internal Zi_Uni_In ~std_logic_vector{3~downto~0}~1310 0 43 (_entity (_in ))))
        (_port (_internal Luna_Zec_In ~std_logic_vector{3~downto~0}~1312 0 44 (_entity (_in ))))
        (_port (_internal Luna_Uni_In ~std_logic_vector{3~downto~0}~1314 0 45 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal Min_Zec_Out ~std_logic_vector{6~downto~0}~13 0 50 (_entity (_out ))))
        (_port (_internal Min_Uni_Out ~std_logic_vector{6~downto~0}~1316 0 51 (_entity (_out ))))
        (_port (_internal Ora_Zec_Out ~std_logic_vector{6~downto~0}~1318 0 52 (_entity (_out ))))
        (_port (_internal Ora_Uni_Out ~std_logic_vector{6~downto~0}~1320 0 53 (_entity (_out ))))
        (_port (_internal Zi_Zec_Out ~std_logic_vector{6~downto~0}~1322 0 54 (_entity (_out ))))
        (_port (_internal Zi_Uni_Out ~std_logic_vector{6~downto~0}~1324 0 55 (_entity (_out ))))
        (_port (_internal Luna_Zec_Out ~std_logic_vector{6~downto~0}~1326 0 56 (_entity (_out ))))
        (_port (_internal Luna_Uni_Out ~std_logic_vector{6~downto~0}~1328 0 57 (_entity (_out ))))
        (_port (_internal Temp_Uni_Out ~std_logic_vector{6~downto~0}~1330 0 58 (_entity (_out ))))
        (_port (_internal Temp_Zec_Out ~std_logic_vector{6~downto~0}~1332 0 59 (_entity (_out ))))
      )
    )
  )
  (_instantiation ust 0 69 (_component fin )
    (_port
      ((Min_Zec_In)(Min_Zec_In))
      ((Min_Uni_In)(Min_Uni_In))
      ((Ora_Zec_In)(Ora_Zec_In))
      ((Ora_Uni_In)(Ora_Uni_In))
      ((Zi_Zec_In)(Zi_Zec_In))
      ((Zi_Uni_In)(Zi_Uni_In))
      ((Luna_Zec_In)(Luna_Zec_In))
      ((Luna_Uni_In)(Luna_Uni_In))
      ((R)(R))
      ((CLK)(CLK))
      ((EN)(EN))
      ((Min_Zec_Out)(Min_Zec_Out))
      ((Min_Uni_Out)(Min_Uni_Out))
      ((Ora_Zec_Out)(Ora_Zec_Out))
      ((Ora_Uni_Out)(Ora_Uni_Out))
      ((Zi_Zec_Out)(Zi_Zec_Out))
      ((Zi_Uni_Out)(Zi_Uni_Out))
      ((Luna_Zec_Out)(Luna_Zec_Out))
      ((Luna_Uni_Out)(Luna_Uni_Out))
      ((Temp_Uni_Out)(Temp_Uni_Out))
      ((Temp_Zec_Out)(Temp_Zec_Out))
    )
    (_use (_entity . fin)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1316 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1318 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1320 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1322 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1324 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1328 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1330 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1332 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Min_Zec_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Min_Uni_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Ora_Zec_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Ora_Uni_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Zi_Zec_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Zi_Uni_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Luna_Zec_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Luna_Uni_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 64 (_architecture (_uni ((i 2))))))
    (_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 64 (_architecture (_uni ((i 2))))))
    (_signal (_internal EN ~extieee.std_logic_1164.std_logic 0 64 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1336 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal Min_Zec_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Min_Uni_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Ora_Zec_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Ora_Uni_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Zi_Zec_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Zi_Uni_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Luna_Zec_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Luna_Uni_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Temp_Uni_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Temp_Zec_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_process
      (ceas(_architecture 0 0 70 (_process (_wait_for)(_target(9))(_read(9)))))
      (line__76(_architecture 1 0 76 (_assignment (_simple)(_alias((EN)(_string \"1"\)))(_target(10)))))
      (line__77(_architecture 2 0 77 (_assignment (_simple)(_alias((R)(_string \"0"\)))(_target(8)))))
      (line__79(_architecture 3 0 79 (_assignment (_simple)(_target(0)))))
      (line__80(_architecture 4 0 80 (_assignment (_simple)(_target(1)))))
      (line__81(_architecture 5 0 81 (_assignment (_simple)(_target(2)))))
      (line__82(_architecture 6 0 82 (_assignment (_simple)(_target(3)))))
      (line__83(_architecture 7 0 83 (_assignment (_simple)(_target(4)))))
      (line__84(_architecture 8 0 84 (_assignment (_simple)(_target(5)))))
      (line__85(_architecture 9 0 85 (_assignment (_simple)(_target(6)))))
      (line__86(_architecture 10 0 86 (_assignment (_simple)(_target(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 3 )
    (2 3 2 3 )
    (2 2 2 3 )
    (2 3 3 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
  )
  (_model . behavioral 11 -1
  )
)
I 000051 55 2416          1653968188719 Behavioral
(_unit VHDL (cresc0_9 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653968188718 2022.05.31 06:36:28)
  (_source (\./src/numarator0_9.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946554901)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(7)(5))(_sensitivity(0)(1)(2))(_read(7)(3)(4)))))
      (line__39(_architecture 1 0 39 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2416          1653968188826 Behavioral
(_unit VHDL (cresc0_5 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653968188825 2022.05.31 06:36:28)
  (_source (\./src/Numarator0_5.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946574000)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(5)(7))(_sensitivity(0)(1)(2))(_read(3)(4)(7)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2538          1653968188934 Behavioral
(_unit VHDL (cresc0_3 0 6 (behavioral 0 20 ))
  (_version v33)
  (_time 1653968188934 2022.05.31 06:36:28)
  (_source (\./src/Numarator0_3.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946686617)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 21 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 23 (_process (_simple)(_target(6)(8))(_sensitivity(0)(1)(2))(_read(4)(3)(5)(8)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(7))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2500          1653968189034 Behavioral
(_unit VHDL (cresc0_3_var1 1 6 (behavioral 1 19 ))
  (_version v33)
  (_time 1653968189033 2022.05.31 06:36:29)
  (_source (\./src/Numarator0_5.vhd\(\./src/Numarator0_3_var1.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653952123795)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 1 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 1 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 1 22 (_process (_simple)(_target(5)(7))(_sensitivity(1)(0)(2))(_read(4)(3)(7)))))
      (line__38(_architecture 1 1 38 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (3 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2532          1653968189135 Behavioral
(_unit VHDL (cresc0_3_var2 0 6 (behavioral 0 20 ))
  (_version v33)
  (_time 1653968189134 2022.05.31 06:36:29)
  (_source (\./src/numarator0_3_var2.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653948086419)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 21 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 23 (_process (_simple)(_target(8)(6))(_sensitivity(2)(0)(1))(_read(8)(4)(3)(5)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(7))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2413          1653968189235 Behavioral
(_unit VHDL (cresc0_2 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653968189234 2022.05.31 06:36:29)
  (_source (\./src/Numarator0_2.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946719777)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(7))(_sensitivity(0)(1)(4))(_read(2)(3)(7)))))
      (line__37(_architecture 1 0 37 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2416          1653968189336 Behavioral
(_unit VHDL (cresc0_1 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653968189336 2022.05.31 06:36:29)
  (_source (\./src/Numarator0_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946734682)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(7)(5))(_sensitivity(1)(2)(0))(_read(7)(3)(4)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2587          1653968189438 Behavioral
(_unit VHDL (cresc0_1_var2 1 6 (behavioral 1 20 ))
  (_version v33)
  (_time 1653968189437 2022.05.31 06:36:29)
  (_source (\./src/Numarator0_3_var3.vhd\(\./src/Numarator0_1_var2.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653950772538)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 1 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 1 21 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 1 23 (_process (_simple)(_target(6)(8))(_sensitivity(0)(2)(1))(_read(4)(3)(5)(8)))))
      (line__38(_architecture 1 1 38 (_assignment (_simple)(_target(7))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2223          1653968189542 Behavioral
(_unit VHDL (generator 0 6 (behavioral 0 15 ))
  (_version v33)
  (_time 1653968189541 2022.05.31 06:36:29)
  (_source (\./src/temperatura.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653952602346)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal mode ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal LED_G ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_signal (_internal temp ~std_logic_vector{{n-1}~downto~0}~13 0 16 (_architecture (_uni (_string \"0001"\)))))
    (_signal (_internal i ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{{n-1}{{n-2}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_process
      (gn(_architecture 0 0 19 (_process (_simple)(_target(4)(5))(_sensitivity(1)(0)(2))(_read(4(_range 5))(4(0))(4(_index 6))(5)))))
      (line__28(_architecture 1 0 28 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
  )
  (_model . Behavioral 7 -1
  )
)
I 000051 55 1660          1653968189643 behavioral
(_unit VHDL (bcd_7_segmente 0 32 (behavioral 0 9 ))
  (_version v33)
  (_time 1653968189643 2022.05.31 06:36:29)
  (_source (\./src/BCD_7segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652307182434)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal BCD ~std_logic_vector{6~downto~0}~12 0 34 (_entity (_out ))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (3 3 3 3 3 3 3 )
  )
  (_model . behavioral 1 -1
  )
)
I 000051 55 22092         1653968189751 behavioral
(_unit VHDL (fin 0 6 (behavioral 0 35 ))
  (_version v33)
  (_time 1653968189750 2022.05.31 06:36:29)
  (_source (\./src/final.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653954260724)
    (_use )
  )
  (_component
    (cresc0_9
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 39 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 0 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~13 0 44 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1334 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1334 0 47 (_entity (_out ))))
      )
    )
    (cresc0_5
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 52 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1336 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1336 0 57 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1338 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1338 0 60 (_entity (_out ))))
      )
    )
    (cresc0_3
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 65 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 69 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1340 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1340 0 70 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
        (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1342 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1342 0 74 (_entity (_out ))))
      )
    )
    (cresc0_2
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 106 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 108 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 109 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1352 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1352 0 111 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 112 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 113 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1354 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1354 0 114 (_entity (_out ))))
      )
    )
    (cresc0_3_var2
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 92 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 94 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 95 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 96 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1348 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1348 0 97 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 99 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 100 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1350 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1350 0 101 (_entity (_out ))))
      )
    )
    (cresc0_3_var1
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 79 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 83 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1344 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1344 0 84 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 85 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 86 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1346 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1346 0 87 (_entity (_out ))))
      )
    )
    (cresc0_1_var2
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 132 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 134 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 135 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 136 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1360 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1360 0 137 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 138 (_entity (_in ))))
        (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 139 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 140 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1362 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 13 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1362 0 141 (_entity (_out ))))
      )
    )
    (generator
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 147 (_entity -1 ((i 4)))))
        (_port (_internal mode ~extieee.std_logic_1164.std_logic 0 148 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 149 (_entity (_in ))))
        (_port (_internal CLK1 ~extieee.std_logic_1164.std_logic 0 150 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1364 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 14 )(i 0))))))
        (_port (_internal LED_G ~std_logic_vector{{n-1}~downto~0}~1364 0 151 (_entity (_out ))))
      )
    )
    (BCD_7_Segmente
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 157 (_entity (_in ))))
        (_port (_internal BCD ~std_logic_vector{6~downto~0}~13 0 158 (_entity (_out ))))
      )
    )
  )
  (_instantiation min_unit 0 173 (_component cresc0_9 )
    (_port
      ((En)(En))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Min_Uni_In))
      ((PL)(En))
      ((Cr)(e1))
      ((LED)(q1))
    )
    (_use (_entity . cresc0_9)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation min_zeci 0 174 (_component cresc0_5 )
    (_port
      ((En)(e1))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Min_Zec_In))
      ((PL)(En))
      ((Cr)(e2))
      ((LED)(q2))
    )
    (_use (_entity . cresc0_5)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation ora_unit 0 176 (_component cresc0_3 )
    (_port
      ((En)(e2))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Ora_Uni_In))
      ((PL)(En))
      ((verif)(e3))
      ((Cr)(e4))
      ((LED)(q3))
    )
    (_use (_entity . cresc0_3)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((verif)(verif))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation ora_zeci 0 177 (_component cresc0_2 )
    (_port
      ((En)(e3))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Ora_Zec_In))
      ((PL)(En))
      ((Cr)(e4))
      ((LED)(q4))
    )
    (_use (_entity . cresc0_2)
      (_port
        ((En)(En))
        ((R)(R))
        ((i)(i))
        ((PL)(PL))
        ((CLK)(CLK))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation zi_unit 0 180 (_component cresc0_3_var2 )
    (_port
      ((En)(e4))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Zi_Uni_In))
      ((PL)(En))
      ((verif)(e5))
      ((Cr)(e6))
      ((LED)(q5))
    )
    (_use (_entity . cresc0_3_var2)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((verif)(verif))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation zi_zeci 0 181 (_component cresc0_3_var1 )
    (_port
      ((En)(e5))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Zi_Zec_In))
      ((PL)(En))
      ((Cr)(e6))
      ((LED)(q6))
    )
    (_use (_entity . cresc0_3_var1)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation luna_unit 0 183 (_component cresc0_1_var2 )
    (_port
      ((En)(e6))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Luna_Uni_In))
      ((PL)(En))
      ((verif)(e7))
      ((Cr)(e8))
      ((LED)(q7))
    )
    (_use (_entity . cresc0_1_var2)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((verif)(verif))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation luna_zeci 0 184 (_component cresc0_3_var1 )
    (_port
      ((En)(e7))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Luna_Zec_In))
      ((PL)(En))
      ((Cr)(e8))
      ((LED)(q8))
    )
    (_use (_entity . cresc0_3_var1)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation temp_unit 0 187 (_component generator )
    (_port
      ((mode)(En))
      ((R)(R))
      ((CLK1)(CLK))
      ((LED_G)(q9))
    )
    (_use (_entity . generator)
      (_port
        ((mode)(mode))
        ((R)(R))
        ((CLK1)(CLK1))
        ((LED_G)(LED_G))
      )
    )
  )
  (_instantiation temp_zeci 0 188 (_component generator )
    (_port
      ((mode)(En))
      ((R)(R))
      ((CLK1)(CLK))
      ((LED_G)(q10))
    )
    (_use (_entity . generator)
      (_port
        ((mode)(mode))
        ((R)(R))
        ((CLK1)(CLK1))
        ((LED_G)(LED_G))
      )
    )
  )
  (_instantiation min_afis_unit 0 191 (_component BCD_7_Segmente )
    (_port
      ((A)(q1))
      ((BCD)(Min_Uni_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation min_afis_zeci 0 192 (_component BCD_7_Segmente )
    (_port
      ((A)(q2))
      ((BCD)(Min_Zec_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation ora_afis_unit 0 194 (_component BCD_7_Segmente )
    (_port
      ((A)(q3))
      ((BCD)(Ora_Uni_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation ora_afis_zeci 0 195 (_component BCD_7_Segmente )
    (_port
      ((A)(q4))
      ((BCD)(Ora_Zec_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation zi_afis_unit 0 197 (_component BCD_7_Segmente )
    (_port
      ((A)(q5))
      ((BCD)(Zi_Uni_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation zi_afis_zeci 0 198 (_component BCD_7_Segmente )
    (_port
      ((A)(q6))
      ((BCD)(Zi_Zec_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation luna_afis_unit 0 200 (_component BCD_7_Segmente )
    (_port
      ((A)(q7))
      ((BCD)(Luna_Uni_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation luna_afis_zeci 0 201 (_component BCD_7_Segmente )
    (_port
      ((A)(q8))
      ((BCD)(Luna_Zec_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation temp_afis_unit 0 203 (_component BCD_7_Segmente )
    (_port
      ((A)(q9))
      ((BCD)(Temp_Uni_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation temp_afis_zeci 0 204 (_component BCD_7_Segmente )
    (_port
      ((A)(q10))
      ((BCD)(Temp_Zec_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \21\ (_entity ((i 21)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Min_Zec_In ~std_logic_vector{3~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Min_Uni_In ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Ora_Zec_In ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Ora_Uni_In ~std_logic_vector{3~downto~0}~126 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Zi_Zec_In ~std_logic_vector{3~downto~0}~128 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Zi_Uni_In ~std_logic_vector{3~downto~0}~1210 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1212 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Luna_Zec_In ~std_logic_vector{3~downto~0}~1212 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Luna_Uni_In ~std_logic_vector{3~downto~0}~1214 0 17 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Min_Zec_Out ~std_logic_vector{6~downto~0}~12 0 22 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1216 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Min_Uni_Out ~std_logic_vector{6~downto~0}~1216 0 23 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1218 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Ora_Zec_Out ~std_logic_vector{6~downto~0}~1218 0 24 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1220 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Ora_Uni_Out ~std_logic_vector{6~downto~0}~1220 0 25 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1222 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Zi_Zec_Out ~std_logic_vector{6~downto~0}~1222 0 26 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1224 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Zi_Uni_Out ~std_logic_vector{6~downto~0}~1224 0 27 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Luna_Zec_Out ~std_logic_vector{6~downto~0}~1226 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1228 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Luna_Uni_Out ~std_logic_vector{6~downto~0}~1228 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1230 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Temp_Uni_Out ~std_logic_vector{6~downto~0}~1230 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1232 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Temp_Zec_Out ~std_logic_vector{6~downto~0}~1232 0 31 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 157 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 158 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 168 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal q1 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q2 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q3 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q4 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q5 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q6 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q7 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q8 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q9 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q10 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal e1 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal e2 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal e3 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal e4 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal e5 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal e6 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal e7 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal e8 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal e9 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal t1 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal t2 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavioral 15 -1
  )
)
I 000051 55 9634          1653968189858 behavioral
(_unit VHDL (ms 0 28 (behavioral 0 33 ))
  (_version v33)
  (_time 1653968189857 2022.05.31 06:36:29)
  (_source (\./src/modul_simulare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653957189449)
    (_use )
  )
  (_component
    (fin
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 35 (_entity -1 ((i 21)))))
        (_port (_internal Min_Zec_In ~std_logic_vector{3~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal Min_Uni_In ~std_logic_vector{3~downto~0}~132 0 39 (_entity (_in ))))
        (_port (_internal Ora_Zec_In ~std_logic_vector{3~downto~0}~134 0 40 (_entity (_in ))))
        (_port (_internal Ora_Uni_In ~std_logic_vector{3~downto~0}~136 0 41 (_entity (_in ))))
        (_port (_internal Zi_Zec_In ~std_logic_vector{3~downto~0}~138 0 42 (_entity (_in ))))
        (_port (_internal Zi_Uni_In ~std_logic_vector{3~downto~0}~1310 0 43 (_entity (_in ))))
        (_port (_internal Luna_Zec_In ~std_logic_vector{3~downto~0}~1312 0 44 (_entity (_in ))))
        (_port (_internal Luna_Uni_In ~std_logic_vector{3~downto~0}~1314 0 45 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal Min_Zec_Out ~std_logic_vector{6~downto~0}~13 0 50 (_entity (_out ))))
        (_port (_internal Min_Uni_Out ~std_logic_vector{6~downto~0}~1316 0 51 (_entity (_out ))))
        (_port (_internal Ora_Zec_Out ~std_logic_vector{6~downto~0}~1318 0 52 (_entity (_out ))))
        (_port (_internal Ora_Uni_Out ~std_logic_vector{6~downto~0}~1320 0 53 (_entity (_out ))))
        (_port (_internal Zi_Zec_Out ~std_logic_vector{6~downto~0}~1322 0 54 (_entity (_out ))))
        (_port (_internal Zi_Uni_Out ~std_logic_vector{6~downto~0}~1324 0 55 (_entity (_out ))))
        (_port (_internal Luna_Zec_Out ~std_logic_vector{6~downto~0}~1326 0 56 (_entity (_out ))))
        (_port (_internal Luna_Uni_Out ~std_logic_vector{6~downto~0}~1328 0 57 (_entity (_out ))))
        (_port (_internal Temp_Uni_Out ~std_logic_vector{6~downto~0}~1330 0 58 (_entity (_out ))))
        (_port (_internal Temp_Zec_Out ~std_logic_vector{6~downto~0}~1332 0 59 (_entity (_out ))))
      )
    )
  )
  (_instantiation ust 0 69 (_component fin )
    (_port
      ((Min_Zec_In)(Min_Zec_In))
      ((Min_Uni_In)(Min_Uni_In))
      ((Ora_Zec_In)(Ora_Zec_In))
      ((Ora_Uni_In)(Ora_Uni_In))
      ((Zi_Zec_In)(Zi_Zec_In))
      ((Zi_Uni_In)(Zi_Uni_In))
      ((Luna_Zec_In)(Luna_Zec_In))
      ((Luna_Uni_In)(Luna_Uni_In))
      ((R)(R))
      ((CLK)(CLK))
      ((EN)(EN))
      ((Min_Zec_Out)(Min_Zec_Out))
      ((Min_Uni_Out)(Min_Uni_Out))
      ((Ora_Zec_Out)(Ora_Zec_Out))
      ((Ora_Uni_Out)(Ora_Uni_Out))
      ((Zi_Zec_Out)(Zi_Zec_Out))
      ((Zi_Uni_Out)(Zi_Uni_Out))
      ((Luna_Zec_Out)(Luna_Zec_Out))
      ((Luna_Uni_Out)(Luna_Uni_Out))
      ((Temp_Uni_Out)(Temp_Uni_Out))
      ((Temp_Zec_Out)(Temp_Zec_Out))
    )
    (_use (_entity . fin)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1316 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1318 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1320 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1322 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1324 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1328 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1330 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1332 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Min_Zec_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Min_Uni_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Ora_Zec_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Ora_Uni_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Zi_Zec_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Zi_Uni_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Luna_Zec_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Luna_Uni_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 64 (_architecture (_uni ((i 2))))))
    (_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 64 (_architecture (_uni ((i 2))))))
    (_signal (_internal EN ~extieee.std_logic_1164.std_logic 0 64 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1336 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal Min_Zec_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Min_Uni_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Ora_Zec_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Ora_Uni_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Zi_Zec_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Zi_Uni_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Luna_Zec_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Luna_Uni_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Temp_Uni_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Temp_Zec_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_process
      (ceas(_architecture 0 0 70 (_process (_wait_for)(_target(9))(_read(9)))))
      (line__76(_architecture 1 0 76 (_assignment (_simple)(_alias((EN)(_string \"1"\)))(_target(10)))))
      (line__77(_architecture 2 0 77 (_assignment (_simple)(_alias((R)(_string \"0"\)))(_target(8)))))
      (line__79(_architecture 3 0 79 (_assignment (_simple)(_target(0)))))
      (line__80(_architecture 4 0 80 (_assignment (_simple)(_target(1)))))
      (line__81(_architecture 5 0 81 (_assignment (_simple)(_target(2)))))
      (line__82(_architecture 6 0 82 (_assignment (_simple)(_target(3)))))
      (line__83(_architecture 7 0 83 (_assignment (_simple)(_target(4)))))
      (line__84(_architecture 8 0 84 (_assignment (_simple)(_target(5)))))
      (line__85(_architecture 9 0 85 (_assignment (_simple)(_target(6)))))
      (line__86(_architecture 10 0 86 (_assignment (_simple)(_target(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 3 )
    (2 3 2 3 )
    (2 2 2 3 )
    (2 3 3 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
  )
  (_model . behavioral 11 -1
  )
)
I 000051 55 2416          1653968213970 Behavioral
(_unit VHDL (cresc0_9 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653968213970 2022.05.31 06:36:53)
  (_source (\./src/numarator0_9.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946554901)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(7)(5))(_sensitivity(0)(2)(1))(_read(7)(3)(4)))))
      (line__39(_architecture 1 0 39 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2416          1653968214087 Behavioral
(_unit VHDL (cresc0_5 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653968214086 2022.05.31 06:36:54)
  (_source (\./src/Numarator0_5.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946574000)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(5)(7))(_sensitivity(0)(2)(1))(_read(4)(3)(7)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2538          1653968214197 Behavioral
(_unit VHDL (cresc0_3 0 6 (behavioral 0 20 ))
  (_version v33)
  (_time 1653968214197 2022.05.31 06:36:54)
  (_source (\./src/Numarator0_3.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946686617)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 21 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 23 (_process (_simple)(_target(6)(8))(_sensitivity(2)(0)(1))(_read(3)(4)(5)(8)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(7))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2500          1653968214301 Behavioral
(_unit VHDL (cresc0_3_var1 1 6 (behavioral 1 19 ))
  (_version v33)
  (_time 1653968214300 2022.05.31 06:36:54)
  (_source (\./src/Numarator0_5.vhd\(\./src/Numarator0_3_var1.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653952123795)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 1 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 1 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 1 22 (_process (_simple)(_target(5)(7))(_sensitivity(1)(0)(2))(_read(4)(3)(7)))))
      (line__38(_architecture 1 1 38 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (3 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2532          1653968214405 Behavioral
(_unit VHDL (cresc0_3_var2 0 6 (behavioral 0 20 ))
  (_version v33)
  (_time 1653968214405 2022.05.31 06:36:54)
  (_source (\./src/numarator0_3_var2.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653948086419)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 21 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 23 (_process (_simple)(_target(8)(6))(_sensitivity(0)(2)(1))(_read(8)(4)(5)(3)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(7))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2413          1653968214509 Behavioral
(_unit VHDL (cresc0_2 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653968214508 2022.05.31 06:36:54)
  (_source (\./src/Numarator0_2.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946719777)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(7))(_sensitivity(4)(1)(0))(_read(3)(2)(7)))))
      (line__37(_architecture 1 0 37 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2416          1653968214615 Behavioral
(_unit VHDL (cresc0_1 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653968214615 2022.05.31 06:36:54)
  (_source (\./src/Numarator0_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946734682)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(7)(5))(_sensitivity(0)(1)(2))(_read(7)(4)(3)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2587          1653968214720 Behavioral
(_unit VHDL (cresc0_1_var2 1 6 (behavioral 1 20 ))
  (_version v33)
  (_time 1653968214719 2022.05.31 06:36:54)
  (_source (\./src/Numarator0_3_var3.vhd\(\./src/Numarator0_1_var2.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653950772538)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 1 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 1 21 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 1 23 (_process (_simple)(_target(6)(8))(_sensitivity(0)(2)(1))(_read(3)(4)(5)(8)))))
      (line__38(_architecture 1 1 38 (_assignment (_simple)(_target(7))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2223          1653968214823 Behavioral
(_unit VHDL (generator 0 6 (behavioral 0 15 ))
  (_version v33)
  (_time 1653968214822 2022.05.31 06:36:54)
  (_source (\./src/temperatura.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653952602346)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal mode ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal LED_G ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_signal (_internal temp ~std_logic_vector{{n-1}~downto~0}~13 0 16 (_architecture (_uni (_string \"0001"\)))))
    (_signal (_internal i ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{{n-1}{{n-2}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_process
      (gn(_architecture 0 0 19 (_process (_simple)(_target(4)(5))(_sensitivity(2)(0)(1))(_read(4(_range 5))(4(0))(4(_index 6))(5)))))
      (line__28(_architecture 1 0 28 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
  )
  (_model . Behavioral 7 -1
  )
)
I 000051 55 1660          1653968214926 behavioral
(_unit VHDL (bcd_7_segmente 0 32 (behavioral 0 9 ))
  (_version v33)
  (_time 1653968214925 2022.05.31 06:36:54)
  (_source (\./src/BCD_7segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652307182434)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal BCD ~std_logic_vector{6~downto~0}~12 0 34 (_entity (_out ))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (3 3 3 3 3 3 3 )
  )
  (_model . behavioral 1 -1
  )
)
I 000051 55 22092         1653968215035 behavioral
(_unit VHDL (fin 0 6 (behavioral 0 35 ))
  (_version v33)
  (_time 1653968215034 2022.05.31 06:36:55)
  (_source (\./src/final.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653954260724)
    (_use )
  )
  (_component
    (cresc0_9
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 39 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 0 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~13 0 44 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1334 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1334 0 47 (_entity (_out ))))
      )
    )
    (cresc0_5
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 52 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1336 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1336 0 57 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1338 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1338 0 60 (_entity (_out ))))
      )
    )
    (cresc0_3
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 65 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 69 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1340 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1340 0 70 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
        (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1342 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1342 0 74 (_entity (_out ))))
      )
    )
    (cresc0_2
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 106 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 108 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 109 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1352 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1352 0 111 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 112 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 113 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1354 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1354 0 114 (_entity (_out ))))
      )
    )
    (cresc0_3_var2
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 92 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 94 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 95 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 96 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1348 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1348 0 97 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 99 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 100 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1350 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1350 0 101 (_entity (_out ))))
      )
    )
    (cresc0_3_var1
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 79 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 83 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1344 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1344 0 84 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 85 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 86 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1346 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1346 0 87 (_entity (_out ))))
      )
    )
    (cresc0_1_var2
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 132 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 134 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 135 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 136 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1360 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1360 0 137 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 138 (_entity (_in ))))
        (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 139 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 140 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1362 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 13 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1362 0 141 (_entity (_out ))))
      )
    )
    (generator
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 147 (_entity -1 ((i 4)))))
        (_port (_internal mode ~extieee.std_logic_1164.std_logic 0 148 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 149 (_entity (_in ))))
        (_port (_internal CLK1 ~extieee.std_logic_1164.std_logic 0 150 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1364 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 14 )(i 0))))))
        (_port (_internal LED_G ~std_logic_vector{{n-1}~downto~0}~1364 0 151 (_entity (_out ))))
      )
    )
    (BCD_7_Segmente
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 157 (_entity (_in ))))
        (_port (_internal BCD ~std_logic_vector{6~downto~0}~13 0 158 (_entity (_out ))))
      )
    )
  )
  (_instantiation min_unit 0 173 (_component cresc0_9 )
    (_port
      ((En)(En))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Min_Uni_In))
      ((PL)(En))
      ((Cr)(e1))
      ((LED)(q1))
    )
    (_use (_entity . cresc0_9)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation min_zeci 0 174 (_component cresc0_5 )
    (_port
      ((En)(e1))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Min_Zec_In))
      ((PL)(En))
      ((Cr)(e2))
      ((LED)(q2))
    )
    (_use (_entity . cresc0_5)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation ora_unit 0 176 (_component cresc0_3 )
    (_port
      ((En)(e2))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Ora_Uni_In))
      ((PL)(En))
      ((verif)(e3))
      ((Cr)(e4))
      ((LED)(q3))
    )
    (_use (_entity . cresc0_3)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((verif)(verif))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation ora_zeci 0 177 (_component cresc0_2 )
    (_port
      ((En)(e3))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Ora_Zec_In))
      ((PL)(En))
      ((Cr)(e4))
      ((LED)(q4))
    )
    (_use (_entity . cresc0_2)
      (_port
        ((En)(En))
        ((R)(R))
        ((i)(i))
        ((PL)(PL))
        ((CLK)(CLK))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation zi_unit 0 180 (_component cresc0_3_var2 )
    (_port
      ((En)(e4))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Zi_Uni_In))
      ((PL)(En))
      ((verif)(e5))
      ((Cr)(e6))
      ((LED)(q5))
    )
    (_use (_entity . cresc0_3_var2)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((verif)(verif))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation zi_zeci 0 181 (_component cresc0_3_var1 )
    (_port
      ((En)(e5))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Zi_Zec_In))
      ((PL)(En))
      ((Cr)(e6))
      ((LED)(q6))
    )
    (_use (_entity . cresc0_3_var1)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation luna_unit 0 183 (_component cresc0_1_var2 )
    (_port
      ((En)(e6))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Luna_Uni_In))
      ((PL)(En))
      ((verif)(e7))
      ((Cr)(e8))
      ((LED)(q7))
    )
    (_use (_entity . cresc0_1_var2)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((verif)(verif))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation luna_zeci 0 184 (_component cresc0_3_var1 )
    (_port
      ((En)(e7))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Luna_Zec_In))
      ((PL)(En))
      ((Cr)(e8))
      ((LED)(q8))
    )
    (_use (_entity . cresc0_3_var1)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation temp_unit 0 187 (_component generator )
    (_port
      ((mode)(En))
      ((R)(R))
      ((CLK1)(CLK))
      ((LED_G)(q9))
    )
    (_use (_entity . generator)
      (_port
        ((mode)(mode))
        ((R)(R))
        ((CLK1)(CLK1))
        ((LED_G)(LED_G))
      )
    )
  )
  (_instantiation temp_zeci 0 188 (_component generator )
    (_port
      ((mode)(En))
      ((R)(R))
      ((CLK1)(CLK))
      ((LED_G)(q10))
    )
    (_use (_entity . generator)
      (_port
        ((mode)(mode))
        ((R)(R))
        ((CLK1)(CLK1))
        ((LED_G)(LED_G))
      )
    )
  )
  (_instantiation min_afis_unit 0 191 (_component BCD_7_Segmente )
    (_port
      ((A)(q1))
      ((BCD)(Min_Uni_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation min_afis_zeci 0 192 (_component BCD_7_Segmente )
    (_port
      ((A)(q2))
      ((BCD)(Min_Zec_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation ora_afis_unit 0 194 (_component BCD_7_Segmente )
    (_port
      ((A)(q3))
      ((BCD)(Ora_Uni_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation ora_afis_zeci 0 195 (_component BCD_7_Segmente )
    (_port
      ((A)(q4))
      ((BCD)(Ora_Zec_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation zi_afis_unit 0 197 (_component BCD_7_Segmente )
    (_port
      ((A)(q5))
      ((BCD)(Zi_Uni_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation zi_afis_zeci 0 198 (_component BCD_7_Segmente )
    (_port
      ((A)(q6))
      ((BCD)(Zi_Zec_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation luna_afis_unit 0 200 (_component BCD_7_Segmente )
    (_port
      ((A)(q7))
      ((BCD)(Luna_Uni_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation luna_afis_zeci 0 201 (_component BCD_7_Segmente )
    (_port
      ((A)(q8))
      ((BCD)(Luna_Zec_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation temp_afis_unit 0 203 (_component BCD_7_Segmente )
    (_port
      ((A)(q9))
      ((BCD)(Temp_Uni_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation temp_afis_zeci 0 204 (_component BCD_7_Segmente )
    (_port
      ((A)(q10))
      ((BCD)(Temp_Zec_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \21\ (_entity ((i 21)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Min_Zec_In ~std_logic_vector{3~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Min_Uni_In ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Ora_Zec_In ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Ora_Uni_In ~std_logic_vector{3~downto~0}~126 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Zi_Zec_In ~std_logic_vector{3~downto~0}~128 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Zi_Uni_In ~std_logic_vector{3~downto~0}~1210 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1212 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Luna_Zec_In ~std_logic_vector{3~downto~0}~1212 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Luna_Uni_In ~std_logic_vector{3~downto~0}~1214 0 17 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Min_Zec_Out ~std_logic_vector{6~downto~0}~12 0 22 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1216 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Min_Uni_Out ~std_logic_vector{6~downto~0}~1216 0 23 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1218 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Ora_Zec_Out ~std_logic_vector{6~downto~0}~1218 0 24 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1220 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Ora_Uni_Out ~std_logic_vector{6~downto~0}~1220 0 25 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1222 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Zi_Zec_Out ~std_logic_vector{6~downto~0}~1222 0 26 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1224 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Zi_Uni_Out ~std_logic_vector{6~downto~0}~1224 0 27 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Luna_Zec_Out ~std_logic_vector{6~downto~0}~1226 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1228 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Luna_Uni_Out ~std_logic_vector{6~downto~0}~1228 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1230 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Temp_Uni_Out ~std_logic_vector{6~downto~0}~1230 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1232 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Temp_Zec_Out ~std_logic_vector{6~downto~0}~1232 0 31 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 157 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 158 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 168 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal q1 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q2 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q3 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q4 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q5 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q6 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q7 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q8 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q9 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q10 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal e1 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal e2 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal e3 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal e4 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal e5 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal e6 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal e7 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal e8 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal e9 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal t1 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal t2 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavioral 15 -1
  )
)
I 000051 55 9634          1653968215140 behavioral
(_unit VHDL (ms 0 28 (behavioral 0 33 ))
  (_version v33)
  (_time 1653968215139 2022.05.31 06:36:55)
  (_source (\./src/modul_simulare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653957189449)
    (_use )
  )
  (_component
    (fin
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 35 (_entity -1 ((i 21)))))
        (_port (_internal Min_Zec_In ~std_logic_vector{3~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal Min_Uni_In ~std_logic_vector{3~downto~0}~132 0 39 (_entity (_in ))))
        (_port (_internal Ora_Zec_In ~std_logic_vector{3~downto~0}~134 0 40 (_entity (_in ))))
        (_port (_internal Ora_Uni_In ~std_logic_vector{3~downto~0}~136 0 41 (_entity (_in ))))
        (_port (_internal Zi_Zec_In ~std_logic_vector{3~downto~0}~138 0 42 (_entity (_in ))))
        (_port (_internal Zi_Uni_In ~std_logic_vector{3~downto~0}~1310 0 43 (_entity (_in ))))
        (_port (_internal Luna_Zec_In ~std_logic_vector{3~downto~0}~1312 0 44 (_entity (_in ))))
        (_port (_internal Luna_Uni_In ~std_logic_vector{3~downto~0}~1314 0 45 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal Min_Zec_Out ~std_logic_vector{6~downto~0}~13 0 50 (_entity (_out ))))
        (_port (_internal Min_Uni_Out ~std_logic_vector{6~downto~0}~1316 0 51 (_entity (_out ))))
        (_port (_internal Ora_Zec_Out ~std_logic_vector{6~downto~0}~1318 0 52 (_entity (_out ))))
        (_port (_internal Ora_Uni_Out ~std_logic_vector{6~downto~0}~1320 0 53 (_entity (_out ))))
        (_port (_internal Zi_Zec_Out ~std_logic_vector{6~downto~0}~1322 0 54 (_entity (_out ))))
        (_port (_internal Zi_Uni_Out ~std_logic_vector{6~downto~0}~1324 0 55 (_entity (_out ))))
        (_port (_internal Luna_Zec_Out ~std_logic_vector{6~downto~0}~1326 0 56 (_entity (_out ))))
        (_port (_internal Luna_Uni_Out ~std_logic_vector{6~downto~0}~1328 0 57 (_entity (_out ))))
        (_port (_internal Temp_Uni_Out ~std_logic_vector{6~downto~0}~1330 0 58 (_entity (_out ))))
        (_port (_internal Temp_Zec_Out ~std_logic_vector{6~downto~0}~1332 0 59 (_entity (_out ))))
      )
    )
  )
  (_instantiation ust 0 69 (_component fin )
    (_port
      ((Min_Zec_In)(Min_Zec_In))
      ((Min_Uni_In)(Min_Uni_In))
      ((Ora_Zec_In)(Ora_Zec_In))
      ((Ora_Uni_In)(Ora_Uni_In))
      ((Zi_Zec_In)(Zi_Zec_In))
      ((Zi_Uni_In)(Zi_Uni_In))
      ((Luna_Zec_In)(Luna_Zec_In))
      ((Luna_Uni_In)(Luna_Uni_In))
      ((R)(R))
      ((CLK)(CLK))
      ((EN)(EN))
      ((Min_Zec_Out)(Min_Zec_Out))
      ((Min_Uni_Out)(Min_Uni_Out))
      ((Ora_Zec_Out)(Ora_Zec_Out))
      ((Ora_Uni_Out)(Ora_Uni_Out))
      ((Zi_Zec_Out)(Zi_Zec_Out))
      ((Zi_Uni_Out)(Zi_Uni_Out))
      ((Luna_Zec_Out)(Luna_Zec_Out))
      ((Luna_Uni_Out)(Luna_Uni_Out))
      ((Temp_Uni_Out)(Temp_Uni_Out))
      ((Temp_Zec_Out)(Temp_Zec_Out))
    )
    (_use (_entity . fin)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1316 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1318 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1320 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1322 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1324 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1328 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1330 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1332 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Min_Zec_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Min_Uni_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Ora_Zec_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Ora_Uni_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Zi_Zec_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Zi_Uni_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Luna_Zec_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Luna_Uni_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 64 (_architecture (_uni ((i 2))))))
    (_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 64 (_architecture (_uni ((i 2))))))
    (_signal (_internal EN ~extieee.std_logic_1164.std_logic 0 64 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1336 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal Min_Zec_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Min_Uni_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Ora_Zec_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Ora_Uni_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Zi_Zec_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Zi_Uni_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Luna_Zec_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Luna_Uni_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Temp_Uni_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Temp_Zec_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_process
      (ceas(_architecture 0 0 70 (_process (_wait_for)(_target(9))(_read(9)))))
      (line__76(_architecture 1 0 76 (_assignment (_simple)(_alias((EN)(_string \"1"\)))(_target(10)))))
      (line__77(_architecture 2 0 77 (_assignment (_simple)(_alias((R)(_string \"0"\)))(_target(8)))))
      (line__79(_architecture 3 0 79 (_assignment (_simple)(_target(0)))))
      (line__80(_architecture 4 0 80 (_assignment (_simple)(_target(1)))))
      (line__81(_architecture 5 0 81 (_assignment (_simple)(_target(2)))))
      (line__82(_architecture 6 0 82 (_assignment (_simple)(_target(3)))))
      (line__83(_architecture 7 0 83 (_assignment (_simple)(_target(4)))))
      (line__84(_architecture 8 0 84 (_assignment (_simple)(_target(5)))))
      (line__85(_architecture 9 0 85 (_assignment (_simple)(_target(6)))))
      (line__86(_architecture 10 0 86 (_assignment (_simple)(_target(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 3 )
    (2 3 2 3 )
    (2 2 2 3 )
    (2 3 3 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
  )
  (_model . behavioral 11 -1
  )
)
I 000051 55 2416          1653968226719 Behavioral
(_unit VHDL (cresc0_9 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653968226718 2022.05.31 06:37:06)
  (_source (\./src/numarator0_9.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946554901)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(7)(5))(_sensitivity(1)(2)(0))(_read(7)(3)(4)))))
      (line__39(_architecture 1 0 39 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2416          1653968226824 Behavioral
(_unit VHDL (cresc0_5 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653968226824 2022.05.31 06:37:06)
  (_source (\./src/Numarator0_5.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946574000)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(5)(7))(_sensitivity(1)(2)(0))(_read(3)(4)(7)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2538          1653968226934 Behavioral
(_unit VHDL (cresc0_3 0 6 (behavioral 0 20 ))
  (_version v33)
  (_time 1653968226933 2022.05.31 06:37:06)
  (_source (\./src/Numarator0_3.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946686617)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 21 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 23 (_process (_simple)(_target(6)(8))(_sensitivity(0)(1)(2))(_read(5)(4)(3)(8)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(7))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2500          1653968227035 Behavioral
(_unit VHDL (cresc0_3_var1 1 6 (behavioral 1 19 ))
  (_version v33)
  (_time 1653968227034 2022.05.31 06:37:07)
  (_source (\./src/Numarator0_5.vhd\(\./src/Numarator0_3_var1.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653952123795)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 1 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 1 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 1 22 (_process (_simple)(_target(5)(7))(_sensitivity(2)(1)(0))(_read(4)(3)(7)))))
      (line__38(_architecture 1 1 38 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (3 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2532          1653968227135 Behavioral
(_unit VHDL (cresc0_3_var2 0 6 (behavioral 0 20 ))
  (_version v33)
  (_time 1653968227134 2022.05.31 06:37:07)
  (_source (\./src/numarator0_3_var2.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653948086419)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 21 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 23 (_process (_simple)(_target(8)(6))(_sensitivity(1)(2)(0))(_read(8)(4)(3)(5)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(7))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2413          1653968227237 Behavioral
(_unit VHDL (cresc0_2 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653968227236 2022.05.31 06:37:07)
  (_source (\./src/Numarator0_2.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946719777)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(7))(_sensitivity(4)(0)(1))(_read(3)(2)(7)))))
      (line__37(_architecture 1 0 37 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2416          1653968227340 Behavioral
(_unit VHDL (cresc0_1 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653968227340 2022.05.31 06:37:07)
  (_source (\./src/Numarator0_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946734682)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(7)(5))(_sensitivity(0)(1)(2))(_read(7)(3)(4)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2587          1653968227444 Behavioral
(_unit VHDL (cresc0_1_var2 1 6 (behavioral 1 20 ))
  (_version v33)
  (_time 1653968227444 2022.05.31 06:37:07)
  (_source (\./src/Numarator0_3_var3.vhd\(\./src/Numarator0_1_var2.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653950772538)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 1 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 1 21 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 1 23 (_process (_simple)(_target(6)(8))(_sensitivity(1)(0)(2))(_read(3)(4)(5)(8)))))
      (line__38(_architecture 1 1 38 (_assignment (_simple)(_target(7))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2223          1653968227551 Behavioral
(_unit VHDL (generator 0 6 (behavioral 0 15 ))
  (_version v33)
  (_time 1653968227550 2022.05.31 06:37:07)
  (_source (\./src/temperatura.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653952602346)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal mode ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal LED_G ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_signal (_internal temp ~std_logic_vector{{n-1}~downto~0}~13 0 16 (_architecture (_uni (_string \"0001"\)))))
    (_signal (_internal i ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{{n-1}{{n-2}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_process
      (gn(_architecture 0 0 19 (_process (_simple)(_target(4)(5))(_sensitivity(0)(2)(1))(_read(4(_range 5))(4(0))(4(_index 6))(5)))))
      (line__28(_architecture 1 0 28 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
  )
  (_model . Behavioral 7 -1
  )
)
I 000051 55 1660          1653968227654 behavioral
(_unit VHDL (bcd_7_segmente 0 32 (behavioral 0 9 ))
  (_version v33)
  (_time 1653968227653 2022.05.31 06:37:07)
  (_source (\./src/BCD_7segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652307182434)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal BCD ~std_logic_vector{6~downto~0}~12 0 34 (_entity (_out ))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (3 3 3 3 3 3 3 )
  )
  (_model . behavioral 1 -1
  )
)
I 000051 55 22092         1653968227766 behavioral
(_unit VHDL (fin 0 6 (behavioral 0 35 ))
  (_version v33)
  (_time 1653968227765 2022.05.31 06:37:07)
  (_source (\./src/final.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653954260724)
    (_use )
  )
  (_component
    (cresc0_9
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 39 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 0 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~13 0 44 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1334 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1334 0 47 (_entity (_out ))))
      )
    )
    (cresc0_5
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 52 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1336 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1336 0 57 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1338 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1338 0 60 (_entity (_out ))))
      )
    )
    (cresc0_3
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 65 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 69 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1340 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1340 0 70 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
        (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1342 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1342 0 74 (_entity (_out ))))
      )
    )
    (cresc0_2
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 106 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 108 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 109 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1352 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1352 0 111 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 112 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 113 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1354 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1354 0 114 (_entity (_out ))))
      )
    )
    (cresc0_3_var2
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 92 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 94 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 95 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 96 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1348 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1348 0 97 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 99 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 100 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1350 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1350 0 101 (_entity (_out ))))
      )
    )
    (cresc0_3_var1
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 79 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 83 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1344 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1344 0 84 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 85 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 86 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1346 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1346 0 87 (_entity (_out ))))
      )
    )
    (cresc0_1_var2
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 132 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 134 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 135 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 136 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1360 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1360 0 137 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 138 (_entity (_in ))))
        (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 139 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 140 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1362 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 13 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1362 0 141 (_entity (_out ))))
      )
    )
    (generator
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 147 (_entity -1 ((i 4)))))
        (_port (_internal mode ~extieee.std_logic_1164.std_logic 0 148 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 149 (_entity (_in ))))
        (_port (_internal CLK1 ~extieee.std_logic_1164.std_logic 0 150 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1364 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 14 )(i 0))))))
        (_port (_internal LED_G ~std_logic_vector{{n-1}~downto~0}~1364 0 151 (_entity (_out ))))
      )
    )
    (BCD_7_Segmente
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 157 (_entity (_in ))))
        (_port (_internal BCD ~std_logic_vector{6~downto~0}~13 0 158 (_entity (_out ))))
      )
    )
  )
  (_instantiation min_unit 0 173 (_component cresc0_9 )
    (_port
      ((En)(En))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Min_Uni_In))
      ((PL)(En))
      ((Cr)(e1))
      ((LED)(q1))
    )
    (_use (_entity . cresc0_9)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation min_zeci 0 174 (_component cresc0_5 )
    (_port
      ((En)(e1))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Min_Zec_In))
      ((PL)(En))
      ((Cr)(e2))
      ((LED)(q2))
    )
    (_use (_entity . cresc0_5)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation ora_unit 0 176 (_component cresc0_3 )
    (_port
      ((En)(e2))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Ora_Uni_In))
      ((PL)(En))
      ((verif)(e3))
      ((Cr)(e4))
      ((LED)(q3))
    )
    (_use (_entity . cresc0_3)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((verif)(verif))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation ora_zeci 0 177 (_component cresc0_2 )
    (_port
      ((En)(e3))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Ora_Zec_In))
      ((PL)(En))
      ((Cr)(e4))
      ((LED)(q4))
    )
    (_use (_entity . cresc0_2)
      (_port
        ((En)(En))
        ((R)(R))
        ((i)(i))
        ((PL)(PL))
        ((CLK)(CLK))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation zi_unit 0 180 (_component cresc0_3_var2 )
    (_port
      ((En)(e4))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Zi_Uni_In))
      ((PL)(En))
      ((verif)(e5))
      ((Cr)(e6))
      ((LED)(q5))
    )
    (_use (_entity . cresc0_3_var2)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((verif)(verif))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation zi_zeci 0 181 (_component cresc0_3_var1 )
    (_port
      ((En)(e5))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Zi_Zec_In))
      ((PL)(En))
      ((Cr)(e6))
      ((LED)(q6))
    )
    (_use (_entity . cresc0_3_var1)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation luna_unit 0 183 (_component cresc0_1_var2 )
    (_port
      ((En)(e6))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Luna_Uni_In))
      ((PL)(En))
      ((verif)(e7))
      ((Cr)(e8))
      ((LED)(q7))
    )
    (_use (_entity . cresc0_1_var2)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((verif)(verif))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation luna_zeci 0 184 (_component cresc0_3_var1 )
    (_port
      ((En)(e7))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Luna_Zec_In))
      ((PL)(En))
      ((Cr)(e8))
      ((LED)(q8))
    )
    (_use (_entity . cresc0_3_var1)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation temp_unit 0 187 (_component generator )
    (_port
      ((mode)(En))
      ((R)(R))
      ((CLK1)(CLK))
      ((LED_G)(q9))
    )
    (_use (_entity . generator)
      (_port
        ((mode)(mode))
        ((R)(R))
        ((CLK1)(CLK1))
        ((LED_G)(LED_G))
      )
    )
  )
  (_instantiation temp_zeci 0 188 (_component generator )
    (_port
      ((mode)(En))
      ((R)(R))
      ((CLK1)(CLK))
      ((LED_G)(q10))
    )
    (_use (_entity . generator)
      (_port
        ((mode)(mode))
        ((R)(R))
        ((CLK1)(CLK1))
        ((LED_G)(LED_G))
      )
    )
  )
  (_instantiation min_afis_unit 0 191 (_component BCD_7_Segmente )
    (_port
      ((A)(q1))
      ((BCD)(Min_Uni_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation min_afis_zeci 0 192 (_component BCD_7_Segmente )
    (_port
      ((A)(q2))
      ((BCD)(Min_Zec_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation ora_afis_unit 0 194 (_component BCD_7_Segmente )
    (_port
      ((A)(q3))
      ((BCD)(Ora_Uni_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation ora_afis_zeci 0 195 (_component BCD_7_Segmente )
    (_port
      ((A)(q4))
      ((BCD)(Ora_Zec_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation zi_afis_unit 0 197 (_component BCD_7_Segmente )
    (_port
      ((A)(q5))
      ((BCD)(Zi_Uni_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation zi_afis_zeci 0 198 (_component BCD_7_Segmente )
    (_port
      ((A)(q6))
      ((BCD)(Zi_Zec_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation luna_afis_unit 0 200 (_component BCD_7_Segmente )
    (_port
      ((A)(q7))
      ((BCD)(Luna_Uni_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation luna_afis_zeci 0 201 (_component BCD_7_Segmente )
    (_port
      ((A)(q8))
      ((BCD)(Luna_Zec_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation temp_afis_unit 0 203 (_component BCD_7_Segmente )
    (_port
      ((A)(q9))
      ((BCD)(Temp_Uni_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation temp_afis_zeci 0 204 (_component BCD_7_Segmente )
    (_port
      ((A)(q10))
      ((BCD)(Temp_Zec_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \21\ (_entity ((i 21)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Min_Zec_In ~std_logic_vector{3~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Min_Uni_In ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Ora_Zec_In ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Ora_Uni_In ~std_logic_vector{3~downto~0}~126 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Zi_Zec_In ~std_logic_vector{3~downto~0}~128 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Zi_Uni_In ~std_logic_vector{3~downto~0}~1210 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1212 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Luna_Zec_In ~std_logic_vector{3~downto~0}~1212 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Luna_Uni_In ~std_logic_vector{3~downto~0}~1214 0 17 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Min_Zec_Out ~std_logic_vector{6~downto~0}~12 0 22 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1216 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Min_Uni_Out ~std_logic_vector{6~downto~0}~1216 0 23 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1218 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Ora_Zec_Out ~std_logic_vector{6~downto~0}~1218 0 24 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1220 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Ora_Uni_Out ~std_logic_vector{6~downto~0}~1220 0 25 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1222 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Zi_Zec_Out ~std_logic_vector{6~downto~0}~1222 0 26 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1224 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Zi_Uni_Out ~std_logic_vector{6~downto~0}~1224 0 27 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Luna_Zec_Out ~std_logic_vector{6~downto~0}~1226 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1228 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Luna_Uni_Out ~std_logic_vector{6~downto~0}~1228 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1230 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Temp_Uni_Out ~std_logic_vector{6~downto~0}~1230 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1232 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Temp_Zec_Out ~std_logic_vector{6~downto~0}~1232 0 31 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 157 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 158 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 168 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal q1 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q2 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q3 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q4 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q5 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q6 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q7 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q8 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q9 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q10 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal e1 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal e2 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal e3 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal e4 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal e5 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal e6 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal e7 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal e8 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal e9 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal t1 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal t2 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavioral 15 -1
  )
)
I 000051 55 9634          1653968227872 behavioral
(_unit VHDL (ms 0 28 (behavioral 0 33 ))
  (_version v33)
  (_time 1653968227871 2022.05.31 06:37:07)
  (_source (\./src/modul_simulare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653957189449)
    (_use )
  )
  (_component
    (fin
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 35 (_entity -1 ((i 21)))))
        (_port (_internal Min_Zec_In ~std_logic_vector{3~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal Min_Uni_In ~std_logic_vector{3~downto~0}~132 0 39 (_entity (_in ))))
        (_port (_internal Ora_Zec_In ~std_logic_vector{3~downto~0}~134 0 40 (_entity (_in ))))
        (_port (_internal Ora_Uni_In ~std_logic_vector{3~downto~0}~136 0 41 (_entity (_in ))))
        (_port (_internal Zi_Zec_In ~std_logic_vector{3~downto~0}~138 0 42 (_entity (_in ))))
        (_port (_internal Zi_Uni_In ~std_logic_vector{3~downto~0}~1310 0 43 (_entity (_in ))))
        (_port (_internal Luna_Zec_In ~std_logic_vector{3~downto~0}~1312 0 44 (_entity (_in ))))
        (_port (_internal Luna_Uni_In ~std_logic_vector{3~downto~0}~1314 0 45 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal Min_Zec_Out ~std_logic_vector{6~downto~0}~13 0 50 (_entity (_out ))))
        (_port (_internal Min_Uni_Out ~std_logic_vector{6~downto~0}~1316 0 51 (_entity (_out ))))
        (_port (_internal Ora_Zec_Out ~std_logic_vector{6~downto~0}~1318 0 52 (_entity (_out ))))
        (_port (_internal Ora_Uni_Out ~std_logic_vector{6~downto~0}~1320 0 53 (_entity (_out ))))
        (_port (_internal Zi_Zec_Out ~std_logic_vector{6~downto~0}~1322 0 54 (_entity (_out ))))
        (_port (_internal Zi_Uni_Out ~std_logic_vector{6~downto~0}~1324 0 55 (_entity (_out ))))
        (_port (_internal Luna_Zec_Out ~std_logic_vector{6~downto~0}~1326 0 56 (_entity (_out ))))
        (_port (_internal Luna_Uni_Out ~std_logic_vector{6~downto~0}~1328 0 57 (_entity (_out ))))
        (_port (_internal Temp_Uni_Out ~std_logic_vector{6~downto~0}~1330 0 58 (_entity (_out ))))
        (_port (_internal Temp_Zec_Out ~std_logic_vector{6~downto~0}~1332 0 59 (_entity (_out ))))
      )
    )
  )
  (_instantiation ust 0 69 (_component fin )
    (_port
      ((Min_Zec_In)(Min_Zec_In))
      ((Min_Uni_In)(Min_Uni_In))
      ((Ora_Zec_In)(Ora_Zec_In))
      ((Ora_Uni_In)(Ora_Uni_In))
      ((Zi_Zec_In)(Zi_Zec_In))
      ((Zi_Uni_In)(Zi_Uni_In))
      ((Luna_Zec_In)(Luna_Zec_In))
      ((Luna_Uni_In)(Luna_Uni_In))
      ((R)(R))
      ((CLK)(CLK))
      ((EN)(EN))
      ((Min_Zec_Out)(Min_Zec_Out))
      ((Min_Uni_Out)(Min_Uni_Out))
      ((Ora_Zec_Out)(Ora_Zec_Out))
      ((Ora_Uni_Out)(Ora_Uni_Out))
      ((Zi_Zec_Out)(Zi_Zec_Out))
      ((Zi_Uni_Out)(Zi_Uni_Out))
      ((Luna_Zec_Out)(Luna_Zec_Out))
      ((Luna_Uni_Out)(Luna_Uni_Out))
      ((Temp_Uni_Out)(Temp_Uni_Out))
      ((Temp_Zec_Out)(Temp_Zec_Out))
    )
    (_use (_entity . fin)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1316 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1318 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1320 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1322 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1324 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1328 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1330 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1332 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Min_Zec_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Min_Uni_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Ora_Zec_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Ora_Uni_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Zi_Zec_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Zi_Uni_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Luna_Zec_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Luna_Uni_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 64 (_architecture (_uni ((i 2))))))
    (_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 64 (_architecture (_uni ((i 2))))))
    (_signal (_internal EN ~extieee.std_logic_1164.std_logic 0 64 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1336 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal Min_Zec_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Min_Uni_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Ora_Zec_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Ora_Uni_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Zi_Zec_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Zi_Uni_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Luna_Zec_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Luna_Uni_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Temp_Uni_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Temp_Zec_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_process
      (ceas(_architecture 0 0 70 (_process (_wait_for)(_target(9))(_read(9)))))
      (line__76(_architecture 1 0 76 (_assignment (_simple)(_alias((EN)(_string \"1"\)))(_target(10)))))
      (line__77(_architecture 2 0 77 (_assignment (_simple)(_alias((R)(_string \"0"\)))(_target(8)))))
      (line__79(_architecture 3 0 79 (_assignment (_simple)(_target(0)))))
      (line__80(_architecture 4 0 80 (_assignment (_simple)(_target(1)))))
      (line__81(_architecture 5 0 81 (_assignment (_simple)(_target(2)))))
      (line__82(_architecture 6 0 82 (_assignment (_simple)(_target(3)))))
      (line__83(_architecture 7 0 83 (_assignment (_simple)(_target(4)))))
      (line__84(_architecture 8 0 84 (_assignment (_simple)(_target(5)))))
      (line__85(_architecture 9 0 85 (_assignment (_simple)(_target(6)))))
      (line__86(_architecture 10 0 86 (_assignment (_simple)(_target(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 3 )
    (2 3 2 3 )
    (2 2 2 3 )
    (2 3 3 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
  )
  (_model . behavioral 11 -1
  )
)
I 000051 55 2416          1653968240526 Behavioral
(_unit VHDL (cresc0_9 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653968240525 2022.05.31 06:37:20)
  (_source (\./src/numarator0_9.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946554901)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(7)(5))(_sensitivity(1)(0)(2))(_read(7)(4)(3)))))
      (line__39(_architecture 1 0 39 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2416          1653968240629 Behavioral
(_unit VHDL (cresc0_5 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653968240629 2022.05.31 06:37:20)
  (_source (\./src/Numarator0_5.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946574000)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(5)(7))(_sensitivity(2)(1)(0))(_read(4)(3)(7)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2538          1653968240741 Behavioral
(_unit VHDL (cresc0_3 0 6 (behavioral 0 20 ))
  (_version v33)
  (_time 1653968240741 2022.05.31 06:37:20)
  (_source (\./src/Numarator0_3.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946686617)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 21 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 23 (_process (_simple)(_target(6)(8))(_sensitivity(1)(2)(0))(_read(4)(3)(5)(8)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(7))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2500          1653968240842 Behavioral
(_unit VHDL (cresc0_3_var1 1 6 (behavioral 1 19 ))
  (_version v33)
  (_time 1653968240841 2022.05.31 06:37:20)
  (_source (\./src/Numarator0_5.vhd\(\./src/Numarator0_3_var1.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653952123795)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 1 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 1 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 1 22 (_process (_simple)(_target(5)(7))(_sensitivity(1)(2)(0))(_read(3)(4)(7)))))
      (line__38(_architecture 1 1 38 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (3 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2532          1653968240944 Behavioral
(_unit VHDL (cresc0_3_var2 0 6 (behavioral 0 20 ))
  (_version v33)
  (_time 1653968240943 2022.05.31 06:37:20)
  (_source (\./src/numarator0_3_var2.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653948086419)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 21 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 23 (_process (_simple)(_target(8)(6))(_sensitivity(1)(2)(0))(_read(8)(4)(5)(3)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(7))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2413          1653968241047 Behavioral
(_unit VHDL (cresc0_2 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653968241046 2022.05.31 06:37:21)
  (_source (\./src/Numarator0_2.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946719777)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(7))(_sensitivity(0)(1)(4))(_read(3)(2)(7)))))
      (line__37(_architecture 1 0 37 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2416          1653968241151 Behavioral
(_unit VHDL (cresc0_1 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653968241150 2022.05.31 06:37:21)
  (_source (\./src/Numarator0_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946734682)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(7)(5))(_sensitivity(2)(0)(1))(_read(7)(3)(4)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2587          1653968241254 Behavioral
(_unit VHDL (cresc0_1_var2 1 6 (behavioral 1 20 ))
  (_version v33)
  (_time 1653968241253 2022.05.31 06:37:21)
  (_source (\./src/Numarator0_3_var3.vhd\(\./src/Numarator0_1_var2.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653950772538)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 1 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 1 21 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 1 23 (_process (_simple)(_target(6)(8))(_sensitivity(1)(2)(0))(_read(4)(5)(3)(8)))))
      (line__38(_architecture 1 1 38 (_assignment (_simple)(_target(7))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
I 000051 55 2223          1653968241358 Behavioral
(_unit VHDL (generator 0 6 (behavioral 0 15 ))
  (_version v33)
  (_time 1653968241358 2022.05.31 06:37:21)
  (_source (\./src/temperatura.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653952602346)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal mode ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal LED_G ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_signal (_internal temp ~std_logic_vector{{n-1}~downto~0}~13 0 16 (_architecture (_uni (_string \"0001"\)))))
    (_signal (_internal i ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{{n-1}{{n-2}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_process
      (gn(_architecture 0 0 19 (_process (_simple)(_target(4)(5))(_sensitivity(2)(0)(1))(_read(4(_range 5))(4(0))(4(_index 6))(5)))))
      (line__28(_architecture 1 0 28 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
  )
  (_model . Behavioral 7 -1
  )
)
I 000051 55 1660          1653968241461 behavioral
(_unit VHDL (bcd_7_segmente 0 32 (behavioral 0 9 ))
  (_version v33)
  (_time 1653968241460 2022.05.31 06:37:21)
  (_source (\./src/BCD_7segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652307182434)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal BCD ~std_logic_vector{6~downto~0}~12 0 34 (_entity (_out ))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (3 3 3 3 3 3 3 )
  )
  (_model . behavioral 1 -1
  )
)
I 000051 55 22092         1653968241570 behavioral
(_unit VHDL (fin 0 6 (behavioral 0 35 ))
  (_version v33)
  (_time 1653968241569 2022.05.31 06:37:21)
  (_source (\./src/final.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653954260724)
    (_use )
  )
  (_component
    (cresc0_9
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 39 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 0 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~13 0 44 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1334 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1334 0 47 (_entity (_out ))))
      )
    )
    (cresc0_5
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 52 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1336 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1336 0 57 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1338 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1338 0 60 (_entity (_out ))))
      )
    )
    (cresc0_3
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 65 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 69 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1340 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1340 0 70 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
        (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1342 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1342 0 74 (_entity (_out ))))
      )
    )
    (cresc0_2
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 106 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 108 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 109 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1352 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1352 0 111 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 112 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 113 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1354 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1354 0 114 (_entity (_out ))))
      )
    )
    (cresc0_3_var2
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 92 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 94 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 95 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 96 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1348 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1348 0 97 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 99 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 100 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1350 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1350 0 101 (_entity (_out ))))
      )
    )
    (cresc0_3_var1
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 79 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 83 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1344 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1344 0 84 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 85 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 86 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1346 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1346 0 87 (_entity (_out ))))
      )
    )
    (cresc0_1_var2
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 132 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 134 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 135 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 136 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1360 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1360 0 137 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 138 (_entity (_in ))))
        (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 139 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 140 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1362 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 13 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1362 0 141 (_entity (_out ))))
      )
    )
    (generator
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 147 (_entity -1 ((i 4)))))
        (_port (_internal mode ~extieee.std_logic_1164.std_logic 0 148 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 149 (_entity (_in ))))
        (_port (_internal CLK1 ~extieee.std_logic_1164.std_logic 0 150 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1364 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 14 )(i 0))))))
        (_port (_internal LED_G ~std_logic_vector{{n-1}~downto~0}~1364 0 151 (_entity (_out ))))
      )
    )
    (BCD_7_Segmente
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 157 (_entity (_in ))))
        (_port (_internal BCD ~std_logic_vector{6~downto~0}~13 0 158 (_entity (_out ))))
      )
    )
  )
  (_instantiation min_unit 0 173 (_component cresc0_9 )
    (_port
      ((En)(En))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Min_Uni_In))
      ((PL)(En))
      ((Cr)(e1))
      ((LED)(q1))
    )
    (_use (_entity . cresc0_9)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation min_zeci 0 174 (_component cresc0_5 )
    (_port
      ((En)(e1))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Min_Zec_In))
      ((PL)(En))
      ((Cr)(e2))
      ((LED)(q2))
    )
    (_use (_entity . cresc0_5)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation ora_unit 0 176 (_component cresc0_3 )
    (_port
      ((En)(e2))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Ora_Uni_In))
      ((PL)(En))
      ((verif)(e3))
      ((Cr)(e4))
      ((LED)(q3))
    )
    (_use (_entity . cresc0_3)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((verif)(verif))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation ora_zeci 0 177 (_component cresc0_2 )
    (_port
      ((En)(e3))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Ora_Zec_In))
      ((PL)(En))
      ((Cr)(e4))
      ((LED)(q4))
    )
    (_use (_entity . cresc0_2)
      (_port
        ((En)(En))
        ((R)(R))
        ((i)(i))
        ((PL)(PL))
        ((CLK)(CLK))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation zi_unit 0 180 (_component cresc0_3_var2 )
    (_port
      ((En)(e4))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Zi_Uni_In))
      ((PL)(En))
      ((verif)(e5))
      ((Cr)(e6))
      ((LED)(q5))
    )
    (_use (_entity . cresc0_3_var2)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((verif)(verif))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation zi_zeci 0 181 (_component cresc0_3_var1 )
    (_port
      ((En)(e5))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Zi_Zec_In))
      ((PL)(En))
      ((Cr)(e6))
      ((LED)(q6))
    )
    (_use (_entity . cresc0_3_var1)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation luna_unit 0 183 (_component cresc0_1_var2 )
    (_port
      ((En)(e6))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Luna_Uni_In))
      ((PL)(En))
      ((verif)(e7))
      ((Cr)(e8))
      ((LED)(q7))
    )
    (_use (_entity . cresc0_1_var2)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((verif)(verif))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation luna_zeci 0 184 (_component cresc0_3_var1 )
    (_port
      ((En)(e7))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Luna_Zec_In))
      ((PL)(En))
      ((Cr)(e8))
      ((LED)(q8))
    )
    (_use (_entity . cresc0_3_var1)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation temp_unit 0 187 (_component generator )
    (_port
      ((mode)(En))
      ((R)(R))
      ((CLK1)(CLK))
      ((LED_G)(q9))
    )
    (_use (_entity . generator)
      (_port
        ((mode)(mode))
        ((R)(R))
        ((CLK1)(CLK1))
        ((LED_G)(LED_G))
      )
    )
  )
  (_instantiation temp_zeci 0 188 (_component generator )
    (_port
      ((mode)(En))
      ((R)(R))
      ((CLK1)(CLK))
      ((LED_G)(q10))
    )
    (_use (_entity . generator)
      (_port
        ((mode)(mode))
        ((R)(R))
        ((CLK1)(CLK1))
        ((LED_G)(LED_G))
      )
    )
  )
  (_instantiation min_afis_unit 0 191 (_component BCD_7_Segmente )
    (_port
      ((A)(q1))
      ((BCD)(Min_Uni_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation min_afis_zeci 0 192 (_component BCD_7_Segmente )
    (_port
      ((A)(q2))
      ((BCD)(Min_Zec_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation ora_afis_unit 0 194 (_component BCD_7_Segmente )
    (_port
      ((A)(q3))
      ((BCD)(Ora_Uni_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation ora_afis_zeci 0 195 (_component BCD_7_Segmente )
    (_port
      ((A)(q4))
      ((BCD)(Ora_Zec_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation zi_afis_unit 0 197 (_component BCD_7_Segmente )
    (_port
      ((A)(q5))
      ((BCD)(Zi_Uni_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation zi_afis_zeci 0 198 (_component BCD_7_Segmente )
    (_port
      ((A)(q6))
      ((BCD)(Zi_Zec_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation luna_afis_unit 0 200 (_component BCD_7_Segmente )
    (_port
      ((A)(q7))
      ((BCD)(Luna_Uni_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation luna_afis_zeci 0 201 (_component BCD_7_Segmente )
    (_port
      ((A)(q8))
      ((BCD)(Luna_Zec_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation temp_afis_unit 0 203 (_component BCD_7_Segmente )
    (_port
      ((A)(q9))
      ((BCD)(Temp_Uni_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation temp_afis_zeci 0 204 (_component BCD_7_Segmente )
    (_port
      ((A)(q10))
      ((BCD)(Temp_Zec_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \21\ (_entity ((i 21)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Min_Zec_In ~std_logic_vector{3~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Min_Uni_In ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Ora_Zec_In ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Ora_Uni_In ~std_logic_vector{3~downto~0}~126 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Zi_Zec_In ~std_logic_vector{3~downto~0}~128 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Zi_Uni_In ~std_logic_vector{3~downto~0}~1210 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1212 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Luna_Zec_In ~std_logic_vector{3~downto~0}~1212 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Luna_Uni_In ~std_logic_vector{3~downto~0}~1214 0 17 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Min_Zec_Out ~std_logic_vector{6~downto~0}~12 0 22 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1216 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Min_Uni_Out ~std_logic_vector{6~downto~0}~1216 0 23 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1218 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Ora_Zec_Out ~std_logic_vector{6~downto~0}~1218 0 24 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1220 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Ora_Uni_Out ~std_logic_vector{6~downto~0}~1220 0 25 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1222 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Zi_Zec_Out ~std_logic_vector{6~downto~0}~1222 0 26 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1224 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Zi_Uni_Out ~std_logic_vector{6~downto~0}~1224 0 27 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Luna_Zec_Out ~std_logic_vector{6~downto~0}~1226 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1228 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Luna_Uni_Out ~std_logic_vector{6~downto~0}~1228 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1230 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Temp_Uni_Out ~std_logic_vector{6~downto~0}~1230 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1232 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Temp_Zec_Out ~std_logic_vector{6~downto~0}~1232 0 31 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 157 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 158 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 168 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal q1 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q2 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q3 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q4 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q5 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q6 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q7 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q8 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q9 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal q10 ~std_logic_vector{3~downto~0}~1366 0 168 (_architecture (_uni ))))
    (_signal (_internal e1 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal e2 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal e3 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal e4 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal e5 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal e6 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal e7 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal e8 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal e9 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal t1 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_signal (_internal t2 ~extieee.std_logic_1164.std_logic 0 169 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavioral 15 -1
  )
)
I 000051 55 9634          1653968241675 behavioral
(_unit VHDL (ms 0 28 (behavioral 0 33 ))
  (_version v33)
  (_time 1653968241675 2022.05.31 06:37:21)
  (_source (\./src/modul_simulare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653957189449)
    (_use )
  )
  (_component
    (fin
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 35 (_entity -1 ((i 21)))))
        (_port (_internal Min_Zec_In ~std_logic_vector{3~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal Min_Uni_In ~std_logic_vector{3~downto~0}~132 0 39 (_entity (_in ))))
        (_port (_internal Ora_Zec_In ~std_logic_vector{3~downto~0}~134 0 40 (_entity (_in ))))
        (_port (_internal Ora_Uni_In ~std_logic_vector{3~downto~0}~136 0 41 (_entity (_in ))))
        (_port (_internal Zi_Zec_In ~std_logic_vector{3~downto~0}~138 0 42 (_entity (_in ))))
        (_port (_internal Zi_Uni_In ~std_logic_vector{3~downto~0}~1310 0 43 (_entity (_in ))))
        (_port (_internal Luna_Zec_In ~std_logic_vector{3~downto~0}~1312 0 44 (_entity (_in ))))
        (_port (_internal Luna_Uni_In ~std_logic_vector{3~downto~0}~1314 0 45 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal Min_Zec_Out ~std_logic_vector{6~downto~0}~13 0 50 (_entity (_out ))))
        (_port (_internal Min_Uni_Out ~std_logic_vector{6~downto~0}~1316 0 51 (_entity (_out ))))
        (_port (_internal Ora_Zec_Out ~std_logic_vector{6~downto~0}~1318 0 52 (_entity (_out ))))
        (_port (_internal Ora_Uni_Out ~std_logic_vector{6~downto~0}~1320 0 53 (_entity (_out ))))
        (_port (_internal Zi_Zec_Out ~std_logic_vector{6~downto~0}~1322 0 54 (_entity (_out ))))
        (_port (_internal Zi_Uni_Out ~std_logic_vector{6~downto~0}~1324 0 55 (_entity (_out ))))
        (_port (_internal Luna_Zec_Out ~std_logic_vector{6~downto~0}~1326 0 56 (_entity (_out ))))
        (_port (_internal Luna_Uni_Out ~std_logic_vector{6~downto~0}~1328 0 57 (_entity (_out ))))
        (_port (_internal Temp_Uni_Out ~std_logic_vector{6~downto~0}~1330 0 58 (_entity (_out ))))
        (_port (_internal Temp_Zec_Out ~std_logic_vector{6~downto~0}~1332 0 59 (_entity (_out ))))
      )
    )
  )
  (_instantiation ust 0 69 (_component fin )
    (_port
      ((Min_Zec_In)(Min_Zec_In))
      ((Min_Uni_In)(Min_Uni_In))
      ((Ora_Zec_In)(Ora_Zec_In))
      ((Ora_Uni_In)(Ora_Uni_In))
      ((Zi_Zec_In)(Zi_Zec_In))
      ((Zi_Uni_In)(Zi_Uni_In))
      ((Luna_Zec_In)(Luna_Zec_In))
      ((Luna_Uni_In)(Luna_Uni_In))
      ((R)(R))
      ((CLK)(CLK))
      ((EN)(EN))
      ((Min_Zec_Out)(Min_Zec_Out))
      ((Min_Uni_Out)(Min_Uni_Out))
      ((Ora_Zec_Out)(Ora_Zec_Out))
      ((Ora_Uni_Out)(Ora_Uni_Out))
      ((Zi_Zec_Out)(Zi_Zec_Out))
      ((Zi_Uni_Out)(Zi_Uni_Out))
      ((Luna_Zec_Out)(Luna_Zec_Out))
      ((Luna_Uni_Out)(Luna_Uni_Out))
      ((Temp_Uni_Out)(Temp_Uni_Out))
      ((Temp_Zec_Out)(Temp_Zec_Out))
    )
    (_use (_entity . fin)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1316 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1318 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1320 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1322 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1324 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1328 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1330 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1332 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Min_Zec_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Min_Uni_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Ora_Zec_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Ora_Uni_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Zi_Zec_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Zi_Uni_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Luna_Zec_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Luna_Uni_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 64 (_architecture (_uni ((i 2))))))
    (_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 64 (_architecture (_uni ((i 2))))))
    (_signal (_internal EN ~extieee.std_logic_1164.std_logic 0 64 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1336 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal Min_Zec_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Min_Uni_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Ora_Zec_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Ora_Uni_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Zi_Zec_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Zi_Uni_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Luna_Zec_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Luna_Uni_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Temp_Uni_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Temp_Zec_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_process
      (ceas(_architecture 0 0 70 (_process (_wait_for)(_target(9))(_read(9)))))
      (line__76(_architecture 1 0 76 (_assignment (_simple)(_alias((EN)(_string \"1"\)))(_target(10)))))
      (line__77(_architecture 2 0 77 (_assignment (_simple)(_alias((R)(_string \"0"\)))(_target(8)))))
      (line__79(_architecture 3 0 79 (_assignment (_simple)(_target(0)))))
      (line__80(_architecture 4 0 80 (_assignment (_simple)(_target(1)))))
      (line__81(_architecture 5 0 81 (_assignment (_simple)(_target(2)))))
      (line__82(_architecture 6 0 82 (_assignment (_simple)(_target(3)))))
      (line__83(_architecture 7 0 83 (_assignment (_simple)(_target(4)))))
      (line__84(_architecture 8 0 84 (_assignment (_simple)(_target(5)))))
      (line__85(_architecture 9 0 85 (_assignment (_simple)(_target(6)))))
      (line__86(_architecture 10 0 86 (_assignment (_simple)(_target(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 3 )
    (2 3 2 3 )
    (2 2 2 3 )
    (2 3 3 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
  )
  (_model . behavioral 11 -1
  )
)
I 000051 55 21998         1653971730841 behavioral
(_unit VHDL (fin 0 6 (behavioral 0 35 ))
  (_version v33)
  (_time 1653971730840 2022.05.31 07:35:30)
  (_source (\./src/final.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653954260724)
    (_use )
  )
  (_component
    (cresc0_9
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 39 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 0 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~13 0 44 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1334 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1334 0 47 (_entity (_out ))))
      )
    )
    (cresc0_5
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 52 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1336 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1336 0 57 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1338 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1338 0 60 (_entity (_out ))))
      )
    )
    (cresc0_3
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 65 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 69 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1340 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1340 0 70 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
        (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1342 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1342 0 74 (_entity (_out ))))
      )
    )
    (cresc0_2
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 106 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 108 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 109 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1352 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1352 0 111 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 112 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 113 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1354 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1354 0 114 (_entity (_out ))))
      )
    )
    (cresc0_3_var2
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 92 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 94 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 95 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 96 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1348 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1348 0 97 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 99 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 100 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1350 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1350 0 101 (_entity (_out ))))
      )
    )
    (cresc0_3_var1
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 79 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 83 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1344 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1344 0 84 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 85 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 86 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1346 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1346 0 87 (_entity (_out ))))
      )
    )
    (cresc0_1_var2
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 132 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 134 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 135 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 136 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1360 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1360 0 137 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 138 (_entity (_in ))))
        (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 139 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 140 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1362 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 13 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1362 0 141 (_entity (_out ))))
      )
    )
    (generator
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 147 (_entity -1 ((i 4)))))
        (_port (_internal mode ~extieee.std_logic_1164.std_logic 0 148 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 149 (_entity (_in ))))
        (_port (_internal CLK1 ~extieee.std_logic_1164.std_logic 0 150 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1364 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 14 )(i 0))))))
        (_port (_internal LED_G ~std_logic_vector{{n-1}~downto~0}~1364 0 151 (_entity (_out ))))
      )
    )
    (BCD_7_Segmente
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 157 (_entity (_in ))))
        (_port (_internal BCD ~std_logic_vector{6~downto~0}~13 0 158 (_entity (_out ))))
      )
    )
  )
  (_instantiation min_unit 0 172 (_component cresc0_9 )
    (_port
      ((En)(En))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Min_Uni_In))
      ((PL)(En))
      ((Cr)(e1))
      ((LED)(q1))
    )
    (_use (_entity . cresc0_9)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation min_zeci 0 173 (_component cresc0_5 )
    (_port
      ((En)(e1))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Min_Zec_In))
      ((PL)(En))
      ((Cr)(e2))
      ((LED)(q2))
    )
    (_use (_entity . cresc0_5)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation ora_unit 0 175 (_component cresc0_3 )
    (_port
      ((En)(e2))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Ora_Uni_In))
      ((PL)(En))
      ((verif)(e3))
      ((Cr)(e4))
      ((LED)(q3))
    )
    (_use (_entity . cresc0_3)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((verif)(verif))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation ora_zeci 0 176 (_component cresc0_2 )
    (_port
      ((En)(e3))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Ora_Zec_In))
      ((PL)(En))
      ((Cr)(e4))
      ((LED)(q4))
    )
    (_use (_entity . cresc0_2)
      (_port
        ((En)(En))
        ((R)(R))
        ((i)(i))
        ((PL)(PL))
        ((CLK)(CLK))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation zi_unit 0 179 (_component cresc0_3_var2 )
    (_port
      ((En)(e4))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Zi_Uni_In))
      ((PL)(En))
      ((verif)(e5))
      ((Cr)(e6))
      ((LED)(q5))
    )
    (_use (_entity . cresc0_3_var2)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((verif)(verif))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation zi_zeci 0 180 (_component cresc0_3_var1 )
    (_port
      ((En)(e5))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Zi_Zec_In))
      ((PL)(En))
      ((Cr)(e6))
      ((LED)(q6))
    )
    (_use (_entity . cresc0_3_var1)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation luna_unit 0 182 (_component cresc0_1_var2 )
    (_port
      ((En)(e6))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Luna_Uni_In))
      ((PL)(En))
      ((verif)(e7))
      ((Cr)(e8))
      ((LED)(q7))
    )
    (_use (_entity . cresc0_1_var2)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((verif)(verif))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation luna_zeci 0 183 (_component cresc0_3_var1 )
    (_port
      ((En)(e7))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Luna_Zec_In))
      ((PL)(En))
      ((Cr)(e8))
      ((LED)(q8))
    )
    (_use (_entity . cresc0_3_var1)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation temp_unit 0 186 (_component generator )
    (_port
      ((mode)(En))
      ((R)(R))
      ((CLK1)(CLK))
      ((LED_G)(q9))
    )
    (_use (_entity . generator)
      (_port
        ((mode)(mode))
        ((R)(R))
        ((CLK1)(CLK1))
        ((LED_G)(LED_G))
      )
    )
  )
  (_instantiation temp_zeci 0 187 (_component generator )
    (_port
      ((mode)(En))
      ((R)(R))
      ((CLK1)(CLK))
      ((LED_G)(q10))
    )
    (_use (_entity . generator)
      (_port
        ((mode)(mode))
        ((R)(R))
        ((CLK1)(CLK1))
        ((LED_G)(LED_G))
      )
    )
  )
  (_instantiation min_afis_unit 0 190 (_component BCD_7_Segmente )
    (_port
      ((A)(q1))
      ((BCD)(Min_Uni_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation min_afis_zeci 0 191 (_component BCD_7_Segmente )
    (_port
      ((A)(q2))
      ((BCD)(Min_Zec_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation ora_afis_unit 0 193 (_component BCD_7_Segmente )
    (_port
      ((A)(q3))
      ((BCD)(Ora_Uni_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation ora_afis_zeci 0 194 (_component BCD_7_Segmente )
    (_port
      ((A)(q4))
      ((BCD)(Ora_Zec_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation zi_afis_unit 0 196 (_component BCD_7_Segmente )
    (_port
      ((A)(q5))
      ((BCD)(Zi_Uni_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation zi_afis_zeci 0 197 (_component BCD_7_Segmente )
    (_port
      ((A)(q6))
      ((BCD)(Zi_Zec_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation luna_afis_unit 0 199 (_component BCD_7_Segmente )
    (_port
      ((A)(q7))
      ((BCD)(Luna_Uni_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation luna_afis_zeci 0 200 (_component BCD_7_Segmente )
    (_port
      ((A)(q8))
      ((BCD)(Luna_Zec_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation temp_afis_unit 0 202 (_component BCD_7_Segmente )
    (_port
      ((A)(q9))
      ((BCD)(Temp_Uni_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation temp_afis_zeci 0 203 (_component BCD_7_Segmente )
    (_port
      ((A)(q10))
      ((BCD)(Temp_Zec_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \21\ (_entity ((i 21)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Min_Zec_In ~std_logic_vector{3~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Min_Uni_In ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Ora_Zec_In ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Ora_Uni_In ~std_logic_vector{3~downto~0}~126 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Zi_Zec_In ~std_logic_vector{3~downto~0}~128 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Zi_Uni_In ~std_logic_vector{3~downto~0}~1210 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1212 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Luna_Zec_In ~std_logic_vector{3~downto~0}~1212 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Luna_Uni_In ~std_logic_vector{3~downto~0}~1214 0 17 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Min_Zec_Out ~std_logic_vector{6~downto~0}~12 0 22 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1216 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Min_Uni_Out ~std_logic_vector{6~downto~0}~1216 0 23 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1218 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Ora_Zec_Out ~std_logic_vector{6~downto~0}~1218 0 24 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1220 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Ora_Uni_Out ~std_logic_vector{6~downto~0}~1220 0 25 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1222 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Zi_Zec_Out ~std_logic_vector{6~downto~0}~1222 0 26 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1224 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Zi_Uni_Out ~std_logic_vector{6~downto~0}~1224 0 27 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Luna_Zec_Out ~std_logic_vector{6~downto~0}~1226 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1228 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Luna_Uni_Out ~std_logic_vector{6~downto~0}~1228 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1230 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Temp_Uni_Out ~std_logic_vector{6~downto~0}~1230 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1232 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Temp_Zec_Out ~std_logic_vector{6~downto~0}~1232 0 31 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 157 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 158 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 167 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal q1 ~std_logic_vector{3~downto~0}~1366 0 167 (_architecture (_uni ))))
    (_signal (_internal q2 ~std_logic_vector{3~downto~0}~1366 0 167 (_architecture (_uni ))))
    (_signal (_internal q3 ~std_logic_vector{3~downto~0}~1366 0 167 (_architecture (_uni ))))
    (_signal (_internal q4 ~std_logic_vector{3~downto~0}~1366 0 167 (_architecture (_uni ))))
    (_signal (_internal q5 ~std_logic_vector{3~downto~0}~1366 0 167 (_architecture (_uni ))))
    (_signal (_internal q6 ~std_logic_vector{3~downto~0}~1366 0 167 (_architecture (_uni ))))
    (_signal (_internal q7 ~std_logic_vector{3~downto~0}~1366 0 167 (_architecture (_uni ))))
    (_signal (_internal q8 ~std_logic_vector{3~downto~0}~1366 0 167 (_architecture (_uni ))))
    (_signal (_internal q9 ~std_logic_vector{3~downto~0}~1366 0 167 (_architecture (_uni ))))
    (_signal (_internal q10 ~std_logic_vector{3~downto~0}~1366 0 167 (_architecture (_uni ))))
    (_signal (_internal e1 ~extieee.std_logic_1164.std_logic 0 168 (_architecture (_uni ))))
    (_signal (_internal e2 ~extieee.std_logic_1164.std_logic 0 168 (_architecture (_uni ))))
    (_signal (_internal e3 ~extieee.std_logic_1164.std_logic 0 168 (_architecture (_uni ))))
    (_signal (_internal e4 ~extieee.std_logic_1164.std_logic 0 168 (_architecture (_uni ))))
    (_signal (_internal e5 ~extieee.std_logic_1164.std_logic 0 168 (_architecture (_uni ))))
    (_signal (_internal e6 ~extieee.std_logic_1164.std_logic 0 168 (_architecture (_uni ))))
    (_signal (_internal e7 ~extieee.std_logic_1164.std_logic 0 168 (_architecture (_uni ))))
    (_signal (_internal e8 ~extieee.std_logic_1164.std_logic 0 168 (_architecture (_uni ))))
    (_signal (_internal t1 ~extieee.std_logic_1164.std_logic 0 168 (_architecture (_uni ))))
    (_signal (_internal t2 ~extieee.std_logic_1164.std_logic 0 168 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavioral 15 -1
  )
)
V 000051 55 2416          1653972284255 Behavioral
(_unit VHDL (cresc0_9 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653972284254 2022.05.31 07:44:44)
  (_source (\./src/numarator0_9.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946554901)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(7)(5))(_sensitivity(1)(2)(0))(_read(7)(4)(3)))))
      (line__39(_architecture 1 0 39 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
V 000051 55 2416          1653972284363 Behavioral
(_unit VHDL (cresc0_5 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653972284363 2022.05.31 07:44:44)
  (_source (\./src/Numarator0_5.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946574000)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(5)(7))(_sensitivity(1)(2)(0))(_read(3)(4)(7)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
V 000051 55 2538          1653972284474 Behavioral
(_unit VHDL (cresc0_3 0 6 (behavioral 0 20 ))
  (_version v33)
  (_time 1653972284473 2022.05.31 07:44:44)
  (_source (\./src/Numarator0_3.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946686617)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 21 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 23 (_process (_simple)(_target(6)(8))(_sensitivity(2)(1)(0))(_read(5)(4)(3)(8)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(7))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
V 000051 55 2500          1653972284576 Behavioral
(_unit VHDL (cresc0_3_var1 1 6 (behavioral 1 19 ))
  (_version v33)
  (_time 1653972284575 2022.05.31 07:44:44)
  (_source (\./src/Numarator0_5.vhd\(\./src/Numarator0_3_var1.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653952123795)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 1 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 1 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 1 22 (_process (_simple)(_target(5)(7))(_sensitivity(0)(1)(2))(_read(4)(3)(7)))))
      (line__38(_architecture 1 1 38 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (3 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
  )
  (_model . Behavioral 6 -1
  )
)
V 000051 55 2532          1653972284677 Behavioral
(_unit VHDL (cresc0_3_var2 0 6 (behavioral 0 20 ))
  (_version v33)
  (_time 1653972284676 2022.05.31 07:44:44)
  (_source (\./src/numarator0_3_var2.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653948086419)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 21 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 23 (_process (_simple)(_target(8)(6))(_sensitivity(0)(1)(2))(_read(8)(4)(5)(3)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(7))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
V 000051 55 2413          1653972284777 Behavioral
(_unit VHDL (cresc0_2 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653972284776 2022.05.31 07:44:44)
  (_source (\./src/Numarator0_2.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946719777)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(7))(_sensitivity(0)(1)(4))(_read(3)(2)(7)))))
      (line__37(_architecture 1 0 37 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
V 000051 55 2416          1653972284878 Behavioral
(_unit VHDL (cresc0_1 0 6 (behavioral 0 19 ))
  (_version v33)
  (_time 1653972284877 2022.05.31 07:44:44)
  (_source (\./src/Numarator0_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653946734682)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 0 20 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 0 22 (_process (_simple)(_target(7)(5))(_sensitivity(0)(2)(1))(_read(7)(4)(3)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_target(6))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
V 000051 55 2587          1653972284981 Behavioral
(_unit VHDL (cresc0_1_var2 1 6 (behavioral 1 20 ))
  (_version v33)
  (_time 1653972284980 2022.05.31 07:44:44)
  (_source (\./src/Numarator0_3_var3.vhd\(\./src/Numarator0_1_var2.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653950772538)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal En ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~12 0 12 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~122 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 1 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{{n-1}~downto~0}~13 1 21 (_architecture (_uni (_code 5)))))
    (_process
      (nr(_architecture 0 1 23 (_process (_simple)(_target(6)(8))(_sensitivity(0)(2)(1))(_read(4)(3)(5)(8)))))
      (line__38(_architecture 1 1 38 (_assignment (_simple)(_target(7))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 6 -1
  )
)
V 000051 55 2223          1653972285087 Behavioral
(_unit VHDL (generator 0 6 (behavioral 0 15 ))
  (_version v33)
  (_time 1653972285086 2022.05.31 07:44:45)
  (_source (\./src/temperatura.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653952602346)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \4\ (_entity ((i 4)))))
    (_port (_internal mode ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLK1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal LED_G ~std_logic_vector{{n-1}~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_signal (_internal temp ~std_logic_vector{{n-1}~downto~0}~13 0 16 (_architecture (_uni (_string \"0001"\)))))
    (_signal (_internal i ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{{n-1}{{n-2}~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
    (_process
      (gn(_architecture 0 0 19 (_process (_simple)(_target(4)(5))(_sensitivity(0)(1)(2))(_read(4(_range 5))(4(0))(4(_index 6))(5)))))
      (line__28(_architecture 1 0 28 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 3 )
  )
  (_model . Behavioral 7 -1
  )
)
V 000051 55 1660          1653972285192 behavioral
(_unit VHDL (bcd_7_segmente 0 32 (behavioral 0 9 ))
  (_version v33)
  (_time 1653972285192 2022.05.31 07:44:45)
  (_source (\./src/BCD_7segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652307182434)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal BCD ~std_logic_vector{6~downto~0}~12 0 34 (_entity (_out ))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 )
    (3 2 2 3 3 3 3 )
    (2 2 3 2 2 3 2 )
    (2 2 2 2 3 3 2 )
    (3 2 2 3 3 2 2 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 2 2 2 )
    (2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 )
    (3 3 3 3 3 3 3 )
  )
  (_model . behavioral 1 -1
  )
)
I 000051 55 21998         1653972285302 behavioral
(_unit VHDL (fin 0 6 (behavioral 0 35 ))
  (_version v33)
  (_time 1653972285301 2022.05.31 07:44:45)
  (_source (\./src/final.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653954260724)
    (_use )
  )
  (_component
    (cresc0_9
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 39 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 0 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~13 0 44 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1334 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1334 0 47 (_entity (_out ))))
      )
    )
    (cresc0_5
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 52 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1336 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1336 0 57 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1338 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1338 0 60 (_entity (_out ))))
      )
    )
    (cresc0_3
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 65 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 69 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1340 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1340 0 70 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
        (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1342 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1342 0 74 (_entity (_out ))))
      )
    )
    (cresc0_2
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 106 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 108 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 109 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1352 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1352 0 111 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 112 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 113 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1354 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1354 0 114 (_entity (_out ))))
      )
    )
    (cresc0_3_var2
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 92 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 94 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 95 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 96 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1348 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1348 0 97 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 99 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 100 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1350 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1350 0 101 (_entity (_out ))))
      )
    )
    (cresc0_3_var1
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 79 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 83 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1344 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1344 0 84 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 85 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 86 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1346 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1346 0 87 (_entity (_out ))))
      )
    )
    (cresc0_1_var2
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 132 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 134 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 135 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 136 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1360 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1360 0 137 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 138 (_entity (_in ))))
        (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 139 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 140 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1362 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 13 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1362 0 141 (_entity (_out ))))
      )
    )
    (generator
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 147 (_entity -1 ((i 4)))))
        (_port (_internal mode ~extieee.std_logic_1164.std_logic 0 148 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 149 (_entity (_in ))))
        (_port (_internal CLK1 ~extieee.std_logic_1164.std_logic 0 150 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1364 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 14 )(i 0))))))
        (_port (_internal LED_G ~std_logic_vector{{n-1}~downto~0}~1364 0 151 (_entity (_out ))))
      )
    )
    (BCD_7_Segmente
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 157 (_entity (_in ))))
        (_port (_internal BCD ~std_logic_vector{6~downto~0}~13 0 158 (_entity (_out ))))
      )
    )
  )
  (_instantiation min_unit 0 172 (_component cresc0_9 )
    (_port
      ((En)(En))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Min_Uni_In))
      ((PL)(En))
      ((Cr)(e1))
      ((LED)(q1))
    )
    (_use (_entity . cresc0_9)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation min_zeci 0 173 (_component cresc0_5 )
    (_port
      ((En)(e1))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Min_Zec_In))
      ((PL)(En))
      ((Cr)(e2))
      ((LED)(q2))
    )
    (_use (_entity . cresc0_5)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation ora_unit 0 175 (_component cresc0_3 )
    (_port
      ((En)(e2))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Ora_Uni_In))
      ((PL)(En))
      ((verif)(e3))
      ((Cr)(e4))
      ((LED)(q3))
    )
    (_use (_entity . cresc0_3)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((verif)(verif))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation ora_zeci 0 176 (_component cresc0_2 )
    (_port
      ((En)(e3))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Ora_Zec_In))
      ((PL)(En))
      ((Cr)(e4))
      ((LED)(q4))
    )
    (_use (_entity . cresc0_2)
      (_port
        ((En)(En))
        ((R)(R))
        ((i)(i))
        ((PL)(PL))
        ((CLK)(CLK))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation zi_unit 0 179 (_component cresc0_3_var2 )
    (_port
      ((En)(e4))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Zi_Uni_In))
      ((PL)(En))
      ((verif)(e5))
      ((Cr)(e6))
      ((LED)(q5))
    )
    (_use (_entity . cresc0_3_var2)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((verif)(verif))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation zi_zeci 0 180 (_component cresc0_3_var1 )
    (_port
      ((En)(e5))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Zi_Zec_In))
      ((PL)(En))
      ((Cr)(e6))
      ((LED)(q6))
    )
    (_use (_entity . cresc0_3_var1)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation luna_unit 0 182 (_component cresc0_1_var2 )
    (_port
      ((En)(e6))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Luna_Uni_In))
      ((PL)(En))
      ((verif)(e7))
      ((Cr)(e8))
      ((LED)(q7))
    )
    (_use (_entity . cresc0_1_var2)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((verif)(verif))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation luna_zeci 0 183 (_component cresc0_3_var1 )
    (_port
      ((En)(e7))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Luna_Zec_In))
      ((PL)(En))
      ((Cr)(e8))
      ((LED)(q8))
    )
    (_use (_entity . cresc0_3_var1)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation temp_unit 0 186 (_component generator )
    (_port
      ((mode)(En))
      ((R)(R))
      ((CLK1)(CLK))
      ((LED_G)(q9))
    )
    (_use (_entity . generator)
      (_port
        ((mode)(mode))
        ((R)(R))
        ((CLK1)(CLK1))
        ((LED_G)(LED_G))
      )
    )
  )
  (_instantiation temp_zeci 0 187 (_component generator )
    (_port
      ((mode)(En))
      ((R)(R))
      ((CLK1)(CLK))
      ((LED_G)(q10))
    )
    (_use (_entity . generator)
      (_port
        ((mode)(mode))
        ((R)(R))
        ((CLK1)(CLK1))
        ((LED_G)(LED_G))
      )
    )
  )
  (_instantiation min_afis_unit 0 190 (_component BCD_7_Segmente )
    (_port
      ((A)(q1))
      ((BCD)(Min_Uni_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation min_afis_zeci 0 191 (_component BCD_7_Segmente )
    (_port
      ((A)(q2))
      ((BCD)(Min_Zec_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation ora_afis_unit 0 193 (_component BCD_7_Segmente )
    (_port
      ((A)(q3))
      ((BCD)(Ora_Uni_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation ora_afis_zeci 0 194 (_component BCD_7_Segmente )
    (_port
      ((A)(q4))
      ((BCD)(Ora_Zec_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation zi_afis_unit 0 196 (_component BCD_7_Segmente )
    (_port
      ((A)(q5))
      ((BCD)(Zi_Uni_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation zi_afis_zeci 0 197 (_component BCD_7_Segmente )
    (_port
      ((A)(q6))
      ((BCD)(Zi_Zec_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation luna_afis_unit 0 199 (_component BCD_7_Segmente )
    (_port
      ((A)(q7))
      ((BCD)(Luna_Uni_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation luna_afis_zeci 0 200 (_component BCD_7_Segmente )
    (_port
      ((A)(q8))
      ((BCD)(Luna_Zec_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation temp_afis_unit 0 202 (_component BCD_7_Segmente )
    (_port
      ((A)(q9))
      ((BCD)(Temp_Uni_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation temp_afis_zeci 0 203 (_component BCD_7_Segmente )
    (_port
      ((A)(q10))
      ((BCD)(Temp_Zec_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \21\ (_entity ((i 21)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Min_Zec_In ~std_logic_vector{3~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Min_Uni_In ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Ora_Zec_In ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Ora_Uni_In ~std_logic_vector{3~downto~0}~126 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Zi_Zec_In ~std_logic_vector{3~downto~0}~128 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Zi_Uni_In ~std_logic_vector{3~downto~0}~1210 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1212 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Luna_Zec_In ~std_logic_vector{3~downto~0}~1212 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Luna_Uni_In ~std_logic_vector{3~downto~0}~1214 0 17 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Min_Zec_Out ~std_logic_vector{6~downto~0}~12 0 22 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1216 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Min_Uni_Out ~std_logic_vector{6~downto~0}~1216 0 23 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1218 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Ora_Zec_Out ~std_logic_vector{6~downto~0}~1218 0 24 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1220 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Ora_Uni_Out ~std_logic_vector{6~downto~0}~1220 0 25 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1222 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Zi_Zec_Out ~std_logic_vector{6~downto~0}~1222 0 26 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1224 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Zi_Uni_Out ~std_logic_vector{6~downto~0}~1224 0 27 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Luna_Zec_Out ~std_logic_vector{6~downto~0}~1226 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1228 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Luna_Uni_Out ~std_logic_vector{6~downto~0}~1228 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1230 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Temp_Uni_Out ~std_logic_vector{6~downto~0}~1230 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1232 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Temp_Zec_Out ~std_logic_vector{6~downto~0}~1232 0 31 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 157 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 158 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 167 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal q1 ~std_logic_vector{3~downto~0}~1366 0 167 (_architecture (_uni ))))
    (_signal (_internal q2 ~std_logic_vector{3~downto~0}~1366 0 167 (_architecture (_uni ))))
    (_signal (_internal q3 ~std_logic_vector{3~downto~0}~1366 0 167 (_architecture (_uni ))))
    (_signal (_internal q4 ~std_logic_vector{3~downto~0}~1366 0 167 (_architecture (_uni ))))
    (_signal (_internal q5 ~std_logic_vector{3~downto~0}~1366 0 167 (_architecture (_uni ))))
    (_signal (_internal q6 ~std_logic_vector{3~downto~0}~1366 0 167 (_architecture (_uni ))))
    (_signal (_internal q7 ~std_logic_vector{3~downto~0}~1366 0 167 (_architecture (_uni ))))
    (_signal (_internal q8 ~std_logic_vector{3~downto~0}~1366 0 167 (_architecture (_uni ))))
    (_signal (_internal q9 ~std_logic_vector{3~downto~0}~1366 0 167 (_architecture (_uni ))))
    (_signal (_internal q10 ~std_logic_vector{3~downto~0}~1366 0 167 (_architecture (_uni ))))
    (_signal (_internal e1 ~extieee.std_logic_1164.std_logic 0 168 (_architecture (_uni ))))
    (_signal (_internal e2 ~extieee.std_logic_1164.std_logic 0 168 (_architecture (_uni ))))
    (_signal (_internal e3 ~extieee.std_logic_1164.std_logic 0 168 (_architecture (_uni ))))
    (_signal (_internal e4 ~extieee.std_logic_1164.std_logic 0 168 (_architecture (_uni ))))
    (_signal (_internal e5 ~extieee.std_logic_1164.std_logic 0 168 (_architecture (_uni ))))
    (_signal (_internal e6 ~extieee.std_logic_1164.std_logic 0 168 (_architecture (_uni ))))
    (_signal (_internal e7 ~extieee.std_logic_1164.std_logic 0 168 (_architecture (_uni ))))
    (_signal (_internal e8 ~extieee.std_logic_1164.std_logic 0 168 (_architecture (_uni ))))
    (_signal (_internal t1 ~extieee.std_logic_1164.std_logic 0 168 (_architecture (_uni ))))
    (_signal (_internal t2 ~extieee.std_logic_1164.std_logic 0 168 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavioral 15 -1
  )
)
I 000051 55 9634          1653972285405 behavioral
(_unit VHDL (ms 0 28 (behavioral 0 33 ))
  (_version v33)
  (_time 1653972285404 2022.05.31 07:44:45)
  (_source (\./src/modul_simulare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653957189449)
    (_use )
  )
  (_component
    (fin
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 35 (_entity -1 ((i 21)))))
        (_port (_internal Min_Zec_In ~std_logic_vector{3~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal Min_Uni_In ~std_logic_vector{3~downto~0}~132 0 39 (_entity (_in ))))
        (_port (_internal Ora_Zec_In ~std_logic_vector{3~downto~0}~134 0 40 (_entity (_in ))))
        (_port (_internal Ora_Uni_In ~std_logic_vector{3~downto~0}~136 0 41 (_entity (_in ))))
        (_port (_internal Zi_Zec_In ~std_logic_vector{3~downto~0}~138 0 42 (_entity (_in ))))
        (_port (_internal Zi_Uni_In ~std_logic_vector{3~downto~0}~1310 0 43 (_entity (_in ))))
        (_port (_internal Luna_Zec_In ~std_logic_vector{3~downto~0}~1312 0 44 (_entity (_in ))))
        (_port (_internal Luna_Uni_In ~std_logic_vector{3~downto~0}~1314 0 45 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal Min_Zec_Out ~std_logic_vector{6~downto~0}~13 0 50 (_entity (_out ))))
        (_port (_internal Min_Uni_Out ~std_logic_vector{6~downto~0}~1316 0 51 (_entity (_out ))))
        (_port (_internal Ora_Zec_Out ~std_logic_vector{6~downto~0}~1318 0 52 (_entity (_out ))))
        (_port (_internal Ora_Uni_Out ~std_logic_vector{6~downto~0}~1320 0 53 (_entity (_out ))))
        (_port (_internal Zi_Zec_Out ~std_logic_vector{6~downto~0}~1322 0 54 (_entity (_out ))))
        (_port (_internal Zi_Uni_Out ~std_logic_vector{6~downto~0}~1324 0 55 (_entity (_out ))))
        (_port (_internal Luna_Zec_Out ~std_logic_vector{6~downto~0}~1326 0 56 (_entity (_out ))))
        (_port (_internal Luna_Uni_Out ~std_logic_vector{6~downto~0}~1328 0 57 (_entity (_out ))))
        (_port (_internal Temp_Uni_Out ~std_logic_vector{6~downto~0}~1330 0 58 (_entity (_out ))))
        (_port (_internal Temp_Zec_Out ~std_logic_vector{6~downto~0}~1332 0 59 (_entity (_out ))))
      )
    )
  )
  (_instantiation ust 0 69 (_component fin )
    (_port
      ((Min_Zec_In)(Min_Zec_In))
      ((Min_Uni_In)(Min_Uni_In))
      ((Ora_Zec_In)(Ora_Zec_In))
      ((Ora_Uni_In)(Ora_Uni_In))
      ((Zi_Zec_In)(Zi_Zec_In))
      ((Zi_Uni_In)(Zi_Uni_In))
      ((Luna_Zec_In)(Luna_Zec_In))
      ((Luna_Uni_In)(Luna_Uni_In))
      ((R)(R))
      ((CLK)(CLK))
      ((EN)(EN))
      ((Min_Zec_Out)(Min_Zec_Out))
      ((Min_Uni_Out)(Min_Uni_Out))
      ((Ora_Zec_Out)(Ora_Zec_Out))
      ((Ora_Uni_Out)(Ora_Uni_Out))
      ((Zi_Zec_Out)(Zi_Zec_Out))
      ((Zi_Uni_Out)(Zi_Uni_Out))
      ((Luna_Zec_Out)(Luna_Zec_Out))
      ((Luna_Uni_Out)(Luna_Uni_Out))
      ((Temp_Uni_Out)(Temp_Uni_Out))
      ((Temp_Zec_Out)(Temp_Zec_Out))
    )
    (_use (_entity . fin)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1316 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1318 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1320 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1322 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1324 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1328 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1330 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1332 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Min_Zec_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Min_Uni_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Ora_Zec_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Ora_Uni_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Zi_Zec_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Zi_Uni_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Luna_Zec_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Luna_Uni_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 64 (_architecture (_uni ((i 2))))))
    (_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 64 (_architecture (_uni ((i 2))))))
    (_signal (_internal EN ~extieee.std_logic_1164.std_logic 0 64 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1336 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal Min_Zec_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Min_Uni_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Ora_Zec_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Ora_Uni_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Zi_Zec_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Zi_Uni_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Luna_Zec_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Luna_Uni_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Temp_Uni_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Temp_Zec_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_process
      (ceas(_architecture 0 0 70 (_process (_wait_for)(_target(9))(_read(9)))))
      (line__76(_architecture 1 0 76 (_assignment (_simple)(_alias((EN)(_string \"1"\)))(_target(10)))))
      (line__77(_architecture 2 0 77 (_assignment (_simple)(_alias((R)(_string \"0"\)))(_target(8)))))
      (line__79(_architecture 3 0 79 (_assignment (_simple)(_target(0)))))
      (line__80(_architecture 4 0 80 (_assignment (_simple)(_target(1)))))
      (line__81(_architecture 5 0 81 (_assignment (_simple)(_target(2)))))
      (line__82(_architecture 6 0 82 (_assignment (_simple)(_target(3)))))
      (line__83(_architecture 7 0 83 (_assignment (_simple)(_target(4)))))
      (line__84(_architecture 8 0 84 (_assignment (_simple)(_target(5)))))
      (line__85(_architecture 9 0 85 (_assignment (_simple)(_target(6)))))
      (line__86(_architecture 10 0 86 (_assignment (_simple)(_target(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 3 )
    (2 3 2 3 )
    (2 2 2 3 )
    (2 3 3 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
  )
  (_model . behavioral 11 -1
  )
)
V 000051 55 21998         1653973869980 behavioral
(_unit VHDL (fin 0 6 (behavioral 0 35 ))
  (_version v33)
  (_time 1653973869980 2022.05.31 08:11:09)
  (_source (\./src/final.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653954260724)
    (_use )
  )
  (_component
    (cresc0_9
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 39 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 0 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~13 0 44 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1334 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1334 0 47 (_entity (_out ))))
      )
    )
    (cresc0_5
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 52 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1336 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1336 0 57 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1338 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1338 0 60 (_entity (_out ))))
      )
    )
    (cresc0_3
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 65 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 69 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1340 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1340 0 70 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
        (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1342 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1342 0 74 (_entity (_out ))))
      )
    )
    (cresc0_2
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 106 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 108 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 109 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1352 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1352 0 111 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 112 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 113 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1354 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 7 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1354 0 114 (_entity (_out ))))
      )
    )
    (cresc0_3_var2
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 92 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 94 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 95 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 96 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1348 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1348 0 97 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 99 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 100 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1350 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1350 0 101 (_entity (_out ))))
      )
    )
    (cresc0_3_var1
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 79 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 83 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1344 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1344 0 84 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 85 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 86 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1346 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1346 0 87 (_entity (_out ))))
      )
    )
    (cresc0_1_var2
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 132 (_entity -1 ((i 4)))))
        (_port (_internal En ~extieee.std_logic_1164.std_logic 0 134 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 135 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 136 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1360 0 137 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal i ~std_logic_vector{{n-1}~downto~0}~1360 0 137 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 138 (_entity (_in ))))
        (_port (_internal verif ~extieee.std_logic_1164.std_logic 0 139 (_entity (_in ))))
        (_port (_internal Cr ~extieee.std_logic_1164.std_logic 0 140 (_entity (_out ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1362 0 141 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 13 )(i 0))))))
        (_port (_internal LED ~std_logic_vector{{n-1}~downto~0}~1362 0 141 (_entity (_out ))))
      )
    )
    (generator
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 147 (_entity -1 ((i 4)))))
        (_port (_internal mode ~extieee.std_logic_1164.std_logic 0 148 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 149 (_entity (_in ))))
        (_port (_internal CLK1 ~extieee.std_logic_1164.std_logic 0 150 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{n-1}~downto~0}~1364 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 14 )(i 0))))))
        (_port (_internal LED_G ~std_logic_vector{{n-1}~downto~0}~1364 0 151 (_entity (_out ))))
      )
    )
    (BCD_7_Segmente
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 157 (_entity (_in ))))
        (_port (_internal BCD ~std_logic_vector{6~downto~0}~13 0 158 (_entity (_out ))))
      )
    )
  )
  (_instantiation min_unit 0 172 (_component cresc0_9 )
    (_port
      ((En)(En))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Min_Uni_In))
      ((PL)(En))
      ((Cr)(e1))
      ((LED)(q1))
    )
    (_use (_entity . cresc0_9)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation min_zeci 0 173 (_component cresc0_5 )
    (_port
      ((En)(e1))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Min_Zec_In))
      ((PL)(En))
      ((Cr)(e2))
      ((LED)(q2))
    )
    (_use (_entity . cresc0_5)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation ora_unit 0 175 (_component cresc0_3 )
    (_port
      ((En)(e2))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Ora_Uni_In))
      ((PL)(En))
      ((verif)(e3))
      ((Cr)(e4))
      ((LED)(q3))
    )
    (_use (_entity . cresc0_3)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((verif)(verif))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation ora_zeci 0 176 (_component cresc0_2 )
    (_port
      ((En)(e3))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Ora_Zec_In))
      ((PL)(En))
      ((Cr)(e4))
      ((LED)(q4))
    )
    (_use (_entity . cresc0_2)
      (_port
        ((En)(En))
        ((R)(R))
        ((i)(i))
        ((PL)(PL))
        ((CLK)(CLK))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation zi_unit 0 179 (_component cresc0_3_var2 )
    (_port
      ((En)(e4))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Zi_Uni_In))
      ((PL)(En))
      ((verif)(e5))
      ((Cr)(e6))
      ((LED)(q5))
    )
    (_use (_entity . cresc0_3_var2)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((verif)(verif))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation zi_zeci 0 180 (_component cresc0_3_var1 )
    (_port
      ((En)(e5))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Zi_Zec_In))
      ((PL)(En))
      ((Cr)(e6))
      ((LED)(q6))
    )
    (_use (_entity . cresc0_3_var1)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation luna_unit 0 182 (_component cresc0_1_var2 )
    (_port
      ((En)(e6))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Luna_Uni_In))
      ((PL)(En))
      ((verif)(e7))
      ((Cr)(e8))
      ((LED)(q7))
    )
    (_use (_entity . cresc0_1_var2)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((verif)(verif))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation luna_zeci 0 183 (_component cresc0_3_var1 )
    (_port
      ((En)(e7))
      ((R)(R))
      ((CLK)(CLK))
      ((i)(Luna_Zec_In))
      ((PL)(En))
      ((Cr)(e8))
      ((LED)(q8))
    )
    (_use (_entity . cresc0_3_var1)
      (_port
        ((En)(En))
        ((R)(R))
        ((CLK)(CLK))
        ((i)(i))
        ((PL)(PL))
        ((Cr)(Cr))
        ((LED)(LED))
      )
    )
  )
  (_instantiation temp_unit 0 186 (_component generator )
    (_port
      ((mode)(En))
      ((R)(R))
      ((CLK1)(CLK))
      ((LED_G)(q9))
    )
    (_use (_entity . generator)
      (_port
        ((mode)(mode))
        ((R)(R))
        ((CLK1)(CLK1))
        ((LED_G)(LED_G))
      )
    )
  )
  (_instantiation temp_zeci 0 187 (_component generator )
    (_port
      ((mode)(En))
      ((R)(R))
      ((CLK1)(CLK))
      ((LED_G)(q10))
    )
    (_use (_entity . generator)
      (_port
        ((mode)(mode))
        ((R)(R))
        ((CLK1)(CLK1))
        ((LED_G)(LED_G))
      )
    )
  )
  (_instantiation min_afis_unit 0 190 (_component BCD_7_Segmente )
    (_port
      ((A)(q1))
      ((BCD)(Min_Uni_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation min_afis_zeci 0 191 (_component BCD_7_Segmente )
    (_port
      ((A)(q2))
      ((BCD)(Min_Zec_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation ora_afis_unit 0 193 (_component BCD_7_Segmente )
    (_port
      ((A)(q3))
      ((BCD)(Ora_Uni_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation ora_afis_zeci 0 194 (_component BCD_7_Segmente )
    (_port
      ((A)(q4))
      ((BCD)(Ora_Zec_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation zi_afis_unit 0 196 (_component BCD_7_Segmente )
    (_port
      ((A)(q5))
      ((BCD)(Zi_Uni_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation zi_afis_zeci 0 197 (_component BCD_7_Segmente )
    (_port
      ((A)(q6))
      ((BCD)(Zi_Zec_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation luna_afis_unit 0 199 (_component BCD_7_Segmente )
    (_port
      ((A)(q7))
      ((BCD)(Luna_Uni_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation luna_afis_zeci 0 200 (_component BCD_7_Segmente )
    (_port
      ((A)(q8))
      ((BCD)(Luna_Zec_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation temp_afis_unit 0 202 (_component BCD_7_Segmente )
    (_port
      ((A)(q9))
      ((BCD)(Temp_Uni_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_instantiation temp_afis_zeci 0 203 (_component BCD_7_Segmente )
    (_port
      ((A)(q10))
      ((BCD)(Temp_Zec_Out))
    )
    (_use (_entity . bcd_7_segmente)
    )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 7 \21\ (_entity ((i 21)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Min_Zec_In ~std_logic_vector{3~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Min_Uni_In ~std_logic_vector{3~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Ora_Zec_In ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Ora_Uni_In ~std_logic_vector{3~downto~0}~126 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Zi_Zec_In ~std_logic_vector{3~downto~0}~128 0 14 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Zi_Uni_In ~std_logic_vector{3~downto~0}~1210 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1212 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Luna_Zec_In ~std_logic_vector{3~downto~0}~1212 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Luna_Uni_In ~std_logic_vector{3~downto~0}~1214 0 17 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Min_Zec_Out ~std_logic_vector{6~downto~0}~12 0 22 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1216 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Min_Uni_Out ~std_logic_vector{6~downto~0}~1216 0 23 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1218 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Ora_Zec_Out ~std_logic_vector{6~downto~0}~1218 0 24 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1220 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Ora_Uni_Out ~std_logic_vector{6~downto~0}~1220 0 25 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1222 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Zi_Zec_Out ~std_logic_vector{6~downto~0}~1222 0 26 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1224 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Zi_Uni_Out ~std_logic_vector{6~downto~0}~1224 0 27 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1226 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Luna_Zec_Out ~std_logic_vector{6~downto~0}~1226 0 28 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1228 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Luna_Uni_Out ~std_logic_vector{6~downto~0}~1228 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1230 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Temp_Uni_Out ~std_logic_vector{6~downto~0}~1230 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1232 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Temp_Zec_Out ~std_logic_vector{6~downto~0}~1232 0 31 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 157 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 158 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 167 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal q1 ~std_logic_vector{3~downto~0}~1366 0 167 (_architecture (_uni ))))
    (_signal (_internal q2 ~std_logic_vector{3~downto~0}~1366 0 167 (_architecture (_uni ))))
    (_signal (_internal q3 ~std_logic_vector{3~downto~0}~1366 0 167 (_architecture (_uni ))))
    (_signal (_internal q4 ~std_logic_vector{3~downto~0}~1366 0 167 (_architecture (_uni ))))
    (_signal (_internal q5 ~std_logic_vector{3~downto~0}~1366 0 167 (_architecture (_uni ))))
    (_signal (_internal q6 ~std_logic_vector{3~downto~0}~1366 0 167 (_architecture (_uni ))))
    (_signal (_internal q7 ~std_logic_vector{3~downto~0}~1366 0 167 (_architecture (_uni ))))
    (_signal (_internal q8 ~std_logic_vector{3~downto~0}~1366 0 167 (_architecture (_uni ))))
    (_signal (_internal q9 ~std_logic_vector{3~downto~0}~1366 0 167 (_architecture (_uni ))))
    (_signal (_internal q10 ~std_logic_vector{3~downto~0}~1366 0 167 (_architecture (_uni ))))
    (_signal (_internal e1 ~extieee.std_logic_1164.std_logic 0 168 (_architecture (_uni ))))
    (_signal (_internal e2 ~extieee.std_logic_1164.std_logic 0 168 (_architecture (_uni ))))
    (_signal (_internal e3 ~extieee.std_logic_1164.std_logic 0 168 (_architecture (_uni ))))
    (_signal (_internal e4 ~extieee.std_logic_1164.std_logic 0 168 (_architecture (_uni ))))
    (_signal (_internal e5 ~extieee.std_logic_1164.std_logic 0 168 (_architecture (_uni ))))
    (_signal (_internal e6 ~extieee.std_logic_1164.std_logic 0 168 (_architecture (_uni ))))
    (_signal (_internal e7 ~extieee.std_logic_1164.std_logic 0 168 (_architecture (_uni ))))
    (_signal (_internal e8 ~extieee.std_logic_1164.std_logic 0 168 (_architecture (_uni ))))
    (_signal (_internal t1 ~extieee.std_logic_1164.std_logic 0 168 (_architecture (_uni ))))
    (_signal (_internal t2 ~extieee.std_logic_1164.std_logic 0 168 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavioral 15 -1
  )
)
V 000051 55 9634          1653973878622 behavioral
(_unit VHDL (ms 0 28 (behavioral 0 33 ))
  (_version v33)
  (_time 1653973878622 2022.05.31 08:11:18)
  (_source (\./src/modul_simulare.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653957189449)
    (_use )
  )
  (_component
    (fin
      (_object
        (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 35 (_entity -1 ((i 21)))))
        (_port (_internal Min_Zec_In ~std_logic_vector{3~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal Min_Uni_In ~std_logic_vector{3~downto~0}~132 0 39 (_entity (_in ))))
        (_port (_internal Ora_Zec_In ~std_logic_vector{3~downto~0}~134 0 40 (_entity (_in ))))
        (_port (_internal Ora_Uni_In ~std_logic_vector{3~downto~0}~136 0 41 (_entity (_in ))))
        (_port (_internal Zi_Zec_In ~std_logic_vector{3~downto~0}~138 0 42 (_entity (_in ))))
        (_port (_internal Zi_Uni_In ~std_logic_vector{3~downto~0}~1310 0 43 (_entity (_in ))))
        (_port (_internal Luna_Zec_In ~std_logic_vector{3~downto~0}~1312 0 44 (_entity (_in ))))
        (_port (_internal Luna_Uni_In ~std_logic_vector{3~downto~0}~1314 0 45 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal Min_Zec_Out ~std_logic_vector{6~downto~0}~13 0 50 (_entity (_out ))))
        (_port (_internal Min_Uni_Out ~std_logic_vector{6~downto~0}~1316 0 51 (_entity (_out ))))
        (_port (_internal Ora_Zec_Out ~std_logic_vector{6~downto~0}~1318 0 52 (_entity (_out ))))
        (_port (_internal Ora_Uni_Out ~std_logic_vector{6~downto~0}~1320 0 53 (_entity (_out ))))
        (_port (_internal Zi_Zec_Out ~std_logic_vector{6~downto~0}~1322 0 54 (_entity (_out ))))
        (_port (_internal Zi_Uni_Out ~std_logic_vector{6~downto~0}~1324 0 55 (_entity (_out ))))
        (_port (_internal Luna_Zec_Out ~std_logic_vector{6~downto~0}~1326 0 56 (_entity (_out ))))
        (_port (_internal Luna_Uni_Out ~std_logic_vector{6~downto~0}~1328 0 57 (_entity (_out ))))
        (_port (_internal Temp_Uni_Out ~std_logic_vector{6~downto~0}~1330 0 58 (_entity (_out ))))
        (_port (_internal Temp_Zec_Out ~std_logic_vector{6~downto~0}~1332 0 59 (_entity (_out ))))
      )
    )
  )
  (_instantiation ust 0 69 (_component fin )
    (_port
      ((Min_Zec_In)(Min_Zec_In))
      ((Min_Uni_In)(Min_Uni_In))
      ((Ora_Zec_In)(Ora_Zec_In))
      ((Ora_Uni_In)(Ora_Uni_In))
      ((Zi_Zec_In)(Zi_Zec_In))
      ((Zi_Uni_In)(Zi_Uni_In))
      ((Luna_Zec_In)(Luna_Zec_In))
      ((Luna_Uni_In)(Luna_Uni_In))
      ((R)(R))
      ((CLK)(CLK))
      ((EN)(EN))
      ((Min_Zec_Out)(Min_Zec_Out))
      ((Min_Uni_Out)(Min_Uni_Out))
      ((Ora_Zec_Out)(Ora_Zec_Out))
      ((Ora_Uni_Out)(Ora_Uni_Out))
      ((Zi_Zec_Out)(Zi_Zec_Out))
      ((Zi_Uni_Out)(Zi_Uni_Out))
      ((Luna_Zec_Out)(Luna_Zec_Out))
      ((Luna_Uni_Out)(Luna_Uni_Out))
      ((Temp_Uni_Out)(Temp_Uni_Out))
      ((Temp_Zec_Out)(Temp_Zec_Out))
    )
    (_use (_entity . fin)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1316 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1318 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1320 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1322 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1324 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1326 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1328 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1330 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1332 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Min_Zec_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Min_Uni_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Ora_Zec_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Ora_Uni_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Zi_Zec_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Zi_Uni_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Luna_Zec_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal Luna_Uni_In ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 64 (_architecture (_uni ((i 2))))))
    (_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 64 (_architecture (_uni ((i 2))))))
    (_signal (_internal EN ~extieee.std_logic_1164.std_logic 0 64 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1336 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal Min_Zec_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Min_Uni_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Ora_Zec_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Ora_Uni_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Zi_Zec_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Zi_Uni_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Luna_Zec_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Luna_Uni_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Temp_Uni_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_signal (_internal Temp_Zec_Out ~std_logic_vector{6~downto~0}~1336 0 65 (_architecture (_uni ))))
    (_process
      (ceas(_architecture 0 0 70 (_process (_wait_for)(_target(9))(_read(9)))))
      (line__76(_architecture 1 0 76 (_assignment (_simple)(_alias((EN)(_string \"1"\)))(_target(10)))))
      (line__77(_architecture 2 0 77 (_assignment (_simple)(_alias((R)(_string \"0"\)))(_target(8)))))
      (line__79(_architecture 3 0 79 (_assignment (_simple)(_target(0)))))
      (line__80(_architecture 4 0 80 (_assignment (_simple)(_target(1)))))
      (line__81(_architecture 5 0 81 (_assignment (_simple)(_target(2)))))
      (line__82(_architecture 6 0 82 (_assignment (_simple)(_target(3)))))
      (line__83(_architecture 7 0 83 (_assignment (_simple)(_target(4)))))
      (line__84(_architecture 8 0 84 (_assignment (_simple)(_target(5)))))
      (line__85(_architecture 9 0 85 (_assignment (_simple)(_target(6)))))
      (line__86(_architecture 10 0 86 (_assignment (_simple)(_target(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 3 )
    (2 3 2 3 )
    (2 2 2 3 )
    (2 3 3 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
  )
  (_model . behavioral 11 -1
  )
)
