$date
  Mon Sep 28 16:43:21 2020
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module dff_tb $end
$var reg 1 ! clk $end
$var reg 1 " dsignal $end
$var reg 1 # q $end
$var reg 1 $ nq $end
$scope module dflipflop $end
$var reg 1 % clk $end
$var reg 1 & dsignal $end
$var reg 1 ' q $end
$var reg 1 ( nq $end
$var reg 1 ) zwischenq $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
U#
U$
0%
0&
U'
U(
U)
#10000000
1"
1&
#20000000
1!
0"
1#
0$
1%
0&
1'
0(
1)
#30000000
1"
1&
#40000000
