\hypertarget{struct_t_s_c___type_def}{}\section{T\+S\+C\+\_\+\+Type\+Def Struct Reference}
\label{struct_t_s_c___type_def}\index{T\+S\+C\+\_\+\+Type\+Def@{T\+S\+C\+\_\+\+Type\+Def}}


Touch Sensing Controller (T\+SC)  




{\ttfamily \#include $<$stm32f042x6.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_t_s_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_t_s_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{I\+ER}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_t_s_c___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}{I\+CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_t_s_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{I\+SR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_t_s_c___type_def_a2eaed98d8be30aa1f577f65817e37b2d}{I\+O\+H\+CR}
\item 
uint32\+\_\+t \hyperlink{struct_t_s_c___type_def_ac4ac04e673b5b8320d53f7b0947db902}{R\+E\+S\+E\+R\+V\+E\+D1}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_t_s_c___type_def_aeff4f7701e46bc9c662eff485349df74}{I\+O\+A\+S\+CR}
\item 
uint32\+\_\+t \hyperlink{struct_t_s_c___type_def_a4c9b972a304c0e08ca27cbe57627c496}{R\+E\+S\+E\+R\+V\+E\+D2}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_t_s_c___type_def_af63334a3c8d2a8672fb7b603e4832817}{I\+O\+S\+CR}
\item 
uint32\+\_\+t \hyperlink{struct_t_s_c___type_def_af2b40c5e36a5e861490988275499e158}{R\+E\+S\+E\+R\+V\+E\+D3}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_t_s_c___type_def_a86d0ebb96aba44d9cf4ca082924bd2e5}{I\+O\+C\+CR}
\item 
uint32\+\_\+t \hyperlink{struct_t_s_c___type_def_ac0018930ee9f18afda25b695b9a4ec16}{R\+E\+S\+E\+R\+V\+E\+D4}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_t_s_c___type_def_a3e7f82c383f073dd71524bda07a7d76d}{I\+O\+G\+C\+SR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_t_s_c___type_def_a517b87daa59a395d1ba68fd9600ec6a1}{I\+O\+G\+X\+CR} \mbox{[}8\mbox{]}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Touch Sensing Controller (T\+SC) 

\subsection{Field Documentation}
\mbox{\Hypertarget{struct_t_s_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}\label{struct_t_s_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}} 
\index{T\+S\+C\+\_\+\+Type\+Def@{T\+S\+C\+\_\+\+Type\+Def}!CR@{CR}}
\index{CR@{CR}!T\+S\+C\+\_\+\+Type\+Def@{T\+S\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{CR}{CR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t CR}

T\+SC control register, Address offset\+: 0x00 \mbox{\Hypertarget{struct_t_s_c___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}\label{struct_t_s_c___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}} 
\index{T\+S\+C\+\_\+\+Type\+Def@{T\+S\+C\+\_\+\+Type\+Def}!I\+CR@{I\+CR}}
\index{I\+CR@{I\+CR}!T\+S\+C\+\_\+\+Type\+Def@{T\+S\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{I\+CR}{ICR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t I\+CR}

T\+SC interrupt clear register, Address offset\+: 0x08 \mbox{\Hypertarget{struct_t_s_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}\label{struct_t_s_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}} 
\index{T\+S\+C\+\_\+\+Type\+Def@{T\+S\+C\+\_\+\+Type\+Def}!I\+ER@{I\+ER}}
\index{I\+ER@{I\+ER}!T\+S\+C\+\_\+\+Type\+Def@{T\+S\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{I\+ER}{IER}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t I\+ER}

T\+SC interrupt enable register, Address offset\+: 0x04 \mbox{\Hypertarget{struct_t_s_c___type_def_aeff4f7701e46bc9c662eff485349df74}\label{struct_t_s_c___type_def_aeff4f7701e46bc9c662eff485349df74}} 
\index{T\+S\+C\+\_\+\+Type\+Def@{T\+S\+C\+\_\+\+Type\+Def}!I\+O\+A\+S\+CR@{I\+O\+A\+S\+CR}}
\index{I\+O\+A\+S\+CR@{I\+O\+A\+S\+CR}!T\+S\+C\+\_\+\+Type\+Def@{T\+S\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{I\+O\+A\+S\+CR}{IOASCR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t I\+O\+A\+S\+CR}

T\+SC I/O analog switch control register, Address offset\+: 0x18 \mbox{\Hypertarget{struct_t_s_c___type_def_a86d0ebb96aba44d9cf4ca082924bd2e5}\label{struct_t_s_c___type_def_a86d0ebb96aba44d9cf4ca082924bd2e5}} 
\index{T\+S\+C\+\_\+\+Type\+Def@{T\+S\+C\+\_\+\+Type\+Def}!I\+O\+C\+CR@{I\+O\+C\+CR}}
\index{I\+O\+C\+CR@{I\+O\+C\+CR}!T\+S\+C\+\_\+\+Type\+Def@{T\+S\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{I\+O\+C\+CR}{IOCCR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t I\+O\+C\+CR}

T\+SC I/O channel control register, Address offset\+: 0x28 \mbox{\Hypertarget{struct_t_s_c___type_def_a3e7f82c383f073dd71524bda07a7d76d}\label{struct_t_s_c___type_def_a3e7f82c383f073dd71524bda07a7d76d}} 
\index{T\+S\+C\+\_\+\+Type\+Def@{T\+S\+C\+\_\+\+Type\+Def}!I\+O\+G\+C\+SR@{I\+O\+G\+C\+SR}}
\index{I\+O\+G\+C\+SR@{I\+O\+G\+C\+SR}!T\+S\+C\+\_\+\+Type\+Def@{T\+S\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{I\+O\+G\+C\+SR}{IOGCSR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t I\+O\+G\+C\+SR}

T\+SC I/O group control status register, Address offset\+: 0x30 \mbox{\Hypertarget{struct_t_s_c___type_def_a517b87daa59a395d1ba68fd9600ec6a1}\label{struct_t_s_c___type_def_a517b87daa59a395d1ba68fd9600ec6a1}} 
\index{T\+S\+C\+\_\+\+Type\+Def@{T\+S\+C\+\_\+\+Type\+Def}!I\+O\+G\+X\+CR@{I\+O\+G\+X\+CR}}
\index{I\+O\+G\+X\+CR@{I\+O\+G\+X\+CR}!T\+S\+C\+\_\+\+Type\+Def@{T\+S\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{I\+O\+G\+X\+CR}{IOGXCR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t I\+O\+G\+X\+CR}

T\+SC I/O group x counter register, Address offset\+: 0x34-\/50 \mbox{\Hypertarget{struct_t_s_c___type_def_a2eaed98d8be30aa1f577f65817e37b2d}\label{struct_t_s_c___type_def_a2eaed98d8be30aa1f577f65817e37b2d}} 
\index{T\+S\+C\+\_\+\+Type\+Def@{T\+S\+C\+\_\+\+Type\+Def}!I\+O\+H\+CR@{I\+O\+H\+CR}}
\index{I\+O\+H\+CR@{I\+O\+H\+CR}!T\+S\+C\+\_\+\+Type\+Def@{T\+S\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{I\+O\+H\+CR}{IOHCR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t I\+O\+H\+CR}

T\+SC I/O hysteresis control register, Address offset\+: 0x10 \mbox{\Hypertarget{struct_t_s_c___type_def_af63334a3c8d2a8672fb7b603e4832817}\label{struct_t_s_c___type_def_af63334a3c8d2a8672fb7b603e4832817}} 
\index{T\+S\+C\+\_\+\+Type\+Def@{T\+S\+C\+\_\+\+Type\+Def}!I\+O\+S\+CR@{I\+O\+S\+CR}}
\index{I\+O\+S\+CR@{I\+O\+S\+CR}!T\+S\+C\+\_\+\+Type\+Def@{T\+S\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{I\+O\+S\+CR}{IOSCR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t I\+O\+S\+CR}

T\+SC I/O sampling control register, Address offset\+: 0x20 \mbox{\Hypertarget{struct_t_s_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}\label{struct_t_s_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}} 
\index{T\+S\+C\+\_\+\+Type\+Def@{T\+S\+C\+\_\+\+Type\+Def}!I\+SR@{I\+SR}}
\index{I\+SR@{I\+SR}!T\+S\+C\+\_\+\+Type\+Def@{T\+S\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{I\+SR}{ISR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t I\+SR}

T\+SC interrupt status register, Address offset\+: 0x0C \mbox{\Hypertarget{struct_t_s_c___type_def_ac4ac04e673b5b8320d53f7b0947db902}\label{struct_t_s_c___type_def_ac4ac04e673b5b8320d53f7b0947db902}} 
\index{T\+S\+C\+\_\+\+Type\+Def@{T\+S\+C\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}}
\index{R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}!T\+S\+C\+\_\+\+Type\+Def@{T\+S\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D1}{RESERVED1}}
{\footnotesize\ttfamily uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D1}

Reserved, Address offset\+: 0x14 \mbox{\Hypertarget{struct_t_s_c___type_def_a4c9b972a304c0e08ca27cbe57627c496}\label{struct_t_s_c___type_def_a4c9b972a304c0e08ca27cbe57627c496}} 
\index{T\+S\+C\+\_\+\+Type\+Def@{T\+S\+C\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D2@{R\+E\+S\+E\+R\+V\+E\+D2}}
\index{R\+E\+S\+E\+R\+V\+E\+D2@{R\+E\+S\+E\+R\+V\+E\+D2}!T\+S\+C\+\_\+\+Type\+Def@{T\+S\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D2}{RESERVED2}}
{\footnotesize\ttfamily uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D2}

Reserved, Address offset\+: 0x1C \mbox{\Hypertarget{struct_t_s_c___type_def_af2b40c5e36a5e861490988275499e158}\label{struct_t_s_c___type_def_af2b40c5e36a5e861490988275499e158}} 
\index{T\+S\+C\+\_\+\+Type\+Def@{T\+S\+C\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D3@{R\+E\+S\+E\+R\+V\+E\+D3}}
\index{R\+E\+S\+E\+R\+V\+E\+D3@{R\+E\+S\+E\+R\+V\+E\+D3}!T\+S\+C\+\_\+\+Type\+Def@{T\+S\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D3}{RESERVED3}}
{\footnotesize\ttfamily uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D3}

Reserved, Address offset\+: 0x24 \mbox{\Hypertarget{struct_t_s_c___type_def_ac0018930ee9f18afda25b695b9a4ec16}\label{struct_t_s_c___type_def_ac0018930ee9f18afda25b695b9a4ec16}} 
\index{T\+S\+C\+\_\+\+Type\+Def@{T\+S\+C\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D4@{R\+E\+S\+E\+R\+V\+E\+D4}}
\index{R\+E\+S\+E\+R\+V\+E\+D4@{R\+E\+S\+E\+R\+V\+E\+D4}!T\+S\+C\+\_\+\+Type\+Def@{T\+S\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D4}{RESERVED4}}
{\footnotesize\ttfamily uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D4}

Reserved, Address offset\+: 0x2C 

The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
C\+M\+S\+I\+S/device/\hyperlink{stm32f042x6_8h}{stm32f042x6.\+h}\item 
C\+M\+S\+I\+S/device/\hyperlink{stm32f048xx_8h}{stm32f048xx.\+h}\item 
C\+M\+S\+I\+S/device/\hyperlink{stm32f051x8_8h}{stm32f051x8.\+h}\item 
C\+M\+S\+I\+S/device/\hyperlink{stm32f058xx_8h}{stm32f058xx.\+h}\item 
C\+M\+S\+I\+S/device/\hyperlink{stm32f071xb_8h}{stm32f071xb.\+h}\item 
C\+M\+S\+I\+S/device/\hyperlink{stm32f072xb_8h}{stm32f072xb.\+h}\item 
C\+M\+S\+I\+S/device/\hyperlink{stm32f078xx_8h}{stm32f078xx.\+h}\item 
C\+M\+S\+I\+S/device/\hyperlink{stm32f091xc_8h}{stm32f091xc.\+h}\item 
C\+M\+S\+I\+S/device/\hyperlink{stm32f098xx_8h}{stm32f098xx.\+h}\end{DoxyCompactItemize}
