# File output_delay.z80
0000			; Simple output 
0000			 
0000			org 0 
0000			 
0000			PORT: equ 0 
0000			 
0000			start: 
0000 3e 55			ld A, 0x55 
0002 d3 00			out (PORT), A 
0004 00				nop 
0005 00				nop 
0006 00				nop 
0007 00				nop 
0008 00				nop 
0009			 
0009 3e aa			ld A, 0xAA 
000b d3 00			out (PORT), A 
000d 76				halt 
# End of file output_delay.z80
000e
