--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 623 paths analyzed, 179 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.693ns.
--------------------------------------------------------------------------------
Slack:                  14.307ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_sum_q_0 (FF)
  Destination:          M_state_q_FSM_FFd15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.985ns (Levels of Logic = 2)
  Clock Path Skew:      -0.673ns (0.590 - 1.263)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_sum_q_0 to M_state_q_FSM_FFd15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X9Y60.Q4      Tickq                 1.778   M_alu_alu[0]
                                                       M_sum_q_0
    SLICE_X13Y39.A3      net (fanout=3)        2.101   M_sum_q[0]
    SLICE_X13Y39.A       Tilo                  0.259   M_state_q_FSM_FFd13_1
                                                       M_state_q_FSM_FFd15-In1
    SLICE_X13Y38.D4      net (fanout=1)        0.474   M_state_q_FSM_FFd15-In1
    SLICE_X13Y38.CLK     Tas                   0.373   M_state_q_FSM_FFd15
                                                       M_state_q_FSM_FFd15-In2
                                                       M_state_q_FSM_FFd15
    -------------------------------------------------  ---------------------------
    Total                                      4.985ns (2.410ns logic, 2.575ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack:                  14.582ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_sum_q_0 (FF)
  Destination:          M_state_q_FSM_FFd13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.710ns (Levels of Logic = 1)
  Clock Path Skew:      -0.673ns (0.590 - 1.263)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_sum_q_0 to M_state_q_FSM_FFd13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X9Y60.Q4      Tickq                 1.778   M_alu_alu[0]
                                                       M_sum_q_0
    SLICE_X13Y39.B3      net (fanout=3)        2.112   M_sum_q[0]
    SLICE_X13Y39.B       Tilo                  0.259   M_state_q_FSM_FFd13_1
                                                       M_state_q_FSM_FFd13-In1
    SLICE_X13Y38.BX      net (fanout=1)        0.447   M_state_q_FSM_FFd13-In
    SLICE_X13Y38.CLK     Tdick                 0.114   M_state_q_FSM_FFd15
                                                       M_state_q_FSM_FFd13
    -------------------------------------------------  ---------------------------
    Total                                      4.710ns (2.151ns logic, 2.559ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack:                  15.026ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_sum_q_0 (FF)
  Destination:          M_state_q_FSM_FFd13_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.263ns (Levels of Logic = 1)
  Clock Path Skew:      -0.676ns (0.587 - 1.263)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_sum_q_0 to M_state_q_FSM_FFd13_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X9Y60.Q4      Tickq                 1.778   M_alu_alu[0]
                                                       M_sum_q_0
    SLICE_X13Y39.B3      net (fanout=3)        2.112   M_sum_q[0]
    SLICE_X13Y39.CLK     Tas                   0.373   M_state_q_FSM_FFd13_1
                                                       M_state_q_FSM_FFd13-In1
                                                       M_state_q_FSM_FFd13_1
    -------------------------------------------------  ---------------------------
    Total                                      4.263ns (2.151ns logic, 2.112ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------
Slack:                  16.845ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_2 (FF)
  Destination:          M_counter_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.095ns (Levels of Logic = 6)
  Clock Path Skew:      -0.025ns (0.288 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_2 to M_counter_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y33.DQ      Tcko                  0.430   M_counter_q[2]
                                                       M_counter_q_2
    SLICE_X14Y33.C5      net (fanout=2)        0.442   M_counter_q[2]
    SLICE_X14Y33.COUT    Topcyc                0.325   Mcount_M_counter_q_cy[3]
                                                       M_counter_q[2]_rt
                                                       Mcount_M_counter_q_cy<3>
    SLICE_X14Y34.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[3]
    SLICE_X14Y34.COUT    Tbyp                  0.091   Mcount_M_counter_q_cy[7]
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X14Y35.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X14Y35.COUT    Tbyp                  0.091   Mcount_M_counter_q_cy[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X14Y36.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[11]
    SLICE_X14Y36.COUT    Tbyp                  0.091   Mcount_M_counter_q_cy[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X14Y37.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X14Y37.BMUX    Tcinb                 0.277   Mcount_M_counter_q_cy[19]
                                                       Mcount_M_counter_q_cy<19>
    SLICE_X13Y37.C2      net (fanout=1)        0.963   Result[17]
    SLICE_X13Y37.CLK     Tas                   0.373   M_counter_q[17]
                                                       M_counter_q_17_rstpot
                                                       M_counter_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.095ns (1.678ns logic, 1.417ns route)
                                                       (54.2% logic, 45.8% route)

--------------------------------------------------------------------------------
Slack:                  16.850ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_1 (FF)
  Destination:          M_counter_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.090ns (Levels of Logic = 6)
  Clock Path Skew:      -0.025ns (0.288 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_1 to M_counter_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y33.CQ      Tcko                  0.430   M_counter_q[2]
                                                       M_counter_q_1
    SLICE_X14Y33.B4      net (fanout=2)        0.314   M_counter_q[1]
    SLICE_X14Y33.COUT    Topcyb                0.448   Mcount_M_counter_q_cy[3]
                                                       M_counter_q[1]_rt
                                                       Mcount_M_counter_q_cy<3>
    SLICE_X14Y34.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[3]
    SLICE_X14Y34.COUT    Tbyp                  0.091   Mcount_M_counter_q_cy[7]
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X14Y35.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X14Y35.COUT    Tbyp                  0.091   Mcount_M_counter_q_cy[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X14Y36.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[11]
    SLICE_X14Y36.COUT    Tbyp                  0.091   Mcount_M_counter_q_cy[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X14Y37.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X14Y37.BMUX    Tcinb                 0.277   Mcount_M_counter_q_cy[19]
                                                       Mcount_M_counter_q_cy<19>
    SLICE_X13Y37.C2      net (fanout=1)        0.963   Result[17]
    SLICE_X13Y37.CLK     Tas                   0.373   M_counter_q[17]
                                                       M_counter_q_17_rstpot
                                                       M_counter_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.090ns (1.801ns logic, 1.289ns route)
                                                       (58.3% logic, 41.7% route)

--------------------------------------------------------------------------------
Slack:                  16.878ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_3 (FF)
  Destination:          M_counter_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.063ns (Levels of Logic = 6)
  Clock Path Skew:      -0.024ns (0.288 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_3 to M_counter_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y34.AQ      Tcko                  0.430   M_counter_q[6]
                                                       M_counter_q_3
    SLICE_X14Y33.D5      net (fanout=2)        0.445   M_counter_q[3]
    SLICE_X14Y33.COUT    Topcyd                0.290   Mcount_M_counter_q_cy[3]
                                                       M_counter_q[3]_rt
                                                       Mcount_M_counter_q_cy<3>
    SLICE_X14Y34.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[3]
    SLICE_X14Y34.COUT    Tbyp                  0.091   Mcount_M_counter_q_cy[7]
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X14Y35.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X14Y35.COUT    Tbyp                  0.091   Mcount_M_counter_q_cy[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X14Y36.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[11]
    SLICE_X14Y36.COUT    Tbyp                  0.091   Mcount_M_counter_q_cy[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X14Y37.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X14Y37.BMUX    Tcinb                 0.277   Mcount_M_counter_q_cy[19]
                                                       Mcount_M_counter_q_cy<19>
    SLICE_X13Y37.C2      net (fanout=1)        0.963   Result[17]
    SLICE_X13Y37.CLK     Tas                   0.373   M_counter_q[17]
                                                       M_counter_q_17_rstpot
                                                       M_counter_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.063ns (1.643ns logic, 1.420ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------
Slack:                  16.916ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_sum_q_1 (FF)
  Destination:          M_state_q_FSM_FFd15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.035ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.286 - 0.300)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_sum_q_1 to M_state_q_FSM_FFd15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y40.AQ      Tcko                  0.430   M_sum_q[1]
                                                       M_sum_q_1
    SLICE_X13Y39.A1      net (fanout=4)        1.499   M_sum_q[1]
    SLICE_X13Y39.A       Tilo                  0.259   M_state_q_FSM_FFd13_1
                                                       M_state_q_FSM_FFd15-In1
    SLICE_X13Y38.D4      net (fanout=1)        0.474   M_state_q_FSM_FFd15-In1
    SLICE_X13Y38.CLK     Tas                   0.373   M_state_q_FSM_FFd15
                                                       M_state_q_FSM_FFd15-In2
                                                       M_state_q_FSM_FFd15
    -------------------------------------------------  ---------------------------
    Total                                      3.035ns (1.062ns logic, 1.973ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack:                  16.921ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_2 (FF)
  Destination:          M_counter_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.019ns (Levels of Logic = 6)
  Clock Path Skew:      -0.025ns (0.288 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_2 to M_counter_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y33.DQ      Tcko                  0.430   M_counter_q[2]
                                                       M_counter_q_2
    SLICE_X14Y33.C5      net (fanout=2)        0.442   M_counter_q[2]
    SLICE_X14Y33.COUT    Topcyc                0.325   Mcount_M_counter_q_cy[3]
                                                       M_counter_q[2]_rt
                                                       Mcount_M_counter_q_cy<3>
    SLICE_X14Y34.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[3]
    SLICE_X14Y34.COUT    Tbyp                  0.091   Mcount_M_counter_q_cy[7]
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X14Y35.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X14Y35.COUT    Tbyp                  0.091   Mcount_M_counter_q_cy[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X14Y36.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[11]
    SLICE_X14Y36.COUT    Tbyp                  0.091   Mcount_M_counter_q_cy[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X14Y37.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X14Y37.AMUX    Tcina                 0.210   Mcount_M_counter_q_cy[19]
                                                       Mcount_M_counter_q_cy<19>
    SLICE_X13Y37.B1      net (fanout=1)        0.954   Result[16]
    SLICE_X13Y37.CLK     Tas                   0.373   M_counter_q[17]
                                                       M_counter_q_16_rstpot
                                                       M_counter_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.019ns (1.611ns logic, 1.408ns route)
                                                       (53.4% logic, 46.6% route)

--------------------------------------------------------------------------------
Slack:                  16.926ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_1 (FF)
  Destination:          M_counter_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.014ns (Levels of Logic = 6)
  Clock Path Skew:      -0.025ns (0.288 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_1 to M_counter_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y33.CQ      Tcko                  0.430   M_counter_q[2]
                                                       M_counter_q_1
    SLICE_X14Y33.B4      net (fanout=2)        0.314   M_counter_q[1]
    SLICE_X14Y33.COUT    Topcyb                0.448   Mcount_M_counter_q_cy[3]
                                                       M_counter_q[1]_rt
                                                       Mcount_M_counter_q_cy<3>
    SLICE_X14Y34.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[3]
    SLICE_X14Y34.COUT    Tbyp                  0.091   Mcount_M_counter_q_cy[7]
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X14Y35.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X14Y35.COUT    Tbyp                  0.091   Mcount_M_counter_q_cy[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X14Y36.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[11]
    SLICE_X14Y36.COUT    Tbyp                  0.091   Mcount_M_counter_q_cy[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X14Y37.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X14Y37.AMUX    Tcina                 0.210   Mcount_M_counter_q_cy[19]
                                                       Mcount_M_counter_q_cy<19>
    SLICE_X13Y37.B1      net (fanout=1)        0.954   Result[16]
    SLICE_X13Y37.CLK     Tas                   0.373   M_counter_q[17]
                                                       M_counter_q_16_rstpot
                                                       M_counter_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.014ns (1.734ns logic, 1.280ns route)
                                                       (57.5% logic, 42.5% route)

--------------------------------------------------------------------------------
Slack:                  16.933ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_0 (FF)
  Destination:          M_counter_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.007ns (Levels of Logic = 6)
  Clock Path Skew:      -0.025ns (0.288 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_0 to M_counter_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y33.BQ      Tcko                  0.430   M_counter_q[2]
                                                       M_counter_q_0
    SLICE_X14Y33.A5      net (fanout=2)        0.207   M_counter_q[0]
    SLICE_X14Y33.COUT    Topcya                0.472   Mcount_M_counter_q_cy[3]
                                                       Mcount_M_counter_q_lut<0>_INV_0
                                                       Mcount_M_counter_q_cy<3>
    SLICE_X14Y34.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[3]
    SLICE_X14Y34.COUT    Tbyp                  0.091   Mcount_M_counter_q_cy[7]
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X14Y35.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X14Y35.COUT    Tbyp                  0.091   Mcount_M_counter_q_cy[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X14Y36.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[11]
    SLICE_X14Y36.COUT    Tbyp                  0.091   Mcount_M_counter_q_cy[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X14Y37.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X14Y37.BMUX    Tcinb                 0.277   Mcount_M_counter_q_cy[19]
                                                       Mcount_M_counter_q_cy<19>
    SLICE_X13Y37.C2      net (fanout=1)        0.963   Result[17]
    SLICE_X13Y37.CLK     Tas                   0.373   M_counter_q[17]
                                                       M_counter_q_17_rstpot
                                                       M_counter_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.007ns (1.825ns logic, 1.182ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------
Slack:                  16.945ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_5 (FF)
  Destination:          M_counter_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.996ns (Levels of Logic = 5)
  Clock Path Skew:      -0.024ns (0.288 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_5 to M_counter_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y34.CQ      Tcko                  0.430   M_counter_q[6]
                                                       M_counter_q_5
    SLICE_X14Y34.B4      net (fanout=2)        0.314   M_counter_q[5]
    SLICE_X14Y34.COUT    Topcyb                0.448   Mcount_M_counter_q_cy[7]
                                                       M_counter_q[5]_rt
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X14Y35.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X14Y35.COUT    Tbyp                  0.091   Mcount_M_counter_q_cy[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X14Y36.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[11]
    SLICE_X14Y36.COUT    Tbyp                  0.091   Mcount_M_counter_q_cy[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X14Y37.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X14Y37.BMUX    Tcinb                 0.277   Mcount_M_counter_q_cy[19]
                                                       Mcount_M_counter_q_cy<19>
    SLICE_X13Y37.C2      net (fanout=1)        0.963   Result[17]
    SLICE_X13Y37.CLK     Tas                   0.373   M_counter_q[17]
                                                       M_counter_q_17_rstpot
                                                       M_counter_q_17
    -------------------------------------------------  ---------------------------
    Total                                      2.996ns (1.710ns logic, 1.286ns route)
                                                       (57.1% logic, 42.9% route)

--------------------------------------------------------------------------------
Slack:                  16.947ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_6 (FF)
  Destination:          M_counter_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.994ns (Levels of Logic = 5)
  Clock Path Skew:      -0.024ns (0.288 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_6 to M_counter_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y34.DQ      Tcko                  0.430   M_counter_q[6]
                                                       M_counter_q_6
    SLICE_X14Y34.C5      net (fanout=2)        0.435   M_counter_q[6]
    SLICE_X14Y34.COUT    Topcyc                0.325   Mcount_M_counter_q_cy[7]
                                                       M_counter_q[6]_rt
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X14Y35.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X14Y35.COUT    Tbyp                  0.091   Mcount_M_counter_q_cy[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X14Y36.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[11]
    SLICE_X14Y36.COUT    Tbyp                  0.091   Mcount_M_counter_q_cy[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X14Y37.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X14Y37.BMUX    Tcinb                 0.277   Mcount_M_counter_q_cy[19]
                                                       Mcount_M_counter_q_cy<19>
    SLICE_X13Y37.C2      net (fanout=1)        0.963   Result[17]
    SLICE_X13Y37.CLK     Tas                   0.373   M_counter_q[17]
                                                       M_counter_q_17_rstpot
                                                       M_counter_q_17
    -------------------------------------------------  ---------------------------
    Total                                      2.994ns (1.587ns logic, 1.407ns route)
                                                       (53.0% logic, 47.0% route)

--------------------------------------------------------------------------------
Slack:                  16.954ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_3 (FF)
  Destination:          M_counter_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.987ns (Levels of Logic = 6)
  Clock Path Skew:      -0.024ns (0.288 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_3 to M_counter_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y34.AQ      Tcko                  0.430   M_counter_q[6]
                                                       M_counter_q_3
    SLICE_X14Y33.D5      net (fanout=2)        0.445   M_counter_q[3]
    SLICE_X14Y33.COUT    Topcyd                0.290   Mcount_M_counter_q_cy[3]
                                                       M_counter_q[3]_rt
                                                       Mcount_M_counter_q_cy<3>
    SLICE_X14Y34.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[3]
    SLICE_X14Y34.COUT    Tbyp                  0.091   Mcount_M_counter_q_cy[7]
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X14Y35.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X14Y35.COUT    Tbyp                  0.091   Mcount_M_counter_q_cy[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X14Y36.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[11]
    SLICE_X14Y36.COUT    Tbyp                  0.091   Mcount_M_counter_q_cy[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X14Y37.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X14Y37.AMUX    Tcina                 0.210   Mcount_M_counter_q_cy[19]
                                                       Mcount_M_counter_q_cy<19>
    SLICE_X13Y37.B1      net (fanout=1)        0.954   Result[16]
    SLICE_X13Y37.CLK     Tas                   0.373   M_counter_q[17]
                                                       M_counter_q_16_rstpot
                                                       M_counter_q_16
    -------------------------------------------------  ---------------------------
    Total                                      2.987ns (1.576ns logic, 1.411ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------
Slack:                  16.960ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_2 (FF)
  Destination:          M_counter_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.982ns (Levels of Logic = 8)
  Clock Path Skew:      -0.023ns (0.183 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_2 to M_counter_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y33.DQ      Tcko                  0.430   M_counter_q[2]
                                                       M_counter_q_2
    SLICE_X14Y33.C5      net (fanout=2)        0.442   M_counter_q[2]
    SLICE_X14Y33.COUT    Topcyc                0.325   Mcount_M_counter_q_cy[3]
                                                       M_counter_q[2]_rt
                                                       Mcount_M_counter_q_cy<3>
    SLICE_X14Y34.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[3]
    SLICE_X14Y34.COUT    Tbyp                  0.091   Mcount_M_counter_q_cy[7]
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X14Y35.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X14Y35.COUT    Tbyp                  0.091   Mcount_M_counter_q_cy[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X14Y36.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[11]
    SLICE_X14Y36.COUT    Tbyp                  0.091   Mcount_M_counter_q_cy[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X14Y37.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X14Y37.COUT    Tbyp                  0.091   Mcount_M_counter_q_cy[19]
                                                       Mcount_M_counter_q_cy<19>
    SLICE_X14Y38.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[19]
    SLICE_X14Y38.COUT    Tbyp                  0.091   Mcount_M_counter_q_cy[23]
                                                       Mcount_M_counter_q_cy<23>
    SLICE_X14Y39.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[23]
    SLICE_X14Y39.BMUX    Tcinb                 0.277   Result[26]
                                                       Mcount_M_counter_q_xor<26>
    SLICE_X15Y39.A2      net (fanout=1)        0.771   Result[25]
    SLICE_X15Y39.CLK     Tas                   0.264   io_led_1_OBUF
                                                       M_counter_q_25_dpot
                                                       M_counter_q_25
    -------------------------------------------------  ---------------------------
    Total                                      2.982ns (1.751ns logic, 1.231ns route)
                                                       (58.7% logic, 41.3% route)

--------------------------------------------------------------------------------
Slack:                  16.960ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd14_1 (FF)
  Destination:          M_counter_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.998ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.296 - 0.303)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd14_1 to M_counter_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y38.AQ      Tcko                  0.430   M_state_q_FSM_FFd15
                                                       M_state_q_FSM_FFd14_1
    SLICE_X13Y39.D3      net (fanout=1)        0.578   M_state_q_FSM_FFd14_1
    SLICE_X13Y39.D       Tilo                  0.259   M_state_q_FSM_FFd13_1
                                                       _n01381
    SLICE_X15Y33.D3      net (fanout=21)       1.358   _n0138
    SLICE_X15Y33.CLK     Tas                   0.373   M_counter_q[2]
                                                       M_counter_q_2_rstpot
                                                       M_counter_q_2
    -------------------------------------------------  ---------------------------
    Total                                      2.998ns (1.062ns logic, 1.936ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack:                  16.963ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_2 (FF)
  Destination:          M_counter_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.981ns (Levels of Logic = 8)
  Clock Path Skew:      -0.021ns (0.185 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_2 to M_counter_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y33.DQ      Tcko                  0.430   M_counter_q[2]
                                                       M_counter_q_2
    SLICE_X14Y33.C5      net (fanout=2)        0.442   M_counter_q[2]
    SLICE_X14Y33.COUT    Topcyc                0.325   Mcount_M_counter_q_cy[3]
                                                       M_counter_q[2]_rt
                                                       Mcount_M_counter_q_cy<3>
    SLICE_X14Y34.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[3]
    SLICE_X14Y34.COUT    Tbyp                  0.091   Mcount_M_counter_q_cy[7]
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X14Y35.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X14Y35.COUT    Tbyp                  0.091   Mcount_M_counter_q_cy[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X14Y36.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[11]
    SLICE_X14Y36.COUT    Tbyp                  0.091   Mcount_M_counter_q_cy[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X14Y37.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X14Y37.COUT    Tbyp                  0.091   Mcount_M_counter_q_cy[19]
                                                       Mcount_M_counter_q_cy<19>
    SLICE_X14Y38.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[19]
    SLICE_X14Y38.COUT    Tbyp                  0.091   Mcount_M_counter_q_cy[23]
                                                       Mcount_M_counter_q_cy<23>
    SLICE_X14Y39.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[23]
    SLICE_X14Y39.AMUX    Tcina                 0.210   Result[26]
                                                       Mcount_M_counter_q_xor<26>
    SLICE_X15Y38.C1      net (fanout=1)        0.728   Result[24]
    SLICE_X15Y38.CLK     Tas                   0.373   M_counter_q[26]
                                                       M_counter_q_24_dpot
                                                       M_counter_q_24
    -------------------------------------------------  ---------------------------
    Total                                      2.981ns (1.793ns logic, 1.188ns route)
                                                       (60.1% logic, 39.9% route)

--------------------------------------------------------------------------------
Slack:                  16.965ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_1 (FF)
  Destination:          M_counter_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.977ns (Levels of Logic = 8)
  Clock Path Skew:      -0.023ns (0.183 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_1 to M_counter_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y33.CQ      Tcko                  0.430   M_counter_q[2]
                                                       M_counter_q_1
    SLICE_X14Y33.B4      net (fanout=2)        0.314   M_counter_q[1]
    SLICE_X14Y33.COUT    Topcyb                0.448   Mcount_M_counter_q_cy[3]
                                                       M_counter_q[1]_rt
                                                       Mcount_M_counter_q_cy<3>
    SLICE_X14Y34.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[3]
    SLICE_X14Y34.COUT    Tbyp                  0.091   Mcount_M_counter_q_cy[7]
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X14Y35.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X14Y35.COUT    Tbyp                  0.091   Mcount_M_counter_q_cy[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X14Y36.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[11]
    SLICE_X14Y36.COUT    Tbyp                  0.091   Mcount_M_counter_q_cy[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X14Y37.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X14Y37.COUT    Tbyp                  0.091   Mcount_M_counter_q_cy[19]
                                                       Mcount_M_counter_q_cy<19>
    SLICE_X14Y38.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[19]
    SLICE_X14Y38.COUT    Tbyp                  0.091   Mcount_M_counter_q_cy[23]
                                                       Mcount_M_counter_q_cy<23>
    SLICE_X14Y39.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[23]
    SLICE_X14Y39.BMUX    Tcinb                 0.277   Result[26]
                                                       Mcount_M_counter_q_xor<26>
    SLICE_X15Y39.A2      net (fanout=1)        0.771   Result[25]
    SLICE_X15Y39.CLK     Tas                   0.264   io_led_1_OBUF
                                                       M_counter_q_25_dpot
                                                       M_counter_q_25
    -------------------------------------------------  ---------------------------
    Total                                      2.977ns (1.874ns logic, 1.103ns route)
                                                       (62.9% logic, 37.1% route)

--------------------------------------------------------------------------------
Slack:                  16.968ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_1 (FF)
  Destination:          M_counter_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.976ns (Levels of Logic = 8)
  Clock Path Skew:      -0.021ns (0.185 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_1 to M_counter_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y33.CQ      Tcko                  0.430   M_counter_q[2]
                                                       M_counter_q_1
    SLICE_X14Y33.B4      net (fanout=2)        0.314   M_counter_q[1]
    SLICE_X14Y33.COUT    Topcyb                0.448   Mcount_M_counter_q_cy[3]
                                                       M_counter_q[1]_rt
                                                       Mcount_M_counter_q_cy<3>
    SLICE_X14Y34.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[3]
    SLICE_X14Y34.COUT    Tbyp                  0.091   Mcount_M_counter_q_cy[7]
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X14Y35.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X14Y35.COUT    Tbyp                  0.091   Mcount_M_counter_q_cy[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X14Y36.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[11]
    SLICE_X14Y36.COUT    Tbyp                  0.091   Mcount_M_counter_q_cy[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X14Y37.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X14Y37.COUT    Tbyp                  0.091   Mcount_M_counter_q_cy[19]
                                                       Mcount_M_counter_q_cy<19>
    SLICE_X14Y38.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[19]
    SLICE_X14Y38.COUT    Tbyp                  0.091   Mcount_M_counter_q_cy[23]
                                                       Mcount_M_counter_q_cy<23>
    SLICE_X14Y39.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[23]
    SLICE_X14Y39.AMUX    Tcina                 0.210   Result[26]
                                                       Mcount_M_counter_q_xor<26>
    SLICE_X15Y38.C1      net (fanout=1)        0.728   Result[24]
    SLICE_X15Y38.CLK     Tas                   0.373   M_counter_q[26]
                                                       M_counter_q_24_dpot
                                                       M_counter_q_24
    -------------------------------------------------  ---------------------------
    Total                                      2.976ns (1.916ns logic, 1.060ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------
Slack:                  16.973ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_7 (FF)
  Destination:          M_counter_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.969ns (Levels of Logic = 5)
  Clock Path Skew:      -0.023ns (0.288 - 0.311)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_7 to M_counter_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y35.AQ      Tcko                  0.430   M_counter_q[10]
                                                       M_counter_q_7
    SLICE_X14Y34.D5      net (fanout=2)        0.445   M_counter_q[7]
    SLICE_X14Y34.COUT    Topcyd                0.290   Mcount_M_counter_q_cy[7]
                                                       M_counter_q[7]_rt
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X14Y35.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X14Y35.COUT    Tbyp                  0.091   Mcount_M_counter_q_cy[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X14Y36.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[11]
    SLICE_X14Y36.COUT    Tbyp                  0.091   Mcount_M_counter_q_cy[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X14Y37.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X14Y37.BMUX    Tcinb                 0.277   Mcount_M_counter_q_cy[19]
                                                       Mcount_M_counter_q_cy<19>
    SLICE_X13Y37.C2      net (fanout=1)        0.963   Result[17]
    SLICE_X13Y37.CLK     Tas                   0.373   M_counter_q[17]
                                                       M_counter_q_17_rstpot
                                                       M_counter_q_17
    -------------------------------------------------  ---------------------------
    Total                                      2.969ns (1.552ns logic, 1.417ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------
Slack:                  16.986ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd15 (FF)
  Destination:          M_counter_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.970ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.188 - 0.197)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd15 to M_counter_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y38.DQ      Tcko                  0.430   M_state_q_FSM_FFd15
                                                       M_state_q_FSM_FFd15
    SLICE_X15Y33.A3      net (fanout=4)        0.846   M_state_q_FSM_FFd15
    SLICE_X15Y33.A       Tilo                  0.259   M_counter_q[2]
                                                       _n0135_inv1_cepot_INV_0
    SLICE_X13Y37.A1      net (fanout=21)       1.062   _n0135_inv1_cepot
    SLICE_X13Y37.CLK     Tas                   0.373   M_counter_q[17]
                                                       M_counter_q_15_rstpot
                                                       M_counter_q_15
    -------------------------------------------------  ---------------------------
    Total                                      2.970ns (1.062ns logic, 1.908ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack:                  16.988ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd14_1 (FF)
  Destination:          M_counter_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.970ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.296 - 0.303)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd14_1 to M_counter_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y38.AQ      Tcko                  0.430   M_state_q_FSM_FFd15
                                                       M_state_q_FSM_FFd14_1
    SLICE_X13Y39.D3      net (fanout=1)        0.578   M_state_q_FSM_FFd14_1
    SLICE_X13Y39.D       Tilo                  0.259   M_state_q_FSM_FFd13_1
                                                       _n01381
    SLICE_X15Y33.B3      net (fanout=21)       1.330   _n0138
    SLICE_X15Y33.CLK     Tas                   0.373   M_counter_q[2]
                                                       M_counter_q_0_rstpot
                                                       M_counter_q_0
    -------------------------------------------------  ---------------------------
    Total                                      2.970ns (1.062ns logic, 1.908ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack:                  16.993ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_3 (FF)
  Destination:          M_counter_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.950ns (Levels of Logic = 8)
  Clock Path Skew:      -0.022ns (0.183 - 0.205)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_3 to M_counter_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y34.AQ      Tcko                  0.430   M_counter_q[6]
                                                       M_counter_q_3
    SLICE_X14Y33.D5      net (fanout=2)        0.445   M_counter_q[3]
    SLICE_X14Y33.COUT    Topcyd                0.290   Mcount_M_counter_q_cy[3]
                                                       M_counter_q[3]_rt
                                                       Mcount_M_counter_q_cy<3>
    SLICE_X14Y34.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[3]
    SLICE_X14Y34.COUT    Tbyp                  0.091   Mcount_M_counter_q_cy[7]
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X14Y35.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X14Y35.COUT    Tbyp                  0.091   Mcount_M_counter_q_cy[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X14Y36.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[11]
    SLICE_X14Y36.COUT    Tbyp                  0.091   Mcount_M_counter_q_cy[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X14Y37.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X14Y37.COUT    Tbyp                  0.091   Mcount_M_counter_q_cy[19]
                                                       Mcount_M_counter_q_cy<19>
    SLICE_X14Y38.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[19]
    SLICE_X14Y38.COUT    Tbyp                  0.091   Mcount_M_counter_q_cy[23]
                                                       Mcount_M_counter_q_cy<23>
    SLICE_X14Y39.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[23]
    SLICE_X14Y39.BMUX    Tcinb                 0.277   Result[26]
                                                       Mcount_M_counter_q_xor<26>
    SLICE_X15Y39.A2      net (fanout=1)        0.771   Result[25]
    SLICE_X15Y39.CLK     Tas                   0.264   io_led_1_OBUF
                                                       M_counter_q_25_dpot
                                                       M_counter_q_25
    -------------------------------------------------  ---------------------------
    Total                                      2.950ns (1.716ns logic, 1.234ns route)
                                                       (58.2% logic, 41.8% route)

--------------------------------------------------------------------------------
Slack:                  16.996ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_3 (FF)
  Destination:          M_counter_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.949ns (Levels of Logic = 8)
  Clock Path Skew:      -0.020ns (0.185 - 0.205)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_3 to M_counter_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y34.AQ      Tcko                  0.430   M_counter_q[6]
                                                       M_counter_q_3
    SLICE_X14Y33.D5      net (fanout=2)        0.445   M_counter_q[3]
    SLICE_X14Y33.COUT    Topcyd                0.290   Mcount_M_counter_q_cy[3]
                                                       M_counter_q[3]_rt
                                                       Mcount_M_counter_q_cy<3>
    SLICE_X14Y34.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[3]
    SLICE_X14Y34.COUT    Tbyp                  0.091   Mcount_M_counter_q_cy[7]
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X14Y35.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X14Y35.COUT    Tbyp                  0.091   Mcount_M_counter_q_cy[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X14Y36.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[11]
    SLICE_X14Y36.COUT    Tbyp                  0.091   Mcount_M_counter_q_cy[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X14Y37.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X14Y37.COUT    Tbyp                  0.091   Mcount_M_counter_q_cy[19]
                                                       Mcount_M_counter_q_cy<19>
    SLICE_X14Y38.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[19]
    SLICE_X14Y38.COUT    Tbyp                  0.091   Mcount_M_counter_q_cy[23]
                                                       Mcount_M_counter_q_cy<23>
    SLICE_X14Y39.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[23]
    SLICE_X14Y39.AMUX    Tcina                 0.210   Result[26]
                                                       Mcount_M_counter_q_xor<26>
    SLICE_X15Y38.C1      net (fanout=1)        0.728   Result[24]
    SLICE_X15Y38.CLK     Tas                   0.373   M_counter_q[26]
                                                       M_counter_q_24_dpot
                                                       M_counter_q_24
    -------------------------------------------------  ---------------------------
    Total                                      2.949ns (1.758ns logic, 1.191ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------
Slack:                  17.009ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_0 (FF)
  Destination:          M_counter_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.931ns (Levels of Logic = 6)
  Clock Path Skew:      -0.025ns (0.288 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_0 to M_counter_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y33.BQ      Tcko                  0.430   M_counter_q[2]
                                                       M_counter_q_0
    SLICE_X14Y33.A5      net (fanout=2)        0.207   M_counter_q[0]
    SLICE_X14Y33.COUT    Topcya                0.472   Mcount_M_counter_q_cy[3]
                                                       Mcount_M_counter_q_lut<0>_INV_0
                                                       Mcount_M_counter_q_cy<3>
    SLICE_X14Y34.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[3]
    SLICE_X14Y34.COUT    Tbyp                  0.091   Mcount_M_counter_q_cy[7]
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X14Y35.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X14Y35.COUT    Tbyp                  0.091   Mcount_M_counter_q_cy[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X14Y36.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[11]
    SLICE_X14Y36.COUT    Tbyp                  0.091   Mcount_M_counter_q_cy[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X14Y37.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X14Y37.AMUX    Tcina                 0.210   Mcount_M_counter_q_cy[19]
                                                       Mcount_M_counter_q_cy<19>
    SLICE_X13Y37.B1      net (fanout=1)        0.954   Result[16]
    SLICE_X13Y37.CLK     Tas                   0.373   M_counter_q[17]
                                                       M_counter_q_16_rstpot
                                                       M_counter_q_16
    -------------------------------------------------  ---------------------------
    Total                                      2.931ns (1.758ns logic, 1.173ns route)
                                                       (60.0% logic, 40.0% route)

--------------------------------------------------------------------------------
Slack:                  17.020ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd14_1 (FF)
  Destination:          M_counter_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.937ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.295 - 0.303)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd14_1 to M_counter_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y38.AQ      Tcko                  0.430   M_state_q_FSM_FFd15
                                                       M_state_q_FSM_FFd14_1
    SLICE_X13Y39.D3      net (fanout=1)        0.578   M_state_q_FSM_FFd14_1
    SLICE_X13Y39.D       Tilo                  0.259   M_state_q_FSM_FFd13_1
                                                       _n01381
    SLICE_X15Y34.C1      net (fanout=21)       1.297   _n0138
    SLICE_X15Y34.CLK     Tas                   0.373   M_counter_q[6]
                                                       M_counter_q_5_rstpot
                                                       M_counter_q_5
    -------------------------------------------------  ---------------------------
    Total                                      2.937ns (1.062ns logic, 1.875ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack:                  17.021ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_5 (FF)
  Destination:          M_counter_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.920ns (Levels of Logic = 5)
  Clock Path Skew:      -0.024ns (0.288 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_5 to M_counter_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y34.CQ      Tcko                  0.430   M_counter_q[6]
                                                       M_counter_q_5
    SLICE_X14Y34.B4      net (fanout=2)        0.314   M_counter_q[5]
    SLICE_X14Y34.COUT    Topcyb                0.448   Mcount_M_counter_q_cy[7]
                                                       M_counter_q[5]_rt
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X14Y35.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X14Y35.COUT    Tbyp                  0.091   Mcount_M_counter_q_cy[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X14Y36.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[11]
    SLICE_X14Y36.COUT    Tbyp                  0.091   Mcount_M_counter_q_cy[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X14Y37.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X14Y37.AMUX    Tcina                 0.210   Mcount_M_counter_q_cy[19]
                                                       Mcount_M_counter_q_cy<19>
    SLICE_X13Y37.B1      net (fanout=1)        0.954   Result[16]
    SLICE_X13Y37.CLK     Tas                   0.373   M_counter_q[17]
                                                       M_counter_q_16_rstpot
                                                       M_counter_q_16
    -------------------------------------------------  ---------------------------
    Total                                      2.920ns (1.643ns logic, 1.277ns route)
                                                       (56.3% logic, 43.7% route)

--------------------------------------------------------------------------------
Slack:                  17.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_6 (FF)
  Destination:          M_counter_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.918ns (Levels of Logic = 5)
  Clock Path Skew:      -0.024ns (0.288 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_6 to M_counter_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y34.DQ      Tcko                  0.430   M_counter_q[6]
                                                       M_counter_q_6
    SLICE_X14Y34.C5      net (fanout=2)        0.435   M_counter_q[6]
    SLICE_X14Y34.COUT    Topcyc                0.325   Mcount_M_counter_q_cy[7]
                                                       M_counter_q[6]_rt
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X14Y35.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X14Y35.COUT    Tbyp                  0.091   Mcount_M_counter_q_cy[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X14Y36.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[11]
    SLICE_X14Y36.COUT    Tbyp                  0.091   Mcount_M_counter_q_cy[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X14Y37.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X14Y37.AMUX    Tcina                 0.210   Mcount_M_counter_q_cy[19]
                                                       Mcount_M_counter_q_cy<19>
    SLICE_X13Y37.B1      net (fanout=1)        0.954   Result[16]
    SLICE_X13Y37.CLK     Tas                   0.373   M_counter_q[17]
                                                       M_counter_q_16_rstpot
                                                       M_counter_q_16
    -------------------------------------------------  ---------------------------
    Total                                      2.918ns (1.520ns logic, 1.398ns route)
                                                       (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------
Slack:                  17.026ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd15 (FF)
  Destination:          M_counter_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.928ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.292 - 0.303)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd15 to M_counter_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y38.DQ      Tcko                  0.430   M_state_q_FSM_FFd15
                                                       M_state_q_FSM_FFd15
    SLICE_X15Y33.A3      net (fanout=4)        0.846   M_state_q_FSM_FFd15
    SLICE_X15Y33.A       Tilo                  0.259   M_counter_q[2]
                                                       _n0135_inv1_cepot_INV_0
    SLICE_X15Y36.B2      net (fanout=21)       1.020   _n0135_inv1_cepot
    SLICE_X15Y36.CLK     Tas                   0.373   M_counter_q[14]
                                                       M_counter_q_12_rstpot
                                                       M_counter_q_12
    -------------------------------------------------  ---------------------------
    Total                                      2.928ns (1.062ns logic, 1.866ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack:                  17.028ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_4 (FF)
  Destination:          M_counter_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.913ns (Levels of Logic = 5)
  Clock Path Skew:      -0.024ns (0.288 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_4 to M_counter_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y34.BQ      Tcko                  0.430   M_counter_q[6]
                                                       M_counter_q_4
    SLICE_X14Y34.A5      net (fanout=2)        0.207   M_counter_q[4]
    SLICE_X14Y34.COUT    Topcya                0.472   Mcount_M_counter_q_cy[7]
                                                       M_counter_q[4]_rt
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X14Y35.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X14Y35.COUT    Tbyp                  0.091   Mcount_M_counter_q_cy[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X14Y36.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[11]
    SLICE_X14Y36.COUT    Tbyp                  0.091   Mcount_M_counter_q_cy[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X14Y37.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X14Y37.BMUX    Tcinb                 0.277   Mcount_M_counter_q_cy[19]
                                                       Mcount_M_counter_q_cy<19>
    SLICE_X13Y37.C2      net (fanout=1)        0.963   Result[17]
    SLICE_X13Y37.CLK     Tas                   0.373   M_counter_q[17]
                                                       M_counter_q_17_rstpot
                                                       M_counter_q_17
    -------------------------------------------------  ---------------------------
    Total                                      2.913ns (1.734ns logic, 1.179ns route)
                                                       (59.5% logic, 40.5% route)

--------------------------------------------------------------------------------
Slack:                  17.028ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_26 (FF)
  Destination:          M_counter_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.936ns (Levels of Logic = 2)
  Clock Path Skew:      -0.001ns (0.195 - 0.196)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_26 to M_counter_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y38.DQ      Tcko                  0.430   M_counter_q[26]
                                                       M_counter_q_26
    SLICE_X13Y39.D5      net (fanout=7)        0.516   M_counter_q[26]
    SLICE_X13Y39.D       Tilo                  0.259   M_state_q_FSM_FFd13_1
                                                       _n01381
    SLICE_X15Y33.D3      net (fanout=21)       1.358   _n0138
    SLICE_X15Y33.CLK     Tas                   0.373   M_counter_q[2]
                                                       M_counter_q_2_rstpot
                                                       M_counter_q_2
    -------------------------------------------------  ---------------------------
    Total                                      2.936ns (1.062ns logic, 1.874ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: M_alu_alu[0]/CLK0
  Logical resource: M_sum_q_0/CLK0
  Location pin: ILOGIC_X9Y60.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_manual_q_0/CLK
  Logical resource: M_manual_q_0/CK
  Location pin: SLICE_X12Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_counter_q[17]/CLK
  Logical resource: M_counter_q_15/CK
  Location pin: SLICE_X13Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_counter_q[17]/CLK
  Logical resource: M_counter_q_16/CK
  Location pin: SLICE_X13Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_counter_q[17]/CLK
  Logical resource: M_counter_q_17/CK
  Location pin: SLICE_X13Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd15/CLK
  Logical resource: M_state_q_FSM_FFd14_1/CK
  Location pin: SLICE_X13Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd15/CLK
  Logical resource: M_state_q_FSM_FFd13/CK
  Location pin: SLICE_X13Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd15/CLK
  Logical resource: M_state_q_FSM_FFd14/CK
  Location pin: SLICE_X13Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd15/CLK
  Logical resource: M_state_q_FSM_FFd15/CK
  Location pin: SLICE_X13Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd13_1/CLK
  Logical resource: M_state_q_FSM_FFd13_1/CK
  Location pin: SLICE_X13Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_sum_q[1]/CLK
  Logical resource: M_sum_q_1/CK
  Location pin: SLICE_X13Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_counter_q[2]/CLK
  Logical resource: M_counter_q_0/CK
  Location pin: SLICE_X15Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_counter_q[2]/CLK
  Logical resource: M_counter_q_1/CK
  Location pin: SLICE_X15Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_counter_q[2]/CLK
  Logical resource: M_counter_q_2/CK
  Location pin: SLICE_X15Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_counter_q[6]/CLK
  Logical resource: M_counter_q_3/CK
  Location pin: SLICE_X15Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_counter_q[6]/CLK
  Logical resource: M_counter_q_4/CK
  Location pin: SLICE_X15Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_counter_q[6]/CLK
  Logical resource: M_counter_q_5/CK
  Location pin: SLICE_X15Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_counter_q[6]/CLK
  Logical resource: M_counter_q_6/CK
  Location pin: SLICE_X15Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_counter_q[10]/CLK
  Logical resource: M_counter_q_7/CK
  Location pin: SLICE_X15Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_counter_q[10]/CLK
  Logical resource: M_counter_q_8/CK
  Location pin: SLICE_X15Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_counter_q[10]/CLK
  Logical resource: M_counter_q_9/CK
  Location pin: SLICE_X15Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_counter_q[10]/CLK
  Logical resource: M_counter_q_10/CK
  Location pin: SLICE_X15Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_counter_q[14]/CLK
  Logical resource: M_counter_q_11/CK
  Location pin: SLICE_X15Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_counter_q[14]/CLK
  Logical resource: M_counter_q_12/CK
  Location pin: SLICE_X15Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_counter_q[14]/CLK
  Logical resource: M_counter_q_13/CK
  Location pin: SLICE_X15Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_counter_q[14]/CLK
  Logical resource: M_counter_q_14/CK
  Location pin: SLICE_X15Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_counter_q[21]/CLK
  Logical resource: M_counter_q_18/CK
  Location pin: SLICE_X15Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_counter_q[21]/CLK
  Logical resource: M_counter_q_19/CK
  Location pin: SLICE_X15Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_counter_q[21]/CLK
  Logical resource: M_counter_q_20/CK
  Location pin: SLICE_X15Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.693|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 623 paths, 0 nets, and 226 connections

Design statistics:
   Minimum period:   5.693ns{1}   (Maximum frequency: 175.654MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Dec 03 15:44:15 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4549 MB



