{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1572466275371 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1572466275371 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 30 17:11:15 2019 " "Processing started: Wed Oct 30 17:11:15 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1572466275371 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1572466275371 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map AES -c AES --generate_functional_sim_netlist " "Command: quartus_map AES -c AES --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1572466275372 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1572466275806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AES-implementa " "Found design unit 1: AES-implementa" {  } { { "AES.vhd" "" { Text "C:/Users/andre/Desktop/Algoritmo AES em VHDL/AES.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572466276213 ""} { "Info" "ISGN_ENTITY_NAME" "1 AES " "Found entity 1: AES" {  } { { "AES.vhd" "" { Text "C:/Users/andre/Desktop/Algoritmo AES em VHDL/AES.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572466276213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572466276213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftrows.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftrows.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftRows-implementaShift " "Found design unit 1: ShiftRows-implementaShift" {  } { { "ShiftRows.vhd" "" { Text "C:/Users/andre/Desktop/Algoritmo AES em VHDL/ShiftRows.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572466276216 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftRows " "Found entity 1: ShiftRows" {  } { { "ShiftRows.vhd" "" { Text "C:/Users/andre/Desktop/Algoritmo AES em VHDL/ShiftRows.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572466276216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572466276216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subbytes.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subbytes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SubBytes-hardwareSub " "Found design unit 1: SubBytes-hardwareSub" {  } { { "SubBytes.vhd" "" { Text "C:/Users/andre/Desktop/Algoritmo AES em VHDL/SubBytes.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572466276219 ""} { "Info" "ISGN_ENTITY_NAME" "1 SubBytes " "Found entity 1: SubBytes" {  } { { "SubBytes.vhd" "" { Text "C:/Users/andre/Desktop/Algoritmo AES em VHDL/SubBytes.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572466276219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572466276219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria_sbox.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoria_sbox.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria_sbox-behaviour " "Found design unit 1: memoria_sbox-behaviour" {  } { { "memoria_sbox.vhd" "" { Text "C:/Users/andre/Desktop/Algoritmo AES em VHDL/memoria_sbox.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572466276223 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoria_sbox " "Found entity 1: memoria_sbox" {  } { { "memoria_sbox.vhd" "" { Text "C:/Users/andre/Desktop/Algoritmo AES em VHDL/memoria_sbox.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572466276223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572466276223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4p1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4p1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux4p1-implementaMux " "Found design unit 1: Mux4p1-implementaMux" {  } { { "Mux4p1.vhd" "" { Text "C:/Users/andre/Desktop/Algoritmo AES em VHDL/Mux4p1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572466276226 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux4p1 " "Found entity 1: Mux4p1" {  } { { "Mux4p1.vhd" "" { Text "C:/Users/andre/Desktop/Algoritmo AES em VHDL/Mux4p1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572466276226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572466276226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2p1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2p1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2p1-implementaMux " "Found design unit 1: Mux2p1-implementaMux" {  } { { "Mux2p1.vhd" "" { Text "C:/Users/andre/Desktop/Algoritmo AES em VHDL/Mux2p1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572466276229 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2p1 " "Found entity 1: Mux2p1" {  } { { "Mux2p1.vhd" "" { Text "C:/Users/andre/Desktop/Algoritmo AES em VHDL/Mux2p1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572466276229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572466276229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addround.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addround.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AddRound-hardwareAddRound " "Found design unit 1: AddRound-hardwareAddRound" {  } { { "AddRound.vhd" "" { Text "C:/Users/andre/Desktop/Algoritmo AES em VHDL/AddRound.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572466276232 ""} { "Info" "ISGN_ENTITY_NAME" "1 AddRound " "Found entity 1: AddRound" {  } { { "AddRound.vhd" "" { Text "C:/Users/andre/Desktop/Algoritmo AES em VHDL/AddRound.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572466276232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572466276232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register8bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register8bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register8bits-hardwareRegistradores " "Found design unit 1: register8bits-hardwareRegistradores" {  } { { "register8bits.vhd" "" { Text "C:/Users/andre/Desktop/Algoritmo AES em VHDL/register8bits.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572466276234 ""} { "Info" "ISGN_ENTITY_NAME" "1 register8bits " "Found entity 1: register8bits" {  } { { "register8bits.vhd" "" { Text "C:/Users/andre/Desktop/Algoritmo AES em VHDL/register8bits.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572466276234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572466276234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subchave.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subchave.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SubChave-hardware " "Found design unit 1: SubChave-hardware" {  } { { "SubChave.vhd" "" { Text "C:/Users/andre/Desktop/Algoritmo AES em VHDL/SubChave.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572466276237 ""} { "Info" "ISGN_ENTITY_NAME" "1 SubChave " "Found entity 1: SubChave" {  } { { "SubChave.vhd" "" { Text "C:/Users/andre/Desktop/Algoritmo AES em VHDL/SubChave.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572466276237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572466276237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mixcolumns.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mixcolumns.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MixColumns-Behavioral " "Found design unit 1: MixColumns-Behavioral" {  } { { "MixColumns.vhd" "" { Text "C:/Users/andre/Desktop/Algoritmo AES em VHDL/MixColumns.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572466276242 ""} { "Info" "ISGN_ENTITY_NAME" "1 MixColumns " "Found entity 1: MixColumns" {  } { { "MixColumns.vhd" "" { Text "C:/Users/andre/Desktop/Algoritmo AES em VHDL/MixColumns.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572466276242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572466276242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_aes.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_aes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_AES-hardware " "Found design unit 1: tb_AES-hardware" {  } { { "tb_AES.vhd" "" { Text "C:/Users/andre/Desktop/Algoritmo AES em VHDL/tb_AES.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572466276245 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_AES " "Found entity 1: tb_AES" {  } { { "tb_AES.vhd" "" { Text "C:/Users/andre/Desktop/Algoritmo AES em VHDL/tb_AES.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572466276245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572466276245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxsub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MuxSub-hardware " "Found design unit 1: MuxSub-hardware" {  } { { "MuxSub.vhd" "" { Text "C:/Users/andre/Desktop/Algoritmo AES em VHDL/MuxSub.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572466276248 ""} { "Info" "ISGN_ENTITY_NAME" "1 MuxSub " "Found entity 1: MuxSub" {  } { { "MuxSub.vhd" "" { Text "C:/Users/andre/Desktop/Algoritmo AES em VHDL/MuxSub.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572466276248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572466276248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle_aes.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controle_aes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controle_AES-implementa " "Found design unit 1: controle_AES-implementa" {  } { { "controle_AES.vhd" "" { Text "C:/Users/andre/Desktop/Algoritmo AES em VHDL/controle_AES.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572466276251 ""} { "Info" "ISGN_ENTITY_NAME" "1 controle_AES " "Found entity 1: controle_AES" {  } { { "controle_AES.vhd" "" { Text "C:/Users/andre/Desktop/Algoritmo AES em VHDL/controle_AES.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572466276251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572466276251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conecta_topo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conecta_topo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Conecta_topo-conectando_controle_operativa " "Found design unit 1: Conecta_topo-conectando_controle_operativa" {  } { { "Conecta_topo.vhd" "" { Text "C:/Users/andre/Desktop/Algoritmo AES em VHDL/Conecta_topo.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572466276254 ""} { "Info" "ISGN_ENTITY_NAME" "1 Conecta_topo " "Found entity 1: Conecta_topo" {  } { { "Conecta_topo.vhd" "" { Text "C:/Users/andre/Desktop/Algoritmo AES em VHDL/Conecta_topo.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572466276254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572466276254 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Conecta_topo " "Elaborating entity \"Conecta_topo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1572466276294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controle_AES controle_AES:PC " "Elaborating entity \"controle_AES\" for hierarchy \"controle_AES:PC\"" {  } { { "Conecta_topo.vhd" "PC" { Text "C:/Users/andre/Desktop/Algoritmo AES em VHDL/Conecta_topo.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572466276305 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Sel_EntradaSubChave controle_AES.vhd(24) " "VHDL Signal Declaration warning at controle_AES.vhd(24): used implicit default value for signal \"Sel_EntradaSubChave\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "controle_AES.vhd" "" { Text "C:/Users/andre/Desktop/Algoritmo AES em VHDL/controle_AES.vhd" 24 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1572466276305 "|Conecta_topo|controle_AES:PC"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Sel_rcon controle_AES.vhd(25) " "VHDL Signal Declaration warning at controle_AES.vhd(25): used implicit default value for signal \"Sel_rcon\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "controle_AES.vhd" "" { Text "C:/Users/andre/Desktop/Algoritmo AES em VHDL/controle_AES.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1572466276305 "|Conecta_topo|controle_AES:PC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Sel_EntradaAddKey controle_AES.vhd(80) " "VHDL Process Statement warning at controle_AES.vhd(80): inferring latch(es) for signal or variable \"Sel_EntradaAddKey\", which holds its previous value in one or more paths through the process" {  } { { "controle_AES.vhd" "" { Text "C:/Users/andre/Desktop/Algoritmo AES em VHDL/controle_AES.vhd" 80 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1572466276306 "|Conecta_topo|controle_AES:PC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Sel_EntradaAddTxt controle_AES.vhd(80) " "VHDL Process Statement warning at controle_AES.vhd(80): inferring latch(es) for signal or variable \"Sel_EntradaAddTxt\", which holds its previous value in one or more paths through the process" {  } { { "controle_AES.vhd" "" { Text "C:/Users/andre/Desktop/Algoritmo AES em VHDL/controle_AES.vhd" 80 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1572466276306 "|Conecta_topo|controle_AES:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sel_EntradaAddTxt\[0\] controle_AES.vhd(80) " "Inferred latch for \"Sel_EntradaAddTxt\[0\]\" at controle_AES.vhd(80)" {  } { { "controle_AES.vhd" "" { Text "C:/Users/andre/Desktop/Algoritmo AES em VHDL/controle_AES.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1572466276306 "|Conecta_topo|controle_AES:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sel_EntradaAddTxt\[1\] controle_AES.vhd(80) " "Inferred latch for \"Sel_EntradaAddTxt\[1\]\" at controle_AES.vhd(80)" {  } { { "controle_AES.vhd" "" { Text "C:/Users/andre/Desktop/Algoritmo AES em VHDL/controle_AES.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1572466276306 "|Conecta_topo|controle_AES:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sel_EntradaAddKey controle_AES.vhd(80) " "Inferred latch for \"Sel_EntradaAddKey\" at controle_AES.vhd(80)" {  } { { "controle_AES.vhd" "" { Text "C:/Users/andre/Desktop/Algoritmo AES em VHDL/controle_AES.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1572466276307 "|Conecta_topo|controle_AES:PC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AES AES:PO " "Elaborating entity \"AES\" for hierarchy \"AES:PO\"" {  } { { "Conecta_topo.vhd" "PO" { Text "C:/Users/andre/Desktop/Algoritmo AES em VHDL/Conecta_topo.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572466276310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register8bits AES:PO\|register8bits:r0_txt " "Elaborating entity \"register8bits\" for hierarchy \"AES:PO\|register8bits:r0_txt\"" {  } { { "AES.vhd" "r0_txt" { Text "C:/Users/andre/Desktop/Algoritmo AES em VHDL/AES.vhd" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572466276408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4p1 AES:PO\|Mux4p1:Escolhe_Qual_Texto " "Elaborating entity \"Mux4p1\" for hierarchy \"AES:PO\|Mux4p1:Escolhe_Qual_Texto\"" {  } { { "AES.vhd" "Escolhe_Qual_Texto" { Text "C:/Users/andre/Desktop/Algoritmo AES em VHDL/AES.vhd" 441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572466276449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2p1 AES:PO\|Mux2p1:Escolhe_Qual_Chave " "Elaborating entity \"Mux2p1\" for hierarchy \"AES:PO\|Mux2p1:Escolhe_Qual_Chave\"" {  } { { "AES.vhd" "Escolhe_Qual_Chave" { Text "C:/Users/andre/Desktop/Algoritmo AES em VHDL/AES.vhd" 453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572466276459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddRound AES:PO\|AddRound:Add " "Elaborating entity \"AddRound\" for hierarchy \"AES:PO\|AddRound:Add\"" {  } { { "AES.vhd" "Add" { Text "C:/Users/andre/Desktop/Algoritmo AES em VHDL/AES.vhd" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572466276467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SubBytes AES:PO\|SubBytes:SubB " "Elaborating entity \"SubBytes\" for hierarchy \"AES:PO\|SubBytes:SubB\"" {  } { { "AES.vhd" "SubB" { Text "C:/Users/andre/Desktop/Algoritmo AES em VHDL/AES.vhd" 641 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572466276495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria_sbox AES:PO\|SubBytes:SubB\|memoria_sbox:e0_q " "Elaborating entity \"memoria_sbox\" for hierarchy \"AES:PO\|SubBytes:SubB\|memoria_sbox:e0_q\"" {  } { { "SubBytes.vhd" "e0_q" { Text "C:/Users/andre/Desktop/Algoritmo AES em VHDL/SubBytes.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572466276505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftRows AES:PO\|ShiftRows:shift " "Elaborating entity \"ShiftRows\" for hierarchy \"AES:PO\|ShiftRows:shift\"" {  } { { "AES.vhd" "shift" { Text "C:/Users/andre/Desktop/Algoritmo AES em VHDL/AES.vhd" 805 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572466276571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MixColumns AES:PO\|MixColumns:Mix " "Elaborating entity \"MixColumns\" for hierarchy \"AES:PO\|MixColumns:Mix\"" {  } { { "AES.vhd" "Mix" { Text "C:/Users/andre/Desktop/Algoritmo AES em VHDL/AES.vhd" 969 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572466276596 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "estouro MixColumns.vhd(25) " "VHDL Signal Declaration warning at MixColumns.vhd(25): used explicit default value for signal \"estouro\" because signal was never assigned a value" {  } { { "MixColumns.vhd" "" { Text "C:/Users/andre/Desktop/Algoritmo AES em VHDL/MixColumns.vhd" 25 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1572466276598 "|Conecta_topo|AES:PO|MixColumns:Mix"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "estouro MixColumns.vhd(44) " "VHDL Process Statement warning at MixColumns.vhd(44): signal \"estouro\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MixColumns.vhd" "" { Text "C:/Users/andre/Desktop/Algoritmo AES em VHDL/MixColumns.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1572466276598 "|Conecta_topo|AES:PO|MixColumns:Mix"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "estouro MixColumns.vhd(51) " "VHDL Process Statement warning at MixColumns.vhd(51): signal \"estouro\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MixColumns.vhd" "" { Text "C:/Users/andre/Desktop/Algoritmo AES em VHDL/MixColumns.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1572466276598 "|Conecta_topo|AES:PO|MixColumns:Mix"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "estouro MixColumns.vhd(64) " "VHDL Process Statement warning at MixColumns.vhd(64): signal \"estouro\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MixColumns.vhd" "" { Text "C:/Users/andre/Desktop/Algoritmo AES em VHDL/MixColumns.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1572466276598 "|Conecta_topo|AES:PO|MixColumns:Mix"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "estouro MixColumns.vhd(71) " "VHDL Process Statement warning at MixColumns.vhd(71): signal \"estouro\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MixColumns.vhd" "" { Text "C:/Users/andre/Desktop/Algoritmo AES em VHDL/MixColumns.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1572466276598 "|Conecta_topo|AES:PO|MixColumns:Mix"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "estouro MixColumns.vhd(84) " "VHDL Process Statement warning at MixColumns.vhd(84): signal \"estouro\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MixColumns.vhd" "" { Text "C:/Users/andre/Desktop/Algoritmo AES em VHDL/MixColumns.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1572466276599 "|Conecta_topo|AES:PO|MixColumns:Mix"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "estouro MixColumns.vhd(91) " "VHDL Process Statement warning at MixColumns.vhd(91): signal \"estouro\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MixColumns.vhd" "" { Text "C:/Users/andre/Desktop/Algoritmo AES em VHDL/MixColumns.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1572466276599 "|Conecta_topo|AES:PO|MixColumns:Mix"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "estouro MixColumns.vhd(104) " "VHDL Process Statement warning at MixColumns.vhd(104): signal \"estouro\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MixColumns.vhd" "" { Text "C:/Users/andre/Desktop/Algoritmo AES em VHDL/MixColumns.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1572466276604 "|Conecta_topo|AES:PO|MixColumns:Mix"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "estouro MixColumns.vhd(111) " "VHDL Process Statement warning at MixColumns.vhd(111): signal \"estouro\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MixColumns.vhd" "" { Text "C:/Users/andre/Desktop/Algoritmo AES em VHDL/MixColumns.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1572466276604 "|Conecta_topo|AES:PO|MixColumns:Mix"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "estouro MixColumns.vhd(126) " "VHDL Process Statement warning at MixColumns.vhd(126): signal \"estouro\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MixColumns.vhd" "" { Text "C:/Users/andre/Desktop/Algoritmo AES em VHDL/MixColumns.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1572466276604 "|Conecta_topo|AES:PO|MixColumns:Mix"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "estouro MixColumns.vhd(133) " "VHDL Process Statement warning at MixColumns.vhd(133): signal \"estouro\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MixColumns.vhd" "" { Text "C:/Users/andre/Desktop/Algoritmo AES em VHDL/MixColumns.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1572466276604 "|Conecta_topo|AES:PO|MixColumns:Mix"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "estouro MixColumns.vhd(146) " "VHDL Process Statement warning at MixColumns.vhd(146): signal \"estouro\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MixColumns.vhd" "" { Text "C:/Users/andre/Desktop/Algoritmo AES em VHDL/MixColumns.vhd" 146 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1572466276604 "|Conecta_topo|AES:PO|MixColumns:Mix"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "estouro MixColumns.vhd(153) " "VHDL Process Statement warning at MixColumns.vhd(153): signal \"estouro\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MixColumns.vhd" "" { Text "C:/Users/andre/Desktop/Algoritmo AES em VHDL/MixColumns.vhd" 153 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1572466276605 "|Conecta_topo|AES:PO|MixColumns:Mix"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "estouro MixColumns.vhd(166) " "VHDL Process Statement warning at MixColumns.vhd(166): signal \"estouro\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MixColumns.vhd" "" { Text "C:/Users/andre/Desktop/Algoritmo AES em VHDL/MixColumns.vhd" 166 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1572466276609 "|Conecta_topo|AES:PO|MixColumns:Mix"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "estouro MixColumns.vhd(173) " "VHDL Process Statement warning at MixColumns.vhd(173): signal \"estouro\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MixColumns.vhd" "" { Text "C:/Users/andre/Desktop/Algoritmo AES em VHDL/MixColumns.vhd" 173 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1572466276609 "|Conecta_topo|AES:PO|MixColumns:Mix"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "estouro MixColumns.vhd(186) " "VHDL Process Statement warning at MixColumns.vhd(186): signal \"estouro\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MixColumns.vhd" "" { Text "C:/Users/andre/Desktop/Algoritmo AES em VHDL/MixColumns.vhd" 186 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1572466276610 "|Conecta_topo|AES:PO|MixColumns:Mix"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "estouro MixColumns.vhd(193) " "VHDL Process Statement warning at MixColumns.vhd(193): signal \"estouro\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MixColumns.vhd" "" { Text "C:/Users/andre/Desktop/Algoritmo AES em VHDL/MixColumns.vhd" 193 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1572466276610 "|Conecta_topo|AES:PO|MixColumns:Mix"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "estouro MixColumns.vhd(207) " "VHDL Process Statement warning at MixColumns.vhd(207): signal \"estouro\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MixColumns.vhd" "" { Text "C:/Users/andre/Desktop/Algoritmo AES em VHDL/MixColumns.vhd" 207 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1572466276610 "|Conecta_topo|AES:PO|MixColumns:Mix"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "estouro MixColumns.vhd(214) " "VHDL Process Statement warning at MixColumns.vhd(214): signal \"estouro\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MixColumns.vhd" "" { Text "C:/Users/andre/Desktop/Algoritmo AES em VHDL/MixColumns.vhd" 214 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1572466276610 "|Conecta_topo|AES:PO|MixColumns:Mix"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "estouro MixColumns.vhd(227) " "VHDL Process Statement warning at MixColumns.vhd(227): signal \"estouro\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MixColumns.vhd" "" { Text "C:/Users/andre/Desktop/Algoritmo AES em VHDL/MixColumns.vhd" 227 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1572466276611 "|Conecta_topo|AES:PO|MixColumns:Mix"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "estouro MixColumns.vhd(234) " "VHDL Process Statement warning at MixColumns.vhd(234): signal \"estouro\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MixColumns.vhd" "" { Text "C:/Users/andre/Desktop/Algoritmo AES em VHDL/MixColumns.vhd" 234 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1572466276614 "|Conecta_topo|AES:PO|MixColumns:Mix"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "estouro MixColumns.vhd(247) " "VHDL Process Statement warning at MixColumns.vhd(247): signal \"estouro\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MixColumns.vhd" "" { Text "C:/Users/andre/Desktop/Algoritmo AES em VHDL/MixColumns.vhd" 247 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1572466276614 "|Conecta_topo|AES:PO|MixColumns:Mix"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "estouro MixColumns.vhd(254) " "VHDL Process Statement warning at MixColumns.vhd(254): signal \"estouro\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MixColumns.vhd" "" { Text "C:/Users/andre/Desktop/Algoritmo AES em VHDL/MixColumns.vhd" 254 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1572466276615 "|Conecta_topo|AES:PO|MixColumns:Mix"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "estouro MixColumns.vhd(267) " "VHDL Process Statement warning at MixColumns.vhd(267): signal \"estouro\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MixColumns.vhd" "" { Text "C:/Users/andre/Desktop/Algoritmo AES em VHDL/MixColumns.vhd" 267 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1572466276615 "|Conecta_topo|AES:PO|MixColumns:Mix"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "estouro MixColumns.vhd(274) " "VHDL Process Statement warning at MixColumns.vhd(274): signal \"estouro\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MixColumns.vhd" "" { Text "C:/Users/andre/Desktop/Algoritmo AES em VHDL/MixColumns.vhd" 274 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1572466276615 "|Conecta_topo|AES:PO|MixColumns:Mix"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "estouro MixColumns.vhd(288) " "VHDL Process Statement warning at MixColumns.vhd(288): signal \"estouro\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MixColumns.vhd" "" { Text "C:/Users/andre/Desktop/Algoritmo AES em VHDL/MixColumns.vhd" 288 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1572466276615 "|Conecta_topo|AES:PO|MixColumns:Mix"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "estouro MixColumns.vhd(295) " "VHDL Process Statement warning at MixColumns.vhd(295): signal \"estouro\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MixColumns.vhd" "" { Text "C:/Users/andre/Desktop/Algoritmo AES em VHDL/MixColumns.vhd" 295 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1572466276620 "|Conecta_topo|AES:PO|MixColumns:Mix"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "estouro MixColumns.vhd(308) " "VHDL Process Statement warning at MixColumns.vhd(308): signal \"estouro\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MixColumns.vhd" "" { Text "C:/Users/andre/Desktop/Algoritmo AES em VHDL/MixColumns.vhd" 308 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1572466276620 "|Conecta_topo|AES:PO|MixColumns:Mix"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "estouro MixColumns.vhd(315) " "VHDL Process Statement warning at MixColumns.vhd(315): signal \"estouro\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MixColumns.vhd" "" { Text "C:/Users/andre/Desktop/Algoritmo AES em VHDL/MixColumns.vhd" 315 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1572466276620 "|Conecta_topo|AES:PO|MixColumns:Mix"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "estouro MixColumns.vhd(328) " "VHDL Process Statement warning at MixColumns.vhd(328): signal \"estouro\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MixColumns.vhd" "" { Text "C:/Users/andre/Desktop/Algoritmo AES em VHDL/MixColumns.vhd" 328 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1572466276621 "|Conecta_topo|AES:PO|MixColumns:Mix"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "estouro MixColumns.vhd(335) " "VHDL Process Statement warning at MixColumns.vhd(335): signal \"estouro\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MixColumns.vhd" "" { Text "C:/Users/andre/Desktop/Algoritmo AES em VHDL/MixColumns.vhd" 335 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1572466276621 "|Conecta_topo|AES:PO|MixColumns:Mix"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "estouro MixColumns.vhd(348) " "VHDL Process Statement warning at MixColumns.vhd(348): signal \"estouro\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MixColumns.vhd" "" { Text "C:/Users/andre/Desktop/Algoritmo AES em VHDL/MixColumns.vhd" 348 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1572466276621 "|Conecta_topo|AES:PO|MixColumns:Mix"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "estouro MixColumns.vhd(355) " "VHDL Process Statement warning at MixColumns.vhd(355): signal \"estouro\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MixColumns.vhd" "" { Text "C:/Users/andre/Desktop/Algoritmo AES em VHDL/MixColumns.vhd" 355 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1572466276621 "|Conecta_topo|AES:PO|MixColumns:Mix"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SubChave AES:PO\|SubChave:Calculo_SubChave " "Elaborating entity \"SubChave\" for hierarchy \"AES:PO\|SubChave:Calculo_SubChave\"" {  } { { "AES.vhd" "Calculo_SubChave" { Text "C:/Users/andre/Desktop/Algoritmo AES em VHDL/AES.vhd" 1145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572466276657 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "n12_sg SubChave.vhd(26) " "Verilog HDL or VHDL warning at SubChave.vhd(26): object \"n12_sg\" assigned a value but never read" {  } { { "SubChave.vhd" "" { Text "C:/Users/andre/Desktop/Algoritmo AES em VHDL/SubChave.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1572466276658 "|Conecta_topo|AES:PO|SubChave:Calculo_SubChave"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "n13_sg SubChave.vhd(26) " "Verilog HDL or VHDL warning at SubChave.vhd(26): object \"n13_sg\" assigned a value but never read" {  } { { "SubChave.vhd" "" { Text "C:/Users/andre/Desktop/Algoritmo AES em VHDL/SubChave.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1572466276659 "|Conecta_topo|AES:PO|SubChave:Calculo_SubChave"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "n14_sg SubChave.vhd(26) " "Verilog HDL or VHDL warning at SubChave.vhd(26): object \"n14_sg\" assigned a value but never read" {  } { { "SubChave.vhd" "" { Text "C:/Users/andre/Desktop/Algoritmo AES em VHDL/SubChave.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1572466276659 "|Conecta_topo|AES:PO|SubChave:Calculo_SubChave"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "n15_sg SubChave.vhd(26) " "Verilog HDL or VHDL warning at SubChave.vhd(26): object \"n15_sg\" assigned a value but never read" {  } { { "SubChave.vhd" "" { Text "C:/Users/andre/Desktop/Algoritmo AES em VHDL/SubChave.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1572466276659 "|Conecta_topo|AES:PO|SubChave:Calculo_SubChave"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "zero SubChave.vhd(27) " "VHDL Signal Declaration warning at SubChave.vhd(27): used explicit default value for signal \"zero\" because signal was never assigned a value" {  } { { "SubChave.vhd" "" { Text "C:/Users/andre/Desktop/Algoritmo AES em VHDL/SubChave.vhd" 27 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1572466276659 "|Conecta_topo|AES:PO|SubChave:Calculo_SubChave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxSub AES:PO\|SubChave:Calculo_SubChave\|MuxSub:seleciona " "Elaborating entity \"MuxSub\" for hierarchy \"AES:PO\|SubChave:Calculo_SubChave\|MuxSub:seleciona\"" {  } { { "SubChave.vhd" "seleciona" { Text "C:/Users/andre/Desktop/Algoritmo AES em VHDL/SubChave.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572466276667 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "r1 MuxSub.vhd(15) " "VHDL Signal Declaration warning at MuxSub.vhd(15): used explicit default value for signal \"r1\" because signal was never assigned a value" {  } { { "MuxSub.vhd" "" { Text "C:/Users/andre/Desktop/Algoritmo AES em VHDL/MuxSub.vhd" 15 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1572466276668 "|Conecta_topo|AES:PO|SubChave:Calculo_SubChave|MuxSub:seleciona"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "r2 MuxSub.vhd(16) " "VHDL Signal Declaration warning at MuxSub.vhd(16): used explicit default value for signal \"r2\" because signal was never assigned a value" {  } { { "MuxSub.vhd" "" { Text "C:/Users/andre/Desktop/Algoritmo AES em VHDL/MuxSub.vhd" 16 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1572466276668 "|Conecta_topo|AES:PO|SubChave:Calculo_SubChave|MuxSub:seleciona"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "r3 MuxSub.vhd(17) " "VHDL Signal Declaration warning at MuxSub.vhd(17): used explicit default value for signal \"r3\" because signal was never assigned a value" {  } { { "MuxSub.vhd" "" { Text "C:/Users/andre/Desktop/Algoritmo AES em VHDL/MuxSub.vhd" 17 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1572466276668 "|Conecta_topo|AES:PO|SubChave:Calculo_SubChave|MuxSub:seleciona"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "r4 MuxSub.vhd(18) " "VHDL Signal Declaration warning at MuxSub.vhd(18): used explicit default value for signal \"r4\" because signal was never assigned a value" {  } { { "MuxSub.vhd" "" { Text "C:/Users/andre/Desktop/Algoritmo AES em VHDL/MuxSub.vhd" 18 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1572466276668 "|Conecta_topo|AES:PO|SubChave:Calculo_SubChave|MuxSub:seleciona"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "r5 MuxSub.vhd(19) " "VHDL Signal Declaration warning at MuxSub.vhd(19): used explicit default value for signal \"r5\" because signal was never assigned a value" {  } { { "MuxSub.vhd" "" { Text "C:/Users/andre/Desktop/Algoritmo AES em VHDL/MuxSub.vhd" 19 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1572466276668 "|Conecta_topo|AES:PO|SubChave:Calculo_SubChave|MuxSub:seleciona"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "r6 MuxSub.vhd(20) " "VHDL Signal Declaration warning at MuxSub.vhd(20): used explicit default value for signal \"r6\" because signal was never assigned a value" {  } { { "MuxSub.vhd" "" { Text "C:/Users/andre/Desktop/Algoritmo AES em VHDL/MuxSub.vhd" 20 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1572466276668 "|Conecta_topo|AES:PO|SubChave:Calculo_SubChave|MuxSub:seleciona"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "r7 MuxSub.vhd(21) " "VHDL Signal Declaration warning at MuxSub.vhd(21): used explicit default value for signal \"r7\" because signal was never assigned a value" {  } { { "MuxSub.vhd" "" { Text "C:/Users/andre/Desktop/Algoritmo AES em VHDL/MuxSub.vhd" 21 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1572466276668 "|Conecta_topo|AES:PO|SubChave:Calculo_SubChave|MuxSub:seleciona"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "r8 MuxSub.vhd(22) " "VHDL Signal Declaration warning at MuxSub.vhd(22): used explicit default value for signal \"r8\" because signal was never assigned a value" {  } { { "MuxSub.vhd" "" { Text "C:/Users/andre/Desktop/Algoritmo AES em VHDL/MuxSub.vhd" 22 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1572466276670 "|Conecta_topo|AES:PO|SubChave:Calculo_SubChave|MuxSub:seleciona"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "r9 MuxSub.vhd(23) " "VHDL Signal Declaration warning at MuxSub.vhd(23): used explicit default value for signal \"r9\" because signal was never assigned a value" {  } { { "MuxSub.vhd" "" { Text "C:/Users/andre/Desktop/Algoritmo AES em VHDL/MuxSub.vhd" 23 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1572466276670 "|Conecta_topo|AES:PO|SubChave:Calculo_SubChave|MuxSub:seleciona"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "r10 MuxSub.vhd(24) " "VHDL Signal Declaration warning at MuxSub.vhd(24): used explicit default value for signal \"r10\" because signal was never assigned a value" {  } { { "MuxSub.vhd" "" { Text "C:/Users/andre/Desktop/Algoritmo AES em VHDL/MuxSub.vhd" 24 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1572466276671 "|Conecta_topo|AES:PO|SubChave:Calculo_SubChave|MuxSub:seleciona"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r1 MuxSub.vhd(31) " "VHDL Process Statement warning at MuxSub.vhd(31): signal \"r1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MuxSub.vhd" "" { Text "C:/Users/andre/Desktop/Algoritmo AES em VHDL/MuxSub.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1572466276671 "|Conecta_topo|AES:PO|SubChave:Calculo_SubChave|MuxSub:seleciona"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r2 MuxSub.vhd(33) " "VHDL Process Statement warning at MuxSub.vhd(33): signal \"r2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MuxSub.vhd" "" { Text "C:/Users/andre/Desktop/Algoritmo AES em VHDL/MuxSub.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1572466276671 "|Conecta_topo|AES:PO|SubChave:Calculo_SubChave|MuxSub:seleciona"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r3 MuxSub.vhd(35) " "VHDL Process Statement warning at MuxSub.vhd(35): signal \"r3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MuxSub.vhd" "" { Text "C:/Users/andre/Desktop/Algoritmo AES em VHDL/MuxSub.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1572466276671 "|Conecta_topo|AES:PO|SubChave:Calculo_SubChave|MuxSub:seleciona"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r4 MuxSub.vhd(37) " "VHDL Process Statement warning at MuxSub.vhd(37): signal \"r4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MuxSub.vhd" "" { Text "C:/Users/andre/Desktop/Algoritmo AES em VHDL/MuxSub.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1572466276675 "|Conecta_topo|AES:PO|SubChave:Calculo_SubChave|MuxSub:seleciona"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r5 MuxSub.vhd(39) " "VHDL Process Statement warning at MuxSub.vhd(39): signal \"r5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MuxSub.vhd" "" { Text "C:/Users/andre/Desktop/Algoritmo AES em VHDL/MuxSub.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1572466276676 "|Conecta_topo|AES:PO|SubChave:Calculo_SubChave|MuxSub:seleciona"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r6 MuxSub.vhd(41) " "VHDL Process Statement warning at MuxSub.vhd(41): signal \"r6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MuxSub.vhd" "" { Text "C:/Users/andre/Desktop/Algoritmo AES em VHDL/MuxSub.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1572466276676 "|Conecta_topo|AES:PO|SubChave:Calculo_SubChave|MuxSub:seleciona"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r7 MuxSub.vhd(43) " "VHDL Process Statement warning at MuxSub.vhd(43): signal \"r7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MuxSub.vhd" "" { Text "C:/Users/andre/Desktop/Algoritmo AES em VHDL/MuxSub.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1572466276676 "|Conecta_topo|AES:PO|SubChave:Calculo_SubChave|MuxSub:seleciona"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r8 MuxSub.vhd(45) " "VHDL Process Statement warning at MuxSub.vhd(45): signal \"r8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MuxSub.vhd" "" { Text "C:/Users/andre/Desktop/Algoritmo AES em VHDL/MuxSub.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1572466276676 "|Conecta_topo|AES:PO|SubChave:Calculo_SubChave|MuxSub:seleciona"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r9 MuxSub.vhd(47) " "VHDL Process Statement warning at MuxSub.vhd(47): signal \"r9\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MuxSub.vhd" "" { Text "C:/Users/andre/Desktop/Algoritmo AES em VHDL/MuxSub.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1572466276676 "|Conecta_topo|AES:PO|SubChave:Calculo_SubChave|MuxSub:seleciona"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r10 MuxSub.vhd(49) " "VHDL Process Statement warning at MuxSub.vhd(49): signal \"r10\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MuxSub.vhd" "" { Text "C:/Users/andre/Desktop/Algoritmo AES em VHDL/MuxSub.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1572466276676 "|Conecta_topo|AES:PO|SubChave:Calculo_SubChave|MuxSub:seleciona"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "saida MuxSub.vhd(28) " "VHDL Process Statement warning at MuxSub.vhd(28): inferring latch(es) for signal or variable \"saida\", which holds its previous value in one or more paths through the process" {  } { { "MuxSub.vhd" "" { Text "C:/Users/andre/Desktop/Algoritmo AES em VHDL/MuxSub.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1572466276680 "|Conecta_topo|AES:PO|SubChave:Calculo_SubChave|MuxSub:seleciona"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[0\] MuxSub.vhd(28) " "Inferred latch for \"saida\[0\]\" at MuxSub.vhd(28)" {  } { { "MuxSub.vhd" "" { Text "C:/Users/andre/Desktop/Algoritmo AES em VHDL/MuxSub.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1572466276681 "|Conecta_topo|AES:PO|SubChave:Calculo_SubChave|MuxSub:seleciona"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[1\] MuxSub.vhd(28) " "Inferred latch for \"saida\[1\]\" at MuxSub.vhd(28)" {  } { { "MuxSub.vhd" "" { Text "C:/Users/andre/Desktop/Algoritmo AES em VHDL/MuxSub.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1572466276681 "|Conecta_topo|AES:PO|SubChave:Calculo_SubChave|MuxSub:seleciona"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[2\] MuxSub.vhd(28) " "Inferred latch for \"saida\[2\]\" at MuxSub.vhd(28)" {  } { { "MuxSub.vhd" "" { Text "C:/Users/andre/Desktop/Algoritmo AES em VHDL/MuxSub.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1572466276681 "|Conecta_topo|AES:PO|SubChave:Calculo_SubChave|MuxSub:seleciona"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[3\] MuxSub.vhd(28) " "Inferred latch for \"saida\[3\]\" at MuxSub.vhd(28)" {  } { { "MuxSub.vhd" "" { Text "C:/Users/andre/Desktop/Algoritmo AES em VHDL/MuxSub.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1572466276681 "|Conecta_topo|AES:PO|SubChave:Calculo_SubChave|MuxSub:seleciona"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[4\] MuxSub.vhd(28) " "Inferred latch for \"saida\[4\]\" at MuxSub.vhd(28)" {  } { { "MuxSub.vhd" "" { Text "C:/Users/andre/Desktop/Algoritmo AES em VHDL/MuxSub.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1572466276681 "|Conecta_topo|AES:PO|SubChave:Calculo_SubChave|MuxSub:seleciona"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[5\] MuxSub.vhd(28) " "Inferred latch for \"saida\[5\]\" at MuxSub.vhd(28)" {  } { { "MuxSub.vhd" "" { Text "C:/Users/andre/Desktop/Algoritmo AES em VHDL/MuxSub.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1572466276681 "|Conecta_topo|AES:PO|SubChave:Calculo_SubChave|MuxSub:seleciona"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[6\] MuxSub.vhd(28) " "Inferred latch for \"saida\[6\]\" at MuxSub.vhd(28)" {  } { { "MuxSub.vhd" "" { Text "C:/Users/andre/Desktop/Algoritmo AES em VHDL/MuxSub.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1572466276681 "|Conecta_topo|AES:PO|SubChave:Calculo_SubChave|MuxSub:seleciona"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[7\] MuxSub.vhd(28) " "Inferred latch for \"saida\[7\]\" at MuxSub.vhd(28)" {  } { { "MuxSub.vhd" "" { Text "C:/Users/andre/Desktop/Algoritmo AES em VHDL/MuxSub.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1572466276681 "|Conecta_topo|AES:PO|SubChave:Calculo_SubChave|MuxSub:seleciona"}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 64 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 64 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4612 " "Peak virtual memory: 4612 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1572466276918 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 30 17:11:16 2019 " "Processing ended: Wed Oct 30 17:11:16 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1572466276918 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1572466276918 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1572466276918 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1572466276918 ""}
