<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\GOWIN_FPGA\LED7DOAN\impl\gwsynthesis\hex8.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\GOWIN_FPGA\LED7DOAN\src\hex8.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25UG324ES</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Fri Aug  2 09:49:45 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C ES</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C ES</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>106</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>168</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>3</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>hex8/clk_1K</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>hex8/clk_1K_s1/Q </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>100.000(MHz)</td>
<td>175.361(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>hex8/clk_1K</td>
<td>100.000(MHz)</td>
<td>397.219(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>hex8/clk_1K</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>hex8/clk_1K</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>4.297</td>
<td>hc595_driver/SHCP_EDGE_CNT_1_s0/Q</td>
<td>hc595_driver/ds_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>-0.027</td>
<td>5.666</td>
</tr>
<tr>
<td>2</td>
<td>5.004</td>
<td>hc595_driver/SHCP_EDGE_CNT_3_s0/Q</td>
<td>hc595_driver/ds_s1/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>-0.037</td>
<td>4.721</td>
</tr>
<tr>
<td>3</td>
<td>6.621</td>
<td>hex8/divider_cnt_5_s0/Q</td>
<td>hex8/divider_cnt_13_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>-0.009</td>
<td>3.325</td>
</tr>
<tr>
<td>4</td>
<td>6.697</td>
<td>hex8/sel_r_1_s0/Q</td>
<td>hc595_driver/r_data_13_s0/D</td>
<td>hex8/clk_1K:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>-0.368</td>
<td>3.572</td>
</tr>
<tr>
<td>5</td>
<td>6.697</td>
<td>hex8/sel_r_1_s0/Q</td>
<td>hc595_driver/r_data_14_s0/D</td>
<td>hex8/clk_1K:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>-0.368</td>
<td>3.572</td>
</tr>
<tr>
<td>6</td>
<td>6.728</td>
<td>hex8/sel_r_1_s0/Q</td>
<td>hc595_driver/r_data_8_s0/D</td>
<td>hex8/clk_1K:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>-0.368</td>
<td>3.541</td>
</tr>
<tr>
<td>7</td>
<td>6.752</td>
<td>hex8/sel_r_1_s0/Q</td>
<td>hc595_driver/r_data_9_s0/D</td>
<td>hex8/clk_1K:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>-0.368</td>
<td>3.518</td>
</tr>
<tr>
<td>8</td>
<td>6.752</td>
<td>hex8/sel_r_1_s0/Q</td>
<td>hc595_driver/r_data_10_s0/D</td>
<td>hex8/clk_1K:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>-0.368</td>
<td>3.518</td>
</tr>
<tr>
<td>9</td>
<td>6.752</td>
<td>hex8/sel_r_1_s0/Q</td>
<td>hc595_driver/r_data_11_s0/D</td>
<td>hex8/clk_1K:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>-0.368</td>
<td>3.518</td>
</tr>
<tr>
<td>10</td>
<td>6.752</td>
<td>hex8/sel_r_1_s0/Q</td>
<td>hc595_driver/r_data_12_s0/D</td>
<td>hex8/clk_1K:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>-0.368</td>
<td>3.518</td>
</tr>
<tr>
<td>11</td>
<td>6.766</td>
<td>hex8/divider_cnt_5_s0/Q</td>
<td>hex8/divider_cnt_14_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>-0.009</td>
<td>3.180</td>
</tr>
<tr>
<td>12</td>
<td>6.929</td>
<td>hex8/divider_cnt_5_s0/Q</td>
<td>hex8/clk_1K_s1/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.011</td>
<td>2.749</td>
</tr>
<tr>
<td>13</td>
<td>6.930</td>
<td>hex8/divider_cnt_5_s0/Q</td>
<td>hex8/divider_cnt_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.011</td>
<td>2.995</td>
</tr>
<tr>
<td>14</td>
<td>6.939</td>
<td>hex8/divider_cnt_5_s0/Q</td>
<td>hex8/divider_cnt_5_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.998</td>
</tr>
<tr>
<td>15</td>
<td>7.004</td>
<td>hex8/divider_cnt_5_s0/Q</td>
<td>hex8/divider_cnt_8_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.933</td>
</tr>
<tr>
<td>16</td>
<td>7.159</td>
<td>hex8/divider_cnt_5_s0/Q</td>
<td>hex8/divider_cnt_7_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.002</td>
<td>2.775</td>
</tr>
<tr>
<td>17</td>
<td>7.200</td>
<td>hc595_driver/divider_cnt_2_s0/Q</td>
<td>hc595_driver/divider_cnt_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.736</td>
</tr>
<tr>
<td>18</td>
<td>7.231</td>
<td>hex8/n88_s2/I0</td>
<td>hex8/clk_1K_s1/D</td>
<td>hex8/clk_1K:[F]</td>
<td>clk:[R]</td>
<td>5.000</td>
<td>-2.602</td>
<td>0.272</td>
</tr>
<tr>
<td>19</td>
<td>7.483</td>
<td>hex8/sel_r_1_s0/Q</td>
<td>hex8/sel_r_0_s0/D</td>
<td>hex8/clk_1K:[R]</td>
<td>hex8/clk_1K:[R]</td>
<td>10.000</td>
<td>0.019</td>
<td>2.435</td>
</tr>
<tr>
<td>20</td>
<td>7.499</td>
<td>hc595_driver/divider_cnt_0_s0/Q</td>
<td>hc595_driver/divider_cnt_7_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>-0.019</td>
<td>2.456</td>
</tr>
<tr>
<td>21</td>
<td>7.507</td>
<td>hex8/divider_cnt_5_s0/Q</td>
<td>hex8/divider_cnt_11_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>-0.009</td>
<td>2.439</td>
</tr>
<tr>
<td>22</td>
<td>7.507</td>
<td>hex8/divider_cnt_5_s0/Q</td>
<td>hex8/divider_cnt_12_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>-0.009</td>
<td>2.439</td>
</tr>
<tr>
<td>23</td>
<td>7.606</td>
<td>hc595_driver/divider_cnt_2_s0/Q</td>
<td>hc595_driver/SHCP_EDGE_CNT_1_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>-0.002</td>
<td>2.085</td>
</tr>
<tr>
<td>24</td>
<td>7.606</td>
<td>hc595_driver/divider_cnt_2_s0/Q</td>
<td>hc595_driver/SHCP_EDGE_CNT_2_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>-0.002</td>
<td>2.085</td>
</tr>
<tr>
<td>25</td>
<td>7.674</td>
<td>hc595_driver/divider_cnt_2_s0/Q</td>
<td>hc595_driver/SHCP_EDGE_CNT_0_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.015</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.272</td>
<td>hex8/n88_s2/I0</td>
<td>hex8/clk_1K_s1/D</td>
<td>hex8/clk_1K:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-1.371</td>
<td>0.159</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.060</td>
<td>hex8/sel_r_1_s0/Q</td>
<td>hc595_driver/r_data_1_s0/D</td>
<td>hex8/clk_1K:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.496</td>
<td>0.484</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.058</td>
<td>hex8/sel_r_6_s0/Q</td>
<td>hc595_driver/r_data_6_s0/D</td>
<td>hex8/clk_1K:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.498</td>
<td>0.487</td>
</tr>
<tr>
<td>4</td>
<td>0.111</td>
<td>hex8/sel_r_7_s0/Q</td>
<td>hc595_driver/r_data_7_s0/D</td>
<td>hex8/clk_1K:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.500</td>
<td>0.659</td>
</tr>
<tr>
<td>5</td>
<td>0.117</td>
<td>hex8/sel_r_4_s0/Q</td>
<td>hc595_driver/r_data_4_s0/D</td>
<td>hex8/clk_1K:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.502</td>
<td>0.667</td>
</tr>
<tr>
<td>6</td>
<td>0.117</td>
<td>hex8/sel_r_5_s0/Q</td>
<td>hc595_driver/r_data_5_s0/D</td>
<td>hex8/clk_1K:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.502</td>
<td>0.667</td>
</tr>
<tr>
<td>7</td>
<td>0.191</td>
<td>hex8/sel_r_2_s0/Q</td>
<td>hc595_driver/r_data_2_s0/D</td>
<td>hex8/clk_1K:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.502</td>
<td>0.741</td>
</tr>
<tr>
<td>8</td>
<td>0.223</td>
<td>hex8/sel_r_3_s0/Q</td>
<td>hc595_driver/r_data_3_s0/D</td>
<td>hex8/clk_1K:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.502</td>
<td>0.773</td>
</tr>
<tr>
<td>9</td>
<td>0.232</td>
<td>hex8/sel_r_0_s0/Q</td>
<td>hc595_driver/r_data_0_s0/D</td>
<td>hex8/clk_1K:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.506</td>
<td>0.785</td>
</tr>
<tr>
<td>10</td>
<td>0.275</td>
<td>hc595_driver/sh_cp_s5/Q</td>
<td>hc595_driver/sh_cp_s5/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>11</td>
<td>0.275</td>
<td>hc595_driver/SHCP_EDGE_CNT_3_s0/Q</td>
<td>hc595_driver/SHCP_EDGE_CNT_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>12</td>
<td>0.275</td>
<td>hc595_driver/divider_cnt_2_s0/Q</td>
<td>hc595_driver/divider_cnt_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>13</td>
<td>0.275</td>
<td>hc595_driver/divider_cnt_3_s0/Q</td>
<td>hc595_driver/divider_cnt_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>14</td>
<td>0.281</td>
<td>hc595_driver/SHCP_EDGE_CNT_1_s0/Q</td>
<td>hc595_driver/SHCP_EDGE_CNT_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.306</td>
</tr>
<tr>
<td>15</td>
<td>0.281</td>
<td>hc595_driver/divider_cnt_0_s0/Q</td>
<td>hc595_driver/divider_cnt_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.306</td>
</tr>
<tr>
<td>16</td>
<td>0.306</td>
<td>hex8/sel_r_4_s0/Q</td>
<td>hc595_driver/r_data_13_s0/D</td>
<td>hex8/clk_1K:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.518</td>
<td>0.884</td>
</tr>
<tr>
<td>17</td>
<td>0.306</td>
<td>hex8/sel_r_4_s0/Q</td>
<td>hc595_driver/r_data_14_s0/D</td>
<td>hex8/clk_1K:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.518</td>
<td>0.884</td>
</tr>
<tr>
<td>18</td>
<td>0.310</td>
<td>hex8/sel_r_4_s0/Q</td>
<td>hc595_driver/r_data_8_s0/D</td>
<td>hex8/clk_1K:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.518</td>
<td>0.876</td>
</tr>
<tr>
<td>19</td>
<td>0.331</td>
<td>hex8/divider_cnt_5_s0/Q</td>
<td>hex8/divider_cnt_5_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.356</td>
</tr>
<tr>
<td>20</td>
<td>0.334</td>
<td>hc595_driver/SHCP_EDGE_CNT_5_s0/Q</td>
<td>hc595_driver/SHCP_EDGE_CNT_5_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.359</td>
</tr>
<tr>
<td>21</td>
<td>0.341</td>
<td>hex8/sel_r_2_s0/Q</td>
<td>hex8/sel_r_3_s0/D</td>
<td>hex8/clk_1K:[R]</td>
<td>hex8/clk_1K:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.366</td>
</tr>
<tr>
<td>22</td>
<td>0.341</td>
<td>hex8/sel_r_3_s0/Q</td>
<td>hex8/sel_r_4_s0/D</td>
<td>hex8/clk_1K:[R]</td>
<td>hex8/clk_1K:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.366</td>
</tr>
<tr>
<td>23</td>
<td>0.341</td>
<td>hex8/divider_cnt_13_s0/Q</td>
<td>hex8/divider_cnt_13_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.366</td>
</tr>
<tr>
<td>24</td>
<td>0.355</td>
<td>hex8/sel_r_4_s0/Q</td>
<td>hc595_driver/r_data_9_s0/D</td>
<td>hex8/clk_1K:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.518</td>
<td>0.933</td>
</tr>
<tr>
<td>25</td>
<td>0.355</td>
<td>hex8/sel_r_4_s0/Q</td>
<td>hc595_driver/r_data_10_s0/D</td>
<td>hex8/clk_1K:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.518</td>
<td>0.933</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.387</td>
<td>3.637</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>hex8/clk_1K</td>
<td>hex8/sel_r_6_s0</td>
</tr>
<tr>
<td>2</td>
<td>3.387</td>
<td>3.637</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>hex8/clk_1K</td>
<td>hex8/sel_r_1_s0</td>
</tr>
<tr>
<td>3</td>
<td>3.393</td>
<td>3.643</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>hex8/clk_1K</td>
<td>hex8/sel_r_7_s0</td>
</tr>
<tr>
<td>4</td>
<td>3.393</td>
<td>3.643</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>hex8/clk_1K</td>
<td>hex8/sel_r_5_s0</td>
</tr>
<tr>
<td>5</td>
<td>3.393</td>
<td>3.643</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>hex8/clk_1K</td>
<td>hex8/sel_r_2_s0</td>
</tr>
<tr>
<td>6</td>
<td>3.393</td>
<td>3.643</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>hex8/clk_1K</td>
<td>hex8/sel_r_4_s0</td>
</tr>
<tr>
<td>7</td>
<td>3.393</td>
<td>3.643</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>hex8/clk_1K</td>
<td>hex8/sel_r_3_s0</td>
</tr>
<tr>
<td>8</td>
<td>3.394</td>
<td>3.644</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>hex8/clk_1K</td>
<td>hex8/sel_r_1_s0</td>
</tr>
<tr>
<td>9</td>
<td>3.394</td>
<td>3.644</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>hex8/clk_1K</td>
<td>hex8/sel_r_6_s0</td>
</tr>
<tr>
<td>10</td>
<td>3.398</td>
<td>3.648</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>hex8/clk_1K</td>
<td>hex8/sel_r_0_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.297</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.299</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.596</td>
</tr>
<tr>
<td class="label">From</td>
<td>hc595_driver/SHCP_EDGE_CNT_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hc595_driver/ds_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.632</td>
<td>1.950</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[0][A]</td>
<td>hc595_driver/SHCP_EDGE_CNT_1_s0/CLK</td>
</tr>
<tr>
<td>3.015</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R18C46[0][A]</td>
<td style=" font-weight:bold;">hc595_driver/SHCP_EDGE_CNT_1_s0/Q</td>
</tr>
<tr>
<td>3.922</td>
<td>0.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C46[1][B]</td>
<td>hc595_driver/n98_s121/I2</td>
</tr>
<tr>
<td>4.449</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C46[1][B]</td>
<td style=" background: #97FFFF;">hc595_driver/n98_s121/F</td>
</tr>
<tr>
<td>4.449</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C46[1][A]</td>
<td>hc595_driver/n98_s112/I1</td>
</tr>
<tr>
<td>4.585</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C46[1][A]</td>
<td style=" background: #97FFFF;">hc595_driver/n98_s112/O</td>
</tr>
<tr>
<td>4.585</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C46[0][B]</td>
<td>hc595_driver/n98_s103/I0</td>
</tr>
<tr>
<td>4.671</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C46[0][B]</td>
<td style=" background: #97FFFF;">hc595_driver/n98_s103/O</td>
</tr>
<tr>
<td>5.594</td>
<td>0.923</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[1][A]</td>
<td>hc595_driver/n98_s109/I1</td>
</tr>
<tr>
<td>6.110</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C45[1][A]</td>
<td style=" background: #97FFFF;">hc595_driver/n98_s109/F</td>
</tr>
<tr>
<td>8.299</td>
<td>2.189</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT17[A]</td>
<td style=" font-weight:bold;">hc595_driver/ds_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.660</td>
<td>1.977</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT17[A]</td>
<td>hc595_driver/ds_s1/CLK</td>
</tr>
<tr>
<td>12.596</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT17[A]</td>
<td>hc595_driver/ds_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.027</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.926%; route: 1.950, 74.074%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.265, 22.325%; route: 4.019, 70.924%; tC2Q: 0.382, 6.750%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.658%; route: 1.977, 74.342%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.004</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.344</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.349</td>
</tr>
<tr>
<td class="label">From</td>
<td>hc595_driver/SHCP_EDGE_CNT_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hc595_driver/ds_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.623</td>
<td>1.941</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[1][A]</td>
<td>hc595_driver/SHCP_EDGE_CNT_3_s0/CLK</td>
</tr>
<tr>
<td>3.006</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R18C45[1][A]</td>
<td style=" font-weight:bold;">hc595_driver/SHCP_EDGE_CNT_3_s0/Q</td>
</tr>
<tr>
<td>3.496</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[3][B]</td>
<td>hc595_driver/st_cp_s4/I2</td>
</tr>
<tr>
<td>4.017</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R17C46[3][B]</td>
<td style=" background: #97FFFF;">hc595_driver/st_cp_s4/F</td>
</tr>
<tr>
<td>4.374</td>
<td>0.357</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C44[1][A]</td>
<td>hc595_driver/n99_s96/I2</td>
</tr>
<tr>
<td>4.891</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C44[1][A]</td>
<td style=" background: #97FFFF;">hc595_driver/n99_s96/F</td>
</tr>
<tr>
<td>4.893</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C44[1][B]</td>
<td>hc595_driver/ds_s4/I0</td>
</tr>
<tr>
<td>5.156</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C44[1][B]</td>
<td style=" background: #97FFFF;">hc595_driver/ds_s4/F</td>
</tr>
<tr>
<td>7.344</td>
<td>2.189</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT17[A]</td>
<td style=" font-weight:bold;">hc595_driver/ds_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.660</td>
<td>1.977</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT17[A]</td>
<td>hc595_driver/ds_s1/CLK</td>
</tr>
<tr>
<td>12.349</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT17[A]</td>
<td>hc595_driver/ds_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.037</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.019%; route: 1.941, 73.981%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.300, 27.535%; route: 3.039, 64.363%; tC2Q: 0.382, 8.102%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.658%; route: 1.977, 74.342%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.621</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.939</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.559</td>
</tr>
<tr>
<td class="label">From</td>
<td>hex8/divider_cnt_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hex8/divider_cnt_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.614</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C48[2][A]</td>
<td>hex8/divider_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>2.996</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R18C48[2][A]</td>
<td style=" font-weight:bold;">hex8/divider_cnt_5_s0/Q</td>
</tr>
<tr>
<td>3.576</td>
<td>0.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C47[1][B]</td>
<td>hex8/n15_s3/I3</td>
</tr>
<tr>
<td>4.092</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C47[1][B]</td>
<td style=" background: #97FFFF;">hex8/n15_s3/F</td>
</tr>
<tr>
<td>4.420</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C48[3][A]</td>
<td>hex8/n15_s1/I1</td>
</tr>
<tr>
<td>4.917</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R17C48[3][A]</td>
<td style=" background: #97FFFF;">hex8/n15_s1/F</td>
</tr>
<tr>
<td>5.412</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C49[1][B]</td>
<td>hex8/n48_s2/I2</td>
</tr>
<tr>
<td>5.939</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C49[1][B]</td>
<td style=" background: #97FFFF;">hex8/n48_s2/F</td>
</tr>
<tr>
<td>5.939</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C49[1][B]</td>
<td style=" font-weight:bold;">hex8/divider_cnt_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.623</td>
<td>1.941</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C49[1][B]</td>
<td>hex8/divider_cnt_13_s0/CLK</td>
</tr>
<tr>
<td>12.559</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C49[1][B]</td>
<td>hex8/divider_cnt_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.112%; route: 1.931, 73.888%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.540, 46.316%; route: 1.402, 42.180%; tC2Q: 0.382, 11.504%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.019%; route: 1.941, 73.981%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.697</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.841</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.537</td>
</tr>
<tr>
<td class="label">From</td>
<td>hex8/sel_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hc595_driver/r_data_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hex8/clk_1K:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hex8/clk_1K</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R17C47[1][A]</td>
<td>hex8/clk_1K_s1/Q</td>
</tr>
<tr>
<td>2.268</td>
<td>2.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[2][A]</td>
<td>hex8/sel_r_1_s0/CLK</td>
</tr>
<tr>
<td>2.651</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R18C46[2][A]</td>
<td style=" font-weight:bold;">hex8/sel_r_1_s0/Q</td>
</tr>
<tr>
<td>3.749</td>
<td>1.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C48[0][B]</td>
<td>hex8/data_tmp_2_s12/I1</td>
</tr>
<tr>
<td>4.211</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C48[0][B]</td>
<td style=" background: #97FFFF;">hex8/data_tmp_2_s12/F</td>
</tr>
<tr>
<td>4.213</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C48[0][A]</td>
<td>hex8/data_tmp_2_s11/I1</td>
</tr>
<tr>
<td>4.729</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R20C48[0][A]</td>
<td style=" background: #97FFFF;">hex8/data_tmp_2_s11/F</td>
</tr>
<tr>
<td>5.314</td>
<td>0.585</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C47[2][A]</td>
<td>hex8/seg_5_s16/I2</td>
</tr>
<tr>
<td>5.841</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C47[2][A]</td>
<td style=" background: #97FFFF;">hex8/seg_5_s16/F</td>
</tr>
<tr>
<td>5.841</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C47[2][A]</td>
<td style=" font-weight:bold;">hc595_driver/r_data_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.636</td>
<td>1.954</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C47[2][A]</td>
<td>hc595_driver/r_data_13_s0/CLK</td>
</tr>
<tr>
<td>12.601</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hc595_driver/r_data_13_s0</td>
</tr>
<tr>
<td>12.537</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C47[2][A]</td>
<td>hc595_driver/r_data_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.368</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.504, 42.092%; route: 1.686, 47.201%; tC2Q: 0.382, 10.707%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.889%; route: 1.954, 74.111%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.697</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.841</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.537</td>
</tr>
<tr>
<td class="label">From</td>
<td>hex8/sel_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hc595_driver/r_data_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hex8/clk_1K:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hex8/clk_1K</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R17C47[1][A]</td>
<td>hex8/clk_1K_s1/Q</td>
</tr>
<tr>
<td>2.268</td>
<td>2.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[2][A]</td>
<td>hex8/sel_r_1_s0/CLK</td>
</tr>
<tr>
<td>2.651</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R18C46[2][A]</td>
<td style=" font-weight:bold;">hex8/sel_r_1_s0/Q</td>
</tr>
<tr>
<td>3.749</td>
<td>1.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C48[0][B]</td>
<td>hex8/data_tmp_2_s12/I1</td>
</tr>
<tr>
<td>4.211</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C48[0][B]</td>
<td style=" background: #97FFFF;">hex8/data_tmp_2_s12/F</td>
</tr>
<tr>
<td>4.213</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C48[0][A]</td>
<td>hex8/data_tmp_2_s11/I1</td>
</tr>
<tr>
<td>4.729</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R20C48[0][A]</td>
<td style=" background: #97FFFF;">hex8/data_tmp_2_s11/F</td>
</tr>
<tr>
<td>5.314</td>
<td>0.585</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C47[2][B]</td>
<td>hex8/seg_6_s16/I2</td>
</tr>
<tr>
<td>5.841</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C47[2][B]</td>
<td style=" background: #97FFFF;">hex8/seg_6_s16/F</td>
</tr>
<tr>
<td>5.841</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C47[2][B]</td>
<td style=" font-weight:bold;">hc595_driver/r_data_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.636</td>
<td>1.954</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C47[2][B]</td>
<td>hc595_driver/r_data_14_s0/CLK</td>
</tr>
<tr>
<td>12.601</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hc595_driver/r_data_14_s0</td>
</tr>
<tr>
<td>12.537</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C47[2][B]</td>
<td>hc595_driver/r_data_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.368</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.504, 42.092%; route: 1.686, 47.201%; tC2Q: 0.382, 10.707%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.889%; route: 1.954, 74.111%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.728</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.809</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.537</td>
</tr>
<tr>
<td class="label">From</td>
<td>hex8/sel_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hc595_driver/r_data_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hex8/clk_1K:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hex8/clk_1K</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R17C47[1][A]</td>
<td>hex8/clk_1K_s1/Q</td>
</tr>
<tr>
<td>2.268</td>
<td>2.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[2][A]</td>
<td>hex8/sel_r_1_s0/CLK</td>
</tr>
<tr>
<td>2.651</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R18C46[2][A]</td>
<td style=" font-weight:bold;">hex8/sel_r_1_s0/Q</td>
</tr>
<tr>
<td>3.749</td>
<td>1.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C48[0][B]</td>
<td>hex8/data_tmp_2_s12/I1</td>
</tr>
<tr>
<td>4.211</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C48[0][B]</td>
<td style=" background: #97FFFF;">hex8/data_tmp_2_s12/F</td>
</tr>
<tr>
<td>4.213</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C48[0][A]</td>
<td>hex8/data_tmp_2_s11/I1</td>
</tr>
<tr>
<td>4.729</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R20C48[0][A]</td>
<td style=" background: #97FFFF;">hex8/data_tmp_2_s11/F</td>
</tr>
<tr>
<td>5.312</td>
<td>0.583</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C47[3][A]</td>
<td>hex8/seg_0_s16/I2</td>
</tr>
<tr>
<td>5.809</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C47[3][A]</td>
<td style=" background: #97FFFF;">hex8/seg_0_s16/F</td>
</tr>
<tr>
<td>5.809</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C47[3][A]</td>
<td style=" font-weight:bold;">hc595_driver/r_data_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.636</td>
<td>1.954</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C47[3][A]</td>
<td>hc595_driver/r_data_8_s0/CLK</td>
</tr>
<tr>
<td>12.601</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hc595_driver/r_data_8_s0</td>
</tr>
<tr>
<td>12.537</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C47[3][A]</td>
<td>hc595_driver/r_data_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.368</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.475, 41.652%; route: 1.684, 47.547%; tC2Q: 0.382, 10.801%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.889%; route: 1.954, 74.111%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.752</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.786</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.537</td>
</tr>
<tr>
<td class="label">From</td>
<td>hex8/sel_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hc595_driver/r_data_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hex8/clk_1K:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hex8/clk_1K</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R17C47[1][A]</td>
<td>hex8/clk_1K_s1/Q</td>
</tr>
<tr>
<td>2.268</td>
<td>2.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[2][A]</td>
<td>hex8/sel_r_1_s0/CLK</td>
</tr>
<tr>
<td>2.651</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R18C46[2][A]</td>
<td style=" font-weight:bold;">hex8/sel_r_1_s0/Q</td>
</tr>
<tr>
<td>3.501</td>
<td>0.850</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[2][B]</td>
<td>hex8/n92_s3/I1</td>
</tr>
<tr>
<td>4.027</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C47[2][B]</td>
<td style=" background: #97FFFF;">hex8/n92_s3/F</td>
</tr>
<tr>
<td>4.572</td>
<td>0.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C47[2][A]</td>
<td>hex8/data_tmp_1_s11/I2</td>
</tr>
<tr>
<td>5.088</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R20C47[2][A]</td>
<td style=" background: #97FFFF;">hex8/data_tmp_1_s11/F</td>
</tr>
<tr>
<td>5.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C47[0][A]</td>
<td>hex8/seg_1_s16/I1</td>
</tr>
<tr>
<td>5.786</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C47[0][A]</td>
<td style=" background: #97FFFF;">hex8/seg_1_s16/F</td>
</tr>
<tr>
<td>5.786</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C47[0][A]</td>
<td style=" font-weight:bold;">hc595_driver/r_data_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.636</td>
<td>1.954</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C47[0][A]</td>
<td>hc595_driver/r_data_9_s0/CLK</td>
</tr>
<tr>
<td>12.601</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hc595_driver/r_data_9_s0</td>
</tr>
<tr>
<td>12.537</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C47[0][A]</td>
<td>hc595_driver/r_data_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.368</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.559, 44.314%; route: 1.576, 44.812%; tC2Q: 0.382, 10.874%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.889%; route: 1.954, 74.111%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.752</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.786</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.537</td>
</tr>
<tr>
<td class="label">From</td>
<td>hex8/sel_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hc595_driver/r_data_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hex8/clk_1K:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hex8/clk_1K</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R17C47[1][A]</td>
<td>hex8/clk_1K_s1/Q</td>
</tr>
<tr>
<td>2.268</td>
<td>2.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[2][A]</td>
<td>hex8/sel_r_1_s0/CLK</td>
</tr>
<tr>
<td>2.651</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R18C46[2][A]</td>
<td style=" font-weight:bold;">hex8/sel_r_1_s0/Q</td>
</tr>
<tr>
<td>3.501</td>
<td>0.850</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[2][B]</td>
<td>hex8/n92_s3/I1</td>
</tr>
<tr>
<td>4.027</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C47[2][B]</td>
<td style=" background: #97FFFF;">hex8/n92_s3/F</td>
</tr>
<tr>
<td>4.572</td>
<td>0.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C47[2][A]</td>
<td>hex8/data_tmp_1_s11/I2</td>
</tr>
<tr>
<td>5.088</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R20C47[2][A]</td>
<td style=" background: #97FFFF;">hex8/data_tmp_1_s11/F</td>
</tr>
<tr>
<td>5.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C47[0][B]</td>
<td>hex8/seg_2_s16/I1</td>
</tr>
<tr>
<td>5.786</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C47[0][B]</td>
<td style=" background: #97FFFF;">hex8/seg_2_s16/F</td>
</tr>
<tr>
<td>5.786</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C47[0][B]</td>
<td style=" font-weight:bold;">hc595_driver/r_data_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.636</td>
<td>1.954</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C47[0][B]</td>
<td>hc595_driver/r_data_10_s0/CLK</td>
</tr>
<tr>
<td>12.601</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hc595_driver/r_data_10_s0</td>
</tr>
<tr>
<td>12.537</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C47[0][B]</td>
<td>hc595_driver/r_data_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.368</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.559, 44.314%; route: 1.576, 44.812%; tC2Q: 0.382, 10.874%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.889%; route: 1.954, 74.111%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.752</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.786</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.537</td>
</tr>
<tr>
<td class="label">From</td>
<td>hex8/sel_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hc595_driver/r_data_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hex8/clk_1K:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hex8/clk_1K</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R17C47[1][A]</td>
<td>hex8/clk_1K_s1/Q</td>
</tr>
<tr>
<td>2.268</td>
<td>2.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[2][A]</td>
<td>hex8/sel_r_1_s0/CLK</td>
</tr>
<tr>
<td>2.651</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R18C46[2][A]</td>
<td style=" font-weight:bold;">hex8/sel_r_1_s0/Q</td>
</tr>
<tr>
<td>3.501</td>
<td>0.850</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[2][B]</td>
<td>hex8/n92_s3/I1</td>
</tr>
<tr>
<td>4.027</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C47[2][B]</td>
<td style=" background: #97FFFF;">hex8/n92_s3/F</td>
</tr>
<tr>
<td>4.572</td>
<td>0.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C47[2][A]</td>
<td>hex8/data_tmp_1_s11/I2</td>
</tr>
<tr>
<td>5.088</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R20C47[2][A]</td>
<td style=" background: #97FFFF;">hex8/data_tmp_1_s11/F</td>
</tr>
<tr>
<td>5.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C47[1][A]</td>
<td>hex8/seg_3_s16/I1</td>
</tr>
<tr>
<td>5.786</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C47[1][A]</td>
<td style=" background: #97FFFF;">hex8/seg_3_s16/F</td>
</tr>
<tr>
<td>5.786</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C47[1][A]</td>
<td style=" font-weight:bold;">hc595_driver/r_data_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.636</td>
<td>1.954</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C47[1][A]</td>
<td>hc595_driver/r_data_11_s0/CLK</td>
</tr>
<tr>
<td>12.601</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hc595_driver/r_data_11_s0</td>
</tr>
<tr>
<td>12.537</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C47[1][A]</td>
<td>hc595_driver/r_data_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.368</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.559, 44.314%; route: 1.576, 44.812%; tC2Q: 0.382, 10.874%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.889%; route: 1.954, 74.111%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.752</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.786</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.537</td>
</tr>
<tr>
<td class="label">From</td>
<td>hex8/sel_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hc595_driver/r_data_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hex8/clk_1K:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hex8/clk_1K</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R17C47[1][A]</td>
<td>hex8/clk_1K_s1/Q</td>
</tr>
<tr>
<td>2.268</td>
<td>2.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[2][A]</td>
<td>hex8/sel_r_1_s0/CLK</td>
</tr>
<tr>
<td>2.651</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R18C46[2][A]</td>
<td style=" font-weight:bold;">hex8/sel_r_1_s0/Q</td>
</tr>
<tr>
<td>3.501</td>
<td>0.850</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[2][B]</td>
<td>hex8/n92_s3/I1</td>
</tr>
<tr>
<td>4.027</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C47[2][B]</td>
<td style=" background: #97FFFF;">hex8/n92_s3/F</td>
</tr>
<tr>
<td>4.572</td>
<td>0.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C47[2][A]</td>
<td>hex8/data_tmp_1_s11/I2</td>
</tr>
<tr>
<td>5.088</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R20C47[2][A]</td>
<td style=" background: #97FFFF;">hex8/data_tmp_1_s11/F</td>
</tr>
<tr>
<td>5.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C47[1][B]</td>
<td>hex8/seg_4_s16/I1</td>
</tr>
<tr>
<td>5.786</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C47[1][B]</td>
<td style=" background: #97FFFF;">hex8/seg_4_s16/F</td>
</tr>
<tr>
<td>5.786</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C47[1][B]</td>
<td style=" font-weight:bold;">hc595_driver/r_data_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.636</td>
<td>1.954</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C47[1][B]</td>
<td>hc595_driver/r_data_12_s0/CLK</td>
</tr>
<tr>
<td>12.601</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hc595_driver/r_data_12_s0</td>
</tr>
<tr>
<td>12.537</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C47[1][B]</td>
<td>hc595_driver/r_data_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.368</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.559, 44.314%; route: 1.576, 44.812%; tC2Q: 0.382, 10.874%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.889%; route: 1.954, 74.111%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.766</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.794</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.559</td>
</tr>
<tr>
<td class="label">From</td>
<td>hex8/divider_cnt_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hex8/divider_cnt_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.614</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C48[2][A]</td>
<td>hex8/divider_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>2.996</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R18C48[2][A]</td>
<td style=" font-weight:bold;">hex8/divider_cnt_5_s0/Q</td>
</tr>
<tr>
<td>3.576</td>
<td>0.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C47[1][B]</td>
<td>hex8/n15_s3/I3</td>
</tr>
<tr>
<td>4.092</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C47[1][B]</td>
<td style=" background: #97FFFF;">hex8/n15_s3/F</td>
</tr>
<tr>
<td>4.420</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C48[3][A]</td>
<td>hex8/n15_s1/I1</td>
</tr>
<tr>
<td>4.917</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R17C48[3][A]</td>
<td style=" background: #97FFFF;">hex8/n15_s1/F</td>
</tr>
<tr>
<td>5.277</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C49[1][A]</td>
<td>hex8/n47_s2/I2</td>
</tr>
<tr>
<td>5.794</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C49[1][A]</td>
<td style=" background: #97FFFF;">hex8/n47_s2/F</td>
</tr>
<tr>
<td>5.794</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C49[1][A]</td>
<td style=" font-weight:bold;">hex8/divider_cnt_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.623</td>
<td>1.941</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C49[1][A]</td>
<td>hex8/divider_cnt_14_s0/CLK</td>
</tr>
<tr>
<td>12.559</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C49[1][A]</td>
<td>hex8/divider_cnt_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.112%; route: 1.931, 73.888%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.530, 48.113%; route: 1.267, 39.858%; tC2Q: 0.382, 12.028%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.019%; route: 1.941, 73.981%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.929</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.362</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.291</td>
</tr>
<tr>
<td class="label">From</td>
<td>hex8/divider_cnt_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hex8/clk_1K_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.614</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C48[2][A]</td>
<td>hex8/divider_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>2.996</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R18C48[2][A]</td>
<td style=" font-weight:bold;">hex8/divider_cnt_5_s0/Q</td>
</tr>
<tr>
<td>3.576</td>
<td>0.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C47[1][B]</td>
<td>hex8/n15_s3/I3</td>
</tr>
<tr>
<td>4.092</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C47[1][B]</td>
<td style=" background: #97FFFF;">hex8/n15_s3/F</td>
</tr>
<tr>
<td>4.420</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C48[3][A]</td>
<td>hex8/n15_s1/I1</td>
</tr>
<tr>
<td>4.917</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R17C48[3][A]</td>
<td style=" background: #97FFFF;">hex8/n15_s1/F</td>
</tr>
<tr>
<td>5.362</td>
<td>0.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C47[1][A]</td>
<td style=" font-weight:bold;">hex8/clk_1K_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.602</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C47[1][A]</td>
<td>hex8/clk_1K_s1/CLK</td>
</tr>
<tr>
<td>12.291</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C47[1][A]</td>
<td>hex8/clk_1K_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.112%; route: 1.931, 73.888%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.014, 36.880%; route: 1.352, 49.204%; tC2Q: 0.382, 13.915%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.225%; route: 1.920, 73.775%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.930</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.609</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.539</td>
</tr>
<tr>
<td class="label">From</td>
<td>hex8/divider_cnt_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hex8/divider_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.614</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C48[2][A]</td>
<td>hex8/divider_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>2.996</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R18C48[2][A]</td>
<td style=" font-weight:bold;">hex8/divider_cnt_5_s0/Q</td>
</tr>
<tr>
<td>3.576</td>
<td>0.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C47[1][B]</td>
<td>hex8/n15_s3/I3</td>
</tr>
<tr>
<td>4.092</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C47[1][B]</td>
<td style=" background: #97FFFF;">hex8/n15_s3/F</td>
</tr>
<tr>
<td>4.420</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C48[3][A]</td>
<td>hex8/n15_s1/I1</td>
</tr>
<tr>
<td>4.917</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R17C48[3][A]</td>
<td style=" background: #97FFFF;">hex8/n15_s1/F</td>
</tr>
<tr>
<td>5.082</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C47[2][B]</td>
<td>hex8/n58_s2/I0</td>
</tr>
<tr>
<td>5.609</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C47[2][B]</td>
<td style=" background: #97FFFF;">hex8/n58_s2/F</td>
</tr>
<tr>
<td>5.609</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C47[2][B]</td>
<td style=" font-weight:bold;">hex8/divider_cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.602</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C47[2][B]</td>
<td>hex8/divider_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>12.539</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C47[2][B]</td>
<td>hex8/divider_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.112%; route: 1.931, 73.888%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.540, 51.419%; route: 1.072, 35.810%; tC2Q: 0.382, 12.771%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.225%; route: 1.920, 73.775%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.939</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.611</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>hex8/divider_cnt_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hex8/divider_cnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.614</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C48[2][A]</td>
<td>hex8/divider_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>2.996</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R18C48[2][A]</td>
<td style=" font-weight:bold;">hex8/divider_cnt_5_s0/Q</td>
</tr>
<tr>
<td>3.576</td>
<td>0.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C47[1][B]</td>
<td>hex8/n15_s3/I3</td>
</tr>
<tr>
<td>4.092</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C47[1][B]</td>
<td style=" background: #97FFFF;">hex8/n15_s3/F</td>
</tr>
<tr>
<td>4.420</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C48[3][A]</td>
<td>hex8/n15_s1/I1</td>
</tr>
<tr>
<td>4.917</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R17C48[3][A]</td>
<td style=" background: #97FFFF;">hex8/n15_s1/F</td>
</tr>
<tr>
<td>5.085</td>
<td>0.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C48[2][A]</td>
<td>hex8/n56_s2/I2</td>
</tr>
<tr>
<td>5.611</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C48[2][A]</td>
<td style=" background: #97FFFF;">hex8/n56_s2/F</td>
</tr>
<tr>
<td>5.611</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C48[2][A]</td>
<td style=" font-weight:bold;">hex8/divider_cnt_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.614</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C48[2][A]</td>
<td>hex8/divider_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>12.550</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C48[2][A]</td>
<td>hex8/divider_cnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.112%; route: 1.931, 73.888%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.540, 51.376%; route: 1.075, 35.863%; tC2Q: 0.382, 12.761%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.112%; route: 1.931, 73.888%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.004</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.546</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>hex8/divider_cnt_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hex8/divider_cnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.614</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C48[2][A]</td>
<td>hex8/divider_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>2.996</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R18C48[2][A]</td>
<td style=" font-weight:bold;">hex8/divider_cnt_5_s0/Q</td>
</tr>
<tr>
<td>3.576</td>
<td>0.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C47[1][B]</td>
<td>hex8/n15_s3/I3</td>
</tr>
<tr>
<td>4.092</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C47[1][B]</td>
<td style=" background: #97FFFF;">hex8/n15_s3/F</td>
</tr>
<tr>
<td>4.420</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C48[3][A]</td>
<td>hex8/n15_s1/I1</td>
</tr>
<tr>
<td>4.917</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R17C48[3][A]</td>
<td style=" background: #97FFFF;">hex8/n15_s1/F</td>
</tr>
<tr>
<td>5.085</td>
<td>0.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C48[2][B]</td>
<td>hex8/n53_s5/I0</td>
</tr>
<tr>
<td>5.546</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C48[2][B]</td>
<td style=" background: #97FFFF;">hex8/n53_s5/F</td>
</tr>
<tr>
<td>5.546</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C48[2][B]</td>
<td style=" font-weight:bold;">hex8/divider_cnt_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.614</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C48[2][B]</td>
<td>hex8/divider_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>12.550</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C48[2][B]</td>
<td>hex8/divider_cnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.112%; route: 1.931, 73.888%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.475, 50.298%; route: 1.075, 36.658%; tC2Q: 0.382, 13.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.112%; route: 1.931, 73.888%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.159</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.389</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.548</td>
</tr>
<tr>
<td class="label">From</td>
<td>hex8/divider_cnt_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hex8/divider_cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.614</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C48[2][A]</td>
<td>hex8/divider_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>2.996</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R18C48[2][A]</td>
<td style=" font-weight:bold;">hex8/divider_cnt_5_s0/Q</td>
</tr>
<tr>
<td>3.576</td>
<td>0.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C47[1][B]</td>
<td>hex8/n15_s3/I3</td>
</tr>
<tr>
<td>4.092</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C47[1][B]</td>
<td style=" background: #97FFFF;">hex8/n15_s3/F</td>
</tr>
<tr>
<td>4.420</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C48[3][A]</td>
<td>hex8/n15_s1/I1</td>
</tr>
<tr>
<td>4.917</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R17C48[3][A]</td>
<td style=" background: #97FFFF;">hex8/n15_s1/F</td>
</tr>
<tr>
<td>4.927</td>
<td>0.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C48[0][A]</td>
<td>hex8/n54_s2/I2</td>
</tr>
<tr>
<td>5.389</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C48[0][A]</td>
<td style=" background: #97FFFF;">hex8/n54_s2/F</td>
</tr>
<tr>
<td>5.389</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C48[0][A]</td>
<td style=" font-weight:bold;">hex8/divider_cnt_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.612</td>
<td>1.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C48[0][A]</td>
<td>hex8/divider_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>12.548</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C48[0][A]</td>
<td>hex8/divider_cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.112%; route: 1.931, 73.888%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.475, 53.153%; route: 0.917, 33.063%; tC2Q: 0.382, 13.784%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.131%; route: 1.929, 73.869%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.200</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.367</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>hc595_driver/divider_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hc595_driver/divider_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.631</td>
<td>1.948</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[1][A]</td>
<td>hc595_driver/divider_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>3.013</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R17C46[1][A]</td>
<td style=" font-weight:bold;">hc595_driver/divider_cnt_2_s0/Q</td>
</tr>
<tr>
<td>3.368</td>
<td>0.355</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[2][A]</td>
<td>hc595_driver/sck_plus_s2/I0</td>
</tr>
<tr>
<td>3.829</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C45[2][A]</td>
<td style=" background: #97FFFF;">hc595_driver/sck_plus_s2/F</td>
</tr>
<tr>
<td>3.832</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[1][B]</td>
<td>hc595_driver/sck_plus_s1/I2</td>
</tr>
<tr>
<td>4.293</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R18C45[1][B]</td>
<td style=" background: #97FFFF;">hc595_driver/sck_plus_s1/F</td>
</tr>
<tr>
<td>4.906</td>
<td>0.613</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[1][B]</td>
<td>hc595_driver/n56_s2/I0</td>
</tr>
<tr>
<td>5.367</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C46[1][B]</td>
<td style=" background: #97FFFF;">hc595_driver/n56_s2/F</td>
</tr>
<tr>
<td>5.367</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[1][B]</td>
<td style=" font-weight:bold;">hc595_driver/divider_cnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.631</td>
<td>1.948</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[1][B]</td>
<td>hc595_driver/divider_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>12.567</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C46[1][B]</td>
<td>hc595_driver/divider_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.944%; route: 1.948, 74.056%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.384, 50.571%; route: 0.970, 35.450%; tC2Q: 0.382, 13.979%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.944%; route: 1.948, 74.056%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.231</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.273</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.504</td>
</tr>
<tr>
<td class="label">From</td>
<td>hex8/n88_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>hex8/clk_1K_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hex8/clk_1K:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hex8/clk_1K</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>9</td>
<td>R17C47[1][A]</td>
<td>hex8/clk_1K_s1/Q</td>
</tr>
<tr>
<td>5.010</td>
<td>0.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C47[1][A]</td>
<td style=" font-weight:bold;">hex8/n88_s2/I0</td>
</tr>
<tr>
<td>5.273</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C47[1][A]</td>
<td style=" background: #97FFFF;">hex8/n88_s2/F</td>
</tr>
<tr>
<td>5.273</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C47[1][A]</td>
<td style=" font-weight:bold;">hex8/clk_1K_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.602</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C47[1][A]</td>
<td>hex8/clk_1K_s1/CLK</td>
</tr>
<tr>
<td>12.568</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hex8/clk_1K_s1</td>
</tr>
<tr>
<td>12.504</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C47[1][A]</td>
<td>hex8/clk_1K_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.602</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.262, 96.330%; route: 0.000, 0.000%; tC2Q: 0.010, 3.670%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.225%; route: 1.920, 73.775%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.483</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.703</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.186</td>
</tr>
<tr>
<td class="label">From</td>
<td>hex8/sel_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hex8/sel_r_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hex8/clk_1K:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hex8/clk_1K:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hex8/clk_1K</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R17C47[1][A]</td>
<td>hex8/clk_1K_s1/Q</td>
</tr>
<tr>
<td>2.268</td>
<td>2.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[2][A]</td>
<td>hex8/sel_r_1_s0/CLK</td>
</tr>
<tr>
<td>2.651</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R18C46[2][A]</td>
<td style=" font-weight:bold;">hex8/sel_r_1_s0/Q</td>
</tr>
<tr>
<td>3.501</td>
<td>0.850</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[2][B]</td>
<td>hex8/n92_s3/I1</td>
</tr>
<tr>
<td>4.027</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C47[2][B]</td>
<td style=" background: #97FFFF;">hex8/n92_s3/F</td>
</tr>
<tr>
<td>4.187</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C48[1][A]</td>
<td>hex8/n92_s0/I1</td>
</tr>
<tr>
<td>4.703</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C48[1][A]</td>
<td style=" background: #97FFFF;">hex8/n92_s0/F</td>
</tr>
<tr>
<td>4.703</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C48[1][A]</td>
<td style=" font-weight:bold;">hex8/sel_r_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hex8/clk_1K</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R17C47[1][A]</td>
<td>hex8/clk_1K_s1/Q</td>
</tr>
<tr>
<td>12.249</td>
<td>2.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C48[1][A]</td>
<td>hex8/sel_r_0_s0/CLK</td>
</tr>
<tr>
<td>12.186</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C48[1][A]</td>
<td>hex8/sel_r_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.043, 42.813%; route: 1.010, 41.478%; tC2Q: 0.382, 15.708%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.249, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.499</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.059</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.557</td>
</tr>
<tr>
<td class="label">From</td>
<td>hc595_driver/divider_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hc595_driver/divider_cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.602</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C47[0][A]</td>
<td>hc595_driver/divider_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.985</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R17C47[0][A]</td>
<td style=" font-weight:bold;">hc595_driver/divider_cnt_0_s0/Q</td>
</tr>
<tr>
<td>3.839</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[2][B]</td>
<td>hc595_driver/n53_s3/I0</td>
</tr>
<tr>
<td>4.101</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R18C45[2][B]</td>
<td style=" background: #97FFFF;">hc595_driver/n53_s3/F</td>
</tr>
<tr>
<td>4.266</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[3][B]</td>
<td>hc595_driver/n52_s3/I1</td>
</tr>
<tr>
<td>4.556</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C45[3][B]</td>
<td style=" background: #97FFFF;">hc595_driver/n52_s3/F</td>
</tr>
<tr>
<td>4.561</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C45[3][A]</td>
<td>hc595_driver/n50_s2/I2</td>
</tr>
<tr>
<td>5.059</td>
<td>0.498</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C45[3][A]</td>
<td style=" background: #97FFFF;">hc595_driver/n50_s2/F</td>
</tr>
<tr>
<td>5.059</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[3][A]</td>
<td style=" font-weight:bold;">hc595_driver/divider_cnt_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.621</td>
<td>1.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[3][A]</td>
<td>hc595_driver/divider_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>12.557</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C45[3][A]</td>
<td>hc595_driver/divider_cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.225%; route: 1.920, 73.775%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.050, 42.748%; route: 1.024, 41.679%; tC2Q: 0.382, 15.573%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.037%; route: 1.939, 73.963%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.507</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.052</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.559</td>
</tr>
<tr>
<td class="label">From</td>
<td>hex8/divider_cnt_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hex8/divider_cnt_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.614</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C48[2][A]</td>
<td>hex8/divider_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>2.996</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R18C48[2][A]</td>
<td style=" font-weight:bold;">hex8/divider_cnt_5_s0/Q</td>
</tr>
<tr>
<td>3.159</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C48[0][B]</td>
<td>hex8/n53_s4/I1</td>
</tr>
<tr>
<td>3.685</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R17C48[0][B]</td>
<td style=" background: #97FFFF;">hex8/n53_s4/F</td>
</tr>
<tr>
<td>3.847</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C49[0][B]</td>
<td>hex8/n52_s3/I2</td>
</tr>
<tr>
<td>4.374</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R17C49[0][B]</td>
<td style=" background: #97FFFF;">hex8/n52_s3/F</td>
</tr>
<tr>
<td>4.536</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C49[2][B]</td>
<td>hex8/n50_s2/I2</td>
</tr>
<tr>
<td>5.052</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C49[2][B]</td>
<td style=" background: #97FFFF;">hex8/n50_s2/F</td>
</tr>
<tr>
<td>5.052</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C49[2][B]</td>
<td style=" font-weight:bold;">hex8/divider_cnt_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.623</td>
<td>1.941</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C49[2][B]</td>
<td>hex8/divider_cnt_11_s0/CLK</td>
</tr>
<tr>
<td>12.559</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C49[2][B]</td>
<td>hex8/divider_cnt_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.112%; route: 1.931, 73.888%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.569, 64.326%; route: 0.487, 19.990%; tC2Q: 0.382, 15.684%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.019%; route: 1.941, 73.981%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.507</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.052</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.559</td>
</tr>
<tr>
<td class="label">From</td>
<td>hex8/divider_cnt_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hex8/divider_cnt_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.614</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C48[2][A]</td>
<td>hex8/divider_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>2.996</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R18C48[2][A]</td>
<td style=" font-weight:bold;">hex8/divider_cnt_5_s0/Q</td>
</tr>
<tr>
<td>3.159</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C48[0][B]</td>
<td>hex8/n53_s4/I1</td>
</tr>
<tr>
<td>3.685</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R17C48[0][B]</td>
<td style=" background: #97FFFF;">hex8/n53_s4/F</td>
</tr>
<tr>
<td>3.847</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C49[0][B]</td>
<td>hex8/n52_s3/I2</td>
</tr>
<tr>
<td>4.374</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R17C49[0][B]</td>
<td style=" background: #97FFFF;">hex8/n52_s3/F</td>
</tr>
<tr>
<td>4.536</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C49[2][A]</td>
<td>hex8/n49_s2/I0</td>
</tr>
<tr>
<td>5.052</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C49[2][A]</td>
<td style=" background: #97FFFF;">hex8/n49_s2/F</td>
</tr>
<tr>
<td>5.052</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C49[2][A]</td>
<td style=" font-weight:bold;">hex8/divider_cnt_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.623</td>
<td>1.941</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C49[2][A]</td>
<td>hex8/divider_cnt_12_s0/CLK</td>
</tr>
<tr>
<td>12.559</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C49[2][A]</td>
<td>hex8/divider_cnt_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.112%; route: 1.931, 73.888%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.569, 64.326%; route: 0.487, 19.990%; tC2Q: 0.382, 15.684%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.019%; route: 1.941, 73.981%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.606</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.716</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>hc595_driver/divider_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hc595_driver/SHCP_EDGE_CNT_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.631</td>
<td>1.948</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[1][A]</td>
<td>hc595_driver/divider_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>3.013</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R17C46[1][A]</td>
<td style=" font-weight:bold;">hc595_driver/divider_cnt_2_s0/Q</td>
</tr>
<tr>
<td>3.368</td>
<td>0.355</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[2][A]</td>
<td>hc595_driver/sck_plus_s2/I0</td>
</tr>
<tr>
<td>3.829</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C45[2][A]</td>
<td style=" background: #97FFFF;">hc595_driver/sck_plus_s2/F</td>
</tr>
<tr>
<td>3.832</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[1][B]</td>
<td>hc595_driver/sck_plus_s1/I2</td>
</tr>
<tr>
<td>4.293</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R18C45[1][B]</td>
<td style=" background: #97FFFF;">hc595_driver/sck_plus_s1/F</td>
</tr>
<tr>
<td>4.716</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[0][A]</td>
<td style=" font-weight:bold;">hc595_driver/SHCP_EDGE_CNT_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.632</td>
<td>1.950</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[0][A]</td>
<td>hc595_driver/SHCP_EDGE_CNT_1_s0/CLK</td>
</tr>
<tr>
<td>12.321</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C46[0][A]</td>
<td>hc595_driver/SHCP_EDGE_CNT_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.944%; route: 1.948, 74.056%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.922, 44.245%; route: 0.780, 37.410%; tC2Q: 0.382, 18.345%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.926%; route: 1.950, 74.074%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.606</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.716</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>hc595_driver/divider_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hc595_driver/SHCP_EDGE_CNT_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.631</td>
<td>1.948</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[1][A]</td>
<td>hc595_driver/divider_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>3.013</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R17C46[1][A]</td>
<td style=" font-weight:bold;">hc595_driver/divider_cnt_2_s0/Q</td>
</tr>
<tr>
<td>3.368</td>
<td>0.355</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[2][A]</td>
<td>hc595_driver/sck_plus_s2/I0</td>
</tr>
<tr>
<td>3.829</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C45[2][A]</td>
<td style=" background: #97FFFF;">hc595_driver/sck_plus_s2/F</td>
</tr>
<tr>
<td>3.832</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[1][B]</td>
<td>hc595_driver/sck_plus_s1/I2</td>
</tr>
<tr>
<td>4.293</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R18C45[1][B]</td>
<td style=" background: #97FFFF;">hc595_driver/sck_plus_s1/F</td>
</tr>
<tr>
<td>4.716</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[0][B]</td>
<td style=" font-weight:bold;">hc595_driver/SHCP_EDGE_CNT_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.632</td>
<td>1.950</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[0][B]</td>
<td>hc595_driver/SHCP_EDGE_CNT_2_s0/CLK</td>
</tr>
<tr>
<td>12.321</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C46[0][B]</td>
<td>hc595_driver/SHCP_EDGE_CNT_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.944%; route: 1.948, 74.056%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.922, 44.245%; route: 0.780, 37.410%; tC2Q: 0.382, 18.345%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.926%; route: 1.950, 74.074%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.674</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.646</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.319</td>
</tr>
<tr>
<td class="label">From</td>
<td>hc595_driver/divider_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hc595_driver/SHCP_EDGE_CNT_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.631</td>
<td>1.948</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[1][A]</td>
<td>hc595_driver/divider_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>3.013</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R17C46[1][A]</td>
<td style=" font-weight:bold;">hc595_driver/divider_cnt_2_s0/Q</td>
</tr>
<tr>
<td>3.368</td>
<td>0.355</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[2][A]</td>
<td>hc595_driver/sck_plus_s2/I0</td>
</tr>
<tr>
<td>3.829</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C45[2][A]</td>
<td style=" background: #97FFFF;">hc595_driver/sck_plus_s2/F</td>
</tr>
<tr>
<td>3.832</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[1][B]</td>
<td>hc595_driver/sck_plus_s1/I2</td>
</tr>
<tr>
<td>4.293</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R18C45[1][B]</td>
<td style=" background: #97FFFF;">hc595_driver/sck_plus_s1/F</td>
</tr>
<tr>
<td>4.646</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[3][A]</td>
<td style=" font-weight:bold;">hc595_driver/SHCP_EDGE_CNT_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.631</td>
<td>1.948</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[3][A]</td>
<td>hc595_driver/SHCP_EDGE_CNT_0_s0/CLK</td>
</tr>
<tr>
<td>12.319</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C46[3][A]</td>
<td>hc595_driver/SHCP_EDGE_CNT_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.944%; route: 1.948, 74.056%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.922, 45.782%; route: 0.710, 35.236%; tC2Q: 0.382, 18.983%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.944%; route: 1.948, 74.056%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.272</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.159</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.431</td>
</tr>
<tr>
<td class="label">From</td>
<td>hex8/n88_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>hex8/clk_1K_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hex8/clk_1K:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hex8/clk_1K</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R17C47[1][A]</td>
<td>hex8/clk_1K_s1/Q</td>
</tr>
<tr>
<td>0.006</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C47[1][A]</td>
<td style=" font-weight:bold;">hex8/n88_s2/I0</td>
</tr>
<tr>
<td>0.159</td>
<td>0.153</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C47[1][A]</td>
<td style=" background: #97FFFF;">hex8/n88_s2/F</td>
</tr>
<tr>
<td>0.159</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C47[1][A]</td>
<td style=" font-weight:bold;">hex8/clk_1K_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.371</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C47[1][A]</td>
<td>hex8/clk_1K_s1/CLK</td>
</tr>
<tr>
<td>1.406</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hex8/clk_1K_s1</td>
</tr>
<tr>
<td>1.431</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C47[1][A]</td>
<td>hex8/clk_1K_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.371</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 96.226%; route: 0.000, 0.000%; tC2Q: 0.006, 3.774%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.271%; route: 0.696, 50.729%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.363</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>hex8/sel_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hc595_driver/r_data_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hex8/clk_1K:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hex8/clk_1K</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R17C47[1][A]</td>
<td>hex8/clk_1K_s1/Q</td>
</tr>
<tr>
<td>0.879</td>
<td>0.879</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[2][A]</td>
<td>hex8/sel_r_1_s0/CLK</td>
</tr>
<tr>
<td>1.023</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R18C46[2][A]</td>
<td style=" font-weight:bold;">hex8/sel_r_1_s0/Q</td>
</tr>
<tr>
<td>1.363</td>
<td>0.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C44[0][A]</td>
<td style=" font-weight:bold;">hc595_driver/r_data_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.375</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C44[0][A]</td>
<td>hc595_driver/r_data_1_s0/CLK</td>
</tr>
<tr>
<td>1.410</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hc595_driver/r_data_1_s0</td>
</tr>
<tr>
<td>1.423</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C44[0][A]</td>
<td>hc595_driver/r_data_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.496</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.879, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.340, 70.248%; tC2Q: 0.144, 29.752%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.127%; route: 0.700, 50.873%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.366</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.424</td>
</tr>
<tr>
<td class="label">From</td>
<td>hex8/sel_r_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hc595_driver/r_data_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hex8/clk_1K:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hex8/clk_1K</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R17C47[1][A]</td>
<td>hex8/clk_1K_s1/Q</td>
</tr>
<tr>
<td>0.879</td>
<td>0.879</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[1][B]</td>
<td>hex8/sel_r_6_s0/CLK</td>
</tr>
<tr>
<td>1.023</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R18C46[1][B]</td>
<td style=" font-weight:bold;">hex8/sel_r_6_s0/Q</td>
</tr>
<tr>
<td>1.366</td>
<td>0.343</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[0][B]</td>
<td style=" font-weight:bold;">hc595_driver/r_data_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.376</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[0][B]</td>
<td>hc595_driver/r_data_6_s0/CLK</td>
</tr>
<tr>
<td>1.411</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hc595_driver/r_data_6_s0</td>
</tr>
<tr>
<td>1.424</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C44[0][B]</td>
<td>hc595_driver/r_data_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.498</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.879, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.343, 70.431%; tC2Q: 0.144, 29.569%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.083%; route: 0.701, 50.917%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.111</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.534</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>hex8/sel_r_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hc595_driver/r_data_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hex8/clk_1K:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hex8/clk_1K</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R17C47[1][A]</td>
<td>hex8/clk_1K_s1/Q</td>
</tr>
<tr>
<td>0.875</td>
<td>0.875</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[3][A]</td>
<td>hex8/sel_r_7_s0/CLK</td>
</tr>
<tr>
<td>1.019</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R18C45[3][A]</td>
<td style=" font-weight:bold;">hex8/sel_r_7_s0/Q</td>
</tr>
<tr>
<td>1.534</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C44[0][B]</td>
<td style=" font-weight:bold;">hc595_driver/r_data_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.375</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C44[0][B]</td>
<td>hc595_driver/r_data_7_s0/CLK</td>
</tr>
<tr>
<td>1.410</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hc595_driver/r_data_7_s0</td>
</tr>
<tr>
<td>1.423</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C44[0][B]</td>
<td>hc595_driver/r_data_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.500</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.875, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.515, 78.149%; tC2Q: 0.144, 21.851%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.127%; route: 0.700, 50.873%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.542</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.424</td>
</tr>
<tr>
<td class="label">From</td>
<td>hex8/sel_r_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hc595_driver/r_data_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hex8/clk_1K:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hex8/clk_1K</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R17C47[1][A]</td>
<td>hex8/clk_1K_s1/Q</td>
</tr>
<tr>
<td>0.875</td>
<td>0.875</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[1][A]</td>
<td>hex8/sel_r_4_s0/CLK</td>
</tr>
<tr>
<td>1.019</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R18C47[1][A]</td>
<td style=" font-weight:bold;">hex8/sel_r_4_s0/Q</td>
</tr>
<tr>
<td>1.542</td>
<td>0.523</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[0][A]</td>
<td style=" font-weight:bold;">hc595_driver/r_data_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.376</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[0][A]</td>
<td>hc595_driver/r_data_4_s0/CLK</td>
</tr>
<tr>
<td>1.411</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hc595_driver/r_data_4_s0</td>
</tr>
<tr>
<td>1.424</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C44[0][A]</td>
<td>hc595_driver/r_data_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.502</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.875, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.523, 78.411%; tC2Q: 0.144, 21.589%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.083%; route: 0.701, 50.917%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.542</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.424</td>
</tr>
<tr>
<td class="label">From</td>
<td>hex8/sel_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hc595_driver/r_data_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hex8/clk_1K:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hex8/clk_1K</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R17C47[1][A]</td>
<td>hex8/clk_1K_s1/Q</td>
</tr>
<tr>
<td>0.875</td>
<td>0.875</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[0][A]</td>
<td>hex8/sel_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.019</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R18C47[0][A]</td>
<td style=" font-weight:bold;">hex8/sel_r_5_s0/Q</td>
</tr>
<tr>
<td>1.542</td>
<td>0.523</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[2][A]</td>
<td style=" font-weight:bold;">hc595_driver/r_data_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.376</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[2][A]</td>
<td>hc595_driver/r_data_5_s0/CLK</td>
</tr>
<tr>
<td>1.411</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hc595_driver/r_data_5_s0</td>
</tr>
<tr>
<td>1.424</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C44[2][A]</td>
<td>hc595_driver/r_data_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.502</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.875, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.523, 78.411%; tC2Q: 0.144, 21.589%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.083%; route: 0.701, 50.917%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.191</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.616</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.424</td>
</tr>
<tr>
<td class="label">From</td>
<td>hex8/sel_r_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hc595_driver/r_data_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hex8/clk_1K:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hex8/clk_1K</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R17C47[1][A]</td>
<td>hex8/clk_1K_s1/Q</td>
</tr>
<tr>
<td>0.875</td>
<td>0.875</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[2][A]</td>
<td>hex8/sel_r_2_s0/CLK</td>
</tr>
<tr>
<td>1.019</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R18C47[2][A]</td>
<td style=" font-weight:bold;">hex8/sel_r_2_s0/Q</td>
</tr>
<tr>
<td>1.616</td>
<td>0.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[1][B]</td>
<td style=" font-weight:bold;">hc595_driver/r_data_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.376</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[1][B]</td>
<td>hc595_driver/r_data_2_s0/CLK</td>
</tr>
<tr>
<td>1.411</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hc595_driver/r_data_2_s0</td>
</tr>
<tr>
<td>1.424</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C44[1][B]</td>
<td>hc595_driver/r_data_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.502</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.875, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.597, 80.567%; tC2Q: 0.144, 19.433%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.083%; route: 0.701, 50.917%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.223</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.648</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.424</td>
</tr>
<tr>
<td class="label">From</td>
<td>hex8/sel_r_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hc595_driver/r_data_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hex8/clk_1K:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hex8/clk_1K</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R17C47[1][A]</td>
<td>hex8/clk_1K_s1/Q</td>
</tr>
<tr>
<td>0.875</td>
<td>0.875</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[1][B]</td>
<td>hex8/sel_r_3_s0/CLK</td>
</tr>
<tr>
<td>1.019</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R18C47[1][B]</td>
<td style=" font-weight:bold;">hex8/sel_r_3_s0/Q</td>
</tr>
<tr>
<td>1.648</td>
<td>0.629</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[2][B]</td>
<td style=" font-weight:bold;">hc595_driver/r_data_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.376</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[2][B]</td>
<td>hc595_driver/r_data_3_s0/CLK</td>
</tr>
<tr>
<td>1.411</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hc595_driver/r_data_3_s0</td>
</tr>
<tr>
<td>1.424</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C44[2][B]</td>
<td>hc595_driver/r_data_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.502</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.875, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.629, 81.371%; tC2Q: 0.144, 18.629%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.083%; route: 0.701, 50.917%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.232</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.656</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.424</td>
</tr>
<tr>
<td class="label">From</td>
<td>hex8/sel_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hc595_driver/r_data_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hex8/clk_1K:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hex8/clk_1K</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R17C47[1][A]</td>
<td>hex8/clk_1K_s1/Q</td>
</tr>
<tr>
<td>0.871</td>
<td>0.871</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C48[1][A]</td>
<td>hex8/sel_r_0_s0/CLK</td>
</tr>
<tr>
<td>1.015</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R18C48[1][A]</td>
<td style=" font-weight:bold;">hex8/sel_r_0_s0/Q</td>
</tr>
<tr>
<td>1.656</td>
<td>0.641</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[1][A]</td>
<td style=" font-weight:bold;">hc595_driver/r_data_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.376</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[1][A]</td>
<td>hc595_driver/r_data_0_s0/CLK</td>
</tr>
<tr>
<td>1.411</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hc595_driver/r_data_0_s0</td>
</tr>
<tr>
<td>1.424</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C44[1][A]</td>
<td>hc595_driver/r_data_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.506</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.871, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.641, 81.656%; tC2Q: 0.144, 18.344%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.083%; route: 0.701, 50.917%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.679</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.404</td>
</tr>
<tr>
<td class="label">From</td>
<td>hc595_driver/sh_cp_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>hc595_driver/sh_cp_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.379</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[0][A]</td>
<td>hc595_driver/sh_cp_s5/CLK</td>
</tr>
<tr>
<td>1.520</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R17C45[0][A]</td>
<td style=" font-weight:bold;">hc595_driver/sh_cp_s5/Q</td>
</tr>
<tr>
<td>1.526</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C45[0][A]</td>
<td>hc595_driver/n99_s97/I3</td>
</tr>
<tr>
<td>1.679</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C45[0][A]</td>
<td style=" background: #97FFFF;">hc595_driver/n99_s97/F</td>
</tr>
<tr>
<td>1.679</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C45[0][A]</td>
<td style=" font-weight:bold;">hc595_driver/sh_cp_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.379</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[0][A]</td>
<td>hc595_driver/sh_cp_s5/CLK</td>
</tr>
<tr>
<td>1.404</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C45[0][A]</td>
<td>hc595_driver/sh_cp_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.985%; route: 0.704, 51.015%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.985%; route: 0.704, 51.015%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.680</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.405</td>
</tr>
<tr>
<td class="label">From</td>
<td>hc595_driver/SHCP_EDGE_CNT_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hc595_driver/SHCP_EDGE_CNT_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.380</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[1][A]</td>
<td>hc595_driver/SHCP_EDGE_CNT_3_s0/CLK</td>
</tr>
<tr>
<td>1.521</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R18C45[1][A]</td>
<td style=" font-weight:bold;">hc595_driver/SHCP_EDGE_CNT_3_s0/Q</td>
</tr>
<tr>
<td>1.527</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C45[1][A]</td>
<td>hc595_driver/n80_s3/I3</td>
</tr>
<tr>
<td>1.680</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C45[1][A]</td>
<td style=" background: #97FFFF;">hc595_driver/n80_s3/F</td>
</tr>
<tr>
<td>1.680</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C45[1][A]</td>
<td style=" font-weight:bold;">hc595_driver/SHCP_EDGE_CNT_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.380</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[1][A]</td>
<td>hc595_driver/SHCP_EDGE_CNT_3_s0/CLK</td>
</tr>
<tr>
<td>1.405</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C45[1][A]</td>
<td>hc595_driver/SHCP_EDGE_CNT_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.940%; route: 0.705, 51.060%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.940%; route: 0.705, 51.060%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.683</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.407</td>
</tr>
<tr>
<td class="label">From</td>
<td>hc595_driver/divider_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hc595_driver/divider_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.382</td>
<td>0.707</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[1][A]</td>
<td>hc595_driver/divider_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.523</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R17C46[1][A]</td>
<td style=" font-weight:bold;">hc595_driver/divider_cnt_2_s0/Q</td>
</tr>
<tr>
<td>1.530</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C46[1][A]</td>
<td>hc595_driver/n55_s2/I2</td>
</tr>
<tr>
<td>1.683</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C46[1][A]</td>
<td style=" background: #97FFFF;">hc595_driver/n55_s2/F</td>
</tr>
<tr>
<td>1.683</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C46[1][A]</td>
<td style=" font-weight:bold;">hc595_driver/divider_cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.382</td>
<td>0.707</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[1][A]</td>
<td>hc595_driver/divider_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.407</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C46[1][A]</td>
<td>hc595_driver/divider_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.861%; route: 0.707, 51.139%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.861%; route: 0.707, 51.139%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.680</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.405</td>
</tr>
<tr>
<td class="label">From</td>
<td>hc595_driver/divider_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hc595_driver/divider_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.380</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][A]</td>
<td>hc595_driver/divider_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.521</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R18C45[0][A]</td>
<td style=" font-weight:bold;">hc595_driver/divider_cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.527</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C45[0][A]</td>
<td>hc595_driver/n54_s2/I3</td>
</tr>
<tr>
<td>1.680</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C45[0][A]</td>
<td style=" background: #97FFFF;">hc595_driver/n54_s2/F</td>
</tr>
<tr>
<td>1.680</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C45[0][A]</td>
<td style=" font-weight:bold;">hc595_driver/divider_cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.380</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][A]</td>
<td>hc595_driver/divider_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.405</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C45[0][A]</td>
<td>hc595_driver/divider_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.940%; route: 0.705, 51.060%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.940%; route: 0.705, 51.060%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.281</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.690</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.409</td>
</tr>
<tr>
<td class="label">From</td>
<td>hc595_driver/SHCP_EDGE_CNT_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hc595_driver/SHCP_EDGE_CNT_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.384</td>
<td>0.708</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[0][A]</td>
<td>hc595_driver/SHCP_EDGE_CNT_1_s0/CLK</td>
</tr>
<tr>
<td>1.525</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R18C46[0][A]</td>
<td style=" font-weight:bold;">hc595_driver/SHCP_EDGE_CNT_1_s0/Q</td>
</tr>
<tr>
<td>1.537</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C46[0][A]</td>
<td>hc595_driver/n82_s2/I1</td>
</tr>
<tr>
<td>1.690</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C46[0][A]</td>
<td style=" background: #97FFFF;">hc595_driver/n82_s2/F</td>
</tr>
<tr>
<td>1.690</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C46[0][A]</td>
<td style=" font-weight:bold;">hc595_driver/SHCP_EDGE_CNT_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.384</td>
<td>0.708</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[0][A]</td>
<td>hc595_driver/SHCP_EDGE_CNT_1_s0/CLK</td>
</tr>
<tr>
<td>1.409</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C46[0][A]</td>
<td>hc595_driver/SHCP_EDGE_CNT_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.817%; route: 0.708, 51.183%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.000%; route: 0.012, 3.922%; tC2Q: 0.141, 46.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.817%; route: 0.708, 51.183%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.281</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.677</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.396</td>
</tr>
<tr>
<td class="label">From</td>
<td>hc595_driver/divider_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hc595_driver/divider_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.371</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C47[0][A]</td>
<td>hc595_driver/divider_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.512</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R17C47[0][A]</td>
<td style=" font-weight:bold;">hc595_driver/divider_cnt_0_s0/Q</td>
</tr>
<tr>
<td>1.524</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C47[0][A]</td>
<td>hex8/n61_s4/I0</td>
</tr>
<tr>
<td>1.677</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C47[0][A]</td>
<td style=" background: #97FFFF;">hex8/n61_s4/F</td>
</tr>
<tr>
<td>1.677</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C47[0][A]</td>
<td style=" font-weight:bold;">hc595_driver/divider_cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.371</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C47[0][A]</td>
<td>hc595_driver/divider_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.396</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C47[0][A]</td>
<td>hc595_driver/divider_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.271%; route: 0.696, 50.729%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.000%; route: 0.012, 3.922%; tC2Q: 0.141, 46.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.271%; route: 0.696, 50.729%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.306</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.759</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.452</td>
</tr>
<tr>
<td class="label">From</td>
<td>hex8/sel_r_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hc595_driver/r_data_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hex8/clk_1K:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hex8/clk_1K</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R17C47[1][A]</td>
<td>hex8/clk_1K_s1/Q</td>
</tr>
<tr>
<td>0.875</td>
<td>0.875</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[1][A]</td>
<td>hex8/sel_r_4_s0/CLK</td>
</tr>
<tr>
<td>1.019</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R18C47[1][A]</td>
<td style=" font-weight:bold;">hex8/sel_r_4_s0/Q</td>
</tr>
<tr>
<td>1.295</td>
<td>0.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C47[1][A]</td>
<td>hex8/data_tmp_3_s11/I0</td>
</tr>
<tr>
<td>1.441</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R20C47[1][A]</td>
<td style=" background: #97FFFF;">hex8/data_tmp_3_s11/F</td>
</tr>
<tr>
<td>1.553</td>
<td>0.112</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C47[2][A]</td>
<td>hex8/seg_5_s16/I3</td>
</tr>
<tr>
<td>1.759</td>
<td>0.206</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C47[2][A]</td>
<td style=" background: #97FFFF;">hex8/seg_5_s16/F</td>
</tr>
<tr>
<td>1.759</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C47[2][A]</td>
<td style=" font-weight:bold;">hc595_driver/r_data_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.392</td>
<td>0.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C47[2][A]</td>
<td>hc595_driver/r_data_13_s0/CLK</td>
</tr>
<tr>
<td>1.427</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hc595_driver/r_data_13_s0</td>
</tr>
<tr>
<td>1.452</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C47[2][A]</td>
<td>hc595_driver/r_data_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.518</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.875, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.352, 39.819%; route: 0.388, 43.891%; tC2Q: 0.144, 16.290%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.510%; route: 0.717, 51.490%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.306</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.759</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.452</td>
</tr>
<tr>
<td class="label">From</td>
<td>hex8/sel_r_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hc595_driver/r_data_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hex8/clk_1K:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hex8/clk_1K</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R17C47[1][A]</td>
<td>hex8/clk_1K_s1/Q</td>
</tr>
<tr>
<td>0.875</td>
<td>0.875</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[1][A]</td>
<td>hex8/sel_r_4_s0/CLK</td>
</tr>
<tr>
<td>1.019</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R18C47[1][A]</td>
<td style=" font-weight:bold;">hex8/sel_r_4_s0/Q</td>
</tr>
<tr>
<td>1.295</td>
<td>0.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C47[1][A]</td>
<td>hex8/data_tmp_3_s11/I0</td>
</tr>
<tr>
<td>1.441</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R20C47[1][A]</td>
<td style=" background: #97FFFF;">hex8/data_tmp_3_s11/F</td>
</tr>
<tr>
<td>1.553</td>
<td>0.112</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C47[2][B]</td>
<td>hex8/seg_6_s16/I3</td>
</tr>
<tr>
<td>1.759</td>
<td>0.206</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C47[2][B]</td>
<td style=" background: #97FFFF;">hex8/seg_6_s16/F</td>
</tr>
<tr>
<td>1.759</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C47[2][B]</td>
<td style=" font-weight:bold;">hc595_driver/r_data_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.392</td>
<td>0.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C47[2][B]</td>
<td>hc595_driver/r_data_14_s0/CLK</td>
</tr>
<tr>
<td>1.427</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hc595_driver/r_data_14_s0</td>
</tr>
<tr>
<td>1.452</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C47[2][B]</td>
<td>hc595_driver/r_data_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.518</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.875, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.352, 39.819%; route: 0.388, 43.891%; tC2Q: 0.144, 16.290%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.510%; route: 0.717, 51.490%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.310</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.751</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.440</td>
</tr>
<tr>
<td class="label">From</td>
<td>hex8/sel_r_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hc595_driver/r_data_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hex8/clk_1K:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hex8/clk_1K</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R17C47[1][A]</td>
<td>hex8/clk_1K_s1/Q</td>
</tr>
<tr>
<td>0.875</td>
<td>0.875</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[1][A]</td>
<td>hex8/sel_r_4_s0/CLK</td>
</tr>
<tr>
<td>1.019</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R18C47[1][A]</td>
<td style=" font-weight:bold;">hex8/sel_r_4_s0/Q</td>
</tr>
<tr>
<td>1.295</td>
<td>0.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C47[1][A]</td>
<td>hex8/data_tmp_3_s11/I0</td>
</tr>
<tr>
<td>1.441</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R20C47[1][A]</td>
<td style=" background: #97FFFF;">hex8/data_tmp_3_s11/F</td>
</tr>
<tr>
<td>1.553</td>
<td>0.112</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C47[3][A]</td>
<td>hex8/seg_0_s16/I3</td>
</tr>
<tr>
<td>1.751</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C47[3][A]</td>
<td style=" background: #97FFFF;">hex8/seg_0_s16/F</td>
</tr>
<tr>
<td>1.751</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C47[3][A]</td>
<td style=" font-weight:bold;">hc595_driver/r_data_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.392</td>
<td>0.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C47[3][A]</td>
<td>hc595_driver/r_data_8_s0/CLK</td>
</tr>
<tr>
<td>1.427</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hc595_driver/r_data_8_s0</td>
</tr>
<tr>
<td>1.440</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C47[3][A]</td>
<td>hc595_driver/r_data_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.518</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.875, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.344, 39.269%; route: 0.388, 44.292%; tC2Q: 0.144, 16.438%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.510%; route: 0.717, 51.490%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.732</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.401</td>
</tr>
<tr>
<td class="label">From</td>
<td>hex8/divider_cnt_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hex8/divider_cnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.376</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C48[2][A]</td>
<td>hex8/divider_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>1.517</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R18C48[2][A]</td>
<td style=" font-weight:bold;">hex8/divider_cnt_5_s0/Q</td>
</tr>
<tr>
<td>1.526</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C48[2][A]</td>
<td>hex8/n56_s2/I3</td>
</tr>
<tr>
<td>1.732</td>
<td>0.206</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C48[2][A]</td>
<td style=" background: #97FFFF;">hex8/n56_s2/F</td>
</tr>
<tr>
<td>1.732</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C48[2][A]</td>
<td style=" font-weight:bold;">hex8/divider_cnt_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.376</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C48[2][A]</td>
<td>hex8/divider_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>1.401</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C48[2][A]</td>
<td>hex8/divider_cnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.083%; route: 0.701, 50.917%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.206, 57.865%; route: 0.009, 2.528%; tC2Q: 0.141, 39.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.083%; route: 0.701, 50.917%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.334</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.741</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.407</td>
</tr>
<tr>
<td class="label">From</td>
<td>hc595_driver/SHCP_EDGE_CNT_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hc595_driver/SHCP_EDGE_CNT_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.382</td>
<td>0.707</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[2][A]</td>
<td>hc595_driver/SHCP_EDGE_CNT_5_s0/CLK</td>
</tr>
<tr>
<td>1.523</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R17C46[2][A]</td>
<td style=" font-weight:bold;">hc595_driver/SHCP_EDGE_CNT_5_s0/Q</td>
</tr>
<tr>
<td>1.535</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C46[2][A]</td>
<td>hc595_driver/n78_s2/I3</td>
</tr>
<tr>
<td>1.741</td>
<td>0.206</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C46[2][A]</td>
<td style=" background: #97FFFF;">hc595_driver/n78_s2/F</td>
</tr>
<tr>
<td>1.741</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C46[2][A]</td>
<td style=" font-weight:bold;">hc595_driver/SHCP_EDGE_CNT_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.382</td>
<td>0.707</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[2][A]</td>
<td>hc595_driver/SHCP_EDGE_CNT_5_s0/CLK</td>
</tr>
<tr>
<td>1.407</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C46[2][A]</td>
<td>hc595_driver/SHCP_EDGE_CNT_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.861%; route: 0.707, 51.139%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.206, 57.382%; route: 0.012, 3.343%; tC2Q: 0.141, 39.276%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.861%; route: 0.707, 51.139%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.341</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.241</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.900</td>
</tr>
<tr>
<td class="label">From</td>
<td>hex8/sel_r_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hex8/sel_r_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hex8/clk_1K:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hex8/clk_1K:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hex8/clk_1K</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R17C47[1][A]</td>
<td>hex8/clk_1K_s1/Q</td>
</tr>
<tr>
<td>0.875</td>
<td>0.875</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[2][A]</td>
<td>hex8/sel_r_2_s0/CLK</td>
</tr>
<tr>
<td>1.016</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R18C47[2][A]</td>
<td style=" font-weight:bold;">hex8/sel_r_2_s0/Q</td>
</tr>
<tr>
<td>1.241</td>
<td>0.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C47[1][B]</td>
<td style=" font-weight:bold;">hex8/sel_r_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hex8/clk_1K</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R17C47[1][A]</td>
<td>hex8/clk_1K_s1/Q</td>
</tr>
<tr>
<td>0.875</td>
<td>0.875</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[1][B]</td>
<td>hex8/sel_r_3_s0/CLK</td>
</tr>
<tr>
<td>0.900</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C47[1][B]</td>
<td>hex8/sel_r_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.875, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.225, 61.475%; tC2Q: 0.141, 38.525%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.875, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.341</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.241</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.900</td>
</tr>
<tr>
<td class="label">From</td>
<td>hex8/sel_r_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hex8/sel_r_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hex8/clk_1K:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hex8/clk_1K:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hex8/clk_1K</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R17C47[1][A]</td>
<td>hex8/clk_1K_s1/Q</td>
</tr>
<tr>
<td>0.875</td>
<td>0.875</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[1][B]</td>
<td>hex8/sel_r_3_s0/CLK</td>
</tr>
<tr>
<td>1.016</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R18C47[1][B]</td>
<td style=" font-weight:bold;">hex8/sel_r_3_s0/Q</td>
</tr>
<tr>
<td>1.241</td>
<td>0.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C47[1][A]</td>
<td style=" font-weight:bold;">hex8/sel_r_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hex8/clk_1K</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R17C47[1][A]</td>
<td>hex8/clk_1K_s1/Q</td>
</tr>
<tr>
<td>0.875</td>
<td>0.875</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[1][A]</td>
<td>hex8/sel_r_4_s0/CLK</td>
</tr>
<tr>
<td>0.900</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C47[1][A]</td>
<td>hex8/sel_r_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.875, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.225, 61.475%; tC2Q: 0.141, 38.525%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.875, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.341</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.746</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.405</td>
</tr>
<tr>
<td class="label">From</td>
<td>hex8/divider_cnt_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hex8/divider_cnt_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.380</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C49[1][B]</td>
<td>hex8/divider_cnt_13_s0/CLK</td>
</tr>
<tr>
<td>1.521</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R18C49[1][B]</td>
<td style=" font-weight:bold;">hex8/divider_cnt_13_s0/Q</td>
</tr>
<tr>
<td>1.593</td>
<td>0.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C49[1][B]</td>
<td>hex8/n48_s2/I3</td>
</tr>
<tr>
<td>1.746</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C49[1][B]</td>
<td style=" background: #97FFFF;">hex8/n48_s2/F</td>
</tr>
<tr>
<td>1.746</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C49[1][B]</td>
<td style=" font-weight:bold;">hex8/divider_cnt_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.380</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C49[1][B]</td>
<td>hex8/divider_cnt_13_s0/CLK</td>
</tr>
<tr>
<td>1.405</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C49[1][B]</td>
<td>hex8/divider_cnt_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.940%; route: 0.705, 51.060%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 41.803%; route: 0.072, 19.672%; tC2Q: 0.141, 38.525%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.940%; route: 0.705, 51.060%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.355</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.452</td>
</tr>
<tr>
<td class="label">From</td>
<td>hex8/sel_r_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hc595_driver/r_data_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hex8/clk_1K:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hex8/clk_1K</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R17C47[1][A]</td>
<td>hex8/clk_1K_s1/Q</td>
</tr>
<tr>
<td>0.875</td>
<td>0.875</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[1][A]</td>
<td>hex8/sel_r_4_s0/CLK</td>
</tr>
<tr>
<td>1.019</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R18C47[1][A]</td>
<td style=" font-weight:bold;">hex8/sel_r_4_s0/Q</td>
</tr>
<tr>
<td>1.295</td>
<td>0.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C47[1][A]</td>
<td>hex8/data_tmp_3_s11/I0</td>
</tr>
<tr>
<td>1.441</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R20C47[1][A]</td>
<td style=" background: #97FFFF;">hex8/data_tmp_3_s11/F</td>
</tr>
<tr>
<td>1.553</td>
<td>0.112</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C47[0][A]</td>
<td>hex8/seg_1_s16/I3</td>
</tr>
<tr>
<td>1.808</td>
<td>0.255</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C47[0][A]</td>
<td style=" background: #97FFFF;">hex8/seg_1_s16/F</td>
</tr>
<tr>
<td>1.808</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C47[0][A]</td>
<td style=" font-weight:bold;">hc595_driver/r_data_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.392</td>
<td>0.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C47[0][A]</td>
<td>hc595_driver/r_data_9_s0/CLK</td>
</tr>
<tr>
<td>1.427</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hc595_driver/r_data_9_s0</td>
</tr>
<tr>
<td>1.452</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C47[0][A]</td>
<td>hc595_driver/r_data_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.518</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.875, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.401, 42.980%; route: 0.388, 41.586%; tC2Q: 0.144, 15.434%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.510%; route: 0.717, 51.490%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.355</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.452</td>
</tr>
<tr>
<td class="label">From</td>
<td>hex8/sel_r_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hc595_driver/r_data_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hex8/clk_1K:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hex8/clk_1K</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R17C47[1][A]</td>
<td>hex8/clk_1K_s1/Q</td>
</tr>
<tr>
<td>0.875</td>
<td>0.875</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[1][A]</td>
<td>hex8/sel_r_4_s0/CLK</td>
</tr>
<tr>
<td>1.019</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R18C47[1][A]</td>
<td style=" font-weight:bold;">hex8/sel_r_4_s0/Q</td>
</tr>
<tr>
<td>1.295</td>
<td>0.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C47[1][A]</td>
<td>hex8/data_tmp_3_s11/I0</td>
</tr>
<tr>
<td>1.441</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R20C47[1][A]</td>
<td style=" background: #97FFFF;">hex8/data_tmp_3_s11/F</td>
</tr>
<tr>
<td>1.553</td>
<td>0.112</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C47[0][B]</td>
<td>hex8/seg_2_s16/I3</td>
</tr>
<tr>
<td>1.808</td>
<td>0.255</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C47[0][B]</td>
<td style=" background: #97FFFF;">hex8/seg_2_s16/F</td>
</tr>
<tr>
<td>1.808</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C47[0][B]</td>
<td style=" font-weight:bold;">hc595_driver/r_data_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.392</td>
<td>0.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C47[0][B]</td>
<td>hc595_driver/r_data_10_s0/CLK</td>
</tr>
<tr>
<td>1.427</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hc595_driver/r_data_10_s0</td>
</tr>
<tr>
<td>1.452</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C47[0][B]</td>
<td>hc595_driver/r_data_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.518</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.875, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.401, 42.980%; route: 0.388, 41.586%; tC2Q: 0.144, 15.434%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.510%; route: 0.717, 51.490%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.387</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.637</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>hex8/clk_1K</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>hex8/sel_r_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hex8/clk_1K</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>hex8/clk_1K_s1/Q</td>
</tr>
<tr>
<td>2.268</td>
<td>2.268</td>
<td>tNET</td>
<td>RR</td>
<td>hex8/sel_r_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hex8/clk_1K</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>hex8/clk_1K_s1/Q</td>
</tr>
<tr>
<td>5.905</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>hex8/sel_r_6_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.387</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.637</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>hex8/clk_1K</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>hex8/sel_r_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hex8/clk_1K</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>hex8/clk_1K_s1/Q</td>
</tr>
<tr>
<td>2.268</td>
<td>2.268</td>
<td>tNET</td>
<td>RR</td>
<td>hex8/sel_r_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hex8/clk_1K</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>hex8/clk_1K_s1/Q</td>
</tr>
<tr>
<td>5.905</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>hex8/sel_r_1_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.393</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.643</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>hex8/clk_1K</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>hex8/sel_r_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hex8/clk_1K</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>hex8/clk_1K_s1/Q</td>
</tr>
<tr>
<td>2.259</td>
<td>2.259</td>
<td>tNET</td>
<td>RR</td>
<td>hex8/sel_r_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hex8/clk_1K</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>hex8/clk_1K_s1/Q</td>
</tr>
<tr>
<td>5.902</td>
<td>0.902</td>
<td>tNET</td>
<td>FF</td>
<td>hex8/sel_r_7_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.393</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.643</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>hex8/clk_1K</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>hex8/sel_r_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hex8/clk_1K</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>hex8/clk_1K_s1/Q</td>
</tr>
<tr>
<td>2.259</td>
<td>2.259</td>
<td>tNET</td>
<td>RR</td>
<td>hex8/sel_r_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hex8/clk_1K</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>hex8/clk_1K_s1/Q</td>
</tr>
<tr>
<td>5.902</td>
<td>0.902</td>
<td>tNET</td>
<td>FF</td>
<td>hex8/sel_r_5_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.393</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.643</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>hex8/clk_1K</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>hex8/sel_r_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hex8/clk_1K</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>hex8/clk_1K_s1/Q</td>
</tr>
<tr>
<td>2.259</td>
<td>2.259</td>
<td>tNET</td>
<td>RR</td>
<td>hex8/sel_r_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hex8/clk_1K</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>hex8/clk_1K_s1/Q</td>
</tr>
<tr>
<td>5.902</td>
<td>0.902</td>
<td>tNET</td>
<td>FF</td>
<td>hex8/sel_r_2_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.393</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.643</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>hex8/clk_1K</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>hex8/sel_r_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hex8/clk_1K</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>hex8/clk_1K_s1/Q</td>
</tr>
<tr>
<td>2.259</td>
<td>2.259</td>
<td>tNET</td>
<td>RR</td>
<td>hex8/sel_r_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hex8/clk_1K</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>hex8/clk_1K_s1/Q</td>
</tr>
<tr>
<td>5.902</td>
<td>0.902</td>
<td>tNET</td>
<td>FF</td>
<td>hex8/sel_r_4_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.393</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.643</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>hex8/clk_1K</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>hex8/sel_r_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hex8/clk_1K</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>hex8/clk_1K_s1/Q</td>
</tr>
<tr>
<td>2.259</td>
<td>2.259</td>
<td>tNET</td>
<td>RR</td>
<td>hex8/sel_r_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hex8/clk_1K</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>hex8/clk_1K_s1/Q</td>
</tr>
<tr>
<td>5.902</td>
<td>0.902</td>
<td>tNET</td>
<td>FF</td>
<td>hex8/sel_r_3_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.394</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.644</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>hex8/clk_1K</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>hex8/sel_r_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hex8/clk_1K</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>hex8/clk_1K_s1/Q</td>
</tr>
<tr>
<td>7.234</td>
<td>2.234</td>
<td>tNET</td>
<td>FF</td>
<td>hex8/sel_r_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hex8/clk_1K</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>hex8/clk_1K_s1/Q</td>
</tr>
<tr>
<td>10.879</td>
<td>0.879</td>
<td>tNET</td>
<td>RR</td>
<td>hex8/sel_r_1_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.394</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.644</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>hex8/clk_1K</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>hex8/sel_r_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hex8/clk_1K</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>hex8/clk_1K_s1/Q</td>
</tr>
<tr>
<td>7.234</td>
<td>2.234</td>
<td>tNET</td>
<td>FF</td>
<td>hex8/sel_r_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hex8/clk_1K</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>hex8/clk_1K_s1/Q</td>
</tr>
<tr>
<td>10.879</td>
<td>0.879</td>
<td>tNET</td>
<td>RR</td>
<td>hex8/sel_r_6_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.398</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.648</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>hex8/clk_1K</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>hex8/sel_r_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hex8/clk_1K</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>hex8/clk_1K_s1/Q</td>
</tr>
<tr>
<td>2.249</td>
<td>2.249</td>
<td>tNET</td>
<td>RR</td>
<td>hex8/sel_r_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hex8/clk_1K</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>hex8/clk_1K_s1/Q</td>
</tr>
<tr>
<td>5.898</td>
<td>0.897</td>
<td>tNET</td>
<td>FF</td>
<td>hex8/sel_r_0_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>47</td>
<td>clk_d</td>
<td>4.297</td>
<td>1.978</td>
</tr>
<tr>
<td>14</td>
<td>SHCP_EDGE_CNT[1]</td>
<td>4.298</td>
<td>1.043</td>
</tr>
<tr>
<td>10</td>
<td>divider_cnt[0]</td>
<td>7.273</td>
<td>0.854</td>
</tr>
<tr>
<td>10</td>
<td>SHCP_EDGE_CNT[0]</td>
<td>5.446</td>
<td>0.990</td>
</tr>
<tr>
<td>9</td>
<td>SHCP_EDGE_CNT[2]</td>
<td>4.771</td>
<td>0.844</td>
</tr>
<tr>
<td>9</td>
<td>clk_1K</td>
<td>6.697</td>
<td>2.268</td>
</tr>
<tr>
<td>8</td>
<td>n57_7</td>
<td>7.569</td>
<td>0.335</td>
</tr>
<tr>
<td>7</td>
<td>data_tmp_2_15</td>
<td>6.697</td>
<td>0.585</td>
</tr>
<tr>
<td>7</td>
<td>data_tmp_1_15</td>
<td>6.752</td>
<td>0.199</td>
</tr>
<tr>
<td>7</td>
<td>data_tmp_0_15</td>
<td>6.909</td>
<td>0.199</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R18C46</td>
<td>37.50%</td>
</tr>
<tr>
<td>R18C47</td>
<td>27.78%</td>
</tr>
<tr>
<td>R17C48</td>
<td>26.39%</td>
</tr>
<tr>
<td>R18C45</td>
<td>25.00%</td>
</tr>
<tr>
<td>R17C46</td>
<td>23.61%</td>
</tr>
<tr>
<td>R18C48</td>
<td>20.83%</td>
</tr>
<tr>
<td>R17C47</td>
<td>18.06%</td>
</tr>
<tr>
<td>R17C45</td>
<td>15.28%</td>
</tr>
<tr>
<td>R18C44</td>
<td>13.89%</td>
</tr>
<tr>
<td>R21C47</td>
<td>12.50%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
