/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [10:0] _03_;
  reg [10:0] _04_;
  wire [16:0] _05_;
  reg [16:0] _06_;
  wire [3:0] _07_;
  reg [21:0] _08_;
  wire [22:0] _09_;
  wire celloutsig_0_0z;
  wire [18:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [10:0] celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [2:0] celloutsig_0_20z;
  wire [2:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [9:0] celloutsig_0_23z;
  wire [22:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire [6:0] celloutsig_0_3z;
  wire celloutsig_0_46z;
  wire [2:0] celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_57z;
  wire celloutsig_0_58z;
  wire [9:0] celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [7:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_46z = ~(_00_ & celloutsig_0_1z);
  assign celloutsig_0_13z = ~(celloutsig_0_0z & celloutsig_0_2z);
  assign celloutsig_1_4z = celloutsig_1_1z | ~(_02_);
  assign celloutsig_1_8z = celloutsig_1_7z[3] | ~(celloutsig_1_4z);
  assign celloutsig_0_11z = celloutsig_0_8z | ~(celloutsig_0_4z);
  assign celloutsig_0_35z = in_data[29] ^ celloutsig_0_32z;
  assign celloutsig_1_19z = celloutsig_1_2z ^ celloutsig_1_9z[2];
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _04_ <= 11'h000;
    else _04_ <= { _03_[10:1], celloutsig_0_22z };
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _06_ <= 17'h00000;
    else _06_ <= { celloutsig_0_19z, celloutsig_0_21z, celloutsig_0_33z, celloutsig_0_20z, _05_[8], _01_, _05_[6:2], celloutsig_0_12z, celloutsig_0_8z };
  reg [3:0] _19_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _19_ <= 4'h0;
    else _19_ <= in_data[121:118];
  assign { _07_[3], _02_, _07_[1:0] } = _19_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _08_ <= 22'h000000;
    else _08_ <= { celloutsig_0_14z[10:3], celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_8z };
  reg [22:0] _21_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _21_ <= 23'h000000;
    else _21_ <= { celloutsig_0_10z[12:3], celloutsig_0_17z, celloutsig_0_13z, celloutsig_0_23z, celloutsig_0_1z };
  assign { _09_[22], _00_, _09_[20:14], _03_[10:1], _09_[3:0] } = _21_;
  reg [6:0] _22_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _22_ <= 7'h00;
    else _22_ <= { _00_, _09_[20:16], celloutsig_0_18z };
  assign { _05_[8], _01_, _05_[6:2] } = _22_;
  assign celloutsig_0_10z = { in_data[24:7], celloutsig_0_0z } / { 1'h1, in_data[77:63], celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_4z = { in_data[54:48], celloutsig_0_0z } === in_data[59:52];
  assign celloutsig_0_58z = { celloutsig_0_28z[20:1], celloutsig_0_50z } > { celloutsig_0_10z[17:0], celloutsig_0_49z };
  assign celloutsig_1_1z = in_data[125:109] && in_data[145:129];
  assign celloutsig_1_5z = { _07_[3], _02_, _07_[1:0], celloutsig_1_4z } && { celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_0_50z = { _06_[9:8], celloutsig_0_35z, celloutsig_0_29z, celloutsig_0_46z } || _04_[9:5];
  assign celloutsig_0_1z = { in_data[45:42], celloutsig_0_0z } || in_data[41:37];
  assign celloutsig_0_18z = { celloutsig_0_12z, celloutsig_0_13z, celloutsig_0_1z } || { in_data[57:56], celloutsig_0_7z };
  assign celloutsig_0_22z = { celloutsig_0_10z[16:0], celloutsig_0_5z } || { _08_[18:5], celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_13z, celloutsig_0_3z, celloutsig_0_21z };
  assign celloutsig_0_5z = { in_data[42:35], celloutsig_0_1z, celloutsig_0_1z } % { 1'h1, celloutsig_0_0z, celloutsig_0_3z, in_data[0] };
  assign celloutsig_1_7z = { celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_5z } % { 1'h1, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_0_20z = { celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_7z } % { 1'h1, celloutsig_0_16z, celloutsig_0_11z };
  assign celloutsig_0_21z = celloutsig_0_20z % { 1'h1, celloutsig_0_11z, celloutsig_0_19z };
  assign celloutsig_0_28z = { in_data[74:53], celloutsig_0_8z } % { 1'h1, celloutsig_0_23z[8:3], _05_[8], _01_, _05_[6:2], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_3z = - in_data[15:9];
  assign celloutsig_0_49z = - { celloutsig_0_10z[0], celloutsig_0_11z, celloutsig_0_0z };
  assign celloutsig_1_9z = - { celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_5z };
  assign celloutsig_0_14z = - { in_data[13:5], celloutsig_0_1z, celloutsig_0_12z };
  assign celloutsig_0_23z = - { celloutsig_0_10z[9:4], celloutsig_0_18z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_11z };
  assign celloutsig_1_18z = { in_data[170:168], celloutsig_1_9z, _07_[3], _02_, _07_[1:0], celloutsig_1_8z } !== { in_data[129:120], celloutsig_1_12z };
  assign celloutsig_0_17z = celloutsig_0_5z[9:7] !== { celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_2z };
  assign celloutsig_0_19z = { celloutsig_0_5z[5:2], celloutsig_0_7z } !== in_data[63:59];
  assign celloutsig_0_0z = | in_data[8:5];
  assign celloutsig_1_2z = | in_data[127:108];
  assign celloutsig_1_6z = | in_data[156:144];
  assign celloutsig_1_12z = | { in_data[156:141], celloutsig_1_1z };
  assign celloutsig_0_8z = | celloutsig_0_5z[8:6];
  assign celloutsig_0_32z = | in_data[2:0];
  assign celloutsig_0_33z = celloutsig_0_20z[1] & celloutsig_0_32z;
  assign celloutsig_1_3z = in_data[161] & celloutsig_1_2z;
  assign celloutsig_0_16z = celloutsig_0_11z & celloutsig_0_7z;
  assign celloutsig_0_57z = | { _06_[14:1], celloutsig_0_4z };
  assign celloutsig_0_7z = | { celloutsig_0_4z, in_data[28:18] };
  assign celloutsig_0_12z = | { celloutsig_0_4z, celloutsig_0_3z[4:3], in_data[28:18], celloutsig_0_0z };
  assign celloutsig_0_2z = ~((in_data[81] & celloutsig_0_1z) | celloutsig_0_1z);
  assign celloutsig_0_29z = ~((_03_[6] & celloutsig_0_0z) | celloutsig_0_11z);
  assign _03_[0] = celloutsig_0_22z;
  assign { _05_[16:9], _05_[7], _05_[1:0] } = { celloutsig_0_19z, celloutsig_0_21z, celloutsig_0_33z, celloutsig_0_20z, _01_, celloutsig_0_12z, celloutsig_0_8z };
  assign _07_[2] = _02_;
  assign { _09_[21], _09_[13:4] } = { _00_, _03_[10:1] };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_57z, celloutsig_0_58z };
endmodule
