;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 28/03/2014 04:46:33 p.m.
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0x1FFC2000  	536879100
0x0004	0x08190000  	2073
0x0008	0x08110000  	2065
0x000C	0x08110000  	2065
0x0010	0x08110000  	2065
0x0014	0x08110000  	2065
0x0018	0x08110000  	2065
0x001C	0x08110000  	2065
0x0020	0x08110000  	2065
0x0024	0x08110000  	2065
0x0028	0x08110000  	2065
0x002C	0x08110000  	2065
0x0030	0x08110000  	2065
0x0034	0x08110000  	2065
0x0038	0x08110000  	2065
0x003C	0x08110000  	2065
0x0040	0x08110000  	2065
0x0044	0x08110000  	2065
0x0048	0x08110000  	2065
0x004C	0x08110000  	2065
0x0050	0x08110000  	2065
0x0054	0x08110000  	2065
0x0058	0x08110000  	2065
0x005C	0x08110000  	2065
0x0060	0x08110000  	2065
0x0064	0x08110000  	2065
0x0068	0x08110000  	2065
0x006C	0x08110000  	2065
0x0070	0x08110000  	2065
0x0074	0x08110000  	2065
0x0078	0x08110000  	2065
0x007C	0x08110000  	2065
0x0080	0x08110000  	2065
0x0084	0x08110000  	2065
0x0088	0x08110000  	2065
0x008C	0x08110000  	2065
0x0090	0x08110000  	2065
0x0094	0x08110000  	2065
0x0098	0x08110000  	2065
0x009C	0x08110000  	2065
0x00A0	0x08110000  	2065
0x00A4	0x08110000  	2065
0x00A8	0x08110000  	2065
0x00AC	0x08110000  	2065
0x00B0	0x08110000  	2065
0x00B4	0x08110000  	2065
0x00B8	0x08110000  	2065
0x00BC	0x08110000  	2065
0x00C0	0x08110000  	2065
0x00C4	0x08110000  	2065
0x00C8	0x08110000  	2065
0x00CC	0x08110000  	2065
0x00D0	0x08110000  	2065
0x00D4	0x08110000  	2065
0x00D8	0x08110000  	2065
0x00DC	0x08110000  	2065
0x00E0	0x08110000  	2065
0x00E4	0x08110000  	2065
0x00E8	0x08110000  	2065
0x00EC	0x08110000  	2065
0x00F0	0x08110000  	2065
0x00F4	0x08110000  	2065
0x00F8	0x08110000  	2065
0x00FC	0x08110000  	2065
0x0100	0x08110000  	2065
0x0104	0x08110000  	2065
0x0108	0x08110000  	2065
0x010C	0x08110000  	2065
0x0110	0x08110000  	2065
0x0114	0x08110000  	2065
0x0118	0x08110000  	2065
0x011C	0x08110000  	2065
0x0120	0x08110000  	2065
0x0124	0x08110000  	2065
0x0128	0x08110000  	2065
0x012C	0x08110000  	2065
0x0130	0x08110000  	2065
; end of ____SysVT
_main:
;Proyecto4.c, 9 :: 		void main(){
0x0818	0xF000F80C  BL	2100
0x081C	0xF000F85C  BL	2264
0x0820	0xF7FFFFEC  BL	2044
;Proyecto4.c, 10 :: 		Config_ptos();
0x0824	0xF7FFFFAC  BL	_Config_ptos+0
;Proyecto4.c, 11 :: 		Config_adc();
0x0828	0xF7FFFFC6  BL	_Config_adc+0
;Proyecto4.c, 12 :: 		while(1){
L_main0:
;Proyecto4.c, 13 :: 		Proceso();
0x082C	0xF7FFFFD2  BL	_Proceso+0
;Proyecto4.c, 14 :: 		}
0x0830	0xE7FC    B	L_main0
;Proyecto4.c, 15 :: 		}
L_end_main:
L__main_end_loop:
0x0832	0xE7FE    B	L__main_end_loop
; end of _main
_Config_ptos:
;Proyecto4.c, 17 :: 		void Config_ptos(void){
0x0780	0xB081    SUB	SP, SP, #4
0x0782	0xF8CDE000  STR	LR, [SP, #0]
;Proyecto4.c, 18 :: 		GPIO_Digital_Output(&GPIOA_BASE,_GPIO_PINMASK_ALL);
0x0786	0xF64F71FF  MOVW	R1, #65535
0x078A	0x4808    LDR	R0, [PC, #32]
0x078C	0xF7FFFF18  BL	_GPIO_Digital_Output+0
;Proyecto4.c, 19 :: 		SALIDAS = 0xfff;
0x0790	0xF64071FF  MOVW	R1, #4095
0x0794	0x4806    LDR	R0, [PC, #24]
0x0796	0x6001    STR	R1, [R0, #0]
;Proyecto4.c, 20 :: 		GPIO_Analog_input(&GPIOC_BASE,_GPIO_PINMASK_0); //PC0 = Canal 10 del ADC1
0x0798	0xF2400101  MOVW	R1, #1
0x079C	0x4805    LDR	R0, [PC, #20]
0x079E	0xF7FFFF2B  BL	_GPIO_Analog_Input+0
;Proyecto4.c, 21 :: 		}
L_end_Config_ptos:
0x07A2	0xF8DDE000  LDR	LR, [SP, #0]
0x07A6	0xB001    ADD	SP, SP, #4
0x07A8	0x4770    BX	LR
0x07AA	0xBF00    NOP
0x07AC	0x08004001  	GPIOA_BASE+0
0x07B0	0x080C4001  	GPIOA_ODR+0
0x07B4	0x10004001  	GPIOC_BASE+0
; end of _Config_ptos
_GPIO_Digital_Output:
;__Lib_GPIO_32F10x.c, 1132 :: 		
; pin_mask start address is: 4 (R1)
0x05C0	0xB081    SUB	SP, SP, #4
0x05C2	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 1133 :: 		
0x05C6	0x4A04    LDR	R2, [PC, #16]
0x05C8	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
0x05CA	0xF7FFFEE5  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 1134 :: 		
L_end_GPIO_Digital_Output:
0x05CE	0xF8DDE000  LDR	LR, [SP, #0]
0x05D2	0xB001    ADD	SP, SP, #4
0x05D4	0x4770    BX	LR
0x05D6	0xBF00    NOP
0x05D8	0x00140008  	#524308
; end of _GPIO_Digital_Output
_GPIO_Config:
;__Lib_GPIO_32F10x.c, 891 :: 		
; config start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
0x0398	0xB081    SUB	SP, SP, #4
0x039A	0xF8CDE000  STR	LR, [SP, #0]
0x039E	0xB28C    UXTH	R4, R1
0x03A0	0x4615    MOV	R5, R2
; config end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; pin_mask start address is: 16 (R4)
; config start address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 896 :: 		
0x03A2	0x4B77    LDR	R3, [PC, #476]
0x03A4	0xEA000303  AND	R3, R0, R3, LSL #0
; port start address is: 24 (R6)
0x03A8	0x461E    MOV	R6, R3
;__Lib_GPIO_32F10x.c, 898 :: 		
0x03AA	0x4618    MOV	R0, R3
0x03AC	0xF7FFFEC2  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F10x.c, 901 :: 		
0x03B0	0xF1B40FFF  CMP	R4, #255
0x03B4	0xD10C    BNE	L_GPIO_Config18
;__Lib_GPIO_32F10x.c, 902 :: 		
0x03B6	0x4B73    LDR	R3, [PC, #460]
0x03B8	0x429D    CMP	R5, R3
0x03BA	0xD103    BNE	L_GPIO_Config19
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 903 :: 		
0x03BC	0xF04F3333  MOV	R3, #858993459
0x03C0	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 904 :: 		
0x03C2	0xE0D9    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 905 :: 		
L_GPIO_Config19:
;__Lib_GPIO_32F10x.c, 906 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x03C4	0x2D42    CMP	R5, #66
0x03C6	0xD103    BNE	L_GPIO_Config20
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 907 :: 		
0x03C8	0xF04F3344  MOV	R3, #1145324612
0x03CC	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 908 :: 		
0x03CE	0xE0D3    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 909 :: 		
L_GPIO_Config20:
;__Lib_GPIO_32F10x.c, 910 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config18:
;__Lib_GPIO_32F10x.c, 912 :: 		
0x03D0	0xF64F73FF  MOVW	R3, #65535
0x03D4	0x429C    CMP	R4, R3
0x03D6	0xD114    BNE	L_GPIO_Config21
;__Lib_GPIO_32F10x.c, 913 :: 		
0x03D8	0x4B6A    LDR	R3, [PC, #424]
0x03DA	0x429D    CMP	R5, R3
0x03DC	0xD107    BNE	L_GPIO_Config22
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 914 :: 		
0x03DE	0xF04F3333  MOV	R3, #858993459
0x03E2	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 915 :: 		
0x03E4	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x03E6	0xF04F3333  MOV	R3, #858993459
0x03EA	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 916 :: 		
0x03EC	0xE0C4    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 917 :: 		
L_GPIO_Config22:
;__Lib_GPIO_32F10x.c, 918 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x03EE	0x2D42    CMP	R5, #66
0x03F0	0xD107    BNE	L_GPIO_Config23
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 919 :: 		
0x03F2	0xF04F3344  MOV	R3, #1145324612
0x03F6	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 920 :: 		
0x03F8	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x03FA	0xF04F3344  MOV	R3, #1145324612
0x03FE	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 921 :: 		
0x0400	0xE0BA    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 922 :: 		
L_GPIO_Config23:
;__Lib_GPIO_32F10x.c, 923 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config21:
;__Lib_GPIO_32F10x.c, 925 :: 		
; currentmode start address is: 4 (R1)
0x0402	0x2100    MOVS	R1, #0
;__Lib_GPIO_32F10x.c, 926 :: 		
0x0404	0x2000    MOVS	R0, #0
;__Lib_GPIO_32F10x.c, 928 :: 		
0x0406	0xF0050301  AND	R3, R5, #1
0x040A	0xB10B    CBZ	R3, L_GPIO_Config24
;__Lib_GPIO_32F10x.c, 929 :: 		
0x040C	0x2100    MOVS	R1, #0
0x040E	0xE01D    B	L_GPIO_Config25
L_GPIO_Config24:
;__Lib_GPIO_32F10x.c, 930 :: 		
0x0410	0xF0050302  AND	R3, R5, #2
0x0414	0xB133    CBZ	R3, L_GPIO_Config26
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 931 :: 		
0x0416	0xF40573C0  AND	R3, R5, #384
0x041A	0xB10B    CBZ	R3, L_GPIO_Config27
;__Lib_GPIO_32F10x.c, 932 :: 		
; currentmode start address is: 4 (R1)
0x041C	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
0x041E	0xE000    B	L_GPIO_Config28
L_GPIO_Config27:
;__Lib_GPIO_32F10x.c, 934 :: 		
; currentmode start address is: 4 (R1)
0x0420	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
L_GPIO_Config28:
;__Lib_GPIO_32F10x.c, 935 :: 		
; currentmode start address is: 4 (R1)
0x0422	0xE013    B	L_GPIO_Config29
L_GPIO_Config26:
;__Lib_GPIO_32F10x.c, 936 :: 		
0x0424	0xF0050304  AND	R3, R5, #4
0x0428	0xB133    CBZ	R3, L_GPIO_Config30
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 937 :: 		
0x042A	0xF0050320  AND	R3, R5, #32
0x042E	0xB10B    CBZ	R3, L_GPIO_Config31
;__Lib_GPIO_32F10x.c, 938 :: 		
; currentmode start address is: 4 (R1)
0x0430	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
0x0432	0xE000    B	L_GPIO_Config32
L_GPIO_Config31:
;__Lib_GPIO_32F10x.c, 940 :: 		
; currentmode start address is: 4 (R1)
0x0434	0x2100    MOVS	R1, #0
; currentmode end address is: 4 (R1)
L_GPIO_Config32:
;__Lib_GPIO_32F10x.c, 941 :: 		
; currentmode start address is: 4 (R1)
0x0436	0xE009    B	L_GPIO_Config33
L_GPIO_Config30:
;__Lib_GPIO_32F10x.c, 942 :: 		
0x0438	0xF0050308  AND	R3, R5, #8
0x043C	0xB133    CBZ	R3, L__GPIO_Config100
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 943 :: 		
0x043E	0xF0050320  AND	R3, R5, #32
0x0442	0xB10B    CBZ	R3, L_GPIO_Config35
;__Lib_GPIO_32F10x.c, 944 :: 		
; currentmode start address is: 4 (R1)
0x0444	0x210C    MOVS	R1, #12
; currentmode end address is: 4 (R1)
0x0446	0xE000    B	L_GPIO_Config36
L_GPIO_Config35:
;__Lib_GPIO_32F10x.c, 946 :: 		
; currentmode start address is: 4 (R1)
0x0448	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
L_GPIO_Config36:
;__Lib_GPIO_32F10x.c, 947 :: 		
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
0x044A	0xE7FF    B	L_GPIO_Config34
L__GPIO_Config100:
;__Lib_GPIO_32F10x.c, 942 :: 		
;__Lib_GPIO_32F10x.c, 947 :: 		
L_GPIO_Config34:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config33:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config29:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config25:
;__Lib_GPIO_32F10x.c, 949 :: 		
; currentmode start address is: 4 (R1)
0x044C	0x4B4E    LDR	R3, [PC, #312]
0x044E	0xEA050303  AND	R3, R5, R3, LSL #0
0x0452	0xB10B    CBZ	R3, L_GPIO_Config37
;__Lib_GPIO_32F10x.c, 950 :: 		
0x0454	0x2003    MOVS	R0, #3
0x0456	0xE009    B	L_GPIO_Config38
L_GPIO_Config37:
;__Lib_GPIO_32F10x.c, 951 :: 		
0x0458	0xF4057300  AND	R3, R5, #512
0x045C	0xB10B    CBZ	R3, L_GPIO_Config39
;__Lib_GPIO_32F10x.c, 952 :: 		
0x045E	0x2002    MOVS	R0, #2
0x0460	0xE004    B	L_GPIO_Config40
L_GPIO_Config39:
;__Lib_GPIO_32F10x.c, 953 :: 		
0x0462	0xF4056380  AND	R3, R5, #1024
0x0466	0xB10B    CBZ	R3, L__GPIO_Config101
;__Lib_GPIO_32F10x.c, 954 :: 		
0x0468	0x2001    MOVS	R0, #1
0x046A	0xE7FF    B	L_GPIO_Config41
L__GPIO_Config101:
;__Lib_GPIO_32F10x.c, 953 :: 		
;__Lib_GPIO_32F10x.c, 954 :: 		
L_GPIO_Config41:
L_GPIO_Config40:
L_GPIO_Config38:
;__Lib_GPIO_32F10x.c, 956 :: 		
;__Lib_GPIO_32F10x.c, 962 :: 		
0x046C	0xF005030C  AND	R3, R5, #12
0x0470	0xB10B    CBZ	R3, L__GPIO_Config102
;__Lib_GPIO_32F10x.c, 965 :: 		
0x0472	0x4301    ORRS	R1, R0
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 966 :: 		
0x0474	0xE7FF    B	L_GPIO_Config42
L__GPIO_Config102:
;__Lib_GPIO_32F10x.c, 962 :: 		
;__Lib_GPIO_32F10x.c, 966 :: 		
L_GPIO_Config42:
;__Lib_GPIO_32F10x.c, 968 :: 		
; currentmode start address is: 4 (R1)
0x0476	0xF00403FF  AND	R3, R4, #255
0x047A	0xB29B    UXTH	R3, R3
0x047C	0x2B00    CMP	R3, #0
0x047E	0xD03B    BEQ	L__GPIO_Config104
;__Lib_GPIO_32F10x.c, 969 :: 		
0x0480	0x6837    LDR	R7, [R6, #0]
; tmpreg start address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 971 :: 		
0x0482	0x2000    MOVS	R0, #0
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
; currentmode end address is: 4 (R1)
; tmpreg end address is: 28 (R7)
; port end address is: 24 (R6)
0x0484	0xFA1FF884  UXTH	R8, R4
0x0488	0x4632    MOV	R2, R6
0x048A	0x462E    MOV	R6, R5
L_GPIO_Config44:
; tmpreg start address is: 28 (R7)
; currentmode start address is: 4 (R1)
; port start address is: 8 (R2)
; config start address is: 24 (R6)
; pin_mask start address is: 32 (R8)
0x048C	0x2808    CMP	R0, #8
0x048E	0xD22C    BCS	L_GPIO_Config45
;__Lib_GPIO_32F10x.c, 973 :: 		
0x0490	0xF04F0301  MOV	R3, #1
0x0494	0xFA03F400  LSL	R4, R3, R0
;__Lib_GPIO_32F10x.c, 975 :: 		
0x0498	0xEA080304  AND	R3, R8, R4, LSL #0
;__Lib_GPIO_32F10x.c, 977 :: 		
0x049C	0x42A3    CMP	R3, R4
0x049E	0xD122    BNE	L__GPIO_Config103
;__Lib_GPIO_32F10x.c, 979 :: 		
0x04A0	0x0085    LSLS	R5, R0, #2
;__Lib_GPIO_32F10x.c, 981 :: 		
0x04A2	0xF04F030F  MOV	R3, #15
0x04A6	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 982 :: 		
0x04A8	0x43DB    MVN	R3, R3
0x04AA	0xEA070403  AND	R4, R7, R3, LSL #0
; tmpreg end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 985 :: 		
0x04AE	0xFA01F305  LSL	R3, R1, R5
0x04B2	0xEA440303  ORR	R3, R4, R3, LSL #0
; tmpreg start address is: 20 (R5)
0x04B6	0x461D    MOV	R5, R3
;__Lib_GPIO_32F10x.c, 988 :: 		
0x04B8	0xF4067381  AND	R3, R6, #258
0x04BC	0xF5B37F81  CMP	R3, #258
0x04C0	0xD105    BNE	L_GPIO_Config48
;__Lib_GPIO_32F10x.c, 990 :: 		
0x04C2	0xF2020414  ADDW	R4, R2, #20
0x04C6	0xF04F0301  MOV	R3, #1
0x04CA	0x4083    LSLS	R3, R0
0x04CC	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 991 :: 		
L_GPIO_Config48:
;__Lib_GPIO_32F10x.c, 993 :: 		
0x04CE	0xF0060382  AND	R3, R6, #130
0x04D2	0x2B82    CMP	R3, #130
0x04D4	0xD105    BNE	L_GPIO_Config49
;__Lib_GPIO_32F10x.c, 995 :: 		
0x04D6	0xF2020410  ADDW	R4, R2, #16
0x04DA	0xF04F0301  MOV	R3, #1
0x04DE	0x4083    LSLS	R3, R0
0x04E0	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 996 :: 		
L_GPIO_Config49:
;__Lib_GPIO_32F10x.c, 997 :: 		
0x04E2	0x462F    MOV	R7, R5
0x04E4	0xE7FF    B	L_GPIO_Config47
; tmpreg end address is: 20 (R5)
L__GPIO_Config103:
;__Lib_GPIO_32F10x.c, 977 :: 		
;__Lib_GPIO_32F10x.c, 997 :: 		
L_GPIO_Config47:
;__Lib_GPIO_32F10x.c, 971 :: 		
; tmpreg start address is: 28 (R7)
0x04E6	0x1C40    ADDS	R0, R0, #1
;__Lib_GPIO_32F10x.c, 998 :: 		
0x04E8	0xE7D0    B	L_GPIO_Config44
L_GPIO_Config45:
;__Lib_GPIO_32F10x.c, 999 :: 		
0x04EA	0x6017    STR	R7, [R2, #0]
; currentmode end address is: 4 (R1)
; port end address is: 8 (R2)
; config end address is: 24 (R6)
; pin_mask end address is: 32 (R8)
; tmpreg end address is: 28 (R7)
0x04EC	0xFA1FF088  UXTH	R0, R8
0x04F0	0x460F    MOV	R7, R1
0x04F2	0x4631    MOV	R1, R6
0x04F4	0x4616    MOV	R6, R2
;__Lib_GPIO_32F10x.c, 1001 :: 		
0x04F6	0xE002    B	L_GPIO_Config43
L__GPIO_Config104:
;__Lib_GPIO_32F10x.c, 968 :: 		
0x04F8	0x460F    MOV	R7, R1
0x04FA	0x4629    MOV	R1, R5
0x04FC	0xB2A0    UXTH	R0, R4
;__Lib_GPIO_32F10x.c, 1001 :: 		
L_GPIO_Config43:
;__Lib_GPIO_32F10x.c, 1005 :: 		
; currentmode start address is: 28 (R7)
; port start address is: 24 (R6)
; config start address is: 4 (R1)
0x04FE	0xF1B00FFF  CMP	R0, #255
0x0502	0xD939    BLS	L_GPIO_Config50
;__Lib_GPIO_32F10x.c, 1007 :: 		
0x0504	0x1D33    ADDS	R3, R6, #4
0x0506	0xF8D38000  LDR	R8, [R3, #0]
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 1008 :: 		
; pinpos start address is: 8 (R2)
0x050A	0x2200    MOVS	R2, #0
; port end address is: 24 (R6)
; tmpreg end address is: 32 (R8)
; pinpos end address is: 8 (R2)
L_GPIO_Config51:
; pinpos start address is: 8 (R2)
; tmpreg start address is: 32 (R8)
; config start address is: 4 (R1)
; config end address is: 4 (R1)
; port start address is: 24 (R6)
; currentmode start address is: 28 (R7)
; currentmode end address is: 28 (R7)
0x050C	0x2A08    CMP	R2, #8
0x050E	0xD230    BCS	L_GPIO_Config52
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 1010 :: 		
; currentmode start address is: 28 (R7)
; config start address is: 4 (R1)
0x0510	0xF2020408  ADDW	R4, R2, #8
0x0514	0xF04F0301  MOV	R3, #1
0x0518	0xFA03F404  LSL	R4, R3, R4
;__Lib_GPIO_32F10x.c, 1012 :: 		
0x051C	0xEA000304  AND	R3, R0, R4, LSL #0
;__Lib_GPIO_32F10x.c, 1013 :: 		
0x0520	0x42A3    CMP	R3, R4
0x0522	0xD124    BNE	L__GPIO_Config105
;__Lib_GPIO_32F10x.c, 1015 :: 		
0x0524	0x0095    LSLS	R5, R2, #2
;__Lib_GPIO_32F10x.c, 1017 :: 		
0x0526	0xF04F030F  MOV	R3, #15
0x052A	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 1018 :: 		
0x052C	0x43DB    MVN	R3, R3
0x052E	0xEA080403  AND	R4, R8, R3, LSL #0
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 1021 :: 		
0x0532	0xFA07F305  LSL	R3, R7, R5
0x0536	0xEA440803  ORR	R8, R4, R3, LSL #0
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 1024 :: 		
0x053A	0xF4017381  AND	R3, R1, #258
0x053E	0xF5B37F81  CMP	R3, #258
0x0542	0xD107    BNE	L_GPIO_Config55
;__Lib_GPIO_32F10x.c, 1026 :: 		
0x0544	0xF2060514  ADDW	R5, R6, #20
0x0548	0xF2020408  ADDW	R4, R2, #8
0x054C	0xF04F0301  MOV	R3, #1
0x0550	0x40A3    LSLS	R3, R4
0x0552	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 1027 :: 		
L_GPIO_Config55:
;__Lib_GPIO_32F10x.c, 1029 :: 		
0x0554	0xF0010382  AND	R3, R1, #130
0x0558	0x2B82    CMP	R3, #130
0x055A	0xD107    BNE	L_GPIO_Config56
;__Lib_GPIO_32F10x.c, 1031 :: 		
0x055C	0xF2060510  ADDW	R5, R6, #16
0x0560	0xF2020408  ADDW	R4, R2, #8
0x0564	0xF04F0301  MOV	R3, #1
0x0568	0x40A3    LSLS	R3, R4
0x056A	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 1032 :: 		
L_GPIO_Config56:
;__Lib_GPIO_32F10x.c, 1033 :: 		
0x056C	0xE7FF    B	L_GPIO_Config54
; tmpreg end address is: 32 (R8)
L__GPIO_Config105:
;__Lib_GPIO_32F10x.c, 1013 :: 		
;__Lib_GPIO_32F10x.c, 1033 :: 		
L_GPIO_Config54:
;__Lib_GPIO_32F10x.c, 1008 :: 		
; tmpreg start address is: 32 (R8)
0x056E	0x1C52    ADDS	R2, R2, #1
;__Lib_GPIO_32F10x.c, 1034 :: 		
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
; pinpos end address is: 8 (R2)
0x0570	0xE7CC    B	L_GPIO_Config51
L_GPIO_Config52:
;__Lib_GPIO_32F10x.c, 1035 :: 		
0x0572	0x1D33    ADDS	R3, R6, #4
; port end address is: 24 (R6)
0x0574	0xF8C38000  STR	R8, [R3, #0]
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 1036 :: 		
L_GPIO_Config50:
;__Lib_GPIO_32F10x.c, 1037 :: 		
L_end_GPIO_Config:
0x0578	0xF8DDE000  LDR	LR, [SP, #0]
0x057C	0xB001    ADD	SP, SP, #4
0x057E	0x4770    BX	LR
0x0580	0xFC00FFFF  	#-1024
0x0584	0x00140008  	#524308
0x0588	0x08000008  	#526336
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_32F10x.c, 850 :: 		
0x0134	0xB081    SUB	SP, SP, #4
;__Lib_GPIO_32F10x.c, 852 :: 		
0x0136	0x4919    LDR	R1, [PC, #100]
0x0138	0xEA000101  AND	R1, R0, R1, LSL #0
0x013C	0x4608    MOV	R0, R1
;__Lib_GPIO_32F10x.c, 853 :: 		
; pos start address is: 8 (R2)
0x013E	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F10x.c, 854 :: 		
0x0140	0xE00E    B	L_GPIO_Clk_Enable0
; pos end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 855 :: 		
L_GPIO_Clk_Enable2:
0x0142	0x2004    MOVS	R0, #4
0x0144	0xE022    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 856 :: 		
L_GPIO_Clk_Enable3:
0x0146	0x2008    MOVS	R0, #8
0x0148	0xE020    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 857 :: 		
L_GPIO_Clk_Enable4:
0x014A	0x2010    MOVS	R0, #16
0x014C	0xE01E    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 858 :: 		
L_GPIO_Clk_Enable5:
0x014E	0x2020    MOVS	R0, #32
0x0150	0xE01C    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 859 :: 		
L_GPIO_Clk_Enable6:
0x0152	0x2040    MOVS	R0, #64
0x0154	0xE01A    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 860 :: 		
L_GPIO_Clk_Enable7:
0x0156	0x2080    MOVS	R0, #128
0x0158	0xE018    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 861 :: 		
L_GPIO_Clk_Enable8:
0x015A	0xF2401000  MOVW	R0, #256
0x015E	0xE015    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 862 :: 		
L_GPIO_Clk_Enable0:
; pos start address is: 8 (R2)
0x0160	0x490F    LDR	R1, [PC, #60]
0x0162	0x4288    CMP	R0, R1
0x0164	0xD0ED    BEQ	L_GPIO_Clk_Enable2
0x0166	0x490F    LDR	R1, [PC, #60]
0x0168	0x4288    CMP	R0, R1
0x016A	0xD0EC    BEQ	L_GPIO_Clk_Enable3
0x016C	0x490E    LDR	R1, [PC, #56]
0x016E	0x4288    CMP	R0, R1
0x0170	0xD0EB    BEQ	L_GPIO_Clk_Enable4
0x0172	0x490E    LDR	R1, [PC, #56]
0x0174	0x4288    CMP	R0, R1
0x0176	0xD0EA    BEQ	L_GPIO_Clk_Enable5
0x0178	0x490D    LDR	R1, [PC, #52]
0x017A	0x4288    CMP	R0, R1
0x017C	0xD0E9    BEQ	L_GPIO_Clk_Enable6
0x017E	0x490D    LDR	R1, [PC, #52]
0x0180	0x4288    CMP	R0, R1
0x0182	0xD0E8    BEQ	L_GPIO_Clk_Enable7
0x0184	0x490C    LDR	R1, [PC, #48]
0x0186	0x4288    CMP	R0, R1
0x0188	0xD0E7    BEQ	L_GPIO_Clk_Enable8
; pos end address is: 8 (R2)
0x018A	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable1:
;__Lib_GPIO_32F10x.c, 864 :: 		
0x018C	0x490B    LDR	R1, [PC, #44]
0x018E	0x6809    LDR	R1, [R1, #0]
0x0190	0xEA410200  ORR	R2, R1, R0, LSL #0
0x0194	0x4909    LDR	R1, [PC, #36]
0x0196	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 865 :: 		
L_end_GPIO_Clk_Enable:
0x0198	0xB001    ADD	SP, SP, #4
0x019A	0x4770    BX	LR
0x019C	0xFC00FFFF  	#-1024
0x01A0	0x08004001  	#1073809408
0x01A4	0x0C004001  	#1073810432
0x01A8	0x10004001  	#1073811456
0x01AC	0x14004001  	#1073812480
0x01B0	0x18004001  	#1073813504
0x01B4	0x1C004001  	#1073814528
0x01B8	0x20004001  	#1073815552
0x01BC	0x10184002  	RCC_APB2ENR+0
; end of _GPIO_Clk_Enable
_GPIO_Analog_Input:
;__Lib_GPIO_32F10x.c, 1140 :: 		
; pin_mask start address is: 4 (R1)
0x05F8	0xB081    SUB	SP, SP, #4
0x05FA	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 1141 :: 		
0x05FE	0xF04F0201  MOV	R2, #1
0x0602	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
0x0604	0xF7FFFEC8  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 1142 :: 		
L_end_GPIO_Analog_Input:
0x0608	0xF8DDE000  LDR	LR, [SP, #0]
0x060C	0xB001    ADD	SP, SP, #4
0x060E	0x4770    BX	LR
; end of _GPIO_Analog_Input
_Config_adc:
;Proyecto4.c, 22 :: 		void Config_adc(void){
0x07B8	0xB081    SUB	SP, SP, #4
0x07BA	0xF8CDE000  STR	LR, [SP, #0]
;Proyecto4.c, 23 :: 		ADC_Set_Input_Channel(_ADC_CHANNEL_10); // Señeciona el canal 10 como entrada de
0x07BE	0xF2404000  MOVW	R0, #1024
0x07C2	0xF7FFFF25  BL	_ADC_Set_Input_Channel+0
;Proyecto4.c, 24 :: 		ADC1_Init();
0x07C6	0xF7FFFEE1  BL	_ADC1_Init+0
;Proyecto4.c, 25 :: 		}
L_end_Config_adc:
0x07CA	0xF8DDE000  LDR	LR, [SP, #0]
0x07CE	0xB001    ADD	SP, SP, #4
0x07D0	0x4770    BX	LR
; end of _Config_adc
_ADC_Set_Input_Channel:
;__Lib_ADC_32F10x_16ch.c, 41 :: 		
0x0610	0xB081    SUB	SP, SP, #4
0x0612	0xF8CDE000  STR	LR, [SP, #0]
0x0616	0xFA1FF980  UXTH	R9, R0
; input_mask start address is: 36 (R9)
;__Lib_ADC_32F10x_16ch.c, 42 :: 		
0x061A	0xF3C90100  UBFX	R1, R9, #0, #1
0x061E	0xB121    CBZ	R1, L_ADC_Set_Input_Channel0
;__Lib_ADC_32F10x_16ch.c, 43 :: 		
0x0620	0xF2400101  MOVW	R1, #1
0x0624	0x483F    LDR	R0, [PC, #252]
0x0626	0xF7FFFFE7  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel0:
;__Lib_ADC_32F10x_16ch.c, 44 :: 		
0x062A	0xF3C90140  UBFX	R1, R9, #1, #1
0x062E	0xB121    CBZ	R1, L_ADC_Set_Input_Channel1
;__Lib_ADC_32F10x_16ch.c, 45 :: 		
0x0630	0xF2400102  MOVW	R1, #2
0x0634	0x483B    LDR	R0, [PC, #236]
0x0636	0xF7FFFFDF  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel1:
;__Lib_ADC_32F10x_16ch.c, 46 :: 		
0x063A	0xF3C90180  UBFX	R1, R9, #2, #1
0x063E	0xB121    CBZ	R1, L_ADC_Set_Input_Channel2
;__Lib_ADC_32F10x_16ch.c, 47 :: 		
0x0640	0xF2400104  MOVW	R1, #4
0x0644	0x4837    LDR	R0, [PC, #220]
0x0646	0xF7FFFFD7  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel2:
;__Lib_ADC_32F10x_16ch.c, 48 :: 		
0x064A	0xF3C901C0  UBFX	R1, R9, #3, #1
0x064E	0xB121    CBZ	R1, L_ADC_Set_Input_Channel3
;__Lib_ADC_32F10x_16ch.c, 49 :: 		
0x0650	0xF2400108  MOVW	R1, #8
0x0654	0x4833    LDR	R0, [PC, #204]
0x0656	0xF7FFFFCF  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel3:
;__Lib_ADC_32F10x_16ch.c, 50 :: 		
0x065A	0xF3C91100  UBFX	R1, R9, #4, #1
0x065E	0xB121    CBZ	R1, L_ADC_Set_Input_Channel4
;__Lib_ADC_32F10x_16ch.c, 51 :: 		
0x0660	0xF2400110  MOVW	R1, #16
0x0664	0x482F    LDR	R0, [PC, #188]
0x0666	0xF7FFFFC7  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel4:
;__Lib_ADC_32F10x_16ch.c, 52 :: 		
0x066A	0xF3C91140  UBFX	R1, R9, #5, #1
0x066E	0xB121    CBZ	R1, L_ADC_Set_Input_Channel5
;__Lib_ADC_32F10x_16ch.c, 53 :: 		
0x0670	0xF2400120  MOVW	R1, #32
0x0674	0x482B    LDR	R0, [PC, #172]
0x0676	0xF7FFFFBF  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel5:
;__Lib_ADC_32F10x_16ch.c, 54 :: 		
0x067A	0xF3C91180  UBFX	R1, R9, #6, #1
0x067E	0xB121    CBZ	R1, L_ADC_Set_Input_Channel6
;__Lib_ADC_32F10x_16ch.c, 55 :: 		
0x0680	0xF2400140  MOVW	R1, #64
0x0684	0x4827    LDR	R0, [PC, #156]
0x0686	0xF7FFFFB7  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel6:
;__Lib_ADC_32F10x_16ch.c, 56 :: 		
0x068A	0xF3C911C0  UBFX	R1, R9, #7, #1
0x068E	0xB121    CBZ	R1, L_ADC_Set_Input_Channel7
;__Lib_ADC_32F10x_16ch.c, 57 :: 		
0x0690	0xF2400180  MOVW	R1, #128
0x0694	0x4823    LDR	R0, [PC, #140]
0x0696	0xF7FFFFAF  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel7:
;__Lib_ADC_32F10x_16ch.c, 58 :: 		
0x069A	0xF3C92100  UBFX	R1, R9, #8, #1
0x069E	0xB121    CBZ	R1, L_ADC_Set_Input_Channel8
;__Lib_ADC_32F10x_16ch.c, 59 :: 		
0x06A0	0xF2400101  MOVW	R1, #1
0x06A4	0x4820    LDR	R0, [PC, #128]
0x06A6	0xF7FFFFA7  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel8:
;__Lib_ADC_32F10x_16ch.c, 60 :: 		
0x06AA	0xF3C92140  UBFX	R1, R9, #9, #1
0x06AE	0xB121    CBZ	R1, L_ADC_Set_Input_Channel9
;__Lib_ADC_32F10x_16ch.c, 61 :: 		
0x06B0	0xF2400102  MOVW	R1, #2
0x06B4	0x481C    LDR	R0, [PC, #112]
0x06B6	0xF7FFFF9F  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel9:
;__Lib_ADC_32F10x_16ch.c, 62 :: 		
0x06BA	0xF3C92180  UBFX	R1, R9, #10, #1
0x06BE	0xB121    CBZ	R1, L_ADC_Set_Input_Channel10
;__Lib_ADC_32F10x_16ch.c, 63 :: 		
0x06C0	0xF2400101  MOVW	R1, #1
0x06C4	0x4819    LDR	R0, [PC, #100]
0x06C6	0xF7FFFF97  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel10:
;__Lib_ADC_32F10x_16ch.c, 64 :: 		
0x06CA	0xF3C921C0  UBFX	R1, R9, #11, #1
0x06CE	0xB121    CBZ	R1, L_ADC_Set_Input_Channel11
;__Lib_ADC_32F10x_16ch.c, 65 :: 		
0x06D0	0xF2400102  MOVW	R1, #2
0x06D4	0x4815    LDR	R0, [PC, #84]
0x06D6	0xF7FFFF8F  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel11:
;__Lib_ADC_32F10x_16ch.c, 66 :: 		
0x06DA	0xF3C93100  UBFX	R1, R9, #12, #1
0x06DE	0xB121    CBZ	R1, L_ADC_Set_Input_Channel12
;__Lib_ADC_32F10x_16ch.c, 67 :: 		
0x06E0	0xF2400104  MOVW	R1, #4
0x06E4	0x4811    LDR	R0, [PC, #68]
0x06E6	0xF7FFFF87  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel12:
;__Lib_ADC_32F10x_16ch.c, 68 :: 		
0x06EA	0xF3C93140  UBFX	R1, R9, #13, #1
0x06EE	0xB121    CBZ	R1, L_ADC_Set_Input_Channel13
;__Lib_ADC_32F10x_16ch.c, 69 :: 		
0x06F0	0xF2400108  MOVW	R1, #8
0x06F4	0x480D    LDR	R0, [PC, #52]
0x06F6	0xF7FFFF7F  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel13:
;__Lib_ADC_32F10x_16ch.c, 70 :: 		
0x06FA	0xF3C93180  UBFX	R1, R9, #14, #1
0x06FE	0xB121    CBZ	R1, L_ADC_Set_Input_Channel14
;__Lib_ADC_32F10x_16ch.c, 71 :: 		
0x0700	0xF2400110  MOVW	R1, #16
0x0704	0x4809    LDR	R0, [PC, #36]
0x0706	0xF7FFFF77  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel14:
;__Lib_ADC_32F10x_16ch.c, 72 :: 		
0x070A	0xF3C931C0  UBFX	R1, R9, #15, #1
; input_mask end address is: 36 (R9)
0x070E	0xB121    CBZ	R1, L_ADC_Set_Input_Channel15
;__Lib_ADC_32F10x_16ch.c, 73 :: 		
0x0710	0xF2400120  MOVW	R1, #32
0x0714	0x4805    LDR	R0, [PC, #20]
0x0716	0xF7FFFF6F  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel15:
;__Lib_ADC_32F10x_16ch.c, 74 :: 		
L_end_ADC_Set_Input_Channel:
0x071A	0xF8DDE000  LDR	LR, [SP, #0]
0x071E	0xB001    ADD	SP, SP, #4
0x0720	0x4770    BX	LR
0x0722	0xBF00    NOP
0x0724	0x08004001  	GPIOA_BASE+0
0x0728	0x0C004001  	GPIOB_BASE+0
0x072C	0x10004001  	GPIOC_BASE+0
; end of _ADC_Set_Input_Channel
_ADC1_Init:
;__Lib_ADC_32F10x_16ch.c, 146 :: 		
0x058C	0xB081    SUB	SP, SP, #4
0x058E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_ADC_32F10x_16ch.c, 147 :: 		
0x0592	0x4907    LDR	R1, [PC, #28]
0x0594	0x4807    LDR	R0, [PC, #28]
0x0596	0x6001    STR	R1, [R0, #0]
;__Lib_ADC_32F10x_16ch.c, 149 :: 		
0x0598	0x2101    MOVS	R1, #1
0x059A	0xB249    SXTB	R1, R1
0x059C	0x4806    LDR	R0, [PC, #24]
0x059E	0x6001    STR	R1, [R0, #0]
;__Lib_ADC_32F10x_16ch.c, 151 :: 		
0x05A0	0x4806    LDR	R0, [PC, #24]
0x05A2	0xF7FFFE19  BL	__Lib_ADC_32F10x_16ch_ADCx_Init+0
;__Lib_ADC_32F10x_16ch.c, 184 :: 		
L_end_ADC1_Init:
0x05A6	0xF8DDE000  LDR	LR, [SP, #0]
0x05AA	0xB001    ADD	SP, SP, #4
0x05AC	0x4770    BX	LR
0x05AE	0xBF00    NOP
0x05B0	0x05DD0000  	_ADC1_Get_Sample+0
0x05B4	0x00042000  	_ADC_Get_Sample_Ptr+0
0x05B8	0x03244242  	RCC_APB2ENRbits+0
0x05BC	0x24004001  	ADC1_SR+0
; end of _ADC1_Init
__Lib_ADC_32F10x_16ch_ADCx_Init:
;__Lib_ADC_32F10x_16ch.c, 76 :: 		
0x01D8	0xB081    SUB	SP, SP, #4
;__Lib_ADC_32F10x_16ch.c, 80 :: 		
0x01DA	0x1D03    ADDS	R3, R0, #4
0x01DC	0x681A    LDR	R2, [R3, #0]
0x01DE	0x4946    LDR	R1, [PC, #280]
0x01E0	0xEA020101  AND	R1, R2, R1, LSL #0
0x01E4	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_32F10x_16ch.c, 82 :: 		
0x01E6	0xF2000308  ADDW	R3, R0, #8
0x01EA	0x681A    LDR	R2, [R3, #0]
0x01EC	0x4943    LDR	R1, [PC, #268]
0x01EE	0xEA020101  AND	R1, R2, R1, LSL #0
0x01F2	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_32F10x_16ch.c, 84 :: 		
0x01F4	0x1D03    ADDS	R3, R0, #4
0x01F6	0x2200    MOVS	R2, #0
0x01F8	0x6819    LDR	R1, [R3, #0]
0x01FA	0xF3624110  BFI	R1, R2, #16, #1
0x01FE	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_32F10x_16ch.c, 85 :: 		
0x0200	0x1D03    ADDS	R3, R0, #4
0x0202	0x2200    MOVS	R2, #0
0x0204	0x6819    LDR	R1, [R3, #0]
0x0206	0xF3624151  BFI	R1, R2, #17, #1
0x020A	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_32F10x_16ch.c, 86 :: 		
0x020C	0x1D03    ADDS	R3, R0, #4
0x020E	0x2200    MOVS	R2, #0
0x0210	0x6819    LDR	R1, [R3, #0]
0x0212	0xF3624192  BFI	R1, R2, #18, #1
0x0216	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_32F10x_16ch.c, 87 :: 		
0x0218	0x1D03    ADDS	R3, R0, #4
0x021A	0x2200    MOVS	R2, #0
0x021C	0x6819    LDR	R1, [R3, #0]
0x021E	0xF36241D3  BFI	R1, R2, #19, #1
0x0222	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_32F10x_16ch.c, 89 :: 		
0x0224	0x1D03    ADDS	R3, R0, #4
0x0226	0x2200    MOVS	R2, #0
0x0228	0x6819    LDR	R1, [R3, #0]
0x022A	0xF3622108  BFI	R1, R2, #8, #1
0x022E	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_32F10x_16ch.c, 92 :: 		
0x0230	0xF2000308  ADDW	R3, R0, #8
0x0234	0x2200    MOVS	R2, #0
0x0236	0x6819    LDR	R1, [R3, #0]
0x0238	0xF3620141  BFI	R1, R2, #1, #1
0x023C	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_32F10x_16ch.c, 94 :: 		
0x023E	0xF2000308  ADDW	R3, R0, #8
0x0242	0x2200    MOVS	R2, #0
0x0244	0x6819    LDR	R1, [R3, #0]
0x0246	0xF36221CB  BFI	R1, R2, #11, #1
0x024A	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_32F10x_16ch.c, 96 :: 		
0x024C	0xF2000308  ADDW	R3, R0, #8
0x0250	0x2201    MOVS	R2, #1
0x0252	0x6819    LDR	R1, [R3, #0]
0x0254	0xF3624151  BFI	R1, R2, #17, #1
0x0258	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_32F10x_16ch.c, 97 :: 		
0x025A	0xF2000308  ADDW	R3, R0, #8
0x025E	0x2201    MOVS	R2, #1
0x0260	0x6819    LDR	R1, [R3, #0]
0x0262	0xF3624192  BFI	R1, R2, #18, #1
0x0266	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_32F10x_16ch.c, 98 :: 		
0x0268	0xF2000308  ADDW	R3, R0, #8
0x026C	0x2201    MOVS	R2, #1
0x026E	0x6819    LDR	R1, [R3, #0]
0x0270	0xF36241D3  BFI	R1, R2, #19, #1
0x0274	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_32F10x_16ch.c, 101 :: 		
0x0276	0xF200032C  ADDW	R3, R0, #44
0x027A	0x2200    MOVS	R2, #0
0x027C	0x6819    LDR	R1, [R3, #0]
0x027E	0xF3625114  BFI	R1, R2, #20, #1
0x0282	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_32F10x_16ch.c, 102 :: 		
0x0284	0xF200032C  ADDW	R3, R0, #44
0x0288	0x2200    MOVS	R2, #0
0x028A	0x6819    LDR	R1, [R3, #0]
0x028C	0xF3625155  BFI	R1, R2, #21, #1
0x0290	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_32F10x_16ch.c, 103 :: 		
0x0292	0xF200032C  ADDW	R3, R0, #44
0x0296	0x2200    MOVS	R2, #0
0x0298	0x6819    LDR	R1, [R3, #0]
0x029A	0xF3625196  BFI	R1, R2, #22, #1
0x029E	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_32F10x_16ch.c, 104 :: 		
0x02A0	0xF200032C  ADDW	R3, R0, #44
0x02A4	0x2200    MOVS	R2, #0
0x02A6	0x6819    LDR	R1, [R3, #0]
0x02A8	0xF36251D7  BFI	R1, R2, #23, #1
0x02AC	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_32F10x_16ch.c, 110 :: 		
0x02AE	0xF2000308  ADDW	R3, R0, #8
0x02B2	0x2201    MOVS	R2, #1
0x02B4	0x6819    LDR	R1, [R3, #0]
0x02B6	0xF3620100  BFI	R1, R2, #0, #1
0x02BA	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_32F10x_16ch.c, 113 :: 		
0x02BC	0xF2000308  ADDW	R3, R0, #8
0x02C0	0x2201    MOVS	R2, #1
0x02C2	0x6819    LDR	R1, [R3, #0]
0x02C4	0xF36201C3  BFI	R1, R2, #3, #1
0x02C8	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_32F10x_16ch.c, 114 :: 		
L___Lib_ADC_32F10x_16ch_ADCx_Init16:
0x02CA	0xF2000108  ADDW	R1, R0, #8
0x02CE	0x680A    LDR	R2, [R1, #0]
0x02D0	0xF3C201C0  UBFX	R1, R2, #3, #1
0x02D4	0xB101    CBZ	R1, L___Lib_ADC_32F10x_16ch_ADCx_Init17
0x02D6	0xE7F8    B	L___Lib_ADC_32F10x_16ch_ADCx_Init16
L___Lib_ADC_32F10x_16ch_ADCx_Init17:
;__Lib_ADC_32F10x_16ch.c, 117 :: 		
0x02D8	0xF2000308  ADDW	R3, R0, #8
0x02DC	0x2201    MOVS	R2, #1
0x02DE	0x6819    LDR	R1, [R3, #0]
0x02E0	0xF3620182  BFI	R1, R2, #2, #1
0x02E4	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_32F10x_16ch.c, 118 :: 		
L___Lib_ADC_32F10x_16ch_ADCx_Init18:
0x02E6	0xF2000108  ADDW	R1, R0, #8
0x02EA	0x680A    LDR	R2, [R1, #0]
0x02EC	0xF3C20180  UBFX	R1, R2, #2, #1
0x02F0	0xB101    CBZ	R1, L___Lib_ADC_32F10x_16ch_ADCx_Init19
0x02F2	0xE7F8    B	L___Lib_ADC_32F10x_16ch_ADCx_Init18
L___Lib_ADC_32F10x_16ch_ADCx_Init19:
;__Lib_ADC_32F10x_16ch.c, 120 :: 		
L_end_ADCx_Init:
0x02F4	0xB001    ADD	SP, SP, #4
0x02F6	0x4770    BX	LR
0x02F8	0xFEFFFFF0  	#-983297
0x02FC	0xF7FDFFF1  	#-919555
; end of __Lib_ADC_32F10x_16ch_ADCx_Init
_Proceso:
;Proyecto4.c, 27 :: 		void Proceso(void){
0x07D4	0xB081    SUB	SP, SP, #4
0x07D6	0xF8CDE000  STR	LR, [SP, #0]
;Proyecto4.c, 28 :: 		adc_value = ADC1_Get_Sample(10);//valores para lectura directa en leds con anodo común
0x07DA	0x200A    MOVS	R0, #10
0x07DC	0xF7FFFEFE  BL	_ADC1_Get_Sample+0
0x07E0	0x4904    LDR	R1, [PC, #16]
0x07E2	0x8008    STRH	R0, [R1, #0]
;Proyecto4.c, 29 :: 		SALIDAS=~ADC_Value;  // el resultado aparecera de PA0 a PA11 (12 bits del ADC)
0x07E4	0x43C1    MVN	R1, R0
0x07E6	0xB289    UXTH	R1, R1
0x07E8	0x4803    LDR	R0, [PC, #12]
0x07EA	0x6001    STR	R1, [R0, #0]
;Proyecto4.c, 30 :: 		}
L_end_Proceso:
0x07EC	0xF8DDE000  LDR	LR, [SP, #0]
0x07F0	0xB001    ADD	SP, SP, #4
0x07F2	0x4770    BX	LR
0x07F4	0x00002000  	_adc_value+0
0x07F8	0x080C4001  	GPIOA_ODR+0
; end of _Proceso
_ADC1_Get_Sample:
;__Lib_ADC_32F10x_16ch.c, 136 :: 		
0x05DC	0xB081    SUB	SP, SP, #4
0x05DE	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_ADC_32F10x_16ch.c, 137 :: 		
0x05E2	0xB281    UXTH	R1, R0
0x05E4	0x4803    LDR	R0, [PC, #12]
0x05E6	0xF7FFFE8B  BL	__Lib_ADC_32F10x_16ch_ADCx_Get_Sample+0
;__Lib_ADC_32F10x_16ch.c, 144 :: 		
L_end_ADC1_Get_Sample:
0x05EA	0xF8DDE000  LDR	LR, [SP, #0]
0x05EE	0xB001    ADD	SP, SP, #4
0x05F0	0x4770    BX	LR
0x05F2	0xBF00    NOP
0x05F4	0x24004001  	ADC1_SR+0
; end of _ADC1_Get_Sample
__Lib_ADC_32F10x_16ch_ADCx_Get_Sample:
;__Lib_ADC_32F10x_16ch.c, 122 :: 		
; channel start address is: 4 (R1)
0x0300	0xB081    SUB	SP, SP, #4
0x0302	0xF8CDE000  STR	LR, [SP, #0]
; channel end address is: 4 (R1)
; channel start address is: 4 (R1)
;__Lib_ADC_32F10x_16ch.c, 123 :: 		
0x0306	0xF2000434  ADDW	R4, R0, #52
0x030A	0x090A    LSRS	R2, R1, #4
0x030C	0xB292    UXTH	R2, R2
0x030E	0xB293    UXTH	R3, R2
0x0310	0x6822    LDR	R2, [R4, #0]
0x0312	0xF3631204  BFI	R2, R3, #4, #1
0x0316	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_32F10x_16ch.c, 124 :: 		
0x0318	0xF2000434  ADDW	R4, R0, #52
0x031C	0x08CA    LSRS	R2, R1, #3
0x031E	0xB292    UXTH	R2, R2
0x0320	0xB293    UXTH	R3, R2
0x0322	0x6822    LDR	R2, [R4, #0]
0x0324	0xF36302C3  BFI	R2, R3, #3, #1
0x0328	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_32F10x_16ch.c, 125 :: 		
0x032A	0xF2000434  ADDW	R4, R0, #52
0x032E	0x088A    LSRS	R2, R1, #2
0x0330	0xB292    UXTH	R2, R2
0x0332	0xB293    UXTH	R3, R2
0x0334	0x6822    LDR	R2, [R4, #0]
0x0336	0xF3630282  BFI	R2, R3, #2, #1
0x033A	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_32F10x_16ch.c, 126 :: 		
0x033C	0xF2000434  ADDW	R4, R0, #52
0x0340	0x084A    LSRS	R2, R1, #1
0x0342	0xB292    UXTH	R2, R2
0x0344	0xB293    UXTH	R3, R2
0x0346	0x6822    LDR	R2, [R4, #0]
0x0348	0xF3630241  BFI	R2, R3, #1, #1
0x034C	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_32F10x_16ch.c, 127 :: 		
0x034E	0xF2000434  ADDW	R4, R0, #52
0x0352	0xB28B    UXTH	R3, R1
; channel end address is: 4 (R1)
0x0354	0x6822    LDR	R2, [R4, #0]
0x0356	0xF3630200  BFI	R2, R3, #0, #1
0x035A	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_32F10x_16ch.c, 128 :: 		
0x035C	0xF2000408  ADDW	R4, R0, #8
0x0360	0x2301    MOVS	R3, #1
0x0362	0x6822    LDR	R2, [R4, #0]
0x0364	0xF3630200  BFI	R2, R3, #0, #1
0x0368	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_32F10x_16ch.c, 129 :: 		
0x036A	0xF2000408  ADDW	R4, R0, #8
0x036E	0x2301    MOVS	R3, #1
0x0370	0x6822    LDR	R2, [R4, #0]
0x0372	0xF3635296  BFI	R2, R3, #22, #1
0x0376	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_32F10x_16ch.c, 130 :: 		
0x0378	0xF7FFFF22  BL	_Delay_1us+0
;__Lib_ADC_32F10x_16ch.c, 131 :: 		
L___Lib_ADC_32F10x_16ch_ADCx_Get_Sample20:
0x037C	0x6803    LDR	R3, [R0, #0]
0x037E	0xF3C30240  UBFX	R2, R3, #1, #1
0x0382	0xB902    CBNZ	R2, L___Lib_ADC_32F10x_16ch_ADCx_Get_Sample21
0x0384	0xE7FA    B	L___Lib_ADC_32F10x_16ch_ADCx_Get_Sample20
L___Lib_ADC_32F10x_16ch_ADCx_Get_Sample21:
;__Lib_ADC_32F10x_16ch.c, 132 :: 		
0x0386	0xF200024C  ADDW	R2, R0, #76
0x038A	0x6812    LDR	R2, [R2, #0]
0x038C	0xB290    UXTH	R0, R2
;__Lib_ADC_32F10x_16ch.c, 133 :: 		
L_end_ADCx_Get_Sample:
0x038E	0xF8DDE000  LDR	LR, [SP, #0]
0x0392	0xB001    ADD	SP, SP, #4
0x0394	0x4770    BX	LR
; end of __Lib_ADC_32F10x_16ch_ADCx_Get_Sample
_Delay_1us:
;__Lib_Delays.c, 13 :: 		void Delay_1us() {
;__Lib_Delays.c, 14 :: 		Delay_us(1);
0x01C0	0xF2400701  MOVW	R7, #1
0x01C4	0xF2C00700  MOVT	R7, #0
0x01C8	0xBF00    NOP
0x01CA	0xBF00    NOP
L_Delay_1us0:
0x01CC	0x1E7F    SUBS	R7, R7, #1
0x01CE	0xD1FD    BNE	L_Delay_1us0
0x01D0	0xBF00    NOP
0x01D2	0xBF00    NOP
;__Lib_Delays.c, 15 :: 		}
L_end_Delay_1us:
0x01D4	0x4770    BX	LR
; end of _Delay_1us
___FillZeros:
;__Lib_System_100.c, 63 :: 		
0x0730	0xB081    SUB	SP, SP, #4
;__Lib_System_100.c, 65 :: 		
0x0732	0xF04F0900  MOV	R9, #0
;__Lib_System_100.c, 66 :: 		
0x0736	0xF04F0C00  MOV	R12, #0
;__Lib_System_100.c, 67 :: 		
0x073A	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_100.c, 68 :: 		
0x073E	0xDC04    BGT	L_loopFZs
;__Lib_System_100.c, 69 :: 		
0x0740	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_100.c, 70 :: 		
0x0744	0xDB01    BLT	L_loopFZs
;__Lib_System_100.c, 71 :: 		
0x0746	0x46D4    MOV	R12, R10
;__Lib_System_100.c, 72 :: 		
0x0748	0x46EA    MOV	R10, SP
;__Lib_System_100.c, 73 :: 		
L_loopFZs:
;__Lib_System_100.c, 74 :: 		
0x074A	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_100.c, 75 :: 		
0x074E	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_100.c, 76 :: 		
0x0752	0xD1FA    BNE	L_loopFZs
;__Lib_System_100.c, 77 :: 		
0x0754	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_100.c, 78 :: 		
0x0758	0xDD05    BLE	L_norep
;__Lib_System_100.c, 79 :: 		
0x075A	0x46E2    MOV	R10, R12
;__Lib_System_100.c, 80 :: 		
0x075C	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_100.c, 81 :: 		
0x0760	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_100.c, 82 :: 		
0x0764	0xE7F1    B	L_loopFZs
;__Lib_System_100.c, 83 :: 		
L_norep:
;__Lib_System_100.c, 85 :: 		
L_end___FillZeros:
0x0766	0xB001    ADD	SP, SP, #4
0x0768	0x4770    BX	LR
; end of ___FillZeros
___CC2DW:
;__Lib_System_100.c, 21 :: 		
0x076C	0xB081    SUB	SP, SP, #4
;__Lib_System_100.c, 23 :: 		
L_loopDW:
;__Lib_System_100.c, 24 :: 		
0x076E	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_100.c, 25 :: 		
0x0772	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_100.c, 26 :: 		
0x0776	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_100.c, 27 :: 		
0x077A	0xD1F8    BNE	L_loopDW
;__Lib_System_100.c, 29 :: 		
L_end___CC2DW:
0x077C	0xB001    ADD	SP, SP, #4
0x077E	0x4770    BX	LR
; end of ___CC2DW
__Lib_System_100_InitialSetUpRCCRCC2:
;__Lib_System_100.c, 298 :: 		
0x0834	0xB082    SUB	SP, SP, #8
;__Lib_System_100.c, 300 :: 		
; ulRCC_CR start address is: 8 (R2)
0x0836	0x4A21    LDR	R2, [PC, #132]
;__Lib_System_100.c, 301 :: 		
0x0838	0x4821    LDR	R0, [PC, #132]
0x083A	0x9001    STR	R0, [SP, #4]
;__Lib_System_100.c, 302 :: 		
; ulRCC_CFGR2 start address is: 12 (R3)
0x083C	0x4B21    LDR	R3, [PC, #132]
;__Lib_System_100.c, 304 :: 		
0x083E	0x9901    LDR	R1, [SP, #4]
0x0840	0x4821    LDR	R0, [PC, #132]
0x0842	0x6001    STR	R1, [R0, #0]
;__Lib_System_100.c, 305 :: 		
0x0844	0x4821    LDR	R0, [PC, #132]
0x0846	0x6003    STR	R3, [R0, #0]
; ulRCC_CFGR2 end address is: 12 (R3)
;__Lib_System_100.c, 306 :: 		
0x0848	0x4821    LDR	R0, [PC, #132]
0x084A	0xEA020100  AND	R1, R2, R0, LSL #0
0x084E	0x4821    LDR	R0, [PC, #132]
0x0850	0x6001    STR	R1, [R0, #0]
;__Lib_System_100.c, 308 :: 		
0x0852	0xF0020001  AND	R0, R2, #1
0x0856	0xB140    CBZ	R0, L___Lib_System_100_InitialSetUpRCCRCC239
; ulRCC_CR end address is: 8 (R2)
0x0858	0x4611    MOV	R1, R2
;__Lib_System_100.c, 309 :: 		
L___Lib_System_100_InitialSetUpRCCRCC229:
; ulRCC_CR start address is: 4 (R1)
0x085A	0x481E    LDR	R0, [PC, #120]
0x085C	0x6800    LDR	R0, [R0, #0]
0x085E	0xF0000002  AND	R0, R0, #2
0x0862	0xB900    CBNZ	R0, L___Lib_System_100_InitialSetUpRCCRCC230
;__Lib_System_100.c, 310 :: 		
0x0864	0xE7F9    B	L___Lib_System_100_InitialSetUpRCCRCC229
L___Lib_System_100_InitialSetUpRCCRCC230:
;__Lib_System_100.c, 311 :: 		
0x0866	0x460A    MOV	R2, R1
0x0868	0xE7FF    B	L___Lib_System_100_InitialSetUpRCCRCC228
; ulRCC_CR end address is: 4 (R1)
L___Lib_System_100_InitialSetUpRCCRCC239:
;__Lib_System_100.c, 308 :: 		
;__Lib_System_100.c, 311 :: 		
L___Lib_System_100_InitialSetUpRCCRCC228:
;__Lib_System_100.c, 313 :: 		
; ulRCC_CR start address is: 8 (R2)
0x086A	0xF4023080  AND	R0, R2, #65536
0x086E	0xB140    CBZ	R0, L___Lib_System_100_InitialSetUpRCCRCC240
; ulRCC_CR end address is: 8 (R2)
0x0870	0x4611    MOV	R1, R2
;__Lib_System_100.c, 314 :: 		
L___Lib_System_100_InitialSetUpRCCRCC232:
; ulRCC_CR start address is: 4 (R1)
0x0872	0x4818    LDR	R0, [PC, #96]
0x0874	0x6800    LDR	R0, [R0, #0]
0x0876	0xF4003000  AND	R0, R0, #131072
0x087A	0x2800    CMP	R0, #0
0x087C	0xD100    BNE	L___Lib_System_100_InitialSetUpRCCRCC233
;__Lib_System_100.c, 315 :: 		
0x087E	0xE7F8    B	L___Lib_System_100_InitialSetUpRCCRCC232
L___Lib_System_100_InitialSetUpRCCRCC233:
;__Lib_System_100.c, 316 :: 		
0x0880	0xE000    B	L___Lib_System_100_InitialSetUpRCCRCC231
; ulRCC_CR end address is: 4 (R1)
L___Lib_System_100_InitialSetUpRCCRCC240:
;__Lib_System_100.c, 313 :: 		
0x0882	0x4611    MOV	R1, R2
;__Lib_System_100.c, 316 :: 		
L___Lib_System_100_InitialSetUpRCCRCC231:
;__Lib_System_100.c, 318 :: 		
; ulRCC_CR start address is: 4 (R1)
0x0884	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x0888	0xB158    CBZ	R0, L___Lib_System_100_InitialSetUpRCCRCC234
;__Lib_System_100.c, 319 :: 		
0x088A	0x4812    LDR	R0, [PC, #72]
0x088C	0x6800    LDR	R0, [R0, #0]
0x088E	0xF0407180  ORR	R1, R0, #16777216
0x0892	0x4810    LDR	R0, [PC, #64]
0x0894	0x6001    STR	R1, [R0, #0]
;__Lib_System_100.c, 320 :: 		
L___Lib_System_100_InitialSetUpRCCRCC235:
0x0896	0x480F    LDR	R0, [PC, #60]
0x0898	0x6800    LDR	R0, [R0, #0]
0x089A	0xF0007000  AND	R0, R0, #33554432
0x089E	0xB900    CBNZ	R0, L___Lib_System_100_InitialSetUpRCCRCC236
;__Lib_System_100.c, 321 :: 		
0x08A0	0xE7F9    B	L___Lib_System_100_InitialSetUpRCCRCC235
L___Lib_System_100_InitialSetUpRCCRCC236:
;__Lib_System_100.c, 322 :: 		
L___Lib_System_100_InitialSetUpRCCRCC234:
;__Lib_System_100.c, 325 :: 		
L___Lib_System_100_InitialSetUpRCCRCC237:
0x08A2	0x4809    LDR	R0, [PC, #36]
0x08A4	0x6800    LDR	R0, [R0, #0]
0x08A6	0xF000010C  AND	R1, R0, #12
0x08AA	0x9801    LDR	R0, [SP, #4]
0x08AC	0x0080    LSLS	R0, R0, #2
0x08AE	0xF000000C  AND	R0, R0, #12
0x08B2	0x4281    CMP	R1, R0
0x08B4	0xD000    BEQ	L___Lib_System_100_InitialSetUpRCCRCC238
;__Lib_System_100.c, 326 :: 		
0x08B6	0xE7F4    B	L___Lib_System_100_InitialSetUpRCCRCC237
L___Lib_System_100_InitialSetUpRCCRCC238:
;__Lib_System_100.c, 328 :: 		
L_end_InitialSetUpRCCRCC2:
0x08B8	0xB002    ADD	SP, SP, #8
0x08BA	0x4770    BX	LR
0x08BC	0x00810000  	#129
0x08C0	0x00000000  	#0
0x08C4	0x00000000  	#0
0x08C8	0x10044002  	RCC_CFGR+0
0x08CC	0x102C4002  	RCC_CFGR2+0
0x08D0	0xFFFF000F  	#1048575
0x08D4	0x10004002  	RCC_CR+0
; end of __Lib_System_100_InitialSetUpRCCRCC2
__Lib_System_100_InitialSetUpFosc:
;__Lib_System_100.c, 330 :: 		
0x07FC	0xB081    SUB	SP, SP, #4
;__Lib_System_100.c, 331 :: 		
0x07FE	0x4902    LDR	R1, [PC, #8]
0x0800	0x4802    LDR	R0, [PC, #8]
0x0802	0x6001    STR	R1, [R0, #0]
;__Lib_System_100.c, 332 :: 		
L_end_InitialSetUpFosc:
0x0804	0xB001    ADD	SP, SP, #4
0x0806	0x4770    BX	LR
0x0808	0x1F400000  	#8000
0x080C	0x00082000  	___System_CLOCK_IN_KHZ+0
; end of __Lib_System_100_InitialSetUpFosc
___GenExcept:
;__Lib_System_100.c, 262 :: 		
0x0810	0xB081    SUB	SP, SP, #4
;__Lib_System_100.c, 263 :: 		
L___GenExcept24:
0x0812	0xE7FE    B	L___GenExcept24
;__Lib_System_100.c, 264 :: 		
L_end___GenExcept:
0x0814	0xB001    ADD	SP, SP, #4
0x0816	0x4770    BX	LR
; end of ___GenExcept
0x08D8	0xB500    PUSH	(R14)
0x08DA	0xF2400B00  MOVW	R11, #0
0x08DE	0xF2C20B00  MOVT	R11, #8192
0x08E2	0xF2400A0C  MOVW	R10, #12
0x08E6	0xF2C20A00  MOVT	R10, #8192
0x08EA	0xF7FFFF21  BL	1840
0x08EE	0xBD00    POP	(R15)
0x08F0	0x4770    BX	LR
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0134     [140]    _GPIO_Clk_Enable
0x01C0      [22]    _Delay_1us
0x01D8     [296]    __Lib_ADC_32F10x_16ch_ADCx_Init
0x0300     [150]    __Lib_ADC_32F10x_16ch_ADCx_Get_Sample
0x0398     [500]    _GPIO_Config
0x058C      [52]    _ADC1_Init
0x05C0      [28]    _GPIO_Digital_Output
0x05DC      [28]    _ADC1_Get_Sample
0x05F8      [24]    _GPIO_Analog_Input
0x0610     [288]    _ADC_Set_Input_Channel
0x0730      [58]    ___FillZeros
0x076C      [20]    ___CC2DW
0x0780      [56]    _Config_ptos
0x07B8      [26]    _Config_adc
0x07D4      [40]    _Proceso
0x07FC      [20]    __Lib_System_100_InitialSetUpFosc
0x0810       [8]    ___GenExcept
0x0818      [28]    _main
0x0834     [164]    __Lib_System_100_InitialSetUpRCCRCC2
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x20000000       [2]    _adc_value
0x20000004       [4]    _ADC_Get_Sample_Ptr
0x20000008       [4]    ___System_CLOCK_IN_KHZ
