
*** Running vivado
    with args -log TB_sc_computer.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TB_sc_computer.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source TB_sc_computer.tcl -notrace
Command: synth_design -top TB_sc_computer -part xc7a50tcsg324-1
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
E:/desk/code/verilog/lab3/lab3.srcs/sources_1/ip/lpm_rom_irom/lpm_rom_irom.xci
E:/desk/code/verilog/lab3/lab3.srcs/sources_1/ip/lpm_ram_dq_dram/lpm_ram_dq_dram.xci

INFO: [IP_Flow 19-2162] IP 'lpm_rom_irom' is locked:
* Current project part 'xc7a50tcsg324-1' and the part 'xc7vx485tffg1157-1' used to customize the IP 'lpm_rom_irom' do not match.
INFO: [IP_Flow 19-2162] IP 'lpm_ram_dq_dram' is locked:
* Current project part 'xc7a50tcsg324-1' and the part 'xc7vx485tffg1157-1' used to customize the IP 'lpm_ram_dq_dram' do not match.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a50t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a50t'
INFO: [Device 21-403] Loading part xc7a50tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13940
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1110.742 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TB_sc_computer' [E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/sim/TB_sc_computer.v:23]
	Parameter CYC bound to: 5 - type: integer 
WARNING: [Synth 8-85] always block has no event control specified [E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/sim/TB_sc_computer.v:44]
WARNING: [Synth 8-85] always block has no event control specified [E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/sim/TB_sc_computer.v:46]
INFO: [Synth 8-6157] synthesizing module 'sc_computer' [E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/src/sc_computer.v:7]
INFO: [Synth 8-6157] synthesizing module 'sc_cpu' [E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/src/sc_cpu.v:1]
INFO: [Synth 8-6157] synthesizing module 'dff32' [E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/src/dff32.v:1]
INFO: [Synth 8-6155] done synthesizing module 'dff32' (1#1) [E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/src/dff32.v:1]
INFO: [Synth 8-6157] synthesizing module 'immext' [E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/src/immext.v:23]
INFO: [Synth 8-6155] done synthesizing module 'immext' (2#1) [E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/src/immext.v:23]
INFO: [Synth 8-6157] synthesizing module 'regfile' [E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/src/regfile.v:1]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (3#1) [E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/src/regfile.v:1]
INFO: [Synth 8-6157] synthesizing module 'sc_cu' [E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/src/sc_cu.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sc_cu' (4#1) [E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/src/sc_cu.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux2x32' [E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/src/mux2x32.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mux2x32' (5#1) [E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/src/mux2x32.v:1]
INFO: [Synth 8-6157] synthesizing module 'alu' [E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/src/alu.v:1]
INFO: [Synth 8-6155] done synthesizing module 'alu' (6#1) [E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/src/alu.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux4x32' [E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/src/mux4x32.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mux4x32' (7#1) [E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/src/mux4x32.v:1]
INFO: [Synth 8-6157] synthesizing module 'cla32' [E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/src/cla32.v:1]
INFO: [Synth 8-6155] done synthesizing module 'cla32' (8#1) [E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/src/cla32.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sc_cpu' (9#1) [E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/src/sc_cpu.v:1]
INFO: [Synth 8-6157] synthesizing module 'sc_instmem' [E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/src/sc_instmem.v:1]
INFO: [Synth 8-6157] synthesizing module 'lpm_rom_irom' [E:/desk/code/verilog/lab3/lab3.runs/synth_1/.Xil/Vivado-12528-LAPTOP-CG7C0U9M/realtime/lpm_rom_irom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lpm_rom_irom' (10#1) [E:/desk/code/verilog/lab3/lab3.runs/synth_1/.Xil/Vivado-12528-LAPTOP-CG7C0U9M/realtime/lpm_rom_irom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'sc_instmem' (11#1) [E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/src/sc_instmem.v:1]
INFO: [Synth 8-6157] synthesizing module 'sc_datamem' [E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/src/sc_datamem.v:1]
INFO: [Synth 8-6157] synthesizing module 'lpm_ram_dq_dram' [E:/desk/code/verilog/lab3/lab3.runs/synth_1/.Xil/Vivado-12528-LAPTOP-CG7C0U9M/realtime/lpm_ram_dq_dram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lpm_ram_dq_dram' (12#1) [E:/desk/code/verilog/lab3/lab3.runs/synth_1/.Xil/Vivado-12528-LAPTOP-CG7C0U9M/realtime/lpm_ram_dq_dram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'sc_datamem' (13#1) [E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/src/sc_datamem.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sc_computer' (14#1) [E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/src/sc_computer.v:7]
INFO: [Synth 8-6155] done synthesizing module 'TB_sc_computer' (15#1) [E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/sim/TB_sc_computer.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1169.309 ; gain = 58.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1169.309 ; gain = 58.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1169.309 ; gain = 58.566
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1169.309 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/desk/code/verilog/lab3/lab3.gen/sources_1/ip/lpm_rom_irom/lpm_rom_irom/lpm_rom_irom_in_context.xdc] for cell 'computer/imem/irom'
Finished Parsing XDC File [e:/desk/code/verilog/lab3/lab3.gen/sources_1/ip/lpm_rom_irom/lpm_rom_irom/lpm_rom_irom_in_context.xdc] for cell 'computer/imem/irom'
Parsing XDC File [e:/desk/code/verilog/lab3/lab3.gen/sources_1/ip/lpm_ram_dq_dram/lpm_ram_dq_dram/lpm_ram_dq_dram_in_context.xdc] for cell 'computer/dmem/dram'
Finished Parsing XDC File [e:/desk/code/verilog/lab3/lab3.gen/sources_1/ip/lpm_ram_dq_dram/lpm_ram_dq_dram/lpm_ram_dq_dram_in_context.xdc] for cell 'computer/dmem/dram'
Parsing XDC File [E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/constr/sc_computer_iotest.xdc]
WARNING: [Vivado 12-584] No ports matched 'sys_clk_in'. [E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/constr/sc_computer_iotest.xdc:1]
WARNING: [Vivado 12-584] No ports matched 'sys_rst_n'. [E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/constr/sc_computer_iotest.xdc:2]
WARNING: [Vivado 12-584] No ports matched 'seg_cs_pin[7]'. [E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/constr/sc_computer_iotest.xdc:3]
WARNING: [Vivado 12-584] No ports matched 'seg_cs_pin[6]'. [E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/constr/sc_computer_iotest.xdc:4]
WARNING: [Vivado 12-584] No ports matched 'seg_cs_pin[5]'. [E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/constr/sc_computer_iotest.xdc:5]
WARNING: [Vivado 12-584] No ports matched 'seg_cs_pin[4]'. [E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/constr/sc_computer_iotest.xdc:6]
WARNING: [Vivado 12-584] No ports matched 'seg_cs_pin[3]'. [E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/constr/sc_computer_iotest.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'seg_cs_pin[2]'. [E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/constr/sc_computer_iotest.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'seg_cs_pin[1]'. [E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/constr/sc_computer_iotest.xdc:9]
WARNING: [Vivado 12-584] No ports matched 'seg_cs_pin[0]'. [E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/constr/sc_computer_iotest.xdc:10]
WARNING: [Vivado 12-584] No ports matched 'seg_data_0_pin[0]'. [E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/constr/sc_computer_iotest.xdc:11]
WARNING: [Vivado 12-584] No ports matched 'seg_data_0_pin[1]'. [E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/constr/sc_computer_iotest.xdc:12]
WARNING: [Vivado 12-584] No ports matched 'seg_data_0_pin[2]'. [E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/constr/sc_computer_iotest.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'seg_data_0_pin[3]'. [E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/constr/sc_computer_iotest.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'seg_data_0_pin[4]'. [E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/constr/sc_computer_iotest.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'seg_data_0_pin[5]'. [E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/constr/sc_computer_iotest.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'seg_data_0_pin[6]'. [E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/constr/sc_computer_iotest.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'seg_data_0_pin[7]'. [E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/constr/sc_computer_iotest.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'seg_data_1_pin[0]'. [E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/constr/sc_computer_iotest.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'seg_data_1_pin[1]'. [E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/constr/sc_computer_iotest.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'seg_data_1_pin[2]'. [E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/constr/sc_computer_iotest.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'seg_data_1_pin[3]'. [E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/constr/sc_computer_iotest.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'seg_data_1_pin[4]'. [E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/constr/sc_computer_iotest.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'seg_data_1_pin[5]'. [E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/constr/sc_computer_iotest.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'seg_data_1_pin[6]'. [E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/constr/sc_computer_iotest.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'seg_data_1_pin[7]'. [E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/constr/sc_computer_iotest.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'sw_pin[4]'. [E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/constr/sc_computer_iotest.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'sw_pin[3]'. [E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/constr/sc_computer_iotest.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'sw_pin[2]'. [E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/constr/sc_computer_iotest.xdc:29]
WARNING: [Vivado 12-584] No ports matched 'sw_pin[1]'. [E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/constr/sc_computer_iotest.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'sw_pin[0]'. [E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/constr/sc_computer_iotest.xdc:31]
WARNING: [Vivado 12-584] No ports matched 'dip_pin[4]'. [E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/constr/sc_computer_iotest.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'dip_pin[3]'. [E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/constr/sc_computer_iotest.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'dip_pin[2]'. [E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/constr/sc_computer_iotest.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'dip_pin[1]'. [E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/constr/sc_computer_iotest.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'dip_pin[0]'. [E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/constr/sc_computer_iotest.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'led_pin[0]'. [E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/constr/sc_computer_iotest.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'led_pin[1]'. [E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/constr/sc_computer_iotest.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'led_pin[2]'. [E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/constr/sc_computer_iotest.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'led_pin[3]'. [E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/constr/sc_computer_iotest.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'led_pin[4]'. [E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/constr/sc_computer_iotest.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'led_pin[5]'. [E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/constr/sc_computer_iotest.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'led_pin[6]'. [E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/constr/sc_computer_iotest.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'led_pin[7]'. [E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/constr/sc_computer_iotest.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'led_pin[8]'. [E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/constr/sc_computer_iotest.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'led_pin[9]'. [E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/constr/sc_computer_iotest.xdc:46]
WARNING: [Vivado 12-584] No ports matched 'led_pin[10]'. [E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/constr/sc_computer_iotest.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'led_pin[11]'. [E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/constr/sc_computer_iotest.xdc:48]
WARNING: [Vivado 12-584] No ports matched 'led_pin[12]'. [E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/constr/sc_computer_iotest.xdc:49]
WARNING: [Vivado 12-584] No ports matched 'led_pin[13]'. [E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/constr/sc_computer_iotest.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'led_pin[14]'. [E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/constr/sc_computer_iotest.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'led_pin[15]'. [E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/constr/sc_computer_iotest.xdc:52]
Finished Parsing XDC File [E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/constr/sc_computer_iotest.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/constr/sc_computer_iotest.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/TB_sc_computer_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [E:/desk/code/verilog/lab3/lab3.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/desk/code/verilog/lab3/lab3.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1273.914 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1273.914 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1273.914 ; gain = 163.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a50tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1273.914 ; gain = 163.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for computer/imem/irom. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for computer/dmem/dram. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1273.914 ; gain = 163.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1273.914 ; gain = 163.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 4     
	   3 Input   32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   3 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 6     
	   4 Input   32 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 31    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1273.914 ; gain = 163.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1273.914 ; gain = 163.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1273.914 ; gain = 163.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1293.953 ; gain = 183.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1308.766 ; gain = 198.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1308.766 ; gain = 198.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1308.766 ; gain = 198.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1308.766 ; gain = 198.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1308.766 ; gain = 198.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1308.766 ; gain = 198.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |lpm_ram_dq_dram |         1|
|2     |lpm_rom_irom    |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |lpm_ram_dq_dram |     1|
|2     |lpm_rom_irom    |     1|
|3     |BUFG            |     1|
|4     |CARRY4          |    32|
|5     |LUT1            |     5|
|6     |LUT2            |    45|
|7     |LUT3            |    43|
|8     |LUT4            |    40|
|9     |LUT5            |   152|
|10    |LUT6            |   630|
|11    |MUXF7           |   249|
|12    |MUXF8           |    37|
|13    |FDRE            |  1024|
|14    |OBUF            |    98|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1308.766 ; gain = 198.023
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 1308.766 ; gain = 93.418
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1308.766 ; gain = 198.023
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1320.836 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 318 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1320.836 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 56 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1320.836 ; gain = 210.094
[libprotobuf ERROR C:\w10\HEAD\src\ext\protobuf\build\lnx64\protobuf-3.7.1\src\google\protobuf\wire_format_lite.cc:611] String field 'HDMetricDBGroup.MetricMapEntry.value' contains invalid UTF-8 data when serializing a protocol buffer. Use the 'bytes' type if you intend to send raw bytes. 
[libprotobuf ERROR C:\w10\HEAD\src\ext\protobuf\build\lnx64\protobuf-3.7.1\src\google\protobuf\wire_format_lite.cc:611] String field 'HDMetricDBGroup.MetricMapEntry.value' contains invalid UTF-8 data when serializing a protocol buffer. Use the 'bytes' type if you intend to send raw bytes. 
[libprotobuf ERROR C:\w10\HEAD\src\ext\protobuf\build\lnx64\protobuf-3.7.1\src\google\protobuf\wire_format_lite.cc:611] String field 'HDMetricDBGroup.MetricMapEntry.value' contains invalid UTF-8 data when serializing a protocol buffer. Use the 'bytes' type if you intend to send raw bytes. 
[libprotobuf ERROR C:\w10\HEAD\src\ext\protobuf\build\lnx64\protobuf-3.7.1\src\google\protobuf\wire_format_lite.cc:611] String field 'HDMetricDBGroup.MetricMapEntry.value' contains invalid UTF-8 data when serializing a protocol buffer. Use the 'bytes' type if you intend to send raw bytes. 
[libprotobuf ERROR C:\w10\HEAD\src\ext\protobuf\build\lnx64\protobuf-3.7.1\src\google\protobuf\wire_format_lite.cc:611] String field 'HDMetricDBGroup.MetricMapEntry.value' contains invalid UTF-8 data when serializing a protocol buffer. Use the 'bytes' type if you intend to send raw bytes. 
[libprotobuf ERROR C:\w10\HEAD\src\ext\protobuf\build\lnx64\protobuf-3.7.1\src\google\protobuf\wire_format_lite.cc:611] String field 'HDMetricDBGroup.MetricMapEntry.value' contains invalid UTF-8 data when serializing a protocol buffer. Use the 'bytes' type if you intend to send raw bytes. 
[libprotobuf ERROR C:\w10\HEAD\src\ext\protobuf\build\lnx64\protobuf-3.7.1\src\google\protobuf\wire_format_lite.cc:611] String field 'HDMetricDBGroup.MetricMapEntry.value' contains invalid UTF-8 data when serializing a protocol buffer. Use the 'bytes' type if you intend to send raw bytes. 
[libprotobuf ERROR C:\w10\HEAD\src\ext\protobuf\build\lnx64\protobuf-3.7.1\src\google\protobuf\wire_format_lite.cc:611] String field 'HDMetricDBGroup.MetricMapEntry.value' contains invalid UTF-8 data when serializing a protocol buffer. Use the 'bytes' type if you intend to send raw bytes. 
[libprotobuf ERROR C:\w10\HEAD\src\ext\protobuf\build\lnx64\protobuf-3.7.1\src\google\protobuf\wire_format_lite.cc:611] String field 'HDMetricDBGroup.MetricMapEntry.value' contains invalid UTF-8 data when serializing a protocol buffer. Use the 'bytes' type if you intend to send raw bytes. 
[libprotobuf ERROR C:\w10\HEAD\src\ext\protobuf\build\lnx64\protobuf-3.7.1\src\google\protobuf\wire_format_lite.cc:611] String field 'HDMetricDBGroup.MetricMapEntry.value' contains invalid UTF-8 data when serializing a protocol buffer. Use the 'bytes' type if you intend to send raw bytes. 
[libprotobuf ERROR C:\w10\HEAD\src\ext\protobuf\build\lnx64\protobuf-3.7.1\src\google\protobuf\wire_format_lite.cc:611] String field 'HDMetricDBGroup.MetricMapEntry.value' contains invalid UTF-8 data when serializing a protocol buffer. Use the 'bytes' type if you intend to send raw bytes. 
[libprotobuf ERROR C:\w10\HEAD\src\ext\protobuf\build\lnx64\protobuf-3.7.1\src\google\protobuf\wire_format_lite.cc:611] String field 'HDMetricDBGroup.MetricMapEntry.value' contains invalid UTF-8 data when serializing a protocol buffer. Use the 'bytes' type if you intend to send raw bytes. 
[libprotobuf ERROR C:\w10\HEAD\src\ext\protobuf\build\lnx64\protobuf-3.7.1\src\google\protobuf\wire_format_lite.cc:611] String field 'HDMetricDBGroup.MetricMapEntry.value' contains invalid UTF-8 data when serializing a protocol buffer. Use the 'bytes' type if you intend to send raw bytes. 
INFO: [Common 17-1381] The checkpoint 'E:/desk/code/verilog/lab3/lab3.runs/synth_1/TB_sc_computer.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TB_sc_computer_utilization_synth.rpt -pb TB_sc_computer_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Apr 29 19:15:51 2023...
