{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1521491264522 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1521491264526 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 19 17:27:44 2018 " "Processing started: Mon Mar 19 17:27:44 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1521491264526 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521491264526 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off adder -c adder " "Command: quartus_map --read_settings_files=on --write_settings_files=off adder -c adder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521491264526 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1521491264787 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1521491264787 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ripple_carry_board.vhd 2 1 " "Using design file ripple_carry_board.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ripple_carry_board-rtl " "Found design unit 1: ripple_carry_board-rtl" {  } { { "ripple_carry_board.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab04/Parte 1/ripple_carry_board.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521491273231 ""} { "Info" "ISGN_ENTITY_NAME" "1 ripple_carry_board " "Found entity 1: ripple_carry_board" {  } { { "ripple_carry_board.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab04/Parte 1/ripple_carry_board.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521491273231 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1521491273231 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ripple_carry_board " "Elaborating entity \"ripple_carry_board\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1521491273233 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cout ripple_carry_board.vhd(35) " "Verilog HDL or VHDL warning at ripple_carry_board.vhd(35): object \"cout\" assigned a value but never read" {  } { { "ripple_carry_board.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab04/Parte 1/ripple_carry_board.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1521491273234 "|ripple_carry_board"}
{ "Warning" "WSGN_SEARCH_FILE" "ripple_carry.vhd 2 1 " "Using design file ripple_carry.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ripple_carry-rtl " "Found design unit 1: ripple_carry-rtl" {  } { { "ripple_carry.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab04/Parte 1/ripple_carry.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521491273244 ""} { "Info" "ISGN_ENTITY_NAME" "1 ripple_carry " "Found entity 1: ripple_carry" {  } { { "ripple_carry.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab04/Parte 1/ripple_carry.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521491273244 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1521491273244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ripple_carry ripple_carry:ripple " "Elaborating entity \"ripple_carry\" for hierarchy \"ripple_carry:ripple\"" {  } { { "ripple_carry_board.vhd" "ripple" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab04/Parte 1/ripple_carry_board.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521491273245 ""}
{ "Warning" "WSGN_SEARCH_FILE" "full_adder.vhd 2 1 " "Using design file full_adder.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-structural " "Found design unit 1: full_adder-structural" {  } { { "full_adder.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab04/Parte 1/full_adder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521491273249 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab04/Parte 1/full_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521491273249 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1521491273249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder ripple_carry:ripple\|full_adder:\\G1:0:adder " "Elaborating entity \"full_adder\" for hierarchy \"ripple_carry:ripple\|full_adder:\\G1:0:adder\"" {  } { { "ripple_carry.vhd" "\\G1:0:adder" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab04/Parte 1/ripple_carry.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521491273250 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bin2hex.vhd 2 1 " "Using design file bin2hex.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin2hex-LogicFunction " "Found design unit 1: bin2hex-LogicFunction" {  } { { "bin2hex.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab04/Parte 1/bin2hex.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521491273255 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin2hex " "Found entity 1: bin2hex" {  } { { "bin2hex.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab04/Parte 1/bin2hex.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521491273255 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1521491273255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2hex bin2hex:bin2hexX " "Elaborating entity \"bin2hex\" for hierarchy \"bin2hex:bin2hexX\"" {  } { { "ripple_carry_board.vhd" "bin2hexX" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab04/Parte 1/ripple_carry_board.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521491273256 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1521491273761 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1521491274029 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521491274029 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "57 " "Implemented 57 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1521491274078 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1521491274078 ""} { "Info" "ICUT_CUT_TM_LCELLS" "27 " "Implemented 27 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1521491274078 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1521491274078 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1173 " "Peak virtual memory: 1173 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1521491274095 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 19 17:27:54 2018 " "Processing ended: Mon Mar 19 17:27:54 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1521491274095 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1521491274095 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1521491274095 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1521491274095 ""}
