--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml seq_controler.twx seq_controler.ncd -o seq_controler.twr
seq_controler.pcf -ucf GenIO.ucf -ucf 1-Wire.ucf

Design file:              seq_controler.ncd
Physical constraint file: seq_controler.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "CLK_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4901 paths analyzed, 626 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.523ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_3/XLXI_1/clock_counter_0 (SLICE_X3Y69.SR), 177 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.477ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_3/XLXI_1/clock_counter_15 (FF)
  Destination:          XLXI_3/XLXI_1/clock_counter_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.509ns (Levels of Logic = 5)
  Clock Path Skew:      -0.014ns (0.090 - 0.104)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_3/XLXI_1/clock_counter_15 to XLXI_3/XLXI_1/clock_counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y76.YQ       Tcko                  0.511   XLXI_3/XLXI_1/clock_counter<14>
                                                       XLXI_3/XLXI_1/clock_counter_15
    SLICE_X0Y73.G3       net (fanout=7)        1.584   XLXI_3/XLXI_1/clock_counter<15>
    SLICE_X0Y73.Y        Tilo                  0.660   XLXI_3/XLXI_1/N4
                                                       XLXI_3/XLXI_1/present_state_FSM_FFd4-In6_SW1
    SLICE_X0Y73.F3       net (fanout=2)        0.038   N48
    SLICE_X0Y73.X        Tilo                  0.660   XLXI_3/XLXI_1/N4
                                                       XLXI_3/XLXI_1/present_state_cmp_eq00001
    SLICE_X2Y74.G2       net (fanout=4)        0.807   XLXI_3/XLXI_1/N4
    SLICE_X2Y74.Y        Tilo                  0.660   XLXI_3/XLXI_1/present_state_FSM_Out2116
                                                       XLXI_3/XLXI_1/present_state_cmp_eq00011
    SLICE_X3Y77.F1       net (fanout=5)        0.667   XLXI_3/XLXI_1/present_state_cmp_eq0001
    SLICE_X3Y77.X        Tilo                  0.612   XLXI_3/XLXI_1/present_state_FSM_Out259
                                                       XLXI_3/XLXI_1/present_state_FSM_Out259
    SLICE_X2Y76.F3       net (fanout=1)        0.305   XLXI_3/XLXI_1/present_state_FSM_Out259
    SLICE_X2Y76.X        Tilo                  0.660   XLXI_3/XLXI_1/present_state_FSM_FFd4
                                                       XLXI_3/XLXI_1/present_state_FSM_Out2141
    SLICE_X3Y69.SR       net (fanout=8)        0.551   XLXI_3/XLXI_1/present_state_cmp_eq0009
    SLICE_X3Y69.CLK      Tsrck                 0.794   XLXI_3/XLXI_1/clock_counter<0>
                                                       XLXI_3/XLXI_1/clock_counter_0
    -------------------------------------------------  ---------------------------
    Total                                      8.509ns (4.557ns logic, 3.952ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.550ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_3/XLXI_1/clock_counter_13 (FF)
  Destination:          XLXI_3/XLXI_1/clock_counter_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.435ns (Levels of Logic = 5)
  Clock Path Skew:      -0.015ns (0.090 - 0.105)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_3/XLXI_1/clock_counter_13 to XLXI_3/XLXI_1/clock_counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y75.YQ       Tcko                  0.511   XLXI_3/XLXI_1/clock_counter<12>
                                                       XLXI_3/XLXI_1/clock_counter_13
    SLICE_X2Y73.G3       net (fanout=6)        1.226   XLXI_3/XLXI_1/clock_counter<13>
    SLICE_X2Y73.Y        Tilo                  0.660   XLXI_3/XLXI_1/present_state_cmp_eq0000
                                                       XLXI_3/XLXI_1/present_state_cmp_eq00001_SW0
    SLICE_X0Y73.F4       net (fanout=2)        0.322   N56
    SLICE_X0Y73.X        Tilo                  0.660   XLXI_3/XLXI_1/N4
                                                       XLXI_3/XLXI_1/present_state_cmp_eq00001
    SLICE_X2Y74.G2       net (fanout=4)        0.807   XLXI_3/XLXI_1/N4
    SLICE_X2Y74.Y        Tilo                  0.660   XLXI_3/XLXI_1/present_state_FSM_Out2116
                                                       XLXI_3/XLXI_1/present_state_cmp_eq00011
    SLICE_X3Y77.F1       net (fanout=5)        0.667   XLXI_3/XLXI_1/present_state_cmp_eq0001
    SLICE_X3Y77.X        Tilo                  0.612   XLXI_3/XLXI_1/present_state_FSM_Out259
                                                       XLXI_3/XLXI_1/present_state_FSM_Out259
    SLICE_X2Y76.F3       net (fanout=1)        0.305   XLXI_3/XLXI_1/present_state_FSM_Out259
    SLICE_X2Y76.X        Tilo                  0.660   XLXI_3/XLXI_1/present_state_FSM_FFd4
                                                       XLXI_3/XLXI_1/present_state_FSM_Out2141
    SLICE_X3Y69.SR       net (fanout=8)        0.551   XLXI_3/XLXI_1/present_state_cmp_eq0009
    SLICE_X3Y69.CLK      Tsrck                 0.794   XLXI_3/XLXI_1/clock_counter<0>
                                                       XLXI_3/XLXI_1/clock_counter_0
    -------------------------------------------------  ---------------------------
    Total                                      8.435ns (4.557ns logic, 3.878ns route)
                                                       (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.836ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_3/XLXI_1/present_state_FSM_FFd4 (FF)
  Destination:          XLXI_3/XLXI_1/clock_counter_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.150ns (Levels of Logic = 5)
  Clock Path Skew:      -0.014ns (0.090 - 0.104)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_3/XLXI_1/present_state_FSM_FFd4 to XLXI_3/XLXI_1/clock_counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y76.YQ       Tcko                  0.567   XLXI_3/XLXI_1/present_state_FSM_FFd4
                                                       XLXI_3/XLXI_1/present_state_FSM_FFd4
    SLICE_X18Y76.F1      net (fanout=17)       1.579   XLXI_3/XLXI_1/present_state_FSM_FFd4
    SLICE_X18Y76.X       Tilo                  0.660   XLXI_3/XLXI_1/readBit_detecion
                                                       XLXI_3/XLXI_1/present_state_cmp_eq00021_SW1_SW0
    SLICE_X1Y76.G4       net (fanout=2)        0.781   N54
    SLICE_X1Y76.Y        Tilo                  0.612   XLXI_3/XLXI_1/N8
                                                       XLXI_3/XLXI_1/present_state_cmp_eq00021_SW1
    SLICE_X1Y76.F3       net (fanout=1)        0.020   XLXI_3/XLXI_1/present_state_cmp_eq00021_SW1/O
    SLICE_X1Y76.X        Tilo                  0.612   XLXI_3/XLXI_1/N8
                                                       XLXI_3/XLXI_1/present_state_FSM_FFd4-In51
    SLICE_X2Y76.G1       net (fanout=2)        0.634   XLXI_3/XLXI_1/N8
    SLICE_X2Y76.Y        Tilo                  0.660   XLXI_3/XLXI_1/present_state_FSM_FFd4
                                                       XLXI_3/XLXI_1/present_state_FSM_FFd4-In173
    SLICE_X2Y76.F4       net (fanout=1)        0.020   XLXI_3/XLXI_1/present_state_FSM_FFd4-In
    SLICE_X2Y76.X        Tilo                  0.660   XLXI_3/XLXI_1/present_state_FSM_FFd4
                                                       XLXI_3/XLXI_1/present_state_FSM_Out2141
    SLICE_X3Y69.SR       net (fanout=8)        0.551   XLXI_3/XLXI_1/present_state_cmp_eq0009
    SLICE_X3Y69.CLK      Tsrck                 0.794   XLXI_3/XLXI_1/clock_counter<0>
                                                       XLXI_3/XLXI_1/clock_counter_0
    -------------------------------------------------  ---------------------------
    Total                                      8.150ns (4.565ns logic, 3.585ns route)
                                                       (56.0% logic, 44.0% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_3/XLXI_1/clock_counter_1 (SLICE_X3Y69.SR), 177 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.477ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_3/XLXI_1/clock_counter_15 (FF)
  Destination:          XLXI_3/XLXI_1/clock_counter_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.509ns (Levels of Logic = 5)
  Clock Path Skew:      -0.014ns (0.090 - 0.104)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_3/XLXI_1/clock_counter_15 to XLXI_3/XLXI_1/clock_counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y76.YQ       Tcko                  0.511   XLXI_3/XLXI_1/clock_counter<14>
                                                       XLXI_3/XLXI_1/clock_counter_15
    SLICE_X0Y73.G3       net (fanout=7)        1.584   XLXI_3/XLXI_1/clock_counter<15>
    SLICE_X0Y73.Y        Tilo                  0.660   XLXI_3/XLXI_1/N4
                                                       XLXI_3/XLXI_1/present_state_FSM_FFd4-In6_SW1
    SLICE_X0Y73.F3       net (fanout=2)        0.038   N48
    SLICE_X0Y73.X        Tilo                  0.660   XLXI_3/XLXI_1/N4
                                                       XLXI_3/XLXI_1/present_state_cmp_eq00001
    SLICE_X2Y74.G2       net (fanout=4)        0.807   XLXI_3/XLXI_1/N4
    SLICE_X2Y74.Y        Tilo                  0.660   XLXI_3/XLXI_1/present_state_FSM_Out2116
                                                       XLXI_3/XLXI_1/present_state_cmp_eq00011
    SLICE_X3Y77.F1       net (fanout=5)        0.667   XLXI_3/XLXI_1/present_state_cmp_eq0001
    SLICE_X3Y77.X        Tilo                  0.612   XLXI_3/XLXI_1/present_state_FSM_Out259
                                                       XLXI_3/XLXI_1/present_state_FSM_Out259
    SLICE_X2Y76.F3       net (fanout=1)        0.305   XLXI_3/XLXI_1/present_state_FSM_Out259
    SLICE_X2Y76.X        Tilo                  0.660   XLXI_3/XLXI_1/present_state_FSM_FFd4
                                                       XLXI_3/XLXI_1/present_state_FSM_Out2141
    SLICE_X3Y69.SR       net (fanout=8)        0.551   XLXI_3/XLXI_1/present_state_cmp_eq0009
    SLICE_X3Y69.CLK      Tsrck                 0.794   XLXI_3/XLXI_1/clock_counter<0>
                                                       XLXI_3/XLXI_1/clock_counter_1
    -------------------------------------------------  ---------------------------
    Total                                      8.509ns (4.557ns logic, 3.952ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.550ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_3/XLXI_1/clock_counter_13 (FF)
  Destination:          XLXI_3/XLXI_1/clock_counter_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.435ns (Levels of Logic = 5)
  Clock Path Skew:      -0.015ns (0.090 - 0.105)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_3/XLXI_1/clock_counter_13 to XLXI_3/XLXI_1/clock_counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y75.YQ       Tcko                  0.511   XLXI_3/XLXI_1/clock_counter<12>
                                                       XLXI_3/XLXI_1/clock_counter_13
    SLICE_X2Y73.G3       net (fanout=6)        1.226   XLXI_3/XLXI_1/clock_counter<13>
    SLICE_X2Y73.Y        Tilo                  0.660   XLXI_3/XLXI_1/present_state_cmp_eq0000
                                                       XLXI_3/XLXI_1/present_state_cmp_eq00001_SW0
    SLICE_X0Y73.F4       net (fanout=2)        0.322   N56
    SLICE_X0Y73.X        Tilo                  0.660   XLXI_3/XLXI_1/N4
                                                       XLXI_3/XLXI_1/present_state_cmp_eq00001
    SLICE_X2Y74.G2       net (fanout=4)        0.807   XLXI_3/XLXI_1/N4
    SLICE_X2Y74.Y        Tilo                  0.660   XLXI_3/XLXI_1/present_state_FSM_Out2116
                                                       XLXI_3/XLXI_1/present_state_cmp_eq00011
    SLICE_X3Y77.F1       net (fanout=5)        0.667   XLXI_3/XLXI_1/present_state_cmp_eq0001
    SLICE_X3Y77.X        Tilo                  0.612   XLXI_3/XLXI_1/present_state_FSM_Out259
                                                       XLXI_3/XLXI_1/present_state_FSM_Out259
    SLICE_X2Y76.F3       net (fanout=1)        0.305   XLXI_3/XLXI_1/present_state_FSM_Out259
    SLICE_X2Y76.X        Tilo                  0.660   XLXI_3/XLXI_1/present_state_FSM_FFd4
                                                       XLXI_3/XLXI_1/present_state_FSM_Out2141
    SLICE_X3Y69.SR       net (fanout=8)        0.551   XLXI_3/XLXI_1/present_state_cmp_eq0009
    SLICE_X3Y69.CLK      Tsrck                 0.794   XLXI_3/XLXI_1/clock_counter<0>
                                                       XLXI_3/XLXI_1/clock_counter_1
    -------------------------------------------------  ---------------------------
    Total                                      8.435ns (4.557ns logic, 3.878ns route)
                                                       (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.836ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_3/XLXI_1/present_state_FSM_FFd4 (FF)
  Destination:          XLXI_3/XLXI_1/clock_counter_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.150ns (Levels of Logic = 5)
  Clock Path Skew:      -0.014ns (0.090 - 0.104)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_3/XLXI_1/present_state_FSM_FFd4 to XLXI_3/XLXI_1/clock_counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y76.YQ       Tcko                  0.567   XLXI_3/XLXI_1/present_state_FSM_FFd4
                                                       XLXI_3/XLXI_1/present_state_FSM_FFd4
    SLICE_X18Y76.F1      net (fanout=17)       1.579   XLXI_3/XLXI_1/present_state_FSM_FFd4
    SLICE_X18Y76.X       Tilo                  0.660   XLXI_3/XLXI_1/readBit_detecion
                                                       XLXI_3/XLXI_1/present_state_cmp_eq00021_SW1_SW0
    SLICE_X1Y76.G4       net (fanout=2)        0.781   N54
    SLICE_X1Y76.Y        Tilo                  0.612   XLXI_3/XLXI_1/N8
                                                       XLXI_3/XLXI_1/present_state_cmp_eq00021_SW1
    SLICE_X1Y76.F3       net (fanout=1)        0.020   XLXI_3/XLXI_1/present_state_cmp_eq00021_SW1/O
    SLICE_X1Y76.X        Tilo                  0.612   XLXI_3/XLXI_1/N8
                                                       XLXI_3/XLXI_1/present_state_FSM_FFd4-In51
    SLICE_X2Y76.G1       net (fanout=2)        0.634   XLXI_3/XLXI_1/N8
    SLICE_X2Y76.Y        Tilo                  0.660   XLXI_3/XLXI_1/present_state_FSM_FFd4
                                                       XLXI_3/XLXI_1/present_state_FSM_FFd4-In173
    SLICE_X2Y76.F4       net (fanout=1)        0.020   XLXI_3/XLXI_1/present_state_FSM_FFd4-In
    SLICE_X2Y76.X        Tilo                  0.660   XLXI_3/XLXI_1/present_state_FSM_FFd4
                                                       XLXI_3/XLXI_1/present_state_FSM_Out2141
    SLICE_X3Y69.SR       net (fanout=8)        0.551   XLXI_3/XLXI_1/present_state_cmp_eq0009
    SLICE_X3Y69.CLK      Tsrck                 0.794   XLXI_3/XLXI_1/clock_counter<0>
                                                       XLXI_3/XLXI_1/clock_counter_1
    -------------------------------------------------  ---------------------------
    Total                                      8.150ns (4.565ns logic, 3.585ns route)
                                                       (56.0% logic, 44.0% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_3/XLXI_1/clock_counter_2 (SLICE_X3Y70.SR), 177 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.492ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_3/XLXI_1/clock_counter_15 (FF)
  Destination:          XLXI_3/XLXI_1/clock_counter_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.508ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_3/XLXI_1/clock_counter_15 to XLXI_3/XLXI_1/clock_counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y76.YQ       Tcko                  0.511   XLXI_3/XLXI_1/clock_counter<14>
                                                       XLXI_3/XLXI_1/clock_counter_15
    SLICE_X0Y73.G3       net (fanout=7)        1.584   XLXI_3/XLXI_1/clock_counter<15>
    SLICE_X0Y73.Y        Tilo                  0.660   XLXI_3/XLXI_1/N4
                                                       XLXI_3/XLXI_1/present_state_FSM_FFd4-In6_SW1
    SLICE_X0Y73.F3       net (fanout=2)        0.038   N48
    SLICE_X0Y73.X        Tilo                  0.660   XLXI_3/XLXI_1/N4
                                                       XLXI_3/XLXI_1/present_state_cmp_eq00001
    SLICE_X2Y74.G2       net (fanout=4)        0.807   XLXI_3/XLXI_1/N4
    SLICE_X2Y74.Y        Tilo                  0.660   XLXI_3/XLXI_1/present_state_FSM_Out2116
                                                       XLXI_3/XLXI_1/present_state_cmp_eq00011
    SLICE_X3Y77.F1       net (fanout=5)        0.667   XLXI_3/XLXI_1/present_state_cmp_eq0001
    SLICE_X3Y77.X        Tilo                  0.612   XLXI_3/XLXI_1/present_state_FSM_Out259
                                                       XLXI_3/XLXI_1/present_state_FSM_Out259
    SLICE_X2Y76.F3       net (fanout=1)        0.305   XLXI_3/XLXI_1/present_state_FSM_Out259
    SLICE_X2Y76.X        Tilo                  0.660   XLXI_3/XLXI_1/present_state_FSM_FFd4
                                                       XLXI_3/XLXI_1/present_state_FSM_Out2141
    SLICE_X3Y70.SR       net (fanout=8)        0.550   XLXI_3/XLXI_1/present_state_cmp_eq0009
    SLICE_X3Y70.CLK      Tsrck                 0.794   XLXI_3/XLXI_1/clock_counter<2>
                                                       XLXI_3/XLXI_1/clock_counter_2
    -------------------------------------------------  ---------------------------
    Total                                      8.508ns (4.557ns logic, 3.951ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.566ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_3/XLXI_1/clock_counter_13 (FF)
  Destination:          XLXI_3/XLXI_1/clock_counter_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.434ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_3/XLXI_1/clock_counter_13 to XLXI_3/XLXI_1/clock_counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y75.YQ       Tcko                  0.511   XLXI_3/XLXI_1/clock_counter<12>
                                                       XLXI_3/XLXI_1/clock_counter_13
    SLICE_X2Y73.G3       net (fanout=6)        1.226   XLXI_3/XLXI_1/clock_counter<13>
    SLICE_X2Y73.Y        Tilo                  0.660   XLXI_3/XLXI_1/present_state_cmp_eq0000
                                                       XLXI_3/XLXI_1/present_state_cmp_eq00001_SW0
    SLICE_X0Y73.F4       net (fanout=2)        0.322   N56
    SLICE_X0Y73.X        Tilo                  0.660   XLXI_3/XLXI_1/N4
                                                       XLXI_3/XLXI_1/present_state_cmp_eq00001
    SLICE_X2Y74.G2       net (fanout=4)        0.807   XLXI_3/XLXI_1/N4
    SLICE_X2Y74.Y        Tilo                  0.660   XLXI_3/XLXI_1/present_state_FSM_Out2116
                                                       XLXI_3/XLXI_1/present_state_cmp_eq00011
    SLICE_X3Y77.F1       net (fanout=5)        0.667   XLXI_3/XLXI_1/present_state_cmp_eq0001
    SLICE_X3Y77.X        Tilo                  0.612   XLXI_3/XLXI_1/present_state_FSM_Out259
                                                       XLXI_3/XLXI_1/present_state_FSM_Out259
    SLICE_X2Y76.F3       net (fanout=1)        0.305   XLXI_3/XLXI_1/present_state_FSM_Out259
    SLICE_X2Y76.X        Tilo                  0.660   XLXI_3/XLXI_1/present_state_FSM_FFd4
                                                       XLXI_3/XLXI_1/present_state_FSM_Out2141
    SLICE_X3Y70.SR       net (fanout=8)        0.550   XLXI_3/XLXI_1/present_state_cmp_eq0009
    SLICE_X3Y70.CLK      Tsrck                 0.794   XLXI_3/XLXI_1/clock_counter<2>
                                                       XLXI_3/XLXI_1/clock_counter_2
    -------------------------------------------------  ---------------------------
    Total                                      8.434ns (4.557ns logic, 3.877ns route)
                                                       (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.847ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_3/XLXI_1/clock_counter_0 (FF)
  Destination:          XLXI_3/XLXI_1/clock_counter_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.153ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_3/XLXI_1/clock_counter_0 to XLXI_3/XLXI_1/clock_counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y69.XQ       Tcko                  0.514   XLXI_3/XLXI_1/clock_counter<0>
                                                       XLXI_3/XLXI_1/clock_counter_0
    SLICE_X2Y73.G2       net (fanout=4)        0.942   XLXI_3/XLXI_1/clock_counter<0>
    SLICE_X2Y73.Y        Tilo                  0.660   XLXI_3/XLXI_1/present_state_cmp_eq0000
                                                       XLXI_3/XLXI_1/present_state_cmp_eq00001_SW0
    SLICE_X0Y73.F4       net (fanout=2)        0.322   N56
    SLICE_X0Y73.X        Tilo                  0.660   XLXI_3/XLXI_1/N4
                                                       XLXI_3/XLXI_1/present_state_cmp_eq00001
    SLICE_X2Y74.G2       net (fanout=4)        0.807   XLXI_3/XLXI_1/N4
    SLICE_X2Y74.Y        Tilo                  0.660   XLXI_3/XLXI_1/present_state_FSM_Out2116
                                                       XLXI_3/XLXI_1/present_state_cmp_eq00011
    SLICE_X3Y77.F1       net (fanout=5)        0.667   XLXI_3/XLXI_1/present_state_cmp_eq0001
    SLICE_X3Y77.X        Tilo                  0.612   XLXI_3/XLXI_1/present_state_FSM_Out259
                                                       XLXI_3/XLXI_1/present_state_FSM_Out259
    SLICE_X2Y76.F3       net (fanout=1)        0.305   XLXI_3/XLXI_1/present_state_FSM_Out259
    SLICE_X2Y76.X        Tilo                  0.660   XLXI_3/XLXI_1/present_state_FSM_FFd4
                                                       XLXI_3/XLXI_1/present_state_FSM_Out2141
    SLICE_X3Y70.SR       net (fanout=8)        0.550   XLXI_3/XLXI_1/present_state_cmp_eq0009
    SLICE_X3Y70.CLK      Tsrck                 0.794   XLXI_3/XLXI_1/clock_counter<2>
                                                       XLXI_3/XLXI_1/clock_counter_2
    -------------------------------------------------  ---------------------------
    Total                                      8.153ns (4.560ns logic, 3.593ns route)
                                                       (55.9% logic, 44.1% route)

--------------------------------------------------------------------------------

Hold Paths: NET "CLK_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_3/XLXI_4/present_state_FSM_FFd27 (SLICE_X33Y72.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.836ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_3/XLXI_4/present_state_FSM_FFd28 (FF)
  Destination:          XLXI_3/XLXI_4/present_state_FSM_FFd27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.835ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.005 - 0.006)
  Source Clock:         CLK_BUFGP rising at 20.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_3/XLXI_4/present_state_FSM_FFd28 to XLXI_3/XLXI_4/present_state_FSM_FFd27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y70.YQ      Tcko                  0.409   XLXI_3/XLXI_4/present_state_FSM_FFd29
                                                       XLXI_3/XLXI_4/present_state_FSM_FFd28
    SLICE_X33Y72.BX      net (fanout=2)        0.346   XLXI_3/XLXI_4/present_state_FSM_FFd28
    SLICE_X33Y72.CLK     Tckdi       (-Th)    -0.080   XLXI_3/XLXI_4/present_state_FSM_FFd27
                                                       XLXI_3/XLXI_4/present_state_FSM_FFd27
    -------------------------------------------------  ---------------------------
    Total                                      0.835ns (0.489ns logic, 0.346ns route)
                                                       (58.6% logic, 41.4% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_4/adres_4 (SLICE_X55Y53.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.847ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_4/counter_4 (FF)
  Destination:          XLXI_4/adres_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.845ns (Levels of Logic = 0)
  Clock Path Skew:      -0.002ns (0.012 - 0.014)
  Source Clock:         CLK_BUFGP rising at 20.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_4/counter_4 to XLXI_4/adres_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y51.XQ      Tcko                  0.411   XLXI_4/counter<4>
                                                       XLXI_4/counter_4
    SLICE_X55Y53.BY      net (fanout=3)        0.317   XLXI_4/counter<4>
    SLICE_X55Y53.CLK     Tckdi       (-Th)    -0.117   XLXI_4/adres<5>
                                                       XLXI_4/adres_4
    -------------------------------------------------  ---------------------------
    Total                                      0.845ns (0.528ns logic, 0.317ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_3/XLXI_4/tempData_3 (SLICE_X49Y61.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.861ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_3/XLXI_4/tempDataBuffor_3 (FF)
  Destination:          XLXI_3/XLXI_4/tempData_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.858ns (Levels of Logic = 0)
  Clock Path Skew:      -0.003ns (0.008 - 0.011)
  Source Clock:         CLK_BUFGP rising at 20.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_3/XLXI_4/tempDataBuffor_3 to XLXI_3/XLXI_4/tempData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y63.XQ      Tcko                  0.411   XLXI_3/XLXI_4/tempDataBuffor<3>
                                                       XLXI_3/XLXI_4/tempDataBuffor_3
    SLICE_X49Y61.BX      net (fanout=2)        0.367   XLXI_3/XLXI_4/tempDataBuffor<3>
    SLICE_X49Y61.CLK     Tckdi       (-Th)    -0.080   XLXI_3/XLXI_4/tempData<3>
                                                       XLXI_3/XLXI_4/tempData_3
    -------------------------------------------------  ---------------------------
    Total                                      0.858ns (0.491ns logic, 0.367ns route)
                                                       (57.2% logic, 42.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLK_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.236ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.382ns (Tbpwl)
  Physical resource: XLXI_5/Mram_RAM/CLKA
  Logical resource: XLXI_5/Mram_RAM.A/CLKA
  Location pin: RAMB16_X1Y8.CLKA
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 17.236ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.382ns (Tbpwh)
  Physical resource: XLXI_5/Mram_RAM/CLKA
  Logical resource: XLXI_5/Mram_RAM.A/CLKA
  Location pin: RAMB16_X1Y8.CLKA
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 17.236ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.382ns (Tbpwl)
  Physical resource: XLXI_5/Mram_RAM/CLKB
  Logical resource: XLXI_5/Mram_RAM.B/CLKB
  Location pin: RAMB16_X1Y8.CLKB
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    8.523|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 4901 paths, 0 nets, and 1169 connections

Design statistics:
   Minimum period:   8.523ns{1}   (Maximum frequency: 117.330MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jun 02 17:34:44 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 119 MB



