
---------- Begin Simulation Statistics ----------
final_tick                               3000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 190868                       # Simulator instruction rate (inst/s)
host_mem_usage                              134382496                       # Number of bytes of host memory used
host_op_rate                                   225042                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 36642.71                       # Real time elapsed on the host
host_tick_rate                               55179487                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  6993929835                       # Number of instructions simulated
sim_ops                                    8246160715                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.021926                       # Number of seconds simulated
sim_ticks                                2021925967074                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   344                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     10619768                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      21239537                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     46.123444                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits       406387102                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups    881085771                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            4                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      1779447                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    787780504                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     23113138                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     23116250                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         3112                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups      1011400704                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS        85079830                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           45                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads        1715529138                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes       1616122032                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      1426315                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches          996110309                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events     365124518                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls     50787178                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts     30919237                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts   4993929834                       # Number of instructions committed
system.switch_cpus.commit.committedOps     5902759992                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples   4844198299                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.218522                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.385713                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   3352604255     69.21%     69.21% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    387845820      8.01%     77.22% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    300504583      6.20%     83.42% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     89257233      1.84%     85.26% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4    189422751      3.91%     89.17% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     45867833      0.95%     90.12% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     56892148      1.17%     91.29% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     56679158      1.17%     92.46% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    365124518      7.54%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   4844198299                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls     84830010                       # Number of function calls committed.
system.switch_cpus.commit.int_insts        5325518596                       # Number of committed integer instructions.
system.switch_cpus.commit.loads            1185306149                       # Number of loads committed
system.switch_cpus.commit.membars            56429242                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   3547313298     60.10%     60.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult    208805962      3.54%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       352674      0.01%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead   1185306149     20.08%     83.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    960981909     16.28%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   5902759992                       # Class of committed instruction
system.switch_cpus.commit.refs             2146288058                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts         189574288                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts          4993929834                       # Number of Instructions Simulated
system.switch_cpus.committedOps            5902759992                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.970927                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.970927                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles    3703263886                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred        529473                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved    405299993                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts     5951621845                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        261759356                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         668433145                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        1488746                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts         56698                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles     213797449                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches          1011400704                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         592656596                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles            4252786468                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        202852                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           22                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts             5065526632                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles         3683756                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.208590                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    594114218                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches    514580070                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.044709                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples   4848742588                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.233614                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.561560                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       3672046109     75.73%     75.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        212160684      4.38%     80.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         87594013      1.81%     81.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3        103009595      2.12%     84.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         90911512      1.87%     85.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         64089108      1.32%     87.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6        146442003      3.02%     90.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         57559290      1.19%     91.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        414930274      8.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   4848742588                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                     738                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      1967099                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        998404625                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.244113                       # Inst execution rate
system.switch_cpus.iew.exec_refs           2265756397                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores          962556910                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         3055842                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts    1191285271                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts     50964558                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts       188161                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts    965726585                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   5933662342                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts    1303199487                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      1489810                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    6032384408                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents        3130492                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents     592330596                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        1488746                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles     595466172                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads    199705555                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses         3219                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation        97483                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads    115227504                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      5979101                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      4744643                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents        97483                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       907865                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      1059234                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        5683821285                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            5916005880                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.584088                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers        3319852539                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.220111                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             5916224522                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       7381223480                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      4204866702                       # number of integer regfile writes
system.switch_cpus.ipc                       1.029943                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.029943                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    3558398500     58.97%     58.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult    208911099      3.46%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            4      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       353021      0.01%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead   1303242976     21.60%     84.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    962968618     15.96%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     6033874218                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt           141486865                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.023449                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        12569020      8.88%      8.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult       11303736      7.99%     16.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     16.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     16.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     16.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     16.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     16.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     16.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     16.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     16.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     16.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     16.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     16.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     16.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     16.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     16.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     16.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     16.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     16.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     16.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     16.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     16.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     16.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     16.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     16.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     16.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     16.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     16.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     16.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     16.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     16.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     16.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     16.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     16.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     16.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     16.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     16.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     16.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     16.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     16.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     16.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     16.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     16.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       59816490     42.28%     59.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      57797619     40.85%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     5867535978                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads  16470632207                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   5726306245                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   5774298661                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         5882697783                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        6033874218                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded     50964559                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     30902245                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        26909                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved       177381                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     27027818                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   4848742588                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.244420                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.013232                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   2973122047     61.32%     61.32% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    515209177     10.63%     71.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    334629107      6.90%     78.84% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    280324766      5.78%     84.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    236427162      4.88%     89.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5    213015785      4.39%     93.90% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6    144200701      2.97%     96.87% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     82069994      1.69%     98.56% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     69743849      1.44%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   4848742588                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.244420                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses      307825105                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads    587372591                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses    189699635                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes    190363130                       # Number of vector instruction queue writes
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads    107263111                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     61356790                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads   1191285271                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    965726585                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads      7241248732                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      203147336                       # number of misc regfile writes
system.switch_cpus.numCycles               4848743326                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       659371026                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps    5970683501                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents      169939001                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        349726168                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents      329258166                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents       7912569                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    9570613326                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     5946012007                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   6016374249                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         784383531                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents     1015704878                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        1488746                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles    1599115281                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         45690665                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups   7301157438                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles   1454657830                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts     62428805                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts        1226354792                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts     50964903                       # count of temporary serializing insts renamed
system.switch_cpus.rename.vec_rename_lookups    126700234                       # Number of vector rename lookups
system.switch_cpus.rob.rob_reads          10412748538                       # The number of ROB reads
system.switch_cpus.rob.rob_writes         11872080981                       # The number of ROB writes
system.switch_cpus.timesIdled                       8                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads        126523096                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes        63356003                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     11148432                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     11148432                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     22296864                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       11148433                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           10618738                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      8389058                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2230709                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1032                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1032                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      10618738                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port     16063404                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port     15795903                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     31859307                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               31859307                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port   1222359680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port   1210770304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   2433129984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              2433129984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          10619770                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                10619770    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            10619770                       # Request fanout histogram
system.membus.reqLayer0.occupancy         48922197532                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.4                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         48614395877                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               2.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy        99246731882                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.pwrStateResidencyTicks::OFF 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          11147400                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     17306779                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           34                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        13379144                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1032                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1032                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            34                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     11147366                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          102                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     33445194                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              33445296                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         8704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   2568463232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             2568471936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        19537525                       # Total snoops (count)
system.tol2bus.snoopTraffic                1073799424                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         30685957                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.363307                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.480952                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               19537523     63.67%     63.67% # Request fanout histogram
system.tol2bus.snoop_fanout::1               11148433     36.33%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           30685957                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        24172607628                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       23244409830                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             70890                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst         1920                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data    685369856                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         685371776                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst         1920                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         1920                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks    536987904                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total      536987904                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data      5354452                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            5354467                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks      4195218                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total           4195218                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst          950                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data    338968818                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            338969768                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst          950                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total             950                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks     265582377                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           265582377                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks     265582377                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst          950                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    338968818                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           604552145                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples   8390436.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples        30.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples  10593490.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000156394156                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds       474885                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds       474885                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState           20453912                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState           7922530                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    5354467                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                   4195218                       # Number of write requests accepted
system.mem_ctrls0.readBursts                 10708934                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 8390436                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                115414                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0          1246128                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           595880                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2          1152274                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3          1949167                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4          2077203                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5          1495572                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                8                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                4                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                2                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9             1376                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               4                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12           22040                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          111576                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          707966                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15         1234320                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0           716427                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1           595876                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2           892708                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3          1609026                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4          1785336                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5          1245350                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9             1376                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12           22040                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13          111576                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14          705296                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15          705406                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     24.82                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                146951135898                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               52967600000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           345579635898                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    13871.79                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               32621.79                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 8760038                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                7747076                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                82.69                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               92.33                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6             10708934                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             8390436                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                5291739                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                5291084                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                   5680                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                   5014                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                382757                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                385769                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                476407                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                475383                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                474882                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                474962                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                478411                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                480178                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                476748                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                476911                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                479225                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                477351                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                475015                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                474885                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                474885                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                474885                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                474885                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                474885                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                  1996                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      2476823                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   490.536453                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   383.481926                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   312.993672                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        24085      0.97%      0.97% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255       538054     21.72%     22.70% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383       389965     15.74%     38.44% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511       380180     15.35%     53.79% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639       277824     11.22%     65.01% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767       198738      8.02%     73.03% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895       162759      6.57%     79.60% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023       159296      6.43%     86.03% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151       345922     13.97%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      2476823                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples       474885                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     22.307540                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    21.708637                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev     5.025516                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::10-11           18      0.00%      0.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::12-13        18374      3.87%      3.87% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::14-15        14317      3.01%      6.89% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-17        51655     10.88%     17.77% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::18-19        33554      7.07%     24.83% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-21        71726     15.10%     39.93% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::22-23        82141     17.30%     57.23% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-25        57970     12.21%     69.44% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::26-27        47356      9.97%     79.41% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-29        44677      9.41%     88.82% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::30-31        39434      8.30%     97.12% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-33        11030      2.32%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::34-35         2626      0.55%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-37            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::38-39            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total       474885                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples       474885                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.668313                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.646318                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.868193                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16           90152     18.98%     18.98% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17            1971      0.42%     19.40% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18          369412     77.79%     97.19% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19            1948      0.41%     97.60% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20           11396      2.40%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21               2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22               4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total       474885                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             677985280                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                7386496                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten              536986688                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              685371776                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys           536987904                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      335.32                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                      265.58                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   338.97                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                   265.58                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        4.69                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    2.62                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   2.07                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 2021925645435                       # Total gap between requests
system.mem_ctrls0.avgGap                    211726.95                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst         1920                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    677983360                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks    536986688                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 949.589664145072                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 335315620.374139368534                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 265581775.368903487921                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst           30                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data     10708904                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks      8390436                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst      1184286                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data 345578451612                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 46866352127883                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     39476.20                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     32270.20                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks   5585687.34                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   86.95                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          3103422420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          1649508135                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy        14831807760                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        8068522680                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    159609100560.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    418011988050                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    424409336160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      1029683685765                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       509.258847                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 1098822126852                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  67516540000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 855587300222                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy         14581093800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          7750035150                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy        60805925040                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy       35729454060                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    159609100560.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    830903040240                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy     76711733760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      1186090382610                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       586.614150                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 192414827735                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  67516540000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 1761994599339                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst         2432                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data    673956352                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         673958784                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         2432                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         2432                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks    536811520                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      536811520                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      5265284                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            5265303                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks      4193840                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total           4193840                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst         1203                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data    333323951                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            333325154                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst         1203                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total            1203                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks     265495141                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           265495141                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks     265495141                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst         1203                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    333323951                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           598820295                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples   8387680.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples        38.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples  10402563.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000161018686                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds       473696                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds       473696                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState           20158893                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           7919018                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    5265303                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                   4193840                       # Number of write requests accepted
system.mem_ctrls1.readBursts                 10530606                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 8387680                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                128005                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0          1247504                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           595194                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2          1060977                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3          1819326                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4          2241979                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5          1396081                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                8                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                8                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8              690                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                2                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               2                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               2                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           99180                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          707326                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15         1234322                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0           705399                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1           584166                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2           859638                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3          1664814                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4          1928610                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5          1135156                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           99180                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14          705294                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15          705406                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.01                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.19                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                160521388132                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               52013005000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           355570156882                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    15430.89                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               34180.89                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 8450148                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                7715327                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                81.23                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               91.98                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6             10530606                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             8387680                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                5180156                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                5178330                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                  22053                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                  22053                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      5                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      4                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                383771                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                386015                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                467708                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                471717                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                478021                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                475196                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                476952                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                481173                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                479262                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                476079                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                482359                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                482476                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                476124                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                473708                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                473696                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                473696                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                473696                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                473696                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                  2244                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                    76                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      2624788                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   458.161485                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   357.286801                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   304.047990                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        19880      0.76%      0.76% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       635761     24.22%     24.98% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       448213     17.08%     42.05% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511       468664     17.86%     59.91% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639       250511      9.54%     69.45% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767       204622      7.80%     77.25% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895       164761      6.28%     83.53% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023       101684      3.87%     87.40% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151       330692     12.60%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      2624788                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples       473696                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     21.960492                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    21.346830                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev     5.324995                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::10-11         4482      0.95%      0.95% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::12-13         5244      1.11%      2.05% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::14-15        23151      4.89%      6.94% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-17        33974      7.17%     14.11% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::18-19        68416     14.44%     28.56% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-21        98351     20.76%     49.32% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::22-23        53644     11.32%     60.64% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-25        77055     16.27%     76.91% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::26-27        44267      9.35%     86.25% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-29        30194      6.37%     92.63% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::30-31        11815      2.49%     95.12% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-33          780      0.16%     95.29% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::34-35        11763      2.48%     97.77% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-37          147      0.03%     97.80% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::38-39         5251      1.11%     98.91% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-41           19      0.00%     98.91% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::42-43         5142      1.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-49            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total       473696                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples       473696                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.706848                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.683229                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.903646                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16           87807     18.54%     18.54% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17            1322      0.28%     18.82% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18          364890     77.03%     95.85% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19            1320      0.28%     96.12% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20           18337      3.87%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21               3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22              17      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total       473696                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             665766464                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                8192320                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten              536810432                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              673958784                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys           536811520                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      329.27                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                      265.49                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   333.33                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                   265.50                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        4.65                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    2.57                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   2.07                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 2021925610407                       # Total gap between requests
system.mem_ctrls1.avgGap                    213753.57                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst         2432                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    665764032                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks    536810432                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 1202.813574583758                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 329272210.180598497391                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 265494603.037734955549                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst           38                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data     10530568                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks      8387680                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst      2637152                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data 355567519730                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 47427762949709                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     69398.74                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     33765.27                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks   5654455.46                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   86.03                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          3053513820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          1622981085                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy        14576481360                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        7881573600                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    159609100560.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    427013991780                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    416828820960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      1030586463165                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       509.705340                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 1079012731844                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  67516540000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 875396695230                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy         15687479640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          8338089375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy        59698089780                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy       35902027260                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    159609100560.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    823947131880                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy     82569326880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      1185751245375                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       586.446420                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 207624558298                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  67516540000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 1746784868776                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       528662                       # number of demand (read+write) hits
system.l2.demand_hits::total                   528662                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       528662                       # number of overall hits
system.l2.overall_hits::total                  528662                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           34                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data     10619736                       # number of demand (read+write) misses
system.l2.demand_misses::total               10619770                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           34                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data     10619736                       # number of overall misses
system.l2.overall_misses::total              10619770                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      3714636                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 892986177888                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     892989892524                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      3714636                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 892986177888                       # number of overall miss cycles
system.l2.overall_miss_latency::total    892989892524                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           34                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data     11148398                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             11148432                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           34                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data     11148398                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            11148432                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.952580                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.952580                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.952580                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.952580                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst       109254                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 84087.417793                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84087.498366                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst       109254                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 84087.417793                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84087.498366                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             8389058                       # number of writebacks
system.l2.writebacks::total                   8389058                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           34                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data     10619736                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          10619770                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           34                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data     10619736                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         10619770                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      3424989                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 802319266752                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 802322691741                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      3424989                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 802319266752                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 802322691741                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.952580                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.952580                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.952580                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.952580                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 100734.970588                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 75549.831630                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75549.912262                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 100734.970588                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 75549.831630                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75549.912262                       # average overall mshr miss latency
system.l2.replacements                       19537525                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8917721                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8917721                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8917721                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8917721                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           34                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               34                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           34                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           34                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      2230676                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       2230676                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.switch_cpus.data         1032                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1032                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    100654626                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     100654626                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         1032                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1032                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 97533.552326                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97533.552326                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         1032                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1032                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     91801931                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     91801931                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 88955.359496                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88955.359496                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst           34                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               34                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      3714636                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      3714636                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           34                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             34                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst       109254                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total       109254                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           34                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           34                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      3424989                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      3424989                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 100734.970588                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 100734.970588                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       528662                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            528662                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data     10618704                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        10618704                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 892885523262                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 892885523262                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data     11147366                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      11147366                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.952575                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.952575                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 84086.111004                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84086.111004                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data     10618704                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     10618704                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 802227464821                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 802227464821                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.952575                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.952575                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 75548.528787                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75548.528787                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                          128                       # Cycle average of tags in use
system.l2.tags.total_refs                    20066316                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  19537653                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.027059                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      60.827264                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.000112                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.000199                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data    67.172426                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.475213                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.524785                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           128                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 376287333                       # Number of tag accesses
system.l2.tags.data_accesses                376287333                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    978074032926                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   2021925967074                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2002099772                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    592656545                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2594756317                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2002099772                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    592656545                       # number of overall hits
system.cpu.icache.overall_hits::total      2594756317                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          785                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           51                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            836                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          785                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           51                       # number of overall misses
system.cpu.icache.overall_misses::total           836                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      5823405                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      5823405                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      5823405                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      5823405                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2002100557                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    592656596                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2594757153                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2002100557                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    592656596                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2594757153                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 114184.411765                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  6965.795455                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 114184.411765                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  6965.795455                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           75                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    37.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          195                       # number of writebacks
system.cpu.icache.writebacks::total               195                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           17                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           17                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           34                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           34                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      3757170                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3757170                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      3757170                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3757170                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst       110505                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total       110505                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst       110505                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total       110505                       # average overall mshr miss latency
system.cpu.icache.replacements                    195                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2002099772                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    592656545                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2594756317                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          785                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           51                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           836                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      5823405                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      5823405                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2002100557                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    592656596                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2594757153                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 114184.411765                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  6965.795455                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           17                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           34                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      3757170                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3757170                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst       110505                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total       110505                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.752491                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2594757136                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               819                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          3168201.631258                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   600.868173                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    22.884318                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.962930                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.036674                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999603                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses      101195529786                       # Number of tag accesses
system.cpu.icache.tags.data_accesses     101195529786                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    778851097                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data   1798256419                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       2577107516                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    778851097                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data   1798256419                       # number of overall hits
system.cpu.dcache.overall_hits::total      2577107516                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      7212603                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     61717419                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       68930022                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      7212603                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     61717419                       # number of overall misses
system.cpu.dcache.overall_misses::total      68930022                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 5118203601099                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 5118203601099                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 5118203601099                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 5118203601099                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    786063700                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data   1859973838                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   2646037538                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    786063700                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data   1859973838                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   2646037538                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009176                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.033182                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.026050                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009176                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.033182                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.026050                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 82929.644240                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74252.168396                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 82929.644240                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74252.168396                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        35993                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          151                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               341                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   105.551320                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          151                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     15358061                       # number of writebacks
system.cpu.dcache.writebacks::total          15358061                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data     50569365                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     50569365                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data     50569365                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     50569365                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data     11148054                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     11148054                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data     11148054                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     11148054                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 911999150691                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 911999150691                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 911999150691                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 911999150691                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.005994                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004213                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.005994                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004213                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 81807.923669                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 81807.923669                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 81807.923669                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 81807.923669                       # average overall mshr miss latency
system.cpu.dcache.replacements               18360873                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    421359358                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    888064784                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total      1309424142                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3681555                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     61713979                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      65395534                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 5117860561887                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 5117860561887                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    425040913                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    949778763                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total   1374819676                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008662                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.064977                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.047567                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 82928.708290                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 78260.092836                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data     50566957                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     50566957                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data     11147022                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     11147022                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 911897204616                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 911897204616                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.011736                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008108                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 81806.351922                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 81806.351922                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    357491739                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    910191635                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total     1267683374                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3531048                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         3440                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3534488                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    343039212                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    343039212                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    361022787                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    910195075                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total   1271217862                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.009781                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000004                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002780                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 99720.701163                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total    97.054853                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data         2408                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2408                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         1032                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1032                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    101946075                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    101946075                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 98784.956395                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 98784.956395                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     18661767                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     50786844                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     69448611                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          128                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data          686                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          814                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data     57190716                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     57190716                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     18661895                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     50787530                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     69449425                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000007                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000014                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000012                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 83368.390671                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70258.864865                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.switch_cpus.data          342                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          342                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data          344                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          344                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data     26452812                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     26452812                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000007                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 76897.709302                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 76897.709302                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     18661895                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     50786834                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     69448729                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     18661895                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     50786834                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     69448729                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999543                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          2734365985                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          18361129                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            148.921452                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   123.901487                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   132.098056                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.483990                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.516008                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          147                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           60                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       89136303273                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      89136303273                       # Number of data accesses

---------- End Simulation Statistics   ----------
