

================================================================
== Vivado HLS Report for 'Advios_LedControl'
================================================================
* Date:           Mon Oct  8 19:23:22 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        advios_ip
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      3.94|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    3|    3|    3|    3|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    2|    2|         2|          -|          -|  inf |    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 0
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 3
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	2  / true
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: StgValue_4 (9)  [1/1] 0.00ns
codeRepl:0  call void (...)* @_ssdm_op_SpecBitsMap(i1* %clk_second), !map !80

ST_1: StgValue_5 (10)  [1/1] 0.00ns
codeRepl:1  call void (...)* @_ssdm_op_SpecBitsMap(i1* %clk), !map !84

ST_1: StgValue_6 (11)  [1/1] 0.00ns
codeRepl:2  call void (...)* @_ssdm_op_SpecBitsMap(i1* %reset), !map !88

ST_1: StgValue_7 (12)  [1/1] 0.00ns
codeRepl:3  call void (...)* @_ssdm_op_SpecBitsMap(i4* %ctrl), !map !92

ST_1: StgValue_8 (13)  [1/1] 0.00ns
codeRepl:4  call void (...)* @_ssdm_op_SpecBitsMap(i4* %switches), !map !96

ST_1: StgValue_9 (14)  [1/1] 0.00ns
codeRepl:5  call void (...)* @_ssdm_op_SpecBitsMap(i4* %leds), !map !100

ST_1: StgValue_10 (15)  [1/1] 0.00ns  loc: Advios.cpp:20
codeRepl:6  call void (...)* @_ssdm_op_SpecPort([7 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [4 x i8]* @p_str2, i32 0, i32 0, i1* %clk) nounwind

ST_1: StgValue_11 (16)  [1/1] 0.00ns  loc: Advios.cpp:21
codeRepl:7  call void (...)* @_ssdm_op_SpecPort([7 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [6 x i8]* @p_str3, i32 0, i32 0, i1* %reset) nounwind

ST_1: StgValue_12 (17)  [1/1] 0.00ns  loc: Advios.cpp:22
codeRepl:8  call void (...)* @_ssdm_op_SpecPort([7 x i8]* @p_str, i32 0, [13 x i8]* @p_str4, [5 x i8]* @p_str5, i32 0, i32 0, i4* %ctrl) nounwind

ST_1: StgValue_13 (18)  [1/1] 0.00ns  loc: Advios.cpp:23
codeRepl:9  call void (...)* @_ssdm_op_SpecPort([7 x i8]* @p_str, i32 0, [13 x i8]* @p_str4, [9 x i8]* @p_str6, i32 0, i32 0, i4* %switches) nounwind

ST_1: StgValue_14 (19)  [1/1] 0.00ns  loc: Advios.cpp:24
codeRepl:10  call void (...)* @_ssdm_op_SpecPort([7 x i8]* @p_str, i32 1, [13 x i8]* @p_str4, [5 x i8]* @p_str7, i32 0, i32 0, i4* %leds) nounwind

ST_1: StgValue_15 (20)  [1/1] 0.00ns  loc: Advios.cpp:25
codeRepl:11  call void (...)* @_ssdm_op_SpecProcessDef([7 x i8]* @p_str, i32 2, [11 x i8]* @p_str13) nounwind

ST_1: tmp_5 (21)  [1/1] 0.00ns  loc: Advios.cpp:25
codeRepl:12  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str9)

ST_1: StgValue_17 (22)  [1/1] 0.00ns  loc: Advios.cpp:25
codeRepl:13  call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str10) nounwind

ST_1: p_ssdm_reset_v (23)  [1/1] 0.00ns  loc: Advios.cpp:25
codeRepl:14  %p_ssdm_reset_v = call i32 (...)* @_ssdm_op_SpecStateBegin(i32 0, i32 0, i32 1) nounwind

ST_1: StgValue_19 (24)  [1/1] 0.00ns  loc: Advios.cpp:22
codeRepl:15  call void (...)* @_ssdm_op_SpecIFCore(i4* %ctrl, [1 x i8]* @p_str10, [10 x i8]* @p_str14, [1 x i8]* @p_str10, i32 -1, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [17 x i8]* @p_str15)

ST_1: empty (25)  [1/1] 0.00ns  loc: Advios.cpp:26
codeRepl:16  %empty = call i32 (...)* @_ssdm_op_SpecStateEnd(i32 %p_ssdm_reset_v) nounwind

ST_1: empty_3 (26)  [1/1] 0.00ns  loc: Advios.cpp:26
codeRepl:17  %empty_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str9, i32 %tmp_5)

ST_1: StgValue_22 (27)  [1/1] 0.00ns  loc: Advios.cpp:26
codeRepl:18  br label %_ZN7_ap_sc_7sc_core4waitEi.exit


 <State 2>: 3.94ns
ST_2: StgValue_23 (29)  [1/1] 0.00ns  loc: Advios.cpp:30
_ZN7_ap_sc_7sc_core4waitEi.exit:0  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_2: last_clock_load (30)  [1/1] 0.00ns  loc: Advios.cpp:31
_ZN7_ap_sc_7sc_core4waitEi.exit:1  %last_clock_load = load i1* @last_clock, align 1

ST_2: StgValue_25 (31)  [1/1] 0.00ns  loc: Advios.cpp:31
_ZN7_ap_sc_7sc_core4waitEi.exit:2  br i1 %last_clock_load, label %_ZN7_ap_sc_7sc_core4waitEi.exit._crit_edge, label %0

ST_2: tmp (33)  [1/1] 0.00ns  loc: Advios.cpp:31
:0  %tmp = call i1 @_ssdm_op_Read.ap_auto.volatile.i1P(i1* %clk_second)

ST_2: StgValue_27 (34)  [1/1] 0.00ns  loc: Advios.cpp:31
:1  br i1 %tmp, label %1, label %_ZN7_ap_sc_7sc_core4waitEi.exit._crit_edge

ST_2: val_V (36)  [1/1] 0.00ns  loc: Advios.cpp:33
:0  %val_V = call i4 @_ssdm_op_Read.ap_auto.volatile.i4P(i4* %ctrl)

ST_2: val_V_1 (37)  [1/1] 0.00ns  loc: Advios.cpp:33
:1  %val_V_1 = call i4 @_ssdm_op_Read.ap_auto.volatile.i4P(i4* %switches)

ST_2: tmp_3 (38)  [1/1] 3.10ns  loc: Advios.cpp:34
:2  %tmp_3 = icmp eq i4 %val_V, 0

ST_2: StgValue_31 (39)  [1/1] 0.00ns  loc: Advios.cpp:34
:3  br i1 %tmp_3, label %2, label %6

ST_2: r_V (41)  [1/1] 2.07ns  loc: Advios.cpp:49
:0  %r_V = and i4 %val_V_1, %val_V

ST_2: StgValue_33 (42)  [1/1] 0.00ns  loc: Advios.cpp:49
:1  call void @_ssdm_op_Write.ap_auto.volatile.i4P(i4* %leds, i4 %r_V)

ST_2: StgValue_34 (43)  [1/1] 0.00ns
:2  br label %7

ST_2: tmp_4 (45)  [1/1] 3.10ns  loc: Advios.cpp:36
:0  %tmp_4 = icmp eq i4 %val_V_1, -8

ST_2: StgValue_36 (46)  [1/1] 0.00ns  loc: Advios.cpp:36
:1  br i1 %tmp_4, label %3, label %4

ST_2: counter_V_load (48)  [1/1] 0.00ns  loc: Advios.cpp:43
:0  %counter_V_load = load i4* @counter_V, align 1

ST_2: v_V_1 (49)  [1/1] 2.35ns  loc: Advios.cpp:43
:1  %v_V_1 = add i4 %counter_V_load, 1

ST_2: StgValue_39 (50)  [1/1] 1.59ns  loc: Advios.cpp:43
:2  store i4 %v_V_1, i4* @counter_V, align 1

ST_2: StgValue_40 (51)  [1/1] 0.00ns  loc: Advios.cpp:44
:3  call void @_ssdm_op_Write.ap_auto.volatile.i4P(i4* %leds, i4 %v_V_1)

ST_2: StgValue_41 (52)  [1/1] 0.00ns
:4  br label %5

ST_2: StgValue_42 (54)  [1/1] 1.59ns  loc: Advios.cpp:38
:0  store i4 0, i4* @counter_V, align 1

ST_2: StgValue_43 (55)  [1/1] 0.00ns  loc: Advios.cpp:39
:1  call void @_ssdm_op_Write.ap_auto.volatile.i4P(i4* %leds, i4 0)

ST_2: StgValue_44 (56)  [1/1] 0.00ns  loc: Advios.cpp:40
:2  br label %5

ST_2: StgValue_45 (58)  [1/1] 0.00ns  loc: Advios.cpp:46
:0  br label %7

ST_2: StgValue_46 (60)  [1/1] 0.00ns  loc: Advios.cpp:51
:0  br label %_ZN7_ap_sc_7sc_core4waitEi.exit._crit_edge


 <State 3>: 0.00ns
ST_3: tmp_1 (62)  [1/1] 0.00ns  loc: Advios.cpp:52
_ZN7_ap_sc_7sc_core4waitEi.exit._crit_edge:0  %tmp_1 = call i1 @_ssdm_op_Read.ap_auto.volatile.i1P(i1* %clk_second)

ST_3: StgValue_48 (63)  [1/1] 0.00ns  loc: Advios.cpp:52
_ZN7_ap_sc_7sc_core4waitEi.exit._crit_edge:1  store i1 %tmp_1, i1* @last_clock, align 1

ST_3: StgValue_49 (64)  [1/1] 0.00ns  loc: Advios.cpp:53
_ZN7_ap_sc_7sc_core4waitEi.exit._crit_edge:2  br label %_ZN7_ap_sc_7sc_core4waitEi.exit



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ clk_second]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ clk]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ reset]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ctrl]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ switches]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ leds]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ last_clock]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ counter_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_4      (specbitsmap    ) [ 0000]
StgValue_5      (specbitsmap    ) [ 0000]
StgValue_6      (specbitsmap    ) [ 0000]
StgValue_7      (specbitsmap    ) [ 0000]
StgValue_8      (specbitsmap    ) [ 0000]
StgValue_9      (specbitsmap    ) [ 0000]
StgValue_10     (specport       ) [ 0000]
StgValue_11     (specport       ) [ 0000]
StgValue_12     (specport       ) [ 0000]
StgValue_13     (specport       ) [ 0000]
StgValue_14     (specport       ) [ 0000]
StgValue_15     (specprocessdef ) [ 0000]
tmp_5           (specregionbegin) [ 0000]
StgValue_17     (specprotocol   ) [ 0000]
p_ssdm_reset_v  (specstatebegin ) [ 0000]
StgValue_19     (specifcore     ) [ 0000]
empty           (specstateend   ) [ 0000]
empty_3         (specregionend  ) [ 0000]
StgValue_22     (br             ) [ 0000]
StgValue_23     (wait           ) [ 0000]
last_clock_load (load           ) [ 0011]
StgValue_25     (br             ) [ 0000]
tmp             (read           ) [ 0011]
StgValue_27     (br             ) [ 0000]
val_V           (read           ) [ 0000]
val_V_1         (read           ) [ 0000]
tmp_3           (icmp           ) [ 0011]
StgValue_31     (br             ) [ 0000]
r_V             (and            ) [ 0000]
StgValue_33     (write          ) [ 0000]
StgValue_34     (br             ) [ 0000]
tmp_4           (icmp           ) [ 0011]
StgValue_36     (br             ) [ 0000]
counter_V_load  (load           ) [ 0000]
v_V_1           (add            ) [ 0000]
StgValue_39     (store          ) [ 0000]
StgValue_40     (write          ) [ 0000]
StgValue_41     (br             ) [ 0000]
StgValue_42     (store          ) [ 0000]
StgValue_43     (write          ) [ 0000]
StgValue_44     (br             ) [ 0000]
StgValue_45     (br             ) [ 0000]
StgValue_46     (br             ) [ 0000]
tmp_1           (read           ) [ 0000]
StgValue_48     (store          ) [ 0000]
StgValue_49     (br             ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="clk_second">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="clk_second"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="clk">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="clk"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="reset">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="reset"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ctrl">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctrl"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="switches">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="switches"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="leds">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="leds"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="last_clock">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="last_clock"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="counter_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="counter_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPort"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProcessDef"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStateBegin"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecIFCore"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str14"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStateEnd"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.volatile.i4P"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.volatile.i4P"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="grp_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/2 tmp_1/3 "/>
</bind>
</comp>

<comp id="88" class="1004" name="val_V_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="4" slack="0"/>
<pin id="90" dir="0" index="1" bw="4" slack="0"/>
<pin id="91" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="val_V/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="val_V_1_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="4" slack="0"/>
<pin id="96" dir="0" index="1" bw="4" slack="0"/>
<pin id="97" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="val_V_1/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_write_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="0" slack="0"/>
<pin id="102" dir="0" index="1" bw="4" slack="0"/>
<pin id="103" dir="0" index="2" bw="4" slack="0"/>
<pin id="104" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_33/2 StgValue_40/2 StgValue_43/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="last_clock_load_load_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="last_clock_load/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="tmp_3_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="4" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="r_V_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="4" slack="0"/>
<pin id="120" dir="0" index="1" bw="4" slack="0"/>
<pin id="121" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="r_V/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="tmp_4_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="4" slack="0"/>
<pin id="127" dir="0" index="1" bw="4" slack="0"/>
<pin id="128" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="counter_V_load_load_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="4" slack="0"/>
<pin id="133" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="counter_V_load/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="v_V_1_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="4" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v_V_1/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="StgValue_39_store_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="4" slack="0"/>
<pin id="144" dir="0" index="1" bw="4" slack="0"/>
<pin id="145" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_39/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="StgValue_42_store_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="0" index="1" bw="4" slack="0"/>
<pin id="151" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_42/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="StgValue_48_store_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_48/3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="86"><net_src comp="70" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="0" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="72" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="6" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="72" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="8" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="105"><net_src comp="76" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="10" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="107"><net_src comp="74" pin="0"/><net_sink comp="100" pin=2"/></net>

<net id="111"><net_src comp="12" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="116"><net_src comp="88" pin="2"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="74" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="94" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="88" pin="2"/><net_sink comp="118" pin=1"/></net>

<net id="124"><net_src comp="118" pin="2"/><net_sink comp="100" pin=2"/></net>

<net id="129"><net_src comp="94" pin="2"/><net_sink comp="125" pin=0"/></net>

<net id="130"><net_src comp="78" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="134"><net_src comp="14" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="139"><net_src comp="131" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="80" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="141"><net_src comp="135" pin="2"/><net_sink comp="100" pin=2"/></net>

<net id="146"><net_src comp="135" pin="2"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="14" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="74" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="14" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="82" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="12" pin="0"/><net_sink comp="154" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: leds | {2 }
	Port: last_clock | {3 }
	Port: counter_V | {2 }
 - Input state : 
	Port: Advios::LedControl : clk_second | {2 3 }
	Port: Advios::LedControl : ctrl | {2 }
	Port: Advios::LedControl : switches | {2 }
	Port: Advios::LedControl : last_clock | {2 }
	Port: Advios::LedControl : counter_V | {2 }
  - Chain level:
	State 1
		empty : 1
		empty_3 : 1
	State 2
		StgValue_25 : 1
		StgValue_31 : 1
		StgValue_36 : 1
		v_V_1 : 1
		StgValue_39 : 2
		StgValue_40 : 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|    add   |    v_V_1_fu_135    |    17   |    9    |
|----------|--------------------|---------|---------|
|   icmp   |    tmp_3_fu_112    |    0    |    2    |
|          |    tmp_4_fu_125    |    0    |    2    |
|----------|--------------------|---------|---------|
|    and   |     r_V_fu_118     |    0    |    4    |
|----------|--------------------|---------|---------|
|          |   grp_read_fu_82   |    0    |    0    |
|   read   |  val_V_read_fu_88  |    0    |    0    |
|          | val_V_1_read_fu_94 |    0    |    0    |
|----------|--------------------|---------|---------|
|   write  |  grp_write_fu_100  |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    17   |    17   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_100 |  p2  |   3  |   4  |   12   ||    15   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   12   ||  1.773  ||    15   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   17   |   17   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   15   |
|  Register |    -   |    -   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   17   |   32   |
+-----------+--------+--------+--------+
