set verilog_files {\
	syn_ram.v\
)

set clk clk

set top_des_name ram

set dont_touch_module_name TSC
