Running: H:\0\xi\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/MicSeltene/Documents/Projects/Digital_Circuit_Design/Lab_4/modulo_m_counter_with_synchronous_reset_test_bench_isim_beh.exe -prj C:/Users/MicSeltene/Documents/Projects/Digital_Circuit_Design/Lab_4/modulo_m_counter_with_synchronous_reset_test_bench_beh.prj work.modulo_m_counter_with_synchronous_reset_test_bench 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/MicSeltene/Documents/Projects/Digital_Circuit_Design/Lab_4/xor_gate.vhd" into library work
Parsing VHDL file "C:/Users/MicSeltene/Documents/Projects/Digital_Circuit_Design/Lab_4/and_gate.vhd" into library work
Parsing VHDL file "C:/Users/MicSeltene/Documents/Projects/Digital_Circuit_Design/Lab_4/two_input_multiplexer.vhd" into library work
Parsing VHDL file "C:/Users/MicSeltene/Documents/Projects/Digital_Circuit_Design/Lab_4/half_adder.vhd" into library work
Parsing VHDL file "C:/Users/MicSeltene/Documents/Projects/Digital_Circuit_Design/Lab_4/D_flipflop.vhd" into library work
Parsing VHDL file "C:/Users/MicSeltene/Documents/Projects/Digital_Circuit_Design/Lab_4/n_bit_two_input_mux.vhd" into library work
Parsing VHDL file "C:/Users/MicSeltene/Documents/Projects/Digital_Circuit_Design/Lab_4/n_bit_register.vhd" into library work
Parsing VHDL file "C:/Users/MicSeltene/Documents/Projects/Digital_Circuit_Design/Lab_4/n_bit_incrementer.vhd" into library work
Parsing VHDL file "C:/Users/MicSeltene/Documents/Projects/Digital_Circuit_Design/Lab_4/n_bit_synchronous_counter_with_parallel_load.vhd" into library work
Parsing VHDL file "C:/Users/MicSeltene/Documents/Projects/Digital_Circuit_Design/Lab_4/eight_bit_comparator.vhd" into library work
Parsing VHDL file "C:/Users/MicSeltene/Documents/Projects/Digital_Circuit_Design/Lab_4/modulo_m_counter_with_synchronous_reset.vhd" into library work
Parsing VHDL file "C:/Users/MicSeltene/Documents/Projects/Digital_Circuit_Design/Lab_4/modulo_m_counter_with_synchronous_reset_test_bench.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity eight_bit_comparator [\eight_bit_comparator(8)\]
Compiling architecture xor_gate_behaviour of entity xor_gate [xor_gate_default]
Compiling architecture and_gate_behavioral of entity and_gate [and_gate_default]
Compiling architecture half_adder_behavioral of entity half_adder [half_adder_default]
Compiling architecture behavioral of entity n_bit_incrementer [\n_bit_incrementer(8)\]
Compiling architecture behavioral of entity two_input_multiplexer [two_input_multiplexer_default]
Compiling architecture behavioral of entity n_bit_two_input_mux [\n_bit_two_input_mux(8)\]
Compiling architecture behavioral of entity D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity n_bit_register [\n_bit_register(8)\]
Compiling architecture behavioral of entity n_bit_synchronous_counter_with_parallel_load [\n_bit_synchronous_counter_with_...]
Compiling architecture behavioral of entity modulo_m_counter_with_synchronous_reset [\modulo_m_counter_with_synchrono...]
Compiling architecture behavior of entity modulo_m_counter_with_synchronou...
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 28 VHDL Units
Built simulation executable C:/Users/MicSeltene/Documents/Projects/Digital_Circuit_Design/Lab_4/modulo_m_counter_with_synchronous_reset_test_bench_isim_beh.exe
Fuse Memory Usage: 35988 KB
Fuse CPU Usage: 749 ms
