<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: scan_mux_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_scan_mux_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_scan_mux_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r')">scan_mux_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 41.67</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552.html#Cond" > 50.00</a></td>
<td class="s2 cl rt"><a href="mod552.html#Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552.html#Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/github_runner/gemini_runner/dv_runner_fcb/_work/gemini/gemini/design/ip/USB//phy_behav/cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r_behav_model.sv')">/nfs_project/github_runner/gemini_runner/dv_runner_fcb/_work/gemini/gemini/design/ip/USB//phy_behav/cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r_behav_model.sv</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod552_0.html#inst_tag_91535"  onclick="showContent('inst_tag_91535')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_scan_ted_squelch_ana</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91535_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod552_0.html#inst_tag_91535_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91535_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod552_0.html#inst_tag_91536"  onclick="showContent('inst_tag_91536')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_scan_hsrx_calib_comp_out</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91536_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod552_0.html#inst_tag_91536_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91536_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod552_0.html#inst_tag_91537"  onclick="showContent('inst_tag_91537')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_scan_sampler_data</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91537_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod552_0.html#inst_tag_91537_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91537_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod552_0.html#inst_tag_91538"  onclick="showContent('inst_tag_91538')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_scan_3p36G_clk</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91538_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod552_0.html#inst_tag_91538_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91538_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod552_0.html#inst_tag_91539"  onclick="showContent('inst_tag_91539')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_scan_480_rx_clock</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91539_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod552_0.html#inst_tag_91539_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91539_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod552_0.html#inst_tag_91540"  onclick="showContent('inst_tag_91540')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_usb2_cdr_dig_top.c_scan_cdr_rstn_clkdiv</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91540_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod552_0.html#inst_tag_91540_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91540_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod552_0.html#inst_tag_91541"  onclick="showContent('inst_tag_91541')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_usb2_cdr_dig_top.c_rstgen_3p36G_clk_rstn.u_scan_mux</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91541_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod552_0.html#inst_tag_91541_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91541_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod552_0.html#inst_tag_91542"  onclick="showContent('inst_tag_91542')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_usb2_cdr_dig_top.c_usb2_cdr_core.c_scan_hsrx_rec_clk</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91542_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod552_0.html#inst_tag_91542_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91542_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod552_0.html#inst_tag_91543"  onclick="showContent('inst_tag_91543')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_usb2_cdr_dig_top.c_usb2_cdr_core.c_scan_cdr_clk480</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91543_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod552_0.html#inst_tag_91543_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91543_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod552_0.html#inst_tag_91544"  onclick="showContent('inst_tag_91544')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_pll_clk_divider.pll_clk_div.genblk2.u_reset_sync.u_scan_mux</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91544_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod552_0.html#inst_tag_91544_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91544_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod552_0.html#inst_tag_91546"  onclick="showContent('inst_tag_91546')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_aon.c_scan_otgc_vbusvalid_ana</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91546_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod552_0.html#inst_tag_91546_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91546_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod552_0.html#inst_tag_91547"  onclick="showContent('inst_tag_91547')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_aon.c_scan_otgc_sessvalid_ana</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91547_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod552_0.html#inst_tag_91547_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91547_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod552_0.html#inst_tag_91548"  onclick="showContent('inst_tag_91548')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_aon.c_scan_afe_rxdm_ana</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91548_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod552_0.html#inst_tag_91548_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91548_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod552_0.html#inst_tag_91549"  onclick="showContent('inst_tag_91549')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_aon.c_scan_afe_rxdp_ana</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91549_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod552_0.html#inst_tag_91549_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91549_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod552_0.html#inst_tag_91550"  onclick="showContent('inst_tag_91550')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_aon.c_scan_mux_databus</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91550_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod552_0.html#inst_tag_91550_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91550_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod552_0.html#inst_tag_91553"  onclick="showContent('inst_tag_91553')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_scan_mux.c_scan_hsrx_rec_clk</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91553_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod552_0.html#inst_tag_91553_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91553_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod552_0.html#inst_tag_91554"  onclick="showContent('inst_tag_91554')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_scan_mux.c_scan_en</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91554_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod552_0.html#inst_tag_91554_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91554_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod552_0.html#inst_tag_91555"  onclick="showContent('inst_tag_91555')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_scan_mux.c_scan_adp_sense</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91555_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod552_0.html#inst_tag_91555_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91555_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod552_0.html#inst_tag_91556"  onclick="showContent('inst_tag_91556')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_scan_mux.c_scan_adp_probe</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91556_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod552_0.html#inst_tag_91556_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91556_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod552_0.html#inst_tag_91557"  onclick="showContent('inst_tag_91557')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_scan_mux.c_scan_afe_lsfsrx_ana</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91557_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod552_0.html#inst_tag_91557_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91557_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod552_0.html#inst_tag_91558"  onclick="showContent('inst_tag_91558')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_scan_mux.c_scan_dp_vdat_ref_comp_sts</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91558_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod552_0.html#inst_tag_91558_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91558_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod552_0.html#inst_tag_91559"  onclick="showContent('inst_tag_91559')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_scan_mux.c_scan_dm_vdat_ref_comp_sts</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91559_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod552_0.html#inst_tag_91559_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91559_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod552_0.html#inst_tag_91560"  onclick="showContent('inst_tag_91560')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_scan_mux.c_scan_rid_float_a_comp_sts</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91560_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod552_0.html#inst_tag_91560_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91560_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod552_0.html#inst_tag_91561"  onclick="showContent('inst_tag_91561')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_scan_mux.c_scan_rid_b_c_comp_sts</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91561_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod552_0.html#inst_tag_91561_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91561_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod552_0.html#inst_tag_91562"  onclick="showContent('inst_tag_91562')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_scan_mux.c_scan_ded_ana</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91562_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod552_0.html#inst_tag_91562_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91562_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod552_0.html#inst_tag_91563"  onclick="showContent('inst_tag_91563')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_scan_mux.c_scan_calib_cmp_out</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91563_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod552_0.html#inst_tag_91563_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91563_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod552_0.html#inst_tag_91564"  onclick="showContent('inst_tag_91564')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_scan_mux.c_scan_ted_comp_out_up</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91564_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod552_0.html#inst_tag_91564_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91564_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod552_0.html#inst_tag_91565"  onclick="showContent('inst_tag_91565')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_scan_mux.c_scan_ted_comp_out_down</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91565_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod552_0.html#inst_tag_91565_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91565_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod552_0.html#inst_tag_91566"  onclick="showContent('inst_tag_91566')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_scan_mux.c_scan_pll_pd_int1</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91566_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod552_0.html#inst_tag_91566_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91566_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod552_0.html#inst_tag_91567"  onclick="showContent('inst_tag_91567')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_scan_mux.c_scan_pll_pd_int2</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91567_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod552_0.html#inst_tag_91567_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91567_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod552_0.html#inst_tag_91568"  onclick="showContent('inst_tag_91568')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_scan_mux.c_pll_startloop</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91568_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod552_0.html#inst_tag_91568_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91568_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod552_0.html#inst_tag_91569"  onclick="showContent('inst_tag_91569')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_tap_wrapper.C_scan_mux_tap_tck</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91569_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod552_0.html#inst_tag_91569_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91569_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod552_0.html#inst_tag_91570"  onclick="showContent('inst_tag_91570')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_tap_wrapper.C_scan_mux_tap_rst_n</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91570_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod552_0.html#inst_tag_91570_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91570_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod552_0.html#inst_tag_91571"  onclick="showContent('inst_tag_91571')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_tap_wrapper.u_tap_complex.u_reset_sync_clk_div2.u_scan_mux</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91571_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod552_0.html#inst_tag_91571_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91571_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod552_0.html#inst_tag_91572"  onclick="showContent('inst_tag_91572')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_tap_wrapper.u_async_apb_if_slv.u_scan_mux_apb_pclk</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91572_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod552_0.html#inst_tag_91572_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91572_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod552_0.html#inst_tag_91573"  onclick="showContent('inst_tag_91573')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_tap_wrapper.u_async_apb_if_slv.u_reset_sync_apb_preset.u_scan_mux</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91573_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod552_0.html#inst_tag_91573_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91573_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod552_0.html#inst_tag_91574"  onclick="showContent('inst_tag_91574')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_scan_debug_reset</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91574_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod552_0.html#inst_tag_91574_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91574_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod552_0.html#inst_tag_91575"  onclick="showContent('inst_tag_91575')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_scan_udc_bc_calib_rstn</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91575_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod552_0.html#inst_tag_91575_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91575_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod552_0.html#inst_tag_91576"  onclick="showContent('inst_tag_91576')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_scan_refclock</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91576_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod552_0.html#inst_tag_91576_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91576_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod552_0.html#inst_tag_91577"  onclick="showContent('inst_tag_91577')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_scan_byte_clock</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91577_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod552_0.html#inst_tag_91577_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91577_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod552_0.html#inst_tag_91578"  onclick="showContent('inst_tag_91578')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_scan_sieclock</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91578_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod552_0.html#inst_tag_91578_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91578_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod552_0.html#inst_tag_91579"  onclick="showContent('inst_tag_91579')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_scan_hssi_tx_clockout</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91579_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod552_0.html#inst_tag_91579_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91579_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod552_0.html#inst_tag_91580"  onclick="showContent('inst_tag_91580')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_scan_calib_1M_clock</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91580_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod552_0.html#inst_tag_91580_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91580_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod552_0.html#inst_tag_91581"  onclick="showContent('inst_tag_91581')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_scan_tx_clockin</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91581_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod552_0.html#inst_tag_91581_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91581_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod552_0.html#inst_tag_91582"  onclick="showContent('inst_tag_91582')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_scan_pll_rx_clk</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91582_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod552_0.html#inst_tag_91582_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91582_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod552_0.html#inst_tag_91583"  onclick="showContent('inst_tag_91583')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_scan_pclk</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91583_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod552_0.html#inst_tag_91583_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91583_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod552_0.html#inst_tag_91584"  onclick="showContent('inst_tag_91584')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_scan_ats_hsclock</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91584_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod552_0.html#inst_tag_91584_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91584_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod552_0.html#inst_tag_91585"  onclick="showContent('inst_tag_91585')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_scan_ats_hssiclock</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91585_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod552_0.html#inst_tag_91585_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91585_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod552_0.html#inst_tag_91586"  onclick="showContent('inst_tag_91586')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_scan_ats_sieclock</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91586_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod552_0.html#inst_tag_91586_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91586_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod552_0.html#inst_tag_91587"  onclick="showContent('inst_tag_91587')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_scan_ats_refclock</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91587_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod552_0.html#inst_tag_91587_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91587_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod552_0.html#inst_tag_91588"  onclick="showContent('inst_tag_91588')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_scan_ats_pll_highfreq_clk</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91588_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod552_0.html#inst_tag_91588_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91588_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod552_0.html#inst_tag_91589"  onclick="showContent('inst_tag_91589')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_scan_ats_pll_clk</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91589_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod552_0.html#inst_tag_91589_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91589_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod552_0.html#inst_tag_91590"  onclick="showContent('inst_tag_91590')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_scan_ats_pll_rx_clk1</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91590_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod552_0.html#inst_tag_91590_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91590_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod552_0.html#inst_tag_91591"  onclick="showContent('inst_tag_91591')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_scan_ats_pll_rx_clk2</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91591_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod552_0.html#inst_tag_91591_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91591_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod552_0.html#inst_tag_91592"  onclick="showContent('inst_tag_91592')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_udc_car_ats.c_fb_clock_div.genblk2.u_reset_sync.u_scan_mux</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91592_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod552_0.html#inst_tag_91592_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91592_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod552_0.html#inst_tag_91593"  onclick="showContent('inst_tag_91593')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_udc_car_ats.c_ip_clock_div.genblk2.u_reset_sync.u_scan_mux</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91593_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod552_0.html#inst_tag_91593_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91593_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod552_0.html#inst_tag_91594"  onclick="showContent('inst_tag_91594')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_udc_car_ats.c_scan_div_refclock</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91594_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod552_0.html#inst_tag_91594_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91594_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod552_0.html#inst_tag_91595"  onclick="showContent('inst_tag_91595')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_udc_car_ats.c_scan_fb_clk</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91595_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod552_0.html#inst_tag_91595_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91595_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod552_0.html#inst_tag_91597"  onclick="showContent('inst_tag_91597')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_udc_car_ats.c_ats_clkdiv_resetn.u_scan_mux</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91597_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod552_0.html#inst_tag_91597_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91597_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod552_0.html#inst_tag_91598"  onclick="showContent('inst_tag_91598')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_udc_car_ats.c_scan_ats_clkgate_resetn</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91598_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod552_0.html#inst_tag_91598_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91598_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod552_0.html#inst_tag_91599"  onclick="showContent('inst_tag_91599')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_udc_car_ats.c_ats_clkgate_resetn.u_scan_mux</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91599_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod552_0.html#inst_tag_91599_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91599_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod552_0.html#inst_tag_91600"  onclick="showContent('inst_tag_91600')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_refclock_1mclock_div.genblk2.u_reset_sync.u_scan_mux</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91600_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod552_0.html#inst_tag_91600_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91600_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod552_0.html#inst_tag_91601"  onclick="showContent('inst_tag_91601')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_scan_global_resetn</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91601_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod552_0.html#inst_tag_91601_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91601_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod552_0.html#inst_tag_91602"  onclick="showContent('inst_tag_91602')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_rstgen_sieclock_rstn.u_scan_mux</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91602_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod552_0.html#inst_tag_91602_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91602_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod552_0.html#inst_tag_91603"  onclick="showContent('inst_tag_91603')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_scan_apb_presetn_scan</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91603_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod552_0.html#inst_tag_91603_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91603_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod552_0.html#inst_tag_91604"  onclick="showContent('inst_tag_91604')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_rstgen_apb_presetn.u_scan_mux</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91604_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod552_0.html#inst_tag_91604_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91604_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod552_0.html#inst_tag_91606"  onclick="showContent('inst_tag_91606')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_rstgen_refclock_rstn.u_scan_mux</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91606_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod552_0.html#inst_tag_91606_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91606_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod552_0.html#inst_tag_91607"  onclick="showContent('inst_tag_91607')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_scan_clkdiv_resetn_scan</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91607_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod552_0.html#inst_tag_91607_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91607_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod552_0.html#inst_tag_91608"  onclick="showContent('inst_tag_91608')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_rstgen_clkdiv_rstn.u_scan_mux</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91608_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod552_0.html#inst_tag_91608_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91608_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod552_0.html#inst_tag_91610"  onclick="showContent('inst_tag_91610')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_rstgen_calib_clkdiv_rstn.u_scan_mux</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91610_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod552_0.html#inst_tag_91610_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91610_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod552_0.html#inst_tag_91611"  onclick="showContent('inst_tag_91611')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_scan_pll_ext_resetn_scan</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91611_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod552_0.html#inst_tag_91611_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91611_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod552_0.html#inst_tag_91612"  onclick="showContent('inst_tag_91612')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_rstgen_pll_ext_rstn.u_scan_mux</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91612_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod552_0.html#inst_tag_91612_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91612_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod552_0.html#inst_tag_91620"  onclick="showContent('inst_tag_91620')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_rstgen_offset_correction_rstn.u_scan_mux</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91620_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod552_0.html#inst_tag_91620_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91620_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod552_0.html#inst_tag_91621"  onclick="showContent('inst_tag_91621')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_rstgen_calib_rstn.u_scan_mux</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91621_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod552_0.html#inst_tag_91621_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91621_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod552_0.html#inst_tag_91622"  onclick="showContent('inst_tag_91622')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_pri_calib_rstn.u_scan_mux</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91622_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod552_0.html#inst_tag_91622_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91622_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod552_0.html#inst_tag_91623"  onclick="showContent('inst_tag_91623')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_rstgen_rescalib_rstn.u_scan_mux</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91623_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod552_0.html#inst_tag_91623_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91623_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod552_0.html#inst_tag_91624"  onclick="showContent('inst_tag_91624')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_rstgen_bc_calib_rstn.u_scan_mux</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91624_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod552_0.html#inst_tag_91624_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91624_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod552_0.html#inst_tag_91625"  onclick="showContent('inst_tag_91625')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_xcvr_sie_resetn.u_scan_mux</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91625_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod552_0.html#inst_tag_91625_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91625_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod552_1.html#inst_tag_91626"  onclick="showContent('inst_tag_91626')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_xcvr_aon_resetn.u_scan_mux</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_1.html#inst_tag_91626_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod552_1.html#inst_tag_91626_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_1.html#inst_tag_91626_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod552_1.html#inst_tag_91627"  onclick="showContent('inst_tag_91627')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_scan_udc_rstn_cdr_async</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_1.html#inst_tag_91627_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod552_1.html#inst_tag_91627_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_1.html#inst_tag_91627_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod552_1.html#inst_tag_91628"  onclick="showContent('inst_tag_91628')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_scan_rstn_cdr_async</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_1.html#inst_tag_91628_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod552_1.html#inst_tag_91628_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_1.html#inst_tag_91628_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod552_1.html#inst_tag_91629"  onclick="showContent('inst_tag_91629')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_scan_bist_resetn</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_1.html#inst_tag_91629_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod552_1.html#inst_tag_91629_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_1.html#inst_tag_91629_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod552_1.html#inst_tag_91630"  onclick="showContent('inst_tag_91630')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_rstn_bist_mode_en.u_scan_mux</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_1.html#inst_tag_91630_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod552_1.html#inst_tag_91630_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_1.html#inst_tag_91630_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod552_1.html#inst_tag_91631"  onclick="showContent('inst_tag_91631')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_scan_rstn_sieclock</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_1.html#inst_tag_91631_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod552_1.html#inst_tag_91631_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_1.html#inst_tag_91631_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod552_1.html#inst_tag_91632"  onclick="showContent('inst_tag_91632')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_scan_dft_rstn_cdr_async</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_1.html#inst_tag_91632_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod552_1.html#inst_tag_91632_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_1.html#inst_tag_91632_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod552_1.html#inst_tag_91633"  onclick="showContent('inst_tag_91633')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_scan_rstn_cdr</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_1.html#inst_tag_91633_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod552_1.html#inst_tag_91633_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_1.html#inst_tag_91633_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod552_1.html#inst_tag_91634"  onclick="showContent('inst_tag_91634')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_scan_dft_global_resetn</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_1.html#inst_tag_91634_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod552_1.html#inst_tag_91634_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_1.html#inst_tag_91634_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod552_1.html#inst_tag_91635"  onclick="showContent('inst_tag_91635')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_afephy_txfifo.c_scan_rst240</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_1.html#inst_tag_91635_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod552_1.html#inst_tag_91635_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_1.html#inst_tag_91635_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod552_1.html#inst_tag_91636"  onclick="showContent('inst_tag_91636')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_afephy_cdrrxwrap.c_scan_rstrx</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_1.html#inst_tag_91636_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod552_1.html#inst_tag_91636_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_1.html#inst_tag_91636_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod552_1.html#inst_tag_91637"  onclick="showContent('inst_tag_91637')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_pll_dig_top.c_scan_RST_FDBK_DIV</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_1.html#inst_tag_91637_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod552_1.html#inst_tag_91637_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_1.html#inst_tag_91637_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod552_1.html#inst_tag_91638"  onclick="showContent('inst_tag_91638')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_calib_dig_top.c_scan_calib_clk</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_1.html#inst_tag_91638_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod552_1.html#inst_tag_91638_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_1.html#inst_tag_91638_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod552_1.html#inst_tag_91639"  onclick="showContent('inst_tag_91639')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_calib_dig_top.c_dft_in_tp1.dft_tp_scan1_no_synth.dft_tp_scan1_no_synth_width_1.u_scan_mux</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_1.html#inst_tag_91639_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod552_1.html#inst_tag_91639_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_1.html#inst_tag_91639_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod552_0.html#inst_tag_91545"  onclick="showContent('inst_tag_91545')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_aon.c_scan_otgc_id_ana</a></td>
<td class="s4 cl rt"> 41.67</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91545_Cond" > 50.00</a></td>
<td class="s2 cl rt"><a href="mod552_0.html#inst_tag_91545_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91545_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod552_0.html#inst_tag_91551"  onclick="showContent('inst_tag_91551')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_aon.c_scan_bg_powergood_ats</a></td>
<td class="s4 cl rt"> 41.67</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91551_Cond" > 50.00</a></td>
<td class="s2 cl rt"><a href="mod552_0.html#inst_tag_91551_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91551_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod552_0.html#inst_tag_91552"  onclick="showContent('inst_tag_91552')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_aon.c_scan_bg_powergood</a></td>
<td class="s4 cl rt"> 41.67</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91552_Cond" > 50.00</a></td>
<td class="s2 cl rt"><a href="mod552_0.html#inst_tag_91552_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91552_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod552_0.html#inst_tag_91596"  onclick="showContent('inst_tag_91596')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_udc_car_ats.c_scan_ats_clkdiv_resetn</a></td>
<td class="s4 cl rt"> 41.67</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91596_Cond" > 50.00</a></td>
<td class="s2 cl rt"><a href="mod552_0.html#inst_tag_91596_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91596_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod552_0.html#inst_tag_91605"  onclick="showContent('inst_tag_91605')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_scan_refclock_resetn_scan</a></td>
<td class="s4 cl rt"> 41.67</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91605_Cond" > 50.00</a></td>
<td class="s2 cl rt"><a href="mod552_0.html#inst_tag_91605_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91605_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod552_0.html#inst_tag_91609"  onclick="showContent('inst_tag_91609')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_scan_calib_clkdiv_resetn_scan</a></td>
<td class="s4 cl rt"> 41.67</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91609_Cond" > 50.00</a></td>
<td class="s2 cl rt"><a href="mod552_0.html#inst_tag_91609_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91609_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod552_0.html#inst_tag_91613"  onclick="showContent('inst_tag_91613')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_scan_calib_resetn_scan</a></td>
<td class="s4 cl rt"> 41.67</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91613_Cond" > 50.00</a></td>
<td class="s2 cl rt"><a href="mod552_0.html#inst_tag_91613_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91613_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod552_0.html#inst_tag_91614"  onclick="showContent('inst_tag_91614')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_scan_pri_calib_resetn_scan</a></td>
<td class="s4 cl rt"> 41.67</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91614_Cond" > 50.00</a></td>
<td class="s2 cl rt"><a href="mod552_0.html#inst_tag_91614_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91614_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod552_0.html#inst_tag_91615"  onclick="showContent('inst_tag_91615')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_scan_rescalib_resetn_scan</a></td>
<td class="s4 cl rt"> 41.67</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91615_Cond" > 50.00</a></td>
<td class="s2 cl rt"><a href="mod552_0.html#inst_tag_91615_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91615_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod552_0.html#inst_tag_91616"  onclick="showContent('inst_tag_91616')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_scan_bc_calib_resetn_scan</a></td>
<td class="s4 cl rt"> 41.67</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91616_Cond" > 50.00</a></td>
<td class="s2 cl rt"><a href="mod552_0.html#inst_tag_91616_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91616_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod552_0.html#inst_tag_91617"  onclick="showContent('inst_tag_91617')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_scan_xcvr_sie_resetn_scan</a></td>
<td class="s4 cl rt"> 41.67</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91617_Cond" > 50.00</a></td>
<td class="s2 cl rt"><a href="mod552_0.html#inst_tag_91617_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91617_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod552_0.html#inst_tag_91618"  onclick="showContent('inst_tag_91618')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_scan_xcvr_aon_resetn_scan</a></td>
<td class="s4 cl rt"> 41.67</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91618_Cond" > 50.00</a></td>
<td class="s2 cl rt"><a href="mod552_0.html#inst_tag_91618_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91618_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod552_0.html#inst_tag_91619"  onclick="showContent('inst_tag_91619')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_scan_off_corr_resetn_scan</a></td>
<td class="s4 cl rt"> 41.67</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91619_Cond" > 50.00</a></td>
<td class="s2 cl rt"><a href="mod552_0.html#inst_tag_91619_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod552_0.html#inst_tag_91619_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_scan_mux_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r'>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod552.html" >scan_mux_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       339
 EXPRESSION (scan_mode_en_in ? scan_signal_in : fcn_signal_in)
             -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod552.html" >scan_mux_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">8</td>
<td class="rt">2</td>
<td class="rt">25.00 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">8</td>
<td class="rt">2</td>
<td class="rt">25.00 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>scan_mode_en_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>scan_signal_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>fcn_signal_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>fcn_signal_out</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod552.html" >scan_mux_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">339</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
339           assign fcn_signal_out = scan_mode_en_in ?  
                                                      <font color = "red">-1-</font>  
                                                      <font color = "red">==></font>  
                                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
