# Compile of Sequencial_Multiplier_TB.v was successful.
# Compile of Arithmeric_shift_rigth.v was successful.
# Compile of Mux2.v was successful.
# Compile of Register.v was successful.
# Compile of Sequencial_Multiplier.v was successful.
# Compile of Accumulator_TB.v was successful.
# Compile of Accumulator.v was successful.
# Compile of Counter_Param.v was successful.
# Compile of FSM.v was successful.
# 9 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.Sequencial_Multiplier_TB
# vsim -voptargs="+acc" work.Sequencial_Multiplier_TB 
# Start time: 16:51:59 on May 07,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "FSM(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.Sequencial_Multiplier_TB(fast)
# Loading work.Sequencial_Multiplier(fast)
# Loading work.Register(fast)
# Loading work.Counter_Param(fast)
# Loading work.Mux2(fast)
# Loading work.Mux2(fast__1)
# Loading work.FSM(fast)
# Loading work.Arithmeric_shift_rigth(fast)
# Loading work.Accumulator(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (11) does not match connection size (10) for port 'DO_acc'. The port definition is at: C:/Users/USER/OneDrive/MasterDegreeElectronicDesign/January_May_2024/Digital_Design/projects_quartus/P2/Sources/Sequencial_Multiplier.v(24).
#    Time: 0 ps  Iteration: 0  Instance: /Sequencial_Multiplier_TB/UUT File: C:/Users/USER/OneDrive/MasterDegreeElectronicDesign/January_May_2024/Digital_Design/projects_quartus/P2/Questa_Intel/Sequencial_Multiplier_TB.v Line: 26
quit -sim
# End time: 16:55:36 on May 07,2024, Elapsed time: 0:03:37
# Errors: 0, Warnings: 4
# Compile of Sequencial_Multiplier_TB.v was successful.
# Compile of Arithmeric_shift_rigth.v was successful.
# Compile of Mux2.v was successful.
# Compile of Register.v was successful.
# Compile of Sequencial_Multiplier.v was successful.
# Compile of Accumulator_TB.v was successful.
# Compile of Accumulator.v was successful.
# Compile of Counter_Param.v was successful.
# Compile of FSM.v was successful.
# 9 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.Sequencial_Multiplier_TB
# vsim -voptargs="+acc" work.Sequencial_Multiplier_TB 
# Start time: 16:55:46 on May 07,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.Sequencial_Multiplier_TB(fast)
# Loading work.Sequencial_Multiplier(fast)
# Loading work.Register(fast)
# Loading work.Counter_Param(fast)
# Loading work.Mux2(fast)
# Loading work.Mux2(fast__1)
# Loading work.FSM(fast)
# Loading work.Arithmeric_shift_rigth(fast)
# Loading work.Accumulator(fast)
add wave -position insertpoint  \
sim:/Sequencial_Multiplier_TB/clk_s \
sim:/Sequencial_Multiplier_TB/con_w \
sim:/Sequencial_Multiplier_TB/data_s \
sim:/Sequencial_Multiplier_TB/DO_acc_w \
sim:/Sequencial_Multiplier_TB/en_acc_w \
sim:/Sequencial_Multiplier_TB/en_ashr_w \
sim:/Sequencial_Multiplier_TB/en_count_w \
sim:/Sequencial_Multiplier_TB/en_mux_w \
sim:/Sequencial_Multiplier_TB/enable_s \
sim:/Sequencial_Multiplier_TB/out_w \
sim:/Sequencial_Multiplier_TB/ready_w \
sim:/Sequencial_Multiplier_TB/rst_count_w \
sim:/Sequencial_Multiplier_TB/rst_s
# Can't move the Now cursor.
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 17:04:21 on May 07,2024, Elapsed time: 0:08:35
# Errors: 0, Warnings: 3
# Compile of Sequencial_Multiplier_TB.v was successful.
# Compile of Arithmeric_shift_rigth.v was successful.
# Compile of Mux2.v was successful.
# Compile of Register.v was successful.
# Compile of Sequencial_Multiplier.v was successful.
# Compile of Accumulator_TB.v was successful.
# Compile of Accumulator.v was successful.
# Compile of Counter_Param.v was successful.
# Compile of FSM.v was successful.
# 9 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.Sequencial_Multiplier_TB
# vsim -voptargs="+acc" work.Sequencial_Multiplier_TB 
# Start time: 17:05:27 on May 07,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.Sequencial_Multiplier_TB(fast)
# Loading work.Sequencial_Multiplier(fast)
# Loading work.Register(fast)
# Loading work.Counter_Param(fast)
# Loading work.Mux2(fast)
# Loading work.Mux2(fast__1)
# Loading work.FSM(fast)
# Loading work.Arithmeric_shift_rigth(fast)
# Loading work.Accumulator(fast)
add wave -position insertpoint  \
sim:/Sequencial_Multiplier_TB/clk_s \
sim:/Sequencial_Multiplier_TB/con_w \
sim:/Sequencial_Multiplier_TB/data_s \
sim:/Sequencial_Multiplier_TB/DO_acc_w \
sim:/Sequencial_Multiplier_TB/en_acc_w \
sim:/Sequencial_Multiplier_TB/en_ashr_w \
sim:/Sequencial_Multiplier_TB/en_count_w \
sim:/Sequencial_Multiplier_TB/en_mux_w \
sim:/Sequencial_Multiplier_TB/enable_s \
sim:/Sequencial_Multiplier_TB/out_w \
sim:/Sequencial_Multiplier_TB/ready_w \
sim:/Sequencial_Multiplier_TB/rst_count_w \
sim:/Sequencial_Multiplier_TB/rst_s
run
run
run
run
run
run
run
run
quit -sim
# End time: 17:08:53 on May 07,2024, Elapsed time: 0:03:26
# Errors: 0, Warnings: 3
# Compile of Sequencial_Multiplier_TB.v was successful.
# Compile of Arithmeric_shift_rigth.v was successful.
# Compile of Mux2.v was successful.
# Compile of Register.v was successful.
# Compile of Sequencial_Multiplier.v was successful.
# Compile of Accumulator_TB.v was successful.
# Compile of Accumulator.v was successful.
# Compile of Counter_Param.v was successful.
# Compile of FSM.v was successful.
# 9 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.Sequencial_Multiplier_TB
# vsim -voptargs="+acc" work.Sequencial_Multiplier_TB 
# Start time: 17:09:03 on May 07,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "FSM(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.Sequencial_Multiplier_TB(fast)
# Loading work.Sequencial_Multiplier(fast)
# Loading work.Register(fast)
# Loading work.Counter_Param(fast)
# Loading work.Mux2(fast)
# Loading work.Mux2(fast__1)
# Loading work.FSM(fast)
# Loading work.Arithmeric_shift_rigth(fast)
# Loading work.Accumulator(fast)
add wave -position insertpoint  \
sim:/Sequencial_Multiplier_TB/clk_s \
sim:/Sequencial_Multiplier_TB/con_w \
sim:/Sequencial_Multiplier_TB/data_s \
sim:/Sequencial_Multiplier_TB/DO_acc_w \
sim:/Sequencial_Multiplier_TB/en_acc_w \
sim:/Sequencial_Multiplier_TB/en_ashr_w \
sim:/Sequencial_Multiplier_TB/en_count_w \
sim:/Sequencial_Multiplier_TB/en_mux_w \
sim:/Sequencial_Multiplier_TB/enable_s \
sim:/Sequencial_Multiplier_TB/out_w \
sim:/Sequencial_Multiplier_TB/ready_w \
sim:/Sequencial_Multiplier_TB/rst_count_w \
sim:/Sequencial_Multiplier_TB/rst_s
run
run
run
run
run
quit -sim
# End time: 17:21:14 on May 07,2024, Elapsed time: 0:12:11
# Errors: 0, Warnings: 3
vsim -voptargs=+acc work.Sequencial_Multiplier_TB
# vsim -voptargs="+acc" work.Sequencial_Multiplier_TB 
# Start time: 17:21:17 on May 07,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.Sequencial_Multiplier_TB(fast)
# Loading work.Sequencial_Multiplier(fast)
# Loading work.Register(fast)
# Loading work.Counter_Param(fast)
# Loading work.Mux2(fast)
# Loading work.Mux2(fast__1)
# Loading work.FSM(fast)
# Loading work.Arithmeric_shift_rigth(fast)
# Loading work.Accumulator(fast)
add wave -position insertpoint  \
sim:/Sequencial_Multiplier_TB/clk_s \
sim:/Sequencial_Multiplier_TB/con_w \
sim:/Sequencial_Multiplier_TB/data_s \
sim:/Sequencial_Multiplier_TB/DO_acc_w \
sim:/Sequencial_Multiplier_TB/en_acc_w \
sim:/Sequencial_Multiplier_TB/en_ashr_w \
sim:/Sequencial_Multiplier_TB/en_count_w \
sim:/Sequencial_Multiplier_TB/en_mux_w \
sim:/Sequencial_Multiplier_TB/enable_s \
sim:/Sequencial_Multiplier_TB/out_w \
sim:/Sequencial_Multiplier_TB/ready_w \
sim:/Sequencial_Multiplier_TB/rst_count_w \
sim:/Sequencial_Multiplier_TB/rst_s
run
run
run
run
run
run
quit -sim
# End time: 17:27:31 on May 07,2024, Elapsed time: 0:06:14
# Errors: 0, Warnings: 1
# Compile of Sequencial_Multiplier_TB.v was successful.
# Compile of Arithmeric_shift_rigth.v was successful.
# Compile of Mux2.v was successful.
# Compile of Register.v was successful.
# Compile of Sequencial_Multiplier.v was successful.
# Compile of Accumulator_TB.v was successful.
# Compile of Accumulator.v was successful.
# Compile of Counter_Param.v was successful.
# Compile of FSM.v was successful.
# 9 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.Sequencial_Multiplier_TB
# vsim -voptargs="+acc" work.Sequencial_Multiplier_TB 
# Start time: 17:27:49 on May 07,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.Sequencial_Multiplier_TB(fast)
# Loading work.Sequencial_Multiplier(fast)
# Loading work.Register(fast)
# Loading work.Counter_Param(fast)
# Loading work.Mux2(fast)
# Loading work.Mux2(fast__1)
# Loading work.FSM(fast)
# Loading work.Arithmeric_shift_rigth(fast)
# Loading work.Accumulator(fast)
add wave -position insertpoint  \
sim:/Sequencial_Multiplier_TB/clk_s \
sim:/Sequencial_Multiplier_TB/con_w \
sim:/Sequencial_Multiplier_TB/data_s \
sim:/Sequencial_Multiplier_TB/DO_acc_w \
sim:/Sequencial_Multiplier_TB/en_acc_w \
sim:/Sequencial_Multiplier_TB/en_ashr_w \
sim:/Sequencial_Multiplier_TB/en_count_w \
sim:/Sequencial_Multiplier_TB/en_mux_w \
sim:/Sequencial_Multiplier_TB/enable_s \
sim:/Sequencial_Multiplier_TB/out_w \
sim:/Sequencial_Multiplier_TB/ready_w \
sim:/Sequencial_Multiplier_TB/rst_count_w \
sim:/Sequencial_Multiplier_TB/rst_s
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 17:29:42 on May 07,2024, Elapsed time: 0:01:53
# Errors: 0, Warnings: 3
# Compile of Sequencial_Multiplier_TB.v was successful.
# Compile of Arithmeric_shift_rigth.v was successful.
# Compile of Mux2.v was successful.
# Compile of Register.v was successful.
# Compile of Sequencial_Multiplier.v was successful.
# Compile of Accumulator_TB.v was successful.
# Compile of Accumulator.v was successful.
# Compile of Counter_Param.v was successful.
# Compile of FSM.v was successful.
# 9 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.Sequencial_Multiplier_TB
# vsim -voptargs="+acc" work.Sequencial_Multiplier_TB 
# Start time: 17:30:35 on May 07,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.Sequencial_Multiplier_TB(fast)
# Loading work.Sequencial_Multiplier(fast)
# Loading work.Register(fast)
# Loading work.Counter_Param(fast)
# Loading work.Mux2(fast)
# Loading work.Mux2(fast__1)
# Loading work.FSM(fast)
# Loading work.Arithmeric_shift_rigth(fast)
# Loading work.Accumulator(fast)
add wave -position insertpoint  \
sim:/Sequencial_Multiplier_TB/clk_s \
sim:/Sequencial_Multiplier_TB/con_w \
sim:/Sequencial_Multiplier_TB/data_s \
sim:/Sequencial_Multiplier_TB/DO_acc_w \
sim:/Sequencial_Multiplier_TB/en_acc_w \
sim:/Sequencial_Multiplier_TB/en_ashr_w \
sim:/Sequencial_Multiplier_TB/en_count_w \
sim:/Sequencial_Multiplier_TB/en_mux_w \
sim:/Sequencial_Multiplier_TB/enable_s \
sim:/Sequencial_Multiplier_TB/out_w \
sim:/Sequencial_Multiplier_TB/ready_w \
sim:/Sequencial_Multiplier_TB/rst_count_w \
sim:/Sequencial_Multiplier_TB/rst_s
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 17:51:08 on May 07,2024, Elapsed time: 0:20:33
# Errors: 0, Warnings: 3
# Compile of Sequencial_Multiplier_TB.v was successful.
# Compile of Arithmeric_shift_rigth.v was successful.
# Compile of Mux2.v was successful.
# Compile of Register.v was successful.
# Compile of Sequencial_Multiplier.v was successful.
# Compile of Accumulator_TB.v was successful.
# Compile of Accumulator.v was successful.
# Compile of Counter_Param.v was successful.
# Compile of FSM.v was successful.
# 9 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.Sequencial_Multiplier_TB
# vsim -voptargs="+acc" work.Sequencial_Multiplier_TB 
# Start time: 17:51:17 on May 07,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "FSM(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.Sequencial_Multiplier_TB(fast)
# Loading work.Sequencial_Multiplier(fast)
# Loading work.Register(fast)
# Loading work.Counter_Param(fast)
# Loading work.Mux2(fast)
# Loading work.Mux2(fast__1)
# Loading work.FSM(fast)
# Loading work.Arithmeric_shift_rigth(fast)
# Loading work.Accumulator(fast)
add wave -position insertpoint  \
sim:/Sequencial_Multiplier_TB/clk_s \
sim:/Sequencial_Multiplier_TB/con_w \
sim:/Sequencial_Multiplier_TB/data_s \
sim:/Sequencial_Multiplier_TB/DO_acc_w \
sim:/Sequencial_Multiplier_TB/en_acc_w \
sim:/Sequencial_Multiplier_TB/en_ashr_w \
sim:/Sequencial_Multiplier_TB/en_count_w \
sim:/Sequencial_Multiplier_TB/en_mux_w \
sim:/Sequencial_Multiplier_TB/enable_s \
sim:/Sequencial_Multiplier_TB/out_w \
sim:/Sequencial_Multiplier_TB/ready_w \
sim:/Sequencial_Multiplier_TB/rst_count_w \
sim:/Sequencial_Multiplier_TB/rst_s
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 18:04:10 on May 07,2024, Elapsed time: 0:12:53
# Errors: 0, Warnings: 3
# Compile of Sequencial_Multiplier_TB.v was successful.
# Compile of Arithmeric_shift_rigth.v was successful.
# Compile of Mux2.v was successful.
# Compile of Register.v was successful.
# Compile of Sequencial_Multiplier.v was successful.
# Compile of Accumulator_TB.v was successful.
# Compile of Accumulator.v was successful.
# Compile of Counter_Param.v was successful.
# Compile of FSM.v was successful.
# 9 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.Sequencial_Multiplier_TB
# vsim -voptargs="+acc" work.Sequencial_Multiplier_TB 
# Start time: 18:04:22 on May 07,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.Sequencial_Multiplier_TB(fast)
# Loading work.Sequencial_Multiplier(fast)
# Loading work.Register(fast)
# Loading work.Counter_Param(fast)
# Loading work.Mux2(fast)
# Loading work.Mux2(fast__1)
# Loading work.FSM(fast)
# Loading work.Arithmeric_shift_rigth(fast)
# Loading work.Accumulator(fast)
add wave -position insertpoint  \
sim:/Sequencial_Multiplier_TB/clk_s \
sim:/Sequencial_Multiplier_TB/con_w \
sim:/Sequencial_Multiplier_TB/data_s \
sim:/Sequencial_Multiplier_TB/DO_acc_w \
sim:/Sequencial_Multiplier_TB/en_acc_w \
sim:/Sequencial_Multiplier_TB/en_ashr_w \
sim:/Sequencial_Multiplier_TB/en_count_w \
sim:/Sequencial_Multiplier_TB/en_mux_w \
sim:/Sequencial_Multiplier_TB/enable_s \
sim:/Sequencial_Multiplier_TB/out_w \
sim:/Sequencial_Multiplier_TB/ready_w \
sim:/Sequencial_Multiplier_TB/rst_count_w \
sim:/Sequencial_Multiplier_TB/rst_s
run
run
run
quit -sim
# End time: 18:07:00 on May 07,2024, Elapsed time: 0:02:38
# Errors: 0, Warnings: 3
# Compile of Sequencial_Multiplier_TB.v was successful.
# Compile of Arithmeric_shift_rigth.v was successful.
# Compile of Mux2.v was successful.
# Compile of Register.v was successful.
# Compile of Sequencial_Multiplier.v was successful.
# Compile of Accumulator_TB.v was successful.
# Compile of Accumulator.v was successful.
# Compile of Counter_Param.v was successful.
# Compile of FSM.v was successful.
# 9 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.Sequencial_Multiplier_TB
# vsim -voptargs="+acc" work.Sequencial_Multiplier_TB 
# Start time: 18:07:27 on May 07,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.Sequencial_Multiplier_TB(fast)
# Loading work.Sequencial_Multiplier(fast)
# Loading work.Register(fast)
# Loading work.Counter_Param(fast)
# Loading work.Mux2(fast)
# Loading work.Mux2(fast__1)
# Loading work.FSM(fast)
# Loading work.Arithmeric_shift_rigth(fast)
# Loading work.Accumulator(fast)
add wave -position insertpoint  \
sim:/Sequencial_Multiplier_TB/clk_s \
sim:/Sequencial_Multiplier_TB/con_w \
sim:/Sequencial_Multiplier_TB/data_s \
sim:/Sequencial_Multiplier_TB/DO_acc_w \
sim:/Sequencial_Multiplier_TB/en_acc_w \
sim:/Sequencial_Multiplier_TB/en_ashr_w \
sim:/Sequencial_Multiplier_TB/en_count_w \
sim:/Sequencial_Multiplier_TB/en_mux_w \
sim:/Sequencial_Multiplier_TB/enable_s \
sim:/Sequencial_Multiplier_TB/out_w \
sim:/Sequencial_Multiplier_TB/ready_w \
sim:/Sequencial_Multiplier_TB/rst_count_w \
sim:/Sequencial_Multiplier_TB/rst_s
run
run
run
run
run
quit -sim
# End time: 18:15:17 on May 07,2024, Elapsed time: 0:07:50
# Errors: 0, Warnings: 3
# Compile of Sequencial_Multiplier_TB.v was successful.
# Compile of Arithmeric_shift_rigth.v was successful.
# Compile of Mux2.v was successful.
# Compile of Register.v was successful.
# Compile of Sequencial_Multiplier.v was successful.
# Compile of Accumulator_TB.v was successful.
# Compile of Accumulator.v was successful.
# Compile of Counter_Param.v was successful.
# Compile of FSM.v was successful.
# 9 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.Sequencial_Multiplier_TB
# vsim -voptargs="+acc" work.Sequencial_Multiplier_TB 
# Start time: 18:15:27 on May 07,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# do_write(): BLOCKFILE ERROR (write): unexpected error (errno = 22)
# do_write(): BLOCKFILE ERROR (write): unexpected error (errno = 22)
# do_write(): BLOCKFILE ERROR (write): unexpected error (errno = 22)
# do_write(): BLOCKFILE ERROR (write): unexpected error (errno = 22)
# do_write(): BLOCKFILE ERROR (write): unexpected error (errno = 22)
# ** Error: (vopt-10) Problem closing asm file "C:/Users/USER/OneDrive/MasterDegreeElectronicDesign/January_May_2024/Digital_Design/projects_quartus/P2/Questa_Intel/work/@_opt/voptntje2b".
# Invalid argument. (errno = EINVAL)
# C:/Users/USER/OneDrive/MasterDegreeElectronicDesign/January_May_2024/Digital_Design/projects_quartus/P2/Sources/Sequencial_Multiplier.v(151): Vopt Compiler exiting
# ** Error: (vopt-2064) Compiler back-end code generation process terminated with code 7.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=2, Warnings=1.
# Error loading design
# End time: 18:15:29 on May 07,2024, Elapsed time: 0:00:02
# Errors: 2, Warnings: 3
vsim -voptargs=+acc work.Sequencial_Multiplier_TB
# vsim -voptargs="+acc" work.Sequencial_Multiplier_TB 
# Start time: 18:15:31 on May 07,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "FSM(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.Sequencial_Multiplier_TB(fast)
# Loading work.Sequencial_Multiplier(fast)
# Loading work.Register(fast)
# Loading work.Counter_Param(fast)
# Loading work.Mux2(fast)
# Loading work.Mux2(fast__1)
# Loading work.FSM(fast)
# Loading work.Arithmeric_shift_rigth(fast)
# Loading work.Accumulator(fast)
add wave -position insertpoint  \
sim:/Sequencial_Multiplier_TB/clk_s \
sim:/Sequencial_Multiplier_TB/con_w \
sim:/Sequencial_Multiplier_TB/data_s \
sim:/Sequencial_Multiplier_TB/DO_acc_w \
sim:/Sequencial_Multiplier_TB/en_acc_w \
sim:/Sequencial_Multiplier_TB/en_ashr_w \
sim:/Sequencial_Multiplier_TB/en_count_w \
sim:/Sequencial_Multiplier_TB/en_mux_w \
sim:/Sequencial_Multiplier_TB/enable_s \
sim:/Sequencial_Multiplier_TB/out_w \
sim:/Sequencial_Multiplier_TB/ready_w \
sim:/Sequencial_Multiplier_TB/rst_count_w \
sim:/Sequencial_Multiplier_TB/rst_s
run
run
run
run
run
run
run
quit -sim
# End time: 18:22:23 on May 07,2024, Elapsed time: 0:06:52
# Errors: 0, Warnings: 2
# Compile of Sequencial_Multiplier_TB.v was successful.
# Compile of Arithmeric_shift_rigth.v was successful.
# Compile of Mux2.v was successful.
# Compile of Register.v was successful.
# Compile of Sequencial_Multiplier.v was successful.
# Compile of Accumulator_TB.v was successful.
# Compile of Accumulator.v was successful.
# Compile of Counter_Param.v was successful.
# Compile of FSM.v was successful.
# 9 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.Sequencial_Multiplier_TB
# vsim -voptargs="+acc" work.Sequencial_Multiplier_TB 
# Start time: 18:22:31 on May 07,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.Sequencial_Multiplier_TB(fast)
# Loading work.Sequencial_Multiplier(fast)
# Loading work.Register(fast)
# Loading work.Counter_Param(fast)
# Loading work.Mux2(fast)
# Loading work.Mux2(fast__1)
# Loading work.FSM(fast)
# Loading work.Arithmeric_shift_rigth(fast)
# Loading work.Accumulator(fast)
add wave -position insertpoint  \
sim:/Sequencial_Multiplier_TB/clk_s \
sim:/Sequencial_Multiplier_TB/con_w \
sim:/Sequencial_Multiplier_TB/data_s \
sim:/Sequencial_Multiplier_TB/DO_acc_w \
sim:/Sequencial_Multiplier_TB/en_acc_w \
sim:/Sequencial_Multiplier_TB/en_ashr_w \
sim:/Sequencial_Multiplier_TB/en_count_w \
sim:/Sequencial_Multiplier_TB/en_mux_w \
sim:/Sequencial_Multiplier_TB/enable_s \
sim:/Sequencial_Multiplier_TB/out_w \
sim:/Sequencial_Multiplier_TB/ready_w \
sim:/Sequencial_Multiplier_TB/rst_count_w \
sim:/Sequencial_Multiplier_TB/rst_s
# Can't move the Now cursor.
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 18:24:11 on May 07,2024, Elapsed time: 0:01:40
# Errors: 0, Warnings: 3
# Compile of Sequencial_Multiplier_TB.v was successful.
# Compile of Arithmeric_shift_rigth.v was successful.
# Compile of Mux2.v was successful.
# Compile of Register.v was successful.
# Compile of Sequencial_Multiplier.v was successful.
# Compile of Accumulator_TB.v was successful.
# Compile of Accumulator.v was successful.
# Compile of Counter_Param.v was successful.
# Compile of FSM.v was successful.
# 9 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.Sequencial_Multiplier_TB
# vsim -voptargs="+acc" work.Sequencial_Multiplier_TB 
# Start time: 18:24:19 on May 07,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Error: C:/Users/USER/OneDrive/MasterDegreeElectronicDesign/January_May_2024/Digital_Design/projects_quartus/P2/Sources/Accumulator.v(53): Register is illegal in left-hand side of continuous assignment
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=1.
# Error loading design
# End time: 18:24:20 on May 07,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 3
vsim -voptargs=+acc work.Sequencial_Multiplier_TB
# vsim -voptargs="+acc" work.Sequencial_Multiplier_TB 
# Start time: 18:24:24 on May 07,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Error: C:/Users/USER/OneDrive/MasterDegreeElectronicDesign/January_May_2024/Digital_Design/projects_quartus/P2/Sources/Accumulator.v(53): Register is illegal in left-hand side of continuous assignment
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=1.
# Error loading design
# End time: 18:24:25 on May 07,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 2
# Compile of Sequencial_Multiplier_TB.v was successful.
# Compile of Arithmeric_shift_rigth.v was successful.
# Compile of Mux2.v was successful.
# Compile of Register.v was successful.
# Compile of Sequencial_Multiplier.v was successful.
# Compile of Accumulator_TB.v was successful.
# Compile of Accumulator.v was successful.
# Compile of Counter_Param.v was successful.
# Compile of FSM.v was successful.
# 9 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.Sequencial_Multiplier_TB
# vsim -voptargs="+acc" work.Sequencial_Multiplier_TB 
# Start time: 18:24:54 on May 07,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "FSM(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.Sequencial_Multiplier_TB(fast)
# Loading work.Sequencial_Multiplier(fast)
# Loading work.Register(fast)
# Loading work.Counter_Param(fast)
# Loading work.Mux2(fast)
# Loading work.Mux2(fast__1)
# Loading work.FSM(fast)
# Loading work.Arithmeric_shift_rigth(fast)
# Loading work.Accumulator(fast)
add wave -position insertpoint  \
sim:/Sequencial_Multiplier_TB/clk_s \
sim:/Sequencial_Multiplier_TB/con_w \
sim:/Sequencial_Multiplier_TB/data_s \
sim:/Sequencial_Multiplier_TB/DO_acc_w \
sim:/Sequencial_Multiplier_TB/en_acc_w \
sim:/Sequencial_Multiplier_TB/en_ashr_w \
sim:/Sequencial_Multiplier_TB/en_count_w \
sim:/Sequencial_Multiplier_TB/en_mux_w \
sim:/Sequencial_Multiplier_TB/enable_s \
sim:/Sequencial_Multiplier_TB/out_w \
sim:/Sequencial_Multiplier_TB/ready_w \
sim:/Sequencial_Multiplier_TB/rst_count_w \
sim:/Sequencial_Multiplier_TB/rst_s
run
run
run
run
run
run
quit -sim
# End time: 18:28:23 on May 07,2024, Elapsed time: 0:03:29
# Errors: 0, Warnings: 3
# Compile of Sequencial_Multiplier_TB.v was successful.
# Compile of Arithmeric_shift_rigth.v was successful.
# Compile of Mux2.v was successful.
# Compile of Register.v was successful.
# Compile of Sequencial_Multiplier.v was successful.
# Compile of Accumulator_TB.v was successful.
# Compile of Accumulator.v was successful.
# Compile of Counter_Param.v was successful.
# Compile of FSM.v was successful.
# 9 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.Sequencial_Multiplier_TB
# vsim -voptargs="+acc" work.Sequencial_Multiplier_TB 
# Start time: 18:28:32 on May 07,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.Sequencial_Multiplier_TB(fast)
# Loading work.Sequencial_Multiplier(fast)
# Loading work.Register(fast)
# Loading work.Counter_Param(fast)
# Loading work.Mux2(fast)
# Loading work.Mux2(fast__1)
# Loading work.FSM(fast)
# Loading work.Arithmeric_shift_rigth(fast)
# Loading work.Accumulator(fast)
add wave -position insertpoint  \
sim:/Sequencial_Multiplier_TB/clk_s \
sim:/Sequencial_Multiplier_TB/con_w \
sim:/Sequencial_Multiplier_TB/data_s \
sim:/Sequencial_Multiplier_TB/DO_acc_w \
sim:/Sequencial_Multiplier_TB/en_acc_w \
sim:/Sequencial_Multiplier_TB/en_ashr_w \
sim:/Sequencial_Multiplier_TB/en_count_w \
sim:/Sequencial_Multiplier_TB/en_mux_w \
sim:/Sequencial_Multiplier_TB/enable_s \
sim:/Sequencial_Multiplier_TB/out_w \
sim:/Sequencial_Multiplier_TB/ready_w \
sim:/Sequencial_Multiplier_TB/rst_count_w \
sim:/Sequencial_Multiplier_TB/rst_s
run
run
run
run
quit -sim
# End time: 18:33:10 on May 07,2024, Elapsed time: 0:04:38
# Errors: 0, Warnings: 3
# Compile of Sequencial_Multiplier_TB.v was successful.
# Compile of Arithmeric_shift_rigth.v was successful.
# Compile of Mux2.v was successful.
# Compile of Register.v was successful.
# Compile of Sequencial_Multiplier.v was successful.
# Compile of Accumulator_TB.v was successful.
# Compile of Accumulator.v was successful.
# Compile of Counter_Param.v was successful.
# Compile of FSM.v was successful.
# 9 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.Sequencial_Multiplier_TB
# vsim -voptargs="+acc" work.Sequencial_Multiplier_TB 
# Start time: 18:33:19 on May 07,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.Sequencial_Multiplier_TB(fast)
# Loading work.Sequencial_Multiplier(fast)
# Loading work.Register(fast)
# Loading work.Counter_Param(fast)
# Loading work.Mux2(fast)
# Loading work.Mux2(fast__1)
# Loading work.FSM(fast)
# Loading work.Arithmeric_shift_rigth(fast)
# Loading work.Accumulator(fast)
add wave -position insertpoint  \
sim:/Sequencial_Multiplier_TB/clk_s \
sim:/Sequencial_Multiplier_TB/con_w \
sim:/Sequencial_Multiplier_TB/data_s \
sim:/Sequencial_Multiplier_TB/DO_acc_w \
sim:/Sequencial_Multiplier_TB/en_acc_w \
sim:/Sequencial_Multiplier_TB/en_ashr_w \
sim:/Sequencial_Multiplier_TB/en_count_w \
sim:/Sequencial_Multiplier_TB/en_mux_w \
sim:/Sequencial_Multiplier_TB/enable_s \
sim:/Sequencial_Multiplier_TB/out_w \
sim:/Sequencial_Multiplier_TB/ready_w \
sim:/Sequencial_Multiplier_TB/rst_count_w \
sim:/Sequencial_Multiplier_TB/rst_s
run
run
run
run
run
run
run
run
quit -sim
# End time: 18:35:34 on May 07,2024, Elapsed time: 0:02:15
# Errors: 0, Warnings: 3
# Compile of Sequencial_Multiplier_TB.v was successful.
# Compile of Arithmeric_shift_rigth.v was successful.
# Compile of Mux2.v was successful.
# Compile of Register.v was successful.
# Compile of Sequencial_Multiplier.v was successful.
# Compile of Accumulator_TB.v was successful.
# Compile of Accumulator.v was successful.
# Compile of Counter_Param.v was successful.
# Compile of FSM.v was successful.
# 9 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.Sequencial_Multiplier_TB
# vsim -voptargs="+acc" work.Sequencial_Multiplier_TB 
# Start time: 18:35:43 on May 07,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.Sequencial_Multiplier_TB(fast)
# Loading work.Sequencial_Multiplier(fast)
# Loading work.Register(fast)
# Loading work.Counter_Param(fast)
# Loading work.Mux2(fast)
# Loading work.Mux2(fast__1)
# Loading work.FSM(fast)
# Loading work.Arithmeric_shift_rigth(fast)
# Loading work.Accumulator(fast)
add wave -position insertpoint  \
sim:/Sequencial_Multiplier_TB/clk_s \
sim:/Sequencial_Multiplier_TB/con_w \
sim:/Sequencial_Multiplier_TB/data_s \
sim:/Sequencial_Multiplier_TB/DO_acc_w \
sim:/Sequencial_Multiplier_TB/en_acc_w \
sim:/Sequencial_Multiplier_TB/en_ashr_w \
sim:/Sequencial_Multiplier_TB/en_count_w \
sim:/Sequencial_Multiplier_TB/en_mux_w \
sim:/Sequencial_Multiplier_TB/enable_s \
sim:/Sequencial_Multiplier_TB/out_w \
sim:/Sequencial_Multiplier_TB/ready_w \
sim:/Sequencial_Multiplier_TB/rst_count_w \
sim:/Sequencial_Multiplier_TB/rst_s
run
run
run
run
run
quit -sim
# End time: 18:38:49 on May 07,2024, Elapsed time: 0:03:06
# Errors: 0, Warnings: 3
# Compile of Sequencial_Multiplier_TB.v was successful.
# Compile of Arithmeric_shift_rigth.v was successful.
# Compile of Mux2.v was successful.
# Compile of Register.v was successful.
# Compile of Sequencial_Multiplier.v was successful.
# Compile of Accumulator_TB.v was successful.
# Compile of Accumulator.v was successful.
# Compile of Counter_Param.v was successful.
# Compile of FSM.v was successful.
# 9 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.Sequencial_Multiplier_TB
# vsim -voptargs="+acc" work.Sequencial_Multiplier_TB 
# Start time: 18:39:03 on May 07,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.Sequencial_Multiplier_TB(fast)
# Loading work.Sequencial_Multiplier(fast)
# Loading work.Register(fast)
# Loading work.Counter_Param(fast)
# Loading work.Mux2(fast)
# Loading work.Mux2(fast__1)
# Loading work.FSM(fast)
# Loading work.Arithmeric_shift_rigth(fast)
# Loading work.Accumulator(fast)
add wave -position insertpoint  \
sim:/Sequencial_Multiplier_TB/clk_s \
sim:/Sequencial_Multiplier_TB/con_w \
sim:/Sequencial_Multiplier_TB/data_s \
sim:/Sequencial_Multiplier_TB/DO_acc_w \
sim:/Sequencial_Multiplier_TB/en_acc_w \
sim:/Sequencial_Multiplier_TB/en_ashr_w \
sim:/Sequencial_Multiplier_TB/en_count_w \
sim:/Sequencial_Multiplier_TB/en_mux_w \
sim:/Sequencial_Multiplier_TB/enable_s \
sim:/Sequencial_Multiplier_TB/out_w \
sim:/Sequencial_Multiplier_TB/ready_w \
sim:/Sequencial_Multiplier_TB/rst_count_w \
sim:/Sequencial_Multiplier_TB/rst_s
run
run
run
run
run
run
run
quit -sim
# End time: 18:46:49 on May 07,2024, Elapsed time: 0:07:46
# Errors: 0, Warnings: 3
# Compile of Sequencial_Multiplier_TB.v was successful.
# Compile of Arithmeric_shift_rigth.v was successful.
# Compile of Mux2.v was successful.
# Compile of Register.v was successful.
# Compile of Sequencial_Multiplier.v was successful.
# Compile of Accumulator_TB.v was successful.
# Compile of Accumulator.v was successful.
# Compile of Counter_Param.v was successful.
# Compile of FSM.v was successful.
# 9 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.Sequencial_Multiplier_TB
# vsim -voptargs="+acc" work.Sequencial_Multiplier_TB 
# Start time: 18:46:58 on May 07,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.Sequencial_Multiplier_TB(fast)
# Loading work.Sequencial_Multiplier(fast)
# Loading work.Register(fast)
# Loading work.Register(fast__1)
# Loading work.Counter_Param(fast)
# Loading work.Mux2(fast)
# Loading work.Mux2(fast__1)
# Loading work.FSM(fast)
# Loading work.Arithmeric_shift_rigth(fast)
# Loading work.Accumulator(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (11) for port 'out'. The port definition is at: C:/Users/USER/OneDrive/MasterDegreeElectronicDesign/January_May_2024/Digital_Design/projects_quartus/P2/Sources/Sequencial_Multiplier.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /Sequencial_Multiplier_TB/UUT File: C:/Users/USER/OneDrive/MasterDegreeElectronicDesign/January_May_2024/Digital_Design/projects_quartus/P2/Questa_Intel/Sequencial_Multiplier_TB.v Line: 26
add wave -position insertpoint  \
sim:/Sequencial_Multiplier_TB/clk_s \
sim:/Sequencial_Multiplier_TB/con_w \
sim:/Sequencial_Multiplier_TB/data_s \
sim:/Sequencial_Multiplier_TB/DO_acc_w \
sim:/Sequencial_Multiplier_TB/en_acc_w \
sim:/Sequencial_Multiplier_TB/en_ashr_w \
sim:/Sequencial_Multiplier_TB/en_count_w \
sim:/Sequencial_Multiplier_TB/en_mux_w \
sim:/Sequencial_Multiplier_TB/enable_s \
sim:/Sequencial_Multiplier_TB/out_w \
sim:/Sequencial_Multiplier_TB/ready_w \
sim:/Sequencial_Multiplier_TB/rst_count_w \
sim:/Sequencial_Multiplier_TB/rst_s
quit -sim
# End time: 18:47:28 on May 07,2024, Elapsed time: 0:00:30
# Errors: 0, Warnings: 4
# Compile of Sequencial_Multiplier_TB.v was successful.
# Compile of Arithmeric_shift_rigth.v was successful.
# Compile of Mux2.v was successful.
# Compile of Register.v was successful.
# Compile of Sequencial_Multiplier.v was successful.
# Compile of Accumulator_TB.v was successful.
# Compile of Accumulator.v was successful.
# Compile of Counter_Param.v was successful.
# Compile of FSM.v was successful.
# 9 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.Sequencial_Multiplier_TB
# vsim -voptargs="+acc" work.Sequencial_Multiplier_TB 
# Start time: 18:48:05 on May 07,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.Sequencial_Multiplier_TB(fast)
# Loading work.Sequencial_Multiplier(fast)
# Loading work.Register(fast)
# Loading work.Register(fast__1)
# Loading work.Counter_Param(fast)
# Loading work.Mux2(fast)
# Loading work.Mux2(fast__1)
# Loading work.FSM(fast)
# Loading work.Arithmeric_shift_rigth(fast)
# Loading work.Accumulator(fast)
add wave -position insertpoint  \
sim:/Sequencial_Multiplier_TB/clk_s \
sim:/Sequencial_Multiplier_TB/con_w \
sim:/Sequencial_Multiplier_TB/data_s \
sim:/Sequencial_Multiplier_TB/DO_acc_w \
sim:/Sequencial_Multiplier_TB/en_acc_w \
sim:/Sequencial_Multiplier_TB/en_ashr_w \
sim:/Sequencial_Multiplier_TB/en_count_w \
sim:/Sequencial_Multiplier_TB/en_mux_w \
sim:/Sequencial_Multiplier_TB/enable_s \
sim:/Sequencial_Multiplier_TB/out_w \
sim:/Sequencial_Multiplier_TB/ready_w \
sim:/Sequencial_Multiplier_TB/rst_count_w \
sim:/Sequencial_Multiplier_TB/rst_s
run
run
run
run
run
