<module name="COMPUTE_CLUSTER_J7AHP0_GIC500SS_0_GIC_ITS" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="GIC_ITS_ITS__1_GITS_CTLR" acronym="GIC_ITS_ITS__1_GITS_CTLR" offset="0x0" width="32" description="">
		<bitfield id="ITS__1_GITS_CTLR__31_1" width="1" begin="31" end="31" resetval="0x1" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="ITS__1_GITS_CTLR__0_1" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R/W"/>
	</register>
	<register id="GIC_ITS_ITS__2_GITS_IIDR" acronym="GIC_ITS_ITS__2_GITS_IIDR" offset="0x4" width="32" description="">
		<bitfield id="ITS__2_GITS_IIDR__24_8" width="8" begin="31" end="24" resetval="0x0" description="" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="ITS__2_GITS_IIDR__16_4" width="4" begin="19" end="16" resetval="0x1" description="" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ITS__2_GITS_IIDR__12_4" width="4" begin="15" end="12" resetval="0x1" description="" range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="ITS__2_GITS_IIDR__0_12" width="12" begin="11" end="0" resetval="0x1083" description="" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_ITS_ITS__3_GITS_TYPER_lower" acronym="GIC_ITS_ITS__3_GITS_TYPER_lower" offset="0x8" width="32" description="">
		<bitfield id="ITS__3_GITS_TYPER_LOWER__24_8" width="8" begin="31" end="24" resetval="0x9" description="" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="ITS__3_GITS_TYPER_LOWER__19_1" width="1" begin="19" end="19" resetval="0x0" description="" range="19" rwaccess="R/W"/> 
		<bitfield id="ITS__3_GITS_TYPER_LOWER__13_5" width="5" begin="17" end="13" resetval="0x20" description="" range="17 - 13" rwaccess="R/W"/> 
		<bitfield id="ITS__3_GITS_TYPER_LOWER__8_5" width="5" begin="12" end="8" resetval="0x15" description="" range="12 - 8" rwaccess="R/W"/> 
		<bitfield id="ITS__3_GITS_TYPER_LOWER__4_4" width="4" begin="7" end="4" resetval="0x3" description="" range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="ITS__3_GITS_TYPER_LOWER__3_1" width="1" begin="3" end="3" resetval="0x0" description="" range="3" rwaccess="R/W"/> 
		<bitfield id="ITS__3_GITS_TYPER_LOWER__1_1" width="1" begin="1" end="1" resetval="0x0" description="" range="1" rwaccess="R/W"/> 
		<bitfield id="ITS__3_GITS_TYPER_LOWER__0_1" width="1" begin="0" end="0" resetval="0x1" description="" range="0" rwaccess="R/W"/>
	</register>
	<register id="GIC_ITS_ITS__4_GITS_TYPER_upper" acronym="GIC_ITS_ITS__4_GITS_TYPER_upper" offset="0xC" width="32" description="">
		
	</register>
	<register id="GIC_ITS_ITS__5_GITS_CBASER_lower" acronym="GIC_ITS_ITS__5_GITS_CBASER_lower" offset="0x80" width="32" description="">
		<bitfield id="ITS__5_GITS_CBASER_LOWER__12_20" width="20" begin="31" end="12" resetval="0x0" description="" range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="ITS__5_GITS_CBASER_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_ITS_ITS__6_GITS_CBASER_upper" acronym="GIC_ITS_ITS__6_GITS_CBASER_upper" offset="0x84" width="32" description="">
		<bitfield id="ITS__6_GITS_CBASER_UPPER__31_1" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="ITS__6_GITS_CBASER_UPPER__27_3" width="3" begin="29" end="27" resetval="0x0" description="" range="29 - 27" rwaccess="R/W"/> 
		<bitfield id="ITS__6_GITS_CBASER_UPPER__0_16" width="16" begin="15" end="0" resetval="0x0" description="" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_ITS_ITS__7_GITS_CWRITER_lower" acronym="GIC_ITS_ITS__7_GITS_CWRITER_lower" offset="0x88" width="32" description="">
		<bitfield id="ITS__7_GITS_CWRITER_LOWER__5_15" width="15" begin="19" end="5" resetval="0x0" description="" range="19 - 5" rwaccess="R/W"/>
	</register>
	<register id="GIC_ITS_ITS__8_GITS_CWRITER_upper" acronym="GIC_ITS_ITS__8_GITS_CWRITER_upper" offset="0x8C" width="32" description="">
		
	</register>
	<register id="GIC_ITS_ITS__9_GITS_CREADR_lower" acronym="GIC_ITS_ITS__9_GITS_CREADR_lower" offset="0x90" width="32" description="">
		<bitfield id="ITS__9_GITS_CREADR_LOWER__5_15" width="15" begin="19" end="5" resetval="0x0" description="" range="19 - 5" rwaccess="R/W"/>
	</register>
	<register id="GIC_ITS_ITS__10_GITS_CREADR_upper" acronym="GIC_ITS_ITS__10_GITS_CREADR_upper" offset="0x94" width="32" description="">
		
	</register>
	<register id="GIC_ITS_ITS__11_GITS_BASER0_lower" acronym="GIC_ITS_ITS__11_GITS_BASER0_lower" offset="0x100" width="32" description="">
		<bitfield id="ITS__11_GITS_BASER0_LOWER__12_20" width="20" begin="31" end="12" resetval="0x0" description="" range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="ITS__11_GITS_BASER0_LOWER__8_2" width="2" begin="9" end="8" resetval="0x0" description="" range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="ITS__11_GITS_BASER0_LOWER__0_8" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_ITS_ITS__12_GITS_BASER0_upper" acronym="GIC_ITS_ITS__12_GITS_BASER0_upper" offset="0x104" width="32" description="">
		<bitfield id="ITS__12_GITS_BASER0_UPPER__24_3" width="3" begin="26" end="24" resetval="0x1" description="" range="26 - 24" rwaccess="R/W"/> 
		<bitfield id="ITS__12_GITS_BASER0_UPPER__16_8" width="8" begin="23" end="16" resetval="0x7" description="" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="ITS__12_GITS_BASER0_UPPER__0_16" width="16" begin="15" end="0" resetval="0x0" description="" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_ITS_ITS__13_GITS_TRKCTLR" acronym="GIC_ITS_ITS__13_GITS_TRKCTLR" offset="0xC000" width="32" description="">
		<bitfield id="ITS__13_GITS_TRKCTLR__1_1" width="1" begin="1" end="1" resetval="0x0" description="" range="1" rwaccess="R/W"/> 
		<bitfield id="ITS__13_GITS_TRKCTLR__0_1" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R/W"/>
	</register>
	<register id="GIC_ITS_ITS__14_GITS_TRKR" acronym="GIC_ITS_ITS__14_GITS_TRKR" offset="0xC004" width="32" description="">
		<bitfield id="ITS__14_GITS_TRKR__5_1" width="1" begin="5" end="5" resetval="0x0" description="" range="5" rwaccess="R/W"/> 
		<bitfield id="ITS__14_GITS_TRKR__4_1" width="1" begin="4" end="4" resetval="0x0" description="" range="4" rwaccess="R/W"/> 
		<bitfield id="ITS__14_GITS_TRKR__3_1" width="1" begin="3" end="3" resetval="0x0" description="" range="3" rwaccess="R/W"/> 
		<bitfield id="ITS__14_GITS_TRKR__2_1" width="1" begin="2" end="2" resetval="0x0" description="" range="2" rwaccess="R/W"/> 
		<bitfield id="ITS__14_GITS_TRKR__1_1" width="1" begin="1" end="1" resetval="0x0" description="" range="1" rwaccess="R/W"/> 
		<bitfield id="ITS__14_GITS_TRKR__0_1" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R/W"/>
	</register>
	<register id="GIC_ITS_ITS__15_GITS_TRKDIDR" acronym="GIC_ITS_ITS__15_GITS_TRKDIDR" offset="0xC008" width="32" description="">
		<bitfield id="ITS__15_GITS_TRKDIDR__0_20" width="20" begin="19" end="0" resetval="0x0" description="" range="19 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_ITS_ITS__16_GITS_TRKPIDR" acronym="GIC_ITS_ITS__16_GITS_TRKPIDR" offset="0xC00C" width="32" description="">
		<bitfield id="ITS__16_GITS_TRKPIDR__0_16" width="16" begin="15" end="0" resetval="0x0" description="" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_ITS_ITS__17_GITS_TRKVIDR" acronym="GIC_ITS_ITS__17_GITS_TRKVIDR" offset="0xC010" width="32" description="">
		<bitfield id="ITS__17_GITS_TRKVIDR__0_16" width="16" begin="15" end="0" resetval="0x0" description="" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_ITS_ITS__18_GITS_TRKTGTR" acronym="GIC_ITS_ITS__18_GITS_TRKTGTR" offset="0xC014" width="32" description="">
		<bitfield id="ITS__18_GITS_TRKTGTR__0_7" width="7" begin="6" end="0" resetval="0x0" description="" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_ITS_ITS__19_GITS_TRKICR" acronym="GIC_ITS_ITS__19_GITS_TRKICR" offset="0xC018" width="32" description="">
		<bitfield id="ITS__19_GITS_TRKICR__16_16" width="16" begin="31" end="16" resetval="0x0" description="" range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="ITS__19_GITS_TRKICR__0_16" width="16" begin="15" end="0" resetval="0x0" description="" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_ITS_ITS__20_GITS_TRKLCR" acronym="GIC_ITS_ITS__20_GITS_TRKLCR" offset="0xC01C" width="32" description="">
		<bitfield id="ITS__20_GITS_TRKLCR__16_16" width="16" begin="31" end="16" resetval="0x0" description="" range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="ITS__20_GITS_TRKLCR__0_16" width="16" begin="15" end="0" resetval="0x0" description="" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_ITS_ITS__21_GITS_PIDR4" acronym="GIC_ITS_ITS__21_GITS_PIDR4" offset="0xFFD0" width="32" description="">
		
	</register>
	<register id="GIC_ITS_ITS__22_GITS_PIDR5" acronym="GIC_ITS_ITS__22_GITS_PIDR5" offset="0xFFD4" width="32" description="">
		
	</register>
	<register id="GIC_ITS_ITS__23_GITS_PIDR6" acronym="GIC_ITS_ITS__23_GITS_PIDR6" offset="0xFFD8" width="32" description="">
		
	</register>
	<register id="GIC_ITS_ITS__24_GITS_PIDR7" acronym="GIC_ITS_ITS__24_GITS_PIDR7" offset="0xFFDC" width="32" description="">
		
	</register>
	<register id="GIC_ITS_ITS__25_GITS_PIDR0" acronym="GIC_ITS_ITS__25_GITS_PIDR0" offset="0xFFE0" width="32" description="">
		
	</register>
	<register id="GIC_ITS_ITS__26_GITS_PIDR1" acronym="GIC_ITS_ITS__26_GITS_PIDR1" offset="0xFFE4" width="32" description="">
		
	</register>
	<register id="GIC_ITS_ITS__27_GITS_PIDR2" acronym="GIC_ITS_ITS__27_GITS_PIDR2" offset="0xFFE8" width="32" description="">
		
	</register>
	<register id="GIC_ITS_ITS__28_GITS_PIDR3" acronym="GIC_ITS_ITS__28_GITS_PIDR3" offset="0xFFEC" width="32" description="">
		
	</register>
	<register id="GIC_ITS_ITS__29_GITS_CIDR0" acronym="GIC_ITS_ITS__29_GITS_CIDR0" offset="0xFFF0" width="32" description="">
		
	</register>
	<register id="GIC_ITS_ITS__30_GITS_CIDR1" acronym="GIC_ITS_ITS__30_GITS_CIDR1" offset="0xFFF4" width="32" description="">
		
	</register>
	<register id="GIC_ITS_ITS__31_GITS_CIDR2" acronym="GIC_ITS_ITS__31_GITS_CIDR2" offset="0xFFF8" width="32" description="">
		
	</register>
	<register id="GIC_ITS_ITS__32_GITS_CIDR3" acronym="GIC_ITS_ITS__32_GITS_CIDR3" offset="0xFFFC" width="32" description="">
		
	</register>
</module>