statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       1.3531
gpu_ipc_2 =     197.2471
gpu_ipc_3 =     288.4292
gpu_tot_sim_cycle_stream_1 = 992571
gpu_tot_sim_cycle_stream_2 = 992571
gpu_tot_sim_cycle_stream_3 = 992569
gpu_sim_insn_1 = 1343040
gpu_sim_insn_2 = 195781760
gpu_sim_insn_3 = 286285888
gpu_sim_cycle = 992572
gpu_sim_insn = 483410688
gpu_ipc =     487.0283
gpu_tot_sim_cycle = 992572
gpu_tot_sim_insn = 483410688
gpu_tot_ipc =     487.0283
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 4043785
gpu_stall_icnt2sh    = 35158
gpu_total_sim_rate=243409

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 7644988
	L1I_total_cache_misses = 10420
	L1I_total_cache_miss_rate = 0.0014
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 414
	L1D_cache_core[1]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 526
	L1D_cache_core[2]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 470
	L1D_cache_core[3]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 436
	L1D_cache_core[4]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 487
	L1D_cache_core[5]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 546
	L1D_cache_core[6]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[7]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 507
	L1D_cache_core[8]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 528
	L1D_cache_core[9]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 566
	L1D_cache_core[10]: Access = 14340, Miss = 14340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 874671
	L1D_cache_core[11]: Access = 16940, Miss = 16940, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 869522
	L1D_cache_core[12]: Access = 16260, Miss = 16260, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 887362
	L1D_cache_core[13]: Access = 14320, Miss = 14320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 894225
	L1D_cache_core[14]: Access = 15620, Miss = 15620, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 901930
	L1D_cache_core[15]: Access = 16300, Miss = 16300, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 882976
	L1D_cache_core[16]: Access = 14960, Miss = 14960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 894772
	L1D_cache_core[17]: Access = 14960, Miss = 14960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 879877
	L1D_cache_core[18]: Access = 16300, Miss = 16300, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 884073
	L1D_cache_core[19]: Access = 16280, Miss = 16280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 886076
	L1D_cache_core[20]: Access = 16940, Miss = 16940, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 879993
	L1D_cache_core[21]: Access = 17580, Miss = 17580, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 875332
	L1D_cache_core[22]: Access = 14340, Miss = 14340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 904607
	L1D_cache_core[23]: Access = 16240, Miss = 16240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 909988
	L1D_cache_core[24]: Access = 15620, Miss = 15620, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 882404
	L1D_cache_core[25]: Access = 16940, Miss = 16940, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 861125
	L1D_cache_core[26]: Access = 14960, Miss = 14960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 918363
	L1D_cache_core[27]: Access = 14320, Miss = 14320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 887829
	L1D_cache_core[28]: Access = 14320, Miss = 14320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 869471
	L1D_cache_core[29]: Access = 14960, Miss = 14960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 865720
	L1D_cache_core[30]: Access = 14248, Miss = 14248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 921133
	L1D_cache_core[31]: Access = 15182, Miss = 15182, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 888776
	L1D_cache_core[32]: Access = 14807, Miss = 14807, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 913209
	L1D_cache_core[33]: Access = 14506, Miss = 14506, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 902084
	L1D_cache_core[34]: Access = 15933, Miss = 15933, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 874035
	L1D_cache_core[35]: Access = 14172, Miss = 14172, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 892146
	L1D_cache_core[36]: Access = 14872, Miss = 14872, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 905109
	L1D_cache_core[37]: Access = 15280, Miss = 15280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 876781
	L1D_cache_core[38]: Access = 16477, Miss = 16477, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 885097
	L1D_cache_core[39]: Access = 16709, Miss = 16709, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 868500
	L1D_cache_core[40]: Access = 15106, Miss = 15106, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 913218
	L1D_cache_core[41]: Access = 14640, Miss = 14640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 900486
	L1D_cache_core[42]: Access = 15275, Miss = 15275, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 879485
	L1D_cache_core[43]: Access = 14758, Miss = 14758, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 912123
	L1D_cache_core[44]: Access = 15499, Miss = 15499, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 897312
	L1D_cache_core[45]: Access = 14345, Miss = 14345, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 860236
	L1D_cache_core[46]: Access = 14973, Miss = 14973, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 881987
	L1D_cache_core[47]: Access = 18002, Miss = 18002, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 841889
	L1D_cache_core[48]: Access = 15334, Miss = 15334, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 890619
	L1D_cache_core[49]: Access = 14550, Miss = 14550, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 880760
	L1D_cache_core[50]: Access = 14741, Miss = 14741, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 918928
	L1D_cache_core[51]: Access = 15781, Miss = 15781, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 911438
	L1D_cache_core[52]: Access = 14768, Miss = 14768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 885674
	L1D_cache_core[53]: Access = 15036, Miss = 15036, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 899889
	L1D_cache_core[54]: Access = 15815, Miss = 15815, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 883353
	L1D_cache_core[55]: Access = 15547, Miss = 15547, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 867210
	L1D_cache_core[56]: Access = 16488, Miss = 16488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 864436
	L1D_cache_core[57]: Access = 14466, Miss = 14466, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 880432
	L1D_cache_core[58]: Access = 15293, Miss = 15293, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 876602
	L1D_cache_core[59]: Access = 14593, Miss = 14593, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 890477
	L1D_total_cache_accesses = 770336
	L1D_total_cache_misses = 770336
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 44378769
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 40178
	L1C_total_cache_misses = 1120
	L1C_total_cache_miss_rate = 0.0279
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 462853
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 35803295
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 39058
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 307483
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8575474
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 7634568
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 10420
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
304, 37, 451, 32, 451, 32, 393, 32, 451, 32, 393, 32, 209, 32, 37, 32, 32, 32, 32, 32, 32, 32, 32, 32, 260, 32, 19, 19, 19, 11, 11, 19, 
gpgpu_n_tot_thrd_icount = 483721344
gpgpu_n_tot_w_icount = 15116292
gpgpu_n_stall_shd_mem = 54285109
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 575315
gpgpu_n_mem_write_global = 307381
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 14916288
gpgpu_n_store_insn = 9839648
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1285696
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 54285109
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:87468397	W0_Idle:3586398	W0_Scoreboard:12936737	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:15117108
Warp Occupancy Distribution:
Stall:33259275	W0_Idle:705622	W0_Scoreboard:2634101	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3103882
Warp Occupancy Distribution:
Stall:27169722	W0_Idle:1420609	W0_Scoreboard:5071273	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6041276
warp_utilization0: 0.126919
warp_utilization1: 0.078178
warp_utilization2: 0.152162
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3701896 {8:462737,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 41803816 {136:307381,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 4610864 {40:110959,72:745,136:874,}
traffic_breakdown_coretomem[INST_ACC_R] = 5360 {8:670,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 62881232 {136:462362,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2457216 {8:307152,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 4603496 {40:110785,72:745,136:871,}
traffic_breakdown_memtocore[INST_ACC_R] = 91120 {136:670,}
maxmrqlatency = 1225 
maxdqlatency = 0 
maxmflatency = 6832 
averagemflatency = 1391 
averagemflatency_1 = 1328 
averagemflatency_2= 1411 
averagemflatency_3 = 1427 
averagemrqlatency_1 = 60 
averagemrqlatency_2 = 71 
averagemrqlatency_3 = 71 
max_icnt2mem_latency = 6668 
max_icnt2sh_latency = 992571 
mrq_lat_table:350514 	10436 	16827 	39074 	120130 	201528 	270834 	201455 	46510 	779 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1991 	26911 	225774 	510320 	116230 	749 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	4551 	5141 	20754 	48577 	46988 	118914 	327614 	283145 	27098 	335 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	484201 	89428 	1154 	40 	0 	0 	0 	0 	0 	1418 	2404 	5109 	9655 	19265 	41529 	82620 	145152 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	4 	79 	1900 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        30        20        18        28        30        13        14        20        32        11        14        20        14 
dram[1]:        28        32        32        22        20        16        28        24        17        12        16        28        10        26        14        14 
dram[2]:        32        32        28        20        20        24        22        26        14        14        30        18        13        16        16         6 
dram[3]:        28        32        40        22        20        22        20        26        12        12        30         8        14        14        16         8 
dram[4]:        32        32        22        40        20        12        24        20        21        16        18        32        20        16         6        28 
dram[5]:        32        32        22        22        20        24        22        18        11        23        22        28        22        14         7        22 
maximum service time to same row:
dram[0]:       919       937      1407      1814      2419      2232      1729      1821      2207      2298      1822      1830      1797      2117      1916      2281 
dram[1]:       921      1139      1201      1136      2161      1729      1735      1725      1986      2117      1819      1709      1800      1885      2323      1862 
dram[2]:      1054      1367      1113      1319      1704      2753      1699      1707      2509      2040      1760      1735      1747      1740      1979      2125 
dram[3]:      1197      1281      1710      1172      1704      1784      1697      1720      2226      1898      1758      1732      1797      1745      1970      2163 
dram[4]:       969      1152       998      1491      2086      1774      1710      1738      2143      2125      1719      1732      1709      1764      2141      1857 
dram[5]:      1095      1162      1016      1238      1691      1766      1710      1755      1887      1863      1713      1737      1707      1769      1934      1832 
average row accesses per activate:
dram[0]:  1.357594  1.385278  1.386460  1.405059  1.360554  1.380967  1.379105  1.395995  1.356047  1.388614  1.372152  1.375441  1.365191  1.388355  1.373984  1.390154 
dram[1]:  1.378703  1.393490  1.390968  1.401832  1.379075  1.375421  1.388252  1.391602  1.368366  1.374381  1.381908  1.392533  1.388786  1.389899  1.380569  1.382369 
dram[2]:  1.391575  1.368311  1.404100  1.383258  1.378237  1.349091  1.391202  1.381403  1.380148  1.365927  1.377886  1.367314  1.383645  1.363761  1.385166  1.367759 
dram[3]:  1.394446  1.392771  1.388405  1.389958  1.375908  1.370204  1.402787  1.382499  1.385112  1.377095  1.382337  1.379226  1.381994  1.393738  1.384234  1.377556 
dram[4]:  1.359500  1.388365  1.366907  1.407441  1.370547  1.377546  1.376160  1.405604  1.365749  1.388710  1.343913  1.382913  1.376530  1.397179  1.366453  1.387121 
dram[5]:  1.392059  1.389333  1.388599  1.396105  1.382947  1.375052  1.393959  1.389137  1.376923  1.380978  1.372855  1.385936  1.384731  1.386497  1.386592  1.379336 
average row locality = 1258092/910891 = 1.381166
average row locality_1 = 403130/326474 = 1.234800
average row locality_2 = 432718/296605 = 1.458903
average row locality_3 = 422244/287812 = 1.467083
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      9640      9030      8952      8722      9301      8970      9244      9068      9401      8726      9225      9047      9326      8902      9092      8850 
dram[1]:      8923      8633      8787      8605      8892      8943      8884      8914      8987      8926      8856      8768      8797      8788      8840      8822 
dram[2]:      8927      9325      8687      8998      9026      9956      8945      9278      8865      9184      8927      9213      9000      9381      8803      9216 
dram[3]:      8731      8762      8799      8761      8855      9127      8698      9065      8733      8813      8829      8899      8856      8674      8830      8911 
dram[4]:      9337      8993      9234      8698      9175      9156      9373      8839      9108      8869      9874      8960      9097      8807      9114      8934 
dram[5]:      8842      8775      8802      8724      8816      9068      8799      8932      8938      8817      8926      8715      8863      8781      8744      8877 
total reads: 860922
bank skew: 9956/8605 = 1.16
chip skew: 145731/141343 = 1.03
number of total write accesses:
dram[0]:      4760      4162      4115      3890      4461      4134      4405      4247      4569      3910      4385      4211      4489      4094      4259      4027 
dram[1]:      4063      3784      3965      3790      4052      4118      4068      4112      4164      4119      4022      3950      3984      3981      4020      4006 
dram[2]:      4055      4458      3846      4172      4174      5112      4118      4449      4041      4369      4083      4375      4167      4558      3971      4388 
dram[3]:      3872      3918      3966      3946      4018      4301      3889      4254      3922      4007      4006      4076      4039      3878      4006      4091 
dram[4]:      4466      4113      4405      3862      4338      4305      4562      4004      4290      4046      5031      4103      4287      3973      4295      4099 
dram[5]:      3991      3911      3987      3895      3997      4228      3985      4116      4133      4004      4112      3879      4055      3972      3935      4046 
total reads: 397266
bank skew: 5112/3784 = 1.35
chip skew: 68336/64189 = 1.06
average mf latency per bank:
dram[0]:       1116       916      1082       931      1103       944      1090       942      1082       926      1080       921      1082       930      1111       950
dram[1]:        852       865       856       875       883       866       878       875       856       858       865       864       862       867       878       883
dram[2]:        946      1225       956      1236       969      1836       958      1254       953      1225       952      1242       954      1244       981      1260
dram[3]:        835       893       835       903       850       945       849       909       841       908       842       888       842       903       860       916
dram[4]:       1018      1043      1015      1067      1034      1085      1036      1068      1028      1070      1084      1052      1021      1072      1054      1087
dram[5]:        857       880       867       893       875       911       881       893       858       891       863       888       864       892       889       907
maximum mf latency per bank:
dram[0]:       5552      4721      4435      4276      4682      4360      5998      4536      6287      4091      4692      5337      6229      4794      5812      5008
dram[1]:       5333      3685      5592      4784      4121      4350      4243      4101      5801      4534      4240      4119      5587      4506      5780      4412
dram[2]:       4160      5478      3997      6141      4438      6832      5349      5910      4056      6197      4577      5622      4584      5681      4547      5368
dram[3]:       5363      4394      3787      5019      4944      4032      5176      3955      3663      4114      4509      4599      5319      4278      4276      4266
dram[4]:       4926      5219      4625      4604      5167      5357      4462      4527      5428      4208      4891      4539      5136      5334      5345      4801
dram[5]:       4417      5055      4962      4783      4480      3840      5644      5720      4007      5065      4556      3787      3771      4797      5044      4648
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1310194 n_nop=573079 n_act=154977 n_pre=154963 n_req=196815 n_req_1=17109 n_req_2=72916 n_req_3=106790 n_rd=290957 n_write=136218 bw_util=0.6008 bw_util_1=0.05223 bw_util_2=0.2226 bw_util_3=0.326 blp=10.067334 blp_1= 1.649049 blp_2= 3.720744 blp_3= 5.117906
 n_activity=1307856 dram_eff=0.6019 dram_eff_1=0.05232 dram_eff_2=0.223 dram_eff_3=0.3265
bk0: 19280a 492957i bk1: 18060a 543634i bk2: 17902a 534496i bk3: 17438a 547540i bk4: 18602a 457187i bk5: 17940a 475071i bk6: 18486a 419443i bk7: 18136a 423089i bk8: 18802a 511466i bk9: 17450a 576143i bk10: 18448a 499914i bk11: 18083a 501203i bk12: 18648a 446766i bk13: 17802a 484153i bk14: 18182a 437640i bk15: 17698a 450681i 
bw_dist = 0.052	0.223	0.326	0.397	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.5768
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1310194 n_nop=602263 n_act=148434 n_pre=148421 n_req=192552 n_req_1=13309 n_req_2=72916 n_req_3=106327 n_rd=282698 n_write=128378 bw_util=0.5878 bw_util_1=0.04062 bw_util_2=0.2226 bw_util_3=0.3246 blp=9.413964 blp_1= 1.591590 blp_2= 3.721235 blp_3= 5.063709
 n_activity=1301012 dram_eff=0.5919 dram_eff_1=0.04091 dram_eff_2=0.2242 dram_eff_3=0.3268
bk0: 17844a 600819i bk1: 17264a 618165i bk2: 17572a 581351i bk3: 17210a 583093i bk4: 17782a 532068i bk5: 17886a 510871i bk6: 17766a 496547i bk7: 17824a 473082i bk8: 17972a 582603i bk9: 17838a 569959i bk10: 17712a 569010i bk11: 17536a 561846i bk12: 17594a 551987i bk13: 17576a 531706i bk14: 17680a 501801i bk15: 17642a 483992i 
bw_dist = 0.041	0.223	0.325	0.405	0.007
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.8448
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1310194 n_nop=571194 n_act=155464 n_pre=155452 n_req=196968 n_req_1=17424 n_req_2=72920 n_req_3=106624 n_rd=291434 n_write=136650 bw_util=0.6013 bw_util_1=0.05319 bw_util_2=0.2226 bw_util_3=0.3255 blp=10.077953 blp_1= 1.685524 blp_2= 3.767523 blp_3= 5.105805
 n_activity=1308283 dram_eff=0.6022 dram_eff_1=0.05326 dram_eff_2=0.2229 dram_eff_3=0.3259
bk0: 17852a 580010i bk1: 18650a 510155i bk2: 17374a 570994i bk3: 17996a 511150i bk4: 18048a 492455i bk5: 19912a 344187i bk6: 17886a 469306i bk7: 18554a 385700i bk8: 17726a 580058i bk9: 18364a 519606i bk10: 17854a 537376i bk11: 18424a 484304i bk12: 17996a 499601i bk13: 18762a 424238i bk14: 17606a 474959i bk15: 18430a 397757i 
bw_dist = 0.053	0.223	0.325	0.397	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.7371
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1310194 n_nop=602363 n_act=148414 n_pre=148400 n_req=192437 n_req_1=13389 n_req_2=72920 n_req_3=106128 n_rd=282657 n_write=128360 bw_util=0.5874 bw_util_1=0.04086 bw_util_2=0.2226 bw_util_3=0.324 blp=9.422180 blp_1= 1.590793 blp_2= 3.741328 blp_3= 5.059445
 n_activity=1300246 dram_eff=0.5919 dram_eff_1=0.04117 dram_eff_2=0.2243 dram_eff_3=0.3264
bk0: 17462a 622506i bk1: 17518a 600681i bk2: 17598a 583297i bk3: 17522a 567156i bk4: 17710a 538601i bk5: 18254a 483573i bk6: 17390a 523494i bk7: 18130a 454713i bk8: 17462a 609261i bk9: 17622a 585288i bk10: 17657a 571706i bk11: 17794a 551241i bk12: 17710a 539235i bk13: 17348a 541531i bk14: 17660a 503111i bk15: 17820a 469686i 
bw_dist = 0.041	0.223	0.324	0.405	0.008
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.9265
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1310194 n_nop=572558 n_act=155102 n_pre=155087 n_req=196815 n_req_1=17259 n_req_2=72918 n_req_3=106638 n_rd=291109 n_write=136338 bw_util=0.6008 bw_util_1=0.05269 bw_util_2=0.2226 bw_util_3=0.3255 blp=10.059845 blp_1= 1.653934 blp_2= 3.727849 blp_3= 5.116619
 n_activity=1307668 dram_eff=0.602 dram_eff_1=0.05279 dram_eff_2=0.223 dram_eff_3=0.3261
bk0: 18673a 525988i bk1: 17982a 555333i bk2: 18468a 504520i bk3: 17396a 556562i bk4: 18339a 475720i bk5: 18310a 448399i bk6: 18746a 405847i bk7: 17676a 458962i bk8: 18216a 549812i bk9: 17738a 559482i bk10: 19747a 412894i bk11: 17920a 513351i bk12: 18194a 474506i bk13: 17612a 500178i bk14: 18226a 432059i bk15: 17866a 439604i 
bw_dist = 0.053	0.223	0.326	0.397	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.5957
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1310194 n_nop=601963 n_act=148482 n_pre=148469 n_req=192524 n_req_1=13449 n_req_2=72919 n_req_3=106156 n_rd=282806 n_write=128474 bw_util=0.5877 bw_util_1=0.04105 bw_util_2=0.2226 bw_util_3=0.324 blp=9.474799 blp_1= 1.596491 blp_2= 3.748416 blp_3= 5.095112
 n_activity=1299559 dram_eff=0.5925 dram_eff_1=0.04139 dram_eff_2=0.2244 dram_eff_3=0.3267
bk0: 17682a 602209i bk1: 17548a 592664i bk2: 17602a 572406i bk3: 17446a 566225i bk4: 17632a 544185i bk5: 18132a 491616i bk6: 17598a 504144i bk7: 17858a 470070i bk8: 17870a 589475i bk9: 17634a 582742i bk10: 17852a 549355i bk11: 17430a 571175i bk12: 17718a 537539i bk13: 17562a 525198i bk14: 17488a 504404i bk15: 17754a 480566i 
bw_dist = 0.041	0.223	0.324	0.404	0.008
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.8635

========= L2 cache stats =========
L2_cache_bank[0]: Access = 76765, Miss = 74197, Miss_rate = 0.967, Pending_hits = 332, Reservation_fails = 108891
L2_cache_bank[1]: Access = 72449, Miss = 71331, Miss_rate = 0.985, Pending_hits = 95, Reservation_fails = 87635
L2_cache_bank[2]: Access = 72133, Miss = 70987, Miss_rate = 0.984, Pending_hits = 119, Reservation_fails = 81602
L2_cache_bank[3]: Access = 71362, Miss = 70418, Miss_rate = 0.987, Pending_hits = 86, Reservation_fails = 83148
L2_cache_bank[4]: Access = 72195, Miss = 71200, Miss_rate = 0.986, Pending_hits = 98, Reservation_fails = 45993
L2_cache_bank[5]: Access = 81376, Miss = 74570, Miss_rate = 0.916, Pending_hits = 179, Reservation_fails = 124954
L2_cache_bank[6]: Access = 71218, Miss = 70347, Miss_rate = 0.988, Pending_hits = 75, Reservation_fails = 63627
L2_cache_bank[7]: Access = 72529, Miss = 71030, Miss_rate = 0.979, Pending_hits = 113, Reservation_fails = 83866
L2_cache_bank[8]: Access = 76954, Miss = 74328, Miss_rate = 0.966, Pending_hits = 296, Reservation_fails = 119230
L2_cache_bank[9]: Access = 72532, Miss = 71273, Miss_rate = 0.983, Pending_hits = 111, Reservation_fails = 77411
L2_cache_bank[10]: Access = 71685, Miss = 70747, Miss_rate = 0.987, Pending_hits = 98, Reservation_fails = 67973
L2_cache_bank[11]: Access = 71775, Miss = 70708, Miss_rate = 0.985, Pending_hits = 87, Reservation_fails = 77046
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 76765, Miss = 74197 (0.967), PendingHit = 332 (0.00432)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 72449, Miss = 71331 (0.985), PendingHit = 95 (0.00131)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 72133, Miss = 70987 (0.984), PendingHit = 119 (0.00165)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 71362, Miss = 70418 (0.987), PendingHit = 86 (0.00121)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 72195, Miss = 71200 (0.986), PendingHit = 98 (0.00136)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 81376, Miss = 74570 (0.916), PendingHit = 179 (0.0022)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 71218, Miss = 70347 (0.988), PendingHit = 75 (0.00105)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 72529, Miss = 71030 (0.979), PendingHit = 113 (0.00156)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 76954, Miss = 74328 (0.966), PendingHit = 296 (0.00385)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 72532, Miss = 71273 (0.983), PendingHit = 111 (0.00153)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 71685, Miss = 70747 (0.987), PendingHit = 98 (0.00137)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 71775, Miss = 70708 (0.985), PendingHit = 87 (0.00121)
L2 Cache Total Miss Rate = 0.975
Stream 1: L2 Cache Miss Rate = 0.921
Stream 2: L2 Cache Miss Rate = 0.999
Stream 3: L2 Cache Miss Rate = 0.962
Stream 1: Accesses  = 269540
Stream 1: Misses  = 248271
Stream 2: Accesses  = 308452
Stream 2: Misses  = 308255
Stream 3: Accesses  = 574521
Stream 3: Misses  = 552881
Stream 1+2: Accesses  = 577992
Stream 1+2: Misses  = 556526
Stream 1+2+3: Accesses  = 1152513
Stream 1+2+3: Misses  = 1109407
Total Accesses  = 882973
MPKI-CORES
CORE_L2MPKI_0	53.988
CORE_L2MPKI_1	67.990
CORE_L2MPKI_2	77.625
CORE_L2MPKI_3	62.435
CORE_L2MPKI_4	75.979
CORE_L2MPKI_5	74.554
CORE_L2MPKI_6	60.812
CORE_L2MPKI_7	76.553
CORE_L2MPKI_8	66.520
CORE_L2MPKI_9	61.137
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	1.596
CORE_L2MPKI_21	1.596
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.596
CORE_L2MPKI_25	1.596
CORE_L2MPKI_26	1.596
CORE_L2MPKI_27	1.596
CORE_L2MPKI_28	1.596
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	1.594
CORE_L2MPKI_31	1.595
CORE_L2MPKI_32	1.595
CORE_L2MPKI_33	1.594
CORE_L2MPKI_34	1.596
CORE_L2MPKI_35	1.594
CORE_L2MPKI_36	1.595
CORE_L2MPKI_37	1.596
CORE_L2MPKI_38	1.595
CORE_L2MPKI_39	1.595
CORE_L2MPKI_40	1.595
CORE_L2MPKI_41	1.595
CORE_L2MPKI_42	1.594
CORE_L2MPKI_43	1.595
CORE_L2MPKI_44	1.595
CORE_L2MPKI_45	1.595
CORE_L2MPKI_46	1.594
CORE_L2MPKI_47	1.597
CORE_L2MPKI_48	1.596
CORE_L2MPKI_49	1.594
CORE_L2MPKI_50	1.596
CORE_L2MPKI_51	1.595
CORE_L2MPKI_52	1.595
CORE_L2MPKI_53	1.595
CORE_L2MPKI_54	1.597
CORE_L2MPKI_55	1.596
CORE_L2MPKI_56	1.594
CORE_L2MPKI_57	1.595
CORE_L2MPKI_58	1.595
CORE_L2MPKI_59	1.594
Avg_MPKI_Stream1= 34.678
Avg_MPKI_Stream2= 1.596
Avg_MPKI_Stream3= 1.595
MISSES-CORES
CORE_MISSES_0	6152
CORE_MISSES_1	9288
CORE_MISSES_2	11322
CORE_MISSES_3	7742
CORE_MISSES_4	11279
CORE_MISSES_5	11492
CORE_MISSES_6	7459
CORE_MISSES_7	11271
CORE_MISSES_8	8489
CORE_MISSES_9	7491
CORE_MISSES_10	14341
CORE_MISSES_11	16940
CORE_MISSES_12	16260
CORE_MISSES_13	14322
CORE_MISSES_14	15622
CORE_MISSES_15	16301
CORE_MISSES_16	14960
CORE_MISSES_17	14960
CORE_MISSES_18	16300
CORE_MISSES_19	16280
CORE_MISSES_20	16940
CORE_MISSES_21	17580
CORE_MISSES_22	14342
CORE_MISSES_23	16240
CORE_MISSES_24	15620
CORE_MISSES_25	16941
CORE_MISSES_26	14960
CORE_MISSES_27	14320
CORE_MISSES_28	14320
CORE_MISSES_29	14960
CORE_MISSES_30	14235
CORE_MISSES_31	15160
CORE_MISSES_32	14797
CORE_MISSES_33	14495
CORE_MISSES_34	15920
CORE_MISSES_35	14160
CORE_MISSES_36	14850
CORE_MISSES_37	15261
CORE_MISSES_38	16464
CORE_MISSES_39	16690
CORE_MISSES_40	15084
CORE_MISSES_41	14615
CORE_MISSES_42	15259
CORE_MISSES_43	14740
CORE_MISSES_44	15482
CORE_MISSES_45	14324
CORE_MISSES_46	14952
CORE_MISSES_47	17981
CORE_MISSES_48	15311
CORE_MISSES_49	14521
CORE_MISSES_50	14727
CORE_MISSES_51	15758
CORE_MISSES_52	14749
CORE_MISSES_53	15019
CORE_MISSES_54	15796
CORE_MISSES_55	15524
CORE_MISSES_56	16467
CORE_MISSES_57	14453
CORE_MISSES_58	15279
CORE_MISSES_59	14569
L2_MISSES = 861136
L2_total_cache_accesses = 882973
L2_total_cache_misses = 861136
L2_total_cache_miss_rate = 0.9753
L2_total_cache_pending_hits = 1689
L2_total_cache_reservation_fails = 1021376
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 19505
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1625
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 553868
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 665314
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 307245
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 352813
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 587
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 61
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 22
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3149
L2_cache_data_port_util = 0.022
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2850652
icnt_total_pkts_simt_to_mem=2228895
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       1.3531
gpu_ipc_2 =     197.2471
gpu_ipc_3 =     288.4292
gpu_tot_sim_cycle_stream_1 = 992571
gpu_tot_sim_cycle_stream_2 = 992571
gpu_tot_sim_cycle_stream_3 = 992569
gpu_sim_insn_1 = 1343040
gpu_sim_insn_2 = 195781760
gpu_sim_insn_3 = 286285888
gpu_sim_cycle = 992572
gpu_sim_insn = 483410688
gpu_ipc =     487.0283
gpu_tot_sim_cycle = 992572
gpu_tot_sim_insn = 483410688
gpu_tot_ipc =     487.0283
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 4043785
gpu_stall_icnt2sh    = 35158
gpu_total_sim_rate=243409

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 7644988
	L1I_total_cache_misses = 10420
	L1I_total_cache_miss_rate = 0.0014
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 414
	L1D_cache_core[1]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 526
	L1D_cache_core[2]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 470
	L1D_cache_core[3]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 436
	L1D_cache_core[4]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 487
	L1D_cache_core[5]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 546
	L1D_cache_core[6]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[7]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 507
	L1D_cache_core[8]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 528
	L1D_cache_core[9]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 566
	L1D_cache_core[10]: Access = 14340, Miss = 14340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 874671
	L1D_cache_core[11]: Access = 16940, Miss = 16940, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 869522
	L1D_cache_core[12]: Access = 16260, Miss = 16260, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 887362
	L1D_cache_core[13]: Access = 14320, Miss = 14320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 894225
	L1D_cache_core[14]: Access = 15620, Miss = 15620, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 901930
	L1D_cache_core[15]: Access = 16300, Miss = 16300, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 882976
	L1D_cache_core[16]: Access = 14960, Miss = 14960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 894772
	L1D_cache_core[17]: Access = 14960, Miss = 14960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 879877
	L1D_cache_core[18]: Access = 16300, Miss = 16300, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 884073
	L1D_cache_core[19]: Access = 16280, Miss = 16280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 886076
	L1D_cache_core[20]: Access = 16940, Miss = 16940, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 879993
	L1D_cache_core[21]: Access = 17580, Miss = 17580, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 875332
	L1D_cache_core[22]: Access = 14340, Miss = 14340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 904607
	L1D_cache_core[23]: Access = 16240, Miss = 16240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 909988
	L1D_cache_core[24]: Access = 15620, Miss = 15620, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 882404
	L1D_cache_core[25]: Access = 16940, Miss = 16940, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 861125
	L1D_cache_core[26]: Access = 14960, Miss = 14960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 918363
	L1D_cache_core[27]: Access = 14320, Miss = 14320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 887829
	L1D_cache_core[28]: Access = 14320, Miss = 14320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 869471
	L1D_cache_core[29]: Access = 14960, Miss = 14960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 865720
	L1D_cache_core[30]: Access = 14248, Miss = 14248, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 921133
	L1D_cache_core[31]: Access = 15182, Miss = 15182, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 888776
	L1D_cache_core[32]: Access = 14807, Miss = 14807, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 913209
	L1D_cache_core[33]: Access = 14506, Miss = 14506, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 902084
	L1D_cache_core[34]: Access = 15933, Miss = 15933, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 874035
	L1D_cache_core[35]: Access = 14172, Miss = 14172, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 892146
	L1D_cache_core[36]: Access = 14872, Miss = 14872, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 905109
	L1D_cache_core[37]: Access = 15280, Miss = 15280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 876781
	L1D_cache_core[38]: Access = 16477, Miss = 16477, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 885097
	L1D_cache_core[39]: Access = 16709, Miss = 16709, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 868500
	L1D_cache_core[40]: Access = 15106, Miss = 15106, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 913218
	L1D_cache_core[41]: Access = 14640, Miss = 14640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 900486
	L1D_cache_core[42]: Access = 15275, Miss = 15275, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 879485
	L1D_cache_core[43]: Access = 14758, Miss = 14758, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 912123
	L1D_cache_core[44]: Access = 15499, Miss = 15499, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 897312
	L1D_cache_core[45]: Access = 14345, Miss = 14345, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 860236
	L1D_cache_core[46]: Access = 14973, Miss = 14973, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 881987
	L1D_cache_core[47]: Access = 18002, Miss = 18002, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 841889
	L1D_cache_core[48]: Access = 15334, Miss = 15334, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 890619
	L1D_cache_core[49]: Access = 14550, Miss = 14550, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 880760
	L1D_cache_core[50]: Access = 14741, Miss = 14741, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 918928
	L1D_cache_core[51]: Access = 15781, Miss = 15781, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 911438
	L1D_cache_core[52]: Access = 14768, Miss = 14768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 885674
	L1D_cache_core[53]: Access = 15036, Miss = 15036, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 899889
	L1D_cache_core[54]: Access = 15815, Miss = 15815, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 883353
	L1D_cache_core[55]: Access = 15547, Miss = 15547, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 867210
	L1D_cache_core[56]: Access = 16488, Miss = 16488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 864436
	L1D_cache_core[57]: Access = 14466, Miss = 14466, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 880432
	L1D_cache_core[58]: Access = 15293, Miss = 15293, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 876602
	L1D_cache_core[59]: Access = 14593, Miss = 14593, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 890477
	L1D_total_cache_accesses = 770336
	L1D_total_cache_misses = 770336
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 44378769
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 40178
	L1C_total_cache_misses = 1120
	L1C_total_cache_miss_rate = 0.0279
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 462853
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 35803295
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 39058
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 307483
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8575474
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 7634568
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 10420
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
304, 37, 451, 32, 451, 32, 393, 32, 451, 32, 393, 32, 209, 32, 37, 32, 32, 32, 32, 32, 32, 32, 32, 32, 260, 32, 19, 19, 19, 11, 11, 19, 
gpgpu_n_tot_thrd_icount = 483721344
gpgpu_n_tot_w_icount = 15116292
gpgpu_n_stall_shd_mem = 54285109
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 575315
gpgpu_n_mem_write_global = 307381
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 14916288
gpgpu_n_store_insn = 9839648
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1285696
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 54285109
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:87468397	W0_Idle:3586398	W0_Scoreboard:12936737	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:15117108
Warp Occupancy Distribution:
Stall:33259275	W0_Idle:705622	W0_Scoreboard:2634101	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3103882
Warp Occupancy Distribution:
Stall:27169722	W0_Idle:1420609	W0_Scoreboard:5071273	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6041276
warp_utilization0: 0.126919
warp_utilization1: 0.078178
warp_utilization2: 0.152162
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3701896 {8:462737,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 41803816 {136:307381,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 4610864 {40:110959,72:745,136:874,}
traffic_breakdown_coretomem[INST_ACC_R] = 5360 {8:670,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 62881232 {136:462362,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2457216 {8:307152,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 4603496 {40:110785,72:745,136:871,}
traffic_breakdown_memtocore[INST_ACC_R] = 91120 {136:670,}
maxmrqlatency = 1225 
maxdqlatency = 0 
maxmflatency = 6832 
averagemflatency = 1391 
averagemflatency_1 = 1328 
averagemflatency_2= 1411 
averagemflatency_3 = 1427 
averagemrqlatency_1 = 60 
averagemrqlatency_2 = 71 
averagemrqlatency_3 = 71 
max_icnt2mem_latency = 6668 
max_icnt2sh_latency = 992571 
mrq_lat_table:350514 	10436 	16827 	39074 	120130 	201528 	270834 	201455 	46510 	779 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1991 	26911 	225774 	510320 	116230 	749 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	4551 	5141 	20754 	48577 	46988 	118914 	327614 	283145 	27098 	335 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	484201 	89428 	1154 	40 	0 	0 	0 	0 	0 	1418 	2404 	5109 	9655 	19265 	41529 	82620 	145152 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	4 	79 	1900 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        30        20        18        28        30        13        14        20        32        11        14        20        14 
dram[1]:        28        32        32        22        20        16        28        24        17        12        16        28        10        26        14        14 
dram[2]:        32        32        28        20        20        24        22        26        14        14        30        18        13        16        16         6 
dram[3]:        28        32        40        22        20        22        20        26        12        12        30         8        14        14        16         8 
dram[4]:        32        32        22        40        20        12        24        20        21        16        18        32        20        16         6        28 
dram[5]:        32        32        22        22        20        24        22        18        11        23        22        28        22        14         7        22 
maximum service time to same row:
dram[0]:       919       937      1407      1814      2419      2232      1729      1821      2207      2298      1822      1830      1797      2117      1916      2281 
dram[1]:       921      1139      1201      1136      2161      1729      1735      1725      1986      2117      1819      1709      1800      1885      2323      1862 
dram[2]:      1054      1367      1113      1319      1704      2753      1699      1707      2509      2040      1760      1735      1747      1740      1979      2125 
dram[3]:      1197      1281      1710      1172      1704      1784      1697      1720      2226      1898      1758      1732      1797      1745      1970      2163 
dram[4]:       969      1152       998      1491      2086      1774      1710      1738      2143      2125      1719      1732      1709      1764      2141      1857 
dram[5]:      1095      1162      1016      1238      1691      1766      1710      1755      1887      1863      1713      1737      1707      1769      1934      1832 
average row accesses per activate:
dram[0]:  1.357594  1.385278  1.386460  1.405059  1.360554  1.380967  1.379105  1.395995  1.356047  1.388614  1.372152  1.375441  1.365191  1.388355  1.373984  1.390154 
dram[1]:  1.378703  1.393490  1.390968  1.401832  1.379075  1.375421  1.388252  1.391602  1.368366  1.374381  1.381908  1.392533  1.388786  1.389899  1.380569  1.382369 
dram[2]:  1.391575  1.368311  1.404100  1.383258  1.378237  1.349091  1.391202  1.381403  1.380148  1.365927  1.377886  1.367314  1.383645  1.363761  1.385166  1.367759 
dram[3]:  1.394446  1.392771  1.388405  1.389958  1.375908  1.370204  1.402787  1.382499  1.385112  1.377095  1.382337  1.379226  1.381994  1.393738  1.384234  1.377556 
dram[4]:  1.359500  1.388365  1.366907  1.407441  1.370547  1.377546  1.376160  1.405604  1.365749  1.388710  1.343913  1.382913  1.376530  1.397179  1.366453  1.387121 
dram[5]:  1.392059  1.389333  1.388599  1.396105  1.382947  1.375052  1.393959  1.389137  1.376923  1.380978  1.372855  1.385936  1.384731  1.386497  1.386592  1.379336 
average row locality = 1258092/910891 = 1.381166
average row locality_1 = 403130/326474 = 1.234800
average row locality_2 = 432718/296605 = 1.458903
average row locality_3 = 422244/287812 = 1.467083
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      9640      9030      8952      8722      9301      8970      9244      9068      9401      8726      9225      9047      9326      8902      9092      8850 
dram[1]:      8923      8633      8787      8605      8892      8943      8884      8914      8987      8926      8856      8768      8797      8788      8840      8822 
dram[2]:      8927      9325      8687      8998      9026      9956      8945      9278      8865      9184      8927      9213      9000      9381      8803      9216 
dram[3]:      8731      8762      8799      8761      8855      9127      8698      9065      8733      8813      8829      8899      8856      8674      8830      8911 
dram[4]:      9337      8993      9234      8698      9175      9156      9373      8839      9108      8869      9874      8960      9097      8807      9114      8934 
dram[5]:      8842      8775      8802      8724      8816      9068      8799      8932      8938      8817      8926      8715      8863      8781      8744      8877 
total reads: 860922
bank skew: 9956/8605 = 1.16
chip skew: 145731/141343 = 1.03
number of total write accesses:
dram[0]:      4760      4162      4115      3890      4461      4134      4405      4247      4569      3910      4385      4211      4489      4094      4259      4027 
dram[1]:      4063      3784      3965      3790      4052      4118      4068      4112      4164      4119      4022      3950      3984      3981      4020      4006 
dram[2]:      4055      4458      3846      4172      4174      5112      4118      4449      4041      4369      4083      4375      4167      4558      3971      4388 
dram[3]:      3872      3918      3966      3946      4018      4301      3889      4254      3922      4007      4006      4076      4039      3878      4006      4091 
dram[4]:      4466      4113      4405      3862      4338      4305      4562      4004      4290      4046      5031      4103      4287      3973      4295      4099 
dram[5]:      3991      3911      3987      3895      3997      4228      3985      4116      4133      4004      4112      3879      4055      3972      3935      4046 
total reads: 397266
bank skew: 5112/3784 = 1.35
chip skew: 68336/64189 = 1.06
average mf latency per bank:
dram[0]:       1116       916      1082       931      1103       944      1090       942      1082       926      1080       921      1082       930      1111       950
dram[1]:        852       865       856       875       883       866       878       875       856       858       865       864       862       867       878       883
dram[2]:        946      1225       956      1236       969      1836       958      1254       953      1225       952      1242       954      1244       981      1260
dram[3]:        835       893       835       903       850       945       849       909       841       908       842       888       842       903       860       916
dram[4]:       1018      1043      1015      1067      1034      1085      1036      1068      1028      1070      1084      1052      1021      1072      1054      1087
dram[5]:        857       880       867       893       875       911       881       893       858       891       863       888       864       892       889       907
maximum mf latency per bank:
dram[0]:       5552      4721      4435      4276      4682      4360      5998      4536      6287      4091      4692      5337      6229      4794      5812      5008
dram[1]:       5333      3685      5592      4784      4121      4350      4243      4101      5801      4534      4240      4119      5587      4506      5780      4412
dram[2]:       4160      5478      3997      6141      4438      6832      5349      5910      4056      6197      4577      5622      4584      5681      4547      5368
dram[3]:       5363      4394      3787      5019      4944      4032      5176      3955      3663      4114      4509      4599      5319      4278      4276      4266
dram[4]:       4926      5219      4625      4604      5167      5357      4462      4527      5428      4208      4891      4539      5136      5334      5345      4801
dram[5]:       4417      5055      4962      4783      4480      3840      5644      5720      4007      5065      4556      3787      3771      4797      5044      4648
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1310194 n_nop=573079 n_act=154977 n_pre=154963 n_req=196815 n_req_1=17109 n_req_2=72916 n_req_3=106790 n_rd=290957 n_write=136218 bw_util=0.6008 bw_util_1=0.05223 bw_util_2=0.2226 bw_util_3=0.326 blp=10.067334 blp_1= 1.649049 blp_2= 3.720744 blp_3= 5.117906
 n_activity=1307856 dram_eff=0.6019 dram_eff_1=0.05232 dram_eff_2=0.223 dram_eff_3=0.3265
bk0: 19280a 492957i bk1: 18060a 543634i bk2: 17902a 534496i bk3: 17438a 547540i bk4: 18602a 457187i bk5: 17940a 475071i bk6: 18486a 419443i bk7: 18136a 423089i bk8: 18802a 511466i bk9: 17450a 576143i bk10: 18448a 499914i bk11: 18083a 501203i bk12: 18648a 446766i bk13: 17802a 484153i bk14: 18182a 437640i bk15: 17698a 450681i 
bw_dist = 0.052	0.223	0.326	0.397	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.5768
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1310194 n_nop=602263 n_act=148434 n_pre=148421 n_req=192552 n_req_1=13309 n_req_2=72916 n_req_3=106327 n_rd=282698 n_write=128378 bw_util=0.5878 bw_util_1=0.04062 bw_util_2=0.2226 bw_util_3=0.3246 blp=9.413964 blp_1= 1.591590 blp_2= 3.721235 blp_3= 5.063709
 n_activity=1301012 dram_eff=0.5919 dram_eff_1=0.04091 dram_eff_2=0.2242 dram_eff_3=0.3268
bk0: 17844a 600819i bk1: 17264a 618165i bk2: 17572a 581351i bk3: 17210a 583093i bk4: 17782a 532068i bk5: 17886a 510871i bk6: 17766a 496547i bk7: 17824a 473082i bk8: 17972a 582603i bk9: 17838a 569959i bk10: 17712a 569010i bk11: 17536a 561846i bk12: 17594a 551987i bk13: 17576a 531706i bk14: 17680a 501801i bk15: 17642a 483992i 
bw_dist = 0.041	0.223	0.325	0.405	0.007
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.8448
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1310194 n_nop=571194 n_act=155464 n_pre=155452 n_req=196968 n_req_1=17424 n_req_2=72920 n_req_3=106624 n_rd=291434 n_write=136650 bw_util=0.6013 bw_util_1=0.05319 bw_util_2=0.2226 bw_util_3=0.3255 blp=10.077953 blp_1= 1.685524 blp_2= 3.767523 blp_3= 5.105805
 n_activity=1308283 dram_eff=0.6022 dram_eff_1=0.05326 dram_eff_2=0.2229 dram_eff_3=0.3259
bk0: 17852a 580010i bk1: 18650a 510155i bk2: 17374a 570994i bk3: 17996a 511150i bk4: 18048a 492455i bk5: 19912a 344187i bk6: 17886a 469306i bk7: 18554a 385700i bk8: 17726a 580058i bk9: 18364a 519606i bk10: 17854a 537376i bk11: 18424a 484304i bk12: 17996a 499601i bk13: 18762a 424238i bk14: 17606a 474959i bk15: 18430a 397757i 
bw_dist = 0.053	0.223	0.325	0.397	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.7371
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1310194 n_nop=602363 n_act=148414 n_pre=148400 n_req=192437 n_req_1=13389 n_req_2=72920 n_req_3=106128 n_rd=282657 n_write=128360 bw_util=0.5874 bw_util_1=0.04086 bw_util_2=0.2226 bw_util_3=0.324 blp=9.422180 blp_1= 1.590793 blp_2= 3.741328 blp_3= 5.059445
 n_activity=1300246 dram_eff=0.5919 dram_eff_1=0.04117 dram_eff_2=0.2243 dram_eff_3=0.3264
bk0: 17462a 622506i bk1: 17518a 600681i bk2: 17598a 583297i bk3: 17522a 567156i bk4: 17710a 538601i bk5: 18254a 483573i bk6: 17390a 523494i bk7: 18130a 454713i bk8: 17462a 609261i bk9: 17622a 585288i bk10: 17657a 571706i bk11: 17794a 551241i bk12: 17710a 539235i bk13: 17348a 541531i bk14: 17660a 503111i bk15: 17820a 469686i 
bw_dist = 0.041	0.223	0.324	0.405	0.008
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.9265
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1310194 n_nop=572558 n_act=155102 n_pre=155087 n_req=196815 n_req_1=17259 n_req_2=72918 n_req_3=106638 n_rd=291109 n_write=136338 bw_util=0.6008 bw_util_1=0.05269 bw_util_2=0.2226 bw_util_3=0.3255 blp=10.059845 blp_1= 1.653934 blp_2= 3.727849 blp_3= 5.116619
 n_activity=1307668 dram_eff=0.602 dram_eff_1=0.05279 dram_eff_2=0.223 dram_eff_3=0.3261
bk0: 18673a 525988i bk1: 17982a 555333i bk2: 18468a 504520i bk3: 17396a 556562i bk4: 18339a 475720i bk5: 18310a 448399i bk6: 18746a 405847i bk7: 17676a 458962i bk8: 18216a 549812i bk9: 17738a 559482i bk10: 19747a 412894i bk11: 17920a 513351i bk12: 18194a 474506i bk13: 17612a 500178i bk14: 18226a 432059i bk15: 17866a 439604i 
bw_dist = 0.053	0.223	0.326	0.397	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.5957
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1310194 n_nop=601963 n_act=148482 n_pre=148469 n_req=192524 n_req_1=13449 n_req_2=72919 n_req_3=106156 n_rd=282806 n_write=128474 bw_util=0.5877 bw_util_1=0.04105 bw_util_2=0.2226 bw_util_3=0.324 blp=9.474799 blp_1= 1.596491 blp_2= 3.748416 blp_3= 5.095112
 n_activity=1299559 dram_eff=0.5925 dram_eff_1=0.04139 dram_eff_2=0.2244 dram_eff_3=0.3267
bk0: 17682a 602209i bk1: 17548a 592664i bk2: 17602a 572406i bk3: 17446a 566225i bk4: 17632a 544185i bk5: 18132a 491616i bk6: 17598a 504144i bk7: 17858a 470070i bk8: 17870a 589475i bk9: 17634a 582742i bk10: 17852a 549355i bk11: 17430a 571175i bk12: 17718a 537539i bk13: 17562a 525198i bk14: 17488a 504404i bk15: 17754a 480566i 
bw_dist = 0.041	0.223	0.324	0.404	0.008
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.8635

========= L2 cache stats =========
L2_cache_bank[0]: Access = 76765, Miss = 74197, Miss_rate = 0.967, Pending_hits = 332, Reservation_fails = 108891
L2_cache_bank[1]: Access = 72449, Miss = 71331, Miss_rate = 0.985, Pending_hits = 95, Reservation_fails = 87635
L2_cache_bank[2]: Access = 72133, Miss = 70987, Miss_rate = 0.984, Pending_hits = 119, Reservation_fails = 81602
L2_cache_bank[3]: Access = 71362, Miss = 70418, Miss_rate = 0.987, Pending_hits = 86, Reservation_fails = 83148
L2_cache_bank[4]: Access = 72195, Miss = 71200, Miss_rate = 0.986, Pending_hits = 98, Reservation_fails = 45993
L2_cache_bank[5]: Access = 81376, Miss = 74570, Miss_rate = 0.916, Pending_hits = 179, Reservation_fails = 124954
L2_cache_bank[6]: Access = 71218, Miss = 70347, Miss_rate = 0.988, Pending_hits = 75, Reservation_fails = 63627
L2_cache_bank[7]: Access = 72529, Miss = 71030, Miss_rate = 0.979, Pending_hits = 113, Reservation_fails = 83866
L2_cache_bank[8]: Access = 76954, Miss = 74328, Miss_rate = 0.966, Pending_hits = 296, Reservation_fails = 119230
L2_cache_bank[9]: Access = 72532, Miss = 71273, Miss_rate = 0.983, Pending_hits = 111, Reservation_fails = 77411
L2_cache_bank[10]: Access = 71685, Miss = 70747, Miss_rate = 0.987, Pending_hits = 98, Reservation_fails = 67973
L2_cache_bank[11]: Access = 71775, Miss = 70708, Miss_rate = 0.985, Pending_hits = 87, Reservation_fails = 77046
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 76765, Miss = 74197 (0.967), PendingHit = 332 (0.00432)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 72449, Miss = 71331 (0.985), PendingHit = 95 (0.00131)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 72133, Miss = 70987 (0.984), PendingHit = 119 (0.00165)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 71362, Miss = 70418 (0.987), PendingHit = 86 (0.00121)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 72195, Miss = 71200 (0.986), PendingHit = 98 (0.00136)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 81376, Miss = 74570 (0.916), PendingHit = 179 (0.0022)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 71218, Miss = 70347 (0.988), PendingHit = 75 (0.00105)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 72529, Miss = 71030 (0.979), PendingHit = 113 (0.00156)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 76954, Miss = 74328 (0.966), PendingHit = 296 (0.00385)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 72532, Miss = 71273 (0.983), PendingHit = 111 (0.00153)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 71685, Miss = 70747 (0.987), PendingHit = 98 (0.00137)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 71775, Miss = 70708 (0.985), PendingHit = 87 (0.00121)
L2 Cache Total Miss Rate = 0.975
Stream 1: L2 Cache Miss Rate = 0.921
Stream 2: L2 Cache Miss Rate = 0.999
Stream 3: L2 Cache Miss Rate = 0.962
Stream 1: Accesses  = 269540
Stream 1: Misses  = 248271
Stream 2: Accesses  = 308452
Stream 2: Misses  = 308255
Stream 3: Accesses  = 574521
Stream 3: Misses  = 552881
Stream 1+2: Accesses  = 577992
Stream 1+2: Misses  = 556526
Stream 1+2+3: Accesses  = 1152513
Stream 1+2+3: Misses  = 1109407
Total Accesses  = 882973
MPKI-CORES
CORE_L2MPKI_0	53.988
CORE_L2MPKI_1	67.990
CORE_L2MPKI_2	77.625
CORE_L2MPKI_3	62.435
CORE_L2MPKI_4	75.979
CORE_L2MPKI_5	74.554
CORE_L2MPKI_6	60.812
CORE_L2MPKI_7	76.553
CORE_L2MPKI_8	66.520
CORE_L2MPKI_9	61.137
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	1.596
CORE_L2MPKI_21	1.596
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.596
CORE_L2MPKI_25	1.596
CORE_L2MPKI_26	1.596
CORE_L2MPKI_27	1.596
CORE_L2MPKI_28	1.596
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	1.594
CORE_L2MPKI_31	1.595
CORE_L2MPKI_32	1.595
CORE_L2MPKI_33	1.594
CORE_L2MPKI_34	1.596
CORE_L2MPKI_35	1.594
CORE_L2MPKI_36	1.595
CORE_L2MPKI_37	1.596
CORE_L2MPKI_38	1.595
CORE_L2MPKI_39	1.595
CORE_L2MPKI_40	1.595
CORE_L2MPKI_41	1.595
CORE_L2MPKI_42	1.594
CORE_L2MPKI_43	1.595
CORE_L2MPKI_44	1.595
CORE_L2MPKI_45	1.595
CORE_L2MPKI_46	1.594
CORE_L2MPKI_47	1.597
CORE_L2MPKI_48	1.596
CORE_L2MPKI_49	1.594
CORE_L2MPKI_50	1.596
CORE_L2MPKI_51	1.595
CORE_L2MPKI_52	1.595
CORE_L2MPKI_53	1.595
CORE_L2MPKI_54	1.597
CORE_L2MPKI_55	1.596
CORE_L2MPKI_56	1.594
CORE_L2MPKI_57	1.595
CORE_L2MPKI_58	1.595
CORE_L2MPKI_59	1.594
Avg_MPKI_Stream1= 34.678
Avg_MPKI_Stream2= 1.596
Avg_MPKI_Stream3= 1.595
MISSES-CORES
CORE_MISSES_0	6152
CORE_MISSES_1	9288
CORE_MISSES_2	11322
CORE_MISSES_3	7742
CORE_MISSES_4	11279
CORE_MISSES_5	11492
CORE_MISSES_6	7459
CORE_MISSES_7	11271
CORE_MISSES_8	8489
CORE_MISSES_9	7491
CORE_MISSES_10	14341
CORE_MISSES_11	16940
CORE_MISSES_12	16260
CORE_MISSES_13	14322
CORE_MISSES_14	15622
CORE_MISSES_15	16301
CORE_MISSES_16	14960
CORE_MISSES_17	14960
CORE_MISSES_18	16300
CORE_MISSES_19	16280
CORE_MISSES_20	16940
CORE_MISSES_21	17580
CORE_MISSES_22	14342
CORE_MISSES_23	16240
CORE_MISSES_24	15620
CORE_MISSES_25	16941
CORE_MISSES_26	14960
CORE_MISSES_27	14320
CORE_MISSES_28	14320
CORE_MISSES_29	14960
CORE_MISSES_30	14235
CORE_MISSES_31	15160
CORE_MISSES_32	14797
CORE_MISSES_33	14495
CORE_MISSES_34	15920
CORE_MISSES_35	14160
CORE_MISSES_36	14850
CORE_MISSES_37	15261
CORE_MISSES_38	16464
CORE_MISSES_39	16690
CORE_MISSES_40	15084
CORE_MISSES_41	14615
CORE_MISSES_42	15259
CORE_MISSES_43	14740
CORE_MISSES_44	15482
CORE_MISSES_45	14324
CORE_MISSES_46	14952
CORE_MISSES_47	17981
CORE_MISSES_48	15311
CORE_MISSES_49	14521
CORE_MISSES_50	14727
CORE_MISSES_51	15758
CORE_MISSES_52	14749
CORE_MISSES_53	15019
CORE_MISSES_54	15796
CORE_MISSES_55	15524
CORE_MISSES_56	16467
CORE_MISSES_57	14453
CORE_MISSES_58	15279
CORE_MISSES_59	14569
L2_MISSES = 861136
L2_total_cache_accesses = 882973
L2_total_cache_misses = 861136
L2_total_cache_miss_rate = 0.9753
L2_total_cache_pending_hits = 1689
L2_total_cache_reservation_fails = 1021376
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 19505
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1625
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 553868
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 665314
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 307245
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 352813
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 587
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 61
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 22
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3149
L2_cache_data_port_util = 0.022
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2850652
icnt_total_pkts_simt_to_mem=2228895
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       1.2769
gpu_ipc_2 =     194.2076
gpu_ipc_3 =     284.5505
gpu_tot_sim_cycle_stream_1 = 2016211
gpu_tot_sim_cycle_stream_2 = 2016211
gpu_tot_sim_cycle_stream_3 = 2016207
gpu_sim_insn_1 = 2574592
gpu_sim_insn_2 = 391563520
gpu_sim_insn_3 = 573712736
gpu_sim_cycle = 2016212
gpu_sim_insn = 967850848
gpu_ipc =     480.0343
gpu_tot_sim_cycle = 2016212
gpu_tot_sim_insn = 967850848
gpu_tot_ipc =     480.0343
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 8643237
gpu_stall_icnt2sh    = 50713
gpu_total_sim_rate=242386

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 15299126
	L1I_total_cache_misses = 14818
	L1I_total_cache_miss_rate = 0.0010
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13215
L1D_cache:
	L1D_cache_core[0]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 414
	L1D_cache_core[1]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 526
	L1D_cache_core[2]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 470
	L1D_cache_core[3]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 436
	L1D_cache_core[4]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 487
	L1D_cache_core[5]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 546
	L1D_cache_core[6]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[7]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 507
	L1D_cache_core[8]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 528
	L1D_cache_core[9]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 566
	L1D_cache_core[10]: Access = 29300, Miss = 29300, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1779883
	L1D_cache_core[11]: Access = 32560, Miss = 32560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1804324
	L1D_cache_core[12]: Access = 32520, Miss = 32520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1791847
	L1D_cache_core[13]: Access = 31240, Miss = 31240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1799029
	L1D_cache_core[14]: Access = 31240, Miss = 31240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1797946
	L1D_cache_core[15]: Access = 32580, Miss = 32580, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1823564
	L1D_cache_core[16]: Access = 30600, Miss = 30600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1824774
	L1D_cache_core[17]: Access = 30600, Miss = 30600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1795770
	L1D_cache_core[18]: Access = 31940, Miss = 31940, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1808427
	L1D_cache_core[19]: Access = 31260, Miss = 31260, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1820898
	L1D_cache_core[20]: Access = 31920, Miss = 31920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1797102
	L1D_cache_core[21]: Access = 31920, Miss = 31920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1809606
	L1D_cache_core[22]: Access = 29940, Miss = 29940, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1817447
	L1D_cache_core[23]: Access = 31220, Miss = 31220, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1854019
	L1D_cache_core[24]: Access = 31240, Miss = 31240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1825301
	L1D_cache_core[25]: Access = 32580, Miss = 32580, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1776948
	L1D_cache_core[26]: Access = 30580, Miss = 30580, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1858145
	L1D_cache_core[27]: Access = 31220, Miss = 31220, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1810701
	L1D_cache_core[28]: Access = 30600, Miss = 30600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1812725
	L1D_cache_core[29]: Access = 29940, Miss = 29940, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1767247
	L1D_cache_core[30]: Access = 31987, Miss = 31987, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1831011
	L1D_cache_core[31]: Access = 30250, Miss = 30250, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1832132
	L1D_cache_core[32]: Access = 29790, Miss = 29790, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1845761
	L1D_cache_core[33]: Access = 29461, Miss = 29461, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1833926
	L1D_cache_core[34]: Access = 31150, Miss = 31150, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1783820
	L1D_cache_core[35]: Access = 29438, Miss = 29438, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1833162
	L1D_cache_core[36]: Access = 30448, Miss = 30448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1841696
	L1D_cache_core[37]: Access = 30042, Miss = 30042, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1816848
	L1D_cache_core[38]: Access = 31455, Miss = 31455, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1769205
	L1D_cache_core[39]: Access = 31861, Miss = 31861, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1766025
	L1D_cache_core[40]: Access = 31165, Miss = 31165, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1827573
	L1D_cache_core[41]: Access = 30469, Miss = 30469, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1834298
	L1D_cache_core[42]: Access = 29883, Miss = 29883, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1806082
	L1D_cache_core[43]: Access = 29745, Miss = 29745, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1824195
	L1D_cache_core[44]: Access = 30251, Miss = 30251, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1830252
	L1D_cache_core[45]: Access = 30842, Miss = 30842, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1755674
	L1D_cache_core[46]: Access = 29085, Miss = 29085, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1797593
	L1D_cache_core[47]: Access = 33851, Miss = 33851, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1746420
	L1D_cache_core[48]: Access = 30798, Miss = 30798, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1805143
	L1D_cache_core[49]: Access = 28236, Miss = 28236, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1800218
	L1D_cache_core[50]: Access = 31013, Miss = 31013, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1803774
	L1D_cache_core[51]: Access = 30957, Miss = 30957, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1857950
	L1D_cache_core[52]: Access = 29297, Miss = 29297, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1817763
	L1D_cache_core[53]: Access = 30454, Miss = 30454, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1820031
	L1D_cache_core[54]: Access = 30433, Miss = 30433, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1783597
	L1D_cache_core[55]: Access = 29961, Miss = 29961, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1773198
	L1D_cache_core[56]: Access = 32802, Miss = 32802, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1791848
	L1D_cache_core[57]: Access = 30525, Miss = 30525, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1786831
	L1D_cache_core[58]: Access = 30378, Miss = 30378, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1801964
	L1D_cache_core[59]: Access = 30004, Miss = 30004, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1823288
	L1D_total_cache_accesses = 1541671
	L1D_total_cache_misses = 1541671
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 90422010
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 77660
	L1C_total_cache_misses = 1120
	L1C_total_cache_miss_rate = 0.0144
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 925579
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 72886051
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 76540
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 616092
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 17535959
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 15284308
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 14818
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13215
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
631, 37, 631, 32, 631, 32, 631, 32, 631, 32, 631, 32, 631, 32, 299, 32, 266, 32, 261, 32, 114, 32, 166, 32, 337, 32, 19, 19, 19, 11, 11, 19, 
gpgpu_n_tot_thrd_icount = 968466464
gpgpu_n_tot_w_icount = 30264577
gpgpu_n_stall_shd_mem = 110560629
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1167318
gpgpu_n_mem_write_global = 615984
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 29854048
gpgpu_n_store_insn = 19715136
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2485120
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 110560629
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:178177442	W0_Idle:6894971	W0_Scoreboard:26607713	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:30265314
Warp Occupancy Distribution:
Stall:67672604	W0_Idle:1402801	W0_Scoreboard:5343942	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6229133
Warp Occupancy Distribution:
Stall:55486130	W0_Idle:2617679	W0_Scoreboard:10458371	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:12086300
warp_utilization0: 0.125091
warp_utilization1: 0.077238
warp_utilization2: 0.149864
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7403776 {8:925472,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 83773824 {136:615984,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 9855728 {40:239106,72:1268,136:1472,}
traffic_breakdown_coretomem[INST_ACC_R] = 8240 {8:1030,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 125821080 {136:925155,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4926184 {8:615773,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 9849288 {40:238945,72:1268,136:1472,}
traffic_breakdown_memtocore[INST_ACC_R] = 140080 {136:1030,}
maxmrqlatency = 1225 
maxdqlatency = 0 
maxmflatency = 7368 
averagemflatency = 1411 
averagemflatency_1 = 1333 
averagemflatency_2= 1441 
averagemflatency_3 = 1453 
averagemrqlatency_1 = 61 
averagemrqlatency_2 = 72 
averagemrqlatency_3 = 72 
max_icnt2mem_latency = 6968 
max_icnt2sh_latency = 2016211 
mrq_lat_table:711466 	21051 	34453 	79466 	241707 	410573 	552387 	414221 	99143 	1645 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3453 	48605 	444018 	1034327 	250522 	1747 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	8463 	10638 	42370 	93752 	96021 	241833 	655127 	578223 	56827 	852 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	995651 	169768 	1438 	43 	0 	0 	0 	0 	0 	1418 	2404 	5109 	9655 	19265 	41529 	82620 	162155 	291617 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	4 	140 	3886 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        30        20        26        28        30        13        16        20        32        11        14        20        14 
dram[1]:        28        32        32        22        20        22        28        24        17        12        18        28        10        26        14        14 
dram[2]:        32        32        28        20        20        24        22        26        14        14        30        18        13        16        16        18 
dram[3]:        28        32        40        22        20        22        20        26        12        12        30        16        14        14        16         8 
dram[4]:        32        32        22        40        24        12        24        20        21        16        18        32        20        16         8        28 
dram[5]:        32        32        22        22        24        24        22        18        12        26        22        28        22        14        14        22 
maximum service time to same row:
dram[0]:       919       937      1407      1814      2419      2232      1729      1821      2207      2298      1822      1830      1797      2117      1916      2281 
dram[1]:      1025      1377      1201      1136      2161      1729      1735      1725      1986      2117      1819      1709      1800      1885      2323      1862 
dram[2]:      1054      1367      1113      1319      1704      2753      1699      1707      2509      2040      1760      1735      1747      1740      1979      2125 
dram[3]:      1197      1281      1710      1172      1704      1784      1697      1720      2226      1898      1758      1732      1797      1745      1970      2163 
dram[4]:      1183      1152      1063      1491      2086      1774      1710      1738      2143      2125      1719      1732      1709      1764      2141      1857 
dram[5]:      1429      1162      1412      1238      1691      1766      1710      1755      1887      1863      1713      1737      1707      1769      1934      1832 
average row accesses per activate:
dram[0]:  1.349843  1.364446  1.377083  1.385839  1.358357  1.368554  1.362716  1.375374  1.351936  1.374190  1.364384  1.365075  1.362086  1.374593  1.363668  1.373533 
dram[1]:  1.365821  1.375880  1.373847  1.381928  1.370581  1.366199  1.374903  1.371568  1.359236  1.363321  1.373786  1.377100  1.373220  1.372622  1.370277  1.371500 
dram[2]:  1.369766  1.358194  1.387151  1.375409  1.362376  1.341732  1.375026  1.364894  1.370935  1.361401  1.366444  1.358250  1.369484  1.354572  1.375759  1.360067 
dram[3]:  1.379625  1.375505  1.374464  1.373315  1.365063  1.357663  1.381089  1.362821  1.369782  1.364828  1.367198  1.370092  1.368226  1.377856  1.370332  1.365264 
dram[4]:  1.354219  1.377068  1.357549  1.386646  1.365344  1.364425  1.363716  1.383121  1.357560  1.375333  1.335321  1.369550  1.364751  1.382402  1.359448  1.372156 
dram[5]:  1.376411  1.376416  1.371996  1.377639  1.370334  1.367029  1.374028  1.369795  1.360979  1.366971  1.365300  1.375980  1.364670  1.375295  1.375251  1.372232 
average row locality = 2566119/1875231 = 1.368428
average row locality_1 = 853667/699080 = 1.221129
average row locality_2 = 865537/595848 = 1.452614
average row locality_3 = 846915/580303 = 1.459436
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     19215     18264     18046     17614     18552     18082     18763     18418     18814     17873     18508     18331     18754     18126     18426     17994 
dram[1]:     18021     17643     17927     17556     17968     18056     18150     18199     18278     18160     17968     17900     18033     18074     18075     17930 
dram[2]:     18141     18651     17651     18067     18371     19809     18190     18846     17989     18437     18116     18545     18398     18928     17848     18621 
dram[3]:     17685     17779     17821     17769     18078     18511     17858     18504     17870     17981     18025     17937     18135     17761     17968     18117 
dram[4]:     18629     18032     18573     17729     18383     18490     18878     18069     18419     17983     19720     18225     18418     18015     18411     18177 
dram[5]:     17893     17713     17858     17811     17958     18326     18001     18260     18271     17997     18063     17713     18339     17953     17849     18005 
total reads: 1746286
bank skew: 19809/17556 = 1.13
chip skew: 294608/287799 = 1.02
number of total write accesses:
dram[0]:      9538      8561      8394      7909      8933      8433      9111      8737      9190      8216      8887      8662      9117      8449      8806      8340 
dram[1]:      8353      7947      8286      7878      8359      8412      8508      8526      8677      8527      8351      8248      8399      8408      8474      8278 
dram[2]:      8454      8957      7979      8389      8743     10172      8524      9181      8359      8810      8476      8895      8726      9266      8213      8987 
dram[3]:      8005      8098      8155      8107      8452      8888      8199      8844      8252      8367      8397      8303      8477      8111      8342      8495 
dram[4]:      8928      8354      8878      8066      8732      8866      9205      8419      8777      8367     10063      8600      8746      8367      8765      8543 
dram[5]:      8201      8048      8177      8163      8325      8709      8340      8614      8642      8394      8417      8089      8676      8314      8213      8394 
total reads: 819929
bank skew: 10172/7878 = 1.29
chip skew: 140131/133492 = 1.05
average mf latency per bank:
dram[0]:       1083       911      1066       931      1078       937      1068       933      1055       916      1059       916      1065       923      1081       943
dram[1]:        862       874       868       884       888       879       882       888       862       865       869       875       867       877       882       889
dram[2]:        961      1240       974      1253       976      1799       975      1265       968      1245       961      1254       969      1257       988      1272
dram[3]:        862       924       861       929       876       955       877       932       863       929       868       924       866       931       883       940
dram[4]:       1038      1058      1031      1063      1047      1076      1054      1072      1036      1064      1081      1050      1037      1067      1057      1083
dram[5]:        872       886       877       890       884       898       889       890       863       880       876       889       873       890       894       902
maximum mf latency per bank:
dram[0]:       5552      4721      4745      4365      5253      5550      6080      4564      6287      4522      5953      6061      6229      4949      5812      5589
dram[1]:       5333      5077      5592      4784      5420      5044      4243      5026      5801      4534      4240      5235      5587      5776      5780      5532
dram[2]:       6097      6353      4554      6141      5387      7248      5459      6253      5571      6846      4889      7368      4584      7154      5220      6572
dram[3]:       5363      5446      5089      5019      4944      4502      5331      5051      5049      5114      5286      6150      6077      4337      4508      5563
dram[4]:       6237      5378      4989      4604      5167      5357      4568      4658      5428      4616      5891      4539      5136      5334      5779      5254
dram[5]:       4417      5509      4962      4783      4484      4947      5644      5720      4094      5385      4556      4941      5337      4970      5044      4648
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2661399 n_nop=1161617 n_act=316859 n_pre=316846 n_req=396572 n_req_1=36791 n_req_2=145831 n_req_3=213950 n_rd=587527 n_write=278550 bw_util=0.596 bw_util_1=0.05529 bw_util_2=0.2192 bw_util_3=0.3215 blp=10.069613 blp_1= 1.691610 blp_2= 3.673682 blp_3= 5.057410
 n_activity=2658213 dram_eff=0.5967 dram_eff_1=0.05536 dram_eff_2=0.2194 dram_eff_3=0.3219
bk0: 38428a 1022980i bk1: 36528a 1100082i bk2: 36092a 1090718i bk3: 35228a 1114438i bk4: 37104a 949020i bk5: 36159a 970597i bk6: 37522a 839537i bk7: 36834a 839737i bk8: 37626a 1056803i bk9: 35746a 1138368i bk10: 37010a 1024669i bk11: 36662a 1011478i bk12: 37508a 919676i bk13: 36252a 966297i bk14: 36844a 880360i bk15: 35984a 898996i 
bw_dist = 0.055	0.219	0.322	0.403	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.5292
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2661399 n_nop=1203506 n_act=307410 n_pre=307399 n_req=390621 n_req_1=31229 n_req_2=145830 n_req_3=213562 n_rd=575838 n_write=267246 bw_util=0.5871 bw_util_1=0.04692 bw_util_2=0.2192 bw_util_3=0.321 blp=9.603390 blp_1= 1.642889 blp_2= 3.672558 blp_3= 5.021553
 n_activity=2649158 dram_eff=0.5898 dram_eff_1=0.04714 dram_eff_2=0.2202 dram_eff_3=0.3224
bk0: 36040a 1198538i bk1: 35286a 1209320i bk2: 35854a 1141008i bk3: 35110a 1153482i bk4: 35926a 1059949i bk5: 36110a 1020314i bk6: 36300a 965597i bk7: 36396a 922875i bk8: 36554a 1157086i bk9: 36320a 1125559i bk10: 35936a 1125657i bk11: 35796a 1106484i bk12: 36062a 1062110i bk13: 36146a 1021908i bk14: 36144a 970851i bk15: 35858a 951109i 
bw_dist = 0.047	0.219	0.321	0.408	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.2755
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2661399 n_nop=1155170 n_act=318408 n_pre=318393 n_req=397218 n_req_1=37824 n_req_2=145838 n_req_3=213556 n_rd=589178 n_write=280250 bw_util=0.597 bw_util_1=0.05684 bw_util_2=0.2192 bw_util_3=0.3209 blp=10.147807 blp_1= 1.737099 blp_2= 3.731089 blp_3= 5.084772
 n_activity=2659381 dram_eff=0.5974 dram_eff_1=0.05689 dram_eff_2=0.2194 dram_eff_3=0.3212
bk0: 36280a 1150259i bk1: 37300a 1044328i bk2: 35300a 1135229i bk3: 36132a 1049096i bk4: 36742a 969095i bk5: 39616a 730074i bk6: 36380a 920057i bk7: 37686a 769051i bk8: 35978a 1156709i bk9: 36866a 1058359i bk10: 36230a 1070735i bk11: 37084a 978591i bk12: 36796a 970826i bk13: 37850a 850271i bk14: 35696a 949602i bk15: 37242a 797052i 
bw_dist = 0.057	0.219	0.321	0.402	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.7751
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2661399 n_nop=1203902 n_act=307485 n_pre=307469 n_req=390311 n_req_1=31263 n_req_2=145838 n_req_3=213210 n_rd=575574 n_write=266969 bw_util=0.5866 bw_util_1=0.04698 bw_util_2=0.2192 bw_util_3=0.3204 blp=9.614245 blp_1= 1.647434 blp_2= 3.686546 blp_3= 5.028738
 n_activity=2647480 dram_eff=0.5897 dram_eff_1=0.04723 dram_eff_2=0.2203 dram_eff_3=0.3221
bk0: 35370a 1234881i bk1: 35556a 1190156i bk2: 35642a 1154901i bk3: 35538a 1127197i bk4: 36156a 1043006i bk5: 37022a 952885i bk6: 35716a 1008628i bk7: 37004a 880028i bk8: 35734a 1196370i bk9: 35962a 1156886i bk10: 36044a 1123425i bk11: 35874a 1103607i bk12: 36270a 1046805i bk13: 35522a 1059084i bk14: 35934a 984625i bk15: 36230a 917236i 
bw_dist = 0.047	0.219	0.320	0.408	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.3577
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2661399 n_nop=1158797 n_act=317508 n_pre=317493 n_req=396823 n_req_1=37311 n_req_2=145836 n_req_3=213676 n_rd=588264 n_write=279337 bw_util=0.5964 bw_util_1=0.05607 bw_util_2=0.2192 bw_util_3=0.3211 blp=10.085052 blp_1= 1.699891 blp_2= 3.679650 blp_3= 5.060026
 n_activity=2658602 dram_eff=0.597 dram_eff_1=0.05613 dram_eff_2=0.2194 dram_eff_3=0.3215
bk0: 37256a 1093250i bk1: 36064a 1129508i bk2: 37146a 1027673i bk3: 35454a 1098433i bk4: 36762a 976112i bk5: 36976a 912800i bk6: 37754a 831605i bk7: 36132a 891973i bk8: 36838a 1114039i bk9: 35964a 1124913i bk10: 39438a 866585i bk11: 36446a 1018381i bk12: 36836a 960941i bk13: 36026a 982981i bk14: 36818a 878884i bk15: 36354a 869067i 
bw_dist = 0.056	0.219	0.321	0.403	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.6425
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2661399 n_nop=1202912 n_act=307550 n_pre=307534 n_req=390555 n_req_1=31458 n_req_2=145838 n_req_3=213259 n_rd=575996 n_write=267407 bw_util=0.587 bw_util_1=0.04728 bw_util_2=0.2192 bw_util_3=0.3205 blp=9.630912 blp_1= 1.650252 blp_2= 3.688205 blp_3= 5.037082
 n_activity=2648131 dram_eff=0.5899 dram_eff_1=0.04752 dram_eff_2=0.2203 dram_eff_3=0.3221
bk0: 35786a 1207286i bk1: 35426a 1191464i bk2: 35716a 1142916i bk3: 35622a 1115199i bk4: 35916a 1064177i bk5: 36650a 980056i bk6: 35996a 978811i bk7: 36520a 912243i bk8: 36540a 1159775i bk9: 35992a 1156593i bk10: 36126a 1103598i bk11: 35424a 1128960i bk12: 36676a 1016265i bk13: 35900a 1024589i bk14: 35696a 1003128i bk15: 36010a 941254i 
bw_dist = 0.047	0.219	0.320	0.408	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.3022

========= L2 cache stats =========
L2_cache_bank[0]: Access = 153062, Miss = 149090, Miss_rate = 0.974, Pending_hits = 508, Reservation_fails = 216429
L2_cache_bank[1]: Access = 146639, Miss = 144716, Miss_rate = 0.987, Pending_hits = 191, Reservation_fails = 178510
L2_cache_bank[2]: Access = 146488, Miss = 144438, Miss_rate = 0.986, Pending_hits = 219, Reservation_fails = 169014
L2_cache_bank[3]: Access = 145247, Miss = 143537, Miss_rate = 0.988, Pending_hits = 141, Reservation_fails = 177121
L2_cache_bank[4]: Access = 146550, Miss = 144718, Miss_rate = 0.987, Pending_hits = 199, Reservation_fails = 99877
L2_cache_bank[5]: Access = 161530, Miss = 149917, Miss_rate = 0.928, Pending_hits = 270, Reservation_fails = 226807
L2_cache_bank[6]: Access = 145155, Miss = 143460, Miss_rate = 0.988, Pending_hits = 155, Reservation_fails = 158233
L2_cache_bank[7]: Access = 146941, Miss = 144385, Miss_rate = 0.983, Pending_hits = 211, Reservation_fails = 198279
L2_cache_bank[8]: Access = 153417, Miss = 149448, Miss_rate = 0.974, Pending_hits = 433, Reservation_fails = 198348
L2_cache_bank[9]: Access = 146974, Miss = 144738, Miss_rate = 0.985, Pending_hits = 217, Reservation_fails = 149798
L2_cache_bank[10]: Access = 146047, Miss = 144250, Miss_rate = 0.988, Pending_hits = 208, Reservation_fails = 158876
L2_cache_bank[11]: Access = 145966, Miss = 143797, Miss_rate = 0.985, Pending_hits = 239, Reservation_fails = 171483
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 153062, Miss = 149090 (0.974), PendingHit = 508 (0.00332)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 146639, Miss = 144716 (0.987), PendingHit = 191 (0.0013)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 146488, Miss = 144438 (0.986), PendingHit = 219 (0.0015)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 145247, Miss = 143537 (0.988), PendingHit = 141 (0.000971)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 146550, Miss = 144718 (0.987), PendingHit = 199 (0.00136)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 161530, Miss = 149917 (0.928), PendingHit = 270 (0.00167)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 145155, Miss = 143460 (0.988), PendingHit = 155 (0.00107)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 146941, Miss = 144385 (0.983), PendingHit = 211 (0.00144)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 153417, Miss = 149448 (0.974), PendingHit = 433 (0.00282)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 146974, Miss = 144738 (0.985), PendingHit = 217 (0.00148)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 146047, Miss = 144250 (0.988), PendingHit = 208 (0.00142)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 145966, Miss = 143797 (0.985), PendingHit = 239 (0.00164)
L2 Cache Total Miss Rate = 0.979
Stream 1: L2 Cache Miss Rate = 0.934
Stream 2: L2 Cache Miss Rate = 0.999
Stream 3: L2 Cache Miss Rate = 0.968
Stream 1: Accesses  = 556373
Stream 1: Misses  = 519757
Stream 2: Accesses  = 617274
Stream 2: Misses  = 616910
Stream 3: Accesses  = 1166742
Stream 3: Misses  = 1129584
Stream 1+2: Accesses  = 1173647
Stream 1+2: Misses  = 1136667
Stream 1+2+3: Accesses  = 2340389
Stream 1+2+3: Misses  = 2266251
Total Accesses  = 1784016
MPKI-CORES
CORE_L2MPKI_0	65.459
CORE_L2MPKI_1	83.170
CORE_L2MPKI_2	85.088
CORE_L2MPKI_3	77.702
CORE_L2MPKI_4	84.786
CORE_L2MPKI_5	84.792
CORE_L2MPKI_6	73.059
CORE_L2MPKI_7	83.583
CORE_L2MPKI_8	77.724
CORE_L2MPKI_9	78.764
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	1.596
CORE_L2MPKI_21	1.596
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.596
CORE_L2MPKI_25	1.596
CORE_L2MPKI_26	1.596
CORE_L2MPKI_27	1.596
CORE_L2MPKI_28	1.596
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	1.596
CORE_L2MPKI_31	1.596
CORE_L2MPKI_32	1.596
CORE_L2MPKI_33	1.596
CORE_L2MPKI_34	1.596
CORE_L2MPKI_35	1.596
CORE_L2MPKI_36	1.596
CORE_L2MPKI_37	1.596
CORE_L2MPKI_38	1.596
CORE_L2MPKI_39	1.596
CORE_L2MPKI_40	1.596
CORE_L2MPKI_41	1.596
CORE_L2MPKI_42	1.596
CORE_L2MPKI_43	1.595
CORE_L2MPKI_44	1.595
CORE_L2MPKI_45	1.596
CORE_L2MPKI_46	1.595
CORE_L2MPKI_47	1.596
CORE_L2MPKI_48	1.596
CORE_L2MPKI_49	1.596
CORE_L2MPKI_50	1.596
CORE_L2MPKI_51	1.596
CORE_L2MPKI_52	1.596
CORE_L2MPKI_53	1.596
CORE_L2MPKI_54	1.596
CORE_L2MPKI_55	1.596
CORE_L2MPKI_56	1.596
CORE_L2MPKI_57	1.595
CORE_L2MPKI_58	1.596
CORE_L2MPKI_59	1.596
Avg_MPKI_Stream1= 40.504
Avg_MPKI_Stream2= 1.596
Avg_MPKI_Stream3= 1.596
MISSES-CORES
CORE_MISSES_0	13272
CORE_MISSES_1	22702
CORE_MISSES_2	21728
CORE_MISSES_3	20093
CORE_MISSES_4	23664
CORE_MISSES_5	24998
CORE_MISSES_6	16786
CORE_MISSES_7	23866
CORE_MISSES_8	18104
CORE_MISSES_9	20698
CORE_MISSES_10	29301
CORE_MISSES_11	32560
CORE_MISSES_12	32520
CORE_MISSES_13	31242
CORE_MISSES_14	31242
CORE_MISSES_15	32581
CORE_MISSES_16	30600
CORE_MISSES_17	30600
CORE_MISSES_18	31940
CORE_MISSES_19	31260
CORE_MISSES_20	31921
CORE_MISSES_21	31920
CORE_MISSES_22	29942
CORE_MISSES_23	31220
CORE_MISSES_24	31240
CORE_MISSES_25	32582
CORE_MISSES_26	30580
CORE_MISSES_27	31220
CORE_MISSES_28	30600
CORE_MISSES_29	29940
CORE_MISSES_30	31974
CORE_MISSES_31	30236
CORE_MISSES_32	29775
CORE_MISSES_33	29449
CORE_MISSES_34	31137
CORE_MISSES_35	29426
CORE_MISSES_36	30431
CORE_MISSES_37	30026
CORE_MISSES_38	31442
CORE_MISSES_39	31849
CORE_MISSES_40	31153
CORE_MISSES_41	30454
CORE_MISSES_42	29869
CORE_MISSES_43	29732
CORE_MISSES_44	30240
CORE_MISSES_45	30824
CORE_MISSES_46	29071
CORE_MISSES_47	33832
CORE_MISSES_48	30779
CORE_MISSES_49	28221
CORE_MISSES_50	31000
CORE_MISSES_51	30936
CORE_MISSES_52	29282
CORE_MISSES_53	30437
CORE_MISSES_54	30418
CORE_MISSES_55	29945
CORE_MISSES_56	32790
CORE_MISSES_57	30503
CORE_MISSES_58	30356
CORE_MISSES_59	29985
L2_MISSES = 1746494
L2_total_cache_accesses = 1784016
L2_total_cache_misses = 1746494
L2_total_cache_miss_rate = 0.9790
L2_total_cache_pending_hits = 2991
L2_total_cache_reservation_fails = 2102775
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 33586
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2891
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1130562
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1370131
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 615887
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 727203
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 889
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 97
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 44
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5341
L2_cache_data_port_util = 0.024
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=5735932
icnt_total_pkts_simt_to_mem=4495858
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       1.2769
gpu_ipc_2 =     194.2076
gpu_ipc_3 =     284.5505
gpu_tot_sim_cycle_stream_1 = 2016211
gpu_tot_sim_cycle_stream_2 = 2016211
gpu_tot_sim_cycle_stream_3 = 2016207
gpu_sim_insn_1 = 2574592
gpu_sim_insn_2 = 391563520
gpu_sim_insn_3 = 573712736
gpu_sim_cycle = 2016212
gpu_sim_insn = 967850848
gpu_ipc =     480.0343
gpu_tot_sim_cycle = 2016212
gpu_tot_sim_insn = 967850848
gpu_tot_ipc =     480.0343
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 8643237
gpu_stall_icnt2sh    = 50713
gpu_total_sim_rate=242386

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 15299126
	L1I_total_cache_misses = 14818
	L1I_total_cache_miss_rate = 0.0010
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13215
L1D_cache:
	L1D_cache_core[0]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 414
	L1D_cache_core[1]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 526
	L1D_cache_core[2]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 470
	L1D_cache_core[3]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 436
	L1D_cache_core[4]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 487
	L1D_cache_core[5]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 546
	L1D_cache_core[6]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[7]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 507
	L1D_cache_core[8]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 528
	L1D_cache_core[9]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 566
	L1D_cache_core[10]: Access = 29300, Miss = 29300, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1779883
	L1D_cache_core[11]: Access = 32560, Miss = 32560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1804324
	L1D_cache_core[12]: Access = 32520, Miss = 32520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1791847
	L1D_cache_core[13]: Access = 31240, Miss = 31240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1799029
	L1D_cache_core[14]: Access = 31240, Miss = 31240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1797946
	L1D_cache_core[15]: Access = 32580, Miss = 32580, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1823564
	L1D_cache_core[16]: Access = 30600, Miss = 30600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1824774
	L1D_cache_core[17]: Access = 30600, Miss = 30600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1795770
	L1D_cache_core[18]: Access = 31940, Miss = 31940, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1808427
	L1D_cache_core[19]: Access = 31260, Miss = 31260, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1820898
	L1D_cache_core[20]: Access = 31920, Miss = 31920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1797102
	L1D_cache_core[21]: Access = 31920, Miss = 31920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1809606
	L1D_cache_core[22]: Access = 29940, Miss = 29940, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1817447
	L1D_cache_core[23]: Access = 31220, Miss = 31220, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1854019
	L1D_cache_core[24]: Access = 31240, Miss = 31240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1825301
	L1D_cache_core[25]: Access = 32580, Miss = 32580, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1776948
	L1D_cache_core[26]: Access = 30580, Miss = 30580, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1858145
	L1D_cache_core[27]: Access = 31220, Miss = 31220, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1810701
	L1D_cache_core[28]: Access = 30600, Miss = 30600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1812725
	L1D_cache_core[29]: Access = 29940, Miss = 29940, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1767247
	L1D_cache_core[30]: Access = 31987, Miss = 31987, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1831011
	L1D_cache_core[31]: Access = 30250, Miss = 30250, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1832132
	L1D_cache_core[32]: Access = 29790, Miss = 29790, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1845761
	L1D_cache_core[33]: Access = 29461, Miss = 29461, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1833926
	L1D_cache_core[34]: Access = 31150, Miss = 31150, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1783820
	L1D_cache_core[35]: Access = 29438, Miss = 29438, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1833162
	L1D_cache_core[36]: Access = 30448, Miss = 30448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1841696
	L1D_cache_core[37]: Access = 30042, Miss = 30042, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1816848
	L1D_cache_core[38]: Access = 31455, Miss = 31455, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1769205
	L1D_cache_core[39]: Access = 31861, Miss = 31861, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1766025
	L1D_cache_core[40]: Access = 31165, Miss = 31165, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1827573
	L1D_cache_core[41]: Access = 30469, Miss = 30469, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1834298
	L1D_cache_core[42]: Access = 29883, Miss = 29883, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1806082
	L1D_cache_core[43]: Access = 29745, Miss = 29745, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1824195
	L1D_cache_core[44]: Access = 30251, Miss = 30251, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1830252
	L1D_cache_core[45]: Access = 30842, Miss = 30842, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1755674
	L1D_cache_core[46]: Access = 29085, Miss = 29085, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1797593
	L1D_cache_core[47]: Access = 33851, Miss = 33851, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1746420
	L1D_cache_core[48]: Access = 30798, Miss = 30798, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1805143
	L1D_cache_core[49]: Access = 28236, Miss = 28236, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1800218
	L1D_cache_core[50]: Access = 31013, Miss = 31013, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1803774
	L1D_cache_core[51]: Access = 30957, Miss = 30957, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1857950
	L1D_cache_core[52]: Access = 29297, Miss = 29297, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1817763
	L1D_cache_core[53]: Access = 30454, Miss = 30454, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1820031
	L1D_cache_core[54]: Access = 30433, Miss = 30433, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1783597
	L1D_cache_core[55]: Access = 29961, Miss = 29961, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1773198
	L1D_cache_core[56]: Access = 32802, Miss = 32802, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1791848
	L1D_cache_core[57]: Access = 30525, Miss = 30525, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1786831
	L1D_cache_core[58]: Access = 30378, Miss = 30378, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1801964
	L1D_cache_core[59]: Access = 30004, Miss = 30004, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1823288
	L1D_total_cache_accesses = 1541671
	L1D_total_cache_misses = 1541671
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 90422010
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 77660
	L1C_total_cache_misses = 1120
	L1C_total_cache_miss_rate = 0.0144
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 925579
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 72886051
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 76540
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 616092
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 17535959
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 15284308
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 14818
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13215
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
631, 37, 631, 32, 631, 32, 631, 32, 631, 32, 631, 32, 631, 32, 299, 32, 266, 32, 261, 32, 114, 32, 166, 32, 337, 32, 19, 19, 19, 11, 11, 19, 
gpgpu_n_tot_thrd_icount = 968466464
gpgpu_n_tot_w_icount = 30264577
gpgpu_n_stall_shd_mem = 110560629
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1167318
gpgpu_n_mem_write_global = 615984
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 29854048
gpgpu_n_store_insn = 19715136
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2485120
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 110560629
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:178177442	W0_Idle:6894971	W0_Scoreboard:26607713	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:30265314
Warp Occupancy Distribution:
Stall:67672604	W0_Idle:1402801	W0_Scoreboard:5343942	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6229133
Warp Occupancy Distribution:
Stall:55486130	W0_Idle:2617679	W0_Scoreboard:10458371	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:12086300
warp_utilization0: 0.125091
warp_utilization1: 0.077238
warp_utilization2: 0.149864
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7403776 {8:925472,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 83773824 {136:615984,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 9855728 {40:239106,72:1268,136:1472,}
traffic_breakdown_coretomem[INST_ACC_R] = 8240 {8:1030,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 125821080 {136:925155,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4926184 {8:615773,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 9849288 {40:238945,72:1268,136:1472,}
traffic_breakdown_memtocore[INST_ACC_R] = 140080 {136:1030,}
maxmrqlatency = 1225 
maxdqlatency = 0 
maxmflatency = 7368 
averagemflatency = 1411 
averagemflatency_1 = 1333 
averagemflatency_2= 1441 
averagemflatency_3 = 1453 
averagemrqlatency_1 = 61 
averagemrqlatency_2 = 72 
averagemrqlatency_3 = 72 
max_icnt2mem_latency = 6968 
max_icnt2sh_latency = 2016211 
mrq_lat_table:711466 	21051 	34453 	79466 	241707 	410573 	552387 	414221 	99143 	1645 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3453 	48605 	444018 	1034327 	250522 	1747 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	8463 	10638 	42370 	93752 	96021 	241833 	655127 	578223 	56827 	852 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	995651 	169768 	1438 	43 	0 	0 	0 	0 	0 	1418 	2404 	5109 	9655 	19265 	41529 	82620 	162155 	291617 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	4 	140 	3886 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        30        20        26        28        30        13        16        20        32        11        14        20        14 
dram[1]:        28        32        32        22        20        22        28        24        17        12        18        28        10        26        14        14 
dram[2]:        32        32        28        20        20        24        22        26        14        14        30        18        13        16        16        18 
dram[3]:        28        32        40        22        20        22        20        26        12        12        30        16        14        14        16         8 
dram[4]:        32        32        22        40        24        12        24        20        21        16        18        32        20        16         8        28 
dram[5]:        32        32        22        22        24        24        22        18        12        26        22        28        22        14        14        22 
maximum service time to same row:
dram[0]:       919       937      1407      1814      2419      2232      1729      1821      2207      2298      1822      1830      1797      2117      1916      2281 
dram[1]:      1025      1377      1201      1136      2161      1729      1735      1725      1986      2117      1819      1709      1800      1885      2323      1862 
dram[2]:      1054      1367      1113      1319      1704      2753      1699      1707      2509      2040      1760      1735      1747      1740      1979      2125 
dram[3]:      1197      1281      1710      1172      1704      1784      1697      1720      2226      1898      1758      1732      1797      1745      1970      2163 
dram[4]:      1183      1152      1063      1491      2086      1774      1710      1738      2143      2125      1719      1732      1709      1764      2141      1857 
dram[5]:      1429      1162      1412      1238      1691      1766      1710      1755      1887      1863      1713      1737      1707      1769      1934      1832 
average row accesses per activate:
dram[0]:  1.349843  1.364446  1.377083  1.385839  1.358357  1.368554  1.362716  1.375374  1.351936  1.374190  1.364384  1.365075  1.362086  1.374593  1.363668  1.373533 
dram[1]:  1.365821  1.375880  1.373847  1.381928  1.370581  1.366199  1.374903  1.371568  1.359236  1.363321  1.373786  1.377100  1.373220  1.372622  1.370277  1.371500 
dram[2]:  1.369766  1.358194  1.387151  1.375409  1.362376  1.341732  1.375026  1.364894  1.370935  1.361401  1.366444  1.358250  1.369484  1.354572  1.375759  1.360067 
dram[3]:  1.379625  1.375505  1.374464  1.373315  1.365063  1.357663  1.381089  1.362821  1.369782  1.364828  1.367198  1.370092  1.368226  1.377856  1.370332  1.365264 
dram[4]:  1.354219  1.377068  1.357549  1.386646  1.365344  1.364425  1.363716  1.383121  1.357560  1.375333  1.335321  1.369550  1.364751  1.382402  1.359448  1.372156 
dram[5]:  1.376411  1.376416  1.371996  1.377639  1.370334  1.367029  1.374028  1.369795  1.360979  1.366971  1.365300  1.375980  1.364670  1.375295  1.375251  1.372232 
average row locality = 2566119/1875231 = 1.368428
average row locality_1 = 853667/699080 = 1.221129
average row locality_2 = 865537/595848 = 1.452614
average row locality_3 = 846915/580303 = 1.459436
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     19215     18264     18046     17614     18552     18082     18763     18418     18814     17873     18508     18331     18754     18126     18426     17994 
dram[1]:     18021     17643     17927     17556     17968     18056     18150     18199     18278     18160     17968     17900     18033     18074     18075     17930 
dram[2]:     18141     18651     17651     18067     18371     19809     18190     18846     17989     18437     18116     18545     18398     18928     17848     18621 
dram[3]:     17685     17779     17821     17769     18078     18511     17858     18504     17870     17981     18025     17937     18135     17761     17968     18117 
dram[4]:     18629     18032     18573     17729     18383     18490     18878     18069     18419     17983     19720     18225     18418     18015     18411     18177 
dram[5]:     17893     17713     17858     17811     17958     18326     18001     18260     18271     17997     18063     17713     18339     17953     17849     18005 
total reads: 1746286
bank skew: 19809/17556 = 1.13
chip skew: 294608/287799 = 1.02
number of total write accesses:
dram[0]:      9538      8561      8394      7909      8933      8433      9111      8737      9190      8216      8887      8662      9117      8449      8806      8340 
dram[1]:      8353      7947      8286      7878      8359      8412      8508      8526      8677      8527      8351      8248      8399      8408      8474      8278 
dram[2]:      8454      8957      7979      8389      8743     10172      8524      9181      8359      8810      8476      8895      8726      9266      8213      8987 
dram[3]:      8005      8098      8155      8107      8452      8888      8199      8844      8252      8367      8397      8303      8477      8111      8342      8495 
dram[4]:      8928      8354      8878      8066      8732      8866      9205      8419      8777      8367     10063      8600      8746      8367      8765      8543 
dram[5]:      8201      8048      8177      8163      8325      8709      8340      8614      8642      8394      8417      8089      8676      8314      8213      8394 
total reads: 819929
bank skew: 10172/7878 = 1.29
chip skew: 140131/133492 = 1.05
average mf latency per bank:
dram[0]:       1083       911      1066       931      1078       937      1068       933      1055       916      1059       916      1065       923      1081       943
dram[1]:        862       874       868       884       888       879       882       888       862       865       869       875       867       877       882       889
dram[2]:        961      1240       974      1253       976      1799       975      1265       968      1245       961      1254       969      1257       988      1272
dram[3]:        862       924       861       929       876       955       877       932       863       929       868       924       866       931       883       940
dram[4]:       1038      1058      1031      1063      1047      1076      1054      1072      1036      1064      1081      1050      1037      1067      1057      1083
dram[5]:        872       886       877       890       884       898       889       890       863       880       876       889       873       890       894       902
maximum mf latency per bank:
dram[0]:       5552      4721      4745      4365      5253      5550      6080      4564      6287      4522      5953      6061      6229      4949      5812      5589
dram[1]:       5333      5077      5592      4784      5420      5044      4243      5026      5801      4534      4240      5235      5587      5776      5780      5532
dram[2]:       6097      6353      4554      6141      5387      7248      5459      6253      5571      6846      4889      7368      4584      7154      5220      6572
dram[3]:       5363      5446      5089      5019      4944      4502      5331      5051      5049      5114      5286      6150      6077      4337      4508      5563
dram[4]:       6237      5378      4989      4604      5167      5357      4568      4658      5428      4616      5891      4539      5136      5334      5779      5254
dram[5]:       4417      5509      4962      4783      4484      4947      5644      5720      4094      5385      4556      4941      5337      4970      5044      4648
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2661399 n_nop=1161617 n_act=316859 n_pre=316846 n_req=396572 n_req_1=36791 n_req_2=145831 n_req_3=213950 n_rd=587527 n_write=278550 bw_util=0.596 bw_util_1=0.05529 bw_util_2=0.2192 bw_util_3=0.3215 blp=10.069613 blp_1= 1.691610 blp_2= 3.673682 blp_3= 5.057410
 n_activity=2658213 dram_eff=0.5967 dram_eff_1=0.05536 dram_eff_2=0.2194 dram_eff_3=0.3219
bk0: 38428a 1022980i bk1: 36528a 1100082i bk2: 36092a 1090718i bk3: 35228a 1114438i bk4: 37104a 949020i bk5: 36159a 970597i bk6: 37522a 839537i bk7: 36834a 839737i bk8: 37626a 1056803i bk9: 35746a 1138368i bk10: 37010a 1024669i bk11: 36662a 1011478i bk12: 37508a 919676i bk13: 36252a 966297i bk14: 36844a 880360i bk15: 35984a 898996i 
bw_dist = 0.055	0.219	0.322	0.403	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.5292
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2661399 n_nop=1203506 n_act=307410 n_pre=307399 n_req=390621 n_req_1=31229 n_req_2=145830 n_req_3=213562 n_rd=575838 n_write=267246 bw_util=0.5871 bw_util_1=0.04692 bw_util_2=0.2192 bw_util_3=0.321 blp=9.603390 blp_1= 1.642889 blp_2= 3.672558 blp_3= 5.021553
 n_activity=2649158 dram_eff=0.5898 dram_eff_1=0.04714 dram_eff_2=0.2202 dram_eff_3=0.3224
bk0: 36040a 1198538i bk1: 35286a 1209320i bk2: 35854a 1141008i bk3: 35110a 1153482i bk4: 35926a 1059949i bk5: 36110a 1020314i bk6: 36300a 965597i bk7: 36396a 922875i bk8: 36554a 1157086i bk9: 36320a 1125559i bk10: 35936a 1125657i bk11: 35796a 1106484i bk12: 36062a 1062110i bk13: 36146a 1021908i bk14: 36144a 970851i bk15: 35858a 951109i 
bw_dist = 0.047	0.219	0.321	0.408	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.2755
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2661399 n_nop=1155170 n_act=318408 n_pre=318393 n_req=397218 n_req_1=37824 n_req_2=145838 n_req_3=213556 n_rd=589178 n_write=280250 bw_util=0.597 bw_util_1=0.05684 bw_util_2=0.2192 bw_util_3=0.3209 blp=10.147807 blp_1= 1.737099 blp_2= 3.731089 blp_3= 5.084772
 n_activity=2659381 dram_eff=0.5974 dram_eff_1=0.05689 dram_eff_2=0.2194 dram_eff_3=0.3212
bk0: 36280a 1150259i bk1: 37300a 1044328i bk2: 35300a 1135229i bk3: 36132a 1049096i bk4: 36742a 969095i bk5: 39616a 730074i bk6: 36380a 920057i bk7: 37686a 769051i bk8: 35978a 1156709i bk9: 36866a 1058359i bk10: 36230a 1070735i bk11: 37084a 978591i bk12: 36796a 970826i bk13: 37850a 850271i bk14: 35696a 949602i bk15: 37242a 797052i 
bw_dist = 0.057	0.219	0.321	0.402	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.7751
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2661399 n_nop=1203902 n_act=307485 n_pre=307469 n_req=390311 n_req_1=31263 n_req_2=145838 n_req_3=213210 n_rd=575574 n_write=266969 bw_util=0.5866 bw_util_1=0.04698 bw_util_2=0.2192 bw_util_3=0.3204 blp=9.614245 blp_1= 1.647434 blp_2= 3.686546 blp_3= 5.028738
 n_activity=2647480 dram_eff=0.5897 dram_eff_1=0.04723 dram_eff_2=0.2203 dram_eff_3=0.3221
bk0: 35370a 1234881i bk1: 35556a 1190156i bk2: 35642a 1154901i bk3: 35538a 1127197i bk4: 36156a 1043006i bk5: 37022a 952885i bk6: 35716a 1008628i bk7: 37004a 880028i bk8: 35734a 1196370i bk9: 35962a 1156886i bk10: 36044a 1123425i bk11: 35874a 1103607i bk12: 36270a 1046805i bk13: 35522a 1059084i bk14: 35934a 984625i bk15: 36230a 917236i 
bw_dist = 0.047	0.219	0.320	0.408	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.3577
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2661399 n_nop=1158797 n_act=317508 n_pre=317493 n_req=396823 n_req_1=37311 n_req_2=145836 n_req_3=213676 n_rd=588264 n_write=279337 bw_util=0.5964 bw_util_1=0.05607 bw_util_2=0.2192 bw_util_3=0.3211 blp=10.085052 blp_1= 1.699891 blp_2= 3.679650 blp_3= 5.060026
 n_activity=2658602 dram_eff=0.597 dram_eff_1=0.05613 dram_eff_2=0.2194 dram_eff_3=0.3215
bk0: 37256a 1093250i bk1: 36064a 1129508i bk2: 37146a 1027673i bk3: 35454a 1098433i bk4: 36762a 976112i bk5: 36976a 912800i bk6: 37754a 831605i bk7: 36132a 891973i bk8: 36838a 1114039i bk9: 35964a 1124913i bk10: 39438a 866585i bk11: 36446a 1018381i bk12: 36836a 960941i bk13: 36026a 982981i bk14: 36818a 878884i bk15: 36354a 869067i 
bw_dist = 0.056	0.219	0.321	0.403	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.6425
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2661399 n_nop=1202912 n_act=307550 n_pre=307534 n_req=390555 n_req_1=31458 n_req_2=145838 n_req_3=213259 n_rd=575996 n_write=267407 bw_util=0.587 bw_util_1=0.04728 bw_util_2=0.2192 bw_util_3=0.3205 blp=9.630912 blp_1= 1.650252 blp_2= 3.688205 blp_3= 5.037082
 n_activity=2648131 dram_eff=0.5899 dram_eff_1=0.04752 dram_eff_2=0.2203 dram_eff_3=0.3221
bk0: 35786a 1207286i bk1: 35426a 1191464i bk2: 35716a 1142916i bk3: 35622a 1115199i bk4: 35916a 1064177i bk5: 36650a 980056i bk6: 35996a 978811i bk7: 36520a 912243i bk8: 36540a 1159775i bk9: 35992a 1156593i bk10: 36126a 1103598i bk11: 35424a 1128960i bk12: 36676a 1016265i bk13: 35900a 1024589i bk14: 35696a 1003128i bk15: 36010a 941254i 
bw_dist = 0.047	0.219	0.320	0.408	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.3022

========= L2 cache stats =========
L2_cache_bank[0]: Access = 153062, Miss = 149090, Miss_rate = 0.974, Pending_hits = 508, Reservation_fails = 216429
L2_cache_bank[1]: Access = 146639, Miss = 144716, Miss_rate = 0.987, Pending_hits = 191, Reservation_fails = 178510
L2_cache_bank[2]: Access = 146488, Miss = 144438, Miss_rate = 0.986, Pending_hits = 219, Reservation_fails = 169014
L2_cache_bank[3]: Access = 145247, Miss = 143537, Miss_rate = 0.988, Pending_hits = 141, Reservation_fails = 177121
L2_cache_bank[4]: Access = 146550, Miss = 144718, Miss_rate = 0.987, Pending_hits = 199, Reservation_fails = 99877
L2_cache_bank[5]: Access = 161530, Miss = 149917, Miss_rate = 0.928, Pending_hits = 270, Reservation_fails = 226807
L2_cache_bank[6]: Access = 145155, Miss = 143460, Miss_rate = 0.988, Pending_hits = 155, Reservation_fails = 158233
L2_cache_bank[7]: Access = 146941, Miss = 144385, Miss_rate = 0.983, Pending_hits = 211, Reservation_fails = 198279
L2_cache_bank[8]: Access = 153417, Miss = 149448, Miss_rate = 0.974, Pending_hits = 433, Reservation_fails = 198348
L2_cache_bank[9]: Access = 146974, Miss = 144738, Miss_rate = 0.985, Pending_hits = 217, Reservation_fails = 149798
L2_cache_bank[10]: Access = 146047, Miss = 144250, Miss_rate = 0.988, Pending_hits = 208, Reservation_fails = 158876
L2_cache_bank[11]: Access = 145966, Miss = 143797, Miss_rate = 0.985, Pending_hits = 239, Reservation_fails = 171483
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 153062, Miss = 149090 (0.974), PendingHit = 508 (0.00332)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 146639, Miss = 144716 (0.987), PendingHit = 191 (0.0013)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 146488, Miss = 144438 (0.986), PendingHit = 219 (0.0015)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 145247, Miss = 143537 (0.988), PendingHit = 141 (0.000971)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 146550, Miss = 144718 (0.987), PendingHit = 199 (0.00136)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 161530, Miss = 149917 (0.928), PendingHit = 270 (0.00167)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 145155, Miss = 143460 (0.988), PendingHit = 155 (0.00107)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 146941, Miss = 144385 (0.983), PendingHit = 211 (0.00144)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 153417, Miss = 149448 (0.974), PendingHit = 433 (0.00282)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 146974, Miss = 144738 (0.985), PendingHit = 217 (0.00148)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 146047, Miss = 144250 (0.988), PendingHit = 208 (0.00142)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 145966, Miss = 143797 (0.985), PendingHit = 239 (0.00164)
L2 Cache Total Miss Rate = 0.979
Stream 1: L2 Cache Miss Rate = 0.934
Stream 2: L2 Cache Miss Rate = 0.999
Stream 3: L2 Cache Miss Rate = 0.968
Stream 1: Accesses  = 556373
Stream 1: Misses  = 519757
Stream 2: Accesses  = 617274
Stream 2: Misses  = 616910
Stream 3: Accesses  = 1166742
Stream 3: Misses  = 1129584
Stream 1+2: Accesses  = 1173647
Stream 1+2: Misses  = 1136667
Stream 1+2+3: Accesses  = 2340389
Stream 1+2+3: Misses  = 2266251
Total Accesses  = 1784016
MPKI-CORES
CORE_L2MPKI_0	65.459
CORE_L2MPKI_1	83.170
CORE_L2MPKI_2	85.088
CORE_L2MPKI_3	77.702
CORE_L2MPKI_4	84.786
CORE_L2MPKI_5	84.792
CORE_L2MPKI_6	73.059
CORE_L2MPKI_7	83.583
CORE_L2MPKI_8	77.724
CORE_L2MPKI_9	78.764
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	1.596
CORE_L2MPKI_21	1.596
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.596
CORE_L2MPKI_25	1.596
CORE_L2MPKI_26	1.596
CORE_L2MPKI_27	1.596
CORE_L2MPKI_28	1.596
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	1.596
CORE_L2MPKI_31	1.596
CORE_L2MPKI_32	1.596
CORE_L2MPKI_33	1.596
CORE_L2MPKI_34	1.596
CORE_L2MPKI_35	1.596
CORE_L2MPKI_36	1.596
CORE_L2MPKI_37	1.596
CORE_L2MPKI_38	1.596
CORE_L2MPKI_39	1.596
CORE_L2MPKI_40	1.596
CORE_L2MPKI_41	1.596
CORE_L2MPKI_42	1.596
CORE_L2MPKI_43	1.595
CORE_L2MPKI_44	1.595
CORE_L2MPKI_45	1.596
CORE_L2MPKI_46	1.595
CORE_L2MPKI_47	1.596
CORE_L2MPKI_48	1.596
CORE_L2MPKI_49	1.596
CORE_L2MPKI_50	1.596
CORE_L2MPKI_51	1.596
CORE_L2MPKI_52	1.596
CORE_L2MPKI_53	1.596
CORE_L2MPKI_54	1.596
CORE_L2MPKI_55	1.596
CORE_L2MPKI_56	1.596
CORE_L2MPKI_57	1.595
CORE_L2MPKI_58	1.596
CORE_L2MPKI_59	1.596
Avg_MPKI_Stream1= 40.504
Avg_MPKI_Stream2= 1.596
Avg_MPKI_Stream3= 1.596
MISSES-CORES
CORE_MISSES_0	13272
CORE_MISSES_1	22702
CORE_MISSES_2	21728
CORE_MISSES_3	20093
CORE_MISSES_4	23664
CORE_MISSES_5	24998
CORE_MISSES_6	16786
CORE_MISSES_7	23866
CORE_MISSES_8	18104
CORE_MISSES_9	20698
CORE_MISSES_10	29301
CORE_MISSES_11	32560
CORE_MISSES_12	32520
CORE_MISSES_13	31242
CORE_MISSES_14	31242
CORE_MISSES_15	32581
CORE_MISSES_16	30600
CORE_MISSES_17	30600
CORE_MISSES_18	31940
CORE_MISSES_19	31260
CORE_MISSES_20	31921
CORE_MISSES_21	31920
CORE_MISSES_22	29942
CORE_MISSES_23	31220
CORE_MISSES_24	31240
CORE_MISSES_25	32582
CORE_MISSES_26	30580
CORE_MISSES_27	31220
CORE_MISSES_28	30600
CORE_MISSES_29	29940
CORE_MISSES_30	31974
CORE_MISSES_31	30236
CORE_MISSES_32	29775
CORE_MISSES_33	29449
CORE_MISSES_34	31137
CORE_MISSES_35	29426
CORE_MISSES_36	30431
CORE_MISSES_37	30026
CORE_MISSES_38	31442
CORE_MISSES_39	31849
CORE_MISSES_40	31153
CORE_MISSES_41	30454
CORE_MISSES_42	29869
CORE_MISSES_43	29732
CORE_MISSES_44	30240
CORE_MISSES_45	30824
CORE_MISSES_46	29071
CORE_MISSES_47	33832
CORE_MISSES_48	30779
CORE_MISSES_49	28221
CORE_MISSES_50	31000
CORE_MISSES_51	30936
CORE_MISSES_52	29282
CORE_MISSES_53	30437
CORE_MISSES_54	30418
CORE_MISSES_55	29945
CORE_MISSES_56	32790
CORE_MISSES_57	30503
CORE_MISSES_58	30356
CORE_MISSES_59	29985
L2_MISSES = 1746494
L2_total_cache_accesses = 1784016
L2_total_cache_misses = 1746494
L2_total_cache_miss_rate = 0.9790
L2_total_cache_pending_hits = 2991
L2_total_cache_reservation_fails = 2102775
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 33586
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2891
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1130562
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1370131
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 615887
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 727203
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 889
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 97
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 44
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5341
L2_cache_data_port_util = 0.024
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=5735932
icnt_total_pkts_simt_to_mem=4495858
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       1.2630
gpu_ipc_2 =     195.6415
gpu_ipc_3 =     280.0656
gpu_tot_sim_cycle_stream_1 = 3002151
gpu_tot_sim_cycle_stream_2 = 3002151
gpu_tot_sim_cycle_stream_3 = 3002143
gpu_sim_insn_1 = 3791712
gpu_sim_insn_2 = 587345280
gpu_sim_insn_3 = 840796928
gpu_sim_cycle = 3002152
gpu_sim_insn = 1431933920
gpu_ipc =     476.9692
gpu_tot_sim_cycle = 3002152
gpu_tot_sim_insn = 1431933920
gpu_tot_ipc =     476.9692
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 12995487
gpu_stall_icnt2sh    = 67417
gpu_total_sim_rate=251348

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 22635155
	L1I_total_cache_misses = 22351
	L1I_total_cache_miss_rate = 0.0010
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 20588
L1D_cache:
	L1D_cache_core[0]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 414
	L1D_cache_core[1]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 526
	L1D_cache_core[2]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 470
	L1D_cache_core[3]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 436
	L1D_cache_core[4]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 487
	L1D_cache_core[5]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 546
	L1D_cache_core[6]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[7]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 507
	L1D_cache_core[8]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 528
	L1D_cache_core[9]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 566
	L1D_cache_core[10]: Access = 44300, Miss = 44300, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2664250
	L1D_cache_core[11]: Access = 48180, Miss = 48180, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2671750
	L1D_cache_core[12]: Access = 48780, Miss = 48780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2677163
	L1D_cache_core[13]: Access = 46200, Miss = 46200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2715945
	L1D_cache_core[14]: Access = 49460, Miss = 49460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2678317
	L1D_cache_core[15]: Access = 49500, Miss = 49500, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2701821
	L1D_cache_core[16]: Access = 46240, Miss = 46240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2720124
	L1D_cache_core[17]: Access = 47520, Miss = 47520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2690754
	L1D_cache_core[18]: Access = 46260, Miss = 46260, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2667100
	L1D_cache_core[19]: Access = 46920, Miss = 46920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2696888
	L1D_cache_core[20]: Access = 46920, Miss = 46920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2674059
	L1D_cache_core[21]: Access = 46900, Miss = 46900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2690886
	L1D_cache_core[22]: Access = 45560, Miss = 45560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2679436
	L1D_cache_core[23]: Access = 46180, Miss = 46180, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2709777
	L1D_cache_core[24]: Access = 45560, Miss = 45560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2725469
	L1D_cache_core[25]: Access = 46900, Miss = 46900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2693437
	L1D_cache_core[26]: Access = 46840, Miss = 46840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2758207
	L1D_cache_core[27]: Access = 46840, Miss = 46840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2672934
	L1D_cache_core[28]: Access = 46880, Miss = 46880, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2703954
	L1D_cache_core[29]: Access = 45560, Miss = 45560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2671237
	L1D_cache_core[30]: Access = 46307, Miss = 46307, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2633238
	L1D_cache_core[31]: Access = 45489, Miss = 45489, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2687382
	L1D_cache_core[32]: Access = 44452, Miss = 44452, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2657181
	L1D_cache_core[33]: Access = 43868, Miss = 43868, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2629094
	L1D_cache_core[34]: Access = 45686, Miss = 45686, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2635781
	L1D_cache_core[35]: Access = 43812, Miss = 43812, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2655922
	L1D_cache_core[36]: Access = 45950, Miss = 45950, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2647254
	L1D_cache_core[37]: Access = 43833, Miss = 43833, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2629585
	L1D_cache_core[38]: Access = 46058, Miss = 46058, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2569993
	L1D_cache_core[39]: Access = 45311, Miss = 45311, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2623714
	L1D_cache_core[40]: Access = 44529, Miss = 44529, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2647844
	L1D_cache_core[41]: Access = 44220, Miss = 44220, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2658239
	L1D_cache_core[42]: Access = 43662, Miss = 43662, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2648142
	L1D_cache_core[43]: Access = 43692, Miss = 43692, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2678088
	L1D_cache_core[44]: Access = 44621, Miss = 44621, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2692375
	L1D_cache_core[45]: Access = 45315, Miss = 45315, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2565734
	L1D_cache_core[46]: Access = 42425, Miss = 42425, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2648146
	L1D_cache_core[47]: Access = 47526, Miss = 47526, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2569928
	L1D_cache_core[48]: Access = 45159, Miss = 45159, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2606058
	L1D_cache_core[49]: Access = 41930, Miss = 41930, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2639193
	L1D_cache_core[50]: Access = 44682, Miss = 44682, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2656664
	L1D_cache_core[51]: Access = 44866, Miss = 44866, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2682990
	L1D_cache_core[52]: Access = 43041, Miss = 43041, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2635776
	L1D_cache_core[53]: Access = 45440, Miss = 45440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2670032
	L1D_cache_core[54]: Access = 44008, Miss = 44008, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2629558
	L1D_cache_core[55]: Access = 45227, Miss = 45227, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2591833
	L1D_cache_core[56]: Access = 46504, Miss = 46504, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2660181
	L1D_cache_core[57]: Access = 45431, Miss = 45431, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2586708
	L1D_cache_core[58]: Access = 44093, Miss = 44093, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2632651
	L1D_cache_core[59]: Access = 45103, Miss = 45103, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2664306
	L1D_total_cache_accesses = 2280380
	L1D_total_cache_misses = 2280380
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 133002127
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 114696
	L1C_total_cache_misses = 1120
	L1C_total_cache_miss_rate = 0.0098
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1368855
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 107318804
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 113576
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 911525
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 25683323
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 22612804
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 22351
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 20588
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
631, 208, 631, 185, 631, 166, 631, 133, 631, 32, 631, 32, 631, 32, 631, 32, 631, 32, 631, 32, 631, 32, 631, 32, 631, 32, 589, 19, 356, 11, 247, 19, 
gpgpu_n_tot_thrd_icount = 1432846336
gpgpu_n_tot_w_icount = 44776448
gpgpu_n_stall_shd_mem = 162996073
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1739295
gpgpu_n_mem_write_global = 911430
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 44168800
gpgpu_n_store_insn = 29168928
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3670272
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 162996073
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:257287939	W0_Idle:17317264	W0_Scoreboard:40875805	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:44777232
Warp Occupancy Distribution:
Stall:95444580	W0_Idle:7261924	W0_Scoreboard:7987263	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:9392313
Warp Occupancy Distribution:
Stall:81422427	W0_Idle:4689673	W0_Scoreboard:16051537	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:17922443
warp_utilization0: 0.124292
warp_utilization1: 0.078213
warp_utilization2: 0.149247
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10949872 {8:1368734,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 123954480 {136:911430,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 15066600 {40:366889,72:1693,136:1979,}
traffic_breakdown_coretomem[INST_ACC_R] = 12560 {8:1570,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 186099816 {136:1368381,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7289520 {8:911190,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 15058376 {40:366692,72:1692,136:1977,}
traffic_breakdown_memtocore[INST_ACC_R] = 213520 {136:1570,}
maxmrqlatency = 1225 
maxdqlatency = 0 
maxmflatency = 7368 
averagemflatency = 1407 
averagemflatency_1 = 1321 
averagemflatency_2= 1437 
averagemflatency_3 = 1459 
averagemrqlatency_1 = 61 
averagemrqlatency_2 = 72 
averagemrqlatency_3 = 72 
max_icnt2mem_latency = 6968 
max_icnt2sh_latency = 3002151 
mrq_lat_table:1059519 	31543 	51626 	118812 	359458 	611845 	824259 	620285 	148449 	2380 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4854 	71640 	669306 	1531367 	370338 	2485 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	13609 	16563 	63409 	137355 	146123 	369290 	972091 	849608 	82766 	1240 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1489031 	247932 	1794 	43 	0 	0 	0 	0 	0 	1418 	2404 	5109 	9655 	19265 	41529 	82620 	162155 	314404 	272631 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	4 	258 	5740 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        30        20        26        28        30        13        16        20        32        12        18        20        14 
dram[1]:        28        32        32        22        20        22        28        24        17        12        18        28        14        26        14        14 
dram[2]:        32        32        28        20        20        24        22        26        16        14        30        18        20        16        16        18 
dram[3]:        28        32        40        22        20        22        20        26        16        12        30        16        16        14        16         8 
dram[4]:        32        32        22        40        24        12        24        20        21        16        18        32        20        16         8        28 
dram[5]:        32        32        22        22        24        24        22        18        12        26        22        28        28        16        14        22 
maximum service time to same row:
dram[0]:       938       937      1407      1814      2419      2232      1729      1821      2207      2298      1822      1830      1797      2117      1916      2281 
dram[1]:      1034      1377      1201      1136      2161      1729      1735      1725      1986      2117      1819      1709      1800      1885      2323      1862 
dram[2]:      1054      1367      1113      1319      1704      2753      1699      1707      2509      2040      1760      1735      1747      1740      1979      2125 
dram[3]:      1197      1281      1710      1172      1704      1784      1697      1720      2226      1898      1758      1732      1797      1745      1970      2163 
dram[4]:      1183      1152      1063      1491      2086      1774      1710      1738      2143      2125      1719      1732      1709      1764      2141      1857 
dram[5]:      1429      1162      1412      1238      1691      1766      1710      1755      1887      1863      1713      1737      1707      1769      1934      1832 
average row accesses per activate:
dram[0]:  1.347085  1.363370  1.370977  1.380091  1.355555  1.365343  1.360606  1.372934  1.350003  1.369576  1.360059  1.362084  1.360512  1.373336  1.359484  1.372494 
dram[1]:  1.363381  1.375320  1.368487  1.377210  1.365118  1.365329  1.366980  1.369414  1.357667  1.358101  1.368577  1.372960  1.368357  1.371163  1.367188  1.369464 
dram[2]:  1.366700  1.360064  1.381989  1.372830  1.360089  1.340861  1.373391  1.363996  1.365242  1.362458  1.363068  1.357383  1.366074  1.354360  1.374118  1.358781 
dram[3]:  1.376996  1.371125  1.371496  1.372187  1.361181  1.356084  1.376611  1.361447  1.365370  1.358392  1.362645  1.364682  1.365310  1.374020  1.368329  1.364084 
dram[4]:  1.354122  1.375144  1.356852  1.383921  1.362051  1.359878  1.362906  1.379650  1.355890  1.373696  1.334736  1.366567  1.362735  1.379572  1.357720  1.369871 
dram[5]:  1.372219  1.371101  1.368913  1.373851  1.366970  1.361821  1.369589  1.366330  1.361347  1.362523  1.360824  1.369657  1.363257  1.371939  1.371364  1.368712 
average row locality = 3828185/2803418 = 1.365542
average row locality_1 = 1306729/1073171 = 1.217633
average row locality_2 = 1283361/882932 = 1.453522
average row locality_3 = 1238095/847315 = 1.461198
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     28459     27144     27003     26392     27647     26920     27864     27233     28009     26738     27463     27194     27755     26889     27445     26761 
dram[1]:     26756     26211     26818     26281     26803     26820     27021     27017     27202     27126     26692     26563     26848     26739     26853     26731 
dram[2]:     26893     27555     26426     26928     27333     29337     26983     27964     26977     27416     26974     27494     27285     28110     26617     27759 
dram[3]:     26238     26544     26605     26448     26957     27559     26614     27502     26721     27014     26811     26688     26967     26496     26774     26952 
dram[4]:     27624     26805     27510     26395     27329     27687     27902     26877     27434     26824     29172     27082     27346     26840     27496     27087 
dram[5]:     26659     26451     26690     26574     26755     27339     26836     27228     27143     26932     26847     26420     27219     26709     26633     26831 
total reads: 2599014
bank skew: 29337/26211 = 1.12
chip skew: 438051/428481 = 1.02
number of total write accesses:
dram[0]:     14187     12861     12695     12067     13389     12651     13613     12961     13725     12463     13215     12935     13495     12615     13158     12470 
dram[1]:     12493     11940     12526     11972     12567     12567     12783     12759     12933     12847     12463     12311     12600     12479     12589     12457 
dram[2]:     12606     13286     12110     12615     13065     15080     12719     13718     12686     13143     12714     13256     13006     13844     12331     13480 
dram[3]:     11964     12289     12296     12153     12701     13331     12362     13257     12447     12758     12564     12462     12699     12240     12488     12693 
dram[4]:     13332     12525     13201     12096     13064     13436     13638     12621     13141     12554     14909     12845     13070     12574     13203     12805 
dram[5]:     12382     12188     12387     12286     12504     13106     12589     12981     12868     12667     12606     12194     12965     12453     12361     12567 
total reads: 1229267
bank skew: 15080/11940 = 1.26
chip skew: 209659/200286 = 1.05
average mf latency per bank:
dram[0]:       1072       909      1059       922      1069       928      1065       933      1049       910      1055       909      1058       921      1075       938
dram[1]:        853       866       860       875       875       872       871       880       852       859       858       867       860       871       873       881
dram[2]:        965      1244       980      1256       980      1767       984      1268       966      1250       967      1254       976      1264       991      1275
dram[3]:        858       919       861       925       872       947       873       928       859       917       863       917       864       929       879       939
dram[4]:       1014      1049      1012      1058      1025      1063      1032      1066      1013      1053      1049      1042      1017      1058      1033      1077
dram[5]:        870       881       877       887       882       894       884       894       867       876       872       884       876       887       894       904
maximum mf latency per bank:
dram[0]:       5552      4817      4745      4365      5253      5550      6080      4980      6287      4558      5953      6061      6229      4949      5812      5589
dram[1]:       5333      5077      5592      5266      5420      5751      6076      5026      5801      5332      4240      5235      5587      5776      5780      5532
dram[2]:       6097      6353      5130      6141      6012      7248      5936      6253      5735      6846      4889      7368      5884      7154      5220      6572
dram[3]:       5363      5446      5178      5869      5084      4506      5703      5320      5195      5114      5286      6150      6077      5146      4727      5563
dram[4]:       6237      5378      5645      4857      5167      5898      5298      5682      5428      5608      5891      4539      6376      5334      5779      5554
dram[5]:       4417      5509      4962      5545      4769      5882      5644      5720      5348      5385      4631      5057      5778      5203      5044      5243
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3962840 n_nop=1725539 n_act=473267 n_pre=473254 n_req=588887 n_req_1=56871 n_req_2=218750 n_req_3=313266 n_rd=873796 n_write=416984 bw_util=0.5944 bw_util_1=0.0574 bw_util_2=0.2208 bw_util_3=0.3162 blp=10.102142 blp_1= 1.713250 blp_2= 3.696593 blp_3= 5.010877
 n_activity=3959468 dram_eff=0.5949 dram_eff_1=0.05745 dram_eff_2=0.221 dram_eff_3=0.3165
bk0: 56918a 1522082i bk1: 54286a 1624847i bk2: 54006a 1597439i bk3: 52784a 1625312i bk4: 55289a 1396883i bk5: 53836a 1426722i bk6: 55724a 1240266i bk7: 54466a 1259818i bk8: 56017a 1564651i bk9: 53474a 1667143i bk10: 54924a 1527976i bk11: 54384a 1507637i bk12: 55504a 1385020i bk13: 53778a 1439221i bk14: 54887a 1300083i bk15: 53519a 1331465i 
bw_dist = 0.057	0.221	0.316	0.405	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.5496
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3962840 n_nop=1785962 n_act=459704 n_pre=459691 n_req=580330 n_req_1=48736 n_req_2=218748 n_req_3=312846 n_rd=856930 n_write=400553 bw_util=0.5857 bw_util_1=0.04919 bw_util_2=0.2208 bw_util_3=0.3158 blp=9.639645 blp_1= 1.658581 blp_2= 3.696465 blp_3= 4.975673
 n_activity=3946810 dram_eff=0.5881 dram_eff_1=0.04939 dram_eff_2=0.2217 dram_eff_3=0.317
bk0: 53510a 1782232i bk1: 52420a 1788723i bk2: 53634a 1672564i bk3: 52560a 1688062i bk4: 53604a 1561473i bk5: 53640a 1510549i bk6: 54036a 1423124i bk7: 54032a 1367634i bk8: 54402a 1720517i bk9: 54252a 1655815i bk10: 53384a 1670325i bk11: 53126a 1646513i bk12: 53694a 1564335i bk13: 53478a 1531580i bk14: 53706a 1439204i bk15: 53452a 1406090i 
bw_dist = 0.049	0.221	0.316	0.410	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.3174
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3962840 n_nop=1717441 n_act=475021 n_pre=475008 n_req=589981 n_req_1=58049 n_req_2=218752 n_req_3=313180 n_rd=876072 n_write=419298 bw_util=0.5955 bw_util_1=0.05859 bw_util_2=0.2208 bw_util_3=0.3161 blp=10.165649 blp_1= 1.758852 blp_2= 3.759663 blp_3= 5.039281
 n_activity=3960778 dram_eff=0.5958 dram_eff_1=0.05862 dram_eff_2=0.2209 dram_eff_3=0.3163
bk0: 53784a 1714486i bk1: 55106a 1566252i bk2: 52848a 1662172i bk3: 53854a 1544739i bk4: 54662a 1436871i bk5: 58668a 1099652i bk6: 53966a 1369767i bk7: 55928a 1155313i bk8: 53952a 1693318i bk9: 54832a 1577818i bk10: 53944a 1586707i bk11: 54986a 1460544i bk12: 54570a 1445413i bk13: 56220a 1258238i bk14: 53234a 1400736i bk15: 55518a 1173550i 
bw_dist = 0.059	0.221	0.316	0.404	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.7913
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3962840 n_nop=1782454 n_act=460632 n_pre=460620 n_req=580688 n_req_1=49211 n_req_2=218752 n_req_3=312725 n_rd=857744 n_write=401390 bw_util=0.5861 bw_util_1=0.04967 bw_util_2=0.2208 bw_util_3=0.3156 blp=9.672279 blp_1= 1.665917 blp_2= 3.705130 blp_3= 4.984449
 n_activity=3946453 dram_eff=0.5885 dram_eff_1=0.04987 dram_eff_2=0.2217 dram_eff_3=0.3169
bk0: 52476a 1835674i bk1: 53088a 1743619i bk2: 53202a 1694123i bk3: 52896a 1667641i bk4: 53914a 1540068i bk5: 55116a 1397424i bk6: 53228a 1478976i bk7: 55004a 1300231i bk8: 53440a 1760811i bk9: 54026a 1684231i bk10: 53620a 1662455i bk11: 53374a 1626948i bk12: 53934a 1544743i bk13: 52990a 1554465i bk14: 53538a 1453382i bk15: 53898a 1352524i 
bw_dist = 0.050	0.221	0.316	0.410	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.4707
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3962840 n_nop=1722429 n_act=473813 n_pre=473798 n_req=589329 n_req_1=57423 n_req_2=218754 n_req_3=313152 n_rd=874794 n_write=418006 bw_util=0.5948 bw_util_1=0.05796 bw_util_2=0.2208 bw_util_3=0.3161 blp=10.113012 blp_1= 1.713862 blp_2= 3.699461 blp_3= 5.014657
 n_activity=3959550 dram_eff=0.5953 dram_eff_1=0.05801 dram_eff_2=0.221 dram_eff_3=0.3163
bk0: 55240a 1627972i bk1: 53604a 1673247i bk2: 55018a 1532053i bk3: 52788a 1630429i bk4: 54658a 1444054i bk5: 55370a 1331949i bk6: 55804a 1247405i bk7: 53754a 1314109i bk8: 54868a 1648829i bk9: 53646a 1654411i bk10: 58344a 1300378i bk11: 54164a 1515413i bk12: 54692a 1432424i bk13: 53678a 1444811i bk14: 54992a 1289811i bk15: 54174a 1284322i 
bw_dist = 0.058	0.221	0.316	0.404	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.6486
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3962840 n_nop=1780243 n_act=460962 n_pre=460947 n_req=581028 n_req_1=49638 n_req_2=218757 n_req_3=312633 n_rd=858492 n_write=402196 bw_util=0.5865 bw_util_1=0.0501 bw_util_2=0.2208 bw_util_3=0.3155 blp=9.694041 blp_1= 1.666078 blp_2= 3.704921 blp_3= 4.988966
 n_activity=3946720 dram_eff=0.5888 dram_eff_1=0.0503 dram_eff_2=0.2217 dram_eff_3=0.3168
bk0: 53316a 1780184i bk1: 52902a 1744750i bk2: 53380a 1672741i bk3: 53144a 1639870i bk4: 53508a 1564183i bk5: 54672a 1434228i bk6: 53672a 1439099i bk7: 54452a 1337257i bk8: 54282a 1719825i bk9: 53864a 1693263i bk10: 53692a 1642678i bk11: 52836a 1655105i bk12: 54434a 1507952i bk13: 53416a 1517791i bk14: 53262a 1474166i bk15: 53660a 1383375i 
bw_dist = 0.050	0.221	0.316	0.409	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.4463

========= L2 cache stats =========
L2_cache_bank[0]: Access = 226946, Miss = 221661, Miss_rate = 0.977, Pending_hits = 690, Reservation_fails = 312887
L2_cache_bank[1]: Access = 218164, Miss = 215292, Miss_rate = 0.987, Pending_hits = 270, Reservation_fails = 264746
L2_cache_bank[2]: Access = 217971, Miss = 215013, Miss_rate = 0.986, Pending_hits = 299, Reservation_fails = 244591
L2_cache_bank[3]: Access = 215964, Miss = 213508, Miss_rate = 0.989, Pending_hits = 200, Reservation_fails = 254013
L2_cache_bank[4]: Access = 218154, Miss = 215510, Miss_rate = 0.988, Pending_hits = 302, Reservation_fails = 135171
L2_cache_bank[5]: Access = 238263, Miss = 222581, Miss_rate = 0.934, Pending_hits = 347, Reservation_fails = 312482
L2_cache_bank[6]: Access = 216174, Miss = 213704, Miss_rate = 0.989, Pending_hits = 235, Reservation_fails = 225546
L2_cache_bank[7]: Access = 218996, Miss = 215221, Miss_rate = 0.983, Pending_hits = 318, Reservation_fails = 283064
L2_cache_bank[8]: Access = 227163, Miss = 221831, Miss_rate = 0.977, Pending_hits = 596, Reservation_fails = 279862
L2_cache_bank[9]: Access = 218877, Miss = 215612, Miss_rate = 0.985, Pending_hits = 297, Reservation_fails = 226420
L2_cache_bank[10]: Access = 217459, Miss = 214803, Miss_rate = 0.988, Pending_hits = 313, Reservation_fails = 228903
L2_cache_bank[11]: Access = 217770, Miss = 214504, Miss_rate = 0.985, Pending_hits = 339, Reservation_fails = 253380
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 226946, Miss = 221661 (0.977), PendingHit = 690 (0.00304)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 218164, Miss = 215292 (0.987), PendingHit = 270 (0.00124)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 217971, Miss = 215013 (0.986), PendingHit = 299 (0.00137)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 215964, Miss = 213508 (0.989), PendingHit = 200 (0.000926)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 218154, Miss = 215510 (0.988), PendingHit = 302 (0.00138)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 238263, Miss = 222581 (0.934), PendingHit = 347 (0.00146)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 216174, Miss = 213704 (0.989), PendingHit = 235 (0.00109)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 218996, Miss = 215221 (0.983), PendingHit = 318 (0.00145)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 227163, Miss = 221831 (0.977), PendingHit = 596 (0.00262)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 218877, Miss = 215612 (0.985), PendingHit = 297 (0.00136)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 217459, Miss = 214803 (0.988), PendingHit = 313 (0.00144)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 217770, Miss = 214504 (0.985), PendingHit = 339 (0.00156)
L2 Cache Total Miss Rate = 0.980
Stream 1: L2 Cache Miss Rate = 0.939
Stream 2: L2 Cache Miss Rate = 0.999
Stream 3: L2 Cache Miss Rate = 0.970
Stream 1: Accesses  = 844589
Stream 1: Misses  = 793347
Stream 2: Accesses  = 915286
Stream 2: Misses  = 914753
Stream 3: Accesses  = 1736615
Stream 3: Misses  = 1684487
Stream 1+2: Accesses  = 1759875
Stream 1+2: Misses  = 1708100
Stream 1+2+3: Accesses  = 3496490
Stream 1+2+3: Misses  = 3392587
Total Accesses  = 2651901
MPKI-CORES
CORE_L2MPKI_0	77.050
CORE_L2MPKI_1	85.913
CORE_L2MPKI_2	88.333
CORE_L2MPKI_3	83.643
CORE_L2MPKI_4	88.692
CORE_L2MPKI_5	87.642
CORE_L2MPKI_6	78.841
CORE_L2MPKI_7	87.304
CORE_L2MPKI_8	81.913
CORE_L2MPKI_9	82.003
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	1.596
CORE_L2MPKI_21	1.596
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.596
CORE_L2MPKI_25	1.596
CORE_L2MPKI_26	1.596
CORE_L2MPKI_27	1.596
CORE_L2MPKI_28	1.596
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	1.596
CORE_L2MPKI_31	1.596
CORE_L2MPKI_32	1.596
CORE_L2MPKI_33	1.596
CORE_L2MPKI_34	1.596
CORE_L2MPKI_35	1.595
CORE_L2MPKI_36	1.596
CORE_L2MPKI_37	1.596
CORE_L2MPKI_38	1.596
CORE_L2MPKI_39	1.596
CORE_L2MPKI_40	1.596
CORE_L2MPKI_41	1.596
CORE_L2MPKI_42	1.596
CORE_L2MPKI_43	1.596
CORE_L2MPKI_44	1.596
CORE_L2MPKI_45	1.596
CORE_L2MPKI_46	1.596
CORE_L2MPKI_47	1.596
CORE_L2MPKI_48	1.596
CORE_L2MPKI_49	1.596
CORE_L2MPKI_50	1.595
CORE_L2MPKI_51	1.596
CORE_L2MPKI_52	1.596
CORE_L2MPKI_53	1.596
CORE_L2MPKI_54	1.596
CORE_L2MPKI_55	1.596
CORE_L2MPKI_56	1.596
CORE_L2MPKI_57	1.595
CORE_L2MPKI_58	1.596
CORE_L2MPKI_59	1.596
Avg_MPKI_Stream1= 42.865
Avg_MPKI_Stream2= 1.596
Avg_MPKI_Stream3= 1.596
MISSES-CORES
CORE_MISSES_0	25578
CORE_MISSES_1	33403
CORE_MISSES_2	32176
CORE_MISSES_3	33176
CORE_MISSES_4	37089
CORE_MISSES_5	36288
CORE_MISSES_6	28196
CORE_MISSES_7	37000
CORE_MISSES_8	27617
CORE_MISSES_9	29458
CORE_MISSES_10	44301
CORE_MISSES_11	48180
CORE_MISSES_12	48780
CORE_MISSES_13	46202
CORE_MISSES_14	49462
CORE_MISSES_15	49501
CORE_MISSES_16	46240
CORE_MISSES_17	47520
CORE_MISSES_18	46260
CORE_MISSES_19	46920
CORE_MISSES_20	46922
CORE_MISSES_21	46900
CORE_MISSES_22	45562
CORE_MISSES_23	46180
CORE_MISSES_24	45561
CORE_MISSES_25	46902
CORE_MISSES_26	46840
CORE_MISSES_27	46840
CORE_MISSES_28	46880
CORE_MISSES_29	45560
CORE_MISSES_30	46299
CORE_MISSES_31	45476
CORE_MISSES_32	44435
CORE_MISSES_33	43858
CORE_MISSES_34	45669
CORE_MISSES_35	43794
CORE_MISSES_36	45936
CORE_MISSES_37	43809
CORE_MISSES_38	46034
CORE_MISSES_39	45296
CORE_MISSES_40	44515
CORE_MISSES_41	44210
CORE_MISSES_42	43650
CORE_MISSES_43	43678
CORE_MISSES_44	44609
CORE_MISSES_45	45302
CORE_MISSES_46	42411
CORE_MISSES_47	47506
CORE_MISSES_48	45142
CORE_MISSES_49	41908
CORE_MISSES_50	44653
CORE_MISSES_51	44851
CORE_MISSES_52	43029
CORE_MISSES_53	45426
CORE_MISSES_54	43984
CORE_MISSES_55	45211
CORE_MISSES_56	46489
CORE_MISSES_57	45411
CORE_MISSES_58	44068
CORE_MISSES_59	45087
L2_MISSES = 2599240
L2_total_cache_accesses = 2651901
L2_total_cache_misses = 2599240
L2_total_cache_miss_rate = 0.9801
L2_total_cache_pending_hits = 4206
L2_total_cache_reservation_fails = 3021065
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 47050
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4053
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1687868
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1967559
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 911300
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1043575
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1349
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 150
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 71
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 9831
L2_cache_data_port_util = 0.025
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=8509470
icnt_total_pkts_simt_to_mem=6676266
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       1.2630
gpu_ipc_2 =     195.6415
gpu_ipc_3 =     280.0656
gpu_tot_sim_cycle_stream_1 = 3002151
gpu_tot_sim_cycle_stream_2 = 3002151
gpu_tot_sim_cycle_stream_3 = 3002143
gpu_sim_insn_1 = 3791712
gpu_sim_insn_2 = 587345280
gpu_sim_insn_3 = 840796928
gpu_sim_cycle = 3002152
gpu_sim_insn = 1431933920
gpu_ipc =     476.9692
gpu_tot_sim_cycle = 3002152
gpu_tot_sim_insn = 1431933920
gpu_tot_ipc =     476.9692
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 12995487
gpu_stall_icnt2sh    = 67417
gpu_total_sim_rate=251348

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 22635155
	L1I_total_cache_misses = 22351
	L1I_total_cache_miss_rate = 0.0010
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 20588
L1D_cache:
	L1D_cache_core[0]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 414
	L1D_cache_core[1]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 526
	L1D_cache_core[2]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 470
	L1D_cache_core[3]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 436
	L1D_cache_core[4]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 487
	L1D_cache_core[5]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 546
	L1D_cache_core[6]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[7]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 507
	L1D_cache_core[8]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 528
	L1D_cache_core[9]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 566
	L1D_cache_core[10]: Access = 44300, Miss = 44300, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2664250
	L1D_cache_core[11]: Access = 48180, Miss = 48180, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2671750
	L1D_cache_core[12]: Access = 48780, Miss = 48780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2677163
	L1D_cache_core[13]: Access = 46200, Miss = 46200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2715945
	L1D_cache_core[14]: Access = 49460, Miss = 49460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2678317
	L1D_cache_core[15]: Access = 49500, Miss = 49500, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2701821
	L1D_cache_core[16]: Access = 46240, Miss = 46240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2720124
	L1D_cache_core[17]: Access = 47520, Miss = 47520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2690754
	L1D_cache_core[18]: Access = 46260, Miss = 46260, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2667100
	L1D_cache_core[19]: Access = 46920, Miss = 46920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2696888
	L1D_cache_core[20]: Access = 46920, Miss = 46920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2674059
	L1D_cache_core[21]: Access = 46900, Miss = 46900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2690886
	L1D_cache_core[22]: Access = 45560, Miss = 45560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2679436
	L1D_cache_core[23]: Access = 46180, Miss = 46180, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2709777
	L1D_cache_core[24]: Access = 45560, Miss = 45560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2725469
	L1D_cache_core[25]: Access = 46900, Miss = 46900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2693437
	L1D_cache_core[26]: Access = 46840, Miss = 46840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2758207
	L1D_cache_core[27]: Access = 46840, Miss = 46840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2672934
	L1D_cache_core[28]: Access = 46880, Miss = 46880, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2703954
	L1D_cache_core[29]: Access = 45560, Miss = 45560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2671237
	L1D_cache_core[30]: Access = 46307, Miss = 46307, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2633238
	L1D_cache_core[31]: Access = 45489, Miss = 45489, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2687382
	L1D_cache_core[32]: Access = 44452, Miss = 44452, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2657181
	L1D_cache_core[33]: Access = 43868, Miss = 43868, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2629094
	L1D_cache_core[34]: Access = 45686, Miss = 45686, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2635781
	L1D_cache_core[35]: Access = 43812, Miss = 43812, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2655922
	L1D_cache_core[36]: Access = 45950, Miss = 45950, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2647254
	L1D_cache_core[37]: Access = 43833, Miss = 43833, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2629585
	L1D_cache_core[38]: Access = 46058, Miss = 46058, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2569993
	L1D_cache_core[39]: Access = 45311, Miss = 45311, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2623714
	L1D_cache_core[40]: Access = 44529, Miss = 44529, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2647844
	L1D_cache_core[41]: Access = 44220, Miss = 44220, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2658239
	L1D_cache_core[42]: Access = 43662, Miss = 43662, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2648142
	L1D_cache_core[43]: Access = 43692, Miss = 43692, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2678088
	L1D_cache_core[44]: Access = 44621, Miss = 44621, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2692375
	L1D_cache_core[45]: Access = 45315, Miss = 45315, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2565734
	L1D_cache_core[46]: Access = 42425, Miss = 42425, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2648146
	L1D_cache_core[47]: Access = 47526, Miss = 47526, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2569928
	L1D_cache_core[48]: Access = 45159, Miss = 45159, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2606058
	L1D_cache_core[49]: Access = 41930, Miss = 41930, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2639193
	L1D_cache_core[50]: Access = 44682, Miss = 44682, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2656664
	L1D_cache_core[51]: Access = 44866, Miss = 44866, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2682990
	L1D_cache_core[52]: Access = 43041, Miss = 43041, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2635776
	L1D_cache_core[53]: Access = 45440, Miss = 45440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2670032
	L1D_cache_core[54]: Access = 44008, Miss = 44008, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2629558
	L1D_cache_core[55]: Access = 45227, Miss = 45227, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2591833
	L1D_cache_core[56]: Access = 46504, Miss = 46504, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2660181
	L1D_cache_core[57]: Access = 45431, Miss = 45431, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2586708
	L1D_cache_core[58]: Access = 44093, Miss = 44093, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2632651
	L1D_cache_core[59]: Access = 45103, Miss = 45103, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2664306
	L1D_total_cache_accesses = 2280380
	L1D_total_cache_misses = 2280380
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 133002127
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 114696
	L1C_total_cache_misses = 1120
	L1C_total_cache_miss_rate = 0.0098
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1368855
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 107318804
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 113576
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 911525
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 25683323
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 22612804
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 22351
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 20588
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
631, 208, 631, 185, 631, 166, 631, 133, 631, 32, 631, 32, 631, 32, 631, 32, 631, 32, 631, 32, 631, 32, 631, 32, 631, 32, 589, 19, 356, 11, 247, 19, 
gpgpu_n_tot_thrd_icount = 1432846336
gpgpu_n_tot_w_icount = 44776448
gpgpu_n_stall_shd_mem = 162996073
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1739295
gpgpu_n_mem_write_global = 911430
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 44168800
gpgpu_n_store_insn = 29168928
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3670272
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 162996073
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:257287939	W0_Idle:17317264	W0_Scoreboard:40875805	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:44777232
Warp Occupancy Distribution:
Stall:95444580	W0_Idle:7261924	W0_Scoreboard:7987263	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:9392313
Warp Occupancy Distribution:
Stall:81422427	W0_Idle:4689673	W0_Scoreboard:16051537	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:17922443
warp_utilization0: 0.124292
warp_utilization1: 0.078213
warp_utilization2: 0.149247
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10949872 {8:1368734,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 123954480 {136:911430,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 15066600 {40:366889,72:1693,136:1979,}
traffic_breakdown_coretomem[INST_ACC_R] = 12560 {8:1570,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 186099816 {136:1368381,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7289520 {8:911190,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 15058376 {40:366692,72:1692,136:1977,}
traffic_breakdown_memtocore[INST_ACC_R] = 213520 {136:1570,}
maxmrqlatency = 1225 
maxdqlatency = 0 
maxmflatency = 7368 
averagemflatency = 1407 
averagemflatency_1 = 1321 
averagemflatency_2= 1437 
averagemflatency_3 = 1459 
averagemrqlatency_1 = 61 
averagemrqlatency_2 = 72 
averagemrqlatency_3 = 72 
max_icnt2mem_latency = 6968 
max_icnt2sh_latency = 3002151 
mrq_lat_table:1059519 	31543 	51626 	118812 	359458 	611845 	824259 	620285 	148449 	2380 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4854 	71640 	669306 	1531367 	370338 	2485 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	13609 	16563 	63409 	137355 	146123 	369290 	972091 	849608 	82766 	1240 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1489031 	247932 	1794 	43 	0 	0 	0 	0 	0 	1418 	2404 	5109 	9655 	19265 	41529 	82620 	162155 	314404 	272631 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	4 	258 	5740 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        30        20        26        28        30        13        16        20        32        12        18        20        14 
dram[1]:        28        32        32        22        20        22        28        24        17        12        18        28        14        26        14        14 
dram[2]:        32        32        28        20        20        24        22        26        16        14        30        18        20        16        16        18 
dram[3]:        28        32        40        22        20        22        20        26        16        12        30        16        16        14        16         8 
dram[4]:        32        32        22        40        24        12        24        20        21        16        18        32        20        16         8        28 
dram[5]:        32        32        22        22        24        24        22        18        12        26        22        28        28        16        14        22 
maximum service time to same row:
dram[0]:       938       937      1407      1814      2419      2232      1729      1821      2207      2298      1822      1830      1797      2117      1916      2281 
dram[1]:      1034      1377      1201      1136      2161      1729      1735      1725      1986      2117      1819      1709      1800      1885      2323      1862 
dram[2]:      1054      1367      1113      1319      1704      2753      1699      1707      2509      2040      1760      1735      1747      1740      1979      2125 
dram[3]:      1197      1281      1710      1172      1704      1784      1697      1720      2226      1898      1758      1732      1797      1745      1970      2163 
dram[4]:      1183      1152      1063      1491      2086      1774      1710      1738      2143      2125      1719      1732      1709      1764      2141      1857 
dram[5]:      1429      1162      1412      1238      1691      1766      1710      1755      1887      1863      1713      1737      1707      1769      1934      1832 
average row accesses per activate:
dram[0]:  1.347085  1.363370  1.370977  1.380091  1.355555  1.365343  1.360606  1.372934  1.350003  1.369576  1.360059  1.362084  1.360512  1.373336  1.359484  1.372494 
dram[1]:  1.363381  1.375320  1.368487  1.377210  1.365118  1.365329  1.366980  1.369414  1.357667  1.358101  1.368577  1.372960  1.368357  1.371163  1.367188  1.369464 
dram[2]:  1.366700  1.360064  1.381989  1.372830  1.360089  1.340861  1.373391  1.363996  1.365242  1.362458  1.363068  1.357383  1.366074  1.354360  1.374118  1.358781 
dram[3]:  1.376996  1.371125  1.371496  1.372187  1.361181  1.356084  1.376611  1.361447  1.365370  1.358392  1.362645  1.364682  1.365310  1.374020  1.368329  1.364084 
dram[4]:  1.354122  1.375144  1.356852  1.383921  1.362051  1.359878  1.362906  1.379650  1.355890  1.373696  1.334736  1.366567  1.362735  1.379572  1.357720  1.369871 
dram[5]:  1.372219  1.371101  1.368913  1.373851  1.366970  1.361821  1.369589  1.366330  1.361347  1.362523  1.360824  1.369657  1.363257  1.371939  1.371364  1.368712 
average row locality = 3828185/2803418 = 1.365542
average row locality_1 = 1306729/1073171 = 1.217633
average row locality_2 = 1283361/882932 = 1.453522
average row locality_3 = 1238095/847315 = 1.461198
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     28459     27144     27003     26392     27647     26920     27864     27233     28009     26738     27463     27194     27755     26889     27445     26761 
dram[1]:     26756     26211     26818     26281     26803     26820     27021     27017     27202     27126     26692     26563     26848     26739     26853     26731 
dram[2]:     26893     27555     26426     26928     27333     29337     26983     27964     26977     27416     26974     27494     27285     28110     26617     27759 
dram[3]:     26238     26544     26605     26448     26957     27559     26614     27502     26721     27014     26811     26688     26967     26496     26774     26952 
dram[4]:     27624     26805     27510     26395     27329     27687     27902     26877     27434     26824     29172     27082     27346     26840     27496     27087 
dram[5]:     26659     26451     26690     26574     26755     27339     26836     27228     27143     26932     26847     26420     27219     26709     26633     26831 
total reads: 2599014
bank skew: 29337/26211 = 1.12
chip skew: 438051/428481 = 1.02
number of total write accesses:
dram[0]:     14187     12861     12695     12067     13389     12651     13613     12961     13725     12463     13215     12935     13495     12615     13158     12470 
dram[1]:     12493     11940     12526     11972     12567     12567     12783     12759     12933     12847     12463     12311     12600     12479     12589     12457 
dram[2]:     12606     13286     12110     12615     13065     15080     12719     13718     12686     13143     12714     13256     13006     13844     12331     13480 
dram[3]:     11964     12289     12296     12153     12701     13331     12362     13257     12447     12758     12564     12462     12699     12240     12488     12693 
dram[4]:     13332     12525     13201     12096     13064     13436     13638     12621     13141     12554     14909     12845     13070     12574     13203     12805 
dram[5]:     12382     12188     12387     12286     12504     13106     12589     12981     12868     12667     12606     12194     12965     12453     12361     12567 
total reads: 1229267
bank skew: 15080/11940 = 1.26
chip skew: 209659/200286 = 1.05
average mf latency per bank:
dram[0]:       1072       909      1059       922      1069       928      1065       933      1049       910      1055       909      1058       921      1075       938
dram[1]:        853       866       860       875       875       872       871       880       852       859       858       867       860       871       873       881
dram[2]:        965      1244       980      1256       980      1767       984      1268       966      1250       967      1254       976      1264       991      1275
dram[3]:        858       919       861       925       872       947       873       928       859       917       863       917       864       929       879       939
dram[4]:       1014      1049      1012      1058      1025      1063      1032      1066      1013      1053      1049      1042      1017      1058      1033      1077
dram[5]:        870       881       877       887       882       894       884       894       867       876       872       884       876       887       894       904
maximum mf latency per bank:
dram[0]:       5552      4817      4745      4365      5253      5550      6080      4980      6287      4558      5953      6061      6229      4949      5812      5589
dram[1]:       5333      5077      5592      5266      5420      5751      6076      5026      5801      5332      4240      5235      5587      5776      5780      5532
dram[2]:       6097      6353      5130      6141      6012      7248      5936      6253      5735      6846      4889      7368      5884      7154      5220      6572
dram[3]:       5363      5446      5178      5869      5084      4506      5703      5320      5195      5114      5286      6150      6077      5146      4727      5563
dram[4]:       6237      5378      5645      4857      5167      5898      5298      5682      5428      5608      5891      4539      6376      5334      5779      5554
dram[5]:       4417      5509      4962      5545      4769      5882      5644      5720      5348      5385      4631      5057      5778      5203      5044      5243
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3962840 n_nop=1725539 n_act=473267 n_pre=473254 n_req=588887 n_req_1=56871 n_req_2=218750 n_req_3=313266 n_rd=873796 n_write=416984 bw_util=0.5944 bw_util_1=0.0574 bw_util_2=0.2208 bw_util_3=0.3162 blp=10.102142 blp_1= 1.713250 blp_2= 3.696593 blp_3= 5.010877
 n_activity=3959468 dram_eff=0.5949 dram_eff_1=0.05745 dram_eff_2=0.221 dram_eff_3=0.3165
bk0: 56918a 1522082i bk1: 54286a 1624847i bk2: 54006a 1597439i bk3: 52784a 1625312i bk4: 55289a 1396883i bk5: 53836a 1426722i bk6: 55724a 1240266i bk7: 54466a 1259818i bk8: 56017a 1564651i bk9: 53474a 1667143i bk10: 54924a 1527976i bk11: 54384a 1507637i bk12: 55504a 1385020i bk13: 53778a 1439221i bk14: 54887a 1300083i bk15: 53519a 1331465i 
bw_dist = 0.057	0.221	0.316	0.405	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.5496
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3962840 n_nop=1785962 n_act=459704 n_pre=459691 n_req=580330 n_req_1=48736 n_req_2=218748 n_req_3=312846 n_rd=856930 n_write=400553 bw_util=0.5857 bw_util_1=0.04919 bw_util_2=0.2208 bw_util_3=0.3158 blp=9.639645 blp_1= 1.658581 blp_2= 3.696465 blp_3= 4.975673
 n_activity=3946810 dram_eff=0.5881 dram_eff_1=0.04939 dram_eff_2=0.2217 dram_eff_3=0.317
bk0: 53510a 1782232i bk1: 52420a 1788723i bk2: 53634a 1672564i bk3: 52560a 1688062i bk4: 53604a 1561473i bk5: 53640a 1510549i bk6: 54036a 1423124i bk7: 54032a 1367634i bk8: 54402a 1720517i bk9: 54252a 1655815i bk10: 53384a 1670325i bk11: 53126a 1646513i bk12: 53694a 1564335i bk13: 53478a 1531580i bk14: 53706a 1439204i bk15: 53452a 1406090i 
bw_dist = 0.049	0.221	0.316	0.410	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.3174
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3962840 n_nop=1717441 n_act=475021 n_pre=475008 n_req=589981 n_req_1=58049 n_req_2=218752 n_req_3=313180 n_rd=876072 n_write=419298 bw_util=0.5955 bw_util_1=0.05859 bw_util_2=0.2208 bw_util_3=0.3161 blp=10.165649 blp_1= 1.758852 blp_2= 3.759663 blp_3= 5.039281
 n_activity=3960778 dram_eff=0.5958 dram_eff_1=0.05862 dram_eff_2=0.2209 dram_eff_3=0.3163
bk0: 53784a 1714486i bk1: 55106a 1566252i bk2: 52848a 1662172i bk3: 53854a 1544739i bk4: 54662a 1436871i bk5: 58668a 1099652i bk6: 53966a 1369767i bk7: 55928a 1155313i bk8: 53952a 1693318i bk9: 54832a 1577818i bk10: 53944a 1586707i bk11: 54986a 1460544i bk12: 54570a 1445413i bk13: 56220a 1258238i bk14: 53234a 1400736i bk15: 55518a 1173550i 
bw_dist = 0.059	0.221	0.316	0.404	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.7913
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3962840 n_nop=1782454 n_act=460632 n_pre=460620 n_req=580688 n_req_1=49211 n_req_2=218752 n_req_3=312725 n_rd=857744 n_write=401390 bw_util=0.5861 bw_util_1=0.04967 bw_util_2=0.2208 bw_util_3=0.3156 blp=9.672279 blp_1= 1.665917 blp_2= 3.705130 blp_3= 4.984449
 n_activity=3946453 dram_eff=0.5885 dram_eff_1=0.04987 dram_eff_2=0.2217 dram_eff_3=0.3169
bk0: 52476a 1835674i bk1: 53088a 1743619i bk2: 53202a 1694123i bk3: 52896a 1667641i bk4: 53914a 1540068i bk5: 55116a 1397424i bk6: 53228a 1478976i bk7: 55004a 1300231i bk8: 53440a 1760811i bk9: 54026a 1684231i bk10: 53620a 1662455i bk11: 53374a 1626948i bk12: 53934a 1544743i bk13: 52990a 1554465i bk14: 53538a 1453382i bk15: 53898a 1352524i 
bw_dist = 0.050	0.221	0.316	0.410	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.4707
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3962840 n_nop=1722429 n_act=473813 n_pre=473798 n_req=589329 n_req_1=57423 n_req_2=218754 n_req_3=313152 n_rd=874794 n_write=418006 bw_util=0.5948 bw_util_1=0.05796 bw_util_2=0.2208 bw_util_3=0.3161 blp=10.113012 blp_1= 1.713862 blp_2= 3.699461 blp_3= 5.014657
 n_activity=3959550 dram_eff=0.5953 dram_eff_1=0.05801 dram_eff_2=0.221 dram_eff_3=0.3163
bk0: 55240a 1627972i bk1: 53604a 1673247i bk2: 55018a 1532053i bk3: 52788a 1630429i bk4: 54658a 1444054i bk5: 55370a 1331949i bk6: 55804a 1247405i bk7: 53754a 1314109i bk8: 54868a 1648829i bk9: 53646a 1654411i bk10: 58344a 1300378i bk11: 54164a 1515413i bk12: 54692a 1432424i bk13: 53678a 1444811i bk14: 54992a 1289811i bk15: 54174a 1284322i 
bw_dist = 0.058	0.221	0.316	0.404	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.6486
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3962840 n_nop=1780243 n_act=460962 n_pre=460947 n_req=581028 n_req_1=49638 n_req_2=218757 n_req_3=312633 n_rd=858492 n_write=402196 bw_util=0.5865 bw_util_1=0.0501 bw_util_2=0.2208 bw_util_3=0.3155 blp=9.694041 blp_1= 1.666078 blp_2= 3.704921 blp_3= 4.988966
 n_activity=3946720 dram_eff=0.5888 dram_eff_1=0.0503 dram_eff_2=0.2217 dram_eff_3=0.3168
bk0: 53316a 1780184i bk1: 52902a 1744750i bk2: 53380a 1672741i bk3: 53144a 1639870i bk4: 53508a 1564183i bk5: 54672a 1434228i bk6: 53672a 1439099i bk7: 54452a 1337257i bk8: 54282a 1719825i bk9: 53864a 1693263i bk10: 53692a 1642678i bk11: 52836a 1655105i bk12: 54434a 1507952i bk13: 53416a 1517791i bk14: 53262a 1474166i bk15: 53660a 1383375i 
bw_dist = 0.050	0.221	0.316	0.409	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.4463

========= L2 cache stats =========
L2_cache_bank[0]: Access = 226946, Miss = 221661, Miss_rate = 0.977, Pending_hits = 690, Reservation_fails = 312887
L2_cache_bank[1]: Access = 218164, Miss = 215292, Miss_rate = 0.987, Pending_hits = 270, Reservation_fails = 264746
L2_cache_bank[2]: Access = 217971, Miss = 215013, Miss_rate = 0.986, Pending_hits = 299, Reservation_fails = 244591
L2_cache_bank[3]: Access = 215964, Miss = 213508, Miss_rate = 0.989, Pending_hits = 200, Reservation_fails = 254013
L2_cache_bank[4]: Access = 218154, Miss = 215510, Miss_rate = 0.988, Pending_hits = 302, Reservation_fails = 135171
L2_cache_bank[5]: Access = 238263, Miss = 222581, Miss_rate = 0.934, Pending_hits = 347, Reservation_fails = 312482
L2_cache_bank[6]: Access = 216174, Miss = 213704, Miss_rate = 0.989, Pending_hits = 235, Reservation_fails = 225546
L2_cache_bank[7]: Access = 218996, Miss = 215221, Miss_rate = 0.983, Pending_hits = 318, Reservation_fails = 283064
L2_cache_bank[8]: Access = 227163, Miss = 221831, Miss_rate = 0.977, Pending_hits = 596, Reservation_fails = 279862
L2_cache_bank[9]: Access = 218877, Miss = 215612, Miss_rate = 0.985, Pending_hits = 297, Reservation_fails = 226420
L2_cache_bank[10]: Access = 217459, Miss = 214803, Miss_rate = 0.988, Pending_hits = 313, Reservation_fails = 228903
L2_cache_bank[11]: Access = 217770, Miss = 214504, Miss_rate = 0.985, Pending_hits = 339, Reservation_fails = 253380
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 226946, Miss = 221661 (0.977), PendingHit = 690 (0.00304)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 218164, Miss = 215292 (0.987), PendingHit = 270 (0.00124)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 217971, Miss = 215013 (0.986), PendingHit = 299 (0.00137)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 215964, Miss = 213508 (0.989), PendingHit = 200 (0.000926)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 218154, Miss = 215510 (0.988), PendingHit = 302 (0.00138)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 238263, Miss = 222581 (0.934), PendingHit = 347 (0.00146)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 216174, Miss = 213704 (0.989), PendingHit = 235 (0.00109)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 218996, Miss = 215221 (0.983), PendingHit = 318 (0.00145)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 227163, Miss = 221831 (0.977), PendingHit = 596 (0.00262)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 218877, Miss = 215612 (0.985), PendingHit = 297 (0.00136)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 217459, Miss = 214803 (0.988), PendingHit = 313 (0.00144)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 217770, Miss = 214504 (0.985), PendingHit = 339 (0.00156)
L2 Cache Total Miss Rate = 0.980
Stream 1: L2 Cache Miss Rate = 0.939
Stream 2: L2 Cache Miss Rate = 0.999
Stream 3: L2 Cache Miss Rate = 0.970
Stream 1: Accesses  = 844589
Stream 1: Misses  = 793347
Stream 2: Accesses  = 915286
Stream 2: Misses  = 914753
Stream 3: Accesses  = 1736615
Stream 3: Misses  = 1684487
Stream 1+2: Accesses  = 1759875
Stream 1+2: Misses  = 1708100
Stream 1+2+3: Accesses  = 3496490
Stream 1+2+3: Misses  = 3392587
Total Accesses  = 2651901
MPKI-CORES
CORE_L2MPKI_0	77.050
CORE_L2MPKI_1	85.913
CORE_L2MPKI_2	88.333
CORE_L2MPKI_3	83.643
CORE_L2MPKI_4	88.692
CORE_L2MPKI_5	87.642
CORE_L2MPKI_6	78.841
CORE_L2MPKI_7	87.304
CORE_L2MPKI_8	81.913
CORE_L2MPKI_9	82.003
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	1.596
CORE_L2MPKI_21	1.596
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.596
CORE_L2MPKI_25	1.596
CORE_L2MPKI_26	1.596
CORE_L2MPKI_27	1.596
CORE_L2MPKI_28	1.596
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	1.596
CORE_L2MPKI_31	1.596
CORE_L2MPKI_32	1.596
CORE_L2MPKI_33	1.596
CORE_L2MPKI_34	1.596
CORE_L2MPKI_35	1.595
CORE_L2MPKI_36	1.596
CORE_L2MPKI_37	1.596
CORE_L2MPKI_38	1.596
CORE_L2MPKI_39	1.596
CORE_L2MPKI_40	1.596
CORE_L2MPKI_41	1.596
CORE_L2MPKI_42	1.596
CORE_L2MPKI_43	1.596
CORE_L2MPKI_44	1.596
CORE_L2MPKI_45	1.596
CORE_L2MPKI_46	1.596
CORE_L2MPKI_47	1.596
CORE_L2MPKI_48	1.596
CORE_L2MPKI_49	1.596
CORE_L2MPKI_50	1.595
CORE_L2MPKI_51	1.596
CORE_L2MPKI_52	1.596
CORE_L2MPKI_53	1.596
CORE_L2MPKI_54	1.596
CORE_L2MPKI_55	1.596
CORE_L2MPKI_56	1.596
CORE_L2MPKI_57	1.595
CORE_L2MPKI_58	1.596
CORE_L2MPKI_59	1.596
Avg_MPKI_Stream1= 42.865
Avg_MPKI_Stream2= 1.596
Avg_MPKI_Stream3= 1.596
MISSES-CORES
CORE_MISSES_0	25578
CORE_MISSES_1	33403
CORE_MISSES_2	32176
CORE_MISSES_3	33176
CORE_MISSES_4	37089
CORE_MISSES_5	36288
CORE_MISSES_6	28196
CORE_MISSES_7	37000
CORE_MISSES_8	27617
CORE_MISSES_9	29458
CORE_MISSES_10	44301
CORE_MISSES_11	48180
CORE_MISSES_12	48780
CORE_MISSES_13	46202
CORE_MISSES_14	49462
CORE_MISSES_15	49501
CORE_MISSES_16	46240
CORE_MISSES_17	47520
CORE_MISSES_18	46260
CORE_MISSES_19	46920
CORE_MISSES_20	46922
CORE_MISSES_21	46900
CORE_MISSES_22	45562
CORE_MISSES_23	46180
CORE_MISSES_24	45561
CORE_MISSES_25	46902
CORE_MISSES_26	46840
CORE_MISSES_27	46840
CORE_MISSES_28	46880
CORE_MISSES_29	45560
CORE_MISSES_30	46299
CORE_MISSES_31	45476
CORE_MISSES_32	44435
CORE_MISSES_33	43858
CORE_MISSES_34	45669
CORE_MISSES_35	43794
CORE_MISSES_36	45936
CORE_MISSES_37	43809
CORE_MISSES_38	46034
CORE_MISSES_39	45296
CORE_MISSES_40	44515
CORE_MISSES_41	44210
CORE_MISSES_42	43650
CORE_MISSES_43	43678
CORE_MISSES_44	44609
CORE_MISSES_45	45302
CORE_MISSES_46	42411
CORE_MISSES_47	47506
CORE_MISSES_48	45142
CORE_MISSES_49	41908
CORE_MISSES_50	44653
CORE_MISSES_51	44851
CORE_MISSES_52	43029
CORE_MISSES_53	45426
CORE_MISSES_54	43984
CORE_MISSES_55	45211
CORE_MISSES_56	46489
CORE_MISSES_57	45411
CORE_MISSES_58	44068
CORE_MISSES_59	45087
L2_MISSES = 2599240
L2_total_cache_accesses = 2651901
L2_total_cache_misses = 2599240
L2_total_cache_miss_rate = 0.9801
L2_total_cache_pending_hits = 4206
L2_total_cache_reservation_fails = 3021065
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 47050
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4053
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1687868
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1967559
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 911300
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1043575
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1349
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 150
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 71
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 9831
L2_cache_data_port_util = 0.025
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=8509470
icnt_total_pkts_simt_to_mem=6676266
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       1.2809
gpu_ipc_2 =     193.3289
gpu_ipc_3 =     279.1540
gpu_tot_sim_cycle_stream_1 = 4050749
gpu_tot_sim_cycle_stream_2 = 4050749
gpu_tot_sim_cycle_stream_3 = 4047244
gpu_sim_insn_1 = 5188800
gpu_sim_insn_2 = 783127040
gpu_sim_insn_3 = 1129804192
gpu_sim_cycle = 4050750
gpu_sim_insn = 1918120032
gpu_ipc =     473.5222
gpu_tot_sim_cycle = 4050750
gpu_tot_sim_insn = 1918120032
gpu_tot_ipc =     473.5222
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 17936007
gpu_stall_icnt2sh    = 81421
gpu_total_sim_rate=254696

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 30317346
	L1I_total_cache_misses = 26924
	L1I_total_cache_miss_rate = 0.0009
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 33107
L1D_cache:
	L1D_cache_core[0]: Access = 68, Miss = 68, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 414
	L1D_cache_core[1]: Access = 72, Miss = 72, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 526
	L1D_cache_core[2]: Access = 72, Miss = 72, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 470
	L1D_cache_core[3]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 436
	L1D_cache_core[4]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 487
	L1D_cache_core[5]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 546
	L1D_cache_core[6]: Access = 72, Miss = 72, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[7]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 507
	L1D_cache_core[8]: Access = 72, Miss = 72, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 528
	L1D_cache_core[9]: Access = 72, Miss = 72, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 566
	L1D_cache_core[10]: Access = 59920, Miss = 59920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3619436
	L1D_cache_core[11]: Access = 63160, Miss = 63160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3617803
	L1D_cache_core[12]: Access = 64400, Miss = 64400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3635250
	L1D_cache_core[13]: Access = 61840, Miss = 61840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3671442
	L1D_cache_core[14]: Access = 65720, Miss = 65720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3654706
	L1D_cache_core[15]: Access = 64500, Miss = 64500, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3633152
	L1D_cache_core[16]: Access = 63160, Miss = 63160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3640193
	L1D_cache_core[17]: Access = 62500, Miss = 62500, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3633874
	L1D_cache_core[18]: Access = 61880, Miss = 61880, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3634269
	L1D_cache_core[19]: Access = 62540, Miss = 62540, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3640943
	L1D_cache_core[20]: Access = 61880, Miss = 61880, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3640077
	L1D_cache_core[21]: Access = 62540, Miss = 62540, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3635075
	L1D_cache_core[22]: Access = 61840, Miss = 61840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3618815
	L1D_cache_core[23]: Access = 61140, Miss = 61140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3677889
	L1D_cache_core[24]: Access = 61180, Miss = 61180, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3691631
	L1D_cache_core[25]: Access = 62520, Miss = 62520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3660263
	L1D_cache_core[26]: Access = 63140, Miss = 63140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3679300
	L1D_cache_core[27]: Access = 63120, Miss = 63120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3627952
	L1D_cache_core[28]: Access = 62500, Miss = 62500, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3665052
	L1D_cache_core[29]: Access = 60520, Miss = 60520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3641339
	L1D_cache_core[30]: Access = 61523, Miss = 61523, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3601913
	L1D_cache_core[31]: Access = 60846, Miss = 60846, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3626900
	L1D_cache_core[32]: Access = 59999, Miss = 59999, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3642512
	L1D_cache_core[33]: Access = 60584, Miss = 60584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3585962
	L1D_cache_core[34]: Access = 60388, Miss = 60388, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3590493
	L1D_cache_core[35]: Access = 59652, Miss = 59652, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3624255
	L1D_cache_core[36]: Access = 60916, Miss = 60916, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3582017
	L1D_cache_core[37]: Access = 60051, Miss = 60051, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3583772
	L1D_cache_core[38]: Access = 61161, Miss = 61161, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3540548
	L1D_cache_core[39]: Access = 59361, Miss = 59361, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3573880
	L1D_cache_core[40]: Access = 61112, Miss = 61112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3611950
	L1D_cache_core[41]: Access = 59314, Miss = 59314, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3619094
	L1D_cache_core[42]: Access = 58886, Miss = 58886, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3601818
	L1D_cache_core[43]: Access = 59363, Miss = 59363, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3642664
	L1D_cache_core[44]: Access = 60653, Miss = 60653, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3616410
	L1D_cache_core[45]: Access = 60807, Miss = 60807, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3537876
	L1D_cache_core[46]: Access = 58568, Miss = 58568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3617320
	L1D_cache_core[47]: Access = 63005, Miss = 63005, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3534145
	L1D_cache_core[48]: Access = 61384, Miss = 61384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3550972
	L1D_cache_core[49]: Access = 56586, Miss = 56586, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3606064
	L1D_cache_core[50]: Access = 59741, Miss = 59741, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3585326
	L1D_cache_core[51]: Access = 60368, Miss = 60368, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3625759
	L1D_cache_core[52]: Access = 58409, Miss = 58409, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3595754
	L1D_cache_core[53]: Access = 60490, Miss = 60490, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3633972
	L1D_cache_core[54]: Access = 59984, Miss = 59984, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3572661
	L1D_cache_core[55]: Access = 59891, Miss = 59891, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3570121
	L1D_cache_core[56]: Access = 61959, Miss = 61959, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3605664
	L1D_cache_core[57]: Access = 60809, Miss = 60809, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3526700
	L1D_cache_core[58]: Access = 58359, Miss = 58359, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3576207
	L1D_cache_core[59]: Access = 59343, Miss = 59343, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3608511
	L1D_total_cache_accesses = 3054244
	L1D_total_cache_misses = 3054244
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 180714730
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 152827
	L1C_total_cache_misses = 1120
	L1C_total_cache_miss_rate = 0.0073
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1833226
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 145881267
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 151707
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1221018
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 34833463
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 30290422
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 26924
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 33107
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
764, 631, 777, 631, 631, 631, 631, 603, 631, 512, 631, 318, 631, 171, 631, 152, 631, 32, 631, 32, 631, 32, 631, 32, 631, 32, 631, 19, 631, 11, 631, 19, 
gpgpu_n_tot_thrd_icount = 1919339072
gpgpu_n_tot_w_icount = 59979346
gpgpu_n_stall_shd_mem = 221189957
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2347085
gpgpu_n_mem_write_global = 1220919
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 59171424
gpgpu_n_store_insn = 39072704
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4890464
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 221189957
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:343341368	W0_Idle:27474151	W0_Scoreboard:55294350	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:59980131
Warp Occupancy Distribution:
Stall:123122830	W0_Idle:15078259	W0_Scoreboard:11331620	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:12497291
Warp Occupancy Distribution:
Stall:110674200	W0_Idle:5723999	W0_Scoreboard:21637261	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:23994540
warp_utilization0: 0.123393
warp_utilization1: 0.077129
warp_utilization2: 0.148087
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14664840 {8:1833105,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 166044984 {136:1220919,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 20843328 {40:509711,72:1964,136:2305,}
traffic_breakdown_coretomem[INST_ACC_R] = 15440 {8:1930,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 249255360 {136:1832760,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9765616 {8:1220702,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 20836528 {40:509541,72:1964,136:2305,}
traffic_breakdown_memtocore[INST_ACC_R] = 262480 {136:1930,}
maxmrqlatency = 1225 
maxdqlatency = 0 
maxmflatency = 7368 
averagemflatency = 1418 
averagemflatency_1 = 1325 
averagemflatency_2= 1454 
averagemflatency_3 = 1471 
averagemrqlatency_1 = 61 
averagemrqlatency_2 = 72 
averagemrqlatency_3 = 72 
max_icnt2mem_latency = 6968 
max_icnt2sh_latency = 4050749 
mrq_lat_table:1429700 	42427 	70115 	160470 	483978 	825133 	1111311 	840038 	202076 	3284 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6052 	89379 	869841 	2095886 	503455 	2718 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	16318 	20618 	79774 	170299 	192194 	490569 	1325617 	1166682 	106334 	1283 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2020194 	324460 	1931 	44 	0 	0 	0 	0 	0 	1418 	2404 	5109 	9655 	19265 	41529 	82620 	162155 	314404 	582143 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	4 	307 	7788 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        30        20        26        28        30        13        16        20        32        12        18        20        32 
dram[1]:        28        32        32        22        20        22        28        24        17        12        18        28        14        26        20        34 
dram[2]:        32        32        28        20        20        24        22        26        18        14        30        18        20        16        32        24 
dram[3]:        28        32        40        22        20        22        20        26        16        12        30        16        16        14        30        18 
dram[4]:        32        32        22        40        24        12        24        20        21        16        18        32        20        16        32        28 
dram[5]:        32        32        22        22        24        24        22        18        12        26        22        28        28        16        32        22 
maximum service time to same row:
dram[0]:       938       937      1407      1814      2419      2232      1729      1821      2207      2298      1822      1830      1797      2117      1916      2281 
dram[1]:      1144      1377      1201      1136      2161      1729      1735      1725      1986      2117      1819      1709      1800      1885      2323      1862 
dram[2]:      1122      1367      1113      1319      1704      2753      1699      1707      2509      2040      1760      1735      1747      1740      1979      2125 
dram[3]:      1197      1281      1710      1172      1704      1784      1697      1720      2226      1898      1758      1732      1797      1745      1970      2163 
dram[4]:      1183      1152      1199      1491      2086      1774      1710      1738      2143      2125      1719      1732      1709      1764      2141      1857 
dram[5]:      1429      1162      1412      1238      1691      1766      1710      1755      1887      1863      1713      1737      1707      1769      1934      1832 
average row accesses per activate:
dram[0]:  1.342047  1.357599  1.364418  1.376515  1.352456  1.361597  1.356004  1.365219  1.346046  1.364018  1.353516  1.356951  1.354568  1.367473  1.356854  1.368987 
dram[1]:  1.356931  1.369100  1.362674  1.373161  1.359764  1.360463  1.360672  1.362996  1.353697  1.354767  1.361020  1.367259  1.361950  1.364531  1.363194  1.366963 
dram[2]:  1.361405  1.353271  1.375830  1.367569  1.357541  1.337780  1.367667  1.358109  1.361179  1.359335  1.357064  1.350789  1.360154  1.349201  1.372568  1.354998 
dram[3]:  1.371417  1.365263  1.366206  1.368727  1.358313  1.352452  1.369141  1.356652  1.361233  1.355138  1.357248  1.360420  1.361052  1.367895  1.363928  1.360180 
dram[4]:  1.351495  1.367712  1.356925  1.378207  1.358386  1.355129  1.357609  1.370608  1.352854  1.368054  1.332061  1.361015  1.358682  1.370089  1.355834  1.364038 
dram[5]:  1.363437  1.365381  1.365826  1.370105  1.361963  1.357531  1.362832  1.358946  1.356844  1.358137  1.354947  1.364399  1.359063  1.366097  1.367552  1.362953 
average row locality = 5168544/3798743 = 1.360593
average row locality_1 = 1784260/1472565 = 1.211668
average row locality_2 = 1718040/1183582 = 1.451560
average row locality_3 = 1666244/1142596 = 1.458297
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     38220     36600     36313     35529     37290     36322     37453     36683     37663     36012     37040     36628     37281     36150     36936     36082 
dram[1]:     36125     35345     36077     35366     36225     36169     36460     36457     36552     36475     36128     35837     36164     36025     36142     36000 
dram[2]:     36189     37047     35577     36281     36853     39388     36329     37670     36312     36743     36446     37152     36660     37803     35766     37339 
dram[3]:     35385     35809     35826     35561     36318     37127     35968     36992     35987     36393     36259     35945     36252     35703     36116     36388 
dram[4]:     37228     36103     36875     35590     36952     37383     37537     36289     36882     36101     39212     36463     36692     36229     37006     36607 
dram[5]:     35970     35681     35941     35721     36176     36886     36272     36790     36491     36275     36351     35724     36487     35945     35928     36291 
total reads: 3501411
bank skew: 39388/35345 = 1.11
chip skew: 589555/577547 = 1.02
number of total write accesses:
dram[0]:     19076     17446     17194     16389     18181     17216     18353     17583     18564     16901     17930     17513     18177     17060     17829     16969 
dram[1]:     16989     16203     16976     16248     17143     17071     17377     17368     17472     17377     17031     16731     17076     16942     17045     16896 
dram[2]:     17048     17908     16451     17139     17734     20277     17222     18573     17217     17644     17329     18049     17554     18713     16662     18223 
dram[3]:     16242     16686     16721     16452     17224     18026     16874     17910     16901     17303     17148     16842     17174     16620     17017     17282 
dram[4]:     18088     16956     17768     16461     17850     18264     18447     17188     17799     17000     20095     17342     17606     17128     17908     17488 
dram[5]:     16840     16539     16840     16617     17092     17779     17196     17701     17411     17184     17248     16613     17411     16859     16839     17181 
total reads: 1667229
bank skew: 20277/16203 = 1.25
chip skew: 283743/271945 = 1.04
average mf latency per bank:
dram[0]:       1061       934      1055       944      1065       951      1062       955      1044       932      1050       933      1052       944      1069       958
dram[1]:        863       873       870       880       883       880       879       884       860       865       868       875       868       876       882       886
dram[2]:        958      1214       969      1227       970      1656       976      1233       958      1219       959      1220       968      1229       984      1241
dram[3]:        865       918       865       925       878       946       877       930       864       916       870       919       872       929       881       942
dram[4]:       1063      1049      1057      1057      1075      1065      1078      1064      1059      1052      1094      1046      1065      1057      1080      1081
dram[5]:        888       888       893       894       898       900       900       902       884       883       890       891       893       894       908       911
maximum mf latency per bank:
dram[0]:       5552      4817      4745      5671      5253      5550      6080      4980      6287      4695      5953      6061      6229      4949      5812      5589
dram[1]:       5333      5077      5592      5266      5420      5751      6076      5026      5801      5332      4240      5235      5587      5776      5780      5532
dram[2]:       6097      6353      5130      6141      6012      7248      5936      6253      5735      6846      4889      7368      5884      7154      5220      6572
dram[3]:       5363      5446      5178      5869      5084      4622      5703      5320      5195      5114      5286      6150      6077      5146      4727      5563
dram[4]:       6237      5378      5645      4857      5167      5898      5298      5682      5428      5608      5891      4539      6376      5334      5779      5554
dram[5]:       4417      5509      4962      5545      4769      5882      5644      5720      5348      5385      4631      5057      5778      5203      5044      5243
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5346989 n_nop=2324485 n_act=640701 n_pre=640689 n_req=791725 n_req_1=79221 n_req_2=291669 n_req_3=420835 n_rd=1176372 n_write=564742 bw_util=0.5923 bw_util_1=0.05926 bw_util_2=0.2182 bw_util_3=0.3148 blp=10.120101 blp_1= 1.726662 blp_2= 3.653149 blp_3= 4.983992
 n_activity=5342999 dram_eff=0.5927 dram_eff_1=0.05931 dram_eff_2=0.2184 dram_eff_3=0.315
bk0: 76440a 2061015i bk1: 73200a 2176246i bk2: 72626a 2148071i bk3: 71058a 2190107i bk4: 74580a 1866304i bk5: 72642a 1908322i bk6: 74904a 1673525i bk7: 73360a 1690015i bk8: 75320a 2111861i bk9: 72022a 2244791i bk10: 74078a 2052507i bk11: 73254a 2026801i bk12: 74560a 1877813i bk13: 72294a 1942709i bk14: 73870a 1746690i bk15: 72164a 1777082i 
bw_dist = 0.059	0.218	0.315	0.407	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.5549
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5346989 n_nop=2401027 n_act=623522 n_pre=623509 n_req=780948 n_req_1=68861 n_req_2=291666 n_req_3=420421 n_rd=1155061 n_write=543870 bw_util=0.5842 bw_util_1=0.05151 bw_util_2=0.2182 bw_util_3=0.3145 blp=9.675771 blp_1= 1.671876 blp_2= 3.650682 blp_3= 4.947400
 n_activity=5328167 dram_eff=0.5863 dram_eff_1=0.0517 dram_eff_2=0.219 dram_eff_3=0.3156
bk0: 72246a 2386194i bk1: 70690a 2402389i bk2: 72154a 2243615i bk3: 70730a 2263972i bk4: 72450a 2083942i bk5: 72336a 2019591i bk6: 72916a 1902657i bk7: 72911a 1821442i bk8: 73100a 2322937i bk9: 72950a 2236808i bk10: 72252a 2224068i bk11: 71670a 2203828i bk12: 72328a 2100483i bk13: 72048a 2049336i bk14: 72280a 1935224i bk15: 72000a 1886218i 
bw_dist = 0.052	0.218	0.314	0.412	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.3926
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5346989 n_nop=2315003 n_act=642730 n_pre=642717 n_req=793061 n_req_1=80607 n_req_2=291666 n_req_3=420788 n_rd=1179071 n_write=567468 bw_util=0.5933 bw_util_1=0.0603 bw_util_2=0.2182 bw_util_3=0.3148 blp=10.174560 blp_1= 1.758046 blp_2= 3.698551 blp_3= 5.007192
 n_activity=5344871 dram_eff=0.5935 dram_eff_1=0.06032 dram_eff_2=0.2183 dram_eff_3=0.3149
bk0: 72376a 2312007i bk1: 74094a 2116775i bk2: 71152a 2234293i bk3: 72560a 2075030i bk4: 73704a 1932220i bk5: 78775a 1494530i bk6: 72657a 1840076i bk7: 75336a 1552185i bk8: 72620a 2276125i bk9: 73484a 2148141i bk10: 72892a 2119263i bk11: 74300a 1944069i bk12: 73316a 1947010i bk13: 75602a 1697358i bk14: 71531a 1896323i bk15: 74672a 1589337i 
bw_dist = 0.060	0.218	0.315	0.406	0.000
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.7829
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5346989 n_nop=2397457 n_act=624348 n_pre=624337 n_req=781441 n_req_1=69319 n_req_2=291666 n_req_3=420456 n_rd=1156025 n_write=544822 bw_util=0.5846 bw_util_1=0.05185 bw_util_2=0.2182 bw_util_3=0.3145 blp=9.705197 blp_1= 1.675152 blp_2= 3.654602 blp_3= 4.953335
 n_activity=5327306 dram_eff=0.5867 dram_eff_1=0.05205 dram_eff_2=0.219 dram_eff_3=0.3157
bk0: 70770a 2467096i bk1: 71614a 2341155i bk2: 71652a 2274419i bk3: 71122a 2237716i bk4: 72636a 2074011i bk5: 74252a 1875214i bk6: 71936a 1966129i bk7: 73982a 1750466i bk8: 71974a 2368713i bk9: 72785a 2259218i bk10: 72512a 2216176i bk11: 71890a 2187201i bk12: 72500a 2081511i bk13: 71404a 2080655i bk14: 72222a 1936855i bk15: 72774a 1809556i 
bw_dist = 0.052	0.218	0.315	0.412	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.5186
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5346989 n_nop=2318454 n_act=641767 n_pre=641752 n_req=792648 n_req_1=80234 n_req_2=291672 n_req_3=420742 n_rd=1178254 n_write=566762 bw_util=0.5929 bw_util_1=0.06002 bw_util_2=0.2182 bw_util_3=0.3147 blp=10.150351 blp_1= 1.737145 blp_2= 3.664643 blp_3= 4.992316
 n_activity=5343615 dram_eff=0.5933 dram_eff_1=0.06006 dram_eff_2=0.2183 dram_eff_3=0.3149
bk0: 74452a 2182128i bk1: 72204a 2244823i bk2: 73746a 2073933i bk3: 71174a 2175384i bk4: 73900a 1912590i bk5: 74766a 1775908i bk6: 75068a 1672152i bk7: 72578a 1751505i bk8: 73762a 2219678i bk9: 72200a 2227842i bk10: 78420a 1757221i bk11: 72924a 2034952i bk12: 73382a 1936620i bk13: 72454a 1923410i bk14: 74012a 1735049i bk15: 73212a 1698769i 
bw_dist = 0.060	0.218	0.315	0.406	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.6894
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5346989 n_nop=2391191 n_act=625650 n_pre=625639 n_req=782327 n_req_1=70246 n_req_2=291676 n_req_3=420405 n_rd=1157827 n_write=546682 bw_util=0.5852 bw_util_1=0.05255 bw_util_2=0.2182 bw_util_3=0.3145 blp=9.743002 blp_1= 1.678945 blp_2= 3.657016 blp_3= 4.964984
 n_activity=5327921 dram_eff=0.5873 dram_eff_1=0.05274 dram_eff_2=0.219 dram_eff_3=0.3156
bk0: 71940a 2385377i bk1: 71360a 2343627i bk2: 71880a 2240407i bk3: 71442a 2210402i bk4: 72347a 2081924i bk5: 73764a 1912501i bk6: 72544a 1909608i bk7: 73580a 1770306i bk8: 72980a 2315222i bk9: 72550a 2274089i bk10: 72702a 2185415i bk11: 71446a 2208341i bk12: 72970a 2040759i bk13: 71886a 2041604i bk14: 71856a 1965161i bk15: 72580a 1831952i 
bw_dist = 0.053	0.218	0.314	0.411	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.5537

========= L2 cache stats =========
L2_cache_bank[0]: Access = 304933, Miss = 298211, Miss_rate = 0.978, Pending_hits = 769, Reservation_fails = 394831
L2_cache_bank[1]: Access = 293836, Miss = 290025, Miss_rate = 0.987, Pending_hits = 326, Reservation_fails = 335713
L2_cache_bank[2]: Access = 293746, Miss = 289891, Miss_rate = 0.987, Pending_hits = 355, Reservation_fails = 311717
L2_cache_bank[3]: Access = 290837, Miss = 287692, Miss_rate = 0.989, Pending_hits = 238, Reservation_fails = 326391
L2_cache_bank[4]: Access = 293513, Miss = 290149, Miss_rate = 0.989, Pending_hits = 346, Reservation_fails = 171513
L2_cache_bank[5]: Access = 318839, Miss = 299437, Miss_rate = 0.939, Pending_hits = 498, Reservation_fails = 396986
L2_cache_bank[6]: Access = 291273, Miss = 288124, Miss_rate = 0.989, Pending_hits = 269, Reservation_fails = 289078
L2_cache_bank[7]: Access = 295170, Miss = 289928, Miss_rate = 0.982, Pending_hits = 379, Reservation_fails = 356419
L2_cache_bank[8]: Access = 305088, Miss = 298400, Miss_rate = 0.978, Pending_hits = 670, Reservation_fails = 355137
L2_cache_bank[9]: Access = 295324, Miss = 290782, Miss_rate = 0.985, Pending_hits = 359, Reservation_fails = 291672
L2_cache_bank[10]: Access = 293102, Miss = 289630, Miss_rate = 0.988, Pending_hits = 360, Reservation_fails = 298100
L2_cache_bank[11]: Access = 293913, Miss = 289329, Miss_rate = 0.984, Pending_hits = 398, Reservation_fails = 323136
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 304933, Miss = 298211 (0.978), PendingHit = 769 (0.00252)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 293836, Miss = 290025 (0.987), PendingHit = 326 (0.00111)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 293746, Miss = 289891 (0.987), PendingHit = 355 (0.00121)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 290837, Miss = 287692 (0.989), PendingHit = 238 (0.000818)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 293513, Miss = 290149 (0.989), PendingHit = 346 (0.00118)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 318839, Miss = 299437 (0.939), PendingHit = 498 (0.00156)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 291273, Miss = 288124 (0.989), PendingHit = 269 (0.000924)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 295170, Miss = 289928 (0.982), PendingHit = 379 (0.00128)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 305088, Miss = 298400 (0.978), PendingHit = 670 (0.0022)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 295324, Miss = 290782 (0.985), PendingHit = 359 (0.00122)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 293102, Miss = 289630 (0.988), PendingHit = 360 (0.00123)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 293913, Miss = 289329 (0.984), PendingHit = 398 (0.00135)
L2 Cache Total Miss Rate = 0.981
Stream 1: L2 Cache Miss Rate = 0.942
Stream 2: L2 Cache Miss Rate = 0.999
Stream 3: L2 Cache Miss Rate = 0.971
Stream 1: Accesses  = 1144375
Stream 1: Misses  = 1078153
Stream 2: Accesses  = 1225418
Stream 2: Misses  = 1224721
Stream 3: Accesses  = 2344156
Stream 3: Misses  = 2276877
Stream 1+2: Accesses  = 2369793
Stream 1+2: Misses  = 2302874
Stream 1+2+3: Accesses  = 4713949
Stream 1+2+3: Misses  = 4579751
Total Accesses  = 3569574
MPKI-CORES
CORE_L2MPKI_0	79.710
CORE_L2MPKI_1	88.717
CORE_L2MPKI_2	90.561
CORE_L2MPKI_3	86.474
CORE_L2MPKI_4	89.385
CORE_L2MPKI_5	88.814
CORE_L2MPKI_6	81.147
CORE_L2MPKI_7	88.521
CORE_L2MPKI_8	85.207
CORE_L2MPKI_9	84.142
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	1.596
CORE_L2MPKI_21	1.596
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.596
CORE_L2MPKI_25	1.596
CORE_L2MPKI_26	1.596
CORE_L2MPKI_27	1.596
CORE_L2MPKI_28	1.596
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	1.596
CORE_L2MPKI_31	1.596
CORE_L2MPKI_32	1.596
CORE_L2MPKI_33	1.596
CORE_L2MPKI_34	1.596
CORE_L2MPKI_35	1.596
CORE_L2MPKI_36	1.596
CORE_L2MPKI_37	1.596
CORE_L2MPKI_38	1.596
CORE_L2MPKI_39	1.596
CORE_L2MPKI_40	1.596
CORE_L2MPKI_41	1.596
CORE_L2MPKI_42	1.596
CORE_L2MPKI_43	1.596
CORE_L2MPKI_44	1.596
CORE_L2MPKI_45	1.596
CORE_L2MPKI_46	1.596
CORE_L2MPKI_47	1.596
CORE_L2MPKI_48	1.596
CORE_L2MPKI_49	1.596
CORE_L2MPKI_50	1.596
CORE_L2MPKI_51	1.596
CORE_L2MPKI_52	1.596
CORE_L2MPKI_53	1.596
CORE_L2MPKI_54	1.596
CORE_L2MPKI_55	1.596
CORE_L2MPKI_56	1.596
CORE_L2MPKI_57	1.596
CORE_L2MPKI_58	1.596
CORE_L2MPKI_59	1.596
Avg_MPKI_Stream1= 43.932
Avg_MPKI_Stream2= 1.596
Avg_MPKI_Stream3= 1.596
MISSES-CORES
CORE_MISSES_0	36159
CORE_MISSES_1	46945
CORE_MISSES_2	46089
CORE_MISSES_3	47371
CORE_MISSES_4	49449
CORE_MISSES_5	49767
CORE_MISSES_6	40802
CORE_MISSES_7	49807
CORE_MISSES_8	40024
CORE_MISSES_9	42114
CORE_MISSES_10	59921
CORE_MISSES_11	63160
CORE_MISSES_12	64400
CORE_MISSES_13	61842
CORE_MISSES_14	65722
CORE_MISSES_15	64501
CORE_MISSES_16	63160
CORE_MISSES_17	62500
CORE_MISSES_18	61880
CORE_MISSES_19	62540
CORE_MISSES_20	61883
CORE_MISSES_21	62540
CORE_MISSES_22	61842
CORE_MISSES_23	61140
CORE_MISSES_24	61182
CORE_MISSES_25	62522
CORE_MISSES_26	63140
CORE_MISSES_27	63120
CORE_MISSES_28	62500
CORE_MISSES_29	60520
CORE_MISSES_30	61505
CORE_MISSES_31	60827
CORE_MISSES_32	59984
CORE_MISSES_33	60571
CORE_MISSES_34	60373
CORE_MISSES_35	59639
CORE_MISSES_36	60903
CORE_MISSES_37	60036
CORE_MISSES_38	61146
CORE_MISSES_39	59348
CORE_MISSES_40	61105
CORE_MISSES_41	59297
CORE_MISSES_42	58874
CORE_MISSES_43	59344
CORE_MISSES_44	60643
CORE_MISSES_45	60792
CORE_MISSES_46	58556
CORE_MISSES_47	62995
CORE_MISSES_48	61368
CORE_MISSES_49	56570
CORE_MISSES_50	59726
CORE_MISSES_51	60355
CORE_MISSES_52	58392
CORE_MISSES_53	60463
CORE_MISSES_54	59968
CORE_MISSES_55	59866
CORE_MISSES_56	61945
CORE_MISSES_57	60797
CORE_MISSES_58	58341
CORE_MISSES_59	59327
L2_MISSES = 3501598
L2_total_cache_accesses = 3569574
L2_total_cache_misses = 3501598
L2_total_cache_miss_rate = 0.9810
L2_total_cache_pending_hits = 4967
L2_total_cache_reservation_fails = 3850693
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 61313
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4770
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2280709
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2518774
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1220792
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1319053
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1640
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 194
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 96
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 12766
L2_cache_data_port_util = 0.026
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=11430831
icnt_total_pkts_simt_to_mem=8976529
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       1.2809
gpu_ipc_2 =     193.3289
gpu_ipc_3 =     279.1540
gpu_tot_sim_cycle_stream_1 = 4050749
gpu_tot_sim_cycle_stream_2 = 4050749
gpu_tot_sim_cycle_stream_3 = 4047244
gpu_sim_insn_1 = 5188800
gpu_sim_insn_2 = 783127040
gpu_sim_insn_3 = 1129804192
gpu_sim_cycle = 4050750
gpu_sim_insn = 1918120032
gpu_ipc =     473.5222
gpu_tot_sim_cycle = 4050750
gpu_tot_sim_insn = 1918120032
gpu_tot_ipc =     473.5222
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 17936007
gpu_stall_icnt2sh    = 81421
gpu_total_sim_rate=254696

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 30317346
	L1I_total_cache_misses = 26924
	L1I_total_cache_miss_rate = 0.0009
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 33107
L1D_cache:
	L1D_cache_core[0]: Access = 68, Miss = 68, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 414
	L1D_cache_core[1]: Access = 72, Miss = 72, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 526
	L1D_cache_core[2]: Access = 72, Miss = 72, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 470
	L1D_cache_core[3]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 436
	L1D_cache_core[4]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 487
	L1D_cache_core[5]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 546
	L1D_cache_core[6]: Access = 72, Miss = 72, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[7]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 507
	L1D_cache_core[8]: Access = 72, Miss = 72, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 528
	L1D_cache_core[9]: Access = 72, Miss = 72, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 566
	L1D_cache_core[10]: Access = 59920, Miss = 59920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3619436
	L1D_cache_core[11]: Access = 63160, Miss = 63160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3617803
	L1D_cache_core[12]: Access = 64400, Miss = 64400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3635250
	L1D_cache_core[13]: Access = 61840, Miss = 61840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3671442
	L1D_cache_core[14]: Access = 65720, Miss = 65720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3654706
	L1D_cache_core[15]: Access = 64500, Miss = 64500, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3633152
	L1D_cache_core[16]: Access = 63160, Miss = 63160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3640193
	L1D_cache_core[17]: Access = 62500, Miss = 62500, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3633874
	L1D_cache_core[18]: Access = 61880, Miss = 61880, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3634269
	L1D_cache_core[19]: Access = 62540, Miss = 62540, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3640943
	L1D_cache_core[20]: Access = 61880, Miss = 61880, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3640077
	L1D_cache_core[21]: Access = 62540, Miss = 62540, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3635075
	L1D_cache_core[22]: Access = 61840, Miss = 61840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3618815
	L1D_cache_core[23]: Access = 61140, Miss = 61140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3677889
	L1D_cache_core[24]: Access = 61180, Miss = 61180, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3691631
	L1D_cache_core[25]: Access = 62520, Miss = 62520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3660263
	L1D_cache_core[26]: Access = 63140, Miss = 63140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3679300
	L1D_cache_core[27]: Access = 63120, Miss = 63120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3627952
	L1D_cache_core[28]: Access = 62500, Miss = 62500, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3665052
	L1D_cache_core[29]: Access = 60520, Miss = 60520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3641339
	L1D_cache_core[30]: Access = 61523, Miss = 61523, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3601913
	L1D_cache_core[31]: Access = 60846, Miss = 60846, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3626900
	L1D_cache_core[32]: Access = 59999, Miss = 59999, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3642512
	L1D_cache_core[33]: Access = 60584, Miss = 60584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3585962
	L1D_cache_core[34]: Access = 60388, Miss = 60388, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3590493
	L1D_cache_core[35]: Access = 59652, Miss = 59652, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3624255
	L1D_cache_core[36]: Access = 60916, Miss = 60916, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3582017
	L1D_cache_core[37]: Access = 60051, Miss = 60051, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3583772
	L1D_cache_core[38]: Access = 61161, Miss = 61161, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3540548
	L1D_cache_core[39]: Access = 59361, Miss = 59361, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3573880
	L1D_cache_core[40]: Access = 61112, Miss = 61112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3611950
	L1D_cache_core[41]: Access = 59314, Miss = 59314, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3619094
	L1D_cache_core[42]: Access = 58886, Miss = 58886, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3601818
	L1D_cache_core[43]: Access = 59363, Miss = 59363, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3642664
	L1D_cache_core[44]: Access = 60653, Miss = 60653, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3616410
	L1D_cache_core[45]: Access = 60807, Miss = 60807, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3537876
	L1D_cache_core[46]: Access = 58568, Miss = 58568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3617320
	L1D_cache_core[47]: Access = 63005, Miss = 63005, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3534145
	L1D_cache_core[48]: Access = 61384, Miss = 61384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3550972
	L1D_cache_core[49]: Access = 56586, Miss = 56586, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3606064
	L1D_cache_core[50]: Access = 59741, Miss = 59741, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3585326
	L1D_cache_core[51]: Access = 60368, Miss = 60368, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3625759
	L1D_cache_core[52]: Access = 58409, Miss = 58409, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3595754
	L1D_cache_core[53]: Access = 60490, Miss = 60490, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3633972
	L1D_cache_core[54]: Access = 59984, Miss = 59984, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3572661
	L1D_cache_core[55]: Access = 59891, Miss = 59891, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3570121
	L1D_cache_core[56]: Access = 61959, Miss = 61959, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3605664
	L1D_cache_core[57]: Access = 60809, Miss = 60809, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3526700
	L1D_cache_core[58]: Access = 58359, Miss = 58359, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3576207
	L1D_cache_core[59]: Access = 59343, Miss = 59343, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3608511
	L1D_total_cache_accesses = 3054244
	L1D_total_cache_misses = 3054244
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 180714730
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 152827
	L1C_total_cache_misses = 1120
	L1C_total_cache_miss_rate = 0.0073
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1833226
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 145881267
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 151707
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1221018
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 34833463
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 30290422
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 26924
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 33107
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
764, 631, 777, 631, 631, 631, 631, 603, 631, 512, 631, 318, 631, 171, 631, 152, 631, 32, 631, 32, 631, 32, 631, 32, 631, 32, 631, 19, 631, 11, 631, 19, 
gpgpu_n_tot_thrd_icount = 1919339072
gpgpu_n_tot_w_icount = 59979346
gpgpu_n_stall_shd_mem = 221189957
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2347085
gpgpu_n_mem_write_global = 1220919
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 59171424
gpgpu_n_store_insn = 39072704
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4890464
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 221189957
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:343341368	W0_Idle:27474151	W0_Scoreboard:55294350	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:59980131
Warp Occupancy Distribution:
Stall:123122830	W0_Idle:15078259	W0_Scoreboard:11331620	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:12497291
Warp Occupancy Distribution:
Stall:110674200	W0_Idle:5723999	W0_Scoreboard:21637261	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:23994540
warp_utilization0: 0.123393
warp_utilization1: 0.077129
warp_utilization2: 0.148087
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14664840 {8:1833105,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 166044984 {136:1220919,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 20843328 {40:509711,72:1964,136:2305,}
traffic_breakdown_coretomem[INST_ACC_R] = 15440 {8:1930,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 249255360 {136:1832760,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9765616 {8:1220702,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 20836528 {40:509541,72:1964,136:2305,}
traffic_breakdown_memtocore[INST_ACC_R] = 262480 {136:1930,}
maxmrqlatency = 1225 
maxdqlatency = 0 
maxmflatency = 7368 
averagemflatency = 1418 
averagemflatency_1 = 1325 
averagemflatency_2= 1454 
averagemflatency_3 = 1471 
averagemrqlatency_1 = 61 
averagemrqlatency_2 = 72 
averagemrqlatency_3 = 72 
max_icnt2mem_latency = 6968 
max_icnt2sh_latency = 4050749 
mrq_lat_table:1429700 	42427 	70115 	160470 	483978 	825133 	1111311 	840038 	202076 	3284 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6052 	89379 	869841 	2095886 	503455 	2718 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	16318 	20618 	79774 	170299 	192194 	490569 	1325617 	1166682 	106334 	1283 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2020194 	324460 	1931 	44 	0 	0 	0 	0 	0 	1418 	2404 	5109 	9655 	19265 	41529 	82620 	162155 	314404 	582143 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	4 	307 	7788 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        30        20        26        28        30        13        16        20        32        12        18        20        32 
dram[1]:        28        32        32        22        20        22        28        24        17        12        18        28        14        26        20        34 
dram[2]:        32        32        28        20        20        24        22        26        18        14        30        18        20        16        32        24 
dram[3]:        28        32        40        22        20        22        20        26        16        12        30        16        16        14        30        18 
dram[4]:        32        32        22        40        24        12        24        20        21        16        18        32        20        16        32        28 
dram[5]:        32        32        22        22        24        24        22        18        12        26        22        28        28        16        32        22 
maximum service time to same row:
dram[0]:       938       937      1407      1814      2419      2232      1729      1821      2207      2298      1822      1830      1797      2117      1916      2281 
dram[1]:      1144      1377      1201      1136      2161      1729      1735      1725      1986      2117      1819      1709      1800      1885      2323      1862 
dram[2]:      1122      1367      1113      1319      1704      2753      1699      1707      2509      2040      1760      1735      1747      1740      1979      2125 
dram[3]:      1197      1281      1710      1172      1704      1784      1697      1720      2226      1898      1758      1732      1797      1745      1970      2163 
dram[4]:      1183      1152      1199      1491      2086      1774      1710      1738      2143      2125      1719      1732      1709      1764      2141      1857 
dram[5]:      1429      1162      1412      1238      1691      1766      1710      1755      1887      1863      1713      1737      1707      1769      1934      1832 
average row accesses per activate:
dram[0]:  1.342047  1.357599  1.364418  1.376515  1.352456  1.361597  1.356004  1.365219  1.346046  1.364018  1.353516  1.356951  1.354568  1.367473  1.356854  1.368987 
dram[1]:  1.356931  1.369100  1.362674  1.373161  1.359764  1.360463  1.360672  1.362996  1.353697  1.354767  1.361020  1.367259  1.361950  1.364531  1.363194  1.366963 
dram[2]:  1.361405  1.353271  1.375830  1.367569  1.357541  1.337780  1.367667  1.358109  1.361179  1.359335  1.357064  1.350789  1.360154  1.349201  1.372568  1.354998 
dram[3]:  1.371417  1.365263  1.366206  1.368727  1.358313  1.352452  1.369141  1.356652  1.361233  1.355138  1.357248  1.360420  1.361052  1.367895  1.363928  1.360180 
dram[4]:  1.351495  1.367712  1.356925  1.378207  1.358386  1.355129  1.357609  1.370608  1.352854  1.368054  1.332061  1.361015  1.358682  1.370089  1.355834  1.364038 
dram[5]:  1.363437  1.365381  1.365826  1.370105  1.361963  1.357531  1.362832  1.358946  1.356844  1.358137  1.354947  1.364399  1.359063  1.366097  1.367552  1.362953 
average row locality = 5168544/3798743 = 1.360593
average row locality_1 = 1784260/1472565 = 1.211668
average row locality_2 = 1718040/1183582 = 1.451560
average row locality_3 = 1666244/1142596 = 1.458297
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     38220     36600     36313     35529     37290     36322     37453     36683     37663     36012     37040     36628     37281     36150     36936     36082 
dram[1]:     36125     35345     36077     35366     36225     36169     36460     36457     36552     36475     36128     35837     36164     36025     36142     36000 
dram[2]:     36189     37047     35577     36281     36853     39388     36329     37670     36312     36743     36446     37152     36660     37803     35766     37339 
dram[3]:     35385     35809     35826     35561     36318     37127     35968     36992     35987     36393     36259     35945     36252     35703     36116     36388 
dram[4]:     37228     36103     36875     35590     36952     37383     37537     36289     36882     36101     39212     36463     36692     36229     37006     36607 
dram[5]:     35970     35681     35941     35721     36176     36886     36272     36790     36491     36275     36351     35724     36487     35945     35928     36291 
total reads: 3501411
bank skew: 39388/35345 = 1.11
chip skew: 589555/577547 = 1.02
number of total write accesses:
dram[0]:     19076     17446     17194     16389     18181     17216     18353     17583     18564     16901     17930     17513     18177     17060     17829     16969 
dram[1]:     16989     16203     16976     16248     17143     17071     17377     17368     17472     17377     17031     16731     17076     16942     17045     16896 
dram[2]:     17048     17908     16451     17139     17734     20277     17222     18573     17217     17644     17329     18049     17554     18713     16662     18223 
dram[3]:     16242     16686     16721     16452     17224     18026     16874     17910     16901     17303     17148     16842     17174     16620     17017     17282 
dram[4]:     18088     16956     17768     16461     17850     18264     18447     17188     17799     17000     20095     17342     17606     17128     17908     17488 
dram[5]:     16840     16539     16840     16617     17092     17779     17196     17701     17411     17184     17248     16613     17411     16859     16839     17181 
total reads: 1667229
bank skew: 20277/16203 = 1.25
chip skew: 283743/271945 = 1.04
average mf latency per bank:
dram[0]:       1061       934      1055       944      1065       951      1062       955      1044       932      1050       933      1052       944      1069       958
dram[1]:        863       873       870       880       883       880       879       884       860       865       868       875       868       876       882       886
dram[2]:        958      1214       969      1227       970      1656       976      1233       958      1219       959      1220       968      1229       984      1241
dram[3]:        865       918       865       925       878       946       877       930       864       916       870       919       872       929       881       942
dram[4]:       1063      1049      1057      1057      1075      1065      1078      1064      1059      1052      1094      1046      1065      1057      1080      1081
dram[5]:        888       888       893       894       898       900       900       902       884       883       890       891       893       894       908       911
maximum mf latency per bank:
dram[0]:       5552      4817      4745      5671      5253      5550      6080      4980      6287      4695      5953      6061      6229      4949      5812      5589
dram[1]:       5333      5077      5592      5266      5420      5751      6076      5026      5801      5332      4240      5235      5587      5776      5780      5532
dram[2]:       6097      6353      5130      6141      6012      7248      5936      6253      5735      6846      4889      7368      5884      7154      5220      6572
dram[3]:       5363      5446      5178      5869      5084      4622      5703      5320      5195      5114      5286      6150      6077      5146      4727      5563
dram[4]:       6237      5378      5645      4857      5167      5898      5298      5682      5428      5608      5891      4539      6376      5334      5779      5554
dram[5]:       4417      5509      4962      5545      4769      5882      5644      5720      5348      5385      4631      5057      5778      5203      5044      5243
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5346989 n_nop=2324485 n_act=640701 n_pre=640689 n_req=791725 n_req_1=79221 n_req_2=291669 n_req_3=420835 n_rd=1176372 n_write=564742 bw_util=0.5923 bw_util_1=0.05926 bw_util_2=0.2182 bw_util_3=0.3148 blp=10.120101 blp_1= 1.726662 blp_2= 3.653149 blp_3= 4.983992
 n_activity=5342999 dram_eff=0.5927 dram_eff_1=0.05931 dram_eff_2=0.2184 dram_eff_3=0.315
bk0: 76440a 2061015i bk1: 73200a 2176246i bk2: 72626a 2148071i bk3: 71058a 2190107i bk4: 74580a 1866304i bk5: 72642a 1908322i bk6: 74904a 1673525i bk7: 73360a 1690015i bk8: 75320a 2111861i bk9: 72022a 2244791i bk10: 74078a 2052507i bk11: 73254a 2026801i bk12: 74560a 1877813i bk13: 72294a 1942709i bk14: 73870a 1746690i bk15: 72164a 1777082i 
bw_dist = 0.059	0.218	0.315	0.407	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.5549
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5346989 n_nop=2401027 n_act=623522 n_pre=623509 n_req=780948 n_req_1=68861 n_req_2=291666 n_req_3=420421 n_rd=1155061 n_write=543870 bw_util=0.5842 bw_util_1=0.05151 bw_util_2=0.2182 bw_util_3=0.3145 blp=9.675771 blp_1= 1.671876 blp_2= 3.650682 blp_3= 4.947400
 n_activity=5328167 dram_eff=0.5863 dram_eff_1=0.0517 dram_eff_2=0.219 dram_eff_3=0.3156
bk0: 72246a 2386194i bk1: 70690a 2402389i bk2: 72154a 2243615i bk3: 70730a 2263972i bk4: 72450a 2083942i bk5: 72336a 2019591i bk6: 72916a 1902657i bk7: 72911a 1821442i bk8: 73100a 2322937i bk9: 72950a 2236808i bk10: 72252a 2224068i bk11: 71670a 2203828i bk12: 72328a 2100483i bk13: 72048a 2049336i bk14: 72280a 1935224i bk15: 72000a 1886218i 
bw_dist = 0.052	0.218	0.314	0.412	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.3926
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5346989 n_nop=2315003 n_act=642730 n_pre=642717 n_req=793061 n_req_1=80607 n_req_2=291666 n_req_3=420788 n_rd=1179071 n_write=567468 bw_util=0.5933 bw_util_1=0.0603 bw_util_2=0.2182 bw_util_3=0.3148 blp=10.174560 blp_1= 1.758046 blp_2= 3.698551 blp_3= 5.007192
 n_activity=5344871 dram_eff=0.5935 dram_eff_1=0.06032 dram_eff_2=0.2183 dram_eff_3=0.3149
bk0: 72376a 2312007i bk1: 74094a 2116775i bk2: 71152a 2234293i bk3: 72560a 2075030i bk4: 73704a 1932220i bk5: 78775a 1494530i bk6: 72657a 1840076i bk7: 75336a 1552185i bk8: 72620a 2276125i bk9: 73484a 2148141i bk10: 72892a 2119263i bk11: 74300a 1944069i bk12: 73316a 1947010i bk13: 75602a 1697358i bk14: 71531a 1896323i bk15: 74672a 1589337i 
bw_dist = 0.060	0.218	0.315	0.406	0.000
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.7829
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5346989 n_nop=2397457 n_act=624348 n_pre=624337 n_req=781441 n_req_1=69319 n_req_2=291666 n_req_3=420456 n_rd=1156025 n_write=544822 bw_util=0.5846 bw_util_1=0.05185 bw_util_2=0.2182 bw_util_3=0.3145 blp=9.705197 blp_1= 1.675152 blp_2= 3.654602 blp_3= 4.953335
 n_activity=5327306 dram_eff=0.5867 dram_eff_1=0.05205 dram_eff_2=0.219 dram_eff_3=0.3157
bk0: 70770a 2467096i bk1: 71614a 2341155i bk2: 71652a 2274419i bk3: 71122a 2237716i bk4: 72636a 2074011i bk5: 74252a 1875214i bk6: 71936a 1966129i bk7: 73982a 1750466i bk8: 71974a 2368713i bk9: 72785a 2259218i bk10: 72512a 2216176i bk11: 71890a 2187201i bk12: 72500a 2081511i bk13: 71404a 2080655i bk14: 72222a 1936855i bk15: 72774a 1809556i 
bw_dist = 0.052	0.218	0.315	0.412	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.5186
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5346989 n_nop=2318454 n_act=641767 n_pre=641752 n_req=792648 n_req_1=80234 n_req_2=291672 n_req_3=420742 n_rd=1178254 n_write=566762 bw_util=0.5929 bw_util_1=0.06002 bw_util_2=0.2182 bw_util_3=0.3147 blp=10.150351 blp_1= 1.737145 blp_2= 3.664643 blp_3= 4.992316
 n_activity=5343615 dram_eff=0.5933 dram_eff_1=0.06006 dram_eff_2=0.2183 dram_eff_3=0.3149
bk0: 74452a 2182128i bk1: 72204a 2244823i bk2: 73746a 2073933i bk3: 71174a 2175384i bk4: 73900a 1912590i bk5: 74766a 1775908i bk6: 75068a 1672152i bk7: 72578a 1751505i bk8: 73762a 2219678i bk9: 72200a 2227842i bk10: 78420a 1757221i bk11: 72924a 2034952i bk12: 73382a 1936620i bk13: 72454a 1923410i bk14: 74012a 1735049i bk15: 73212a 1698769i 
bw_dist = 0.060	0.218	0.315	0.406	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.6894
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5346989 n_nop=2391191 n_act=625650 n_pre=625639 n_req=782327 n_req_1=70246 n_req_2=291676 n_req_3=420405 n_rd=1157827 n_write=546682 bw_util=0.5852 bw_util_1=0.05255 bw_util_2=0.2182 bw_util_3=0.3145 blp=9.743002 blp_1= 1.678945 blp_2= 3.657016 blp_3= 4.964984
 n_activity=5327921 dram_eff=0.5873 dram_eff_1=0.05274 dram_eff_2=0.219 dram_eff_3=0.3156
bk0: 71940a 2385377i bk1: 71360a 2343627i bk2: 71880a 2240407i bk3: 71442a 2210402i bk4: 72347a 2081924i bk5: 73764a 1912501i bk6: 72544a 1909608i bk7: 73580a 1770306i bk8: 72980a 2315222i bk9: 72550a 2274089i bk10: 72702a 2185415i bk11: 71446a 2208341i bk12: 72970a 2040759i bk13: 71886a 2041604i bk14: 71856a 1965161i bk15: 72580a 1831952i 
bw_dist = 0.053	0.218	0.314	0.411	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.5537

========= L2 cache stats =========
L2_cache_bank[0]: Access = 304933, Miss = 298211, Miss_rate = 0.978, Pending_hits = 769, Reservation_fails = 394831
L2_cache_bank[1]: Access = 293836, Miss = 290025, Miss_rate = 0.987, Pending_hits = 326, Reservation_fails = 335713
L2_cache_bank[2]: Access = 293746, Miss = 289891, Miss_rate = 0.987, Pending_hits = 355, Reservation_fails = 311717
L2_cache_bank[3]: Access = 290837, Miss = 287692, Miss_rate = 0.989, Pending_hits = 238, Reservation_fails = 326391
L2_cache_bank[4]: Access = 293513, Miss = 290149, Miss_rate = 0.989, Pending_hits = 346, Reservation_fails = 171513
L2_cache_bank[5]: Access = 318839, Miss = 299437, Miss_rate = 0.939, Pending_hits = 498, Reservation_fails = 396986
L2_cache_bank[6]: Access = 291273, Miss = 288124, Miss_rate = 0.989, Pending_hits = 269, Reservation_fails = 289078
L2_cache_bank[7]: Access = 295170, Miss = 289928, Miss_rate = 0.982, Pending_hits = 379, Reservation_fails = 356419
L2_cache_bank[8]: Access = 305088, Miss = 298400, Miss_rate = 0.978, Pending_hits = 670, Reservation_fails = 355137
L2_cache_bank[9]: Access = 295324, Miss = 290782, Miss_rate = 0.985, Pending_hits = 359, Reservation_fails = 291672
L2_cache_bank[10]: Access = 293102, Miss = 289630, Miss_rate = 0.988, Pending_hits = 360, Reservation_fails = 298100
L2_cache_bank[11]: Access = 293913, Miss = 289329, Miss_rate = 0.984, Pending_hits = 398, Reservation_fails = 323136
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 304933, Miss = 298211 (0.978), PendingHit = 769 (0.00252)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 293836, Miss = 290025 (0.987), PendingHit = 326 (0.00111)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 293746, Miss = 289891 (0.987), PendingHit = 355 (0.00121)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 290837, Miss = 287692 (0.989), PendingHit = 238 (0.000818)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 293513, Miss = 290149 (0.989), PendingHit = 346 (0.00118)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 318839, Miss = 299437 (0.939), PendingHit = 498 (0.00156)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 291273, Miss = 288124 (0.989), PendingHit = 269 (0.000924)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 295170, Miss = 289928 (0.982), PendingHit = 379 (0.00128)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 305088, Miss = 298400 (0.978), PendingHit = 670 (0.0022)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 295324, Miss = 290782 (0.985), PendingHit = 359 (0.00122)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 293102, Miss = 289630 (0.988), PendingHit = 360 (0.00123)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 293913, Miss = 289329 (0.984), PendingHit = 398 (0.00135)
L2 Cache Total Miss Rate = 0.981
Stream 1: L2 Cache Miss Rate = 0.942
Stream 2: L2 Cache Miss Rate = 0.999
Stream 3: L2 Cache Miss Rate = 0.971
Stream 1: Accesses  = 1144375
Stream 1: Misses  = 1078153
Stream 2: Accesses  = 1225418
Stream 2: Misses  = 1224721
Stream 3: Accesses  = 2344156
Stream 3: Misses  = 2276877
Stream 1+2: Accesses  = 2369793
Stream 1+2: Misses  = 2302874
Stream 1+2+3: Accesses  = 4713949
Stream 1+2+3: Misses  = 4579751
Total Accesses  = 3569574
MPKI-CORES
CORE_L2MPKI_0	79.710
CORE_L2MPKI_1	88.717
CORE_L2MPKI_2	90.561
CORE_L2MPKI_3	86.474
CORE_L2MPKI_4	89.385
CORE_L2MPKI_5	88.814
CORE_L2MPKI_6	81.147
CORE_L2MPKI_7	88.521
CORE_L2MPKI_8	85.207
CORE_L2MPKI_9	84.142
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	1.596
CORE_L2MPKI_21	1.596
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.596
CORE_L2MPKI_25	1.596
CORE_L2MPKI_26	1.596
CORE_L2MPKI_27	1.596
CORE_L2MPKI_28	1.596
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	1.596
CORE_L2MPKI_31	1.596
CORE_L2MPKI_32	1.596
CORE_L2MPKI_33	1.596
CORE_L2MPKI_34	1.596
CORE_L2MPKI_35	1.596
CORE_L2MPKI_36	1.596
CORE_L2MPKI_37	1.596
CORE_L2MPKI_38	1.596
CORE_L2MPKI_39	1.596
CORE_L2MPKI_40	1.596
CORE_L2MPKI_41	1.596
CORE_L2MPKI_42	1.596
CORE_L2MPKI_43	1.596
CORE_L2MPKI_44	1.596
CORE_L2MPKI_45	1.596
CORE_L2MPKI_46	1.596
CORE_L2MPKI_47	1.596
CORE_L2MPKI_48	1.596
CORE_L2MPKI_49	1.596
CORE_L2MPKI_50	1.596
CORE_L2MPKI_51	1.596
CORE_L2MPKI_52	1.596
CORE_L2MPKI_53	1.596
CORE_L2MPKI_54	1.596
CORE_L2MPKI_55	1.596
CORE_L2MPKI_56	1.596
CORE_L2MPKI_57	1.596
CORE_L2MPKI_58	1.596
CORE_L2MPKI_59	1.596
Avg_MPKI_Stream1= 43.932
Avg_MPKI_Stream2= 1.596
Avg_MPKI_Stream3= 1.596
MISSES-CORES
CORE_MISSES_0	36159
CORE_MISSES_1	46945
CORE_MISSES_2	46089
CORE_MISSES_3	47371
CORE_MISSES_4	49449
CORE_MISSES_5	49767
CORE_MISSES_6	40802
CORE_MISSES_7	49807
CORE_MISSES_8	40024
CORE_MISSES_9	42114
CORE_MISSES_10	59921
CORE_MISSES_11	63160
CORE_MISSES_12	64400
CORE_MISSES_13	61842
CORE_MISSES_14	65722
CORE_MISSES_15	64501
CORE_MISSES_16	63160
CORE_MISSES_17	62500
CORE_MISSES_18	61880
CORE_MISSES_19	62540
CORE_MISSES_20	61883
CORE_MISSES_21	62540
CORE_MISSES_22	61842
CORE_MISSES_23	61140
CORE_MISSES_24	61182
CORE_MISSES_25	62522
CORE_MISSES_26	63140
CORE_MISSES_27	63120
CORE_MISSES_28	62500
CORE_MISSES_29	60520
CORE_MISSES_30	61505
CORE_MISSES_31	60827
CORE_MISSES_32	59984
CORE_MISSES_33	60571
CORE_MISSES_34	60373
CORE_MISSES_35	59639
CORE_MISSES_36	60903
CORE_MISSES_37	60036
CORE_MISSES_38	61146
CORE_MISSES_39	59348
CORE_MISSES_40	61105
CORE_MISSES_41	59297
CORE_MISSES_42	58874
CORE_MISSES_43	59344
CORE_MISSES_44	60643
CORE_MISSES_45	60792
CORE_MISSES_46	58556
CORE_MISSES_47	62995
CORE_MISSES_48	61368
CORE_MISSES_49	56570
CORE_MISSES_50	59726
CORE_MISSES_51	60355
CORE_MISSES_52	58392
CORE_MISSES_53	60463
CORE_MISSES_54	59968
CORE_MISSES_55	59866
CORE_MISSES_56	61945
CORE_MISSES_57	60797
CORE_MISSES_58	58341
CORE_MISSES_59	59327
L2_MISSES = 3501598
L2_total_cache_accesses = 3569574
L2_total_cache_misses = 3501598
L2_total_cache_miss_rate = 0.9810
L2_total_cache_pending_hits = 4967
L2_total_cache_reservation_fails = 3850693
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 61313
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4770
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2280709
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2518774
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1220792
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1319053
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1640
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 194
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 96
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 12766
L2_cache_data_port_util = 0.026
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=11430831
icnt_total_pkts_simt_to_mem=8976529
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       1.3068
gpu_ipc_2 =     192.2662
gpu_ipc_3 =     276.2130
gpu_tot_sim_cycle_stream_1 = 5091425
gpu_tot_sim_cycle_stream_2 = 5091425
gpu_tot_sim_cycle_stream_3 = 5083887
gpu_sim_insn_1 = 6653504
gpu_sim_insn_2 = 978908800
gpu_sim_insn_3 = 1404235456
gpu_sim_cycle = 5091426
gpu_sim_insn = 2389797760
gpu_ipc =     469.3769
gpu_tot_sim_cycle = 5091426
gpu_tot_sim_insn = 2389797760
gpu_tot_ipc =     469.3769
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 22977707
gpu_stall_icnt2sh    = 95533
gpu_total_sim_rate=256196

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 37773100
	L1I_total_cache_misses = 34152
	L1I_total_cache_miss_rate = 0.0009
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 43441
L1D_cache:
	L1D_cache_core[0]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 414
	L1D_cache_core[1]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 526
	L1D_cache_core[2]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 470
	L1D_cache_core[3]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 436
	L1D_cache_core[4]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 487
	L1D_cache_core[5]: Access = 84, Miss = 84, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 546
	L1D_cache_core[6]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[7]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 507
	L1D_cache_core[8]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 528
	L1D_cache_core[9]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 566
	L1D_cache_core[10]: Access = 76200, Miss = 76200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4538010
	L1D_cache_core[11]: Access = 78140, Miss = 78140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4568394
	L1D_cache_core[12]: Access = 80680, Miss = 80680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4554418
	L1D_cache_core[13]: Access = 76160, Miss = 76160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4613274
	L1D_cache_core[14]: Access = 82020, Miss = 82020, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4553265
	L1D_cache_core[15]: Access = 78820, Miss = 78820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4558045
	L1D_cache_core[16]: Access = 80080, Miss = 80080, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4586891
	L1D_cache_core[17]: Access = 77480, Miss = 77480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4587707
	L1D_cache_core[18]: Access = 78800, Miss = 78800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4554188
	L1D_cache_core[19]: Access = 78160, Miss = 78160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4569424
	L1D_cache_core[20]: Access = 78140, Miss = 78140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4575546
	L1D_cache_core[21]: Access = 78160, Miss = 78160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4563662
	L1D_cache_core[22]: Access = 77480, Miss = 77480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4525905
	L1D_cache_core[23]: Access = 76100, Miss = 76100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4620973
	L1D_cache_core[24]: Access = 76160, Miss = 76160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4610790
	L1D_cache_core[25]: Access = 77480, Miss = 77480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4585597
	L1D_cache_core[26]: Access = 79420, Miss = 79420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4609630
	L1D_cache_core[27]: Access = 78760, Miss = 78760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4541991
	L1D_cache_core[28]: Access = 78100, Miss = 78100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4585696
	L1D_cache_core[29]: Access = 76160, Miss = 76160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4594805
	L1D_cache_core[30]: Access = 76556, Miss = 76556, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4530929
	L1D_cache_core[31]: Access = 75340, Miss = 75340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4508029
	L1D_cache_core[32]: Access = 75049, Miss = 75049, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4520802
	L1D_cache_core[33]: Access = 75390, Miss = 75390, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4515740
	L1D_cache_core[34]: Access = 74729, Miss = 74729, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4432273
	L1D_cache_core[35]: Access = 74987, Miss = 74987, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4483260
	L1D_cache_core[36]: Access = 76075, Miss = 76075, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4497653
	L1D_cache_core[37]: Access = 74118, Miss = 74118, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4466600
	L1D_cache_core[38]: Access = 75917, Miss = 75917, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4418524
	L1D_cache_core[39]: Access = 73463, Miss = 73463, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4475609
	L1D_cache_core[40]: Access = 75016, Miss = 75016, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4478293
	L1D_cache_core[41]: Access = 73913, Miss = 73913, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4535416
	L1D_cache_core[42]: Access = 73507, Miss = 73507, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4496108
	L1D_cache_core[43]: Access = 74801, Miss = 74801, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4546779
	L1D_cache_core[44]: Access = 75375, Miss = 75375, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4558203
	L1D_cache_core[45]: Access = 75952, Miss = 75952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4434787
	L1D_cache_core[46]: Access = 73410, Miss = 73410, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4454248
	L1D_cache_core[47]: Access = 77387, Miss = 77387, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4388614
	L1D_cache_core[48]: Access = 75936, Miss = 75936, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4459885
	L1D_cache_core[49]: Access = 70602, Miss = 70602, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4479240
	L1D_cache_core[50]: Access = 74555, Miss = 74555, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4521080
	L1D_cache_core[51]: Access = 74289, Miss = 74289, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4521007
	L1D_cache_core[52]: Access = 72739, Miss = 72739, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4491030
	L1D_cache_core[53]: Access = 75322, Miss = 75322, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4508351
	L1D_cache_core[54]: Access = 73759, Miss = 73759, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4476462
	L1D_cache_core[55]: Access = 74575, Miss = 74575, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4446605
	L1D_cache_core[56]: Access = 77491, Miss = 77491, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4450552
	L1D_cache_core[57]: Access = 75145, Miss = 75145, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4446993
	L1D_cache_core[58]: Access = 72262, Miss = 72262, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4431873
	L1D_cache_core[59]: Access = 73961, Miss = 73961, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4491087
	L1D_total_cache_accesses = 3804921
	L1D_total_cache_misses = 3804921
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 225969272
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.007
L1C_cache:
	L1C_total_cache_accesses = 189314
	L1C_total_cache_misses = 1120
	L1C_total_cache_miss_rate = 0.0059
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2283676
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 182474549
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 188194
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1521245
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 43494723
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 37738948
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 34152
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 43441
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1262, 631, 1262, 631, 1262, 631, 1262, 631, 911, 631, 897, 631, 631, 631, 631, 608, 631, 209, 631, 90, 631, 71, 631, 51, 631, 32, 631, 19, 631, 11, 631, 19, 
gpgpu_n_tot_thrd_icount = 2391310432
gpgpu_n_tot_w_icount = 74728451
gpgpu_n_stall_shd_mem = 276846334
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2949246
gpgpu_n_mem_write_global = 1521147
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 73737024
gpgpu_n_store_insn = 48679968
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6058048
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 276846334
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:426380747	W0_Idle:39229209	W0_Scoreboard:70631921	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:74729243
Warp Occupancy Distribution:
Stall:151461765	W0_Idle:22063024	W0_Scoreboard:14514931	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:15617320
Warp Occupancy Distribution:
Stall:138265259	W0_Idle:7842757	W0_Scoreboard:27623851	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:29925173
warp_utilization0: 0.122312
warp_utilization1: 0.076684
warp_utilization2: 0.146939
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 18268448 {8:2283556,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 206875992 {136:1521147,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 26943664 {40:660963,72:2152,136:2575,}
traffic_breakdown_coretomem[INST_ACC_R] = 19760 {8:2470,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 310517104 {136:2283214,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 12167440 {8:1520930,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 26935664 {40:660763,72:2152,136:2575,}
traffic_breakdown_memtocore[INST_ACC_R] = 335920 {136:2470,}
maxmrqlatency = 1225 
maxdqlatency = 0 
maxmflatency = 7368 
averagemflatency = 1423 
averagemflatency_1 = 1323 
averagemflatency_2= 1461 
averagemflatency_3 = 1480 
averagemrqlatency_1 = 61 
averagemrqlatency_2 = 73 
averagemrqlatency_3 = 72 
max_icnt2mem_latency = 6968 
max_icnt2sh_latency = 5091425 
mrq_lat_table:1796819 	53516 	88547 	202170 	607729 	1038244 	1395916 	1056540 	256485 	4221 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	7436 	109612 	1074705 	2640463 	634662 	2816 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	20844 	25515 	98204 	205330 	239788 	618624 	1668058 	1466387 	128607 	1285 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2549060 	397568 	2092 	44 	0 	0 	0 	0 	0 	1418 	2404 	5109 	9655 	19265 	41529 	82620 	162155 	314404 	624851 	257520 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	4 	413 	9763 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        30        20        26        28        30        13        16        20        32        12        18        20        32 
dram[1]:        30        32        32        22        20        22        28        24        17        12        18        28        14        26        20        34 
dram[2]:        32        32        28        20        20        24        22        26        18        14        30        18        20        16        32        24 
dram[3]:        28        32        40        22        20        22        20        26        16        12        30        16        16        14        30        18 
dram[4]:        32        32        22        40        24        12        28        20        21        16        18        32        20        16        32        28 
dram[5]:        32        32        22        22        24        24        24        18        12        26        22        28        28        16        32        22 
maximum service time to same row:
dram[0]:       938      1246      1407      1814      2419      2232      1729      1821      2207      2298      1822      1830      1797      2117      1916      2281 
dram[1]:      1144      1377      1201      1136      2161      1729      1735      1725      1986      2117      1819      1709      1800      1885      2323      1862 
dram[2]:      1122      1367      1113      1319      1704      2753      1699      1707      2509      2040      1760      1735      1747      1740      1979      2125 
dram[3]:      1197      1281      1710      1172      1704      1784      1697      1720      2226      1898      1758      1732      1797      1745      1970      2163 
dram[4]:      1183      1152      1199      1491      2086      1774      1710      1738      2143      2125      1719      1732      1709      1764      2141      1857 
dram[5]:      1493      1162      1412      1238      1691      1766      1710      1755      1887      1863      1713      1737      1707      1769      1934      1832 
average row accesses per activate:
dram[0]:  1.341082  1.354664  1.359909  1.371955  1.348643  1.358107  1.353408  1.361848  1.344154  1.358892  1.351576  1.354561  1.350837  1.362646  1.354624  1.365149 
dram[1]:  1.355599  1.366854  1.359033  1.367068  1.356034  1.357461  1.356470  1.359069  1.349460  1.350551  1.358688  1.362928  1.357561  1.359940  1.359727  1.361244 
dram[2]:  1.358412  1.352740  1.369731  1.363857  1.353066  1.336527  1.362540  1.355902  1.354982  1.353494  1.354795  1.349742  1.356927  1.347625  1.368065  1.353487 
dram[3]:  1.367960  1.362404  1.362126  1.364937  1.355983  1.349745  1.364652  1.353346  1.356337  1.350050  1.354088  1.356283  1.356207  1.361277  1.358497  1.354902 
dram[4]:  1.350247  1.366395  1.354260  1.372589  1.353864  1.351640  1.354501  1.366516  1.349132  1.362685  1.331377  1.357339  1.355023  1.365020  1.352329  1.359405 
dram[5]:  1.361547  1.361885  1.360493  1.363636  1.357613  1.353939  1.360191  1.355603  1.350941  1.352651  1.352760  1.361633  1.354848  1.361003  1.362174  1.360196 
average row locality = 6500199/4790322 = 1.356944
average row locality_1 = 2286291/1894378 = 1.206882
average row locality_2 = 2143035/1476585 = 1.451345
average row locality_3 = 2070873/1419359 = 1.459020
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     47750     45866     45519     44540     46658     45475     46917     46035     47064     45224     46419     45930     46826     45378     46200     45256 
dram[1]:     45345     44420     45206     44468     45341     45223     45799     45800     45827     45682     45362     45060     45444     45314     45359     45196 
dram[2]:     45578     46359     44705     45414     46199     49148     45685     47255     45573     46093     45749     46526     46046     47374     44896     46720 
dram[3]:     44422     44936     44957     44624     45444     46422     45201     46488     45130     45663     45545     45228     45643     45015     45352     45735 
dram[4]:     46592     45262     46131     44608     46301     46848     47000     45552     46194     45352     48987     45839     46112     45485     46392     46055 
dram[5]:     45065     44829     45161     44832     45282     46160     45565     46259     45763     45563     45680     44947     45901     45161     45069     45556 
total reads: 4392531
bank skew: 49148/44420 = 1.11
chip skew: 739320/724846 = 1.02
number of total write accesses:
dram[0]:     23905     22005     21705     20680     22852     21663     23108     22214     23290     21431     22633     22115     23019     21562     22434     21467 
dram[1]:     21507     20578     21411     20641     21583     21446     21996     21992     22063     21911     21587     21271     21648     21509     21614     21441 
dram[2]:     21717     22509     20875     21569     22393     25346     21867     23441     21794     22321     21943     22736     22222     23567     21120     22944 
dram[3]:     20578     21099     21148     20807     21672     22662     21395     22691     21365     21907     21764     21455     21832     21223     21592     21984 
dram[4]:     22728     21414     22316     20790     22501     23048     23179     21738     22411     21564     25188     22032     22298     21676     22616     22286 
dram[5]:     21214     20995     21346     21033     21518     22394     21760     22447     22011     21801     21891     21165     22111     21361     21308     21805 
total reads: 2107764
bank skew: 25346/20578 = 1.23
chip skew: 358364/344198 = 1.04
average mf latency per bank:
dram[0]:       1051       935      1048       945      1056       949      1056       953      1037       929      1044       932      1046       945      1061       957
dram[1]:        871       875       878       882       888       882       886       887       867       868       874       875       877       880       890       888
dram[2]:        970      1206       983      1218       980      1568       988      1224       970      1208       972      1210       981      1218       995      1229
dram[3]:        871       917       870       923       880       940       882       929       870       912       872       918       877       927       885       936
dram[4]:       1059      1045      1056      1052      1071      1056      1076      1059      1057      1044      1084      1042      1065      1053      1076      1071
dram[5]:        894       893       898       899       903       904       907       907       890       887       894       895       898       900       913       913
maximum mf latency per bank:
dram[0]:       5552      4817      4745      5671      5253      5550      6080      4980      6287      4695      5953      6061      6229      4949      5812      5589
dram[1]:       5333      5077      5592      5266      5420      5751      6076      5026      5801      5332      4240      5235      5587      5776      5780      5532
dram[2]:       6097      6353      5130      6141      6012      7248      5936      6253      5735      6846      4889      7368      5884      7154      5220      6572
dram[3]:       5363      5446      5178      5869      5084      4622      5703      5320      5195      5114      5286      6150      6077      5146      4727      5563
dram[4]:       6237      5378      5645      4857      5167      5898      5298      5682      5428      5608      5891      4539      6376      5334      5779      5554
dram[5]:       4417      5509      4962      5545      4769      5882      5644      5720      5348      5385      4631      5057      5778      5203      5044      5243
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6720682 n_nop=2921653 n_act=806409 n_pre=806394 n_req=990619 n_req_1=102918 n_req_2=364588 n_req_3=523113 n_rd=1474082 n_write=712144 bw_util=0.5896 bw_util_1=0.06125 bw_util_2=0.217 bw_util_3=0.3113 blp=10.116331 blp_1= 1.744615 blp_2= 3.634320 blp_3= 4.944887
 n_activity=6715306 dram_eff=0.5901 dram_eff_1=0.0613 dram_eff_2=0.2172 dram_eff_3=0.3116
bk0: 95500a 2614844i bk1: 91730a 2738412i bk2: 91036a 2697121i bk3: 89078a 2747073i bk4: 93307a 2356477i bk5: 90950a 2409778i bk6: 93830a 2111778i bk7: 92068a 2122272i bk8: 94122a 2673424i bk9: 90448a 2804132i bk10: 92838a 2579836i bk11: 91860a 2544858i bk12: 93652a 2345023i bk13: 90755a 2431300i bk14: 92396a 2208703i bk15: 90512a 2231827i 
bw_dist = 0.061	0.217	0.311	0.410	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.5254
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6720682 n_nop=3008888 n_act=786887 n_pre=786876 n_req=978217 n_req_1=91171 n_req_2=364584 n_req_3=522462 n_rd=1449655 n_write=688376 bw_util=0.5822 bw_util_1=0.05426 bw_util_2=0.217 bw_util_3=0.3109 blp=9.705318 blp_1= 1.697528 blp_2= 3.634750 blp_3= 4.899495
 n_activity=6699246 dram_eff=0.5841 dram_eff_1=0.05443 dram_eff_2=0.2177 dram_eff_3=0.3119
bk0: 90687a 2988615i bk1: 88838a 2999931i bk2: 90406a 2812089i bk3: 88934a 2821261i bk4: 90680a 2619970i bk5: 90444a 2540809i bk6: 91598a 2376375i bk7: 91596a 2273030i bk8: 91652a 2909994i bk9: 91360a 2811663i bk10: 90722a 2785429i bk11: 90118a 2746222i bk12: 90888a 2617640i bk13: 90624a 2543939i bk14: 90716a 2415969i bk15: 90392a 2347812i 
bw_dist = 0.054	0.217	0.311	0.415	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.4634
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6720682 n_nop=2905788 n_act=809797 n_pre=809782 n_req=992904 n_req_1=105167 n_req_2=364584 n_req_3=523153 n_rd=1478599 n_write=716716 bw_util=0.5909 bw_util_1=0.06259 bw_util_2=0.217 bw_util_3=0.3114 blp=10.193586 blp_1= 1.780927 blp_2= 3.684421 blp_3= 4.968367
 n_activity=6718467 dram_eff=0.5911 dram_eff_1=0.06261 dram_eff_2=0.2171 dram_eff_3=0.3115
bk0: 91154a 2883127i bk1: 92718a 2666637i bk2: 89410a 2787963i bk3: 90822a 2607800i bk4: 92396a 2418235i bk5: 98294a 1906481i bk6: 91369a 2284821i bk7: 94504a 1946959i bk8: 91146a 2845620i bk9: 92180a 2688659i bk10: 91494a 2649968i bk11: 93052a 2437359i bk12: 92088a 2421051i bk13: 94742a 2132384i bk14: 89790a 2371573i bk15: 93440a 2002514i 
bw_dist = 0.063	0.217	0.311	0.409	0.000
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.7807
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6720682 n_nop=3001486 n_act=788654 n_pre=788641 n_req=979227 n_req_1=92074 n_req_2=364584 n_req_3=522569 n_rd=1451571 n_write=690330 bw_util=0.5828 bw_util_1=0.0548 bw_util_2=0.217 bw_util_3=0.311 blp=9.745388 blp_1= 1.700207 blp_2= 3.638429 blp_3= 4.904938
 n_activity=6699473 dram_eff=0.5846 dram_eff_1=0.05497 dram_eff_2=0.2177 dram_eff_3=0.312
bk0: 88842a 3085450i bk1: 89868a 2932287i bk2: 89912a 2843454i bk3: 89246a 2797610i bk4: 90882a 2607014i bk5: 92843a 2369361i bk6: 90398a 2444509i bk7: 92976a 2173307i bk8: 90252a 2963853i bk9: 91324a 2823659i bk10: 91090a 2762006i bk11: 90454a 2713795i bk12: 91284a 2584140i bk13: 90028a 2567449i bk14: 90704a 2408896i bk15: 91468a 2251034i 
bw_dist = 0.055	0.217	0.311	0.414	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.5967
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6720682 n_nop=2910643 n_act=808557 n_pre=808543 n_req=992290 n_req_1=104603 n_req_2=364586 n_req_3=523101 n_rd=1477384 n_write=715555 bw_util=0.5906 bw_util_1=0.06226 bw_util_2=0.217 bw_util_3=0.3113 blp=10.164604 blp_1= 1.758219 blp_2= 3.649127 blp_3= 4.954950
 n_activity=6716949 dram_eff=0.5909 dram_eff_1=0.06229 dram_eff_2=0.2171 dram_eff_3=0.3115
bk0: 93180a 2752167i bk1: 90522a 2814966i bk2: 92262a 2610030i bk3: 89212a 2726436i bk4: 92602a 2408513i bk5: 93696a 2223842i bk6: 93992a 2103648i bk7: 91102a 2192001i bk8: 92384a 2793479i bk9: 90704a 2778622i bk10: 97974a 2228679i bk11: 91678a 2542112i bk12: 92218a 2415337i bk13: 90966a 2398589i bk14: 92784a 2172104i bk15: 92108a 2107761i 
bw_dist = 0.062	0.217	0.311	0.409	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.6858
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6720682 n_nop=2994834 n_act=790004 n_pre=789988 n_req=980239 n_req_1=93049 n_req_2=364591 n_req_3=522599 n_rd=1453554 n_write=692302 bw_util=0.5834 bw_util_1=0.05538 bw_util_2=0.217 bw_util_3=0.311 blp=9.788358 blp_1= 1.702488 blp_2= 3.643915 blp_3= 4.922438
 n_activity=6699063 dram_eff=0.5853 dram_eff_1=0.05556 dram_eff_2=0.2177 dram_eff_3=0.312
bk0: 90122a 2993745i bk1: 89658a 2925565i bk2: 90320a 2794845i bk3: 89664a 2759514i bk4: 90564a 2607160i bk5: 92320a 2400183i bk6: 91128a 2379026i bk7: 92518a 2195271i bk8: 91526a 2893049i bk9: 91122a 2828558i bk10: 91356a 2724308i bk11: 89890a 2742595i bk12: 91802a 2533826i bk13: 90316a 2541768i bk14: 90136a 2454384i bk15: 91112a 2271495i 
bw_dist = 0.055	0.217	0.311	0.413	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.643

========= L2 cache stats =========
L2_cache_bank[0]: Access = 381064, Miss = 373372, Miss_rate = 0.980, Pending_hits = 818, Reservation_fails = 450537
L2_cache_bank[1]: Access = 368469, Miss = 363716, Miss_rate = 0.987, Pending_hits = 389, Reservation_fails = 384534
L2_cache_bank[2]: Access = 368377, Miss = 363697, Miss_rate = 0.987, Pending_hits = 403, Reservation_fails = 363513
L2_cache_bank[3]: Access = 365271, Miss = 361180, Miss_rate = 0.989, Pending_hits = 285, Reservation_fails = 384039
L2_cache_bank[4]: Access = 368649, Miss = 364448, Miss_rate = 0.989, Pending_hits = 385, Reservation_fails = 263321
L2_cache_bank[5]: Access = 395796, Miss = 374904, Miss_rate = 0.947, Pending_hits = 581, Reservation_fails = 540857
L2_cache_bank[6]: Access = 365675, Miss = 361703, Miss_rate = 0.989, Pending_hits = 307, Reservation_fails = 366581
L2_cache_bank[7]: Access = 370472, Miss = 364119, Miss_rate = 0.983, Pending_hits = 438, Reservation_fails = 449632
L2_cache_bank[8]: Access = 381396, Miss = 373727, Miss_rate = 0.980, Pending_hits = 729, Reservation_fails = 431426
L2_cache_bank[9]: Access = 370494, Miss = 365021, Miss_rate = 0.985, Pending_hits = 403, Reservation_fails = 364501
L2_cache_bank[10]: Access = 367827, Miss = 363500, Miss_rate = 0.988, Pending_hits = 407, Reservation_fails = 374753
L2_cache_bank[11]: Access = 368950, Miss = 363316, Miss_rate = 0.985, Pending_hits = 445, Reservation_fails = 411212
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 381064, Miss = 373372 (0.98), PendingHit = 818 (0.00215)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 368469, Miss = 363716 (0.987), PendingHit = 389 (0.00106)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 368377, Miss = 363697 (0.987), PendingHit = 403 (0.00109)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 365271, Miss = 361180 (0.989), PendingHit = 285 (0.00078)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 368649, Miss = 364448 (0.989), PendingHit = 385 (0.00104)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 395796, Miss = 374904 (0.947), PendingHit = 581 (0.00147)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 365675, Miss = 361703 (0.989), PendingHit = 307 (0.00084)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 370472, Miss = 364119 (0.983), PendingHit = 438 (0.00118)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 381396, Miss = 373727 (0.98), PendingHit = 729 (0.00191)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 370494, Miss = 365021 (0.985), PendingHit = 403 (0.00109)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 367827, Miss = 363500 (0.988), PendingHit = 407 (0.00111)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 368950, Miss = 363316 (0.985), PendingHit = 445 (0.00121)
L2 Cache Total Miss Rate = 0.982
Stream 1: L2 Cache Miss Rate = 0.947
Stream 2: L2 Cache Miss Rate = 0.999
Stream 3: L2 Cache Miss Rate = 0.973
Stream 1: Accesses  = 1453046
Stream 1: Misses  = 1375570
Stream 2: Accesses  = 1528314
Stream 2: Misses  = 1527452
Stream 3: Accesses  = 2944126
Stream 3: Misses  = 2865251
Stream 1+2: Accesses  = 2981360
Stream 1+2: Misses  = 2903022
Stream 1+2+3: Accesses  = 5925486
Stream 1+2+3: Misses  = 5768273
Total Accesses  = 4472440
MPKI-CORES
CORE_L2MPKI_0	83.432
CORE_L2MPKI_1	90.130
CORE_L2MPKI_2	92.094
CORE_L2MPKI_3	89.199
CORE_L2MPKI_4	90.203
CORE_L2MPKI_5	90.369
CORE_L2MPKI_6	84.462
CORE_L2MPKI_7	89.760
CORE_L2MPKI_8	87.919
CORE_L2MPKI_9	86.753
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	1.596
CORE_L2MPKI_21	1.596
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.596
CORE_L2MPKI_25	1.596
CORE_L2MPKI_26	1.596
CORE_L2MPKI_27	1.596
CORE_L2MPKI_28	1.596
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	1.596
CORE_L2MPKI_31	1.596
CORE_L2MPKI_32	1.596
CORE_L2MPKI_33	1.596
CORE_L2MPKI_34	1.596
CORE_L2MPKI_35	1.596
CORE_L2MPKI_36	1.596
CORE_L2MPKI_37	1.596
CORE_L2MPKI_38	1.596
CORE_L2MPKI_39	1.596
CORE_L2MPKI_40	1.596
CORE_L2MPKI_41	1.596
CORE_L2MPKI_42	1.596
CORE_L2MPKI_43	1.596
CORE_L2MPKI_44	1.596
CORE_L2MPKI_45	1.596
CORE_L2MPKI_46	1.596
CORE_L2MPKI_47	1.596
CORE_L2MPKI_48	1.596
CORE_L2MPKI_49	1.596
CORE_L2MPKI_50	1.596
CORE_L2MPKI_51	1.596
CORE_L2MPKI_52	1.596
CORE_L2MPKI_53	1.596
CORE_L2MPKI_54	1.596
CORE_L2MPKI_55	1.596
CORE_L2MPKI_56	1.596
CORE_L2MPKI_57	1.596
CORE_L2MPKI_58	1.596
CORE_L2MPKI_59	1.596
Avg_MPKI_Stream1= 45.014
Avg_MPKI_Stream2= 1.596
Avg_MPKI_Stream3= 1.596
MISSES-CORES
CORE_MISSES_0	49720
CORE_MISSES_1	60559
CORE_MISSES_2	60019
CORE_MISSES_3	61814
CORE_MISSES_4	62406
CORE_MISSES_5	64256
CORE_MISSES_6	55342
CORE_MISSES_7	64894
CORE_MISSES_8	54009
CORE_MISSES_9	56005
CORE_MISSES_10	76201
CORE_MISSES_11	78140
CORE_MISSES_12	80680
CORE_MISSES_13	76162
CORE_MISSES_14	82022
CORE_MISSES_15	78821
CORE_MISSES_16	80080
CORE_MISSES_17	77480
CORE_MISSES_18	78800
CORE_MISSES_19	78160
CORE_MISSES_20	78145
CORE_MISSES_21	78160
CORE_MISSES_22	77482
CORE_MISSES_23	76100
CORE_MISSES_24	76162
CORE_MISSES_25	77482
CORE_MISSES_26	79420
CORE_MISSES_27	78760
CORE_MISSES_28	78100
CORE_MISSES_29	76160
CORE_MISSES_30	76551
CORE_MISSES_31	75325
CORE_MISSES_32	75027
CORE_MISSES_33	75375
CORE_MISSES_34	74714
CORE_MISSES_35	74972
CORE_MISSES_36	76050
CORE_MISSES_37	74109
CORE_MISSES_38	75906
CORE_MISSES_39	73452
CORE_MISSES_40	75007
CORE_MISSES_41	73895
CORE_MISSES_42	73503
CORE_MISSES_43	74787
CORE_MISSES_44	75364
CORE_MISSES_45	75931
CORE_MISSES_46	73390
CORE_MISSES_47	77374
CORE_MISSES_48	75920
CORE_MISSES_49	70583
CORE_MISSES_50	74538
CORE_MISSES_51	74271
CORE_MISSES_52	72722
CORE_MISSES_53	75303
CORE_MISSES_54	73738
CORE_MISSES_55	74561
CORE_MISSES_56	77475
CORE_MISSES_57	75129
CORE_MISSES_58	72244
CORE_MISSES_59	73946
L2_MISSES = 4392703
L2_total_cache_accesses = 4472440
L2_total_cache_misses = 4392703
L2_total_cache_miss_rate = 0.9822
L2_total_cache_pending_hits = 5590
L2_total_cache_reservation_fails = 4784906
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 72014
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5323
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2871564
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3134915
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1521009
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1632012
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2077
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 264
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 129
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 17879
L2_cache_data_port_util = 0.027
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=14290387
icnt_total_pkts_simt_to_mem=11233078
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       1.3068
gpu_ipc_2 =     192.2662
gpu_ipc_3 =     276.2130
gpu_tot_sim_cycle_stream_1 = 5091425
gpu_tot_sim_cycle_stream_2 = 5091425
gpu_tot_sim_cycle_stream_3 = 5083887
gpu_sim_insn_1 = 6653504
gpu_sim_insn_2 = 978908800
gpu_sim_insn_3 = 1404235456
gpu_sim_cycle = 5091426
gpu_sim_insn = 2389797760
gpu_ipc =     469.3769
gpu_tot_sim_cycle = 5091426
gpu_tot_sim_insn = 2389797760
gpu_tot_ipc =     469.3769
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 22977707
gpu_stall_icnt2sh    = 95533
gpu_total_sim_rate=256196

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 37773100
	L1I_total_cache_misses = 34152
	L1I_total_cache_miss_rate = 0.0009
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 43441
L1D_cache:
	L1D_cache_core[0]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 414
	L1D_cache_core[1]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 526
	L1D_cache_core[2]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 470
	L1D_cache_core[3]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 436
	L1D_cache_core[4]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 487
	L1D_cache_core[5]: Access = 84, Miss = 84, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 546
	L1D_cache_core[6]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[7]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 507
	L1D_cache_core[8]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 528
	L1D_cache_core[9]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 566
	L1D_cache_core[10]: Access = 76200, Miss = 76200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4538010
	L1D_cache_core[11]: Access = 78140, Miss = 78140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4568394
	L1D_cache_core[12]: Access = 80680, Miss = 80680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4554418
	L1D_cache_core[13]: Access = 76160, Miss = 76160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4613274
	L1D_cache_core[14]: Access = 82020, Miss = 82020, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4553265
	L1D_cache_core[15]: Access = 78820, Miss = 78820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4558045
	L1D_cache_core[16]: Access = 80080, Miss = 80080, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4586891
	L1D_cache_core[17]: Access = 77480, Miss = 77480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4587707
	L1D_cache_core[18]: Access = 78800, Miss = 78800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4554188
	L1D_cache_core[19]: Access = 78160, Miss = 78160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4569424
	L1D_cache_core[20]: Access = 78140, Miss = 78140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4575546
	L1D_cache_core[21]: Access = 78160, Miss = 78160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4563662
	L1D_cache_core[22]: Access = 77480, Miss = 77480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4525905
	L1D_cache_core[23]: Access = 76100, Miss = 76100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4620973
	L1D_cache_core[24]: Access = 76160, Miss = 76160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4610790
	L1D_cache_core[25]: Access = 77480, Miss = 77480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4585597
	L1D_cache_core[26]: Access = 79420, Miss = 79420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4609630
	L1D_cache_core[27]: Access = 78760, Miss = 78760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4541991
	L1D_cache_core[28]: Access = 78100, Miss = 78100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4585696
	L1D_cache_core[29]: Access = 76160, Miss = 76160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4594805
	L1D_cache_core[30]: Access = 76556, Miss = 76556, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4530929
	L1D_cache_core[31]: Access = 75340, Miss = 75340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4508029
	L1D_cache_core[32]: Access = 75049, Miss = 75049, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4520802
	L1D_cache_core[33]: Access = 75390, Miss = 75390, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4515740
	L1D_cache_core[34]: Access = 74729, Miss = 74729, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4432273
	L1D_cache_core[35]: Access = 74987, Miss = 74987, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4483260
	L1D_cache_core[36]: Access = 76075, Miss = 76075, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4497653
	L1D_cache_core[37]: Access = 74118, Miss = 74118, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4466600
	L1D_cache_core[38]: Access = 75917, Miss = 75917, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4418524
	L1D_cache_core[39]: Access = 73463, Miss = 73463, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4475609
	L1D_cache_core[40]: Access = 75016, Miss = 75016, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4478293
	L1D_cache_core[41]: Access = 73913, Miss = 73913, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4535416
	L1D_cache_core[42]: Access = 73507, Miss = 73507, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4496108
	L1D_cache_core[43]: Access = 74801, Miss = 74801, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4546779
	L1D_cache_core[44]: Access = 75375, Miss = 75375, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4558203
	L1D_cache_core[45]: Access = 75952, Miss = 75952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4434787
	L1D_cache_core[46]: Access = 73410, Miss = 73410, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4454248
	L1D_cache_core[47]: Access = 77387, Miss = 77387, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4388614
	L1D_cache_core[48]: Access = 75936, Miss = 75936, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4459885
	L1D_cache_core[49]: Access = 70602, Miss = 70602, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4479240
	L1D_cache_core[50]: Access = 74555, Miss = 74555, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4521080
	L1D_cache_core[51]: Access = 74289, Miss = 74289, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4521007
	L1D_cache_core[52]: Access = 72739, Miss = 72739, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4491030
	L1D_cache_core[53]: Access = 75322, Miss = 75322, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4508351
	L1D_cache_core[54]: Access = 73759, Miss = 73759, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4476462
	L1D_cache_core[55]: Access = 74575, Miss = 74575, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4446605
	L1D_cache_core[56]: Access = 77491, Miss = 77491, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4450552
	L1D_cache_core[57]: Access = 75145, Miss = 75145, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4446993
	L1D_cache_core[58]: Access = 72262, Miss = 72262, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4431873
	L1D_cache_core[59]: Access = 73961, Miss = 73961, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4491087
	L1D_total_cache_accesses = 3804921
	L1D_total_cache_misses = 3804921
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 225969272
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.007
L1C_cache:
	L1C_total_cache_accesses = 189314
	L1C_total_cache_misses = 1120
	L1C_total_cache_miss_rate = 0.0059
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2283676
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 182474549
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 188194
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1521245
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 43494723
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 37738948
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 34152
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 43441
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1262, 631, 1262, 631, 1262, 631, 1262, 631, 911, 631, 897, 631, 631, 631, 631, 608, 631, 209, 631, 90, 631, 71, 631, 51, 631, 32, 631, 19, 631, 11, 631, 19, 
gpgpu_n_tot_thrd_icount = 2391310432
gpgpu_n_tot_w_icount = 74728451
gpgpu_n_stall_shd_mem = 276846334
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2949246
gpgpu_n_mem_write_global = 1521147
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 73737024
gpgpu_n_store_insn = 48679968
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6058048
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 276846334
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:426380747	W0_Idle:39229209	W0_Scoreboard:70631921	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:74729243
Warp Occupancy Distribution:
Stall:151461765	W0_Idle:22063024	W0_Scoreboard:14514931	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:15617320
Warp Occupancy Distribution:
Stall:138265259	W0_Idle:7842757	W0_Scoreboard:27623851	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:29925173
warp_utilization0: 0.122312
warp_utilization1: 0.076684
warp_utilization2: 0.146939
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 18268448 {8:2283556,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 206875992 {136:1521147,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 26943664 {40:660963,72:2152,136:2575,}
traffic_breakdown_coretomem[INST_ACC_R] = 19760 {8:2470,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 310517104 {136:2283214,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 12167440 {8:1520930,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 26935664 {40:660763,72:2152,136:2575,}
traffic_breakdown_memtocore[INST_ACC_R] = 335920 {136:2470,}
maxmrqlatency = 1225 
maxdqlatency = 0 
maxmflatency = 7368 
averagemflatency = 1423 
averagemflatency_1 = 1323 
averagemflatency_2= 1461 
averagemflatency_3 = 1480 
averagemrqlatency_1 = 61 
averagemrqlatency_2 = 73 
averagemrqlatency_3 = 72 
max_icnt2mem_latency = 6968 
max_icnt2sh_latency = 5091425 
mrq_lat_table:1796819 	53516 	88547 	202170 	607729 	1038244 	1395916 	1056540 	256485 	4221 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	7436 	109612 	1074705 	2640463 	634662 	2816 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	20844 	25515 	98204 	205330 	239788 	618624 	1668058 	1466387 	128607 	1285 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2549060 	397568 	2092 	44 	0 	0 	0 	0 	0 	1418 	2404 	5109 	9655 	19265 	41529 	82620 	162155 	314404 	624851 	257520 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	4 	413 	9763 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        30        20        26        28        30        13        16        20        32        12        18        20        32 
dram[1]:        30        32        32        22        20        22        28        24        17        12        18        28        14        26        20        34 
dram[2]:        32        32        28        20        20        24        22        26        18        14        30        18        20        16        32        24 
dram[3]:        28        32        40        22        20        22        20        26        16        12        30        16        16        14        30        18 
dram[4]:        32        32        22        40        24        12        28        20        21        16        18        32        20        16        32        28 
dram[5]:        32        32        22        22        24        24        24        18        12        26        22        28        28        16        32        22 
maximum service time to same row:
dram[0]:       938      1246      1407      1814      2419      2232      1729      1821      2207      2298      1822      1830      1797      2117      1916      2281 
dram[1]:      1144      1377      1201      1136      2161      1729      1735      1725      1986      2117      1819      1709      1800      1885      2323      1862 
dram[2]:      1122      1367      1113      1319      1704      2753      1699      1707      2509      2040      1760      1735      1747      1740      1979      2125 
dram[3]:      1197      1281      1710      1172      1704      1784      1697      1720      2226      1898      1758      1732      1797      1745      1970      2163 
dram[4]:      1183      1152      1199      1491      2086      1774      1710      1738      2143      2125      1719      1732      1709      1764      2141      1857 
dram[5]:      1493      1162      1412      1238      1691      1766      1710      1755      1887      1863      1713      1737      1707      1769      1934      1832 
average row accesses per activate:
dram[0]:  1.341082  1.354664  1.359909  1.371955  1.348643  1.358107  1.353408  1.361848  1.344154  1.358892  1.351576  1.354561  1.350837  1.362646  1.354624  1.365149 
dram[1]:  1.355599  1.366854  1.359033  1.367068  1.356034  1.357461  1.356470  1.359069  1.349460  1.350551  1.358688  1.362928  1.357561  1.359940  1.359727  1.361244 
dram[2]:  1.358412  1.352740  1.369731  1.363857  1.353066  1.336527  1.362540  1.355902  1.354982  1.353494  1.354795  1.349742  1.356927  1.347625  1.368065  1.353487 
dram[3]:  1.367960  1.362404  1.362126  1.364937  1.355983  1.349745  1.364652  1.353346  1.356337  1.350050  1.354088  1.356283  1.356207  1.361277  1.358497  1.354902 
dram[4]:  1.350247  1.366395  1.354260  1.372589  1.353864  1.351640  1.354501  1.366516  1.349132  1.362685  1.331377  1.357339  1.355023  1.365020  1.352329  1.359405 
dram[5]:  1.361547  1.361885  1.360493  1.363636  1.357613  1.353939  1.360191  1.355603  1.350941  1.352651  1.352760  1.361633  1.354848  1.361003  1.362174  1.360196 
average row locality = 6500199/4790322 = 1.356944
average row locality_1 = 2286291/1894378 = 1.206882
average row locality_2 = 2143035/1476585 = 1.451345
average row locality_3 = 2070873/1419359 = 1.459020
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     47750     45866     45519     44540     46658     45475     46917     46035     47064     45224     46419     45930     46826     45378     46200     45256 
dram[1]:     45345     44420     45206     44468     45341     45223     45799     45800     45827     45682     45362     45060     45444     45314     45359     45196 
dram[2]:     45578     46359     44705     45414     46199     49148     45685     47255     45573     46093     45749     46526     46046     47374     44896     46720 
dram[3]:     44422     44936     44957     44624     45444     46422     45201     46488     45130     45663     45545     45228     45643     45015     45352     45735 
dram[4]:     46592     45262     46131     44608     46301     46848     47000     45552     46194     45352     48987     45839     46112     45485     46392     46055 
dram[5]:     45065     44829     45161     44832     45282     46160     45565     46259     45763     45563     45680     44947     45901     45161     45069     45556 
total reads: 4392531
bank skew: 49148/44420 = 1.11
chip skew: 739320/724846 = 1.02
number of total write accesses:
dram[0]:     23905     22005     21705     20680     22852     21663     23108     22214     23290     21431     22633     22115     23019     21562     22434     21467 
dram[1]:     21507     20578     21411     20641     21583     21446     21996     21992     22063     21911     21587     21271     21648     21509     21614     21441 
dram[2]:     21717     22509     20875     21569     22393     25346     21867     23441     21794     22321     21943     22736     22222     23567     21120     22944 
dram[3]:     20578     21099     21148     20807     21672     22662     21395     22691     21365     21907     21764     21455     21832     21223     21592     21984 
dram[4]:     22728     21414     22316     20790     22501     23048     23179     21738     22411     21564     25188     22032     22298     21676     22616     22286 
dram[5]:     21214     20995     21346     21033     21518     22394     21760     22447     22011     21801     21891     21165     22111     21361     21308     21805 
total reads: 2107764
bank skew: 25346/20578 = 1.23
chip skew: 358364/344198 = 1.04
average mf latency per bank:
dram[0]:       1051       935      1048       945      1056       949      1056       953      1037       929      1044       932      1046       945      1061       957
dram[1]:        871       875       878       882       888       882       886       887       867       868       874       875       877       880       890       888
dram[2]:        970      1206       983      1218       980      1568       988      1224       970      1208       972      1210       981      1218       995      1229
dram[3]:        871       917       870       923       880       940       882       929       870       912       872       918       877       927       885       936
dram[4]:       1059      1045      1056      1052      1071      1056      1076      1059      1057      1044      1084      1042      1065      1053      1076      1071
dram[5]:        894       893       898       899       903       904       907       907       890       887       894       895       898       900       913       913
maximum mf latency per bank:
dram[0]:       5552      4817      4745      5671      5253      5550      6080      4980      6287      4695      5953      6061      6229      4949      5812      5589
dram[1]:       5333      5077      5592      5266      5420      5751      6076      5026      5801      5332      4240      5235      5587      5776      5780      5532
dram[2]:       6097      6353      5130      6141      6012      7248      5936      6253      5735      6846      4889      7368      5884      7154      5220      6572
dram[3]:       5363      5446      5178      5869      5084      4622      5703      5320      5195      5114      5286      6150      6077      5146      4727      5563
dram[4]:       6237      5378      5645      4857      5167      5898      5298      5682      5428      5608      5891      4539      6376      5334      5779      5554
dram[5]:       4417      5509      4962      5545      4769      5882      5644      5720      5348      5385      4631      5057      5778      5203      5044      5243
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6720682 n_nop=2921653 n_act=806409 n_pre=806394 n_req=990619 n_req_1=102918 n_req_2=364588 n_req_3=523113 n_rd=1474082 n_write=712144 bw_util=0.5896 bw_util_1=0.06125 bw_util_2=0.217 bw_util_3=0.3113 blp=10.116331 blp_1= 1.744615 blp_2= 3.634320 blp_3= 4.944887
 n_activity=6715306 dram_eff=0.5901 dram_eff_1=0.0613 dram_eff_2=0.2172 dram_eff_3=0.3116
bk0: 95500a 2614844i bk1: 91730a 2738412i bk2: 91036a 2697121i bk3: 89078a 2747073i bk4: 93307a 2356477i bk5: 90950a 2409778i bk6: 93830a 2111778i bk7: 92068a 2122272i bk8: 94122a 2673424i bk9: 90448a 2804132i bk10: 92838a 2579836i bk11: 91860a 2544858i bk12: 93652a 2345023i bk13: 90755a 2431300i bk14: 92396a 2208703i bk15: 90512a 2231827i 
bw_dist = 0.061	0.217	0.311	0.410	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.5254
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6720682 n_nop=3008888 n_act=786887 n_pre=786876 n_req=978217 n_req_1=91171 n_req_2=364584 n_req_3=522462 n_rd=1449655 n_write=688376 bw_util=0.5822 bw_util_1=0.05426 bw_util_2=0.217 bw_util_3=0.3109 blp=9.705318 blp_1= 1.697528 blp_2= 3.634750 blp_3= 4.899495
 n_activity=6699246 dram_eff=0.5841 dram_eff_1=0.05443 dram_eff_2=0.2177 dram_eff_3=0.3119
bk0: 90687a 2988615i bk1: 88838a 2999931i bk2: 90406a 2812089i bk3: 88934a 2821261i bk4: 90680a 2619970i bk5: 90444a 2540809i bk6: 91598a 2376375i bk7: 91596a 2273030i bk8: 91652a 2909994i bk9: 91360a 2811663i bk10: 90722a 2785429i bk11: 90118a 2746222i bk12: 90888a 2617640i bk13: 90624a 2543939i bk14: 90716a 2415969i bk15: 90392a 2347812i 
bw_dist = 0.054	0.217	0.311	0.415	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.4634
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6720682 n_nop=2905788 n_act=809797 n_pre=809782 n_req=992904 n_req_1=105167 n_req_2=364584 n_req_3=523153 n_rd=1478599 n_write=716716 bw_util=0.5909 bw_util_1=0.06259 bw_util_2=0.217 bw_util_3=0.3114 blp=10.193586 blp_1= 1.780927 blp_2= 3.684421 blp_3= 4.968367
 n_activity=6718467 dram_eff=0.5911 dram_eff_1=0.06261 dram_eff_2=0.2171 dram_eff_3=0.3115
bk0: 91154a 2883127i bk1: 92718a 2666637i bk2: 89410a 2787963i bk3: 90822a 2607800i bk4: 92396a 2418235i bk5: 98294a 1906481i bk6: 91369a 2284821i bk7: 94504a 1946959i bk8: 91146a 2845620i bk9: 92180a 2688659i bk10: 91494a 2649968i bk11: 93052a 2437359i bk12: 92088a 2421051i bk13: 94742a 2132384i bk14: 89790a 2371573i bk15: 93440a 2002514i 
bw_dist = 0.063	0.217	0.311	0.409	0.000
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.7807
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6720682 n_nop=3001486 n_act=788654 n_pre=788641 n_req=979227 n_req_1=92074 n_req_2=364584 n_req_3=522569 n_rd=1451571 n_write=690330 bw_util=0.5828 bw_util_1=0.0548 bw_util_2=0.217 bw_util_3=0.311 blp=9.745388 blp_1= 1.700207 blp_2= 3.638429 blp_3= 4.904938
 n_activity=6699473 dram_eff=0.5846 dram_eff_1=0.05497 dram_eff_2=0.2177 dram_eff_3=0.312
bk0: 88842a 3085450i bk1: 89868a 2932287i bk2: 89912a 2843454i bk3: 89246a 2797610i bk4: 90882a 2607014i bk5: 92843a 2369361i bk6: 90398a 2444509i bk7: 92976a 2173307i bk8: 90252a 2963853i bk9: 91324a 2823659i bk10: 91090a 2762006i bk11: 90454a 2713795i bk12: 91284a 2584140i bk13: 90028a 2567449i bk14: 90704a 2408896i bk15: 91468a 2251034i 
bw_dist = 0.055	0.217	0.311	0.414	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.5967
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6720682 n_nop=2910643 n_act=808557 n_pre=808543 n_req=992290 n_req_1=104603 n_req_2=364586 n_req_3=523101 n_rd=1477384 n_write=715555 bw_util=0.5906 bw_util_1=0.06226 bw_util_2=0.217 bw_util_3=0.3113 blp=10.164604 blp_1= 1.758219 blp_2= 3.649127 blp_3= 4.954950
 n_activity=6716949 dram_eff=0.5909 dram_eff_1=0.06229 dram_eff_2=0.2171 dram_eff_3=0.3115
bk0: 93180a 2752167i bk1: 90522a 2814966i bk2: 92262a 2610030i bk3: 89212a 2726436i bk4: 92602a 2408513i bk5: 93696a 2223842i bk6: 93992a 2103648i bk7: 91102a 2192001i bk8: 92384a 2793479i bk9: 90704a 2778622i bk10: 97974a 2228679i bk11: 91678a 2542112i bk12: 92218a 2415337i bk13: 90966a 2398589i bk14: 92784a 2172104i bk15: 92108a 2107761i 
bw_dist = 0.062	0.217	0.311	0.409	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.6858
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6720682 n_nop=2994834 n_act=790004 n_pre=789988 n_req=980239 n_req_1=93049 n_req_2=364591 n_req_3=522599 n_rd=1453554 n_write=692302 bw_util=0.5834 bw_util_1=0.05538 bw_util_2=0.217 bw_util_3=0.311 blp=9.788358 blp_1= 1.702488 blp_2= 3.643915 blp_3= 4.922438
 n_activity=6699063 dram_eff=0.5853 dram_eff_1=0.05556 dram_eff_2=0.2177 dram_eff_3=0.312
bk0: 90122a 2993745i bk1: 89658a 2925565i bk2: 90320a 2794845i bk3: 89664a 2759514i bk4: 90564a 2607160i bk5: 92320a 2400183i bk6: 91128a 2379026i bk7: 92518a 2195271i bk8: 91526a 2893049i bk9: 91122a 2828558i bk10: 91356a 2724308i bk11: 89890a 2742595i bk12: 91802a 2533826i bk13: 90316a 2541768i bk14: 90136a 2454384i bk15: 91112a 2271495i 
bw_dist = 0.055	0.217	0.311	0.413	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.643

========= L2 cache stats =========
L2_cache_bank[0]: Access = 381064, Miss = 373372, Miss_rate = 0.980, Pending_hits = 818, Reservation_fails = 450537
L2_cache_bank[1]: Access = 368469, Miss = 363716, Miss_rate = 0.987, Pending_hits = 389, Reservation_fails = 384534
L2_cache_bank[2]: Access = 368377, Miss = 363697, Miss_rate = 0.987, Pending_hits = 403, Reservation_fails = 363513
L2_cache_bank[3]: Access = 365271, Miss = 361180, Miss_rate = 0.989, Pending_hits = 285, Reservation_fails = 384039
L2_cache_bank[4]: Access = 368649, Miss = 364448, Miss_rate = 0.989, Pending_hits = 385, Reservation_fails = 263321
L2_cache_bank[5]: Access = 395796, Miss = 374904, Miss_rate = 0.947, Pending_hits = 581, Reservation_fails = 540857
L2_cache_bank[6]: Access = 365675, Miss = 361703, Miss_rate = 0.989, Pending_hits = 307, Reservation_fails = 366581
L2_cache_bank[7]: Access = 370472, Miss = 364119, Miss_rate = 0.983, Pending_hits = 438, Reservation_fails = 449632
L2_cache_bank[8]: Access = 381396, Miss = 373727, Miss_rate = 0.980, Pending_hits = 729, Reservation_fails = 431426
L2_cache_bank[9]: Access = 370494, Miss = 365021, Miss_rate = 0.985, Pending_hits = 403, Reservation_fails = 364501
L2_cache_bank[10]: Access = 367827, Miss = 363500, Miss_rate = 0.988, Pending_hits = 407, Reservation_fails = 374753
L2_cache_bank[11]: Access = 368950, Miss = 363316, Miss_rate = 0.985, Pending_hits = 445, Reservation_fails = 411212
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 381064, Miss = 373372 (0.98), PendingHit = 818 (0.00215)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 368469, Miss = 363716 (0.987), PendingHit = 389 (0.00106)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 368377, Miss = 363697 (0.987), PendingHit = 403 (0.00109)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 365271, Miss = 361180 (0.989), PendingHit = 285 (0.00078)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 368649, Miss = 364448 (0.989), PendingHit = 385 (0.00104)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 395796, Miss = 374904 (0.947), PendingHit = 581 (0.00147)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 365675, Miss = 361703 (0.989), PendingHit = 307 (0.00084)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 370472, Miss = 364119 (0.983), PendingHit = 438 (0.00118)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 381396, Miss = 373727 (0.98), PendingHit = 729 (0.00191)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 370494, Miss = 365021 (0.985), PendingHit = 403 (0.00109)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 367827, Miss = 363500 (0.988), PendingHit = 407 (0.00111)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 368950, Miss = 363316 (0.985), PendingHit = 445 (0.00121)
L2 Cache Total Miss Rate = 0.982
Stream 1: L2 Cache Miss Rate = 0.947
Stream 2: L2 Cache Miss Rate = 0.999
Stream 3: L2 Cache Miss Rate = 0.973
Stream 1: Accesses  = 1453046
Stream 1: Misses  = 1375570
Stream 2: Accesses  = 1528314
Stream 2: Misses  = 1527452
Stream 3: Accesses  = 2944126
Stream 3: Misses  = 2865251
Stream 1+2: Accesses  = 2981360
Stream 1+2: Misses  = 2903022
Stream 1+2+3: Accesses  = 5925486
Stream 1+2+3: Misses  = 5768273
Total Accesses  = 4472440
MPKI-CORES
CORE_L2MPKI_0	83.432
CORE_L2MPKI_1	90.130
CORE_L2MPKI_2	92.094
CORE_L2MPKI_3	89.199
CORE_L2MPKI_4	90.203
CORE_L2MPKI_5	90.369
CORE_L2MPKI_6	84.462
CORE_L2MPKI_7	89.760
CORE_L2MPKI_8	87.919
CORE_L2MPKI_9	86.753
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	1.596
CORE_L2MPKI_21	1.596
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.596
CORE_L2MPKI_25	1.596
CORE_L2MPKI_26	1.596
CORE_L2MPKI_27	1.596
CORE_L2MPKI_28	1.596
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	1.596
CORE_L2MPKI_31	1.596
CORE_L2MPKI_32	1.596
CORE_L2MPKI_33	1.596
CORE_L2MPKI_34	1.596
CORE_L2MPKI_35	1.596
CORE_L2MPKI_36	1.596
CORE_L2MPKI_37	1.596
CORE_L2MPKI_38	1.596
CORE_L2MPKI_39	1.596
CORE_L2MPKI_40	1.596
CORE_L2MPKI_41	1.596
CORE_L2MPKI_42	1.596
CORE_L2MPKI_43	1.596
CORE_L2MPKI_44	1.596
CORE_L2MPKI_45	1.596
CORE_L2MPKI_46	1.596
CORE_L2MPKI_47	1.596
CORE_L2MPKI_48	1.596
CORE_L2MPKI_49	1.596
CORE_L2MPKI_50	1.596
CORE_L2MPKI_51	1.596
CORE_L2MPKI_52	1.596
CORE_L2MPKI_53	1.596
CORE_L2MPKI_54	1.596
CORE_L2MPKI_55	1.596
CORE_L2MPKI_56	1.596
CORE_L2MPKI_57	1.596
CORE_L2MPKI_58	1.596
CORE_L2MPKI_59	1.596
Avg_MPKI_Stream1= 45.014
Avg_MPKI_Stream2= 1.596
Avg_MPKI_Stream3= 1.596
MISSES-CORES
CORE_MISSES_0	49720
CORE_MISSES_1	60559
CORE_MISSES_2	60019
CORE_MISSES_3	61814
CORE_MISSES_4	62406
CORE_MISSES_5	64256
CORE_MISSES_6	55342
CORE_MISSES_7	64894
CORE_MISSES_8	54009
CORE_MISSES_9	56005
CORE_MISSES_10	76201
CORE_MISSES_11	78140
CORE_MISSES_12	80680
CORE_MISSES_13	76162
CORE_MISSES_14	82022
CORE_MISSES_15	78821
CORE_MISSES_16	80080
CORE_MISSES_17	77480
CORE_MISSES_18	78800
CORE_MISSES_19	78160
CORE_MISSES_20	78145
CORE_MISSES_21	78160
CORE_MISSES_22	77482
CORE_MISSES_23	76100
CORE_MISSES_24	76162
CORE_MISSES_25	77482
CORE_MISSES_26	79420
CORE_MISSES_27	78760
CORE_MISSES_28	78100
CORE_MISSES_29	76160
CORE_MISSES_30	76551
CORE_MISSES_31	75325
CORE_MISSES_32	75027
CORE_MISSES_33	75375
CORE_MISSES_34	74714
CORE_MISSES_35	74972
CORE_MISSES_36	76050
CORE_MISSES_37	74109
CORE_MISSES_38	75906
CORE_MISSES_39	73452
CORE_MISSES_40	75007
CORE_MISSES_41	73895
CORE_MISSES_42	73503
CORE_MISSES_43	74787
CORE_MISSES_44	75364
CORE_MISSES_45	75931
CORE_MISSES_46	73390
CORE_MISSES_47	77374
CORE_MISSES_48	75920
CORE_MISSES_49	70583
CORE_MISSES_50	74538
CORE_MISSES_51	74271
CORE_MISSES_52	72722
CORE_MISSES_53	75303
CORE_MISSES_54	73738
CORE_MISSES_55	74561
CORE_MISSES_56	77475
CORE_MISSES_57	75129
CORE_MISSES_58	72244
CORE_MISSES_59	73946
L2_MISSES = 4392703
L2_total_cache_accesses = 4472440
L2_total_cache_misses = 4392703
L2_total_cache_miss_rate = 0.9822
L2_total_cache_pending_hits = 5590
L2_total_cache_reservation_fails = 4784906
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 72014
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5323
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2871564
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3134915
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1521009
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1632012
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2077
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 264
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 129
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 17879
L2_cache_data_port_util = 0.027
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=14290387
icnt_total_pkts_simt_to_mem=11233078
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       1.3271
gpu_ipc_2 =     190.9411
gpu_ipc_3 =     274.9860
gpu_tot_sim_cycle_stream_1 = 6152111
gpu_tot_sim_cycle_stream_2 = 6152111
gpu_tot_sim_cycle_stream_3 = 6144571
gpu_sim_insn_1 = 8164640
gpu_sim_insn_2 = 1174690560
gpu_sim_insn_3 = 1689671232
gpu_sim_cycle = 6152112
gpu_sim_insn = 2872526432
gpu_ipc =     466.9171
gpu_tot_sim_cycle = 6152112
gpu_tot_sim_insn = 2872526432
gpu_tot_ipc =     466.9171
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 28410115
gpu_stall_icnt2sh    = 108194
gpu_total_sim_rate=257741

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 45400749
	L1I_total_cache_misses = 38733
	L1I_total_cache_miss_rate = 0.0009
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 52279
L1D_cache:
	L1D_cache_core[0]: Access = 88, Miss = 88, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 414
	L1D_cache_core[1]: Access = 94, Miss = 94, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 526
	L1D_cache_core[2]: Access = 84, Miss = 84, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 470
	L1D_cache_core[3]: Access = 88, Miss = 88, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 436
	L1D_cache_core[4]: Access = 88, Miss = 88, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 487
	L1D_cache_core[5]: Access = 98, Miss = 98, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 546
	L1D_cache_core[6]: Access = 88, Miss = 88, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[7]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 507
	L1D_cache_core[8]: Access = 88, Miss = 88, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 528
	L1D_cache_core[9]: Access = 92, Miss = 92, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 566
	L1D_cache_core[10]: Access = 91840, Miss = 91840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5494865
	L1D_cache_core[11]: Access = 93120, Miss = 93120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5515582
	L1D_cache_core[12]: Access = 97620, Miss = 97620, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5529614
	L1D_cache_core[13]: Access = 91140, Miss = 91140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5546339
	L1D_cache_core[14]: Access = 97000, Miss = 97000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5515516
	L1D_cache_core[15]: Access = 95100, Miss = 95100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5495432
	L1D_cache_core[16]: Access = 96340, Miss = 96340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5528582
	L1D_cache_core[17]: Access = 93100, Miss = 93100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5547265
	L1D_cache_core[18]: Access = 94420, Miss = 94420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5487705
	L1D_cache_core[19]: Access = 93780, Miss = 93780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5536112
	L1D_cache_core[20]: Access = 92480, Miss = 92480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5540516
	L1D_cache_core[21]: Access = 93780, Miss = 93780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5553652
	L1D_cache_core[22]: Access = 93760, Miss = 93760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5502437
	L1D_cache_core[23]: Access = 93000, Miss = 93000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5552488
	L1D_cache_core[24]: Access = 92420, Miss = 92420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5568618
	L1D_cache_core[25]: Access = 91820, Miss = 91820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5541575
	L1D_cache_core[26]: Access = 95040, Miss = 95040, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5572181
	L1D_cache_core[27]: Access = 94380, Miss = 94380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5513607
	L1D_cache_core[28]: Access = 93720, Miss = 93720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5564766
	L1D_cache_core[29]: Access = 91140, Miss = 91140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5549566
	L1D_cache_core[30]: Access = 91705, Miss = 91705, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5483526
	L1D_cache_core[31]: Access = 89499, Miss = 89499, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5449328
	L1D_cache_core[32]: Access = 91318, Miss = 91318, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5441592
	L1D_cache_core[33]: Access = 90921, Miss = 90921, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5478930
	L1D_cache_core[34]: Access = 89474, Miss = 89474, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5380778
	L1D_cache_core[35]: Access = 90855, Miss = 90855, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5457074
	L1D_cache_core[36]: Access = 91517, Miss = 91517, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5449401
	L1D_cache_core[37]: Access = 89010, Miss = 89010, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5395953
	L1D_cache_core[38]: Access = 90759, Miss = 90759, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5368599
	L1D_cache_core[39]: Access = 88974, Miss = 88974, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5414620
	L1D_cache_core[40]: Access = 89693, Miss = 89693, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5430618
	L1D_cache_core[41]: Access = 89318, Miss = 89318, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5505939
	L1D_cache_core[42]: Access = 88271, Miss = 88271, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5438690
	L1D_cache_core[43]: Access = 89321, Miss = 89321, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5532921
	L1D_cache_core[44]: Access = 90577, Miss = 90577, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5540161
	L1D_cache_core[45]: Access = 90735, Miss = 90735, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5378894
	L1D_cache_core[46]: Access = 88419, Miss = 88419, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5406611
	L1D_cache_core[47]: Access = 92845, Miss = 92845, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5366752
	L1D_cache_core[48]: Access = 91771, Miss = 91771, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5424205
	L1D_cache_core[49]: Access = 85371, Miss = 85371, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5418751
	L1D_cache_core[50]: Access = 89148, Miss = 89148, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5474015
	L1D_cache_core[51]: Access = 89280, Miss = 89280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5481795
	L1D_cache_core[52]: Access = 87205, Miss = 87205, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5456947
	L1D_cache_core[53]: Access = 90072, Miss = 90072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5448572
	L1D_cache_core[54]: Access = 87959, Miss = 87959, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5415969
	L1D_cache_core[55]: Access = 90317, Miss = 90317, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5390277
	L1D_cache_core[56]: Access = 93140, Miss = 93140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5403214
	L1D_cache_core[57]: Access = 91533, Miss = 91533, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5398925
	L1D_cache_core[58]: Access = 88765, Miss = 88765, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5387290
	L1D_cache_core[59]: Access = 89462, Miss = 89462, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5458995
	L1D_total_cache_accesses = 4573138
	L1D_total_cache_misses = 4573138
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 273740789
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.007
L1C_cache:
	L1C_total_cache_accesses = 227618
	L1C_total_cache_misses = 1120
	L1C_total_cache_miss_rate = 0.0049
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2744636
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 221110786
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 226498
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1828502
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 52630003
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 45362016
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 38733
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 52279
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1262, 664, 1262, 642, 1262, 640, 1262, 631, 1262, 631, 1262, 631, 1262, 631, 1262, 631, 661, 631, 661, 631, 631, 631, 631, 413, 631, 336, 631, 209, 631, 114, 631, 70, 
gpgpu_n_tot_thrd_icount = 2874350336
gpgpu_n_tot_w_icount = 89823448
gpgpu_n_stall_shd_mem = 335219627
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3564388
gpgpu_n_mem_write_global = 1828402
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 88640736
gpgpu_n_store_insn = 58512256
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7283776
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 335219627
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:512356806	W0_Idle:50117953	W0_Scoreboard:85954395	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:89824286
Warp Occupancy Distribution:
Stall:179707024	W0_Idle:29944100	W0_Scoreboard:17694532	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:18738824
Warp Occupancy Distribution:
Stall:167171228	W0_Idle:9359069	W0_Scoreboard:33595576	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:35958607
warp_utilization0: 0.121671
warp_utilization1: 0.076148
warp_utilization2: 0.146123
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 21956128 {8:2744516,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 248662672 {136:1828402,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 33135136 {40:814795,72:2299,136:2778,}
traffic_breakdown_coretomem[INST_ACC_R] = 22640 {8:2830,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 373204536 {136:2744151,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 14625464 {8:1828183,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 33127344 {40:814602,72:2298,136:2778,}
traffic_breakdown_memtocore[INST_ACC_R] = 384880 {136:2830,}
maxmrqlatency = 1225 
maxdqlatency = 0 
maxmflatency = 7368 
averagemflatency = 1430 
averagemflatency_1 = 1324 
averagemflatency_2= 1472 
averagemflatency_3 = 1491 
averagemrqlatency_1 = 61 
averagemrqlatency_2 = 73 
averagemrqlatency_3 = 72 
max_icnt2mem_latency = 6968 
max_icnt2sh_latency = 6152111 
mrq_lat_table:2169588 	64546 	107407 	244783 	733041 	1255418 	1686817 	1279355 	312583 	5232 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8833 	126538 	1263448 	3217739 	772532 	2981 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	23402 	29526 	113517 	234633 	283428 	747293 	2028617 	1781561 	152089 	1299 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3091233 	470344 	2267 	44 	0 	0 	0 	0 	0 	1418 	2404 	5109 	9655 	19265 	41529 	82620 	162155 	314404 	624851 	564773 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	4 	492 	11806 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        30        20        26        28        30        24        30        20        32        12        18        20        32 
dram[1]:        30        32        32        22        20        22        28        24        20        28        18        28        14        26        20        34 
dram[2]:        32        32        28        20        20        24        22        26        18        20        30        18        22        16        32        24 
dram[3]:        28        32        40        22        20        22        20        26        16        36        30        16        16        14        30        18 
dram[4]:        32        32        22        40        24        12        28        20        22        16        18        32        20        16        32        28 
dram[5]:        32        32        22        22        24        24        24        18        22        26        22        28        28        16        32        22 
maximum service time to same row:
dram[0]:       938      1246      1407      1814      2419      2232      1729      1821      2207      2298      1822      1830      1797      2117      1916      2281 
dram[1]:      1144      1377      1201      1136      2161      1729      1735      1725      1986      2117      1819      1709      1800      1885      2323      1862 
dram[2]:      1122      1367      1113      1319      1704      2753      1699      1707      2509      2040      1760      1735      1747      1740      1979      2125 
dram[3]:      1343      1281      1710      1316      1704      1784      1697      1720      2226      1898      1758      1732      1797      1745      1970      2163 
dram[4]:      1183      1152      1199      1491      2086      1774      1710      1738      2143      2125      1719      1732      1709      1764      2141      1857 
dram[5]:      1493      1162      1412      1238      1691      1766      1710      1755      1887      1863      1713      1737      1707      1769      1934      1832 
average row accesses per activate:
dram[0]:  1.339980  1.351321  1.358152  1.369290  1.345604  1.354979  1.351655  1.359266  1.342466  1.354005  1.347929  1.352491  1.347777  1.361685  1.352228  1.361255 
dram[1]:  1.351300  1.362797  1.354757  1.364548  1.351392  1.354056  1.353405  1.355910  1.346360  1.348783  1.352693  1.357769  1.354159  1.357064  1.357332  1.357525 
dram[2]:  1.354322  1.350339  1.366698  1.361210  1.350461  1.335045  1.358089  1.352695  1.351797  1.349540  1.350952  1.346728  1.353639  1.345817  1.364319  1.351484 
dram[3]:  1.363128  1.357572  1.360917  1.360897  1.352846  1.346305  1.360306  1.349913  1.351887  1.346669  1.349278  1.351710  1.353132  1.357706  1.355527  1.351975 
dram[4]:  1.347771  1.362702  1.351945  1.369196  1.351475  1.348356  1.352297  1.362297  1.347093  1.358515  1.331036  1.353436  1.352809  1.362254  1.350343  1.355800 
dram[5]:  1.357188  1.357929  1.357997  1.359779  1.353756  1.351131  1.357095  1.351110  1.347327  1.350869  1.349511  1.357614  1.351007  1.357905  1.359231  1.355418 
average row locality = 7858782/5805174 = 1.353755
average row locality_1 = 2790932/2319043 = 1.203484
average row locality_2 = 2574665/1775333 = 1.450243
average row locality_3 = 2493185/1710798 = 1.457323
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     57325     55290     54983     53771     56216     54914     56397     55524     56672     54767     55913     55290     56489     54751     55798     54748 
dram[1]:     54757     53694     54713     53765     54832     54681     55175     55219     55397     55078     54846     54514     54898     54731     54806     54735 
dram[2]:     55007     55786     53937     54858     55700     59007     55317     56897     55111     55632     55170     56111     55584     57047     54282     56376 
dram[3]:     53674     54283     54193     54065     54807     56020     54536     56111     54590     55237     55099     54677     55081     54506     54847     55284 
dram[4]:     56040     54576     55595     53958     55808     56521     56515     54993     55748     54893     58698     55324     55632     54976     55989     55650 
dram[5]:     54389     54159     54516     54249     54635     55581     54944     55913     55291     54982     55001     54327     55467     54574     54493     55275 
total reads: 5302233
bank skew: 59007/53674 = 1.10
chip skew: 891822/875841 = 1.02
number of total write accesses:
dram[0]:     28693     26669     26319     25097     27604     26318     27781     26925     28051     26171     27327     26721     27863     26149     27195     26166 
dram[1]:     26146     25094     26083     25125     26261     26125     26574     26640     26801     26491     26275     25964     26296     26153     26227     26164 
dram[2]:     26362     27164     25285     26185     27090     30405     26700     28293     26497     27035     26595     27541     26969     28445     25681     27790 
dram[3]:     25063     25678     25569     25425     26243     27464     25937     27535     25996     26664     26531     26113     26482     25916     26265     26719 
dram[4]:     27418     25942     26955     25302     27205     27911     27919     26377     27144     26281     30126     26747     27026     26361     27396     27047 
dram[5]:     25779     25546     25874     25620     26080     27016     26366     27316     26706     26393     26442     25765     26885     25981     25916     26698 
total reads: 2556645
bank skew: 30405/25063 = 1.21
chip skew: 434037/418419 = 1.04
average mf latency per bank:
dram[0]:       1048       936      1047       947      1055       949      1055       956      1036       931      1043       935      1046       947      1062       958
dram[1]:        882       881       888       890       900       890       898       895       880       876       886       883       888       888       903       896
dram[2]:        974      1192       988      1204       985      1503       992      1209       975      1194       977      1194       985      1203      1000      1215
dram[3]:        883       940       882       946       893       961       896       950       881       934       882       941       887       949       897       958
dram[4]:       1053      1042      1052      1049      1063      1052      1069      1057      1050      1041      1074      1040      1058      1050      1070      1067
dram[5]:        895       903       901       909       906       914       909       917       892       898       896       906       900       909       916       922
maximum mf latency per bank:
dram[0]:       5552      4817      4745      5671      5253      5550      6080      4980      6287      4695      5953      6061      6229      4949      5812      5589
dram[1]:       5333      5077      5592      5266      5420      5751      6076      5026      5801      5332      4240      5235      5587      5776      5780      5532
dram[2]:       6097      6353      5130      6141      6012      7248      5936      6253      5735      6846      4889      7368      5884      7154      5220      6572
dram[3]:       5363      5446      5178      5869      5084      4622      5703      5853      5195      5114      5286      6150      6077      5146      4727      5563
dram[4]:       6237      5378      5645      4857      5167      5898      5298      5682      5428      5608      5891      4539      6376      5334      5779      5554
dram[5]:       4492      5509      4962      5545      4769      5882      5644      5720      5348      5385      4631      5057      5778      5203      5044      5243
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8120787 n_nop=3529947 n_act=975555 n_pre=975545 n_req=1193700 n_req_1=126589 n_req_2=437507 n_req_3=629604 n_rd=1777662 n_write=862078 bw_util=0.588 bw_util_1=0.06235 bw_util_2=0.2155 bw_util_3=0.3101 blp=10.112521 blp_1= 1.752673 blp_2= 3.612877 blp_3= 4.929265
 n_activity=8114288 dram_eff=0.5884 dram_eff_1=0.0624 dram_eff_2=0.2157 dram_eff_3=0.3104
bk0: 114646a 3189134i bk1: 110578a 3304121i bk2: 109962a 3255334i bk3: 107540a 3309521i bk4: 112428a 2854600i bk5: 109826a 2905442i bk6: 112792a 2587203i bk7: 111046a 2565678i bk8: 113344a 3248737i bk9: 109534a 3364610i bk10: 111826a 3126278i bk11: 110580a 3088377i bk12: 112978a 2832060i bk13: 109492a 2931676i bk14: 111596a 2661311i bk15: 109494a 2677631i 
bw_dist = 0.062	0.215	0.310	0.411	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.5008
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8120787 n_nop=3621925 n_act=955206 n_pre=955192 n_req=1180498 n_req_1=114074 n_req_2=437502 n_req_3=628922 n_rd=1751640 n_write=836824 bw_util=0.5815 bw_util_1=0.05619 bw_util_2=0.2155 bw_util_3=0.3098 blp=9.757874 blp_1= 1.710042 blp_2= 3.610236 blp_3= 4.888382
 n_activity=8097484 dram_eff=0.5831 dram_eff_1=0.05635 dram_eff_2=0.2161 dram_eff_3=0.3107
bk0: 109510a 3587276i bk1: 107384a 3589980i bk2: 109424a 3365075i bk3: 107530a 3380363i bk4: 109662a 3128785i bk5: 109362a 3032519i bk6: 110346a 2861651i bk7: 110436a 2732358i bk8: 110792a 3481316i bk9: 110154a 3390726i bk10: 109692a 3327545i bk11: 109020a 3279428i bk12: 109796a 3132553i bk13: 109456a 3045964i bk14: 109608a 2897775i bk15: 109468a 2792858i 
bw_dist = 0.056	0.215	0.310	0.416	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.5802
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8120787 n_nop=3508516 n_act=980308 n_pre=980292 n_req=1196580 n_req_1=129667 n_req_2=437502 n_req_3=629411 n_rd=1783614 n_write=868057 bw_util=0.5894 bw_util_1=0.06387 bw_util_2=0.2155 bw_util_3=0.31 blp=10.202642 blp_1= 1.789709 blp_2= 3.658477 blp_3= 4.953869
 n_activity=8118313 dram_eff=0.5896 dram_eff_1=0.06389 dram_eff_2=0.2156 dram_eff_3=0.3101
bk0: 110014a 3469929i bk1: 111572a 3231159i bk2: 107872a 3366743i bk3: 109710a 3139341i bk4: 111398a 2914842i bk5: 118014a 2329871i bk6: 110630a 2719892i bk7: 113794a 2362578i bk8: 110222a 3424849i bk9: 111258a 3244200i bk10: 110340a 3196507i bk11: 112222a 2942443i bk12: 111168a 2916532i bk13: 114092a 2583946i bk14: 108558a 2845258i bk15: 112750a 2422846i 
bw_dist = 0.064	0.215	0.310	0.410	0.000
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.7695
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8120787 n_nop=3612825 n_act=957403 n_pre=957393 n_req=1181551 n_req_1=115374 n_req_2=437502 n_req_3=628675 n_rd=1753990 n_write=839176 bw_util=0.582 bw_util_1=0.05683 bw_util_2=0.2155 bw_util_3=0.3097 blp=9.795117 blp_1= 1.718591 blp_2= 3.617680 blp_3= 4.888172
 n_activity=8098097 dram_eff=0.5836 dram_eff_1=0.05699 dram_eff_2=0.2161 dram_eff_3=0.3105
bk0: 107348a 3698967i bk1: 108564a 3504110i bk2: 108386a 3430012i bk3: 108130a 3335736i bk4: 109612a 3136448i bk5: 112038a 2845165i bk6: 109072a 2928526i bk7: 112222a 2604407i bk8: 109180a 3558181i bk9: 110472a 3381733i bk10: 110198a 3301180i bk11: 109350a 3245986i bk12: 110152a 3096937i bk13: 109010a 3059170i bk14: 109692a 2884732i bk15: 110564a 2692784i 
bw_dist = 0.057	0.215	0.310	0.415	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.7104
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8120787 n_nop=3515966 n_act=978368 n_pre=978353 n_req=1195712 n_req_1=128778 n_req_2=437500 n_req_3=629434 n_rd=1781804 n_write=866296 bw_util=0.589 bw_util_1=0.06343 bw_util_2=0.2155 bw_util_3=0.31 blp=10.170940 blp_1= 1.767582 blp_2= 3.624696 blp_3= 4.940679
 n_activity=8116575 dram_eff=0.5893 dram_eff_1=0.06346 dram_eff_2=0.2156 dram_eff_3=0.3102
bk0: 112080a 3328787i bk1: 109150a 3397000i bk2: 111182a 3163190i bk3: 107916a 3273032i bk4: 111616a 2909061i bk5: 113040a 2679219i bk6: 113026a 2557288i bk7: 109986a 2643001i bk8: 111494a 3367814i bk9: 109786a 3329693i bk10: 117396a 2741702i bk11: 110648a 3056261i bk12: 111264a 2917094i bk13: 109942a 2878327i bk14: 111978a 2622179i bk15: 111300a 2530289i 
bw_dist = 0.063	0.215	0.310	0.411	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.6708
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8120787 n_nop=3607869 n_act=958314 n_pre=958298 n_req=1182409 n_req_1=116089 n_req_2=437506 n_req_3=628814 n_rd=1755550 n_write=840756 bw_util=0.5824 bw_util_1=0.05718 bw_util_2=0.2155 bw_util_3=0.3097 blp=9.822245 blp_1= 1.715401 blp_2= 3.616183 blp_3= 4.902256
 n_activity=8097318 dram_eff=0.5841 dram_eff_1=0.05734 dram_eff_2=0.2161 dram_eff_3=0.3106
bk0: 108773a 3596285i bk1: 108318a 3508952i bk2: 109026a 3368377i bk3: 108494a 3304869i bk4: 109268a 3133697i bk5: 111158a 2905470i bk6: 109886a 2862230i bk7: 111824a 2622087i bk8: 110581a 3479622i bk9: 109964a 3409814i bk10: 110002a 3291228i bk11: 108644a 3285697i bk12: 110934a 3035423i bk13: 109148a 3050113i bk14: 108982a 2941849i bk15: 110548a 2699681i 
bw_dist = 0.057	0.215	0.310	0.415	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.715

========= L2 cache stats =========
L2_cache_bank[0]: Access = 458799, Miss = 449810, Miss_rate = 0.980, Pending_hits = 937, Reservation_fails = 507645
L2_cache_bank[1]: Access = 444843, Miss = 439075, Miss_rate = 0.987, Pending_hits = 447, Reservation_fails = 444080
L2_cache_bank[2]: Access = 445013, Miss = 439447, Miss_rate = 0.987, Pending_hits = 453, Reservation_fails = 426938
L2_cache_bank[3]: Access = 441470, Miss = 436437, Miss_rate = 0.989, Pending_hits = 327, Reservation_fails = 454533
L2_cache_bank[4]: Access = 445251, Miss = 440129, Miss_rate = 0.988, Pending_hits = 429, Reservation_fails = 324098
L2_cache_bank[5]: Access = 474573, Miss = 451738, Miss_rate = 0.952, Pending_hits = 694, Reservation_fails = 633425
L2_cache_bank[6]: Access = 441663, Miss = 436844, Miss_rate = 0.989, Pending_hits = 348, Reservation_fails = 418549
L2_cache_bank[7]: Access = 447626, Miss = 440199, Miss_rate = 0.983, Pending_hits = 505, Reservation_fails = 530725
L2_cache_bank[8]: Access = 458920, Miss = 450041, Miss_rate = 0.981, Pending_hits = 836, Reservation_fails = 481858
L2_cache_bank[9]: Access = 447405, Miss = 440907, Miss_rate = 0.985, Pending_hits = 456, Reservation_fails = 418356
L2_cache_bank[10]: Access = 444011, Miss = 438750, Miss_rate = 0.988, Pending_hits = 465, Reservation_fails = 421870
L2_cache_bank[11]: Access = 445660, Miss = 439077, Miss_rate = 0.985, Pending_hits = 503, Reservation_fails = 477146
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 458799, Miss = 449810 (0.98), PendingHit = 937 (0.00204)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 444843, Miss = 439075 (0.987), PendingHit = 447 (0.001)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 445013, Miss = 439447 (0.987), PendingHit = 453 (0.00102)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 441470, Miss = 436437 (0.989), PendingHit = 327 (0.000741)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 445251, Miss = 440129 (0.988), PendingHit = 429 (0.000964)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 474573, Miss = 451738 (0.952), PendingHit = 694 (0.00146)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 441663, Miss = 436844 (0.989), PendingHit = 348 (0.000788)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 447626, Miss = 440199 (0.983), PendingHit = 505 (0.00113)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 458920, Miss = 450041 (0.981), PendingHit = 836 (0.00182)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 447405, Miss = 440907 (0.985), PendingHit = 456 (0.00102)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 444011, Miss = 438750 (0.988), PendingHit = 465 (0.00105)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 445660, Miss = 439077 (0.985), PendingHit = 503 (0.00113)
L2 Cache Total Miss Rate = 0.983
Stream 1: L2 Cache Miss Rate = 0.949
Stream 2: L2 Cache Miss Rate = 0.999
Stream 3: L2 Cache Miss Rate = 0.974
Stream 1: Accesses  = 1764260
Stream 1: Misses  = 1674079
Stream 2: Accesses  = 1836504
Stream 2: Misses  = 1835475
Stream 3: Accesses  = 3558730
Stream 3: Misses  = 3466979
Stream 1+2: Accesses  = 3600764
Stream 1+2: Misses  = 3509554
Stream 1+2+3: Accesses  = 7159494
Stream 1+2+3: Misses  = 6976533
Total Accesses  = 5395234
MPKI-CORES
CORE_L2MPKI_0	85.813
CORE_L2MPKI_1	91.125
CORE_L2MPKI_2	92.457
CORE_L2MPKI_3	90.204
CORE_L2MPKI_4	91.172
CORE_L2MPKI_5	90.740
CORE_L2MPKI_6	86.335
CORE_L2MPKI_7	89.599
CORE_L2MPKI_8	89.336
CORE_L2MPKI_9	87.541
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	1.596
CORE_L2MPKI_21	1.596
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.596
CORE_L2MPKI_25	1.596
CORE_L2MPKI_26	1.596
CORE_L2MPKI_27	1.596
CORE_L2MPKI_28	1.596
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	1.596
CORE_L2MPKI_31	1.596
CORE_L2MPKI_32	1.596
CORE_L2MPKI_33	1.596
CORE_L2MPKI_34	1.596
CORE_L2MPKI_35	1.596
CORE_L2MPKI_36	1.596
CORE_L2MPKI_37	1.596
CORE_L2MPKI_38	1.596
CORE_L2MPKI_39	1.596
CORE_L2MPKI_40	1.596
CORE_L2MPKI_41	1.596
CORE_L2MPKI_42	1.596
CORE_L2MPKI_43	1.596
CORE_L2MPKI_44	1.596
CORE_L2MPKI_45	1.596
CORE_L2MPKI_46	1.596
CORE_L2MPKI_47	1.596
CORE_L2MPKI_48	1.596
CORE_L2MPKI_49	1.596
CORE_L2MPKI_50	1.596
CORE_L2MPKI_51	1.596
CORE_L2MPKI_52	1.596
CORE_L2MPKI_53	1.596
CORE_L2MPKI_54	1.596
CORE_L2MPKI_55	1.596
CORE_L2MPKI_56	1.596
CORE_L2MPKI_57	1.596
CORE_L2MPKI_58	1.596
CORE_L2MPKI_59	1.596
Avg_MPKI_Stream1= 45.514
Avg_MPKI_Stream2= 1.596
Avg_MPKI_Stream3= 1.596
MISSES-CORES
CORE_MISSES_0	63861
CORE_MISSES_1	75475
CORE_MISSES_2	73495
CORE_MISSES_3	76585
CORE_MISSES_4	76806
CORE_MISSES_5	78658
CORE_MISSES_6	69217
CORE_MISSES_7	78308
CORE_MISSES_8	67601
CORE_MISSES_9	70607
CORE_MISSES_10	91841
CORE_MISSES_11	93120
CORE_MISSES_12	97620
CORE_MISSES_13	91142
CORE_MISSES_14	97002
CORE_MISSES_15	95101
CORE_MISSES_16	96340
CORE_MISSES_17	93100
CORE_MISSES_18	94420
CORE_MISSES_19	93780
CORE_MISSES_20	92485
CORE_MISSES_21	93780
CORE_MISSES_22	93763
CORE_MISSES_23	93000
CORE_MISSES_24	92422
CORE_MISSES_25	91822
CORE_MISSES_26	95041
CORE_MISSES_27	94380
CORE_MISSES_28	93720
CORE_MISSES_29	91140
CORE_MISSES_30	91699
CORE_MISSES_31	89489
CORE_MISSES_32	91302
CORE_MISSES_33	90919
CORE_MISSES_34	89462
CORE_MISSES_35	90838
CORE_MISSES_36	91507
CORE_MISSES_37	89003
CORE_MISSES_38	90742
CORE_MISSES_39	88961
CORE_MISSES_40	89686
CORE_MISSES_41	89303
CORE_MISSES_42	88264
CORE_MISSES_43	89298
CORE_MISSES_44	90566
CORE_MISSES_45	90720
CORE_MISSES_46	88410
CORE_MISSES_47	92834
CORE_MISSES_48	91748
CORE_MISSES_49	85350
CORE_MISSES_50	89134
CORE_MISSES_51	89267
CORE_MISSES_52	87190
CORE_MISSES_53	90051
CORE_MISSES_54	87942
CORE_MISSES_55	90301
CORE_MISSES_56	93122
CORE_MISSES_57	91519
CORE_MISSES_58	88748
CORE_MISSES_59	89447
L2_MISSES = 5302454
L2_total_cache_accesses = 5395234
L2_total_cache_misses = 5302454
L2_total_cache_miss_rate = 0.9828
L2_total_cache_pending_hits = 6400
L2_total_cache_reservation_fails = 5539223
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 83948
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6094
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3474019
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3634130
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1828283
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1884100
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2376
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 303
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 151
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 20893
L2_cache_data_port_util = 0.028
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=17213256
icnt_total_pkts_simt_to_mem=13539793
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       1.3271
gpu_ipc_2 =     190.9411
gpu_ipc_3 =     274.9860
gpu_tot_sim_cycle_stream_1 = 6152111
gpu_tot_sim_cycle_stream_2 = 6152111
gpu_tot_sim_cycle_stream_3 = 6144571
gpu_sim_insn_1 = 8164640
gpu_sim_insn_2 = 1174690560
gpu_sim_insn_3 = 1689671232
gpu_sim_cycle = 6152112
gpu_sim_insn = 2872526432
gpu_ipc =     466.9171
gpu_tot_sim_cycle = 6152112
gpu_tot_sim_insn = 2872526432
gpu_tot_ipc =     466.9171
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 28410115
gpu_stall_icnt2sh    = 108194
gpu_total_sim_rate=257741

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 45400749
	L1I_total_cache_misses = 38733
	L1I_total_cache_miss_rate = 0.0009
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 52279
L1D_cache:
	L1D_cache_core[0]: Access = 88, Miss = 88, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 414
	L1D_cache_core[1]: Access = 94, Miss = 94, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 526
	L1D_cache_core[2]: Access = 84, Miss = 84, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 470
	L1D_cache_core[3]: Access = 88, Miss = 88, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 436
	L1D_cache_core[4]: Access = 88, Miss = 88, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 487
	L1D_cache_core[5]: Access = 98, Miss = 98, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 546
	L1D_cache_core[6]: Access = 88, Miss = 88, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[7]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 507
	L1D_cache_core[8]: Access = 88, Miss = 88, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 528
	L1D_cache_core[9]: Access = 92, Miss = 92, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 566
	L1D_cache_core[10]: Access = 91840, Miss = 91840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5494865
	L1D_cache_core[11]: Access = 93120, Miss = 93120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5515582
	L1D_cache_core[12]: Access = 97620, Miss = 97620, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5529614
	L1D_cache_core[13]: Access = 91140, Miss = 91140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5546339
	L1D_cache_core[14]: Access = 97000, Miss = 97000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5515516
	L1D_cache_core[15]: Access = 95100, Miss = 95100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5495432
	L1D_cache_core[16]: Access = 96340, Miss = 96340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5528582
	L1D_cache_core[17]: Access = 93100, Miss = 93100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5547265
	L1D_cache_core[18]: Access = 94420, Miss = 94420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5487705
	L1D_cache_core[19]: Access = 93780, Miss = 93780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5536112
	L1D_cache_core[20]: Access = 92480, Miss = 92480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5540516
	L1D_cache_core[21]: Access = 93780, Miss = 93780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5553652
	L1D_cache_core[22]: Access = 93760, Miss = 93760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5502437
	L1D_cache_core[23]: Access = 93000, Miss = 93000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5552488
	L1D_cache_core[24]: Access = 92420, Miss = 92420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5568618
	L1D_cache_core[25]: Access = 91820, Miss = 91820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5541575
	L1D_cache_core[26]: Access = 95040, Miss = 95040, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5572181
	L1D_cache_core[27]: Access = 94380, Miss = 94380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5513607
	L1D_cache_core[28]: Access = 93720, Miss = 93720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5564766
	L1D_cache_core[29]: Access = 91140, Miss = 91140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5549566
	L1D_cache_core[30]: Access = 91705, Miss = 91705, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5483526
	L1D_cache_core[31]: Access = 89499, Miss = 89499, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5449328
	L1D_cache_core[32]: Access = 91318, Miss = 91318, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5441592
	L1D_cache_core[33]: Access = 90921, Miss = 90921, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5478930
	L1D_cache_core[34]: Access = 89474, Miss = 89474, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5380778
	L1D_cache_core[35]: Access = 90855, Miss = 90855, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5457074
	L1D_cache_core[36]: Access = 91517, Miss = 91517, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5449401
	L1D_cache_core[37]: Access = 89010, Miss = 89010, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5395953
	L1D_cache_core[38]: Access = 90759, Miss = 90759, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5368599
	L1D_cache_core[39]: Access = 88974, Miss = 88974, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5414620
	L1D_cache_core[40]: Access = 89693, Miss = 89693, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5430618
	L1D_cache_core[41]: Access = 89318, Miss = 89318, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5505939
	L1D_cache_core[42]: Access = 88271, Miss = 88271, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5438690
	L1D_cache_core[43]: Access = 89321, Miss = 89321, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5532921
	L1D_cache_core[44]: Access = 90577, Miss = 90577, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5540161
	L1D_cache_core[45]: Access = 90735, Miss = 90735, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5378894
	L1D_cache_core[46]: Access = 88419, Miss = 88419, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5406611
	L1D_cache_core[47]: Access = 92845, Miss = 92845, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5366752
	L1D_cache_core[48]: Access = 91771, Miss = 91771, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5424205
	L1D_cache_core[49]: Access = 85371, Miss = 85371, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5418751
	L1D_cache_core[50]: Access = 89148, Miss = 89148, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5474015
	L1D_cache_core[51]: Access = 89280, Miss = 89280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5481795
	L1D_cache_core[52]: Access = 87205, Miss = 87205, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5456947
	L1D_cache_core[53]: Access = 90072, Miss = 90072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5448572
	L1D_cache_core[54]: Access = 87959, Miss = 87959, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5415969
	L1D_cache_core[55]: Access = 90317, Miss = 90317, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5390277
	L1D_cache_core[56]: Access = 93140, Miss = 93140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5403214
	L1D_cache_core[57]: Access = 91533, Miss = 91533, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5398925
	L1D_cache_core[58]: Access = 88765, Miss = 88765, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5387290
	L1D_cache_core[59]: Access = 89462, Miss = 89462, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5458995
	L1D_total_cache_accesses = 4573138
	L1D_total_cache_misses = 4573138
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 273740789
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.007
L1C_cache:
	L1C_total_cache_accesses = 227618
	L1C_total_cache_misses = 1120
	L1C_total_cache_miss_rate = 0.0049
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2744636
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 221110786
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 226498
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1828502
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 52630003
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 45362016
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 38733
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 52279
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1262, 664, 1262, 642, 1262, 640, 1262, 631, 1262, 631, 1262, 631, 1262, 631, 1262, 631, 661, 631, 661, 631, 631, 631, 631, 413, 631, 336, 631, 209, 631, 114, 631, 70, 
gpgpu_n_tot_thrd_icount = 2874350336
gpgpu_n_tot_w_icount = 89823448
gpgpu_n_stall_shd_mem = 335219627
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3564388
gpgpu_n_mem_write_global = 1828402
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 88640736
gpgpu_n_store_insn = 58512256
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7283776
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 335219627
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:512356806	W0_Idle:50117953	W0_Scoreboard:85954395	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:89824286
Warp Occupancy Distribution:
Stall:179707024	W0_Idle:29944100	W0_Scoreboard:17694532	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:18738824
Warp Occupancy Distribution:
Stall:167171228	W0_Idle:9359069	W0_Scoreboard:33595576	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:35958607
warp_utilization0: 0.121671
warp_utilization1: 0.076148
warp_utilization2: 0.146123
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 21956128 {8:2744516,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 248662672 {136:1828402,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 33135136 {40:814795,72:2299,136:2778,}
traffic_breakdown_coretomem[INST_ACC_R] = 22640 {8:2830,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 373204536 {136:2744151,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 14625464 {8:1828183,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 33127344 {40:814602,72:2298,136:2778,}
traffic_breakdown_memtocore[INST_ACC_R] = 384880 {136:2830,}
maxmrqlatency = 1225 
maxdqlatency = 0 
maxmflatency = 7368 
averagemflatency = 1430 
averagemflatency_1 = 1324 
averagemflatency_2= 1472 
averagemflatency_3 = 1491 
averagemrqlatency_1 = 61 
averagemrqlatency_2 = 73 
averagemrqlatency_3 = 72 
max_icnt2mem_latency = 6968 
max_icnt2sh_latency = 6152111 
mrq_lat_table:2169588 	64546 	107407 	244783 	733041 	1255418 	1686817 	1279355 	312583 	5232 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8833 	126538 	1263448 	3217739 	772532 	2981 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	23402 	29526 	113517 	234633 	283428 	747293 	2028617 	1781561 	152089 	1299 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3091233 	470344 	2267 	44 	0 	0 	0 	0 	0 	1418 	2404 	5109 	9655 	19265 	41529 	82620 	162155 	314404 	624851 	564773 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	4 	492 	11806 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        30        20        26        28        30        24        30        20        32        12        18        20        32 
dram[1]:        30        32        32        22        20        22        28        24        20        28        18        28        14        26        20        34 
dram[2]:        32        32        28        20        20        24        22        26        18        20        30        18        22        16        32        24 
dram[3]:        28        32        40        22        20        22        20        26        16        36        30        16        16        14        30        18 
dram[4]:        32        32        22        40        24        12        28        20        22        16        18        32        20        16        32        28 
dram[5]:        32        32        22        22        24        24        24        18        22        26        22        28        28        16        32        22 
maximum service time to same row:
dram[0]:       938      1246      1407      1814      2419      2232      1729      1821      2207      2298      1822      1830      1797      2117      1916      2281 
dram[1]:      1144      1377      1201      1136      2161      1729      1735      1725      1986      2117      1819      1709      1800      1885      2323      1862 
dram[2]:      1122      1367      1113      1319      1704      2753      1699      1707      2509      2040      1760      1735      1747      1740      1979      2125 
dram[3]:      1343      1281      1710      1316      1704      1784      1697      1720      2226      1898      1758      1732      1797      1745      1970      2163 
dram[4]:      1183      1152      1199      1491      2086      1774      1710      1738      2143      2125      1719      1732      1709      1764      2141      1857 
dram[5]:      1493      1162      1412      1238      1691      1766      1710      1755      1887      1863      1713      1737      1707      1769      1934      1832 
average row accesses per activate:
dram[0]:  1.339980  1.351321  1.358152  1.369290  1.345604  1.354979  1.351655  1.359266  1.342466  1.354005  1.347929  1.352491  1.347777  1.361685  1.352228  1.361255 
dram[1]:  1.351300  1.362797  1.354757  1.364548  1.351392  1.354056  1.353405  1.355910  1.346360  1.348783  1.352693  1.357769  1.354159  1.357064  1.357332  1.357525 
dram[2]:  1.354322  1.350339  1.366698  1.361210  1.350461  1.335045  1.358089  1.352695  1.351797  1.349540  1.350952  1.346728  1.353639  1.345817  1.364319  1.351484 
dram[3]:  1.363128  1.357572  1.360917  1.360897  1.352846  1.346305  1.360306  1.349913  1.351887  1.346669  1.349278  1.351710  1.353132  1.357706  1.355527  1.351975 
dram[4]:  1.347771  1.362702  1.351945  1.369196  1.351475  1.348356  1.352297  1.362297  1.347093  1.358515  1.331036  1.353436  1.352809  1.362254  1.350343  1.355800 
dram[5]:  1.357188  1.357929  1.357997  1.359779  1.353756  1.351131  1.357095  1.351110  1.347327  1.350869  1.349511  1.357614  1.351007  1.357905  1.359231  1.355418 
average row locality = 7858782/5805174 = 1.353755
average row locality_1 = 2790932/2319043 = 1.203484
average row locality_2 = 2574665/1775333 = 1.450243
average row locality_3 = 2493185/1710798 = 1.457323
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     57325     55290     54983     53771     56216     54914     56397     55524     56672     54767     55913     55290     56489     54751     55798     54748 
dram[1]:     54757     53694     54713     53765     54832     54681     55175     55219     55397     55078     54846     54514     54898     54731     54806     54735 
dram[2]:     55007     55786     53937     54858     55700     59007     55317     56897     55111     55632     55170     56111     55584     57047     54282     56376 
dram[3]:     53674     54283     54193     54065     54807     56020     54536     56111     54590     55237     55099     54677     55081     54506     54847     55284 
dram[4]:     56040     54576     55595     53958     55808     56521     56515     54993     55748     54893     58698     55324     55632     54976     55989     55650 
dram[5]:     54389     54159     54516     54249     54635     55581     54944     55913     55291     54982     55001     54327     55467     54574     54493     55275 
total reads: 5302233
bank skew: 59007/53674 = 1.10
chip skew: 891822/875841 = 1.02
number of total write accesses:
dram[0]:     28693     26669     26319     25097     27604     26318     27781     26925     28051     26171     27327     26721     27863     26149     27195     26166 
dram[1]:     26146     25094     26083     25125     26261     26125     26574     26640     26801     26491     26275     25964     26296     26153     26227     26164 
dram[2]:     26362     27164     25285     26185     27090     30405     26700     28293     26497     27035     26595     27541     26969     28445     25681     27790 
dram[3]:     25063     25678     25569     25425     26243     27464     25937     27535     25996     26664     26531     26113     26482     25916     26265     26719 
dram[4]:     27418     25942     26955     25302     27205     27911     27919     26377     27144     26281     30126     26747     27026     26361     27396     27047 
dram[5]:     25779     25546     25874     25620     26080     27016     26366     27316     26706     26393     26442     25765     26885     25981     25916     26698 
total reads: 2556645
bank skew: 30405/25063 = 1.21
chip skew: 434037/418419 = 1.04
average mf latency per bank:
dram[0]:       1048       936      1047       947      1055       949      1055       956      1036       931      1043       935      1046       947      1062       958
dram[1]:        882       881       888       890       900       890       898       895       880       876       886       883       888       888       903       896
dram[2]:        974      1192       988      1204       985      1503       992      1209       975      1194       977      1194       985      1203      1000      1215
dram[3]:        883       940       882       946       893       961       896       950       881       934       882       941       887       949       897       958
dram[4]:       1053      1042      1052      1049      1063      1052      1069      1057      1050      1041      1074      1040      1058      1050      1070      1067
dram[5]:        895       903       901       909       906       914       909       917       892       898       896       906       900       909       916       922
maximum mf latency per bank:
dram[0]:       5552      4817      4745      5671      5253      5550      6080      4980      6287      4695      5953      6061      6229      4949      5812      5589
dram[1]:       5333      5077      5592      5266      5420      5751      6076      5026      5801      5332      4240      5235      5587      5776      5780      5532
dram[2]:       6097      6353      5130      6141      6012      7248      5936      6253      5735      6846      4889      7368      5884      7154      5220      6572
dram[3]:       5363      5446      5178      5869      5084      4622      5703      5853      5195      5114      5286      6150      6077      5146      4727      5563
dram[4]:       6237      5378      5645      4857      5167      5898      5298      5682      5428      5608      5891      4539      6376      5334      5779      5554
dram[5]:       4492      5509      4962      5545      4769      5882      5644      5720      5348      5385      4631      5057      5778      5203      5044      5243
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8120787 n_nop=3529947 n_act=975555 n_pre=975545 n_req=1193700 n_req_1=126589 n_req_2=437507 n_req_3=629604 n_rd=1777662 n_write=862078 bw_util=0.588 bw_util_1=0.06235 bw_util_2=0.2155 bw_util_3=0.3101 blp=10.112521 blp_1= 1.752673 blp_2= 3.612877 blp_3= 4.929265
 n_activity=8114288 dram_eff=0.5884 dram_eff_1=0.0624 dram_eff_2=0.2157 dram_eff_3=0.3104
bk0: 114646a 3189134i bk1: 110578a 3304121i bk2: 109962a 3255334i bk3: 107540a 3309521i bk4: 112428a 2854600i bk5: 109826a 2905442i bk6: 112792a 2587203i bk7: 111046a 2565678i bk8: 113344a 3248737i bk9: 109534a 3364610i bk10: 111826a 3126278i bk11: 110580a 3088377i bk12: 112978a 2832060i bk13: 109492a 2931676i bk14: 111596a 2661311i bk15: 109494a 2677631i 
bw_dist = 0.062	0.215	0.310	0.411	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.5008
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8120787 n_nop=3621925 n_act=955206 n_pre=955192 n_req=1180498 n_req_1=114074 n_req_2=437502 n_req_3=628922 n_rd=1751640 n_write=836824 bw_util=0.5815 bw_util_1=0.05619 bw_util_2=0.2155 bw_util_3=0.3098 blp=9.757874 blp_1= 1.710042 blp_2= 3.610236 blp_3= 4.888382
 n_activity=8097484 dram_eff=0.5831 dram_eff_1=0.05635 dram_eff_2=0.2161 dram_eff_3=0.3107
bk0: 109510a 3587276i bk1: 107384a 3589980i bk2: 109424a 3365075i bk3: 107530a 3380363i bk4: 109662a 3128785i bk5: 109362a 3032519i bk6: 110346a 2861651i bk7: 110436a 2732358i bk8: 110792a 3481316i bk9: 110154a 3390726i bk10: 109692a 3327545i bk11: 109020a 3279428i bk12: 109796a 3132553i bk13: 109456a 3045964i bk14: 109608a 2897775i bk15: 109468a 2792858i 
bw_dist = 0.056	0.215	0.310	0.416	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.5802
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8120787 n_nop=3508516 n_act=980308 n_pre=980292 n_req=1196580 n_req_1=129667 n_req_2=437502 n_req_3=629411 n_rd=1783614 n_write=868057 bw_util=0.5894 bw_util_1=0.06387 bw_util_2=0.2155 bw_util_3=0.31 blp=10.202642 blp_1= 1.789709 blp_2= 3.658477 blp_3= 4.953869
 n_activity=8118313 dram_eff=0.5896 dram_eff_1=0.06389 dram_eff_2=0.2156 dram_eff_3=0.3101
bk0: 110014a 3469929i bk1: 111572a 3231159i bk2: 107872a 3366743i bk3: 109710a 3139341i bk4: 111398a 2914842i bk5: 118014a 2329871i bk6: 110630a 2719892i bk7: 113794a 2362578i bk8: 110222a 3424849i bk9: 111258a 3244200i bk10: 110340a 3196507i bk11: 112222a 2942443i bk12: 111168a 2916532i bk13: 114092a 2583946i bk14: 108558a 2845258i bk15: 112750a 2422846i 
bw_dist = 0.064	0.215	0.310	0.410	0.000
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.7695
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8120787 n_nop=3612825 n_act=957403 n_pre=957393 n_req=1181551 n_req_1=115374 n_req_2=437502 n_req_3=628675 n_rd=1753990 n_write=839176 bw_util=0.582 bw_util_1=0.05683 bw_util_2=0.2155 bw_util_3=0.3097 blp=9.795117 blp_1= 1.718591 blp_2= 3.617680 blp_3= 4.888172
 n_activity=8098097 dram_eff=0.5836 dram_eff_1=0.05699 dram_eff_2=0.2161 dram_eff_3=0.3105
bk0: 107348a 3698967i bk1: 108564a 3504110i bk2: 108386a 3430012i bk3: 108130a 3335736i bk4: 109612a 3136448i bk5: 112038a 2845165i bk6: 109072a 2928526i bk7: 112222a 2604407i bk8: 109180a 3558181i bk9: 110472a 3381733i bk10: 110198a 3301180i bk11: 109350a 3245986i bk12: 110152a 3096937i bk13: 109010a 3059170i bk14: 109692a 2884732i bk15: 110564a 2692784i 
bw_dist = 0.057	0.215	0.310	0.415	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.7104
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8120787 n_nop=3515966 n_act=978368 n_pre=978353 n_req=1195712 n_req_1=128778 n_req_2=437500 n_req_3=629434 n_rd=1781804 n_write=866296 bw_util=0.589 bw_util_1=0.06343 bw_util_2=0.2155 bw_util_3=0.31 blp=10.170940 blp_1= 1.767582 blp_2= 3.624696 blp_3= 4.940679
 n_activity=8116575 dram_eff=0.5893 dram_eff_1=0.06346 dram_eff_2=0.2156 dram_eff_3=0.3102
bk0: 112080a 3328787i bk1: 109150a 3397000i bk2: 111182a 3163190i bk3: 107916a 3273032i bk4: 111616a 2909061i bk5: 113040a 2679219i bk6: 113026a 2557288i bk7: 109986a 2643001i bk8: 111494a 3367814i bk9: 109786a 3329693i bk10: 117396a 2741702i bk11: 110648a 3056261i bk12: 111264a 2917094i bk13: 109942a 2878327i bk14: 111978a 2622179i bk15: 111300a 2530289i 
bw_dist = 0.063	0.215	0.310	0.411	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.6708
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8120787 n_nop=3607869 n_act=958314 n_pre=958298 n_req=1182409 n_req_1=116089 n_req_2=437506 n_req_3=628814 n_rd=1755550 n_write=840756 bw_util=0.5824 bw_util_1=0.05718 bw_util_2=0.2155 bw_util_3=0.3097 blp=9.822245 blp_1= 1.715401 blp_2= 3.616183 blp_3= 4.902256
 n_activity=8097318 dram_eff=0.5841 dram_eff_1=0.05734 dram_eff_2=0.2161 dram_eff_3=0.3106
bk0: 108773a 3596285i bk1: 108318a 3508952i bk2: 109026a 3368377i bk3: 108494a 3304869i bk4: 109268a 3133697i bk5: 111158a 2905470i bk6: 109886a 2862230i bk7: 111824a 2622087i bk8: 110581a 3479622i bk9: 109964a 3409814i bk10: 110002a 3291228i bk11: 108644a 3285697i bk12: 110934a 3035423i bk13: 109148a 3050113i bk14: 108982a 2941849i bk15: 110548a 2699681i 
bw_dist = 0.057	0.215	0.310	0.415	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.715

========= L2 cache stats =========
L2_cache_bank[0]: Access = 458799, Miss = 449810, Miss_rate = 0.980, Pending_hits = 937, Reservation_fails = 507645
L2_cache_bank[1]: Access = 444843, Miss = 439075, Miss_rate = 0.987, Pending_hits = 447, Reservation_fails = 444080
L2_cache_bank[2]: Access = 445013, Miss = 439447, Miss_rate = 0.987, Pending_hits = 453, Reservation_fails = 426938
L2_cache_bank[3]: Access = 441470, Miss = 436437, Miss_rate = 0.989, Pending_hits = 327, Reservation_fails = 454533
L2_cache_bank[4]: Access = 445251, Miss = 440129, Miss_rate = 0.988, Pending_hits = 429, Reservation_fails = 324098
L2_cache_bank[5]: Access = 474573, Miss = 451738, Miss_rate = 0.952, Pending_hits = 694, Reservation_fails = 633425
L2_cache_bank[6]: Access = 441663, Miss = 436844, Miss_rate = 0.989, Pending_hits = 348, Reservation_fails = 418549
L2_cache_bank[7]: Access = 447626, Miss = 440199, Miss_rate = 0.983, Pending_hits = 505, Reservation_fails = 530725
L2_cache_bank[8]: Access = 458920, Miss = 450041, Miss_rate = 0.981, Pending_hits = 836, Reservation_fails = 481858
L2_cache_bank[9]: Access = 447405, Miss = 440907, Miss_rate = 0.985, Pending_hits = 456, Reservation_fails = 418356
L2_cache_bank[10]: Access = 444011, Miss = 438750, Miss_rate = 0.988, Pending_hits = 465, Reservation_fails = 421870
L2_cache_bank[11]: Access = 445660, Miss = 439077, Miss_rate = 0.985, Pending_hits = 503, Reservation_fails = 477146
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 458799, Miss = 449810 (0.98), PendingHit = 937 (0.00204)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 444843, Miss = 439075 (0.987), PendingHit = 447 (0.001)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 445013, Miss = 439447 (0.987), PendingHit = 453 (0.00102)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 441470, Miss = 436437 (0.989), PendingHit = 327 (0.000741)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 445251, Miss = 440129 (0.988), PendingHit = 429 (0.000964)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 474573, Miss = 451738 (0.952), PendingHit = 694 (0.00146)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 441663, Miss = 436844 (0.989), PendingHit = 348 (0.000788)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 447626, Miss = 440199 (0.983), PendingHit = 505 (0.00113)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 458920, Miss = 450041 (0.981), PendingHit = 836 (0.00182)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 447405, Miss = 440907 (0.985), PendingHit = 456 (0.00102)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 444011, Miss = 438750 (0.988), PendingHit = 465 (0.00105)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 445660, Miss = 439077 (0.985), PendingHit = 503 (0.00113)
L2 Cache Total Miss Rate = 0.983
Stream 1: L2 Cache Miss Rate = 0.949
Stream 2: L2 Cache Miss Rate = 0.999
Stream 3: L2 Cache Miss Rate = 0.974
Stream 1: Accesses  = 1764260
Stream 1: Misses  = 1674079
Stream 2: Accesses  = 1836504
Stream 2: Misses  = 1835475
Stream 3: Accesses  = 3558730
Stream 3: Misses  = 3466979
Stream 1+2: Accesses  = 3600764
Stream 1+2: Misses  = 3509554
Stream 1+2+3: Accesses  = 7159494
Stream 1+2+3: Misses  = 6976533
Total Accesses  = 5395234
MPKI-CORES
CORE_L2MPKI_0	85.813
CORE_L2MPKI_1	91.125
CORE_L2MPKI_2	92.457
CORE_L2MPKI_3	90.204
CORE_L2MPKI_4	91.172
CORE_L2MPKI_5	90.740
CORE_L2MPKI_6	86.335
CORE_L2MPKI_7	89.599
CORE_L2MPKI_8	89.336
CORE_L2MPKI_9	87.541
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	1.596
CORE_L2MPKI_21	1.596
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.596
CORE_L2MPKI_25	1.596
CORE_L2MPKI_26	1.596
CORE_L2MPKI_27	1.596
CORE_L2MPKI_28	1.596
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	1.596
CORE_L2MPKI_31	1.596
CORE_L2MPKI_32	1.596
CORE_L2MPKI_33	1.596
CORE_L2MPKI_34	1.596
CORE_L2MPKI_35	1.596
CORE_L2MPKI_36	1.596
CORE_L2MPKI_37	1.596
CORE_L2MPKI_38	1.596
CORE_L2MPKI_39	1.596
CORE_L2MPKI_40	1.596
CORE_L2MPKI_41	1.596
CORE_L2MPKI_42	1.596
CORE_L2MPKI_43	1.596
CORE_L2MPKI_44	1.596
CORE_L2MPKI_45	1.596
CORE_L2MPKI_46	1.596
CORE_L2MPKI_47	1.596
CORE_L2MPKI_48	1.596
CORE_L2MPKI_49	1.596
CORE_L2MPKI_50	1.596
CORE_L2MPKI_51	1.596
CORE_L2MPKI_52	1.596
CORE_L2MPKI_53	1.596
CORE_L2MPKI_54	1.596
CORE_L2MPKI_55	1.596
CORE_L2MPKI_56	1.596
CORE_L2MPKI_57	1.596
CORE_L2MPKI_58	1.596
CORE_L2MPKI_59	1.596
Avg_MPKI_Stream1= 45.514
Avg_MPKI_Stream2= 1.596
Avg_MPKI_Stream3= 1.596
MISSES-CORES
CORE_MISSES_0	63861
CORE_MISSES_1	75475
CORE_MISSES_2	73495
CORE_MISSES_3	76585
CORE_MISSES_4	76806
CORE_MISSES_5	78658
CORE_MISSES_6	69217
CORE_MISSES_7	78308
CORE_MISSES_8	67601
CORE_MISSES_9	70607
CORE_MISSES_10	91841
CORE_MISSES_11	93120
CORE_MISSES_12	97620
CORE_MISSES_13	91142
CORE_MISSES_14	97002
CORE_MISSES_15	95101
CORE_MISSES_16	96340
CORE_MISSES_17	93100
CORE_MISSES_18	94420
CORE_MISSES_19	93780
CORE_MISSES_20	92485
CORE_MISSES_21	93780
CORE_MISSES_22	93763
CORE_MISSES_23	93000
CORE_MISSES_24	92422
CORE_MISSES_25	91822
CORE_MISSES_26	95041
CORE_MISSES_27	94380
CORE_MISSES_28	93720
CORE_MISSES_29	91140
CORE_MISSES_30	91699
CORE_MISSES_31	89489
CORE_MISSES_32	91302
CORE_MISSES_33	90919
CORE_MISSES_34	89462
CORE_MISSES_35	90838
CORE_MISSES_36	91507
CORE_MISSES_37	89003
CORE_MISSES_38	90742
CORE_MISSES_39	88961
CORE_MISSES_40	89686
CORE_MISSES_41	89303
CORE_MISSES_42	88264
CORE_MISSES_43	89298
CORE_MISSES_44	90566
CORE_MISSES_45	90720
CORE_MISSES_46	88410
CORE_MISSES_47	92834
CORE_MISSES_48	91748
CORE_MISSES_49	85350
CORE_MISSES_50	89134
CORE_MISSES_51	89267
CORE_MISSES_52	87190
CORE_MISSES_53	90051
CORE_MISSES_54	87942
CORE_MISSES_55	90301
CORE_MISSES_56	93122
CORE_MISSES_57	91519
CORE_MISSES_58	88748
CORE_MISSES_59	89447
L2_MISSES = 5302454
L2_total_cache_accesses = 5395234
L2_total_cache_misses = 5302454
L2_total_cache_miss_rate = 0.9828
L2_total_cache_pending_hits = 6400
L2_total_cache_reservation_fails = 5539223
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 83948
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6094
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3474019
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3634130
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1828283
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1884100
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2376
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 303
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 151
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 20893
L2_cache_data_port_util = 0.028
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=17213256
icnt_total_pkts_simt_to_mem=13539793
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       1.3786
gpu_ipc_2 =     190.7111
gpu_ipc_3 =     273.2156
gpu_tot_sim_cycle_stream_1 = 7187773
gpu_tot_sim_cycle_stream_2 = 7186119
gpu_tot_sim_cycle_stream_3 = 7166320
gpu_sim_insn_1 = 9909216
gpu_sim_insn_2 = 1370472320
gpu_sim_insn_3 = 1957950496
gpu_sim_cycle = 7187774
gpu_sim_insn = 3338332032
gpu_ipc =     464.4459
gpu_tot_sim_cycle = 7187774
gpu_tot_sim_insn = 3338332032
gpu_tot_ipc =     464.4459
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 33765046
gpu_stall_icnt2sh    = 129850
gpu_total_sim_rate=250644

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 52761069
	L1I_total_cache_misses = 43414
	L1I_total_cache_miss_rate = 0.0008
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 66162
L1D_cache:
	L1D_cache_core[0]: Access = 102, Miss = 102, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 414
	L1D_cache_core[1]: Access = 112, Miss = 112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 526
	L1D_cache_core[2]: Access = 106, Miss = 106, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 470
	L1D_cache_core[3]: Access = 114, Miss = 114, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 436
	L1D_cache_core[4]: Access = 116, Miss = 116, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 487
	L1D_cache_core[5]: Access = 116, Miss = 116, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 546
	L1D_cache_core[6]: Access = 110, Miss = 110, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[7]: Access = 114, Miss = 114, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 507
	L1D_cache_core[8]: Access = 102, Miss = 102, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 528
	L1D_cache_core[9]: Access = 108, Miss = 108, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 566
	L1D_cache_core[10]: Access = 106800, Miss = 106800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6456050
	L1D_cache_core[11]: Access = 109400, Miss = 109400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6486220
	L1D_cache_core[12]: Access = 113240, Miss = 113240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6494050
	L1D_cache_core[13]: Access = 106760, Miss = 106760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6510665
	L1D_cache_core[14]: Access = 112640, Miss = 112640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6467446
	L1D_cache_core[15]: Access = 110740, Miss = 110740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6436594
	L1D_cache_core[16]: Access = 111960, Miss = 111960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6476463
	L1D_cache_core[17]: Access = 108720, Miss = 108720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6516211
	L1D_cache_core[18]: Access = 110060, Miss = 110060, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6441962
	L1D_cache_core[19]: Access = 110040, Miss = 110040, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6498737
	L1D_cache_core[20]: Access = 108100, Miss = 108100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6501331
	L1D_cache_core[21]: Access = 109400, Miss = 109400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6491979
	L1D_cache_core[22]: Access = 110680, Miss = 110680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6451107
	L1D_cache_core[23]: Access = 108640, Miss = 108640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6486277
	L1D_cache_core[24]: Access = 107400, Miss = 107400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6524420
	L1D_cache_core[25]: Access = 106800, Miss = 106800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6489210
	L1D_cache_core[26]: Access = 110000, Miss = 110000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6509828
	L1D_cache_core[27]: Access = 110000, Miss = 110000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6478608
	L1D_cache_core[28]: Access = 109360, Miss = 109360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6528934
	L1D_cache_core[29]: Access = 106760, Miss = 106760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6486243
	L1D_cache_core[30]: Access = 106152, Miss = 106152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6392862
	L1D_cache_core[31]: Access = 104232, Miss = 104232, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6373111
	L1D_cache_core[32]: Access = 106172, Miss = 106172, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6340845
	L1D_cache_core[33]: Access = 105512, Miss = 105512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6357565
	L1D_cache_core[34]: Access = 103512, Miss = 103512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6273862
	L1D_cache_core[35]: Access = 104852, Miss = 104852, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6317630
	L1D_cache_core[36]: Access = 105532, Miss = 105532, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6311036
	L1D_cache_core[37]: Access = 103572, Miss = 103572, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6326609
	L1D_cache_core[38]: Access = 105472, Miss = 105472, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6261767
	L1D_cache_core[39]: Access = 102972, Miss = 102972, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6271847
	L1D_cache_core[40]: Access = 103520, Miss = 103520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6301305
	L1D_cache_core[41]: Access = 104160, Miss = 104160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6398809
	L1D_cache_core[42]: Access = 102260, Miss = 102260, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6327504
	L1D_cache_core[43]: Access = 103520, Miss = 103520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6438167
	L1D_cache_core[44]: Access = 104800, Miss = 104800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6446954
	L1D_cache_core[45]: Access = 104800, Miss = 104800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6280512
	L1D_cache_core[46]: Access = 102260, Miss = 102260, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6291480
	L1D_cache_core[47]: Access = 106760, Miss = 106760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6251211
	L1D_cache_core[48]: Access = 105460, Miss = 105460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6316056
	L1D_cache_core[49]: Access = 99600, Miss = 99600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6293155
	L1D_cache_core[50]: Access = 103500, Miss = 103500, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6380866
	L1D_cache_core[51]: Access = 104140, Miss = 104140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6371563
	L1D_cache_core[52]: Access = 101580, Miss = 101580, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6366498
	L1D_cache_core[53]: Access = 104760, Miss = 104760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6342151
	L1D_cache_core[54]: Access = 101520, Miss = 101520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6299025
	L1D_cache_core[55]: Access = 104780, Miss = 104780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6306704
	L1D_cache_core[56]: Access = 107380, Miss = 107380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6261900
	L1D_cache_core[57]: Access = 106100, Miss = 106100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6307280
	L1D_cache_core[58]: Access = 102920, Miss = 102920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6250658
	L1D_cache_core[59]: Access = 103520, Miss = 103520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6357341
	L1D_total_cache_accesses = 5313920
	L1D_total_cache_misses = 5313920
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 319553637
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.007
L1C_cache:
	L1C_total_cache_accesses = 263826
	L1C_total_cache_misses = 1120
	L1C_total_cache_miss_rate = 0.0042
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3188920
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 258237688
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 262706
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2125000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 61315949
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 52717655
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 43414
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 66162
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1262, 840, 1262, 726, 1262, 706, 1262, 701, 1262, 663, 1262, 640, 1262, 640, 1262, 640, 1262, 640, 1262, 631, 1200, 631, 1196, 631, 968, 631, 954, 631, 639, 631, 631, 631, 
gpgpu_n_tot_thrd_icount = 3340458112
gpgpu_n_tot_w_icount = 104389316
gpgpu_n_stall_shd_mem = 391383184
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4183809
gpgpu_n_mem_write_global = 2125000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 103030624
gpgpu_n_store_insn = 68000000
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8442432
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 391383184
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:595187467	W0_Idle:61050186	W0_Scoreboard:101905467	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:104389760
Warp Occupancy Distribution:
Stall:208072083	W0_Idle:36664091	W0_Scoreboard:20907505	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:21867281
Warp Occupancy Distribution:
Stall:194847201	W0_Idle:11085380	W0_Scoreboard:39751980	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:41826399
warp_utilization0: 0.121027
warp_utilization1: 0.076057
warp_utilization2: 0.145478
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 25511360 {8:3188920,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 289000000 {136:2125000,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 40195560 {40:988905,72:2726,136:3258,}
traffic_breakdown_coretomem[INST_ACC_R] = 25680 {8:3210,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 433649328 {136:3188598,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 17000000 {8:2125000,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 40177960 {40:988465,72:2726,136:3258,}
traffic_breakdown_memtocore[INST_ACC_R] = 433840 {136:3190,}
maxmrqlatency = 1225 
maxdqlatency = 0 
maxmflatency = 7368 
averagemflatency = 1431 
averagemflatency_1 = 1313 
averagemflatency_2= 1479 
averagemflatency_3 = 1499 
averagemrqlatency_1 = 61 
averagemrqlatency_2 = 73 
averagemrqlatency_3 = 72 
max_icnt2mem_latency = 6968 
max_icnt2sh_latency = 7187773 
mrq_lat_table:2534782 	75390 	125792 	286224 	855533 	1467537 	1969833 	1494084 	367743 	6204 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	20804 	155401 	1440743 	3788638 	899452 	3069 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	28613 	37374 	142693 	260781 	326251 	870625 	2383861 	2090582 	169771 	1319 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3630363 	546227 	6225 	292 	0 	0 	0 	0 	0 	1418 	2404 	5109 	9655 	19265 	41529 	82620 	162155 	314404 	624851 	861590 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	42 	590 	13741 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        30        20        26        28        30        24        30        20        32        12        18        20        32 
dram[1]:        30        32        32        22        20        22        28        24        20        28        18        28        14        26        20        34 
dram[2]:        32        32        28        20        20        24        22        26        18        20        30        18        22        16        32        24 
dram[3]:        28        32        40        22        20        22        20        26        16        36        30        16        16        14        30        18 
dram[4]:        32        32        22        40        24        12        28        20        22        16        18        32        20        16        32        28 
dram[5]:        32        32        22        22        24        24        24        18        22        26        22        28        28        16        32        22 
maximum service time to same row:
dram[0]:       967      1246      1407      1814      2419      2232      1729      1821      2207      2298      1822      1830      1797      2117      1916      2281 
dram[1]:      1144      1377      1201      1136      2161      1729      1735      1725      1986      2117      1819      1709      1800      1885      2323      1862 
dram[2]:      1122      1367      1113      1319      1704      2753      1699      1707      2509      2040      1760      1735      1747      1740      1979      2125 
dram[3]:      1343      1281      1710      1316      1704      1784      1697      1720      2226      1898      1758      1732      1797      1745      1970      2163 
dram[4]:      1183      1152      1199      1491      2086      1774      1710      1738      2143      2125      1719      1732      1709      1764      2141      1857 
dram[5]:      1516      1162      1412      1238      1691      1766      1710      1755      1887      1863      1713      1737      1707      1769      1934      1832 
average row accesses per activate:
dram[0]:  1.339168  1.349628  1.355810  1.365781  1.344645  1.353333  1.349820  1.355650  1.340276  1.352736  1.346499  1.351200  1.345082  1.358092  1.350171  1.358742 
dram[1]:  1.349531  1.360649  1.353257  1.362625  1.350472  1.351235  1.350865  1.352810  1.344453  1.346376  1.350712  1.355156  1.351633  1.352099  1.354836  1.354745 
dram[2]:  1.351651  1.348279  1.363387  1.357771  1.348540  1.333915  1.355671  1.349944  1.349172  1.347891  1.349106  1.344027  1.350558  1.342999  1.361325  1.348410 
dram[3]:  1.360550  1.355392  1.357684  1.357949  1.351666  1.344675  1.356735  1.347382  1.349571  1.345269  1.345791  1.349213  1.350123  1.354571  1.351929  1.348998 
dram[4]:  1.345995  1.359964  1.349879  1.365532  1.350234  1.347187  1.349764  1.359268  1.344623  1.356442  1.329553  1.351177  1.349508  1.357812  1.348082  1.353064 
dram[5]:  1.354377  1.354633  1.354145  1.357283  1.352267  1.349364  1.354431  1.347798  1.345664  1.348725  1.347465  1.355015  1.348542  1.354332  1.356036  1.352410 
average row locality = 9183134/6795729 = 1.351310
average row locality_1 = 3298672/2745090 = 1.201663
average row locality_2 = 2994779/2066323 = 1.449328
average row locality_3 = 2889683/1984316 = 1.456262
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     66603     64417     64022     62714     65518     64145     65642     64787     65990     63841     65196     64396     65759     63895     65066     63996 
dram[1]:     63862     62605     63712     62676     64013     64047     64431     64549     64709     64345     64083     63767     64045     64016     64024     64038 
dram[2]:     64185     64960     62885     63965     64987     68628     64583     66308     64388     64796     64379     65471     64856     66398     63484     65841 
dram[3]:     62697     63325     63268     63112     64033     65380     63801     65572     63777     64441     64565     63893     64216     63624     64226     64843 
dram[4]:     65248     63620     64704     62921     65087     65833     65861     64301     65048     63905     68333     64520     64873     64182     65324     65180 
dram[5]:     63534     63290     63704     63336     63859     64931     64187     65481     64498     64227     64264     63526     64673     63811     63877     65045 
total reads: 6188979
bank skew: 68628/62605 = 1.10
chip skew: 1040114/1022922 = 1.02
number of total write accesses:
dram[0]:     33307     31108     30722     29383     32237     30859     32360     31496     32728     30584     31927     31119     32474     30635     31799     30727 
dram[1]:     30562     29315     30407     29353     30752     30780     31167     31259     31449     31075     30814     30499     30769     30754     30763     30786 
dram[2]:     30879     31659     29599     30635     31702     35345     31287     33030     31128     31531     31106     32195     31586     33129     30217     32570 
dram[3]:     29402     30029     29976     29790     30762     32114     30526     32291     30527     31180     31293     30618     30942     30367     30966     31582 
dram[4]:     31949     30329     31406     29633     31795     32544     32580     31019     31786     30639     35061     31243     31606     30911     32054     31904 
dram[5]:     30239     29990     30382     30041     30582     31671     30913     32205     31247     30966     30993     30261     31412     30548     30618     31777 
total reads: 2994236
bank skew: 35345/29315 = 1.21
chip skew: 507598/490504 = 1.03
average mf latency per bank:
dram[0]:       1035       933      1034       944      1040       946      1042       952      1022       929      1030       933      1033       944      1047       953
dram[1]:        890       888       899       896       907       895       907       901       888       882       895       888       897       893       910       900
dram[2]:        974      1172       988      1183       985      1459       992      1189       974      1173       977      1173       985      1182       998      1193
dram[3]:        901       945       899       950       909       964       913       956       899       940       898       946       905       954       913       968
dram[4]:       1046      1034      1047      1040      1057      1043      1062      1050      1043      1034      1065      1032      1052      1042      1063      1057
dram[5]:        910       929       916       935       920       939       924       944       905       923       911       932       915       936       929       948
maximum mf latency per bank:
dram[0]:       5552      4817      4745      5671      5253      5550      6080      4980      6287      4695      5953      6061      6229      4949      5812      5589
dram[1]:       5333      5077      5592      5266      5420      5751      6076      5026      5801      5332      4240      5235      5587      5776      5780      5532
dram[2]:       6097      6353      5130      6141      6012      7248      5936      6253      5735      6846      5571      7368      5884      7154      5220      6572
dram[3]:       5363      5446      5178      5869      5084      4622      5703      5853      5195      5114      5286      6150      6077      5146      4727      5563
dram[4]:       6237      5378      5645      4857      5167      5898      5298      5682      5428      5608      5891      4539      6376      5334      5779      5554
dram[5]:       4492      5509      4962      5545      4769      5882      5644      5720      5348      5385      4631      5057      5778      5203      5044      5243
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9487861 n_nop=4129876 n_act=1139575 n_pre=1139562 n_req=1390153 n_req_1=150527 n_req_2=510422 n_req_3=729204 n_rd=2071942 n_write=1006906 bw_util=0.5861 bw_util_1=0.06345 bw_util_2=0.2152 bw_util_3=0.3074 blp=10.095758 blp_1= 1.763750 blp_2= 3.601190 blp_3= 4.902171
 n_activity=9478884 dram_eff=0.5866 dram_eff_1=0.06351 dram_eff_2=0.2154 dram_eff_3=0.3077
bk0: 133206a 3759508i bk1: 128834a 3873135i bk2: 128044a 3815260i bk3: 125426a 3862167i bk4: 131034a 3351687i bk5: 128290a 3388236i bk6: 131282a 3053294i bk7: 129572a 3004418i bk8: 131974a 3811572i bk9: 127680a 3939265i bk10: 130390a 3658186i bk11: 128790a 3627078i bk12: 131510a 3326706i bk13: 127790a 3426450i bk14: 130130a 3127304i bk15: 127990a 3122063i 
bw_dist = 0.063	0.215	0.307	0.413	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.4364
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9487861 n_nop=4223147 n_act=1118950 n_pre=1118937 n_req=1377088 n_req_1=137474 n_req_2=510416 n_req_3=729198 n_rd=2045831 n_write=980996 bw_util=0.5806 bw_util_1=0.05796 bw_util_2=0.2152 bw_util_3=0.3074 blp=9.775849 blp_1= 1.729340 blp_2= 3.593113 blp_3= 4.858683
 n_activity=9462480 dram_eff=0.5821 dram_eff_1=0.05811 dram_eff_2=0.2158 dram_eff_3=0.3082
bk0: 127724a 4186060i bk1: 125208a 4198579i bk2: 127424a 3941633i bk3: 125352a 3950044i bk4: 128026a 3651984i bk5: 128094a 3515244i bk6: 128862a 3333738i bk7: 129095a 3172742i bk8: 129418a 4046824i bk9: 128688a 3944717i bk10: 128164a 3875403i bk11: 127532a 3813696i bk12: 128088a 3650553i bk13: 128032a 3526201i bk14: 128048a 3372953i bk15: 128076a 3239375i 
bw_dist = 0.058	0.215	0.307	0.417	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.6314
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9487861 n_nop=4099567 n_act=1146468 n_pre=1146454 n_req=1394282 n_req_1=154664 n_req_2=510420 n_req_3=729198 n_rd=2080206 n_write=1015166 bw_util=0.5878 bw_util_1=0.0652 bw_util_2=0.2152 bw_util_3=0.3074 blp=10.203051 blp_1= 1.802629 blp_2= 3.645208 blp_3= 4.924093
 n_activity=9483758 dram_eff=0.5881 dram_eff_1=0.06523 dram_eff_2=0.2153 dram_eff_3=0.3076
bk0: 128370a 4040156i bk1: 129918a 3790473i bk2: 125770a 3935849i bk3: 127930a 3668118i bk4: 129972a 3404854i bk5: 137252a 2751311i bk6: 129164a 3168116i bk7: 132616a 2767682i bk8: 128776a 3986411i bk9: 129592a 3802953i bk10: 128756a 3731858i bk11: 130934a 3444271i bk12: 129712a 3403795i bk13: 132796a 3030995i bk14: 126966a 3303083i bk15: 131682a 2826629i 
bw_dist = 0.065	0.215	0.307	0.412	0.000
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.7352
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9487861 n_nop=4208786 n_act=1122431 n_pre=1122417 n_req=1378941 n_req_1=139322 n_req_2=510421 n_req_3=729198 n_rd=2049514 n_write=984713 bw_util=0.5813 bw_util_1=0.05873 bw_util_2=0.2152 bw_util_3=0.3074 blp=9.831808 blp_1= 1.738971 blp_2= 3.606190 blp_3= 4.861187
 n_activity=9463801 dram_eff=0.5828 dram_eff_1=0.05888 dram_eff_2=0.2157 dram_eff_3=0.3082
bk0: 125390a 4306373i bk1: 126650a 4083000i bk2: 126532a 3990273i bk3: 126222a 3881279i bk4: 128062a 3642038i bk5: 130758a 3317308i bk6: 127600a 3385642i bk7: 131136a 3011499i bk8: 127554a 4140356i bk9: 128878a 3946479i bk10: 129130a 3806544i bk11: 127786a 3766092i bk12: 128430a 3611206i bk13: 127248a 3554809i bk14: 128452a 3325274i bk15: 129686a 3092526i 
bw_dist = 0.059	0.215	0.307	0.416	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.7772
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9487861 n_nop=4109199 n_act=1143960 n_pre=1143947 n_req=1393106 n_req_1=153524 n_req_2=510418 n_req_3=729164 n_rd=2077856 n_write=1012899 bw_util=0.5873 bw_util_1=0.06472 bw_util_2=0.2152 bw_util_3=0.3074 blp=10.162788 blp_1= 1.780288 blp_2= 3.613440 blp_3= 4.911892
 n_activity=9482232 dram_eff=0.5877 dram_eff_1=0.06476 dram_eff_2=0.2153 dram_eff_3=0.3076
bk0: 130496a 3904704i bk1: 127240a 3972818i bk2: 129408a 3713166i bk3: 125840a 3820413i bk4: 130174a 3400548i bk5: 131666a 3154162i bk6: 131722a 3003513i bk7: 128600a 3074100i bk8: 130090a 3937115i bk9: 127810a 3906009i bk10: 136666a 3223984i bk11: 129038a 3582852i bk12: 129744a 3417412i bk13: 128362a 3353981i bk14: 130644a 3068854i bk15: 130356a 2928390i 
bw_dist = 0.065	0.215	0.307	0.412	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.6373
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9487861 n_nop=4199114 n_act=1124318 n_pre=1124307 n_req=1380409 n_req_1=140799 n_req_2=510425 n_req_3=729185 n_rd=2052458 n_write=987664 bw_util=0.582 bw_util_1=0.05935 bw_util_2=0.2152 bw_util_3=0.3074 blp=9.869577 blp_1= 1.740683 blp_2= 3.604243 blp_3= 4.875054
 n_activity=9463910 dram_eff=0.5834 dram_eff_1=0.0595 dram_eff_2=0.2157 dram_eff_3=0.3082
bk0: 127066a 4181924i bk1: 126580a 4078253i bk2: 127408a 3908669i bk3: 126672a 3844181i bk4: 127718a 3639245i bk5: 129860a 3363589i bk6: 128374a 3325504i bk7: 130950a 3012035i bk8: 128994a 4050463i bk9: 128454a 3959424i bk10: 128524a 3821927i bk11: 127050a 3808011i bk12: 129346a 3534289i bk13: 127622a 3520476i bk14: 127754a 3387140i bk15: 130086a 3066072i 
bw_dist = 0.059	0.215	0.307	0.416	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.835

========= L2 cache stats =========
L2_cache_bank[0]: Access = 535090, Miss = 523808, Miss_rate = 0.979, Pending_hits = 1036, Reservation_fails = 575319
L2_cache_bank[1]: Access = 520055, Miss = 512203, Miss_rate = 0.985, Pending_hits = 514, Reservation_fails = 513144
L2_cache_bank[2]: Access = 520593, Miss = 512897, Miss_rate = 0.985, Pending_hits = 497, Reservation_fails = 485877
L2_cache_bank[3]: Access = 517266, Miss = 510054, Miss_rate = 0.986, Pending_hits = 386, Reservation_fails = 530654
L2_cache_bank[4]: Access = 520998, Miss = 513760, Miss_rate = 0.986, Pending_hits = 493, Reservation_fails = 365251
L2_cache_bank[5]: Access = 553592, Miss = 526382, Miss_rate = 0.951, Pending_hits = 817, Reservation_fails = 704085
L2_cache_bank[6]: Access = 517484, Miss = 510596, Miss_rate = 0.987, Pending_hits = 424, Reservation_fails = 451137
L2_cache_bank[7]: Access = 524307, Miss = 514205, Miss_rate = 0.981, Pending_hits = 597, Reservation_fails = 574802
L2_cache_bank[8]: Access = 535717, Miss = 524494, Miss_rate = 0.979, Pending_hits = 941, Reservation_fails = 537884
L2_cache_bank[9]: Access = 523626, Miss = 514477, Miss_rate = 0.983, Pending_hits = 515, Reservation_fails = 481180
L2_cache_bank[10]: Access = 520000, Miss = 512597, Miss_rate = 0.986, Pending_hits = 553, Reservation_fails = 477985
L2_cache_bank[11]: Access = 522836, Miss = 513667, Miss_rate = 0.982, Pending_hits = 622, Reservation_fails = 563578
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 535090, Miss = 523808 (0.979), PendingHit = 1036 (0.00194)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 520055, Miss = 512203 (0.985), PendingHit = 514 (0.000988)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 520593, Miss = 512897 (0.985), PendingHit = 497 (0.000955)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 517266, Miss = 510054 (0.986), PendingHit = 386 (0.000746)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 520998, Miss = 513760 (0.986), PendingHit = 493 (0.000946)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 553592, Miss = 526382 (0.951), PendingHit = 817 (0.00148)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 517484, Miss = 510596 (0.987), PendingHit = 424 (0.000819)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 524307, Miss = 514205 (0.981), PendingHit = 597 (0.00114)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 535717, Miss = 524494 (0.979), PendingHit = 941 (0.00176)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 523626, Miss = 514477 (0.983), PendingHit = 515 (0.000984)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 520000, Miss = 512597 (0.986), PendingHit = 553 (0.00106)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 522836, Miss = 513667 (0.982), PendingHit = 622 (0.00119)
L2 Cache Total Miss Rate = 0.981
Stream 1: L2 Cache Miss Rate = 0.943
Stream 2: L2 Cache Miss Rate = 0.999
Stream 3: L2 Cache Miss Rate = 0.971
Stream 1: Accesses  = 2096257
Stream 1: Misses  = 1976773
Stream 2: Accesses  = 2136143
Stream 2: Misses  = 2134947
Stream 3: Accesses  = 4175421
Stream 3: Misses  = 4054193
Stream 1+2: Accesses  = 4232400
Stream 1+2: Misses  = 4111720
Stream 1+2+3: Accesses  = 8407821
Stream 1+2+3: Misses  = 8165913
Total Accesses  = 6311564
MPKI-CORES
CORE_L2MPKI_0	86.131
CORE_L2MPKI_1	89.949
CORE_L2MPKI_2	90.180
CORE_L2MPKI_3	89.189
CORE_L2MPKI_4	89.939
CORE_L2MPKI_5	89.521
CORE_L2MPKI_6	85.672
CORE_L2MPKI_7	87.943
CORE_L2MPKI_8	88.667
CORE_L2MPKI_9	86.963
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	1.596
CORE_L2MPKI_21	1.596
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.596
CORE_L2MPKI_25	1.596
CORE_L2MPKI_26	1.596
CORE_L2MPKI_27	1.596
CORE_L2MPKI_28	1.596
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	1.596
CORE_L2MPKI_31	1.596
CORE_L2MPKI_32	1.596
CORE_L2MPKI_33	1.596
CORE_L2MPKI_34	1.596
CORE_L2MPKI_35	1.596
CORE_L2MPKI_36	1.596
CORE_L2MPKI_37	1.596
CORE_L2MPKI_38	1.596
CORE_L2MPKI_39	1.596
CORE_L2MPKI_40	1.596
CORE_L2MPKI_41	1.596
CORE_L2MPKI_42	1.596
CORE_L2MPKI_43	1.596
CORE_L2MPKI_44	1.596
CORE_L2MPKI_45	1.596
CORE_L2MPKI_46	1.596
CORE_L2MPKI_47	1.596
CORE_L2MPKI_48	1.596
CORE_L2MPKI_49	1.596
CORE_L2MPKI_50	1.596
CORE_L2MPKI_51	1.596
CORE_L2MPKI_52	1.596
CORE_L2MPKI_53	1.596
CORE_L2MPKI_54	1.596
CORE_L2MPKI_55	1.596
CORE_L2MPKI_56	1.596
CORE_L2MPKI_57	1.596
CORE_L2MPKI_58	1.596
CORE_L2MPKI_59	1.596
Avg_MPKI_Stream1= 45.006
Avg_MPKI_Stream2= 1.596
Avg_MPKI_Stream3= 1.596
MISSES-CORES
CORE_MISSES_0	79163
CORE_MISSES_1	89894
CORE_MISSES_2	87525
CORE_MISSES_3	91889
CORE_MISSES_4	91816
CORE_MISSES_5	93093
CORE_MISSES_6	84307
CORE_MISSES_7	91984
CORE_MISSES_8	82394
CORE_MISSES_9	84342
CORE_MISSES_10	106801
CORE_MISSES_11	109400
CORE_MISSES_12	113240
CORE_MISSES_13	106762
CORE_MISSES_14	112642
CORE_MISSES_15	110741
CORE_MISSES_16	111960
CORE_MISSES_17	108720
CORE_MISSES_18	110060
CORE_MISSES_19	110040
CORE_MISSES_20	108105
CORE_MISSES_21	109400
CORE_MISSES_22	110685
CORE_MISSES_23	108640
CORE_MISSES_24	107402
CORE_MISSES_25	106802
CORE_MISSES_26	110002
CORE_MISSES_27	110000
CORE_MISSES_28	109360
CORE_MISSES_29	106760
CORE_MISSES_30	106139
CORE_MISSES_31	104217
CORE_MISSES_32	106153
CORE_MISSES_33	105494
CORE_MISSES_34	103493
CORE_MISSES_35	104831
CORE_MISSES_36	105513
CORE_MISSES_37	103553
CORE_MISSES_38	105448
CORE_MISSES_39	102950
CORE_MISSES_40	103533
CORE_MISSES_41	104171
CORE_MISSES_42	102269
CORE_MISSES_43	103523
CORE_MISSES_44	104811
CORE_MISSES_45	104802
CORE_MISSES_46	102269
CORE_MISSES_47	106765
CORE_MISSES_48	105462
CORE_MISSES_49	99601
CORE_MISSES_50	103502
CORE_MISSES_51	104141
CORE_MISSES_52	101585
CORE_MISSES_53	104761
CORE_MISSES_54	101523
CORE_MISSES_55	104782
CORE_MISSES_56	107380
CORE_MISSES_57	106100
CORE_MISSES_58	102920
CORE_MISSES_59	103520
L2_MISSES = 6189140
L2_total_cache_accesses = 6311564
L2_total_cache_misses = 6189140
L2_total_cache_miss_rate = 0.9806
L2_total_cache_pending_hits = 7395
L2_total_cache_reservation_fails = 6260896
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 112298
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7047
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4063965
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4110642
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2125000
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2127068
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2675
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 345
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 174
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 23086
L2_cache_data_port_util = 0.028
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=20085518
icnt_total_pkts_simt_to_mem=15819468
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       1.3786
gpu_ipc_2 =     190.7111
gpu_ipc_3 =     273.2156
gpu_tot_sim_cycle_stream_1 = 7187773
gpu_tot_sim_cycle_stream_2 = 7186119
gpu_tot_sim_cycle_stream_3 = 7166320
gpu_sim_insn_1 = 9909216
gpu_sim_insn_2 = 1370472320
gpu_sim_insn_3 = 1957950496
gpu_sim_cycle = 7187774
gpu_sim_insn = 3338332032
gpu_ipc =     464.4459
gpu_tot_sim_cycle = 7187774
gpu_tot_sim_insn = 3338332032
gpu_tot_ipc =     464.4459
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 33765046
gpu_stall_icnt2sh    = 129850
gpu_total_sim_rate=250644

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 52761069
	L1I_total_cache_misses = 43414
	L1I_total_cache_miss_rate = 0.0008
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 66162
L1D_cache:
	L1D_cache_core[0]: Access = 102, Miss = 102, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 414
	L1D_cache_core[1]: Access = 112, Miss = 112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 526
	L1D_cache_core[2]: Access = 106, Miss = 106, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 470
	L1D_cache_core[3]: Access = 114, Miss = 114, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 436
	L1D_cache_core[4]: Access = 116, Miss = 116, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 487
	L1D_cache_core[5]: Access = 116, Miss = 116, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 546
	L1D_cache_core[6]: Access = 110, Miss = 110, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[7]: Access = 114, Miss = 114, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 507
	L1D_cache_core[8]: Access = 102, Miss = 102, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 528
	L1D_cache_core[9]: Access = 108, Miss = 108, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 566
	L1D_cache_core[10]: Access = 106800, Miss = 106800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6456050
	L1D_cache_core[11]: Access = 109400, Miss = 109400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6486220
	L1D_cache_core[12]: Access = 113240, Miss = 113240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6494050
	L1D_cache_core[13]: Access = 106760, Miss = 106760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6510665
	L1D_cache_core[14]: Access = 112640, Miss = 112640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6467446
	L1D_cache_core[15]: Access = 110740, Miss = 110740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6436594
	L1D_cache_core[16]: Access = 111960, Miss = 111960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6476463
	L1D_cache_core[17]: Access = 108720, Miss = 108720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6516211
	L1D_cache_core[18]: Access = 110060, Miss = 110060, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6441962
	L1D_cache_core[19]: Access = 110040, Miss = 110040, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6498737
	L1D_cache_core[20]: Access = 108100, Miss = 108100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6501331
	L1D_cache_core[21]: Access = 109400, Miss = 109400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6491979
	L1D_cache_core[22]: Access = 110680, Miss = 110680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6451107
	L1D_cache_core[23]: Access = 108640, Miss = 108640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6486277
	L1D_cache_core[24]: Access = 107400, Miss = 107400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6524420
	L1D_cache_core[25]: Access = 106800, Miss = 106800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6489210
	L1D_cache_core[26]: Access = 110000, Miss = 110000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6509828
	L1D_cache_core[27]: Access = 110000, Miss = 110000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6478608
	L1D_cache_core[28]: Access = 109360, Miss = 109360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6528934
	L1D_cache_core[29]: Access = 106760, Miss = 106760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6486243
	L1D_cache_core[30]: Access = 106152, Miss = 106152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6392862
	L1D_cache_core[31]: Access = 104232, Miss = 104232, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6373111
	L1D_cache_core[32]: Access = 106172, Miss = 106172, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6340845
	L1D_cache_core[33]: Access = 105512, Miss = 105512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6357565
	L1D_cache_core[34]: Access = 103512, Miss = 103512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6273862
	L1D_cache_core[35]: Access = 104852, Miss = 104852, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6317630
	L1D_cache_core[36]: Access = 105532, Miss = 105532, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6311036
	L1D_cache_core[37]: Access = 103572, Miss = 103572, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6326609
	L1D_cache_core[38]: Access = 105472, Miss = 105472, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6261767
	L1D_cache_core[39]: Access = 102972, Miss = 102972, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6271847
	L1D_cache_core[40]: Access = 103520, Miss = 103520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6301305
	L1D_cache_core[41]: Access = 104160, Miss = 104160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6398809
	L1D_cache_core[42]: Access = 102260, Miss = 102260, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6327504
	L1D_cache_core[43]: Access = 103520, Miss = 103520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6438167
	L1D_cache_core[44]: Access = 104800, Miss = 104800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6446954
	L1D_cache_core[45]: Access = 104800, Miss = 104800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6280512
	L1D_cache_core[46]: Access = 102260, Miss = 102260, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6291480
	L1D_cache_core[47]: Access = 106760, Miss = 106760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6251211
	L1D_cache_core[48]: Access = 105460, Miss = 105460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6316056
	L1D_cache_core[49]: Access = 99600, Miss = 99600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6293155
	L1D_cache_core[50]: Access = 103500, Miss = 103500, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6380866
	L1D_cache_core[51]: Access = 104140, Miss = 104140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6371563
	L1D_cache_core[52]: Access = 101580, Miss = 101580, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6366498
	L1D_cache_core[53]: Access = 104760, Miss = 104760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6342151
	L1D_cache_core[54]: Access = 101520, Miss = 101520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6299025
	L1D_cache_core[55]: Access = 104780, Miss = 104780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6306704
	L1D_cache_core[56]: Access = 107380, Miss = 107380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6261900
	L1D_cache_core[57]: Access = 106100, Miss = 106100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6307280
	L1D_cache_core[58]: Access = 102920, Miss = 102920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6250658
	L1D_cache_core[59]: Access = 103520, Miss = 103520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6357341
	L1D_total_cache_accesses = 5313920
	L1D_total_cache_misses = 5313920
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 319553637
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.007
L1C_cache:
	L1C_total_cache_accesses = 263826
	L1C_total_cache_misses = 1120
	L1C_total_cache_miss_rate = 0.0042
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3188920
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 258237688
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 262706
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2125000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 61315949
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 52717655
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 43414
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 66162
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1262, 840, 1262, 726, 1262, 706, 1262, 701, 1262, 663, 1262, 640, 1262, 640, 1262, 640, 1262, 640, 1262, 631, 1200, 631, 1196, 631, 968, 631, 954, 631, 639, 631, 631, 631, 
gpgpu_n_tot_thrd_icount = 3340458112
gpgpu_n_tot_w_icount = 104389316
gpgpu_n_stall_shd_mem = 391383184
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4183809
gpgpu_n_mem_write_global = 2125000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 103030624
gpgpu_n_store_insn = 68000000
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8442432
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 391383184
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:595187467	W0_Idle:61050186	W0_Scoreboard:101905467	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:104389760
Warp Occupancy Distribution:
Stall:208072083	W0_Idle:36664091	W0_Scoreboard:20907505	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:21867281
Warp Occupancy Distribution:
Stall:194847201	W0_Idle:11085380	W0_Scoreboard:39751980	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:41826399
warp_utilization0: 0.121027
warp_utilization1: 0.076057
warp_utilization2: 0.145478
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 25511360 {8:3188920,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 289000000 {136:2125000,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 40195560 {40:988905,72:2726,136:3258,}
traffic_breakdown_coretomem[INST_ACC_R] = 25680 {8:3210,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 433649328 {136:3188598,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 17000000 {8:2125000,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 40177960 {40:988465,72:2726,136:3258,}
traffic_breakdown_memtocore[INST_ACC_R] = 433840 {136:3190,}
maxmrqlatency = 1225 
maxdqlatency = 0 
maxmflatency = 7368 
averagemflatency = 1431 
averagemflatency_1 = 1313 
averagemflatency_2= 1479 
averagemflatency_3 = 1499 
averagemrqlatency_1 = 61 
averagemrqlatency_2 = 73 
averagemrqlatency_3 = 72 
max_icnt2mem_latency = 6968 
max_icnt2sh_latency = 7187773 
mrq_lat_table:2534782 	75390 	125792 	286224 	855533 	1467537 	1969833 	1494084 	367743 	6204 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	20804 	155401 	1440743 	3788638 	899452 	3069 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	28613 	37374 	142693 	260781 	326251 	870625 	2383861 	2090582 	169771 	1319 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3630363 	546227 	6225 	292 	0 	0 	0 	0 	0 	1418 	2404 	5109 	9655 	19265 	41529 	82620 	162155 	314404 	624851 	861590 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	42 	590 	13741 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        30        20        26        28        30        24        30        20        32        12        18        20        32 
dram[1]:        30        32        32        22        20        22        28        24        20        28        18        28        14        26        20        34 
dram[2]:        32        32        28        20        20        24        22        26        18        20        30        18        22        16        32        24 
dram[3]:        28        32        40        22        20        22        20        26        16        36        30        16        16        14        30        18 
dram[4]:        32        32        22        40        24        12        28        20        22        16        18        32        20        16        32        28 
dram[5]:        32        32        22        22        24        24        24        18        22        26        22        28        28        16        32        22 
maximum service time to same row:
dram[0]:       967      1246      1407      1814      2419      2232      1729      1821      2207      2298      1822      1830      1797      2117      1916      2281 
dram[1]:      1144      1377      1201      1136      2161      1729      1735      1725      1986      2117      1819      1709      1800      1885      2323      1862 
dram[2]:      1122      1367      1113      1319      1704      2753      1699      1707      2509      2040      1760      1735      1747      1740      1979      2125 
dram[3]:      1343      1281      1710      1316      1704      1784      1697      1720      2226      1898      1758      1732      1797      1745      1970      2163 
dram[4]:      1183      1152      1199      1491      2086      1774      1710      1738      2143      2125      1719      1732      1709      1764      2141      1857 
dram[5]:      1516      1162      1412      1238      1691      1766      1710      1755      1887      1863      1713      1737      1707      1769      1934      1832 
average row accesses per activate:
dram[0]:  1.339168  1.349628  1.355810  1.365781  1.344645  1.353333  1.349820  1.355650  1.340276  1.352736  1.346499  1.351200  1.345082  1.358092  1.350171  1.358742 
dram[1]:  1.349531  1.360649  1.353257  1.362625  1.350472  1.351235  1.350865  1.352810  1.344453  1.346376  1.350712  1.355156  1.351633  1.352099  1.354836  1.354745 
dram[2]:  1.351651  1.348279  1.363387  1.357771  1.348540  1.333915  1.355671  1.349944  1.349172  1.347891  1.349106  1.344027  1.350558  1.342999  1.361325  1.348410 
dram[3]:  1.360550  1.355392  1.357684  1.357949  1.351666  1.344675  1.356735  1.347382  1.349571  1.345269  1.345791  1.349213  1.350123  1.354571  1.351929  1.348998 
dram[4]:  1.345995  1.359964  1.349879  1.365532  1.350234  1.347187  1.349764  1.359268  1.344623  1.356442  1.329553  1.351177  1.349508  1.357812  1.348082  1.353064 
dram[5]:  1.354377  1.354633  1.354145  1.357283  1.352267  1.349364  1.354431  1.347798  1.345664  1.348725  1.347465  1.355015  1.348542  1.354332  1.356036  1.352410 
average row locality = 9183134/6795729 = 1.351310
average row locality_1 = 3298672/2745090 = 1.201663
average row locality_2 = 2994779/2066323 = 1.449328
average row locality_3 = 2889683/1984316 = 1.456262
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     66603     64417     64022     62714     65518     64145     65642     64787     65990     63841     65196     64396     65759     63895     65066     63996 
dram[1]:     63862     62605     63712     62676     64013     64047     64431     64549     64709     64345     64083     63767     64045     64016     64024     64038 
dram[2]:     64185     64960     62885     63965     64987     68628     64583     66308     64388     64796     64379     65471     64856     66398     63484     65841 
dram[3]:     62697     63325     63268     63112     64033     65380     63801     65572     63777     64441     64565     63893     64216     63624     64226     64843 
dram[4]:     65248     63620     64704     62921     65087     65833     65861     64301     65048     63905     68333     64520     64873     64182     65324     65180 
dram[5]:     63534     63290     63704     63336     63859     64931     64187     65481     64498     64227     64264     63526     64673     63811     63877     65045 
total reads: 6188979
bank skew: 68628/62605 = 1.10
chip skew: 1040114/1022922 = 1.02
number of total write accesses:
dram[0]:     33307     31108     30722     29383     32237     30859     32360     31496     32728     30584     31927     31119     32474     30635     31799     30727 
dram[1]:     30562     29315     30407     29353     30752     30780     31167     31259     31449     31075     30814     30499     30769     30754     30763     30786 
dram[2]:     30879     31659     29599     30635     31702     35345     31287     33030     31128     31531     31106     32195     31586     33129     30217     32570 
dram[3]:     29402     30029     29976     29790     30762     32114     30526     32291     30527     31180     31293     30618     30942     30367     30966     31582 
dram[4]:     31949     30329     31406     29633     31795     32544     32580     31019     31786     30639     35061     31243     31606     30911     32054     31904 
dram[5]:     30239     29990     30382     30041     30582     31671     30913     32205     31247     30966     30993     30261     31412     30548     30618     31777 
total reads: 2994236
bank skew: 35345/29315 = 1.21
chip skew: 507598/490504 = 1.03
average mf latency per bank:
dram[0]:       1035       933      1034       944      1040       946      1042       952      1022       929      1030       933      1033       944      1047       953
dram[1]:        890       888       899       896       907       895       907       901       888       882       895       888       897       893       910       900
dram[2]:        974      1172       988      1183       985      1459       992      1189       974      1173       977      1173       985      1182       998      1193
dram[3]:        901       945       899       950       909       964       913       956       899       940       898       946       905       954       913       968
dram[4]:       1046      1034      1047      1040      1057      1043      1062      1050      1043      1034      1065      1032      1052      1042      1063      1057
dram[5]:        910       929       916       935       920       939       924       944       905       923       911       932       915       936       929       948
maximum mf latency per bank:
dram[0]:       5552      4817      4745      5671      5253      5550      6080      4980      6287      4695      5953      6061      6229      4949      5812      5589
dram[1]:       5333      5077      5592      5266      5420      5751      6076      5026      5801      5332      4240      5235      5587      5776      5780      5532
dram[2]:       6097      6353      5130      6141      6012      7248      5936      6253      5735      6846      5571      7368      5884      7154      5220      6572
dram[3]:       5363      5446      5178      5869      5084      4622      5703      5853      5195      5114      5286      6150      6077      5146      4727      5563
dram[4]:       6237      5378      5645      4857      5167      5898      5298      5682      5428      5608      5891      4539      6376      5334      5779      5554
dram[5]:       4492      5509      4962      5545      4769      5882      5644      5720      5348      5385      4631      5057      5778      5203      5044      5243
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9487861 n_nop=4129876 n_act=1139575 n_pre=1139562 n_req=1390153 n_req_1=150527 n_req_2=510422 n_req_3=729204 n_rd=2071942 n_write=1006906 bw_util=0.5861 bw_util_1=0.06345 bw_util_2=0.2152 bw_util_3=0.3074 blp=10.095758 blp_1= 1.763750 blp_2= 3.601190 blp_3= 4.902171
 n_activity=9478884 dram_eff=0.5866 dram_eff_1=0.06351 dram_eff_2=0.2154 dram_eff_3=0.3077
bk0: 133206a 3759508i bk1: 128834a 3873135i bk2: 128044a 3815260i bk3: 125426a 3862167i bk4: 131034a 3351687i bk5: 128290a 3388236i bk6: 131282a 3053294i bk7: 129572a 3004418i bk8: 131974a 3811572i bk9: 127680a 3939265i bk10: 130390a 3658186i bk11: 128790a 3627078i bk12: 131510a 3326706i bk13: 127790a 3426450i bk14: 130130a 3127304i bk15: 127990a 3122063i 
bw_dist = 0.063	0.215	0.307	0.413	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.4364
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9487861 n_nop=4223147 n_act=1118950 n_pre=1118937 n_req=1377088 n_req_1=137474 n_req_2=510416 n_req_3=729198 n_rd=2045831 n_write=980996 bw_util=0.5806 bw_util_1=0.05796 bw_util_2=0.2152 bw_util_3=0.3074 blp=9.775849 blp_1= 1.729340 blp_2= 3.593113 blp_3= 4.858683
 n_activity=9462480 dram_eff=0.5821 dram_eff_1=0.05811 dram_eff_2=0.2158 dram_eff_3=0.3082
bk0: 127724a 4186060i bk1: 125208a 4198579i bk2: 127424a 3941633i bk3: 125352a 3950044i bk4: 128026a 3651984i bk5: 128094a 3515244i bk6: 128862a 3333738i bk7: 129095a 3172742i bk8: 129418a 4046824i bk9: 128688a 3944717i bk10: 128164a 3875403i bk11: 127532a 3813696i bk12: 128088a 3650553i bk13: 128032a 3526201i bk14: 128048a 3372953i bk15: 128076a 3239375i 
bw_dist = 0.058	0.215	0.307	0.417	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.6314
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9487861 n_nop=4099567 n_act=1146468 n_pre=1146454 n_req=1394282 n_req_1=154664 n_req_2=510420 n_req_3=729198 n_rd=2080206 n_write=1015166 bw_util=0.5878 bw_util_1=0.0652 bw_util_2=0.2152 bw_util_3=0.3074 blp=10.203051 blp_1= 1.802629 blp_2= 3.645208 blp_3= 4.924093
 n_activity=9483758 dram_eff=0.5881 dram_eff_1=0.06523 dram_eff_2=0.2153 dram_eff_3=0.3076
bk0: 128370a 4040156i bk1: 129918a 3790473i bk2: 125770a 3935849i bk3: 127930a 3668118i bk4: 129972a 3404854i bk5: 137252a 2751311i bk6: 129164a 3168116i bk7: 132616a 2767682i bk8: 128776a 3986411i bk9: 129592a 3802953i bk10: 128756a 3731858i bk11: 130934a 3444271i bk12: 129712a 3403795i bk13: 132796a 3030995i bk14: 126966a 3303083i bk15: 131682a 2826629i 
bw_dist = 0.065	0.215	0.307	0.412	0.000
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.7352
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9487861 n_nop=4208786 n_act=1122431 n_pre=1122417 n_req=1378941 n_req_1=139322 n_req_2=510421 n_req_3=729198 n_rd=2049514 n_write=984713 bw_util=0.5813 bw_util_1=0.05873 bw_util_2=0.2152 bw_util_3=0.3074 blp=9.831808 blp_1= 1.738971 blp_2= 3.606190 blp_3= 4.861187
 n_activity=9463801 dram_eff=0.5828 dram_eff_1=0.05888 dram_eff_2=0.2157 dram_eff_3=0.3082
bk0: 125390a 4306373i bk1: 126650a 4083000i bk2: 126532a 3990273i bk3: 126222a 3881279i bk4: 128062a 3642038i bk5: 130758a 3317308i bk6: 127600a 3385642i bk7: 131136a 3011499i bk8: 127554a 4140356i bk9: 128878a 3946479i bk10: 129130a 3806544i bk11: 127786a 3766092i bk12: 128430a 3611206i bk13: 127248a 3554809i bk14: 128452a 3325274i bk15: 129686a 3092526i 
bw_dist = 0.059	0.215	0.307	0.416	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.7772
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9487861 n_nop=4109199 n_act=1143960 n_pre=1143947 n_req=1393106 n_req_1=153524 n_req_2=510418 n_req_3=729164 n_rd=2077856 n_write=1012899 bw_util=0.5873 bw_util_1=0.06472 bw_util_2=0.2152 bw_util_3=0.3074 blp=10.162788 blp_1= 1.780288 blp_2= 3.613440 blp_3= 4.911892
 n_activity=9482232 dram_eff=0.5877 dram_eff_1=0.06476 dram_eff_2=0.2153 dram_eff_3=0.3076
bk0: 130496a 3904704i bk1: 127240a 3972818i bk2: 129408a 3713166i bk3: 125840a 3820413i bk4: 130174a 3400548i bk5: 131666a 3154162i bk6: 131722a 3003513i bk7: 128600a 3074100i bk8: 130090a 3937115i bk9: 127810a 3906009i bk10: 136666a 3223984i bk11: 129038a 3582852i bk12: 129744a 3417412i bk13: 128362a 3353981i bk14: 130644a 3068854i bk15: 130356a 2928390i 
bw_dist = 0.065	0.215	0.307	0.412	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.6373
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9487861 n_nop=4199114 n_act=1124318 n_pre=1124307 n_req=1380409 n_req_1=140799 n_req_2=510425 n_req_3=729185 n_rd=2052458 n_write=987664 bw_util=0.582 bw_util_1=0.05935 bw_util_2=0.2152 bw_util_3=0.3074 blp=9.869577 blp_1= 1.740683 blp_2= 3.604243 blp_3= 4.875054
 n_activity=9463910 dram_eff=0.5834 dram_eff_1=0.0595 dram_eff_2=0.2157 dram_eff_3=0.3082
bk0: 127066a 4181924i bk1: 126580a 4078253i bk2: 127408a 3908669i bk3: 126672a 3844181i bk4: 127718a 3639245i bk5: 129860a 3363589i bk6: 128374a 3325504i bk7: 130950a 3012035i bk8: 128994a 4050463i bk9: 128454a 3959424i bk10: 128524a 3821927i bk11: 127050a 3808011i bk12: 129346a 3534289i bk13: 127622a 3520476i bk14: 127754a 3387140i bk15: 130086a 3066072i 
bw_dist = 0.059	0.215	0.307	0.416	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.835

========= L2 cache stats =========
L2_cache_bank[0]: Access = 535090, Miss = 523808, Miss_rate = 0.979, Pending_hits = 1036, Reservation_fails = 575319
L2_cache_bank[1]: Access = 520055, Miss = 512203, Miss_rate = 0.985, Pending_hits = 514, Reservation_fails = 513144
L2_cache_bank[2]: Access = 520593, Miss = 512897, Miss_rate = 0.985, Pending_hits = 497, Reservation_fails = 485877
L2_cache_bank[3]: Access = 517266, Miss = 510054, Miss_rate = 0.986, Pending_hits = 386, Reservation_fails = 530654
L2_cache_bank[4]: Access = 520998, Miss = 513760, Miss_rate = 0.986, Pending_hits = 493, Reservation_fails = 365251
L2_cache_bank[5]: Access = 553592, Miss = 526382, Miss_rate = 0.951, Pending_hits = 817, Reservation_fails = 704085
L2_cache_bank[6]: Access = 517484, Miss = 510596, Miss_rate = 0.987, Pending_hits = 424, Reservation_fails = 451137
L2_cache_bank[7]: Access = 524307, Miss = 514205, Miss_rate = 0.981, Pending_hits = 597, Reservation_fails = 574802
L2_cache_bank[8]: Access = 535717, Miss = 524494, Miss_rate = 0.979, Pending_hits = 941, Reservation_fails = 537884
L2_cache_bank[9]: Access = 523626, Miss = 514477, Miss_rate = 0.983, Pending_hits = 515, Reservation_fails = 481180
L2_cache_bank[10]: Access = 520000, Miss = 512597, Miss_rate = 0.986, Pending_hits = 553, Reservation_fails = 477985
L2_cache_bank[11]: Access = 522836, Miss = 513667, Miss_rate = 0.982, Pending_hits = 622, Reservation_fails = 563578
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 535090, Miss = 523808 (0.979), PendingHit = 1036 (0.00194)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 520055, Miss = 512203 (0.985), PendingHit = 514 (0.000988)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 520593, Miss = 512897 (0.985), PendingHit = 497 (0.000955)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 517266, Miss = 510054 (0.986), PendingHit = 386 (0.000746)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 520998, Miss = 513760 (0.986), PendingHit = 493 (0.000946)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 553592, Miss = 526382 (0.951), PendingHit = 817 (0.00148)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 517484, Miss = 510596 (0.987), PendingHit = 424 (0.000819)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 524307, Miss = 514205 (0.981), PendingHit = 597 (0.00114)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 535717, Miss = 524494 (0.979), PendingHit = 941 (0.00176)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 523626, Miss = 514477 (0.983), PendingHit = 515 (0.000984)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 520000, Miss = 512597 (0.986), PendingHit = 553 (0.00106)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 522836, Miss = 513667 (0.982), PendingHit = 622 (0.00119)
L2 Cache Total Miss Rate = 0.981
Stream 1: L2 Cache Miss Rate = 0.943
Stream 2: L2 Cache Miss Rate = 0.999
Stream 3: L2 Cache Miss Rate = 0.971
Stream 1: Accesses  = 2096257
Stream 1: Misses  = 1976773
Stream 2: Accesses  = 2136143
Stream 2: Misses  = 2134947
Stream 3: Accesses  = 4175421
Stream 3: Misses  = 4054193
Stream 1+2: Accesses  = 4232400
Stream 1+2: Misses  = 4111720
Stream 1+2+3: Accesses  = 8407821
Stream 1+2+3: Misses  = 8165913
Total Accesses  = 6311564
MPKI-CORES
CORE_L2MPKI_0	86.131
CORE_L2MPKI_1	89.949
CORE_L2MPKI_2	90.180
CORE_L2MPKI_3	89.189
CORE_L2MPKI_4	89.939
CORE_L2MPKI_5	89.521
CORE_L2MPKI_6	85.672
CORE_L2MPKI_7	87.943
CORE_L2MPKI_8	88.667
CORE_L2MPKI_9	86.963
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	1.596
CORE_L2MPKI_21	1.596
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.596
CORE_L2MPKI_25	1.596
CORE_L2MPKI_26	1.596
CORE_L2MPKI_27	1.596
CORE_L2MPKI_28	1.596
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	1.596
CORE_L2MPKI_31	1.596
CORE_L2MPKI_32	1.596
CORE_L2MPKI_33	1.596
CORE_L2MPKI_34	1.596
CORE_L2MPKI_35	1.596
CORE_L2MPKI_36	1.596
CORE_L2MPKI_37	1.596
CORE_L2MPKI_38	1.596
CORE_L2MPKI_39	1.596
CORE_L2MPKI_40	1.596
CORE_L2MPKI_41	1.596
CORE_L2MPKI_42	1.596
CORE_L2MPKI_43	1.596
CORE_L2MPKI_44	1.596
CORE_L2MPKI_45	1.596
CORE_L2MPKI_46	1.596
CORE_L2MPKI_47	1.596
CORE_L2MPKI_48	1.596
CORE_L2MPKI_49	1.596
CORE_L2MPKI_50	1.596
CORE_L2MPKI_51	1.596
CORE_L2MPKI_52	1.596
CORE_L2MPKI_53	1.596
CORE_L2MPKI_54	1.596
CORE_L2MPKI_55	1.596
CORE_L2MPKI_56	1.596
CORE_L2MPKI_57	1.596
CORE_L2MPKI_58	1.596
CORE_L2MPKI_59	1.596
Avg_MPKI_Stream1= 45.006
Avg_MPKI_Stream2= 1.596
Avg_MPKI_Stream3= 1.596
MISSES-CORES
CORE_MISSES_0	79163
CORE_MISSES_1	89894
CORE_MISSES_2	87525
CORE_MISSES_3	91889
CORE_MISSES_4	91816
CORE_MISSES_5	93093
CORE_MISSES_6	84307
CORE_MISSES_7	91984
CORE_MISSES_8	82394
CORE_MISSES_9	84342
CORE_MISSES_10	106801
CORE_MISSES_11	109400
CORE_MISSES_12	113240
CORE_MISSES_13	106762
CORE_MISSES_14	112642
CORE_MISSES_15	110741
CORE_MISSES_16	111960
CORE_MISSES_17	108720
CORE_MISSES_18	110060
CORE_MISSES_19	110040
CORE_MISSES_20	108105
CORE_MISSES_21	109400
CORE_MISSES_22	110685
CORE_MISSES_23	108640
CORE_MISSES_24	107402
CORE_MISSES_25	106802
CORE_MISSES_26	110002
CORE_MISSES_27	110000
CORE_MISSES_28	109360
CORE_MISSES_29	106760
CORE_MISSES_30	106139
CORE_MISSES_31	104217
CORE_MISSES_32	106153
CORE_MISSES_33	105494
CORE_MISSES_34	103493
CORE_MISSES_35	104831
CORE_MISSES_36	105513
CORE_MISSES_37	103553
CORE_MISSES_38	105448
CORE_MISSES_39	102950
CORE_MISSES_40	103533
CORE_MISSES_41	104171
CORE_MISSES_42	102269
CORE_MISSES_43	103523
CORE_MISSES_44	104811
CORE_MISSES_45	104802
CORE_MISSES_46	102269
CORE_MISSES_47	106765
CORE_MISSES_48	105462
CORE_MISSES_49	99601
CORE_MISSES_50	103502
CORE_MISSES_51	104141
CORE_MISSES_52	101585
CORE_MISSES_53	104761
CORE_MISSES_54	101523
CORE_MISSES_55	104782
CORE_MISSES_56	107380
CORE_MISSES_57	106100
CORE_MISSES_58	102920
CORE_MISSES_59	103520
L2_MISSES = 6189140
L2_total_cache_accesses = 6311564
L2_total_cache_misses = 6189140
L2_total_cache_miss_rate = 0.9806
L2_total_cache_pending_hits = 7395
L2_total_cache_reservation_fails = 6260896
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 112298
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7047
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4063965
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4110642
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2125000
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2127068
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2675
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 345
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 174
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 23086
L2_cache_data_port_util = 0.028
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=20085518
icnt_total_pkts_simt_to_mem=15819468
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       1.3893
gpu_ipc_2 =     189.3816
gpu_ipc_3 =     272.4689
gpu_tot_sim_cycle_stream_1 = 8272013
gpu_tot_sim_cycle_stream_2 = 8270359
gpu_tot_sim_cycle_stream_3 = 8250558
gpu_sim_insn_1 = 11492000
gpu_sim_insn_2 = 1566254080
gpu_sim_insn_3 = 2248020576
gpu_sim_cycle = 8272014
gpu_sim_insn = 3825766656
gpu_ipc =     462.4952
gpu_tot_sim_cycle = 8272014
gpu_tot_sim_insn = 3825766656
gpu_tot_ipc =     462.4952
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 39632269
gpu_stall_icnt2sh    = 143393
gpu_total_sim_rate=249642

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 60466329
	L1I_total_cache_misses = 50989
	L1I_total_cache_miss_rate = 0.0008
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 66170
L1D_cache:
	L1D_cache_core[0]: Access = 122, Miss = 122, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 414
	L1D_cache_core[1]: Access = 126, Miss = 126, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 526
	L1D_cache_core[2]: Access = 122, Miss = 122, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 470
	L1D_cache_core[3]: Access = 130, Miss = 130, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 436
	L1D_cache_core[4]: Access = 130, Miss = 130, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 487
	L1D_cache_core[5]: Access = 130, Miss = 130, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 546
	L1D_cache_core[6]: Access = 122, Miss = 122, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[7]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 507
	L1D_cache_core[8]: Access = 116, Miss = 116, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 528
	L1D_cache_core[9]: Access = 124, Miss = 124, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 566
	L1D_cache_core[10]: Access = 122420, Miss = 122420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7442220
	L1D_cache_core[11]: Access = 125660, Miss = 125660, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7467061
	L1D_cache_core[12]: Access = 128860, Miss = 128860, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7457100
	L1D_cache_core[13]: Access = 122400, Miss = 122400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7471355
	L1D_cache_core[14]: Access = 128280, Miss = 128280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7443059
	L1D_cache_core[15]: Access = 126380, Miss = 126380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7403575
	L1D_cache_core[16]: Access = 128260, Miss = 128260, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7472942
	L1D_cache_core[17]: Access = 125000, Miss = 125000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7479186
	L1D_cache_core[18]: Access = 125700, Miss = 125700, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7422462
	L1D_cache_core[19]: Access = 125640, Miss = 125640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7521104
	L1D_cache_core[20]: Access = 123740, Miss = 123740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7483630
	L1D_cache_core[21]: Access = 124380, Miss = 124380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7472890
	L1D_cache_core[22]: Access = 126940, Miss = 126940, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7436824
	L1D_cache_core[23]: Access = 124260, Miss = 124260, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7464498
	L1D_cache_core[24]: Access = 123020, Miss = 123020, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7511417
	L1D_cache_core[25]: Access = 121760, Miss = 121760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7451068
	L1D_cache_core[26]: Access = 125620, Miss = 125620, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7478483
	L1D_cache_core[27]: Access = 124960, Miss = 124960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7472178
	L1D_cache_core[28]: Access = 124980, Miss = 124980, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7515482
	L1D_cache_core[29]: Access = 121740, Miss = 121740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7453975
	L1D_cache_core[30]: Access = 121520, Miss = 121520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7393663
	L1D_cache_core[31]: Access = 119766, Miss = 119766, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7342709
	L1D_cache_core[32]: Access = 121715, Miss = 121715, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7305488
	L1D_cache_core[33]: Access = 120857, Miss = 120857, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7345901
	L1D_cache_core[34]: Access = 119828, Miss = 119828, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7271692
	L1D_cache_core[35]: Access = 120144, Miss = 120144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7286724
	L1D_cache_core[36]: Access = 121319, Miss = 121319, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7306086
	L1D_cache_core[37]: Access = 119489, Miss = 119489, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7325880
	L1D_cache_core[38]: Access = 121055, Miss = 121055, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7244595
	L1D_cache_core[39]: Access = 118666, Miss = 118666, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7259893
	L1D_cache_core[40]: Access = 118916, Miss = 118916, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7282489
	L1D_cache_core[41]: Access = 119545, Miss = 119545, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7377121
	L1D_cache_core[42]: Access = 117668, Miss = 117668, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7310925
	L1D_cache_core[43]: Access = 118838, Miss = 118838, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7411125
	L1D_cache_core[44]: Access = 120519, Miss = 120519, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7418751
	L1D_cache_core[45]: Access = 119531, Miss = 119531, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7241645
	L1D_cache_core[46]: Access = 117510, Miss = 117510, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7279344
	L1D_cache_core[47]: Access = 121424, Miss = 121424, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7219865
	L1D_cache_core[48]: Access = 121527, Miss = 121527, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7303447
	L1D_cache_core[49]: Access = 114628, Miss = 114628, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7291597
	L1D_cache_core[50]: Access = 118754, Miss = 118754, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7372395
	L1D_cache_core[51]: Access = 119663, Miss = 119663, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7343929
	L1D_cache_core[52]: Access = 116827, Miss = 116827, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7374361
	L1D_cache_core[53]: Access = 119475, Miss = 119475, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7333189
	L1D_cache_core[54]: Access = 117160, Miss = 117160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7296279
	L1D_cache_core[55]: Access = 119989, Miss = 119989, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7276680
	L1D_cache_core[56]: Access = 122839, Miss = 122839, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7240807
	L1D_cache_core[57]: Access = 121590, Miss = 121590, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7288976
	L1D_cache_core[58]: Access = 117974, Miss = 117974, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7240318
	L1D_cache_core[59]: Access = 119588, Miss = 119588, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7343809
	L1D_total_cache_accesses = 6089574
	L1D_total_cache_misses = 6089574
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 368655221
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.007
L1C_cache:
	L1C_total_cache_accesses = 302604
	L1C_total_cache_misses = 1120
	L1C_total_cache_miss_rate = 0.0037
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3654631
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 297875337
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 301484
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2434943
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 70779884
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 60415340
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 50989
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 66170
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1300, 1262, 1300, 1262, 1262, 1262, 1262, 1139, 1262, 1124, 1262, 840, 1262, 764, 1262, 740, 1262, 650, 1262, 642, 1262, 640, 1262, 642, 1262, 631, 1262, 631, 1262, 631, 1262, 631, 
gpgpu_n_tot_thrd_icount = 3828197248
gpgpu_n_tot_w_icount = 119631164
gpgpu_n_stall_shd_mem = 451321829
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4810074
gpgpu_n_mem_write_global = 2434838
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 118092864
gpgpu_n_store_insn = 77918400
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 9683328
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 451321829
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:683676171	W0_Idle:71787290	W0_Scoreboard:117546350	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:119631869
Warp Occupancy Distribution:
Stall:236829735	W0_Idle:44650610	W0_Scoreboard:24383345	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:25016870
Warp Occupancy Distribution:
Stall:224660768	W0_Idle:12474593	W0_Scoreboard:45831478	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:47913721
warp_utilization0: 0.120519
warp_utilization1: 0.075607
warp_utilization2: 0.144807
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 29236144 {8:3654518,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 331137968 {136:2434838,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 46649216 {40:1149173,72:2903,136:3480,}
traffic_breakdown_coretomem[INST_ACC_R] = 29840 {8:3730,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 496977456 {136:3654246,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 19477344 {8:2434668,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 46641416 {40:1148978,72:2903,136:3480,}
traffic_breakdown_memtocore[INST_ACC_R] = 507280 {136:3730,}
maxmrqlatency = 1225 
maxdqlatency = 0 
maxmflatency = 7368 
averagemflatency = 1438 
averagemflatency_1 = 1318 
averagemflatency_2= 1489 
averagemflatency_3 = 1508 
averagemrqlatency_1 = 61 
averagemrqlatency_2 = 73 
averagemrqlatency_3 = 72 
max_icnt2mem_latency = 6968 
max_icnt2sh_latency = 8272013 
mrq_lat_table:2916859 	86970 	145114 	329085 	983568 	1688490 	2266100 	1720980 	425718 	7209 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	22032 	169380 	1617672 	4387468 	1044610 	3172 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	30933 	40873 	157079 	287734 	368770 	995811 	2750737 	2423258 	191893 	1320 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	4184195 	618799 	6380 	292 	0 	0 	0 	0 	0 	1418 	2404 	5109 	9655 	19265 	41529 	82620 	162155 	314404 	624851 	1171258 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	43 	646 	15853 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        30        20        26        28        30        24        30        20        32        12        18        20        32 
dram[1]:        30        32        32        22        20        22        28        24        20        28        18        28        14        26        20        34 
dram[2]:        32        32        28        20        20        24        22        26        18        20        30        18        22        16        32        24 
dram[3]:        28        32        40        22        20        22        26        26        16        36        30        16        16        14        30        18 
dram[4]:        32        32        22        40        24        12        28        20        22        16        20        32        20        16        32        28 
dram[5]:        32        32        22        22        24        24        24        18        22        26        22        28        28        16        32        22 
maximum service time to same row:
dram[0]:      1133      1246      1407      1814      2419      2232      1729      1821      2207      2298      1822      1830      1797      2117      1916      2281 
dram[1]:      1144      1377      1201      1149      2161      1729      1735      1725      1986      2117      1819      1709      1800      1885      2323      1862 
dram[2]:      1122      1367      1259      1319      1704      2753      1699      1707      2509      2040      1760      1735      1747      1740      1979      2125 
dram[3]:      1343      1281      1710      1316      1704      1784      1697      1720      2226      1898      1758      1732      1797      1745      1970      2163 
dram[4]:      1183      1152      1199      1491      2086      1774      1710      1738      2143      2125      1719      1732      1709      1764      2141      1857 
dram[5]:      1516      1283      1412      1238      1691      1766      1710      1755      1887      1863      1713      1737      1707      1769      1934      1832 
average row accesses per activate:
dram[0]:  1.338957  1.348781  1.355652  1.363204  1.343385  1.351557  1.349492  1.354092  1.339330  1.350450  1.345093  1.349623  1.344394  1.355652  1.348352  1.355869 
dram[1]:  1.348576  1.358317  1.352005  1.361133  1.348734  1.348445  1.349747  1.350985  1.342384  1.343782  1.348004  1.352441  1.351029  1.350102  1.352412  1.351900 
dram[2]:  1.349910  1.347982  1.361030  1.356381  1.346704  1.333505  1.354022  1.349051  1.347118  1.346245  1.347772  1.342933  1.349534  1.342886  1.358793  1.346508 
dram[3]:  1.358898  1.354322  1.355008  1.356308  1.349706  1.342906  1.354758  1.345968  1.345742  1.343421  1.343327  1.348116  1.347915  1.353555  1.349894  1.346338 
dram[4]:  1.345666  1.358019  1.349699  1.363058  1.348464  1.345707  1.348773  1.358262  1.343859  1.354240  1.328494  1.348926  1.348156  1.356069  1.345935  1.349936 
dram[5]:  1.351999  1.353034  1.352651  1.355578  1.350112  1.348585  1.352045  1.347190  1.344290  1.346954  1.345685  1.352953  1.347398  1.352688  1.352870  1.348976 
average row locality = 10570105/7831819 = 1.349636
average row locality_1 = 3823879/3188873 = 1.199132
average row locality_2 = 3430859/2367152 = 1.449362
average row locality_3 = 3315367/2275794 = 1.456796
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     76318     73983     73411     72196     75160     73819     75284     74440     75682     73453     74939     74088     75433     73585     74756     73723 
dram[1]:     73371     72128     73158     71944     73630     73729     74011     74175     74340     74023     73812     73412     73515     73692     73664     73728 
dram[2]:     73753     74544     72246     73485     74676     78495     74208     76071     74028     74407     74053     75254     74533     76146     73042     75687 
dram[3]:     72075     72694     72847     72508     73674     75111     73429     75266     73450     74083     74357     73449     73859     73071     73838     74651 
dram[4]:     74844     73174     74177     72398     74747     75553     75480     73965     74660     73501     78346     74281     74529     73808     75112     75057 
dram[5]:     73008     72752     73145     72789     73466     74518     73788     75188     74106     73785     73904     73108     74320     73348     73493     74980 
total reads: 7112922
bank skew: 78495/71944 = 1.09
chip skew: 1194628/1176332 = 1.02
number of total write accesses:
dram[0]:     38196     35859     35315     34063     37057     35699     37188     36341     37620     35396     36849     35994     37364     35514     36691     35640 
dram[1]:     35277     34019     35093     33831     35552     35642     35968     36114     36302     35979     35743     35331     35482     35649     35620     35664 
dram[2]:     35610     36434     34144     35371     36555     40395     36093     37996     35948     36363     35940     37173     36453     38092     34949     37623 
dram[3]:     33955     34613     34765     34422     35583     37032     35358     37227     35403     36056     36268     35379     35802     35052     35768     36605 
dram[4]:     36710     35057     36088     34309     36624     37442     37367     35861     36590     35449     40250     36195     36462     35742     37034     36985 
dram[5]:     34892     34661     35042     34730     35376     36449     35729     37139     36072     35753     35811     35045     36265     35308     35436     36927 
total reads: 3457279
bank skew: 40395/33831 = 1.19
chip skew: 585139/567266 = 1.03
average mf latency per bank:
dram[0]:       1027       937      1028       947      1033       950      1034       956      1014       933      1022       937      1026       948      1040       957
dram[1]:        904       902       912       911       920       908       919       914       901       896       907       902       911       908       924       915
dram[2]:        972      1153       987      1164       984      1408       991      1170       972      1154       976      1155       983      1163       997      1174
dram[3]:        909       955       907       961       917       973       921       967       905       951       905       957       913       965       921       978
dram[4]:       1040      1034      1044      1040      1050      1043      1056      1051      1038      1034      1054      1032      1047      1042      1057      1055
dram[5]:        922       946       929       951       933       955       937       961       919       940       923       949       928       954       941       965
maximum mf latency per bank:
dram[0]:       5552      4817      4745      5671      5253      5550      6080      4980      6287      4695      5953      6061      6229      4949      5812      5589
dram[1]:       5333      5077      5592      5266      5420      5751      6076      5026      5801      5332      4424      5235      5587      5776      5780      5532
dram[2]:       6097      6353      5130      6141      6012      7248      5936      6253      5735      6846      5571      7368      5884      7154      5220      6572
dram[3]:       5363      5446      5178      5869      5084      4622      5703      5853      5195      5114      5286      6150      6077      5146      4727      5563
dram[4]:       6237      5378      5645      4857      5167      5898      5298      5682      5428      5608      5891      4539      6376      5334      5779      5554
dram[5]:       4492      5509      4962      5545      4769      5882      5644      5720      5348      5385      4631      5057      5778      5203      5044      5243
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10919058 n_nop=4752245 n_act=1312383 n_pre=1312368 n_req=1596179 n_req_1=175300 n_req_2=583336 n_req_3=837543 n_rd=2380512 n_write=1161550 bw_util=0.5847 bw_util_1=0.06422 bw_util_2=0.2137 bw_util_3=0.3068 blp=10.095114 blp_1= 1.766925 blp_2= 3.581086 blp_3= 4.887938
 n_activity=10909058 dram_eff=0.5853 dram_eff_1=0.06428 dram_eff_2=0.2139 dram_eff_3=0.3071
bk0: 152634a 4351352i bk1: 147966a 4460179i bk2: 146822a 4413671i bk3: 144392a 4429703i bk4: 150320a 3877791i bk5: 147638a 3879402i bk6: 150562a 3533238i bk7: 148880a 3460906i bk8: 151364a 4399746i bk9: 146906a 4523625i bk10: 149878a 4210087i bk11: 148176a 4154908i bk12: 150864a 3843455i bk13: 147158a 3924260i bk14: 149508a 3594445i bk15: 147444a 3563117i 
bw_dist = 0.064	0.214	0.307	0.414	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.4268
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10919058 n_nop=4849921 n_act=1291001 n_pre=1290986 n_req=1581997 n_req_1=161956 n_req_2=583330 n_req_3=836711 n_rd=2352628 n_write=1134522 bw_util=0.5795 bw_util_1=0.05933 bw_util_2=0.2137 bw_util_3=0.3065 blp=9.803638 blp_1= 1.736903 blp_2= 3.571705 blp_3= 4.843891
 n_activity=10891915 dram_eff=0.581 dram_eff_1=0.05948 dram_eff_2=0.2142 dram_eff_3=0.3073
bk0: 146742a 4806956i bk1: 144256a 4797389i bk2: 146316a 4531788i bk3: 143886a 4550102i bk4: 147250a 4182177i bk5: 147458a 4016313i bk6: 148016a 3826603i bk7: 148348a 3635144i bk8: 148678a 4648502i bk9: 148046a 4514973i bk10: 147624a 4420110i bk11: 146824a 4356241i bk12: 147030a 4195191i bk13: 147378a 4019790i bk14: 147326a 3854351i bk15: 147450a 3695571i 
bw_dist = 0.059	0.214	0.307	0.418	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.7043
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10919058 n_nop=4720196 n_act=1319696 n_pre=1319688 n_req=1600532 n_req_1=179662 n_req_2=583338 n_req_3=837532 n_rd=2389222 n_write=1170256 bw_util=0.5863 bw_util_1=0.06581 bw_util_2=0.2137 bw_util_3=0.3068 blp=10.191129 blp_1= 1.803030 blp_2= 3.620448 blp_3= 4.904634
 n_activity=10914276 dram_eff=0.5866 dram_eff_1=0.06584 dram_eff_2=0.2138 dram_eff_3=0.3069
bk0: 147506a 4654335i bk1: 149086a 4379509i bk2: 144490a 4533001i bk3: 146968a 4220900i bk4: 149352a 3923543i bk5: 156990a 3223838i bk6: 148412a 3653541i bk7: 152138a 3208891i bk8: 148054a 4589411i bk9: 148812a 4377726i bk10: 148106a 4288149i bk11: 150502a 3961135i bk12: 149064a 3921252i bk13: 152290a 3516102i bk14: 146078a 3793898i bk15: 151374a 3248692i 
bw_dist = 0.066	0.214	0.307	0.413	0.000
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.7146
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10919058 n_nop=4834116 n_act=1294854 n_pre=1294840 n_req=1584001 n_req_1=164033 n_req_2=583339 n_req_3=836629 n_rd=2356684 n_write=1138564 bw_util=0.5803 bw_util_1=0.06009 bw_util_2=0.2137 bw_util_3=0.3065 blp=9.856963 blp_1= 1.747657 blp_2= 3.584090 blp_3= 4.844895
 n_activity=10893285 dram_eff=0.5816 dram_eff_1=0.06023 dram_eff_2=0.2142 dram_eff_3=0.3072
bk0: 144144a 4940399i bk1: 145388a 4699016i bk2: 145694a 4560104i bk3: 145016a 4456216i bk4: 147346a 4162797i bk5: 150214a 3813967i bk6: 146850a 3870662i bk7: 150528a 3462213i bk8: 146900a 4736470i bk9: 148164a 4519536i bk10: 148710a 4346577i bk11: 146896a 4316166i bk12: 147718a 4130207i bk13: 146140a 4085253i bk14: 147676a 3817223i bk15: 149300a 3524108i 
bw_dist = 0.060	0.214	0.306	0.417	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.8271
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10919058 n_nop=4728563 n_act=1317482 n_pre=1317469 n_req=1599527 n_req_1=178724 n_req_2=583336 n_req_3=837467 n_rd=2387232 n_write=1168312 bw_util=0.586 bw_util_1=0.06547 bw_util_2=0.2137 bw_util_3=0.3068 blp=10.162916 blp_1= 1.784373 blp_2= 3.594722 blp_3= 4.897305
 n_activity=10912509 dram_eff=0.5863 dram_eff_1=0.06551 dram_eff_2=0.2138 dram_eff_3=0.307
bk0: 149686a 4518927i bk1: 146344a 4563855i bk2: 148354a 4294277i bk3: 144796a 4380002i bk4: 149494a 3918480i bk5: 151104a 3641589i bk6: 150948a 3481365i bk7: 147926a 3523631i bk8: 149318a 4535013i bk9: 147002a 4483731i bk10: 156692a 3732298i bk11: 148556a 4106982i bk12: 149058a 3931674i bk13: 147616a 3846285i bk14: 150224a 3520871i bk15: 150114a 3348131i 
bw_dist = 0.065	0.214	0.307	0.413	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.6318
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10919058 n_nop=4825692 n_act=1296382 n_pre=1296370 n_req=1585384 n_req_1=165307 n_req_2=583343 n_req_3=836734 n_rd=2359360 n_write=1141254 bw_util=0.5808 bw_util_1=0.06056 bw_util_2=0.2137 bw_util_3=0.3065 blp=9.886886 blp_1= 1.748716 blp_2= 3.585183 blp_3= 4.856990
 n_activity=10893273 dram_eff=0.5821 dram_eff_1=0.0607 dram_eff_2=0.2142 dram_eff_3=0.3072
bk0: 146014a 4811609i bk1: 145504a 4685478i bk2: 146286a 4501119i bk3: 145576a 4411281i bk4: 146930a 4163577i bk5: 149036a 3879257i bk6: 147576a 3805943i bk7: 150367a 3462307i bk8: 148212a 4651040i bk9: 147566a 4547847i bk10: 147800a 4387686i bk11: 146212a 4356976i bk12: 148640a 4059912i bk13: 146695a 4034326i bk14: 146986a 3873226i bk15: 149960a 3481507i 
bw_dist = 0.061	0.214	0.307	0.417	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.8845

========= L2 cache stats =========
L2_cache_bank[0]: Access = 613292, Miss = 601001, Miss_rate = 0.980, Pending_hits = 1082, Reservation_fails = 640727
L2_cache_bank[1]: Access = 598216, Miss = 589303, Miss_rate = 0.985, Pending_hits = 569, Reservation_fails = 597271
L2_cache_bank[2]: Access = 598116, Miss = 589516, Miss_rate = 0.986, Pending_hits = 527, Reservation_fails = 544294
L2_cache_bank[3]: Access = 595040, Miss = 586848, Miss_rate = 0.986, Pending_hits = 424, Reservation_fails = 599399
L2_cache_bank[4]: Access = 598722, Miss = 590550, Miss_rate = 0.986, Pending_hits = 526, Reservation_fails = 429568
L2_cache_bank[5]: Access = 632772, Miss = 604100, Miss_rate = 0.955, Pending_hits = 899, Reservation_fails = 801894
L2_cache_bank[6]: Access = 595404, Miss = 587546, Miss_rate = 0.987, Pending_hits = 478, Reservation_fails = 497682
L2_cache_bank[7]: Access = 602165, Miss = 590849, Miss_rate = 0.981, Pending_hits = 645, Reservation_fails = 639211
L2_cache_bank[8]: Access = 614183, Miss = 601911, Miss_rate = 0.980, Pending_hits = 974, Reservation_fails = 616566
L2_cache_bank[9]: Access = 601959, Miss = 591750, Miss_rate = 0.983, Pending_hits = 566, Reservation_fails = 576533
L2_cache_bank[10]: Access = 597655, Miss = 589242, Miss_rate = 0.986, Pending_hits = 597, Reservation_fails = 536643
L2_cache_bank[11]: Access = 600833, Miss = 590482, Miss_rate = 0.983, Pending_hits = 677, Reservation_fails = 642656
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 613292, Miss = 601001 (0.98), PendingHit = 1082 (0.00176)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 598216, Miss = 589303 (0.985), PendingHit = 569 (0.000951)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 598116, Miss = 589516 (0.986), PendingHit = 527 (0.000881)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 595040, Miss = 586848 (0.986), PendingHit = 424 (0.000713)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 598722, Miss = 590550 (0.986), PendingHit = 526 (0.000879)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 632772, Miss = 604100 (0.955), PendingHit = 899 (0.00142)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 595404, Miss = 587546 (0.987), PendingHit = 478 (0.000803)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 602165, Miss = 590849 (0.981), PendingHit = 645 (0.00107)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 614183, Miss = 601911 (0.98), PendingHit = 974 (0.00159)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 601959, Miss = 591750 (0.983), PendingHit = 566 (0.00094)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 597655, Miss = 589242 (0.986), PendingHit = 597 (0.000999)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 600833, Miss = 590482 (0.983), PendingHit = 677 (0.00113)
L2 Cache Total Miss Rate = 0.981
Stream 1: L2 Cache Miss Rate = 0.945
Stream 2: L2 Cache Miss Rate = 0.999
Stream 3: L2 Cache Miss Rate = 0.972
Stream 1: Accesses  = 2415439
Stream 1: Misses  = 2283638
Stream 2: Accesses  = 2447073
Stream 2: Misses  = 2445705
Stream 3: Accesses  = 4801284
Stream 3: Misses  = 4667393
Stream 1+2: Accesses  = 4862512
Stream 1+2: Misses  = 4729343
Stream 1+2+3: Accesses  = 9663796
Stream 1+2+3: Misses  = 9396736
Total Accesses  = 7248357
MPKI-CORES
CORE_L2MPKI_0	87.136
CORE_L2MPKI_1	90.374
CORE_L2MPKI_2	90.775
CORE_L2MPKI_3	89.202
CORE_L2MPKI_4	90.350
CORE_L2MPKI_5	90.452
CORE_L2MPKI_6	87.076
CORE_L2MPKI_7	88.531
CORE_L2MPKI_8	89.714
CORE_L2MPKI_9	88.182
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	1.596
CORE_L2MPKI_21	1.596
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.596
CORE_L2MPKI_25	1.596
CORE_L2MPKI_26	1.596
CORE_L2MPKI_27	1.596
CORE_L2MPKI_28	1.596
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	1.596
CORE_L2MPKI_31	1.596
CORE_L2MPKI_32	1.596
CORE_L2MPKI_33	1.596
CORE_L2MPKI_34	1.596
CORE_L2MPKI_35	1.596
CORE_L2MPKI_36	1.596
CORE_L2MPKI_37	1.596
CORE_L2MPKI_38	1.596
CORE_L2MPKI_39	1.596
CORE_L2MPKI_40	1.596
CORE_L2MPKI_41	1.596
CORE_L2MPKI_42	1.596
CORE_L2MPKI_43	1.596
CORE_L2MPKI_44	1.596
CORE_L2MPKI_45	1.596
CORE_L2MPKI_46	1.596
CORE_L2MPKI_47	1.596
CORE_L2MPKI_48	1.596
CORE_L2MPKI_49	1.596
CORE_L2MPKI_50	1.596
CORE_L2MPKI_51	1.596
CORE_L2MPKI_52	1.596
CORE_L2MPKI_53	1.596
CORE_L2MPKI_54	1.596
CORE_L2MPKI_55	1.596
CORE_L2MPKI_56	1.596
CORE_L2MPKI_57	1.596
CORE_L2MPKI_58	1.596
CORE_L2MPKI_59	1.596
Avg_MPKI_Stream1= 45.388
Avg_MPKI_Stream2= 1.596
Avg_MPKI_Stream3= 1.596
MISSES-CORES
CORE_MISSES_0	93808
CORE_MISSES_1	104091
CORE_MISSES_2	102467
CORE_MISSES_3	106700
CORE_MISSES_4	106176
CORE_MISSES_5	108496
CORE_MISSES_6	99116
CORE_MISSES_7	106586
CORE_MISSES_8	97683
CORE_MISSES_9	99909
CORE_MISSES_10	122421
CORE_MISSES_11	125660
CORE_MISSES_12	128860
CORE_MISSES_13	122402
CORE_MISSES_14	128282
CORE_MISSES_15	126381
CORE_MISSES_16	128260
CORE_MISSES_17	125000
CORE_MISSES_18	125700
CORE_MISSES_19	125640
CORE_MISSES_20	123745
CORE_MISSES_21	124380
CORE_MISSES_22	126945
CORE_MISSES_23	124260
CORE_MISSES_24	123022
CORE_MISSES_25	121762
CORE_MISSES_26	125622
CORE_MISSES_27	124960
CORE_MISSES_28	124980
CORE_MISSES_29	121740
CORE_MISSES_30	121521
CORE_MISSES_31	119764
CORE_MISSES_32	121703
CORE_MISSES_33	120850
CORE_MISSES_34	119822
CORE_MISSES_35	120139
CORE_MISSES_36	121314
CORE_MISSES_37	119479
CORE_MISSES_38	121047
CORE_MISSES_39	118650
CORE_MISSES_40	118919
CORE_MISSES_41	119544
CORE_MISSES_42	117662
CORE_MISSES_43	118827
CORE_MISSES_44	120519
CORE_MISSES_45	119522
CORE_MISSES_46	117506
CORE_MISSES_47	121417
CORE_MISSES_48	121516
CORE_MISSES_49	114615
CORE_MISSES_50	118735
CORE_MISSES_51	119650
CORE_MISSES_52	116814
CORE_MISSES_53	119460
CORE_MISSES_54	117144
CORE_MISSES_55	119972
CORE_MISSES_56	122822
CORE_MISSES_57	121578
CORE_MISSES_58	117960
CORE_MISSES_59	119573
L2_MISSES = 7113098
L2_total_cache_accesses = 7248357
L2_total_cache_misses = 7113098
L2_total_cache_miss_rate = 0.9813
L2_total_cache_pending_hits = 7964
L2_total_cache_reservation_fails = 7122444
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 124097
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7565
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4678150
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4678587
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2434755
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2415724
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3142
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 396
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 192
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 28033
L2_cache_data_port_util = 0.029
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=23048793
icnt_total_pkts_simt_to_mem=18156953
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       1.3893
gpu_ipc_2 =     189.3816
gpu_ipc_3 =     272.4689
gpu_tot_sim_cycle_stream_1 = 8272013
gpu_tot_sim_cycle_stream_2 = 8270359
gpu_tot_sim_cycle_stream_3 = 8250558
gpu_sim_insn_1 = 11492000
gpu_sim_insn_2 = 1566254080
gpu_sim_insn_3 = 2248020576
gpu_sim_cycle = 8272014
gpu_sim_insn = 3825766656
gpu_ipc =     462.4952
gpu_tot_sim_cycle = 8272014
gpu_tot_sim_insn = 3825766656
gpu_tot_ipc =     462.4952
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 39632269
gpu_stall_icnt2sh    = 143393
gpu_total_sim_rate=249642

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 60466329
	L1I_total_cache_misses = 50989
	L1I_total_cache_miss_rate = 0.0008
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 66170
L1D_cache:
	L1D_cache_core[0]: Access = 122, Miss = 122, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 414
	L1D_cache_core[1]: Access = 126, Miss = 126, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 526
	L1D_cache_core[2]: Access = 122, Miss = 122, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 470
	L1D_cache_core[3]: Access = 130, Miss = 130, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 436
	L1D_cache_core[4]: Access = 130, Miss = 130, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 487
	L1D_cache_core[5]: Access = 130, Miss = 130, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 546
	L1D_cache_core[6]: Access = 122, Miss = 122, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[7]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 507
	L1D_cache_core[8]: Access = 116, Miss = 116, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 528
	L1D_cache_core[9]: Access = 124, Miss = 124, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 566
	L1D_cache_core[10]: Access = 122420, Miss = 122420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7442220
	L1D_cache_core[11]: Access = 125660, Miss = 125660, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7467061
	L1D_cache_core[12]: Access = 128860, Miss = 128860, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7457100
	L1D_cache_core[13]: Access = 122400, Miss = 122400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7471355
	L1D_cache_core[14]: Access = 128280, Miss = 128280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7443059
	L1D_cache_core[15]: Access = 126380, Miss = 126380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7403575
	L1D_cache_core[16]: Access = 128260, Miss = 128260, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7472942
	L1D_cache_core[17]: Access = 125000, Miss = 125000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7479186
	L1D_cache_core[18]: Access = 125700, Miss = 125700, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7422462
	L1D_cache_core[19]: Access = 125640, Miss = 125640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7521104
	L1D_cache_core[20]: Access = 123740, Miss = 123740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7483630
	L1D_cache_core[21]: Access = 124380, Miss = 124380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7472890
	L1D_cache_core[22]: Access = 126940, Miss = 126940, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7436824
	L1D_cache_core[23]: Access = 124260, Miss = 124260, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7464498
	L1D_cache_core[24]: Access = 123020, Miss = 123020, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7511417
	L1D_cache_core[25]: Access = 121760, Miss = 121760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7451068
	L1D_cache_core[26]: Access = 125620, Miss = 125620, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7478483
	L1D_cache_core[27]: Access = 124960, Miss = 124960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7472178
	L1D_cache_core[28]: Access = 124980, Miss = 124980, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7515482
	L1D_cache_core[29]: Access = 121740, Miss = 121740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7453975
	L1D_cache_core[30]: Access = 121520, Miss = 121520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7393663
	L1D_cache_core[31]: Access = 119766, Miss = 119766, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7342709
	L1D_cache_core[32]: Access = 121715, Miss = 121715, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7305488
	L1D_cache_core[33]: Access = 120857, Miss = 120857, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7345901
	L1D_cache_core[34]: Access = 119828, Miss = 119828, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7271692
	L1D_cache_core[35]: Access = 120144, Miss = 120144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7286724
	L1D_cache_core[36]: Access = 121319, Miss = 121319, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7306086
	L1D_cache_core[37]: Access = 119489, Miss = 119489, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7325880
	L1D_cache_core[38]: Access = 121055, Miss = 121055, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7244595
	L1D_cache_core[39]: Access = 118666, Miss = 118666, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7259893
	L1D_cache_core[40]: Access = 118916, Miss = 118916, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7282489
	L1D_cache_core[41]: Access = 119545, Miss = 119545, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7377121
	L1D_cache_core[42]: Access = 117668, Miss = 117668, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7310925
	L1D_cache_core[43]: Access = 118838, Miss = 118838, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7411125
	L1D_cache_core[44]: Access = 120519, Miss = 120519, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7418751
	L1D_cache_core[45]: Access = 119531, Miss = 119531, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7241645
	L1D_cache_core[46]: Access = 117510, Miss = 117510, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7279344
	L1D_cache_core[47]: Access = 121424, Miss = 121424, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7219865
	L1D_cache_core[48]: Access = 121527, Miss = 121527, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7303447
	L1D_cache_core[49]: Access = 114628, Miss = 114628, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7291597
	L1D_cache_core[50]: Access = 118754, Miss = 118754, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7372395
	L1D_cache_core[51]: Access = 119663, Miss = 119663, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7343929
	L1D_cache_core[52]: Access = 116827, Miss = 116827, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7374361
	L1D_cache_core[53]: Access = 119475, Miss = 119475, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7333189
	L1D_cache_core[54]: Access = 117160, Miss = 117160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7296279
	L1D_cache_core[55]: Access = 119989, Miss = 119989, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7276680
	L1D_cache_core[56]: Access = 122839, Miss = 122839, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7240807
	L1D_cache_core[57]: Access = 121590, Miss = 121590, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7288976
	L1D_cache_core[58]: Access = 117974, Miss = 117974, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7240318
	L1D_cache_core[59]: Access = 119588, Miss = 119588, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7343809
	L1D_total_cache_accesses = 6089574
	L1D_total_cache_misses = 6089574
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 368655221
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.007
L1C_cache:
	L1C_total_cache_accesses = 302604
	L1C_total_cache_misses = 1120
	L1C_total_cache_miss_rate = 0.0037
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3654631
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 297875337
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 301484
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2434943
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 70779884
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 60415340
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 50989
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 66170
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1300, 1262, 1300, 1262, 1262, 1262, 1262, 1139, 1262, 1124, 1262, 840, 1262, 764, 1262, 740, 1262, 650, 1262, 642, 1262, 640, 1262, 642, 1262, 631, 1262, 631, 1262, 631, 1262, 631, 
gpgpu_n_tot_thrd_icount = 3828197248
gpgpu_n_tot_w_icount = 119631164
gpgpu_n_stall_shd_mem = 451321829
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4810074
gpgpu_n_mem_write_global = 2434838
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 118092864
gpgpu_n_store_insn = 77918400
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 9683328
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 451321829
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:683676171	W0_Idle:71787290	W0_Scoreboard:117546350	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:119631869
Warp Occupancy Distribution:
Stall:236829735	W0_Idle:44650610	W0_Scoreboard:24383345	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:25016870
Warp Occupancy Distribution:
Stall:224660768	W0_Idle:12474593	W0_Scoreboard:45831478	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:47913721
warp_utilization0: 0.120519
warp_utilization1: 0.075607
warp_utilization2: 0.144807
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 29236144 {8:3654518,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 331137968 {136:2434838,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 46649216 {40:1149173,72:2903,136:3480,}
traffic_breakdown_coretomem[INST_ACC_R] = 29840 {8:3730,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 496977456 {136:3654246,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 19477344 {8:2434668,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 46641416 {40:1148978,72:2903,136:3480,}
traffic_breakdown_memtocore[INST_ACC_R] = 507280 {136:3730,}
maxmrqlatency = 1225 
maxdqlatency = 0 
maxmflatency = 7368 
averagemflatency = 1438 
averagemflatency_1 = 1318 
averagemflatency_2= 1489 
averagemflatency_3 = 1508 
averagemrqlatency_1 = 61 
averagemrqlatency_2 = 73 
averagemrqlatency_3 = 72 
max_icnt2mem_latency = 6968 
max_icnt2sh_latency = 8272013 
mrq_lat_table:2916859 	86970 	145114 	329085 	983568 	1688490 	2266100 	1720980 	425718 	7209 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	22032 	169380 	1617672 	4387468 	1044610 	3172 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	30933 	40873 	157079 	287734 	368770 	995811 	2750737 	2423258 	191893 	1320 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	4184195 	618799 	6380 	292 	0 	0 	0 	0 	0 	1418 	2404 	5109 	9655 	19265 	41529 	82620 	162155 	314404 	624851 	1171258 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	43 	646 	15853 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        30        20        26        28        30        24        30        20        32        12        18        20        32 
dram[1]:        30        32        32        22        20        22        28        24        20        28        18        28        14        26        20        34 
dram[2]:        32        32        28        20        20        24        22        26        18        20        30        18        22        16        32        24 
dram[3]:        28        32        40        22        20        22        26        26        16        36        30        16        16        14        30        18 
dram[4]:        32        32        22        40        24        12        28        20        22        16        20        32        20        16        32        28 
dram[5]:        32        32        22        22        24        24        24        18        22        26        22        28        28        16        32        22 
maximum service time to same row:
dram[0]:      1133      1246      1407      1814      2419      2232      1729      1821      2207      2298      1822      1830      1797      2117      1916      2281 
dram[1]:      1144      1377      1201      1149      2161      1729      1735      1725      1986      2117      1819      1709      1800      1885      2323      1862 
dram[2]:      1122      1367      1259      1319      1704      2753      1699      1707      2509      2040      1760      1735      1747      1740      1979      2125 
dram[3]:      1343      1281      1710      1316      1704      1784      1697      1720      2226      1898      1758      1732      1797      1745      1970      2163 
dram[4]:      1183      1152      1199      1491      2086      1774      1710      1738      2143      2125      1719      1732      1709      1764      2141      1857 
dram[5]:      1516      1283      1412      1238      1691      1766      1710      1755      1887      1863      1713      1737      1707      1769      1934      1832 
average row accesses per activate:
dram[0]:  1.338957  1.348781  1.355652  1.363204  1.343385  1.351557  1.349492  1.354092  1.339330  1.350450  1.345093  1.349623  1.344394  1.355652  1.348352  1.355869 
dram[1]:  1.348576  1.358317  1.352005  1.361133  1.348734  1.348445  1.349747  1.350985  1.342384  1.343782  1.348004  1.352441  1.351029  1.350102  1.352412  1.351900 
dram[2]:  1.349910  1.347982  1.361030  1.356381  1.346704  1.333505  1.354022  1.349051  1.347118  1.346245  1.347772  1.342933  1.349534  1.342886  1.358793  1.346508 
dram[3]:  1.358898  1.354322  1.355008  1.356308  1.349706  1.342906  1.354758  1.345968  1.345742  1.343421  1.343327  1.348116  1.347915  1.353555  1.349894  1.346338 
dram[4]:  1.345666  1.358019  1.349699  1.363058  1.348464  1.345707  1.348773  1.358262  1.343859  1.354240  1.328494  1.348926  1.348156  1.356069  1.345935  1.349936 
dram[5]:  1.351999  1.353034  1.352651  1.355578  1.350112  1.348585  1.352045  1.347190  1.344290  1.346954  1.345685  1.352953  1.347398  1.352688  1.352870  1.348976 
average row locality = 10570105/7831819 = 1.349636
average row locality_1 = 3823879/3188873 = 1.199132
average row locality_2 = 3430859/2367152 = 1.449362
average row locality_3 = 3315367/2275794 = 1.456796
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     76318     73983     73411     72196     75160     73819     75284     74440     75682     73453     74939     74088     75433     73585     74756     73723 
dram[1]:     73371     72128     73158     71944     73630     73729     74011     74175     74340     74023     73812     73412     73515     73692     73664     73728 
dram[2]:     73753     74544     72246     73485     74676     78495     74208     76071     74028     74407     74053     75254     74533     76146     73042     75687 
dram[3]:     72075     72694     72847     72508     73674     75111     73429     75266     73450     74083     74357     73449     73859     73071     73838     74651 
dram[4]:     74844     73174     74177     72398     74747     75553     75480     73965     74660     73501     78346     74281     74529     73808     75112     75057 
dram[5]:     73008     72752     73145     72789     73466     74518     73788     75188     74106     73785     73904     73108     74320     73348     73493     74980 
total reads: 7112922
bank skew: 78495/71944 = 1.09
chip skew: 1194628/1176332 = 1.02
number of total write accesses:
dram[0]:     38196     35859     35315     34063     37057     35699     37188     36341     37620     35396     36849     35994     37364     35514     36691     35640 
dram[1]:     35277     34019     35093     33831     35552     35642     35968     36114     36302     35979     35743     35331     35482     35649     35620     35664 
dram[2]:     35610     36434     34144     35371     36555     40395     36093     37996     35948     36363     35940     37173     36453     38092     34949     37623 
dram[3]:     33955     34613     34765     34422     35583     37032     35358     37227     35403     36056     36268     35379     35802     35052     35768     36605 
dram[4]:     36710     35057     36088     34309     36624     37442     37367     35861     36590     35449     40250     36195     36462     35742     37034     36985 
dram[5]:     34892     34661     35042     34730     35376     36449     35729     37139     36072     35753     35811     35045     36265     35308     35436     36927 
total reads: 3457279
bank skew: 40395/33831 = 1.19
chip skew: 585139/567266 = 1.03
average mf latency per bank:
dram[0]:       1027       937      1028       947      1033       950      1034       956      1014       933      1022       937      1026       948      1040       957
dram[1]:        904       902       912       911       920       908       919       914       901       896       907       902       911       908       924       915
dram[2]:        972      1153       987      1164       984      1408       991      1170       972      1154       976      1155       983      1163       997      1174
dram[3]:        909       955       907       961       917       973       921       967       905       951       905       957       913       965       921       978
dram[4]:       1040      1034      1044      1040      1050      1043      1056      1051      1038      1034      1054      1032      1047      1042      1057      1055
dram[5]:        922       946       929       951       933       955       937       961       919       940       923       949       928       954       941       965
maximum mf latency per bank:
dram[0]:       5552      4817      4745      5671      5253      5550      6080      4980      6287      4695      5953      6061      6229      4949      5812      5589
dram[1]:       5333      5077      5592      5266      5420      5751      6076      5026      5801      5332      4424      5235      5587      5776      5780      5532
dram[2]:       6097      6353      5130      6141      6012      7248      5936      6253      5735      6846      5571      7368      5884      7154      5220      6572
dram[3]:       5363      5446      5178      5869      5084      4622      5703      5853      5195      5114      5286      6150      6077      5146      4727      5563
dram[4]:       6237      5378      5645      4857      5167      5898      5298      5682      5428      5608      5891      4539      6376      5334      5779      5554
dram[5]:       4492      5509      4962      5545      4769      5882      5644      5720      5348      5385      4631      5057      5778      5203      5044      5243
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10919058 n_nop=4752245 n_act=1312383 n_pre=1312368 n_req=1596179 n_req_1=175300 n_req_2=583336 n_req_3=837543 n_rd=2380512 n_write=1161550 bw_util=0.5847 bw_util_1=0.06422 bw_util_2=0.2137 bw_util_3=0.3068 blp=10.095114 blp_1= 1.766925 blp_2= 3.581086 blp_3= 4.887938
 n_activity=10909058 dram_eff=0.5853 dram_eff_1=0.06428 dram_eff_2=0.2139 dram_eff_3=0.3071
bk0: 152634a 4351352i bk1: 147966a 4460179i bk2: 146822a 4413671i bk3: 144392a 4429703i bk4: 150320a 3877791i bk5: 147638a 3879402i bk6: 150562a 3533238i bk7: 148880a 3460906i bk8: 151364a 4399746i bk9: 146906a 4523625i bk10: 149878a 4210087i bk11: 148176a 4154908i bk12: 150864a 3843455i bk13: 147158a 3924260i bk14: 149508a 3594445i bk15: 147444a 3563117i 
bw_dist = 0.064	0.214	0.307	0.414	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.4268
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10919058 n_nop=4849921 n_act=1291001 n_pre=1290986 n_req=1581997 n_req_1=161956 n_req_2=583330 n_req_3=836711 n_rd=2352628 n_write=1134522 bw_util=0.5795 bw_util_1=0.05933 bw_util_2=0.2137 bw_util_3=0.3065 blp=9.803638 blp_1= 1.736903 blp_2= 3.571705 blp_3= 4.843891
 n_activity=10891915 dram_eff=0.581 dram_eff_1=0.05948 dram_eff_2=0.2142 dram_eff_3=0.3073
bk0: 146742a 4806956i bk1: 144256a 4797389i bk2: 146316a 4531788i bk3: 143886a 4550102i bk4: 147250a 4182177i bk5: 147458a 4016313i bk6: 148016a 3826603i bk7: 148348a 3635144i bk8: 148678a 4648502i bk9: 148046a 4514973i bk10: 147624a 4420110i bk11: 146824a 4356241i bk12: 147030a 4195191i bk13: 147378a 4019790i bk14: 147326a 3854351i bk15: 147450a 3695571i 
bw_dist = 0.059	0.214	0.307	0.418	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.7043
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10919058 n_nop=4720196 n_act=1319696 n_pre=1319688 n_req=1600532 n_req_1=179662 n_req_2=583338 n_req_3=837532 n_rd=2389222 n_write=1170256 bw_util=0.5863 bw_util_1=0.06581 bw_util_2=0.2137 bw_util_3=0.3068 blp=10.191129 blp_1= 1.803030 blp_2= 3.620448 blp_3= 4.904634
 n_activity=10914276 dram_eff=0.5866 dram_eff_1=0.06584 dram_eff_2=0.2138 dram_eff_3=0.3069
bk0: 147506a 4654335i bk1: 149086a 4379509i bk2: 144490a 4533001i bk3: 146968a 4220900i bk4: 149352a 3923543i bk5: 156990a 3223838i bk6: 148412a 3653541i bk7: 152138a 3208891i bk8: 148054a 4589411i bk9: 148812a 4377726i bk10: 148106a 4288149i bk11: 150502a 3961135i bk12: 149064a 3921252i bk13: 152290a 3516102i bk14: 146078a 3793898i bk15: 151374a 3248692i 
bw_dist = 0.066	0.214	0.307	0.413	0.000
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.7146
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10919058 n_nop=4834116 n_act=1294854 n_pre=1294840 n_req=1584001 n_req_1=164033 n_req_2=583339 n_req_3=836629 n_rd=2356684 n_write=1138564 bw_util=0.5803 bw_util_1=0.06009 bw_util_2=0.2137 bw_util_3=0.3065 blp=9.856963 blp_1= 1.747657 blp_2= 3.584090 blp_3= 4.844895
 n_activity=10893285 dram_eff=0.5816 dram_eff_1=0.06023 dram_eff_2=0.2142 dram_eff_3=0.3072
bk0: 144144a 4940399i bk1: 145388a 4699016i bk2: 145694a 4560104i bk3: 145016a 4456216i bk4: 147346a 4162797i bk5: 150214a 3813967i bk6: 146850a 3870662i bk7: 150528a 3462213i bk8: 146900a 4736470i bk9: 148164a 4519536i bk10: 148710a 4346577i bk11: 146896a 4316166i bk12: 147718a 4130207i bk13: 146140a 4085253i bk14: 147676a 3817223i bk15: 149300a 3524108i 
bw_dist = 0.060	0.214	0.306	0.417	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.8271
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10919058 n_nop=4728563 n_act=1317482 n_pre=1317469 n_req=1599527 n_req_1=178724 n_req_2=583336 n_req_3=837467 n_rd=2387232 n_write=1168312 bw_util=0.586 bw_util_1=0.06547 bw_util_2=0.2137 bw_util_3=0.3068 blp=10.162916 blp_1= 1.784373 blp_2= 3.594722 blp_3= 4.897305
 n_activity=10912509 dram_eff=0.5863 dram_eff_1=0.06551 dram_eff_2=0.2138 dram_eff_3=0.307
bk0: 149686a 4518927i bk1: 146344a 4563855i bk2: 148354a 4294277i bk3: 144796a 4380002i bk4: 149494a 3918480i bk5: 151104a 3641589i bk6: 150948a 3481365i bk7: 147926a 3523631i bk8: 149318a 4535013i bk9: 147002a 4483731i bk10: 156692a 3732298i bk11: 148556a 4106982i bk12: 149058a 3931674i bk13: 147616a 3846285i bk14: 150224a 3520871i bk15: 150114a 3348131i 
bw_dist = 0.065	0.214	0.307	0.413	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.6318
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10919058 n_nop=4825692 n_act=1296382 n_pre=1296370 n_req=1585384 n_req_1=165307 n_req_2=583343 n_req_3=836734 n_rd=2359360 n_write=1141254 bw_util=0.5808 bw_util_1=0.06056 bw_util_2=0.2137 bw_util_3=0.3065 blp=9.886886 blp_1= 1.748716 blp_2= 3.585183 blp_3= 4.856990
 n_activity=10893273 dram_eff=0.5821 dram_eff_1=0.0607 dram_eff_2=0.2142 dram_eff_3=0.3072
bk0: 146014a 4811609i bk1: 145504a 4685478i bk2: 146286a 4501119i bk3: 145576a 4411281i bk4: 146930a 4163577i bk5: 149036a 3879257i bk6: 147576a 3805943i bk7: 150367a 3462307i bk8: 148212a 4651040i bk9: 147566a 4547847i bk10: 147800a 4387686i bk11: 146212a 4356976i bk12: 148640a 4059912i bk13: 146695a 4034326i bk14: 146986a 3873226i bk15: 149960a 3481507i 
bw_dist = 0.061	0.214	0.307	0.417	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.8845

========= L2 cache stats =========
L2_cache_bank[0]: Access = 613292, Miss = 601001, Miss_rate = 0.980, Pending_hits = 1082, Reservation_fails = 640727
L2_cache_bank[1]: Access = 598216, Miss = 589303, Miss_rate = 0.985, Pending_hits = 569, Reservation_fails = 597271
L2_cache_bank[2]: Access = 598116, Miss = 589516, Miss_rate = 0.986, Pending_hits = 527, Reservation_fails = 544294
L2_cache_bank[3]: Access = 595040, Miss = 586848, Miss_rate = 0.986, Pending_hits = 424, Reservation_fails = 599399
L2_cache_bank[4]: Access = 598722, Miss = 590550, Miss_rate = 0.986, Pending_hits = 526, Reservation_fails = 429568
L2_cache_bank[5]: Access = 632772, Miss = 604100, Miss_rate = 0.955, Pending_hits = 899, Reservation_fails = 801894
L2_cache_bank[6]: Access = 595404, Miss = 587546, Miss_rate = 0.987, Pending_hits = 478, Reservation_fails = 497682
L2_cache_bank[7]: Access = 602165, Miss = 590849, Miss_rate = 0.981, Pending_hits = 645, Reservation_fails = 639211
L2_cache_bank[8]: Access = 614183, Miss = 601911, Miss_rate = 0.980, Pending_hits = 974, Reservation_fails = 616566
L2_cache_bank[9]: Access = 601959, Miss = 591750, Miss_rate = 0.983, Pending_hits = 566, Reservation_fails = 576533
L2_cache_bank[10]: Access = 597655, Miss = 589242, Miss_rate = 0.986, Pending_hits = 597, Reservation_fails = 536643
L2_cache_bank[11]: Access = 600833, Miss = 590482, Miss_rate = 0.983, Pending_hits = 677, Reservation_fails = 642656
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 613292, Miss = 601001 (0.98), PendingHit = 1082 (0.00176)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 598216, Miss = 589303 (0.985), PendingHit = 569 (0.000951)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 598116, Miss = 589516 (0.986), PendingHit = 527 (0.000881)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 595040, Miss = 586848 (0.986), PendingHit = 424 (0.000713)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 598722, Miss = 590550 (0.986), PendingHit = 526 (0.000879)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 632772, Miss = 604100 (0.955), PendingHit = 899 (0.00142)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 595404, Miss = 587546 (0.987), PendingHit = 478 (0.000803)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 602165, Miss = 590849 (0.981), PendingHit = 645 (0.00107)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 614183, Miss = 601911 (0.98), PendingHit = 974 (0.00159)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 601959, Miss = 591750 (0.983), PendingHit = 566 (0.00094)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 597655, Miss = 589242 (0.986), PendingHit = 597 (0.000999)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 600833, Miss = 590482 (0.983), PendingHit = 677 (0.00113)
L2 Cache Total Miss Rate = 0.981
Stream 1: L2 Cache Miss Rate = 0.945
Stream 2: L2 Cache Miss Rate = 0.999
Stream 3: L2 Cache Miss Rate = 0.972
Stream 1: Accesses  = 2415439
Stream 1: Misses  = 2283638
Stream 2: Accesses  = 2447073
Stream 2: Misses  = 2445705
Stream 3: Accesses  = 4801284
Stream 3: Misses  = 4667393
Stream 1+2: Accesses  = 4862512
Stream 1+2: Misses  = 4729343
Stream 1+2+3: Accesses  = 9663796
Stream 1+2+3: Misses  = 9396736
Total Accesses  = 7248357
MPKI-CORES
CORE_L2MPKI_0	87.136
CORE_L2MPKI_1	90.374
CORE_L2MPKI_2	90.775
CORE_L2MPKI_3	89.202
CORE_L2MPKI_4	90.350
CORE_L2MPKI_5	90.452
CORE_L2MPKI_6	87.076
CORE_L2MPKI_7	88.531
CORE_L2MPKI_8	89.714
CORE_L2MPKI_9	88.182
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	1.596
CORE_L2MPKI_21	1.596
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.596
CORE_L2MPKI_25	1.596
CORE_L2MPKI_26	1.596
CORE_L2MPKI_27	1.596
CORE_L2MPKI_28	1.596
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	1.596
CORE_L2MPKI_31	1.596
CORE_L2MPKI_32	1.596
CORE_L2MPKI_33	1.596
CORE_L2MPKI_34	1.596
CORE_L2MPKI_35	1.596
CORE_L2MPKI_36	1.596
CORE_L2MPKI_37	1.596
CORE_L2MPKI_38	1.596
CORE_L2MPKI_39	1.596
CORE_L2MPKI_40	1.596
CORE_L2MPKI_41	1.596
CORE_L2MPKI_42	1.596
CORE_L2MPKI_43	1.596
CORE_L2MPKI_44	1.596
CORE_L2MPKI_45	1.596
CORE_L2MPKI_46	1.596
CORE_L2MPKI_47	1.596
CORE_L2MPKI_48	1.596
CORE_L2MPKI_49	1.596
CORE_L2MPKI_50	1.596
CORE_L2MPKI_51	1.596
CORE_L2MPKI_52	1.596
CORE_L2MPKI_53	1.596
CORE_L2MPKI_54	1.596
CORE_L2MPKI_55	1.596
CORE_L2MPKI_56	1.596
CORE_L2MPKI_57	1.596
CORE_L2MPKI_58	1.596
CORE_L2MPKI_59	1.596
Avg_MPKI_Stream1= 45.388
Avg_MPKI_Stream2= 1.596
Avg_MPKI_Stream3= 1.596
MISSES-CORES
CORE_MISSES_0	93808
CORE_MISSES_1	104091
CORE_MISSES_2	102467
CORE_MISSES_3	106700
CORE_MISSES_4	106176
CORE_MISSES_5	108496
CORE_MISSES_6	99116
CORE_MISSES_7	106586
CORE_MISSES_8	97683
CORE_MISSES_9	99909
CORE_MISSES_10	122421
CORE_MISSES_11	125660
CORE_MISSES_12	128860
CORE_MISSES_13	122402
CORE_MISSES_14	128282
CORE_MISSES_15	126381
CORE_MISSES_16	128260
CORE_MISSES_17	125000
CORE_MISSES_18	125700
CORE_MISSES_19	125640
CORE_MISSES_20	123745
CORE_MISSES_21	124380
CORE_MISSES_22	126945
CORE_MISSES_23	124260
CORE_MISSES_24	123022
CORE_MISSES_25	121762
CORE_MISSES_26	125622
CORE_MISSES_27	124960
CORE_MISSES_28	124980
CORE_MISSES_29	121740
CORE_MISSES_30	121521
CORE_MISSES_31	119764
CORE_MISSES_32	121703
CORE_MISSES_33	120850
CORE_MISSES_34	119822
CORE_MISSES_35	120139
CORE_MISSES_36	121314
CORE_MISSES_37	119479
CORE_MISSES_38	121047
CORE_MISSES_39	118650
CORE_MISSES_40	118919
CORE_MISSES_41	119544
CORE_MISSES_42	117662
CORE_MISSES_43	118827
CORE_MISSES_44	120519
CORE_MISSES_45	119522
CORE_MISSES_46	117506
CORE_MISSES_47	121417
CORE_MISSES_48	121516
CORE_MISSES_49	114615
CORE_MISSES_50	118735
CORE_MISSES_51	119650
CORE_MISSES_52	116814
CORE_MISSES_53	119460
CORE_MISSES_54	117144
CORE_MISSES_55	119972
CORE_MISSES_56	122822
CORE_MISSES_57	121578
CORE_MISSES_58	117960
CORE_MISSES_59	119573
L2_MISSES = 7113098
L2_total_cache_accesses = 7248357
L2_total_cache_misses = 7113098
L2_total_cache_miss_rate = 0.9813
L2_total_cache_pending_hits = 7964
L2_total_cache_reservation_fails = 7122444
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 124097
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7565
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4678150
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4678587
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2434755
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2415724
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3142
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 396
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 192
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 28033
L2_cache_data_port_util = 0.029
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=23048793
icnt_total_pkts_simt_to_mem=18156953
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       1.3960
gpu_ipc_2 =     188.6346
gpu_ipc_3 =     271.8488
gpu_tot_sim_cycle_stream_1 = 9342655
gpu_tot_sim_cycle_stream_2 = 9341001
gpu_tot_sim_cycle_stream_3 = 9321198
gpu_sim_insn_1 = 13042592
gpu_sim_insn_2 = 1762035840
gpu_sim_insn_3 = 2533956384
gpu_sim_cycle = 9342656
gpu_sim_insn = 4309034816
gpu_ipc =     461.2216
gpu_tot_sim_cycle = 9342656
gpu_tot_sim_insn = 4309034816
gpu_tot_ipc =     461.2216
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 45324181
gpu_stall_icnt2sh    = 155312
gpu_total_sim_rate=249654

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 68102334
	L1I_total_cache_misses = 55538
	L1I_total_cache_miss_rate = 0.0008
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 78730
L1D_cache:
	L1D_cache_core[0]: Access = 134, Miss = 134, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 414
	L1D_cache_core[1]: Access = 136, Miss = 136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 526
	L1D_cache_core[2]: Access = 134, Miss = 134, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 470
	L1D_cache_core[3]: Access = 146, Miss = 146, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 436
	L1D_cache_core[4]: Access = 140, Miss = 140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 487
	L1D_cache_core[5]: Access = 144, Miss = 144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 546
	L1D_cache_core[6]: Access = 138, Miss = 138, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[7]: Access = 146, Miss = 146, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 507
	L1D_cache_core[8]: Access = 130, Miss = 130, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 528
	L1D_cache_core[9]: Access = 136, Miss = 136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 566
	L1D_cache_core[10]: Access = 137380, Miss = 137380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8407582
	L1D_cache_core[11]: Access = 141280, Miss = 141280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8420824
	L1D_cache_core[12]: Access = 145120, Miss = 145120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8442530
	L1D_cache_core[13]: Access = 137380, Miss = 137380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8418691
	L1D_cache_core[14]: Access = 143920, Miss = 143920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8408775
	L1D_cache_core[15]: Access = 142020, Miss = 142020, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8380169
	L1D_cache_core[16]: Access = 143900, Miss = 143900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8451239
	L1D_cache_core[17]: Access = 141260, Miss = 141260, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8460193
	L1D_cache_core[18]: Access = 141320, Miss = 141320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8409122
	L1D_cache_core[19]: Access = 140620, Miss = 140620, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8471542
	L1D_cache_core[20]: Access = 139380, Miss = 139380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8441549
	L1D_cache_core[21]: Access = 140000, Miss = 140000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8434717
	L1D_cache_core[22]: Access = 142560, Miss = 142560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8439844
	L1D_cache_core[23]: Access = 139240, Miss = 139240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8453825
	L1D_cache_core[24]: Access = 139280, Miss = 139280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8484656
	L1D_cache_core[25]: Access = 136740, Miss = 136740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8440138
	L1D_cache_core[26]: Access = 141240, Miss = 141240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8453236
	L1D_cache_core[27]: Access = 140580, Miss = 140580, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8475066
	L1D_cache_core[28]: Access = 140620, Miss = 140620, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8465413
	L1D_cache_core[29]: Access = 138660, Miss = 138660, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8402753
	L1D_cache_core[30]: Access = 136803, Miss = 136803, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8380418
	L1D_cache_core[31]: Access = 134687, Miss = 134687, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8327654
	L1D_cache_core[32]: Access = 136773, Miss = 136773, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8259420
	L1D_cache_core[33]: Access = 136142, Miss = 136142, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8308565
	L1D_cache_core[34]: Access = 135466, Miss = 135466, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8205237
	L1D_cache_core[35]: Access = 135090, Miss = 135090, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8262216
	L1D_cache_core[36]: Access = 136344, Miss = 136344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8274792
	L1D_cache_core[37]: Access = 134815, Miss = 134815, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8292878
	L1D_cache_core[38]: Access = 135786, Miss = 135786, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8208301
	L1D_cache_core[39]: Access = 135400, Miss = 135400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8213574
	L1D_cache_core[40]: Access = 133868, Miss = 133868, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8244706
	L1D_cache_core[41]: Access = 135584, Miss = 135584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8325298
	L1D_cache_core[42]: Access = 132626, Miss = 132626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8309541
	L1D_cache_core[43]: Access = 134007, Miss = 134007, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8371452
	L1D_cache_core[44]: Access = 135083, Miss = 135083, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8391472
	L1D_cache_core[45]: Access = 134424, Miss = 134424, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8203248
	L1D_cache_core[46]: Access = 132777, Miss = 132777, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8247686
	L1D_cache_core[47]: Access = 137203, Miss = 137203, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8183513
	L1D_cache_core[48]: Access = 136942, Miss = 136942, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8279092
	L1D_cache_core[49]: Access = 129593, Miss = 129593, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8247180
	L1D_cache_core[50]: Access = 133723, Miss = 133723, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8349997
	L1D_cache_core[51]: Access = 135925, Miss = 135925, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8315045
	L1D_cache_core[52]: Access = 131743, Miss = 131743, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8338267
	L1D_cache_core[53]: Access = 134313, Miss = 134313, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8314639
	L1D_cache_core[54]: Access = 131443, Miss = 131443, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8253804
	L1D_cache_core[55]: Access = 135629, Miss = 135629, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8247945
	L1D_cache_core[56]: Access = 137743, Miss = 137743, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8229556
	L1D_cache_core[57]: Access = 136930, Miss = 136930, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8223930
	L1D_cache_core[58]: Access = 133185, Miss = 133185, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8184718
	L1D_cache_core[59]: Access = 134944, Miss = 134944, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8319589
	L1D_total_cache_accesses = 6858875
	L1D_total_cache_misses = 6858875
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 417080626
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.007
L1C_cache:
	L1C_total_cache_accesses = 339996
	L1C_total_cache_misses = 1120
	L1C_total_cache_miss_rate = 0.0033
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4116182
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 336960990
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 338876
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2742693
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 80119636
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 68046796
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 55538
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 78730
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1893, 1262, 1893, 1262, 1893, 1262, 1893, 1262, 1471, 1262, 1466, 1262, 1332, 1262, 1300, 1262, 1262, 797, 1262, 726, 1262, 641, 1262, 642, 1262, 631, 1262, 631, 1262, 631, 1262, 631, 
gpgpu_n_tot_thrd_icount = 4311771200
gpgpu_n_tot_w_icount = 134742850
gpgpu_n_stall_shd_mem = 510448425
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 5429969
gpgpu_n_mem_write_global = 2742652
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 133018464
gpgpu_n_store_insn = 87766272
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 10879872
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 510448425
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:771566766	W0_Idle:81743506	W0_Scoreboard:133064948	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:134743500
Warp Occupancy Distribution:
Stall:266118748	W0_Idle:51835770	W0_Scoreboard:27637969	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:28113753
Warp Occupancy Distribution:
Stall:253973975	W0_Idle:13830210	W0_Scoreboard:51921143	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:53980912
warp_utilization0: 0.120187
warp_utilization1: 0.075230
warp_utilization2: 0.144447
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 32928928 {8:4116116,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 373000672 {136:2742652,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 52994184 {40:1307289,72:2970,136:3594,}
traffic_breakdown_coretomem[INST_ACC_R] = 32720 {8:4090,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 559744720 {136:4115770,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 21939296 {8:2742412,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 52985344 {40:1307068,72:2970,136:3594,}
traffic_breakdown_memtocore[INST_ACC_R] = 556240 {136:4090,}
maxmrqlatency = 1225 
maxdqlatency = 0 
maxmflatency = 7368 
averagemflatency = 1443 
averagemflatency_1 = 1321 
averagemflatency_2= 1495 
averagemflatency_3 = 1515 
averagemrqlatency_1 = 61 
averagemrqlatency_2 = 73 
averagemrqlatency_3 = 73 
max_icnt2mem_latency = 6968 
max_icnt2sh_latency = 9342655 
mrq_lat_table:3293066 	98215 	164094 	372224 	1109878 	1906971 	2561238 	1948109 	482281 	8229 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	23162 	184260 	1801220 	4971743 	1188186 	3303 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	33438 	44713 	171695 	314992 	413582 	1122934 	3110627 	2748161 	215065 	1324 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	4732470 	690153 	6547 	292 	0 	0 	0 	0 	0 	1418 	2404 	5109 	9655 	19265 	41529 	82620 	162155 	314404 	624851 	1204708 	274294 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	43 	711 	17929 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        30        20        26        28        30        24        30        20        32        12        18        20        32 
dram[1]:        30        32        32        22        20        22        28        24        20        28        18        28        14        26        20        34 
dram[2]:        32        32        28        20        20        24        22        26        18        20        30        18        22        16        32        24 
dram[3]:        28        32        40        22        20        22        26        26        16        36        30        22        16        14        30        18 
dram[4]:        32        32        22        40        24        12        28        20        22        18        20        32        20        16        32        28 
dram[5]:        32        32        22        22        24        24        24        18        22        26        22        28        28        16        32        22 
maximum service time to same row:
dram[0]:      1304      1246      1407      1814      2419      2232      1729      1821      2207      2298      1822      1830      1797      2117      1916      2281 
dram[1]:      1144      1377      1201      1149      2161      1729      1735      1725      1986      2117      1819      1709      1800      1885      2323      1862 
dram[2]:      1122      1367      1259      1319      1704      2753      1699      1707      2509      2040      1760      1735      1747      1740      1979      2125 
dram[3]:      1343      1281      1710      1316      1704      1784      1697      1720      2226      1898      1758      1732      1797      1745      1970      2163 
dram[4]:      1183      1152      1199      1491      2086      1774      1710      1738      2143      2125      1719      1732      1709      1764      2141      1857 
dram[5]:      1516      1283      1412      1238      1691      1766      1710      1755      1887      1863      1713      1737      1707      1769      1934      1832 
average row accesses per activate:
dram[0]:  1.337557  1.347846  1.353701  1.360909  1.342881  1.349967  1.346781  1.351914  1.338441  1.348879  1.343527  1.348202  1.342752  1.353509  1.347138  1.354639 
dram[1]:  1.347082  1.356478  1.350208  1.359409  1.346481  1.347309  1.347653  1.349301  1.341043  1.341819  1.345771  1.350350  1.348591  1.347784  1.350586  1.350260 
dram[2]:  1.347722  1.346553  1.358848  1.354521  1.345396  1.333213  1.351505  1.346844  1.345301  1.344279  1.346308  1.341885  1.347520  1.341859  1.356894  1.344785 
dram[3]:  1.356458  1.352612  1.352878  1.354997  1.348196  1.341089  1.351956  1.344349  1.343126  1.342109  1.341975  1.346487  1.345709  1.351518  1.348040  1.345047 
dram[4]:  1.344150  1.355426  1.347714  1.360798  1.347366  1.344458  1.346535  1.354806  1.342291  1.351699  1.328334  1.346915  1.345817  1.353423  1.344816  1.348594 
dram[5]:  1.350077  1.350833  1.350933  1.353716  1.348327  1.347211  1.350326  1.344763  1.342243  1.345978  1.343634  1.350712  1.345571  1.350685  1.351785  1.346760 
average row locality = 11944317/8861648 = 1.347866
average row locality_1 = 4340755/3625780 = 1.197192
average row locality_2 = 3865151/2668011 = 1.448701
average row locality_3 = 3738411/2567857 = 1.455849
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     85966     83510     82900     81638     84559     83360     85002     84067     85249     82925     84530     83591     85112     83189     84401     83283 
dram[1]:     82810     81522     82667     81380     83096     83170     83599     83758     83908     83620     83342     82997     83194     83399     83192     83336 
dram[2]:     83243     84135     81732     82980     84263     88189     83763     85754     83554     84047     83576     84881     84133     85786     82576     85428 
dram[3]:     81435     82163     82280     81993     83119     84753     83028     84878     83062     83668     83886     83001     83492     82651     83437     84344 
dram[4]:     84419     82645     83773     81781     84241     85024     85177     83647     84265     82982     88040     83792     84245     83433     84787     84691 
dram[5]:     82488     82252     82758     82265     82949     83966     83332     84920     83665     83259     83564     82550     83952     82862     83028     84683 
total reads: 8030937
bank skew: 88189/81380 = 1.08
chip skew: 1348040/1328990 = 1.01
number of total write accesses:
dram[0]:     43032     40599     39989     38680     41658     40463     42061     41150     42366     40057     41650     40724     42201     40300     41547     40427 
dram[1]:     39889     38625     39755     38445     40204     40288     40697     40882     41037     40777     40473     40136     40288     40523     40339     40500 
dram[2]:     40300     41221     38807     40045     41359     45294     40817     42842     40666     41178     40699     42013     41219     42909     39710     42574 
dram[3]:     38503     39261     39364     39076     40218     41874     40126     42004     40194     40826     41013     40146     40582     39783     40581     41514 
dram[4]:     41501     39712     40869     38868     41352     42117     42256     40712     41405     40100     45172     40900     41349     40527     41935     41827 
dram[5]:     39586     39329     39829     39361     40071     41066     40447     42027     40822     40400     40701     39680     41070     39972     40198     41835 
total reads: 3913476
bank skew: 45294/38445 = 1.18
chip skew: 661653/642858 = 1.03
average mf latency per bank:
dram[0]:       1021       941      1024       952      1030       955      1030       962      1011       939      1018       943      1022       953      1035       963
dram[1]:        912       912       920       920       928       919       928       925       909       905       916       911       919       917       932       925
dram[2]:        971      1140       985      1151       982      1370       990      1159       971      1140       974      1143       982      1151       995      1160
dram[3]:        916       959       913       964       923       976       926       971       910       954       912       961       918       969       927       981
dram[4]:       1042      1030      1046      1036      1052      1039      1058      1047      1040      1029      1055      1029      1049      1038      1058      1050
dram[5]:        932       950       938       954       943       959       947       964       928       943       933       953       938       958       951       967
maximum mf latency per bank:
dram[0]:       5552      4817      4745      5671      5253      5550      6080      4980      6287      4695      5953      6061      6229      4949      5812      5589
dram[1]:       5333      5168      5592      5266      5420      5751      6076      5026      5801      5332      4424      5235      5587      5776      5780      5532
dram[2]:       6097      6353      5130      6141      6012      7248      5936      6253      5735      6846      5571      7368      5884      7154      5220      6572
dram[3]:       5363      5446      5178      5869      5084      4622      5703      5853      5195      5114      5286      6150      6077      5146      4727      5563
dram[4]:       6237      5378      5645      4857      5167      5898      5298      5682      5428      5608      5891      4539      6376      5334      5779      5554
dram[5]:       4492      5509      4962      5545      4769      5882      5644      5720      5348      5385      4631      5057      5778      5203      5044      5243
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12332305 n_nop=5364211 n_act=1483892 n_pre=1483877 n_req=1800423 n_req_1=200252 n_req_2=656255 n_req_3=943916 n_rd=2686537 n_write=1313788 bw_util=0.584 bw_util_1=0.06495 bw_util_2=0.2129 bw_util_3=0.3062 blp=10.104463 blp_1= 1.772552 blp_2= 3.568928 blp_3= 4.880709
 n_activity=12321590 dram_eff=0.5845 dram_eff_1=0.06501 dram_eff_2=0.213 dram_eff_3=0.3064
bk0: 171932a 4928027i bk1: 167016a 5026919i bk2: 165798a 4969190i bk3: 163276a 4972675i bk4: 169116a 4404873i bk5: 166720a 4365029i bk6: 169998a 3977592i bk7: 168134a 3890582i bk8: 170498a 4989409i bk9: 165847a 5092572i bk10: 169060a 4748979i bk11: 167182a 4686322i bk12: 170224a 4341573i bk13: 166374a 4411798i bk14: 168802a 4050128i bk15: 166560a 4005172i 
bw_dist = 0.065	0.213	0.306	0.415	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.4276
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12332305 n_nop=5464629 n_act=1462022 n_pre=1462007 n_req=1786011 n_req_1=186264 n_req_2=656248 n_req_3=943499 n_rd=2657948 n_write=1285699 bw_util=0.5793 bw_util_1=0.06041 bw_util_2=0.2129 bw_util_3=0.306 blp=9.832716 blp_1= 1.744455 blp_2= 3.559769 blp_3= 4.835617
 n_activity=12304378 dram_eff=0.5806 dram_eff_1=0.06055 dram_eff_2=0.2133 dram_eff_3=0.3067
bk0: 165620a 5417446i bk1: 163040a 5388393i bk2: 165334a 5090251i bk3: 162752a 5100826i bk4: 166192a 4710875i bk5: 166340a 4524873i bk6: 167190a 4298855i bk7: 167514a 4082894i bk8: 167814a 5247418i bk9: 167238a 5076602i bk10: 166684a 4976857i bk11: 165994a 4885907i bk12: 166386a 4695882i bk13: 166798a 4498153i bk14: 166382a 4327521i bk15: 166670a 4139974i 
bw_dist = 0.060	0.213	0.306	0.418	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.7746
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12332305 n_nop=5328922 n_act=1492031 n_pre=1492016 n_req=1805188 n_req_1=205028 n_req_2=656252 n_req_3=943908 n_rd=2696056 n_write=1323280 bw_util=0.5855 bw_util_1=0.0665 bw_util_2=0.2129 bw_util_3=0.3062 blp=10.196641 blp_1= 1.805677 blp_2= 3.601932 blp_3= 4.897829
 n_activity=12326908 dram_eff=0.5858 dram_eff_1=0.06653 dram_eff_2=0.2129 dram_eff_3=0.3063
bk0: 166484a 5252139i bk1: 168270a 4941100i bk2: 163464a 5087862i bk3: 165958a 4753097i bk4: 168524a 4419613i bk5: 176374a 3685074i bk6: 167524a 4116332i bk7: 171506a 3636260i bk8: 167102a 5176505i bk9: 168094a 4931532i bk10: 167152a 4835828i bk11: 169762a 4478877i bk12: 168262a 4414527i bk13: 171572a 3994050i bk14: 165152a 4253589i bk15: 170856a 3667851i 
bw_dist = 0.067	0.213	0.306	0.414	0.000
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.7007
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12332305 n_nop=5447386 n_act=1466236 n_pre=1466223 n_req=1788201 n_req_1=188499 n_req_2=656253 n_req_3=943449 n_rd=2662344 n_write=1290116 bw_util=0.58 bw_util_1=0.06114 bw_util_2=0.2129 bw_util_3=0.306 blp=9.884434 blp_1= 1.754778 blp_2= 3.571256 blp_3= 4.839316
 n_activity=12305486 dram_eff=0.5813 dram_eff_1=0.06127 dram_eff_2=0.2133 dram_eff_3=0.3067
bk0: 162869a 5553753i bk1: 164324a 5286335i bk2: 164560a 5134995i bk3: 163984a 5005657i bk4: 166232a 4689052i bk5: 169506a 4294791i bk6: 166052a 4337524i bk7: 169753a 3911197i bk8: 166122a 5319633i bk9: 167336a 5079657i bk10: 167772a 4898283i bk11: 165995a 4845443i bk12: 166982a 4633156i bk13: 165302a 4575339i bk14: 166872a 4284863i bk15: 168683a 3951963i 
bw_dist = 0.061	0.213	0.306	0.418	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.8777
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12332305 n_nop=5337709 n_act=1489787 n_pre=1489775 n_req=1804055 n_req_1=204023 n_req_2=656254 n_req_3=943778 n_rd=2693850 n_write=1321184 bw_util=0.5851 bw_util_1=0.06617 bw_util_2=0.2129 bw_util_3=0.3061 blp=10.169891 blp_1= 1.790119 blp_2= 3.581417 blp_3= 4.889724
 n_activity=12325071 dram_eff=0.5855 dram_eff_1=0.06621 dram_eff_2=0.213 dram_eff_3=0.3063
bk0: 168838a 5102503i bk1: 165290a 5142195i bk2: 167546a 4840203i bk3: 163560a 4937604i bk4: 168480a 4433483i bk5: 170046a 4135424i bk6: 170352a 3925492i bk7: 167292a 3942512i bk8: 168526a 5114128i bk9: 165960a 5060265i bk10: 176078a 4255556i bk11: 167582a 4635993i bk12: 168488a 4413296i bk13: 166858a 4316742i bk14: 169574a 3973121i bk15: 169380a 3772929i 
bw_dist = 0.066	0.213	0.306	0.414	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.6229
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12332305 n_nop=5439259 n_act=1467666 n_pre=1467650 n_req=1789514 n_req_1=189777 n_req_2=656262 n_req_3=943475 n_rd=2664954 n_write=1292776 bw_util=0.5804 bw_util_1=0.06155 bw_util_2=0.2129 bw_util_3=0.306 blp=9.911865 blp_1= 1.755564 blp_2= 3.570232 blp_3= 4.849769
 n_activity=12305903 dram_eff=0.5817 dram_eff_1=0.06169 dram_eff_2=0.2133 dram_eff_3=0.3067
bk0: 164976a 5413217i bk1: 164501a 5265673i bk2: 165512a 5045151i bk3: 164530a 4950332i bk4: 165898a 4681757i bk5: 167932a 4386856i bk6: 166664a 4282297i bk7: 169840a 3889231i bk8: 167326a 5243806i bk9: 166518a 5121567i bk10: 167122a 4917678i bk11: 165100a 4903263i bk12: 167895a 4561669i bk13: 165722a 4533909i bk14: 166056a 4348648i bk15: 169362a 3909540i 
bw_dist = 0.062	0.213	0.306	0.417	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.9447

========= L2 cache stats =========
L2_cache_bank[0]: Access = 690827, Miss = 677732, Miss_rate = 0.981, Pending_hits = 1102, Reservation_fails = 707402
L2_cache_bank[1]: Access = 675312, Miss = 665571, Miss_rate = 0.986, Pending_hits = 607, Reservation_fails = 682714
L2_cache_bank[2]: Access = 675218, Miss = 665822, Miss_rate = 0.986, Pending_hits = 547, Reservation_fails = 591285
L2_cache_bank[3]: Access = 672278, Miss = 663197, Miss_rate = 0.986, Pending_hits = 457, Reservation_fails = 665795
L2_cache_bank[4]: Access = 675845, Miss = 666851, Miss_rate = 0.987, Pending_hits = 545, Reservation_fails = 488759
L2_cache_bank[5]: Access = 710896, Miss = 681226, Miss_rate = 0.958, Pending_hits = 935, Reservation_fails = 878412
L2_cache_bank[6]: Access = 672387, Miss = 663755, Miss_rate = 0.987, Pending_hits = 505, Reservation_fails = 537726
L2_cache_bank[7]: Access = 679641, Miss = 667469, Miss_rate = 0.982, Pending_hits = 680, Reservation_fails = 699665
L2_cache_bank[8]: Access = 692017, Miss = 678966, Miss_rate = 0.981, Pending_hits = 992, Reservation_fails = 676612
L2_cache_bank[9]: Access = 679045, Miss = 668014, Miss_rate = 0.984, Pending_hits = 599, Reservation_fails = 636388
L2_cache_bank[10]: Access = 674927, Miss = 665752, Miss_rate = 0.986, Pending_hits = 627, Reservation_fails = 582934
L2_cache_bank[11]: Access = 677866, Miss = 666772, Miss_rate = 0.984, Pending_hits = 697, Reservation_fails = 703120
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 690827, Miss = 677732 (0.981), PendingHit = 1102 (0.0016)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 675312, Miss = 665571 (0.986), PendingHit = 607 (0.000899)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 675218, Miss = 665822 (0.986), PendingHit = 547 (0.00081)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 672278, Miss = 663197 (0.986), PendingHit = 457 (0.00068)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 675845, Miss = 666851 (0.987), PendingHit = 545 (0.000806)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 710896, Miss = 681226 (0.958), PendingHit = 935 (0.00132)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 672387, Miss = 663755 (0.987), PendingHit = 505 (0.000751)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 679641, Miss = 667469 (0.982), PendingHit = 680 (0.001)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 692017, Miss = 678966 (0.981), PendingHit = 992 (0.00143)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 679045, Miss = 668014 (0.984), PendingHit = 599 (0.000882)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 674927, Miss = 665752 (0.986), PendingHit = 627 (0.000929)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 677866, Miss = 666772 (0.984), PendingHit = 697 (0.00103)
L2 Cache Total Miss Rate = 0.982
Stream 1: L2 Cache Miss Rate = 0.948
Stream 2: L2 Cache Miss Rate = 0.999
Stream 3: L2 Cache Miss Rate = 0.974
Stream 1: Accesses  = 2729420
Stream 1: Misses  = 2588084
Stream 2: Accesses  = 2757061
Stream 2: Misses  = 2755526
Stream 3: Accesses  = 5419198
Stream 3: Misses  = 5275601
Stream 1+2: Accesses  = 5486481
Stream 1+2: Misses  = 5343610
Stream 1+2+3: Accesses  = 10905679
Stream 1+2+3: Misses  = 10619211
Total Accesses  = 8176259
MPKI-CORES
CORE_L2MPKI_0	88.400
CORE_L2MPKI_1	91.202
CORE_L2MPKI_2	91.318
CORE_L2MPKI_3	89.861
CORE_L2MPKI_4	90.962
CORE_L2MPKI_5	91.047
CORE_L2MPKI_6	88.136
CORE_L2MPKI_7	89.300
CORE_L2MPKI_8	90.679
CORE_L2MPKI_9	89.033
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	1.596
CORE_L2MPKI_21	1.596
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.596
CORE_L2MPKI_25	1.596
CORE_L2MPKI_26	1.596
CORE_L2MPKI_27	1.596
CORE_L2MPKI_28	1.596
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	1.596
CORE_L2MPKI_31	1.596
CORE_L2MPKI_32	1.596
CORE_L2MPKI_33	1.596
CORE_L2MPKI_34	1.596
CORE_L2MPKI_35	1.596
CORE_L2MPKI_36	1.596
CORE_L2MPKI_37	1.596
CORE_L2MPKI_38	1.596
CORE_L2MPKI_39	1.596
CORE_L2MPKI_40	1.596
CORE_L2MPKI_41	1.596
CORE_L2MPKI_42	1.596
CORE_L2MPKI_43	1.596
CORE_L2MPKI_44	1.596
CORE_L2MPKI_45	1.596
CORE_L2MPKI_46	1.596
CORE_L2MPKI_47	1.596
CORE_L2MPKI_48	1.596
CORE_L2MPKI_49	1.596
CORE_L2MPKI_50	1.596
CORE_L2MPKI_51	1.596
CORE_L2MPKI_52	1.596
CORE_L2MPKI_53	1.596
CORE_L2MPKI_54	1.596
CORE_L2MPKI_55	1.596
CORE_L2MPKI_56	1.596
CORE_L2MPKI_57	1.596
CORE_L2MPKI_58	1.596
CORE_L2MPKI_59	1.596
Avg_MPKI_Stream1= 45.795
Avg_MPKI_Stream2= 1.596
Avg_MPKI_Stream3= 1.596
MISSES-CORES
CORE_MISSES_0	108997
CORE_MISSES_1	118822
CORE_MISSES_2	117290
CORE_MISSES_3	120903
CORE_MISSES_4	121190
CORE_MISSES_5	123699
CORE_MISSES_6	113937
CORE_MISSES_7	121788
CORE_MISSES_8	112985
CORE_MISSES_9	114267
CORE_MISSES_10	137381
CORE_MISSES_11	141280
CORE_MISSES_12	145120
CORE_MISSES_13	137382
CORE_MISSES_14	143922
CORE_MISSES_15	142021
CORE_MISSES_16	143900
CORE_MISSES_17	141260
CORE_MISSES_18	141320
CORE_MISSES_19	140620
CORE_MISSES_20	139386
CORE_MISSES_21	140000
CORE_MISSES_22	142565
CORE_MISSES_23	139240
CORE_MISSES_24	139282
CORE_MISSES_25	136743
CORE_MISSES_26	141242
CORE_MISSES_27	140580
CORE_MISSES_28	140620
CORE_MISSES_29	138660
CORE_MISSES_30	136801
CORE_MISSES_31	134677
CORE_MISSES_32	136750
CORE_MISSES_33	136138
CORE_MISSES_34	135468
CORE_MISSES_35	135084
CORE_MISSES_36	136336
CORE_MISSES_37	134803
CORE_MISSES_38	135762
CORE_MISSES_39	135389
CORE_MISSES_40	133871
CORE_MISSES_41	135594
CORE_MISSES_42	132622
CORE_MISSES_43	133997
CORE_MISSES_44	135080
CORE_MISSES_45	134419
CORE_MISSES_46	132764
CORE_MISSES_47	137192
CORE_MISSES_48	136929
CORE_MISSES_49	129580
CORE_MISSES_50	133709
CORE_MISSES_51	135906
CORE_MISSES_52	131741
CORE_MISSES_53	134300
CORE_MISSES_54	131433
CORE_MISSES_55	135617
CORE_MISSES_56	137738
CORE_MISSES_57	136916
CORE_MISSES_58	133180
CORE_MISSES_59	134929
L2_MISSES = 8031127
L2_total_cache_accesses = 8176259
L2_total_cache_misses = 8031127
L2_total_cache_miss_rate = 0.9822
L2_total_cache_pending_hits = 8293
L2_total_cache_reservation_fails = 7850812
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 133342
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7855
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5288391
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5157909
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2742521
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2661911
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3441
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 435
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 214
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 30892
L2_cache_data_port_util = 0.029
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=25982908
icnt_total_pkts_simt_to_mem=20474984
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       1.3960
gpu_ipc_2 =     188.6346
gpu_ipc_3 =     271.8488
gpu_tot_sim_cycle_stream_1 = 9342655
gpu_tot_sim_cycle_stream_2 = 9341001
gpu_tot_sim_cycle_stream_3 = 9321198
gpu_sim_insn_1 = 13042592
gpu_sim_insn_2 = 1762035840
gpu_sim_insn_3 = 2533956384
gpu_sim_cycle = 9342656
gpu_sim_insn = 4309034816
gpu_ipc =     461.2216
gpu_tot_sim_cycle = 9342656
gpu_tot_sim_insn = 4309034816
gpu_tot_ipc =     461.2216
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 45324181
gpu_stall_icnt2sh    = 155312
gpu_total_sim_rate=249654

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 68102334
	L1I_total_cache_misses = 55538
	L1I_total_cache_miss_rate = 0.0008
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 78730
L1D_cache:
	L1D_cache_core[0]: Access = 134, Miss = 134, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 414
	L1D_cache_core[1]: Access = 136, Miss = 136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 526
	L1D_cache_core[2]: Access = 134, Miss = 134, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 470
	L1D_cache_core[3]: Access = 146, Miss = 146, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 436
	L1D_cache_core[4]: Access = 140, Miss = 140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 487
	L1D_cache_core[5]: Access = 144, Miss = 144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 546
	L1D_cache_core[6]: Access = 138, Miss = 138, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[7]: Access = 146, Miss = 146, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 507
	L1D_cache_core[8]: Access = 130, Miss = 130, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 528
	L1D_cache_core[9]: Access = 136, Miss = 136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 566
	L1D_cache_core[10]: Access = 137380, Miss = 137380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8407582
	L1D_cache_core[11]: Access = 141280, Miss = 141280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8420824
	L1D_cache_core[12]: Access = 145120, Miss = 145120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8442530
	L1D_cache_core[13]: Access = 137380, Miss = 137380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8418691
	L1D_cache_core[14]: Access = 143920, Miss = 143920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8408775
	L1D_cache_core[15]: Access = 142020, Miss = 142020, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8380169
	L1D_cache_core[16]: Access = 143900, Miss = 143900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8451239
	L1D_cache_core[17]: Access = 141260, Miss = 141260, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8460193
	L1D_cache_core[18]: Access = 141320, Miss = 141320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8409122
	L1D_cache_core[19]: Access = 140620, Miss = 140620, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8471542
	L1D_cache_core[20]: Access = 139380, Miss = 139380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8441549
	L1D_cache_core[21]: Access = 140000, Miss = 140000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8434717
	L1D_cache_core[22]: Access = 142560, Miss = 142560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8439844
	L1D_cache_core[23]: Access = 139240, Miss = 139240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8453825
	L1D_cache_core[24]: Access = 139280, Miss = 139280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8484656
	L1D_cache_core[25]: Access = 136740, Miss = 136740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8440138
	L1D_cache_core[26]: Access = 141240, Miss = 141240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8453236
	L1D_cache_core[27]: Access = 140580, Miss = 140580, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8475066
	L1D_cache_core[28]: Access = 140620, Miss = 140620, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8465413
	L1D_cache_core[29]: Access = 138660, Miss = 138660, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8402753
	L1D_cache_core[30]: Access = 136803, Miss = 136803, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8380418
	L1D_cache_core[31]: Access = 134687, Miss = 134687, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8327654
	L1D_cache_core[32]: Access = 136773, Miss = 136773, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8259420
	L1D_cache_core[33]: Access = 136142, Miss = 136142, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8308565
	L1D_cache_core[34]: Access = 135466, Miss = 135466, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8205237
	L1D_cache_core[35]: Access = 135090, Miss = 135090, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8262216
	L1D_cache_core[36]: Access = 136344, Miss = 136344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8274792
	L1D_cache_core[37]: Access = 134815, Miss = 134815, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8292878
	L1D_cache_core[38]: Access = 135786, Miss = 135786, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8208301
	L1D_cache_core[39]: Access = 135400, Miss = 135400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8213574
	L1D_cache_core[40]: Access = 133868, Miss = 133868, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8244706
	L1D_cache_core[41]: Access = 135584, Miss = 135584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8325298
	L1D_cache_core[42]: Access = 132626, Miss = 132626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8309541
	L1D_cache_core[43]: Access = 134007, Miss = 134007, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8371452
	L1D_cache_core[44]: Access = 135083, Miss = 135083, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8391472
	L1D_cache_core[45]: Access = 134424, Miss = 134424, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8203248
	L1D_cache_core[46]: Access = 132777, Miss = 132777, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8247686
	L1D_cache_core[47]: Access = 137203, Miss = 137203, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8183513
	L1D_cache_core[48]: Access = 136942, Miss = 136942, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8279092
	L1D_cache_core[49]: Access = 129593, Miss = 129593, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8247180
	L1D_cache_core[50]: Access = 133723, Miss = 133723, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8349997
	L1D_cache_core[51]: Access = 135925, Miss = 135925, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8315045
	L1D_cache_core[52]: Access = 131743, Miss = 131743, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8338267
	L1D_cache_core[53]: Access = 134313, Miss = 134313, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8314639
	L1D_cache_core[54]: Access = 131443, Miss = 131443, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8253804
	L1D_cache_core[55]: Access = 135629, Miss = 135629, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8247945
	L1D_cache_core[56]: Access = 137743, Miss = 137743, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8229556
	L1D_cache_core[57]: Access = 136930, Miss = 136930, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8223930
	L1D_cache_core[58]: Access = 133185, Miss = 133185, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8184718
	L1D_cache_core[59]: Access = 134944, Miss = 134944, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8319589
	L1D_total_cache_accesses = 6858875
	L1D_total_cache_misses = 6858875
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 417080626
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.007
L1C_cache:
	L1C_total_cache_accesses = 339996
	L1C_total_cache_misses = 1120
	L1C_total_cache_miss_rate = 0.0033
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4116182
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 336960990
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 338876
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2742693
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 80119636
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 68046796
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 55538
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 78730
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1893, 1262, 1893, 1262, 1893, 1262, 1893, 1262, 1471, 1262, 1466, 1262, 1332, 1262, 1300, 1262, 1262, 797, 1262, 726, 1262, 641, 1262, 642, 1262, 631, 1262, 631, 1262, 631, 1262, 631, 
gpgpu_n_tot_thrd_icount = 4311771200
gpgpu_n_tot_w_icount = 134742850
gpgpu_n_stall_shd_mem = 510448425
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 5429969
gpgpu_n_mem_write_global = 2742652
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 133018464
gpgpu_n_store_insn = 87766272
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 10879872
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 510448425
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:771566766	W0_Idle:81743506	W0_Scoreboard:133064948	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:134743500
Warp Occupancy Distribution:
Stall:266118748	W0_Idle:51835770	W0_Scoreboard:27637969	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:28113753
Warp Occupancy Distribution:
Stall:253973975	W0_Idle:13830210	W0_Scoreboard:51921143	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:53980912
warp_utilization0: 0.120187
warp_utilization1: 0.075230
warp_utilization2: 0.144447
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 32928928 {8:4116116,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 373000672 {136:2742652,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 52994184 {40:1307289,72:2970,136:3594,}
traffic_breakdown_coretomem[INST_ACC_R] = 32720 {8:4090,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 559744720 {136:4115770,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 21939296 {8:2742412,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 52985344 {40:1307068,72:2970,136:3594,}
traffic_breakdown_memtocore[INST_ACC_R] = 556240 {136:4090,}
maxmrqlatency = 1225 
maxdqlatency = 0 
maxmflatency = 7368 
averagemflatency = 1443 
averagemflatency_1 = 1321 
averagemflatency_2= 1495 
averagemflatency_3 = 1515 
averagemrqlatency_1 = 61 
averagemrqlatency_2 = 73 
averagemrqlatency_3 = 73 
max_icnt2mem_latency = 6968 
max_icnt2sh_latency = 9342655 
mrq_lat_table:3293066 	98215 	164094 	372224 	1109878 	1906971 	2561238 	1948109 	482281 	8229 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	23162 	184260 	1801220 	4971743 	1188186 	3303 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	33438 	44713 	171695 	314992 	413582 	1122934 	3110627 	2748161 	215065 	1324 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	4732470 	690153 	6547 	292 	0 	0 	0 	0 	0 	1418 	2404 	5109 	9655 	19265 	41529 	82620 	162155 	314404 	624851 	1204708 	274294 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	43 	711 	17929 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        30        20        26        28        30        24        30        20        32        12        18        20        32 
dram[1]:        30        32        32        22        20        22        28        24        20        28        18        28        14        26        20        34 
dram[2]:        32        32        28        20        20        24        22        26        18        20        30        18        22        16        32        24 
dram[3]:        28        32        40        22        20        22        26        26        16        36        30        22        16        14        30        18 
dram[4]:        32        32        22        40        24        12        28        20        22        18        20        32        20        16        32        28 
dram[5]:        32        32        22        22        24        24        24        18        22        26        22        28        28        16        32        22 
maximum service time to same row:
dram[0]:      1304      1246      1407      1814      2419      2232      1729      1821      2207      2298      1822      1830      1797      2117      1916      2281 
dram[1]:      1144      1377      1201      1149      2161      1729      1735      1725      1986      2117      1819      1709      1800      1885      2323      1862 
dram[2]:      1122      1367      1259      1319      1704      2753      1699      1707      2509      2040      1760      1735      1747      1740      1979      2125 
dram[3]:      1343      1281      1710      1316      1704      1784      1697      1720      2226      1898      1758      1732      1797      1745      1970      2163 
dram[4]:      1183      1152      1199      1491      2086      1774      1710      1738      2143      2125      1719      1732      1709      1764      2141      1857 
dram[5]:      1516      1283      1412      1238      1691      1766      1710      1755      1887      1863      1713      1737      1707      1769      1934      1832 
average row accesses per activate:
dram[0]:  1.337557  1.347846  1.353701  1.360909  1.342881  1.349967  1.346781  1.351914  1.338441  1.348879  1.343527  1.348202  1.342752  1.353509  1.347138  1.354639 
dram[1]:  1.347082  1.356478  1.350208  1.359409  1.346481  1.347309  1.347653  1.349301  1.341043  1.341819  1.345771  1.350350  1.348591  1.347784  1.350586  1.350260 
dram[2]:  1.347722  1.346553  1.358848  1.354521  1.345396  1.333213  1.351505  1.346844  1.345301  1.344279  1.346308  1.341885  1.347520  1.341859  1.356894  1.344785 
dram[3]:  1.356458  1.352612  1.352878  1.354997  1.348196  1.341089  1.351956  1.344349  1.343126  1.342109  1.341975  1.346487  1.345709  1.351518  1.348040  1.345047 
dram[4]:  1.344150  1.355426  1.347714  1.360798  1.347366  1.344458  1.346535  1.354806  1.342291  1.351699  1.328334  1.346915  1.345817  1.353423  1.344816  1.348594 
dram[5]:  1.350077  1.350833  1.350933  1.353716  1.348327  1.347211  1.350326  1.344763  1.342243  1.345978  1.343634  1.350712  1.345571  1.350685  1.351785  1.346760 
average row locality = 11944317/8861648 = 1.347866
average row locality_1 = 4340755/3625780 = 1.197192
average row locality_2 = 3865151/2668011 = 1.448701
average row locality_3 = 3738411/2567857 = 1.455849
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     85966     83510     82900     81638     84559     83360     85002     84067     85249     82925     84530     83591     85112     83189     84401     83283 
dram[1]:     82810     81522     82667     81380     83096     83170     83599     83758     83908     83620     83342     82997     83194     83399     83192     83336 
dram[2]:     83243     84135     81732     82980     84263     88189     83763     85754     83554     84047     83576     84881     84133     85786     82576     85428 
dram[3]:     81435     82163     82280     81993     83119     84753     83028     84878     83062     83668     83886     83001     83492     82651     83437     84344 
dram[4]:     84419     82645     83773     81781     84241     85024     85177     83647     84265     82982     88040     83792     84245     83433     84787     84691 
dram[5]:     82488     82252     82758     82265     82949     83966     83332     84920     83665     83259     83564     82550     83952     82862     83028     84683 
total reads: 8030937
bank skew: 88189/81380 = 1.08
chip skew: 1348040/1328990 = 1.01
number of total write accesses:
dram[0]:     43032     40599     39989     38680     41658     40463     42061     41150     42366     40057     41650     40724     42201     40300     41547     40427 
dram[1]:     39889     38625     39755     38445     40204     40288     40697     40882     41037     40777     40473     40136     40288     40523     40339     40500 
dram[2]:     40300     41221     38807     40045     41359     45294     40817     42842     40666     41178     40699     42013     41219     42909     39710     42574 
dram[3]:     38503     39261     39364     39076     40218     41874     40126     42004     40194     40826     41013     40146     40582     39783     40581     41514 
dram[4]:     41501     39712     40869     38868     41352     42117     42256     40712     41405     40100     45172     40900     41349     40527     41935     41827 
dram[5]:     39586     39329     39829     39361     40071     41066     40447     42027     40822     40400     40701     39680     41070     39972     40198     41835 
total reads: 3913476
bank skew: 45294/38445 = 1.18
chip skew: 661653/642858 = 1.03
average mf latency per bank:
dram[0]:       1021       941      1024       952      1030       955      1030       962      1011       939      1018       943      1022       953      1035       963
dram[1]:        912       912       920       920       928       919       928       925       909       905       916       911       919       917       932       925
dram[2]:        971      1140       985      1151       982      1370       990      1159       971      1140       974      1143       982      1151       995      1160
dram[3]:        916       959       913       964       923       976       926       971       910       954       912       961       918       969       927       981
dram[4]:       1042      1030      1046      1036      1052      1039      1058      1047      1040      1029      1055      1029      1049      1038      1058      1050
dram[5]:        932       950       938       954       943       959       947       964       928       943       933       953       938       958       951       967
maximum mf latency per bank:
dram[0]:       5552      4817      4745      5671      5253      5550      6080      4980      6287      4695      5953      6061      6229      4949      5812      5589
dram[1]:       5333      5168      5592      5266      5420      5751      6076      5026      5801      5332      4424      5235      5587      5776      5780      5532
dram[2]:       6097      6353      5130      6141      6012      7248      5936      6253      5735      6846      5571      7368      5884      7154      5220      6572
dram[3]:       5363      5446      5178      5869      5084      4622      5703      5853      5195      5114      5286      6150      6077      5146      4727      5563
dram[4]:       6237      5378      5645      4857      5167      5898      5298      5682      5428      5608      5891      4539      6376      5334      5779      5554
dram[5]:       4492      5509      4962      5545      4769      5882      5644      5720      5348      5385      4631      5057      5778      5203      5044      5243
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12332305 n_nop=5364211 n_act=1483892 n_pre=1483877 n_req=1800423 n_req_1=200252 n_req_2=656255 n_req_3=943916 n_rd=2686537 n_write=1313788 bw_util=0.584 bw_util_1=0.06495 bw_util_2=0.2129 bw_util_3=0.3062 blp=10.104463 blp_1= 1.772552 blp_2= 3.568928 blp_3= 4.880709
 n_activity=12321590 dram_eff=0.5845 dram_eff_1=0.06501 dram_eff_2=0.213 dram_eff_3=0.3064
bk0: 171932a 4928027i bk1: 167016a 5026919i bk2: 165798a 4969190i bk3: 163276a 4972675i bk4: 169116a 4404873i bk5: 166720a 4365029i bk6: 169998a 3977592i bk7: 168134a 3890582i bk8: 170498a 4989409i bk9: 165847a 5092572i bk10: 169060a 4748979i bk11: 167182a 4686322i bk12: 170224a 4341573i bk13: 166374a 4411798i bk14: 168802a 4050128i bk15: 166560a 4005172i 
bw_dist = 0.065	0.213	0.306	0.415	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.4276
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12332305 n_nop=5464629 n_act=1462022 n_pre=1462007 n_req=1786011 n_req_1=186264 n_req_2=656248 n_req_3=943499 n_rd=2657948 n_write=1285699 bw_util=0.5793 bw_util_1=0.06041 bw_util_2=0.2129 bw_util_3=0.306 blp=9.832716 blp_1= 1.744455 blp_2= 3.559769 blp_3= 4.835617
 n_activity=12304378 dram_eff=0.5806 dram_eff_1=0.06055 dram_eff_2=0.2133 dram_eff_3=0.3067
bk0: 165620a 5417446i bk1: 163040a 5388393i bk2: 165334a 5090251i bk3: 162752a 5100826i bk4: 166192a 4710875i bk5: 166340a 4524873i bk6: 167190a 4298855i bk7: 167514a 4082894i bk8: 167814a 5247418i bk9: 167238a 5076602i bk10: 166684a 4976857i bk11: 165994a 4885907i bk12: 166386a 4695882i bk13: 166798a 4498153i bk14: 166382a 4327521i bk15: 166670a 4139974i 
bw_dist = 0.060	0.213	0.306	0.418	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.7746
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12332305 n_nop=5328922 n_act=1492031 n_pre=1492016 n_req=1805188 n_req_1=205028 n_req_2=656252 n_req_3=943908 n_rd=2696056 n_write=1323280 bw_util=0.5855 bw_util_1=0.0665 bw_util_2=0.2129 bw_util_3=0.3062 blp=10.196641 blp_1= 1.805677 blp_2= 3.601932 blp_3= 4.897829
 n_activity=12326908 dram_eff=0.5858 dram_eff_1=0.06653 dram_eff_2=0.2129 dram_eff_3=0.3063
bk0: 166484a 5252139i bk1: 168270a 4941100i bk2: 163464a 5087862i bk3: 165958a 4753097i bk4: 168524a 4419613i bk5: 176374a 3685074i bk6: 167524a 4116332i bk7: 171506a 3636260i bk8: 167102a 5176505i bk9: 168094a 4931532i bk10: 167152a 4835828i bk11: 169762a 4478877i bk12: 168262a 4414527i bk13: 171572a 3994050i bk14: 165152a 4253589i bk15: 170856a 3667851i 
bw_dist = 0.067	0.213	0.306	0.414	0.000
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.7007
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12332305 n_nop=5447386 n_act=1466236 n_pre=1466223 n_req=1788201 n_req_1=188499 n_req_2=656253 n_req_3=943449 n_rd=2662344 n_write=1290116 bw_util=0.58 bw_util_1=0.06114 bw_util_2=0.2129 bw_util_3=0.306 blp=9.884434 blp_1= 1.754778 blp_2= 3.571256 blp_3= 4.839316
 n_activity=12305486 dram_eff=0.5813 dram_eff_1=0.06127 dram_eff_2=0.2133 dram_eff_3=0.3067
bk0: 162869a 5553753i bk1: 164324a 5286335i bk2: 164560a 5134995i bk3: 163984a 5005657i bk4: 166232a 4689052i bk5: 169506a 4294791i bk6: 166052a 4337524i bk7: 169753a 3911197i bk8: 166122a 5319633i bk9: 167336a 5079657i bk10: 167772a 4898283i bk11: 165995a 4845443i bk12: 166982a 4633156i bk13: 165302a 4575339i bk14: 166872a 4284863i bk15: 168683a 3951963i 
bw_dist = 0.061	0.213	0.306	0.418	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.8777
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12332305 n_nop=5337709 n_act=1489787 n_pre=1489775 n_req=1804055 n_req_1=204023 n_req_2=656254 n_req_3=943778 n_rd=2693850 n_write=1321184 bw_util=0.5851 bw_util_1=0.06617 bw_util_2=0.2129 bw_util_3=0.3061 blp=10.169891 blp_1= 1.790119 blp_2= 3.581417 blp_3= 4.889724
 n_activity=12325071 dram_eff=0.5855 dram_eff_1=0.06621 dram_eff_2=0.213 dram_eff_3=0.3063
bk0: 168838a 5102503i bk1: 165290a 5142195i bk2: 167546a 4840203i bk3: 163560a 4937604i bk4: 168480a 4433483i bk5: 170046a 4135424i bk6: 170352a 3925492i bk7: 167292a 3942512i bk8: 168526a 5114128i bk9: 165960a 5060265i bk10: 176078a 4255556i bk11: 167582a 4635993i bk12: 168488a 4413296i bk13: 166858a 4316742i bk14: 169574a 3973121i bk15: 169380a 3772929i 
bw_dist = 0.066	0.213	0.306	0.414	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.6229
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12332305 n_nop=5439259 n_act=1467666 n_pre=1467650 n_req=1789514 n_req_1=189777 n_req_2=656262 n_req_3=943475 n_rd=2664954 n_write=1292776 bw_util=0.5804 bw_util_1=0.06155 bw_util_2=0.2129 bw_util_3=0.306 blp=9.911865 blp_1= 1.755564 blp_2= 3.570232 blp_3= 4.849769
 n_activity=12305903 dram_eff=0.5817 dram_eff_1=0.06169 dram_eff_2=0.2133 dram_eff_3=0.3067
bk0: 164976a 5413217i bk1: 164501a 5265673i bk2: 165512a 5045151i bk3: 164530a 4950332i bk4: 165898a 4681757i bk5: 167932a 4386856i bk6: 166664a 4282297i bk7: 169840a 3889231i bk8: 167326a 5243806i bk9: 166518a 5121567i bk10: 167122a 4917678i bk11: 165100a 4903263i bk12: 167895a 4561669i bk13: 165722a 4533909i bk14: 166056a 4348648i bk15: 169362a 3909540i 
bw_dist = 0.062	0.213	0.306	0.417	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.9447

========= L2 cache stats =========
L2_cache_bank[0]: Access = 690827, Miss = 677732, Miss_rate = 0.981, Pending_hits = 1102, Reservation_fails = 707402
L2_cache_bank[1]: Access = 675312, Miss = 665571, Miss_rate = 0.986, Pending_hits = 607, Reservation_fails = 682714
L2_cache_bank[2]: Access = 675218, Miss = 665822, Miss_rate = 0.986, Pending_hits = 547, Reservation_fails = 591285
L2_cache_bank[3]: Access = 672278, Miss = 663197, Miss_rate = 0.986, Pending_hits = 457, Reservation_fails = 665795
L2_cache_bank[4]: Access = 675845, Miss = 666851, Miss_rate = 0.987, Pending_hits = 545, Reservation_fails = 488759
L2_cache_bank[5]: Access = 710896, Miss = 681226, Miss_rate = 0.958, Pending_hits = 935, Reservation_fails = 878412
L2_cache_bank[6]: Access = 672387, Miss = 663755, Miss_rate = 0.987, Pending_hits = 505, Reservation_fails = 537726
L2_cache_bank[7]: Access = 679641, Miss = 667469, Miss_rate = 0.982, Pending_hits = 680, Reservation_fails = 699665
L2_cache_bank[8]: Access = 692017, Miss = 678966, Miss_rate = 0.981, Pending_hits = 992, Reservation_fails = 676612
L2_cache_bank[9]: Access = 679045, Miss = 668014, Miss_rate = 0.984, Pending_hits = 599, Reservation_fails = 636388
L2_cache_bank[10]: Access = 674927, Miss = 665752, Miss_rate = 0.986, Pending_hits = 627, Reservation_fails = 582934
L2_cache_bank[11]: Access = 677866, Miss = 666772, Miss_rate = 0.984, Pending_hits = 697, Reservation_fails = 703120
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 690827, Miss = 677732 (0.981), PendingHit = 1102 (0.0016)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 675312, Miss = 665571 (0.986), PendingHit = 607 (0.000899)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 675218, Miss = 665822 (0.986), PendingHit = 547 (0.00081)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 672278, Miss = 663197 (0.986), PendingHit = 457 (0.00068)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 675845, Miss = 666851 (0.987), PendingHit = 545 (0.000806)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 710896, Miss = 681226 (0.958), PendingHit = 935 (0.00132)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 672387, Miss = 663755 (0.987), PendingHit = 505 (0.000751)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 679641, Miss = 667469 (0.982), PendingHit = 680 (0.001)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 692017, Miss = 678966 (0.981), PendingHit = 992 (0.00143)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 679045, Miss = 668014 (0.984), PendingHit = 599 (0.000882)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 674927, Miss = 665752 (0.986), PendingHit = 627 (0.000929)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 677866, Miss = 666772 (0.984), PendingHit = 697 (0.00103)
L2 Cache Total Miss Rate = 0.982
Stream 1: L2 Cache Miss Rate = 0.948
Stream 2: L2 Cache Miss Rate = 0.999
Stream 3: L2 Cache Miss Rate = 0.974
Stream 1: Accesses  = 2729420
Stream 1: Misses  = 2588084
Stream 2: Accesses  = 2757061
Stream 2: Misses  = 2755526
Stream 3: Accesses  = 5419198
Stream 3: Misses  = 5275601
Stream 1+2: Accesses  = 5486481
Stream 1+2: Misses  = 5343610
Stream 1+2+3: Accesses  = 10905679
Stream 1+2+3: Misses  = 10619211
Total Accesses  = 8176259
MPKI-CORES
CORE_L2MPKI_0	88.400
CORE_L2MPKI_1	91.202
CORE_L2MPKI_2	91.318
CORE_L2MPKI_3	89.861
CORE_L2MPKI_4	90.962
CORE_L2MPKI_5	91.047
CORE_L2MPKI_6	88.136
CORE_L2MPKI_7	89.300
CORE_L2MPKI_8	90.679
CORE_L2MPKI_9	89.033
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	1.596
CORE_L2MPKI_21	1.596
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.596
CORE_L2MPKI_25	1.596
CORE_L2MPKI_26	1.596
CORE_L2MPKI_27	1.596
CORE_L2MPKI_28	1.596
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	1.596
CORE_L2MPKI_31	1.596
CORE_L2MPKI_32	1.596
CORE_L2MPKI_33	1.596
CORE_L2MPKI_34	1.596
CORE_L2MPKI_35	1.596
CORE_L2MPKI_36	1.596
CORE_L2MPKI_37	1.596
CORE_L2MPKI_38	1.596
CORE_L2MPKI_39	1.596
CORE_L2MPKI_40	1.596
CORE_L2MPKI_41	1.596
CORE_L2MPKI_42	1.596
CORE_L2MPKI_43	1.596
CORE_L2MPKI_44	1.596
CORE_L2MPKI_45	1.596
CORE_L2MPKI_46	1.596
CORE_L2MPKI_47	1.596
CORE_L2MPKI_48	1.596
CORE_L2MPKI_49	1.596
CORE_L2MPKI_50	1.596
CORE_L2MPKI_51	1.596
CORE_L2MPKI_52	1.596
CORE_L2MPKI_53	1.596
CORE_L2MPKI_54	1.596
CORE_L2MPKI_55	1.596
CORE_L2MPKI_56	1.596
CORE_L2MPKI_57	1.596
CORE_L2MPKI_58	1.596
CORE_L2MPKI_59	1.596
Avg_MPKI_Stream1= 45.795
Avg_MPKI_Stream2= 1.596
Avg_MPKI_Stream3= 1.596
MISSES-CORES
CORE_MISSES_0	108997
CORE_MISSES_1	118822
CORE_MISSES_2	117290
CORE_MISSES_3	120903
CORE_MISSES_4	121190
CORE_MISSES_5	123699
CORE_MISSES_6	113937
CORE_MISSES_7	121788
CORE_MISSES_8	112985
CORE_MISSES_9	114267
CORE_MISSES_10	137381
CORE_MISSES_11	141280
CORE_MISSES_12	145120
CORE_MISSES_13	137382
CORE_MISSES_14	143922
CORE_MISSES_15	142021
CORE_MISSES_16	143900
CORE_MISSES_17	141260
CORE_MISSES_18	141320
CORE_MISSES_19	140620
CORE_MISSES_20	139386
CORE_MISSES_21	140000
CORE_MISSES_22	142565
CORE_MISSES_23	139240
CORE_MISSES_24	139282
CORE_MISSES_25	136743
CORE_MISSES_26	141242
CORE_MISSES_27	140580
CORE_MISSES_28	140620
CORE_MISSES_29	138660
CORE_MISSES_30	136801
CORE_MISSES_31	134677
CORE_MISSES_32	136750
CORE_MISSES_33	136138
CORE_MISSES_34	135468
CORE_MISSES_35	135084
CORE_MISSES_36	136336
CORE_MISSES_37	134803
CORE_MISSES_38	135762
CORE_MISSES_39	135389
CORE_MISSES_40	133871
CORE_MISSES_41	135594
CORE_MISSES_42	132622
CORE_MISSES_43	133997
CORE_MISSES_44	135080
CORE_MISSES_45	134419
CORE_MISSES_46	132764
CORE_MISSES_47	137192
CORE_MISSES_48	136929
CORE_MISSES_49	129580
CORE_MISSES_50	133709
CORE_MISSES_51	135906
CORE_MISSES_52	131741
CORE_MISSES_53	134300
CORE_MISSES_54	131433
CORE_MISSES_55	135617
CORE_MISSES_56	137738
CORE_MISSES_57	136916
CORE_MISSES_58	133180
CORE_MISSES_59	134929
L2_MISSES = 8031127
L2_total_cache_accesses = 8176259
L2_total_cache_misses = 8031127
L2_total_cache_miss_rate = 0.9822
L2_total_cache_pending_hits = 8293
L2_total_cache_reservation_fails = 7850812
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 133342
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7855
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5288391
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5157909
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2742521
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2661911
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3441
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 435
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 214
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 30892
L2_cache_data_port_util = 0.029
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=25982908
icnt_total_pkts_simt_to_mem=20474984
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       1.4037
gpu_ipc_2 =     188.7489
gpu_ipc_3 =     270.5952
gpu_tot_sim_cycle_stream_1 = 10374259
gpu_tot_sim_cycle_stream_2 = 10372605
gpu_tot_sim_cycle_stream_3 = 10352798
gpu_sim_insn_1 = 14561856
gpu_sim_insn_2 = 1957817600
gpu_sim_insn_3 = 2801417280
gpu_sim_cycle = 10374260
gpu_sim_insn = 4773796736
gpu_ipc =     460.1578
gpu_tot_sim_cycle = 10374260
gpu_tot_sim_insn = 4773796736
gpu_tot_ipc =     460.1578
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 50396499
gpu_stall_icnt2sh    = 170002
gpu_total_sim_rate=250198

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 75449342
	L1I_total_cache_misses = 63036
	L1I_total_cache_miss_rate = 0.0008
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 84999
L1D_cache:
	L1D_cache_core[0]: Access = 148, Miss = 148, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 414
	L1D_cache_core[1]: Access = 158, Miss = 158, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 526
	L1D_cache_core[2]: Access = 148, Miss = 148, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 470
	L1D_cache_core[3]: Access = 156, Miss = 156, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 436
	L1D_cache_core[4]: Access = 154, Miss = 154, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 487
	L1D_cache_core[5]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 546
	L1D_cache_core[6]: Access = 154, Miss = 154, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[7]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 507
	L1D_cache_core[8]: Access = 148, Miss = 148, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 528
	L1D_cache_core[9]: Access = 152, Miss = 152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 566
	L1D_cache_core[10]: Access = 153660, Miss = 153660, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9330836
	L1D_cache_core[11]: Access = 156900, Miss = 156900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9342600
	L1D_cache_core[12]: Access = 160740, Miss = 160740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9365003
	L1D_cache_core[13]: Access = 153660, Miss = 153660, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9336421
	L1D_cache_core[14]: Access = 158900, Miss = 158900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9318923
	L1D_cache_core[15]: Access = 156340, Miss = 156340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9316089
	L1D_cache_core[16]: Access = 159520, Miss = 159520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9366380
	L1D_cache_core[17]: Access = 156900, Miss = 156900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9365682
	L1D_cache_core[18]: Access = 156940, Miss = 156940, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9346385
	L1D_cache_core[19]: Access = 155600, Miss = 155600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9409621
	L1D_cache_core[20]: Access = 155660, Miss = 155660, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9388341
	L1D_cache_core[21]: Access = 155620, Miss = 155620, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9385970
	L1D_cache_core[22]: Access = 157520, Miss = 157520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9372677
	L1D_cache_core[23]: Access = 154880, Miss = 154880, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9344839
	L1D_cache_core[24]: Access = 155540, Miss = 155540, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9384564
	L1D_cache_core[25]: Access = 152360, Miss = 152360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9394175
	L1D_cache_core[26]: Access = 156220, Miss = 156220, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9406140
	L1D_cache_core[27]: Access = 156860, Miss = 156860, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9425733
	L1D_cache_core[28]: Access = 156240, Miss = 156240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9421572
	L1D_cache_core[29]: Access = 154940, Miss = 154940, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9340754
	L1D_cache_core[30]: Access = 150827, Miss = 150827, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9249441
	L1D_cache_core[31]: Access = 149619, Miss = 149619, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9218948
	L1D_cache_core[32]: Access = 152811, Miss = 152811, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9134928
	L1D_cache_core[33]: Access = 149924, Miss = 149924, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9205527
	L1D_cache_core[34]: Access = 149648, Miss = 149648, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9106480
	L1D_cache_core[35]: Access = 149813, Miss = 149813, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9161206
	L1D_cache_core[36]: Access = 150352, Miss = 150352, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9186805
	L1D_cache_core[37]: Access = 148870, Miss = 148870, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9154833
	L1D_cache_core[38]: Access = 149687, Miss = 149687, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9084239
	L1D_cache_core[39]: Access = 150253, Miss = 150253, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9109997
	L1D_cache_core[40]: Access = 148466, Miss = 148466, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9120229
	L1D_cache_core[41]: Access = 149141, Miss = 149141, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9203769
	L1D_cache_core[42]: Access = 147412, Miss = 147412, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9195791
	L1D_cache_core[43]: Access = 147447, Miss = 147447, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9224503
	L1D_cache_core[44]: Access = 148842, Miss = 148842, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9243906
	L1D_cache_core[45]: Access = 147354, Miss = 147354, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9059534
	L1D_cache_core[46]: Access = 147454, Miss = 147454, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9136746
	L1D_cache_core[47]: Access = 151243, Miss = 151243, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9075374
	L1D_cache_core[48]: Access = 151076, Miss = 151076, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9141967
	L1D_cache_core[49]: Access = 142825, Miss = 142825, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9098558
	L1D_cache_core[50]: Access = 148690, Miss = 148690, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9211986
	L1D_cache_core[51]: Access = 149699, Miss = 149699, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9234803
	L1D_cache_core[52]: Access = 145734, Miss = 145734, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9197142
	L1D_cache_core[53]: Access = 150118, Miss = 150118, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9160952
	L1D_cache_core[54]: Access = 146196, Miss = 146196, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9078312
	L1D_cache_core[55]: Access = 149240, Miss = 149240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9130630
	L1D_cache_core[56]: Access = 151131, Miss = 151131, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9090140
	L1D_cache_core[57]: Access = 151911, Miss = 151911, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9068643
	L1D_cache_core[58]: Access = 146654, Miss = 146654, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9040861
	L1D_cache_core[59]: Access = 149215, Miss = 149215, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9179690
	L1D_total_cache_accesses = 7598190
	L1D_total_cache_misses = 7598190
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 461873674
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.007
L1C_cache:
	L1C_total_cache_accesses = 377421
	L1C_total_cache_misses = 1120
	L1C_total_cache_miss_rate = 0.0030
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4559908
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 373310542
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 376301
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3038282
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 88563132
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 75386306
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 63036
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 84999
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1893, 1271, 1893, 1262, 1893, 1262, 1893, 1262, 1893, 1262, 1893, 1262, 1893, 1262, 1893, 1262, 1371, 1262, 1357, 1262, 1262, 1233, 1262, 987, 1262, 859, 1262, 778, 1262, 783, 1262, 720, 
gpgpu_n_tot_thrd_icount = 4776832288
gpgpu_n_tot_w_icount = 149276009
gpgpu_n_stall_shd_mem = 565552381
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6027636
gpgpu_n_mem_write_global = 3038187
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 147370112
gpgpu_n_store_insn = 97225248
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 12077472
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 565552381
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:852514708	W0_Idle:94506217	W0_Scoreboard:148613524	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:149276751
Warp Occupancy Distribution:
Stall:293267597	W0_Idle:59717291	W0_Scoreboard:30788395	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:31197117
Warp Occupancy Distribution:
Stall:281521780	W0_Idle:15591841	W0_Scoreboard:57956729	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:59900050
warp_utilization0: 0.119910
warp_utilization1: 0.075179
warp_utilization2: 0.144348
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 36478344 {8:4559793,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 413193432 {136:3038187,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 59181752 {40:1460869,72:3148,136:3826,}
traffic_breakdown_coretomem[INST_ACC_R] = 37040 {8:4630,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 620087648 {136:4559468,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 24303800 {8:3037975,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 59172640 {40:1460643,72:3147,136:3826,}
traffic_breakdown_memtocore[INST_ACC_R] = 629680 {136:4630,}
maxmrqlatency = 1225 
maxdqlatency = 0 
maxmflatency = 7368 
averagemflatency = 1443 
averagemflatency_1 = 1319 
averagemflatency_2= 1496 
averagemflatency_3 = 1515 
averagemrqlatency_1 = 61 
averagemrqlatency_2 = 73 
averagemrqlatency_3 = 73 
max_icnt2mem_latency = 6968 
max_icnt2sh_latency = 10374259 
mrq_lat_table:3657724 	109261 	182289 	413698 	1231902 	2117285 	2840776 	2160599 	537338 	9333 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	25075 	203771 	1998757 	5518317 	1315709 	3490 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	37710 	49655 	189859 	348353 	460309 	1245632 	3455805 	3045539 	235973 	1365 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	5258067 	762087 	6698 	292 	0 	0 	0 	0 	0 	1418 	2404 	5109 	9655 	19265 	41529 	82620 	162155 	314404 	624851 	1204708 	569857 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	43 	815 	19888 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        30        20        26        28        30        24        30        20        32        28        24        20        32 
dram[1]:        30        32        32        22        20        22        28        24        20        28        18        28        18        26        20        34 
dram[2]:        32        32        28        20        20        24        22        26        18        20        30        18        22        30        32        24 
dram[3]:        30        32        40        22        20        22        26        26        16        36        30        22        20        18        30        18 
dram[4]:        32        38        22        40        24        20        28        20        22        18        20        32        20        34        32        28 
dram[5]:        32        40        22        22        24        24        24        18        22        26        22        28        28        34        32        22 
maximum service time to same row:
dram[0]:      1304      1246      1407      1814      2419      2232      1729      1821      2207      2298      1822      1830      1797      2117      1916      2281 
dram[1]:      1144      1377      1201      1149      2161      1729      1735      1725      1986      2117      1819      1709      1800      1885      2323      1862 
dram[2]:      1122      1367      1259      1319      1704      2753      1699      1707      2509      2040      1760      1735      1747      1740      1979      2125 
dram[3]:      1343      1281      1710      1316      1704      1784      1697      1720      2226      1898      1758      1732      1797      1745      1970      2163 
dram[4]:      1183      1259      1199      1491      2086      1774      1710      1738      2143      2125      1719      1732      1709      1764      2141      1857 
dram[5]:      1516      1283      1412      1238      1691      1766      1710      1755      1887      1863      1713      1737      1707      1769      1934      1832 
average row accesses per activate:
dram[0]:  1.337754  1.347161  1.353340  1.360164  1.343104  1.349566  1.347828  1.351654  1.338542  1.347839  1.343871  1.347375  1.343518  1.353308  1.347031  1.353495 
dram[1]:  1.346523  1.355969  1.350835  1.358246  1.346383  1.346833  1.347451  1.349582  1.340085  1.341196  1.345385  1.349527  1.348740  1.348031  1.349815  1.349800 
dram[2]:  1.348007  1.346188  1.358625  1.353832  1.345694  1.333135  1.350883  1.347108  1.343342  1.343607  1.345870  1.342112  1.347910  1.341892  1.355552  1.344480 
dram[3]:  1.356215  1.352141  1.352197  1.354160  1.347986  1.340826  1.350860  1.343854  1.342488  1.341375  1.341470  1.345170  1.345667  1.351088  1.346778  1.343748 
dram[4]:  1.343574  1.355466  1.347878  1.360192  1.346848  1.344737  1.346558  1.354277  1.341465  1.350722  1.328405  1.347225  1.345368  1.353427  1.344405  1.347729 
dram[5]:  1.348179  1.350787  1.350109  1.352981  1.347899  1.346523  1.349551  1.344683  1.341062  1.345731  1.343024  1.350047  1.344989  1.350720  1.349940  1.345617 
average row locality = 13260220/9841015 = 1.347444
average row locality_1 = 4840565/4045783 = 1.196447
average row locality_2 = 4289113/2959823 = 1.449111
average row locality_3 = 4130542/2835409 = 1.456771
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     95125     92576     92006     90642     93821     92420     94241     93240     94562     92067     93749     92757     94329     92390     93656     92492 
dram[1]:     91841     90405     91568     90381     92219     92235     92805     92843     93210     92764     92497     92060     92333     92538     92439     92433 
dram[2]:     92296     93219     90721     92172     93515     97705     92960     95068     92989     93252     92722     94087     93376     95169     91728     94819 
dram[3]:     90205     91040     91315     91024     92143     93880     92202     94187     92231     92832     93094     92125     92653     91746     92733     93700 
dram[4]:     93611     91609     92929     90805     93400     94232     94455     92892     93526     92203     97564     92832     93505     92543     94030     94057 
dram[5]:     91657     91180     91799     91276     92058     93184     92544     94213     92901     92418     92667     91567     93188     91875     92309     94179 
total reads: 8910760
bank skew: 97705/90205 = 1.08
chip skew: 1495798/1474571 = 1.01
number of total write accesses:
dram[0]:     47608     45055     44458     43027     46301     44874     46705     45710     47030     44527     46273     45261     46817     44880     46156     44969 
dram[1]:     44345     42899     44045     42795     44723     44712     45309     45341     45726     45249     45039     44581     44846     45042     44960     44929 
dram[2]:     44768     45720     43164     44588     45981     50181     45420     47550     45440     45728     45227     46612     45855     47660     44204     47310 
dram[3]:     42701     43544     43783     43460     44625     46371     44705     46704     44736     45343     45614     44660     45151     44265     45240     46211 
dram[4]:     46069     44107     45370     43262     45856     46719     46910     45382     45973     44691     50051     45361     45980     45045     46502     46565 
dram[5]:     44142     43692     44215     43761     44534     45692     45036     46735     45398     44935     45189     44110     45669     44392     44797     46703 
total reads: 4349556
bank skew: 50181/42701 = 1.18
chip skew: 735408/714541 = 1.03
average mf latency per bank:
dram[0]:       1015       940      1019       949      1023       953      1025       959      1004       937      1013       941      1016       951      1028       960
dram[1]:        911       909       919       916       926       916       927       923       907       902       914       909       918       913       930       922
dram[2]:        979      1143       993      1153       989      1361       997      1162       977      1144       982      1146       988      1153      1001      1163
dram[3]:        918       963       916       968       926       979       928       975       913       958       914       965       920       973       929       985
dram[4]:       1031      1024      1035      1030      1041      1034      1048      1040      1030      1023      1043      1023      1037      1032      1048      1043
dram[5]:        931       954       939       959       943       962       948       968       929       948       934       956       938       963       951       971
maximum mf latency per bank:
dram[0]:       5552      4817      4745      5671      5253      5550      6080      4980      6287      4695      5953      6061      6229      4949      5812      5589
dram[1]:       5333      5168      5592      5266      5420      5751      6076      5026      5801      5332      4541      5235      5587      5776      5780      5532
dram[2]:       6097      6353      5130      6141      6012      7248      5936      6253      5735      6846      5571      7368      5884      7154      5220      6572
dram[3]:       5363      5446      5355      5869      5084      4622      5703      5853      5195      5114      5286      6150      6077      5146      4727      5563
dram[4]:       6237      5378      5645      4857      5167      5898      5298      5682      5428      5608      5891      4539      6376      5334      5779      5554
dram[5]:       4492      5509      4962      5545      4769      5882      5644      5720      5348      5385      4631      5057      5778      5254      5044      5243
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13694022 n_nop=5960679 n_act=1646980 n_pre=1646968 n_req=1996520 n_req_1=223748 n_req_2=729174 n_req_3=1043598 n_rd=2980105 n_write=1459290 bw_util=0.5832 bw_util_1=0.06535 bw_util_2=0.213 bw_util_3=0.3048 blp=10.094250 blp_1= 1.775500 blp_2= 3.571206 blp_3= 4.864263
 n_activity=13681832 dram_eff=0.5837 dram_eff_1=0.06541 dram_eff_2=0.2132 dram_eff_3=0.3051
bk0: 190248a 5503160i bk1: 185150a 5598327i bk2: 184012a 5516091i bk3: 181278a 5521117i bk4: 187641a 4905343i bk5: 184840a 4864260i bk6: 188473a 4435747i bk7: 186478a 4339179i bk8: 189120a 5549623i bk9: 184134a 5658792i bk10: 187498a 5280567i bk11: 185512a 5202758i bk12: 188658a 4831500i bk13: 184773a 4889285i bk14: 187308a 4505693i bk15: 184982a 4450034i 
bw_dist = 0.065	0.213	0.305	0.416	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.4062
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13694022 n_nop=6068776 n_act=1623542 n_pre=1623528 n_req=1980814 n_req_1=208752 n_req_2=729166 n_req_3=1042896 n_rd=2949118 n_write=1429058 bw_util=0.5786 bw_util_1=0.06098 bw_util_2=0.213 bw_util_3=0.3046 blp=9.829800 blp_1= 1.748986 blp_2= 3.560094 blp_3= 4.818279
 n_activity=13662969 dram_eff=0.5799 dram_eff_1=0.06111 dram_eff_2=0.2135 dram_eff_3=0.3053
bk0: 183680a 6012393i bk1: 180810a 5988699i bk2: 183136a 5677009i bk3: 180762a 5659773i bk4: 184438a 5232538i bk5: 184468a 5030553i bk6: 185604a 4768852i bk7: 185682a 4550206i bk8: 186420a 5823566i bk9: 185522a 5643593i bk10: 184994a 5527642i bk11: 184120a 5430826i bk12: 184664a 5206844i bk13: 185076a 4993019i bk14: 184878a 4792988i bk15: 184864a 4607861i 
bw_dist = 0.061	0.213	0.305	0.419	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.7774
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13694022 n_nop=5917928 n_act=1656872 n_pre=1656862 n_req=2002163 n_req_1=229584 n_req_2=729170 n_req_3=1043409 n_rd=2991562 n_write=1470798 bw_util=0.5848 bw_util_1=0.06706 bw_util_2=0.213 bw_util_3=0.3048 blp=10.195219 blp_1= 1.812065 blp_2= 3.605670 blp_3= 4.882059
 n_activity=13688211 dram_eff=0.5851 dram_eff_1=0.06709 dram_eff_2=0.2131 dram_eff_3=0.3049
bk0: 184592a 5836904i bk1: 186434a 5502001i bk2: 181439a 5641503i bk3: 184342a 5271468i bk4: 187030a 4906542i bk5: 195408a 4116903i bk6: 185918a 4569733i bk7: 190132a 4052515i bk8: 185971a 5720783i bk9: 186502a 5475822i bk10: 185444a 5362828i bk11: 188174a 4986280i bk12: 186752a 4901291i bk13: 190334a 4444211i bk14: 183454a 4713547i bk15: 189636a 4070832i 
bw_dist = 0.067	0.213	0.305	0.415	0.000
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.7042
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13694022 n_nop=6048146 n_act=1628747 n_pre=1628737 n_req=1983260 n_req_1=211410 n_req_2=729171 n_req_3=1042679 n_rd=2954182 n_write=1434210 bw_util=0.5793 bw_util_1=0.06175 bw_util_2=0.213 bw_util_3=0.3046 blp=9.885043 blp_1= 1.758614 blp_2= 3.571605 blp_3= 4.823003
 n_activity=13664347 dram_eff=0.5806 dram_eff_1=0.06188 dram_eff_2=0.2135 dram_eff_3=0.3052
bk0: 180408a 6185869i bk1: 182078a 5888487i bk2: 182630a 5696950i bk3: 182045a 5553099i bk4: 184284a 5218632i bk5: 187750a 4791539i bk6: 184404a 4805757i bk7: 188372a 4339656i bk8: 184454a 5896776i bk9: 185662a 5641721i bk10: 186188a 5438738i bk11: 184248a 5372895i bk12: 185305a 5144051i bk13: 183490a 5072418i bk14: 185464a 4743549i bk15: 187400a 4371889i 
bw_dist = 0.062	0.213	0.305	0.419	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.8941
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13694022 n_nop=5930453 n_act=1653780 n_pre=1653767 n_req=2000691 n_req_1=227882 n_req_2=729168 n_req_3=1043641 n_rd=2988354 n_write=1467668 bw_util=0.5844 bw_util_1=0.06656 bw_util_2=0.213 bw_util_3=0.3048 blp=10.159608 blp_1= 1.791566 blp_2= 3.583169 blp_3= 4.872091
 n_activity=13685574 dram_eff=0.5848 dram_eff_1=0.0666 dram_eff_2=0.2131 dram_eff_3=0.305
bk0: 187218a 5677163i bk1: 183218a 5724864i bk2: 185858a 5391413i bk3: 181608a 5481969i bk4: 186798a 4943685i bk5: 188462a 4613423i bk6: 188908a 4375257i bk7: 185782a 4369831i bk8: 187052a 5677761i bk9: 184404a 5608068i bk10: 195128a 4750669i bk11: 185664a 5169979i bk12: 187002a 4902607i bk13: 185086a 4807199i bk14: 188052a 4425269i bk15: 188114a 4179993i 
bw_dist = 0.067	0.213	0.305	0.415	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.5958
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13694022 n_nop=6035920 n_act=1631070 n_pre=1631056 n_req=1985322 n_req_1=213163 n_req_2=729177 n_req_3=1042982 n_rd=2957992 n_write=1437984 bw_util=0.5799 bw_util_1=0.06226 bw_util_2=0.213 bw_util_3=0.3046 blp=9.920500 blp_1= 1.760443 blp_2= 3.573715 blp_3= 4.835770
 n_activity=13665747 dram_eff=0.5811 dram_eff_1=0.06239 dram_eff_2=0.2134 dram_eff_3=0.3053
bk0: 183312a 5984933i bk1: 182360a 5850238i bk2: 183598a 5604054i bk3: 182552a 5490308i bk4: 184114a 5200477i bk5: 186364a 4862440i bk6: 185088a 4740764i bk7: 188422a 4309092i bk8: 185798a 5814022i bk9: 184832a 5682656i bk10: 185334a 5468451i bk11: 183132a 5441070i bk12: 186370a 5056803i bk13: 183748a 5035386i bk14: 184614a 4802643i bk15: 188354a 4310592i 
bw_dist = 0.062	0.213	0.305	0.418	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.9734

========= L2 cache stats =========
L2_cache_bank[0]: Access = 765770, Miss = 751505, Miss_rate = 0.981, Pending_hits = 1172, Reservation_fails = 801501
L2_cache_bank[1]: Access = 749470, Miss = 738598, Miss_rate = 0.985, Pending_hits = 658, Reservation_fails = 778667
L2_cache_bank[2]: Access = 749304, Miss = 738921, Miss_rate = 0.986, Pending_hits = 586, Reservation_fails = 659911
L2_cache_bank[3]: Access = 745759, Miss = 735665, Miss_rate = 0.986, Pending_hits = 496, Reservation_fails = 733435
L2_cache_bank[4]: Access = 750337, Miss = 740325, Miss_rate = 0.987, Pending_hits = 588, Reservation_fails = 528360
L2_cache_bank[5]: Access = 787242, Miss = 755509, Miss_rate = 0.960, Pending_hits = 1006, Reservation_fails = 947751
L2_cache_bank[6]: Access = 746145, Miss = 736598, Miss_rate = 0.987, Pending_hits = 536, Reservation_fails = 628723
L2_cache_bank[7]: Access = 753959, Miss = 740554, Miss_rate = 0.982, Pending_hits = 726, Reservation_fails = 813585
L2_cache_bank[8]: Access = 767296, Miss = 753036, Miss_rate = 0.981, Pending_hits = 1063, Reservation_fails = 746099
L2_cache_bank[9]: Access = 753314, Miss = 741190, Miss_rate = 0.984, Pending_hits = 639, Reservation_fails = 710612
L2_cache_bank[10]: Access = 749369, Miss = 739139, Miss_rate = 0.986, Pending_hits = 685, Reservation_fails = 655771
L2_cache_bank[11]: Access = 752085, Miss = 739906, Miss_rate = 0.984, Pending_hits = 742, Reservation_fails = 783860
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 765770, Miss = 751505 (0.981), PendingHit = 1172 (0.00153)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 749470, Miss = 738598 (0.985), PendingHit = 658 (0.000878)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 749304, Miss = 738921 (0.986), PendingHit = 586 (0.000782)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 745759, Miss = 735665 (0.986), PendingHit = 496 (0.000665)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 750337, Miss = 740325 (0.987), PendingHit = 588 (0.000784)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 787242, Miss = 755509 (0.96), PendingHit = 1006 (0.00128)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 746145, Miss = 736598 (0.987), PendingHit = 536 (0.000718)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 753959, Miss = 740554 (0.982), PendingHit = 726 (0.000963)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 767296, Miss = 753036 (0.981), PendingHit = 1063 (0.00139)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 753314, Miss = 741190 (0.984), PendingHit = 639 (0.000848)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 749369, Miss = 739139 (0.986), PendingHit = 685 (0.000914)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 752085, Miss = 739906 (0.984), PendingHit = 742 (0.000987)
L2 Cache Total Miss Rate = 0.982
Stream 1: L2 Cache Miss Rate = 0.949
Stream 2: L2 Cache Miss Rate = 0.999
Stream 3: L2 Cache Miss Rate = 0.974
Stream 1: Accesses  = 3038556
Stream 1: Misses  = 2883761
Stream 2: Accesses  = 3059278
Stream 2: Misses  = 3057574
Stream 3: Accesses  = 6010772
Stream 3: Misses  = 5853372
Stream 1+2: Accesses  = 6097834
Stream 1+2: Misses  = 5941335
Stream 1+2+3: Accesses  = 12108606
Stream 1+2+3: Misses  = 11794707
Total Accesses  = 9070050
MPKI-CORES
CORE_L2MPKI_0	88.599
CORE_L2MPKI_1	91.266
CORE_L2MPKI_2	91.242
CORE_L2MPKI_3	90.209
CORE_L2MPKI_4	91.340
CORE_L2MPKI_5	91.200
CORE_L2MPKI_6	88.865
CORE_L2MPKI_7	89.782
CORE_L2MPKI_8	90.771
CORE_L2MPKI_9	89.380
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	1.596
CORE_L2MPKI_21	1.596
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.596
CORE_L2MPKI_25	1.596
CORE_L2MPKI_26	1.596
CORE_L2MPKI_27	1.596
CORE_L2MPKI_28	1.596
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	1.596
CORE_L2MPKI_31	1.596
CORE_L2MPKI_32	1.596
CORE_L2MPKI_33	1.596
CORE_L2MPKI_34	1.596
CORE_L2MPKI_35	1.596
CORE_L2MPKI_36	1.596
CORE_L2MPKI_37	1.596
CORE_L2MPKI_38	1.596
CORE_L2MPKI_39	1.596
CORE_L2MPKI_40	1.596
CORE_L2MPKI_41	1.596
CORE_L2MPKI_42	1.596
CORE_L2MPKI_43	1.596
CORE_L2MPKI_44	1.596
CORE_L2MPKI_45	1.596
CORE_L2MPKI_46	1.596
CORE_L2MPKI_47	1.596
CORE_L2MPKI_48	1.596
CORE_L2MPKI_49	1.596
CORE_L2MPKI_50	1.596
CORE_L2MPKI_51	1.596
CORE_L2MPKI_52	1.596
CORE_L2MPKI_53	1.596
CORE_L2MPKI_54	1.596
CORE_L2MPKI_55	1.596
CORE_L2MPKI_56	1.596
CORE_L2MPKI_57	1.596
CORE_L2MPKI_58	1.596
CORE_L2MPKI_59	1.596
Avg_MPKI_Stream1= 45.931
Avg_MPKI_Stream2= 1.596
Avg_MPKI_Stream3= 1.596
MISSES-CORES
CORE_MISSES_0	122726
CORE_MISSES_1	132589
CORE_MISSES_2	130907
CORE_MISSES_3	134249
CORE_MISSES_4	136007
CORE_MISSES_5	137731
CORE_MISSES_6	128164
CORE_MISSES_7	136012
CORE_MISSES_8	127803
CORE_MISSES_9	128407
CORE_MISSES_10	153661
CORE_MISSES_11	156900
CORE_MISSES_12	160740
CORE_MISSES_13	153662
CORE_MISSES_14	158902
CORE_MISSES_15	156341
CORE_MISSES_16	159520
CORE_MISSES_17	156900
CORE_MISSES_18	156940
CORE_MISSES_19	155600
CORE_MISSES_20	155667
CORE_MISSES_21	155620
CORE_MISSES_22	157525
CORE_MISSES_23	154880
CORE_MISSES_24	155543
CORE_MISSES_25	152363
CORE_MISSES_26	156222
CORE_MISSES_27	156860
CORE_MISSES_28	156240
CORE_MISSES_29	154940
CORE_MISSES_30	150831
CORE_MISSES_31	149601
CORE_MISSES_32	152794
CORE_MISSES_33	149924
CORE_MISSES_34	149644
CORE_MISSES_35	149800
CORE_MISSES_36	150344
CORE_MISSES_37	148867
CORE_MISSES_38	149674
CORE_MISSES_39	150235
CORE_MISSES_40	148476
CORE_MISSES_41	149140
CORE_MISSES_42	147404
CORE_MISSES_43	147441
CORE_MISSES_44	148838
CORE_MISSES_45	147340
CORE_MISSES_46	147447
CORE_MISSES_47	151236
CORE_MISSES_48	151056
CORE_MISSES_49	142813
CORE_MISSES_50	148677
CORE_MISSES_51	149686
CORE_MISSES_52	145715
CORE_MISSES_53	150105
CORE_MISSES_54	146187
CORE_MISSES_55	149225
CORE_MISSES_56	151106
CORE_MISSES_57	151893
CORE_MISSES_58	146631
CORE_MISSES_59	149195
L2_MISSES = 8910946
L2_total_cache_accesses = 9070050
L2_total_cache_misses = 8910946
L2_total_cache_miss_rate = 0.9825
L2_total_cache_pending_hits = 8897
L2_total_cache_reservation_fails = 8788275
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 146252
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8404
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5872645
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5776753
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3038059
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2975692
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3899
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 490
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 241
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 35730
L2_cache_data_port_util = 0.030
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=28808502
icnt_total_pkts_simt_to_mem=22705730
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       1.4037
gpu_ipc_2 =     188.7489
gpu_ipc_3 =     270.5952
gpu_tot_sim_cycle_stream_1 = 10374259
gpu_tot_sim_cycle_stream_2 = 10372605
gpu_tot_sim_cycle_stream_3 = 10352798
gpu_sim_insn_1 = 14561856
gpu_sim_insn_2 = 1957817600
gpu_sim_insn_3 = 2801417280
gpu_sim_cycle = 10374260
gpu_sim_insn = 4773796736
gpu_ipc =     460.1578
gpu_tot_sim_cycle = 10374260
gpu_tot_sim_insn = 4773796736
gpu_tot_ipc =     460.1578
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 50396499
gpu_stall_icnt2sh    = 170002
gpu_total_sim_rate=250198

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 75449342
	L1I_total_cache_misses = 63036
	L1I_total_cache_miss_rate = 0.0008
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 84999
L1D_cache:
	L1D_cache_core[0]: Access = 148, Miss = 148, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 414
	L1D_cache_core[1]: Access = 158, Miss = 158, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 526
	L1D_cache_core[2]: Access = 148, Miss = 148, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 470
	L1D_cache_core[3]: Access = 156, Miss = 156, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 436
	L1D_cache_core[4]: Access = 154, Miss = 154, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 487
	L1D_cache_core[5]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 546
	L1D_cache_core[6]: Access = 154, Miss = 154, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[7]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 507
	L1D_cache_core[8]: Access = 148, Miss = 148, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 528
	L1D_cache_core[9]: Access = 152, Miss = 152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 566
	L1D_cache_core[10]: Access = 153660, Miss = 153660, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9330836
	L1D_cache_core[11]: Access = 156900, Miss = 156900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9342600
	L1D_cache_core[12]: Access = 160740, Miss = 160740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9365003
	L1D_cache_core[13]: Access = 153660, Miss = 153660, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9336421
	L1D_cache_core[14]: Access = 158900, Miss = 158900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9318923
	L1D_cache_core[15]: Access = 156340, Miss = 156340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9316089
	L1D_cache_core[16]: Access = 159520, Miss = 159520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9366380
	L1D_cache_core[17]: Access = 156900, Miss = 156900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9365682
	L1D_cache_core[18]: Access = 156940, Miss = 156940, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9346385
	L1D_cache_core[19]: Access = 155600, Miss = 155600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9409621
	L1D_cache_core[20]: Access = 155660, Miss = 155660, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9388341
	L1D_cache_core[21]: Access = 155620, Miss = 155620, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9385970
	L1D_cache_core[22]: Access = 157520, Miss = 157520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9372677
	L1D_cache_core[23]: Access = 154880, Miss = 154880, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9344839
	L1D_cache_core[24]: Access = 155540, Miss = 155540, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9384564
	L1D_cache_core[25]: Access = 152360, Miss = 152360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9394175
	L1D_cache_core[26]: Access = 156220, Miss = 156220, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9406140
	L1D_cache_core[27]: Access = 156860, Miss = 156860, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9425733
	L1D_cache_core[28]: Access = 156240, Miss = 156240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9421572
	L1D_cache_core[29]: Access = 154940, Miss = 154940, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9340754
	L1D_cache_core[30]: Access = 150827, Miss = 150827, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9249441
	L1D_cache_core[31]: Access = 149619, Miss = 149619, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9218948
	L1D_cache_core[32]: Access = 152811, Miss = 152811, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9134928
	L1D_cache_core[33]: Access = 149924, Miss = 149924, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9205527
	L1D_cache_core[34]: Access = 149648, Miss = 149648, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9106480
	L1D_cache_core[35]: Access = 149813, Miss = 149813, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9161206
	L1D_cache_core[36]: Access = 150352, Miss = 150352, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9186805
	L1D_cache_core[37]: Access = 148870, Miss = 148870, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9154833
	L1D_cache_core[38]: Access = 149687, Miss = 149687, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9084239
	L1D_cache_core[39]: Access = 150253, Miss = 150253, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9109997
	L1D_cache_core[40]: Access = 148466, Miss = 148466, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9120229
	L1D_cache_core[41]: Access = 149141, Miss = 149141, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9203769
	L1D_cache_core[42]: Access = 147412, Miss = 147412, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9195791
	L1D_cache_core[43]: Access = 147447, Miss = 147447, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9224503
	L1D_cache_core[44]: Access = 148842, Miss = 148842, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9243906
	L1D_cache_core[45]: Access = 147354, Miss = 147354, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9059534
	L1D_cache_core[46]: Access = 147454, Miss = 147454, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9136746
	L1D_cache_core[47]: Access = 151243, Miss = 151243, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9075374
	L1D_cache_core[48]: Access = 151076, Miss = 151076, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9141967
	L1D_cache_core[49]: Access = 142825, Miss = 142825, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9098558
	L1D_cache_core[50]: Access = 148690, Miss = 148690, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9211986
	L1D_cache_core[51]: Access = 149699, Miss = 149699, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9234803
	L1D_cache_core[52]: Access = 145734, Miss = 145734, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9197142
	L1D_cache_core[53]: Access = 150118, Miss = 150118, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9160952
	L1D_cache_core[54]: Access = 146196, Miss = 146196, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9078312
	L1D_cache_core[55]: Access = 149240, Miss = 149240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9130630
	L1D_cache_core[56]: Access = 151131, Miss = 151131, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9090140
	L1D_cache_core[57]: Access = 151911, Miss = 151911, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9068643
	L1D_cache_core[58]: Access = 146654, Miss = 146654, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9040861
	L1D_cache_core[59]: Access = 149215, Miss = 149215, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9179690
	L1D_total_cache_accesses = 7598190
	L1D_total_cache_misses = 7598190
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 461873674
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.007
L1C_cache:
	L1C_total_cache_accesses = 377421
	L1C_total_cache_misses = 1120
	L1C_total_cache_miss_rate = 0.0030
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4559908
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 373310542
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 376301
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3038282
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 88563132
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 75386306
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 63036
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 84999
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1893, 1271, 1893, 1262, 1893, 1262, 1893, 1262, 1893, 1262, 1893, 1262, 1893, 1262, 1893, 1262, 1371, 1262, 1357, 1262, 1262, 1233, 1262, 987, 1262, 859, 1262, 778, 1262, 783, 1262, 720, 
gpgpu_n_tot_thrd_icount = 4776832288
gpgpu_n_tot_w_icount = 149276009
gpgpu_n_stall_shd_mem = 565552381
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6027636
gpgpu_n_mem_write_global = 3038187
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 147370112
gpgpu_n_store_insn = 97225248
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 12077472
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 565552381
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:852514708	W0_Idle:94506217	W0_Scoreboard:148613524	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:149276751
Warp Occupancy Distribution:
Stall:293267597	W0_Idle:59717291	W0_Scoreboard:30788395	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:31197117
Warp Occupancy Distribution:
Stall:281521780	W0_Idle:15591841	W0_Scoreboard:57956729	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:59900050
warp_utilization0: 0.119910
warp_utilization1: 0.075179
warp_utilization2: 0.144348
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 36478344 {8:4559793,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 413193432 {136:3038187,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 59181752 {40:1460869,72:3148,136:3826,}
traffic_breakdown_coretomem[INST_ACC_R] = 37040 {8:4630,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 620087648 {136:4559468,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 24303800 {8:3037975,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 59172640 {40:1460643,72:3147,136:3826,}
traffic_breakdown_memtocore[INST_ACC_R] = 629680 {136:4630,}
maxmrqlatency = 1225 
maxdqlatency = 0 
maxmflatency = 7368 
averagemflatency = 1443 
averagemflatency_1 = 1319 
averagemflatency_2= 1496 
averagemflatency_3 = 1515 
averagemrqlatency_1 = 61 
averagemrqlatency_2 = 73 
averagemrqlatency_3 = 73 
max_icnt2mem_latency = 6968 
max_icnt2sh_latency = 10374259 
mrq_lat_table:3657724 	109261 	182289 	413698 	1231902 	2117285 	2840776 	2160599 	537338 	9333 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	25075 	203771 	1998757 	5518317 	1315709 	3490 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	37710 	49655 	189859 	348353 	460309 	1245632 	3455805 	3045539 	235973 	1365 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	5258067 	762087 	6698 	292 	0 	0 	0 	0 	0 	1418 	2404 	5109 	9655 	19265 	41529 	82620 	162155 	314404 	624851 	1204708 	569857 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	43 	815 	19888 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        30        20        26        28        30        24        30        20        32        28        24        20        32 
dram[1]:        30        32        32        22        20        22        28        24        20        28        18        28        18        26        20        34 
dram[2]:        32        32        28        20        20        24        22        26        18        20        30        18        22        30        32        24 
dram[3]:        30        32        40        22        20        22        26        26        16        36        30        22        20        18        30        18 
dram[4]:        32        38        22        40        24        20        28        20        22        18        20        32        20        34        32        28 
dram[5]:        32        40        22        22        24        24        24        18        22        26        22        28        28        34        32        22 
maximum service time to same row:
dram[0]:      1304      1246      1407      1814      2419      2232      1729      1821      2207      2298      1822      1830      1797      2117      1916      2281 
dram[1]:      1144      1377      1201      1149      2161      1729      1735      1725      1986      2117      1819      1709      1800      1885      2323      1862 
dram[2]:      1122      1367      1259      1319      1704      2753      1699      1707      2509      2040      1760      1735      1747      1740      1979      2125 
dram[3]:      1343      1281      1710      1316      1704      1784      1697      1720      2226      1898      1758      1732      1797      1745      1970      2163 
dram[4]:      1183      1259      1199      1491      2086      1774      1710      1738      2143      2125      1719      1732      1709      1764      2141      1857 
dram[5]:      1516      1283      1412      1238      1691      1766      1710      1755      1887      1863      1713      1737      1707      1769      1934      1832 
average row accesses per activate:
dram[0]:  1.337754  1.347161  1.353340  1.360164  1.343104  1.349566  1.347828  1.351654  1.338542  1.347839  1.343871  1.347375  1.343518  1.353308  1.347031  1.353495 
dram[1]:  1.346523  1.355969  1.350835  1.358246  1.346383  1.346833  1.347451  1.349582  1.340085  1.341196  1.345385  1.349527  1.348740  1.348031  1.349815  1.349800 
dram[2]:  1.348007  1.346188  1.358625  1.353832  1.345694  1.333135  1.350883  1.347108  1.343342  1.343607  1.345870  1.342112  1.347910  1.341892  1.355552  1.344480 
dram[3]:  1.356215  1.352141  1.352197  1.354160  1.347986  1.340826  1.350860  1.343854  1.342488  1.341375  1.341470  1.345170  1.345667  1.351088  1.346778  1.343748 
dram[4]:  1.343574  1.355466  1.347878  1.360192  1.346848  1.344737  1.346558  1.354277  1.341465  1.350722  1.328405  1.347225  1.345368  1.353427  1.344405  1.347729 
dram[5]:  1.348179  1.350787  1.350109  1.352981  1.347899  1.346523  1.349551  1.344683  1.341062  1.345731  1.343024  1.350047  1.344989  1.350720  1.349940  1.345617 
average row locality = 13260220/9841015 = 1.347444
average row locality_1 = 4840565/4045783 = 1.196447
average row locality_2 = 4289113/2959823 = 1.449111
average row locality_3 = 4130542/2835409 = 1.456771
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     95125     92576     92006     90642     93821     92420     94241     93240     94562     92067     93749     92757     94329     92390     93656     92492 
dram[1]:     91841     90405     91568     90381     92219     92235     92805     92843     93210     92764     92497     92060     92333     92538     92439     92433 
dram[2]:     92296     93219     90721     92172     93515     97705     92960     95068     92989     93252     92722     94087     93376     95169     91728     94819 
dram[3]:     90205     91040     91315     91024     92143     93880     92202     94187     92231     92832     93094     92125     92653     91746     92733     93700 
dram[4]:     93611     91609     92929     90805     93400     94232     94455     92892     93526     92203     97564     92832     93505     92543     94030     94057 
dram[5]:     91657     91180     91799     91276     92058     93184     92544     94213     92901     92418     92667     91567     93188     91875     92309     94179 
total reads: 8910760
bank skew: 97705/90205 = 1.08
chip skew: 1495798/1474571 = 1.01
number of total write accesses:
dram[0]:     47608     45055     44458     43027     46301     44874     46705     45710     47030     44527     46273     45261     46817     44880     46156     44969 
dram[1]:     44345     42899     44045     42795     44723     44712     45309     45341     45726     45249     45039     44581     44846     45042     44960     44929 
dram[2]:     44768     45720     43164     44588     45981     50181     45420     47550     45440     45728     45227     46612     45855     47660     44204     47310 
dram[3]:     42701     43544     43783     43460     44625     46371     44705     46704     44736     45343     45614     44660     45151     44265     45240     46211 
dram[4]:     46069     44107     45370     43262     45856     46719     46910     45382     45973     44691     50051     45361     45980     45045     46502     46565 
dram[5]:     44142     43692     44215     43761     44534     45692     45036     46735     45398     44935     45189     44110     45669     44392     44797     46703 
total reads: 4349556
bank skew: 50181/42701 = 1.18
chip skew: 735408/714541 = 1.03
average mf latency per bank:
dram[0]:       1015       940      1019       949      1023       953      1025       959      1004       937      1013       941      1016       951      1028       960
dram[1]:        911       909       919       916       926       916       927       923       907       902       914       909       918       913       930       922
dram[2]:        979      1143       993      1153       989      1361       997      1162       977      1144       982      1146       988      1153      1001      1163
dram[3]:        918       963       916       968       926       979       928       975       913       958       914       965       920       973       929       985
dram[4]:       1031      1024      1035      1030      1041      1034      1048      1040      1030      1023      1043      1023      1037      1032      1048      1043
dram[5]:        931       954       939       959       943       962       948       968       929       948       934       956       938       963       951       971
maximum mf latency per bank:
dram[0]:       5552      4817      4745      5671      5253      5550      6080      4980      6287      4695      5953      6061      6229      4949      5812      5589
dram[1]:       5333      5168      5592      5266      5420      5751      6076      5026      5801      5332      4541      5235      5587      5776      5780      5532
dram[2]:       6097      6353      5130      6141      6012      7248      5936      6253      5735      6846      5571      7368      5884      7154      5220      6572
dram[3]:       5363      5446      5355      5869      5084      4622      5703      5853      5195      5114      5286      6150      6077      5146      4727      5563
dram[4]:       6237      5378      5645      4857      5167      5898      5298      5682      5428      5608      5891      4539      6376      5334      5779      5554
dram[5]:       4492      5509      4962      5545      4769      5882      5644      5720      5348      5385      4631      5057      5778      5254      5044      5243
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13694022 n_nop=5960679 n_act=1646980 n_pre=1646968 n_req=1996520 n_req_1=223748 n_req_2=729174 n_req_3=1043598 n_rd=2980105 n_write=1459290 bw_util=0.5832 bw_util_1=0.06535 bw_util_2=0.213 bw_util_3=0.3048 blp=10.094250 blp_1= 1.775500 blp_2= 3.571206 blp_3= 4.864263
 n_activity=13681832 dram_eff=0.5837 dram_eff_1=0.06541 dram_eff_2=0.2132 dram_eff_3=0.3051
bk0: 190248a 5503160i bk1: 185150a 5598327i bk2: 184012a 5516091i bk3: 181278a 5521117i bk4: 187641a 4905343i bk5: 184840a 4864260i bk6: 188473a 4435747i bk7: 186478a 4339179i bk8: 189120a 5549623i bk9: 184134a 5658792i bk10: 187498a 5280567i bk11: 185512a 5202758i bk12: 188658a 4831500i bk13: 184773a 4889285i bk14: 187308a 4505693i bk15: 184982a 4450034i 
bw_dist = 0.065	0.213	0.305	0.416	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.4062
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13694022 n_nop=6068776 n_act=1623542 n_pre=1623528 n_req=1980814 n_req_1=208752 n_req_2=729166 n_req_3=1042896 n_rd=2949118 n_write=1429058 bw_util=0.5786 bw_util_1=0.06098 bw_util_2=0.213 bw_util_3=0.3046 blp=9.829800 blp_1= 1.748986 blp_2= 3.560094 blp_3= 4.818279
 n_activity=13662969 dram_eff=0.5799 dram_eff_1=0.06111 dram_eff_2=0.2135 dram_eff_3=0.3053
bk0: 183680a 6012393i bk1: 180810a 5988699i bk2: 183136a 5677009i bk3: 180762a 5659773i bk4: 184438a 5232538i bk5: 184468a 5030553i bk6: 185604a 4768852i bk7: 185682a 4550206i bk8: 186420a 5823566i bk9: 185522a 5643593i bk10: 184994a 5527642i bk11: 184120a 5430826i bk12: 184664a 5206844i bk13: 185076a 4993019i bk14: 184878a 4792988i bk15: 184864a 4607861i 
bw_dist = 0.061	0.213	0.305	0.419	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.7774
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13694022 n_nop=5917928 n_act=1656872 n_pre=1656862 n_req=2002163 n_req_1=229584 n_req_2=729170 n_req_3=1043409 n_rd=2991562 n_write=1470798 bw_util=0.5848 bw_util_1=0.06706 bw_util_2=0.213 bw_util_3=0.3048 blp=10.195219 blp_1= 1.812065 blp_2= 3.605670 blp_3= 4.882059
 n_activity=13688211 dram_eff=0.5851 dram_eff_1=0.06709 dram_eff_2=0.2131 dram_eff_3=0.3049
bk0: 184592a 5836904i bk1: 186434a 5502001i bk2: 181439a 5641503i bk3: 184342a 5271468i bk4: 187030a 4906542i bk5: 195408a 4116903i bk6: 185918a 4569733i bk7: 190132a 4052515i bk8: 185971a 5720783i bk9: 186502a 5475822i bk10: 185444a 5362828i bk11: 188174a 4986280i bk12: 186752a 4901291i bk13: 190334a 4444211i bk14: 183454a 4713547i bk15: 189636a 4070832i 
bw_dist = 0.067	0.213	0.305	0.415	0.000
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.7042
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13694022 n_nop=6048146 n_act=1628747 n_pre=1628737 n_req=1983260 n_req_1=211410 n_req_2=729171 n_req_3=1042679 n_rd=2954182 n_write=1434210 bw_util=0.5793 bw_util_1=0.06175 bw_util_2=0.213 bw_util_3=0.3046 blp=9.885043 blp_1= 1.758614 blp_2= 3.571605 blp_3= 4.823003
 n_activity=13664347 dram_eff=0.5806 dram_eff_1=0.06188 dram_eff_2=0.2135 dram_eff_3=0.3052
bk0: 180408a 6185869i bk1: 182078a 5888487i bk2: 182630a 5696950i bk3: 182045a 5553099i bk4: 184284a 5218632i bk5: 187750a 4791539i bk6: 184404a 4805757i bk7: 188372a 4339656i bk8: 184454a 5896776i bk9: 185662a 5641721i bk10: 186188a 5438738i bk11: 184248a 5372895i bk12: 185305a 5144051i bk13: 183490a 5072418i bk14: 185464a 4743549i bk15: 187400a 4371889i 
bw_dist = 0.062	0.213	0.305	0.419	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.8941
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13694022 n_nop=5930453 n_act=1653780 n_pre=1653767 n_req=2000691 n_req_1=227882 n_req_2=729168 n_req_3=1043641 n_rd=2988354 n_write=1467668 bw_util=0.5844 bw_util_1=0.06656 bw_util_2=0.213 bw_util_3=0.3048 blp=10.159608 blp_1= 1.791566 blp_2= 3.583169 blp_3= 4.872091
 n_activity=13685574 dram_eff=0.5848 dram_eff_1=0.0666 dram_eff_2=0.2131 dram_eff_3=0.305
bk0: 187218a 5677163i bk1: 183218a 5724864i bk2: 185858a 5391413i bk3: 181608a 5481969i bk4: 186798a 4943685i bk5: 188462a 4613423i bk6: 188908a 4375257i bk7: 185782a 4369831i bk8: 187052a 5677761i bk9: 184404a 5608068i bk10: 195128a 4750669i bk11: 185664a 5169979i bk12: 187002a 4902607i bk13: 185086a 4807199i bk14: 188052a 4425269i bk15: 188114a 4179993i 
bw_dist = 0.067	0.213	0.305	0.415	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.5958
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13694022 n_nop=6035920 n_act=1631070 n_pre=1631056 n_req=1985322 n_req_1=213163 n_req_2=729177 n_req_3=1042982 n_rd=2957992 n_write=1437984 bw_util=0.5799 bw_util_1=0.06226 bw_util_2=0.213 bw_util_3=0.3046 blp=9.920500 blp_1= 1.760443 blp_2= 3.573715 blp_3= 4.835770
 n_activity=13665747 dram_eff=0.5811 dram_eff_1=0.06239 dram_eff_2=0.2134 dram_eff_3=0.3053
bk0: 183312a 5984933i bk1: 182360a 5850238i bk2: 183598a 5604054i bk3: 182552a 5490308i bk4: 184114a 5200477i bk5: 186364a 4862440i bk6: 185088a 4740764i bk7: 188422a 4309092i bk8: 185798a 5814022i bk9: 184832a 5682656i bk10: 185334a 5468451i bk11: 183132a 5441070i bk12: 186370a 5056803i bk13: 183748a 5035386i bk14: 184614a 4802643i bk15: 188354a 4310592i 
bw_dist = 0.062	0.213	0.305	0.418	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.9734

========= L2 cache stats =========
L2_cache_bank[0]: Access = 765770, Miss = 751505, Miss_rate = 0.981, Pending_hits = 1172, Reservation_fails = 801501
L2_cache_bank[1]: Access = 749470, Miss = 738598, Miss_rate = 0.985, Pending_hits = 658, Reservation_fails = 778667
L2_cache_bank[2]: Access = 749304, Miss = 738921, Miss_rate = 0.986, Pending_hits = 586, Reservation_fails = 659911
L2_cache_bank[3]: Access = 745759, Miss = 735665, Miss_rate = 0.986, Pending_hits = 496, Reservation_fails = 733435
L2_cache_bank[4]: Access = 750337, Miss = 740325, Miss_rate = 0.987, Pending_hits = 588, Reservation_fails = 528360
L2_cache_bank[5]: Access = 787242, Miss = 755509, Miss_rate = 0.960, Pending_hits = 1006, Reservation_fails = 947751
L2_cache_bank[6]: Access = 746145, Miss = 736598, Miss_rate = 0.987, Pending_hits = 536, Reservation_fails = 628723
L2_cache_bank[7]: Access = 753959, Miss = 740554, Miss_rate = 0.982, Pending_hits = 726, Reservation_fails = 813585
L2_cache_bank[8]: Access = 767296, Miss = 753036, Miss_rate = 0.981, Pending_hits = 1063, Reservation_fails = 746099
L2_cache_bank[9]: Access = 753314, Miss = 741190, Miss_rate = 0.984, Pending_hits = 639, Reservation_fails = 710612
L2_cache_bank[10]: Access = 749369, Miss = 739139, Miss_rate = 0.986, Pending_hits = 685, Reservation_fails = 655771
L2_cache_bank[11]: Access = 752085, Miss = 739906, Miss_rate = 0.984, Pending_hits = 742, Reservation_fails = 783860
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 765770, Miss = 751505 (0.981), PendingHit = 1172 (0.00153)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 749470, Miss = 738598 (0.985), PendingHit = 658 (0.000878)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 749304, Miss = 738921 (0.986), PendingHit = 586 (0.000782)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 745759, Miss = 735665 (0.986), PendingHit = 496 (0.000665)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 750337, Miss = 740325 (0.987), PendingHit = 588 (0.000784)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 787242, Miss = 755509 (0.96), PendingHit = 1006 (0.00128)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 746145, Miss = 736598 (0.987), PendingHit = 536 (0.000718)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 753959, Miss = 740554 (0.982), PendingHit = 726 (0.000963)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 767296, Miss = 753036 (0.981), PendingHit = 1063 (0.00139)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 753314, Miss = 741190 (0.984), PendingHit = 639 (0.000848)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 749369, Miss = 739139 (0.986), PendingHit = 685 (0.000914)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 752085, Miss = 739906 (0.984), PendingHit = 742 (0.000987)
L2 Cache Total Miss Rate = 0.982
Stream 1: L2 Cache Miss Rate = 0.949
Stream 2: L2 Cache Miss Rate = 0.999
Stream 3: L2 Cache Miss Rate = 0.974
Stream 1: Accesses  = 3038556
Stream 1: Misses  = 2883761
Stream 2: Accesses  = 3059278
Stream 2: Misses  = 3057574
Stream 3: Accesses  = 6010772
Stream 3: Misses  = 5853372
Stream 1+2: Accesses  = 6097834
Stream 1+2: Misses  = 5941335
Stream 1+2+3: Accesses  = 12108606
Stream 1+2+3: Misses  = 11794707
Total Accesses  = 9070050
MPKI-CORES
CORE_L2MPKI_0	88.599
CORE_L2MPKI_1	91.266
CORE_L2MPKI_2	91.242
CORE_L2MPKI_3	90.209
CORE_L2MPKI_4	91.340
CORE_L2MPKI_5	91.200
CORE_L2MPKI_6	88.865
CORE_L2MPKI_7	89.782
CORE_L2MPKI_8	90.771
CORE_L2MPKI_9	89.380
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	1.596
CORE_L2MPKI_21	1.596
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.596
CORE_L2MPKI_25	1.596
CORE_L2MPKI_26	1.596
CORE_L2MPKI_27	1.596
CORE_L2MPKI_28	1.596
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	1.596
CORE_L2MPKI_31	1.596
CORE_L2MPKI_32	1.596
CORE_L2MPKI_33	1.596
CORE_L2MPKI_34	1.596
CORE_L2MPKI_35	1.596
CORE_L2MPKI_36	1.596
CORE_L2MPKI_37	1.596
CORE_L2MPKI_38	1.596
CORE_L2MPKI_39	1.596
CORE_L2MPKI_40	1.596
CORE_L2MPKI_41	1.596
CORE_L2MPKI_42	1.596
CORE_L2MPKI_43	1.596
CORE_L2MPKI_44	1.596
CORE_L2MPKI_45	1.596
CORE_L2MPKI_46	1.596
CORE_L2MPKI_47	1.596
CORE_L2MPKI_48	1.596
CORE_L2MPKI_49	1.596
CORE_L2MPKI_50	1.596
CORE_L2MPKI_51	1.596
CORE_L2MPKI_52	1.596
CORE_L2MPKI_53	1.596
CORE_L2MPKI_54	1.596
CORE_L2MPKI_55	1.596
CORE_L2MPKI_56	1.596
CORE_L2MPKI_57	1.596
CORE_L2MPKI_58	1.596
CORE_L2MPKI_59	1.596
Avg_MPKI_Stream1= 45.931
Avg_MPKI_Stream2= 1.596
Avg_MPKI_Stream3= 1.596
MISSES-CORES
CORE_MISSES_0	122726
CORE_MISSES_1	132589
CORE_MISSES_2	130907
CORE_MISSES_3	134249
CORE_MISSES_4	136007
CORE_MISSES_5	137731
CORE_MISSES_6	128164
CORE_MISSES_7	136012
CORE_MISSES_8	127803
CORE_MISSES_9	128407
CORE_MISSES_10	153661
CORE_MISSES_11	156900
CORE_MISSES_12	160740
CORE_MISSES_13	153662
CORE_MISSES_14	158902
CORE_MISSES_15	156341
CORE_MISSES_16	159520
CORE_MISSES_17	156900
CORE_MISSES_18	156940
CORE_MISSES_19	155600
CORE_MISSES_20	155667
CORE_MISSES_21	155620
CORE_MISSES_22	157525
CORE_MISSES_23	154880
CORE_MISSES_24	155543
CORE_MISSES_25	152363
CORE_MISSES_26	156222
CORE_MISSES_27	156860
CORE_MISSES_28	156240
CORE_MISSES_29	154940
CORE_MISSES_30	150831
CORE_MISSES_31	149601
CORE_MISSES_32	152794
CORE_MISSES_33	149924
CORE_MISSES_34	149644
CORE_MISSES_35	149800
CORE_MISSES_36	150344
CORE_MISSES_37	148867
CORE_MISSES_38	149674
CORE_MISSES_39	150235
CORE_MISSES_40	148476
CORE_MISSES_41	149140
CORE_MISSES_42	147404
CORE_MISSES_43	147441
CORE_MISSES_44	148838
CORE_MISSES_45	147340
CORE_MISSES_46	147447
CORE_MISSES_47	151236
CORE_MISSES_48	151056
CORE_MISSES_49	142813
CORE_MISSES_50	148677
CORE_MISSES_51	149686
CORE_MISSES_52	145715
CORE_MISSES_53	150105
CORE_MISSES_54	146187
CORE_MISSES_55	149225
CORE_MISSES_56	151106
CORE_MISSES_57	151893
CORE_MISSES_58	146631
CORE_MISSES_59	149195
L2_MISSES = 8910946
L2_total_cache_accesses = 9070050
L2_total_cache_misses = 8910946
L2_total_cache_miss_rate = 0.9825
L2_total_cache_pending_hits = 8897
L2_total_cache_reservation_fails = 8788275
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 146252
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8404
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5872645
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5776753
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3038059
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2975692
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3899
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 490
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 241
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 35730
L2_cache_data_port_util = 0.030
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=28808502
icnt_total_pkts_simt_to_mem=22705730
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       1.4093
gpu_ipc_2 =     187.8717
gpu_ipc_3 =     270.6045
gpu_tot_sim_cycle_stream_1 = 11464796
gpu_tot_sim_cycle_stream_2 = 11463142
gpu_tot_sim_cycle_stream_3 = 11443333
gpu_sim_insn_1 = 16157184
gpu_sim_insn_2 = 2153599360
gpu_sim_insn_3 = 3096617408
gpu_sim_cycle = 11464797
gpu_sim_insn = 5266373952
gpu_ipc =     459.3517
gpu_tot_sim_cycle = 11464797
gpu_tot_sim_insn = 5266373952
gpu_tot_ipc =     459.3517
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 56151103
gpu_stall_icnt2sh    = 182508
gpu_total_sim_rate=250791

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 83232581
	L1I_total_cache_misses = 67645
	L1I_total_cache_miss_rate = 0.0008
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 102323
L1D_cache:
	L1D_cache_core[0]: Access = 162, Miss = 162, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 414
	L1D_cache_core[1]: Access = 170, Miss = 170, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 526
	L1D_cache_core[2]: Access = 168, Miss = 168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 470
	L1D_cache_core[3]: Access = 174, Miss = 174, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 436
	L1D_cache_core[4]: Access = 170, Miss = 170, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 487
	L1D_cache_core[5]: Access = 176, Miss = 176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 546
	L1D_cache_core[6]: Access = 170, Miss = 170, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[7]: Access = 178, Miss = 178, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 507
	L1D_cache_core[8]: Access = 170, Miss = 170, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 528
	L1D_cache_core[9]: Access = 168, Miss = 168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 566
	L1D_cache_core[10]: Access = 168640, Miss = 168640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10309381
	L1D_cache_core[11]: Access = 173180, Miss = 173180, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10292302
	L1D_cache_core[12]: Access = 176360, Miss = 176360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10318512
	L1D_cache_core[13]: Access = 169300, Miss = 169300, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10313664
	L1D_cache_core[14]: Access = 174520, Miss = 174520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10300468
	L1D_cache_core[15]: Access = 171300, Miss = 171300, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10306217
	L1D_cache_core[16]: Access = 175800, Miss = 175800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10313481
	L1D_cache_core[17]: Access = 174480, Miss = 174480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10382893
	L1D_cache_core[18]: Access = 172580, Miss = 172580, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10315186
	L1D_cache_core[19]: Access = 170580, Miss = 170580, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10365542
	L1D_cache_core[20]: Access = 171300, Miss = 171300, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10332240
	L1D_cache_core[21]: Access = 170600, Miss = 170600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10361440
	L1D_cache_core[22]: Access = 173140, Miss = 173140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10354679
	L1D_cache_core[23]: Access = 171820, Miss = 171820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10320024
	L1D_cache_core[24]: Access = 171160, Miss = 171160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10383653
	L1D_cache_core[25]: Access = 167320, Miss = 167320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10360734
	L1D_cache_core[26]: Access = 171840, Miss = 171840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10347664
	L1D_cache_core[27]: Access = 171820, Miss = 171820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10389862
	L1D_cache_core[28]: Access = 171860, Miss = 171860, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10407386
	L1D_cache_core[29]: Access = 169900, Miss = 169900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10310967
	L1D_cache_core[30]: Access = 166483, Miss = 166483, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10213035
	L1D_cache_core[31]: Access = 165628, Miss = 165628, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10230418
	L1D_cache_core[32]: Access = 169747, Miss = 169747, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10120538
	L1D_cache_core[33]: Access = 165521, Miss = 165521, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10211799
	L1D_cache_core[34]: Access = 165805, Miss = 165805, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10114639
	L1D_cache_core[35]: Access = 165415, Miss = 165415, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10147797
	L1D_cache_core[36]: Access = 165407, Miss = 165407, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10173171
	L1D_cache_core[37]: Access = 165098, Miss = 165098, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10159309
	L1D_cache_core[38]: Access = 165144, Miss = 165144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10090681
	L1D_cache_core[39]: Access = 165516, Miss = 165516, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10109142
	L1D_cache_core[40]: Access = 164623, Miss = 164623, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10124348
	L1D_cache_core[41]: Access = 164658, Miss = 164658, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10193876
	L1D_cache_core[42]: Access = 163214, Miss = 163214, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10205195
	L1D_cache_core[43]: Access = 162552, Miss = 162552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10193005
	L1D_cache_core[44]: Access = 165416, Miss = 165416, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10245216
	L1D_cache_core[45]: Access = 162726, Miss = 162726, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10059098
	L1D_cache_core[46]: Access = 163495, Miss = 163495, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10146760
	L1D_cache_core[47]: Access = 167476, Miss = 167476, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10075960
	L1D_cache_core[48]: Access = 167203, Miss = 167203, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10130980
	L1D_cache_core[49]: Access = 157987, Miss = 157987, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10089547
	L1D_cache_core[50]: Access = 163836, Miss = 163836, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10202972
	L1D_cache_core[51]: Access = 164264, Miss = 164264, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10216095
	L1D_cache_core[52]: Access = 161010, Miss = 161010, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10201774
	L1D_cache_core[53]: Access = 165604, Miss = 165604, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10159506
	L1D_cache_core[54]: Access = 161930, Miss = 161930, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10082782
	L1D_cache_core[55]: Access = 165017, Miss = 165017, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10107545
	L1D_cache_core[56]: Access = 166801, Miss = 166801, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10061716
	L1D_cache_core[57]: Access = 167472, Miss = 167472, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10062554
	L1D_cache_core[58]: Access = 163057, Miss = 163057, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10016212
	L1D_cache_core[59]: Access = 164789, Miss = 164789, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10191087
	L1D_total_cache_accesses = 8382100
	L1D_total_cache_misses = 8382100
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 511128081
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.007
L1C_cache:
	L1C_total_cache_accesses = 416054
	L1C_total_cache_misses = 1120
	L1C_total_cache_miss_rate = 0.0027
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5030318
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 413125478
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 414934
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3351782
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 98002603
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 83164936
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 67645
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 102323
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1893, 1523, 1893, 1352, 1893, 1337, 1893, 1262, 1893, 1262, 1893, 1262, 1893, 1262, 1893, 1262, 1893, 1262, 1893, 1262, 1699, 1262, 1694, 1262, 1433, 1262, 1413, 1262, 1262, 1262, 1262, 1220, 
gpgpu_n_tot_thrd_icount = 5269721504
gpgpu_n_tot_w_icount = 164678797
gpgpu_n_stall_shd_mem = 625706760
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6659855
gpgpu_n_mem_write_global = 3351680
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 162582816
gpgpu_n_store_insn = 107257152
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 13313728
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 625706760
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:941533111	W0_Idle:105330729	W0_Scoreboard:164232254	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:164679546
Warp Occupancy Distribution:
Stall:322372743	W0_Idle:67692762	W0_Scoreboard:34192179	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:34334196
Warp Occupancy Distribution:
Stall:311274300	W0_Idle:17182994	W0_Scoreboard:64104654	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:66029932
warp_utilization0: 0.119699
warp_utilization1: 0.074869
warp_utilization2: 0.143984
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 40241680 {8:5030210,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 455828480 {136:3351680,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 65667048 {40:1622482,72:3225,136:3938,}
traffic_breakdown_coretomem[INST_ACC_R] = 39920 {8:4990,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 684062456 {136:5029871,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 26811720 {8:3351465,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 65660848 {40:1622327,72:3225,136:3938,}
traffic_breakdown_memtocore[INST_ACC_R] = 678640 {136:4990,}
maxmrqlatency = 1225 
maxdqlatency = 0 
maxmflatency = 7368 
averagemflatency = 1447 
averagemflatency_1 = 1321 
averagemflatency_2= 1500 
averagemflatency_3 = 1519 
averagemrqlatency_1 = 62 
averagemrqlatency_2 = 74 
averagemrqlatency_3 = 73 
max_icnt2mem_latency = 6968 
max_icnt2sh_latency = 11464796 
mrq_lat_table:4040389 	120735 	201934 	457526 	1360414 	2341055 	3141219 	2392448 	595713 	10218 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	26073 	217410 	2187281 	6116402 	1460093 	3626 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	39527 	53008 	204092 	377346 	505329 	1378463 	3824122 	3373544 	259491 	1373 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	5816767 	835512 	6849 	292 	0 	0 	0 	0 	0 	1418 	2404 	5109 	9655 	19265 	41529 	82620 	162155 	314404 	624851 	1204708 	883347 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	43 	860 	22024 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        30        26        26        28        30        24        30        20        32        28        24        20        32 
dram[1]:        30        32        32        22        20        22        28        24        20        28        18        28        18        26        20        34 
dram[2]:        32        32        28        20        24        24        22        26        18        20        30        18        22        30        32        24 
dram[3]:        30        32        40        22        22        22        26        26        16        36        30        22        20        18        30        18 
dram[4]:        32        38        22        40        24        20        28        20        22        18        20        32        20        34        32        28 
dram[5]:        32        40        22        22        24        24        24        18        22        26        22        28        28        34        32        22 
maximum service time to same row:
dram[0]:      1304      1323      1407      1814      2419      2232      1729      1821      2207      2298      1822      1830      1797      2117      1916      2281 
dram[1]:      1144      1377      1201      1149      2161      1729      1735      1725      1986      2117      1819      1709      1800      1885      2323      1862 
dram[2]:      1122      1367      1259      1319      1704      2753      1699      1707      2509      2040      1760      1735      1747      1740      1979      2125 
dram[3]:      1343      1281      1710      1316      1704      1784      1697      1720      2226      1898      1758      1732      1797      1745      1970      2163 
dram[4]:      1183      1259      1199      1491      2086      1774      1710      1738      2143      2125      1719      1732      1709      1764      2141      1857 
dram[5]:      1516      1283      1412      1238      1691      1766      1710      1755      1887      1863      1713      1737      1707      1769      1934      1832 
average row accesses per activate:
dram[0]:  1.336664  1.346020  1.351513  1.357584  1.342620  1.349264  1.345977  1.349761  1.337388  1.346721  1.342580  1.345882  1.342450  1.351213  1.345881  1.352588 
dram[1]:  1.345206  1.354174  1.350112  1.355490  1.345515  1.345907  1.344968  1.348548  1.337920  1.340133  1.344183  1.347967  1.347033  1.346776  1.347841  1.348560 
dram[2]:  1.347007  1.344701  1.357026  1.352321  1.344822  1.332801  1.349495  1.345701  1.341890  1.342312  1.344185  1.340930  1.346313  1.340767  1.353379  1.343173 
dram[3]:  1.354559  1.350780  1.351463  1.352462  1.347550  1.340401  1.348852  1.342412  1.341494  1.340418  1.340188  1.343887  1.344510  1.349108  1.345655  1.342345 
dram[4]:  1.343042  1.352711  1.347320  1.357847  1.345833  1.344148  1.345355  1.351993  1.341163  1.349158  1.328652  1.345209  1.343841  1.350307  1.343124  1.346235 
dram[5]:  1.346250  1.348914  1.348989  1.351215  1.347152  1.345432  1.347921  1.342730  1.339901  1.343831  1.341727  1.348040  1.343601  1.349688  1.348647  1.344291 
average row locality = 14661666/10892187 = 1.346072
average row locality_1 = 5366905/4491189 = 1.194985
average row locality_2 = 4727754/3264031 = 1.448440
average row locality_3 = 4567007/3136967 = 1.455867
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    104947    102273    101626    100220    103569    102037    104115    103050    104381    101733    103603    102643    104151    102166    103382    102187 
dram[1]:    101550    100014    101049     99971    101964    101922    102723    102547    103099    102515    102275    101972    102043    102259    102182    102124 
dram[2]:    101936    103012    100194    101815    103243    107648    102740    104905    102795    103023    102577    104054    103142    105043    101482    104723 
dram[3]:     99734    100674    100784    100678    101738    103687    101993    104082    101987    102651    102916    102008    102372    101487    102512    103558 
dram[4]:    103212    101395    102481    100333    103151    104001    104218    102769    103206    101915    107520    102740    103306    102475    103852    103929 
dram[5]:    101350    100812    101278    100849    101715    102889    102313    104175    102685    102167    102563    101388    102933    101462    102089    104063 
total reads: 9846719
bank skew: 107648/99734 = 1.08
chip skew: 1652332/1630209 = 1.01
number of total write accesses:
dram[0]:     52488     49834     49192     47739     51133     49600     51667     50621     51957     49326     51179     50225     51744     49783     50973     49783 
dram[1]:     49109     47591     48644     47528     49537     49502     50300     50143     50724     50157     49871     49584     49674     49897     49784     49740 
dram[2]:     49479     50565     47769     49339     50801     55211     50294     52472     50379     50614     50162     51632     50751     52658     49072     52316 
dram[3]:     47298     48261     48381     48225     49320     51263     49564     51678     49626     50280     50506     49607     50005     49118     50131     51163 
dram[4]:     50761     48946     50068     47911     50706     51564     51783     50328     50789     49497     55097     50328     50924     50080     51443     51517 
dram[5]:     48918     48388     48851     48445     49300     50462     49902     51763     50325     49787     50155     48998     50568     49098     49708     51654 
total reads: 4815033
bank skew: 55211/47298 = 1.17
chip skew: 813514/791785 = 1.03
average mf latency per bank:
dram[0]:       1015       941      1019       950      1024       954      1025       959      1004       938      1013       942      1017       951      1028       961
dram[1]:        913       911       921       917       928       918       928       925       908       904       917       911       920       915       932       924
dram[2]:        981      1136       996      1146       992      1337      1000      1155       980      1138       985      1140       991      1146      1003      1157
dram[3]:        918       967       917       971       926       982       929       978       913       961       914       968       920       975       929       988
dram[4]:       1029      1026      1033      1033      1038      1037      1045      1042      1027      1025      1039      1027      1034      1034      1045      1046
dram[5]:        939       960       946       964       951       969       955       973       936       953       941       963       945       968       958       978
maximum mf latency per bank:
dram[0]:       5552      4817      4745      5671      5253      5550      6080      4980      6287      4695      5953      6061      6229      4949      5812      5589
dram[1]:       5333      5168      5592      5266      5420      5751      6076      5026      5801      5332      4541      5235      5587      5776      5780      5532
dram[2]:       6097      6353      5130      6141      6012      7248      5936      6253      5735      6846      5571      7368      5884      7154      5220      6572
dram[3]:       5363      5446      5355      5869      5084      4622      5703      5853      5195      5232      5286      6150      6077      5146      4727      5563
dram[4]:       6237      5378      5645      4857      5167      5898      5298      5682      5428      5608      5891      4685      6376      5334      5779      5554
dram[5]:       4492      5509      4962      5545      4769      5882      5644      5720      5348      5385      4631      5057      5778      5254      5044      5243
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15133531 n_nop=6582683 n_act=1822115 n_pre=1822103 n_req=2204816 n_req_1=249094 n_req_2=802093 n_req_3=1153629 n_rd=3292154 n_write=1614476 bw_util=0.5828 bw_util_1=0.06584 bw_util_2=0.212 bw_util_3=0.3049 blp=10.101455 blp_1= 1.779281 blp_2= 3.561306 blp_3= 4.864636
 n_activity=15120809 dram_eff=0.5833 dram_eff_1=0.06589 dram_eff_2=0.2122 dram_eff_3=0.3052
bk0: 209894a 6090696i bk1: 204546a 6173871i bk2: 203252a 6087502i bk3: 200440a 6077733i bk4: 207138a 5425906i bk5: 204074a 5380738i bk6: 208228a 4897360i bk7: 206096a 4778811i bk8: 208762a 6134183i bk9: 203466a 6245740i bk10: 207206a 5830943i bk11: 205286a 5720511i bk12: 208298a 5337215i bk13: 204330a 5382199i bk14: 206764a 4981646i bk15: 204374a 4908280i 
bw_dist = 0.066	0.212	0.305	0.416	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.4119
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15133531 n_nop=6693082 n_act=1798262 n_pre=1798247 n_req=2188735 n_req_1=233744 n_req_2=802084 n_req_3=1152907 n_rd=3260382 n_write=1583558 bw_util=0.5785 bw_util_1=0.06178 bw_util_2=0.212 bw_util_3=0.3047 blp=9.857133 blp_1= 1.755152 blp_2= 3.550687 blp_3= 4.819393
 n_activity=15101208 dram_eff=0.5797 dram_eff_1=0.06191 dram_eff_2=0.2125 dram_eff_3=0.3054
bk0: 203100a 6618949i bk1: 200028a 6589045i bk2: 202092a 6274325i bk3: 199942a 6212773i bk4: 203928a 5748940i bk5: 203844a 5542265i bk6: 205438a 5227948i bk7: 205090a 5006653i bk8: 206194a 6400372i bk9: 205030a 6211213i bk10: 204546a 6079776i bk11: 203944a 5947173i bk12: 204082a 5731125i bk13: 204516a 5492355i bk14: 204362a 5273009i bk15: 204246a 5077823i 
bw_dist = 0.062	0.212	0.305	0.419	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.8226
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15133531 n_nop=6536054 n_act=1832924 n_pre=1832910 n_req=2211011 n_req_1=255412 n_req_2=802088 n_req_3=1153511 n_rd=3304629 n_write=1627014 bw_util=0.5844 bw_util_1=0.06751 bw_util_2=0.212 bw_util_3=0.3049 blp=10.201938 blp_1= 1.813689 blp_2= 3.594263 blp_3= 4.883968
 n_activity=15127629 dram_eff=0.5846 dram_eff_1=0.06753 dram_eff_2=0.2121 dram_eff_3=0.305
bk0: 203868a 6446628i bk1: 206024a 6071892i bk2: 200386a 6223843i bk3: 203626a 5820039i bk4: 206486a 5430201i bk5: 215296a 4582698i bk6: 205472a 5035782i bk7: 209808a 4482874i bk8: 205590a 6305863i bk9: 206046a 6041186i bk10: 205151a 5898975i bk11: 208108a 5492235i bk12: 206282a 5409505i bk13: 210084a 4920000i bk14: 202964a 5176186i bk15: 209438a 4491502i 
bw_dist = 0.068	0.212	0.305	0.415	0.000
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.6993
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15133531 n_nop=6672192 n_act=1803417 n_pre=1803401 n_req=2191355 n_req_1=236427 n_req_2=802089 n_req_3=1152839 n_rd=3265686 n_write=1588835 bw_util=0.5792 bw_util_1=0.06249 bw_util_2=0.212 bw_util_3=0.3047 blp=9.908751 blp_1= 1.763076 blp_2= 3.560415 blp_3= 4.824347
 n_activity=15103011 dram_eff=0.5804 dram_eff_1=0.06262 dram_eff_2=0.2124 dram_eff_3=0.3053
bk0: 199466a 6816750i bk1: 201346a 6485583i bk2: 201568a 6285792i bk3: 201354a 6109840i bk4: 203472a 5767506i bk5: 207370a 5283484i bk6: 203984a 5273583i bk7: 208158a 4768975i bk8: 203972a 6491077i bk9: 205302a 6205513i bk10: 205832a 5987895i bk11: 204008a 5896025i bk12: 204742a 5664049i bk13: 202974a 5562476i bk14: 205024a 5213947i bk15: 207114a 4807143i 
bw_dist = 0.062	0.212	0.305	0.419	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.9449
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15133531 n_nop=6550133 n_act=1829484 n_pre=1829471 n_req=2209150 n_req_1=253679 n_req_2=802082 n_req_3=1153389 n_rd=3300981 n_write=1623462 bw_util=0.5839 bw_util_1=0.06705 bw_util_2=0.212 bw_util_3=0.3049 blp=10.165524 blp_1= 1.796338 blp_2= 3.574390 blp_3= 4.871273
 n_activity=15124814 dram_eff=0.5842 dram_eff_1=0.06709 dram_eff_2=0.2121 dram_eff_3=0.305
bk0: 206424a 6290456i bk1: 202788a 6301105i bk2: 204962a 5969885i bk3: 200664a 6045472i bk4: 206300a 5460260i bk5: 208002a 5106656i bk6: 208431a 4843038i bk7: 205538a 4805153i bk8: 206412a 6281447i bk9: 203830a 6183834i bk10: 215036a 5274801i bk11: 205478a 5682280i bk12: 206612a 5407439i bk13: 204950a 5266492i bk14: 207700a 4894043i bk15: 207854a 4608586i 
bw_dist = 0.067	0.212	0.305	0.416	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.5964
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15133531 n_nop=6659548 n_act=1805973 n_pre=1805957 n_req=2193150 n_req_1=238404 n_req_2=802092 n_req_3=1152654 n_rd=3269421 n_write=1592632 bw_util=0.5797 bw_util_1=0.06301 bw_util_2=0.212 bw_util_3=0.3047 blp=9.942209 blp_1= 1.765379 blp_2= 3.564120 blp_3= 4.834400
 n_activity=15104857 dram_eff=0.5808 dram_eff_1=0.06313 dram_eff_2=0.2124 dram_eff_3=0.3052
bk0: 202692a 6594921i bk1: 201620a 6442113i bk2: 202554a 6194770i bk3: 201694a 6050186i bk4: 203426a 5733103i bk5: 205778a 5364410i bk6: 204622a 5212742i bk7: 208350a 4724129i bk8: 205370a 6406642i bk9: 204326a 6260929i bk10: 205126a 6006082i bk11: 202775a 5967071i bk12: 205864a 5562227i bk13: 202922a 5549884i bk14: 204178a 5276589i bk15: 208124a 4739246i 
bw_dist = 0.063	0.212	0.305	0.418	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.0183

========= L2 cache stats =========
L2_cache_bank[0]: Access = 844869, Miss = 829788, Miss_rate = 0.982, Pending_hits = 1215, Reservation_fails = 873361
L2_cache_bank[1]: Access = 828102, Miss = 816324, Miss_rate = 0.986, Pending_hits = 688, Reservation_fails = 858327
L2_cache_bank[2]: Access = 828085, Miss = 816895, Miss_rate = 0.986, Pending_hits = 607, Reservation_fails = 713842
L2_cache_bank[3]: Access = 824267, Miss = 813340, Miss_rate = 0.987, Pending_hits = 523, Reservation_fails = 800907
L2_cache_bank[4]: Access = 828973, Miss = 818115, Miss_rate = 0.987, Pending_hits = 605, Reservation_fails = 562614
L2_cache_bank[5]: Access = 867045, Miss = 834232, Miss_rate = 0.962, Pending_hits = 1049, Reservation_fails = 1001880
L2_cache_bank[6]: Access = 824350, Miss = 814051, Miss_rate = 0.988, Pending_hits = 566, Reservation_fails = 676351
L2_cache_bank[7]: Access = 833083, Miss = 818842, Miss_rate = 0.983, Pending_hits = 767, Reservation_fails = 892226
L2_cache_bank[8]: Access = 846055, Miss = 830963, Miss_rate = 0.982, Pending_hits = 1098, Reservation_fails = 797434
L2_cache_bank[9]: Access = 832528, Miss = 819573, Miss_rate = 0.984, Pending_hits = 667, Reservation_fails = 774951
L2_cache_bank[10]: Access = 828006, Miss = 816943, Miss_rate = 0.987, Pending_hits = 718, Reservation_fails = 705037
L2_cache_bank[11]: Access = 830767, Miss = 817821, Miss_rate = 0.984, Pending_hits = 774, Reservation_fails = 850257
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 844869, Miss = 829788 (0.982), PendingHit = 1215 (0.00144)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 828102, Miss = 816324 (0.986), PendingHit = 688 (0.000831)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 828085, Miss = 816895 (0.986), PendingHit = 607 (0.000733)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 824267, Miss = 813340 (0.987), PendingHit = 523 (0.000635)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 828973, Miss = 818115 (0.987), PendingHit = 605 (0.00073)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 867045, Miss = 834232 (0.962), PendingHit = 1049 (0.00121)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 824350, Miss = 814051 (0.988), PendingHit = 566 (0.000687)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 833083, Miss = 818842 (0.983), PendingHit = 767 (0.000921)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 846055, Miss = 830963 (0.982), PendingHit = 1098 (0.0013)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 832528, Miss = 819573 (0.984), PendingHit = 667 (0.000801)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 828006, Miss = 816943 (0.987), PendingHit = 718 (0.000867)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 830767, Miss = 817821 (0.984), PendingHit = 774 (0.000932)
L2 Cache Total Miss Rate = 0.983
Stream 1: L2 Cache Miss Rate = 0.951
Stream 2: L2 Cache Miss Rate = 0.999
Stream 3: L2 Cache Miss Rate = 0.975
Stream 1: Accesses  = 3358127
Stream 1: Misses  = 3193529
Stream 2: Accesses  = 3372344
Stream 2: Misses  = 3370475
Stream 3: Accesses  = 6643786
Stream 3: Misses  = 6476412
Stream 1+2: Accesses  = 6730471
Stream 1+2: Misses  = 6564004
Stream 1+2+3: Accesses  = 13374257
Stream 1+2+3: Misses  = 13040416
Total Accesses  = 10016130
MPKI-CORES
CORE_L2MPKI_0	89.358
CORE_L2MPKI_1	91.797
CORE_L2MPKI_2	91.440
CORE_L2MPKI_3	90.705
CORE_L2MPKI_4	91.766
CORE_L2MPKI_5	91.617
CORE_L2MPKI_6	89.483
CORE_L2MPKI_7	90.331
CORE_L2MPKI_8	91.201
CORE_L2MPKI_9	90.032
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	1.596
CORE_L2MPKI_21	1.596
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.596
CORE_L2MPKI_25	1.596
CORE_L2MPKI_26	1.596
CORE_L2MPKI_27	1.596
CORE_L2MPKI_28	1.596
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	1.596
CORE_L2MPKI_31	1.596
CORE_L2MPKI_32	1.596
CORE_L2MPKI_33	1.596
CORE_L2MPKI_34	1.596
CORE_L2MPKI_35	1.596
CORE_L2MPKI_36	1.596
CORE_L2MPKI_37	1.596
CORE_L2MPKI_38	1.596
CORE_L2MPKI_39	1.596
CORE_L2MPKI_40	1.596
CORE_L2MPKI_41	1.596
CORE_L2MPKI_42	1.596
CORE_L2MPKI_43	1.596
CORE_L2MPKI_44	1.596
CORE_L2MPKI_45	1.596
CORE_L2MPKI_46	1.596
CORE_L2MPKI_47	1.596
CORE_L2MPKI_48	1.596
CORE_L2MPKI_49	1.596
CORE_L2MPKI_50	1.596
CORE_L2MPKI_51	1.596
CORE_L2MPKI_52	1.596
CORE_L2MPKI_53	1.596
CORE_L2MPKI_54	1.596
CORE_L2MPKI_55	1.596
CORE_L2MPKI_56	1.596
CORE_L2MPKI_57	1.596
CORE_L2MPKI_58	1.596
CORE_L2MPKI_59	1.596
Avg_MPKI_Stream1= 46.185
Avg_MPKI_Stream2= 1.596
Avg_MPKI_Stream3= 1.596
MISSES-CORES
CORE_MISSES_0	137566
CORE_MISSES_1	147898
CORE_MISSES_2	145412
CORE_MISSES_3	149662
CORE_MISSES_4	150831
CORE_MISSES_5	153198
CORE_MISSES_6	143070
CORE_MISSES_7	151605
CORE_MISSES_8	143420
CORE_MISSES_9	144121
CORE_MISSES_10	168641
CORE_MISSES_11	173180
CORE_MISSES_12	176360
CORE_MISSES_13	169302
CORE_MISSES_14	174522
CORE_MISSES_15	171301
CORE_MISSES_16	175800
CORE_MISSES_17	174480
CORE_MISSES_18	172580
CORE_MISSES_19	170580
CORE_MISSES_20	171307
CORE_MISSES_21	170600
CORE_MISSES_22	173146
CORE_MISSES_23	171820
CORE_MISSES_24	171163
CORE_MISSES_25	167323
CORE_MISSES_26	171843
CORE_MISSES_27	171820
CORE_MISSES_28	171860
CORE_MISSES_29	169900
CORE_MISSES_30	166480
CORE_MISSES_31	165630
CORE_MISSES_32	169740
CORE_MISSES_33	165523
CORE_MISSES_34	165799
CORE_MISSES_35	165407
CORE_MISSES_36	165399
CORE_MISSES_37	165089
CORE_MISSES_38	165130
CORE_MISSES_39	165496
CORE_MISSES_40	164620
CORE_MISSES_41	164647
CORE_MISSES_42	163196
CORE_MISSES_43	162524
CORE_MISSES_44	165411
CORE_MISSES_45	162722
CORE_MISSES_46	163487
CORE_MISSES_47	167466
CORE_MISSES_48	167185
CORE_MISSES_49	157972
CORE_MISSES_50	163830
CORE_MISSES_51	164251
CORE_MISSES_52	160999
CORE_MISSES_53	165594
CORE_MISSES_54	161922
CORE_MISSES_55	165007
CORE_MISSES_56	166779
CORE_MISSES_57	167451
CORE_MISSES_58	163042
CORE_MISSES_59	164778
L2_MISSES = 9846887
L2_total_cache_accesses = 10016130
L2_total_cache_misses = 9846887
L2_total_cache_miss_rate = 0.9831
L2_total_cache_pending_hits = 9277
L2_total_cache_reservation_fails = 9507187
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 155711
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8748
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6495062
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6250584
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3351559
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3218446
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4199
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 526
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 265
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 38057
L2_cache_data_port_util = 0.030
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=31799969
icnt_total_pkts_simt_to_mem=25067989
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       1.4093
gpu_ipc_2 =     187.8717
gpu_ipc_3 =     270.6045
gpu_tot_sim_cycle_stream_1 = 11464796
gpu_tot_sim_cycle_stream_2 = 11463142
gpu_tot_sim_cycle_stream_3 = 11443333
gpu_sim_insn_1 = 16157184
gpu_sim_insn_2 = 2153599360
gpu_sim_insn_3 = 3096617408
gpu_sim_cycle = 11464797
gpu_sim_insn = 5266373952
gpu_ipc =     459.3517
gpu_tot_sim_cycle = 11464797
gpu_tot_sim_insn = 5266373952
gpu_tot_ipc =     459.3517
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 56151103
gpu_stall_icnt2sh    = 182508
gpu_total_sim_rate=250791

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 83232581
	L1I_total_cache_misses = 67645
	L1I_total_cache_miss_rate = 0.0008
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 102323
L1D_cache:
	L1D_cache_core[0]: Access = 162, Miss = 162, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 414
	L1D_cache_core[1]: Access = 170, Miss = 170, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 526
	L1D_cache_core[2]: Access = 168, Miss = 168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 470
	L1D_cache_core[3]: Access = 174, Miss = 174, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 436
	L1D_cache_core[4]: Access = 170, Miss = 170, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 487
	L1D_cache_core[5]: Access = 176, Miss = 176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 546
	L1D_cache_core[6]: Access = 170, Miss = 170, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[7]: Access = 178, Miss = 178, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 507
	L1D_cache_core[8]: Access = 170, Miss = 170, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 528
	L1D_cache_core[9]: Access = 168, Miss = 168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 566
	L1D_cache_core[10]: Access = 168640, Miss = 168640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10309381
	L1D_cache_core[11]: Access = 173180, Miss = 173180, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10292302
	L1D_cache_core[12]: Access = 176360, Miss = 176360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10318512
	L1D_cache_core[13]: Access = 169300, Miss = 169300, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10313664
	L1D_cache_core[14]: Access = 174520, Miss = 174520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10300468
	L1D_cache_core[15]: Access = 171300, Miss = 171300, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10306217
	L1D_cache_core[16]: Access = 175800, Miss = 175800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10313481
	L1D_cache_core[17]: Access = 174480, Miss = 174480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10382893
	L1D_cache_core[18]: Access = 172580, Miss = 172580, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10315186
	L1D_cache_core[19]: Access = 170580, Miss = 170580, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10365542
	L1D_cache_core[20]: Access = 171300, Miss = 171300, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10332240
	L1D_cache_core[21]: Access = 170600, Miss = 170600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10361440
	L1D_cache_core[22]: Access = 173140, Miss = 173140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10354679
	L1D_cache_core[23]: Access = 171820, Miss = 171820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10320024
	L1D_cache_core[24]: Access = 171160, Miss = 171160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10383653
	L1D_cache_core[25]: Access = 167320, Miss = 167320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10360734
	L1D_cache_core[26]: Access = 171840, Miss = 171840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10347664
	L1D_cache_core[27]: Access = 171820, Miss = 171820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10389862
	L1D_cache_core[28]: Access = 171860, Miss = 171860, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10407386
	L1D_cache_core[29]: Access = 169900, Miss = 169900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10310967
	L1D_cache_core[30]: Access = 166483, Miss = 166483, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10213035
	L1D_cache_core[31]: Access = 165628, Miss = 165628, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10230418
	L1D_cache_core[32]: Access = 169747, Miss = 169747, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10120538
	L1D_cache_core[33]: Access = 165521, Miss = 165521, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10211799
	L1D_cache_core[34]: Access = 165805, Miss = 165805, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10114639
	L1D_cache_core[35]: Access = 165415, Miss = 165415, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10147797
	L1D_cache_core[36]: Access = 165407, Miss = 165407, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10173171
	L1D_cache_core[37]: Access = 165098, Miss = 165098, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10159309
	L1D_cache_core[38]: Access = 165144, Miss = 165144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10090681
	L1D_cache_core[39]: Access = 165516, Miss = 165516, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10109142
	L1D_cache_core[40]: Access = 164623, Miss = 164623, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10124348
	L1D_cache_core[41]: Access = 164658, Miss = 164658, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10193876
	L1D_cache_core[42]: Access = 163214, Miss = 163214, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10205195
	L1D_cache_core[43]: Access = 162552, Miss = 162552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10193005
	L1D_cache_core[44]: Access = 165416, Miss = 165416, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10245216
	L1D_cache_core[45]: Access = 162726, Miss = 162726, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10059098
	L1D_cache_core[46]: Access = 163495, Miss = 163495, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10146760
	L1D_cache_core[47]: Access = 167476, Miss = 167476, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10075960
	L1D_cache_core[48]: Access = 167203, Miss = 167203, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10130980
	L1D_cache_core[49]: Access = 157987, Miss = 157987, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10089547
	L1D_cache_core[50]: Access = 163836, Miss = 163836, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10202972
	L1D_cache_core[51]: Access = 164264, Miss = 164264, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10216095
	L1D_cache_core[52]: Access = 161010, Miss = 161010, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10201774
	L1D_cache_core[53]: Access = 165604, Miss = 165604, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10159506
	L1D_cache_core[54]: Access = 161930, Miss = 161930, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10082782
	L1D_cache_core[55]: Access = 165017, Miss = 165017, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10107545
	L1D_cache_core[56]: Access = 166801, Miss = 166801, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10061716
	L1D_cache_core[57]: Access = 167472, Miss = 167472, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10062554
	L1D_cache_core[58]: Access = 163057, Miss = 163057, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10016212
	L1D_cache_core[59]: Access = 164789, Miss = 164789, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10191087
	L1D_total_cache_accesses = 8382100
	L1D_total_cache_misses = 8382100
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 511128081
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.007
L1C_cache:
	L1C_total_cache_accesses = 416054
	L1C_total_cache_misses = 1120
	L1C_total_cache_miss_rate = 0.0027
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5030318
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 413125478
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 414934
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3351782
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 98002603
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 83164936
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 67645
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 102323
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1893, 1523, 1893, 1352, 1893, 1337, 1893, 1262, 1893, 1262, 1893, 1262, 1893, 1262, 1893, 1262, 1893, 1262, 1893, 1262, 1699, 1262, 1694, 1262, 1433, 1262, 1413, 1262, 1262, 1262, 1262, 1220, 
gpgpu_n_tot_thrd_icount = 5269721504
gpgpu_n_tot_w_icount = 164678797
gpgpu_n_stall_shd_mem = 625706760
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6659855
gpgpu_n_mem_write_global = 3351680
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 162582816
gpgpu_n_store_insn = 107257152
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 13313728
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 625706760
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:941533111	W0_Idle:105330729	W0_Scoreboard:164232254	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:164679546
Warp Occupancy Distribution:
Stall:322372743	W0_Idle:67692762	W0_Scoreboard:34192179	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:34334196
Warp Occupancy Distribution:
Stall:311274300	W0_Idle:17182994	W0_Scoreboard:64104654	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:66029932
warp_utilization0: 0.119699
warp_utilization1: 0.074869
warp_utilization2: 0.143984
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 40241680 {8:5030210,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 455828480 {136:3351680,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 65667048 {40:1622482,72:3225,136:3938,}
traffic_breakdown_coretomem[INST_ACC_R] = 39920 {8:4990,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 684062456 {136:5029871,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 26811720 {8:3351465,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 65660848 {40:1622327,72:3225,136:3938,}
traffic_breakdown_memtocore[INST_ACC_R] = 678640 {136:4990,}
maxmrqlatency = 1225 
maxdqlatency = 0 
maxmflatency = 7368 
averagemflatency = 1447 
averagemflatency_1 = 1321 
averagemflatency_2= 1500 
averagemflatency_3 = 1519 
averagemrqlatency_1 = 62 
averagemrqlatency_2 = 74 
averagemrqlatency_3 = 73 
max_icnt2mem_latency = 6968 
max_icnt2sh_latency = 11464796 
mrq_lat_table:4040389 	120735 	201934 	457526 	1360414 	2341055 	3141219 	2392448 	595713 	10218 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	26073 	217410 	2187281 	6116402 	1460093 	3626 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	39527 	53008 	204092 	377346 	505329 	1378463 	3824122 	3373544 	259491 	1373 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	5816767 	835512 	6849 	292 	0 	0 	0 	0 	0 	1418 	2404 	5109 	9655 	19265 	41529 	82620 	162155 	314404 	624851 	1204708 	883347 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	43 	860 	22024 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        30        26        26        28        30        24        30        20        32        28        24        20        32 
dram[1]:        30        32        32        22        20        22        28        24        20        28        18        28        18        26        20        34 
dram[2]:        32        32        28        20        24        24        22        26        18        20        30        18        22        30        32        24 
dram[3]:        30        32        40        22        22        22        26        26        16        36        30        22        20        18        30        18 
dram[4]:        32        38        22        40        24        20        28        20        22        18        20        32        20        34        32        28 
dram[5]:        32        40        22        22        24        24        24        18        22        26        22        28        28        34        32        22 
maximum service time to same row:
dram[0]:      1304      1323      1407      1814      2419      2232      1729      1821      2207      2298      1822      1830      1797      2117      1916      2281 
dram[1]:      1144      1377      1201      1149      2161      1729      1735      1725      1986      2117      1819      1709      1800      1885      2323      1862 
dram[2]:      1122      1367      1259      1319      1704      2753      1699      1707      2509      2040      1760      1735      1747      1740      1979      2125 
dram[3]:      1343      1281      1710      1316      1704      1784      1697      1720      2226      1898      1758      1732      1797      1745      1970      2163 
dram[4]:      1183      1259      1199      1491      2086      1774      1710      1738      2143      2125      1719      1732      1709      1764      2141      1857 
dram[5]:      1516      1283      1412      1238      1691      1766      1710      1755      1887      1863      1713      1737      1707      1769      1934      1832 
average row accesses per activate:
dram[0]:  1.336664  1.346020  1.351513  1.357584  1.342620  1.349264  1.345977  1.349761  1.337388  1.346721  1.342580  1.345882  1.342450  1.351213  1.345881  1.352588 
dram[1]:  1.345206  1.354174  1.350112  1.355490  1.345515  1.345907  1.344968  1.348548  1.337920  1.340133  1.344183  1.347967  1.347033  1.346776  1.347841  1.348560 
dram[2]:  1.347007  1.344701  1.357026  1.352321  1.344822  1.332801  1.349495  1.345701  1.341890  1.342312  1.344185  1.340930  1.346313  1.340767  1.353379  1.343173 
dram[3]:  1.354559  1.350780  1.351463  1.352462  1.347550  1.340401  1.348852  1.342412  1.341494  1.340418  1.340188  1.343887  1.344510  1.349108  1.345655  1.342345 
dram[4]:  1.343042  1.352711  1.347320  1.357847  1.345833  1.344148  1.345355  1.351993  1.341163  1.349158  1.328652  1.345209  1.343841  1.350307  1.343124  1.346235 
dram[5]:  1.346250  1.348914  1.348989  1.351215  1.347152  1.345432  1.347921  1.342730  1.339901  1.343831  1.341727  1.348040  1.343601  1.349688  1.348647  1.344291 
average row locality = 14661666/10892187 = 1.346072
average row locality_1 = 5366905/4491189 = 1.194985
average row locality_2 = 4727754/3264031 = 1.448440
average row locality_3 = 4567007/3136967 = 1.455867
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    104947    102273    101626    100220    103569    102037    104115    103050    104381    101733    103603    102643    104151    102166    103382    102187 
dram[1]:    101550    100014    101049     99971    101964    101922    102723    102547    103099    102515    102275    101972    102043    102259    102182    102124 
dram[2]:    101936    103012    100194    101815    103243    107648    102740    104905    102795    103023    102577    104054    103142    105043    101482    104723 
dram[3]:     99734    100674    100784    100678    101738    103687    101993    104082    101987    102651    102916    102008    102372    101487    102512    103558 
dram[4]:    103212    101395    102481    100333    103151    104001    104218    102769    103206    101915    107520    102740    103306    102475    103852    103929 
dram[5]:    101350    100812    101278    100849    101715    102889    102313    104175    102685    102167    102563    101388    102933    101462    102089    104063 
total reads: 9846719
bank skew: 107648/99734 = 1.08
chip skew: 1652332/1630209 = 1.01
number of total write accesses:
dram[0]:     52488     49834     49192     47739     51133     49600     51667     50621     51957     49326     51179     50225     51744     49783     50973     49783 
dram[1]:     49109     47591     48644     47528     49537     49502     50300     50143     50724     50157     49871     49584     49674     49897     49784     49740 
dram[2]:     49479     50565     47769     49339     50801     55211     50294     52472     50379     50614     50162     51632     50751     52658     49072     52316 
dram[3]:     47298     48261     48381     48225     49320     51263     49564     51678     49626     50280     50506     49607     50005     49118     50131     51163 
dram[4]:     50761     48946     50068     47911     50706     51564     51783     50328     50789     49497     55097     50328     50924     50080     51443     51517 
dram[5]:     48918     48388     48851     48445     49300     50462     49902     51763     50325     49787     50155     48998     50568     49098     49708     51654 
total reads: 4815033
bank skew: 55211/47298 = 1.17
chip skew: 813514/791785 = 1.03
average mf latency per bank:
dram[0]:       1015       941      1019       950      1024       954      1025       959      1004       938      1013       942      1017       951      1028       961
dram[1]:        913       911       921       917       928       918       928       925       908       904       917       911       920       915       932       924
dram[2]:        981      1136       996      1146       992      1337      1000      1155       980      1138       985      1140       991      1146      1003      1157
dram[3]:        918       967       917       971       926       982       929       978       913       961       914       968       920       975       929       988
dram[4]:       1029      1026      1033      1033      1038      1037      1045      1042      1027      1025      1039      1027      1034      1034      1045      1046
dram[5]:        939       960       946       964       951       969       955       973       936       953       941       963       945       968       958       978
maximum mf latency per bank:
dram[0]:       5552      4817      4745      5671      5253      5550      6080      4980      6287      4695      5953      6061      6229      4949      5812      5589
dram[1]:       5333      5168      5592      5266      5420      5751      6076      5026      5801      5332      4541      5235      5587      5776      5780      5532
dram[2]:       6097      6353      5130      6141      6012      7248      5936      6253      5735      6846      5571      7368      5884      7154      5220      6572
dram[3]:       5363      5446      5355      5869      5084      4622      5703      5853      5195      5232      5286      6150      6077      5146      4727      5563
dram[4]:       6237      5378      5645      4857      5167      5898      5298      5682      5428      5608      5891      4685      6376      5334      5779      5554
dram[5]:       4492      5509      4962      5545      4769      5882      5644      5720      5348      5385      4631      5057      5778      5254      5044      5243
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15133531 n_nop=6582683 n_act=1822115 n_pre=1822103 n_req=2204816 n_req_1=249094 n_req_2=802093 n_req_3=1153629 n_rd=3292154 n_write=1614476 bw_util=0.5828 bw_util_1=0.06584 bw_util_2=0.212 bw_util_3=0.3049 blp=10.101455 blp_1= 1.779281 blp_2= 3.561306 blp_3= 4.864636
 n_activity=15120809 dram_eff=0.5833 dram_eff_1=0.06589 dram_eff_2=0.2122 dram_eff_3=0.3052
bk0: 209894a 6090696i bk1: 204546a 6173871i bk2: 203252a 6087502i bk3: 200440a 6077733i bk4: 207138a 5425906i bk5: 204074a 5380738i bk6: 208228a 4897360i bk7: 206096a 4778811i bk8: 208762a 6134183i bk9: 203466a 6245740i bk10: 207206a 5830943i bk11: 205286a 5720511i bk12: 208298a 5337215i bk13: 204330a 5382199i bk14: 206764a 4981646i bk15: 204374a 4908280i 
bw_dist = 0.066	0.212	0.305	0.416	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.4119
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15133531 n_nop=6693082 n_act=1798262 n_pre=1798247 n_req=2188735 n_req_1=233744 n_req_2=802084 n_req_3=1152907 n_rd=3260382 n_write=1583558 bw_util=0.5785 bw_util_1=0.06178 bw_util_2=0.212 bw_util_3=0.3047 blp=9.857133 blp_1= 1.755152 blp_2= 3.550687 blp_3= 4.819393
 n_activity=15101208 dram_eff=0.5797 dram_eff_1=0.06191 dram_eff_2=0.2125 dram_eff_3=0.3054
bk0: 203100a 6618949i bk1: 200028a 6589045i bk2: 202092a 6274325i bk3: 199942a 6212773i bk4: 203928a 5748940i bk5: 203844a 5542265i bk6: 205438a 5227948i bk7: 205090a 5006653i bk8: 206194a 6400372i bk9: 205030a 6211213i bk10: 204546a 6079776i bk11: 203944a 5947173i bk12: 204082a 5731125i bk13: 204516a 5492355i bk14: 204362a 5273009i bk15: 204246a 5077823i 
bw_dist = 0.062	0.212	0.305	0.419	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.8226
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15133531 n_nop=6536054 n_act=1832924 n_pre=1832910 n_req=2211011 n_req_1=255412 n_req_2=802088 n_req_3=1153511 n_rd=3304629 n_write=1627014 bw_util=0.5844 bw_util_1=0.06751 bw_util_2=0.212 bw_util_3=0.3049 blp=10.201938 blp_1= 1.813689 blp_2= 3.594263 blp_3= 4.883968
 n_activity=15127629 dram_eff=0.5846 dram_eff_1=0.06753 dram_eff_2=0.2121 dram_eff_3=0.305
bk0: 203868a 6446628i bk1: 206024a 6071892i bk2: 200386a 6223843i bk3: 203626a 5820039i bk4: 206486a 5430201i bk5: 215296a 4582698i bk6: 205472a 5035782i bk7: 209808a 4482874i bk8: 205590a 6305863i bk9: 206046a 6041186i bk10: 205151a 5898975i bk11: 208108a 5492235i bk12: 206282a 5409505i bk13: 210084a 4920000i bk14: 202964a 5176186i bk15: 209438a 4491502i 
bw_dist = 0.068	0.212	0.305	0.415	0.000
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.6993
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15133531 n_nop=6672192 n_act=1803417 n_pre=1803401 n_req=2191355 n_req_1=236427 n_req_2=802089 n_req_3=1152839 n_rd=3265686 n_write=1588835 bw_util=0.5792 bw_util_1=0.06249 bw_util_2=0.212 bw_util_3=0.3047 blp=9.908751 blp_1= 1.763076 blp_2= 3.560415 blp_3= 4.824347
 n_activity=15103011 dram_eff=0.5804 dram_eff_1=0.06262 dram_eff_2=0.2124 dram_eff_3=0.3053
bk0: 199466a 6816750i bk1: 201346a 6485583i bk2: 201568a 6285792i bk3: 201354a 6109840i bk4: 203472a 5767506i bk5: 207370a 5283484i bk6: 203984a 5273583i bk7: 208158a 4768975i bk8: 203972a 6491077i bk9: 205302a 6205513i bk10: 205832a 5987895i bk11: 204008a 5896025i bk12: 204742a 5664049i bk13: 202974a 5562476i bk14: 205024a 5213947i bk15: 207114a 4807143i 
bw_dist = 0.062	0.212	0.305	0.419	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.9449
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15133531 n_nop=6550133 n_act=1829484 n_pre=1829471 n_req=2209150 n_req_1=253679 n_req_2=802082 n_req_3=1153389 n_rd=3300981 n_write=1623462 bw_util=0.5839 bw_util_1=0.06705 bw_util_2=0.212 bw_util_3=0.3049 blp=10.165524 blp_1= 1.796338 blp_2= 3.574390 blp_3= 4.871273
 n_activity=15124814 dram_eff=0.5842 dram_eff_1=0.06709 dram_eff_2=0.2121 dram_eff_3=0.305
bk0: 206424a 6290456i bk1: 202788a 6301105i bk2: 204962a 5969885i bk3: 200664a 6045472i bk4: 206300a 5460260i bk5: 208002a 5106656i bk6: 208431a 4843038i bk7: 205538a 4805153i bk8: 206412a 6281447i bk9: 203830a 6183834i bk10: 215036a 5274801i bk11: 205478a 5682280i bk12: 206612a 5407439i bk13: 204950a 5266492i bk14: 207700a 4894043i bk15: 207854a 4608586i 
bw_dist = 0.067	0.212	0.305	0.416	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.5964
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15133531 n_nop=6659548 n_act=1805973 n_pre=1805957 n_req=2193150 n_req_1=238404 n_req_2=802092 n_req_3=1152654 n_rd=3269421 n_write=1592632 bw_util=0.5797 bw_util_1=0.06301 bw_util_2=0.212 bw_util_3=0.3047 blp=9.942209 blp_1= 1.765379 blp_2= 3.564120 blp_3= 4.834400
 n_activity=15104857 dram_eff=0.5808 dram_eff_1=0.06313 dram_eff_2=0.2124 dram_eff_3=0.3052
bk0: 202692a 6594921i bk1: 201620a 6442113i bk2: 202554a 6194770i bk3: 201694a 6050186i bk4: 203426a 5733103i bk5: 205778a 5364410i bk6: 204622a 5212742i bk7: 208350a 4724129i bk8: 205370a 6406642i bk9: 204326a 6260929i bk10: 205126a 6006082i bk11: 202775a 5967071i bk12: 205864a 5562227i bk13: 202922a 5549884i bk14: 204178a 5276589i bk15: 208124a 4739246i 
bw_dist = 0.063	0.212	0.305	0.418	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.0183

========= L2 cache stats =========
L2_cache_bank[0]: Access = 844869, Miss = 829788, Miss_rate = 0.982, Pending_hits = 1215, Reservation_fails = 873361
L2_cache_bank[1]: Access = 828102, Miss = 816324, Miss_rate = 0.986, Pending_hits = 688, Reservation_fails = 858327
L2_cache_bank[2]: Access = 828085, Miss = 816895, Miss_rate = 0.986, Pending_hits = 607, Reservation_fails = 713842
L2_cache_bank[3]: Access = 824267, Miss = 813340, Miss_rate = 0.987, Pending_hits = 523, Reservation_fails = 800907
L2_cache_bank[4]: Access = 828973, Miss = 818115, Miss_rate = 0.987, Pending_hits = 605, Reservation_fails = 562614
L2_cache_bank[5]: Access = 867045, Miss = 834232, Miss_rate = 0.962, Pending_hits = 1049, Reservation_fails = 1001880
L2_cache_bank[6]: Access = 824350, Miss = 814051, Miss_rate = 0.988, Pending_hits = 566, Reservation_fails = 676351
L2_cache_bank[7]: Access = 833083, Miss = 818842, Miss_rate = 0.983, Pending_hits = 767, Reservation_fails = 892226
L2_cache_bank[8]: Access = 846055, Miss = 830963, Miss_rate = 0.982, Pending_hits = 1098, Reservation_fails = 797434
L2_cache_bank[9]: Access = 832528, Miss = 819573, Miss_rate = 0.984, Pending_hits = 667, Reservation_fails = 774951
L2_cache_bank[10]: Access = 828006, Miss = 816943, Miss_rate = 0.987, Pending_hits = 718, Reservation_fails = 705037
L2_cache_bank[11]: Access = 830767, Miss = 817821, Miss_rate = 0.984, Pending_hits = 774, Reservation_fails = 850257
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 844869, Miss = 829788 (0.982), PendingHit = 1215 (0.00144)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 828102, Miss = 816324 (0.986), PendingHit = 688 (0.000831)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 828085, Miss = 816895 (0.986), PendingHit = 607 (0.000733)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 824267, Miss = 813340 (0.987), PendingHit = 523 (0.000635)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 828973, Miss = 818115 (0.987), PendingHit = 605 (0.00073)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 867045, Miss = 834232 (0.962), PendingHit = 1049 (0.00121)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 824350, Miss = 814051 (0.988), PendingHit = 566 (0.000687)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 833083, Miss = 818842 (0.983), PendingHit = 767 (0.000921)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 846055, Miss = 830963 (0.982), PendingHit = 1098 (0.0013)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 832528, Miss = 819573 (0.984), PendingHit = 667 (0.000801)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 828006, Miss = 816943 (0.987), PendingHit = 718 (0.000867)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 830767, Miss = 817821 (0.984), PendingHit = 774 (0.000932)
L2 Cache Total Miss Rate = 0.983
Stream 1: L2 Cache Miss Rate = 0.951
Stream 2: L2 Cache Miss Rate = 0.999
Stream 3: L2 Cache Miss Rate = 0.975
Stream 1: Accesses  = 3358127
Stream 1: Misses  = 3193529
Stream 2: Accesses  = 3372344
Stream 2: Misses  = 3370475
Stream 3: Accesses  = 6643786
Stream 3: Misses  = 6476412
Stream 1+2: Accesses  = 6730471
Stream 1+2: Misses  = 6564004
Stream 1+2+3: Accesses  = 13374257
Stream 1+2+3: Misses  = 13040416
Total Accesses  = 10016130
MPKI-CORES
CORE_L2MPKI_0	89.358
CORE_L2MPKI_1	91.797
CORE_L2MPKI_2	91.440
CORE_L2MPKI_3	90.705
CORE_L2MPKI_4	91.766
CORE_L2MPKI_5	91.617
CORE_L2MPKI_6	89.483
CORE_L2MPKI_7	90.331
CORE_L2MPKI_8	91.201
CORE_L2MPKI_9	90.032
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	1.596
CORE_L2MPKI_21	1.596
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.596
CORE_L2MPKI_25	1.596
CORE_L2MPKI_26	1.596
CORE_L2MPKI_27	1.596
CORE_L2MPKI_28	1.596
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	1.596
CORE_L2MPKI_31	1.596
CORE_L2MPKI_32	1.596
CORE_L2MPKI_33	1.596
CORE_L2MPKI_34	1.596
CORE_L2MPKI_35	1.596
CORE_L2MPKI_36	1.596
CORE_L2MPKI_37	1.596
CORE_L2MPKI_38	1.596
CORE_L2MPKI_39	1.596
CORE_L2MPKI_40	1.596
CORE_L2MPKI_41	1.596
CORE_L2MPKI_42	1.596
CORE_L2MPKI_43	1.596
CORE_L2MPKI_44	1.596
CORE_L2MPKI_45	1.596
CORE_L2MPKI_46	1.596
CORE_L2MPKI_47	1.596
CORE_L2MPKI_48	1.596
CORE_L2MPKI_49	1.596
CORE_L2MPKI_50	1.596
CORE_L2MPKI_51	1.596
CORE_L2MPKI_52	1.596
CORE_L2MPKI_53	1.596
CORE_L2MPKI_54	1.596
CORE_L2MPKI_55	1.596
CORE_L2MPKI_56	1.596
CORE_L2MPKI_57	1.596
CORE_L2MPKI_58	1.596
CORE_L2MPKI_59	1.596
Avg_MPKI_Stream1= 46.185
Avg_MPKI_Stream2= 1.596
Avg_MPKI_Stream3= 1.596
MISSES-CORES
CORE_MISSES_0	137566
CORE_MISSES_1	147898
CORE_MISSES_2	145412
CORE_MISSES_3	149662
CORE_MISSES_4	150831
CORE_MISSES_5	153198
CORE_MISSES_6	143070
CORE_MISSES_7	151605
CORE_MISSES_8	143420
CORE_MISSES_9	144121
CORE_MISSES_10	168641
CORE_MISSES_11	173180
CORE_MISSES_12	176360
CORE_MISSES_13	169302
CORE_MISSES_14	174522
CORE_MISSES_15	171301
CORE_MISSES_16	175800
CORE_MISSES_17	174480
CORE_MISSES_18	172580
CORE_MISSES_19	170580
CORE_MISSES_20	171307
CORE_MISSES_21	170600
CORE_MISSES_22	173146
CORE_MISSES_23	171820
CORE_MISSES_24	171163
CORE_MISSES_25	167323
CORE_MISSES_26	171843
CORE_MISSES_27	171820
CORE_MISSES_28	171860
CORE_MISSES_29	169900
CORE_MISSES_30	166480
CORE_MISSES_31	165630
CORE_MISSES_32	169740
CORE_MISSES_33	165523
CORE_MISSES_34	165799
CORE_MISSES_35	165407
CORE_MISSES_36	165399
CORE_MISSES_37	165089
CORE_MISSES_38	165130
CORE_MISSES_39	165496
CORE_MISSES_40	164620
CORE_MISSES_41	164647
CORE_MISSES_42	163196
CORE_MISSES_43	162524
CORE_MISSES_44	165411
CORE_MISSES_45	162722
CORE_MISSES_46	163487
CORE_MISSES_47	167466
CORE_MISSES_48	167185
CORE_MISSES_49	157972
CORE_MISSES_50	163830
CORE_MISSES_51	164251
CORE_MISSES_52	160999
CORE_MISSES_53	165594
CORE_MISSES_54	161922
CORE_MISSES_55	165007
CORE_MISSES_56	166779
CORE_MISSES_57	167451
CORE_MISSES_58	163042
CORE_MISSES_59	164778
L2_MISSES = 9846887
L2_total_cache_accesses = 10016130
L2_total_cache_misses = 9846887
L2_total_cache_miss_rate = 0.9831
L2_total_cache_pending_hits = 9277
L2_total_cache_reservation_fails = 9507187
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 155711
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8748
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6495062
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6250584
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3351559
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3218446
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4199
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 526
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 265
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 38057
L2_cache_data_port_util = 0.030
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=31799969
icnt_total_pkts_simt_to_mem=25067989
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       1.4163
gpu_ipc_2 =     187.9248
gpu_ipc_3 =     269.5628
gpu_tot_sim_cycle_stream_1 = 12503365
gpu_tot_sim_cycle_stream_2 = 12501711
gpu_tot_sim_cycle_stream_3 = 12481898
gpu_sim_insn_1 = 17708096
gpu_sim_insn_2 = 2349381120
gpu_sim_insn_3 = 3364655424
gpu_sim_cycle = 12503366
gpu_sim_insn = 5731744640
gpu_ipc =     458.4161
gpu_tot_sim_cycle = 12503366
gpu_tot_sim_insn = 5731744640
gpu_tot_ipc =     458.4161
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 61557010
gpu_stall_icnt2sh    = 195610
gpu_total_sim_rate=251502

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 90588752
	L1I_total_cache_misses = 74842
	L1I_total_cache_miss_rate = 0.0008
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 112906
L1D_cache:
	L1D_cache_core[0]: Access = 182, Miss = 182, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 414
	L1D_cache_core[1]: Access = 184, Miss = 184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 526
	L1D_cache_core[2]: Access = 180, Miss = 180, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 470
	L1D_cache_core[3]: Access = 188, Miss = 188, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 436
	L1D_cache_core[4]: Access = 184, Miss = 184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 487
	L1D_cache_core[5]: Access = 190, Miss = 190, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 546
	L1D_cache_core[6]: Access = 182, Miss = 182, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[7]: Access = 190, Miss = 190, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 507
	L1D_cache_core[8]: Access = 182, Miss = 182, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 528
	L1D_cache_core[9]: Access = 182, Miss = 182, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 566
	L1D_cache_core[10]: Access = 183600, Miss = 183600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11249569
	L1D_cache_core[11]: Access = 188820, Miss = 188820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11203411
	L1D_cache_core[12]: Access = 191980, Miss = 191980, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11259663
	L1D_cache_core[13]: Access = 184280, Miss = 184280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11251142
	L1D_cache_core[14]: Access = 190140, Miss = 190140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11232462
	L1D_cache_core[15]: Access = 186940, Miss = 186940, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11232678
	L1D_cache_core[16]: Access = 191440, Miss = 191440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11271777
	L1D_cache_core[17]: Access = 189460, Miss = 189460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11317092
	L1D_cache_core[18]: Access = 188860, Miss = 188860, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11264520
	L1D_cache_core[19]: Access = 186220, Miss = 186220, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11313954
	L1D_cache_core[20]: Access = 188200, Miss = 188200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11263079
	L1D_cache_core[21]: Access = 186220, Miss = 186220, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11318371
	L1D_cache_core[22]: Access = 190060, Miss = 190060, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11294131
	L1D_cache_core[23]: Access = 188100, Miss = 188100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11234627
	L1D_cache_core[24]: Access = 186120, Miss = 186120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11320566
	L1D_cache_core[25]: Access = 182300, Miss = 182300, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11288548
	L1D_cache_core[26]: Access = 187460, Miss = 187460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11296602
	L1D_cache_core[27]: Access = 187460, Miss = 187460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11314579
	L1D_cache_core[28]: Access = 187480, Miss = 187480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11349998
	L1D_cache_core[29]: Access = 184860, Miss = 184860, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11255652
	L1D_cache_core[30]: Access = 181326, Miss = 181326, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11131373
	L1D_cache_core[31]: Access = 179756, Miss = 179756, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11130364
	L1D_cache_core[32]: Access = 182831, Miss = 182831, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10995434
	L1D_cache_core[33]: Access = 179597, Miss = 179597, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11093365
	L1D_cache_core[34]: Access = 181287, Miss = 181287, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11032277
	L1D_cache_core[35]: Access = 181055, Miss = 181055, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11058743
	L1D_cache_core[36]: Access = 179730, Miss = 179730, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11062460
	L1D_cache_core[37]: Access = 179185, Miss = 179185, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11008946
	L1D_cache_core[38]: Access = 179776, Miss = 179776, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11006103
	L1D_cache_core[39]: Access = 180348, Miss = 180348, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11010314
	L1D_cache_core[40]: Access = 178919, Miss = 178919, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11009398
	L1D_cache_core[41]: Access = 178988, Miss = 178988, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11088625
	L1D_cache_core[42]: Access = 176426, Miss = 176426, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11044572
	L1D_cache_core[43]: Access = 176916, Miss = 176916, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11111335
	L1D_cache_core[44]: Access = 179253, Miss = 179253, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11131628
	L1D_cache_core[45]: Access = 177471, Miss = 177471, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10924833
	L1D_cache_core[46]: Access = 177762, Miss = 177762, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11055480
	L1D_cache_core[47]: Access = 181457, Miss = 181457, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10957271
	L1D_cache_core[48]: Access = 180899, Miss = 180899, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11020994
	L1D_cache_core[49]: Access = 172491, Miss = 172491, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10967617
	L1D_cache_core[50]: Access = 178876, Miss = 178876, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11123988
	L1D_cache_core[51]: Access = 178391, Miss = 178391, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11063693
	L1D_cache_core[52]: Access = 175291, Miss = 175291, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11091229
	L1D_cache_core[53]: Access = 179556, Miss = 179556, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11038162
	L1D_cache_core[54]: Access = 176550, Miss = 176550, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10975799
	L1D_cache_core[55]: Access = 179081, Miss = 179081, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10981736
	L1D_cache_core[56]: Access = 181093, Miss = 181093, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10930353
	L1D_cache_core[57]: Access = 181380, Miss = 181380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10938622
	L1D_cache_core[58]: Access = 177015, Miss = 177015, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10873334
	L1D_cache_core[59]: Access = 178196, Miss = 178196, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11062594
	L1D_total_cache_accesses = 9122746
	L1D_total_cache_misses = 9122746
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 556458092
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.007
L1C_cache:
	L1C_total_cache_accesses = 452077
	L1C_total_cache_misses = 1120
	L1C_total_cache_miss_rate = 0.0025
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5474776
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 449742775
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 450957
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3647970
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 106715317
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 90513910
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 74842
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 112906
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1923, 1893, 1923, 1893, 1893, 1793, 1893, 1560, 1893, 1565, 1893, 1490, 1893, 1356, 1893, 1300, 1893, 1273, 1893, 1270, 1893, 1262, 1893, 1262, 1893, 1262, 1893, 1262, 1893, 1262, 1893, 1271, 
gpgpu_n_tot_thrd_icount = 5735382912
gpgpu_n_tot_w_icount = 179230716
gpgpu_n_stall_shd_mem = 681417238
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 7262402
gpgpu_n_mem_write_global = 3647863
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 176961152
gpgpu_n_store_insn = 116735296
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 14466464
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 681417238
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1023805883	W0_Idle:117300949	W0_Scoreboard:180065561	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:179231527
Warp Occupancy Distribution:
Stall:350131429	W0_Idle:75095780	W0_Scoreboard:37488119	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:37419312
Warp Occupancy Distribution:
Stall:338977360	W0_Idle:18889858	W0_Scoreboard:70310763	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:71956659
warp_utilization0: 0.119456
warp_utilization1: 0.074818
warp_utilization2: 0.143875
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 43797360 {8:5474670,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 496109368 {136:3647863,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 71995488 {40:1780506,72:3242,136:3984,}
traffic_breakdown_coretomem[INST_ACC_R] = 44240 {8:5530,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 744501944 {136:5474279,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 29180960 {8:3647620,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 71986848 {40:1780290,72:3242,136:3984,}
traffic_breakdown_memtocore[INST_ACC_R] = 752080 {136:5530,}
maxmrqlatency = 1225 
maxdqlatency = 0 
maxmflatency = 7368 
averagemflatency = 1448 
averagemflatency_1 = 1322 
averagemflatency_2= 1502 
averagemflatency_3 = 1522 
averagemrqlatency_1 = 62 
averagemrqlatency_2 = 74 
averagemrqlatency_3 = 73 
max_icnt2mem_latency = 6968 
max_icnt2sh_latency = 12503365 
mrq_lat_table:4407412 	131847 	220670 	499201 	1483021 	2552801 	3425050 	2609820 	651415 	11449 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	27669 	234537 	2376943 	6673922 	1592664 	3739 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	43319 	57475 	219969 	406677 	551105 	1509008 	4170830 	3674752 	281002 	1380 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	6349146 	905428 	6988 	292 	0 	0 	0 	0 	0 	1418 	2404 	5109 	9655 	19265 	41529 	82620 	162155 	314404 	624851 	1204708 	1179502 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	43 	966 	23995 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        30        26        26        28        30        24        30        20        32        28        24        20        32 
dram[1]:        30        32        32        22        20        22        28        24        20        28        18        28        18        26        20        34 
dram[2]:        32        32        28        20        24        24        24        26        18        20        30        18        22        30        32        24 
dram[3]:        30        32        40        22        22        22        26        26        16        36        30        22        20        18        30        18 
dram[4]:        32        38        22        40        24        20        28        20        22        18        20        32        20        34        32        28 
dram[5]:        32        40        22        22        24        24        24        18        22        26        22        28        28        34        32        22 
maximum service time to same row:
dram[0]:      1304      1323      1407      1814      2419      2232      1729      1821      2207      2298      1822      1830      1797      2117      1916      2281 
dram[1]:      1144      1377      1201      1149      2161      1729      1735      1725      1986      2117      1819      1709      1800      1885      2323      1862 
dram[2]:      1122      1367      1259      1319      1704      2753      1699      1707      2509      2040      1760      1735      1747      1740      1979      2125 
dram[3]:      1349      1281      1710      1316      1704      1784      1697      1720      2226      1898      1758      1732      1797      1745      1970      2163 
dram[4]:      1183      1259      1199      1491      2086      1774      1710      1738      2143      2125      1719      1732      1709      1764      2141      1857 
dram[5]:      1516      1283      1412      1238      1691      1766      1710      1755      1887      1863      1713      1737      1707      1769      1934      1832 
average row accesses per activate:
dram[0]:  1.337294  1.345593  1.351214  1.355569  1.342644  1.348564  1.345803  1.349169  1.336085  1.344921  1.342214  1.345087  1.341942  1.350511  1.345176  1.351285 
dram[1]:  1.345092  1.353250  1.349117  1.354030  1.345221  1.345295  1.344254  1.348176  1.336854  1.338823  1.343395  1.346236  1.345917  1.345675  1.346596  1.347745 
dram[2]:  1.346658  1.344776  1.355387  1.350863  1.344891  1.333077  1.348867  1.344978  1.340782  1.340703  1.343724  1.340394  1.345180  1.340473  1.351525  1.342989 
dram[3]:  1.353588  1.350126  1.350442  1.351408  1.346941  1.340320  1.348118  1.342118  1.340271  1.338978  1.339479  1.343160  1.343517  1.347790  1.345117  1.341275 
dram[4]:  1.343361  1.353015  1.346747  1.356363  1.345815  1.344471  1.344980  1.351171  1.339959  1.347241  1.328828  1.344803  1.343569  1.349053  1.342533  1.345725 
dram[5]:  1.346156  1.348651  1.347470  1.349709  1.346313  1.344754  1.347620  1.342439  1.338498  1.342597  1.341089  1.346807  1.342363  1.348856  1.347533  1.343531 
average row locality = 15992701/11887634 = 1.345322
average row locality_1 = 5879975/4924518 = 1.194020
average row locality_2 = 5152239/3556880 = 1.448528
average row locality_3 = 4960487/3406236 = 1.456296
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    114133    111486    110744    109419    112831    111202    113483    112429    113721    110990    112828    111898    113454    111374    112640    111497 
dram[1]:    110677    109177    110127    109090    111092    111091    112000    111781    112270    111709    111460    111257    111343    111544    111445    111344 
dram[2]:    111178    112185    109315    111025    112445    116898    112077    114463    112095    112307    111762    113358    112475    114357    110832    114002 
dram[3]:    108917    109776    109930    109806    110884    112926    111390    113428    111243    111963    112167    111272    111662    110795    111749    112917 
dram[4]:    112426    110459    111656    109427    112305    113207    113557    112195    112481    111172    116902    112004    112659    111803    113224    113233 
dram[5]:    110521    109952    110461    110013    110942    112095    111591    113516    111943    111355    111706    110721    112307    110662    111342    113454 
total reads: 10734426
bank skew: 116902/108917 = 1.07
chip skew: 1800774/1777407 = 1.01
number of total write accesses:
dram[0]:     57050     54396     53692     52280     55785     54138     56395     55333     56682     53940     55792     54843     56406     54328     55628     54464 
dram[1]:     53626     52102     53108     52003     54085     54052     54947     54716     55290     54712     54464     54225     54338     54525     54466     54342 
dram[2]:     54093     55092     52261     53910     55392     59836     54991     57366     55060     55256     54720     56307     55433     57316     53804     56982 
dram[3]:     51855     52713     52905     52713     53859     55890     54326     56362     54259     54962     55158     54255     54652     53781     54773     55920 
dram[4]:     55338     53383     54604     52360     55250     56156     56473     55103     55438     54125     59852     54956     55623     54753     56207     56215 
dram[5]:     53462     52899     53386     52988     53910     55070     54522     56461     54958     54359     54699     53708     55288     53657     54353     56455 
total reads: 5258366
bank skew: 59852/51855 = 1.15
chip skew: 887819/865001 = 1.03
average mf latency per bank:
dram[0]:       1013       941      1017       950      1021       955      1023       960      1003       938      1011       942      1015       953      1026       961
dram[1]:        912       911       920       918       927       918       927       925       907       904       915       911       919       916       929       925
dram[2]:        982      1130       997      1139       993      1317      1001      1148       980      1131       986      1133       992      1140      1004      1151
dram[3]:        925       976       926       980       933       989       937       987       920       970       921       977       928       984       936       995
dram[4]:       1024      1023      1027      1030      1033      1034      1040      1039      1021      1022      1032      1023      1028      1031      1038      1043
dram[5]:        939       961       946       966       950       970       955       975       936       955       941       963       945       970       957       979
maximum mf latency per bank:
dram[0]:       5552      4817      4745      5671      5253      5550      6080      4980      6287      4695      5953      6061      6229      4949      5812      5589
dram[1]:       5333      5168      5592      5266      5420      5751      6076      5026      5801      5332      4655      5235      5587      5776      5780      5532
dram[2]:       6097      6353      5130      6141      6012      7248      5936      6253      5735      6846      5571      7368      5884      7154      5220      6572
dram[3]:       5363      5446      5355      5869      5084      4622      5703      5853      5195      5232      5286      6150      6077      5146      4727      5563
dram[4]:       6237      5378      5645      4857      5167      5898      5298      5682      5428      5608      5891      4685      6376      5334      5779      5554
dram[5]:       4492      5509      4962      5545      4769      5882      5644      5720      5348      5385      4631      5057      5778      5254      5044      5243
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16504442 n_nop=7178038 n_act=1987953 n_pre=1987943 n_req=2402212 n_req_1=273661 n_req_2=875007 n_req_3=1253544 n_rd=3588226 n_write=1762282 bw_util=0.5822 bw_util_1=0.06632 bw_util_2=0.2121 bw_util_3=0.3038 blp=10.102908 blp_1= 1.782806 blp_2= 3.559019 blp_3= 4.854800
 n_activity=16490655 dram_eff=0.5827 dram_eff_1=0.06638 dram_eff_2=0.2122 dram_eff_3=0.3041
bk0: 228264a 6670576i bk1: 222972a 6730784i bk2: 221486a 6641600i bk3: 218838a 6605804i bk4: 225662a 5924021i bk5: 222400a 5867859i bk6: 226966a 5341721i bk7: 224852a 5198376i bk8: 227440a 6685798i bk9: 221978a 6797288i bk10: 225650a 6362939i bk11: 223796a 6237772i bk12: 226906a 5832219i bk13: 222746a 5865708i bk14: 225280a 5434447i bk15: 222990a 5336032i 
bw_dist = 0.066	0.212	0.304	0.417	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.4133
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16504442 n_nop=7293195 n_act=1963246 n_pre=1963230 n_req=2385188 n_req_1=257712 n_req_2=874998 n_req_3=1252478 n_rd=3554788 n_write=1729983 bw_util=0.5781 bw_util_1=0.06246 bw_util_2=0.2121 bw_util_3=0.3035 blp=9.865557 blp_1= 1.759583 blp_2= 3.549491 blp_3= 4.806944
 n_activity=16470849 dram_eff=0.5792 dram_eff_1=0.06259 dram_eff_2=0.2125 dram_eff_3=0.3042
bk0: 221354a 7215011i bk1: 218354a 7163311i bk2: 220242a 6833267i bk3: 218180a 6751334i bk4: 222184a 6269701i bk5: 222182a 6032987i bk6: 224000a 5689721i bk7: 223558a 5461148i bk8: 224540a 6988986i bk9: 223418a 6772407i bk10: 222920a 6622654i bk11: 222514a 6471452i bk12: 222686a 6229179i bk13: 223084a 5976916i bk14: 222888a 5727593i bk15: 222684a 5531195i 
bw_dist = 0.062	0.212	0.304	0.420	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.8355
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16504442 n_nop=7128229 n_act=1999544 n_pre=1999529 n_req=2408835 n_req_1=280354 n_req_2=875006 n_req_3=1253475 n_rd=3601512 n_write=1775628 bw_util=0.5838 bw_util_1=0.06795 bw_util_2=0.2121 bw_util_3=0.3038 blp=10.200157 blp_1= 1.817193 blp_2= 3.593104 blp_3= 4.872121
 n_activity=16497870 dram_eff=0.584 dram_eff_1=0.06797 dram_eff_2=0.2122 dram_eff_3=0.3039
bk0: 222352a 7023608i bk1: 224366a 6631549i bk2: 218624a 6771447i bk3: 222050a 6339768i bk4: 224890a 5931789i bk5: 233796a 5058286i bk6: 224154a 5480838i bk7: 228926a 4871872i bk8: 224188a 6872370i bk9: 224610a 6584189i bk10: 223522a 6440595i bk11: 226710a 5999125i bk12: 224950a 5894569i bk13: 228714a 5382909i bk14: 221656a 5615983i bk15: 228004a 4918174i 
bw_dist = 0.068	0.212	0.304	0.416	0.000
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.6909
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16504442 n_nop=7267016 n_act=1969528 n_pre=1969512 n_req=2388609 n_req_1=261115 n_req_2=875007 n_req_3=1252487 n_rd=3561622 n_write=1736764 bw_util=0.5789 bw_util_1=0.06328 bw_util_2=0.2121 bw_util_3=0.3035 blp=9.926006 blp_1= 1.771523 blp_2= 3.562842 blp_3= 4.811944
 n_activity=16473565 dram_eff=0.58 dram_eff_1=0.0634 dram_eff_2=0.2125 dram_eff_3=0.3041
bk0: 217830a 7401656i bk1: 219552a 7059481i bk2: 219860a 6829418i bk3: 219612a 6639637i bk4: 221768a 6276138i bk5: 225852a 5763010i bk6: 222778a 5704137i bk7: 226856a 5198129i bk8: 222486a 7061401i bk9: 223926a 6744717i bk10: 224334a 6518387i bk11: 222544a 6410380i bk12: 223324a 6153892i bk13: 221588a 6032368i bk14: 223478a 5674053i bk15: 225834a 5225913i 
bw_dist = 0.063	0.212	0.304	0.419	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.9884
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16504442 n_nop=7144607 n_act=1995405 n_pre=1995392 n_req=2406841 n_req_1=278265 n_req_2=875000 n_req_3=1253576 n_rd=3597382 n_write=1771656 bw_util=0.5833 bw_util_1=0.06744 bw_util_2=0.2121 bw_util_3=0.3038 blp=10.162486 blp_1= 1.797807 blp_2= 3.572448 blp_3= 4.860482
 n_activity=16495181 dram_eff=0.5836 dram_eff_1=0.06748 dram_eff_2=0.2122 dram_eff_3=0.304
bk0: 224850a 6869487i bk1: 220918a 6880960i bk2: 223312a 6519555i bk3: 218852a 6585270i bk4: 224607a 5975119i bk5: 226412a 5588258i bk6: 227106a 5290818i bk7: 224388a 5217712i bk8: 224960a 6849983i bk9: 222344a 6727132i bk10: 233804a 5786446i bk11: 224008a 6195913i bk12: 225316a 5892290i bk13: 223596a 5734429i bk14: 226444a 5330775i bk15: 226465a 5034481i 
bw_dist = 0.067	0.212	0.304	0.416	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.587
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16504442 n_nop=7255111 n_act=1971942 n_pre=1971928 n_req=2390394 n_req_1=262880 n_req_2=875011 n_req_3=1252503 n_rd=3565138 n_write=1740323 bw_util=0.5793 bw_util_1=0.06371 bw_util_2=0.2121 bw_util_3=0.3036 blp=9.952530 blp_1= 1.768462 blp_2= 3.564799 blp_3= 4.820963
 n_activity=16475329 dram_eff=0.5804 dram_eff_1=0.06382 dram_eff_2=0.2124 dram_eff_3=0.3041
bk0: 221040a 7180946i bk1: 219904a 7009817i bk2: 220922a 6737412i bk3: 220022a 6580072i bk4: 221884a 6230287i bk5: 224184a 5844905i bk6: 223182a 5670524i bk7: 227032a 5154064i bk8: 223884a 6984015i bk9: 222708a 6822819i bk10: 223408a 6554837i bk11: 221442a 6472030i bk12: 224612a 6048628i bk13: 221324a 6044823i bk14: 222684a 5741490i bk15: 226906a 5152253i 
bw_dist = 0.064	0.212	0.304	0.419	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.048

========= L2 cache stats =========
L2_cache_bank[0]: Access = 919834, Miss = 903847, Miss_rate = 0.983, Pending_hits = 1232, Reservation_fails = 917692
L2_cache_bank[1]: Access = 903082, Miss = 890309, Miss_rate = 0.986, Pending_hits = 712, Reservation_fails = 910355
L2_cache_bank[2]: Access = 902535, Miss = 890428, Miss_rate = 0.987, Pending_hits = 623, Reservation_fails = 768303
L2_cache_bank[3]: Access = 898947, Miss = 887012, Miss_rate = 0.987, Pending_hits = 557, Reservation_fails = 865730
L2_cache_bank[4]: Access = 903934, Miss = 892195, Miss_rate = 0.987, Pending_hits = 619, Reservation_fails = 614661
L2_cache_bank[5]: Access = 942460, Miss = 908614, Miss_rate = 0.964, Pending_hits = 1082, Reservation_fails = 1075428
L2_cache_bank[6]: Access = 899170, Miss = 887953, Miss_rate = 0.988, Pending_hits = 590, Reservation_fails = 723704
L2_cache_bank[7]: Access = 908150, Miss = 892889, Miss_rate = 0.983, Pending_hits = 797, Reservation_fails = 957153
L2_cache_bank[8]: Access = 921229, Miss = 905229, Miss_rate = 0.983, Pending_hits = 1120, Reservation_fails = 868011
L2_cache_bank[9]: Access = 907410, Miss = 893516, Miss_rate = 0.985, Pending_hits = 683, Reservation_fails = 859864
L2_cache_bank[10]: Access = 902847, Miss = 890831, Miss_rate = 0.987, Pending_hits = 752, Reservation_fails = 780445
L2_cache_bank[11]: Access = 905693, Miss = 891787, Miss_rate = 0.985, Pending_hits = 792, Reservation_fails = 940427
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 919834, Miss = 903847 (0.983), PendingHit = 1232 (0.00134)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 903082, Miss = 890309 (0.986), PendingHit = 712 (0.000788)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 902535, Miss = 890428 (0.987), PendingHit = 623 (0.00069)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 898947, Miss = 887012 (0.987), PendingHit = 557 (0.00062)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 903934, Miss = 892195 (0.987), PendingHit = 619 (0.000685)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 942460, Miss = 908614 (0.964), PendingHit = 1082 (0.00115)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 899170, Miss = 887953 (0.988), PendingHit = 590 (0.000656)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 908150, Miss = 892889 (0.983), PendingHit = 797 (0.000878)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 921229, Miss = 905229 (0.983), PendingHit = 1120 (0.00122)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 907410, Miss = 893516 (0.985), PendingHit = 683 (0.000753)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 902847, Miss = 890831 (0.987), PendingHit = 752 (0.000833)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 905693, Miss = 891787 (0.985), PendingHit = 792 (0.000874)
L2 Cache Total Miss Rate = 0.983
Stream 1: L2 Cache Miss Rate = 0.952
Stream 2: L2 Cache Miss Rate = 0.999
Stream 3: L2 Cache Miss Rate = 0.975
Stream 1: Accesses  = 3671300
Stream 1: Misses  = 3495773
Stream 2: Accesses  = 3675138
Stream 2: Misses  = 3673103
Stream 3: Accesses  = 7240153
Stream 3: Misses  = 7061507
Stream 1+2: Accesses  = 7346438
Stream 1+2: Misses  = 7168876
Stream 1+2+3: Accesses  = 14586591
Stream 1+2+3: Misses  = 14230383
Total Accesses  = 10915291
MPKI-CORES
CORE_L2MPKI_0	89.807
CORE_L2MPKI_1	92.100
CORE_L2MPKI_2	91.767
CORE_L2MPKI_3	91.156
CORE_L2MPKI_4	91.997
CORE_L2MPKI_5	91.887
CORE_L2MPKI_6	90.018
CORE_L2MPKI_7	90.783
CORE_L2MPKI_8	91.437
CORE_L2MPKI_9	90.436
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	1.596
CORE_L2MPKI_21	1.596
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.596
CORE_L2MPKI_25	1.596
CORE_L2MPKI_26	1.596
CORE_L2MPKI_27	1.596
CORE_L2MPKI_28	1.596
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	1.596
CORE_L2MPKI_31	1.596
CORE_L2MPKI_32	1.596
CORE_L2MPKI_33	1.596
CORE_L2MPKI_34	1.596
CORE_L2MPKI_35	1.596
CORE_L2MPKI_36	1.596
CORE_L2MPKI_37	1.596
CORE_L2MPKI_38	1.596
CORE_L2MPKI_39	1.596
CORE_L2MPKI_40	1.596
CORE_L2MPKI_41	1.596
CORE_L2MPKI_42	1.596
CORE_L2MPKI_43	1.596
CORE_L2MPKI_44	1.596
CORE_L2MPKI_45	1.596
CORE_L2MPKI_46	1.596
CORE_L2MPKI_47	1.596
CORE_L2MPKI_48	1.596
CORE_L2MPKI_49	1.596
CORE_L2MPKI_50	1.596
CORE_L2MPKI_51	1.596
CORE_L2MPKI_52	1.596
CORE_L2MPKI_53	1.596
CORE_L2MPKI_54	1.596
CORE_L2MPKI_55	1.596
CORE_L2MPKI_56	1.596
CORE_L2MPKI_57	1.596
CORE_L2MPKI_58	1.596
CORE_L2MPKI_59	1.596
Avg_MPKI_Stream1= 46.367
Avg_MPKI_Stream2= 1.596
Avg_MPKI_Stream3= 1.596
MISSES-CORES
CORE_MISSES_0	152730
CORE_MISSES_1	162620
CORE_MISSES_2	159878
CORE_MISSES_3	164422
CORE_MISSES_4	165615
CORE_MISSES_5	167801
CORE_MISSES_6	157714
CORE_MISSES_7	166335
CORE_MISSES_8	157959
CORE_MISSES_9	158953
CORE_MISSES_10	183601
CORE_MISSES_11	188820
CORE_MISSES_12	191980
CORE_MISSES_13	184282
CORE_MISSES_14	190142
CORE_MISSES_15	186941
CORE_MISSES_16	191440
CORE_MISSES_17	189460
CORE_MISSES_18	188860
CORE_MISSES_19	186220
CORE_MISSES_20	188208
CORE_MISSES_21	186220
CORE_MISSES_22	190066
CORE_MISSES_23	188100
CORE_MISSES_24	186123
CORE_MISSES_25	182303
CORE_MISSES_26	187463
CORE_MISSES_27	187460
CORE_MISSES_28	187480
CORE_MISSES_29	184860
CORE_MISSES_30	181334
CORE_MISSES_31	179752
CORE_MISSES_32	182816
CORE_MISSES_33	179584
CORE_MISSES_34	181279
CORE_MISSES_35	181046
CORE_MISSES_36	179720
CORE_MISSES_37	179178
CORE_MISSES_38	179767
CORE_MISSES_39	180344
CORE_MISSES_40	178923
CORE_MISSES_41	178986
CORE_MISSES_42	176417
CORE_MISSES_43	176903
CORE_MISSES_44	179253
CORE_MISSES_45	177460
CORE_MISSES_46	177741
CORE_MISSES_47	181443
CORE_MISSES_48	180886
CORE_MISSES_49	172478
CORE_MISSES_50	178856
CORE_MISSES_51	178367
CORE_MISSES_52	175274
CORE_MISSES_53	179538
CORE_MISSES_54	176535
CORE_MISSES_55	179067
CORE_MISSES_56	181063
CORE_MISSES_57	181363
CORE_MISSES_58	177000
CORE_MISSES_59	178181
L2_MISSES = 10734610
L2_total_cache_accesses = 10915291
L2_total_cache_misses = 10734610
L2_total_cache_miss_rate = 0.9834
L2_total_cache_pending_hits = 9559
L2_total_cache_reservation_fails = 10281773
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 166420
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8968
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7086595
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6763947
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3647718
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3476387
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4646
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 588
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 296
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 41339
L2_cache_data_port_util = 0.030
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=34637071
icnt_total_pkts_simt_to_mem=27310233
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       1.4163
gpu_ipc_2 =     187.9248
gpu_ipc_3 =     269.5628
gpu_tot_sim_cycle_stream_1 = 12503365
gpu_tot_sim_cycle_stream_2 = 12501711
gpu_tot_sim_cycle_stream_3 = 12481898
gpu_sim_insn_1 = 17708096
gpu_sim_insn_2 = 2349381120
gpu_sim_insn_3 = 3364655424
gpu_sim_cycle = 12503366
gpu_sim_insn = 5731744640
gpu_ipc =     458.4161
gpu_tot_sim_cycle = 12503366
gpu_tot_sim_insn = 5731744640
gpu_tot_ipc =     458.4161
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 61557010
gpu_stall_icnt2sh    = 195610
gpu_total_sim_rate=251502

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 90588752
	L1I_total_cache_misses = 74842
	L1I_total_cache_miss_rate = 0.0008
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 112906
L1D_cache:
	L1D_cache_core[0]: Access = 182, Miss = 182, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 414
	L1D_cache_core[1]: Access = 184, Miss = 184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 526
	L1D_cache_core[2]: Access = 180, Miss = 180, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 470
	L1D_cache_core[3]: Access = 188, Miss = 188, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 436
	L1D_cache_core[4]: Access = 184, Miss = 184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 487
	L1D_cache_core[5]: Access = 190, Miss = 190, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 546
	L1D_cache_core[6]: Access = 182, Miss = 182, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[7]: Access = 190, Miss = 190, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 507
	L1D_cache_core[8]: Access = 182, Miss = 182, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 528
	L1D_cache_core[9]: Access = 182, Miss = 182, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 566
	L1D_cache_core[10]: Access = 183600, Miss = 183600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11249569
	L1D_cache_core[11]: Access = 188820, Miss = 188820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11203411
	L1D_cache_core[12]: Access = 191980, Miss = 191980, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11259663
	L1D_cache_core[13]: Access = 184280, Miss = 184280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11251142
	L1D_cache_core[14]: Access = 190140, Miss = 190140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11232462
	L1D_cache_core[15]: Access = 186940, Miss = 186940, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11232678
	L1D_cache_core[16]: Access = 191440, Miss = 191440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11271777
	L1D_cache_core[17]: Access = 189460, Miss = 189460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11317092
	L1D_cache_core[18]: Access = 188860, Miss = 188860, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11264520
	L1D_cache_core[19]: Access = 186220, Miss = 186220, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11313954
	L1D_cache_core[20]: Access = 188200, Miss = 188200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11263079
	L1D_cache_core[21]: Access = 186220, Miss = 186220, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11318371
	L1D_cache_core[22]: Access = 190060, Miss = 190060, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11294131
	L1D_cache_core[23]: Access = 188100, Miss = 188100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11234627
	L1D_cache_core[24]: Access = 186120, Miss = 186120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11320566
	L1D_cache_core[25]: Access = 182300, Miss = 182300, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11288548
	L1D_cache_core[26]: Access = 187460, Miss = 187460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11296602
	L1D_cache_core[27]: Access = 187460, Miss = 187460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11314579
	L1D_cache_core[28]: Access = 187480, Miss = 187480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11349998
	L1D_cache_core[29]: Access = 184860, Miss = 184860, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11255652
	L1D_cache_core[30]: Access = 181326, Miss = 181326, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11131373
	L1D_cache_core[31]: Access = 179756, Miss = 179756, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11130364
	L1D_cache_core[32]: Access = 182831, Miss = 182831, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10995434
	L1D_cache_core[33]: Access = 179597, Miss = 179597, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11093365
	L1D_cache_core[34]: Access = 181287, Miss = 181287, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11032277
	L1D_cache_core[35]: Access = 181055, Miss = 181055, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11058743
	L1D_cache_core[36]: Access = 179730, Miss = 179730, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11062460
	L1D_cache_core[37]: Access = 179185, Miss = 179185, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11008946
	L1D_cache_core[38]: Access = 179776, Miss = 179776, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11006103
	L1D_cache_core[39]: Access = 180348, Miss = 180348, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11010314
	L1D_cache_core[40]: Access = 178919, Miss = 178919, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11009398
	L1D_cache_core[41]: Access = 178988, Miss = 178988, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11088625
	L1D_cache_core[42]: Access = 176426, Miss = 176426, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11044572
	L1D_cache_core[43]: Access = 176916, Miss = 176916, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11111335
	L1D_cache_core[44]: Access = 179253, Miss = 179253, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11131628
	L1D_cache_core[45]: Access = 177471, Miss = 177471, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10924833
	L1D_cache_core[46]: Access = 177762, Miss = 177762, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11055480
	L1D_cache_core[47]: Access = 181457, Miss = 181457, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10957271
	L1D_cache_core[48]: Access = 180899, Miss = 180899, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11020994
	L1D_cache_core[49]: Access = 172491, Miss = 172491, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10967617
	L1D_cache_core[50]: Access = 178876, Miss = 178876, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11123988
	L1D_cache_core[51]: Access = 178391, Miss = 178391, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11063693
	L1D_cache_core[52]: Access = 175291, Miss = 175291, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11091229
	L1D_cache_core[53]: Access = 179556, Miss = 179556, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11038162
	L1D_cache_core[54]: Access = 176550, Miss = 176550, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10975799
	L1D_cache_core[55]: Access = 179081, Miss = 179081, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10981736
	L1D_cache_core[56]: Access = 181093, Miss = 181093, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10930353
	L1D_cache_core[57]: Access = 181380, Miss = 181380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10938622
	L1D_cache_core[58]: Access = 177015, Miss = 177015, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10873334
	L1D_cache_core[59]: Access = 178196, Miss = 178196, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11062594
	L1D_total_cache_accesses = 9122746
	L1D_total_cache_misses = 9122746
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 556458092
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.007
L1C_cache:
	L1C_total_cache_accesses = 452077
	L1C_total_cache_misses = 1120
	L1C_total_cache_miss_rate = 0.0025
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5474776
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 449742775
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 450957
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3647970
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 106715317
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 90513910
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 74842
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 112906
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1923, 1893, 1923, 1893, 1893, 1793, 1893, 1560, 1893, 1565, 1893, 1490, 1893, 1356, 1893, 1300, 1893, 1273, 1893, 1270, 1893, 1262, 1893, 1262, 1893, 1262, 1893, 1262, 1893, 1262, 1893, 1271, 
gpgpu_n_tot_thrd_icount = 5735382912
gpgpu_n_tot_w_icount = 179230716
gpgpu_n_stall_shd_mem = 681417238
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 7262402
gpgpu_n_mem_write_global = 3647863
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 176961152
gpgpu_n_store_insn = 116735296
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 14466464
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 681417238
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1023805883	W0_Idle:117300949	W0_Scoreboard:180065561	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:179231527
Warp Occupancy Distribution:
Stall:350131429	W0_Idle:75095780	W0_Scoreboard:37488119	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:37419312
Warp Occupancy Distribution:
Stall:338977360	W0_Idle:18889858	W0_Scoreboard:70310763	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:71956659
warp_utilization0: 0.119456
warp_utilization1: 0.074818
warp_utilization2: 0.143875
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 43797360 {8:5474670,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 496109368 {136:3647863,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 71995488 {40:1780506,72:3242,136:3984,}
traffic_breakdown_coretomem[INST_ACC_R] = 44240 {8:5530,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 744501944 {136:5474279,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 29180960 {8:3647620,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 71986848 {40:1780290,72:3242,136:3984,}
traffic_breakdown_memtocore[INST_ACC_R] = 752080 {136:5530,}
maxmrqlatency = 1225 
maxdqlatency = 0 
maxmflatency = 7368 
averagemflatency = 1448 
averagemflatency_1 = 1322 
averagemflatency_2= 1502 
averagemflatency_3 = 1522 
averagemrqlatency_1 = 62 
averagemrqlatency_2 = 74 
averagemrqlatency_3 = 73 
max_icnt2mem_latency = 6968 
max_icnt2sh_latency = 12503365 
mrq_lat_table:4407412 	131847 	220670 	499201 	1483021 	2552801 	3425050 	2609820 	651415 	11449 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	27669 	234537 	2376943 	6673922 	1592664 	3739 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	43319 	57475 	219969 	406677 	551105 	1509008 	4170830 	3674752 	281002 	1380 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	6349146 	905428 	6988 	292 	0 	0 	0 	0 	0 	1418 	2404 	5109 	9655 	19265 	41529 	82620 	162155 	314404 	624851 	1204708 	1179502 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	43 	966 	23995 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        30        26        26        28        30        24        30        20        32        28        24        20        32 
dram[1]:        30        32        32        22        20        22        28        24        20        28        18        28        18        26        20        34 
dram[2]:        32        32        28        20        24        24        24        26        18        20        30        18        22        30        32        24 
dram[3]:        30        32        40        22        22        22        26        26        16        36        30        22        20        18        30        18 
dram[4]:        32        38        22        40        24        20        28        20        22        18        20        32        20        34        32        28 
dram[5]:        32        40        22        22        24        24        24        18        22        26        22        28        28        34        32        22 
maximum service time to same row:
dram[0]:      1304      1323      1407      1814      2419      2232      1729      1821      2207      2298      1822      1830      1797      2117      1916      2281 
dram[1]:      1144      1377      1201      1149      2161      1729      1735      1725      1986      2117      1819      1709      1800      1885      2323      1862 
dram[2]:      1122      1367      1259      1319      1704      2753      1699      1707      2509      2040      1760      1735      1747      1740      1979      2125 
dram[3]:      1349      1281      1710      1316      1704      1784      1697      1720      2226      1898      1758      1732      1797      1745      1970      2163 
dram[4]:      1183      1259      1199      1491      2086      1774      1710      1738      2143      2125      1719      1732      1709      1764      2141      1857 
dram[5]:      1516      1283      1412      1238      1691      1766      1710      1755      1887      1863      1713      1737      1707      1769      1934      1832 
average row accesses per activate:
dram[0]:  1.337294  1.345593  1.351214  1.355569  1.342644  1.348564  1.345803  1.349169  1.336085  1.344921  1.342214  1.345087  1.341942  1.350511  1.345176  1.351285 
dram[1]:  1.345092  1.353250  1.349117  1.354030  1.345221  1.345295  1.344254  1.348176  1.336854  1.338823  1.343395  1.346236  1.345917  1.345675  1.346596  1.347745 
dram[2]:  1.346658  1.344776  1.355387  1.350863  1.344891  1.333077  1.348867  1.344978  1.340782  1.340703  1.343724  1.340394  1.345180  1.340473  1.351525  1.342989 
dram[3]:  1.353588  1.350126  1.350442  1.351408  1.346941  1.340320  1.348118  1.342118  1.340271  1.338978  1.339479  1.343160  1.343517  1.347790  1.345117  1.341275 
dram[4]:  1.343361  1.353015  1.346747  1.356363  1.345815  1.344471  1.344980  1.351171  1.339959  1.347241  1.328828  1.344803  1.343569  1.349053  1.342533  1.345725 
dram[5]:  1.346156  1.348651  1.347470  1.349709  1.346313  1.344754  1.347620  1.342439  1.338498  1.342597  1.341089  1.346807  1.342363  1.348856  1.347533  1.343531 
average row locality = 15992701/11887634 = 1.345322
average row locality_1 = 5879975/4924518 = 1.194020
average row locality_2 = 5152239/3556880 = 1.448528
average row locality_3 = 4960487/3406236 = 1.456296
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    114133    111486    110744    109419    112831    111202    113483    112429    113721    110990    112828    111898    113454    111374    112640    111497 
dram[1]:    110677    109177    110127    109090    111092    111091    112000    111781    112270    111709    111460    111257    111343    111544    111445    111344 
dram[2]:    111178    112185    109315    111025    112445    116898    112077    114463    112095    112307    111762    113358    112475    114357    110832    114002 
dram[3]:    108917    109776    109930    109806    110884    112926    111390    113428    111243    111963    112167    111272    111662    110795    111749    112917 
dram[4]:    112426    110459    111656    109427    112305    113207    113557    112195    112481    111172    116902    112004    112659    111803    113224    113233 
dram[5]:    110521    109952    110461    110013    110942    112095    111591    113516    111943    111355    111706    110721    112307    110662    111342    113454 
total reads: 10734426
bank skew: 116902/108917 = 1.07
chip skew: 1800774/1777407 = 1.01
number of total write accesses:
dram[0]:     57050     54396     53692     52280     55785     54138     56395     55333     56682     53940     55792     54843     56406     54328     55628     54464 
dram[1]:     53626     52102     53108     52003     54085     54052     54947     54716     55290     54712     54464     54225     54338     54525     54466     54342 
dram[2]:     54093     55092     52261     53910     55392     59836     54991     57366     55060     55256     54720     56307     55433     57316     53804     56982 
dram[3]:     51855     52713     52905     52713     53859     55890     54326     56362     54259     54962     55158     54255     54652     53781     54773     55920 
dram[4]:     55338     53383     54604     52360     55250     56156     56473     55103     55438     54125     59852     54956     55623     54753     56207     56215 
dram[5]:     53462     52899     53386     52988     53910     55070     54522     56461     54958     54359     54699     53708     55288     53657     54353     56455 
total reads: 5258366
bank skew: 59852/51855 = 1.15
chip skew: 887819/865001 = 1.03
average mf latency per bank:
dram[0]:       1013       941      1017       950      1021       955      1023       960      1003       938      1011       942      1015       953      1026       961
dram[1]:        912       911       920       918       927       918       927       925       907       904       915       911       919       916       929       925
dram[2]:        982      1130       997      1139       993      1317      1001      1148       980      1131       986      1133       992      1140      1004      1151
dram[3]:        925       976       926       980       933       989       937       987       920       970       921       977       928       984       936       995
dram[4]:       1024      1023      1027      1030      1033      1034      1040      1039      1021      1022      1032      1023      1028      1031      1038      1043
dram[5]:        939       961       946       966       950       970       955       975       936       955       941       963       945       970       957       979
maximum mf latency per bank:
dram[0]:       5552      4817      4745      5671      5253      5550      6080      4980      6287      4695      5953      6061      6229      4949      5812      5589
dram[1]:       5333      5168      5592      5266      5420      5751      6076      5026      5801      5332      4655      5235      5587      5776      5780      5532
dram[2]:       6097      6353      5130      6141      6012      7248      5936      6253      5735      6846      5571      7368      5884      7154      5220      6572
dram[3]:       5363      5446      5355      5869      5084      4622      5703      5853      5195      5232      5286      6150      6077      5146      4727      5563
dram[4]:       6237      5378      5645      4857      5167      5898      5298      5682      5428      5608      5891      4685      6376      5334      5779      5554
dram[5]:       4492      5509      4962      5545      4769      5882      5644      5720      5348      5385      4631      5057      5778      5254      5044      5243
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16504442 n_nop=7178038 n_act=1987953 n_pre=1987943 n_req=2402212 n_req_1=273661 n_req_2=875007 n_req_3=1253544 n_rd=3588226 n_write=1762282 bw_util=0.5822 bw_util_1=0.06632 bw_util_2=0.2121 bw_util_3=0.3038 blp=10.102908 blp_1= 1.782806 blp_2= 3.559019 blp_3= 4.854800
 n_activity=16490655 dram_eff=0.5827 dram_eff_1=0.06638 dram_eff_2=0.2122 dram_eff_3=0.3041
bk0: 228264a 6670576i bk1: 222972a 6730784i bk2: 221486a 6641600i bk3: 218838a 6605804i bk4: 225662a 5924021i bk5: 222400a 5867859i bk6: 226966a 5341721i bk7: 224852a 5198376i bk8: 227440a 6685798i bk9: 221978a 6797288i bk10: 225650a 6362939i bk11: 223796a 6237772i bk12: 226906a 5832219i bk13: 222746a 5865708i bk14: 225280a 5434447i bk15: 222990a 5336032i 
bw_dist = 0.066	0.212	0.304	0.417	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.4133
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16504442 n_nop=7293195 n_act=1963246 n_pre=1963230 n_req=2385188 n_req_1=257712 n_req_2=874998 n_req_3=1252478 n_rd=3554788 n_write=1729983 bw_util=0.5781 bw_util_1=0.06246 bw_util_2=0.2121 bw_util_3=0.3035 blp=9.865557 blp_1= 1.759583 blp_2= 3.549491 blp_3= 4.806944
 n_activity=16470849 dram_eff=0.5792 dram_eff_1=0.06259 dram_eff_2=0.2125 dram_eff_3=0.3042
bk0: 221354a 7215011i bk1: 218354a 7163311i bk2: 220242a 6833267i bk3: 218180a 6751334i bk4: 222184a 6269701i bk5: 222182a 6032987i bk6: 224000a 5689721i bk7: 223558a 5461148i bk8: 224540a 6988986i bk9: 223418a 6772407i bk10: 222920a 6622654i bk11: 222514a 6471452i bk12: 222686a 6229179i bk13: 223084a 5976916i bk14: 222888a 5727593i bk15: 222684a 5531195i 
bw_dist = 0.062	0.212	0.304	0.420	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.8355
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16504442 n_nop=7128229 n_act=1999544 n_pre=1999529 n_req=2408835 n_req_1=280354 n_req_2=875006 n_req_3=1253475 n_rd=3601512 n_write=1775628 bw_util=0.5838 bw_util_1=0.06795 bw_util_2=0.2121 bw_util_3=0.3038 blp=10.200157 blp_1= 1.817193 blp_2= 3.593104 blp_3= 4.872121
 n_activity=16497870 dram_eff=0.584 dram_eff_1=0.06797 dram_eff_2=0.2122 dram_eff_3=0.3039
bk0: 222352a 7023608i bk1: 224366a 6631549i bk2: 218624a 6771447i bk3: 222050a 6339768i bk4: 224890a 5931789i bk5: 233796a 5058286i bk6: 224154a 5480838i bk7: 228926a 4871872i bk8: 224188a 6872370i bk9: 224610a 6584189i bk10: 223522a 6440595i bk11: 226710a 5999125i bk12: 224950a 5894569i bk13: 228714a 5382909i bk14: 221656a 5615983i bk15: 228004a 4918174i 
bw_dist = 0.068	0.212	0.304	0.416	0.000
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.6909
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16504442 n_nop=7267016 n_act=1969528 n_pre=1969512 n_req=2388609 n_req_1=261115 n_req_2=875007 n_req_3=1252487 n_rd=3561622 n_write=1736764 bw_util=0.5789 bw_util_1=0.06328 bw_util_2=0.2121 bw_util_3=0.3035 blp=9.926006 blp_1= 1.771523 blp_2= 3.562842 blp_3= 4.811944
 n_activity=16473565 dram_eff=0.58 dram_eff_1=0.0634 dram_eff_2=0.2125 dram_eff_3=0.3041
bk0: 217830a 7401656i bk1: 219552a 7059481i bk2: 219860a 6829418i bk3: 219612a 6639637i bk4: 221768a 6276138i bk5: 225852a 5763010i bk6: 222778a 5704137i bk7: 226856a 5198129i bk8: 222486a 7061401i bk9: 223926a 6744717i bk10: 224334a 6518387i bk11: 222544a 6410380i bk12: 223324a 6153892i bk13: 221588a 6032368i bk14: 223478a 5674053i bk15: 225834a 5225913i 
bw_dist = 0.063	0.212	0.304	0.419	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.9884
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16504442 n_nop=7144607 n_act=1995405 n_pre=1995392 n_req=2406841 n_req_1=278265 n_req_2=875000 n_req_3=1253576 n_rd=3597382 n_write=1771656 bw_util=0.5833 bw_util_1=0.06744 bw_util_2=0.2121 bw_util_3=0.3038 blp=10.162486 blp_1= 1.797807 blp_2= 3.572448 blp_3= 4.860482
 n_activity=16495181 dram_eff=0.5836 dram_eff_1=0.06748 dram_eff_2=0.2122 dram_eff_3=0.304
bk0: 224850a 6869487i bk1: 220918a 6880960i bk2: 223312a 6519555i bk3: 218852a 6585270i bk4: 224607a 5975119i bk5: 226412a 5588258i bk6: 227106a 5290818i bk7: 224388a 5217712i bk8: 224960a 6849983i bk9: 222344a 6727132i bk10: 233804a 5786446i bk11: 224008a 6195913i bk12: 225316a 5892290i bk13: 223596a 5734429i bk14: 226444a 5330775i bk15: 226465a 5034481i 
bw_dist = 0.067	0.212	0.304	0.416	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.587
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16504442 n_nop=7255111 n_act=1971942 n_pre=1971928 n_req=2390394 n_req_1=262880 n_req_2=875011 n_req_3=1252503 n_rd=3565138 n_write=1740323 bw_util=0.5793 bw_util_1=0.06371 bw_util_2=0.2121 bw_util_3=0.3036 blp=9.952530 blp_1= 1.768462 blp_2= 3.564799 blp_3= 4.820963
 n_activity=16475329 dram_eff=0.5804 dram_eff_1=0.06382 dram_eff_2=0.2124 dram_eff_3=0.3041
bk0: 221040a 7180946i bk1: 219904a 7009817i bk2: 220922a 6737412i bk3: 220022a 6580072i bk4: 221884a 6230287i bk5: 224184a 5844905i bk6: 223182a 5670524i bk7: 227032a 5154064i bk8: 223884a 6984015i bk9: 222708a 6822819i bk10: 223408a 6554837i bk11: 221442a 6472030i bk12: 224612a 6048628i bk13: 221324a 6044823i bk14: 222684a 5741490i bk15: 226906a 5152253i 
bw_dist = 0.064	0.212	0.304	0.419	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.048

========= L2 cache stats =========
L2_cache_bank[0]: Access = 919834, Miss = 903847, Miss_rate = 0.983, Pending_hits = 1232, Reservation_fails = 917692
L2_cache_bank[1]: Access = 903082, Miss = 890309, Miss_rate = 0.986, Pending_hits = 712, Reservation_fails = 910355
L2_cache_bank[2]: Access = 902535, Miss = 890428, Miss_rate = 0.987, Pending_hits = 623, Reservation_fails = 768303
L2_cache_bank[3]: Access = 898947, Miss = 887012, Miss_rate = 0.987, Pending_hits = 557, Reservation_fails = 865730
L2_cache_bank[4]: Access = 903934, Miss = 892195, Miss_rate = 0.987, Pending_hits = 619, Reservation_fails = 614661
L2_cache_bank[5]: Access = 942460, Miss = 908614, Miss_rate = 0.964, Pending_hits = 1082, Reservation_fails = 1075428
L2_cache_bank[6]: Access = 899170, Miss = 887953, Miss_rate = 0.988, Pending_hits = 590, Reservation_fails = 723704
L2_cache_bank[7]: Access = 908150, Miss = 892889, Miss_rate = 0.983, Pending_hits = 797, Reservation_fails = 957153
L2_cache_bank[8]: Access = 921229, Miss = 905229, Miss_rate = 0.983, Pending_hits = 1120, Reservation_fails = 868011
L2_cache_bank[9]: Access = 907410, Miss = 893516, Miss_rate = 0.985, Pending_hits = 683, Reservation_fails = 859864
L2_cache_bank[10]: Access = 902847, Miss = 890831, Miss_rate = 0.987, Pending_hits = 752, Reservation_fails = 780445
L2_cache_bank[11]: Access = 905693, Miss = 891787, Miss_rate = 0.985, Pending_hits = 792, Reservation_fails = 940427
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 919834, Miss = 903847 (0.983), PendingHit = 1232 (0.00134)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 903082, Miss = 890309 (0.986), PendingHit = 712 (0.000788)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 902535, Miss = 890428 (0.987), PendingHit = 623 (0.00069)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 898947, Miss = 887012 (0.987), PendingHit = 557 (0.00062)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 903934, Miss = 892195 (0.987), PendingHit = 619 (0.000685)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 942460, Miss = 908614 (0.964), PendingHit = 1082 (0.00115)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 899170, Miss = 887953 (0.988), PendingHit = 590 (0.000656)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 908150, Miss = 892889 (0.983), PendingHit = 797 (0.000878)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 921229, Miss = 905229 (0.983), PendingHit = 1120 (0.00122)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 907410, Miss = 893516 (0.985), PendingHit = 683 (0.000753)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 902847, Miss = 890831 (0.987), PendingHit = 752 (0.000833)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 905693, Miss = 891787 (0.985), PendingHit = 792 (0.000874)
L2 Cache Total Miss Rate = 0.983
Stream 1: L2 Cache Miss Rate = 0.952
Stream 2: L2 Cache Miss Rate = 0.999
Stream 3: L2 Cache Miss Rate = 0.975
Stream 1: Accesses  = 3671300
Stream 1: Misses  = 3495773
Stream 2: Accesses  = 3675138
Stream 2: Misses  = 3673103
Stream 3: Accesses  = 7240153
Stream 3: Misses  = 7061507
Stream 1+2: Accesses  = 7346438
Stream 1+2: Misses  = 7168876
Stream 1+2+3: Accesses  = 14586591
Stream 1+2+3: Misses  = 14230383
Total Accesses  = 10915291
MPKI-CORES
CORE_L2MPKI_0	89.807
CORE_L2MPKI_1	92.100
CORE_L2MPKI_2	91.767
CORE_L2MPKI_3	91.156
CORE_L2MPKI_4	91.997
CORE_L2MPKI_5	91.887
CORE_L2MPKI_6	90.018
CORE_L2MPKI_7	90.783
CORE_L2MPKI_8	91.437
CORE_L2MPKI_9	90.436
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	1.596
CORE_L2MPKI_21	1.596
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.596
CORE_L2MPKI_25	1.596
CORE_L2MPKI_26	1.596
CORE_L2MPKI_27	1.596
CORE_L2MPKI_28	1.596
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	1.596
CORE_L2MPKI_31	1.596
CORE_L2MPKI_32	1.596
CORE_L2MPKI_33	1.596
CORE_L2MPKI_34	1.596
CORE_L2MPKI_35	1.596
CORE_L2MPKI_36	1.596
CORE_L2MPKI_37	1.596
CORE_L2MPKI_38	1.596
CORE_L2MPKI_39	1.596
CORE_L2MPKI_40	1.596
CORE_L2MPKI_41	1.596
CORE_L2MPKI_42	1.596
CORE_L2MPKI_43	1.596
CORE_L2MPKI_44	1.596
CORE_L2MPKI_45	1.596
CORE_L2MPKI_46	1.596
CORE_L2MPKI_47	1.596
CORE_L2MPKI_48	1.596
CORE_L2MPKI_49	1.596
CORE_L2MPKI_50	1.596
CORE_L2MPKI_51	1.596
CORE_L2MPKI_52	1.596
CORE_L2MPKI_53	1.596
CORE_L2MPKI_54	1.596
CORE_L2MPKI_55	1.596
CORE_L2MPKI_56	1.596
CORE_L2MPKI_57	1.596
CORE_L2MPKI_58	1.596
CORE_L2MPKI_59	1.596
Avg_MPKI_Stream1= 46.367
Avg_MPKI_Stream2= 1.596
Avg_MPKI_Stream3= 1.596
MISSES-CORES
CORE_MISSES_0	152730
CORE_MISSES_1	162620
CORE_MISSES_2	159878
CORE_MISSES_3	164422
CORE_MISSES_4	165615
CORE_MISSES_5	167801
CORE_MISSES_6	157714
CORE_MISSES_7	166335
CORE_MISSES_8	157959
CORE_MISSES_9	158953
CORE_MISSES_10	183601
CORE_MISSES_11	188820
CORE_MISSES_12	191980
CORE_MISSES_13	184282
CORE_MISSES_14	190142
CORE_MISSES_15	186941
CORE_MISSES_16	191440
CORE_MISSES_17	189460
CORE_MISSES_18	188860
CORE_MISSES_19	186220
CORE_MISSES_20	188208
CORE_MISSES_21	186220
CORE_MISSES_22	190066
CORE_MISSES_23	188100
CORE_MISSES_24	186123
CORE_MISSES_25	182303
CORE_MISSES_26	187463
CORE_MISSES_27	187460
CORE_MISSES_28	187480
CORE_MISSES_29	184860
CORE_MISSES_30	181334
CORE_MISSES_31	179752
CORE_MISSES_32	182816
CORE_MISSES_33	179584
CORE_MISSES_34	181279
CORE_MISSES_35	181046
CORE_MISSES_36	179720
CORE_MISSES_37	179178
CORE_MISSES_38	179767
CORE_MISSES_39	180344
CORE_MISSES_40	178923
CORE_MISSES_41	178986
CORE_MISSES_42	176417
CORE_MISSES_43	176903
CORE_MISSES_44	179253
CORE_MISSES_45	177460
CORE_MISSES_46	177741
CORE_MISSES_47	181443
CORE_MISSES_48	180886
CORE_MISSES_49	172478
CORE_MISSES_50	178856
CORE_MISSES_51	178367
CORE_MISSES_52	175274
CORE_MISSES_53	179538
CORE_MISSES_54	176535
CORE_MISSES_55	179067
CORE_MISSES_56	181063
CORE_MISSES_57	181363
CORE_MISSES_58	177000
CORE_MISSES_59	178181
L2_MISSES = 10734610
L2_total_cache_accesses = 10915291
L2_total_cache_misses = 10734610
L2_total_cache_miss_rate = 0.9834
L2_total_cache_pending_hits = 9559
L2_total_cache_reservation_fails = 10281773
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 166420
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8968
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7086595
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6763947
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3647718
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3476387
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4646
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 588
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 296
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 41339
L2_cache_data_port_util = 0.030
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=34637071
icnt_total_pkts_simt_to_mem=27310233
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       1.4186
gpu_ipc_2 =     187.6771
gpu_ipc_3 =     269.8322
gpu_tot_sim_cycle_stream_1 = 13563047
gpu_tot_sim_cycle_stream_2 = 13561393
gpu_tot_sim_cycle_stream_3 = 13541578
gpu_sim_insn_1 = 19240064
gpu_sim_insn_2 = 2545162880
gpu_sim_insn_3 = 3653954304
gpu_sim_cycle = 13563048
gpu_sim_insn = 6218357248
gpu_ipc =     458.4779
gpu_tot_sim_cycle = 13563048
gpu_tot_sim_insn = 6218357248
gpu_tot_ipc =     458.4779
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 67230805
gpu_stall_icnt2sh    = 208320
gpu_total_sim_rate=252204

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 98277588
	L1I_total_cache_misses = 79279
	L1I_total_cache_miss_rate = 0.0008
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 123719
L1D_cache:
	L1D_cache_core[0]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 414
	L1D_cache_core[1]: Access = 198, Miss = 198, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 526
	L1D_cache_core[2]: Access = 198, Miss = 198, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 470
	L1D_cache_core[3]: Access = 202, Miss = 202, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 436
	L1D_cache_core[4]: Access = 206, Miss = 206, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 487
	L1D_cache_core[5]: Access = 206, Miss = 206, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 546
	L1D_cache_core[6]: Access = 198, Miss = 198, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[7]: Access = 206, Miss = 206, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 507
	L1D_cache_core[8]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 528
	L1D_cache_core[9]: Access = 200, Miss = 200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 566
	L1D_cache_core[10]: Access = 199220, Miss = 199220, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12218993
	L1D_cache_core[11]: Access = 205120, Miss = 205120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12150466
	L1D_cache_core[12]: Access = 206960, Miss = 206960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12217826
	L1D_cache_core[13]: Access = 199900, Miss = 199900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12206206
	L1D_cache_core[14]: Access = 205120, Miss = 205120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12197834
	L1D_cache_core[15]: Access = 201920, Miss = 201920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12188716
	L1D_cache_core[16]: Access = 207720, Miss = 207720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12208442
	L1D_cache_core[17]: Access = 205740, Miss = 205740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12271064
	L1D_cache_core[18]: Access = 204500, Miss = 204500, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12207753
	L1D_cache_core[19]: Access = 201200, Miss = 201200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12282226
	L1D_cache_core[20]: Access = 203820, Miss = 203820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12192766
	L1D_cache_core[21]: Access = 202480, Miss = 202480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12278588
	L1D_cache_core[22]: Access = 205680, Miss = 205680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12278436
	L1D_cache_core[23]: Access = 203080, Miss = 203080, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12177905
	L1D_cache_core[24]: Access = 201740, Miss = 201740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12286154
	L1D_cache_core[25]: Access = 198560, Miss = 198560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12203181
	L1D_cache_core[26]: Access = 203720, Miss = 203720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12260872
	L1D_cache_core[27]: Access = 203080, Miss = 203080, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12286592
	L1D_cache_core[28]: Access = 203100, Miss = 203100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12339016
	L1D_cache_core[29]: Access = 199840, Miss = 199840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12204569
	L1D_cache_core[30]: Access = 197718, Miss = 197718, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12114834
	L1D_cache_core[31]: Access = 195312, Miss = 195312, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12093783
	L1D_cache_core[32]: Access = 198397, Miss = 198397, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11946238
	L1D_cache_core[33]: Access = 194987, Miss = 194987, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12077901
	L1D_cache_core[34]: Access = 197762, Miss = 197762, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11997182
	L1D_cache_core[35]: Access = 196110, Miss = 196110, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12024464
	L1D_cache_core[36]: Access = 195814, Miss = 195814, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12034685
	L1D_cache_core[37]: Access = 195142, Miss = 195142, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11964166
	L1D_cache_core[38]: Access = 195005, Miss = 195005, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11988395
	L1D_cache_core[39]: Access = 195349, Miss = 195349, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11968914
	L1D_cache_core[40]: Access = 194614, Miss = 194614, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11987630
	L1D_cache_core[41]: Access = 194442, Miss = 194442, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12049458
	L1D_cache_core[42]: Access = 191712, Miss = 191712, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12010374
	L1D_cache_core[43]: Access = 192202, Miss = 192202, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12090137
	L1D_cache_core[44]: Access = 195414, Miss = 195414, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12123037
	L1D_cache_core[45]: Access = 191993, Miss = 191993, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11870754
	L1D_cache_core[46]: Access = 193075, Miss = 193075, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12001605
	L1D_cache_core[47]: Access = 196034, Miss = 196034, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11908884
	L1D_cache_core[48]: Access = 196527, Miss = 196527, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11987237
	L1D_cache_core[49]: Access = 187559, Miss = 187559, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11915531
	L1D_cache_core[50]: Access = 193863, Miss = 193863, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12095255
	L1D_cache_core[51]: Access = 194106, Miss = 194106, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12009516
	L1D_cache_core[52]: Access = 190467, Miss = 190467, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12054710
	L1D_cache_core[53]: Access = 194361, Miss = 194361, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11998862
	L1D_cache_core[54]: Access = 191916, Miss = 191916, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11946911
	L1D_cache_core[55]: Access = 194359, Miss = 194359, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11951203
	L1D_cache_core[56]: Access = 196806, Miss = 196806, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11876536
	L1D_cache_core[57]: Access = 196296, Miss = 196296, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11890670
	L1D_cache_core[58]: Access = 192076, Miss = 192076, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11849768
	L1D_cache_core[59]: Access = 193118, Miss = 193118, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12035039
	L1D_total_cache_accesses = 9897034
	L1D_total_cache_misses = 9897034
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 604526313
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.007
L1C_cache:
	L1C_total_cache_accesses = 490851
	L1C_total_cache_misses = 1120
	L1C_total_cache_miss_rate = 0.0023
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5939384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 488713380
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 489731
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3957650
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 115812933
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 98198309
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 79279
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 123719
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
2524, 1893, 2524, 1893, 2306, 1893, 2292, 1893, 2097, 1893, 2083, 1893, 1893, 1893, 1893, 1851, 1893, 1466, 1893, 1313, 1893, 1262, 1893, 1262, 1893, 1262, 1893, 1262, 1893, 1262, 1893, 1271, 
gpgpu_n_tot_thrd_icount = 6222309216
gpgpu_n_tot_w_icount = 194447163
gpgpu_n_stall_shd_mem = 740077095
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 7881821
gpgpu_n_mem_write_global = 3957549
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 191982240
gpgpu_n_store_insn = 126645088
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 15707232
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 740077095
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1110225571	W0_Idle:127169157	W0_Scoreboard:195723099	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:194447933
Warp Occupancy Distribution:
Stall:378701686	W0_Idle:82505007	W0_Scoreboard:40798442	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:40516785
Warp Occupancy Distribution:
Stall:367922601	W0_Idle:20069485	W0_Scoreboard:76429890	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:78099944
warp_utilization0: 0.119472
warp_utilization1: 0.074682
warp_utilization2: 0.143957
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 47514144 {8:5939268,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 538226664 {136:3957549,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 78226600 {40:1934767,72:3484,136:4302,}
traffic_breakdown_coretomem[INST_ACC_R] = 47120 {8:5890,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 807694208 {136:5938928,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 31658560 {8:3957320,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 78218560 {40:1934573,72:3482,136:4301,}
traffic_breakdown_memtocore[INST_ACC_R] = 801040 {136:5890,}
maxmrqlatency = 1315 
maxdqlatency = 0 
maxmflatency = 7368 
averagemflatency = 1449 
averagemflatency_1 = 1323 
averagemflatency_2= 1503 
averagemflatency_3 = 1524 
averagemrqlatency_1 = 62 
averagemrqlatency_2 = 74 
averagemrqlatency_3 = 73 
max_icnt2mem_latency = 6968 
max_icnt2sh_latency = 13563047 
mrq_lat_table:4779800 	142940 	239301 	542005 	1608275 	2769159 	3717012 	2835358 	707775 	12307 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	28870 	248297 	2557419 	7274346 	1725898 	3834 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	45836 	60972 	233042 	431933 	593687 	1639037 	4542321 	3996830 	299984 	1390 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	6895910 	978050 	7092 	292 	0 	0 	0 	0 	0 	1418 	2404 	5109 	9655 	19265 	41529 	82620 	162155 	314404 	624851 	1204708 	1489202 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	43 	1020 	26061 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        30        26        26        28        30        24        30        20        32        28        24        30        32 
dram[1]:        30        32        32        22        20        22        28        24        20        28        18        28        18        26        34        34 
dram[2]:        32        32        28        20        24        24        24        26        18        20        30        18        22        30        32        24 
dram[3]:        30        32        40        22        22        22        26        26        16        36        30        22        20        18        30        18 
dram[4]:        32        38        22        40        24        20        28        20        22        18        20        32        20        34        32        28 
dram[5]:        32        40        22        22        24        24        24        18        22        26        22        28        28        34        32        22 
maximum service time to same row:
dram[0]:      1304      1323      1407      1814      2419      2232      1729      1821      2207      2298      1822      1830      1797      2117      1916      2281 
dram[1]:      1144      1377      1201      1149      2161      1729      1735      1725      1986      2117      1819      1709      1800      1885      2323      1862 
dram[2]:      1122      1367      1259      1319      1704      2753      1699      1707      2509      2040      1760      1735      1747      1740      1979      2125 
dram[3]:      1349      1281      1710      1316      1704      1784      1697      1720      2226      1898      1758      1732      1797      1745      1970      2163 
dram[4]:      1183      1335      1199      1491      2086      1774      1710      1738      2143      2125      1719      1732      1709      1764      2141      1857 
dram[5]:      1516      1283      1412      1238      1691      1766      1710      1755      1887      1863      1713      1737      1707      1769      1934      1832 
average row accesses per activate:
dram[0]:  1.336622  1.345214  1.350938  1.355548  1.342047  1.348562  1.345439  1.349312  1.335863  1.344455  1.341648  1.344410  1.341373  1.349926  1.344370  1.350753 
dram[1]:  1.344445  1.352155  1.349057  1.353888  1.345157  1.345162  1.344069  1.347615  1.336855  1.338176  1.342697  1.345497  1.345553  1.345131  1.346114  1.347169 
dram[2]:  1.345973  1.344491  1.354766  1.351052  1.344630  1.332723  1.348345  1.344466  1.340773  1.339808  1.342990  1.339930  1.344538  1.340354  1.350730  1.342936 
dram[3]:  1.352745  1.349326  1.349589  1.351365  1.345949  1.339731  1.347120  1.341962  1.340030  1.338568  1.339505  1.343091  1.343178  1.346771  1.344806  1.341652 
dram[4]:  1.342880  1.352041  1.346769  1.355520  1.344605  1.343879  1.344368  1.351129  1.339797  1.346736  1.328512  1.343942  1.343293  1.348642  1.342594  1.345056 
dram[5]:  1.345235  1.348299  1.347046  1.349688  1.345502  1.343878  1.346987  1.342134  1.338326  1.342073  1.340625  1.346153  1.341475  1.348348  1.347292  1.343445 
average row locality = 17353954/12903776 = 1.344874
average row locality_1 = 6376656/5342774 = 1.193510
average row locality_2 = 5592093/3861721 = 1.448083
average row locality_3 = 5385205/3699281 = 1.455744
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    123751    120809    120149    118705    122485    120521    123048    121892    123378    120554    122301    121404    123036    120875    122319    120928 
dram[1]:    120090    118507    119601    118445    120531    120457    121478    121254    121922    121383    120943    120628    120820    121059    120997    120850 
dram[2]:    120620    121600    118755    120448    121909    126725    121504    124092    121602    121939    121275    122843    122057    124071    120362    123544 
dram[3]:    118196    119110    119437    119186    120411    122577    120892    123059    120716    121533    121568    120658    121187    120401    121303    122340 
dram[4]:    121821    119925    121131    118931    121905    122738    123274    121576    122020    120721    126734    121565    122225    121293    122777    122903 
dram[5]:    119874    119276    119967    119510    120353    121720    121091    123152    121510    121054    121139    120154    121942    120232    120721    123046 
total reads: 11647320
bank skew: 126734/118196 = 1.07
chip skew: 1953346/1928965 = 1.01
number of total write accesses:
dram[0]:     61855     58925     58244     56726     60597     58628     61148     60006     61460     58643     60420     59517     61156     59007     60444     59054 
dram[1]:     58209     56639     57714     56503     58665     58584     59591     59384     60045     59509     59110     58795     58958     59207     59145     59000 
dram[2]:     58713     59714     56839     58490     60010     64841     59603     62212     59688     60035     59386     60979     60175     62206     58479     61671 
dram[3]:     56304     57252     57537     57255     58538     60724     58997     61196     58832     59665     59726     58834     59312     58558     59451     60500 
dram[4]:     59917     58030     59232     57025     60012     60852     61375     59687     60117     58804     64848     59683     60352     59421     60906     61038 
dram[5]:     57989     57401     58030     57626     58471     59856     59210     61280     59628     59177     59294     58328     60082     58381     58873     61195 
total reads: 5706730
bank skew: 64848/56304 = 1.15
chip skew: 963041/939058 = 1.03
average mf latency per bank:
dram[0]:       1012       942      1018       952      1021       956      1023       962      1004       941      1012       944      1015       954      1026       963
dram[1]:        916       911       923       919       931       919       931       925       910       905       919       912       923       916       933       925
dram[2]:        981      1127       996      1132       993      1297      1000      1140       980      1124       986      1126       991      1135      1003      1145
dram[3]:        925       975       926       982       933       990       937       986       920       969       922       976       929       982       937       995
dram[4]:       1032      1030      1034      1036      1040      1038      1047      1043      1030      1026      1039      1027      1036      1035      1046      1047
dram[5]:        941       965       948       969       951       976       956       979       938       961       943       968       947       974       959       984
maximum mf latency per bank:
dram[0]:       5552      4817      4745      5671      5253      5550      6080      4980      6287      4695      5953      6061      6229      4949      5812      5589
dram[1]:       5333      5168      5592      5266      5420      5751      6076      5026      5801      5332      4655      5235      5587      5776      5780      5532
dram[2]:       6097      6353      5130      6141      6012      7248      5936      6253      5735      6846      5571      7368      5884      7154      5220      6572
dram[3]:       5363      5446      5355      5869      5084      4622      5703      5853      5195      5232      5286      6150      6077      5146      4727      5563
dram[4]:       6237      5378      5645      4857      5167      5898      5298      5682      5428      5608      5891      4685      6376      5334      5779      5554
dram[5]:       4492      5509      4962      5545      4769      5882      5644      5720      5348      5385      4631      5057      5778      5254      5044      5322
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17903223 n_nop=7785161 n_act=2157082 n_pre=2157068 n_req=2605840 n_req_1=296731 n_req_2=947922 n_req_3=1361187 n_rd=3892266 n_write=1911646 bw_util=0.5822 bw_util_1=0.0663 bw_util_2=0.2118 bw_util_3=0.3041 blp=10.103099 blp_1= 1.780249 blp_2= 3.554293 blp_3= 4.854596
 n_activity=17888986 dram_eff=0.5827 dram_eff_1=0.06635 dram_eff_2=0.212 dram_eff_3=0.3044
bk0: 247500a 7242706i bk1: 241618a 7313813i bk2: 240294a 7205336i bk3: 237410a 7162358i bk4: 244968a 6411892i bk5: 241038a 6374714i bk6: 246094a 5801847i bk7: 243784a 5639289i bk8: 246756a 7257400i bk9: 241108a 7352380i bk10: 244596a 6910402i bk11: 242804a 6760924i bk12: 246070a 6328340i bk13: 241744a 6360902i bk14: 244636a 5874356i bk15: 241846a 5788987i 
bw_dist = 0.066	0.212	0.304	0.417	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.417
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17903223 n_nop=7904127 n_act=2131558 n_pre=2131544 n_req=2588443 n_req_1=280082 n_req_2=947912 n_req_3=1360449 n_rd=3857896 n_write=1878098 bw_util=0.5783 bw_util_1=0.06258 bw_util_2=0.2118 bw_util_3=0.304 blp=9.876009 blp_1= 1.758119 blp_2= 3.543914 blp_3= 4.810261
 n_activity=17868256 dram_eff=0.5794 dram_eff_1=0.0627 dram_eff_2=0.2122 dram_eff_3=0.3045
bk0: 240179a 7816309i bk1: 237014a 7752982i bk2: 239196a 7398957i bk3: 236890a 7308545i bk4: 241056a 6791906i bk5: 240914a 6545510i bk6: 242956a 6162862i bk7: 242507a 5912179i bk8: 243842a 7563746i bk9: 242764a 7318359i bk10: 241886a 7176042i bk11: 241252a 7017029i bk12: 241638a 6751425i bk13: 242116a 6460751i bk14: 241992a 6192718i bk15: 241694a 5981581i 
bw_dist = 0.063	0.212	0.304	0.420	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.8588
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17903223 n_nop=7731260 n_act=2169629 n_pre=2169617 n_req=2612994 n_req_1=303983 n_req_2=947924 n_req_3=1361087 n_rd=3906657 n_write=1926060 bw_util=0.5838 bw_util_1=0.06792 bw_util_2=0.2118 bw_util_3=0.3041 blp=10.201543 blp_1= 1.813421 blp_2= 3.586117 blp_3= 4.872338
 n_activity=17896453 dram_eff=0.584 dram_eff_1=0.06794 dram_eff_2=0.2119 dram_eff_3=0.3042
bk0: 241238a 7614551i bk1: 243198a 7197904i bk2: 237508a 7323089i bk3: 240892a 6874834i bk4: 243818a 6434472i bk5: 253446a 5488701i bk6: 243008a 5949480i bk7: 248182a 5285070i bk8: 243204a 7453013i bk9: 243876a 7125949i bk10: 242546a 6975171i bk11: 245684a 6520340i bk12: 244114a 6389991i bk13: 248142a 5840590i bk14: 240714a 6082382i bk15: 247087a 5352482i 
bw_dist = 0.068	0.212	0.304	0.416	0.000
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.6893
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17903223 n_nop=7876210 n_act=2138284 n_pre=2138272 n_req=2591986 n_req_1=283771 n_req_2=947925 n_req_3=1360290 n_rd=3865110 n_write=1885347 bw_util=0.5791 bw_util_1=0.0634 bw_util_2=0.2118 bw_util_3=0.3039 blp=9.937222 blp_1= 1.769042 blp_2= 3.556994 blp_3= 4.815676
 n_activity=17871446 dram_eff=0.5801 dram_eff_1=0.06351 dram_eff_2=0.2122 dram_eff_3=0.3045
bk0: 236384a 8018304i bk1: 238218a 7643456i bk2: 238872a 7379656i bk3: 238372a 7184216i bk4: 240820a 6787028i bk5: 245146a 6225323i bk6: 241782a 6170405i bk7: 246114a 5622865i bk8: 241430a 7655721i bk9: 243066a 7301480i bk10: 243136a 7079987i bk11: 241316a 6947704i bk12: 242372a 6663868i bk13: 240800a 6505159i bk14: 242606a 6134545i bk15: 244676a 5683836i 
bw_dist = 0.063	0.212	0.304	0.419	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.0084
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17903223 n_nop=7745852 n_act=2165882 n_pre=2165866 n_req=2611201 n_req_1=302240 n_req_2=947918 n_req_3=1361043 n_rd=3903042 n_write=1922581 bw_util=0.5834 bw_util_1=0.06753 bw_util_2=0.2118 bw_util_3=0.3041 blp=10.174046 blp_1= 1.799226 blp_2= 3.571599 blp_3= 4.863989
 n_activity=17893593 dram_eff=0.5837 dram_eff_1=0.06756 dram_eff_2=0.2119 dram_eff_3=0.3042
bk0: 243638a 7458304i bk1: 239848a 7440351i bk2: 242262a 7063344i bk3: 237860a 7101341i bk4: 243808a 6452902i bk5: 245476a 6054874i bk6: 246546a 5719178i bk7: 243148a 5659237i bk8: 244038a 7424484i bk9: 241438a 7279449i bk10: 253468a 6279560i bk11: 243130a 6703352i bk12: 244446a 6380465i bk13: 242584a 6209403i bk14: 245554a 5775619i bk15: 245798a 5440062i 
bw_dist = 0.068	0.212	0.304	0.416	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.5997
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17903223 n_nop=7861515 n_act=2141327 n_pre=2141311 n_req=2594211 n_req_1=285866 n_req_2=947930 n_req_3=1360415 n_rd=3869440 n_write=1889630 bw_util=0.5796 bw_util_1=0.06387 bw_util_2=0.2118 bw_util_3=0.3039 blp=9.967255 blp_1= 1.767753 blp_2= 3.560781 blp_3= 4.824663
 n_activity=17873274 dram_eff=0.5806 dram_eff_1=0.06398 dram_eff_2=0.2121 dram_eff_3=0.3045
bk0: 239746a 7777003i bk1: 238550a 7596082i bk2: 239930a 7283071i bk3: 239014a 7108337i bk4: 240706a 6745289i bk5: 243436a 6312227i bk6: 242182a 6133001i bk7: 246304a 5570282i bk8: 243018a 7565550i bk9: 242108a 7362569i bk10: 242274a 7108146i bk11: 240306a 6998896i bk12: 243880a 6538813i bk13: 240462a 6529614i bk14: 241440a 6224917i bk15: 246084a 5584358i 
bw_dist = 0.064	0.212	0.304	0.419	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.0806

========= L2 cache stats =========
L2_cache_bank[0]: Access = 997594, Miss = 980479, Miss_rate = 0.983, Pending_hits = 1321, Reservation_fails = 993222
L2_cache_bank[1]: Access = 979557, Miss = 965708, Miss_rate = 0.986, Pending_hits = 792, Reservation_fails = 989072
L2_cache_bank[2]: Access = 979479, Miss = 966401, Miss_rate = 0.987, Pending_hits = 680, Reservation_fails = 844047
L2_cache_bank[3]: Access = 975547, Miss = 962602, Miss_rate = 0.987, Pending_hits = 641, Reservation_fails = 934660
L2_cache_bank[4]: Access = 980826, Miss = 968100, Miss_rate = 0.987, Pending_hits = 684, Reservation_fails = 654009
L2_cache_bank[5]: Access = 1021691, Miss = 985283, Miss_rate = 0.964, Pending_hits = 1223, Reservation_fails = 1134861
L2_cache_bank[6]: Access = 975858, Miss = 963726, Miss_rate = 0.988, Pending_hits = 658, Reservation_fails = 791755
L2_cache_bank[7]: Access = 986126, Miss = 968884, Miss_rate = 0.983, Pending_hits = 926, Reservation_fails = 1049457
L2_cache_bank[8]: Access = 999072, Miss = 981904, Miss_rate = 0.983, Pending_hits = 1204, Reservation_fails = 921954
L2_cache_bank[9]: Access = 985459, Miss = 969668, Miss_rate = 0.984, Pending_hits = 781, Reservation_fails = 924667
L2_cache_bank[10]: Access = 979712, Miss = 966619, Miss_rate = 0.987, Pending_hits = 837, Reservation_fails = 835339
L2_cache_bank[11]: Access = 983952, Miss = 968164, Miss_rate = 0.984, Pending_hits = 906, Reservation_fails = 1022351
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 997594, Miss = 980479 (0.983), PendingHit = 1321 (0.00132)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 979557, Miss = 965708 (0.986), PendingHit = 792 (0.000809)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 979479, Miss = 966401 (0.987), PendingHit = 680 (0.000694)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 975547, Miss = 962602 (0.987), PendingHit = 641 (0.000657)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 980826, Miss = 968100 (0.987), PendingHit = 684 (0.000697)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 1021691, Miss = 985283 (0.964), PendingHit = 1223 (0.0012)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 975858, Miss = 963726 (0.988), PendingHit = 658 (0.000674)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 986126, Miss = 968884 (0.983), PendingHit = 926 (0.000939)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 999072, Miss = 981904 (0.983), PendingHit = 1204 (0.00121)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 985459, Miss = 969668 (0.984), PendingHit = 781 (0.000793)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 979712, Miss = 966619 (0.987), PendingHit = 837 (0.000854)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 983952, Miss = 968164 (0.984), PendingHit = 906 (0.000921)
L2 Cache Total Miss Rate = 0.983
Stream 1: L2 Cache Miss Rate = 0.952
Stream 2: L2 Cache Miss Rate = 0.999
Stream 3: L2 Cache Miss Rate = 0.975
Stream 1: Accesses  = 3981976
Stream 1: Misses  = 3790133
Stream 2: Accesses  = 3988870
Stream 2: Misses  = 3986668
Stream 3: Accesses  = 7856003
Stream 3: Misses  = 7660870
Stream 1+2: Accesses  = 7970846
Stream 1+2: Misses  = 7776801
Stream 1+2+3: Accesses  = 15826849
Stream 1+2+3: Misses  = 15437671
Total Accesses  = 11844873
MPKI-CORES
CORE_L2MPKI_0	90.057
CORE_L2MPKI_1	92.306
CORE_L2MPKI_2	91.099
CORE_L2MPKI_3	91.092
CORE_L2MPKI_4	91.982
CORE_L2MPKI_5	91.834
CORE_L2MPKI_6	89.690
CORE_L2MPKI_7	90.923
CORE_L2MPKI_8	91.564
CORE_L2MPKI_9	90.360
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	1.596
CORE_L2MPKI_21	1.596
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.596
CORE_L2MPKI_25	1.596
CORE_L2MPKI_26	1.596
CORE_L2MPKI_27	1.596
CORE_L2MPKI_28	1.596
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	1.596
CORE_L2MPKI_31	1.596
CORE_L2MPKI_32	1.596
CORE_L2MPKI_33	1.596
CORE_L2MPKI_34	1.596
CORE_L2MPKI_35	1.596
CORE_L2MPKI_36	1.596
CORE_L2MPKI_37	1.596
CORE_L2MPKI_38	1.596
CORE_L2MPKI_39	1.596
CORE_L2MPKI_40	1.596
CORE_L2MPKI_41	1.596
CORE_L2MPKI_42	1.596
CORE_L2MPKI_43	1.596
CORE_L2MPKI_44	1.596
CORE_L2MPKI_45	1.596
CORE_L2MPKI_46	1.596
CORE_L2MPKI_47	1.596
CORE_L2MPKI_48	1.596
CORE_L2MPKI_49	1.596
CORE_L2MPKI_50	1.596
CORE_L2MPKI_51	1.596
CORE_L2MPKI_52	1.596
CORE_L2MPKI_53	1.596
CORE_L2MPKI_54	1.596
CORE_L2MPKI_55	1.596
CORE_L2MPKI_56	1.596
CORE_L2MPKI_57	1.596
CORE_L2MPKI_58	1.596
CORE_L2MPKI_59	1.596
Avg_MPKI_Stream1= 46.343
Avg_MPKI_Stream2= 1.596
Avg_MPKI_Stream3= 1.596
MISSES-CORES
CORE_MISSES_0	167223
CORE_MISSES_1	177299
CORE_MISSES_2	172379
CORE_MISSES_3	178095
CORE_MISSES_4	180167
CORE_MISSES_5	180844
CORE_MISSES_6	170528
CORE_MISSES_7	180853
CORE_MISSES_8	172252
CORE_MISSES_9	173087
CORE_MISSES_10	199221
CORE_MISSES_11	205120
CORE_MISSES_12	206960
CORE_MISSES_13	199902
CORE_MISSES_14	205122
CORE_MISSES_15	201921
CORE_MISSES_16	207720
CORE_MISSES_17	205740
CORE_MISSES_18	204500
CORE_MISSES_19	201200
CORE_MISSES_20	203829
CORE_MISSES_21	202480
CORE_MISSES_22	205686
CORE_MISSES_23	203080
CORE_MISSES_24	201744
CORE_MISSES_25	198563
CORE_MISSES_26	203723
CORE_MISSES_27	203080
CORE_MISSES_28	203100
CORE_MISSES_29	199840
CORE_MISSES_30	197701
CORE_MISSES_31	195312
CORE_MISSES_32	198387
CORE_MISSES_33	194980
CORE_MISSES_34	197762
CORE_MISSES_35	196108
CORE_MISSES_36	195810
CORE_MISSES_37	195143
CORE_MISSES_38	194992
CORE_MISSES_39	195348
CORE_MISSES_40	194626
CORE_MISSES_41	194445
CORE_MISSES_42	191690
CORE_MISSES_43	192196
CORE_MISSES_44	195408
CORE_MISSES_45	191989
CORE_MISSES_46	193076
CORE_MISSES_47	196024
CORE_MISSES_48	196514
CORE_MISSES_49	187547
CORE_MISSES_50	193852
CORE_MISSES_51	194088
CORE_MISSES_52	190460
CORE_MISSES_53	194342
CORE_MISSES_54	191899
CORE_MISSES_55	194341
CORE_MISSES_56	196795
CORE_MISSES_57	196285
CORE_MISSES_58	192058
CORE_MISSES_59	193102
L2_MISSES = 11647538
L2_total_cache_accesses = 11844873
L2_total_cache_misses = 11647538
L2_total_cache_miss_rate = 0.9833
L2_total_cache_pending_hits = 10653
L2_total_cache_reservation_fails = 11095394
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 181681
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 10023
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7689792
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7297077
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3957427
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3754512
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4945
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 627
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 318
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 43705
L2_cache_data_port_util = 0.030
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=37582687
icnt_total_pkts_simt_to_mem=29634459
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       1.4186
gpu_ipc_2 =     187.6771
gpu_ipc_3 =     269.8322
gpu_tot_sim_cycle_stream_1 = 13563047
gpu_tot_sim_cycle_stream_2 = 13561393
gpu_tot_sim_cycle_stream_3 = 13541578
gpu_sim_insn_1 = 19240064
gpu_sim_insn_2 = 2545162880
gpu_sim_insn_3 = 3653954304
gpu_sim_cycle = 13563048
gpu_sim_insn = 6218357248
gpu_ipc =     458.4779
gpu_tot_sim_cycle = 13563048
gpu_tot_sim_insn = 6218357248
gpu_tot_ipc =     458.4779
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 67230805
gpu_stall_icnt2sh    = 208320
gpu_total_sim_rate=252204

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 98277588
	L1I_total_cache_misses = 79279
	L1I_total_cache_miss_rate = 0.0008
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 123719
L1D_cache:
	L1D_cache_core[0]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 414
	L1D_cache_core[1]: Access = 198, Miss = 198, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 526
	L1D_cache_core[2]: Access = 198, Miss = 198, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 470
	L1D_cache_core[3]: Access = 202, Miss = 202, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 436
	L1D_cache_core[4]: Access = 206, Miss = 206, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 487
	L1D_cache_core[5]: Access = 206, Miss = 206, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 546
	L1D_cache_core[6]: Access = 198, Miss = 198, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[7]: Access = 206, Miss = 206, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 507
	L1D_cache_core[8]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 528
	L1D_cache_core[9]: Access = 200, Miss = 200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 566
	L1D_cache_core[10]: Access = 199220, Miss = 199220, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12218993
	L1D_cache_core[11]: Access = 205120, Miss = 205120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12150466
	L1D_cache_core[12]: Access = 206960, Miss = 206960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12217826
	L1D_cache_core[13]: Access = 199900, Miss = 199900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12206206
	L1D_cache_core[14]: Access = 205120, Miss = 205120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12197834
	L1D_cache_core[15]: Access = 201920, Miss = 201920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12188716
	L1D_cache_core[16]: Access = 207720, Miss = 207720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12208442
	L1D_cache_core[17]: Access = 205740, Miss = 205740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12271064
	L1D_cache_core[18]: Access = 204500, Miss = 204500, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12207753
	L1D_cache_core[19]: Access = 201200, Miss = 201200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12282226
	L1D_cache_core[20]: Access = 203820, Miss = 203820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12192766
	L1D_cache_core[21]: Access = 202480, Miss = 202480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12278588
	L1D_cache_core[22]: Access = 205680, Miss = 205680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12278436
	L1D_cache_core[23]: Access = 203080, Miss = 203080, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12177905
	L1D_cache_core[24]: Access = 201740, Miss = 201740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12286154
	L1D_cache_core[25]: Access = 198560, Miss = 198560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12203181
	L1D_cache_core[26]: Access = 203720, Miss = 203720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12260872
	L1D_cache_core[27]: Access = 203080, Miss = 203080, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12286592
	L1D_cache_core[28]: Access = 203100, Miss = 203100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12339016
	L1D_cache_core[29]: Access = 199840, Miss = 199840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12204569
	L1D_cache_core[30]: Access = 197718, Miss = 197718, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12114834
	L1D_cache_core[31]: Access = 195312, Miss = 195312, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12093783
	L1D_cache_core[32]: Access = 198397, Miss = 198397, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11946238
	L1D_cache_core[33]: Access = 194987, Miss = 194987, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12077901
	L1D_cache_core[34]: Access = 197762, Miss = 197762, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11997182
	L1D_cache_core[35]: Access = 196110, Miss = 196110, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12024464
	L1D_cache_core[36]: Access = 195814, Miss = 195814, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12034685
	L1D_cache_core[37]: Access = 195142, Miss = 195142, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11964166
	L1D_cache_core[38]: Access = 195005, Miss = 195005, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11988395
	L1D_cache_core[39]: Access = 195349, Miss = 195349, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11968914
	L1D_cache_core[40]: Access = 194614, Miss = 194614, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11987630
	L1D_cache_core[41]: Access = 194442, Miss = 194442, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12049458
	L1D_cache_core[42]: Access = 191712, Miss = 191712, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12010374
	L1D_cache_core[43]: Access = 192202, Miss = 192202, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12090137
	L1D_cache_core[44]: Access = 195414, Miss = 195414, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12123037
	L1D_cache_core[45]: Access = 191993, Miss = 191993, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11870754
	L1D_cache_core[46]: Access = 193075, Miss = 193075, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12001605
	L1D_cache_core[47]: Access = 196034, Miss = 196034, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11908884
	L1D_cache_core[48]: Access = 196527, Miss = 196527, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11987237
	L1D_cache_core[49]: Access = 187559, Miss = 187559, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11915531
	L1D_cache_core[50]: Access = 193863, Miss = 193863, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12095255
	L1D_cache_core[51]: Access = 194106, Miss = 194106, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12009516
	L1D_cache_core[52]: Access = 190467, Miss = 190467, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12054710
	L1D_cache_core[53]: Access = 194361, Miss = 194361, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11998862
	L1D_cache_core[54]: Access = 191916, Miss = 191916, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11946911
	L1D_cache_core[55]: Access = 194359, Miss = 194359, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11951203
	L1D_cache_core[56]: Access = 196806, Miss = 196806, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11876536
	L1D_cache_core[57]: Access = 196296, Miss = 196296, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11890670
	L1D_cache_core[58]: Access = 192076, Miss = 192076, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11849768
	L1D_cache_core[59]: Access = 193118, Miss = 193118, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12035039
	L1D_total_cache_accesses = 9897034
	L1D_total_cache_misses = 9897034
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 604526313
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.007
L1C_cache:
	L1C_total_cache_accesses = 490851
	L1C_total_cache_misses = 1120
	L1C_total_cache_miss_rate = 0.0023
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5939384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 488713380
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 489731
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3957650
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 115812933
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 98198309
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 79279
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 123719
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
2524, 1893, 2524, 1893, 2306, 1893, 2292, 1893, 2097, 1893, 2083, 1893, 1893, 1893, 1893, 1851, 1893, 1466, 1893, 1313, 1893, 1262, 1893, 1262, 1893, 1262, 1893, 1262, 1893, 1262, 1893, 1271, 
gpgpu_n_tot_thrd_icount = 6222309216
gpgpu_n_tot_w_icount = 194447163
gpgpu_n_stall_shd_mem = 740077095
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 7881821
gpgpu_n_mem_write_global = 3957549
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 191982240
gpgpu_n_store_insn = 126645088
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 15707232
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 740077095
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1110225571	W0_Idle:127169157	W0_Scoreboard:195723099	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:194447933
Warp Occupancy Distribution:
Stall:378701686	W0_Idle:82505007	W0_Scoreboard:40798442	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:40516785
Warp Occupancy Distribution:
Stall:367922601	W0_Idle:20069485	W0_Scoreboard:76429890	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:78099944
warp_utilization0: 0.119472
warp_utilization1: 0.074682
warp_utilization2: 0.143957
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 47514144 {8:5939268,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 538226664 {136:3957549,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 78226600 {40:1934767,72:3484,136:4302,}
traffic_breakdown_coretomem[INST_ACC_R] = 47120 {8:5890,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 807694208 {136:5938928,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 31658560 {8:3957320,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 78218560 {40:1934573,72:3482,136:4301,}
traffic_breakdown_memtocore[INST_ACC_R] = 801040 {136:5890,}
maxmrqlatency = 1315 
maxdqlatency = 0 
maxmflatency = 7368 
averagemflatency = 1449 
averagemflatency_1 = 1323 
averagemflatency_2= 1503 
averagemflatency_3 = 1524 
averagemrqlatency_1 = 62 
averagemrqlatency_2 = 74 
averagemrqlatency_3 = 73 
max_icnt2mem_latency = 6968 
max_icnt2sh_latency = 13563047 
mrq_lat_table:4779800 	142940 	239301 	542005 	1608275 	2769159 	3717012 	2835358 	707775 	12307 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	28870 	248297 	2557419 	7274346 	1725898 	3834 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	45836 	60972 	233042 	431933 	593687 	1639037 	4542321 	3996830 	299984 	1390 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	6895910 	978050 	7092 	292 	0 	0 	0 	0 	0 	1418 	2404 	5109 	9655 	19265 	41529 	82620 	162155 	314404 	624851 	1204708 	1489202 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	43 	1020 	26061 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        30        26        26        28        30        24        30        20        32        28        24        30        32 
dram[1]:        30        32        32        22        20        22        28        24        20        28        18        28        18        26        34        34 
dram[2]:        32        32        28        20        24        24        24        26        18        20        30        18        22        30        32        24 
dram[3]:        30        32        40        22        22        22        26        26        16        36        30        22        20        18        30        18 
dram[4]:        32        38        22        40        24        20        28        20        22        18        20        32        20        34        32        28 
dram[5]:        32        40        22        22        24        24        24        18        22        26        22        28        28        34        32        22 
maximum service time to same row:
dram[0]:      1304      1323      1407      1814      2419      2232      1729      1821      2207      2298      1822      1830      1797      2117      1916      2281 
dram[1]:      1144      1377      1201      1149      2161      1729      1735      1725      1986      2117      1819      1709      1800      1885      2323      1862 
dram[2]:      1122      1367      1259      1319      1704      2753      1699      1707      2509      2040      1760      1735      1747      1740      1979      2125 
dram[3]:      1349      1281      1710      1316      1704      1784      1697      1720      2226      1898      1758      1732      1797      1745      1970      2163 
dram[4]:      1183      1335      1199      1491      2086      1774      1710      1738      2143      2125      1719      1732      1709      1764      2141      1857 
dram[5]:      1516      1283      1412      1238      1691      1766      1710      1755      1887      1863      1713      1737      1707      1769      1934      1832 
average row accesses per activate:
dram[0]:  1.336622  1.345214  1.350938  1.355548  1.342047  1.348562  1.345439  1.349312  1.335863  1.344455  1.341648  1.344410  1.341373  1.349926  1.344370  1.350753 
dram[1]:  1.344445  1.352155  1.349057  1.353888  1.345157  1.345162  1.344069  1.347615  1.336855  1.338176  1.342697  1.345497  1.345553  1.345131  1.346114  1.347169 
dram[2]:  1.345973  1.344491  1.354766  1.351052  1.344630  1.332723  1.348345  1.344466  1.340773  1.339808  1.342990  1.339930  1.344538  1.340354  1.350730  1.342936 
dram[3]:  1.352745  1.349326  1.349589  1.351365  1.345949  1.339731  1.347120  1.341962  1.340030  1.338568  1.339505  1.343091  1.343178  1.346771  1.344806  1.341652 
dram[4]:  1.342880  1.352041  1.346769  1.355520  1.344605  1.343879  1.344368  1.351129  1.339797  1.346736  1.328512  1.343942  1.343293  1.348642  1.342594  1.345056 
dram[5]:  1.345235  1.348299  1.347046  1.349688  1.345502  1.343878  1.346987  1.342134  1.338326  1.342073  1.340625  1.346153  1.341475  1.348348  1.347292  1.343445 
average row locality = 17353954/12903776 = 1.344874
average row locality_1 = 6376656/5342774 = 1.193510
average row locality_2 = 5592093/3861721 = 1.448083
average row locality_3 = 5385205/3699281 = 1.455744
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    123751    120809    120149    118705    122485    120521    123048    121892    123378    120554    122301    121404    123036    120875    122319    120928 
dram[1]:    120090    118507    119601    118445    120531    120457    121478    121254    121922    121383    120943    120628    120820    121059    120997    120850 
dram[2]:    120620    121600    118755    120448    121909    126725    121504    124092    121602    121939    121275    122843    122057    124071    120362    123544 
dram[3]:    118196    119110    119437    119186    120411    122577    120892    123059    120716    121533    121568    120658    121187    120401    121303    122340 
dram[4]:    121821    119925    121131    118931    121905    122738    123274    121576    122020    120721    126734    121565    122225    121293    122777    122903 
dram[5]:    119874    119276    119967    119510    120353    121720    121091    123152    121510    121054    121139    120154    121942    120232    120721    123046 
total reads: 11647320
bank skew: 126734/118196 = 1.07
chip skew: 1953346/1928965 = 1.01
number of total write accesses:
dram[0]:     61855     58925     58244     56726     60597     58628     61148     60006     61460     58643     60420     59517     61156     59007     60444     59054 
dram[1]:     58209     56639     57714     56503     58665     58584     59591     59384     60045     59509     59110     58795     58958     59207     59145     59000 
dram[2]:     58713     59714     56839     58490     60010     64841     59603     62212     59688     60035     59386     60979     60175     62206     58479     61671 
dram[3]:     56304     57252     57537     57255     58538     60724     58997     61196     58832     59665     59726     58834     59312     58558     59451     60500 
dram[4]:     59917     58030     59232     57025     60012     60852     61375     59687     60117     58804     64848     59683     60352     59421     60906     61038 
dram[5]:     57989     57401     58030     57626     58471     59856     59210     61280     59628     59177     59294     58328     60082     58381     58873     61195 
total reads: 5706730
bank skew: 64848/56304 = 1.15
chip skew: 963041/939058 = 1.03
average mf latency per bank:
dram[0]:       1012       942      1018       952      1021       956      1023       962      1004       941      1012       944      1015       954      1026       963
dram[1]:        916       911       923       919       931       919       931       925       910       905       919       912       923       916       933       925
dram[2]:        981      1127       996      1132       993      1297      1000      1140       980      1124       986      1126       991      1135      1003      1145
dram[3]:        925       975       926       982       933       990       937       986       920       969       922       976       929       982       937       995
dram[4]:       1032      1030      1034      1036      1040      1038      1047      1043      1030      1026      1039      1027      1036      1035      1046      1047
dram[5]:        941       965       948       969       951       976       956       979       938       961       943       968       947       974       959       984
maximum mf latency per bank:
dram[0]:       5552      4817      4745      5671      5253      5550      6080      4980      6287      4695      5953      6061      6229      4949      5812      5589
dram[1]:       5333      5168      5592      5266      5420      5751      6076      5026      5801      5332      4655      5235      5587      5776      5780      5532
dram[2]:       6097      6353      5130      6141      6012      7248      5936      6253      5735      6846      5571      7368      5884      7154      5220      6572
dram[3]:       5363      5446      5355      5869      5084      4622      5703      5853      5195      5232      5286      6150      6077      5146      4727      5563
dram[4]:       6237      5378      5645      4857      5167      5898      5298      5682      5428      5608      5891      4685      6376      5334      5779      5554
dram[5]:       4492      5509      4962      5545      4769      5882      5644      5720      5348      5385      4631      5057      5778      5254      5044      5322
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17903223 n_nop=7785161 n_act=2157082 n_pre=2157068 n_req=2605840 n_req_1=296731 n_req_2=947922 n_req_3=1361187 n_rd=3892266 n_write=1911646 bw_util=0.5822 bw_util_1=0.0663 bw_util_2=0.2118 bw_util_3=0.3041 blp=10.103099 blp_1= 1.780249 blp_2= 3.554293 blp_3= 4.854596
 n_activity=17888986 dram_eff=0.5827 dram_eff_1=0.06635 dram_eff_2=0.212 dram_eff_3=0.3044
bk0: 247500a 7242706i bk1: 241618a 7313813i bk2: 240294a 7205336i bk3: 237410a 7162358i bk4: 244968a 6411892i bk5: 241038a 6374714i bk6: 246094a 5801847i bk7: 243784a 5639289i bk8: 246756a 7257400i bk9: 241108a 7352380i bk10: 244596a 6910402i bk11: 242804a 6760924i bk12: 246070a 6328340i bk13: 241744a 6360902i bk14: 244636a 5874356i bk15: 241846a 5788987i 
bw_dist = 0.066	0.212	0.304	0.417	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.417
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17903223 n_nop=7904127 n_act=2131558 n_pre=2131544 n_req=2588443 n_req_1=280082 n_req_2=947912 n_req_3=1360449 n_rd=3857896 n_write=1878098 bw_util=0.5783 bw_util_1=0.06258 bw_util_2=0.2118 bw_util_3=0.304 blp=9.876009 blp_1= 1.758119 blp_2= 3.543914 blp_3= 4.810261
 n_activity=17868256 dram_eff=0.5794 dram_eff_1=0.0627 dram_eff_2=0.2122 dram_eff_3=0.3045
bk0: 240179a 7816309i bk1: 237014a 7752982i bk2: 239196a 7398957i bk3: 236890a 7308545i bk4: 241056a 6791906i bk5: 240914a 6545510i bk6: 242956a 6162862i bk7: 242507a 5912179i bk8: 243842a 7563746i bk9: 242764a 7318359i bk10: 241886a 7176042i bk11: 241252a 7017029i bk12: 241638a 6751425i bk13: 242116a 6460751i bk14: 241992a 6192718i bk15: 241694a 5981581i 
bw_dist = 0.063	0.212	0.304	0.420	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.8588
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17903223 n_nop=7731260 n_act=2169629 n_pre=2169617 n_req=2612994 n_req_1=303983 n_req_2=947924 n_req_3=1361087 n_rd=3906657 n_write=1926060 bw_util=0.5838 bw_util_1=0.06792 bw_util_2=0.2118 bw_util_3=0.3041 blp=10.201543 blp_1= 1.813421 blp_2= 3.586117 blp_3= 4.872338
 n_activity=17896453 dram_eff=0.584 dram_eff_1=0.06794 dram_eff_2=0.2119 dram_eff_3=0.3042
bk0: 241238a 7614551i bk1: 243198a 7197904i bk2: 237508a 7323089i bk3: 240892a 6874834i bk4: 243818a 6434472i bk5: 253446a 5488701i bk6: 243008a 5949480i bk7: 248182a 5285070i bk8: 243204a 7453013i bk9: 243876a 7125949i bk10: 242546a 6975171i bk11: 245684a 6520340i bk12: 244114a 6389991i bk13: 248142a 5840590i bk14: 240714a 6082382i bk15: 247087a 5352482i 
bw_dist = 0.068	0.212	0.304	0.416	0.000
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.6893
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17903223 n_nop=7876210 n_act=2138284 n_pre=2138272 n_req=2591986 n_req_1=283771 n_req_2=947925 n_req_3=1360290 n_rd=3865110 n_write=1885347 bw_util=0.5791 bw_util_1=0.0634 bw_util_2=0.2118 bw_util_3=0.3039 blp=9.937222 blp_1= 1.769042 blp_2= 3.556994 blp_3= 4.815676
 n_activity=17871446 dram_eff=0.5801 dram_eff_1=0.06351 dram_eff_2=0.2122 dram_eff_3=0.3045
bk0: 236384a 8018304i bk1: 238218a 7643456i bk2: 238872a 7379656i bk3: 238372a 7184216i bk4: 240820a 6787028i bk5: 245146a 6225323i bk6: 241782a 6170405i bk7: 246114a 5622865i bk8: 241430a 7655721i bk9: 243066a 7301480i bk10: 243136a 7079987i bk11: 241316a 6947704i bk12: 242372a 6663868i bk13: 240800a 6505159i bk14: 242606a 6134545i bk15: 244676a 5683836i 
bw_dist = 0.063	0.212	0.304	0.419	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.0084
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17903223 n_nop=7745852 n_act=2165882 n_pre=2165866 n_req=2611201 n_req_1=302240 n_req_2=947918 n_req_3=1361043 n_rd=3903042 n_write=1922581 bw_util=0.5834 bw_util_1=0.06753 bw_util_2=0.2118 bw_util_3=0.3041 blp=10.174046 blp_1= 1.799226 blp_2= 3.571599 blp_3= 4.863989
 n_activity=17893593 dram_eff=0.5837 dram_eff_1=0.06756 dram_eff_2=0.2119 dram_eff_3=0.3042
bk0: 243638a 7458304i bk1: 239848a 7440351i bk2: 242262a 7063344i bk3: 237860a 7101341i bk4: 243808a 6452902i bk5: 245476a 6054874i bk6: 246546a 5719178i bk7: 243148a 5659237i bk8: 244038a 7424484i bk9: 241438a 7279449i bk10: 253468a 6279560i bk11: 243130a 6703352i bk12: 244446a 6380465i bk13: 242584a 6209403i bk14: 245554a 5775619i bk15: 245798a 5440062i 
bw_dist = 0.068	0.212	0.304	0.416	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.5997
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17903223 n_nop=7861515 n_act=2141327 n_pre=2141311 n_req=2594211 n_req_1=285866 n_req_2=947930 n_req_3=1360415 n_rd=3869440 n_write=1889630 bw_util=0.5796 bw_util_1=0.06387 bw_util_2=0.2118 bw_util_3=0.3039 blp=9.967255 blp_1= 1.767753 blp_2= 3.560781 blp_3= 4.824663
 n_activity=17873274 dram_eff=0.5806 dram_eff_1=0.06398 dram_eff_2=0.2121 dram_eff_3=0.3045
bk0: 239746a 7777003i bk1: 238550a 7596082i bk2: 239930a 7283071i bk3: 239014a 7108337i bk4: 240706a 6745289i bk5: 243436a 6312227i bk6: 242182a 6133001i bk7: 246304a 5570282i bk8: 243018a 7565550i bk9: 242108a 7362569i bk10: 242274a 7108146i bk11: 240306a 6998896i bk12: 243880a 6538813i bk13: 240462a 6529614i bk14: 241440a 6224917i bk15: 246084a 5584358i 
bw_dist = 0.064	0.212	0.304	0.419	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.0806

========= L2 cache stats =========
L2_cache_bank[0]: Access = 997594, Miss = 980479, Miss_rate = 0.983, Pending_hits = 1321, Reservation_fails = 993222
L2_cache_bank[1]: Access = 979557, Miss = 965708, Miss_rate = 0.986, Pending_hits = 792, Reservation_fails = 989072
L2_cache_bank[2]: Access = 979479, Miss = 966401, Miss_rate = 0.987, Pending_hits = 680, Reservation_fails = 844047
L2_cache_bank[3]: Access = 975547, Miss = 962602, Miss_rate = 0.987, Pending_hits = 641, Reservation_fails = 934660
L2_cache_bank[4]: Access = 980826, Miss = 968100, Miss_rate = 0.987, Pending_hits = 684, Reservation_fails = 654009
L2_cache_bank[5]: Access = 1021691, Miss = 985283, Miss_rate = 0.964, Pending_hits = 1223, Reservation_fails = 1134861
L2_cache_bank[6]: Access = 975858, Miss = 963726, Miss_rate = 0.988, Pending_hits = 658, Reservation_fails = 791755
L2_cache_bank[7]: Access = 986126, Miss = 968884, Miss_rate = 0.983, Pending_hits = 926, Reservation_fails = 1049457
L2_cache_bank[8]: Access = 999072, Miss = 981904, Miss_rate = 0.983, Pending_hits = 1204, Reservation_fails = 921954
L2_cache_bank[9]: Access = 985459, Miss = 969668, Miss_rate = 0.984, Pending_hits = 781, Reservation_fails = 924667
L2_cache_bank[10]: Access = 979712, Miss = 966619, Miss_rate = 0.987, Pending_hits = 837, Reservation_fails = 835339
L2_cache_bank[11]: Access = 983952, Miss = 968164, Miss_rate = 0.984, Pending_hits = 906, Reservation_fails = 1022351
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 997594, Miss = 980479 (0.983), PendingHit = 1321 (0.00132)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 979557, Miss = 965708 (0.986), PendingHit = 792 (0.000809)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 979479, Miss = 966401 (0.987), PendingHit = 680 (0.000694)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 975547, Miss = 962602 (0.987), PendingHit = 641 (0.000657)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 980826, Miss = 968100 (0.987), PendingHit = 684 (0.000697)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 1021691, Miss = 985283 (0.964), PendingHit = 1223 (0.0012)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 975858, Miss = 963726 (0.988), PendingHit = 658 (0.000674)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 986126, Miss = 968884 (0.983), PendingHit = 926 (0.000939)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 999072, Miss = 981904 (0.983), PendingHit = 1204 (0.00121)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 985459, Miss = 969668 (0.984), PendingHit = 781 (0.000793)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 979712, Miss = 966619 (0.987), PendingHit = 837 (0.000854)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 983952, Miss = 968164 (0.984), PendingHit = 906 (0.000921)
L2 Cache Total Miss Rate = 0.983
Stream 1: L2 Cache Miss Rate = 0.952
Stream 2: L2 Cache Miss Rate = 0.999
Stream 3: L2 Cache Miss Rate = 0.975
Stream 1: Accesses  = 3981976
Stream 1: Misses  = 3790133
Stream 2: Accesses  = 3988870
Stream 2: Misses  = 3986668
Stream 3: Accesses  = 7856003
Stream 3: Misses  = 7660870
Stream 1+2: Accesses  = 7970846
Stream 1+2: Misses  = 7776801
Stream 1+2+3: Accesses  = 15826849
Stream 1+2+3: Misses  = 15437671
Total Accesses  = 11844873
MPKI-CORES
CORE_L2MPKI_0	90.057
CORE_L2MPKI_1	92.306
CORE_L2MPKI_2	91.099
CORE_L2MPKI_3	91.092
CORE_L2MPKI_4	91.982
CORE_L2MPKI_5	91.834
CORE_L2MPKI_6	89.690
CORE_L2MPKI_7	90.923
CORE_L2MPKI_8	91.564
CORE_L2MPKI_9	90.360
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	1.596
CORE_L2MPKI_21	1.596
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.596
CORE_L2MPKI_25	1.596
CORE_L2MPKI_26	1.596
CORE_L2MPKI_27	1.596
CORE_L2MPKI_28	1.596
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	1.596
CORE_L2MPKI_31	1.596
CORE_L2MPKI_32	1.596
CORE_L2MPKI_33	1.596
CORE_L2MPKI_34	1.596
CORE_L2MPKI_35	1.596
CORE_L2MPKI_36	1.596
CORE_L2MPKI_37	1.596
CORE_L2MPKI_38	1.596
CORE_L2MPKI_39	1.596
CORE_L2MPKI_40	1.596
CORE_L2MPKI_41	1.596
CORE_L2MPKI_42	1.596
CORE_L2MPKI_43	1.596
CORE_L2MPKI_44	1.596
CORE_L2MPKI_45	1.596
CORE_L2MPKI_46	1.596
CORE_L2MPKI_47	1.596
CORE_L2MPKI_48	1.596
CORE_L2MPKI_49	1.596
CORE_L2MPKI_50	1.596
CORE_L2MPKI_51	1.596
CORE_L2MPKI_52	1.596
CORE_L2MPKI_53	1.596
CORE_L2MPKI_54	1.596
CORE_L2MPKI_55	1.596
CORE_L2MPKI_56	1.596
CORE_L2MPKI_57	1.596
CORE_L2MPKI_58	1.596
CORE_L2MPKI_59	1.596
Avg_MPKI_Stream1= 46.343
Avg_MPKI_Stream2= 1.596
Avg_MPKI_Stream3= 1.596
MISSES-CORES
CORE_MISSES_0	167223
CORE_MISSES_1	177299
CORE_MISSES_2	172379
CORE_MISSES_3	178095
CORE_MISSES_4	180167
CORE_MISSES_5	180844
CORE_MISSES_6	170528
CORE_MISSES_7	180853
CORE_MISSES_8	172252
CORE_MISSES_9	173087
CORE_MISSES_10	199221
CORE_MISSES_11	205120
CORE_MISSES_12	206960
CORE_MISSES_13	199902
CORE_MISSES_14	205122
CORE_MISSES_15	201921
CORE_MISSES_16	207720
CORE_MISSES_17	205740
CORE_MISSES_18	204500
CORE_MISSES_19	201200
CORE_MISSES_20	203829
CORE_MISSES_21	202480
CORE_MISSES_22	205686
CORE_MISSES_23	203080
CORE_MISSES_24	201744
CORE_MISSES_25	198563
CORE_MISSES_26	203723
CORE_MISSES_27	203080
CORE_MISSES_28	203100
CORE_MISSES_29	199840
CORE_MISSES_30	197701
CORE_MISSES_31	195312
CORE_MISSES_32	198387
CORE_MISSES_33	194980
CORE_MISSES_34	197762
CORE_MISSES_35	196108
CORE_MISSES_36	195810
CORE_MISSES_37	195143
CORE_MISSES_38	194992
CORE_MISSES_39	195348
CORE_MISSES_40	194626
CORE_MISSES_41	194445
CORE_MISSES_42	191690
CORE_MISSES_43	192196
CORE_MISSES_44	195408
CORE_MISSES_45	191989
CORE_MISSES_46	193076
CORE_MISSES_47	196024
CORE_MISSES_48	196514
CORE_MISSES_49	187547
CORE_MISSES_50	193852
CORE_MISSES_51	194088
CORE_MISSES_52	190460
CORE_MISSES_53	194342
CORE_MISSES_54	191899
CORE_MISSES_55	194341
CORE_MISSES_56	196795
CORE_MISSES_57	196285
CORE_MISSES_58	192058
CORE_MISSES_59	193102
L2_MISSES = 11647538
L2_total_cache_accesses = 11844873
L2_total_cache_misses = 11647538
L2_total_cache_miss_rate = 0.9833
L2_total_cache_pending_hits = 10653
L2_total_cache_reservation_fails = 11095394
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 181681
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 10023
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7689792
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7297077
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3957427
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3754512
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4945
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 627
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 318
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 43705
L2_cache_data_port_util = 0.030
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=37582687
icnt_total_pkts_simt_to_mem=29634459
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       1.4293
gpu_ipc_2 =     187.7421
gpu_ipc_3 =     269.0941
gpu_tot_sim_cycle_stream_1 = 14601178
gpu_tot_sim_cycle_stream_2 = 14599524
gpu_tot_sim_cycle_stream_3 = 14579705
gpu_sim_insn_1 = 20869728
gpu_sim_insn_2 = 2740944640
gpu_sim_insn_3 = 3923312928
gpu_sim_cycle = 14601179
gpu_sim_insn = 6685127296
gpu_ipc =     457.8484
gpu_tot_sim_cycle = 14601179
gpu_tot_sim_insn = 6685127296
gpu_tot_ipc =     457.8484
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 72507308
gpu_stall_icnt2sh    = 223396
gpu_total_sim_rate=252097

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 105656016
	L1I_total_cache_misses = 86429
	L1I_total_cache_miss_rate = 0.0008
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 133353
L1D_cache:
	L1D_cache_core[0]: Access = 218, Miss = 218, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 414
	L1D_cache_core[1]: Access = 216, Miss = 216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 526
	L1D_cache_core[2]: Access = 216, Miss = 216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 470
	L1D_cache_core[3]: Access = 218, Miss = 218, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 436
	L1D_cache_core[4]: Access = 216, Miss = 216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 487
	L1D_cache_core[5]: Access = 228, Miss = 228, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 546
	L1D_cache_core[6]: Access = 214, Miss = 214, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[7]: Access = 222, Miss = 222, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 507
	L1D_cache_core[8]: Access = 216, Miss = 216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 528
	L1D_cache_core[9]: Access = 220, Miss = 220, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 566
	L1D_cache_core[10]: Access = 214200, Miss = 214200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13184282
	L1D_cache_core[11]: Access = 220080, Miss = 220080, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13113211
	L1D_cache_core[12]: Access = 222580, Miss = 222580, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13175692
	L1D_cache_core[13]: Access = 216160, Miss = 216160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13161846
	L1D_cache_core[14]: Access = 221380, Miss = 221380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13136667
	L1D_cache_core[15]: Access = 217540, Miss = 217540, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13156144
	L1D_cache_core[16]: Access = 223360, Miss = 223360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13167806
	L1D_cache_core[17]: Access = 220720, Miss = 220720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13231155
	L1D_cache_core[18]: Access = 220800, Miss = 220800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13162508
	L1D_cache_core[19]: Access = 216820, Miss = 216820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13232436
	L1D_cache_core[20]: Access = 219440, Miss = 219440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13138126
	L1D_cache_core[21]: Access = 218760, Miss = 218760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13234467
	L1D_cache_core[22]: Access = 221300, Miss = 221300, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13230283
	L1D_cache_core[23]: Access = 218060, Miss = 218060, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13119432
	L1D_cache_core[24]: Access = 217380, Miss = 217380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13243628
	L1D_cache_core[25]: Access = 213520, Miss = 213520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13152192
	L1D_cache_core[26]: Access = 220020, Miss = 220020, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13208833
	L1D_cache_core[27]: Access = 218700, Miss = 218700, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13232530
	L1D_cache_core[28]: Access = 218720, Miss = 218720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13296503
	L1D_cache_core[29]: Access = 215460, Miss = 215460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13151321
	L1D_cache_core[30]: Access = 212054, Miss = 212054, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13000617
	L1D_cache_core[31]: Access = 209527, Miss = 209527, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13004707
	L1D_cache_core[32]: Access = 213503, Miss = 213503, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12823662
	L1D_cache_core[33]: Access = 208824, Miss = 208824, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12950183
	L1D_cache_core[34]: Access = 212082, Miss = 212082, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12840929
	L1D_cache_core[35]: Access = 212155, Miss = 212155, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12920628
	L1D_cache_core[36]: Access = 210194, Miss = 210194, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12907606
	L1D_cache_core[37]: Access = 210151, Miss = 210151, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12838343
	L1D_cache_core[38]: Access = 208840, Miss = 208840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12836615
	L1D_cache_core[39]: Access = 210229, Miss = 210229, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12845046
	L1D_cache_core[40]: Access = 209256, Miss = 209256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12900753
	L1D_cache_core[41]: Access = 208703, Miss = 208703, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12949552
	L1D_cache_core[42]: Access = 206118, Miss = 206118, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12890339
	L1D_cache_core[43]: Access = 206760, Miss = 206760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12990286
	L1D_cache_core[44]: Access = 209292, Miss = 209292, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12999016
	L1D_cache_core[45]: Access = 206733, Miss = 206733, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12804313
	L1D_cache_core[46]: Access = 207475, Miss = 207475, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12872270
	L1D_cache_core[47]: Access = 209935, Miss = 209935, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12818792
	L1D_cache_core[48]: Access = 209976, Miss = 209976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12885343
	L1D_cache_core[49]: Access = 202163, Miss = 202163, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12774357
	L1D_cache_core[50]: Access = 207931, Miss = 207931, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12956879
	L1D_cache_core[51]: Access = 208693, Miss = 208693, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12909153
	L1D_cache_core[52]: Access = 204791, Miss = 204791, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12968461
	L1D_cache_core[53]: Access = 208639, Miss = 208639, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12859615
	L1D_cache_core[54]: Access = 205410, Miss = 205410, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12817374
	L1D_cache_core[55]: Access = 207928, Miss = 207928, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12858759
	L1D_cache_core[56]: Access = 211307, Miss = 211307, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12791076
	L1D_cache_core[57]: Access = 210639, Miss = 210639, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12794330
	L1D_cache_core[58]: Access = 206051, Miss = 206051, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12716608
	L1D_cache_core[59]: Access = 206796, Miss = 206796, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12898439
	L1D_total_cache_accesses = 10639339
	L1D_total_cache_misses = 10639339
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 650158142
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.007
L1C_cache:
	L1C_total_cache_accesses = 529355
	L1C_total_cache_misses = 1120
	L1C_total_cache_miss_rate = 0.0021
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6384923
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 525568543
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 528235
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4254416
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 124589599
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 105569587
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 86429
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 133353
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
2524, 1950, 2524, 1912, 2524, 1912, 2524, 1893, 2524, 1893, 2524, 1893, 2524, 1893, 2524, 1893, 1945, 1893, 1945, 1893, 1893, 1656, 1893, 1566, 1893, 1617, 1893, 1451, 1893, 1337, 1893, 1337, 
gpgpu_n_tot_thrd_icount = 6689387520
gpgpu_n_tot_w_icount = 209043360
gpgpu_n_stall_shd_mem = 796084717
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8491018
gpgpu_n_mem_write_global = 4254316
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 206401216
gpgpu_n_store_insn = 136141536
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 16939360
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 796084717
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1192720357	W0_Idle:138800937	W0_Scoreboard:211576023	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:209044163
Warp Occupancy Distribution:
Stall:406819585	W0_Idle:89676600	W0_Scoreboard:43922272	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:43628703
Warp Occupancy Distribution:
Stall:395487969	W0_Idle:21992941	W0_Scoreboard:82543712	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:84022538
warp_utilization0: 0.119308
warp_utilization1: 0.074701
warp_utilization2: 0.143863
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 51078384 {8:6384798,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 578586976 {136:4254316,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 84802208 {40:2097994,72:3692,136:4534,}
traffic_breakdown_coretomem[INST_ACC_R] = 51440 {8:6430,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 868283024 {136:6384434,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 34032584 {8:4254073,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 84794448 {40:2097800,72:3692,136:4534,}
traffic_breakdown_memtocore[INST_ACC_R] = 874480 {136:6430,}
maxmrqlatency = 1315 
maxdqlatency = 0 
maxmflatency = 7368 
averagemflatency = 1449 
averagemflatency_1 = 1320 
averagemflatency_2= 1503 
averagemflatency_3 = 1526 
averagemrqlatency_1 = 62 
averagemrqlatency_2 = 74 
averagemrqlatency_3 = 73 
max_icnt2mem_latency = 6968 
max_icnt2sh_latency = 14601178 
mrq_lat_table:5146818 	153914 	257701 	583587 	1731127 	2981086 	3999518 	3052352 	762254 	13567 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	33857 	273200 	2748121 	7829923 	1855534 	3955 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	52073 	67427 	255300 	462396 	637154 	1765613 	4888078 	4300847 	321215 	1405 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	7431426 	1051207 	7592 	293 	0 	0 	0 	0 	0 	1418 	2404 	5109 	9655 	19265 	41529 	82620 	162155 	314404 	624851 	1204708 	1785954 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	58 	1143 	27999 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        30        26        26        28        30        24        30        20        32        28        24        30        32 
dram[1]:        30        32        32        22        20        22        28        24        20        28        18        28        18        26        34        34 
dram[2]:        32        32        28        20        24        24        24        26        18        20        30        18        22        30        32        24 
dram[3]:        38        32        40        22        22        22        26        26        16        36        30        22        20        18        30        18 
dram[4]:        32        38        22        40        24        20        28        20        22        18        20        32        20        34        32        28 
dram[5]:        36        40        22        22        24        24        24        18        22        26        22        28        28        34        32        22 
maximum service time to same row:
dram[0]:      1304      1323      1407      1814      2419      2232      1729      1821      2207      2298      1822      1830      1797      2117      1916      2281 
dram[1]:      1144      1377      1201      1186      2161      1729      1735      1725      1986      2117      1819      1709      1800      1885      2323      1862 
dram[2]:      1122      1367      1259      1319      1704      2753      1699      1707      2509      2040      1760      1735      1747      1740      1979      2125 
dram[3]:      1437      1488      1710      1420      1704      1784      1697      1720      2226      1898      1758      1732      1797      1745      1970      2163 
dram[4]:      1183      1335      1199      1491      2086      1774      1710      1738      2143      2125      1719      1732      1709      1764      2141      1857 
dram[5]:      1516      1283      1412      1238      1691      1766      1710      1755      1887      1863      1713      1737      1707      1769      1934      1832 
average row accesses per activate:
dram[0]:  1.337088  1.345023  1.350434  1.354341  1.342215  1.347933  1.344739  1.349259  1.335454  1.343549  1.341583  1.344816  1.340843  1.349136  1.343776  1.350223 
dram[1]:  1.344203  1.351764  1.347711  1.352717  1.345491  1.345484  1.343739  1.347082  1.336357  1.337397  1.342272  1.345740  1.344165  1.344471  1.346039  1.346530 
dram[2]:  1.345689  1.344010  1.353414  1.349782  1.344266  1.332979  1.348137  1.344488  1.340587  1.339528  1.343225  1.340311  1.343561  1.339846  1.350797  1.343222 
dram[3]:  1.352305  1.348974  1.348562  1.350183  1.346291  1.339836  1.346068  1.341892  1.339565  1.338035  1.339153  1.343065  1.342620  1.345867  1.344592  1.341897 
dram[4]:  1.342816  1.351301  1.346138  1.354160  1.344721  1.343845  1.343926  1.350324  1.339143  1.345501  1.329254  1.343850  1.342729  1.347818  1.342890  1.345177 
dram[5]:  1.344606  1.348171  1.345863  1.348550  1.345753  1.343724  1.346674  1.341975  1.337810  1.341582  1.340689  1.346399  1.340615  1.347504  1.347885  1.343392 
average row locality = 18681946/13895051 = 1.344504
average row locality_1 = 6886276/5771690 = 1.193113
average row locality_2 = 6015441/4153825 = 1.448169
average row locality_3 = 5780229/3969536 = 1.456147
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    132992    130067    129083    127701    131699    129814    132353    131037    132653    129789    131718    130683    132254    130168    131683    130209 
dram[1]:    129347    127646    128750    127479    129675    129591    130722    130558    131151    130662    130339    129877    130148    130328    130270    130167 
dram[2]:    129849    131006    127806    129640    131161    136092    130700    133248    130718    131105    130503    132140    131404    133397    129552    132770 
dram[3]:    127342    128349    128519    128349    129609    131943    130180    132328    129949    130810    131019    129985    130373    129612    130732    131575 
dram[4]:    131130    129205    130122    128055    131123    131986    132590    130770    131289    130036    136144    130841    131478    130408    132041    132180 
dram[5]:    129155    128505    129103    128553    129557    131007    130324    132311    130780    130280    130618    129408    131246    129366    129912    132235 
total reads: 12534136
bank skew: 136144/127342 = 1.07
chip skew: 2101091/2076710 = 1.01
number of total write accesses:
dram[0]:     66432     63510     62573     61109     65169     63268     65805     64503     66139     63278     65175     64123     65751     63684     65195     63714 
dram[1]:     62796     61090     62249     60918     63146     63055     64182     64024     64650     64158     63826     63347     63651     63854     63790     63672 
dram[2]:     63287     64452     61294     63067     64634     69539     64159     66716     64213     64590     63953     65588     64897     66910     63069     66262 
dram[3]:     60789     61801     62014     61781     63086     65392     63647     65797     63448     64301     64501     63462     63884     63135     64249     65076 
dram[4]:     64564     62650     63625     61541     64589     65445     66049     64233     64793     63517     69598     64287     64983     63919     65542     65673 
dram[5]:     62602     61950     62552     62051     63027     64474     63787     65782     64283     63764     64098     62886     64765     62882     63432     65734 
total reads: 6147906
bank skew: 69598/60789 = 1.14
chip skew: 1036630/1012408 = 1.02
average mf latency per bank:
dram[0]:       1007       945      1014       953      1016       958      1019       965       999       942      1007       946      1011       955      1021       964
dram[1]:        921       912       928       919       935       920       936       927       914       905       923       913       927       917       937       926
dram[2]:        980      1119       994      1123       992      1277       999      1132       979      1114       985      1117       990      1128      1002      1135
dram[3]:        928       975       928       983       936       991       940       986       923       969       925       976       932       981       940       994
dram[4]:       1032      1029      1035      1036      1040      1036      1048      1041      1029      1023      1039      1026      1036      1034      1046      1045
dram[5]:        943       965       949       970       954       977       959       980       940       963       945       968       949       975       961       984
maximum mf latency per bank:
dram[0]:       5552      4817      4745      5671      5253      5550      6080      4980      6287      4695      5953      6061      6229      4949      5812      5589
dram[1]:       5333      5168      5592      5266      5420      5751      6076      5026      5801      5332      4655      5235      5587      5776      5780      5532
dram[2]:       6097      6353      5130      6141      6012      7248      5936      6253      5735      6846      5571      7368      5884      7154      5220      6572
dram[3]:       5363      5446      5355      5869      5084      4622      5703      5853      5195      5232      5286      6150      6077      5146      4727      5563
dram[4]:       6237      5378      5645      4857      5167      5898      5298      5682      5428      5608      5891      4685      6376      5334      5779      5554
dram[5]:       4492      5509      4962      5545      4769      5882      5644      5720      5348      5385      4632      5057      5778      5254      5044      5322
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19273555 n_nop=8382450 n_act=2322254 n_pre=2322241 n_req=2802930 n_req_1=321030 n_req_2=1020841 n_req_3=1461059 n_rd=4187772 n_write=2058838 bw_util=0.5817 bw_util_1=0.06662 bw_util_2=0.2119 bw_util_3=0.3032 blp=10.099314 blp_1= 1.784734 blp_2= 3.553386 blp_3= 4.846009
 n_activity=19257739 dram_eff=0.5822 dram_eff_1=0.06668 dram_eff_2=0.212 dram_eff_3=0.3035
bk0: 265982a 7826164i bk1: 260134a 7874549i bk2: 258164a 7784800i bk3: 255402a 7712402i bk4: 263398a 6921764i bk5: 259626a 6856265i bk6: 264704a 6259076i bk7: 262074a 6089091i bk8: 265302a 7821529i bk9: 259574a 7907276i bk10: 263434a 7428768i bk11: 261364a 7283850i bk12: 264508a 6829912i bk13: 260336a 6835271i bk14: 263360a 6311582i bk15: 260410a 6220087i 
bw_dist = 0.067	0.212	0.303	0.417	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.4033
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19273555 n_nop=8502005 n_act=2296687 n_pre=2296671 n_req=2785671 n_req_1=304027 n_req_2=1020830 n_req_3=1460814 n_rd=4153390 n_write=2024802 bw_util=0.5781 bw_util_1=0.0631 bw_util_2=0.2119 bw_util_3=0.3032 blp=9.886477 blp_1= 1.763201 blp_2= 3.542072 blp_3= 4.800198
 n_activity=19238126 dram_eff=0.5792 dram_eff_1=0.06321 dram_eff_2=0.2123 dram_eff_3=0.3037
bk0: 258694a 8392722i bk1: 255292a 8331055i bk2: 257500a 7944383i bk3: 254956a 7854973i bk4: 259348a 7315745i bk5: 259178a 7051817i bk6: 261444a 6625081i bk7: 261116a 6350550i bk8: 262298a 8142922i bk9: 261324a 7863586i bk10: 260678a 7699300i bk11: 259754a 7544399i bk12: 260296a 7238108i bk13: 260656a 6934089i bk14: 260528a 6648927i bk15: 260328a 6411637i 
bw_dist = 0.063	0.212	0.303	0.420	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.8874
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19273555 n_nop=8328614 n_act=2334782 n_pre=2334767 n_req=2810155 n_req_1=328197 n_req_2=1020838 n_req_3=1461120 n_rd=4202150 n_write=2073242 bw_util=0.5832 bw_util_1=0.06811 bw_util_2=0.2119 bw_util_3=0.3032 blp=10.190783 blp_1= 1.814913 blp_2= 3.583500 blp_3= 4.863005
 n_activity=19265331 dram_eff=0.5835 dram_eff_1=0.06814 dram_eff_2=0.212 dram_eff_3=0.3034
bk0: 259698a 8189141i bk1: 262012a 7739233i bk2: 255610a 7882249i bk3: 259280a 7392437i bk4: 262320a 6938044i bk5: 272174a 5954892i bk6: 261398a 6421680i bk7: 266494a 5739434i bk8: 261430a 8043837i bk9: 262206a 7686213i bk10: 261006a 7524570i bk11: 264278a 7040697i bk12: 262808a 6878475i bk13: 266792a 6306970i bk14: 259104a 6549988i bk15: 265540a 5792907i 
bw_dist = 0.068	0.212	0.303	0.416	0.000
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.6672
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19273555 n_nop=8471731 n_act=2303909 n_pre=2303894 n_req=2789674 n_req_1=307932 n_req_2=1020839 n_req_3=1460903 n_rd=4161323 n_write=2032698 bw_util=0.579 bw_util_1=0.06391 bw_util_2=0.2119 bw_util_3=0.3032 blp=9.948043 blp_1= 1.774023 blp_2= 3.554900 blp_3= 4.807027
 n_activity=19240997 dram_eff=0.5799 dram_eff_1=0.06402 dram_eff_2=0.2122 dram_eff_3=0.3037
bk0: 254682a 8610553i bk1: 256698a 8206905i bk2: 257038a 7936236i bk3: 256698a 7711662i bk4: 259214a 7291083i bk5: 263884a 6696140i bk6: 260360a 6618517i bk7: 264656a 6057951i bk8: 259898a 8224961i bk9: 261619a 7849761i bk10: 262036a 7593415i bk11: 259966a 7461737i bk12: 260746a 7169998i bk13: 259220a 6991122i bk14: 261460a 6569857i bk15: 263148a 6126575i 
bw_dist = 0.064	0.212	0.303	0.419	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.036
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19273555 n_nop=8342252 n_act=2331275 n_pre=2331261 n_req=2808450 n_req_1=326588 n_req_2=1020836 n_req_3=1461026 n_rd=4198761 n_write=2070006 bw_util=0.5829 bw_util_1=0.06778 bw_util_2=0.2119 bw_util_3=0.3032 blp=10.168861 blp_1= 1.802398 blp_2= 3.572220 blp_3= 4.855232
 n_activity=19262247 dram_eff=0.5832 dram_eff_1=0.06782 dram_eff_2=0.212 dram_eff_3=0.3034
bk0: 262260a 8033121i bk1: 258410a 7991282i bk2: 260243a 7625293i bk3: 256108a 7629276i bk4: 262246a 6956422i bk5: 263972a 6535226i bk6: 265180a 6167312i bk7: 261538a 6099875i bk8: 262574a 7990571i bk9: 260072a 7825075i bk10: 272288a 6790703i bk11: 261680a 7221796i bk12: 262952a 6874943i bk13: 260816a 6701440i bk14: 264074a 6230812i bk15: 264348a 5877486i 
bw_dist = 0.068	0.212	0.303	0.417	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.5884
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19273555 n_nop=8460492 n_act=2306135 n_pre=2306122 n_req=2791368 n_req_1=309619 n_req_2=1020849 n_req_3=1460900 n_rd=4164680 n_write=2036126 bw_util=0.5793 bw_util_1=0.06426 bw_util_2=0.2119 bw_util_3=0.3032 blp=9.970106 blp_1= 1.771253 blp_2= 3.559890 blp_3= 4.816005
 n_activity=19242395 dram_eff=0.5802 dram_eff_1=0.06436 dram_eff_2=0.2122 dram_eff_3=0.3037
bk0: 258310a 8353009i bk1: 257004a 8161522i bk2: 258206a 7826458i bk3: 257106a 7655604i bk4: 259114a 7257920i bk5: 262012a 6799757i bk6: 260648a 6602562i bk7: 264622a 6028414i bk8: 261550a 8137004i bk9: 260552a 7922482i bk10: 261232a 7622904i bk11: 258816a 7518584i bk12: 262490a 7029102i bk13: 258730a 7022570i bk14: 259820a 6695216i bk15: 264468a 6036661i 
bw_dist = 0.064	0.212	0.303	0.419	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.0823

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1072978, Miss = 1054456, Miss_rate = 0.983, Pending_hits = 1362, Reservation_fails = 1041477
L2_cache_bank[1]: Access = 1054791, Miss = 1039487, Miss_rate = 0.985, Pending_hits = 850, Reservation_fails = 1052036
L2_cache_bank[2]: Access = 1054768, Miss = 1040421, Miss_rate = 0.986, Pending_hits = 733, Reservation_fails = 899979
L2_cache_bank[3]: Access = 1050728, Miss = 1036330, Miss_rate = 0.986, Pending_hits = 717, Reservation_fails = 994979
L2_cache_bank[4]: Access = 1055809, Miss = 1041716, Miss_rate = 0.987, Pending_hits = 741, Reservation_fails = 706241
L2_cache_bank[5]: Access = 1098028, Miss = 1059419, Miss_rate = 0.965, Pending_hits = 1323, Reservation_fails = 1202344
L2_cache_bank[6]: Access = 1051203, Miss = 1037734, Miss_rate = 0.987, Pending_hits = 700, Reservation_fails = 849704
L2_cache_bank[7]: Access = 1062369, Miss = 1042967, Miss_rate = 0.982, Pending_hits = 1019, Reservation_fails = 1114229
L2_cache_bank[8]: Access = 1074567, Miss = 1055931, Miss_rate = 0.983, Pending_hits = 1264, Reservation_fails = 969564
L2_cache_bank[9]: Access = 1061426, Miss = 1043497, Miss_rate = 0.983, Pending_hits = 861, Reservation_fails = 974236
L2_cache_bank[10]: Access = 1055206, Miss = 1040711, Miss_rate = 0.986, Pending_hits = 902, Reservation_fails = 880029
L2_cache_bank[11]: Access = 1059460, Miss = 1041673, Miss_rate = 0.983, Pending_hits = 958, Reservation_fails = 1069656
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 1072978, Miss = 1054456 (0.983), PendingHit = 1362 (0.00127)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 1054791, Miss = 1039487 (0.985), PendingHit = 850 (0.000806)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 1054768, Miss = 1040421 (0.986), PendingHit = 733 (0.000695)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 1050728, Miss = 1036330 (0.986), PendingHit = 717 (0.000682)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 1055809, Miss = 1041716 (0.987), PendingHit = 741 (0.000702)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 1098028, Miss = 1059419 (0.965), PendingHit = 1323 (0.0012)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 1051203, Miss = 1037734 (0.987), PendingHit = 700 (0.000666)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 1062369, Miss = 1042967 (0.982), PendingHit = 1019 (0.000959)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 1074567, Miss = 1055931 (0.983), PendingHit = 1264 (0.00118)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 1061426, Miss = 1043497 (0.983), PendingHit = 861 (0.000811)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 1055206, Miss = 1040711 (0.986), PendingHit = 902 (0.000855)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 1059460, Miss = 1041673 (0.983), PendingHit = 958 (0.000904)
L2 Cache Total Miss Rate = 0.983
Stream 1: L2 Cache Miss Rate = 0.951
Stream 2: L2 Cache Miss Rate = 0.999
Stream 3: L2 Cache Miss Rate = 0.975
Stream 1: Accesses  = 4302065
Stream 1: Misses  = 4091073
Stream 2: Accesses  = 4291263
Stream 2: Misses  = 4288896
Stream 3: Accesses  = 8460070
Stream 3: Misses  = 8245446
Stream 1+2: Accesses  = 8593328
Stream 1+2: Misses  = 8379969
Stream 1+2+3: Accesses  = 17053398
Stream 1+2+3: Misses  = 16625415
Total Accesses  = 12751333
MPKI-CORES
CORE_L2MPKI_0	89.733
CORE_L2MPKI_1	91.860
CORE_L2MPKI_2	90.461
CORE_L2MPKI_3	91.016
CORE_L2MPKI_4	92.108
CORE_L2MPKI_5	91.596
CORE_L2MPKI_6	89.775
CORE_L2MPKI_7	91.077
CORE_L2MPKI_8	91.218
CORE_L2MPKI_9	90.245
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	1.596
CORE_L2MPKI_21	1.596
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.596
CORE_L2MPKI_25	1.596
CORE_L2MPKI_26	1.596
CORE_L2MPKI_27	1.596
CORE_L2MPKI_28	1.596
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	1.596
CORE_L2MPKI_31	1.596
CORE_L2MPKI_32	1.596
CORE_L2MPKI_33	1.596
CORE_L2MPKI_34	1.596
CORE_L2MPKI_35	1.596
CORE_L2MPKI_36	1.596
CORE_L2MPKI_37	1.596
CORE_L2MPKI_38	1.596
CORE_L2MPKI_39	1.596
CORE_L2MPKI_40	1.596
CORE_L2MPKI_41	1.596
CORE_L2MPKI_42	1.596
CORE_L2MPKI_43	1.596
CORE_L2MPKI_44	1.596
CORE_L2MPKI_45	1.596
CORE_L2MPKI_46	1.596
CORE_L2MPKI_47	1.596
CORE_L2MPKI_48	1.596
CORE_L2MPKI_49	1.596
CORE_L2MPKI_50	1.596
CORE_L2MPKI_51	1.596
CORE_L2MPKI_52	1.596
CORE_L2MPKI_53	1.596
CORE_L2MPKI_54	1.596
CORE_L2MPKI_55	1.596
CORE_L2MPKI_56	1.596
CORE_L2MPKI_57	1.596
CORE_L2MPKI_58	1.596
CORE_L2MPKI_59	1.596
Avg_MPKI_Stream1= 46.252
Avg_MPKI_Stream2= 1.596
Avg_MPKI_Stream3= 1.596
MISSES-CORES
CORE_MISSES_0	181525
CORE_MISSES_1	191407
CORE_MISSES_2	186031
CORE_MISSES_3	192459
CORE_MISSES_4	195103
CORE_MISSES_5	195250
CORE_MISSES_6	185215
CORE_MISSES_7	195971
CORE_MISSES_8	186532
CORE_MISSES_9	187934
CORE_MISSES_10	214201
CORE_MISSES_11	220080
CORE_MISSES_12	222580
CORE_MISSES_13	216162
CORE_MISSES_14	221382
CORE_MISSES_15	217541
CORE_MISSES_16	223360
CORE_MISSES_17	220720
CORE_MISSES_18	220800
CORE_MISSES_19	216820
CORE_MISSES_20	219450
CORE_MISSES_21	218760
CORE_MISSES_22	221306
CORE_MISSES_23	218060
CORE_MISSES_24	217384
CORE_MISSES_25	213524
CORE_MISSES_26	220023
CORE_MISSES_27	218700
CORE_MISSES_28	218720
CORE_MISSES_29	215460
CORE_MISSES_30	212062
CORE_MISSES_31	209530
CORE_MISSES_32	213498
CORE_MISSES_33	208825
CORE_MISSES_34	212077
CORE_MISSES_35	212149
CORE_MISSES_36	210183
CORE_MISSES_37	210150
CORE_MISSES_38	208824
CORE_MISSES_39	210211
CORE_MISSES_40	209263
CORE_MISSES_41	208707
CORE_MISSES_42	206116
CORE_MISSES_43	206757
CORE_MISSES_44	209289
CORE_MISSES_45	206731
CORE_MISSES_46	207470
CORE_MISSES_47	209907
CORE_MISSES_48	209962
CORE_MISSES_49	202146
CORE_MISSES_50	207923
CORE_MISSES_51	208682
CORE_MISSES_52	204770
CORE_MISSES_53	208621
CORE_MISSES_54	205397
CORE_MISSES_55	207920
CORE_MISSES_56	211291
CORE_MISSES_57	210623
CORE_MISSES_58	206025
CORE_MISSES_59	206773
L2_MISSES = 12534342
L2_total_cache_accesses = 12751333
L2_total_cache_misses = 12534342
L2_total_cache_miss_rate = 0.9830
L2_total_cache_pending_hits = 11430
L2_total_cache_reservation_fails = 11754474
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 200119
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 10734
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8279811
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7733895
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4254179
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3972100
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 5386
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 693
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 351
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 48379
L2_cache_data_port_util = 0.030
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=40437919
icnt_total_pkts_simt_to_mem=31892602
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       1.4293
gpu_ipc_2 =     187.7421
gpu_ipc_3 =     269.0941
gpu_tot_sim_cycle_stream_1 = 14601178
gpu_tot_sim_cycle_stream_2 = 14599524
gpu_tot_sim_cycle_stream_3 = 14579705
gpu_sim_insn_1 = 20869728
gpu_sim_insn_2 = 2740944640
gpu_sim_insn_3 = 3923312928
gpu_sim_cycle = 14601179
gpu_sim_insn = 6685127296
gpu_ipc =     457.8484
gpu_tot_sim_cycle = 14601179
gpu_tot_sim_insn = 6685127296
gpu_tot_ipc =     457.8484
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 72507308
gpu_stall_icnt2sh    = 223396
gpu_total_sim_rate=252097

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 105656016
	L1I_total_cache_misses = 86429
	L1I_total_cache_miss_rate = 0.0008
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 133353
L1D_cache:
	L1D_cache_core[0]: Access = 218, Miss = 218, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 414
	L1D_cache_core[1]: Access = 216, Miss = 216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 526
	L1D_cache_core[2]: Access = 216, Miss = 216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 470
	L1D_cache_core[3]: Access = 218, Miss = 218, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 436
	L1D_cache_core[4]: Access = 216, Miss = 216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 487
	L1D_cache_core[5]: Access = 228, Miss = 228, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 546
	L1D_cache_core[6]: Access = 214, Miss = 214, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 549
	L1D_cache_core[7]: Access = 222, Miss = 222, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 507
	L1D_cache_core[8]: Access = 216, Miss = 216, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 528
	L1D_cache_core[9]: Access = 220, Miss = 220, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 566
	L1D_cache_core[10]: Access = 214200, Miss = 214200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13184282
	L1D_cache_core[11]: Access = 220080, Miss = 220080, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13113211
	L1D_cache_core[12]: Access = 222580, Miss = 222580, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13175692
	L1D_cache_core[13]: Access = 216160, Miss = 216160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13161846
	L1D_cache_core[14]: Access = 221380, Miss = 221380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13136667
	L1D_cache_core[15]: Access = 217540, Miss = 217540, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13156144
	L1D_cache_core[16]: Access = 223360, Miss = 223360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13167806
	L1D_cache_core[17]: Access = 220720, Miss = 220720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13231155
	L1D_cache_core[18]: Access = 220800, Miss = 220800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13162508
	L1D_cache_core[19]: Access = 216820, Miss = 216820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13232436
	L1D_cache_core[20]: Access = 219440, Miss = 219440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13138126
	L1D_cache_core[21]: Access = 218760, Miss = 218760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13234467
	L1D_cache_core[22]: Access = 221300, Miss = 221300, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13230283
	L1D_cache_core[23]: Access = 218060, Miss = 218060, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13119432
	L1D_cache_core[24]: Access = 217380, Miss = 217380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13243628
	L1D_cache_core[25]: Access = 213520, Miss = 213520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13152192
	L1D_cache_core[26]: Access = 220020, Miss = 220020, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13208833
	L1D_cache_core[27]: Access = 218700, Miss = 218700, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13232530
	L1D_cache_core[28]: Access = 218720, Miss = 218720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13296503
	L1D_cache_core[29]: Access = 215460, Miss = 215460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13151321
	L1D_cache_core[30]: Access = 212054, Miss = 212054, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13000617
	L1D_cache_core[31]: Access = 209527, Miss = 209527, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13004707
	L1D_cache_core[32]: Access = 213503, Miss = 213503, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12823662
	L1D_cache_core[33]: Access = 208824, Miss = 208824, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12950183
	L1D_cache_core[34]: Access = 212082, Miss = 212082, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12840929
	L1D_cache_core[35]: Access = 212155, Miss = 212155, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12920628
	L1D_cache_core[36]: Access = 210194, Miss = 210194, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12907606
	L1D_cache_core[37]: Access = 210151, Miss = 210151, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12838343
	L1D_cache_core[38]: Access = 208840, Miss = 208840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12836615
	L1D_cache_core[39]: Access = 210229, Miss = 210229, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12845046
	L1D_cache_core[40]: Access = 209256, Miss = 209256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12900753
	L1D_cache_core[41]: Access = 208703, Miss = 208703, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12949552
	L1D_cache_core[42]: Access = 206118, Miss = 206118, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12890339
	L1D_cache_core[43]: Access = 206760, Miss = 206760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12990286
	L1D_cache_core[44]: Access = 209292, Miss = 209292, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12999016
	L1D_cache_core[45]: Access = 206733, Miss = 206733, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12804313
	L1D_cache_core[46]: Access = 207475, Miss = 207475, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12872270
	L1D_cache_core[47]: Access = 209935, Miss = 209935, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12818792
	L1D_cache_core[48]: Access = 209976, Miss = 209976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12885343
	L1D_cache_core[49]: Access = 202163, Miss = 202163, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12774357
	L1D_cache_core[50]: Access = 207931, Miss = 207931, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12956879
	L1D_cache_core[51]: Access = 208693, Miss = 208693, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12909153
	L1D_cache_core[52]: Access = 204791, Miss = 204791, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12968461
	L1D_cache_core[53]: Access = 208639, Miss = 208639, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12859615
	L1D_cache_core[54]: Access = 205410, Miss = 205410, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12817374
	L1D_cache_core[55]: Access = 207928, Miss = 207928, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12858759
	L1D_cache_core[56]: Access = 211307, Miss = 211307, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12791076
	L1D_cache_core[57]: Access = 210639, Miss = 210639, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12794330
	L1D_cache_core[58]: Access = 206051, Miss = 206051, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12716608
	L1D_cache_core[59]: Access = 206796, Miss = 206796, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12898439
	L1D_total_cache_accesses = 10639339
	L1D_total_cache_misses = 10639339
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 650158142
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.007
L1C_cache:
	L1C_total_cache_accesses = 529355
	L1C_total_cache_misses = 1120
	L1C_total_cache_miss_rate = 0.0021
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6384923
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 525568543
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 528235
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4254416
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 124589599
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 105569587
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 86429
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 133353
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
2524, 1950, 2524, 1912, 2524, 1912, 2524, 1893, 2524, 1893, 2524, 1893, 2524, 1893, 2524, 1893, 1945, 1893, 1945, 1893, 1893, 1656, 1893, 1566, 1893, 1617, 1893, 1451, 1893, 1337, 1893, 1337, 
gpgpu_n_tot_thrd_icount = 6689387520
gpgpu_n_tot_w_icount = 209043360
gpgpu_n_stall_shd_mem = 796084717
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8491018
gpgpu_n_mem_write_global = 4254316
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 206401216
gpgpu_n_store_insn = 136141536
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 16939360
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 796084717
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1192720357	W0_Idle:138800937	W0_Scoreboard:211576023	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:209044163
Warp Occupancy Distribution:
Stall:406819585	W0_Idle:89676600	W0_Scoreboard:43922272	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:43628703
Warp Occupancy Distribution:
Stall:395487969	W0_Idle:21992941	W0_Scoreboard:82543712	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:84022538
warp_utilization0: 0.119308
warp_utilization1: 0.074701
warp_utilization2: 0.143863
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 51078384 {8:6384798,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 578586976 {136:4254316,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 84802208 {40:2097994,72:3692,136:4534,}
traffic_breakdown_coretomem[INST_ACC_R] = 51440 {8:6430,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 868283024 {136:6384434,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 34032584 {8:4254073,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 84794448 {40:2097800,72:3692,136:4534,}
traffic_breakdown_memtocore[INST_ACC_R] = 874480 {136:6430,}
maxmrqlatency = 1315 
maxdqlatency = 0 
maxmflatency = 7368 
averagemflatency = 1449 
averagemflatency_1 = 1320 
averagemflatency_2= 1503 
averagemflatency_3 = 1526 
averagemrqlatency_1 = 62 
averagemrqlatency_2 = 74 
averagemrqlatency_3 = 73 
max_icnt2mem_latency = 6968 
max_icnt2sh_latency = 14601178 
mrq_lat_table:5146818 	153914 	257701 	583587 	1731127 	2981086 	3999518 	3052352 	762254 	13567 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	33857 	273200 	2748121 	7829923 	1855534 	3955 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	52073 	67427 	255300 	462396 	637154 	1765613 	4888078 	4300847 	321215 	1405 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	7431426 	1051207 	7592 	293 	0 	0 	0 	0 	0 	1418 	2404 	5109 	9655 	19265 	41529 	82620 	162155 	314404 	624851 	1204708 	1785954 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	58 	1143 	27999 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        30        26        26        28        30        24        30        20        32        28        24        30        32 
dram[1]:        30        32        32        22        20        22        28        24        20        28        18        28        18        26        34        34 
dram[2]:        32        32        28        20        24        24        24        26        18        20        30        18        22        30        32        24 
dram[3]:        38        32        40        22        22        22        26        26        16        36        30        22        20        18        30        18 
dram[4]:        32        38        22        40        24        20        28        20        22        18        20        32        20        34        32        28 
dram[5]:        36        40        22        22        24        24        24        18        22        26        22        28        28        34        32        22 
maximum service time to same row:
dram[0]:      1304      1323      1407      1814      2419      2232      1729      1821      2207      2298      1822      1830      1797      2117      1916      2281 
dram[1]:      1144      1377      1201      1186      2161      1729      1735      1725      1986      2117      1819      1709      1800      1885      2323      1862 
dram[2]:      1122      1367      1259      1319      1704      2753      1699      1707      2509      2040      1760      1735      1747      1740      1979      2125 
dram[3]:      1437      1488      1710      1420      1704      1784      1697      1720      2226      1898      1758      1732      1797      1745      1970      2163 
dram[4]:      1183      1335      1199      1491      2086      1774      1710      1738      2143      2125      1719      1732      1709      1764      2141      1857 
dram[5]:      1516      1283      1412      1238      1691      1766      1710      1755      1887      1863      1713      1737      1707      1769      1934      1832 
average row accesses per activate:
dram[0]:  1.337088  1.345023  1.350434  1.354341  1.342215  1.347933  1.344739  1.349259  1.335454  1.343549  1.341583  1.344816  1.340843  1.349136  1.343776  1.350223 
dram[1]:  1.344203  1.351764  1.347711  1.352717  1.345491  1.345484  1.343739  1.347082  1.336357  1.337397  1.342272  1.345740  1.344165  1.344471  1.346039  1.346530 
dram[2]:  1.345689  1.344010  1.353414  1.349782  1.344266  1.332979  1.348137  1.344488  1.340587  1.339528  1.343225  1.340311  1.343561  1.339846  1.350797  1.343222 
dram[3]:  1.352305  1.348974  1.348562  1.350183  1.346291  1.339836  1.346068  1.341892  1.339565  1.338035  1.339153  1.343065  1.342620  1.345867  1.344592  1.341897 
dram[4]:  1.342816  1.351301  1.346138  1.354160  1.344721  1.343845  1.343926  1.350324  1.339143  1.345501  1.329254  1.343850  1.342729  1.347818  1.342890  1.345177 
dram[5]:  1.344606  1.348171  1.345863  1.348550  1.345753  1.343724  1.346674  1.341975  1.337810  1.341582  1.340689  1.346399  1.340615  1.347504  1.347885  1.343392 
average row locality = 18681946/13895051 = 1.344504
average row locality_1 = 6886276/5771690 = 1.193113
average row locality_2 = 6015441/4153825 = 1.448169
average row locality_3 = 5780229/3969536 = 1.456147
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    132992    130067    129083    127701    131699    129814    132353    131037    132653    129789    131718    130683    132254    130168    131683    130209 
dram[1]:    129347    127646    128750    127479    129675    129591    130722    130558    131151    130662    130339    129877    130148    130328    130270    130167 
dram[2]:    129849    131006    127806    129640    131161    136092    130700    133248    130718    131105    130503    132140    131404    133397    129552    132770 
dram[3]:    127342    128349    128519    128349    129609    131943    130180    132328    129949    130810    131019    129985    130373    129612    130732    131575 
dram[4]:    131130    129205    130122    128055    131123    131986    132590    130770    131289    130036    136144    130841    131478    130408    132041    132180 
dram[5]:    129155    128505    129103    128553    129557    131007    130324    132311    130780    130280    130618    129408    131246    129366    129912    132235 
total reads: 12534136
bank skew: 136144/127342 = 1.07
chip skew: 2101091/2076710 = 1.01
number of total write accesses:
dram[0]:     66432     63510     62573     61109     65169     63268     65805     64503     66139     63278     65175     64123     65751     63684     65195     63714 
dram[1]:     62796     61090     62249     60918     63146     63055     64182     64024     64650     64158     63826     63347     63651     63854     63790     63672 
dram[2]:     63287     64452     61294     63067     64634     69539     64159     66716     64213     64590     63953     65588     64897     66910     63069     66262 
dram[3]:     60789     61801     62014     61781     63086     65392     63647     65797     63448     64301     64501     63462     63884     63135     64249     65076 
dram[4]:     64564     62650     63625     61541     64589     65445     66049     64233     64793     63517     69598     64287     64983     63919     65542     65673 
dram[5]:     62602     61950     62552     62051     63027     64474     63787     65782     64283     63764     64098     62886     64765     62882     63432     65734 
total reads: 6147906
bank skew: 69598/60789 = 1.14
chip skew: 1036630/1012408 = 1.02
average mf latency per bank:
dram[0]:       1007       945      1014       953      1016       958      1019       965       999       942      1007       946      1011       955      1021       964
dram[1]:        921       912       928       919       935       920       936       927       914       905       923       913       927       917       937       926
dram[2]:        980      1119       994      1123       992      1277       999      1132       979      1114       985      1117       990      1128      1002      1135
dram[3]:        928       975       928       983       936       991       940       986       923       969       925       976       932       981       940       994
dram[4]:       1032      1029      1035      1036      1040      1036      1048      1041      1029      1023      1039      1026      1036      1034      1046      1045
dram[5]:        943       965       949       970       954       977       959       980       940       963       945       968       949       975       961       984
maximum mf latency per bank:
dram[0]:       5552      4817      4745      5671      5253      5550      6080      4980      6287      4695      5953      6061      6229      4949      5812      5589
dram[1]:       5333      5168      5592      5266      5420      5751      6076      5026      5801      5332      4655      5235      5587      5776      5780      5532
dram[2]:       6097      6353      5130      6141      6012      7248      5936      6253      5735      6846      5571      7368      5884      7154      5220      6572
dram[3]:       5363      5446      5355      5869      5084      4622      5703      5853      5195      5232      5286      6150      6077      5146      4727      5563
dram[4]:       6237      5378      5645      4857      5167      5898      5298      5682      5428      5608      5891      4685      6376      5334      5779      5554
dram[5]:       4492      5509      4962      5545      4769      5882      5644      5720      5348      5385      4632      5057      5778      5254      5044      5322
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19273555 n_nop=8382450 n_act=2322254 n_pre=2322241 n_req=2802930 n_req_1=321030 n_req_2=1020841 n_req_3=1461059 n_rd=4187772 n_write=2058838 bw_util=0.5817 bw_util_1=0.06662 bw_util_2=0.2119 bw_util_3=0.3032 blp=10.099314 blp_1= 1.784734 blp_2= 3.553386 blp_3= 4.846009
 n_activity=19257739 dram_eff=0.5822 dram_eff_1=0.06668 dram_eff_2=0.212 dram_eff_3=0.3035
bk0: 265982a 7826164i bk1: 260134a 7874549i bk2: 258164a 7784800i bk3: 255402a 7712402i bk4: 263398a 6921764i bk5: 259626a 6856265i bk6: 264704a 6259076i bk7: 262074a 6089091i bk8: 265302a 7821529i bk9: 259574a 7907276i bk10: 263434a 7428768i bk11: 261364a 7283850i bk12: 264508a 6829912i bk13: 260336a 6835271i bk14: 263360a 6311582i bk15: 260410a 6220087i 
bw_dist = 0.067	0.212	0.303	0.417	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.4033
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19273555 n_nop=8502005 n_act=2296687 n_pre=2296671 n_req=2785671 n_req_1=304027 n_req_2=1020830 n_req_3=1460814 n_rd=4153390 n_write=2024802 bw_util=0.5781 bw_util_1=0.0631 bw_util_2=0.2119 bw_util_3=0.3032 blp=9.886477 blp_1= 1.763201 blp_2= 3.542072 blp_3= 4.800198
 n_activity=19238126 dram_eff=0.5792 dram_eff_1=0.06321 dram_eff_2=0.2123 dram_eff_3=0.3037
bk0: 258694a 8392722i bk1: 255292a 8331055i bk2: 257500a 7944383i bk3: 254956a 7854973i bk4: 259348a 7315745i bk5: 259178a 7051817i bk6: 261444a 6625081i bk7: 261116a 6350550i bk8: 262298a 8142922i bk9: 261324a 7863586i bk10: 260678a 7699300i bk11: 259754a 7544399i bk12: 260296a 7238108i bk13: 260656a 6934089i bk14: 260528a 6648927i bk15: 260328a 6411637i 
bw_dist = 0.063	0.212	0.303	0.420	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.8874
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19273555 n_nop=8328614 n_act=2334782 n_pre=2334767 n_req=2810155 n_req_1=328197 n_req_2=1020838 n_req_3=1461120 n_rd=4202150 n_write=2073242 bw_util=0.5832 bw_util_1=0.06811 bw_util_2=0.2119 bw_util_3=0.3032 blp=10.190783 blp_1= 1.814913 blp_2= 3.583500 blp_3= 4.863005
 n_activity=19265331 dram_eff=0.5835 dram_eff_1=0.06814 dram_eff_2=0.212 dram_eff_3=0.3034
bk0: 259698a 8189141i bk1: 262012a 7739233i bk2: 255610a 7882249i bk3: 259280a 7392437i bk4: 262320a 6938044i bk5: 272174a 5954892i bk6: 261398a 6421680i bk7: 266494a 5739434i bk8: 261430a 8043837i bk9: 262206a 7686213i bk10: 261006a 7524570i bk11: 264278a 7040697i bk12: 262808a 6878475i bk13: 266792a 6306970i bk14: 259104a 6549988i bk15: 265540a 5792907i 
bw_dist = 0.068	0.212	0.303	0.416	0.000
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.6672
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19273555 n_nop=8471731 n_act=2303909 n_pre=2303894 n_req=2789674 n_req_1=307932 n_req_2=1020839 n_req_3=1460903 n_rd=4161323 n_write=2032698 bw_util=0.579 bw_util_1=0.06391 bw_util_2=0.2119 bw_util_3=0.3032 blp=9.948043 blp_1= 1.774023 blp_2= 3.554900 blp_3= 4.807027
 n_activity=19240997 dram_eff=0.5799 dram_eff_1=0.06402 dram_eff_2=0.2122 dram_eff_3=0.3037
bk0: 254682a 8610553i bk1: 256698a 8206905i bk2: 257038a 7936236i bk3: 256698a 7711662i bk4: 259214a 7291083i bk5: 263884a 6696140i bk6: 260360a 6618517i bk7: 264656a 6057951i bk8: 259898a 8224961i bk9: 261619a 7849761i bk10: 262036a 7593415i bk11: 259966a 7461737i bk12: 260746a 7169998i bk13: 259220a 6991122i bk14: 261460a 6569857i bk15: 263148a 6126575i 
bw_dist = 0.064	0.212	0.303	0.419	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.036
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19273555 n_nop=8342252 n_act=2331275 n_pre=2331261 n_req=2808450 n_req_1=326588 n_req_2=1020836 n_req_3=1461026 n_rd=4198761 n_write=2070006 bw_util=0.5829 bw_util_1=0.06778 bw_util_2=0.2119 bw_util_3=0.3032 blp=10.168861 blp_1= 1.802398 blp_2= 3.572220 blp_3= 4.855232
 n_activity=19262247 dram_eff=0.5832 dram_eff_1=0.06782 dram_eff_2=0.212 dram_eff_3=0.3034
bk0: 262260a 8033121i bk1: 258410a 7991282i bk2: 260243a 7625293i bk3: 256108a 7629276i bk4: 262246a 6956422i bk5: 263972a 6535226i bk6: 265180a 6167312i bk7: 261538a 6099875i bk8: 262574a 7990571i bk9: 260072a 7825075i bk10: 272288a 6790703i bk11: 261680a 7221796i bk12: 262952a 6874943i bk13: 260816a 6701440i bk14: 264074a 6230812i bk15: 264348a 5877486i 
bw_dist = 0.068	0.212	0.303	0.417	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.5884
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19273555 n_nop=8460492 n_act=2306135 n_pre=2306122 n_req=2791368 n_req_1=309619 n_req_2=1020849 n_req_3=1460900 n_rd=4164680 n_write=2036126 bw_util=0.5793 bw_util_1=0.06426 bw_util_2=0.2119 bw_util_3=0.3032 blp=9.970106 blp_1= 1.771253 blp_2= 3.559890 blp_3= 4.816005
 n_activity=19242395 dram_eff=0.5802 dram_eff_1=0.06436 dram_eff_2=0.2122 dram_eff_3=0.3037
bk0: 258310a 8353009i bk1: 257004a 8161522i bk2: 258206a 7826458i bk3: 257106a 7655604i bk4: 259114a 7257920i bk5: 262012a 6799757i bk6: 260648a 6602562i bk7: 264622a 6028414i bk8: 261550a 8137004i bk9: 260552a 7922482i bk10: 261232a 7622904i bk11: 258816a 7518584i bk12: 262490a 7029102i bk13: 258730a 7022570i bk14: 259820a 6695216i bk15: 264468a 6036661i 
bw_dist = 0.064	0.212	0.303	0.419	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.0823

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1072978, Miss = 1054456, Miss_rate = 0.983, Pending_hits = 1362, Reservation_fails = 1041477
L2_cache_bank[1]: Access = 1054791, Miss = 1039487, Miss_rate = 0.985, Pending_hits = 850, Reservation_fails = 1052036
L2_cache_bank[2]: Access = 1054768, Miss = 1040421, Miss_rate = 0.986, Pending_hits = 733, Reservation_fails = 899979
L2_cache_bank[3]: Access = 1050728, Miss = 1036330, Miss_rate = 0.986, Pending_hits = 717, Reservation_fails = 994979
L2_cache_bank[4]: Access = 1055809, Miss = 1041716, Miss_rate = 0.987, Pending_hits = 741, Reservation_fails = 706241
L2_cache_bank[5]: Access = 1098028, Miss = 1059419, Miss_rate = 0.965, Pending_hits = 1323, Reservation_fails = 1202344
L2_cache_bank[6]: Access = 1051203, Miss = 1037734, Miss_rate = 0.987, Pending_hits = 700, Reservation_fails = 849704
L2_cache_bank[7]: Access = 1062369, Miss = 1042967, Miss_rate = 0.982, Pending_hits = 1019, Reservation_fails = 1114229
L2_cache_bank[8]: Access = 1074567, Miss = 1055931, Miss_rate = 0.983, Pending_hits = 1264, Reservation_fails = 969564
L2_cache_bank[9]: Access = 1061426, Miss = 1043497, Miss_rate = 0.983, Pending_hits = 861, Reservation_fails = 974236
L2_cache_bank[10]: Access = 1055206, Miss = 1040711, Miss_rate = 0.986, Pending_hits = 902, Reservation_fails = 880029
L2_cache_bank[11]: Access = 1059460, Miss = 1041673, Miss_rate = 0.983, Pending_hits = 958, Reservation_fails = 1069656
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 1072978, Miss = 1054456 (0.983), PendingHit = 1362 (0.00127)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 1054791, Miss = 1039487 (0.985), PendingHit = 850 (0.000806)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 1054768, Miss = 1040421 (0.986), PendingHit = 733 (0.000695)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 1050728, Miss = 1036330 (0.986), PendingHit = 717 (0.000682)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 1055809, Miss = 1041716 (0.987), PendingHit = 741 (0.000702)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 1098028, Miss = 1059419 (0.965), PendingHit = 1323 (0.0012)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 1051203, Miss = 1037734 (0.987), PendingHit = 700 (0.000666)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 1062369, Miss = 1042967 (0.982), PendingHit = 1019 (0.000959)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 1074567, Miss = 1055931 (0.983), PendingHit = 1264 (0.00118)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 1061426, Miss = 1043497 (0.983), PendingHit = 861 (0.000811)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 1055206, Miss = 1040711 (0.986), PendingHit = 902 (0.000855)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 1059460, Miss = 1041673 (0.983), PendingHit = 958 (0.000904)
L2 Cache Total Miss Rate = 0.983
Stream 1: L2 Cache Miss Rate = 0.951
Stream 2: L2 Cache Miss Rate = 0.999
Stream 3: L2 Cache Miss Rate = 0.975
Stream 1: Accesses  = 4302065
Stream 1: Misses  = 4091073
Stream 2: Accesses  = 4291263
Stream 2: Misses  = 4288896
Stream 3: Accesses  = 8460070
Stream 3: Misses  = 8245446
Stream 1+2: Accesses  = 8593328
Stream 1+2: Misses  = 8379969
Stream 1+2+3: Accesses  = 17053398
Stream 1+2+3: Misses  = 16625415
Total Accesses  = 12751333
MPKI-CORES
CORE_L2MPKI_0	89.733
CORE_L2MPKI_1	91.860
CORE_L2MPKI_2	90.461
CORE_L2MPKI_3	91.016
CORE_L2MPKI_4	92.108
CORE_L2MPKI_5	91.596
CORE_L2MPKI_6	89.775
CORE_L2MPKI_7	91.077
CORE_L2MPKI_8	91.218
CORE_L2MPKI_9	90.245
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	1.596
CORE_L2MPKI_21	1.596
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.596
CORE_L2MPKI_25	1.596
CORE_L2MPKI_26	1.596
CORE_L2MPKI_27	1.596
CORE_L2MPKI_28	1.596
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	1.596
CORE_L2MPKI_31	1.596
CORE_L2MPKI_32	1.596
CORE_L2MPKI_33	1.596
CORE_L2MPKI_34	1.596
CORE_L2MPKI_35	1.596
CORE_L2MPKI_36	1.596
CORE_L2MPKI_37	1.596
CORE_L2MPKI_38	1.596
CORE_L2MPKI_39	1.596
CORE_L2MPKI_40	1.596
CORE_L2MPKI_41	1.596
CORE_L2MPKI_42	1.596
CORE_L2MPKI_43	1.596
CORE_L2MPKI_44	1.596
CORE_L2MPKI_45	1.596
CORE_L2MPKI_46	1.596
CORE_L2MPKI_47	1.596
CORE_L2MPKI_48	1.596
CORE_L2MPKI_49	1.596
CORE_L2MPKI_50	1.596
CORE_L2MPKI_51	1.596
CORE_L2MPKI_52	1.596
CORE_L2MPKI_53	1.596
CORE_L2MPKI_54	1.596
CORE_L2MPKI_55	1.596
CORE_L2MPKI_56	1.596
CORE_L2MPKI_57	1.596
CORE_L2MPKI_58	1.596
CORE_L2MPKI_59	1.596
Avg_MPKI_Stream1= 46.252
Avg_MPKI_Stream2= 1.596
Avg_MPKI_Stream3= 1.596
MISSES-CORES
CORE_MISSES_0	181525
CORE_MISSES_1	191407
CORE_MISSES_2	186031
CORE_MISSES_3	192459
CORE_MISSES_4	195103
CORE_MISSES_5	195250
CORE_MISSES_6	185215
CORE_MISSES_7	195971
CORE_MISSES_8	186532
CORE_MISSES_9	187934
CORE_MISSES_10	214201
CORE_MISSES_11	220080
CORE_MISSES_12	222580
CORE_MISSES_13	216162
CORE_MISSES_14	221382
CORE_MISSES_15	217541
CORE_MISSES_16	223360
CORE_MISSES_17	220720
CORE_MISSES_18	220800
CORE_MISSES_19	216820
CORE_MISSES_20	219450
CORE_MISSES_21	218760
CORE_MISSES_22	221306
CORE_MISSES_23	218060
CORE_MISSES_24	217384
CORE_MISSES_25	213524
CORE_MISSES_26	220023
CORE_MISSES_27	218700
CORE_MISSES_28	218720
CORE_MISSES_29	215460
CORE_MISSES_30	212062
CORE_MISSES_31	209530
CORE_MISSES_32	213498
CORE_MISSES_33	208825
CORE_MISSES_34	212077
CORE_MISSES_35	212149
CORE_MISSES_36	210183
CORE_MISSES_37	210150
CORE_MISSES_38	208824
CORE_MISSES_39	210211
CORE_MISSES_40	209263
CORE_MISSES_41	208707
CORE_MISSES_42	206116
CORE_MISSES_43	206757
CORE_MISSES_44	209289
CORE_MISSES_45	206731
CORE_MISSES_46	207470
CORE_MISSES_47	209907
CORE_MISSES_48	209962
CORE_MISSES_49	202146
CORE_MISSES_50	207923
CORE_MISSES_51	208682
CORE_MISSES_52	204770
CORE_MISSES_53	208621
CORE_MISSES_54	205397
CORE_MISSES_55	207920
CORE_MISSES_56	211291
CORE_MISSES_57	210623
CORE_MISSES_58	206025
CORE_MISSES_59	206773
L2_MISSES = 12534342
L2_total_cache_accesses = 12751333
L2_total_cache_misses = 12534342
L2_total_cache_miss_rate = 0.9830
L2_total_cache_pending_hits = 11430
L2_total_cache_reservation_fails = 11754474
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 200119
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 10734
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8279811
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7733895
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4254179
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3972100
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 5386
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 693
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 351
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 48379
L2_cache_data_port_util = 0.030
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=40437919
icnt_total_pkts_simt_to_mem=31892602
