{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1458317184455 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1458317184486 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 18 17:06:24 2016 " "Processing started: Fri Mar 18 17:06:24 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1458317184486 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1458317184486 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO -c DE0_NANO " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO -c DE0_NANO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1458317184486 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "sdram_control/Sdram_RD_RAM.qip " "Tcl Script File sdram_control/Sdram_RD_RAM.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE sdram_control/Sdram_RD_RAM.qip " "set_global_assignment -name QIP_FILE sdram_control/Sdram_RD_RAM.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1458317185189 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Quartus II" 0 -1 1458317185189 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1458317185799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "squarecase.sv 1 1 " "Found 1 design units, including 1 entities, in source file squarecase.sv" { { "Info" "ISGN_ENTITY_NAME" "1 squarecase " "Found entity 1: squarecase" {  } { { "squarecase.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/Test_MTL/squarecase.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458317214085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458317214085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lt_spi.sv 1 1 " "Found 1 design units, including 1 entities, in source file lt_spi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LT_SPI " "Found entity 1: LT_SPI" {  } { { "LT_SPI.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/Test_MTL/LT_SPI.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458317214100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458317214100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_block.sv 1 1 " "Found 1 design units, including 1 entities, in source file color_block.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Color_block " "Found entity 1: Color_block" {  } { { "Color_block.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/Test_MTL/Color_block.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458317214100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458317214100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myspi.sv 1 1 " "Found 1 design units, including 1 entities, in source file myspi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MySPI " "Found entity 1: MySPI" {  } { { "../MySPI.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/Test_MTL/MySPI.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458317214116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458317214116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/sdram_wr_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/sdram_wr_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_WR_FIFO " "Found entity 1: Sdram_WR_FIFO" {  } { { "sdram_control/Sdram_WR_FIFO.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/Test_MTL/sdram_control/Sdram_WR_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458317214116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458317214116 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "sdram_control/Sdram_RD_RAM.v " "Can't analyze file -- file sdram_control/Sdram_RD_RAM.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1458317214132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/sdram_rd_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/sdram_rd_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_RD_FIFO " "Found entity 1: Sdram_RD_FIFO" {  } { { "sdram_control/Sdram_RD_FIFO.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/Test_MTL/sdram_control/Sdram_RD_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458317214147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458317214147 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 sdram_control.v(322) " "Verilog HDL Expression warning at sdram_control.v(322): truncated literal to match 16 bits" {  } { { "sdram_control/sdram_control.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/Test_MTL/sdram_control/sdram_control.v" 322 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1458317214147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/sdram_control.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/sdram_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_control " "Found entity 1: sdram_control" {  } { { "sdram_control/sdram_control.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/Test_MTL/sdram_control/sdram_control.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458317214147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458317214147 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 sdr_data_path.v(68) " "Verilog HDL Expression warning at sdr_data_path.v(68): truncated literal to match 1 bits" {  } { { "sdram_control/sdr_data_path.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/Test_MTL/sdram_control/sdr_data_path.v" 68 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1458317214163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/sdr_data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/sdr_data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_data_path " "Found entity 1: sdr_data_path" {  } { { "sdram_control/sdr_data_path.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/Test_MTL/sdram_control/sdr_data_path.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458317214163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458317214163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/control_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/control_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_interface " "Found entity 1: control_interface" {  } { { "sdram_control/control_interface.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/Test_MTL/sdram_control/control_interface.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458317214178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458317214178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/command.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/command.v" { { "Info" "ISGN_ENTITY_NAME" "1 command " "Found entity 1: command" {  } { { "sdram_control/command.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/Test_MTL/sdram_control/command.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458317214194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458317214194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano.sv 3 3 " "Found 3 design units, including 3 entities, in source file de0_nano.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO " "Found entity 1: DE0_NANO" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/Test_MTL/DE0_NANO.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458317214194 ""} { "Info" "ISGN_ENTITY_NAME" "2 touch_buffer " "Found entity 2: touch_buffer" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/Test_MTL/DE0_NANO.sv" 547 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458317214194 ""} { "Info" "ISGN_ENTITY_NAME" "3 reset_delay " "Found entity 3: reset_delay" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/Test_MTL/DE0_NANO.sv" 585 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458317214194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458317214194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_PLL " "Found entity 1: MTL_PLL" {  } { { "MTL_PLL.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/Test_MTL/MTL_PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458317214210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458317214210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_PLL " "Found entity 1: RAM_PLL" {  } { { "RAM_PLL.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/Test_MTL/RAM_PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458317214210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458317214210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file mtl_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mtl_controller " "Found entity 1: mtl_controller" {  } { { "mtl_controller.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/Test_MTL/mtl_controller.sv" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458317214225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458317214225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "loading_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file loading_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 Loading_ROM " "Found entity 1: Loading_ROM" {  } { { "Loading_ROM.v" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/Test_MTL/Loading_ROM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458317214225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458317214225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cube.sv 1 1 " "Found 1 design units, including 1 entities, in source file cube.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CUBE " "Found entity 1: CUBE" {  } { { "CUBE.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/Test_MTL/CUBE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458317214241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458317214241 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LineCUBE.sv(23) " "Verilog HDL information at LineCUBE.sv(23): always construct contains both blocking and non-blocking assignments" {  } { { "LineCUBE.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/Test_MTL/LineCUBE.sv" 23 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1458317214241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "linecube.sv 1 1 " "Found 1 design units, including 1 entities, in source file linecube.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LineCUBE " "Found entity 1: LineCUBE" {  } { { "LineCUBE.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/Test_MTL/LineCUBE.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458317214241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458317214241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lineoblique.sv 1 1 " "Found 1 design units, including 1 entities, in source file lineoblique.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lineoblique " "Found entity 1: lineoblique" {  } { { "lineoblique.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/Test_MTL/lineoblique.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458317214257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458317214257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "linecube_testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file linecube_testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lineCUBE_testbench " "Found entity 1: lineCUBE_testbench" {  } { { "lineCUBE_testbench.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/Test_MTL/lineCUBE_testbench.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458317214257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458317214257 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "L1_Out_length squarecase.sv(48) " "Verilog HDL error at squarecase.sv(48): object \"L1_Out_length\" is not declared" {  } { { "squarecase.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/Test_MTL/squarecase.sv" 48 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1458317214257 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "L1_Out_length squarecase.sv(49) " "Verilog HDL error at squarecase.sv(49): object \"L1_Out_length\" is not declared" {  } { { "squarecase.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/Test_MTL/squarecase.sv" 49 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1458317214257 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "L1_In_length squarecase.sv(53) " "Verilog HDL error at squarecase.sv(53): object \"L1_In_length\" is not declared" {  } { { "squarecase.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/M1_PELEC/Test_MTL/squarecase.sv" 53 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1458317214257 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "668 " "Peak virtual memory: 668 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1458317214600 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Mar 18 17:06:54 2016 " "Processing ended: Fri Mar 18 17:06:54 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1458317214600 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1458317214600 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:10 " "Total CPU time (on all processors): 00:01:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1458317214600 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1458317214600 ""}
