Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date              : Mon Aug 12 12:16:49 2024
| Host              : DESKTOP-RPBGQSN running 64-bit major release  (build 9200)
| Command           : report_timing_summary -file ../reports/syn_timing.rpt
| Design            : firFixedAXI
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.30 05-15-2022
| Design State      : Synthesized
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (20)
6. checking no_output_delay (34)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (20)
-------------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (34)
--------------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.896        0.000                      0                 1706       -0.066      -10.264                    202                 1706        3.375        0.000                       0                   783  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.907}        7.813           127.992         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 4.896        0.000                      0                 1706       -0.066      -10.264                    202                 1706        3.375        0.000                       0                   783  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.896ns,  Total Violation        0.000ns
Hold  :          202  Failing Endpoints,  Worst Slack       -0.066ns,  Total Violation      -10.264ns
PW    :            0  Failing Endpoints,  Worst Slack        3.375ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.896ns  (required time - arrival time)
  Source:                 DUT/arg__18/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.907ns period=7.813ns})
  Destination:            DUT/EVEN_ORDER_Pipe.mulPipe2_reg[24][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.907ns period=7.813ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (clk rise@7.813ns - clk rise@0.000ns)
  Data Path Delay:        2.762ns  (logic 1.884ns (68.211%)  route 0.878ns (31.789%))
  Logic Levels:           9  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.927ns = ( 10.740 - 7.813 ) 
    Source Clock Delay      (SCD):    3.355ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                         INBUF (Prop_INBUF_PAD_O)     0.582     0.582 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.582    clk_IBUF_inst/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.582 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.743    clk_IBUF
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.771 r  clk_IBUF_BUFG_inst/O
                         net (fo=907, unplaced)       2.584     3.355    DUT/arg__18/CLK
                         DSP_A_B_DATA                                 r  DUT/arg__18/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[17])
                                                      0.234     3.589 r  DUT/arg__18/DSP_A_B_DATA_INST/A2_DATA[17]
                         net (fo=1, unplaced)         0.000     3.589    DUT/arg__18/DSP_A_B_DATA.A2_DATA<17>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[17]_A2A1[17])
                                                      0.076     3.665 r  DUT/arg__18/DSP_PREADD_DATA_INST/A2A1[17]
                         net (fo=1, unplaced)         0.000     3.665    DUT/arg__18/DSP_PREADD_DATA.A2A1<17>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[17]_U[18])
                                                      0.505     4.170 f  DUT/arg__18/DSP_MULTIPLIER_INST/U[18]
                         net (fo=1, unplaced)         0.000     4.170    DUT/arg__18/DSP_MULTIPLIER.U<18>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[18]_U_DATA[18])
                                                      0.047     4.217 r  DUT/arg__18/DSP_M_DATA_INST/U_DATA[18]
                         net (fo=1, unplaced)         0.000     4.217    DUT/arg__18/DSP_M_DATA.U_DATA<18>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[18]_ALU_OUT[18])
                                                      0.585     4.802 r  DUT/arg__18/DSP_ALU_INST/ALU_OUT[18]
                         net (fo=1, unplaced)         0.000     4.802    DUT/arg__18/DSP_ALU.ALU_OUT<18>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[18]_P[18])
                                                      0.109     4.911 f  DUT/arg__18/DSP_OUTPUT_INST/P[18]
                         net (fo=3, unplaced)         0.228     5.139    DUT/arg__18_n_87
                         LUT6 (Prop_LUT6_I0_O)        0.150     5.289 r  DUT/EVEN_ORDER_Pipe.mulPipe2[24][-6]_i_2/O
                         net (fo=6, unplaced)         0.208     5.497    DUT/EVEN_ORDER_Pipe.mulPipe2[24][-6]_i_2_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.038     5.535 r  DUT/EVEN_ORDER_Pipe.mulPipe2[24][-1]_i_2/O
                         net (fo=6, unplaced)         0.208     5.743    DUT/EVEN_ORDER_Pipe.mulPipe2[24][-1]_i_2_n_0
                         LUT5 (Prop_LUT5_I2_O)        0.070     5.813 r  DUT/EVEN_ORDER_Pipe.mulPipe2[24][0]_i_2/O
                         net (fo=1, unplaced)         0.186     5.999    DUT/EVEN_ORDER_Pipe.mulPipe2[24][0]_i_2_n_0
                         LUT3 (Prop_LUT3_I2_O)        0.070     6.069 r  DUT/EVEN_ORDER_Pipe.mulPipe2[24][0]_i_1/O
                         net (fo=1, unplaced)         0.048     6.117    DUT/EVEN_ORDER_Pipe.mulPipe2[24][0]_i_1_n_0
                         FDRE                                         r  DUT/EVEN_ORDER_Pipe.mulPipe2_reg[24][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.813     7.813 r  
                                                      0.000     7.813 r  clk (IN)
                         net (fo=0)                   0.000     7.813    clk_IBUF_inst/I
                         INBUF (Prop_INBUF_PAD_O)     0.331     8.144 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     8.144    clk_IBUF_inst/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     8.144 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133     8.277    clk_IBUF
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     8.301 r  clk_IBUF_BUFG_inst/O
                         net (fo=907, unplaced)       2.439    10.740    DUT/clk_IBUF_BUFG
                         FDRE                                         r  DUT/EVEN_ORDER_Pipe.mulPipe2_reg[24][0]/C
                         clock pessimism              0.283    11.023    
                         clock uncertainty           -0.035    10.988    
                         FDRE (Setup_FDRE_C_D)        0.025    11.013    DUT/EVEN_ORDER_Pipe.mulPipe2_reg[24][0]
  -------------------------------------------------------------------
                         required time                         11.013    
                         arrival time                          -6.117    
  -------------------------------------------------------------------
                         slack                                  4.896    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.066ns  (arrival time - required time)
  Source:                 DUT/EVEN_ORDER_DELAY.delayZPipe_reg[10][0]_DUT_EVEN_ORDER_DELAY.delayZPipe_reg_r_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.907ns period=7.813ns})
  Destination:            DUT/EVEN_ORDER_DELAY.delayZ_reg[11][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.907ns period=7.813ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.125ns  (logic 0.061ns (48.800%)  route 0.064ns (51.200%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.763ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    0.205ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                         INBUF (Prop_INBUF_PAD_O)     0.216     0.216 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.216    clk_IBUF_inst/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.216 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.066     0.282    clk_IBUF
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.299 r  clk_IBUF_BUFG_inst/O
                         net (fo=907, unplaced)       1.114     1.413    DUT/clk_IBUF_BUFG
                         FDRE                                         r  DUT/EVEN_ORDER_DELAY.delayZPipe_reg[10][0]_DUT_EVEN_ORDER_DELAY.delayZPipe_reg_r_0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.451 r  DUT/EVEN_ORDER_DELAY.delayZPipe_reg[10][0]_DUT_EVEN_ORDER_DELAY.delayZPipe_reg_r_0/Q
                         net (fo=1, unplaced)         0.048     1.499    DUT/EVEN_ORDER_DELAY.delayZPipe_reg[10][0]_DUT_EVEN_ORDER_DELAY.delayZPipe_reg_r_0_n_0
                         LUT2 (Prop_LUT2_I0_O)        0.023     1.522 r  DUT/EVEN_ORDER_DELAY.delayZPipe_reg_gate__1/O
                         net (fo=1, unplaced)         0.016     1.538    DUT/EVEN_ORDER_DELAY.delayZPipe_reg_gate__1_n_0
                         FDRE                                         r  DUT/EVEN_ORDER_DELAY.delayZ_reg[11][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                         INBUF (Prop_INBUF_PAD_O)     0.402     0.402 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.402    clk_IBUF_inst/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.402 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.083     0.485    clk_IBUF
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.504 r  clk_IBUF_BUFG_inst/O
                         net (fo=907, unplaced)       1.259     1.763    DUT/clk_IBUF_BUFG
                         FDRE                                         r  DUT/EVEN_ORDER_DELAY.delayZ_reg[11][0]/C
                         clock pessimism             -0.205     1.558    
                         FDRE (Hold_FDRE_C_D)         0.046     1.604    DUT/EVEN_ORDER_DELAY.delayZ_reg[11][0]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.538    
  -------------------------------------------------------------------
                         slack                                 -0.066    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.907 }
Period(ns):         7.813
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFGCE/I     n/a            1.290         7.813       6.523                clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.532         3.907       3.375                shiftLast_reg[28]_srl29___shiftVal_reg_r_28/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.532         3.907       3.375                shiftLast_reg[28]_srl29___shiftVal_reg_r_28/CLK



