;
; 
; LPC408x/407x TIMERx interfaces
;
; ---------- Absolute addresses ---------------
TIMER0_IR			EQU	0x40004000
TIMER0_TCR			EQU	0x40004004
TIMER0_TC			EQU	0x40004008
TIMER0_PR			EQU	0x4000400C
TIMER0_PC			EQU	0x40004010
TIMER0_MCR			EQU	0x40004014
TIMER0_MR0			EQU	0x40004018
TIMER0_MR1			EQU	0x4000401C
TIMER0_MR2			EQU	0x40004020
TIMER0_MR3			EQU	0x40004024
TIMER0_CCR			EQU	0x40004028
TIMER0_CR0			EQU	0x4000402C
TIMER0_CR1			EQU	0x40004030
TIMER0_EMR			EQU	0x4000403C
TIMER0_CTCR			EQU	0x40004070

TIMER1_IR			EQU	0x40008000
TIMER1_TCR			EQU	0x40008004
TIMER1_TC			EQU	0x40008008
TIMER1_PR			EQU	0x4000800C
TIMER1_PC			EQU	0x40008010
TIMER1_MCR			EQU	0x40008014
TIMER1_MR0			EQU	0x40008018
TIMER1_MR1			EQU	0x4000801C
TIMER1_MR2			EQU	0x40008020
TIMER1_MR3			EQU	0x40008024
TIMER1_CCR			EQU	0x40008028
TIMER1_CR0			EQU	0x4000802C
TIMER1_CR1			EQU	0x40008030
TIMER1_EMR			EQU	0x4000803C
TIMER1_CTCR			EQU	0x40008070

TIMER2_IR			EQU	0x40090000
TIMER2_TCR			EQU	0x40090004
TIMER2_TC			EQU	0x40090008
TIMER2_PR			EQU	0x4009000C
TIMER2_PC			EQU	0x40090010
TIMER2_MCR			EQU	0x40090014
TIMER2_MR0			EQU	0x40090018
TIMER2_MR1			EQU	0x4009001C
TIMER2_MR2			EQU	0x40090020
TIMER2_MR3			EQU	0x40090024
TIMER2_CCR			EQU	0x40090028
TIMER2_CR0			EQU	0x4009002C
TIMER2_CR1			EQU	0x40090030
TIMER2_EMR			EQU	0x4009003C
TIMER2_CTCR			EQU	0x40090070

TIMER3_IR			EQU	0x40094000
TIMER3_TCR			EQU	0x40094004
TIMER3_TC			EQU	0x40094008
TIMER3_PR			EQU	0x4009400C
TIMER3_PC			EQU	0x40094010
TIMER3_MCR			EQU	0x40094014
TIMER3_MR0			EQU	0x40094018
TIMER3_MR1			EQU	0x4009401C
TIMER3_MR2			EQU	0x40094020
TIMER3_MR3			EQU	0x40094024
TIMER3_CCR			EQU	0x40094028
TIMER3_CR0			EQU	0x4009402C
TIMER3_CR1			EQU	0x40094030
TIMER3_EMR			EQU	0x4009403C
TIMER3_CTCR			EQU	0x40094070

; ---------- Base/Offset addresses -------------
TIMER0_BASE			EQU	0x40004000
TIMER1_BASE			EQU	0x40008000
TIMER2_BASE			EQU	0x40090000
TIMER3_BASE			EQU	0x40094000

TMR_IR				EQU	0x000
TMR_TCR				EQU	0x004
TMR_TC				EQU	0x008
TMR_PR				EQU	0x00C
TMR_PC				EQU	0x010
TMR_MCR				EQU	0x014
TMR_MR0				EQU	0x018
TMR_MR1				EQU	0x01C
TMR_MR2				EQU	0x020
TMR_MR3				EQU	0x024
TMR_CCR				EQU	0x028
TMR_CR0				EQU	0x02C
TMR_CR1				EQU	0x030
TMR_EMR				EQU	0x03C
TMR_CTCR			EQU	0x070

IR_MR0INT			EQU	0x00000001
IR_MR1INT			EQU	0x00000002
IR_MR2INT			EQU	0x00000004
IR_MR3INT			EQU	0x00000008
IR_CR0INT			EQU	0x00000010
IR_CR1INT			EQU	0x00000020
	
TCR_CEN				EQU	0x00000001
TCR_CRST			EQU	0x00000002

MCR_MR0I			EQU	0x00000001
MCR_MR0R			EQU	0x00000002
MCR_MR0S			EQU	0x00000004
MCR_MR1I			EQU	0x00000008
MCR_MR1R			EQU	0x00000010
MCR_MR1S			EQU	0x00000020
MCR_MR2I			EQU	0x00000040
MCR_MR2R			EQU	0x00000080
MCR_MR2S			EQU	0x00000100
MCR_MR3I			EQU	0x00000200
MCR_MR3R			EQU	0x00000400
MCR_MR3S			EQU	0x00000800

CCR_CAP0RE			EQU	0x00000001
CCR_CAP0FE			EQU	0x00000002
CCR_CAP0I			EQU	0x00000004
CCR_CAP1RE			EQU	0x00000008
CCR_CAP1FE			EQU	0x00000010
CCR_CAP1I			EQU	0x00000020

EMR_EM0				EQU	0x00000001
EMR_EM1				EQU	0x00000002
EMR_EM2				EQU	0x00000004
EMR_EM3				EQU	0x00000008

EMR_EMC0_NOTHING	EQU	0x00000000
EMR_EMC0_CLR		EQU	0x00000010
EMR_EMC0_SET		EQU	0x00000020
EMR_EMC0_TOGGLE		EQU	0x00000030

EMR_EMC1_NOTHING	EQU	0x00000000
EMR_EMC1_CLR		EQU	0x00000040
EMR_EMC1_SET		EQU	0x00000080
EMR_EMC1_TOGGLE		EQU	0x000000C0

EMR_EMC2_NOTHING	EQU	0x00000000
EMR_EMC2_CLR		EQU	0x00000100
EMR_EMC2_SET		EQU	0x00000200
EMR_EMC2_TOGGLE		EQU	0x00000300

EMR_EMC3_NOTHING	EQU	0x00000000
EMR_EMC3_CLR		EQU	0x00000400
EMR_EMC3_SET		EQU	0x00000800
EMR_EMC3_TOGGLE		EQU	0x00000C00

CTCR_CTMODE_TIMER	EQU	0x00000000
CTCR_CTMODE_CNT_R	EQU	0x00000001
CTCR_CTMODE_CNT_F	EQU	0x00000002
CTCR_CTMODE_CNT_B	EQU	0x00000003

CTCR_CINSEL_CAP0	EQU	0x00000000
CTCR_CINSEL_CAP1	EQU	0x00000004

					END