// Seed: 163118904
module module_0 ();
  logic id_1;
  module_2 modCall_1 ();
endmodule
module module_1 #(
    parameter id_5 = 32'd12,
    parameter id_6 = 32'd90
) (
    output supply1 id_0,
    output wand id_1,
    output uwire id_2,
    output tri0 id_3,
    input wire id_4,
    output tri0 _id_5,
    output wor _id_6,
    output wire id_7
);
  assign id_7 = 1;
  wire id_9;
  logic [id_5  ==  -1 'd0 : ~  id_6] id_10, id_11;
  module_0 modCall_1 ();
  wire id_12, id_13;
endmodule
module module_2;
  wand [1 : -1] id_1 = -1;
  wire id_2;
  ;
endmodule
