<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p240" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_240{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_240{left:103px;bottom:68px;letter-spacing:0.1px;}
#t3_240{left:69px;bottom:1141px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t4_240{left:69px;bottom:1083px;letter-spacing:0.16px;}
#t5_240{left:69px;bottom:1039px;letter-spacing:0.13px;word-spacing:0.02px;}
#t6_240{left:210px;bottom:1038px;letter-spacing:-0.09px;}
#t7_240{left:69px;bottom:999px;letter-spacing:0.13px;}
#t8_240{left:69px;bottom:975px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t9_240{left:69px;bottom:958px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ta_240{left:69px;bottom:941px;letter-spacing:-0.14px;}
#tb_240{left:69px;bottom:915px;}
#tc_240{left:95px;bottom:918px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#td_240{left:95px;bottom:901px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#te_240{left:69px;bottom:875px;}
#tf_240{left:95px;bottom:878px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tg_240{left:95px;bottom:862px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#th_240{left:95px;bottom:845px;letter-spacing:-0.13px;word-spacing:-0.94px;}
#ti_240{left:95px;bottom:828px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tj_240{left:95px;bottom:811px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tk_240{left:69px;bottom:785px;}
#tl_240{left:95px;bottom:788px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tm_240{left:95px;bottom:771px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tn_240{left:69px;bottom:745px;}
#to_240{left:95px;bottom:749px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tp_240{left:95px;bottom:732px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tq_240{left:95px;bottom:715px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tr_240{left:95px;bottom:698px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ts_240{left:69px;bottom:672px;}
#tt_240{left:95px;bottom:675px;letter-spacing:-0.14px;word-spacing:-1.1px;}
#tu_240{left:69px;bottom:649px;}
#tv_240{left:95px;bottom:652px;letter-spacing:-0.14px;word-spacing:-1.1px;}
#tw_240{left:95px;bottom:635px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#tx_240{left:170px;bottom:642px;}
#ty_240{left:186px;bottom:635px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tz_240{left:95px;bottom:619px;letter-spacing:-0.13px;}
#t10_240{left:69px;bottom:592px;}
#t11_240{left:95px;bottom:596px;letter-spacing:-0.14px;word-spacing:-0.99px;}
#t12_240{left:95px;bottom:579px;letter-spacing:-0.15px;word-spacing:-0.76px;}
#t13_240{left:95px;bottom:562px;letter-spacing:-0.13px;word-spacing:-1.32px;}
#t14_240{left:506px;bottom:562px;letter-spacing:-0.17px;word-spacing:-1.24px;}
#t15_240{left:684px;bottom:562px;letter-spacing:-0.13px;word-spacing:-1.34px;}
#t16_240{left:95px;bottom:545px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t17_240{left:69px;bottom:521px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t18_240{left:69px;bottom:504px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t19_240{left:69px;bottom:487px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1a_240{left:69px;bottom:463px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t1b_240{left:69px;bottom:423px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t1c_240{left:69px;bottom:399px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1d_240{left:69px;bottom:382px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1e_240{left:69px;bottom:355px;}
#t1f_240{left:95px;bottom:359px;letter-spacing:-0.13px;word-spacing:-1.03px;}
#t1g_240{left:95px;bottom:342px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t1h_240{left:95px;bottom:318px;}
#t1i_240{left:121px;bottom:318px;letter-spacing:-0.12px;word-spacing:-0.33px;}
#t1j_240{left:121px;bottom:301px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1k_240{left:121px;bottom:284px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1l_240{left:95px;bottom:260px;}
#t1m_240{left:121px;bottom:260px;letter-spacing:-0.15px;word-spacing:-0.23px;}
#t1n_240{left:121px;bottom:243px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1o_240{left:121px;bottom:226px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1p_240{left:95px;bottom:202px;}
#t1q_240{left:121px;bottom:202px;letter-spacing:-0.14px;word-spacing:-0.23px;}
#t1r_240{left:121px;bottom:185px;letter-spacing:-0.14px;word-spacing:-0.98px;}
#t1s_240{left:121px;bottom:168px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1t_240{left:121px;bottom:151px;letter-spacing:-0.16px;}

.s1_240{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_240{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_240{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s4_240{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s5_240{font-size:17px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s6_240{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s7_240{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s8_240{font-size:11px;font-family:Verdana_3e8;color:#000;}
.s9_240{font-size:14px;font-family:Verdana-Bold_3e7;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts240" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg240Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg240" style="-webkit-user-select: none;"><object width="935" height="1210" data="240/240.svg" type="image/svg+xml" id="pdf240" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_240" class="t s1_240">6-44 </span><span id="t2_240" class="t s1_240">Vol. 3A </span>
<span id="t3_240" class="t s2_240">INTERRUPT AND EXCEPTION HANDLING </span>
<span id="t4_240" class="t s3_240">Interrupt 14—Page-Fault Exception (#PF) </span>
<span id="t5_240" class="t s4_240">Exception Class </span><span id="t6_240" class="t s5_240">Fault. </span>
<span id="t7_240" class="t s4_240">Description </span>
<span id="t8_240" class="t s6_240">Indicates that, with paging enabled (the PG flag in the CR0 register is set), the processor detected one of the </span>
<span id="t9_240" class="t s6_240">following conditions while using the page-translation mechanism to translate a linear address to a physical </span>
<span id="ta_240" class="t s6_240">address: </span>
<span id="tb_240" class="t s7_240">• </span><span id="tc_240" class="t s6_240">The P (present) flag in a page-directory or page-table entry needed for the address translation is clear, </span>
<span id="td_240" class="t s6_240">indicating that a page table or the page containing the operand is not present in physical memory. </span>
<span id="te_240" class="t s7_240">• </span><span id="tf_240" class="t s6_240">The procedure does not have sufficient privilege to access the indicated page (that is, a procedure running in </span>
<span id="tg_240" class="t s6_240">user mode attempts to access a supervisor-mode page). If the SMAP flag is set in CR4, a page fault may also </span>
<span id="th_240" class="t s6_240">be triggered by code running in supervisor mode that tries to access data at a user-mode address. If either the </span>
<span id="ti_240" class="t s6_240">PKE flag or the PKS flag is set in CR4, the protection-key rights registers may cause page faults on data </span>
<span id="tj_240" class="t s6_240">accesses to linear addresses with certain protection keys. </span>
<span id="tk_240" class="t s7_240">• </span><span id="tl_240" class="t s6_240">Code running in user mode attempts to write to a read-only page. If the WP flag is set in CR0, the page fault </span>
<span id="tm_240" class="t s6_240">will also be triggered by code running in supervisor mode that tries to write to a read-only page. </span>
<span id="tn_240" class="t s7_240">• </span><span id="to_240" class="t s6_240">An instruction fetch to a linear address that translates to a physical address in a memory page with the </span>
<span id="tp_240" class="t s6_240">execute-disable bit set (for information about the execute-disable bit, see Chapter 4, “Paging”). If the SMEP </span>
<span id="tq_240" class="t s6_240">flag is set in CR4, a page fault will also be triggered by code running in supervisor mode that tries to fetch an </span>
<span id="tr_240" class="t s6_240">instruction from a user-mode address. </span>
<span id="ts_240" class="t s7_240">• </span><span id="tt_240" class="t s6_240">One or more reserved bits in paging-structure entry are set to 1. See description below of RSVD error code flag. </span>
<span id="tu_240" class="t s7_240">• </span><span id="tv_240" class="t s6_240">A shadow-stack access is made to a page that is not a shadow-stack page. See Section 17.2, “Shadow Stacks,” </span>
<span id="tw_240" class="t s6_240">in the Intel </span>
<span id="tx_240" class="t s8_240">® </span>
<span id="ty_240" class="t s6_240">64 and IA-32 Architectures Software Developer’s Manual, Volume 1, and Section 4.6, “Access </span>
<span id="tz_240" class="t s6_240">Rights.” </span>
<span id="t10_240" class="t s7_240">• </span><span id="t11_240" class="t s6_240">An enclave access violates one of the specified access-control requirements. See Section 35.3, “Access-control </span>
<span id="t12_240" class="t s6_240">Requirements,” and Section 35.20, “Enclave Page Cache Map (EPCM),” in Chapter 35, “Enclave Access Control </span>
<span id="t13_240" class="t s6_240">and Data Structures.” In this case, the exception is called an </span><span id="t14_240" class="t s9_240">SGX-induced page fault</span><span id="t15_240" class="t s6_240">. The processor uses the </span>
<span id="t16_240" class="t s6_240">error code (below) to distinguish SGX-induced page faults from ordinary page faults. </span>
<span id="t17_240" class="t s6_240">The exception handler can recover from page-not-present conditions and restart the program or task without any </span>
<span id="t18_240" class="t s6_240">loss of program continuity. It can also restart the program or task after a privilege violation, but the problem that </span>
<span id="t19_240" class="t s6_240">caused the privilege violation may be uncorrectable. </span>
<span id="t1a_240" class="t s6_240">See also: Section 4.7, “Page-Fault Exceptions.” </span>
<span id="t1b_240" class="t s4_240">Exception Error Code </span>
<span id="t1c_240" class="t s6_240">Yes (special format). The processor provides the page-fault handler with two items of information to aid in diag- </span>
<span id="t1d_240" class="t s6_240">nosing the exception and recovering from it: </span>
<span id="t1e_240" class="t s7_240">• </span><span id="t1f_240" class="t s6_240">An error code on the stack. The error code for a page fault has a format different from that for other exceptions </span>
<span id="t1g_240" class="t s6_240">(see Figure 6-11). The processor establishes the bits in the error code as follows: </span>
<span id="t1h_240" class="t s6_240">— </span><span id="t1i_240" class="t s6_240">P flag (bit 0). </span>
<span id="t1j_240" class="t s6_240">This flag is 0 if there is no translation for the linear address because the P flag was 0 in one of the paging- </span>
<span id="t1k_240" class="t s6_240">structure entries used to translate that address. </span>
<span id="t1l_240" class="t s6_240">— </span><span id="t1m_240" class="t s6_240">W/R (bit 1). </span>
<span id="t1n_240" class="t s6_240">If the access causing the page-fault exception was a write, this flag is 1; otherwise, it is 0. This flag </span>
<span id="t1o_240" class="t s6_240">describes the access causing the page-fault exception, not the access rights specified by paging. </span>
<span id="t1p_240" class="t s6_240">— </span><span id="t1q_240" class="t s6_240">U/S (bit 2). </span>
<span id="t1r_240" class="t s6_240">If a user-mode access caused the page-fault exception, this flag is 1; it is 0 if a supervisor-mode access did </span>
<span id="t1s_240" class="t s6_240">so. This flag describes the access causing the page-fault exception, not the access rights specified by </span>
<span id="t1t_240" class="t s6_240">paging. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
