{
  "design": {
    "design_info": {
      "boundary_crc": "0x8C4AF1AA9049A4EE",
      "device": "xc7a35tcpg236-1",
      "gen_directory": "../../../../LC3.gen/sources_1/bd/datapath",
      "name": "datapath",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.1"
    },
    "design_tree": {
      "ALU": "",
      "SR2MUX": "",
      "REG_FILE": "",
      "SEXT4": "",
      "IR": "",
      "ZEXT_LSHF1": "",
      "MARMUX": "",
      "ADDR_ADDER": "",
      "ZERO": "",
      "ADDR2MUX": "",
      "SEXT5": "",
      "SEXT8": "",
      "SEXT10": "",
      "LSHF1": "",
      "ADDR1MUX": "",
      "PCMUX": "",
      "PC": "",
      "ADD_TWO": "",
      "CC_LOGIC": "",
      "CC": "",
      "SHIFTER": "",
      "bus_driver_0": "",
      "MDR_IN_LOGIC": "",
      "MIO_EN": "",
      "MDR": ""
    },
    "components": {
      "ALU": {
        "vlnv": "xilinx.com:module_ref:alu:1.0",
        "xci_name": "datapath_alu_0_0",
        "xci_path": "ip\\datapath_alu_0_0\\datapath_alu_0_0.xci",
        "inst_hier_path": "ALU",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "alu",
          "boundary_crc": "0x0"
        },
        "ports": {
          "ALUK": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "A": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "B": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "result": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "SR2MUX": {
        "vlnv": "xilinx.com:module_ref:mux_2:1.0",
        "xci_name": "datapath_mux_2_0_0",
        "xci_path": "ip\\datapath_mux_2_0_0\\datapath_mux_2_0_0.xci",
        "inst_hier_path": "SR2MUX",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "mux_2",
          "boundary_crc": "0x0"
        },
        "ports": {
          "in0": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "in1": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "sel": {
            "direction": "I"
          },
          "result": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "REG_FILE": {
        "vlnv": "xilinx.com:module_ref:reg_file:1.0",
        "xci_name": "datapath_reg_file_0_0",
        "xci_path": "ip\\datapath_reg_file_0_0\\datapath_reg_file_0_0.xci",
        "inst_hier_path": "REG_FILE",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "reg_file",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_3_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "bus_in": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "ld_reg": {
            "direction": "I"
          },
          "dr": {
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "sr1": {
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "sr2": {
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "sr1_out": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "sr2_out": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "SEXT4": {
        "vlnv": "xilinx.com:module_ref:sext_4:1.0",
        "xci_name": "datapath_sext_4_0_0",
        "xci_path": "ip\\datapath_sext_4_0_0\\datapath_sext_4_0_0.xci",
        "inst_hier_path": "SEXT4",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "sext_4",
          "boundary_crc": "0x0"
        },
        "ports": {
          "in0": {
            "direction": "I",
            "left": "4",
            "right": "0"
          },
          "result": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "IR": {
        "vlnv": "xilinx.com:module_ref:register:1.0",
        "xci_name": "datapath_register_0_0",
        "xci_path": "ip\\datapath_register_0_0\\datapath_register_0_0.xci",
        "inst_hier_path": "IR",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "register",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_1_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "load": {
            "direction": "I"
          },
          "in0": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "result": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "ZEXT_LSHF1": {
        "vlnv": "xilinx.com:module_ref:zext_lshf1:1.0",
        "xci_name": "datapath_zext_lshf1_0_0",
        "xci_path": "ip\\datapath_zext_lshf1_0_0\\datapath_zext_lshf1_0_0.xci",
        "inst_hier_path": "ZEXT_LSHF1",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "zext_lshf1",
          "boundary_crc": "0x0"
        },
        "ports": {
          "in0": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "result": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "MARMUX": {
        "vlnv": "xilinx.com:module_ref:mux_2:1.0",
        "xci_name": "datapath_mux_2_0_1",
        "xci_path": "ip\\datapath_mux_2_0_1\\datapath_mux_2_0_1.xci",
        "inst_hier_path": "MARMUX",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "mux_2",
          "boundary_crc": "0x0"
        },
        "ports": {
          "in0": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "in1": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "sel": {
            "direction": "I"
          },
          "result": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "ADDR_ADDER": {
        "vlnv": "xilinx.com:module_ref:alu:1.0",
        "xci_name": "datapath_alu_0_1",
        "xci_path": "ip\\datapath_alu_0_1\\datapath_alu_0_1.xci",
        "inst_hier_path": "ADDR_ADDER",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "alu",
          "boundary_crc": "0x0"
        },
        "ports": {
          "ALUK": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "A": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "B": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "result": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "ZERO": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "datapath_xlconstant_0_0",
        "xci_path": "ip\\datapath_xlconstant_0_0\\datapath_xlconstant_0_0.xci",
        "inst_hier_path": "ZERO",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "15"
          }
        }
      },
      "ADDR2MUX": {
        "vlnv": "xilinx.com:module_ref:mux_4:1.0",
        "xci_name": "datapath_mux_4_0_0",
        "xci_path": "ip\\datapath_mux_4_0_0\\datapath_mux_4_0_0.xci",
        "inst_hier_path": "ADDR2MUX",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "mux_4",
          "boundary_crc": "0x0"
        },
        "ports": {
          "sel": {
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "in0": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "in1": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "in2": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "in3": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "result": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "SEXT5": {
        "vlnv": "xilinx.com:module_ref:sext_5:1.0",
        "xci_name": "datapath_sext_5_0_0",
        "xci_path": "ip\\datapath_sext_5_0_0\\datapath_sext_5_0_0.xci",
        "inst_hier_path": "SEXT5",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "sext_5",
          "boundary_crc": "0x0"
        },
        "ports": {
          "in0": {
            "direction": "I",
            "left": "5",
            "right": "0"
          },
          "out": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "SEXT8": {
        "vlnv": "xilinx.com:module_ref:sext_8:1.0",
        "xci_name": "datapath_sext_8_0_0",
        "xci_path": "ip\\datapath_sext_8_0_0\\datapath_sext_8_0_0.xci",
        "inst_hier_path": "SEXT8",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "sext_8",
          "boundary_crc": "0x0"
        },
        "ports": {
          "in0": {
            "direction": "I",
            "left": "8",
            "right": "0"
          },
          "out": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "SEXT10": {
        "vlnv": "xilinx.com:module_ref:sext_10:1.0",
        "xci_name": "datapath_sext_10_0_0",
        "xci_path": "ip\\datapath_sext_10_0_0\\datapath_sext_10_0_0.xci",
        "inst_hier_path": "SEXT10",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "sext_10",
          "boundary_crc": "0x0"
        },
        "ports": {
          "in0": {
            "direction": "I",
            "left": "10",
            "right": "0"
          },
          "out": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "LSHF1": {
        "vlnv": "xilinx.com:module_ref:lshf1:1.0",
        "xci_name": "datapath_lshf1_0_0",
        "xci_path": "ip\\datapath_lshf1_0_0\\datapath_lshf1_0_0.xci",
        "inst_hier_path": "LSHF1",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "lshf1",
          "boundary_crc": "0x0"
        },
        "ports": {
          "in0": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "lshf1": {
            "direction": "I"
          },
          "out": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "ADDR1MUX": {
        "vlnv": "xilinx.com:module_ref:mux_2:1.0",
        "xci_name": "datapath_mux_2_0_2",
        "xci_path": "ip\\datapath_mux_2_0_2\\datapath_mux_2_0_2.xci",
        "inst_hier_path": "ADDR1MUX",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "mux_2",
          "boundary_crc": "0x0"
        },
        "ports": {
          "in0": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "in1": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "sel": {
            "direction": "I"
          },
          "result": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "PCMUX": {
        "vlnv": "xilinx.com:module_ref:mux_4:1.0",
        "xci_name": "datapath_mux_4_0_1",
        "xci_path": "ip\\datapath_mux_4_0_1\\datapath_mux_4_0_1.xci",
        "inst_hier_path": "PCMUX",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "mux_4",
          "boundary_crc": "0x0"
        },
        "ports": {
          "sel": {
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "in0": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "in1": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "in2": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "in3": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "result": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "PC": {
        "vlnv": "xilinx.com:module_ref:register:1.0",
        "xci_name": "datapath_register_0_1",
        "xci_path": "ip\\datapath_register_0_1\\datapath_register_0_1.xci",
        "inst_hier_path": "PC",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "register",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_2_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "load": {
            "direction": "I"
          },
          "in0": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "result": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "ADD_TWO": {
        "vlnv": "xilinx.com:module_ref:add_two:1.0",
        "xci_name": "datapath_add_two_0_0",
        "xci_path": "ip\\datapath_add_two_0_0\\datapath_add_two_0_0.xci",
        "inst_hier_path": "ADD_TWO",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "add_two",
          "boundary_crc": "0x0"
        },
        "ports": {
          "in": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "out": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "CC_LOGIC": {
        "vlnv": "xilinx.com:module_ref:cc_logic:1.0",
        "xci_name": "datapath_cc_logic_0_0",
        "xci_path": "ip\\datapath_cc_logic_0_0\\datapath_cc_logic_0_0.xci",
        "inst_hier_path": "CC_LOGIC",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "cc_logic",
          "boundary_crc": "0x0"
        },
        "ports": {
          "bus_in": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "out": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "CC": {
        "vlnv": "xilinx.com:module_ref:register:1.0",
        "xci_name": "datapath_register_0_2",
        "xci_path": "ip\\datapath_register_0_2\\datapath_register_0_2.xci",
        "inst_hier_path": "CC",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "register",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "load": {
            "direction": "I"
          },
          "in0": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "result": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "SHIFTER": {
        "vlnv": "xilinx.com:module_ref:shifter:1.0",
        "xci_name": "datapath_shifter_0_0",
        "xci_path": "ip\\datapath_shifter_0_0\\datapath_shifter_0_0.xci",
        "inst_hier_path": "SHIFTER",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "shifter",
          "boundary_crc": "0x0"
        },
        "ports": {
          "in": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "ir": {
            "direction": "I",
            "left": "5",
            "right": "0"
          },
          "out": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "bus_driver_0": {
        "vlnv": "xilinx.com:module_ref:bus_driver:1.0",
        "xci_name": "datapath_bus_driver_0_0",
        "xci_path": "ip\\datapath_bus_driver_0_0\\datapath_bus_driver_0_0.xci",
        "inst_hier_path": "bus_driver_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "bus_driver",
          "boundary_crc": "0x0"
        },
        "ports": {
          "marmux": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "marmux_sel": {
            "direction": "I"
          },
          "pc": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "pc_sel": {
            "direction": "I"
          },
          "shf": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "shf_sel": {
            "direction": "I"
          },
          "alu": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "alu_sel": {
            "direction": "I"
          },
          "mdr": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "mdr_sel": {
            "direction": "I"
          },
          "out": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "MDR_IN_LOGIC": {
        "vlnv": "xilinx.com:module_ref:mdr_in_logic:1.0",
        "xci_name": "datapath_mdr_in_logic_0_0",
        "xci_path": "ip\\datapath_mdr_in_logic_0_0\\datapath_mdr_in_logic_0_0.xci",
        "inst_hier_path": "MDR_IN_LOGIC",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "mdr_in_logic",
          "boundary_crc": "0x0"
        },
        "ports": {
          "in": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "data_size": {
            "direction": "I"
          },
          "mar_lsb": {
            "direction": "I"
          },
          "result": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "MIO_EN": {
        "vlnv": "xilinx.com:module_ref:mux_2:1.0",
        "xci_name": "datapath_mux_2_0_3",
        "xci_path": "ip\\datapath_mux_2_0_3\\datapath_mux_2_0_3.xci",
        "inst_hier_path": "MIO_EN",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "mux_2",
          "boundary_crc": "0x0"
        },
        "ports": {
          "in0": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "in1": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "sel": {
            "direction": "I"
          },
          "result": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "MDR": {
        "vlnv": "xilinx.com:module_ref:register:1.0",
        "xci_name": "datapath_register_0_3",
        "xci_path": "ip\\datapath_register_0_3\\datapath_register_0_3.xci",
        "inst_hier_path": "MDR",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "register",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "load": {
            "direction": "I"
          },
          "in0": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "result": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      }
    },
    "nets": {
      "ADDR2MUX_result": {
        "ports": [
          "ADDR2MUX/result",
          "LSHF1/in0"
        ]
      },
      "ADDR_ADDER_result": {
        "ports": [
          "ADDR_ADDER/result",
          "MARMUX/in1",
          "PCMUX/in2"
        ]
      },
      "ADD_TWO_out": {
        "ports": [
          "ADD_TWO/out",
          "PCMUX/in0"
        ]
      },
      "ALU_result": {
        "ports": [
          "ALU/result",
          "bus_driver_0/alu"
        ]
      },
      "IR_result": {
        "ports": [
          "IR/result",
          "SEXT4/in0",
          "ZEXT_LSHF1/in0",
          "SEXT5/in0",
          "SEXT8/in0",
          "SEXT10/in0",
          "SHIFTER/ir"
        ]
      },
      "MARMUX_result": {
        "ports": [
          "MARMUX/result",
          "bus_driver_0/marmux"
        ]
      },
      "MDR_IN_LOGIC_result": {
        "ports": [
          "MDR_IN_LOGIC/result",
          "MIO_EN/in0"
        ]
      },
      "MIO_EN_result": {
        "ports": [
          "MIO_EN/result",
          "MDR/in0"
        ]
      },
      "Net": {
        "ports": [
          "bus_driver_0/out",
          "IR/in0",
          "REG_FILE/bus_in",
          "PCMUX/in1",
          "CC_LOGIC/bus_in",
          "MDR_IN_LOGIC/in"
        ]
      },
      "PCMUX_result": {
        "ports": [
          "PCMUX/result",
          "PC/in0"
        ]
      },
      "PC_result": {
        "ports": [
          "PC/result",
          "ADD_TWO/in",
          "bus_driver_0/pc"
        ]
      },
      "SEXT8_out": {
        "ports": [
          "SEXT8/out",
          "ADDR2MUX/in2"
        ]
      },
      "SHIFTER_out": {
        "ports": [
          "SHIFTER/out",
          "bus_driver_0/shf"
        ]
      },
      "SR2MUX_result": {
        "ports": [
          "SR2MUX/result",
          "ALU/B"
        ]
      },
      "ZEXT_LSHF1_result": {
        "ports": [
          "ZEXT_LSHF1/result",
          "MARMUX/in0"
        ]
      },
      "cc_logic_0_out": {
        "ports": [
          "CC_LOGIC/out",
          "CC/in0"
        ]
      },
      "lshf1_0_out": {
        "ports": [
          "LSHF1/out",
          "ADDR_ADDER/A"
        ]
      },
      "mux_2_0_result": {
        "ports": [
          "ADDR1MUX/result",
          "ADDR_ADDER/B"
        ]
      },
      "reg_file_0_sr1_out": {
        "ports": [
          "REG_FILE/sr1_out",
          "ALU/A",
          "ADDR1MUX/in1",
          "SHIFTER/in"
        ]
      },
      "reg_file_0_sr2_out": {
        "ports": [
          "REG_FILE/sr2_out",
          "SR2MUX/in1"
        ]
      },
      "sext_10_0_out": {
        "ports": [
          "SEXT10/out",
          "ADDR2MUX/in3"
        ]
      },
      "sext_4_0_result": {
        "ports": [
          "SEXT4/result",
          "SR2MUX/sel"
        ]
      },
      "sext_5_0_out": {
        "ports": [
          "SEXT5/out",
          "ADDR2MUX/in1"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "ZERO/dout",
          "ADDR_ADDER/ALUK",
          "ADDR2MUX/in0",
          "PCMUX/in3"
        ]
      }
    }
  }
}