Warning: Use of default value for --package is deprecated. Please add '--package CABGA381' to arguments.
Info: constraining clock net 'clk' to 25.00 MHz
Warning: net 'gn[12]' does not exist in design, ignoring clock constraint
Warning: net 'gn12' does not exist in design, ignoring clock constraint

Info: Logic utilisation before packing:
Info:     Total LUT4s:        40/24288     0%
Info:         logic LUTs:     40/24288     0%
Info:         carry LUTs:      0/24288     0%
Info:           RAM LUTs:      0/ 3036     0%
Info:          RAMW LUTs:      0/ 6072     0%

Info:      Total DFFs:        10/24288     0%

Info: Packing IOs..
Info: pin 'rst_n$tr_io' constrained to Bel 'X6/Y0/PIOB'.
Info: pin 'led[7]$tr_io' constrained to Bel 'X0/Y20/PIOD'.
Info: pin 'led[6]$tr_io' constrained to Bel 'X0/Y17/PIOD'.
Info: pin 'led[5]$tr_io' constrained to Bel 'X0/Y23/PIOD'.
Info: pin 'led[4]$tr_io' constrained to Bel 'X0/Y17/PIOB'.
Info: pin 'led[3]$tr_io' constrained to Bel 'X0/Y17/PIOC'.
Info: pin 'led[2]$tr_io' constrained to Bel 'X0/Y17/PIOA'.
Info: pin 'led[1]$tr_io' constrained to Bel 'X0/Y14/PIOD'.
Info: pin 'led[0]$tr_io' constrained to Bel 'X0/Y14/PIOC'.
Info: pin 'gp27$tr_io' constrained to Bel 'X44/Y0/PIOA'.
Info: pin 'gp26$tr_io' constrained to Bel 'X42/Y0/PIOA'.
Info: pin 'gp25$tr_io' constrained to Bel 'X49/Y0/PIOA'.
Info: pin 'gp24$tr_io' constrained to Bel 'X58/Y0/PIOA'.
Info: pin 'gp23$tr_io' constrained to Bel 'X60/Y0/PIOA'.
Info: pin 'gp22$tr_io' constrained to Bel 'X51/Y0/PIOA'.
Info: pin 'gp21$tr_io' constrained to Bel 'X72/Y2/PIOA'.
Info: pin 'gp20$tr_io' constrained to Bel 'X72/Y5/PIOA'.
Info: pin 'gp19$tr_io' constrained to Bel 'X72/Y8/PIOA'.
Info: pin 'gp18$tr_io' constrained to Bel 'X72/Y11/PIOA'.
Info: pin 'gp17$tr_io' constrained to Bel 'X72/Y29/PIOA'.
Info: pin 'gp16$tr_io' constrained to Bel 'X72/Y32/PIOA'.
Info: pin 'gp15$tr_io' constrained to Bel 'X72/Y35/PIOA'.
Info: pin 'gp14$tr_io' constrained to Bel 'X72/Y47/PIOA'.
Info: pin 'clk$tr_io' constrained to Bel 'X0/Y26/PIOA'.
Info: Packing constants..
Info: Packing carries...
Info: Packing LUTs...
Info: Packing LUT5-7s...
Info: Packing FFs...
Info:     6 FFs paired with LUTs.
Info: Generating derived timing constraints...
Info: Promoting globals...
Info:     promoting clock net clk$TRELLIS_IO_IN to global network
Info: Checksum: 0x4b0ce661

Info: Device utilisation:
Info: 	          TRELLIS_IO:    24/  197    12%
Info: 	                DCCA:     1/   56     1%
Info: 	              DP16KD:     0/   56     0%
Info: 	          MULT18X18D:     0/   28     0%
Info: 	              ALU54B:     0/   14     0%
Info: 	             EHXPLLL:     0/    2     0%
Info: 	             EXTREFB:     0/    1     0%
Info: 	                DCUA:     0/    1     0%
Info: 	           PCSCLKDIV:     0/    2     0%
Info: 	             IOLOGIC:     0/  128     0%
Info: 	            SIOLOGIC:     0/   69     0%
Info: 	                 GSR:     0/    1     0%
Info: 	               JTAGG:     0/    1     0%
Info: 	                OSCG:     0/    1     0%
Info: 	               SEDGA:     0/    1     0%
Info: 	                 DTR:     0/    1     0%
Info: 	             USRMCLK:     0/    1     0%
Info: 	             CLKDIVF:     0/    4     0%
Info: 	           ECLKSYNCB:     0/   10     0%
Info: 	             DLLDELD:     0/    8     0%
Info: 	              DDRDLL:     0/    4     0%
Info: 	             DQSBUFM:     0/    8     0%
Info: 	     TRELLIS_ECLKBUF:     0/    8     0%
Info: 	        ECLKBRIDGECS:     0/    2     0%
Info: 	                DCSC:     0/    2     0%
Info: 	          TRELLIS_FF:    10/24288     0%
Info: 	        TRELLIS_COMB:    41/24288     0%
Info: 	        TRELLIS_RAMW:     0/ 3036     0%

Info: Placed 24 cells based on constraints.
Info: Creating initial analytic placement for 21 cells, random placement wirelen = 1441.
Info:     at initial placer iter 0, wirelen = 153
Info:     at initial placer iter 1, wirelen = 105
Info:     at initial placer iter 2, wirelen = 108
Info:     at initial placer iter 3, wirelen = 101
Info: Running main analytical placer, max placement attempts per cell = 10000.
Info:     at iteration #1, type ALL: wirelen solved = 103, spread = 178, legal = 184; time = 0.02s
Info:     at iteration #2, type ALL: wirelen solved = 103, spread = 144, legal = 192; time = 0.00s
Info:     at iteration #3, type ALL: wirelen solved = 112, spread = 168, legal = 175; time = 0.00s
Info:     at iteration #4, type ALL: wirelen solved = 118, spread = 164, legal = 167; time = 0.00s
Info:     at iteration #5, type ALL: wirelen solved = 120, spread = 160, legal = 182; time = 0.00s
Info:     at iteration #6, type ALL: wirelen solved = 116, spread = 167, legal = 178; time = 0.00s
Info:     at iteration #7, type ALL: wirelen solved = 140, spread = 165, legal = 171; time = 0.00s
Info: HeAP Placer Time: 0.11s
Info:   of which solving equations: 0.02s
Info:   of which spreading cells: 0.01s
Info:   of which strict legalisation: 0.00s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 14, wirelen = 167
Info:   at iteration #4: temp = 0.000000, timing cost = 12, wirelen = 157 
Info: SA placement time 0.02s

Info: Max frequency for clock '$glbnet$clk$TRELLIS_IO_IN': 271.00 MHz (PASS at 25.00 MHz)

Info: Max delay <async>                           -> posedge $glbnet$clk$TRELLIS_IO_IN: 9.06 ns
Info: Max delay posedge $glbnet$clk$TRELLIS_IO_IN -> <async>                          : 4.65 ns

Info: Slack histogram:
Info:  legend: * represents 1 endpoint(s)
Info:          + represents [1,1) endpoint(s)
Info: [ 36310,  36439) |* 
Info: [ 36439,  36568) |* 
Info: [ 36568,  36697) | 
Info: [ 36697,  36826) |**** 
Info: [ 36826,  36955) |* 
Info: [ 36955,  37084) |*** 
Info: [ 37084,  37213) | 
Info: [ 37213,  37342) | 
Info: [ 37342,  37471) | 
Info: [ 37471,  37600) | 
Info: [ 37600,  37729) | 
Info: [ 37729,  37858) | 
Info: [ 37858,  37987) | 
Info: [ 37987,  38116) | 
Info: [ 38116,  38245) | 
Info: [ 38245,  38374) | 
Info: [ 38374,  38503) | 
Info: [ 38503,  38632) | 
Info: [ 38632,  38761) |*** 
Info: [ 38761,  38890) |*** 
Info: Checksum: 0xb49a43bb
Info: Routing globals...
Info:     routing clock net $glbnet$clk$TRELLIS_IO_IN using global 0

Info: Routing..
Info: Setting up routing queue.
Info: Routing 174 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:        249 |       72        162 |   72   162 |         0|       0.07       0.07|
Info: Routing complete.
Info: Router1 time 0.07s
Info: Checksum: 0xcba65cdb

Info: Critical path report for clock '$glbnet$clk$TRELLIS_IO_IN' (posedge -> posedge):
Info: curr total
Info:  0.5  0.5  Source gp21_L6MUX21_SD_Z_L6MUX21_D1_Z_TRELLIS_FF_DI_Q_TRELLIS_FF_Q.Q
Info:  0.9  1.4    Net gp21_L6MUX21_SD_Z_L6MUX21_D1_Z_TRELLIS_FF_DI_Q[2] (52,4) -> (52,4)
Info:                Sink dut.piso_load_TRELLIS_FF_CE_Q_LUT4_Z.A
Info:                Defined in:
Info:                  /home/user/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:  0.2  1.7  Source dut.piso_load_TRELLIS_FF_CE_Q_LUT4_Z.F
Info:  0.9  2.6    Net dut.piso_load_TRELLIS_FF_CE_Q[5] (52,4) -> (54,3)
Info:                Sink gp23_PFUMX_C0_2_ALUT_LUT4_Z.M
Info:                Defined in:
Info:                  /home/user/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:  0.3  2.8  Source gp23_PFUMX_C0_2_ALUT_LUT4_Z.OFX
Info:  0.6  3.5    Net gp23_PFUMX_C0_Z_L6MUX21_D1_Z[0] (54,3) -> (53,3)
Info:                Sink dut.piso_load_TRELLIS_FF_CE_3.M
Info:  0.0  3.5  Setup dut.piso_load_TRELLIS_FF_CE_3.M
Info: 1.0 ns logic, 2.4 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge $glbnet$clk$TRELLIS_IO_IN':
Info: curr total
Info:  0.0  0.0  Source rst_n$tr_io.O
Info:  1.2  1.2    Net rst_n$TRELLIS_IO_IN (6,0) -> (11,2)
Info:                Sink rst_n_LUT4_D.D
Info:                Defined in:
Info:                  i2c.sv:4.22-4.27
Info:  0.2  1.5  Source rst_n_LUT4_D.F
Info:  2.6  4.1    Net rst_n_LUT4_D_Z (11,2) -> (52,4)
Info:                Sink gp21_L6MUX21_SD_Z_L6MUX21_D1_Z_TRELLIS_FF_DI_Q_TRELLIS_FF_Q_2.LSR
Info:  0.4  4.5  Setup gp21_L6MUX21_SD_Z_L6MUX21_D1_Z_TRELLIS_FF_DI_Q_TRELLIS_FF_Q_2.LSR
Info: 0.7 ns logic, 3.9 ns routing

Info: Critical path report for cross-domain path 'posedge $glbnet$clk$TRELLIS_IO_IN' -> '<async>':
Info: curr total
Info:  0.5  0.5  Source gp21_L6MUX21_SD_Z_L6MUX21_D1_Z_TRELLIS_FF_DI_Q_TRELLIS_FF_Q_1.Q
Info:  0.6  1.2    Net gp21_L6MUX21_SD_Z_L6MUX21_D1_Z_TRELLIS_FF_DI_Q[5] (52,4) -> (52,4)
Info:                Sink dut.nextstate_LUT4_Z.D
Info:                Defined in:
Info:                  /home/user/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:  0.2  1.4  Source dut.nextstate_LUT4_Z.F
Info:  1.2  2.6    Net dut.nextstate[3] (52,4) -> (53,4)
Info:                Sink gp24_LUT4_Z.D
Info:                Defined in:
Info:                  i2c.sv:13.15-15.66
Info:                  i2c.sv:235.30-235.39
Info:  0.2  2.8  Source gp24_LUT4_Z.F
Info:  1.3  4.1    Net gp24$TRELLIS_IO_OUT (53,4) -> (58,0)
Info:                Sink gp24$tr_io.I
Info:                Defined in:
Info:                  i2c.sv:6.18-6.22
Info: 1.0 ns logic, 3.2 ns routing

Info: Max frequency for clock '$glbnet$clk$TRELLIS_IO_IN': 289.77 MHz (PASS at 25.00 MHz)

Info: Max delay <async>                           -> posedge $glbnet$clk$TRELLIS_IO_IN: 4.53 ns
Info: Max delay posedge $glbnet$clk$TRELLIS_IO_IN -> <async>                          : 4.15 ns

Info: Slack histogram:
Info:  legend: * represents 1 endpoint(s)
Info:          + represents [1,1) endpoint(s)
Info: [ 36549,  36645) |* 
Info: [ 36645,  36741) |**** 
Info: [ 36741,  36837) |*** 
Info: [ 36837,  36933) |* 
Info: [ 36933,  37029) |* 
Info: [ 37029,  37125) | 
Info: [ 37125,  37221) | 
Info: [ 37221,  37317) | 
Info: [ 37317,  37413) | 
Info: [ 37413,  37509) | 
Info: [ 37509,  37605) | 
Info: [ 37605,  37701) | 
Info: [ 37701,  37797) | 
Info: [ 37797,  37893) | 
Info: [ 37893,  37989) | 
Info: [ 37989,  38085) | 
Info: [ 38085,  38181) |* 
Info: [ 38181,  38277) |** 
Info: [ 38277,  38373) |* 
Info: [ 38373,  38469) |** 
3 warnings, 0 errors

Info: Program finished normally.
