Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.23 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.23 secs
 
--> Reading design: PROCESSOR_32Bit.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "PROCESSOR_32Bit.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "PROCESSOR_32Bit"
Output Format                      : NGC
Target Device                      : xc3s700a-4-fg484

---- Source Options
Top Module Name                    : PROCESSOR_32Bit
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/David/Desktop/MIPS_Processor_ISEProjectFolder/PROCESSOR_pkg.vhd" in Library work.
Compiling vhdl file "C:/Users/David/Desktop/MIPS_Processor_ISEProjectFolder/PROG_COUNTER_32Bit.vhd" in Library work.
Architecture behavioral of Entity prog_counter_32bit is up to date.
Compiling vhdl file "C:/Users/David/Desktop/MIPS_Processor_ISEProjectFolder/ADDER_32Bit_Unsigned.vhd" in Library work.
Architecture behavioral of Entity adder_32bit_unsigned is up to date.
Compiling vhdl file "C:/Users/David/Desktop/MIPS_Processor_ISEProjectFolder/ROM_512x32Bit.vhd" in Library work.
Architecture behavioral of Entity rom_512x32bit is up to date.
Compiling vhdl file "C:/Users/David/Desktop/MIPS_Processor_ISEProjectFolder/MUX_2to1_5Bit.vhd" in Library work.
Architecture behavioral of Entity mux_2to1_5bit is up to date.
Compiling vhdl file "C:/Users/David/Desktop/MIPS_Processor_ISEProjectFolder/MUX_2to1_32Bit.vhd" in Library work.
Architecture behavioral of Entity mux_2to1_32bit is up to date.
Compiling vhdl file "C:/Users/David/Desktop/MIPS_Processor_ISEProjectFolder/CONCATENATE_26to32Bit.vhd" in Library work.
Architecture behavioral of Entity concatenate_26to32bit is up to date.
Compiling vhdl file "C:/Users/David/Desktop/MIPS_Processor_ISEProjectFolder/CONTROLLER_32Bit.vhd" in Library work.
Entity <controller_32bit> compiled.
Entity <controller_32bit> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/David/Desktop/MIPS_Processor_ISEProjectFolder/REGFILE_32BitX5Bit.vhd" in Library work.
Architecture behavioral of Entity regfile_32bitx5bit is up to date.
Compiling vhdl file "C:/Users/David/Desktop/MIPS_Processor_ISEProjectFolder/SIGNEXTEND_5to32Bit.vhd" in Library work.
Architecture behavioral of Entity signextend_5to32bit is up to date.
Compiling vhdl file "C:/Users/David/Desktop/MIPS_Processor_ISEProjectFolder/SIGNEXTEND_16to32Bit.vhd" in Library work.
Architecture behavioral of Entity signextend_16to32bit is up to date.
Compiling vhdl file "C:/Users/David/Desktop/MIPS_Processor_ISEProjectFolder/SHIFTLEFTTWO_32Bit.vhd" in Library work.
Architecture behavioral of Entity shiftlefttwo_32bit is up to date.
Compiling vhdl file "C:/Users/David/Desktop/MIPS_Processor_ISEProjectFolder/ALU_32Bit.vhd" in Library work.
Entity <alu_32bit> compiled.
Entity <alu_32bit> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/David/Desktop/MIPS_Processor_ISEProjectFolder/AND_2to1_1Bit.vhd" in Library work.
Architecture behavioral of Entity and_2to1_1bit is up to date.
Compiling vhdl file "C:/Users/David/Desktop/MIPS_Processor_ISEProjectFolder/SHIFTANDEXTEND_32Bit.vhd" in Library work.
Architecture behavioral of Entity shiftandextend_32bit is up to date.
Compiling vhdl file "C:/Users/David/Desktop/MIPS_Processor_ISEProjectFolder/RAM_512x8Bit.vhd" in Library work.
Architecture behavioral of Entity ram_512x8bit is up to date.
Compiling vhdl file "C:/Users/David/Desktop/MIPS_Processor_ISEProjectFolder/PROCESSOR_32Bit.vhd" in Library work.
Architecture behavioral of Entity processor_32bit is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <PROCESSOR_32Bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <PROG_COUNTER_32Bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ADDER_32Bit_Unsigned> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MUX_2to1_5Bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MUX_2to1_32Bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <CONCATENATE_26to32Bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <CONTROLLER_32Bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <REGFILE_32BitX5Bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <SIGNEXTEND_5to32Bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <SIGNEXTEND_16to32Bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <SHIFTLEFTTWO_32Bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ALU_32BIT> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <AND_2to1_1Bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <SHIFTANDEXTEND_32Bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <RAM_512x8Bit> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <PROCESSOR_32Bit> in library <work> (Architecture <behavioral>).
WARNING:Xst:2211 - "C:/Users/David/Desktop/MIPS_Processor_ISEProjectFolder/PROCESSOR_32Bit.vhd" line 145: Instantiating black box module <ROM_512x32Bit>.
Entity <PROCESSOR_32Bit> analyzed. Unit <PROCESSOR_32Bit> generated.

Analyzing Entity <PROG_COUNTER_32Bit> in library <work> (Architecture <behavioral>).
Entity <PROG_COUNTER_32Bit> analyzed. Unit <PROG_COUNTER_32Bit> generated.

Analyzing Entity <ADDER_32Bit_Unsigned> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "C:/Users/David/Desktop/MIPS_Processor_ISEProjectFolder/ADDER_32Bit_Unsigned.vhd" line 27: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <val>
Entity <ADDER_32Bit_Unsigned> analyzed. Unit <ADDER_32Bit_Unsigned> generated.

Analyzing Entity <MUX_2to1_5Bit> in library <work> (Architecture <behavioral>).
Entity <MUX_2to1_5Bit> analyzed. Unit <MUX_2to1_5Bit> generated.

Analyzing Entity <MUX_2to1_32Bit> in library <work> (Architecture <behavioral>).
Entity <MUX_2to1_32Bit> analyzed. Unit <MUX_2to1_32Bit> generated.

Analyzing Entity <CONCATENATE_26to32Bit> in library <work> (Architecture <behavioral>).
Entity <CONCATENATE_26to32Bit> analyzed. Unit <CONCATENATE_26to32Bit> generated.

Analyzing Entity <CONTROLLER_32Bit> in library <work> (Architecture <behavioral>).
INFO:Xst:2679 - Register <t_JALControl> in unit <CONTROLLER_32Bit> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <t_JALAddrControl> in unit <CONTROLLER_32Bit> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <t_ShiftValueControl> in unit <CONTROLLER_32Bit> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <t_LoadControl> in unit <CONTROLLER_32Bit> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <t_JRControl> in unit <CONTROLLER_32Bit> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <CONTROLLER_32Bit> analyzed. Unit <CONTROLLER_32Bit> generated.

Analyzing Entity <REGFILE_32BitX5Bit> in library <work> (Architecture <behavioral>).
Entity <REGFILE_32BitX5Bit> analyzed. Unit <REGFILE_32BitX5Bit> generated.

Analyzing Entity <SIGNEXTEND_5to32Bit> in library <work> (Architecture <behavioral>).
Entity <SIGNEXTEND_5to32Bit> analyzed. Unit <SIGNEXTEND_5to32Bit> generated.

Analyzing Entity <SIGNEXTEND_16to32Bit> in library <work> (Architecture <behavioral>).
Entity <SIGNEXTEND_16to32Bit> analyzed. Unit <SIGNEXTEND_16to32Bit> generated.

Analyzing Entity <SHIFTLEFTTWO_32Bit> in library <work> (Architecture <behavioral>).
Entity <SHIFTLEFTTWO_32Bit> analyzed. Unit <SHIFTLEFTTWO_32Bit> generated.

Analyzing Entity <ALU_32BIT> in library <work> (Architecture <behavioral>).
Entity <ALU_32BIT> analyzed. Unit <ALU_32BIT> generated.

Analyzing Entity <AND_2to1_1Bit> in library <work> (Architecture <behavioral>).
Entity <AND_2to1_1Bit> analyzed. Unit <AND_2to1_1Bit> generated.

Analyzing Entity <SHIFTANDEXTEND_32Bit> in library <work> (Architecture <behavioral>).
Entity <SHIFTANDEXTEND_32Bit> analyzed. Unit <SHIFTANDEXTEND_32Bit> generated.

Analyzing Entity <RAM_512x8Bit> in library <work> (Architecture <behavioral>).
Entity <RAM_512x8Bit> analyzed. Unit <RAM_512x8Bit> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <PROG_COUNTER_32Bit>.
    Related source file is "C:/Users/David/Desktop/MIPS_Processor_ISEProjectFolder/PROG_COUNTER_32Bit.vhd".
    Found 32-bit register for signal <data>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <PROG_COUNTER_32Bit> synthesized.


Synthesizing Unit <ADDER_32Bit_Unsigned>.
    Related source file is "C:/Users/David/Desktop/MIPS_Processor_ISEProjectFolder/ADDER_32Bit_Unsigned.vhd".
    Found 32-bit adder for signal <temp>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <ADDER_32Bit_Unsigned> synthesized.


Synthesizing Unit <MUX_2to1_5Bit>.
    Related source file is "C:/Users/David/Desktop/MIPS_Processor_ISEProjectFolder/MUX_2to1_5Bit.vhd".
Unit <MUX_2to1_5Bit> synthesized.


Synthesizing Unit <MUX_2to1_32Bit>.
    Related source file is "C:/Users/David/Desktop/MIPS_Processor_ISEProjectFolder/MUX_2to1_32Bit.vhd".
Unit <MUX_2to1_32Bit> synthesized.


Synthesizing Unit <CONCATENATE_26to32Bit>.
    Related source file is "C:/Users/David/Desktop/MIPS_Processor_ISEProjectFolder/CONCATENATE_26to32Bit.vhd".
Unit <CONCATENATE_26to32Bit> synthesized.


Synthesizing Unit <CONTROLLER_32Bit>.
    Related source file is "C:/Users/David/Desktop/MIPS_Processor_ISEProjectFolder/CONTROLLER_32Bit.vhd".
    Register <t_JumpOrJRControl> equivalent to <t_JALDataControl> has been removed
    Register <t_LUIControl> equivalent to <t_JALDataControl> has been removed
WARNING:Xst:737 - Found 1-bit latch for signal <t_Branch>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 6-bit latch for signal <t_ALUControl>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 2-bit latch for signal <t_DSize>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <t_RegWrite>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <t_JALDataControl>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <t_ALUSrc>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <t_RegDst>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <t_MemToReg>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <t_MemWrite>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
Unit <CONTROLLER_32Bit> synthesized.


Synthesizing Unit <REGFILE_32BitX5Bit>.
    Related source file is "C:/Users/David/Desktop/MIPS_Processor_ISEProjectFolder/REGFILE_32BitX5Bit.vhd".
    Found 32-bit 32-to-1 multiplexer for signal <rdata_1>.
    Found 32-bit 32-to-1 multiplexer for signal <rdata_2>.
    Found 1024-bit register for signal <mem>.
INFO:Xst:738 - HDL ADVISOR - 1024 flip-flops were inferred for signal <mem>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 1024 D-type flip-flop(s).
	inferred  64 Multiplexer(s).
Unit <REGFILE_32BitX5Bit> synthesized.


Synthesizing Unit <SIGNEXTEND_5to32Bit>.
    Related source file is "C:/Users/David/Desktop/MIPS_Processor_ISEProjectFolder/SIGNEXTEND_5to32Bit.vhd".
Unit <SIGNEXTEND_5to32Bit> synthesized.


Synthesizing Unit <SIGNEXTEND_16to32Bit>.
    Related source file is "C:/Users/David/Desktop/MIPS_Processor_ISEProjectFolder/SIGNEXTEND_16to32Bit.vhd".
Unit <SIGNEXTEND_16to32Bit> synthesized.


Synthesizing Unit <SHIFTLEFTTWO_32Bit>.
    Related source file is "C:/Users/David/Desktop/MIPS_Processor_ISEProjectFolder/SHIFTLEFTTWO_32Bit.vhd".
WARNING:Xst:647 - Input <i<31:30>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <SHIFTLEFTTWO_32Bit> synthesized.


Synthesizing Unit <ALU_32BIT>.
    Related source file is "C:/Users/David/Desktop/MIPS_Processor_ISEProjectFolder/ALU_32Bit.vhd".
WARNING:Xst:737 - Found 1-bit latch for signal <bo>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 32-bit latch for signal <wire>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 32-bit comparator equal for signal <bo$cmp_eq0006> created at line 95.
    Found 32-bit comparator greatequal for signal <bo$cmp_ge0000> created at line 88.
    Found 32-bit comparator greater for signal <bo$cmp_gt0000> created at line 116.
    Found 32-bit comparator lessequal for signal <bo$cmp_le0000> created at line 109.
    Found 32-bit comparator less for signal <bo$cmp_lt0000> created at line 81.
    Found 32-bit comparator not equal for signal <bo$cmp_ne0000> created at line 102.
    Found 32-bit comparator less for signal <wire$cmp_lt0000> created at line 71.
    Found 32-bit addsub for signal <wire$share0000> created at line 39.
    Found 32-bit xor2 for signal <wire$xor0000> created at line 52.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   7 Comparator(s).
Unit <ALU_32BIT> synthesized.


Synthesizing Unit <AND_2to1_1Bit>.
    Related source file is "C:/Users/David/Desktop/MIPS_Processor_ISEProjectFolder/AND_2to1_1Bit.vhd".
Unit <AND_2to1_1Bit> synthesized.


Synthesizing Unit <SHIFTANDEXTEND_32Bit>.
    Related source file is "C:/Users/David/Desktop/MIPS_Processor_ISEProjectFolder/SHIFTANDEXTEND_32Bit.vhd".
WARNING:Xst:647 - Input <i<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <SHIFTANDEXTEND_32Bit> synthesized.


Synthesizing Unit <RAM_512x8Bit>.
    Related source file is "C:/Users/David/Desktop/MIPS_Processor_ISEProjectFolder/RAM_512x8Bit.vhd".
WARNING:Xst:647 - Input <addr<31:9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
