vendor_name = ModelSim
source_file = 1, C:/altera/FPGA01_WR_FILES/my_and.vhd
source_file = 1, C:/altera/FPGA01_WR_FILES/Waveform.vwf
source_file = 1, C:/altera/FPGA01_WR_FILES/db/my_and.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = my_and
instance = comp, \B~I , B, my_and, 1
instance = comp, \A~I , A, my_and, 1
instance = comp, \O~0 , O~0, my_and, 1
instance = comp, \O~I , O, my_and, 1
