---
hidden: true
title: "705 cpu_8bit"
weight: 66
---

## 705 : cpu_8bit

* Author: Sunao Furukawa
* Description: This Verilog code is geenrated by Bing AI
* [GitHub repository](https://github.com/Sunao-Furukawa/tt_um_sunaofurukawa_cpu_8bit)
* [GDS submitted](https://github.com/Sunao-Furukawa/tt_um_sunaofurukawa_cpu_8bit/actions/runs/6507995931)
* HDL project
* [Extra docs]()
* Clock: 50000000 Hz
* External hardware: 



### How it works

Explain how your project works


### How to test

Explain how to test your project


### IO

| # | Input        | Output       | Bidirectional      |
|---|--------------|--------------| -------------------|
| 0 | instruction register [0]  | segment a | none |
| 1 | instruction register [1]  | segment b | none |
| 2 | instruction register [2]  | segment c | none |
| 3 | instruction register [3]  | segment d | none |
| 4 | formula right side [4]  | segment e | none |
| 5 | formula right side [5]  | segment f | none |
| 6 | formula right side [6]  | segment g | none |
| 7 | formula right side [7]  | dot | none |

### Chip location

{{< shuttle-map "tt05" "705" >}}
