{
  "creator": "Yosys 0.37 (git sha1 a5c7f69ed8f, gcc 13.2.1 -march=x86-64 -mtune=generic -O2 -fno-plt -fexceptions -fstack-clash-protection -fcf-protection -ffile-prefix-map=/build/yosys/src=/usr/src/debug/yosys -fPIC -Os)",
  "modules": {
    "sr": {
      "attributes": {
        "dynports": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "sr.sv:3.1-25.14"
      },
      "parameter_default_values": {
        "WIDTH": "00000000000000000000000000000100"
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "reset": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "op": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "shift_in": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "shift_out": {
          "direction": "output",
          "bits": [ 6, 7, 8, 9 ]
        }
      },
      "cells": {
        "$procdff$36": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "0",
            "ARST_VALUE": "0000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "src": "sr.sv:13.1-21.4"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 10, 11, 12, 13 ],
            "Q": [ 6, 7, 8, 9 ]
          }
        },
        "$procmux$34": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "sr.sv:16.16-16.32|sr.sv:16.12-20.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5, 6, 7, 8 ],
            "B": [ 7, 8, 9, 5 ],
            "S": [ 4 ],
            "Y": [ 10, 11, 12, 13 ]
          }
        }
      },
      "netnames": {
        "$0\\registers[3:0]": {
          "hide_name": 1,
          "bits": [ 10, 11, 12, 13 ],
          "attributes": {
            "src": "sr.sv:13.1-21.4"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "sr.sv:4.27-4.30"
          }
        },
        "op": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "enum_value_0": "\\SHIFT_LEFT",
            "enum_value_1": "\\SHIFT_RIGHT",
            "src": "sr.sv:6.27-6.29",
            "wiretype": "\\SHIFT_OP"
          }
        },
        "registers": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9 ],
          "attributes": {
            "src": "sr.sv:11.19-11.28"
          }
        },
        "reset": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "sr.sv:5.27-5.32"
          }
        },
        "shift_in": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "sr.sv:7.27-7.35"
          }
        },
        "shift_out": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9 ],
          "attributes": {
            "src": "sr.sv:8.28-8.37"
          }
        }
      }
    }
  }
}
