

================================================================
== Vitis HLS Report for 'insert_ip_checksum_512_s'
================================================================
* Date:           Sat Mar 18 14:35:17 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        mac_ip_encode_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  1.866 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  3.200 ns|  3.200 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       33|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       64|    -|
|Register             |        -|     -|     1165|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     1165|       97|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_condition_286                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_288                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op20_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op29_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op45_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op52_write_state2    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op55_write_state2    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op57_write_state2    |       and|   0|  0|   2|           1|           1|
    |grp_nbreadreq_fu_66_p3            |       and|   0|  0|   2|           1|           0|
    |tmp_2_i_nbreadreq_fu_80_p3        |       and|   0|  0|   2|           1|           0|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |select_ln117_fu_118_p3            |    select|   0|  0|   3|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |xor_ln100_fu_196_p2               |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  33|          16|          16|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done                  |   9|          2|    1|          2|
    |checksumFifo_blk_n       |   9|          2|    1|          2|
    |dataStreamBuffer1_blk_n  |   9|          2|    1|          2|
    |dataStreamBuffer2_blk_n  |   9|          2|    1|          2|
    |dataStreamBuffer2_din    |  14|          3|  577|       1731|
    |wordCount_V              |  14|          3|    2|          6|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  64|         14|  583|       1745|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+-----+----+-----+-----------+
    |           Name           |  FF | LUT| Bits| Const Bits|
    +--------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                 |    1|   0|    1|          0|
    |ap_done_reg               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |    1|   0|    1|          0|
    |p_Result_33_reg_241       |  512|   0|  512|          0|
    |reg_109                   |  577|   0|  577|          0|
    |tmp_1_i_reg_229           |    1|   0|    1|          0|
    |tmp_2_i_reg_237           |    1|   0|    1|          0|
    |tmp_i_53_reg_251          |    1|   0|    1|          0|
    |tmp_i_reg_233             |    1|   0|    1|          0|
    |tmp_reg_246               |   65|   0|   65|          0|
    |wordCount_V               |    2|   0|    2|          0|
    |wordCount_V_load_reg_225  |    2|   0|    2|          0|
    +--------------------------+-----+----+-----+-----------+
    |Total                     | 1165|   0| 1165|          0|
    +--------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+---------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  insert_ip_checksum<512>|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  insert_ip_checksum<512>|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  insert_ip_checksum<512>|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  insert_ip_checksum<512>|  return value|
|ap_continue                |   in|    1|  ap_ctrl_hs|  insert_ip_checksum<512>|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  insert_ip_checksum<512>|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  insert_ip_checksum<512>|  return value|
|dataStreamBuffer1_dout     |   in|  577|     ap_fifo|        dataStreamBuffer1|       pointer|
|dataStreamBuffer1_empty_n  |   in|    1|     ap_fifo|        dataStreamBuffer1|       pointer|
|dataStreamBuffer1_read     |  out|    1|     ap_fifo|        dataStreamBuffer1|       pointer|
|checksumFifo_dout          |   in|   16|     ap_fifo|             checksumFifo|       pointer|
|checksumFifo_empty_n       |   in|    1|     ap_fifo|             checksumFifo|       pointer|
|checksumFifo_read          |  out|    1|     ap_fifo|             checksumFifo|       pointer|
|dataStreamBuffer2_din      |  out|  577|     ap_fifo|        dataStreamBuffer2|       pointer|
|dataStreamBuffer2_full_n   |   in|    1|     ap_fifo|        dataStreamBuffer2|       pointer|
|dataStreamBuffer2_write    |  out|    1|     ap_fifo|        dataStreamBuffer2|       pointer|
+---------------------------+-----+-----+------------+-------------------------+--------------+

