// SPDX-License-Identifier: GPL-2.0

#include <linux/kernel.h>
#include <linux/module.h>
#include "regdump.h"

#define IO_CFG_L_BASE 0x10002000

DEFINE_REGISTER(IES_CFG0, 0x000, "IES Control 0",
	REGISTER_BIT_ENABLED(0, "CAM_PDN0"),
	REGISTER_BIT_ENABLED(1, "CAM_PDN1"),
	REGISTER_BIT_ENABLED(2, "CAM_CLK0"),
	REGISTER_BIT_ENABLED(3, "CAM_CLK1"),
	REGISTER_BIT_ENABLED(4, "CAM_RST0"),
	REGISTER_BIT_ENABLED(5, "CAM_RST1"),
	REGISTER_BIT_ENABLED(6, "CAM_PDN2"),
	REGISTER_BIT_ENABLED(7, "CAM_RST2"),
	REGISTER_BIT_ENABLED(8, "CAM_CLK2"),
	REGISTER_BIT_ENABLED(9, "Reserved (CAM)"),
	REGISTER_BIT_ENABLED(10, "URXD0"),
	REGISTER_BIT_ENABLED(11, "UTXD0"),
	REGISTER_BIT_ENABLED(12, "DPI_D0"),
	REGISTER_BIT_ENABLED(13, "DPI_D1"),
	REGISTER_BIT_ENABLED(14, "DPI_D2"),
	REGISTER_BIT_ENABLED(15, "DPI_D3"),
	REGISTER_BIT_ENABLED(16, "DPI_D4"),
	REGISTER_BIT_ENABLED(17, "DPI_D5"),
	REGISTER_BIT_ENABLED(18, "DPI_D6"),
	REGISTER_BIT_ENABLED(19, "DPI_D7"),
	REGISTER_BIT_ENABLED(20, "DPI_D8"),
	REGISTER_BIT_ENABLED(21, "DPI_D9"),
	REGISTER_BIT_ENABLED(22, "DPI_D10"),
	REGISTER_BIT_ENABLED(23, "DPI_D11"),
	REGISTER_BIT_ENABLED(24, "DPI_DE"),
	REGISTER_BIT_ENABLED(25, "DPI_CK"),
	REGISTER_BIT_ENABLED(26, "DPI_HSYNC"),
	REGISTER_BIT_ENABLED(27, "DPI_VSYNC")
);
DEFINE_REGISTER(IES_CFG1, 0x010, "IES Control 1",
	REGISTER_BIT_ENABLED(0, "JTG_L_0 JTMS"),
	REGISTER_BIT_ENABLED(1, "JTG_L_1 JTCK"),
	REGISTER_BIT_ENABLED(2, "JTG_L_2 JTDI"),
	REGISTER_BIT_ENABLED(3, "JTG_L_3 JTDO"),
	REGISTER_BIT_ENABLED(4, "JTG_L_4 JTRST_B"),
	REGISTER_BIT_ENABLED(5, "I2C2_L_0 SCL2"),
	REGISTER_BIT_ENABLED(6, "I2C2_L_1 SDA2"),
	REGISTER_BIT_ENABLED(7, "I2C3_L_0 SCL3"),
	REGISTER_BIT_ENABLED(8, "I2C3_L_1 SDA3"),
	REGISTER_BIT_ENABLED(9, "I2S1_L_0 TDM_LRCK"),
	REGISTER_BIT_ENABLED(10, "I2S1_L_1 TDM_BCK"),
	REGISTER_BIT_ENABLED(11, "I2S1_L_2 TDM_MCK"),
	REGISTER_BIT_ENABLED(12, "I2S1_L_3 TDM_DATA0"),
	REGISTER_BIT_ENABLED(13, "I2S1_L_4 TDM_DATA1"),
	REGISTER_BIT_ENABLED(14, "I2S1_L_5 TDM_DATA2"),
	REGISTER_BIT_ENABLED(15, "I2S1_L_6 TDM_DATA3"),
	REGISTER_BIT_ENABLED(16, "CONN_L_0 CONN_HRST_B"),
	REGISTER_BIT_ENABLED(17, "CONN_L_1 CONN_TOP_DATA"),
	REGISTER_BIT_ENABLED(18, "CONN_L_2 CONN_TOP_CLK"),
	REGISTER_BIT_ENABLED(19, "CONN_L_3 CONN_WB_PTA"),
	REGISTER_BIT_ENABLED(20, "CONN_L_4 CONN_WF_CTRL2"),
	REGISTER_BIT_ENABLED(21, "CONN_L_5 CONN_WF_CTRL1"),
	REGISTER_BIT_ENABLED(22, "CONN_L_6 CONN_WF_CTRL0"),
	REGISTER_BIT_ENABLED(23, "CONN_L_7 CONN_BT_CLK"),
	REGISTER_BIT_ENABLED(24, "CONN_L_8 CONN_BT_DATA"),
	REGISTER_FIELD(25, 31, "I2S2_L Reserved")
);
DEFINE_REGISTER(SR_CFG0, 0x020, "SR Control 0",
	REGISTER_BIT_ENABLED(0, "CAM_L_0 CAM_PDN0, CAM_PDN1"),
	REGISTER_BIT_ENABLED(1, "CAM_L_1 CAM_CLK0, CAM_CLK1"),
	REGISTER_BIT_ENABLED(2, "CAM_L_2 CAM_RST0, CAM_RST1"),
	REGISTER_BIT_ENABLED(3, "CAM_L_3 CAM_PDN2"),
	REGISTER_BIT_ENABLED(4, "CAM_L_4 CAM_RST2, CAM_CLK2"),
	REGISTER_BIT_ENABLED(5, "UR0_L_0 URXD0, UTXD0"),
	REGISTER_BIT_ENABLED(6, "DPI_L_0 DPI_D0, DPI_D1, DPI_D2, DPI_D3"),
	REGISTER_BIT_ENABLED(7, "DPI_L_1 DPI_D4, DPI_D5, DPI_D6, DPI_D7"),
	REGISTER_BIT_ENABLED(8, "DPI_L_2 DPI_D8, DPI_D9, DPI_D10, DPI_D11"),
	REGISTER_BIT_ENABLED(9, "DPI_L_3 DPI_DE, DPI_HSYNC, DPI_VSYNC"),
	REGISTER_BIT_ENABLED(10, "DPI_L_4 DPI_CK"),
	REGISTER_BIT_ENABLED(11, "JTG_L_0 JTMS, JTDO, JTRST_B"),
	REGISTER_BIT_ENABLED(12, "JTG_L_1 JTCK"),
	REGISTER_BIT_ENABLED(13, "JTG_L_2 JTDI"),
	REGISTER_BIT_ENABLED(14, "I2C2_L_0 Reserved"),
	REGISTER_BIT_ENABLED(15, "I2C3_L_0 Reserved"),
	REGISTER_BIT_ENABLED(16, "I2S1_L_0 TDM_LRCK"),
	REGISTER_BIT_ENABLED(17, "I2S1_L_1 TDM_BCK"),
	REGISTER_BIT_ENABLED(18, "I2S1_L_2 TDM_MCK"),
	REGISTER_BIT_ENABLED(19, "I2S1_L_3 TDM_DATA0, TDM_DATA1, TDM_DATA2, TDM_DATA3")
);
DEFINE_REGISTER(SR_CFG1, 0x030, "SR Control 1",
	REGISTER_BIT_ENABLED(0, "CONN_L_0 CONN_HRST_B, CONN_TOP_CLK"),
	REGISTER_BIT_ENABLED(1, "CONN_L_1 CONN_TOP_DATA"),
	REGISTER_BIT_ENABLED(2, "CONN_L_2 CONN_WB_PTA, CONN_WF_CTRL2, CONN_WF_CTRL1, CONN_WF_CTRL0")
);
DEFINE_REGISTER(SMT_CFG0, 0x040, "SMT Control 0",
	REGISTER_BIT_ENABLED(0, "CAM_L_0 CAM_PDN0, CAM_PDN1"),
	REGISTER_BIT_ENABLED(1, "CAM_L_1 CAM_CLK0, CAM_CLK1"),
	REGISTER_BIT_ENABLED(2, "CAM_L_2 CAM_RST0, CAM_RST1"),
	REGISTER_BIT_ENABLED(3, "CAM_L_3 CAM_PDN2"),
	REGISTER_BIT_ENABLED(4, "CAM_L_4 CAM_RST2, CAM_CLK2"),
	REGISTER_BIT_ENABLED(5, "UR0_L_0 URXD0, UTXD0"),
	REGISTER_BIT_ENABLED(6, "DPI_L_0 DPI_D0, DPI_D1, DPI_D2, DPI_D3"),
	REGISTER_BIT_ENABLED(7, "DPI_L_1 DPI_D4, DPI_D5, DPI_D6, DPI_D7"),
	REGISTER_BIT_ENABLED(8, "DPI_L_2 DPI_D8, DPI_D9, DPI_D10, DPI_D11"),
	REGISTER_BIT_ENABLED(9, "DPI_L_3 DPI_DE, DPI_HSYNC, DPI_VSYNC"),
	REGISTER_BIT_ENABLED(10, "DPI_L_4 DPI_CK"),
	REGISTER_BIT_ENABLED(11, "JTG_L_0 JTMS, JTDO, JTRST_B"),
	REGISTER_BIT_ENABLED(12, "JTG_L_1 JTCK"),
	REGISTER_BIT_ENABLED(13, "JTG_L_2 JTDI"),
	REGISTER_BIT_ENABLED(14, "I2C2_L_0 SCL2, SDA2"),
	REGISTER_BIT_ENABLED(15, "I2C3_L_0 SCL3, SDA3"),
	REGISTER_BIT_ENABLED(16, "I2S1_L_0 TDM_LRCK"),
	REGISTER_BIT_ENABLED(17, "I2S1_L_1 TDM_BCK"),
	REGISTER_BIT_ENABLED(18, "I2S1_L_2 TDM_MCK"),
	REGISTER_BIT_ENABLED(19, "I2S1_L_3 TDM_DATA0, TDM_DATA1, TDM_DATA2, TDM_DATA3")
);
DEFINE_REGISTER(SMT_CFG1, 0x050, "SMT Control 1",
	REGISTER_BIT_ENABLED(0, "CONN_L_0 CONN_HRST_B, CONN_TOP_CLK"),
	REGISTER_BIT_ENABLED(1, "CONN_L_1 CONN_TOP_DATA"),
	REGISTER_BIT_ENABLED(2,
		"CONN_L_2 CONN_WB_PTA, CONN_WF_CTRL2, CONN_WF_CTRL1, CONN_WF_CTRL0")
);
DEFINE_REGISTER(TDSEL_CFG0, 0x060, "TDSEL Control 0",
	REGISTER_FIELD(0, 3, "CAM_L_0 CAM_PDN0, CAM_PDN1"),
	REGISTER_FIELD(4, 7, "CAM_L_4 CAM_CLK0, CAM_CLK1"),
	REGISTER_FIELD(8, 11, "CAM_L_8 CAM_RST0, CAM_RST1"),
	REGISTER_FIELD(12, 15, "CAM_L_12 CAM_PDN2"),
	REGISTER_FIELD(16, 19, "CAM_L_16 CAM_RST2, CAM_CLK2"),
	REGISTER_FIELD(20, 23, "UR0_L_0 URXD0, UTXD0"),
	REGISTER_FIELD(24, 27, "SLP_0 TDSEL value of IOs in left side in sleep mode")
);
DEFINE_REGISTER(TDSEL_CFG1, 0x070, "TDSEL Control 1",
	REGISTER_FIELD(0, 3, "DPI_L_0 DPI_D0, DPI_D1, DPI_D2, DPI_D3"),
	REGISTER_FIELD(4, 7, "DPI_L_4 DPI_D4, DPI_D5, DPI_D6, DPI_D7"),
	REGISTER_FIELD(8, 11, "DPI_L_8 DPI_D8, DPI_D9, DPI_D10, DPI_D11"),
	REGISTER_FIELD(12, 15, "DPI_L_12 DPI_DE, DPI_HSYNC, DPI_VSYNC"),
	REGISTER_FIELD(16, 19, "DPI_L_16 DPI_CK"),
	REGISTER_FIELD(20, 23, "JTG_L_0 JTMS, JTDO, JTRST_B, JTCK, JTDI"),
	REGISTER_FIELD(24, 27, "I2C2_L_0 SCL2, SDA2"),
	REGISTER_FIELD(28, 31, "I2C3_L_0 SCL2, SDA2")
);
DEFINE_REGISTER(TDSEL_CFG2, 0x080, "TDSEL Control 2",
	REGISTER_FIELD(0, 3, "I2S1_L_0 TDM_LRCK, TDM_BCK, TDM_MCK"),
	REGISTER_FIELD(4, 7, "I2S1_L_4 TDM_DATA0, TDM_DATA1, TDM_DATA2, TDM_DATA3"),
	REGISTER_FIELD(8, 11, "CONN_L_0 CONN_HRST_B, CONN_TOP_CLK"),
	REGISTER_FIELD(12, 15, "CONN_L_4 CONN_TOP_DATA"),
	REGISTER_FIELD(16, 19,
	       	"CONN_L_8 CONN_WB_PTA, CONN_WF_CTRL2 CONN_WF_CTRL1, CONN_WF_CTRL0")
);
DEFINE_REGISTER(RDSEL_CFG0, 0x090, "RDSEL Control 0",
	REGISTER_FIELD(0, 1, "CAM_L_0 CAM_PDN0, CAM_PDN1"),
	REGISTER_FIELD(2, 3, "CAM_L_2 CAM_CLK0, CAM_CLK1"),
	REGISTER_FIELD(4, 5, "CAM_L_4 CAM_RST0, CAM_RST1"),
	REGISTER_FIELD(6, 7, "CAM_L_6 CAM_PDN2"),
	REGISTER_FIELD(8, 9, "CAM_L_8 CAM_RST2, CAM_CLK2"),
	REGISTER_FIELD(10, 11, "UR0_L_0 URXD0, UTXD0"),
	REGISTER_FIELD(12, 13, "DPI_L_0 DPI_D0, DPI_D1, DPI_D2, DPI_D3"),
	REGISTER_FIELD(14, 15, "DPI_L_2 DPI_D4, DPI_D5, DPI_D6, DPI_D7"),
	REGISTER_FIELD(16, 17, "DPI_L_4 DPI_D8, DPI_D9, DPI_D10, DPI_D11"),
	REGISTER_FIELD(18, 19, "DPI_L_6 DPI_DE, DPI_HSYNC, DPI_VSYNC"),
	REGISTER_FIELD(20, 21, "DPI_L_8 DPI_CK"),
	REGISTER_FIELD(22, 23, "JTG_L_0 JTMS, JTDO, JTRST_B, JTCK, JTDI"),
	REGISTER_FIELD(24, 25, "I2C2_L_0 SCL2, SDA2"),
	REGISTER_FIELD(26, 27, "I2C3_L_0 SCL2, SDA2"),
	REGISTER_FIELD(28, 29, "I2S1_L_0 TDM_LRCK, TDM_BCK, TDM_MCK"),
	REGISTER_FIELD(30, 31, "I2S1_L_2 TDM_DATA0, TDM_DATA1, TDM_DATA2, TDM_DATA3")
);
DEFINE_REGISTER(RDSEL_CFG1, 0x0A0, "RDSEL Control 1",
	REGISTER_FIELD(0, 1, "UR1_L_0 URXD0, UTXD0"),
	REGISTER_FIELD(2, 3, "UR1_L_2 Reserved"),
	REGISTER_FIELD(4, 5, "CONN_L_0 CONN_HRST_B, CONN_TOP_CLK"),
	REGISTER_FIELD(6, 7, "CONN_L_2 CONN_TOP_DATA"),
	REGISTER_FIELD(8, 9, "CONN_L_4 CONN_WB_PTA, CONN_WF_CTRL2, CONN_WF_CTRL1, CONN_WF_CTRL0")
);
DEFINE_REGISTER(PU_CFG0, 0x0B0, "Pull-up Control 0",
	REGISTER_BIT_SET(0, "CAM_L_0 CAM_PDN0"),
	REGISTER_BIT_SET(1, "CAM_L_1 CAM_PDN1"),
	REGISTER_BIT_SET(2, "CAM_L_2 CAM_CLK0"),
	REGISTER_BIT_SET(3, "CAM_L_3 CAM_CLK1"),
	REGISTER_BIT_SET(4, "CAM_L_4 CAM_RST0"),
	REGISTER_BIT_SET(5, "CAM_L_5 CAM_RST1"),
	REGISTER_BIT_SET(6, "CAM_L_6 CAM_PDN2"),
	REGISTER_BIT_SET(7, "CAM_L_7 CAM_RST2"),
	REGISTER_BIT_SET(8, "CAM_L_8 CAM_CLK2"),
	REGISTER_BIT_SET(9, "CAM_L_9 Reserved"),
	REGISTER_BIT_SET(10, "UR0_L_0 URXD0"),
	REGISTER_BIT_SET(12, "DPI_L_0 DPI_D0"),
	REGISTER_BIT_SET(13, "DPI_L_1 DPI_D1"),
	REGISTER_BIT_SET(14, "DPI_L_2 DPI_D2"),
	REGISTER_BIT_SET(15, "DPI_L_3 DPI_D3"),
	REGISTER_BIT_SET(16, "DPI_L_4 DPI_D4"),
	REGISTER_BIT_SET(17, "DPI_L_5 DPI_D5"),
	REGISTER_BIT_SET(18, "DPI_L_6 DPI_D6"),
	REGISTER_BIT_SET(19, "DPI_L_7 DPI_D7"),
	REGISTER_BIT_SET(20, "DPI_L_8 DPI_D8"),
	REGISTER_BIT_SET(21, "DPI_L_9 DPI_D9"),
	REGISTER_BIT_SET(22, "DPI_L_10 DPI_D10"),
	REGISTER_BIT_SET(23, "DPI_L_11 DPI_D11"),
	REGISTER_BIT_SET(24, "DPI_L_12 DPI_DE"),
	REGISTER_BIT_SET(25, "DPI_L_13 DPI_CK"),
	REGISTER_BIT_SET(26, "DPI_L_14 DPI_HSYNC"),
	REGISTER_BIT_SET(27, "DPI_L_15 DPI_VSYNC")
);
DEFINE_REGISTER(PU_CFG1, 0x0C0, "Pull-up Control 1",
	REGISTER_BIT_SET(0, "JTG_L_0 JTMS"),
	REGISTER_BIT_SET(2, "JTG_L_2 JTDI"),
	REGISTER_BIT_SET(4, "JTG_L_4 JTRST_B"),
	REGISTER_BIT_SET(5, "JTG_L_5 Reserved"),
	REGISTER_BIT_SET(6, "I2S1_L_0 TDM_LRCK"),
	REGISTER_BIT_SET(7, "I2S1_L_1 TDM_BCK"),
	REGISTER_BIT_SET(8, "I2S1_L_2 TDM_MCK"),
	REGISTER_BIT_SET(9, "I2S1_L_3 TDM_DATA0"),
	REGISTER_BIT_SET(10, "I2S1_L_4 TDM_DATA1"),
	REGISTER_BIT_SET(11, "I2S1_L_5 TDM_DATA2"),
	REGISTER_BIT_SET(12, "I2S1_L_6 TDM_DATA3"),
	REGISTER_BIT_SET(13, "CONN_L_0 CONN_HRST_B"),
	REGISTER_BIT_SET(14, "CONN_L_1 CONN_TOP_DATA"),
	REGISTER_BIT_SET(15, "CONN_L_2 CONN_TOP_CLK"),
	REGISTER_BIT_SET(16, "CONN_L_3 CONN_WB_PTA"),
	REGISTER_BIT_SET(17, "CONN_L_4 CONN_WF_CTRL2"),
	REGISTER_BIT_SET(18, "CONN_L_5 CONN_WF_CTRL1"),
	REGISTER_BIT_SET(19, "CONN_L_6 CONN_WF_CTRL0"),
	REGISTER_BIT_SET(20, "CONN_L_7 CONN_BT_CLK"),
	REGISTER_BIT_SET(21, "CONN_L_8 CONN_BT_DATA")
);
DEFINE_REGISTER(PD_CFG0, 0x0D0, "Pull-down Control 0",
	REGISTER_BIT_SET(0, "CAM_L_0 CAM_PDN0"),
	REGISTER_BIT_SET(1, "CAM_L_1 CAM_PDN1"),
	REGISTER_BIT_SET(2, "CAM_L_2 CAM_CLK0"),
	REGISTER_BIT_SET(4, "CAM_L_4 CAM_RST0"),
	REGISTER_BIT_SET(6, "CAM_L_6 CAM_PDN2"),
	REGISTER_BIT_SET(7, "CAM_L_7 CAM_RST2"),
	REGISTER_BIT_SET(8, "CAM_L_8 CAM_CLK2"),
	REGISTER_BIT_SET(9, "CAM_L_9 Reserved"),
	REGISTER_BIT_SET(10, "UR0_L_0 URXD0"),
	REGISTER_BIT_SET(11, "UR0_L_1 UTXD0"),
	REGISTER_BIT_SET(12, "DPI_L_0 DPI_D0"),
	REGISTER_BIT_SET(13, "DPI_L_1 DPI_D1"),
	REGISTER_BIT_SET(14, "DPI_L_2 DPI_D2"),
	REGISTER_BIT_SET(15, "DPI_L_3 DPI_D3"),
	REGISTER_BIT_SET(16, "DPI_L_4 DPI_D4"),
	REGISTER_BIT_SET(17, "DPI_L_5 DPI_D5"),
	REGISTER_BIT_SET(18, "DPI_L_6 DPI_D6"),
	REGISTER_BIT_SET(19, "DPI_L_7 DPI_D7"),
	REGISTER_BIT_SET(20, "DPI_L_8 DPI_D8"),
	REGISTER_BIT_SET(21, "DPI_L_9 DPI_D9"),
	REGISTER_BIT_SET(22, "DPI_L_10 DPI_D10"),
	REGISTER_BIT_SET(23, "DPI_L_11 DPI_D11"),
	REGISTER_BIT_SET(24, "DPI_L_12 DPI_DE"),
	REGISTER_BIT_SET(25, "DPI_L_13 DPI_CK"),
	REGISTER_BIT_SET(26, "DPI_L_14 DPI_HSYNC"),
	REGISTER_BIT_SET(27, "DPI_L_15 DPI_VSYNC"),
	REGISTER_BIT_SET(28, "I2C2_L_0 SCL2"),
	REGISTER_BIT_SET(29, "I2C2_L_1 SDA2"),
	REGISTER_BIT_SET(30, "I2C3_L_0 SCL3"),
	REGISTER_BIT_SET(31, "I2C3_L_1 SDA3")
);
DEFINE_REGISTER(PD_CFG1, 0x0E0, "Pull-down Control 1",
	REGISTER_BIT_SET(0, "JTG_L_0 JTMS"),
	REGISTER_BIT_SET(6, "I2S1_L_0 TDM_LRCK"),
	REGISTER_BIT_SET(7, "I2S1_L_1 TDM_BCK"),
	REGISTER_BIT_SET(8, "I2S1_L_2 TDM_MCK"),
	REGISTER_BIT_SET(9, "I2S1_L_3 TDM_DATA0"),
	REGISTER_BIT_SET(10, "I2S1_L_4 TDM_DATA1"),
	REGISTER_BIT_SET(11, "I2S1_L_5 TDM_DATA2"),
	REGISTER_BIT_SET(12, "I2S1_L_6 TDM_DATA3"),
	REGISTER_BIT_SET(13, "CONN_L_0 DPI_D0"),
	REGISTER_BIT_SET(14, "CONN_L_1 DPI_D1"),
	REGISTER_BIT_SET(15, "CONN_L_2 DPI_D2"),
	REGISTER_BIT_SET(16, "CONN_L_3 DPI_D3"),
	REGISTER_BIT_SET(17, "CONN_L_4 DPI_D4"),
	REGISTER_BIT_SET(18, "CONN_L_5 DPI_D5"),
	REGISTER_BIT_SET(19, "CONN_L_6 DPI_D6"),
	REGISTER_BIT_SET(20, "CONN_L_7 DPI_D7"),
	REGISTER_BIT_SET(21, "CONN_L_8 DPI_D8"),
	REGISTER_BIT_SET(22, "CONN_L_9 DPI_D9"),
	REGISTER_BIT_SET(23, "CONN_L_10 DPI_D10"),
	REGISTER_BIT_SET(24, "CONN_L_11 DPI_D11"),
	REGISTER_BIT_SET(25, "CONN_L_12 DPI_DE"),
	REGISTER_BIT_SET(26, "CONN_L_13 DPI_CK"),
	REGISTER_BIT_SET(27, "CONN_L_14 DPI_HSYNC"),
	REGISTER_BIT_SET(28, "CONN_L_15 DPI_VSYNC")
);
DEFINE_REGISTER(DRV_CFG0, 0x0F0, "DRV Control 0",
	REGISTER_FIELD(0, 1, "CAM_L_0 CAM_PDN0, CAM_PDN1"),
	REGISTER_FIELD(2, 3, "CAM_L_2 CAM_CLK0, CAM_CLK1"),
	REGISTER_FIELD(4, 5, "CAM_L_4 CAM_RST0, CAM_RST1"),
	REGISTER_FIELD(6, 7, "CAM_L_6 CAM_PDN2"),
	REGISTER_FIELD(8, 9, "CAM_L_8 CAM_RST2, CAM_CLK2"),
	REGISTER_FIELD(10, 11, "UR0_L_0 URXD0, UTXD0"),
	REGISTER_FIELD(12, 13, "DPI_L_0 DPI_D0, DPI_D1, DPI_D2, DPI_D3"),
	REGISTER_FIELD(14, 15, "DPI_L_2 DPI_D4, DPI_D5, DPI_D6, DPI_D7"),
	REGISTER_FIELD(16, 17, "DPI_L_4 DPI_D8, DPI_D9, DPI_D10, DPI_D11"),
	REGISTER_FIELD(18, 19, "DPI_L_6 DPI_DE, DPI_HSYNC, DPI_VSYNC"),
	REGISTER_FIELD(20, 21, "DPI_L_8 DPI_CK"),
	REGISTER_FIELD(22, 23, "JTG_L_0 JTMS, JTDO, JTRST_B"),
	REGISTER_FIELD(24, 25, "JTG_L_2 JTCK"),
	REGISTER_FIELD(26, 27, "JTG_L_4 JTDI")
);
DEFINE_REGISTER(DRV_CFG1, 0x100, "DRV Control 1",
	REGISTER_BIT_SET(0, "I2C2_L_0 SCL2"),
	REGISTER_BIT_SET(1, "I2C2_L_1 SDA2"),
	REGISTER_BIT_SET(2, "I2C3_L_0 SCL3"),
	REGISTER_BIT_SET(3, "I2C3_L_1 SDA3"),
	REGISTER_FIELD(4, 5, "I2S1_L_0 TDM_LRCK, TDM_BCK, TDM_MCK"),
	REGISTER_FIELD(6, 7, "I2S1_L_2 TDM_DATA0, TDM_DATA1, TDM_DATA2,"),
	REGISTER_FIELD(8, 9, "CONN_L_0 CONN_HRST_B"),
	REGISTER_BIT_SET(10, "CONN_L_2 Reserved"),
	REGISTER_FIELD(11, 12, "CONN_L_3 CONN_TOP_DATA"),
	REGISTER_BIT_SET(13, "CONN_L_5 Reserved"),
	REGISTER_FIELD(14, 15, "CONN_L_6 CONN_TOP_CLK"),
	REGISTER_BIT_SET(16, "CONN_L_8 Reserved"),
	REGISTER_FIELD(17, 18, "CONN_L_9 CONN_WB_PTA, CONN_WF_CTRL2,"),
	REGISTER_BIT_SET(19, "CONN_L_11 Reserved"),
	REGISTER_FIELD(20, 21, "CONN_L_12 CONN_WF_CTRL0, CONN_BT_DATA"),
	REGISTER_FIELD(22, 23, "CONN_L_14 CONN_BT_CLK")
);
DEFINE_REGISTER(R0_CFG0, 0x120, "R0 Control",
	REGISTER_FIELD(0, 8, "CONN_L Reserved"),
	REGISTER_BIT(9, "CAM_CLK2 Digital GPIO", "CAM_CLK2 Analog GPIO")
);

void __init mt6797_debug_io_cfg_l_regs_init(struct dentry *regs_dir)
{
	regs_dir = debugfs_create_dir("io_cfg_l", regs_dir);
	REGISTER_FILE(regs_dir, IO_CFG_L_BASE, IES_CFG0);
	REGISTER_FILE(regs_dir, IO_CFG_L_BASE, IES_CFG1);
	REGISTER_FILE(regs_dir, IO_CFG_L_BASE, SR_CFG0);
	REGISTER_FILE(regs_dir, IO_CFG_L_BASE, SR_CFG1);
	REGISTER_FILE(regs_dir, IO_CFG_L_BASE, SMT_CFG0);
	REGISTER_FILE(regs_dir, IO_CFG_L_BASE, SMT_CFG1);
	REGISTER_FILE(regs_dir, IO_CFG_L_BASE, TDSEL_CFG0);
	REGISTER_FILE(regs_dir, IO_CFG_L_BASE, TDSEL_CFG1);
	REGISTER_FILE(regs_dir, IO_CFG_L_BASE, TDSEL_CFG2);
	REGISTER_FILE(regs_dir, IO_CFG_L_BASE, RDSEL_CFG0);
	REGISTER_FILE(regs_dir, IO_CFG_L_BASE, RDSEL_CFG1);
	REGISTER_FILE(regs_dir, IO_CFG_L_BASE, PU_CFG0);
	REGISTER_FILE(regs_dir, IO_CFG_L_BASE, PU_CFG1);
	REGISTER_FILE(regs_dir, IO_CFG_L_BASE, PD_CFG0);
	REGISTER_FILE(regs_dir, IO_CFG_L_BASE, PD_CFG1);
	REGISTER_FILE(regs_dir, IO_CFG_L_BASE, DRV_CFG0);
	REGISTER_FILE(regs_dir, IO_CFG_L_BASE, DRV_CFG1);
	REGISTER_FILE(regs_dir, IO_CFG_L_BASE, R0_CFG0);
}
