
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns -54159.55

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns -50.63

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack -50.63

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: _95156_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          1.60    1.60 ^ input external delay
    65    0.24    0.00    0.00    1.60 ^ rst (in)
                                         rst (net)
                  0.00    0.00    1.60 ^ _95156_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  1.60   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _95156_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.30    0.30   library removal time
                                  0.30   data required time
-----------------------------------------------------------------------------
                                  0.30   data required time
                                 -1.60   data arrival time
-----------------------------------------------------------------------------
                                  1.30   slack (MET)


Startpoint: dqnr_doe$_DFFE_PP_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: rle.ddstrb$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dqnr_doe$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
     1    0.00    0.04    0.29    0.29 ^ dqnr_doe$_DFFE_PP_/Q (sky130_fd_sc_hd__edfxtp_1)
                                         dc_diff_doe (net)
                  0.04    0.00    0.29 ^ rle.ddstrb$_DFF_P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.29   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ rle.ddstrb$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.04   -0.04   library hold time
                                 -0.04   data required time
-----------------------------------------------------------------------------
                                 -0.04   data required time
                                 -0.29   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: fdct_zigzag.dct_mod.ddcnt$_DFFE_PN1P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          1.60    1.60 ^ input external delay
    65    0.24    0.00    0.00    1.60 ^ rst (in)
                                         rst (net)
                  0.00    0.00    1.60 ^ fdct_zigzag.dct_mod.ddcnt$_DFFE_PN1P_/SET_B (sky130_fd_sc_hd__dfstp_2)
                                  1.60   data arrival time

                  0.00    8.00    8.00   clock clk (rise edge)
                          0.00    8.00   clock network delay (ideal)
                          0.00    8.00   clock reconvergence pessimism
                                  8.00 ^ fdct_zigzag.dct_mod.ddcnt$_DFFE_PN1P_/CLK (sky130_fd_sc_hd__dfstp_2)
                          0.13    8.13   library recovery time
                                  8.13   data required time
-----------------------------------------------------------------------------
                                  8.13   data required time
                                 -1.60   data arrival time
-----------------------------------------------------------------------------
                                  6.53   slack (MET)


Startpoint: fdct_zigzag.dct_mod.ddgo$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: fdct_zigzag.dct_mod.dct_block_6.dct_unit_6.macu.result[21]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ fdct_zigzag.dct_mod.ddgo$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
  2469    5.58   47.14   33.50   33.50 ^ fdct_zigzag.dct_mod.ddgo$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         fdct_zigzag.dct_mod.dct_block_0.dct_unit_0.ddgo (net)
                 47.14    0.00   33.50 ^ _55662_/A (sky130_fd_sc_hd__clkinv_1)
   178    0.41    0.00   23.30   56.80 v _55662_/Y (sky130_fd_sc_hd__clkinv_1)
                                         _04709_ (net)
                  0.00    0.00   56.80 v _63189_/B (sky130_fd_sc_hd__nand3_1)
     1    0.00    0.06    0.05   56.86 ^ _63189_/Y (sky130_fd_sc_hd__nand3_1)
                                         _11153_ (net)
                  0.06    0.00   56.86 ^ _63190_/B1 (sky130_fd_sc_hd__o22ai_1)
     1    0.00    4.26    0.07   56.92 v _63190_/Y (sky130_fd_sc_hd__o22ai_1)
                                         _11154_ (net)
                  4.26    0.00   56.92 v _63191_/B1 (sky130_fd_sc_hd__a31o_1)
     1    0.00    0.12    1.29   58.21 v _63191_/X (sky130_fd_sc_hd__a31o_1)
                                         _11155_ (net)
                  0.12    0.00   58.21 v _63192_/B (sky130_fd_sc_hd__xor2_1)
     1    0.00    0.05    0.16   58.37 v _63192_/X (sky130_fd_sc_hd__xor2_1)
                                         _01554_ (net)
                  0.05    0.00   58.37 v fdct_zigzag.dct_mod.dct_block_6.dct_unit_6.macu.result[21]$_DFFE_PP_/D (sky130_fd_sc_hd__edfxtp_1)
                                 58.37   data arrival time

                  0.00    8.00    8.00   clock clk (rise edge)
                          0.00    8.00   clock network delay (ideal)
                          0.00    8.00   clock reconvergence pessimism
                                  8.00 ^ fdct_zigzag.dct_mod.dct_block_6.dct_unit_6.macu.result[21]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
                         -0.26    7.74   library setup time
                                  7.74   data required time
-----------------------------------------------------------------------------
                                  7.74   data required time
                                -58.37   data arrival time
-----------------------------------------------------------------------------
                                -50.63   slack (VIOLATED)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: fdct_zigzag.dct_mod.ddcnt$_DFFE_PN1P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          1.60    1.60 ^ input external delay
    65    0.24    0.00    0.00    1.60 ^ rst (in)
                                         rst (net)
                  0.00    0.00    1.60 ^ fdct_zigzag.dct_mod.ddcnt$_DFFE_PN1P_/SET_B (sky130_fd_sc_hd__dfstp_2)
                                  1.60   data arrival time

                  0.00    8.00    8.00   clock clk (rise edge)
                          0.00    8.00   clock network delay (ideal)
                          0.00    8.00   clock reconvergence pessimism
                                  8.00 ^ fdct_zigzag.dct_mod.ddcnt$_DFFE_PN1P_/CLK (sky130_fd_sc_hd__dfstp_2)
                          0.13    8.13   library recovery time
                                  8.13   data required time
-----------------------------------------------------------------------------
                                  8.13   data required time
                                 -1.60   data arrival time
-----------------------------------------------------------------------------
                                  6.53   slack (MET)


Startpoint: fdct_zigzag.dct_mod.ddgo$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: fdct_zigzag.dct_mod.dct_block_6.dct_unit_6.macu.result[21]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ fdct_zigzag.dct_mod.ddgo$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
  2469    5.58   47.14   33.50   33.50 ^ fdct_zigzag.dct_mod.ddgo$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         fdct_zigzag.dct_mod.dct_block_0.dct_unit_0.ddgo (net)
                 47.14    0.00   33.50 ^ _55662_/A (sky130_fd_sc_hd__clkinv_1)
   178    0.41    0.00   23.30   56.80 v _55662_/Y (sky130_fd_sc_hd__clkinv_1)
                                         _04709_ (net)
                  0.00    0.00   56.80 v _63189_/B (sky130_fd_sc_hd__nand3_1)
     1    0.00    0.06    0.05   56.86 ^ _63189_/Y (sky130_fd_sc_hd__nand3_1)
                                         _11153_ (net)
                  0.06    0.00   56.86 ^ _63190_/B1 (sky130_fd_sc_hd__o22ai_1)
     1    0.00    4.26    0.07   56.92 v _63190_/Y (sky130_fd_sc_hd__o22ai_1)
                                         _11154_ (net)
                  4.26    0.00   56.92 v _63191_/B1 (sky130_fd_sc_hd__a31o_1)
     1    0.00    0.12    1.29   58.21 v _63191_/X (sky130_fd_sc_hd__a31o_1)
                                         _11155_ (net)
                  0.12    0.00   58.21 v _63192_/B (sky130_fd_sc_hd__xor2_1)
     1    0.00    0.05    0.16   58.37 v _63192_/X (sky130_fd_sc_hd__xor2_1)
                                         _01554_ (net)
                  0.05    0.00   58.37 v fdct_zigzag.dct_mod.dct_block_6.dct_unit_6.macu.result[21]$_DFFE_PP_/D (sky130_fd_sc_hd__edfxtp_1)
                                 58.37   data arrival time

                  0.00    8.00    8.00   clock clk (rise edge)
                          0.00    8.00   clock network delay (ideal)
                          0.00    8.00   clock reconvergence pessimism
                                  8.00 ^ fdct_zigzag.dct_mod.dct_block_6.dct_unit_6.macu.result[21]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
                         -0.26    7.74   library setup time
                                  7.74   data required time
-----------------------------------------------------------------------------
                                  7.74   data required time
                                -58.37   data arrival time
-----------------------------------------------------------------------------
                                -50.63   slack (VIOLATED)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             6.22e-02   4.16e-03   4.32e-08   6.64e-02  16.0%
Combinational          1.86e-01   1.61e-01   1.84e-07   3.48e-01  84.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.49e-01   1.65e-01   2.27e-07   4.14e-01 100.0%
                          60.0%      40.0%       0.0%
