{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.1 Build 201 11/27/2006 SJ Web Edition " "Info: Version 6.1 Build 201 11/27/2006 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 02 11:23:21 2007 " "Info: Processing started: Wed May 02 11:23:21 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off part5 -c part5 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off part5 -c part5 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "SW\[16\] HEX4\[3\] 16.029 ns Longest " "Info: Longest tpd from source pin \"SW\[16\]\" to destination pin \"HEX4\[3\]\" is 16.029 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns SW\[16\] 1 PIN PIN_V1 16 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V1; Fanout = 16; PIN Node = 'SW\[16\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[16] } "NODE_NAME" } } { "part5.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise1/solutions/part5.VHDL/part5.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.096 ns) + CELL(0.150 ns) 7.098 ns mux_3bit_5to1:M0\|M\[0\]~652 2 COMB LCCOMB_X36_Y6_N14 2 " "Info: 2: + IC(6.096 ns) + CELL(0.150 ns) = 7.098 ns; Loc. = LCCOMB_X36_Y6_N14; Fanout = 2; COMB Node = 'mux_3bit_5to1:M0\|M\[0\]~652'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "6.246 ns" { SW[16] mux_3bit_5to1:M0|M[0]~652 } "NODE_NAME" } } { "part5.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise1/solutions/part5.VHDL/part5.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.416 ns) 7.766 ns mux_3bit_5to1:M4\|M\[0\]~654 3 COMB LCCOMB_X36_Y6_N30 2 " "Info: 3: + IC(0.252 ns) + CELL(0.416 ns) = 7.766 ns; Loc. = LCCOMB_X36_Y6_N30; Fanout = 2; COMB Node = 'mux_3bit_5to1:M4\|M\[0\]~654'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.668 ns" { mux_3bit_5to1:M0|M[0]~652 mux_3bit_5to1:M4|M[0]~654 } "NODE_NAME" } } { "part5.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise1/solutions/part5.VHDL/part5.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.786 ns) + CELL(0.438 ns) 8.990 ns mux_3bit_5to1:M4\|M\[0\]~655 4 COMB LCCOMB_X36_Y8_N10 2 " "Info: 4: + IC(0.786 ns) + CELL(0.438 ns) = 8.990 ns; Loc. = LCCOMB_X36_Y8_N10; Fanout = 2; COMB Node = 'mux_3bit_5to1:M4\|M\[0\]~655'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.224 ns" { mux_3bit_5to1:M4|M[0]~654 mux_3bit_5to1:M4|M[0]~655 } "NODE_NAME" } } { "part5.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise1/solutions/part5.VHDL/part5.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.284 ns) + CELL(0.438 ns) 9.712 ns char_7seg:H4\|Display~559 5 COMB LCCOMB_X36_Y8_N28 1 " "Info: 5: + IC(0.284 ns) + CELL(0.438 ns) = 9.712 ns; Loc. = LCCOMB_X36_Y8_N28; Fanout = 1; COMB Node = 'char_7seg:H4\|Display~559'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.722 ns" { mux_3bit_5to1:M4|M[0]~655 char_7seg:H4|Display~559 } "NODE_NAME" } } { "part5.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise1/solutions/part5.VHDL/part5.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.695 ns) + CELL(2.622 ns) 16.029 ns HEX4\[3\] 6 PIN PIN_T4 0 " "Info: 6: + IC(3.695 ns) + CELL(2.622 ns) = 16.029 ns; Loc. = PIN_T4; Fanout = 0; PIN Node = 'HEX4\[3\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "6.317 ns" { char_7seg:H4|Display~559 HEX4[3] } "NODE_NAME" } } { "part5.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise1/solutions/part5.VHDL/part5.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.916 ns ( 30.67 % ) " "Info: Total cell delay = 4.916 ns ( 30.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.113 ns ( 69.33 % ) " "Info: Total interconnect delay = 11.113 ns ( 69.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "16.029 ns" { SW[16] mux_3bit_5to1:M0|M[0]~652 mux_3bit_5to1:M4|M[0]~654 mux_3bit_5to1:M4|M[0]~655 char_7seg:H4|Display~559 HEX4[3] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "16.029 ns" { SW[16] SW[16]~combout mux_3bit_5to1:M0|M[0]~652 mux_3bit_5to1:M4|M[0]~654 mux_3bit_5to1:M4|M[0]~655 char_7seg:H4|Display~559 HEX4[3] } { 0.000ns 0.000ns 6.096ns 0.252ns 0.786ns 0.284ns 3.695ns } { 0.000ns 0.852ns 0.150ns 0.416ns 0.438ns 0.438ns 2.622ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "112 " "Info: Allocated 112 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 02 11:23:22 2007 " "Info: Processing ended: Wed May 02 11:23:22 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
