# FPGA Clock System (Core IP)

This project implements a complete multi-functional **digital clock system** on an FPGA, developed using **VHDL** and **Xilinx ISE**. It supports real-time timekeeping along with alarm, timer, and stopwatch functionalities â€” all accessible via switches and buttons. The design includes user interaction handling through a debouncing module and outputs to a 4-digit 7-segment display.

---

## ğŸ§  Features Overview

- ğŸ•’ **Clock Modes (HH:MM / MM:SS)**  
  Real-time clock operation with switchable display formats.

- â° **Alarm Mode**  
  Triggers an LED when the system time matches a preset alarm time. Alarm time is editable.

- â³ **Timer Mode (MM:SS)**  
  Configurable countdown timer with LED indication while active. Stops at 00:00.

- âŒš **Stopwatch Mode (SS:msms)**  
  Millisecond-precision stopwatch with start/stop/reset control.

- âœï¸ **Edit Mode**  
  Any mode with a time value (Clock, Alarm, Timer) can be edited:
  - Select seconds, minutes, or hours with `buttonMODE`.
  - Increment the selected unit with `buttonINC`.

- ğŸ” **Mode Selection**  
  Navigate between Clock â†’ Alarm â†’ Timer â†’ Stopwatch using `buttonTYPEMODE`.

- ğŸ§¼ **Debouncer**  
  Ensures clean signal pulses from mechanical button presses.

- ğŸ”ƒ **Asynchronous Reset**  
  Resets all internal state machines and counters instantly.

---

## ğŸ§© System Architecture

The system is composed of multiple modular VHDL components:

### Core Modules (`VHDL Files/`)
- **`principal.vhdl`** â€“ Top-level module, instantiates and connects all subsystems.
- **`relogio.vhdl`** â€“ Core clock logic with editing support.
- **`alarm.vhdl`** â€“ Holds target alarm time and LED logic.
- **`timer.vhdl`** â€“ Implements a countdown timer that starts/stops.
- **`stopwatch.vhdl`** â€“ Free-running stopwatch with millisecond accuracy.
- **`conv_displays.vhdl`** â€“ Converts time digits to drive the 7-segment display.
- **`Mode_State_Machine.vhdl`** â€“ FSM to handle Clock/Alarm/Timer/Stopwatch switching.
- **`State_machine.vhdl`** â€“ FSM to manage edit mode (hours/minutes/seconds) and target module.

### Input Handling
- **`Debouncer.vhdl`** â€“ Filters mechanical bounce from all push buttons.

---

## âš™ï¸ Input/Output Interface

### ğŸ§¾ Inputs (Switches/Buttons)
| Name             | Function                                 |
|------------------|------------------------------------------|
| `clk`            | Global system clock                      |
| `reset`          | Asynchronous reset                       |
| `switch1`        | Toggle display mode (HH:MM or MM:SS)     |
| `switchEDIT`     | Enable editing mode for Clock            |
| `switchALARM`    | Enable editing mode for Alarm            |
| `switchTIMER`    | Enable editing mode for Timer            |
| `switchStopWatch`| Pause/Resume Stopwatch                   |
| `buttonMODE`     | Select unit to edit (sec/min/hour)       |
| `buttonINC`      | Increment selected unit                  |
| `buttonTYPEMODE` | Change functional mode                   |

### ğŸ’¡ Outputs
| Name         | Function                                            |
|--------------|-----------------------------------------------------|
| `LED_Alarm`  | Lights up when alarm triggers                       |
| `LED_Timer`  | Lights up while countdown timer is active           |
| `algarismo`  | Encoded value to display on 7-segment driver        |
| `an0-3`      | Digit activation for each display segment           |

---

## ğŸ“ Project Structure
P1/
â”œâ”€â”€ 4/ # (Optional) Simulation or test results

â”œâ”€â”€ 6/ # (Optional) Project folders

â”œâ”€â”€ VHDL Files/ # All source code (.vhdl)

â”‚ â”œâ”€â”€ CoreIP/

â”‚ â”œâ”€â”€ Debouncer/

â”‚ â”œâ”€â”€ Display/

â”‚ â””â”€â”€ StateMachines/

â”œâ”€â”€ EspecificaÃ§Ãµes Core IP.pdf # Clock system specifications

â”œâ”€â”€ EspecificaÃ§Ãµes Debouncer.pdf # Debouncer specs

â”œâ”€â”€ RelatÃ³rio Trabalho 1 - CSD.pdf # Final technical report

â”œâ”€â”€ .gitignore

â””â”€â”€ README.md
---

## ğŸš€ Getting Started

1. **Open Xilinx ISE** and create a new project.
2. Add all `.vhdl` files from the `VHDL Files/` folder.
3. Set `principal.vhdl` as the top-level module.
4. Assign pins for switches, buttons, LEDs, and 7-segment display.
5. Synthesize, implement, and upload to your FPGA board (e.g., Basys 3).

---

## ğŸ§ª Testing

The design was tested via simulation and real FPGA implementation. Each feature â€” Clock, Alarm, Timer, Stopwatch, FSMs, and Debouncer â€” was validated for correctness. Refer to **`RelatÃ³rio Trabalho 1 - CSD.pdf`** for waveform evidence and test methodology.

---

## ğŸ‘¨â€ğŸ’» Authors

- **Guilherme Concha** â€“ NÂº 60143  
- **Pedro Peres** â€“ NÂº 60495  
- **AntÃ³nio Alves** â€“ NÂº 58339  

**Institution:** Departamento de Engenharia EletrotÃ©cnica e de Computadores  
**Course:** Circuitos e Sistemas Digitais â€“ 2023/2024 â€“ 1Âº Semestre  
**Class:** P1

---

