
---------- Begin Simulation Statistics ----------
simSeconds                                   0.371187                       # Number of seconds simulated (Second)
simTicks                                 371187358000                       # Number of ticks simulated (Tick)
finalTick                                371187358000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   2951.61                       # Real time elapsed on the host (Second)
hostTickRate                                125757636                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8524592                       # Number of bytes of host memory used (Byte)
simInsts                                     50000001                       # Number of instructions simulated (Count)
simOps                                       62368872                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    16940                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      21130                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                        371187369                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                      1020705649                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                 35976260                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                      972821176                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued               12453525                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined            994312926                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined         488622978                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved            35087508                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples           371174696                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.620925                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.748343                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                 157623065     42.47%     42.47% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                  16872513      4.55%     47.01% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                  26447933      7.13%     54.14% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                  30700240      8.27%     62.41% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                  31230686      8.41%     70.82% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                  22679243      6.11%     76.93% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                  46480421     12.52%     89.45% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                  19374168      5.22%     94.67% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                  19766427      5.33%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total             371174696                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   34851      0.03%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                     43      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      3      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead              112091223     93.26%     93.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite               8063933      6.71%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                17      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite              115      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass    282033119     28.99%     28.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu     141428061     14.54%     43.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult       130995      0.01%     43.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv            76      0.00%     43.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd           62      0.00%     43.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     43.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     43.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     43.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     43.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     43.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     43.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     43.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     43.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     43.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu          257      0.00%     43.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     43.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt          140      0.00%     43.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc          437      0.00%     43.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     43.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     43.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     43.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     43.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     43.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     43.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     43.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     43.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     43.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     43.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     43.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     43.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     43.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     43.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     43.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     43.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     43.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     43.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     43.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     43.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     43.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     43.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     43.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     43.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     43.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     43.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     43.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     43.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     43.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead    291002205     29.91%     73.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite    258225459     26.54%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead          121      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite          244      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total      972821176                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.620836                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                           120190185                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.123548                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads               2449457868                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites              2050992849                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses       592241301                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                      2886                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                     3987                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses             1264                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                   810976721                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                         1521                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                         892850391                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                     264463331                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                  79970781                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                          483266977                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                       18031484                       # Number of branches executed (Count)
system.cpu.numStoreInsts                    218803646                       # Number of stores executed (Count)
system.cpu.numRate                           2.405390                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                             278                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           12673                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    50000001                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      62368872                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               7.423747                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          7.423747                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.134703                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.134703                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                  857941973                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                 361079675                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                        2076                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                        942                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                   103830881                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                   45827243                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                 522435018                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads      303597196                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores     293458683                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      9070474                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      1760014                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                24856647                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted          24112241                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect             23625                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups             24104382                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                24102946                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999940                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                   23997                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  2                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups             268                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                 53                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              215                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted           82                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts       622170062                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls          888752                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             23165                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples    290543135                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.214663                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.076134                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0       269649172     92.81%     92.81% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1        10774263      3.71%     96.52% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         3437567      1.18%     97.70% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         1105948      0.38%     98.08% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          194067      0.07%     98.15% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          649206      0.22%     98.37% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          197755      0.07%     98.44% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           88453      0.03%     98.47% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         4446704      1.53%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total    290543135                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             50000001                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               62368872                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    36814370                       # Number of memory references committed (Count)
system.cpu.commit.loads                      25317332                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                          48                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    3201949                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                        835                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    61431726                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                 21390                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass       888801      1.43%      1.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     24534233     39.34%     40.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult       130868      0.21%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv           70      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd           21      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu          142      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt          126      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc          241      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     25317250     40.59%     81.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite     11496874     18.43%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead           82      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite          164      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     62368872                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       4446704                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data      267453933                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total         267453933                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data     267453937                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total        267453937                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data      3016009                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total         3016009                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data      3081544                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total        3081544                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 180707913949                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 180707913949                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 180707913949                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 180707913949                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data    270469942                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total     270469942                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data    270535481                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total    270535481                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.011151                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.011151                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.011391                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.011391                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 59916.238297                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 59916.238297                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 58642.003473                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 58642.003473                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs      1773636                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets        72771                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs        55782                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets          858                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      31.795848                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    84.814685                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks      1124749                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total           1124749                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data      1951750                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total       1951750                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data      1951750                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total      1951750                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data      1064259                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total      1064259                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data      1129793                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.dcache.prefetcher       988469                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total      2118262                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data  67297021949                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total  67297021949                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data  73268163949                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.dcache.prefetcher  58214590015                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 131482753964                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.003935                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.003935                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.004176                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.dcache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.007830                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 63233.688368                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 63233.688368                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 64850.962919                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.dcache.prefetcher 58893.693191                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 62071.053517                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                2117238                       # number of replacements (Count)
system.cpu.dcache.HardPFReq.mshrMisses::cpu.dcache.prefetcher       988469                       # number of HardPFReq MSHR misses (Count)
system.cpu.dcache.HardPFReq.mshrMisses::total       988469                       # number of HardPFReq MSHR misses (Count)
system.cpu.dcache.HardPFReq.mshrMissLatency::cpu.dcache.prefetcher  58214590015                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.dcache.HardPFReq.mshrMissLatency::total  58214590015                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.dcache.HardPFReq.mshrMissRate::cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.dcache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.dcache.HardPFReq.avgMshrMissLatency::cpu.dcache.prefetcher 58893.693191                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.HardPFReq.avgMshrMissLatency::total 58893.693191                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.hits::cpu.data           24                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.hits::total           24                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::cpu.data           24                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::total           24                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::cpu.data       321000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::total       321000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu.data          inf                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::total          inf                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWWriteReq.hits::cpu.data           24                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.hits::total           24                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::cpu.data           24                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::total           24                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.hits::cpu.data    256520684                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total       256520684                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data      2452243                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total       2452243                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data 139268037000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total 139268037000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data    258972927                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total    258972927                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.009469                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.009469                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 56792.102985                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 56792.102985                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data      1943321                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total      1943321                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       508922                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       508922                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data  27334838000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total  27334838000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.001965                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.001965                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 53711.252412                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 53711.252412                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.hits::cpu.data            4                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.hits::total             4                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.misses::cpu.data        65535                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.misses::total        65535                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.accesses::cpu.data        65539                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.accesses::total        65539                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.missRate::cpu.data     0.999939                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.missRate::total     0.999939                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMisses::cpu.data        65534                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMisses::total        65534                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMissLatency::cpu.data   5971142000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissLatency::total   5971142000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissRate::cpu.data     0.999924                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMissRate::total     0.999924                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::cpu.data 91115.176855                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::total 91115.176855                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data     10933249                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total       10933249                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data       563766                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total       563766                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data  41439876949                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total  41439876949                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data     11497015                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total     11497015                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.049036                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.049036                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 73505.456074                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 73505.456074                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data         8429                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total         8429                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data       555337                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total       555337                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data  39962183949                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total  39962183949                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.048303                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.048303                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 71960.240267                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 71960.240267                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 371187358000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.prefetcher.demandMshrMisses      1064259                       # demands not covered by prefetchs (Count)
system.cpu.dcache.prefetcher.pfIssued         1103318                       # number of hwpf issued (Count)
system.cpu.dcache.prefetcher.pfUnused              29                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.dcache.prefetcher.pfUseful          967427                       # number of useful prefetch (Count)
system.cpu.dcache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu.dcache.prefetcher.accuracy        0.876834                       # accuracy of the prefetcher (Count)
system.cpu.dcache.prefetcher.coverage        0.476170                       # coverage brought by this prefetcher (Count)
system.cpu.dcache.prefetcher.pfHitInCache       114099                       # number of prefetches hitting in cache (Count)
system.cpu.dcache.prefetcher.pfHitInMSHR          750                       # number of prefetches hitting in a MSHR (Count)
system.cpu.dcache.prefetcher.pfHitInWB              0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.dcache.prefetcher.pfLate            114849                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.dcache.prefetcher.pfIdentified      2178204                       # number of prefetch candidates identified (Count)
system.cpu.dcache.prefetcher.pfBufferHit       781771                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.dcache.prefetcher.pfRemovedDemand        40519                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.dcache.prefetcher.pfSpanPage        544936                       # number of prefetches that crossed the page (Count)
system.cpu.dcache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 371187358000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           995.111749                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs            269572247                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs            2118262                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             127.261050                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              200000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   509.074466                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.occupancies::cpu.dcache.prefetcher   486.037283                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.497143                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::cpu.dcache.prefetcher     0.474646                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.971789                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1022          449                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.occupanciesTaskId::1024          575                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1022::2          229                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1022::3          201                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1022::4           19                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::0            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1           19                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          239                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3          218                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4           97                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1022     0.438477                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.ratioOccsTaskId::1024     0.561523                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses         1084260378                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses        1084260378                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 371187358000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                 65982751                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles             131661420                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                 154131724                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles              12215000                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                7183801                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved             23268210                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   475                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts             1139252480                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  2375                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles           96688069                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                      822090151                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                    24856647                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches           24126996                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                     267302270                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                14368534                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                   17                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles            73                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.cacheLines                  93538901                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes               3588114                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples          371174696                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.235477                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.448424                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                171079206     46.09%     46.09% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  5695650      1.53%     47.63% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  3197141      0.86%     48.49% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                 42953862     11.57%     60.06% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                 20252286      5.46%     65.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  4114835      1.11%     66.62% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                 14478907      3.90%     70.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                  3703617      1.00%     71.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                105699192     28.48%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total            371174696                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.066965                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        2.214758                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst       93538047                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          93538047                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      93538047                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         93538047                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          854                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             854                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          854                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            854                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     62976000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     62976000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     62976000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     62976000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst     93538901                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      93538901                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     93538901                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     93538901                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000009                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000009                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000009                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000009                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 73742.388759                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 73742.388759                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 73742.388759                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 73742.388759                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          148                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            8                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      18.500000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrHits::cpu.inst          247                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           247                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          247                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          247                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          607                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          607                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          607                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          607                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     49565000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     49565000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     49565000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     49565000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000006                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000006                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000006                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000006                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 81655.683690                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 81655.683690                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 81655.683690                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 81655.683690                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                     36                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     93538047                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        93538047                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          854                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           854                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     62976000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     62976000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst     93538901                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     93538901                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000009                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000009                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 73742.388759                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 73742.388759                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          247                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          247                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          607                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          607                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     49565000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     49565000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000006                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000006                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 81655.683690                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 81655.683690                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 371187358000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.prefetcher.demandMshrMisses          607                       # demands not covered by prefetchs (Count)
system.cpu.icache.prefetcher.pfIssued               0                       # number of hwpf issued (Count)
system.cpu.icache.prefetcher.pfUseful               0                       # number of useful prefetch (Count)
system.cpu.icache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu.icache.prefetcher.accuracy             nan                       # accuracy of the prefetcher (Count)
system.cpu.icache.prefetcher.coverage               0                       # coverage brought by this prefetcher (Count)
system.cpu.icache.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
system.cpu.icache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
system.cpu.icache.prefetcher.pfHitInWB              0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.icache.prefetcher.pfLate                 0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.icache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page (Count)
system.cpu.icache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 371187358000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           464.585271                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             93538654                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                607                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           154099.924217                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               88000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   464.585271                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.453697                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.453697                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          571                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::4          571                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.557617                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses          374156211                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses         374156211                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 371187358000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                   7183801                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                   73553948                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                    61108                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts             1056681909                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                   45                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                303597196                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts               293458683                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts              35975973                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                     54662                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                     6320                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents           2009                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect           4495                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect        22452                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                26947                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                879893820                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount               592242565                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                 313115423                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                 376809882                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        1.595535                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.830964                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                     5263013                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads               278279814                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                   38                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                2009                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores              281961634                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   15                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                  48000                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           25251793                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              6.361148                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             4.728749                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               25139428     99.56%     99.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                16973      0.07%     99.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                15655      0.06%     99.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                 8036      0.03%     99.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                 6580      0.03%     99.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                 6522      0.03%     99.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                 4513      0.02%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                29849      0.12%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                 6393      0.03%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                 5689      0.02%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109               4273      0.02%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119               4305      0.02%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129               1048      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                444      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                176      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                129      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                 84      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                 74      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                 75      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                 56      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                 32      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                 12      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                 16      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                 18      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                 37      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 32      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                 69      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                 88      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                167      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                178      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows              842      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                5                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              546                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             25251793                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses               264307260                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses               218803647                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                     31516                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                    358167                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 371187358000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                93538920                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                        70                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 371187358000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 371187358000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                7183801                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                 71921070                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles               121583997                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles            273                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                 158347440                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles              12138115                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts             1099506604                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents               4527790                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                3998591                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.SQFullEvents                1659554                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands           574097125                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                  2684412371                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups               1106407588                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                      3781                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              79759175                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                494337773                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       9                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   8                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  33060085                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        877571602                       # The number of ROB reads (Count)
system.cpu.rob.writes                      1449709900                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 50000001                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   62368872                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    89                       # Number of system calls (Count)
system.l2bus.transDist::ReadResp              1563532                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty        2247909                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict            1994529                       # Transaction distribution (Count)
system.l2bus.transDist::HardPFReq             1191699                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq              555337                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp             555337                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq         1563532                       # Transaction distribution (Count)
system.l2bus.pktCount_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port         1250                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port      6353762                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                  6355012                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port        38848                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port    207552704                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total                 207591552                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                           3316863                       # Total snoops (Count)
system.l2bus.snoopTraffic                    71882240                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples             5435732                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean               0.000133                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev              0.011548                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                   5435007     99.99%     99.99% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                       725      0.01%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total               5435732                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 371187358000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy           7121166230                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy             1821000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer1.occupancy          6354786000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests         4236143                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests      2117274                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops               722                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops          722                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache.demandHits::cpu.inst                 5                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu.data            318374                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu.dcache.prefetcher       334134                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::total               652513                       # number of demand (read+write) hits (Count)
system.l2cache.overallHits::cpu.inst                5                       # number of overall hits (Count)
system.l2cache.overallHits::cpu.data           318374                       # number of overall hits (Count)
system.l2cache.overallHits::cpu.dcache.prefetcher       334134                       # number of overall hits (Count)
system.l2cache.overallHits::total              652513                       # number of overall hits (Count)
system.l2cache.demandMisses::cpu.inst             602                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.data          811419                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.dcache.prefetcher       654335                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total            1466356                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu.inst            602                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.data         811419                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.dcache.prefetcher       654335                       # number of overall misses (Count)
system.l2cache.overallMisses::total           1466356                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu.inst     47681000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.data  66130342000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.dcache.prefetcher  53041187828                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total  119219210828                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.inst     47681000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.data  66130342000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.dcache.prefetcher  53041187828                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total 119219210828                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu.inst           607                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.data       1129793                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.dcache.prefetcher       988469                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total          2118869                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.inst          607                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.data      1129793                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.dcache.prefetcher       988469                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total         2118869                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu.inst      0.991763                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.data      0.718201                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.dcache.prefetcher     0.661968                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total         0.692047                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu.inst     0.991763                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.data     0.718201                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.dcache.prefetcher     0.661968                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total        0.692047                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu.inst 79204.318937                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu.data 81499.622267                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu.dcache.prefetcher 81061.211502                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::total 81303.047028                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.inst 79204.318937                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.data 81499.622267                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.dcache.prefetcher 81061.211502                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::total 81303.047028                       # average overall miss latency ((Tick/Count))
system.l2cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.writebacks::writebacks         1123160                       # number of writebacks (Count)
system.l2cache.writebacks::total              1123160                       # number of writebacks (Count)
system.l2cache.demandMshrHits::cpu.data         12677                       # number of demand (read+write) MSHR hits (Count)
system.l2cache.demandMshrHits::cpu.dcache.prefetcher        12738                       # number of demand (read+write) MSHR hits (Count)
system.l2cache.demandMshrHits::total            25415                       # number of demand (read+write) MSHR hits (Count)
system.l2cache.overallMshrHits::cpu.data        12677                       # number of overall MSHR hits (Count)
system.l2cache.overallMshrHits::cpu.dcache.prefetcher        12738                       # number of overall MSHR hits (Count)
system.l2cache.overallMshrHits::total           25415                       # number of overall MSHR hits (Count)
system.l2cache.demandMshrMisses::cpu.inst          602                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.data       798742                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.dcache.prefetcher       641597                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total        1440941                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.inst          602                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.data       798742                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.dcache.prefetcher       641597                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::l2cache.prefetcher       688314                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total       2129255                       # number of overall MSHR misses (Count)
system.l2cache.demandMshrMissLatency::cpu.inst     41661000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.data  57757387000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.dcache.prefetcher  45897394264                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total 103696442264                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.inst     41661000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.data  57757387000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.dcache.prefetcher  45897394264                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::l2cache.prefetcher  44615422239                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total 148311864503                       # number of overall MSHR miss ticks (Tick)
system.l2cache.demandMshrMissRate::cpu.inst     0.991763                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.data     0.706981                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.dcache.prefetcher     0.649082                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total     0.680052                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.inst     0.991763                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.data     0.706981                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.dcache.prefetcher     0.649082                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::l2cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total     1.004902                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu.inst 69204.318937                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.data 72310.441920                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.dcache.prefetcher 71536.173430                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::total 71964.391508                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.inst 69204.318937                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.data 72310.441920                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.dcache.prefetcher 71536.173430                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::l2cache.prefetcher 64818.414617                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::total 69654.346005                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.replacements                   2125164                       # number of replacements (Count)
system.l2cache.CleanEvict.mshrMisses::writebacks           28                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMisses::total           28                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.HardPFReq.mshrMisses::l2cache.prefetcher       688314                       # number of HardPFReq MSHR misses (Count)
system.l2cache.HardPFReq.mshrMisses::total       688314                       # number of HardPFReq MSHR misses (Count)
system.l2cache.HardPFReq.mshrMissLatency::l2cache.prefetcher  44615422239                       # number of HardPFReq MSHR miss ticks (Tick)
system.l2cache.HardPFReq.mshrMissLatency::total  44615422239                       # number of HardPFReq MSHR miss ticks (Tick)
system.l2cache.HardPFReq.mshrMissRate::l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.l2cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.l2cache.HardPFReq.avgMshrMissLatency::l2cache.prefetcher 64818.414617                       # average HardPFReq mshr miss latency ((Tick/Count))
system.l2cache.HardPFReq.avgMshrMissLatency::total 64818.414617                       # average HardPFReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.hits::cpu.data        113375                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::total           113375                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.misses::cpu.data       441962                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total         441962                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu.data  36847880000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total  36847880000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu.data       555337                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total       555337                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu.data     0.795845                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total     0.795845                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu.data 83373.412194                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total 83373.412194                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrMisses::cpu.data       441962                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total       441962                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu.data  32428260000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total  32428260000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu.data     0.795845                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total     0.795845                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 73373.412194                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total 73373.412194                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.hits::cpu.inst            5                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::cpu.data       204999                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::cpu.dcache.prefetcher       334134                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::total       539138                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.misses::cpu.inst          602                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu.data       369457                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu.dcache.prefetcher       654335                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total      1024394                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu.inst     47681000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu.data  29282462000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu.dcache.prefetcher  53041187828                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total  82371330828                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu.inst          607                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu.data       574456                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu.dcache.prefetcher       988469                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total      1563532                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu.inst     0.991763                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu.data     0.643142                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu.dcache.prefetcher     0.661968                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total     0.655179                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu.inst 79204.318937                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu.data 79258.105815                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu.dcache.prefetcher 81061.211502                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total 80409.813829                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrHits::cpu.data        12677                       # number of ReadSharedReq MSHR hits (Count)
system.l2cache.ReadSharedReq.mshrHits::cpu.dcache.prefetcher        12738                       # number of ReadSharedReq MSHR hits (Count)
system.l2cache.ReadSharedReq.mshrHits::total        25415                       # number of ReadSharedReq MSHR hits (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.inst          602                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.data       356780                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.dcache.prefetcher       641597                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total       998979                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.inst     41661000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.data  25329127000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.dcache.prefetcher  45897394264                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total  71268182264                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.inst     0.991763                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.621075                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.dcache.prefetcher     0.649082                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total     0.638925                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 69204.318937                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 70993.685184                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.dcache.prefetcher 71536.173430                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 71341.021447                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.WritebackDirty.hits::writebacks      1124749                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.hits::total      1124749                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.accesses::writebacks      1124749                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.accesses::total      1124749                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 371187358000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.prefetcher.demandMshrMisses      1440941                       # demands not covered by prefetchs (Count)
system.l2cache.prefetcher.pfIssued             712682                       # number of hwpf issued (Count)
system.l2cache.prefetcher.pfUnused              10432                       # number of HardPF blocks evicted w/o reference (Count)
system.l2cache.prefetcher.pfUseful             652467                       # number of useful prefetch (Count)
system.l2cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.l2cache.prefetcher.accuracy           0.915509                       # accuracy of the prefetcher (Count)
system.l2cache.prefetcher.coverage           0.311677                       # coverage brought by this prefetcher (Count)
system.l2cache.prefetcher.pfHitInCache          10881                       # number of prefetches hitting in cache (Count)
system.l2cache.prefetcher.pfHitInMSHR           13487                       # number of prefetches hitting in a MSHR (Count)
system.l2cache.prefetcher.pfHitInWB                 0                       # number of prefetches hit in the Write Buffer (Count)
system.l2cache.prefetcher.pfLate                24368                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.l2cache.prefetcher.pfIdentified         712792                       # number of prefetch candidates identified (Count)
system.l2cache.prefetcher.pfBufferHit              36                       # number of redundant prefetches already in prefetch queue (Count)
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.l2cache.prefetcher.pfRemovedDemand           44                       # number of prefetches dropped due to a demand for the same address (Count)
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size (Count)
system.l2cache.prefetcher.pfSpanPage           211104                       # number of prefetches that crossed the page (Count)
system.l2cache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.l2cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 371187358000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse             3975.480163                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs                 4899011                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs               2129260                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                  2.300805                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick                  77000                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::writebacks     0.047523                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.inst    14.418679                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.data  1347.194965                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.dcache.prefetcher  1187.800170                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::l2cache.prefetcher  1426.018826                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::writebacks      0.000012                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.inst        0.003520                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.data        0.328905                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.dcache.prefetcher     0.289990                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::l2cache.prefetcher     0.348149                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total           0.970576                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1022         2290                       # Occupied blocks per task id (Count)
system.l2cache.tags.occupanciesTaskId::1024         1806                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1022::2             278                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1022::3            2012                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::0               2                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::1              19                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::2             180                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::3            1605                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1022     0.559082                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.ratioOccsTaskId::1024     0.440918                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses              36018380                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses             36018380                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 371187358000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_writebacks::samples   1123160.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples       602.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples    798743.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.dcache.prefetcher::samples    641598.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_l2cache.prefetcher::samples    688312.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.008937966500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds         60632                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds         60632                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState              5313335                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState             1062760                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                      2129255                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                     1123160                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                    2129255                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                   1123160                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                       0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        2.11                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       25.49                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                2129255                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6               1123160                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                  1063753                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                   481753                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                   201670                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                   178978                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                   165753                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                    33722                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                     3461                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                      111                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                       34                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                       15                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       5                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                   45247                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                   45252                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                   55370                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                   60479                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                   60586                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                   60679                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                   60670                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                   60669                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                   61127                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                   60673                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                   60757                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                   61862                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                   64439                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                   60765                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                   79120                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                   62218                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                   84215                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                   78822                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                     193                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples        60632                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       35.117545                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      31.974130                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev      42.577957                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-127          60539     99.85%     99.85% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::128-255           19      0.03%     99.88% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::256-383            9      0.01%     99.89% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::384-511            1      0.00%     99.89% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::512-639            6      0.01%     99.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::640-767            7      0.01%     99.92% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::768-895            5      0.01%     99.92% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::896-1023           10      0.02%     99.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1024-1151           17      0.03%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1152-1279            3      0.00%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1408-1535            1      0.00%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1536-1663            2      0.00%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1664-1791            2      0.00%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1792-1919            1      0.00%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1920-2047            3      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2048-2175            4      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2304-2431            2      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2432-2559            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total          60632                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples        60632                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       18.523832                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      18.411317                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       2.065189                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16             15375     25.36%     25.36% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                 2      0.00%     25.36% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18             25764     42.49%     67.85% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19               749      1.24%     69.09% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20              2767      4.56%     73.65% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::21              7670     12.65%     86.30% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::22              8305     13.70%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total          60632                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                136272320                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys              71882240                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               367125434.26654094                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               193654871.18771970                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   371185080000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      114125.99                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst        38528                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data     51119552                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.dcache.prefetcher     41062272                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::l2cache.prefetcher     44051968                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks     71880768                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 103796.638462024333                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 137719000.656266957521                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.dcache.prefetcher 110624112.365378558636                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::l2cache.prefetcher 118678524.606433376670                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 193650905.535419642925                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst          602                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data       798743                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.dcache.prefetcher       641598                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::l2cache.prefetcher       688312                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks      1123160                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst     16764496                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data  24751609918                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.dcache.prefetcher  18363958059                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::l2cache.prefetcher  22981846933                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 8788073540225                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     27848.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     30988.20                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.dcache.prefetcher     28622.22                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::l2cache.prefetcher     33388.71                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks   7824418.20                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst        38528                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data     51119552                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.dcache.prefetcher     41062272                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::l2cache.prefetcher     44051968                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total       136272320                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst        38528                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total        38528                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks     71882240                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total     71882240                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst           602                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data        798743                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.dcache.prefetcher       641598                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::l2cache.prefetcher       688312                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total          2129255                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks      1123160                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total         1123160                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst          103797                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data       137719001                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.dcache.prefetcher    110624112                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::l2cache.prefetcher    118678525                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          367125434                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst       103797                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total         103797                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks    193654871                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         193654871                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks    193654871                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst         103797                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data      137719001                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.dcache.prefetcher    110624112                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::l2cache.prefetcher    118678525                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         560780305                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts               2129255                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts              1123137                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0        133141                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1        132928                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2        132886                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3        132925                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4        133401                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5        133508                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6        133339                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7        133247                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8        133313                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9        133153                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10       132950                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11       132947                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12       132846                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13       132802                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14       133009                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15       132860                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0         70367                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1         70276                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2         70307                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3         70297                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4         70169                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5         70144                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6         70144                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7         70144                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8         70144                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9         70144                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10        70144                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11        70144                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12        70080                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13        70133                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14        70273                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15        70227                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat              26190648156                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat            10646275000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat         66114179406                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 12300.38                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            31050.38                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits              1905222                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits             1000720                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             89.48                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            89.10                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples       346450                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   600.817111                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   465.424833                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   347.189375                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127        15127      4.37%      4.37% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255        54826     15.83%     20.19% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383        32474      9.37%     29.56% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511        25559      7.38%     36.94% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639        66643     19.24%     56.18% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767        17203      4.97%     61.14% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895        11140      3.22%     64.36% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023        18323      5.29%     69.65% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151       105155     30.35%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total       346450                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead              136272320                       # Total bytes read (Byte)
system.mem_ctrl.dram.bytesWritten            71880768                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               367.125434                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW               193.650906                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     4.38                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 2.87                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                1.51                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                89.35                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 371187358000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy       1238668620                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy        658367985                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy      7606777500                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy     2932846560                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 29301118080.000004                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy 118225744020                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy  42977424480                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   202940947245                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    546.734534                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE 110108317416                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF  12394720000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT 248684320584                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy       1234984380                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy        656409765                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy      7596103200                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy     2929928580                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 29301118080.000004                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy 117709890030                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy  43411827840                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   202840261875                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    546.463282                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE 111242883669                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF  12394720000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT 247549754331                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 371187358000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp             1687293                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty       1123160                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           1001312                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             441962                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            441962                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq        1687293                       # Transaction distribution (Count)
system.membus.pktCount_system.l2cache.mem_side_port::system.mem_ctrl.port      6382982                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2cache.mem_side_port::total      6382982                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 6382982                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2cache.mem_side_port::system.mem_ctrl.port    208154560                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2cache.mem_side_port::total    208154560                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                208154560                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            2129255                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  2129255    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              2129255                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 371187358000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy          8807671703                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy        11015202817                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        4253727                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      2124472                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
