#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Jun  7 15:45:36 2021
# Process ID: 7532
# Current directory: D:/Pulpit/ZynQ/RLC_Z
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10960 D:\Pulpit\ZynQ\RLC_Z\RLC_Z.xpr
# Log file: D:/Pulpit/ZynQ/RLC_Z/vivado.log
# Journal file: D:/Pulpit/ZynQ/RLC_Z\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Pulpit/ZynQ/RLC_Z/RLC_Z.xpr
update_compile_order -fileset sources_1
ipx::edit_ip_in_project -upgrade true -name coder_ip_v1_0_project -directory D:/Pulpit/ZynQ/RLC_Z/RLC_Z.tmp/coder_ip_v1_0_project d:/Pulpit/ZynQ/ip_repo/coder_ip_1.0/component.xml
update_compile_order -fileset sources_1
set_property library xil_defaultlib [get_files  d:/Pulpit/ZynQ/ip_repo/coder_ip_1.0/hdl/rlc_coder_rtl.sv]
set_property library xil_defaultlib [get_files  d:/Pulpit/ZynQ/ip_repo/coder_ip_1.0/hdl/coder_ip_v1_0_S00_AXI.v]
set_property library xil_defaultlib [get_files  d:/Pulpit/ZynQ/ip_repo/coder_ip_1.0/hdl/coder_ip_v1_0.v]
launch_simulation
source coder_ip_v1_0.tcl
close_sim
launch_runs synth_1 -jobs 8
wait_on_run synth_1
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 4 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:coder_ip:1.0 [get_ips  rlc_design_coder_ip_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips rlc_design_coder_ip_0_0] -no_script -sync -force -quiet
make_wrapper -files [get_files D:/Pulpit/ZynQ/RLC_Z/RLC_Z.srcs/sources_1/bd/rlc_design/rlc_design.bd] -top
make_wrapper -files [get_files D:/Pulpit/ZynQ/RLC_Z/RLC_Z.srcs/sources_1/bd/rlc_design/rlc_design.bd] -top
generate_target Simulation [get_files D:/Pulpit/ZynQ/RLC_Z/RLC_Z.srcs/sources_1/bd/rlc_design/rlc_design.bd]
export_ip_user_files -of_objects [get_files D:/Pulpit/ZynQ/RLC_Z/RLC_Z.srcs/sources_1/bd/rlc_design/rlc_design.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/Pulpit/ZynQ/RLC_Z/RLC_Z.srcs/sources_1/bd/rlc_design/rlc_design.bd] -directory D:/Pulpit/ZynQ/RLC_Z/RLC_Z.ip_user_files/sim_scripts -ip_user_files_dir D:/Pulpit/ZynQ/RLC_Z/RLC_Z.ip_user_files -ipstatic_source_dir D:/Pulpit/ZynQ/RLC_Z/RLC_Z.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Pulpit/ZynQ/RLC_Z/RLC_Z.cache/compile_simlib/modelsim} {questa=D:/Pulpit/ZynQ/RLC_Z/RLC_Z.cache/compile_simlib/questa} {riviera=D:/Pulpit/ZynQ/RLC_Z/RLC_Z.cache/compile_simlib/riviera} {activehdl=D:/Pulpit/ZynQ/RLC_Z/RLC_Z.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source rlc_design_wrapper.tcl
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
