// Seed: 1589778934
module module_0 (
    output wire id_0,
    input  tri0 id_1
);
  assign id_0 = -1;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    output supply0 id_1,
    output supply0 id_2,
    output supply1 id_3
    , id_9,
    output uwire id_4,
    input tri0 id_5,
    output tri0 id_6,
    input tri0 id_7
);
  module_0 modCall_1 (
      id_3,
      id_5
  );
endmodule
module module_2 #(
    parameter id_1 = 32'd4
) (
    output tri id_0,
    output uwire _id_1,
    output wire id_2,
    output supply1 id_3,
    input supply1 id_4,
    input tri0 id_5,
    input uwire id_6,
    input uwire id_7,
    input tri id_8,
    output tri1 id_9,
    output uwire id_10,
    output tri1 id_11,
    input wor id_12
);
  logic [1 : id_1] id_14;
  module_0 modCall_1 (
      id_0,
      id_5
  );
  assign modCall_1.id_0 = 0;
endmodule
