// Seed: 411839002
module module_0;
  wire id_1;
endmodule
module module_0 (
    input supply0 id_0,
    output supply1 id_1,
    output wand id_2,
    input tri module_1,
    output supply1 id_4,
    output wor id_5,
    input tri1 id_6,
    input tri id_7,
    input supply1 id_8,
    input supply0 id_9,
    output wor id_10,
    input wire id_11,
    input wand id_12,
    output tri id_13,
    input uwire id_14,
    output uwire id_15,
    input wor id_16,
    input wor id_17,
    output wand id_18,
    output supply1 id_19,
    input wand id_20,
    output wire id_21,
    input wand id_22
);
  assign id_18 = 1 && 1 ? 1'b0 : 1 - 1;
  module_0();
endmodule
