
SECO-1- Controlador_P.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000031c8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000078  08003358  08003358  00013358  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  080033d0  080033d0  000133d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080033d4  080033d4  000133d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000070  20000000  080033d8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  00020070  2**0
                  CONTENTS
  7 .bss          00001474  20000070  20000070  00020070  2**3
                  ALLOC
  8 ._user_heap_stack 00000600  200014e4  200014e4  00020070  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 10 .debug_info   00012485  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00002125  00000000  00000000  00032525  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00006c51  00000000  00000000  0003464a  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 000008d0  00000000  00000000  0003b2a0  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000c40  00000000  00000000  0003bb70  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   00004db7  00000000  00000000  0003c7b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00003815  00000000  00000000  00041567  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  00044d7c  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00001f8c  00000000  00000000  00044df8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08003340 	.word	0x08003340

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	08003340 	.word	0x08003340

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	; 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003ae:	f1a4 0401 	sub.w	r4, r4, #1
 80003b2:	d1e9      	bne.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f092 0f00 	teq	r2, #0
 800055a:	bf14      	ite	ne
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	4770      	bxeq	lr
 8000562:	b530      	push	{r4, r5, lr}
 8000564:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000568:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800056c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000570:	e720      	b.n	80003b4 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_ul2d>:
 8000574:	ea50 0201 	orrs.w	r2, r0, r1
 8000578:	bf08      	it	eq
 800057a:	4770      	bxeq	lr
 800057c:	b530      	push	{r4, r5, lr}
 800057e:	f04f 0500 	mov.w	r5, #0
 8000582:	e00a      	b.n	800059a <__aeabi_l2d+0x16>

08000584 <__aeabi_l2d>:
 8000584:	ea50 0201 	orrs.w	r2, r0, r1
 8000588:	bf08      	it	eq
 800058a:	4770      	bxeq	lr
 800058c:	b530      	push	{r4, r5, lr}
 800058e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000592:	d502      	bpl.n	800059a <__aeabi_l2d+0x16>
 8000594:	4240      	negs	r0, r0
 8000596:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800059a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800059e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005a2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005a6:	f43f aedc 	beq.w	8000362 <__adddf3+0xe6>
 80005aa:	f04f 0203 	mov.w	r2, #3
 80005ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005b2:	bf18      	it	ne
 80005b4:	3203      	addne	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005c2:	f1c2 0320 	rsb	r3, r2, #32
 80005c6:	fa00 fc03 	lsl.w	ip, r0, r3
 80005ca:	fa20 f002 	lsr.w	r0, r0, r2
 80005ce:	fa01 fe03 	lsl.w	lr, r1, r3
 80005d2:	ea40 000e 	orr.w	r0, r0, lr
 80005d6:	fa21 f102 	lsr.w	r1, r1, r2
 80005da:	4414      	add	r4, r2
 80005dc:	e6c1      	b.n	8000362 <__adddf3+0xe6>
 80005de:	bf00      	nop

080005e0 <__aeabi_dmul>:
 80005e0:	b570      	push	{r4, r5, r6, lr}
 80005e2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005e6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005ea:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005ee:	bf1d      	ittte	ne
 80005f0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005f4:	ea94 0f0c 	teqne	r4, ip
 80005f8:	ea95 0f0c 	teqne	r5, ip
 80005fc:	f000 f8de 	bleq	80007bc <__aeabi_dmul+0x1dc>
 8000600:	442c      	add	r4, r5
 8000602:	ea81 0603 	eor.w	r6, r1, r3
 8000606:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800060a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800060e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000612:	bf18      	it	ne
 8000614:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000618:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800061c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000620:	d038      	beq.n	8000694 <__aeabi_dmul+0xb4>
 8000622:	fba0 ce02 	umull	ip, lr, r0, r2
 8000626:	f04f 0500 	mov.w	r5, #0
 800062a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800062e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000632:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000636:	f04f 0600 	mov.w	r6, #0
 800063a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800063e:	f09c 0f00 	teq	ip, #0
 8000642:	bf18      	it	ne
 8000644:	f04e 0e01 	orrne.w	lr, lr, #1
 8000648:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800064c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000650:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000654:	d204      	bcs.n	8000660 <__aeabi_dmul+0x80>
 8000656:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800065a:	416d      	adcs	r5, r5
 800065c:	eb46 0606 	adc.w	r6, r6, r6
 8000660:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000664:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000668:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800066c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000670:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000674:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000678:	bf88      	it	hi
 800067a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800067e:	d81e      	bhi.n	80006be <__aeabi_dmul+0xde>
 8000680:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000684:	bf08      	it	eq
 8000686:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800068a:	f150 0000 	adcs.w	r0, r0, #0
 800068e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000692:	bd70      	pop	{r4, r5, r6, pc}
 8000694:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000698:	ea46 0101 	orr.w	r1, r6, r1
 800069c:	ea40 0002 	orr.w	r0, r0, r2
 80006a0:	ea81 0103 	eor.w	r1, r1, r3
 80006a4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006a8:	bfc2      	ittt	gt
 80006aa:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006ae:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006b2:	bd70      	popgt	{r4, r5, r6, pc}
 80006b4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006b8:	f04f 0e00 	mov.w	lr, #0
 80006bc:	3c01      	subs	r4, #1
 80006be:	f300 80ab 	bgt.w	8000818 <__aeabi_dmul+0x238>
 80006c2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006c6:	bfde      	ittt	le
 80006c8:	2000      	movle	r0, #0
 80006ca:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006ce:	bd70      	pople	{r4, r5, r6, pc}
 80006d0:	f1c4 0400 	rsb	r4, r4, #0
 80006d4:	3c20      	subs	r4, #32
 80006d6:	da35      	bge.n	8000744 <__aeabi_dmul+0x164>
 80006d8:	340c      	adds	r4, #12
 80006da:	dc1b      	bgt.n	8000714 <__aeabi_dmul+0x134>
 80006dc:	f104 0414 	add.w	r4, r4, #20
 80006e0:	f1c4 0520 	rsb	r5, r4, #32
 80006e4:	fa00 f305 	lsl.w	r3, r0, r5
 80006e8:	fa20 f004 	lsr.w	r0, r0, r4
 80006ec:	fa01 f205 	lsl.w	r2, r1, r5
 80006f0:	ea40 0002 	orr.w	r0, r0, r2
 80006f4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006f8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006fc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000700:	fa21 f604 	lsr.w	r6, r1, r4
 8000704:	eb42 0106 	adc.w	r1, r2, r6
 8000708:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800070c:	bf08      	it	eq
 800070e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000712:	bd70      	pop	{r4, r5, r6, pc}
 8000714:	f1c4 040c 	rsb	r4, r4, #12
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f304 	lsl.w	r3, r0, r4
 8000720:	fa20 f005 	lsr.w	r0, r0, r5
 8000724:	fa01 f204 	lsl.w	r2, r1, r4
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000730:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000734:	f141 0100 	adc.w	r1, r1, #0
 8000738:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800073c:	bf08      	it	eq
 800073e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000742:	bd70      	pop	{r4, r5, r6, pc}
 8000744:	f1c4 0520 	rsb	r5, r4, #32
 8000748:	fa00 f205 	lsl.w	r2, r0, r5
 800074c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000750:	fa20 f304 	lsr.w	r3, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea43 0302 	orr.w	r3, r3, r2
 800075c:	fa21 f004 	lsr.w	r0, r1, r4
 8000760:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000764:	fa21 f204 	lsr.w	r2, r1, r4
 8000768:	ea20 0002 	bic.w	r0, r0, r2
 800076c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f094 0f00 	teq	r4, #0
 8000780:	d10f      	bne.n	80007a2 <__aeabi_dmul+0x1c2>
 8000782:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000786:	0040      	lsls	r0, r0, #1
 8000788:	eb41 0101 	adc.w	r1, r1, r1
 800078c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000790:	bf08      	it	eq
 8000792:	3c01      	subeq	r4, #1
 8000794:	d0f7      	beq.n	8000786 <__aeabi_dmul+0x1a6>
 8000796:	ea41 0106 	orr.w	r1, r1, r6
 800079a:	f095 0f00 	teq	r5, #0
 800079e:	bf18      	it	ne
 80007a0:	4770      	bxne	lr
 80007a2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007a6:	0052      	lsls	r2, r2, #1
 80007a8:	eb43 0303 	adc.w	r3, r3, r3
 80007ac:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007b0:	bf08      	it	eq
 80007b2:	3d01      	subeq	r5, #1
 80007b4:	d0f7      	beq.n	80007a6 <__aeabi_dmul+0x1c6>
 80007b6:	ea43 0306 	orr.w	r3, r3, r6
 80007ba:	4770      	bx	lr
 80007bc:	ea94 0f0c 	teq	r4, ip
 80007c0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007c4:	bf18      	it	ne
 80007c6:	ea95 0f0c 	teqne	r5, ip
 80007ca:	d00c      	beq.n	80007e6 <__aeabi_dmul+0x206>
 80007cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d0:	bf18      	it	ne
 80007d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007d6:	d1d1      	bne.n	800077c <__aeabi_dmul+0x19c>
 80007d8:	ea81 0103 	eor.w	r1, r1, r3
 80007dc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e0:	f04f 0000 	mov.w	r0, #0
 80007e4:	bd70      	pop	{r4, r5, r6, pc}
 80007e6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007ea:	bf06      	itte	eq
 80007ec:	4610      	moveq	r0, r2
 80007ee:	4619      	moveq	r1, r3
 80007f0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007f4:	d019      	beq.n	800082a <__aeabi_dmul+0x24a>
 80007f6:	ea94 0f0c 	teq	r4, ip
 80007fa:	d102      	bne.n	8000802 <__aeabi_dmul+0x222>
 80007fc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000800:	d113      	bne.n	800082a <__aeabi_dmul+0x24a>
 8000802:	ea95 0f0c 	teq	r5, ip
 8000806:	d105      	bne.n	8000814 <__aeabi_dmul+0x234>
 8000808:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800080c:	bf1c      	itt	ne
 800080e:	4610      	movne	r0, r2
 8000810:	4619      	movne	r1, r3
 8000812:	d10a      	bne.n	800082a <__aeabi_dmul+0x24a>
 8000814:	ea81 0103 	eor.w	r1, r1, r3
 8000818:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800081c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000820:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000824:	f04f 0000 	mov.w	r0, #0
 8000828:	bd70      	pop	{r4, r5, r6, pc}
 800082a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800082e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000832:	bd70      	pop	{r4, r5, r6, pc}

08000834 <__aeabi_ddiv>:
 8000834:	b570      	push	{r4, r5, r6, lr}
 8000836:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800083a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800083e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000842:	bf1d      	ittte	ne
 8000844:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000848:	ea94 0f0c 	teqne	r4, ip
 800084c:	ea95 0f0c 	teqne	r5, ip
 8000850:	f000 f8a7 	bleq	80009a2 <__aeabi_ddiv+0x16e>
 8000854:	eba4 0405 	sub.w	r4, r4, r5
 8000858:	ea81 0e03 	eor.w	lr, r1, r3
 800085c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000860:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000864:	f000 8088 	beq.w	8000978 <__aeabi_ddiv+0x144>
 8000868:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800086c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000870:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000874:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000878:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800087c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000880:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000884:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000888:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800088c:	429d      	cmp	r5, r3
 800088e:	bf08      	it	eq
 8000890:	4296      	cmpeq	r6, r2
 8000892:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000896:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800089a:	d202      	bcs.n	80008a2 <__aeabi_ddiv+0x6e>
 800089c:	085b      	lsrs	r3, r3, #1
 800089e:	ea4f 0232 	mov.w	r2, r2, rrx
 80008a2:	1ab6      	subs	r6, r6, r2
 80008a4:	eb65 0503 	sbc.w	r5, r5, r3
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008b2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008be:	bf22      	ittt	cs
 80008c0:	1ab6      	subcs	r6, r6, r2
 80008c2:	4675      	movcs	r5, lr
 80008c4:	ea40 000c 	orrcs.w	r0, r0, ip
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000910:	ea55 0e06 	orrs.w	lr, r5, r6
 8000914:	d018      	beq.n	8000948 <__aeabi_ddiv+0x114>
 8000916:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800091a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800091e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000922:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000926:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800092a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800092e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000932:	d1c0      	bne.n	80008b6 <__aeabi_ddiv+0x82>
 8000934:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000938:	d10b      	bne.n	8000952 <__aeabi_ddiv+0x11e>
 800093a:	ea41 0100 	orr.w	r1, r1, r0
 800093e:	f04f 0000 	mov.w	r0, #0
 8000942:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000946:	e7b6      	b.n	80008b6 <__aeabi_ddiv+0x82>
 8000948:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800094c:	bf04      	itt	eq
 800094e:	4301      	orreq	r1, r0
 8000950:	2000      	moveq	r0, #0
 8000952:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000956:	bf88      	it	hi
 8000958:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800095c:	f63f aeaf 	bhi.w	80006be <__aeabi_dmul+0xde>
 8000960:	ebb5 0c03 	subs.w	ip, r5, r3
 8000964:	bf04      	itt	eq
 8000966:	ebb6 0c02 	subseq.w	ip, r6, r2
 800096a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800096e:	f150 0000 	adcs.w	r0, r0, #0
 8000972:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000976:	bd70      	pop	{r4, r5, r6, pc}
 8000978:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800097c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000980:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000984:	bfc2      	ittt	gt
 8000986:	ebd4 050c 	rsbsgt	r5, r4, ip
 800098a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800098e:	bd70      	popgt	{r4, r5, r6, pc}
 8000990:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000994:	f04f 0e00 	mov.w	lr, #0
 8000998:	3c01      	subs	r4, #1
 800099a:	e690      	b.n	80006be <__aeabi_dmul+0xde>
 800099c:	ea45 0e06 	orr.w	lr, r5, r6
 80009a0:	e68d      	b.n	80006be <__aeabi_dmul+0xde>
 80009a2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009a6:	ea94 0f0c 	teq	r4, ip
 80009aa:	bf08      	it	eq
 80009ac:	ea95 0f0c 	teqeq	r5, ip
 80009b0:	f43f af3b 	beq.w	800082a <__aeabi_dmul+0x24a>
 80009b4:	ea94 0f0c 	teq	r4, ip
 80009b8:	d10a      	bne.n	80009d0 <__aeabi_ddiv+0x19c>
 80009ba:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009be:	f47f af34 	bne.w	800082a <__aeabi_dmul+0x24a>
 80009c2:	ea95 0f0c 	teq	r5, ip
 80009c6:	f47f af25 	bne.w	8000814 <__aeabi_dmul+0x234>
 80009ca:	4610      	mov	r0, r2
 80009cc:	4619      	mov	r1, r3
 80009ce:	e72c      	b.n	800082a <__aeabi_dmul+0x24a>
 80009d0:	ea95 0f0c 	teq	r5, ip
 80009d4:	d106      	bne.n	80009e4 <__aeabi_ddiv+0x1b0>
 80009d6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009da:	f43f aefd 	beq.w	80007d8 <__aeabi_dmul+0x1f8>
 80009de:	4610      	mov	r0, r2
 80009e0:	4619      	mov	r1, r3
 80009e2:	e722      	b.n	800082a <__aeabi_dmul+0x24a>
 80009e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009e8:	bf18      	it	ne
 80009ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009ee:	f47f aec5 	bne.w	800077c <__aeabi_dmul+0x19c>
 80009f2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009f6:	f47f af0d 	bne.w	8000814 <__aeabi_dmul+0x234>
 80009fa:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009fe:	f47f aeeb 	bne.w	80007d8 <__aeabi_dmul+0x1f8>
 8000a02:	e712      	b.n	800082a <__aeabi_dmul+0x24a>

08000a04 <__gedf2>:
 8000a04:	f04f 3cff 	mov.w	ip, #4294967295
 8000a08:	e006      	b.n	8000a18 <__cmpdf2+0x4>
 8000a0a:	bf00      	nop

08000a0c <__ledf2>:
 8000a0c:	f04f 0c01 	mov.w	ip, #1
 8000a10:	e002      	b.n	8000a18 <__cmpdf2+0x4>
 8000a12:	bf00      	nop

08000a14 <__cmpdf2>:
 8000a14:	f04f 0c01 	mov.w	ip, #1
 8000a18:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a1c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a28:	bf18      	it	ne
 8000a2a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a2e:	d01b      	beq.n	8000a68 <__cmpdf2+0x54>
 8000a30:	b001      	add	sp, #4
 8000a32:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a36:	bf0c      	ite	eq
 8000a38:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a3c:	ea91 0f03 	teqne	r1, r3
 8000a40:	bf02      	ittt	eq
 8000a42:	ea90 0f02 	teqeq	r0, r2
 8000a46:	2000      	moveq	r0, #0
 8000a48:	4770      	bxeq	lr
 8000a4a:	f110 0f00 	cmn.w	r0, #0
 8000a4e:	ea91 0f03 	teq	r1, r3
 8000a52:	bf58      	it	pl
 8000a54:	4299      	cmppl	r1, r3
 8000a56:	bf08      	it	eq
 8000a58:	4290      	cmpeq	r0, r2
 8000a5a:	bf2c      	ite	cs
 8000a5c:	17d8      	asrcs	r0, r3, #31
 8000a5e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a62:	f040 0001 	orr.w	r0, r0, #1
 8000a66:	4770      	bx	lr
 8000a68:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a6c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a70:	d102      	bne.n	8000a78 <__cmpdf2+0x64>
 8000a72:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a76:	d107      	bne.n	8000a88 <__cmpdf2+0x74>
 8000a78:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a7c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a80:	d1d6      	bne.n	8000a30 <__cmpdf2+0x1c>
 8000a82:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a86:	d0d3      	beq.n	8000a30 <__cmpdf2+0x1c>
 8000a88:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a8c:	4770      	bx	lr
 8000a8e:	bf00      	nop

08000a90 <__aeabi_cdrcmple>:
 8000a90:	4684      	mov	ip, r0
 8000a92:	4610      	mov	r0, r2
 8000a94:	4662      	mov	r2, ip
 8000a96:	468c      	mov	ip, r1
 8000a98:	4619      	mov	r1, r3
 8000a9a:	4663      	mov	r3, ip
 8000a9c:	e000      	b.n	8000aa0 <__aeabi_cdcmpeq>
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_cdcmpeq>:
 8000aa0:	b501      	push	{r0, lr}
 8000aa2:	f7ff ffb7 	bl	8000a14 <__cmpdf2>
 8000aa6:	2800      	cmp	r0, #0
 8000aa8:	bf48      	it	mi
 8000aaa:	f110 0f00 	cmnmi.w	r0, #0
 8000aae:	bd01      	pop	{r0, pc}

08000ab0 <__aeabi_dcmpeq>:
 8000ab0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab4:	f7ff fff4 	bl	8000aa0 <__aeabi_cdcmpeq>
 8000ab8:	bf0c      	ite	eq
 8000aba:	2001      	moveq	r0, #1
 8000abc:	2000      	movne	r0, #0
 8000abe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac2:	bf00      	nop

08000ac4 <__aeabi_dcmplt>:
 8000ac4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac8:	f7ff ffea 	bl	8000aa0 <__aeabi_cdcmpeq>
 8000acc:	bf34      	ite	cc
 8000ace:	2001      	movcc	r0, #1
 8000ad0:	2000      	movcs	r0, #0
 8000ad2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_dcmple>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff ffe0 	bl	8000aa0 <__aeabi_cdcmpeq>
 8000ae0:	bf94      	ite	ls
 8000ae2:	2001      	movls	r0, #1
 8000ae4:	2000      	movhi	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmpge>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffce 	bl	8000a90 <__aeabi_cdrcmple>
 8000af4:	bf94      	ite	ls
 8000af6:	2001      	movls	r0, #1
 8000af8:	2000      	movhi	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmpgt>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffc4 	bl	8000a90 <__aeabi_cdrcmple>
 8000b08:	bf34      	ite	cc
 8000b0a:	2001      	movcc	r0, #1
 8000b0c:	2000      	movcs	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_d2f>:
 8000b14:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b18:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b1c:	bf24      	itt	cs
 8000b1e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b22:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b26:	d90d      	bls.n	8000b44 <__aeabi_d2f+0x30>
 8000b28:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b2c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b30:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b34:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b38:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b3c:	bf08      	it	eq
 8000b3e:	f020 0001 	biceq.w	r0, r0, #1
 8000b42:	4770      	bx	lr
 8000b44:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b48:	d121      	bne.n	8000b8e <__aeabi_d2f+0x7a>
 8000b4a:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b4e:	bfbc      	itt	lt
 8000b50:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b54:	4770      	bxlt	lr
 8000b56:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b5a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b5e:	f1c2 0218 	rsb	r2, r2, #24
 8000b62:	f1c2 0c20 	rsb	ip, r2, #32
 8000b66:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b6a:	fa20 f002 	lsr.w	r0, r0, r2
 8000b6e:	bf18      	it	ne
 8000b70:	f040 0001 	orrne.w	r0, r0, #1
 8000b74:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b78:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b7c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b80:	ea40 000c 	orr.w	r0, r0, ip
 8000b84:	fa23 f302 	lsr.w	r3, r3, r2
 8000b88:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b8c:	e7cc      	b.n	8000b28 <__aeabi_d2f+0x14>
 8000b8e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b92:	d107      	bne.n	8000ba4 <__aeabi_d2f+0x90>
 8000b94:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b98:	bf1e      	ittt	ne
 8000b9a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b9e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000ba2:	4770      	bxne	lr
 8000ba4:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000bac:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bb0:	4770      	bx	lr
 8000bb2:	bf00      	nop

08000bb4 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000bb4:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000bb6:	4a0e      	ldr	r2, [pc, #56]	; (8000bf0 <HAL_InitTick+0x3c>)
 8000bb8:	4b0e      	ldr	r3, [pc, #56]	; (8000bf4 <HAL_InitTick+0x40>)
{
 8000bba:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000bbc:	7818      	ldrb	r0, [r3, #0]
 8000bbe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000bc2:	fbb3 f3f0 	udiv	r3, r3, r0
 8000bc6:	6810      	ldr	r0, [r2, #0]
 8000bc8:	fbb0 f0f3 	udiv	r0, r0, r3
 8000bcc:	f000 f88c 	bl	8000ce8 <HAL_SYSTICK_Config>
 8000bd0:	4604      	mov	r4, r0
 8000bd2:	b958      	cbnz	r0, 8000bec <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000bd4:	2d0f      	cmp	r5, #15
 8000bd6:	d809      	bhi.n	8000bec <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000bd8:	4602      	mov	r2, r0
 8000bda:	4629      	mov	r1, r5
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	f000 f842 	bl	8000c68 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000be4:	4b04      	ldr	r3, [pc, #16]	; (8000bf8 <HAL_InitTick+0x44>)
 8000be6:	4620      	mov	r0, r4
 8000be8:	601d      	str	r5, [r3, #0]
 8000bea:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8000bec:	2001      	movs	r0, #1
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
}
 8000bee:	bd38      	pop	{r3, r4, r5, pc}
 8000bf0:	20000008 	.word	0x20000008
 8000bf4:	20000000 	.word	0x20000000
 8000bf8:	20000004 	.word	0x20000004

08000bfc <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000bfc:	4a07      	ldr	r2, [pc, #28]	; (8000c1c <HAL_Init+0x20>)
{
 8000bfe:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c00:	6813      	ldr	r3, [r2, #0]
 8000c02:	f043 0310 	orr.w	r3, r3, #16
 8000c06:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c08:	2003      	movs	r0, #3
 8000c0a:	f000 f81b 	bl	8000c44 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000c0e:	2000      	movs	r0, #0
 8000c10:	f7ff ffd0 	bl	8000bb4 <HAL_InitTick>
  HAL_MspInit();
 8000c14:	f001 fde0 	bl	80027d8 <HAL_MspInit>
}
 8000c18:	2000      	movs	r0, #0
 8000c1a:	bd08      	pop	{r3, pc}
 8000c1c:	40022000 	.word	0x40022000

08000c20 <HAL_IncTick>:
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000c20:	4a03      	ldr	r2, [pc, #12]	; (8000c30 <HAL_IncTick+0x10>)
 8000c22:	4b04      	ldr	r3, [pc, #16]	; (8000c34 <HAL_IncTick+0x14>)
 8000c24:	6811      	ldr	r1, [r2, #0]
 8000c26:	781b      	ldrb	r3, [r3, #0]
 8000c28:	440b      	add	r3, r1
 8000c2a:	6013      	str	r3, [r2, #0]
 8000c2c:	4770      	bx	lr
 8000c2e:	bf00      	nop
 8000c30:	2000136c 	.word	0x2000136c
 8000c34:	20000000 	.word	0x20000000

08000c38 <HAL_GetTick>:
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;  
 8000c38:	4b01      	ldr	r3, [pc, #4]	; (8000c40 <HAL_GetTick+0x8>)
 8000c3a:	6818      	ldr	r0, [r3, #0]
}
 8000c3c:	4770      	bx	lr
 8000c3e:	bf00      	nop
 8000c40:	2000136c 	.word	0x2000136c

08000c44 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000c44:	4a07      	ldr	r2, [pc, #28]	; (8000c64 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8000c46:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000c48:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000c4c:	041b      	lsls	r3, r3, #16
 8000c4e:	0c1b      	lsrs	r3, r3, #16
 8000c50:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000c54:	0200      	lsls	r0, r0, #8
 8000c56:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000c5a:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 8000c5e:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8000c60:	60d3      	str	r3, [r2, #12]
 8000c62:	4770      	bx	lr
 8000c64:	e000ed00 	.word	0xe000ed00

08000c68 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000c68:	4b17      	ldr	r3, [pc, #92]	; (8000cc8 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c6a:	b530      	push	{r4, r5, lr}
 8000c6c:	68dc      	ldr	r4, [r3, #12]
 8000c6e:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000c72:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000c76:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000c78:	2b04      	cmp	r3, #4
 8000c7a:	bf28      	it	cs
 8000c7c:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000c7e:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c80:	f04f 0501 	mov.w	r5, #1
 8000c84:	fa05 f303 	lsl.w	r3, r5, r3
 8000c88:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000c8c:	bf8c      	ite	hi
 8000c8e:	3c03      	subhi	r4, #3
 8000c90:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c92:	4019      	ands	r1, r3
 8000c94:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000c96:	fa05 f404 	lsl.w	r4, r5, r4
 8000c9a:	3c01      	subs	r4, #1
 8000c9c:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 8000c9e:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ca0:	ea42 0201 	orr.w	r2, r2, r1
 8000ca4:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ca8:	bfaf      	iteee	ge
 8000caa:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cae:	f000 000f 	andlt.w	r0, r0, #15
 8000cb2:	4b06      	ldrlt	r3, [pc, #24]	; (8000ccc <HAL_NVIC_SetPriority+0x64>)
 8000cb4:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cb6:	bfa5      	ittet	ge
 8000cb8:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
 8000cbc:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cbe:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cc0:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8000cc4:	bd30      	pop	{r4, r5, pc}
 8000cc6:	bf00      	nop
 8000cc8:	e000ed00 	.word	0xe000ed00
 8000ccc:	e000ed14 	.word	0xe000ed14

08000cd0 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000cd0:	0942      	lsrs	r2, r0, #5
 8000cd2:	2301      	movs	r3, #1
 8000cd4:	f000 001f 	and.w	r0, r0, #31
 8000cd8:	fa03 f000 	lsl.w	r0, r3, r0
 8000cdc:	4b01      	ldr	r3, [pc, #4]	; (8000ce4 <HAL_NVIC_EnableIRQ+0x14>)
 8000cde:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8000ce2:	4770      	bx	lr
 8000ce4:	e000e100 	.word	0xe000e100

08000ce8 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000ce8:	3801      	subs	r0, #1
 8000cea:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000cee:	d20a      	bcs.n	8000d06 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000cf0:	4b06      	ldr	r3, [pc, #24]	; (8000d0c <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cf2:	4a07      	ldr	r2, [pc, #28]	; (8000d10 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000cf4:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cf6:	21f0      	movs	r1, #240	; 0xf0
 8000cf8:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000cfc:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000cfe:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000d00:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000d02:	601a      	str	r2, [r3, #0]
 8000d04:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000d06:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000d08:	4770      	bx	lr
 8000d0a:	bf00      	nop
 8000d0c:	e000e010 	.word	0xe000e010
 8000d10:	e000ed00 	.word	0xe000ed00

08000d14 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000d14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000d18:	b085      	sub	sp, #20
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 8000d1a:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d1c:	f8df 8164 	ldr.w	r8, [pc, #356]	; 8000e84 <HAL_GPIO_Init+0x170>
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000d20:	4a56      	ldr	r2, [pc, #344]	; (8000e7c <HAL_GPIO_Init+0x168>)
  while (((GPIO_Init->Pin) >> position) != RESET)
 8000d22:	9301      	str	r3, [sp, #4]
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 8000d24:	f04f 090f 	mov.w	r9, #15
  uint32_t position = 0x00U;
 8000d28:	2300      	movs	r3, #0
  while (((GPIO_Init->Pin) >> position) != RESET)
 8000d2a:	9c01      	ldr	r4, [sp, #4]
 8000d2c:	40dc      	lsrs	r4, r3
 8000d2e:	d102      	bne.n	8000d36 <HAL_GPIO_Init+0x22>
      }
    }
    
    position++;
  }
}
 8000d30:	b005      	add	sp, #20
 8000d32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8000d36:	2401      	movs	r4, #1
 8000d38:	fa04 fa03 	lsl.w	sl, r4, r3
    if(iocurrent)
 8000d3c:	9c01      	ldr	r4, [sp, #4]
 8000d3e:	ea14 050a 	ands.w	r5, r4, sl
 8000d42:	f000 8093 	beq.w	8000e6c <HAL_GPIO_Init+0x158>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000d46:	684c      	ldr	r4, [r1, #4]
 8000d48:	f024 0b10 	bic.w	fp, r4, #16
 8000d4c:	f1bb 0f02 	cmp.w	fp, #2
 8000d50:	d111      	bne.n	8000d76 <HAL_GPIO_Init+0x62>
        temp = GPIOx->AFR[position >> 3];
 8000d52:	08df      	lsrs	r7, r3, #3
 8000d54:	eb00 0787 	add.w	r7, r0, r7, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000d58:	f003 0e07 	and.w	lr, r3, #7
        temp = GPIOx->AFR[position >> 3];
 8000d5c:	6a3e      	ldr	r6, [r7, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000d5e:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 8000d62:	fa09 fc0e 	lsl.w	ip, r9, lr
 8000d66:	ea26 0c0c 	bic.w	ip, r6, ip
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000d6a:	690e      	ldr	r6, [r1, #16]
 8000d6c:	fa06 f60e 	lsl.w	r6, r6, lr
 8000d70:	ea46 060c 	orr.w	r6, r6, ip
        GPIOx->AFR[position >> 3] = temp;
 8000d74:	623e      	str	r6, [r7, #32]
 8000d76:	ea4f 0c43 	mov.w	ip, r3, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000d7a:	2703      	movs	r7, #3
      temp = GPIOx->MODER;
 8000d7c:	6806      	ldr	r6, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000d7e:	fa07 f70c 	lsl.w	r7, r7, ip
 8000d82:	43ff      	mvns	r7, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000d84:	f004 0e03 	and.w	lr, r4, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000d88:	403e      	ands	r6, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000d8a:	fa0e fe0c 	lsl.w	lr, lr, ip
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000d8e:	f10b 3bff 	add.w	fp, fp, #4294967295
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000d92:	ea4e 0606 	orr.w	r6, lr, r6
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000d96:	f1bb 0f01 	cmp.w	fp, #1
      GPIOx->MODER = temp;
 8000d9a:	6006      	str	r6, [r0, #0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000d9c:	d811      	bhi.n	8000dc2 <HAL_GPIO_Init+0xae>
        temp = GPIOx->OSPEEDR;
 8000d9e:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000da0:	ea06 0b07 	and.w	fp, r6, r7
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000da4:	68ce      	ldr	r6, [r1, #12]
 8000da6:	fa06 fe0c 	lsl.w	lr, r6, ip
 8000daa:	ea4e 060b 	orr.w	r6, lr, fp
        GPIOx->OSPEEDR = temp;
 8000dae:	6086      	str	r6, [r0, #8]
        temp = GPIOx->OTYPER;
 8000db0:	6846      	ldr	r6, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000db2:	ea26 0a0a 	bic.w	sl, r6, sl
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000db6:	f3c4 1600 	ubfx	r6, r4, #4, #1
 8000dba:	409e      	lsls	r6, r3
 8000dbc:	ea46 060a 	orr.w	r6, r6, sl
        GPIOx->OTYPER = temp;
 8000dc0:	6046      	str	r6, [r0, #4]
      temp = GPIOx->PUPDR;
 8000dc2:	68c6      	ldr	r6, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000dc4:	4037      	ands	r7, r6
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000dc6:	688e      	ldr	r6, [r1, #8]
 8000dc8:	fa06 f60c 	lsl.w	r6, r6, ip
 8000dcc:	4337      	orrs	r7, r6
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000dce:	00e6      	lsls	r6, r4, #3
      GPIOx->PUPDR = temp;
 8000dd0:	60c7      	str	r7, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000dd2:	d54b      	bpl.n	8000e6c <HAL_GPIO_Init+0x158>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000dd4:	f8d8 6018 	ldr.w	r6, [r8, #24]
 8000dd8:	f046 0601 	orr.w	r6, r6, #1
 8000ddc:	f8c8 6018 	str.w	r6, [r8, #24]
 8000de0:	f8d8 6018 	ldr.w	r6, [r8, #24]
 8000de4:	f023 0703 	bic.w	r7, r3, #3
 8000de8:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 8000dec:	f006 0601 	and.w	r6, r6, #1
 8000df0:	f507 3780 	add.w	r7, r7, #65536	; 0x10000
 8000df4:	9603      	str	r6, [sp, #12]
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 8000df6:	f003 0e03 	and.w	lr, r3, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000dfa:	9e03      	ldr	r6, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2];
 8000dfc:	68be      	ldr	r6, [r7, #8]
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 8000dfe:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 8000e02:	fa09 fc0e 	lsl.w	ip, r9, lr
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8000e06:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 8000e0a:	ea26 0c0c 	bic.w	ip, r6, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8000e0e:	d02f      	beq.n	8000e70 <HAL_GPIO_Init+0x15c>
 8000e10:	4e1b      	ldr	r6, [pc, #108]	; (8000e80 <HAL_GPIO_Init+0x16c>)
 8000e12:	42b0      	cmp	r0, r6
 8000e14:	d02e      	beq.n	8000e74 <HAL_GPIO_Init+0x160>
 8000e16:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8000e1a:	42b0      	cmp	r0, r6
 8000e1c:	d02c      	beq.n	8000e78 <HAL_GPIO_Init+0x164>
 8000e1e:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8000e22:	42b0      	cmp	r0, r6
 8000e24:	bf14      	ite	ne
 8000e26:	2605      	movne	r6, #5
 8000e28:	2603      	moveq	r6, #3
 8000e2a:	fa06 f60e 	lsl.w	r6, r6, lr
 8000e2e:	ea46 060c 	orr.w	r6, r6, ip
        SYSCFG->EXTICR[position >> 2] = temp;
 8000e32:	60be      	str	r6, [r7, #8]
        temp = EXTI->IMR;
 8000e34:	6816      	ldr	r6, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 8000e36:	43ef      	mvns	r7, r5
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000e38:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp &= ~((uint32_t)iocurrent);
 8000e3c:	bf0c      	ite	eq
 8000e3e:	403e      	andeq	r6, r7
          temp |= iocurrent;
 8000e40:	432e      	orrne	r6, r5
        EXTI->IMR = temp;
 8000e42:	6016      	str	r6, [r2, #0]
        temp = EXTI->EMR;
 8000e44:	6856      	ldr	r6, [r2, #4]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000e46:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        temp &= ~((uint32_t)iocurrent);
 8000e4a:	bf0c      	ite	eq
 8000e4c:	403e      	andeq	r6, r7
          temp |= iocurrent;
 8000e4e:	432e      	orrne	r6, r5
        EXTI->EMR = temp;
 8000e50:	6056      	str	r6, [r2, #4]
        temp = EXTI->RTSR;
 8000e52:	6896      	ldr	r6, [r2, #8]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000e54:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        temp &= ~((uint32_t)iocurrent);
 8000e58:	bf0c      	ite	eq
 8000e5a:	403e      	andeq	r6, r7
          temp |= iocurrent;
 8000e5c:	432e      	orrne	r6, r5
        EXTI->RTSR = temp;
 8000e5e:	6096      	str	r6, [r2, #8]
        temp = EXTI->FTSR;
 8000e60:	68d6      	ldr	r6, [r2, #12]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000e62:	02a4      	lsls	r4, r4, #10
        temp &= ~((uint32_t)iocurrent);
 8000e64:	bf54      	ite	pl
 8000e66:	403e      	andpl	r6, r7
          temp |= iocurrent;
 8000e68:	432e      	orrmi	r6, r5
        EXTI->FTSR = temp;
 8000e6a:	60d6      	str	r6, [r2, #12]
    position++;
 8000e6c:	3301      	adds	r3, #1
 8000e6e:	e75c      	b.n	8000d2a <HAL_GPIO_Init+0x16>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8000e70:	2600      	movs	r6, #0
 8000e72:	e7da      	b.n	8000e2a <HAL_GPIO_Init+0x116>
 8000e74:	2601      	movs	r6, #1
 8000e76:	e7d8      	b.n	8000e2a <HAL_GPIO_Init+0x116>
 8000e78:	2602      	movs	r6, #2
 8000e7a:	e7d6      	b.n	8000e2a <HAL_GPIO_Init+0x116>
 8000e7c:	40010400 	.word	0x40010400
 8000e80:	48000400 	.word	0x48000400
 8000e84:	40021000 	.word	0x40021000

08000e88 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8000e88:	6903      	ldr	r3, [r0, #16]
 8000e8a:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8000e8c:	bf14      	ite	ne
 8000e8e:	2001      	movne	r0, #1
 8000e90:	2000      	moveq	r0, #0
 8000e92:	4770      	bx	lr

08000e94 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000e94:	4770      	bx	lr
	...

08000e98 <HAL_GPIO_EXTI_IRQHandler>:
{
 8000e98:	b508      	push	{r3, lr}
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8000e9a:	4b04      	ldr	r3, [pc, #16]	; (8000eac <HAL_GPIO_EXTI_IRQHandler+0x14>)
 8000e9c:	6959      	ldr	r1, [r3, #20]
 8000e9e:	4201      	tst	r1, r0
 8000ea0:	d002      	beq.n	8000ea8 <HAL_GPIO_EXTI_IRQHandler+0x10>
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8000ea2:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8000ea4:	f7ff fff6 	bl	8000e94 <HAL_GPIO_EXTI_Callback>
 8000ea8:	bd08      	pop	{r3, pc}
 8000eaa:	bf00      	nop
 8000eac:	40010400 	.word	0x40010400

08000eb0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000eb0:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000eb4:	4605      	mov	r5, r0
 8000eb6:	b918      	cbnz	r0, 8000ec0 <HAL_RCC_OscConfig+0x10>
  {
    return HAL_ERROR;
 8000eb8:	2001      	movs	r0, #1
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
}
 8000eba:	b002      	add	sp, #8
 8000ebc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000ec0:	6803      	ldr	r3, [r0, #0]
 8000ec2:	07da      	lsls	r2, r3, #31
 8000ec4:	d411      	bmi.n	8000eea <HAL_RCC_OscConfig+0x3a>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000ec6:	682b      	ldr	r3, [r5, #0]
 8000ec8:	079b      	lsls	r3, r3, #30
 8000eca:	f100 8085 	bmi.w	8000fd8 <HAL_RCC_OscConfig+0x128>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000ece:	682b      	ldr	r3, [r5, #0]
 8000ed0:	071c      	lsls	r4, r3, #28
 8000ed2:	f100 80f6 	bmi.w	80010c2 <HAL_RCC_OscConfig+0x212>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000ed6:	682b      	ldr	r3, [r5, #0]
 8000ed8:	0758      	lsls	r0, r3, #29
 8000eda:	f100 813f 	bmi.w	800115c <HAL_RCC_OscConfig+0x2ac>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000ede:	69ea      	ldr	r2, [r5, #28]
 8000ee0:	2a00      	cmp	r2, #0
 8000ee2:	f040 81d6 	bne.w	8001292 <HAL_RCC_OscConfig+0x3e2>
  return HAL_OK;
 8000ee6:	2000      	movs	r0, #0
 8000ee8:	e7e7      	b.n	8000eba <HAL_RCC_OscConfig+0xa>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000eea:	4cba      	ldr	r4, [pc, #744]	; (80011d4 <HAL_RCC_OscConfig+0x324>)
 8000eec:	6863      	ldr	r3, [r4, #4]
 8000eee:	f003 030c 	and.w	r3, r3, #12
 8000ef2:	2b04      	cmp	r3, #4
 8000ef4:	d007      	beq.n	8000f06 <HAL_RCC_OscConfig+0x56>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000ef6:	6863      	ldr	r3, [r4, #4]
 8000ef8:	f003 030c 	and.w	r3, r3, #12
 8000efc:	2b08      	cmp	r3, #8
 8000efe:	d116      	bne.n	8000f2e <HAL_RCC_OscConfig+0x7e>
 8000f00:	6863      	ldr	r3, [r4, #4]
 8000f02:	03df      	lsls	r7, r3, #15
 8000f04:	d513      	bpl.n	8000f2e <HAL_RCC_OscConfig+0x7e>
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f06:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000f0a:	fa93 f2a3 	rbit	r2, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f0e:	6821      	ldr	r1, [r4, #0]
 8000f10:	fa93 f3a3 	rbit	r3, r3
 8000f14:	fab3 f383 	clz	r3, r3
 8000f18:	f003 031f 	and.w	r3, r3, #31
 8000f1c:	2201      	movs	r2, #1
 8000f1e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f22:	420b      	tst	r3, r1
 8000f24:	d0cf      	beq.n	8000ec6 <HAL_RCC_OscConfig+0x16>
 8000f26:	686b      	ldr	r3, [r5, #4]
 8000f28:	2b00      	cmp	r3, #0
 8000f2a:	d1cc      	bne.n	8000ec6 <HAL_RCC_OscConfig+0x16>
 8000f2c:	e7c4      	b.n	8000eb8 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000f2e:	686a      	ldr	r2, [r5, #4]
 8000f30:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8000f34:	d125      	bne.n	8000f82 <HAL_RCC_OscConfig+0xd2>
 8000f36:	6823      	ldr	r3, [r4, #0]
 8000f38:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000f3c:	6023      	str	r3, [r4, #0]
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000f3e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000f40:	68a9      	ldr	r1, [r5, #8]
 8000f42:	f023 030f 	bic.w	r3, r3, #15
 8000f46:	430b      	orrs	r3, r1
 8000f48:	62e3      	str	r3, [r4, #44]	; 0x2c
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000f4a:	b352      	cbz	r2, 8000fa2 <HAL_RCC_OscConfig+0xf2>
        tickstart = HAL_GetTick();
 8000f4c:	f7ff fe74 	bl	8000c38 <HAL_GetTick>
 8000f50:	f44f 3600 	mov.w	r6, #131072	; 0x20000
 8000f54:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000f56:	2701      	movs	r7, #1
 8000f58:	fa96 f3a6 	rbit	r3, r6
 8000f5c:	6822      	ldr	r2, [r4, #0]
 8000f5e:	fa96 f3a6 	rbit	r3, r6
 8000f62:	fab3 f383 	clz	r3, r3
 8000f66:	f003 031f 	and.w	r3, r3, #31
 8000f6a:	fa07 f303 	lsl.w	r3, r7, r3
 8000f6e:	4213      	tst	r3, r2
 8000f70:	d1a9      	bne.n	8000ec6 <HAL_RCC_OscConfig+0x16>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000f72:	f7ff fe61 	bl	8000c38 <HAL_GetTick>
 8000f76:	eba0 0008 	sub.w	r0, r0, r8
 8000f7a:	2864      	cmp	r0, #100	; 0x64
 8000f7c:	d9ec      	bls.n	8000f58 <HAL_RCC_OscConfig+0xa8>
            return HAL_TIMEOUT;
 8000f7e:	2003      	movs	r0, #3
 8000f80:	e79b      	b.n	8000eba <HAL_RCC_OscConfig+0xa>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000f82:	6823      	ldr	r3, [r4, #0]
 8000f84:	b932      	cbnz	r2, 8000f94 <HAL_RCC_OscConfig+0xe4>
 8000f86:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000f8a:	6023      	str	r3, [r4, #0]
 8000f8c:	6823      	ldr	r3, [r4, #0]
 8000f8e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000f92:	e7d3      	b.n	8000f3c <HAL_RCC_OscConfig+0x8c>
 8000f94:	f5b2 2fa0 	cmp.w	r2, #327680	; 0x50000
 8000f98:	d1f5      	bne.n	8000f86 <HAL_RCC_OscConfig+0xd6>
 8000f9a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000f9e:	6023      	str	r3, [r4, #0]
 8000fa0:	e7c9      	b.n	8000f36 <HAL_RCC_OscConfig+0x86>
        tickstart = HAL_GetTick();
 8000fa2:	f7ff fe49 	bl	8000c38 <HAL_GetTick>
 8000fa6:	f44f 3600 	mov.w	r6, #131072	; 0x20000
 8000faa:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000fac:	2701      	movs	r7, #1
 8000fae:	fa96 f3a6 	rbit	r3, r6
 8000fb2:	6822      	ldr	r2, [r4, #0]
 8000fb4:	fa96 f3a6 	rbit	r3, r6
 8000fb8:	fab3 f383 	clz	r3, r3
 8000fbc:	f003 031f 	and.w	r3, r3, #31
 8000fc0:	fa07 f303 	lsl.w	r3, r7, r3
 8000fc4:	4213      	tst	r3, r2
 8000fc6:	f43f af7e 	beq.w	8000ec6 <HAL_RCC_OscConfig+0x16>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000fca:	f7ff fe35 	bl	8000c38 <HAL_GetTick>
 8000fce:	eba0 0008 	sub.w	r0, r0, r8
 8000fd2:	2864      	cmp	r0, #100	; 0x64
 8000fd4:	d9eb      	bls.n	8000fae <HAL_RCC_OscConfig+0xfe>
 8000fd6:	e7d2      	b.n	8000f7e <HAL_RCC_OscConfig+0xce>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000fd8:	4c7e      	ldr	r4, [pc, #504]	; (80011d4 <HAL_RCC_OscConfig+0x324>)
 8000fda:	6863      	ldr	r3, [r4, #4]
 8000fdc:	f013 0f0c 	tst.w	r3, #12
 8000fe0:	d007      	beq.n	8000ff2 <HAL_RCC_OscConfig+0x142>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000fe2:	6863      	ldr	r3, [r4, #4]
 8000fe4:	f003 030c 	and.w	r3, r3, #12
 8000fe8:	2b08      	cmp	r3, #8
 8000fea:	d122      	bne.n	8001032 <HAL_RCC_OscConfig+0x182>
 8000fec:	6863      	ldr	r3, [r4, #4]
 8000fee:	03de      	lsls	r6, r3, #15
 8000ff0:	d41f      	bmi.n	8001032 <HAL_RCC_OscConfig+0x182>
 8000ff2:	2302      	movs	r3, #2
 8000ff4:	fa93 f2a3 	rbit	r2, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000ff8:	6821      	ldr	r1, [r4, #0]
 8000ffa:	fa93 f3a3 	rbit	r3, r3
 8000ffe:	fab3 f383 	clz	r3, r3
 8001002:	f003 031f 	and.w	r3, r3, #31
 8001006:	2201      	movs	r2, #1
 8001008:	fa02 f303 	lsl.w	r3, r2, r3
 800100c:	420b      	tst	r3, r1
 800100e:	d003      	beq.n	8001018 <HAL_RCC_OscConfig+0x168>
 8001010:	692b      	ldr	r3, [r5, #16]
 8001012:	4293      	cmp	r3, r2
 8001014:	f47f af50 	bne.w	8000eb8 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001018:	6821      	ldr	r1, [r4, #0]
 800101a:	23f8      	movs	r3, #248	; 0xf8
 800101c:	fa93 f3a3 	rbit	r3, r3
 8001020:	fab3 f283 	clz	r2, r3
 8001024:	696b      	ldr	r3, [r5, #20]
 8001026:	4093      	lsls	r3, r2
 8001028:	f021 02f8 	bic.w	r2, r1, #248	; 0xf8
 800102c:	4313      	orrs	r3, r2
 800102e:	6023      	str	r3, [r4, #0]
 8001030:	e74d      	b.n	8000ece <HAL_RCC_OscConfig+0x1e>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001032:	692a      	ldr	r2, [r5, #16]
 8001034:	2601      	movs	r6, #1
 8001036:	b30a      	cbz	r2, 800107c <HAL_RCC_OscConfig+0x1cc>
 8001038:	fa96 f3a6 	rbit	r3, r6
        __HAL_RCC_HSI_ENABLE();
 800103c:	fab3 f383 	clz	r3, r3
 8001040:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001044:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001048:	009b      	lsls	r3, r3, #2
 800104a:	2702      	movs	r7, #2
 800104c:	601e      	str	r6, [r3, #0]
        tickstart = HAL_GetTick();
 800104e:	f7ff fdf3 	bl	8000c38 <HAL_GetTick>
 8001052:	4680      	mov	r8, r0
 8001054:	fa97 f3a7 	rbit	r3, r7
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001058:	6822      	ldr	r2, [r4, #0]
 800105a:	fa97 f3a7 	rbit	r3, r7
 800105e:	fab3 f383 	clz	r3, r3
 8001062:	f003 031f 	and.w	r3, r3, #31
 8001066:	fa06 f303 	lsl.w	r3, r6, r3
 800106a:	4213      	tst	r3, r2
 800106c:	d1d4      	bne.n	8001018 <HAL_RCC_OscConfig+0x168>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800106e:	f7ff fde3 	bl	8000c38 <HAL_GetTick>
 8001072:	eba0 0008 	sub.w	r0, r0, r8
 8001076:	2802      	cmp	r0, #2
 8001078:	d9ec      	bls.n	8001054 <HAL_RCC_OscConfig+0x1a4>
 800107a:	e780      	b.n	8000f7e <HAL_RCC_OscConfig+0xce>
 800107c:	fa96 f3a6 	rbit	r3, r6
        __HAL_RCC_HSI_DISABLE();
 8001080:	fab3 f383 	clz	r3, r3
 8001084:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001088:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800108c:	009b      	lsls	r3, r3, #2
 800108e:	2702      	movs	r7, #2
 8001090:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001092:	f7ff fdd1 	bl	8000c38 <HAL_GetTick>
 8001096:	4680      	mov	r8, r0
 8001098:	fa97 f3a7 	rbit	r3, r7
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800109c:	6822      	ldr	r2, [r4, #0]
 800109e:	fa97 f3a7 	rbit	r3, r7
 80010a2:	fab3 f383 	clz	r3, r3
 80010a6:	f003 031f 	and.w	r3, r3, #31
 80010aa:	fa06 f303 	lsl.w	r3, r6, r3
 80010ae:	4213      	tst	r3, r2
 80010b0:	f43f af0d 	beq.w	8000ece <HAL_RCC_OscConfig+0x1e>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80010b4:	f7ff fdc0 	bl	8000c38 <HAL_GetTick>
 80010b8:	eba0 0008 	sub.w	r0, r0, r8
 80010bc:	2802      	cmp	r0, #2
 80010be:	d9eb      	bls.n	8001098 <HAL_RCC_OscConfig+0x1e8>
 80010c0:	e75d      	b.n	8000f7e <HAL_RCC_OscConfig+0xce>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80010c2:	69aa      	ldr	r2, [r5, #24]
 80010c4:	4e43      	ldr	r6, [pc, #268]	; (80011d4 <HAL_RCC_OscConfig+0x324>)
 80010c6:	4944      	ldr	r1, [pc, #272]	; (80011d8 <HAL_RCC_OscConfig+0x328>)
 80010c8:	2401      	movs	r4, #1
 80010ca:	b31a      	cbz	r2, 8001114 <HAL_RCC_OscConfig+0x264>
 80010cc:	fa94 f3a4 	rbit	r3, r4
      __HAL_RCC_LSI_ENABLE();
 80010d0:	fab3 f383 	clz	r3, r3
 80010d4:	440b      	add	r3, r1
 80010d6:	009b      	lsls	r3, r3, #2
 80010d8:	2702      	movs	r7, #2
 80010da:	601c      	str	r4, [r3, #0]
      tickstart = HAL_GetTick();
 80010dc:	f7ff fdac 	bl	8000c38 <HAL_GetTick>
 80010e0:	4680      	mov	r8, r0
 80010e2:	fa97 f3a7 	rbit	r3, r7
 80010e6:	fa97 f3a7 	rbit	r3, r7
 80010ea:	fa97 f3a7 	rbit	r3, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80010ee:	6a72      	ldr	r2, [r6, #36]	; 0x24
 80010f0:	fa97 f3a7 	rbit	r3, r7
 80010f4:	fab3 f383 	clz	r3, r3
 80010f8:	f003 031f 	and.w	r3, r3, #31
 80010fc:	fa04 f303 	lsl.w	r3, r4, r3
 8001100:	4213      	tst	r3, r2
 8001102:	f47f aee8 	bne.w	8000ed6 <HAL_RCC_OscConfig+0x26>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001106:	f7ff fd97 	bl	8000c38 <HAL_GetTick>
 800110a:	eba0 0008 	sub.w	r0, r0, r8
 800110e:	2802      	cmp	r0, #2
 8001110:	d9e7      	bls.n	80010e2 <HAL_RCC_OscConfig+0x232>
 8001112:	e734      	b.n	8000f7e <HAL_RCC_OscConfig+0xce>
 8001114:	fa94 f3a4 	rbit	r3, r4
      __HAL_RCC_LSI_DISABLE();
 8001118:	fab3 f383 	clz	r3, r3
 800111c:	440b      	add	r3, r1
 800111e:	009b      	lsls	r3, r3, #2
 8001120:	2702      	movs	r7, #2
 8001122:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8001124:	f7ff fd88 	bl	8000c38 <HAL_GetTick>
 8001128:	4680      	mov	r8, r0
 800112a:	fa97 f3a7 	rbit	r3, r7
 800112e:	fa97 f3a7 	rbit	r3, r7
 8001132:	fa97 f3a7 	rbit	r3, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001136:	6a72      	ldr	r2, [r6, #36]	; 0x24
 8001138:	fa97 f3a7 	rbit	r3, r7
 800113c:	fab3 f383 	clz	r3, r3
 8001140:	f003 031f 	and.w	r3, r3, #31
 8001144:	fa04 f303 	lsl.w	r3, r4, r3
 8001148:	4213      	tst	r3, r2
 800114a:	f43f aec4 	beq.w	8000ed6 <HAL_RCC_OscConfig+0x26>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800114e:	f7ff fd73 	bl	8000c38 <HAL_GetTick>
 8001152:	eba0 0008 	sub.w	r0, r0, r8
 8001156:	2802      	cmp	r0, #2
 8001158:	d9e7      	bls.n	800112a <HAL_RCC_OscConfig+0x27a>
 800115a:	e710      	b.n	8000f7e <HAL_RCC_OscConfig+0xce>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800115c:	4c1d      	ldr	r4, [pc, #116]	; (80011d4 <HAL_RCC_OscConfig+0x324>)
 800115e:	69e3      	ldr	r3, [r4, #28]
 8001160:	00d9      	lsls	r1, r3, #3
 8001162:	d434      	bmi.n	80011ce <HAL_RCC_OscConfig+0x31e>
      __HAL_RCC_PWR_CLK_ENABLE();
 8001164:	69e3      	ldr	r3, [r4, #28]
 8001166:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800116a:	61e3      	str	r3, [r4, #28]
 800116c:	69e3      	ldr	r3, [r4, #28]
 800116e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001172:	9301      	str	r3, [sp, #4]
 8001174:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8001176:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001178:	4f18      	ldr	r7, [pc, #96]	; (80011dc <HAL_RCC_OscConfig+0x32c>)
 800117a:	683b      	ldr	r3, [r7, #0]
 800117c:	05da      	lsls	r2, r3, #23
 800117e:	d52f      	bpl.n	80011e0 <HAL_RCC_OscConfig+0x330>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001180:	68eb      	ldr	r3, [r5, #12]
 8001182:	2b01      	cmp	r3, #1
 8001184:	d13d      	bne.n	8001202 <HAL_RCC_OscConfig+0x352>
 8001186:	6a23      	ldr	r3, [r4, #32]
 8001188:	f043 0301 	orr.w	r3, r3, #1
 800118c:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 800118e:	f7ff fd53 	bl	8000c38 <HAL_GetTick>
 8001192:	2702      	movs	r7, #2
 8001194:	4682      	mov	sl, r0
 8001196:	46b9      	mov	r9, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001198:	f04f 0801 	mov.w	r8, #1
 800119c:	fa97 f3a7 	rbit	r3, r7
 80011a0:	fa97 f3a7 	rbit	r3, r7
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d06c      	beq.n	8001282 <HAL_RCC_OscConfig+0x3d2>
 80011a8:	6a22      	ldr	r2, [r4, #32]
 80011aa:	fa99 f3a9 	rbit	r3, r9
 80011ae:	fab3 f383 	clz	r3, r3
 80011b2:	f003 031f 	and.w	r3, r3, #31
 80011b6:	fa08 f303 	lsl.w	r3, r8, r3
 80011ba:	4213      	tst	r3, r2
 80011bc:	d058      	beq.n	8001270 <HAL_RCC_OscConfig+0x3c0>
    if(pwrclkchanged == SET)
 80011be:	2e00      	cmp	r6, #0
 80011c0:	f43f ae8d 	beq.w	8000ede <HAL_RCC_OscConfig+0x2e>
      __HAL_RCC_PWR_CLK_DISABLE();
 80011c4:	69e3      	ldr	r3, [r4, #28]
 80011c6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80011ca:	61e3      	str	r3, [r4, #28]
 80011cc:	e687      	b.n	8000ede <HAL_RCC_OscConfig+0x2e>
    FlagStatus       pwrclkchanged = RESET;
 80011ce:	2600      	movs	r6, #0
 80011d0:	e7d2      	b.n	8001178 <HAL_RCC_OscConfig+0x2c8>
 80011d2:	bf00      	nop
 80011d4:	40021000 	.word	0x40021000
 80011d8:	10908120 	.word	0x10908120
 80011dc:	40007000 	.word	0x40007000
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80011e0:	683b      	ldr	r3, [r7, #0]
 80011e2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80011e6:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 80011e8:	f7ff fd26 	bl	8000c38 <HAL_GetTick>
 80011ec:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80011ee:	683b      	ldr	r3, [r7, #0]
 80011f0:	05db      	lsls	r3, r3, #23
 80011f2:	d4c5      	bmi.n	8001180 <HAL_RCC_OscConfig+0x2d0>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80011f4:	f7ff fd20 	bl	8000c38 <HAL_GetTick>
 80011f8:	eba0 0008 	sub.w	r0, r0, r8
 80011fc:	2864      	cmp	r0, #100	; 0x64
 80011fe:	d9f6      	bls.n	80011ee <HAL_RCC_OscConfig+0x33e>
 8001200:	e6bd      	b.n	8000f7e <HAL_RCC_OscConfig+0xce>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001202:	bb3b      	cbnz	r3, 8001254 <HAL_RCC_OscConfig+0x3a4>
 8001204:	6a23      	ldr	r3, [r4, #32]
 8001206:	f023 0301 	bic.w	r3, r3, #1
 800120a:	6223      	str	r3, [r4, #32]
 800120c:	6a23      	ldr	r3, [r4, #32]
 800120e:	f023 0304 	bic.w	r3, r3, #4
 8001212:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8001214:	f7ff fd10 	bl	8000c38 <HAL_GetTick>
 8001218:	2702      	movs	r7, #2
 800121a:	4682      	mov	sl, r0
 800121c:	46b9      	mov	r9, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800121e:	f04f 0801 	mov.w	r8, #1
 8001222:	fa97 f3a7 	rbit	r3, r7
 8001226:	fa97 f3a7 	rbit	r3, r7
 800122a:	b373      	cbz	r3, 800128a <HAL_RCC_OscConfig+0x3da>
 800122c:	6a22      	ldr	r2, [r4, #32]
 800122e:	fa99 f3a9 	rbit	r3, r9
 8001232:	fab3 f383 	clz	r3, r3
 8001236:	f003 031f 	and.w	r3, r3, #31
 800123a:	fa08 f303 	lsl.w	r3, r8, r3
 800123e:	4213      	tst	r3, r2
 8001240:	d0bd      	beq.n	80011be <HAL_RCC_OscConfig+0x30e>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001242:	f7ff fcf9 	bl	8000c38 <HAL_GetTick>
 8001246:	f241 3388 	movw	r3, #5000	; 0x1388
 800124a:	eba0 000a 	sub.w	r0, r0, sl
 800124e:	4298      	cmp	r0, r3
 8001250:	d9e7      	bls.n	8001222 <HAL_RCC_OscConfig+0x372>
 8001252:	e694      	b.n	8000f7e <HAL_RCC_OscConfig+0xce>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001254:	2b05      	cmp	r3, #5
 8001256:	6a23      	ldr	r3, [r4, #32]
 8001258:	d103      	bne.n	8001262 <HAL_RCC_OscConfig+0x3b2>
 800125a:	f043 0304 	orr.w	r3, r3, #4
 800125e:	6223      	str	r3, [r4, #32]
 8001260:	e791      	b.n	8001186 <HAL_RCC_OscConfig+0x2d6>
 8001262:	f023 0301 	bic.w	r3, r3, #1
 8001266:	6223      	str	r3, [r4, #32]
 8001268:	6a23      	ldr	r3, [r4, #32]
 800126a:	f023 0304 	bic.w	r3, r3, #4
 800126e:	e78d      	b.n	800118c <HAL_RCC_OscConfig+0x2dc>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001270:	f7ff fce2 	bl	8000c38 <HAL_GetTick>
 8001274:	f241 3388 	movw	r3, #5000	; 0x1388
 8001278:	eba0 000a 	sub.w	r0, r0, sl
 800127c:	4298      	cmp	r0, r3
 800127e:	d98d      	bls.n	800119c <HAL_RCC_OscConfig+0x2ec>
 8001280:	e67d      	b.n	8000f7e <HAL_RCC_OscConfig+0xce>
 8001282:	fa97 f3a7 	rbit	r3, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001286:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001288:	e78f      	b.n	80011aa <HAL_RCC_OscConfig+0x2fa>
 800128a:	fa97 f3a7 	rbit	r3, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800128e:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001290:	e7cd      	b.n	800122e <HAL_RCC_OscConfig+0x37e>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001292:	4c41      	ldr	r4, [pc, #260]	; (8001398 <HAL_RCC_OscConfig+0x4e8>)
 8001294:	6863      	ldr	r3, [r4, #4]
 8001296:	f003 030c 	and.w	r3, r3, #12
 800129a:	2b08      	cmp	r3, #8
 800129c:	f43f ae0c 	beq.w	8000eb8 <HAL_RCC_OscConfig+0x8>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80012a0:	2a02      	cmp	r2, #2
 80012a2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80012a6:	d152      	bne.n	800134e <HAL_RCC_OscConfig+0x49e>
 80012a8:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_DISABLE();
 80012ac:	fab3 f383 	clz	r3, r3
 80012b0:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80012b4:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80012b8:	009b      	lsls	r3, r3, #2
 80012ba:	2200      	movs	r2, #0
 80012bc:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80012be:	f7ff fcbb 	bl	8000c38 <HAL_GetTick>
 80012c2:	f04f 7700 	mov.w	r7, #33554432	; 0x2000000
 80012c6:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80012c8:	2601      	movs	r6, #1
 80012ca:	fa97 f3a7 	rbit	r3, r7
 80012ce:	6822      	ldr	r2, [r4, #0]
 80012d0:	fa97 f3a7 	rbit	r3, r7
 80012d4:	fab3 f383 	clz	r3, r3
 80012d8:	f003 031f 	and.w	r3, r3, #31
 80012dc:	fa06 f303 	lsl.w	r3, r6, r3
 80012e0:	4213      	tst	r3, r2
 80012e2:	d12d      	bne.n	8001340 <HAL_RCC_OscConfig+0x490>
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80012e4:	6862      	ldr	r2, [r4, #4]
 80012e6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80012e8:	6a29      	ldr	r1, [r5, #32]
 80012ea:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 80012ee:	430b      	orrs	r3, r1
 80012f0:	4313      	orrs	r3, r2
 80012f2:	6063      	str	r3, [r4, #4]
 80012f4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80012f8:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_ENABLE();
 80012fc:	fab3 f383 	clz	r3, r3
 8001300:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001304:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001308:	009b      	lsls	r3, r3, #2
 800130a:	f04f 7500 	mov.w	r5, #33554432	; 0x2000000
 800130e:	601e      	str	r6, [r3, #0]
        tickstart = HAL_GetTick();
 8001310:	f7ff fc92 	bl	8000c38 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001314:	2601      	movs	r6, #1
        tickstart = HAL_GetTick();
 8001316:	4607      	mov	r7, r0
 8001318:	fa95 f3a5 	rbit	r3, r5
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800131c:	6822      	ldr	r2, [r4, #0]
 800131e:	fa95 f3a5 	rbit	r3, r5
 8001322:	fab3 f383 	clz	r3, r3
 8001326:	f003 031f 	and.w	r3, r3, #31
 800132a:	fa06 f303 	lsl.w	r3, r6, r3
 800132e:	4213      	tst	r3, r2
 8001330:	f47f add9 	bne.w	8000ee6 <HAL_RCC_OscConfig+0x36>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001334:	f7ff fc80 	bl	8000c38 <HAL_GetTick>
 8001338:	1bc0      	subs	r0, r0, r7
 800133a:	2802      	cmp	r0, #2
 800133c:	d9ec      	bls.n	8001318 <HAL_RCC_OscConfig+0x468>
 800133e:	e61e      	b.n	8000f7e <HAL_RCC_OscConfig+0xce>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001340:	f7ff fc7a 	bl	8000c38 <HAL_GetTick>
 8001344:	eba0 0008 	sub.w	r0, r0, r8
 8001348:	2802      	cmp	r0, #2
 800134a:	d9be      	bls.n	80012ca <HAL_RCC_OscConfig+0x41a>
 800134c:	e617      	b.n	8000f7e <HAL_RCC_OscConfig+0xce>
 800134e:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_DISABLE();
 8001352:	fab3 f383 	clz	r3, r3
 8001356:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800135a:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800135e:	009b      	lsls	r3, r3, #2
 8001360:	2200      	movs	r2, #0
 8001362:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001364:	f7ff fc68 	bl	8000c38 <HAL_GetTick>
 8001368:	f04f 7500 	mov.w	r5, #33554432	; 0x2000000
 800136c:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800136e:	2601      	movs	r6, #1
 8001370:	fa95 f3a5 	rbit	r3, r5
 8001374:	6822      	ldr	r2, [r4, #0]
 8001376:	fa95 f3a5 	rbit	r3, r5
 800137a:	fab3 f383 	clz	r3, r3
 800137e:	f003 031f 	and.w	r3, r3, #31
 8001382:	fa06 f303 	lsl.w	r3, r6, r3
 8001386:	4213      	tst	r3, r2
 8001388:	f43f adad 	beq.w	8000ee6 <HAL_RCC_OscConfig+0x36>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800138c:	f7ff fc54 	bl	8000c38 <HAL_GetTick>
 8001390:	1bc0      	subs	r0, r0, r7
 8001392:	2802      	cmp	r0, #2
 8001394:	d9ec      	bls.n	8001370 <HAL_RCC_OscConfig+0x4c0>
 8001396:	e5f2      	b.n	8000f7e <HAL_RCC_OscConfig+0xce>
 8001398:	40021000 	.word	0x40021000

0800139c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800139c:	b510      	push	{r4, lr}
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
 800139e:	4c13      	ldr	r4, [pc, #76]	; (80013ec <HAL_RCC_GetSysClockFreq+0x50>)
 80013a0:	6861      	ldr	r1, [r4, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80013a2:	f001 030c 	and.w	r3, r1, #12
 80013a6:	2b08      	cmp	r3, #8
 80013a8:	d11e      	bne.n	80013e8 <HAL_RCC_GetSysClockFreq+0x4c>
 80013aa:	f44f 1370 	mov.w	r3, #3932160	; 0x3c0000
 80013ae:	fa93 f3a3 	rbit	r3, r3
      sysclockfreq = HSE_VALUE;
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80013b2:	f401 1270 	and.w	r2, r1, #3932160	; 0x3c0000
 80013b6:	fab3 f383 	clz	r3, r3
 80013ba:	fa22 f303 	lsr.w	r3, r2, r3
 80013be:	4a0c      	ldr	r2, [pc, #48]	; (80013f0 <HAL_RCC_GetSysClockFreq+0x54>)
 80013c0:	5cd0      	ldrb	r0, [r2, r3]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 80013c2:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80013c4:	220f      	movs	r2, #15
 80013c6:	fa92 f2a2 	rbit	r2, r2
 80013ca:	fab2 f282 	clz	r2, r2
 80013ce:	f003 030f 	and.w	r3, r3, #15
 80013d2:	40d3      	lsrs	r3, r2
 80013d4:	4a07      	ldr	r2, [pc, #28]	; (80013f4 <HAL_RCC_GetSysClockFreq+0x58>)
 80013d6:	5cd2      	ldrb	r2, [r2, r3]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 80013d8:	03cb      	lsls	r3, r1, #15
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (HSE_VALUE / prediv) * pllmul;
 80013da:	bf4a      	itet	mi
 80013dc:	4b06      	ldrmi	r3, [pc, #24]	; (80013f8 <HAL_RCC_GetSysClockFreq+0x5c>)
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (HSI_VALUE >> 1U) * pllmul;
 80013de:	4b07      	ldrpl	r3, [pc, #28]	; (80013fc <HAL_RCC_GetSysClockFreq+0x60>)
        pllclk = (HSE_VALUE / prediv) * pllmul;
 80013e0:	fbb3 f3f2 	udivmi	r3, r3, r2
        pllclk = (HSI_VALUE >> 1U) * pllmul;
 80013e4:	4358      	muls	r0, r3
 80013e6:	bd10      	pop	{r4, pc}
      sysclockfreq = HSE_VALUE;
 80013e8:	4803      	ldr	r0, [pc, #12]	; (80013f8 <HAL_RCC_GetSysClockFreq+0x5c>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 80013ea:	bd10      	pop	{r4, pc}
 80013ec:	40021000 	.word	0x40021000
 80013f0:	08003358 	.word	0x08003358
 80013f4:	08003368 	.word	0x08003368
 80013f8:	007a1200 	.word	0x007a1200
 80013fc:	003d0900 	.word	0x003d0900

08001400 <HAL_RCC_ClockConfig>:
{
 8001400:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001404:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 8001406:	4604      	mov	r4, r0
 8001408:	b910      	cbnz	r0, 8001410 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 800140a:	2001      	movs	r0, #1
 800140c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001410:	4a4c      	ldr	r2, [pc, #304]	; (8001544 <HAL_RCC_ClockConfig+0x144>)
 8001412:	6813      	ldr	r3, [r2, #0]
 8001414:	f003 0307 	and.w	r3, r3, #7
 8001418:	428b      	cmp	r3, r1
 800141a:	d32e      	bcc.n	800147a <HAL_RCC_ClockConfig+0x7a>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800141c:	6822      	ldr	r2, [r4, #0]
 800141e:	0791      	lsls	r1, r2, #30
 8001420:	d436      	bmi.n	8001490 <HAL_RCC_ClockConfig+0x90>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001422:	07d2      	lsls	r2, r2, #31
 8001424:	d43c      	bmi.n	80014a0 <HAL_RCC_ClockConfig+0xa0>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001426:	4a47      	ldr	r2, [pc, #284]	; (8001544 <HAL_RCC_ClockConfig+0x144>)
 8001428:	6813      	ldr	r3, [r2, #0]
 800142a:	f003 0307 	and.w	r3, r3, #7
 800142e:	429d      	cmp	r5, r3
 8001430:	d375      	bcc.n	800151e <HAL_RCC_ClockConfig+0x11e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001432:	6822      	ldr	r2, [r4, #0]
 8001434:	4d44      	ldr	r5, [pc, #272]	; (8001548 <HAL_RCC_ClockConfig+0x148>)
 8001436:	f012 0f04 	tst.w	r2, #4
 800143a:	d17c      	bne.n	8001536 <HAL_RCC_ClockConfig+0x136>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800143c:	0713      	lsls	r3, r2, #28
 800143e:	d506      	bpl.n	800144e <HAL_RCC_ClockConfig+0x4e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001440:	686b      	ldr	r3, [r5, #4]
 8001442:	6922      	ldr	r2, [r4, #16]
 8001444:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8001448:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800144c:	606b      	str	r3, [r5, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800144e:	f7ff ffa5 	bl	800139c <HAL_RCC_GetSysClockFreq>
 8001452:	686b      	ldr	r3, [r5, #4]
 8001454:	22f0      	movs	r2, #240	; 0xf0
 8001456:	fa92 f2a2 	rbit	r2, r2
 800145a:	fab2 f282 	clz	r2, r2
 800145e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001462:	40d3      	lsrs	r3, r2
 8001464:	4a39      	ldr	r2, [pc, #228]	; (800154c <HAL_RCC_ClockConfig+0x14c>)
 8001466:	5cd3      	ldrb	r3, [r2, r3]
 8001468:	40d8      	lsrs	r0, r3
 800146a:	4b39      	ldr	r3, [pc, #228]	; (8001550 <HAL_RCC_ClockConfig+0x150>)
 800146c:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 800146e:	2000      	movs	r0, #0
 8001470:	f7ff fba0 	bl	8000bb4 <HAL_InitTick>
  return HAL_OK;
 8001474:	2000      	movs	r0, #0
 8001476:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 800147a:	6813      	ldr	r3, [r2, #0]
 800147c:	f023 0307 	bic.w	r3, r3, #7
 8001480:	430b      	orrs	r3, r1
 8001482:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001484:	6813      	ldr	r3, [r2, #0]
 8001486:	f003 0307 	and.w	r3, r3, #7
 800148a:	4299      	cmp	r1, r3
 800148c:	d1bd      	bne.n	800140a <HAL_RCC_ClockConfig+0xa>
 800148e:	e7c5      	b.n	800141c <HAL_RCC_ClockConfig+0x1c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001490:	492d      	ldr	r1, [pc, #180]	; (8001548 <HAL_RCC_ClockConfig+0x148>)
 8001492:	68a0      	ldr	r0, [r4, #8]
 8001494:	684b      	ldr	r3, [r1, #4]
 8001496:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800149a:	4303      	orrs	r3, r0
 800149c:	604b      	str	r3, [r1, #4]
 800149e:	e7c0      	b.n	8001422 <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80014a0:	6862      	ldr	r2, [r4, #4]
 80014a2:	4e29      	ldr	r6, [pc, #164]	; (8001548 <HAL_RCC_ClockConfig+0x148>)
 80014a4:	2a01      	cmp	r2, #1
 80014a6:	d127      	bne.n	80014f8 <HAL_RCC_ClockConfig+0xf8>
 80014a8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80014ac:	fa93 f1a3 	rbit	r1, r3
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80014b0:	6831      	ldr	r1, [r6, #0]
 80014b2:	fa93 f3a3 	rbit	r3, r3
 80014b6:	fab3 f383 	clz	r3, r3
 80014ba:	f003 031f 	and.w	r3, r3, #31
 80014be:	fa02 f303 	lsl.w	r3, r2, r3
 80014c2:	420b      	tst	r3, r1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80014c4:	d0a1      	beq.n	800140a <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80014c6:	6873      	ldr	r3, [r6, #4]
 80014c8:	f023 0303 	bic.w	r3, r3, #3
 80014cc:	431a      	orrs	r2, r3
 80014ce:	6072      	str	r2, [r6, #4]
    tickstart = HAL_GetTick();
 80014d0:	f7ff fbb2 	bl	8000c38 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80014d4:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 80014d8:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80014da:	6873      	ldr	r3, [r6, #4]
 80014dc:	6862      	ldr	r2, [r4, #4]
 80014de:	f003 030c 	and.w	r3, r3, #12
 80014e2:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 80014e6:	d09e      	beq.n	8001426 <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80014e8:	f7ff fba6 	bl	8000c38 <HAL_GetTick>
 80014ec:	1bc0      	subs	r0, r0, r7
 80014ee:	4540      	cmp	r0, r8
 80014f0:	d9f3      	bls.n	80014da <HAL_RCC_ClockConfig+0xda>
        return HAL_TIMEOUT;
 80014f2:	2003      	movs	r0, #3
}
 80014f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80014f8:	2a02      	cmp	r2, #2
 80014fa:	bf0c      	ite	eq
 80014fc:	f04f 7300 	moveq.w	r3, #33554432	; 0x2000000
 8001500:	2302      	movne	r3, #2
 8001502:	fa93 f1a3 	rbit	r1, r3
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001506:	6830      	ldr	r0, [r6, #0]
 8001508:	fa93 f3a3 	rbit	r3, r3
 800150c:	fab3 f383 	clz	r3, r3
 8001510:	f003 031f 	and.w	r3, r3, #31
 8001514:	2101      	movs	r1, #1
 8001516:	fa01 f303 	lsl.w	r3, r1, r3
 800151a:	4203      	tst	r3, r0
 800151c:	e7d2      	b.n	80014c4 <HAL_RCC_ClockConfig+0xc4>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800151e:	6813      	ldr	r3, [r2, #0]
 8001520:	f023 0307 	bic.w	r3, r3, #7
 8001524:	432b      	orrs	r3, r5
 8001526:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001528:	6813      	ldr	r3, [r2, #0]
 800152a:	f003 0307 	and.w	r3, r3, #7
 800152e:	429d      	cmp	r5, r3
 8001530:	f47f af6b 	bne.w	800140a <HAL_RCC_ClockConfig+0xa>
 8001534:	e77d      	b.n	8001432 <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001536:	686b      	ldr	r3, [r5, #4]
 8001538:	68e1      	ldr	r1, [r4, #12]
 800153a:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800153e:	430b      	orrs	r3, r1
 8001540:	606b      	str	r3, [r5, #4]
 8001542:	e77b      	b.n	800143c <HAL_RCC_ClockConfig+0x3c>
 8001544:	40022000 	.word	0x40022000
 8001548:	40021000 	.word	0x40021000
 800154c:	08003382 	.word	0x08003382
 8001550:	20000008 	.word	0x20000008

08001554 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8001554:	4b08      	ldr	r3, [pc, #32]	; (8001578 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001556:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800155a:	685b      	ldr	r3, [r3, #4]
 800155c:	fa92 f2a2 	rbit	r2, r2
 8001560:	fab2 f282 	clz	r2, r2
 8001564:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8001568:	40d3      	lsrs	r3, r2
 800156a:	4a04      	ldr	r2, [pc, #16]	; (800157c <HAL_RCC_GetPCLK1Freq+0x28>)
 800156c:	5cd3      	ldrb	r3, [r2, r3]
 800156e:	4a04      	ldr	r2, [pc, #16]	; (8001580 <HAL_RCC_GetPCLK1Freq+0x2c>)
 8001570:	6810      	ldr	r0, [r2, #0]
}    
 8001572:	40d8      	lsrs	r0, r3
 8001574:	4770      	bx	lr
 8001576:	bf00      	nop
 8001578:	40021000 	.word	0x40021000
 800157c:	08003392 	.word	0x08003392
 8001580:	20000008 	.word	0x20000008

08001584 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8001584:	4b08      	ldr	r3, [pc, #32]	; (80015a8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001586:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 800158a:	685b      	ldr	r3, [r3, #4]
 800158c:	fa92 f2a2 	rbit	r2, r2
 8001590:	fab2 f282 	clz	r2, r2
 8001594:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8001598:	40d3      	lsrs	r3, r2
 800159a:	4a04      	ldr	r2, [pc, #16]	; (80015ac <HAL_RCC_GetPCLK2Freq+0x28>)
 800159c:	5cd3      	ldrb	r3, [r2, r3]
 800159e:	4a04      	ldr	r2, [pc, #16]	; (80015b0 <HAL_RCC_GetPCLK2Freq+0x2c>)
 80015a0:	6810      	ldr	r0, [r2, #0]
} 
 80015a2:	40d8      	lsrs	r0, r3
 80015a4:	4770      	bx	lr
 80015a6:	bf00      	nop
 80015a8:	40021000 	.word	0x40021000
 80015ac:	08003392 	.word	0x08003392
 80015b0:	20000008 	.word	0x20000008

080015b4 <HAL_TIM_Base_Start_IT>:
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  
   /* Enable the TIM Update interrupt */
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80015b4:	6803      	ldr	r3, [r0, #0]
 80015b6:	68da      	ldr	r2, [r3, #12]
 80015b8:	f042 0201 	orr.w	r2, r2, #1
 80015bc:	60da      	str	r2, [r3, #12]
      
   /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80015be:	681a      	ldr	r2, [r3, #0]
 80015c0:	f042 0201 	orr.w	r2, r2, #1
 80015c4:	601a      	str	r2, [r3, #0]
      
  /* Return function status */
  return HAL_OK;
}
 80015c6:	2000      	movs	r0, #0
 80015c8:	4770      	bx	lr

080015ca <HAL_TIM_Base_Stop_IT>:
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80015ca:	6803      	ldr	r3, [r0, #0]
 80015cc:	68da      	ldr	r2, [r3, #12]
 80015ce:	f022 0201 	bic.w	r2, r2, #1
 80015d2:	60da      	str	r2, [r3, #12]
      
  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80015d4:	6a19      	ldr	r1, [r3, #32]
 80015d6:	f241 1211 	movw	r2, #4369	; 0x1111
 80015da:	4211      	tst	r1, r2
 80015dc:	d108      	bne.n	80015f0 <HAL_TIM_Base_Stop_IT+0x26>
 80015de:	6a19      	ldr	r1, [r3, #32]
 80015e0:	f240 4244 	movw	r2, #1092	; 0x444
 80015e4:	4211      	tst	r1, r2
 80015e6:	bf02      	ittt	eq
 80015e8:	681a      	ldreq	r2, [r3, #0]
 80015ea:	f022 0201 	biceq.w	r2, r2, #1
 80015ee:	601a      	streq	r2, [r3, #0]
    
  /* Return function status */
  return HAL_OK;
}
 80015f0:	2000      	movs	r0, #0
 80015f2:	4770      	bx	lr

080015f4 <HAL_TIM_PWM_MspInit>:
 80015f4:	4770      	bx	lr

080015f6 <HAL_TIM_PeriodElapsedCallback>:
 80015f6:	4770      	bx	lr

080015f8 <HAL_TIM_OC_DelayElapsedCallback>:
 80015f8:	4770      	bx	lr

080015fa <HAL_TIM_IC_CaptureCallback>:
 80015fa:	4770      	bx	lr

080015fc <HAL_TIM_PWM_PulseFinishedCallback>:
 80015fc:	4770      	bx	lr

080015fe <HAL_TIM_TriggerCallback>:
 80015fe:	4770      	bx	lr

08001600 <HAL_TIM_IRQHandler>:
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001600:	6803      	ldr	r3, [r0, #0]
 8001602:	691a      	ldr	r2, [r3, #16]
 8001604:	0791      	lsls	r1, r2, #30
{
 8001606:	b510      	push	{r4, lr}
 8001608:	4604      	mov	r4, r0
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800160a:	d50f      	bpl.n	800162c <HAL_TIM_IRQHandler+0x2c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 800160c:	68da      	ldr	r2, [r3, #12]
 800160e:	0792      	lsls	r2, r2, #30
 8001610:	d50c      	bpl.n	800162c <HAL_TIM_IRQHandler+0x2c>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8001612:	f06f 0202 	mvn.w	r2, #2
 8001616:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
        
        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001618:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800161a:	2201      	movs	r2, #1
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800161c:	0799      	lsls	r1, r3, #30
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800161e:	7702      	strb	r2, [r0, #28]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001620:	f000 8085 	beq.w	800172e <HAL_TIM_IRQHandler+0x12e>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 8001624:	f7ff ffe9 	bl	80015fa <HAL_TIM_IC_CaptureCallback>
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001628:	2300      	movs	r3, #0
 800162a:	7723      	strb	r3, [r4, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800162c:	6823      	ldr	r3, [r4, #0]
 800162e:	691a      	ldr	r2, [r3, #16]
 8001630:	0752      	lsls	r2, r2, #29
 8001632:	d510      	bpl.n	8001656 <HAL_TIM_IRQHandler+0x56>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8001634:	68da      	ldr	r2, [r3, #12]
 8001636:	0750      	lsls	r0, r2, #29
 8001638:	d50d      	bpl.n	8001656 <HAL_TIM_IRQHandler+0x56>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800163a:	f06f 0204 	mvn.w	r2, #4
 800163e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001640:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001642:	2202      	movs	r2, #2
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001644:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001648:	7722      	strb	r2, [r4, #28]
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 800164a:	4620      	mov	r0, r4
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800164c:	d075      	beq.n	800173a <HAL_TIM_IRQHandler+0x13a>
        HAL_TIM_IC_CaptureCallback(htim);
 800164e:	f7ff ffd4 	bl	80015fa <HAL_TIM_IC_CaptureCallback>
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001652:	2300      	movs	r3, #0
 8001654:	7723      	strb	r3, [r4, #28]
    } 
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001656:	6823      	ldr	r3, [r4, #0]
 8001658:	691a      	ldr	r2, [r3, #16]
 800165a:	0711      	lsls	r1, r2, #28
 800165c:	d50f      	bpl.n	800167e <HAL_TIM_IRQHandler+0x7e>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 800165e:	68da      	ldr	r2, [r3, #12]
 8001660:	0712      	lsls	r2, r2, #28
 8001662:	d50c      	bpl.n	800167e <HAL_TIM_IRQHandler+0x7e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8001664:	f06f 0208 	mvn.w	r2, #8
 8001668:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800166a:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800166c:	2204      	movs	r2, #4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800166e:	079b      	lsls	r3, r3, #30
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001670:	7722      	strb	r2, [r4, #28]
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8001672:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001674:	d067      	beq.n	8001746 <HAL_TIM_IRQHandler+0x146>
        HAL_TIM_IC_CaptureCallback(htim);
 8001676:	f7ff ffc0 	bl	80015fa <HAL_TIM_IC_CaptureCallback>
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800167a:	2300      	movs	r3, #0
 800167c:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800167e:	6823      	ldr	r3, [r4, #0]
 8001680:	691a      	ldr	r2, [r3, #16]
 8001682:	06d0      	lsls	r0, r2, #27
 8001684:	d510      	bpl.n	80016a8 <HAL_TIM_IRQHandler+0xa8>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8001686:	68da      	ldr	r2, [r3, #12]
 8001688:	06d1      	lsls	r1, r2, #27
 800168a:	d50d      	bpl.n	80016a8 <HAL_TIM_IRQHandler+0xa8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800168c:	f06f 0210 	mvn.w	r2, #16
 8001690:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001692:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001694:	2208      	movs	r2, #8
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001696:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800169a:	7722      	strb	r2, [r4, #28]
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 800169c:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800169e:	d058      	beq.n	8001752 <HAL_TIM_IRQHandler+0x152>
        HAL_TIM_IC_CaptureCallback(htim);
 80016a0:	f7ff ffab 	bl	80015fa <HAL_TIM_IC_CaptureCallback>
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80016a4:	2300      	movs	r3, #0
 80016a6:	7723      	strb	r3, [r4, #28]
    } 
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80016a8:	6823      	ldr	r3, [r4, #0]
 80016aa:	691a      	ldr	r2, [r3, #16]
 80016ac:	07d2      	lsls	r2, r2, #31
 80016ae:	d508      	bpl.n	80016c2 <HAL_TIM_IRQHandler+0xc2>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 80016b0:	68da      	ldr	r2, [r3, #12]
 80016b2:	07d0      	lsls	r0, r2, #31
 80016b4:	d505      	bpl.n	80016c2 <HAL_TIM_IRQHandler+0xc2>
    { 
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80016b6:	f06f 0201 	mvn.w	r2, #1
 80016ba:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 80016bc:	4620      	mov	r0, r4
 80016be:	f7ff ff9a 	bl	80015f6 <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80016c2:	6823      	ldr	r3, [r4, #0]
 80016c4:	691a      	ldr	r2, [r3, #16]
 80016c6:	0611      	lsls	r1, r2, #24
 80016c8:	d508      	bpl.n	80016dc <HAL_TIM_IRQHandler+0xdc>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 80016ca:	68da      	ldr	r2, [r3, #12]
 80016cc:	0612      	lsls	r2, r2, #24
 80016ce:	d505      	bpl.n	80016dc <HAL_TIM_IRQHandler+0xdc>
    { 
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80016d0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80016d4:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 80016d6:	4620      	mov	r0, r4
 80016d8:	f000 fba5 	bl	8001e26 <HAL_TIMEx_BreakCallback>
    }
  }

#if defined(TIM_FLAG_BREAK2)
  /* TIM Break input 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80016dc:	6823      	ldr	r3, [r4, #0]
 80016de:	691a      	ldr	r2, [r3, #16]
 80016e0:	05d0      	lsls	r0, r2, #23
 80016e2:	d508      	bpl.n	80016f6 <HAL_TIM_IRQHandler+0xf6>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 80016e4:	68da      	ldr	r2, [r3, #12]
 80016e6:	0611      	lsls	r1, r2, #24
 80016e8:	d505      	bpl.n	80016f6 <HAL_TIM_IRQHandler+0xf6>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80016ea:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80016ee:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 80016f0:	4620      	mov	r0, r4
 80016f2:	f000 fb99 	bl	8001e28 <HAL_TIMEx_Break2Callback>
    }
  }
#endif

  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80016f6:	6823      	ldr	r3, [r4, #0]
 80016f8:	691a      	ldr	r2, [r3, #16]
 80016fa:	0652      	lsls	r2, r2, #25
 80016fc:	d508      	bpl.n	8001710 <HAL_TIM_IRQHandler+0x110>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 80016fe:	68da      	ldr	r2, [r3, #12]
 8001700:	0650      	lsls	r0, r2, #25
 8001702:	d505      	bpl.n	8001710 <HAL_TIM_IRQHandler+0x110>
    { 
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8001704:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001708:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 800170a:	4620      	mov	r0, r4
 800170c:	f7ff ff77 	bl	80015fe <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001710:	6823      	ldr	r3, [r4, #0]
 8001712:	691a      	ldr	r2, [r3, #16]
 8001714:	0691      	lsls	r1, r2, #26
 8001716:	d522      	bpl.n	800175e <HAL_TIM_IRQHandler+0x15e>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 8001718:	68da      	ldr	r2, [r3, #12]
 800171a:	0692      	lsls	r2, r2, #26
 800171c:	d51f      	bpl.n	800175e <HAL_TIM_IRQHandler+0x15e>
    { 
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800171e:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutationCallback(htim);
 8001722:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8001724:	611a      	str	r2, [r3, #16]
    }
  }
}
 8001726:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutationCallback(htim);
 800172a:	f000 bb7b 	b.w	8001e24 <HAL_TIMEx_CommutationCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800172e:	f7ff ff63 	bl	80015f8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001732:	4620      	mov	r0, r4
 8001734:	f7ff ff62 	bl	80015fc <HAL_TIM_PWM_PulseFinishedCallback>
 8001738:	e776      	b.n	8001628 <HAL_TIM_IRQHandler+0x28>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800173a:	f7ff ff5d 	bl	80015f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800173e:	4620      	mov	r0, r4
 8001740:	f7ff ff5c 	bl	80015fc <HAL_TIM_PWM_PulseFinishedCallback>
 8001744:	e785      	b.n	8001652 <HAL_TIM_IRQHandler+0x52>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001746:	f7ff ff57 	bl	80015f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
 800174a:	4620      	mov	r0, r4
 800174c:	f7ff ff56 	bl	80015fc <HAL_TIM_PWM_PulseFinishedCallback>
 8001750:	e793      	b.n	800167a <HAL_TIM_IRQHandler+0x7a>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001752:	f7ff ff51 	bl	80015f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001756:	4620      	mov	r0, r4
 8001758:	f7ff ff50 	bl	80015fc <HAL_TIM_PWM_PulseFinishedCallback>
 800175c:	e7a2      	b.n	80016a4 <HAL_TIM_IRQHandler+0xa4>
 800175e:	bd10      	pop	{r4, pc}

08001760 <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1 = 0U;
  tmpcr1 = TIMx->CR1;
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001760:	4a21      	ldr	r2, [pc, #132]	; (80017e8 <TIM_Base_SetConfig+0x88>)
  tmpcr1 = TIMx->CR1;
 8001762:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001764:	4290      	cmp	r0, r2
{
 8001766:	b510      	push	{r4, lr}
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001768:	d005      	beq.n	8001776 <TIM_Base_SetConfig+0x16>
 800176a:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800176e:	d002      	beq.n	8001776 <TIM_Base_SetConfig+0x16>
 8001770:	4c1e      	ldr	r4, [pc, #120]	; (80017ec <TIM_Base_SetConfig+0x8c>)
 8001772:	42a0      	cmp	r0, r4
 8001774:	d10c      	bne.n	8001790 <TIM_Base_SetConfig+0x30>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
 8001776:	684c      	ldr	r4, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001778:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  }
 
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800177c:	4290      	cmp	r0, r2
    tmpcr1 |= Structure->CounterMode;
 800177e:	ea43 0304 	orr.w	r3, r3, r4
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001782:	d010      	beq.n	80017a6 <TIM_Base_SetConfig+0x46>
 8001784:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001788:	d00d      	beq.n	80017a6 <TIM_Base_SetConfig+0x46>
 800178a:	4a18      	ldr	r2, [pc, #96]	; (80017ec <TIM_Base_SetConfig+0x8c>)
 800178c:	4290      	cmp	r0, r2
 800178e:	d00a      	beq.n	80017a6 <TIM_Base_SetConfig+0x46>
 8001790:	4a17      	ldr	r2, [pc, #92]	; (80017f0 <TIM_Base_SetConfig+0x90>)
 8001792:	4290      	cmp	r0, r2
 8001794:	d007      	beq.n	80017a6 <TIM_Base_SetConfig+0x46>
 8001796:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800179a:	4290      	cmp	r0, r2
 800179c:	d003      	beq.n	80017a6 <TIM_Base_SetConfig+0x46>
 800179e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80017a2:	4290      	cmp	r0, r2
 80017a4:	d103      	bne.n	80017ae <TIM_Base_SetConfig+0x4e>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80017a6:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 80017a8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80017ac:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80017ae:	694a      	ldr	r2, [r1, #20]
 80017b0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80017b4:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 80017b6:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80017b8:	688b      	ldr	r3, [r1, #8]
 80017ba:	62c3      	str	r3, [r0, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 80017bc:	680b      	ldr	r3, [r1, #0]
 80017be:	6283      	str	r3, [r0, #40]	; 0x28
    
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 80017c0:	4b09      	ldr	r3, [pc, #36]	; (80017e8 <TIM_Base_SetConfig+0x88>)
 80017c2:	4298      	cmp	r0, r3
 80017c4:	d00b      	beq.n	80017de <TIM_Base_SetConfig+0x7e>
 80017c6:	f503 53a0 	add.w	r3, r3, #5120	; 0x1400
 80017ca:	4298      	cmp	r0, r3
 80017cc:	d007      	beq.n	80017de <TIM_Base_SetConfig+0x7e>
 80017ce:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80017d2:	4298      	cmp	r0, r3
 80017d4:	d003      	beq.n	80017de <TIM_Base_SetConfig+0x7e>
 80017d6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80017da:	4298      	cmp	r0, r3
 80017dc:	d101      	bne.n	80017e2 <TIM_Base_SetConfig+0x82>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80017de:	690b      	ldr	r3, [r1, #16]
 80017e0:	6303      	str	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_EGR_UG;
 80017e2:	2301      	movs	r3, #1
 80017e4:	6143      	str	r3, [r0, #20]
 80017e6:	bd10      	pop	{r4, pc}
 80017e8:	40012c00 	.word	0x40012c00
 80017ec:	40000400 	.word	0x40000400
 80017f0:	40014000 	.word	0x40014000

080017f4 <HAL_TIM_Base_Init>:
{ 
 80017f4:	b510      	push	{r4, lr}
  if(htim == NULL)
 80017f6:	4604      	mov	r4, r0
 80017f8:	b1a0      	cbz	r0, 8001824 <HAL_TIM_Base_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 80017fa:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80017fe:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001802:	b91b      	cbnz	r3, 800180c <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8001804:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8001808:	f000 fffe 	bl	8002808 <HAL_TIM_Base_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 800180c:	2302      	movs	r3, #2
 800180e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8001812:	6820      	ldr	r0, [r4, #0]
 8001814:	1d21      	adds	r1, r4, #4
 8001816:	f7ff ffa3 	bl	8001760 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 800181a:	2301      	movs	r3, #1
 800181c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8001820:	2000      	movs	r0, #0
 8001822:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001824:	2001      	movs	r0, #1
}
 8001826:	bd10      	pop	{r4, pc}

08001828 <HAL_TIM_PWM_Init>:
{
 8001828:	b510      	push	{r4, lr}
  if(htim == NULL)
 800182a:	4604      	mov	r4, r0
 800182c:	b1a0      	cbz	r0, 8001858 <HAL_TIM_PWM_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 800182e:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8001832:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001836:	b91b      	cbnz	r3, 8001840 <HAL_TIM_PWM_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8001838:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 800183c:	f7ff feda 	bl	80015f4 <HAL_TIM_PWM_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 8001840:	2302      	movs	r3, #2
 8001842:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8001846:	6820      	ldr	r0, [r4, #0]
 8001848:	1d21      	adds	r1, r4, #4
 800184a:	f7ff ff89 	bl	8001760 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 800184e:	2301      	movs	r3, #1
 8001850:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8001854:	2000      	movs	r0, #0
 8001856:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001858:	2001      	movs	r0, #1
}
 800185a:	bd10      	pop	{r4, pc}

0800185c <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U; 

   /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800185c:	6a03      	ldr	r3, [r0, #32]
 800185e:	f023 0301 	bic.w	r3, r3, #1
 8001862:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001864:	6a03      	ldr	r3, [r0, #32]
{
 8001866:	b570      	push	{r4, r5, r6, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2; 
 8001868:	6844      	ldr	r4, [r0, #4]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800186a:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800186c:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800186e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001872:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8001876:	432a      	orrs	r2, r5
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8001878:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 800187a:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 800187e:	432b      	orrs	r3, r5

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8001880:	4d17      	ldr	r5, [pc, #92]	; (80018e0 <TIM_OC1_SetConfig+0x84>)
 8001882:	42a8      	cmp	r0, r5
 8001884:	d00b      	beq.n	800189e <TIM_OC1_SetConfig+0x42>
 8001886:	f505 55a0 	add.w	r5, r5, #5120	; 0x1400
 800188a:	42a8      	cmp	r0, r5
 800188c:	d007      	beq.n	800189e <TIM_OC1_SetConfig+0x42>
 800188e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001892:	42a8      	cmp	r0, r5
 8001894:	d003      	beq.n	800189e <TIM_OC1_SetConfig+0x42>
 8001896:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800189a:	42a8      	cmp	r0, r5
 800189c:	d11a      	bne.n	80018d4 <TIM_OC1_SetConfig+0x78>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800189e:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 80018a0:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 80018a4:	432b      	orrs	r3, r5
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
  }
  
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 80018a6:	4d0e      	ldr	r5, [pc, #56]	; (80018e0 <TIM_OC1_SetConfig+0x84>)
 80018a8:	42a8      	cmp	r0, r5
    tmpccer &= ~TIM_CCER_CC1NE;
 80018aa:	f023 0304 	bic.w	r3, r3, #4
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 80018ae:	d00b      	beq.n	80018c8 <TIM_OC1_SetConfig+0x6c>
 80018b0:	f505 55a0 	add.w	r5, r5, #5120	; 0x1400
 80018b4:	42a8      	cmp	r0, r5
 80018b6:	d007      	beq.n	80018c8 <TIM_OC1_SetConfig+0x6c>
 80018b8:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80018bc:	42a8      	cmp	r0, r5
 80018be:	d003      	beq.n	80018c8 <TIM_OC1_SetConfig+0x6c>
 80018c0:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80018c4:	42a8      	cmp	r0, r5
 80018c6:	d105      	bne.n	80018d4 <TIM_OC1_SetConfig+0x78>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80018c8:	f424 7540 	bic.w	r5, r4, #768	; 0x300
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80018cc:	698e      	ldr	r6, [r1, #24]
 80018ce:	694c      	ldr	r4, [r1, #20]
 80018d0:	4334      	orrs	r4, r6
 80018d2:	432c      	orrs	r4, r5
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80018d4:	6044      	str	r4, [r0, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80018d6:	6182      	str	r2, [r0, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80018d8:	684a      	ldr	r2, [r1, #4]
 80018da:	6342      	str	r2, [r0, #52]	; 0x34
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 80018dc:	6203      	str	r3, [r0, #32]
 80018de:	bd70      	pop	{r4, r5, r6, pc}
 80018e0:	40012c00 	.word	0x40012c00

080018e4 <TIM_OC2_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U; 

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80018e4:	6a03      	ldr	r3, [r0, #32]
 80018e6:	f023 0310 	bic.w	r3, r3, #16
 80018ea:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80018ec:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2; 
 80018ee:	6842      	ldr	r2, [r0, #4]
{
 80018f0:	b570      	push	{r4, r5, r6, lr}
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80018f2:	6984      	ldr	r4, [r0, #24]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
  tmpccmrx &= ~TIM_CCMR1_CC2S;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80018f4:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80018f6:	f024 7480 	bic.w	r4, r4, #16777216	; 0x1000000
 80018fa:	f424 44e6 	bic.w	r4, r4, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80018fe:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8001902:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 8001904:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8001908:	ea43 1305 	orr.w	r3, r3, r5, lsl #4

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800190c:	4d10      	ldr	r5, [pc, #64]	; (8001950 <TIM_OC2_SetConfig+0x6c>)
 800190e:	42a8      	cmp	r0, r5
 8001910:	d10e      	bne.n	8001930 <TIM_OC2_SetConfig+0x4c>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8001912:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8001914:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8001918:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800191c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
#else
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2N;
#endif
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8001920:	694d      	ldr	r5, [r1, #20]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8001922:	698e      	ldr	r6, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8001924:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8001928:	4335      	orrs	r5, r6
 800192a:	ea42 0285 	orr.w	r2, r2, r5, lsl #2
 800192e:	e009      	b.n	8001944 <TIM_OC2_SetConfig+0x60>
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8001930:	4d08      	ldr	r5, [pc, #32]	; (8001954 <TIM_OC2_SetConfig+0x70>)
 8001932:	42a8      	cmp	r0, r5
 8001934:	d0f4      	beq.n	8001920 <TIM_OC2_SetConfig+0x3c>
 8001936:	4d08      	ldr	r5, [pc, #32]	; (8001958 <TIM_OC2_SetConfig+0x74>)
 8001938:	42a8      	cmp	r0, r5
 800193a:	d0f1      	beq.n	8001920 <TIM_OC2_SetConfig+0x3c>
 800193c:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001940:	42a8      	cmp	r0, r5
 8001942:	d0ed      	beq.n	8001920 <TIM_OC2_SetConfig+0x3c>
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001944:	6042      	str	r2, [r0, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8001946:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR1 = tmpccmrx;
 8001948:	6184      	str	r4, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 800194a:	6382      	str	r2, [r0, #56]	; 0x38
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 800194c:	6203      	str	r3, [r0, #32]
}
 800194e:	bd70      	pop	{r4, r5, r6, pc}
 8001950:	40012c00 	.word	0x40012c00
 8001954:	40014000 	.word	0x40014000
 8001958:	40014400 	.word	0x40014400

0800195c <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U; 

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800195c:	6a03      	ldr	r3, [r0, #32]
 800195e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001962:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001964:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2; 
 8001966:	6842      	ldr	r2, [r0, #4]
{
 8001968:	b570      	push	{r4, r5, r6, lr}
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800196a:	69c4      	ldr	r4, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800196c:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
 800196e:	f424 3480 	bic.w	r4, r4, #65536	; 0x10000
 8001972:	f024 0473 	bic.w	r4, r4, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8001976:	432c      	orrs	r4, r5
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8001978:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 800197a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800197e:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8001982:	4d11      	ldr	r5, [pc, #68]	; (80019c8 <TIM_OC3_SetConfig+0x6c>)
 8001984:	42a8      	cmp	r0, r5
 8001986:	d10e      	bne.n	80019a6 <TIM_OC3_SetConfig+0x4a>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8001988:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 800198a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800198e:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8001992:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
#endif
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8001996:	694d      	ldr	r5, [r1, #20]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8001998:	698e      	ldr	r6, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800199a:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800199e:	4335      	orrs	r5, r6
 80019a0:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
 80019a4:	e009      	b.n	80019ba <TIM_OC3_SetConfig+0x5e>
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 80019a6:	4d09      	ldr	r5, [pc, #36]	; (80019cc <TIM_OC3_SetConfig+0x70>)
 80019a8:	42a8      	cmp	r0, r5
 80019aa:	d0f4      	beq.n	8001996 <TIM_OC3_SetConfig+0x3a>
 80019ac:	4d08      	ldr	r5, [pc, #32]	; (80019d0 <TIM_OC3_SetConfig+0x74>)
 80019ae:	42a8      	cmp	r0, r5
 80019b0:	d0f1      	beq.n	8001996 <TIM_OC3_SetConfig+0x3a>
 80019b2:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80019b6:	42a8      	cmp	r0, r5
 80019b8:	d0ed      	beq.n	8001996 <TIM_OC3_SetConfig+0x3a>
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80019ba:	6042      	str	r2, [r0, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80019bc:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 80019be:	61c4      	str	r4, [r0, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 80019c0:	63c2      	str	r2, [r0, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 80019c2:	6203      	str	r3, [r0, #32]
}
 80019c4:	bd70      	pop	{r4, r5, r6, pc}
 80019c6:	bf00      	nop
 80019c8:	40012c00 	.word	0x40012c00
 80019cc:	40014000 	.word	0x40014000
 80019d0:	40014400 	.word	0x40014400

080019d4 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U; 

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80019d4:	6a03      	ldr	r3, [r0, #32]
 80019d6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80019da:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80019dc:	6a02      	ldr	r2, [r0, #32]
{
 80019de:	b530      	push	{r4, r5, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2; 
 80019e0:	6844      	ldr	r4, [r0, #4]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80019e2:	69c3      	ldr	r3, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80019e4:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80019e6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80019ea:	f423 43e6 	bic.w	r3, r3, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80019ee:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80019f2:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 80019f4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80019f8:	ea42 3205 	orr.w	r2, r2, r5, lsl #12

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 80019fc:	4d0c      	ldr	r5, [pc, #48]	; (8001a30 <TIM_OC4_SetConfig+0x5c>)
 80019fe:	42a8      	cmp	r0, r5
 8001a00:	d00b      	beq.n	8001a1a <TIM_OC4_SetConfig+0x46>
 8001a02:	f505 55a0 	add.w	r5, r5, #5120	; 0x1400
 8001a06:	42a8      	cmp	r0, r5
 8001a08:	d007      	beq.n	8001a1a <TIM_OC4_SetConfig+0x46>
 8001a0a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001a0e:	42a8      	cmp	r0, r5
 8001a10:	d003      	beq.n	8001a1a <TIM_OC4_SetConfig+0x46>
 8001a12:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001a16:	42a8      	cmp	r0, r5
 8001a18:	d104      	bne.n	8001a24 <TIM_OC4_SetConfig+0x50>
#else
   /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
#endif
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8001a1a:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 8001a1c:	f424 4480 	bic.w	r4, r4, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8001a20:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001a24:	6044      	str	r4, [r0, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8001a26:	61c3      	str	r3, [r0, #28]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8001a28:	684b      	ldr	r3, [r1, #4]
 8001a2a:	6403      	str	r3, [r0, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 8001a2c:	6202      	str	r2, [r0, #32]
 8001a2e:	bd30      	pop	{r4, r5, pc}
 8001a30:	40012c00 	.word	0x40012c00

08001a34 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef* TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8001a34:	b510      	push	{r4, lr}
  uint32_t tmpsmcr = 0U;

  tmpsmcr = TIMx->SMCR;
 8001a36:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001a38:	430a      	orrs	r2, r1
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001a3a:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001a3e:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
 8001a42:	4323      	orrs	r3, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001a44:	6083      	str	r3, [r0, #8]
 8001a46:	bd10      	pop	{r4, pc}

08001a48 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8001a48:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8001a4c:	2b01      	cmp	r3, #1
{
 8001a4e:	b570      	push	{r4, r5, r6, lr}
 8001a50:	4604      	mov	r4, r0
 8001a52:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 8001a56:	d01a      	beq.n	8001a8e <HAL_TIM_ConfigClockSource+0x46>
  htim->State = HAL_TIM_STATE_BUSY;
 8001a58:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 8001a5c:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(htim);
 8001a5e:	2301      	movs	r3, #1
 8001a60:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 8001a64:	6882      	ldr	r2, [r0, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001a66:	4b52      	ldr	r3, [pc, #328]	; (8001bb0 <HAL_TIM_ConfigClockSource+0x168>)
 8001a68:	4013      	ands	r3, r2
  htim->Instance->SMCR = tmpsmcr;
 8001a6a:	6083      	str	r3, [r0, #8]
  switch (sClockSourceConfig->ClockSource)
 8001a6c:	680b      	ldr	r3, [r1, #0]
 8001a6e:	2b40      	cmp	r3, #64	; 0x40
 8001a70:	d075      	beq.n	8001b5e <HAL_TIM_ConfigClockSource+0x116>
 8001a72:	d818      	bhi.n	8001aa6 <HAL_TIM_ConfigClockSource+0x5e>
 8001a74:	2b10      	cmp	r3, #16
 8001a76:	f000 808f 	beq.w	8001b98 <HAL_TIM_ConfigClockSource+0x150>
 8001a7a:	d809      	bhi.n	8001a90 <HAL_TIM_ConfigClockSource+0x48>
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	f000 8085 	beq.w	8001b8c <HAL_TIM_ConfigClockSource+0x144>
  htim->State = HAL_TIM_STATE_READY;
 8001a82:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8001a84:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8001a86:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8001a8a:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8001a8e:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 8001a90:	2b20      	cmp	r3, #32
 8001a92:	f000 8087 	beq.w	8001ba4 <HAL_TIM_ConfigClockSource+0x15c>
 8001a96:	2b30      	cmp	r3, #48	; 0x30
 8001a98:	d1f3      	bne.n	8001a82 <HAL_TIM_ConfigClockSource+0x3a>
   tmpsmcr = TIMx->SMCR;
 8001a9a:	6883      	ldr	r3, [r0, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001a9c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8001aa0:	f043 0337 	orr.w	r3, r3, #55	; 0x37
 8001aa4:	e033      	b.n	8001b0e <HAL_TIM_ConfigClockSource+0xc6>
  switch (sClockSourceConfig->ClockSource)
 8001aa6:	2b70      	cmp	r3, #112	; 0x70
 8001aa8:	d033      	beq.n	8001b12 <HAL_TIM_ConfigClockSource+0xca>
 8001aaa:	d81b      	bhi.n	8001ae4 <HAL_TIM_ConfigClockSource+0x9c>
 8001aac:	2b50      	cmp	r3, #80	; 0x50
 8001aae:	d03f      	beq.n	8001b30 <HAL_TIM_ConfigClockSource+0xe8>
 8001ab0:	2b60      	cmp	r3, #96	; 0x60
 8001ab2:	d1e6      	bne.n	8001a82 <HAL_TIM_ConfigClockSource+0x3a>
      TIM_TI2_ConfigInputStage(htim->Instance, 
 8001ab4:	684d      	ldr	r5, [r1, #4]
 8001ab6:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001ab8:	6a01      	ldr	r1, [r0, #32]
 8001aba:	f021 0110 	bic.w	r1, r1, #16
 8001abe:	6201      	str	r1, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001ac0:	6982      	ldr	r2, [r0, #24]
  tmpccer = TIMx->CCER;
 8001ac2:	6a03      	ldr	r3, [r0, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8001ac4:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8001ac8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8001acc:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8001ad0:	ea42 3206 	orr.w	r2, r2, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 8001ad4:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8001ad6:	6203      	str	r3, [r0, #32]
   tmpsmcr = TIMx->SMCR;
 8001ad8:	6883      	ldr	r3, [r0, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001ada:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8001ade:	f043 0367 	orr.w	r3, r3, #103	; 0x67
 8001ae2:	e014      	b.n	8001b0e <HAL_TIM_ConfigClockSource+0xc6>
  switch (sClockSourceConfig->ClockSource)
 8001ae4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001ae8:	d00c      	beq.n	8001b04 <HAL_TIM_ConfigClockSource+0xbc>
 8001aea:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001aee:	d1c8      	bne.n	8001a82 <HAL_TIM_ConfigClockSource+0x3a>
      TIM_ETR_SetConfig(htim->Instance, 
 8001af0:	68cb      	ldr	r3, [r1, #12]
 8001af2:	684a      	ldr	r2, [r1, #4]
 8001af4:	6889      	ldr	r1, [r1, #8]
 8001af6:	f7ff ff9d 	bl	8001a34 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001afa:	6822      	ldr	r2, [r4, #0]
 8001afc:	6893      	ldr	r3, [r2, #8]
 8001afe:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001b02:	e013      	b.n	8001b2c <HAL_TIM_ConfigClockSource+0xe4>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8001b04:	6883      	ldr	r3, [r0, #8]
 8001b06:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001b0a:	f023 0307 	bic.w	r3, r3, #7
   TIMx->SMCR = tmpsmcr;
 8001b0e:	6083      	str	r3, [r0, #8]
 8001b10:	e7b7      	b.n	8001a82 <HAL_TIM_ConfigClockSource+0x3a>
      TIM_ETR_SetConfig(htim->Instance, 
 8001b12:	68cb      	ldr	r3, [r1, #12]
 8001b14:	684a      	ldr	r2, [r1, #4]
 8001b16:	6889      	ldr	r1, [r1, #8]
 8001b18:	f7ff ff8c 	bl	8001a34 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8001b1c:	6822      	ldr	r2, [r4, #0]
 8001b1e:	6893      	ldr	r3, [r2, #8]
      tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8001b20:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001b24:	f023 0377 	bic.w	r3, r3, #119	; 0x77
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8001b28:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001b2c:	6093      	str	r3, [r2, #8]
    break;
 8001b2e:	e7a8      	b.n	8001a82 <HAL_TIM_ConfigClockSource+0x3a>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 8001b30:	684a      	ldr	r2, [r1, #4]
 8001b32:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8001b34:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001b36:	6a05      	ldr	r5, [r0, #32]
 8001b38:	f025 0501 	bic.w	r5, r5, #1
 8001b3c:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;    
 8001b3e:	6983      	ldr	r3, [r0, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001b40:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001b44:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001b48:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  tmpccer |= TIM_ICPolarity;
 8001b4c:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 8001b4e:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8001b50:	6202      	str	r2, [r0, #32]
   tmpsmcr = TIMx->SMCR;
 8001b52:	6883      	ldr	r3, [r0, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001b54:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8001b58:	f043 0357 	orr.w	r3, r3, #87	; 0x57
 8001b5c:	e7d7      	b.n	8001b0e <HAL_TIM_ConfigClockSource+0xc6>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 8001b5e:	684a      	ldr	r2, [r1, #4]
 8001b60:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8001b62:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001b64:	6a05      	ldr	r5, [r0, #32]
 8001b66:	f025 0501 	bic.w	r5, r5, #1
 8001b6a:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;    
 8001b6c:	6983      	ldr	r3, [r0, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001b6e:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001b72:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001b76:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  tmpccer |= TIM_ICPolarity;
 8001b7a:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 8001b7c:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8001b7e:	6202      	str	r2, [r0, #32]
   tmpsmcr = TIMx->SMCR;
 8001b80:	6883      	ldr	r3, [r0, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001b82:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8001b86:	f043 0347 	orr.w	r3, r3, #71	; 0x47
 8001b8a:	e7c0      	b.n	8001b0e <HAL_TIM_ConfigClockSource+0xc6>
   tmpsmcr = TIMx->SMCR;
 8001b8c:	6883      	ldr	r3, [r0, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001b8e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8001b92:	f043 0307 	orr.w	r3, r3, #7
 8001b96:	e7ba      	b.n	8001b0e <HAL_TIM_ConfigClockSource+0xc6>
   tmpsmcr = TIMx->SMCR;
 8001b98:	6883      	ldr	r3, [r0, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001b9a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8001b9e:	f043 0317 	orr.w	r3, r3, #23
 8001ba2:	e7b4      	b.n	8001b0e <HAL_TIM_ConfigClockSource+0xc6>
   tmpsmcr = TIMx->SMCR;
 8001ba4:	6883      	ldr	r3, [r0, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001ba6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8001baa:	f043 0327 	orr.w	r3, r3, #39	; 0x27
 8001bae:	e7ae      	b.n	8001b0e <HAL_TIM_ConfigClockSource+0xc6>
 8001bb0:	fffe0088 	.word	0xfffe0088

08001bb4 <TIM_CCxChannelCmd>:
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8001bb4:	6a03      	ldr	r3, [r0, #32]
{
 8001bb6:	b510      	push	{r4, lr}
  tmp = TIM_CCER_CC1E << Channel;
 8001bb8:	2401      	movs	r4, #1
 8001bba:	408c      	lsls	r4, r1
  TIMx->CCER &= ~tmp;
 8001bbc:	ea23 0304 	bic.w	r3, r3, r4
 8001bc0:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 8001bc2:	6a03      	ldr	r3, [r0, #32]
 8001bc4:	408a      	lsls	r2, r1
 8001bc6:	431a      	orrs	r2, r3
 8001bc8:	6202      	str	r2, [r0, #32]
 8001bca:	bd10      	pop	{r4, pc}

08001bcc <HAL_TIM_PWM_Start>:
{
 8001bcc:	b510      	push	{r4, lr}
 8001bce:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8001bd0:	2201      	movs	r2, #1
 8001bd2:	6800      	ldr	r0, [r0, #0]
 8001bd4:	f7ff ffee 	bl	8001bb4 <TIM_CCxChannelCmd>
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)  
 8001bd8:	6823      	ldr	r3, [r4, #0]
 8001bda:	4a0c      	ldr	r2, [pc, #48]	; (8001c0c <HAL_TIM_PWM_Start+0x40>)
 8001bdc:	4293      	cmp	r3, r2
 8001bde:	d00b      	beq.n	8001bf8 <HAL_TIM_PWM_Start+0x2c>
 8001be0:	f502 52a0 	add.w	r2, r2, #5120	; 0x1400
 8001be4:	4293      	cmp	r3, r2
 8001be6:	d007      	beq.n	8001bf8 <HAL_TIM_PWM_Start+0x2c>
 8001be8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001bec:	4293      	cmp	r3, r2
 8001bee:	d003      	beq.n	8001bf8 <HAL_TIM_PWM_Start+0x2c>
 8001bf0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001bf4:	4293      	cmp	r3, r2
 8001bf6:	d103      	bne.n	8001c00 <HAL_TIM_PWM_Start+0x34>
    __HAL_TIM_MOE_ENABLE(htim);
 8001bf8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001bfa:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001bfe:	645a      	str	r2, [r3, #68]	; 0x44
  __HAL_TIM_ENABLE(htim);
 8001c00:	681a      	ldr	r2, [r3, #0]
 8001c02:	f042 0201 	orr.w	r2, r2, #1
 8001c06:	601a      	str	r2, [r3, #0]
} 
 8001c08:	2000      	movs	r0, #0
 8001c0a:	bd10      	pop	{r4, pc}
 8001c0c:	40012c00 	.word	0x40012c00

08001c10 <TIM_OC5_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U; 

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8001c10:	6a03      	ldr	r3, [r0, #32]
 8001c12:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001c16:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001c18:	6a02      	ldr	r2, [r0, #32]
{
 8001c1a:	b530      	push	{r4, r5, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2; 
 8001c1c:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8001c1e:	6d43      	ldr	r3, [r0, #84]	; 0x54

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001c20:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8001c22:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001c26:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpccmrx |= OC_Config->OCMode;
 8001c2a:	432b      	orrs	r3, r5
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8001c2c:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC5P;
 8001c2e:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8001c32:	ea42 4205 	orr.w	r2, r2, r5, lsl #16

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8001c36:	4d0d      	ldr	r5, [pc, #52]	; (8001c6c <TIM_OC5_SetConfig+0x5c>)
 8001c38:	42a8      	cmp	r0, r5
 8001c3a:	d00b      	beq.n	8001c54 <TIM_OC5_SetConfig+0x44>
 8001c3c:	f505 55a0 	add.w	r5, r5, #5120	; 0x1400
 8001c40:	42a8      	cmp	r0, r5
 8001c42:	d007      	beq.n	8001c54 <TIM_OC5_SetConfig+0x44>
 8001c44:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001c48:	42a8      	cmp	r0, r5
 8001c4a:	d003      	beq.n	8001c54 <TIM_OC5_SetConfig+0x44>
 8001c4c:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001c50:	42a8      	cmp	r0, r5
 8001c52:	d104      	bne.n	8001c5e <TIM_OC5_SetConfig+0x4e>
  {   
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8001c54:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS5;
 8001c56:	f424 3480 	bic.w	r4, r4, #65536	; 0x10000
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8001c5a:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001c5e:	6044      	str	r4, [r0, #4]
  
  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8001c60:	6543      	str	r3, [r0, #84]	; 0x54
  
  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8001c62:	684b      	ldr	r3, [r1, #4]
 8001c64:	6583      	str	r3, [r0, #88]	; 0x58
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 8001c66:	6202      	str	r2, [r0, #32]
 8001c68:	bd30      	pop	{r4, r5, pc}
 8001c6a:	bf00      	nop
 8001c6c:	40012c00 	.word	0x40012c00

08001c70 <TIM_OC6_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U; 

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8001c70:	6a03      	ldr	r3, [r0, #32]
 8001c72:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8001c76:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001c78:	6a02      	ldr	r2, [r0, #32]
{
 8001c7a:	b530      	push	{r4, r5, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2; 
 8001c7c:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8001c7e:	6d43      	ldr	r3, [r0, #84]	; 0x54
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001c80:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8001c82:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001c86:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001c8a:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8001c8e:	688d      	ldr	r5, [r1, #8]
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8001c90:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8001c94:	ea42 5205 	orr.w	r2, r2, r5, lsl #20

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8001c98:	4d0c      	ldr	r5, [pc, #48]	; (8001ccc <TIM_OC6_SetConfig+0x5c>)
 8001c9a:	42a8      	cmp	r0, r5
 8001c9c:	d00b      	beq.n	8001cb6 <TIM_OC6_SetConfig+0x46>
 8001c9e:	f505 55a0 	add.w	r5, r5, #5120	; 0x1400
 8001ca2:	42a8      	cmp	r0, r5
 8001ca4:	d007      	beq.n	8001cb6 <TIM_OC6_SetConfig+0x46>
 8001ca6:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001caa:	42a8      	cmp	r0, r5
 8001cac:	d003      	beq.n	8001cb6 <TIM_OC6_SetConfig+0x46>
 8001cae:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001cb2:	42a8      	cmp	r0, r5
 8001cb4:	d104      	bne.n	8001cc0 <TIM_OC6_SetConfig+0x50>
  {   
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8001cb6:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS6;
 8001cb8:	f424 2480 	bic.w	r4, r4, #262144	; 0x40000
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8001cbc:	ea44 2485 	orr.w	r4, r4, r5, lsl #10
  }
  
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001cc0:	6044      	str	r4, [r0, #4]
  
  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8001cc2:	6543      	str	r3, [r0, #84]	; 0x54
  
  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8001cc4:	684b      	ldr	r3, [r1, #4]
 8001cc6:	65c3      	str	r3, [r0, #92]	; 0x5c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 8001cc8:	6202      	str	r2, [r0, #32]
 8001cca:	bd30      	pop	{r4, r5, pc}
 8001ccc:	40012c00 	.word	0x40012c00

08001cd0 <HAL_TIM_PWM_ConfigChannel>:
{
 8001cd0:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8001cd2:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8001cd6:	2b01      	cmp	r3, #1
{
 8001cd8:	4604      	mov	r4, r0
 8001cda:	460d      	mov	r5, r1
 8001cdc:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 8001ce0:	d010      	beq.n	8001d04 <HAL_TIM_PWM_ConfigChannel+0x34>
 8001ce2:	2301      	movs	r3, #1
  switch (Channel)
 8001ce4:	2a08      	cmp	r2, #8
  __HAL_LOCK(htim);
 8001ce6:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8001cea:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  switch (Channel)
 8001cee:	d043      	beq.n	8001d78 <HAL_TIM_PWM_ConfigChannel+0xa8>
 8001cf0:	d809      	bhi.n	8001d06 <HAL_TIM_PWM_ConfigChannel+0x36>
 8001cf2:	b1fa      	cbz	r2, 8001d34 <HAL_TIM_PWM_ConfigChannel+0x64>
 8001cf4:	2a04      	cmp	r2, #4
 8001cf6:	d02e      	beq.n	8001d56 <HAL_TIM_PWM_ConfigChannel+0x86>
  htim->State = HAL_TIM_STATE_READY;
 8001cf8:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8001cfa:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8001cfc:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8001d00:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8001d04:	bd38      	pop	{r3, r4, r5, pc}
  switch (Channel)
 8001d06:	2a10      	cmp	r2, #16
 8001d08:	d047      	beq.n	8001d9a <HAL_TIM_PWM_ConfigChannel+0xca>
 8001d0a:	2a14      	cmp	r2, #20
 8001d0c:	d056      	beq.n	8001dbc <HAL_TIM_PWM_ConfigChannel+0xec>
 8001d0e:	2a0c      	cmp	r2, #12
 8001d10:	d1f2      	bne.n	8001cf8 <HAL_TIM_PWM_ConfigChannel+0x28>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8001d12:	6820      	ldr	r0, [r4, #0]
 8001d14:	f7ff fe5e 	bl	80019d4 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8001d18:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
 8001d1a:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8001d1c:	69da      	ldr	r2, [r3, #28]
 8001d1e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001d22:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8001d24:	69da      	ldr	r2, [r3, #28]
 8001d26:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001d2a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
 8001d2c:	69da      	ldr	r2, [r3, #28]
 8001d2e:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8001d32:	e030      	b.n	8001d96 <HAL_TIM_PWM_ConfigChannel+0xc6>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8001d34:	6820      	ldr	r0, [r4, #0]
 8001d36:	f7ff fd91 	bl	800185c <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8001d3a:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8001d3c:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8001d3e:	699a      	ldr	r2, [r3, #24]
 8001d40:	f042 0208 	orr.w	r2, r2, #8
 8001d44:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8001d46:	699a      	ldr	r2, [r3, #24]
 8001d48:	f022 0204 	bic.w	r2, r2, #4
 8001d4c:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8001d4e:	699a      	ldr	r2, [r3, #24]
 8001d50:	430a      	orrs	r2, r1
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8001d52:	619a      	str	r2, [r3, #24]
    break;
 8001d54:	e7d0      	b.n	8001cf8 <HAL_TIM_PWM_ConfigChannel+0x28>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8001d56:	6820      	ldr	r0, [r4, #0]
 8001d58:	f7ff fdc4 	bl	80018e4 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8001d5c:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8001d5e:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8001d60:	699a      	ldr	r2, [r3, #24]
 8001d62:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001d66:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8001d68:	699a      	ldr	r2, [r3, #24]
 8001d6a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001d6e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8001d70:	699a      	ldr	r2, [r3, #24]
 8001d72:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8001d76:	e7ec      	b.n	8001d52 <HAL_TIM_PWM_ConfigChannel+0x82>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8001d78:	6820      	ldr	r0, [r4, #0]
 8001d7a:	f7ff fdef 	bl	800195c <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8001d7e:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;  
 8001d80:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8001d82:	69da      	ldr	r2, [r3, #28]
 8001d84:	f042 0208 	orr.w	r2, r2, #8
 8001d88:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8001d8a:	69da      	ldr	r2, [r3, #28]
 8001d8c:	f022 0204 	bic.w	r2, r2, #4
 8001d90:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;  
 8001d92:	69da      	ldr	r2, [r3, #28]
 8001d94:	430a      	orrs	r2, r1
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
 8001d96:	61da      	str	r2, [r3, #28]
    break;
 8001d98:	e7ae      	b.n	8001cf8 <HAL_TIM_PWM_ConfigChannel+0x28>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8001d9a:	6820      	ldr	r0, [r4, #0]
 8001d9c:	f7ff ff38 	bl	8001c10 <TIM_OC5_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8001da0:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR3 |= sConfig->OCFastMode;  
 8001da2:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8001da4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8001da6:	f042 0208 	orr.w	r2, r2, #8
 8001daa:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8001dac:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8001dae:	f022 0204 	bic.w	r2, r2, #4
 8001db2:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;  
 8001db4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8001db6:	430a      	orrs	r2, r1
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;  
 8001db8:	655a      	str	r2, [r3, #84]	; 0x54
    break;
 8001dba:	e79d      	b.n	8001cf8 <HAL_TIM_PWM_ConfigChannel+0x28>
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8001dbc:	6820      	ldr	r0, [r4, #0]
 8001dbe:	f7ff ff57 	bl	8001c70 <TIM_OC6_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8001dc2:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;  
 8001dc4:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8001dc6:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8001dc8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001dcc:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8001dce:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8001dd0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001dd4:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;  
 8001dd6:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8001dd8:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8001ddc:	e7ec      	b.n	8001db8 <HAL_TIM_PWM_ConfigChannel+0xe8>
	...

08001de0 <HAL_TIMEx_MasterConfigSynchronization>:
  __HAL_LOCK(htim);
 8001de0:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8001de4:	2b01      	cmp	r3, #1
{
 8001de6:	b530      	push	{r4, r5, lr}
  __HAL_LOCK(htim);
 8001de8:	d018      	beq.n	8001e1c <HAL_TIMEx_MasterConfigSynchronization+0x3c>
  tmpcr2 = htim->Instance->CR2;
 8001dea:	6802      	ldr	r2, [r0, #0]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8001dec:	4d0c      	ldr	r5, [pc, #48]	; (8001e20 <HAL_TIMEx_MasterConfigSynchronization+0x40>)
  tmpcr2 = htim->Instance->CR2;
 8001dee:	6853      	ldr	r3, [r2, #4]
  tmpsmcr = htim->Instance->SMCR;
 8001df0:	6894      	ldr	r4, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8001df2:	42aa      	cmp	r2, r5
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8001df4:	bf02      	ittt	eq
 8001df6:	684d      	ldreq	r5, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 8001df8:	f423 0370 	biceq.w	r3, r3, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8001dfc:	432b      	orreq	r3, r5
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8001dfe:	680d      	ldr	r5, [r1, #0]
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8001e00:	6889      	ldr	r1, [r1, #8]
  tmpcr2 &= ~TIM_CR2_MMS;
 8001e02:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8001e06:	432b      	orrs	r3, r5
  tmpsmcr &= ~TIM_SMCR_MSM;
 8001e08:	f024 0480 	bic.w	r4, r4, #128	; 0x80
  htim->Instance->CR2 = tmpcr2;
 8001e0c:	6053      	str	r3, [r2, #4]
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8001e0e:	4321      	orrs	r1, r4
  __HAL_UNLOCK(htim);
 8001e10:	2300      	movs	r3, #0
  htim->Instance->SMCR = tmpsmcr;
 8001e12:	6091      	str	r1, [r2, #8]
  __HAL_UNLOCK(htim);
 8001e14:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 8001e18:	4618      	mov	r0, r3
 8001e1a:	bd30      	pop	{r4, r5, pc}
  __HAL_LOCK(htim);
 8001e1c:	2002      	movs	r0, #2
} 
 8001e1e:	bd30      	pop	{r4, r5, pc}
 8001e20:	40012c00 	.word	0x40012c00

08001e24 <HAL_TIMEx_CommutationCallback>:
 8001e24:	4770      	bx	lr

08001e26 <HAL_TIMEx_BreakCallback>:
 8001e26:	4770      	bx	lr

08001e28 <HAL_TIMEx_Break2Callback>:
{
 8001e28:	4770      	bx	lr
	...

08001e2c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001e2c:	b538      	push	{r3, r4, r5, lr}
 8001e2e:	4604      	mov	r4, r0
   *  set the M bits according to huart->Init.WordLength value
   *  set PCE and PS bits according to huart->Init.Parity value
   *  set TE and RE bits according to huart->Init.Mode value
   *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8001e30:	6805      	ldr	r5, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001e32:	6921      	ldr	r1, [r4, #16]
 8001e34:	68a3      	ldr	r3, [r4, #8]
 8001e36:	69c2      	ldr	r2, [r0, #28]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8001e38:	6828      	ldr	r0, [r5, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001e3a:	430b      	orrs	r3, r1
 8001e3c:	6961      	ldr	r1, [r4, #20]
 8001e3e:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8001e40:	4949      	ldr	r1, [pc, #292]	; (8001f68 <UART_SetConfig+0x13c>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001e42:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8001e44:	4001      	ands	r1, r0
 8001e46:	430b      	orrs	r3, r1
 8001e48:	602b      	str	r3, [r5, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001e4a:	686b      	ldr	r3, [r5, #4]
 8001e4c:	68e1      	ldr	r1, [r4, #12]
  /* Configure
   * - UART HardWare Flow Control: set CTSE and RTSE bits according
   *   to huart->Init.HwFlowCtl value
   * - one-bit sampling method versus three samples' majority rule according
   *   to huart->Init.OneBitSampling */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8001e4e:	6a20      	ldr	r0, [r4, #32]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001e50:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001e54:	430b      	orrs	r3, r1
 8001e56:	606b      	str	r3, [r5, #4]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8001e58:	68a9      	ldr	r1, [r5, #8]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8001e5a:	69a3      	ldr	r3, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8001e5c:	f421 6130 	bic.w	r1, r1, #2816	; 0xb00
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8001e60:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8001e62:	430b      	orrs	r3, r1
 8001e64:	60ab      	str	r3, [r5, #8]

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001e66:	4b41      	ldr	r3, [pc, #260]	; (8001f6c <UART_SetConfig+0x140>)
 8001e68:	429d      	cmp	r5, r3
 8001e6a:	d112      	bne.n	8001e92 <UART_SetConfig+0x66>
 8001e6c:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
 8001e70:	493f      	ldr	r1, [pc, #252]	; (8001f70 <UART_SetConfig+0x144>)
 8001e72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e74:	f003 0303 	and.w	r3, r3, #3

  /* Check UART Over Sampling to set Baud Rate Register */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001e78:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8001e7c:	5ccb      	ldrb	r3, [r1, r3]
 8001e7e:	d13b      	bne.n	8001ef8 <UART_SetConfig+0xcc>
  {
    switch (clocksource)
 8001e80:	2b08      	cmp	r3, #8
 8001e82:	d836      	bhi.n	8001ef2 <UART_SetConfig+0xc6>
 8001e84:	e8df f003 	tbb	[pc, r3]
 8001e88:	3524210f 	.word	0x3524210f
 8001e8c:	3535352d 	.word	0x3535352d
 8001e90:	30          	.byte	0x30
 8001e91:	00          	.byte	0x00
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001e92:	4b38      	ldr	r3, [pc, #224]	; (8001f74 <UART_SetConfig+0x148>)
 8001e94:	429d      	cmp	r5, r3
 8001e96:	d003      	beq.n	8001ea0 <UART_SetConfig+0x74>
 8001e98:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001e9c:	429d      	cmp	r5, r3
 8001e9e:	d15e      	bne.n	8001f5e <UART_SetConfig+0x132>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001ea0:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8001ea4:	d131      	bne.n	8001f0a <UART_SetConfig+0xde>
    {
      case UART_CLOCKSOURCE_PCLK1:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8001ea6:	f7ff fb55 	bl	8001554 <HAL_RCC_GetPCLK1Freq>
        break;
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
        break;
      case UART_CLOCKSOURCE_SYSCLK:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8001eaa:	6861      	ldr	r1, [r4, #4]
 8001eac:	084a      	lsrs	r2, r1, #1
 8001eae:	eb02 0340 	add.w	r3, r2, r0, lsl #1
 8001eb2:	fbb3 f3f1 	udiv	r3, r3, r1
        break;
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8001eb6:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8001eb8:	2000      	movs	r0, #0
      default:
        ret = HAL_ERROR;
        break;
    }

    brrtemp = usartdiv & 0xFFF0U;
 8001eba:	f023 020f 	bic.w	r2, r3, #15
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
    huart->Instance->BRR = brrtemp;
 8001ebe:	6821      	ldr	r1, [r4, #0]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8001ec0:	f3c3 0342 	ubfx	r3, r3, #1, #3
    huart->Instance->BRR = brrtemp;
 8001ec4:	4313      	orrs	r3, r2
 8001ec6:	60cb      	str	r3, [r1, #12]
 8001ec8:	bd38      	pop	{r3, r4, r5, pc}
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8001eca:	f7ff fb5b 	bl	8001584 <HAL_RCC_GetPCLK2Freq>
 8001ece:	e7ec      	b.n	8001eaa <UART_SetConfig+0x7e>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8001ed0:	6860      	ldr	r0, [r4, #4]
 8001ed2:	0843      	lsrs	r3, r0, #1
 8001ed4:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 8001ed8:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8001edc:	fbb3 f3f0 	udiv	r3, r3, r0
 8001ee0:	e7e9      	b.n	8001eb6 <UART_SetConfig+0x8a>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8001ee2:	f7ff fa5b 	bl	800139c <HAL_RCC_GetSysClockFreq>
 8001ee6:	e7e0      	b.n	8001eaa <UART_SetConfig+0x7e>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8001ee8:	6860      	ldr	r0, [r4, #4]
 8001eea:	0843      	lsrs	r3, r0, #1
 8001eec:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8001ef0:	e7f4      	b.n	8001edc <UART_SetConfig+0xb0>
        ret = HAL_ERROR;
 8001ef2:	2001      	movs	r0, #1
  uint16_t usartdiv                   = 0x0000U;
 8001ef4:	2300      	movs	r3, #0
 8001ef6:	e7e0      	b.n	8001eba <UART_SetConfig+0x8e>
  }
  else
  {
    switch (clocksource)
 8001ef8:	2b08      	cmp	r3, #8
 8001efa:	d833      	bhi.n	8001f64 <UART_SetConfig+0x138>
 8001efc:	e8df f003 	tbb	[pc, r3]
 8001f00:	321b1005 	.word	0x321b1005
 8001f04:	32323227 	.word	0x32323227
 8001f08:	2a          	.byte	0x2a
 8001f09:	00          	.byte	0x00
    {
      case UART_CLOCKSOURCE_PCLK1:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8001f0a:	f7ff fb23 	bl	8001554 <HAL_RCC_GetPCLK1Freq>
 8001f0e:	6863      	ldr	r3, [r4, #4]
 8001f10:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8001f14:	fbb0 f0f3 	udiv	r0, r0, r3
 8001f18:	b280      	uxth	r0, r0
 8001f1a:	60e8      	str	r0, [r5, #12]
  HAL_StatusTypeDef ret               = HAL_OK;
 8001f1c:	2000      	movs	r0, #0
      case UART_CLOCKSOURCE_SYSCLK:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
        break;
      case UART_CLOCKSOURCE_LSE:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
        break;
 8001f1e:	bd38      	pop	{r3, r4, r5, pc}
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8001f20:	f7ff fb30 	bl	8001584 <HAL_RCC_GetPCLK2Freq>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8001f24:	6863      	ldr	r3, [r4, #4]
 8001f26:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8001f2a:	fbb0 f0f3 	udiv	r0, r0, r3
 8001f2e:	4b0f      	ldr	r3, [pc, #60]	; (8001f6c <UART_SetConfig+0x140>)
 8001f30:	b280      	uxth	r0, r0
 8001f32:	60d8      	str	r0, [r3, #12]
 8001f34:	e7f2      	b.n	8001f1c <UART_SetConfig+0xf0>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8001f36:	6862      	ldr	r2, [r4, #4]
 8001f38:	0853      	lsrs	r3, r2, #1
 8001f3a:	f503 03f4 	add.w	r3, r3, #7995392	; 0x7a0000
 8001f3e:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8001f42:	fbb3 f3f2 	udiv	r3, r3, r2
 8001f46:	4a09      	ldr	r2, [pc, #36]	; (8001f6c <UART_SetConfig+0x140>)
 8001f48:	b29b      	uxth	r3, r3
 8001f4a:	60d3      	str	r3, [r2, #12]
 8001f4c:	e7e6      	b.n	8001f1c <UART_SetConfig+0xf0>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8001f4e:	f7ff fa25 	bl	800139c <HAL_RCC_GetSysClockFreq>
 8001f52:	e7e7      	b.n	8001f24 <UART_SetConfig+0xf8>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8001f54:	6862      	ldr	r2, [r4, #4]
 8001f56:	0853      	lsrs	r3, r2, #1
 8001f58:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8001f5c:	e7f1      	b.n	8001f42 <UART_SetConfig+0x116>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001f5e:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8001f62:	d0c6      	beq.n	8001ef2 <UART_SetConfig+0xc6>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8001f64:	2001      	movs	r0, #1
        break;
    }
  }

  return ret;
 8001f66:	bd38      	pop	{r3, r4, r5, pc}
 8001f68:	efff69f3 	.word	0xefff69f3
 8001f6c:	40013800 	.word	0x40013800
 8001f70:	08003378 	.word	0x08003378
 8001f74:	40004400 	.word	0x40004400

08001f78 <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8001f78:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001f7a:	07da      	lsls	r2, r3, #31
{
 8001f7c:	b510      	push	{r4, lr}
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8001f7e:	d506      	bpl.n	8001f8e <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8001f80:	6801      	ldr	r1, [r0, #0]
 8001f82:	6a84      	ldr	r4, [r0, #40]	; 0x28
 8001f84:	684a      	ldr	r2, [r1, #4]
 8001f86:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8001f8a:	4322      	orrs	r2, r4
 8001f8c:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8001f8e:	079c      	lsls	r4, r3, #30
 8001f90:	d506      	bpl.n	8001fa0 <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8001f92:	6801      	ldr	r1, [r0, #0]
 8001f94:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8001f96:	684a      	ldr	r2, [r1, #4]
 8001f98:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001f9c:	4322      	orrs	r2, r4
 8001f9e:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure data inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8001fa0:	0759      	lsls	r1, r3, #29
 8001fa2:	d506      	bpl.n	8001fb2 <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8001fa4:	6801      	ldr	r1, [r0, #0]
 8001fa6:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8001fa8:	684a      	ldr	r2, [r1, #4]
 8001faa:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001fae:	4322      	orrs	r2, r4
 8001fb0:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX/TX pins swap */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8001fb2:	071a      	lsls	r2, r3, #28
 8001fb4:	d506      	bpl.n	8001fc4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8001fb6:	6801      	ldr	r1, [r0, #0]
 8001fb8:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8001fba:	684a      	ldr	r2, [r1, #4]
 8001fbc:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001fc0:	4322      	orrs	r2, r4
 8001fc2:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8001fc4:	06dc      	lsls	r4, r3, #27
 8001fc6:	d506      	bpl.n	8001fd6 <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8001fc8:	6801      	ldr	r1, [r0, #0]
 8001fca:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8001fcc:	688a      	ldr	r2, [r1, #8]
 8001fce:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8001fd2:	4322      	orrs	r2, r4
 8001fd4:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8001fd6:	0699      	lsls	r1, r3, #26
 8001fd8:	d506      	bpl.n	8001fe8 <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8001fda:	6801      	ldr	r1, [r0, #0]
 8001fdc:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8001fde:	688a      	ldr	r2, [r1, #8]
 8001fe0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001fe4:	4322      	orrs	r2, r4
 8001fe6:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8001fe8:	065a      	lsls	r2, r3, #25
 8001fea:	d50f      	bpl.n	800200c <UART_AdvFeatureConfig+0x94>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8001fec:	6801      	ldr	r1, [r0, #0]
 8001fee:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8001ff0:	684a      	ldr	r2, [r1, #4]
 8001ff2:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8001ff6:	4322      	orrs	r2, r4
    /* set auto Baudrate detection parameters if detection is enabled */
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8001ff8:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8001ffc:	604a      	str	r2, [r1, #4]
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8001ffe:	d105      	bne.n	800200c <UART_AdvFeatureConfig+0x94>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002000:	684a      	ldr	r2, [r1, #4]
 8002002:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8002004:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 8002008:	4322      	orrs	r2, r4
 800200a:	604a      	str	r2, [r1, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800200c:	061b      	lsls	r3, r3, #24
 800200e:	d506      	bpl.n	800201e <UART_AdvFeatureConfig+0xa6>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002010:	6802      	ldr	r2, [r0, #0]
 8002012:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8002014:	6853      	ldr	r3, [r2, #4]
 8002016:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 800201a:	430b      	orrs	r3, r1
 800201c:	6053      	str	r3, [r2, #4]
 800201e:	bd10      	pop	{r4, pc}

08002020 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8002020:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002024:	9d06      	ldr	r5, [sp, #24]
 8002026:	4604      	mov	r4, r0
 8002028:	460f      	mov	r7, r1
 800202a:	4616      	mov	r6, r2
 800202c:	4698      	mov	r8, r3
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800202e:	6821      	ldr	r1, [r4, #0]
 8002030:	69ca      	ldr	r2, [r1, #28]
 8002032:	ea37 0302 	bics.w	r3, r7, r2
 8002036:	bf0c      	ite	eq
 8002038:	2201      	moveq	r2, #1
 800203a:	2200      	movne	r2, #0
 800203c:	42b2      	cmp	r2, r6
 800203e:	d002      	beq.n	8002046 <UART_WaitOnFlagUntilTimeout+0x26>
        __HAL_UNLOCK(huart);
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 8002040:	2000      	movs	r0, #0
}
 8002042:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if(Timeout != HAL_MAX_DELAY)
 8002046:	1c6b      	adds	r3, r5, #1
 8002048:	d0f2      	beq.n	8002030 <UART_WaitOnFlagUntilTimeout+0x10>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 800204a:	b99d      	cbnz	r5, 8002074 <UART_WaitOnFlagUntilTimeout+0x54>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800204c:	6823      	ldr	r3, [r4, #0]
 800204e:	681a      	ldr	r2, [r3, #0]
 8002050:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002054:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002056:	689a      	ldr	r2, [r3, #8]
 8002058:	f022 0201 	bic.w	r2, r2, #1
 800205c:	609a      	str	r2, [r3, #8]
        huart->gState  = HAL_UART_STATE_READY;
 800205e:	2320      	movs	r3, #32
 8002060:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
        huart->RxState = HAL_UART_STATE_READY;
 8002064:	f884 306a 	strb.w	r3, [r4, #106]	; 0x6a
        __HAL_UNLOCK(huart);
 8002068:	2300      	movs	r3, #0
 800206a:	f884 3068 	strb.w	r3, [r4, #104]	; 0x68
 800206e:	2003      	movs	r0, #3
 8002070:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8002074:	f7fe fde0 	bl	8000c38 <HAL_GetTick>
 8002078:	eba0 0008 	sub.w	r0, r0, r8
 800207c:	4285      	cmp	r5, r0
 800207e:	d2d6      	bcs.n	800202e <UART_WaitOnFlagUntilTimeout+0xe>
 8002080:	e7e4      	b.n	800204c <UART_WaitOnFlagUntilTimeout+0x2c>

08002082 <HAL_UART_Transmit>:
{
 8002082:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8002086:	461f      	mov	r7, r3
  if(huart->gState == HAL_UART_STATE_READY)
 8002088:	f890 3069 	ldrb.w	r3, [r0, #105]	; 0x69
 800208c:	2b20      	cmp	r3, #32
{
 800208e:	4604      	mov	r4, r0
 8002090:	460d      	mov	r5, r1
 8002092:	4690      	mov	r8, r2
  if(huart->gState == HAL_UART_STATE_READY)
 8002094:	d14c      	bne.n	8002130 <HAL_UART_Transmit+0xae>
    if((pData == NULL ) || (Size == 0U))
 8002096:	2900      	cmp	r1, #0
 8002098:	d048      	beq.n	800212c <HAL_UART_Transmit+0xaa>
 800209a:	2a00      	cmp	r2, #0
 800209c:	d046      	beq.n	800212c <HAL_UART_Transmit+0xaa>
    __HAL_LOCK(huart);
 800209e:	f890 3068 	ldrb.w	r3, [r0, #104]	; 0x68
 80020a2:	2b01      	cmp	r3, #1
 80020a4:	d044      	beq.n	8002130 <HAL_UART_Transmit+0xae>
 80020a6:	2301      	movs	r3, #1
 80020a8:	f880 3068 	strb.w	r3, [r0, #104]	; 0x68
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80020ac:	2300      	movs	r3, #0
 80020ae:	66c3      	str	r3, [r0, #108]	; 0x6c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80020b0:	2321      	movs	r3, #33	; 0x21
 80020b2:	f880 3069 	strb.w	r3, [r0, #105]	; 0x69
    tickstart = HAL_GetTick();
 80020b6:	f7fe fdbf 	bl	8000c38 <HAL_GetTick>
    huart->TxXferSize = Size;
 80020ba:	f8a4 8050 	strh.w	r8, [r4, #80]	; 0x50
    tickstart = HAL_GetTick();
 80020be:	4606      	mov	r6, r0
    huart->TxXferCount = Size;
 80020c0:	f8a4 8052 	strh.w	r8, [r4, #82]	; 0x52
    while(huart->TxXferCount > 0U)
 80020c4:	f8b4 2052 	ldrh.w	r2, [r4, #82]	; 0x52
 80020c8:	b292      	uxth	r2, r2
 80020ca:	b962      	cbnz	r2, 80020e6 <HAL_UART_Transmit+0x64>
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80020cc:	9700      	str	r7, [sp, #0]
 80020ce:	4633      	mov	r3, r6
 80020d0:	2140      	movs	r1, #64	; 0x40
 80020d2:	4620      	mov	r0, r4
 80020d4:	f7ff ffa4 	bl	8002020 <UART_WaitOnFlagUntilTimeout>
 80020d8:	b998      	cbnz	r0, 8002102 <HAL_UART_Transmit+0x80>
    huart->gState = HAL_UART_STATE_READY;
 80020da:	2320      	movs	r3, #32
 80020dc:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
    __HAL_UNLOCK(huart);
 80020e0:	f884 0068 	strb.w	r0, [r4, #104]	; 0x68
    return HAL_OK;
 80020e4:	e00e      	b.n	8002104 <HAL_UART_Transmit+0x82>
      huart->TxXferCount--;
 80020e6:	f8b4 3052 	ldrh.w	r3, [r4, #82]	; 0x52
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80020ea:	9700      	str	r7, [sp, #0]
      huart->TxXferCount--;
 80020ec:	3b01      	subs	r3, #1
 80020ee:	b29b      	uxth	r3, r3
 80020f0:	f8a4 3052 	strh.w	r3, [r4, #82]	; 0x52
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80020f4:	2200      	movs	r2, #0
 80020f6:	4633      	mov	r3, r6
 80020f8:	2180      	movs	r1, #128	; 0x80
 80020fa:	4620      	mov	r0, r4
 80020fc:	f7ff ff90 	bl	8002020 <UART_WaitOnFlagUntilTimeout>
 8002100:	b118      	cbz	r0, 800210a <HAL_UART_Transmit+0x88>
        return HAL_TIMEOUT;
 8002102:	2003      	movs	r0, #3
}
 8002104:	b002      	add	sp, #8
 8002106:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800210a:	68a3      	ldr	r3, [r4, #8]
 800210c:	6822      	ldr	r2, [r4, #0]
 800210e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002112:	d107      	bne.n	8002124 <HAL_UART_Transmit+0xa2>
 8002114:	6923      	ldr	r3, [r4, #16]
 8002116:	b92b      	cbnz	r3, 8002124 <HAL_UART_Transmit+0xa2>
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 8002118:	f835 3b02 	ldrh.w	r3, [r5], #2
 800211c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002120:	8513      	strh	r3, [r2, #40]	; 0x28
        pData += 2U;
 8002122:	e7cf      	b.n	80020c4 <HAL_UART_Transmit+0x42>
        huart->Instance->TDR = (*pData++ & (uint8_t)0xFFU);
 8002124:	782b      	ldrb	r3, [r5, #0]
 8002126:	8513      	strh	r3, [r2, #40]	; 0x28
 8002128:	3501      	adds	r5, #1
 800212a:	e7cb      	b.n	80020c4 <HAL_UART_Transmit+0x42>
      return  HAL_ERROR;
 800212c:	2001      	movs	r0, #1
 800212e:	e7e9      	b.n	8002104 <HAL_UART_Transmit+0x82>
    return HAL_BUSY;
 8002130:	2002      	movs	r0, #2
 8002132:	e7e7      	b.n	8002104 <HAL_UART_Transmit+0x82>

08002134 <UART_CheckIdleState>:
{
 8002134:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8002136:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002138:	2600      	movs	r6, #0
 800213a:	66c6      	str	r6, [r0, #108]	; 0x6c
  tickstart = HAL_GetTick();
 800213c:	f7fe fd7c 	bl	8000c38 <HAL_GetTick>
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002140:	6823      	ldr	r3, [r4, #0]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	071a      	lsls	r2, r3, #28
  tickstart = HAL_GetTick();
 8002146:	4605      	mov	r5, r0
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002148:	d417      	bmi.n	800217a <UART_CheckIdleState+0x46>
  if((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800214a:	6823      	ldr	r3, [r4, #0]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	075b      	lsls	r3, r3, #29
 8002150:	d50a      	bpl.n	8002168 <UART_CheckIdleState+0x34>
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002152:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8002156:	9300      	str	r3, [sp, #0]
 8002158:	2200      	movs	r2, #0
 800215a:	462b      	mov	r3, r5
 800215c:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8002160:	4620      	mov	r0, r4
 8002162:	f7ff ff5d 	bl	8002020 <UART_WaitOnFlagUntilTimeout>
 8002166:	b9a0      	cbnz	r0, 8002192 <UART_CheckIdleState+0x5e>
  huart->gState  = HAL_UART_STATE_READY;
 8002168:	2320      	movs	r3, #32
  __HAL_UNLOCK(huart);
 800216a:	2000      	movs	r0, #0
  huart->gState  = HAL_UART_STATE_READY;
 800216c:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
  __HAL_UNLOCK(huart);
 8002170:	f884 0068 	strb.w	r0, [r4, #104]	; 0x68
  huart->RxState = HAL_UART_STATE_READY;
 8002174:	f884 306a 	strb.w	r3, [r4, #106]	; 0x6a
  return HAL_OK;
 8002178:	e00c      	b.n	8002194 <UART_CheckIdleState+0x60>
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800217a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800217e:	9300      	str	r3, [sp, #0]
 8002180:	4632      	mov	r2, r6
 8002182:	4603      	mov	r3, r0
 8002184:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8002188:	4620      	mov	r0, r4
 800218a:	f7ff ff49 	bl	8002020 <UART_WaitOnFlagUntilTimeout>
 800218e:	2800      	cmp	r0, #0
 8002190:	d0db      	beq.n	800214a <UART_CheckIdleState+0x16>
      return HAL_TIMEOUT;
 8002192:	2003      	movs	r0, #3
}
 8002194:	b002      	add	sp, #8
 8002196:	bd70      	pop	{r4, r5, r6, pc}

08002198 <HAL_UART_Init>:
{
 8002198:	b510      	push	{r4, lr}
  if(huart == NULL)
 800219a:	4604      	mov	r4, r0
 800219c:	b360      	cbz	r0, 80021f8 <HAL_UART_Init+0x60>
  if(huart->gState == HAL_UART_STATE_RESET)
 800219e:	f890 3069 	ldrb.w	r3, [r0, #105]	; 0x69
 80021a2:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80021a6:	b91b      	cbnz	r3, 80021b0 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 80021a8:	f880 2068 	strb.w	r2, [r0, #104]	; 0x68
    HAL_UART_MspInit(huart);
 80021ac:	f000 fbba 	bl	8002924 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 80021b0:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80021b2:	2324      	movs	r3, #36	; 0x24
 80021b4:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
  __HAL_UART_DISABLE(huart);
 80021b8:	6813      	ldr	r3, [r2, #0]
 80021ba:	f023 0301 	bic.w	r3, r3, #1
 80021be:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 80021c0:	4620      	mov	r0, r4
 80021c2:	f7ff fe33 	bl	8001e2c <UART_SetConfig>
 80021c6:	2801      	cmp	r0, #1
 80021c8:	d016      	beq.n	80021f8 <HAL_UART_Init+0x60>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80021ca:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80021cc:	b113      	cbz	r3, 80021d4 <HAL_UART_Init+0x3c>
    UART_AdvFeatureConfig(huart);
 80021ce:	4620      	mov	r0, r4
 80021d0:	f7ff fed2 	bl	8001f78 <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80021d4:	6823      	ldr	r3, [r4, #0]
 80021d6:	685a      	ldr	r2, [r3, #4]
 80021d8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80021dc:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80021de:	689a      	ldr	r2, [r3, #8]
 80021e0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80021e4:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 80021e6:	681a      	ldr	r2, [r3, #0]
 80021e8:	f042 0201 	orr.w	r2, r2, #1
  return (UART_CheckIdleState(huart));
 80021ec:	4620      	mov	r0, r4
  __HAL_UART_ENABLE(huart);
 80021ee:	601a      	str	r2, [r3, #0]
}
 80021f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return (UART_CheckIdleState(huart));
 80021f4:	f7ff bf9e 	b.w	8002134 <UART_CheckIdleState>
}
 80021f8:	2001      	movs	r0, #1
 80021fa:	bd10      	pop	{r4, pc}

080021fc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80021fc:	b510      	push	{r4, lr}
 80021fe:	b090      	sub	sp, #64	; 0x40
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002200:	2228      	movs	r2, #40	; 0x28
 8002202:	2100      	movs	r1, #0
 8002204:	a806      	add	r0, sp, #24
 8002206:	f000 fc67 	bl	8002ad8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800220a:	2214      	movs	r2, #20
 800220c:	2100      	movs	r1, #0
 800220e:	a801      	add	r0, sp, #4
 8002210:	f000 fc62 	bl	8002ad8 <memset>

  /**Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002214:	2301      	movs	r3, #1
 8002216:	930a      	str	r3, [sp, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002218:	2310      	movs	r3, #16
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800221a:	2402      	movs	r4, #2
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800221c:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800221e:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8002220:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 8002224:	930f      	str	r3, [sp, #60]	; 0x3c
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002226:	9406      	str	r4, [sp, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002228:	940d      	str	r4, [sp, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800222a:	f7fe fe41 	bl	8000eb0 <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /**Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800222e:	230f      	movs	r3, #15
 8002230:	9301      	str	r3, [sp, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002232:	f44f 6280 	mov.w	r2, #1024	; 0x400
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002236:	2300      	movs	r3, #0
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002238:	4621      	mov	r1, r4
 800223a:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800223c:	9402      	str	r4, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800223e:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002240:	9204      	str	r2, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002242:	9305      	str	r3, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002244:	f7ff f8dc 	bl	8001400 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
}
 8002248:	b010      	add	sp, #64	; 0x40
 800224a:	bd10      	pop	{r4, pc}
 800224c:	0000      	movs	r0, r0
	...

08002250 <test>:
/* USER CODE BEGIN 4 */

// Se realiza un test de control
void test (float posicion, uint16_t K_parametro)
{
	n_pulsos = 0;	// Resetamos los pulsos guardados para futuros test
 8002250:	4b0f      	ldr	r3, [pc, #60]	; (8002290 <test+0x40>)
 8002252:	2200      	movs	r2, #0
{
 8002254:	b510      	push	{r4, lr}
 8002256:	4604      	mov	r4, r0
	n_pulsos = 0;	// Resetamos los pulsos guardados para futuros test
 8002258:	601a      	str	r2, [r3, #0]
	r = (posicion*PI/180); // Pasamos de grados a radianes
 800225a:	ee10 0a10 	vmov	r0, s0
 800225e:	f7fe f96b 	bl	8000538 <__aeabi_f2d>
 8002262:	a309      	add	r3, pc, #36	; (adr r3, 8002288 <test+0x38>)
 8002264:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002268:	f7fe f9ba 	bl	80005e0 <__aeabi_dmul>
 800226c:	4b09      	ldr	r3, [pc, #36]	; (8002294 <test+0x44>)
 800226e:	2200      	movs	r2, #0
 8002270:	f7fe fae0 	bl	8000834 <__aeabi_ddiv>
 8002274:	4b08      	ldr	r3, [pc, #32]	; (8002298 <test+0x48>)
 8002276:	e9c3 0100 	strd	r0, r1, [r3]
	K = K_parametro;	   // Asignamos el valor de K
 800227a:	4b08      	ldr	r3, [pc, #32]	; (800229c <test+0x4c>)
	HAL_TIM_Base_Start_IT(&htim6);	// Arrancamos el timer para recalcular el error
 800227c:	4808      	ldr	r0, [pc, #32]	; (80022a0 <test+0x50>)
	K = K_parametro;	   // Asignamos el valor de K
 800227e:	801c      	strh	r4, [r3, #0]
}
 8002280:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	HAL_TIM_Base_Start_IT(&htim6);	// Arrancamos el timer para recalcular el error
 8002284:	f7ff b996 	b.w	80015b4 <HAL_TIM_Base_Start_IT>
 8002288:	54442eea 	.word	0x54442eea
 800228c:	400921fb 	.word	0x400921fb
 8002290:	20000094 	.word	0x20000094
 8002294:	40668000 	.word	0x40668000
 8002298:	20001358 	.word	0x20001358
 800229c:	2000008c 	.word	0x2000008c
 80022a0:	200013b0 	.word	0x200013b0

080022a4 <main>:
{
 80022a4:	b580      	push	{r7, lr}
 80022a6:	b090      	sub	sp, #64	; 0x40
  HAL_Init();
 80022a8:	f7fe fca8 	bl	8000bfc <HAL_Init>
  SystemClock_Config();
 80022ac:	f7ff ffa6 	bl	80021fc <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022b0:	2214      	movs	r2, #20
 80022b2:	2100      	movs	r1, #0
 80022b4:	a809      	add	r0, sp, #36	; 0x24
 80022b6:	f000 fc0f 	bl	8002ad8 <memset>
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80022ba:	4b6c      	ldr	r3, [pc, #432]	; (800246c <main+0x1c8>)
  htim2.Instance = TIM2;
 80022bc:	4d6c      	ldr	r5, [pc, #432]	; (8002470 <main+0x1cc>)
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80022be:	695a      	ldr	r2, [r3, #20]
 80022c0:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 80022c4:	615a      	str	r2, [r3, #20]
 80022c6:	695a      	ldr	r2, [r3, #20]
 80022c8:	f402 0280 	and.w	r2, r2, #4194304	; 0x400000
 80022cc:	9200      	str	r2, [sp, #0]
 80022ce:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80022d0:	695a      	ldr	r2, [r3, #20]
 80022d2:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80022d6:	615a      	str	r2, [r3, #20]
 80022d8:	695b      	ldr	r3, [r3, #20]
 80022da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022de:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Pin = Encoder_A_IT_Pin|Encoder_B_IT_Pin;
 80022e0:	2660      	movs	r6, #96	; 0x60
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80022e2:	9b01      	ldr	r3, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80022e4:	4b63      	ldr	r3, [pc, #396]	; (8002474 <main+0x1d0>)
 80022e6:	930a      	str	r3, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022e8:	a909      	add	r1, sp, #36	; 0x24
 80022ea:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Pin = Encoder_A_IT_Pin|Encoder_B_IT_Pin;
 80022ee:	9609      	str	r6, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022f0:	f7fe fd10 	bl	8000d14 <HAL_GPIO_Init>
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 80022f4:	2200      	movs	r2, #0
 80022f6:	4611      	mov	r1, r2
 80022f8:	2017      	movs	r0, #23
 80022fa:	f7fe fcb5 	bl	8000c68 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80022fe:	2017      	movs	r0, #23
 8002300:	f7fe fce6 	bl	8000cd0 <HAL_NVIC_EnableIRQ>
  huart2.Instance = USART2;
 8002304:	485c      	ldr	r0, [pc, #368]	; (8002478 <main+0x1d4>)
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002306:	4a5d      	ldr	r2, [pc, #372]	; (800247c <main+0x1d8>)
 8002308:	2400      	movs	r4, #0
 800230a:	f44f 4316 	mov.w	r3, #38400	; 0x9600
 800230e:	e880 001c 	stmia.w	r0, {r2, r3, r4}
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002312:	230c      	movs	r3, #12
 8002314:	6143      	str	r3, [r0, #20]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002316:	60c4      	str	r4, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002318:	6104      	str	r4, [r0, #16]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800231a:	6184      	str	r4, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800231c:	61c4      	str	r4, [r0, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800231e:	6204      	str	r4, [r0, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002320:	6244      	str	r4, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002322:	f7ff ff39 	bl	8002198 <HAL_UART_Init>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002326:	2210      	movs	r2, #16
 8002328:	4621      	mov	r1, r4
 800232a:	a805      	add	r0, sp, #20
 800232c:	f000 fbd4 	bl	8002ad8 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002330:	221c      	movs	r2, #28
 8002332:	4621      	mov	r1, r4
 8002334:	a809      	add	r0, sp, #36	; 0x24
  htim2.Init.Prescaler = 1;
 8002336:	f04f 0a01 	mov.w	sl, #1
  htim2.Init.Period = 1199;
 800233a:	f240 49af 	movw	r9, #1199	; 0x4af
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800233e:	9402      	str	r4, [sp, #8]
 8002340:	9403      	str	r4, [sp, #12]
 8002342:	9404      	str	r4, [sp, #16]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002344:	f000 fbc8 	bl	8002ad8 <memset>
  htim2.Init.Prescaler = 1;
 8002348:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800234c:	4628      	mov	r0, r5
  htim2.Init.Prescaler = 1;
 800234e:	e885 0408 	stmia.w	r5, {r3, sl}
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002352:	60ac      	str	r4, [r5, #8]
  htim2.Init.Period = 1199;
 8002354:	f8c5 900c 	str.w	r9, [r5, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002358:	612c      	str	r4, [r5, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800235a:	61ac      	str	r4, [r5, #24]
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800235c:	f44f 5880 	mov.w	r8, #4096	; 0x1000
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002360:	f7ff fa48 	bl	80017f4 <HAL_TIM_Base_Init>
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002364:	a905      	add	r1, sp, #20
 8002366:	4628      	mov	r0, r5
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002368:	f8cd 8014 	str.w	r8, [sp, #20]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800236c:	f7ff fb6c 	bl	8001a48 <HAL_TIM_ConfigClockSource>
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8002370:	4628      	mov	r0, r5
 8002372:	f7ff fa59 	bl	8001828 <HAL_TIM_PWM_Init>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002376:	a902      	add	r1, sp, #8
 8002378:	4628      	mov	r0, r5
  sConfigOC.Pulse = 600;
 800237a:	f44f 7716 	mov.w	r7, #600	; 0x258
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800237e:	9402      	str	r4, [sp, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002380:	9404      	str	r4, [sp, #16]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002382:	f7ff fd2d 	bl	8001de0 <HAL_TIMEx_MasterConfigSynchronization>
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002386:	4622      	mov	r2, r4
 8002388:	a909      	add	r1, sp, #36	; 0x24
 800238a:	4628      	mov	r0, r5
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800238c:	9609      	str	r6, [sp, #36]	; 0x24
  sConfigOC.Pulse = 600;
 800238e:	970a      	str	r7, [sp, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002390:	940b      	str	r4, [sp, #44]	; 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002392:	940d      	str	r4, [sp, #52]	; 0x34
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002394:	f7ff fc9c 	bl	8001cd0 <HAL_TIM_PWM_ConfigChannel>
  HAL_TIM_MspPostInit(&htim2);
 8002398:	4628      	mov	r0, r5
 800239a:	f000 fa89 	bl	80028b0 <HAL_TIM_MspPostInit>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800239e:	2210      	movs	r2, #16
 80023a0:	4621      	mov	r1, r4
 80023a2:	a805      	add	r0, sp, #20
  htim3.Instance = TIM3;
 80023a4:	4d36      	ldr	r5, [pc, #216]	; (8002480 <main+0x1dc>)
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80023a6:	f000 fb97 	bl	8002ad8 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 80023aa:	221c      	movs	r2, #28
 80023ac:	4621      	mov	r1, r4
 80023ae:	a809      	add	r0, sp, #36	; 0x24
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80023b0:	9402      	str	r4, [sp, #8]
 80023b2:	9403      	str	r4, [sp, #12]
 80023b4:	9404      	str	r4, [sp, #16]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80023b6:	f000 fb8f 	bl	8002ad8 <memset>
  htim3.Instance = TIM3;
 80023ba:	4b32      	ldr	r3, [pc, #200]	; (8002484 <main+0x1e0>)
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80023bc:	60ac      	str	r4, [r5, #8]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80023be:	4628      	mov	r0, r5
  htim3.Init.Prescaler = 1;
 80023c0:	e885 0408 	stmia.w	r5, {r3, sl}
  htim3.Init.Period = 1199;
 80023c4:	f8c5 900c 	str.w	r9, [r5, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80023c8:	612c      	str	r4, [r5, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80023ca:	61ac      	str	r4, [r5, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80023cc:	f7ff fa12 	bl	80017f4 <HAL_TIM_Base_Init>
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80023d0:	a905      	add	r1, sp, #20
 80023d2:	4628      	mov	r0, r5
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80023d4:	f8cd 8014 	str.w	r8, [sp, #20]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80023d8:	f7ff fb36 	bl	8001a48 <HAL_TIM_ConfigClockSource>
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80023dc:	4628      	mov	r0, r5
 80023de:	f7ff fa23 	bl	8001828 <HAL_TIM_PWM_Init>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80023e2:	a902      	add	r1, sp, #8
 80023e4:	4628      	mov	r0, r5
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80023e6:	9402      	str	r4, [sp, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80023e8:	9404      	str	r4, [sp, #16]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80023ea:	f7ff fcf9 	bl	8001de0 <HAL_TIMEx_MasterConfigSynchronization>
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80023ee:	2204      	movs	r2, #4
 80023f0:	a909      	add	r1, sp, #36	; 0x24
 80023f2:	4628      	mov	r0, r5
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80023f4:	9609      	str	r6, [sp, #36]	; 0x24
  sConfigOC.Pulse = 600;
 80023f6:	970a      	str	r7, [sp, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80023f8:	940b      	str	r4, [sp, #44]	; 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80023fa:	940d      	str	r4, [sp, #52]	; 0x34
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80023fc:	f7ff fc68 	bl	8001cd0 <HAL_TIM_PWM_ConfigChannel>
  HAL_TIM_MspPostInit(&htim3);
 8002400:	4628      	mov	r0, r5
 8002402:	f000 fa55 	bl	80028b0 <HAL_TIM_MspPostInit>
  htim6.Instance = TIM6;
 8002406:	4d20      	ldr	r5, [pc, #128]	; (8002488 <main+0x1e4>)
  htim6.Init.Prescaler = 15;
 8002408:	4920      	ldr	r1, [pc, #128]	; (800248c <main+0x1e8>)
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800240a:	60ac      	str	r4, [r5, #8]
  htim6.Init.Prescaler = 15;
 800240c:	230f      	movs	r3, #15
 800240e:	e885 000a 	stmia.w	r5, {r1, r3}
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002412:	4628      	mov	r0, r5
  htim6.Init.Period = 3999;
 8002414:	f640 739f 	movw	r3, #3999	; 0xf9f
 8002418:	60eb      	str	r3, [r5, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800241a:	61ac      	str	r4, [r5, #24]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800241c:	9409      	str	r4, [sp, #36]	; 0x24
 800241e:	940a      	str	r4, [sp, #40]	; 0x28
 8002420:	940b      	str	r4, [sp, #44]	; 0x2c
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002422:	f7ff f9e7 	bl	80017f4 <HAL_TIM_Base_Init>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002426:	a909      	add	r1, sp, #36	; 0x24
 8002428:	4628      	mov	r0, r5
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800242a:	9409      	str	r4, [sp, #36]	; 0x24
  htim7.Instance = TIM7;
 800242c:	4d18      	ldr	r5, [pc, #96]	; (8002490 <main+0x1ec>)
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800242e:	940b      	str	r4, [sp, #44]	; 0x2c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002430:	f7ff fcd6 	bl	8001de0 <HAL_TIMEx_MasterConfigSynchronization>
  htim7.Init.Prescaler = 31999;
 8002434:	4817      	ldr	r0, [pc, #92]	; (8002494 <main+0x1f0>)
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002436:	9409      	str	r4, [sp, #36]	; 0x24
  htim7.Init.Prescaler = 31999;
 8002438:	f647 43ff 	movw	r3, #31999	; 0x7cff
 800243c:	e885 0009 	stmia.w	r5, {r0, r3}
  htim7.Init.Period = 39;
 8002440:	2327      	movs	r3, #39	; 0x27
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8002442:	4628      	mov	r0, r5
  htim7.Init.Period = 39;
 8002444:	60eb      	str	r3, [r5, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002446:	940a      	str	r4, [sp, #40]	; 0x28
 8002448:	940b      	str	r4, [sp, #44]	; 0x2c
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800244a:	60ac      	str	r4, [r5, #8]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800244c:	61ac      	str	r4, [r5, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 800244e:	f7ff f9d1 	bl	80017f4 <HAL_TIM_Base_Init>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8002452:	a909      	add	r1, sp, #36	; 0x24
 8002454:	4628      	mov	r0, r5
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002456:	9409      	str	r4, [sp, #36]	; 0x24
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002458:	940b      	str	r4, [sp, #44]	; 0x2c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 800245a:	f7ff fcc1 	bl	8001de0 <HAL_TIMEx_MasterConfigSynchronization>
  test(180, 500); // Realizamos un test de control con 180 grados con una K=500
 800245e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002462:	ed9f 0a0d 	vldr	s0, [pc, #52]	; 8002498 <main+0x1f4>
 8002466:	f7ff fef3 	bl	8002250 <test>
 800246a:	e7fe      	b.n	800246a <main+0x1c6>
 800246c:	40021000 	.word	0x40021000
 8002470:	200013f0 	.word	0x200013f0
 8002474:	10310000 	.word	0x10310000
 8002478:	20001430 	.word	0x20001430
 800247c:	40004400 	.word	0x40004400
 8002480:	20001370 	.word	0x20001370
 8002484:	40000400 	.word	0x40000400
 8002488:	200013b0 	.word	0x200013b0
 800248c:	40001000 	.word	0x40001000
 8002490:	200014a0 	.word	0x200014a0
 8002494:	40001400 	.word	0x40001400
 8002498:	43340000 	.word	0x43340000

0800249c <cuenta_pulsos>:
		tx_pulsos();
		HAL_TIM_Base_Stop_IT(&htim6);
	}
}

void cuenta_pulsos(void) {	// Cuenta cada pulso recibido por los canales A y B del encoder
 800249c:	b538      	push	{r3, r4, r5, lr}

	static uint8_t estado_encoder = estado_00;  // Estado actual del encoder
	static uint8_t estado_anterior = estado_00; // Estado anterior del encoder

	estado_anterior = estado_encoder;	// Actualizamos el valor anterior del encoder
 800249e:	4c2c      	ldr	r4, [pc, #176]	; (8002550 <cuenta_pulsos+0xb4>)
 80024a0:	4d2c      	ldr	r5, [pc, #176]	; (8002554 <cuenta_pulsos+0xb8>)
 80024a2:	7823      	ldrb	r3, [r4, #0]
 80024a4:	702b      	strb	r3, [r5, #0]

	// Asignamos el valor actual de encoder
	if (!(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_5)) && !(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_6))) {
 80024a6:	2120      	movs	r1, #32
 80024a8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80024ac:	f7fe fcec 	bl	8000e88 <HAL_GPIO_ReadPin>
 80024b0:	b930      	cbnz	r0, 80024c0 <cuenta_pulsos+0x24>
 80024b2:	2140      	movs	r1, #64	; 0x40
 80024b4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80024b8:	f7fe fce6 	bl	8000e88 <HAL_GPIO_ReadPin>
 80024bc:	b900      	cbnz	r0, 80024c0 <cuenta_pulsos+0x24>
		estado_encoder = estado_00;
 80024be:	7020      	strb	r0, [r4, #0]
	}

	if (!(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_5)) && (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_6))) {
 80024c0:	2120      	movs	r1, #32
 80024c2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80024c6:	f7fe fcdf 	bl	8000e88 <HAL_GPIO_ReadPin>
 80024ca:	b938      	cbnz	r0, 80024dc <cuenta_pulsos+0x40>
 80024cc:	2140      	movs	r1, #64	; 0x40
 80024ce:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80024d2:	f7fe fcd9 	bl	8000e88 <HAL_GPIO_ReadPin>
 80024d6:	b108      	cbz	r0, 80024dc <cuenta_pulsos+0x40>
		estado_encoder = estado_01;
 80024d8:	2301      	movs	r3, #1
 80024da:	7023      	strb	r3, [r4, #0]
	}

	if ((HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_5)) && !(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_6))) {
 80024dc:	2120      	movs	r1, #32
 80024de:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80024e2:	f7fe fcd1 	bl	8000e88 <HAL_GPIO_ReadPin>
 80024e6:	b138      	cbz	r0, 80024f8 <cuenta_pulsos+0x5c>
 80024e8:	2140      	movs	r1, #64	; 0x40
 80024ea:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80024ee:	f7fe fccb 	bl	8000e88 <HAL_GPIO_ReadPin>
 80024f2:	b908      	cbnz	r0, 80024f8 <cuenta_pulsos+0x5c>
		estado_encoder = estado_10;
 80024f4:	2302      	movs	r3, #2
 80024f6:	7023      	strb	r3, [r4, #0]
	}

	if ((HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_5)) && (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_6))) {
 80024f8:	2120      	movs	r1, #32
 80024fa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80024fe:	f7fe fcc3 	bl	8000e88 <HAL_GPIO_ReadPin>
 8002502:	b138      	cbz	r0, 8002514 <cuenta_pulsos+0x78>
 8002504:	2140      	movs	r1, #64	; 0x40
 8002506:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800250a:	f7fe fcbd 	bl	8000e88 <HAL_GPIO_ReadPin>
 800250e:	b108      	cbz	r0, 8002514 <cuenta_pulsos+0x78>
		estado_encoder = estado_11;
 8002510:	2303      	movs	r3, #3
 8002512:	7023      	strb	r3, [r4, #0]
	}

	// Comparamos el valor actual del encoder con el anterior para conocer el sentido de giro
	switch (estado_anterior) {
 8002514:	782b      	ldrb	r3, [r5, #0]
 8002516:	2b03      	cmp	r3, #3
 8002518:	d818      	bhi.n	800254c <cuenta_pulsos+0xb0>
 800251a:	e8df f003 	tbb	[pc, r3]
 800251e:	0a02      	.short	0x0a02
 8002520:	0d10      	.short	0x0d10
		case estado_00:	if (estado_encoder == estado_01) { n_pulsos = n_pulsos + 1;}
 8002522:	7823      	ldrb	r3, [r4, #0]
 8002524:	2b01      	cmp	r3, #1
 8002526:	d10d      	bne.n	8002544 <cuenta_pulsos+0xa8>
 8002528:	4a0b      	ldr	r2, [pc, #44]	; (8002558 <cuenta_pulsos+0xbc>)
 800252a:	6813      	ldr	r3, [r2, #0]
 800252c:	3301      	adds	r3, #1
						//if (estado_encoder == estado_10) { n_pulsos = n_pulsos - 1;}
						else { n_pulsos = n_pulsos - 1;}
 800252e:	6013      	str	r3, [r2, #0]
 8002530:	bd38      	pop	{r3, r4, r5, pc}
						break;
		case estado_01:	if (estado_encoder == estado_11) { n_pulsos = n_pulsos + 1;}
 8002532:	7823      	ldrb	r3, [r4, #0]
 8002534:	2b03      	cmp	r3, #3
 8002536:	e7f6      	b.n	8002526 <cuenta_pulsos+0x8a>
						//if (estado_encoder == estado_00) { n_pulsos = n_pulsos - 1;}
						else { n_pulsos = n_pulsos - 1;}
						break;
		case estado_11:	if (estado_encoder == estado_10) { n_pulsos = n_pulsos + 1;}
 8002538:	7823      	ldrb	r3, [r4, #0]
 800253a:	2b02      	cmp	r3, #2
 800253c:	e7f3      	b.n	8002526 <cuenta_pulsos+0x8a>
						//if (estado_encoder == estado_01) { n_pulsos = n_pulsos - 1;}
						else { n_pulsos = n_pulsos - 1;}
						break;
		case estado_10:	if (estado_encoder == estado_00) { n_pulsos = n_pulsos + 1;}
 800253e:	7823      	ldrb	r3, [r4, #0]
 8002540:	2b00      	cmp	r3, #0
 8002542:	d0f1      	beq.n	8002528 <cuenta_pulsos+0x8c>
						else { n_pulsos = n_pulsos - 1;}
 8002544:	4a04      	ldr	r2, [pc, #16]	; (8002558 <cuenta_pulsos+0xbc>)
 8002546:	6813      	ldr	r3, [r2, #0]
 8002548:	3b01      	subs	r3, #1
 800254a:	e7f0      	b.n	800252e <cuenta_pulsos+0x92>
 800254c:	bd38      	pop	{r3, r4, r5, pc}
 800254e:	bf00      	nop
 8002550:	20000091 	.word	0x20000091
 8002554:	20000090 	.word	0x20000090
 8002558:	20000094 	.word	0x20000094

0800255c <mueve_motor>:

// Se calcula el ciclo de trabajo correspondiente a un voltaje
void mueve_motor(float voltaje)
{
	uint8_t sentido;
	if (voltaje > 0) {
 800255c:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8002560:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
	else {
		sentido = ANTIHORARIO;
		voltaje = -voltaje;
	}

	int duty_cycle = (int)(voltaje*100)-1;	// Pasamos de voltios a centesimas de voltio, que equivale al duty_cycle
 8002564:	eddf 7a10 	vldr	s15, [pc, #64]	; 80025a8 <mueve_motor+0x4c>
		voltaje = -voltaje;
 8002568:	bfd8      	it	le
 800256a:	eeb1 0a40 	vnegle.f32	s0, s0
	int duty_cycle = (int)(voltaje*100)-1;	// Pasamos de voltios a centesimas de voltio, que equivale al duty_cycle
 800256e:	ee20 0a27 	vmul.f32	s0, s0, s15
		sentido = ANTIHORARIO;
 8002572:	bfd8      	it	le
 8002574:	2202      	movle	r2, #2
	int duty_cycle = (int)(voltaje*100)-1;	// Pasamos de voltios a centesimas de voltio, que equivale al duty_cycle
 8002576:	eebd 0ac0 	vcvt.s32.f32	s0, s0
		sentido = HORARIO;
 800257a:	bfc8      	it	gt
 800257c:	2201      	movgt	r2, #1
	int duty_cycle = (int)(voltaje*100)-1;	// Pasamos de voltios a centesimas de voltio, que equivale al duty_cycle
 800257e:	ee10 3a10 	vmov	r3, s0

	if (sentido == HORARIO) {
 8002582:	2a01      	cmp	r2, #1
	int duty_cycle = (int)(voltaje*100)-1;	// Pasamos de voltios a centesimas de voltio, que equivale al duty_cycle
 8002584:	f103 33ff 	add.w	r3, r3, #4294967295
	if (sentido == HORARIO) {
 8002588:	d107      	bne.n	800259a <mueve_motor+0x3e>

		__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, htim2.Init.Period - duty_cycle);
 800258a:	4808      	ldr	r0, [pc, #32]	; (80025ac <mueve_motor+0x50>)
 800258c:	68c2      	ldr	r2, [r0, #12]
 800258e:	6801      	ldr	r1, [r0, #0]
 8002590:	1ad3      	subs	r3, r2, r3
 8002592:	634b      	str	r3, [r1, #52]	; 0x34
		HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);	// Arrancamos el PWM 2
 8002594:	2100      	movs	r1, #0
	}
	if (sentido == ANTIHORARIO) {

		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, htim3.Init.Period - duty_cycle); // Asignamos el duty cycle
		HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);	// Arrancamos el PWM 3
 8002596:	f7ff bb19 	b.w	8001bcc <HAL_TIM_PWM_Start>
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, htim3.Init.Period - duty_cycle); // Asignamos el duty cycle
 800259a:	4805      	ldr	r0, [pc, #20]	; (80025b0 <mueve_motor+0x54>)
 800259c:	68c2      	ldr	r2, [r0, #12]
 800259e:	6801      	ldr	r1, [r0, #0]
 80025a0:	1ad3      	subs	r3, r2, r3
 80025a2:	638b      	str	r3, [r1, #56]	; 0x38
		HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);	// Arrancamos el PWM 3
 80025a4:	2104      	movs	r1, #4
 80025a6:	e7f6      	b.n	8002596 <mueve_motor+0x3a>
 80025a8:	42c80000 	.word	0x42c80000
 80025ac:	200013f0 	.word	0x200013f0
 80025b0:	20001370 	.word	0x20001370

080025b4 <tx_UART_int>:

}

// funcion de depuracion para transmitir ints por UART
void tx_UART_int(UART_HandleTypeDef *huart, int data, uint32_t Timeout)
{
 80025b4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}

	int size = 1;
	uint8_t negativo = 0;

	if (data < 0) {	// Si los pulsos
 80025b8:	1e0a      	subs	r2, r1, #0
{
 80025ba:	b083      	sub	sp, #12
		data = -data;
 80025bc:	bfb8      	it	lt
 80025be:	4252      	neglt	r2, r2
{
 80025c0:	4605      	mov	r5, r0
 80025c2:	af00      	add	r7, sp, #0
		negativo = 1;
 80025c4:	bfb4      	ite	lt
 80025c6:	f04f 0801 	movlt.w	r8, #1
	uint8_t negativo = 0;
 80025ca:	f04f 0800 	movge.w	r8, #0
	}

	int numero = data;
 80025ce:	4613      	mov	r3, r2
	int size = 1;
 80025d0:	2401      	movs	r4, #1

	while(numero > 9) {
	  numero =  numero/10;
 80025d2:	210a      	movs	r1, #10
	while(numero > 9) {
 80025d4:	2b09      	cmp	r3, #9
 80025d6:	dc29      	bgt.n	800262c <tx_UART_int+0x78>
	  size++;
	}

	char data_char[size];		// String de chars
 80025d8:	1de3      	adds	r3, r4, #7
 80025da:	f023 0307 	bic.w	r3, r3, #7
 80025de:	ebad 0d03 	sub.w	sp, sp, r3
 80025e2:	46e9      	mov	r9, sp
	uint8_t data_tx[size];	// String de uint8_t

	sprintf(data_char,"%d", data);	// Cada numero del int en un char
 80025e4:	4915      	ldr	r1, [pc, #84]	; (800263c <tx_UART_int+0x88>)
	uint8_t data_tx[size];	// String de uint8_t
 80025e6:	ebad 0d03 	sub.w	sp, sp, r3
	sprintf(data_char,"%d", data);	// Cada numero del int en un char
 80025ea:	4648      	mov	r0, r9
 80025ec:	f000 fa7c 	bl	8002ae8 <siprintf>
	uint8_t data_tx[size];	// String de uint8_t
 80025f0:	466e      	mov	r6, sp

	for(uint8_t i=0; i<size; i++ ) {			// Casting de char a uint8_t
 80025f2:	2200      	movs	r2, #0
 80025f4:	b2d3      	uxtb	r3, r2
 80025f6:	429c      	cmp	r4, r3
 80025f8:	f102 0201 	add.w	r2, r2, #1
 80025fc:	dc1a      	bgt.n	8002634 <tx_UART_int+0x80>
		data_tx[i] = (uint8_t) data_char[i];
	}

	if (negativo) {		// Si el numero es negativo, transmite un "-" antes
 80025fe:	f1b8 0f00 	cmp.w	r8, #0
 8002602:	d009      	beq.n	8002618 <tx_UART_int+0x64>
		uint8_t menos[] = "-";
 8002604:	f107 0108 	add.w	r1, r7, #8
 8002608:	232d      	movs	r3, #45	; 0x2d
 800260a:	f821 3d04 	strh.w	r3, [r1, #-4]!
		HAL_UART_Transmit(huart, menos, 1, 10);
 800260e:	2201      	movs	r2, #1
 8002610:	230a      	movs	r3, #10
 8002612:	4628      	mov	r0, r5
 8002614:	f7ff fd35 	bl	8002082 <HAL_UART_Transmit>
	}
	HAL_UART_Transmit(huart,data_tx,sizeof(data_tx), 10);	// TX por UART del array de uint8_t
 8002618:	230a      	movs	r3, #10
 800261a:	b2a2      	uxth	r2, r4
 800261c:	4631      	mov	r1, r6
 800261e:	4628      	mov	r0, r5
 8002620:	f7ff fd2f 	bl	8002082 <HAL_UART_Transmit>
	//uint8_t salto[] = "\r\n";
	//HAL_UART_Transmit(huart, salto, 2, 10);
}
 8002624:	370c      	adds	r7, #12
 8002626:	46bd      	mov	sp, r7
 8002628:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	  numero =  numero/10;
 800262c:	fb93 f3f1 	sdiv	r3, r3, r1
	  size++;
 8002630:	3401      	adds	r4, #1
 8002632:	e7cf      	b.n	80025d4 <tx_UART_int+0x20>
		data_tx[i] = (uint8_t) data_char[i];
 8002634:	f819 1003 	ldrb.w	r1, [r9, r3]
 8002638:	54f1      	strb	r1, [r6, r3]
 800263a:	e7db      	b.n	80025f4 <tx_UART_int+0x40>
 800263c:	0800337f 	.word	0x0800337f

08002640 <tx_UART_float>:
	int p_entera = data/1;
 8002640:	eefd 7ac0 	vcvt.s32.f32	s15, s0
void tx_UART_float(UART_HandleTypeDef *huart, float data, uint32_t Timeout) {
 8002644:	b537      	push	{r0, r1, r2, r4, r5, lr}
	int p_decimal = ((data - p_entera)*100)/1;
 8002646:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
	tx_UART_int(huart, p_entera, 10);
 800264a:	ee17 1a90 	vmov	r1, s15
	int p_decimal = ((data - p_entera)*100)/1;
 800264e:	ee30 0a47 	vsub.f32	s0, s0, s14
 8002652:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 80026bc <tx_UART_float+0x7c>
 8002656:	ee20 0a07 	vmul.f32	s0, s0, s14
	tx_UART_int(huart, p_entera, 10);
 800265a:	220a      	movs	r2, #10
	int p_decimal = ((data - p_entera)*100)/1;
 800265c:	eebd 7ac0 	vcvt.s32.f32	s14, s0
void tx_UART_float(UART_HandleTypeDef *huart, float data, uint32_t Timeout) {
 8002660:	4605      	mov	r5, r0
	int p_decimal = ((data - p_entera)*100)/1;
 8002662:	ee17 4a10 	vmov	r4, s14
	tx_UART_int(huart, p_entera, 10);
 8002666:	f7ff ffa5 	bl	80025b4 <tx_UART_int>
	uint8_t punto[] = ".";
 800266a:	a902      	add	r1, sp, #8
 800266c:	232e      	movs	r3, #46	; 0x2e
 800266e:	f821 3d08 	strh.w	r3, [r1, #-8]!
	HAL_UART_Transmit(huart, punto, 1, 10);
 8002672:	2201      	movs	r2, #1
 8002674:	230a      	movs	r3, #10
 8002676:	4628      	mov	r0, r5
 8002678:	f7ff fd03 	bl	8002082 <HAL_UART_Transmit>
	if (p_decimal < 10) {
 800267c:	2c09      	cmp	r4, #9
 800267e:	dc08      	bgt.n	8002692 <tx_UART_float+0x52>
		uint8_t cero[] = "0";
 8002680:	2330      	movs	r3, #48	; 0x30
 8002682:	f8ad 3004 	strh.w	r3, [sp, #4]
		HAL_UART_Transmit(&huart2, cero, 1, 10);
 8002686:	2201      	movs	r2, #1
 8002688:	230a      	movs	r3, #10
 800268a:	a901      	add	r1, sp, #4
 800268c:	480c      	ldr	r0, [pc, #48]	; (80026c0 <tx_UART_float+0x80>)
 800268e:	f7ff fcf8 	bl	8002082 <HAL_UART_Transmit>
	tx_UART_int(huart, p_decimal, 10);
 8002692:	4621      	mov	r1, r4
 8002694:	4628      	mov	r0, r5
 8002696:	220a      	movs	r2, #10
 8002698:	f7ff ff8c 	bl	80025b4 <tx_UART_int>
	uint8_t salto[] = "\r\n";
 800269c:	4b09      	ldr	r3, [pc, #36]	; (80026c4 <tx_UART_float+0x84>)
 800269e:	881a      	ldrh	r2, [r3, #0]
 80026a0:	789b      	ldrb	r3, [r3, #2]
 80026a2:	f8ad 2004 	strh.w	r2, [sp, #4]
 80026a6:	f88d 3006 	strb.w	r3, [sp, #6]
	HAL_UART_Transmit(huart, salto, 2, 10);
 80026aa:	2202      	movs	r2, #2
 80026ac:	230a      	movs	r3, #10
 80026ae:	a901      	add	r1, sp, #4
 80026b0:	4628      	mov	r0, r5
 80026b2:	f7ff fce6 	bl	8002082 <HAL_UART_Transmit>
}
 80026b6:	b003      	add	sp, #12
 80026b8:	bd30      	pop	{r4, r5, pc}
 80026ba:	bf00      	nop
 80026bc:	42c80000 	.word	0x42c80000
 80026c0:	20001430 	.word	0x20001430
 80026c4:	0800337c 	.word	0x0800337c

080026c8 <tx_pulsos>:
void tx_pulsos (void) {	// Transmite por UART las posiciones guardadas
 80026c8:	b570      	push	{r4, r5, r6, lr}
 80026ca:	4c06      	ldr	r4, [pc, #24]	; (80026e4 <tx_pulsos+0x1c>)
		tx_UART_float(&huart2, n_pulsos_array[i], 10);
 80026cc:	4e06      	ldr	r6, [pc, #24]	; (80026e8 <tx_pulsos+0x20>)
 80026ce:	f504 5596 	add.w	r5, r4, #4800	; 0x12c0
 80026d2:	ecb4 0a01 	vldmia	r4!, {s0}
 80026d6:	210a      	movs	r1, #10
 80026d8:	4630      	mov	r0, r6
 80026da:	f7ff ffb1 	bl	8002640 <tx_UART_float>
	for (int i = 0; i <1200; i++ ) {
 80026de:	42ac      	cmp	r4, r5
 80026e0:	d1f7      	bne.n	80026d2 <tx_pulsos+0xa>
}
 80026e2:	bd70      	pop	{r4, r5, r6, pc}
 80026e4:	20000098 	.word	0x20000098
 80026e8:	20001430 	.word	0x20001430
 80026ec:	00000000 	.word	0x00000000

080026f0 <error>:
	y = ((double) n_pulsos)*(2*PI)/(REDUCTORA*CPR); // Salida
 80026f0:	4b31      	ldr	r3, [pc, #196]	; (80027b8 <error+0xc8>)
{
 80026f2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	y = ((double) n_pulsos)*(2*PI)/(REDUCTORA*CPR); // Salida
 80026f6:	6818      	ldr	r0, [r3, #0]
 80026f8:	f7fd ff0c 	bl	8000514 <__aeabi_i2d>
 80026fc:	a32a      	add	r3, pc, #168	; (adr r3, 80027a8 <error+0xb8>)
 80026fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002702:	f7fd ff6d 	bl	80005e0 <__aeabi_dmul>
 8002706:	a32a      	add	r3, pc, #168	; (adr r3, 80027b0 <error+0xc0>)
 8002708:	e9d3 2300 	ldrd	r2, r3, [r3]
 800270c:	f7fe f892 	bl	8000834 <__aeabi_ddiv>
	e = r - y;	// Error
 8002710:	460b      	mov	r3, r1
	y = ((double) n_pulsos)*(2*PI)/(REDUCTORA*CPR); // Salida
 8002712:	460f      	mov	r7, r1
	e = r - y;	// Error
 8002714:	4929      	ldr	r1, [pc, #164]	; (80027bc <error+0xcc>)
 8002716:	4602      	mov	r2, r0
	y = ((double) n_pulsos)*(2*PI)/(REDUCTORA*CPR); // Salida
 8002718:	4606      	mov	r6, r0
	e = r - y;	// Error
 800271a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800271e:	f7fd fdab 	bl	8000278 <__aeabi_dsub>
	u = e*K;	// Seal de control
 8002722:	4b27      	ldr	r3, [pc, #156]	; (80027c0 <error+0xd0>)
	e = r - y;	// Error
 8002724:	4604      	mov	r4, r0
	u = e*K;	// Seal de control
 8002726:	8818      	ldrh	r0, [r3, #0]
	e = r - y;	// Error
 8002728:	460d      	mov	r5, r1
	u = e*K;	// Seal de control
 800272a:	f7fd fef3 	bl	8000514 <__aeabi_i2d>
 800272e:	4602      	mov	r2, r0
 8002730:	460b      	mov	r3, r1
 8002732:	4620      	mov	r0, r4
 8002734:	4629      	mov	r1, r5
 8002736:	f7fd ff53 	bl	80005e0 <__aeabi_dmul>
	if (u>=12) {	// Si la seal de control excede 12V, se limita
 800273a:	2200      	movs	r2, #0
 800273c:	4b21      	ldr	r3, [pc, #132]	; (80027c4 <error+0xd4>)
	u = e*K;	// Seal de control
 800273e:	4604      	mov	r4, r0
 8002740:	460d      	mov	r5, r1
	if (u>=12) {	// Si la seal de control excede 12V, se limita
 8002742:	f7fe f9d3 	bl	8000aec <__aeabi_dcmpge>
 8002746:	bb50      	cbnz	r0, 800279e <error+0xae>
	if (u<=-12) {
 8002748:	2200      	movs	r2, #0
 800274a:	4b1f      	ldr	r3, [pc, #124]	; (80027c8 <error+0xd8>)
 800274c:	4620      	mov	r0, r4
 800274e:	4629      	mov	r1, r5
 8002750:	f7fe f9c2 	bl	8000ad8 <__aeabi_dcmple>
 8002754:	b108      	cbz	r0, 800275a <error+0x6a>
		u = -12;
 8002756:	4d1c      	ldr	r5, [pc, #112]	; (80027c8 <error+0xd8>)
 8002758:	2400      	movs	r4, #0
	mueve_motor(u);	// Movemos el motor con la seal de control como parametro
 800275a:	4629      	mov	r1, r5
 800275c:	4620      	mov	r0, r4
 800275e:	f7fe f9d9 	bl	8000b14 <__aeabi_d2f>
	n_pulsos_array[cuenta_1ms] = y;	// funcion de depuracion, se guarda la salida para luego transmitirse
 8002762:	f8df 8070 	ldr.w	r8, [pc, #112]	; 80027d4 <error+0xe4>
 8002766:	4d19      	ldr	r5, [pc, #100]	; (80027cc <error+0xdc>)
	mueve_motor(u);	// Movemos el motor con la seal de control como parametro
 8002768:	ee00 0a10 	vmov	s0, r0
 800276c:	f7ff fef6 	bl	800255c <mueve_motor>
	n_pulsos_array[cuenta_1ms] = y;	// funcion de depuracion, se guarda la salida para luego transmitirse
 8002770:	f8b8 4000 	ldrh.w	r4, [r8]
 8002774:	4630      	mov	r0, r6
 8002776:	4639      	mov	r1, r7
 8002778:	f7fe f9cc 	bl	8000b14 <__aeabi_d2f>
 800277c:	eb05 0584 	add.w	r5, r5, r4, lsl #2
	cuenta_1ms++;
 8002780:	3401      	adds	r4, #1
 8002782:	b2a4      	uxth	r4, r4
	if (cuenta_1ms == 1200) {	// Pasados 1200 ms se detiene el controlador y se transmiten las salidas
 8002784:	f5b4 6f96 	cmp.w	r4, #1200	; 0x4b0
	n_pulsos_array[cuenta_1ms] = y;	// funcion de depuracion, se guarda la salida para luego transmitirse
 8002788:	6028      	str	r0, [r5, #0]
	cuenta_1ms++;
 800278a:	f8a8 4000 	strh.w	r4, [r8]
	if (cuenta_1ms == 1200) {	// Pasados 1200 ms se detiene el controlador y se transmiten las salidas
 800278e:	d109      	bne.n	80027a4 <error+0xb4>
		tx_pulsos();
 8002790:	f7ff ff9a 	bl	80026c8 <tx_pulsos>
		HAL_TIM_Base_Stop_IT(&htim6);
 8002794:	480e      	ldr	r0, [pc, #56]	; (80027d0 <error+0xe0>)
}
 8002796:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		HAL_TIM_Base_Stop_IT(&htim6);
 800279a:	f7fe bf16 	b.w	80015ca <HAL_TIM_Base_Stop_IT>
		u = 12;
 800279e:	2400      	movs	r4, #0
 80027a0:	4d08      	ldr	r5, [pc, #32]	; (80027c4 <error+0xd4>)
 80027a2:	e7da      	b.n	800275a <error+0x6a>
 80027a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80027a8:	54442eea 	.word	0x54442eea
 80027ac:	401921fb 	.word	0x401921fb
 80027b0:	147ae148 	.word	0x147ae148
 80027b4:	40ac0fae 	.word	0x40ac0fae
 80027b8:	20000094 	.word	0x20000094
 80027bc:	20001358 	.word	0x20001358
 80027c0:	2000008c 	.word	0x2000008c
 80027c4:	40280000 	.word	0x40280000
 80027c8:	c0280000 	.word	0xc0280000
 80027cc:	20000098 	.word	0x20000098
 80027d0:	200013b0 	.word	0x200013b0
 80027d4:	2000008e 	.word	0x2000008e

080027d8 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80027d8:	4b0a      	ldr	r3, [pc, #40]	; (8002804 <HAL_MspInit+0x2c>)
 80027da:	699a      	ldr	r2, [r3, #24]
 80027dc:	f042 0201 	orr.w	r2, r2, #1
 80027e0:	619a      	str	r2, [r3, #24]
 80027e2:	699a      	ldr	r2, [r3, #24]
{
 80027e4:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80027e6:	f002 0201 	and.w	r2, r2, #1
 80027ea:	9200      	str	r2, [sp, #0]
 80027ec:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80027ee:	69da      	ldr	r2, [r3, #28]
 80027f0:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80027f4:	61da      	str	r2, [r3, #28]
 80027f6:	69db      	ldr	r3, [r3, #28]
 80027f8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80027fc:	9301      	str	r3, [sp, #4]
 80027fe:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002800:	b002      	add	sp, #8
 8002802:	4770      	bx	lr
 8002804:	40021000 	.word	0x40021000

08002808 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002808:	b51f      	push	{r0, r1, r2, r3, r4, lr}

  if(htim_base->Instance==TIM2)
 800280a:	6803      	ldr	r3, [r0, #0]
 800280c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002810:	d10d      	bne.n	800282e <HAL_TIM_Base_MspInit+0x26>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002812:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8002816:	69da      	ldr	r2, [r3, #28]
 8002818:	f042 0201 	orr.w	r2, r2, #1
 800281c:	61da      	str	r2, [r3, #28]
 800281e:	69db      	ldr	r3, [r3, #28]
 8002820:	f003 0301 	and.w	r3, r3, #1
 8002824:	9300      	str	r3, [sp, #0]
 8002826:	9b00      	ldr	r3, [sp, #0]
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 8002828:	b005      	add	sp, #20
 800282a:	f85d fb04 	ldr.w	pc, [sp], #4
  else if(htim_base->Instance==TIM3)
 800282e:	4a1c      	ldr	r2, [pc, #112]	; (80028a0 <HAL_TIM_Base_MspInit+0x98>)
 8002830:	4293      	cmp	r3, r2
 8002832:	d10a      	bne.n	800284a <HAL_TIM_Base_MspInit+0x42>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002834:	4b1b      	ldr	r3, [pc, #108]	; (80028a4 <HAL_TIM_Base_MspInit+0x9c>)
 8002836:	69da      	ldr	r2, [r3, #28]
 8002838:	f042 0202 	orr.w	r2, r2, #2
 800283c:	61da      	str	r2, [r3, #28]
 800283e:	69db      	ldr	r3, [r3, #28]
 8002840:	f003 0302 	and.w	r3, r3, #2
 8002844:	9301      	str	r3, [sp, #4]
 8002846:	9b01      	ldr	r3, [sp, #4]
 8002848:	e7ee      	b.n	8002828 <HAL_TIM_Base_MspInit+0x20>
  else if(htim_base->Instance==TIM6)
 800284a:	4a17      	ldr	r2, [pc, #92]	; (80028a8 <HAL_TIM_Base_MspInit+0xa0>)
 800284c:	4293      	cmp	r3, r2
 800284e:	d112      	bne.n	8002876 <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002850:	4b14      	ldr	r3, [pc, #80]	; (80028a4 <HAL_TIM_Base_MspInit+0x9c>)
 8002852:	69da      	ldr	r2, [r3, #28]
 8002854:	f042 0210 	orr.w	r2, r2, #16
 8002858:	61da      	str	r2, [r3, #28]
 800285a:	69db      	ldr	r3, [r3, #28]
    HAL_NVIC_SetPriority(TIM6_DAC1_IRQn, 0, 0);
 800285c:	2200      	movs	r2, #0
    __HAL_RCC_TIM6_CLK_ENABLE();
 800285e:	f003 0310 	and.w	r3, r3, #16
 8002862:	9302      	str	r3, [sp, #8]
    HAL_NVIC_SetPriority(TIM6_DAC1_IRQn, 0, 0);
 8002864:	2036      	movs	r0, #54	; 0x36
 8002866:	4611      	mov	r1, r2
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002868:	9b02      	ldr	r3, [sp, #8]
    HAL_NVIC_SetPriority(TIM6_DAC1_IRQn, 0, 0);
 800286a:	f7fe f9fd 	bl	8000c68 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC1_IRQn);
 800286e:	2036      	movs	r0, #54	; 0x36
    HAL_NVIC_EnableIRQ(TIM7_DAC2_IRQn);
 8002870:	f7fe fa2e 	bl	8000cd0 <HAL_NVIC_EnableIRQ>
}
 8002874:	e7d8      	b.n	8002828 <HAL_TIM_Base_MspInit+0x20>
  else if(htim_base->Instance==TIM7)
 8002876:	4a0d      	ldr	r2, [pc, #52]	; (80028ac <HAL_TIM_Base_MspInit+0xa4>)
 8002878:	4293      	cmp	r3, r2
 800287a:	d1d5      	bne.n	8002828 <HAL_TIM_Base_MspInit+0x20>
    __HAL_RCC_TIM7_CLK_ENABLE();
 800287c:	4b09      	ldr	r3, [pc, #36]	; (80028a4 <HAL_TIM_Base_MspInit+0x9c>)
 800287e:	69da      	ldr	r2, [r3, #28]
 8002880:	f042 0220 	orr.w	r2, r2, #32
 8002884:	61da      	str	r2, [r3, #28]
 8002886:	69db      	ldr	r3, [r3, #28]
    HAL_NVIC_SetPriority(TIM7_DAC2_IRQn, 0, 0);
 8002888:	2200      	movs	r2, #0
    __HAL_RCC_TIM7_CLK_ENABLE();
 800288a:	f003 0320 	and.w	r3, r3, #32
 800288e:	9303      	str	r3, [sp, #12]
    HAL_NVIC_SetPriority(TIM7_DAC2_IRQn, 0, 0);
 8002890:	2037      	movs	r0, #55	; 0x37
 8002892:	4611      	mov	r1, r2
    __HAL_RCC_TIM7_CLK_ENABLE();
 8002894:	9b03      	ldr	r3, [sp, #12]
    HAL_NVIC_SetPriority(TIM7_DAC2_IRQn, 0, 0);
 8002896:	f7fe f9e7 	bl	8000c68 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_DAC2_IRQn);
 800289a:	2037      	movs	r0, #55	; 0x37
 800289c:	e7e8      	b.n	8002870 <HAL_TIM_Base_MspInit+0x68>
 800289e:	bf00      	nop
 80028a0:	40000400 	.word	0x40000400
 80028a4:	40021000 	.word	0x40021000
 80028a8:	40001000 	.word	0x40001000
 80028ac:	40001400 	.word	0x40001400

080028b0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80028b0:	b510      	push	{r4, lr}
 80028b2:	4604      	mov	r4, r0
 80028b4:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028b6:	2214      	movs	r2, #20
 80028b8:	2100      	movs	r1, #0
 80028ba:	a803      	add	r0, sp, #12
 80028bc:	f000 f90c 	bl	8002ad8 <memset>
  if(htim->Instance==TIM2)
 80028c0:	6823      	ldr	r3, [r4, #0]
 80028c2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80028c6:	d116      	bne.n	80028f6 <HAL_TIM_MspPostInit+0x46>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80028c8:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 80028cc:	695a      	ldr	r2, [r3, #20]
 80028ce:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80028d2:	615a      	str	r2, [r3, #20]
 80028d4:	695b      	ldr	r3, [r3, #20]
 80028d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028da:	9301      	str	r3, [sp, #4]
 80028dc:	9b01      	ldr	r3, [sp, #4]
    /**TIM2 GPIO Configuration    
    PA0     ------> TIM2_CH1 
    */
    GPIO_InitStruct.Pin = IN1A_PWM_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028de:	2202      	movs	r2, #2
    GPIO_InitStruct.Pin = IN1A_PWM_Pin;
 80028e0:	2301      	movs	r3, #1
 80028e2:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028e4:	9204      	str	r2, [sp, #16]
    GPIO_InitStruct.Pin = IN2A_PWM_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
    HAL_GPIO_Init(IN2A_PWM_GPIO_Port, &GPIO_InitStruct);
 80028e6:	a903      	add	r1, sp, #12
 80028e8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80028ec:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(IN2A_PWM_GPIO_Port, &GPIO_InitStruct);
 80028ee:	f7fe fa11 	bl	8000d14 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80028f2:	b008      	add	sp, #32
 80028f4:	bd10      	pop	{r4, pc}
  else if(htim->Instance==TIM3)
 80028f6:	4a09      	ldr	r2, [pc, #36]	; (800291c <HAL_TIM_MspPostInit+0x6c>)
 80028f8:	4293      	cmp	r3, r2
 80028fa:	d1fa      	bne.n	80028f2 <HAL_TIM_MspPostInit+0x42>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80028fc:	4b08      	ldr	r3, [pc, #32]	; (8002920 <HAL_TIM_MspPostInit+0x70>)
 80028fe:	695a      	ldr	r2, [r3, #20]
 8002900:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8002904:	615a      	str	r2, [r3, #20]
 8002906:	695b      	ldr	r3, [r3, #20]
 8002908:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800290c:	9302      	str	r3, [sp, #8]
 800290e:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = IN2A_PWM_Pin;
 8002910:	2310      	movs	r3, #16
 8002912:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002914:	2302      	movs	r3, #2
 8002916:	9304      	str	r3, [sp, #16]
 8002918:	e7e5      	b.n	80028e6 <HAL_TIM_MspPostInit+0x36>
 800291a:	bf00      	nop
 800291c:	40000400 	.word	0x40000400
 8002920:	40021000 	.word	0x40021000

08002924 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002924:	b510      	push	{r4, lr}
 8002926:	4604      	mov	r4, r0
 8002928:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800292a:	2214      	movs	r2, #20
 800292c:	2100      	movs	r1, #0
 800292e:	a803      	add	r0, sp, #12
 8002930:	f000 f8d2 	bl	8002ad8 <memset>
  if(huart->Instance==USART2)
 8002934:	6822      	ldr	r2, [r4, #0]
 8002936:	4b13      	ldr	r3, [pc, #76]	; (8002984 <HAL_UART_MspInit+0x60>)
 8002938:	429a      	cmp	r2, r3
 800293a:	d121      	bne.n	8002980 <HAL_UART_MspInit+0x5c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800293c:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
    GPIO_InitStruct.Pin = VCP_TX_Pin|VCP_RX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002940:	a903      	add	r1, sp, #12
    __HAL_RCC_USART2_CLK_ENABLE();
 8002942:	69da      	ldr	r2, [r3, #28]
 8002944:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8002948:	61da      	str	r2, [r3, #28]
 800294a:	69da      	ldr	r2, [r3, #28]
 800294c:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8002950:	9201      	str	r2, [sp, #4]
 8002952:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002954:	695a      	ldr	r2, [r3, #20]
 8002956:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800295a:	615a      	str	r2, [r3, #20]
 800295c:	695b      	ldr	r3, [r3, #20]
 800295e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002962:	9302      	str	r3, [sp, #8]
 8002964:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = VCP_TX_Pin|VCP_RX_Pin;
 8002966:	f248 0304 	movw	r3, #32772	; 0x8004
 800296a:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800296c:	2302      	movs	r3, #2
 800296e:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002970:	2303      	movs	r3, #3
 8002972:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002974:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002978:	2307      	movs	r3, #7
 800297a:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800297c:	f7fe f9ca 	bl	8000d14 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002980:	b008      	add	sp, #32
 8002982:	bd10      	pop	{r4, pc}
 8002984:	40004400 	.word	0x40004400

08002988 <NMI_Handler>:
 8002988:	4770      	bx	lr

0800298a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800298a:	e7fe      	b.n	800298a <HardFault_Handler>

0800298c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800298c:	e7fe      	b.n	800298c <MemManage_Handler>

0800298e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800298e:	e7fe      	b.n	800298e <BusFault_Handler>

08002990 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002990:	e7fe      	b.n	8002990 <UsageFault_Handler>

08002992 <SVC_Handler>:
 8002992:	4770      	bx	lr

08002994 <DebugMon_Handler>:
 8002994:	4770      	bx	lr

08002996 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002996:	4770      	bx	lr

08002998 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002998:	f7fe b942 	b.w	8000c20 <HAL_IncTick>

0800299c <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 800299c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */
	// Cada pulso del encoder se interrumpe y se llama a cuenta_pulsos
		cuenta_pulsos();
 800299e:	f7ff fd7d 	bl	800249c <cuenta_pulsos>

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 80029a2:	2020      	movs	r0, #32
 80029a4:	f7fe fa78 	bl	8000e98 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 80029a8:	2040      	movs	r0, #64	; 0x40
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80029aa:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 80029ae:	f7fe ba73 	b.w	8000e98 <HAL_GPIO_EXTI_IRQHandler>
	...

080029b4 <TIM6_DAC1_IRQHandler>:

/**
  * @brief This function handles TIM6 global and DAC1 underrun error interrupts.
  */
void TIM6_DAC1_IRQHandler(void)
{
 80029b4:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM6_DAC1_IRQn 0 */
	// Cada ms se interrumpe y se llama a la funcion error, que calcula el error
	error();
 80029b6:	f7ff fe9b 	bl	80026f0 <error>
  /* USER CODE END TIM6_DAC1_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80029ba:	4802      	ldr	r0, [pc, #8]	; (80029c4 <TIM6_DAC1_IRQHandler+0x10>)
  /* USER CODE BEGIN TIM6_DAC1_IRQn 1 */

  /* USER CODE END TIM6_DAC1_IRQn 1 */
}
 80029bc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_TIM_IRQHandler(&htim6);
 80029c0:	f7fe be1e 	b.w	8001600 <HAL_TIM_IRQHandler>
 80029c4:	200013b0 	.word	0x200013b0

080029c8 <TIM7_DAC2_IRQHandler>:
void TIM7_DAC2_IRQHandler(void)
{
  /* USER CODE BEGIN TIM7_DAC2_IRQn 0 */

  /* USER CODE END TIM7_DAC2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80029c8:	4801      	ldr	r0, [pc, #4]	; (80029d0 <TIM7_DAC2_IRQHandler+0x8>)
 80029ca:	f7fe be19 	b.w	8001600 <HAL_TIM_IRQHandler>
 80029ce:	bf00      	nop
 80029d0:	200014a0 	.word	0x200014a0

080029d4 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80029d4:	4915      	ldr	r1, [pc, #84]	; (8002a2c <SystemInit+0x58>)
 80029d6:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 80029da:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80029de:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 80029e2:	4b13      	ldr	r3, [pc, #76]	; (8002a30 <SystemInit+0x5c>)
 80029e4:	681a      	ldr	r2, [r3, #0]
 80029e6:	f042 0201 	orr.w	r2, r2, #1
 80029ea:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR &= 0xF87FC00CU;
 80029ec:	6858      	ldr	r0, [r3, #4]
 80029ee:	4a11      	ldr	r2, [pc, #68]	; (8002a34 <SystemInit+0x60>)
 80029f0:	4002      	ands	r2, r0
 80029f2:	605a      	str	r2, [r3, #4]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 80029f4:	681a      	ldr	r2, [r3, #0]
 80029f6:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 80029fa:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80029fe:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002a00:	681a      	ldr	r2, [r3, #0]
 8002a02:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002a06:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8002a08:	685a      	ldr	r2, [r3, #4]
 8002a0a:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 8002a0e:	605a      	str	r2, [r3, #4]

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= 0xFFFFFFF0U;
 8002a10:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002a12:	f022 020f 	bic.w	r2, r2, #15
 8002a16:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= 0xFF00FCCCU;
 8002a18:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8002a1a:	4a07      	ldr	r2, [pc, #28]	; (8002a38 <SystemInit+0x64>)
 8002a1c:	4002      	ands	r2, r0
 8002a1e:	631a      	str	r2, [r3, #48]	; 0x30

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 8002a20:	2200      	movs	r2, #0
 8002a22:	609a      	str	r2, [r3, #8]

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002a24:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8002a28:	608b      	str	r3, [r1, #8]
 8002a2a:	4770      	bx	lr
 8002a2c:	e000ed00 	.word	0xe000ed00
 8002a30:	40021000 	.word	0x40021000
 8002a34:	f87fc00c 	.word	0xf87fc00c
 8002a38:	ff00fccc 	.word	0xff00fccc

08002a3c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002a3c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002a74 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8002a40:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8002a42:	e003      	b.n	8002a4c <LoopCopyDataInit>

08002a44 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8002a44:	4b0c      	ldr	r3, [pc, #48]	; (8002a78 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8002a46:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8002a48:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8002a4a:	3104      	adds	r1, #4

08002a4c <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8002a4c:	480b      	ldr	r0, [pc, #44]	; (8002a7c <LoopForever+0xa>)
	ldr	r3, =_edata
 8002a4e:	4b0c      	ldr	r3, [pc, #48]	; (8002a80 <LoopForever+0xe>)
	adds	r2, r0, r1
 8002a50:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8002a52:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8002a54:	d3f6      	bcc.n	8002a44 <CopyDataInit>
	ldr	r2, =_sbss
 8002a56:	4a0b      	ldr	r2, [pc, #44]	; (8002a84 <LoopForever+0x12>)
	b	LoopFillZerobss
 8002a58:	e002      	b.n	8002a60 <LoopFillZerobss>

08002a5a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8002a5a:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8002a5c:	f842 3b04 	str.w	r3, [r2], #4

08002a60 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8002a60:	4b09      	ldr	r3, [pc, #36]	; (8002a88 <LoopForever+0x16>)
	cmp	r2, r3
 8002a62:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8002a64:	d3f9      	bcc.n	8002a5a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002a66:	f7ff ffb5 	bl	80029d4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002a6a:	f000 f811 	bl	8002a90 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002a6e:	f7ff fc19 	bl	80022a4 <main>

08002a72 <LoopForever>:

LoopForever:
    b LoopForever
 8002a72:	e7fe      	b.n	8002a72 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002a74:	20003000 	.word	0x20003000
	ldr	r3, =_sidata
 8002a78:	080033d8 	.word	0x080033d8
	ldr	r0, =_sdata
 8002a7c:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8002a80:	20000070 	.word	0x20000070
	ldr	r2, =_sbss
 8002a84:	20000070 	.word	0x20000070
	ldr	r3, = _ebss
 8002a88:	200014e4 	.word	0x200014e4

08002a8c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002a8c:	e7fe      	b.n	8002a8c <ADC1_2_IRQHandler>
	...

08002a90 <__libc_init_array>:
 8002a90:	b570      	push	{r4, r5, r6, lr}
 8002a92:	4e0d      	ldr	r6, [pc, #52]	; (8002ac8 <__libc_init_array+0x38>)
 8002a94:	4c0d      	ldr	r4, [pc, #52]	; (8002acc <__libc_init_array+0x3c>)
 8002a96:	1ba4      	subs	r4, r4, r6
 8002a98:	10a4      	asrs	r4, r4, #2
 8002a9a:	2500      	movs	r5, #0
 8002a9c:	42a5      	cmp	r5, r4
 8002a9e:	d109      	bne.n	8002ab4 <__libc_init_array+0x24>
 8002aa0:	4e0b      	ldr	r6, [pc, #44]	; (8002ad0 <__libc_init_array+0x40>)
 8002aa2:	4c0c      	ldr	r4, [pc, #48]	; (8002ad4 <__libc_init_array+0x44>)
 8002aa4:	f000 fc4c 	bl	8003340 <_init>
 8002aa8:	1ba4      	subs	r4, r4, r6
 8002aaa:	10a4      	asrs	r4, r4, #2
 8002aac:	2500      	movs	r5, #0
 8002aae:	42a5      	cmp	r5, r4
 8002ab0:	d105      	bne.n	8002abe <__libc_init_array+0x2e>
 8002ab2:	bd70      	pop	{r4, r5, r6, pc}
 8002ab4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002ab8:	4798      	blx	r3
 8002aba:	3501      	adds	r5, #1
 8002abc:	e7ee      	b.n	8002a9c <__libc_init_array+0xc>
 8002abe:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002ac2:	4798      	blx	r3
 8002ac4:	3501      	adds	r5, #1
 8002ac6:	e7f2      	b.n	8002aae <__libc_init_array+0x1e>
 8002ac8:	080033d0 	.word	0x080033d0
 8002acc:	080033d0 	.word	0x080033d0
 8002ad0:	080033d0 	.word	0x080033d0
 8002ad4:	080033d4 	.word	0x080033d4

08002ad8 <memset>:
 8002ad8:	4402      	add	r2, r0
 8002ada:	4603      	mov	r3, r0
 8002adc:	4293      	cmp	r3, r2
 8002ade:	d100      	bne.n	8002ae2 <memset+0xa>
 8002ae0:	4770      	bx	lr
 8002ae2:	f803 1b01 	strb.w	r1, [r3], #1
 8002ae6:	e7f9      	b.n	8002adc <memset+0x4>

08002ae8 <siprintf>:
 8002ae8:	b40e      	push	{r1, r2, r3}
 8002aea:	b500      	push	{lr}
 8002aec:	b09c      	sub	sp, #112	; 0x70
 8002aee:	f44f 7102 	mov.w	r1, #520	; 0x208
 8002af2:	ab1d      	add	r3, sp, #116	; 0x74
 8002af4:	f8ad 1014 	strh.w	r1, [sp, #20]
 8002af8:	9002      	str	r0, [sp, #8]
 8002afa:	9006      	str	r0, [sp, #24]
 8002afc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8002b00:	480a      	ldr	r0, [pc, #40]	; (8002b2c <siprintf+0x44>)
 8002b02:	9104      	str	r1, [sp, #16]
 8002b04:	9107      	str	r1, [sp, #28]
 8002b06:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8002b0a:	f853 2b04 	ldr.w	r2, [r3], #4
 8002b0e:	f8ad 1016 	strh.w	r1, [sp, #22]
 8002b12:	6800      	ldr	r0, [r0, #0]
 8002b14:	9301      	str	r3, [sp, #4]
 8002b16:	a902      	add	r1, sp, #8
 8002b18:	f000 f866 	bl	8002be8 <_svfiprintf_r>
 8002b1c:	9b02      	ldr	r3, [sp, #8]
 8002b1e:	2200      	movs	r2, #0
 8002b20:	701a      	strb	r2, [r3, #0]
 8002b22:	b01c      	add	sp, #112	; 0x70
 8002b24:	f85d eb04 	ldr.w	lr, [sp], #4
 8002b28:	b003      	add	sp, #12
 8002b2a:	4770      	bx	lr
 8002b2c:	2000000c 	.word	0x2000000c

08002b30 <__ssputs_r>:
 8002b30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002b34:	688e      	ldr	r6, [r1, #8]
 8002b36:	429e      	cmp	r6, r3
 8002b38:	4682      	mov	sl, r0
 8002b3a:	460c      	mov	r4, r1
 8002b3c:	4691      	mov	r9, r2
 8002b3e:	4698      	mov	r8, r3
 8002b40:	d835      	bhi.n	8002bae <__ssputs_r+0x7e>
 8002b42:	898a      	ldrh	r2, [r1, #12]
 8002b44:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8002b48:	d031      	beq.n	8002bae <__ssputs_r+0x7e>
 8002b4a:	6825      	ldr	r5, [r4, #0]
 8002b4c:	6909      	ldr	r1, [r1, #16]
 8002b4e:	1a6f      	subs	r7, r5, r1
 8002b50:	6965      	ldr	r5, [r4, #20]
 8002b52:	2302      	movs	r3, #2
 8002b54:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002b58:	fb95 f5f3 	sdiv	r5, r5, r3
 8002b5c:	f108 0301 	add.w	r3, r8, #1
 8002b60:	443b      	add	r3, r7
 8002b62:	429d      	cmp	r5, r3
 8002b64:	bf38      	it	cc
 8002b66:	461d      	movcc	r5, r3
 8002b68:	0553      	lsls	r3, r2, #21
 8002b6a:	d531      	bpl.n	8002bd0 <__ssputs_r+0xa0>
 8002b6c:	4629      	mov	r1, r5
 8002b6e:	f000 fb39 	bl	80031e4 <_malloc_r>
 8002b72:	4606      	mov	r6, r0
 8002b74:	b950      	cbnz	r0, 8002b8c <__ssputs_r+0x5c>
 8002b76:	230c      	movs	r3, #12
 8002b78:	f8ca 3000 	str.w	r3, [sl]
 8002b7c:	89a3      	ldrh	r3, [r4, #12]
 8002b7e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002b82:	81a3      	strh	r3, [r4, #12]
 8002b84:	f04f 30ff 	mov.w	r0, #4294967295
 8002b88:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002b8c:	463a      	mov	r2, r7
 8002b8e:	6921      	ldr	r1, [r4, #16]
 8002b90:	f000 fab4 	bl	80030fc <memcpy>
 8002b94:	89a3      	ldrh	r3, [r4, #12]
 8002b96:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8002b9a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002b9e:	81a3      	strh	r3, [r4, #12]
 8002ba0:	6126      	str	r6, [r4, #16]
 8002ba2:	6165      	str	r5, [r4, #20]
 8002ba4:	443e      	add	r6, r7
 8002ba6:	1bed      	subs	r5, r5, r7
 8002ba8:	6026      	str	r6, [r4, #0]
 8002baa:	60a5      	str	r5, [r4, #8]
 8002bac:	4646      	mov	r6, r8
 8002bae:	4546      	cmp	r6, r8
 8002bb0:	bf28      	it	cs
 8002bb2:	4646      	movcs	r6, r8
 8002bb4:	4632      	mov	r2, r6
 8002bb6:	4649      	mov	r1, r9
 8002bb8:	6820      	ldr	r0, [r4, #0]
 8002bba:	f000 faaa 	bl	8003112 <memmove>
 8002bbe:	68a3      	ldr	r3, [r4, #8]
 8002bc0:	1b9b      	subs	r3, r3, r6
 8002bc2:	60a3      	str	r3, [r4, #8]
 8002bc4:	6823      	ldr	r3, [r4, #0]
 8002bc6:	441e      	add	r6, r3
 8002bc8:	6026      	str	r6, [r4, #0]
 8002bca:	2000      	movs	r0, #0
 8002bcc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002bd0:	462a      	mov	r2, r5
 8002bd2:	f000 fb65 	bl	80032a0 <_realloc_r>
 8002bd6:	4606      	mov	r6, r0
 8002bd8:	2800      	cmp	r0, #0
 8002bda:	d1e1      	bne.n	8002ba0 <__ssputs_r+0x70>
 8002bdc:	6921      	ldr	r1, [r4, #16]
 8002bde:	4650      	mov	r0, sl
 8002be0:	f000 fab2 	bl	8003148 <_free_r>
 8002be4:	e7c7      	b.n	8002b76 <__ssputs_r+0x46>
	...

08002be8 <_svfiprintf_r>:
 8002be8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002bec:	b09d      	sub	sp, #116	; 0x74
 8002bee:	4680      	mov	r8, r0
 8002bf0:	9303      	str	r3, [sp, #12]
 8002bf2:	898b      	ldrh	r3, [r1, #12]
 8002bf4:	061c      	lsls	r4, r3, #24
 8002bf6:	460d      	mov	r5, r1
 8002bf8:	4616      	mov	r6, r2
 8002bfa:	d50f      	bpl.n	8002c1c <_svfiprintf_r+0x34>
 8002bfc:	690b      	ldr	r3, [r1, #16]
 8002bfe:	b96b      	cbnz	r3, 8002c1c <_svfiprintf_r+0x34>
 8002c00:	2140      	movs	r1, #64	; 0x40
 8002c02:	f000 faef 	bl	80031e4 <_malloc_r>
 8002c06:	6028      	str	r0, [r5, #0]
 8002c08:	6128      	str	r0, [r5, #16]
 8002c0a:	b928      	cbnz	r0, 8002c18 <_svfiprintf_r+0x30>
 8002c0c:	230c      	movs	r3, #12
 8002c0e:	f8c8 3000 	str.w	r3, [r8]
 8002c12:	f04f 30ff 	mov.w	r0, #4294967295
 8002c16:	e0c5      	b.n	8002da4 <_svfiprintf_r+0x1bc>
 8002c18:	2340      	movs	r3, #64	; 0x40
 8002c1a:	616b      	str	r3, [r5, #20]
 8002c1c:	2300      	movs	r3, #0
 8002c1e:	9309      	str	r3, [sp, #36]	; 0x24
 8002c20:	2320      	movs	r3, #32
 8002c22:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002c26:	2330      	movs	r3, #48	; 0x30
 8002c28:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002c2c:	f04f 0b01 	mov.w	fp, #1
 8002c30:	4637      	mov	r7, r6
 8002c32:	463c      	mov	r4, r7
 8002c34:	f814 3b01 	ldrb.w	r3, [r4], #1
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d13c      	bne.n	8002cb6 <_svfiprintf_r+0xce>
 8002c3c:	ebb7 0a06 	subs.w	sl, r7, r6
 8002c40:	d00b      	beq.n	8002c5a <_svfiprintf_r+0x72>
 8002c42:	4653      	mov	r3, sl
 8002c44:	4632      	mov	r2, r6
 8002c46:	4629      	mov	r1, r5
 8002c48:	4640      	mov	r0, r8
 8002c4a:	f7ff ff71 	bl	8002b30 <__ssputs_r>
 8002c4e:	3001      	adds	r0, #1
 8002c50:	f000 80a3 	beq.w	8002d9a <_svfiprintf_r+0x1b2>
 8002c54:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002c56:	4453      	add	r3, sl
 8002c58:	9309      	str	r3, [sp, #36]	; 0x24
 8002c5a:	783b      	ldrb	r3, [r7, #0]
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	f000 809c 	beq.w	8002d9a <_svfiprintf_r+0x1b2>
 8002c62:	2300      	movs	r3, #0
 8002c64:	f04f 32ff 	mov.w	r2, #4294967295
 8002c68:	9304      	str	r3, [sp, #16]
 8002c6a:	9307      	str	r3, [sp, #28]
 8002c6c:	9205      	str	r2, [sp, #20]
 8002c6e:	9306      	str	r3, [sp, #24]
 8002c70:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002c74:	931a      	str	r3, [sp, #104]	; 0x68
 8002c76:	2205      	movs	r2, #5
 8002c78:	7821      	ldrb	r1, [r4, #0]
 8002c7a:	4850      	ldr	r0, [pc, #320]	; (8002dbc <_svfiprintf_r+0x1d4>)
 8002c7c:	f7fd faa8 	bl	80001d0 <memchr>
 8002c80:	1c67      	adds	r7, r4, #1
 8002c82:	9b04      	ldr	r3, [sp, #16]
 8002c84:	b9d8      	cbnz	r0, 8002cbe <_svfiprintf_r+0xd6>
 8002c86:	06d9      	lsls	r1, r3, #27
 8002c88:	bf44      	itt	mi
 8002c8a:	2220      	movmi	r2, #32
 8002c8c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8002c90:	071a      	lsls	r2, r3, #28
 8002c92:	bf44      	itt	mi
 8002c94:	222b      	movmi	r2, #43	; 0x2b
 8002c96:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8002c9a:	7822      	ldrb	r2, [r4, #0]
 8002c9c:	2a2a      	cmp	r2, #42	; 0x2a
 8002c9e:	d016      	beq.n	8002cce <_svfiprintf_r+0xe6>
 8002ca0:	9a07      	ldr	r2, [sp, #28]
 8002ca2:	2100      	movs	r1, #0
 8002ca4:	200a      	movs	r0, #10
 8002ca6:	4627      	mov	r7, r4
 8002ca8:	3401      	adds	r4, #1
 8002caa:	783b      	ldrb	r3, [r7, #0]
 8002cac:	3b30      	subs	r3, #48	; 0x30
 8002cae:	2b09      	cmp	r3, #9
 8002cb0:	d951      	bls.n	8002d56 <_svfiprintf_r+0x16e>
 8002cb2:	b1c9      	cbz	r1, 8002ce8 <_svfiprintf_r+0x100>
 8002cb4:	e011      	b.n	8002cda <_svfiprintf_r+0xf2>
 8002cb6:	2b25      	cmp	r3, #37	; 0x25
 8002cb8:	d0c0      	beq.n	8002c3c <_svfiprintf_r+0x54>
 8002cba:	4627      	mov	r7, r4
 8002cbc:	e7b9      	b.n	8002c32 <_svfiprintf_r+0x4a>
 8002cbe:	4a3f      	ldr	r2, [pc, #252]	; (8002dbc <_svfiprintf_r+0x1d4>)
 8002cc0:	1a80      	subs	r0, r0, r2
 8002cc2:	fa0b f000 	lsl.w	r0, fp, r0
 8002cc6:	4318      	orrs	r0, r3
 8002cc8:	9004      	str	r0, [sp, #16]
 8002cca:	463c      	mov	r4, r7
 8002ccc:	e7d3      	b.n	8002c76 <_svfiprintf_r+0x8e>
 8002cce:	9a03      	ldr	r2, [sp, #12]
 8002cd0:	1d11      	adds	r1, r2, #4
 8002cd2:	6812      	ldr	r2, [r2, #0]
 8002cd4:	9103      	str	r1, [sp, #12]
 8002cd6:	2a00      	cmp	r2, #0
 8002cd8:	db01      	blt.n	8002cde <_svfiprintf_r+0xf6>
 8002cda:	9207      	str	r2, [sp, #28]
 8002cdc:	e004      	b.n	8002ce8 <_svfiprintf_r+0x100>
 8002cde:	4252      	negs	r2, r2
 8002ce0:	f043 0302 	orr.w	r3, r3, #2
 8002ce4:	9207      	str	r2, [sp, #28]
 8002ce6:	9304      	str	r3, [sp, #16]
 8002ce8:	783b      	ldrb	r3, [r7, #0]
 8002cea:	2b2e      	cmp	r3, #46	; 0x2e
 8002cec:	d10e      	bne.n	8002d0c <_svfiprintf_r+0x124>
 8002cee:	787b      	ldrb	r3, [r7, #1]
 8002cf0:	2b2a      	cmp	r3, #42	; 0x2a
 8002cf2:	f107 0101 	add.w	r1, r7, #1
 8002cf6:	d132      	bne.n	8002d5e <_svfiprintf_r+0x176>
 8002cf8:	9b03      	ldr	r3, [sp, #12]
 8002cfa:	1d1a      	adds	r2, r3, #4
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	9203      	str	r2, [sp, #12]
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	bfb8      	it	lt
 8002d04:	f04f 33ff 	movlt.w	r3, #4294967295
 8002d08:	3702      	adds	r7, #2
 8002d0a:	9305      	str	r3, [sp, #20]
 8002d0c:	4c2c      	ldr	r4, [pc, #176]	; (8002dc0 <_svfiprintf_r+0x1d8>)
 8002d0e:	7839      	ldrb	r1, [r7, #0]
 8002d10:	2203      	movs	r2, #3
 8002d12:	4620      	mov	r0, r4
 8002d14:	f7fd fa5c 	bl	80001d0 <memchr>
 8002d18:	b138      	cbz	r0, 8002d2a <_svfiprintf_r+0x142>
 8002d1a:	2340      	movs	r3, #64	; 0x40
 8002d1c:	1b00      	subs	r0, r0, r4
 8002d1e:	fa03 f000 	lsl.w	r0, r3, r0
 8002d22:	9b04      	ldr	r3, [sp, #16]
 8002d24:	4303      	orrs	r3, r0
 8002d26:	9304      	str	r3, [sp, #16]
 8002d28:	3701      	adds	r7, #1
 8002d2a:	7839      	ldrb	r1, [r7, #0]
 8002d2c:	4825      	ldr	r0, [pc, #148]	; (8002dc4 <_svfiprintf_r+0x1dc>)
 8002d2e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002d32:	2206      	movs	r2, #6
 8002d34:	1c7e      	adds	r6, r7, #1
 8002d36:	f7fd fa4b 	bl	80001d0 <memchr>
 8002d3a:	2800      	cmp	r0, #0
 8002d3c:	d035      	beq.n	8002daa <_svfiprintf_r+0x1c2>
 8002d3e:	4b22      	ldr	r3, [pc, #136]	; (8002dc8 <_svfiprintf_r+0x1e0>)
 8002d40:	b9fb      	cbnz	r3, 8002d82 <_svfiprintf_r+0x19a>
 8002d42:	9b03      	ldr	r3, [sp, #12]
 8002d44:	3307      	adds	r3, #7
 8002d46:	f023 0307 	bic.w	r3, r3, #7
 8002d4a:	3308      	adds	r3, #8
 8002d4c:	9303      	str	r3, [sp, #12]
 8002d4e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002d50:	444b      	add	r3, r9
 8002d52:	9309      	str	r3, [sp, #36]	; 0x24
 8002d54:	e76c      	b.n	8002c30 <_svfiprintf_r+0x48>
 8002d56:	fb00 3202 	mla	r2, r0, r2, r3
 8002d5a:	2101      	movs	r1, #1
 8002d5c:	e7a3      	b.n	8002ca6 <_svfiprintf_r+0xbe>
 8002d5e:	2300      	movs	r3, #0
 8002d60:	9305      	str	r3, [sp, #20]
 8002d62:	4618      	mov	r0, r3
 8002d64:	240a      	movs	r4, #10
 8002d66:	460f      	mov	r7, r1
 8002d68:	3101      	adds	r1, #1
 8002d6a:	783a      	ldrb	r2, [r7, #0]
 8002d6c:	3a30      	subs	r2, #48	; 0x30
 8002d6e:	2a09      	cmp	r2, #9
 8002d70:	d903      	bls.n	8002d7a <_svfiprintf_r+0x192>
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d0ca      	beq.n	8002d0c <_svfiprintf_r+0x124>
 8002d76:	9005      	str	r0, [sp, #20]
 8002d78:	e7c8      	b.n	8002d0c <_svfiprintf_r+0x124>
 8002d7a:	fb04 2000 	mla	r0, r4, r0, r2
 8002d7e:	2301      	movs	r3, #1
 8002d80:	e7f1      	b.n	8002d66 <_svfiprintf_r+0x17e>
 8002d82:	ab03      	add	r3, sp, #12
 8002d84:	9300      	str	r3, [sp, #0]
 8002d86:	462a      	mov	r2, r5
 8002d88:	4b10      	ldr	r3, [pc, #64]	; (8002dcc <_svfiprintf_r+0x1e4>)
 8002d8a:	a904      	add	r1, sp, #16
 8002d8c:	4640      	mov	r0, r8
 8002d8e:	f3af 8000 	nop.w
 8002d92:	f1b0 3fff 	cmp.w	r0, #4294967295
 8002d96:	4681      	mov	r9, r0
 8002d98:	d1d9      	bne.n	8002d4e <_svfiprintf_r+0x166>
 8002d9a:	89ab      	ldrh	r3, [r5, #12]
 8002d9c:	065b      	lsls	r3, r3, #25
 8002d9e:	f53f af38 	bmi.w	8002c12 <_svfiprintf_r+0x2a>
 8002da2:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002da4:	b01d      	add	sp, #116	; 0x74
 8002da6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002daa:	ab03      	add	r3, sp, #12
 8002dac:	9300      	str	r3, [sp, #0]
 8002dae:	462a      	mov	r2, r5
 8002db0:	4b06      	ldr	r3, [pc, #24]	; (8002dcc <_svfiprintf_r+0x1e4>)
 8002db2:	a904      	add	r1, sp, #16
 8002db4:	4640      	mov	r0, r8
 8002db6:	f000 f881 	bl	8002ebc <_printf_i>
 8002dba:	e7ea      	b.n	8002d92 <_svfiprintf_r+0x1aa>
 8002dbc:	0800339a 	.word	0x0800339a
 8002dc0:	080033a0 	.word	0x080033a0
 8002dc4:	080033a4 	.word	0x080033a4
 8002dc8:	00000000 	.word	0x00000000
 8002dcc:	08002b31 	.word	0x08002b31

08002dd0 <_printf_common>:
 8002dd0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002dd4:	4691      	mov	r9, r2
 8002dd6:	461f      	mov	r7, r3
 8002dd8:	688a      	ldr	r2, [r1, #8]
 8002dda:	690b      	ldr	r3, [r1, #16]
 8002ddc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002de0:	4293      	cmp	r3, r2
 8002de2:	bfb8      	it	lt
 8002de4:	4613      	movlt	r3, r2
 8002de6:	f8c9 3000 	str.w	r3, [r9]
 8002dea:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002dee:	4606      	mov	r6, r0
 8002df0:	460c      	mov	r4, r1
 8002df2:	b112      	cbz	r2, 8002dfa <_printf_common+0x2a>
 8002df4:	3301      	adds	r3, #1
 8002df6:	f8c9 3000 	str.w	r3, [r9]
 8002dfa:	6823      	ldr	r3, [r4, #0]
 8002dfc:	0699      	lsls	r1, r3, #26
 8002dfe:	bf42      	ittt	mi
 8002e00:	f8d9 3000 	ldrmi.w	r3, [r9]
 8002e04:	3302      	addmi	r3, #2
 8002e06:	f8c9 3000 	strmi.w	r3, [r9]
 8002e0a:	6825      	ldr	r5, [r4, #0]
 8002e0c:	f015 0506 	ands.w	r5, r5, #6
 8002e10:	d107      	bne.n	8002e22 <_printf_common+0x52>
 8002e12:	f104 0a19 	add.w	sl, r4, #25
 8002e16:	68e3      	ldr	r3, [r4, #12]
 8002e18:	f8d9 2000 	ldr.w	r2, [r9]
 8002e1c:	1a9b      	subs	r3, r3, r2
 8002e1e:	429d      	cmp	r5, r3
 8002e20:	db29      	blt.n	8002e76 <_printf_common+0xa6>
 8002e22:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8002e26:	6822      	ldr	r2, [r4, #0]
 8002e28:	3300      	adds	r3, #0
 8002e2a:	bf18      	it	ne
 8002e2c:	2301      	movne	r3, #1
 8002e2e:	0692      	lsls	r2, r2, #26
 8002e30:	d42e      	bmi.n	8002e90 <_printf_common+0xc0>
 8002e32:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002e36:	4639      	mov	r1, r7
 8002e38:	4630      	mov	r0, r6
 8002e3a:	47c0      	blx	r8
 8002e3c:	3001      	adds	r0, #1
 8002e3e:	d021      	beq.n	8002e84 <_printf_common+0xb4>
 8002e40:	6823      	ldr	r3, [r4, #0]
 8002e42:	68e5      	ldr	r5, [r4, #12]
 8002e44:	f8d9 2000 	ldr.w	r2, [r9]
 8002e48:	f003 0306 	and.w	r3, r3, #6
 8002e4c:	2b04      	cmp	r3, #4
 8002e4e:	bf08      	it	eq
 8002e50:	1aad      	subeq	r5, r5, r2
 8002e52:	68a3      	ldr	r3, [r4, #8]
 8002e54:	6922      	ldr	r2, [r4, #16]
 8002e56:	bf0c      	ite	eq
 8002e58:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002e5c:	2500      	movne	r5, #0
 8002e5e:	4293      	cmp	r3, r2
 8002e60:	bfc4      	itt	gt
 8002e62:	1a9b      	subgt	r3, r3, r2
 8002e64:	18ed      	addgt	r5, r5, r3
 8002e66:	f04f 0900 	mov.w	r9, #0
 8002e6a:	341a      	adds	r4, #26
 8002e6c:	454d      	cmp	r5, r9
 8002e6e:	d11b      	bne.n	8002ea8 <_printf_common+0xd8>
 8002e70:	2000      	movs	r0, #0
 8002e72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002e76:	2301      	movs	r3, #1
 8002e78:	4652      	mov	r2, sl
 8002e7a:	4639      	mov	r1, r7
 8002e7c:	4630      	mov	r0, r6
 8002e7e:	47c0      	blx	r8
 8002e80:	3001      	adds	r0, #1
 8002e82:	d103      	bne.n	8002e8c <_printf_common+0xbc>
 8002e84:	f04f 30ff 	mov.w	r0, #4294967295
 8002e88:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002e8c:	3501      	adds	r5, #1
 8002e8e:	e7c2      	b.n	8002e16 <_printf_common+0x46>
 8002e90:	18e1      	adds	r1, r4, r3
 8002e92:	1c5a      	adds	r2, r3, #1
 8002e94:	2030      	movs	r0, #48	; 0x30
 8002e96:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002e9a:	4422      	add	r2, r4
 8002e9c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002ea0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002ea4:	3302      	adds	r3, #2
 8002ea6:	e7c4      	b.n	8002e32 <_printf_common+0x62>
 8002ea8:	2301      	movs	r3, #1
 8002eaa:	4622      	mov	r2, r4
 8002eac:	4639      	mov	r1, r7
 8002eae:	4630      	mov	r0, r6
 8002eb0:	47c0      	blx	r8
 8002eb2:	3001      	adds	r0, #1
 8002eb4:	d0e6      	beq.n	8002e84 <_printf_common+0xb4>
 8002eb6:	f109 0901 	add.w	r9, r9, #1
 8002eba:	e7d7      	b.n	8002e6c <_printf_common+0x9c>

08002ebc <_printf_i>:
 8002ebc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002ec0:	4617      	mov	r7, r2
 8002ec2:	7e0a      	ldrb	r2, [r1, #24]
 8002ec4:	b085      	sub	sp, #20
 8002ec6:	2a6e      	cmp	r2, #110	; 0x6e
 8002ec8:	4698      	mov	r8, r3
 8002eca:	4606      	mov	r6, r0
 8002ecc:	460c      	mov	r4, r1
 8002ece:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8002ed0:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8002ed4:	f000 80bc 	beq.w	8003050 <_printf_i+0x194>
 8002ed8:	d81a      	bhi.n	8002f10 <_printf_i+0x54>
 8002eda:	2a63      	cmp	r2, #99	; 0x63
 8002edc:	d02e      	beq.n	8002f3c <_printf_i+0x80>
 8002ede:	d80a      	bhi.n	8002ef6 <_printf_i+0x3a>
 8002ee0:	2a00      	cmp	r2, #0
 8002ee2:	f000 80c8 	beq.w	8003076 <_printf_i+0x1ba>
 8002ee6:	2a58      	cmp	r2, #88	; 0x58
 8002ee8:	f000 808a 	beq.w	8003000 <_printf_i+0x144>
 8002eec:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002ef0:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8002ef4:	e02a      	b.n	8002f4c <_printf_i+0x90>
 8002ef6:	2a64      	cmp	r2, #100	; 0x64
 8002ef8:	d001      	beq.n	8002efe <_printf_i+0x42>
 8002efa:	2a69      	cmp	r2, #105	; 0x69
 8002efc:	d1f6      	bne.n	8002eec <_printf_i+0x30>
 8002efe:	6821      	ldr	r1, [r4, #0]
 8002f00:	681a      	ldr	r2, [r3, #0]
 8002f02:	f011 0f80 	tst.w	r1, #128	; 0x80
 8002f06:	d023      	beq.n	8002f50 <_printf_i+0x94>
 8002f08:	1d11      	adds	r1, r2, #4
 8002f0a:	6019      	str	r1, [r3, #0]
 8002f0c:	6813      	ldr	r3, [r2, #0]
 8002f0e:	e027      	b.n	8002f60 <_printf_i+0xa4>
 8002f10:	2a73      	cmp	r2, #115	; 0x73
 8002f12:	f000 80b4 	beq.w	800307e <_printf_i+0x1c2>
 8002f16:	d808      	bhi.n	8002f2a <_printf_i+0x6e>
 8002f18:	2a6f      	cmp	r2, #111	; 0x6f
 8002f1a:	d02a      	beq.n	8002f72 <_printf_i+0xb6>
 8002f1c:	2a70      	cmp	r2, #112	; 0x70
 8002f1e:	d1e5      	bne.n	8002eec <_printf_i+0x30>
 8002f20:	680a      	ldr	r2, [r1, #0]
 8002f22:	f042 0220 	orr.w	r2, r2, #32
 8002f26:	600a      	str	r2, [r1, #0]
 8002f28:	e003      	b.n	8002f32 <_printf_i+0x76>
 8002f2a:	2a75      	cmp	r2, #117	; 0x75
 8002f2c:	d021      	beq.n	8002f72 <_printf_i+0xb6>
 8002f2e:	2a78      	cmp	r2, #120	; 0x78
 8002f30:	d1dc      	bne.n	8002eec <_printf_i+0x30>
 8002f32:	2278      	movs	r2, #120	; 0x78
 8002f34:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8002f38:	496e      	ldr	r1, [pc, #440]	; (80030f4 <_printf_i+0x238>)
 8002f3a:	e064      	b.n	8003006 <_printf_i+0x14a>
 8002f3c:	681a      	ldr	r2, [r3, #0]
 8002f3e:	f101 0542 	add.w	r5, r1, #66	; 0x42
 8002f42:	1d11      	adds	r1, r2, #4
 8002f44:	6019      	str	r1, [r3, #0]
 8002f46:	6813      	ldr	r3, [r2, #0]
 8002f48:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002f4c:	2301      	movs	r3, #1
 8002f4e:	e0a3      	b.n	8003098 <_printf_i+0x1dc>
 8002f50:	f011 0f40 	tst.w	r1, #64	; 0x40
 8002f54:	f102 0104 	add.w	r1, r2, #4
 8002f58:	6019      	str	r1, [r3, #0]
 8002f5a:	d0d7      	beq.n	8002f0c <_printf_i+0x50>
 8002f5c:	f9b2 3000 	ldrsh.w	r3, [r2]
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	da03      	bge.n	8002f6c <_printf_i+0xb0>
 8002f64:	222d      	movs	r2, #45	; 0x2d
 8002f66:	425b      	negs	r3, r3
 8002f68:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8002f6c:	4962      	ldr	r1, [pc, #392]	; (80030f8 <_printf_i+0x23c>)
 8002f6e:	220a      	movs	r2, #10
 8002f70:	e017      	b.n	8002fa2 <_printf_i+0xe6>
 8002f72:	6820      	ldr	r0, [r4, #0]
 8002f74:	6819      	ldr	r1, [r3, #0]
 8002f76:	f010 0f80 	tst.w	r0, #128	; 0x80
 8002f7a:	d003      	beq.n	8002f84 <_printf_i+0xc8>
 8002f7c:	1d08      	adds	r0, r1, #4
 8002f7e:	6018      	str	r0, [r3, #0]
 8002f80:	680b      	ldr	r3, [r1, #0]
 8002f82:	e006      	b.n	8002f92 <_printf_i+0xd6>
 8002f84:	f010 0f40 	tst.w	r0, #64	; 0x40
 8002f88:	f101 0004 	add.w	r0, r1, #4
 8002f8c:	6018      	str	r0, [r3, #0]
 8002f8e:	d0f7      	beq.n	8002f80 <_printf_i+0xc4>
 8002f90:	880b      	ldrh	r3, [r1, #0]
 8002f92:	4959      	ldr	r1, [pc, #356]	; (80030f8 <_printf_i+0x23c>)
 8002f94:	2a6f      	cmp	r2, #111	; 0x6f
 8002f96:	bf14      	ite	ne
 8002f98:	220a      	movne	r2, #10
 8002f9a:	2208      	moveq	r2, #8
 8002f9c:	2000      	movs	r0, #0
 8002f9e:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 8002fa2:	6865      	ldr	r5, [r4, #4]
 8002fa4:	60a5      	str	r5, [r4, #8]
 8002fa6:	2d00      	cmp	r5, #0
 8002fa8:	f2c0 809c 	blt.w	80030e4 <_printf_i+0x228>
 8002fac:	6820      	ldr	r0, [r4, #0]
 8002fae:	f020 0004 	bic.w	r0, r0, #4
 8002fb2:	6020      	str	r0, [r4, #0]
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d13f      	bne.n	8003038 <_printf_i+0x17c>
 8002fb8:	2d00      	cmp	r5, #0
 8002fba:	f040 8095 	bne.w	80030e8 <_printf_i+0x22c>
 8002fbe:	4675      	mov	r5, lr
 8002fc0:	2a08      	cmp	r2, #8
 8002fc2:	d10b      	bne.n	8002fdc <_printf_i+0x120>
 8002fc4:	6823      	ldr	r3, [r4, #0]
 8002fc6:	07da      	lsls	r2, r3, #31
 8002fc8:	d508      	bpl.n	8002fdc <_printf_i+0x120>
 8002fca:	6923      	ldr	r3, [r4, #16]
 8002fcc:	6862      	ldr	r2, [r4, #4]
 8002fce:	429a      	cmp	r2, r3
 8002fd0:	bfde      	ittt	le
 8002fd2:	2330      	movle	r3, #48	; 0x30
 8002fd4:	f805 3c01 	strble.w	r3, [r5, #-1]
 8002fd8:	f105 35ff 	addle.w	r5, r5, #4294967295
 8002fdc:	ebae 0305 	sub.w	r3, lr, r5
 8002fe0:	6123      	str	r3, [r4, #16]
 8002fe2:	f8cd 8000 	str.w	r8, [sp]
 8002fe6:	463b      	mov	r3, r7
 8002fe8:	aa03      	add	r2, sp, #12
 8002fea:	4621      	mov	r1, r4
 8002fec:	4630      	mov	r0, r6
 8002fee:	f7ff feef 	bl	8002dd0 <_printf_common>
 8002ff2:	3001      	adds	r0, #1
 8002ff4:	d155      	bne.n	80030a2 <_printf_i+0x1e6>
 8002ff6:	f04f 30ff 	mov.w	r0, #4294967295
 8002ffa:	b005      	add	sp, #20
 8002ffc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003000:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8003004:	493c      	ldr	r1, [pc, #240]	; (80030f8 <_printf_i+0x23c>)
 8003006:	6822      	ldr	r2, [r4, #0]
 8003008:	6818      	ldr	r0, [r3, #0]
 800300a:	f012 0f80 	tst.w	r2, #128	; 0x80
 800300e:	f100 0504 	add.w	r5, r0, #4
 8003012:	601d      	str	r5, [r3, #0]
 8003014:	d001      	beq.n	800301a <_printf_i+0x15e>
 8003016:	6803      	ldr	r3, [r0, #0]
 8003018:	e002      	b.n	8003020 <_printf_i+0x164>
 800301a:	0655      	lsls	r5, r2, #25
 800301c:	d5fb      	bpl.n	8003016 <_printf_i+0x15a>
 800301e:	8803      	ldrh	r3, [r0, #0]
 8003020:	07d0      	lsls	r0, r2, #31
 8003022:	bf44      	itt	mi
 8003024:	f042 0220 	orrmi.w	r2, r2, #32
 8003028:	6022      	strmi	r2, [r4, #0]
 800302a:	b91b      	cbnz	r3, 8003034 <_printf_i+0x178>
 800302c:	6822      	ldr	r2, [r4, #0]
 800302e:	f022 0220 	bic.w	r2, r2, #32
 8003032:	6022      	str	r2, [r4, #0]
 8003034:	2210      	movs	r2, #16
 8003036:	e7b1      	b.n	8002f9c <_printf_i+0xe0>
 8003038:	4675      	mov	r5, lr
 800303a:	fbb3 f0f2 	udiv	r0, r3, r2
 800303e:	fb02 3310 	mls	r3, r2, r0, r3
 8003042:	5ccb      	ldrb	r3, [r1, r3]
 8003044:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8003048:	4603      	mov	r3, r0
 800304a:	2800      	cmp	r0, #0
 800304c:	d1f5      	bne.n	800303a <_printf_i+0x17e>
 800304e:	e7b7      	b.n	8002fc0 <_printf_i+0x104>
 8003050:	6808      	ldr	r0, [r1, #0]
 8003052:	681a      	ldr	r2, [r3, #0]
 8003054:	6949      	ldr	r1, [r1, #20]
 8003056:	f010 0f80 	tst.w	r0, #128	; 0x80
 800305a:	d004      	beq.n	8003066 <_printf_i+0x1aa>
 800305c:	1d10      	adds	r0, r2, #4
 800305e:	6018      	str	r0, [r3, #0]
 8003060:	6813      	ldr	r3, [r2, #0]
 8003062:	6019      	str	r1, [r3, #0]
 8003064:	e007      	b.n	8003076 <_printf_i+0x1ba>
 8003066:	f010 0f40 	tst.w	r0, #64	; 0x40
 800306a:	f102 0004 	add.w	r0, r2, #4
 800306e:	6018      	str	r0, [r3, #0]
 8003070:	6813      	ldr	r3, [r2, #0]
 8003072:	d0f6      	beq.n	8003062 <_printf_i+0x1a6>
 8003074:	8019      	strh	r1, [r3, #0]
 8003076:	2300      	movs	r3, #0
 8003078:	6123      	str	r3, [r4, #16]
 800307a:	4675      	mov	r5, lr
 800307c:	e7b1      	b.n	8002fe2 <_printf_i+0x126>
 800307e:	681a      	ldr	r2, [r3, #0]
 8003080:	1d11      	adds	r1, r2, #4
 8003082:	6019      	str	r1, [r3, #0]
 8003084:	6815      	ldr	r5, [r2, #0]
 8003086:	6862      	ldr	r2, [r4, #4]
 8003088:	2100      	movs	r1, #0
 800308a:	4628      	mov	r0, r5
 800308c:	f7fd f8a0 	bl	80001d0 <memchr>
 8003090:	b108      	cbz	r0, 8003096 <_printf_i+0x1da>
 8003092:	1b40      	subs	r0, r0, r5
 8003094:	6060      	str	r0, [r4, #4]
 8003096:	6863      	ldr	r3, [r4, #4]
 8003098:	6123      	str	r3, [r4, #16]
 800309a:	2300      	movs	r3, #0
 800309c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80030a0:	e79f      	b.n	8002fe2 <_printf_i+0x126>
 80030a2:	6923      	ldr	r3, [r4, #16]
 80030a4:	462a      	mov	r2, r5
 80030a6:	4639      	mov	r1, r7
 80030a8:	4630      	mov	r0, r6
 80030aa:	47c0      	blx	r8
 80030ac:	3001      	adds	r0, #1
 80030ae:	d0a2      	beq.n	8002ff6 <_printf_i+0x13a>
 80030b0:	6823      	ldr	r3, [r4, #0]
 80030b2:	079b      	lsls	r3, r3, #30
 80030b4:	d507      	bpl.n	80030c6 <_printf_i+0x20a>
 80030b6:	2500      	movs	r5, #0
 80030b8:	f104 0919 	add.w	r9, r4, #25
 80030bc:	68e3      	ldr	r3, [r4, #12]
 80030be:	9a03      	ldr	r2, [sp, #12]
 80030c0:	1a9b      	subs	r3, r3, r2
 80030c2:	429d      	cmp	r5, r3
 80030c4:	db05      	blt.n	80030d2 <_printf_i+0x216>
 80030c6:	68e0      	ldr	r0, [r4, #12]
 80030c8:	9b03      	ldr	r3, [sp, #12]
 80030ca:	4298      	cmp	r0, r3
 80030cc:	bfb8      	it	lt
 80030ce:	4618      	movlt	r0, r3
 80030d0:	e793      	b.n	8002ffa <_printf_i+0x13e>
 80030d2:	2301      	movs	r3, #1
 80030d4:	464a      	mov	r2, r9
 80030d6:	4639      	mov	r1, r7
 80030d8:	4630      	mov	r0, r6
 80030da:	47c0      	blx	r8
 80030dc:	3001      	adds	r0, #1
 80030de:	d08a      	beq.n	8002ff6 <_printf_i+0x13a>
 80030e0:	3501      	adds	r5, #1
 80030e2:	e7eb      	b.n	80030bc <_printf_i+0x200>
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d1a7      	bne.n	8003038 <_printf_i+0x17c>
 80030e8:	780b      	ldrb	r3, [r1, #0]
 80030ea:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80030ee:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80030f2:	e765      	b.n	8002fc0 <_printf_i+0x104>
 80030f4:	080033bc 	.word	0x080033bc
 80030f8:	080033ab 	.word	0x080033ab

080030fc <memcpy>:
 80030fc:	b510      	push	{r4, lr}
 80030fe:	1e43      	subs	r3, r0, #1
 8003100:	440a      	add	r2, r1
 8003102:	4291      	cmp	r1, r2
 8003104:	d100      	bne.n	8003108 <memcpy+0xc>
 8003106:	bd10      	pop	{r4, pc}
 8003108:	f811 4b01 	ldrb.w	r4, [r1], #1
 800310c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003110:	e7f7      	b.n	8003102 <memcpy+0x6>

08003112 <memmove>:
 8003112:	4288      	cmp	r0, r1
 8003114:	b510      	push	{r4, lr}
 8003116:	eb01 0302 	add.w	r3, r1, r2
 800311a:	d803      	bhi.n	8003124 <memmove+0x12>
 800311c:	1e42      	subs	r2, r0, #1
 800311e:	4299      	cmp	r1, r3
 8003120:	d10c      	bne.n	800313c <memmove+0x2a>
 8003122:	bd10      	pop	{r4, pc}
 8003124:	4298      	cmp	r0, r3
 8003126:	d2f9      	bcs.n	800311c <memmove+0xa>
 8003128:	1881      	adds	r1, r0, r2
 800312a:	1ad2      	subs	r2, r2, r3
 800312c:	42d3      	cmn	r3, r2
 800312e:	d100      	bne.n	8003132 <memmove+0x20>
 8003130:	bd10      	pop	{r4, pc}
 8003132:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003136:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800313a:	e7f7      	b.n	800312c <memmove+0x1a>
 800313c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003140:	f802 4f01 	strb.w	r4, [r2, #1]!
 8003144:	e7eb      	b.n	800311e <memmove+0xc>
	...

08003148 <_free_r>:
 8003148:	b538      	push	{r3, r4, r5, lr}
 800314a:	4605      	mov	r5, r0
 800314c:	2900      	cmp	r1, #0
 800314e:	d045      	beq.n	80031dc <_free_r+0x94>
 8003150:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003154:	1f0c      	subs	r4, r1, #4
 8003156:	2b00      	cmp	r3, #0
 8003158:	bfb8      	it	lt
 800315a:	18e4      	addlt	r4, r4, r3
 800315c:	f000 f8d6 	bl	800330c <__malloc_lock>
 8003160:	4a1f      	ldr	r2, [pc, #124]	; (80031e0 <_free_r+0x98>)
 8003162:	6813      	ldr	r3, [r2, #0]
 8003164:	4610      	mov	r0, r2
 8003166:	b933      	cbnz	r3, 8003176 <_free_r+0x2e>
 8003168:	6063      	str	r3, [r4, #4]
 800316a:	6014      	str	r4, [r2, #0]
 800316c:	4628      	mov	r0, r5
 800316e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003172:	f000 b8cc 	b.w	800330e <__malloc_unlock>
 8003176:	42a3      	cmp	r3, r4
 8003178:	d90c      	bls.n	8003194 <_free_r+0x4c>
 800317a:	6821      	ldr	r1, [r4, #0]
 800317c:	1862      	adds	r2, r4, r1
 800317e:	4293      	cmp	r3, r2
 8003180:	bf04      	itt	eq
 8003182:	681a      	ldreq	r2, [r3, #0]
 8003184:	685b      	ldreq	r3, [r3, #4]
 8003186:	6063      	str	r3, [r4, #4]
 8003188:	bf04      	itt	eq
 800318a:	1852      	addeq	r2, r2, r1
 800318c:	6022      	streq	r2, [r4, #0]
 800318e:	6004      	str	r4, [r0, #0]
 8003190:	e7ec      	b.n	800316c <_free_r+0x24>
 8003192:	4613      	mov	r3, r2
 8003194:	685a      	ldr	r2, [r3, #4]
 8003196:	b10a      	cbz	r2, 800319c <_free_r+0x54>
 8003198:	42a2      	cmp	r2, r4
 800319a:	d9fa      	bls.n	8003192 <_free_r+0x4a>
 800319c:	6819      	ldr	r1, [r3, #0]
 800319e:	1858      	adds	r0, r3, r1
 80031a0:	42a0      	cmp	r0, r4
 80031a2:	d10b      	bne.n	80031bc <_free_r+0x74>
 80031a4:	6820      	ldr	r0, [r4, #0]
 80031a6:	4401      	add	r1, r0
 80031a8:	1858      	adds	r0, r3, r1
 80031aa:	4282      	cmp	r2, r0
 80031ac:	6019      	str	r1, [r3, #0]
 80031ae:	d1dd      	bne.n	800316c <_free_r+0x24>
 80031b0:	6810      	ldr	r0, [r2, #0]
 80031b2:	6852      	ldr	r2, [r2, #4]
 80031b4:	605a      	str	r2, [r3, #4]
 80031b6:	4401      	add	r1, r0
 80031b8:	6019      	str	r1, [r3, #0]
 80031ba:	e7d7      	b.n	800316c <_free_r+0x24>
 80031bc:	d902      	bls.n	80031c4 <_free_r+0x7c>
 80031be:	230c      	movs	r3, #12
 80031c0:	602b      	str	r3, [r5, #0]
 80031c2:	e7d3      	b.n	800316c <_free_r+0x24>
 80031c4:	6820      	ldr	r0, [r4, #0]
 80031c6:	1821      	adds	r1, r4, r0
 80031c8:	428a      	cmp	r2, r1
 80031ca:	bf04      	itt	eq
 80031cc:	6811      	ldreq	r1, [r2, #0]
 80031ce:	6852      	ldreq	r2, [r2, #4]
 80031d0:	6062      	str	r2, [r4, #4]
 80031d2:	bf04      	itt	eq
 80031d4:	1809      	addeq	r1, r1, r0
 80031d6:	6021      	streq	r1, [r4, #0]
 80031d8:	605c      	str	r4, [r3, #4]
 80031da:	e7c7      	b.n	800316c <_free_r+0x24>
 80031dc:	bd38      	pop	{r3, r4, r5, pc}
 80031de:	bf00      	nop
 80031e0:	20001360 	.word	0x20001360

080031e4 <_malloc_r>:
 80031e4:	b570      	push	{r4, r5, r6, lr}
 80031e6:	1ccd      	adds	r5, r1, #3
 80031e8:	f025 0503 	bic.w	r5, r5, #3
 80031ec:	3508      	adds	r5, #8
 80031ee:	2d0c      	cmp	r5, #12
 80031f0:	bf38      	it	cc
 80031f2:	250c      	movcc	r5, #12
 80031f4:	2d00      	cmp	r5, #0
 80031f6:	4606      	mov	r6, r0
 80031f8:	db01      	blt.n	80031fe <_malloc_r+0x1a>
 80031fa:	42a9      	cmp	r1, r5
 80031fc:	d903      	bls.n	8003206 <_malloc_r+0x22>
 80031fe:	230c      	movs	r3, #12
 8003200:	6033      	str	r3, [r6, #0]
 8003202:	2000      	movs	r0, #0
 8003204:	bd70      	pop	{r4, r5, r6, pc}
 8003206:	f000 f881 	bl	800330c <__malloc_lock>
 800320a:	4a23      	ldr	r2, [pc, #140]	; (8003298 <_malloc_r+0xb4>)
 800320c:	6814      	ldr	r4, [r2, #0]
 800320e:	4621      	mov	r1, r4
 8003210:	b991      	cbnz	r1, 8003238 <_malloc_r+0x54>
 8003212:	4c22      	ldr	r4, [pc, #136]	; (800329c <_malloc_r+0xb8>)
 8003214:	6823      	ldr	r3, [r4, #0]
 8003216:	b91b      	cbnz	r3, 8003220 <_malloc_r+0x3c>
 8003218:	4630      	mov	r0, r6
 800321a:	f000 f867 	bl	80032ec <_sbrk_r>
 800321e:	6020      	str	r0, [r4, #0]
 8003220:	4629      	mov	r1, r5
 8003222:	4630      	mov	r0, r6
 8003224:	f000 f862 	bl	80032ec <_sbrk_r>
 8003228:	1c43      	adds	r3, r0, #1
 800322a:	d126      	bne.n	800327a <_malloc_r+0x96>
 800322c:	230c      	movs	r3, #12
 800322e:	6033      	str	r3, [r6, #0]
 8003230:	4630      	mov	r0, r6
 8003232:	f000 f86c 	bl	800330e <__malloc_unlock>
 8003236:	e7e4      	b.n	8003202 <_malloc_r+0x1e>
 8003238:	680b      	ldr	r3, [r1, #0]
 800323a:	1b5b      	subs	r3, r3, r5
 800323c:	d41a      	bmi.n	8003274 <_malloc_r+0x90>
 800323e:	2b0b      	cmp	r3, #11
 8003240:	d90f      	bls.n	8003262 <_malloc_r+0x7e>
 8003242:	600b      	str	r3, [r1, #0]
 8003244:	50cd      	str	r5, [r1, r3]
 8003246:	18cc      	adds	r4, r1, r3
 8003248:	4630      	mov	r0, r6
 800324a:	f000 f860 	bl	800330e <__malloc_unlock>
 800324e:	f104 000b 	add.w	r0, r4, #11
 8003252:	1d23      	adds	r3, r4, #4
 8003254:	f020 0007 	bic.w	r0, r0, #7
 8003258:	1ac3      	subs	r3, r0, r3
 800325a:	d01b      	beq.n	8003294 <_malloc_r+0xb0>
 800325c:	425a      	negs	r2, r3
 800325e:	50e2      	str	r2, [r4, r3]
 8003260:	bd70      	pop	{r4, r5, r6, pc}
 8003262:	428c      	cmp	r4, r1
 8003264:	bf0d      	iteet	eq
 8003266:	6863      	ldreq	r3, [r4, #4]
 8003268:	684b      	ldrne	r3, [r1, #4]
 800326a:	6063      	strne	r3, [r4, #4]
 800326c:	6013      	streq	r3, [r2, #0]
 800326e:	bf18      	it	ne
 8003270:	460c      	movne	r4, r1
 8003272:	e7e9      	b.n	8003248 <_malloc_r+0x64>
 8003274:	460c      	mov	r4, r1
 8003276:	6849      	ldr	r1, [r1, #4]
 8003278:	e7ca      	b.n	8003210 <_malloc_r+0x2c>
 800327a:	1cc4      	adds	r4, r0, #3
 800327c:	f024 0403 	bic.w	r4, r4, #3
 8003280:	42a0      	cmp	r0, r4
 8003282:	d005      	beq.n	8003290 <_malloc_r+0xac>
 8003284:	1a21      	subs	r1, r4, r0
 8003286:	4630      	mov	r0, r6
 8003288:	f000 f830 	bl	80032ec <_sbrk_r>
 800328c:	3001      	adds	r0, #1
 800328e:	d0cd      	beq.n	800322c <_malloc_r+0x48>
 8003290:	6025      	str	r5, [r4, #0]
 8003292:	e7d9      	b.n	8003248 <_malloc_r+0x64>
 8003294:	bd70      	pop	{r4, r5, r6, pc}
 8003296:	bf00      	nop
 8003298:	20001360 	.word	0x20001360
 800329c:	20001364 	.word	0x20001364

080032a0 <_realloc_r>:
 80032a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80032a2:	4607      	mov	r7, r0
 80032a4:	4614      	mov	r4, r2
 80032a6:	460e      	mov	r6, r1
 80032a8:	b921      	cbnz	r1, 80032b4 <_realloc_r+0x14>
 80032aa:	4611      	mov	r1, r2
 80032ac:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80032b0:	f7ff bf98 	b.w	80031e4 <_malloc_r>
 80032b4:	b922      	cbnz	r2, 80032c0 <_realloc_r+0x20>
 80032b6:	f7ff ff47 	bl	8003148 <_free_r>
 80032ba:	4625      	mov	r5, r4
 80032bc:	4628      	mov	r0, r5
 80032be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80032c0:	f000 f826 	bl	8003310 <_malloc_usable_size_r>
 80032c4:	4284      	cmp	r4, r0
 80032c6:	d90f      	bls.n	80032e8 <_realloc_r+0x48>
 80032c8:	4621      	mov	r1, r4
 80032ca:	4638      	mov	r0, r7
 80032cc:	f7ff ff8a 	bl	80031e4 <_malloc_r>
 80032d0:	4605      	mov	r5, r0
 80032d2:	2800      	cmp	r0, #0
 80032d4:	d0f2      	beq.n	80032bc <_realloc_r+0x1c>
 80032d6:	4631      	mov	r1, r6
 80032d8:	4622      	mov	r2, r4
 80032da:	f7ff ff0f 	bl	80030fc <memcpy>
 80032de:	4631      	mov	r1, r6
 80032e0:	4638      	mov	r0, r7
 80032e2:	f7ff ff31 	bl	8003148 <_free_r>
 80032e6:	e7e9      	b.n	80032bc <_realloc_r+0x1c>
 80032e8:	4635      	mov	r5, r6
 80032ea:	e7e7      	b.n	80032bc <_realloc_r+0x1c>

080032ec <_sbrk_r>:
 80032ec:	b538      	push	{r3, r4, r5, lr}
 80032ee:	4c06      	ldr	r4, [pc, #24]	; (8003308 <_sbrk_r+0x1c>)
 80032f0:	2300      	movs	r3, #0
 80032f2:	4605      	mov	r5, r0
 80032f4:	4608      	mov	r0, r1
 80032f6:	6023      	str	r3, [r4, #0]
 80032f8:	f000 f814 	bl	8003324 <_sbrk>
 80032fc:	1c43      	adds	r3, r0, #1
 80032fe:	d102      	bne.n	8003306 <_sbrk_r+0x1a>
 8003300:	6823      	ldr	r3, [r4, #0]
 8003302:	b103      	cbz	r3, 8003306 <_sbrk_r+0x1a>
 8003304:	602b      	str	r3, [r5, #0]
 8003306:	bd38      	pop	{r3, r4, r5, pc}
 8003308:	200014e0 	.word	0x200014e0

0800330c <__malloc_lock>:
 800330c:	4770      	bx	lr

0800330e <__malloc_unlock>:
 800330e:	4770      	bx	lr

08003310 <_malloc_usable_size_r>:
 8003310:	f851 0c04 	ldr.w	r0, [r1, #-4]
 8003314:	2800      	cmp	r0, #0
 8003316:	f1a0 0004 	sub.w	r0, r0, #4
 800331a:	bfbc      	itt	lt
 800331c:	580b      	ldrlt	r3, [r1, r0]
 800331e:	18c0      	addlt	r0, r0, r3
 8003320:	4770      	bx	lr
	...

08003324 <_sbrk>:
 8003324:	4b04      	ldr	r3, [pc, #16]	; (8003338 <_sbrk+0x14>)
 8003326:	6819      	ldr	r1, [r3, #0]
 8003328:	4602      	mov	r2, r0
 800332a:	b909      	cbnz	r1, 8003330 <_sbrk+0xc>
 800332c:	4903      	ldr	r1, [pc, #12]	; (800333c <_sbrk+0x18>)
 800332e:	6019      	str	r1, [r3, #0]
 8003330:	6818      	ldr	r0, [r3, #0]
 8003332:	4402      	add	r2, r0
 8003334:	601a      	str	r2, [r3, #0]
 8003336:	4770      	bx	lr
 8003338:	20001368 	.word	0x20001368
 800333c:	200014e4 	.word	0x200014e4

08003340 <_init>:
 8003340:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003342:	bf00      	nop
 8003344:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003346:	bc08      	pop	{r3}
 8003348:	469e      	mov	lr, r3
 800334a:	4770      	bx	lr

0800334c <_fini>:
 800334c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800334e:	bf00      	nop
 8003350:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003352:	bc08      	pop	{r3}
 8003354:	469e      	mov	lr, r3
 8003356:	4770      	bx	lr
