#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-347-g58dcf39db)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x7fffc4542a60 .scope module, "main" "main" 2 2;
 .timescale 0 0;
v0x7fffc4582b30_0 .var "alu_component_select", 3 0;
v0x7fffc4582c10_0 .var "alu_input_1", 7 0;
v0x7fffc4582cb0_0 .var "alu_input_2", 7 0;
v0x7fffc4582d80_0 .net "alu_result_wire", 7 0, L_0x7fffc4583540;  1 drivers
v0x7fffc4582e70_0 .net "reg_read", 7 0, L_0x7fffc4583620;  1 drivers
v0x7fffc4582f10_0 .var "reg_write", 7 0;
v0x7fffc4582fe0_0 .var "reg_write_bit", 0 0;
S_0x7fffc4558790 .scope module, "acc" "accumulator" 2 24, 3 2 0, S_0x7fffc4542a60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "read_port";
    .port_info 1 /INPUT 1 "write_bit";
    .port_info 2 /INPUT 8 "write_port";
L_0x7fffc4583620 .functor BUFZ 8, v0x7fffc45801c0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fffc45589e0_0 .net "read_port", 7 0, L_0x7fffc4583620;  alias, 1 drivers
v0x7fffc45801c0_0 .var "val", 7 0;
v0x7fffc45802a0_0 .net "write_bit", 0 0, v0x7fffc4582fe0_0;  1 drivers
v0x7fffc4580340_0 .net "write_port", 7 0, v0x7fffc4582f10_0;  1 drivers
E_0x7fffc4556040 .event anyedge, v0x7fffc45802a0_0, v0x7fffc4580340_0;
S_0x7fffc45804a0 .scope module, "the_alu" "alu" 2 13, 4 2 0, S_0x7fffc4542a60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "output_1";
    .port_info 1 /INPUT 4 "alu_component_select";
    .port_info 2 /INPUT 8 "input_1";
    .port_info 3 /INPUT 8 "input_2";
    .port_info 4 /NODIR 0 "";
L_0x7fffc4583540 .functor BUFZ 8, v0x7fffc45829a0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fffc4582180_0 .net "add_result_wire", 7 0, L_0x7fffc45830b0;  1 drivers
v0x7fffc4582240_0 .net "alu_component_select", 3 0, v0x7fffc4582b30_0;  1 drivers
v0x7fffc4582300_0 .net "and_result_wire", 7 0, L_0x7fffc4583150;  1 drivers
v0x7fffc4582400_0 .net "input_1", 7 0, v0x7fffc4582c10_0;  1 drivers
v0x7fffc45824a0_0 .net "input_2", 7 0, v0x7fffc4582cb0_0;  1 drivers
v0x7fffc45825f0_0 .net "mult_result_wire", 7 0, L_0x7fffc45831c0;  1 drivers
v0x7fffc45826b0_0 .net "not_result_wire", 7 0, L_0x7fffc4583440;  1 drivers
v0x7fffc4582780_0 .net "or_result_wire", 7 0, L_0x7fffc4583340;  1 drivers
v0x7fffc4582850_0 .net "output_1", 7 0, L_0x7fffc4583540;  alias, 1 drivers
v0x7fffc45829a0_0 .var "result", 7 0;
E_0x7fffc45562f0/0 .event anyedge, v0x7fffc4582240_0, v0x7fffc4580be0_0, v0x7fffc4581670_0, v0x7fffc4581080_0;
E_0x7fffc45562f0/1 .event anyedge, v0x7fffc4582040_0, v0x7fffc4581ac0_0, v0x7fffc4580a00_0;
E_0x7fffc45562f0 .event/or E_0x7fffc45562f0/0, E_0x7fffc45562f0/1;
S_0x7fffc4580770 .scope module, "ALU_ADD" "adder" 4 41, 5 2 0, S_0x7fffc45804a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "output_1";
    .port_info 1 /INPUT 8 "input_1";
    .port_info 2 /INPUT 8 "input_2";
v0x7fffc4580a00_0 .net "input_1", 7 0, v0x7fffc4582c10_0;  alias, 1 drivers
v0x7fffc4580b00_0 .net "input_2", 7 0, v0x7fffc4582cb0_0;  alias, 1 drivers
v0x7fffc4580be0_0 .net "output_1", 7 0, L_0x7fffc45830b0;  alias, 1 drivers
L_0x7fffc45830b0 .arith/sum 8, v0x7fffc4582c10_0, v0x7fffc4582cb0_0;
S_0x7fffc4580d20 .scope module, "ALU_AND" "and_gate" 4 53, 6 2 0, S_0x7fffc45804a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out";
    .port_info 1 /INPUT 8 "a";
    .port_info 2 /INPUT 8 "b";
    .port_info 3 /NODIR 0 "";
L_0x7fffc4583150 .functor AND 8, v0x7fffc4582c10_0, v0x7fffc4582cb0_0, C4<11111111>, C4<11111111>;
v0x7fffc4580f00_0 .net "a", 7 0, v0x7fffc4582c10_0;  alias, 1 drivers
v0x7fffc4580fe0_0 .net "b", 7 0, v0x7fffc4582cb0_0;  alias, 1 drivers
v0x7fffc4581080_0 .net "out", 7 0, L_0x7fffc4583150;  alias, 1 drivers
S_0x7fffc45811d0 .scope module, "ALU_MULT" "multer" 4 47, 7 2 0, S_0x7fffc45804a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "output_1";
    .port_info 1 /INPUT 8 "input_1";
    .port_info 2 /INPUT 8 "input_2";
v0x7fffc4581450_0 .net "input_1", 7 0, v0x7fffc4582c10_0;  alias, 1 drivers
v0x7fffc4581560_0 .net "input_2", 7 0, v0x7fffc4582cb0_0;  alias, 1 drivers
v0x7fffc4581670_0 .net "output_1", 7 0, L_0x7fffc45831c0;  alias, 1 drivers
L_0x7fffc45831c0 .arith/mult 8, v0x7fffc4582c10_0, v0x7fffc4582cb0_0;
S_0x7fffc45817b0 .scope module, "ALU_NOT" "not_gate" 4 65, 8 2 0, S_0x7fffc45804a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out";
    .port_info 1 /INPUT 8 "in";
L_0x7fffc4583440 .functor NOT 8, v0x7fffc4582c10_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fffc45819e0_0 .net "in", 7 0, v0x7fffc4582c10_0;  alias, 1 drivers
v0x7fffc4581ac0_0 .net "out", 7 0, L_0x7fffc4583440;  alias, 1 drivers
S_0x7fffc4581c00 .scope module, "ALU_OR" "or_gate" 4 59, 9 2 0, S_0x7fffc45804a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out";
    .port_info 1 /INPUT 8 "a";
    .port_info 2 /INPUT 8 "b";
L_0x7fffc4583340 .functor OR 8, v0x7fffc4582c10_0, v0x7fffc4582cb0_0, C4<00000000>, C4<00000000>;
v0x7fffc4581ea0_0 .net "a", 7 0, v0x7fffc4582c10_0;  alias, 1 drivers
v0x7fffc4581f80_0 .net "b", 7 0, v0x7fffc4582cb0_0;  alias, 1 drivers
v0x7fffc4582040_0 .net "out", 7 0, L_0x7fffc4583340;  alias, 1 drivers
    .scope S_0x7fffc45804a0;
T_0 ;
    %wait E_0x7fffc45562f0;
    %load/vec4 v0x7fffc4582240_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %load/vec4 v0x7fffc4582400_0;
    %store/vec4 v0x7fffc45829a0_0, 0, 8;
    %jmp T_0.6;
T_0.0 ;
    %load/vec4 v0x7fffc4582180_0;
    %store/vec4 v0x7fffc45829a0_0, 0, 8;
    %jmp T_0.6;
T_0.1 ;
    %load/vec4 v0x7fffc45825f0_0;
    %store/vec4 v0x7fffc45829a0_0, 0, 8;
    %jmp T_0.6;
T_0.2 ;
    %load/vec4 v0x7fffc4582300_0;
    %store/vec4 v0x7fffc45829a0_0, 0, 8;
    %jmp T_0.6;
T_0.3 ;
    %load/vec4 v0x7fffc4582780_0;
    %store/vec4 v0x7fffc45829a0_0, 0, 8;
    %jmp T_0.6;
T_0.4 ;
    %load/vec4 v0x7fffc45826b0_0;
    %store/vec4 v0x7fffc45829a0_0, 0, 8;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fffc4558790;
T_1 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fffc45801c0_0, 0, 8;
    %end;
    .thread T_1;
    .scope S_0x7fffc4558790;
T_2 ;
    %wait E_0x7fffc4556040;
    %load/vec4 v0x7fffc45802a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x7fffc4580340_0;
    %store/vec4 v0x7fffc45801c0_0, 0, 8;
T_2.0 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fffc4542a60;
T_3 ;
    %vpi_call 2 120 "$display", "\000" {0 0 0};
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fffc4582f10_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc4582fe0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 125 "$display", "Expected:[0b00000000]" {0 0 0};
    %vpi_call 2 126 "$display", "ACC:[0b%b]", v0x7fffc4582e70_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x7fffc4582f10_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc4582fe0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 131 "$display", "Expected:[0b00000000]" {0 0 0};
    %vpi_call 2 132 "$display", "ACC:[0b%b]", v0x7fffc4582e70_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x7fffc4582f10_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc4582fe0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 137 "$display", "Expected:[0b00000001]" {0 0 0};
    %vpi_call 2 138 "$display", "ACC:[0b%b]", v0x7fffc4582e70_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fffc4582f10_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc4582fe0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 143 "$display", "Expected:[0b00000001]" {0 0 0};
    %vpi_call 2 144 "$display", "ACC:[0b%b]", v0x7fffc4582e70_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v0x7fffc4582f10_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc4582fe0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 149 "$display", "Expected:[0b00001111]" {0 0 0};
    %vpi_call 2 150 "$display", "ACC:[0b%b]", v0x7fffc4582e70_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v0x7fffc4582f10_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc4582fe0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 155 "$display", "Expected:[0b00001111]" {0 0 0};
    %vpi_call 2 156 "$display", "ACC:[0b%b]", v0x7fffc4582e70_0 {0 0 0};
    %delay 10, 0;
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "src/main.v";
    "src/accumulator.v";
    "src/alu.v";
    "src/adder.v";
    "src/and_gate.v";
    "src/multer.v";
    "src/not_gate.v";
    "src/or_gate.v";
