// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design internal header
// See Vtop.h for the primary calling header

#ifndef VERILATED_VTOP___024ROOT_H_
#define VERILATED_VTOP___024ROOT_H_  // guard

#include "verilated.h"

class Vtop__Syms;
class Vtop_pcie_phy_pkg;
class Vtop_pcie_datalink_pkg;


class Vtop___024root final : public VerilatedModule {
  public:
    // CELLS
    Vtop_pcie_phy_pkg* __PVT__pcie_phy_pkg;
    Vtop_pcie_datalink_pkg* __PVT__pcie_datalink_pkg;

    // DESIGN SPECIFIC STATE
    // Anonymous structures to workaround compiler member-count bugs
    struct {
        VL_IN8(clk_i,0,0);
        VL_IN8(rst_i,0,0);
        VL_IN8(s_tlp_axis_tkeep,3,0);
        VL_IN8(s_tlp_axis_tvalid,0,0);
        VL_IN8(s_tlp_axis_tlast,0,0);
        VL_IN8(s_tlp_axis_tuser,2,0);
        VL_OUT8(s_tlp_axis_tready,0,0);
        VL_OUT8(m_tlp_axis_tkeep,3,0);
        VL_OUT8(m_tlp_axis_tvalid,0,0);
        VL_OUT8(m_tlp_axis_tlast,0,0);
        VL_OUT8(m_tlp_axis_tuser,2,0);
        VL_IN8(m_tlp_axis_tready,0,0);
        VL_IN8(s_phy_axis_tkeep,3,0);
        VL_IN8(s_phy_axis_tvalid,0,0);
        VL_IN8(s_phy_axis_tlast,0,0);
        VL_IN8(s_phy_axis_tuser,2,0);
        VL_OUT8(s_phy_axis_tready,0,0);
        VL_OUT8(m_phy_axis_tkeep,3,0);
        VL_OUT8(m_phy_axis_tvalid,0,0);
        VL_OUT8(m_phy_axis_tlast,0,0);
        VL_OUT8(m_phy_axis_tuser,2,0);
        VL_IN8(m_phy_axis_tready,0,0);
        VL_IN8(phy_link_up_i,0,0);
        VL_OUT8(fc_initialized_o,0,0);
        VL_OUT8(bus_num_o,7,0);
        VL_OUT8(ext_tag_enable_o,0,0);
        VL_OUT8(rcb_128b_o,0,0);
        VL_OUT8(max_read_request_size_o,2,0);
        VL_OUT8(max_payload_size_o,2,0);
        VL_OUT8(msix_enable_o,0,0);
        VL_OUT8(msix_mask_o,0,0);
        VL_IN8(status_error_cor_i,0,0);
        VL_IN8(status_error_uncor_i,0,0);
        VL_IN8(rx_cpl_stall_i,0,0);
        CData/*0:0*/ pcie_datalink_layer__DOT__clk_i;
        CData/*0:0*/ pcie_datalink_layer__DOT__rst_i;
        CData/*3:0*/ pcie_datalink_layer__DOT__s_tlp_axis_tkeep;
        CData/*0:0*/ pcie_datalink_layer__DOT__s_tlp_axis_tvalid;
        CData/*0:0*/ pcie_datalink_layer__DOT__s_tlp_axis_tlast;
        CData/*2:0*/ pcie_datalink_layer__DOT__s_tlp_axis_tuser;
        CData/*0:0*/ pcie_datalink_layer__DOT__s_tlp_axis_tready;
        CData/*3:0*/ pcie_datalink_layer__DOT__m_tlp_axis_tkeep;
        CData/*0:0*/ pcie_datalink_layer__DOT__m_tlp_axis_tvalid;
        CData/*0:0*/ pcie_datalink_layer__DOT__m_tlp_axis_tlast;
        CData/*2:0*/ pcie_datalink_layer__DOT__m_tlp_axis_tuser;
        CData/*0:0*/ pcie_datalink_layer__DOT__m_tlp_axis_tready;
        CData/*3:0*/ pcie_datalink_layer__DOT__s_phy_axis_tkeep;
        CData/*0:0*/ pcie_datalink_layer__DOT__s_phy_axis_tvalid;
        CData/*0:0*/ pcie_datalink_layer__DOT__s_phy_axis_tlast;
        CData/*2:0*/ pcie_datalink_layer__DOT__s_phy_axis_tuser;
        CData/*0:0*/ pcie_datalink_layer__DOT__s_phy_axis_tready;
        CData/*3:0*/ pcie_datalink_layer__DOT__m_phy_axis_tkeep;
        CData/*0:0*/ pcie_datalink_layer__DOT__m_phy_axis_tvalid;
        CData/*0:0*/ pcie_datalink_layer__DOT__m_phy_axis_tlast;
        CData/*2:0*/ pcie_datalink_layer__DOT__m_phy_axis_tuser;
        CData/*0:0*/ pcie_datalink_layer__DOT__m_phy_axis_tready;
        CData/*0:0*/ pcie_datalink_layer__DOT__phy_link_up_i;
        CData/*0:0*/ pcie_datalink_layer__DOT__fc_initialized_o;
        CData/*7:0*/ pcie_datalink_layer__DOT__bus_num_o;
        CData/*0:0*/ pcie_datalink_layer__DOT__ext_tag_enable_o;
        CData/*0:0*/ pcie_datalink_layer__DOT__rcb_128b_o;
        CData/*2:0*/ pcie_datalink_layer__DOT__max_read_request_size_o;
        CData/*2:0*/ pcie_datalink_layer__DOT__max_payload_size_o;
        CData/*0:0*/ pcie_datalink_layer__DOT__msix_enable_o;
    };
    struct {
        CData/*0:0*/ pcie_datalink_layer__DOT__msix_mask_o;
        CData/*0:0*/ pcie_datalink_layer__DOT__status_error_cor_i;
        CData/*0:0*/ pcie_datalink_layer__DOT__status_error_uncor_i;
        CData/*0:0*/ pcie_datalink_layer__DOT__rx_cpl_stall_i;
        CData/*3:0*/ pcie_datalink_layer__DOT__phy_fc_axis_tkeep;
        CData/*0:0*/ pcie_datalink_layer__DOT__phy_fc_axis_tvalid;
        CData/*0:0*/ pcie_datalink_layer__DOT__phy_fc_axis_tlast;
        CData/*2:0*/ pcie_datalink_layer__DOT__phy_fc_axis_tuser;
        CData/*0:0*/ pcie_datalink_layer__DOT__phy_fc_axis_tready;
        CData/*3:0*/ pcie_datalink_layer__DOT__phy_rx_axis_tkeep;
        CData/*0:0*/ pcie_datalink_layer__DOT__phy_rx_axis_tvalid;
        CData/*0:0*/ pcie_datalink_layer__DOT__phy_rx_axis_tlast;
        CData/*2:0*/ pcie_datalink_layer__DOT__phy_rx_axis_tuser;
        CData/*0:0*/ pcie_datalink_layer__DOT__phy_rx_axis_tready;
        CData/*3:0*/ pcie_datalink_layer__DOT__phy_tlp_axis_tkeep;
        CData/*0:0*/ pcie_datalink_layer__DOT__phy_tlp_axis_tvalid;
        CData/*0:0*/ pcie_datalink_layer__DOT__phy_tlp_axis_tlast;
        CData/*2:0*/ pcie_datalink_layer__DOT__phy_tlp_axis_tuser;
        CData/*0:0*/ pcie_datalink_layer__DOT__phy_tlp_axis_tready;
        CData/*0:0*/ pcie_datalink_layer__DOT__seq_num_vld;
        CData/*0:0*/ pcie_datalink_layer__DOT__seq_num_acknack;
        CData/*7:0*/ pcie_datalink_layer__DOT__tx_fc_ph;
        CData/*7:0*/ pcie_datalink_layer__DOT__tx_fc_nph;
        CData/*7:0*/ pcie_datalink_layer__DOT__tx_fc_cplh;
        CData/*0:0*/ pcie_datalink_layer__DOT__update_fc;
        CData/*0:0*/ pcie_datalink_layer__DOT__init_ack;
        CData/*0:0*/ pcie_datalink_layer__DOT__ack_nack;
        CData/*0:0*/ pcie_datalink_layer__DOT__ack_nack_vld;
        CData/*0:0*/ pcie_datalink_layer__DOT__ack_seq_num;
        CData/*0:0*/ pcie_datalink_layer__DOT__init_flow_control;
        CData/*0:0*/ pcie_datalink_layer__DOT__soft_reset;
        CData/*0:0*/ pcie_datalink_layer__DOT__fc1_values_stored;
        CData/*0:0*/ pcie_datalink_layer__DOT__fc2_values_stored;
        CData/*0:0*/ pcie_datalink_layer__DOT__fc2_values_sent;
        CData/*1:0*/ pcie_datalink_layer__DOT__link_status;
        CData/*2:0*/ pcie_datalink_layer__DOT____Vcellinp__arbiter_mux_inst__s_axis_tlast;
        CData/*2:0*/ pcie_datalink_layer__DOT____Vcellout__arbiter_mux_inst__s_axis_tready;
        CData/*2:0*/ pcie_datalink_layer__DOT____Vcellinp__arbiter_mux_inst__s_axis_tvalid;
        CData/*0:0*/ pcie_datalink_layer__DOT____Vcellinp__arbiter_mux_inst__rst;
        CData/*0:0*/ pcie_datalink_layer__DOT__pcie_datalink_init_inst__DOT__clk_i;
        CData/*0:0*/ pcie_datalink_layer__DOT__pcie_datalink_init_inst__DOT__rst_i;
        CData/*0:0*/ pcie_datalink_layer__DOT__pcie_datalink_init_inst__DOT__phy_link_up_i;
        CData/*0:0*/ pcie_datalink_layer__DOT__pcie_datalink_init_inst__DOT__init_flow_control_o;
        CData/*0:0*/ pcie_datalink_layer__DOT__pcie_datalink_init_inst__DOT__soft_reset_o;
        CData/*1:0*/ pcie_datalink_layer__DOT__pcie_datalink_init_inst__DOT__link_status_o;
        CData/*0:0*/ pcie_datalink_layer__DOT__pcie_datalink_init_inst__DOT__fc1_values_stored_i;
        CData/*0:0*/ pcie_datalink_layer__DOT__pcie_datalink_init_inst__DOT__fc2_values_stored_i;
        CData/*0:0*/ pcie_datalink_layer__DOT__pcie_datalink_init_inst__DOT__init_ack_i;
        CData/*2:0*/ pcie_datalink_layer__DOT__pcie_datalink_init_inst__DOT__next_state;
        CData/*2:0*/ pcie_datalink_layer__DOT__pcie_datalink_init_inst__DOT__curr_state;
        CData/*6:0*/ pcie_datalink_layer__DOT__pcie_datalink_init_inst__DOT__link_state;
        CData/*1:0*/ pcie_datalink_layer__DOT__pcie_datalink_init_inst__DOT__link_status_c;
        CData/*1:0*/ pcie_datalink_layer__DOT__pcie_datalink_init_inst__DOT__link_status_r;
        CData/*0:0*/ pcie_datalink_layer__DOT__pcie_datalink_init_inst__DOT__init_flow_control_c;
        CData/*0:0*/ pcie_datalink_layer__DOT__pcie_datalink_init_inst__DOT__init_flow_control_r;
        CData/*0:0*/ pcie_datalink_layer__DOT__pcie_datalink_init_inst__DOT__soft_reset_r;
        CData/*0:0*/ pcie_datalink_layer__DOT__pcie_datalink_init_inst__DOT__soft_reset_c;
        CData/*0:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__clk_i;
        CData/*0:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__rst_i;
        CData/*0:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__start_flow_control_i;
        CData/*0:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__fc1_values_stored_i;
        CData/*0:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__fc2_values_stored_i;
        CData/*3:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__m_axis_tkeep;
        CData/*0:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__m_axis_tvalid;
    };
    struct {
        CData/*0:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__m_axis_tlast;
        CData/*2:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__m_axis_tuser;
        CData/*0:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__m_axis_tready;
        CData/*0:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__fc2_values_sent_o;
        CData/*0:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__init_ack_o;
        CData/*3:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__fc_axis_tkeep;
        CData/*0:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__fc_axis_tvalid;
        CData/*0:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__fc_axis_tlast;
        CData/*2:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__fc_axis_tuser;
        CData/*0:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__fc_axis_tready;
        CData/*4:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__curr_state;
        CData/*4:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__next_state;
        CData/*0:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__clk;
        CData/*0:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__rst;
        CData/*3:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tkeep;
        CData/*0:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tvalid;
        CData/*0:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tready;
        CData/*0:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tlast;
        CData/*0:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tid;
        CData/*0:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tdest;
        CData/*2:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tuser;
        CData/*3:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tkeep;
        CData/*0:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tvalid;
        CData/*0:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tready;
        CData/*0:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tlast;
        CData/*0:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tid;
        CData/*0:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tdest;
        CData/*2:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tuser;
        CData/*0:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__s_axis_tready_reg;
        CData/*3:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tkeep_reg;
        CData/*0:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tvalid_reg;
        CData/*0:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tvalid_next;
        CData/*0:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tlast_reg;
        CData/*0:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tid_reg;
        CData/*0:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tdest_reg;
        CData/*2:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tuser_reg;
        CData/*3:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tkeep_reg;
        CData/*0:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg;
        CData/*0:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_next;
        CData/*0:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tlast_reg;
        CData/*0:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tid_reg;
        CData/*0:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tdest_reg;
        CData/*2:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tuser_reg;
        CData/*0:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__store_axis_input_to_output;
        CData/*0:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__store_axis_input_to_temp;
        CData/*0:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__store_axis_temp_to_output;
        CData/*0:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__s_axis_tready_early;
        CData/*7:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT__data;
        CData/*0:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_hee0b7305__0;
        CData/*7:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT__data;
        CData/*0:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3639f67b__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3634ff9b__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36308f16__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h363e2766__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3608ac7c__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h68cb8757__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36e29791__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h360c9c01__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h93a27a88__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h6e9b026a__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h68c91218__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_ha9b3a581__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_hee0b7305__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3f454e02__0;
    };
    struct {
        CData/*7:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT__data;
        CData/*0:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h68cb8757__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36e29791__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h93a27a88__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h6e9b026a__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h68c91218__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_hee0b7305__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3f454e02__0;
        CData/*7:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT__data;
        CData/*0:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h68cb8757__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h93a27a88__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h6e9b026a__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h68c91218__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_hee0b7305__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3f454e02__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__clk_i;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__rst_i;
        CData/*3:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__s_axis_tkeep;
        CData/*1:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__s_axis_tvalid;
        CData/*1:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__s_axis_tlast;
        CData/*2:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__s_axis_tuser;
        CData/*1:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__s_axis_tready;
        CData/*3:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__m_axis_tkeep;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__m_axis_tvalid;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__m_axis_tlast;
        CData/*2:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__m_axis_tuser;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__m_axis_tready;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__ack_nack_i;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__ack_nack_vld_i;
        CData/*7:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tx_fc_ph_i;
        CData/*7:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tx_fc_nph_i;
        CData/*7:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tx_fc_cplh_i;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__update_fc_i;
        CData/*3:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__m_axis_retry_tkeep;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__m_axis_retry_tvalid;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__m_axis_retry_tlast;
        CData/*2:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__m_axis_retry_tuser;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__m_axis_retry_tready;
        CData/*3:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__m_axis_tlp2dllp_tkeep;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__m_axis_tlp2dllp_tvalid;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__m_axis_tlp2dllp_tlast;
        CData/*2:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__m_axis_tlp2dllp_tuser;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__m_axis_tlp2dllp_tready;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__dllp_valid;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_available;
        CData/*7:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_index;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_err;
        CData/*2:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_valid;
        CData/*2:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_ack;
        CData/*2:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_complete;
        CData/*5:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT____Vcellinp__arbiter_mux_inst__s_axis_tuser;
        CData/*1:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT____Vcellinp__arbiter_mux_inst__s_axis_tlast;
        CData/*1:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT____Vcellout__arbiter_mux_inst__s_axis_tready;
        CData/*1:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT____Vcellinp__arbiter_mux_inst__s_axis_tvalid;
        CData/*7:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT____Vcellinp__arbiter_mux_inst__s_axis_tkeep;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__clk_i;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__rst_i;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__tx_valid_i;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_available_o;
        CData/*7:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_index_o;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_err_o;
        CData/*2:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_valid_o;
        CData/*2:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_ack_i;
        CData/*2:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_complete_i;
    };
    struct {
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__ack_nack_i;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__ack_nack_vld_i;
        CData/*2:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__error_c;
        CData/*2:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__error_r;
        CData/*7:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__next_retry_index_c;
        CData/*7:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__next_retry_index_r;
        CData/*2:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_valid_c;
        CData/*2:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_valid_r;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__free_retry_c;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__free_retry_r;
        CData/*2:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retrys_c;
        CData/*2:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retrys_r;
        CData/*2:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_index_flag;
        CData/*2:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__0__KET____DOT__curr_state;
        CData/*2:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__0__KET____DOT__next_state;
        CData/*1:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__0__KET____DOT__replay_cnt_c;
        CData/*1:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__0__KET____DOT__replay_cnt_r;
        CData/*2:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__1__KET____DOT__curr_state;
        CData/*2:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__1__KET____DOT__next_state;
        CData/*1:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__1__KET____DOT__replay_cnt_c;
        CData/*1:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__1__KET____DOT__replay_cnt_r;
        CData/*2:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__2__KET____DOT__curr_state;
        CData/*2:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__2__KET____DOT__next_state;
        CData/*1:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__2__KET____DOT__replay_cnt_c;
        CData/*1:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__2__KET____DOT__replay_cnt_r;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT____Vlvbound_hb3cca4a5__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__clk_i;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__rst_i;
        CData/*2:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_valid_i;
        CData/*2:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_ack_o;
        CData/*2:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_complete_o;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_available_i;
        CData/*7:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_index_i;
        CData/*3:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__s_axis_tkeep;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__s_axis_tvalid;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__s_axis_tlast;
        CData/*2:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__s_axis_tuser;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__s_axis_tready;
        CData/*3:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__m_axis_tkeep;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__m_axis_tvalid;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__m_axis_tlast;
        CData/*2:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__m_axis_tuser;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__m_axis_tready;
        CData/*2:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__tlp_curr_state;
        CData/*2:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__tlp_next_state;
        CData/*2:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_ack_c;
        CData/*2:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_ack_r;
        CData/*2:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_ready;
        CData/*2:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__mutex_flag;
        CData/*7:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_index_c;
        CData/*7:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_index_r;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT____Vlvbound_h2477d829__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT____Vlvbound_h6ba7c8b5__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__clk_i;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__rst_i;
        CData/*3:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__s_axis_tkeep;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__s_axis_tvalid;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__s_axis_tlast;
        CData/*2:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__s_axis_tuser;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__s_axis_tready;
        CData/*3:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tkeep;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tvalid;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tlast;
        CData/*2:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tuser;
    };
    struct {
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tready;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__frame_available_c;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__frame_available_r;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__clk_i;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__rst_i;
        CData/*3:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__s_axis_tkeep;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__s_axis_tvalid;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__s_axis_tlast;
        CData/*2:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__s_axis_tuser;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__s_axis_tready;
        CData/*3:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tkeep;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tvalid;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tlast;
        CData/*2:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tuser;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tready;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__frame_available_c;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__frame_available_r;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__clk_i;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__rst_i;
        CData/*3:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__s_axis_tkeep;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__s_axis_tvalid;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__s_axis_tlast;
        CData/*2:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__s_axis_tuser;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__s_axis_tready;
        CData/*3:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tkeep;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tvalid;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tlast;
        CData/*2:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tuser;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tready;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__frame_available_c;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__frame_available_r;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__clk_i;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__rst_i;
        CData/*3:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__s_axis_tkeep;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__s_axis_tvalid;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__s_axis_tlast;
        CData/*2:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__s_axis_tuser;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__s_axis_tready;
        CData/*3:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__m_axis_tkeep;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__m_axis_tvalid;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__m_axis_tlast;
        CData/*2:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__m_axis_tuser;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__m_axis_tready;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__dllp_valid_o;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__retry_available_i;
        CData/*7:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__retry_index_i;
        CData/*7:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tx_fc_ph_i;
        CData/*7:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tx_fc_nph_i;
        CData/*7:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tx_fc_cplh_i;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__update_fc_i;
        CData/*3:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__curr_state;
        CData/*3:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__next_state;
        CData/*3:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__skid_axis_tkeep;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__skid_axis_tvalid;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__skid_axis_tlast;
        CData/*2:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__skid_axis_tuser;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__skid_axis_tready;
        CData/*3:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__pipeline_axis_tkeep;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__pipeline_axis_tvalid;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__pipeline_axis_tlast;
        CData/*2:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__pipeline_axis_tuser;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__pipeline_axis_tready;
        CData/*3:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tkeep;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tvalid;
    };
    struct {
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tlast;
        CData/*2:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tuser;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tready;
        CData/*1:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_select;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_nullified_c;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_nullified_r;
        CData/*7:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__ph_credits_consumed_c;
        CData/*7:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__ph_credits_consumed_r;
        CData/*7:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__nph_credits_consumed_c;
        CData/*7:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__nph_credits_consumed_r;
        CData/*7:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__cplh_credits_consumed_c;
        CData/*7:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__cplh_credits_consumed_r;
        CData/*7:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__ph_credit_limit_c;
        CData/*7:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__ph_credit_limit_r;
        CData/*7:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__nph_credit_limit_c;
        CData/*7:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__nph_credit_limit_r;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__main_seq__DOT__unnamedblk2__DOT__has_nph_credit;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__main_seq__DOT__unnamedblk3__DOT__has_nph_credit;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__main_seq__DOT__unnamedblk3__DOT__has_npd_credit;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__main_seq__DOT__unnamedblk4__DOT__has_ph_credit;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__main_seq__DOT__unnamedblk5__DOT__has_ph_credit;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__main_seq__DOT__unnamedblk5__DOT__has_pd_credit;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__main_seq__DOT__unnamedblk6__DOT__has_cplh_credit;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__main_seq__DOT__unnamedblk7__DOT__has_cplh_credit;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__main_seq__DOT__unnamedblk7__DOT__has_cpld_credit;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__clk;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__rst;
        CData/*3:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__s_axis_tkeep;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__s_axis_tvalid;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__s_axis_tready;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__s_axis_tlast;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__s_axis_tid;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__s_axis_tdest;
        CData/*2:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__s_axis_tuser;
        CData/*3:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__m_axis_tkeep;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__m_axis_tvalid;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__m_axis_tready;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__m_axis_tlast;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__m_axis_tid;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__m_axis_tdest;
        CData/*2:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__m_axis_tuser;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__s_axis_tready_reg;
        CData/*3:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__m_axis_tkeep_reg;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__m_axis_tvalid_reg;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__m_axis_tvalid_next;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__m_axis_tlast_reg;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__m_axis_tid_reg;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__m_axis_tdest_reg;
        CData/*2:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__m_axis_tuser_reg;
        CData/*3:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__temp_m_axis_tkeep_reg;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_next;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__temp_m_axis_tlast_reg;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__temp_m_axis_tid_reg;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__temp_m_axis_tdest_reg;
        CData/*2:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__temp_m_axis_tuser_reg;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__store_axis_input_to_output;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__store_axis_input_to_temp;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__store_axis_temp_to_output;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__s_axis_tready_early;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__clk;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__rst;
        CData/*3:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__s_axis_tkeep;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__s_axis_tvalid;
    };
    struct {
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__s_axis_tready;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__s_axis_tlast;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__s_axis_tid;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__s_axis_tdest;
        CData/*2:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__s_axis_tuser;
        CData/*3:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__m_axis_tkeep;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__m_axis_tvalid;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__m_axis_tready;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__m_axis_tlast;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__m_axis_tid;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__m_axis_tdest;
        CData/*2:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__m_axis_tuser;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__s_axis_tready_reg;
        CData/*3:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__m_axis_tkeep_reg;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__m_axis_tvalid_reg;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__m_axis_tvalid_next;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__m_axis_tlast_reg;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__m_axis_tid_reg;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__m_axis_tdest_reg;
        CData/*2:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__m_axis_tuser_reg;
        CData/*3:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__temp_m_axis_tkeep_reg;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_next;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__temp_m_axis_tlast_reg;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__temp_m_axis_tid_reg;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__temp_m_axis_tdest_reg;
        CData/*2:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__temp_m_axis_tuser_reg;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__store_axis_input_to_output;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__store_axis_input_to_temp;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__store_axis_temp_to_output;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__s_axis_tready_early;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__clk;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__rst;
        CData/*3:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__s_axis_tkeep;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__s_axis_tvalid;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__s_axis_tready;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__s_axis_tlast;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__s_axis_tid;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__s_axis_tdest;
        CData/*2:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__s_axis_tuser;
        CData/*3:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__m_axis_tkeep;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__m_axis_tvalid;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__m_axis_tready;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__m_axis_tlast;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__m_axis_tid;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__m_axis_tdest;
        CData/*2:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__m_axis_tuser;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__s_axis_tready_reg;
        CData/*3:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__m_axis_tkeep_reg;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__m_axis_tvalid_reg;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__m_axis_tvalid_next;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__m_axis_tlast_reg;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__m_axis_tid_reg;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__m_axis_tdest_reg;
        CData/*2:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__m_axis_tuser_reg;
        CData/*3:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__temp_m_axis_tkeep_reg;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_next;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__temp_m_axis_tlast_reg;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__temp_m_axis_tid_reg;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__temp_m_axis_tdest_reg;
        CData/*2:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__temp_m_axis_tuser_reg;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__store_axis_input_to_output;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__store_axis_input_to_temp;
    };
    struct {
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__store_axis_temp_to_output;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__s_axis_tready_early;
        CData/*1:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__select;
        CData/*7:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT__data;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_hd7aa8e56__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_habd34d5d__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h22b5d282__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_hb290ee8c__0;
        CData/*7:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT__data;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h7a381cb3__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36aeeaf9__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36dae92e__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36ab39a5__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d69a53__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h6e9b026a__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36a6eb30__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d2dbb4__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36e3e8cf__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_hc70d1c7e__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36fe385a__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h89f06a7e__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h3f5a3024__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_hcd6cff89__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h69f4b0d5__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_habd34d5d__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h22b5d282__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_hb290ee8c__0;
        CData/*7:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT__data;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36aeeaf9__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36ab39a5__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d69a53__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h6e9b026a__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h69fa2300__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_hc70d1c7e__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36fe385a__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h89f06a7e__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h3f5a3024__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_hce49e470__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h68cca169__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_hcd6cff89__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h69f4b0d5__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h22b5d282__0;
        CData/*7:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT__data;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h6e9b026a__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h69fa2300__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_hc70d1c7e__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h89f06a7e__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h3f5a3024__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_hce49e470__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h68cca169__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_hcd6cff89__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h69f4b0d5__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h22b5d282__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__clk;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__rst;
        CData/*7:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tkeep;
        CData/*1:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tvalid;
        CData/*1:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tready;
        CData/*1:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tlast;
        CData/*5:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tuser;
        CData/*3:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tkeep;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tvalid;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tready;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tlast;
    };
    struct {
        CData/*7:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tdest;
        CData/*2:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tuser;
        CData/*1:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__request;
        CData/*1:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__acknowledge;
        CData/*1:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__grant;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__grant_valid;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__grant_encoded;
        CData/*7:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tkeep_reg;
        CData/*1:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tvalid_reg;
        CData/*1:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tlast_reg;
        CData/*5:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tuser_reg;
        CData/*3:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tkeep_int;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tvalid_int;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tready_int_reg;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tlast_int;
        CData/*7:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tdest_int;
        CData/*2:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tuser_int;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tready_int_early;
        CData/*3:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__current_s_tkeep;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__current_s_tvalid;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__current_s_tready;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__current_s_tlast;
        CData/*7:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__current_s_tid;
        CData/*7:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__current_s_tdest;
        CData/*2:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__current_s_tuser;
        CData/*3:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tkeep_reg;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tvalid_reg;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tvalid_next;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tlast_reg;
        CData/*7:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tdest_reg;
        CData/*2:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tuser_reg;
        CData/*3:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__temp_m_axis_tkeep_reg;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__temp_m_axis_tvalid_reg;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__temp_m_axis_tvalid_next;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__temp_m_axis_tlast_reg;
        CData/*7:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__temp_m_axis_tdest_reg;
        CData/*2:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__temp_m_axis_tuser_reg;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__store_axis_int_to_output;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__store_axis_int_to_temp;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__store_axis_temp_to_output;
        CData/*2:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT____Vlvbound_h3eeb63f4__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__clk;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__rst;
        CData/*1:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__request;
        CData/*1:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__acknowledge;
        CData/*1:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_valid;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_encoded;
        CData/*1:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_reg;
        CData/*1:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_next;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_valid_reg;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_valid_next;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_encoded_reg;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_encoded_next;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__request_valid;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__request_index;
        CData/*1:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__request_mask;
        CData/*1:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__mask_reg;
        CData/*1:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__mask_next;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__masked_request_valid;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__masked_request_index;
        CData/*1:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__masked_request_mask;
        CData/*1:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__input_unencoded;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__output_valid;
    };
    struct {
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__output_encoded;
        CData/*1:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__output_unencoded;
        CData/*1:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__input_padded;
        CData/*1:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__input_unencoded;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__output_valid;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__output_encoded;
        CData/*1:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__output_unencoded;
        CData/*1:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__input_padded;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__clk_i;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__rst_i;
        CData/*1:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__link_status_i;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__phy_link_up_i;
        CData/*3:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__s_axis_tkeep;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__s_axis_tvalid;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__s_axis_tlast;
        CData/*2:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__s_axis_tuser;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__s_axis_tready;
        CData/*3:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__m_axis_dllp2tlp_tkeep;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__m_axis_dllp2tlp_tvalid;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__m_axis_dllp2tlp_tlast;
        CData/*2:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__m_axis_dllp2tlp_tuser;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__m_axis_dllp2tlp_tready;
        CData/*3:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__m_axis_dllp2phy_tkeep;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__m_axis_dllp2phy_tvalid;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__m_axis_dllp2phy_tlast;
        CData/*2:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__m_axis_dllp2phy_tuser;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__m_axis_dllp2phy_tready;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__seq_num_vld_o;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__seq_num_acknack_o;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__fc1_values_stored_o;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__fc2_values_stored_o;
        CData/*7:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__tx_fc_ph_o;
        CData/*7:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__tx_fc_nph_o;
        CData/*7:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__tx_fc_cplh_o;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__update_fc_o;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_ready;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__tlp_ready;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__start_flow_control;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__start_flow_control_ack;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__tlp_nullified;
        CData/*7:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__ph_credits_consumed;
        CData/*7:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__nph_credits_consumed;
        CData/*3:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__tlp_axis_tkeep;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__tlp_axis_tvalid;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__tlp_axis_tlast;
        CData/*2:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__tlp_axis_tuser;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__tlp_axis_tready;
        CData/*3:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_axis_tkeep;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_axis_tvalid;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_axis_tlast;
        CData/*2:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_axis_tuser;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_axis_tready;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__clk_i;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__rst_i;
        CData/*1:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__link_status_i;
        CData/*3:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__s_axis_tkeep;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__s_axis_tvalid;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__s_axis_tlast;
        CData/*2:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__s_axis_tuser;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__s_axis_tready;
        CData/*3:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__m_tlp_axis_tkeep;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__m_tlp_axis_tvalid;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__m_tlp_axis_tlast;
        CData/*2:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__m_tlp_axis_tuser;
    };
    struct {
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__m_tlp_axis_tready;
        CData/*3:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__m_dllp_axis_tkeep;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__m_dllp_axis_tvalid;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__m_dllp_axis_tlast;
        CData/*2:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__m_dllp_axis_tuser;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__m_dllp_axis_tready;
        CData/*2:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__curr_state;
        CData/*2:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__next_state;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_valid;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_valid;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__clk;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__rst;
        CData/*3:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__s_axis_tkeep;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__s_axis_tvalid;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__s_axis_tready;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__s_axis_tlast;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__s_axis_tid;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__s_axis_tdest;
        CData/*2:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__s_axis_tuser;
        CData/*3:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tkeep;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tvalid;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tready;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tlast;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tid;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tdest;
        CData/*2:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tuser;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__s_axis_tready_reg;
        CData/*3:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__m_axis_tkeep_reg;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__m_axis_tvalid_reg;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__m_axis_tvalid_next;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__m_axis_tlast_reg;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__m_axis_tid_reg;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__m_axis_tdest_reg;
        CData/*2:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__m_axis_tuser_reg;
        CData/*3:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tkeep_reg;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_next;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tlast_reg;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tid_reg;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tdest_reg;
        CData/*2:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tuser_reg;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__store_axis_input_to_output;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__store_axis_input_to_temp;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__store_axis_temp_to_output;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__s_axis_tready_early;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__clk;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__rst;
        CData/*3:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__s_axis_tkeep;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__s_axis_tvalid;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__s_axis_tready;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__s_axis_tlast;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__s_axis_tid;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__s_axis_tdest;
        CData/*2:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__s_axis_tuser;
        CData/*3:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tkeep;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tvalid;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tready;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tlast;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tid;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tdest;
        CData/*2:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tuser;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__s_axis_tready_reg;
        CData/*3:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__m_axis_tkeep_reg;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__m_axis_tvalid_reg;
    };
    struct {
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__m_axis_tvalid_next;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__m_axis_tlast_reg;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__m_axis_tid_reg;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__m_axis_tdest_reg;
        CData/*2:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__m_axis_tuser_reg;
        CData/*3:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tkeep_reg;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_next;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tlast_reg;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tid_reg;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tdest_reg;
        CData/*2:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tuser_reg;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__store_axis_input_to_output;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__store_axis_input_to_temp;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__store_axis_temp_to_output;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__s_axis_tready_early;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__clk_i;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__rst_i;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__phy_link_up_i;
        CData/*3:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__s_axis_tkeep;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__s_axis_tvalid;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__s_axis_tlast;
        CData/*2:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__s_axis_tuser;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__s_axis_tready;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__seq_num_vld_o;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__seq_num_acknack_o;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__fc1_values_stored_o;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__fc2_values_stored_o;
        CData/*7:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_ph_o;
        CData/*7:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_nph_o;
        CData/*7:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_cplh_o;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__update_fc_o;
        CData/*2:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__curr_state;
        CData/*2:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__next_state;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tlp_nullified_c;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tlp_nullified_r;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_tlp_ready_c;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_tlp_ready_r;
        CData/*3:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__skid_s_axis_tkeep;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__skid_s_axis_tvalid;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__skid_s_axis_tlast;
        CData/*2:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__skid_s_axis_tuser;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__skid_s_axis_tready;
        CData/*7:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_ph_c;
        CData/*7:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_ph_r;
        CData/*7:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_nph_c;
        CData/*7:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_nph_r;
        CData/*7:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_cplh_c;
        CData/*7:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_cplh_r;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__update_fc_c;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__update_fc_r;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__fc1_np_stored_c;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__fc1_np_stored_r;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__fc1_p_stored_c;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__fc1_p_stored_r;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__fc1_c_stored_c;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__fc1_c_stored_r;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__fc2_np_stored_c;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__fc2_np_stored_r;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__fc2_p_stored_c;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__fc2_p_stored_r;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__fc2_c_stored_c;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__fc2_c_stored_r;
        CData/*7:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_0__DOT__data;
    };
    struct {
        CData/*7:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT__data;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3639f67b__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3634ff9b__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36308f16__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h363e2766__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3608ac7c__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h68cb8757__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h360c9c01__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h6e9b026a__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h03f6d13a__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_hf84ccbd6__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_hee0b7305__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_haca89824__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3f454e02__0;
        CData/*7:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT__data;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3639f67b__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3634ff9b__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36308f16__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h363e2766__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3608ac7c__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h68cb8757__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36e29791__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h360c9c01__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h93a27a88__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h6e9b026a__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h03f6d13a__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h68c91218__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_hf84ccbd6__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_hee0b7305__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_haca89824__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3f454e02__0;
        CData/*7:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT__data;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3634ff9b__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36308f16__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h363e2766__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3608ac7c__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h68cb8757__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36e29791__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h360c9c01__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h93a27a88__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h6e9b026a__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h68c91218__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_hee0b7305__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3f454e02__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__clk;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__rst;
        CData/*3:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__s_axis_tkeep;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__s_axis_tvalid;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__s_axis_tready;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__s_axis_tlast;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__s_axis_tid;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__s_axis_tdest;
        CData/*2:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__s_axis_tuser;
        CData/*3:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__m_axis_tkeep;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__m_axis_tvalid;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__m_axis_tready;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__m_axis_tlast;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__m_axis_tid;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__m_axis_tdest;
        CData/*2:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__m_axis_tuser;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__s_axis_tready_reg;
        CData/*3:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tkeep_reg;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tvalid_reg;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tvalid_next;
    };
    struct {
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tlast_reg;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tid_reg;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdest_reg;
        CData/*2:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tuser_reg;
        CData/*3:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tkeep_reg;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_next;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tlast_reg;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tid_reg;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tdest_reg;
        CData/*2:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tuser_reg;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__store_axis_input_to_output;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__store_axis_input_to_temp;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__store_axis_temp_to_output;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__s_axis_tready_early;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__clk_i;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__rst_i;
        CData/*1:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__link_status_i;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__start_flow_control_i;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__start_flow_control_ack_o;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__tlp_nullified_i;
        CData/*7:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__ph_credits_consumed_i;
        CData/*7:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__nph_credits_consumed_i;
        CData/*3:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__m_axis_tkeep;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__m_axis_tvalid;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__m_axis_tlast;
        CData/*2:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__m_axis_tuser;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__m_axis_tready;
        CData/*3:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tkeep;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tvalid;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tlast;
        CData/*2:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tuser;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tready;
        CData/*4:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__curr_state;
        CData/*4:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__next_state;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__start_ack_c;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__start_ack_r;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__clk;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__rst;
        CData/*3:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tkeep;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tvalid;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tready;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tlast;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tid;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tdest;
        CData/*2:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tuser;
        CData/*3:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tkeep;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tvalid;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tready;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tlast;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tid;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tdest;
        CData/*2:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tuser;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__s_axis_tready_reg;
        CData/*3:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tkeep_reg;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tvalid_reg;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tvalid_next;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tlast_reg;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tid_reg;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tdest_reg;
        CData/*2:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tuser_reg;
        CData/*3:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tkeep_reg;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_next;
    };
    struct {
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tlast_reg;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tid_reg;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tdest_reg;
        CData/*2:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tuser_reg;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__store_axis_input_to_output;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__store_axis_input_to_temp;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__store_axis_temp_to_output;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__s_axis_tready_early;
        CData/*7:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT__data;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h93a27a88__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_hee0b7305__0;
        CData/*7:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT__data;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3639f67b__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3634ff9b__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36308f16__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h363e2766__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3608ac7c__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h68cb8757__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36e29791__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h360c9c01__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h93a27a88__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h6e9b026a__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h68c91218__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_ha9b3a581__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_hee0b7305__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3f454e02__0;
        CData/*7:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT__data;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h68cb8757__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36e29791__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h93a27a88__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h6e9b026a__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h68c91218__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_hee0b7305__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3f454e02__0;
        CData/*7:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT__data;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h68cb8757__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h93a27a88__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h6e9b026a__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h68c91218__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_hee0b7305__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3f454e02__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__clk_i;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__rst_i;
        CData/*1:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__link_status_i;
        CData/*3:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__s_axis_tkeep;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__s_axis_tvalid;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__s_axis_tlast;
        CData/*2:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__s_axis_tuser;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__s_axis_tready;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__start_flow_control_o;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__start_flow_control_ack_i;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_nullified_o;
        CData/*7:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__ph_credits_consumed_o;
        CData/*7:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__nph_credits_consumed_o;
        CData/*3:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__m_tlp_axis_tkeep;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__m_tlp_axis_tvalid;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__m_tlp_axis_tlast;
        CData/*2:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__m_tlp_axis_tuser;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__m_tlp_axis_tready;
        CData/*4:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__curr_state;
        CData/*4:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__next_state;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__fc_start_c;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__fc_start_r;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_nullified_c;
    };
    struct {
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_nullified_r;
        CData/*1:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_byte_select;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_is_cplh_c;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_is_cplh_r;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_is_nph_c;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_is_nph_r;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_is_ph_c;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_is_ph_r;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_is_npd_c;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_is_npd_r;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_is_pd_c;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_is_pd_r;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_is_cpld_c;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_is_cpld_r;
        CData/*3:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__skid_axis_tkeep;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__skid_axis_tvalid;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__skid_axis_tlast;
        CData/*2:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__skid_axis_tuser;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__skid_axis_tready;
        CData/*3:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__pipeline_axis_tkeep;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__pipeline_axis_tvalid;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__pipeline_axis_tlast;
        CData/*2:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__pipeline_axis_tuser;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__pipeline_axis_tready;
        CData/*3:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__pipeline_stg2_axis_tkeep;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__pipeline_stg2_axis_tvalid;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__pipeline_stg2_axis_tlast;
        CData/*2:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__pipeline_stg2_axis_tuser;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__pipeline_stg2_axis_tready;
        CData/*3:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__phy_axis_tkeep;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__phy_axis_tvalid;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__phy_axis_tlast;
        CData/*2:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__phy_axis_tuser;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__phy_axis_tready;
        CData/*3:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_axis_tkeep;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_axis_tvalid;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_axis_tlast;
        CData/*2:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_axis_tuser;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_axis_tready;
        CData/*7:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__ph_credits_consumed_c;
        CData/*7:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__ph_credits_consumed_r;
        CData/*7:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__nph_credits_consumed_c;
        CData/*7:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__nph_credits_consumed_r;
        CData/*7:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__cplh_credits_consumed_c;
        CData/*7:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__cplh_credits_consumed_r;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__clk;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__rst;
        CData/*3:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__s_axis_tkeep;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__s_axis_tvalid;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__s_axis_tready;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__s_axis_tlast;
        CData/*7:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__s_axis_tid;
        CData/*7:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__s_axis_tdest;
        CData/*2:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__s_axis_tuser;
        CData/*3:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tkeep;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tvalid;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tready;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tlast;
        CData/*7:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tid;
        CData/*7:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tdest;
        CData/*2:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tuser;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__pause_req;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__pause_ack;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__status_overflow;
    };
    struct {
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__status_bad_frame;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__status_good_frame;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__mem_read_data_valid_reg;
        CData/*1:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tvalid_pipe_reg;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__full;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__empty;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__full_wr;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__s_frame_reg;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__drop_frame_reg;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__mark_frame_reg;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__send_frame_reg;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__overflow_reg;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__bad_frame_reg;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__good_frame_reg;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tready_pipe;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tvalid_pipe;
        CData/*3:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tkeep_pipe;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tlast_pipe;
        CData/*7:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tid_pipe;
        CData/*7:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tdest_pipe;
        CData/*2:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tuser_pipe;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tready_out;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tvalid_out;
        CData/*3:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tkeep_out;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tlast_out;
        CData/*7:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tid_out;
        CData/*7:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tdest_out;
        CData/*2:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tuser_out;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__pipe_ready;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__clk;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__rst;
        CData/*3:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tkeep;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tvalid;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tready;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tlast;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tid;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tdest;
        CData/*2:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tuser;
        CData/*3:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tkeep;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tvalid;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tready;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tlast;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tid;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tdest;
        CData/*2:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tuser;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__s_axis_tready_reg;
        CData/*3:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tkeep_reg;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tvalid_reg;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tvalid_next;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tlast_reg;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tid_reg;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tdest_reg;
        CData/*2:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tuser_reg;
        CData/*3:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tkeep_reg;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_next;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tlast_reg;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tid_reg;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tdest_reg;
        CData/*2:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tuser_reg;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__store_axis_input_to_output;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__store_axis_input_to_temp;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__store_axis_temp_to_output;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__s_axis_tready_early;
    };
    struct {
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__clk;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__rst;
        CData/*3:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__s_axis_tkeep;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__s_axis_tvalid;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__s_axis_tready;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__s_axis_tlast;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__s_axis_tid;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__s_axis_tdest;
        CData/*2:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__s_axis_tuser;
        CData/*3:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__m_axis_tkeep;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__m_axis_tvalid;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__m_axis_tready;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__m_axis_tlast;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__m_axis_tid;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__m_axis_tdest;
        CData/*2:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__m_axis_tuser;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__s_axis_tready_reg;
        CData/*3:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tkeep_reg;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tvalid_reg;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tvalid_next;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tlast_reg;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tid_reg;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdest_reg;
        CData/*2:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tuser_reg;
        CData/*3:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tkeep_reg;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_next;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tlast_reg;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tid_reg;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tdest_reg;
        CData/*2:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tuser_reg;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__store_axis_input_to_output;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__store_axis_input_to_temp;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__store_axis_temp_to_output;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__s_axis_tready_early;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__clk;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__rst;
        CData/*3:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__s_axis_tkeep;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__s_axis_tvalid;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__s_axis_tready;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__s_axis_tlast;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__s_axis_tid;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__s_axis_tdest;
        CData/*2:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__s_axis_tuser;
        CData/*3:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__m_axis_tkeep;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__m_axis_tvalid;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__m_axis_tready;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__m_axis_tlast;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__m_axis_tid;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__m_axis_tdest;
        CData/*2:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__m_axis_tuser;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__s_axis_tready_reg;
        CData/*3:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__m_axis_tkeep_reg;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__m_axis_tvalid_reg;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__m_axis_tvalid_next;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__m_axis_tlast_reg;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__m_axis_tid_reg;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__m_axis_tdest_reg;
        CData/*2:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__m_axis_tuser_reg;
        CData/*3:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__temp_m_axis_tkeep_reg;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_next;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__temp_m_axis_tlast_reg;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__temp_m_axis_tid_reg;
    };
    struct {
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__temp_m_axis_tdest_reg;
        CData/*2:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__temp_m_axis_tuser_reg;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__store_axis_input_to_output;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__store_axis_input_to_temp;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__store_axis_temp_to_output;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__s_axis_tready_early;
        CData/*1:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__select;
        CData/*7:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT__data;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_habd34d5d__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h22b5d282__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_hb290ee8c__0;
        CData/*7:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT__data;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h7a381cb3__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36aeeaf9__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36dae92e__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36ab39a5__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d69a53__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h6e9b026a__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36a6eb30__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d2dbb4__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36e3e8cf__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_hc70d1c7e__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36fe385a__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h89f06a7e__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h3f5a3024__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_hcd6cff89__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h69f4b0d5__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_habd34d5d__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h22b5d282__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_hb290ee8c__0;
        CData/*7:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT__data;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36aeeaf9__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36dae92e__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36ab39a5__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d69a53__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h6e9b026a__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d2dbb4__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h69fa2300__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_hc70d1c7e__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36fe385a__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h89f06a7e__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h3f5a3024__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_hce49e470__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h68cca169__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_hcd6cff89__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_hd7aa8e56__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h69f4b0d5__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_habd34d5d__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h22b5d282__0;
        CData/*7:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT__data;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h7a381cb3__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36aeeaf9__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36dae92e__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36ab39a5__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d69a53__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h6e9b026a__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36a6eb30__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d2dbb4__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h69fa2300__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36e3e8cf__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_hc70d1c7e__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36fe385a__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h89f06a7e__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h3f5a3024__0;
    };
    struct {
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_hce49e470__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h68cca169__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_hcd6cff89__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_hd7aa8e56__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h69f4b0d5__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_habd34d5d__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h22b5d282__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_hb290ee8c__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__clk;
        CData/*0:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__rst;
        CData/*2:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tvalid;
        CData/*2:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tready;
        CData/*2:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tlast;
        CData/*3:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tkeep;
        CData/*0:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tvalid;
        CData/*0:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tready;
        CData/*0:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tlast;
        CData/*7:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tdest;
        CData/*2:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tuser;
        CData/*2:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__request;
        CData/*2:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__acknowledge;
        CData/*2:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__grant;
        CData/*0:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__grant_valid;
        CData/*1:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__grant_encoded;
        CData/*2:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tvalid_reg;
        CData/*2:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tlast_reg;
        CData/*3:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tkeep_int;
        CData/*0:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tvalid_int;
        CData/*0:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tready_int_reg;
        CData/*0:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tlast_int;
        CData/*7:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tdest_int;
        CData/*2:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tuser_int;
        CData/*0:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tready_int_early;
        CData/*3:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__current_s_tkeep;
        CData/*0:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__current_s_tvalid;
        CData/*0:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__current_s_tready;
        CData/*0:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__current_s_tlast;
        CData/*7:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__current_s_tid;
        CData/*7:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__current_s_tdest;
        CData/*2:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__current_s_tuser;
        CData/*3:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tkeep_reg;
        CData/*0:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tvalid_reg;
        CData/*0:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tvalid_next;
        CData/*0:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tlast_reg;
        CData/*7:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tdest_reg;
        CData/*2:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tuser_reg;
        CData/*3:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__temp_m_axis_tkeep_reg;
        CData/*0:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__temp_m_axis_tvalid_reg;
        CData/*0:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__temp_m_axis_tvalid_next;
        CData/*0:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__temp_m_axis_tlast_reg;
        CData/*7:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__temp_m_axis_tdest_reg;
        CData/*2:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__temp_m_axis_tuser_reg;
        CData/*0:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__store_axis_int_to_output;
        CData/*0:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__store_axis_int_to_temp;
        CData/*0:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__store_axis_temp_to_output;
        CData/*3:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT____Vlvbound_h920da524__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT____Vlvbound_h92e54e92__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT____Vlvbound_h0cc45ff0__0;
        CData/*7:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT____Vlvbound_he9514f0d__0;
        CData/*7:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT____Vlvbound_hfeee7a96__0;
        CData/*2:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT____Vlvbound_ha89e13e9__0;
        CData/*0:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__clk;
        CData/*0:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__rst;
        CData/*2:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__request;
    };
    struct {
        CData/*2:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__acknowledge;
        CData/*2:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant;
        CData/*0:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_valid;
        CData/*1:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_encoded;
        CData/*2:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_reg;
        CData/*2:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_next;
        CData/*0:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_valid_reg;
        CData/*0:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_valid_next;
        CData/*1:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_encoded_reg;
        CData/*1:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_encoded_next;
        CData/*0:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__request_valid;
        CData/*1:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__request_index;
        CData/*2:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__request_mask;
        CData/*2:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__mask_reg;
        CData/*2:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__mask_next;
        CData/*0:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__masked_request_valid;
        CData/*1:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__masked_request_index;
        CData/*2:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__masked_request_mask;
        CData/*2:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__input_unencoded;
        CData/*0:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__output_valid;
        CData/*1:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__output_encoded;
        CData/*2:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__output_unencoded;
        CData/*3:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__input_padded;
        CData/*2:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__input_unencoded;
        CData/*0:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__output_valid;
        CData/*1:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__output_encoded;
        CData/*2:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__output_unencoded;
        CData/*3:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__input_padded;
        CData/*0:0*/ __VdfgTmp_hcac389da__0;
        CData/*0:0*/ __VdfgTmp_ha7dbf996__0;
        CData/*0:0*/ __VdfgTmp_he946549f__0;
        CData/*0:0*/ __VdfgTmp_hb06ef157__0;
        CData/*0:0*/ __VdfgTmp_hcb66166d__0;
        CData/*0:0*/ __VdfgTmp_ha6ba2a99__0;
        CData/*0:0*/ __VdfgTmp_hf0c32f3e__0;
        CData/*0:0*/ __VdfgTmp_hc7a3324c__0;
        CData/*0:0*/ __VdfgTmp_hb54cf1d2__0;
        CData/*0:0*/ __VdfgTmp_hcd513f53__0;
        CData/*0:0*/ __VdfgTmp_hf49f2e7e__0;
        CData/*0:0*/ __VdfgTmp_h8c4c62e6__0;
        CData/*0:0*/ __VdfgTmp_h55b40b09__0;
        CData/*0:0*/ __VdfgTmp_hd47c4097__0;
        CData/*0:0*/ __VdfgTmp_heef01c39__0;
        CData/*0:0*/ __VdfgTmp_h789ed62b__0;
        CData/*0:0*/ __VdfgTmp_ha4dff618__0;
        CData/*0:0*/ __VdfgTmp_hb9a9cf24__0;
        CData/*0:0*/ __VdfgTmp_hb2d75d09__0;
        CData/*0:0*/ __VdfgTmp_h938881b5__0;
        CData/*0:0*/ __VdfgTmp_ha06a9534__0;
        CData/*0:0*/ __VdfgTmp_h598dc9a7__0;
        CData/*0:0*/ __VdfgTmp_hc16e00e2__0;
        CData/*0:0*/ __VdfgTmp_hd661295a__0;
        CData/*0:0*/ __VdfgTmp_haabf81c9__0;
        CData/*0:0*/ __VdfgTmp_h71cf0b22__0;
        CData/*0:0*/ __VdfgTmp_h2b3e1096__0;
        CData/*0:0*/ __VdfgTmp_h87e7367f__0;
        CData/*0:0*/ __VdfgTmp_h1ae537af__0;
        CData/*0:0*/ __VdfgTmp_h42e74426__0;
        CData/*0:0*/ __VdfgTmp_h03cbcc85__0;
        CData/*0:0*/ __VdfgTmp_hb58585d2__0;
        CData/*0:0*/ __VdfgTmp_h49d4ca30__0;
        CData/*0:0*/ __VdfgTmp_h7ee4707a__0;
        CData/*0:0*/ __VdfgTmp_hb27c6fff__0;
        CData/*0:0*/ __VdfgTmp_h00cd5864__0;
    };
    struct {
        CData/*0:0*/ __VdfgTmp_h346d0cc2__0;
        CData/*0:0*/ __VdfgTmp_he76d745a__0;
        CData/*0:0*/ __VdfgTmp_h1ce136f1__0;
        CData/*0:0*/ __VdfgTmp_h713867e6__0;
        CData/*0:0*/ __VdfgTmp_hc94a7559__0;
        CData/*0:0*/ __VdfgTmp_h529926d8__0;
        CData/*0:0*/ __VdfgTmp_h871bedfc__0;
        CData/*0:0*/ __VdfgTmp_h6d4ede94__0;
        CData/*0:0*/ __VdfgTmp_hff3a4ad2__0;
        CData/*0:0*/ __VdfgTmp_hfc3938ed__0;
        CData/*0:0*/ __VdfgTmp_h3a28f477__0;
        CData/*0:0*/ __VdfgTmp_h2c1029d4__0;
        CData/*0:0*/ __VdfgTmp_h85601e46__0;
        CData/*0:0*/ __VdfgTmp_h2e575ec5__0;
        CData/*0:0*/ __VdfgTmp_hd1695d7c__0;
        CData/*0:0*/ __VdfgTmp_ha769a9a2__0;
        CData/*0:0*/ __VdfgTmp_h4d7f46b7__0;
        CData/*0:0*/ __VdfgTmp_h21ce4c20__0;
        CData/*0:0*/ __VdfgTmp_hbb249fd1__0;
        CData/*0:0*/ __VdfgTmp_h592341af__0;
        CData/*0:0*/ __VdfgTmp_h96c32258__0;
        CData/*0:0*/ __VdfgTmp_h41fce7a7__0;
        CData/*0:0*/ __VdfgTmp_hf8f5ab9a__0;
        CData/*0:0*/ __VdfgTmp_h8fa9371c__0;
        CData/*0:0*/ __VdfgTmp_h56c00102__0;
        CData/*0:0*/ __VdfgTmp_h5e2564ec__0;
        CData/*0:0*/ __VdfgTmp_h8d370620__0;
        CData/*0:0*/ __VdfgTmp_h4d1ff150__0;
        CData/*0:0*/ __VdfgTmp_h1e6ccfc3__0;
        CData/*0:0*/ __VdfgTmp_hf09fdba8__0;
        CData/*0:0*/ __VdfgTmp_h78b86874__0;
        CData/*0:0*/ __VdfgTmp_h6520afd1__0;
        CData/*0:0*/ __VdfgTmp_hd806cd3e__0;
        CData/*0:0*/ __VdfgTmp_h9ec29e45__0;
        CData/*0:0*/ __VdfgTmp_hbacd7849__0;
        CData/*0:0*/ __VdfgTmp_hc112de46__0;
        CData/*0:0*/ __VdfgTmp_h81d1ba2d__0;
        CData/*0:0*/ __VdfgTmp_hfe2e6b33__0;
        CData/*0:0*/ __VdfgTmp_h54161b99__0;
        CData/*0:0*/ __VdfgTmp_hf2502a99__0;
        CData/*0:0*/ __VdfgTmp_hf96fdc3a__0;
        CData/*0:0*/ __VdfgTmp_h765e99c6__0;
        CData/*0:0*/ __VdfgTmp_h08a934a5__0;
        CData/*0:0*/ __VdfgTmp_hea57532f__0;
        CData/*0:0*/ __VdfgTmp_hc4fcddea__0;
        CData/*0:0*/ __VdfgTmp_h44e428aa__0;
        CData/*0:0*/ __VdfgTmp_h4d6c0e8e__0;
        CData/*0:0*/ __VdfgTmp_h2b778ce1__0;
        CData/*0:0*/ __VdfgTmp_h92ade9f9__0;
        CData/*0:0*/ __VdfgTmp_hbcc95034__0;
        CData/*0:0*/ __VdfgTmp_h61364069__0;
        CData/*0:0*/ __VdfgTmp_h86204984__0;
        CData/*0:0*/ __VdfgTmp_h5ac32030__0;
        CData/*0:0*/ __VdfgTmp_h2d29c213__0;
        CData/*0:0*/ __VdfgTmp_heed15494__0;
        CData/*0:0*/ __VdfgTmp_h27486c02__0;
        CData/*0:0*/ __VdfgTmp_hf8ec4a95__0;
        CData/*0:0*/ __VdfgTmp_h28a93dd5__0;
        CData/*0:0*/ __VdfgTmp_h3cd51e6c__0;
        CData/*0:0*/ __VdfgTmp_h14a4d467__0;
        CData/*0:0*/ __VdfgTmp_hb59c6074__0;
        CData/*0:0*/ __VdfgTmp_ha7f1c27f__0;
        CData/*0:0*/ __VdfgTmp_h38b8a2b6__0;
        CData/*0:0*/ __VdfgTmp_h23bb7b78__0;
    };
    struct {
        CData/*0:0*/ __VdfgTmp_hc314d665__0;
        CData/*0:0*/ __VdfgTmp_h64ce6f55__0;
        CData/*0:0*/ __VdfgTmp_hea1c180b__0;
        CData/*0:0*/ __VdfgTmp_h33c2cba5__0;
        CData/*0:0*/ __VdfgTmp_h2051c3df__0;
        CData/*0:0*/ __VdfgTmp_hca6fdb6a__0;
        CData/*0:0*/ __VdfgTmp_h479ed014__0;
        CData/*0:0*/ __VdfgTmp_ha9b6b0de__0;
        CData/*0:0*/ __VdfgTmp_hbf814246__0;
        CData/*0:0*/ __VdfgTmp_h52f993ad__0;
        CData/*7:0*/ __Vtask_get_fc_values__6__hdr_fc_out;
        CData/*7:0*/ __Vtask_get_fc_values__7__hdr_fc_out;
        CData/*7:0*/ __Vtask_get_fc_values__8__hdr_fc_out;
        CData/*7:0*/ __Vtask_get_fc_values__9__hdr_fc_out;
        CData/*7:0*/ __Vtask_get_fc_values__10__hdr_fc_out;
        CData/*7:0*/ __Vtask_get_fc_values__11__hdr_fc_out;
        CData/*7:0*/ __Vtask_get_fc_values__12__hdr_fc_out;
        CData/*7:0*/ __Vtask_get_fc_values__13__hdr_fc_out;
        CData/*7:0*/ __Vtask_get_fc_values__14__hdr_fc_out;
        CData/*7:0*/ __Vfunc_send_fc_init__17__hdrfc;
        CData/*7:0*/ __Vfunc_send_fc_init__18__hdrfc;
        CData/*7:0*/ __Vfunc_send_fc_init__19__hdrfc;
        CData/*7:0*/ __Vfunc_set_ack_nack__20__dllp_type;
        CData/*1:0*/ __Vtrigrprev__TOP__pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_byte_select;
        CData/*0:0*/ __VstlDidInit;
        CData/*0:0*/ __VicoDidInit;
        CData/*0:0*/ __Vtrigrprev__TOP__clk_i;
        CData/*0:0*/ __Vtrigrprev__TOP__rst_i;
        CData/*0:0*/ __VactDidInit;
        CData/*0:0*/ __VactContinue;
        SData/*11:0*/ pcie_datalink_layer__DOT__seq_num;
        SData/*11:0*/ pcie_datalink_layer__DOT__tx_fc_pd;
        SData/*11:0*/ pcie_datalink_layer__DOT__tx_fc_npd;
        SData/*11:0*/ pcie_datalink_layer__DOT__tx_fc_cpld;
        SData/*8:0*/ pcie_datalink_layer__DOT____Vcellinp__arbiter_mux_inst__s_axis_tuser;
        SData/*11:0*/ pcie_datalink_layer__DOT____Vcellinp__arbiter_mux_inst__s_axis_tkeep;
        SData/*15:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_lcrc_c;
        SData/*15:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_lcrc_r;
        SData/*15:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__seq_count_c;
        SData/*15:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__seq_count_r;
        SData/*15:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__crc_out;
        SData/*15:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__crc_reversed;
        SData/*15:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crcIn;
        SData/*15:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crcOut;
        SData/*15:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc0;
        SData/*15:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc1;
        SData/*15:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc2;
        SData/*15:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc3;
        SData/*15:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc4;
        SData/*15:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT__crcIn;
        SData/*15:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT__crcOut;
        SData/*15:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT__crcIn;
        SData/*15:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT__crcOut;
        SData/*15:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT__crcIn;
        SData/*15:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT__crcOut;
        SData/*15:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT__crcIn;
        SData/*15:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT__crcOut;
        SData/*11:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__ack_seq_num_i;
        SData/*11:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tx_fc_pd_i;
        SData/*11:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tx_fc_npd_i;
        SData/*11:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tx_fc_cpld_i;
        SData/*11:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__ackd_transmit_seq;
        SData/*11:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__tx_seq_num_i;
        SData/*11:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__ack_seq_num_i;
    };
    struct {
        SData/*11:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__store_seq_c;
        SData/*11:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__store_seq_r;
        SData/*11:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__seq_num_out;
        QData/*35:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__ack_seq_mem_c;
        QData/*35:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__ack_seq_mem_r;
        SData/*11:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT____Vlvbound_h1ce2b52c__0;
        SData/*15:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__wr_ptr_c;
        SData/*15:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__wr_ptr_r;
        SData/*15:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__rd_ptr_c;
        SData/*15:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__rd_ptr_r;
        SData/*15:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__wr_ptr_c;
        SData/*15:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__wr_ptr_r;
        SData/*15:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__rd_ptr_c;
        SData/*15:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__rd_ptr_r;
        SData/*15:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__wr_ptr_c;
        SData/*15:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__wr_ptr_r;
        SData/*15:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__rd_ptr_c;
        SData/*15:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__rd_ptr_r;
        SData/*15:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__seq_num_o;
        SData/*11:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tx_fc_pd_i;
        SData/*11:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tx_fc_npd_i;
        SData/*11:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tx_fc_cpld_i;
        SData/*11:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__next_transmit_seq_c;
        SData/*11:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__next_transmit_seq_r;
        SData/*15:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__dllp_crc_out;
        SData/*15:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__dllp_crc_reversed;
        SData/*11:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__pd_credits_consumed_c;
        SData/*11:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__pd_credits_consumed_r;
        SData/*11:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__npd_credits_consumed_c;
        SData/*11:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__npd_credits_consumed_r;
        SData/*11:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__cpld_credits_consumed_c;
        SData/*11:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__cpld_credits_consumed_r;
        SData/*11:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__pd_credit_limit_c;
        SData/*11:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__pd_credit_limit_r;
        SData/*11:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__cpld_credit_limit_c;
        SData/*11:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__cpld_credit_limit_r;
        SData/*11:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__npd_credit_limit_c;
        SData/*11:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__npd_credit_limit_r;
        SData/*11:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__cplh_credit_limit_c;
        SData/*11:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__cplh_credit_limit_r;
        SData/*15:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__main_seq__DOT__unnamedblk3__DOT__data_credits_required;
        SData/*15:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__main_seq__DOT__unnamedblk5__DOT__data_length;
        SData/*15:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__main_seq__DOT__unnamedblk5__DOT__data_credits_required;
        SData/*15:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__main_seq__DOT__unnamedblk7__DOT__data_length;
        SData/*15:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__main_seq__DOT__unnamedblk7__DOT__data_credits_required;
        SData/*15:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tid;
        SData/*15:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tdest;
        SData/*8:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tid;
        SData/*15:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tid_reg;
        SData/*15:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tdest_reg;
        SData/*8:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tid_int;
        SData/*8:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tid_reg;
        SData/*8:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__temp_m_axis_tid_reg;
        SData/*11:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__seq_num_o;
        SData/*11:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__tx_fc_pd_o;
        SData/*11:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__tx_fc_npd_o;
        SData/*11:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__tx_fc_cpld_o;
        SData/*15:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__next_transmit_seq;
        SData/*11:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__pd_credits_consumed;
        SData/*11:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__npd_credits_consumed;
        SData/*11:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__seq_num_o;
        SData/*11:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_pd_o;
        SData/*11:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_npd_o;
        SData/*11:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_cpld_o;
    };
    struct {
        SData/*15:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__crc_in_c;
        SData/*15:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__crc_in_r;
        SData/*15:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__crc_out;
        SData/*15:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__next_transmit_seq_c;
        SData/*15:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__next_transmit_seq_r;
        SData/*11:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__ackd_transmit_seq_c;
        SData/*11:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__ackd_transmit_seq_r;
        SData/*11:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_pd_c;
        SData/*11:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_pd_r;
        SData/*11:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_npd_c;
        SData/*11:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_npd_r;
        SData/*11:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_cpld_c;
        SData/*11:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_cpld_r;
        SData/*15:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__crc_reversed;
        SData/*15:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crcIn;
        SData/*15:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crcOut;
        SData/*15:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc0;
        SData/*15:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc1;
        SData/*15:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc2;
        SData/*15:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc3;
        SData/*15:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc4;
        SData/*15:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_0__DOT__crcIn;
        SData/*15:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_0__DOT__crcOut;
        SData/*15:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT__crcIn;
        SData/*15:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT__crcOut;
        SData/*15:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT__crcIn;
        SData/*15:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT__crcOut;
        SData/*15:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT__crcIn;
        SData/*15:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT__crcOut;
        SData/*15:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__next_transmit_seq_i;
        SData/*11:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__pd_credits_consumed_i;
        SData/*11:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__npd_credits_consumed_i;
        SData/*15:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_lcrc_c;
        SData/*15:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_lcrc_r;
        SData/*15:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__timer_c;
        SData/*15:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__timer_r;
        SData/*15:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__crc_out;
        SData/*15:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__crc_reversed;
        SData/*15:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crcIn;
        SData/*15:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crcOut;
        SData/*15:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc0;
        SData/*15:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc1;
        SData/*15:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc2;
        SData/*15:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc3;
        SData/*15:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc4;
        SData/*15:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT__crcIn;
        SData/*15:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT__crcOut;
        SData/*15:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT__crcIn;
        SData/*15:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT__crcOut;
        SData/*15:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT__crcIn;
        SData/*15:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT__crcOut;
        SData/*15:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT__crcIn;
        SData/*15:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT__crcOut;
        SData/*15:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__next_transmit_seq_o;
        SData/*11:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__pd_credits_consumed_o;
        SData/*11:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__npd_credits_consumed_o;
        SData/*15:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__next_transmit_seq_c;
        SData/*15:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__next_transmit_seq_r;
        SData/*15:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__next_expected_seq_num_c;
        SData/*15:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__next_expected_seq_num_r;
        SData/*11:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__ackd_transmit_seq_c;
        SData/*15:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__ackd_transmit_seq_r;
        SData/*15:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp_crc_out;
        SData/*15:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp_crc_reversed;
    };
    struct {
        SData/*15:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_header_offset;
        SData/*11:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__pd_credits_consumed_c;
        SData/*11:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__pd_credits_consumed_r;
        SData/*11:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__npd_credits_consumed_c;
        SData/*11:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__npd_credits_consumed_r;
        SData/*11:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__cpld_credits_consumed_c;
        SData/*11:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__cpld_credits_consumed_r;
        SData/*10:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__status_depth;
        SData/*10:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__status_depth_commit;
        SData/*8:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__wr_ptr_reg;
        SData/*8:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__wr_ptr_commit_reg;
        SData/*8:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__rd_ptr_reg;
        SData/*8:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__depth_reg;
        SData/*8:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__depth_commit_reg;
        SData/*11:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tkeep;
        SData/*8:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tuser;
        SData/*9:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tid;
        SData/*11:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tkeep_reg;
        SData/*8:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tuser_reg;
        SData/*9:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tid_int;
        SData/*9:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tid_reg;
        SData/*9:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__temp_m_axis_tid_reg;
        SData/*11:0*/ __Vtask_get_fc_values__6__data_fc_out;
        SData/*11:0*/ __Vtask_get_fc_values__7__data_fc_out;
        SData/*11:0*/ __Vtask_get_fc_values__8__data_fc_out;
        SData/*11:0*/ __Vtask_get_fc_values__9__data_fc_out;
        SData/*11:0*/ __Vtask_get_fc_values__10__data_fc_out;
        SData/*11:0*/ __Vtask_get_fc_values__11__data_fc_out;
        SData/*11:0*/ __Vtask_get_fc_values__12__data_fc_out;
        SData/*11:0*/ __Vtask_get_fc_values__13__data_fc_out;
        SData/*11:0*/ __Vtask_get_fc_values__14__data_fc_out;
        SData/*11:0*/ __Vfunc_get_ack_nack_seq__15__Vfuncout;
        SData/*11:0*/ __Vfunc_get_ack_nack_seq__16__Vfuncout;
        SData/*11:0*/ __Vfunc_send_fc_init__17__datafc;
        SData/*11:0*/ __Vfunc_send_fc_init__18__datafc;
        SData/*11:0*/ __Vfunc_send_fc_init__19__datafc;
        SData/*11:0*/ __Vfunc_set_ack_nack__20__seq_num;
        VL_IN(s_tlp_axis_tdata,31,0);
        VL_OUT(m_tlp_axis_tdata,31,0);
        VL_IN(s_phy_axis_tdata,31,0);
        VL_OUT(m_phy_axis_tdata,31,0);
        IData/*31:0*/ pcie_datalink_layer__DOT__s_tlp_axis_tdata;
        IData/*31:0*/ pcie_datalink_layer__DOT__m_tlp_axis_tdata;
        IData/*31:0*/ pcie_datalink_layer__DOT__s_phy_axis_tdata;
        IData/*31:0*/ pcie_datalink_layer__DOT__m_phy_axis_tdata;
        IData/*31:0*/ pcie_datalink_layer__DOT__phy_fc_axis_tdata;
        IData/*31:0*/ pcie_datalink_layer__DOT__phy_rx_axis_tdata;
        IData/*31:0*/ pcie_datalink_layer__DOT__phy_tlp_axis_tdata;
        VlWide<3>/*95:0*/ pcie_datalink_layer__DOT____Vcellinp__arbiter_mux_inst__s_axis_tdata;
        IData/*31:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__m_axis_tdata;
        IData/*31:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__fc_axis_tdata;
        IData/*31:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__byteswap__DOT__unnamedblk1__DOT__i;
        IData/*31:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tdata;
        IData/*31:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tdata;
        IData/*31:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tdata_reg;
        IData/*31:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tdata_reg;
        IData/*31:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__data;
        IData/*31:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__unnamedblk1__DOT__i;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__s_axis_tdata;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__m_axis_tdata;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__m_axis_retry_tdata;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__m_axis_tlp2dllp_tdata;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_tracking_combo__DOT__unnamedblk1__DOT__i;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_tracking_combo__DOT__unnamedblk2__DOT__i;
    };
    struct {
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_tracking_combo__DOT__unnamedblk3__DOT__i;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_tracking_combo__DOT__unnamedblk3__DOT__unnamedblk4__DOT__j;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__0__KET____DOT__retry_timer_c;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__0__KET____DOT__retry_timer_r;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__1__KET____DOT__retry_timer_c;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__1__KET____DOT__retry_timer_r;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__2__KET____DOT__retry_timer_c;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__2__KET____DOT__retry_timer_r;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__s_axis_tdata;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__m_axis_tdata;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__transmit_tlp_combo__DOT__unnamedblk1__DOT__i;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__transmit_tlp_combo__DOT__unnamedblk1__DOT__unnamedblk2__DOT__j;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__s_axis_tdata;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tdata;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__s_axis_tdata;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tdata;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__s_axis_tdata;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tdata;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__s_axis_tdata;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__m_axis_tdata;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__skid_axis_tdata;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__pipeline_axis_tdata;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_in_c;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__dllp_lcrc_c;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_in_r;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__dllp_lcrc_r;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_out;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_out16;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_reversed;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_dw0;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__byteswap__DOT__unnamedblk1__DOT__i;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__s_axis_tdata;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__m_axis_tdata;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__m_axis_tdata_reg;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__temp_m_axis_tdata_reg;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__s_axis_tdata;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__m_axis_tdata;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__m_axis_tdata_reg;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__temp_m_axis_tdata_reg;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__s_axis_tdata;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__m_axis_tdata;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__temp_m_axis_tdata_reg;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__crcIn;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__data;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__crcOut;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__crc_out8;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__crc_out16;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__crc_out24;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__crc_out32;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT__crcIn;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT__crcOut;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT__crcIn;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT__crcOut;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT__crcIn;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT__crcOut;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT__crcIn;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT__crcOut;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tdata;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tdata_int;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__current_s_tdata;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__i;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tdata_reg;
    };
    struct {
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__temp_m_axis_tdata_reg;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__s_axis_tdata;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__m_axis_dllp2tlp_tdata;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__m_axis_dllp2phy_tdata;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__tlp_axis_tdata;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_axis_tdata;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__s_axis_tdata;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__m_tlp_axis_tdata;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__m_dllp_axis_tdata;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__s_axis_tdata;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tdata;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tdata_reg;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__s_axis_tdata;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tdata;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tdata_reg;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__s_axis_tdata;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__skid_s_axis_tdata;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__byteswap__DOT__unnamedblk1__DOT__i;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__data;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__unnamedblk1__DOT__i;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__s_axis_tdata;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__m_axis_tdata;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tdata_reg;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__m_axis_tdata;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__byteswap__DOT__unnamedblk1__DOT__i;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tdata;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tdata;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tdata_reg;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tdata_reg;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__data;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__unnamedblk1__DOT__i;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__s_axis_tdata;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__m_tlp_axis_tdata;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_from_tlp_c;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_from_tlp_r;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_calculated_c;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_calculated_r;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_output;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_reversed;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp_lcrc_c;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp_lcrc_r;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__word_count_c;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__word_count_r;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_dw0;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__skid_axis_tdata;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__pipeline_axis_tdata;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__pipeline_stg2_axis_tdata;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__phy_axis_tdata;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_axis_tdata;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__byteswap__DOT__unnamedblk1__DOT__i;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__s_axis_tdata;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tdata;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tdata_pipe;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tdata_out;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__j;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tdata;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tdata;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tdata_reg;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tdata_reg;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__s_axis_tdata;
    };
    struct {
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__m_axis_tdata;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tdata_reg;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__s_axis_tdata;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__m_axis_tdata;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__m_axis_tdata_reg;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__temp_m_axis_tdata_reg;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__crcIn;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__data;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__crcOut;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__crc_out8;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__crc_out16;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__crc_out24;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__crc_out32;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT__crcIn;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT__crcOut;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT__crcIn;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT__crcOut;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT__crcIn;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT__crcOut;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT__crcIn;
        IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT__crcOut;
        VlWide<3>/*95:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tdata;
        IData/*23:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tid;
        IData/*23:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tdest;
        IData/*31:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tdata;
        VlWide<3>/*95:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tdata_reg;
        IData/*23:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tid_reg;
        IData/*23:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tdest_reg;
        IData/*31:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tdata_int;
        IData/*31:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__current_s_tdata;
        IData/*31:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__i;
        IData/*31:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tdata_reg;
        IData/*31:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__temp_m_axis_tdata_reg;
        IData/*31:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT____Vlvbound_heb9d8b35__0;
        IData/*31:0*/ __VstlIterCount;
        IData/*31:0*/ __VicoIterCount;
        IData/*31:0*/ __VactIterCount;
        QData/*47:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dll_packet_c;
        QData/*47:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dll_packet_r;
        QData/*63:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT____Vcellinp__arbiter_mux_inst__s_axis_tdata;
        QData/*40:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT____Vlvbound_h0fc00ea5__0;
        QData/*40:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT____Vlvbound_h0fc00ea5__0;
        QData/*40:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT____Vlvbound_h0fc00ea5__0;
        QData/*63:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tdata;
        QData/*63:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tdata_reg;
        QData/*47:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_c;
        QData/*47:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_r;
        QData/*47:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dll_packet_c;
        QData/*47:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dll_packet_r;
        QData/*47:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dll_packet;
        QData/*39:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__s_axis;
        QData/*39:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis;
        QData/*47:0*/ __Vfunc_send_fc_init__0__Vfuncout;
        QData/*47:0*/ __Vfunc_send_fc_init__0__unnamedblk1__DOT__dll_packet;
        QData/*47:0*/ __Vfunc_send_fc_init__1__Vfuncout;
        QData/*47:0*/ __Vfunc_send_fc_init__1__unnamedblk1__DOT__dll_packet;
        QData/*47:0*/ __Vfunc_send_fc_init__2__Vfuncout;
        QData/*47:0*/ __Vfunc_send_fc_init__2__unnamedblk1__DOT__dll_packet;
        QData/*47:0*/ __Vfunc_send_fc_init__3__Vfuncout;
        QData/*47:0*/ __Vfunc_send_fc_init__3__unnamedblk1__DOT__dll_packet;
        QData/*47:0*/ __Vfunc_send_fc_init__4__Vfuncout;
        QData/*47:0*/ __Vfunc_send_fc_init__4__unnamedblk1__DOT__dll_packet;
        QData/*47:0*/ __Vfunc_send_fc_init__5__Vfuncout;
    };
    struct {
        QData/*47:0*/ __Vfunc_send_fc_init__5__unnamedblk1__DOT__dll_packet;
        QData/*47:0*/ __Vtask_get_fc_values__6__flow_control_in;
        QData/*47:0*/ __Vtask_get_fc_values__7__flow_control_in;
        QData/*47:0*/ __Vtask_get_fc_values__8__flow_control_in;
        QData/*47:0*/ __Vtask_get_fc_values__9__flow_control_in;
        QData/*47:0*/ __Vtask_get_fc_values__10__flow_control_in;
        QData/*47:0*/ __Vtask_get_fc_values__11__flow_control_in;
        QData/*47:0*/ __Vtask_get_fc_values__12__flow_control_in;
        QData/*47:0*/ __Vtask_get_fc_values__13__flow_control_in;
        QData/*47:0*/ __Vtask_get_fc_values__14__flow_control_in;
        QData/*47:0*/ __Vfunc_get_ack_nack_seq__15__ack_nack_in;
        QData/*47:0*/ __Vfunc_get_ack_nack_seq__16__ack_nack_in;
        QData/*47:0*/ __Vfunc_send_fc_init__17__Vfuncout;
        QData/*47:0*/ __Vfunc_send_fc_init__17__unnamedblk1__DOT__dll_packet;
        QData/*47:0*/ __Vfunc_send_fc_init__18__Vfuncout;
        QData/*47:0*/ __Vfunc_send_fc_init__18__unnamedblk1__DOT__dll_packet;
        QData/*47:0*/ __Vfunc_send_fc_init__19__Vfuncout;
        QData/*47:0*/ __Vfunc_send_fc_init__19__unnamedblk1__DOT__dll_packet;
        QData/*47:0*/ __Vfunc_set_ack_nack__20__Vfuncout;
        QData/*47:0*/ __Vfunc_set_ack_nack__20__temp_dllp;
        VlUnpacked<IData/*31:0*/, 3> pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_axis_tdata;
        VlUnpacked<CData/*3:0*/, 3> pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_axis_tkeep;
        VlUnpacked<CData/*0:0*/, 3> pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_axis_tvalid;
        VlUnpacked<CData/*0:0*/, 3> pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_axis_tlast;
        VlUnpacked<CData/*2:0*/, 3> pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_axis_tuser;
        VlUnpacked<CData/*0:0*/, 3> pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_axis_tready;
        VlUnpacked<QData/*40:0*/, 68> pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c;
        VlUnpacked<QData/*40:0*/, 68> pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r;
        VlUnpacked<QData/*40:0*/, 68> pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c;
        VlUnpacked<QData/*40:0*/, 68> pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r;
        VlUnpacked<QData/*40:0*/, 68> pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c;
        VlUnpacked<QData/*40:0*/, 68> pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r;
        VlUnpacked<CData/*0:0*/, 1> pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__stage_valid;
        VlUnpacked<CData/*0:0*/, 1> pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__stage_enc;
        VlUnpacked<CData/*0:0*/, 1> pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__stage_valid;
        VlUnpacked<CData/*0:0*/, 1> pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__stage_enc;
        VlUnpacked<QData/*39:0*/, 256> pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__mem;
        VlUnpacked<QData/*39:0*/, 2> pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_pipe_reg;
        VlUnpacked<CData/*1:0*/, 2> pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__stage_valid;
        VlUnpacked<CData/*1:0*/, 2> pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__stage_enc;
        VlUnpacked<CData/*1:0*/, 2> pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__stage_valid;
        VlUnpacked<CData/*1:0*/, 2> pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__stage_enc;
        VlUnpacked<CData/*1:0*/, 2> __Vtrigrprev__TOP__pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__stage_valid;
        VlUnpacked<CData/*1:0*/, 2> __Vtrigrprev__TOP__pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__stage_enc;
        VlUnpacked<CData/*1:0*/, 2> __Vtrigrprev__TOP__pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__stage_valid;
        VlUnpacked<CData/*1:0*/, 2> __Vtrigrprev__TOP__pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__stage_enc;
    };
    VlTriggerVec<6> __VstlTriggered;
    VlTriggerVec<2> __VicoTriggered;
    VlTriggerVec<7> __VactTriggered;
    VlTriggerVec<7> __VnbaTriggered;

    // INTERNAL VARIABLES
    Vtop__Syms* const vlSymsp;

    // PARAMETERS
    static constexpr CData/*0:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__KEEP_ENABLE = 1U;
    static constexpr CData/*0:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__LAST_ENABLE = 1U;
    static constexpr CData/*0:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__ID_ENABLE = 0U;
    static constexpr CData/*0:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__DEST_ENABLE = 0U;
    static constexpr CData/*0:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__USER_ENABLE = 1U;
    static constexpr CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__KEEP_ENABLE = 1U;
    static constexpr CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__LAST_ENABLE = 1U;
    static constexpr CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__ID_ENABLE = 0U;
    static constexpr CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__DEST_ENABLE = 0U;
    static constexpr CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__USER_ENABLE = 1U;
    static constexpr CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__KEEP_ENABLE = 1U;
    static constexpr CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__LAST_ENABLE = 1U;
    static constexpr CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__ID_ENABLE = 0U;
    static constexpr CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__DEST_ENABLE = 0U;
    static constexpr CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__USER_ENABLE = 1U;
    static constexpr CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__KEEP_ENABLE = 1U;
    static constexpr CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__LAST_ENABLE = 1U;
    static constexpr CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__ID_ENABLE = 0U;
    static constexpr CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__DEST_ENABLE = 0U;
    static constexpr CData/*0:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__USER_ENABLE = 1U;
    static constexpr CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__KEEP_ENABLE = 1U;
    static constexpr CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__LAST_ENABLE = 1U;
    static constexpr CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__ID_ENABLE = 0U;
    static constexpr CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__DEST_ENABLE = 0U;
    static constexpr CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__USER_ENABLE = 1U;
    static constexpr CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__KEEP_ENABLE = 1U;
    static constexpr CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__LAST_ENABLE = 1U;
    static constexpr CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__ID_ENABLE = 0U;
    static constexpr CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__DEST_ENABLE = 0U;
    static constexpr CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__USER_ENABLE = 1U;
    static constexpr CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__KEEP_ENABLE = 1U;
    static constexpr CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__LAST_ENABLE = 1U;
    static constexpr CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__ID_ENABLE = 0U;
    static constexpr CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__DEST_ENABLE = 0U;
    static constexpr CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__USER_ENABLE = 1U;
    static constexpr CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__KEEP_ENABLE = 1U;
    static constexpr CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__LAST_ENABLE = 1U;
    static constexpr CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__ID_ENABLE = 0U;
    static constexpr CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__DEST_ENABLE = 0U;
    static constexpr CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__USER_ENABLE = 1U;
    static constexpr CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__KEEP_ENABLE = 1U;
    static constexpr CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__USER_ENABLE = 1U;
    static constexpr CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__USER_BAD_FRAME_VALUE = 1U;
    static constexpr CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__USER_BAD_FRAME_MASK = 1U;
    static constexpr CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__KEEP_ENABLE = 1U;
    static constexpr CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__LAST_ENABLE = 1U;
    static constexpr CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__ID_ENABLE = 0U;
    static constexpr CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__DEST_ENABLE = 0U;
    static constexpr CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__USER_ENABLE = 1U;
    static constexpr CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__KEEP_ENABLE = 1U;
    static constexpr CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__LAST_ENABLE = 1U;
    static constexpr CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__ID_ENABLE = 0U;
    static constexpr CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__DEST_ENABLE = 0U;
    static constexpr CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__USER_ENABLE = 1U;
    static constexpr CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__KEEP_ENABLE = 1U;
    static constexpr CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__LAST_ENABLE = 1U;
    static constexpr CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__ID_ENABLE = 0U;
    static constexpr CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__DEST_ENABLE = 0U;
    static constexpr CData/*0:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__USER_ENABLE = 1U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__DATA_WIDTH = 0x00000020U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__STRB_WIDTH = 4U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__KEEP_WIDTH = 4U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__USER_WIDTH = 3U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__S_COUNT = 2U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__RX_FIFO_SIZE = 3U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__RETRY_TLP_SIZE = 3U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__MAX_PAYLOAD_SIZE = 0x00000100U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__ID_ENABLE = 0U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__ID_WIDTH = 8U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__DEST_ENABLE = 0U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__DEST_WIDTH = 8U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__USER_ENABLE = 1U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__LAST_ENABLE = 1U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__ARB_TYPE_ROUND_ROBIN = 0U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__ARB_LSB_HIGH_PRIORITY = 1U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__M_COUNT = 2U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__KEEP_ENABLE = 1U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__DATA_WIDTH = 0x00000020U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__STRB_WIDTH = 4U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__KEEP_WIDTH = 4U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__USER_WIDTH = 3U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__MAX_PAYLOAD_SIZE = 0x00000100U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__PdMinCredits = 0x00000010U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__FcWaitPeriod = 0x000000a0U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__DATA_WIDTH = 0x00000020U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__KEEP_WIDTH = 4U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__ID_WIDTH = 1U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__DEST_WIDTH = 1U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__USER_WIDTH = 3U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__REG_TYPE = 2U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__DATA_WIDTH = 0x00000020U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__STRB_WIDTH = 4U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__KEEP_WIDTH = 4U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__USER_WIDTH = 3U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__S_COUNT = 2U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__MAX_PAYLOAD_SIZE = 0x00000100U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__RETRY_TLP_SIZE = 3U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__MaxTlpHdrSizeDW = 4U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__RAM_DATA_WIDTH = 0x00000020U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__MaxTlpTotalSizeDW = 0x00000105U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__MinRxBufferSize = 0x0000030fU;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__RAM_ADDR_WIDTH = 0x0000000aU;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__KEEP_ENABLE = 1U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__ID_ENABLE = 0U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__ID_WIDTH = 8U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__DEST_ENABLE = 0U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__DEST_WIDTH = 8U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__USER_ENABLE = 1U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__LAST_ENABLE = 1U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__ARB_TYPE_ROUND_ROBIN = 0U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__ARB_LSB_HIGH_PRIORITY = 1U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__DATA_WIDTH = 0x00000020U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__STRB_WIDTH = 4U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__KEEP_WIDTH = 4U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__USER_WIDTH = 3U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__S_COUNT = 1U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__MAX_PAYLOAD_SIZE = 0x00000100U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__RAM_DATA_WIDTH = 0x00000020U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__RETRY_TLP_SIZE = 3U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__RAM_ADDR_WIDTH = 0x0000000aU;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__MaxTlpHdrSizeDW = 4U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__RetryTimer = 0x00000aa0U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__MaxBytesPerTLP = 0x00000100U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__MaxTlpTotalSizeDW = 0x00000105U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__DATA_WIDTH = 0x00000020U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__STRB_WIDTH = 4U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__KEEP_WIDTH = 4U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__USER_WIDTH = 3U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__S_COUNT = 2U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__MAX_PAYLOAD_SIZE = 0x00000100U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__RAM_DATA_WIDTH = 0x00000020U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__RETRY_TLP_SIZE = 3U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__RAM_ADDR_WIDTH = 0x0000000aU;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__DATA_WIDTH = 0x00000020U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__STRB_WIDTH = 4U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__KEEP_WIDTH = 4U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__USER_WIDTH = 3U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__MAX_PAYLOAD_SIZE = 0x00000100U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__MaxHdrSize = 4U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__MaxPktSize = 0x00000044U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__DATA_WIDTH = 0x00000020U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__STRB_WIDTH = 4U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__KEEP_WIDTH = 4U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__USER_WIDTH = 3U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__MAX_PAYLOAD_SIZE = 0x00000100U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__MaxHdrSize = 4U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__MaxPktSize = 0x00000044U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__DATA_WIDTH = 0x00000020U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__STRB_WIDTH = 4U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__KEEP_WIDTH = 4U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__USER_WIDTH = 3U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__MAX_PAYLOAD_SIZE = 0x00000100U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__MaxHdrSize = 4U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__MaxPktSize = 0x00000044U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__USER_WIDTH = 3U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__S_COUNT = 2U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__DATA_WIDTH = 0x00000020U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__MAX_PAYLOAD_SIZE = 0x00000100U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__MaxNumWordsPerHdr = 4U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__KEEP_WIDTH = 4U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__RAM_DATA_WIDTH = 0x00000020U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__MaxBytesPerTLP = 0x00000100U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__RAM_ADDR_WIDTH = 0x0000000aU;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__MaxNumWordsPerTLP = 0x00000046U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__FcPldSize = 0x00000010U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__FcHeaderFieldSize = 8U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__FCDataFieldSize = 0x0000000cU;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__FcHeaderFieldSizeDiv2 = 4U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__FCDataFieldSizeDiv2 = 6U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__DATA_WIDTH = 0x00000020U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__KEEP_WIDTH = 4U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__ID_WIDTH = 1U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__DEST_WIDTH = 1U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__USER_WIDTH = 3U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__REG_TYPE = 2U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__DATA_WIDTH = 0x00000020U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__KEEP_WIDTH = 4U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__ID_WIDTH = 1U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__DEST_WIDTH = 1U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__USER_WIDTH = 3U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__REG_TYPE = 2U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__DATA_WIDTH = 0x00000020U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__KEEP_WIDTH = 4U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__ID_WIDTH = 1U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__DEST_WIDTH = 1U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__USER_WIDTH = 3U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__REG_TYPE = 2U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__S_COUNT = 2U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__DATA_WIDTH = 0x00000020U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__KEEP_ENABLE = 1U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__KEEP_WIDTH = 4U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__ID_ENABLE = 0U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__S_ID_WIDTH = 8U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__M_ID_WIDTH = 9U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__DEST_ENABLE = 0U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__DEST_WIDTH = 8U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__USER_ENABLE = 1U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__USER_WIDTH = 3U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__LAST_ENABLE = 1U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__UPDATE_TID = 0U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__ARB_TYPE_ROUND_ROBIN = 0U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__ARB_LSB_HIGH_PRIORITY = 1U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__CL_S_COUNT = 1U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__S_ID_WIDTH_INT = 8U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__PORTS = 2U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__ARB_TYPE_ROUND_ROBIN = 0U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__ARB_BLOCK = 1U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__ARB_BLOCK_ACK = 1U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__ARB_LSB_HIGH_PRIORITY = 1U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__WIDTH = 2U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__LSB_HIGH_PRIORITY = 1U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__LEVELS = 1U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__W = 2U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__WIDTH = 2U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__LSB_HIGH_PRIORITY = 1U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__LEVELS = 1U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__W = 2U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__DATA_WIDTH = 0x00000020U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__STRB_WIDTH = 4U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__KEEP_WIDTH = 4U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__USER_WIDTH = 3U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__MAX_PAYLOAD_SIZE = 0x00000100U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__RX_FIFO_SIZE = 3U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__UserIsTlp = 1U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__UserIsDllp = 0U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__DATA_WIDTH = 0x00000020U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__STRB_WIDTH = 4U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__KEEP_WIDTH = 4U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__USER_WIDTH = 3U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__MAX_PAYLOAD_SIZE = 0x00000100U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__RX_FIFO_SIZE = 3U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__UserIsTlp = 1U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__UserIsDllp = 0U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__DATA_WIDTH = 0x00000020U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__KEEP_WIDTH = 4U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__ID_WIDTH = 1U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__DEST_WIDTH = 1U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__USER_WIDTH = 3U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__REG_TYPE = 2U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__DATA_WIDTH = 0x00000020U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__KEEP_WIDTH = 4U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__ID_WIDTH = 1U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__DEST_WIDTH = 1U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__USER_WIDTH = 3U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__REG_TYPE = 2U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__DATA_WIDTH = 0x00000020U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__STRB_WIDTH = 4U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__KEEP_WIDTH = 4U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__USER_WIDTH = 3U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__UserIsDllp = 0U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__DATA_WIDTH = 0x00000020U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__KEEP_WIDTH = 4U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__ID_WIDTH = 1U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__DEST_WIDTH = 1U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__USER_WIDTH = 3U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__REG_TYPE = 2U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__CLK_RATE = 0x00000064U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__DATA_WIDTH = 0x00000020U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__STRB_WIDTH = 4U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__KEEP_WIDTH = 4U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__USER_WIDTH = 3U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__MAX_PAYLOAD_SIZE = 0x00000100U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__PdMinCredits = 0x00000010U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__ClockPeriodNs = 0x0000000aU;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__TwoMsTimeOut = 0x000007d0U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__FcWaitPeriod = 0x000007d0U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__DATA_WIDTH = 0x00000020U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__KEEP_WIDTH = 4U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__ID_WIDTH = 1U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__DEST_WIDTH = 1U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__USER_WIDTH = 3U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__REG_TYPE = 2U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__DATA_WIDTH = 0x00000020U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__STRB_WIDTH = 4U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__KEEP_WIDTH = 4U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__USER_WIDTH = 3U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__MAX_PAYLOAD_SIZE = 0x00000100U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__RX_FIFO_SIZE = 3U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__PdMinCredits = 0x00000010U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__FcWaitPeriod = 0x000000a0U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__TlpAxis = 0U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__UserIsTlp = 1U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__MaxTlpHdrSizeDW = 4U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__MaxTlpTotalSizeDW = 0x00000045U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__MinRxBufferSize = 0x000000cfU;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__RamDataWidth = 0x00000020U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__RamAddrWidth = 8U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__DEPTH = 0x00000300U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__DATA_WIDTH = 0x00000020U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__KEEP_WIDTH = 4U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__LAST_ENABLE = 1U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__ID_ENABLE = 0U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__ID_WIDTH = 8U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__DEST_ENABLE = 0U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__DEST_WIDTH = 8U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__USER_WIDTH = 3U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__RAM_PIPELINE = 1U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__OUTPUT_FIFO_ENABLE = 0U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__FRAME_FIFO = 1U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__DROP_OVERSIZE_FRAME = 1U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__DROP_BAD_FRAME = 1U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__DROP_WHEN_FULL = 0U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__MARK_WHEN_FULL = 0U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__PAUSE_ENABLE = 0U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__FRAME_PAUSE = 1U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__ADDR_WIDTH = 8U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__OUTPUT_FIFO_ADDR_WIDTH = 3U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__KEEP_OFFSET = 0x00000020U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__LAST_OFFSET = 0x00000024U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__ID_OFFSET = 0x00000025U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__DEST_OFFSET = 0x00000025U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__USER_OFFSET = 0x00000025U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__WIDTH = 0x00000028U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__DATA_WIDTH = 0x00000020U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__KEEP_WIDTH = 4U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__ID_WIDTH = 1U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__DEST_WIDTH = 1U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__USER_WIDTH = 3U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__REG_TYPE = 2U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__DATA_WIDTH = 0x00000020U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__KEEP_WIDTH = 4U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__ID_WIDTH = 1U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__DEST_WIDTH = 1U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__USER_WIDTH = 3U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__REG_TYPE = 2U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__DATA_WIDTH = 0x00000020U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__KEEP_WIDTH = 4U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__ID_WIDTH = 1U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__DEST_WIDTH = 1U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__USER_WIDTH = 3U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__REG_TYPE = 2U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__S_COUNT = 3U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__DATA_WIDTH = 0x00000020U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__KEEP_ENABLE = 1U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__KEEP_WIDTH = 4U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__ID_ENABLE = 0U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__S_ID_WIDTH = 8U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__M_ID_WIDTH = 0x0000000aU;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__DEST_ENABLE = 0U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__DEST_WIDTH = 8U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__USER_ENABLE = 1U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__USER_WIDTH = 3U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__LAST_ENABLE = 1U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__UPDATE_TID = 0U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__ARB_TYPE_ROUND_ROBIN = 0U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__ARB_LSB_HIGH_PRIORITY = 1U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__CL_S_COUNT = 2U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__S_ID_WIDTH_INT = 8U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__PORTS = 3U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__ARB_TYPE_ROUND_ROBIN = 0U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__ARB_BLOCK = 1U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__ARB_BLOCK_ACK = 1U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__ARB_LSB_HIGH_PRIORITY = 1U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__WIDTH = 3U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__LSB_HIGH_PRIORITY = 1U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__LEVELS = 2U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__W = 4U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__WIDTH = 3U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__LSB_HIGH_PRIORITY = 1U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__LEVELS = 2U;
    static constexpr IData/*31:0*/ pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__W = 4U;

    // CONSTRUCTORS
    Vtop___024root(Vtop__Syms* symsp, const char* v__name);
    ~Vtop___024root();
    VL_UNCOPYABLE(Vtop___024root);

    // INTERNAL METHODS
    void __Vconfigure(bool first);
} VL_ATTR_ALIGNED(VL_CACHE_LINE_BYTES);


#endif  // guard
