// SPDX-License-Identifier: GPL-2.0-only
/*
 * Copyright (c) 2014-2015 MediaTek Inc.
 * Author: Hongzhou.Yang <hongzhou.yang@mediatek.com>
 */

#include <linux/init.h>
#include <linux/platform_device.h>
#include <linux/of.h>
#include <linux/of_device.h>
#include <linux/pinctrl/pinctrl.h>
#include <linux/regmap.h>
#include <linux/pinctrl/pinconf-generic.h>
#include <dt-bindings/pinctrl/mt65xx.h>

#include "pinctrl-mtk-common.h"
#include "pinctrl-mtk-mt6735.h"

#define DRV_BASE				0xb00

static const struct mtk_pin_spec_pupd_set_samereg mt6735_spec_pupd[] = {
	MTK_PIN_PUPD_SPEC_SR(45, 0x980, 2, 1, 0),
	MTK_PIN_PUPD_SPEC_SR(46, 0x980, 6, 5, 4),
	MTK_PIN_PUPD_SPEC_SR(81, 0xA80, 2, 1, 0),
	MTK_PIN_PUPD_SPEC_SR(82, 0xA80, 6, 5, 4),
	MTK_PIN_PUPD_SPEC_SR(83, 0xA80, 10, 9, 8),/
	MTK_PIN_PUPD_SPEC_SR(84, 0xA80, 18, 17, 16),
    MTK_PIN_PUPD_SPEC_SR(85, 0xA80, 22, 21, 20),
	MTK_PIN_PUPD_SPEC_SR(86, 0xA80, 26, 25, 24),/
	MTK_PIN_PUPD_SPEC_SR(160, 0xC90, 3, 2, 1),
	MTK_PIN_PUPD_SPEC_SR(161, 0xC90, 7, 6, 5),
	MTK_PIN_PUPD_SPEC_SR(162, 0xC90, 11, 10, 9),
	MTK_PIN_PUPD_SPEC_SR(163, 0xC90, 19, 18, 17),
	MTK_PIN_PUPD_SPEC_SR(164, 0xC90, 23, 22, 21),
	MTK_PIN_PUPD_SPEC_SR(165, 0xC90, 27, 26, 25),
	MTK_PIN_PUPD_SPEC_SR(166, 0xC80, 2, 1, 0),
	MTK_PIN_PUPD_SPEC_SR(167, 0xC80, 6, 5, 4),
	MTK_PIN_PUPD_SPEC_SR(168, 0xC80, 10, 9, 8),
	MTK_PIN_PUPD_SPEC_SR(169, 0xC80, 14, 13, 12),
	MTK_PIN_PUPD_SPEC_SR(170, 0xC80, 18, 17, 16),
    MTK_PIN_PUPD_SPEC_SR(171, 0xC80, 22, 21, 20),
	MTK_PIN_PUPD_SPEC_SR(172, 0xD80, 2, 1, 0),
	MTK_PIN_PUPD_SPEC_SR(173, 0xD80, 10, 9, 8),
	MTK_PIN_PUPD_SPEC_SR(174, 0xD80, 6, 5, 4),
	MTK_PIN_PUPD_SPEC_SR(175, 0xD80, 14, 13, 12),
	MTK_PIN_PUPD_SPEC_SR(176, 0xD80, 18, 17, 16),
	MTK_PIN_PUPD_SPEC_SR(177, 0xD80, 22, 21, 20),
    MTK_PIN_PUPD_SPEC_SR(178, 0xD80, 26, 25, 24),
	MTK_PIN_PUPD_SPEC_SR(179, 0xD80, 30, 29, 28),
	MTK_PIN_PUPD_SPEC_SR(180, 0xD90, 2, 1, 0),
	MTK_PIN_PUPD_SPEC_SR(181, 0xD90, 6, 5, 4),
	MTK_PIN_PUPD_SPEC_SR(182, 0xD90, 10, 9, 8),
	MTK_PIN_PUPD_SPEC_SR(183, 0xD90, 14, 13, 12),
	MTK_PIN_PUPD_SPEC_SR(198, 0x880, 2, 1, 0),
    MTK_PIN_PUPD_SPEC_SR(199, 0x880, 6, 5, 4),
	MTK_PIN_PUPD_SPEC_SR(200, 0x880, 10, 9, 8),
	MTK_PIN_PUPD_SPEC_SR(201, 0x880, 14, 13, 12),
	MTK_PIN_PUPD_SPEC_SR(202, 0x880, 18, 17, 16),
	MTK_PIN_PUPD_SPEC_SR(203, 0x880, 22, 21, 20),
	MTK_PIN_PUPD_SPEC_SR(45, 0x980, 2, 1, 0),
	MTK_PIN_PUPD_SPEC_SR(46, 0x980, 6, 5, 4),
    MTK_PIN_PUPD_SPEC_SR(81, 0xA80, 2, 1, 0),
    MTK_PIN_PUPD_SPEC_SR(82, 0xA80, 6, 5, 4),
    MTK_PIN_PUPD_SPEC_SR(83, 0xA80, 10, 9, 8),
    MTK_PIN_PUPD_SPEC_SR(84, 0xA80, 18, 17, 16),
    MTK_PIN_PUPD_SPEC_SR(85, 0xA80, 22, 21, 20),
    MTK_PIN_PUPD_SPEC_SR(86, 0xA80, 26, 25, 24),
    MTK_PIN_PUPD_SPEC_SR(160,0xC90,3,2,1),
    MTK_PIN_PUPD_SPEC_SR(161,0xC90,7,6,5),
    MTK_PIN_PUPD_SPEC_SR(162,0xC90,11,10,9),
    MTK_PIN_PUPD_SPEC_SR(163,0xC90,19,18,17),
    MTK_PIN_PUPD_SPEC_SR(164,0xC90,23,22,21),
    MTK_PIN_PUPD_SPEC_SR(165,0xC90,27,26,25),
    MTK_PIN_PUPD_SPEC_SR(166, 0xC80, 2, 1, 0),
    MTK_PIN_PUPD_SPEC_SR(167, 0xC80, 6, 5, 4),
    MTK_PIN_PUPD_SPEC_SR(168, 0xC80, 10, 9, 8),
    MTK_PIN_PUPD_SPEC_SR(169, 0xC80, 14, 13, 12),
    MTK_PIN_PUPD_SPEC_SR(170, 0xC80, 18, 17, 16),
    MTK_PIN_PUPD_SPEC_SR(171, 0xC80, 22, 21, 20),
    MTK_PIN_PUPD_SPEC_SR(172, 0xD80, 2, 1, 0),
    MTK_PIN_PUPD_SPEC_SR(173, 0xD80, 10, 9, 8),
    MTK_PIN_PUPD_SPEC_SR(174, 0xD80, 6, 5, 4),
    MTK_PIN_PUPD_SPEC_SR(175, 0xD80, 14, 13, 12),
    MTK_PIN_PUPD_SPEC_SR(176, 0xD80, 18, 17, 16),
    MTK_PIN_PUPD_SPEC_SR(177, 0xD80, 22, 21, 20),
    MTK_PIN_PUPD_SPEC_SR(178, 0xD80, 26, 25, 24),
    MTK_PIN_PUPD_SPEC_SR(179, 0xD80, 30, 29, 28),
    MTK_PIN_PUPD_SPEC_SR(180, 0xD90, 2, 1, 0),
    MTK_PIN_PUPD_SPEC_SR(181, 0xD90, 6, 5, 4),
    MTK_PIN_PUPD_SPEC_SR(182, 0xD90, 10, 9, 8),
    MTK_PIN_PUPD_SPEC_SR(183, 0xD90, 14, 13, 12),
    MTK_PIN_PUPD_SPEC_SR(198, 0x880, 2, 1, 0),
    MTK_PIN_PUPD_SPEC_SR(199, 0x880, 6, 5, 4),
    MTK_PIN_PUPD_SPEC_SR(200, 0x880, 10, 9, 8),
    MTK_PIN_PUPD_SPEC_SR(201, 0x880, 14, 13, 12),
    MTK_PIN_PUPD_SPEC_SR(202, 0x880, 18, 17, 16),
    MTK_PIN_PUPD_SPEC_SR(203, 0x880, 22, 21, 20),
};

static int mt6735_spec_pull_set(struct regmap *regmap, unsigned int pin,
		unsigned char align, bool isup, unsigned int r1r0)
{
	return mtk_pctrl_spec_pull_set_samereg(regmap, mt6735_spec_pupd,
		ARRAY_SIZE(mt6735_spec_pupd), pin, align, isup, r1r0);
}

static const struct mtk_pin_ies_smt_set mt6735_ies_set[] = {
	MTK_PIN_IES_SMT_SPEC(0, 4, 0x900, 10),
	MTK_PIN_IES_SMT_SPEC(5, 8, 0xA00, 3),
	MTK_PIN_IES_SMT_SPEC(9, 12, 0xA00, 6),
	MTK_PIN_IES_SMT_SPEC(13, 18, 0x800, 0),
	MTK_PIN_IES_SMT_SPEC(19, 21, 0x800, 1),
	MTK_PIN_IES_SMT_SPEC(42, 44, 0x900, 0),
	MTK_PIN_IES_SMT_SPEC(45, 46, 0x900, 1),
	MTK_PIN_IES_SMT_SPEC(47, 48, 0x900, 2),
	MTK_PIN_IES_SMT_SPEC(49, 50, 0x900, 3),
	MTK_PIN_IES_SMT_SPEC(51, 52, 0x900, 4),
	MTK_PIN_IES_SMT_SPEC(53, 54, 0x900, 5),
	MTK_PIN_IES_SMT_SPEC(55, 55, 0x900, 6),
	MTK_PIN_IES_SMT_SPEC(56, 56, 0x900, 7),
	MTK_PIN_IES_SMT_SPEC(57, 60, 0x900, 8),
	MTK_PIN_IES_SMT_SPEC(61, 64, 0x900, 9),
	MTK_PIN_IES_SMT_SPEC(65, 68, 0xA00, 0),
	MTK_PIN_IES_SMT_SPEC(69, 69, 0xA00, 1),
	MTK_PIN_IES_SMT_SPEC(70, 73, 0xA00, 2),
	MTK_PIN_IES_SMT_SPEC(74, 77, 0xA00, 4),
	MTK_PIN_IES_SMT_SPEC(78, 80, 0xA00, 5),
	MTK_PIN_IES_SMT_SPEC(81, 86, 0xA00, 7),
	MTK_PIN_IES_SMT_SPEC(87, 103, 0xA00, 8),
	MTK_PIN_IES_SMT_SPEC(104, 114, 0xA00, 9),
	MTK_PIN_IES_SMT_SPEC(118, 136, 0xB00, 0),
	MTK_PIN_IES_SMT_SPEC(137, 137, 0xB00, 1),
	MTK_PIN_IES_SMT_SPEC(138, 142, 0xB00, 2),
	MTK_PIN_IES_SMT_SPEC(143, 145, 0xB00, 3),
	MTK_PIN_IES_SMT_SPEC(146, 147, 0xB00, 4),
	MTK_PIN_IES_SMT_SPEC(148, 148, 0xB00, 5),
	MTK_PIN_IES_SMT_SPEC(149, 149, 0xB00, 1),
	MTK_PIN_IES_SMT_SPEC(160, 162, 0xC00, 0),
	MTK_PIN_IES_SMT_SPEC(163, 165, 0xC00, 1),
	MTK_PIN_IES_SMT_SPEC(166, 166, 0xC00, 2),
	MTK_PIN_IES_SMT_SPEC(167, 167, 0xC00, 3),
	MTK_PIN_IES_SMT_SPEC(168, 171, 0xC00, 4),
	MTK_PIN_IES_SMT_SPEC(172, 172, 0xD00, 0),
	MTK_PIN_IES_SMT_SPEC(173, 173, 0xD00, 1),
	MTK_PIN_IES_SMT_SPEC(174, 174, 0xD00, 2),
	MTK_PIN_IES_SMT_SPEC(175, 182, 0xD00, 3),
	MTK_PIN_IES_SMT_SPEC(183, 183, 0xD00, 4),
	MTK_PIN_IES_SMT_SPEC(184, 185, 0xD00, 5),
	MTK_PIN_IES_SMT_SPEC(186, 189, 0xD00, 6),
	MTK_PIN_IES_SMT_SPEC(198, 198, 0x800, 2),
	MTK_PIN_IES_SMT_SPEC(199, 199, 0x800, 3),
	MTK_PIN_IES_SMT_SPEC(200, 203, 0x800, 4)
};

static const struct mtk_pin_ies_smt_set mt6735_smt_set[] = {
	MTK_PIN_IES_SMT_SPEC(0, 4, 0x910, 10),
	MTK_PIN_IES_SMT_SPEC(5, 8, 0xA10, 3),
	MTK_PIN_IES_SMT_SPEC(9, 12, 0xA10, 6),
	MTK_PIN_IES_SMT_SPEC(13, 18, 0x810, 0),
	MTK_PIN_IES_SMT_SPEC(19, 21, 0x810, 1),
	MTK_PIN_IES_SMT_SPEC(42, 44, 0x910, 0),
	MTK_PIN_IES_SMT_SPEC(45, 46, 0x910, 1),
	MTK_PIN_IES_SMT_SPEC(47, 48, 0x910, 2),
	MTK_PIN_IES_SMT_SPEC(49, 50, 0x910, 3),
	MTK_PIN_IES_SMT_SPEC(51, 52, 0x910, 4),
	MTK_PIN_IES_SMT_SPEC(53, 54, 0x910, 5),
	MTK_PIN_IES_SMT_SPEC(55, 55, 0x910, 6),
	MTK_PIN_IES_SMT_SPEC(56, 56, 0x910, 7),
	MTK_PIN_IES_SMT_SPEC(57, 60, 0x910, 8),
	MTK_PIN_IES_SMT_SPEC(61, 64, 0x910, 9),
	MTK_PIN_IES_SMT_SPEC(65, 68, 0xA10, 0),
	MTK_PIN_IES_SMT_SPEC(69, 69, 0xA10, 1),
	MTK_PIN_IES_SMT_SPEC(70, 73, 0xA10, 2),
	MTK_PIN_IES_SMT_SPEC(74, 77, 0xA10, 4),
	MTK_PIN_IES_SMT_SPEC(78, 80, 0xA10, 5),
	MTK_PIN_IES_SMT_SPEC(81, 86, 0xA10, 7),
	MTK_PIN_IES_SMT_SPEC(87, 103, 0xA10, 8),
	MTK_PIN_IES_SMT_SPEC(104, 114, 0xA10, 9),
	MTK_PIN_IES_SMT_SPEC(118, 136, 0xB10, 0),
	MTK_PIN_IES_SMT_SPEC(137, 137, 0xB10, 1),
	MTK_PIN_IES_SMT_SPEC(138, 142, 0xB10, 2),
	MTK_PIN_IES_SMT_SPEC(143, 145, 0xB10, 3),
	MTK_PIN_IES_SMT_SPEC(146, 147, 0xB10, 4),
	MTK_PIN_IES_SMT_SPEC(148, 148, 0xB10, 5),
	MTK_PIN_IES_SMT_SPEC(149, 149, 0xB10, 1),
	MTK_PIN_IES_SMT_SPEC(160, 162, 0xC10, 0),
	MTK_PIN_IES_SMT_SPEC(163, 165, 0xC10, 1),
	MTK_PIN_IES_SMT_SPEC(166, 166, 0xC10, 2),
	MTK_PIN_IES_SMT_SPEC(167, 167, 0xC10, 3),
	MTK_PIN_IES_SMT_SPEC(168, 171, 0xC10, 4),
	MTK_PIN_IES_SMT_SPEC(172, 172, 0xD10, 0),
	MTK_PIN_IES_SMT_SPEC(173, 173, 0xD10, 1),
	MTK_PIN_IES_SMT_SPEC(174, 174, 0xD10, 2),
	MTK_PIN_IES_SMT_SPEC(175, 182, 0xD10, 3),
	MTK_PIN_IES_SMT_SPEC(183, 183, 0xD10, 4),
	MTK_PIN_IES_SMT_SPEC(184, 185, 0xD10, 5),
	MTK_PIN_IES_SMT_SPEC(186, 189, 0xD10, 6),
	MTK_PIN_IES_SMT_SPEC(198, 198, 0x810, 2),
	MTK_PIN_IES_SMT_SPEC(199, 199, 0x810, 3),
	MTK_PIN_IES_SMT_SPEC(200, 203, 0x810, 4)
};

static int mt8173_ies_smt_set(struct regmap *regmap, unsigned int pin,
		unsigned char align, int value, enum pin_config_param arg)
{
	if (arg == PIN_CONFIG_INPUT_ENABLE)
		return mtk_pconf_spec_set_ies_smt_range(regmap, mt8173_ies_set,
			ARRAY_SIZE(mt8173_ies_set), pin, align, value);
	else if (arg == PIN_CONFIG_INPUT_SCHMITT_ENABLE)
		return mtk_pconf_spec_set_ies_smt_range(regmap, mt8173_smt_set,
			ARRAY_SIZE(mt8173_smt_set), pin, align, value);
	return -EINVAL;
}

static const struct mtk_drv_group_desc mt6735_drv_grp[] =  {
	/* 0E4E8SR 4/8/12/16 */
	MTK_DRV_GRP(4, 16, 1, 2, 4),
	/* 0E2E4SR  2/4/6/8 */
	MTK_DRV_GRP(2, 8, 1, 2, 2),
	/* E8E4E2  2/4/6/8/10/12/14/16 */
	MTK_DRV_GRP(2, 16, 0, 2, 2)
};

static const struct mtk_pin_drv_grp mt6735_pin_drv[] = {
	MTK_PIN_DRV_GRP(0, 0x900+0x074, 8, 0),
	MTK_PIN_DRV_GRP(1, 0x900+0x074, 8, 0),
	MTK_PIN_DRV_GRP(2, 0x900+0x074, 8, 0),
	MTK_PIN_DRV_GRP(3, 0x900+0x074, 8, 0),
	MTK_PIN_DRV_GRP(4, 0x900+0x074, 8, 0),
	MTK_PIN_DRV_GRP(5, 0xA00+0x070, 12, 0),
	MTK_PIN_DRV_GRP(6, 0xA00+0x070, 12, 0),
	MTK_PIN_DRV_GRP(7, 0xA00+0x070, 12, 0),
	MTK_PIN_DRV_GRP(8, 0xA00+0x070, 12, 0),
	MTK_PIN_DRV_GRP(9, 0xA00+0x070, 24, 0),
	MTK_PIN_DRV_GRP(10, 0xA00+0x070, 24, 1),
	MTK_PIN_DRV_GRP(11, 0xA00+0x070, 24, 1),
	MTK_PIN_DRV_GRP(12, 0xA00+0x070, 24, 1),
	MTK_PIN_DRV_GRP(13, 0x800+0x070, 0, 1),
	MTK_PIN_DRV_GRP(14, 0x800+0x070, 0, 1),
	MTK_PIN_DRV_GRP(15, 0x800+0x070, 0, 1),
	MTK_PIN_DRV_GRP(16, 0x800+0x070, 0, 1),
	MTK_PIN_DRV_GRP(17, 0x800+0x070, 0, 2),
	MTK_PIN_DRV_GRP(18, 0x800+0x070, 0, 2),
	MTK_PIN_DRV_GRP(19, 0x800+0x070, 4, 2),
	MTK_PIN_DRV_GRP(20, 0x800+0x070, 4, 2),
	MTK_PIN_DRV_GRP(21, 0x800+0x070, 4, 2),
	MTK_PIN_DRV_GRP(42, 0x900+0x070, 0, 2),
	MTK_PIN_DRV_GRP(43, 0x900+0x070, 0, 2),
	MTK_PIN_DRV_GRP(44, 0x900+0x070, 0, 2),
	MTK_PIN_DRV_GRP(45, 0x900+0x070, 4, 1),
	MTK_PIN_DRV_GRP(46, 0x900+0x070, 4, 1),
	MTK_PIN_DRV_GRP(47, 0x900+0x070, 8, 1),
	MTK_PIN_DRV_GRP(48, 0x900+0x070, 8, 1),
	MTK_PIN_DRV_GRP(49, 0x900+0x070, 12, 1),
	MTK_PIN_DRV_GRP(50, 0x900+0x070, 12, 1),
	MTK_PIN_DRV_GRP(51, 0x900+0x070, 16, 1),
	MTK_PIN_DRV_GRP(52, 0x900+0x070, 16, 1),
	MTK_PIN_DRV_GRP(53, 0x900+0x070, 20, 1),
	MTK_PIN_DRV_GRP(54, 0x900+0x070, 20, 1),
	MTK_PIN_DRV_GRP(55, 0x900+0x070, 24, 0),
	MTK_PIN_DRV_GRP(56, 0x900+0x070, 28, 0),
	MTK_PIN_DRV_GRP(57, 0x900+0x074, 0, 0),
	MTK_PIN_DRV_GRP(58, 0x900+0x074, 0, 1),
	MTK_PIN_DRV_GRP(59, 0x900+0x074, 0, 2),
	MTK_PIN_DRV_GRP(60, 0x900+0x074, 0, 2),
	MTK_PIN_DRV_GRP(61, 0x900+0x074, 4, 2),
	MTK_PIN_DRV_GRP(62, 0x900+0x074, 4, 2),
	MTK_PIN_DRV_GRP(63, 0x900+0x074, 4, 2),
	MTK_PIN_DRV_GRP(64, 0x900+0x074, 4, 2),
	MTK_PIN_DRV_GRP(65, 0xA00+0x070, 0, 2),
	MTK_PIN_DRV_GRP(66, 0xA00+0x070, 0, 2),
	MTK_PIN_DRV_GRP(67, 0xA00+0x070, 0, 2),
	MTK_PIN_DRV_GRP(68, 0xA00+0x070, 0, 2),
	MTK_PIN_DRV_GRP(69, 0xA00+0x070, 4, 2),
	MTK_PIN_DRV_GRP(70, 0xA00+0x070, 8, 2),
	MTK_PIN_DRV_GRP(71, 0xA00+0x070, 8, 1),
	MTK_PIN_DRV_GRP(72, 0xA00+0x070, 8, 1),
	MTK_PIN_DRV_GRP(73, 0xA00+0x070, 8, 1),
	MTK_PIN_DRV_GRP(74, 0xA00+0x070, 16, 1),
	MTK_PIN_DRV_GRP(75, 0xA00+0x070, 16, 2),
	MTK_PIN_DRV_GRP(76, 0xA00+0x070, 16, 2),
	MTK_PIN_DRV_GRP(77, 0xA00+0x070, 16, 2),
	MTK_PIN_DRV_GRP(78, 0xA00+0x070, 20, 2),
	MTK_PIN_DRV_GRP(79, 0xA00+0x070, 20, 2),
	MTK_PIN_DRV_GRP(80, 0xA00+0x070, 20, 2),
	MTK_PIN_DRV_GRP(81, 0xA00+0x070, 28, 1),
	MTK_PIN_DRV_GRP(82, 0xA00+0x070, 28, 1),
	MTK_PIN_DRV_GRP(83, 0xA00+0x070, 28, 1),
	MTK_PIN_DRV_GRP(84, 0xA00+0x070, 28, 1),
	MTK_PIN_DRV_GRP(85, 0xA00+0x070, 28, 1),
	MTK_PIN_DRV_GRP(86, 0xA00+0x070, 28, 1),
	MTK_PIN_DRV_GRP(87, 0xA00+0x074, 0, 1),
	MTK_PIN_DRV_GRP(88, 0xA00+0x074, 0, 1),
	MTK_PIN_DRV_GRP(89, 0xA00+0x074, 0, 1),
	MTK_PIN_DRV_GRP(90, 0xA00+0x074, 0, 1),
	MTK_PIN_DRV_GRP(91, 0xA00+0x074, 0, 1),
	MTK_PIN_DRV_GRP(92, 0xA00+0x074, 0, 1),
	MTK_PIN_DRV_GRP(93, 0xA00+0x074, 0, 1),
	MTK_PIN_DRV_GRP(94, 0xA00+0x074, 0, 1),
	MTK_PIN_DRV_GRP(95, 0xA00+0x074, 0, 0),
	MTK_PIN_DRV_GRP(96, 0xA00+0x074, 0, 0),
	MTK_PIN_DRV_GRP(97, 0xA00+0x074, 0, 0),
	MTK_PIN_DRV_GRP(98, 0xA00+0x074, 0, 0),
	MTK_PIN_DRV_GRP(99, 0xA00+0x074, 0, 1),
	MTK_PIN_DRV_GRP(100, 0xA00+0x074, 0, 1),
	MTK_PIN_DRV_GRP(101, 0xA00+0x074, 0, 1),
	MTK_PIN_DRV_GRP(102, 0xA00+0x074, 0, 1),
	MTK_PIN_DRV_GRP(103, 0xA00+0x074, 0, 2),
	MTK_PIN_DRV_GRP(104, 0xA00+0x074, 4, 2),
	MTK_PIN_DRV_GRP(105, 0xA00+0x074, 4, 2),
	MTK_PIN_DRV_GRP(106, 0xA00+0x074, 4, 2),
	MTK_PIN_DRV_GRP(107, 0xA00+0x074, 4, 2),
	MTK_PIN_DRV_GRP(108, 0xA00+0x074, 4, 2),
	MTK_PIN_DRV_GRP(109, 0xA00+0x074, 4, 1),
	MTK_PIN_DRV_GRP(110, 0xA00+0x074, 4, 1),
	MTK_PIN_DRV_GRP(111, 0xA00+0x074, 4, 1),
	MTK_PIN_DRV_GRP(112, 0xA00+0x074, 4, 1),
	MTK_PIN_DRV_GRP(113, 0xA00+0x074, 4, 1),
	MTK_PIN_DRV_GRP(114, 0xA00+0x074, 4, 1),
	MTK_PIN_DRV_GRP(118, 0xB00+0x070, 0, 1),
	MTK_PIN_DRV_GRP(119, 0xB00+0x070, 0, 1),
	MTK_PIN_DRV_GRP(120, 0xB00+0x070, 0, 1),
	MTK_PIN_DRV_GRP(121, 0xB00+0x070, 0, 1),
	MTK_PIN_DRV_GRP(122, 0xB00+0x070, 0, 1),
	MTK_PIN_DRV_GRP(123, 0xB00+0x070, 0, 1),
	MTK_PIN_DRV_GRP(124, 0xB00+0x070, 0, 1),
	MTK_PIN_DRV_GRP(125, 0xB00+0x070, 0, 1),
	MTK_PIN_DRV_GRP(126, 0xB00+0x070, 0, 1),
	MTK_PIN_DRV_GRP(127, 0xB00+0x070, 0, 1),
	MTK_PIN_DRV_GRP(128, 0xB00+0x070, 0, 1),
	MTK_PIN_DRV_GRP(129, 0xB00+0x070, 0, 1),
	MTK_PIN_DRV_GRP(130, 0xB00+0x070, 0, 1),
	MTK_PIN_DRV_GRP(131, 0xB00+0x070, 0, 1),
	MTK_PIN_DRV_GRP(132, 0xB00+0x070, 0, 1),
	MTK_PIN_DRV_GRP(133, 0xB00+0x070, 0, 1),
	MTK_PIN_DRV_GRP(134, 0xB00+0x070, 0, 1),
	MTK_PIN_DRV_GRP(135, 0xB00+0x070, 0, 1),
	MTK_PIN_DRV_GRP(136, 0xB00+0x070, 0, 1),
	MTK_PIN_DRV_GRP(137, 0xB00+0x070, 4, 2),
	MTK_PIN_DRV_GRP(138, 0xB00+0x070, 8, 2),
	MTK_PIN_DRV_GRP(139, 0xB00+0x070, 8, 2),
	MTK_PIN_DRV_GRP(140, 0xB00+0x070, 8, 2),
	MTK_PIN_DRV_GRP(141, 0xB00+0x070, 8, 2),
	MTK_PIN_DRV_GRP(142, 0xB00+0x070, 8, 2),
	MTK_PIN_DRV_GRP(143, 0xB00+0x070, 12, 1),
	MTK_PIN_DRV_GRP(144, 0xB00+0x070, 12, 1),
	MTK_PIN_DRV_GRP(145, 0xB00+0x070, 12, 1),
	MTK_PIN_DRV_GRP(146, 0xB00+0x070, 16, 1),
	MTK_PIN_DRV_GRP(147, 0xB00+0x070, 16, 1),
	MTK_PIN_DRV_GRP(148, 0xB00+0x070, 20, 1),
	MTK_PIN_DRV_GRP(149, 0xB00+0x070, 4, 1),
	MTK_PIN_DRV_GRP(160, 0xC00+0x070, 0, 1),
	MTK_PIN_DRV_GRP(161, 0xC00+0x070, 0, 1),
	MTK_PIN_DRV_GRP(162, 0xC00+0x070, 0, 1),
	MTK_PIN_DRV_GRP(163, 0xC00+0x070, 4, 1),
	MTK_PIN_DRV_GRP(164, 0xC00+0x070, 4, 1),
	MTK_PIN_DRV_GRP(165, 0xC00+0x070, 4, 1),
	MTK_PIN_DRV_GRP(166, 0xC00+0x070, 8, 1),
	MTK_PIN_DRV_GRP(167, 0xC00+0x070, 12, 1),
	MTK_PIN_DRV_GRP(168, 0xC00+0x070, 16, 1),
	MTK_PIN_DRV_GRP(169, 0xC00+0x070, 16, 1),
	MTK_PIN_DRV_GRP(170, 0xC00+0x070, 16, 1)
	MTK_PIN_DRV_GRP(171, 0xC00+0x070, 16, 1)
	MTK_PIN_DRV_GRP(172, 0xD00+0x070, 0, 1),
	MTK_PIN_DRV_GRP(173, 0xD00+0x070, 4, 1),
	MTK_PIN_DRV_GRP(174, 0xD00+0x070, 8, 1),
	MTK_PIN_DRV_GRP(175, 0xD00+0x070, 12, 1),
	MTK_PIN_DRV_GRP(176, 0xD00+0x070, 12, 1),
	MTK_PIN_DRV_GRP(177, 0xD00+0x070, 12, 1),
	MTK_PIN_DRV_GRP(178, 0xD00+0x070, 12, 1),
	MTK_PIN_DRV_GRP(179, 0xD00+0x070, 12, 1),
	MTK_PIN_DRV_GRP(180, 0xD00+0x070, 12, 1),
	MTK_PIN_DRV_GRP(181, 0xD00+0x070, 12, 1),
	MTK_PIN_DRV_GRP(182, 0xD00+0x070, 12, 1),
	MTK_PIN_DRV_GRP(183, 0xD00+0x070, 16, 1)
	MTK_PIN_DRV_GRP(184, 0xD00+0x070, 20, 1)
	MTK_PIN_DRV_GRP(185, 0xD00+0x070, 20, 1),
	MTK_PIN_DRV_GRP(186, 0xD00+0x070, 24, 1),
	MTK_PIN_DRV_GRP(187, 0xD00+0x070, 24, 1),
	MTK_PIN_DRV_GRP(188, 0xD00+0x070, 24, 1),
	MTK_PIN_DRV_GRP(189, 0xD00+0x070, 24, 1),
	MTK_PIN_DRV_GRP(198, 0x800+0x070, 8, 1)
	MTK_PIN_DRV_GRP(199, 0x800+0x070, 12, 1)
	MTK_PIN_DRV_GRP(200, 0x800+0x070, 16, 1),
	MTK_PIN_DRV_GRP(201, 0x800+0x070, 16, 1),
	MTK_PIN_DRV_GRP(202, 0x800+0x070, 16, 1),
	MTK_PIN_DRV_GRP(203, 0x800+0x070, 16, 1)
};


static const struct mtk_pinctrl_devdata mt6735_pinctrl_data = {
	.pins = mtk_pins_mt6735,
	.npins = ARRAY_SIZE(mtk_pins_mt6735),
	.grp_desc = mt6735_drv_grp,
	.n_grp_cls = ARRAY_SIZE(mt6735_drv_grp),
	.pin_drv_grp = mt6735_pin_drv,
	.n_pin_drv_grps = ARRAY_SIZE(mt6735_pin_drv),
	.spec_pull_set = mt6735_spec_pull_set,
	.spec_ies_smt_set = mt6735_ies_smt_set,
	.dir_offset = 0x0000,
	.pullen_offset = 0x0100,
	.pullsel_offset = 0x0200,
	.dout_offset = 0x0100,
	.din_offset = 0x0200,
	.pinmux_offset = 0x0300,
	.type1_start = 204,
	.type1_end = 204,
	.port_shf = 4,
	.port_mask = 0xf,
	.port_align = 4,
	.eint_hw = {
		.port_mask = 7,
		.ports     = 6,
		.ap_num    = 224,
		.db_cnt    = 16,
	},
};

static int mt6735_pinctrl_probe(struct platform_device *pdev)
{
	return mtk_pctrl_init(pdev, &mt6735_pinctrl_data, NULL);
}

static const struct of_device_id mt8173_pctrl_match[] = {
	{
		.compatible = "mediatek,mt6735-pinctrl",
	},
	{ }
};

static struct platform_driver mtk_pinctrl_driver = {
	.probe = mt6735_pinctrl_probe,
	.driver = {
		.name = "mediatek-mt6735-pinctrl",
		.of_match_table = mt8173_pctrl_match,
		.pm = &mtk_eint_pm_ops,
	},
};

static int __init mtk_pinctrl_init(void)
{
	return platform_driver_register(&mtk_pinctrl_driver);
}
arch_initcall(mtk_pinctrl_init);
