Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/FPGATools/vivado/vivadoInstall/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b74672271a9248a5a6c356b83ae82709 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mux2_1_behav xil_defaultlib.tb_mux2_1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Code/fpgaProjects/mux2_1/vivado_prj/mux2_1.srcs/sources_1/new/mux2_1.v" Line 2. Module mux2_1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.tb_mux2_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mux2_1_behav
