 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Wed Sep 16 15:14:59 2020
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     34
    Unconnected ports (LINT-28)                                    19
    Feedthrough (LINT-29)                                          15

Cells                                                              21
    Connected to power or ground (LINT-32)                         18
    Nets connected to multiple pins on same cell (LINT-33)          3
--------------------------------------------------------------------------------

Warning: In design 'Multiply16x16_DW02_mult_0', port 'TC' is not connected to any nets. (LINT-28)
Warning: In design 'Multiply16x16_DW01_add_1', port 'A[29]' is not connected to any nets. (LINT-28)
Warning: In design 'Multiply16x16_DW01_add_1', port 'B[14]' is not connected to any nets. (LINT-28)
Warning: In design 'Multiply16x16_DW01_add_1', port 'B[13]' is not connected to any nets. (LINT-28)
Warning: In design 'Multiply16x16_DW01_add_1', port 'B[12]' is not connected to any nets. (LINT-28)
Warning: In design 'Multiply16x16_DW01_add_1', port 'B[11]' is not connected to any nets. (LINT-28)
Warning: In design 'Multiply16x16_DW01_add_1', port 'B[10]' is not connected to any nets. (LINT-28)
Warning: In design 'Multiply16x16_DW01_add_1', port 'B[9]' is not connected to any nets. (LINT-28)
Warning: In design 'Multiply16x16_DW01_add_1', port 'B[8]' is not connected to any nets. (LINT-28)
Warning: In design 'Multiply16x16_DW01_add_1', port 'B[7]' is not connected to any nets. (LINT-28)
Warning: In design 'Multiply16x16_DW01_add_1', port 'B[6]' is not connected to any nets. (LINT-28)
Warning: In design 'Multiply16x16_DW01_add_1', port 'B[5]' is not connected to any nets. (LINT-28)
Warning: In design 'Multiply16x16_DW01_add_1', port 'B[4]' is not connected to any nets. (LINT-28)
Warning: In design 'Multiply16x16_DW01_add_1', port 'B[3]' is not connected to any nets. (LINT-28)
Warning: In design 'Multiply16x16_DW01_add_1', port 'B[2]' is not connected to any nets. (LINT-28)
Warning: In design 'Multiply16x16_DW01_add_1', port 'B[1]' is not connected to any nets. (LINT-28)
Warning: In design 'Multiply16x16_DW01_add_1', port 'B[0]' is not connected to any nets. (LINT-28)
Warning: In design 'Multiply16x16_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'Multiply16x16_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'Multiply16x16_DW01_add_1', input port 'A[14]' is connected directly to output port 'SUM[14]'. (LINT-29)
Warning: In design 'Multiply16x16_DW01_add_1', input port 'A[13]' is connected directly to output port 'SUM[13]'. (LINT-29)
Warning: In design 'Multiply16x16_DW01_add_1', input port 'A[12]' is connected directly to output port 'SUM[12]'. (LINT-29)
Warning: In design 'Multiply16x16_DW01_add_1', input port 'A[11]' is connected directly to output port 'SUM[11]'. (LINT-29)
Warning: In design 'Multiply16x16_DW01_add_1', input port 'A[10]' is connected directly to output port 'SUM[10]'. (LINT-29)
Warning: In design 'Multiply16x16_DW01_add_1', input port 'A[9]' is connected directly to output port 'SUM[9]'. (LINT-29)
Warning: In design 'Multiply16x16_DW01_add_1', input port 'A[8]' is connected directly to output port 'SUM[8]'. (LINT-29)
Warning: In design 'Multiply16x16_DW01_add_1', input port 'A[7]' is connected directly to output port 'SUM[7]'. (LINT-29)
Warning: In design 'Multiply16x16_DW01_add_1', input port 'A[6]' is connected directly to output port 'SUM[6]'. (LINT-29)
Warning: In design 'Multiply16x16_DW01_add_1', input port 'A[5]' is connected directly to output port 'SUM[5]'. (LINT-29)
Warning: In design 'Multiply16x16_DW01_add_1', input port 'A[4]' is connected directly to output port 'SUM[4]'. (LINT-29)
Warning: In design 'Multiply16x16_DW01_add_1', input port 'A[3]' is connected directly to output port 'SUM[3]'. (LINT-29)
Warning: In design 'Multiply16x16_DW01_add_1', input port 'A[2]' is connected directly to output port 'SUM[2]'. (LINT-29)
Warning: In design 'Multiply16x16_DW01_add_1', input port 'A[1]' is connected directly to output port 'SUM[1]'. (LINT-29)
Warning: In design 'Multiply16x16_DW01_add_1', input port 'A[0]' is connected directly to output port 'SUM[0]'. (LINT-29)
Warning: In design 'Multiply16x16', a pin on submodule 'mult_13' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TC' is connected to logic 0. 
Warning: In design 'Multiply16x16_DW02_mult_0', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[29]' is connected to logic 0. 
Warning: In design 'Multiply16x16_DW02_mult_0', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[14]' is connected to logic 0. 
Warning: In design 'Multiply16x16_DW02_mult_0', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[13]' is connected to logic 0. 
Warning: In design 'Multiply16x16_DW02_mult_0', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[12]' is connected to logic 0. 
Warning: In design 'Multiply16x16_DW02_mult_0', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[11]' is connected to logic 0. 
Warning: In design 'Multiply16x16_DW02_mult_0', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[10]' is connected to logic 0. 
Warning: In design 'Multiply16x16_DW02_mult_0', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[9]' is connected to logic 0. 
Warning: In design 'Multiply16x16_DW02_mult_0', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[8]' is connected to logic 0. 
Warning: In design 'Multiply16x16_DW02_mult_0', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[7]' is connected to logic 0. 
Warning: In design 'Multiply16x16_DW02_mult_0', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[6]' is connected to logic 0. 
Warning: In design 'Multiply16x16_DW02_mult_0', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[5]' is connected to logic 0. 
Warning: In design 'Multiply16x16_DW02_mult_0', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[4]' is connected to logic 0. 
Warning: In design 'Multiply16x16_DW02_mult_0', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[3]' is connected to logic 0. 
Warning: In design 'Multiply16x16_DW02_mult_0', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[2]' is connected to logic 0. 
Warning: In design 'Multiply16x16_DW02_mult_0', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[1]' is connected to logic 0. 
Warning: In design 'Multiply16x16_DW02_mult_0', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[0]' is connected to logic 0. 
Warning: In design 'Multiply16x16_DW02_mult_0', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'Multiply16x16_DW02_mult_0', the same net is connected to more than one pin on submodule 'FS_1'. (LINT-33)
   Net 'n170' is connected to pins 'A[29]', 'B[14]''.
Warning: In design 'Multiply16x16_DW02_mult_0', the same net is connected to more than one pin on submodule 'FS_1'. (LINT-33)
   Net 'n171' is connected to pins 'B[13]', 'B[12]'', 'B[11]', 'B[10]', 'B[9]', 'B[8]', 'B[7]', 'B[6]', 'B[5]', 'B[4]', 'B[3]', 'B[2]', 'B[1]'.
Warning: In design 'Multiply16x16_DW02_mult_0', the same net is connected to more than one pin on submodule 'FS_1'. (LINT-33)
   Net '*Logic0*' is connected to pins 'B[0]', 'CI''.
1
 
****************************************
Report : area
Design : Multiply16x16
Version: K-2015.06
Date   : Wed Sep 16 15:14:59 2020
****************************************

Information: Updating design information... (UID-85)
Library(s) Used:

    lsi_10k (File: /home/ectl/Software/synopsys/syn2015.06/libraries/syn/lsi_10k.db)

Number of ports:                          222
Number of nets:                          1288
Number of cells:                          925
Number of combinational cells:            887
Number of sequential cells:                36
Number of macros/black boxes:               0
Number of buf/inv:                         76
Number of references:                       2

Combinational area:               3225.000000
Buf/Inv area:                      147.000000
Noncombinational area:             224.000000
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  3449.000000
Total area:                 undefined
1
 
****************************************
Report : design
Design : Multiply16x16
Version: K-2015.06
Date   : Wed Sep 16 15:14:59 2020
****************************************

Design allows ideal nets on clock nets.

Library(s) Used:

    lsi_10k (File: /home/ectl/Software/synopsys/syn2015.06/libraries/syn/lsi_10k.db)

Local Link Library:

    {lsi_10k.db}

Flip-Flop Types:

    No flip-flop types specified.

Latch Types:

    No latch types specified.

Operating Conditions:


    Operating Condition Name : WCCOM
    Library : lsi_10k
    Process :   1.50
    Temperature :  70.00
    Voltage :   4.75
    Interconnect Model : worst_case_tree

Wire Loading Model:

    No wire loading specified.


Wire Loading Model Mode: top.

Timing Ranges:

    No timing ranges specified.

Pin Input Delays:

    None specified.

Pin Output Delays:

    None specified.

Disabled Timing Arcs:

    No arcs disabled.

Required Licenses:

    None Required

Design Parameters:

    None specified.
1
 
****************************************
Report : cell
Design : Multiply16x16
Version: K-2015.06
Date   : Wed Sep 16 15:14:59 2020
****************************************

Attributes:
   BO - reference allows boundary optimization
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
mult_13                   Multiply16x16_DW02_mult_0       3225.000000
                                                                    BO, h
res_reg[0]                FD1             lsi_10k         7.000000  n
res_reg[1]                FD1             lsi_10k         7.000000  n
res_reg[2]                FD1             lsi_10k         7.000000  n
res_reg[3]                FD1             lsi_10k         7.000000  n
res_reg[4]                FD1             lsi_10k         7.000000  n
res_reg[5]                FD1             lsi_10k         7.000000  n
res_reg[6]                FD1             lsi_10k         7.000000  n
res_reg[7]                FD1             lsi_10k         7.000000  n
res_reg[8]                FD1             lsi_10k         7.000000  n
res_reg[9]                FD1             lsi_10k         7.000000  n
res_reg[10]               FD1             lsi_10k         7.000000  n
res_reg[11]               FD1             lsi_10k         7.000000  n
res_reg[12]               FD1             lsi_10k         7.000000  n
res_reg[13]               FD1             lsi_10k         7.000000  n
res_reg[14]               FD1             lsi_10k         7.000000  n
res_reg[15]               FD1             lsi_10k         7.000000  n
res_reg[16]               FD1             lsi_10k         7.000000  n
res_reg[17]               FD1             lsi_10k         7.000000  n
res_reg[18]               FD1             lsi_10k         7.000000  n
res_reg[19]               FD1             lsi_10k         7.000000  n
res_reg[20]               FD1             lsi_10k         7.000000  n
res_reg[21]               FD1             lsi_10k         7.000000  n
res_reg[22]               FD1             lsi_10k         7.000000  n
res_reg[23]               FD1             lsi_10k         7.000000  n
res_reg[24]               FD1             lsi_10k         7.000000  n
res_reg[25]               FD1             lsi_10k         7.000000  n
res_reg[26]               FD1             lsi_10k         7.000000  n
res_reg[27]               FD1             lsi_10k         7.000000  n
res_reg[28]               FD1             lsi_10k         7.000000  n
res_reg[29]               FD1             lsi_10k         7.000000  n
res_reg[30]               FD1             lsi_10k         7.000000  n
res_reg[31]               FD1             lsi_10k         7.000000  n
--------------------------------------------------------------------------------
Total 33 cells                                            3449.000000
1
 
****************************************
Report : reference
Design : Multiply16x16
Version: K-2015.06
Date   : Wed Sep 16 15:14:59 2020
****************************************

Attributes:
    b - black box (unknown)
   bo - allows boundary optimization
    d - dont_touch
   mo - map_only
    h - hierarchical
    n - noncombinational
    r - removable
    s - synthetic operator
    u - contains unmapped logic

Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
FD1                lsi_10k        7.000000      32    224.000000  n
Multiply16x16_DW02_mult_0      3225.000000       1   3225.000000  h
-----------------------------------------------------------------------------
Total 2 references                                   3449.000000
1
 
****************************************
Report : port
        -verbose
Design : Multiply16x16
Version: K-2015.06
Date   : Wed Sep 16 15:14:59 2020
****************************************


                       Pin      Wire     Max     Max     Connection
Port           Dir     Load     Load     Trans   Cap     Class      Attrs
--------------------------------------------------------------------------------
clk            in      0.0000   0.0000   --      --      --         
op1[0]         in      0.0000   0.0000   --      --      --         
op1[1]         in      0.0000   0.0000   --      --      --         
op1[2]         in      0.0000   0.0000   --      --      --         
op1[3]         in      0.0000   0.0000   --      --      --         
op1[4]         in      0.0000   0.0000   --      --      --         
op1[5]         in      0.0000   0.0000   --      --      --         
op1[6]         in      0.0000   0.0000   --      --      --         
op1[7]         in      0.0000   0.0000   --      --      --         
op1[8]         in      0.0000   0.0000   --      --      --         
op1[9]         in      0.0000   0.0000   --      --      --         
op1[10]        in      0.0000   0.0000   --      --      --         
op1[11]        in      0.0000   0.0000   --      --      --         
op1[12]        in      0.0000   0.0000   --      --      --         
op1[13]        in      0.0000   0.0000   --      --      --         
op1[14]        in      0.0000   0.0000   --      --      --         
op1[15]        in      0.0000   0.0000   --      --      --         
op2[0]         in      0.0000   0.0000   --      --      --         
op2[1]         in      0.0000   0.0000   --      --      --         
op2[2]         in      0.0000   0.0000   --      --      --         
op2[3]         in      0.0000   0.0000   --      --      --         
op2[4]         in      0.0000   0.0000   --      --      --         
op2[5]         in      0.0000   0.0000   --      --      --         
op2[6]         in      0.0000   0.0000   --      --      --         
op2[7]         in      0.0000   0.0000   --      --      --         
op2[8]         in      0.0000   0.0000   --      --      --         
op2[9]         in      0.0000   0.0000   --      --      --         
op2[10]        in      0.0000   0.0000   --      --      --         
op2[11]        in      0.0000   0.0000   --      --      --         
op2[12]        in      0.0000   0.0000   --      --      --         
op2[13]        in      0.0000   0.0000   --      --      --         
op2[14]        in      0.0000   0.0000   --      --      --         
op2[15]        in      0.0000   0.0000   --      --      --         
res[0]         out     2.2000   0.0000   --      --      --         
res[1]         out     2.2000   0.0000   --      --      --         
res[2]         out     2.2000   0.0000   --      --      --         
res[3]         out     2.2000   0.0000   --      --      --         
res[4]         out     2.2000   0.0000   --      --      --         
res[5]         out     2.2000   0.0000   --      --      --         
res[6]         out     2.2000   0.0000   --      --      --         
res[7]         out     2.2000   0.0000   --      --      --         
res[8]         out     2.2000   0.0000   --      --      --         
res[9]         out     2.2000   0.0000   --      --      --         
res[10]        out     2.2000   0.0000   --      --      --         
res[11]        out     2.2000   0.0000   --      --      --         
res[12]        out     2.2000   0.0000   --      --      --         
res[13]        out     2.2000   0.0000   --      --      --         
res[14]        out     2.2000   0.0000   --      --      --         
res[15]        out     2.2000   0.0000   --      --      --         
res[16]        out     2.2000   0.0000   --      --      --         
res[17]        out     2.2000   0.0000   --      --      --         
res[18]        out     2.2000   0.0000   --      --      --         
res[19]        out     2.2000   0.0000   --      --      --         
res[20]        out     2.2000   0.0000   --      --      --         
res[21]        out     2.2000   0.0000   --      --      --         
res[22]        out     2.2000   0.0000   --      --      --         
res[23]        out     2.2000   0.0000   --      --      --         
res[24]        out     2.2000   0.0000   --      --      --         
res[25]        out     2.2000   0.0000   --      --      --         
res[26]        out     2.2000   0.0000   --      --      --         
res[27]        out     2.2000   0.0000   --      --      --         
res[28]        out     2.2000   0.0000   --      --      --         
res[29]        out     2.2000   0.0000   --      --      --         
res[30]        out     2.2000   0.0000   --      --      --         
res[31]        out     2.2000   0.0000   --      --      --         


              External  Max             Min                Min       Min
              Number    Wireload        Wireload           Pin       Wire
Port          Points    Model           Model              Load      Load
--------------------------------------------------------------------------------
clk                1      --              --              --        -- 
op1[0]             1      --              --              --        -- 
op1[1]             1      --              --              --        -- 
op1[2]             1      --              --              --        -- 
op1[3]             1      --              --              --        -- 
op1[4]             1      --              --              --        -- 
op1[5]             1      --              --              --        -- 
op1[6]             1      --              --              --        -- 
op1[7]             1      --              --              --        -- 
op1[8]             1      --              --              --        -- 
op1[9]             1      --              --              --        -- 
op1[10]            1      --              --              --        -- 
op1[11]            1      --              --              --        -- 
op1[12]            1      --              --              --        -- 
op1[13]            1      --              --              --        -- 
op1[14]            1      --              --              --        -- 
op1[15]            1      --              --              --        -- 
op2[0]             1      --              --              --        -- 
op2[1]             1      --              --              --        -- 
op2[2]             1      --              --              --        -- 
op2[3]             1      --              --              --        -- 
op2[4]             1      --              --              --        -- 
op2[5]             1      --              --              --        -- 
op2[6]             1      --              --              --        -- 
op2[7]             1      --              --              --        -- 
op2[8]             1      --              --              --        -- 
op2[9]             1      --              --              --        -- 
op2[10]            1      --              --              --        -- 
op2[11]            1      --              --              --        -- 
op2[12]            1      --              --              --        -- 
op2[13]            1      --              --              --        -- 
op2[14]            1      --              --              --        -- 
op2[15]            1      --              --              --        -- 
res[0]             1      --              --              --        -- 
res[1]             1      --              --              --        -- 
res[2]             1      --              --              --        -- 
res[3]             1      --              --              --        -- 
res[4]             1      --              --              --        -- 
res[5]             1      --              --              --        -- 
res[6]             1      --              --              --        -- 
res[7]             1      --              --              --        -- 
res[8]             1      --              --              --        -- 
res[9]             1      --              --              --        -- 
res[10]            1      --              --              --        -- 
res[11]            1      --              --              --        -- 
res[12]            1      --              --              --        -- 
res[13]            1      --              --              --        -- 
res[14]            1      --              --              --        -- 
res[15]            1      --              --              --        -- 
res[16]            1      --              --              --        -- 
res[17]            1      --              --              --        -- 
res[18]            1      --              --              --        -- 
res[19]            1      --              --              --        -- 
res[20]            1      --              --              --        -- 
res[21]            1      --              --              --        -- 
res[22]            1      --              --              --        -- 
res[23]            1      --              --              --        -- 
res[24]            1      --              --              --        -- 
res[25]            1      --              --              --        -- 
res[26]            1      --              --              --        -- 
res[27]            1      --              --              --        -- 
res[28]            1      --              --              --        -- 
res[29]            1      --              --              --        -- 
res[30]            1      --              --              --        -- 
res[31]            1      --              --              --        -- 

                    Input Delay
                  Min             Max       Related   Max
Input Port    Rise    Fall    Rise    Fall   Clock  Fanout
--------------------------------------------------------------------------------
clk           1.20    1.20    1.20    1.20  clk       --    
op1[0]        1.35    1.35    1.35    1.35  clk       --    
op1[1]        1.35    1.35    1.35    1.35  clk       --    
op1[2]        1.35    1.35    1.35    1.35  clk       --    
op1[3]        1.35    1.35    1.35    1.35  clk       --    
op1[4]        1.35    1.35    1.35    1.35  clk       --    
op1[5]        1.35    1.35    1.35    1.35  clk       --    
op1[6]        1.35    1.35    1.35    1.35  clk       --    
op1[7]        1.35    1.35    1.35    1.35  clk       --    
op1[8]        1.35    1.35    1.35    1.35  clk       --    
op1[9]        1.35    1.35    1.35    1.35  clk       --    
op1[10]       1.35    1.35    1.35    1.35  clk       --    
op1[11]       1.35    1.35    1.35    1.35  clk       --    
op1[12]       1.35    1.35    1.35    1.35  clk       --    
op1[13]       1.35    1.35    1.35    1.35  clk       --    
op1[14]       1.35    1.35    1.35    1.35  clk       --    
op1[15]       1.35    1.35    1.35    1.35  clk       --    
op2[0]        1.35    1.35    1.35    1.35  clk       --    
op2[1]        1.35    1.35    1.35    1.35  clk       --    
op2[2]        1.35    1.35    1.35    1.35  clk       --    
op2[3]        1.35    1.35    1.35    1.35  clk       --    
op2[4]        1.35    1.35    1.35    1.35  clk       --    
op2[5]        1.35    1.35    1.35    1.35  clk       --    
op2[6]        1.35    1.35    1.35    1.35  clk       --    
op2[7]        1.35    1.35    1.35    1.35  clk       --    
op2[8]        1.35    1.35    1.35    1.35  clk       --    
op2[9]        1.35    1.35    1.35    1.35  clk       --    
op2[10]       1.35    1.35    1.35    1.35  clk       --    
op2[11]       1.35    1.35    1.35    1.35  clk       --    
op2[12]       1.35    1.35    1.35    1.35  clk       --    
op2[13]       1.35    1.35    1.35    1.35  clk       --    
op2[14]       1.35    1.35    1.35    1.35  clk       --    
op2[15]       1.35    1.35    1.35    1.35  clk       --    


                    Driving Cell
Input Port   Rise(min/max)      Fall(min/max)      Mult(min/max)  Attrs(min/max)
--------------------------------------------------------------------------------
clk          FD1/  --           FD1/  --             -- /  --     
op1[0]       FD1                FD1                  -- /  --     
op1[1]       FD1                FD1                  -- /  --     
op1[2]       FD1                FD1                  -- /  --     
op1[3]       FD1                FD1                  -- /  --     
op1[4]       FD1                FD1                  -- /  --     
op1[5]       FD1                FD1                  -- /  --     
op1[6]       FD1                FD1                  -- /  --     
op1[7]       FD1                FD1                  -- /  --     
op1[8]       FD1                FD1                  -- /  --     
op1[9]       FD1                FD1                  -- /  --     
op1[10]      FD1                FD1                  -- /  --     
op1[11]      FD1                FD1                  -- /  --     
op1[12]      FD1                FD1                  -- /  --     
op1[13]      FD1                FD1                  -- /  --     
op1[14]      FD1                FD1                  -- /  --     
op1[15]      FD1                FD1                  -- /  --     
op2[0]       FD1                FD1                  -- /  --     
op2[1]       FD1                FD1                  -- /  --     
op2[2]       FD1                FD1                  -- /  --     
op2[3]       FD1                FD1                  -- /  --     
op2[4]       FD1                FD1                  -- /  --     
op2[5]       FD1                FD1                  -- /  --     
op2[6]       FD1                FD1                  -- /  --     
op2[7]       FD1                FD1                  -- /  --     
op2[8]       FD1                FD1                  -- /  --     
op2[9]       FD1                FD1                  -- /  --     
op2[10]      FD1                FD1                  -- /  --     
op2[11]      FD1                FD1                  -- /  --     
op2[12]      FD1                FD1                  -- /  --     
op2[13]      FD1                FD1                  -- /  --     
op2[14]      FD1                FD1                  -- /  --     
op2[15]      FD1                FD1                  -- /  --     


               Max Drive      Min Drive      Resistance    Min    Min       Cell
Input Port    Rise    Fall   Rise    Fall   Max     Min    Cap    Fanout    Deg
--------------------------------------------------------------------------------
clk           --      --     --      --     --      --     --     --        -- 
op1[0]        --      --     --      --     --      --     --     --        -- 
op1[1]        --      --     --      --     --      --     --     --        -- 
op1[2]        --      --     --      --     --      --     --     --        -- 
op1[3]        --      --     --      --     --      --     --     --        -- 
op1[4]        --      --     --      --     --      --     --     --        -- 
op1[5]        --      --     --      --     --      --     --     --        -- 
op1[6]        --      --     --      --     --      --     --     --        -- 
op1[7]        --      --     --      --     --      --     --     --        -- 
op1[8]        --      --     --      --     --      --     --     --        -- 
op1[9]        --      --     --      --     --      --     --     --        -- 
op1[10]       --      --     --      --     --      --     --     --        -- 
op1[11]       --      --     --      --     --      --     --     --        -- 
op1[12]       --      --     --      --     --      --     --     --        -- 
op1[13]       --      --     --      --     --      --     --     --        -- 
op1[14]       --      --     --      --     --      --     --     --        -- 
op1[15]       --      --     --      --     --      --     --     --        -- 
op2[0]        --      --     --      --     --      --     --     --        -- 
op2[1]        --      --     --      --     --      --     --     --        -- 
op2[2]        --      --     --      --     --      --     --     --        -- 
op2[3]        --      --     --      --     --      --     --     --        -- 
op2[4]        --      --     --      --     --      --     --     --        -- 
op2[5]        --      --     --      --     --      --     --     --        -- 
op2[6]        --      --     --      --     --      --     --     --        -- 
op2[7]        --      --     --      --     --      --     --     --        -- 
op2[8]        --      --     --      --     --      --     --     --        -- 
op2[9]        --      --     --      --     --      --     --     --        -- 
op2[10]       --      --     --      --     --      --     --     --        -- 
op2[11]       --      --     --      --     --      --     --     --        -- 
op2[12]       --      --     --      --     --      --     --     --        -- 
op2[13]       --      --     --      --     --      --     --     --        -- 
op2[14]       --      --     --      --     --      --     --     --        -- 
op2[15]       --      --     --      --     --      --     --     --        -- 


               Max Tran        Min Tran
Input Port    Rise    Fall    Rise    Fall
--------------------------------------------------------------------------------
clk           --      --      --      -- 
op1[0]        --      --      --      -- 
op1[1]        --      --      --      -- 
op1[2]        --      --      --      -- 
op1[3]        --      --      --      -- 
op1[4]        --      --      --      -- 
op1[5]        --      --      --      -- 
op1[6]        --      --      --      -- 
op1[7]        --      --      --      -- 
op1[8]        --      --      --      -- 
op1[9]        --      --      --      -- 
op1[10]       --      --      --      -- 
op1[11]       --      --      --      -- 
op1[12]       --      --      --      -- 
op1[13]       --      --      --      -- 
op1[14]       --      --      --      -- 
op1[15]       --      --      --      -- 
op2[0]        --      --      --      -- 
op2[1]        --      --      --      -- 
op2[2]        --      --      --      -- 
op2[3]        --      --      --      -- 
op2[4]        --      --      --      -- 
op2[5]        --      --      --      -- 
op2[6]        --      --      --      -- 
op2[7]        --      --      --      -- 
op2[8]        --      --      --      -- 
op2[9]        --      --      --      -- 
op2[10]       --      --      --      -- 
op2[11]       --      --      --      -- 
op2[12]       --      --      --      -- 
op2[13]       --      --      --      -- 
op2[14]       --      --      --      -- 
op2[15]       --      --      --      -- 


                    Output Delay
                  Min             Max      Related  Fanout
Output Port   Rise    Fall    Rise    Fall  Clock     Load
--------------------------------------------------------------------------------
res[0]        1.50    1.50    1.50    1.50  clk       0.00  
res[1]        1.50    1.50    1.50    1.50  clk       0.00  
res[2]        1.50    1.50    1.50    1.50  clk       0.00  
res[3]        1.50    1.50    1.50    1.50  clk       0.00  
res[4]        1.50    1.50    1.50    1.50  clk       0.00  
res[5]        1.50    1.50    1.50    1.50  clk       0.00  
res[6]        1.50    1.50    1.50    1.50  clk       0.00  
res[7]        1.50    1.50    1.50    1.50  clk       0.00  
res[8]        1.50    1.50    1.50    1.50  clk       0.00  
res[9]        1.50    1.50    1.50    1.50  clk       0.00  
res[10]       1.50    1.50    1.50    1.50  clk       0.00  
res[11]       1.50    1.50    1.50    1.50  clk       0.00  
res[12]       1.50    1.50    1.50    1.50  clk       0.00  
res[13]       1.50    1.50    1.50    1.50  clk       0.00  
res[14]       1.50    1.50    1.50    1.50  clk       0.00  
res[15]       1.50    1.50    1.50    1.50  clk       0.00  
res[16]       1.50    1.50    1.50    1.50  clk       0.00  
res[17]       1.50    1.50    1.50    1.50  clk       0.00  
res[18]       1.50    1.50    1.50    1.50  clk       0.00  
res[19]       1.50    1.50    1.50    1.50  clk       0.00  
res[20]       1.50    1.50    1.50    1.50  clk       0.00  
res[21]       1.50    1.50    1.50    1.50  clk       0.00  
res[22]       1.50    1.50    1.50    1.50  clk       0.00  
res[23]       1.50    1.50    1.50    1.50  clk       0.00  
res[24]       1.50    1.50    1.50    1.50  clk       0.00  
res[25]       1.50    1.50    1.50    1.50  clk       0.00  
res[26]       1.50    1.50    1.50    1.50  clk       0.00  
res[27]       1.50    1.50    1.50    1.50  clk       0.00  
res[28]       1.50    1.50    1.50    1.50  clk       0.00  
res[29]       1.50    1.50    1.50    1.50  clk       0.00  
res[30]       1.50    1.50    1.50    1.50  clk       0.00  
res[31]       1.50    1.50    1.50    1.50  clk       0.00  

1
 
****************************************
Report : net
Design : Multiply16x16
Version: K-2015.06
Date   : Wed Sep 16 15:14:59 2020
****************************************


Operating Conditions: WCCOM   Library: lsi_10k
Wire Load Model Mode: top


Attributes:
   dr - drc disabled

Net                 Fanout     Fanin      Load   Resistance    Pins   Attributes
--------------------------------------------------------------------------------
clk                     32         1     32.00         0.00      33   dr
n1                       0         1      0.00         0.00       1   dr
op1[0]                   1         1      2.00         0.00       2   
op1[1]                   1         1      2.00         0.00       2   
op1[2]                   1         1      2.00         0.00       2   
op1[3]                   1         1      2.00         0.00       2   
op1[4]                   1         1      2.00         0.00       2   
op1[5]                   1         1      2.00         0.00       2   
op1[6]                   1         1      2.00         0.00       2   
op1[7]                   1         1      2.00         0.00       2   
op1[8]                   1         1      2.00         0.00       2   
op1[9]                   1         1      2.00         0.00       2   
op1[10]                  1         1      2.00         0.00       2   
op1[11]                  1         1      1.00         0.00       2   
op1[12]                 16         1     16.00         0.00      17   
op1[13]                 16         1     16.00         0.00      17   
op1[14]                 16         1     16.00         0.00      17   
op1[15]                 16         1     16.00         0.00      17   
op2[0]                   1         1      4.00         0.00       2   
op2[1]                   1         1      4.00         0.00       2   
op2[2]                   1         1      4.00         0.00       2   
op2[3]                   1         1      4.00         0.00       2   
op2[4]                   1         1      4.00         0.00       2   
op2[5]                   1         1      4.00         0.00       2   
op2[6]                   1         1      2.00         0.00       2   
op2[7]                   1         1      2.00         0.00       2   
op2[8]                   1         1      2.00         0.00       2   
op2[9]                   1         1      2.00         0.00       2   
op2[10]                  1         1      2.00         0.00       2   
op2[11]                  1         1      4.00         0.00       2   
op2[12]                  1         1      2.00         0.00       2   
op2[13]                  1         1      2.00         0.00       2   
op2[14]                  1         1      4.00         0.00       2   
op2[15]                  1         1      2.00         0.00       2   
res[0]                   1         1      2.20         0.00       2   
res[1]                   1         1      2.20         0.00       2   
res[2]                   1         1      2.20         0.00       2   
res[3]                   1         1      2.20         0.00       2   
res[4]                   1         1      2.20         0.00       2   
res[5]                   1         1      2.20         0.00       2   
res[6]                   1         1      2.20         0.00       2   
res[7]                   1         1      2.20         0.00       2   
res[8]                   1         1      2.20         0.00       2   
res[9]                   1         1      2.20         0.00       2   
res[10]                  1         1      2.20         0.00       2   
res[11]                  1         1      2.20         0.00       2   
res[12]                  1         1      2.20         0.00       2   
res[13]                  1         1      2.20         0.00       2   
res[14]                  1         1      2.20         0.00       2   
res[15]                  1         1      2.20         0.00       2   
res[16]                  1         1      2.20         0.00       2   
res[17]                  1         1      2.20         0.00       2   
res[18]                  1         1      2.20         0.00       2   
res[19]                  1         1      2.20         0.00       2   
res[20]                  1         1      2.20         0.00       2   
res[21]                  1         1      2.20         0.00       2   
res[22]                  1         1      2.20         0.00       2   
res[23]                  1         1      2.20         0.00       2   
res[24]                  1         1      2.20         0.00       2   
res[25]                  1         1      2.20         0.00       2   
res[26]                  1         1      2.20         0.00       2   
res[27]                  1         1      2.20         0.00       2   
res[28]                  1         1      2.20         0.00       2   
res[29]                  1         1      2.20         0.00       2   
res[30]                  1         1      2.20         0.00       2   
res[31]                  1         1      2.20         0.00       2   
res_tmp[0]               1         1      1.00         0.00       2   
res_tmp[1]               1         1      1.00         0.00       2   
res_tmp[2]               1         1      1.00         0.00       2   
res_tmp[3]               1         1      1.00         0.00       2   
res_tmp[4]               1         1      1.00         0.00       2   
res_tmp[5]               1         1      1.00         0.00       2   
res_tmp[6]               1         1      1.00         0.00       2   
res_tmp[7]               1         1      1.00         0.00       2   
res_tmp[8]               1         1      1.00         0.00       2   
res_tmp[9]               1         1      1.00         0.00       2   
res_tmp[10]              1         1      1.00         0.00       2   
res_tmp[11]              1         1      1.00         0.00       2   
res_tmp[12]              1         1      1.00         0.00       2   
res_tmp[13]              1         1      1.00         0.00       2   
res_tmp[14]              1         1      1.00         0.00       2   
res_tmp[15]              1         1      1.00         0.00       2   
res_tmp[16]              1         1      1.00         0.00       2   
res_tmp[17]              1         1      1.00         0.00       2   
res_tmp[18]              1         1      1.00         0.00       2   
res_tmp[19]              1         1      1.00         0.00       2   
res_tmp[20]              1         1      1.00         0.00       2   
res_tmp[21]              1         1      1.00         0.00       2   
res_tmp[22]              1         1      1.00         0.00       2   
res_tmp[23]              1         1      1.00         0.00       2   
res_tmp[24]              1         1      1.00         0.00       2   
res_tmp[25]              1         1      1.00         0.00       2   
res_tmp[26]              1         1      1.00         0.00       2   
res_tmp[27]              1         1      1.00         0.00       2   
res_tmp[28]              1         1      1.00         0.00       2   
res_tmp[29]              1         1      1.00         0.00       2   
res_tmp[30]              1         1      1.00         0.00       2   
res_tmp[31]              1         1      1.00         0.00       2   
--------------------------------------------------------------------------------
Total 98 nets          188        98    269.40         0.00     286
Maximum                 32         1     32.00         0.00      33
Average               1.92      1.00      2.75         0.00    2.92
1
 
****************************************
Report : compile_options
Design : Multiply16x16
Version: K-2015.06
Date   : Wed Sep 16 15:14:59 2020
****************************************

Design                                   Compile Option         Value
--------------------------------------------------------------------------------
Multiply16x16                            flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true
                                         isolate_port           disabled

Multiply16x16_DW02_mult_0                flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

Multiply16x16_DW01_add_1                 flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true
--------------------------------------------------------------------------------
1
 
****************************************
Report : constraint
        -all_violators
        -verbose
Design : Multiply16x16
Version: K-2015.06
Date   : Wed Sep 16 15:14:59 2020
****************************************


  Startpoint: op1[1] (input port clocked by clk)
  Endpoint: res_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.35       1.35 r
  op1[1] (in)                              0.54       1.89 r
  mult_13/U190/Y (IVDAP)                   0.77       2.66 f
  mult_13/U285/Z (NR2P)                    1.76       4.42 r
  mult_13/U269/Z (AN2P)                    1.14       5.56 r
  mult_13/S2_2_9/CO (FA1A)                 3.79       9.36 r
  mult_13/S2_3_9/CO (FA1A)                 4.34      13.69 r
  mult_13/S2_4_9/S (FA1P)                  3.79      17.48 f
  mult_13/S2_5_8/CO (FA1A)                 2.06      19.54 f
  mult_13/S2_6_8/CO (FA1AP)                4.42      23.97 f
  mult_13/S2_7_8/S (FA1P)                  3.79      27.75 f
  mult_13/S2_8_7/CO (FA1A)                 2.06      29.82 f
  mult_13/S2_9_7/CO (FA1AP)                4.42      34.24 f
  mult_13/S2_10_7/S (FA1P)                 4.07      38.31 r
  mult_13/S2_11_6/S (FA1AP)                1.81      40.12 f
  mult_13/U202/Z (ND2)                     1.19      41.31 r
  mult_13/U205/Z (ND3)                     0.90      42.21 f
  mult_13/S2_13_5/CO (FA1A)                4.11      46.32 f
  mult_13/S2_14_5/CO (FA1A)                4.36      50.69 f
  mult_13/S4_5/S (FA1P)                    3.79      54.47 f
  mult_13/S14_20/CO (FA1AP)                2.45      56.92 f
  mult_13/FS_1/U57/Z (OR2P)                2.07      59.00 f
  mult_13/FS_1/U31/Z (ND4P)                1.43      60.43 r
  mult_13/FS_1/U25/Z (IV)                  0.50      60.93 f
  mult_13/FS_1/U36/Z (AN2)                 1.63      62.56 f
  mult_13/FS_1/U173/Z (NR2P)               1.28      63.84 r
  mult_13/FS_1/U97/Z (ND2)                 0.56      64.40 f
  mult_13/FS_1/U117/Z (ND2)                1.19      65.59 r
  mult_13/FS_1/U121/Z (ND2)                0.40      65.99 f
  mult_13/FS_1/U87/Z (ENP)                 2.03      68.02 f
  res_reg[24]/D (FD1)                      0.00      68.02 f
  data arrival time                                  68.02

  clock clk (rise edge)                   40.00      40.00
  clock network delay (ideal)              0.00      40.00
  clock uncertainty                       -0.45      39.55
  res_reg[24]/CP (FD1)                     0.00      39.55 r
  library setup time                      -0.80      38.75
  data required time                                 38.75
  -----------------------------------------------------------
  data required time                                 38.75
  data arrival time                                 -68.02
  -----------------------------------------------------------
  slack (VIOLATED)                                  -29.27


  Startpoint: op1[1] (input port clocked by clk)
  Endpoint: res_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.35       1.35 r
  op1[1] (in)                              0.54       1.89 r
  mult_13/U190/Y (IVDAP)                   0.77       2.66 f
  mult_13/U285/Z (NR2P)                    1.76       4.42 r
  mult_13/U269/Z (AN2P)                    1.14       5.56 r
  mult_13/S2_2_9/CO (FA1A)                 3.79       9.36 r
  mult_13/S2_3_9/CO (FA1A)                 4.34      13.69 r
  mult_13/S2_4_9/S (FA1P)                  3.79      17.48 f
  mult_13/S2_5_8/CO (FA1A)                 2.06      19.54 f
  mult_13/S2_6_8/CO (FA1AP)                4.42      23.97 f
  mult_13/S2_7_8/S (FA1P)                  3.79      27.75 f
  mult_13/S2_8_7/CO (FA1A)                 2.06      29.82 f
  mult_13/S2_9_7/CO (FA1AP)                4.42      34.24 f
  mult_13/S2_10_7/S (FA1P)                 4.07      38.31 r
  mult_13/S2_11_6/S (FA1AP)                1.81      40.12 f
  mult_13/U202/Z (ND2)                     1.19      41.31 r
  mult_13/U205/Z (ND3)                     0.90      42.21 f
  mult_13/S2_13_5/CO (FA1A)                4.11      46.32 f
  mult_13/S2_14_5/S (FA1A)                 4.52      50.85 r
  mult_13/U209/Z (ND2)                     0.40      51.25 f
  mult_13/U211/Z (ND3)                     1.47      52.72 r
  mult_13/S14_20/CO (FA1AP)                4.34      57.06 r
  mult_13/FS_1/U122/Z (NR2)                0.58      57.64 f
  mult_13/FS_1/U111/Z (NR2)                1.51      59.14 r
  mult_13/FS_1/U109/Z (AO2)                1.18      60.33 f
  mult_13/FS_1/U55/Z (ND2)                 1.96      62.28 r
  mult_13/FS_1/U67/Z (ND2P)                0.47      62.75 f
  mult_13/FS_1/U166/Z (ND4P)               1.36      64.11 r
  mult_13/FS_1/U12/Z (IVA)                 0.69      64.80 f
  mult_13/FS_1/U32/Z (AO7P)                1.18      65.98 r
  mult_13/FS_1/U73/Z (ENP)                 2.03      68.01 f
  res_reg[28]/D (FD1)                      0.00      68.01 f
  data arrival time                                  68.01

  clock clk (rise edge)                   40.00      40.00
  clock network delay (ideal)              0.00      40.00
  clock uncertainty                       -0.45      39.55
  res_reg[28]/CP (FD1)                     0.00      39.55 r
  library setup time                      -0.80      38.75
  data required time                                 38.75
  -----------------------------------------------------------
  data required time                                 38.75
  data arrival time                                 -68.01
  -----------------------------------------------------------
  slack (VIOLATED)                                  -29.26


  Startpoint: op1[1] (input port clocked by clk)
  Endpoint: res_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.35       1.35 r
  op1[1] (in)                              0.54       1.89 r
  mult_13/U190/Y (IVDAP)                   0.77       2.66 f
  mult_13/U285/Z (NR2P)                    1.76       4.42 r
  mult_13/U269/Z (AN2P)                    1.14       5.56 r
  mult_13/S2_2_9/CO (FA1A)                 3.79       9.36 r
  mult_13/S2_3_9/CO (FA1A)                 4.34      13.69 r
  mult_13/S2_4_9/S (FA1P)                  3.79      17.48 f
  mult_13/S2_5_8/CO (FA1A)                 2.06      19.54 f
  mult_13/S2_6_8/CO (FA1AP)                4.42      23.97 f
  mult_13/S2_7_8/S (FA1P)                  3.79      27.75 f
  mult_13/S2_8_7/CO (FA1A)                 2.06      29.82 f
  mult_13/S2_9_7/CO (FA1AP)                4.42      34.24 f
  mult_13/S2_10_7/S (FA1P)                 4.07      38.31 r
  mult_13/S2_11_6/S (FA1AP)                1.81      40.12 f
  mult_13/U202/Z (ND2)                     1.19      41.31 r
  mult_13/U205/Z (ND3)                     0.90      42.21 f
  mult_13/S2_13_5/CO (FA1A)                4.11      46.32 f
  mult_13/S2_14_5/CO (FA1A)                4.36      50.69 f
  mult_13/S4_5/S (FA1P)                    3.79      54.47 f
  mult_13/S14_20/CO (FA1AP)                2.45      56.92 f
  mult_13/FS_1/U57/Z (OR2P)                2.07      59.00 f
  mult_13/FS_1/U31/Z (ND4P)                1.43      60.43 r
  mult_13/FS_1/U24/Z (IV)                  0.50      60.93 f
  mult_13/FS_1/U58/Z (AN2)                 1.63      62.56 f
  mult_13/FS_1/U171/Z (NR2P)               1.28      63.84 r
  mult_13/FS_1/U38/Z (AO6)                 0.81      64.65 f
  mult_13/FS_1/U170/Z (NR2P)               1.28      65.93 r
  mult_13/FS_1/U71/Z (EOP)                 2.03      67.96 f
  res_reg[25]/D (FD1)                      0.00      67.96 f
  data arrival time                                  67.96

  clock clk (rise edge)                   40.00      40.00
  clock network delay (ideal)              0.00      40.00
  clock uncertainty                       -0.45      39.55
  res_reg[25]/CP (FD1)                     0.00      39.55 r
  library setup time                      -0.80      38.75
  data required time                                 38.75
  -----------------------------------------------------------
  data required time                                 38.75
  data arrival time                                 -67.96
  -----------------------------------------------------------
  slack (VIOLATED)                                  -29.21


  Startpoint: op1[1] (input port clocked by clk)
  Endpoint: res_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.35       1.35 r
  op1[1] (in)                              0.54       1.89 r
  mult_13/U190/Y (IVDAP)                   0.77       2.66 f
  mult_13/U285/Z (NR2P)                    1.76       4.42 r
  mult_13/U269/Z (AN2P)                    1.14       5.56 r
  mult_13/S2_2_9/CO (FA1A)                 3.79       9.36 r
  mult_13/S2_3_9/CO (FA1A)                 4.34      13.69 r
  mult_13/S2_4_9/S (FA1P)                  3.79      17.48 f
  mult_13/S2_5_8/CO (FA1A)                 2.06      19.54 f
  mult_13/S2_6_8/CO (FA1AP)                4.42      23.97 f
  mult_13/S2_7_8/S (FA1P)                  3.79      27.75 f
  mult_13/S2_8_7/CO (FA1A)                 2.06      29.82 f
  mult_13/S2_9_7/CO (FA1AP)                4.42      34.24 f
  mult_13/S2_10_7/S (FA1P)                 4.07      38.31 r
  mult_13/S2_11_6/S (FA1AP)                1.81      40.12 f
  mult_13/U202/Z (ND2)                     1.19      41.31 r
  mult_13/U205/Z (ND3)                     0.90      42.21 f
  mult_13/S2_13_5/CO (FA1A)                4.11      46.32 f
  mult_13/S2_14_5/CO (FA1A)                4.36      50.69 f
  mult_13/S4_5/S (FA1P)                    3.79      54.47 f
  mult_13/S14_20/CO (FA1AP)                2.45      56.92 f
  mult_13/FS_1/U41/Z (NR2)                 1.99      58.91 r
  mult_13/FS_1/U110/Z (NR2)                0.69      59.60 f
  mult_13/FS_1/U177/Z (AO6P)               1.98      61.58 r
  mult_13/FS_1/U54/Z (ND2)                 0.64      62.22 f
  mult_13/FS_1/U176/Z (IVA)                0.71      62.94 r
  mult_13/FS_1/U86/Z (AO3)                 0.94      63.88 f
  mult_13/FS_1/U85/Z (ND2)                 1.19      65.06 r
  mult_13/FS_1/U7/Z (AO7)                  0.84      65.91 f
  mult_13/FS_1/U81/Z (EOP)                 2.03      67.94 f
  res_reg[31]/D (FD1)                      0.00      67.94 f
  data arrival time                                  67.94

  clock clk (rise edge)                   40.00      40.00
  clock network delay (ideal)              0.00      40.00
  clock uncertainty                       -0.45      39.55
  res_reg[31]/CP (FD1)                     0.00      39.55 r
  library setup time                      -0.80      38.75
  data required time                                 38.75
  -----------------------------------------------------------
  data required time                                 38.75
  data arrival time                                 -67.94
  -----------------------------------------------------------
  slack (VIOLATED)                                  -29.19


  Startpoint: op1[1] (input port clocked by clk)
  Endpoint: res_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.35       1.35 r
  op1[1] (in)                              0.54       1.89 r
  mult_13/U190/Y (IVDAP)                   0.77       2.66 f
  mult_13/U285/Z (NR2P)                    1.76       4.42 r
  mult_13/U269/Z (AN2P)                    1.14       5.56 r
  mult_13/S2_2_9/CO (FA1A)                 3.79       9.36 r
  mult_13/S2_3_9/CO (FA1A)                 4.34      13.69 r
  mult_13/S2_4_9/S (FA1P)                  3.79      17.48 f
  mult_13/S2_5_8/CO (FA1A)                 2.06      19.54 f
  mult_13/S2_6_8/CO (FA1AP)                4.42      23.97 f
  mult_13/S2_7_8/S (FA1P)                  3.79      27.75 f
  mult_13/S2_8_7/CO (FA1A)                 2.06      29.82 f
  mult_13/S2_9_7/CO (FA1AP)                4.42      34.24 f
  mult_13/S2_10_7/S (FA1P)                 4.07      38.31 r
  mult_13/S2_11_6/S (FA1AP)                1.81      40.12 f
  mult_13/U202/Z (ND2)                     1.19      41.31 r
  mult_13/U205/Z (ND3)                     0.90      42.21 f
  mult_13/S2_13_5/CO (FA1A)                4.11      46.32 f
  mult_13/S2_14_5/S (FA1A)                 4.52      50.85 r
  mult_13/U209/Z (ND2)                     0.40      51.25 f
  mult_13/U211/Z (ND3)                     1.47      52.72 r
  mult_13/S14_20/CO (FA1AP)                4.34      57.06 r
  mult_13/FS_1/U122/Z (NR2)                0.58      57.64 f
  mult_13/FS_1/U111/Z (NR2)                1.51      59.14 r
  mult_13/FS_1/U109/Z (AO2)                1.18      60.33 f
  mult_13/FS_1/U54/Z (ND2)                 1.57      61.90 r
  mult_13/FS_1/U176/Z (IVA)                0.69      62.59 f
  mult_13/FS_1/U27/Z (IV)                  1.25      63.83 r
  mult_13/FS_1/U100/Z (NR2)                0.58      64.41 f
  mult_13/FS_1/U145/Z (AO7)                1.46      65.86 r
  mult_13/FS_1/U168/Z (ENP)                2.03      67.90 f
  res_reg[26]/D (FD1)                      0.00      67.90 f
  data arrival time                                  67.90

  clock clk (rise edge)                   40.00      40.00
  clock network delay (ideal)              0.00      40.00
  clock uncertainty                       -0.45      39.55
  res_reg[26]/CP (FD1)                     0.00      39.55 r
  library setup time                      -0.80      38.75
  data required time                                 38.75
  -----------------------------------------------------------
  data required time                                 38.75
  data arrival time                                 -67.90
  -----------------------------------------------------------
  slack (VIOLATED)                                  -29.15


  Startpoint: op1[1] (input port clocked by clk)
  Endpoint: res_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.35       1.35 r
  op1[1] (in)                              0.54       1.89 r
  mult_13/U190/Y (IVDAP)                   0.77       2.66 f
  mult_13/U285/Z (NR2P)                    1.76       4.42 r
  mult_13/U269/Z (AN2P)                    1.14       5.56 r
  mult_13/S2_2_9/CO (FA1A)                 3.79       9.36 r
  mult_13/S2_3_9/CO (FA1A)                 4.34      13.69 r
  mult_13/S2_4_9/S (FA1P)                  3.79      17.48 f
  mult_13/S2_5_8/CO (FA1A)                 2.06      19.54 f
  mult_13/S2_6_8/CO (FA1AP)                4.42      23.97 f
  mult_13/S2_7_8/S (FA1P)                  3.79      27.75 f
  mult_13/S2_8_7/CO (FA1A)                 2.06      29.82 f
  mult_13/S2_9_7/CO (FA1AP)                4.42      34.24 f
  mult_13/S2_10_7/S (FA1P)                 4.07      38.31 r
  mult_13/S2_11_6/S (FA1AP)                1.81      40.12 f
  mult_13/U202/Z (ND2)                     1.19      41.31 r
  mult_13/U205/Z (ND3)                     0.90      42.21 f
  mult_13/S2_13_5/CO (FA1A)                4.11      46.32 f
  mult_13/S2_14_5/CO (FA1A)                4.36      50.69 f
  mult_13/S4_5/S (FA1P)                    3.79      54.47 f
  mult_13/S14_20/CO (FA1AP)                2.45      56.92 f
  mult_13/FS_1/U57/Z (OR2P)                2.07      59.00 f
  mult_13/FS_1/U31/Z (ND4P)                1.43      60.43 r
  mult_13/FS_1/U25/Z (IV)                  0.50      60.93 f
  mult_13/FS_1/U23/Z (AN2)                 1.73      62.65 f
  mult_13/FS_1/U140/Z (NR3)                2.23      64.88 r
  mult_13/FS_1/U138/Z (AO7)                0.84      65.73 f
  mult_13/FS_1/U70/Z (ENP)                 2.03      67.76 f
  res_reg[30]/D (FD1)                      0.00      67.76 f
  data arrival time                                  67.76

  clock clk (rise edge)                   40.00      40.00
  clock network delay (ideal)              0.00      40.00
  clock uncertainty                       -0.45      39.55
  res_reg[30]/CP (FD1)                     0.00      39.55 r
  library setup time                      -0.80      38.75
  data required time                                 38.75
  -----------------------------------------------------------
  data required time                                 38.75
  data arrival time                                 -67.76
  -----------------------------------------------------------
  slack (VIOLATED)                                  -29.01


  Startpoint: op1[1] (input port clocked by clk)
  Endpoint: res_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.35       1.35 r
  op1[1] (in)                              0.54       1.89 r
  mult_13/U190/Y (IVDAP)                   0.77       2.66 f
  mult_13/U285/Z (NR2P)                    1.76       4.42 r
  mult_13/U269/Z (AN2P)                    1.14       5.56 r
  mult_13/S2_2_9/CO (FA1A)                 3.79       9.36 r
  mult_13/S2_3_9/CO (FA1A)                 4.34      13.69 r
  mult_13/S2_4_9/S (FA1P)                  3.79      17.48 f
  mult_13/S2_5_8/CO (FA1A)                 2.06      19.54 f
  mult_13/S2_6_8/CO (FA1AP)                4.42      23.97 f
  mult_13/S2_7_8/S (FA1P)                  3.79      27.75 f
  mult_13/S2_8_7/CO (FA1A)                 2.06      29.82 f
  mult_13/S2_9_7/CO (FA1AP)                4.42      34.24 f
  mult_13/S2_10_7/S (FA1P)                 4.07      38.31 r
  mult_13/S2_11_6/S (FA1AP)                1.81      40.12 f
  mult_13/U202/Z (ND2)                     1.19      41.31 r
  mult_13/U205/Z (ND3)                     0.90      42.21 f
  mult_13/S2_13_5/CO (FA1A)                4.11      46.32 f
  mult_13/S2_14_5/CO (FA1A)                4.36      50.69 f
  mult_13/S4_5/S (FA1P)                    3.79      54.47 f
  mult_13/S14_20/CO (FA1AP)                2.45      56.92 f
  mult_13/FS_1/U41/Z (NR2)                 1.99      58.91 r
  mult_13/FS_1/U110/Z (NR2)                0.69      59.60 f
  mult_13/FS_1/U177/Z (AO6P)               1.98      61.58 r
  mult_13/FS_1/U55/Z (ND2)                 0.88      62.46 f
  mult_13/FS_1/U37/Z (ND2)                 1.44      63.91 r
  mult_13/FS_1/U51/Z (ND4)                 1.10      65.01 f
  mult_13/FS_1/U59/Z (ENP)                 2.03      67.04 f
  res_reg[27]/D (FD1)                      0.00      67.04 f
  data arrival time                                  67.04

  clock clk (rise edge)                   40.00      40.00
  clock network delay (ideal)              0.00      40.00
  clock uncertainty                       -0.45      39.55
  res_reg[27]/CP (FD1)                     0.00      39.55 r
  library setup time                      -0.80      38.75
  data required time                                 38.75
  -----------------------------------------------------------
  data required time                                 38.75
  data arrival time                                 -67.04
  -----------------------------------------------------------
  slack (VIOLATED)                                  -28.29


  Startpoint: op1[1] (input port clocked by clk)
  Endpoint: res_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.35       1.35 r
  op1[1] (in)                              0.54       1.89 r
  mult_13/U190/Y (IVDAP)                   0.77       2.66 f
  mult_13/U285/Z (NR2P)                    1.76       4.42 r
  mult_13/U269/Z (AN2P)                    1.14       5.56 r
  mult_13/S2_2_9/CO (FA1A)                 3.79       9.36 r
  mult_13/S2_3_9/CO (FA1A)                 4.34      13.69 r
  mult_13/S2_4_9/S (FA1P)                  3.79      17.48 f
  mult_13/S2_5_8/CO (FA1A)                 2.06      19.54 f
  mult_13/S2_6_8/CO (FA1AP)                4.42      23.97 f
  mult_13/S2_7_8/S (FA1P)                  3.79      27.75 f
  mult_13/S2_8_7/CO (FA1A)                 2.06      29.82 f
  mult_13/S2_9_7/CO (FA1AP)                4.42      34.24 f
  mult_13/S2_10_7/S (FA1P)                 4.07      38.31 r
  mult_13/S2_11_6/S (FA1AP)                1.81      40.12 f
  mult_13/U202/Z (ND2)                     1.19      41.31 r
  mult_13/U205/Z (ND3)                     0.90      42.21 f
  mult_13/S2_13_5/CO (FA1A)                4.11      46.32 f
  mult_13/S2_14_5/CO (FA1A)                4.36      50.69 f
  mult_13/S4_5/S (FA1P)                    3.79      54.47 f
  mult_13/S14_20/CO (FA1AP)                2.45      56.92 f
  mult_13/FS_1/U41/Z (NR2)                 1.99      58.91 r
  mult_13/FS_1/U110/Z (NR2)                0.69      59.60 f
  mult_13/FS_1/U177/Z (AO6P)               1.98      61.58 r
  mult_13/FS_1/U54/Z (ND2)                 0.64      62.22 f
  mult_13/FS_1/U176/Z (IVA)                0.71      62.94 r
  mult_13/FS_1/U27/Z (IV)                  0.50      63.44 f
  mult_13/FS_1/U6/Z (NR2)                  1.51      64.94 r
  mult_13/FS_1/U5/Z (EOP)                  2.03      66.98 f
  res_reg[22]/D (FD1)                      0.00      66.98 f
  data arrival time                                  66.98

  clock clk (rise edge)                   40.00      40.00
  clock network delay (ideal)              0.00      40.00
  clock uncertainty                       -0.45      39.55
  res_reg[22]/CP (FD1)                     0.00      39.55 r
  library setup time                      -0.80      38.75
  data required time                                 38.75
  -----------------------------------------------------------
  data required time                                 38.75
  data arrival time                                 -66.98
  -----------------------------------------------------------
  slack (VIOLATED)                                  -28.23


  Startpoint: op1[1] (input port clocked by clk)
  Endpoint: res_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.35       1.35 r
  op1[1] (in)                              0.54       1.89 r
  mult_13/U190/Y (IVDAP)                   0.77       2.66 f
  mult_13/U285/Z (NR2P)                    1.76       4.42 r
  mult_13/U269/Z (AN2P)                    1.14       5.56 r
  mult_13/S2_2_9/CO (FA1A)                 3.79       9.36 r
  mult_13/S2_3_9/CO (FA1A)                 4.34      13.69 r
  mult_13/S2_4_9/S (FA1P)                  3.79      17.48 f
  mult_13/S2_5_8/CO (FA1A)                 2.06      19.54 f
  mult_13/S2_6_8/CO (FA1AP)                4.42      23.97 f
  mult_13/S2_7_8/S (FA1P)                  3.79      27.75 f
  mult_13/S2_8_7/CO (FA1A)                 2.06      29.82 f
  mult_13/S2_9_7/CO (FA1AP)                4.42      34.24 f
  mult_13/S2_10_7/S (FA1P)                 4.07      38.31 r
  mult_13/S2_11_6/S (FA1AP)                1.81      40.12 f
  mult_13/U202/Z (ND2)                     1.19      41.31 r
  mult_13/U205/Z (ND3)                     0.90      42.21 f
  mult_13/S2_13_5/CO (FA1A)                4.11      46.32 f
  mult_13/S2_14_5/CO (FA1A)                4.36      50.69 f
  mult_13/S4_5/S (FA1P)                    3.79      54.47 f
  mult_13/S14_20/CO (FA1AP)                2.45      56.92 f
  mult_13/FS_1/U41/Z (NR2)                 1.99      58.91 r
  mult_13/FS_1/U110/Z (NR2)                0.69      59.60 f
  mult_13/FS_1/U177/Z (AO6P)               1.98      61.58 r
  mult_13/FS_1/U55/Z (ND2)                 0.88      62.46 f
  mult_13/FS_1/U37/Z (ND2)                 1.44      63.91 r
  mult_13/FS_1/U120/Z (AO3)                0.94      64.84 f
  mult_13/FS_1/U74/Z (ENP)                 2.03      66.88 f
  res_reg[29]/D (FD1)                      0.00      66.88 f
  data arrival time                                  66.88

  clock clk (rise edge)                   40.00      40.00
  clock network delay (ideal)              0.00      40.00
  clock uncertainty                       -0.45      39.55
  res_reg[29]/CP (FD1)                     0.00      39.55 r
  library setup time                      -0.80      38.75
  data required time                                 38.75
  -----------------------------------------------------------
  data required time                                 38.75
  data arrival time                                 -66.88
  -----------------------------------------------------------
  slack (VIOLATED)                                  -28.13


  Startpoint: op1[1] (input port clocked by clk)
  Endpoint: res_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.35       1.35 r
  op1[1] (in)                              0.54       1.89 r
  mult_13/U190/Y (IVDAP)                   0.77       2.66 f
  mult_13/U285/Z (NR2P)                    1.76       4.42 r
  mult_13/U269/Z (AN2P)                    1.14       5.56 r
  mult_13/S2_2_9/CO (FA1A)                 3.79       9.36 r
  mult_13/S2_3_9/CO (FA1A)                 4.34      13.69 r
  mult_13/S2_4_9/S (FA1P)                  3.79      17.48 f
  mult_13/S2_5_8/CO (FA1A)                 2.06      19.54 f
  mult_13/S2_6_8/CO (FA1AP)                4.42      23.97 f
  mult_13/S2_7_8/S (FA1P)                  3.79      27.75 f
  mult_13/S2_8_7/CO (FA1A)                 2.06      29.82 f
  mult_13/S2_9_7/CO (FA1AP)                4.42      34.24 f
  mult_13/S2_10_7/S (FA1P)                 4.07      38.31 r
  mult_13/S2_11_6/S (FA1AP)                1.81      40.12 f
  mult_13/U202/Z (ND2)                     1.19      41.31 r
  mult_13/U205/Z (ND3)                     0.90      42.21 f
  mult_13/S2_13_5/CO (FA1A)                4.11      46.32 f
  mult_13/S2_14_5/CO (FA1A)                4.36      50.69 f
  mult_13/S4_5/S (FA1P)                    3.79      54.47 f
  mult_13/S14_20/CO (FA1AP)                2.45      56.92 f
  mult_13/FS_1/U57/Z (OR2P)                2.07      59.00 f
  mult_13/FS_1/U31/Z (ND4P)                1.43      60.43 r
  mult_13/FS_1/U25/Z (IV)                  0.50      60.93 f
  mult_13/FS_1/U36/Z (AN2)                 1.63      62.56 f
  mult_13/FS_1/U173/Z (NR2P)               1.28      63.84 r
  mult_13/FS_1/U97/Z (ND2)                 0.56      64.40 f
  mult_13/FS_1/U68/Z (ENP)                 2.03      66.43 f
  res_reg[23]/D (FD1)                      0.00      66.43 f
  data arrival time                                  66.43

  clock clk (rise edge)                   40.00      40.00
  clock network delay (ideal)              0.00      40.00
  clock uncertainty                       -0.45      39.55
  res_reg[23]/CP (FD1)                     0.00      39.55 r
  library setup time                      -0.80      38.75
  data required time                                 38.75
  -----------------------------------------------------------
  data required time                                 38.75
  data arrival time                                 -66.43
  -----------------------------------------------------------
  slack (VIOLATED)                                  -27.68


  Startpoint: op2[9] (input port clocked by clk)
  Endpoint: res_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.35       1.35 r
  op2[9] (in)                              0.54       1.89 r
  mult_13/U6/Z (IVDAP)                     2.13       4.02 r
  mult_13/U45/Z (AN2)                      1.43       5.46 r
  mult_13/U46/Z (EOP)                      2.11       7.57 f
  mult_13/S2_2_7/CO (FA1A)                 2.31       9.88 f
  mult_13/S2_3_7/S (FA1P)                  3.94      13.82 f
  mult_13/S2_4_6/CO (FA1)                  2.63      16.45 f
  mult_13/S2_5_6/S (FA1A)                  3.95      20.40 f
  mult_13/S2_6_5/CO (FA1P)                 2.75      23.16 f
  mult_13/S2_7_5/S (FA1AP)                 3.94      27.10 f
  mult_13/S2_8_4/CO (FA1)                  2.76      29.86 f
  mult_13/S2_9_4/CO (FA1A)                 4.36      34.22 f
  mult_13/S2_10_4/S (FA1P)                 3.86      38.09 f
  mult_13/U81/Z (ND2)                      1.19      39.27 r
  mult_13/U22/Z (ND3)                      0.90      40.18 f
  mult_13/S2_12_3/CO (FA1AP)               4.42      44.60 f
  mult_13/S2_13_3/S (FA1P)                 3.86      48.46 f
  mult_13/U121/Z (ND2)                     1.44      49.91 r
  mult_13/U124/Z (ND3P)                    1.07      50.98 f
  mult_13/S4_2/S (FA1P)                    4.20      55.18 r
  mult_13/U23/Z (EOP)                      2.23      57.41 r
  mult_13/FS_1/U180/Z (ND2P)               0.80      58.22 f
  mult_13/FS_1/U20/Z (AN2)                 1.63      59.85 f
  mult_13/FS_1/U22/Z (AO7P)                1.67      61.52 r
  mult_13/FS_1/U2/Z (IVP)                  0.42      61.94 f
  mult_13/FS_1/U179/Z (AO7P)               1.18      63.12 r
  mult_13/FS_1/U178/Z (EOP)                2.03      65.15 f
  res_reg[21]/D (FD1)                      0.00      65.15 f
  data arrival time                                  65.15

  clock clk (rise edge)                   40.00      40.00
  clock network delay (ideal)              0.00      40.00
  clock uncertainty                       -0.45      39.55
  res_reg[21]/CP (FD1)                     0.00      39.55 r
  library setup time                      -0.80      38.75
  data required time                                 38.75
  -----------------------------------------------------------
  data required time                                 38.75
  data arrival time                                 -65.15
  -----------------------------------------------------------
  slack (VIOLATED)                                  -26.40


  Startpoint: op2[9] (input port clocked by clk)
  Endpoint: res_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.35       1.35 r
  op2[9] (in)                              0.54       1.89 r
  mult_13/U6/Z (IVDAP)                     2.13       4.02 r
  mult_13/U45/Z (AN2)                      1.43       5.46 r
  mult_13/U46/Z (EOP)                      2.11       7.57 f
  mult_13/S2_2_7/CO (FA1A)                 2.31       9.88 f
  mult_13/S2_3_7/S (FA1P)                  3.94      13.82 f
  mult_13/S2_4_6/CO (FA1)                  2.63      16.45 f
  mult_13/S2_5_6/S (FA1A)                  3.95      20.40 f
  mult_13/S2_6_5/CO (FA1P)                 2.75      23.16 f
  mult_13/S2_7_5/S (FA1AP)                 3.94      27.10 f
  mult_13/S2_8_4/CO (FA1)                  2.76      29.86 f
  mult_13/S2_9_4/CO (FA1A)                 4.36      34.22 f
  mult_13/S2_10_4/S (FA1P)                 3.86      38.09 f
  mult_13/U81/Z (ND2)                      1.19      39.27 r
  mult_13/U22/Z (ND3)                      0.90      40.18 f
  mult_13/S2_12_3/CO (FA1AP)               4.42      44.60 f
  mult_13/S2_13_3/S (FA1P)                 3.86      48.46 f
  mult_13/U121/Z (ND2)                     1.44      49.91 r
  mult_13/U124/Z (ND3P)                    1.07      50.98 f
  mult_13/S4_2/S (FA1P)                    4.20      55.18 r
  mult_13/U23/Z (EOP)                      2.23      57.41 r
  mult_13/FS_1/U180/Z (ND2P)               0.80      58.22 f
  mult_13/FS_1/U20/Z (AN2)                 1.63      59.85 f
  mult_13/FS_1/U22/Z (AO7P)                1.67      61.52 r
  mult_13/FS_1/U21/Z (ENP)                 2.03      63.55 f
  res_reg[20]/D (FD1)                      0.00      63.55 f
  data arrival time                                  63.55

  clock clk (rise edge)                   40.00      40.00
  clock network delay (ideal)              0.00      40.00
  clock uncertainty                       -0.45      39.55
  res_reg[20]/CP (FD1)                     0.00      39.55 r
  library setup time                      -0.80      38.75
  data required time                                 38.75
  -----------------------------------------------------------
  data required time                                 38.75
  data arrival time                                 -63.55
  -----------------------------------------------------------
  slack (VIOLATED)                                  -24.80


  Startpoint: op2[9] (input port clocked by clk)
  Endpoint: res_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.35       1.35 r
  op2[9] (in)                              0.54       1.89 r
  mult_13/U6/Z (IVDAP)                     2.13       4.02 r
  mult_13/U45/Z (AN2)                      1.43       5.46 r
  mult_13/U46/Z (EOP)                      2.11       7.57 f
  mult_13/S2_2_7/CO (FA1A)                 2.31       9.88 f
  mult_13/S2_3_7/S (FA1P)                  3.94      13.82 f
  mult_13/S2_4_6/CO (FA1)                  2.63      16.45 f
  mult_13/S2_5_6/S (FA1A)                  3.95      20.40 f
  mult_13/S2_6_5/CO (FA1P)                 2.75      23.16 f
  mult_13/S2_7_5/S (FA1AP)                 3.94      27.10 f
  mult_13/S2_8_4/CO (FA1)                  2.76      29.86 f
  mult_13/S2_9_4/CO (FA1A)                 4.36      34.22 f
  mult_13/S2_10_4/S (FA1P)                 4.20      38.43 r
  mult_13/U81/Z (ND2)                      0.40      38.83 f
  mult_13/U22/Z (ND3)                      1.47      40.30 r
  mult_13/S2_12_3/S (FA1AP)                4.20      44.50 r
  mult_13/U215/Z (EOP)                     2.03      46.54 f
  mult_13/U227/Z (EOP)                     2.34      48.88 f
  mult_13/U84/Z (EO3P)                     4.02      52.90 f
  mult_13/S4_0/CO (FA1)                    2.76      55.66 f
  mult_13/U9/Z (AN2P)                      1.89      57.55 f
  mult_13/FS_1/U3/Z (AN2)                  1.73      59.28 f
  mult_13/FS_1/U156/Z (ND2)                1.19      60.47 r
  mult_13/FS_1/U96/Z (ND2)                 0.40      60.87 f
  mult_13/FS_1/U19/Z (ENP)                 2.03      62.90 f
  res_reg[19]/D (FD1)                      0.00      62.90 f
  data arrival time                                  62.90

  clock clk (rise edge)                   40.00      40.00
  clock network delay (ideal)              0.00      40.00
  clock uncertainty                       -0.45      39.55
  res_reg[19]/CP (FD1)                     0.00      39.55 r
  library setup time                      -0.80      38.75
  data required time                                 38.75
  -----------------------------------------------------------
  data required time                                 38.75
  data arrival time                                 -62.90
  -----------------------------------------------------------
  slack (VIOLATED)                                  -24.15


  Startpoint: op2[9] (input port clocked by clk)
  Endpoint: res_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.35       1.35 r
  op2[9] (in)                              0.54       1.89 r
  mult_13/U6/Z (IVDAP)                     2.13       4.02 r
  mult_13/U45/Z (AN2)                      1.43       5.46 r
  mult_13/U268/Z (AN2P)                    1.41       6.86 r
  mult_13/S2_2_8/S (FA1P)                  3.94      10.80 f
  mult_13/S2_3_7/CO (FA1P)                 3.02      13.82 f
  mult_13/S2_4_7/CO (FA1)                  2.90      16.72 f
  mult_13/U35/Z (EOP)                      2.11      18.83 f
  mult_13/U36/Z (EOP)                      2.26      21.10 f
  mult_13/S2_6_6/CO (FA1P)                 3.02      24.12 f
  mult_13/S2_7_6/S (FA1P)                  3.94      28.06 f
  mult_13/S2_8_5/CO (FA1)                  2.90      30.96 f
  mult_13/S2_9_5/S (FA1P)                  3.94      34.90 f
  mult_13/S2_10_4/CO (FA1P)                3.02      37.92 f
  mult_13/S2_11_4/CO (FA1)                 2.90      40.81 f
  mult_13/S2_12_4/S (FA1P)                 3.94      44.75 f
  mult_13/S2_13_3/CO (FA1P)                2.93      47.69 f
  mult_13/S2_14_3/S (FA1)                  4.11      51.80 f
  mult_13/S4_2/CO (FA1P)                   2.84      54.64 f
  mult_13/U252/Z (EOP)                     2.11      56.75 f
  mult_13/FS_1/U152/Z (OR2P)               2.20      58.96 f
  mult_13/FS_1/U155/Z (ND2)                1.44      60.40 r
  mult_13/FS_1/U18/Z (EOP)                 2.03      62.43 f
  res_reg[18]/D (FD1)                      0.00      62.43 f
  data arrival time                                  62.43

  clock clk (rise edge)                   40.00      40.00
  clock network delay (ideal)              0.00      40.00
  clock uncertainty                       -0.45      39.55
  res_reg[18]/CP (FD1)                     0.00      39.55 r
  library setup time                      -0.80      38.75
  data required time                                 38.75
  -----------------------------------------------------------
  data required time                                 38.75
  data arrival time                                 -62.43
  -----------------------------------------------------------
  slack (VIOLATED)                                  -23.68


  Startpoint: op2[9] (input port clocked by clk)
  Endpoint: res_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.35       1.35 r
  op2[9] (in)                              0.54       1.89 r
  mult_13/U6/Z (IVDAP)                     2.13       4.02 r
  mult_13/U45/Z (AN2)                      1.43       5.46 r
  mult_13/U46/Z (EOP)                      2.11       7.57 f
  mult_13/S2_2_7/CO (FA1A)                 2.31       9.88 f
  mult_13/S2_3_7/S (FA1P)                  3.94      13.82 f
  mult_13/S2_4_6/CO (FA1)                  2.63      16.45 f
  mult_13/S2_5_6/S (FA1A)                  3.95      20.40 f
  mult_13/S2_6_5/CO (FA1P)                 2.75      23.16 f
  mult_13/S2_7_5/S (FA1AP)                 3.94      27.10 f
  mult_13/S2_8_4/CO (FA1)                  2.76      29.86 f
  mult_13/S2_9_4/CO (FA1A)                 4.36      34.22 f
  mult_13/S2_10_4/S (FA1P)                 4.20      38.43 r
  mult_13/U81/Z (ND2)                      0.40      38.83 f
  mult_13/U22/Z (ND3)                      1.47      40.30 r
  mult_13/S2_12_3/S (FA1AP)                4.20      44.50 r
  mult_13/U215/Z (EOP)                     2.03      46.54 f
  mult_13/U227/Z (EOP)                     2.34      48.88 f
  mult_13/U84/Z (EO3P)                     4.02      52.90 f
  mult_13/S4_0/CO (FA1)                    2.76      55.66 f
  mult_13/U9/Z (AN2P)                      1.89      57.55 f
  mult_13/FS_1/U108/Z (IV)                 0.98      58.53 r
  mult_13/FS_1/U107/Z (ND2)                0.40      58.93 f
  mult_13/FS_1/U17/Z (AN2P)                1.63      60.56 f
  res_reg[17]/D (FD1)                      0.00      60.56 f
  data arrival time                                  60.56

  clock clk (rise edge)                   40.00      40.00
  clock network delay (ideal)              0.00      40.00
  clock uncertainty                       -0.45      39.55
  res_reg[17]/CP (FD1)                     0.00      39.55 r
  library setup time                      -0.80      38.75
  data required time                                 38.75
  -----------------------------------------------------------
  data required time                                 38.75
  data arrival time                                 -60.56
  -----------------------------------------------------------
  slack (VIOLATED)                                  -21.81


  Startpoint: op2[9] (input port clocked by clk)
  Endpoint: res_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.35       1.35 r
  op2[9] (in)                              0.54       1.89 r
  mult_13/U6/Z (IVDAP)                     2.13       4.02 r
  mult_13/U45/Z (AN2)                      1.43       5.46 r
  mult_13/U46/Z (EOP)                      2.11       7.57 f
  mult_13/S2_2_7/CO (FA1A)                 2.31       9.88 f
  mult_13/S2_3_7/S (FA1P)                  3.94      13.82 f
  mult_13/S2_4_6/CO (FA1)                  2.63      16.45 f
  mult_13/S2_5_6/S (FA1A)                  3.95      20.40 f
  mult_13/S2_6_5/CO (FA1P)                 2.75      23.16 f
  mult_13/S2_7_5/S (FA1AP)                 3.94      27.10 f
  mult_13/S2_8_4/CO (FA1)                  2.76      29.86 f
  mult_13/S2_9_4/CO (FA1A)                 4.36      34.22 f
  mult_13/S2_10_4/S (FA1P)                 4.20      38.43 r
  mult_13/U81/Z (ND2)                      0.40      38.83 f
  mult_13/U22/Z (ND3)                      1.47      40.30 r
  mult_13/S2_12_3/S (FA1AP)                4.20      44.50 r
  mult_13/U215/Z (EOP)                     2.03      46.54 f
  mult_13/U227/Z (EOP)                     2.34      48.88 f
  mult_13/U8/Z (ND2)                       1.44      50.32 r
  mult_13/U86/Z (ND3P)                     1.17      51.49 f
  mult_13/S4_1/S (FA1P)                    4.20      55.69 r
  mult_13/U24/Z (EOP)                      2.03      57.73 f
  res_reg[16]/D (FD1)                      0.00      57.73 f
  data arrival time                                  57.73

  clock clk (rise edge)                   40.00      40.00
  clock network delay (ideal)              0.00      40.00
  clock uncertainty                       -0.45      39.55
  res_reg[16]/CP (FD1)                     0.00      39.55 r
  library setup time                      -0.80      38.75
  data required time                                 38.75
  -----------------------------------------------------------
  data required time                                 38.75
  data arrival time                                 -57.73
  -----------------------------------------------------------
  slack (VIOLATED)                                  -18.98


  Startpoint: op1[0] (input port clocked by clk)
  Endpoint: res_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.35       1.35 f
  op1[0] (in)                              0.19       1.54 f
  mult_13/U158/Z (IVDAP)                   1.53       3.08 f
  mult_13/U152/Y (IVDA)                    1.29       4.36 r
  mult_13/U118/Z (IV)                      0.50       4.86 f
  mult_13/U156/Z (AN2P)                    1.69       6.56 f
  mult_13/U256/Z (AN2P)                    1.69       8.25 f
  mult_13/S2_2_1/CO (FA1A)                 4.24      12.49 f
  mult_13/S2_3_1/CO (FA1A)                 4.24      16.73 f
  mult_13/S2_4_1/CO (FA1A)                 4.49      21.21 f
  mult_13/S2_5_1/CO (FA1)                  3.03      24.25 f
  mult_13/S2_6_1/CO (FA1P)                 3.02      27.27 f
  mult_13/S2_7_1/CO (FA1P)                 3.02      30.29 f
  mult_13/S2_8_1/CO (FA1P)                 3.02      33.31 f
  mult_13/S2_9_1/CO (FA1P)                 3.02      36.33 f
  mult_13/S2_10_1/CO (FA1P)                3.02      39.35 f
  mult_13/S2_11_1/CO (FA1P)                3.02      42.37 f
  mult_13/S2_12_1/S (FA1P)                 3.94      46.31 f
  mult_13/S1_13_0/CO (FA1)                 3.03      49.34 f
  mult_13/S1_14_0/CO (FA1P)                3.02      52.36 f
  mult_13/S4_0/S (FA1)                     3.77      56.13 r
  res_reg[15]/D (FD1)                      0.00      56.13 r
  data arrival time                                  56.13

  clock clk (rise edge)                   40.00      40.00
  clock network delay (ideal)              0.00      40.00
  clock uncertainty                       -0.45      39.55
  res_reg[15]/CP (FD1)                     0.00      39.55 r
  library setup time                      -0.80      38.75
  data required time                                 38.75
  -----------------------------------------------------------
  data required time                                 38.75
  data arrival time                                 -56.13
  -----------------------------------------------------------
  slack (VIOLATED)                                  -17.38


  Startpoint: op1[0] (input port clocked by clk)
  Endpoint: res_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.35       1.35 f
  op1[0] (in)                              0.19       1.54 f
  mult_13/U158/Z (IVDAP)                   1.53       3.08 f
  mult_13/U152/Y (IVDA)                    1.29       4.36 r
  mult_13/U118/Z (IV)                      0.50       4.86 f
  mult_13/U156/Z (AN2P)                    1.69       6.56 f
  mult_13/U256/Z (AN2P)                    1.69       8.25 f
  mult_13/S2_2_1/CO (FA1A)                 4.24      12.49 f
  mult_13/S2_3_1/CO (FA1A)                 4.24      16.73 f
  mult_13/S2_4_1/CO (FA1A)                 4.49      21.21 f
  mult_13/S2_5_1/CO (FA1)                  3.03      24.25 f
  mult_13/S2_6_1/CO (FA1P)                 3.02      27.27 f
  mult_13/S2_7_1/CO (FA1P)                 3.02      30.29 f
  mult_13/S2_8_1/CO (FA1P)                 3.02      33.31 f
  mult_13/S2_9_1/CO (FA1P)                 3.02      36.33 f
  mult_13/S2_10_1/CO (FA1P)                3.02      39.35 f
  mult_13/S2_11_1/CO (FA1P)                3.02      42.37 f
  mult_13/S2_12_1/S (FA1P)                 3.94      46.31 f
  mult_13/S1_13_0/CO (FA1)                 3.03      49.34 f
  mult_13/S1_14_0/S (FA1P)                 3.94      53.28 r
  res_reg[14]/D (FD1)                      0.00      53.28 r
  data arrival time                                  53.28

  clock clk (rise edge)                   40.00      40.00
  clock network delay (ideal)              0.00      40.00
  clock uncertainty                       -0.45      39.55
  res_reg[14]/CP (FD1)                     0.00      39.55 r
  library setup time                      -0.80      38.75
  data required time                                 38.75
  -----------------------------------------------------------
  data required time                                 38.75
  data arrival time                                 -53.28
  -----------------------------------------------------------
  slack (VIOLATED)                                  -14.53


  Startpoint: op1[0] (input port clocked by clk)
  Endpoint: res_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.35       1.35 f
  op1[0] (in)                              0.19       1.54 f
  mult_13/U158/Z (IVDAP)                   1.53       3.08 f
  mult_13/U152/Y (IVDA)                    1.29       4.36 r
  mult_13/U118/Z (IV)                      0.50       4.86 f
  mult_13/U156/Z (AN2P)                    1.69       6.56 f
  mult_13/U256/Z (AN2P)                    1.69       8.25 f
  mult_13/S2_2_1/CO (FA1A)                 4.24      12.49 f
  mult_13/S2_3_1/CO (FA1A)                 4.24      16.73 f
  mult_13/S2_4_1/CO (FA1A)                 4.49      21.21 f
  mult_13/S2_5_1/CO (FA1)                  3.03      24.25 f
  mult_13/S2_6_1/S (FA1P)                  3.94      28.19 f
  mult_13/S1_7_0/CO (FA1P)                 3.02      31.21 f
  mult_13/S1_8_0/CO (FA1P)                 3.02      34.23 f
  mult_13/S1_9_0/CO (FA1P)                 3.02      37.25 f
  mult_13/S1_10_0/CO (FA1)                 3.03      40.28 f
  mult_13/S1_11_0/CO (FA1P)                3.02      43.30 f
  mult_13/S1_12_0/CO (FA1)                 2.90      46.20 f
  mult_13/S1_13_0/S (FA1)                  3.77      49.97 r
  res_reg[13]/D (FD1)                      0.00      49.97 r
  data arrival time                                  49.97

  clock clk (rise edge)                   40.00      40.00
  clock network delay (ideal)              0.00      40.00
  clock uncertainty                       -0.45      39.55
  res_reg[13]/CP (FD1)                     0.00      39.55 r
  library setup time                      -0.80      38.75
  data required time                                 38.75
  -----------------------------------------------------------
  data required time                                 38.75
  data arrival time                                 -49.97
  -----------------------------------------------------------
  slack (VIOLATED)                                  -11.22


  Startpoint: op1[0] (input port clocked by clk)
  Endpoint: res_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.35       1.35 f
  op1[0] (in)                              0.19       1.54 f
  mult_13/U158/Z (IVDAP)                   1.53       3.08 f
  mult_13/U152/Y (IVDA)                    1.29       4.36 r
  mult_13/U118/Z (IV)                      0.50       4.86 f
  mult_13/U156/Z (AN2P)                    1.69       6.56 f
  mult_13/U256/Z (AN2P)                    1.69       8.25 f
  mult_13/S2_2_1/CO (FA1A)                 4.24      12.49 f
  mult_13/S2_3_1/CO (FA1A)                 4.24      16.73 f
  mult_13/S2_4_1/CO (FA1A)                 4.49      21.21 f
  mult_13/S2_5_1/CO (FA1)                  3.03      24.25 f
  mult_13/S2_6_1/S (FA1P)                  3.94      28.19 f
  mult_13/S1_7_0/CO (FA1P)                 3.02      31.21 f
  mult_13/S1_8_0/CO (FA1P)                 3.02      34.23 f
  mult_13/S1_9_0/CO (FA1P)                 3.02      37.25 f
  mult_13/S1_10_0/CO (FA1)                 3.03      40.28 f
  mult_13/S1_11_0/CO (FA1P)                3.02      43.30 f
  mult_13/S1_12_0/S (FA1)                  3.77      47.07 r
  res_reg[12]/D (FD1)                      0.00      47.07 r
  data arrival time                                  47.07

  clock clk (rise edge)                   40.00      40.00
  clock network delay (ideal)              0.00      40.00
  clock uncertainty                       -0.45      39.55
  res_reg[12]/CP (FD1)                     0.00      39.55 r
  library setup time                      -0.80      38.75
  data required time                                 38.75
  -----------------------------------------------------------
  data required time                                 38.75
  data arrival time                                 -47.07
  -----------------------------------------------------------
  slack (VIOLATED)                                   -8.32


  Startpoint: op1[0] (input port clocked by clk)
  Endpoint: res_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.35       1.35 f
  op1[0] (in)                              0.19       1.54 f
  mult_13/U158/Z (IVDAP)                   1.53       3.08 f
  mult_13/U152/Y (IVDA)                    1.29       4.36 r
  mult_13/U118/Z (IV)                      0.50       4.86 f
  mult_13/U156/Z (AN2P)                    1.69       6.56 f
  mult_13/U256/Z (AN2P)                    1.69       8.25 f
  mult_13/S2_2_1/CO (FA1A)                 4.24      12.49 f
  mult_13/S2_3_1/CO (FA1A)                 4.24      16.73 f
  mult_13/S2_4_1/CO (FA1A)                 4.49      21.21 f
  mult_13/S2_5_1/CO (FA1)                  3.03      24.25 f
  mult_13/S2_6_1/S (FA1P)                  3.94      28.19 f
  mult_13/S1_7_0/CO (FA1P)                 3.02      31.21 f
  mult_13/S1_8_0/CO (FA1P)                 3.02      34.23 f
  mult_13/S1_9_0/CO (FA1P)                 3.02      37.25 f
  mult_13/S1_10_0/CO (FA1)                 3.03      40.28 f
  mult_13/S1_11_0/S (FA1P)                 3.94      44.21 r
  res_reg[11]/D (FD1)                      0.00      44.21 r
  data arrival time                                  44.21

  clock clk (rise edge)                   40.00      40.00
  clock network delay (ideal)              0.00      40.00
  clock uncertainty                       -0.45      39.55
  res_reg[11]/CP (FD1)                     0.00      39.55 r
  library setup time                      -0.80      38.75
  data required time                                 38.75
  -----------------------------------------------------------
  data required time                                 38.75
  data arrival time                                 -44.21
  -----------------------------------------------------------
  slack (VIOLATED)                                   -5.46


  Startpoint: op1[0] (input port clocked by clk)
  Endpoint: res_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.35       1.35 f
  op1[0] (in)                              0.19       1.54 f
  mult_13/U158/Z (IVDAP)                   1.53       3.08 f
  mult_13/U152/Y (IVDA)                    1.29       4.36 r
  mult_13/U118/Z (IV)                      0.50       4.86 f
  mult_13/U156/Z (AN2P)                    1.69       6.56 f
  mult_13/U256/Z (AN2P)                    1.69       8.25 f
  mult_13/S2_2_1/CO (FA1A)                 4.24      12.49 f
  mult_13/S2_3_1/CO (FA1A)                 4.24      16.73 f
  mult_13/S2_4_1/CO (FA1A)                 4.49      21.21 f
  mult_13/S2_5_1/CO (FA1)                  3.03      24.25 f
  mult_13/S2_6_1/S (FA1P)                  3.94      28.19 f
  mult_13/S1_7_0/CO (FA1P)                 3.02      31.21 f
  mult_13/S1_8_0/CO (FA1P)                 3.02      34.23 f
  mult_13/S1_9_0/CO (FA1P)                 3.02      37.25 f
  mult_13/S1_10_0/S (FA1)                  3.77      41.02 r
  res_reg[10]/D (FD1)                      0.00      41.02 r
  data arrival time                                  41.02

  clock clk (rise edge)                   40.00      40.00
  clock network delay (ideal)              0.00      40.00
  clock uncertainty                       -0.45      39.55
  res_reg[10]/CP (FD1)                     0.00      39.55 r
  library setup time                      -0.80      38.75
  data required time                                 38.75
  -----------------------------------------------------------
  data required time                                 38.75
  data arrival time                                 -41.02
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.27


  Startpoint: op2[0] (input port clocked by clk)
  Endpoint: res_reg[0] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.35       1.35 f
  op2[0] (in)                              0.39       1.74 f
  mult_13/U314/Z1 (B3IP)                   0.81       2.55 r
  mult_13/U235/Z (NR2)                     0.58       3.12 f
  res_reg[0]/D (FD1)                       0.00       3.12 f
  data arrival time                                   3.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  res_reg[0]/CP (FD1)                      0.00      20.00 r
  library hold time                        0.40      20.40
  data required time                                 20.40
  -----------------------------------------------------------
  data required time                                 20.40
  data arrival time                                  -3.12
  -----------------------------------------------------------
  slack (VIOLATED)                                  -17.28


  Startpoint: op2[1] (input port clocked by clk)
  Endpoint: res_reg[1] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.35       1.35 f
  op2[1] (in)                              0.39       1.74 f
  mult_13/U389/Z2 (B3IP)                   1.44       3.18 f
  mult_13/U306/Z (AN2)                     1.63       4.81 f
  mult_13/U231/Z (EO)                      1.74       6.55 r
  res_reg[1]/D (FD1)                       0.00       6.55 r
  data arrival time                                   6.55

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  res_reg[1]/CP (FD1)                      0.00      20.00 r
  library hold time                        0.40      20.40
  data required time                                 20.40
  -----------------------------------------------------------
  data required time                                 20.40
  data arrival time                                  -6.55
  -----------------------------------------------------------
  slack (VIOLATED)                                  -13.85


  Startpoint: op1[15] (input port clocked by clk)
  Endpoint: res_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.35       1.35 f
  op1[15] (in)                             1.56       2.91 f
  mult_13/U527/Z (AN2P)                    1.76       4.67 f
  mult_13/U240/Z (AN2P)                    1.69       6.36 f
  mult_13/FS_1/U81/Z (EOP)                 1.70       8.06 r
  res_reg[31]/D (FD1)                      0.00       8.06 r
  data arrival time                                   8.06

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  res_reg[31]/CP (FD1)                     0.00      20.00 r
  library hold time                        0.40      20.40
  data required time                                 20.40
  -----------------------------------------------------------
  data required time                                 20.40
  data arrival time                                  -8.06
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.34


  Startpoint: op2[0] (input port clocked by clk)
  Endpoint: res_reg[6] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.35       1.35 f
  op2[0] (in)                              0.39       1.74 f
  mult_13/U314/Z2 (B3IP)                   1.41       3.15 f
  mult_13/U426/Z (AN2P)                    1.63       4.78 f
  mult_13/S1_6_0/S (FA1A)                  3.59       8.37 f
  res_reg[6]/D (FD1)                       0.00       8.37 f
  data arrival time                                   8.37

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  res_reg[6]/CP (FD1)                      0.00      20.00 r
  library hold time                        0.40      20.40
  data required time                                 20.40
  -----------------------------------------------------------
  data required time                                 20.40
  data arrival time                                  -8.37
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.03


  Startpoint: op2[0] (input port clocked by clk)
  Endpoint: res_reg[4] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.35       1.35 f
  op2[0] (in)                              0.39       1.74 f
  mult_13/U314/Z2 (B3IP)                   1.41       3.15 f
  mult_13/U415/Z (AN2P)                    1.63       4.78 f
  mult_13/S1_4_0/S (FA1A)                  3.59       8.37 f
  res_reg[4]/D (FD1)                       0.00       8.37 f
  data arrival time                                   8.37

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  res_reg[4]/CP (FD1)                      0.00      20.00 r
  library hold time                        0.40      20.40
  data required time                                 20.40
  -----------------------------------------------------------
  data required time                                 20.40
  data arrival time                                  -8.37
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.03


  Startpoint: op2[0] (input port clocked by clk)
  Endpoint: res_reg[3] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.35       1.35 f
  op2[0] (in)                              0.39       1.74 f
  mult_13/U314/Z2 (B3IP)                   1.41       3.15 f
  mult_13/U411/Z (AN2P)                    1.63       4.78 f
  mult_13/S1_3_0/S (FA1A)                  3.59       8.37 f
  res_reg[3]/D (FD1)                       0.00       8.37 f
  data arrival time                                   8.37

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  res_reg[3]/CP (FD1)                      0.00      20.00 r
  library hold time                        0.40      20.40
  data required time                                 20.40
  -----------------------------------------------------------
  data required time                                 20.40
  data arrival time                                  -8.37
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.03


  Startpoint: op2[0] (input port clocked by clk)
  Endpoint: res_reg[2] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.35       1.35 f
  op2[0] (in)                              0.39       1.74 f
  mult_13/U314/Z2 (B3IP)                   1.41       3.15 f
  mult_13/U408/Z (AN2P)                    1.63       4.78 f
  mult_13/S1_2_0/S (FA1A)                  3.59       8.37 f
  res_reg[2]/D (FD1)                       0.00       8.37 f
  data arrival time                                   8.37

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  res_reg[2]/CP (FD1)                      0.00      20.00 r
  library hold time                        0.40      20.40
  data required time                                 20.40
  -----------------------------------------------------------
  data required time                                 20.40
  data arrival time                                  -8.37
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.03


  Startpoint: op1[14] (input port clocked by clk)
  Endpoint: res_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.35       1.35 f
  op1[14] (in)                             1.56       2.91 f
  mult_13/U510/Z (AN2P)                    1.76       4.67 f
  mult_13/S1_14_0/S (FA1P)                 3.71       8.38 f
  res_reg[14]/D (FD1)                      0.00       8.38 f
  data arrival time                                   8.38

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  res_reg[14]/CP (FD1)                     0.00      20.00 r
  library hold time                        0.40      20.40
  data required time                                 20.40
  -----------------------------------------------------------
  data required time                                 20.40
  data arrival time                                  -8.38
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.02


  Startpoint: op1[15] (input port clocked by clk)
  Endpoint: res_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.35       1.35 f
  op1[15] (in)                             1.56       2.91 f
  mult_13/U526/Z (AN2P)                    1.76       4.67 f
  mult_13/S4_0/S (FA1)                     3.74       8.41 f
  res_reg[15]/D (FD1)                      0.00       8.41 f
  data arrival time                                   8.41

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  res_reg[15]/CP (FD1)                     0.00      20.00 r
  library hold time                        0.40      20.40
  data required time                                 20.40
  -----------------------------------------------------------
  data required time                                 20.40
  data arrival time                                  -8.41
  -----------------------------------------------------------
  slack (VIOLATED)                                  -11.99


  Startpoint: op1[12] (input port clocked by clk)
  Endpoint: res_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.35       1.35 f
  op1[12] (in)                             1.56       2.91 f
  mult_13/U478/Z (AN2P)                    1.76       4.67 f
  mult_13/S1_12_0/S (FA1)                  3.74       8.41 f
  res_reg[12]/D (FD1)                      0.00       8.41 f
  data arrival time                                   8.41

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  res_reg[12]/CP (FD1)                     0.00      20.00 r
  library hold time                        0.40      20.40
  data required time                                 20.40
  -----------------------------------------------------------
  data required time                                 20.40
  data arrival time                                  -8.41
  -----------------------------------------------------------
  slack (VIOLATED)                                  -11.99


  Startpoint: op1[13] (input port clocked by clk)
  Endpoint: res_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.35       1.35 f
  op1[13] (in)                             1.56       2.91 f
  mult_13/U494/Z (AN2P)                    1.82       4.73 f
  mult_13/S1_13_0/S (FA1)                  3.74       8.47 f
  res_reg[13]/D (FD1)                      0.00       8.47 f
  data arrival time                                   8.47

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  res_reg[13]/CP (FD1)                     0.00      20.00 r
  library hold time                        0.40      20.40
  data required time                                 20.40
  -----------------------------------------------------------
  data required time                                 20.40
  data arrival time                                  -8.47
  -----------------------------------------------------------
  slack (VIOLATED)                                  -11.93


  Startpoint: op2[0] (input port clocked by clk)
  Endpoint: res_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.35       1.35 f
  op2[0] (in)                              0.39       1.74 f
  mult_13/U314/Z2 (B3IP)                   1.41       3.15 f
  mult_13/U463/Z (AN2P)                    1.76       4.91 f
  mult_13/S1_11_0/S (FA1P)                 3.71       8.62 f
  res_reg[11]/D (FD1)                      0.00       8.62 f
  data arrival time                                   8.62

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  res_reg[11]/CP (FD1)                     0.00      20.00 r
  library hold time                        0.40      20.40
  data required time                                 20.40
  -----------------------------------------------------------
  data required time                                 20.40
  data arrival time                                  -8.62
  -----------------------------------------------------------
  slack (VIOLATED)                                  -11.78


  Startpoint: op2[0] (input port clocked by clk)
  Endpoint: res_reg[9] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.35       1.35 f
  op2[0] (in)                              0.39       1.74 f
  mult_13/U314/Z2 (B3IP)                   1.41       3.15 f
  mult_13/U445/Z (AN2P)                    1.76       4.91 f
  mult_13/S1_9_0/S (FA1P)                  3.71       8.62 f
  res_reg[9]/D (FD1)                       0.00       8.62 f
  data arrival time                                   8.62

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  res_reg[9]/CP (FD1)                      0.00      20.00 r
  library hold time                        0.40      20.40
  data required time                                 20.40
  -----------------------------------------------------------
  data required time                                 20.40
  data arrival time                                  -8.62
  -----------------------------------------------------------
  slack (VIOLATED)                                  -11.78


  Startpoint: op2[0] (input port clocked by clk)
  Endpoint: res_reg[8] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.35       1.35 f
  op2[0] (in)                              0.39       1.74 f
  mult_13/U314/Z2 (B3IP)                   1.41       3.15 f
  mult_13/U438/Z (AN2P)                    1.76       4.91 f
  mult_13/S1_8_0/S (FA1P)                  3.71       8.62 f
  res_reg[8]/D (FD1)                       0.00       8.62 f
  data arrival time                                   8.62

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  res_reg[8]/CP (FD1)                      0.00      20.00 r
  library hold time                        0.40      20.40
  data required time                                 20.40
  -----------------------------------------------------------
  data required time                                 20.40
  data arrival time                                  -8.62
  -----------------------------------------------------------
  slack (VIOLATED)                                  -11.78


  Startpoint: op2[0] (input port clocked by clk)
  Endpoint: res_reg[7] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.35       1.35 f
  op2[0] (in)                              0.39       1.74 f
  mult_13/U314/Z2 (B3IP)                   1.41       3.15 f
  mult_13/U432/Z (AN2P)                    1.76       4.91 f
  mult_13/S1_7_0/S (FA1P)                  3.71       8.62 f
  res_reg[7]/D (FD1)                       0.00       8.62 f
  data arrival time                                   8.62

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  res_reg[7]/CP (FD1)                      0.00      20.00 r
  library hold time                        0.40      20.40
  data required time                                 20.40
  -----------------------------------------------------------
  data required time                                 20.40
  data arrival time                                  -8.62
  -----------------------------------------------------------
  slack (VIOLATED)                                  -11.78


  Startpoint: op2[0] (input port clocked by clk)
  Endpoint: res_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.35       1.35 f
  op2[0] (in)                              0.39       1.74 f
  mult_13/U314/Z2 (B3IP)                   1.41       3.15 f
  mult_13/U454/Z (AN2P)                    1.76       4.91 f
  mult_13/S1_10_0/S (FA1)                  3.74       8.65 f
  res_reg[10]/D (FD1)                      0.00       8.65 f
  data arrival time                                   8.65

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  res_reg[10]/CP (FD1)                     0.00      20.00 r
  library hold time                        0.40      20.40
  data required time                                 20.40
  -----------------------------------------------------------
  data required time                                 20.40
  data arrival time                                  -8.65
  -----------------------------------------------------------
  slack (VIOLATED)                                  -11.75


  Startpoint: op2[0] (input port clocked by clk)
  Endpoint: res_reg[5] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.35       1.35 f
  op2[0] (in)                              0.39       1.74 f
  mult_13/U314/Z2 (B3IP)                   1.41       3.15 f
  mult_13/U421/Z (AN2P)                    1.76       4.91 f
  mult_13/S1_5_0/S (FA1)                   3.74       8.65 f
  res_reg[5]/D (FD1)                       0.00       8.65 f
  data arrival time                                   8.65

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  res_reg[5]/CP (FD1)                      0.00      20.00 r
  library hold time                        0.40      20.40
  data required time                                 20.40
  -----------------------------------------------------------
  data required time                                 20.40
  data arrival time                                  -8.65
  -----------------------------------------------------------
  slack (VIOLATED)                                  -11.75


  Startpoint: op1[15] (input port clocked by clk)
  Endpoint: res_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.35       1.35 f
  op1[15] (in)                             1.56       2.91 f
  mult_13/U526/Z (AN2P)                    1.76       4.67 f
  mult_13/S4_0/CO (FA1)                    2.76       7.43 f
  mult_13/U24/Z (EOP)                      1.70       9.13 r
  res_reg[16]/D (FD1)                      0.00       9.13 r
  data arrival time                                   9.13

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  res_reg[16]/CP (FD1)                     0.00      20.00 r
  library hold time                        0.40      20.40
  data required time                                 20.40
  -----------------------------------------------------------
  data required time                                 20.40
  data arrival time                                  -9.13
  -----------------------------------------------------------
  slack (VIOLATED)                                  -11.27


  Startpoint: op1[15] (input port clocked by clk)
  Endpoint: res_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.35       1.35 f
  op1[15] (in)                             1.56       2.91 f
  mult_13/U527/Z (AN2P)                    1.76       4.67 f
  mult_13/U241/Z (EOP)                     1.97       6.64 r
  mult_13/FS_1/U79/Z (OR2P)                1.34       7.98 r
  mult_13/FS_1/U89/Z (ND2)                 0.56       8.54 f
  mult_13/FS_1/U70/Z (ENP)                 1.70      10.24 r
  res_reg[30]/D (FD1)                      0.00      10.24 r
  data arrival time                                  10.24

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  res_reg[30]/CP (FD1)                     0.00      20.00 r
  library hold time                        0.40      20.40
  data required time                                 20.40
  -----------------------------------------------------------
  data required time                                 20.40
  data arrival time                                 -10.24
  -----------------------------------------------------------
  slack (VIOLATED)                                  -10.16


  Startpoint: op2[0] (input port clocked by clk)
  Endpoint: res_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.35       1.35 r
  op2[0] (in)                              1.09       2.44 r
  mult_13/U314/Z2 (B3IP)                   1.58       4.01 r
  mult_13/U526/Z (AN2P)                    1.41       5.42 r
  mult_13/S4_0/CO (FA1)                    2.02       7.44 r
  mult_13/U9/Z (AN2P)                      1.68       9.11 r
  mult_13/FS_1/U4/Z (ND2)                  0.56       9.67 f
  mult_13/FS_1/U18/Z (EOP)                 1.70      11.37 r
  res_reg[18]/D (FD1)                      0.00      11.37 r
  data arrival time                                  11.37

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  res_reg[18]/CP (FD1)                     0.00      20.00 r
  library hold time                        0.40      20.40
  data required time                                 20.40
  -----------------------------------------------------------
  data required time                                 20.40
  data arrival time                                 -11.37
  -----------------------------------------------------------
  slack (VIOLATED)                                   -9.03


  Startpoint: op2[0] (input port clocked by clk)
  Endpoint: res_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.35       1.35 r
  op2[0] (in)                              1.09       2.44 r
  mult_13/U314/Z2 (B3IP)                   1.58       4.01 r
  mult_13/U526/Z (AN2P)                    1.41       5.42 r
  mult_13/S4_0/CO (FA1)                    2.02       7.44 r
  mult_13/U9/Z (AN2P)                      1.68       9.11 r
  mult_13/FS_1/U180/Z (ND2P)               0.80       9.92 f
  mult_13/FS_1/U17/Z (AN2P)                1.63      11.55 f
  res_reg[17]/D (FD1)                      0.00      11.55 f
  data arrival time                                  11.55

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  res_reg[17]/CP (FD1)                     0.00      20.00 r
  library hold time                        0.40      20.40
  data required time                                 20.40
  -----------------------------------------------------------
  data required time                                 20.40
  data arrival time                                 -11.55
  -----------------------------------------------------------
  slack (VIOLATED)                                   -8.85


  Startpoint: op1[14] (input port clocked by clk)
  Endpoint: res_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.35       1.35 f
  op1[14] (in)                             1.56       2.91 f
  mult_13/U512/Z (AN2P)                    1.69       4.60 f
  mult_13/S5_14/S (FA1AP)                  1.81       6.42 f
  mult_13/U264/Z (EOP)                     1.83       8.25 r
  mult_13/FS_1/U78/Z (OR2P)                1.28       9.53 r
  mult_13/FS_1/U91/Z (ND2)                 0.56      10.09 f
  mult_13/FS_1/U74/Z (ENP)                 1.70      11.79 r
  res_reg[29]/D (FD1)                      0.00      11.79 r
  data arrival time                                  11.79

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  res_reg[29]/CP (FD1)                     0.00      20.00 r
  library hold time                        0.40      20.40
  data required time                                 20.40
  -----------------------------------------------------------
  data required time                                 20.40
  data arrival time                                 -11.79
  -----------------------------------------------------------
  slack (VIOLATED)                                   -8.61


  Startpoint: op2[8] (input port clocked by clk)
  Endpoint: res_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.35       1.35 r
  op2[8] (in)                              0.54       1.89 r
  mult_13/U28/Y (IVDAP)                    0.62       2.52 f
  mult_13/U27/Z (IVP)                      1.40       3.92 r
  mult_13/U518/Z (AN2P)                    1.54       5.46 r
  mult_13/S4_8/CO (FA1P)                   1.83       7.29 r
  mult_13/U236/Z (AN2P)                    1.41       8.70 r
  mult_13/FS_1/U52/Z (ND2P)                0.47       9.17 f
  mult_13/FS_1/U144/Z (ND2)                1.44      10.61 r
  mult_13/FS_1/U71/Z (EOP)                 1.70      12.31 r
  res_reg[25]/D (FD1)                      0.00      12.31 r
  data arrival time                                  12.31

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  res_reg[25]/CP (FD1)                     0.00      20.00 r
  library hold time                        0.40      20.40
  data required time                                 20.40
  -----------------------------------------------------------
  data required time                                 20.40
  data arrival time                                 -12.31
  -----------------------------------------------------------
  slack (VIOLATED)                                   -8.09


  Startpoint: op2[1] (input port clocked by clk)
  Endpoint: res_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.35       1.35 r
  op2[1] (in)                              1.09       2.44 r
  mult_13/U389/Z2 (B3IP)                   1.64       4.08 r
  mult_13/U525/Z (AN2P)                    1.41       5.48 r
  mult_13/S4_1/CO (FA1P)                   1.83       7.32 r
  mult_13/U146/Z (AN2)                     1.43       8.75 r
  mult_13/FS_1/U103/Z (ND2)                0.88       9.63 f
  mult_13/FS_1/U96/Z (ND2)                 1.19      10.82 r
  mult_13/FS_1/U19/Z (ENP)                 1.70      12.52 r
  res_reg[19]/D (FD1)                      0.00      12.52 r
  data arrival time                                  12.52

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  res_reg[19]/CP (FD1)                     0.00      20.00 r
  library hold time                        0.40      20.40
  data required time                                 20.40
  -----------------------------------------------------------
  data required time                                 20.40
  data arrival time                                 -12.52
  -----------------------------------------------------------
  slack (VIOLATED)                                   -7.88


  Startpoint: op2[10] (input port clocked by clk)
  Endpoint: res_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.35       1.35 r
  op2[10] (in)                             0.54       1.89 r
  mult_13/U276/Y (IVDAP)                   0.66       2.55 f
  mult_13/U279/Z (IVA)                     1.12       3.67 r
  mult_13/U516/Z (AN2P)                    1.41       5.08 r
  mult_13/S4_10/CO (FA1)                   2.02       7.09 r
  mult_13/U261/Z (AN2P)                    1.54       8.64 r
  mult_13/FS_1/U105/Z (ND2)                1.04       9.67 f
  mult_13/FS_1/U32/Z (AO7P)                1.18      10.85 r
  mult_13/FS_1/U73/Z (ENP)                 1.70      12.55 r
  res_reg[28]/D (FD1)                      0.00      12.55 r
  data arrival time                                  12.55

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  res_reg[28]/CP (FD1)                     0.00      20.00 r
  library hold time                        0.40      20.40
  data required time                                 20.40
  -----------------------------------------------------------
  data required time                                 20.40
  data arrival time                                 -12.55
  -----------------------------------------------------------
  slack (VIOLATED)                                   -7.85


  Startpoint: op2[10] (input port clocked by clk)
  Endpoint: res_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.35       1.35 r
  op2[10] (in)                             0.54       1.89 r
  mult_13/U276/Y (IVDAP)                   0.66       2.55 f
  mult_13/U279/Z (IVA)                     1.12       3.67 r
  mult_13/U516/Z (AN2P)                    1.41       5.08 r
  mult_13/S4_10/CO (FA1)                   2.02       7.09 r
  mult_13/U262/Z (EOP)                     1.97       9.06 r
  mult_13/FS_1/U135/Z (OR2P)               1.47      10.53 r
  mult_13/FS_1/U99/Z (ND2)                 0.56      11.09 f
  mult_13/FS_1/U168/Z (ENP)                1.70      12.79 r
  res_reg[26]/D (FD1)                      0.00      12.79 r
  data arrival time                                  12.79

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  res_reg[26]/CP (FD1)                     0.00      20.00 r
  library hold time                        0.40      20.40
  data required time                                 20.40
  -----------------------------------------------------------
  data required time                                 20.40
  data arrival time                                 -12.79
  -----------------------------------------------------------
  slack (VIOLATED)                                   -7.61


  Startpoint: op2[10] (input port clocked by clk)
  Endpoint: res_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.35       1.35 r
  op2[10] (in)                             0.54       1.89 r
  mult_13/U276/Y (IVDAP)                   0.66       2.55 f
  mult_13/U279/Z (IVA)                     1.12       3.67 r
  mult_13/U516/Z (AN2P)                    1.41       5.08 r
  mult_13/S4_10/CO (FA1)                   2.02       7.09 r
  mult_13/U261/Z (AN2P)                    1.54       8.64 r
  mult_13/FS_1/U105/Z (ND2)                1.04       9.67 f
  mult_13/FS_1/U92/Z (ND2)                 1.44      11.12 r
  mult_13/FS_1/U59/Z (ENP)                 1.70      12.82 r
  res_reg[27]/D (FD1)                      0.00      12.82 r
  data arrival time                                  12.82

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  res_reg[27]/CP (FD1)                     0.00      20.00 r
  library hold time                        0.40      20.40
  data required time                                 20.40
  -----------------------------------------------------------
  data required time                                 20.40
  data arrival time                                 -12.82
  -----------------------------------------------------------
  slack (VIOLATED)                                   -7.58


  Startpoint: op2[5] (input port clocked by clk)
  Endpoint: res_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.35       1.35 r
  op2[5] (in)                              1.09       2.44 r
  mult_13/U368/Z2 (B3IP)                   1.64       4.08 r
  mult_13/U521/Z (AN2P)                    1.54       5.62 r
  mult_13/S4_5/CO (FA1P)                   1.97       7.58 r
  mult_13/U254/Z (AN2P)                    1.54       9.13 r
  mult_13/FS_1/U153/Z (OR2P)               1.53      10.65 r
  mult_13/FS_1/U94/Z (ND2)                 0.56      11.21 f
  mult_13/FS_1/U5/Z (EOP)                  1.70      12.91 r
  res_reg[22]/D (FD1)                      0.00      12.91 r
  data arrival time                                  12.91

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  res_reg[22]/CP (FD1)                     0.00      20.00 r
  library hold time                        0.40      20.40
  data required time                                 20.40
  -----------------------------------------------------------
  data required time                                 20.40
  data arrival time                                 -12.91
  -----------------------------------------------------------
  slack (VIOLATED)                                   -7.49


  Startpoint: op2[8] (input port clocked by clk)
  Endpoint: res_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.35       1.35 r
  op2[8] (in)                              0.54       1.89 r
  mult_13/U28/Y (IVDAP)                    0.62       2.52 f
  mult_13/U27/Z (IVP)                      1.40       3.92 r
  mult_13/U518/Z (AN2P)                    1.54       5.46 r
  mult_13/S4_8/CO (FA1P)                   1.83       7.29 r
  mult_13/U237/Z (EOP)                     1.97       9.26 r
  mult_13/FS_1/U143/Z (ND2)                0.72       9.98 f
  mult_13/FS_1/U88/Z (ND2)                 1.44      11.42 r
  mult_13/FS_1/U87/Z (ENP)                 1.70      13.12 r
  res_reg[24]/D (FD1)                      0.00      13.12 r
  data arrival time                                  13.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  res_reg[24]/CP (FD1)                     0.00      20.00 r
  library hold time                        0.40      20.40
  data required time                                 20.40
  -----------------------------------------------------------
  data required time                                 20.40
  data arrival time                                 -13.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -7.28


  Startpoint: op2[2] (input port clocked by clk)
  Endpoint: res_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.35       1.35 r
  op2[2] (in)                              1.09       2.44 r
  mult_13/U390/Z2 (B3IP)                   1.64       4.08 r
  mult_13/U524/Z (AN2P)                    1.54       5.62 r
  mult_13/S4_2/CO (FA1P)                   1.83       7.45 r
  mult_13/U251/Z (AN2P)                    1.68       9.13 r
  mult_13/FS_1/U126/Z (ND2)                0.72       9.85 f
  mult_13/FS_1/U22/Z (AO7P)                1.67      11.52 r
  mult_13/FS_1/U21/Z (ENP)                 1.70      13.22 r
  res_reg[20]/D (FD1)                      0.00      13.22 r
  data arrival time                                  13.22

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  res_reg[20]/CP (FD1)                     0.00      20.00 r
  library hold time                        0.40      20.40
  data required time                                 20.40
  -----------------------------------------------------------
  data required time                                 20.40
  data arrival time                                 -13.22
  -----------------------------------------------------------
  slack (VIOLATED)                                   -7.18


  Startpoint: op2[5] (input port clocked by clk)
  Endpoint: res_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.35       1.35 r
  op2[5] (in)                              1.09       2.44 r
  mult_13/U368/Z2 (B3IP)                   1.64       4.08 r
  mult_13/U521/Z (AN2P)                    1.54       5.62 r
  mult_13/S4_5/CO (FA1P)                   1.97       7.58 r
  mult_13/U255/Z (EOP)                     2.10       9.68 r
  mult_13/FS_1/U15/Z (AN2)                 1.70      11.39 r
  mult_13/FS_1/U40/Z (NR2)                 0.69      12.07 f
  mult_13/FS_1/U178/Z (EOP)                1.70      13.77 r
  res_reg[21]/D (FD1)                      0.00      13.77 r
  data arrival time                                  13.77

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  res_reg[21]/CP (FD1)                     0.00      20.00 r
  library hold time                        0.40      20.40
  data required time                                 20.40
  -----------------------------------------------------------
  data required time                                 20.40
  data arrival time                                 -13.77
  -----------------------------------------------------------
  slack (VIOLATED)                                   -6.63


  Startpoint: op1[15] (input port clocked by clk)
  Endpoint: res_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     1.35       1.35 f
  op1[15] (in)                             1.56       2.91 f
  mult_13/U519/Z (AN2P)                    1.63       4.54 f
  mult_13/S4_7/S (FA1AP)                   4.20       8.74 r
  mult_13/U249/Z (AN2P)                    1.68      10.42 r
  mult_13/FS_1/U62/Z (OR2)                 1.25      11.66 r
  mult_13/FS_1/U116/Z (ND2)                0.56      12.22 f
  mult_13/FS_1/U68/Z (ENP)                 1.70      13.92 r
  res_reg[23]/D (FD1)                      0.00      13.92 r
  data arrival time                                  13.92

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  res_reg[23]/CP (FD1)                     0.00      20.00 r
  library hold time                        0.40      20.40
  data required time                                 20.40
  -----------------------------------------------------------
  data required time                                 20.40
  data arrival time                                 -13.92
  -----------------------------------------------------------
  slack (VIOLATED)                                   -6.48


    Design: Multiply16x16

    max_area               0.00
  - Current Area        3449.00
  ------------------------------
    Slack              -3449.00  (VIOLATED)


1
 
****************************************
Report : timing
        -path end
        -delay max
Design : Multiply16x16
Version: K-2015.06
Date   : Wed Sep 16 15:14:59 2020
****************************************

Operating Conditions: WCCOM   Library: lsi_10k
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
res_reg[24]/D (FD1)                68.02 f           38.75       -29.27
res_reg[28]/D (FD1)                68.01 f           38.75       -29.26
res_reg[25]/D (FD1)                67.96 f           38.75       -29.21
res_reg[31]/D (FD1)                67.94 f           38.75       -29.19
res_reg[26]/D (FD1)                67.90 f           38.75       -29.15
res_reg[30]/D (FD1)                67.76 f           38.75       -29.01
res_reg[27]/D (FD1)                67.04 f           38.75       -28.29
res_reg[22]/D (FD1)                66.98 f           38.75       -28.23
res_reg[29]/D (FD1)                66.88 f           38.75       -28.13
res_reg[23]/D (FD1)                66.43 f           38.75       -27.68
res_reg[21]/D (FD1)                65.15 f           38.75       -26.40
res_reg[20]/D (FD1)                63.55 f           38.75       -24.80
res_reg[19]/D (FD1)                62.90 f           38.75       -24.15
res_reg[18]/D (FD1)                62.43 f           38.75       -23.68
res_reg[17]/D (FD1)                60.56 f           38.75       -21.81
res_reg[16]/D (FD1)                57.73 f           38.75       -18.98
res_reg[15]/D (FD1)                56.13 r           38.75       -17.38
res_reg[14]/D (FD1)                53.28 r           38.75       -14.53
res_reg[13]/D (FD1)                49.97 r           38.75       -11.22
res_reg[12]/D (FD1)                47.07 r           38.75        -8.32
res_reg[11]/D (FD1)                44.21 r           38.75        -5.46
res_reg[10]/D (FD1)                41.02 r           38.75        -2.27
res_reg[9]/D (FD1)                 38.16 r           38.75         0.59
res_reg[8]/D (FD1)                 35.14 r           38.75         3.61
res_reg[7]/D (FD1)                 32.08 r           38.75         6.67
res_reg[6]/D (FD1)                 27.52 r           38.75        11.23
res_reg[5]/D (FD1)                 24.59 r           38.75        14.16
res[31] (out)                       2.77 f           18.05        15.28
res[30] (out)                       2.77 f           18.05        15.28
res[29] (out)                       2.77 f           18.05        15.28
res[28] (out)                       2.77 f           18.05        15.28
res[27] (out)                       2.77 f           18.05        15.28
res[26] (out)                       2.77 f           18.05        15.28
res[25] (out)                       2.77 f           18.05        15.28
res[24] (out)                       2.77 f           18.05        15.28
res[23] (out)                       2.77 f           18.05        15.28
res[22] (out)                       2.77 f           18.05        15.28
res[21] (out)                       2.77 f           18.05        15.28
res[20] (out)                       2.77 f           18.05        15.28
res[19] (out)                       2.77 f           18.05        15.28
res[18] (out)                       2.77 f           18.05        15.28
res[17] (out)                       2.77 f           18.05        15.28
res[16] (out)                       2.77 f           18.05        15.28
res[15] (out)                       2.77 f           18.05        15.28
res[14] (out)                       2.77 f           18.05        15.28
res[13] (out)                       2.77 f           18.05        15.28
res[12] (out)                       2.77 f           18.05        15.28
res[11] (out)                       2.77 f           18.05        15.28
res[10] (out)                       2.77 f           18.05        15.28
res[9] (out)                        2.77 f           18.05        15.28
res[8] (out)                        2.77 f           18.05        15.28
res[7] (out)                        2.77 f           18.05        15.28
res[6] (out)                        2.77 f           18.05        15.28
res[5] (out)                        2.77 f           18.05        15.28
res[4] (out)                        2.77 f           18.05        15.28
res[3] (out)                        2.77 f           18.05        15.28
res[2] (out)                        2.77 f           18.05        15.28
res[1] (out)                        2.77 f           18.05        15.28
res[0] (out)                        2.77 f           18.05        15.28
res_reg[4]/D (FD1)                 20.23 r           38.75        18.52
res_reg[3]/D (FD1)                 16.12 r           38.75        22.63
res_reg[2]/D (FD1)                 12.06 r           38.75        26.69
res_reg[1]/D (FD1)                  8.74 f           38.75        30.01
res_reg[0]/D (FD1)                  7.93 r           38.75        30.82

1
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 15
Design : Multiply16x16
Version: K-2015.06
Date   : Wed Sep 16 15:14:59 2020
****************************************

Operating Conditions: WCCOM   Library: lsi_10k
Wire Load Model Mode: top

  Startpoint: op1[1] (input port clocked by clk)
  Endpoint: res_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    1.35       1.35 r
  op1[1] (in)                                             0.54       1.89 r
  mult_13/A[1] (Multiply16x16_DW02_mult_0)                0.00       1.89 r
  mult_13/U190/Y (IVDAP)                                  0.77       2.66 f
  mult_13/U285/Z (NR2P)                                   1.76       4.42 r
  mult_13/U269/Z (AN2P)                                   1.14       5.56 r
  mult_13/S2_2_9/CO (FA1A)                                3.79       9.36 r
  mult_13/S2_3_9/CO (FA1A)                                4.34      13.69 r
  mult_13/S2_4_9/S (FA1P)                                 3.79      17.48 f
  mult_13/S2_5_8/CO (FA1A)                                2.06      19.54 f
  mult_13/S2_6_8/CO (FA1AP)                               4.42      23.97 f
  mult_13/S2_7_8/S (FA1P)                                 3.79      27.75 f
  mult_13/S2_8_7/CO (FA1A)                                2.06      29.82 f
  mult_13/S2_9_7/CO (FA1AP)                               4.42      34.24 f
  mult_13/S2_10_7/S (FA1P)                                4.07      38.31 r
  mult_13/S2_11_6/S (FA1AP)                               1.81      40.12 f
  mult_13/U202/Z (ND2)                                    1.19      41.31 r
  mult_13/U205/Z (ND3)                                    0.90      42.21 f
  mult_13/S2_13_5/CO (FA1A)                               4.11      46.32 f
  mult_13/S2_14_5/CO (FA1A)                               4.36      50.69 f
  mult_13/S4_5/S (FA1P)                                   3.79      54.47 f
  mult_13/S14_20/CO (FA1AP)                               2.45      56.92 f
  mult_13/FS_1/B[19] (Multiply16x16_DW01_add_1)           0.00      56.92 f
  mult_13/FS_1/U57/Z (OR2P)                               2.07      59.00 f
  mult_13/FS_1/U31/Z (ND4P)                               1.43      60.43 r
  mult_13/FS_1/U25/Z (IV)                                 0.50      60.93 f
  mult_13/FS_1/U36/Z (AN2)                                1.63      62.56 f
  mult_13/FS_1/U173/Z (NR2P)                              1.28      63.84 r
  mult_13/FS_1/U97/Z (ND2)                                0.56      64.40 f
  mult_13/FS_1/U117/Z (ND2)                               1.19      65.59 r
  mult_13/FS_1/U121/Z (ND2)                               0.40      65.99 f
  mult_13/FS_1/U87/Z (ENP)                                2.03      68.02 f
  mult_13/FS_1/SUM[22] (Multiply16x16_DW01_add_1)         0.00      68.02 f
  mult_13/PRODUCT[24] (Multiply16x16_DW02_mult_0)         0.00      68.02 f
  res_reg[24]/D (FD1)                                     0.00      68.02 f
  data arrival time                                                 68.02

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -0.45      39.55
  res_reg[24]/CP (FD1)                                    0.00      39.55 r
  library setup time                                     -0.80      38.75
  data required time                                                38.75
  --------------------------------------------------------------------------
  data required time                                                38.75
  data arrival time                                                -68.02
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -29.27


  Startpoint: op1[1] (input port clocked by clk)
  Endpoint: res_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    1.35       1.35 r
  op1[1] (in)                                             0.54       1.89 r
  mult_13/A[1] (Multiply16x16_DW02_mult_0)                0.00       1.89 r
  mult_13/U190/Y (IVDAP)                                  0.77       2.66 f
  mult_13/U285/Z (NR2P)                                   1.76       4.42 r
  mult_13/U269/Z (AN2P)                                   1.14       5.56 r
  mult_13/S2_2_9/CO (FA1A)                                3.79       9.36 r
  mult_13/S2_3_9/CO (FA1A)                                4.34      13.69 r
  mult_13/S2_4_9/S (FA1P)                                 3.79      17.48 f
  mult_13/S2_5_8/CO (FA1A)                                2.06      19.54 f
  mult_13/S2_6_8/CO (FA1AP)                               4.42      23.97 f
  mult_13/S2_7_8/S (FA1P)                                 3.79      27.75 f
  mult_13/S2_8_7/CO (FA1A)                                2.06      29.82 f
  mult_13/S2_9_7/CO (FA1AP)                               4.42      34.24 f
  mult_13/S2_10_7/S (FA1P)                                4.07      38.31 r
  mult_13/S2_11_6/S (FA1AP)                               1.81      40.12 f
  mult_13/U202/Z (ND2)                                    1.19      41.31 r
  mult_13/U205/Z (ND3)                                    0.90      42.21 f
  mult_13/S2_13_5/CO (FA1A)                               4.11      46.32 f
  mult_13/S2_14_5/S (FA1A)                                4.52      50.85 r
  mult_13/U209/Z (ND2)                                    0.40      51.25 f
  mult_13/U211/Z (ND3)                                    1.47      52.72 r
  mult_13/S14_20/CO (FA1AP)                               4.34      57.06 r
  mult_13/FS_1/B[19] (Multiply16x16_DW01_add_1)           0.00      57.06 r
  mult_13/FS_1/U122/Z (NR2)                               0.58      57.64 f
  mult_13/FS_1/U111/Z (NR2)                               1.51      59.14 r
  mult_13/FS_1/U109/Z (AO2)                               1.18      60.33 f
  mult_13/FS_1/U55/Z (ND2)                                1.96      62.28 r
  mult_13/FS_1/U67/Z (ND2P)                               0.47      62.75 f
  mult_13/FS_1/U166/Z (ND4P)                              1.36      64.11 r
  mult_13/FS_1/U12/Z (IVA)                                0.69      64.80 f
  mult_13/FS_1/U32/Z (AO7P)                               1.18      65.98 r
  mult_13/FS_1/U73/Z (ENP)                                2.03      68.01 f
  mult_13/FS_1/SUM[26] (Multiply16x16_DW01_add_1)         0.00      68.01 f
  mult_13/PRODUCT[28] (Multiply16x16_DW02_mult_0)         0.00      68.01 f
  res_reg[28]/D (FD1)                                     0.00      68.01 f
  data arrival time                                                 68.01

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -0.45      39.55
  res_reg[28]/CP (FD1)                                    0.00      39.55 r
  library setup time                                     -0.80      38.75
  data required time                                                38.75
  --------------------------------------------------------------------------
  data required time                                                38.75
  data arrival time                                                -68.01
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -29.26


  Startpoint: op1[1] (input port clocked by clk)
  Endpoint: res_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    1.35       1.35 r
  op1[1] (in)                                             0.54       1.89 r
  mult_13/A[1] (Multiply16x16_DW02_mult_0)                0.00       1.89 r
  mult_13/U190/Y (IVDAP)                                  0.77       2.66 f
  mult_13/U285/Z (NR2P)                                   1.76       4.42 r
  mult_13/U269/Z (AN2P)                                   1.14       5.56 r
  mult_13/S2_2_9/CO (FA1A)                                3.79       9.36 r
  mult_13/S2_3_9/CO (FA1A)                                4.34      13.69 r
  mult_13/S2_4_9/S (FA1P)                                 3.79      17.48 f
  mult_13/S2_5_8/CO (FA1A)                                2.06      19.54 f
  mult_13/S2_6_8/CO (FA1AP)                               4.42      23.97 f
  mult_13/S2_7_8/S (FA1P)                                 3.79      27.75 f
  mult_13/S2_8_7/CO (FA1A)                                2.06      29.82 f
  mult_13/S2_9_7/CO (FA1AP)                               4.42      34.24 f
  mult_13/S2_10_7/S (FA1P)                                4.07      38.31 r
  mult_13/S2_11_6/S (FA1AP)                               1.81      40.12 f
  mult_13/U202/Z (ND2)                                    1.19      41.31 r
  mult_13/U205/Z (ND3)                                    0.90      42.21 f
  mult_13/S2_13_5/CO (FA1A)                               4.11      46.32 f
  mult_13/S2_14_5/CO (FA1A)                               4.36      50.69 f
  mult_13/S4_5/S (FA1P)                                   3.79      54.47 f
  mult_13/S14_20/CO (FA1AP)                               2.45      56.92 f
  mult_13/FS_1/B[19] (Multiply16x16_DW01_add_1)           0.00      56.92 f
  mult_13/FS_1/U57/Z (OR2P)                               2.07      59.00 f
  mult_13/FS_1/U31/Z (ND4P)                               1.43      60.43 r
  mult_13/FS_1/U24/Z (IV)                                 0.50      60.93 f
  mult_13/FS_1/U58/Z (AN2)                                1.63      62.56 f
  mult_13/FS_1/U171/Z (NR2P)                              1.28      63.84 r
  mult_13/FS_1/U38/Z (AO6)                                0.81      64.65 f
  mult_13/FS_1/U170/Z (NR2P)                              1.28      65.93 r
  mult_13/FS_1/U71/Z (EOP)                                2.03      67.96 f
  mult_13/FS_1/SUM[23] (Multiply16x16_DW01_add_1)         0.00      67.96 f
  mult_13/PRODUCT[25] (Multiply16x16_DW02_mult_0)         0.00      67.96 f
  res_reg[25]/D (FD1)                                     0.00      67.96 f
  data arrival time                                                 67.96

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -0.45      39.55
  res_reg[25]/CP (FD1)                                    0.00      39.55 r
  library setup time                                     -0.80      38.75
  data required time                                                38.75
  --------------------------------------------------------------------------
  data required time                                                38.75
  data arrival time                                                -67.96
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -29.21


  Startpoint: op1[1] (input port clocked by clk)
  Endpoint: res_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    1.35       1.35 r
  op1[1] (in)                                             0.54       1.89 r
  mult_13/A[1] (Multiply16x16_DW02_mult_0)                0.00       1.89 r
  mult_13/U190/Y (IVDAP)                                  0.77       2.66 f
  mult_13/U285/Z (NR2P)                                   1.76       4.42 r
  mult_13/U269/Z (AN2P)                                   1.14       5.56 r
  mult_13/S2_2_9/CO (FA1A)                                3.79       9.36 r
  mult_13/S2_3_9/CO (FA1A)                                4.34      13.69 r
  mult_13/S2_4_9/S (FA1P)                                 3.79      17.48 f
  mult_13/S2_5_8/CO (FA1A)                                2.06      19.54 f
  mult_13/S2_6_8/CO (FA1AP)                               4.42      23.97 f
  mult_13/S2_7_8/S (FA1P)                                 3.79      27.75 f
  mult_13/S2_8_7/CO (FA1A)                                2.06      29.82 f
  mult_13/S2_9_7/CO (FA1AP)                               4.42      34.24 f
  mult_13/S2_10_7/S (FA1P)                                4.07      38.31 r
  mult_13/S2_11_6/S (FA1AP)                               1.81      40.12 f
  mult_13/U202/Z (ND2)                                    1.19      41.31 r
  mult_13/U205/Z (ND3)                                    0.90      42.21 f
  mult_13/S2_13_5/CO (FA1A)                               4.11      46.32 f
  mult_13/S2_14_5/CO (FA1A)                               4.36      50.69 f
  mult_13/S4_5/S (FA1P)                                   3.79      54.47 f
  mult_13/S14_20/CO (FA1AP)                               2.45      56.92 f
  mult_13/FS_1/B[19] (Multiply16x16_DW01_add_1)           0.00      56.92 f
  mult_13/FS_1/U41/Z (NR2)                                1.99      58.91 r
  mult_13/FS_1/U110/Z (NR2)                               0.69      59.60 f
  mult_13/FS_1/U177/Z (AO6P)                              1.98      61.58 r
  mult_13/FS_1/U54/Z (ND2)                                0.64      62.22 f
  mult_13/FS_1/U176/Z (IVA)                               0.71      62.94 r
  mult_13/FS_1/U86/Z (AO3)                                0.94      63.88 f
  mult_13/FS_1/U85/Z (ND2)                                1.19      65.06 r
  mult_13/FS_1/U7/Z (AO7)                                 0.84      65.91 f
  mult_13/FS_1/U81/Z (EOP)                                2.03      67.94 f
  mult_13/FS_1/SUM[29] (Multiply16x16_DW01_add_1)         0.00      67.94 f
  mult_13/PRODUCT[31] (Multiply16x16_DW02_mult_0)         0.00      67.94 f
  res_reg[31]/D (FD1)                                     0.00      67.94 f
  data arrival time                                                 67.94

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -0.45      39.55
  res_reg[31]/CP (FD1)                                    0.00      39.55 r
  library setup time                                     -0.80      38.75
  data required time                                                38.75
  --------------------------------------------------------------------------
  data required time                                                38.75
  data arrival time                                                -67.94
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -29.19


  Startpoint: op1[1] (input port clocked by clk)
  Endpoint: res_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    1.35       1.35 r
  op1[1] (in)                                             0.54       1.89 r
  mult_13/A[1] (Multiply16x16_DW02_mult_0)                0.00       1.89 r
  mult_13/U190/Y (IVDAP)                                  0.77       2.66 f
  mult_13/U285/Z (NR2P)                                   1.76       4.42 r
  mult_13/U269/Z (AN2P)                                   1.14       5.56 r
  mult_13/S2_2_9/CO (FA1A)                                3.79       9.36 r
  mult_13/S2_3_9/CO (FA1A)                                4.34      13.69 r
  mult_13/S2_4_9/S (FA1P)                                 3.79      17.48 f
  mult_13/S2_5_8/CO (FA1A)                                2.06      19.54 f
  mult_13/S2_6_8/CO (FA1AP)                               4.42      23.97 f
  mult_13/S2_7_8/S (FA1P)                                 3.79      27.75 f
  mult_13/S2_8_7/CO (FA1A)                                2.06      29.82 f
  mult_13/S2_9_7/CO (FA1AP)                               4.42      34.24 f
  mult_13/S2_10_7/S (FA1P)                                4.07      38.31 r
  mult_13/S2_11_6/S (FA1AP)                               1.81      40.12 f
  mult_13/U202/Z (ND2)                                    1.19      41.31 r
  mult_13/U205/Z (ND3)                                    0.90      42.21 f
  mult_13/S2_13_5/CO (FA1A)                               4.11      46.32 f
  mult_13/S2_14_5/S (FA1A)                                4.52      50.85 r
  mult_13/U209/Z (ND2)                                    0.40      51.25 f
  mult_13/U211/Z (ND3)                                    1.47      52.72 r
  mult_13/S14_20/CO (FA1AP)                               4.34      57.06 r
  mult_13/FS_1/B[19] (Multiply16x16_DW01_add_1)           0.00      57.06 r
  mult_13/FS_1/U122/Z (NR2)                               0.58      57.64 f
  mult_13/FS_1/U111/Z (NR2)                               1.51      59.14 r
  mult_13/FS_1/U109/Z (AO2)                               1.18      60.33 f
  mult_13/FS_1/U54/Z (ND2)                                1.57      61.90 r
  mult_13/FS_1/U176/Z (IVA)                               0.69      62.59 f
  mult_13/FS_1/U27/Z (IV)                                 1.25      63.83 r
  mult_13/FS_1/U100/Z (NR2)                               0.58      64.41 f
  mult_13/FS_1/U145/Z (AO7)                               1.46      65.86 r
  mult_13/FS_1/U168/Z (ENP)                               2.03      67.90 f
  mult_13/FS_1/SUM[24] (Multiply16x16_DW01_add_1)         0.00      67.90 f
  mult_13/PRODUCT[26] (Multiply16x16_DW02_mult_0)         0.00      67.90 f
  res_reg[26]/D (FD1)                                     0.00      67.90 f
  data arrival time                                                 67.90

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -0.45      39.55
  res_reg[26]/CP (FD1)                                    0.00      39.55 r
  library setup time                                     -0.80      38.75
  data required time                                                38.75
  --------------------------------------------------------------------------
  data required time                                                38.75
  data arrival time                                                -67.90
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -29.15


  Startpoint: op1[1] (input port clocked by clk)
  Endpoint: res_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    1.35       1.35 r
  op1[1] (in)                                             0.54       1.89 r
  mult_13/A[1] (Multiply16x16_DW02_mult_0)                0.00       1.89 r
  mult_13/U190/Y (IVDAP)                                  0.77       2.66 f
  mult_13/U285/Z (NR2P)                                   1.76       4.42 r
  mult_13/U269/Z (AN2P)                                   1.14       5.56 r
  mult_13/S2_2_9/CO (FA1A)                                3.79       9.36 r
  mult_13/S2_3_9/CO (FA1A)                                4.34      13.69 r
  mult_13/S2_4_9/S (FA1P)                                 3.79      17.48 f
  mult_13/S2_5_8/CO (FA1A)                                2.06      19.54 f
  mult_13/S2_6_8/CO (FA1AP)                               4.42      23.97 f
  mult_13/S2_7_8/S (FA1P)                                 3.79      27.75 f
  mult_13/S2_8_7/CO (FA1A)                                2.06      29.82 f
  mult_13/S2_9_7/CO (FA1AP)                               4.42      34.24 f
  mult_13/S2_10_7/S (FA1P)                                4.07      38.31 r
  mult_13/S2_11_6/S (FA1AP)                               1.81      40.12 f
  mult_13/U202/Z (ND2)                                    1.19      41.31 r
  mult_13/U205/Z (ND3)                                    0.90      42.21 f
  mult_13/S2_13_5/CO (FA1A)                               4.11      46.32 f
  mult_13/S2_14_5/CO (FA1A)                               4.36      50.69 f
  mult_13/S4_5/S (FA1P)                                   3.79      54.47 f
  mult_13/S14_20/CO (FA1AP)                               2.45      56.92 f
  mult_13/FS_1/B[19] (Multiply16x16_DW01_add_1)           0.00      56.92 f
  mult_13/FS_1/U57/Z (OR2P)                               2.07      59.00 f
  mult_13/FS_1/U31/Z (ND4P)                               1.43      60.43 r
  mult_13/FS_1/U25/Z (IV)                                 0.50      60.93 f
  mult_13/FS_1/U23/Z (AN2)                                1.73      62.65 f
  mult_13/FS_1/U140/Z (NR3)                               2.23      64.88 r
  mult_13/FS_1/U138/Z (AO7)                               0.84      65.73 f
  mult_13/FS_1/U70/Z (ENP)                                2.03      67.76 f
  mult_13/FS_1/SUM[28] (Multiply16x16_DW01_add_1)         0.00      67.76 f
  mult_13/PRODUCT[30] (Multiply16x16_DW02_mult_0)         0.00      67.76 f
  res_reg[30]/D (FD1)                                     0.00      67.76 f
  data arrival time                                                 67.76

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -0.45      39.55
  res_reg[30]/CP (FD1)                                    0.00      39.55 r
  library setup time                                     -0.80      38.75
  data required time                                                38.75
  --------------------------------------------------------------------------
  data required time                                                38.75
  data arrival time                                                -67.76
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -29.01


  Startpoint: op1[1] (input port clocked by clk)
  Endpoint: res_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    1.35       1.35 r
  op1[1] (in)                                             0.54       1.89 r
  mult_13/A[1] (Multiply16x16_DW02_mult_0)                0.00       1.89 r
  mult_13/U190/Y (IVDAP)                                  0.77       2.66 f
  mult_13/U285/Z (NR2P)                                   1.76       4.42 r
  mult_13/U269/Z (AN2P)                                   1.14       5.56 r
  mult_13/S2_2_9/CO (FA1A)                                3.79       9.36 r
  mult_13/S2_3_9/CO (FA1A)                                4.34      13.69 r
  mult_13/S2_4_9/S (FA1P)                                 3.79      17.48 f
  mult_13/S2_5_8/CO (FA1A)                                2.06      19.54 f
  mult_13/S2_6_8/CO (FA1AP)                               4.42      23.97 f
  mult_13/S2_7_8/S (FA1P)                                 3.79      27.75 f
  mult_13/S2_8_7/CO (FA1A)                                2.06      29.82 f
  mult_13/S2_9_7/CO (FA1AP)                               4.42      34.24 f
  mult_13/S2_10_7/S (FA1P)                                4.07      38.31 r
  mult_13/S2_11_6/S (FA1AP)                               1.81      40.12 f
  mult_13/U202/Z (ND2)                                    1.19      41.31 r
  mult_13/U205/Z (ND3)                                    0.90      42.21 f
  mult_13/S2_13_5/CO (FA1A)                               4.11      46.32 f
  mult_13/S2_14_5/CO (FA1A)                               4.36      50.69 f
  mult_13/S4_5/S (FA1P)                                   3.79      54.47 f
  mult_13/S14_20/CO (FA1AP)                               2.45      56.92 f
  mult_13/FS_1/B[19] (Multiply16x16_DW01_add_1)           0.00      56.92 f
  mult_13/FS_1/U41/Z (NR2)                                1.99      58.91 r
  mult_13/FS_1/U110/Z (NR2)                               0.69      59.60 f
  mult_13/FS_1/U177/Z (AO6P)                              1.98      61.58 r
  mult_13/FS_1/U55/Z (ND2)                                0.88      62.46 f
  mult_13/FS_1/U37/Z (ND2)                                1.44      63.91 r
  mult_13/FS_1/U51/Z (ND4)                                1.10      65.01 f
  mult_13/FS_1/U59/Z (ENP)                                2.03      67.04 f
  mult_13/FS_1/SUM[25] (Multiply16x16_DW01_add_1)         0.00      67.04 f
  mult_13/PRODUCT[27] (Multiply16x16_DW02_mult_0)         0.00      67.04 f
  res_reg[27]/D (FD1)                                     0.00      67.04 f
  data arrival time                                                 67.04

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -0.45      39.55
  res_reg[27]/CP (FD1)                                    0.00      39.55 r
  library setup time                                     -0.80      38.75
  data required time                                                38.75
  --------------------------------------------------------------------------
  data required time                                                38.75
  data arrival time                                                -67.04
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -28.29


  Startpoint: op1[1] (input port clocked by clk)
  Endpoint: res_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    1.35       1.35 r
  op1[1] (in)                                             0.54       1.89 r
  mult_13/A[1] (Multiply16x16_DW02_mult_0)                0.00       1.89 r
  mult_13/U190/Y (IVDAP)                                  0.77       2.66 f
  mult_13/U285/Z (NR2P)                                   1.76       4.42 r
  mult_13/U269/Z (AN2P)                                   1.14       5.56 r
  mult_13/S2_2_9/CO (FA1A)                                3.79       9.36 r
  mult_13/S2_3_9/CO (FA1A)                                4.34      13.69 r
  mult_13/S2_4_9/S (FA1P)                                 3.79      17.48 f
  mult_13/S2_5_8/CO (FA1A)                                2.06      19.54 f
  mult_13/S2_6_8/CO (FA1AP)                               4.42      23.97 f
  mult_13/S2_7_8/S (FA1P)                                 3.79      27.75 f
  mult_13/S2_8_7/CO (FA1A)                                2.06      29.82 f
  mult_13/S2_9_7/CO (FA1AP)                               4.42      34.24 f
  mult_13/S2_10_7/S (FA1P)                                4.07      38.31 r
  mult_13/S2_11_6/S (FA1AP)                               1.81      40.12 f
  mult_13/U202/Z (ND2)                                    1.19      41.31 r
  mult_13/U205/Z (ND3)                                    0.90      42.21 f
  mult_13/S2_13_5/CO (FA1A)                               4.11      46.32 f
  mult_13/S2_14_5/CO (FA1A)                               4.36      50.69 f
  mult_13/S4_5/S (FA1P)                                   3.79      54.47 f
  mult_13/S14_20/CO (FA1AP)                               2.45      56.92 f
  mult_13/FS_1/B[19] (Multiply16x16_DW01_add_1)           0.00      56.92 f
  mult_13/FS_1/U41/Z (NR2)                                1.99      58.91 r
  mult_13/FS_1/U110/Z (NR2)                               0.69      59.60 f
  mult_13/FS_1/U177/Z (AO6P)                              1.98      61.58 r
  mult_13/FS_1/U54/Z (ND2)                                0.64      62.22 f
  mult_13/FS_1/U176/Z (IVA)                               0.71      62.94 r
  mult_13/FS_1/U27/Z (IV)                                 0.50      63.44 f
  mult_13/FS_1/U6/Z (NR2)                                 1.51      64.94 r
  mult_13/FS_1/U5/Z (EOP)                                 2.03      66.98 f
  mult_13/FS_1/SUM[20] (Multiply16x16_DW01_add_1)         0.00      66.98 f
  mult_13/PRODUCT[22] (Multiply16x16_DW02_mult_0)         0.00      66.98 f
  res_reg[22]/D (FD1)                                     0.00      66.98 f
  data arrival time                                                 66.98

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -0.45      39.55
  res_reg[22]/CP (FD1)                                    0.00      39.55 r
  library setup time                                     -0.80      38.75
  data required time                                                38.75
  --------------------------------------------------------------------------
  data required time                                                38.75
  data arrival time                                                -66.98
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -28.23


  Startpoint: op1[1] (input port clocked by clk)
  Endpoint: res_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    1.35       1.35 r
  op1[1] (in)                                             0.54       1.89 r
  mult_13/A[1] (Multiply16x16_DW02_mult_0)                0.00       1.89 r
  mult_13/U190/Y (IVDAP)                                  0.77       2.66 f
  mult_13/U285/Z (NR2P)                                   1.76       4.42 r
  mult_13/U269/Z (AN2P)                                   1.14       5.56 r
  mult_13/S2_2_9/CO (FA1A)                                3.79       9.36 r
  mult_13/S2_3_9/CO (FA1A)                                4.34      13.69 r
  mult_13/S2_4_9/S (FA1P)                                 3.79      17.48 f
  mult_13/S2_5_8/CO (FA1A)                                2.06      19.54 f
  mult_13/S2_6_8/CO (FA1AP)                               4.42      23.97 f
  mult_13/S2_7_8/S (FA1P)                                 3.79      27.75 f
  mult_13/S2_8_7/CO (FA1A)                                2.06      29.82 f
  mult_13/S2_9_7/CO (FA1AP)                               4.42      34.24 f
  mult_13/S2_10_7/S (FA1P)                                4.07      38.31 r
  mult_13/S2_11_6/S (FA1AP)                               1.81      40.12 f
  mult_13/U202/Z (ND2)                                    1.19      41.31 r
  mult_13/U205/Z (ND3)                                    0.90      42.21 f
  mult_13/S2_13_5/CO (FA1A)                               4.11      46.32 f
  mult_13/S2_14_5/CO (FA1A)                               4.36      50.69 f
  mult_13/S4_5/S (FA1P)                                   3.79      54.47 f
  mult_13/S14_20/CO (FA1AP)                               2.45      56.92 f
  mult_13/FS_1/B[19] (Multiply16x16_DW01_add_1)           0.00      56.92 f
  mult_13/FS_1/U41/Z (NR2)                                1.99      58.91 r
  mult_13/FS_1/U110/Z (NR2)                               0.69      59.60 f
  mult_13/FS_1/U177/Z (AO6P)                              1.98      61.58 r
  mult_13/FS_1/U55/Z (ND2)                                0.88      62.46 f
  mult_13/FS_1/U37/Z (ND2)                                1.44      63.91 r
  mult_13/FS_1/U120/Z (AO3)                               0.94      64.84 f
  mult_13/FS_1/U74/Z (ENP)                                2.03      66.88 f
  mult_13/FS_1/SUM[27] (Multiply16x16_DW01_add_1)         0.00      66.88 f
  mult_13/PRODUCT[29] (Multiply16x16_DW02_mult_0)         0.00      66.88 f
  res_reg[29]/D (FD1)                                     0.00      66.88 f
  data arrival time                                                 66.88

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -0.45      39.55
  res_reg[29]/CP (FD1)                                    0.00      39.55 r
  library setup time                                     -0.80      38.75
  data required time                                                38.75
  --------------------------------------------------------------------------
  data required time                                                38.75
  data arrival time                                                -66.88
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -28.13


  Startpoint: op1[1] (input port clocked by clk)
  Endpoint: res_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    1.35       1.35 r
  op1[1] (in)                                             0.54       1.89 r
  mult_13/A[1] (Multiply16x16_DW02_mult_0)                0.00       1.89 r
  mult_13/U190/Y (IVDAP)                                  0.77       2.66 f
  mult_13/U285/Z (NR2P)                                   1.76       4.42 r
  mult_13/U269/Z (AN2P)                                   1.14       5.56 r
  mult_13/S2_2_9/CO (FA1A)                                3.79       9.36 r
  mult_13/S2_3_9/CO (FA1A)                                4.34      13.69 r
  mult_13/S2_4_9/S (FA1P)                                 3.79      17.48 f
  mult_13/S2_5_8/CO (FA1A)                                2.06      19.54 f
  mult_13/S2_6_8/CO (FA1AP)                               4.42      23.97 f
  mult_13/S2_7_8/S (FA1P)                                 3.79      27.75 f
  mult_13/S2_8_7/CO (FA1A)                                2.06      29.82 f
  mult_13/S2_9_7/CO (FA1AP)                               4.42      34.24 f
  mult_13/S2_10_7/S (FA1P)                                4.07      38.31 r
  mult_13/S2_11_6/S (FA1AP)                               1.81      40.12 f
  mult_13/U202/Z (ND2)                                    1.19      41.31 r
  mult_13/U205/Z (ND3)                                    0.90      42.21 f
  mult_13/S2_13_5/CO (FA1A)                               4.11      46.32 f
  mult_13/S2_14_5/CO (FA1A)                               4.36      50.69 f
  mult_13/S4_5/S (FA1P)                                   3.79      54.47 f
  mult_13/S14_20/CO (FA1AP)                               2.45      56.92 f
  mult_13/FS_1/B[19] (Multiply16x16_DW01_add_1)           0.00      56.92 f
  mult_13/FS_1/U57/Z (OR2P)                               2.07      59.00 f
  mult_13/FS_1/U31/Z (ND4P)                               1.43      60.43 r
  mult_13/FS_1/U25/Z (IV)                                 0.50      60.93 f
  mult_13/FS_1/U36/Z (AN2)                                1.63      62.56 f
  mult_13/FS_1/U173/Z (NR2P)                              1.28      63.84 r
  mult_13/FS_1/U97/Z (ND2)                                0.56      64.40 f
  mult_13/FS_1/U68/Z (ENP)                                2.03      66.43 f
  mult_13/FS_1/SUM[21] (Multiply16x16_DW01_add_1)         0.00      66.43 f
  mult_13/PRODUCT[23] (Multiply16x16_DW02_mult_0)         0.00      66.43 f
  res_reg[23]/D (FD1)                                     0.00      66.43 f
  data arrival time                                                 66.43

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -0.45      39.55
  res_reg[23]/CP (FD1)                                    0.00      39.55 r
  library setup time                                     -0.80      38.75
  data required time                                                38.75
  --------------------------------------------------------------------------
  data required time                                                38.75
  data arrival time                                                -66.43
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -27.68


  Startpoint: op2[9] (input port clocked by clk)
  Endpoint: res_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    1.35       1.35 r
  op2[9] (in)                                             0.54       1.89 r
  mult_13/B[9] (Multiply16x16_DW02_mult_0)                0.00       1.89 r
  mult_13/U6/Z (IVDAP)                                    2.13       4.02 r
  mult_13/U45/Z (AN2)                                     1.43       5.46 r
  mult_13/U46/Z (EOP)                                     2.11       7.57 f
  mult_13/S2_2_7/CO (FA1A)                                2.31       9.88 f
  mult_13/S2_3_7/S (FA1P)                                 3.94      13.82 f
  mult_13/S2_4_6/CO (FA1)                                 2.63      16.45 f
  mult_13/S2_5_6/S (FA1A)                                 3.95      20.40 f
  mult_13/S2_6_5/CO (FA1P)                                2.75      23.16 f
  mult_13/S2_7_5/S (FA1AP)                                3.94      27.10 f
  mult_13/S2_8_4/CO (FA1)                                 2.76      29.86 f
  mult_13/S2_9_4/CO (FA1A)                                4.36      34.22 f
  mult_13/S2_10_4/S (FA1P)                                3.86      38.09 f
  mult_13/U81/Z (ND2)                                     1.19      39.27 r
  mult_13/U22/Z (ND3)                                     0.90      40.18 f
  mult_13/S2_12_3/CO (FA1AP)                              4.42      44.60 f
  mult_13/S2_13_3/S (FA1P)                                3.86      48.46 f
  mult_13/U121/Z (ND2)                                    1.44      49.91 r
  mult_13/U124/Z (ND3P)                                   1.07      50.98 f
  mult_13/S4_2/S (FA1P)                                   4.20      55.18 r
  mult_13/U23/Z (EOP)                                     2.23      57.41 r
  mult_13/FS_1/A[15] (Multiply16x16_DW01_add_1)           0.00      57.41 r
  mult_13/FS_1/U180/Z (ND2P)                              0.80      58.22 f
  mult_13/FS_1/U20/Z (AN2)                                1.63      59.85 f
  mult_13/FS_1/U22/Z (AO7P)                               1.67      61.52 r
  mult_13/FS_1/U2/Z (IVP)                                 0.42      61.94 f
  mult_13/FS_1/U179/Z (AO7P)                              1.18      63.12 r
  mult_13/FS_1/U178/Z (EOP)                               2.03      65.15 f
  mult_13/FS_1/SUM[19] (Multiply16x16_DW01_add_1)         0.00      65.15 f
  mult_13/PRODUCT[21] (Multiply16x16_DW02_mult_0)         0.00      65.15 f
  res_reg[21]/D (FD1)                                     0.00      65.15 f
  data arrival time                                                 65.15

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -0.45      39.55
  res_reg[21]/CP (FD1)                                    0.00      39.55 r
  library setup time                                     -0.80      38.75
  data required time                                                38.75
  --------------------------------------------------------------------------
  data required time                                                38.75
  data arrival time                                                -65.15
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -26.40


  Startpoint: op2[9] (input port clocked by clk)
  Endpoint: res_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    1.35       1.35 r
  op2[9] (in)                                             0.54       1.89 r
  mult_13/B[9] (Multiply16x16_DW02_mult_0)                0.00       1.89 r
  mult_13/U6/Z (IVDAP)                                    2.13       4.02 r
  mult_13/U45/Z (AN2)                                     1.43       5.46 r
  mult_13/U46/Z (EOP)                                     2.11       7.57 f
  mult_13/S2_2_7/CO (FA1A)                                2.31       9.88 f
  mult_13/S2_3_7/S (FA1P)                                 3.94      13.82 f
  mult_13/S2_4_6/CO (FA1)                                 2.63      16.45 f
  mult_13/S2_5_6/S (FA1A)                                 3.95      20.40 f
  mult_13/S2_6_5/CO (FA1P)                                2.75      23.16 f
  mult_13/S2_7_5/S (FA1AP)                                3.94      27.10 f
  mult_13/S2_8_4/CO (FA1)                                 2.76      29.86 f
  mult_13/S2_9_4/CO (FA1A)                                4.36      34.22 f
  mult_13/S2_10_4/S (FA1P)                                3.86      38.09 f
  mult_13/U81/Z (ND2)                                     1.19      39.27 r
  mult_13/U22/Z (ND3)                                     0.90      40.18 f
  mult_13/S2_12_3/CO (FA1AP)                              4.42      44.60 f
  mult_13/S2_13_3/S (FA1P)                                3.86      48.46 f
  mult_13/U121/Z (ND2)                                    1.44      49.91 r
  mult_13/U124/Z (ND3P)                                   1.07      50.98 f
  mult_13/S4_2/S (FA1P)                                   4.20      55.18 r
  mult_13/U23/Z (EOP)                                     2.23      57.41 r
  mult_13/FS_1/A[15] (Multiply16x16_DW01_add_1)           0.00      57.41 r
  mult_13/FS_1/U180/Z (ND2P)                              0.80      58.22 f
  mult_13/FS_1/U20/Z (AN2)                                1.63      59.85 f
  mult_13/FS_1/U22/Z (AO7P)                               1.67      61.52 r
  mult_13/FS_1/U21/Z (ENP)                                2.03      63.55 f
  mult_13/FS_1/SUM[18] (Multiply16x16_DW01_add_1)         0.00      63.55 f
  mult_13/PRODUCT[20] (Multiply16x16_DW02_mult_0)         0.00      63.55 f
  res_reg[20]/D (FD1)                                     0.00      63.55 f
  data arrival time                                                 63.55

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -0.45      39.55
  res_reg[20]/CP (FD1)                                    0.00      39.55 r
  library setup time                                     -0.80      38.75
  data required time                                                38.75
  --------------------------------------------------------------------------
  data required time                                                38.75
  data arrival time                                                -63.55
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -24.80


  Startpoint: op2[9] (input port clocked by clk)
  Endpoint: res_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    1.35       1.35 r
  op2[9] (in)                                             0.54       1.89 r
  mult_13/B[9] (Multiply16x16_DW02_mult_0)                0.00       1.89 r
  mult_13/U6/Z (IVDAP)                                    2.13       4.02 r
  mult_13/U45/Z (AN2)                                     1.43       5.46 r
  mult_13/U46/Z (EOP)                                     2.11       7.57 f
  mult_13/S2_2_7/CO (FA1A)                                2.31       9.88 f
  mult_13/S2_3_7/S (FA1P)                                 3.94      13.82 f
  mult_13/S2_4_6/CO (FA1)                                 2.63      16.45 f
  mult_13/S2_5_6/S (FA1A)                                 3.95      20.40 f
  mult_13/S2_6_5/CO (FA1P)                                2.75      23.16 f
  mult_13/S2_7_5/S (FA1AP)                                3.94      27.10 f
  mult_13/S2_8_4/CO (FA1)                                 2.76      29.86 f
  mult_13/S2_9_4/CO (FA1A)                                4.36      34.22 f
  mult_13/S2_10_4/S (FA1P)                                4.20      38.43 r
  mult_13/U81/Z (ND2)                                     0.40      38.83 f
  mult_13/U22/Z (ND3)                                     1.47      40.30 r
  mult_13/S2_12_3/S (FA1AP)                               4.20      44.50 r
  mult_13/U215/Z (EOP)                                    2.03      46.54 f
  mult_13/U227/Z (EOP)                                    2.34      48.88 f
  mult_13/U84/Z (EO3P)                                    4.02      52.90 f
  mult_13/S4_0/CO (FA1)                                   2.76      55.66 f
  mult_13/U9/Z (AN2P)                                     1.89      57.55 f
  mult_13/FS_1/B[15] (Multiply16x16_DW01_add_1)           0.00      57.55 f
  mult_13/FS_1/U3/Z (AN2)                                 1.73      59.28 f
  mult_13/FS_1/U156/Z (ND2)                               1.19      60.47 r
  mult_13/FS_1/U96/Z (ND2)                                0.40      60.87 f
  mult_13/FS_1/U19/Z (ENP)                                2.03      62.90 f
  mult_13/FS_1/SUM[17] (Multiply16x16_DW01_add_1)         0.00      62.90 f
  mult_13/PRODUCT[19] (Multiply16x16_DW02_mult_0)         0.00      62.90 f
  res_reg[19]/D (FD1)                                     0.00      62.90 f
  data arrival time                                                 62.90

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -0.45      39.55
  res_reg[19]/CP (FD1)                                    0.00      39.55 r
  library setup time                                     -0.80      38.75
  data required time                                                38.75
  --------------------------------------------------------------------------
  data required time                                                38.75
  data arrival time                                                -62.90
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -24.15


  Startpoint: op2[9] (input port clocked by clk)
  Endpoint: res_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    1.35       1.35 r
  op2[9] (in)                                             0.54       1.89 r
  mult_13/B[9] (Multiply16x16_DW02_mult_0)                0.00       1.89 r
  mult_13/U6/Z (IVDAP)                                    2.13       4.02 r
  mult_13/U45/Z (AN2)                                     1.43       5.46 r
  mult_13/U268/Z (AN2P)                                   1.41       6.86 r
  mult_13/S2_2_8/S (FA1P)                                 3.94      10.80 f
  mult_13/S2_3_7/CO (FA1P)                                3.02      13.82 f
  mult_13/S2_4_7/CO (FA1)                                 2.90      16.72 f
  mult_13/U35/Z (EOP)                                     2.11      18.83 f
  mult_13/U36/Z (EOP)                                     2.26      21.10 f
  mult_13/S2_6_6/CO (FA1P)                                3.02      24.12 f
  mult_13/S2_7_6/S (FA1P)                                 3.94      28.06 f
  mult_13/S2_8_5/CO (FA1)                                 2.90      30.96 f
  mult_13/S2_9_5/S (FA1P)                                 3.94      34.90 f
  mult_13/S2_10_4/CO (FA1P)                               3.02      37.92 f
  mult_13/S2_11_4/CO (FA1)                                2.90      40.81 f
  mult_13/S2_12_4/S (FA1P)                                3.94      44.75 f
  mult_13/S2_13_3/CO (FA1P)                               2.93      47.69 f
  mult_13/S2_14_3/S (FA1)                                 4.11      51.80 f
  mult_13/S4_2/CO (FA1P)                                  2.84      54.64 f
  mult_13/U252/Z (EOP)                                    2.11      56.75 f
  mult_13/FS_1/A[16] (Multiply16x16_DW01_add_1)           0.00      56.75 f
  mult_13/FS_1/U152/Z (OR2P)                              2.20      58.96 f
  mult_13/FS_1/U155/Z (ND2)                               1.44      60.40 r
  mult_13/FS_1/U18/Z (EOP)                                2.03      62.43 f
  mult_13/FS_1/SUM[16] (Multiply16x16_DW01_add_1)         0.00      62.43 f
  mult_13/PRODUCT[18] (Multiply16x16_DW02_mult_0)         0.00      62.43 f
  res_reg[18]/D (FD1)                                     0.00      62.43 f
  data arrival time                                                 62.43

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -0.45      39.55
  res_reg[18]/CP (FD1)                                    0.00      39.55 r
  library setup time                                     -0.80      38.75
  data required time                                                38.75
  --------------------------------------------------------------------------
  data required time                                                38.75
  data arrival time                                                -62.43
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -23.68


  Startpoint: op2[9] (input port clocked by clk)
  Endpoint: res_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    1.35       1.35 r
  op2[9] (in)                                             0.54       1.89 r
  mult_13/B[9] (Multiply16x16_DW02_mult_0)                0.00       1.89 r
  mult_13/U6/Z (IVDAP)                                    2.13       4.02 r
  mult_13/U45/Z (AN2)                                     1.43       5.46 r
  mult_13/U46/Z (EOP)                                     2.11       7.57 f
  mult_13/S2_2_7/CO (FA1A)                                2.31       9.88 f
  mult_13/S2_3_7/S (FA1P)                                 3.94      13.82 f
  mult_13/S2_4_6/CO (FA1)                                 2.63      16.45 f
  mult_13/S2_5_6/S (FA1A)                                 3.95      20.40 f
  mult_13/S2_6_5/CO (FA1P)                                2.75      23.16 f
  mult_13/S2_7_5/S (FA1AP)                                3.94      27.10 f
  mult_13/S2_8_4/CO (FA1)                                 2.76      29.86 f
  mult_13/S2_9_4/CO (FA1A)                                4.36      34.22 f
  mult_13/S2_10_4/S (FA1P)                                4.20      38.43 r
  mult_13/U81/Z (ND2)                                     0.40      38.83 f
  mult_13/U22/Z (ND3)                                     1.47      40.30 r
  mult_13/S2_12_3/S (FA1AP)                               4.20      44.50 r
  mult_13/U215/Z (EOP)                                    2.03      46.54 f
  mult_13/U227/Z (EOP)                                    2.34      48.88 f
  mult_13/U84/Z (EO3P)                                    4.02      52.90 f
  mult_13/S4_0/CO (FA1)                                   2.76      55.66 f
  mult_13/U9/Z (AN2P)                                     1.89      57.55 f
  mult_13/FS_1/B[15] (Multiply16x16_DW01_add_1)           0.00      57.55 f
  mult_13/FS_1/U108/Z (IV)                                0.98      58.53 r
  mult_13/FS_1/U107/Z (ND2)                               0.40      58.93 f
  mult_13/FS_1/U17/Z (AN2P)                               1.63      60.56 f
  mult_13/FS_1/SUM[15] (Multiply16x16_DW01_add_1)         0.00      60.56 f
  mult_13/PRODUCT[17] (Multiply16x16_DW02_mult_0)         0.00      60.56 f
  res_reg[17]/D (FD1)                                     0.00      60.56 f
  data arrival time                                                 60.56

  clock clk (rise edge)                                  40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  clock uncertainty                                      -0.45      39.55
  res_reg[17]/CP (FD1)                                    0.00      39.55 r
  library setup time                                     -0.80      38.75
  data required time                                                38.75
  --------------------------------------------------------------------------
  data required time                                                38.75
  data arrival time                                                -60.56
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -21.81


1
 
****************************************
Report : timing_requirements
        -ignored
Design : Multiply16x16
Version: K-2015.06
Date   : Wed Sep 16 15:14:59 2020
****************************************

Description                            Setup               Hold
--------------------------------------------------------------------------------
NONEXISTENT PATH                       cycles=2            cycles=0
	-from    clk\
	-to      { res_reg[0]/D\
		   res_reg[10]/D\
		   res_reg[11]/D\
		   res_reg[12]/D\
		   res_reg[13]/D\
		   res_reg[14]/D\
		   res_reg[15]/D\
		   res_reg[16]/D\
		   res_reg[17]/D\
		   res_reg[18]/D\
		   res_reg[19]/D\
		   res_reg[1]/D\
		   res_reg[20]/D\
		   res_reg[21]/D\
		   res_reg[22]/D\
		   res_reg[23]/D\
		   res_reg[24]/D\
		   res_reg[25]/D\
		   res_reg[26]/D\
		   res_reg[27]/D\
		   res_reg[28]/D\
		   res_reg[29]/D\
		   res_reg[2]/D\
		   res_reg[30]/D\
		   res_reg[31]/D\
		   res_reg[3]/D\
		   res_reg[4]/D\
		   res_reg[5]/D\
		   res_reg[6]/D\
		   res_reg[7]/D\
		   res_reg[8]/D\
		   res_reg[9]/D }
NONEXISTENT PATH                       cycles=2            cycles=0
	-from    { op1[1]\
		   op2[1] }\
	-to      res_reg[0]/D
NONEXISTENT PATH                       cycles=2            cycles=0
	-from    { op1[2]\
		   op2[2] }\
	-to      { res_reg[0]/D\
		   res_reg[1]/D }
NONEXISTENT PATH                       cycles=2            cycles=0
	-from    { op1[3]\
		   op2[3] }\
	-to      { res_reg[0]/D\
		   res_reg[1]/D\
		   res_reg[2]/D }
NONEXISTENT PATH                       cycles=2            cycles=0
	-from    { op1[4]\
		   op2[4] }\
	-to      { res_reg[0]/D\
		   res_reg[1]/D\
		   res_reg[2]/D\
		   res_reg[3]/D }
NONEXISTENT PATH                       cycles=2            cycles=0
	-from    { op1[5]\
		   op2[5] }\
	-to      { res_reg[0]/D\
		   res_reg[1]/D\
		   res_reg[2]/D\
		   res_reg[3]/D\
		   res_reg[4]/D }
NONEXISTENT PATH                       cycles=2            cycles=0
	-from    { op1[6]\
		   op2[6] }\
	-to      { res_reg[0]/D\
		   res_reg[1]/D\
		   res_reg[2]/D\
		   res_reg[3]/D\
		   res_reg[4]/D\
		   res_reg[5]/D }
NONEXISTENT PATH                       cycles=2            cycles=0
	-from    { op1[7]\
		   op2[7] }\
	-to      { res_reg[0]/D\
		   res_reg[1]/D\
		   res_reg[2]/D\
		   res_reg[3]/D\
		   res_reg[4]/D\
		   res_reg[5]/D\
		   res_reg[6]/D }
NONEXISTENT PATH                       cycles=2            cycles=0
	-from    { op1[8]\
		   op2[8] }\
	-to      { res_reg[0]/D\
		   res_reg[1]/D\
		   res_reg[2]/D\
		   res_reg[3]/D\
		   res_reg[4]/D\
		   res_reg[5]/D\
		   res_reg[6]/D\
		   res_reg[7]/D }
NONEXISTENT PATH                       cycles=2            cycles=0
	-from    { op1[9]\
		   op2[9] }\
	-to      { res_reg[0]/D\
		   res_reg[1]/D\
		   res_reg[2]/D\
		   res_reg[3]/D\
		   res_reg[4]/D\
		   res_reg[5]/D\
		   res_reg[6]/D\
		   res_reg[7]/D\
		   res_reg[8]/D }
NONEXISTENT PATH                       cycles=2            cycles=0
	-from    { op1[10]\
		   op2[10] }\
	-to      { res_reg[0]/D\
		   res_reg[1]/D\
		   res_reg[2]/D\
		   res_reg[3]/D\
		   res_reg[4]/D\
		   res_reg[5]/D\
		   res_reg[6]/D\
		   res_reg[7]/D\
		   res_reg[8]/D\
		   res_reg[9]/D }
NONEXISTENT PATH                       cycles=2            cycles=0
	-from    { op1[11]\
		   op2[11] }\
	-to      { res_reg[0]/D\
		   res_reg[10]/D\
		   res_reg[1]/D\
		   res_reg[2]/D\
		   res_reg[3]/D\
		   res_reg[4]/D\
		   res_reg[5]/D\
		   res_reg[6]/D\
		   res_reg[7]/D\
		   res_reg[8]/D\
		   res_reg[9]/D }
NONEXISTENT PATH                       cycles=2            cycles=0
	-from    { op1[12]\
		   op2[12] }\
	-to      { res_reg[0]/D\
		   res_reg[10]/D\
		   res_reg[11]/D\
		   res_reg[1]/D\
		   res_reg[2]/D\
		   res_reg[3]/D\
		   res_reg[4]/D\
		   res_reg[5]/D\
		   res_reg[6]/D\
		   res_reg[7]/D\
		   res_reg[8]/D\
		   res_reg[9]/D }
NONEXISTENT PATH                       cycles=2            cycles=0
	-from    { op1[13]\
		   op2[13] }\
	-to      { res_reg[0]/D\
		   res_reg[10]/D\
		   res_reg[11]/D\
		   res_reg[12]/D\
		   res_reg[1]/D\
		   res_reg[2]/D\
		   res_reg[3]/D\
		   res_reg[4]/D\
		   res_reg[5]/D\
		   res_reg[6]/D\
		   res_reg[7]/D\
		   res_reg[8]/D\
		   res_reg[9]/D }
NONEXISTENT PATH                       cycles=2            cycles=0
	-from    { op1[14]\
		   op2[14] }\
	-to      { res_reg[0]/D\
		   res_reg[10]/D\
		   res_reg[11]/D\
		   res_reg[12]/D\
		   res_reg[13]/D\
		   res_reg[1]/D\
		   res_reg[2]/D\
		   res_reg[3]/D\
		   res_reg[4]/D\
		   res_reg[5]/D\
		   res_reg[6]/D\
		   res_reg[7]/D\
		   res_reg[8]/D\
		   res_reg[9]/D }
NONEXISTENT PATH                       cycles=2            cycles=0
	-from    { op1[15]\
		   op2[15] }\
	-to      { res_reg[0]/D\
		   res_reg[10]/D\
		   res_reg[11]/D\
		   res_reg[12]/D\
		   res_reg[13]/D\
		   res_reg[14]/D\
		   res_reg[1]/D\
		   res_reg[2]/D\
		   res_reg[3]/D\
		   res_reg[4]/D\
		   res_reg[5]/D\
		   res_reg[6]/D\
		   res_reg[7]/D\
		   res_reg[8]/D\
		   res_reg[9]/D }

1
