{
  "sha": "d782d24b3297d0eebdc3c823bd41993e5d670c88",
  "node_id": "MDY6Q29tbWl0MTM4Njg2ODE6ZDc4MmQyNGIzMjk3ZDBlZWJkYzNjODIzYmQ0MTk5M2U1ZDY3MGM4OA==",
  "commit": {
    "author": {
      "name": "Andrew Burgess",
      "email": "andrew.burgess@embecosm.com",
      "date": "2021-02-15T16:07:48Z"
    },
    "committer": {
      "name": "Andrew Burgess",
      "email": "andrew.burgess@embecosm.com",
      "date": "2021-03-05T17:21:41Z"
    },
    "message": "gdb/riscv: make riscv target description names global\n\nA later commit will need the names of the RISC-V target description\nfeatures in files other than riscv-tdep.c.  This commit just makes the\nnames global strings that can be accessed from other riscv-*.c files.\n\nThere should be no user visible changes after this commit.\n\ngdb/ChangeLog:\n\n        * riscv-tdep.c (riscv_feature_name_csr): Define.\n        (riscv_feature_name_cpu): Define.\n        (riscv_feature_name_fpu): Define.\n        (riscv_feature_name_virtual): Define.\n        (riscv_xreg_feature): Use riscv_feature_name_cpu.\n        (riscv_freg_feature): Use riscv_feature_name_fpu.\n        (riscv_virtual_feature): Use riscv_feature_name_virtual.\n        (riscv_csr_feature): Use riscv_feature_name_csr.\n        * riscv-tdep.h (riscv_feature_name_csr): Declare.",
    "tree": {
      "sha": "0c294480083a2cfa40cc2770432beef83bf0150a",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/git/trees/0c294480083a2cfa40cc2770432beef83bf0150a"
    },
    "url": "https://api.github.com/repos/bminor/binutils-gdb/git/commits/d782d24b3297d0eebdc3c823bd41993e5d670c88",
    "comment_count": 0,
    "verification": {
      "verified": false,
      "reason": "unsigned",
      "signature": null,
      "payload": null
    }
  },
  "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/d782d24b3297d0eebdc3c823bd41993e5d670c88",
  "html_url": "https://github.com/bminor/binutils-gdb/commit/d782d24b3297d0eebdc3c823bd41993e5d670c88",
  "comments_url": "https://api.github.com/repos/bminor/binutils-gdb/commits/d782d24b3297d0eebdc3c823bd41993e5d670c88/comments",
  "author": {
    "login": "T-J-Teru",
    "id": 475372,
    "node_id": "MDQ6VXNlcjQ3NTM3Mg==",
    "avatar_url": "https://avatars.githubusercontent.com/u/475372?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/T-J-Teru",
    "html_url": "https://github.com/T-J-Teru",
    "followers_url": "https://api.github.com/users/T-J-Teru/followers",
    "following_url": "https://api.github.com/users/T-J-Teru/following{/other_user}",
    "gists_url": "https://api.github.com/users/T-J-Teru/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/T-J-Teru/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/T-J-Teru/subscriptions",
    "organizations_url": "https://api.github.com/users/T-J-Teru/orgs",
    "repos_url": "https://api.github.com/users/T-J-Teru/repos",
    "events_url": "https://api.github.com/users/T-J-Teru/events{/privacy}",
    "received_events_url": "https://api.github.com/users/T-J-Teru/received_events",
    "type": "User",
    "site_admin": false
  },
  "committer": {
    "login": "T-J-Teru",
    "id": 475372,
    "node_id": "MDQ6VXNlcjQ3NTM3Mg==",
    "avatar_url": "https://avatars.githubusercontent.com/u/475372?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/T-J-Teru",
    "html_url": "https://github.com/T-J-Teru",
    "followers_url": "https://api.github.com/users/T-J-Teru/followers",
    "following_url": "https://api.github.com/users/T-J-Teru/following{/other_user}",
    "gists_url": "https://api.github.com/users/T-J-Teru/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/T-J-Teru/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/T-J-Teru/subscriptions",
    "organizations_url": "https://api.github.com/users/T-J-Teru/orgs",
    "repos_url": "https://api.github.com/users/T-J-Teru/repos",
    "events_url": "https://api.github.com/users/T-J-Teru/events{/privacy}",
    "received_events_url": "https://api.github.com/users/T-J-Teru/received_events",
    "type": "User",
    "site_admin": false
  },
  "parents": [
    {
      "sha": "db6092f3aec43ea4d10efc5ff74274f04cdc0ad6",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/db6092f3aec43ea4d10efc5ff74274f04cdc0ad6",
      "html_url": "https://github.com/bminor/binutils-gdb/commit/db6092f3aec43ea4d10efc5ff74274f04cdc0ad6"
    }
  ],
  "stats": {
    "total": 29,
    "additions": 25,
    "deletions": 4
  },
  "files": [
    {
      "sha": "74d10f66ab4e3277318c5bb66fe9034e0e51b21e",
      "filename": "gdb/ChangeLog",
      "status": "modified",
      "additions": 12,
      "deletions": 0,
      "changes": 12,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/d782d24b3297d0eebdc3c823bd41993e5d670c88/gdb/ChangeLog",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/d782d24b3297d0eebdc3c823bd41993e5d670c88/gdb/ChangeLog",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gdb/ChangeLog?ref=d782d24b3297d0eebdc3c823bd41993e5d670c88",
      "patch": "@@ -1,3 +1,15 @@\n+2021-03-05  Andrew Burgess  <andrew.burgess@embecosm.com>\n+\n+\t* riscv-tdep.c (riscv_feature_name_csr): Define.\n+\t(riscv_feature_name_cpu): Define.\n+\t(riscv_feature_name_fpu): Define.\n+\t(riscv_feature_name_virtual): Define.\n+\t(riscv_xreg_feature): Use riscv_feature_name_cpu.\n+\t(riscv_freg_feature): Use riscv_feature_name_fpu.\n+\t(riscv_virtual_feature): Use riscv_feature_name_virtual.\n+\t(riscv_csr_feature): Use riscv_feature_name_csr.\n+\t* riscv-tdep.h (riscv_feature_name_csr): Declare.\n+\n 2021-03-05  Andrew Burgess  <andrew.burgess@embecosm.com>\n \t    Craig Blackmore  <craig.blackmore@embecosm.com>\n "
    },
    {
      "sha": "ca3efaf71cf893cc88ed3f515a08160bf844ccc9",
      "filename": "gdb/riscv-tdep.c",
      "status": "modified",
      "additions": 10,
      "deletions": 4,
      "changes": 14,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/d782d24b3297d0eebdc3c823bd41993e5d670c88/gdb/riscv-tdep.c",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/d782d24b3297d0eebdc3c823bd41993e5d670c88/gdb/riscv-tdep.c",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gdb/riscv-tdep.c?ref=d782d24b3297d0eebdc3c823bd41993e5d670c88",
      "patch": "@@ -94,6 +94,12 @@ static unsigned int riscv_debug_unwinder = 0;\n \n static unsigned int riscv_debug_gdbarch = 0;\n \n+/* The names of the RISC-V target description features.  */\n+const char *riscv_feature_name_csr = \"org.gnu.gdb.riscv.csr\";\n+static const char *riscv_feature_name_cpu = \"org.gnu.gdb.riscv.cpu\";\n+static const char *riscv_feature_name_fpu = \"org.gnu.gdb.riscv.fpu\";\n+static const char *riscv_feature_name_virtual = \"org.gnu.gdb.riscv.virtual\";\n+\n /* Cached information about a frame.  */\n \n struct riscv_unwind_cache\n@@ -257,7 +263,7 @@ riscv_register_feature::register_info::check\n struct riscv_xreg_feature : public riscv_register_feature\n {\n   riscv_xreg_feature ()\n-    : riscv_register_feature (\"org.gnu.gdb.riscv.cpu\")\n+    : riscv_register_feature (riscv_feature_name_cpu)\n   {\n     m_registers =  {\n       { RISCV_ZERO_REGNUM + 0, { \"zero\", \"x0\" } },\n@@ -354,7 +360,7 @@ static const struct riscv_xreg_feature riscv_xreg_feature;\n struct riscv_freg_feature : public riscv_register_feature\n {\n   riscv_freg_feature ()\n-    : riscv_register_feature (\"org.gnu.gdb.riscv.fpu\")\n+    : riscv_register_feature (riscv_feature_name_fpu)\n   {\n     m_registers =  {\n       { RISCV_FIRST_FP_REGNUM + 0, { \"ft0\", \"f0\" } },\n@@ -482,7 +488,7 @@ static const struct riscv_freg_feature riscv_freg_feature;\n struct riscv_virtual_feature : public riscv_register_feature\n {\n   riscv_virtual_feature ()\n-    : riscv_register_feature (\"org.gnu.gdb.riscv.virtual\")\n+    : riscv_register_feature (riscv_feature_name_virtual)\n   {\n     m_registers =  {\n       { RISCV_PRIV_REGNUM, { \"priv\" } }\n@@ -518,7 +524,7 @@ static const struct riscv_virtual_feature riscv_virtual_feature;\n struct riscv_csr_feature : public riscv_register_feature\n {\n   riscv_csr_feature ()\n-    : riscv_register_feature (\"org.gnu.gdb.riscv.csr\")\n+    : riscv_register_feature (riscv_feature_name_csr)\n   {\n     m_registers = {\n #define DECLARE_CSR(NAME,VALUE,CLASS,DEFINE_VER,ABORT_VER)\t\t\\"
    },
    {
      "sha": "154097df5d0f0ea84ca9f2e8e048af3e38c24304",
      "filename": "gdb/riscv-tdep.h",
      "status": "modified",
      "additions": 3,
      "deletions": 0,
      "changes": 3,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/d782d24b3297d0eebdc3c823bd41993e5d670c88/gdb/riscv-tdep.h",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/d782d24b3297d0eebdc3c823bd41993e5d670c88/gdb/riscv-tdep.h",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gdb/riscv-tdep.h?ref=d782d24b3297d0eebdc3c823bd41993e5d670c88",
      "patch": "@@ -160,4 +160,7 @@ extern void riscv_supply_regset (const struct regset *regset,\n \t\t\t\t  struct regcache *regcache, int regnum,\n \t\t\t\t  const void *regs, size_t len);\n \n+/* The names of the RISC-V target description features.  */\n+extern const char *riscv_feature_name_csr;\n+\n #endif /* RISCV_TDEP_H */"
    }
  ]
}