

================================================================
== Vivado HLS Report for 'cal'
================================================================
* Date:           Fri Mar 24 16:52:37 2023

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        Assignment4
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     4.170|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   13|   13|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      0|       0|    155|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|     239|    160|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    173|
|Register         |        0|      -|     321|     96|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     560|    584|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+-----------------------+---------+-------+-----+-----+
    |         Instance         |         Module        | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------+-----------------------+---------+-------+-----+-----+
    |cal_sdiv_9s_8s_9_13_1_U1  |cal_sdiv_9s_8s_9_13_1  |        0|      0|  239|  160|
    +--------------------------+-----------------------+---------+-------+-----+-----+
    |Total                     |                       |        0|      0|  239|  160|
    +--------------------------+-----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |ret_V_2_fu_129_p2                 |     *    |      0|  0|  41|           8|           8|
    |ret_V_fu_159_p2                   |     +    |      0|  0|  15|           9|           9|
    |ret_V_1_fu_142_p2                 |     -    |      0|  0|  15|           9|           9|
    |a_V_0_load_A                      |    and   |      0|  0|   2|           1|           1|
    |a_V_0_load_B                      |    and   |      0|  0|   2|           1|           1|
    |b_V_0_load_A                      |    and   |      0|  0|   2|           1|           1|
    |b_V_0_load_B                      |    and   |      0|  0|   2|           1|           1|
    |c_V_0_load_A                      |    and   |      0|  0|   2|           1|           1|
    |c_V_0_load_B                      |    and   |      0|  0|   2|           1|           1|
    |d_V_1_load_A                      |    and   |      0|  0|   2|           1|           1|
    |d_V_1_load_B                      |    and   |      0|  0|   2|           1|           1|
    |ret_V_4_fu_109_p2                 |    and   |      0|  0|   8|           8|           8|
    |a_V_0_state_cmp_full              |   icmp   |      0|  0|   8|           2|           1|
    |b_V_0_state_cmp_full              |   icmp   |      0|  0|   8|           2|           1|
    |c_V_0_state_cmp_full              |   icmp   |      0|  0|   8|           2|           1|
    |d_V_1_state_cmp_full              |   icmp   |      0|  0|   8|           2|           1|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state13_io               |    or    |      0|  0|   2|           1|           1|
    |ap_block_state14_io               |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ret_V_5_fu_100_p2                 |    or    |      0|  0|   8|           8|           8|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ret_V_6_fu_91_p2                  |    xor   |      0|  0|   8|           8|           8|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 155|          72|          69|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |a_V_0_data_out   |   9|          2|    8|         16|
    |a_V_0_state      |  15|          3|    2|          6|
    |a_V_TDATA_blk_n  |   9|          2|    1|          2|
    |b_V_0_data_out   |   9|          2|    8|         16|
    |b_V_0_state      |  15|          3|    2|          6|
    |b_V_TDATA_blk_n  |   9|          2|    1|          2|
    |c_V_0_data_out   |   9|          2|    8|         16|
    |c_V_0_state      |  15|          3|    2|          6|
    |c_V_TDATA_blk_n  |   9|          2|    1|          2|
    |d_V_1_data_in    |  41|          8|   16|        128|
    |d_V_1_data_out   |   9|          2|   16|         32|
    |d_V_1_state      |  15|          3|    2|          6|
    |d_V_TDATA_blk_n  |   9|          2|    1|          2|
    +-----------------+----+-----------+-----+-----------+
    |Total            | 173|         36|   68|        240|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |a_V_0_payload_A           |   8|   0|    8|          0|
    |a_V_0_payload_B           |   8|   0|    8|          0|
    |a_V_0_sel_rd              |   1|   0|    1|          0|
    |a_V_0_sel_wr              |   1|   0|    1|          0|
    |a_V_0_state               |   2|   0|    2|          0|
    |a_V_read_reg_180          |   8|   0|    8|          0|
    |ap_CS_fsm                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9   |   1|   0|    1|          0|
    |b_V_0_payload_A           |   8|   0|    8|          0|
    |b_V_0_payload_B           |   8|   0|    8|          0|
    |b_V_0_sel_rd              |   1|   0|    1|          0|
    |b_V_0_sel_wr              |   1|   0|    1|          0|
    |b_V_0_state               |   2|   0|    2|          0|
    |b_V_read_reg_170          |   8|   0|    8|          0|
    |c_V_0_payload_A           |   8|   0|    8|          0|
    |c_V_0_payload_B           |   8|   0|    8|          0|
    |c_V_0_sel_rd              |   1|   0|    1|          0|
    |c_V_0_sel_wr              |   1|   0|    1|          0|
    |c_V_0_state               |   2|   0|    2|          0|
    |d_V_1_payload_A           |  16|   0|   16|          0|
    |d_V_1_payload_B           |  16|   0|   16|          0|
    |d_V_1_sel_rd              |   1|   0|    1|          0|
    |d_V_1_sel_wr              |   1|   0|    1|          0|
    |d_V_1_state               |   2|   0|    2|          0|
    |tmp_reg_190               |   3|   0|    3|          0|
    |a_V_read_reg_180          |  64|  32|    8|          0|
    |b_V_read_reg_170          |  64|  32|    8|          0|
    |tmp_reg_190               |  64|  32|    3|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 321|  96|  148|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |      cal     | return value |
|ap_rst_n    |  in |    1| ap_ctrl_hs |      cal     | return value |
|ap_start    |  in |    1| ap_ctrl_hs |      cal     | return value |
|ap_done     | out |    1| ap_ctrl_hs |      cal     | return value |
|ap_idle     | out |    1| ap_ctrl_hs |      cal     | return value |
|ap_ready    | out |    1| ap_ctrl_hs |      cal     | return value |
|d_V_TREADY  |  in |    1|    axis    |      d_V     |    pointer   |
|d_V_TDATA   | out |   16|    axis    |      d_V     |    pointer   |
|d_V_TVALID  | out |    1|    axis    |      d_V     |    pointer   |
|a_V_TDATA   |  in |    8|    axis    |      a_V     |    scalar    |
|a_V_TVALID  |  in |    1|    axis    |      a_V     |    scalar    |
|a_V_TREADY  | out |    1|    axis    |      a_V     |    scalar    |
|b_V_TDATA   |  in |    8|    axis    |      b_V     |    scalar    |
|b_V_TVALID  |  in |    1|    axis    |      b_V     |    scalar    |
|b_V_TREADY  | out |    1|    axis    |      b_V     |    scalar    |
|c_V_TDATA   |  in |    8|    axis    |      c_V     |    scalar    |
|c_V_TVALID  |  in |    1|    axis    |      c_V     |    scalar    |
|c_V_TREADY  | out |    1|    axis    |      c_V     |    scalar    |
+------------+-----+-----+------------+--------------+--------------+

