
HW4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004530  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000017c  080046c0  080046c0  000146c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800483c  0800483c  00020078  2**0
                  CONTENTS
  4 .ARM          00000008  0800483c  0800483c  0001483c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004844  08004844  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004844  08004844  00014844  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004848  08004848  00014848  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  0800484c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020078  2**0
                  CONTENTS
 10 .bss          000015e0  20000078  20000078  00020078  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20001658  20001658  00020078  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 13 .debug_info   00010705  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002468  00000000  00000000  000307ad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000e98  00000000  00000000  00032c18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000db0  00000000  00000000  00033ab0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00021b6b  00000000  00000000  00034860  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001111d  00000000  00000000  000563cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d18e5  00000000  00000000  000674e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00138dcd  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000040a4  00000000  00000000  00138e20  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000078 	.word	0x20000078
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080046a8 	.word	0x080046a8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000007c 	.word	0x2000007c
 80001cc:	080046a8 	.word	0x080046a8

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b974 	b.w	8000580 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	468e      	mov	lr, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	d14d      	bne.n	800035a <__udivmoddi4+0xaa>
 80002be:	428a      	cmp	r2, r1
 80002c0:	4694      	mov	ip, r2
 80002c2:	d969      	bls.n	8000398 <__udivmoddi4+0xe8>
 80002c4:	fab2 f282 	clz	r2, r2
 80002c8:	b152      	cbz	r2, 80002e0 <__udivmoddi4+0x30>
 80002ca:	fa01 f302 	lsl.w	r3, r1, r2
 80002ce:	f1c2 0120 	rsb	r1, r2, #32
 80002d2:	fa20 f101 	lsr.w	r1, r0, r1
 80002d6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002da:	ea41 0e03 	orr.w	lr, r1, r3
 80002de:	4094      	lsls	r4, r2
 80002e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002e4:	0c21      	lsrs	r1, r4, #16
 80002e6:	fbbe f6f8 	udiv	r6, lr, r8
 80002ea:	fa1f f78c 	uxth.w	r7, ip
 80002ee:	fb08 e316 	mls	r3, r8, r6, lr
 80002f2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002f6:	fb06 f107 	mul.w	r1, r6, r7
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f106 30ff 	add.w	r0, r6, #4294967295
 8000306:	f080 811f 	bcs.w	8000548 <__udivmoddi4+0x298>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 811c 	bls.w	8000548 <__udivmoddi4+0x298>
 8000310:	3e02      	subs	r6, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a5b      	subs	r3, r3, r1
 8000316:	b2a4      	uxth	r4, r4
 8000318:	fbb3 f0f8 	udiv	r0, r3, r8
 800031c:	fb08 3310 	mls	r3, r8, r0, r3
 8000320:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000324:	fb00 f707 	mul.w	r7, r0, r7
 8000328:	42a7      	cmp	r7, r4
 800032a:	d90a      	bls.n	8000342 <__udivmoddi4+0x92>
 800032c:	eb1c 0404 	adds.w	r4, ip, r4
 8000330:	f100 33ff 	add.w	r3, r0, #4294967295
 8000334:	f080 810a 	bcs.w	800054c <__udivmoddi4+0x29c>
 8000338:	42a7      	cmp	r7, r4
 800033a:	f240 8107 	bls.w	800054c <__udivmoddi4+0x29c>
 800033e:	4464      	add	r4, ip
 8000340:	3802      	subs	r0, #2
 8000342:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000346:	1be4      	subs	r4, r4, r7
 8000348:	2600      	movs	r6, #0
 800034a:	b11d      	cbz	r5, 8000354 <__udivmoddi4+0xa4>
 800034c:	40d4      	lsrs	r4, r2
 800034e:	2300      	movs	r3, #0
 8000350:	e9c5 4300 	strd	r4, r3, [r5]
 8000354:	4631      	mov	r1, r6
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d909      	bls.n	8000372 <__udivmoddi4+0xc2>
 800035e:	2d00      	cmp	r5, #0
 8000360:	f000 80ef 	beq.w	8000542 <__udivmoddi4+0x292>
 8000364:	2600      	movs	r6, #0
 8000366:	e9c5 0100 	strd	r0, r1, [r5]
 800036a:	4630      	mov	r0, r6
 800036c:	4631      	mov	r1, r6
 800036e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000372:	fab3 f683 	clz	r6, r3
 8000376:	2e00      	cmp	r6, #0
 8000378:	d14a      	bne.n	8000410 <__udivmoddi4+0x160>
 800037a:	428b      	cmp	r3, r1
 800037c:	d302      	bcc.n	8000384 <__udivmoddi4+0xd4>
 800037e:	4282      	cmp	r2, r0
 8000380:	f200 80f9 	bhi.w	8000576 <__udivmoddi4+0x2c6>
 8000384:	1a84      	subs	r4, r0, r2
 8000386:	eb61 0303 	sbc.w	r3, r1, r3
 800038a:	2001      	movs	r0, #1
 800038c:	469e      	mov	lr, r3
 800038e:	2d00      	cmp	r5, #0
 8000390:	d0e0      	beq.n	8000354 <__udivmoddi4+0xa4>
 8000392:	e9c5 4e00 	strd	r4, lr, [r5]
 8000396:	e7dd      	b.n	8000354 <__udivmoddi4+0xa4>
 8000398:	b902      	cbnz	r2, 800039c <__udivmoddi4+0xec>
 800039a:	deff      	udf	#255	; 0xff
 800039c:	fab2 f282 	clz	r2, r2
 80003a0:	2a00      	cmp	r2, #0
 80003a2:	f040 8092 	bne.w	80004ca <__udivmoddi4+0x21a>
 80003a6:	eba1 010c 	sub.w	r1, r1, ip
 80003aa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003ae:	fa1f fe8c 	uxth.w	lr, ip
 80003b2:	2601      	movs	r6, #1
 80003b4:	0c20      	lsrs	r0, r4, #16
 80003b6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ba:	fb07 1113 	mls	r1, r7, r3, r1
 80003be:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003c2:	fb0e f003 	mul.w	r0, lr, r3
 80003c6:	4288      	cmp	r0, r1
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x12c>
 80003ca:	eb1c 0101 	adds.w	r1, ip, r1
 80003ce:	f103 38ff 	add.w	r8, r3, #4294967295
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x12a>
 80003d4:	4288      	cmp	r0, r1
 80003d6:	f200 80cb 	bhi.w	8000570 <__udivmoddi4+0x2c0>
 80003da:	4643      	mov	r3, r8
 80003dc:	1a09      	subs	r1, r1, r0
 80003de:	b2a4      	uxth	r4, r4
 80003e0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003e4:	fb07 1110 	mls	r1, r7, r0, r1
 80003e8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003ec:	fb0e fe00 	mul.w	lr, lr, r0
 80003f0:	45a6      	cmp	lr, r4
 80003f2:	d908      	bls.n	8000406 <__udivmoddi4+0x156>
 80003f4:	eb1c 0404 	adds.w	r4, ip, r4
 80003f8:	f100 31ff 	add.w	r1, r0, #4294967295
 80003fc:	d202      	bcs.n	8000404 <__udivmoddi4+0x154>
 80003fe:	45a6      	cmp	lr, r4
 8000400:	f200 80bb 	bhi.w	800057a <__udivmoddi4+0x2ca>
 8000404:	4608      	mov	r0, r1
 8000406:	eba4 040e 	sub.w	r4, r4, lr
 800040a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800040e:	e79c      	b.n	800034a <__udivmoddi4+0x9a>
 8000410:	f1c6 0720 	rsb	r7, r6, #32
 8000414:	40b3      	lsls	r3, r6
 8000416:	fa22 fc07 	lsr.w	ip, r2, r7
 800041a:	ea4c 0c03 	orr.w	ip, ip, r3
 800041e:	fa20 f407 	lsr.w	r4, r0, r7
 8000422:	fa01 f306 	lsl.w	r3, r1, r6
 8000426:	431c      	orrs	r4, r3
 8000428:	40f9      	lsrs	r1, r7
 800042a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800042e:	fa00 f306 	lsl.w	r3, r0, r6
 8000432:	fbb1 f8f9 	udiv	r8, r1, r9
 8000436:	0c20      	lsrs	r0, r4, #16
 8000438:	fa1f fe8c 	uxth.w	lr, ip
 800043c:	fb09 1118 	mls	r1, r9, r8, r1
 8000440:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000444:	fb08 f00e 	mul.w	r0, r8, lr
 8000448:	4288      	cmp	r0, r1
 800044a:	fa02 f206 	lsl.w	r2, r2, r6
 800044e:	d90b      	bls.n	8000468 <__udivmoddi4+0x1b8>
 8000450:	eb1c 0101 	adds.w	r1, ip, r1
 8000454:	f108 3aff 	add.w	sl, r8, #4294967295
 8000458:	f080 8088 	bcs.w	800056c <__udivmoddi4+0x2bc>
 800045c:	4288      	cmp	r0, r1
 800045e:	f240 8085 	bls.w	800056c <__udivmoddi4+0x2bc>
 8000462:	f1a8 0802 	sub.w	r8, r8, #2
 8000466:	4461      	add	r1, ip
 8000468:	1a09      	subs	r1, r1, r0
 800046a:	b2a4      	uxth	r4, r4
 800046c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000470:	fb09 1110 	mls	r1, r9, r0, r1
 8000474:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000478:	fb00 fe0e 	mul.w	lr, r0, lr
 800047c:	458e      	cmp	lr, r1
 800047e:	d908      	bls.n	8000492 <__udivmoddi4+0x1e2>
 8000480:	eb1c 0101 	adds.w	r1, ip, r1
 8000484:	f100 34ff 	add.w	r4, r0, #4294967295
 8000488:	d26c      	bcs.n	8000564 <__udivmoddi4+0x2b4>
 800048a:	458e      	cmp	lr, r1
 800048c:	d96a      	bls.n	8000564 <__udivmoddi4+0x2b4>
 800048e:	3802      	subs	r0, #2
 8000490:	4461      	add	r1, ip
 8000492:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000496:	fba0 9402 	umull	r9, r4, r0, r2
 800049a:	eba1 010e 	sub.w	r1, r1, lr
 800049e:	42a1      	cmp	r1, r4
 80004a0:	46c8      	mov	r8, r9
 80004a2:	46a6      	mov	lr, r4
 80004a4:	d356      	bcc.n	8000554 <__udivmoddi4+0x2a4>
 80004a6:	d053      	beq.n	8000550 <__udivmoddi4+0x2a0>
 80004a8:	b15d      	cbz	r5, 80004c2 <__udivmoddi4+0x212>
 80004aa:	ebb3 0208 	subs.w	r2, r3, r8
 80004ae:	eb61 010e 	sbc.w	r1, r1, lr
 80004b2:	fa01 f707 	lsl.w	r7, r1, r7
 80004b6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ba:	40f1      	lsrs	r1, r6
 80004bc:	431f      	orrs	r7, r3
 80004be:	e9c5 7100 	strd	r7, r1, [r5]
 80004c2:	2600      	movs	r6, #0
 80004c4:	4631      	mov	r1, r6
 80004c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ca:	f1c2 0320 	rsb	r3, r2, #32
 80004ce:	40d8      	lsrs	r0, r3
 80004d0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004d4:	fa21 f303 	lsr.w	r3, r1, r3
 80004d8:	4091      	lsls	r1, r2
 80004da:	4301      	orrs	r1, r0
 80004dc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004e0:	fa1f fe8c 	uxth.w	lr, ip
 80004e4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004e8:	fb07 3610 	mls	r6, r7, r0, r3
 80004ec:	0c0b      	lsrs	r3, r1, #16
 80004ee:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004f2:	fb00 f60e 	mul.w	r6, r0, lr
 80004f6:	429e      	cmp	r6, r3
 80004f8:	fa04 f402 	lsl.w	r4, r4, r2
 80004fc:	d908      	bls.n	8000510 <__udivmoddi4+0x260>
 80004fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000502:	f100 38ff 	add.w	r8, r0, #4294967295
 8000506:	d22f      	bcs.n	8000568 <__udivmoddi4+0x2b8>
 8000508:	429e      	cmp	r6, r3
 800050a:	d92d      	bls.n	8000568 <__udivmoddi4+0x2b8>
 800050c:	3802      	subs	r0, #2
 800050e:	4463      	add	r3, ip
 8000510:	1b9b      	subs	r3, r3, r6
 8000512:	b289      	uxth	r1, r1
 8000514:	fbb3 f6f7 	udiv	r6, r3, r7
 8000518:	fb07 3316 	mls	r3, r7, r6, r3
 800051c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000520:	fb06 f30e 	mul.w	r3, r6, lr
 8000524:	428b      	cmp	r3, r1
 8000526:	d908      	bls.n	800053a <__udivmoddi4+0x28a>
 8000528:	eb1c 0101 	adds.w	r1, ip, r1
 800052c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000530:	d216      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000532:	428b      	cmp	r3, r1
 8000534:	d914      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000536:	3e02      	subs	r6, #2
 8000538:	4461      	add	r1, ip
 800053a:	1ac9      	subs	r1, r1, r3
 800053c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000540:	e738      	b.n	80003b4 <__udivmoddi4+0x104>
 8000542:	462e      	mov	r6, r5
 8000544:	4628      	mov	r0, r5
 8000546:	e705      	b.n	8000354 <__udivmoddi4+0xa4>
 8000548:	4606      	mov	r6, r0
 800054a:	e6e3      	b.n	8000314 <__udivmoddi4+0x64>
 800054c:	4618      	mov	r0, r3
 800054e:	e6f8      	b.n	8000342 <__udivmoddi4+0x92>
 8000550:	454b      	cmp	r3, r9
 8000552:	d2a9      	bcs.n	80004a8 <__udivmoddi4+0x1f8>
 8000554:	ebb9 0802 	subs.w	r8, r9, r2
 8000558:	eb64 0e0c 	sbc.w	lr, r4, ip
 800055c:	3801      	subs	r0, #1
 800055e:	e7a3      	b.n	80004a8 <__udivmoddi4+0x1f8>
 8000560:	4646      	mov	r6, r8
 8000562:	e7ea      	b.n	800053a <__udivmoddi4+0x28a>
 8000564:	4620      	mov	r0, r4
 8000566:	e794      	b.n	8000492 <__udivmoddi4+0x1e2>
 8000568:	4640      	mov	r0, r8
 800056a:	e7d1      	b.n	8000510 <__udivmoddi4+0x260>
 800056c:	46d0      	mov	r8, sl
 800056e:	e77b      	b.n	8000468 <__udivmoddi4+0x1b8>
 8000570:	3b02      	subs	r3, #2
 8000572:	4461      	add	r1, ip
 8000574:	e732      	b.n	80003dc <__udivmoddi4+0x12c>
 8000576:	4630      	mov	r0, r6
 8000578:	e709      	b.n	800038e <__udivmoddi4+0xde>
 800057a:	4464      	add	r4, ip
 800057c:	3802      	subs	r0, #2
 800057e:	e742      	b.n	8000406 <__udivmoddi4+0x156>

08000580 <__aeabi_idiv0>:
 8000580:	4770      	bx	lr
 8000582:	bf00      	nop

08000584 <red_LED_task>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void red_LED_task(void *pvParameters)
{
 8000584:	b580      	push	{r7, lr}
 8000586:	b082      	sub	sp, #8
 8000588:	af00      	add	r7, sp, #0
 800058a:	6078      	str	r0, [r7, #4]
	while (1) {
		HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_14);
 800058c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000590:	4803      	ldr	r0, [pc, #12]	; (80005a0 <red_LED_task+0x1c>)
 8000592:	f000 fe73 	bl	800127c <HAL_GPIO_TogglePin>
		vTaskDelay(500);
 8000596:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800059a:	f002 fc2f 	bl	8002dfc <vTaskDelay>
		HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_14);
 800059e:	e7f5      	b.n	800058c <red_LED_task+0x8>
 80005a0:	40020c00 	.word	0x40020c00

080005a4 <green_LED_task>:
	}
}

void green_LED_task(void *pvParameters)
{
 80005a4:	b580      	push	{r7, lr}
 80005a6:	b082      	sub	sp, #8
 80005a8:	af00      	add	r7, sp, #0
 80005aa:	6078      	str	r0, [r7, #4]
	while (1) {
		HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12);
 80005ac:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80005b0:	4803      	ldr	r0, [pc, #12]	; (80005c0 <green_LED_task+0x1c>)
 80005b2:	f000 fe63 	bl	800127c <HAL_GPIO_TogglePin>
		vTaskDelay(1000);
 80005b6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80005ba:	f002 fc1f 	bl	8002dfc <vTaskDelay>
		HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12);
 80005be:	e7f5      	b.n	80005ac <green_LED_task+0x8>
 80005c0:	40020c00 	.word	0x40020c00

080005c4 <task1>:
	}
}

void task1(void *pvParameters)
{
 80005c4:	b580      	push	{r7, lr}
 80005c6:	b082      	sub	sp, #8
 80005c8:	af00      	add	r7, sp, #0
 80005ca:	6078      	str	r0, [r7, #4]
    while (1) {
        vTaskDelete(NULL);
 80005cc:	2000      	movs	r0, #0
 80005ce:	f002 fb85 	bl	8002cdc <vTaskDelete>
 80005d2:	e7fb      	b.n	80005cc <task1+0x8>

080005d4 <task2>:
    }
}

void task2(void *pvParameters)
{
 80005d4:	b580      	push	{r7, lr}
 80005d6:	b082      	sub	sp, #8
 80005d8:	af00      	add	r7, sp, #0
 80005da:	6078      	str	r0, [r7, #4]
    while (1) {
        vTaskDelete(NULL);
 80005dc:	2000      	movs	r0, #0
 80005de:	f002 fb7d 	bl	8002cdc <vTaskDelete>
 80005e2:	e7fb      	b.n	80005dc <task2+0x8>

080005e4 <task3>:
    }
}

void task3(void *pvParameters)
{
 80005e4:	b580      	push	{r7, lr}
 80005e6:	b082      	sub	sp, #8
 80005e8:	af00      	add	r7, sp, #0
 80005ea:	6078      	str	r0, [r7, #4]
    while (1) {
        vTaskDelete(NULL);
 80005ec:	2000      	movs	r0, #0
 80005ee:	f002 fb75 	bl	8002cdc <vTaskDelete>
 80005f2:	e7fb      	b.n	80005ec <task3+0x8>

080005f4 <print_task>:
    }
}

void print_task(void *pvParameters)
{
 80005f4:	b580      	push	{r7, lr}
 80005f6:	b082      	sub	sp, #8
 80005f8:	af00      	add	r7, sp, #0
 80005fa:	6078      	str	r0, [r7, #4]
    while (1) {
		vPrintFreeList();
 80005fc:	f003 fb32 	bl	8003c64 <vPrintFreeList>
		vTaskDelay(3000);
 8000600:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8000604:	f002 fbfa 	bl	8002dfc <vTaskDelay>
		vPrintFreeList();
 8000608:	e7f8      	b.n	80005fc <print_task+0x8>
	...

0800060c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800060c:	b580      	push	{r7, lr}
 800060e:	b082      	sub	sp, #8
 8000610:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000612:	f000 fb73 	bl	8000cfc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000616:	f000 f85b 	bl	80006d0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800061a:	f000 f8ed 	bl	80007f8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800061e:	f000 f8c1 	bl	80007a4 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  xTaskCreate(red_LED_task, "RED_LED", 100, NULL, 0, NULL);
 8000622:	2300      	movs	r3, #0
 8000624:	9301      	str	r3, [sp, #4]
 8000626:	2300      	movs	r3, #0
 8000628:	9300      	str	r3, [sp, #0]
 800062a:	2300      	movs	r3, #0
 800062c:	2264      	movs	r2, #100	; 0x64
 800062e:	491c      	ldr	r1, [pc, #112]	; (80006a0 <main+0x94>)
 8000630:	481c      	ldr	r0, [pc, #112]	; (80006a4 <main+0x98>)
 8000632:	f002 f9eb 	bl	8002a0c <xTaskCreate>
  xTaskCreate(task1, "TASK1", 50, NULL, 0, NULL);
 8000636:	2300      	movs	r3, #0
 8000638:	9301      	str	r3, [sp, #4]
 800063a:	2300      	movs	r3, #0
 800063c:	9300      	str	r3, [sp, #0]
 800063e:	2300      	movs	r3, #0
 8000640:	2232      	movs	r2, #50	; 0x32
 8000642:	4919      	ldr	r1, [pc, #100]	; (80006a8 <main+0x9c>)
 8000644:	4819      	ldr	r0, [pc, #100]	; (80006ac <main+0xa0>)
 8000646:	f002 f9e1 	bl	8002a0c <xTaskCreate>
  xTaskCreate(task2, "TASK2", 30, NULL, 0, NULL);
 800064a:	2300      	movs	r3, #0
 800064c:	9301      	str	r3, [sp, #4]
 800064e:	2300      	movs	r3, #0
 8000650:	9300      	str	r3, [sp, #0]
 8000652:	2300      	movs	r3, #0
 8000654:	221e      	movs	r2, #30
 8000656:	4916      	ldr	r1, [pc, #88]	; (80006b0 <main+0xa4>)
 8000658:	4816      	ldr	r0, [pc, #88]	; (80006b4 <main+0xa8>)
 800065a:	f002 f9d7 	bl	8002a0c <xTaskCreate>
  xTaskCreate(green_LED_task, "GREEN_LED", 130, NULL, 0, NULL);
 800065e:	2300      	movs	r3, #0
 8000660:	9301      	str	r3, [sp, #4]
 8000662:	2300      	movs	r3, #0
 8000664:	9300      	str	r3, [sp, #0]
 8000666:	2300      	movs	r3, #0
 8000668:	2282      	movs	r2, #130	; 0x82
 800066a:	4913      	ldr	r1, [pc, #76]	; (80006b8 <main+0xac>)
 800066c:	4813      	ldr	r0, [pc, #76]	; (80006bc <main+0xb0>)
 800066e:	f002 f9cd 	bl	8002a0c <xTaskCreate>
  xTaskCreate(task3, "TASK3", 40, NULL, 0, NULL);
 8000672:	2300      	movs	r3, #0
 8000674:	9301      	str	r3, [sp, #4]
 8000676:	2300      	movs	r3, #0
 8000678:	9300      	str	r3, [sp, #0]
 800067a:	2300      	movs	r3, #0
 800067c:	2228      	movs	r2, #40	; 0x28
 800067e:	4910      	ldr	r1, [pc, #64]	; (80006c0 <main+0xb4>)
 8000680:	4810      	ldr	r0, [pc, #64]	; (80006c4 <main+0xb8>)
 8000682:	f002 f9c3 	bl	8002a0c <xTaskCreate>
  xTaskCreate(print_task, "PRINT", 130, NULL, 0, NULL);
 8000686:	2300      	movs	r3, #0
 8000688:	9301      	str	r3, [sp, #4]
 800068a:	2300      	movs	r3, #0
 800068c:	9300      	str	r3, [sp, #0]
 800068e:	2300      	movs	r3, #0
 8000690:	2282      	movs	r2, #130	; 0x82
 8000692:	490d      	ldr	r1, [pc, #52]	; (80006c8 <main+0xbc>)
 8000694:	480d      	ldr	r0, [pc, #52]	; (80006cc <main+0xc0>)
 8000696:	f002 f9b9 	bl	8002a0c <xTaskCreate>
  vTaskStartScheduler();
 800069a:	f002 fbe3 	bl	8002e64 <vTaskStartScheduler>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800069e:	e7fe      	b.n	800069e <main+0x92>
 80006a0:	080046c0 	.word	0x080046c0
 80006a4:	08000585 	.word	0x08000585
 80006a8:	080046c8 	.word	0x080046c8
 80006ac:	080005c5 	.word	0x080005c5
 80006b0:	080046d0 	.word	0x080046d0
 80006b4:	080005d5 	.word	0x080005d5
 80006b8:	080046d8 	.word	0x080046d8
 80006bc:	080005a5 	.word	0x080005a5
 80006c0:	080046e4 	.word	0x080046e4
 80006c4:	080005e5 	.word	0x080005e5
 80006c8:	080046ec 	.word	0x080046ec
 80006cc:	080005f5 	.word	0x080005f5

080006d0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006d0:	b580      	push	{r7, lr}
 80006d2:	b094      	sub	sp, #80	; 0x50
 80006d4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006d6:	f107 0320 	add.w	r3, r7, #32
 80006da:	2230      	movs	r2, #48	; 0x30
 80006dc:	2100      	movs	r1, #0
 80006de:	4618      	mov	r0, r3
 80006e0:	f003 fb72 	bl	8003dc8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006e4:	f107 030c 	add.w	r3, r7, #12
 80006e8:	2200      	movs	r2, #0
 80006ea:	601a      	str	r2, [r3, #0]
 80006ec:	605a      	str	r2, [r3, #4]
 80006ee:	609a      	str	r2, [r3, #8]
 80006f0:	60da      	str	r2, [r3, #12]
 80006f2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80006f4:	2300      	movs	r3, #0
 80006f6:	60bb      	str	r3, [r7, #8]
 80006f8:	4b28      	ldr	r3, [pc, #160]	; (800079c <SystemClock_Config+0xcc>)
 80006fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006fc:	4a27      	ldr	r2, [pc, #156]	; (800079c <SystemClock_Config+0xcc>)
 80006fe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000702:	6413      	str	r3, [r2, #64]	; 0x40
 8000704:	4b25      	ldr	r3, [pc, #148]	; (800079c <SystemClock_Config+0xcc>)
 8000706:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000708:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800070c:	60bb      	str	r3, [r7, #8]
 800070e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000710:	2300      	movs	r3, #0
 8000712:	607b      	str	r3, [r7, #4]
 8000714:	4b22      	ldr	r3, [pc, #136]	; (80007a0 <SystemClock_Config+0xd0>)
 8000716:	681b      	ldr	r3, [r3, #0]
 8000718:	4a21      	ldr	r2, [pc, #132]	; (80007a0 <SystemClock_Config+0xd0>)
 800071a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800071e:	6013      	str	r3, [r2, #0]
 8000720:	4b1f      	ldr	r3, [pc, #124]	; (80007a0 <SystemClock_Config+0xd0>)
 8000722:	681b      	ldr	r3, [r3, #0]
 8000724:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000728:	607b      	str	r3, [r7, #4]
 800072a:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800072c:	2302      	movs	r3, #2
 800072e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000730:	2301      	movs	r3, #1
 8000732:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000734:	2310      	movs	r3, #16
 8000736:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000738:	2302      	movs	r3, #2
 800073a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800073c:	2300      	movs	r3, #0
 800073e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000740:	2308      	movs	r3, #8
 8000742:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 50;
 8000744:	2332      	movs	r3, #50	; 0x32
 8000746:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000748:	2304      	movs	r3, #4
 800074a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800074c:	2307      	movs	r3, #7
 800074e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000750:	f107 0320 	add.w	r3, r7, #32
 8000754:	4618      	mov	r0, r3
 8000756:	f000 fdab 	bl	80012b0 <HAL_RCC_OscConfig>
 800075a:	4603      	mov	r3, r0
 800075c:	2b00      	cmp	r3, #0
 800075e:	d001      	beq.n	8000764 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000760:	f000 f948 	bl	80009f4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000764:	230f      	movs	r3, #15
 8000766:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000768:	2302      	movs	r3, #2
 800076a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800076c:	2300      	movs	r3, #0
 800076e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000770:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000774:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000776:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800077a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800077c:	f107 030c 	add.w	r3, r7, #12
 8000780:	2100      	movs	r1, #0
 8000782:	4618      	mov	r0, r3
 8000784:	f001 f80c 	bl	80017a0 <HAL_RCC_ClockConfig>
 8000788:	4603      	mov	r3, r0
 800078a:	2b00      	cmp	r3, #0
 800078c:	d001      	beq.n	8000792 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800078e:	f000 f931 	bl	80009f4 <Error_Handler>
  }
}
 8000792:	bf00      	nop
 8000794:	3750      	adds	r7, #80	; 0x50
 8000796:	46bd      	mov	sp, r7
 8000798:	bd80      	pop	{r7, pc}
 800079a:	bf00      	nop
 800079c:	40023800 	.word	0x40023800
 80007a0:	40007000 	.word	0x40007000

080007a4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80007a4:	b580      	push	{r7, lr}
 80007a6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80007a8:	4b11      	ldr	r3, [pc, #68]	; (80007f0 <MX_USART2_UART_Init+0x4c>)
 80007aa:	4a12      	ldr	r2, [pc, #72]	; (80007f4 <MX_USART2_UART_Init+0x50>)
 80007ac:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80007ae:	4b10      	ldr	r3, [pc, #64]	; (80007f0 <MX_USART2_UART_Init+0x4c>)
 80007b0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80007b4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80007b6:	4b0e      	ldr	r3, [pc, #56]	; (80007f0 <MX_USART2_UART_Init+0x4c>)
 80007b8:	2200      	movs	r2, #0
 80007ba:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80007bc:	4b0c      	ldr	r3, [pc, #48]	; (80007f0 <MX_USART2_UART_Init+0x4c>)
 80007be:	2200      	movs	r2, #0
 80007c0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80007c2:	4b0b      	ldr	r3, [pc, #44]	; (80007f0 <MX_USART2_UART_Init+0x4c>)
 80007c4:	2200      	movs	r2, #0
 80007c6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80007c8:	4b09      	ldr	r3, [pc, #36]	; (80007f0 <MX_USART2_UART_Init+0x4c>)
 80007ca:	220c      	movs	r2, #12
 80007cc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007ce:	4b08      	ldr	r3, [pc, #32]	; (80007f0 <MX_USART2_UART_Init+0x4c>)
 80007d0:	2200      	movs	r2, #0
 80007d2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80007d4:	4b06      	ldr	r3, [pc, #24]	; (80007f0 <MX_USART2_UART_Init+0x4c>)
 80007d6:	2200      	movs	r2, #0
 80007d8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80007da:	4805      	ldr	r0, [pc, #20]	; (80007f0 <MX_USART2_UART_Init+0x4c>)
 80007dc:	f001 fca0 	bl	8002120 <HAL_UART_Init>
 80007e0:	4603      	mov	r3, r0
 80007e2:	2b00      	cmp	r3, #0
 80007e4:	d001      	beq.n	80007ea <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80007e6:	f000 f905 	bl	80009f4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80007ea:	bf00      	nop
 80007ec:	bd80      	pop	{r7, pc}
 80007ee:	bf00      	nop
 80007f0:	20000094 	.word	0x20000094
 80007f4:	40004400 	.word	0x40004400

080007f8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007f8:	b580      	push	{r7, lr}
 80007fa:	b08c      	sub	sp, #48	; 0x30
 80007fc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007fe:	f107 031c 	add.w	r3, r7, #28
 8000802:	2200      	movs	r2, #0
 8000804:	601a      	str	r2, [r3, #0]
 8000806:	605a      	str	r2, [r3, #4]
 8000808:	609a      	str	r2, [r3, #8]
 800080a:	60da      	str	r2, [r3, #12]
 800080c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800080e:	2300      	movs	r3, #0
 8000810:	61bb      	str	r3, [r7, #24]
 8000812:	4b6a      	ldr	r3, [pc, #424]	; (80009bc <MX_GPIO_Init+0x1c4>)
 8000814:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000816:	4a69      	ldr	r2, [pc, #420]	; (80009bc <MX_GPIO_Init+0x1c4>)
 8000818:	f043 0310 	orr.w	r3, r3, #16
 800081c:	6313      	str	r3, [r2, #48]	; 0x30
 800081e:	4b67      	ldr	r3, [pc, #412]	; (80009bc <MX_GPIO_Init+0x1c4>)
 8000820:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000822:	f003 0310 	and.w	r3, r3, #16
 8000826:	61bb      	str	r3, [r7, #24]
 8000828:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800082a:	2300      	movs	r3, #0
 800082c:	617b      	str	r3, [r7, #20]
 800082e:	4b63      	ldr	r3, [pc, #396]	; (80009bc <MX_GPIO_Init+0x1c4>)
 8000830:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000832:	4a62      	ldr	r2, [pc, #392]	; (80009bc <MX_GPIO_Init+0x1c4>)
 8000834:	f043 0304 	orr.w	r3, r3, #4
 8000838:	6313      	str	r3, [r2, #48]	; 0x30
 800083a:	4b60      	ldr	r3, [pc, #384]	; (80009bc <MX_GPIO_Init+0x1c4>)
 800083c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800083e:	f003 0304 	and.w	r3, r3, #4
 8000842:	617b      	str	r3, [r7, #20]
 8000844:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000846:	2300      	movs	r3, #0
 8000848:	613b      	str	r3, [r7, #16]
 800084a:	4b5c      	ldr	r3, [pc, #368]	; (80009bc <MX_GPIO_Init+0x1c4>)
 800084c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800084e:	4a5b      	ldr	r2, [pc, #364]	; (80009bc <MX_GPIO_Init+0x1c4>)
 8000850:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000854:	6313      	str	r3, [r2, #48]	; 0x30
 8000856:	4b59      	ldr	r3, [pc, #356]	; (80009bc <MX_GPIO_Init+0x1c4>)
 8000858:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800085a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800085e:	613b      	str	r3, [r7, #16]
 8000860:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000862:	2300      	movs	r3, #0
 8000864:	60fb      	str	r3, [r7, #12]
 8000866:	4b55      	ldr	r3, [pc, #340]	; (80009bc <MX_GPIO_Init+0x1c4>)
 8000868:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800086a:	4a54      	ldr	r2, [pc, #336]	; (80009bc <MX_GPIO_Init+0x1c4>)
 800086c:	f043 0301 	orr.w	r3, r3, #1
 8000870:	6313      	str	r3, [r2, #48]	; 0x30
 8000872:	4b52      	ldr	r3, [pc, #328]	; (80009bc <MX_GPIO_Init+0x1c4>)
 8000874:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000876:	f003 0301 	and.w	r3, r3, #1
 800087a:	60fb      	str	r3, [r7, #12]
 800087c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800087e:	2300      	movs	r3, #0
 8000880:	60bb      	str	r3, [r7, #8]
 8000882:	4b4e      	ldr	r3, [pc, #312]	; (80009bc <MX_GPIO_Init+0x1c4>)
 8000884:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000886:	4a4d      	ldr	r2, [pc, #308]	; (80009bc <MX_GPIO_Init+0x1c4>)
 8000888:	f043 0302 	orr.w	r3, r3, #2
 800088c:	6313      	str	r3, [r2, #48]	; 0x30
 800088e:	4b4b      	ldr	r3, [pc, #300]	; (80009bc <MX_GPIO_Init+0x1c4>)
 8000890:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000892:	f003 0302 	and.w	r3, r3, #2
 8000896:	60bb      	str	r3, [r7, #8]
 8000898:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800089a:	2300      	movs	r3, #0
 800089c:	607b      	str	r3, [r7, #4]
 800089e:	4b47      	ldr	r3, [pc, #284]	; (80009bc <MX_GPIO_Init+0x1c4>)
 80008a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008a2:	4a46      	ldr	r2, [pc, #280]	; (80009bc <MX_GPIO_Init+0x1c4>)
 80008a4:	f043 0308 	orr.w	r3, r3, #8
 80008a8:	6313      	str	r3, [r2, #48]	; 0x30
 80008aa:	4b44      	ldr	r3, [pc, #272]	; (80009bc <MX_GPIO_Init+0x1c4>)
 80008ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008ae:	f003 0308 	and.w	r3, r3, #8
 80008b2:	607b      	str	r3, [r7, #4]
 80008b4:	687b      	ldr	r3, [r7, #4]
  //HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
  //                        |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  //GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008b6:	2301      	movs	r3, #1
 80008b8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ba:	2300      	movs	r3, #0
 80008bc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008be:	2300      	movs	r3, #0
 80008c0:	62bb      	str	r3, [r7, #40]	; 0x28
  //HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  //GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008c2:	2301      	movs	r3, #1
 80008c4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008c6:	2300      	movs	r3, #0
 80008c8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008ca:	2300      	movs	r3, #0
 80008cc:	62bb      	str	r3, [r7, #40]	; 0x28
  //HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);

  /*Configure GPIO pin : PDM_OUT_Pin */
  //GPIO_InitStruct.Pin = PDM_OUT_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008ce:	2302      	movs	r3, #2
 80008d0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008d2:	2300      	movs	r3, #0
 80008d4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008d6:	2300      	movs	r3, #0
 80008d8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80008da:	2305      	movs	r3, #5
 80008dc:	62fb      	str	r3, [r7, #44]	; 0x2c
  //HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);

  /*Configure GPIO pin : B1_Pin */
  //GPIO_InitStruct.Pin = B1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80008de:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80008e2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008e4:	2300      	movs	r3, #0
 80008e6:	627b      	str	r3, [r7, #36]	; 0x24
  //HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);

  /*Configure GPIO pin : I2S3_WS_Pin */
  //GPIO_InitStruct.Pin = I2S3_WS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008e8:	2302      	movs	r3, #2
 80008ea:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ec:	2300      	movs	r3, #0
 80008ee:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008f0:	2300      	movs	r3, #0
 80008f2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80008f4:	2306      	movs	r3, #6
 80008f6:	62fb      	str	r3, [r7, #44]	; 0x2c
  //HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);

  /*Configure GPIO pins : SPI1_SCK_Pin SPI1_MISO_Pin SPI1_MOSI_Pin */
  //GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008f8:	2302      	movs	r3, #2
 80008fa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008fc:	2300      	movs	r3, #0
 80008fe:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000900:	2300      	movs	r3, #0
 8000902:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000904:	2305      	movs	r3, #5
 8000906:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000908:	f107 031c 	add.w	r3, r7, #28
 800090c:	4619      	mov	r1, r3
 800090e:	482c      	ldr	r0, [pc, #176]	; (80009c0 <MX_GPIO_Init+0x1c8>)
 8000910:	f000 fb18 	bl	8000f44 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  //GPIO_InitStruct.Pin = BOOT1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000914:	2300      	movs	r3, #0
 8000916:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000918:	2300      	movs	r3, #0
 800091a:	627b      	str	r3, [r7, #36]	; 0x24
  //HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);

  /*Configure GPIO pin : CLK_IN_Pin */
  //GPIO_InitStruct.Pin = CLK_IN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800091c:	2302      	movs	r3, #2
 800091e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000920:	2300      	movs	r3, #0
 8000922:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000924:	2300      	movs	r3, #0
 8000926:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000928:	2305      	movs	r3, #5
 800092a:	62fb      	str	r3, [r7, #44]	; 0x2c

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  //GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
  //                        |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800092c:	2301      	movs	r3, #1
 800092e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000930:	2300      	movs	r3, #0
 8000932:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000934:	2300      	movs	r3, #0
 8000936:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000938:	f107 031c 	add.w	r3, r7, #28
 800093c:	4619      	mov	r1, r3
 800093e:	4821      	ldr	r0, [pc, #132]	; (80009c4 <MX_GPIO_Init+0x1cc>)
 8000940:	f000 fb00 	bl	8000f44 <HAL_GPIO_Init>

  /*Configure GPIO pins : I2S3_MCK_Pin I2S3_SCK_Pin I2S3_SD_Pin */
  //GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000944:	2302      	movs	r3, #2
 8000946:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000948:	2300      	movs	r3, #0
 800094a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800094c:	2300      	movs	r3, #0
 800094e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000950:	2306      	movs	r3, #6
 8000952:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000954:	f107 031c 	add.w	r3, r7, #28
 8000958:	4619      	mov	r1, r3
 800095a:	481b      	ldr	r0, [pc, #108]	; (80009c8 <MX_GPIO_Init+0x1d0>)
 800095c:	f000 faf2 	bl	8000f44 <HAL_GPIO_Init>

  /*Configure GPIO pin : VBUS_FS_Pin */
  //GPIO_InitStruct.Pin = VBUS_FS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000960:	2300      	movs	r3, #0
 8000962:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000964:	2300      	movs	r3, #0
 8000966:	627b      	str	r3, [r7, #36]	; 0x24
  //HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);

  /*Configure GPIO pins : OTG_FS_ID_Pin OTG_FS_DM_Pin OTG_FS_DP_Pin */
  //GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000968:	2302      	movs	r3, #2
 800096a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800096c:	2300      	movs	r3, #0
 800096e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000970:	2300      	movs	r3, #0
 8000972:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000974:	230a      	movs	r3, #10
 8000976:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000978:	f107 031c 	add.w	r3, r7, #28
 800097c:	4619      	mov	r1, r3
 800097e:	4810      	ldr	r0, [pc, #64]	; (80009c0 <MX_GPIO_Init+0x1c8>)
 8000980:	f000 fae0 	bl	8000f44 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  //GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000984:	2300      	movs	r3, #0
 8000986:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000988:	2300      	movs	r3, #0
 800098a:	627b      	str	r3, [r7, #36]	; 0x24
  //HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);

  /*Configure GPIO pins : Audio_SCL_Pin Audio_SDA_Pin */
  //GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800098c:	2312      	movs	r3, #18
 800098e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000990:	2300      	movs	r3, #0
 8000992:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000994:	2300      	movs	r3, #0
 8000996:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000998:	2304      	movs	r3, #4
 800099a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800099c:	f107 031c 	add.w	r3, r7, #28
 80009a0:	4619      	mov	r1, r3
 80009a2:	480a      	ldr	r0, [pc, #40]	; (80009cc <MX_GPIO_Init+0x1d4>)
 80009a4:	f000 face 	bl	8000f44 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  //GPIO_InitStruct.Pin = MEMS_INT2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80009a8:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 80009ac:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ae:	2300      	movs	r3, #0
 80009b0:	627b      	str	r3, [r7, #36]	; 0x24
  //HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);

}
 80009b2:	bf00      	nop
 80009b4:	3730      	adds	r7, #48	; 0x30
 80009b6:	46bd      	mov	sp, r7
 80009b8:	bd80      	pop	{r7, pc}
 80009ba:	bf00      	nop
 80009bc:	40023800 	.word	0x40023800
 80009c0:	40020000 	.word	0x40020000
 80009c4:	40020c00 	.word	0x40020c00
 80009c8:	40020800 	.word	0x40020800
 80009cc:	40020400 	.word	0x40020400

080009d0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80009d0:	b580      	push	{r7, lr}
 80009d2:	b082      	sub	sp, #8
 80009d4:	af00      	add	r7, sp, #0
 80009d6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM7) {
 80009d8:	687b      	ldr	r3, [r7, #4]
 80009da:	681b      	ldr	r3, [r3, #0]
 80009dc:	4a04      	ldr	r2, [pc, #16]	; (80009f0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80009de:	4293      	cmp	r3, r2
 80009e0:	d101      	bne.n	80009e6 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80009e2:	f000 f9ad 	bl	8000d40 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80009e6:	bf00      	nop
 80009e8:	3708      	adds	r7, #8
 80009ea:	46bd      	mov	sp, r7
 80009ec:	bd80      	pop	{r7, pc}
 80009ee:	bf00      	nop
 80009f0:	40001400 	.word	0x40001400

080009f4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009f4:	b480      	push	{r7}
 80009f6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80009f8:	b672      	cpsid	i
}
 80009fa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80009fc:	e7fe      	b.n	80009fc <Error_Handler+0x8>
	...

08000a00 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a00:	b480      	push	{r7}
 8000a02:	b083      	sub	sp, #12
 8000a04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a06:	2300      	movs	r3, #0
 8000a08:	607b      	str	r3, [r7, #4]
 8000a0a:	4b10      	ldr	r3, [pc, #64]	; (8000a4c <HAL_MspInit+0x4c>)
 8000a0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a0e:	4a0f      	ldr	r2, [pc, #60]	; (8000a4c <HAL_MspInit+0x4c>)
 8000a10:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000a14:	6453      	str	r3, [r2, #68]	; 0x44
 8000a16:	4b0d      	ldr	r3, [pc, #52]	; (8000a4c <HAL_MspInit+0x4c>)
 8000a18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a1a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000a1e:	607b      	str	r3, [r7, #4]
 8000a20:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a22:	2300      	movs	r3, #0
 8000a24:	603b      	str	r3, [r7, #0]
 8000a26:	4b09      	ldr	r3, [pc, #36]	; (8000a4c <HAL_MspInit+0x4c>)
 8000a28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a2a:	4a08      	ldr	r2, [pc, #32]	; (8000a4c <HAL_MspInit+0x4c>)
 8000a2c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a30:	6413      	str	r3, [r2, #64]	; 0x40
 8000a32:	4b06      	ldr	r3, [pc, #24]	; (8000a4c <HAL_MspInit+0x4c>)
 8000a34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a36:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a3a:	603b      	str	r3, [r7, #0]
 8000a3c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a3e:	bf00      	nop
 8000a40:	370c      	adds	r7, #12
 8000a42:	46bd      	mov	sp, r7
 8000a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a48:	4770      	bx	lr
 8000a4a:	bf00      	nop
 8000a4c:	40023800 	.word	0x40023800

08000a50 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000a50:	b580      	push	{r7, lr}
 8000a52:	b08a      	sub	sp, #40	; 0x28
 8000a54:	af00      	add	r7, sp, #0
 8000a56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a58:	f107 0314 	add.w	r3, r7, #20
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	601a      	str	r2, [r3, #0]
 8000a60:	605a      	str	r2, [r3, #4]
 8000a62:	609a      	str	r2, [r3, #8]
 8000a64:	60da      	str	r2, [r3, #12]
 8000a66:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	681b      	ldr	r3, [r3, #0]
 8000a6c:	4a19      	ldr	r2, [pc, #100]	; (8000ad4 <HAL_UART_MspInit+0x84>)
 8000a6e:	4293      	cmp	r3, r2
 8000a70:	d12b      	bne.n	8000aca <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000a72:	2300      	movs	r3, #0
 8000a74:	613b      	str	r3, [r7, #16]
 8000a76:	4b18      	ldr	r3, [pc, #96]	; (8000ad8 <HAL_UART_MspInit+0x88>)
 8000a78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a7a:	4a17      	ldr	r2, [pc, #92]	; (8000ad8 <HAL_UART_MspInit+0x88>)
 8000a7c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000a80:	6413      	str	r3, [r2, #64]	; 0x40
 8000a82:	4b15      	ldr	r3, [pc, #84]	; (8000ad8 <HAL_UART_MspInit+0x88>)
 8000a84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a86:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000a8a:	613b      	str	r3, [r7, #16]
 8000a8c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a8e:	2300      	movs	r3, #0
 8000a90:	60fb      	str	r3, [r7, #12]
 8000a92:	4b11      	ldr	r3, [pc, #68]	; (8000ad8 <HAL_UART_MspInit+0x88>)
 8000a94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a96:	4a10      	ldr	r2, [pc, #64]	; (8000ad8 <HAL_UART_MspInit+0x88>)
 8000a98:	f043 0301 	orr.w	r3, r3, #1
 8000a9c:	6313      	str	r3, [r2, #48]	; 0x30
 8000a9e:	4b0e      	ldr	r3, [pc, #56]	; (8000ad8 <HAL_UART_MspInit+0x88>)
 8000aa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000aa2:	f003 0301 	and.w	r3, r3, #1
 8000aa6:	60fb      	str	r3, [r7, #12]
 8000aa8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000aaa:	230c      	movs	r3, #12
 8000aac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000aae:	2302      	movs	r3, #2
 8000ab0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ab6:	2303      	movs	r3, #3
 8000ab8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000aba:	2307      	movs	r3, #7
 8000abc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000abe:	f107 0314 	add.w	r3, r7, #20
 8000ac2:	4619      	mov	r1, r3
 8000ac4:	4805      	ldr	r0, [pc, #20]	; (8000adc <HAL_UART_MspInit+0x8c>)
 8000ac6:	f000 fa3d 	bl	8000f44 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000aca:	bf00      	nop
 8000acc:	3728      	adds	r7, #40	; 0x28
 8000ace:	46bd      	mov	sp, r7
 8000ad0:	bd80      	pop	{r7, pc}
 8000ad2:	bf00      	nop
 8000ad4:	40004400 	.word	0x40004400
 8000ad8:	40023800 	.word	0x40023800
 8000adc:	40020000 	.word	0x40020000

08000ae0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ae0:	b580      	push	{r7, lr}
 8000ae2:	b08e      	sub	sp, #56	; 0x38
 8000ae4:	af00      	add	r7, sp, #0
 8000ae6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000ae8:	2300      	movs	r3, #0
 8000aea:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8000aec:	2300      	movs	r3, #0
 8000aee:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM7 clock */
  __HAL_RCC_TIM7_CLK_ENABLE();
 8000af0:	2300      	movs	r3, #0
 8000af2:	60fb      	str	r3, [r7, #12]
 8000af4:	4b33      	ldr	r3, [pc, #204]	; (8000bc4 <HAL_InitTick+0xe4>)
 8000af6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000af8:	4a32      	ldr	r2, [pc, #200]	; (8000bc4 <HAL_InitTick+0xe4>)
 8000afa:	f043 0320 	orr.w	r3, r3, #32
 8000afe:	6413      	str	r3, [r2, #64]	; 0x40
 8000b00:	4b30      	ldr	r3, [pc, #192]	; (8000bc4 <HAL_InitTick+0xe4>)
 8000b02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b04:	f003 0320 	and.w	r3, r3, #32
 8000b08:	60fb      	str	r3, [r7, #12]
 8000b0a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000b0c:	f107 0210 	add.w	r2, r7, #16
 8000b10:	f107 0314 	add.w	r3, r7, #20
 8000b14:	4611      	mov	r1, r2
 8000b16:	4618      	mov	r0, r3
 8000b18:	f001 f822 	bl	8001b60 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000b1c:	6a3b      	ldr	r3, [r7, #32]
 8000b1e:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM7 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000b20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000b22:	2b00      	cmp	r3, #0
 8000b24:	d103      	bne.n	8000b2e <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000b26:	f000 fff3 	bl	8001b10 <HAL_RCC_GetPCLK1Freq>
 8000b2a:	6378      	str	r0, [r7, #52]	; 0x34
 8000b2c:	e004      	b.n	8000b38 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000b2e:	f000 ffef 	bl	8001b10 <HAL_RCC_GetPCLK1Freq>
 8000b32:	4603      	mov	r3, r0
 8000b34:	005b      	lsls	r3, r3, #1
 8000b36:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM7 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000b38:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000b3a:	4a23      	ldr	r2, [pc, #140]	; (8000bc8 <HAL_InitTick+0xe8>)
 8000b3c:	fba2 2303 	umull	r2, r3, r2, r3
 8000b40:	0c9b      	lsrs	r3, r3, #18
 8000b42:	3b01      	subs	r3, #1
 8000b44:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM7 */
  htim7.Instance = TIM7;
 8000b46:	4b21      	ldr	r3, [pc, #132]	; (8000bcc <HAL_InitTick+0xec>)
 8000b48:	4a21      	ldr	r2, [pc, #132]	; (8000bd0 <HAL_InitTick+0xf0>)
 8000b4a:	601a      	str	r2, [r3, #0]
  + Period = [(TIM7CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim7.Init.Period = (1000000U / 1000U) - 1U;
 8000b4c:	4b1f      	ldr	r3, [pc, #124]	; (8000bcc <HAL_InitTick+0xec>)
 8000b4e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000b52:	60da      	str	r2, [r3, #12]
  htim7.Init.Prescaler = uwPrescalerValue;
 8000b54:	4a1d      	ldr	r2, [pc, #116]	; (8000bcc <HAL_InitTick+0xec>)
 8000b56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000b58:	6053      	str	r3, [r2, #4]
  htim7.Init.ClockDivision = 0;
 8000b5a:	4b1c      	ldr	r3, [pc, #112]	; (8000bcc <HAL_InitTick+0xec>)
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	611a      	str	r2, [r3, #16]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b60:	4b1a      	ldr	r3, [pc, #104]	; (8000bcc <HAL_InitTick+0xec>)
 8000b62:	2200      	movs	r2, #0
 8000b64:	609a      	str	r2, [r3, #8]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b66:	4b19      	ldr	r3, [pc, #100]	; (8000bcc <HAL_InitTick+0xec>)
 8000b68:	2200      	movs	r2, #0
 8000b6a:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim7);
 8000b6c:	4817      	ldr	r0, [pc, #92]	; (8000bcc <HAL_InitTick+0xec>)
 8000b6e:	f001 f829 	bl	8001bc4 <HAL_TIM_Base_Init>
 8000b72:	4603      	mov	r3, r0
 8000b74:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8000b78:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8000b7c:	2b00      	cmp	r3, #0
 8000b7e:	d11b      	bne.n	8000bb8 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim7);
 8000b80:	4812      	ldr	r0, [pc, #72]	; (8000bcc <HAL_InitTick+0xec>)
 8000b82:	f001 f879 	bl	8001c78 <HAL_TIM_Base_Start_IT>
 8000b86:	4603      	mov	r3, r0
 8000b88:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8000b8c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8000b90:	2b00      	cmp	r3, #0
 8000b92:	d111      	bne.n	8000bb8 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM7 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8000b94:	2037      	movs	r0, #55	; 0x37
 8000b96:	f000 f9c7 	bl	8000f28 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	2b0f      	cmp	r3, #15
 8000b9e:	d808      	bhi.n	8000bb2 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM7_IRQn, TickPriority, 0U);
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	6879      	ldr	r1, [r7, #4]
 8000ba4:	2037      	movs	r0, #55	; 0x37
 8000ba6:	f000 f9a3 	bl	8000ef0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000baa:	4a0a      	ldr	r2, [pc, #40]	; (8000bd4 <HAL_InitTick+0xf4>)
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	6013      	str	r3, [r2, #0]
 8000bb0:	e002      	b.n	8000bb8 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8000bb2:	2301      	movs	r3, #1
 8000bb4:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000bb8:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8000bbc:	4618      	mov	r0, r3
 8000bbe:	3738      	adds	r7, #56	; 0x38
 8000bc0:	46bd      	mov	sp, r7
 8000bc2:	bd80      	pop	{r7, pc}
 8000bc4:	40023800 	.word	0x40023800
 8000bc8:	431bde83 	.word	0x431bde83
 8000bcc:	200000d8 	.word	0x200000d8
 8000bd0:	40001400 	.word	0x40001400
 8000bd4:	20000004 	.word	0x20000004

08000bd8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000bd8:	b480      	push	{r7}
 8000bda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000bdc:	e7fe      	b.n	8000bdc <NMI_Handler+0x4>

08000bde <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000bde:	b480      	push	{r7}
 8000be0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000be2:	e7fe      	b.n	8000be2 <HardFault_Handler+0x4>

08000be4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000be4:	b480      	push	{r7}
 8000be6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000be8:	e7fe      	b.n	8000be8 <MemManage_Handler+0x4>

08000bea <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000bea:	b480      	push	{r7}
 8000bec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000bee:	e7fe      	b.n	8000bee <BusFault_Handler+0x4>

08000bf0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000bf0:	b480      	push	{r7}
 8000bf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000bf4:	e7fe      	b.n	8000bf4 <UsageFault_Handler+0x4>

08000bf6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000bf6:	b480      	push	{r7}
 8000bf8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000bfa:	bf00      	nop
 8000bfc:	46bd      	mov	sp, r7
 8000bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c02:	4770      	bx	lr

08000c04 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8000c04:	b580      	push	{r7, lr}
 8000c06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8000c08:	4802      	ldr	r0, [pc, #8]	; (8000c14 <TIM7_IRQHandler+0x10>)
 8000c0a:	f001 f8a5 	bl	8001d58 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8000c0e:	bf00      	nop
 8000c10:	bd80      	pop	{r7, pc}
 8000c12:	bf00      	nop
 8000c14:	200000d8 	.word	0x200000d8

08000c18 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	b086      	sub	sp, #24
 8000c1c:	af00      	add	r7, sp, #0
 8000c1e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c20:	4a14      	ldr	r2, [pc, #80]	; (8000c74 <_sbrk+0x5c>)
 8000c22:	4b15      	ldr	r3, [pc, #84]	; (8000c78 <_sbrk+0x60>)
 8000c24:	1ad3      	subs	r3, r2, r3
 8000c26:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c28:	697b      	ldr	r3, [r7, #20]
 8000c2a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c2c:	4b13      	ldr	r3, [pc, #76]	; (8000c7c <_sbrk+0x64>)
 8000c2e:	681b      	ldr	r3, [r3, #0]
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	d102      	bne.n	8000c3a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c34:	4b11      	ldr	r3, [pc, #68]	; (8000c7c <_sbrk+0x64>)
 8000c36:	4a12      	ldr	r2, [pc, #72]	; (8000c80 <_sbrk+0x68>)
 8000c38:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c3a:	4b10      	ldr	r3, [pc, #64]	; (8000c7c <_sbrk+0x64>)
 8000c3c:	681a      	ldr	r2, [r3, #0]
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	4413      	add	r3, r2
 8000c42:	693a      	ldr	r2, [r7, #16]
 8000c44:	429a      	cmp	r2, r3
 8000c46:	d207      	bcs.n	8000c58 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000c48:	f003 f886 	bl	8003d58 <__errno>
 8000c4c:	4603      	mov	r3, r0
 8000c4e:	220c      	movs	r2, #12
 8000c50:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000c52:	f04f 33ff 	mov.w	r3, #4294967295
 8000c56:	e009      	b.n	8000c6c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000c58:	4b08      	ldr	r3, [pc, #32]	; (8000c7c <_sbrk+0x64>)
 8000c5a:	681b      	ldr	r3, [r3, #0]
 8000c5c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000c5e:	4b07      	ldr	r3, [pc, #28]	; (8000c7c <_sbrk+0x64>)
 8000c60:	681a      	ldr	r2, [r3, #0]
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	4413      	add	r3, r2
 8000c66:	4a05      	ldr	r2, [pc, #20]	; (8000c7c <_sbrk+0x64>)
 8000c68:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000c6a:	68fb      	ldr	r3, [r7, #12]
}
 8000c6c:	4618      	mov	r0, r3
 8000c6e:	3718      	adds	r7, #24
 8000c70:	46bd      	mov	sp, r7
 8000c72:	bd80      	pop	{r7, pc}
 8000c74:	20020000 	.word	0x20020000
 8000c78:	00000400 	.word	0x00000400
 8000c7c:	20000120 	.word	0x20000120
 8000c80:	20001658 	.word	0x20001658

08000c84 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000c84:	b480      	push	{r7}
 8000c86:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000c88:	4b06      	ldr	r3, [pc, #24]	; (8000ca4 <SystemInit+0x20>)
 8000c8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000c8e:	4a05      	ldr	r2, [pc, #20]	; (8000ca4 <SystemInit+0x20>)
 8000c90:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000c94:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c98:	bf00      	nop
 8000c9a:	46bd      	mov	sp, r7
 8000c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca0:	4770      	bx	lr
 8000ca2:	bf00      	nop
 8000ca4:	e000ed00 	.word	0xe000ed00

08000ca8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000ca8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000ce0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000cac:	480d      	ldr	r0, [pc, #52]	; (8000ce4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000cae:	490e      	ldr	r1, [pc, #56]	; (8000ce8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000cb0:	4a0e      	ldr	r2, [pc, #56]	; (8000cec <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000cb2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000cb4:	e002      	b.n	8000cbc <LoopCopyDataInit>

08000cb6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000cb6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000cb8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000cba:	3304      	adds	r3, #4

08000cbc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000cbc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000cbe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000cc0:	d3f9      	bcc.n	8000cb6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000cc2:	4a0b      	ldr	r2, [pc, #44]	; (8000cf0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000cc4:	4c0b      	ldr	r4, [pc, #44]	; (8000cf4 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000cc6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000cc8:	e001      	b.n	8000cce <LoopFillZerobss>

08000cca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000cca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ccc:	3204      	adds	r2, #4

08000cce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000cce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000cd0:	d3fb      	bcc.n	8000cca <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000cd2:	f7ff ffd7 	bl	8000c84 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000cd6:	f003 f845 	bl	8003d64 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000cda:	f7ff fc97 	bl	800060c <main>
  bx  lr    
 8000cde:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000ce0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000ce4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ce8:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 8000cec:	0800484c 	.word	0x0800484c
  ldr r2, =_sbss
 8000cf0:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8000cf4:	20001658 	.word	0x20001658

08000cf8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000cf8:	e7fe      	b.n	8000cf8 <ADC_IRQHandler>
	...

08000cfc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000d00:	4b0e      	ldr	r3, [pc, #56]	; (8000d3c <HAL_Init+0x40>)
 8000d02:	681b      	ldr	r3, [r3, #0]
 8000d04:	4a0d      	ldr	r2, [pc, #52]	; (8000d3c <HAL_Init+0x40>)
 8000d06:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000d0a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000d0c:	4b0b      	ldr	r3, [pc, #44]	; (8000d3c <HAL_Init+0x40>)
 8000d0e:	681b      	ldr	r3, [r3, #0]
 8000d10:	4a0a      	ldr	r2, [pc, #40]	; (8000d3c <HAL_Init+0x40>)
 8000d12:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000d16:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000d18:	4b08      	ldr	r3, [pc, #32]	; (8000d3c <HAL_Init+0x40>)
 8000d1a:	681b      	ldr	r3, [r3, #0]
 8000d1c:	4a07      	ldr	r2, [pc, #28]	; (8000d3c <HAL_Init+0x40>)
 8000d1e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000d22:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d24:	2003      	movs	r0, #3
 8000d26:	f000 f8d8 	bl	8000eda <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000d2a:	200f      	movs	r0, #15
 8000d2c:	f7ff fed8 	bl	8000ae0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000d30:	f7ff fe66 	bl	8000a00 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000d34:	2300      	movs	r3, #0
}
 8000d36:	4618      	mov	r0, r3
 8000d38:	bd80      	pop	{r7, pc}
 8000d3a:	bf00      	nop
 8000d3c:	40023c00 	.word	0x40023c00

08000d40 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d40:	b480      	push	{r7}
 8000d42:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000d44:	4b06      	ldr	r3, [pc, #24]	; (8000d60 <HAL_IncTick+0x20>)
 8000d46:	781b      	ldrb	r3, [r3, #0]
 8000d48:	461a      	mov	r2, r3
 8000d4a:	4b06      	ldr	r3, [pc, #24]	; (8000d64 <HAL_IncTick+0x24>)
 8000d4c:	681b      	ldr	r3, [r3, #0]
 8000d4e:	4413      	add	r3, r2
 8000d50:	4a04      	ldr	r2, [pc, #16]	; (8000d64 <HAL_IncTick+0x24>)
 8000d52:	6013      	str	r3, [r2, #0]
}
 8000d54:	bf00      	nop
 8000d56:	46bd      	mov	sp, r7
 8000d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d5c:	4770      	bx	lr
 8000d5e:	bf00      	nop
 8000d60:	20000008 	.word	0x20000008
 8000d64:	20000124 	.word	0x20000124

08000d68 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d68:	b480      	push	{r7}
 8000d6a:	af00      	add	r7, sp, #0
  return uwTick;
 8000d6c:	4b03      	ldr	r3, [pc, #12]	; (8000d7c <HAL_GetTick+0x14>)
 8000d6e:	681b      	ldr	r3, [r3, #0]
}
 8000d70:	4618      	mov	r0, r3
 8000d72:	46bd      	mov	sp, r7
 8000d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d78:	4770      	bx	lr
 8000d7a:	bf00      	nop
 8000d7c:	20000124 	.word	0x20000124

08000d80 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d80:	b480      	push	{r7}
 8000d82:	b085      	sub	sp, #20
 8000d84:	af00      	add	r7, sp, #0
 8000d86:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	f003 0307 	and.w	r3, r3, #7
 8000d8e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d90:	4b0c      	ldr	r3, [pc, #48]	; (8000dc4 <__NVIC_SetPriorityGrouping+0x44>)
 8000d92:	68db      	ldr	r3, [r3, #12]
 8000d94:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d96:	68ba      	ldr	r2, [r7, #8]
 8000d98:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000d9c:	4013      	ands	r3, r2
 8000d9e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000da0:	68fb      	ldr	r3, [r7, #12]
 8000da2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000da4:	68bb      	ldr	r3, [r7, #8]
 8000da6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000da8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000dac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000db0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000db2:	4a04      	ldr	r2, [pc, #16]	; (8000dc4 <__NVIC_SetPriorityGrouping+0x44>)
 8000db4:	68bb      	ldr	r3, [r7, #8]
 8000db6:	60d3      	str	r3, [r2, #12]
}
 8000db8:	bf00      	nop
 8000dba:	3714      	adds	r7, #20
 8000dbc:	46bd      	mov	sp, r7
 8000dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc2:	4770      	bx	lr
 8000dc4:	e000ed00 	.word	0xe000ed00

08000dc8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000dc8:	b480      	push	{r7}
 8000dca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000dcc:	4b04      	ldr	r3, [pc, #16]	; (8000de0 <__NVIC_GetPriorityGrouping+0x18>)
 8000dce:	68db      	ldr	r3, [r3, #12]
 8000dd0:	0a1b      	lsrs	r3, r3, #8
 8000dd2:	f003 0307 	and.w	r3, r3, #7
}
 8000dd6:	4618      	mov	r0, r3
 8000dd8:	46bd      	mov	sp, r7
 8000dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dde:	4770      	bx	lr
 8000de0:	e000ed00 	.word	0xe000ed00

08000de4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000de4:	b480      	push	{r7}
 8000de6:	b083      	sub	sp, #12
 8000de8:	af00      	add	r7, sp, #0
 8000dea:	4603      	mov	r3, r0
 8000dec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000dee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000df2:	2b00      	cmp	r3, #0
 8000df4:	db0b      	blt.n	8000e0e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000df6:	79fb      	ldrb	r3, [r7, #7]
 8000df8:	f003 021f 	and.w	r2, r3, #31
 8000dfc:	4907      	ldr	r1, [pc, #28]	; (8000e1c <__NVIC_EnableIRQ+0x38>)
 8000dfe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e02:	095b      	lsrs	r3, r3, #5
 8000e04:	2001      	movs	r0, #1
 8000e06:	fa00 f202 	lsl.w	r2, r0, r2
 8000e0a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000e0e:	bf00      	nop
 8000e10:	370c      	adds	r7, #12
 8000e12:	46bd      	mov	sp, r7
 8000e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e18:	4770      	bx	lr
 8000e1a:	bf00      	nop
 8000e1c:	e000e100 	.word	0xe000e100

08000e20 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e20:	b480      	push	{r7}
 8000e22:	b083      	sub	sp, #12
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	4603      	mov	r3, r0
 8000e28:	6039      	str	r1, [r7, #0]
 8000e2a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e2c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e30:	2b00      	cmp	r3, #0
 8000e32:	db0a      	blt.n	8000e4a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e34:	683b      	ldr	r3, [r7, #0]
 8000e36:	b2da      	uxtb	r2, r3
 8000e38:	490c      	ldr	r1, [pc, #48]	; (8000e6c <__NVIC_SetPriority+0x4c>)
 8000e3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e3e:	0112      	lsls	r2, r2, #4
 8000e40:	b2d2      	uxtb	r2, r2
 8000e42:	440b      	add	r3, r1
 8000e44:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000e48:	e00a      	b.n	8000e60 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e4a:	683b      	ldr	r3, [r7, #0]
 8000e4c:	b2da      	uxtb	r2, r3
 8000e4e:	4908      	ldr	r1, [pc, #32]	; (8000e70 <__NVIC_SetPriority+0x50>)
 8000e50:	79fb      	ldrb	r3, [r7, #7]
 8000e52:	f003 030f 	and.w	r3, r3, #15
 8000e56:	3b04      	subs	r3, #4
 8000e58:	0112      	lsls	r2, r2, #4
 8000e5a:	b2d2      	uxtb	r2, r2
 8000e5c:	440b      	add	r3, r1
 8000e5e:	761a      	strb	r2, [r3, #24]
}
 8000e60:	bf00      	nop
 8000e62:	370c      	adds	r7, #12
 8000e64:	46bd      	mov	sp, r7
 8000e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e6a:	4770      	bx	lr
 8000e6c:	e000e100 	.word	0xe000e100
 8000e70:	e000ed00 	.word	0xe000ed00

08000e74 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e74:	b480      	push	{r7}
 8000e76:	b089      	sub	sp, #36	; 0x24
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	60f8      	str	r0, [r7, #12]
 8000e7c:	60b9      	str	r1, [r7, #8]
 8000e7e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e80:	68fb      	ldr	r3, [r7, #12]
 8000e82:	f003 0307 	and.w	r3, r3, #7
 8000e86:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e88:	69fb      	ldr	r3, [r7, #28]
 8000e8a:	f1c3 0307 	rsb	r3, r3, #7
 8000e8e:	2b04      	cmp	r3, #4
 8000e90:	bf28      	it	cs
 8000e92:	2304      	movcs	r3, #4
 8000e94:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e96:	69fb      	ldr	r3, [r7, #28]
 8000e98:	3304      	adds	r3, #4
 8000e9a:	2b06      	cmp	r3, #6
 8000e9c:	d902      	bls.n	8000ea4 <NVIC_EncodePriority+0x30>
 8000e9e:	69fb      	ldr	r3, [r7, #28]
 8000ea0:	3b03      	subs	r3, #3
 8000ea2:	e000      	b.n	8000ea6 <NVIC_EncodePriority+0x32>
 8000ea4:	2300      	movs	r3, #0
 8000ea6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ea8:	f04f 32ff 	mov.w	r2, #4294967295
 8000eac:	69bb      	ldr	r3, [r7, #24]
 8000eae:	fa02 f303 	lsl.w	r3, r2, r3
 8000eb2:	43da      	mvns	r2, r3
 8000eb4:	68bb      	ldr	r3, [r7, #8]
 8000eb6:	401a      	ands	r2, r3
 8000eb8:	697b      	ldr	r3, [r7, #20]
 8000eba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ebc:	f04f 31ff 	mov.w	r1, #4294967295
 8000ec0:	697b      	ldr	r3, [r7, #20]
 8000ec2:	fa01 f303 	lsl.w	r3, r1, r3
 8000ec6:	43d9      	mvns	r1, r3
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ecc:	4313      	orrs	r3, r2
         );
}
 8000ece:	4618      	mov	r0, r3
 8000ed0:	3724      	adds	r7, #36	; 0x24
 8000ed2:	46bd      	mov	sp, r7
 8000ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed8:	4770      	bx	lr

08000eda <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000eda:	b580      	push	{r7, lr}
 8000edc:	b082      	sub	sp, #8
 8000ede:	af00      	add	r7, sp, #0
 8000ee0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000ee2:	6878      	ldr	r0, [r7, #4]
 8000ee4:	f7ff ff4c 	bl	8000d80 <__NVIC_SetPriorityGrouping>
}
 8000ee8:	bf00      	nop
 8000eea:	3708      	adds	r7, #8
 8000eec:	46bd      	mov	sp, r7
 8000eee:	bd80      	pop	{r7, pc}

08000ef0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	b086      	sub	sp, #24
 8000ef4:	af00      	add	r7, sp, #0
 8000ef6:	4603      	mov	r3, r0
 8000ef8:	60b9      	str	r1, [r7, #8]
 8000efa:	607a      	str	r2, [r7, #4]
 8000efc:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000efe:	2300      	movs	r3, #0
 8000f00:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000f02:	f7ff ff61 	bl	8000dc8 <__NVIC_GetPriorityGrouping>
 8000f06:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000f08:	687a      	ldr	r2, [r7, #4]
 8000f0a:	68b9      	ldr	r1, [r7, #8]
 8000f0c:	6978      	ldr	r0, [r7, #20]
 8000f0e:	f7ff ffb1 	bl	8000e74 <NVIC_EncodePriority>
 8000f12:	4602      	mov	r2, r0
 8000f14:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f18:	4611      	mov	r1, r2
 8000f1a:	4618      	mov	r0, r3
 8000f1c:	f7ff ff80 	bl	8000e20 <__NVIC_SetPriority>
}
 8000f20:	bf00      	nop
 8000f22:	3718      	adds	r7, #24
 8000f24:	46bd      	mov	sp, r7
 8000f26:	bd80      	pop	{r7, pc}

08000f28 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	b082      	sub	sp, #8
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	4603      	mov	r3, r0
 8000f30:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000f32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f36:	4618      	mov	r0, r3
 8000f38:	f7ff ff54 	bl	8000de4 <__NVIC_EnableIRQ>
}
 8000f3c:	bf00      	nop
 8000f3e:	3708      	adds	r7, #8
 8000f40:	46bd      	mov	sp, r7
 8000f42:	bd80      	pop	{r7, pc}

08000f44 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f44:	b480      	push	{r7}
 8000f46:	b089      	sub	sp, #36	; 0x24
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	6078      	str	r0, [r7, #4]
 8000f4c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000f4e:	2300      	movs	r3, #0
 8000f50:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000f52:	2300      	movs	r3, #0
 8000f54:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000f56:	2300      	movs	r3, #0
 8000f58:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	61fb      	str	r3, [r7, #28]
 8000f5e:	e16b      	b.n	8001238 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000f60:	2201      	movs	r2, #1
 8000f62:	69fb      	ldr	r3, [r7, #28]
 8000f64:	fa02 f303 	lsl.w	r3, r2, r3
 8000f68:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000f6a:	683b      	ldr	r3, [r7, #0]
 8000f6c:	681b      	ldr	r3, [r3, #0]
 8000f6e:	697a      	ldr	r2, [r7, #20]
 8000f70:	4013      	ands	r3, r2
 8000f72:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000f74:	693a      	ldr	r2, [r7, #16]
 8000f76:	697b      	ldr	r3, [r7, #20]
 8000f78:	429a      	cmp	r2, r3
 8000f7a:	f040 815a 	bne.w	8001232 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000f7e:	683b      	ldr	r3, [r7, #0]
 8000f80:	685b      	ldr	r3, [r3, #4]
 8000f82:	f003 0303 	and.w	r3, r3, #3
 8000f86:	2b01      	cmp	r3, #1
 8000f88:	d005      	beq.n	8000f96 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f8a:	683b      	ldr	r3, [r7, #0]
 8000f8c:	685b      	ldr	r3, [r3, #4]
 8000f8e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000f92:	2b02      	cmp	r3, #2
 8000f94:	d130      	bne.n	8000ff8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	689b      	ldr	r3, [r3, #8]
 8000f9a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000f9c:	69fb      	ldr	r3, [r7, #28]
 8000f9e:	005b      	lsls	r3, r3, #1
 8000fa0:	2203      	movs	r2, #3
 8000fa2:	fa02 f303 	lsl.w	r3, r2, r3
 8000fa6:	43db      	mvns	r3, r3
 8000fa8:	69ba      	ldr	r2, [r7, #24]
 8000faa:	4013      	ands	r3, r2
 8000fac:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000fae:	683b      	ldr	r3, [r7, #0]
 8000fb0:	68da      	ldr	r2, [r3, #12]
 8000fb2:	69fb      	ldr	r3, [r7, #28]
 8000fb4:	005b      	lsls	r3, r3, #1
 8000fb6:	fa02 f303 	lsl.w	r3, r2, r3
 8000fba:	69ba      	ldr	r2, [r7, #24]
 8000fbc:	4313      	orrs	r3, r2
 8000fbe:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	69ba      	ldr	r2, [r7, #24]
 8000fc4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	685b      	ldr	r3, [r3, #4]
 8000fca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000fcc:	2201      	movs	r2, #1
 8000fce:	69fb      	ldr	r3, [r7, #28]
 8000fd0:	fa02 f303 	lsl.w	r3, r2, r3
 8000fd4:	43db      	mvns	r3, r3
 8000fd6:	69ba      	ldr	r2, [r7, #24]
 8000fd8:	4013      	ands	r3, r2
 8000fda:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000fdc:	683b      	ldr	r3, [r7, #0]
 8000fde:	685b      	ldr	r3, [r3, #4]
 8000fe0:	091b      	lsrs	r3, r3, #4
 8000fe2:	f003 0201 	and.w	r2, r3, #1
 8000fe6:	69fb      	ldr	r3, [r7, #28]
 8000fe8:	fa02 f303 	lsl.w	r3, r2, r3
 8000fec:	69ba      	ldr	r2, [r7, #24]
 8000fee:	4313      	orrs	r3, r2
 8000ff0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	69ba      	ldr	r2, [r7, #24]
 8000ff6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000ff8:	683b      	ldr	r3, [r7, #0]
 8000ffa:	685b      	ldr	r3, [r3, #4]
 8000ffc:	f003 0303 	and.w	r3, r3, #3
 8001000:	2b03      	cmp	r3, #3
 8001002:	d017      	beq.n	8001034 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	68db      	ldr	r3, [r3, #12]
 8001008:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800100a:	69fb      	ldr	r3, [r7, #28]
 800100c:	005b      	lsls	r3, r3, #1
 800100e:	2203      	movs	r2, #3
 8001010:	fa02 f303 	lsl.w	r3, r2, r3
 8001014:	43db      	mvns	r3, r3
 8001016:	69ba      	ldr	r2, [r7, #24]
 8001018:	4013      	ands	r3, r2
 800101a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800101c:	683b      	ldr	r3, [r7, #0]
 800101e:	689a      	ldr	r2, [r3, #8]
 8001020:	69fb      	ldr	r3, [r7, #28]
 8001022:	005b      	lsls	r3, r3, #1
 8001024:	fa02 f303 	lsl.w	r3, r2, r3
 8001028:	69ba      	ldr	r2, [r7, #24]
 800102a:	4313      	orrs	r3, r2
 800102c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	69ba      	ldr	r2, [r7, #24]
 8001032:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001034:	683b      	ldr	r3, [r7, #0]
 8001036:	685b      	ldr	r3, [r3, #4]
 8001038:	f003 0303 	and.w	r3, r3, #3
 800103c:	2b02      	cmp	r3, #2
 800103e:	d123      	bne.n	8001088 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001040:	69fb      	ldr	r3, [r7, #28]
 8001042:	08da      	lsrs	r2, r3, #3
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	3208      	adds	r2, #8
 8001048:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800104c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800104e:	69fb      	ldr	r3, [r7, #28]
 8001050:	f003 0307 	and.w	r3, r3, #7
 8001054:	009b      	lsls	r3, r3, #2
 8001056:	220f      	movs	r2, #15
 8001058:	fa02 f303 	lsl.w	r3, r2, r3
 800105c:	43db      	mvns	r3, r3
 800105e:	69ba      	ldr	r2, [r7, #24]
 8001060:	4013      	ands	r3, r2
 8001062:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001064:	683b      	ldr	r3, [r7, #0]
 8001066:	691a      	ldr	r2, [r3, #16]
 8001068:	69fb      	ldr	r3, [r7, #28]
 800106a:	f003 0307 	and.w	r3, r3, #7
 800106e:	009b      	lsls	r3, r3, #2
 8001070:	fa02 f303 	lsl.w	r3, r2, r3
 8001074:	69ba      	ldr	r2, [r7, #24]
 8001076:	4313      	orrs	r3, r2
 8001078:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800107a:	69fb      	ldr	r3, [r7, #28]
 800107c:	08da      	lsrs	r2, r3, #3
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	3208      	adds	r2, #8
 8001082:	69b9      	ldr	r1, [r7, #24]
 8001084:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800108e:	69fb      	ldr	r3, [r7, #28]
 8001090:	005b      	lsls	r3, r3, #1
 8001092:	2203      	movs	r2, #3
 8001094:	fa02 f303 	lsl.w	r3, r2, r3
 8001098:	43db      	mvns	r3, r3
 800109a:	69ba      	ldr	r2, [r7, #24]
 800109c:	4013      	ands	r3, r2
 800109e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80010a0:	683b      	ldr	r3, [r7, #0]
 80010a2:	685b      	ldr	r3, [r3, #4]
 80010a4:	f003 0203 	and.w	r2, r3, #3
 80010a8:	69fb      	ldr	r3, [r7, #28]
 80010aa:	005b      	lsls	r3, r3, #1
 80010ac:	fa02 f303 	lsl.w	r3, r2, r3
 80010b0:	69ba      	ldr	r2, [r7, #24]
 80010b2:	4313      	orrs	r3, r2
 80010b4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	69ba      	ldr	r2, [r7, #24]
 80010ba:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80010bc:	683b      	ldr	r3, [r7, #0]
 80010be:	685b      	ldr	r3, [r3, #4]
 80010c0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	f000 80b4 	beq.w	8001232 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010ca:	2300      	movs	r3, #0
 80010cc:	60fb      	str	r3, [r7, #12]
 80010ce:	4b60      	ldr	r3, [pc, #384]	; (8001250 <HAL_GPIO_Init+0x30c>)
 80010d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010d2:	4a5f      	ldr	r2, [pc, #380]	; (8001250 <HAL_GPIO_Init+0x30c>)
 80010d4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80010d8:	6453      	str	r3, [r2, #68]	; 0x44
 80010da:	4b5d      	ldr	r3, [pc, #372]	; (8001250 <HAL_GPIO_Init+0x30c>)
 80010dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010de:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80010e2:	60fb      	str	r3, [r7, #12]
 80010e4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80010e6:	4a5b      	ldr	r2, [pc, #364]	; (8001254 <HAL_GPIO_Init+0x310>)
 80010e8:	69fb      	ldr	r3, [r7, #28]
 80010ea:	089b      	lsrs	r3, r3, #2
 80010ec:	3302      	adds	r3, #2
 80010ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80010f4:	69fb      	ldr	r3, [r7, #28]
 80010f6:	f003 0303 	and.w	r3, r3, #3
 80010fa:	009b      	lsls	r3, r3, #2
 80010fc:	220f      	movs	r2, #15
 80010fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001102:	43db      	mvns	r3, r3
 8001104:	69ba      	ldr	r2, [r7, #24]
 8001106:	4013      	ands	r3, r2
 8001108:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	4a52      	ldr	r2, [pc, #328]	; (8001258 <HAL_GPIO_Init+0x314>)
 800110e:	4293      	cmp	r3, r2
 8001110:	d02b      	beq.n	800116a <HAL_GPIO_Init+0x226>
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	4a51      	ldr	r2, [pc, #324]	; (800125c <HAL_GPIO_Init+0x318>)
 8001116:	4293      	cmp	r3, r2
 8001118:	d025      	beq.n	8001166 <HAL_GPIO_Init+0x222>
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	4a50      	ldr	r2, [pc, #320]	; (8001260 <HAL_GPIO_Init+0x31c>)
 800111e:	4293      	cmp	r3, r2
 8001120:	d01f      	beq.n	8001162 <HAL_GPIO_Init+0x21e>
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	4a4f      	ldr	r2, [pc, #316]	; (8001264 <HAL_GPIO_Init+0x320>)
 8001126:	4293      	cmp	r3, r2
 8001128:	d019      	beq.n	800115e <HAL_GPIO_Init+0x21a>
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	4a4e      	ldr	r2, [pc, #312]	; (8001268 <HAL_GPIO_Init+0x324>)
 800112e:	4293      	cmp	r3, r2
 8001130:	d013      	beq.n	800115a <HAL_GPIO_Init+0x216>
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	4a4d      	ldr	r2, [pc, #308]	; (800126c <HAL_GPIO_Init+0x328>)
 8001136:	4293      	cmp	r3, r2
 8001138:	d00d      	beq.n	8001156 <HAL_GPIO_Init+0x212>
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	4a4c      	ldr	r2, [pc, #304]	; (8001270 <HAL_GPIO_Init+0x32c>)
 800113e:	4293      	cmp	r3, r2
 8001140:	d007      	beq.n	8001152 <HAL_GPIO_Init+0x20e>
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	4a4b      	ldr	r2, [pc, #300]	; (8001274 <HAL_GPIO_Init+0x330>)
 8001146:	4293      	cmp	r3, r2
 8001148:	d101      	bne.n	800114e <HAL_GPIO_Init+0x20a>
 800114a:	2307      	movs	r3, #7
 800114c:	e00e      	b.n	800116c <HAL_GPIO_Init+0x228>
 800114e:	2308      	movs	r3, #8
 8001150:	e00c      	b.n	800116c <HAL_GPIO_Init+0x228>
 8001152:	2306      	movs	r3, #6
 8001154:	e00a      	b.n	800116c <HAL_GPIO_Init+0x228>
 8001156:	2305      	movs	r3, #5
 8001158:	e008      	b.n	800116c <HAL_GPIO_Init+0x228>
 800115a:	2304      	movs	r3, #4
 800115c:	e006      	b.n	800116c <HAL_GPIO_Init+0x228>
 800115e:	2303      	movs	r3, #3
 8001160:	e004      	b.n	800116c <HAL_GPIO_Init+0x228>
 8001162:	2302      	movs	r3, #2
 8001164:	e002      	b.n	800116c <HAL_GPIO_Init+0x228>
 8001166:	2301      	movs	r3, #1
 8001168:	e000      	b.n	800116c <HAL_GPIO_Init+0x228>
 800116a:	2300      	movs	r3, #0
 800116c:	69fa      	ldr	r2, [r7, #28]
 800116e:	f002 0203 	and.w	r2, r2, #3
 8001172:	0092      	lsls	r2, r2, #2
 8001174:	4093      	lsls	r3, r2
 8001176:	69ba      	ldr	r2, [r7, #24]
 8001178:	4313      	orrs	r3, r2
 800117a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800117c:	4935      	ldr	r1, [pc, #212]	; (8001254 <HAL_GPIO_Init+0x310>)
 800117e:	69fb      	ldr	r3, [r7, #28]
 8001180:	089b      	lsrs	r3, r3, #2
 8001182:	3302      	adds	r3, #2
 8001184:	69ba      	ldr	r2, [r7, #24]
 8001186:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800118a:	4b3b      	ldr	r3, [pc, #236]	; (8001278 <HAL_GPIO_Init+0x334>)
 800118c:	689b      	ldr	r3, [r3, #8]
 800118e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001190:	693b      	ldr	r3, [r7, #16]
 8001192:	43db      	mvns	r3, r3
 8001194:	69ba      	ldr	r2, [r7, #24]
 8001196:	4013      	ands	r3, r2
 8001198:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800119a:	683b      	ldr	r3, [r7, #0]
 800119c:	685b      	ldr	r3, [r3, #4]
 800119e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d003      	beq.n	80011ae <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80011a6:	69ba      	ldr	r2, [r7, #24]
 80011a8:	693b      	ldr	r3, [r7, #16]
 80011aa:	4313      	orrs	r3, r2
 80011ac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80011ae:	4a32      	ldr	r2, [pc, #200]	; (8001278 <HAL_GPIO_Init+0x334>)
 80011b0:	69bb      	ldr	r3, [r7, #24]
 80011b2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80011b4:	4b30      	ldr	r3, [pc, #192]	; (8001278 <HAL_GPIO_Init+0x334>)
 80011b6:	68db      	ldr	r3, [r3, #12]
 80011b8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011ba:	693b      	ldr	r3, [r7, #16]
 80011bc:	43db      	mvns	r3, r3
 80011be:	69ba      	ldr	r2, [r7, #24]
 80011c0:	4013      	ands	r3, r2
 80011c2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80011c4:	683b      	ldr	r3, [r7, #0]
 80011c6:	685b      	ldr	r3, [r3, #4]
 80011c8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d003      	beq.n	80011d8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80011d0:	69ba      	ldr	r2, [r7, #24]
 80011d2:	693b      	ldr	r3, [r7, #16]
 80011d4:	4313      	orrs	r3, r2
 80011d6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80011d8:	4a27      	ldr	r2, [pc, #156]	; (8001278 <HAL_GPIO_Init+0x334>)
 80011da:	69bb      	ldr	r3, [r7, #24]
 80011dc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80011de:	4b26      	ldr	r3, [pc, #152]	; (8001278 <HAL_GPIO_Init+0x334>)
 80011e0:	685b      	ldr	r3, [r3, #4]
 80011e2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011e4:	693b      	ldr	r3, [r7, #16]
 80011e6:	43db      	mvns	r3, r3
 80011e8:	69ba      	ldr	r2, [r7, #24]
 80011ea:	4013      	ands	r3, r2
 80011ec:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80011ee:	683b      	ldr	r3, [r7, #0]
 80011f0:	685b      	ldr	r3, [r3, #4]
 80011f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d003      	beq.n	8001202 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80011fa:	69ba      	ldr	r2, [r7, #24]
 80011fc:	693b      	ldr	r3, [r7, #16]
 80011fe:	4313      	orrs	r3, r2
 8001200:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001202:	4a1d      	ldr	r2, [pc, #116]	; (8001278 <HAL_GPIO_Init+0x334>)
 8001204:	69bb      	ldr	r3, [r7, #24]
 8001206:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001208:	4b1b      	ldr	r3, [pc, #108]	; (8001278 <HAL_GPIO_Init+0x334>)
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800120e:	693b      	ldr	r3, [r7, #16]
 8001210:	43db      	mvns	r3, r3
 8001212:	69ba      	ldr	r2, [r7, #24]
 8001214:	4013      	ands	r3, r2
 8001216:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001218:	683b      	ldr	r3, [r7, #0]
 800121a:	685b      	ldr	r3, [r3, #4]
 800121c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001220:	2b00      	cmp	r3, #0
 8001222:	d003      	beq.n	800122c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001224:	69ba      	ldr	r2, [r7, #24]
 8001226:	693b      	ldr	r3, [r7, #16]
 8001228:	4313      	orrs	r3, r2
 800122a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800122c:	4a12      	ldr	r2, [pc, #72]	; (8001278 <HAL_GPIO_Init+0x334>)
 800122e:	69bb      	ldr	r3, [r7, #24]
 8001230:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001232:	69fb      	ldr	r3, [r7, #28]
 8001234:	3301      	adds	r3, #1
 8001236:	61fb      	str	r3, [r7, #28]
 8001238:	69fb      	ldr	r3, [r7, #28]
 800123a:	2b0f      	cmp	r3, #15
 800123c:	f67f ae90 	bls.w	8000f60 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001240:	bf00      	nop
 8001242:	bf00      	nop
 8001244:	3724      	adds	r7, #36	; 0x24
 8001246:	46bd      	mov	sp, r7
 8001248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800124c:	4770      	bx	lr
 800124e:	bf00      	nop
 8001250:	40023800 	.word	0x40023800
 8001254:	40013800 	.word	0x40013800
 8001258:	40020000 	.word	0x40020000
 800125c:	40020400 	.word	0x40020400
 8001260:	40020800 	.word	0x40020800
 8001264:	40020c00 	.word	0x40020c00
 8001268:	40021000 	.word	0x40021000
 800126c:	40021400 	.word	0x40021400
 8001270:	40021800 	.word	0x40021800
 8001274:	40021c00 	.word	0x40021c00
 8001278:	40013c00 	.word	0x40013c00

0800127c <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800127c:	b480      	push	{r7}
 800127e:	b085      	sub	sp, #20
 8001280:	af00      	add	r7, sp, #0
 8001282:	6078      	str	r0, [r7, #4]
 8001284:	460b      	mov	r3, r1
 8001286:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	695b      	ldr	r3, [r3, #20]
 800128c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800128e:	887a      	ldrh	r2, [r7, #2]
 8001290:	68fb      	ldr	r3, [r7, #12]
 8001292:	4013      	ands	r3, r2
 8001294:	041a      	lsls	r2, r3, #16
 8001296:	68fb      	ldr	r3, [r7, #12]
 8001298:	43d9      	mvns	r1, r3
 800129a:	887b      	ldrh	r3, [r7, #2]
 800129c:	400b      	ands	r3, r1
 800129e:	431a      	orrs	r2, r3
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	619a      	str	r2, [r3, #24]
}
 80012a4:	bf00      	nop
 80012a6:	3714      	adds	r7, #20
 80012a8:	46bd      	mov	sp, r7
 80012aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ae:	4770      	bx	lr

080012b0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b086      	sub	sp, #24
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d101      	bne.n	80012c2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80012be:	2301      	movs	r3, #1
 80012c0:	e267      	b.n	8001792 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	f003 0301 	and.w	r3, r3, #1
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d075      	beq.n	80013ba <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80012ce:	4b88      	ldr	r3, [pc, #544]	; (80014f0 <HAL_RCC_OscConfig+0x240>)
 80012d0:	689b      	ldr	r3, [r3, #8]
 80012d2:	f003 030c 	and.w	r3, r3, #12
 80012d6:	2b04      	cmp	r3, #4
 80012d8:	d00c      	beq.n	80012f4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80012da:	4b85      	ldr	r3, [pc, #532]	; (80014f0 <HAL_RCC_OscConfig+0x240>)
 80012dc:	689b      	ldr	r3, [r3, #8]
 80012de:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80012e2:	2b08      	cmp	r3, #8
 80012e4:	d112      	bne.n	800130c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80012e6:	4b82      	ldr	r3, [pc, #520]	; (80014f0 <HAL_RCC_OscConfig+0x240>)
 80012e8:	685b      	ldr	r3, [r3, #4]
 80012ea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80012ee:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80012f2:	d10b      	bne.n	800130c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80012f4:	4b7e      	ldr	r3, [pc, #504]	; (80014f0 <HAL_RCC_OscConfig+0x240>)
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d05b      	beq.n	80013b8 <HAL_RCC_OscConfig+0x108>
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	685b      	ldr	r3, [r3, #4]
 8001304:	2b00      	cmp	r3, #0
 8001306:	d157      	bne.n	80013b8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001308:	2301      	movs	r3, #1
 800130a:	e242      	b.n	8001792 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	685b      	ldr	r3, [r3, #4]
 8001310:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001314:	d106      	bne.n	8001324 <HAL_RCC_OscConfig+0x74>
 8001316:	4b76      	ldr	r3, [pc, #472]	; (80014f0 <HAL_RCC_OscConfig+0x240>)
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	4a75      	ldr	r2, [pc, #468]	; (80014f0 <HAL_RCC_OscConfig+0x240>)
 800131c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001320:	6013      	str	r3, [r2, #0]
 8001322:	e01d      	b.n	8001360 <HAL_RCC_OscConfig+0xb0>
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	685b      	ldr	r3, [r3, #4]
 8001328:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800132c:	d10c      	bne.n	8001348 <HAL_RCC_OscConfig+0x98>
 800132e:	4b70      	ldr	r3, [pc, #448]	; (80014f0 <HAL_RCC_OscConfig+0x240>)
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	4a6f      	ldr	r2, [pc, #444]	; (80014f0 <HAL_RCC_OscConfig+0x240>)
 8001334:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001338:	6013      	str	r3, [r2, #0]
 800133a:	4b6d      	ldr	r3, [pc, #436]	; (80014f0 <HAL_RCC_OscConfig+0x240>)
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	4a6c      	ldr	r2, [pc, #432]	; (80014f0 <HAL_RCC_OscConfig+0x240>)
 8001340:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001344:	6013      	str	r3, [r2, #0]
 8001346:	e00b      	b.n	8001360 <HAL_RCC_OscConfig+0xb0>
 8001348:	4b69      	ldr	r3, [pc, #420]	; (80014f0 <HAL_RCC_OscConfig+0x240>)
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	4a68      	ldr	r2, [pc, #416]	; (80014f0 <HAL_RCC_OscConfig+0x240>)
 800134e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001352:	6013      	str	r3, [r2, #0]
 8001354:	4b66      	ldr	r3, [pc, #408]	; (80014f0 <HAL_RCC_OscConfig+0x240>)
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	4a65      	ldr	r2, [pc, #404]	; (80014f0 <HAL_RCC_OscConfig+0x240>)
 800135a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800135e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	685b      	ldr	r3, [r3, #4]
 8001364:	2b00      	cmp	r3, #0
 8001366:	d013      	beq.n	8001390 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001368:	f7ff fcfe 	bl	8000d68 <HAL_GetTick>
 800136c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800136e:	e008      	b.n	8001382 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001370:	f7ff fcfa 	bl	8000d68 <HAL_GetTick>
 8001374:	4602      	mov	r2, r0
 8001376:	693b      	ldr	r3, [r7, #16]
 8001378:	1ad3      	subs	r3, r2, r3
 800137a:	2b64      	cmp	r3, #100	; 0x64
 800137c:	d901      	bls.n	8001382 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800137e:	2303      	movs	r3, #3
 8001380:	e207      	b.n	8001792 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001382:	4b5b      	ldr	r3, [pc, #364]	; (80014f0 <HAL_RCC_OscConfig+0x240>)
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800138a:	2b00      	cmp	r3, #0
 800138c:	d0f0      	beq.n	8001370 <HAL_RCC_OscConfig+0xc0>
 800138e:	e014      	b.n	80013ba <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001390:	f7ff fcea 	bl	8000d68 <HAL_GetTick>
 8001394:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001396:	e008      	b.n	80013aa <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001398:	f7ff fce6 	bl	8000d68 <HAL_GetTick>
 800139c:	4602      	mov	r2, r0
 800139e:	693b      	ldr	r3, [r7, #16]
 80013a0:	1ad3      	subs	r3, r2, r3
 80013a2:	2b64      	cmp	r3, #100	; 0x64
 80013a4:	d901      	bls.n	80013aa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80013a6:	2303      	movs	r3, #3
 80013a8:	e1f3      	b.n	8001792 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80013aa:	4b51      	ldr	r3, [pc, #324]	; (80014f0 <HAL_RCC_OscConfig+0x240>)
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d1f0      	bne.n	8001398 <HAL_RCC_OscConfig+0xe8>
 80013b6:	e000      	b.n	80013ba <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80013b8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	f003 0302 	and.w	r3, r3, #2
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d063      	beq.n	800148e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80013c6:	4b4a      	ldr	r3, [pc, #296]	; (80014f0 <HAL_RCC_OscConfig+0x240>)
 80013c8:	689b      	ldr	r3, [r3, #8]
 80013ca:	f003 030c 	and.w	r3, r3, #12
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d00b      	beq.n	80013ea <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80013d2:	4b47      	ldr	r3, [pc, #284]	; (80014f0 <HAL_RCC_OscConfig+0x240>)
 80013d4:	689b      	ldr	r3, [r3, #8]
 80013d6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80013da:	2b08      	cmp	r3, #8
 80013dc:	d11c      	bne.n	8001418 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80013de:	4b44      	ldr	r3, [pc, #272]	; (80014f0 <HAL_RCC_OscConfig+0x240>)
 80013e0:	685b      	ldr	r3, [r3, #4]
 80013e2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d116      	bne.n	8001418 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80013ea:	4b41      	ldr	r3, [pc, #260]	; (80014f0 <HAL_RCC_OscConfig+0x240>)
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	f003 0302 	and.w	r3, r3, #2
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d005      	beq.n	8001402 <HAL_RCC_OscConfig+0x152>
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	68db      	ldr	r3, [r3, #12]
 80013fa:	2b01      	cmp	r3, #1
 80013fc:	d001      	beq.n	8001402 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80013fe:	2301      	movs	r3, #1
 8001400:	e1c7      	b.n	8001792 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001402:	4b3b      	ldr	r3, [pc, #236]	; (80014f0 <HAL_RCC_OscConfig+0x240>)
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	691b      	ldr	r3, [r3, #16]
 800140e:	00db      	lsls	r3, r3, #3
 8001410:	4937      	ldr	r1, [pc, #220]	; (80014f0 <HAL_RCC_OscConfig+0x240>)
 8001412:	4313      	orrs	r3, r2
 8001414:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001416:	e03a      	b.n	800148e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	68db      	ldr	r3, [r3, #12]
 800141c:	2b00      	cmp	r3, #0
 800141e:	d020      	beq.n	8001462 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001420:	4b34      	ldr	r3, [pc, #208]	; (80014f4 <HAL_RCC_OscConfig+0x244>)
 8001422:	2201      	movs	r2, #1
 8001424:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001426:	f7ff fc9f 	bl	8000d68 <HAL_GetTick>
 800142a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800142c:	e008      	b.n	8001440 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800142e:	f7ff fc9b 	bl	8000d68 <HAL_GetTick>
 8001432:	4602      	mov	r2, r0
 8001434:	693b      	ldr	r3, [r7, #16]
 8001436:	1ad3      	subs	r3, r2, r3
 8001438:	2b02      	cmp	r3, #2
 800143a:	d901      	bls.n	8001440 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800143c:	2303      	movs	r3, #3
 800143e:	e1a8      	b.n	8001792 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001440:	4b2b      	ldr	r3, [pc, #172]	; (80014f0 <HAL_RCC_OscConfig+0x240>)
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	f003 0302 	and.w	r3, r3, #2
 8001448:	2b00      	cmp	r3, #0
 800144a:	d0f0      	beq.n	800142e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800144c:	4b28      	ldr	r3, [pc, #160]	; (80014f0 <HAL_RCC_OscConfig+0x240>)
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	691b      	ldr	r3, [r3, #16]
 8001458:	00db      	lsls	r3, r3, #3
 800145a:	4925      	ldr	r1, [pc, #148]	; (80014f0 <HAL_RCC_OscConfig+0x240>)
 800145c:	4313      	orrs	r3, r2
 800145e:	600b      	str	r3, [r1, #0]
 8001460:	e015      	b.n	800148e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001462:	4b24      	ldr	r3, [pc, #144]	; (80014f4 <HAL_RCC_OscConfig+0x244>)
 8001464:	2200      	movs	r2, #0
 8001466:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001468:	f7ff fc7e 	bl	8000d68 <HAL_GetTick>
 800146c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800146e:	e008      	b.n	8001482 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001470:	f7ff fc7a 	bl	8000d68 <HAL_GetTick>
 8001474:	4602      	mov	r2, r0
 8001476:	693b      	ldr	r3, [r7, #16]
 8001478:	1ad3      	subs	r3, r2, r3
 800147a:	2b02      	cmp	r3, #2
 800147c:	d901      	bls.n	8001482 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800147e:	2303      	movs	r3, #3
 8001480:	e187      	b.n	8001792 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001482:	4b1b      	ldr	r3, [pc, #108]	; (80014f0 <HAL_RCC_OscConfig+0x240>)
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	f003 0302 	and.w	r3, r3, #2
 800148a:	2b00      	cmp	r3, #0
 800148c:	d1f0      	bne.n	8001470 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	f003 0308 	and.w	r3, r3, #8
 8001496:	2b00      	cmp	r3, #0
 8001498:	d036      	beq.n	8001508 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	695b      	ldr	r3, [r3, #20]
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d016      	beq.n	80014d0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80014a2:	4b15      	ldr	r3, [pc, #84]	; (80014f8 <HAL_RCC_OscConfig+0x248>)
 80014a4:	2201      	movs	r2, #1
 80014a6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80014a8:	f7ff fc5e 	bl	8000d68 <HAL_GetTick>
 80014ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80014ae:	e008      	b.n	80014c2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80014b0:	f7ff fc5a 	bl	8000d68 <HAL_GetTick>
 80014b4:	4602      	mov	r2, r0
 80014b6:	693b      	ldr	r3, [r7, #16]
 80014b8:	1ad3      	subs	r3, r2, r3
 80014ba:	2b02      	cmp	r3, #2
 80014bc:	d901      	bls.n	80014c2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80014be:	2303      	movs	r3, #3
 80014c0:	e167      	b.n	8001792 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80014c2:	4b0b      	ldr	r3, [pc, #44]	; (80014f0 <HAL_RCC_OscConfig+0x240>)
 80014c4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80014c6:	f003 0302 	and.w	r3, r3, #2
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d0f0      	beq.n	80014b0 <HAL_RCC_OscConfig+0x200>
 80014ce:	e01b      	b.n	8001508 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80014d0:	4b09      	ldr	r3, [pc, #36]	; (80014f8 <HAL_RCC_OscConfig+0x248>)
 80014d2:	2200      	movs	r2, #0
 80014d4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014d6:	f7ff fc47 	bl	8000d68 <HAL_GetTick>
 80014da:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80014dc:	e00e      	b.n	80014fc <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80014de:	f7ff fc43 	bl	8000d68 <HAL_GetTick>
 80014e2:	4602      	mov	r2, r0
 80014e4:	693b      	ldr	r3, [r7, #16]
 80014e6:	1ad3      	subs	r3, r2, r3
 80014e8:	2b02      	cmp	r3, #2
 80014ea:	d907      	bls.n	80014fc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80014ec:	2303      	movs	r3, #3
 80014ee:	e150      	b.n	8001792 <HAL_RCC_OscConfig+0x4e2>
 80014f0:	40023800 	.word	0x40023800
 80014f4:	42470000 	.word	0x42470000
 80014f8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80014fc:	4b88      	ldr	r3, [pc, #544]	; (8001720 <HAL_RCC_OscConfig+0x470>)
 80014fe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001500:	f003 0302 	and.w	r3, r3, #2
 8001504:	2b00      	cmp	r3, #0
 8001506:	d1ea      	bne.n	80014de <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	f003 0304 	and.w	r3, r3, #4
 8001510:	2b00      	cmp	r3, #0
 8001512:	f000 8097 	beq.w	8001644 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001516:	2300      	movs	r3, #0
 8001518:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800151a:	4b81      	ldr	r3, [pc, #516]	; (8001720 <HAL_RCC_OscConfig+0x470>)
 800151c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800151e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001522:	2b00      	cmp	r3, #0
 8001524:	d10f      	bne.n	8001546 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001526:	2300      	movs	r3, #0
 8001528:	60bb      	str	r3, [r7, #8]
 800152a:	4b7d      	ldr	r3, [pc, #500]	; (8001720 <HAL_RCC_OscConfig+0x470>)
 800152c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800152e:	4a7c      	ldr	r2, [pc, #496]	; (8001720 <HAL_RCC_OscConfig+0x470>)
 8001530:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001534:	6413      	str	r3, [r2, #64]	; 0x40
 8001536:	4b7a      	ldr	r3, [pc, #488]	; (8001720 <HAL_RCC_OscConfig+0x470>)
 8001538:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800153a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800153e:	60bb      	str	r3, [r7, #8]
 8001540:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001542:	2301      	movs	r3, #1
 8001544:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001546:	4b77      	ldr	r3, [pc, #476]	; (8001724 <HAL_RCC_OscConfig+0x474>)
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800154e:	2b00      	cmp	r3, #0
 8001550:	d118      	bne.n	8001584 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001552:	4b74      	ldr	r3, [pc, #464]	; (8001724 <HAL_RCC_OscConfig+0x474>)
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	4a73      	ldr	r2, [pc, #460]	; (8001724 <HAL_RCC_OscConfig+0x474>)
 8001558:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800155c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800155e:	f7ff fc03 	bl	8000d68 <HAL_GetTick>
 8001562:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001564:	e008      	b.n	8001578 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001566:	f7ff fbff 	bl	8000d68 <HAL_GetTick>
 800156a:	4602      	mov	r2, r0
 800156c:	693b      	ldr	r3, [r7, #16]
 800156e:	1ad3      	subs	r3, r2, r3
 8001570:	2b02      	cmp	r3, #2
 8001572:	d901      	bls.n	8001578 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001574:	2303      	movs	r3, #3
 8001576:	e10c      	b.n	8001792 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001578:	4b6a      	ldr	r3, [pc, #424]	; (8001724 <HAL_RCC_OscConfig+0x474>)
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001580:	2b00      	cmp	r3, #0
 8001582:	d0f0      	beq.n	8001566 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	689b      	ldr	r3, [r3, #8]
 8001588:	2b01      	cmp	r3, #1
 800158a:	d106      	bne.n	800159a <HAL_RCC_OscConfig+0x2ea>
 800158c:	4b64      	ldr	r3, [pc, #400]	; (8001720 <HAL_RCC_OscConfig+0x470>)
 800158e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001590:	4a63      	ldr	r2, [pc, #396]	; (8001720 <HAL_RCC_OscConfig+0x470>)
 8001592:	f043 0301 	orr.w	r3, r3, #1
 8001596:	6713      	str	r3, [r2, #112]	; 0x70
 8001598:	e01c      	b.n	80015d4 <HAL_RCC_OscConfig+0x324>
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	689b      	ldr	r3, [r3, #8]
 800159e:	2b05      	cmp	r3, #5
 80015a0:	d10c      	bne.n	80015bc <HAL_RCC_OscConfig+0x30c>
 80015a2:	4b5f      	ldr	r3, [pc, #380]	; (8001720 <HAL_RCC_OscConfig+0x470>)
 80015a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015a6:	4a5e      	ldr	r2, [pc, #376]	; (8001720 <HAL_RCC_OscConfig+0x470>)
 80015a8:	f043 0304 	orr.w	r3, r3, #4
 80015ac:	6713      	str	r3, [r2, #112]	; 0x70
 80015ae:	4b5c      	ldr	r3, [pc, #368]	; (8001720 <HAL_RCC_OscConfig+0x470>)
 80015b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015b2:	4a5b      	ldr	r2, [pc, #364]	; (8001720 <HAL_RCC_OscConfig+0x470>)
 80015b4:	f043 0301 	orr.w	r3, r3, #1
 80015b8:	6713      	str	r3, [r2, #112]	; 0x70
 80015ba:	e00b      	b.n	80015d4 <HAL_RCC_OscConfig+0x324>
 80015bc:	4b58      	ldr	r3, [pc, #352]	; (8001720 <HAL_RCC_OscConfig+0x470>)
 80015be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015c0:	4a57      	ldr	r2, [pc, #348]	; (8001720 <HAL_RCC_OscConfig+0x470>)
 80015c2:	f023 0301 	bic.w	r3, r3, #1
 80015c6:	6713      	str	r3, [r2, #112]	; 0x70
 80015c8:	4b55      	ldr	r3, [pc, #340]	; (8001720 <HAL_RCC_OscConfig+0x470>)
 80015ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015cc:	4a54      	ldr	r2, [pc, #336]	; (8001720 <HAL_RCC_OscConfig+0x470>)
 80015ce:	f023 0304 	bic.w	r3, r3, #4
 80015d2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	689b      	ldr	r3, [r3, #8]
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d015      	beq.n	8001608 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80015dc:	f7ff fbc4 	bl	8000d68 <HAL_GetTick>
 80015e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80015e2:	e00a      	b.n	80015fa <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80015e4:	f7ff fbc0 	bl	8000d68 <HAL_GetTick>
 80015e8:	4602      	mov	r2, r0
 80015ea:	693b      	ldr	r3, [r7, #16]
 80015ec:	1ad3      	subs	r3, r2, r3
 80015ee:	f241 3288 	movw	r2, #5000	; 0x1388
 80015f2:	4293      	cmp	r3, r2
 80015f4:	d901      	bls.n	80015fa <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80015f6:	2303      	movs	r3, #3
 80015f8:	e0cb      	b.n	8001792 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80015fa:	4b49      	ldr	r3, [pc, #292]	; (8001720 <HAL_RCC_OscConfig+0x470>)
 80015fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015fe:	f003 0302 	and.w	r3, r3, #2
 8001602:	2b00      	cmp	r3, #0
 8001604:	d0ee      	beq.n	80015e4 <HAL_RCC_OscConfig+0x334>
 8001606:	e014      	b.n	8001632 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001608:	f7ff fbae 	bl	8000d68 <HAL_GetTick>
 800160c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800160e:	e00a      	b.n	8001626 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001610:	f7ff fbaa 	bl	8000d68 <HAL_GetTick>
 8001614:	4602      	mov	r2, r0
 8001616:	693b      	ldr	r3, [r7, #16]
 8001618:	1ad3      	subs	r3, r2, r3
 800161a:	f241 3288 	movw	r2, #5000	; 0x1388
 800161e:	4293      	cmp	r3, r2
 8001620:	d901      	bls.n	8001626 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001622:	2303      	movs	r3, #3
 8001624:	e0b5      	b.n	8001792 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001626:	4b3e      	ldr	r3, [pc, #248]	; (8001720 <HAL_RCC_OscConfig+0x470>)
 8001628:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800162a:	f003 0302 	and.w	r3, r3, #2
 800162e:	2b00      	cmp	r3, #0
 8001630:	d1ee      	bne.n	8001610 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001632:	7dfb      	ldrb	r3, [r7, #23]
 8001634:	2b01      	cmp	r3, #1
 8001636:	d105      	bne.n	8001644 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001638:	4b39      	ldr	r3, [pc, #228]	; (8001720 <HAL_RCC_OscConfig+0x470>)
 800163a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800163c:	4a38      	ldr	r2, [pc, #224]	; (8001720 <HAL_RCC_OscConfig+0x470>)
 800163e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001642:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	699b      	ldr	r3, [r3, #24]
 8001648:	2b00      	cmp	r3, #0
 800164a:	f000 80a1 	beq.w	8001790 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800164e:	4b34      	ldr	r3, [pc, #208]	; (8001720 <HAL_RCC_OscConfig+0x470>)
 8001650:	689b      	ldr	r3, [r3, #8]
 8001652:	f003 030c 	and.w	r3, r3, #12
 8001656:	2b08      	cmp	r3, #8
 8001658:	d05c      	beq.n	8001714 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	699b      	ldr	r3, [r3, #24]
 800165e:	2b02      	cmp	r3, #2
 8001660:	d141      	bne.n	80016e6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001662:	4b31      	ldr	r3, [pc, #196]	; (8001728 <HAL_RCC_OscConfig+0x478>)
 8001664:	2200      	movs	r2, #0
 8001666:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001668:	f7ff fb7e 	bl	8000d68 <HAL_GetTick>
 800166c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800166e:	e008      	b.n	8001682 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001670:	f7ff fb7a 	bl	8000d68 <HAL_GetTick>
 8001674:	4602      	mov	r2, r0
 8001676:	693b      	ldr	r3, [r7, #16]
 8001678:	1ad3      	subs	r3, r2, r3
 800167a:	2b02      	cmp	r3, #2
 800167c:	d901      	bls.n	8001682 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800167e:	2303      	movs	r3, #3
 8001680:	e087      	b.n	8001792 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001682:	4b27      	ldr	r3, [pc, #156]	; (8001720 <HAL_RCC_OscConfig+0x470>)
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800168a:	2b00      	cmp	r3, #0
 800168c:	d1f0      	bne.n	8001670 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	69da      	ldr	r2, [r3, #28]
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	6a1b      	ldr	r3, [r3, #32]
 8001696:	431a      	orrs	r2, r3
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800169c:	019b      	lsls	r3, r3, #6
 800169e:	431a      	orrs	r2, r3
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016a4:	085b      	lsrs	r3, r3, #1
 80016a6:	3b01      	subs	r3, #1
 80016a8:	041b      	lsls	r3, r3, #16
 80016aa:	431a      	orrs	r2, r3
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016b0:	061b      	lsls	r3, r3, #24
 80016b2:	491b      	ldr	r1, [pc, #108]	; (8001720 <HAL_RCC_OscConfig+0x470>)
 80016b4:	4313      	orrs	r3, r2
 80016b6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80016b8:	4b1b      	ldr	r3, [pc, #108]	; (8001728 <HAL_RCC_OscConfig+0x478>)
 80016ba:	2201      	movs	r2, #1
 80016bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016be:	f7ff fb53 	bl	8000d68 <HAL_GetTick>
 80016c2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80016c4:	e008      	b.n	80016d8 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80016c6:	f7ff fb4f 	bl	8000d68 <HAL_GetTick>
 80016ca:	4602      	mov	r2, r0
 80016cc:	693b      	ldr	r3, [r7, #16]
 80016ce:	1ad3      	subs	r3, r2, r3
 80016d0:	2b02      	cmp	r3, #2
 80016d2:	d901      	bls.n	80016d8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80016d4:	2303      	movs	r3, #3
 80016d6:	e05c      	b.n	8001792 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80016d8:	4b11      	ldr	r3, [pc, #68]	; (8001720 <HAL_RCC_OscConfig+0x470>)
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d0f0      	beq.n	80016c6 <HAL_RCC_OscConfig+0x416>
 80016e4:	e054      	b.n	8001790 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80016e6:	4b10      	ldr	r3, [pc, #64]	; (8001728 <HAL_RCC_OscConfig+0x478>)
 80016e8:	2200      	movs	r2, #0
 80016ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016ec:	f7ff fb3c 	bl	8000d68 <HAL_GetTick>
 80016f0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80016f2:	e008      	b.n	8001706 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80016f4:	f7ff fb38 	bl	8000d68 <HAL_GetTick>
 80016f8:	4602      	mov	r2, r0
 80016fa:	693b      	ldr	r3, [r7, #16]
 80016fc:	1ad3      	subs	r3, r2, r3
 80016fe:	2b02      	cmp	r3, #2
 8001700:	d901      	bls.n	8001706 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001702:	2303      	movs	r3, #3
 8001704:	e045      	b.n	8001792 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001706:	4b06      	ldr	r3, [pc, #24]	; (8001720 <HAL_RCC_OscConfig+0x470>)
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800170e:	2b00      	cmp	r3, #0
 8001710:	d1f0      	bne.n	80016f4 <HAL_RCC_OscConfig+0x444>
 8001712:	e03d      	b.n	8001790 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	699b      	ldr	r3, [r3, #24]
 8001718:	2b01      	cmp	r3, #1
 800171a:	d107      	bne.n	800172c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800171c:	2301      	movs	r3, #1
 800171e:	e038      	b.n	8001792 <HAL_RCC_OscConfig+0x4e2>
 8001720:	40023800 	.word	0x40023800
 8001724:	40007000 	.word	0x40007000
 8001728:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800172c:	4b1b      	ldr	r3, [pc, #108]	; (800179c <HAL_RCC_OscConfig+0x4ec>)
 800172e:	685b      	ldr	r3, [r3, #4]
 8001730:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	699b      	ldr	r3, [r3, #24]
 8001736:	2b01      	cmp	r3, #1
 8001738:	d028      	beq.n	800178c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800173a:	68fb      	ldr	r3, [r7, #12]
 800173c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001744:	429a      	cmp	r2, r3
 8001746:	d121      	bne.n	800178c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001748:	68fb      	ldr	r3, [r7, #12]
 800174a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001752:	429a      	cmp	r2, r3
 8001754:	d11a      	bne.n	800178c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001756:	68fa      	ldr	r2, [r7, #12]
 8001758:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800175c:	4013      	ands	r3, r2
 800175e:	687a      	ldr	r2, [r7, #4]
 8001760:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001762:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001764:	4293      	cmp	r3, r2
 8001766:	d111      	bne.n	800178c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001768:	68fb      	ldr	r3, [r7, #12]
 800176a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001772:	085b      	lsrs	r3, r3, #1
 8001774:	3b01      	subs	r3, #1
 8001776:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001778:	429a      	cmp	r2, r3
 800177a:	d107      	bne.n	800178c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800177c:	68fb      	ldr	r3, [r7, #12]
 800177e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001786:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001788:	429a      	cmp	r2, r3
 800178a:	d001      	beq.n	8001790 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 800178c:	2301      	movs	r3, #1
 800178e:	e000      	b.n	8001792 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001790:	2300      	movs	r3, #0
}
 8001792:	4618      	mov	r0, r3
 8001794:	3718      	adds	r7, #24
 8001796:	46bd      	mov	sp, r7
 8001798:	bd80      	pop	{r7, pc}
 800179a:	bf00      	nop
 800179c:	40023800 	.word	0x40023800

080017a0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	b084      	sub	sp, #16
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	6078      	str	r0, [r7, #4]
 80017a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d101      	bne.n	80017b4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80017b0:	2301      	movs	r3, #1
 80017b2:	e0cc      	b.n	800194e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80017b4:	4b68      	ldr	r3, [pc, #416]	; (8001958 <HAL_RCC_ClockConfig+0x1b8>)
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	f003 0307 	and.w	r3, r3, #7
 80017bc:	683a      	ldr	r2, [r7, #0]
 80017be:	429a      	cmp	r2, r3
 80017c0:	d90c      	bls.n	80017dc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80017c2:	4b65      	ldr	r3, [pc, #404]	; (8001958 <HAL_RCC_ClockConfig+0x1b8>)
 80017c4:	683a      	ldr	r2, [r7, #0]
 80017c6:	b2d2      	uxtb	r2, r2
 80017c8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80017ca:	4b63      	ldr	r3, [pc, #396]	; (8001958 <HAL_RCC_ClockConfig+0x1b8>)
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	f003 0307 	and.w	r3, r3, #7
 80017d2:	683a      	ldr	r2, [r7, #0]
 80017d4:	429a      	cmp	r2, r3
 80017d6:	d001      	beq.n	80017dc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80017d8:	2301      	movs	r3, #1
 80017da:	e0b8      	b.n	800194e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	f003 0302 	and.w	r3, r3, #2
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d020      	beq.n	800182a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	f003 0304 	and.w	r3, r3, #4
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d005      	beq.n	8001800 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80017f4:	4b59      	ldr	r3, [pc, #356]	; (800195c <HAL_RCC_ClockConfig+0x1bc>)
 80017f6:	689b      	ldr	r3, [r3, #8]
 80017f8:	4a58      	ldr	r2, [pc, #352]	; (800195c <HAL_RCC_ClockConfig+0x1bc>)
 80017fa:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80017fe:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	f003 0308 	and.w	r3, r3, #8
 8001808:	2b00      	cmp	r3, #0
 800180a:	d005      	beq.n	8001818 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800180c:	4b53      	ldr	r3, [pc, #332]	; (800195c <HAL_RCC_ClockConfig+0x1bc>)
 800180e:	689b      	ldr	r3, [r3, #8]
 8001810:	4a52      	ldr	r2, [pc, #328]	; (800195c <HAL_RCC_ClockConfig+0x1bc>)
 8001812:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001816:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001818:	4b50      	ldr	r3, [pc, #320]	; (800195c <HAL_RCC_ClockConfig+0x1bc>)
 800181a:	689b      	ldr	r3, [r3, #8]
 800181c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	689b      	ldr	r3, [r3, #8]
 8001824:	494d      	ldr	r1, [pc, #308]	; (800195c <HAL_RCC_ClockConfig+0x1bc>)
 8001826:	4313      	orrs	r3, r2
 8001828:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	f003 0301 	and.w	r3, r3, #1
 8001832:	2b00      	cmp	r3, #0
 8001834:	d044      	beq.n	80018c0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	685b      	ldr	r3, [r3, #4]
 800183a:	2b01      	cmp	r3, #1
 800183c:	d107      	bne.n	800184e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800183e:	4b47      	ldr	r3, [pc, #284]	; (800195c <HAL_RCC_ClockConfig+0x1bc>)
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001846:	2b00      	cmp	r3, #0
 8001848:	d119      	bne.n	800187e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800184a:	2301      	movs	r3, #1
 800184c:	e07f      	b.n	800194e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	685b      	ldr	r3, [r3, #4]
 8001852:	2b02      	cmp	r3, #2
 8001854:	d003      	beq.n	800185e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800185a:	2b03      	cmp	r3, #3
 800185c:	d107      	bne.n	800186e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800185e:	4b3f      	ldr	r3, [pc, #252]	; (800195c <HAL_RCC_ClockConfig+0x1bc>)
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001866:	2b00      	cmp	r3, #0
 8001868:	d109      	bne.n	800187e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800186a:	2301      	movs	r3, #1
 800186c:	e06f      	b.n	800194e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800186e:	4b3b      	ldr	r3, [pc, #236]	; (800195c <HAL_RCC_ClockConfig+0x1bc>)
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	f003 0302 	and.w	r3, r3, #2
 8001876:	2b00      	cmp	r3, #0
 8001878:	d101      	bne.n	800187e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800187a:	2301      	movs	r3, #1
 800187c:	e067      	b.n	800194e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800187e:	4b37      	ldr	r3, [pc, #220]	; (800195c <HAL_RCC_ClockConfig+0x1bc>)
 8001880:	689b      	ldr	r3, [r3, #8]
 8001882:	f023 0203 	bic.w	r2, r3, #3
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	685b      	ldr	r3, [r3, #4]
 800188a:	4934      	ldr	r1, [pc, #208]	; (800195c <HAL_RCC_ClockConfig+0x1bc>)
 800188c:	4313      	orrs	r3, r2
 800188e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001890:	f7ff fa6a 	bl	8000d68 <HAL_GetTick>
 8001894:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001896:	e00a      	b.n	80018ae <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001898:	f7ff fa66 	bl	8000d68 <HAL_GetTick>
 800189c:	4602      	mov	r2, r0
 800189e:	68fb      	ldr	r3, [r7, #12]
 80018a0:	1ad3      	subs	r3, r2, r3
 80018a2:	f241 3288 	movw	r2, #5000	; 0x1388
 80018a6:	4293      	cmp	r3, r2
 80018a8:	d901      	bls.n	80018ae <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80018aa:	2303      	movs	r3, #3
 80018ac:	e04f      	b.n	800194e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80018ae:	4b2b      	ldr	r3, [pc, #172]	; (800195c <HAL_RCC_ClockConfig+0x1bc>)
 80018b0:	689b      	ldr	r3, [r3, #8]
 80018b2:	f003 020c 	and.w	r2, r3, #12
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	685b      	ldr	r3, [r3, #4]
 80018ba:	009b      	lsls	r3, r3, #2
 80018bc:	429a      	cmp	r2, r3
 80018be:	d1eb      	bne.n	8001898 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80018c0:	4b25      	ldr	r3, [pc, #148]	; (8001958 <HAL_RCC_ClockConfig+0x1b8>)
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	f003 0307 	and.w	r3, r3, #7
 80018c8:	683a      	ldr	r2, [r7, #0]
 80018ca:	429a      	cmp	r2, r3
 80018cc:	d20c      	bcs.n	80018e8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80018ce:	4b22      	ldr	r3, [pc, #136]	; (8001958 <HAL_RCC_ClockConfig+0x1b8>)
 80018d0:	683a      	ldr	r2, [r7, #0]
 80018d2:	b2d2      	uxtb	r2, r2
 80018d4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80018d6:	4b20      	ldr	r3, [pc, #128]	; (8001958 <HAL_RCC_ClockConfig+0x1b8>)
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	f003 0307 	and.w	r3, r3, #7
 80018de:	683a      	ldr	r2, [r7, #0]
 80018e0:	429a      	cmp	r2, r3
 80018e2:	d001      	beq.n	80018e8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80018e4:	2301      	movs	r3, #1
 80018e6:	e032      	b.n	800194e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	f003 0304 	and.w	r3, r3, #4
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d008      	beq.n	8001906 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80018f4:	4b19      	ldr	r3, [pc, #100]	; (800195c <HAL_RCC_ClockConfig+0x1bc>)
 80018f6:	689b      	ldr	r3, [r3, #8]
 80018f8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	68db      	ldr	r3, [r3, #12]
 8001900:	4916      	ldr	r1, [pc, #88]	; (800195c <HAL_RCC_ClockConfig+0x1bc>)
 8001902:	4313      	orrs	r3, r2
 8001904:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	f003 0308 	and.w	r3, r3, #8
 800190e:	2b00      	cmp	r3, #0
 8001910:	d009      	beq.n	8001926 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001912:	4b12      	ldr	r3, [pc, #72]	; (800195c <HAL_RCC_ClockConfig+0x1bc>)
 8001914:	689b      	ldr	r3, [r3, #8]
 8001916:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	691b      	ldr	r3, [r3, #16]
 800191e:	00db      	lsls	r3, r3, #3
 8001920:	490e      	ldr	r1, [pc, #56]	; (800195c <HAL_RCC_ClockConfig+0x1bc>)
 8001922:	4313      	orrs	r3, r2
 8001924:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001926:	f000 f821 	bl	800196c <HAL_RCC_GetSysClockFreq>
 800192a:	4602      	mov	r2, r0
 800192c:	4b0b      	ldr	r3, [pc, #44]	; (800195c <HAL_RCC_ClockConfig+0x1bc>)
 800192e:	689b      	ldr	r3, [r3, #8]
 8001930:	091b      	lsrs	r3, r3, #4
 8001932:	f003 030f 	and.w	r3, r3, #15
 8001936:	490a      	ldr	r1, [pc, #40]	; (8001960 <HAL_RCC_ClockConfig+0x1c0>)
 8001938:	5ccb      	ldrb	r3, [r1, r3]
 800193a:	fa22 f303 	lsr.w	r3, r2, r3
 800193e:	4a09      	ldr	r2, [pc, #36]	; (8001964 <HAL_RCC_ClockConfig+0x1c4>)
 8001940:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001942:	4b09      	ldr	r3, [pc, #36]	; (8001968 <HAL_RCC_ClockConfig+0x1c8>)
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	4618      	mov	r0, r3
 8001948:	f7ff f8ca 	bl	8000ae0 <HAL_InitTick>

  return HAL_OK;
 800194c:	2300      	movs	r3, #0
}
 800194e:	4618      	mov	r0, r3
 8001950:	3710      	adds	r7, #16
 8001952:	46bd      	mov	sp, r7
 8001954:	bd80      	pop	{r7, pc}
 8001956:	bf00      	nop
 8001958:	40023c00 	.word	0x40023c00
 800195c:	40023800 	.word	0x40023800
 8001960:	080047f0 	.word	0x080047f0
 8001964:	20000000 	.word	0x20000000
 8001968:	20000004 	.word	0x20000004

0800196c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800196c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001970:	b090      	sub	sp, #64	; 0x40
 8001972:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001974:	2300      	movs	r3, #0
 8001976:	637b      	str	r3, [r7, #52]	; 0x34
 8001978:	2300      	movs	r3, #0
 800197a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800197c:	2300      	movs	r3, #0
 800197e:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8001980:	2300      	movs	r3, #0
 8001982:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001984:	4b59      	ldr	r3, [pc, #356]	; (8001aec <HAL_RCC_GetSysClockFreq+0x180>)
 8001986:	689b      	ldr	r3, [r3, #8]
 8001988:	f003 030c 	and.w	r3, r3, #12
 800198c:	2b08      	cmp	r3, #8
 800198e:	d00d      	beq.n	80019ac <HAL_RCC_GetSysClockFreq+0x40>
 8001990:	2b08      	cmp	r3, #8
 8001992:	f200 80a1 	bhi.w	8001ad8 <HAL_RCC_GetSysClockFreq+0x16c>
 8001996:	2b00      	cmp	r3, #0
 8001998:	d002      	beq.n	80019a0 <HAL_RCC_GetSysClockFreq+0x34>
 800199a:	2b04      	cmp	r3, #4
 800199c:	d003      	beq.n	80019a6 <HAL_RCC_GetSysClockFreq+0x3a>
 800199e:	e09b      	b.n	8001ad8 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80019a0:	4b53      	ldr	r3, [pc, #332]	; (8001af0 <HAL_RCC_GetSysClockFreq+0x184>)
 80019a2:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 80019a4:	e09b      	b.n	8001ade <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80019a6:	4b53      	ldr	r3, [pc, #332]	; (8001af4 <HAL_RCC_GetSysClockFreq+0x188>)
 80019a8:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80019aa:	e098      	b.n	8001ade <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80019ac:	4b4f      	ldr	r3, [pc, #316]	; (8001aec <HAL_RCC_GetSysClockFreq+0x180>)
 80019ae:	685b      	ldr	r3, [r3, #4]
 80019b0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80019b4:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80019b6:	4b4d      	ldr	r3, [pc, #308]	; (8001aec <HAL_RCC_GetSysClockFreq+0x180>)
 80019b8:	685b      	ldr	r3, [r3, #4]
 80019ba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d028      	beq.n	8001a14 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80019c2:	4b4a      	ldr	r3, [pc, #296]	; (8001aec <HAL_RCC_GetSysClockFreq+0x180>)
 80019c4:	685b      	ldr	r3, [r3, #4]
 80019c6:	099b      	lsrs	r3, r3, #6
 80019c8:	2200      	movs	r2, #0
 80019ca:	623b      	str	r3, [r7, #32]
 80019cc:	627a      	str	r2, [r7, #36]	; 0x24
 80019ce:	6a3b      	ldr	r3, [r7, #32]
 80019d0:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80019d4:	2100      	movs	r1, #0
 80019d6:	4b47      	ldr	r3, [pc, #284]	; (8001af4 <HAL_RCC_GetSysClockFreq+0x188>)
 80019d8:	fb03 f201 	mul.w	r2, r3, r1
 80019dc:	2300      	movs	r3, #0
 80019de:	fb00 f303 	mul.w	r3, r0, r3
 80019e2:	4413      	add	r3, r2
 80019e4:	4a43      	ldr	r2, [pc, #268]	; (8001af4 <HAL_RCC_GetSysClockFreq+0x188>)
 80019e6:	fba0 1202 	umull	r1, r2, r0, r2
 80019ea:	62fa      	str	r2, [r7, #44]	; 0x2c
 80019ec:	460a      	mov	r2, r1
 80019ee:	62ba      	str	r2, [r7, #40]	; 0x28
 80019f0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80019f2:	4413      	add	r3, r2
 80019f4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80019f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80019f8:	2200      	movs	r2, #0
 80019fa:	61bb      	str	r3, [r7, #24]
 80019fc:	61fa      	str	r2, [r7, #28]
 80019fe:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001a02:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8001a06:	f7fe fc3b 	bl	8000280 <__aeabi_uldivmod>
 8001a0a:	4602      	mov	r2, r0
 8001a0c:	460b      	mov	r3, r1
 8001a0e:	4613      	mov	r3, r2
 8001a10:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001a12:	e053      	b.n	8001abc <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001a14:	4b35      	ldr	r3, [pc, #212]	; (8001aec <HAL_RCC_GetSysClockFreq+0x180>)
 8001a16:	685b      	ldr	r3, [r3, #4]
 8001a18:	099b      	lsrs	r3, r3, #6
 8001a1a:	2200      	movs	r2, #0
 8001a1c:	613b      	str	r3, [r7, #16]
 8001a1e:	617a      	str	r2, [r7, #20]
 8001a20:	693b      	ldr	r3, [r7, #16]
 8001a22:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8001a26:	f04f 0b00 	mov.w	fp, #0
 8001a2a:	4652      	mov	r2, sl
 8001a2c:	465b      	mov	r3, fp
 8001a2e:	f04f 0000 	mov.w	r0, #0
 8001a32:	f04f 0100 	mov.w	r1, #0
 8001a36:	0159      	lsls	r1, r3, #5
 8001a38:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001a3c:	0150      	lsls	r0, r2, #5
 8001a3e:	4602      	mov	r2, r0
 8001a40:	460b      	mov	r3, r1
 8001a42:	ebb2 080a 	subs.w	r8, r2, sl
 8001a46:	eb63 090b 	sbc.w	r9, r3, fp
 8001a4a:	f04f 0200 	mov.w	r2, #0
 8001a4e:	f04f 0300 	mov.w	r3, #0
 8001a52:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8001a56:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8001a5a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8001a5e:	ebb2 0408 	subs.w	r4, r2, r8
 8001a62:	eb63 0509 	sbc.w	r5, r3, r9
 8001a66:	f04f 0200 	mov.w	r2, #0
 8001a6a:	f04f 0300 	mov.w	r3, #0
 8001a6e:	00eb      	lsls	r3, r5, #3
 8001a70:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001a74:	00e2      	lsls	r2, r4, #3
 8001a76:	4614      	mov	r4, r2
 8001a78:	461d      	mov	r5, r3
 8001a7a:	eb14 030a 	adds.w	r3, r4, sl
 8001a7e:	603b      	str	r3, [r7, #0]
 8001a80:	eb45 030b 	adc.w	r3, r5, fp
 8001a84:	607b      	str	r3, [r7, #4]
 8001a86:	f04f 0200 	mov.w	r2, #0
 8001a8a:	f04f 0300 	mov.w	r3, #0
 8001a8e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001a92:	4629      	mov	r1, r5
 8001a94:	028b      	lsls	r3, r1, #10
 8001a96:	4621      	mov	r1, r4
 8001a98:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001a9c:	4621      	mov	r1, r4
 8001a9e:	028a      	lsls	r2, r1, #10
 8001aa0:	4610      	mov	r0, r2
 8001aa2:	4619      	mov	r1, r3
 8001aa4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001aa6:	2200      	movs	r2, #0
 8001aa8:	60bb      	str	r3, [r7, #8]
 8001aaa:	60fa      	str	r2, [r7, #12]
 8001aac:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001ab0:	f7fe fbe6 	bl	8000280 <__aeabi_uldivmod>
 8001ab4:	4602      	mov	r2, r0
 8001ab6:	460b      	mov	r3, r1
 8001ab8:	4613      	mov	r3, r2
 8001aba:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001abc:	4b0b      	ldr	r3, [pc, #44]	; (8001aec <HAL_RCC_GetSysClockFreq+0x180>)
 8001abe:	685b      	ldr	r3, [r3, #4]
 8001ac0:	0c1b      	lsrs	r3, r3, #16
 8001ac2:	f003 0303 	and.w	r3, r3, #3
 8001ac6:	3301      	adds	r3, #1
 8001ac8:	005b      	lsls	r3, r3, #1
 8001aca:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8001acc:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001ace:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001ad0:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ad4:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8001ad6:	e002      	b.n	8001ade <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001ad8:	4b05      	ldr	r3, [pc, #20]	; (8001af0 <HAL_RCC_GetSysClockFreq+0x184>)
 8001ada:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8001adc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001ade:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8001ae0:	4618      	mov	r0, r3
 8001ae2:	3740      	adds	r7, #64	; 0x40
 8001ae4:	46bd      	mov	sp, r7
 8001ae6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001aea:	bf00      	nop
 8001aec:	40023800 	.word	0x40023800
 8001af0:	00f42400 	.word	0x00f42400
 8001af4:	017d7840 	.word	0x017d7840

08001af8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001af8:	b480      	push	{r7}
 8001afa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001afc:	4b03      	ldr	r3, [pc, #12]	; (8001b0c <HAL_RCC_GetHCLKFreq+0x14>)
 8001afe:	681b      	ldr	r3, [r3, #0]
}
 8001b00:	4618      	mov	r0, r3
 8001b02:	46bd      	mov	sp, r7
 8001b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b08:	4770      	bx	lr
 8001b0a:	bf00      	nop
 8001b0c:	20000000 	.word	0x20000000

08001b10 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001b14:	f7ff fff0 	bl	8001af8 <HAL_RCC_GetHCLKFreq>
 8001b18:	4602      	mov	r2, r0
 8001b1a:	4b05      	ldr	r3, [pc, #20]	; (8001b30 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001b1c:	689b      	ldr	r3, [r3, #8]
 8001b1e:	0a9b      	lsrs	r3, r3, #10
 8001b20:	f003 0307 	and.w	r3, r3, #7
 8001b24:	4903      	ldr	r1, [pc, #12]	; (8001b34 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001b26:	5ccb      	ldrb	r3, [r1, r3]
 8001b28:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001b2c:	4618      	mov	r0, r3
 8001b2e:	bd80      	pop	{r7, pc}
 8001b30:	40023800 	.word	0x40023800
 8001b34:	08004800 	.word	0x08004800

08001b38 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001b3c:	f7ff ffdc 	bl	8001af8 <HAL_RCC_GetHCLKFreq>
 8001b40:	4602      	mov	r2, r0
 8001b42:	4b05      	ldr	r3, [pc, #20]	; (8001b58 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001b44:	689b      	ldr	r3, [r3, #8]
 8001b46:	0b5b      	lsrs	r3, r3, #13
 8001b48:	f003 0307 	and.w	r3, r3, #7
 8001b4c:	4903      	ldr	r1, [pc, #12]	; (8001b5c <HAL_RCC_GetPCLK2Freq+0x24>)
 8001b4e:	5ccb      	ldrb	r3, [r1, r3]
 8001b50:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001b54:	4618      	mov	r0, r3
 8001b56:	bd80      	pop	{r7, pc}
 8001b58:	40023800 	.word	0x40023800
 8001b5c:	08004800 	.word	0x08004800

08001b60 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001b60:	b480      	push	{r7}
 8001b62:	b083      	sub	sp, #12
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	6078      	str	r0, [r7, #4]
 8001b68:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	220f      	movs	r2, #15
 8001b6e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001b70:	4b12      	ldr	r3, [pc, #72]	; (8001bbc <HAL_RCC_GetClockConfig+0x5c>)
 8001b72:	689b      	ldr	r3, [r3, #8]
 8001b74:	f003 0203 	and.w	r2, r3, #3
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001b7c:	4b0f      	ldr	r3, [pc, #60]	; (8001bbc <HAL_RCC_GetClockConfig+0x5c>)
 8001b7e:	689b      	ldr	r3, [r3, #8]
 8001b80:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001b88:	4b0c      	ldr	r3, [pc, #48]	; (8001bbc <HAL_RCC_GetClockConfig+0x5c>)
 8001b8a:	689b      	ldr	r3, [r3, #8]
 8001b8c:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001b94:	4b09      	ldr	r3, [pc, #36]	; (8001bbc <HAL_RCC_GetClockConfig+0x5c>)
 8001b96:	689b      	ldr	r3, [r3, #8]
 8001b98:	08db      	lsrs	r3, r3, #3
 8001b9a:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001ba2:	4b07      	ldr	r3, [pc, #28]	; (8001bc0 <HAL_RCC_GetClockConfig+0x60>)
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	f003 0207 	and.w	r2, r3, #7
 8001baa:	683b      	ldr	r3, [r7, #0]
 8001bac:	601a      	str	r2, [r3, #0]
}
 8001bae:	bf00      	nop
 8001bb0:	370c      	adds	r7, #12
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb8:	4770      	bx	lr
 8001bba:	bf00      	nop
 8001bbc:	40023800 	.word	0x40023800
 8001bc0:	40023c00 	.word	0x40023c00

08001bc4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	b082      	sub	sp, #8
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d101      	bne.n	8001bd6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001bd2:	2301      	movs	r3, #1
 8001bd4:	e041      	b.n	8001c5a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001bdc:	b2db      	uxtb	r3, r3
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d106      	bne.n	8001bf0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	2200      	movs	r2, #0
 8001be6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001bea:	6878      	ldr	r0, [r7, #4]
 8001bec:	f000 f839 	bl	8001c62 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	2202      	movs	r2, #2
 8001bf4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681a      	ldr	r2, [r3, #0]
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	3304      	adds	r3, #4
 8001c00:	4619      	mov	r1, r3
 8001c02:	4610      	mov	r0, r2
 8001c04:	f000 f9d8 	bl	8001fb8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	2201      	movs	r2, #1
 8001c0c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	2201      	movs	r2, #1
 8001c14:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	2201      	movs	r2, #1
 8001c1c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	2201      	movs	r2, #1
 8001c24:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	2201      	movs	r2, #1
 8001c2c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	2201      	movs	r2, #1
 8001c34:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	2201      	movs	r2, #1
 8001c3c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	2201      	movs	r2, #1
 8001c44:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	2201      	movs	r2, #1
 8001c4c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	2201      	movs	r2, #1
 8001c54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001c58:	2300      	movs	r3, #0
}
 8001c5a:	4618      	mov	r0, r3
 8001c5c:	3708      	adds	r7, #8
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	bd80      	pop	{r7, pc}

08001c62 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001c62:	b480      	push	{r7}
 8001c64:	b083      	sub	sp, #12
 8001c66:	af00      	add	r7, sp, #0
 8001c68:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001c6a:	bf00      	nop
 8001c6c:	370c      	adds	r7, #12
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c74:	4770      	bx	lr
	...

08001c78 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001c78:	b480      	push	{r7}
 8001c7a:	b085      	sub	sp, #20
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001c86:	b2db      	uxtb	r3, r3
 8001c88:	2b01      	cmp	r3, #1
 8001c8a:	d001      	beq.n	8001c90 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001c8c:	2301      	movs	r3, #1
 8001c8e:	e04e      	b.n	8001d2e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	2202      	movs	r2, #2
 8001c94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	68da      	ldr	r2, [r3, #12]
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	f042 0201 	orr.w	r2, r2, #1
 8001ca6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	4a23      	ldr	r2, [pc, #140]	; (8001d3c <HAL_TIM_Base_Start_IT+0xc4>)
 8001cae:	4293      	cmp	r3, r2
 8001cb0:	d022      	beq.n	8001cf8 <HAL_TIM_Base_Start_IT+0x80>
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001cba:	d01d      	beq.n	8001cf8 <HAL_TIM_Base_Start_IT+0x80>
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	4a1f      	ldr	r2, [pc, #124]	; (8001d40 <HAL_TIM_Base_Start_IT+0xc8>)
 8001cc2:	4293      	cmp	r3, r2
 8001cc4:	d018      	beq.n	8001cf8 <HAL_TIM_Base_Start_IT+0x80>
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	4a1e      	ldr	r2, [pc, #120]	; (8001d44 <HAL_TIM_Base_Start_IT+0xcc>)
 8001ccc:	4293      	cmp	r3, r2
 8001cce:	d013      	beq.n	8001cf8 <HAL_TIM_Base_Start_IT+0x80>
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	4a1c      	ldr	r2, [pc, #112]	; (8001d48 <HAL_TIM_Base_Start_IT+0xd0>)
 8001cd6:	4293      	cmp	r3, r2
 8001cd8:	d00e      	beq.n	8001cf8 <HAL_TIM_Base_Start_IT+0x80>
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	4a1b      	ldr	r2, [pc, #108]	; (8001d4c <HAL_TIM_Base_Start_IT+0xd4>)
 8001ce0:	4293      	cmp	r3, r2
 8001ce2:	d009      	beq.n	8001cf8 <HAL_TIM_Base_Start_IT+0x80>
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	4a19      	ldr	r2, [pc, #100]	; (8001d50 <HAL_TIM_Base_Start_IT+0xd8>)
 8001cea:	4293      	cmp	r3, r2
 8001cec:	d004      	beq.n	8001cf8 <HAL_TIM_Base_Start_IT+0x80>
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	4a18      	ldr	r2, [pc, #96]	; (8001d54 <HAL_TIM_Base_Start_IT+0xdc>)
 8001cf4:	4293      	cmp	r3, r2
 8001cf6:	d111      	bne.n	8001d1c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	689b      	ldr	r3, [r3, #8]
 8001cfe:	f003 0307 	and.w	r3, r3, #7
 8001d02:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001d04:	68fb      	ldr	r3, [r7, #12]
 8001d06:	2b06      	cmp	r3, #6
 8001d08:	d010      	beq.n	8001d2c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	681a      	ldr	r2, [r3, #0]
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	f042 0201 	orr.w	r2, r2, #1
 8001d18:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001d1a:	e007      	b.n	8001d2c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	681a      	ldr	r2, [r3, #0]
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	f042 0201 	orr.w	r2, r2, #1
 8001d2a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001d2c:	2300      	movs	r3, #0
}
 8001d2e:	4618      	mov	r0, r3
 8001d30:	3714      	adds	r7, #20
 8001d32:	46bd      	mov	sp, r7
 8001d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d38:	4770      	bx	lr
 8001d3a:	bf00      	nop
 8001d3c:	40010000 	.word	0x40010000
 8001d40:	40000400 	.word	0x40000400
 8001d44:	40000800 	.word	0x40000800
 8001d48:	40000c00 	.word	0x40000c00
 8001d4c:	40010400 	.word	0x40010400
 8001d50:	40014000 	.word	0x40014000
 8001d54:	40001800 	.word	0x40001800

08001d58 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b082      	sub	sp, #8
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	691b      	ldr	r3, [r3, #16]
 8001d66:	f003 0302 	and.w	r3, r3, #2
 8001d6a:	2b02      	cmp	r3, #2
 8001d6c:	d122      	bne.n	8001db4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	68db      	ldr	r3, [r3, #12]
 8001d74:	f003 0302 	and.w	r3, r3, #2
 8001d78:	2b02      	cmp	r3, #2
 8001d7a:	d11b      	bne.n	8001db4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	f06f 0202 	mvn.w	r2, #2
 8001d84:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	2201      	movs	r2, #1
 8001d8a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	699b      	ldr	r3, [r3, #24]
 8001d92:	f003 0303 	and.w	r3, r3, #3
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d003      	beq.n	8001da2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001d9a:	6878      	ldr	r0, [r7, #4]
 8001d9c:	f000 f8ee 	bl	8001f7c <HAL_TIM_IC_CaptureCallback>
 8001da0:	e005      	b.n	8001dae <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001da2:	6878      	ldr	r0, [r7, #4]
 8001da4:	f000 f8e0 	bl	8001f68 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001da8:	6878      	ldr	r0, [r7, #4]
 8001daa:	f000 f8f1 	bl	8001f90 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	2200      	movs	r2, #0
 8001db2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	691b      	ldr	r3, [r3, #16]
 8001dba:	f003 0304 	and.w	r3, r3, #4
 8001dbe:	2b04      	cmp	r3, #4
 8001dc0:	d122      	bne.n	8001e08 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	68db      	ldr	r3, [r3, #12]
 8001dc8:	f003 0304 	and.w	r3, r3, #4
 8001dcc:	2b04      	cmp	r3, #4
 8001dce:	d11b      	bne.n	8001e08 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	f06f 0204 	mvn.w	r2, #4
 8001dd8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	2202      	movs	r2, #2
 8001dde:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	699b      	ldr	r3, [r3, #24]
 8001de6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d003      	beq.n	8001df6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001dee:	6878      	ldr	r0, [r7, #4]
 8001df0:	f000 f8c4 	bl	8001f7c <HAL_TIM_IC_CaptureCallback>
 8001df4:	e005      	b.n	8001e02 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001df6:	6878      	ldr	r0, [r7, #4]
 8001df8:	f000 f8b6 	bl	8001f68 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001dfc:	6878      	ldr	r0, [r7, #4]
 8001dfe:	f000 f8c7 	bl	8001f90 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	2200      	movs	r2, #0
 8001e06:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	691b      	ldr	r3, [r3, #16]
 8001e0e:	f003 0308 	and.w	r3, r3, #8
 8001e12:	2b08      	cmp	r3, #8
 8001e14:	d122      	bne.n	8001e5c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	68db      	ldr	r3, [r3, #12]
 8001e1c:	f003 0308 	and.w	r3, r3, #8
 8001e20:	2b08      	cmp	r3, #8
 8001e22:	d11b      	bne.n	8001e5c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	f06f 0208 	mvn.w	r2, #8
 8001e2c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	2204      	movs	r2, #4
 8001e32:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	69db      	ldr	r3, [r3, #28]
 8001e3a:	f003 0303 	and.w	r3, r3, #3
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d003      	beq.n	8001e4a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001e42:	6878      	ldr	r0, [r7, #4]
 8001e44:	f000 f89a 	bl	8001f7c <HAL_TIM_IC_CaptureCallback>
 8001e48:	e005      	b.n	8001e56 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001e4a:	6878      	ldr	r0, [r7, #4]
 8001e4c:	f000 f88c 	bl	8001f68 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001e50:	6878      	ldr	r0, [r7, #4]
 8001e52:	f000 f89d 	bl	8001f90 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	2200      	movs	r2, #0
 8001e5a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	691b      	ldr	r3, [r3, #16]
 8001e62:	f003 0310 	and.w	r3, r3, #16
 8001e66:	2b10      	cmp	r3, #16
 8001e68:	d122      	bne.n	8001eb0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	68db      	ldr	r3, [r3, #12]
 8001e70:	f003 0310 	and.w	r3, r3, #16
 8001e74:	2b10      	cmp	r3, #16
 8001e76:	d11b      	bne.n	8001eb0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	f06f 0210 	mvn.w	r2, #16
 8001e80:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	2208      	movs	r2, #8
 8001e86:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	69db      	ldr	r3, [r3, #28]
 8001e8e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d003      	beq.n	8001e9e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001e96:	6878      	ldr	r0, [r7, #4]
 8001e98:	f000 f870 	bl	8001f7c <HAL_TIM_IC_CaptureCallback>
 8001e9c:	e005      	b.n	8001eaa <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001e9e:	6878      	ldr	r0, [r7, #4]
 8001ea0:	f000 f862 	bl	8001f68 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001ea4:	6878      	ldr	r0, [r7, #4]
 8001ea6:	f000 f873 	bl	8001f90 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	2200      	movs	r2, #0
 8001eae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	691b      	ldr	r3, [r3, #16]
 8001eb6:	f003 0301 	and.w	r3, r3, #1
 8001eba:	2b01      	cmp	r3, #1
 8001ebc:	d10e      	bne.n	8001edc <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	68db      	ldr	r3, [r3, #12]
 8001ec4:	f003 0301 	and.w	r3, r3, #1
 8001ec8:	2b01      	cmp	r3, #1
 8001eca:	d107      	bne.n	8001edc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	f06f 0201 	mvn.w	r2, #1
 8001ed4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001ed6:	6878      	ldr	r0, [r7, #4]
 8001ed8:	f7fe fd7a 	bl	80009d0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	691b      	ldr	r3, [r3, #16]
 8001ee2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001ee6:	2b80      	cmp	r3, #128	; 0x80
 8001ee8:	d10e      	bne.n	8001f08 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	68db      	ldr	r3, [r3, #12]
 8001ef0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001ef4:	2b80      	cmp	r3, #128	; 0x80
 8001ef6:	d107      	bne.n	8001f08 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001f00:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001f02:	6878      	ldr	r0, [r7, #4]
 8001f04:	f000 f902 	bl	800210c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	691b      	ldr	r3, [r3, #16]
 8001f0e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001f12:	2b40      	cmp	r3, #64	; 0x40
 8001f14:	d10e      	bne.n	8001f34 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	68db      	ldr	r3, [r3, #12]
 8001f1c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001f20:	2b40      	cmp	r3, #64	; 0x40
 8001f22:	d107      	bne.n	8001f34 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001f2c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001f2e:	6878      	ldr	r0, [r7, #4]
 8001f30:	f000 f838 	bl	8001fa4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	691b      	ldr	r3, [r3, #16]
 8001f3a:	f003 0320 	and.w	r3, r3, #32
 8001f3e:	2b20      	cmp	r3, #32
 8001f40:	d10e      	bne.n	8001f60 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	68db      	ldr	r3, [r3, #12]
 8001f48:	f003 0320 	and.w	r3, r3, #32
 8001f4c:	2b20      	cmp	r3, #32
 8001f4e:	d107      	bne.n	8001f60 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	f06f 0220 	mvn.w	r2, #32
 8001f58:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001f5a:	6878      	ldr	r0, [r7, #4]
 8001f5c:	f000 f8cc 	bl	80020f8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001f60:	bf00      	nop
 8001f62:	3708      	adds	r7, #8
 8001f64:	46bd      	mov	sp, r7
 8001f66:	bd80      	pop	{r7, pc}

08001f68 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001f68:	b480      	push	{r7}
 8001f6a:	b083      	sub	sp, #12
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001f70:	bf00      	nop
 8001f72:	370c      	adds	r7, #12
 8001f74:	46bd      	mov	sp, r7
 8001f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f7a:	4770      	bx	lr

08001f7c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001f7c:	b480      	push	{r7}
 8001f7e:	b083      	sub	sp, #12
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001f84:	bf00      	nop
 8001f86:	370c      	adds	r7, #12
 8001f88:	46bd      	mov	sp, r7
 8001f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f8e:	4770      	bx	lr

08001f90 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001f90:	b480      	push	{r7}
 8001f92:	b083      	sub	sp, #12
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001f98:	bf00      	nop
 8001f9a:	370c      	adds	r7, #12
 8001f9c:	46bd      	mov	sp, r7
 8001f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa2:	4770      	bx	lr

08001fa4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001fa4:	b480      	push	{r7}
 8001fa6:	b083      	sub	sp, #12
 8001fa8:	af00      	add	r7, sp, #0
 8001faa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001fac:	bf00      	nop
 8001fae:	370c      	adds	r7, #12
 8001fb0:	46bd      	mov	sp, r7
 8001fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb6:	4770      	bx	lr

08001fb8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001fb8:	b480      	push	{r7}
 8001fba:	b085      	sub	sp, #20
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	6078      	str	r0, [r7, #4]
 8001fc0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	4a40      	ldr	r2, [pc, #256]	; (80020cc <TIM_Base_SetConfig+0x114>)
 8001fcc:	4293      	cmp	r3, r2
 8001fce:	d013      	beq.n	8001ff8 <TIM_Base_SetConfig+0x40>
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001fd6:	d00f      	beq.n	8001ff8 <TIM_Base_SetConfig+0x40>
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	4a3d      	ldr	r2, [pc, #244]	; (80020d0 <TIM_Base_SetConfig+0x118>)
 8001fdc:	4293      	cmp	r3, r2
 8001fde:	d00b      	beq.n	8001ff8 <TIM_Base_SetConfig+0x40>
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	4a3c      	ldr	r2, [pc, #240]	; (80020d4 <TIM_Base_SetConfig+0x11c>)
 8001fe4:	4293      	cmp	r3, r2
 8001fe6:	d007      	beq.n	8001ff8 <TIM_Base_SetConfig+0x40>
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	4a3b      	ldr	r2, [pc, #236]	; (80020d8 <TIM_Base_SetConfig+0x120>)
 8001fec:	4293      	cmp	r3, r2
 8001fee:	d003      	beq.n	8001ff8 <TIM_Base_SetConfig+0x40>
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	4a3a      	ldr	r2, [pc, #232]	; (80020dc <TIM_Base_SetConfig+0x124>)
 8001ff4:	4293      	cmp	r3, r2
 8001ff6:	d108      	bne.n	800200a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001ffe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002000:	683b      	ldr	r3, [r7, #0]
 8002002:	685b      	ldr	r3, [r3, #4]
 8002004:	68fa      	ldr	r2, [r7, #12]
 8002006:	4313      	orrs	r3, r2
 8002008:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	4a2f      	ldr	r2, [pc, #188]	; (80020cc <TIM_Base_SetConfig+0x114>)
 800200e:	4293      	cmp	r3, r2
 8002010:	d02b      	beq.n	800206a <TIM_Base_SetConfig+0xb2>
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002018:	d027      	beq.n	800206a <TIM_Base_SetConfig+0xb2>
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	4a2c      	ldr	r2, [pc, #176]	; (80020d0 <TIM_Base_SetConfig+0x118>)
 800201e:	4293      	cmp	r3, r2
 8002020:	d023      	beq.n	800206a <TIM_Base_SetConfig+0xb2>
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	4a2b      	ldr	r2, [pc, #172]	; (80020d4 <TIM_Base_SetConfig+0x11c>)
 8002026:	4293      	cmp	r3, r2
 8002028:	d01f      	beq.n	800206a <TIM_Base_SetConfig+0xb2>
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	4a2a      	ldr	r2, [pc, #168]	; (80020d8 <TIM_Base_SetConfig+0x120>)
 800202e:	4293      	cmp	r3, r2
 8002030:	d01b      	beq.n	800206a <TIM_Base_SetConfig+0xb2>
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	4a29      	ldr	r2, [pc, #164]	; (80020dc <TIM_Base_SetConfig+0x124>)
 8002036:	4293      	cmp	r3, r2
 8002038:	d017      	beq.n	800206a <TIM_Base_SetConfig+0xb2>
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	4a28      	ldr	r2, [pc, #160]	; (80020e0 <TIM_Base_SetConfig+0x128>)
 800203e:	4293      	cmp	r3, r2
 8002040:	d013      	beq.n	800206a <TIM_Base_SetConfig+0xb2>
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	4a27      	ldr	r2, [pc, #156]	; (80020e4 <TIM_Base_SetConfig+0x12c>)
 8002046:	4293      	cmp	r3, r2
 8002048:	d00f      	beq.n	800206a <TIM_Base_SetConfig+0xb2>
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	4a26      	ldr	r2, [pc, #152]	; (80020e8 <TIM_Base_SetConfig+0x130>)
 800204e:	4293      	cmp	r3, r2
 8002050:	d00b      	beq.n	800206a <TIM_Base_SetConfig+0xb2>
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	4a25      	ldr	r2, [pc, #148]	; (80020ec <TIM_Base_SetConfig+0x134>)
 8002056:	4293      	cmp	r3, r2
 8002058:	d007      	beq.n	800206a <TIM_Base_SetConfig+0xb2>
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	4a24      	ldr	r2, [pc, #144]	; (80020f0 <TIM_Base_SetConfig+0x138>)
 800205e:	4293      	cmp	r3, r2
 8002060:	d003      	beq.n	800206a <TIM_Base_SetConfig+0xb2>
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	4a23      	ldr	r2, [pc, #140]	; (80020f4 <TIM_Base_SetConfig+0x13c>)
 8002066:	4293      	cmp	r3, r2
 8002068:	d108      	bne.n	800207c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002070:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002072:	683b      	ldr	r3, [r7, #0]
 8002074:	68db      	ldr	r3, [r3, #12]
 8002076:	68fa      	ldr	r2, [r7, #12]
 8002078:	4313      	orrs	r3, r2
 800207a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002082:	683b      	ldr	r3, [r7, #0]
 8002084:	695b      	ldr	r3, [r3, #20]
 8002086:	4313      	orrs	r3, r2
 8002088:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	68fa      	ldr	r2, [r7, #12]
 800208e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002090:	683b      	ldr	r3, [r7, #0]
 8002092:	689a      	ldr	r2, [r3, #8]
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002098:	683b      	ldr	r3, [r7, #0]
 800209a:	681a      	ldr	r2, [r3, #0]
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	4a0a      	ldr	r2, [pc, #40]	; (80020cc <TIM_Base_SetConfig+0x114>)
 80020a4:	4293      	cmp	r3, r2
 80020a6:	d003      	beq.n	80020b0 <TIM_Base_SetConfig+0xf8>
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	4a0c      	ldr	r2, [pc, #48]	; (80020dc <TIM_Base_SetConfig+0x124>)
 80020ac:	4293      	cmp	r3, r2
 80020ae:	d103      	bne.n	80020b8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80020b0:	683b      	ldr	r3, [r7, #0]
 80020b2:	691a      	ldr	r2, [r3, #16]
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	2201      	movs	r2, #1
 80020bc:	615a      	str	r2, [r3, #20]
}
 80020be:	bf00      	nop
 80020c0:	3714      	adds	r7, #20
 80020c2:	46bd      	mov	sp, r7
 80020c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c8:	4770      	bx	lr
 80020ca:	bf00      	nop
 80020cc:	40010000 	.word	0x40010000
 80020d0:	40000400 	.word	0x40000400
 80020d4:	40000800 	.word	0x40000800
 80020d8:	40000c00 	.word	0x40000c00
 80020dc:	40010400 	.word	0x40010400
 80020e0:	40014000 	.word	0x40014000
 80020e4:	40014400 	.word	0x40014400
 80020e8:	40014800 	.word	0x40014800
 80020ec:	40001800 	.word	0x40001800
 80020f0:	40001c00 	.word	0x40001c00
 80020f4:	40002000 	.word	0x40002000

080020f8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80020f8:	b480      	push	{r7}
 80020fa:	b083      	sub	sp, #12
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002100:	bf00      	nop
 8002102:	370c      	adds	r7, #12
 8002104:	46bd      	mov	sp, r7
 8002106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210a:	4770      	bx	lr

0800210c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800210c:	b480      	push	{r7}
 800210e:	b083      	sub	sp, #12
 8002110:	af00      	add	r7, sp, #0
 8002112:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002114:	bf00      	nop
 8002116:	370c      	adds	r7, #12
 8002118:	46bd      	mov	sp, r7
 800211a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211e:	4770      	bx	lr

08002120 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002120:	b580      	push	{r7, lr}
 8002122:	b082      	sub	sp, #8
 8002124:	af00      	add	r7, sp, #0
 8002126:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	2b00      	cmp	r3, #0
 800212c:	d101      	bne.n	8002132 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800212e:	2301      	movs	r3, #1
 8002130:	e03f      	b.n	80021b2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002138:	b2db      	uxtb	r3, r3
 800213a:	2b00      	cmp	r3, #0
 800213c:	d106      	bne.n	800214c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	2200      	movs	r2, #0
 8002142:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002146:	6878      	ldr	r0, [r7, #4]
 8002148:	f7fe fc82 	bl	8000a50 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	2224      	movs	r2, #36	; 0x24
 8002150:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	68da      	ldr	r2, [r3, #12]
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002162:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002164:	6878      	ldr	r0, [r7, #4]
 8002166:	f000 f929 	bl	80023bc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	691a      	ldr	r2, [r3, #16]
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002178:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	695a      	ldr	r2, [r3, #20]
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002188:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	68da      	ldr	r2, [r3, #12]
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002198:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	2200      	movs	r2, #0
 800219e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	2220      	movs	r2, #32
 80021a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	2220      	movs	r2, #32
 80021ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80021b0:	2300      	movs	r3, #0
}
 80021b2:	4618      	mov	r0, r3
 80021b4:	3708      	adds	r7, #8
 80021b6:	46bd      	mov	sp, r7
 80021b8:	bd80      	pop	{r7, pc}

080021ba <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80021ba:	b580      	push	{r7, lr}
 80021bc:	b08a      	sub	sp, #40	; 0x28
 80021be:	af02      	add	r7, sp, #8
 80021c0:	60f8      	str	r0, [r7, #12]
 80021c2:	60b9      	str	r1, [r7, #8]
 80021c4:	603b      	str	r3, [r7, #0]
 80021c6:	4613      	mov	r3, r2
 80021c8:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80021ca:	2300      	movs	r3, #0
 80021cc:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80021d4:	b2db      	uxtb	r3, r3
 80021d6:	2b20      	cmp	r3, #32
 80021d8:	d17c      	bne.n	80022d4 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80021da:	68bb      	ldr	r3, [r7, #8]
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d002      	beq.n	80021e6 <HAL_UART_Transmit+0x2c>
 80021e0:	88fb      	ldrh	r3, [r7, #6]
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d101      	bne.n	80021ea <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80021e6:	2301      	movs	r3, #1
 80021e8:	e075      	b.n	80022d6 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80021f0:	2b01      	cmp	r3, #1
 80021f2:	d101      	bne.n	80021f8 <HAL_UART_Transmit+0x3e>
 80021f4:	2302      	movs	r3, #2
 80021f6:	e06e      	b.n	80022d6 <HAL_UART_Transmit+0x11c>
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	2201      	movs	r2, #1
 80021fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	2200      	movs	r2, #0
 8002204:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	2221      	movs	r2, #33	; 0x21
 800220a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800220e:	f7fe fdab 	bl	8000d68 <HAL_GetTick>
 8002212:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	88fa      	ldrh	r2, [r7, #6]
 8002218:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	88fa      	ldrh	r2, [r7, #6]
 800221e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	689b      	ldr	r3, [r3, #8]
 8002224:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002228:	d108      	bne.n	800223c <HAL_UART_Transmit+0x82>
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	691b      	ldr	r3, [r3, #16]
 800222e:	2b00      	cmp	r3, #0
 8002230:	d104      	bne.n	800223c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8002232:	2300      	movs	r3, #0
 8002234:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002236:	68bb      	ldr	r3, [r7, #8]
 8002238:	61bb      	str	r3, [r7, #24]
 800223a:	e003      	b.n	8002244 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800223c:	68bb      	ldr	r3, [r7, #8]
 800223e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002240:	2300      	movs	r3, #0
 8002242:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	2200      	movs	r2, #0
 8002248:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800224c:	e02a      	b.n	80022a4 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800224e:	683b      	ldr	r3, [r7, #0]
 8002250:	9300      	str	r3, [sp, #0]
 8002252:	697b      	ldr	r3, [r7, #20]
 8002254:	2200      	movs	r2, #0
 8002256:	2180      	movs	r1, #128	; 0x80
 8002258:	68f8      	ldr	r0, [r7, #12]
 800225a:	f000 f840 	bl	80022de <UART_WaitOnFlagUntilTimeout>
 800225e:	4603      	mov	r3, r0
 8002260:	2b00      	cmp	r3, #0
 8002262:	d001      	beq.n	8002268 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8002264:	2303      	movs	r3, #3
 8002266:	e036      	b.n	80022d6 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8002268:	69fb      	ldr	r3, [r7, #28]
 800226a:	2b00      	cmp	r3, #0
 800226c:	d10b      	bne.n	8002286 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800226e:	69bb      	ldr	r3, [r7, #24]
 8002270:	881b      	ldrh	r3, [r3, #0]
 8002272:	461a      	mov	r2, r3
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800227c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800227e:	69bb      	ldr	r3, [r7, #24]
 8002280:	3302      	adds	r3, #2
 8002282:	61bb      	str	r3, [r7, #24]
 8002284:	e007      	b.n	8002296 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002286:	69fb      	ldr	r3, [r7, #28]
 8002288:	781a      	ldrb	r2, [r3, #0]
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002290:	69fb      	ldr	r3, [r7, #28]
 8002292:	3301      	adds	r3, #1
 8002294:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800229a:	b29b      	uxth	r3, r3
 800229c:	3b01      	subs	r3, #1
 800229e:	b29a      	uxth	r2, r3
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80022a8:	b29b      	uxth	r3, r3
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d1cf      	bne.n	800224e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80022ae:	683b      	ldr	r3, [r7, #0]
 80022b0:	9300      	str	r3, [sp, #0]
 80022b2:	697b      	ldr	r3, [r7, #20]
 80022b4:	2200      	movs	r2, #0
 80022b6:	2140      	movs	r1, #64	; 0x40
 80022b8:	68f8      	ldr	r0, [r7, #12]
 80022ba:	f000 f810 	bl	80022de <UART_WaitOnFlagUntilTimeout>
 80022be:	4603      	mov	r3, r0
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d001      	beq.n	80022c8 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80022c4:	2303      	movs	r3, #3
 80022c6:	e006      	b.n	80022d6 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	2220      	movs	r2, #32
 80022cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80022d0:	2300      	movs	r3, #0
 80022d2:	e000      	b.n	80022d6 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80022d4:	2302      	movs	r3, #2
  }
}
 80022d6:	4618      	mov	r0, r3
 80022d8:	3720      	adds	r7, #32
 80022da:	46bd      	mov	sp, r7
 80022dc:	bd80      	pop	{r7, pc}

080022de <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80022de:	b580      	push	{r7, lr}
 80022e0:	b090      	sub	sp, #64	; 0x40
 80022e2:	af00      	add	r7, sp, #0
 80022e4:	60f8      	str	r0, [r7, #12]
 80022e6:	60b9      	str	r1, [r7, #8]
 80022e8:	603b      	str	r3, [r7, #0]
 80022ea:	4613      	mov	r3, r2
 80022ec:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80022ee:	e050      	b.n	8002392 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80022f0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80022f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80022f6:	d04c      	beq.n	8002392 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80022f8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d007      	beq.n	800230e <UART_WaitOnFlagUntilTimeout+0x30>
 80022fe:	f7fe fd33 	bl	8000d68 <HAL_GetTick>
 8002302:	4602      	mov	r2, r0
 8002304:	683b      	ldr	r3, [r7, #0]
 8002306:	1ad3      	subs	r3, r2, r3
 8002308:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800230a:	429a      	cmp	r2, r3
 800230c:	d241      	bcs.n	8002392 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	330c      	adds	r3, #12
 8002314:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002316:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002318:	e853 3f00 	ldrex	r3, [r3]
 800231c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800231e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002320:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8002324:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	330c      	adds	r3, #12
 800232c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800232e:	637a      	str	r2, [r7, #52]	; 0x34
 8002330:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002332:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002334:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002336:	e841 2300 	strex	r3, r2, [r1]
 800233a:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800233c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800233e:	2b00      	cmp	r3, #0
 8002340:	d1e5      	bne.n	800230e <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	3314      	adds	r3, #20
 8002348:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800234a:	697b      	ldr	r3, [r7, #20]
 800234c:	e853 3f00 	ldrex	r3, [r3]
 8002350:	613b      	str	r3, [r7, #16]
   return(result);
 8002352:	693b      	ldr	r3, [r7, #16]
 8002354:	f023 0301 	bic.w	r3, r3, #1
 8002358:	63bb      	str	r3, [r7, #56]	; 0x38
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	3314      	adds	r3, #20
 8002360:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002362:	623a      	str	r2, [r7, #32]
 8002364:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002366:	69f9      	ldr	r1, [r7, #28]
 8002368:	6a3a      	ldr	r2, [r7, #32]
 800236a:	e841 2300 	strex	r3, r2, [r1]
 800236e:	61bb      	str	r3, [r7, #24]
   return(result);
 8002370:	69bb      	ldr	r3, [r7, #24]
 8002372:	2b00      	cmp	r3, #0
 8002374:	d1e5      	bne.n	8002342 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	2220      	movs	r2, #32
 800237a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	2220      	movs	r2, #32
 8002382:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	2200      	movs	r2, #0
 800238a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800238e:	2303      	movs	r3, #3
 8002390:	e00f      	b.n	80023b2 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	681a      	ldr	r2, [r3, #0]
 8002398:	68bb      	ldr	r3, [r7, #8]
 800239a:	4013      	ands	r3, r2
 800239c:	68ba      	ldr	r2, [r7, #8]
 800239e:	429a      	cmp	r2, r3
 80023a0:	bf0c      	ite	eq
 80023a2:	2301      	moveq	r3, #1
 80023a4:	2300      	movne	r3, #0
 80023a6:	b2db      	uxtb	r3, r3
 80023a8:	461a      	mov	r2, r3
 80023aa:	79fb      	ldrb	r3, [r7, #7]
 80023ac:	429a      	cmp	r2, r3
 80023ae:	d09f      	beq.n	80022f0 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80023b0:	2300      	movs	r3, #0
}
 80023b2:	4618      	mov	r0, r3
 80023b4:	3740      	adds	r7, #64	; 0x40
 80023b6:	46bd      	mov	sp, r7
 80023b8:	bd80      	pop	{r7, pc}
	...

080023bc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80023bc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80023c0:	b0c0      	sub	sp, #256	; 0x100
 80023c2:	af00      	add	r7, sp, #0
 80023c4:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80023c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	691b      	ldr	r3, [r3, #16]
 80023d0:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80023d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80023d8:	68d9      	ldr	r1, [r3, #12]
 80023da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80023de:	681a      	ldr	r2, [r3, #0]
 80023e0:	ea40 0301 	orr.w	r3, r0, r1
 80023e4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80023e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80023ea:	689a      	ldr	r2, [r3, #8]
 80023ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80023f0:	691b      	ldr	r3, [r3, #16]
 80023f2:	431a      	orrs	r2, r3
 80023f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80023f8:	695b      	ldr	r3, [r3, #20]
 80023fa:	431a      	orrs	r2, r3
 80023fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002400:	69db      	ldr	r3, [r3, #28]
 8002402:	4313      	orrs	r3, r2
 8002404:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002408:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	68db      	ldr	r3, [r3, #12]
 8002410:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8002414:	f021 010c 	bic.w	r1, r1, #12
 8002418:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800241c:	681a      	ldr	r2, [r3, #0]
 800241e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8002422:	430b      	orrs	r3, r1
 8002424:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002426:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	695b      	ldr	r3, [r3, #20]
 800242e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8002432:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002436:	6999      	ldr	r1, [r3, #24]
 8002438:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800243c:	681a      	ldr	r2, [r3, #0]
 800243e:	ea40 0301 	orr.w	r3, r0, r1
 8002442:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002444:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002448:	681a      	ldr	r2, [r3, #0]
 800244a:	4b8f      	ldr	r3, [pc, #572]	; (8002688 <UART_SetConfig+0x2cc>)
 800244c:	429a      	cmp	r2, r3
 800244e:	d005      	beq.n	800245c <UART_SetConfig+0xa0>
 8002450:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002454:	681a      	ldr	r2, [r3, #0]
 8002456:	4b8d      	ldr	r3, [pc, #564]	; (800268c <UART_SetConfig+0x2d0>)
 8002458:	429a      	cmp	r2, r3
 800245a:	d104      	bne.n	8002466 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800245c:	f7ff fb6c 	bl	8001b38 <HAL_RCC_GetPCLK2Freq>
 8002460:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8002464:	e003      	b.n	800246e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002466:	f7ff fb53 	bl	8001b10 <HAL_RCC_GetPCLK1Freq>
 800246a:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800246e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002472:	69db      	ldr	r3, [r3, #28]
 8002474:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002478:	f040 810c 	bne.w	8002694 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800247c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002480:	2200      	movs	r2, #0
 8002482:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8002486:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800248a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800248e:	4622      	mov	r2, r4
 8002490:	462b      	mov	r3, r5
 8002492:	1891      	adds	r1, r2, r2
 8002494:	65b9      	str	r1, [r7, #88]	; 0x58
 8002496:	415b      	adcs	r3, r3
 8002498:	65fb      	str	r3, [r7, #92]	; 0x5c
 800249a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800249e:	4621      	mov	r1, r4
 80024a0:	eb12 0801 	adds.w	r8, r2, r1
 80024a4:	4629      	mov	r1, r5
 80024a6:	eb43 0901 	adc.w	r9, r3, r1
 80024aa:	f04f 0200 	mov.w	r2, #0
 80024ae:	f04f 0300 	mov.w	r3, #0
 80024b2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80024b6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80024ba:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80024be:	4690      	mov	r8, r2
 80024c0:	4699      	mov	r9, r3
 80024c2:	4623      	mov	r3, r4
 80024c4:	eb18 0303 	adds.w	r3, r8, r3
 80024c8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80024cc:	462b      	mov	r3, r5
 80024ce:	eb49 0303 	adc.w	r3, r9, r3
 80024d2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80024d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80024da:	685b      	ldr	r3, [r3, #4]
 80024dc:	2200      	movs	r2, #0
 80024de:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80024e2:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80024e6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80024ea:	460b      	mov	r3, r1
 80024ec:	18db      	adds	r3, r3, r3
 80024ee:	653b      	str	r3, [r7, #80]	; 0x50
 80024f0:	4613      	mov	r3, r2
 80024f2:	eb42 0303 	adc.w	r3, r2, r3
 80024f6:	657b      	str	r3, [r7, #84]	; 0x54
 80024f8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80024fc:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8002500:	f7fd febe 	bl	8000280 <__aeabi_uldivmod>
 8002504:	4602      	mov	r2, r0
 8002506:	460b      	mov	r3, r1
 8002508:	4b61      	ldr	r3, [pc, #388]	; (8002690 <UART_SetConfig+0x2d4>)
 800250a:	fba3 2302 	umull	r2, r3, r3, r2
 800250e:	095b      	lsrs	r3, r3, #5
 8002510:	011c      	lsls	r4, r3, #4
 8002512:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002516:	2200      	movs	r2, #0
 8002518:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800251c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8002520:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8002524:	4642      	mov	r2, r8
 8002526:	464b      	mov	r3, r9
 8002528:	1891      	adds	r1, r2, r2
 800252a:	64b9      	str	r1, [r7, #72]	; 0x48
 800252c:	415b      	adcs	r3, r3
 800252e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002530:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8002534:	4641      	mov	r1, r8
 8002536:	eb12 0a01 	adds.w	sl, r2, r1
 800253a:	4649      	mov	r1, r9
 800253c:	eb43 0b01 	adc.w	fp, r3, r1
 8002540:	f04f 0200 	mov.w	r2, #0
 8002544:	f04f 0300 	mov.w	r3, #0
 8002548:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800254c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002550:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002554:	4692      	mov	sl, r2
 8002556:	469b      	mov	fp, r3
 8002558:	4643      	mov	r3, r8
 800255a:	eb1a 0303 	adds.w	r3, sl, r3
 800255e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002562:	464b      	mov	r3, r9
 8002564:	eb4b 0303 	adc.w	r3, fp, r3
 8002568:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800256c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002570:	685b      	ldr	r3, [r3, #4]
 8002572:	2200      	movs	r2, #0
 8002574:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002578:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800257c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8002580:	460b      	mov	r3, r1
 8002582:	18db      	adds	r3, r3, r3
 8002584:	643b      	str	r3, [r7, #64]	; 0x40
 8002586:	4613      	mov	r3, r2
 8002588:	eb42 0303 	adc.w	r3, r2, r3
 800258c:	647b      	str	r3, [r7, #68]	; 0x44
 800258e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002592:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8002596:	f7fd fe73 	bl	8000280 <__aeabi_uldivmod>
 800259a:	4602      	mov	r2, r0
 800259c:	460b      	mov	r3, r1
 800259e:	4611      	mov	r1, r2
 80025a0:	4b3b      	ldr	r3, [pc, #236]	; (8002690 <UART_SetConfig+0x2d4>)
 80025a2:	fba3 2301 	umull	r2, r3, r3, r1
 80025a6:	095b      	lsrs	r3, r3, #5
 80025a8:	2264      	movs	r2, #100	; 0x64
 80025aa:	fb02 f303 	mul.w	r3, r2, r3
 80025ae:	1acb      	subs	r3, r1, r3
 80025b0:	00db      	lsls	r3, r3, #3
 80025b2:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80025b6:	4b36      	ldr	r3, [pc, #216]	; (8002690 <UART_SetConfig+0x2d4>)
 80025b8:	fba3 2302 	umull	r2, r3, r3, r2
 80025bc:	095b      	lsrs	r3, r3, #5
 80025be:	005b      	lsls	r3, r3, #1
 80025c0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80025c4:	441c      	add	r4, r3
 80025c6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80025ca:	2200      	movs	r2, #0
 80025cc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80025d0:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80025d4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80025d8:	4642      	mov	r2, r8
 80025da:	464b      	mov	r3, r9
 80025dc:	1891      	adds	r1, r2, r2
 80025de:	63b9      	str	r1, [r7, #56]	; 0x38
 80025e0:	415b      	adcs	r3, r3
 80025e2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80025e4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80025e8:	4641      	mov	r1, r8
 80025ea:	1851      	adds	r1, r2, r1
 80025ec:	6339      	str	r1, [r7, #48]	; 0x30
 80025ee:	4649      	mov	r1, r9
 80025f0:	414b      	adcs	r3, r1
 80025f2:	637b      	str	r3, [r7, #52]	; 0x34
 80025f4:	f04f 0200 	mov.w	r2, #0
 80025f8:	f04f 0300 	mov.w	r3, #0
 80025fc:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8002600:	4659      	mov	r1, fp
 8002602:	00cb      	lsls	r3, r1, #3
 8002604:	4651      	mov	r1, sl
 8002606:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800260a:	4651      	mov	r1, sl
 800260c:	00ca      	lsls	r2, r1, #3
 800260e:	4610      	mov	r0, r2
 8002610:	4619      	mov	r1, r3
 8002612:	4603      	mov	r3, r0
 8002614:	4642      	mov	r2, r8
 8002616:	189b      	adds	r3, r3, r2
 8002618:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800261c:	464b      	mov	r3, r9
 800261e:	460a      	mov	r2, r1
 8002620:	eb42 0303 	adc.w	r3, r2, r3
 8002624:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002628:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800262c:	685b      	ldr	r3, [r3, #4]
 800262e:	2200      	movs	r2, #0
 8002630:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8002634:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8002638:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800263c:	460b      	mov	r3, r1
 800263e:	18db      	adds	r3, r3, r3
 8002640:	62bb      	str	r3, [r7, #40]	; 0x28
 8002642:	4613      	mov	r3, r2
 8002644:	eb42 0303 	adc.w	r3, r2, r3
 8002648:	62fb      	str	r3, [r7, #44]	; 0x2c
 800264a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800264e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8002652:	f7fd fe15 	bl	8000280 <__aeabi_uldivmod>
 8002656:	4602      	mov	r2, r0
 8002658:	460b      	mov	r3, r1
 800265a:	4b0d      	ldr	r3, [pc, #52]	; (8002690 <UART_SetConfig+0x2d4>)
 800265c:	fba3 1302 	umull	r1, r3, r3, r2
 8002660:	095b      	lsrs	r3, r3, #5
 8002662:	2164      	movs	r1, #100	; 0x64
 8002664:	fb01 f303 	mul.w	r3, r1, r3
 8002668:	1ad3      	subs	r3, r2, r3
 800266a:	00db      	lsls	r3, r3, #3
 800266c:	3332      	adds	r3, #50	; 0x32
 800266e:	4a08      	ldr	r2, [pc, #32]	; (8002690 <UART_SetConfig+0x2d4>)
 8002670:	fba2 2303 	umull	r2, r3, r2, r3
 8002674:	095b      	lsrs	r3, r3, #5
 8002676:	f003 0207 	and.w	r2, r3, #7
 800267a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	4422      	add	r2, r4
 8002682:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002684:	e105      	b.n	8002892 <UART_SetConfig+0x4d6>
 8002686:	bf00      	nop
 8002688:	40011000 	.word	0x40011000
 800268c:	40011400 	.word	0x40011400
 8002690:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002694:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002698:	2200      	movs	r2, #0
 800269a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800269e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80026a2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80026a6:	4642      	mov	r2, r8
 80026a8:	464b      	mov	r3, r9
 80026aa:	1891      	adds	r1, r2, r2
 80026ac:	6239      	str	r1, [r7, #32]
 80026ae:	415b      	adcs	r3, r3
 80026b0:	627b      	str	r3, [r7, #36]	; 0x24
 80026b2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80026b6:	4641      	mov	r1, r8
 80026b8:	1854      	adds	r4, r2, r1
 80026ba:	4649      	mov	r1, r9
 80026bc:	eb43 0501 	adc.w	r5, r3, r1
 80026c0:	f04f 0200 	mov.w	r2, #0
 80026c4:	f04f 0300 	mov.w	r3, #0
 80026c8:	00eb      	lsls	r3, r5, #3
 80026ca:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80026ce:	00e2      	lsls	r2, r4, #3
 80026d0:	4614      	mov	r4, r2
 80026d2:	461d      	mov	r5, r3
 80026d4:	4643      	mov	r3, r8
 80026d6:	18e3      	adds	r3, r4, r3
 80026d8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80026dc:	464b      	mov	r3, r9
 80026de:	eb45 0303 	adc.w	r3, r5, r3
 80026e2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80026e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80026ea:	685b      	ldr	r3, [r3, #4]
 80026ec:	2200      	movs	r2, #0
 80026ee:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80026f2:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80026f6:	f04f 0200 	mov.w	r2, #0
 80026fa:	f04f 0300 	mov.w	r3, #0
 80026fe:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8002702:	4629      	mov	r1, r5
 8002704:	008b      	lsls	r3, r1, #2
 8002706:	4621      	mov	r1, r4
 8002708:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800270c:	4621      	mov	r1, r4
 800270e:	008a      	lsls	r2, r1, #2
 8002710:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8002714:	f7fd fdb4 	bl	8000280 <__aeabi_uldivmod>
 8002718:	4602      	mov	r2, r0
 800271a:	460b      	mov	r3, r1
 800271c:	4b60      	ldr	r3, [pc, #384]	; (80028a0 <UART_SetConfig+0x4e4>)
 800271e:	fba3 2302 	umull	r2, r3, r3, r2
 8002722:	095b      	lsrs	r3, r3, #5
 8002724:	011c      	lsls	r4, r3, #4
 8002726:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800272a:	2200      	movs	r2, #0
 800272c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8002730:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8002734:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8002738:	4642      	mov	r2, r8
 800273a:	464b      	mov	r3, r9
 800273c:	1891      	adds	r1, r2, r2
 800273e:	61b9      	str	r1, [r7, #24]
 8002740:	415b      	adcs	r3, r3
 8002742:	61fb      	str	r3, [r7, #28]
 8002744:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002748:	4641      	mov	r1, r8
 800274a:	1851      	adds	r1, r2, r1
 800274c:	6139      	str	r1, [r7, #16]
 800274e:	4649      	mov	r1, r9
 8002750:	414b      	adcs	r3, r1
 8002752:	617b      	str	r3, [r7, #20]
 8002754:	f04f 0200 	mov.w	r2, #0
 8002758:	f04f 0300 	mov.w	r3, #0
 800275c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002760:	4659      	mov	r1, fp
 8002762:	00cb      	lsls	r3, r1, #3
 8002764:	4651      	mov	r1, sl
 8002766:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800276a:	4651      	mov	r1, sl
 800276c:	00ca      	lsls	r2, r1, #3
 800276e:	4610      	mov	r0, r2
 8002770:	4619      	mov	r1, r3
 8002772:	4603      	mov	r3, r0
 8002774:	4642      	mov	r2, r8
 8002776:	189b      	adds	r3, r3, r2
 8002778:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800277c:	464b      	mov	r3, r9
 800277e:	460a      	mov	r2, r1
 8002780:	eb42 0303 	adc.w	r3, r2, r3
 8002784:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8002788:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800278c:	685b      	ldr	r3, [r3, #4]
 800278e:	2200      	movs	r2, #0
 8002790:	67bb      	str	r3, [r7, #120]	; 0x78
 8002792:	67fa      	str	r2, [r7, #124]	; 0x7c
 8002794:	f04f 0200 	mov.w	r2, #0
 8002798:	f04f 0300 	mov.w	r3, #0
 800279c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80027a0:	4649      	mov	r1, r9
 80027a2:	008b      	lsls	r3, r1, #2
 80027a4:	4641      	mov	r1, r8
 80027a6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80027aa:	4641      	mov	r1, r8
 80027ac:	008a      	lsls	r2, r1, #2
 80027ae:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80027b2:	f7fd fd65 	bl	8000280 <__aeabi_uldivmod>
 80027b6:	4602      	mov	r2, r0
 80027b8:	460b      	mov	r3, r1
 80027ba:	4b39      	ldr	r3, [pc, #228]	; (80028a0 <UART_SetConfig+0x4e4>)
 80027bc:	fba3 1302 	umull	r1, r3, r3, r2
 80027c0:	095b      	lsrs	r3, r3, #5
 80027c2:	2164      	movs	r1, #100	; 0x64
 80027c4:	fb01 f303 	mul.w	r3, r1, r3
 80027c8:	1ad3      	subs	r3, r2, r3
 80027ca:	011b      	lsls	r3, r3, #4
 80027cc:	3332      	adds	r3, #50	; 0x32
 80027ce:	4a34      	ldr	r2, [pc, #208]	; (80028a0 <UART_SetConfig+0x4e4>)
 80027d0:	fba2 2303 	umull	r2, r3, r2, r3
 80027d4:	095b      	lsrs	r3, r3, #5
 80027d6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80027da:	441c      	add	r4, r3
 80027dc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80027e0:	2200      	movs	r2, #0
 80027e2:	673b      	str	r3, [r7, #112]	; 0x70
 80027e4:	677a      	str	r2, [r7, #116]	; 0x74
 80027e6:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80027ea:	4642      	mov	r2, r8
 80027ec:	464b      	mov	r3, r9
 80027ee:	1891      	adds	r1, r2, r2
 80027f0:	60b9      	str	r1, [r7, #8]
 80027f2:	415b      	adcs	r3, r3
 80027f4:	60fb      	str	r3, [r7, #12]
 80027f6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80027fa:	4641      	mov	r1, r8
 80027fc:	1851      	adds	r1, r2, r1
 80027fe:	6039      	str	r1, [r7, #0]
 8002800:	4649      	mov	r1, r9
 8002802:	414b      	adcs	r3, r1
 8002804:	607b      	str	r3, [r7, #4]
 8002806:	f04f 0200 	mov.w	r2, #0
 800280a:	f04f 0300 	mov.w	r3, #0
 800280e:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002812:	4659      	mov	r1, fp
 8002814:	00cb      	lsls	r3, r1, #3
 8002816:	4651      	mov	r1, sl
 8002818:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800281c:	4651      	mov	r1, sl
 800281e:	00ca      	lsls	r2, r1, #3
 8002820:	4610      	mov	r0, r2
 8002822:	4619      	mov	r1, r3
 8002824:	4603      	mov	r3, r0
 8002826:	4642      	mov	r2, r8
 8002828:	189b      	adds	r3, r3, r2
 800282a:	66bb      	str	r3, [r7, #104]	; 0x68
 800282c:	464b      	mov	r3, r9
 800282e:	460a      	mov	r2, r1
 8002830:	eb42 0303 	adc.w	r3, r2, r3
 8002834:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002836:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800283a:	685b      	ldr	r3, [r3, #4]
 800283c:	2200      	movs	r2, #0
 800283e:	663b      	str	r3, [r7, #96]	; 0x60
 8002840:	667a      	str	r2, [r7, #100]	; 0x64
 8002842:	f04f 0200 	mov.w	r2, #0
 8002846:	f04f 0300 	mov.w	r3, #0
 800284a:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800284e:	4649      	mov	r1, r9
 8002850:	008b      	lsls	r3, r1, #2
 8002852:	4641      	mov	r1, r8
 8002854:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002858:	4641      	mov	r1, r8
 800285a:	008a      	lsls	r2, r1, #2
 800285c:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8002860:	f7fd fd0e 	bl	8000280 <__aeabi_uldivmod>
 8002864:	4602      	mov	r2, r0
 8002866:	460b      	mov	r3, r1
 8002868:	4b0d      	ldr	r3, [pc, #52]	; (80028a0 <UART_SetConfig+0x4e4>)
 800286a:	fba3 1302 	umull	r1, r3, r3, r2
 800286e:	095b      	lsrs	r3, r3, #5
 8002870:	2164      	movs	r1, #100	; 0x64
 8002872:	fb01 f303 	mul.w	r3, r1, r3
 8002876:	1ad3      	subs	r3, r2, r3
 8002878:	011b      	lsls	r3, r3, #4
 800287a:	3332      	adds	r3, #50	; 0x32
 800287c:	4a08      	ldr	r2, [pc, #32]	; (80028a0 <UART_SetConfig+0x4e4>)
 800287e:	fba2 2303 	umull	r2, r3, r2, r3
 8002882:	095b      	lsrs	r3, r3, #5
 8002884:	f003 020f 	and.w	r2, r3, #15
 8002888:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	4422      	add	r2, r4
 8002890:	609a      	str	r2, [r3, #8]
}
 8002892:	bf00      	nop
 8002894:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8002898:	46bd      	mov	sp, r7
 800289a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800289e:	bf00      	nop
 80028a0:	51eb851f 	.word	0x51eb851f

080028a4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80028a4:	b480      	push	{r7}
 80028a6:	b083      	sub	sp, #12
 80028a8:	af00      	add	r7, sp, #0
 80028aa:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	f103 0208 	add.w	r2, r3, #8
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	f04f 32ff 	mov.w	r2, #4294967295
 80028bc:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	f103 0208 	add.w	r2, r3, #8
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	f103 0208 	add.w	r2, r3, #8
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	2200      	movs	r2, #0
 80028d6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80028d8:	bf00      	nop
 80028da:	370c      	adds	r7, #12
 80028dc:	46bd      	mov	sp, r7
 80028de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e2:	4770      	bx	lr

080028e4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80028e4:	b480      	push	{r7}
 80028e6:	b083      	sub	sp, #12
 80028e8:	af00      	add	r7, sp, #0
 80028ea:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	2200      	movs	r2, #0
 80028f0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80028f2:	bf00      	nop
 80028f4:	370c      	adds	r7, #12
 80028f6:	46bd      	mov	sp, r7
 80028f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028fc:	4770      	bx	lr

080028fe <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80028fe:	b480      	push	{r7}
 8002900:	b085      	sub	sp, #20
 8002902:	af00      	add	r7, sp, #0
 8002904:	6078      	str	r0, [r7, #4]
 8002906:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	685b      	ldr	r3, [r3, #4]
 800290c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800290e:	683b      	ldr	r3, [r7, #0]
 8002910:	68fa      	ldr	r2, [r7, #12]
 8002912:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	689a      	ldr	r2, [r3, #8]
 8002918:	683b      	ldr	r3, [r7, #0]
 800291a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	689b      	ldr	r3, [r3, #8]
 8002920:	683a      	ldr	r2, [r7, #0]
 8002922:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	683a      	ldr	r2, [r7, #0]
 8002928:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800292a:	683b      	ldr	r3, [r7, #0]
 800292c:	687a      	ldr	r2, [r7, #4]
 800292e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	1c5a      	adds	r2, r3, #1
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	601a      	str	r2, [r3, #0]
}
 800293a:	bf00      	nop
 800293c:	3714      	adds	r7, #20
 800293e:	46bd      	mov	sp, r7
 8002940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002944:	4770      	bx	lr

08002946 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002946:	b480      	push	{r7}
 8002948:	b085      	sub	sp, #20
 800294a:	af00      	add	r7, sp, #0
 800294c:	6078      	str	r0, [r7, #4]
 800294e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002950:	683b      	ldr	r3, [r7, #0]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8002956:	68bb      	ldr	r3, [r7, #8]
 8002958:	f1b3 3fff 	cmp.w	r3, #4294967295
 800295c:	d103      	bne.n	8002966 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	691b      	ldr	r3, [r3, #16]
 8002962:	60fb      	str	r3, [r7, #12]
 8002964:	e00c      	b.n	8002980 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	3308      	adds	r3, #8
 800296a:	60fb      	str	r3, [r7, #12]
 800296c:	e002      	b.n	8002974 <vListInsert+0x2e>
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	685b      	ldr	r3, [r3, #4]
 8002972:	60fb      	str	r3, [r7, #12]
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	685b      	ldr	r3, [r3, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	68ba      	ldr	r2, [r7, #8]
 800297c:	429a      	cmp	r2, r3
 800297e:	d2f6      	bcs.n	800296e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	685a      	ldr	r2, [r3, #4]
 8002984:	683b      	ldr	r3, [r7, #0]
 8002986:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002988:	683b      	ldr	r3, [r7, #0]
 800298a:	685b      	ldr	r3, [r3, #4]
 800298c:	683a      	ldr	r2, [r7, #0]
 800298e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8002990:	683b      	ldr	r3, [r7, #0]
 8002992:	68fa      	ldr	r2, [r7, #12]
 8002994:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	683a      	ldr	r2, [r7, #0]
 800299a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800299c:	683b      	ldr	r3, [r7, #0]
 800299e:	687a      	ldr	r2, [r7, #4]
 80029a0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	1c5a      	adds	r2, r3, #1
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	601a      	str	r2, [r3, #0]
}
 80029ac:	bf00      	nop
 80029ae:	3714      	adds	r7, #20
 80029b0:	46bd      	mov	sp, r7
 80029b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b6:	4770      	bx	lr

080029b8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80029b8:	b480      	push	{r7}
 80029ba:	b085      	sub	sp, #20
 80029bc:	af00      	add	r7, sp, #0
 80029be:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	691b      	ldr	r3, [r3, #16]
 80029c4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	685b      	ldr	r3, [r3, #4]
 80029ca:	687a      	ldr	r2, [r7, #4]
 80029cc:	6892      	ldr	r2, [r2, #8]
 80029ce:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	689b      	ldr	r3, [r3, #8]
 80029d4:	687a      	ldr	r2, [r7, #4]
 80029d6:	6852      	ldr	r2, [r2, #4]
 80029d8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	685b      	ldr	r3, [r3, #4]
 80029de:	687a      	ldr	r2, [r7, #4]
 80029e0:	429a      	cmp	r2, r3
 80029e2:	d103      	bne.n	80029ec <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	689a      	ldr	r2, [r3, #8]
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	2200      	movs	r2, #0
 80029f0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	1e5a      	subs	r2, r3, #1
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	681b      	ldr	r3, [r3, #0]
}
 8002a00:	4618      	mov	r0, r3
 8002a02:	3714      	adds	r7, #20
 8002a04:	46bd      	mov	sp, r7
 8002a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a0a:	4770      	bx	lr

08002a0c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8002a0c:	b580      	push	{r7, lr}
 8002a0e:	b090      	sub	sp, #64	; 0x40
 8002a10:	af04      	add	r7, sp, #16
 8002a12:	60f8      	str	r0, [r7, #12]
 8002a14:	60b9      	str	r1, [r7, #8]
 8002a16:	603b      	str	r3, [r7, #0]
 8002a18:	4613      	mov	r3, r2
 8002a1a:	80fb      	strh	r3, [r7, #6]
	TCB_t *pxNewTCB;
	BaseType_t xReturn;
    char name[20];
    strcpy(name, pcName);
 8002a1c:	f107 0310 	add.w	r3, r7, #16
 8002a20:	68b9      	ldr	r1, [r7, #8]
 8002a22:	4618      	mov	r0, r3
 8002a24:	f001 f9f8 	bl	8003e18 <strcpy>
    strcat(name, "\n\r");
 8002a28:	f107 0310 	add.w	r3, r7, #16
 8002a2c:	4618      	mov	r0, r3
 8002a2e:	f7fd fbcf 	bl	80001d0 <strlen>
 8002a32:	4603      	mov	r3, r0
 8002a34:	461a      	mov	r2, r3
 8002a36:	f107 0310 	add.w	r3, r7, #16
 8002a3a:	4413      	add	r3, r2
 8002a3c:	4a26      	ldr	r2, [pc, #152]	; (8002ad8 <xTaskCreate+0xcc>)
 8002a3e:	8811      	ldrh	r1, [r2, #0]
 8002a40:	7892      	ldrb	r2, [r2, #2]
 8002a42:	8019      	strh	r1, [r3, #0]
 8002a44:	709a      	strb	r2, [r3, #2]
    HAL_UART_Transmit(&huart2, (uint8_t *)name, strlen(name), 0xffff);
 8002a46:	f107 0310 	add.w	r3, r7, #16
 8002a4a:	4618      	mov	r0, r3
 8002a4c:	f7fd fbc0 	bl	80001d0 <strlen>
 8002a50:	4603      	mov	r3, r0
 8002a52:	b29a      	uxth	r2, r3
 8002a54:	f107 0110 	add.w	r1, r7, #16
 8002a58:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002a5c:	481f      	ldr	r0, [pc, #124]	; (8002adc <xTaskCreate+0xd0>)
 8002a5e:	f7ff fbac 	bl	80021ba <HAL_UART_Transmit>
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8002a62:	88fb      	ldrh	r3, [r7, #6]
 8002a64:	009b      	lsls	r3, r3, #2
 8002a66:	4618      	mov	r0, r3
 8002a68:	f000 ff3e 	bl	80038e8 <pvPortMalloc>
 8002a6c:	4603      	mov	r3, r0
 8002a6e:	627b      	str	r3, [r7, #36]	; 0x24

			if( pxStack != NULL )
 8002a70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d00f      	beq.n	8002a96 <xTaskCreate+0x8a>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8002a76:	2058      	movs	r0, #88	; 0x58
 8002a78:	f000 ff36 	bl	80038e8 <pvPortMalloc>
 8002a7c:	4603      	mov	r3, r0
 8002a7e:	62fb      	str	r3, [r7, #44]	; 0x2c

				if( pxNewTCB != NULL )
 8002a80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d003      	beq.n	8002a8e <xTaskCreate+0x82>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8002a86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a88:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002a8a:	631a      	str	r2, [r3, #48]	; 0x30
 8002a8c:	e005      	b.n	8002a9a <xTaskCreate+0x8e>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8002a8e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002a90:	f001 f838 	bl	8003b04 <vPortFree>
 8002a94:	e001      	b.n	8002a9a <xTaskCreate+0x8e>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8002a96:	2300      	movs	r3, #0
 8002a98:	62fb      	str	r3, [r7, #44]	; 0x2c
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8002a9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d013      	beq.n	8002ac8 <xTaskCreate+0xbc>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8002aa0:	88fa      	ldrh	r2, [r7, #6]
 8002aa2:	2300      	movs	r3, #0
 8002aa4:	9303      	str	r3, [sp, #12]
 8002aa6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002aa8:	9302      	str	r3, [sp, #8]
 8002aaa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002aac:	9301      	str	r3, [sp, #4]
 8002aae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ab0:	9300      	str	r3, [sp, #0]
 8002ab2:	683b      	ldr	r3, [r7, #0]
 8002ab4:	68b9      	ldr	r1, [r7, #8]
 8002ab6:	68f8      	ldr	r0, [r7, #12]
 8002ab8:	f000 f812 	bl	8002ae0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8002abc:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002abe:	f000 f89f 	bl	8002c00 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8002ac2:	2301      	movs	r3, #1
 8002ac4:	62bb      	str	r3, [r7, #40]	; 0x28
 8002ac6:	e002      	b.n	8002ace <xTaskCreate+0xc2>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8002ac8:	f04f 33ff 	mov.w	r3, #4294967295
 8002acc:	62bb      	str	r3, [r7, #40]	; 0x28
		}

		return xReturn;
 8002ace:	6abb      	ldr	r3, [r7, #40]	; 0x28
	}
 8002ad0:	4618      	mov	r0, r3
 8002ad2:	3730      	adds	r7, #48	; 0x30
 8002ad4:	46bd      	mov	sp, r7
 8002ad6:	bd80      	pop	{r7, pc}
 8002ad8:	080046f4 	.word	0x080046f4
 8002adc:	20000094 	.word	0x20000094

08002ae0 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8002ae0:	b580      	push	{r7, lr}
 8002ae2:	b088      	sub	sp, #32
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	60f8      	str	r0, [r7, #12]
 8002ae8:	60b9      	str	r1, [r7, #8]
 8002aea:	607a      	str	r2, [r7, #4]
 8002aec:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8002aee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002af0:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	009b      	lsls	r3, r3, #2
 8002af6:	461a      	mov	r2, r3
 8002af8:	21a5      	movs	r1, #165	; 0xa5
 8002afa:	f001 f965 	bl	8003dc8 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8002afe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b00:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002b08:	3b01      	subs	r3, #1
 8002b0a:	009b      	lsls	r3, r3, #2
 8002b0c:	4413      	add	r3, r2
 8002b0e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8002b10:	69bb      	ldr	r3, [r7, #24]
 8002b12:	f023 0307 	bic.w	r3, r3, #7
 8002b16:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8002b18:	69bb      	ldr	r3, [r7, #24]
 8002b1a:	f003 0307 	and.w	r3, r3, #7
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d00a      	beq.n	8002b38 <prvInitialiseNewTask+0x58>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8002b22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b26:	f383 8811 	msr	BASEPRI, r3
 8002b2a:	f3bf 8f6f 	isb	sy
 8002b2e:	f3bf 8f4f 	dsb	sy
 8002b32:	617b      	str	r3, [r7, #20]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8002b34:	bf00      	nop
 8002b36:	e7fe      	b.n	8002b36 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8002b38:	68bb      	ldr	r3, [r7, #8]
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d01f      	beq.n	8002b7e <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002b3e:	2300      	movs	r3, #0
 8002b40:	61fb      	str	r3, [r7, #28]
 8002b42:	e012      	b.n	8002b6a <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8002b44:	68ba      	ldr	r2, [r7, #8]
 8002b46:	69fb      	ldr	r3, [r7, #28]
 8002b48:	4413      	add	r3, r2
 8002b4a:	7819      	ldrb	r1, [r3, #0]
 8002b4c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002b4e:	69fb      	ldr	r3, [r7, #28]
 8002b50:	4413      	add	r3, r2
 8002b52:	3334      	adds	r3, #52	; 0x34
 8002b54:	460a      	mov	r2, r1
 8002b56:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8002b58:	68ba      	ldr	r2, [r7, #8]
 8002b5a:	69fb      	ldr	r3, [r7, #28]
 8002b5c:	4413      	add	r3, r2
 8002b5e:	781b      	ldrb	r3, [r3, #0]
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d006      	beq.n	8002b72 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002b64:	69fb      	ldr	r3, [r7, #28]
 8002b66:	3301      	adds	r3, #1
 8002b68:	61fb      	str	r3, [r7, #28]
 8002b6a:	69fb      	ldr	r3, [r7, #28]
 8002b6c:	2b09      	cmp	r3, #9
 8002b6e:	d9e9      	bls.n	8002b44 <prvInitialiseNewTask+0x64>
 8002b70:	e000      	b.n	8002b74 <prvInitialiseNewTask+0x94>
			{
				break;
 8002b72:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8002b74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b76:	2200      	movs	r2, #0
 8002b78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8002b7c:	e003      	b.n	8002b86 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8002b7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b80:	2200      	movs	r2, #0
 8002b82:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8002b86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b88:	2b04      	cmp	r3, #4
 8002b8a:	d901      	bls.n	8002b90 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8002b8c:	2304      	movs	r3, #4
 8002b8e:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8002b90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b92:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002b94:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8002b96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b98:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002b9a:	649a      	str	r2, [r3, #72]	; 0x48
		pxNewTCB->uxMutexesHeld = 0;
 8002b9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b9e:	2200      	movs	r2, #0
 8002ba0:	64da      	str	r2, [r3, #76]	; 0x4c
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8002ba2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ba4:	3304      	adds	r3, #4
 8002ba6:	4618      	mov	r0, r3
 8002ba8:	f7ff fe9c 	bl	80028e4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8002bac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002bae:	3318      	adds	r3, #24
 8002bb0:	4618      	mov	r0, r3
 8002bb2:	f7ff fe97 	bl	80028e4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8002bb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002bb8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002bba:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002bbc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002bbe:	f1c3 0205 	rsb	r2, r3, #5
 8002bc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002bc4:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8002bc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002bc8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002bca:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8002bcc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002bce:	2200      	movs	r2, #0
 8002bd0:	651a      	str	r2, [r3, #80]	; 0x50
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8002bd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002bd4:	2200      	movs	r2, #0
 8002bd6:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8002bda:	683a      	ldr	r2, [r7, #0]
 8002bdc:	68f9      	ldr	r1, [r7, #12]
 8002bde:	69b8      	ldr	r0, [r7, #24]
 8002be0:	f000 fc62 	bl	80034a8 <pxPortInitialiseStack>
 8002be4:	4602      	mov	r2, r0
 8002be6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002be8:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8002bea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d002      	beq.n	8002bf6 <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8002bf0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002bf2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002bf4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8002bf6:	bf00      	nop
 8002bf8:	3720      	adds	r7, #32
 8002bfa:	46bd      	mov	sp, r7
 8002bfc:	bd80      	pop	{r7, pc}
	...

08002c00 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8002c00:	b580      	push	{r7, lr}
 8002c02:	b082      	sub	sp, #8
 8002c04:	af00      	add	r7, sp, #0
 8002c06:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8002c08:	f000 fd8c 	bl	8003724 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8002c0c:	4b2c      	ldr	r3, [pc, #176]	; (8002cc0 <prvAddNewTaskToReadyList+0xc0>)
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	3301      	adds	r3, #1
 8002c12:	4a2b      	ldr	r2, [pc, #172]	; (8002cc0 <prvAddNewTaskToReadyList+0xc0>)
 8002c14:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8002c16:	4b2b      	ldr	r3, [pc, #172]	; (8002cc4 <prvAddNewTaskToReadyList+0xc4>)
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d109      	bne.n	8002c32 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8002c1e:	4a29      	ldr	r2, [pc, #164]	; (8002cc4 <prvAddNewTaskToReadyList+0xc4>)
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8002c24:	4b26      	ldr	r3, [pc, #152]	; (8002cc0 <prvAddNewTaskToReadyList+0xc0>)
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	2b01      	cmp	r3, #1
 8002c2a:	d110      	bne.n	8002c4e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8002c2c:	f000 fb38 	bl	80032a0 <prvInitialiseTaskLists>
 8002c30:	e00d      	b.n	8002c4e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8002c32:	4b25      	ldr	r3, [pc, #148]	; (8002cc8 <prvAddNewTaskToReadyList+0xc8>)
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d109      	bne.n	8002c4e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8002c3a:	4b22      	ldr	r3, [pc, #136]	; (8002cc4 <prvAddNewTaskToReadyList+0xc4>)
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c44:	429a      	cmp	r2, r3
 8002c46:	d802      	bhi.n	8002c4e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8002c48:	4a1e      	ldr	r2, [pc, #120]	; (8002cc4 <prvAddNewTaskToReadyList+0xc4>)
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8002c4e:	4b1f      	ldr	r3, [pc, #124]	; (8002ccc <prvAddNewTaskToReadyList+0xcc>)
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	3301      	adds	r3, #1
 8002c54:	4a1d      	ldr	r2, [pc, #116]	; (8002ccc <prvAddNewTaskToReadyList+0xcc>)
 8002c56:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8002c58:	4b1c      	ldr	r3, [pc, #112]	; (8002ccc <prvAddNewTaskToReadyList+0xcc>)
 8002c5a:	681a      	ldr	r2, [r3, #0]
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	641a      	str	r2, [r3, #64]	; 0x40
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c64:	2201      	movs	r2, #1
 8002c66:	409a      	lsls	r2, r3
 8002c68:	4b19      	ldr	r3, [pc, #100]	; (8002cd0 <prvAddNewTaskToReadyList+0xd0>)
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	4313      	orrs	r3, r2
 8002c6e:	4a18      	ldr	r2, [pc, #96]	; (8002cd0 <prvAddNewTaskToReadyList+0xd0>)
 8002c70:	6013      	str	r3, [r2, #0]
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002c76:	4613      	mov	r3, r2
 8002c78:	009b      	lsls	r3, r3, #2
 8002c7a:	4413      	add	r3, r2
 8002c7c:	009b      	lsls	r3, r3, #2
 8002c7e:	4a15      	ldr	r2, [pc, #84]	; (8002cd4 <prvAddNewTaskToReadyList+0xd4>)
 8002c80:	441a      	add	r2, r3
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	3304      	adds	r3, #4
 8002c86:	4619      	mov	r1, r3
 8002c88:	4610      	mov	r0, r2
 8002c8a:	f7ff fe38 	bl	80028fe <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8002c8e:	f000 fd79 	bl	8003784 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8002c92:	4b0d      	ldr	r3, [pc, #52]	; (8002cc8 <prvAddNewTaskToReadyList+0xc8>)
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d00e      	beq.n	8002cb8 <prvAddNewTaskToReadyList+0xb8>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8002c9a:	4b0a      	ldr	r3, [pc, #40]	; (8002cc4 <prvAddNewTaskToReadyList+0xc4>)
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ca4:	429a      	cmp	r2, r3
 8002ca6:	d207      	bcs.n	8002cb8 <prvAddNewTaskToReadyList+0xb8>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8002ca8:	4b0b      	ldr	r3, [pc, #44]	; (8002cd8 <prvAddNewTaskToReadyList+0xd8>)
 8002caa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002cae:	601a      	str	r2, [r3, #0]
 8002cb0:	f3bf 8f4f 	dsb	sy
 8002cb4:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8002cb8:	bf00      	nop
 8002cba:	3708      	adds	r7, #8
 8002cbc:	46bd      	mov	sp, r7
 8002cbe:	bd80      	pop	{r7, pc}
 8002cc0:	20000200 	.word	0x20000200
 8002cc4:	20000128 	.word	0x20000128
 8002cc8:	2000020c 	.word	0x2000020c
 8002ccc:	2000021c 	.word	0x2000021c
 8002cd0:	20000208 	.word	0x20000208
 8002cd4:	2000012c 	.word	0x2000012c
 8002cd8:	e000ed04 	.word	0xe000ed04

08002cdc <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 8002cdc:	b580      	push	{r7, lr}
 8002cde:	b084      	sub	sp, #16
 8002ce0:	af00      	add	r7, sp, #0
 8002ce2:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8002ce4:	f000 fd1e 	bl	8003724 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d102      	bne.n	8002cf4 <vTaskDelete+0x18>
 8002cee:	4b39      	ldr	r3, [pc, #228]	; (8002dd4 <vTaskDelete+0xf8>)
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	e000      	b.n	8002cf6 <vTaskDelete+0x1a>
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	3304      	adds	r3, #4
 8002cfc:	4618      	mov	r0, r3
 8002cfe:	f7ff fe5b 	bl	80029b8 <uxListRemove>
 8002d02:	4603      	mov	r3, r0
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d115      	bne.n	8002d34 <vTaskDelete+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002d0c:	4932      	ldr	r1, [pc, #200]	; (8002dd8 <vTaskDelete+0xfc>)
 8002d0e:	4613      	mov	r3, r2
 8002d10:	009b      	lsls	r3, r3, #2
 8002d12:	4413      	add	r3, r2
 8002d14:	009b      	lsls	r3, r3, #2
 8002d16:	440b      	add	r3, r1
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d10a      	bne.n	8002d34 <vTaskDelete+0x58>
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d22:	2201      	movs	r2, #1
 8002d24:	fa02 f303 	lsl.w	r3, r2, r3
 8002d28:	43da      	mvns	r2, r3
 8002d2a:	4b2c      	ldr	r3, [pc, #176]	; (8002ddc <vTaskDelete+0x100>)
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	4013      	ands	r3, r2
 8002d30:	4a2a      	ldr	r2, [pc, #168]	; (8002ddc <vTaskDelete+0x100>)
 8002d32:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d004      	beq.n	8002d46 <vTaskDelete+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	3318      	adds	r3, #24
 8002d40:	4618      	mov	r0, r3
 8002d42:	f7ff fe39 	bl	80029b8 <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 8002d46:	4b26      	ldr	r3, [pc, #152]	; (8002de0 <vTaskDelete+0x104>)
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	3301      	adds	r3, #1
 8002d4c:	4a24      	ldr	r2, [pc, #144]	; (8002de0 <vTaskDelete+0x104>)
 8002d4e:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 8002d50:	4b20      	ldr	r3, [pc, #128]	; (8002dd4 <vTaskDelete+0xf8>)
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	68fa      	ldr	r2, [r7, #12]
 8002d56:	429a      	cmp	r2, r3
 8002d58:	d10b      	bne.n	8002d72 <vTaskDelete+0x96>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	3304      	adds	r3, #4
 8002d5e:	4619      	mov	r1, r3
 8002d60:	4820      	ldr	r0, [pc, #128]	; (8002de4 <vTaskDelete+0x108>)
 8002d62:	f7ff fdcc 	bl	80028fe <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 8002d66:	4b20      	ldr	r3, [pc, #128]	; (8002de8 <vTaskDelete+0x10c>)
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	3301      	adds	r3, #1
 8002d6c:	4a1e      	ldr	r2, [pc, #120]	; (8002de8 <vTaskDelete+0x10c>)
 8002d6e:	6013      	str	r3, [r2, #0]
 8002d70:	e009      	b.n	8002d86 <vTaskDelete+0xaa>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 8002d72:	4b1e      	ldr	r3, [pc, #120]	; (8002dec <vTaskDelete+0x110>)
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	3b01      	subs	r3, #1
 8002d78:	4a1c      	ldr	r2, [pc, #112]	; (8002dec <vTaskDelete+0x110>)
 8002d7a:	6013      	str	r3, [r2, #0]
				prvDeleteTCB( pxTCB );
 8002d7c:	68f8      	ldr	r0, [r7, #12]
 8002d7e:	f000 fafd 	bl	800337c <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 8002d82:	f000 fb0b 	bl	800339c <prvResetNextTaskUnblockTime>
			}

			traceTASK_DELETE( pxTCB );
		}
		taskEXIT_CRITICAL();
 8002d86:	f000 fcfd 	bl	8003784 <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 8002d8a:	4b19      	ldr	r3, [pc, #100]	; (8002df0 <vTaskDelete+0x114>)
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d01b      	beq.n	8002dca <vTaskDelete+0xee>
		{
			if( pxTCB == pxCurrentTCB )
 8002d92:	4b10      	ldr	r3, [pc, #64]	; (8002dd4 <vTaskDelete+0xf8>)
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	68fa      	ldr	r2, [r7, #12]
 8002d98:	429a      	cmp	r2, r3
 8002d9a:	d116      	bne.n	8002dca <vTaskDelete+0xee>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 8002d9c:	4b15      	ldr	r3, [pc, #84]	; (8002df4 <vTaskDelete+0x118>)
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d00a      	beq.n	8002dba <vTaskDelete+0xde>
	__asm volatile
 8002da4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002da8:	f383 8811 	msr	BASEPRI, r3
 8002dac:	f3bf 8f6f 	isb	sy
 8002db0:	f3bf 8f4f 	dsb	sy
 8002db4:	60bb      	str	r3, [r7, #8]
}
 8002db6:	bf00      	nop
 8002db8:	e7fe      	b.n	8002db8 <vTaskDelete+0xdc>
				portYIELD_WITHIN_API();
 8002dba:	4b0f      	ldr	r3, [pc, #60]	; (8002df8 <vTaskDelete+0x11c>)
 8002dbc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002dc0:	601a      	str	r2, [r3, #0]
 8002dc2:	f3bf 8f4f 	dsb	sy
 8002dc6:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8002dca:	bf00      	nop
 8002dcc:	3710      	adds	r7, #16
 8002dce:	46bd      	mov	sp, r7
 8002dd0:	bd80      	pop	{r7, pc}
 8002dd2:	bf00      	nop
 8002dd4:	20000128 	.word	0x20000128
 8002dd8:	2000012c 	.word	0x2000012c
 8002ddc:	20000208 	.word	0x20000208
 8002de0:	2000021c 	.word	0x2000021c
 8002de4:	200001d4 	.word	0x200001d4
 8002de8:	200001e8 	.word	0x200001e8
 8002dec:	20000200 	.word	0x20000200
 8002df0:	2000020c 	.word	0x2000020c
 8002df4:	20000228 	.word	0x20000228
 8002df8:	e000ed04 	.word	0xe000ed04

08002dfc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8002dfc:	b580      	push	{r7, lr}
 8002dfe:	b084      	sub	sp, #16
 8002e00:	af00      	add	r7, sp, #0
 8002e02:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8002e04:	2300      	movs	r3, #0
 8002e06:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d017      	beq.n	8002e3e <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8002e0e:	4b13      	ldr	r3, [pc, #76]	; (8002e5c <vTaskDelay+0x60>)
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d00a      	beq.n	8002e2c <vTaskDelay+0x30>
	__asm volatile
 8002e16:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e1a:	f383 8811 	msr	BASEPRI, r3
 8002e1e:	f3bf 8f6f 	isb	sy
 8002e22:	f3bf 8f4f 	dsb	sy
 8002e26:	60bb      	str	r3, [r7, #8]
}
 8002e28:	bf00      	nop
 8002e2a:	e7fe      	b.n	8002e2a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8002e2c:	f000 f862 	bl	8002ef4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8002e30:	2100      	movs	r1, #0
 8002e32:	6878      	ldr	r0, [r7, #4]
 8002e34:	f000 fad2 	bl	80033dc <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8002e38:	f000 f86a 	bl	8002f10 <xTaskResumeAll>
 8002e3c:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d107      	bne.n	8002e54 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8002e44:	4b06      	ldr	r3, [pc, #24]	; (8002e60 <vTaskDelay+0x64>)
 8002e46:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002e4a:	601a      	str	r2, [r3, #0]
 8002e4c:	f3bf 8f4f 	dsb	sy
 8002e50:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8002e54:	bf00      	nop
 8002e56:	3710      	adds	r7, #16
 8002e58:	46bd      	mov	sp, r7
 8002e5a:	bd80      	pop	{r7, pc}
 8002e5c:	20000228 	.word	0x20000228
 8002e60:	e000ed04 	.word	0xe000ed04

08002e64 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8002e64:	b580      	push	{r7, lr}
 8002e66:	b086      	sub	sp, #24
 8002e68:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 8002e6a:	4b1c      	ldr	r3, [pc, #112]	; (8002edc <vTaskStartScheduler+0x78>)
 8002e6c:	9301      	str	r3, [sp, #4]
 8002e6e:	2300      	movs	r3, #0
 8002e70:	9300      	str	r3, [sp, #0]
 8002e72:	2300      	movs	r3, #0
 8002e74:	2282      	movs	r2, #130	; 0x82
 8002e76:	491a      	ldr	r1, [pc, #104]	; (8002ee0 <vTaskStartScheduler+0x7c>)
 8002e78:	481a      	ldr	r0, [pc, #104]	; (8002ee4 <vTaskStartScheduler+0x80>)
 8002e7a:	f7ff fdc7 	bl	8002a0c <xTaskCreate>
 8002e7e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	2b01      	cmp	r3, #1
 8002e84:	d116      	bne.n	8002eb4 <vTaskStartScheduler+0x50>
	__asm volatile
 8002e86:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e8a:	f383 8811 	msr	BASEPRI, r3
 8002e8e:	f3bf 8f6f 	isb	sy
 8002e92:	f3bf 8f4f 	dsb	sy
 8002e96:	60bb      	str	r3, [r7, #8]
}
 8002e98:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8002e9a:	4b13      	ldr	r3, [pc, #76]	; (8002ee8 <vTaskStartScheduler+0x84>)
 8002e9c:	f04f 32ff 	mov.w	r2, #4294967295
 8002ea0:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8002ea2:	4b12      	ldr	r3, [pc, #72]	; (8002eec <vTaskStartScheduler+0x88>)
 8002ea4:	2201      	movs	r2, #1
 8002ea6:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8002ea8:	4b11      	ldr	r3, [pc, #68]	; (8002ef0 <vTaskStartScheduler+0x8c>)
 8002eaa:	2200      	movs	r2, #0
 8002eac:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8002eae:	f000 fb87 	bl	80035c0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8002eb2:	e00e      	b.n	8002ed2 <vTaskStartScheduler+0x6e>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002eba:	d10a      	bne.n	8002ed2 <vTaskStartScheduler+0x6e>
	__asm volatile
 8002ebc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ec0:	f383 8811 	msr	BASEPRI, r3
 8002ec4:	f3bf 8f6f 	isb	sy
 8002ec8:	f3bf 8f4f 	dsb	sy
 8002ecc:	607b      	str	r3, [r7, #4]
}
 8002ece:	bf00      	nop
 8002ed0:	e7fe      	b.n	8002ed0 <vTaskStartScheduler+0x6c>
}
 8002ed2:	bf00      	nop
 8002ed4:	3710      	adds	r7, #16
 8002ed6:	46bd      	mov	sp, r7
 8002ed8:	bd80      	pop	{r7, pc}
 8002eda:	bf00      	nop
 8002edc:	20000224 	.word	0x20000224
 8002ee0:	080046f8 	.word	0x080046f8
 8002ee4:	08003271 	.word	0x08003271
 8002ee8:	20000220 	.word	0x20000220
 8002eec:	2000020c 	.word	0x2000020c
 8002ef0:	20000204 	.word	0x20000204

08002ef4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8002ef4:	b480      	push	{r7}
 8002ef6:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8002ef8:	4b04      	ldr	r3, [pc, #16]	; (8002f0c <vTaskSuspendAll+0x18>)
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	3301      	adds	r3, #1
 8002efe:	4a03      	ldr	r2, [pc, #12]	; (8002f0c <vTaskSuspendAll+0x18>)
 8002f00:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 8002f02:	bf00      	nop
 8002f04:	46bd      	mov	sp, r7
 8002f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f0a:	4770      	bx	lr
 8002f0c:	20000228 	.word	0x20000228

08002f10 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8002f10:	b580      	push	{r7, lr}
 8002f12:	b084      	sub	sp, #16
 8002f14:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8002f16:	2300      	movs	r3, #0
 8002f18:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8002f1a:	2300      	movs	r3, #0
 8002f1c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8002f1e:	4b41      	ldr	r3, [pc, #260]	; (8003024 <xTaskResumeAll+0x114>)
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d10a      	bne.n	8002f3c <xTaskResumeAll+0x2c>
	__asm volatile
 8002f26:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f2a:	f383 8811 	msr	BASEPRI, r3
 8002f2e:	f3bf 8f6f 	isb	sy
 8002f32:	f3bf 8f4f 	dsb	sy
 8002f36:	603b      	str	r3, [r7, #0]
}
 8002f38:	bf00      	nop
 8002f3a:	e7fe      	b.n	8002f3a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8002f3c:	f000 fbf2 	bl	8003724 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8002f40:	4b38      	ldr	r3, [pc, #224]	; (8003024 <xTaskResumeAll+0x114>)
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	3b01      	subs	r3, #1
 8002f46:	4a37      	ldr	r2, [pc, #220]	; (8003024 <xTaskResumeAll+0x114>)
 8002f48:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002f4a:	4b36      	ldr	r3, [pc, #216]	; (8003024 <xTaskResumeAll+0x114>)
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d161      	bne.n	8003016 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8002f52:	4b35      	ldr	r3, [pc, #212]	; (8003028 <xTaskResumeAll+0x118>)
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d05d      	beq.n	8003016 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002f5a:	e02e      	b.n	8002fba <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002f5c:	4b33      	ldr	r3, [pc, #204]	; (800302c <xTaskResumeAll+0x11c>)
 8002f5e:	68db      	ldr	r3, [r3, #12]
 8002f60:	68db      	ldr	r3, [r3, #12]
 8002f62:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	3318      	adds	r3, #24
 8002f68:	4618      	mov	r0, r3
 8002f6a:	f7ff fd25 	bl	80029b8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	3304      	adds	r3, #4
 8002f72:	4618      	mov	r0, r3
 8002f74:	f7ff fd20 	bl	80029b8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f7c:	2201      	movs	r2, #1
 8002f7e:	409a      	lsls	r2, r3
 8002f80:	4b2b      	ldr	r3, [pc, #172]	; (8003030 <xTaskResumeAll+0x120>)
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	4313      	orrs	r3, r2
 8002f86:	4a2a      	ldr	r2, [pc, #168]	; (8003030 <xTaskResumeAll+0x120>)
 8002f88:	6013      	str	r3, [r2, #0]
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002f8e:	4613      	mov	r3, r2
 8002f90:	009b      	lsls	r3, r3, #2
 8002f92:	4413      	add	r3, r2
 8002f94:	009b      	lsls	r3, r3, #2
 8002f96:	4a27      	ldr	r2, [pc, #156]	; (8003034 <xTaskResumeAll+0x124>)
 8002f98:	441a      	add	r2, r3
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	3304      	adds	r3, #4
 8002f9e:	4619      	mov	r1, r3
 8002fa0:	4610      	mov	r0, r2
 8002fa2:	f7ff fcac 	bl	80028fe <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002faa:	4b23      	ldr	r3, [pc, #140]	; (8003038 <xTaskResumeAll+0x128>)
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fb0:	429a      	cmp	r2, r3
 8002fb2:	d302      	bcc.n	8002fba <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8002fb4:	4b21      	ldr	r3, [pc, #132]	; (800303c <xTaskResumeAll+0x12c>)
 8002fb6:	2201      	movs	r2, #1
 8002fb8:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002fba:	4b1c      	ldr	r3, [pc, #112]	; (800302c <xTaskResumeAll+0x11c>)
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d1cc      	bne.n	8002f5c <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d001      	beq.n	8002fcc <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8002fc8:	f000 f9e8 	bl	800339c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8002fcc:	4b1c      	ldr	r3, [pc, #112]	; (8003040 <xTaskResumeAll+0x130>)
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d010      	beq.n	8002ffa <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8002fd8:	f000 f836 	bl	8003048 <xTaskIncrementTick>
 8002fdc:	4603      	mov	r3, r0
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d002      	beq.n	8002fe8 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8002fe2:	4b16      	ldr	r3, [pc, #88]	; (800303c <xTaskResumeAll+0x12c>)
 8002fe4:	2201      	movs	r2, #1
 8002fe6:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	3b01      	subs	r3, #1
 8002fec:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d1f1      	bne.n	8002fd8 <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 8002ff4:	4b12      	ldr	r3, [pc, #72]	; (8003040 <xTaskResumeAll+0x130>)
 8002ff6:	2200      	movs	r2, #0
 8002ff8:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8002ffa:	4b10      	ldr	r3, [pc, #64]	; (800303c <xTaskResumeAll+0x12c>)
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d009      	beq.n	8003016 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8003002:	2301      	movs	r3, #1
 8003004:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8003006:	4b0f      	ldr	r3, [pc, #60]	; (8003044 <xTaskResumeAll+0x134>)
 8003008:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800300c:	601a      	str	r2, [r3, #0]
 800300e:	f3bf 8f4f 	dsb	sy
 8003012:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003016:	f000 fbb5 	bl	8003784 <vPortExitCritical>

	return xAlreadyYielded;
 800301a:	68bb      	ldr	r3, [r7, #8]
}
 800301c:	4618      	mov	r0, r3
 800301e:	3710      	adds	r7, #16
 8003020:	46bd      	mov	sp, r7
 8003022:	bd80      	pop	{r7, pc}
 8003024:	20000228 	.word	0x20000228
 8003028:	20000200 	.word	0x20000200
 800302c:	200001c0 	.word	0x200001c0
 8003030:	20000208 	.word	0x20000208
 8003034:	2000012c 	.word	0x2000012c
 8003038:	20000128 	.word	0x20000128
 800303c:	20000214 	.word	0x20000214
 8003040:	20000210 	.word	0x20000210
 8003044:	e000ed04 	.word	0xe000ed04

08003048 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003048:	b580      	push	{r7, lr}
 800304a:	b086      	sub	sp, #24
 800304c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800304e:	2300      	movs	r3, #0
 8003050:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003052:	4b4e      	ldr	r3, [pc, #312]	; (800318c <xTaskIncrementTick+0x144>)
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	2b00      	cmp	r3, #0
 8003058:	f040 8088 	bne.w	800316c <xTaskIncrementTick+0x124>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800305c:	4b4c      	ldr	r3, [pc, #304]	; (8003190 <xTaskIncrementTick+0x148>)
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	3301      	adds	r3, #1
 8003062:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8003064:	4a4a      	ldr	r2, [pc, #296]	; (8003190 <xTaskIncrementTick+0x148>)
 8003066:	693b      	ldr	r3, [r7, #16]
 8003068:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800306a:	693b      	ldr	r3, [r7, #16]
 800306c:	2b00      	cmp	r3, #0
 800306e:	d120      	bne.n	80030b2 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8003070:	4b48      	ldr	r3, [pc, #288]	; (8003194 <xTaskIncrementTick+0x14c>)
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	2b00      	cmp	r3, #0
 8003078:	d00a      	beq.n	8003090 <xTaskIncrementTick+0x48>
	__asm volatile
 800307a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800307e:	f383 8811 	msr	BASEPRI, r3
 8003082:	f3bf 8f6f 	isb	sy
 8003086:	f3bf 8f4f 	dsb	sy
 800308a:	603b      	str	r3, [r7, #0]
}
 800308c:	bf00      	nop
 800308e:	e7fe      	b.n	800308e <xTaskIncrementTick+0x46>
 8003090:	4b40      	ldr	r3, [pc, #256]	; (8003194 <xTaskIncrementTick+0x14c>)
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	60fb      	str	r3, [r7, #12]
 8003096:	4b40      	ldr	r3, [pc, #256]	; (8003198 <xTaskIncrementTick+0x150>)
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	4a3e      	ldr	r2, [pc, #248]	; (8003194 <xTaskIncrementTick+0x14c>)
 800309c:	6013      	str	r3, [r2, #0]
 800309e:	4a3e      	ldr	r2, [pc, #248]	; (8003198 <xTaskIncrementTick+0x150>)
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	6013      	str	r3, [r2, #0]
 80030a4:	4b3d      	ldr	r3, [pc, #244]	; (800319c <xTaskIncrementTick+0x154>)
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	3301      	adds	r3, #1
 80030aa:	4a3c      	ldr	r2, [pc, #240]	; (800319c <xTaskIncrementTick+0x154>)
 80030ac:	6013      	str	r3, [r2, #0]
 80030ae:	f000 f975 	bl	800339c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80030b2:	4b3b      	ldr	r3, [pc, #236]	; (80031a0 <xTaskIncrementTick+0x158>)
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	693a      	ldr	r2, [r7, #16]
 80030b8:	429a      	cmp	r2, r3
 80030ba:	d348      	bcc.n	800314e <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80030bc:	4b35      	ldr	r3, [pc, #212]	; (8003194 <xTaskIncrementTick+0x14c>)
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d104      	bne.n	80030d0 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80030c6:	4b36      	ldr	r3, [pc, #216]	; (80031a0 <xTaskIncrementTick+0x158>)
 80030c8:	f04f 32ff 	mov.w	r2, #4294967295
 80030cc:	601a      	str	r2, [r3, #0]
					break;
 80030ce:	e03e      	b.n	800314e <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80030d0:	4b30      	ldr	r3, [pc, #192]	; (8003194 <xTaskIncrementTick+0x14c>)
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	68db      	ldr	r3, [r3, #12]
 80030d6:	68db      	ldr	r3, [r3, #12]
 80030d8:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80030da:	68bb      	ldr	r3, [r7, #8]
 80030dc:	685b      	ldr	r3, [r3, #4]
 80030de:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80030e0:	693a      	ldr	r2, [r7, #16]
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	429a      	cmp	r2, r3
 80030e6:	d203      	bcs.n	80030f0 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80030e8:	4a2d      	ldr	r2, [pc, #180]	; (80031a0 <xTaskIncrementTick+0x158>)
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80030ee:	e02e      	b.n	800314e <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80030f0:	68bb      	ldr	r3, [r7, #8]
 80030f2:	3304      	adds	r3, #4
 80030f4:	4618      	mov	r0, r3
 80030f6:	f7ff fc5f 	bl	80029b8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80030fa:	68bb      	ldr	r3, [r7, #8]
 80030fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d004      	beq.n	800310c <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003102:	68bb      	ldr	r3, [r7, #8]
 8003104:	3318      	adds	r3, #24
 8003106:	4618      	mov	r0, r3
 8003108:	f7ff fc56 	bl	80029b8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800310c:	68bb      	ldr	r3, [r7, #8]
 800310e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003110:	2201      	movs	r2, #1
 8003112:	409a      	lsls	r2, r3
 8003114:	4b23      	ldr	r3, [pc, #140]	; (80031a4 <xTaskIncrementTick+0x15c>)
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	4313      	orrs	r3, r2
 800311a:	4a22      	ldr	r2, [pc, #136]	; (80031a4 <xTaskIncrementTick+0x15c>)
 800311c:	6013      	str	r3, [r2, #0]
 800311e:	68bb      	ldr	r3, [r7, #8]
 8003120:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003122:	4613      	mov	r3, r2
 8003124:	009b      	lsls	r3, r3, #2
 8003126:	4413      	add	r3, r2
 8003128:	009b      	lsls	r3, r3, #2
 800312a:	4a1f      	ldr	r2, [pc, #124]	; (80031a8 <xTaskIncrementTick+0x160>)
 800312c:	441a      	add	r2, r3
 800312e:	68bb      	ldr	r3, [r7, #8]
 8003130:	3304      	adds	r3, #4
 8003132:	4619      	mov	r1, r3
 8003134:	4610      	mov	r0, r2
 8003136:	f7ff fbe2 	bl	80028fe <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800313a:	68bb      	ldr	r3, [r7, #8]
 800313c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800313e:	4b1b      	ldr	r3, [pc, #108]	; (80031ac <xTaskIncrementTick+0x164>)
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003144:	429a      	cmp	r2, r3
 8003146:	d3b9      	bcc.n	80030bc <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8003148:	2301      	movs	r3, #1
 800314a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800314c:	e7b6      	b.n	80030bc <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800314e:	4b17      	ldr	r3, [pc, #92]	; (80031ac <xTaskIncrementTick+0x164>)
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003154:	4914      	ldr	r1, [pc, #80]	; (80031a8 <xTaskIncrementTick+0x160>)
 8003156:	4613      	mov	r3, r2
 8003158:	009b      	lsls	r3, r3, #2
 800315a:	4413      	add	r3, r2
 800315c:	009b      	lsls	r3, r3, #2
 800315e:	440b      	add	r3, r1
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	2b01      	cmp	r3, #1
 8003164:	d907      	bls.n	8003176 <xTaskIncrementTick+0x12e>
			{
				xSwitchRequired = pdTRUE;
 8003166:	2301      	movs	r3, #1
 8003168:	617b      	str	r3, [r7, #20]
 800316a:	e004      	b.n	8003176 <xTaskIncrementTick+0x12e>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800316c:	4b10      	ldr	r3, [pc, #64]	; (80031b0 <xTaskIncrementTick+0x168>)
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	3301      	adds	r3, #1
 8003172:	4a0f      	ldr	r2, [pc, #60]	; (80031b0 <xTaskIncrementTick+0x168>)
 8003174:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8003176:	4b0f      	ldr	r3, [pc, #60]	; (80031b4 <xTaskIncrementTick+0x16c>)
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	2b00      	cmp	r3, #0
 800317c:	d001      	beq.n	8003182 <xTaskIncrementTick+0x13a>
		{
			xSwitchRequired = pdTRUE;
 800317e:	2301      	movs	r3, #1
 8003180:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8003182:	697b      	ldr	r3, [r7, #20]
}
 8003184:	4618      	mov	r0, r3
 8003186:	3718      	adds	r7, #24
 8003188:	46bd      	mov	sp, r7
 800318a:	bd80      	pop	{r7, pc}
 800318c:	20000228 	.word	0x20000228
 8003190:	20000204 	.word	0x20000204
 8003194:	200001b8 	.word	0x200001b8
 8003198:	200001bc 	.word	0x200001bc
 800319c:	20000218 	.word	0x20000218
 80031a0:	20000220 	.word	0x20000220
 80031a4:	20000208 	.word	0x20000208
 80031a8:	2000012c 	.word	0x2000012c
 80031ac:	20000128 	.word	0x20000128
 80031b0:	20000210 	.word	0x20000210
 80031b4:	20000214 	.word	0x20000214

080031b8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80031b8:	b480      	push	{r7}
 80031ba:	b087      	sub	sp, #28
 80031bc:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80031be:	4b27      	ldr	r3, [pc, #156]	; (800325c <vTaskSwitchContext+0xa4>)
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d003      	beq.n	80031ce <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80031c6:	4b26      	ldr	r3, [pc, #152]	; (8003260 <vTaskSwitchContext+0xa8>)
 80031c8:	2201      	movs	r2, #1
 80031ca:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80031cc:	e03f      	b.n	800324e <vTaskSwitchContext+0x96>
		xYieldPending = pdFALSE;
 80031ce:	4b24      	ldr	r3, [pc, #144]	; (8003260 <vTaskSwitchContext+0xa8>)
 80031d0:	2200      	movs	r2, #0
 80031d2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80031d4:	4b23      	ldr	r3, [pc, #140]	; (8003264 <vTaskSwitchContext+0xac>)
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	fab3 f383 	clz	r3, r3
 80031e0:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80031e2:	7afb      	ldrb	r3, [r7, #11]
 80031e4:	f1c3 031f 	rsb	r3, r3, #31
 80031e8:	617b      	str	r3, [r7, #20]
 80031ea:	491f      	ldr	r1, [pc, #124]	; (8003268 <vTaskSwitchContext+0xb0>)
 80031ec:	697a      	ldr	r2, [r7, #20]
 80031ee:	4613      	mov	r3, r2
 80031f0:	009b      	lsls	r3, r3, #2
 80031f2:	4413      	add	r3, r2
 80031f4:	009b      	lsls	r3, r3, #2
 80031f6:	440b      	add	r3, r1
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d10a      	bne.n	8003214 <vTaskSwitchContext+0x5c>
	__asm volatile
 80031fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003202:	f383 8811 	msr	BASEPRI, r3
 8003206:	f3bf 8f6f 	isb	sy
 800320a:	f3bf 8f4f 	dsb	sy
 800320e:	607b      	str	r3, [r7, #4]
}
 8003210:	bf00      	nop
 8003212:	e7fe      	b.n	8003212 <vTaskSwitchContext+0x5a>
 8003214:	697a      	ldr	r2, [r7, #20]
 8003216:	4613      	mov	r3, r2
 8003218:	009b      	lsls	r3, r3, #2
 800321a:	4413      	add	r3, r2
 800321c:	009b      	lsls	r3, r3, #2
 800321e:	4a12      	ldr	r2, [pc, #72]	; (8003268 <vTaskSwitchContext+0xb0>)
 8003220:	4413      	add	r3, r2
 8003222:	613b      	str	r3, [r7, #16]
 8003224:	693b      	ldr	r3, [r7, #16]
 8003226:	685b      	ldr	r3, [r3, #4]
 8003228:	685a      	ldr	r2, [r3, #4]
 800322a:	693b      	ldr	r3, [r7, #16]
 800322c:	605a      	str	r2, [r3, #4]
 800322e:	693b      	ldr	r3, [r7, #16]
 8003230:	685a      	ldr	r2, [r3, #4]
 8003232:	693b      	ldr	r3, [r7, #16]
 8003234:	3308      	adds	r3, #8
 8003236:	429a      	cmp	r2, r3
 8003238:	d104      	bne.n	8003244 <vTaskSwitchContext+0x8c>
 800323a:	693b      	ldr	r3, [r7, #16]
 800323c:	685b      	ldr	r3, [r3, #4]
 800323e:	685a      	ldr	r2, [r3, #4]
 8003240:	693b      	ldr	r3, [r7, #16]
 8003242:	605a      	str	r2, [r3, #4]
 8003244:	693b      	ldr	r3, [r7, #16]
 8003246:	685b      	ldr	r3, [r3, #4]
 8003248:	68db      	ldr	r3, [r3, #12]
 800324a:	4a08      	ldr	r2, [pc, #32]	; (800326c <vTaskSwitchContext+0xb4>)
 800324c:	6013      	str	r3, [r2, #0]
}
 800324e:	bf00      	nop
 8003250:	371c      	adds	r7, #28
 8003252:	46bd      	mov	sp, r7
 8003254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003258:	4770      	bx	lr
 800325a:	bf00      	nop
 800325c:	20000228 	.word	0x20000228
 8003260:	20000214 	.word	0x20000214
 8003264:	20000208 	.word	0x20000208
 8003268:	2000012c 	.word	0x2000012c
 800326c:	20000128 	.word	0x20000128

08003270 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8003270:	b580      	push	{r7, lr}
 8003272:	b082      	sub	sp, #8
 8003274:	af00      	add	r7, sp, #0
 8003276:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8003278:	f000 f852 	bl	8003320 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800327c:	4b06      	ldr	r3, [pc, #24]	; (8003298 <prvIdleTask+0x28>)
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	2b01      	cmp	r3, #1
 8003282:	d9f9      	bls.n	8003278 <prvIdleTask+0x8>
			{
				taskYIELD();
 8003284:	4b05      	ldr	r3, [pc, #20]	; (800329c <prvIdleTask+0x2c>)
 8003286:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800328a:	601a      	str	r2, [r3, #0]
 800328c:	f3bf 8f4f 	dsb	sy
 8003290:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8003294:	e7f0      	b.n	8003278 <prvIdleTask+0x8>
 8003296:	bf00      	nop
 8003298:	2000012c 	.word	0x2000012c
 800329c:	e000ed04 	.word	0xe000ed04

080032a0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80032a0:	b580      	push	{r7, lr}
 80032a2:	b082      	sub	sp, #8
 80032a4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80032a6:	2300      	movs	r3, #0
 80032a8:	607b      	str	r3, [r7, #4]
 80032aa:	e00c      	b.n	80032c6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80032ac:	687a      	ldr	r2, [r7, #4]
 80032ae:	4613      	mov	r3, r2
 80032b0:	009b      	lsls	r3, r3, #2
 80032b2:	4413      	add	r3, r2
 80032b4:	009b      	lsls	r3, r3, #2
 80032b6:	4a12      	ldr	r2, [pc, #72]	; (8003300 <prvInitialiseTaskLists+0x60>)
 80032b8:	4413      	add	r3, r2
 80032ba:	4618      	mov	r0, r3
 80032bc:	f7ff faf2 	bl	80028a4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	3301      	adds	r3, #1
 80032c4:	607b      	str	r3, [r7, #4]
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	2b04      	cmp	r3, #4
 80032ca:	d9ef      	bls.n	80032ac <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80032cc:	480d      	ldr	r0, [pc, #52]	; (8003304 <prvInitialiseTaskLists+0x64>)
 80032ce:	f7ff fae9 	bl	80028a4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80032d2:	480d      	ldr	r0, [pc, #52]	; (8003308 <prvInitialiseTaskLists+0x68>)
 80032d4:	f7ff fae6 	bl	80028a4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80032d8:	480c      	ldr	r0, [pc, #48]	; (800330c <prvInitialiseTaskLists+0x6c>)
 80032da:	f7ff fae3 	bl	80028a4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80032de:	480c      	ldr	r0, [pc, #48]	; (8003310 <prvInitialiseTaskLists+0x70>)
 80032e0:	f7ff fae0 	bl	80028a4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80032e4:	480b      	ldr	r0, [pc, #44]	; (8003314 <prvInitialiseTaskLists+0x74>)
 80032e6:	f7ff fadd 	bl	80028a4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80032ea:	4b0b      	ldr	r3, [pc, #44]	; (8003318 <prvInitialiseTaskLists+0x78>)
 80032ec:	4a05      	ldr	r2, [pc, #20]	; (8003304 <prvInitialiseTaskLists+0x64>)
 80032ee:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80032f0:	4b0a      	ldr	r3, [pc, #40]	; (800331c <prvInitialiseTaskLists+0x7c>)
 80032f2:	4a05      	ldr	r2, [pc, #20]	; (8003308 <prvInitialiseTaskLists+0x68>)
 80032f4:	601a      	str	r2, [r3, #0]
}
 80032f6:	bf00      	nop
 80032f8:	3708      	adds	r7, #8
 80032fa:	46bd      	mov	sp, r7
 80032fc:	bd80      	pop	{r7, pc}
 80032fe:	bf00      	nop
 8003300:	2000012c 	.word	0x2000012c
 8003304:	20000190 	.word	0x20000190
 8003308:	200001a4 	.word	0x200001a4
 800330c:	200001c0 	.word	0x200001c0
 8003310:	200001d4 	.word	0x200001d4
 8003314:	200001ec 	.word	0x200001ec
 8003318:	200001b8 	.word	0x200001b8
 800331c:	200001bc 	.word	0x200001bc

08003320 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8003320:	b580      	push	{r7, lr}
 8003322:	b082      	sub	sp, #8
 8003324:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003326:	e019      	b.n	800335c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8003328:	f000 f9fc 	bl	8003724 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800332c:	4b10      	ldr	r3, [pc, #64]	; (8003370 <prvCheckTasksWaitingTermination+0x50>)
 800332e:	68db      	ldr	r3, [r3, #12]
 8003330:	68db      	ldr	r3, [r3, #12]
 8003332:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	3304      	adds	r3, #4
 8003338:	4618      	mov	r0, r3
 800333a:	f7ff fb3d 	bl	80029b8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800333e:	4b0d      	ldr	r3, [pc, #52]	; (8003374 <prvCheckTasksWaitingTermination+0x54>)
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	3b01      	subs	r3, #1
 8003344:	4a0b      	ldr	r2, [pc, #44]	; (8003374 <prvCheckTasksWaitingTermination+0x54>)
 8003346:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8003348:	4b0b      	ldr	r3, [pc, #44]	; (8003378 <prvCheckTasksWaitingTermination+0x58>)
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	3b01      	subs	r3, #1
 800334e:	4a0a      	ldr	r2, [pc, #40]	; (8003378 <prvCheckTasksWaitingTermination+0x58>)
 8003350:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8003352:	f000 fa17 	bl	8003784 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8003356:	6878      	ldr	r0, [r7, #4]
 8003358:	f000 f810 	bl	800337c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800335c:	4b06      	ldr	r3, [pc, #24]	; (8003378 <prvCheckTasksWaitingTermination+0x58>)
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	2b00      	cmp	r3, #0
 8003362:	d1e1      	bne.n	8003328 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8003364:	bf00      	nop
 8003366:	bf00      	nop
 8003368:	3708      	adds	r7, #8
 800336a:	46bd      	mov	sp, r7
 800336c:	bd80      	pop	{r7, pc}
 800336e:	bf00      	nop
 8003370:	200001d4 	.word	0x200001d4
 8003374:	20000200 	.word	0x20000200
 8003378:	200001e8 	.word	0x200001e8

0800337c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800337c:	b580      	push	{r7, lr}
 800337e:	b082      	sub	sp, #8
 8003380:	af00      	add	r7, sp, #0
 8003382:	6078      	str	r0, [r7, #4]

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003388:	4618      	mov	r0, r3
 800338a:	f000 fbbb 	bl	8003b04 <vPortFree>
			vPortFree( pxTCB );
 800338e:	6878      	ldr	r0, [r7, #4]
 8003390:	f000 fbb8 	bl	8003b04 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8003394:	bf00      	nop
 8003396:	3708      	adds	r7, #8
 8003398:	46bd      	mov	sp, r7
 800339a:	bd80      	pop	{r7, pc}

0800339c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800339c:	b480      	push	{r7}
 800339e:	b083      	sub	sp, #12
 80033a0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80033a2:	4b0c      	ldr	r3, [pc, #48]	; (80033d4 <prvResetNextTaskUnblockTime+0x38>)
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d104      	bne.n	80033b6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80033ac:	4b0a      	ldr	r3, [pc, #40]	; (80033d8 <prvResetNextTaskUnblockTime+0x3c>)
 80033ae:	f04f 32ff 	mov.w	r2, #4294967295
 80033b2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80033b4:	e008      	b.n	80033c8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80033b6:	4b07      	ldr	r3, [pc, #28]	; (80033d4 <prvResetNextTaskUnblockTime+0x38>)
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	68db      	ldr	r3, [r3, #12]
 80033bc:	68db      	ldr	r3, [r3, #12]
 80033be:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	685b      	ldr	r3, [r3, #4]
 80033c4:	4a04      	ldr	r2, [pc, #16]	; (80033d8 <prvResetNextTaskUnblockTime+0x3c>)
 80033c6:	6013      	str	r3, [r2, #0]
}
 80033c8:	bf00      	nop
 80033ca:	370c      	adds	r7, #12
 80033cc:	46bd      	mov	sp, r7
 80033ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d2:	4770      	bx	lr
 80033d4:	200001b8 	.word	0x200001b8
 80033d8:	20000220 	.word	0x20000220

080033dc <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80033dc:	b580      	push	{r7, lr}
 80033de:	b084      	sub	sp, #16
 80033e0:	af00      	add	r7, sp, #0
 80033e2:	6078      	str	r0, [r7, #4]
 80033e4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80033e6:	4b29      	ldr	r3, [pc, #164]	; (800348c <prvAddCurrentTaskToDelayedList+0xb0>)
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80033ec:	4b28      	ldr	r3, [pc, #160]	; (8003490 <prvAddCurrentTaskToDelayedList+0xb4>)
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	3304      	adds	r3, #4
 80033f2:	4618      	mov	r0, r3
 80033f4:	f7ff fae0 	bl	80029b8 <uxListRemove>
 80033f8:	4603      	mov	r3, r0
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d10b      	bne.n	8003416 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80033fe:	4b24      	ldr	r3, [pc, #144]	; (8003490 <prvAddCurrentTaskToDelayedList+0xb4>)
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003404:	2201      	movs	r2, #1
 8003406:	fa02 f303 	lsl.w	r3, r2, r3
 800340a:	43da      	mvns	r2, r3
 800340c:	4b21      	ldr	r3, [pc, #132]	; (8003494 <prvAddCurrentTaskToDelayedList+0xb8>)
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	4013      	ands	r3, r2
 8003412:	4a20      	ldr	r2, [pc, #128]	; (8003494 <prvAddCurrentTaskToDelayedList+0xb8>)
 8003414:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	f1b3 3fff 	cmp.w	r3, #4294967295
 800341c:	d10a      	bne.n	8003434 <prvAddCurrentTaskToDelayedList+0x58>
 800341e:	683b      	ldr	r3, [r7, #0]
 8003420:	2b00      	cmp	r3, #0
 8003422:	d007      	beq.n	8003434 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003424:	4b1a      	ldr	r3, [pc, #104]	; (8003490 <prvAddCurrentTaskToDelayedList+0xb4>)
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	3304      	adds	r3, #4
 800342a:	4619      	mov	r1, r3
 800342c:	481a      	ldr	r0, [pc, #104]	; (8003498 <prvAddCurrentTaskToDelayedList+0xbc>)
 800342e:	f7ff fa66 	bl	80028fe <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8003432:	e026      	b.n	8003482 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8003434:	68fa      	ldr	r2, [r7, #12]
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	4413      	add	r3, r2
 800343a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800343c:	4b14      	ldr	r3, [pc, #80]	; (8003490 <prvAddCurrentTaskToDelayedList+0xb4>)
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	68ba      	ldr	r2, [r7, #8]
 8003442:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8003444:	68ba      	ldr	r2, [r7, #8]
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	429a      	cmp	r2, r3
 800344a:	d209      	bcs.n	8003460 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800344c:	4b13      	ldr	r3, [pc, #76]	; (800349c <prvAddCurrentTaskToDelayedList+0xc0>)
 800344e:	681a      	ldr	r2, [r3, #0]
 8003450:	4b0f      	ldr	r3, [pc, #60]	; (8003490 <prvAddCurrentTaskToDelayedList+0xb4>)
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	3304      	adds	r3, #4
 8003456:	4619      	mov	r1, r3
 8003458:	4610      	mov	r0, r2
 800345a:	f7ff fa74 	bl	8002946 <vListInsert>
}
 800345e:	e010      	b.n	8003482 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003460:	4b0f      	ldr	r3, [pc, #60]	; (80034a0 <prvAddCurrentTaskToDelayedList+0xc4>)
 8003462:	681a      	ldr	r2, [r3, #0]
 8003464:	4b0a      	ldr	r3, [pc, #40]	; (8003490 <prvAddCurrentTaskToDelayedList+0xb4>)
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	3304      	adds	r3, #4
 800346a:	4619      	mov	r1, r3
 800346c:	4610      	mov	r0, r2
 800346e:	f7ff fa6a 	bl	8002946 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8003472:	4b0c      	ldr	r3, [pc, #48]	; (80034a4 <prvAddCurrentTaskToDelayedList+0xc8>)
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	68ba      	ldr	r2, [r7, #8]
 8003478:	429a      	cmp	r2, r3
 800347a:	d202      	bcs.n	8003482 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800347c:	4a09      	ldr	r2, [pc, #36]	; (80034a4 <prvAddCurrentTaskToDelayedList+0xc8>)
 800347e:	68bb      	ldr	r3, [r7, #8]
 8003480:	6013      	str	r3, [r2, #0]
}
 8003482:	bf00      	nop
 8003484:	3710      	adds	r7, #16
 8003486:	46bd      	mov	sp, r7
 8003488:	bd80      	pop	{r7, pc}
 800348a:	bf00      	nop
 800348c:	20000204 	.word	0x20000204
 8003490:	20000128 	.word	0x20000128
 8003494:	20000208 	.word	0x20000208
 8003498:	200001ec 	.word	0x200001ec
 800349c:	200001bc 	.word	0x200001bc
 80034a0:	200001b8 	.word	0x200001b8
 80034a4:	20000220 	.word	0x20000220

080034a8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80034a8:	b480      	push	{r7}
 80034aa:	b085      	sub	sp, #20
 80034ac:	af00      	add	r7, sp, #0
 80034ae:	60f8      	str	r0, [r7, #12]
 80034b0:	60b9      	str	r1, [r7, #8]
 80034b2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	3b04      	subs	r3, #4
 80034b8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80034c0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	3b04      	subs	r3, #4
 80034c6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80034c8:	68bb      	ldr	r3, [r7, #8]
 80034ca:	f023 0201 	bic.w	r2, r3, #1
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	3b04      	subs	r3, #4
 80034d6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80034d8:	4a0c      	ldr	r2, [pc, #48]	; (800350c <pxPortInitialiseStack+0x64>)
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	3b14      	subs	r3, #20
 80034e2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80034e4:	687a      	ldr	r2, [r7, #4]
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	3b04      	subs	r3, #4
 80034ee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	f06f 0202 	mvn.w	r2, #2
 80034f6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	3b20      	subs	r3, #32
 80034fc:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80034fe:	68fb      	ldr	r3, [r7, #12]
}
 8003500:	4618      	mov	r0, r3
 8003502:	3714      	adds	r7, #20
 8003504:	46bd      	mov	sp, r7
 8003506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800350a:	4770      	bx	lr
 800350c:	08003511 	.word	0x08003511

08003510 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8003510:	b480      	push	{r7}
 8003512:	b085      	sub	sp, #20
 8003514:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8003516:	2300      	movs	r3, #0
 8003518:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800351a:	4b12      	ldr	r3, [pc, #72]	; (8003564 <prvTaskExitError+0x54>)
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003522:	d00a      	beq.n	800353a <prvTaskExitError+0x2a>
	__asm volatile
 8003524:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003528:	f383 8811 	msr	BASEPRI, r3
 800352c:	f3bf 8f6f 	isb	sy
 8003530:	f3bf 8f4f 	dsb	sy
 8003534:	60fb      	str	r3, [r7, #12]
}
 8003536:	bf00      	nop
 8003538:	e7fe      	b.n	8003538 <prvTaskExitError+0x28>
	__asm volatile
 800353a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800353e:	f383 8811 	msr	BASEPRI, r3
 8003542:	f3bf 8f6f 	isb	sy
 8003546:	f3bf 8f4f 	dsb	sy
 800354a:	60bb      	str	r3, [r7, #8]
}
 800354c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800354e:	bf00      	nop
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	2b00      	cmp	r3, #0
 8003554:	d0fc      	beq.n	8003550 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8003556:	bf00      	nop
 8003558:	bf00      	nop
 800355a:	3714      	adds	r7, #20
 800355c:	46bd      	mov	sp, r7
 800355e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003562:	4770      	bx	lr
 8003564:	2000000c 	.word	0x2000000c
	...

08003570 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8003570:	4b07      	ldr	r3, [pc, #28]	; (8003590 <pxCurrentTCBConst2>)
 8003572:	6819      	ldr	r1, [r3, #0]
 8003574:	6808      	ldr	r0, [r1, #0]
 8003576:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800357a:	f380 8809 	msr	PSP, r0
 800357e:	f3bf 8f6f 	isb	sy
 8003582:	f04f 0000 	mov.w	r0, #0
 8003586:	f380 8811 	msr	BASEPRI, r0
 800358a:	4770      	bx	lr
 800358c:	f3af 8000 	nop.w

08003590 <pxCurrentTCBConst2>:
 8003590:	20000128 	.word	0x20000128
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8003594:	bf00      	nop
 8003596:	bf00      	nop

08003598 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8003598:	4808      	ldr	r0, [pc, #32]	; (80035bc <prvPortStartFirstTask+0x24>)
 800359a:	6800      	ldr	r0, [r0, #0]
 800359c:	6800      	ldr	r0, [r0, #0]
 800359e:	f380 8808 	msr	MSP, r0
 80035a2:	f04f 0000 	mov.w	r0, #0
 80035a6:	f380 8814 	msr	CONTROL, r0
 80035aa:	b662      	cpsie	i
 80035ac:	b661      	cpsie	f
 80035ae:	f3bf 8f4f 	dsb	sy
 80035b2:	f3bf 8f6f 	isb	sy
 80035b6:	df00      	svc	0
 80035b8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80035ba:	bf00      	nop
 80035bc:	e000ed08 	.word	0xe000ed08

080035c0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80035c0:	b580      	push	{r7, lr}
 80035c2:	b088      	sub	sp, #32
 80035c4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80035c6:	4b4e      	ldr	r3, [pc, #312]	; (8003700 <xPortStartScheduler+0x140>)
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	4a4e      	ldr	r2, [pc, #312]	; (8003704 <xPortStartScheduler+0x144>)
 80035cc:	4293      	cmp	r3, r2
 80035ce:	d10a      	bne.n	80035e6 <xPortStartScheduler+0x26>
	__asm volatile
 80035d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80035d4:	f383 8811 	msr	BASEPRI, r3
 80035d8:	f3bf 8f6f 	isb	sy
 80035dc:	f3bf 8f4f 	dsb	sy
 80035e0:	61bb      	str	r3, [r7, #24]
}
 80035e2:	bf00      	nop
 80035e4:	e7fe      	b.n	80035e4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80035e6:	4b46      	ldr	r3, [pc, #280]	; (8003700 <xPortStartScheduler+0x140>)
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	4a47      	ldr	r2, [pc, #284]	; (8003708 <xPortStartScheduler+0x148>)
 80035ec:	4293      	cmp	r3, r2
 80035ee:	d10a      	bne.n	8003606 <xPortStartScheduler+0x46>
	__asm volatile
 80035f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80035f4:	f383 8811 	msr	BASEPRI, r3
 80035f8:	f3bf 8f6f 	isb	sy
 80035fc:	f3bf 8f4f 	dsb	sy
 8003600:	617b      	str	r3, [r7, #20]
}
 8003602:	bf00      	nop
 8003604:	e7fe      	b.n	8003604 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8003606:	4b41      	ldr	r3, [pc, #260]	; (800370c <xPortStartScheduler+0x14c>)
 8003608:	61fb      	str	r3, [r7, #28]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800360a:	69fb      	ldr	r3, [r7, #28]
 800360c:	781b      	ldrb	r3, [r3, #0]
 800360e:	b2db      	uxtb	r3, r3
 8003610:	60bb      	str	r3, [r7, #8]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8003612:	69fb      	ldr	r3, [r7, #28]
 8003614:	22ff      	movs	r2, #255	; 0xff
 8003616:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8003618:	69fb      	ldr	r3, [r7, #28]
 800361a:	781b      	ldrb	r3, [r3, #0]
 800361c:	b2db      	uxtb	r3, r3
 800361e:	71fb      	strb	r3, [r7, #7]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8003620:	79fb      	ldrb	r3, [r7, #7]
 8003622:	b2db      	uxtb	r3, r3
 8003624:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003628:	b2da      	uxtb	r2, r3
 800362a:	4b39      	ldr	r3, [pc, #228]	; (8003710 <xPortStartScheduler+0x150>)
 800362c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800362e:	4b39      	ldr	r3, [pc, #228]	; (8003714 <xPortStartScheduler+0x154>)
 8003630:	2207      	movs	r2, #7
 8003632:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003634:	e009      	b.n	800364a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8003636:	4b37      	ldr	r3, [pc, #220]	; (8003714 <xPortStartScheduler+0x154>)
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	3b01      	subs	r3, #1
 800363c:	4a35      	ldr	r2, [pc, #212]	; (8003714 <xPortStartScheduler+0x154>)
 800363e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8003640:	79fb      	ldrb	r3, [r7, #7]
 8003642:	b2db      	uxtb	r3, r3
 8003644:	005b      	lsls	r3, r3, #1
 8003646:	b2db      	uxtb	r3, r3
 8003648:	71fb      	strb	r3, [r7, #7]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800364a:	79fb      	ldrb	r3, [r7, #7]
 800364c:	b2db      	uxtb	r3, r3
 800364e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003652:	2b80      	cmp	r3, #128	; 0x80
 8003654:	d0ef      	beq.n	8003636 <xPortStartScheduler+0x76>
		#ifdef __NVIC_PRIO_BITS
		{
			/* Check the CMSIS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == __NVIC_PRIO_BITS );
 8003656:	4b2f      	ldr	r3, [pc, #188]	; (8003714 <xPortStartScheduler+0x154>)
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	f1c3 0307 	rsb	r3, r3, #7
 800365e:	2b04      	cmp	r3, #4
 8003660:	d00a      	beq.n	8003678 <xPortStartScheduler+0xb8>
	__asm volatile
 8003662:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003666:	f383 8811 	msr	BASEPRI, r3
 800366a:	f3bf 8f6f 	isb	sy
 800366e:	f3bf 8f4f 	dsb	sy
 8003672:	613b      	str	r3, [r7, #16]
}
 8003674:	bf00      	nop
 8003676:	e7fe      	b.n	8003676 <xPortStartScheduler+0xb6>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8003678:	4b26      	ldr	r3, [pc, #152]	; (8003714 <xPortStartScheduler+0x154>)
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	f1c3 0307 	rsb	r3, r3, #7
 8003680:	2b04      	cmp	r3, #4
 8003682:	d00a      	beq.n	800369a <xPortStartScheduler+0xda>
	__asm volatile
 8003684:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003688:	f383 8811 	msr	BASEPRI, r3
 800368c:	f3bf 8f6f 	isb	sy
 8003690:	f3bf 8f4f 	dsb	sy
 8003694:	60fb      	str	r3, [r7, #12]
}
 8003696:	bf00      	nop
 8003698:	e7fe      	b.n	8003698 <xPortStartScheduler+0xd8>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800369a:	4b1e      	ldr	r3, [pc, #120]	; (8003714 <xPortStartScheduler+0x154>)
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	021b      	lsls	r3, r3, #8
 80036a0:	4a1c      	ldr	r2, [pc, #112]	; (8003714 <xPortStartScheduler+0x154>)
 80036a2:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80036a4:	4b1b      	ldr	r3, [pc, #108]	; (8003714 <xPortStartScheduler+0x154>)
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80036ac:	4a19      	ldr	r2, [pc, #100]	; (8003714 <xPortStartScheduler+0x154>)
 80036ae:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80036b0:	68bb      	ldr	r3, [r7, #8]
 80036b2:	b2da      	uxtb	r2, r3
 80036b4:	69fb      	ldr	r3, [r7, #28]
 80036b6:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80036b8:	4b17      	ldr	r3, [pc, #92]	; (8003718 <xPortStartScheduler+0x158>)
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	4a16      	ldr	r2, [pc, #88]	; (8003718 <xPortStartScheduler+0x158>)
 80036be:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80036c2:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80036c4:	4b14      	ldr	r3, [pc, #80]	; (8003718 <xPortStartScheduler+0x158>)
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	4a13      	ldr	r2, [pc, #76]	; (8003718 <xPortStartScheduler+0x158>)
 80036ca:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80036ce:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80036d0:	f000 f8dc 	bl	800388c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80036d4:	4b11      	ldr	r3, [pc, #68]	; (800371c <xPortStartScheduler+0x15c>)
 80036d6:	2200      	movs	r2, #0
 80036d8:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80036da:	f000 f8fb 	bl	80038d4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80036de:	4b10      	ldr	r3, [pc, #64]	; (8003720 <xPortStartScheduler+0x160>)
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	4a0f      	ldr	r2, [pc, #60]	; (8003720 <xPortStartScheduler+0x160>)
 80036e4:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80036e8:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80036ea:	f7ff ff55 	bl	8003598 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80036ee:	f7ff fd63 	bl	80031b8 <vTaskSwitchContext>
	prvTaskExitError();
 80036f2:	f7ff ff0d 	bl	8003510 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80036f6:	2300      	movs	r3, #0
}
 80036f8:	4618      	mov	r0, r3
 80036fa:	3720      	adds	r7, #32
 80036fc:	46bd      	mov	sp, r7
 80036fe:	bd80      	pop	{r7, pc}
 8003700:	e000ed00 	.word	0xe000ed00
 8003704:	410fc271 	.word	0x410fc271
 8003708:	410fc270 	.word	0x410fc270
 800370c:	e000e400 	.word	0xe000e400
 8003710:	2000022c 	.word	0x2000022c
 8003714:	20000230 	.word	0x20000230
 8003718:	e000ed20 	.word	0xe000ed20
 800371c:	2000000c 	.word	0x2000000c
 8003720:	e000ef34 	.word	0xe000ef34

08003724 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8003724:	b480      	push	{r7}
 8003726:	b083      	sub	sp, #12
 8003728:	af00      	add	r7, sp, #0
	__asm volatile
 800372a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800372e:	f383 8811 	msr	BASEPRI, r3
 8003732:	f3bf 8f6f 	isb	sy
 8003736:	f3bf 8f4f 	dsb	sy
 800373a:	607b      	str	r3, [r7, #4]
}
 800373c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800373e:	4b0f      	ldr	r3, [pc, #60]	; (800377c <vPortEnterCritical+0x58>)
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	3301      	adds	r3, #1
 8003744:	4a0d      	ldr	r2, [pc, #52]	; (800377c <vPortEnterCritical+0x58>)
 8003746:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8003748:	4b0c      	ldr	r3, [pc, #48]	; (800377c <vPortEnterCritical+0x58>)
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	2b01      	cmp	r3, #1
 800374e:	d10f      	bne.n	8003770 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8003750:	4b0b      	ldr	r3, [pc, #44]	; (8003780 <vPortEnterCritical+0x5c>)
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	b2db      	uxtb	r3, r3
 8003756:	2b00      	cmp	r3, #0
 8003758:	d00a      	beq.n	8003770 <vPortEnterCritical+0x4c>
	__asm volatile
 800375a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800375e:	f383 8811 	msr	BASEPRI, r3
 8003762:	f3bf 8f6f 	isb	sy
 8003766:	f3bf 8f4f 	dsb	sy
 800376a:	603b      	str	r3, [r7, #0]
}
 800376c:	bf00      	nop
 800376e:	e7fe      	b.n	800376e <vPortEnterCritical+0x4a>
	}
}
 8003770:	bf00      	nop
 8003772:	370c      	adds	r7, #12
 8003774:	46bd      	mov	sp, r7
 8003776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800377a:	4770      	bx	lr
 800377c:	2000000c 	.word	0x2000000c
 8003780:	e000ed04 	.word	0xe000ed04

08003784 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8003784:	b480      	push	{r7}
 8003786:	b083      	sub	sp, #12
 8003788:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800378a:	4b12      	ldr	r3, [pc, #72]	; (80037d4 <vPortExitCritical+0x50>)
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	2b00      	cmp	r3, #0
 8003790:	d10a      	bne.n	80037a8 <vPortExitCritical+0x24>
	__asm volatile
 8003792:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003796:	f383 8811 	msr	BASEPRI, r3
 800379a:	f3bf 8f6f 	isb	sy
 800379e:	f3bf 8f4f 	dsb	sy
 80037a2:	607b      	str	r3, [r7, #4]
}
 80037a4:	bf00      	nop
 80037a6:	e7fe      	b.n	80037a6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80037a8:	4b0a      	ldr	r3, [pc, #40]	; (80037d4 <vPortExitCritical+0x50>)
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	3b01      	subs	r3, #1
 80037ae:	4a09      	ldr	r2, [pc, #36]	; (80037d4 <vPortExitCritical+0x50>)
 80037b0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80037b2:	4b08      	ldr	r3, [pc, #32]	; (80037d4 <vPortExitCritical+0x50>)
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d105      	bne.n	80037c6 <vPortExitCritical+0x42>
 80037ba:	2300      	movs	r3, #0
 80037bc:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80037be:	683b      	ldr	r3, [r7, #0]
 80037c0:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80037c4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80037c6:	bf00      	nop
 80037c8:	370c      	adds	r7, #12
 80037ca:	46bd      	mov	sp, r7
 80037cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d0:	4770      	bx	lr
 80037d2:	bf00      	nop
 80037d4:	2000000c 	.word	0x2000000c
	...

080037e0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80037e0:	f3ef 8009 	mrs	r0, PSP
 80037e4:	f3bf 8f6f 	isb	sy
 80037e8:	4b15      	ldr	r3, [pc, #84]	; (8003840 <pxCurrentTCBConst>)
 80037ea:	681a      	ldr	r2, [r3, #0]
 80037ec:	f01e 0f10 	tst.w	lr, #16
 80037f0:	bf08      	it	eq
 80037f2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80037f6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80037fa:	6010      	str	r0, [r2, #0]
 80037fc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8003800:	f04f 0050 	mov.w	r0, #80	; 0x50
 8003804:	f380 8811 	msr	BASEPRI, r0
 8003808:	f3bf 8f4f 	dsb	sy
 800380c:	f3bf 8f6f 	isb	sy
 8003810:	f7ff fcd2 	bl	80031b8 <vTaskSwitchContext>
 8003814:	f04f 0000 	mov.w	r0, #0
 8003818:	f380 8811 	msr	BASEPRI, r0
 800381c:	bc09      	pop	{r0, r3}
 800381e:	6819      	ldr	r1, [r3, #0]
 8003820:	6808      	ldr	r0, [r1, #0]
 8003822:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003826:	f01e 0f10 	tst.w	lr, #16
 800382a:	bf08      	it	eq
 800382c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8003830:	f380 8809 	msr	PSP, r0
 8003834:	f3bf 8f6f 	isb	sy
 8003838:	4770      	bx	lr
 800383a:	bf00      	nop
 800383c:	f3af 8000 	nop.w

08003840 <pxCurrentTCBConst>:
 8003840:	20000128 	.word	0x20000128
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8003844:	bf00      	nop
 8003846:	bf00      	nop

08003848 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8003848:	b580      	push	{r7, lr}
 800384a:	b082      	sub	sp, #8
 800384c:	af00      	add	r7, sp, #0
	__asm volatile
 800384e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003852:	f383 8811 	msr	BASEPRI, r3
 8003856:	f3bf 8f6f 	isb	sy
 800385a:	f3bf 8f4f 	dsb	sy
 800385e:	607b      	str	r3, [r7, #4]
}
 8003860:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8003862:	f7ff fbf1 	bl	8003048 <xTaskIncrementTick>
 8003866:	4603      	mov	r3, r0
 8003868:	2b00      	cmp	r3, #0
 800386a:	d003      	beq.n	8003874 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800386c:	4b06      	ldr	r3, [pc, #24]	; (8003888 <SysTick_Handler+0x40>)
 800386e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003872:	601a      	str	r2, [r3, #0]
 8003874:	2300      	movs	r3, #0
 8003876:	603b      	str	r3, [r7, #0]
	__asm volatile
 8003878:	683b      	ldr	r3, [r7, #0]
 800387a:	f383 8811 	msr	BASEPRI, r3
}
 800387e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8003880:	bf00      	nop
 8003882:	3708      	adds	r7, #8
 8003884:	46bd      	mov	sp, r7
 8003886:	bd80      	pop	{r7, pc}
 8003888:	e000ed04 	.word	0xe000ed04

0800388c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800388c:	b480      	push	{r7}
 800388e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8003890:	4b0b      	ldr	r3, [pc, #44]	; (80038c0 <vPortSetupTimerInterrupt+0x34>)
 8003892:	2200      	movs	r2, #0
 8003894:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8003896:	4b0b      	ldr	r3, [pc, #44]	; (80038c4 <vPortSetupTimerInterrupt+0x38>)
 8003898:	2200      	movs	r2, #0
 800389a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800389c:	4b0a      	ldr	r3, [pc, #40]	; (80038c8 <vPortSetupTimerInterrupt+0x3c>)
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	4a0a      	ldr	r2, [pc, #40]	; (80038cc <vPortSetupTimerInterrupt+0x40>)
 80038a2:	fba2 2303 	umull	r2, r3, r2, r3
 80038a6:	099b      	lsrs	r3, r3, #6
 80038a8:	4a09      	ldr	r2, [pc, #36]	; (80038d0 <vPortSetupTimerInterrupt+0x44>)
 80038aa:	3b01      	subs	r3, #1
 80038ac:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80038ae:	4b04      	ldr	r3, [pc, #16]	; (80038c0 <vPortSetupTimerInterrupt+0x34>)
 80038b0:	2207      	movs	r2, #7
 80038b2:	601a      	str	r2, [r3, #0]
}
 80038b4:	bf00      	nop
 80038b6:	46bd      	mov	sp, r7
 80038b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038bc:	4770      	bx	lr
 80038be:	bf00      	nop
 80038c0:	e000e010 	.word	0xe000e010
 80038c4:	e000e018 	.word	0xe000e018
 80038c8:	20000000 	.word	0x20000000
 80038cc:	10624dd3 	.word	0x10624dd3
 80038d0:	e000e014 	.word	0xe000e014

080038d4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80038d4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80038e4 <vPortEnableVFP+0x10>
 80038d8:	6801      	ldr	r1, [r0, #0]
 80038da:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80038de:	6001      	str	r1, [r0, #0]
 80038e0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80038e2:	bf00      	nop
 80038e4:	e000ed88 	.word	0xe000ed88

080038e8 <pvPortMalloc>:


/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80038e8:	b580      	push	{r7, lr}
 80038ea:	b0a4      	sub	sp, #144	; 0x90
 80038ec:	af02      	add	r7, sp, #8
 80038ee:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
static BaseType_t xHeapHasBeenInitialised = pdFALSE;
void *pvReturn = NULL;
 80038f0:	2300      	movs	r3, #0
 80038f2:	67fb      	str	r3, [r7, #124]	; 0x7c
size_t BlockSize, WantedSize;
char data[80];
WantedSize = xWantedSize;
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	66bb      	str	r3, [r7, #104]	; 0x68

	vTaskSuspendAll();
 80038f8:	f7ff fafc 	bl	8002ef4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( xHeapHasBeenInitialised == pdFALSE )
 80038fc:	4b7b      	ldr	r3, [pc, #492]	; (8003aec <pvPortMalloc+0x204>)
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	2b00      	cmp	r3, #0
 8003902:	d104      	bne.n	800390e <pvPortMalloc+0x26>
		{
			prvHeapInit();
 8003904:	f000 f984 	bl	8003c10 <prvHeapInit>
			xHeapHasBeenInitialised = pdTRUE;
 8003908:	4b78      	ldr	r3, [pc, #480]	; (8003aec <pvPortMalloc+0x204>)
 800390a:	2201      	movs	r2, #1
 800390c:	601a      	str	r2, [r3, #0]
		}

		/* The wanted size is increased so it can contain a BlockLink_t
		structure in addition to the requested amount of bytes. */
		if( xWantedSize > 0 )
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	2b00      	cmp	r3, #0
 8003912:	d00e      	beq.n	8003932 <pvPortMalloc+0x4a>
		{
			xWantedSize += heapSTRUCT_SIZE;
 8003914:	2308      	movs	r3, #8
 8003916:	461a      	mov	r2, r3
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	4413      	add	r3, r2
 800391c:	607b      	str	r3, [r7, #4]

			/* Ensure that blocks are always aligned to the required number of bytes. */
			if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0 )
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	f003 0307 	and.w	r3, r3, #7
 8003924:	2b00      	cmp	r3, #0
 8003926:	d004      	beq.n	8003932 <pvPortMalloc+0x4a>
			{
				/* Byte alignment required. */
				xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	f023 0307 	bic.w	r3, r3, #7
 800392e:	3308      	adds	r3, #8
 8003930:	607b      	str	r3, [r7, #4]
			}
		}

		if( ( xWantedSize > 0 ) && ( xWantedSize < configADJUSTED_HEAP_SIZE ) )
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	2b00      	cmp	r3, #0
 8003936:	f000 80b5 	beq.w	8003aa4 <pvPortMalloc+0x1bc>
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	f241 32f7 	movw	r2, #5111	; 0x13f7
 8003940:	4293      	cmp	r3, r2
 8003942:	f200 80af 	bhi.w	8003aa4 <pvPortMalloc+0x1bc>
		{
			/* Blocks are stored in byte order - traverse the list from the start
			(smallest) block until one of adequate size is found. */
			pxPreviousBlock = &xStart;
 8003946:	4b6a      	ldr	r3, [pc, #424]	; (8003af0 <pvPortMalloc+0x208>)
 8003948:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
			pxBlock = xStart.pxNextFreeBlock;
 800394c:	4b68      	ldr	r3, [pc, #416]	; (8003af0 <pvPortMalloc+0x208>)
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8003954:	e008      	b.n	8003968 <pvPortMalloc+0x80>
			{
				pxPreviousBlock = pxBlock;
 8003956:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800395a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
				pxBlock = pxBlock->pxNextFreeBlock;
 800395e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8003968:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800396c:	685b      	ldr	r3, [r3, #4]
 800396e:	687a      	ldr	r2, [r7, #4]
 8003970:	429a      	cmp	r2, r3
 8003972:	d904      	bls.n	800397e <pvPortMalloc+0x96>
 8003974:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	2b00      	cmp	r3, #0
 800397c:	d1eb      	bne.n	8003956 <pvPortMalloc+0x6e>
			}

			/* If we found the end marker then a block of adequate size was not found. */
			if( pxBlock != &xEnd )
 800397e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003982:	4a5c      	ldr	r2, [pc, #368]	; (8003af4 <pvPortMalloc+0x20c>)
 8003984:	4293      	cmp	r3, r2
 8003986:	f000 808d 	beq.w	8003aa4 <pvPortMalloc+0x1bc>
			{
				/* Return the memory space - jumping over the BlockLink_t structure
				at its start. */
				pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + heapSTRUCT_SIZE );
 800398a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	2208      	movs	r2, #8
 8003992:	4413      	add	r3, r2
 8003994:	67fb      	str	r3, [r7, #124]	; 0x7c

				/* This block is being returned for use so must be taken out of the
				list of free blocks. */
				pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8003996:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800399a:	681a      	ldr	r2, [r3, #0]
 800399c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80039a0:	601a      	str	r2, [r3, #0]

				/* If the block is larger than required it can be split into two. */
				if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80039a2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80039a6:	685a      	ldr	r2, [r3, #4]
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	1ad3      	subs	r3, r2, r3
 80039ac:	2208      	movs	r2, #8
 80039ae:	0052      	lsls	r2, r2, #1
 80039b0:	4293      	cmp	r3, r2
 80039b2:	d96f      	bls.n	8003a94 <pvPortMalloc+0x1ac>
				{
					/* This block is to be split into two.  Create a new block
					following the number of bytes requested. The void cast is
					used to prevent byte alignment warnings from the compiler. */
					pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80039b4:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	4413      	add	r3, r2
 80039bc:	667b      	str	r3, [r7, #100]	; 0x64

					/* Calculate the sizes of two blocks split from the single
					block. */
					pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80039be:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80039c2:	685a      	ldr	r2, [r3, #4]
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	1ad2      	subs	r2, r2, r3
 80039c8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80039ca:	605a      	str	r2, [r3, #4]
					pxBlock->xBlockSize = xWantedSize;
 80039cc:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80039d0:	687a      	ldr	r2, [r7, #4]
 80039d2:	605a      	str	r2, [r3, #4]

					/* Insert the new block into the list of free blocks. */
					prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
 80039d4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80039d6:	66fb      	str	r3, [r7, #108]	; 0x6c
 80039d8:	4b45      	ldr	r3, [pc, #276]	; (8003af0 <pvPortMalloc+0x208>)
 80039da:	677b      	str	r3, [r7, #116]	; 0x74
 80039dc:	4b44      	ldr	r3, [pc, #272]	; (8003af0 <pvPortMalloc+0x208>)
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	673b      	str	r3, [r7, #112]	; 0x70
 80039e2:	e03d      	b.n	8003a60 <pvPortMalloc+0x178>
 80039e4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80039e6:	685b      	ldr	r3, [r3, #4]
 80039e8:	f023 0307 	bic.w	r3, r3, #7
 80039ec:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80039ee:	4413      	add	r3, r2
 80039f0:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 80039f2:	429a      	cmp	r2, r3
 80039f4:	d111      	bne.n	8003a1a <pvPortMalloc+0x132>
 80039f6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80039f8:	685a      	ldr	r2, [r3, #4]
 80039fa:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80039fc:	685b      	ldr	r3, [r3, #4]
 80039fe:	441a      	add	r2, r3
 8003a00:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003a02:	605a      	str	r2, [r3, #4]
 8003a04:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003a06:	681a      	ldr	r2, [r3, #0]
 8003a08:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003a0a:	601a      	str	r2, [r3, #0]
 8003a0c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003a0e:	2200      	movs	r2, #0
 8003a10:	601a      	str	r2, [r3, #0]
 8003a12:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	673b      	str	r3, [r7, #112]	; 0x70
 8003a18:	e022      	b.n	8003a60 <pvPortMalloc+0x178>
 8003a1a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003a1c:	685b      	ldr	r3, [r3, #4]
 8003a1e:	f023 0307 	bic.w	r3, r3, #7
 8003a22:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8003a24:	4413      	add	r3, r2
 8003a26:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8003a28:	429a      	cmp	r2, r3
 8003a2a:	d113      	bne.n	8003a54 <pvPortMalloc+0x16c>
 8003a2c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003a2e:	685a      	ldr	r2, [r3, #4]
 8003a30:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003a32:	685b      	ldr	r3, [r3, #4]
 8003a34:	441a      	add	r2, r3
 8003a36:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003a38:	605a      	str	r2, [r3, #4]
 8003a3a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003a3c:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003a3e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003a40:	681a      	ldr	r2, [r3, #0]
 8003a42:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003a44:	601a      	str	r2, [r3, #0]
 8003a46:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003a48:	2200      	movs	r2, #0
 8003a4a:	601a      	str	r2, [r3, #0]
 8003a4c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	673b      	str	r3, [r7, #112]	; 0x70
 8003a52:	e005      	b.n	8003a60 <pvPortMalloc+0x178>
 8003a54:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	673b      	str	r3, [r7, #112]	; 0x70
 8003a5a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	677b      	str	r3, [r7, #116]	; 0x74
 8003a60:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003a62:	4a24      	ldr	r2, [pc, #144]	; (8003af4 <pvPortMalloc+0x20c>)
 8003a64:	4293      	cmp	r3, r2
 8003a66:	d1bd      	bne.n	80039e4 <pvPortMalloc+0xfc>
 8003a68:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003a6a:	685b      	ldr	r3, [r3, #4]
 8003a6c:	663b      	str	r3, [r7, #96]	; 0x60
 8003a6e:	4b20      	ldr	r3, [pc, #128]	; (8003af0 <pvPortMalloc+0x208>)
 8003a70:	67bb      	str	r3, [r7, #120]	; 0x78
 8003a72:	e002      	b.n	8003a7a <pvPortMalloc+0x192>
 8003a74:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	67bb      	str	r3, [r7, #120]	; 0x78
 8003a7a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	685b      	ldr	r3, [r3, #4]
 8003a80:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003a82:	429a      	cmp	r2, r3
 8003a84:	d8f6      	bhi.n	8003a74 <pvPortMalloc+0x18c>
 8003a86:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003a88:	681a      	ldr	r2, [r3, #0]
 8003a8a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003a8c:	601a      	str	r2, [r3, #0]
 8003a8e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003a90:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8003a92:	601a      	str	r2, [r3, #0]
				}

				xFreeBytesRemaining -= pxBlock->xBlockSize;
 8003a94:	4b18      	ldr	r3, [pc, #96]	; (8003af8 <pvPortMalloc+0x210>)
 8003a96:	681a      	ldr	r2, [r3, #0]
 8003a98:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003a9c:	685b      	ldr	r3, [r3, #4]
 8003a9e:	1ad3      	subs	r3, r2, r3
 8003aa0:	4a15      	ldr	r2, [pc, #84]	; (8003af8 <pvPortMalloc+0x210>)
 8003aa2:	6013      	str	r3, [r2, #0]
			}
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8003aa4:	f7ff fa34 	bl	8002f10 <xTaskResumeAll>
			vApplicationMallocFailedHook();
		}
	}
	#endif

    BlockSize = xWantedSize;
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	65fb      	str	r3, [r7, #92]	; 0x5c
    sprintf(data, "pvReturn: %p | heapSTRUCT_SIZE: %0d | WantedSize: %3d | BlockSize: %3d\n\r", pvReturn, heapSTRUCT_SIZE, WantedSize, BlockSize);
 8003aac:	2308      	movs	r3, #8
 8003aae:	461a      	mov	r2, r3
 8003ab0:	f107 000c 	add.w	r0, r7, #12
 8003ab4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003ab6:	9301      	str	r3, [sp, #4]
 8003ab8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003aba:	9300      	str	r3, [sp, #0]
 8003abc:	4613      	mov	r3, r2
 8003abe:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8003ac0:	490e      	ldr	r1, [pc, #56]	; (8003afc <pvPortMalloc+0x214>)
 8003ac2:	f000 f989 	bl	8003dd8 <siprintf>
	HAL_UART_Transmit(&huart2, (uint8_t *)data, strlen(data), 0xffff);
 8003ac6:	f107 030c 	add.w	r3, r7, #12
 8003aca:	4618      	mov	r0, r3
 8003acc:	f7fc fb80 	bl	80001d0 <strlen>
 8003ad0:	4603      	mov	r3, r0
 8003ad2:	b29a      	uxth	r2, r3
 8003ad4:	f107 010c 	add.w	r1, r7, #12
 8003ad8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003adc:	4808      	ldr	r0, [pc, #32]	; (8003b00 <pvPortMalloc+0x218>)
 8003ade:	f7fe fb6c 	bl	80021ba <HAL_UART_Transmit>

	return pvReturn;
 8003ae2:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
}
 8003ae4:	4618      	mov	r0, r3
 8003ae6:	3788      	adds	r7, #136	; 0x88
 8003ae8:	46bd      	mov	sp, r7
 8003aea:	bd80      	pop	{r7, pc}
 8003aec:	20001644 	.word	0x20001644
 8003af0:	20001634 	.word	0x20001634
 8003af4:	2000163c 	.word	0x2000163c
 8003af8:	20000010 	.word	0x20000010
 8003afc:	08004700 	.word	0x08004700
 8003b00:	20000094 	.word	0x20000094

08003b04 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8003b04:	b580      	push	{r7, lr}
 8003b06:	b08a      	sub	sp, #40	; 0x28
 8003b08:	af00      	add	r7, sp, #0
 8003b0a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d071      	beq.n	8003bfa <vPortFree+0xf6>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= heapSTRUCT_SIZE;
 8003b16:	2308      	movs	r3, #8
 8003b18:	425b      	negs	r3, r3
 8003b1a:	697a      	ldr	r2, [r7, #20]
 8003b1c:	4413      	add	r3, r2
 8003b1e:	617b      	str	r3, [r7, #20]

		/* This unexpected casting is to keep some compilers from issuing
		byte alignment warnings. */
		pxLink = ( void * ) puc;
 8003b20:	697b      	ldr	r3, [r7, #20]
 8003b22:	613b      	str	r3, [r7, #16]

		vTaskSuspendAll();
 8003b24:	f7ff f9e6 	bl	8002ef4 <vTaskSuspendAll>
		{
			/* Add this block to the list of free blocks. */
			prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8003b28:	693b      	ldr	r3, [r7, #16]
 8003b2a:	61bb      	str	r3, [r7, #24]
 8003b2c:	4b35      	ldr	r3, [pc, #212]	; (8003c04 <vPortFree+0x100>)
 8003b2e:	623b      	str	r3, [r7, #32]
 8003b30:	4b34      	ldr	r3, [pc, #208]	; (8003c04 <vPortFree+0x100>)
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	61fb      	str	r3, [r7, #28]
 8003b36:	e03d      	b.n	8003bb4 <vPortFree+0xb0>
 8003b38:	69bb      	ldr	r3, [r7, #24]
 8003b3a:	685b      	ldr	r3, [r3, #4]
 8003b3c:	f023 0307 	bic.w	r3, r3, #7
 8003b40:	69ba      	ldr	r2, [r7, #24]
 8003b42:	4413      	add	r3, r2
 8003b44:	69fa      	ldr	r2, [r7, #28]
 8003b46:	429a      	cmp	r2, r3
 8003b48:	d111      	bne.n	8003b6e <vPortFree+0x6a>
 8003b4a:	69bb      	ldr	r3, [r7, #24]
 8003b4c:	685a      	ldr	r2, [r3, #4]
 8003b4e:	69fb      	ldr	r3, [r7, #28]
 8003b50:	685b      	ldr	r3, [r3, #4]
 8003b52:	441a      	add	r2, r3
 8003b54:	69bb      	ldr	r3, [r7, #24]
 8003b56:	605a      	str	r2, [r3, #4]
 8003b58:	69fb      	ldr	r3, [r7, #28]
 8003b5a:	681a      	ldr	r2, [r3, #0]
 8003b5c:	6a3b      	ldr	r3, [r7, #32]
 8003b5e:	601a      	str	r2, [r3, #0]
 8003b60:	69fb      	ldr	r3, [r7, #28]
 8003b62:	2200      	movs	r2, #0
 8003b64:	601a      	str	r2, [r3, #0]
 8003b66:	6a3b      	ldr	r3, [r7, #32]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	61fb      	str	r3, [r7, #28]
 8003b6c:	e022      	b.n	8003bb4 <vPortFree+0xb0>
 8003b6e:	69fb      	ldr	r3, [r7, #28]
 8003b70:	685b      	ldr	r3, [r3, #4]
 8003b72:	f023 0307 	bic.w	r3, r3, #7
 8003b76:	69fa      	ldr	r2, [r7, #28]
 8003b78:	4413      	add	r3, r2
 8003b7a:	69ba      	ldr	r2, [r7, #24]
 8003b7c:	429a      	cmp	r2, r3
 8003b7e:	d113      	bne.n	8003ba8 <vPortFree+0xa4>
 8003b80:	69fb      	ldr	r3, [r7, #28]
 8003b82:	685a      	ldr	r2, [r3, #4]
 8003b84:	69bb      	ldr	r3, [r7, #24]
 8003b86:	685b      	ldr	r3, [r3, #4]
 8003b88:	441a      	add	r2, r3
 8003b8a:	69fb      	ldr	r3, [r7, #28]
 8003b8c:	605a      	str	r2, [r3, #4]
 8003b8e:	69fb      	ldr	r3, [r7, #28]
 8003b90:	61bb      	str	r3, [r7, #24]
 8003b92:	69fb      	ldr	r3, [r7, #28]
 8003b94:	681a      	ldr	r2, [r3, #0]
 8003b96:	6a3b      	ldr	r3, [r7, #32]
 8003b98:	601a      	str	r2, [r3, #0]
 8003b9a:	69fb      	ldr	r3, [r7, #28]
 8003b9c:	2200      	movs	r2, #0
 8003b9e:	601a      	str	r2, [r3, #0]
 8003ba0:	6a3b      	ldr	r3, [r7, #32]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	61fb      	str	r3, [r7, #28]
 8003ba6:	e005      	b.n	8003bb4 <vPortFree+0xb0>
 8003ba8:	69fb      	ldr	r3, [r7, #28]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	61fb      	str	r3, [r7, #28]
 8003bae:	6a3b      	ldr	r3, [r7, #32]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	623b      	str	r3, [r7, #32]
 8003bb4:	69fb      	ldr	r3, [r7, #28]
 8003bb6:	4a14      	ldr	r2, [pc, #80]	; (8003c08 <vPortFree+0x104>)
 8003bb8:	4293      	cmp	r3, r2
 8003bba:	d1bd      	bne.n	8003b38 <vPortFree+0x34>
 8003bbc:	69bb      	ldr	r3, [r7, #24]
 8003bbe:	685b      	ldr	r3, [r3, #4]
 8003bc0:	60fb      	str	r3, [r7, #12]
 8003bc2:	4b10      	ldr	r3, [pc, #64]	; (8003c04 <vPortFree+0x100>)
 8003bc4:	627b      	str	r3, [r7, #36]	; 0x24
 8003bc6:	e002      	b.n	8003bce <vPortFree+0xca>
 8003bc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	627b      	str	r3, [r7, #36]	; 0x24
 8003bce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	685b      	ldr	r3, [r3, #4]
 8003bd4:	68fa      	ldr	r2, [r7, #12]
 8003bd6:	429a      	cmp	r2, r3
 8003bd8:	d8f6      	bhi.n	8003bc8 <vPortFree+0xc4>
 8003bda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bdc:	681a      	ldr	r2, [r3, #0]
 8003bde:	69bb      	ldr	r3, [r7, #24]
 8003be0:	601a      	str	r2, [r3, #0]
 8003be2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003be4:	69ba      	ldr	r2, [r7, #24]
 8003be6:	601a      	str	r2, [r3, #0]
			xFreeBytesRemaining += pxLink->xBlockSize;
 8003be8:	693b      	ldr	r3, [r7, #16]
 8003bea:	685a      	ldr	r2, [r3, #4]
 8003bec:	4b07      	ldr	r3, [pc, #28]	; (8003c0c <vPortFree+0x108>)
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	4413      	add	r3, r2
 8003bf2:	4a06      	ldr	r2, [pc, #24]	; (8003c0c <vPortFree+0x108>)
 8003bf4:	6013      	str	r3, [r2, #0]
			traceFREE( pv, pxLink->xBlockSize );
		}
		( void ) xTaskResumeAll();
 8003bf6:	f7ff f98b 	bl	8002f10 <xTaskResumeAll>
	}
}
 8003bfa:	bf00      	nop
 8003bfc:	3728      	adds	r7, #40	; 0x28
 8003bfe:	46bd      	mov	sp, r7
 8003c00:	bd80      	pop	{r7, pc}
 8003c02:	bf00      	nop
 8003c04:	20001634 	.word	0x20001634
 8003c08:	2000163c 	.word	0x2000163c
 8003c0c:	20000010 	.word	0x20000010

08003c10 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8003c10:	b480      	push	{r7}
 8003c12:	b083      	sub	sp, #12
 8003c14:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;

	/* Ensure the heap starts on a correctly aligned boundary. */
	pucAlignedHeap = ( uint8_t * ) ( ( ( portPOINTER_SIZE_TYPE ) &ucHeap[ portBYTE_ALIGNMENT ] ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
 8003c16:	4b10      	ldr	r3, [pc, #64]	; (8003c58 <prvHeapInit+0x48>)
 8003c18:	f023 0307 	bic.w	r3, r3, #7
 8003c1c:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8003c1e:	4a0f      	ldr	r2, [pc, #60]	; (8003c5c <prvHeapInit+0x4c>)
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8003c24:	4b0d      	ldr	r3, [pc, #52]	; (8003c5c <prvHeapInit+0x4c>)
 8003c26:	2200      	movs	r2, #0
 8003c28:	605a      	str	r2, [r3, #4]

	/* xEnd is used to mark the end of the list of free blocks. */
	xEnd.xBlockSize = configADJUSTED_HEAP_SIZE;
 8003c2a:	4b0d      	ldr	r3, [pc, #52]	; (8003c60 <prvHeapInit+0x50>)
 8003c2c:	f241 32f8 	movw	r2, #5112	; 0x13f8
 8003c30:	605a      	str	r2, [r3, #4]
	xEnd.pxNextFreeBlock = NULL;
 8003c32:	4b0b      	ldr	r3, [pc, #44]	; (8003c60 <prvHeapInit+0x50>)
 8003c34:	2200      	movs	r2, #0
 8003c36:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = configADJUSTED_HEAP_SIZE;
 8003c3c:	683b      	ldr	r3, [r7, #0]
 8003c3e:	f241 32f8 	movw	r2, #5112	; 0x13f8
 8003c42:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = &xEnd;
 8003c44:	683b      	ldr	r3, [r7, #0]
 8003c46:	4a06      	ldr	r2, [pc, #24]	; (8003c60 <prvHeapInit+0x50>)
 8003c48:	601a      	str	r2, [r3, #0]
}
 8003c4a:	bf00      	nop
 8003c4c:	370c      	adds	r7, #12
 8003c4e:	46bd      	mov	sp, r7
 8003c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c54:	4770      	bx	lr
 8003c56:	bf00      	nop
 8003c58:	2000023c 	.word	0x2000023c
 8003c5c:	20001634 	.word	0x20001634
 8003c60:	2000163c 	.word	0x2000163c

08003c64 <vPrintFreeList>:




void vPrintFreeList(void)
{
 8003c64:	b5b0      	push	{r4, r5, r7, lr}
 8003c66:	b092      	sub	sp, #72	; 0x48
 8003c68:	af02      	add	r7, sp, #8
     * Reference format
     * > sprintf(data, "StartAddress heapSTRUCT_SIZE xBlockSize EndAddress\n\r");
     * > sprintf(data, "%p         %d           %4d         %p\n\r", ...);
     * > sprintf(data, "configADJUSTED_HEAP_SIZE: %0d xFreeBytesRemaining: %0d\n\r", ...);
     */
	char MonitorLabel[60] = "StartAddress heapSTRUCT_SIZE xBlockSize EndAddress\n\r";
 8003c6a:	4b35      	ldr	r3, [pc, #212]	; (8003d40 <vPrintFreeList+0xdc>)
 8003c6c:	463c      	mov	r4, r7
 8003c6e:	461d      	mov	r5, r3
 8003c70:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003c72:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003c74:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003c76:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003c78:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003c7a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003c7c:	e895 0003 	ldmia.w	r5, {r0, r1}
 8003c80:	6020      	str	r0, [r4, #0]
 8003c82:	3404      	adds	r4, #4
 8003c84:	7021      	strb	r1, [r4, #0]
 8003c86:	f107 0335 	add.w	r3, r7, #53	; 0x35
 8003c8a:	2200      	movs	r2, #0
 8003c8c:	601a      	str	r2, [r3, #0]
 8003c8e:	f8c3 2003 	str.w	r2, [r3, #3]
	HAL_UART_Transmit(&huart2, (uint8_t*)MonitorLabel, strlen(MonitorLabel), 0xffff);
 8003c92:	463b      	mov	r3, r7
 8003c94:	4618      	mov	r0, r3
 8003c96:	f7fc fa9b 	bl	80001d0 <strlen>
 8003c9a:	4603      	mov	r3, r0
 8003c9c:	b29a      	uxth	r2, r3
 8003c9e:	4639      	mov	r1, r7
 8003ca0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003ca4:	4827      	ldr	r0, [pc, #156]	; (8003d44 <vPrintFreeList+0xe0>)
 8003ca6:	f7fe fa88 	bl	80021ba <HAL_UART_Transmit>

	BlockLink_t *temp = xStart.pxNextFreeBlock;
 8003caa:	4b27      	ldr	r3, [pc, #156]	; (8003d48 <vPrintFreeList+0xe4>)
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	63fb      	str	r3, [r7, #60]	; 0x3c

	while(temp != NULL && temp->pxNextFreeBlock != NULL){
 8003cb0:	e020      	b.n	8003cf4 <vPrintFreeList+0x90>

		//將temp存入startAddress，temp+xBlocksize後就是endAddress
		sprintf(MonitorLabel,"%p         %d           %4d         %p\n\r", temp, heapSTRUCT_SIZE, temp->xBlockSize, temp + (temp->xBlockSize) / sizeof(BlockLink_t));
 8003cb2:	2308      	movs	r3, #8
 8003cb4:	461c      	mov	r4, r3
 8003cb6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003cb8:	685b      	ldr	r3, [r3, #4]
 8003cba:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003cbc:	6852      	ldr	r2, [r2, #4]
 8003cbe:	f022 0207 	bic.w	r2, r2, #7
 8003cc2:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8003cc4:	440a      	add	r2, r1
 8003cc6:	4638      	mov	r0, r7
 8003cc8:	9201      	str	r2, [sp, #4]
 8003cca:	9300      	str	r3, [sp, #0]
 8003ccc:	4623      	mov	r3, r4
 8003cce:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003cd0:	491e      	ldr	r1, [pc, #120]	; (8003d4c <vPrintFreeList+0xe8>)
 8003cd2:	f000 f881 	bl	8003dd8 <siprintf>

		HAL_UART_Transmit(&huart2,(uint8_t *)MonitorLabel, strlen(MonitorLabel),0xffff);
 8003cd6:	463b      	mov	r3, r7
 8003cd8:	4618      	mov	r0, r3
 8003cda:	f7fc fa79 	bl	80001d0 <strlen>
 8003cde:	4603      	mov	r3, r0
 8003ce0:	b29a      	uxth	r2, r3
 8003ce2:	4639      	mov	r1, r7
 8003ce4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003ce8:	4816      	ldr	r0, [pc, #88]	; (8003d44 <vPrintFreeList+0xe0>)
 8003cea:	f7fe fa66 	bl	80021ba <HAL_UART_Transmit>
		temp = temp->pxNextFreeBlock;
 8003cee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	63fb      	str	r3, [r7, #60]	; 0x3c
	while(temp != NULL && temp->pxNextFreeBlock != NULL){
 8003cf4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d003      	beq.n	8003d02 <vPrintFreeList+0x9e>
 8003cfa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d1d7      	bne.n	8003cb2 <vPrintFreeList+0x4e>

	}
	memset(MonitorLabel,'\0',sizeof(MonitorLabel));
 8003d02:	463b      	mov	r3, r7
 8003d04:	223c      	movs	r2, #60	; 0x3c
 8003d06:	2100      	movs	r1, #0
 8003d08:	4618      	mov	r0, r3
 8003d0a:	f000 f85d 	bl	8003dc8 <memset>
	sprintf(MonitorLabel," configADJUSTED_HEAP_SIZE:%0d   xFreeBytesRemaining:%d \n\r",configADJUSTED_HEAP_SIZE, xFreeBytesRemaining );
 8003d0e:	4b10      	ldr	r3, [pc, #64]	; (8003d50 <vPrintFreeList+0xec>)
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	4638      	mov	r0, r7
 8003d14:	f241 32f8 	movw	r2, #5112	; 0x13f8
 8003d18:	490e      	ldr	r1, [pc, #56]	; (8003d54 <vPrintFreeList+0xf0>)
 8003d1a:	f000 f85d 	bl	8003dd8 <siprintf>
	HAL_UART_Transmit(&huart2,(uint8_t *)MonitorLabel,strlen(MonitorLabel),0xffff);
 8003d1e:	463b      	mov	r3, r7
 8003d20:	4618      	mov	r0, r3
 8003d22:	f7fc fa55 	bl	80001d0 <strlen>
 8003d26:	4603      	mov	r3, r0
 8003d28:	b29a      	uxth	r2, r3
 8003d2a:	4639      	mov	r1, r7
 8003d2c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003d30:	4804      	ldr	r0, [pc, #16]	; (8003d44 <vPrintFreeList+0xe0>)
 8003d32:	f7fe fa42 	bl	80021ba <HAL_UART_Transmit>
}
 8003d36:	bf00      	nop
 8003d38:	3740      	adds	r7, #64	; 0x40
 8003d3a:	46bd      	mov	sp, r7
 8003d3c:	bdb0      	pop	{r4, r5, r7, pc}
 8003d3e:	bf00      	nop
 8003d40:	080047b4 	.word	0x080047b4
 8003d44:	20000094 	.word	0x20000094
 8003d48:	20001634 	.word	0x20001634
 8003d4c:	0800474c 	.word	0x0800474c
 8003d50:	20000010 	.word	0x20000010
 8003d54:	08004778 	.word	0x08004778

08003d58 <__errno>:
 8003d58:	4b01      	ldr	r3, [pc, #4]	; (8003d60 <__errno+0x8>)
 8003d5a:	6818      	ldr	r0, [r3, #0]
 8003d5c:	4770      	bx	lr
 8003d5e:	bf00      	nop
 8003d60:	20000014 	.word	0x20000014

08003d64 <__libc_init_array>:
 8003d64:	b570      	push	{r4, r5, r6, lr}
 8003d66:	4d0d      	ldr	r5, [pc, #52]	; (8003d9c <__libc_init_array+0x38>)
 8003d68:	4c0d      	ldr	r4, [pc, #52]	; (8003da0 <__libc_init_array+0x3c>)
 8003d6a:	1b64      	subs	r4, r4, r5
 8003d6c:	10a4      	asrs	r4, r4, #2
 8003d6e:	2600      	movs	r6, #0
 8003d70:	42a6      	cmp	r6, r4
 8003d72:	d109      	bne.n	8003d88 <__libc_init_array+0x24>
 8003d74:	4d0b      	ldr	r5, [pc, #44]	; (8003da4 <__libc_init_array+0x40>)
 8003d76:	4c0c      	ldr	r4, [pc, #48]	; (8003da8 <__libc_init_array+0x44>)
 8003d78:	f000 fc96 	bl	80046a8 <_init>
 8003d7c:	1b64      	subs	r4, r4, r5
 8003d7e:	10a4      	asrs	r4, r4, #2
 8003d80:	2600      	movs	r6, #0
 8003d82:	42a6      	cmp	r6, r4
 8003d84:	d105      	bne.n	8003d92 <__libc_init_array+0x2e>
 8003d86:	bd70      	pop	{r4, r5, r6, pc}
 8003d88:	f855 3b04 	ldr.w	r3, [r5], #4
 8003d8c:	4798      	blx	r3
 8003d8e:	3601      	adds	r6, #1
 8003d90:	e7ee      	b.n	8003d70 <__libc_init_array+0xc>
 8003d92:	f855 3b04 	ldr.w	r3, [r5], #4
 8003d96:	4798      	blx	r3
 8003d98:	3601      	adds	r6, #1
 8003d9a:	e7f2      	b.n	8003d82 <__libc_init_array+0x1e>
 8003d9c:	08004844 	.word	0x08004844
 8003da0:	08004844 	.word	0x08004844
 8003da4:	08004844 	.word	0x08004844
 8003da8:	08004848 	.word	0x08004848

08003dac <memcpy>:
 8003dac:	440a      	add	r2, r1
 8003dae:	4291      	cmp	r1, r2
 8003db0:	f100 33ff 	add.w	r3, r0, #4294967295
 8003db4:	d100      	bne.n	8003db8 <memcpy+0xc>
 8003db6:	4770      	bx	lr
 8003db8:	b510      	push	{r4, lr}
 8003dba:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003dbe:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003dc2:	4291      	cmp	r1, r2
 8003dc4:	d1f9      	bne.n	8003dba <memcpy+0xe>
 8003dc6:	bd10      	pop	{r4, pc}

08003dc8 <memset>:
 8003dc8:	4402      	add	r2, r0
 8003dca:	4603      	mov	r3, r0
 8003dcc:	4293      	cmp	r3, r2
 8003dce:	d100      	bne.n	8003dd2 <memset+0xa>
 8003dd0:	4770      	bx	lr
 8003dd2:	f803 1b01 	strb.w	r1, [r3], #1
 8003dd6:	e7f9      	b.n	8003dcc <memset+0x4>

08003dd8 <siprintf>:
 8003dd8:	b40e      	push	{r1, r2, r3}
 8003dda:	b500      	push	{lr}
 8003ddc:	b09c      	sub	sp, #112	; 0x70
 8003dde:	ab1d      	add	r3, sp, #116	; 0x74
 8003de0:	9002      	str	r0, [sp, #8]
 8003de2:	9006      	str	r0, [sp, #24]
 8003de4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8003de8:	4809      	ldr	r0, [pc, #36]	; (8003e10 <siprintf+0x38>)
 8003dea:	9107      	str	r1, [sp, #28]
 8003dec:	9104      	str	r1, [sp, #16]
 8003dee:	4909      	ldr	r1, [pc, #36]	; (8003e14 <siprintf+0x3c>)
 8003df0:	f853 2b04 	ldr.w	r2, [r3], #4
 8003df4:	9105      	str	r1, [sp, #20]
 8003df6:	6800      	ldr	r0, [r0, #0]
 8003df8:	9301      	str	r3, [sp, #4]
 8003dfa:	a902      	add	r1, sp, #8
 8003dfc:	f000 f870 	bl	8003ee0 <_svfiprintf_r>
 8003e00:	9b02      	ldr	r3, [sp, #8]
 8003e02:	2200      	movs	r2, #0
 8003e04:	701a      	strb	r2, [r3, #0]
 8003e06:	b01c      	add	sp, #112	; 0x70
 8003e08:	f85d eb04 	ldr.w	lr, [sp], #4
 8003e0c:	b003      	add	sp, #12
 8003e0e:	4770      	bx	lr
 8003e10:	20000014 	.word	0x20000014
 8003e14:	ffff0208 	.word	0xffff0208

08003e18 <strcpy>:
 8003e18:	4603      	mov	r3, r0
 8003e1a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003e1e:	f803 2b01 	strb.w	r2, [r3], #1
 8003e22:	2a00      	cmp	r2, #0
 8003e24:	d1f9      	bne.n	8003e1a <strcpy+0x2>
 8003e26:	4770      	bx	lr

08003e28 <__ssputs_r>:
 8003e28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003e2c:	688e      	ldr	r6, [r1, #8]
 8003e2e:	429e      	cmp	r6, r3
 8003e30:	4682      	mov	sl, r0
 8003e32:	460c      	mov	r4, r1
 8003e34:	4690      	mov	r8, r2
 8003e36:	461f      	mov	r7, r3
 8003e38:	d838      	bhi.n	8003eac <__ssputs_r+0x84>
 8003e3a:	898a      	ldrh	r2, [r1, #12]
 8003e3c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8003e40:	d032      	beq.n	8003ea8 <__ssputs_r+0x80>
 8003e42:	6825      	ldr	r5, [r4, #0]
 8003e44:	6909      	ldr	r1, [r1, #16]
 8003e46:	eba5 0901 	sub.w	r9, r5, r1
 8003e4a:	6965      	ldr	r5, [r4, #20]
 8003e4c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003e50:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003e54:	3301      	adds	r3, #1
 8003e56:	444b      	add	r3, r9
 8003e58:	106d      	asrs	r5, r5, #1
 8003e5a:	429d      	cmp	r5, r3
 8003e5c:	bf38      	it	cc
 8003e5e:	461d      	movcc	r5, r3
 8003e60:	0553      	lsls	r3, r2, #21
 8003e62:	d531      	bpl.n	8003ec8 <__ssputs_r+0xa0>
 8003e64:	4629      	mov	r1, r5
 8003e66:	f000 fb55 	bl	8004514 <_malloc_r>
 8003e6a:	4606      	mov	r6, r0
 8003e6c:	b950      	cbnz	r0, 8003e84 <__ssputs_r+0x5c>
 8003e6e:	230c      	movs	r3, #12
 8003e70:	f8ca 3000 	str.w	r3, [sl]
 8003e74:	89a3      	ldrh	r3, [r4, #12]
 8003e76:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003e7a:	81a3      	strh	r3, [r4, #12]
 8003e7c:	f04f 30ff 	mov.w	r0, #4294967295
 8003e80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003e84:	6921      	ldr	r1, [r4, #16]
 8003e86:	464a      	mov	r2, r9
 8003e88:	f7ff ff90 	bl	8003dac <memcpy>
 8003e8c:	89a3      	ldrh	r3, [r4, #12]
 8003e8e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8003e92:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003e96:	81a3      	strh	r3, [r4, #12]
 8003e98:	6126      	str	r6, [r4, #16]
 8003e9a:	6165      	str	r5, [r4, #20]
 8003e9c:	444e      	add	r6, r9
 8003e9e:	eba5 0509 	sub.w	r5, r5, r9
 8003ea2:	6026      	str	r6, [r4, #0]
 8003ea4:	60a5      	str	r5, [r4, #8]
 8003ea6:	463e      	mov	r6, r7
 8003ea8:	42be      	cmp	r6, r7
 8003eaa:	d900      	bls.n	8003eae <__ssputs_r+0x86>
 8003eac:	463e      	mov	r6, r7
 8003eae:	6820      	ldr	r0, [r4, #0]
 8003eb0:	4632      	mov	r2, r6
 8003eb2:	4641      	mov	r1, r8
 8003eb4:	f000 faa8 	bl	8004408 <memmove>
 8003eb8:	68a3      	ldr	r3, [r4, #8]
 8003eba:	1b9b      	subs	r3, r3, r6
 8003ebc:	60a3      	str	r3, [r4, #8]
 8003ebe:	6823      	ldr	r3, [r4, #0]
 8003ec0:	4433      	add	r3, r6
 8003ec2:	6023      	str	r3, [r4, #0]
 8003ec4:	2000      	movs	r0, #0
 8003ec6:	e7db      	b.n	8003e80 <__ssputs_r+0x58>
 8003ec8:	462a      	mov	r2, r5
 8003eca:	f000 fb97 	bl	80045fc <_realloc_r>
 8003ece:	4606      	mov	r6, r0
 8003ed0:	2800      	cmp	r0, #0
 8003ed2:	d1e1      	bne.n	8003e98 <__ssputs_r+0x70>
 8003ed4:	6921      	ldr	r1, [r4, #16]
 8003ed6:	4650      	mov	r0, sl
 8003ed8:	f000 fab0 	bl	800443c <_free_r>
 8003edc:	e7c7      	b.n	8003e6e <__ssputs_r+0x46>
	...

08003ee0 <_svfiprintf_r>:
 8003ee0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003ee4:	4698      	mov	r8, r3
 8003ee6:	898b      	ldrh	r3, [r1, #12]
 8003ee8:	061b      	lsls	r3, r3, #24
 8003eea:	b09d      	sub	sp, #116	; 0x74
 8003eec:	4607      	mov	r7, r0
 8003eee:	460d      	mov	r5, r1
 8003ef0:	4614      	mov	r4, r2
 8003ef2:	d50e      	bpl.n	8003f12 <_svfiprintf_r+0x32>
 8003ef4:	690b      	ldr	r3, [r1, #16]
 8003ef6:	b963      	cbnz	r3, 8003f12 <_svfiprintf_r+0x32>
 8003ef8:	2140      	movs	r1, #64	; 0x40
 8003efa:	f000 fb0b 	bl	8004514 <_malloc_r>
 8003efe:	6028      	str	r0, [r5, #0]
 8003f00:	6128      	str	r0, [r5, #16]
 8003f02:	b920      	cbnz	r0, 8003f0e <_svfiprintf_r+0x2e>
 8003f04:	230c      	movs	r3, #12
 8003f06:	603b      	str	r3, [r7, #0]
 8003f08:	f04f 30ff 	mov.w	r0, #4294967295
 8003f0c:	e0d1      	b.n	80040b2 <_svfiprintf_r+0x1d2>
 8003f0e:	2340      	movs	r3, #64	; 0x40
 8003f10:	616b      	str	r3, [r5, #20]
 8003f12:	2300      	movs	r3, #0
 8003f14:	9309      	str	r3, [sp, #36]	; 0x24
 8003f16:	2320      	movs	r3, #32
 8003f18:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003f1c:	f8cd 800c 	str.w	r8, [sp, #12]
 8003f20:	2330      	movs	r3, #48	; 0x30
 8003f22:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80040cc <_svfiprintf_r+0x1ec>
 8003f26:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003f2a:	f04f 0901 	mov.w	r9, #1
 8003f2e:	4623      	mov	r3, r4
 8003f30:	469a      	mov	sl, r3
 8003f32:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003f36:	b10a      	cbz	r2, 8003f3c <_svfiprintf_r+0x5c>
 8003f38:	2a25      	cmp	r2, #37	; 0x25
 8003f3a:	d1f9      	bne.n	8003f30 <_svfiprintf_r+0x50>
 8003f3c:	ebba 0b04 	subs.w	fp, sl, r4
 8003f40:	d00b      	beq.n	8003f5a <_svfiprintf_r+0x7a>
 8003f42:	465b      	mov	r3, fp
 8003f44:	4622      	mov	r2, r4
 8003f46:	4629      	mov	r1, r5
 8003f48:	4638      	mov	r0, r7
 8003f4a:	f7ff ff6d 	bl	8003e28 <__ssputs_r>
 8003f4e:	3001      	adds	r0, #1
 8003f50:	f000 80aa 	beq.w	80040a8 <_svfiprintf_r+0x1c8>
 8003f54:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003f56:	445a      	add	r2, fp
 8003f58:	9209      	str	r2, [sp, #36]	; 0x24
 8003f5a:	f89a 3000 	ldrb.w	r3, [sl]
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	f000 80a2 	beq.w	80040a8 <_svfiprintf_r+0x1c8>
 8003f64:	2300      	movs	r3, #0
 8003f66:	f04f 32ff 	mov.w	r2, #4294967295
 8003f6a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003f6e:	f10a 0a01 	add.w	sl, sl, #1
 8003f72:	9304      	str	r3, [sp, #16]
 8003f74:	9307      	str	r3, [sp, #28]
 8003f76:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003f7a:	931a      	str	r3, [sp, #104]	; 0x68
 8003f7c:	4654      	mov	r4, sl
 8003f7e:	2205      	movs	r2, #5
 8003f80:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003f84:	4851      	ldr	r0, [pc, #324]	; (80040cc <_svfiprintf_r+0x1ec>)
 8003f86:	f7fc f92b 	bl	80001e0 <memchr>
 8003f8a:	9a04      	ldr	r2, [sp, #16]
 8003f8c:	b9d8      	cbnz	r0, 8003fc6 <_svfiprintf_r+0xe6>
 8003f8e:	06d0      	lsls	r0, r2, #27
 8003f90:	bf44      	itt	mi
 8003f92:	2320      	movmi	r3, #32
 8003f94:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003f98:	0711      	lsls	r1, r2, #28
 8003f9a:	bf44      	itt	mi
 8003f9c:	232b      	movmi	r3, #43	; 0x2b
 8003f9e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003fa2:	f89a 3000 	ldrb.w	r3, [sl]
 8003fa6:	2b2a      	cmp	r3, #42	; 0x2a
 8003fa8:	d015      	beq.n	8003fd6 <_svfiprintf_r+0xf6>
 8003faa:	9a07      	ldr	r2, [sp, #28]
 8003fac:	4654      	mov	r4, sl
 8003fae:	2000      	movs	r0, #0
 8003fb0:	f04f 0c0a 	mov.w	ip, #10
 8003fb4:	4621      	mov	r1, r4
 8003fb6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003fba:	3b30      	subs	r3, #48	; 0x30
 8003fbc:	2b09      	cmp	r3, #9
 8003fbe:	d94e      	bls.n	800405e <_svfiprintf_r+0x17e>
 8003fc0:	b1b0      	cbz	r0, 8003ff0 <_svfiprintf_r+0x110>
 8003fc2:	9207      	str	r2, [sp, #28]
 8003fc4:	e014      	b.n	8003ff0 <_svfiprintf_r+0x110>
 8003fc6:	eba0 0308 	sub.w	r3, r0, r8
 8003fca:	fa09 f303 	lsl.w	r3, r9, r3
 8003fce:	4313      	orrs	r3, r2
 8003fd0:	9304      	str	r3, [sp, #16]
 8003fd2:	46a2      	mov	sl, r4
 8003fd4:	e7d2      	b.n	8003f7c <_svfiprintf_r+0x9c>
 8003fd6:	9b03      	ldr	r3, [sp, #12]
 8003fd8:	1d19      	adds	r1, r3, #4
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	9103      	str	r1, [sp, #12]
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	bfbb      	ittet	lt
 8003fe2:	425b      	neglt	r3, r3
 8003fe4:	f042 0202 	orrlt.w	r2, r2, #2
 8003fe8:	9307      	strge	r3, [sp, #28]
 8003fea:	9307      	strlt	r3, [sp, #28]
 8003fec:	bfb8      	it	lt
 8003fee:	9204      	strlt	r2, [sp, #16]
 8003ff0:	7823      	ldrb	r3, [r4, #0]
 8003ff2:	2b2e      	cmp	r3, #46	; 0x2e
 8003ff4:	d10c      	bne.n	8004010 <_svfiprintf_r+0x130>
 8003ff6:	7863      	ldrb	r3, [r4, #1]
 8003ff8:	2b2a      	cmp	r3, #42	; 0x2a
 8003ffa:	d135      	bne.n	8004068 <_svfiprintf_r+0x188>
 8003ffc:	9b03      	ldr	r3, [sp, #12]
 8003ffe:	1d1a      	adds	r2, r3, #4
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	9203      	str	r2, [sp, #12]
 8004004:	2b00      	cmp	r3, #0
 8004006:	bfb8      	it	lt
 8004008:	f04f 33ff 	movlt.w	r3, #4294967295
 800400c:	3402      	adds	r4, #2
 800400e:	9305      	str	r3, [sp, #20]
 8004010:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80040dc <_svfiprintf_r+0x1fc>
 8004014:	7821      	ldrb	r1, [r4, #0]
 8004016:	2203      	movs	r2, #3
 8004018:	4650      	mov	r0, sl
 800401a:	f7fc f8e1 	bl	80001e0 <memchr>
 800401e:	b140      	cbz	r0, 8004032 <_svfiprintf_r+0x152>
 8004020:	2340      	movs	r3, #64	; 0x40
 8004022:	eba0 000a 	sub.w	r0, r0, sl
 8004026:	fa03 f000 	lsl.w	r0, r3, r0
 800402a:	9b04      	ldr	r3, [sp, #16]
 800402c:	4303      	orrs	r3, r0
 800402e:	3401      	adds	r4, #1
 8004030:	9304      	str	r3, [sp, #16]
 8004032:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004036:	4826      	ldr	r0, [pc, #152]	; (80040d0 <_svfiprintf_r+0x1f0>)
 8004038:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800403c:	2206      	movs	r2, #6
 800403e:	f7fc f8cf 	bl	80001e0 <memchr>
 8004042:	2800      	cmp	r0, #0
 8004044:	d038      	beq.n	80040b8 <_svfiprintf_r+0x1d8>
 8004046:	4b23      	ldr	r3, [pc, #140]	; (80040d4 <_svfiprintf_r+0x1f4>)
 8004048:	bb1b      	cbnz	r3, 8004092 <_svfiprintf_r+0x1b2>
 800404a:	9b03      	ldr	r3, [sp, #12]
 800404c:	3307      	adds	r3, #7
 800404e:	f023 0307 	bic.w	r3, r3, #7
 8004052:	3308      	adds	r3, #8
 8004054:	9303      	str	r3, [sp, #12]
 8004056:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004058:	4433      	add	r3, r6
 800405a:	9309      	str	r3, [sp, #36]	; 0x24
 800405c:	e767      	b.n	8003f2e <_svfiprintf_r+0x4e>
 800405e:	fb0c 3202 	mla	r2, ip, r2, r3
 8004062:	460c      	mov	r4, r1
 8004064:	2001      	movs	r0, #1
 8004066:	e7a5      	b.n	8003fb4 <_svfiprintf_r+0xd4>
 8004068:	2300      	movs	r3, #0
 800406a:	3401      	adds	r4, #1
 800406c:	9305      	str	r3, [sp, #20]
 800406e:	4619      	mov	r1, r3
 8004070:	f04f 0c0a 	mov.w	ip, #10
 8004074:	4620      	mov	r0, r4
 8004076:	f810 2b01 	ldrb.w	r2, [r0], #1
 800407a:	3a30      	subs	r2, #48	; 0x30
 800407c:	2a09      	cmp	r2, #9
 800407e:	d903      	bls.n	8004088 <_svfiprintf_r+0x1a8>
 8004080:	2b00      	cmp	r3, #0
 8004082:	d0c5      	beq.n	8004010 <_svfiprintf_r+0x130>
 8004084:	9105      	str	r1, [sp, #20]
 8004086:	e7c3      	b.n	8004010 <_svfiprintf_r+0x130>
 8004088:	fb0c 2101 	mla	r1, ip, r1, r2
 800408c:	4604      	mov	r4, r0
 800408e:	2301      	movs	r3, #1
 8004090:	e7f0      	b.n	8004074 <_svfiprintf_r+0x194>
 8004092:	ab03      	add	r3, sp, #12
 8004094:	9300      	str	r3, [sp, #0]
 8004096:	462a      	mov	r2, r5
 8004098:	4b0f      	ldr	r3, [pc, #60]	; (80040d8 <_svfiprintf_r+0x1f8>)
 800409a:	a904      	add	r1, sp, #16
 800409c:	4638      	mov	r0, r7
 800409e:	f3af 8000 	nop.w
 80040a2:	1c42      	adds	r2, r0, #1
 80040a4:	4606      	mov	r6, r0
 80040a6:	d1d6      	bne.n	8004056 <_svfiprintf_r+0x176>
 80040a8:	89ab      	ldrh	r3, [r5, #12]
 80040aa:	065b      	lsls	r3, r3, #25
 80040ac:	f53f af2c 	bmi.w	8003f08 <_svfiprintf_r+0x28>
 80040b0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80040b2:	b01d      	add	sp, #116	; 0x74
 80040b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80040b8:	ab03      	add	r3, sp, #12
 80040ba:	9300      	str	r3, [sp, #0]
 80040bc:	462a      	mov	r2, r5
 80040be:	4b06      	ldr	r3, [pc, #24]	; (80040d8 <_svfiprintf_r+0x1f8>)
 80040c0:	a904      	add	r1, sp, #16
 80040c2:	4638      	mov	r0, r7
 80040c4:	f000 f87a 	bl	80041bc <_printf_i>
 80040c8:	e7eb      	b.n	80040a2 <_svfiprintf_r+0x1c2>
 80040ca:	bf00      	nop
 80040cc:	08004808 	.word	0x08004808
 80040d0:	08004812 	.word	0x08004812
 80040d4:	00000000 	.word	0x00000000
 80040d8:	08003e29 	.word	0x08003e29
 80040dc:	0800480e 	.word	0x0800480e

080040e0 <_printf_common>:
 80040e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80040e4:	4616      	mov	r6, r2
 80040e6:	4699      	mov	r9, r3
 80040e8:	688a      	ldr	r2, [r1, #8]
 80040ea:	690b      	ldr	r3, [r1, #16]
 80040ec:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80040f0:	4293      	cmp	r3, r2
 80040f2:	bfb8      	it	lt
 80040f4:	4613      	movlt	r3, r2
 80040f6:	6033      	str	r3, [r6, #0]
 80040f8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80040fc:	4607      	mov	r7, r0
 80040fe:	460c      	mov	r4, r1
 8004100:	b10a      	cbz	r2, 8004106 <_printf_common+0x26>
 8004102:	3301      	adds	r3, #1
 8004104:	6033      	str	r3, [r6, #0]
 8004106:	6823      	ldr	r3, [r4, #0]
 8004108:	0699      	lsls	r1, r3, #26
 800410a:	bf42      	ittt	mi
 800410c:	6833      	ldrmi	r3, [r6, #0]
 800410e:	3302      	addmi	r3, #2
 8004110:	6033      	strmi	r3, [r6, #0]
 8004112:	6825      	ldr	r5, [r4, #0]
 8004114:	f015 0506 	ands.w	r5, r5, #6
 8004118:	d106      	bne.n	8004128 <_printf_common+0x48>
 800411a:	f104 0a19 	add.w	sl, r4, #25
 800411e:	68e3      	ldr	r3, [r4, #12]
 8004120:	6832      	ldr	r2, [r6, #0]
 8004122:	1a9b      	subs	r3, r3, r2
 8004124:	42ab      	cmp	r3, r5
 8004126:	dc26      	bgt.n	8004176 <_printf_common+0x96>
 8004128:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800412c:	1e13      	subs	r3, r2, #0
 800412e:	6822      	ldr	r2, [r4, #0]
 8004130:	bf18      	it	ne
 8004132:	2301      	movne	r3, #1
 8004134:	0692      	lsls	r2, r2, #26
 8004136:	d42b      	bmi.n	8004190 <_printf_common+0xb0>
 8004138:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800413c:	4649      	mov	r1, r9
 800413e:	4638      	mov	r0, r7
 8004140:	47c0      	blx	r8
 8004142:	3001      	adds	r0, #1
 8004144:	d01e      	beq.n	8004184 <_printf_common+0xa4>
 8004146:	6823      	ldr	r3, [r4, #0]
 8004148:	68e5      	ldr	r5, [r4, #12]
 800414a:	6832      	ldr	r2, [r6, #0]
 800414c:	f003 0306 	and.w	r3, r3, #6
 8004150:	2b04      	cmp	r3, #4
 8004152:	bf08      	it	eq
 8004154:	1aad      	subeq	r5, r5, r2
 8004156:	68a3      	ldr	r3, [r4, #8]
 8004158:	6922      	ldr	r2, [r4, #16]
 800415a:	bf0c      	ite	eq
 800415c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004160:	2500      	movne	r5, #0
 8004162:	4293      	cmp	r3, r2
 8004164:	bfc4      	itt	gt
 8004166:	1a9b      	subgt	r3, r3, r2
 8004168:	18ed      	addgt	r5, r5, r3
 800416a:	2600      	movs	r6, #0
 800416c:	341a      	adds	r4, #26
 800416e:	42b5      	cmp	r5, r6
 8004170:	d11a      	bne.n	80041a8 <_printf_common+0xc8>
 8004172:	2000      	movs	r0, #0
 8004174:	e008      	b.n	8004188 <_printf_common+0xa8>
 8004176:	2301      	movs	r3, #1
 8004178:	4652      	mov	r2, sl
 800417a:	4649      	mov	r1, r9
 800417c:	4638      	mov	r0, r7
 800417e:	47c0      	blx	r8
 8004180:	3001      	adds	r0, #1
 8004182:	d103      	bne.n	800418c <_printf_common+0xac>
 8004184:	f04f 30ff 	mov.w	r0, #4294967295
 8004188:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800418c:	3501      	adds	r5, #1
 800418e:	e7c6      	b.n	800411e <_printf_common+0x3e>
 8004190:	18e1      	adds	r1, r4, r3
 8004192:	1c5a      	adds	r2, r3, #1
 8004194:	2030      	movs	r0, #48	; 0x30
 8004196:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800419a:	4422      	add	r2, r4
 800419c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80041a0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80041a4:	3302      	adds	r3, #2
 80041a6:	e7c7      	b.n	8004138 <_printf_common+0x58>
 80041a8:	2301      	movs	r3, #1
 80041aa:	4622      	mov	r2, r4
 80041ac:	4649      	mov	r1, r9
 80041ae:	4638      	mov	r0, r7
 80041b0:	47c0      	blx	r8
 80041b2:	3001      	adds	r0, #1
 80041b4:	d0e6      	beq.n	8004184 <_printf_common+0xa4>
 80041b6:	3601      	adds	r6, #1
 80041b8:	e7d9      	b.n	800416e <_printf_common+0x8e>
	...

080041bc <_printf_i>:
 80041bc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80041c0:	7e0f      	ldrb	r7, [r1, #24]
 80041c2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80041c4:	2f78      	cmp	r7, #120	; 0x78
 80041c6:	4691      	mov	r9, r2
 80041c8:	4680      	mov	r8, r0
 80041ca:	460c      	mov	r4, r1
 80041cc:	469a      	mov	sl, r3
 80041ce:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80041d2:	d807      	bhi.n	80041e4 <_printf_i+0x28>
 80041d4:	2f62      	cmp	r7, #98	; 0x62
 80041d6:	d80a      	bhi.n	80041ee <_printf_i+0x32>
 80041d8:	2f00      	cmp	r7, #0
 80041da:	f000 80d8 	beq.w	800438e <_printf_i+0x1d2>
 80041de:	2f58      	cmp	r7, #88	; 0x58
 80041e0:	f000 80a3 	beq.w	800432a <_printf_i+0x16e>
 80041e4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80041e8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80041ec:	e03a      	b.n	8004264 <_printf_i+0xa8>
 80041ee:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80041f2:	2b15      	cmp	r3, #21
 80041f4:	d8f6      	bhi.n	80041e4 <_printf_i+0x28>
 80041f6:	a101      	add	r1, pc, #4	; (adr r1, 80041fc <_printf_i+0x40>)
 80041f8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80041fc:	08004255 	.word	0x08004255
 8004200:	08004269 	.word	0x08004269
 8004204:	080041e5 	.word	0x080041e5
 8004208:	080041e5 	.word	0x080041e5
 800420c:	080041e5 	.word	0x080041e5
 8004210:	080041e5 	.word	0x080041e5
 8004214:	08004269 	.word	0x08004269
 8004218:	080041e5 	.word	0x080041e5
 800421c:	080041e5 	.word	0x080041e5
 8004220:	080041e5 	.word	0x080041e5
 8004224:	080041e5 	.word	0x080041e5
 8004228:	08004375 	.word	0x08004375
 800422c:	08004299 	.word	0x08004299
 8004230:	08004357 	.word	0x08004357
 8004234:	080041e5 	.word	0x080041e5
 8004238:	080041e5 	.word	0x080041e5
 800423c:	08004397 	.word	0x08004397
 8004240:	080041e5 	.word	0x080041e5
 8004244:	08004299 	.word	0x08004299
 8004248:	080041e5 	.word	0x080041e5
 800424c:	080041e5 	.word	0x080041e5
 8004250:	0800435f 	.word	0x0800435f
 8004254:	682b      	ldr	r3, [r5, #0]
 8004256:	1d1a      	adds	r2, r3, #4
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	602a      	str	r2, [r5, #0]
 800425c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004260:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004264:	2301      	movs	r3, #1
 8004266:	e0a3      	b.n	80043b0 <_printf_i+0x1f4>
 8004268:	6820      	ldr	r0, [r4, #0]
 800426a:	6829      	ldr	r1, [r5, #0]
 800426c:	0606      	lsls	r6, r0, #24
 800426e:	f101 0304 	add.w	r3, r1, #4
 8004272:	d50a      	bpl.n	800428a <_printf_i+0xce>
 8004274:	680e      	ldr	r6, [r1, #0]
 8004276:	602b      	str	r3, [r5, #0]
 8004278:	2e00      	cmp	r6, #0
 800427a:	da03      	bge.n	8004284 <_printf_i+0xc8>
 800427c:	232d      	movs	r3, #45	; 0x2d
 800427e:	4276      	negs	r6, r6
 8004280:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004284:	485e      	ldr	r0, [pc, #376]	; (8004400 <_printf_i+0x244>)
 8004286:	230a      	movs	r3, #10
 8004288:	e019      	b.n	80042be <_printf_i+0x102>
 800428a:	680e      	ldr	r6, [r1, #0]
 800428c:	602b      	str	r3, [r5, #0]
 800428e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004292:	bf18      	it	ne
 8004294:	b236      	sxthne	r6, r6
 8004296:	e7ef      	b.n	8004278 <_printf_i+0xbc>
 8004298:	682b      	ldr	r3, [r5, #0]
 800429a:	6820      	ldr	r0, [r4, #0]
 800429c:	1d19      	adds	r1, r3, #4
 800429e:	6029      	str	r1, [r5, #0]
 80042a0:	0601      	lsls	r1, r0, #24
 80042a2:	d501      	bpl.n	80042a8 <_printf_i+0xec>
 80042a4:	681e      	ldr	r6, [r3, #0]
 80042a6:	e002      	b.n	80042ae <_printf_i+0xf2>
 80042a8:	0646      	lsls	r6, r0, #25
 80042aa:	d5fb      	bpl.n	80042a4 <_printf_i+0xe8>
 80042ac:	881e      	ldrh	r6, [r3, #0]
 80042ae:	4854      	ldr	r0, [pc, #336]	; (8004400 <_printf_i+0x244>)
 80042b0:	2f6f      	cmp	r7, #111	; 0x6f
 80042b2:	bf0c      	ite	eq
 80042b4:	2308      	moveq	r3, #8
 80042b6:	230a      	movne	r3, #10
 80042b8:	2100      	movs	r1, #0
 80042ba:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80042be:	6865      	ldr	r5, [r4, #4]
 80042c0:	60a5      	str	r5, [r4, #8]
 80042c2:	2d00      	cmp	r5, #0
 80042c4:	bfa2      	ittt	ge
 80042c6:	6821      	ldrge	r1, [r4, #0]
 80042c8:	f021 0104 	bicge.w	r1, r1, #4
 80042cc:	6021      	strge	r1, [r4, #0]
 80042ce:	b90e      	cbnz	r6, 80042d4 <_printf_i+0x118>
 80042d0:	2d00      	cmp	r5, #0
 80042d2:	d04d      	beq.n	8004370 <_printf_i+0x1b4>
 80042d4:	4615      	mov	r5, r2
 80042d6:	fbb6 f1f3 	udiv	r1, r6, r3
 80042da:	fb03 6711 	mls	r7, r3, r1, r6
 80042de:	5dc7      	ldrb	r7, [r0, r7]
 80042e0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80042e4:	4637      	mov	r7, r6
 80042e6:	42bb      	cmp	r3, r7
 80042e8:	460e      	mov	r6, r1
 80042ea:	d9f4      	bls.n	80042d6 <_printf_i+0x11a>
 80042ec:	2b08      	cmp	r3, #8
 80042ee:	d10b      	bne.n	8004308 <_printf_i+0x14c>
 80042f0:	6823      	ldr	r3, [r4, #0]
 80042f2:	07de      	lsls	r6, r3, #31
 80042f4:	d508      	bpl.n	8004308 <_printf_i+0x14c>
 80042f6:	6923      	ldr	r3, [r4, #16]
 80042f8:	6861      	ldr	r1, [r4, #4]
 80042fa:	4299      	cmp	r1, r3
 80042fc:	bfde      	ittt	le
 80042fe:	2330      	movle	r3, #48	; 0x30
 8004300:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004304:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004308:	1b52      	subs	r2, r2, r5
 800430a:	6122      	str	r2, [r4, #16]
 800430c:	f8cd a000 	str.w	sl, [sp]
 8004310:	464b      	mov	r3, r9
 8004312:	aa03      	add	r2, sp, #12
 8004314:	4621      	mov	r1, r4
 8004316:	4640      	mov	r0, r8
 8004318:	f7ff fee2 	bl	80040e0 <_printf_common>
 800431c:	3001      	adds	r0, #1
 800431e:	d14c      	bne.n	80043ba <_printf_i+0x1fe>
 8004320:	f04f 30ff 	mov.w	r0, #4294967295
 8004324:	b004      	add	sp, #16
 8004326:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800432a:	4835      	ldr	r0, [pc, #212]	; (8004400 <_printf_i+0x244>)
 800432c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8004330:	6829      	ldr	r1, [r5, #0]
 8004332:	6823      	ldr	r3, [r4, #0]
 8004334:	f851 6b04 	ldr.w	r6, [r1], #4
 8004338:	6029      	str	r1, [r5, #0]
 800433a:	061d      	lsls	r5, r3, #24
 800433c:	d514      	bpl.n	8004368 <_printf_i+0x1ac>
 800433e:	07df      	lsls	r7, r3, #31
 8004340:	bf44      	itt	mi
 8004342:	f043 0320 	orrmi.w	r3, r3, #32
 8004346:	6023      	strmi	r3, [r4, #0]
 8004348:	b91e      	cbnz	r6, 8004352 <_printf_i+0x196>
 800434a:	6823      	ldr	r3, [r4, #0]
 800434c:	f023 0320 	bic.w	r3, r3, #32
 8004350:	6023      	str	r3, [r4, #0]
 8004352:	2310      	movs	r3, #16
 8004354:	e7b0      	b.n	80042b8 <_printf_i+0xfc>
 8004356:	6823      	ldr	r3, [r4, #0]
 8004358:	f043 0320 	orr.w	r3, r3, #32
 800435c:	6023      	str	r3, [r4, #0]
 800435e:	2378      	movs	r3, #120	; 0x78
 8004360:	4828      	ldr	r0, [pc, #160]	; (8004404 <_printf_i+0x248>)
 8004362:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004366:	e7e3      	b.n	8004330 <_printf_i+0x174>
 8004368:	0659      	lsls	r1, r3, #25
 800436a:	bf48      	it	mi
 800436c:	b2b6      	uxthmi	r6, r6
 800436e:	e7e6      	b.n	800433e <_printf_i+0x182>
 8004370:	4615      	mov	r5, r2
 8004372:	e7bb      	b.n	80042ec <_printf_i+0x130>
 8004374:	682b      	ldr	r3, [r5, #0]
 8004376:	6826      	ldr	r6, [r4, #0]
 8004378:	6961      	ldr	r1, [r4, #20]
 800437a:	1d18      	adds	r0, r3, #4
 800437c:	6028      	str	r0, [r5, #0]
 800437e:	0635      	lsls	r5, r6, #24
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	d501      	bpl.n	8004388 <_printf_i+0x1cc>
 8004384:	6019      	str	r1, [r3, #0]
 8004386:	e002      	b.n	800438e <_printf_i+0x1d2>
 8004388:	0670      	lsls	r0, r6, #25
 800438a:	d5fb      	bpl.n	8004384 <_printf_i+0x1c8>
 800438c:	8019      	strh	r1, [r3, #0]
 800438e:	2300      	movs	r3, #0
 8004390:	6123      	str	r3, [r4, #16]
 8004392:	4615      	mov	r5, r2
 8004394:	e7ba      	b.n	800430c <_printf_i+0x150>
 8004396:	682b      	ldr	r3, [r5, #0]
 8004398:	1d1a      	adds	r2, r3, #4
 800439a:	602a      	str	r2, [r5, #0]
 800439c:	681d      	ldr	r5, [r3, #0]
 800439e:	6862      	ldr	r2, [r4, #4]
 80043a0:	2100      	movs	r1, #0
 80043a2:	4628      	mov	r0, r5
 80043a4:	f7fb ff1c 	bl	80001e0 <memchr>
 80043a8:	b108      	cbz	r0, 80043ae <_printf_i+0x1f2>
 80043aa:	1b40      	subs	r0, r0, r5
 80043ac:	6060      	str	r0, [r4, #4]
 80043ae:	6863      	ldr	r3, [r4, #4]
 80043b0:	6123      	str	r3, [r4, #16]
 80043b2:	2300      	movs	r3, #0
 80043b4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80043b8:	e7a8      	b.n	800430c <_printf_i+0x150>
 80043ba:	6923      	ldr	r3, [r4, #16]
 80043bc:	462a      	mov	r2, r5
 80043be:	4649      	mov	r1, r9
 80043c0:	4640      	mov	r0, r8
 80043c2:	47d0      	blx	sl
 80043c4:	3001      	adds	r0, #1
 80043c6:	d0ab      	beq.n	8004320 <_printf_i+0x164>
 80043c8:	6823      	ldr	r3, [r4, #0]
 80043ca:	079b      	lsls	r3, r3, #30
 80043cc:	d413      	bmi.n	80043f6 <_printf_i+0x23a>
 80043ce:	68e0      	ldr	r0, [r4, #12]
 80043d0:	9b03      	ldr	r3, [sp, #12]
 80043d2:	4298      	cmp	r0, r3
 80043d4:	bfb8      	it	lt
 80043d6:	4618      	movlt	r0, r3
 80043d8:	e7a4      	b.n	8004324 <_printf_i+0x168>
 80043da:	2301      	movs	r3, #1
 80043dc:	4632      	mov	r2, r6
 80043de:	4649      	mov	r1, r9
 80043e0:	4640      	mov	r0, r8
 80043e2:	47d0      	blx	sl
 80043e4:	3001      	adds	r0, #1
 80043e6:	d09b      	beq.n	8004320 <_printf_i+0x164>
 80043e8:	3501      	adds	r5, #1
 80043ea:	68e3      	ldr	r3, [r4, #12]
 80043ec:	9903      	ldr	r1, [sp, #12]
 80043ee:	1a5b      	subs	r3, r3, r1
 80043f0:	42ab      	cmp	r3, r5
 80043f2:	dcf2      	bgt.n	80043da <_printf_i+0x21e>
 80043f4:	e7eb      	b.n	80043ce <_printf_i+0x212>
 80043f6:	2500      	movs	r5, #0
 80043f8:	f104 0619 	add.w	r6, r4, #25
 80043fc:	e7f5      	b.n	80043ea <_printf_i+0x22e>
 80043fe:	bf00      	nop
 8004400:	08004819 	.word	0x08004819
 8004404:	0800482a 	.word	0x0800482a

08004408 <memmove>:
 8004408:	4288      	cmp	r0, r1
 800440a:	b510      	push	{r4, lr}
 800440c:	eb01 0402 	add.w	r4, r1, r2
 8004410:	d902      	bls.n	8004418 <memmove+0x10>
 8004412:	4284      	cmp	r4, r0
 8004414:	4623      	mov	r3, r4
 8004416:	d807      	bhi.n	8004428 <memmove+0x20>
 8004418:	1e43      	subs	r3, r0, #1
 800441a:	42a1      	cmp	r1, r4
 800441c:	d008      	beq.n	8004430 <memmove+0x28>
 800441e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004422:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004426:	e7f8      	b.n	800441a <memmove+0x12>
 8004428:	4402      	add	r2, r0
 800442a:	4601      	mov	r1, r0
 800442c:	428a      	cmp	r2, r1
 800442e:	d100      	bne.n	8004432 <memmove+0x2a>
 8004430:	bd10      	pop	{r4, pc}
 8004432:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004436:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800443a:	e7f7      	b.n	800442c <memmove+0x24>

0800443c <_free_r>:
 800443c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800443e:	2900      	cmp	r1, #0
 8004440:	d044      	beq.n	80044cc <_free_r+0x90>
 8004442:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004446:	9001      	str	r0, [sp, #4]
 8004448:	2b00      	cmp	r3, #0
 800444a:	f1a1 0404 	sub.w	r4, r1, #4
 800444e:	bfb8      	it	lt
 8004450:	18e4      	addlt	r4, r4, r3
 8004452:	f000 f913 	bl	800467c <__malloc_lock>
 8004456:	4a1e      	ldr	r2, [pc, #120]	; (80044d0 <_free_r+0x94>)
 8004458:	9801      	ldr	r0, [sp, #4]
 800445a:	6813      	ldr	r3, [r2, #0]
 800445c:	b933      	cbnz	r3, 800446c <_free_r+0x30>
 800445e:	6063      	str	r3, [r4, #4]
 8004460:	6014      	str	r4, [r2, #0]
 8004462:	b003      	add	sp, #12
 8004464:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004468:	f000 b90e 	b.w	8004688 <__malloc_unlock>
 800446c:	42a3      	cmp	r3, r4
 800446e:	d908      	bls.n	8004482 <_free_r+0x46>
 8004470:	6825      	ldr	r5, [r4, #0]
 8004472:	1961      	adds	r1, r4, r5
 8004474:	428b      	cmp	r3, r1
 8004476:	bf01      	itttt	eq
 8004478:	6819      	ldreq	r1, [r3, #0]
 800447a:	685b      	ldreq	r3, [r3, #4]
 800447c:	1949      	addeq	r1, r1, r5
 800447e:	6021      	streq	r1, [r4, #0]
 8004480:	e7ed      	b.n	800445e <_free_r+0x22>
 8004482:	461a      	mov	r2, r3
 8004484:	685b      	ldr	r3, [r3, #4]
 8004486:	b10b      	cbz	r3, 800448c <_free_r+0x50>
 8004488:	42a3      	cmp	r3, r4
 800448a:	d9fa      	bls.n	8004482 <_free_r+0x46>
 800448c:	6811      	ldr	r1, [r2, #0]
 800448e:	1855      	adds	r5, r2, r1
 8004490:	42a5      	cmp	r5, r4
 8004492:	d10b      	bne.n	80044ac <_free_r+0x70>
 8004494:	6824      	ldr	r4, [r4, #0]
 8004496:	4421      	add	r1, r4
 8004498:	1854      	adds	r4, r2, r1
 800449a:	42a3      	cmp	r3, r4
 800449c:	6011      	str	r1, [r2, #0]
 800449e:	d1e0      	bne.n	8004462 <_free_r+0x26>
 80044a0:	681c      	ldr	r4, [r3, #0]
 80044a2:	685b      	ldr	r3, [r3, #4]
 80044a4:	6053      	str	r3, [r2, #4]
 80044a6:	4421      	add	r1, r4
 80044a8:	6011      	str	r1, [r2, #0]
 80044aa:	e7da      	b.n	8004462 <_free_r+0x26>
 80044ac:	d902      	bls.n	80044b4 <_free_r+0x78>
 80044ae:	230c      	movs	r3, #12
 80044b0:	6003      	str	r3, [r0, #0]
 80044b2:	e7d6      	b.n	8004462 <_free_r+0x26>
 80044b4:	6825      	ldr	r5, [r4, #0]
 80044b6:	1961      	adds	r1, r4, r5
 80044b8:	428b      	cmp	r3, r1
 80044ba:	bf04      	itt	eq
 80044bc:	6819      	ldreq	r1, [r3, #0]
 80044be:	685b      	ldreq	r3, [r3, #4]
 80044c0:	6063      	str	r3, [r4, #4]
 80044c2:	bf04      	itt	eq
 80044c4:	1949      	addeq	r1, r1, r5
 80044c6:	6021      	streq	r1, [r4, #0]
 80044c8:	6054      	str	r4, [r2, #4]
 80044ca:	e7ca      	b.n	8004462 <_free_r+0x26>
 80044cc:	b003      	add	sp, #12
 80044ce:	bd30      	pop	{r4, r5, pc}
 80044d0:	20001648 	.word	0x20001648

080044d4 <sbrk_aligned>:
 80044d4:	b570      	push	{r4, r5, r6, lr}
 80044d6:	4e0e      	ldr	r6, [pc, #56]	; (8004510 <sbrk_aligned+0x3c>)
 80044d8:	460c      	mov	r4, r1
 80044da:	6831      	ldr	r1, [r6, #0]
 80044dc:	4605      	mov	r5, r0
 80044de:	b911      	cbnz	r1, 80044e6 <sbrk_aligned+0x12>
 80044e0:	f000 f8bc 	bl	800465c <_sbrk_r>
 80044e4:	6030      	str	r0, [r6, #0]
 80044e6:	4621      	mov	r1, r4
 80044e8:	4628      	mov	r0, r5
 80044ea:	f000 f8b7 	bl	800465c <_sbrk_r>
 80044ee:	1c43      	adds	r3, r0, #1
 80044f0:	d00a      	beq.n	8004508 <sbrk_aligned+0x34>
 80044f2:	1cc4      	adds	r4, r0, #3
 80044f4:	f024 0403 	bic.w	r4, r4, #3
 80044f8:	42a0      	cmp	r0, r4
 80044fa:	d007      	beq.n	800450c <sbrk_aligned+0x38>
 80044fc:	1a21      	subs	r1, r4, r0
 80044fe:	4628      	mov	r0, r5
 8004500:	f000 f8ac 	bl	800465c <_sbrk_r>
 8004504:	3001      	adds	r0, #1
 8004506:	d101      	bne.n	800450c <sbrk_aligned+0x38>
 8004508:	f04f 34ff 	mov.w	r4, #4294967295
 800450c:	4620      	mov	r0, r4
 800450e:	bd70      	pop	{r4, r5, r6, pc}
 8004510:	2000164c 	.word	0x2000164c

08004514 <_malloc_r>:
 8004514:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004518:	1ccd      	adds	r5, r1, #3
 800451a:	f025 0503 	bic.w	r5, r5, #3
 800451e:	3508      	adds	r5, #8
 8004520:	2d0c      	cmp	r5, #12
 8004522:	bf38      	it	cc
 8004524:	250c      	movcc	r5, #12
 8004526:	2d00      	cmp	r5, #0
 8004528:	4607      	mov	r7, r0
 800452a:	db01      	blt.n	8004530 <_malloc_r+0x1c>
 800452c:	42a9      	cmp	r1, r5
 800452e:	d905      	bls.n	800453c <_malloc_r+0x28>
 8004530:	230c      	movs	r3, #12
 8004532:	603b      	str	r3, [r7, #0]
 8004534:	2600      	movs	r6, #0
 8004536:	4630      	mov	r0, r6
 8004538:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800453c:	4e2e      	ldr	r6, [pc, #184]	; (80045f8 <_malloc_r+0xe4>)
 800453e:	f000 f89d 	bl	800467c <__malloc_lock>
 8004542:	6833      	ldr	r3, [r6, #0]
 8004544:	461c      	mov	r4, r3
 8004546:	bb34      	cbnz	r4, 8004596 <_malloc_r+0x82>
 8004548:	4629      	mov	r1, r5
 800454a:	4638      	mov	r0, r7
 800454c:	f7ff ffc2 	bl	80044d4 <sbrk_aligned>
 8004550:	1c43      	adds	r3, r0, #1
 8004552:	4604      	mov	r4, r0
 8004554:	d14d      	bne.n	80045f2 <_malloc_r+0xde>
 8004556:	6834      	ldr	r4, [r6, #0]
 8004558:	4626      	mov	r6, r4
 800455a:	2e00      	cmp	r6, #0
 800455c:	d140      	bne.n	80045e0 <_malloc_r+0xcc>
 800455e:	6823      	ldr	r3, [r4, #0]
 8004560:	4631      	mov	r1, r6
 8004562:	4638      	mov	r0, r7
 8004564:	eb04 0803 	add.w	r8, r4, r3
 8004568:	f000 f878 	bl	800465c <_sbrk_r>
 800456c:	4580      	cmp	r8, r0
 800456e:	d13a      	bne.n	80045e6 <_malloc_r+0xd2>
 8004570:	6821      	ldr	r1, [r4, #0]
 8004572:	3503      	adds	r5, #3
 8004574:	1a6d      	subs	r5, r5, r1
 8004576:	f025 0503 	bic.w	r5, r5, #3
 800457a:	3508      	adds	r5, #8
 800457c:	2d0c      	cmp	r5, #12
 800457e:	bf38      	it	cc
 8004580:	250c      	movcc	r5, #12
 8004582:	4629      	mov	r1, r5
 8004584:	4638      	mov	r0, r7
 8004586:	f7ff ffa5 	bl	80044d4 <sbrk_aligned>
 800458a:	3001      	adds	r0, #1
 800458c:	d02b      	beq.n	80045e6 <_malloc_r+0xd2>
 800458e:	6823      	ldr	r3, [r4, #0]
 8004590:	442b      	add	r3, r5
 8004592:	6023      	str	r3, [r4, #0]
 8004594:	e00e      	b.n	80045b4 <_malloc_r+0xa0>
 8004596:	6822      	ldr	r2, [r4, #0]
 8004598:	1b52      	subs	r2, r2, r5
 800459a:	d41e      	bmi.n	80045da <_malloc_r+0xc6>
 800459c:	2a0b      	cmp	r2, #11
 800459e:	d916      	bls.n	80045ce <_malloc_r+0xba>
 80045a0:	1961      	adds	r1, r4, r5
 80045a2:	42a3      	cmp	r3, r4
 80045a4:	6025      	str	r5, [r4, #0]
 80045a6:	bf18      	it	ne
 80045a8:	6059      	strne	r1, [r3, #4]
 80045aa:	6863      	ldr	r3, [r4, #4]
 80045ac:	bf08      	it	eq
 80045ae:	6031      	streq	r1, [r6, #0]
 80045b0:	5162      	str	r2, [r4, r5]
 80045b2:	604b      	str	r3, [r1, #4]
 80045b4:	4638      	mov	r0, r7
 80045b6:	f104 060b 	add.w	r6, r4, #11
 80045ba:	f000 f865 	bl	8004688 <__malloc_unlock>
 80045be:	f026 0607 	bic.w	r6, r6, #7
 80045c2:	1d23      	adds	r3, r4, #4
 80045c4:	1af2      	subs	r2, r6, r3
 80045c6:	d0b6      	beq.n	8004536 <_malloc_r+0x22>
 80045c8:	1b9b      	subs	r3, r3, r6
 80045ca:	50a3      	str	r3, [r4, r2]
 80045cc:	e7b3      	b.n	8004536 <_malloc_r+0x22>
 80045ce:	6862      	ldr	r2, [r4, #4]
 80045d0:	42a3      	cmp	r3, r4
 80045d2:	bf0c      	ite	eq
 80045d4:	6032      	streq	r2, [r6, #0]
 80045d6:	605a      	strne	r2, [r3, #4]
 80045d8:	e7ec      	b.n	80045b4 <_malloc_r+0xa0>
 80045da:	4623      	mov	r3, r4
 80045dc:	6864      	ldr	r4, [r4, #4]
 80045de:	e7b2      	b.n	8004546 <_malloc_r+0x32>
 80045e0:	4634      	mov	r4, r6
 80045e2:	6876      	ldr	r6, [r6, #4]
 80045e4:	e7b9      	b.n	800455a <_malloc_r+0x46>
 80045e6:	230c      	movs	r3, #12
 80045e8:	603b      	str	r3, [r7, #0]
 80045ea:	4638      	mov	r0, r7
 80045ec:	f000 f84c 	bl	8004688 <__malloc_unlock>
 80045f0:	e7a1      	b.n	8004536 <_malloc_r+0x22>
 80045f2:	6025      	str	r5, [r4, #0]
 80045f4:	e7de      	b.n	80045b4 <_malloc_r+0xa0>
 80045f6:	bf00      	nop
 80045f8:	20001648 	.word	0x20001648

080045fc <_realloc_r>:
 80045fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004600:	4680      	mov	r8, r0
 8004602:	4614      	mov	r4, r2
 8004604:	460e      	mov	r6, r1
 8004606:	b921      	cbnz	r1, 8004612 <_realloc_r+0x16>
 8004608:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800460c:	4611      	mov	r1, r2
 800460e:	f7ff bf81 	b.w	8004514 <_malloc_r>
 8004612:	b92a      	cbnz	r2, 8004620 <_realloc_r+0x24>
 8004614:	f7ff ff12 	bl	800443c <_free_r>
 8004618:	4625      	mov	r5, r4
 800461a:	4628      	mov	r0, r5
 800461c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004620:	f000 f838 	bl	8004694 <_malloc_usable_size_r>
 8004624:	4284      	cmp	r4, r0
 8004626:	4607      	mov	r7, r0
 8004628:	d802      	bhi.n	8004630 <_realloc_r+0x34>
 800462a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800462e:	d812      	bhi.n	8004656 <_realloc_r+0x5a>
 8004630:	4621      	mov	r1, r4
 8004632:	4640      	mov	r0, r8
 8004634:	f7ff ff6e 	bl	8004514 <_malloc_r>
 8004638:	4605      	mov	r5, r0
 800463a:	2800      	cmp	r0, #0
 800463c:	d0ed      	beq.n	800461a <_realloc_r+0x1e>
 800463e:	42bc      	cmp	r4, r7
 8004640:	4622      	mov	r2, r4
 8004642:	4631      	mov	r1, r6
 8004644:	bf28      	it	cs
 8004646:	463a      	movcs	r2, r7
 8004648:	f7ff fbb0 	bl	8003dac <memcpy>
 800464c:	4631      	mov	r1, r6
 800464e:	4640      	mov	r0, r8
 8004650:	f7ff fef4 	bl	800443c <_free_r>
 8004654:	e7e1      	b.n	800461a <_realloc_r+0x1e>
 8004656:	4635      	mov	r5, r6
 8004658:	e7df      	b.n	800461a <_realloc_r+0x1e>
	...

0800465c <_sbrk_r>:
 800465c:	b538      	push	{r3, r4, r5, lr}
 800465e:	4d06      	ldr	r5, [pc, #24]	; (8004678 <_sbrk_r+0x1c>)
 8004660:	2300      	movs	r3, #0
 8004662:	4604      	mov	r4, r0
 8004664:	4608      	mov	r0, r1
 8004666:	602b      	str	r3, [r5, #0]
 8004668:	f7fc fad6 	bl	8000c18 <_sbrk>
 800466c:	1c43      	adds	r3, r0, #1
 800466e:	d102      	bne.n	8004676 <_sbrk_r+0x1a>
 8004670:	682b      	ldr	r3, [r5, #0]
 8004672:	b103      	cbz	r3, 8004676 <_sbrk_r+0x1a>
 8004674:	6023      	str	r3, [r4, #0]
 8004676:	bd38      	pop	{r3, r4, r5, pc}
 8004678:	20001650 	.word	0x20001650

0800467c <__malloc_lock>:
 800467c:	4801      	ldr	r0, [pc, #4]	; (8004684 <__malloc_lock+0x8>)
 800467e:	f000 b811 	b.w	80046a4 <__retarget_lock_acquire_recursive>
 8004682:	bf00      	nop
 8004684:	20001654 	.word	0x20001654

08004688 <__malloc_unlock>:
 8004688:	4801      	ldr	r0, [pc, #4]	; (8004690 <__malloc_unlock+0x8>)
 800468a:	f000 b80c 	b.w	80046a6 <__retarget_lock_release_recursive>
 800468e:	bf00      	nop
 8004690:	20001654 	.word	0x20001654

08004694 <_malloc_usable_size_r>:
 8004694:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004698:	1f18      	subs	r0, r3, #4
 800469a:	2b00      	cmp	r3, #0
 800469c:	bfbc      	itt	lt
 800469e:	580b      	ldrlt	r3, [r1, r0]
 80046a0:	18c0      	addlt	r0, r0, r3
 80046a2:	4770      	bx	lr

080046a4 <__retarget_lock_acquire_recursive>:
 80046a4:	4770      	bx	lr

080046a6 <__retarget_lock_release_recursive>:
 80046a6:	4770      	bx	lr

080046a8 <_init>:
 80046a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80046aa:	bf00      	nop
 80046ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80046ae:	bc08      	pop	{r3}
 80046b0:	469e      	mov	lr, r3
 80046b2:	4770      	bx	lr

080046b4 <_fini>:
 80046b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80046b6:	bf00      	nop
 80046b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80046ba:	bc08      	pop	{r3}
 80046bc:	469e      	mov	lr, r3
 80046be:	4770      	bx	lr
