Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot otter_tb_behav xil_defaultlib.otter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [VRFC 10-2649] an enum variable may only be assigned the same enum typed variable or one of its values [C:/Users/Eric/CodeProjects/CPE233/RISCV_Otter/RISCV_Otter.srcs/sources_1/new/CU_Decoder.sv:51]
WARNING: [VRFC 10-2649] an enum variable may only be assigned the same enum typed variable or one of its values [C:/Users/Eric/CodeProjects/CPE233/RISCV_Otter/RISCV_Otter.srcs/sources_1/new/CU_Decoder.sv:63]
WARNING: [VRFC 10-2649] an enum variable may only be assigned the same enum typed variable or one of its values [C:/Users/Eric/CodeProjects/CPE233/RISCV_Otter/RISCV_Otter.srcs/sources_1/new/CU_FSM.sv:85]
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DBounce(n=5)
Compiling module xil_defaultlib.one_shot_bdir(n=3)
Compiling module xil_defaultlib.CU_Decoder
Compiling module xil_defaultlib.CU_FSM
Compiling module xil_defaultlib.reg_nb(n=32)
Compiling module xil_defaultlib.mux_8t1_nb(n=32)
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.mux_4t1_nb(n=32)
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.OTTER_ALU
Compiling module xil_defaultlib.CSR
Compiling module xil_defaultlib.OTTER_MCU
Compiling module xil_defaultlib.OTTER_Wrapper
Compiling module xil_defaultlib.otter_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot otter_tb_behav
