0.7
2020.2
May  7 2023
15:24:31
C:/Users/CHINMAYA GANAPATHI K/.Xilinx/4-Bit Synchronous Up Counter/4-Bit Synchronous Up Counter.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,,,,,,,
C:/Users/CHINMAYA GANAPATHI K/.Xilinx/4-Bit Synchronous Up Counter/4-Bit Synchronous Up Counter.srcs/sim_1/new/tb_up_counter_4bit.v,1766322730,verilog,,,,tb_up_counter_4bit,,,,,,,,
C:/Users/CHINMAYA GANAPATHI K/.Xilinx/4-Bit Synchronous Up Counter/4-Bit Synchronous Up Counter.srcs/sources_1/new/up_counter_4bit.v,1766322667,verilog,,C:/Users/CHINMAYA GANAPATHI K/.Xilinx/4-Bit Synchronous Up Counter/4-Bit Synchronous Up Counter.srcs/sim_1/new/tb_up_counter_4bit.v,,up_counter_4bit,,,,,,,,
