// Seed: 440100356
module module_0 (
    output wor id_0,
    input uwire id_1,
    output tri0 id_2,
    input wand id_3,
    input wor id_4,
    output supply1 id_5,
    output tri0 id_6,
    input uwire id_7,
    output supply0 id_8,
    input uwire id_9,
    input wor id_10,
    input tri0 id_11,
    input tri1 id_12,
    input wor id_13,
    input tri1 id_14,
    output supply0 id_15,
    input supply0 id_16
);
  if (-1'h0 - -1) assign id_2 = 1;
endmodule
module module_1 (
    input tri0 id_0,
    input supply1 id_1,
    input tri id_2,
    input tri1 id_3,
    input wand id_4,
    id_16,
    output uwire id_5,
    inout wand id_6,
    input uwire id_7,
    input uwire id_8,
    output tri0 id_9,
    input supply0 id_10,
    input wand id_11,
    input wire id_12,
    output supply0 id_13,
    output uwire id_14
);
  wire id_17;
  assign id_6 = -1'd0 < 1 == -1;
  module_0 modCall_1 (
      id_6,
      id_11,
      id_13,
      id_12,
      id_1,
      id_5,
      id_13,
      id_12,
      id_6,
      id_7,
      id_4,
      id_2,
      id_10,
      id_0,
      id_1,
      id_13,
      id_2
  );
  assign modCall_1.id_8 = 0;
  wire id_18, id_19;
endmodule
