// Seed: 4275600596
module module_0 #(
    parameter id_8 = 32'd55,
    parameter id_9 = 32'd14
) (
    output tri id_0,
    output logic id_1,
    output tri1 id_2,
    output supply0 id_3
);
  wire id_5, id_6, id_7;
  parameter id_8 = 1;
  assign id_0 = 1;
  always id_1 = 1;
  logic _id_9;
  assign id_2 = -1;
  wire [1 : id_8] id_10;
  assign module_1.id_5 = 0;
  localparam id_11 = 1'b0;
  wire id_12 [1  +  id_9 : -1 'd0];
  wire id_13;
  localparam id_14 = (1);
  wire id_15;
endmodule
module module_1 (
    input uwire id_0,
    input tri1 id_1,
    output tri id_2,
    output logic id_3,
    output logic id_4,
    input wor id_5,
    output supply1 id_6,
    input tri1 id_7,
    input wor id_8
);
  assign id_6 = id_8;
  always
    if (1)
      if ((-1'b0) || -1'b0) id_3 <= id_8;
      else begin : LABEL_0
        id_4 <= -1;
      end
  logic id_10;
  wire [1 : -1 'd0] id_11;
  module_0 modCall_1 (
      id_2,
      id_4,
      id_6,
      id_6
  );
  wire id_12;
endmodule
