
*** Running vivado
    with args -log main_fifo_bigfir.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source main_fifo_bigfir.tcl -notrace


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source main_fifo_bigfir.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1264.125 ; gain = 5.961 ; free physical = 6609 ; free virtual = 13775
Command: link_design -top main_fifo_bigfir -part xc7a100tfgg484-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tfgg484-2
INFO: [Project 1-454] Reading design checkpoint '/home/alex/workspace/echoscanner-300/soft/hello_world_echoscanner_400/hello_world_echoscanner_400.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'inst'
Netlist sorting complete. Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.57 . Memory (MB): peak = 1776.570 ; gain = 0.000 ; free physical = 6109 ; free virtual = 13280
INFO: [Netlist 29-17] Analyzing 14583 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/alex/workspace/echoscanner-300/soft/hello_world_echoscanner_400/hello_world_echoscanner_400.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'inst/inst'
Finished Parsing XDC File [/home/alex/workspace/echoscanner-300/soft/hello_world_echoscanner_400/hello_world_echoscanner_400.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'inst/inst'
Parsing XDC File [/home/alex/workspace/echoscanner-300/soft/hello_world_echoscanner_400/hello_world_echoscanner_400.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'inst/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/alex/workspace/echoscanner-300/soft/hello_world_echoscanner_400/hello_world_echoscanner_400.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/alex/workspace/echoscanner-300/soft/hello_world_echoscanner_400/hello_world_echoscanner_400.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2652.996 ; gain = 682.789 ; free physical = 5372 ; free virtual = 12563
Finished Parsing XDC File [/home/alex/workspace/echoscanner-300/soft/hello_world_echoscanner_400/hello_world_echoscanner_400.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'inst/inst'
Parsing XDC File [/home/alex/workspace/echoscanner-300/soft/hello_world_echoscanner_400/hello_world_echoscanner_400.srcs/constrs_1/new/main.xdc]
WARNING: [Constraints 18-619] A clock with name 'clk' already exists, overwriting the previous clock with the same name. [/home/alex/workspace/echoscanner-300/soft/hello_world_echoscanner_400/hello_world_echoscanner_400.srcs/constrs_1/new/main.xdc:265]
WARNING: [Vivado 12-2489] -period contains time 15.151500 which will be rounded to 15.152 to ensure it is an integer multiple of 1 picosecond [/home/alex/workspace/echoscanner-300/soft/hello_world_echoscanner_400/hello_world_echoscanner_400.srcs/constrs_1/new/main.xdc:267]
INFO: [Timing 38-2] Deriving generated clocks [/home/alex/workspace/echoscanner-300/soft/hello_world_echoscanner_400/hello_world_echoscanner_400.srcs/constrs_1/new/main.xdc:272]
Finished Parsing XDC File [/home/alex/workspace/echoscanner-300/soft/hello_world_echoscanner_400/hello_world_echoscanner_400.srcs/constrs_1/new/main.xdc]
INFO: [Project 1-1714] 31 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2738.840 ; gain = 0.000 ; free physical = 5364 ; free virtual = 12555
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

12 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:27 . Memory (MB): peak = 2738.875 ; gain = 1457.906 ; free physical = 5364 ; free virtual = 12555
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2802.871 ; gain = 63.996 ; free physical = 5363 ; free virtual = 12554

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1aa1cac9a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2802.871 ; gain = 0.000 ; free physical = 5336 ; free virtual = 12528

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1aa1cac9a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3009.668 ; gain = 0.000 ; free physical = 5080 ; free virtual = 12273

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1aa1cac9a

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3009.668 ; gain = 0.000 ; free physical = 5080 ; free virtual = 12273
Phase 1 Initialization | Checksum: 1aa1cac9a

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3009.668 ; gain = 0.000 ; free physical = 5080 ; free virtual = 12273

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1aa1cac9a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 3009.668 ; gain = 0.000 ; free physical = 5077 ; free virtual = 12270

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1aa1cac9a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 3009.668 ; gain = 0.000 ; free physical = 5076 ; free virtual = 12269
Phase 2 Timer Update And Timing Data Collection | Checksum: 1aa1cac9a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 3009.668 ; gain = 0.000 ; free physical = 5076 ; free virtual = 12269

Phase 3 Retarget
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 2 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1a2eb7790

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3009.668 ; gain = 0.000 ; free physical = 5069 ; free virtual = 12263
Retarget | Checksum: 1a2eb7790
INFO: [Opt 31-389] Phase Retarget created 11 cells and removed 13 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1a2cddbad

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 3009.668 ; gain = 0.000 ; free physical = 5069 ; free virtual = 12263
Constant propagation | Checksum: 1a2cddbad
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 200c42dcb

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 3009.668 ; gain = 0.000 ; free physical = 5068 ; free virtual = 12261
Sweep | Checksum: 200c42dcb
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 174 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 200c42dcb

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 3009.668 ; gain = 0.000 ; free physical = 5067 ; free virtual = 12261
BUFG optimization | Checksum: 200c42dcb
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 200c42dcb

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 3009.668 ; gain = 0.000 ; free physical = 5067 ; free virtual = 12261
Shift Register Optimization | Checksum: 200c42dcb
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 200c42dcb

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 3009.668 ; gain = 0.000 ; free physical = 5067 ; free virtual = 12261
Post Processing Netlist | Checksum: 200c42dcb
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 25222022f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 3009.668 ; gain = 0.000 ; free physical = 5063 ; free virtual = 12257

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3009.668 ; gain = 0.000 ; free physical = 5063 ; free virtual = 12257
Phase 9.2 Verifying Netlist Connectivity | Checksum: 25222022f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 3009.668 ; gain = 0.000 ; free physical = 5063 ; free virtual = 12257
Phase 9 Finalization | Checksum: 25222022f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 3009.668 ; gain = 0.000 ; free physical = 5063 ; free virtual = 12257
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              11  |              13  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |             174  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 25222022f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 3009.668 ; gain = 0.000 ; free physical = 5063 ; free virtual = 12257
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3009.668 ; gain = 0.000 ; free physical = 5063 ; free virtual = 12257

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 90 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 64 newly gated: 54 Total Ports: 180
Number of Flops added for Enable Generation: 5

Ending PowerOpt Patch Enables Task | Checksum: 2753227a9

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.58 . Memory (MB): peak = 3739.957 ; gain = 0.000 ; free physical = 4497 ; free virtual = 11704
Ending Power Optimization Task | Checksum: 2753227a9

Time (s): cpu = 00:00:35 ; elapsed = 00:00:11 . Memory (MB): peak = 3739.957 ; gain = 730.289 ; free physical = 4497 ; free virtual = 11704

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 200ed9ea4

Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 3739.957 ; gain = 0.000 ; free physical = 4490 ; free virtual = 11696
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3739.957 ; gain = 0.000 ; free physical = 4490 ; free virtual = 11696
Ending Final Cleanup Task | Checksum: 200ed9ea4

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 3739.957 ; gain = 0.000 ; free physical = 4490 ; free virtual = 11696

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3739.957 ; gain = 0.000 ; free physical = 4490 ; free virtual = 11696
Ending Netlist Obfuscation Task | Checksum: 200ed9ea4

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3739.957 ; gain = 0.000 ; free physical = 4490 ; free virtual = 11696
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:25 ; elapsed = 00:00:36 . Memory (MB): peak = 3739.957 ; gain = 1001.082 ; free physical = 4490 ; free virtual = 11696
INFO: [runtcl-4] Executing : report_drc -file main_fifo_bigfir_drc_opted.rpt -pb main_fifo_bigfir_drc_opted.pb -rpx main_fifo_bigfir_drc_opted.rpx
Command: report_drc -file main_fifo_bigfir_drc_opted.rpt -pb main_fifo_bigfir_drc_opted.pb -rpx main_fifo_bigfir_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/alex/workspace/echoscanner-300/soft/hello_world_echoscanner_400/hello_world_echoscanner_400.runs/impl_1/main_fifo_bigfir_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3739.957 ; gain = 0.000 ; free physical = 4486 ; free virtual = 11694
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3739.957 ; gain = 0.000 ; free physical = 4486 ; free virtual = 11694
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3739.957 ; gain = 0.000 ; free physical = 4482 ; free virtual = 11699
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3739.957 ; gain = 0.000 ; free physical = 4482 ; free virtual = 11699
Wrote Device Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00 . Memory (MB): peak = 3739.957 ; gain = 0.000 ; free physical = 4482 ; free virtual = 11699
Write Physdb Complete: Time (s): cpu = 00:00:00.9 ; elapsed = 00:00:00.2 . Memory (MB): peak = 3739.957 ; gain = 0.000 ; free physical = 4482 ; free virtual = 11699
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.29 . Memory (MB): peak = 3739.957 ; gain = 0.000 ; free physical = 4473 ; free virtual = 11699
INFO: [Common 17-1381] The checkpoint '/home/alex/workspace/echoscanner-300/soft/hello_world_echoscanner_400/hello_world_echoscanner_400.runs/impl_1/main_fifo_bigfir_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 3739.957 ; gain = 0.000 ; free physical = 4472 ; free virtual = 11700
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3739.957 ; gain = 0.000 ; free physical = 4472 ; free virtual = 11701
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 19c939603

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3739.957 ; gain = 0.000 ; free physical = 4472 ; free virtual = 11701
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3739.957 ; gain = 0.000 ; free physical = 4472 ; free virtual = 11701

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 387c7f4d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 3739.957 ; gain = 0.000 ; free physical = 4461 ; free virtual = 11695

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: bfcb417f

Time (s): cpu = 00:00:47 ; elapsed = 00:00:16 . Memory (MB): peak = 3739.957 ; gain = 0.000 ; free physical = 4423 ; free virtual = 11661

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: bfcb417f

Time (s): cpu = 00:00:47 ; elapsed = 00:00:16 . Memory (MB): peak = 3739.957 ; gain = 0.000 ; free physical = 4423 ; free virtual = 11661
Phase 1 Placer Initialization | Checksum: bfcb417f

Time (s): cpu = 00:00:47 ; elapsed = 00:00:16 . Memory (MB): peak = 3739.957 ; gain = 0.000 ; free physical = 4422 ; free virtual = 11660

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: eb3cbc57

Time (s): cpu = 00:01:05 ; elapsed = 00:00:19 . Memory (MB): peak = 3739.957 ; gain = 0.000 ; free physical = 4412 ; free virtual = 11650

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 12baa6aca

Time (s): cpu = 00:01:15 ; elapsed = 00:00:23 . Memory (MB): peak = 3739.957 ; gain = 0.000 ; free physical = 4413 ; free virtual = 11651

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 12baa6aca

Time (s): cpu = 00:01:16 ; elapsed = 00:00:23 . Memory (MB): peak = 3739.957 ; gain = 0.000 ; free physical = 4413 ; free virtual = 11651

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: af52c7c9

Time (s): cpu = 00:02:53 ; elapsed = 00:00:56 . Memory (MB): peak = 3739.957 ; gain = 0.000 ; free physical = 4422 ; free virtual = 11661

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 143 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 64 nets or LUTs. Breaked 0 LUT, combined 64 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-76] Pass 1. Identified 2 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net tx_counter_reg[11]. Replicated 18 times.
INFO: [Physopt 32-81] Processed net tx_counter_reg[10]. Replicated 18 times.
INFO: [Physopt 32-232] Optimized 2 nets. Created 36 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 36 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3739.957 ; gain = 0.000 ; free physical = 4418 ; free virtual = 11659
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3739.957 ; gain = 0.000 ; free physical = 4418 ; free virtual = 11659

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             64  |                    64  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |           36  |              0  |                     2  |           0  |           1  |  00:00:01  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           36  |             64  |                    66  |           0  |           9  |  00:00:02  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 12fb42ffd

Time (s): cpu = 00:03:06 ; elapsed = 00:01:02 . Memory (MB): peak = 3739.957 ; gain = 0.000 ; free physical = 4415 ; free virtual = 11657
Phase 2.4 Global Placement Core | Checksum: 1c9e11060

Time (s): cpu = 00:03:10 ; elapsed = 00:01:04 . Memory (MB): peak = 3739.957 ; gain = 0.000 ; free physical = 4415 ; free virtual = 11657
Phase 2 Global Placement | Checksum: 1c9e11060

Time (s): cpu = 00:03:10 ; elapsed = 00:01:04 . Memory (MB): peak = 3739.957 ; gain = 0.000 ; free physical = 4415 ; free virtual = 11657

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2241424ab

Time (s): cpu = 00:03:24 ; elapsed = 00:01:07 . Memory (MB): peak = 3739.957 ; gain = 0.000 ; free physical = 4415 ; free virtual = 11657

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 24ef25f29

Time (s): cpu = 00:04:06 ; elapsed = 00:01:27 . Memory (MB): peak = 3739.957 ; gain = 0.000 ; free physical = 4415 ; free virtual = 11657

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1862968e2

Time (s): cpu = 00:04:08 ; elapsed = 00:01:28 . Memory (MB): peak = 3739.957 ; gain = 0.000 ; free physical = 4422 ; free virtual = 11664

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 18b0613ce

Time (s): cpu = 00:04:08 ; elapsed = 00:01:28 . Memory (MB): peak = 3739.957 ; gain = 0.000 ; free physical = 4423 ; free virtual = 11665

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 25ab393c5

Time (s): cpu = 00:04:52 ; elapsed = 00:01:36 . Memory (MB): peak = 3739.957 ; gain = 0.000 ; free physical = 4438 ; free virtual = 11680

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1e73769ca

Time (s): cpu = 00:05:02 ; elapsed = 00:01:45 . Memory (MB): peak = 3739.957 ; gain = 0.000 ; free physical = 4437 ; free virtual = 11679

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 29292500a

Time (s): cpu = 00:05:06 ; elapsed = 00:01:49 . Memory (MB): peak = 3739.957 ; gain = 0.000 ; free physical = 4434 ; free virtual = 11676

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 257476fae

Time (s): cpu = 00:05:06 ; elapsed = 00:01:49 . Memory (MB): peak = 3739.957 ; gain = 0.000 ; free physical = 4434 ; free virtual = 11675

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 2805646d8

Time (s): cpu = 00:05:56 ; elapsed = 00:01:59 . Memory (MB): peak = 3739.957 ; gain = 0.000 ; free physical = 4423 ; free virtual = 11665
Phase 3 Detail Placement | Checksum: 2805646d8

Time (s): cpu = 00:05:56 ; elapsed = 00:01:59 . Memory (MB): peak = 3739.957 ; gain = 0.000 ; free physical = 4422 ; free virtual = 11665

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2127a68ea

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.483 | TNS=-1.828 |
Phase 1 Physical Synthesis Initialization | Checksum: 14b688120

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 3739.957 ; gain = 0.000 ; free physical = 4425 ; free virtual = 11668
INFO: [Place 46-33] Processed net genblk3[378].summer/fir_out_valid, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net mic_data_imag[334][0]_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 2 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 2, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 14b688120

Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 3739.957 ; gain = 0.000 ; free physical = 4423 ; free virtual = 11666
Phase 4.1.1.1 BUFG Insertion | Checksum: 2127a68ea

Time (s): cpu = 00:07:08 ; elapsed = 00:02:24 . Memory (MB): peak = 3739.957 ; gain = 0.000 ; free physical = 4423 ; free virtual = 11665

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.483. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 199eedc3b

Time (s): cpu = 00:08:18 ; elapsed = 00:02:48 . Memory (MB): peak = 3739.957 ; gain = 0.000 ; free physical = 4422 ; free virtual = 11665

Time (s): cpu = 00:08:18 ; elapsed = 00:02:48 . Memory (MB): peak = 3739.957 ; gain = 0.000 ; free physical = 4422 ; free virtual = 11665
Phase 4.1 Post Commit Optimization | Checksum: 199eedc3b

Time (s): cpu = 00:08:18 ; elapsed = 00:02:49 . Memory (MB): peak = 3739.957 ; gain = 0.000 ; free physical = 4422 ; free virtual = 11665

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 199eedc3b

Time (s): cpu = 00:08:19 ; elapsed = 00:02:50 . Memory (MB): peak = 3739.957 ; gain = 0.000 ; free physical = 4422 ; free virtual = 11665

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 199eedc3b

Time (s): cpu = 00:08:20 ; elapsed = 00:02:50 . Memory (MB): peak = 3739.957 ; gain = 0.000 ; free physical = 4422 ; free virtual = 11665
Phase 4.3 Placer Reporting | Checksum: 199eedc3b

Time (s): cpu = 00:08:20 ; elapsed = 00:02:51 . Memory (MB): peak = 3739.957 ; gain = 0.000 ; free physical = 4422 ; free virtual = 11665

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3739.957 ; gain = 0.000 ; free physical = 4422 ; free virtual = 11665

Time (s): cpu = 00:08:20 ; elapsed = 00:02:51 . Memory (MB): peak = 3739.957 ; gain = 0.000 ; free physical = 4422 ; free virtual = 11665
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 20710f7f6

Time (s): cpu = 00:08:21 ; elapsed = 00:02:51 . Memory (MB): peak = 3739.957 ; gain = 0.000 ; free physical = 4422 ; free virtual = 11665
Ending Placer Task | Checksum: 19de61228

Time (s): cpu = 00:08:22 ; elapsed = 00:02:52 . Memory (MB): peak = 3739.957 ; gain = 0.000 ; free physical = 4422 ; free virtual = 11665
86 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:08:28 ; elapsed = 00:02:54 . Memory (MB): peak = 3739.957 ; gain = 0.000 ; free physical = 4422 ; free virtual = 11665
INFO: [runtcl-4] Executing : report_io -file main_fifo_bigfir_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.31 . Memory (MB): peak = 3739.957 ; gain = 0.000 ; free physical = 4412 ; free virtual = 11655
INFO: [runtcl-4] Executing : report_utilization -file main_fifo_bigfir_utilization_placed.rpt -pb main_fifo_bigfir_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file main_fifo_bigfir_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3739.957 ; gain = 0.000 ; free physical = 4415 ; free virtual = 11658
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.31 . Memory (MB): peak = 3739.957 ; gain = 0.000 ; free physical = 4417 ; free virtual = 11681
Wrote PlaceDB: Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 3739.957 ; gain = 0.000 ; free physical = 4331 ; free virtual = 11680
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3739.957 ; gain = 0.000 ; free physical = 4331 ; free virtual = 11680
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3739.957 ; gain = 0.000 ; free physical = 4331 ; free virtual = 11680
Wrote Netlist Cache: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3739.957 ; gain = 0.000 ; free physical = 4319 ; free virtual = 11679
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3739.957 ; gain = 0.000 ; free physical = 4319 ; free virtual = 11679
Write Physdb Complete: Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 3739.957 ; gain = 0.000 ; free physical = 4319 ; free virtual = 11679
INFO: [Common 17-1381] The checkpoint '/home/alex/workspace/echoscanner-300/soft/hello_world_echoscanner_400/hello_world_echoscanner_400.runs/impl_1/main_fifo_bigfir_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:29 ; elapsed = 00:00:12 . Memory (MB): peak = 3739.957 ; gain = 0.000 ; free physical = 4402 ; free virtual = 11674
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:49 ; elapsed = 00:00:12 . Memory (MB): peak = 3739.957 ; gain = 0.000 ; free physical = 4398 ; free virtual = 11671
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 51.46s |  WALL: 13.59s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3739.957 ; gain = 0.000 ; free physical = 4398 ; free virtual = 11671

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.483 | TNS=-0.794 |
Phase 1 Physical Synthesis Initialization | Checksum: 111d8775c

Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 3739.957 ; gain = 0.000 ; free physical = 4393 ; free virtual = 11665
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.483 | TNS=-0.794 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 111d8775c

Time (s): cpu = 00:00:24 ; elapsed = 00:00:10 . Memory (MB): peak = 3739.957 ; gain = 0.000 ; free physical = 4392 ; free virtual = 11665

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.483 | TNS=-0.794 |
INFO: [Physopt 32-702] Processed net write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_27_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ft_clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ft_clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net write_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ft_clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ft_clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.483 | TNS=-0.794 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3739.957 ; gain = 0.000 ; free physical = 4392 ; free virtual = 11665
Phase 3 Critical Path Optimization | Checksum: 111d8775c

Time (s): cpu = 00:00:28 ; elapsed = 00:00:10 . Memory (MB): peak = 3739.957 ; gain = 0.000 ; free physical = 4392 ; free virtual = 11665
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3739.957 ; gain = 0.000 ; free physical = 4392 ; free virtual = 11665
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.483 | TNS=-0.794 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  Total          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:01  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3739.957 ; gain = 0.000 ; free physical = 4392 ; free virtual = 11665
Ending Physical Synthesis Task | Checksum: 111d8775c

Time (s): cpu = 00:00:30 ; elapsed = 00:00:12 . Memory (MB): peak = 3739.957 ; gain = 0.000 ; free physical = 4392 ; free virtual = 11665
INFO: [Common 17-83] Releasing license: Implementation
109 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:20 ; elapsed = 00:00:25 . Memory (MB): peak = 3739.957 ; gain = 0.000 ; free physical = 4392 ; free virtual = 11665
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3739.957 ; gain = 0.000 ; free physical = 4392 ; free virtual = 11668
Wrote PlaceDB: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 3739.957 ; gain = 0.000 ; free physical = 4316 ; free virtual = 11685
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3739.957 ; gain = 0.000 ; free physical = 4316 ; free virtual = 11685
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3739.957 ; gain = 0.000 ; free physical = 4316 ; free virtual = 11685
Wrote Netlist Cache: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3739.957 ; gain = 0.000 ; free physical = 4305 ; free virtual = 11685
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3739.957 ; gain = 0.000 ; free physical = 4304 ; free virtual = 11685
Write Physdb Complete: Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 3739.957 ; gain = 0.000 ; free physical = 4304 ; free virtual = 11685
INFO: [Common 17-1381] The checkpoint '/home/alex/workspace/echoscanner-300/soft/hello_world_echoscanner_400/hello_world_echoscanner_400.runs/impl_1/main_fifo_bigfir_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 3739.957 ; gain = 0.000 ; free physical = 4374 ; free virtual = 11675
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: e49f662b ConstDB: 0 ShapeSum: 802df13 RouteDB: 0
Post Restoration Checksum: NetGraph: c6492fbc | NumContArr: add5bd71 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2f970e267

Time (s): cpu = 00:01:16 ; elapsed = 00:00:33 . Memory (MB): peak = 3739.957 ; gain = 0.000 ; free physical = 4359 ; free virtual = 11664

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2f970e267

Time (s): cpu = 00:01:17 ; elapsed = 00:00:34 . Memory (MB): peak = 3739.957 ; gain = 0.000 ; free physical = 4357 ; free virtual = 11662

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2f970e267

Time (s): cpu = 00:01:17 ; elapsed = 00:00:34 . Memory (MB): peak = 3739.957 ; gain = 0.000 ; free physical = 4357 ; free virtual = 11662
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 251913050

Time (s): cpu = 00:02:29 ; elapsed = 00:00:54 . Memory (MB): peak = 3739.957 ; gain = 0.000 ; free physical = 4348 ; free virtual = 11654
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.484 | TNS=-0.795 | WHS=-0.382 | THS=-1557.978|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 1fd436ab2

Time (s): cpu = 00:03:18 ; elapsed = 00:01:06 . Memory (MB): peak = 3739.957 ; gain = 0.000 ; free physical = 4339 ; free virtual = 11645
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.484 | TNS=-0.790 | WHS=N/A    | THS=N/A    |

Phase 2.4 Update Timing for Bus Skew | Checksum: 1e29c49f2

Time (s): cpu = 00:03:18 ; elapsed = 00:01:06 . Memory (MB): peak = 3739.957 ; gain = 0.000 ; free physical = 4335 ; free virtual = 11645

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 87411
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 87411
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 24790608f

Time (s): cpu = 00:03:20 ; elapsed = 00:01:07 . Memory (MB): peak = 3739.957 ; gain = 0.000 ; free physical = 4334 ; free virtual = 11645

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 24790608f

Time (s): cpu = 00:03:20 ; elapsed = 00:01:07 . Memory (MB): peak = 3739.957 ; gain = 0.000 ; free physical = 4334 ; free virtual = 11645

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 22ae71e9f

Time (s): cpu = 00:04:04 ; elapsed = 00:01:19 . Memory (MB): peak = 3739.957 ; gain = 0.000 ; free physical = 4263 ; free virtual = 11575
Phase 3 Initial Routing | Checksum: 22ae71e9f

Time (s): cpu = 00:04:04 ; elapsed = 00:01:19 . Memory (MB): peak = 3739.957 ; gain = 0.000 ; free physical = 4263 ; free virtual = 11575

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3139
 Number of Nodes with overlaps = 1459
 Number of Nodes with overlaps = 514
 Number of Nodes with overlaps = 166
 Number of Nodes with overlaps = 70
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.255 | TNS=-0.566 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1afe29f49

Time (s): cpu = 00:06:08 ; elapsed = 00:02:48 . Memory (MB): peak = 3739.957 ; gain = 0.000 ; free physical = 4259 ; free virtual = 11571

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 56
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.357 | TNS=-0.651 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 323ee2ddf

Time (s): cpu = 00:06:21 ; elapsed = 00:02:55 . Memory (MB): peak = 3739.957 ; gain = 0.000 ; free physical = 4254 ; free virtual = 11567
Phase 4 Rip-up And Reroute | Checksum: 323ee2ddf

Time (s): cpu = 00:06:21 ; elapsed = 00:02:55 . Memory (MB): peak = 3739.957 ; gain = 0.000 ; free physical = 4254 ; free virtual = 11567

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2b3156b4c

Time (s): cpu = 00:06:38 ; elapsed = 00:03:00 . Memory (MB): peak = 3739.957 ; gain = 0.000 ; free physical = 4252 ; free virtual = 11564
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.255 | TNS=-0.566 | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 22b8333b2

Time (s): cpu = 00:06:39 ; elapsed = 00:03:01 . Memory (MB): peak = 3739.957 ; gain = 0.000 ; free physical = 4252 ; free virtual = 11564

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 22b8333b2

Time (s): cpu = 00:06:39 ; elapsed = 00:03:01 . Memory (MB): peak = 3739.957 ; gain = 0.000 ; free physical = 4252 ; free virtual = 11564
Phase 5 Delay and Skew Optimization | Checksum: 22b8333b2

Time (s): cpu = 00:06:40 ; elapsed = 00:03:01 . Memory (MB): peak = 3739.957 ; gain = 0.000 ; free physical = 4251 ; free virtual = 11564

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 231172600

Time (s): cpu = 00:06:57 ; elapsed = 00:03:06 . Memory (MB): peak = 3739.957 ; gain = 0.000 ; free physical = 4260 ; free virtual = 11573
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.255 | TNS=-0.566 | WHS=-0.010 | THS=-0.010 |

Phase 6.1 Hold Fix Iter | Checksum: 1de35e6e0

Time (s): cpu = 00:06:57 ; elapsed = 00:03:06 . Memory (MB): peak = 3739.957 ; gain = 0.000 ; free physical = 4260 ; free virtual = 11573

Phase 6.2 Non Free Resource Hold Fix Iter
Phase 6.2 Non Free Resource Hold Fix Iter | Checksum: 1de797a8d

Time (s): cpu = 00:06:57 ; elapsed = 00:03:06 . Memory (MB): peak = 3739.957 ; gain = 0.000 ; free physical = 4260 ; free virtual = 11573
Phase 6 Post Hold Fix | Checksum: 1de797a8d

Time (s): cpu = 00:06:58 ; elapsed = 00:03:06 . Memory (MB): peak = 3739.957 ; gain = 0.000 ; free physical = 4260 ; free virtual = 11573

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 24.4286 %
  Global Horizontal Routing Utilization  = 20.4204 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 76.5766%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 89.1892%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X25Y138 -> INT_R_X25Y138
East Dir 1x1 Area, Max Cong = 82.3529%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 69.1176%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1de797a8d

Time (s): cpu = 00:06:58 ; elapsed = 00:03:06 . Memory (MB): peak = 3739.957 ; gain = 0.000 ; free physical = 4260 ; free virtual = 11573

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1de797a8d

Time (s): cpu = 00:06:59 ; elapsed = 00:03:07 . Memory (MB): peak = 3739.957 ; gain = 0.000 ; free physical = 4260 ; free virtual = 11573

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1d251dd46

Time (s): cpu = 00:07:08 ; elapsed = 00:03:12 . Memory (MB): peak = 3739.957 ; gain = 0.000 ; free physical = 4255 ; free virtual = 11568

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 1b1a54670

Time (s): cpu = 00:07:25 ; elapsed = 00:03:17 . Memory (MB): peak = 3739.957 ; gain = 0.000 ; free physical = 4257 ; free virtual = 11570
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.255 | TNS=-0.566 | WHS=0.052  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1b1a54670

Time (s): cpu = 00:07:26 ; elapsed = 00:03:17 . Memory (MB): peak = 3739.957 ; gain = 0.000 ; free physical = 4257 ; free virtual = 11570
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 3e398ac2

Time (s): cpu = 00:07:28 ; elapsed = 00:03:20 . Memory (MB): peak = 3739.957 ; gain = 0.000 ; free physical = 4253 ; free virtual = 11566
Ending Routing Task | Checksum: 3e398ac2

Time (s): cpu = 00:07:30 ; elapsed = 00:03:21 . Memory (MB): peak = 3739.957 ; gain = 0.000 ; free physical = 4253 ; free virtual = 11566

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
125 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:07:38 ; elapsed = 00:03:26 . Memory (MB): peak = 3739.957 ; gain = 0.000 ; free physical = 4253 ; free virtual = 11566
INFO: [runtcl-4] Executing : report_drc -file main_fifo_bigfir_drc_routed.rpt -pb main_fifo_bigfir_drc_routed.pb -rpx main_fifo_bigfir_drc_routed.rpx
Command: report_drc -file main_fifo_bigfir_drc_routed.rpt -pb main_fifo_bigfir_drc_routed.pb -rpx main_fifo_bigfir_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/alex/workspace/echoscanner-300/soft/hello_world_echoscanner_400/hello_world_echoscanner_400.runs/impl_1/main_fifo_bigfir_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:30 ; elapsed = 00:00:06 . Memory (MB): peak = 3784.191 ; gain = 44.234 ; free physical = 4246 ; free virtual = 11559
INFO: [runtcl-4] Executing : report_methodology -file main_fifo_bigfir_methodology_drc_routed.rpt -pb main_fifo_bigfir_methodology_drc_routed.pb -rpx main_fifo_bigfir_methodology_drc_routed.rpx
Command: report_methodology -file main_fifo_bigfir_methodology_drc_routed.rpt -pb main_fifo_bigfir_methodology_drc_routed.pb -rpx main_fifo_bigfir_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/alex/workspace/echoscanner-300/soft/hello_world_echoscanner_400/hello_world_echoscanner_400.runs/impl_1/main_fifo_bigfir_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:02:03 ; elapsed = 00:00:27 . Memory (MB): peak = 3784.191 ; gain = 0.000 ; free physical = 4257 ; free virtual = 11570
INFO: [runtcl-4] Executing : report_power -file main_fifo_bigfir_power_routed.rpt -pb main_fifo_bigfir_power_summary_routed.pb -rpx main_fifo_bigfir_power_routed.rpx
Command: report_power -file main_fifo_bigfir_power_routed.rpt -pb main_fifo_bigfir_power_summary_routed.pb -rpx main_fifo_bigfir_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
135 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:58 ; elapsed = 00:00:15 . Memory (MB): peak = 3784.191 ; gain = 0.000 ; free physical = 4265 ; free virtual = 11585
INFO: [runtcl-4] Executing : report_route_status -file main_fifo_bigfir_route_status.rpt -pb main_fifo_bigfir_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file main_fifo_bigfir_timing_summary_routed.rpt -pb main_fifo_bigfir_timing_summary_routed.pb -rpx main_fifo_bigfir_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file main_fifo_bigfir_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file main_fifo_bigfir_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file main_fifo_bigfir_bus_skew_routed.rpt -pb main_fifo_bigfir_bus_skew_routed.pb -rpx main_fifo_bigfir_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3784.191 ; gain = 0.000 ; free physical = 4199 ; free virtual = 11523
Wrote PlaceDB: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 3784.191 ; gain = 0.000 ; free physical = 4109 ; free virtual = 11527
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3784.191 ; gain = 0.000 ; free physical = 4109 ; free virtual = 11527
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.78 . Memory (MB): peak = 3784.191 ; gain = 0.000 ; free physical = 4096 ; free virtual = 11526
Wrote Netlist Cache: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3784.191 ; gain = 0.000 ; free physical = 4084 ; free virtual = 11526
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3784.191 ; gain = 0.000 ; free physical = 4084 ; free virtual = 11526
Write Physdb Complete: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 3784.191 ; gain = 0.000 ; free physical = 4084 ; free virtual = 11526
INFO: [Common 17-1381] The checkpoint '/home/alex/workspace/echoscanner-300/soft/hello_world_echoscanner_400/hello_world_echoscanner_400.runs/impl_1/main_fifo_bigfir_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 3784.191 ; gain = 0.000 ; free physical = 4172 ; free virtual = 11526
Command: write_bitstream -force main_fifo_bigfir.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 7373888 bits.
Writing bitstream ./main_fifo_bigfir.bit...
Writing bitstream ./main_fifo_bigfir.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:46 ; elapsed = 00:00:31 . Memory (MB): peak = 4189.898 ; gain = 405.707 ; free physical = 3751 ; free virtual = 11116
INFO: [Common 17-206] Exiting Vivado at Mon Oct 28 13:23:36 2024...
