

<!-- Generated by Doxygen 1.7.4 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_9fd71c1ac00056e7d855336b2291c56c.html">bertos</a>      </li>
      <li class="navelem"><a class="el" href="dir_a5de7543e32a5f073daa04f8834eb5fd.html">cpu</a>      </li>
      <li class="navelem"><a class="el" href="dir_3ade2df878d06c00b7da75ebdc1e74f5.html">arm</a>      </li>
      <li class="navelem"><a class="el" href="dir_4e24aa2b91963f20d8274bc66d08b02f.html">io</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">at91_tc.h</div>  </div>
</div>
<div class="contents">
<a href="at91__tc_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 
<a name="l00040"></a>00040 <span class="comment">/*</span>
<a name="l00041"></a>00041 <span class="comment"> * Copyright (C) 2005-2006 by egnite Software GmbH. All rights reserved.</span>
<a name="l00042"></a>00042 <span class="comment"> *</span>
<a name="l00043"></a>00043 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00044"></a>00044 <span class="comment"> * modification, are permitted provided that the following conditions</span>
<a name="l00045"></a>00045 <span class="comment"> * are met:</span>
<a name="l00046"></a>00046 <span class="comment"> *</span>
<a name="l00047"></a>00047 <span class="comment"> * 1. Redistributions of source code must retain the above copyright</span>
<a name="l00048"></a>00048 <span class="comment"> *    notice, this list of conditions and the following disclaimer.</span>
<a name="l00049"></a>00049 <span class="comment"> * 2. Redistributions in binary form must reproduce the above copyright</span>
<a name="l00050"></a>00050 <span class="comment"> *    notice, this list of conditions and the following disclaimer in the</span>
<a name="l00051"></a>00051 <span class="comment"> *    documentation and/or other materials provided with the distribution.</span>
<a name="l00052"></a>00052 <span class="comment"> * 3. Neither the name of the copyright holders nor the names of</span>
<a name="l00053"></a>00053 <span class="comment"> *    contributors may be used to endorse or promote products derived</span>
<a name="l00054"></a>00054 <span class="comment"> *    from this software without specific prior written permission.</span>
<a name="l00055"></a>00055 <span class="comment"> *</span>
<a name="l00056"></a>00056 <span class="comment"> * THIS SOFTWARE IS PROVIDED BY EGNITE SOFTWARE GMBH AND CONTRIBUTORS</span>
<a name="l00057"></a>00057 <span class="comment"> * ``AS IS&#39;&#39; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span>
<a name="l00058"></a>00058 <span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS</span>
<a name="l00059"></a>00059 <span class="comment"> * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL EGNITE</span>
<a name="l00060"></a>00060 <span class="comment"> * SOFTWARE GMBH OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,</span>
<a name="l00061"></a>00061 <span class="comment"> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,</span>
<a name="l00062"></a>00062 <span class="comment"> * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS</span>
<a name="l00063"></a>00063 <span class="comment"> * OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED</span>
<a name="l00064"></a>00064 <span class="comment"> * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,</span>
<a name="l00065"></a>00065 <span class="comment"> * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF</span>
<a name="l00066"></a>00066 <span class="comment"> * THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF</span>
<a name="l00067"></a>00067 <span class="comment"> * SUCH DAMAGE.</span>
<a name="l00068"></a>00068 <span class="comment"> *</span>
<a name="l00069"></a>00069 <span class="comment"> * For additional information see http://www.ethernut.de/</span>
<a name="l00070"></a>00070 <span class="comment"> */</span>
<a name="l00071"></a>00071 
<a name="l00072"></a>00072 <span class="preprocessor">#ifndef AT91_TC_H</span>
<a name="l00073"></a>00073 <span class="preprocessor"></span><span class="preprocessor">#define AT91_TC_H</span>
<a name="l00074"></a>00074 <span class="preprocessor"></span>
<a name="l00075"></a>00075 
<a name="l00079"></a><a class="code" href="at91__tc_8h.html#a45596cd88403b5409358f094e81dc5c7">00079</a> <span class="preprocessor">#define TC_TC0_OFF              0x00000000     ///&lt; Channel 0 control register offset.</span>
<a name="l00080"></a><a class="code" href="at91__tc_8h.html#affccc3740f4db45abceb2792f635c237">00080</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_TC1_OFF              0x00000040     ///&lt; Channel 1 control register offset.</span>
<a name="l00081"></a><a class="code" href="at91__tc_8h.html#abea2b2400b33f46d11625442d68f7c48">00081</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_TC2_OFF              0x00000080     ///&lt; Channel 2 control register offset.</span>
<a name="l00082"></a><a class="code" href="at91__tc_8h.html#a2c1d0ffaa22b887b397b6d2cd45a7f56">00082</a> <span class="preprocessor"></span><span class="preprocessor">#define TC0_CCR         (*((reg32_t *)(TC_BASE + TC_TC0_OFF))) ///&lt; Channel 0 control register address.</span>
<a name="l00083"></a><a class="code" href="at91__tc_8h.html#a7880ff5ddcc25e149a53a0a035d8197f">00083</a> <span class="preprocessor"></span><span class="preprocessor">#define TC1_CCR         (*((reg32_t *)(TC_BASE + TC_TC1_OFF))) ///&lt; Channel 1 control register address.</span>
<a name="l00084"></a><a class="code" href="at91__tc_8h.html#a8815563e4922ca09713e4409a762908b">00084</a> <span class="preprocessor"></span><span class="preprocessor">#define TC2_CCR         (*((reg32_t *)(TC_BASE + TC_TC2_OFF))) ///&lt; Channel 2 control register address.</span>
<a name="l00085"></a><a class="code" href="at91__tc_8h.html#a528d19caa388df147ca8fae91be193d5">00085</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CLKEN                         0      ///&lt; Clock enable command.</span>
<a name="l00086"></a><a class="code" href="at91__tc_8h.html#a3df09901adc358c3af7a72843af1c24e">00086</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CLKDIS                        1      ///&lt; Clock disable command.</span>
<a name="l00087"></a><a class="code" href="at91__tc_8h.html#afcebd8f6e7bef145922d447059a1554b">00087</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_SWTRG                         2      ///&lt; Software trigger command.</span>
<a name="l00088"></a>00088 <span class="preprocessor"></span>
<a name="l00092"></a><a class="code" href="at91__tc_8h.html#a0ef2467384ea165b1481815e7f462b47">00092</a> <span class="preprocessor">#define TC_CMR_OFF              0x00000004      ///&lt; Mode register offset.</span>
<a name="l00093"></a><a class="code" href="at91__tc_8h.html#afd104aa8e4ef862f390414010a688269">00093</a> <span class="preprocessor"></span><span class="preprocessor">#define TC0_CMR         (*((reg32_t *)(TC_BASE + TC_TC0_OFF + TC_CMR_OFF))) ///&lt; Channel 0 mode register address.</span>
<a name="l00094"></a><a class="code" href="at91__tc_8h.html#a3aae40bd5ffe69026c675780f7bad660">00094</a> <span class="preprocessor"></span><span class="preprocessor">#define TC1_CMR         (*((reg32_t *)(TC_BASE + TC_TC1_OFF + TC_CMR_OFF))) ///&lt; Channel 1 mode register address.</span>
<a name="l00095"></a><a class="code" href="at91__tc_8h.html#a681e8a768f7e5f653f1ec977ece0d9d2">00095</a> <span class="preprocessor"></span><span class="preprocessor">#define TC2_CMR         (*((reg32_t *)(TC_BASE + TC_TC2_OFF + TC_CMR_OFF))) ///&lt; Channel 2 mode register address.</span>
<a name="l00096"></a>00096 <span class="preprocessor"></span>
<a name="l00097"></a><a class="code" href="at91__tc_8h.html#a8e57a9b816b59f3f11881ec70b67852f">00097</a> <span class="preprocessor">#define TC_CLKS_MASK            0x00000007      ///&lt; Clock selection mask.</span>
<a name="l00098"></a><a class="code" href="at91__tc_8h.html#a941d65c427a054ebad1d3b824dbcef54">00098</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CLKS_MCK2            0x00000000      ///&lt; Selects MCK / 2.</span>
<a name="l00099"></a><a class="code" href="at91__tc_8h.html#abbf6a3c1652968c7c86b2d20c7412b4f">00099</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CLKS_MCK8            0x00000001      ///&lt; Selects MCK / 8.</span>
<a name="l00100"></a><a class="code" href="at91__tc_8h.html#aa9e71234b842c1b0e5da21c435f1159e">00100</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CLKS_MCK32           0x00000002      ///&lt; Selects MCK / 32.</span>
<a name="l00101"></a><a class="code" href="at91__tc_8h.html#a09aa88fce6c18f46687cb56d48aac040">00101</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CLKS_MCK128          0x00000003      ///&lt; Selects MCK / 128.</span>
<a name="l00102"></a><a class="code" href="at91__tc_8h.html#a0bd3ab7cfaffea6fa2400a62220f955f">00102</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CLKS_MCK1024         0x00000004      ///&lt; Selects MCK / 1024.</span>
<a name="l00103"></a><a class="code" href="at91__tc_8h.html#a8265eb15aeddddef13913e6c6e2c8154">00103</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CLKS_XC0             0x00000005      ///&lt; Selects external clock 0.</span>
<a name="l00104"></a><a class="code" href="at91__tc_8h.html#a2a5ff49ef1cfbe4ad9a46a74a93fd27a">00104</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CLKS_XC1             0x00000006      ///&lt; Selects external clock 1.</span>
<a name="l00105"></a><a class="code" href="at91__tc_8h.html#a3eb08c0556324e90a25e572d045af9e1">00105</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CLKS_XC2             0x00000007      ///&lt; Selects external clock 2.</span>
<a name="l00106"></a>00106 <span class="preprocessor"></span>
<a name="l00107"></a><a class="code" href="at91__tc_8h.html#a31a846b69120016726e82256ae096410">00107</a> <span class="preprocessor">#define TC_CLKI                          3      ///&lt; Increments on falling edge.</span>
<a name="l00108"></a>00108 <span class="preprocessor"></span>
<a name="l00109"></a><a class="code" href="at91__tc_8h.html#a19e8b49380ed910f87276a5df1ceb754">00109</a> <span class="preprocessor">#define TC_BURST_MASK           0x00000030      ///&lt; Burst signal selection mask.</span>
<a name="l00110"></a><a class="code" href="at91__tc_8h.html#aaf333e67e5707ae849d75d0e8649a189">00110</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_BURST_NONE           0x00000000      ///&lt; Clock is not gated by an external signal.</span>
<a name="l00111"></a><a class="code" href="at91__tc_8h.html#a519b9e275a6c6a732f32a8a2ef75671e">00111</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_BUSRT_XC0            0x00000010      ///&lt; ANDed with external clock 0.</span>
<a name="l00112"></a><a class="code" href="at91__tc_8h.html#a88ca4e8418298a379d1faedfc144b6e8">00112</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_BURST_XC1            0x00000020      ///&lt; ANDed with external clock 1.</span>
<a name="l00113"></a><a class="code" href="at91__tc_8h.html#a2b9fa6d6ac7635947ba23b000be259b4">00113</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_BURST_XC2            0x00000030      ///&lt; ANDed with external clock 2.</span>
<a name="l00114"></a>00114 <span class="preprocessor"></span>
<a name="l00115"></a>00115 
<a name="l00116"></a>00116 
<a name="l00117"></a><a class="code" href="at91__tc_8h.html#ab25fc25035091fc7a07bdd50485ca2b4">00117</a> <span class="preprocessor">#define TC_WAVE                         15      ///&lt; Selects waveform mode.</span>
<a name="l00118"></a>00118 <span class="preprocessor"></span><span class="comment">//To select capture mode you must set TC_WAVE bit to 0.</span>
<a name="l00119"></a>00119 <span class="comment">//#define TC_CAPT                         15      ///&lt; Selects capture mode.</span>
<a name="l00120"></a>00120 
<a name="l00124"></a><a class="code" href="at91__tc_8h.html#ab0a7259eb672292357f2d785c532a208">00124</a> <span class="preprocessor">#define TC_CPCTRG                       14      ///&lt; RC Compare Enable Trigger Enable.</span>
<a name="l00125"></a><a class="code" href="at91__tc_8h.html#a088edefc37abff9c284e672a66ef76eb">00125</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_LDBSTOP                       6      ///&lt; Counter clock stopped on RB loading.</span>
<a name="l00126"></a><a class="code" href="at91__tc_8h.html#a09b4664f86e7813c687dc751c85864cb">00126</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_LDBDIS                        7      ///&lt; Counter clock disabled on RB loading.</span>
<a name="l00127"></a>00127 <span class="preprocessor"></span>
<a name="l00128"></a><a class="code" href="at91__tc_8h.html#abb9d97bfe5d33fcc1da52f5f4be024e9">00128</a> <span class="preprocessor">#define TC_ETRGEDG_MASK         0x00000300      ///&lt; External trigger edge selection mask.</span>
<a name="l00129"></a><a class="code" href="at91__tc_8h.html#a56ee27a31ae7aafd122c4e8cfaa49fe1">00129</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_ETRGEDG_RISING_EDGE  0x00000100      ///&lt; Trigger on external rising edge.</span>
<a name="l00130"></a><a class="code" href="at91__tc_8h.html#a2ae0f2a736a19284a64110e296e04773">00130</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_ETRGEDG_FALLING_EDGE 0x00000200      ///&lt; Trigger on external falling edge.</span>
<a name="l00131"></a><a class="code" href="at91__tc_8h.html#ab9f64d9bd7363c2e77dbe6b91424e5b4">00131</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_ETRGEDG_BOTH_EDGE    0x00000300      ///&lt; Trigger on both external edges.</span>
<a name="l00132"></a>00132 <span class="preprocessor"></span>
<a name="l00133"></a><a class="code" href="at91__tc_8h.html#aa04d043b0b8413e6ff5f6c2329bbf436">00133</a> <span class="preprocessor">#define TC_ABETRG_MASK          0x00000400      ///&lt; TIOA or TIOB external trigger selection mask.</span>
<a name="l00134"></a><a class="code" href="at91__tc_8h.html#ac2d0fec0f219cd53d5769819b2319dc0">00134</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_ABETRG_TIOA                  10      ///&lt; TIOA used as an external trigger.</span>
<a name="l00135"></a>00135 <span class="preprocessor"></span><span class="comment">//To use external trigger TIOB you must set TC_ABETRG_TIOA bit to 0.</span>
<a name="l00136"></a>00136 <span class="comment">//#define TC_ABETRG_TIOB                  10      ///&lt; TIOB used as an external trigger.</span>
<a name="l00137"></a>00137 
<a name="l00138"></a>00138 
<a name="l00139"></a><a class="code" href="at91__tc_8h.html#a2cd1dcb8278a9def428c92457320c13f">00139</a> <span class="preprocessor">#define TC_LDRA_MASK            0x00030000      ///&lt; RA loading selection mask.</span>
<a name="l00140"></a><a class="code" href="at91__tc_8h.html#a408ad9ed9da660d83dd57218f7af8b69">00140</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_LDRA_RISING_EDGE     0x00010000      ///&lt; Load RA on rising edge of TIOA.</span>
<a name="l00141"></a><a class="code" href="at91__tc_8h.html#a271dd1de942568d0bb5683b6658439b4">00141</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_LDRA_FALLING_EDGE    0x00020000      ///&lt; Load RA on falling edge of TIOA.</span>
<a name="l00142"></a><a class="code" href="at91__tc_8h.html#a4e51acb5ec17355218ad63feb2c3abd6">00142</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_LDRA_BOTH_EDGE       0x00030000      ///&lt; Load RA on any edge of TIOA.</span>
<a name="l00143"></a>00143 <span class="preprocessor"></span>
<a name="l00144"></a><a class="code" href="at91__tc_8h.html#aa3de402aa9f8bc54fcbb6f1489086951">00144</a> <span class="preprocessor">#define TC_LDRB_MASK            0x000C0000      ///&lt; RB loading selection mask.</span>
<a name="l00145"></a><a class="code" href="at91__tc_8h.html#accac9ce4af8eb16deb317609b8cbfee0">00145</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_LDRB_RISING_EDGE     0x00040000      ///&lt; Load RB on rising edge of TIOA.</span>
<a name="l00146"></a><a class="code" href="at91__tc_8h.html#a4f9bd1cbcedb00b0fc1c1ded1bbcbfe9">00146</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_LDRB_FALLING_EDGE    0x00080000      ///&lt; Load RB on falling edge of TIOA.</span>
<a name="l00147"></a><a class="code" href="at91__tc_8h.html#a1c321a7fed9f6594fdfd88ab4a3b055f">00147</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_LDRB_BOTH_EDGE       0x000C0000      ///&lt; Load RB on any edge of TIOA.</span>
<a name="l00148"></a>00148 <span class="preprocessor"></span>
<a name="l00149"></a>00149 
<a name="l00153"></a><a class="code" href="at91__tc_8h.html#abe526cfe3b70c882f890a6468924ad92">00153</a> <span class="preprocessor">#define TC_CPCSTOP                       6      ///&lt; Counter clock stopped on RC compare.</span>
<a name="l00154"></a><a class="code" href="at91__tc_8h.html#a5f7304bb7f01f11c8bc02087024dd224">00154</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CPCDIS                        7      ///&lt; Counter clock disabled on RC compare.</span>
<a name="l00155"></a>00155 <span class="preprocessor"></span>
<a name="l00156"></a><a class="code" href="at91__tc_8h.html#af3b0e1385318b14f35ce165a959bc746">00156</a> <span class="preprocessor">#define TC_EEVTEDG_MASK         0x00000300      ///&lt; External event edge selection mask.</span>
<a name="l00157"></a><a class="code" href="at91__tc_8h.html#aeb6f81f26bcbe78092109d5e9328a597">00157</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_EEVTEDG_RISING_EDGE  0x00000100      ///&lt; External event on rising edge..</span>
<a name="l00158"></a><a class="code" href="at91__tc_8h.html#aa19f4bded415ee4e061b05b13579507c">00158</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_EEVTEDG_FALLING_EDGE 0x00000200      ///&lt; External event on falling edge..</span>
<a name="l00159"></a><a class="code" href="at91__tc_8h.html#a7e981d0c0e61d12bc4588da7f127e7b3">00159</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_EEVTEDG_BOTH_EDGE    0x00000300      ///&lt; External event on any edge..</span>
<a name="l00160"></a>00160 <span class="preprocessor"></span>
<a name="l00161"></a><a class="code" href="at91__tc_8h.html#a97f2597430438ad834f2aaa0e54cace6">00161</a> <span class="preprocessor">#define TC_EEVT_MASK            0x00000C00      ///&lt; External event selection mask.</span>
<a name="l00162"></a><a class="code" href="at91__tc_8h.html#abcc6e138e1705c6ff63ed1a23cc9af24">00162</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_EEVT_TIOB            0x00000000      ///&lt; TIOB selected as external event.</span>
<a name="l00163"></a><a class="code" href="at91__tc_8h.html#ac2c44e05bc7ec5f00ee3f8dd1bab804c">00163</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_EEVT_XC0             0x00000400      ///&lt; XC0 selected as external event.</span>
<a name="l00164"></a><a class="code" href="at91__tc_8h.html#af820ac80bf91228524d334d1e8991b80">00164</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_EEVT_XC1             0x00000800      ///&lt; XC1 selected as external event.</span>
<a name="l00165"></a><a class="code" href="at91__tc_8h.html#a821482af6b9edc7269dfdff98d2f1a27">00165</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_EEVT_XC2             0x00000C00      ///&lt; XC2 selected as external event.</span>
<a name="l00166"></a>00166 <span class="preprocessor"></span>
<a name="l00167"></a><a class="code" href="at91__tc_8h.html#a8d32cfd981f834979ecf368cc338c9b9">00167</a> <span class="preprocessor">#define TC_ENETRG                       12      ///&lt; External event trigger enable.</span>
<a name="l00168"></a>00168 <span class="preprocessor"></span>
<a name="l00169"></a><a class="code" href="at91__tc_8h.html#a20ec14b9787592d1038775c5215f221c">00169</a> <span class="preprocessor">#define TC_WAVSEL_MASK          0x00006000      ///&lt; Waveform selection mask.</span>
<a name="l00170"></a><a class="code" href="at91__tc_8h.html#a766c48ad563c3047397e258cd01aee1a">00170</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_WAVSEL_UP            0x00000000      ///&lt; UP mode whitout automatic trigger on RC compare.</span>
<a name="l00171"></a><a class="code" href="at91__tc_8h.html#a1bf904761b72d7c923032900699968af">00171</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_WAVSEL_UP_RC_TRG     0x00004000      ///&lt; UP mode whit automatic trigger on RC compare.</span>
<a name="l00172"></a><a class="code" href="at91__tc_8h.html#ab7420861722288d6a2122bd969cdc9b3">00172</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_WAVSEL_UPDOWN        0x00002000      ///&lt; UPDOWN mode whitout automatic trigger on RC compare.</span>
<a name="l00173"></a><a class="code" href="at91__tc_8h.html#ae25398038308f87bd6dbfc13678ccfec">00173</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_WAVSEL_UPDOWN_RC_TRG 0x00003000      ///&lt; UPDOWN mode whit automatic trigger on RC compare.</span>
<a name="l00174"></a>00174 <span class="preprocessor"></span>
<a name="l00175"></a>00175 
<a name="l00176"></a><a class="code" href="at91__tc_8h.html#aacd71db054b2160f82ecc808de07e65c">00176</a> <span class="preprocessor">#define TC_ACPA_MASK            0x00030000      ///&lt; Masks RA compare effect on TIOA.</span>
<a name="l00177"></a><a class="code" href="at91__tc_8h.html#a6ab34dfcaa2463c8ed389d3eeaf3e052">00177</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_ACPA_SET_OUTPUT      0x00010000      ///&lt; RA compare sets TIOA.</span>
<a name="l00178"></a><a class="code" href="at91__tc_8h.html#a9ad68f250d389d72c285bd7dfb1019b4">00178</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_ACPA_CLEAR_OUTPUT    0x00020000      ///&lt; RA compare clears TIOA.</span>
<a name="l00179"></a><a class="code" href="at91__tc_8h.html#a91a880c53b5143d2d46cb31973eca225">00179</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_ACPA_TOGGLE_OUTPUT   0x00030000      ///&lt; RA compare toggles TIOA.</span>
<a name="l00180"></a>00180 <span class="preprocessor"></span>
<a name="l00181"></a><a class="code" href="at91__tc_8h.html#ac641b13b93d5d20285be1fe1f35019b9">00181</a> <span class="preprocessor">#define TC_ACPC_MASK            0x000C0000      ///&lt; Masks RC compare effect on TIOA.</span>
<a name="l00182"></a><a class="code" href="at91__tc_8h.html#a9d49a30eb9168715e677d53331589b0e">00182</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_ACPC_SET_OUTPUT      0x00040000      ///&lt; RC compare sets TIOA.</span>
<a name="l00183"></a><a class="code" href="at91__tc_8h.html#afa0654fdf4b55998c2b167c4a5eb8532">00183</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_ACPC_CLEAR_OUTPUT    0x00080000      ///&lt; RC compare clears TIOA.</span>
<a name="l00184"></a><a class="code" href="at91__tc_8h.html#ac1a2cf8828d4800f1b2407a2a3135f54">00184</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_ACPC_TOGGLE_OUTPUT   0x000C0000      ///&lt; RC compare toggles TIOA.</span>
<a name="l00185"></a>00185 <span class="preprocessor"></span>
<a name="l00186"></a><a class="code" href="at91__tc_8h.html#a2b01fdaedfd5c21304095746fcf68c5c">00186</a> <span class="preprocessor">#define TC_AEEVT_MASK           0x00300000      ///&lt; Masks external event effect on TIOA.</span>
<a name="l00187"></a><a class="code" href="at91__tc_8h.html#ae0479d00893ee8bf84c394ba39ccb47c">00187</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_AEEVT_SET_OUTPUT     0x00100000      ///&lt; External event sets TIOA.</span>
<a name="l00188"></a><a class="code" href="at91__tc_8h.html#aecc260c74b3abf84279f91568dbdc09d">00188</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_AEEVT_CLEAR_OUTPUT   0x00200000      ///&lt; External event clears TIOA.</span>
<a name="l00189"></a><a class="code" href="at91__tc_8h.html#a42c313df4ae35e4a45af3cfef4da2757">00189</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_AEEVT_TOGGLE_OUTPUT  0x00300000      ///&lt; External event toggles TIOA.</span>
<a name="l00190"></a>00190 <span class="preprocessor"></span>
<a name="l00191"></a><a class="code" href="at91__tc_8h.html#a94b3013b43e5c618d6195b089d643b97">00191</a> <span class="preprocessor">#define TC_ASWTRG_MASK          0x00C00000      ///&lt; Masks software trigger effect on TIOA.</span>
<a name="l00192"></a><a class="code" href="at91__tc_8h.html#ade42948c4eb0bc4bbb808377f10e736e">00192</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_ASWTRG_SET_OUTPUT    0x00400000      ///&lt; Software trigger sets TIOA.</span>
<a name="l00193"></a><a class="code" href="at91__tc_8h.html#aa7bb7c1ddbf7a60dcabb964b35d869d5">00193</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_ASWTRG_CLEAR_OUTPUT  0x00800000      ///&lt; Software trigger clears TIOA.</span>
<a name="l00194"></a><a class="code" href="at91__tc_8h.html#a99066e8b0519bba62a85aa1722077b81">00194</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_ASWTRG_TOGGLE_OUTPUT 0x00C00000      ///&lt; Software trigger toggles TIOA.</span>
<a name="l00195"></a>00195 <span class="preprocessor"></span>
<a name="l00196"></a><a class="code" href="at91__tc_8h.html#a5e32c41bf2e5570ccb45fbce1aa9d563">00196</a> <span class="preprocessor">#define TC_BCPB_MASK            0x03000000      ///&lt; Masks RB compare effect on TIOB.</span>
<a name="l00197"></a><a class="code" href="at91__tc_8h.html#abd30aee9d4b9f97b4e84c7fe6bfcdd17">00197</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_BCPB_SET_OUTPUT      0x01000000      ///&lt; RB compare sets TIOB.</span>
<a name="l00198"></a><a class="code" href="at91__tc_8h.html#a49369f4ae22ef83ddc1676eb3622e097">00198</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_BCPB_CLEAR_OUTPUT    0x02000000      ///&lt; RB compare clears TIOB.</span>
<a name="l00199"></a><a class="code" href="at91__tc_8h.html#a07e40e5513e4492195c5c80027000565">00199</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_BCPB_TOGGLE_OUTPUT   0x03000000      ///&lt; RB compare toggles TIOB.</span>
<a name="l00200"></a>00200 <span class="preprocessor"></span>
<a name="l00201"></a><a class="code" href="at91__tc_8h.html#a6fdb27b3982377340b0af7cbea77dce3">00201</a> <span class="preprocessor">#define TC_BCPC_MASK            0x0C000000      ///&lt; Masks RC compare effect on TIOB.</span>
<a name="l00202"></a><a class="code" href="at91__tc_8h.html#a79bd65eef6b5277417e16f71c849c34a">00202</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_BCPC_SET_OUTPUT      0x04000000      ///&lt; RC compare sets TIOB.</span>
<a name="l00203"></a><a class="code" href="at91__tc_8h.html#a053dd3a6b6eb6ad7abf797e228ca6b78">00203</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_BCPC_CLEAR_OUTPUT    0x08000000      ///&lt; RC compare clears TIOB.</span>
<a name="l00204"></a><a class="code" href="at91__tc_8h.html#a2726a72fbf1227fc8211dc418a8bdb39">00204</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_BCPC_TOGGLE_OUTPUT   0x0C000000      ///&lt; RC compare toggles TIOB.</span>
<a name="l00205"></a>00205 <span class="preprocessor"></span>
<a name="l00206"></a><a class="code" href="at91__tc_8h.html#a726371f39936417f5be2ee6a37e21cc4">00206</a> <span class="preprocessor">#define TC_BEEVT_MASK           0x30000000      ///&lt; Masks external event effect on TIOB.</span>
<a name="l00207"></a><a class="code" href="at91__tc_8h.html#aec4f787260a19c3ebe25e4045615f9ed">00207</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_BEEVT_SET_OUTPUT     0x10000000      ///&lt; External event sets TIOB.</span>
<a name="l00208"></a><a class="code" href="at91__tc_8h.html#a3440f056127721afdaf74e7ad302dedc">00208</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_BEEVT_CLEAR_OUTPUT   0x20000000      ///&lt; External event clears TIOB.</span>
<a name="l00209"></a><a class="code" href="at91__tc_8h.html#a523694b0755c13ef85eca42a5dd03d5d">00209</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_BEEVT_TOGGLE_OUTPUT  0x30000000      ///&lt; External event toggles TIOB.</span>
<a name="l00210"></a>00210 <span class="preprocessor"></span>
<a name="l00211"></a><a class="code" href="at91__tc_8h.html#a0f40ec96394ba6d3c4fbcbf0cb89967c">00211</a> <span class="preprocessor">#define TC_BSWTRG_MASK          0xC0000000      ///&lt; Masks software trigger effect on TIOB.</span>
<a name="l00212"></a><a class="code" href="at91__tc_8h.html#a8f008aee54d297602281980da3244ff4">00212</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_BSWTRG_SET_OUTPUT    0x40000000      ///&lt; Software trigger sets TIOB.</span>
<a name="l00213"></a><a class="code" href="at91__tc_8h.html#aba5d993f0ec5c9949bc562030a7c3387">00213</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_BSWTRG_CLEAR_OUTPUT  0x80000000      ///&lt; Software trigger clears TIOB.</span>
<a name="l00214"></a><a class="code" href="at91__tc_8h.html#aeac70928941f499b680cb997aa081fd8">00214</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_BSWTRG_TOGGLE_OUTPUT 0xC0000000      ///&lt; Software trigger toggles TIOB.</span>
<a name="l00215"></a>00215 <span class="preprocessor"></span>
<a name="l00219"></a><a class="code" href="at91__tc_8h.html#a4fb21a28aefaa006cc22a0e00c441582">00219</a> <span class="preprocessor">#define TC_CV_OFF               0x00000010      ///&lt; Counter register value offset.</span>
<a name="l00220"></a><a class="code" href="at91__tc_8h.html#a7f05011d7ea53b11cf02b3005bc9a276">00220</a> <span class="preprocessor"></span><span class="preprocessor">#define TC0_CV          (*((reg32_t *)(TC_BASE + TC_TC0_OFF + TC_CV_OFF))) ///&lt; Counter 0 value.</span>
<a name="l00221"></a><a class="code" href="at91__tc_8h.html#acd8406f722c377f4315f9398c56b607c">00221</a> <span class="preprocessor"></span><span class="preprocessor">#define TC1_CV          (*((reg32_t *)(TC_BASE + TC_TC1_OFF + TC_CV_OFF))) ///&lt; Counter 1 value.</span>
<a name="l00222"></a><a class="code" href="at91__tc_8h.html#ae438eedfb6a64902a10bb4bf075d491a">00222</a> <span class="preprocessor"></span><span class="preprocessor">#define TC2_CV          (*((reg32_t *)(TC_BASE + TC_TC2_OFF + TC_CV_OFF))) ///&lt; Counter 2 value.</span>
<a name="l00223"></a>00223 <span class="preprocessor"></span>
<a name="l00227"></a><a class="code" href="at91__tc_8h.html#a54c91e872b4559f2055c26e8d5bf432f">00227</a> <span class="preprocessor">#define TC_RA_OFF               0x00000014      ///&lt; Register A offset.</span>
<a name="l00228"></a><a class="code" href="at91__tc_8h.html#ad6d4dab4d2c04f8d402fa8b3ea997b15">00228</a> <span class="preprocessor"></span><span class="preprocessor">#define TC0_RA          (*((reg32_t *)(TC_BASE + TC_TC0_OFF + TC_RA_OFF))) ///&lt; Channel 0 register A.</span>
<a name="l00229"></a><a class="code" href="at91__tc_8h.html#a37125536e069f75ec0013dd5d7e4033f">00229</a> <span class="preprocessor"></span><span class="preprocessor">#define TC1_RA          (*((reg32_t *)(TC_BASE + TC_TC1_OFF + TC_RA_OFF))) ///&lt; Channel 1 register A.</span>
<a name="l00230"></a><a class="code" href="at91__tc_8h.html#ac07909cdb0848d29daa1c25c046e41a0">00230</a> <span class="preprocessor"></span><span class="preprocessor">#define TC2_RA          (*((reg32_t *)(TC_BASE + TC_TC2_OFF + TC_RA_OFF))) ///&lt; Channel 2 register A.</span>
<a name="l00231"></a>00231 <span class="preprocessor"></span>
<a name="l00232"></a>00232 
<a name="l00236"></a><a class="code" href="at91__tc_8h.html#af874c0e64c449b0a8b66ba5eb42289bb">00236</a> <span class="preprocessor">#define TC_RB_OFF               0x00000018      ///&lt; Register B offset.</span>
<a name="l00237"></a><a class="code" href="at91__tc_8h.html#ac8451bd635659492e4264db81a47da0c">00237</a> <span class="preprocessor"></span><span class="preprocessor">#define TC0_RB           (*((reg32_t *)(TC_BASE + TC_TC0_OFF + TC_RB_OFF))) ///&lt; Channel 0 register B.</span>
<a name="l00238"></a><a class="code" href="at91__tc_8h.html#af847dc59e9cf41857114d3adab51d94b">00238</a> <span class="preprocessor"></span><span class="preprocessor">#define TC1_RB           (*((reg32_t *)(TC_BASE + TC_TC1_OFF + TC_RB_OFF))) ///&lt; Channel 1 register B.</span>
<a name="l00239"></a><a class="code" href="at91__tc_8h.html#a09aad00548e63a9b2ab6889f1d3e5b68">00239</a> <span class="preprocessor"></span><span class="preprocessor">#define TC2_RB           (*((reg32_t *)(TC_BASE + TC_TC2_OFF + TC_RB_OFF))) ///&lt; Channel 2 register B.</span>
<a name="l00240"></a>00240 <span class="preprocessor"></span>
<a name="l00241"></a>00241 
<a name="l00245"></a><a class="code" href="at91__tc_8h.html#a6e0b9d3a99b6f15d563a7cd025f5fbe3">00245</a> <span class="preprocessor">#define TC_RC_OFF               0x0000001C      ///&lt; Register C offset.</span>
<a name="l00246"></a><a class="code" href="at91__tc_8h.html#a1f4aefb52238435df4b05fa1c8101c94">00246</a> <span class="preprocessor"></span><span class="preprocessor">#define TC0_RC          (*((reg32_t *)(TC_BASE + TC_TC0_OFF + TC_RC_OFF))) ///&lt; Channel 0 register C.</span>
<a name="l00247"></a><a class="code" href="at91__tc_8h.html#ac2c24256f3f737eb6a3ad5de658a730c">00247</a> <span class="preprocessor"></span><span class="preprocessor">#define TC1_RC          (*((reg32_t *)(TC_BASE + TC_TC1_OFF + TC_RC_OFF))) ///&lt; Channel 1 register C.</span>
<a name="l00248"></a><a class="code" href="at91__tc_8h.html#adc2403d7e71edd71fbd313a8d5be3a91">00248</a> <span class="preprocessor"></span><span class="preprocessor">#define TC2_RC          (*((reg32_t *)(TC_BASE + TC_TC2_OFF + TC_RC_OFF))) ///&lt; Channel 2 register C.</span>
<a name="l00249"></a>00249 <span class="preprocessor"></span>
<a name="l00250"></a>00250 
<a name="l00251"></a>00251 
<a name="l00255"></a><a class="code" href="at91__tc_8h.html#a5cdb73d9b3fc3d7c278a483d2664475b">00255</a> <span class="preprocessor">#define TC_SR_OFF               0x00000020      ///&lt; Status Register offset.</span>
<a name="l00256"></a><a class="code" href="at91__tc_8h.html#a7ccb259fe381a24f1a902c91a9a293b5">00256</a> <span class="preprocessor"></span><span class="preprocessor">#define TC0_SR          (*((reg32_t *)(TC_BASE + TC_TC0_OFF + TC_SR_OFF))) ///&lt; Status register address.</span>
<a name="l00257"></a><a class="code" href="at91__tc_8h.html#aa7aa7a13c96bab9c8720974c7231ed26">00257</a> <span class="preprocessor"></span><span class="preprocessor">#define TC1_SR          (*((reg32_t *)(TC_BASE + TC_TC1_OFF + TC_SR_OFF))) ///&lt; Status register address.</span>
<a name="l00258"></a><a class="code" href="at91__tc_8h.html#ae0bbdbd2f1cccfd0a6a23e6cfbb39c2b">00258</a> <span class="preprocessor"></span><span class="preprocessor">#define TC2_SR          (*((reg32_t *)(TC_BASE + TC_TC2_OFF + TC_SR_OFF))) ///&lt; Status register address.</span>
<a name="l00259"></a>00259 <span class="preprocessor"></span>
<a name="l00260"></a><a class="code" href="at91__tc_8h.html#ad578d93059661ad485b6d3048e2eb837">00260</a> <span class="preprocessor">#define TC_IER_OFF              0x00000024      ///&lt; Interrupt Enable Register offset.</span>
<a name="l00261"></a><a class="code" href="at91__tc_8h.html#ad7b164be3c1aa338f8a84ea883037213">00261</a> <span class="preprocessor"></span><span class="preprocessor">#define TC0_IER         (*((reg32_t *)(TC_BASE + TC_TC0_OFF + TC_IER_OFF))) ///&lt; Channel 0 interrupt enable register address.</span>
<a name="l00262"></a><a class="code" href="at91__tc_8h.html#ad516a66a1f02f5ca823e273fc0e01db8">00262</a> <span class="preprocessor"></span><span class="preprocessor">#define TC1_IER         (*((reg32_t *)(TC_BASE + TC_TC1_OFF + TC_IER_OFF))) ///&lt; Channel 1 interrupt enable register address.</span>
<a name="l00263"></a><a class="code" href="at91__tc_8h.html#a421fb19b947ab50cb578c43043e2a95e">00263</a> <span class="preprocessor"></span><span class="preprocessor">#define TC2_IER         (*((reg32_t *)(TC_BASE + TC_TC2_OFF + TC_IER_OFF))) ///&lt; Channel 2 interrupt enable register address.</span>
<a name="l00264"></a>00264 <span class="preprocessor"></span>
<a name="l00265"></a><a class="code" href="at91__tc_8h.html#ac173d2337860574eb3b9e22825937f0c">00265</a> <span class="preprocessor">#define TC_IDR_OFF              0x00000028      ///&lt; Interrupt Disable Register offset.</span>
<a name="l00266"></a><a class="code" href="at91__tc_8h.html#a7d2680fbbfe6e5c38ee43ba03947220b">00266</a> <span class="preprocessor"></span><span class="preprocessor">#define TC0_IDR        (*((reg32_t *)(TC_BASE + TC_TC0_OFF + TC_IDR_OFF))) ///&lt; Channel 0 interrupt disable register address.</span>
<a name="l00267"></a><a class="code" href="at91__tc_8h.html#afc20046b89a2828fdaa0b35408cf1040">00267</a> <span class="preprocessor"></span><span class="preprocessor">#define TC1_IDR        (*((reg32_t *)(TC_BASE + TC_TC1_OFF + TC_IDR_OFF))) ///&lt; Channel 1 interrupt disable register address.</span>
<a name="l00268"></a><a class="code" href="at91__tc_8h.html#a911aeca9cc239b954aa5c3f2ab100c06">00268</a> <span class="preprocessor"></span><span class="preprocessor">#define TC2_IDR        (*((reg32_t *)(TC_BASE + TC_TC2_OFF + TC_IDR_OFF))) ///&lt; Channel 2 interrupt disable register address.</span>
<a name="l00269"></a>00269 <span class="preprocessor"></span>
<a name="l00270"></a><a class="code" href="at91__tc_8h.html#a64f8a242669c5354bfcb3a870cc71207">00270</a> <span class="preprocessor">#define TC_IMR_OFF              0x0000002C      ///&lt; Interrupt Mask Register offset.</span>
<a name="l00271"></a><a class="code" href="at91__tc_8h.html#acab765f13f9749d73e5aab9027937e71">00271</a> <span class="preprocessor"></span><span class="preprocessor">#define TC0_IMR        (*((reg32_t *)(TC_BASE + TC_TC0_OFF + TC_IMR_OFF))) ///&lt; Channel 0 interrupt mask register address.</span>
<a name="l00272"></a><a class="code" href="at91__tc_8h.html#a984741c924f7380f880a07c99bae2ab5">00272</a> <span class="preprocessor"></span><span class="preprocessor">#define TC1_IMR        (*((reg32_t *)(TC_BASE + TC_TC1_OFF + TC_IMR_OFF))) ///&lt; Channel 1 interrupt mask register address.</span>
<a name="l00273"></a><a class="code" href="at91__tc_8h.html#a59fb84894981440289cb971a3113cf64">00273</a> <span class="preprocessor"></span><span class="preprocessor">#define TC2_IMR        (*((reg32_t *)(TC_BASE + TC_TC2_OFF + TC_IMR_OFF))) ///&lt; Channel 2 interrupt mask register address.</span>
<a name="l00274"></a>00274 <span class="preprocessor"></span>
<a name="l00275"></a><a class="code" href="at91__tc_8h.html#a6d3e519687dc1f9b5077a4aa0c083c94">00275</a> <span class="preprocessor">#define TC_COVFS                         0      ///&lt; Counter overflow flag.</span>
<a name="l00276"></a><a class="code" href="at91__tc_8h.html#a101e4869d5d5d7abaa2dbb782d095015">00276</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_LOVRS                         1      ///&lt; Load overrun flag.</span>
<a name="l00277"></a><a class="code" href="at91__tc_8h.html#a44370952dcc2973fdccbe58e4d08f756">00277</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CPAS                          2      ///&lt; RA compare flag.</span>
<a name="l00278"></a><a class="code" href="at91__tc_8h.html#a43e64a88e17afe352aa631d635c576bc">00278</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CPBS                          3      ///&lt; RB compare flag.</span>
<a name="l00279"></a><a class="code" href="at91__tc_8h.html#ae5090a7ae689064547f920a7bb9362f9">00279</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CPCS                          4      ///&lt; RC compare flag.</span>
<a name="l00280"></a><a class="code" href="at91__tc_8h.html#aa19b45cbfc78e747a2b091e3629a29e9">00280</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_LDRAS                         5      ///&lt; RA loading flag.</span>
<a name="l00281"></a><a class="code" href="at91__tc_8h.html#ad4ffd5868ead5efad62a98ece7a13435">00281</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_LDRBS                         6      ///&lt; RB loading flag.</span>
<a name="l00282"></a><a class="code" href="at91__tc_8h.html#a87bd9104a2878eea0d360c5c74c5a475">00282</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_ETRGS                         7      ///&lt; External trigger flag.</span>
<a name="l00283"></a><a class="code" href="at91__tc_8h.html#a80b4ef11a2bc7f68e8a530c5b57ed04b">00283</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CLKSTA                       16      ///&lt; Clock enable flag.</span>
<a name="l00284"></a><a class="code" href="at91__tc_8h.html#a57765b5559f8af8bcfb570fbdd2f4d6b">00284</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_MTIOA                        17      ///&lt; TIOA flag.</span>
<a name="l00285"></a><a class="code" href="at91__tc_8h.html#a05ddcfd6da38a316db1cc6c9cd696dca">00285</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_MTIOB                        18      ///&lt; TIOB flag.</span>
<a name="l00286"></a>00286 <span class="preprocessor"></span>
<a name="l00287"></a>00287 
<a name="l00291"></a><a class="code" href="at91__tc_8h.html#a2e6b06f6f46e929172446050a10627dc">00291</a> <span class="preprocessor">#define TC_BCR_OFF              0x000000C0      ///&lt; Block control register offset.</span>
<a name="l00292"></a><a class="code" href="at91__tc_8h.html#a4a443c52fa0df0726b0c25205ea856e1">00292</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_BCR         (*((reg32_t *)(TC_BASE + TC_BCR_OFF))) ///&lt; Block control register address.</span>
<a name="l00293"></a><a class="code" href="at91__tc_8h.html#af3a473be828491a7a3aea702e73a0a92">00293</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_SYNC                          0      ///&lt; Synchronisation trigger</span>
<a name="l00294"></a>00294 <span class="preprocessor"></span>
<a name="l00295"></a>00295 
<a name="l00299"></a><a class="code" href="at91__tc_8h.html#ad4fb5d9068b5c91b9d04b79bf1c81d9f">00299</a> <span class="preprocessor">#define TC_BMR_OFF              0x000000C4      ///&lt; Block mode register offset.</span>
<a name="l00300"></a><a class="code" href="at91__tc_8h.html#a5df5c858a1d6a5e79f8ee194de365e12">00300</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_BMR         (*((reg32_t *)(TC_BASE + TC_BMR_OFF))) ///&lt; Block mode register address.</span>
<a name="l00301"></a><a class="code" href="at91__tc_8h.html#a8ba853d80040a40950660ea61d59a2ac">00301</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_TC0XC0S              0x00000003      ///&lt; External clock signal 0 selection mask.</span>
<a name="l00302"></a><a class="code" href="at91__tc_8h.html#abdc4a9c3eb1d69939093f3a40ee50581">00302</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_TCLK0XC0             0x00000000      ///&lt; Selects TCLK0.</span>
<a name="l00303"></a><a class="code" href="at91__tc_8h.html#a63445ccf43522aa911a6564dd79c951d">00303</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_NONEXC0              0x00000001      ///&lt; None selected.</span>
<a name="l00304"></a><a class="code" href="at91__tc_8h.html#a8c869dd55e64e5a638e6114f6a60d93a">00304</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_TIOA1XC0             0x00000002      ///&lt; Selects TIOA1.</span>
<a name="l00305"></a><a class="code" href="at91__tc_8h.html#a3230c1153db317c4d9e1fadc01eab041">00305</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_TIOA2XC0             0x00000003      ///&lt; Selects TIOA2.</span>
<a name="l00306"></a>00306 <span class="preprocessor"></span>
<a name="l00307"></a><a class="code" href="at91__tc_8h.html#abb91f7df2f4fd699e98a81a84b87c8bf">00307</a> <span class="preprocessor">#define TC_TC1XC1S              0x0000000C      ///&lt; External clock signal 1 selection mask.</span>
<a name="l00308"></a><a class="code" href="at91__tc_8h.html#a063eab0b1a02621c7616366e9eb742a5">00308</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_TCLK1XC1             0x00000000      ///&lt; Selects TCLK1.</span>
<a name="l00309"></a><a class="code" href="at91__tc_8h.html#a3a6fde1ec0f40d5dddb09db05e1e5f1b">00309</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_NONEXC1              0x00000004      ///&lt; None selected.</span>
<a name="l00310"></a><a class="code" href="at91__tc_8h.html#a3db45758807afafc5d09e50ab6ee5326">00310</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_TIOA0XC1             0x00000008      ///&lt; Selects TIOA0.</span>
<a name="l00311"></a><a class="code" href="at91__tc_8h.html#abf2bff0b46bdf8f64e0d0c02c69dde27">00311</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_TIOA2XC1             0x0000000C      ///&lt; Selects TIOA2.</span>
<a name="l00312"></a>00312 <span class="preprocessor"></span>
<a name="l00313"></a><a class="code" href="at91__tc_8h.html#a3f421008c4ab7ce93b98271ab4e04dfe">00313</a> <span class="preprocessor">#define TC_TC2XC2S              0x00000030      ///&lt; External clock signal 2 selection mask.</span>
<a name="l00314"></a><a class="code" href="at91__tc_8h.html#a790ef53ba6f05bcc5f118ad9af237ade">00314</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_TCLK2XC2             0x00000000      ///&lt; Selects TCLK2.</span>
<a name="l00315"></a><a class="code" href="at91__tc_8h.html#a2d2acab73e23162346025c625f7a49ac">00315</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_NONEXC2              0x00000010      ///&lt; None selected.</span>
<a name="l00316"></a><a class="code" href="at91__tc_8h.html#ae14e1f7703403a71484a0ae9170bf12e">00316</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_TIOA0XC2             0x00000020      ///&lt; Selects TIOA0.</span>
<a name="l00317"></a><a class="code" href="at91__tc_8h.html#a8989f2250332b8af38465b80ea9b2d7d">00317</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_TIOA1XC2             0x00000030      ///&lt; Selects TIOA1.</span>
<a name="l00318"></a>00318 <span class="preprocessor"></span>
<a name="l00319"></a>00319 
<a name="l00320"></a>00320 <span class="preprocessor">#endif </span><span class="comment">/* AT91_TC_H */</span>
</pre></div></div>
</div>


