Info: Generated by version: 19.2 build 57
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/u206862/proj/Intel-FPGA-hls-examples-18.01/counter/a.prj/components/count/count.ip --synthesis=VERILOG --output-directory=/home/u206862/proj/Intel-FPGA-hls-examples-18.01/counter/a.prj/components/count/count --family="Arria 10" --part=10AX115U1F45I1SG
Info: count: "Transforming system: count"
Info: count: "Naming system components in system: count"
Info: count: "Processing generation queue"
Info: count: "Generating: count"
Info: count: "Generating: count_internal"
Info: count: Done "count" with 2 modules, 67 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: IP-XACT
Info: qsys-generate /home/u206862/proj/Intel-FPGA-hls-examples-18.01/counter/a.prj/components/count/count.ip --synthesis=VERILOG --ipxact --output-directory=/home/u206862/proj/Intel-FPGA-hls-examples-18.01/counter/a.prj/components/count/count --family="Arria 10" --part=10AX115U1F45I1SG
Info: Finished: IP-XACT
