

================================================================
== Vitis HLS Report for 'A_IO_L2_in_boundary_x0'
================================================================
* Date:           Fri Sep 16 22:26:08 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.715 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   106706|   655570|  0.356 ms|  2.185 ms|  106706|  655570|     none|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                                          Loop Name                                          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- A_IO_L2_in_boundary_x0_loop_1_A_IO_L2_in_boundary_x0_loop_2_A_IO_L2_in_boundary_x0_loop_3  |   106496|   655360|   13 ~ 80|          -|          -|  8192|        no|
        | + A_IO_L2_in_boundary_x0_loop_5                                                             |        9|        9|         3|          1|          1|     8|       yes|
        | + A_IO_L2_in_boundary_x0_loop_6_A_IO_L2_in_boundary_x0_loop_7                               |       66|       66|         4|          1|          1|    64|       yes|
        | + A_IO_L2_in_boundary_x0_loop_9                                                             |        9|        9|         3|          1|          1|     8|       yes|
        | + A_IO_L2_in_boundary_x0_loop_10_A_IO_L2_in_boundary_x0_loop_11                             |       66|       66|         4|          1|          1|    64|       yes|
        |- A_IO_L2_in_boundary_x0_loop_12                                                             |      208|      208|        26|          -|          -|     8|        no|
        | + A_IO_L2_in_boundary_x0_loop_13                                                            |       24|       24|         3|          -|          -|     8|        no|
        +---------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      340|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        0|        0|    16|
|Multiplexer          |        -|      -|        -|      318|     -|
|Register             |        -|      -|     1819|       64|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|     1819|      722|    16|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     5|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     1|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +------------------+---------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory      |                 Module                | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+---------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |local_A_ping_V_U  |A_IO_L2_in_boundary_x0_local_A_ping_V  |        0|  0|   0|    8|     8|  512|     1|         4096|
    |local_A_pong_V_U  |A_IO_L2_in_boundary_x0_local_A_ping_V  |        0|  0|   0|    8|     8|  512|     1|         4096|
    +------------------+---------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total             |                                       |        0|  0|   0|   16|    16| 1024|     2|         8192|
    +------------------+---------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln691_1684_fu_406_p2           |         +|   0|  0|  12|           4|           1|
    |add_ln691_1685_fu_548_p2           |         +|   0|  0|  12|           4|           1|
    |add_ln691_1686_fu_560_p2           |         +|   0|  0|  12|           4|           1|
    |add_ln691_1687_fu_538_p2           |         +|   0|  0|  12|           4|           1|
    |add_ln691_1688_fu_449_p2           |         +|   0|  0|  12|           4|           1|
    |add_ln691_1689_fu_464_p2           |         +|   0|  0|  13|           6|           1|
    |add_ln691_fu_495_p2                |         +|   0|  0|  12|           4|           1|
    |add_ln890_392_fu_423_p2            |         +|   0|  0|  14|           7|           1|
    |add_ln890_393_fu_482_p2            |         +|   0|  0|  18|          11|           1|
    |add_ln890_394_fu_334_p2            |         +|   0|  0|  21|          14|           1|
    |add_ln890_fu_512_p2                |         +|   0|  0|  14|           7|           1|
    |and_ln1257_1_fu_376_p2             |       and|   0|  0|   2|           1|           1|
    |and_ln1257_fu_364_p2               |       and|   0|  0|   2|           1|           1|
    |and_ln1258_fu_400_p2               |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp2_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp3_stage0_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state10_pp1_stage0_iter3  |       and|   0|  0|   2|           1|           1|
    |ap_block_state13_pp2_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_block_state19_pp3_stage0_iter3  |       and|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1   |       and|   0|  0|   2|           1|           1|
    |icmp_ln89069_fu_370_p2             |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln890_1562_fu_346_p2          |      icmp|   0|  0|  11|          11|          10|
    |icmp_ln890_1563_fu_554_p2          |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln890_1564_fu_501_p2          |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln890_1565_fu_412_p2          |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln890_1566_fu_571_p2          |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln890_1567_fu_518_p2          |      icmp|   0|  0|  11|           7|           8|
    |icmp_ln890_1568_fu_429_p2          |      icmp|   0|  0|  11|           7|           8|
    |icmp_ln890_1569_fu_524_p2          |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln890_1570_fu_435_p2          |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln890_fu_340_p2               |      icmp|   0|  0|  12|          14|          15|
    |ap_block_state1                    |        or|   0|  0|   2|           1|           1|
    |or_ln1257_fu_352_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln1258_1_fu_394_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln1258_fu_382_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln691_fu_470_p2                 |        or|   0|  0|   2|           1|           1|
    |select_ln1280_fu_441_p3            |    select|   0|  0|   4|           1|           1|
    |select_ln1311_fu_530_p3            |    select|   0|  0|   4|           1|           1|
    |select_ln691_fu_474_p3             |    select|   0|  0|   6|           1|           1|
    |select_ln890_fu_488_p3             |    select|   0|  0|  11|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp2                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp3                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1            |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1            |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp3_iter1            |       xor|   0|  0|   2|           2|           1|
    |arb_fu_459_p2                      |       xor|   0|  0|   2|           2|           1|
    |xor_ln1257_fu_358_p2               |       xor|   0|  0|   2|           1|           2|
    |xor_ln1258_fu_388_p2               |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 340|         174|         126|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  65|         14|    1|         14|
    |ap_done                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter3           |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter2           |   9|          2|    1|          2|
    |ap_enable_reg_pp3_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp3_iter3           |   9|          2|    1|          2|
    |ap_phi_mux_c4_V_39_phi_fu_237_p4  |   9|          2|    4|          8|
    |ap_phi_mux_c4_V_phi_fu_271_p4     |   9|          2|    4|          8|
    |arb_18_reg_222                    |   9|          2|    1|          2|
    |c2_V_reg_197                      |   9|          2|    6|         12|
    |c4_V_39_reg_233                   |   9|          2|    4|          8|
    |c4_V_reg_267                      |   9|          2|    4|          8|
    |c6_V_reg_301                      |   9|          2|    4|          8|
    |c7_V_21_reg_290                   |   9|          2|    4|          8|
    |c7_V_22_reg_256                   |   9|          2|    4|          8|
    |c7_V_reg_312                      |   9|          2|    4|          8|
    |fifo_A_A_IO_L2_in_7_x011_blk_n    |   9|          2|    1|          2|
    |fifo_A_PE_7_0_x083_blk_n          |   9|          2|    1|          2|
    |fifo_A_PE_7_0_x083_din            |  14|          3|  512|       1536|
    |indvar_flatten15_reg_185          |   9|          2|   11|         22|
    |indvar_flatten29_reg_174          |   9|          2|   14|         28|
    |indvar_flatten7_reg_279           |   9|          2|    7|         14|
    |indvar_flatten_reg_245            |   9|          2|    7|         14|
    |local_A_ping_V_address0           |  14|          3|    3|          9|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 318|         70|  605|       1737|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+-----+----+-----+-----------+
    |                  Name                 |  FF | LUT| Bits| Const Bits|
    +---------------------------------------+-----+----+-----+-----------+
    |add_ln691_1684_reg_606                 |    4|   0|    4|          0|
    |add_ln691_1685_reg_692                 |    4|   0|    4|          0|
    |add_ln691_1686_reg_700                 |    4|   0|    4|          0|
    |add_ln691_reg_654                      |    4|   0|    4|          0|
    |add_ln890_394_reg_577                  |   14|   0|   14|          0|
    |and_ln1257_1_reg_592                   |    1|   0|    1|          0|
    |and_ln1258_reg_601                     |    1|   0|    1|          0|
    |ap_CS_fsm                              |   13|   0|   13|          0|
    |ap_done_reg                            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3                |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0                |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2                |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0                |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1                |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2                |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter3                |    1|   0|    1|          0|
    |arb_18_reg_222                         |    1|   0|    1|          0|
    |c2_V_reg_197                           |    6|   0|    6|          0|
    |c4_V_39_reg_233                        |    4|   0|    4|          0|
    |c4_V_39_reg_233_pp0_iter1_reg          |    4|   0|    4|          0|
    |c4_V_reg_267                           |    4|   0|    4|          0|
    |c4_V_reg_267_pp2_iter1_reg             |    4|   0|    4|          0|
    |c6_V_reg_301                           |    4|   0|    4|          0|
    |c7_V_21_reg_290                        |    4|   0|    4|          0|
    |c7_V_22_reg_256                        |    4|   0|    4|          0|
    |c7_V_reg_312                           |    4|   0|    4|          0|
    |icmp_ln890_1562_reg_586                |    1|   0|    1|          0|
    |icmp_ln890_1564_reg_659                |    1|   0|    1|          0|
    |icmp_ln890_1564_reg_659_pp2_iter1_reg  |    1|   0|    1|          0|
    |icmp_ln890_1565_reg_611                |    1|   0|    1|          0|
    |icmp_ln890_1565_reg_611_pp0_iter1_reg  |    1|   0|    1|          0|
    |icmp_ln890_1567_reg_668                |    1|   0|    1|          0|
    |icmp_ln890_1568_reg_620                |    1|   0|    1|          0|
    |indvar_flatten15_reg_185               |   11|   0|   11|          0|
    |indvar_flatten29_reg_174               |   14|   0|   14|          0|
    |indvar_flatten7_reg_279                |    7|   0|    7|          0|
    |indvar_flatten_reg_245                 |    7|   0|    7|          0|
    |intra_trans_en_reg_209                 |    1|   0|    1|          0|
    |local_A_pong_V_load_reg_687            |  512|   0|  512|          0|
    |or_ln1258_reg_597                      |    1|   0|    1|          0|
    |reg_323                                |  512|   0|  512|          0|
    |reg_329                                |  512|   0|  512|          0|
    |select_ln1280_reg_624                  |    4|   0|    4|          0|
    |select_ln1311_reg_672                  |    4|   0|    4|          0|
    |icmp_ln890_1567_reg_668                |   64|  32|    1|          0|
    |icmp_ln890_1568_reg_620                |   64|  32|    1|          0|
    +---------------------------------------+-----+----+-----+-----------+
    |Total                                  | 1819|  64| 1693|          0|
    +---------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+--------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+----------------------------------+-----+-----+------------+--------------------------+--------------+
|ap_clk                            |   in|    1|  ap_ctrl_hs|    A_IO_L2_in_boundary_x0|  return value|
|ap_rst                            |   in|    1|  ap_ctrl_hs|    A_IO_L2_in_boundary_x0|  return value|
|ap_start                          |   in|    1|  ap_ctrl_hs|    A_IO_L2_in_boundary_x0|  return value|
|ap_done                           |  out|    1|  ap_ctrl_hs|    A_IO_L2_in_boundary_x0|  return value|
|ap_continue                       |   in|    1|  ap_ctrl_hs|    A_IO_L2_in_boundary_x0|  return value|
|ap_idle                           |  out|    1|  ap_ctrl_hs|    A_IO_L2_in_boundary_x0|  return value|
|ap_ready                          |  out|    1|  ap_ctrl_hs|    A_IO_L2_in_boundary_x0|  return value|
|fifo_A_A_IO_L2_in_7_x011_dout     |   in|  512|     ap_fifo|  fifo_A_A_IO_L2_in_7_x011|       pointer|
|fifo_A_A_IO_L2_in_7_x011_empty_n  |   in|    1|     ap_fifo|  fifo_A_A_IO_L2_in_7_x011|       pointer|
|fifo_A_A_IO_L2_in_7_x011_read     |  out|    1|     ap_fifo|  fifo_A_A_IO_L2_in_7_x011|       pointer|
|fifo_A_PE_7_0_x083_din            |  out|  512|     ap_fifo|        fifo_A_PE_7_0_x083|       pointer|
|fifo_A_PE_7_0_x083_full_n         |   in|    1|     ap_fifo|        fifo_A_PE_7_0_x083|       pointer|
|fifo_A_PE_7_0_x083_write          |  out|    1|     ap_fifo|        fifo_A_PE_7_0_x083|       pointer|
+----------------------------------+-----+-----+------------+--------------------------+--------------+

