
Lab3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000027f0  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000020  080028fc  080028fc  000128fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800291c  0800291c  00020058  2**0
                  CONTENTS
  4 .ARM          00000000  0800291c  0800291c  00020058  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800291c  0800291c  00020058  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800291c  0800291c  0001291c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002920  08002920  00012920  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000058  20000000  08002924  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000bc  20000058  0800297c  00020058  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000114  0800297c  00020114  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020058  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009844  00000000  00000000  00020081  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001b2b  00000000  00000000  000298c5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a50  00000000  00000000  0002b3f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000958  00000000  00000000  0002be40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016020  00000000  00000000  0002c798  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b2fe  00000000  00000000  000427b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000821ea  00000000  00000000  0004dab6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000cfca0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002904  00000000  00000000  000cfcf4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000058 	.word	0x20000058
 8000128:	00000000 	.word	0x00000000
 800012c:	080028e4 	.word	0x080028e4

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000005c 	.word	0x2000005c
 8000148:	080028e4 	.word	0x080028e4

0800014c <fsm_for_changer_duration>:

enum ButtonState {MODE_NORMAL, MODE_SET_RED, MODE_SET_YELLOW, MODE_SET_GREEN};
enum ButtonState buttonState = MODE_NORMAL ;


void fsm_for_changer_duration(int status){
 800014c:	b580      	push	{r7, lr}
 800014e:	b082      	sub	sp, #8
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
	switch (status){
 8000154:	687b      	ldr	r3, [r7, #4]
 8000156:	2b03      	cmp	r3, #3
 8000158:	d02d      	beq.n	80001b6 <fsm_for_changer_duration+0x6a>
 800015a:	687b      	ldr	r3, [r7, #4]
 800015c:	2b03      	cmp	r3, #3
 800015e:	dc41      	bgt.n	80001e4 <fsm_for_changer_duration+0x98>
 8000160:	687b      	ldr	r3, [r7, #4]
 8000162:	2b01      	cmp	r3, #1
 8000164:	d003      	beq.n	800016e <fsm_for_changer_duration+0x22>
 8000166:	687b      	ldr	r3, [r7, #4]
 8000168:	2b02      	cmp	r3, #2
 800016a:	d012      	beq.n	8000192 <fsm_for_changer_duration+0x46>
				HAL_GPIO_WritePin(GPIOA, RED2_Pin|RED1_Pin|YELLOW2_Pin|YELLOW1_Pin, GPIO_PIN_SET);
				setTimer1(500);
			}
			break;
	}
}
 800016c:	e03a      	b.n	80001e4 <fsm_for_changer_duration+0x98>
			if(timer1_flag == 1){
 800016e:	4b1f      	ldr	r3, [pc, #124]	; (80001ec <fsm_for_changer_duration+0xa0>)
 8000170:	681b      	ldr	r3, [r3, #0]
 8000172:	2b01      	cmp	r3, #1
 8000174:	d131      	bne.n	80001da <fsm_for_changer_duration+0x8e>
				HAL_GPIO_TogglePin(GPIOA, RED1_Pin | RED2_Pin);
 8000176:	2112      	movs	r1, #18
 8000178:	481d      	ldr	r0, [pc, #116]	; (80001f0 <fsm_for_changer_duration+0xa4>)
 800017a:	f001 fba2 	bl	80018c2 <HAL_GPIO_TogglePin>
				HAL_GPIO_WritePin(GPIOA, GREEN2_Pin |GREEN1_Pin|YELLOW1_Pin|YELLOW2_Pin, GPIO_PIN_SET);
 800017e:	2201      	movs	r2, #1
 8000180:	216c      	movs	r1, #108	; 0x6c
 8000182:	481b      	ldr	r0, [pc, #108]	; (80001f0 <fsm_for_changer_duration+0xa4>)
 8000184:	f001 fb85 	bl	8001892 <HAL_GPIO_WritePin>
				setTimer1(500);
 8000188:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800018c:	f000 feb8 	bl	8000f00 <setTimer1>
			break;
 8000190:	e023      	b.n	80001da <fsm_for_changer_duration+0x8e>
			if(timer1_flag == 1){
 8000192:	4b16      	ldr	r3, [pc, #88]	; (80001ec <fsm_for_changer_duration+0xa0>)
 8000194:	681b      	ldr	r3, [r3, #0]
 8000196:	2b01      	cmp	r3, #1
 8000198:	d121      	bne.n	80001de <fsm_for_changer_duration+0x92>
				HAL_GPIO_TogglePin(GPIOA, YELLOW1_Pin | YELLOW2_Pin);
 800019a:	2124      	movs	r1, #36	; 0x24
 800019c:	4814      	ldr	r0, [pc, #80]	; (80001f0 <fsm_for_changer_duration+0xa4>)
 800019e:	f001 fb90 	bl	80018c2 <HAL_GPIO_TogglePin>
				HAL_GPIO_WritePin(GPIOA, GREEN2_Pin |GREEN1_Pin|RED1_Pin|RED2_Pin, GPIO_PIN_SET);
 80001a2:	2201      	movs	r2, #1
 80001a4:	215a      	movs	r1, #90	; 0x5a
 80001a6:	4812      	ldr	r0, [pc, #72]	; (80001f0 <fsm_for_changer_duration+0xa4>)
 80001a8:	f001 fb73 	bl	8001892 <HAL_GPIO_WritePin>
				setTimer1(500);
 80001ac:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80001b0:	f000 fea6 	bl	8000f00 <setTimer1>
			break;
 80001b4:	e013      	b.n	80001de <fsm_for_changer_duration+0x92>
			if(timer1_flag == 1){
 80001b6:	4b0d      	ldr	r3, [pc, #52]	; (80001ec <fsm_for_changer_duration+0xa0>)
 80001b8:	681b      	ldr	r3, [r3, #0]
 80001ba:	2b01      	cmp	r3, #1
 80001bc:	d111      	bne.n	80001e2 <fsm_for_changer_duration+0x96>
				HAL_GPIO_TogglePin(GPIOA, GREEN1_Pin | GREEN2_Pin);
 80001be:	2148      	movs	r1, #72	; 0x48
 80001c0:	480b      	ldr	r0, [pc, #44]	; (80001f0 <fsm_for_changer_duration+0xa4>)
 80001c2:	f001 fb7e 	bl	80018c2 <HAL_GPIO_TogglePin>
				HAL_GPIO_WritePin(GPIOA, RED2_Pin|RED1_Pin|YELLOW2_Pin|YELLOW1_Pin, GPIO_PIN_SET);
 80001c6:	2201      	movs	r2, #1
 80001c8:	2136      	movs	r1, #54	; 0x36
 80001ca:	4809      	ldr	r0, [pc, #36]	; (80001f0 <fsm_for_changer_duration+0xa4>)
 80001cc:	f001 fb61 	bl	8001892 <HAL_GPIO_WritePin>
				setTimer1(500);
 80001d0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80001d4:	f000 fe94 	bl	8000f00 <setTimer1>
			break;
 80001d8:	e003      	b.n	80001e2 <fsm_for_changer_duration+0x96>
			break;
 80001da:	bf00      	nop
 80001dc:	e002      	b.n	80001e4 <fsm_for_changer_duration+0x98>
			break;
 80001de:	bf00      	nop
 80001e0:	e000      	b.n	80001e4 <fsm_for_changer_duration+0x98>
			break;
 80001e2:	bf00      	nop
}
 80001e4:	bf00      	nop
 80001e6:	3708      	adds	r7, #8
 80001e8:	46bd      	mov	sp, r7
 80001ea:	bd80      	pop	{r7, pc}
 80001ec:	200000a4 	.word	0x200000a4
 80001f0:	40010800 	.word	0x40010800

080001f4 <fsm_for_input_processing>:
void fsm_for_input_processing (void){
 80001f4:	b580      	push	{r7, lr}
 80001f6:	af00      	add	r7, sp, #0
	switch (buttonState){
 80001f8:	4b61      	ldr	r3, [pc, #388]	; (8000380 <fsm_for_input_processing+0x18c>)
 80001fa:	781b      	ldrb	r3, [r3, #0]
 80001fc:	2b03      	cmp	r3, #3
 80001fe:	f200 80bc 	bhi.w	800037a <fsm_for_input_processing+0x186>
 8000202:	a201      	add	r2, pc, #4	; (adr r2, 8000208 <fsm_for_input_processing+0x14>)
 8000204:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000208:	08000219 	.word	0x08000219
 800020c:	08000265 	.word	0x08000265
 8000210:	080002bd 	.word	0x080002bd
 8000214:	08000315 	.word	0x08000315
		case MODE_NORMAL :
				fsm_for_trafficled_normal();
 8000218:	f000 fb76 	bl	8000908 <fsm_for_trafficled_normal>
				fsm_for_trafficled_normal_ex();
 800021c:	f000 fc4c 	bl	8000ab8 <fsm_for_trafficled_normal_ex>
				update7SEG(0);
 8000220:	2000      	movs	r0, #0
 8000222:	f000 f9c7 	bl	80005b4 <update7SEG>
			if(isButtonPressed(0)){
 8000226:	2000      	movs	r0, #0
 8000228:	f000 f8ba 	bl	80003a0 <isButtonPressed>
 800022c:	4603      	mov	r3, r0
 800022e:	2b00      	cmp	r3, #0
 8000230:	f000 809c 	beq.w	800036c <fsm_for_input_processing+0x178>
				HAL_GPIO_WritePin(GPIOA, RED1_Pin|YELLOW1_Pin|GREEN1_Pin, GPIO_PIN_SET);
 8000234:	2201      	movs	r2, #1
 8000236:	210e      	movs	r1, #14
 8000238:	4852      	ldr	r0, [pc, #328]	; (8000384 <fsm_for_input_processing+0x190>)
 800023a:	f001 fb2a 	bl	8001892 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOA, RED2_Pin|YELLOW2_Pin|GREEN2_Pin, GPIO_PIN_SET);
 800023e:	2201      	movs	r2, #1
 8000240:	2170      	movs	r1, #112	; 0x70
 8000242:	4850      	ldr	r0, [pc, #320]	; (8000384 <fsm_for_input_processing+0x190>)
 8000244:	f001 fb25 	bl	8001892 <HAL_GPIO_WritePin>
				buttonState = MODE_SET_RED;
 8000248:	4b4d      	ldr	r3, [pc, #308]	; (8000380 <fsm_for_input_processing+0x18c>)
 800024a:	2201      	movs	r2, #1
 800024c:	701a      	strb	r2, [r3, #0]
				clearTimer0(); state1 = 0;
 800024e:	f000 fe1d 	bl	8000e8c <clearTimer0>
 8000252:	4b4d      	ldr	r3, [pc, #308]	; (8000388 <fsm_for_input_processing+0x194>)
 8000254:	2200      	movs	r2, #0
 8000256:	601a      	str	r2, [r3, #0]
				clearTimer3(); state2 = 0;
 8000258:	f000 fe28 	bl	8000eac <clearTimer3>
 800025c:	4b4b      	ldr	r3, [pc, #300]	; (800038c <fsm_for_input_processing+0x198>)
 800025e:	2200      	movs	r2, #0
 8000260:	601a      	str	r2, [r3, #0]
			}
			break;
 8000262:	e083      	b.n	800036c <fsm_for_input_processing+0x178>
		case MODE_SET_RED :
			fsm_for_changer_duration(1);
 8000264:	2001      	movs	r0, #1
 8000266:	f7ff ff71 	bl	800014c <fsm_for_changer_duration>
			update7SEG(1);
 800026a:	2001      	movs	r0, #1
 800026c:	f000 f9a2 	bl	80005b4 <update7SEG>
			if(isButtonPressed(0)){
 8000270:	2000      	movs	r0, #0
 8000272:	f000 f895 	bl	80003a0 <isButtonPressed>
 8000276:	4603      	mov	r3, r0
 8000278:	2b00      	cmp	r3, #0
 800027a:	d002      	beq.n	8000282 <fsm_for_input_processing+0x8e>
				buttonState = MODE_SET_YELLOW ;
 800027c:	4b40      	ldr	r3, [pc, #256]	; (8000380 <fsm_for_input_processing+0x18c>)
 800027e:	2202      	movs	r2, #2
 8000280:	701a      	strb	r2, [r3, #0]
			}
			if(isButtonPressed(1)){
 8000282:	2001      	movs	r0, #1
 8000284:	f000 f88c 	bl	80003a0 <isButtonPressed>
 8000288:	4603      	mov	r3, r0
 800028a:	2b00      	cmp	r3, #0
 800028c:	d00b      	beq.n	80002a6 <fsm_for_input_processing+0xb2>
				red_timer += 1;
 800028e:	4b40      	ldr	r3, [pc, #256]	; (8000390 <fsm_for_input_processing+0x19c>)
 8000290:	681b      	ldr	r3, [r3, #0]
 8000292:	3301      	adds	r3, #1
 8000294:	4a3e      	ldr	r2, [pc, #248]	; (8000390 <fsm_for_input_processing+0x19c>)
 8000296:	6013      	str	r3, [r2, #0]
				if(red_timer > 99) red_timer= 1;
 8000298:	4b3d      	ldr	r3, [pc, #244]	; (8000390 <fsm_for_input_processing+0x19c>)
 800029a:	681b      	ldr	r3, [r3, #0]
 800029c:	2b63      	cmp	r3, #99	; 0x63
 800029e:	dd02      	ble.n	80002a6 <fsm_for_input_processing+0xb2>
 80002a0:	4b3b      	ldr	r3, [pc, #236]	; (8000390 <fsm_for_input_processing+0x19c>)
 80002a2:	2201      	movs	r2, #1
 80002a4:	601a      	str	r2, [r3, #0]
			}
			if (isButtonPressed(2)){
 80002a6:	2002      	movs	r0, #2
 80002a8:	f000 f87a 	bl	80003a0 <isButtonPressed>
 80002ac:	4603      	mov	r3, r0
 80002ae:	2b00      	cmp	r3, #0
 80002b0:	d05e      	beq.n	8000370 <fsm_for_input_processing+0x17c>
				timer[0] = red_timer;
 80002b2:	4b37      	ldr	r3, [pc, #220]	; (8000390 <fsm_for_input_processing+0x19c>)
 80002b4:	681b      	ldr	r3, [r3, #0]
 80002b6:	4a37      	ldr	r2, [pc, #220]	; (8000394 <fsm_for_input_processing+0x1a0>)
 80002b8:	6013      	str	r3, [r2, #0]
			}
			break;
 80002ba:	e059      	b.n	8000370 <fsm_for_input_processing+0x17c>
		case MODE_SET_YELLOW :
			fsm_for_changer_duration(2);
 80002bc:	2002      	movs	r0, #2
 80002be:	f7ff ff45 	bl	800014c <fsm_for_changer_duration>
			update7SEG(2);
 80002c2:	2002      	movs	r0, #2
 80002c4:	f000 f976 	bl	80005b4 <update7SEG>
			if(isButtonPressed(1)){
 80002c8:	2001      	movs	r0, #1
 80002ca:	f000 f869 	bl	80003a0 <isButtonPressed>
 80002ce:	4603      	mov	r3, r0
 80002d0:	2b00      	cmp	r3, #0
 80002d2:	d00b      	beq.n	80002ec <fsm_for_input_processing+0xf8>
				yellow_timer += 1;
 80002d4:	4b30      	ldr	r3, [pc, #192]	; (8000398 <fsm_for_input_processing+0x1a4>)
 80002d6:	681b      	ldr	r3, [r3, #0]
 80002d8:	3301      	adds	r3, #1
 80002da:	4a2f      	ldr	r2, [pc, #188]	; (8000398 <fsm_for_input_processing+0x1a4>)
 80002dc:	6013      	str	r3, [r2, #0]
				if(yellow_timer > 99) yellow_timer = 1;
 80002de:	4b2e      	ldr	r3, [pc, #184]	; (8000398 <fsm_for_input_processing+0x1a4>)
 80002e0:	681b      	ldr	r3, [r3, #0]
 80002e2:	2b63      	cmp	r3, #99	; 0x63
 80002e4:	dd02      	ble.n	80002ec <fsm_for_input_processing+0xf8>
 80002e6:	4b2c      	ldr	r3, [pc, #176]	; (8000398 <fsm_for_input_processing+0x1a4>)
 80002e8:	2201      	movs	r2, #1
 80002ea:	601a      	str	r2, [r3, #0]
			}
			if (isButtonPressed(2)){
 80002ec:	2002      	movs	r0, #2
 80002ee:	f000 f857 	bl	80003a0 <isButtonPressed>
 80002f2:	4603      	mov	r3, r0
 80002f4:	2b00      	cmp	r3, #0
 80002f6:	d003      	beq.n	8000300 <fsm_for_input_processing+0x10c>
				timer[1] = yellow_timer;
 80002f8:	4b27      	ldr	r3, [pc, #156]	; (8000398 <fsm_for_input_processing+0x1a4>)
 80002fa:	681b      	ldr	r3, [r3, #0]
 80002fc:	4a25      	ldr	r2, [pc, #148]	; (8000394 <fsm_for_input_processing+0x1a0>)
 80002fe:	6053      	str	r3, [r2, #4]
			}
			if(isButtonPressed(0)){
 8000300:	2000      	movs	r0, #0
 8000302:	f000 f84d 	bl	80003a0 <isButtonPressed>
 8000306:	4603      	mov	r3, r0
 8000308:	2b00      	cmp	r3, #0
 800030a:	d033      	beq.n	8000374 <fsm_for_input_processing+0x180>
				buttonState = MODE_SET_GREEN ;
 800030c:	4b1c      	ldr	r3, [pc, #112]	; (8000380 <fsm_for_input_processing+0x18c>)
 800030e:	2203      	movs	r2, #3
 8000310:	701a      	strb	r2, [r3, #0]
			}
			break;
 8000312:	e02f      	b.n	8000374 <fsm_for_input_processing+0x180>
		case MODE_SET_GREEN :
			fsm_for_changer_duration(3);
 8000314:	2003      	movs	r0, #3
 8000316:	f7ff ff19 	bl	800014c <fsm_for_changer_duration>
			update7SEG(3);
 800031a:	2003      	movs	r0, #3
 800031c:	f000 f94a 	bl	80005b4 <update7SEG>
			if(isButtonPressed(1)){
 8000320:	2001      	movs	r0, #1
 8000322:	f000 f83d 	bl	80003a0 <isButtonPressed>
 8000326:	4603      	mov	r3, r0
 8000328:	2b00      	cmp	r3, #0
 800032a:	d00b      	beq.n	8000344 <fsm_for_input_processing+0x150>
				green_timer += 1;
 800032c:	4b1b      	ldr	r3, [pc, #108]	; (800039c <fsm_for_input_processing+0x1a8>)
 800032e:	681b      	ldr	r3, [r3, #0]
 8000330:	3301      	adds	r3, #1
 8000332:	4a1a      	ldr	r2, [pc, #104]	; (800039c <fsm_for_input_processing+0x1a8>)
 8000334:	6013      	str	r3, [r2, #0]
				if(green_timer > 99) green_timer= 1;
 8000336:	4b19      	ldr	r3, [pc, #100]	; (800039c <fsm_for_input_processing+0x1a8>)
 8000338:	681b      	ldr	r3, [r3, #0]
 800033a:	2b63      	cmp	r3, #99	; 0x63
 800033c:	dd02      	ble.n	8000344 <fsm_for_input_processing+0x150>
 800033e:	4b17      	ldr	r3, [pc, #92]	; (800039c <fsm_for_input_processing+0x1a8>)
 8000340:	2201      	movs	r2, #1
 8000342:	601a      	str	r2, [r3, #0]
			}
			if (isButtonPressed(2)){
 8000344:	2002      	movs	r0, #2
 8000346:	f000 f82b 	bl	80003a0 <isButtonPressed>
 800034a:	4603      	mov	r3, r0
 800034c:	2b00      	cmp	r3, #0
 800034e:	d003      	beq.n	8000358 <fsm_for_input_processing+0x164>
				timer[2] = green_timer;
 8000350:	4b12      	ldr	r3, [pc, #72]	; (800039c <fsm_for_input_processing+0x1a8>)
 8000352:	681b      	ldr	r3, [r3, #0]
 8000354:	4a0f      	ldr	r2, [pc, #60]	; (8000394 <fsm_for_input_processing+0x1a0>)
 8000356:	6093      	str	r3, [r2, #8]
			}
			if(isButtonPressed(0)){
 8000358:	2000      	movs	r0, #0
 800035a:	f000 f821 	bl	80003a0 <isButtonPressed>
 800035e:	4603      	mov	r3, r0
 8000360:	2b00      	cmp	r3, #0
 8000362:	d009      	beq.n	8000378 <fsm_for_input_processing+0x184>
				buttonState = MODE_NORMAL ;
 8000364:	4b06      	ldr	r3, [pc, #24]	; (8000380 <fsm_for_input_processing+0x18c>)
 8000366:	2200      	movs	r2, #0
 8000368:	701a      	strb	r2, [r3, #0]
			}
			break;
 800036a:	e005      	b.n	8000378 <fsm_for_input_processing+0x184>
			break;
 800036c:	bf00      	nop
 800036e:	e004      	b.n	800037a <fsm_for_input_processing+0x186>
			break;
 8000370:	bf00      	nop
 8000372:	e002      	b.n	800037a <fsm_for_input_processing+0x186>
			break;
 8000374:	bf00      	nop
 8000376:	e000      	b.n	800037a <fsm_for_input_processing+0x186>
			break;
 8000378:	bf00      	nop
	}
}
 800037a:	bf00      	nop
 800037c:	bd80      	pop	{r7, pc}
 800037e:	bf00      	nop
 8000380:	20000074 	.word	0x20000074
 8000384:	40010800 	.word	0x40010800
 8000388:	20000084 	.word	0x20000084
 800038c:	20000088 	.word	0x20000088
 8000390:	2000003c 	.word	0x2000003c
 8000394:	20000030 	.word	0x20000030
 8000398:	20000040 	.word	0x20000040
 800039c:	20000044 	.word	0x20000044

080003a0 <isButtonPressed>:
int KeyReg2[N0_OF_BUTTONS] = {NORMAL_STATE,NORMAL_STATE,NORMAL_STATE};
int KeyReg3[N0_OF_BUTTONS] = {NORMAL_STATE,NORMAL_STATE,NORMAL_STATE};

//int TimerForKeyPress = 200;

int isButtonPressed(int index){
 80003a0:	b480      	push	{r7}
 80003a2:	b083      	sub	sp, #12
 80003a4:	af00      	add	r7, sp, #0
 80003a6:	6078      	str	r0, [r7, #4]
	if (button_flag[index] == 1){
 80003a8:	4a09      	ldr	r2, [pc, #36]	; (80003d0 <isButtonPressed+0x30>)
 80003aa:	687b      	ldr	r3, [r7, #4]
 80003ac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80003b0:	2b01      	cmp	r3, #1
 80003b2:	d106      	bne.n	80003c2 <isButtonPressed+0x22>
		button_flag[index] = 0;
 80003b4:	4a06      	ldr	r2, [pc, #24]	; (80003d0 <isButtonPressed+0x30>)
 80003b6:	687b      	ldr	r3, [r7, #4]
 80003b8:	2100      	movs	r1, #0
 80003ba:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		return 1;
 80003be:	2301      	movs	r3, #1
 80003c0:	e000      	b.n	80003c4 <isButtonPressed+0x24>
	}
	return 0;
 80003c2:	2300      	movs	r3, #0
}
 80003c4:	4618      	mov	r0, r3
 80003c6:	370c      	adds	r7, #12
 80003c8:	46bd      	mov	sp, r7
 80003ca:	bc80      	pop	{r7}
 80003cc:	4770      	bx	lr
 80003ce:	bf00      	nop
 80003d0:	20000078 	.word	0x20000078

080003d4 <subKeyProcess>:

void subKeyProcess(int index){
 80003d4:	b480      	push	{r7}
 80003d6:	b083      	sub	sp, #12
 80003d8:	af00      	add	r7, sp, #0
 80003da:	6078      	str	r0, [r7, #4]
	button_flag[index] = 1;
 80003dc:	4a04      	ldr	r2, [pc, #16]	; (80003f0 <subKeyProcess+0x1c>)
 80003de:	687b      	ldr	r3, [r7, #4]
 80003e0:	2101      	movs	r1, #1
 80003e2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 80003e6:	bf00      	nop
 80003e8:	370c      	adds	r7, #12
 80003ea:	46bd      	mov	sp, r7
 80003ec:	bc80      	pop	{r7}
 80003ee:	4770      	bx	lr
 80003f0:	20000078 	.word	0x20000078

080003f4 <getKeyInput>:

void getKeyInput(){
 80003f4:	b580      	push	{r7, lr}
 80003f6:	b082      	sub	sp, #8
 80003f8:	af00      	add	r7, sp, #0
	for (int i = 0; i < N0_OF_BUTTONS; i++){
 80003fa:	2300      	movs	r3, #0
 80003fc:	607b      	str	r3, [r7, #4]
 80003fe:	e06b      	b.n	80004d8 <getKeyInput+0xe4>
		KeyReg0[i] = KeyReg1[i];
 8000400:	4a39      	ldr	r2, [pc, #228]	; (80004e8 <getKeyInput+0xf4>)
 8000402:	687b      	ldr	r3, [r7, #4]
 8000404:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000408:	4938      	ldr	r1, [pc, #224]	; (80004ec <getKeyInput+0xf8>)
 800040a:	687b      	ldr	r3, [r7, #4]
 800040c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		KeyReg1[i] = KeyReg2[i];
 8000410:	4a37      	ldr	r2, [pc, #220]	; (80004f0 <getKeyInput+0xfc>)
 8000412:	687b      	ldr	r3, [r7, #4]
 8000414:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000418:	4933      	ldr	r1, [pc, #204]	; (80004e8 <getKeyInput+0xf4>)
 800041a:	687b      	ldr	r3, [r7, #4]
 800041c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		if(i == 0)
 8000420:	687b      	ldr	r3, [r7, #4]
 8000422:	2b00      	cmp	r3, #0
 8000424:	d10a      	bne.n	800043c <getKeyInput+0x48>
			KeyReg2[i] = HAL_GPIO_ReadPin(B1_GPIO_Port,B1_Pin);
 8000426:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800042a:	4832      	ldr	r0, [pc, #200]	; (80004f4 <getKeyInput+0x100>)
 800042c:	f001 fa1a 	bl	8001864 <HAL_GPIO_ReadPin>
 8000430:	4603      	mov	r3, r0
 8000432:	4619      	mov	r1, r3
 8000434:	4a2e      	ldr	r2, [pc, #184]	; (80004f0 <getKeyInput+0xfc>)
 8000436:	687b      	ldr	r3, [r7, #4]
 8000438:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		if(i==1)
 800043c:	687b      	ldr	r3, [r7, #4]
 800043e:	2b01      	cmp	r3, #1
 8000440:	d10a      	bne.n	8000458 <getKeyInput+0x64>
			KeyReg2[i] = HAL_GPIO_ReadPin(B2_GPIO_Port,B2_Pin);
 8000442:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000446:	482b      	ldr	r0, [pc, #172]	; (80004f4 <getKeyInput+0x100>)
 8000448:	f001 fa0c 	bl	8001864 <HAL_GPIO_ReadPin>
 800044c:	4603      	mov	r3, r0
 800044e:	4619      	mov	r1, r3
 8000450:	4a27      	ldr	r2, [pc, #156]	; (80004f0 <getKeyInput+0xfc>)
 8000452:	687b      	ldr	r3, [r7, #4]
 8000454:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		if(i==2)
 8000458:	687b      	ldr	r3, [r7, #4]
 800045a:	2b02      	cmp	r3, #2
 800045c:	d10a      	bne.n	8000474 <getKeyInput+0x80>
			KeyReg2[i] = HAL_GPIO_ReadPin(B3_GPIO_Port,B3_Pin);
 800045e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000462:	4824      	ldr	r0, [pc, #144]	; (80004f4 <getKeyInput+0x100>)
 8000464:	f001 f9fe 	bl	8001864 <HAL_GPIO_ReadPin>
 8000468:	4603      	mov	r3, r0
 800046a:	4619      	mov	r1, r3
 800046c:	4a20      	ldr	r2, [pc, #128]	; (80004f0 <getKeyInput+0xfc>)
 800046e:	687b      	ldr	r3, [r7, #4]
 8000470:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		if ((KeyReg0[i] == KeyReg1[i]) && (KeyReg1[i] == KeyReg2[i])){
 8000474:	4a1d      	ldr	r2, [pc, #116]	; (80004ec <getKeyInput+0xf8>)
 8000476:	687b      	ldr	r3, [r7, #4]
 8000478:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800047c:	491a      	ldr	r1, [pc, #104]	; (80004e8 <getKeyInput+0xf4>)
 800047e:	687b      	ldr	r3, [r7, #4]
 8000480:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000484:	429a      	cmp	r2, r3
 8000486:	d124      	bne.n	80004d2 <getKeyInput+0xde>
 8000488:	4a17      	ldr	r2, [pc, #92]	; (80004e8 <getKeyInput+0xf4>)
 800048a:	687b      	ldr	r3, [r7, #4]
 800048c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000490:	4917      	ldr	r1, [pc, #92]	; (80004f0 <getKeyInput+0xfc>)
 8000492:	687b      	ldr	r3, [r7, #4]
 8000494:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000498:	429a      	cmp	r2, r3
 800049a:	d11a      	bne.n	80004d2 <getKeyInput+0xde>
			if (KeyReg3[i] != KeyReg2[i]){
 800049c:	4a16      	ldr	r2, [pc, #88]	; (80004f8 <getKeyInput+0x104>)
 800049e:	687b      	ldr	r3, [r7, #4]
 80004a0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80004a4:	4912      	ldr	r1, [pc, #72]	; (80004f0 <getKeyInput+0xfc>)
 80004a6:	687b      	ldr	r3, [r7, #4]
 80004a8:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80004ac:	429a      	cmp	r2, r3
 80004ae:	d010      	beq.n	80004d2 <getKeyInput+0xde>
				KeyReg3[i] = KeyReg2[i];
 80004b0:	4a0f      	ldr	r2, [pc, #60]	; (80004f0 <getKeyInput+0xfc>)
 80004b2:	687b      	ldr	r3, [r7, #4]
 80004b4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80004b8:	490f      	ldr	r1, [pc, #60]	; (80004f8 <getKeyInput+0x104>)
 80004ba:	687b      	ldr	r3, [r7, #4]
 80004bc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				if (KeyReg2[i] == PRESSED_STATE){
 80004c0:	4a0b      	ldr	r2, [pc, #44]	; (80004f0 <getKeyInput+0xfc>)
 80004c2:	687b      	ldr	r3, [r7, #4]
 80004c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80004c8:	2b00      	cmp	r3, #0
 80004ca:	d102      	bne.n	80004d2 <getKeyInput+0xde>
					subKeyProcess(i);
 80004cc:	6878      	ldr	r0, [r7, #4]
 80004ce:	f7ff ff81 	bl	80003d4 <subKeyProcess>
	for (int i = 0; i < N0_OF_BUTTONS; i++){
 80004d2:	687b      	ldr	r3, [r7, #4]
 80004d4:	3301      	adds	r3, #1
 80004d6:	607b      	str	r3, [r7, #4]
 80004d8:	687b      	ldr	r3, [r7, #4]
 80004da:	2b02      	cmp	r3, #2
 80004dc:	dd90      	ble.n	8000400 <getKeyInput+0xc>
				}
			}
		}
	}
}
 80004de:	bf00      	nop
 80004e0:	bf00      	nop
 80004e2:	3708      	adds	r7, #8
 80004e4:	46bd      	mov	sp, r7
 80004e6:	bd80      	pop	{r7, pc}
 80004e8:	2000000c 	.word	0x2000000c
 80004ec:	20000000 	.word	0x20000000
 80004f0:	20000018 	.word	0x20000018
 80004f4:	40010800 	.word	0x40010800
 80004f8:	20000024 	.word	0x20000024

080004fc <display7SEG>:
int count = 0;
int count_ex = 0;

int index_led = 0;

void display7SEG(int num){
 80004fc:	b580      	push	{r7, lr}
 80004fe:	b082      	sub	sp, #8
 8000500:	af00      	add	r7, sp, #0
 8000502:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin (GPIOB,a_Pin|b_Pin|c_Pin|d_Pin|e_Pin|f_Pin|g_Pin, GPIO_PIN_SET) ;
 8000504:	2201      	movs	r2, #1
 8000506:	217f      	movs	r1, #127	; 0x7f
 8000508:	4829      	ldr	r0, [pc, #164]	; (80005b0 <display7SEG+0xb4>)
 800050a:	f001 f9c2 	bl	8001892 <HAL_GPIO_WritePin>
 800050e:	687b      	ldr	r3, [r7, #4]
 8000510:	2b09      	cmp	r3, #9
 8000512:	d849      	bhi.n	80005a8 <display7SEG+0xac>
 8000514:	a201      	add	r2, pc, #4	; (adr r2, 800051c <display7SEG+0x20>)
 8000516:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800051a:	bf00      	nop
 800051c:	08000545 	.word	0x08000545
 8000520:	0800054f 	.word	0x0800054f
 8000524:	08000559 	.word	0x08000559
 8000528:	08000563 	.word	0x08000563
 800052c:	0800056d 	.word	0x0800056d
 8000530:	08000577 	.word	0x08000577
 8000534:	08000581 	.word	0x08000581
 8000538:	0800058b 	.word	0x0800058b
 800053c:	08000595 	.word	0x08000595
 8000540:	0800059f 	.word	0x0800059f
	switch(num){
	case 0:
		HAL_GPIO_TogglePin (GPIOB,a_Pin|b_Pin|c_Pin|d_Pin|e_Pin|f_Pin) ;
 8000544:	213f      	movs	r1, #63	; 0x3f
 8000546:	481a      	ldr	r0, [pc, #104]	; (80005b0 <display7SEG+0xb4>)
 8000548:	f001 f9bb 	bl	80018c2 <HAL_GPIO_TogglePin>
		break;
 800054c:	e02c      	b.n	80005a8 <display7SEG+0xac>
	case 1:
		HAL_GPIO_TogglePin (GPIOB ,b_Pin|c_Pin) ;
 800054e:	2106      	movs	r1, #6
 8000550:	4817      	ldr	r0, [pc, #92]	; (80005b0 <display7SEG+0xb4>)
 8000552:	f001 f9b6 	bl	80018c2 <HAL_GPIO_TogglePin>
		break;
 8000556:	e027      	b.n	80005a8 <display7SEG+0xac>
	case 2:
		HAL_GPIO_TogglePin (GPIOB,a_Pin|b_Pin|g_Pin|d_Pin|e_Pin) ;
 8000558:	215b      	movs	r1, #91	; 0x5b
 800055a:	4815      	ldr	r0, [pc, #84]	; (80005b0 <display7SEG+0xb4>)
 800055c:	f001 f9b1 	bl	80018c2 <HAL_GPIO_TogglePin>
		break;
 8000560:	e022      	b.n	80005a8 <display7SEG+0xac>
	case 3:
		HAL_GPIO_TogglePin (GPIOB,a_Pin|b_Pin|g_Pin|c_Pin|d_Pin) ;
 8000562:	214f      	movs	r1, #79	; 0x4f
 8000564:	4812      	ldr	r0, [pc, #72]	; (80005b0 <display7SEG+0xb4>)
 8000566:	f001 f9ac 	bl	80018c2 <HAL_GPIO_TogglePin>
		break;
 800056a:	e01d      	b.n	80005a8 <display7SEG+0xac>
	case 4:
		HAL_GPIO_TogglePin (GPIOB,f_Pin|g_Pin|b_Pin|c_Pin) ;
 800056c:	2166      	movs	r1, #102	; 0x66
 800056e:	4810      	ldr	r0, [pc, #64]	; (80005b0 <display7SEG+0xb4>)
 8000570:	f001 f9a7 	bl	80018c2 <HAL_GPIO_TogglePin>
		break;
 8000574:	e018      	b.n	80005a8 <display7SEG+0xac>
	case 5:
		HAL_GPIO_TogglePin (GPIOB,a_Pin|f_Pin|g_Pin|c_Pin|d_Pin) ;
 8000576:	216d      	movs	r1, #109	; 0x6d
 8000578:	480d      	ldr	r0, [pc, #52]	; (80005b0 <display7SEG+0xb4>)
 800057a:	f001 f9a2 	bl	80018c2 <HAL_GPIO_TogglePin>
		break;
 800057e:	e013      	b.n	80005a8 <display7SEG+0xac>
	case 6 :
		HAL_GPIO_TogglePin (GPIOB,a_Pin|f_Pin|g_Pin|e_Pin|c_Pin|d_Pin) ;
 8000580:	217d      	movs	r1, #125	; 0x7d
 8000582:	480b      	ldr	r0, [pc, #44]	; (80005b0 <display7SEG+0xb4>)
 8000584:	f001 f99d 	bl	80018c2 <HAL_GPIO_TogglePin>
		break;
 8000588:	e00e      	b.n	80005a8 <display7SEG+0xac>
	case 7 :
		HAL_GPIO_TogglePin (GPIOB ,a_Pin|b_Pin|c_Pin ) ;
 800058a:	2107      	movs	r1, #7
 800058c:	4808      	ldr	r0, [pc, #32]	; (80005b0 <display7SEG+0xb4>)
 800058e:	f001 f998 	bl	80018c2 <HAL_GPIO_TogglePin>
		break;
 8000592:	e009      	b.n	80005a8 <display7SEG+0xac>
	case 8:
		HAL_GPIO_TogglePin (GPIOB,a_Pin|b_Pin|c_Pin|d_Pin|e_Pin|f_Pin|g_Pin) ;
 8000594:	217f      	movs	r1, #127	; 0x7f
 8000596:	4806      	ldr	r0, [pc, #24]	; (80005b0 <display7SEG+0xb4>)
 8000598:	f001 f993 	bl	80018c2 <HAL_GPIO_TogglePin>
		break;
 800059c:	e004      	b.n	80005a8 <display7SEG+0xac>
	case 9:
		HAL_GPIO_TogglePin (GPIOB,a_Pin|b_Pin|c_Pin|d_Pin|f_Pin|g_Pin) ;
 800059e:	216f      	movs	r1, #111	; 0x6f
 80005a0:	4803      	ldr	r0, [pc, #12]	; (80005b0 <display7SEG+0xb4>)
 80005a2:	f001 f98e 	bl	80018c2 <HAL_GPIO_TogglePin>
		break;
 80005a6:	bf00      	nop
	}
}
 80005a8:	bf00      	nop
 80005aa:	3708      	adds	r7, #8
 80005ac:	46bd      	mov	sp, r7
 80005ae:	bd80      	pop	{r7, pc}
 80005b0:	40010c00 	.word	0x40010c00

080005b4 <update7SEG>:

void update7SEG(int mode){
 80005b4:	b580      	push	{r7, lr}
 80005b6:	b082      	sub	sp, #8
 80005b8:	af00      	add	r7, sp, #0
 80005ba:	6078      	str	r0, [r7, #4]
	switch(index_led){
 80005bc:	4bc8      	ldr	r3, [pc, #800]	; (80008e0 <update7SEG+0x32c>)
 80005be:	681b      	ldr	r3, [r3, #0]
 80005c0:	2b03      	cmp	r3, #3
 80005c2:	f200 8188 	bhi.w	80008d6 <update7SEG+0x322>
 80005c6:	a201      	add	r2, pc, #4	; (adr r2, 80005cc <update7SEG+0x18>)
 80005c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80005cc:	080005dd 	.word	0x080005dd
 80005d0:	0800066f 	.word	0x0800066f
 80005d4:	080006f9 	.word	0x080006f9
 80005d8:	080007f5 	.word	0x080007f5
	case 0:
		 HAL_GPIO_WritePin (en0_GPIO_Port,en0_Pin, GPIO_PIN_RESET ) ;
 80005dc:	2200      	movs	r2, #0
 80005de:	f44f 7180 	mov.w	r1, #256	; 0x100
 80005e2:	48c0      	ldr	r0, [pc, #768]	; (80008e4 <update7SEG+0x330>)
 80005e4:	f001 f955 	bl	8001892 <HAL_GPIO_WritePin>
		 HAL_GPIO_WritePin (GPIOA,en1_Pin|en2_Pin|en3_Pin, SET) ;
 80005e8:	2201      	movs	r2, #1
 80005ea:	f44f 6160 	mov.w	r1, #3584	; 0xe00
 80005ee:	48bd      	ldr	r0, [pc, #756]	; (80008e4 <update7SEG+0x330>)
 80005f0:	f001 f94f 	bl	8001892 <HAL_GPIO_WritePin>
 80005f4:	687b      	ldr	r3, [r7, #4]
 80005f6:	2b03      	cmp	r3, #3
 80005f8:	d82c      	bhi.n	8000654 <update7SEG+0xa0>
 80005fa:	a201      	add	r2, pc, #4	; (adr r2, 8000600 <update7SEG+0x4c>)
 80005fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000600:	08000611 	.word	0x08000611
 8000604:	0800063d 	.word	0x0800063d
 8000608:	08000645 	.word	0x08000645
 800060c:	0800064d 	.word	0x0800064d
		 switch(mode){
			 case 0:
				 display7SEG((count%100)/10);
 8000610:	4bb5      	ldr	r3, [pc, #724]	; (80008e8 <update7SEG+0x334>)
 8000612:	681a      	ldr	r2, [r3, #0]
 8000614:	4bb5      	ldr	r3, [pc, #724]	; (80008ec <update7SEG+0x338>)
 8000616:	fb83 1302 	smull	r1, r3, r3, r2
 800061a:	1159      	asrs	r1, r3, #5
 800061c:	17d3      	asrs	r3, r2, #31
 800061e:	1acb      	subs	r3, r1, r3
 8000620:	2164      	movs	r1, #100	; 0x64
 8000622:	fb01 f303 	mul.w	r3, r1, r3
 8000626:	1ad3      	subs	r3, r2, r3
 8000628:	4ab1      	ldr	r2, [pc, #708]	; (80008f0 <update7SEG+0x33c>)
 800062a:	fb82 1203 	smull	r1, r2, r2, r3
 800062e:	1092      	asrs	r2, r2, #2
 8000630:	17db      	asrs	r3, r3, #31
 8000632:	1ad3      	subs	r3, r2, r3
 8000634:	4618      	mov	r0, r3
 8000636:	f7ff ff61 	bl	80004fc <display7SEG>
				 break;
 800063a:	e00b      	b.n	8000654 <update7SEG+0xa0>
			 case 1:
				 display7SEG(0);
 800063c:	2000      	movs	r0, #0
 800063e:	f7ff ff5d 	bl	80004fc <display7SEG>
				 break;
 8000642:	e007      	b.n	8000654 <update7SEG+0xa0>
			 case 2:
				 display7SEG(0);
 8000644:	2000      	movs	r0, #0
 8000646:	f7ff ff59 	bl	80004fc <display7SEG>
				 break;
 800064a:	e003      	b.n	8000654 <update7SEG+0xa0>
			 case 3:
				 display7SEG(0);
 800064c:	2000      	movs	r0, #0
 800064e:	f7ff ff55 	bl	80004fc <display7SEG>
				 break;
 8000652:	bf00      	nop
		 }
		 if(timer2_flag == 1){
 8000654:	4ba7      	ldr	r3, [pc, #668]	; (80008f4 <update7SEG+0x340>)
 8000656:	681b      	ldr	r3, [r3, #0]
 8000658:	2b01      	cmp	r3, #1
 800065a:	f040 8135 	bne.w	80008c8 <update7SEG+0x314>
			 index_led = 1;
 800065e:	4ba0      	ldr	r3, [pc, #640]	; (80008e0 <update7SEG+0x32c>)
 8000660:	2201      	movs	r2, #1
 8000662:	601a      	str	r2, [r3, #0]
			 setTimer2(260);
 8000664:	f44f 7082 	mov.w	r0, #260	; 0x104
 8000668:	f000 fc64 	bl	8000f34 <setTimer2>
		 }
		break ;
 800066c:	e12c      	b.n	80008c8 <update7SEG+0x314>
	case 1:
		 HAL_GPIO_WritePin (en1_GPIO_Port,en1_Pin, GPIO_PIN_RESET ) ;
 800066e:	2200      	movs	r2, #0
 8000670:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000674:	489b      	ldr	r0, [pc, #620]	; (80008e4 <update7SEG+0x330>)
 8000676:	f001 f90c 	bl	8001892 <HAL_GPIO_WritePin>
		 HAL_GPIO_WritePin (GPIOA,en0_Pin|en2_Pin|en3_Pin, SET) ;
 800067a:	2201      	movs	r2, #1
 800067c:	f44f 6150 	mov.w	r1, #3328	; 0xd00
 8000680:	4898      	ldr	r0, [pc, #608]	; (80008e4 <update7SEG+0x330>)
 8000682:	f001 f906 	bl	8001892 <HAL_GPIO_WritePin>
 8000686:	687b      	ldr	r3, [r7, #4]
 8000688:	2b03      	cmp	r3, #3
 800068a:	d828      	bhi.n	80006de <update7SEG+0x12a>
 800068c:	a201      	add	r2, pc, #4	; (adr r2, 8000694 <update7SEG+0xe0>)
 800068e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000692:	bf00      	nop
 8000694:	080006a5 	.word	0x080006a5
 8000698:	080006c7 	.word	0x080006c7
 800069c:	080006cf 	.word	0x080006cf
 80006a0:	080006d7 	.word	0x080006d7
		 switch(mode){
			 case 0:
				 display7SEG(count%10);
 80006a4:	4b90      	ldr	r3, [pc, #576]	; (80008e8 <update7SEG+0x334>)
 80006a6:	681a      	ldr	r2, [r3, #0]
 80006a8:	4b91      	ldr	r3, [pc, #580]	; (80008f0 <update7SEG+0x33c>)
 80006aa:	fb83 1302 	smull	r1, r3, r3, r2
 80006ae:	1099      	asrs	r1, r3, #2
 80006b0:	17d3      	asrs	r3, r2, #31
 80006b2:	1ac9      	subs	r1, r1, r3
 80006b4:	460b      	mov	r3, r1
 80006b6:	009b      	lsls	r3, r3, #2
 80006b8:	440b      	add	r3, r1
 80006ba:	005b      	lsls	r3, r3, #1
 80006bc:	1ad1      	subs	r1, r2, r3
 80006be:	4608      	mov	r0, r1
 80006c0:	f7ff ff1c 	bl	80004fc <display7SEG>
				 break;
 80006c4:	e00b      	b.n	80006de <update7SEG+0x12a>
			 case 1:
				 display7SEG(2);
 80006c6:	2002      	movs	r0, #2
 80006c8:	f7ff ff18 	bl	80004fc <display7SEG>
				 break;
 80006cc:	e007      	b.n	80006de <update7SEG+0x12a>
			 case 2:
				 display7SEG(3);
 80006ce:	2003      	movs	r0, #3
 80006d0:	f7ff ff14 	bl	80004fc <display7SEG>
				 break;
 80006d4:	e003      	b.n	80006de <update7SEG+0x12a>
			 case 3:
				 display7SEG(4);
 80006d6:	2004      	movs	r0, #4
 80006d8:	f7ff ff10 	bl	80004fc <display7SEG>
				 break;
 80006dc:	bf00      	nop
		 }
		 if(timer2_flag == 1){
 80006de:	4b85      	ldr	r3, [pc, #532]	; (80008f4 <update7SEG+0x340>)
 80006e0:	681b      	ldr	r3, [r3, #0]
 80006e2:	2b01      	cmp	r3, #1
 80006e4:	f040 80f2 	bne.w	80008cc <update7SEG+0x318>
			 index_led = 2;
 80006e8:	4b7d      	ldr	r3, [pc, #500]	; (80008e0 <update7SEG+0x32c>)
 80006ea:	2202      	movs	r2, #2
 80006ec:	601a      	str	r2, [r3, #0]
			 setTimer2(260);
 80006ee:	f44f 7082 	mov.w	r0, #260	; 0x104
 80006f2:	f000 fc1f 	bl	8000f34 <setTimer2>
		 }
		break ;
 80006f6:	e0e9      	b.n	80008cc <update7SEG+0x318>
	case 2:
		 HAL_GPIO_WritePin (en2_GPIO_Port,en2_Pin, GPIO_PIN_RESET ) ;
 80006f8:	2200      	movs	r2, #0
 80006fa:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80006fe:	4879      	ldr	r0, [pc, #484]	; (80008e4 <update7SEG+0x330>)
 8000700:	f001 f8c7 	bl	8001892 <HAL_GPIO_WritePin>
		 HAL_GPIO_WritePin (GPIOA,en0_Pin|en1_Pin|en3_Pin, SET) ;
 8000704:	2201      	movs	r2, #1
 8000706:	f44f 6130 	mov.w	r1, #2816	; 0xb00
 800070a:	4876      	ldr	r0, [pc, #472]	; (80008e4 <update7SEG+0x330>)
 800070c:	f001 f8c1 	bl	8001892 <HAL_GPIO_WritePin>
 8000710:	687b      	ldr	r3, [r7, #4]
 8000712:	2b03      	cmp	r3, #3
 8000714:	d862      	bhi.n	80007dc <update7SEG+0x228>
 8000716:	a201      	add	r2, pc, #4	; (adr r2, 800071c <update7SEG+0x168>)
 8000718:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800071c:	0800072d 	.word	0x0800072d
 8000720:	08000759 	.word	0x08000759
 8000724:	08000785 	.word	0x08000785
 8000728:	080007b1 	.word	0x080007b1
		 switch(mode){
			 case 0:
				 display7SEG((count_ex%100)/10);
 800072c:	4b72      	ldr	r3, [pc, #456]	; (80008f8 <update7SEG+0x344>)
 800072e:	681a      	ldr	r2, [r3, #0]
 8000730:	4b6e      	ldr	r3, [pc, #440]	; (80008ec <update7SEG+0x338>)
 8000732:	fb83 1302 	smull	r1, r3, r3, r2
 8000736:	1159      	asrs	r1, r3, #5
 8000738:	17d3      	asrs	r3, r2, #31
 800073a:	1acb      	subs	r3, r1, r3
 800073c:	2164      	movs	r1, #100	; 0x64
 800073e:	fb01 f303 	mul.w	r3, r1, r3
 8000742:	1ad3      	subs	r3, r2, r3
 8000744:	4a6a      	ldr	r2, [pc, #424]	; (80008f0 <update7SEG+0x33c>)
 8000746:	fb82 1203 	smull	r1, r2, r2, r3
 800074a:	1092      	asrs	r2, r2, #2
 800074c:	17db      	asrs	r3, r3, #31
 800074e:	1ad3      	subs	r3, r2, r3
 8000750:	4618      	mov	r0, r3
 8000752:	f7ff fed3 	bl	80004fc <display7SEG>
				 break;
 8000756:	e041      	b.n	80007dc <update7SEG+0x228>
			 case 1:
				 display7SEG( (red_timer%100)/10);
 8000758:	4b68      	ldr	r3, [pc, #416]	; (80008fc <update7SEG+0x348>)
 800075a:	681a      	ldr	r2, [r3, #0]
 800075c:	4b63      	ldr	r3, [pc, #396]	; (80008ec <update7SEG+0x338>)
 800075e:	fb83 1302 	smull	r1, r3, r3, r2
 8000762:	1159      	asrs	r1, r3, #5
 8000764:	17d3      	asrs	r3, r2, #31
 8000766:	1acb      	subs	r3, r1, r3
 8000768:	2164      	movs	r1, #100	; 0x64
 800076a:	fb01 f303 	mul.w	r3, r1, r3
 800076e:	1ad3      	subs	r3, r2, r3
 8000770:	4a5f      	ldr	r2, [pc, #380]	; (80008f0 <update7SEG+0x33c>)
 8000772:	fb82 1203 	smull	r1, r2, r2, r3
 8000776:	1092      	asrs	r2, r2, #2
 8000778:	17db      	asrs	r3, r3, #31
 800077a:	1ad3      	subs	r3, r2, r3
 800077c:	4618      	mov	r0, r3
 800077e:	f7ff febd 	bl	80004fc <display7SEG>
				 break;
 8000782:	e02b      	b.n	80007dc <update7SEG+0x228>
			 case 2:
				 display7SEG( (yellow_timer%100)/10);
 8000784:	4b5e      	ldr	r3, [pc, #376]	; (8000900 <update7SEG+0x34c>)
 8000786:	681a      	ldr	r2, [r3, #0]
 8000788:	4b58      	ldr	r3, [pc, #352]	; (80008ec <update7SEG+0x338>)
 800078a:	fb83 1302 	smull	r1, r3, r3, r2
 800078e:	1159      	asrs	r1, r3, #5
 8000790:	17d3      	asrs	r3, r2, #31
 8000792:	1acb      	subs	r3, r1, r3
 8000794:	2164      	movs	r1, #100	; 0x64
 8000796:	fb01 f303 	mul.w	r3, r1, r3
 800079a:	1ad3      	subs	r3, r2, r3
 800079c:	4a54      	ldr	r2, [pc, #336]	; (80008f0 <update7SEG+0x33c>)
 800079e:	fb82 1203 	smull	r1, r2, r2, r3
 80007a2:	1092      	asrs	r2, r2, #2
 80007a4:	17db      	asrs	r3, r3, #31
 80007a6:	1ad3      	subs	r3, r2, r3
 80007a8:	4618      	mov	r0, r3
 80007aa:	f7ff fea7 	bl	80004fc <display7SEG>
				 break;
 80007ae:	e015      	b.n	80007dc <update7SEG+0x228>
			 case 3:
				 display7SEG( (green_timer%100)/10);
 80007b0:	4b54      	ldr	r3, [pc, #336]	; (8000904 <update7SEG+0x350>)
 80007b2:	681a      	ldr	r2, [r3, #0]
 80007b4:	4b4d      	ldr	r3, [pc, #308]	; (80008ec <update7SEG+0x338>)
 80007b6:	fb83 1302 	smull	r1, r3, r3, r2
 80007ba:	1159      	asrs	r1, r3, #5
 80007bc:	17d3      	asrs	r3, r2, #31
 80007be:	1acb      	subs	r3, r1, r3
 80007c0:	2164      	movs	r1, #100	; 0x64
 80007c2:	fb01 f303 	mul.w	r3, r1, r3
 80007c6:	1ad3      	subs	r3, r2, r3
 80007c8:	4a49      	ldr	r2, [pc, #292]	; (80008f0 <update7SEG+0x33c>)
 80007ca:	fb82 1203 	smull	r1, r2, r2, r3
 80007ce:	1092      	asrs	r2, r2, #2
 80007d0:	17db      	asrs	r3, r3, #31
 80007d2:	1ad3      	subs	r3, r2, r3
 80007d4:	4618      	mov	r0, r3
 80007d6:	f7ff fe91 	bl	80004fc <display7SEG>
				 break;
 80007da:	bf00      	nop
		 }
		 if(timer2_flag == 1){
 80007dc:	4b45      	ldr	r3, [pc, #276]	; (80008f4 <update7SEG+0x340>)
 80007de:	681b      	ldr	r3, [r3, #0]
 80007e0:	2b01      	cmp	r3, #1
 80007e2:	d175      	bne.n	80008d0 <update7SEG+0x31c>
			 index_led = 3;
 80007e4:	4b3e      	ldr	r3, [pc, #248]	; (80008e0 <update7SEG+0x32c>)
 80007e6:	2203      	movs	r2, #3
 80007e8:	601a      	str	r2, [r3, #0]
			 setTimer2(260);
 80007ea:	f44f 7082 	mov.w	r0, #260	; 0x104
 80007ee:	f000 fba1 	bl	8000f34 <setTimer2>
		 }

		break ;
 80007f2:	e06d      	b.n	80008d0 <update7SEG+0x31c>
	case 3:
		 HAL_GPIO_WritePin (en3_GPIO_Port,en3_Pin, GPIO_PIN_RESET ) ;
 80007f4:	2200      	movs	r2, #0
 80007f6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80007fa:	483a      	ldr	r0, [pc, #232]	; (80008e4 <update7SEG+0x330>)
 80007fc:	f001 f849 	bl	8001892 <HAL_GPIO_WritePin>
		 HAL_GPIO_WritePin (GPIOA,en0_Pin|en1_Pin|en2_Pin, SET) ;
 8000800:	2201      	movs	r2, #1
 8000802:	f44f 61e0 	mov.w	r1, #1792	; 0x700
 8000806:	4837      	ldr	r0, [pc, #220]	; (80008e4 <update7SEG+0x330>)
 8000808:	f001 f843 	bl	8001892 <HAL_GPIO_WritePin>
 800080c:	687b      	ldr	r3, [r7, #4]
 800080e:	2b03      	cmp	r3, #3
 8000810:	d84e      	bhi.n	80008b0 <update7SEG+0x2fc>
 8000812:	a201      	add	r2, pc, #4	; (adr r2, 8000818 <update7SEG+0x264>)
 8000814:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000818:	08000829 	.word	0x08000829
 800081c:	0800084b 	.word	0x0800084b
 8000820:	0800086d 	.word	0x0800086d
 8000824:	0800088f 	.word	0x0800088f
		 switch(mode){
			 case 0:
				 display7SEG(count_ex%10);
 8000828:	4b33      	ldr	r3, [pc, #204]	; (80008f8 <update7SEG+0x344>)
 800082a:	681a      	ldr	r2, [r3, #0]
 800082c:	4b30      	ldr	r3, [pc, #192]	; (80008f0 <update7SEG+0x33c>)
 800082e:	fb83 1302 	smull	r1, r3, r3, r2
 8000832:	1099      	asrs	r1, r3, #2
 8000834:	17d3      	asrs	r3, r2, #31
 8000836:	1ac9      	subs	r1, r1, r3
 8000838:	460b      	mov	r3, r1
 800083a:	009b      	lsls	r3, r3, #2
 800083c:	440b      	add	r3, r1
 800083e:	005b      	lsls	r3, r3, #1
 8000840:	1ad1      	subs	r1, r2, r3
 8000842:	4608      	mov	r0, r1
 8000844:	f7ff fe5a 	bl	80004fc <display7SEG>
				 break;
 8000848:	e032      	b.n	80008b0 <update7SEG+0x2fc>
			 case 1:
				 display7SEG( red_timer%10);
 800084a:	4b2c      	ldr	r3, [pc, #176]	; (80008fc <update7SEG+0x348>)
 800084c:	681a      	ldr	r2, [r3, #0]
 800084e:	4b28      	ldr	r3, [pc, #160]	; (80008f0 <update7SEG+0x33c>)
 8000850:	fb83 1302 	smull	r1, r3, r3, r2
 8000854:	1099      	asrs	r1, r3, #2
 8000856:	17d3      	asrs	r3, r2, #31
 8000858:	1ac9      	subs	r1, r1, r3
 800085a:	460b      	mov	r3, r1
 800085c:	009b      	lsls	r3, r3, #2
 800085e:	440b      	add	r3, r1
 8000860:	005b      	lsls	r3, r3, #1
 8000862:	1ad1      	subs	r1, r2, r3
 8000864:	4608      	mov	r0, r1
 8000866:	f7ff fe49 	bl	80004fc <display7SEG>
				 break;
 800086a:	e021      	b.n	80008b0 <update7SEG+0x2fc>
			 case 2:
				 display7SEG( yellow_timer%10);
 800086c:	4b24      	ldr	r3, [pc, #144]	; (8000900 <update7SEG+0x34c>)
 800086e:	681a      	ldr	r2, [r3, #0]
 8000870:	4b1f      	ldr	r3, [pc, #124]	; (80008f0 <update7SEG+0x33c>)
 8000872:	fb83 1302 	smull	r1, r3, r3, r2
 8000876:	1099      	asrs	r1, r3, #2
 8000878:	17d3      	asrs	r3, r2, #31
 800087a:	1ac9      	subs	r1, r1, r3
 800087c:	460b      	mov	r3, r1
 800087e:	009b      	lsls	r3, r3, #2
 8000880:	440b      	add	r3, r1
 8000882:	005b      	lsls	r3, r3, #1
 8000884:	1ad1      	subs	r1, r2, r3
 8000886:	4608      	mov	r0, r1
 8000888:	f7ff fe38 	bl	80004fc <display7SEG>
				 break;
 800088c:	e010      	b.n	80008b0 <update7SEG+0x2fc>
			 case 3:
				 display7SEG( green_timer%10);
 800088e:	4b1d      	ldr	r3, [pc, #116]	; (8000904 <update7SEG+0x350>)
 8000890:	681a      	ldr	r2, [r3, #0]
 8000892:	4b17      	ldr	r3, [pc, #92]	; (80008f0 <update7SEG+0x33c>)
 8000894:	fb83 1302 	smull	r1, r3, r3, r2
 8000898:	1099      	asrs	r1, r3, #2
 800089a:	17d3      	asrs	r3, r2, #31
 800089c:	1ac9      	subs	r1, r1, r3
 800089e:	460b      	mov	r3, r1
 80008a0:	009b      	lsls	r3, r3, #2
 80008a2:	440b      	add	r3, r1
 80008a4:	005b      	lsls	r3, r3, #1
 80008a6:	1ad1      	subs	r1, r2, r3
 80008a8:	4608      	mov	r0, r1
 80008aa:	f7ff fe27 	bl	80004fc <display7SEG>
				 break;
 80008ae:	bf00      	nop
		 }
		 if(timer2_flag == 1){
 80008b0:	4b10      	ldr	r3, [pc, #64]	; (80008f4 <update7SEG+0x340>)
 80008b2:	681b      	ldr	r3, [r3, #0]
 80008b4:	2b01      	cmp	r3, #1
 80008b6:	d10d      	bne.n	80008d4 <update7SEG+0x320>
			 index_led = 0;
 80008b8:	4b09      	ldr	r3, [pc, #36]	; (80008e0 <update7SEG+0x32c>)
 80008ba:	2200      	movs	r2, #0
 80008bc:	601a      	str	r2, [r3, #0]
			 setTimer2(260);
 80008be:	f44f 7082 	mov.w	r0, #260	; 0x104
 80008c2:	f000 fb37 	bl	8000f34 <setTimer2>
		 }
		break ;
 80008c6:	e005      	b.n	80008d4 <update7SEG+0x320>
		break ;
 80008c8:	bf00      	nop
 80008ca:	e004      	b.n	80008d6 <update7SEG+0x322>
		break ;
 80008cc:	bf00      	nop
 80008ce:	e002      	b.n	80008d6 <update7SEG+0x322>
		break ;
 80008d0:	bf00      	nop
 80008d2:	e000      	b.n	80008d6 <update7SEG+0x322>
		break ;
 80008d4:	bf00      	nop
	}
}
 80008d6:	bf00      	nop
 80008d8:	3708      	adds	r7, #8
 80008da:	46bd      	mov	sp, r7
 80008dc:	bd80      	pop	{r7, pc}
 80008de:	bf00      	nop
 80008e0:	20000094 	.word	0x20000094
 80008e4:	40010800 	.word	0x40010800
 80008e8:	2000008c 	.word	0x2000008c
 80008ec:	51eb851f 	.word	0x51eb851f
 80008f0:	66666667 	.word	0x66666667
 80008f4:	200000ac 	.word	0x200000ac
 80008f8:	20000090 	.word	0x20000090
 80008fc:	2000003c 	.word	0x2000003c
 8000900:	20000040 	.word	0x20000040
 8000904:	20000044 	.word	0x20000044

08000908 <fsm_for_trafficled_normal>:

void fsm_for_trafficled_normal(void){
 8000908:	b580      	push	{r7, lr}
 800090a:	af00      	add	r7, sp, #0
		switch (state1){
 800090c:	4b64      	ldr	r3, [pc, #400]	; (8000aa0 <fsm_for_trafficled_normal+0x198>)
 800090e:	681b      	ldr	r3, [r3, #0]
 8000910:	2b03      	cmp	r3, #3
 8000912:	f200 80c3 	bhi.w	8000a9c <fsm_for_trafficled_normal+0x194>
 8000916:	a201      	add	r2, pc, #4	; (adr r2, 800091c <fsm_for_trafficled_normal+0x14>)
 8000918:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800091c:	0800092d 	.word	0x0800092d
 8000920:	0800096d 	.word	0x0800096d
 8000924:	080009cf 	.word	0x080009cf
 8000928:	08000a31 	.word	0x08000a31
		case 0:
			HAL_GPIO_WritePin(RED1_GPIO_Port, RED1_Pin, GPIO_PIN_SET);
 800092c:	2201      	movs	r2, #1
 800092e:	2102      	movs	r1, #2
 8000930:	485c      	ldr	r0, [pc, #368]	; (8000aa4 <fsm_for_trafficled_normal+0x19c>)
 8000932:	f000 ffae 	bl	8001892 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(YELLOW1_GPIO_Port, YELLOW1_Pin, GPIO_PIN_SET);
 8000936:	2201      	movs	r2, #1
 8000938:	2104      	movs	r1, #4
 800093a:	485a      	ldr	r0, [pc, #360]	; (8000aa4 <fsm_for_trafficled_normal+0x19c>)
 800093c:	f000 ffa9 	bl	8001892 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GREEN1_GPIO_Port, GREEN1_Pin, GPIO_PIN_SET);
 8000940:	2201      	movs	r2, #1
 8000942:	2108      	movs	r1, #8
 8000944:	4857      	ldr	r0, [pc, #348]	; (8000aa4 <fsm_for_trafficled_normal+0x19c>)
 8000946:	f000 ffa4 	bl	8001892 <HAL_GPIO_WritePin>

			setTimer0(timer[0]*1000);
 800094a:	4b57      	ldr	r3, [pc, #348]	; (8000aa8 <fsm_for_trafficled_normal+0x1a0>)
 800094c:	681b      	ldr	r3, [r3, #0]
 800094e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000952:	fb02 f303 	mul.w	r3, r2, r3
 8000956:	4618      	mov	r0, r3
 8000958:	f000 fab8 	bl	8000ecc <setTimer0>
			count = timer[0];
 800095c:	4b52      	ldr	r3, [pc, #328]	; (8000aa8 <fsm_for_trafficled_normal+0x1a0>)
 800095e:	681b      	ldr	r3, [r3, #0]
 8000960:	4a52      	ldr	r2, [pc, #328]	; (8000aac <fsm_for_trafficled_normal+0x1a4>)
 8000962:	6013      	str	r3, [r2, #0]
			state1 = 1;
 8000964:	4b4e      	ldr	r3, [pc, #312]	; (8000aa0 <fsm_for_trafficled_normal+0x198>)
 8000966:	2201      	movs	r2, #1
 8000968:	601a      	str	r2, [r3, #0]
			break;
 800096a:	e097      	b.n	8000a9c <fsm_for_trafficled_normal+0x194>
		case 1:
			HAL_GPIO_WritePin(RED1_GPIO_Port, RED1_Pin, GPIO_PIN_RESET);
 800096c:	2200      	movs	r2, #0
 800096e:	2102      	movs	r1, #2
 8000970:	484c      	ldr	r0, [pc, #304]	; (8000aa4 <fsm_for_trafficled_normal+0x19c>)
 8000972:	f000 ff8e 	bl	8001892 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(YELLOW1_GPIO_Port, YELLOW1_Pin, GPIO_PIN_SET);
 8000976:	2201      	movs	r2, #1
 8000978:	2104      	movs	r1, #4
 800097a:	484a      	ldr	r0, [pc, #296]	; (8000aa4 <fsm_for_trafficled_normal+0x19c>)
 800097c:	f000 ff89 	bl	8001892 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GREEN1_GPIO_Port, GREEN1_Pin, GPIO_PIN_SET);
 8000980:	2201      	movs	r2, #1
 8000982:	2108      	movs	r1, #8
 8000984:	4847      	ldr	r0, [pc, #284]	; (8000aa4 <fsm_for_trafficled_normal+0x19c>)
 8000986:	f000 ff84 	bl	8001892 <HAL_GPIO_WritePin>
			if(timer4_flag == 1){
 800098a:	4b49      	ldr	r3, [pc, #292]	; (8000ab0 <fsm_for_trafficled_normal+0x1a8>)
 800098c:	681b      	ldr	r3, [r3, #0]
 800098e:	2b01      	cmp	r3, #1
 8000990:	d108      	bne.n	80009a4 <fsm_for_trafficled_normal+0x9c>
				count--;
 8000992:	4b46      	ldr	r3, [pc, #280]	; (8000aac <fsm_for_trafficled_normal+0x1a4>)
 8000994:	681b      	ldr	r3, [r3, #0]
 8000996:	3b01      	subs	r3, #1
 8000998:	4a44      	ldr	r2, [pc, #272]	; (8000aac <fsm_for_trafficled_normal+0x1a4>)
 800099a:	6013      	str	r3, [r2, #0]
				setTimer4(1000);
 800099c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80009a0:	f000 fafc 	bl	8000f9c <setTimer4>
			}
			if(timer0_flag == 1){
 80009a4:	4b43      	ldr	r3, [pc, #268]	; (8000ab4 <fsm_for_trafficled_normal+0x1ac>)
 80009a6:	681b      	ldr	r3, [r3, #0]
 80009a8:	2b01      	cmp	r3, #1
 80009aa:	d172      	bne.n	8000a92 <fsm_for_trafficled_normal+0x18a>
				state1 = 3;
 80009ac:	4b3c      	ldr	r3, [pc, #240]	; (8000aa0 <fsm_for_trafficled_normal+0x198>)
 80009ae:	2203      	movs	r2, #3
 80009b0:	601a      	str	r2, [r3, #0]
				count = timer[2];
 80009b2:	4b3d      	ldr	r3, [pc, #244]	; (8000aa8 <fsm_for_trafficled_normal+0x1a0>)
 80009b4:	689b      	ldr	r3, [r3, #8]
 80009b6:	4a3d      	ldr	r2, [pc, #244]	; (8000aac <fsm_for_trafficled_normal+0x1a4>)
 80009b8:	6013      	str	r3, [r2, #0]
				setTimer0(timer[2]*1000);
 80009ba:	4b3b      	ldr	r3, [pc, #236]	; (8000aa8 <fsm_for_trafficled_normal+0x1a0>)
 80009bc:	689b      	ldr	r3, [r3, #8]
 80009be:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80009c2:	fb02 f303 	mul.w	r3, r2, r3
 80009c6:	4618      	mov	r0, r3
 80009c8:	f000 fa80 	bl	8000ecc <setTimer0>
			}
			break;
 80009cc:	e061      	b.n	8000a92 <fsm_for_trafficled_normal+0x18a>
		case 2:
			HAL_GPIO_WritePin(RED1_GPIO_Port, RED1_Pin, GPIO_PIN_SET);
 80009ce:	2201      	movs	r2, #1
 80009d0:	2102      	movs	r1, #2
 80009d2:	4834      	ldr	r0, [pc, #208]	; (8000aa4 <fsm_for_trafficled_normal+0x19c>)
 80009d4:	f000 ff5d 	bl	8001892 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GREEN1_GPIO_Port, GREEN1_Pin, GPIO_PIN_SET);
 80009d8:	2201      	movs	r2, #1
 80009da:	2108      	movs	r1, #8
 80009dc:	4831      	ldr	r0, [pc, #196]	; (8000aa4 <fsm_for_trafficled_normal+0x19c>)
 80009de:	f000 ff58 	bl	8001892 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(YELLOW1_GPIO_Port, YELLOW1_Pin, GPIO_PIN_RESET);
 80009e2:	2200      	movs	r2, #0
 80009e4:	2104      	movs	r1, #4
 80009e6:	482f      	ldr	r0, [pc, #188]	; (8000aa4 <fsm_for_trafficled_normal+0x19c>)
 80009e8:	f000 ff53 	bl	8001892 <HAL_GPIO_WritePin>

			if(timer4_flag == 1){
 80009ec:	4b30      	ldr	r3, [pc, #192]	; (8000ab0 <fsm_for_trafficled_normal+0x1a8>)
 80009ee:	681b      	ldr	r3, [r3, #0]
 80009f0:	2b01      	cmp	r3, #1
 80009f2:	d108      	bne.n	8000a06 <fsm_for_trafficled_normal+0xfe>
				count--;
 80009f4:	4b2d      	ldr	r3, [pc, #180]	; (8000aac <fsm_for_trafficled_normal+0x1a4>)
 80009f6:	681b      	ldr	r3, [r3, #0]
 80009f8:	3b01      	subs	r3, #1
 80009fa:	4a2c      	ldr	r2, [pc, #176]	; (8000aac <fsm_for_trafficled_normal+0x1a4>)
 80009fc:	6013      	str	r3, [r2, #0]
				setTimer4(1000);
 80009fe:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000a02:	f000 facb 	bl	8000f9c <setTimer4>
			}
			if(timer0_flag == 1){
 8000a06:	4b2b      	ldr	r3, [pc, #172]	; (8000ab4 <fsm_for_trafficled_normal+0x1ac>)
 8000a08:	681b      	ldr	r3, [r3, #0]
 8000a0a:	2b01      	cmp	r3, #1
 8000a0c:	d143      	bne.n	8000a96 <fsm_for_trafficled_normal+0x18e>
				state1 = 1;
 8000a0e:	4b24      	ldr	r3, [pc, #144]	; (8000aa0 <fsm_for_trafficled_normal+0x198>)
 8000a10:	2201      	movs	r2, #1
 8000a12:	601a      	str	r2, [r3, #0]
				count = timer[0];
 8000a14:	4b24      	ldr	r3, [pc, #144]	; (8000aa8 <fsm_for_trafficled_normal+0x1a0>)
 8000a16:	681b      	ldr	r3, [r3, #0]
 8000a18:	4a24      	ldr	r2, [pc, #144]	; (8000aac <fsm_for_trafficled_normal+0x1a4>)
 8000a1a:	6013      	str	r3, [r2, #0]
				setTimer0(timer[0]*1000);
 8000a1c:	4b22      	ldr	r3, [pc, #136]	; (8000aa8 <fsm_for_trafficled_normal+0x1a0>)
 8000a1e:	681b      	ldr	r3, [r3, #0]
 8000a20:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000a24:	fb02 f303 	mul.w	r3, r2, r3
 8000a28:	4618      	mov	r0, r3
 8000a2a:	f000 fa4f 	bl	8000ecc <setTimer0>
			}
			break;
 8000a2e:	e032      	b.n	8000a96 <fsm_for_trafficled_normal+0x18e>
		case 3:
			HAL_GPIO_WritePin(RED1_GPIO_Port, RED1_Pin, GPIO_PIN_SET);
 8000a30:	2201      	movs	r2, #1
 8000a32:	2102      	movs	r1, #2
 8000a34:	481b      	ldr	r0, [pc, #108]	; (8000aa4 <fsm_for_trafficled_normal+0x19c>)
 8000a36:	f000 ff2c 	bl	8001892 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GREEN1_GPIO_Port, GREEN1_Pin, GPIO_PIN_RESET);
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	2108      	movs	r1, #8
 8000a3e:	4819      	ldr	r0, [pc, #100]	; (8000aa4 <fsm_for_trafficled_normal+0x19c>)
 8000a40:	f000 ff27 	bl	8001892 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(YELLOW1_GPIO_Port, YELLOW1_Pin, GPIO_PIN_SET);
 8000a44:	2201      	movs	r2, #1
 8000a46:	2104      	movs	r1, #4
 8000a48:	4816      	ldr	r0, [pc, #88]	; (8000aa4 <fsm_for_trafficled_normal+0x19c>)
 8000a4a:	f000 ff22 	bl	8001892 <HAL_GPIO_WritePin>

			if(timer4_flag == 1){
 8000a4e:	4b18      	ldr	r3, [pc, #96]	; (8000ab0 <fsm_for_trafficled_normal+0x1a8>)
 8000a50:	681b      	ldr	r3, [r3, #0]
 8000a52:	2b01      	cmp	r3, #1
 8000a54:	d108      	bne.n	8000a68 <fsm_for_trafficled_normal+0x160>
				count--;
 8000a56:	4b15      	ldr	r3, [pc, #84]	; (8000aac <fsm_for_trafficled_normal+0x1a4>)
 8000a58:	681b      	ldr	r3, [r3, #0]
 8000a5a:	3b01      	subs	r3, #1
 8000a5c:	4a13      	ldr	r2, [pc, #76]	; (8000aac <fsm_for_trafficled_normal+0x1a4>)
 8000a5e:	6013      	str	r3, [r2, #0]
				setTimer4(1000);
 8000a60:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000a64:	f000 fa9a 	bl	8000f9c <setTimer4>
			}

			if(timer0_flag == 1){
 8000a68:	4b12      	ldr	r3, [pc, #72]	; (8000ab4 <fsm_for_trafficled_normal+0x1ac>)
 8000a6a:	681b      	ldr	r3, [r3, #0]
 8000a6c:	2b01      	cmp	r3, #1
 8000a6e:	d114      	bne.n	8000a9a <fsm_for_trafficled_normal+0x192>
				state1 = 2;
 8000a70:	4b0b      	ldr	r3, [pc, #44]	; (8000aa0 <fsm_for_trafficled_normal+0x198>)
 8000a72:	2202      	movs	r2, #2
 8000a74:	601a      	str	r2, [r3, #0]
				count = timer[1];
 8000a76:	4b0c      	ldr	r3, [pc, #48]	; (8000aa8 <fsm_for_trafficled_normal+0x1a0>)
 8000a78:	685b      	ldr	r3, [r3, #4]
 8000a7a:	4a0c      	ldr	r2, [pc, #48]	; (8000aac <fsm_for_trafficled_normal+0x1a4>)
 8000a7c:	6013      	str	r3, [r2, #0]
				setTimer0(timer[1]*1000);
 8000a7e:	4b0a      	ldr	r3, [pc, #40]	; (8000aa8 <fsm_for_trafficled_normal+0x1a0>)
 8000a80:	685b      	ldr	r3, [r3, #4]
 8000a82:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000a86:	fb02 f303 	mul.w	r3, r2, r3
 8000a8a:	4618      	mov	r0, r3
 8000a8c:	f000 fa1e 	bl	8000ecc <setTimer0>
			}

			break;
 8000a90:	e003      	b.n	8000a9a <fsm_for_trafficled_normal+0x192>
			break;
 8000a92:	bf00      	nop
 8000a94:	e002      	b.n	8000a9c <fsm_for_trafficled_normal+0x194>
			break;
 8000a96:	bf00      	nop
 8000a98:	e000      	b.n	8000a9c <fsm_for_trafficled_normal+0x194>
			break;
 8000a9a:	bf00      	nop
		}
}
 8000a9c:	bf00      	nop
 8000a9e:	bd80      	pop	{r7, pc}
 8000aa0:	20000084 	.word	0x20000084
 8000aa4:	40010800 	.word	0x40010800
 8000aa8:	20000030 	.word	0x20000030
 8000aac:	2000008c 	.word	0x2000008c
 8000ab0:	200000bc 	.word	0x200000bc
 8000ab4:	2000009c 	.word	0x2000009c

08000ab8 <fsm_for_trafficled_normal_ex>:

void fsm_for_trafficled_normal_ex(void){
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	af00      	add	r7, sp, #0
		switch (state2){
 8000abc:	4b64      	ldr	r3, [pc, #400]	; (8000c50 <fsm_for_trafficled_normal_ex+0x198>)
 8000abe:	681b      	ldr	r3, [r3, #0]
 8000ac0:	2b03      	cmp	r3, #3
 8000ac2:	f200 80c3 	bhi.w	8000c4c <fsm_for_trafficled_normal_ex+0x194>
 8000ac6:	a201      	add	r2, pc, #4	; (adr r2, 8000acc <fsm_for_trafficled_normal_ex+0x14>)
 8000ac8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000acc:	08000add 	.word	0x08000add
 8000ad0:	08000b1d 	.word	0x08000b1d
 8000ad4:	08000b7f 	.word	0x08000b7f
 8000ad8:	08000be1 	.word	0x08000be1
		case 0:
			HAL_GPIO_WritePin(RED2_GPIO_Port, RED2_Pin, GPIO_PIN_SET);
 8000adc:	2201      	movs	r2, #1
 8000ade:	2110      	movs	r1, #16
 8000ae0:	485c      	ldr	r0, [pc, #368]	; (8000c54 <fsm_for_trafficled_normal_ex+0x19c>)
 8000ae2:	f000 fed6 	bl	8001892 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(YELLOW2_GPIO_Port, YELLOW2_Pin, GPIO_PIN_SET);
 8000ae6:	2201      	movs	r2, #1
 8000ae8:	2120      	movs	r1, #32
 8000aea:	485a      	ldr	r0, [pc, #360]	; (8000c54 <fsm_for_trafficled_normal_ex+0x19c>)
 8000aec:	f000 fed1 	bl	8001892 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GREEN2_GPIO_Port, GREEN2_Pin, GPIO_PIN_SET);
 8000af0:	2201      	movs	r2, #1
 8000af2:	2140      	movs	r1, #64	; 0x40
 8000af4:	4857      	ldr	r0, [pc, #348]	; (8000c54 <fsm_for_trafficled_normal_ex+0x19c>)
 8000af6:	f000 fecc 	bl	8001892 <HAL_GPIO_WritePin>

			setTimer3(timer[2]*1000);
 8000afa:	4b57      	ldr	r3, [pc, #348]	; (8000c58 <fsm_for_trafficled_normal_ex+0x1a0>)
 8000afc:	689b      	ldr	r3, [r3, #8]
 8000afe:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000b02:	fb02 f303 	mul.w	r3, r2, r3
 8000b06:	4618      	mov	r0, r3
 8000b08:	f000 fa2e 	bl	8000f68 <setTimer3>
			count_ex = timer[2];
 8000b0c:	4b52      	ldr	r3, [pc, #328]	; (8000c58 <fsm_for_trafficled_normal_ex+0x1a0>)
 8000b0e:	689b      	ldr	r3, [r3, #8]
 8000b10:	4a52      	ldr	r2, [pc, #328]	; (8000c5c <fsm_for_trafficled_normal_ex+0x1a4>)
 8000b12:	6013      	str	r3, [r2, #0]
			state2 = 1;
 8000b14:	4b4e      	ldr	r3, [pc, #312]	; (8000c50 <fsm_for_trafficled_normal_ex+0x198>)
 8000b16:	2201      	movs	r2, #1
 8000b18:	601a      	str	r2, [r3, #0]
			break;
 8000b1a:	e097      	b.n	8000c4c <fsm_for_trafficled_normal_ex+0x194>
		case 1:
			HAL_GPIO_WritePin(RED2_GPIO_Port, RED2_Pin, GPIO_PIN_SET);
 8000b1c:	2201      	movs	r2, #1
 8000b1e:	2110      	movs	r1, #16
 8000b20:	484c      	ldr	r0, [pc, #304]	; (8000c54 <fsm_for_trafficled_normal_ex+0x19c>)
 8000b22:	f000 feb6 	bl	8001892 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(YELLOW2_GPIO_Port, YELLOW2_Pin, GPIO_PIN_SET);
 8000b26:	2201      	movs	r2, #1
 8000b28:	2120      	movs	r1, #32
 8000b2a:	484a      	ldr	r0, [pc, #296]	; (8000c54 <fsm_for_trafficled_normal_ex+0x19c>)
 8000b2c:	f000 feb1 	bl	8001892 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GREEN2_GPIO_Port, GREEN2_Pin, GPIO_PIN_RESET);
 8000b30:	2200      	movs	r2, #0
 8000b32:	2140      	movs	r1, #64	; 0x40
 8000b34:	4847      	ldr	r0, [pc, #284]	; (8000c54 <fsm_for_trafficled_normal_ex+0x19c>)
 8000b36:	f000 feac 	bl	8001892 <HAL_GPIO_WritePin>

			if(timer3_flag == 1){
 8000b3a:	4b49      	ldr	r3, [pc, #292]	; (8000c60 <fsm_for_trafficled_normal_ex+0x1a8>)
 8000b3c:	681b      	ldr	r3, [r3, #0]
 8000b3e:	2b01      	cmp	r3, #1
 8000b40:	d10f      	bne.n	8000b62 <fsm_for_trafficled_normal_ex+0xaa>
				state2 = 2;
 8000b42:	4b43      	ldr	r3, [pc, #268]	; (8000c50 <fsm_for_trafficled_normal_ex+0x198>)
 8000b44:	2202      	movs	r2, #2
 8000b46:	601a      	str	r2, [r3, #0]
				count_ex = timer[1];
 8000b48:	4b43      	ldr	r3, [pc, #268]	; (8000c58 <fsm_for_trafficled_normal_ex+0x1a0>)
 8000b4a:	685b      	ldr	r3, [r3, #4]
 8000b4c:	4a43      	ldr	r2, [pc, #268]	; (8000c5c <fsm_for_trafficled_normal_ex+0x1a4>)
 8000b4e:	6013      	str	r3, [r2, #0]
				setTimer3(timer[1]*1000);
 8000b50:	4b41      	ldr	r3, [pc, #260]	; (8000c58 <fsm_for_trafficled_normal_ex+0x1a0>)
 8000b52:	685b      	ldr	r3, [r3, #4]
 8000b54:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000b58:	fb02 f303 	mul.w	r3, r2, r3
 8000b5c:	4618      	mov	r0, r3
 8000b5e:	f000 fa03 	bl	8000f68 <setTimer3>
			}
			if(timer5_flag == 1){
 8000b62:	4b40      	ldr	r3, [pc, #256]	; (8000c64 <fsm_for_trafficled_normal_ex+0x1ac>)
 8000b64:	681b      	ldr	r3, [r3, #0]
 8000b66:	2b01      	cmp	r3, #1
 8000b68:	d16b      	bne.n	8000c42 <fsm_for_trafficled_normal_ex+0x18a>
				count_ex--;
 8000b6a:	4b3c      	ldr	r3, [pc, #240]	; (8000c5c <fsm_for_trafficled_normal_ex+0x1a4>)
 8000b6c:	681b      	ldr	r3, [r3, #0]
 8000b6e:	3b01      	subs	r3, #1
 8000b70:	4a3a      	ldr	r2, [pc, #232]	; (8000c5c <fsm_for_trafficled_normal_ex+0x1a4>)
 8000b72:	6013      	str	r3, [r2, #0]
				setTimer5(1000);
 8000b74:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000b78:	f000 fa2a 	bl	8000fd0 <setTimer5>
			}
			break;
 8000b7c:	e061      	b.n	8000c42 <fsm_for_trafficled_normal_ex+0x18a>
		case 2:
			HAL_GPIO_WritePin(RED2_GPIO_Port, RED2_Pin, GPIO_PIN_SET);
 8000b7e:	2201      	movs	r2, #1
 8000b80:	2110      	movs	r1, #16
 8000b82:	4834      	ldr	r0, [pc, #208]	; (8000c54 <fsm_for_trafficled_normal_ex+0x19c>)
 8000b84:	f000 fe85 	bl	8001892 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(YELLOW2_GPIO_Port, YELLOW2_Pin, GPIO_PIN_RESET);
 8000b88:	2200      	movs	r2, #0
 8000b8a:	2120      	movs	r1, #32
 8000b8c:	4831      	ldr	r0, [pc, #196]	; (8000c54 <fsm_for_trafficled_normal_ex+0x19c>)
 8000b8e:	f000 fe80 	bl	8001892 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GREEN2_GPIO_Port, GREEN2_Pin, GPIO_PIN_SET);
 8000b92:	2201      	movs	r2, #1
 8000b94:	2140      	movs	r1, #64	; 0x40
 8000b96:	482f      	ldr	r0, [pc, #188]	; (8000c54 <fsm_for_trafficled_normal_ex+0x19c>)
 8000b98:	f000 fe7b 	bl	8001892 <HAL_GPIO_WritePin>

			if(timer3_flag == 1){
 8000b9c:	4b30      	ldr	r3, [pc, #192]	; (8000c60 <fsm_for_trafficled_normal_ex+0x1a8>)
 8000b9e:	681b      	ldr	r3, [r3, #0]
 8000ba0:	2b01      	cmp	r3, #1
 8000ba2:	d10f      	bne.n	8000bc4 <fsm_for_trafficled_normal_ex+0x10c>
				state2 = 3;
 8000ba4:	4b2a      	ldr	r3, [pc, #168]	; (8000c50 <fsm_for_trafficled_normal_ex+0x198>)
 8000ba6:	2203      	movs	r2, #3
 8000ba8:	601a      	str	r2, [r3, #0]
				count_ex = timer[0];
 8000baa:	4b2b      	ldr	r3, [pc, #172]	; (8000c58 <fsm_for_trafficled_normal_ex+0x1a0>)
 8000bac:	681b      	ldr	r3, [r3, #0]
 8000bae:	4a2b      	ldr	r2, [pc, #172]	; (8000c5c <fsm_for_trafficled_normal_ex+0x1a4>)
 8000bb0:	6013      	str	r3, [r2, #0]
				setTimer3(timer[0]*1000);
 8000bb2:	4b29      	ldr	r3, [pc, #164]	; (8000c58 <fsm_for_trafficled_normal_ex+0x1a0>)
 8000bb4:	681b      	ldr	r3, [r3, #0]
 8000bb6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000bba:	fb02 f303 	mul.w	r3, r2, r3
 8000bbe:	4618      	mov	r0, r3
 8000bc0:	f000 f9d2 	bl	8000f68 <setTimer3>
			}
			if(timer5_flag == 1){
 8000bc4:	4b27      	ldr	r3, [pc, #156]	; (8000c64 <fsm_for_trafficled_normal_ex+0x1ac>)
 8000bc6:	681b      	ldr	r3, [r3, #0]
 8000bc8:	2b01      	cmp	r3, #1
 8000bca:	d13c      	bne.n	8000c46 <fsm_for_trafficled_normal_ex+0x18e>
				count_ex--;
 8000bcc:	4b23      	ldr	r3, [pc, #140]	; (8000c5c <fsm_for_trafficled_normal_ex+0x1a4>)
 8000bce:	681b      	ldr	r3, [r3, #0]
 8000bd0:	3b01      	subs	r3, #1
 8000bd2:	4a22      	ldr	r2, [pc, #136]	; (8000c5c <fsm_for_trafficled_normal_ex+0x1a4>)
 8000bd4:	6013      	str	r3, [r2, #0]
				setTimer5(1000);
 8000bd6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000bda:	f000 f9f9 	bl	8000fd0 <setTimer5>
			}
			break;
 8000bde:	e032      	b.n	8000c46 <fsm_for_trafficled_normal_ex+0x18e>
		case 3:
			HAL_GPIO_WritePin(RED2_GPIO_Port, RED2_Pin, GPIO_PIN_RESET);
 8000be0:	2200      	movs	r2, #0
 8000be2:	2110      	movs	r1, #16
 8000be4:	481b      	ldr	r0, [pc, #108]	; (8000c54 <fsm_for_trafficled_normal_ex+0x19c>)
 8000be6:	f000 fe54 	bl	8001892 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(YELLOW2_GPIO_Port, YELLOW2_Pin, GPIO_PIN_SET);
 8000bea:	2201      	movs	r2, #1
 8000bec:	2120      	movs	r1, #32
 8000bee:	4819      	ldr	r0, [pc, #100]	; (8000c54 <fsm_for_trafficled_normal_ex+0x19c>)
 8000bf0:	f000 fe4f 	bl	8001892 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GREEN2_GPIO_Port, GREEN2_Pin, GPIO_PIN_SET);
 8000bf4:	2201      	movs	r2, #1
 8000bf6:	2140      	movs	r1, #64	; 0x40
 8000bf8:	4816      	ldr	r0, [pc, #88]	; (8000c54 <fsm_for_trafficled_normal_ex+0x19c>)
 8000bfa:	f000 fe4a 	bl	8001892 <HAL_GPIO_WritePin>

			if(timer3_flag == 1){
 8000bfe:	4b18      	ldr	r3, [pc, #96]	; (8000c60 <fsm_for_trafficled_normal_ex+0x1a8>)
 8000c00:	681b      	ldr	r3, [r3, #0]
 8000c02:	2b01      	cmp	r3, #1
 8000c04:	d10f      	bne.n	8000c26 <fsm_for_trafficled_normal_ex+0x16e>
				state2 = 1;
 8000c06:	4b12      	ldr	r3, [pc, #72]	; (8000c50 <fsm_for_trafficled_normal_ex+0x198>)
 8000c08:	2201      	movs	r2, #1
 8000c0a:	601a      	str	r2, [r3, #0]
				count_ex = timer[2];
 8000c0c:	4b12      	ldr	r3, [pc, #72]	; (8000c58 <fsm_for_trafficled_normal_ex+0x1a0>)
 8000c0e:	689b      	ldr	r3, [r3, #8]
 8000c10:	4a12      	ldr	r2, [pc, #72]	; (8000c5c <fsm_for_trafficled_normal_ex+0x1a4>)
 8000c12:	6013      	str	r3, [r2, #0]
				setTimer3(timer[2]*1000);
 8000c14:	4b10      	ldr	r3, [pc, #64]	; (8000c58 <fsm_for_trafficled_normal_ex+0x1a0>)
 8000c16:	689b      	ldr	r3, [r3, #8]
 8000c18:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000c1c:	fb02 f303 	mul.w	r3, r2, r3
 8000c20:	4618      	mov	r0, r3
 8000c22:	f000 f9a1 	bl	8000f68 <setTimer3>
			}
			if(timer5_flag == 1){
 8000c26:	4b0f      	ldr	r3, [pc, #60]	; (8000c64 <fsm_for_trafficled_normal_ex+0x1ac>)
 8000c28:	681b      	ldr	r3, [r3, #0]
 8000c2a:	2b01      	cmp	r3, #1
 8000c2c:	d10d      	bne.n	8000c4a <fsm_for_trafficled_normal_ex+0x192>
				count_ex--;
 8000c2e:	4b0b      	ldr	r3, [pc, #44]	; (8000c5c <fsm_for_trafficled_normal_ex+0x1a4>)
 8000c30:	681b      	ldr	r3, [r3, #0]
 8000c32:	3b01      	subs	r3, #1
 8000c34:	4a09      	ldr	r2, [pc, #36]	; (8000c5c <fsm_for_trafficled_normal_ex+0x1a4>)
 8000c36:	6013      	str	r3, [r2, #0]
				setTimer5(1000);
 8000c38:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000c3c:	f000 f9c8 	bl	8000fd0 <setTimer5>
			}
			break;
 8000c40:	e003      	b.n	8000c4a <fsm_for_trafficled_normal_ex+0x192>
			break;
 8000c42:	bf00      	nop
 8000c44:	e002      	b.n	8000c4c <fsm_for_trafficled_normal_ex+0x194>
			break;
 8000c46:	bf00      	nop
 8000c48:	e000      	b.n	8000c4c <fsm_for_trafficled_normal_ex+0x194>
			break;
 8000c4a:	bf00      	nop
		}
}
 8000c4c:	bf00      	nop
 8000c4e:	bd80      	pop	{r7, pc}
 8000c50:	20000088 	.word	0x20000088
 8000c54:	40010800 	.word	0x40010800
 8000c58:	20000030 	.word	0x20000030
 8000c5c:	20000090 	.word	0x20000090
 8000c60:	200000b4 	.word	0x200000b4
 8000c64:	200000c4 	.word	0x200000c4

08000c68 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c6c:	f000 fb10 	bl	8001290 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c70:	f000 f81c 	bl	8000cac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c74:	f000 f8a2 	bl	8000dbc <MX_GPIO_Init>
  MX_TIM2_Init();
 8000c78:	f000 f854 	bl	8000d24 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2) ;
 8000c7c:	480a      	ldr	r0, [pc, #40]	; (8000ca8 <main+0x40>)
 8000c7e:	f001 fa71 	bl	8002164 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  setTimer0(100);
 8000c82:	2064      	movs	r0, #100	; 0x64
 8000c84:	f000 f922 	bl	8000ecc <setTimer0>
  setTimer1(100);
 8000c88:	2064      	movs	r0, #100	; 0x64
 8000c8a:	f000 f939 	bl	8000f00 <setTimer1>
  setTimer2(100);
 8000c8e:	2064      	movs	r0, #100	; 0x64
 8000c90:	f000 f950 	bl	8000f34 <setTimer2>
  setTimer3(100);
 8000c94:	2064      	movs	r0, #100	; 0x64
 8000c96:	f000 f967 	bl	8000f68 <setTimer3>
  setTimer4(100);
 8000c9a:	2064      	movs	r0, #100	; 0x64
 8000c9c:	f000 f97e 	bl	8000f9c <setTimer4>
  setTimer5(100);
 8000ca0:	2064      	movs	r0, #100	; 0x64
 8000ca2:	f000 f995 	bl	8000fd0 <setTimer5>
  while (1)
 8000ca6:	e7fe      	b.n	8000ca6 <main+0x3e>
 8000ca8:	200000c8 	.word	0x200000c8

08000cac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000cac:	b580      	push	{r7, lr}
 8000cae:	b090      	sub	sp, #64	; 0x40
 8000cb0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000cb2:	f107 0318 	add.w	r3, r7, #24
 8000cb6:	2228      	movs	r2, #40	; 0x28
 8000cb8:	2100      	movs	r1, #0
 8000cba:	4618      	mov	r0, r3
 8000cbc:	f001 fe0a 	bl	80028d4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000cc0:	1d3b      	adds	r3, r7, #4
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	601a      	str	r2, [r3, #0]
 8000cc6:	605a      	str	r2, [r3, #4]
 8000cc8:	609a      	str	r2, [r3, #8]
 8000cca:	60da      	str	r2, [r3, #12]
 8000ccc:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000cce:	2302      	movs	r3, #2
 8000cd0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000cd2:	2301      	movs	r3, #1
 8000cd4:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000cd6:	2310      	movs	r3, #16
 8000cd8:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000cda:	2300      	movs	r3, #0
 8000cdc:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000cde:	f107 0318 	add.w	r3, r7, #24
 8000ce2:	4618      	mov	r0, r3
 8000ce4:	f000 fe06 	bl	80018f4 <HAL_RCC_OscConfig>
 8000ce8:	4603      	mov	r3, r0
 8000cea:	2b00      	cmp	r3, #0
 8000cec:	d001      	beq.n	8000cf2 <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000cee:	f000 f8c7 	bl	8000e80 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000cf2:	230f      	movs	r3, #15
 8000cf4:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000cf6:	2300      	movs	r3, #0
 8000cf8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000cfe:	2300      	movs	r3, #0
 8000d00:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000d02:	2300      	movs	r3, #0
 8000d04:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000d06:	1d3b      	adds	r3, r7, #4
 8000d08:	2100      	movs	r1, #0
 8000d0a:	4618      	mov	r0, r3
 8000d0c:	f001 f872 	bl	8001df4 <HAL_RCC_ClockConfig>
 8000d10:	4603      	mov	r3, r0
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	d001      	beq.n	8000d1a <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000d16:	f000 f8b3 	bl	8000e80 <Error_Handler>
  }
}
 8000d1a:	bf00      	nop
 8000d1c:	3740      	adds	r7, #64	; 0x40
 8000d1e:	46bd      	mov	sp, r7
 8000d20:	bd80      	pop	{r7, pc}
	...

08000d24 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000d24:	b580      	push	{r7, lr}
 8000d26:	b086      	sub	sp, #24
 8000d28:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000d2a:	f107 0308 	add.w	r3, r7, #8
 8000d2e:	2200      	movs	r2, #0
 8000d30:	601a      	str	r2, [r3, #0]
 8000d32:	605a      	str	r2, [r3, #4]
 8000d34:	609a      	str	r2, [r3, #8]
 8000d36:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d38:	463b      	mov	r3, r7
 8000d3a:	2200      	movs	r2, #0
 8000d3c:	601a      	str	r2, [r3, #0]
 8000d3e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000d40:	4b1d      	ldr	r3, [pc, #116]	; (8000db8 <MX_TIM2_Init+0x94>)
 8000d42:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000d46:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8000d48:	4b1b      	ldr	r3, [pc, #108]	; (8000db8 <MX_TIM2_Init+0x94>)
 8000d4a:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8000d4e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d50:	4b19      	ldr	r3, [pc, #100]	; (8000db8 <MX_TIM2_Init+0x94>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8000d56:	4b18      	ldr	r3, [pc, #96]	; (8000db8 <MX_TIM2_Init+0x94>)
 8000d58:	2209      	movs	r2, #9
 8000d5a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d5c:	4b16      	ldr	r3, [pc, #88]	; (8000db8 <MX_TIM2_Init+0x94>)
 8000d5e:	2200      	movs	r2, #0
 8000d60:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d62:	4b15      	ldr	r3, [pc, #84]	; (8000db8 <MX_TIM2_Init+0x94>)
 8000d64:	2200      	movs	r2, #0
 8000d66:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000d68:	4813      	ldr	r0, [pc, #76]	; (8000db8 <MX_TIM2_Init+0x94>)
 8000d6a:	f001 f9ab 	bl	80020c4 <HAL_TIM_Base_Init>
 8000d6e:	4603      	mov	r3, r0
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d001      	beq.n	8000d78 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000d74:	f000 f884 	bl	8000e80 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000d78:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000d7c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000d7e:	f107 0308 	add.w	r3, r7, #8
 8000d82:	4619      	mov	r1, r3
 8000d84:	480c      	ldr	r0, [pc, #48]	; (8000db8 <MX_TIM2_Init+0x94>)
 8000d86:	f001 fb41 	bl	800240c <HAL_TIM_ConfigClockSource>
 8000d8a:	4603      	mov	r3, r0
 8000d8c:	2b00      	cmp	r3, #0
 8000d8e:	d001      	beq.n	8000d94 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000d90:	f000 f876 	bl	8000e80 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d94:	2300      	movs	r3, #0
 8000d96:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d98:	2300      	movs	r3, #0
 8000d9a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000d9c:	463b      	mov	r3, r7
 8000d9e:	4619      	mov	r1, r3
 8000da0:	4805      	ldr	r0, [pc, #20]	; (8000db8 <MX_TIM2_Init+0x94>)
 8000da2:	f001 fd09 	bl	80027b8 <HAL_TIMEx_MasterConfigSynchronization>
 8000da6:	4603      	mov	r3, r0
 8000da8:	2b00      	cmp	r3, #0
 8000daa:	d001      	beq.n	8000db0 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000dac:	f000 f868 	bl	8000e80 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000db0:	bf00      	nop
 8000db2:	3718      	adds	r7, #24
 8000db4:	46bd      	mov	sp, r7
 8000db6:	bd80      	pop	{r7, pc}
 8000db8:	200000c8 	.word	0x200000c8

08000dbc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	b086      	sub	sp, #24
 8000dc0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dc2:	f107 0308 	add.w	r3, r7, #8
 8000dc6:	2200      	movs	r2, #0
 8000dc8:	601a      	str	r2, [r3, #0]
 8000dca:	605a      	str	r2, [r3, #4]
 8000dcc:	609a      	str	r2, [r3, #8]
 8000dce:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dd0:	4b28      	ldr	r3, [pc, #160]	; (8000e74 <MX_GPIO_Init+0xb8>)
 8000dd2:	699b      	ldr	r3, [r3, #24]
 8000dd4:	4a27      	ldr	r2, [pc, #156]	; (8000e74 <MX_GPIO_Init+0xb8>)
 8000dd6:	f043 0304 	orr.w	r3, r3, #4
 8000dda:	6193      	str	r3, [r2, #24]
 8000ddc:	4b25      	ldr	r3, [pc, #148]	; (8000e74 <MX_GPIO_Init+0xb8>)
 8000dde:	699b      	ldr	r3, [r3, #24]
 8000de0:	f003 0304 	and.w	r3, r3, #4
 8000de4:	607b      	str	r3, [r7, #4]
 8000de6:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000de8:	4b22      	ldr	r3, [pc, #136]	; (8000e74 <MX_GPIO_Init+0xb8>)
 8000dea:	699b      	ldr	r3, [r3, #24]
 8000dec:	4a21      	ldr	r2, [pc, #132]	; (8000e74 <MX_GPIO_Init+0xb8>)
 8000dee:	f043 0308 	orr.w	r3, r3, #8
 8000df2:	6193      	str	r3, [r2, #24]
 8000df4:	4b1f      	ldr	r3, [pc, #124]	; (8000e74 <MX_GPIO_Init+0xb8>)
 8000df6:	699b      	ldr	r3, [r3, #24]
 8000df8:	f003 0308 	and.w	r3, r3, #8
 8000dfc:	603b      	str	r3, [r7, #0]
 8000dfe:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RED1_Pin|YELLOW1_Pin|GREEN1_Pin|RED2_Pin
 8000e00:	2200      	movs	r2, #0
 8000e02:	f640 717e 	movw	r1, #3966	; 0xf7e
 8000e06:	481c      	ldr	r0, [pc, #112]	; (8000e78 <MX_GPIO_Init+0xbc>)
 8000e08:	f000 fd43 	bl	8001892 <HAL_GPIO_WritePin>
                          |YELLOW2_Pin|GREEN2_Pin|en0_Pin|en1_Pin
                          |en2_Pin|en3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, a_Pin|b_Pin|c_Pin|d_Pin
 8000e0c:	2200      	movs	r2, #0
 8000e0e:	217f      	movs	r1, #127	; 0x7f
 8000e10:	481a      	ldr	r0, [pc, #104]	; (8000e7c <MX_GPIO_Init+0xc0>)
 8000e12:	f000 fd3e 	bl	8001892 <HAL_GPIO_WritePin>
                          |e_Pin|f_Pin|g_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : RED1_Pin YELLOW1_Pin GREEN1_Pin RED2_Pin
                           YELLOW2_Pin GREEN2_Pin en0_Pin en1_Pin
                           en2_Pin en3_Pin */
  GPIO_InitStruct.Pin = RED1_Pin|YELLOW1_Pin|GREEN1_Pin|RED2_Pin
 8000e16:	f640 737e 	movw	r3, #3966	; 0xf7e
 8000e1a:	60bb      	str	r3, [r7, #8]
                          |YELLOW2_Pin|GREEN2_Pin|en0_Pin|en1_Pin
                          |en2_Pin|en3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e1c:	2301      	movs	r3, #1
 8000e1e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e20:	2300      	movs	r3, #0
 8000e22:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e24:	2302      	movs	r3, #2
 8000e26:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e28:	f107 0308 	add.w	r3, r7, #8
 8000e2c:	4619      	mov	r1, r3
 8000e2e:	4812      	ldr	r0, [pc, #72]	; (8000e78 <MX_GPIO_Init+0xbc>)
 8000e30:	f000 fb9e 	bl	8001570 <HAL_GPIO_Init>

  /*Configure GPIO pins : a_Pin b_Pin c_Pin d_Pin
                           e_Pin f_Pin g_Pin */
  GPIO_InitStruct.Pin = a_Pin|b_Pin|c_Pin|d_Pin
 8000e34:	237f      	movs	r3, #127	; 0x7f
 8000e36:	60bb      	str	r3, [r7, #8]
                          |e_Pin|f_Pin|g_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e38:	2301      	movs	r3, #1
 8000e3a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e3c:	2300      	movs	r3, #0
 8000e3e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e40:	2302      	movs	r3, #2
 8000e42:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e44:	f107 0308 	add.w	r3, r7, #8
 8000e48:	4619      	mov	r1, r3
 8000e4a:	480c      	ldr	r0, [pc, #48]	; (8000e7c <MX_GPIO_Init+0xc0>)
 8000e4c:	f000 fb90 	bl	8001570 <HAL_GPIO_Init>

  /*Configure GPIO pins : B1_Pin B2_Pin B3_Pin */
  GPIO_InitStruct.Pin = B1_Pin|B2_Pin|B3_Pin;
 8000e50:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8000e54:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e56:	2300      	movs	r3, #0
 8000e58:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000e5a:	2301      	movs	r3, #1
 8000e5c:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e5e:	f107 0308 	add.w	r3, r7, #8
 8000e62:	4619      	mov	r1, r3
 8000e64:	4804      	ldr	r0, [pc, #16]	; (8000e78 <MX_GPIO_Init+0xbc>)
 8000e66:	f000 fb83 	bl	8001570 <HAL_GPIO_Init>

}
 8000e6a:	bf00      	nop
 8000e6c:	3718      	adds	r7, #24
 8000e6e:	46bd      	mov	sp, r7
 8000e70:	bd80      	pop	{r7, pc}
 8000e72:	bf00      	nop
 8000e74:	40021000 	.word	0x40021000
 8000e78:	40010800 	.word	0x40010800
 8000e7c:	40010c00 	.word	0x40010c00

08000e80 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e80:	b480      	push	{r7}
 8000e82:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e84:	b672      	cpsid	i
}
 8000e86:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e88:	e7fe      	b.n	8000e88 <Error_Handler+0x8>
	...

08000e8c <clearTimer0>:
int timer5_flag = 0;

int TIME_CYCLE = 9;


void clearTimer0(){
 8000e8c:	b480      	push	{r7}
 8000e8e:	af00      	add	r7, sp, #0
	timer0_counter = 0;
 8000e90:	4b04      	ldr	r3, [pc, #16]	; (8000ea4 <clearTimer0+0x18>)
 8000e92:	2200      	movs	r2, #0
 8000e94:	601a      	str	r2, [r3, #0]
	timer0_flag = 0;
 8000e96:	4b04      	ldr	r3, [pc, #16]	; (8000ea8 <clearTimer0+0x1c>)
 8000e98:	2200      	movs	r2, #0
 8000e9a:	601a      	str	r2, [r3, #0]
}
 8000e9c:	bf00      	nop
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	bc80      	pop	{r7}
 8000ea2:	4770      	bx	lr
 8000ea4:	20000098 	.word	0x20000098
 8000ea8:	2000009c 	.word	0x2000009c

08000eac <clearTimer3>:
}
void clearTimer2(){
	timer2_counter = 0;
	timer2_flag = 0;
}
void clearTimer3(){
 8000eac:	b480      	push	{r7}
 8000eae:	af00      	add	r7, sp, #0
	timer3_counter = 0;
 8000eb0:	4b04      	ldr	r3, [pc, #16]	; (8000ec4 <clearTimer3+0x18>)
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	601a      	str	r2, [r3, #0]
	timer3_flag = 0;
 8000eb6:	4b04      	ldr	r3, [pc, #16]	; (8000ec8 <clearTimer3+0x1c>)
 8000eb8:	2200      	movs	r2, #0
 8000eba:	601a      	str	r2, [r3, #0]
}
 8000ebc:	bf00      	nop
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	bc80      	pop	{r7}
 8000ec2:	4770      	bx	lr
 8000ec4:	200000b0 	.word	0x200000b0
 8000ec8:	200000b4 	.word	0x200000b4

08000ecc <setTimer0>:
	timer4_counter = 0;
	timer4_flag = 0;
}


void setTimer0 (int duration) {
 8000ecc:	b480      	push	{r7}
 8000ece:	b083      	sub	sp, #12
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	6078      	str	r0, [r7, #4]
	timer0_counter = duration/TIME_CYCLE;
 8000ed4:	4b07      	ldr	r3, [pc, #28]	; (8000ef4 <setTimer0+0x28>)
 8000ed6:	681b      	ldr	r3, [r3, #0]
 8000ed8:	687a      	ldr	r2, [r7, #4]
 8000eda:	fb92 f3f3 	sdiv	r3, r2, r3
 8000ede:	4a06      	ldr	r2, [pc, #24]	; (8000ef8 <setTimer0+0x2c>)
 8000ee0:	6013      	str	r3, [r2, #0]
	timer0_flag = 0;
 8000ee2:	4b06      	ldr	r3, [pc, #24]	; (8000efc <setTimer0+0x30>)
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	601a      	str	r2, [r3, #0]
}
 8000ee8:	bf00      	nop
 8000eea:	370c      	adds	r7, #12
 8000eec:	46bd      	mov	sp, r7
 8000eee:	bc80      	pop	{r7}
 8000ef0:	4770      	bx	lr
 8000ef2:	bf00      	nop
 8000ef4:	20000048 	.word	0x20000048
 8000ef8:	20000098 	.word	0x20000098
 8000efc:	2000009c 	.word	0x2000009c

08000f00 <setTimer1>:
void setTimer1 (int duration){
 8000f00:	b480      	push	{r7}
 8000f02:	b083      	sub	sp, #12
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	6078      	str	r0, [r7, #4]
	timer1_counter = duration/TIME_CYCLE;
 8000f08:	4b07      	ldr	r3, [pc, #28]	; (8000f28 <setTimer1+0x28>)
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	687a      	ldr	r2, [r7, #4]
 8000f0e:	fb92 f3f3 	sdiv	r3, r2, r3
 8000f12:	4a06      	ldr	r2, [pc, #24]	; (8000f2c <setTimer1+0x2c>)
 8000f14:	6013      	str	r3, [r2, #0]
	timer1_flag = 0;
 8000f16:	4b06      	ldr	r3, [pc, #24]	; (8000f30 <setTimer1+0x30>)
 8000f18:	2200      	movs	r2, #0
 8000f1a:	601a      	str	r2, [r3, #0]
}
 8000f1c:	bf00      	nop
 8000f1e:	370c      	adds	r7, #12
 8000f20:	46bd      	mov	sp, r7
 8000f22:	bc80      	pop	{r7}
 8000f24:	4770      	bx	lr
 8000f26:	bf00      	nop
 8000f28:	20000048 	.word	0x20000048
 8000f2c:	200000a0 	.word	0x200000a0
 8000f30:	200000a4 	.word	0x200000a4

08000f34 <setTimer2>:

void setTimer2 (int duration){
 8000f34:	b480      	push	{r7}
 8000f36:	b083      	sub	sp, #12
 8000f38:	af00      	add	r7, sp, #0
 8000f3a:	6078      	str	r0, [r7, #4]
	timer2_counter = duration/TIME_CYCLE;
 8000f3c:	4b07      	ldr	r3, [pc, #28]	; (8000f5c <setTimer2+0x28>)
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	687a      	ldr	r2, [r7, #4]
 8000f42:	fb92 f3f3 	sdiv	r3, r2, r3
 8000f46:	4a06      	ldr	r2, [pc, #24]	; (8000f60 <setTimer2+0x2c>)
 8000f48:	6013      	str	r3, [r2, #0]
	timer2_flag = 0;
 8000f4a:	4b06      	ldr	r3, [pc, #24]	; (8000f64 <setTimer2+0x30>)
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	601a      	str	r2, [r3, #0]
}
 8000f50:	bf00      	nop
 8000f52:	370c      	adds	r7, #12
 8000f54:	46bd      	mov	sp, r7
 8000f56:	bc80      	pop	{r7}
 8000f58:	4770      	bx	lr
 8000f5a:	bf00      	nop
 8000f5c:	20000048 	.word	0x20000048
 8000f60:	200000a8 	.word	0x200000a8
 8000f64:	200000ac 	.word	0x200000ac

08000f68 <setTimer3>:
void setTimer3 (int duration){
 8000f68:	b480      	push	{r7}
 8000f6a:	b083      	sub	sp, #12
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	6078      	str	r0, [r7, #4]
	timer3_counter = duration/TIME_CYCLE;
 8000f70:	4b07      	ldr	r3, [pc, #28]	; (8000f90 <setTimer3+0x28>)
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	687a      	ldr	r2, [r7, #4]
 8000f76:	fb92 f3f3 	sdiv	r3, r2, r3
 8000f7a:	4a06      	ldr	r2, [pc, #24]	; (8000f94 <setTimer3+0x2c>)
 8000f7c:	6013      	str	r3, [r2, #0]
	timer3_flag = 0;
 8000f7e:	4b06      	ldr	r3, [pc, #24]	; (8000f98 <setTimer3+0x30>)
 8000f80:	2200      	movs	r2, #0
 8000f82:	601a      	str	r2, [r3, #0]
}
 8000f84:	bf00      	nop
 8000f86:	370c      	adds	r7, #12
 8000f88:	46bd      	mov	sp, r7
 8000f8a:	bc80      	pop	{r7}
 8000f8c:	4770      	bx	lr
 8000f8e:	bf00      	nop
 8000f90:	20000048 	.word	0x20000048
 8000f94:	200000b0 	.word	0x200000b0
 8000f98:	200000b4 	.word	0x200000b4

08000f9c <setTimer4>:
void setTimer4 (int duration){
 8000f9c:	b480      	push	{r7}
 8000f9e:	b083      	sub	sp, #12
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	6078      	str	r0, [r7, #4]
	timer4_counter = duration/TIME_CYCLE;
 8000fa4:	4b07      	ldr	r3, [pc, #28]	; (8000fc4 <setTimer4+0x28>)
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	687a      	ldr	r2, [r7, #4]
 8000faa:	fb92 f3f3 	sdiv	r3, r2, r3
 8000fae:	4a06      	ldr	r2, [pc, #24]	; (8000fc8 <setTimer4+0x2c>)
 8000fb0:	6013      	str	r3, [r2, #0]
	timer4_flag = 0;
 8000fb2:	4b06      	ldr	r3, [pc, #24]	; (8000fcc <setTimer4+0x30>)
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	601a      	str	r2, [r3, #0]

}
 8000fb8:	bf00      	nop
 8000fba:	370c      	adds	r7, #12
 8000fbc:	46bd      	mov	sp, r7
 8000fbe:	bc80      	pop	{r7}
 8000fc0:	4770      	bx	lr
 8000fc2:	bf00      	nop
 8000fc4:	20000048 	.word	0x20000048
 8000fc8:	200000b8 	.word	0x200000b8
 8000fcc:	200000bc 	.word	0x200000bc

08000fd0 <setTimer5>:
void setTimer5 (int duration){
 8000fd0:	b480      	push	{r7}
 8000fd2:	b083      	sub	sp, #12
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	6078      	str	r0, [r7, #4]
	timer5_counter = duration/TIME_CYCLE;
 8000fd8:	4b07      	ldr	r3, [pc, #28]	; (8000ff8 <setTimer5+0x28>)
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	687a      	ldr	r2, [r7, #4]
 8000fde:	fb92 f3f3 	sdiv	r3, r2, r3
 8000fe2:	4a06      	ldr	r2, [pc, #24]	; (8000ffc <setTimer5+0x2c>)
 8000fe4:	6013      	str	r3, [r2, #0]
	timer5_flag = 0;
 8000fe6:	4b06      	ldr	r3, [pc, #24]	; (8001000 <setTimer5+0x30>)
 8000fe8:	2200      	movs	r2, #0
 8000fea:	601a      	str	r2, [r3, #0]
}
 8000fec:	bf00      	nop
 8000fee:	370c      	adds	r7, #12
 8000ff0:	46bd      	mov	sp, r7
 8000ff2:	bc80      	pop	{r7}
 8000ff4:	4770      	bx	lr
 8000ff6:	bf00      	nop
 8000ff8:	20000048 	.word	0x20000048
 8000ffc:	200000c0 	.word	0x200000c0
 8001000:	200000c4 	.word	0x200000c4

08001004 <timerRun>:
void timerRun(){
 8001004:	b480      	push	{r7}
 8001006:	af00      	add	r7, sp, #0
	if( timer0_counter > 0) {
 8001008:	4b31      	ldr	r3, [pc, #196]	; (80010d0 <timerRun+0xcc>)
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	2b00      	cmp	r3, #0
 800100e:	dd0b      	ble.n	8001028 <timerRun+0x24>
		timer0_counter--;
 8001010:	4b2f      	ldr	r3, [pc, #188]	; (80010d0 <timerRun+0xcc>)
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	3b01      	subs	r3, #1
 8001016:	4a2e      	ldr	r2, [pc, #184]	; (80010d0 <timerRun+0xcc>)
 8001018:	6013      	str	r3, [r2, #0]
		if( timer0_counter <= 0) {
 800101a:	4b2d      	ldr	r3, [pc, #180]	; (80010d0 <timerRun+0xcc>)
 800101c:	681b      	ldr	r3, [r3, #0]
 800101e:	2b00      	cmp	r3, #0
 8001020:	dc02      	bgt.n	8001028 <timerRun+0x24>
			timer0_flag = 1;
 8001022:	4b2c      	ldr	r3, [pc, #176]	; (80010d4 <timerRun+0xd0>)
 8001024:	2201      	movs	r2, #1
 8001026:	601a      	str	r2, [r3, #0]
		}
	}
	if (timer1_counter > 0){
 8001028:	4b2b      	ldr	r3, [pc, #172]	; (80010d8 <timerRun+0xd4>)
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	2b00      	cmp	r3, #0
 800102e:	dd0b      	ble.n	8001048 <timerRun+0x44>
		timer1_counter--;
 8001030:	4b29      	ldr	r3, [pc, #164]	; (80010d8 <timerRun+0xd4>)
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	3b01      	subs	r3, #1
 8001036:	4a28      	ldr	r2, [pc, #160]	; (80010d8 <timerRun+0xd4>)
 8001038:	6013      	str	r3, [r2, #0]
		if (timer1_counter <= 0){
 800103a:	4b27      	ldr	r3, [pc, #156]	; (80010d8 <timerRun+0xd4>)
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	2b00      	cmp	r3, #0
 8001040:	dc02      	bgt.n	8001048 <timerRun+0x44>
			timer1_flag = 1;
 8001042:	4b26      	ldr	r3, [pc, #152]	; (80010dc <timerRun+0xd8>)
 8001044:	2201      	movs	r2, #1
 8001046:	601a      	str	r2, [r3, #0]
		}
	}
	if (timer2_counter > 0){
 8001048:	4b25      	ldr	r3, [pc, #148]	; (80010e0 <timerRun+0xdc>)
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	2b00      	cmp	r3, #0
 800104e:	dd0b      	ble.n	8001068 <timerRun+0x64>
		timer2_counter--;
 8001050:	4b23      	ldr	r3, [pc, #140]	; (80010e0 <timerRun+0xdc>)
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	3b01      	subs	r3, #1
 8001056:	4a22      	ldr	r2, [pc, #136]	; (80010e0 <timerRun+0xdc>)
 8001058:	6013      	str	r3, [r2, #0]
		if (timer2_counter <= 0){
 800105a:	4b21      	ldr	r3, [pc, #132]	; (80010e0 <timerRun+0xdc>)
 800105c:	681b      	ldr	r3, [r3, #0]
 800105e:	2b00      	cmp	r3, #0
 8001060:	dc02      	bgt.n	8001068 <timerRun+0x64>
			timer2_flag = 1;
 8001062:	4b20      	ldr	r3, [pc, #128]	; (80010e4 <timerRun+0xe0>)
 8001064:	2201      	movs	r2, #1
 8001066:	601a      	str	r2, [r3, #0]
		}
	}
	if (timer3_counter > 0){
 8001068:	4b1f      	ldr	r3, [pc, #124]	; (80010e8 <timerRun+0xe4>)
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	2b00      	cmp	r3, #0
 800106e:	dd0b      	ble.n	8001088 <timerRun+0x84>
		timer3_counter--;
 8001070:	4b1d      	ldr	r3, [pc, #116]	; (80010e8 <timerRun+0xe4>)
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	3b01      	subs	r3, #1
 8001076:	4a1c      	ldr	r2, [pc, #112]	; (80010e8 <timerRun+0xe4>)
 8001078:	6013      	str	r3, [r2, #0]
		if (timer3_counter <= 0){
 800107a:	4b1b      	ldr	r3, [pc, #108]	; (80010e8 <timerRun+0xe4>)
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	2b00      	cmp	r3, #0
 8001080:	dc02      	bgt.n	8001088 <timerRun+0x84>
			timer3_flag = 1;
 8001082:	4b1a      	ldr	r3, [pc, #104]	; (80010ec <timerRun+0xe8>)
 8001084:	2201      	movs	r2, #1
 8001086:	601a      	str	r2, [r3, #0]
		}
	}
	if (timer4_counter > 0){
 8001088:	4b19      	ldr	r3, [pc, #100]	; (80010f0 <timerRun+0xec>)
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	2b00      	cmp	r3, #0
 800108e:	dd0b      	ble.n	80010a8 <timerRun+0xa4>
		timer4_counter--;
 8001090:	4b17      	ldr	r3, [pc, #92]	; (80010f0 <timerRun+0xec>)
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	3b01      	subs	r3, #1
 8001096:	4a16      	ldr	r2, [pc, #88]	; (80010f0 <timerRun+0xec>)
 8001098:	6013      	str	r3, [r2, #0]
		if (timer4_counter <= 0){
 800109a:	4b15      	ldr	r3, [pc, #84]	; (80010f0 <timerRun+0xec>)
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	2b00      	cmp	r3, #0
 80010a0:	dc02      	bgt.n	80010a8 <timerRun+0xa4>
			timer4_flag = 1;
 80010a2:	4b14      	ldr	r3, [pc, #80]	; (80010f4 <timerRun+0xf0>)
 80010a4:	2201      	movs	r2, #1
 80010a6:	601a      	str	r2, [r3, #0]
		}
	}
	if (timer5_counter > 0){
 80010a8:	4b13      	ldr	r3, [pc, #76]	; (80010f8 <timerRun+0xf4>)
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	dd0b      	ble.n	80010c8 <timerRun+0xc4>
		timer5_counter--;
 80010b0:	4b11      	ldr	r3, [pc, #68]	; (80010f8 <timerRun+0xf4>)
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	3b01      	subs	r3, #1
 80010b6:	4a10      	ldr	r2, [pc, #64]	; (80010f8 <timerRun+0xf4>)
 80010b8:	6013      	str	r3, [r2, #0]
		if (timer5_counter <= 0){
 80010ba:	4b0f      	ldr	r3, [pc, #60]	; (80010f8 <timerRun+0xf4>)
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	2b00      	cmp	r3, #0
 80010c0:	dc02      	bgt.n	80010c8 <timerRun+0xc4>
			timer5_flag = 1;
 80010c2:	4b0e      	ldr	r3, [pc, #56]	; (80010fc <timerRun+0xf8>)
 80010c4:	2201      	movs	r2, #1
 80010c6:	601a      	str	r2, [r3, #0]
		}
	}
}
 80010c8:	bf00      	nop
 80010ca:	46bd      	mov	sp, r7
 80010cc:	bc80      	pop	{r7}
 80010ce:	4770      	bx	lr
 80010d0:	20000098 	.word	0x20000098
 80010d4:	2000009c 	.word	0x2000009c
 80010d8:	200000a0 	.word	0x200000a0
 80010dc:	200000a4 	.word	0x200000a4
 80010e0:	200000a8 	.word	0x200000a8
 80010e4:	200000ac 	.word	0x200000ac
 80010e8:	200000b0 	.word	0x200000b0
 80010ec:	200000b4 	.word	0x200000b4
 80010f0:	200000b8 	.word	0x200000b8
 80010f4:	200000bc 	.word	0x200000bc
 80010f8:	200000c0 	.word	0x200000c0
 80010fc:	200000c4 	.word	0x200000c4

08001100 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001100:	b480      	push	{r7}
 8001102:	b085      	sub	sp, #20
 8001104:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001106:	4b15      	ldr	r3, [pc, #84]	; (800115c <HAL_MspInit+0x5c>)
 8001108:	699b      	ldr	r3, [r3, #24]
 800110a:	4a14      	ldr	r2, [pc, #80]	; (800115c <HAL_MspInit+0x5c>)
 800110c:	f043 0301 	orr.w	r3, r3, #1
 8001110:	6193      	str	r3, [r2, #24]
 8001112:	4b12      	ldr	r3, [pc, #72]	; (800115c <HAL_MspInit+0x5c>)
 8001114:	699b      	ldr	r3, [r3, #24]
 8001116:	f003 0301 	and.w	r3, r3, #1
 800111a:	60bb      	str	r3, [r7, #8]
 800111c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800111e:	4b0f      	ldr	r3, [pc, #60]	; (800115c <HAL_MspInit+0x5c>)
 8001120:	69db      	ldr	r3, [r3, #28]
 8001122:	4a0e      	ldr	r2, [pc, #56]	; (800115c <HAL_MspInit+0x5c>)
 8001124:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001128:	61d3      	str	r3, [r2, #28]
 800112a:	4b0c      	ldr	r3, [pc, #48]	; (800115c <HAL_MspInit+0x5c>)
 800112c:	69db      	ldr	r3, [r3, #28]
 800112e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001132:	607b      	str	r3, [r7, #4]
 8001134:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8001136:	4b0a      	ldr	r3, [pc, #40]	; (8001160 <HAL_MspInit+0x60>)
 8001138:	685b      	ldr	r3, [r3, #4]
 800113a:	60fb      	str	r3, [r7, #12]
 800113c:	68fb      	ldr	r3, [r7, #12]
 800113e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001142:	60fb      	str	r3, [r7, #12]
 8001144:	68fb      	ldr	r3, [r7, #12]
 8001146:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800114a:	60fb      	str	r3, [r7, #12]
 800114c:	4a04      	ldr	r2, [pc, #16]	; (8001160 <HAL_MspInit+0x60>)
 800114e:	68fb      	ldr	r3, [r7, #12]
 8001150:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001152:	bf00      	nop
 8001154:	3714      	adds	r7, #20
 8001156:	46bd      	mov	sp, r7
 8001158:	bc80      	pop	{r7}
 800115a:	4770      	bx	lr
 800115c:	40021000 	.word	0x40021000
 8001160:	40010000 	.word	0x40010000

08001164 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001164:	b580      	push	{r7, lr}
 8001166:	b084      	sub	sp, #16
 8001168:	af00      	add	r7, sp, #0
 800116a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001174:	d113      	bne.n	800119e <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001176:	4b0c      	ldr	r3, [pc, #48]	; (80011a8 <HAL_TIM_Base_MspInit+0x44>)
 8001178:	69db      	ldr	r3, [r3, #28]
 800117a:	4a0b      	ldr	r2, [pc, #44]	; (80011a8 <HAL_TIM_Base_MspInit+0x44>)
 800117c:	f043 0301 	orr.w	r3, r3, #1
 8001180:	61d3      	str	r3, [r2, #28]
 8001182:	4b09      	ldr	r3, [pc, #36]	; (80011a8 <HAL_TIM_Base_MspInit+0x44>)
 8001184:	69db      	ldr	r3, [r3, #28]
 8001186:	f003 0301 	and.w	r3, r3, #1
 800118a:	60fb      	str	r3, [r7, #12]
 800118c:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800118e:	2200      	movs	r2, #0
 8001190:	2100      	movs	r1, #0
 8001192:	201c      	movs	r0, #28
 8001194:	f000 f9b5 	bl	8001502 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001198:	201c      	movs	r0, #28
 800119a:	f000 f9ce 	bl	800153a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800119e:	bf00      	nop
 80011a0:	3710      	adds	r7, #16
 80011a2:	46bd      	mov	sp, r7
 80011a4:	bd80      	pop	{r7, pc}
 80011a6:	bf00      	nop
 80011a8:	40021000 	.word	0x40021000

080011ac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80011ac:	b480      	push	{r7}
 80011ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80011b0:	e7fe      	b.n	80011b0 <NMI_Handler+0x4>

080011b2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80011b2:	b480      	push	{r7}
 80011b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80011b6:	e7fe      	b.n	80011b6 <HardFault_Handler+0x4>

080011b8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80011b8:	b480      	push	{r7}
 80011ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80011bc:	e7fe      	b.n	80011bc <MemManage_Handler+0x4>

080011be <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80011be:	b480      	push	{r7}
 80011c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80011c2:	e7fe      	b.n	80011c2 <BusFault_Handler+0x4>

080011c4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80011c4:	b480      	push	{r7}
 80011c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80011c8:	e7fe      	b.n	80011c8 <UsageFault_Handler+0x4>

080011ca <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80011ca:	b480      	push	{r7}
 80011cc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80011ce:	bf00      	nop
 80011d0:	46bd      	mov	sp, r7
 80011d2:	bc80      	pop	{r7}
 80011d4:	4770      	bx	lr

080011d6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80011d6:	b480      	push	{r7}
 80011d8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80011da:	bf00      	nop
 80011dc:	46bd      	mov	sp, r7
 80011de:	bc80      	pop	{r7}
 80011e0:	4770      	bx	lr

080011e2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80011e2:	b480      	push	{r7}
 80011e4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80011e6:	bf00      	nop
 80011e8:	46bd      	mov	sp, r7
 80011ea:	bc80      	pop	{r7}
 80011ec:	4770      	bx	lr

080011ee <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80011ee:	b580      	push	{r7, lr}
 80011f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80011f2:	f000 f893 	bl	800131c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80011f6:	bf00      	nop
 80011f8:	bd80      	pop	{r7, pc}
	...

080011fc <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001200:	4802      	ldr	r0, [pc, #8]	; (800120c <TIM2_IRQHandler+0x10>)
 8001202:	f000 fffb 	bl	80021fc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001206:	bf00      	nop
 8001208:	bd80      	pop	{r7, pc}
 800120a:	bf00      	nop
 800120c:	200000c8 	.word	0x200000c8

08001210 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001210:	b480      	push	{r7}
 8001212:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001214:	bf00      	nop
 8001216:	46bd      	mov	sp, r7
 8001218:	bc80      	pop	{r7}
 800121a:	4770      	bx	lr

0800121c <HAL_TIM_PeriodElapsedCallback>:
 *  Created on: Oct 29, 2022
 *      Author: tuanb
 */
#include "timer.h"

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim){
 800121c:	b580      	push	{r7, lr}
 800121e:	b082      	sub	sp, #8
 8001220:	af00      	add	r7, sp, #0
 8001222:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM2){
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800122c:	d105      	bne.n	800123a <HAL_TIM_PeriodElapsedCallback+0x1e>
		getKeyInput();
 800122e:	f7ff f8e1 	bl	80003f4 <getKeyInput>
		fsm_for_input_processing();
 8001232:	f7fe ffdf 	bl	80001f4 <fsm_for_input_processing>
		timerRun();
 8001236:	f7ff fee5 	bl	8001004 <timerRun>
	}
}
 800123a:	bf00      	nop
 800123c:	3708      	adds	r7, #8
 800123e:	46bd      	mov	sp, r7
 8001240:	bd80      	pop	{r7, pc}
	...

08001244 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001244:	480c      	ldr	r0, [pc, #48]	; (8001278 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001246:	490d      	ldr	r1, [pc, #52]	; (800127c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001248:	4a0d      	ldr	r2, [pc, #52]	; (8001280 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800124a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800124c:	e002      	b.n	8001254 <LoopCopyDataInit>

0800124e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800124e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001250:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001252:	3304      	adds	r3, #4

08001254 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001254:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001256:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001258:	d3f9      	bcc.n	800124e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800125a:	4a0a      	ldr	r2, [pc, #40]	; (8001284 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800125c:	4c0a      	ldr	r4, [pc, #40]	; (8001288 <LoopFillZerobss+0x22>)
  movs r3, #0
 800125e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001260:	e001      	b.n	8001266 <LoopFillZerobss>

08001262 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001262:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001264:	3204      	adds	r2, #4

08001266 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001266:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001268:	d3fb      	bcc.n	8001262 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800126a:	f7ff ffd1 	bl	8001210 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800126e:	f001 fb0d 	bl	800288c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001272:	f7ff fcf9 	bl	8000c68 <main>
  bx lr
 8001276:	4770      	bx	lr
  ldr r0, =_sdata
 8001278:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800127c:	20000058 	.word	0x20000058
  ldr r2, =_sidata
 8001280:	08002924 	.word	0x08002924
  ldr r2, =_sbss
 8001284:	20000058 	.word	0x20000058
  ldr r4, =_ebss
 8001288:	20000114 	.word	0x20000114

0800128c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800128c:	e7fe      	b.n	800128c <ADC1_2_IRQHandler>
	...

08001290 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001294:	4b08      	ldr	r3, [pc, #32]	; (80012b8 <HAL_Init+0x28>)
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	4a07      	ldr	r2, [pc, #28]	; (80012b8 <HAL_Init+0x28>)
 800129a:	f043 0310 	orr.w	r3, r3, #16
 800129e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80012a0:	2003      	movs	r0, #3
 80012a2:	f000 f923 	bl	80014ec <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80012a6:	200f      	movs	r0, #15
 80012a8:	f000 f808 	bl	80012bc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80012ac:	f7ff ff28 	bl	8001100 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80012b0:	2300      	movs	r3, #0
}
 80012b2:	4618      	mov	r0, r3
 80012b4:	bd80      	pop	{r7, pc}
 80012b6:	bf00      	nop
 80012b8:	40022000 	.word	0x40022000

080012bc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80012bc:	b580      	push	{r7, lr}
 80012be:	b082      	sub	sp, #8
 80012c0:	af00      	add	r7, sp, #0
 80012c2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80012c4:	4b12      	ldr	r3, [pc, #72]	; (8001310 <HAL_InitTick+0x54>)
 80012c6:	681a      	ldr	r2, [r3, #0]
 80012c8:	4b12      	ldr	r3, [pc, #72]	; (8001314 <HAL_InitTick+0x58>)
 80012ca:	781b      	ldrb	r3, [r3, #0]
 80012cc:	4619      	mov	r1, r3
 80012ce:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80012d2:	fbb3 f3f1 	udiv	r3, r3, r1
 80012d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80012da:	4618      	mov	r0, r3
 80012dc:	f000 f93b 	bl	8001556 <HAL_SYSTICK_Config>
 80012e0:	4603      	mov	r3, r0
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d001      	beq.n	80012ea <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80012e6:	2301      	movs	r3, #1
 80012e8:	e00e      	b.n	8001308 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	2b0f      	cmp	r3, #15
 80012ee:	d80a      	bhi.n	8001306 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80012f0:	2200      	movs	r2, #0
 80012f2:	6879      	ldr	r1, [r7, #4]
 80012f4:	f04f 30ff 	mov.w	r0, #4294967295
 80012f8:	f000 f903 	bl	8001502 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80012fc:	4a06      	ldr	r2, [pc, #24]	; (8001318 <HAL_InitTick+0x5c>)
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001302:	2300      	movs	r3, #0
 8001304:	e000      	b.n	8001308 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001306:	2301      	movs	r3, #1
}
 8001308:	4618      	mov	r0, r3
 800130a:	3708      	adds	r7, #8
 800130c:	46bd      	mov	sp, r7
 800130e:	bd80      	pop	{r7, pc}
 8001310:	2000004c 	.word	0x2000004c
 8001314:	20000054 	.word	0x20000054
 8001318:	20000050 	.word	0x20000050

0800131c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800131c:	b480      	push	{r7}
 800131e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001320:	4b05      	ldr	r3, [pc, #20]	; (8001338 <HAL_IncTick+0x1c>)
 8001322:	781b      	ldrb	r3, [r3, #0]
 8001324:	461a      	mov	r2, r3
 8001326:	4b05      	ldr	r3, [pc, #20]	; (800133c <HAL_IncTick+0x20>)
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	4413      	add	r3, r2
 800132c:	4a03      	ldr	r2, [pc, #12]	; (800133c <HAL_IncTick+0x20>)
 800132e:	6013      	str	r3, [r2, #0]
}
 8001330:	bf00      	nop
 8001332:	46bd      	mov	sp, r7
 8001334:	bc80      	pop	{r7}
 8001336:	4770      	bx	lr
 8001338:	20000054 	.word	0x20000054
 800133c:	20000110 	.word	0x20000110

08001340 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001340:	b480      	push	{r7}
 8001342:	af00      	add	r7, sp, #0
  return uwTick;
 8001344:	4b02      	ldr	r3, [pc, #8]	; (8001350 <HAL_GetTick+0x10>)
 8001346:	681b      	ldr	r3, [r3, #0]
}
 8001348:	4618      	mov	r0, r3
 800134a:	46bd      	mov	sp, r7
 800134c:	bc80      	pop	{r7}
 800134e:	4770      	bx	lr
 8001350:	20000110 	.word	0x20000110

08001354 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001354:	b480      	push	{r7}
 8001356:	b085      	sub	sp, #20
 8001358:	af00      	add	r7, sp, #0
 800135a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	f003 0307 	and.w	r3, r3, #7
 8001362:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001364:	4b0c      	ldr	r3, [pc, #48]	; (8001398 <__NVIC_SetPriorityGrouping+0x44>)
 8001366:	68db      	ldr	r3, [r3, #12]
 8001368:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800136a:	68ba      	ldr	r2, [r7, #8]
 800136c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001370:	4013      	ands	r3, r2
 8001372:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001374:	68fb      	ldr	r3, [r7, #12]
 8001376:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001378:	68bb      	ldr	r3, [r7, #8]
 800137a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800137c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001380:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001384:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001386:	4a04      	ldr	r2, [pc, #16]	; (8001398 <__NVIC_SetPriorityGrouping+0x44>)
 8001388:	68bb      	ldr	r3, [r7, #8]
 800138a:	60d3      	str	r3, [r2, #12]
}
 800138c:	bf00      	nop
 800138e:	3714      	adds	r7, #20
 8001390:	46bd      	mov	sp, r7
 8001392:	bc80      	pop	{r7}
 8001394:	4770      	bx	lr
 8001396:	bf00      	nop
 8001398:	e000ed00 	.word	0xe000ed00

0800139c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800139c:	b480      	push	{r7}
 800139e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80013a0:	4b04      	ldr	r3, [pc, #16]	; (80013b4 <__NVIC_GetPriorityGrouping+0x18>)
 80013a2:	68db      	ldr	r3, [r3, #12]
 80013a4:	0a1b      	lsrs	r3, r3, #8
 80013a6:	f003 0307 	and.w	r3, r3, #7
}
 80013aa:	4618      	mov	r0, r3
 80013ac:	46bd      	mov	sp, r7
 80013ae:	bc80      	pop	{r7}
 80013b0:	4770      	bx	lr
 80013b2:	bf00      	nop
 80013b4:	e000ed00 	.word	0xe000ed00

080013b8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80013b8:	b480      	push	{r7}
 80013ba:	b083      	sub	sp, #12
 80013bc:	af00      	add	r7, sp, #0
 80013be:	4603      	mov	r3, r0
 80013c0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80013c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	db0b      	blt.n	80013e2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80013ca:	79fb      	ldrb	r3, [r7, #7]
 80013cc:	f003 021f 	and.w	r2, r3, #31
 80013d0:	4906      	ldr	r1, [pc, #24]	; (80013ec <__NVIC_EnableIRQ+0x34>)
 80013d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013d6:	095b      	lsrs	r3, r3, #5
 80013d8:	2001      	movs	r0, #1
 80013da:	fa00 f202 	lsl.w	r2, r0, r2
 80013de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80013e2:	bf00      	nop
 80013e4:	370c      	adds	r7, #12
 80013e6:	46bd      	mov	sp, r7
 80013e8:	bc80      	pop	{r7}
 80013ea:	4770      	bx	lr
 80013ec:	e000e100 	.word	0xe000e100

080013f0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80013f0:	b480      	push	{r7}
 80013f2:	b083      	sub	sp, #12
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	4603      	mov	r3, r0
 80013f8:	6039      	str	r1, [r7, #0]
 80013fa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80013fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001400:	2b00      	cmp	r3, #0
 8001402:	db0a      	blt.n	800141a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001404:	683b      	ldr	r3, [r7, #0]
 8001406:	b2da      	uxtb	r2, r3
 8001408:	490c      	ldr	r1, [pc, #48]	; (800143c <__NVIC_SetPriority+0x4c>)
 800140a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800140e:	0112      	lsls	r2, r2, #4
 8001410:	b2d2      	uxtb	r2, r2
 8001412:	440b      	add	r3, r1
 8001414:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001418:	e00a      	b.n	8001430 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800141a:	683b      	ldr	r3, [r7, #0]
 800141c:	b2da      	uxtb	r2, r3
 800141e:	4908      	ldr	r1, [pc, #32]	; (8001440 <__NVIC_SetPriority+0x50>)
 8001420:	79fb      	ldrb	r3, [r7, #7]
 8001422:	f003 030f 	and.w	r3, r3, #15
 8001426:	3b04      	subs	r3, #4
 8001428:	0112      	lsls	r2, r2, #4
 800142a:	b2d2      	uxtb	r2, r2
 800142c:	440b      	add	r3, r1
 800142e:	761a      	strb	r2, [r3, #24]
}
 8001430:	bf00      	nop
 8001432:	370c      	adds	r7, #12
 8001434:	46bd      	mov	sp, r7
 8001436:	bc80      	pop	{r7}
 8001438:	4770      	bx	lr
 800143a:	bf00      	nop
 800143c:	e000e100 	.word	0xe000e100
 8001440:	e000ed00 	.word	0xe000ed00

08001444 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001444:	b480      	push	{r7}
 8001446:	b089      	sub	sp, #36	; 0x24
 8001448:	af00      	add	r7, sp, #0
 800144a:	60f8      	str	r0, [r7, #12]
 800144c:	60b9      	str	r1, [r7, #8]
 800144e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001450:	68fb      	ldr	r3, [r7, #12]
 8001452:	f003 0307 	and.w	r3, r3, #7
 8001456:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001458:	69fb      	ldr	r3, [r7, #28]
 800145a:	f1c3 0307 	rsb	r3, r3, #7
 800145e:	2b04      	cmp	r3, #4
 8001460:	bf28      	it	cs
 8001462:	2304      	movcs	r3, #4
 8001464:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001466:	69fb      	ldr	r3, [r7, #28]
 8001468:	3304      	adds	r3, #4
 800146a:	2b06      	cmp	r3, #6
 800146c:	d902      	bls.n	8001474 <NVIC_EncodePriority+0x30>
 800146e:	69fb      	ldr	r3, [r7, #28]
 8001470:	3b03      	subs	r3, #3
 8001472:	e000      	b.n	8001476 <NVIC_EncodePriority+0x32>
 8001474:	2300      	movs	r3, #0
 8001476:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001478:	f04f 32ff 	mov.w	r2, #4294967295
 800147c:	69bb      	ldr	r3, [r7, #24]
 800147e:	fa02 f303 	lsl.w	r3, r2, r3
 8001482:	43da      	mvns	r2, r3
 8001484:	68bb      	ldr	r3, [r7, #8]
 8001486:	401a      	ands	r2, r3
 8001488:	697b      	ldr	r3, [r7, #20]
 800148a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800148c:	f04f 31ff 	mov.w	r1, #4294967295
 8001490:	697b      	ldr	r3, [r7, #20]
 8001492:	fa01 f303 	lsl.w	r3, r1, r3
 8001496:	43d9      	mvns	r1, r3
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800149c:	4313      	orrs	r3, r2
         );
}
 800149e:	4618      	mov	r0, r3
 80014a0:	3724      	adds	r7, #36	; 0x24
 80014a2:	46bd      	mov	sp, r7
 80014a4:	bc80      	pop	{r7}
 80014a6:	4770      	bx	lr

080014a8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b082      	sub	sp, #8
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	3b01      	subs	r3, #1
 80014b4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80014b8:	d301      	bcc.n	80014be <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80014ba:	2301      	movs	r3, #1
 80014bc:	e00f      	b.n	80014de <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80014be:	4a0a      	ldr	r2, [pc, #40]	; (80014e8 <SysTick_Config+0x40>)
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	3b01      	subs	r3, #1
 80014c4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80014c6:	210f      	movs	r1, #15
 80014c8:	f04f 30ff 	mov.w	r0, #4294967295
 80014cc:	f7ff ff90 	bl	80013f0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80014d0:	4b05      	ldr	r3, [pc, #20]	; (80014e8 <SysTick_Config+0x40>)
 80014d2:	2200      	movs	r2, #0
 80014d4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80014d6:	4b04      	ldr	r3, [pc, #16]	; (80014e8 <SysTick_Config+0x40>)
 80014d8:	2207      	movs	r2, #7
 80014da:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80014dc:	2300      	movs	r3, #0
}
 80014de:	4618      	mov	r0, r3
 80014e0:	3708      	adds	r7, #8
 80014e2:	46bd      	mov	sp, r7
 80014e4:	bd80      	pop	{r7, pc}
 80014e6:	bf00      	nop
 80014e8:	e000e010 	.word	0xe000e010

080014ec <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	b082      	sub	sp, #8
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80014f4:	6878      	ldr	r0, [r7, #4]
 80014f6:	f7ff ff2d 	bl	8001354 <__NVIC_SetPriorityGrouping>
}
 80014fa:	bf00      	nop
 80014fc:	3708      	adds	r7, #8
 80014fe:	46bd      	mov	sp, r7
 8001500:	bd80      	pop	{r7, pc}

08001502 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001502:	b580      	push	{r7, lr}
 8001504:	b086      	sub	sp, #24
 8001506:	af00      	add	r7, sp, #0
 8001508:	4603      	mov	r3, r0
 800150a:	60b9      	str	r1, [r7, #8]
 800150c:	607a      	str	r2, [r7, #4]
 800150e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001510:	2300      	movs	r3, #0
 8001512:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001514:	f7ff ff42 	bl	800139c <__NVIC_GetPriorityGrouping>
 8001518:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800151a:	687a      	ldr	r2, [r7, #4]
 800151c:	68b9      	ldr	r1, [r7, #8]
 800151e:	6978      	ldr	r0, [r7, #20]
 8001520:	f7ff ff90 	bl	8001444 <NVIC_EncodePriority>
 8001524:	4602      	mov	r2, r0
 8001526:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800152a:	4611      	mov	r1, r2
 800152c:	4618      	mov	r0, r3
 800152e:	f7ff ff5f 	bl	80013f0 <__NVIC_SetPriority>
}
 8001532:	bf00      	nop
 8001534:	3718      	adds	r7, #24
 8001536:	46bd      	mov	sp, r7
 8001538:	bd80      	pop	{r7, pc}

0800153a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800153a:	b580      	push	{r7, lr}
 800153c:	b082      	sub	sp, #8
 800153e:	af00      	add	r7, sp, #0
 8001540:	4603      	mov	r3, r0
 8001542:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001544:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001548:	4618      	mov	r0, r3
 800154a:	f7ff ff35 	bl	80013b8 <__NVIC_EnableIRQ>
}
 800154e:	bf00      	nop
 8001550:	3708      	adds	r7, #8
 8001552:	46bd      	mov	sp, r7
 8001554:	bd80      	pop	{r7, pc}

08001556 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001556:	b580      	push	{r7, lr}
 8001558:	b082      	sub	sp, #8
 800155a:	af00      	add	r7, sp, #0
 800155c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800155e:	6878      	ldr	r0, [r7, #4]
 8001560:	f7ff ffa2 	bl	80014a8 <SysTick_Config>
 8001564:	4603      	mov	r3, r0
}
 8001566:	4618      	mov	r0, r3
 8001568:	3708      	adds	r7, #8
 800156a:	46bd      	mov	sp, r7
 800156c:	bd80      	pop	{r7, pc}
	...

08001570 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001570:	b480      	push	{r7}
 8001572:	b08b      	sub	sp, #44	; 0x2c
 8001574:	af00      	add	r7, sp, #0
 8001576:	6078      	str	r0, [r7, #4]
 8001578:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800157a:	2300      	movs	r3, #0
 800157c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800157e:	2300      	movs	r3, #0
 8001580:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001582:	e148      	b.n	8001816 <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001584:	2201      	movs	r2, #1
 8001586:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001588:	fa02 f303 	lsl.w	r3, r2, r3
 800158c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800158e:	683b      	ldr	r3, [r7, #0]
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	69fa      	ldr	r2, [r7, #28]
 8001594:	4013      	ands	r3, r2
 8001596:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001598:	69ba      	ldr	r2, [r7, #24]
 800159a:	69fb      	ldr	r3, [r7, #28]
 800159c:	429a      	cmp	r2, r3
 800159e:	f040 8137 	bne.w	8001810 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80015a2:	683b      	ldr	r3, [r7, #0]
 80015a4:	685b      	ldr	r3, [r3, #4]
 80015a6:	4aa3      	ldr	r2, [pc, #652]	; (8001834 <HAL_GPIO_Init+0x2c4>)
 80015a8:	4293      	cmp	r3, r2
 80015aa:	d05e      	beq.n	800166a <HAL_GPIO_Init+0xfa>
 80015ac:	4aa1      	ldr	r2, [pc, #644]	; (8001834 <HAL_GPIO_Init+0x2c4>)
 80015ae:	4293      	cmp	r3, r2
 80015b0:	d875      	bhi.n	800169e <HAL_GPIO_Init+0x12e>
 80015b2:	4aa1      	ldr	r2, [pc, #644]	; (8001838 <HAL_GPIO_Init+0x2c8>)
 80015b4:	4293      	cmp	r3, r2
 80015b6:	d058      	beq.n	800166a <HAL_GPIO_Init+0xfa>
 80015b8:	4a9f      	ldr	r2, [pc, #636]	; (8001838 <HAL_GPIO_Init+0x2c8>)
 80015ba:	4293      	cmp	r3, r2
 80015bc:	d86f      	bhi.n	800169e <HAL_GPIO_Init+0x12e>
 80015be:	4a9f      	ldr	r2, [pc, #636]	; (800183c <HAL_GPIO_Init+0x2cc>)
 80015c0:	4293      	cmp	r3, r2
 80015c2:	d052      	beq.n	800166a <HAL_GPIO_Init+0xfa>
 80015c4:	4a9d      	ldr	r2, [pc, #628]	; (800183c <HAL_GPIO_Init+0x2cc>)
 80015c6:	4293      	cmp	r3, r2
 80015c8:	d869      	bhi.n	800169e <HAL_GPIO_Init+0x12e>
 80015ca:	4a9d      	ldr	r2, [pc, #628]	; (8001840 <HAL_GPIO_Init+0x2d0>)
 80015cc:	4293      	cmp	r3, r2
 80015ce:	d04c      	beq.n	800166a <HAL_GPIO_Init+0xfa>
 80015d0:	4a9b      	ldr	r2, [pc, #620]	; (8001840 <HAL_GPIO_Init+0x2d0>)
 80015d2:	4293      	cmp	r3, r2
 80015d4:	d863      	bhi.n	800169e <HAL_GPIO_Init+0x12e>
 80015d6:	4a9b      	ldr	r2, [pc, #620]	; (8001844 <HAL_GPIO_Init+0x2d4>)
 80015d8:	4293      	cmp	r3, r2
 80015da:	d046      	beq.n	800166a <HAL_GPIO_Init+0xfa>
 80015dc:	4a99      	ldr	r2, [pc, #612]	; (8001844 <HAL_GPIO_Init+0x2d4>)
 80015de:	4293      	cmp	r3, r2
 80015e0:	d85d      	bhi.n	800169e <HAL_GPIO_Init+0x12e>
 80015e2:	2b12      	cmp	r3, #18
 80015e4:	d82a      	bhi.n	800163c <HAL_GPIO_Init+0xcc>
 80015e6:	2b12      	cmp	r3, #18
 80015e8:	d859      	bhi.n	800169e <HAL_GPIO_Init+0x12e>
 80015ea:	a201      	add	r2, pc, #4	; (adr r2, 80015f0 <HAL_GPIO_Init+0x80>)
 80015ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80015f0:	0800166b 	.word	0x0800166b
 80015f4:	08001645 	.word	0x08001645
 80015f8:	08001657 	.word	0x08001657
 80015fc:	08001699 	.word	0x08001699
 8001600:	0800169f 	.word	0x0800169f
 8001604:	0800169f 	.word	0x0800169f
 8001608:	0800169f 	.word	0x0800169f
 800160c:	0800169f 	.word	0x0800169f
 8001610:	0800169f 	.word	0x0800169f
 8001614:	0800169f 	.word	0x0800169f
 8001618:	0800169f 	.word	0x0800169f
 800161c:	0800169f 	.word	0x0800169f
 8001620:	0800169f 	.word	0x0800169f
 8001624:	0800169f 	.word	0x0800169f
 8001628:	0800169f 	.word	0x0800169f
 800162c:	0800169f 	.word	0x0800169f
 8001630:	0800169f 	.word	0x0800169f
 8001634:	0800164d 	.word	0x0800164d
 8001638:	08001661 	.word	0x08001661
 800163c:	4a82      	ldr	r2, [pc, #520]	; (8001848 <HAL_GPIO_Init+0x2d8>)
 800163e:	4293      	cmp	r3, r2
 8001640:	d013      	beq.n	800166a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001642:	e02c      	b.n	800169e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001644:	683b      	ldr	r3, [r7, #0]
 8001646:	68db      	ldr	r3, [r3, #12]
 8001648:	623b      	str	r3, [r7, #32]
          break;
 800164a:	e029      	b.n	80016a0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800164c:	683b      	ldr	r3, [r7, #0]
 800164e:	68db      	ldr	r3, [r3, #12]
 8001650:	3304      	adds	r3, #4
 8001652:	623b      	str	r3, [r7, #32]
          break;
 8001654:	e024      	b.n	80016a0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001656:	683b      	ldr	r3, [r7, #0]
 8001658:	68db      	ldr	r3, [r3, #12]
 800165a:	3308      	adds	r3, #8
 800165c:	623b      	str	r3, [r7, #32]
          break;
 800165e:	e01f      	b.n	80016a0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001660:	683b      	ldr	r3, [r7, #0]
 8001662:	68db      	ldr	r3, [r3, #12]
 8001664:	330c      	adds	r3, #12
 8001666:	623b      	str	r3, [r7, #32]
          break;
 8001668:	e01a      	b.n	80016a0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800166a:	683b      	ldr	r3, [r7, #0]
 800166c:	689b      	ldr	r3, [r3, #8]
 800166e:	2b00      	cmp	r3, #0
 8001670:	d102      	bne.n	8001678 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001672:	2304      	movs	r3, #4
 8001674:	623b      	str	r3, [r7, #32]
          break;
 8001676:	e013      	b.n	80016a0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001678:	683b      	ldr	r3, [r7, #0]
 800167a:	689b      	ldr	r3, [r3, #8]
 800167c:	2b01      	cmp	r3, #1
 800167e:	d105      	bne.n	800168c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001680:	2308      	movs	r3, #8
 8001682:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	69fa      	ldr	r2, [r7, #28]
 8001688:	611a      	str	r2, [r3, #16]
          break;
 800168a:	e009      	b.n	80016a0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800168c:	2308      	movs	r3, #8
 800168e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	69fa      	ldr	r2, [r7, #28]
 8001694:	615a      	str	r2, [r3, #20]
          break;
 8001696:	e003      	b.n	80016a0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001698:	2300      	movs	r3, #0
 800169a:	623b      	str	r3, [r7, #32]
          break;
 800169c:	e000      	b.n	80016a0 <HAL_GPIO_Init+0x130>
          break;
 800169e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80016a0:	69bb      	ldr	r3, [r7, #24]
 80016a2:	2bff      	cmp	r3, #255	; 0xff
 80016a4:	d801      	bhi.n	80016aa <HAL_GPIO_Init+0x13a>
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	e001      	b.n	80016ae <HAL_GPIO_Init+0x13e>
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	3304      	adds	r3, #4
 80016ae:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80016b0:	69bb      	ldr	r3, [r7, #24]
 80016b2:	2bff      	cmp	r3, #255	; 0xff
 80016b4:	d802      	bhi.n	80016bc <HAL_GPIO_Init+0x14c>
 80016b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016b8:	009b      	lsls	r3, r3, #2
 80016ba:	e002      	b.n	80016c2 <HAL_GPIO_Init+0x152>
 80016bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016be:	3b08      	subs	r3, #8
 80016c0:	009b      	lsls	r3, r3, #2
 80016c2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80016c4:	697b      	ldr	r3, [r7, #20]
 80016c6:	681a      	ldr	r2, [r3, #0]
 80016c8:	210f      	movs	r1, #15
 80016ca:	693b      	ldr	r3, [r7, #16]
 80016cc:	fa01 f303 	lsl.w	r3, r1, r3
 80016d0:	43db      	mvns	r3, r3
 80016d2:	401a      	ands	r2, r3
 80016d4:	6a39      	ldr	r1, [r7, #32]
 80016d6:	693b      	ldr	r3, [r7, #16]
 80016d8:	fa01 f303 	lsl.w	r3, r1, r3
 80016dc:	431a      	orrs	r2, r3
 80016de:	697b      	ldr	r3, [r7, #20]
 80016e0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80016e2:	683b      	ldr	r3, [r7, #0]
 80016e4:	685b      	ldr	r3, [r3, #4]
 80016e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	f000 8090 	beq.w	8001810 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80016f0:	4b56      	ldr	r3, [pc, #344]	; (800184c <HAL_GPIO_Init+0x2dc>)
 80016f2:	699b      	ldr	r3, [r3, #24]
 80016f4:	4a55      	ldr	r2, [pc, #340]	; (800184c <HAL_GPIO_Init+0x2dc>)
 80016f6:	f043 0301 	orr.w	r3, r3, #1
 80016fa:	6193      	str	r3, [r2, #24]
 80016fc:	4b53      	ldr	r3, [pc, #332]	; (800184c <HAL_GPIO_Init+0x2dc>)
 80016fe:	699b      	ldr	r3, [r3, #24]
 8001700:	f003 0301 	and.w	r3, r3, #1
 8001704:	60bb      	str	r3, [r7, #8]
 8001706:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001708:	4a51      	ldr	r2, [pc, #324]	; (8001850 <HAL_GPIO_Init+0x2e0>)
 800170a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800170c:	089b      	lsrs	r3, r3, #2
 800170e:	3302      	adds	r3, #2
 8001710:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001714:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001716:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001718:	f003 0303 	and.w	r3, r3, #3
 800171c:	009b      	lsls	r3, r3, #2
 800171e:	220f      	movs	r2, #15
 8001720:	fa02 f303 	lsl.w	r3, r2, r3
 8001724:	43db      	mvns	r3, r3
 8001726:	68fa      	ldr	r2, [r7, #12]
 8001728:	4013      	ands	r3, r2
 800172a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	4a49      	ldr	r2, [pc, #292]	; (8001854 <HAL_GPIO_Init+0x2e4>)
 8001730:	4293      	cmp	r3, r2
 8001732:	d00d      	beq.n	8001750 <HAL_GPIO_Init+0x1e0>
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	4a48      	ldr	r2, [pc, #288]	; (8001858 <HAL_GPIO_Init+0x2e8>)
 8001738:	4293      	cmp	r3, r2
 800173a:	d007      	beq.n	800174c <HAL_GPIO_Init+0x1dc>
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	4a47      	ldr	r2, [pc, #284]	; (800185c <HAL_GPIO_Init+0x2ec>)
 8001740:	4293      	cmp	r3, r2
 8001742:	d101      	bne.n	8001748 <HAL_GPIO_Init+0x1d8>
 8001744:	2302      	movs	r3, #2
 8001746:	e004      	b.n	8001752 <HAL_GPIO_Init+0x1e2>
 8001748:	2303      	movs	r3, #3
 800174a:	e002      	b.n	8001752 <HAL_GPIO_Init+0x1e2>
 800174c:	2301      	movs	r3, #1
 800174e:	e000      	b.n	8001752 <HAL_GPIO_Init+0x1e2>
 8001750:	2300      	movs	r3, #0
 8001752:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001754:	f002 0203 	and.w	r2, r2, #3
 8001758:	0092      	lsls	r2, r2, #2
 800175a:	4093      	lsls	r3, r2
 800175c:	68fa      	ldr	r2, [r7, #12]
 800175e:	4313      	orrs	r3, r2
 8001760:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001762:	493b      	ldr	r1, [pc, #236]	; (8001850 <HAL_GPIO_Init+0x2e0>)
 8001764:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001766:	089b      	lsrs	r3, r3, #2
 8001768:	3302      	adds	r3, #2
 800176a:	68fa      	ldr	r2, [r7, #12]
 800176c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001770:	683b      	ldr	r3, [r7, #0]
 8001772:	685b      	ldr	r3, [r3, #4]
 8001774:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001778:	2b00      	cmp	r3, #0
 800177a:	d006      	beq.n	800178a <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800177c:	4b38      	ldr	r3, [pc, #224]	; (8001860 <HAL_GPIO_Init+0x2f0>)
 800177e:	681a      	ldr	r2, [r3, #0]
 8001780:	4937      	ldr	r1, [pc, #220]	; (8001860 <HAL_GPIO_Init+0x2f0>)
 8001782:	69bb      	ldr	r3, [r7, #24]
 8001784:	4313      	orrs	r3, r2
 8001786:	600b      	str	r3, [r1, #0]
 8001788:	e006      	b.n	8001798 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800178a:	4b35      	ldr	r3, [pc, #212]	; (8001860 <HAL_GPIO_Init+0x2f0>)
 800178c:	681a      	ldr	r2, [r3, #0]
 800178e:	69bb      	ldr	r3, [r7, #24]
 8001790:	43db      	mvns	r3, r3
 8001792:	4933      	ldr	r1, [pc, #204]	; (8001860 <HAL_GPIO_Init+0x2f0>)
 8001794:	4013      	ands	r3, r2
 8001796:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001798:	683b      	ldr	r3, [r7, #0]
 800179a:	685b      	ldr	r3, [r3, #4]
 800179c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d006      	beq.n	80017b2 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80017a4:	4b2e      	ldr	r3, [pc, #184]	; (8001860 <HAL_GPIO_Init+0x2f0>)
 80017a6:	685a      	ldr	r2, [r3, #4]
 80017a8:	492d      	ldr	r1, [pc, #180]	; (8001860 <HAL_GPIO_Init+0x2f0>)
 80017aa:	69bb      	ldr	r3, [r7, #24]
 80017ac:	4313      	orrs	r3, r2
 80017ae:	604b      	str	r3, [r1, #4]
 80017b0:	e006      	b.n	80017c0 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80017b2:	4b2b      	ldr	r3, [pc, #172]	; (8001860 <HAL_GPIO_Init+0x2f0>)
 80017b4:	685a      	ldr	r2, [r3, #4]
 80017b6:	69bb      	ldr	r3, [r7, #24]
 80017b8:	43db      	mvns	r3, r3
 80017ba:	4929      	ldr	r1, [pc, #164]	; (8001860 <HAL_GPIO_Init+0x2f0>)
 80017bc:	4013      	ands	r3, r2
 80017be:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80017c0:	683b      	ldr	r3, [r7, #0]
 80017c2:	685b      	ldr	r3, [r3, #4]
 80017c4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d006      	beq.n	80017da <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80017cc:	4b24      	ldr	r3, [pc, #144]	; (8001860 <HAL_GPIO_Init+0x2f0>)
 80017ce:	689a      	ldr	r2, [r3, #8]
 80017d0:	4923      	ldr	r1, [pc, #140]	; (8001860 <HAL_GPIO_Init+0x2f0>)
 80017d2:	69bb      	ldr	r3, [r7, #24]
 80017d4:	4313      	orrs	r3, r2
 80017d6:	608b      	str	r3, [r1, #8]
 80017d8:	e006      	b.n	80017e8 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80017da:	4b21      	ldr	r3, [pc, #132]	; (8001860 <HAL_GPIO_Init+0x2f0>)
 80017dc:	689a      	ldr	r2, [r3, #8]
 80017de:	69bb      	ldr	r3, [r7, #24]
 80017e0:	43db      	mvns	r3, r3
 80017e2:	491f      	ldr	r1, [pc, #124]	; (8001860 <HAL_GPIO_Init+0x2f0>)
 80017e4:	4013      	ands	r3, r2
 80017e6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80017e8:	683b      	ldr	r3, [r7, #0]
 80017ea:	685b      	ldr	r3, [r3, #4]
 80017ec:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d006      	beq.n	8001802 <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80017f4:	4b1a      	ldr	r3, [pc, #104]	; (8001860 <HAL_GPIO_Init+0x2f0>)
 80017f6:	68da      	ldr	r2, [r3, #12]
 80017f8:	4919      	ldr	r1, [pc, #100]	; (8001860 <HAL_GPIO_Init+0x2f0>)
 80017fa:	69bb      	ldr	r3, [r7, #24]
 80017fc:	4313      	orrs	r3, r2
 80017fe:	60cb      	str	r3, [r1, #12]
 8001800:	e006      	b.n	8001810 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001802:	4b17      	ldr	r3, [pc, #92]	; (8001860 <HAL_GPIO_Init+0x2f0>)
 8001804:	68da      	ldr	r2, [r3, #12]
 8001806:	69bb      	ldr	r3, [r7, #24]
 8001808:	43db      	mvns	r3, r3
 800180a:	4915      	ldr	r1, [pc, #84]	; (8001860 <HAL_GPIO_Init+0x2f0>)
 800180c:	4013      	ands	r3, r2
 800180e:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8001810:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001812:	3301      	adds	r3, #1
 8001814:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001816:	683b      	ldr	r3, [r7, #0]
 8001818:	681a      	ldr	r2, [r3, #0]
 800181a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800181c:	fa22 f303 	lsr.w	r3, r2, r3
 8001820:	2b00      	cmp	r3, #0
 8001822:	f47f aeaf 	bne.w	8001584 <HAL_GPIO_Init+0x14>
  }
}
 8001826:	bf00      	nop
 8001828:	bf00      	nop
 800182a:	372c      	adds	r7, #44	; 0x2c
 800182c:	46bd      	mov	sp, r7
 800182e:	bc80      	pop	{r7}
 8001830:	4770      	bx	lr
 8001832:	bf00      	nop
 8001834:	10320000 	.word	0x10320000
 8001838:	10310000 	.word	0x10310000
 800183c:	10220000 	.word	0x10220000
 8001840:	10210000 	.word	0x10210000
 8001844:	10120000 	.word	0x10120000
 8001848:	10110000 	.word	0x10110000
 800184c:	40021000 	.word	0x40021000
 8001850:	40010000 	.word	0x40010000
 8001854:	40010800 	.word	0x40010800
 8001858:	40010c00 	.word	0x40010c00
 800185c:	40011000 	.word	0x40011000
 8001860:	40010400 	.word	0x40010400

08001864 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001864:	b480      	push	{r7}
 8001866:	b085      	sub	sp, #20
 8001868:	af00      	add	r7, sp, #0
 800186a:	6078      	str	r0, [r7, #4]
 800186c:	460b      	mov	r3, r1
 800186e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	689a      	ldr	r2, [r3, #8]
 8001874:	887b      	ldrh	r3, [r7, #2]
 8001876:	4013      	ands	r3, r2
 8001878:	2b00      	cmp	r3, #0
 800187a:	d002      	beq.n	8001882 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800187c:	2301      	movs	r3, #1
 800187e:	73fb      	strb	r3, [r7, #15]
 8001880:	e001      	b.n	8001886 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001882:	2300      	movs	r3, #0
 8001884:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001886:	7bfb      	ldrb	r3, [r7, #15]
}
 8001888:	4618      	mov	r0, r3
 800188a:	3714      	adds	r7, #20
 800188c:	46bd      	mov	sp, r7
 800188e:	bc80      	pop	{r7}
 8001890:	4770      	bx	lr

08001892 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001892:	b480      	push	{r7}
 8001894:	b083      	sub	sp, #12
 8001896:	af00      	add	r7, sp, #0
 8001898:	6078      	str	r0, [r7, #4]
 800189a:	460b      	mov	r3, r1
 800189c:	807b      	strh	r3, [r7, #2]
 800189e:	4613      	mov	r3, r2
 80018a0:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80018a2:	787b      	ldrb	r3, [r7, #1]
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d003      	beq.n	80018b0 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80018a8:	887a      	ldrh	r2, [r7, #2]
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80018ae:	e003      	b.n	80018b8 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80018b0:	887b      	ldrh	r3, [r7, #2]
 80018b2:	041a      	lsls	r2, r3, #16
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	611a      	str	r2, [r3, #16]
}
 80018b8:	bf00      	nop
 80018ba:	370c      	adds	r7, #12
 80018bc:	46bd      	mov	sp, r7
 80018be:	bc80      	pop	{r7}
 80018c0:	4770      	bx	lr

080018c2 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80018c2:	b480      	push	{r7}
 80018c4:	b085      	sub	sp, #20
 80018c6:	af00      	add	r7, sp, #0
 80018c8:	6078      	str	r0, [r7, #4]
 80018ca:	460b      	mov	r3, r1
 80018cc:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	68db      	ldr	r3, [r3, #12]
 80018d2:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80018d4:	887a      	ldrh	r2, [r7, #2]
 80018d6:	68fb      	ldr	r3, [r7, #12]
 80018d8:	4013      	ands	r3, r2
 80018da:	041a      	lsls	r2, r3, #16
 80018dc:	68fb      	ldr	r3, [r7, #12]
 80018de:	43d9      	mvns	r1, r3
 80018e0:	887b      	ldrh	r3, [r7, #2]
 80018e2:	400b      	ands	r3, r1
 80018e4:	431a      	orrs	r2, r3
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	611a      	str	r2, [r3, #16]
}
 80018ea:	bf00      	nop
 80018ec:	3714      	adds	r7, #20
 80018ee:	46bd      	mov	sp, r7
 80018f0:	bc80      	pop	{r7}
 80018f2:	4770      	bx	lr

080018f4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80018f4:	b580      	push	{r7, lr}
 80018f6:	b086      	sub	sp, #24
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d101      	bne.n	8001906 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001902:	2301      	movs	r3, #1
 8001904:	e26c      	b.n	8001de0 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	f003 0301 	and.w	r3, r3, #1
 800190e:	2b00      	cmp	r3, #0
 8001910:	f000 8087 	beq.w	8001a22 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001914:	4b92      	ldr	r3, [pc, #584]	; (8001b60 <HAL_RCC_OscConfig+0x26c>)
 8001916:	685b      	ldr	r3, [r3, #4]
 8001918:	f003 030c 	and.w	r3, r3, #12
 800191c:	2b04      	cmp	r3, #4
 800191e:	d00c      	beq.n	800193a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001920:	4b8f      	ldr	r3, [pc, #572]	; (8001b60 <HAL_RCC_OscConfig+0x26c>)
 8001922:	685b      	ldr	r3, [r3, #4]
 8001924:	f003 030c 	and.w	r3, r3, #12
 8001928:	2b08      	cmp	r3, #8
 800192a:	d112      	bne.n	8001952 <HAL_RCC_OscConfig+0x5e>
 800192c:	4b8c      	ldr	r3, [pc, #560]	; (8001b60 <HAL_RCC_OscConfig+0x26c>)
 800192e:	685b      	ldr	r3, [r3, #4]
 8001930:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001934:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001938:	d10b      	bne.n	8001952 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800193a:	4b89      	ldr	r3, [pc, #548]	; (8001b60 <HAL_RCC_OscConfig+0x26c>)
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001942:	2b00      	cmp	r3, #0
 8001944:	d06c      	beq.n	8001a20 <HAL_RCC_OscConfig+0x12c>
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	685b      	ldr	r3, [r3, #4]
 800194a:	2b00      	cmp	r3, #0
 800194c:	d168      	bne.n	8001a20 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800194e:	2301      	movs	r3, #1
 8001950:	e246      	b.n	8001de0 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	685b      	ldr	r3, [r3, #4]
 8001956:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800195a:	d106      	bne.n	800196a <HAL_RCC_OscConfig+0x76>
 800195c:	4b80      	ldr	r3, [pc, #512]	; (8001b60 <HAL_RCC_OscConfig+0x26c>)
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	4a7f      	ldr	r2, [pc, #508]	; (8001b60 <HAL_RCC_OscConfig+0x26c>)
 8001962:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001966:	6013      	str	r3, [r2, #0]
 8001968:	e02e      	b.n	80019c8 <HAL_RCC_OscConfig+0xd4>
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	685b      	ldr	r3, [r3, #4]
 800196e:	2b00      	cmp	r3, #0
 8001970:	d10c      	bne.n	800198c <HAL_RCC_OscConfig+0x98>
 8001972:	4b7b      	ldr	r3, [pc, #492]	; (8001b60 <HAL_RCC_OscConfig+0x26c>)
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	4a7a      	ldr	r2, [pc, #488]	; (8001b60 <HAL_RCC_OscConfig+0x26c>)
 8001978:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800197c:	6013      	str	r3, [r2, #0]
 800197e:	4b78      	ldr	r3, [pc, #480]	; (8001b60 <HAL_RCC_OscConfig+0x26c>)
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	4a77      	ldr	r2, [pc, #476]	; (8001b60 <HAL_RCC_OscConfig+0x26c>)
 8001984:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001988:	6013      	str	r3, [r2, #0]
 800198a:	e01d      	b.n	80019c8 <HAL_RCC_OscConfig+0xd4>
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	685b      	ldr	r3, [r3, #4]
 8001990:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001994:	d10c      	bne.n	80019b0 <HAL_RCC_OscConfig+0xbc>
 8001996:	4b72      	ldr	r3, [pc, #456]	; (8001b60 <HAL_RCC_OscConfig+0x26c>)
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	4a71      	ldr	r2, [pc, #452]	; (8001b60 <HAL_RCC_OscConfig+0x26c>)
 800199c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80019a0:	6013      	str	r3, [r2, #0]
 80019a2:	4b6f      	ldr	r3, [pc, #444]	; (8001b60 <HAL_RCC_OscConfig+0x26c>)
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	4a6e      	ldr	r2, [pc, #440]	; (8001b60 <HAL_RCC_OscConfig+0x26c>)
 80019a8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80019ac:	6013      	str	r3, [r2, #0]
 80019ae:	e00b      	b.n	80019c8 <HAL_RCC_OscConfig+0xd4>
 80019b0:	4b6b      	ldr	r3, [pc, #428]	; (8001b60 <HAL_RCC_OscConfig+0x26c>)
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	4a6a      	ldr	r2, [pc, #424]	; (8001b60 <HAL_RCC_OscConfig+0x26c>)
 80019b6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80019ba:	6013      	str	r3, [r2, #0]
 80019bc:	4b68      	ldr	r3, [pc, #416]	; (8001b60 <HAL_RCC_OscConfig+0x26c>)
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	4a67      	ldr	r2, [pc, #412]	; (8001b60 <HAL_RCC_OscConfig+0x26c>)
 80019c2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80019c6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	685b      	ldr	r3, [r3, #4]
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d013      	beq.n	80019f8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019d0:	f7ff fcb6 	bl	8001340 <HAL_GetTick>
 80019d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80019d6:	e008      	b.n	80019ea <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80019d8:	f7ff fcb2 	bl	8001340 <HAL_GetTick>
 80019dc:	4602      	mov	r2, r0
 80019de:	693b      	ldr	r3, [r7, #16]
 80019e0:	1ad3      	subs	r3, r2, r3
 80019e2:	2b64      	cmp	r3, #100	; 0x64
 80019e4:	d901      	bls.n	80019ea <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80019e6:	2303      	movs	r3, #3
 80019e8:	e1fa      	b.n	8001de0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80019ea:	4b5d      	ldr	r3, [pc, #372]	; (8001b60 <HAL_RCC_OscConfig+0x26c>)
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d0f0      	beq.n	80019d8 <HAL_RCC_OscConfig+0xe4>
 80019f6:	e014      	b.n	8001a22 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019f8:	f7ff fca2 	bl	8001340 <HAL_GetTick>
 80019fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80019fe:	e008      	b.n	8001a12 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001a00:	f7ff fc9e 	bl	8001340 <HAL_GetTick>
 8001a04:	4602      	mov	r2, r0
 8001a06:	693b      	ldr	r3, [r7, #16]
 8001a08:	1ad3      	subs	r3, r2, r3
 8001a0a:	2b64      	cmp	r3, #100	; 0x64
 8001a0c:	d901      	bls.n	8001a12 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001a0e:	2303      	movs	r3, #3
 8001a10:	e1e6      	b.n	8001de0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a12:	4b53      	ldr	r3, [pc, #332]	; (8001b60 <HAL_RCC_OscConfig+0x26c>)
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d1f0      	bne.n	8001a00 <HAL_RCC_OscConfig+0x10c>
 8001a1e:	e000      	b.n	8001a22 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a20:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	f003 0302 	and.w	r3, r3, #2
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d063      	beq.n	8001af6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001a2e:	4b4c      	ldr	r3, [pc, #304]	; (8001b60 <HAL_RCC_OscConfig+0x26c>)
 8001a30:	685b      	ldr	r3, [r3, #4]
 8001a32:	f003 030c 	and.w	r3, r3, #12
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d00b      	beq.n	8001a52 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001a3a:	4b49      	ldr	r3, [pc, #292]	; (8001b60 <HAL_RCC_OscConfig+0x26c>)
 8001a3c:	685b      	ldr	r3, [r3, #4]
 8001a3e:	f003 030c 	and.w	r3, r3, #12
 8001a42:	2b08      	cmp	r3, #8
 8001a44:	d11c      	bne.n	8001a80 <HAL_RCC_OscConfig+0x18c>
 8001a46:	4b46      	ldr	r3, [pc, #280]	; (8001b60 <HAL_RCC_OscConfig+0x26c>)
 8001a48:	685b      	ldr	r3, [r3, #4]
 8001a4a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d116      	bne.n	8001a80 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001a52:	4b43      	ldr	r3, [pc, #268]	; (8001b60 <HAL_RCC_OscConfig+0x26c>)
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	f003 0302 	and.w	r3, r3, #2
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d005      	beq.n	8001a6a <HAL_RCC_OscConfig+0x176>
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	691b      	ldr	r3, [r3, #16]
 8001a62:	2b01      	cmp	r3, #1
 8001a64:	d001      	beq.n	8001a6a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001a66:	2301      	movs	r3, #1
 8001a68:	e1ba      	b.n	8001de0 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a6a:	4b3d      	ldr	r3, [pc, #244]	; (8001b60 <HAL_RCC_OscConfig+0x26c>)
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	695b      	ldr	r3, [r3, #20]
 8001a76:	00db      	lsls	r3, r3, #3
 8001a78:	4939      	ldr	r1, [pc, #228]	; (8001b60 <HAL_RCC_OscConfig+0x26c>)
 8001a7a:	4313      	orrs	r3, r2
 8001a7c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001a7e:	e03a      	b.n	8001af6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	691b      	ldr	r3, [r3, #16]
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d020      	beq.n	8001aca <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001a88:	4b36      	ldr	r3, [pc, #216]	; (8001b64 <HAL_RCC_OscConfig+0x270>)
 8001a8a:	2201      	movs	r2, #1
 8001a8c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a8e:	f7ff fc57 	bl	8001340 <HAL_GetTick>
 8001a92:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a94:	e008      	b.n	8001aa8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001a96:	f7ff fc53 	bl	8001340 <HAL_GetTick>
 8001a9a:	4602      	mov	r2, r0
 8001a9c:	693b      	ldr	r3, [r7, #16]
 8001a9e:	1ad3      	subs	r3, r2, r3
 8001aa0:	2b02      	cmp	r3, #2
 8001aa2:	d901      	bls.n	8001aa8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001aa4:	2303      	movs	r3, #3
 8001aa6:	e19b      	b.n	8001de0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001aa8:	4b2d      	ldr	r3, [pc, #180]	; (8001b60 <HAL_RCC_OscConfig+0x26c>)
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	f003 0302 	and.w	r3, r3, #2
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d0f0      	beq.n	8001a96 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ab4:	4b2a      	ldr	r3, [pc, #168]	; (8001b60 <HAL_RCC_OscConfig+0x26c>)
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	695b      	ldr	r3, [r3, #20]
 8001ac0:	00db      	lsls	r3, r3, #3
 8001ac2:	4927      	ldr	r1, [pc, #156]	; (8001b60 <HAL_RCC_OscConfig+0x26c>)
 8001ac4:	4313      	orrs	r3, r2
 8001ac6:	600b      	str	r3, [r1, #0]
 8001ac8:	e015      	b.n	8001af6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001aca:	4b26      	ldr	r3, [pc, #152]	; (8001b64 <HAL_RCC_OscConfig+0x270>)
 8001acc:	2200      	movs	r2, #0
 8001ace:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ad0:	f7ff fc36 	bl	8001340 <HAL_GetTick>
 8001ad4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ad6:	e008      	b.n	8001aea <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ad8:	f7ff fc32 	bl	8001340 <HAL_GetTick>
 8001adc:	4602      	mov	r2, r0
 8001ade:	693b      	ldr	r3, [r7, #16]
 8001ae0:	1ad3      	subs	r3, r2, r3
 8001ae2:	2b02      	cmp	r3, #2
 8001ae4:	d901      	bls.n	8001aea <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001ae6:	2303      	movs	r3, #3
 8001ae8:	e17a      	b.n	8001de0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001aea:	4b1d      	ldr	r3, [pc, #116]	; (8001b60 <HAL_RCC_OscConfig+0x26c>)
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	f003 0302 	and.w	r3, r3, #2
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d1f0      	bne.n	8001ad8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	f003 0308 	and.w	r3, r3, #8
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d03a      	beq.n	8001b78 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	699b      	ldr	r3, [r3, #24]
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d019      	beq.n	8001b3e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001b0a:	4b17      	ldr	r3, [pc, #92]	; (8001b68 <HAL_RCC_OscConfig+0x274>)
 8001b0c:	2201      	movs	r2, #1
 8001b0e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b10:	f7ff fc16 	bl	8001340 <HAL_GetTick>
 8001b14:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001b16:	e008      	b.n	8001b2a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001b18:	f7ff fc12 	bl	8001340 <HAL_GetTick>
 8001b1c:	4602      	mov	r2, r0
 8001b1e:	693b      	ldr	r3, [r7, #16]
 8001b20:	1ad3      	subs	r3, r2, r3
 8001b22:	2b02      	cmp	r3, #2
 8001b24:	d901      	bls.n	8001b2a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001b26:	2303      	movs	r3, #3
 8001b28:	e15a      	b.n	8001de0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001b2a:	4b0d      	ldr	r3, [pc, #52]	; (8001b60 <HAL_RCC_OscConfig+0x26c>)
 8001b2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b2e:	f003 0302 	and.w	r3, r3, #2
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d0f0      	beq.n	8001b18 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001b36:	2001      	movs	r0, #1
 8001b38:	f000 faa6 	bl	8002088 <RCC_Delay>
 8001b3c:	e01c      	b.n	8001b78 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001b3e:	4b0a      	ldr	r3, [pc, #40]	; (8001b68 <HAL_RCC_OscConfig+0x274>)
 8001b40:	2200      	movs	r2, #0
 8001b42:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b44:	f7ff fbfc 	bl	8001340 <HAL_GetTick>
 8001b48:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001b4a:	e00f      	b.n	8001b6c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001b4c:	f7ff fbf8 	bl	8001340 <HAL_GetTick>
 8001b50:	4602      	mov	r2, r0
 8001b52:	693b      	ldr	r3, [r7, #16]
 8001b54:	1ad3      	subs	r3, r2, r3
 8001b56:	2b02      	cmp	r3, #2
 8001b58:	d908      	bls.n	8001b6c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001b5a:	2303      	movs	r3, #3
 8001b5c:	e140      	b.n	8001de0 <HAL_RCC_OscConfig+0x4ec>
 8001b5e:	bf00      	nop
 8001b60:	40021000 	.word	0x40021000
 8001b64:	42420000 	.word	0x42420000
 8001b68:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001b6c:	4b9e      	ldr	r3, [pc, #632]	; (8001de8 <HAL_RCC_OscConfig+0x4f4>)
 8001b6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b70:	f003 0302 	and.w	r3, r3, #2
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d1e9      	bne.n	8001b4c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	f003 0304 	and.w	r3, r3, #4
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	f000 80a6 	beq.w	8001cd2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001b86:	2300      	movs	r3, #0
 8001b88:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001b8a:	4b97      	ldr	r3, [pc, #604]	; (8001de8 <HAL_RCC_OscConfig+0x4f4>)
 8001b8c:	69db      	ldr	r3, [r3, #28]
 8001b8e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d10d      	bne.n	8001bb2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001b96:	4b94      	ldr	r3, [pc, #592]	; (8001de8 <HAL_RCC_OscConfig+0x4f4>)
 8001b98:	69db      	ldr	r3, [r3, #28]
 8001b9a:	4a93      	ldr	r2, [pc, #588]	; (8001de8 <HAL_RCC_OscConfig+0x4f4>)
 8001b9c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ba0:	61d3      	str	r3, [r2, #28]
 8001ba2:	4b91      	ldr	r3, [pc, #580]	; (8001de8 <HAL_RCC_OscConfig+0x4f4>)
 8001ba4:	69db      	ldr	r3, [r3, #28]
 8001ba6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001baa:	60bb      	str	r3, [r7, #8]
 8001bac:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001bae:	2301      	movs	r3, #1
 8001bb0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001bb2:	4b8e      	ldr	r3, [pc, #568]	; (8001dec <HAL_RCC_OscConfig+0x4f8>)
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d118      	bne.n	8001bf0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001bbe:	4b8b      	ldr	r3, [pc, #556]	; (8001dec <HAL_RCC_OscConfig+0x4f8>)
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	4a8a      	ldr	r2, [pc, #552]	; (8001dec <HAL_RCC_OscConfig+0x4f8>)
 8001bc4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001bc8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001bca:	f7ff fbb9 	bl	8001340 <HAL_GetTick>
 8001bce:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001bd0:	e008      	b.n	8001be4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001bd2:	f7ff fbb5 	bl	8001340 <HAL_GetTick>
 8001bd6:	4602      	mov	r2, r0
 8001bd8:	693b      	ldr	r3, [r7, #16]
 8001bda:	1ad3      	subs	r3, r2, r3
 8001bdc:	2b64      	cmp	r3, #100	; 0x64
 8001bde:	d901      	bls.n	8001be4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001be0:	2303      	movs	r3, #3
 8001be2:	e0fd      	b.n	8001de0 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001be4:	4b81      	ldr	r3, [pc, #516]	; (8001dec <HAL_RCC_OscConfig+0x4f8>)
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d0f0      	beq.n	8001bd2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	68db      	ldr	r3, [r3, #12]
 8001bf4:	2b01      	cmp	r3, #1
 8001bf6:	d106      	bne.n	8001c06 <HAL_RCC_OscConfig+0x312>
 8001bf8:	4b7b      	ldr	r3, [pc, #492]	; (8001de8 <HAL_RCC_OscConfig+0x4f4>)
 8001bfa:	6a1b      	ldr	r3, [r3, #32]
 8001bfc:	4a7a      	ldr	r2, [pc, #488]	; (8001de8 <HAL_RCC_OscConfig+0x4f4>)
 8001bfe:	f043 0301 	orr.w	r3, r3, #1
 8001c02:	6213      	str	r3, [r2, #32]
 8001c04:	e02d      	b.n	8001c62 <HAL_RCC_OscConfig+0x36e>
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	68db      	ldr	r3, [r3, #12]
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d10c      	bne.n	8001c28 <HAL_RCC_OscConfig+0x334>
 8001c0e:	4b76      	ldr	r3, [pc, #472]	; (8001de8 <HAL_RCC_OscConfig+0x4f4>)
 8001c10:	6a1b      	ldr	r3, [r3, #32]
 8001c12:	4a75      	ldr	r2, [pc, #468]	; (8001de8 <HAL_RCC_OscConfig+0x4f4>)
 8001c14:	f023 0301 	bic.w	r3, r3, #1
 8001c18:	6213      	str	r3, [r2, #32]
 8001c1a:	4b73      	ldr	r3, [pc, #460]	; (8001de8 <HAL_RCC_OscConfig+0x4f4>)
 8001c1c:	6a1b      	ldr	r3, [r3, #32]
 8001c1e:	4a72      	ldr	r2, [pc, #456]	; (8001de8 <HAL_RCC_OscConfig+0x4f4>)
 8001c20:	f023 0304 	bic.w	r3, r3, #4
 8001c24:	6213      	str	r3, [r2, #32]
 8001c26:	e01c      	b.n	8001c62 <HAL_RCC_OscConfig+0x36e>
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	68db      	ldr	r3, [r3, #12]
 8001c2c:	2b05      	cmp	r3, #5
 8001c2e:	d10c      	bne.n	8001c4a <HAL_RCC_OscConfig+0x356>
 8001c30:	4b6d      	ldr	r3, [pc, #436]	; (8001de8 <HAL_RCC_OscConfig+0x4f4>)
 8001c32:	6a1b      	ldr	r3, [r3, #32]
 8001c34:	4a6c      	ldr	r2, [pc, #432]	; (8001de8 <HAL_RCC_OscConfig+0x4f4>)
 8001c36:	f043 0304 	orr.w	r3, r3, #4
 8001c3a:	6213      	str	r3, [r2, #32]
 8001c3c:	4b6a      	ldr	r3, [pc, #424]	; (8001de8 <HAL_RCC_OscConfig+0x4f4>)
 8001c3e:	6a1b      	ldr	r3, [r3, #32]
 8001c40:	4a69      	ldr	r2, [pc, #420]	; (8001de8 <HAL_RCC_OscConfig+0x4f4>)
 8001c42:	f043 0301 	orr.w	r3, r3, #1
 8001c46:	6213      	str	r3, [r2, #32]
 8001c48:	e00b      	b.n	8001c62 <HAL_RCC_OscConfig+0x36e>
 8001c4a:	4b67      	ldr	r3, [pc, #412]	; (8001de8 <HAL_RCC_OscConfig+0x4f4>)
 8001c4c:	6a1b      	ldr	r3, [r3, #32]
 8001c4e:	4a66      	ldr	r2, [pc, #408]	; (8001de8 <HAL_RCC_OscConfig+0x4f4>)
 8001c50:	f023 0301 	bic.w	r3, r3, #1
 8001c54:	6213      	str	r3, [r2, #32]
 8001c56:	4b64      	ldr	r3, [pc, #400]	; (8001de8 <HAL_RCC_OscConfig+0x4f4>)
 8001c58:	6a1b      	ldr	r3, [r3, #32]
 8001c5a:	4a63      	ldr	r2, [pc, #396]	; (8001de8 <HAL_RCC_OscConfig+0x4f4>)
 8001c5c:	f023 0304 	bic.w	r3, r3, #4
 8001c60:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	68db      	ldr	r3, [r3, #12]
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d015      	beq.n	8001c96 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c6a:	f7ff fb69 	bl	8001340 <HAL_GetTick>
 8001c6e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c70:	e00a      	b.n	8001c88 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c72:	f7ff fb65 	bl	8001340 <HAL_GetTick>
 8001c76:	4602      	mov	r2, r0
 8001c78:	693b      	ldr	r3, [r7, #16]
 8001c7a:	1ad3      	subs	r3, r2, r3
 8001c7c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c80:	4293      	cmp	r3, r2
 8001c82:	d901      	bls.n	8001c88 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001c84:	2303      	movs	r3, #3
 8001c86:	e0ab      	b.n	8001de0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c88:	4b57      	ldr	r3, [pc, #348]	; (8001de8 <HAL_RCC_OscConfig+0x4f4>)
 8001c8a:	6a1b      	ldr	r3, [r3, #32]
 8001c8c:	f003 0302 	and.w	r3, r3, #2
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d0ee      	beq.n	8001c72 <HAL_RCC_OscConfig+0x37e>
 8001c94:	e014      	b.n	8001cc0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c96:	f7ff fb53 	bl	8001340 <HAL_GetTick>
 8001c9a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001c9c:	e00a      	b.n	8001cb4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c9e:	f7ff fb4f 	bl	8001340 <HAL_GetTick>
 8001ca2:	4602      	mov	r2, r0
 8001ca4:	693b      	ldr	r3, [r7, #16]
 8001ca6:	1ad3      	subs	r3, r2, r3
 8001ca8:	f241 3288 	movw	r2, #5000	; 0x1388
 8001cac:	4293      	cmp	r3, r2
 8001cae:	d901      	bls.n	8001cb4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001cb0:	2303      	movs	r3, #3
 8001cb2:	e095      	b.n	8001de0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001cb4:	4b4c      	ldr	r3, [pc, #304]	; (8001de8 <HAL_RCC_OscConfig+0x4f4>)
 8001cb6:	6a1b      	ldr	r3, [r3, #32]
 8001cb8:	f003 0302 	and.w	r3, r3, #2
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d1ee      	bne.n	8001c9e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001cc0:	7dfb      	ldrb	r3, [r7, #23]
 8001cc2:	2b01      	cmp	r3, #1
 8001cc4:	d105      	bne.n	8001cd2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001cc6:	4b48      	ldr	r3, [pc, #288]	; (8001de8 <HAL_RCC_OscConfig+0x4f4>)
 8001cc8:	69db      	ldr	r3, [r3, #28]
 8001cca:	4a47      	ldr	r2, [pc, #284]	; (8001de8 <HAL_RCC_OscConfig+0x4f4>)
 8001ccc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001cd0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	69db      	ldr	r3, [r3, #28]
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	f000 8081 	beq.w	8001dde <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001cdc:	4b42      	ldr	r3, [pc, #264]	; (8001de8 <HAL_RCC_OscConfig+0x4f4>)
 8001cde:	685b      	ldr	r3, [r3, #4]
 8001ce0:	f003 030c 	and.w	r3, r3, #12
 8001ce4:	2b08      	cmp	r3, #8
 8001ce6:	d061      	beq.n	8001dac <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	69db      	ldr	r3, [r3, #28]
 8001cec:	2b02      	cmp	r3, #2
 8001cee:	d146      	bne.n	8001d7e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001cf0:	4b3f      	ldr	r3, [pc, #252]	; (8001df0 <HAL_RCC_OscConfig+0x4fc>)
 8001cf2:	2200      	movs	r2, #0
 8001cf4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cf6:	f7ff fb23 	bl	8001340 <HAL_GetTick>
 8001cfa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001cfc:	e008      	b.n	8001d10 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001cfe:	f7ff fb1f 	bl	8001340 <HAL_GetTick>
 8001d02:	4602      	mov	r2, r0
 8001d04:	693b      	ldr	r3, [r7, #16]
 8001d06:	1ad3      	subs	r3, r2, r3
 8001d08:	2b02      	cmp	r3, #2
 8001d0a:	d901      	bls.n	8001d10 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001d0c:	2303      	movs	r3, #3
 8001d0e:	e067      	b.n	8001de0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d10:	4b35      	ldr	r3, [pc, #212]	; (8001de8 <HAL_RCC_OscConfig+0x4f4>)
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d1f0      	bne.n	8001cfe <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	6a1b      	ldr	r3, [r3, #32]
 8001d20:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001d24:	d108      	bne.n	8001d38 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001d26:	4b30      	ldr	r3, [pc, #192]	; (8001de8 <HAL_RCC_OscConfig+0x4f4>)
 8001d28:	685b      	ldr	r3, [r3, #4]
 8001d2a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	689b      	ldr	r3, [r3, #8]
 8001d32:	492d      	ldr	r1, [pc, #180]	; (8001de8 <HAL_RCC_OscConfig+0x4f4>)
 8001d34:	4313      	orrs	r3, r2
 8001d36:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001d38:	4b2b      	ldr	r3, [pc, #172]	; (8001de8 <HAL_RCC_OscConfig+0x4f4>)
 8001d3a:	685b      	ldr	r3, [r3, #4]
 8001d3c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	6a19      	ldr	r1, [r3, #32]
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d48:	430b      	orrs	r3, r1
 8001d4a:	4927      	ldr	r1, [pc, #156]	; (8001de8 <HAL_RCC_OscConfig+0x4f4>)
 8001d4c:	4313      	orrs	r3, r2
 8001d4e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001d50:	4b27      	ldr	r3, [pc, #156]	; (8001df0 <HAL_RCC_OscConfig+0x4fc>)
 8001d52:	2201      	movs	r2, #1
 8001d54:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d56:	f7ff faf3 	bl	8001340 <HAL_GetTick>
 8001d5a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001d5c:	e008      	b.n	8001d70 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d5e:	f7ff faef 	bl	8001340 <HAL_GetTick>
 8001d62:	4602      	mov	r2, r0
 8001d64:	693b      	ldr	r3, [r7, #16]
 8001d66:	1ad3      	subs	r3, r2, r3
 8001d68:	2b02      	cmp	r3, #2
 8001d6a:	d901      	bls.n	8001d70 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001d6c:	2303      	movs	r3, #3
 8001d6e:	e037      	b.n	8001de0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001d70:	4b1d      	ldr	r3, [pc, #116]	; (8001de8 <HAL_RCC_OscConfig+0x4f4>)
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d0f0      	beq.n	8001d5e <HAL_RCC_OscConfig+0x46a>
 8001d7c:	e02f      	b.n	8001dde <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d7e:	4b1c      	ldr	r3, [pc, #112]	; (8001df0 <HAL_RCC_OscConfig+0x4fc>)
 8001d80:	2200      	movs	r2, #0
 8001d82:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d84:	f7ff fadc 	bl	8001340 <HAL_GetTick>
 8001d88:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d8a:	e008      	b.n	8001d9e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d8c:	f7ff fad8 	bl	8001340 <HAL_GetTick>
 8001d90:	4602      	mov	r2, r0
 8001d92:	693b      	ldr	r3, [r7, #16]
 8001d94:	1ad3      	subs	r3, r2, r3
 8001d96:	2b02      	cmp	r3, #2
 8001d98:	d901      	bls.n	8001d9e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001d9a:	2303      	movs	r3, #3
 8001d9c:	e020      	b.n	8001de0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d9e:	4b12      	ldr	r3, [pc, #72]	; (8001de8 <HAL_RCC_OscConfig+0x4f4>)
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d1f0      	bne.n	8001d8c <HAL_RCC_OscConfig+0x498>
 8001daa:	e018      	b.n	8001dde <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	69db      	ldr	r3, [r3, #28]
 8001db0:	2b01      	cmp	r3, #1
 8001db2:	d101      	bne.n	8001db8 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001db4:	2301      	movs	r3, #1
 8001db6:	e013      	b.n	8001de0 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001db8:	4b0b      	ldr	r3, [pc, #44]	; (8001de8 <HAL_RCC_OscConfig+0x4f4>)
 8001dba:	685b      	ldr	r3, [r3, #4]
 8001dbc:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001dbe:	68fb      	ldr	r3, [r7, #12]
 8001dc0:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	6a1b      	ldr	r3, [r3, #32]
 8001dc8:	429a      	cmp	r2, r3
 8001dca:	d106      	bne.n	8001dda <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001dd6:	429a      	cmp	r2, r3
 8001dd8:	d001      	beq.n	8001dde <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8001dda:	2301      	movs	r3, #1
 8001ddc:	e000      	b.n	8001de0 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8001dde:	2300      	movs	r3, #0
}
 8001de0:	4618      	mov	r0, r3
 8001de2:	3718      	adds	r7, #24
 8001de4:	46bd      	mov	sp, r7
 8001de6:	bd80      	pop	{r7, pc}
 8001de8:	40021000 	.word	0x40021000
 8001dec:	40007000 	.word	0x40007000
 8001df0:	42420060 	.word	0x42420060

08001df4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001df4:	b580      	push	{r7, lr}
 8001df6:	b084      	sub	sp, #16
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	6078      	str	r0, [r7, #4]
 8001dfc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d101      	bne.n	8001e08 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001e04:	2301      	movs	r3, #1
 8001e06:	e0d0      	b.n	8001faa <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001e08:	4b6a      	ldr	r3, [pc, #424]	; (8001fb4 <HAL_RCC_ClockConfig+0x1c0>)
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	f003 0307 	and.w	r3, r3, #7
 8001e10:	683a      	ldr	r2, [r7, #0]
 8001e12:	429a      	cmp	r2, r3
 8001e14:	d910      	bls.n	8001e38 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e16:	4b67      	ldr	r3, [pc, #412]	; (8001fb4 <HAL_RCC_ClockConfig+0x1c0>)
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	f023 0207 	bic.w	r2, r3, #7
 8001e1e:	4965      	ldr	r1, [pc, #404]	; (8001fb4 <HAL_RCC_ClockConfig+0x1c0>)
 8001e20:	683b      	ldr	r3, [r7, #0]
 8001e22:	4313      	orrs	r3, r2
 8001e24:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e26:	4b63      	ldr	r3, [pc, #396]	; (8001fb4 <HAL_RCC_ClockConfig+0x1c0>)
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	f003 0307 	and.w	r3, r3, #7
 8001e2e:	683a      	ldr	r2, [r7, #0]
 8001e30:	429a      	cmp	r2, r3
 8001e32:	d001      	beq.n	8001e38 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001e34:	2301      	movs	r3, #1
 8001e36:	e0b8      	b.n	8001faa <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	f003 0302 	and.w	r3, r3, #2
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d020      	beq.n	8001e86 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	f003 0304 	and.w	r3, r3, #4
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d005      	beq.n	8001e5c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001e50:	4b59      	ldr	r3, [pc, #356]	; (8001fb8 <HAL_RCC_ClockConfig+0x1c4>)
 8001e52:	685b      	ldr	r3, [r3, #4]
 8001e54:	4a58      	ldr	r2, [pc, #352]	; (8001fb8 <HAL_RCC_ClockConfig+0x1c4>)
 8001e56:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001e5a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	f003 0308 	and.w	r3, r3, #8
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d005      	beq.n	8001e74 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001e68:	4b53      	ldr	r3, [pc, #332]	; (8001fb8 <HAL_RCC_ClockConfig+0x1c4>)
 8001e6a:	685b      	ldr	r3, [r3, #4]
 8001e6c:	4a52      	ldr	r2, [pc, #328]	; (8001fb8 <HAL_RCC_ClockConfig+0x1c4>)
 8001e6e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001e72:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001e74:	4b50      	ldr	r3, [pc, #320]	; (8001fb8 <HAL_RCC_ClockConfig+0x1c4>)
 8001e76:	685b      	ldr	r3, [r3, #4]
 8001e78:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	689b      	ldr	r3, [r3, #8]
 8001e80:	494d      	ldr	r1, [pc, #308]	; (8001fb8 <HAL_RCC_ClockConfig+0x1c4>)
 8001e82:	4313      	orrs	r3, r2
 8001e84:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	f003 0301 	and.w	r3, r3, #1
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d040      	beq.n	8001f14 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	685b      	ldr	r3, [r3, #4]
 8001e96:	2b01      	cmp	r3, #1
 8001e98:	d107      	bne.n	8001eaa <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e9a:	4b47      	ldr	r3, [pc, #284]	; (8001fb8 <HAL_RCC_ClockConfig+0x1c4>)
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d115      	bne.n	8001ed2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001ea6:	2301      	movs	r3, #1
 8001ea8:	e07f      	b.n	8001faa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	685b      	ldr	r3, [r3, #4]
 8001eae:	2b02      	cmp	r3, #2
 8001eb0:	d107      	bne.n	8001ec2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001eb2:	4b41      	ldr	r3, [pc, #260]	; (8001fb8 <HAL_RCC_ClockConfig+0x1c4>)
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d109      	bne.n	8001ed2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001ebe:	2301      	movs	r3, #1
 8001ec0:	e073      	b.n	8001faa <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ec2:	4b3d      	ldr	r3, [pc, #244]	; (8001fb8 <HAL_RCC_ClockConfig+0x1c4>)
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	f003 0302 	and.w	r3, r3, #2
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d101      	bne.n	8001ed2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001ece:	2301      	movs	r3, #1
 8001ed0:	e06b      	b.n	8001faa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001ed2:	4b39      	ldr	r3, [pc, #228]	; (8001fb8 <HAL_RCC_ClockConfig+0x1c4>)
 8001ed4:	685b      	ldr	r3, [r3, #4]
 8001ed6:	f023 0203 	bic.w	r2, r3, #3
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	685b      	ldr	r3, [r3, #4]
 8001ede:	4936      	ldr	r1, [pc, #216]	; (8001fb8 <HAL_RCC_ClockConfig+0x1c4>)
 8001ee0:	4313      	orrs	r3, r2
 8001ee2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001ee4:	f7ff fa2c 	bl	8001340 <HAL_GetTick>
 8001ee8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001eea:	e00a      	b.n	8001f02 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001eec:	f7ff fa28 	bl	8001340 <HAL_GetTick>
 8001ef0:	4602      	mov	r2, r0
 8001ef2:	68fb      	ldr	r3, [r7, #12]
 8001ef4:	1ad3      	subs	r3, r2, r3
 8001ef6:	f241 3288 	movw	r2, #5000	; 0x1388
 8001efa:	4293      	cmp	r3, r2
 8001efc:	d901      	bls.n	8001f02 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001efe:	2303      	movs	r3, #3
 8001f00:	e053      	b.n	8001faa <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f02:	4b2d      	ldr	r3, [pc, #180]	; (8001fb8 <HAL_RCC_ClockConfig+0x1c4>)
 8001f04:	685b      	ldr	r3, [r3, #4]
 8001f06:	f003 020c 	and.w	r2, r3, #12
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	685b      	ldr	r3, [r3, #4]
 8001f0e:	009b      	lsls	r3, r3, #2
 8001f10:	429a      	cmp	r2, r3
 8001f12:	d1eb      	bne.n	8001eec <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001f14:	4b27      	ldr	r3, [pc, #156]	; (8001fb4 <HAL_RCC_ClockConfig+0x1c0>)
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	f003 0307 	and.w	r3, r3, #7
 8001f1c:	683a      	ldr	r2, [r7, #0]
 8001f1e:	429a      	cmp	r2, r3
 8001f20:	d210      	bcs.n	8001f44 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f22:	4b24      	ldr	r3, [pc, #144]	; (8001fb4 <HAL_RCC_ClockConfig+0x1c0>)
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	f023 0207 	bic.w	r2, r3, #7
 8001f2a:	4922      	ldr	r1, [pc, #136]	; (8001fb4 <HAL_RCC_ClockConfig+0x1c0>)
 8001f2c:	683b      	ldr	r3, [r7, #0]
 8001f2e:	4313      	orrs	r3, r2
 8001f30:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f32:	4b20      	ldr	r3, [pc, #128]	; (8001fb4 <HAL_RCC_ClockConfig+0x1c0>)
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	f003 0307 	and.w	r3, r3, #7
 8001f3a:	683a      	ldr	r2, [r7, #0]
 8001f3c:	429a      	cmp	r2, r3
 8001f3e:	d001      	beq.n	8001f44 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001f40:	2301      	movs	r3, #1
 8001f42:	e032      	b.n	8001faa <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	f003 0304 	and.w	r3, r3, #4
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d008      	beq.n	8001f62 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001f50:	4b19      	ldr	r3, [pc, #100]	; (8001fb8 <HAL_RCC_ClockConfig+0x1c4>)
 8001f52:	685b      	ldr	r3, [r3, #4]
 8001f54:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	68db      	ldr	r3, [r3, #12]
 8001f5c:	4916      	ldr	r1, [pc, #88]	; (8001fb8 <HAL_RCC_ClockConfig+0x1c4>)
 8001f5e:	4313      	orrs	r3, r2
 8001f60:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	f003 0308 	and.w	r3, r3, #8
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d009      	beq.n	8001f82 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001f6e:	4b12      	ldr	r3, [pc, #72]	; (8001fb8 <HAL_RCC_ClockConfig+0x1c4>)
 8001f70:	685b      	ldr	r3, [r3, #4]
 8001f72:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	691b      	ldr	r3, [r3, #16]
 8001f7a:	00db      	lsls	r3, r3, #3
 8001f7c:	490e      	ldr	r1, [pc, #56]	; (8001fb8 <HAL_RCC_ClockConfig+0x1c4>)
 8001f7e:	4313      	orrs	r3, r2
 8001f80:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001f82:	f000 f821 	bl	8001fc8 <HAL_RCC_GetSysClockFreq>
 8001f86:	4602      	mov	r2, r0
 8001f88:	4b0b      	ldr	r3, [pc, #44]	; (8001fb8 <HAL_RCC_ClockConfig+0x1c4>)
 8001f8a:	685b      	ldr	r3, [r3, #4]
 8001f8c:	091b      	lsrs	r3, r3, #4
 8001f8e:	f003 030f 	and.w	r3, r3, #15
 8001f92:	490a      	ldr	r1, [pc, #40]	; (8001fbc <HAL_RCC_ClockConfig+0x1c8>)
 8001f94:	5ccb      	ldrb	r3, [r1, r3]
 8001f96:	fa22 f303 	lsr.w	r3, r2, r3
 8001f9a:	4a09      	ldr	r2, [pc, #36]	; (8001fc0 <HAL_RCC_ClockConfig+0x1cc>)
 8001f9c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001f9e:	4b09      	ldr	r3, [pc, #36]	; (8001fc4 <HAL_RCC_ClockConfig+0x1d0>)
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	4618      	mov	r0, r3
 8001fa4:	f7ff f98a 	bl	80012bc <HAL_InitTick>

  return HAL_OK;
 8001fa8:	2300      	movs	r3, #0
}
 8001faa:	4618      	mov	r0, r3
 8001fac:	3710      	adds	r7, #16
 8001fae:	46bd      	mov	sp, r7
 8001fb0:	bd80      	pop	{r7, pc}
 8001fb2:	bf00      	nop
 8001fb4:	40022000 	.word	0x40022000
 8001fb8:	40021000 	.word	0x40021000
 8001fbc:	0800290c 	.word	0x0800290c
 8001fc0:	2000004c 	.word	0x2000004c
 8001fc4:	20000050 	.word	0x20000050

08001fc8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001fc8:	b490      	push	{r4, r7}
 8001fca:	b08a      	sub	sp, #40	; 0x28
 8001fcc:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001fce:	4b2a      	ldr	r3, [pc, #168]	; (8002078 <HAL_RCC_GetSysClockFreq+0xb0>)
 8001fd0:	1d3c      	adds	r4, r7, #4
 8001fd2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001fd4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001fd8:	f240 2301 	movw	r3, #513	; 0x201
 8001fdc:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001fde:	2300      	movs	r3, #0
 8001fe0:	61fb      	str	r3, [r7, #28]
 8001fe2:	2300      	movs	r3, #0
 8001fe4:	61bb      	str	r3, [r7, #24]
 8001fe6:	2300      	movs	r3, #0
 8001fe8:	627b      	str	r3, [r7, #36]	; 0x24
 8001fea:	2300      	movs	r3, #0
 8001fec:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001fee:	2300      	movs	r3, #0
 8001ff0:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001ff2:	4b22      	ldr	r3, [pc, #136]	; (800207c <HAL_RCC_GetSysClockFreq+0xb4>)
 8001ff4:	685b      	ldr	r3, [r3, #4]
 8001ff6:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001ff8:	69fb      	ldr	r3, [r7, #28]
 8001ffa:	f003 030c 	and.w	r3, r3, #12
 8001ffe:	2b04      	cmp	r3, #4
 8002000:	d002      	beq.n	8002008 <HAL_RCC_GetSysClockFreq+0x40>
 8002002:	2b08      	cmp	r3, #8
 8002004:	d003      	beq.n	800200e <HAL_RCC_GetSysClockFreq+0x46>
 8002006:	e02d      	b.n	8002064 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002008:	4b1d      	ldr	r3, [pc, #116]	; (8002080 <HAL_RCC_GetSysClockFreq+0xb8>)
 800200a:	623b      	str	r3, [r7, #32]
      break;
 800200c:	e02d      	b.n	800206a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800200e:	69fb      	ldr	r3, [r7, #28]
 8002010:	0c9b      	lsrs	r3, r3, #18
 8002012:	f003 030f 	and.w	r3, r3, #15
 8002016:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800201a:	4413      	add	r3, r2
 800201c:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8002020:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002022:	69fb      	ldr	r3, [r7, #28]
 8002024:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002028:	2b00      	cmp	r3, #0
 800202a:	d013      	beq.n	8002054 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800202c:	4b13      	ldr	r3, [pc, #76]	; (800207c <HAL_RCC_GetSysClockFreq+0xb4>)
 800202e:	685b      	ldr	r3, [r3, #4]
 8002030:	0c5b      	lsrs	r3, r3, #17
 8002032:	f003 0301 	and.w	r3, r3, #1
 8002036:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800203a:	4413      	add	r3, r2
 800203c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002040:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002042:	697b      	ldr	r3, [r7, #20]
 8002044:	4a0e      	ldr	r2, [pc, #56]	; (8002080 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002046:	fb02 f203 	mul.w	r2, r2, r3
 800204a:	69bb      	ldr	r3, [r7, #24]
 800204c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002050:	627b      	str	r3, [r7, #36]	; 0x24
 8002052:	e004      	b.n	800205e <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002054:	697b      	ldr	r3, [r7, #20]
 8002056:	4a0b      	ldr	r2, [pc, #44]	; (8002084 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002058:	fb02 f303 	mul.w	r3, r2, r3
 800205c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800205e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002060:	623b      	str	r3, [r7, #32]
      break;
 8002062:	e002      	b.n	800206a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002064:	4b06      	ldr	r3, [pc, #24]	; (8002080 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002066:	623b      	str	r3, [r7, #32]
      break;
 8002068:	bf00      	nop
    }
  }
  return sysclockfreq;
 800206a:	6a3b      	ldr	r3, [r7, #32]
}
 800206c:	4618      	mov	r0, r3
 800206e:	3728      	adds	r7, #40	; 0x28
 8002070:	46bd      	mov	sp, r7
 8002072:	bc90      	pop	{r4, r7}
 8002074:	4770      	bx	lr
 8002076:	bf00      	nop
 8002078:	080028fc 	.word	0x080028fc
 800207c:	40021000 	.word	0x40021000
 8002080:	007a1200 	.word	0x007a1200
 8002084:	003d0900 	.word	0x003d0900

08002088 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002088:	b480      	push	{r7}
 800208a:	b085      	sub	sp, #20
 800208c:	af00      	add	r7, sp, #0
 800208e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002090:	4b0a      	ldr	r3, [pc, #40]	; (80020bc <RCC_Delay+0x34>)
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	4a0a      	ldr	r2, [pc, #40]	; (80020c0 <RCC_Delay+0x38>)
 8002096:	fba2 2303 	umull	r2, r3, r2, r3
 800209a:	0a5b      	lsrs	r3, r3, #9
 800209c:	687a      	ldr	r2, [r7, #4]
 800209e:	fb02 f303 	mul.w	r3, r2, r3
 80020a2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80020a4:	bf00      	nop
  }
  while (Delay --);
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	1e5a      	subs	r2, r3, #1
 80020aa:	60fa      	str	r2, [r7, #12]
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d1f9      	bne.n	80020a4 <RCC_Delay+0x1c>
}
 80020b0:	bf00      	nop
 80020b2:	bf00      	nop
 80020b4:	3714      	adds	r7, #20
 80020b6:	46bd      	mov	sp, r7
 80020b8:	bc80      	pop	{r7}
 80020ba:	4770      	bx	lr
 80020bc:	2000004c 	.word	0x2000004c
 80020c0:	10624dd3 	.word	0x10624dd3

080020c4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	b082      	sub	sp, #8
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d101      	bne.n	80020d6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80020d2:	2301      	movs	r3, #1
 80020d4:	e041      	b.n	800215a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80020dc:	b2db      	uxtb	r3, r3
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d106      	bne.n	80020f0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	2200      	movs	r2, #0
 80020e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80020ea:	6878      	ldr	r0, [r7, #4]
 80020ec:	f7ff f83a 	bl	8001164 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	2202      	movs	r2, #2
 80020f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681a      	ldr	r2, [r3, #0]
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	3304      	adds	r3, #4
 8002100:	4619      	mov	r1, r3
 8002102:	4610      	mov	r0, r2
 8002104:	f000 fa6a 	bl	80025dc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	2201      	movs	r2, #1
 800210c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	2201      	movs	r2, #1
 8002114:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	2201      	movs	r2, #1
 800211c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	2201      	movs	r2, #1
 8002124:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	2201      	movs	r2, #1
 800212c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	2201      	movs	r2, #1
 8002134:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	2201      	movs	r2, #1
 800213c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	2201      	movs	r2, #1
 8002144:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	2201      	movs	r2, #1
 800214c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	2201      	movs	r2, #1
 8002154:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002158:	2300      	movs	r3, #0
}
 800215a:	4618      	mov	r0, r3
 800215c:	3708      	adds	r7, #8
 800215e:	46bd      	mov	sp, r7
 8002160:	bd80      	pop	{r7, pc}
	...

08002164 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002164:	b480      	push	{r7}
 8002166:	b085      	sub	sp, #20
 8002168:	af00      	add	r7, sp, #0
 800216a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002172:	b2db      	uxtb	r3, r3
 8002174:	2b01      	cmp	r3, #1
 8002176:	d001      	beq.n	800217c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002178:	2301      	movs	r3, #1
 800217a:	e035      	b.n	80021e8 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	2202      	movs	r2, #2
 8002180:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	68da      	ldr	r2, [r3, #12]
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	f042 0201 	orr.w	r2, r2, #1
 8002192:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	4a16      	ldr	r2, [pc, #88]	; (80021f4 <HAL_TIM_Base_Start_IT+0x90>)
 800219a:	4293      	cmp	r3, r2
 800219c:	d009      	beq.n	80021b2 <HAL_TIM_Base_Start_IT+0x4e>
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80021a6:	d004      	beq.n	80021b2 <HAL_TIM_Base_Start_IT+0x4e>
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	4a12      	ldr	r2, [pc, #72]	; (80021f8 <HAL_TIM_Base_Start_IT+0x94>)
 80021ae:	4293      	cmp	r3, r2
 80021b0:	d111      	bne.n	80021d6 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	689b      	ldr	r3, [r3, #8]
 80021b8:	f003 0307 	and.w	r3, r3, #7
 80021bc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	2b06      	cmp	r3, #6
 80021c2:	d010      	beq.n	80021e6 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	681a      	ldr	r2, [r3, #0]
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	f042 0201 	orr.w	r2, r2, #1
 80021d2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80021d4:	e007      	b.n	80021e6 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	681a      	ldr	r2, [r3, #0]
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	f042 0201 	orr.w	r2, r2, #1
 80021e4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80021e6:	2300      	movs	r3, #0
}
 80021e8:	4618      	mov	r0, r3
 80021ea:	3714      	adds	r7, #20
 80021ec:	46bd      	mov	sp, r7
 80021ee:	bc80      	pop	{r7}
 80021f0:	4770      	bx	lr
 80021f2:	bf00      	nop
 80021f4:	40012c00 	.word	0x40012c00
 80021f8:	40000400 	.word	0x40000400

080021fc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80021fc:	b580      	push	{r7, lr}
 80021fe:	b082      	sub	sp, #8
 8002200:	af00      	add	r7, sp, #0
 8002202:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	691b      	ldr	r3, [r3, #16]
 800220a:	f003 0302 	and.w	r3, r3, #2
 800220e:	2b02      	cmp	r3, #2
 8002210:	d122      	bne.n	8002258 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	68db      	ldr	r3, [r3, #12]
 8002218:	f003 0302 	and.w	r3, r3, #2
 800221c:	2b02      	cmp	r3, #2
 800221e:	d11b      	bne.n	8002258 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	f06f 0202 	mvn.w	r2, #2
 8002228:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	2201      	movs	r2, #1
 800222e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	699b      	ldr	r3, [r3, #24]
 8002236:	f003 0303 	and.w	r3, r3, #3
 800223a:	2b00      	cmp	r3, #0
 800223c:	d003      	beq.n	8002246 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800223e:	6878      	ldr	r0, [r7, #4]
 8002240:	f000 f9b1 	bl	80025a6 <HAL_TIM_IC_CaptureCallback>
 8002244:	e005      	b.n	8002252 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002246:	6878      	ldr	r0, [r7, #4]
 8002248:	f000 f9a4 	bl	8002594 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800224c:	6878      	ldr	r0, [r7, #4]
 800224e:	f000 f9b3 	bl	80025b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	2200      	movs	r2, #0
 8002256:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	691b      	ldr	r3, [r3, #16]
 800225e:	f003 0304 	and.w	r3, r3, #4
 8002262:	2b04      	cmp	r3, #4
 8002264:	d122      	bne.n	80022ac <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	68db      	ldr	r3, [r3, #12]
 800226c:	f003 0304 	and.w	r3, r3, #4
 8002270:	2b04      	cmp	r3, #4
 8002272:	d11b      	bne.n	80022ac <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	f06f 0204 	mvn.w	r2, #4
 800227c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	2202      	movs	r2, #2
 8002282:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	699b      	ldr	r3, [r3, #24]
 800228a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800228e:	2b00      	cmp	r3, #0
 8002290:	d003      	beq.n	800229a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002292:	6878      	ldr	r0, [r7, #4]
 8002294:	f000 f987 	bl	80025a6 <HAL_TIM_IC_CaptureCallback>
 8002298:	e005      	b.n	80022a6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800229a:	6878      	ldr	r0, [r7, #4]
 800229c:	f000 f97a 	bl	8002594 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80022a0:	6878      	ldr	r0, [r7, #4]
 80022a2:	f000 f989 	bl	80025b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	2200      	movs	r2, #0
 80022aa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	691b      	ldr	r3, [r3, #16]
 80022b2:	f003 0308 	and.w	r3, r3, #8
 80022b6:	2b08      	cmp	r3, #8
 80022b8:	d122      	bne.n	8002300 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	68db      	ldr	r3, [r3, #12]
 80022c0:	f003 0308 	and.w	r3, r3, #8
 80022c4:	2b08      	cmp	r3, #8
 80022c6:	d11b      	bne.n	8002300 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	f06f 0208 	mvn.w	r2, #8
 80022d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	2204      	movs	r2, #4
 80022d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	69db      	ldr	r3, [r3, #28]
 80022de:	f003 0303 	and.w	r3, r3, #3
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d003      	beq.n	80022ee <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80022e6:	6878      	ldr	r0, [r7, #4]
 80022e8:	f000 f95d 	bl	80025a6 <HAL_TIM_IC_CaptureCallback>
 80022ec:	e005      	b.n	80022fa <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80022ee:	6878      	ldr	r0, [r7, #4]
 80022f0:	f000 f950 	bl	8002594 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80022f4:	6878      	ldr	r0, [r7, #4]
 80022f6:	f000 f95f 	bl	80025b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	2200      	movs	r2, #0
 80022fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	691b      	ldr	r3, [r3, #16]
 8002306:	f003 0310 	and.w	r3, r3, #16
 800230a:	2b10      	cmp	r3, #16
 800230c:	d122      	bne.n	8002354 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	68db      	ldr	r3, [r3, #12]
 8002314:	f003 0310 	and.w	r3, r3, #16
 8002318:	2b10      	cmp	r3, #16
 800231a:	d11b      	bne.n	8002354 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	f06f 0210 	mvn.w	r2, #16
 8002324:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	2208      	movs	r2, #8
 800232a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	69db      	ldr	r3, [r3, #28]
 8002332:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002336:	2b00      	cmp	r3, #0
 8002338:	d003      	beq.n	8002342 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800233a:	6878      	ldr	r0, [r7, #4]
 800233c:	f000 f933 	bl	80025a6 <HAL_TIM_IC_CaptureCallback>
 8002340:	e005      	b.n	800234e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002342:	6878      	ldr	r0, [r7, #4]
 8002344:	f000 f926 	bl	8002594 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002348:	6878      	ldr	r0, [r7, #4]
 800234a:	f000 f935 	bl	80025b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	2200      	movs	r2, #0
 8002352:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	691b      	ldr	r3, [r3, #16]
 800235a:	f003 0301 	and.w	r3, r3, #1
 800235e:	2b01      	cmp	r3, #1
 8002360:	d10e      	bne.n	8002380 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	68db      	ldr	r3, [r3, #12]
 8002368:	f003 0301 	and.w	r3, r3, #1
 800236c:	2b01      	cmp	r3, #1
 800236e:	d107      	bne.n	8002380 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	f06f 0201 	mvn.w	r2, #1
 8002378:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800237a:	6878      	ldr	r0, [r7, #4]
 800237c:	f7fe ff4e 	bl	800121c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	691b      	ldr	r3, [r3, #16]
 8002386:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800238a:	2b80      	cmp	r3, #128	; 0x80
 800238c:	d10e      	bne.n	80023ac <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	68db      	ldr	r3, [r3, #12]
 8002394:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002398:	2b80      	cmp	r3, #128	; 0x80
 800239a:	d107      	bne.n	80023ac <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80023a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80023a6:	6878      	ldr	r0, [r7, #4]
 80023a8:	f000 fa67 	bl	800287a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	691b      	ldr	r3, [r3, #16]
 80023b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80023b6:	2b40      	cmp	r3, #64	; 0x40
 80023b8:	d10e      	bne.n	80023d8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	68db      	ldr	r3, [r3, #12]
 80023c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80023c4:	2b40      	cmp	r3, #64	; 0x40
 80023c6:	d107      	bne.n	80023d8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80023d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80023d2:	6878      	ldr	r0, [r7, #4]
 80023d4:	f000 f8f9 	bl	80025ca <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	691b      	ldr	r3, [r3, #16]
 80023de:	f003 0320 	and.w	r3, r3, #32
 80023e2:	2b20      	cmp	r3, #32
 80023e4:	d10e      	bne.n	8002404 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	68db      	ldr	r3, [r3, #12]
 80023ec:	f003 0320 	and.w	r3, r3, #32
 80023f0:	2b20      	cmp	r3, #32
 80023f2:	d107      	bne.n	8002404 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	f06f 0220 	mvn.w	r2, #32
 80023fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80023fe:	6878      	ldr	r0, [r7, #4]
 8002400:	f000 fa32 	bl	8002868 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002404:	bf00      	nop
 8002406:	3708      	adds	r7, #8
 8002408:	46bd      	mov	sp, r7
 800240a:	bd80      	pop	{r7, pc}

0800240c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800240c:	b580      	push	{r7, lr}
 800240e:	b084      	sub	sp, #16
 8002410:	af00      	add	r7, sp, #0
 8002412:	6078      	str	r0, [r7, #4]
 8002414:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800241c:	2b01      	cmp	r3, #1
 800241e:	d101      	bne.n	8002424 <HAL_TIM_ConfigClockSource+0x18>
 8002420:	2302      	movs	r3, #2
 8002422:	e0b3      	b.n	800258c <HAL_TIM_ConfigClockSource+0x180>
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	2201      	movs	r2, #1
 8002428:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	2202      	movs	r2, #2
 8002430:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	689b      	ldr	r3, [r3, #8]
 800243a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002442:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800244a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	68fa      	ldr	r2, [r7, #12]
 8002452:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002454:	683b      	ldr	r3, [r7, #0]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800245c:	d03e      	beq.n	80024dc <HAL_TIM_ConfigClockSource+0xd0>
 800245e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002462:	f200 8087 	bhi.w	8002574 <HAL_TIM_ConfigClockSource+0x168>
 8002466:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800246a:	f000 8085 	beq.w	8002578 <HAL_TIM_ConfigClockSource+0x16c>
 800246e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002472:	d87f      	bhi.n	8002574 <HAL_TIM_ConfigClockSource+0x168>
 8002474:	2b70      	cmp	r3, #112	; 0x70
 8002476:	d01a      	beq.n	80024ae <HAL_TIM_ConfigClockSource+0xa2>
 8002478:	2b70      	cmp	r3, #112	; 0x70
 800247a:	d87b      	bhi.n	8002574 <HAL_TIM_ConfigClockSource+0x168>
 800247c:	2b60      	cmp	r3, #96	; 0x60
 800247e:	d050      	beq.n	8002522 <HAL_TIM_ConfigClockSource+0x116>
 8002480:	2b60      	cmp	r3, #96	; 0x60
 8002482:	d877      	bhi.n	8002574 <HAL_TIM_ConfigClockSource+0x168>
 8002484:	2b50      	cmp	r3, #80	; 0x50
 8002486:	d03c      	beq.n	8002502 <HAL_TIM_ConfigClockSource+0xf6>
 8002488:	2b50      	cmp	r3, #80	; 0x50
 800248a:	d873      	bhi.n	8002574 <HAL_TIM_ConfigClockSource+0x168>
 800248c:	2b40      	cmp	r3, #64	; 0x40
 800248e:	d058      	beq.n	8002542 <HAL_TIM_ConfigClockSource+0x136>
 8002490:	2b40      	cmp	r3, #64	; 0x40
 8002492:	d86f      	bhi.n	8002574 <HAL_TIM_ConfigClockSource+0x168>
 8002494:	2b30      	cmp	r3, #48	; 0x30
 8002496:	d064      	beq.n	8002562 <HAL_TIM_ConfigClockSource+0x156>
 8002498:	2b30      	cmp	r3, #48	; 0x30
 800249a:	d86b      	bhi.n	8002574 <HAL_TIM_ConfigClockSource+0x168>
 800249c:	2b20      	cmp	r3, #32
 800249e:	d060      	beq.n	8002562 <HAL_TIM_ConfigClockSource+0x156>
 80024a0:	2b20      	cmp	r3, #32
 80024a2:	d867      	bhi.n	8002574 <HAL_TIM_ConfigClockSource+0x168>
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d05c      	beq.n	8002562 <HAL_TIM_ConfigClockSource+0x156>
 80024a8:	2b10      	cmp	r3, #16
 80024aa:	d05a      	beq.n	8002562 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80024ac:	e062      	b.n	8002574 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	6818      	ldr	r0, [r3, #0]
 80024b2:	683b      	ldr	r3, [r7, #0]
 80024b4:	6899      	ldr	r1, [r3, #8]
 80024b6:	683b      	ldr	r3, [r7, #0]
 80024b8:	685a      	ldr	r2, [r3, #4]
 80024ba:	683b      	ldr	r3, [r7, #0]
 80024bc:	68db      	ldr	r3, [r3, #12]
 80024be:	f000 f95c 	bl	800277a <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	689b      	ldr	r3, [r3, #8]
 80024c8:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80024d0:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	68fa      	ldr	r2, [r7, #12]
 80024d8:	609a      	str	r2, [r3, #8]
      break;
 80024da:	e04e      	b.n	800257a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	6818      	ldr	r0, [r3, #0]
 80024e0:	683b      	ldr	r3, [r7, #0]
 80024e2:	6899      	ldr	r1, [r3, #8]
 80024e4:	683b      	ldr	r3, [r7, #0]
 80024e6:	685a      	ldr	r2, [r3, #4]
 80024e8:	683b      	ldr	r3, [r7, #0]
 80024ea:	68db      	ldr	r3, [r3, #12]
 80024ec:	f000 f945 	bl	800277a <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	689a      	ldr	r2, [r3, #8]
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80024fe:	609a      	str	r2, [r3, #8]
      break;
 8002500:	e03b      	b.n	800257a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	6818      	ldr	r0, [r3, #0]
 8002506:	683b      	ldr	r3, [r7, #0]
 8002508:	6859      	ldr	r1, [r3, #4]
 800250a:	683b      	ldr	r3, [r7, #0]
 800250c:	68db      	ldr	r3, [r3, #12]
 800250e:	461a      	mov	r2, r3
 8002510:	f000 f8bc 	bl	800268c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	2150      	movs	r1, #80	; 0x50
 800251a:	4618      	mov	r0, r3
 800251c:	f000 f913 	bl	8002746 <TIM_ITRx_SetConfig>
      break;
 8002520:	e02b      	b.n	800257a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	6818      	ldr	r0, [r3, #0]
 8002526:	683b      	ldr	r3, [r7, #0]
 8002528:	6859      	ldr	r1, [r3, #4]
 800252a:	683b      	ldr	r3, [r7, #0]
 800252c:	68db      	ldr	r3, [r3, #12]
 800252e:	461a      	mov	r2, r3
 8002530:	f000 f8da 	bl	80026e8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	2160      	movs	r1, #96	; 0x60
 800253a:	4618      	mov	r0, r3
 800253c:	f000 f903 	bl	8002746 <TIM_ITRx_SetConfig>
      break;
 8002540:	e01b      	b.n	800257a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	6818      	ldr	r0, [r3, #0]
 8002546:	683b      	ldr	r3, [r7, #0]
 8002548:	6859      	ldr	r1, [r3, #4]
 800254a:	683b      	ldr	r3, [r7, #0]
 800254c:	68db      	ldr	r3, [r3, #12]
 800254e:	461a      	mov	r2, r3
 8002550:	f000 f89c 	bl	800268c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	2140      	movs	r1, #64	; 0x40
 800255a:	4618      	mov	r0, r3
 800255c:	f000 f8f3 	bl	8002746 <TIM_ITRx_SetConfig>
      break;
 8002560:	e00b      	b.n	800257a <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681a      	ldr	r2, [r3, #0]
 8002566:	683b      	ldr	r3, [r7, #0]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	4619      	mov	r1, r3
 800256c:	4610      	mov	r0, r2
 800256e:	f000 f8ea 	bl	8002746 <TIM_ITRx_SetConfig>
        break;
 8002572:	e002      	b.n	800257a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8002574:	bf00      	nop
 8002576:	e000      	b.n	800257a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8002578:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	2201      	movs	r2, #1
 800257e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	2200      	movs	r2, #0
 8002586:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800258a:	2300      	movs	r3, #0
}
 800258c:	4618      	mov	r0, r3
 800258e:	3710      	adds	r7, #16
 8002590:	46bd      	mov	sp, r7
 8002592:	bd80      	pop	{r7, pc}

08002594 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002594:	b480      	push	{r7}
 8002596:	b083      	sub	sp, #12
 8002598:	af00      	add	r7, sp, #0
 800259a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800259c:	bf00      	nop
 800259e:	370c      	adds	r7, #12
 80025a0:	46bd      	mov	sp, r7
 80025a2:	bc80      	pop	{r7}
 80025a4:	4770      	bx	lr

080025a6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80025a6:	b480      	push	{r7}
 80025a8:	b083      	sub	sp, #12
 80025aa:	af00      	add	r7, sp, #0
 80025ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80025ae:	bf00      	nop
 80025b0:	370c      	adds	r7, #12
 80025b2:	46bd      	mov	sp, r7
 80025b4:	bc80      	pop	{r7}
 80025b6:	4770      	bx	lr

080025b8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80025b8:	b480      	push	{r7}
 80025ba:	b083      	sub	sp, #12
 80025bc:	af00      	add	r7, sp, #0
 80025be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80025c0:	bf00      	nop
 80025c2:	370c      	adds	r7, #12
 80025c4:	46bd      	mov	sp, r7
 80025c6:	bc80      	pop	{r7}
 80025c8:	4770      	bx	lr

080025ca <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80025ca:	b480      	push	{r7}
 80025cc:	b083      	sub	sp, #12
 80025ce:	af00      	add	r7, sp, #0
 80025d0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80025d2:	bf00      	nop
 80025d4:	370c      	adds	r7, #12
 80025d6:	46bd      	mov	sp, r7
 80025d8:	bc80      	pop	{r7}
 80025da:	4770      	bx	lr

080025dc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80025dc:	b480      	push	{r7}
 80025de:	b085      	sub	sp, #20
 80025e0:	af00      	add	r7, sp, #0
 80025e2:	6078      	str	r0, [r7, #4]
 80025e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	4a25      	ldr	r2, [pc, #148]	; (8002684 <TIM_Base_SetConfig+0xa8>)
 80025f0:	4293      	cmp	r3, r2
 80025f2:	d007      	beq.n	8002604 <TIM_Base_SetConfig+0x28>
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80025fa:	d003      	beq.n	8002604 <TIM_Base_SetConfig+0x28>
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	4a22      	ldr	r2, [pc, #136]	; (8002688 <TIM_Base_SetConfig+0xac>)
 8002600:	4293      	cmp	r3, r2
 8002602:	d108      	bne.n	8002616 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800260a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800260c:	683b      	ldr	r3, [r7, #0]
 800260e:	685b      	ldr	r3, [r3, #4]
 8002610:	68fa      	ldr	r2, [r7, #12]
 8002612:	4313      	orrs	r3, r2
 8002614:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	4a1a      	ldr	r2, [pc, #104]	; (8002684 <TIM_Base_SetConfig+0xa8>)
 800261a:	4293      	cmp	r3, r2
 800261c:	d007      	beq.n	800262e <TIM_Base_SetConfig+0x52>
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002624:	d003      	beq.n	800262e <TIM_Base_SetConfig+0x52>
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	4a17      	ldr	r2, [pc, #92]	; (8002688 <TIM_Base_SetConfig+0xac>)
 800262a:	4293      	cmp	r3, r2
 800262c:	d108      	bne.n	8002640 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002634:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002636:	683b      	ldr	r3, [r7, #0]
 8002638:	68db      	ldr	r3, [r3, #12]
 800263a:	68fa      	ldr	r2, [r7, #12]
 800263c:	4313      	orrs	r3, r2
 800263e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002646:	683b      	ldr	r3, [r7, #0]
 8002648:	695b      	ldr	r3, [r3, #20]
 800264a:	4313      	orrs	r3, r2
 800264c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	68fa      	ldr	r2, [r7, #12]
 8002652:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002654:	683b      	ldr	r3, [r7, #0]
 8002656:	689a      	ldr	r2, [r3, #8]
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800265c:	683b      	ldr	r3, [r7, #0]
 800265e:	681a      	ldr	r2, [r3, #0]
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	4a07      	ldr	r2, [pc, #28]	; (8002684 <TIM_Base_SetConfig+0xa8>)
 8002668:	4293      	cmp	r3, r2
 800266a:	d103      	bne.n	8002674 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800266c:	683b      	ldr	r3, [r7, #0]
 800266e:	691a      	ldr	r2, [r3, #16]
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	2201      	movs	r2, #1
 8002678:	615a      	str	r2, [r3, #20]
}
 800267a:	bf00      	nop
 800267c:	3714      	adds	r7, #20
 800267e:	46bd      	mov	sp, r7
 8002680:	bc80      	pop	{r7}
 8002682:	4770      	bx	lr
 8002684:	40012c00 	.word	0x40012c00
 8002688:	40000400 	.word	0x40000400

0800268c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800268c:	b480      	push	{r7}
 800268e:	b087      	sub	sp, #28
 8002690:	af00      	add	r7, sp, #0
 8002692:	60f8      	str	r0, [r7, #12]
 8002694:	60b9      	str	r1, [r7, #8]
 8002696:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	6a1b      	ldr	r3, [r3, #32]
 800269c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	6a1b      	ldr	r3, [r3, #32]
 80026a2:	f023 0201 	bic.w	r2, r3, #1
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	699b      	ldr	r3, [r3, #24]
 80026ae:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80026b0:	693b      	ldr	r3, [r7, #16]
 80026b2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80026b6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	011b      	lsls	r3, r3, #4
 80026bc:	693a      	ldr	r2, [r7, #16]
 80026be:	4313      	orrs	r3, r2
 80026c0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80026c2:	697b      	ldr	r3, [r7, #20]
 80026c4:	f023 030a 	bic.w	r3, r3, #10
 80026c8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80026ca:	697a      	ldr	r2, [r7, #20]
 80026cc:	68bb      	ldr	r3, [r7, #8]
 80026ce:	4313      	orrs	r3, r2
 80026d0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	693a      	ldr	r2, [r7, #16]
 80026d6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	697a      	ldr	r2, [r7, #20]
 80026dc:	621a      	str	r2, [r3, #32]
}
 80026de:	bf00      	nop
 80026e0:	371c      	adds	r7, #28
 80026e2:	46bd      	mov	sp, r7
 80026e4:	bc80      	pop	{r7}
 80026e6:	4770      	bx	lr

080026e8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80026e8:	b480      	push	{r7}
 80026ea:	b087      	sub	sp, #28
 80026ec:	af00      	add	r7, sp, #0
 80026ee:	60f8      	str	r0, [r7, #12]
 80026f0:	60b9      	str	r1, [r7, #8]
 80026f2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	6a1b      	ldr	r3, [r3, #32]
 80026f8:	f023 0210 	bic.w	r2, r3, #16
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	699b      	ldr	r3, [r3, #24]
 8002704:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	6a1b      	ldr	r3, [r3, #32]
 800270a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800270c:	697b      	ldr	r3, [r7, #20]
 800270e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002712:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	031b      	lsls	r3, r3, #12
 8002718:	697a      	ldr	r2, [r7, #20]
 800271a:	4313      	orrs	r3, r2
 800271c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800271e:	693b      	ldr	r3, [r7, #16]
 8002720:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002724:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002726:	68bb      	ldr	r3, [r7, #8]
 8002728:	011b      	lsls	r3, r3, #4
 800272a:	693a      	ldr	r2, [r7, #16]
 800272c:	4313      	orrs	r3, r2
 800272e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	697a      	ldr	r2, [r7, #20]
 8002734:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	693a      	ldr	r2, [r7, #16]
 800273a:	621a      	str	r2, [r3, #32]
}
 800273c:	bf00      	nop
 800273e:	371c      	adds	r7, #28
 8002740:	46bd      	mov	sp, r7
 8002742:	bc80      	pop	{r7}
 8002744:	4770      	bx	lr

08002746 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002746:	b480      	push	{r7}
 8002748:	b085      	sub	sp, #20
 800274a:	af00      	add	r7, sp, #0
 800274c:	6078      	str	r0, [r7, #4]
 800274e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	689b      	ldr	r3, [r3, #8]
 8002754:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800275c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800275e:	683a      	ldr	r2, [r7, #0]
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	4313      	orrs	r3, r2
 8002764:	f043 0307 	orr.w	r3, r3, #7
 8002768:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	68fa      	ldr	r2, [r7, #12]
 800276e:	609a      	str	r2, [r3, #8]
}
 8002770:	bf00      	nop
 8002772:	3714      	adds	r7, #20
 8002774:	46bd      	mov	sp, r7
 8002776:	bc80      	pop	{r7}
 8002778:	4770      	bx	lr

0800277a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800277a:	b480      	push	{r7}
 800277c:	b087      	sub	sp, #28
 800277e:	af00      	add	r7, sp, #0
 8002780:	60f8      	str	r0, [r7, #12]
 8002782:	60b9      	str	r1, [r7, #8]
 8002784:	607a      	str	r2, [r7, #4]
 8002786:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	689b      	ldr	r3, [r3, #8]
 800278c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800278e:	697b      	ldr	r3, [r7, #20]
 8002790:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002794:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002796:	683b      	ldr	r3, [r7, #0]
 8002798:	021a      	lsls	r2, r3, #8
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	431a      	orrs	r2, r3
 800279e:	68bb      	ldr	r3, [r7, #8]
 80027a0:	4313      	orrs	r3, r2
 80027a2:	697a      	ldr	r2, [r7, #20]
 80027a4:	4313      	orrs	r3, r2
 80027a6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	697a      	ldr	r2, [r7, #20]
 80027ac:	609a      	str	r2, [r3, #8]
}
 80027ae:	bf00      	nop
 80027b0:	371c      	adds	r7, #28
 80027b2:	46bd      	mov	sp, r7
 80027b4:	bc80      	pop	{r7}
 80027b6:	4770      	bx	lr

080027b8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80027b8:	b480      	push	{r7}
 80027ba:	b085      	sub	sp, #20
 80027bc:	af00      	add	r7, sp, #0
 80027be:	6078      	str	r0, [r7, #4]
 80027c0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80027c8:	2b01      	cmp	r3, #1
 80027ca:	d101      	bne.n	80027d0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80027cc:	2302      	movs	r3, #2
 80027ce:	e041      	b.n	8002854 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	2201      	movs	r2, #1
 80027d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	2202      	movs	r2, #2
 80027dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	685b      	ldr	r3, [r3, #4]
 80027e6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	689b      	ldr	r3, [r3, #8]
 80027ee:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80027f6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80027f8:	683b      	ldr	r3, [r7, #0]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	68fa      	ldr	r2, [r7, #12]
 80027fe:	4313      	orrs	r3, r2
 8002800:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	68fa      	ldr	r2, [r7, #12]
 8002808:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	4a14      	ldr	r2, [pc, #80]	; (8002860 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002810:	4293      	cmp	r3, r2
 8002812:	d009      	beq.n	8002828 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800281c:	d004      	beq.n	8002828 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	4a10      	ldr	r2, [pc, #64]	; (8002864 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002824:	4293      	cmp	r3, r2
 8002826:	d10c      	bne.n	8002842 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002828:	68bb      	ldr	r3, [r7, #8]
 800282a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800282e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002830:	683b      	ldr	r3, [r7, #0]
 8002832:	685b      	ldr	r3, [r3, #4]
 8002834:	68ba      	ldr	r2, [r7, #8]
 8002836:	4313      	orrs	r3, r2
 8002838:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	68ba      	ldr	r2, [r7, #8]
 8002840:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	2201      	movs	r2, #1
 8002846:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	2200      	movs	r2, #0
 800284e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002852:	2300      	movs	r3, #0
}
 8002854:	4618      	mov	r0, r3
 8002856:	3714      	adds	r7, #20
 8002858:	46bd      	mov	sp, r7
 800285a:	bc80      	pop	{r7}
 800285c:	4770      	bx	lr
 800285e:	bf00      	nop
 8002860:	40012c00 	.word	0x40012c00
 8002864:	40000400 	.word	0x40000400

08002868 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002868:	b480      	push	{r7}
 800286a:	b083      	sub	sp, #12
 800286c:	af00      	add	r7, sp, #0
 800286e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002870:	bf00      	nop
 8002872:	370c      	adds	r7, #12
 8002874:	46bd      	mov	sp, r7
 8002876:	bc80      	pop	{r7}
 8002878:	4770      	bx	lr

0800287a <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800287a:	b480      	push	{r7}
 800287c:	b083      	sub	sp, #12
 800287e:	af00      	add	r7, sp, #0
 8002880:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002882:	bf00      	nop
 8002884:	370c      	adds	r7, #12
 8002886:	46bd      	mov	sp, r7
 8002888:	bc80      	pop	{r7}
 800288a:	4770      	bx	lr

0800288c <__libc_init_array>:
 800288c:	b570      	push	{r4, r5, r6, lr}
 800288e:	2600      	movs	r6, #0
 8002890:	4d0c      	ldr	r5, [pc, #48]	; (80028c4 <__libc_init_array+0x38>)
 8002892:	4c0d      	ldr	r4, [pc, #52]	; (80028c8 <__libc_init_array+0x3c>)
 8002894:	1b64      	subs	r4, r4, r5
 8002896:	10a4      	asrs	r4, r4, #2
 8002898:	42a6      	cmp	r6, r4
 800289a:	d109      	bne.n	80028b0 <__libc_init_array+0x24>
 800289c:	f000 f822 	bl	80028e4 <_init>
 80028a0:	2600      	movs	r6, #0
 80028a2:	4d0a      	ldr	r5, [pc, #40]	; (80028cc <__libc_init_array+0x40>)
 80028a4:	4c0a      	ldr	r4, [pc, #40]	; (80028d0 <__libc_init_array+0x44>)
 80028a6:	1b64      	subs	r4, r4, r5
 80028a8:	10a4      	asrs	r4, r4, #2
 80028aa:	42a6      	cmp	r6, r4
 80028ac:	d105      	bne.n	80028ba <__libc_init_array+0x2e>
 80028ae:	bd70      	pop	{r4, r5, r6, pc}
 80028b0:	f855 3b04 	ldr.w	r3, [r5], #4
 80028b4:	4798      	blx	r3
 80028b6:	3601      	adds	r6, #1
 80028b8:	e7ee      	b.n	8002898 <__libc_init_array+0xc>
 80028ba:	f855 3b04 	ldr.w	r3, [r5], #4
 80028be:	4798      	blx	r3
 80028c0:	3601      	adds	r6, #1
 80028c2:	e7f2      	b.n	80028aa <__libc_init_array+0x1e>
 80028c4:	0800291c 	.word	0x0800291c
 80028c8:	0800291c 	.word	0x0800291c
 80028cc:	0800291c 	.word	0x0800291c
 80028d0:	08002920 	.word	0x08002920

080028d4 <memset>:
 80028d4:	4603      	mov	r3, r0
 80028d6:	4402      	add	r2, r0
 80028d8:	4293      	cmp	r3, r2
 80028da:	d100      	bne.n	80028de <memset+0xa>
 80028dc:	4770      	bx	lr
 80028de:	f803 1b01 	strb.w	r1, [r3], #1
 80028e2:	e7f9      	b.n	80028d8 <memset+0x4>

080028e4 <_init>:
 80028e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80028e6:	bf00      	nop
 80028e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80028ea:	bc08      	pop	{r3}
 80028ec:	469e      	mov	lr, r3
 80028ee:	4770      	bx	lr

080028f0 <_fini>:
 80028f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80028f2:	bf00      	nop
 80028f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80028f6:	bc08      	pop	{r3}
 80028f8:	469e      	mov	lr, r3
 80028fa:	4770      	bx	lr
