{"Source Block": ["hdl/library/common/up_tdd_cntrl.v@209:355@HdlStmProcess", "  assign up_wreq_s = (up_waddr[13:8] == 6'h20) ? up_wreq : 1'b0;\n  assign up_rreq_s = (up_raddr[13:8] == 6'h20) ? up_rreq : 1'b0;\n\n  // processor write interface\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 0) begin\n      up_wack <= 1'h0;\n      up_scratch <= 32'h0;\n      up_tdd_enable <= 1'h0;\n      up_tdd_secondary <= 1'h0;\n      up_tdd_rx_only <= 1'h0;\n      up_tdd_tx_only <= 1'h0;\n      up_tdd_gated_tx_dmapath <= 1'h0;\n      up_tdd_gated_rx_dmapath <= 1'h0;\n      up_tdd_terminal_type <= 1'h0;\n      up_tdd_counter_init <= 24'h0;\n      up_tdd_frame_length <= 24'h0;\n      up_tdd_burst_count <= 8'h0;\n      up_tdd_vco_rx_on_1 <= 24'h0;\n      up_tdd_vco_rx_off_1 <= 24'h0;\n      up_tdd_vco_tx_on_1 <= 24'h0;\n      up_tdd_vco_tx_off_1 <= 24'h0;\n      up_tdd_rx_on_1 <= 24'h0;\n      up_tdd_rx_off_1 <= 24'h0;\n      up_tdd_rx_dp_on_1 <= 24'h0;\n      up_tdd_rx_dp_off_1 <= 24'h0;\n      up_tdd_tx_on_1 <= 24'h0;\n      up_tdd_tx_off_1 <= 24'h0;\n      up_tdd_tx_dp_on_1 <= 24'h0;\n      up_tdd_tx_dp_off_1 <= 24'h0;\n      up_tdd_vco_rx_on_2 <= 24'h0;\n      up_tdd_vco_rx_off_2 <= 24'h0;\n      up_tdd_vco_tx_on_2 <= 24'h0;\n      up_tdd_vco_tx_off_2 <= 24'h0;\n      up_tdd_rx_on_2 <= 24'h0;\n      up_tdd_rx_off_2 <= 24'h0;\n      up_tdd_rx_dp_on_2 <= 24'h0;\n      up_tdd_rx_dp_off_2 <= 24'h0;\n      up_tdd_tx_on_2 <= 24'h0;\n      up_tdd_tx_off_2 <= 24'h0;\n      up_tdd_tx_dp_on_2 <= 24'h0;\n      up_tdd_tx_dp_off_2 <= 24'h0;\n    end else begin\n      up_wack <= up_wreq_s;\n      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h02)) begin\n        up_scratch <= up_wdata;\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h10)) begin\n        up_tdd_enable <= up_wdata[0];\n        up_tdd_secondary <= up_wdata[1];\n        up_tdd_rx_only <= up_wdata[2];\n        up_tdd_tx_only <= up_wdata[3];\n        up_tdd_gated_rx_dmapath <= up_wdata[4];\n        up_tdd_gated_tx_dmapath <= up_wdata[5];\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h11)) begin\n        up_tdd_burst_count <= up_wdata[7:0];\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h12)) begin\n        up_tdd_counter_init <= up_wdata[23:0];\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h13)) begin\n        up_tdd_frame_length <= up_wdata[23:0];\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h14)) begin\n        up_tdd_terminal_type <= up_wdata[0];\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h20)) begin\n        up_tdd_vco_rx_on_1 <= up_wdata[23:0];\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h21)) begin\n        up_tdd_vco_rx_off_1 <= up_wdata[23:0];\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h22)) begin\n        up_tdd_vco_tx_on_1 <= up_wdata[23:0];\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h23)) begin\n        up_tdd_vco_tx_off_1 <= up_wdata[23:0];\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h24)) begin\n        up_tdd_rx_on_1 <= up_wdata[23:0];\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h25)) begin\n        up_tdd_rx_off_1 <= up_wdata[23:0];\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h26)) begin\n        up_tdd_tx_on_1 <= up_wdata[23:0];\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h27)) begin\n        up_tdd_tx_off_1 <= up_wdata[23:0];\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h28)) begin\n        up_tdd_rx_dp_on_1 <= up_wdata[23:0];\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h29)) begin\n        up_tdd_rx_dp_off_1 <= up_wdata[23:0];\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h2a)) begin\n        up_tdd_tx_dp_on_1 <= up_wdata[23:0];\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h2b)) begin\n        up_tdd_tx_dp_off_1 <= up_wdata[23:0];\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h30)) begin\n        up_tdd_vco_rx_on_2 <= up_wdata[23:0];\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h31)) begin\n        up_tdd_vco_rx_off_2 <= up_wdata[23:0];\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h32)) begin\n        up_tdd_vco_tx_on_2 <= up_wdata[23:0];\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h33)) begin\n        up_tdd_vco_tx_off_2 <= up_wdata[23:0];\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h34)) begin\n        up_tdd_rx_on_2 <= up_wdata[23:0];\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h35)) begin\n        up_tdd_rx_off_2 <= up_wdata[23:0];\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h36)) begin\n        up_tdd_tx_on_2 <= up_wdata[23:0];\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h37)) begin\n        up_tdd_rx_off_2 <= up_wdata[23:0];\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h38)) begin\n        up_tdd_rx_dp_on_2 <= up_wdata[23:0];\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h39)) begin\n        up_tdd_tx_dp_off_2 <= up_wdata[23:0];\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h3a)) begin\n        up_tdd_tx_dp_on_2 <= up_wdata[23:0];\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h3b)) begin\n        up_tdd_tx_dp_off_2 <= up_wdata[23:0];\n      end\n    end\n  end\n\n  // processor read interface\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 0) begin\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[335, "        up_tdd_rx_off_2 <= up_wdata[23:0];\n"], [341, "        up_tdd_tx_dp_off_2 <= up_wdata[23:0];\n"]], "Add": [[335, "        up_tdd_tx_off_2 <= up_wdata[23:0];\n"], [341, "        up_tdd_rx_dp_off_2 <= up_wdata[23:0];\n"]]}}