{
  "board": {
    "design_settings": {
      "defaults": {
        "board_outline_line_width": 0.09999999999999999,
        "copper_line_width": 0.19999999999999998,
        "copper_text_italic": false,
        "copper_text_size_h": 1.5,
        "copper_text_size_v": 1.5,
        "copper_text_thickness": 0.3,
        "copper_text_upright": false,
        "courtyard_line_width": 0.049999999999999996,
        "dimension_precision": 4,
        "dimension_units": 3,
        "dimensions": {
          "arrow_length": 1270000,
          "extension_offset": 500000,
          "keep_text_aligned": true,
          "suppress_zeroes": false,
          "text_position": 0,
          "units_format": 1
        },
        "fab_line_width": 0.09999999999999999,
        "fab_text_italic": false,
        "fab_text_size_h": 1.0,
        "fab_text_size_v": 1.0,
        "fab_text_thickness": 0.15,
        "fab_text_upright": false,
        "other_line_width": 0.09999999999999999,
        "other_text_italic": false,
        "other_text_size_h": 1.0,
        "other_text_size_v": 1.0,
        "other_text_thickness": 0.15,
        "other_text_upright": false,
        "pads": {
          "drill": 0.6,
          "height": 1.5,
          "width": 1.5
        },
        "silk_line_width": 0.15,
        "silk_text_italic": false,
        "silk_text_size_h": 1.0,
        "silk_text_size_v": 1.0,
        "silk_text_thickness": 0.15,
        "silk_text_upright": false,
        "zones": {
          "45_degree_only": false,
          "min_clearance": 0.0144
        }
      },
      "diff_pair_dimensions": [],
      "drc_exclusions": [],
      "meta": {
        "filename": "board_design_settings.json",
        "version": 2
      },
      "rule_severities": {
        "annular_width": "error",
        "clearance": "error",
        "copper_edge_clearance": "error",
        "courtyards_overlap": "error",
        "diff_pair_gap_out_of_range": "error",
        "diff_pair_uncoupled_length_too_long": "error",
        "drill_out_of_range": "error",
        "duplicate_footprints": "warning",
        "extra_footprint": "warning",
        "footprint_type_mismatch": "error",
        "hole_clearance": "error",
        "hole_near_hole": "error",
        "invalid_outline": "error",
        "item_on_disabled_layer": "error",
        "items_not_allowed": "error",
        "length_out_of_range": "error",
        "malformed_courtyard": "error",
        "microvia_drill_out_of_range": "error",
        "missing_courtyard": "ignore",
        "missing_footprint": "warning",
        "net_conflict": "warning",
        "npth_inside_courtyard": "ignore",
        "padstack": "error",
        "pth_inside_courtyard": "ignore",
        "shorting_items": "error",
        "silk_over_copper": "warning",
        "silk_overlap": "warning",
        "skew_out_of_range": "error",
        "through_hole_pad_without_hole": "error",
        "too_many_vias": "error",
        "track_dangling": "warning",
        "track_width": "error",
        "tracks_crossing": "error",
        "unconnected_items": "error",
        "unresolved_variable": "error",
        "via_dangling": "warning",
        "zone_has_empty_net": "error",
        "zones_intersect": "error"
      },
      "rules": {
        "allow_blind_buried_vias": false,
        "allow_microvias": false,
        "max_error": 0.005,
        "min_clearance": 0.0,
        "min_copper_edge_clearance": 0.127,
        "min_hole_clearance": 0.25,
        "min_hole_to_hole": 0.25,
        "min_microvia_diameter": 0.508,
        "min_microvia_drill": 0.127,
        "min_silk_clearance": 0.0,
        "min_through_hole_diameter": 0.508,
        "min_track_width": 0.254,
        "min_via_annular_width": 0.049999999999999996,
        "min_via_diameter": 0.889,
        "use_height_for_length_calcs": true
      },
      "track_widths": [],
      "via_dimensions": [],
      "zones_allow_external_fillets": false,
      "zones_use_no_outline": true
    },
    "layer_presets": []
  },
  "boards": [],
  "cvpcb": {
    "equivalence_files": []
  },
  "libraries": {
    "pinned_footprint_libs": [],
    "pinned_symbol_libs": []
  },
  "meta": {
    "filename": "PROC099A_PCB-PcbDoc.kicad_pro",
    "version": 1
  },
  "net_settings": {
    "classes": [
      {
        "bus_width": 12.0,
        "clearance": 0.127,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.508,
        "microvia_drill": 0.127,
        "name": "Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.254,
        "via_diameter": 0.889,
        "via_drill": 0.635,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.127,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.508,
        "microvia_drill": 0.127,
        "name": "CAN",
        "nets": [
          "CAN_RX",
          "CAN_TX",
          "NetC24_2",
          "NetJ3_1",
          "NetJ3_3",
          "NetR11_2",
          "NetR12_2"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.254,
        "via_diameter": 0.889,
        "via_drill": 0.635,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.127,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.508,
        "microvia_drill": 0.127,
        "name": "CLK",
        "nets": [
          "AR_MCUCLKOUT",
          "AR_OSC_CLKOUT",
          "AR_PMIC_CLKOUT_SOP2",
          "AR_XTALM",
          "AR_XTALP",
          "NetJ2_1",
          "NetJ5_20",
          "NetJ6_5",
          "PMIC_CLK",
          "XDSET_OSC0",
          "XDSET_OSC1"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.254,
        "via_diameter": 0.889,
        "via_drill": 0.635,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.127,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.508,
        "microvia_drill": 0.127,
        "name": "GENERAL",
        "nets": [
          "AR_ANAMUX",
          "AR_ANATEST1",
          "AR_ANATEST2",
          "AR_ANATEST3",
          "AR_ANATEST4",
          "AR_BSS_LOGGER",
          "AR_GPIO_0",
          "AR_GPIO_1",
          "AR_GPIO_2",
          "AR_MSS_LOGGER",
          "AR_NERRIN",
          "AR_NERR_OUT",
          "AR_NRST",
          "AR_RS232RX",
          "AR_RS232TX",
          "AR_SCL",
          "AR_SDA",
          "AR_SYNC_IN",
          "AR_SYNC_OUT_SOP1",
          "AR_VSENSE",
          "AR_WARMRST",
          "LDO_01_EN",
          "LDO_02_EN",
          "MCU_SOP0",
          "MCU_SOP1",
          "MCU_SOP2",
          "NetC22_1",
          "NetC71_2",
          "NetC86_1",
          "NetC87_1",
          "NetC88_1",
          "NetC89_1",
          "NetD2_1",
          "NetDS1_1",
          "NetDS2_1",
          "NetDS3_1",
          "NetDS3_2",
          "NetDS4_1",
          "NetDS4_2",
          "NetDS5_1",
          "NetJ1_13",
          "NetJ1_14",
          "NetJ1_16",
          "NetJ5_10",
          "NetJ5_12",
          "NetJ5_14",
          "NetJ5_15",
          "NetJ5_16",
          "NetJ5_18",
          "NetJ5_19",
          "NetJ5_6",
          "NetJ5_8",
          "NetJ5_9",
          "NetJ6_1",
          "NetJ6_10",
          "NetJ6_11",
          "NetJ6_13",
          "NetJ6_15",
          "NetJ6_17",
          "NetJ6_18",
          "NetJ6_19",
          "NetJ6_3",
          "NetJ6_8",
          "NetJ6_9",
          "NetQ1_1",
          "NetQ2_1",
          "NetR123_1",
          "NetR124_1",
          "NetR126_1",
          "NetR127_1",
          "NetR129_2",
          "NetR143_1",
          "NetR144_2",
          "NetR146_1",
          "NetR147_1",
          "NetR152_1",
          "NetR194_2",
          "NetR197_2",
          "NetR198_2",
          "NetR68_1",
          "NetR72_1",
          "NetR79_2",
          "NetR86_1",
          "NetR88_2",
          "NetR95_1",
          "NetR98_2",
          "PGOOD",
          "PMIC_EN1",
          "PMIC_EN2",
          "PMIC_EN3",
          "PMIC_NRST",
          "SS_CTRL",
          "SW0",
          "SW1",
          "SW2",
          "SW3",
          "VBUS_1_DETECT",
          "XDSET_1_ID",
          "XDSET_LOGGER",
          "XDSET_NRST"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.254,
        "via_diameter": 0.889,
        "via_drill": 0.635,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.127,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.508,
        "microvia_drill": 0.127,
        "name": "JTAG",
        "nets": [
          "AR_TCK",
          "AR_TDI",
          "AR_TDO_SOP0",
          "AR_TMS",
          "NetJ1_4",
          "NetJ1_5",
          "NetJ1_6",
          "NetJ1_8",
          "XDSET_TCK",
          "XDSET_TDI",
          "XDSET_TDO",
          "XDSET_TMS"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.254,
        "via_diameter": 0.889,
        "via_drill": 0.635,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.127,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.508,
        "microvia_drill": 0.127,
        "name": "LVDS",
        "nets": [
          "AR_LVDSCSI0_N",
          "AR_LVDSCSI0_P",
          "AR_LVDSCSI1_N",
          "AR_LVDSCSI1_P",
          "AR_LVDSCSI2_N",
          "AR_LVDSCSI2_P",
          "AR_LVDSCSI3_N",
          "AR_LVDSCSI3_P",
          "AR_LVDSCSI_CLK_N",
          "AR_LVDSCSI_CLK_P",
          "AR_LVDSCSI_FRCLK_N",
          "AR_LVDSCSI_FRCLK_P",
          "AR_LVDS_VALID_N",
          "AR_LVDS_VALID_P",
          "HD_LVDSCSI0_N",
          "HD_LVDSCSI0_P",
          "HD_LVDSCSI1_N",
          "HD_LVDSCSI1_P",
          "HD_LVDSCSI2_N",
          "HD_LVDSCSI2_P",
          "HD_LVDSCSI3_N",
          "HD_LVDSCSI3_P",
          "HD_LVDSCSI_CLK_N",
          "HD_LVDSCSI_CLK_P",
          "HD_LVDSCSI_FRCLK_N",
          "HD_LVDSCSI_FRCLK_P",
          "HD_LVDS_VALID_N",
          "HD_LVDS_VALID_P"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.254,
        "via_diameter": 0.889,
        "via_drill": 0.635,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.127,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.508,
        "microvia_drill": 0.127,
        "name": "PWR",
        "nets": [
          "+3.3VD",
          "3V3_BRD",
          "3V3_MON_XDS_1",
          "5V_IN",
          "5V_UNREG",
          "AR_1P3_RF1",
          "AR_1P3_RF2",
          "AR_1V2",
          "AR_1V4_APLL",
          "AR_1V4_SYNTH",
          "AR_1V8",
          "AR_VBGAP",
          "AR_VOUT_PA",
          "GND",
          "MCU_3V3",
          "MCU_5V",
          "NetC18_2",
          "NetC1_2",
          "NetC26_1",
          "NetC28_1",
          "NetC46_1",
          "NetC78_1",
          "NetC79_2",
          "NetF1_2",
          "PGOOD",
          "PMICOUT_3V3",
          "PMICVIO_3V3",
          "PMIC_1V0",
          "PMIC_1V2",
          "PMIC_1V8",
          "VDDC_1",
          "XDSET_1_VBUS",
          "XDSET_VBAT",
          "XDSET_VREFA"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.254,
        "via_diameter": 0.889,
        "via_drill": 0.635,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.127,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.508,
        "microvia_drill": 0.127,
        "name": "QSPI",
        "nets": [
          "AR_QSPI_CS",
          "AR_QSPI_D0",
          "AR_QSPI_D1",
          "AR_QSPI_D2",
          "AR_QSPI_D3",
          "AR_QSPI_SCLK",
          "NetR39_2",
          "NetR40_1",
          "NetR42_2",
          "NetR44_1",
          "NetR45_1"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.254,
        "via_diameter": 0.889,
        "via_drill": 0.635,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.127,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.508,
        "microvia_drill": 0.127,
        "name": "RF",
        "nets": [
          "RX1",
          "RX2",
          "RX3",
          "RX4",
          "TX1",
          "TX2",
          "TX3"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.254,
        "via_diameter": 0.889,
        "via_drill": 0.635,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.127,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.508,
        "microvia_drill": 0.127,
        "name": "SPI",
        "nets": [
          "AR_CS1",
          "AR_HOSTINTR1",
          "AR_MISO1",
          "AR_MOSI1",
          "AR_SPICLK1",
          "CS1",
          "D_LOGGER",
          "MISO1",
          "MOSI1",
          "NetJ1_10",
          "NetJ1_11",
          "NetJ1_12",
          "NetJ1_7",
          "NetJ1_9",
          "NetJ5_13",
          "NetJ6_12",
          "NetJ6_14",
          "NetJ6_16",
          "SPICLK1"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.254,
        "via_diameter": 0.889,
        "via_drill": 0.635,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.127,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.508,
        "microvia_drill": 0.127,
        "name": "USB",
        "nets": [
          "XDSET_1_D_N",
          "XDSET_1_D_P"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.254,
        "via_diameter": 0.889,
        "via_drill": 0.635,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.127,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.508,
        "microvia_drill": 0.127,
        "name": "Undefined",
        "nets": [
          "NetR128_2"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.254,
        "via_diameter": 0.889,
        "via_drill": 0.635,
        "wire_width": 6.0
      }
    ],
    "meta": {
      "version": 2
    },
    "net_colors": null
  },
  "pcbnew": {
    "last_paths": {
      "gencad": "",
      "idf": "",
      "netlist": "",
      "specctra_dsn": "",
      "step": "",
      "vrml": ""
    },
    "page_layout_descr_file": ""
  },
  "schematic": {
    "legacy_lib_dir": "",
    "legacy_lib_list": []
  },
  "sheets": [],
  "text_variables": {}
}
