axi_cache_bridge.v,verilog,xil_defaultlib,../../../../mycpu.srcs/sources_1/ip/axi_cache_bridge_1/sim/axi_cache_bridge.v,incdir="$ref_dir/../../../ipstatic/hdl"incdir="../../../ipstatic/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
