<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Projects</title>
    <link href="https://cdn.jsdelivr.net/npm/bootstrap@5.3.0-alpha1/dist/css/bootstrap.min.css" rel="stylesheet">
    <link rel="stylesheet" href="css/styles.css">
</head>
<body>
    <!-- Header -->
    <header class="bg-dark text-white p-3">
        <div class="container">
            <nav class="navbar navbar-expand-lg navbar-dark">
                <a class="navbar-brand" href="index.html">VLSI Portfolio</a>
                <button class="navbar-toggler" type="button" data-bs-toggle="collapse" data-bs-target="#navbarNav" aria-controls="navbarNav" aria-expanded="false" aria-label="Toggle navigation">
                    <span class="navbar-toggler-icon"></span>
                </button>
                <div class="collapse navbar-collapse" id="navbarNav">
                    <ul class="navbar-nav ms-auto">
                        <li class="nav-item"><a class="nav-link" href="index.html">Home</a></li>
                        <li class="nav-item"><a class="nav-link" href="achievements.html">Achievements</a></li>
                        <li class="nav-item"><a class="nav-link" href="projects.html">Projects</a></li>
                    </ul>
                </div>
            </nav>
        </div>
    </header>

    <!-- Main Section -->
    <section class="container mt-5">
        <h2 class="text-center text-primary animate__animated animate__fadeInDown">My Projects</h2>
        <div class="row mt-4">
            <!-- Project 1 -->
            <div class="col-md-6">
                <div class="card project-card shadow-sm">
                    <div class="card-body">
                        <h5 class="card-title">ASIC Design for Low Power Applications</h5>
                        <p class="card-text">Designed and simulated an ASIC chip for low-power applications using Verilog and Synopsys Design Compiler. The project involved low-power optimizations and verification using Cadence tools.</p>
                        <a href="https://github.com/yourusername/asic-design" target="_blank" class="btn btn-primary">View Project</a>
                    </div>
                </div>
            </div>
            <!-- Project 2 -->
            <div class="col-md-6">
                <div class="card project-card shadow-sm">
                    <div class="card-body">
                        <h5 class="card-title">FPGA-Based Image Processing System</h5>
                        <p class="card-text">Developed an image processing system using Verilog on an FPGA board. Implemented algorithms such as edge detection and noise filtering, achieving real-time performance.</p>
                        <a href="https://github.com/yourusername/fpga-image-processing" target="_blank" class="btn btn-primary">View Project</a>
                    </div>
                </div>
            </div>
            <!-- Project 3 -->
            <div class="col-md-6 mt-4">
                <div class="card project-card shadow-sm">
                    <div class="card-body">
                        <h5 class="card-title">VLSI Design for High-Speed Data Transfer</h5>
                        <p class="card-text">Created a VLSI design for high-speed data transfer using a custom pipeline architecture. Used Cadence tools for synthesis and layout design.</p>
                        <a href="https://github.com/yourusername/high-speed-vlsi" target="_blank" class="btn btn-primary">View Project</a>
                    </div>
                </div>
            </div>
            <!-- Project 4 -->
            <div class="col-md-6 mt-4">
                <div class="card project-card shadow-sm">
                    <div class="card-body">
                        <h5 class="card-title">Low Power SRAM Design</h5>
                        <p class="card-text">Designed a low-power SRAM cell to reduce leakage currents. Utilized HSPICE for simulations and achieved power reductions of up to 20%.</p>
                        <a href="https://github.com/yourusername/sram-design" target="_blank" class="btn btn-primary">View Project</a>
                    </div>
                </div>
            </div>
        </div>
    </section>

    <!-- Footer -->
    <footer class="bg-dark text-white text-center p-3 mt-5">
        <p>&copy; 2024 VLSI Portfolio | <a href="https://github.com/yourusername" target="_blank" class="text-white">GitHub</a></p>
    </footer>

    <script src="https://cdn.jsdelivr.net/npm/bootstrap@5.3.0-alpha1/dist/js/bootstrap.bundle.min.js"></script>
</body>
</html>
