Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Sun Jun 24 11:02:10 2018
| Host         : DESKTOP-54CS49R running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TopModule_control_sets_placed.rpt
| Design       : TopModule
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    35 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            4 |
|      2 |            1 |
|     15 |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              17 |            6 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+---------------+----------------------------------------+------------------+----------------+
|               Clock Signal              | Enable Signal |            Set/Reset Signal            | Slice Load Count | Bel Load Count |
+-----------------------------------------+---------------+----------------------------------------+------------------+----------------+
|  MotorSurface/Decode/DirA_r_reg/G0      |               |                                        |                1 |              1 |
|  MotorSurface/Decode/DirA_r_reg_i_2_n_0 |               | MotorSurface/Decode/DirB_r_reg_i_1_n_0 |                1 |              1 |
|  MotorSurface/LR_r_reg_i_1_n_0          |               |                                        |                1 |              1 |
|  MotorSurface/S_r3_out                  |               | forward_IBUF                           |                1 |              1 |
|  clk_IBUF_BUFG                          |               |                                        |                2 |              2 |
|  clk_IBUF_BUFG                          |               | MotorSurface/speed/clear               |                4 |             15 |
+-----------------------------------------+---------------+----------------------------------------+------------------+----------------+


