
arm.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000737c  08000198  08000198  00001198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000008  08007514  08007514  00008514  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800751c  0800751c  0000900c  2**0
                  CONTENTS
  4 .ARM          00000000  0800751c  0800751c  0000900c  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800751c  0800751c  0000900c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800751c  0800751c  0000851c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007520  08007520  00008520  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08007524  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000009a4  2000000c  08007530  0000900c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200009b0  08007530  000099b0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000900c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001836f  00000000  00000000  0000903c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003a56  00000000  00000000  000213ab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000015f8  00000000  00000000  00024e08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001107  00000000  00000000  00026400  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018b60  00000000  00000000  00027507  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001c671  00000000  00000000  00040067  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00096721  00000000  00000000  0005c6d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f2df9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005d30  00000000  00000000  000f2e3c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005e  00000000  00000000  000f8b6c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	@ (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	@ (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	2000000c 	.word	0x2000000c
 80001b4:	00000000 	.word	0x00000000
 80001b8:	080074fc 	.word	0x080074fc

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	@ (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	@ (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	@ (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000010 	.word	0x20000010
 80001d4:	080074fc 	.word	0x080074fc

080001d8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001d8:	b580      	push	{r7, lr}
 80001da:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001dc:	f000 fcde 	bl	8000b9c <HAL_Init>

  /* Configure the system clock */
  // SystemClock_Config();

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 80001e0:	f000 f81c 	bl	800021c <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001e4:	f000 f998 	bl	8000518 <MX_GPIO_Init>
  MX_I2C1_Init();
 80001e8:	f000 f838 	bl	800025c <MX_I2C1_Init>
  MX_I2S2_Init();
 80001ec:	f000 f864 	bl	80002b8 <MX_I2S2_Init>
  MX_I2S3_Init();
 80001f0:	f000 f890 	bl	8000314 <MX_I2S3_Init>
  MX_SPI1_Init();
 80001f4:	f000 f8be 	bl	8000374 <MX_SPI1_Init>
  // MX_USB_HOST_Init();
  MX_TIM4_Init();
 80001f8:	f000 f940 	bl	800047c <MX_TIM4_Init>
  MX_TIM3_Init();
 80001fc:	f000 f8f0 	bl	80003e0 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim3);
 8000200:	4804      	ldr	r0, [pc, #16]	@ (8000214 <main+0x3c>)
 8000202:	f004 f8df 	bl	80043c4 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim4);
 8000206:	4804      	ldr	r0, [pc, #16]	@ (8000218 <main+0x40>)
 8000208:	f004 f8dc 	bl	80043c4 <HAL_TIM_Base_Start_IT>
  /* USER CODE BEGIN WHILE */
  while (1) {
    /* USER CODE BEGIN WHILE */

    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 800020c:	f006 ff96 	bl	800713c <MX_USB_HOST_Process>
 8000210:	e7fc      	b.n	800020c <main+0x34>
 8000212:	bf00      	nop
 8000214:	20000164 	.word	0x20000164
 8000218:	200001ac 	.word	0x200001ac

0800021c <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 800021c:	b580      	push	{r7, lr}
 800021e:	b086      	sub	sp, #24
 8000220:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000222:	463b      	mov	r3, r7
 8000224:	2200      	movs	r2, #0
 8000226:	601a      	str	r2, [r3, #0]
 8000228:	605a      	str	r2, [r3, #4]
 800022a:	609a      	str	r2, [r3, #8]
 800022c:	60da      	str	r2, [r3, #12]
 800022e:	611a      	str	r2, [r3, #16]
 8000230:	615a      	str	r2, [r3, #20]

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8000232:	2301      	movs	r3, #1
 8000234:	603b      	str	r3, [r7, #0]
  PeriphClkInitStruct.PLLI2S.PLLI2SN = 200;
 8000236:	23c8      	movs	r3, #200	@ 0xc8
 8000238:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLLI2S.PLLI2SM = 5;
 800023a:	2305      	movs	r3, #5
 800023c:	607b      	str	r3, [r7, #4]
  PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 800023e:	2302      	movs	r3, #2
 8000240:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000242:	463b      	mov	r3, r7
 8000244:	4618      	mov	r0, r3
 8000246:	f003 fe93 	bl	8003f70 <HAL_RCCEx_PeriphCLKConfig>
 800024a:	4603      	mov	r3, r0
 800024c:	2b00      	cmp	r3, #0
 800024e:	d001      	beq.n	8000254 <PeriphCommonClock_Config+0x38>
  {
    Error_Handler();
 8000250:	f000 fa3c 	bl	80006cc <Error_Handler>
  }
}
 8000254:	bf00      	nop
 8000256:	3718      	adds	r7, #24
 8000258:	46bd      	mov	sp, r7
 800025a:	bd80      	pop	{r7, pc}

0800025c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800025c:	b580      	push	{r7, lr}
 800025e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000260:	4b12      	ldr	r3, [pc, #72]	@ (80002ac <MX_I2C1_Init+0x50>)
 8000262:	4a13      	ldr	r2, [pc, #76]	@ (80002b0 <MX_I2C1_Init+0x54>)
 8000264:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000266:	4b11      	ldr	r3, [pc, #68]	@ (80002ac <MX_I2C1_Init+0x50>)
 8000268:	4a12      	ldr	r2, [pc, #72]	@ (80002b4 <MX_I2C1_Init+0x58>)
 800026a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800026c:	4b0f      	ldr	r3, [pc, #60]	@ (80002ac <MX_I2C1_Init+0x50>)
 800026e:	2200      	movs	r2, #0
 8000270:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000272:	4b0e      	ldr	r3, [pc, #56]	@ (80002ac <MX_I2C1_Init+0x50>)
 8000274:	2200      	movs	r2, #0
 8000276:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000278:	4b0c      	ldr	r3, [pc, #48]	@ (80002ac <MX_I2C1_Init+0x50>)
 800027a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800027e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000280:	4b0a      	ldr	r3, [pc, #40]	@ (80002ac <MX_I2C1_Init+0x50>)
 8000282:	2200      	movs	r2, #0
 8000284:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000286:	4b09      	ldr	r3, [pc, #36]	@ (80002ac <MX_I2C1_Init+0x50>)
 8000288:	2200      	movs	r2, #0
 800028a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800028c:	4b07      	ldr	r3, [pc, #28]	@ (80002ac <MX_I2C1_Init+0x50>)
 800028e:	2200      	movs	r2, #0
 8000290:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000292:	4b06      	ldr	r3, [pc, #24]	@ (80002ac <MX_I2C1_Init+0x50>)
 8000294:	2200      	movs	r2, #0
 8000296:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000298:	4804      	ldr	r0, [pc, #16]	@ (80002ac <MX_I2C1_Init+0x50>)
 800029a:	f003 f865 	bl	8003368 <HAL_I2C_Init>
 800029e:	4603      	mov	r3, r0
 80002a0:	2b00      	cmp	r3, #0
 80002a2:	d001      	beq.n	80002a8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80002a4:	f000 fa12 	bl	80006cc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80002a8:	bf00      	nop
 80002aa:	bd80      	pop	{r7, pc}
 80002ac:	20000028 	.word	0x20000028
 80002b0:	40005400 	.word	0x40005400
 80002b4:	000186a0 	.word	0x000186a0

080002b8 <MX_I2S2_Init>:
  * @brief I2S2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S2_Init(void)
{
 80002b8:	b580      	push	{r7, lr}
 80002ba:	af00      	add	r7, sp, #0
  /* USER CODE END I2S2_Init 0 */

  /* USER CODE BEGIN I2S2_Init 1 */

  /* USER CODE END I2S2_Init 1 */
  hi2s2.Instance = SPI2;
 80002bc:	4b12      	ldr	r3, [pc, #72]	@ (8000308 <MX_I2S2_Init+0x50>)
 80002be:	4a13      	ldr	r2, [pc, #76]	@ (800030c <MX_I2S2_Init+0x54>)
 80002c0:	601a      	str	r2, [r3, #0]
  hi2s2.Init.Mode = I2S_MODE_MASTER_TX;
 80002c2:	4b11      	ldr	r3, [pc, #68]	@ (8000308 <MX_I2S2_Init+0x50>)
 80002c4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80002c8:	605a      	str	r2, [r3, #4]
  hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 80002ca:	4b0f      	ldr	r3, [pc, #60]	@ (8000308 <MX_I2S2_Init+0x50>)
 80002cc:	2200      	movs	r2, #0
 80002ce:	609a      	str	r2, [r3, #8]
  hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B;
 80002d0:	4b0d      	ldr	r3, [pc, #52]	@ (8000308 <MX_I2S2_Init+0x50>)
 80002d2:	2200      	movs	r2, #0
 80002d4:	60da      	str	r2, [r3, #12]
  hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 80002d6:	4b0c      	ldr	r3, [pc, #48]	@ (8000308 <MX_I2S2_Init+0x50>)
 80002d8:	2200      	movs	r2, #0
 80002da:	611a      	str	r2, [r3, #16]
  hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 80002dc:	4b0a      	ldr	r3, [pc, #40]	@ (8000308 <MX_I2S2_Init+0x50>)
 80002de:	4a0c      	ldr	r2, [pc, #48]	@ (8000310 <MX_I2S2_Init+0x58>)
 80002e0:	615a      	str	r2, [r3, #20]
  hi2s2.Init.CPOL = I2S_CPOL_LOW;
 80002e2:	4b09      	ldr	r3, [pc, #36]	@ (8000308 <MX_I2S2_Init+0x50>)
 80002e4:	2200      	movs	r2, #0
 80002e6:	619a      	str	r2, [r3, #24]
  hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 80002e8:	4b07      	ldr	r3, [pc, #28]	@ (8000308 <MX_I2S2_Init+0x50>)
 80002ea:	2200      	movs	r2, #0
 80002ec:	61da      	str	r2, [r3, #28]
  hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_ENABLE;
 80002ee:	4b06      	ldr	r3, [pc, #24]	@ (8000308 <MX_I2S2_Init+0x50>)
 80002f0:	2201      	movs	r2, #1
 80002f2:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 80002f4:	4804      	ldr	r0, [pc, #16]	@ (8000308 <MX_I2S2_Init+0x50>)
 80002f6:	f003 f97b 	bl	80035f0 <HAL_I2S_Init>
 80002fa:	4603      	mov	r3, r0
 80002fc:	2b00      	cmp	r3, #0
 80002fe:	d001      	beq.n	8000304 <MX_I2S2_Init+0x4c>
  {
    Error_Handler();
 8000300:	f000 f9e4 	bl	80006cc <Error_Handler>
  }
  /* USER CODE BEGIN I2S2_Init 2 */

  /* USER CODE END I2S2_Init 2 */

}
 8000304:	bf00      	nop
 8000306:	bd80      	pop	{r7, pc}
 8000308:	2000007c 	.word	0x2000007c
 800030c:	40003800 	.word	0x40003800
 8000310:	00017700 	.word	0x00017700

08000314 <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 8000314:	b580      	push	{r7, lr}
 8000316:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8000318:	4b13      	ldr	r3, [pc, #76]	@ (8000368 <MX_I2S3_Init+0x54>)
 800031a:	4a14      	ldr	r2, [pc, #80]	@ (800036c <MX_I2S3_Init+0x58>)
 800031c:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 800031e:	4b12      	ldr	r3, [pc, #72]	@ (8000368 <MX_I2S3_Init+0x54>)
 8000320:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000324:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 8000326:	4b10      	ldr	r3, [pc, #64]	@ (8000368 <MX_I2S3_Init+0x54>)
 8000328:	2200      	movs	r2, #0
 800032a:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 800032c:	4b0e      	ldr	r3, [pc, #56]	@ (8000368 <MX_I2S3_Init+0x54>)
 800032e:	2200      	movs	r2, #0
 8000330:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8000332:	4b0d      	ldr	r3, [pc, #52]	@ (8000368 <MX_I2S3_Init+0x54>)
 8000334:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000338:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 800033a:	4b0b      	ldr	r3, [pc, #44]	@ (8000368 <MX_I2S3_Init+0x54>)
 800033c:	4a0c      	ldr	r2, [pc, #48]	@ (8000370 <MX_I2S3_Init+0x5c>)
 800033e:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8000340:	4b09      	ldr	r3, [pc, #36]	@ (8000368 <MX_I2S3_Init+0x54>)
 8000342:	2200      	movs	r2, #0
 8000344:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8000346:	4b08      	ldr	r3, [pc, #32]	@ (8000368 <MX_I2S3_Init+0x54>)
 8000348:	2200      	movs	r2, #0
 800034a:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 800034c:	4b06      	ldr	r3, [pc, #24]	@ (8000368 <MX_I2S3_Init+0x54>)
 800034e:	2200      	movs	r2, #0
 8000350:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 8000352:	4805      	ldr	r0, [pc, #20]	@ (8000368 <MX_I2S3_Init+0x54>)
 8000354:	f003 f94c 	bl	80035f0 <HAL_I2S_Init>
 8000358:	4603      	mov	r3, r0
 800035a:	2b00      	cmp	r3, #0
 800035c:	d001      	beq.n	8000362 <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 800035e:	f000 f9b5 	bl	80006cc <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 8000362:	bf00      	nop
 8000364:	bd80      	pop	{r7, pc}
 8000366:	bf00      	nop
 8000368:	200000c4 	.word	0x200000c4
 800036c:	40003c00 	.word	0x40003c00
 8000370:	00017700 	.word	0x00017700

08000374 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000374:	b580      	push	{r7, lr}
 8000376:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000378:	4b17      	ldr	r3, [pc, #92]	@ (80003d8 <MX_SPI1_Init+0x64>)
 800037a:	4a18      	ldr	r2, [pc, #96]	@ (80003dc <MX_SPI1_Init+0x68>)
 800037c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800037e:	4b16      	ldr	r3, [pc, #88]	@ (80003d8 <MX_SPI1_Init+0x64>)
 8000380:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000384:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000386:	4b14      	ldr	r3, [pc, #80]	@ (80003d8 <MX_SPI1_Init+0x64>)
 8000388:	2200      	movs	r2, #0
 800038a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800038c:	4b12      	ldr	r3, [pc, #72]	@ (80003d8 <MX_SPI1_Init+0x64>)
 800038e:	2200      	movs	r2, #0
 8000390:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000392:	4b11      	ldr	r3, [pc, #68]	@ (80003d8 <MX_SPI1_Init+0x64>)
 8000394:	2200      	movs	r2, #0
 8000396:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000398:	4b0f      	ldr	r3, [pc, #60]	@ (80003d8 <MX_SPI1_Init+0x64>)
 800039a:	2200      	movs	r2, #0
 800039c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800039e:	4b0e      	ldr	r3, [pc, #56]	@ (80003d8 <MX_SPI1_Init+0x64>)
 80003a0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80003a4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80003a6:	4b0c      	ldr	r3, [pc, #48]	@ (80003d8 <MX_SPI1_Init+0x64>)
 80003a8:	2200      	movs	r2, #0
 80003aa:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80003ac:	4b0a      	ldr	r3, [pc, #40]	@ (80003d8 <MX_SPI1_Init+0x64>)
 80003ae:	2200      	movs	r2, #0
 80003b0:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80003b2:	4b09      	ldr	r3, [pc, #36]	@ (80003d8 <MX_SPI1_Init+0x64>)
 80003b4:	2200      	movs	r2, #0
 80003b6:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80003b8:	4b07      	ldr	r3, [pc, #28]	@ (80003d8 <MX_SPI1_Init+0x64>)
 80003ba:	2200      	movs	r2, #0
 80003bc:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80003be:	4b06      	ldr	r3, [pc, #24]	@ (80003d8 <MX_SPI1_Init+0x64>)
 80003c0:	220a      	movs	r2, #10
 80003c2:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80003c4:	4804      	ldr	r0, [pc, #16]	@ (80003d8 <MX_SPI1_Init+0x64>)
 80003c6:	f003 ff25 	bl	8004214 <HAL_SPI_Init>
 80003ca:	4603      	mov	r3, r0
 80003cc:	2b00      	cmp	r3, #0
 80003ce:	d001      	beq.n	80003d4 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80003d0:	f000 f97c 	bl	80006cc <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80003d4:	bf00      	nop
 80003d6:	bd80      	pop	{r7, pc}
 80003d8:	2000010c 	.word	0x2000010c
 80003dc:	40013000 	.word	0x40013000

080003e0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80003e0:	b580      	push	{r7, lr}
 80003e2:	b086      	sub	sp, #24
 80003e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80003e6:	f107 0308 	add.w	r3, r7, #8
 80003ea:	2200      	movs	r2, #0
 80003ec:	601a      	str	r2, [r3, #0]
 80003ee:	605a      	str	r2, [r3, #4]
 80003f0:	609a      	str	r2, [r3, #8]
 80003f2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80003f4:	463b      	mov	r3, r7
 80003f6:	2200      	movs	r2, #0
 80003f8:	601a      	str	r2, [r3, #0]
 80003fa:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80003fc:	4b1d      	ldr	r3, [pc, #116]	@ (8000474 <MX_TIM3_Init+0x94>)
 80003fe:	4a1e      	ldr	r2, [pc, #120]	@ (8000478 <MX_TIM3_Init+0x98>)
 8000400:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 332;
 8000402:	4b1c      	ldr	r3, [pc, #112]	@ (8000474 <MX_TIM3_Init+0x94>)
 8000404:	f44f 72a6 	mov.w	r2, #332	@ 0x14c
 8000408:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800040a:	4b1a      	ldr	r3, [pc, #104]	@ (8000474 <MX_TIM3_Init+0x94>)
 800040c:	2200      	movs	r2, #0
 800040e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 9599;
 8000410:	4b18      	ldr	r3, [pc, #96]	@ (8000474 <MX_TIM3_Init+0x94>)
 8000412:	f242 527f 	movw	r2, #9599	@ 0x257f
 8000416:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000418:	4b16      	ldr	r3, [pc, #88]	@ (8000474 <MX_TIM3_Init+0x94>)
 800041a:	2200      	movs	r2, #0
 800041c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800041e:	4b15      	ldr	r3, [pc, #84]	@ (8000474 <MX_TIM3_Init+0x94>)
 8000420:	2200      	movs	r2, #0
 8000422:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000424:	4813      	ldr	r0, [pc, #76]	@ (8000474 <MX_TIM3_Init+0x94>)
 8000426:	f003 ff7e 	bl	8004326 <HAL_TIM_Base_Init>
 800042a:	4603      	mov	r3, r0
 800042c:	2b00      	cmp	r3, #0
 800042e:	d001      	beq.n	8000434 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8000430:	f000 f94c 	bl	80006cc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000434:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000438:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800043a:	f107 0308 	add.w	r3, r7, #8
 800043e:	4619      	mov	r1, r3
 8000440:	480c      	ldr	r0, [pc, #48]	@ (8000474 <MX_TIM3_Init+0x94>)
 8000442:	f004 f911 	bl	8004668 <HAL_TIM_ConfigClockSource>
 8000446:	4603      	mov	r3, r0
 8000448:	2b00      	cmp	r3, #0
 800044a:	d001      	beq.n	8000450 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 800044c:	f000 f93e 	bl	80006cc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000450:	2300      	movs	r3, #0
 8000452:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000454:	2300      	movs	r3, #0
 8000456:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000458:	463b      	mov	r3, r7
 800045a:	4619      	mov	r1, r3
 800045c:	4805      	ldr	r0, [pc, #20]	@ (8000474 <MX_TIM3_Init+0x94>)
 800045e:	f004 fb23 	bl	8004aa8 <HAL_TIMEx_MasterConfigSynchronization>
 8000462:	4603      	mov	r3, r0
 8000464:	2b00      	cmp	r3, #0
 8000466:	d001      	beq.n	800046c <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8000468:	f000 f930 	bl	80006cc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800046c:	bf00      	nop
 800046e:	3718      	adds	r7, #24
 8000470:	46bd      	mov	sp, r7
 8000472:	bd80      	pop	{r7, pc}
 8000474:	20000164 	.word	0x20000164
 8000478:	40000400 	.word	0x40000400

0800047c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 800047c:	b580      	push	{r7, lr}
 800047e:	b086      	sub	sp, #24
 8000480:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000482:	f107 0308 	add.w	r3, r7, #8
 8000486:	2200      	movs	r2, #0
 8000488:	601a      	str	r2, [r3, #0]
 800048a:	605a      	str	r2, [r3, #4]
 800048c:	609a      	str	r2, [r3, #8]
 800048e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000490:	463b      	mov	r3, r7
 8000492:	2200      	movs	r2, #0
 8000494:	601a      	str	r2, [r3, #0]
 8000496:	605a      	str	r2, [r3, #4]
  /* USER CODE BEGIN TIM4_Init 1 */
// Timer frequency = System clock / (Prescaler + 1) / (Period + 1)
// 1 = 96M / (10k) / (9k6)

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8000498:	4b1d      	ldr	r3, [pc, #116]	@ (8000510 <MX_TIM4_Init+0x94>)
 800049a:	4a1e      	ldr	r2, [pc, #120]	@ (8000514 <MX_TIM4_Init+0x98>)
 800049c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 1999;
 800049e:	4b1c      	ldr	r3, [pc, #112]	@ (8000510 <MX_TIM4_Init+0x94>)
 80004a0:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 80004a4:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80004a6:	4b1a      	ldr	r3, [pc, #104]	@ (8000510 <MX_TIM4_Init+0x94>)
 80004a8:	2200      	movs	r2, #0
 80004aa:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 9599;
 80004ac:	4b18      	ldr	r3, [pc, #96]	@ (8000510 <MX_TIM4_Init+0x94>)
 80004ae:	f242 527f 	movw	r2, #9599	@ 0x257f
 80004b2:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80004b4:	4b16      	ldr	r3, [pc, #88]	@ (8000510 <MX_TIM4_Init+0x94>)
 80004b6:	2200      	movs	r2, #0
 80004b8:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80004ba:	4b15      	ldr	r3, [pc, #84]	@ (8000510 <MX_TIM4_Init+0x94>)
 80004bc:	2200      	movs	r2, #0
 80004be:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80004c0:	4813      	ldr	r0, [pc, #76]	@ (8000510 <MX_TIM4_Init+0x94>)
 80004c2:	f003 ff30 	bl	8004326 <HAL_TIM_Base_Init>
 80004c6:	4603      	mov	r3, r0
 80004c8:	2b00      	cmp	r3, #0
 80004ca:	d001      	beq.n	80004d0 <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 80004cc:	f000 f8fe 	bl	80006cc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80004d0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80004d4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80004d6:	f107 0308 	add.w	r3, r7, #8
 80004da:	4619      	mov	r1, r3
 80004dc:	480c      	ldr	r0, [pc, #48]	@ (8000510 <MX_TIM4_Init+0x94>)
 80004de:	f004 f8c3 	bl	8004668 <HAL_TIM_ConfigClockSource>
 80004e2:	4603      	mov	r3, r0
 80004e4:	2b00      	cmp	r3, #0
 80004e6:	d001      	beq.n	80004ec <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 80004e8:	f000 f8f0 	bl	80006cc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80004ec:	2300      	movs	r3, #0
 80004ee:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80004f0:	2300      	movs	r3, #0
 80004f2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80004f4:	463b      	mov	r3, r7
 80004f6:	4619      	mov	r1, r3
 80004f8:	4805      	ldr	r0, [pc, #20]	@ (8000510 <MX_TIM4_Init+0x94>)
 80004fa:	f004 fad5 	bl	8004aa8 <HAL_TIMEx_MasterConfigSynchronization>
 80004fe:	4603      	mov	r3, r0
 8000500:	2b00      	cmp	r3, #0
 8000502:	d001      	beq.n	8000508 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 8000504:	f000 f8e2 	bl	80006cc <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8000508:	bf00      	nop
 800050a:	3718      	adds	r7, #24
 800050c:	46bd      	mov	sp, r7
 800050e:	bd80      	pop	{r7, pc}
 8000510:	200001ac 	.word	0x200001ac
 8000514:	40000800 	.word	0x40000800

08000518 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000518:	b580      	push	{r7, lr}
 800051a:	b08c      	sub	sp, #48	@ 0x30
 800051c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800051e:	f107 031c 	add.w	r3, r7, #28
 8000522:	2200      	movs	r2, #0
 8000524:	601a      	str	r2, [r3, #0]
 8000526:	605a      	str	r2, [r3, #4]
 8000528:	609a      	str	r2, [r3, #8]
 800052a:	60da      	str	r2, [r3, #12]
 800052c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800052e:	2300      	movs	r3, #0
 8000530:	61bb      	str	r3, [r7, #24]
 8000532:	4b61      	ldr	r3, [pc, #388]	@ (80006b8 <MX_GPIO_Init+0x1a0>)
 8000534:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000536:	4a60      	ldr	r2, [pc, #384]	@ (80006b8 <MX_GPIO_Init+0x1a0>)
 8000538:	f043 0310 	orr.w	r3, r3, #16
 800053c:	6313      	str	r3, [r2, #48]	@ 0x30
 800053e:	4b5e      	ldr	r3, [pc, #376]	@ (80006b8 <MX_GPIO_Init+0x1a0>)
 8000540:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000542:	f003 0310 	and.w	r3, r3, #16
 8000546:	61bb      	str	r3, [r7, #24]
 8000548:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800054a:	2300      	movs	r3, #0
 800054c:	617b      	str	r3, [r7, #20]
 800054e:	4b5a      	ldr	r3, [pc, #360]	@ (80006b8 <MX_GPIO_Init+0x1a0>)
 8000550:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000552:	4a59      	ldr	r2, [pc, #356]	@ (80006b8 <MX_GPIO_Init+0x1a0>)
 8000554:	f043 0304 	orr.w	r3, r3, #4
 8000558:	6313      	str	r3, [r2, #48]	@ 0x30
 800055a:	4b57      	ldr	r3, [pc, #348]	@ (80006b8 <MX_GPIO_Init+0x1a0>)
 800055c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800055e:	f003 0304 	and.w	r3, r3, #4
 8000562:	617b      	str	r3, [r7, #20]
 8000564:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000566:	2300      	movs	r3, #0
 8000568:	613b      	str	r3, [r7, #16]
 800056a:	4b53      	ldr	r3, [pc, #332]	@ (80006b8 <MX_GPIO_Init+0x1a0>)
 800056c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800056e:	4a52      	ldr	r2, [pc, #328]	@ (80006b8 <MX_GPIO_Init+0x1a0>)
 8000570:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000574:	6313      	str	r3, [r2, #48]	@ 0x30
 8000576:	4b50      	ldr	r3, [pc, #320]	@ (80006b8 <MX_GPIO_Init+0x1a0>)
 8000578:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800057a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800057e:	613b      	str	r3, [r7, #16]
 8000580:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000582:	2300      	movs	r3, #0
 8000584:	60fb      	str	r3, [r7, #12]
 8000586:	4b4c      	ldr	r3, [pc, #304]	@ (80006b8 <MX_GPIO_Init+0x1a0>)
 8000588:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800058a:	4a4b      	ldr	r2, [pc, #300]	@ (80006b8 <MX_GPIO_Init+0x1a0>)
 800058c:	f043 0301 	orr.w	r3, r3, #1
 8000590:	6313      	str	r3, [r2, #48]	@ 0x30
 8000592:	4b49      	ldr	r3, [pc, #292]	@ (80006b8 <MX_GPIO_Init+0x1a0>)
 8000594:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000596:	f003 0301 	and.w	r3, r3, #1
 800059a:	60fb      	str	r3, [r7, #12]
 800059c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800059e:	2300      	movs	r3, #0
 80005a0:	60bb      	str	r3, [r7, #8]
 80005a2:	4b45      	ldr	r3, [pc, #276]	@ (80006b8 <MX_GPIO_Init+0x1a0>)
 80005a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005a6:	4a44      	ldr	r2, [pc, #272]	@ (80006b8 <MX_GPIO_Init+0x1a0>)
 80005a8:	f043 0302 	orr.w	r3, r3, #2
 80005ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80005ae:	4b42      	ldr	r3, [pc, #264]	@ (80006b8 <MX_GPIO_Init+0x1a0>)
 80005b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005b2:	f003 0302 	and.w	r3, r3, #2
 80005b6:	60bb      	str	r3, [r7, #8]
 80005b8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80005ba:	2300      	movs	r3, #0
 80005bc:	607b      	str	r3, [r7, #4]
 80005be:	4b3e      	ldr	r3, [pc, #248]	@ (80006b8 <MX_GPIO_Init+0x1a0>)
 80005c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005c2:	4a3d      	ldr	r2, [pc, #244]	@ (80006b8 <MX_GPIO_Init+0x1a0>)
 80005c4:	f043 0308 	orr.w	r3, r3, #8
 80005c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80005ca:	4b3b      	ldr	r3, [pc, #236]	@ (80006b8 <MX_GPIO_Init+0x1a0>)
 80005cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005ce:	f003 0308 	and.w	r3, r3, #8
 80005d2:	607b      	str	r3, [r7, #4]
 80005d4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 80005d6:	2200      	movs	r2, #0
 80005d8:	2108      	movs	r1, #8
 80005da:	4838      	ldr	r0, [pc, #224]	@ (80006bc <MX_GPIO_Init+0x1a4>)
 80005dc:	f000 fe0a 	bl	80011f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 80005e0:	2201      	movs	r2, #1
 80005e2:	2101      	movs	r1, #1
 80005e4:	4836      	ldr	r0, [pc, #216]	@ (80006c0 <MX_GPIO_Init+0x1a8>)
 80005e6:	f000 fe05 	bl	80011f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 80005ea:	2200      	movs	r2, #0
 80005ec:	f24f 0110 	movw	r1, #61456	@ 0xf010
 80005f0:	4834      	ldr	r0, [pc, #208]	@ (80006c4 <MX_GPIO_Init+0x1ac>)
 80005f2:	f000 fdff 	bl	80011f4 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : DATA_Ready_Pin */
  GPIO_InitStruct.Pin = DATA_Ready_Pin;
 80005f6:	2304      	movs	r3, #4
 80005f8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80005fa:	2300      	movs	r3, #0
 80005fc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005fe:	2300      	movs	r3, #0
 8000600:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(DATA_Ready_GPIO_Port, &GPIO_InitStruct);
 8000602:	f107 031c 	add.w	r3, r7, #28
 8000606:	4619      	mov	r1, r3
 8000608:	482c      	ldr	r0, [pc, #176]	@ (80006bc <MX_GPIO_Init+0x1a4>)
 800060a:	f000 fc6f 	bl	8000eec <HAL_GPIO_Init>

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 800060e:	2308      	movs	r3, #8
 8000610:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000612:	2301      	movs	r3, #1
 8000614:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000616:	2300      	movs	r3, #0
 8000618:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800061a:	2300      	movs	r3, #0
 800061c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 800061e:	f107 031c 	add.w	r3, r7, #28
 8000622:	4619      	mov	r1, r3
 8000624:	4825      	ldr	r0, [pc, #148]	@ (80006bc <MX_GPIO_Init+0x1a4>)
 8000626:	f000 fc61 	bl	8000eec <HAL_GPIO_Init>

  /*Configure GPIO pins : INT1_Pin INT2_Pin MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = INT1_Pin|INT2_Pin|MEMS_INT2_Pin;
 800062a:	2332      	movs	r3, #50	@ 0x32
 800062c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800062e:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8000632:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000634:	2300      	movs	r3, #0
 8000636:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000638:	f107 031c 	add.w	r3, r7, #28
 800063c:	4619      	mov	r1, r3
 800063e:	481f      	ldr	r0, [pc, #124]	@ (80006bc <MX_GPIO_Init+0x1a4>)
 8000640:	f000 fc54 	bl	8000eec <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8000644:	2301      	movs	r3, #1
 8000646:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000648:	2301      	movs	r3, #1
 800064a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800064c:	2300      	movs	r3, #0
 800064e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000650:	2300      	movs	r3, #0
 8000652:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000654:	f107 031c 	add.w	r3, r7, #28
 8000658:	4619      	mov	r1, r3
 800065a:	4819      	ldr	r0, [pc, #100]	@ (80006c0 <MX_GPIO_Init+0x1a8>)
 800065c:	f000 fc46 	bl	8000eec <HAL_GPIO_Init>

  /*Configure GPIO pin : BTN_Pin */
  GPIO_InitStruct.Pin = BTN_Pin;
 8000660:	2301      	movs	r3, #1
 8000662:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000664:	2300      	movs	r3, #0
 8000666:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000668:	2300      	movs	r3, #0
 800066a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BTN_GPIO_Port, &GPIO_InitStruct);
 800066c:	f107 031c 	add.w	r3, r7, #28
 8000670:	4619      	mov	r1, r3
 8000672:	4815      	ldr	r0, [pc, #84]	@ (80006c8 <MX_GPIO_Init+0x1b0>)
 8000674:	f000 fc3a 	bl	8000eec <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8000678:	f24f 0310 	movw	r3, #61456	@ 0xf010
 800067c:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800067e:	2301      	movs	r3, #1
 8000680:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000682:	2300      	movs	r3, #0
 8000684:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000686:	2300      	movs	r3, #0
 8000688:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800068a:	f107 031c 	add.w	r3, r7, #28
 800068e:	4619      	mov	r1, r3
 8000690:	480c      	ldr	r0, [pc, #48]	@ (80006c4 <MX_GPIO_Init+0x1ac>)
 8000692:	f000 fc2b 	bl	8000eec <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8000696:	2320      	movs	r3, #32
 8000698:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800069a:	2300      	movs	r3, #0
 800069c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800069e:	2300      	movs	r3, #0
 80006a0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80006a2:	f107 031c 	add.w	r3, r7, #28
 80006a6:	4619      	mov	r1, r3
 80006a8:	4806      	ldr	r0, [pc, #24]	@ (80006c4 <MX_GPIO_Init+0x1ac>)
 80006aa:	f000 fc1f 	bl	8000eec <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80006ae:	bf00      	nop
 80006b0:	3730      	adds	r7, #48	@ 0x30
 80006b2:	46bd      	mov	sp, r7
 80006b4:	bd80      	pop	{r7, pc}
 80006b6:	bf00      	nop
 80006b8:	40023800 	.word	0x40023800
 80006bc:	40021000 	.word	0x40021000
 80006c0:	40020800 	.word	0x40020800
 80006c4:	40020c00 	.word	0x40020c00
 80006c8:	40020000 	.word	0x40020000

080006cc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80006cc:	b480      	push	{r7}
 80006ce:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80006d0:	b672      	cpsid	i
}
 80006d2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80006d4:	bf00      	nop
 80006d6:	e7fd      	b.n	80006d4 <Error_Handler+0x8>

080006d8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80006d8:	b580      	push	{r7, lr}
 80006da:	b082      	sub	sp, #8
 80006dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80006de:	2300      	movs	r3, #0
 80006e0:	607b      	str	r3, [r7, #4]
 80006e2:	4b10      	ldr	r3, [pc, #64]	@ (8000724 <HAL_MspInit+0x4c>)
 80006e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80006e6:	4a0f      	ldr	r2, [pc, #60]	@ (8000724 <HAL_MspInit+0x4c>)
 80006e8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80006ec:	6453      	str	r3, [r2, #68]	@ 0x44
 80006ee:	4b0d      	ldr	r3, [pc, #52]	@ (8000724 <HAL_MspInit+0x4c>)
 80006f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80006f2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80006f6:	607b      	str	r3, [r7, #4]
 80006f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80006fa:	2300      	movs	r3, #0
 80006fc:	603b      	str	r3, [r7, #0]
 80006fe:	4b09      	ldr	r3, [pc, #36]	@ (8000724 <HAL_MspInit+0x4c>)
 8000700:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000702:	4a08      	ldr	r2, [pc, #32]	@ (8000724 <HAL_MspInit+0x4c>)
 8000704:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000708:	6413      	str	r3, [r2, #64]	@ 0x40
 800070a:	4b06      	ldr	r3, [pc, #24]	@ (8000724 <HAL_MspInit+0x4c>)
 800070c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800070e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000712:	603b      	str	r3, [r7, #0]
 8000714:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000716:	2007      	movs	r0, #7
 8000718:	f000 fba6 	bl	8000e68 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800071c:	bf00      	nop
 800071e:	3708      	adds	r7, #8
 8000720:	46bd      	mov	sp, r7
 8000722:	bd80      	pop	{r7, pc}
 8000724:	40023800 	.word	0x40023800

08000728 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000728:	b580      	push	{r7, lr}
 800072a:	b08a      	sub	sp, #40	@ 0x28
 800072c:	af00      	add	r7, sp, #0
 800072e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000730:	f107 0314 	add.w	r3, r7, #20
 8000734:	2200      	movs	r2, #0
 8000736:	601a      	str	r2, [r3, #0]
 8000738:	605a      	str	r2, [r3, #4]
 800073a:	609a      	str	r2, [r3, #8]
 800073c:	60da      	str	r2, [r3, #12]
 800073e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000740:	687b      	ldr	r3, [r7, #4]
 8000742:	681b      	ldr	r3, [r3, #0]
 8000744:	4a19      	ldr	r2, [pc, #100]	@ (80007ac <HAL_I2C_MspInit+0x84>)
 8000746:	4293      	cmp	r3, r2
 8000748:	d12c      	bne.n	80007a4 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800074a:	2300      	movs	r3, #0
 800074c:	613b      	str	r3, [r7, #16]
 800074e:	4b18      	ldr	r3, [pc, #96]	@ (80007b0 <HAL_I2C_MspInit+0x88>)
 8000750:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000752:	4a17      	ldr	r2, [pc, #92]	@ (80007b0 <HAL_I2C_MspInit+0x88>)
 8000754:	f043 0302 	orr.w	r3, r3, #2
 8000758:	6313      	str	r3, [r2, #48]	@ 0x30
 800075a:	4b15      	ldr	r3, [pc, #84]	@ (80007b0 <HAL_I2C_MspInit+0x88>)
 800075c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800075e:	f003 0302 	and.w	r3, r3, #2
 8000762:	613b      	str	r3, [r7, #16]
 8000764:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8000766:	f44f 7310 	mov.w	r3, #576	@ 0x240
 800076a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800076c:	2312      	movs	r3, #18
 800076e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000770:	2301      	movs	r3, #1
 8000772:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000774:	2300      	movs	r3, #0
 8000776:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000778:	2304      	movs	r3, #4
 800077a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800077c:	f107 0314 	add.w	r3, r7, #20
 8000780:	4619      	mov	r1, r3
 8000782:	480c      	ldr	r0, [pc, #48]	@ (80007b4 <HAL_I2C_MspInit+0x8c>)
 8000784:	f000 fbb2 	bl	8000eec <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000788:	2300      	movs	r3, #0
 800078a:	60fb      	str	r3, [r7, #12]
 800078c:	4b08      	ldr	r3, [pc, #32]	@ (80007b0 <HAL_I2C_MspInit+0x88>)
 800078e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000790:	4a07      	ldr	r2, [pc, #28]	@ (80007b0 <HAL_I2C_MspInit+0x88>)
 8000792:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000796:	6413      	str	r3, [r2, #64]	@ 0x40
 8000798:	4b05      	ldr	r3, [pc, #20]	@ (80007b0 <HAL_I2C_MspInit+0x88>)
 800079a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800079c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80007a0:	60fb      	str	r3, [r7, #12]
 80007a2:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 80007a4:	bf00      	nop
 80007a6:	3728      	adds	r7, #40	@ 0x28
 80007a8:	46bd      	mov	sp, r7
 80007aa:	bd80      	pop	{r7, pc}
 80007ac:	40005400 	.word	0x40005400
 80007b0:	40023800 	.word	0x40023800
 80007b4:	40020400 	.word	0x40020400

080007b8 <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 80007b8:	b580      	push	{r7, lr}
 80007ba:	b08e      	sub	sp, #56	@ 0x38
 80007bc:	af00      	add	r7, sp, #0
 80007be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007c0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80007c4:	2200      	movs	r2, #0
 80007c6:	601a      	str	r2, [r3, #0]
 80007c8:	605a      	str	r2, [r3, #4]
 80007ca:	609a      	str	r2, [r3, #8]
 80007cc:	60da      	str	r2, [r3, #12]
 80007ce:	611a      	str	r2, [r3, #16]
  if(hi2s->Instance==SPI2)
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	681b      	ldr	r3, [r3, #0]
 80007d4:	4a59      	ldr	r2, [pc, #356]	@ (800093c <HAL_I2S_MspInit+0x184>)
 80007d6:	4293      	cmp	r3, r2
 80007d8:	d15b      	bne.n	8000892 <HAL_I2S_MspInit+0xda>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80007da:	2300      	movs	r3, #0
 80007dc:	623b      	str	r3, [r7, #32]
 80007de:	4b58      	ldr	r3, [pc, #352]	@ (8000940 <HAL_I2S_MspInit+0x188>)
 80007e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007e2:	4a57      	ldr	r2, [pc, #348]	@ (8000940 <HAL_I2S_MspInit+0x188>)
 80007e4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80007e8:	6413      	str	r3, [r2, #64]	@ 0x40
 80007ea:	4b55      	ldr	r3, [pc, #340]	@ (8000940 <HAL_I2S_MspInit+0x188>)
 80007ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007ee:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80007f2:	623b      	str	r3, [r7, #32]
 80007f4:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80007f6:	2300      	movs	r3, #0
 80007f8:	61fb      	str	r3, [r7, #28]
 80007fa:	4b51      	ldr	r3, [pc, #324]	@ (8000940 <HAL_I2S_MspInit+0x188>)
 80007fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007fe:	4a50      	ldr	r2, [pc, #320]	@ (8000940 <HAL_I2S_MspInit+0x188>)
 8000800:	f043 0304 	orr.w	r3, r3, #4
 8000804:	6313      	str	r3, [r2, #48]	@ 0x30
 8000806:	4b4e      	ldr	r3, [pc, #312]	@ (8000940 <HAL_I2S_MspInit+0x188>)
 8000808:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800080a:	f003 0304 	and.w	r3, r3, #4
 800080e:	61fb      	str	r3, [r7, #28]
 8000810:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000812:	2300      	movs	r3, #0
 8000814:	61bb      	str	r3, [r7, #24]
 8000816:	4b4a      	ldr	r3, [pc, #296]	@ (8000940 <HAL_I2S_MspInit+0x188>)
 8000818:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800081a:	4a49      	ldr	r2, [pc, #292]	@ (8000940 <HAL_I2S_MspInit+0x188>)
 800081c:	f043 0302 	orr.w	r3, r3, #2
 8000820:	6313      	str	r3, [r2, #48]	@ 0x30
 8000822:	4b47      	ldr	r3, [pc, #284]	@ (8000940 <HAL_I2S_MspInit+0x188>)
 8000824:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000826:	f003 0302 	and.w	r3, r3, #2
 800082a:	61bb      	str	r3, [r7, #24]
 800082c:	69bb      	ldr	r3, [r7, #24]
    PC2     ------> I2S2_ext_SD
    PC3     ------> I2S2_SD
    PB10     ------> I2S2_CK
    PB12     ------> I2S2_WS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800082e:	2304      	movs	r3, #4
 8000830:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000832:	2302      	movs	r3, #2
 8000834:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000836:	2300      	movs	r3, #0
 8000838:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800083a:	2300      	movs	r3, #0
 800083c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_I2S2ext;
 800083e:	2306      	movs	r3, #6
 8000840:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000842:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000846:	4619      	mov	r1, r3
 8000848:	483e      	ldr	r0, [pc, #248]	@ (8000944 <HAL_I2S_MspInit+0x18c>)
 800084a:	f000 fb4f 	bl	8000eec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = PDM_OUT_Pin;
 800084e:	2308      	movs	r3, #8
 8000850:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000852:	2302      	movs	r3, #2
 8000854:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000856:	2300      	movs	r3, #0
 8000858:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800085a:	2300      	movs	r3, #0
 800085c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800085e:	2305      	movs	r3, #5
 8000860:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8000862:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000866:	4619      	mov	r1, r3
 8000868:	4836      	ldr	r0, [pc, #216]	@ (8000944 <HAL_I2S_MspInit+0x18c>)
 800086a:	f000 fb3f 	bl	8000eec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = CLK_IN_Pin|GPIO_PIN_12;
 800086e:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000872:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000874:	2302      	movs	r3, #2
 8000876:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000878:	2300      	movs	r3, #0
 800087a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800087c:	2300      	movs	r3, #0
 800087e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000880:	2305      	movs	r3, #5
 8000882:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000884:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000888:	4619      	mov	r1, r3
 800088a:	482f      	ldr	r0, [pc, #188]	@ (8000948 <HAL_I2S_MspInit+0x190>)
 800088c:	f000 fb2e 	bl	8000eec <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8000890:	e04f      	b.n	8000932 <HAL_I2S_MspInit+0x17a>
  else if(hi2s->Instance==SPI3)
 8000892:	687b      	ldr	r3, [r7, #4]
 8000894:	681b      	ldr	r3, [r3, #0]
 8000896:	4a2d      	ldr	r2, [pc, #180]	@ (800094c <HAL_I2S_MspInit+0x194>)
 8000898:	4293      	cmp	r3, r2
 800089a:	d14a      	bne.n	8000932 <HAL_I2S_MspInit+0x17a>
    __HAL_RCC_SPI3_CLK_ENABLE();
 800089c:	2300      	movs	r3, #0
 800089e:	617b      	str	r3, [r7, #20]
 80008a0:	4b27      	ldr	r3, [pc, #156]	@ (8000940 <HAL_I2S_MspInit+0x188>)
 80008a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008a4:	4a26      	ldr	r2, [pc, #152]	@ (8000940 <HAL_I2S_MspInit+0x188>)
 80008a6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80008aa:	6413      	str	r3, [r2, #64]	@ 0x40
 80008ac:	4b24      	ldr	r3, [pc, #144]	@ (8000940 <HAL_I2S_MspInit+0x188>)
 80008ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008b0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80008b4:	617b      	str	r3, [r7, #20]
 80008b6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80008b8:	2300      	movs	r3, #0
 80008ba:	613b      	str	r3, [r7, #16]
 80008bc:	4b20      	ldr	r3, [pc, #128]	@ (8000940 <HAL_I2S_MspInit+0x188>)
 80008be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008c0:	4a1f      	ldr	r2, [pc, #124]	@ (8000940 <HAL_I2S_MspInit+0x188>)
 80008c2:	f043 0301 	orr.w	r3, r3, #1
 80008c6:	6313      	str	r3, [r2, #48]	@ 0x30
 80008c8:	4b1d      	ldr	r3, [pc, #116]	@ (8000940 <HAL_I2S_MspInit+0x188>)
 80008ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008cc:	f003 0301 	and.w	r3, r3, #1
 80008d0:	613b      	str	r3, [r7, #16]
 80008d2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80008d4:	2300      	movs	r3, #0
 80008d6:	60fb      	str	r3, [r7, #12]
 80008d8:	4b19      	ldr	r3, [pc, #100]	@ (8000940 <HAL_I2S_MspInit+0x188>)
 80008da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008dc:	4a18      	ldr	r2, [pc, #96]	@ (8000940 <HAL_I2S_MspInit+0x188>)
 80008de:	f043 0304 	orr.w	r3, r3, #4
 80008e2:	6313      	str	r3, [r2, #48]	@ 0x30
 80008e4:	4b16      	ldr	r3, [pc, #88]	@ (8000940 <HAL_I2S_MspInit+0x188>)
 80008e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008e8:	f003 0304 	and.w	r3, r3, #4
 80008ec:	60fb      	str	r3, [r7, #12]
 80008ee:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 80008f0:	2310      	movs	r3, #16
 80008f2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008f4:	2302      	movs	r3, #2
 80008f6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008f8:	2300      	movs	r3, #0
 80008fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008fc:	2300      	movs	r3, #0
 80008fe:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000900:	2306      	movs	r3, #6
 8000902:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8000904:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000908:	4619      	mov	r1, r3
 800090a:	4811      	ldr	r0, [pc, #68]	@ (8000950 <HAL_I2S_MspInit+0x198>)
 800090c:	f000 faee 	bl	8000eec <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8000910:	f44f 53a4 	mov.w	r3, #5248	@ 0x1480
 8000914:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000916:	2302      	movs	r3, #2
 8000918:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800091a:	2300      	movs	r3, #0
 800091c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800091e:	2300      	movs	r3, #0
 8000920:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000922:	2306      	movs	r3, #6
 8000924:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000926:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800092a:	4619      	mov	r1, r3
 800092c:	4805      	ldr	r0, [pc, #20]	@ (8000944 <HAL_I2S_MspInit+0x18c>)
 800092e:	f000 fadd 	bl	8000eec <HAL_GPIO_Init>
}
 8000932:	bf00      	nop
 8000934:	3738      	adds	r7, #56	@ 0x38
 8000936:	46bd      	mov	sp, r7
 8000938:	bd80      	pop	{r7, pc}
 800093a:	bf00      	nop
 800093c:	40003800 	.word	0x40003800
 8000940:	40023800 	.word	0x40023800
 8000944:	40020800 	.word	0x40020800
 8000948:	40020400 	.word	0x40020400
 800094c:	40003c00 	.word	0x40003c00
 8000950:	40020000 	.word	0x40020000

08000954 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000954:	b580      	push	{r7, lr}
 8000956:	b08a      	sub	sp, #40	@ 0x28
 8000958:	af00      	add	r7, sp, #0
 800095a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800095c:	f107 0314 	add.w	r3, r7, #20
 8000960:	2200      	movs	r2, #0
 8000962:	601a      	str	r2, [r3, #0]
 8000964:	605a      	str	r2, [r3, #4]
 8000966:	609a      	str	r2, [r3, #8]
 8000968:	60da      	str	r2, [r3, #12]
 800096a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	681b      	ldr	r3, [r3, #0]
 8000970:	4a19      	ldr	r2, [pc, #100]	@ (80009d8 <HAL_SPI_MspInit+0x84>)
 8000972:	4293      	cmp	r3, r2
 8000974:	d12b      	bne.n	80009ce <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000976:	2300      	movs	r3, #0
 8000978:	613b      	str	r3, [r7, #16]
 800097a:	4b18      	ldr	r3, [pc, #96]	@ (80009dc <HAL_SPI_MspInit+0x88>)
 800097c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800097e:	4a17      	ldr	r2, [pc, #92]	@ (80009dc <HAL_SPI_MspInit+0x88>)
 8000980:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000984:	6453      	str	r3, [r2, #68]	@ 0x44
 8000986:	4b15      	ldr	r3, [pc, #84]	@ (80009dc <HAL_SPI_MspInit+0x88>)
 8000988:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800098a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800098e:	613b      	str	r3, [r7, #16]
 8000990:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000992:	2300      	movs	r3, #0
 8000994:	60fb      	str	r3, [r7, #12]
 8000996:	4b11      	ldr	r3, [pc, #68]	@ (80009dc <HAL_SPI_MspInit+0x88>)
 8000998:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800099a:	4a10      	ldr	r2, [pc, #64]	@ (80009dc <HAL_SPI_MspInit+0x88>)
 800099c:	f043 0301 	orr.w	r3, r3, #1
 80009a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80009a2:	4b0e      	ldr	r3, [pc, #56]	@ (80009dc <HAL_SPI_MspInit+0x88>)
 80009a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009a6:	f003 0301 	and.w	r3, r3, #1
 80009aa:	60fb      	str	r3, [r7, #12]
 80009ac:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 80009ae:	23e0      	movs	r3, #224	@ 0xe0
 80009b0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009b2:	2302      	movs	r3, #2
 80009b4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009b6:	2300      	movs	r3, #0
 80009b8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80009ba:	2303      	movs	r3, #3
 80009bc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80009be:	2305      	movs	r3, #5
 80009c0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009c2:	f107 0314 	add.w	r3, r7, #20
 80009c6:	4619      	mov	r1, r3
 80009c8:	4805      	ldr	r0, [pc, #20]	@ (80009e0 <HAL_SPI_MspInit+0x8c>)
 80009ca:	f000 fa8f 	bl	8000eec <HAL_GPIO_Init>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 80009ce:	bf00      	nop
 80009d0:	3728      	adds	r7, #40	@ 0x28
 80009d2:	46bd      	mov	sp, r7
 80009d4:	bd80      	pop	{r7, pc}
 80009d6:	bf00      	nop
 80009d8:	40013000 	.word	0x40013000
 80009dc:	40023800 	.word	0x40023800
 80009e0:	40020000 	.word	0x40020000

080009e4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80009e4:	b580      	push	{r7, lr}
 80009e6:	b084      	sub	sp, #16
 80009e8:	af00      	add	r7, sp, #0
 80009ea:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 80009ec:	687b      	ldr	r3, [r7, #4]
 80009ee:	681b      	ldr	r3, [r3, #0]
 80009f0:	4a1c      	ldr	r2, [pc, #112]	@ (8000a64 <HAL_TIM_Base_MspInit+0x80>)
 80009f2:	4293      	cmp	r3, r2
 80009f4:	d116      	bne.n	8000a24 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80009f6:	2300      	movs	r3, #0
 80009f8:	60fb      	str	r3, [r7, #12]
 80009fa:	4b1b      	ldr	r3, [pc, #108]	@ (8000a68 <HAL_TIM_Base_MspInit+0x84>)
 80009fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009fe:	4a1a      	ldr	r2, [pc, #104]	@ (8000a68 <HAL_TIM_Base_MspInit+0x84>)
 8000a00:	f043 0302 	orr.w	r3, r3, #2
 8000a04:	6413      	str	r3, [r2, #64]	@ 0x40
 8000a06:	4b18      	ldr	r3, [pc, #96]	@ (8000a68 <HAL_TIM_Base_MspInit+0x84>)
 8000a08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a0a:	f003 0302 	and.w	r3, r3, #2
 8000a0e:	60fb      	str	r3, [r7, #12]
 8000a10:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8000a12:	2200      	movs	r2, #0
 8000a14:	2100      	movs	r1, #0
 8000a16:	201d      	movs	r0, #29
 8000a18:	f000 fa31 	bl	8000e7e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8000a1c:	201d      	movs	r0, #29
 8000a1e:	f000 fa4a 	bl	8000eb6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8000a22:	e01a      	b.n	8000a5a <HAL_TIM_Base_MspInit+0x76>
  else if(htim_base->Instance==TIM4)
 8000a24:	687b      	ldr	r3, [r7, #4]
 8000a26:	681b      	ldr	r3, [r3, #0]
 8000a28:	4a10      	ldr	r2, [pc, #64]	@ (8000a6c <HAL_TIM_Base_MspInit+0x88>)
 8000a2a:	4293      	cmp	r3, r2
 8000a2c:	d115      	bne.n	8000a5a <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8000a2e:	2300      	movs	r3, #0
 8000a30:	60bb      	str	r3, [r7, #8]
 8000a32:	4b0d      	ldr	r3, [pc, #52]	@ (8000a68 <HAL_TIM_Base_MspInit+0x84>)
 8000a34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a36:	4a0c      	ldr	r2, [pc, #48]	@ (8000a68 <HAL_TIM_Base_MspInit+0x84>)
 8000a38:	f043 0304 	orr.w	r3, r3, #4
 8000a3c:	6413      	str	r3, [r2, #64]	@ 0x40
 8000a3e:	4b0a      	ldr	r3, [pc, #40]	@ (8000a68 <HAL_TIM_Base_MspInit+0x84>)
 8000a40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a42:	f003 0304 	and.w	r3, r3, #4
 8000a46:	60bb      	str	r3, [r7, #8]
 8000a48:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	2100      	movs	r1, #0
 8000a4e:	201e      	movs	r0, #30
 8000a50:	f000 fa15 	bl	8000e7e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8000a54:	201e      	movs	r0, #30
 8000a56:	f000 fa2e 	bl	8000eb6 <HAL_NVIC_EnableIRQ>
}
 8000a5a:	bf00      	nop
 8000a5c:	3710      	adds	r7, #16
 8000a5e:	46bd      	mov	sp, r7
 8000a60:	bd80      	pop	{r7, pc}
 8000a62:	bf00      	nop
 8000a64:	40000400 	.word	0x40000400
 8000a68:	40023800 	.word	0x40023800
 8000a6c:	40000800 	.word	0x40000800

08000a70 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a70:	b480      	push	{r7}
 8000a72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000a74:	bf00      	nop
 8000a76:	e7fd      	b.n	8000a74 <NMI_Handler+0x4>

08000a78 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a78:	b480      	push	{r7}
 8000a7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a7c:	bf00      	nop
 8000a7e:	e7fd      	b.n	8000a7c <HardFault_Handler+0x4>

08000a80 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a80:	b480      	push	{r7}
 8000a82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a84:	bf00      	nop
 8000a86:	e7fd      	b.n	8000a84 <MemManage_Handler+0x4>

08000a88 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a88:	b480      	push	{r7}
 8000a8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a8c:	bf00      	nop
 8000a8e:	e7fd      	b.n	8000a8c <BusFault_Handler+0x4>

08000a90 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a90:	b480      	push	{r7}
 8000a92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a94:	bf00      	nop
 8000a96:	e7fd      	b.n	8000a94 <UsageFault_Handler+0x4>

08000a98 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000a98:	b480      	push	{r7}
 8000a9a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000a9c:	bf00      	nop
 8000a9e:	46bd      	mov	sp, r7
 8000aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aa4:	4770      	bx	lr

08000aa6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000aa6:	b480      	push	{r7}
 8000aa8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000aaa:	bf00      	nop
 8000aac:	46bd      	mov	sp, r7
 8000aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab2:	4770      	bx	lr

08000ab4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ab4:	b480      	push	{r7}
 8000ab6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ab8:	bf00      	nop
 8000aba:	46bd      	mov	sp, r7
 8000abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ac0:	4770      	bx	lr

08000ac2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ac2:	b580      	push	{r7, lr}
 8000ac4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ac6:	f000 f8bb 	bl	8000c40 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000aca:	bf00      	nop
 8000acc:	bd80      	pop	{r7, pc}
	...

08000ad0 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8000ad0:	b580      	push	{r7, lr}
 8000ad2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  HAL_GPIO_TogglePin(LD4_GPIO_Port, LD4_Pin);
 8000ad4:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000ad8:	4803      	ldr	r0, [pc, #12]	@ (8000ae8 <TIM3_IRQHandler+0x18>)
 8000ada:	f000 fba4 	bl	8001226 <HAL_GPIO_TogglePin>
  // HAL_GPIO_TogglePin(LD5_GPIO_Port, LD5_Pin);
  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8000ade:	4803      	ldr	r0, [pc, #12]	@ (8000aec <TIM3_IRQHandler+0x1c>)
 8000ae0:	f003 fcd2 	bl	8004488 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8000ae4:	bf00      	nop
 8000ae6:	bd80      	pop	{r7, pc}
 8000ae8:	40020c00 	.word	0x40020c00
 8000aec:	20000164 	.word	0x20000164

08000af0 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8000af0:	b580      	push	{r7, lr}
 8000af2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
 8000af4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000af8:	4803      	ldr	r0, [pc, #12]	@ (8000b08 <TIM4_IRQHandler+0x18>)
 8000afa:	f000 fb94 	bl	8001226 <HAL_GPIO_TogglePin>
  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8000afe:	4803      	ldr	r0, [pc, #12]	@ (8000b0c <TIM4_IRQHandler+0x1c>)
 8000b00:	f003 fcc2 	bl	8004488 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8000b04:	bf00      	nop
 8000b06:	bd80      	pop	{r7, pc}
 8000b08:	40020c00 	.word	0x40020c00
 8000b0c:	200001ac 	.word	0x200001ac

08000b10 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000b10:	b580      	push	{r7, lr}
 8000b12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8000b14:	4802      	ldr	r0, [pc, #8]	@ (8000b20 <OTG_FS_IRQHandler+0x10>)
 8000b16:	f000 fdf7 	bl	8001708 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000b1a:	bf00      	nop
 8000b1c:	bd80      	pop	{r7, pc}
 8000b1e:	bf00      	nop
 8000b20:	200005d0 	.word	0x200005d0

08000b24 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000b24:	b480      	push	{r7}
 8000b26:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000b28:	4b06      	ldr	r3, [pc, #24]	@ (8000b44 <SystemInit+0x20>)
 8000b2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000b2e:	4a05      	ldr	r2, [pc, #20]	@ (8000b44 <SystemInit+0x20>)
 8000b30:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000b34:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b38:	bf00      	nop
 8000b3a:	46bd      	mov	sp, r7
 8000b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b40:	4770      	bx	lr
 8000b42:	bf00      	nop
 8000b44:	e000ed00 	.word	0xe000ed00

08000b48 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000b48:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000b80 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000b4c:	f7ff ffea 	bl	8000b24 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000b50:	480c      	ldr	r0, [pc, #48]	@ (8000b84 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000b52:	490d      	ldr	r1, [pc, #52]	@ (8000b88 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000b54:	4a0d      	ldr	r2, [pc, #52]	@ (8000b8c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000b56:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b58:	e002      	b.n	8000b60 <LoopCopyDataInit>

08000b5a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b5a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b5c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b5e:	3304      	adds	r3, #4

08000b60 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b60:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b62:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b64:	d3f9      	bcc.n	8000b5a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b66:	4a0a      	ldr	r2, [pc, #40]	@ (8000b90 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000b68:	4c0a      	ldr	r4, [pc, #40]	@ (8000b94 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000b6a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b6c:	e001      	b.n	8000b72 <LoopFillZerobss>

08000b6e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b6e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b70:	3204      	adds	r2, #4

08000b72 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b72:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b74:	d3fb      	bcc.n	8000b6e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000b76:	f006 fc9d 	bl	80074b4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000b7a:	f7ff fb2d 	bl	80001d8 <main>
  bx  lr    
 8000b7e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000b80:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000b84:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b88:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000b8c:	08007524 	.word	0x08007524
  ldr r2, =_sbss
 8000b90:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000b94:	200009b0 	.word	0x200009b0

08000b98 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000b98:	e7fe      	b.n	8000b98 <ADC_IRQHandler>
	...

08000b9c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000ba0:	4b0e      	ldr	r3, [pc, #56]	@ (8000bdc <HAL_Init+0x40>)
 8000ba2:	681b      	ldr	r3, [r3, #0]
 8000ba4:	4a0d      	ldr	r2, [pc, #52]	@ (8000bdc <HAL_Init+0x40>)
 8000ba6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000baa:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000bac:	4b0b      	ldr	r3, [pc, #44]	@ (8000bdc <HAL_Init+0x40>)
 8000bae:	681b      	ldr	r3, [r3, #0]
 8000bb0:	4a0a      	ldr	r2, [pc, #40]	@ (8000bdc <HAL_Init+0x40>)
 8000bb2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000bb6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000bb8:	4b08      	ldr	r3, [pc, #32]	@ (8000bdc <HAL_Init+0x40>)
 8000bba:	681b      	ldr	r3, [r3, #0]
 8000bbc:	4a07      	ldr	r2, [pc, #28]	@ (8000bdc <HAL_Init+0x40>)
 8000bbe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000bc2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000bc4:	2003      	movs	r0, #3
 8000bc6:	f000 f94f 	bl	8000e68 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000bca:	2000      	movs	r0, #0
 8000bcc:	f000 f808 	bl	8000be0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000bd0:	f7ff fd82 	bl	80006d8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000bd4:	2300      	movs	r3, #0
}
 8000bd6:	4618      	mov	r0, r3
 8000bd8:	bd80      	pop	{r7, pc}
 8000bda:	bf00      	nop
 8000bdc:	40023c00 	.word	0x40023c00

08000be0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000be0:	b580      	push	{r7, lr}
 8000be2:	b082      	sub	sp, #8
 8000be4:	af00      	add	r7, sp, #0
 8000be6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000be8:	4b12      	ldr	r3, [pc, #72]	@ (8000c34 <HAL_InitTick+0x54>)
 8000bea:	681a      	ldr	r2, [r3, #0]
 8000bec:	4b12      	ldr	r3, [pc, #72]	@ (8000c38 <HAL_InitTick+0x58>)
 8000bee:	781b      	ldrb	r3, [r3, #0]
 8000bf0:	4619      	mov	r1, r3
 8000bf2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000bf6:	fbb3 f3f1 	udiv	r3, r3, r1
 8000bfa:	fbb2 f3f3 	udiv	r3, r2, r3
 8000bfe:	4618      	mov	r0, r3
 8000c00:	f000 f967 	bl	8000ed2 <HAL_SYSTICK_Config>
 8000c04:	4603      	mov	r3, r0
 8000c06:	2b00      	cmp	r3, #0
 8000c08:	d001      	beq.n	8000c0e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000c0a:	2301      	movs	r3, #1
 8000c0c:	e00e      	b.n	8000c2c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	2b0f      	cmp	r3, #15
 8000c12:	d80a      	bhi.n	8000c2a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c14:	2200      	movs	r2, #0
 8000c16:	6879      	ldr	r1, [r7, #4]
 8000c18:	f04f 30ff 	mov.w	r0, #4294967295
 8000c1c:	f000 f92f 	bl	8000e7e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000c20:	4a06      	ldr	r2, [pc, #24]	@ (8000c3c <HAL_InitTick+0x5c>)
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000c26:	2300      	movs	r3, #0
 8000c28:	e000      	b.n	8000c2c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000c2a:	2301      	movs	r3, #1
}
 8000c2c:	4618      	mov	r0, r3
 8000c2e:	3708      	adds	r7, #8
 8000c30:	46bd      	mov	sp, r7
 8000c32:	bd80      	pop	{r7, pc}
 8000c34:	20000000 	.word	0x20000000
 8000c38:	20000008 	.word	0x20000008
 8000c3c:	20000004 	.word	0x20000004

08000c40 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c40:	b480      	push	{r7}
 8000c42:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000c44:	4b06      	ldr	r3, [pc, #24]	@ (8000c60 <HAL_IncTick+0x20>)
 8000c46:	781b      	ldrb	r3, [r3, #0]
 8000c48:	461a      	mov	r2, r3
 8000c4a:	4b06      	ldr	r3, [pc, #24]	@ (8000c64 <HAL_IncTick+0x24>)
 8000c4c:	681b      	ldr	r3, [r3, #0]
 8000c4e:	4413      	add	r3, r2
 8000c50:	4a04      	ldr	r2, [pc, #16]	@ (8000c64 <HAL_IncTick+0x24>)
 8000c52:	6013      	str	r3, [r2, #0]
}
 8000c54:	bf00      	nop
 8000c56:	46bd      	mov	sp, r7
 8000c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c5c:	4770      	bx	lr
 8000c5e:	bf00      	nop
 8000c60:	20000008 	.word	0x20000008
 8000c64:	200001f4 	.word	0x200001f4

08000c68 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c68:	b480      	push	{r7}
 8000c6a:	af00      	add	r7, sp, #0
  return uwTick;
 8000c6c:	4b03      	ldr	r3, [pc, #12]	@ (8000c7c <HAL_GetTick+0x14>)
 8000c6e:	681b      	ldr	r3, [r3, #0]
}
 8000c70:	4618      	mov	r0, r3
 8000c72:	46bd      	mov	sp, r7
 8000c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c78:	4770      	bx	lr
 8000c7a:	bf00      	nop
 8000c7c:	200001f4 	.word	0x200001f4

08000c80 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000c80:	b580      	push	{r7, lr}
 8000c82:	b084      	sub	sp, #16
 8000c84:	af00      	add	r7, sp, #0
 8000c86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000c88:	f7ff ffee 	bl	8000c68 <HAL_GetTick>
 8000c8c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000c92:	68fb      	ldr	r3, [r7, #12]
 8000c94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000c98:	d005      	beq.n	8000ca6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000c9a:	4b0a      	ldr	r3, [pc, #40]	@ (8000cc4 <HAL_Delay+0x44>)
 8000c9c:	781b      	ldrb	r3, [r3, #0]
 8000c9e:	461a      	mov	r2, r3
 8000ca0:	68fb      	ldr	r3, [r7, #12]
 8000ca2:	4413      	add	r3, r2
 8000ca4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000ca6:	bf00      	nop
 8000ca8:	f7ff ffde 	bl	8000c68 <HAL_GetTick>
 8000cac:	4602      	mov	r2, r0
 8000cae:	68bb      	ldr	r3, [r7, #8]
 8000cb0:	1ad3      	subs	r3, r2, r3
 8000cb2:	68fa      	ldr	r2, [r7, #12]
 8000cb4:	429a      	cmp	r2, r3
 8000cb6:	d8f7      	bhi.n	8000ca8 <HAL_Delay+0x28>
  {
  }
}
 8000cb8:	bf00      	nop
 8000cba:	bf00      	nop
 8000cbc:	3710      	adds	r7, #16
 8000cbe:	46bd      	mov	sp, r7
 8000cc0:	bd80      	pop	{r7, pc}
 8000cc2:	bf00      	nop
 8000cc4:	20000008 	.word	0x20000008

08000cc8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000cc8:	b480      	push	{r7}
 8000cca:	b085      	sub	sp, #20
 8000ccc:	af00      	add	r7, sp, #0
 8000cce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	f003 0307 	and.w	r3, r3, #7
 8000cd6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000cd8:	4b0c      	ldr	r3, [pc, #48]	@ (8000d0c <__NVIC_SetPriorityGrouping+0x44>)
 8000cda:	68db      	ldr	r3, [r3, #12]
 8000cdc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000cde:	68ba      	ldr	r2, [r7, #8]
 8000ce0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000ce4:	4013      	ands	r3, r2
 8000ce6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000ce8:	68fb      	ldr	r3, [r7, #12]
 8000cea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000cec:	68bb      	ldr	r3, [r7, #8]
 8000cee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000cf0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000cf4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000cf8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000cfa:	4a04      	ldr	r2, [pc, #16]	@ (8000d0c <__NVIC_SetPriorityGrouping+0x44>)
 8000cfc:	68bb      	ldr	r3, [r7, #8]
 8000cfe:	60d3      	str	r3, [r2, #12]
}
 8000d00:	bf00      	nop
 8000d02:	3714      	adds	r7, #20
 8000d04:	46bd      	mov	sp, r7
 8000d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d0a:	4770      	bx	lr
 8000d0c:	e000ed00 	.word	0xe000ed00

08000d10 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000d10:	b480      	push	{r7}
 8000d12:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d14:	4b04      	ldr	r3, [pc, #16]	@ (8000d28 <__NVIC_GetPriorityGrouping+0x18>)
 8000d16:	68db      	ldr	r3, [r3, #12]
 8000d18:	0a1b      	lsrs	r3, r3, #8
 8000d1a:	f003 0307 	and.w	r3, r3, #7
}
 8000d1e:	4618      	mov	r0, r3
 8000d20:	46bd      	mov	sp, r7
 8000d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d26:	4770      	bx	lr
 8000d28:	e000ed00 	.word	0xe000ed00

08000d2c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d2c:	b480      	push	{r7}
 8000d2e:	b083      	sub	sp, #12
 8000d30:	af00      	add	r7, sp, #0
 8000d32:	4603      	mov	r3, r0
 8000d34:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d3a:	2b00      	cmp	r3, #0
 8000d3c:	db0b      	blt.n	8000d56 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000d3e:	79fb      	ldrb	r3, [r7, #7]
 8000d40:	f003 021f 	and.w	r2, r3, #31
 8000d44:	4907      	ldr	r1, [pc, #28]	@ (8000d64 <__NVIC_EnableIRQ+0x38>)
 8000d46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d4a:	095b      	lsrs	r3, r3, #5
 8000d4c:	2001      	movs	r0, #1
 8000d4e:	fa00 f202 	lsl.w	r2, r0, r2
 8000d52:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000d56:	bf00      	nop
 8000d58:	370c      	adds	r7, #12
 8000d5a:	46bd      	mov	sp, r7
 8000d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d60:	4770      	bx	lr
 8000d62:	bf00      	nop
 8000d64:	e000e100 	.word	0xe000e100

08000d68 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000d68:	b480      	push	{r7}
 8000d6a:	b083      	sub	sp, #12
 8000d6c:	af00      	add	r7, sp, #0
 8000d6e:	4603      	mov	r3, r0
 8000d70:	6039      	str	r1, [r7, #0]
 8000d72:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d78:	2b00      	cmp	r3, #0
 8000d7a:	db0a      	blt.n	8000d92 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d7c:	683b      	ldr	r3, [r7, #0]
 8000d7e:	b2da      	uxtb	r2, r3
 8000d80:	490c      	ldr	r1, [pc, #48]	@ (8000db4 <__NVIC_SetPriority+0x4c>)
 8000d82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d86:	0112      	lsls	r2, r2, #4
 8000d88:	b2d2      	uxtb	r2, r2
 8000d8a:	440b      	add	r3, r1
 8000d8c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000d90:	e00a      	b.n	8000da8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d92:	683b      	ldr	r3, [r7, #0]
 8000d94:	b2da      	uxtb	r2, r3
 8000d96:	4908      	ldr	r1, [pc, #32]	@ (8000db8 <__NVIC_SetPriority+0x50>)
 8000d98:	79fb      	ldrb	r3, [r7, #7]
 8000d9a:	f003 030f 	and.w	r3, r3, #15
 8000d9e:	3b04      	subs	r3, #4
 8000da0:	0112      	lsls	r2, r2, #4
 8000da2:	b2d2      	uxtb	r2, r2
 8000da4:	440b      	add	r3, r1
 8000da6:	761a      	strb	r2, [r3, #24]
}
 8000da8:	bf00      	nop
 8000daa:	370c      	adds	r7, #12
 8000dac:	46bd      	mov	sp, r7
 8000dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db2:	4770      	bx	lr
 8000db4:	e000e100 	.word	0xe000e100
 8000db8:	e000ed00 	.word	0xe000ed00

08000dbc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000dbc:	b480      	push	{r7}
 8000dbe:	b089      	sub	sp, #36	@ 0x24
 8000dc0:	af00      	add	r7, sp, #0
 8000dc2:	60f8      	str	r0, [r7, #12]
 8000dc4:	60b9      	str	r1, [r7, #8]
 8000dc6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000dc8:	68fb      	ldr	r3, [r7, #12]
 8000dca:	f003 0307 	and.w	r3, r3, #7
 8000dce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000dd0:	69fb      	ldr	r3, [r7, #28]
 8000dd2:	f1c3 0307 	rsb	r3, r3, #7
 8000dd6:	2b04      	cmp	r3, #4
 8000dd8:	bf28      	it	cs
 8000dda:	2304      	movcs	r3, #4
 8000ddc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000dde:	69fb      	ldr	r3, [r7, #28]
 8000de0:	3304      	adds	r3, #4
 8000de2:	2b06      	cmp	r3, #6
 8000de4:	d902      	bls.n	8000dec <NVIC_EncodePriority+0x30>
 8000de6:	69fb      	ldr	r3, [r7, #28]
 8000de8:	3b03      	subs	r3, #3
 8000dea:	e000      	b.n	8000dee <NVIC_EncodePriority+0x32>
 8000dec:	2300      	movs	r3, #0
 8000dee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000df0:	f04f 32ff 	mov.w	r2, #4294967295
 8000df4:	69bb      	ldr	r3, [r7, #24]
 8000df6:	fa02 f303 	lsl.w	r3, r2, r3
 8000dfa:	43da      	mvns	r2, r3
 8000dfc:	68bb      	ldr	r3, [r7, #8]
 8000dfe:	401a      	ands	r2, r3
 8000e00:	697b      	ldr	r3, [r7, #20]
 8000e02:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e04:	f04f 31ff 	mov.w	r1, #4294967295
 8000e08:	697b      	ldr	r3, [r7, #20]
 8000e0a:	fa01 f303 	lsl.w	r3, r1, r3
 8000e0e:	43d9      	mvns	r1, r3
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e14:	4313      	orrs	r3, r2
         );
}
 8000e16:	4618      	mov	r0, r3
 8000e18:	3724      	adds	r7, #36	@ 0x24
 8000e1a:	46bd      	mov	sp, r7
 8000e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e20:	4770      	bx	lr
	...

08000e24 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000e24:	b580      	push	{r7, lr}
 8000e26:	b082      	sub	sp, #8
 8000e28:	af00      	add	r7, sp, #0
 8000e2a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	3b01      	subs	r3, #1
 8000e30:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000e34:	d301      	bcc.n	8000e3a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000e36:	2301      	movs	r3, #1
 8000e38:	e00f      	b.n	8000e5a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e3a:	4a0a      	ldr	r2, [pc, #40]	@ (8000e64 <SysTick_Config+0x40>)
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	3b01      	subs	r3, #1
 8000e40:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000e42:	210f      	movs	r1, #15
 8000e44:	f04f 30ff 	mov.w	r0, #4294967295
 8000e48:	f7ff ff8e 	bl	8000d68 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e4c:	4b05      	ldr	r3, [pc, #20]	@ (8000e64 <SysTick_Config+0x40>)
 8000e4e:	2200      	movs	r2, #0
 8000e50:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e52:	4b04      	ldr	r3, [pc, #16]	@ (8000e64 <SysTick_Config+0x40>)
 8000e54:	2207      	movs	r2, #7
 8000e56:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000e58:	2300      	movs	r3, #0
}
 8000e5a:	4618      	mov	r0, r3
 8000e5c:	3708      	adds	r7, #8
 8000e5e:	46bd      	mov	sp, r7
 8000e60:	bd80      	pop	{r7, pc}
 8000e62:	bf00      	nop
 8000e64:	e000e010 	.word	0xe000e010

08000e68 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	b082      	sub	sp, #8
 8000e6c:	af00      	add	r7, sp, #0
 8000e6e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000e70:	6878      	ldr	r0, [r7, #4]
 8000e72:	f7ff ff29 	bl	8000cc8 <__NVIC_SetPriorityGrouping>
}
 8000e76:	bf00      	nop
 8000e78:	3708      	adds	r7, #8
 8000e7a:	46bd      	mov	sp, r7
 8000e7c:	bd80      	pop	{r7, pc}

08000e7e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000e7e:	b580      	push	{r7, lr}
 8000e80:	b086      	sub	sp, #24
 8000e82:	af00      	add	r7, sp, #0
 8000e84:	4603      	mov	r3, r0
 8000e86:	60b9      	str	r1, [r7, #8]
 8000e88:	607a      	str	r2, [r7, #4]
 8000e8a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000e8c:	2300      	movs	r3, #0
 8000e8e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000e90:	f7ff ff3e 	bl	8000d10 <__NVIC_GetPriorityGrouping>
 8000e94:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000e96:	687a      	ldr	r2, [r7, #4]
 8000e98:	68b9      	ldr	r1, [r7, #8]
 8000e9a:	6978      	ldr	r0, [r7, #20]
 8000e9c:	f7ff ff8e 	bl	8000dbc <NVIC_EncodePriority>
 8000ea0:	4602      	mov	r2, r0
 8000ea2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ea6:	4611      	mov	r1, r2
 8000ea8:	4618      	mov	r0, r3
 8000eaa:	f7ff ff5d 	bl	8000d68 <__NVIC_SetPriority>
}
 8000eae:	bf00      	nop
 8000eb0:	3718      	adds	r7, #24
 8000eb2:	46bd      	mov	sp, r7
 8000eb4:	bd80      	pop	{r7, pc}

08000eb6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000eb6:	b580      	push	{r7, lr}
 8000eb8:	b082      	sub	sp, #8
 8000eba:	af00      	add	r7, sp, #0
 8000ebc:	4603      	mov	r3, r0
 8000ebe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000ec0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ec4:	4618      	mov	r0, r3
 8000ec6:	f7ff ff31 	bl	8000d2c <__NVIC_EnableIRQ>
}
 8000eca:	bf00      	nop
 8000ecc:	3708      	adds	r7, #8
 8000ece:	46bd      	mov	sp, r7
 8000ed0:	bd80      	pop	{r7, pc}

08000ed2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000ed2:	b580      	push	{r7, lr}
 8000ed4:	b082      	sub	sp, #8
 8000ed6:	af00      	add	r7, sp, #0
 8000ed8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000eda:	6878      	ldr	r0, [r7, #4]
 8000edc:	f7ff ffa2 	bl	8000e24 <SysTick_Config>
 8000ee0:	4603      	mov	r3, r0
}
 8000ee2:	4618      	mov	r0, r3
 8000ee4:	3708      	adds	r7, #8
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	bd80      	pop	{r7, pc}
	...

08000eec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000eec:	b480      	push	{r7}
 8000eee:	b089      	sub	sp, #36	@ 0x24
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	6078      	str	r0, [r7, #4]
 8000ef4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000ef6:	2300      	movs	r3, #0
 8000ef8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000efa:	2300      	movs	r3, #0
 8000efc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000efe:	2300      	movs	r3, #0
 8000f00:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000f02:	2300      	movs	r3, #0
 8000f04:	61fb      	str	r3, [r7, #28]
 8000f06:	e159      	b.n	80011bc <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000f08:	2201      	movs	r2, #1
 8000f0a:	69fb      	ldr	r3, [r7, #28]
 8000f0c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f10:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000f12:	683b      	ldr	r3, [r7, #0]
 8000f14:	681b      	ldr	r3, [r3, #0]
 8000f16:	697a      	ldr	r2, [r7, #20]
 8000f18:	4013      	ands	r3, r2
 8000f1a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000f1c:	693a      	ldr	r2, [r7, #16]
 8000f1e:	697b      	ldr	r3, [r7, #20]
 8000f20:	429a      	cmp	r2, r3
 8000f22:	f040 8148 	bne.w	80011b6 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000f26:	683b      	ldr	r3, [r7, #0]
 8000f28:	685b      	ldr	r3, [r3, #4]
 8000f2a:	f003 0303 	and.w	r3, r3, #3
 8000f2e:	2b01      	cmp	r3, #1
 8000f30:	d005      	beq.n	8000f3e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f32:	683b      	ldr	r3, [r7, #0]
 8000f34:	685b      	ldr	r3, [r3, #4]
 8000f36:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000f3a:	2b02      	cmp	r3, #2
 8000f3c:	d130      	bne.n	8000fa0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	689b      	ldr	r3, [r3, #8]
 8000f42:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000f44:	69fb      	ldr	r3, [r7, #28]
 8000f46:	005b      	lsls	r3, r3, #1
 8000f48:	2203      	movs	r2, #3
 8000f4a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f4e:	43db      	mvns	r3, r3
 8000f50:	69ba      	ldr	r2, [r7, #24]
 8000f52:	4013      	ands	r3, r2
 8000f54:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000f56:	683b      	ldr	r3, [r7, #0]
 8000f58:	68da      	ldr	r2, [r3, #12]
 8000f5a:	69fb      	ldr	r3, [r7, #28]
 8000f5c:	005b      	lsls	r3, r3, #1
 8000f5e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f62:	69ba      	ldr	r2, [r7, #24]
 8000f64:	4313      	orrs	r3, r2
 8000f66:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	69ba      	ldr	r2, [r7, #24]
 8000f6c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	685b      	ldr	r3, [r3, #4]
 8000f72:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000f74:	2201      	movs	r2, #1
 8000f76:	69fb      	ldr	r3, [r7, #28]
 8000f78:	fa02 f303 	lsl.w	r3, r2, r3
 8000f7c:	43db      	mvns	r3, r3
 8000f7e:	69ba      	ldr	r2, [r7, #24]
 8000f80:	4013      	ands	r3, r2
 8000f82:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000f84:	683b      	ldr	r3, [r7, #0]
 8000f86:	685b      	ldr	r3, [r3, #4]
 8000f88:	091b      	lsrs	r3, r3, #4
 8000f8a:	f003 0201 	and.w	r2, r3, #1
 8000f8e:	69fb      	ldr	r3, [r7, #28]
 8000f90:	fa02 f303 	lsl.w	r3, r2, r3
 8000f94:	69ba      	ldr	r2, [r7, #24]
 8000f96:	4313      	orrs	r3, r2
 8000f98:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	69ba      	ldr	r2, [r7, #24]
 8000f9e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000fa0:	683b      	ldr	r3, [r7, #0]
 8000fa2:	685b      	ldr	r3, [r3, #4]
 8000fa4:	f003 0303 	and.w	r3, r3, #3
 8000fa8:	2b03      	cmp	r3, #3
 8000faa:	d017      	beq.n	8000fdc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	68db      	ldr	r3, [r3, #12]
 8000fb0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000fb2:	69fb      	ldr	r3, [r7, #28]
 8000fb4:	005b      	lsls	r3, r3, #1
 8000fb6:	2203      	movs	r2, #3
 8000fb8:	fa02 f303 	lsl.w	r3, r2, r3
 8000fbc:	43db      	mvns	r3, r3
 8000fbe:	69ba      	ldr	r2, [r7, #24]
 8000fc0:	4013      	ands	r3, r2
 8000fc2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000fc4:	683b      	ldr	r3, [r7, #0]
 8000fc6:	689a      	ldr	r2, [r3, #8]
 8000fc8:	69fb      	ldr	r3, [r7, #28]
 8000fca:	005b      	lsls	r3, r3, #1
 8000fcc:	fa02 f303 	lsl.w	r3, r2, r3
 8000fd0:	69ba      	ldr	r2, [r7, #24]
 8000fd2:	4313      	orrs	r3, r2
 8000fd4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	69ba      	ldr	r2, [r7, #24]
 8000fda:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000fdc:	683b      	ldr	r3, [r7, #0]
 8000fde:	685b      	ldr	r3, [r3, #4]
 8000fe0:	f003 0303 	and.w	r3, r3, #3
 8000fe4:	2b02      	cmp	r3, #2
 8000fe6:	d123      	bne.n	8001030 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000fe8:	69fb      	ldr	r3, [r7, #28]
 8000fea:	08da      	lsrs	r2, r3, #3
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	3208      	adds	r2, #8
 8000ff0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ff4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000ff6:	69fb      	ldr	r3, [r7, #28]
 8000ff8:	f003 0307 	and.w	r3, r3, #7
 8000ffc:	009b      	lsls	r3, r3, #2
 8000ffe:	220f      	movs	r2, #15
 8001000:	fa02 f303 	lsl.w	r3, r2, r3
 8001004:	43db      	mvns	r3, r3
 8001006:	69ba      	ldr	r2, [r7, #24]
 8001008:	4013      	ands	r3, r2
 800100a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800100c:	683b      	ldr	r3, [r7, #0]
 800100e:	691a      	ldr	r2, [r3, #16]
 8001010:	69fb      	ldr	r3, [r7, #28]
 8001012:	f003 0307 	and.w	r3, r3, #7
 8001016:	009b      	lsls	r3, r3, #2
 8001018:	fa02 f303 	lsl.w	r3, r2, r3
 800101c:	69ba      	ldr	r2, [r7, #24]
 800101e:	4313      	orrs	r3, r2
 8001020:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001022:	69fb      	ldr	r3, [r7, #28]
 8001024:	08da      	lsrs	r2, r3, #3
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	3208      	adds	r2, #8
 800102a:	69b9      	ldr	r1, [r7, #24]
 800102c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001036:	69fb      	ldr	r3, [r7, #28]
 8001038:	005b      	lsls	r3, r3, #1
 800103a:	2203      	movs	r2, #3
 800103c:	fa02 f303 	lsl.w	r3, r2, r3
 8001040:	43db      	mvns	r3, r3
 8001042:	69ba      	ldr	r2, [r7, #24]
 8001044:	4013      	ands	r3, r2
 8001046:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001048:	683b      	ldr	r3, [r7, #0]
 800104a:	685b      	ldr	r3, [r3, #4]
 800104c:	f003 0203 	and.w	r2, r3, #3
 8001050:	69fb      	ldr	r3, [r7, #28]
 8001052:	005b      	lsls	r3, r3, #1
 8001054:	fa02 f303 	lsl.w	r3, r2, r3
 8001058:	69ba      	ldr	r2, [r7, #24]
 800105a:	4313      	orrs	r3, r2
 800105c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	69ba      	ldr	r2, [r7, #24]
 8001062:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001064:	683b      	ldr	r3, [r7, #0]
 8001066:	685b      	ldr	r3, [r3, #4]
 8001068:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800106c:	2b00      	cmp	r3, #0
 800106e:	f000 80a2 	beq.w	80011b6 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001072:	2300      	movs	r3, #0
 8001074:	60fb      	str	r3, [r7, #12]
 8001076:	4b57      	ldr	r3, [pc, #348]	@ (80011d4 <HAL_GPIO_Init+0x2e8>)
 8001078:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800107a:	4a56      	ldr	r2, [pc, #344]	@ (80011d4 <HAL_GPIO_Init+0x2e8>)
 800107c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001080:	6453      	str	r3, [r2, #68]	@ 0x44
 8001082:	4b54      	ldr	r3, [pc, #336]	@ (80011d4 <HAL_GPIO_Init+0x2e8>)
 8001084:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001086:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800108a:	60fb      	str	r3, [r7, #12]
 800108c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800108e:	4a52      	ldr	r2, [pc, #328]	@ (80011d8 <HAL_GPIO_Init+0x2ec>)
 8001090:	69fb      	ldr	r3, [r7, #28]
 8001092:	089b      	lsrs	r3, r3, #2
 8001094:	3302      	adds	r3, #2
 8001096:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800109a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800109c:	69fb      	ldr	r3, [r7, #28]
 800109e:	f003 0303 	and.w	r3, r3, #3
 80010a2:	009b      	lsls	r3, r3, #2
 80010a4:	220f      	movs	r2, #15
 80010a6:	fa02 f303 	lsl.w	r3, r2, r3
 80010aa:	43db      	mvns	r3, r3
 80010ac:	69ba      	ldr	r2, [r7, #24]
 80010ae:	4013      	ands	r3, r2
 80010b0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	4a49      	ldr	r2, [pc, #292]	@ (80011dc <HAL_GPIO_Init+0x2f0>)
 80010b6:	4293      	cmp	r3, r2
 80010b8:	d019      	beq.n	80010ee <HAL_GPIO_Init+0x202>
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	4a48      	ldr	r2, [pc, #288]	@ (80011e0 <HAL_GPIO_Init+0x2f4>)
 80010be:	4293      	cmp	r3, r2
 80010c0:	d013      	beq.n	80010ea <HAL_GPIO_Init+0x1fe>
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	4a47      	ldr	r2, [pc, #284]	@ (80011e4 <HAL_GPIO_Init+0x2f8>)
 80010c6:	4293      	cmp	r3, r2
 80010c8:	d00d      	beq.n	80010e6 <HAL_GPIO_Init+0x1fa>
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	4a46      	ldr	r2, [pc, #280]	@ (80011e8 <HAL_GPIO_Init+0x2fc>)
 80010ce:	4293      	cmp	r3, r2
 80010d0:	d007      	beq.n	80010e2 <HAL_GPIO_Init+0x1f6>
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	4a45      	ldr	r2, [pc, #276]	@ (80011ec <HAL_GPIO_Init+0x300>)
 80010d6:	4293      	cmp	r3, r2
 80010d8:	d101      	bne.n	80010de <HAL_GPIO_Init+0x1f2>
 80010da:	2304      	movs	r3, #4
 80010dc:	e008      	b.n	80010f0 <HAL_GPIO_Init+0x204>
 80010de:	2307      	movs	r3, #7
 80010e0:	e006      	b.n	80010f0 <HAL_GPIO_Init+0x204>
 80010e2:	2303      	movs	r3, #3
 80010e4:	e004      	b.n	80010f0 <HAL_GPIO_Init+0x204>
 80010e6:	2302      	movs	r3, #2
 80010e8:	e002      	b.n	80010f0 <HAL_GPIO_Init+0x204>
 80010ea:	2301      	movs	r3, #1
 80010ec:	e000      	b.n	80010f0 <HAL_GPIO_Init+0x204>
 80010ee:	2300      	movs	r3, #0
 80010f0:	69fa      	ldr	r2, [r7, #28]
 80010f2:	f002 0203 	and.w	r2, r2, #3
 80010f6:	0092      	lsls	r2, r2, #2
 80010f8:	4093      	lsls	r3, r2
 80010fa:	69ba      	ldr	r2, [r7, #24]
 80010fc:	4313      	orrs	r3, r2
 80010fe:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001100:	4935      	ldr	r1, [pc, #212]	@ (80011d8 <HAL_GPIO_Init+0x2ec>)
 8001102:	69fb      	ldr	r3, [r7, #28]
 8001104:	089b      	lsrs	r3, r3, #2
 8001106:	3302      	adds	r3, #2
 8001108:	69ba      	ldr	r2, [r7, #24]
 800110a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800110e:	4b38      	ldr	r3, [pc, #224]	@ (80011f0 <HAL_GPIO_Init+0x304>)
 8001110:	689b      	ldr	r3, [r3, #8]
 8001112:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001114:	693b      	ldr	r3, [r7, #16]
 8001116:	43db      	mvns	r3, r3
 8001118:	69ba      	ldr	r2, [r7, #24]
 800111a:	4013      	ands	r3, r2
 800111c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800111e:	683b      	ldr	r3, [r7, #0]
 8001120:	685b      	ldr	r3, [r3, #4]
 8001122:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001126:	2b00      	cmp	r3, #0
 8001128:	d003      	beq.n	8001132 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800112a:	69ba      	ldr	r2, [r7, #24]
 800112c:	693b      	ldr	r3, [r7, #16]
 800112e:	4313      	orrs	r3, r2
 8001130:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001132:	4a2f      	ldr	r2, [pc, #188]	@ (80011f0 <HAL_GPIO_Init+0x304>)
 8001134:	69bb      	ldr	r3, [r7, #24]
 8001136:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001138:	4b2d      	ldr	r3, [pc, #180]	@ (80011f0 <HAL_GPIO_Init+0x304>)
 800113a:	68db      	ldr	r3, [r3, #12]
 800113c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800113e:	693b      	ldr	r3, [r7, #16]
 8001140:	43db      	mvns	r3, r3
 8001142:	69ba      	ldr	r2, [r7, #24]
 8001144:	4013      	ands	r3, r2
 8001146:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001148:	683b      	ldr	r3, [r7, #0]
 800114a:	685b      	ldr	r3, [r3, #4]
 800114c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001150:	2b00      	cmp	r3, #0
 8001152:	d003      	beq.n	800115c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001154:	69ba      	ldr	r2, [r7, #24]
 8001156:	693b      	ldr	r3, [r7, #16]
 8001158:	4313      	orrs	r3, r2
 800115a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800115c:	4a24      	ldr	r2, [pc, #144]	@ (80011f0 <HAL_GPIO_Init+0x304>)
 800115e:	69bb      	ldr	r3, [r7, #24]
 8001160:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001162:	4b23      	ldr	r3, [pc, #140]	@ (80011f0 <HAL_GPIO_Init+0x304>)
 8001164:	685b      	ldr	r3, [r3, #4]
 8001166:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001168:	693b      	ldr	r3, [r7, #16]
 800116a:	43db      	mvns	r3, r3
 800116c:	69ba      	ldr	r2, [r7, #24]
 800116e:	4013      	ands	r3, r2
 8001170:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001172:	683b      	ldr	r3, [r7, #0]
 8001174:	685b      	ldr	r3, [r3, #4]
 8001176:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800117a:	2b00      	cmp	r3, #0
 800117c:	d003      	beq.n	8001186 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800117e:	69ba      	ldr	r2, [r7, #24]
 8001180:	693b      	ldr	r3, [r7, #16]
 8001182:	4313      	orrs	r3, r2
 8001184:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001186:	4a1a      	ldr	r2, [pc, #104]	@ (80011f0 <HAL_GPIO_Init+0x304>)
 8001188:	69bb      	ldr	r3, [r7, #24]
 800118a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800118c:	4b18      	ldr	r3, [pc, #96]	@ (80011f0 <HAL_GPIO_Init+0x304>)
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001192:	693b      	ldr	r3, [r7, #16]
 8001194:	43db      	mvns	r3, r3
 8001196:	69ba      	ldr	r2, [r7, #24]
 8001198:	4013      	ands	r3, r2
 800119a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800119c:	683b      	ldr	r3, [r7, #0]
 800119e:	685b      	ldr	r3, [r3, #4]
 80011a0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d003      	beq.n	80011b0 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80011a8:	69ba      	ldr	r2, [r7, #24]
 80011aa:	693b      	ldr	r3, [r7, #16]
 80011ac:	4313      	orrs	r3, r2
 80011ae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80011b0:	4a0f      	ldr	r2, [pc, #60]	@ (80011f0 <HAL_GPIO_Init+0x304>)
 80011b2:	69bb      	ldr	r3, [r7, #24]
 80011b4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80011b6:	69fb      	ldr	r3, [r7, #28]
 80011b8:	3301      	adds	r3, #1
 80011ba:	61fb      	str	r3, [r7, #28]
 80011bc:	69fb      	ldr	r3, [r7, #28]
 80011be:	2b0f      	cmp	r3, #15
 80011c0:	f67f aea2 	bls.w	8000f08 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80011c4:	bf00      	nop
 80011c6:	bf00      	nop
 80011c8:	3724      	adds	r7, #36	@ 0x24
 80011ca:	46bd      	mov	sp, r7
 80011cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d0:	4770      	bx	lr
 80011d2:	bf00      	nop
 80011d4:	40023800 	.word	0x40023800
 80011d8:	40013800 	.word	0x40013800
 80011dc:	40020000 	.word	0x40020000
 80011e0:	40020400 	.word	0x40020400
 80011e4:	40020800 	.word	0x40020800
 80011e8:	40020c00 	.word	0x40020c00
 80011ec:	40021000 	.word	0x40021000
 80011f0:	40013c00 	.word	0x40013c00

080011f4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80011f4:	b480      	push	{r7}
 80011f6:	b083      	sub	sp, #12
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	6078      	str	r0, [r7, #4]
 80011fc:	460b      	mov	r3, r1
 80011fe:	807b      	strh	r3, [r7, #2]
 8001200:	4613      	mov	r3, r2
 8001202:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001204:	787b      	ldrb	r3, [r7, #1]
 8001206:	2b00      	cmp	r3, #0
 8001208:	d003      	beq.n	8001212 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800120a:	887a      	ldrh	r2, [r7, #2]
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001210:	e003      	b.n	800121a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001212:	887b      	ldrh	r3, [r7, #2]
 8001214:	041a      	lsls	r2, r3, #16
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	619a      	str	r2, [r3, #24]
}
 800121a:	bf00      	nop
 800121c:	370c      	adds	r7, #12
 800121e:	46bd      	mov	sp, r7
 8001220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001224:	4770      	bx	lr

08001226 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001226:	b480      	push	{r7}
 8001228:	b085      	sub	sp, #20
 800122a:	af00      	add	r7, sp, #0
 800122c:	6078      	str	r0, [r7, #4]
 800122e:	460b      	mov	r3, r1
 8001230:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	695b      	ldr	r3, [r3, #20]
 8001236:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001238:	887a      	ldrh	r2, [r7, #2]
 800123a:	68fb      	ldr	r3, [r7, #12]
 800123c:	4013      	ands	r3, r2
 800123e:	041a      	lsls	r2, r3, #16
 8001240:	68fb      	ldr	r3, [r7, #12]
 8001242:	43d9      	mvns	r1, r3
 8001244:	887b      	ldrh	r3, [r7, #2]
 8001246:	400b      	ands	r3, r1
 8001248:	431a      	orrs	r2, r3
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	619a      	str	r2, [r3, #24]
}
 800124e:	bf00      	nop
 8001250:	3714      	adds	r7, #20
 8001252:	46bd      	mov	sp, r7
 8001254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001258:	4770      	bx	lr

0800125a <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800125a:	b590      	push	{r4, r7, lr}
 800125c:	b08b      	sub	sp, #44	@ 0x2c
 800125e:	af04      	add	r7, sp, #16
 8001260:	6078      	str	r0, [r7, #4]
 8001262:	4608      	mov	r0, r1
 8001264:	4611      	mov	r1, r2
 8001266:	461a      	mov	r2, r3
 8001268:	4603      	mov	r3, r0
 800126a:	70fb      	strb	r3, [r7, #3]
 800126c:	460b      	mov	r3, r1
 800126e:	70bb      	strb	r3, [r7, #2]
 8001270:	4613      	mov	r3, r2
 8001272:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HostCoreSpeed;
  uint32_t HCcharMps = mps;
 8001274:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8001276:	617b      	str	r3, [r7, #20]

  __HAL_LOCK(hhcd);
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 800127e:	2b01      	cmp	r3, #1
 8001280:	d101      	bne.n	8001286 <HAL_HCD_HC_Init+0x2c>
 8001282:	2302      	movs	r3, #2
 8001284:	e09d      	b.n	80013c2 <HAL_HCD_HC_Init+0x168>
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	2201      	movs	r2, #1
 800128a:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  hhcd->hc[ch_num].do_ping = 0U;
 800128e:	78fa      	ldrb	r2, [r7, #3]
 8001290:	6879      	ldr	r1, [r7, #4]
 8001292:	4613      	mov	r3, r2
 8001294:	011b      	lsls	r3, r3, #4
 8001296:	1a9b      	subs	r3, r3, r2
 8001298:	009b      	lsls	r3, r3, #2
 800129a:	440b      	add	r3, r1
 800129c:	3319      	adds	r3, #25
 800129e:	2200      	movs	r2, #0
 80012a0:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 80012a2:	78fa      	ldrb	r2, [r7, #3]
 80012a4:	6879      	ldr	r1, [r7, #4]
 80012a6:	4613      	mov	r3, r2
 80012a8:	011b      	lsls	r3, r3, #4
 80012aa:	1a9b      	subs	r3, r3, r2
 80012ac:	009b      	lsls	r3, r3, #2
 80012ae:	440b      	add	r3, r1
 80012b0:	3314      	adds	r3, #20
 80012b2:	787a      	ldrb	r2, [r7, #1]
 80012b4:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 80012b6:	78fa      	ldrb	r2, [r7, #3]
 80012b8:	6879      	ldr	r1, [r7, #4]
 80012ba:	4613      	mov	r3, r2
 80012bc:	011b      	lsls	r3, r3, #4
 80012be:	1a9b      	subs	r3, r3, r2
 80012c0:	009b      	lsls	r3, r3, #2
 80012c2:	440b      	add	r3, r1
 80012c4:	3315      	adds	r3, #21
 80012c6:	78fa      	ldrb	r2, [r7, #3]
 80012c8:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 80012ca:	78fa      	ldrb	r2, [r7, #3]
 80012cc:	6879      	ldr	r1, [r7, #4]
 80012ce:	4613      	mov	r3, r2
 80012d0:	011b      	lsls	r3, r3, #4
 80012d2:	1a9b      	subs	r3, r3, r2
 80012d4:	009b      	lsls	r3, r3, #2
 80012d6:	440b      	add	r3, r1
 80012d8:	3326      	adds	r3, #38	@ 0x26
 80012da:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 80012de:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 80012e0:	78fa      	ldrb	r2, [r7, #3]
 80012e2:	78bb      	ldrb	r3, [r7, #2]
 80012e4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80012e8:	b2d8      	uxtb	r0, r3
 80012ea:	6879      	ldr	r1, [r7, #4]
 80012ec:	4613      	mov	r3, r2
 80012ee:	011b      	lsls	r3, r3, #4
 80012f0:	1a9b      	subs	r3, r3, r2
 80012f2:	009b      	lsls	r3, r3, #2
 80012f4:	440b      	add	r3, r1
 80012f6:	3316      	adds	r3, #22
 80012f8:	4602      	mov	r2, r0
 80012fa:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 80012fc:	78fb      	ldrb	r3, [r7, #3]
 80012fe:	4619      	mov	r1, r3
 8001300:	6878      	ldr	r0, [r7, #4]
 8001302:	f000 fb82 	bl	8001a0a <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 8001306:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800130a:	2b00      	cmp	r3, #0
 800130c:	da0a      	bge.n	8001324 <HAL_HCD_HC_Init+0xca>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 800130e:	78fa      	ldrb	r2, [r7, #3]
 8001310:	6879      	ldr	r1, [r7, #4]
 8001312:	4613      	mov	r3, r2
 8001314:	011b      	lsls	r3, r3, #4
 8001316:	1a9b      	subs	r3, r3, r2
 8001318:	009b      	lsls	r3, r3, #2
 800131a:	440b      	add	r3, r1
 800131c:	3317      	adds	r3, #23
 800131e:	2201      	movs	r2, #1
 8001320:	701a      	strb	r2, [r3, #0]
 8001322:	e009      	b.n	8001338 <HAL_HCD_HC_Init+0xde>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8001324:	78fa      	ldrb	r2, [r7, #3]
 8001326:	6879      	ldr	r1, [r7, #4]
 8001328:	4613      	mov	r3, r2
 800132a:	011b      	lsls	r3, r3, #4
 800132c:	1a9b      	subs	r3, r3, r2
 800132e:	009b      	lsls	r3, r3, #2
 8001330:	440b      	add	r3, r1
 8001332:	3317      	adds	r3, #23
 8001334:	2200      	movs	r2, #0
 8001336:	701a      	strb	r2, [r3, #0]
  }

  HostCoreSpeed = USB_GetHostSpeed(hhcd->Instance);
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	4618      	mov	r0, r3
 800133e:	f003 fe2f 	bl	8004fa0 <USB_GetHostSpeed>
 8001342:	6138      	str	r0, [r7, #16]

  if (ep_type == EP_TYPE_ISOC)
 8001344:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001348:	2b01      	cmp	r3, #1
 800134a:	d10b      	bne.n	8001364 <HAL_HCD_HC_Init+0x10a>
  {
    /* FS device plugged to HS HUB */
    if ((speed == HCD_DEVICE_SPEED_FULL) && (HostCoreSpeed == HPRT0_PRTSPD_HIGH_SPEED))
 800134c:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001350:	2b01      	cmp	r3, #1
 8001352:	d107      	bne.n	8001364 <HAL_HCD_HC_Init+0x10a>
 8001354:	693b      	ldr	r3, [r7, #16]
 8001356:	2b00      	cmp	r3, #0
 8001358:	d104      	bne.n	8001364 <HAL_HCD_HC_Init+0x10a>
    {
      if (HCcharMps > ISO_SPLT_MPS)
 800135a:	697b      	ldr	r3, [r7, #20]
 800135c:	2bbc      	cmp	r3, #188	@ 0xbc
 800135e:	d901      	bls.n	8001364 <HAL_HCD_HC_Init+0x10a>
      {
        /* ISO Max Packet Size for Split mode */
        HCcharMps = ISO_SPLT_MPS;
 8001360:	23bc      	movs	r3, #188	@ 0xbc
 8001362:	617b      	str	r3, [r7, #20]
      }
    }
  }

  hhcd->hc[ch_num].speed = speed;
 8001364:	78fa      	ldrb	r2, [r7, #3]
 8001366:	6879      	ldr	r1, [r7, #4]
 8001368:	4613      	mov	r3, r2
 800136a:	011b      	lsls	r3, r3, #4
 800136c:	1a9b      	subs	r3, r3, r2
 800136e:	009b      	lsls	r3, r3, #2
 8001370:	440b      	add	r3, r1
 8001372:	3318      	adds	r3, #24
 8001374:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8001378:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 800137a:	78fa      	ldrb	r2, [r7, #3]
 800137c:	697b      	ldr	r3, [r7, #20]
 800137e:	b298      	uxth	r0, r3
 8001380:	6879      	ldr	r1, [r7, #4]
 8001382:	4613      	mov	r3, r2
 8001384:	011b      	lsls	r3, r3, #4
 8001386:	1a9b      	subs	r3, r3, r2
 8001388:	009b      	lsls	r3, r3, #2
 800138a:	440b      	add	r3, r1
 800138c:	3328      	adds	r3, #40	@ 0x28
 800138e:	4602      	mov	r2, r0
 8001390:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	6818      	ldr	r0, [r3, #0]
 8001396:	697b      	ldr	r3, [r7, #20]
 8001398:	b29b      	uxth	r3, r3
 800139a:	787c      	ldrb	r4, [r7, #1]
 800139c:	78ba      	ldrb	r2, [r7, #2]
 800139e:	78f9      	ldrb	r1, [r7, #3]
 80013a0:	9302      	str	r3, [sp, #8]
 80013a2:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80013a6:	9301      	str	r3, [sp, #4]
 80013a8:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80013ac:	9300      	str	r3, [sp, #0]
 80013ae:	4623      	mov	r3, r4
 80013b0:	f003 fe0e 	bl	8004fd0 <USB_HC_Init>
 80013b4:	4603      	mov	r3, r0
 80013b6:	73fb      	strb	r3, [r7, #15]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	2200      	movs	r2, #0
 80013bc:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 80013c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80013c2:	4618      	mov	r0, r3
 80013c4:	371c      	adds	r7, #28
 80013c6:	46bd      	mov	sp, r7
 80013c8:	bd90      	pop	{r4, r7, pc}
	...

080013cc <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b082      	sub	sp, #8
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	6078      	str	r0, [r7, #4]
 80013d4:	4608      	mov	r0, r1
 80013d6:	4611      	mov	r1, r2
 80013d8:	461a      	mov	r2, r3
 80013da:	4603      	mov	r3, r0
 80013dc:	70fb      	strb	r3, [r7, #3]
 80013de:	460b      	mov	r3, r1
 80013e0:	70bb      	strb	r3, [r7, #2]
 80013e2:	4613      	mov	r3, r2
 80013e4:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 80013e6:	78fa      	ldrb	r2, [r7, #3]
 80013e8:	6879      	ldr	r1, [r7, #4]
 80013ea:	4613      	mov	r3, r2
 80013ec:	011b      	lsls	r3, r3, #4
 80013ee:	1a9b      	subs	r3, r3, r2
 80013f0:	009b      	lsls	r3, r3, #2
 80013f2:	440b      	add	r3, r1
 80013f4:	3317      	adds	r3, #23
 80013f6:	78ba      	ldrb	r2, [r7, #2]
 80013f8:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 80013fa:	78fa      	ldrb	r2, [r7, #3]
 80013fc:	6879      	ldr	r1, [r7, #4]
 80013fe:	4613      	mov	r3, r2
 8001400:	011b      	lsls	r3, r3, #4
 8001402:	1a9b      	subs	r3, r3, r2
 8001404:	009b      	lsls	r3, r3, #2
 8001406:	440b      	add	r3, r1
 8001408:	3326      	adds	r3, #38	@ 0x26
 800140a:	787a      	ldrb	r2, [r7, #1]
 800140c:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 800140e:	7c3b      	ldrb	r3, [r7, #16]
 8001410:	2b00      	cmp	r3, #0
 8001412:	d114      	bne.n	800143e <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8001414:	78fa      	ldrb	r2, [r7, #3]
 8001416:	6879      	ldr	r1, [r7, #4]
 8001418:	4613      	mov	r3, r2
 800141a:	011b      	lsls	r3, r3, #4
 800141c:	1a9b      	subs	r3, r3, r2
 800141e:	009b      	lsls	r3, r3, #2
 8001420:	440b      	add	r3, r1
 8001422:	332a      	adds	r3, #42	@ 0x2a
 8001424:	2203      	movs	r2, #3
 8001426:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8001428:	78fa      	ldrb	r2, [r7, #3]
 800142a:	6879      	ldr	r1, [r7, #4]
 800142c:	4613      	mov	r3, r2
 800142e:	011b      	lsls	r3, r3, #4
 8001430:	1a9b      	subs	r3, r3, r2
 8001432:	009b      	lsls	r3, r3, #2
 8001434:	440b      	add	r3, r1
 8001436:	3319      	adds	r3, #25
 8001438:	7f3a      	ldrb	r2, [r7, #28]
 800143a:	701a      	strb	r2, [r3, #0]
 800143c:	e009      	b.n	8001452 <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800143e:	78fa      	ldrb	r2, [r7, #3]
 8001440:	6879      	ldr	r1, [r7, #4]
 8001442:	4613      	mov	r3, r2
 8001444:	011b      	lsls	r3, r3, #4
 8001446:	1a9b      	subs	r3, r3, r2
 8001448:	009b      	lsls	r3, r3, #2
 800144a:	440b      	add	r3, r1
 800144c:	332a      	adds	r3, #42	@ 0x2a
 800144e:	2202      	movs	r2, #2
 8001450:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8001452:	787b      	ldrb	r3, [r7, #1]
 8001454:	2b03      	cmp	r3, #3
 8001456:	f200 8102 	bhi.w	800165e <HAL_HCD_HC_SubmitRequest+0x292>
 800145a:	a201      	add	r2, pc, #4	@ (adr r2, 8001460 <HAL_HCD_HC_SubmitRequest+0x94>)
 800145c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001460:	08001471 	.word	0x08001471
 8001464:	08001649 	.word	0x08001649
 8001468:	08001535 	.word	0x08001535
 800146c:	080015bf 	.word	0x080015bf
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 8001470:	7c3b      	ldrb	r3, [r7, #16]
 8001472:	2b01      	cmp	r3, #1
 8001474:	f040 80f5 	bne.w	8001662 <HAL_HCD_HC_SubmitRequest+0x296>
      {
        if (direction == 0U)
 8001478:	78bb      	ldrb	r3, [r7, #2]
 800147a:	2b00      	cmp	r3, #0
 800147c:	d12d      	bne.n	80014da <HAL_HCD_HC_SubmitRequest+0x10e>
        {
          if (length == 0U)
 800147e:	8b3b      	ldrh	r3, [r7, #24]
 8001480:	2b00      	cmp	r3, #0
 8001482:	d109      	bne.n	8001498 <HAL_HCD_HC_SubmitRequest+0xcc>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 8001484:	78fa      	ldrb	r2, [r7, #3]
 8001486:	6879      	ldr	r1, [r7, #4]
 8001488:	4613      	mov	r3, r2
 800148a:	011b      	lsls	r3, r3, #4
 800148c:	1a9b      	subs	r3, r3, r2
 800148e:	009b      	lsls	r3, r3, #2
 8001490:	440b      	add	r3, r1
 8001492:	333d      	adds	r3, #61	@ 0x3d
 8001494:	2201      	movs	r2, #1
 8001496:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 8001498:	78fa      	ldrb	r2, [r7, #3]
 800149a:	6879      	ldr	r1, [r7, #4]
 800149c:	4613      	mov	r3, r2
 800149e:	011b      	lsls	r3, r3, #4
 80014a0:	1a9b      	subs	r3, r3, r2
 80014a2:	009b      	lsls	r3, r3, #2
 80014a4:	440b      	add	r3, r1
 80014a6:	333d      	adds	r3, #61	@ 0x3d
 80014a8:	781b      	ldrb	r3, [r3, #0]
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d10a      	bne.n	80014c4 <HAL_HCD_HC_SubmitRequest+0xf8>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80014ae:	78fa      	ldrb	r2, [r7, #3]
 80014b0:	6879      	ldr	r1, [r7, #4]
 80014b2:	4613      	mov	r3, r2
 80014b4:	011b      	lsls	r3, r3, #4
 80014b6:	1a9b      	subs	r3, r3, r2
 80014b8:	009b      	lsls	r3, r3, #2
 80014ba:	440b      	add	r3, r1
 80014bc:	332a      	adds	r3, #42	@ 0x2a
 80014be:	2200      	movs	r2, #0
 80014c0:	701a      	strb	r2, [r3, #0]
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
            }
          }
        }
      }
      break;
 80014c2:	e0ce      	b.n	8001662 <HAL_HCD_HC_SubmitRequest+0x296>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80014c4:	78fa      	ldrb	r2, [r7, #3]
 80014c6:	6879      	ldr	r1, [r7, #4]
 80014c8:	4613      	mov	r3, r2
 80014ca:	011b      	lsls	r3, r3, #4
 80014cc:	1a9b      	subs	r3, r3, r2
 80014ce:	009b      	lsls	r3, r3, #2
 80014d0:	440b      	add	r3, r1
 80014d2:	332a      	adds	r3, #42	@ 0x2a
 80014d4:	2202      	movs	r2, #2
 80014d6:	701a      	strb	r2, [r3, #0]
      break;
 80014d8:	e0c3      	b.n	8001662 <HAL_HCD_HC_SubmitRequest+0x296>
          if (hhcd->hc[ch_num].do_ssplit == 1U)
 80014da:	78fa      	ldrb	r2, [r7, #3]
 80014dc:	6879      	ldr	r1, [r7, #4]
 80014de:	4613      	mov	r3, r2
 80014e0:	011b      	lsls	r3, r3, #4
 80014e2:	1a9b      	subs	r3, r3, r2
 80014e4:	009b      	lsls	r3, r3, #2
 80014e6:	440b      	add	r3, r1
 80014e8:	331a      	adds	r3, #26
 80014ea:	781b      	ldrb	r3, [r3, #0]
 80014ec:	2b01      	cmp	r3, #1
 80014ee:	f040 80b8 	bne.w	8001662 <HAL_HCD_HC_SubmitRequest+0x296>
            if (hhcd->hc[ch_num].toggle_in == 0U)
 80014f2:	78fa      	ldrb	r2, [r7, #3]
 80014f4:	6879      	ldr	r1, [r7, #4]
 80014f6:	4613      	mov	r3, r2
 80014f8:	011b      	lsls	r3, r3, #4
 80014fa:	1a9b      	subs	r3, r3, r2
 80014fc:	009b      	lsls	r3, r3, #2
 80014fe:	440b      	add	r3, r1
 8001500:	333c      	adds	r3, #60	@ 0x3c
 8001502:	781b      	ldrb	r3, [r3, #0]
 8001504:	2b00      	cmp	r3, #0
 8001506:	d10a      	bne.n	800151e <HAL_HCD_HC_SubmitRequest+0x152>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001508:	78fa      	ldrb	r2, [r7, #3]
 800150a:	6879      	ldr	r1, [r7, #4]
 800150c:	4613      	mov	r3, r2
 800150e:	011b      	lsls	r3, r3, #4
 8001510:	1a9b      	subs	r3, r3, r2
 8001512:	009b      	lsls	r3, r3, #2
 8001514:	440b      	add	r3, r1
 8001516:	332a      	adds	r3, #42	@ 0x2a
 8001518:	2200      	movs	r2, #0
 800151a:	701a      	strb	r2, [r3, #0]
      break;
 800151c:	e0a1      	b.n	8001662 <HAL_HCD_HC_SubmitRequest+0x296>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800151e:	78fa      	ldrb	r2, [r7, #3]
 8001520:	6879      	ldr	r1, [r7, #4]
 8001522:	4613      	mov	r3, r2
 8001524:	011b      	lsls	r3, r3, #4
 8001526:	1a9b      	subs	r3, r3, r2
 8001528:	009b      	lsls	r3, r3, #2
 800152a:	440b      	add	r3, r1
 800152c:	332a      	adds	r3, #42	@ 0x2a
 800152e:	2202      	movs	r2, #2
 8001530:	701a      	strb	r2, [r3, #0]
      break;
 8001532:	e096      	b.n	8001662 <HAL_HCD_HC_SubmitRequest+0x296>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8001534:	78bb      	ldrb	r3, [r7, #2]
 8001536:	2b00      	cmp	r3, #0
 8001538:	d120      	bne.n	800157c <HAL_HCD_HC_SubmitRequest+0x1b0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 800153a:	78fa      	ldrb	r2, [r7, #3]
 800153c:	6879      	ldr	r1, [r7, #4]
 800153e:	4613      	mov	r3, r2
 8001540:	011b      	lsls	r3, r3, #4
 8001542:	1a9b      	subs	r3, r3, r2
 8001544:	009b      	lsls	r3, r3, #2
 8001546:	440b      	add	r3, r1
 8001548:	333d      	adds	r3, #61	@ 0x3d
 800154a:	781b      	ldrb	r3, [r3, #0]
 800154c:	2b00      	cmp	r3, #0
 800154e:	d10a      	bne.n	8001566 <HAL_HCD_HC_SubmitRequest+0x19a>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001550:	78fa      	ldrb	r2, [r7, #3]
 8001552:	6879      	ldr	r1, [r7, #4]
 8001554:	4613      	mov	r3, r2
 8001556:	011b      	lsls	r3, r3, #4
 8001558:	1a9b      	subs	r3, r3, r2
 800155a:	009b      	lsls	r3, r3, #2
 800155c:	440b      	add	r3, r1
 800155e:	332a      	adds	r3, #42	@ 0x2a
 8001560:	2200      	movs	r2, #0
 8001562:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8001564:	e07e      	b.n	8001664 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001566:	78fa      	ldrb	r2, [r7, #3]
 8001568:	6879      	ldr	r1, [r7, #4]
 800156a:	4613      	mov	r3, r2
 800156c:	011b      	lsls	r3, r3, #4
 800156e:	1a9b      	subs	r3, r3, r2
 8001570:	009b      	lsls	r3, r3, #2
 8001572:	440b      	add	r3, r1
 8001574:	332a      	adds	r3, #42	@ 0x2a
 8001576:	2202      	movs	r2, #2
 8001578:	701a      	strb	r2, [r3, #0]
      break;
 800157a:	e073      	b.n	8001664 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 800157c:	78fa      	ldrb	r2, [r7, #3]
 800157e:	6879      	ldr	r1, [r7, #4]
 8001580:	4613      	mov	r3, r2
 8001582:	011b      	lsls	r3, r3, #4
 8001584:	1a9b      	subs	r3, r3, r2
 8001586:	009b      	lsls	r3, r3, #2
 8001588:	440b      	add	r3, r1
 800158a:	333c      	adds	r3, #60	@ 0x3c
 800158c:	781b      	ldrb	r3, [r3, #0]
 800158e:	2b00      	cmp	r3, #0
 8001590:	d10a      	bne.n	80015a8 <HAL_HCD_HC_SubmitRequest+0x1dc>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001592:	78fa      	ldrb	r2, [r7, #3]
 8001594:	6879      	ldr	r1, [r7, #4]
 8001596:	4613      	mov	r3, r2
 8001598:	011b      	lsls	r3, r3, #4
 800159a:	1a9b      	subs	r3, r3, r2
 800159c:	009b      	lsls	r3, r3, #2
 800159e:	440b      	add	r3, r1
 80015a0:	332a      	adds	r3, #42	@ 0x2a
 80015a2:	2200      	movs	r2, #0
 80015a4:	701a      	strb	r2, [r3, #0]
      break;
 80015a6:	e05d      	b.n	8001664 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80015a8:	78fa      	ldrb	r2, [r7, #3]
 80015aa:	6879      	ldr	r1, [r7, #4]
 80015ac:	4613      	mov	r3, r2
 80015ae:	011b      	lsls	r3, r3, #4
 80015b0:	1a9b      	subs	r3, r3, r2
 80015b2:	009b      	lsls	r3, r3, #2
 80015b4:	440b      	add	r3, r1
 80015b6:	332a      	adds	r3, #42	@ 0x2a
 80015b8:	2202      	movs	r2, #2
 80015ba:	701a      	strb	r2, [r3, #0]
      break;
 80015bc:	e052      	b.n	8001664 <HAL_HCD_HC_SubmitRequest+0x298>
    case EP_TYPE_INTR:
      if (direction == 0U)
 80015be:	78bb      	ldrb	r3, [r7, #2]
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d120      	bne.n	8001606 <HAL_HCD_HC_SubmitRequest+0x23a>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80015c4:	78fa      	ldrb	r2, [r7, #3]
 80015c6:	6879      	ldr	r1, [r7, #4]
 80015c8:	4613      	mov	r3, r2
 80015ca:	011b      	lsls	r3, r3, #4
 80015cc:	1a9b      	subs	r3, r3, r2
 80015ce:	009b      	lsls	r3, r3, #2
 80015d0:	440b      	add	r3, r1
 80015d2:	333d      	adds	r3, #61	@ 0x3d
 80015d4:	781b      	ldrb	r3, [r3, #0]
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d10a      	bne.n	80015f0 <HAL_HCD_HC_SubmitRequest+0x224>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80015da:	78fa      	ldrb	r2, [r7, #3]
 80015dc:	6879      	ldr	r1, [r7, #4]
 80015de:	4613      	mov	r3, r2
 80015e0:	011b      	lsls	r3, r3, #4
 80015e2:	1a9b      	subs	r3, r3, r2
 80015e4:	009b      	lsls	r3, r3, #2
 80015e6:	440b      	add	r3, r1
 80015e8:	332a      	adds	r3, #42	@ 0x2a
 80015ea:	2200      	movs	r2, #0
 80015ec:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 80015ee:	e039      	b.n	8001664 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80015f0:	78fa      	ldrb	r2, [r7, #3]
 80015f2:	6879      	ldr	r1, [r7, #4]
 80015f4:	4613      	mov	r3, r2
 80015f6:	011b      	lsls	r3, r3, #4
 80015f8:	1a9b      	subs	r3, r3, r2
 80015fa:	009b      	lsls	r3, r3, #2
 80015fc:	440b      	add	r3, r1
 80015fe:	332a      	adds	r3, #42	@ 0x2a
 8001600:	2202      	movs	r2, #2
 8001602:	701a      	strb	r2, [r3, #0]
      break;
 8001604:	e02e      	b.n	8001664 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8001606:	78fa      	ldrb	r2, [r7, #3]
 8001608:	6879      	ldr	r1, [r7, #4]
 800160a:	4613      	mov	r3, r2
 800160c:	011b      	lsls	r3, r3, #4
 800160e:	1a9b      	subs	r3, r3, r2
 8001610:	009b      	lsls	r3, r3, #2
 8001612:	440b      	add	r3, r1
 8001614:	333c      	adds	r3, #60	@ 0x3c
 8001616:	781b      	ldrb	r3, [r3, #0]
 8001618:	2b00      	cmp	r3, #0
 800161a:	d10a      	bne.n	8001632 <HAL_HCD_HC_SubmitRequest+0x266>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800161c:	78fa      	ldrb	r2, [r7, #3]
 800161e:	6879      	ldr	r1, [r7, #4]
 8001620:	4613      	mov	r3, r2
 8001622:	011b      	lsls	r3, r3, #4
 8001624:	1a9b      	subs	r3, r3, r2
 8001626:	009b      	lsls	r3, r3, #2
 8001628:	440b      	add	r3, r1
 800162a:	332a      	adds	r3, #42	@ 0x2a
 800162c:	2200      	movs	r2, #0
 800162e:	701a      	strb	r2, [r3, #0]
      break;
 8001630:	e018      	b.n	8001664 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001632:	78fa      	ldrb	r2, [r7, #3]
 8001634:	6879      	ldr	r1, [r7, #4]
 8001636:	4613      	mov	r3, r2
 8001638:	011b      	lsls	r3, r3, #4
 800163a:	1a9b      	subs	r3, r3, r2
 800163c:	009b      	lsls	r3, r3, #2
 800163e:	440b      	add	r3, r1
 8001640:	332a      	adds	r3, #42	@ 0x2a
 8001642:	2202      	movs	r2, #2
 8001644:	701a      	strb	r2, [r3, #0]
      break;
 8001646:	e00d      	b.n	8001664 <HAL_HCD_HC_SubmitRequest+0x298>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001648:	78fa      	ldrb	r2, [r7, #3]
 800164a:	6879      	ldr	r1, [r7, #4]
 800164c:	4613      	mov	r3, r2
 800164e:	011b      	lsls	r3, r3, #4
 8001650:	1a9b      	subs	r3, r3, r2
 8001652:	009b      	lsls	r3, r3, #2
 8001654:	440b      	add	r3, r1
 8001656:	332a      	adds	r3, #42	@ 0x2a
 8001658:	2200      	movs	r2, #0
 800165a:	701a      	strb	r2, [r3, #0]
      break;
 800165c:	e002      	b.n	8001664 <HAL_HCD_HC_SubmitRequest+0x298>

    default:
      break;
 800165e:	bf00      	nop
 8001660:	e000      	b.n	8001664 <HAL_HCD_HC_SubmitRequest+0x298>
      break;
 8001662:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8001664:	78fa      	ldrb	r2, [r7, #3]
 8001666:	6879      	ldr	r1, [r7, #4]
 8001668:	4613      	mov	r3, r2
 800166a:	011b      	lsls	r3, r3, #4
 800166c:	1a9b      	subs	r3, r3, r2
 800166e:	009b      	lsls	r3, r3, #2
 8001670:	440b      	add	r3, r1
 8001672:	332c      	adds	r3, #44	@ 0x2c
 8001674:	697a      	ldr	r2, [r7, #20]
 8001676:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8001678:	78fa      	ldrb	r2, [r7, #3]
 800167a:	8b39      	ldrh	r1, [r7, #24]
 800167c:	6878      	ldr	r0, [r7, #4]
 800167e:	4613      	mov	r3, r2
 8001680:	011b      	lsls	r3, r3, #4
 8001682:	1a9b      	subs	r3, r3, r2
 8001684:	009b      	lsls	r3, r3, #2
 8001686:	4403      	add	r3, r0
 8001688:	3334      	adds	r3, #52	@ 0x34
 800168a:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 800168c:	78fa      	ldrb	r2, [r7, #3]
 800168e:	6879      	ldr	r1, [r7, #4]
 8001690:	4613      	mov	r3, r2
 8001692:	011b      	lsls	r3, r3, #4
 8001694:	1a9b      	subs	r3, r3, r2
 8001696:	009b      	lsls	r3, r3, #2
 8001698:	440b      	add	r3, r1
 800169a:	334c      	adds	r3, #76	@ 0x4c
 800169c:	2200      	movs	r2, #0
 800169e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 80016a0:	78fa      	ldrb	r2, [r7, #3]
 80016a2:	6879      	ldr	r1, [r7, #4]
 80016a4:	4613      	mov	r3, r2
 80016a6:	011b      	lsls	r3, r3, #4
 80016a8:	1a9b      	subs	r3, r3, r2
 80016aa:	009b      	lsls	r3, r3, #2
 80016ac:	440b      	add	r3, r1
 80016ae:	3338      	adds	r3, #56	@ 0x38
 80016b0:	2200      	movs	r2, #0
 80016b2:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 80016b4:	78fa      	ldrb	r2, [r7, #3]
 80016b6:	6879      	ldr	r1, [r7, #4]
 80016b8:	4613      	mov	r3, r2
 80016ba:	011b      	lsls	r3, r3, #4
 80016bc:	1a9b      	subs	r3, r3, r2
 80016be:	009b      	lsls	r3, r3, #2
 80016c0:	440b      	add	r3, r1
 80016c2:	3315      	adds	r3, #21
 80016c4:	78fa      	ldrb	r2, [r7, #3]
 80016c6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 80016c8:	78fa      	ldrb	r2, [r7, #3]
 80016ca:	6879      	ldr	r1, [r7, #4]
 80016cc:	4613      	mov	r3, r2
 80016ce:	011b      	lsls	r3, r3, #4
 80016d0:	1a9b      	subs	r3, r3, r2
 80016d2:	009b      	lsls	r3, r3, #2
 80016d4:	440b      	add	r3, r1
 80016d6:	334d      	adds	r3, #77	@ 0x4d
 80016d8:	2200      	movs	r2, #0
 80016da:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	6818      	ldr	r0, [r3, #0]
 80016e0:	78fa      	ldrb	r2, [r7, #3]
 80016e2:	4613      	mov	r3, r2
 80016e4:	011b      	lsls	r3, r3, #4
 80016e6:	1a9b      	subs	r3, r3, r2
 80016e8:	009b      	lsls	r3, r3, #2
 80016ea:	3310      	adds	r3, #16
 80016ec:	687a      	ldr	r2, [r7, #4]
 80016ee:	4413      	add	r3, r2
 80016f0:	1d19      	adds	r1, r3, #4
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	799b      	ldrb	r3, [r3, #6]
 80016f6:	461a      	mov	r2, r3
 80016f8:	f003 fd80 	bl	80051fc <USB_HC_StartXfer>
 80016fc:	4603      	mov	r3, r0
}
 80016fe:	4618      	mov	r0, r3
 8001700:	3708      	adds	r7, #8
 8001702:	46bd      	mov	sp, r7
 8001704:	bd80      	pop	{r7, pc}
 8001706:	bf00      	nop

08001708 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	b086      	sub	sp, #24
 800170c:	af00      	add	r7, sp, #0
 800170e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001716:	693b      	ldr	r3, [r7, #16]
 8001718:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	4618      	mov	r0, r3
 8001720:	f003 fb90 	bl	8004e44 <USB_GetMode>
 8001724:	4603      	mov	r3, r0
 8001726:	2b01      	cmp	r3, #1
 8001728:	f040 80fb 	bne.w	8001922 <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	4618      	mov	r0, r3
 8001732:	f003 fb53 	bl	8004ddc <USB_ReadInterrupts>
 8001736:	4603      	mov	r3, r0
 8001738:	2b00      	cmp	r3, #0
 800173a:	f000 80f1 	beq.w	8001920 <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	4618      	mov	r0, r3
 8001744:	f003 fb4a 	bl	8004ddc <USB_ReadInterrupts>
 8001748:	4603      	mov	r3, r0
 800174a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800174e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8001752:	d104      	bne.n	800175e <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 800175c:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	4618      	mov	r0, r3
 8001764:	f003 fb3a 	bl	8004ddc <USB_ReadInterrupts>
 8001768:	4603      	mov	r3, r0
 800176a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800176e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8001772:	d104      	bne.n	800177e <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800177c:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	4618      	mov	r0, r3
 8001784:	f003 fb2a 	bl	8004ddc <USB_ReadInterrupts>
 8001788:	4603      	mov	r3, r0
 800178a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800178e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8001792:	d104      	bne.n	800179e <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 800179c:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	4618      	mov	r0, r3
 80017a4:	f003 fb1a 	bl	8004ddc <USB_ReadInterrupts>
 80017a8:	4603      	mov	r3, r0
 80017aa:	f003 0302 	and.w	r3, r3, #2
 80017ae:	2b02      	cmp	r3, #2
 80017b0:	d103      	bne.n	80017ba <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	2202      	movs	r2, #2
 80017b8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	4618      	mov	r0, r3
 80017c0:	f003 fb0c 	bl	8004ddc <USB_ReadInterrupts>
 80017c4:	4603      	mov	r3, r0
 80017c6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80017ca:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80017ce:	d120      	bne.n	8001812 <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 80017d8:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 80017da:	68fb      	ldr	r3, [r7, #12]
 80017dc:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	f003 0301 	and.w	r3, r3, #1
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d113      	bne.n	8001812 <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 80017ea:	2110      	movs	r1, #16
 80017ec:	6938      	ldr	r0, [r7, #16]
 80017ee:	f003 f9ff 	bl	8004bf0 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 80017f2:	6938      	ldr	r0, [r7, #16]
 80017f4:	f003 fa2e 	bl	8004c54 <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	7a5b      	ldrb	r3, [r3, #9]
 80017fc:	2b02      	cmp	r3, #2
 80017fe:	d105      	bne.n	800180c <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	2101      	movs	r1, #1
 8001806:	4618      	mov	r0, r3
 8001808:	f003 fb2a 	bl	8004e60 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 800180c:	6878      	ldr	r0, [r7, #4]
 800180e:	f005 fcbb 	bl	8007188 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	4618      	mov	r0, r3
 8001818:	f003 fae0 	bl	8004ddc <USB_ReadInterrupts>
 800181c:	4603      	mov	r3, r0
 800181e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001822:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001826:	d102      	bne.n	800182e <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 8001828:	6878      	ldr	r0, [r7, #4]
 800182a:	f001 fd2a 	bl	8003282 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	4618      	mov	r0, r3
 8001834:	f003 fad2 	bl	8004ddc <USB_ReadInterrupts>
 8001838:	4603      	mov	r3, r0
 800183a:	f003 0308 	and.w	r3, r3, #8
 800183e:	2b08      	cmp	r3, #8
 8001840:	d106      	bne.n	8001850 <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8001842:	6878      	ldr	r0, [r7, #4]
 8001844:	f005 fc84 	bl	8007150 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	2208      	movs	r2, #8
 800184e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	4618      	mov	r0, r3
 8001856:	f003 fac1 	bl	8004ddc <USB_ReadInterrupts>
 800185a:	4603      	mov	r3, r0
 800185c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001860:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8001864:	d139      	bne.n	80018da <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	4618      	mov	r0, r3
 800186c:	f003 ff0a 	bl	8005684 <USB_HC_ReadInterrupt>
 8001870:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001872:	2300      	movs	r3, #0
 8001874:	617b      	str	r3, [r7, #20]
 8001876:	e025      	b.n	80018c4 <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8001878:	697b      	ldr	r3, [r7, #20]
 800187a:	f003 030f 	and.w	r3, r3, #15
 800187e:	68ba      	ldr	r2, [r7, #8]
 8001880:	fa22 f303 	lsr.w	r3, r2, r3
 8001884:	f003 0301 	and.w	r3, r3, #1
 8001888:	2b00      	cmp	r3, #0
 800188a:	d018      	beq.n	80018be <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 800188c:	697b      	ldr	r3, [r7, #20]
 800188e:	015a      	lsls	r2, r3, #5
 8001890:	68fb      	ldr	r3, [r7, #12]
 8001892:	4413      	add	r3, r2
 8001894:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800189e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80018a2:	d106      	bne.n	80018b2 <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 80018a4:	697b      	ldr	r3, [r7, #20]
 80018a6:	b2db      	uxtb	r3, r3
 80018a8:	4619      	mov	r1, r3
 80018aa:	6878      	ldr	r0, [r7, #4]
 80018ac:	f000 f8e2 	bl	8001a74 <HCD_HC_IN_IRQHandler>
 80018b0:	e005      	b.n	80018be <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 80018b2:	697b      	ldr	r3, [r7, #20]
 80018b4:	b2db      	uxtb	r3, r3
 80018b6:	4619      	mov	r1, r3
 80018b8:	6878      	ldr	r0, [r7, #4]
 80018ba:	f000 ff44 	bl	8002746 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80018be:	697b      	ldr	r3, [r7, #20]
 80018c0:	3301      	adds	r3, #1
 80018c2:	617b      	str	r3, [r7, #20]
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	795b      	ldrb	r3, [r3, #5]
 80018c8:	461a      	mov	r2, r3
 80018ca:	697b      	ldr	r3, [r7, #20]
 80018cc:	4293      	cmp	r3, r2
 80018ce:	d3d3      	bcc.n	8001878 <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80018d8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	4618      	mov	r0, r3
 80018e0:	f003 fa7c 	bl	8004ddc <USB_ReadInterrupts>
 80018e4:	4603      	mov	r3, r0
 80018e6:	f003 0310 	and.w	r3, r3, #16
 80018ea:	2b10      	cmp	r3, #16
 80018ec:	d101      	bne.n	80018f2 <HAL_HCD_IRQHandler+0x1ea>
 80018ee:	2301      	movs	r3, #1
 80018f0:	e000      	b.n	80018f4 <HAL_HCD_IRQHandler+0x1ec>
 80018f2:	2300      	movs	r3, #0
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d014      	beq.n	8001922 <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	699a      	ldr	r2, [r3, #24]
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	f022 0210 	bic.w	r2, r2, #16
 8001906:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8001908:	6878      	ldr	r0, [r7, #4]
 800190a:	f001 fbdb 	bl	80030c4 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	699a      	ldr	r2, [r3, #24]
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	f042 0210 	orr.w	r2, r2, #16
 800191c:	619a      	str	r2, [r3, #24]
 800191e:	e000      	b.n	8001922 <HAL_HCD_IRQHandler+0x21a>
      return;
 8001920:	bf00      	nop
    }
  }
}
 8001922:	3718      	adds	r7, #24
 8001924:	46bd      	mov	sp, r7
 8001926:	bd80      	pop	{r7, pc}

08001928 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8001928:	b580      	push	{r7, lr}
 800192a:	b082      	sub	sp, #8
 800192c:	af00      	add	r7, sp, #0
 800192e:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8001936:	2b01      	cmp	r3, #1
 8001938:	d101      	bne.n	800193e <HAL_HCD_Start+0x16>
 800193a:	2302      	movs	r3, #2
 800193c:	e013      	b.n	8001966 <HAL_HCD_Start+0x3e>
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	2201      	movs	r2, #1
 8001942:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	2101      	movs	r1, #1
 800194c:	4618      	mov	r0, r3
 800194e:	f003 faee 	bl	8004f2e <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	4618      	mov	r0, r3
 8001958:	f003 f928 	bl	8004bac <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	2200      	movs	r2, #0
 8001960:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8001964:	2300      	movs	r3, #0
}
 8001966:	4618      	mov	r0, r3
 8001968:	3708      	adds	r7, #8
 800196a:	46bd      	mov	sp, r7
 800196c:	bd80      	pop	{r7, pc}

0800196e <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 800196e:	b580      	push	{r7, lr}
 8001970:	b082      	sub	sp, #8
 8001972:	af00      	add	r7, sp, #0
 8001974:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 800197c:	2b01      	cmp	r3, #1
 800197e:	d101      	bne.n	8001984 <HAL_HCD_Stop+0x16>
 8001980:	2302      	movs	r3, #2
 8001982:	e00d      	b.n	80019a0 <HAL_HCD_Stop+0x32>
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	2201      	movs	r2, #1
 8001988:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	4618      	mov	r0, r3
 8001992:	f003 ffa8 	bl	80058e6 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	2200      	movs	r2, #0
 800199a:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 800199e:	2300      	movs	r3, #0
}
 80019a0:	4618      	mov	r0, r3
 80019a2:	3708      	adds	r7, #8
 80019a4:	46bd      	mov	sp, r7
 80019a6:	bd80      	pop	{r7, pc}

080019a8 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 80019a8:	b580      	push	{r7, lr}
 80019aa:	b082      	sub	sp, #8
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	4618      	mov	r0, r3
 80019b6:	f003 fa90 	bl	8004eda <USB_ResetPort>
 80019ba:	4603      	mov	r3, r0
}
 80019bc:	4618      	mov	r0, r3
 80019be:	3708      	adds	r7, #8
 80019c0:	46bd      	mov	sp, r7
 80019c2:	bd80      	pop	{r7, pc}

080019c4 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 80019c4:	b480      	push	{r7}
 80019c6:	b083      	sub	sp, #12
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	6078      	str	r0, [r7, #4]
 80019cc:	460b      	mov	r3, r1
 80019ce:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 80019d0:	78fa      	ldrb	r2, [r7, #3]
 80019d2:	6879      	ldr	r1, [r7, #4]
 80019d4:	4613      	mov	r3, r2
 80019d6:	011b      	lsls	r3, r3, #4
 80019d8:	1a9b      	subs	r3, r3, r2
 80019da:	009b      	lsls	r3, r3, #2
 80019dc:	440b      	add	r3, r1
 80019de:	334c      	adds	r3, #76	@ 0x4c
 80019e0:	781b      	ldrb	r3, [r3, #0]
}
 80019e2:	4618      	mov	r0, r3
 80019e4:	370c      	adds	r7, #12
 80019e6:	46bd      	mov	sp, r7
 80019e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ec:	4770      	bx	lr

080019ee <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 80019ee:	b580      	push	{r7, lr}
 80019f0:	b082      	sub	sp, #8
 80019f2:	af00      	add	r7, sp, #0
 80019f4:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	4618      	mov	r0, r3
 80019fc:	f003 fad0 	bl	8004fa0 <USB_GetHostSpeed>
 8001a00:	4603      	mov	r3, r0
}
 8001a02:	4618      	mov	r0, r3
 8001a04:	3708      	adds	r7, #8
 8001a06:	46bd      	mov	sp, r7
 8001a08:	bd80      	pop	{r7, pc}

08001a0a <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8001a0a:	b480      	push	{r7}
 8001a0c:	b083      	sub	sp, #12
 8001a0e:	af00      	add	r7, sp, #0
 8001a10:	6078      	str	r0, [r7, #4]
 8001a12:	460b      	mov	r3, r1
 8001a14:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].do_ssplit = 0U;
 8001a16:	78fa      	ldrb	r2, [r7, #3]
 8001a18:	6879      	ldr	r1, [r7, #4]
 8001a1a:	4613      	mov	r3, r2
 8001a1c:	011b      	lsls	r3, r3, #4
 8001a1e:	1a9b      	subs	r3, r3, r2
 8001a20:	009b      	lsls	r3, r3, #2
 8001a22:	440b      	add	r3, r1
 8001a24:	331a      	adds	r3, #26
 8001a26:	2200      	movs	r2, #0
 8001a28:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].do_csplit = 0U;
 8001a2a:	78fa      	ldrb	r2, [r7, #3]
 8001a2c:	6879      	ldr	r1, [r7, #4]
 8001a2e:	4613      	mov	r3, r2
 8001a30:	011b      	lsls	r3, r3, #4
 8001a32:	1a9b      	subs	r3, r3, r2
 8001a34:	009b      	lsls	r3, r3, #2
 8001a36:	440b      	add	r3, r1
 8001a38:	331b      	adds	r3, #27
 8001a3a:	2200      	movs	r2, #0
 8001a3c:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_addr = 0U;
 8001a3e:	78fa      	ldrb	r2, [r7, #3]
 8001a40:	6879      	ldr	r1, [r7, #4]
 8001a42:	4613      	mov	r3, r2
 8001a44:	011b      	lsls	r3, r3, #4
 8001a46:	1a9b      	subs	r3, r3, r2
 8001a48:	009b      	lsls	r3, r3, #2
 8001a4a:	440b      	add	r3, r1
 8001a4c:	3325      	adds	r3, #37	@ 0x25
 8001a4e:	2200      	movs	r2, #0
 8001a50:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 8001a52:	78fa      	ldrb	r2, [r7, #3]
 8001a54:	6879      	ldr	r1, [r7, #4]
 8001a56:	4613      	mov	r3, r2
 8001a58:	011b      	lsls	r3, r3, #4
 8001a5a:	1a9b      	subs	r3, r3, r2
 8001a5c:	009b      	lsls	r3, r3, #2
 8001a5e:	440b      	add	r3, r1
 8001a60:	3324      	adds	r3, #36	@ 0x24
 8001a62:	2200      	movs	r2, #0
 8001a64:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 8001a66:	2300      	movs	r3, #0
}
 8001a68:	4618      	mov	r0, r3
 8001a6a:	370c      	adds	r7, #12
 8001a6c:	46bd      	mov	sp, r7
 8001a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a72:	4770      	bx	lr

08001a74 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8001a74:	b580      	push	{r7, lr}
 8001a76:	b086      	sub	sp, #24
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	6078      	str	r0, [r7, #4]
 8001a7c:	460b      	mov	r3, r1
 8001a7e:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001a86:	697b      	ldr	r3, [r7, #20]
 8001a88:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	78fa      	ldrb	r2, [r7, #3]
 8001a90:	4611      	mov	r1, r2
 8001a92:	4618      	mov	r0, r3
 8001a94:	f003 f9b5 	bl	8004e02 <USB_ReadChInterrupts>
 8001a98:	4603      	mov	r3, r0
 8001a9a:	f003 0304 	and.w	r3, r3, #4
 8001a9e:	2b04      	cmp	r3, #4
 8001aa0:	d11a      	bne.n	8001ad8 <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8001aa2:	78fb      	ldrb	r3, [r7, #3]
 8001aa4:	015a      	lsls	r2, r3, #5
 8001aa6:	693b      	ldr	r3, [r7, #16]
 8001aa8:	4413      	add	r3, r2
 8001aaa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001aae:	461a      	mov	r2, r3
 8001ab0:	2304      	movs	r3, #4
 8001ab2:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8001ab4:	78fa      	ldrb	r2, [r7, #3]
 8001ab6:	6879      	ldr	r1, [r7, #4]
 8001ab8:	4613      	mov	r3, r2
 8001aba:	011b      	lsls	r3, r3, #4
 8001abc:	1a9b      	subs	r3, r3, r2
 8001abe:	009b      	lsls	r3, r3, #2
 8001ac0:	440b      	add	r3, r1
 8001ac2:	334d      	adds	r3, #77	@ 0x4d
 8001ac4:	2207      	movs	r2, #7
 8001ac6:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	78fa      	ldrb	r2, [r7, #3]
 8001ace:	4611      	mov	r1, r2
 8001ad0:	4618      	mov	r0, r3
 8001ad2:	f003 fde8 	bl	80056a6 <USB_HC_Halt>
 8001ad6:	e09e      	b.n	8001c16 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	78fa      	ldrb	r2, [r7, #3]
 8001ade:	4611      	mov	r1, r2
 8001ae0:	4618      	mov	r0, r3
 8001ae2:	f003 f98e 	bl	8004e02 <USB_ReadChInterrupts>
 8001ae6:	4603      	mov	r3, r0
 8001ae8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001aec:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001af0:	d11b      	bne.n	8001b2a <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 8001af2:	78fb      	ldrb	r3, [r7, #3]
 8001af4:	015a      	lsls	r2, r3, #5
 8001af6:	693b      	ldr	r3, [r7, #16]
 8001af8:	4413      	add	r3, r2
 8001afa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001afe:	461a      	mov	r2, r3
 8001b00:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001b04:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 8001b06:	78fa      	ldrb	r2, [r7, #3]
 8001b08:	6879      	ldr	r1, [r7, #4]
 8001b0a:	4613      	mov	r3, r2
 8001b0c:	011b      	lsls	r3, r3, #4
 8001b0e:	1a9b      	subs	r3, r3, r2
 8001b10:	009b      	lsls	r3, r3, #2
 8001b12:	440b      	add	r3, r1
 8001b14:	334d      	adds	r3, #77	@ 0x4d
 8001b16:	2208      	movs	r2, #8
 8001b18:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	78fa      	ldrb	r2, [r7, #3]
 8001b20:	4611      	mov	r1, r2
 8001b22:	4618      	mov	r0, r3
 8001b24:	f003 fdbf 	bl	80056a6 <USB_HC_Halt>
 8001b28:	e075      	b.n	8001c16 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	78fa      	ldrb	r2, [r7, #3]
 8001b30:	4611      	mov	r1, r2
 8001b32:	4618      	mov	r0, r3
 8001b34:	f003 f965 	bl	8004e02 <USB_ReadChInterrupts>
 8001b38:	4603      	mov	r3, r0
 8001b3a:	f003 0308 	and.w	r3, r3, #8
 8001b3e:	2b08      	cmp	r3, #8
 8001b40:	d11a      	bne.n	8001b78 <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8001b42:	78fb      	ldrb	r3, [r7, #3]
 8001b44:	015a      	lsls	r2, r3, #5
 8001b46:	693b      	ldr	r3, [r7, #16]
 8001b48:	4413      	add	r3, r2
 8001b4a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001b4e:	461a      	mov	r2, r3
 8001b50:	2308      	movs	r3, #8
 8001b52:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8001b54:	78fa      	ldrb	r2, [r7, #3]
 8001b56:	6879      	ldr	r1, [r7, #4]
 8001b58:	4613      	mov	r3, r2
 8001b5a:	011b      	lsls	r3, r3, #4
 8001b5c:	1a9b      	subs	r3, r3, r2
 8001b5e:	009b      	lsls	r3, r3, #2
 8001b60:	440b      	add	r3, r1
 8001b62:	334d      	adds	r3, #77	@ 0x4d
 8001b64:	2206      	movs	r2, #6
 8001b66:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	78fa      	ldrb	r2, [r7, #3]
 8001b6e:	4611      	mov	r1, r2
 8001b70:	4618      	mov	r0, r3
 8001b72:	f003 fd98 	bl	80056a6 <USB_HC_Halt>
 8001b76:	e04e      	b.n	8001c16 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	78fa      	ldrb	r2, [r7, #3]
 8001b7e:	4611      	mov	r1, r2
 8001b80:	4618      	mov	r0, r3
 8001b82:	f003 f93e 	bl	8004e02 <USB_ReadChInterrupts>
 8001b86:	4603      	mov	r3, r0
 8001b88:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001b8c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001b90:	d11b      	bne.n	8001bca <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8001b92:	78fb      	ldrb	r3, [r7, #3]
 8001b94:	015a      	lsls	r2, r3, #5
 8001b96:	693b      	ldr	r3, [r7, #16]
 8001b98:	4413      	add	r3, r2
 8001b9a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001b9e:	461a      	mov	r2, r3
 8001ba0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001ba4:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8001ba6:	78fa      	ldrb	r2, [r7, #3]
 8001ba8:	6879      	ldr	r1, [r7, #4]
 8001baa:	4613      	mov	r3, r2
 8001bac:	011b      	lsls	r3, r3, #4
 8001bae:	1a9b      	subs	r3, r3, r2
 8001bb0:	009b      	lsls	r3, r3, #2
 8001bb2:	440b      	add	r3, r1
 8001bb4:	334d      	adds	r3, #77	@ 0x4d
 8001bb6:	2209      	movs	r2, #9
 8001bb8:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	78fa      	ldrb	r2, [r7, #3]
 8001bc0:	4611      	mov	r1, r2
 8001bc2:	4618      	mov	r0, r3
 8001bc4:	f003 fd6f 	bl	80056a6 <USB_HC_Halt>
 8001bc8:	e025      	b.n	8001c16 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	78fa      	ldrb	r2, [r7, #3]
 8001bd0:	4611      	mov	r1, r2
 8001bd2:	4618      	mov	r0, r3
 8001bd4:	f003 f915 	bl	8004e02 <USB_ReadChInterrupts>
 8001bd8:	4603      	mov	r3, r0
 8001bda:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001bde:	2b80      	cmp	r3, #128	@ 0x80
 8001be0:	d119      	bne.n	8001c16 <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8001be2:	78fb      	ldrb	r3, [r7, #3]
 8001be4:	015a      	lsls	r2, r3, #5
 8001be6:	693b      	ldr	r3, [r7, #16]
 8001be8:	4413      	add	r3, r2
 8001bea:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001bee:	461a      	mov	r2, r3
 8001bf0:	2380      	movs	r3, #128	@ 0x80
 8001bf2:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8001bf4:	78fa      	ldrb	r2, [r7, #3]
 8001bf6:	6879      	ldr	r1, [r7, #4]
 8001bf8:	4613      	mov	r3, r2
 8001bfa:	011b      	lsls	r3, r3, #4
 8001bfc:	1a9b      	subs	r3, r3, r2
 8001bfe:	009b      	lsls	r3, r3, #2
 8001c00:	440b      	add	r3, r1
 8001c02:	334d      	adds	r3, #77	@ 0x4d
 8001c04:	2207      	movs	r2, #7
 8001c06:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	78fa      	ldrb	r2, [r7, #3]
 8001c0e:	4611      	mov	r1, r2
 8001c10:	4618      	mov	r0, r3
 8001c12:	f003 fd48 	bl	80056a6 <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	78fa      	ldrb	r2, [r7, #3]
 8001c1c:	4611      	mov	r1, r2
 8001c1e:	4618      	mov	r0, r3
 8001c20:	f003 f8ef 	bl	8004e02 <USB_ReadChInterrupts>
 8001c24:	4603      	mov	r3, r0
 8001c26:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001c2a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001c2e:	d112      	bne.n	8001c56 <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	78fa      	ldrb	r2, [r7, #3]
 8001c36:	4611      	mov	r1, r2
 8001c38:	4618      	mov	r0, r3
 8001c3a:	f003 fd34 	bl	80056a6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8001c3e:	78fb      	ldrb	r3, [r7, #3]
 8001c40:	015a      	lsls	r2, r3, #5
 8001c42:	693b      	ldr	r3, [r7, #16]
 8001c44:	4413      	add	r3, r2
 8001c46:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001c4a:	461a      	mov	r2, r3
 8001c4c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001c50:	6093      	str	r3, [r2, #8]
 8001c52:	f000 bd75 	b.w	8002740 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	78fa      	ldrb	r2, [r7, #3]
 8001c5c:	4611      	mov	r1, r2
 8001c5e:	4618      	mov	r0, r3
 8001c60:	f003 f8cf 	bl	8004e02 <USB_ReadChInterrupts>
 8001c64:	4603      	mov	r3, r0
 8001c66:	f003 0301 	and.w	r3, r3, #1
 8001c6a:	2b01      	cmp	r3, #1
 8001c6c:	f040 8128 	bne.w	8001ec0 <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8001c70:	78fb      	ldrb	r3, [r7, #3]
 8001c72:	015a      	lsls	r2, r3, #5
 8001c74:	693b      	ldr	r3, [r7, #16]
 8001c76:	4413      	add	r3, r2
 8001c78:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001c7c:	461a      	mov	r2, r3
 8001c7e:	2320      	movs	r3, #32
 8001c80:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 8001c82:	78fa      	ldrb	r2, [r7, #3]
 8001c84:	6879      	ldr	r1, [r7, #4]
 8001c86:	4613      	mov	r3, r2
 8001c88:	011b      	lsls	r3, r3, #4
 8001c8a:	1a9b      	subs	r3, r3, r2
 8001c8c:	009b      	lsls	r3, r3, #2
 8001c8e:	440b      	add	r3, r1
 8001c90:	331b      	adds	r3, #27
 8001c92:	781b      	ldrb	r3, [r3, #0]
 8001c94:	2b01      	cmp	r3, #1
 8001c96:	d119      	bne.n	8001ccc <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8001c98:	78fa      	ldrb	r2, [r7, #3]
 8001c9a:	6879      	ldr	r1, [r7, #4]
 8001c9c:	4613      	mov	r3, r2
 8001c9e:	011b      	lsls	r3, r3, #4
 8001ca0:	1a9b      	subs	r3, r3, r2
 8001ca2:	009b      	lsls	r3, r3, #2
 8001ca4:	440b      	add	r3, r1
 8001ca6:	331b      	adds	r3, #27
 8001ca8:	2200      	movs	r2, #0
 8001caa:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8001cac:	78fb      	ldrb	r3, [r7, #3]
 8001cae:	015a      	lsls	r2, r3, #5
 8001cb0:	693b      	ldr	r3, [r7, #16]
 8001cb2:	4413      	add	r3, r2
 8001cb4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001cb8:	685b      	ldr	r3, [r3, #4]
 8001cba:	78fa      	ldrb	r2, [r7, #3]
 8001cbc:	0151      	lsls	r1, r2, #5
 8001cbe:	693a      	ldr	r2, [r7, #16]
 8001cc0:	440a      	add	r2, r1
 8001cc2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8001cc6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001cca:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	799b      	ldrb	r3, [r3, #6]
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d01b      	beq.n	8001d0c <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8001cd4:	78fa      	ldrb	r2, [r7, #3]
 8001cd6:	6879      	ldr	r1, [r7, #4]
 8001cd8:	4613      	mov	r3, r2
 8001cda:	011b      	lsls	r3, r3, #4
 8001cdc:	1a9b      	subs	r3, r3, r2
 8001cde:	009b      	lsls	r3, r3, #2
 8001ce0:	440b      	add	r3, r1
 8001ce2:	3330      	adds	r3, #48	@ 0x30
 8001ce4:	6819      	ldr	r1, [r3, #0]
 8001ce6:	78fb      	ldrb	r3, [r7, #3]
 8001ce8:	015a      	lsls	r2, r3, #5
 8001cea:	693b      	ldr	r3, [r7, #16]
 8001cec:	4413      	add	r3, r2
 8001cee:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001cf2:	691b      	ldr	r3, [r3, #16]
 8001cf4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001cf8:	78fa      	ldrb	r2, [r7, #3]
 8001cfa:	1ac9      	subs	r1, r1, r3
 8001cfc:	6878      	ldr	r0, [r7, #4]
 8001cfe:	4613      	mov	r3, r2
 8001d00:	011b      	lsls	r3, r3, #4
 8001d02:	1a9b      	subs	r3, r3, r2
 8001d04:	009b      	lsls	r3, r3, #2
 8001d06:	4403      	add	r3, r0
 8001d08:	3338      	adds	r3, #56	@ 0x38
 8001d0a:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 8001d0c:	78fa      	ldrb	r2, [r7, #3]
 8001d0e:	6879      	ldr	r1, [r7, #4]
 8001d10:	4613      	mov	r3, r2
 8001d12:	011b      	lsls	r3, r3, #4
 8001d14:	1a9b      	subs	r3, r3, r2
 8001d16:	009b      	lsls	r3, r3, #2
 8001d18:	440b      	add	r3, r1
 8001d1a:	334d      	adds	r3, #77	@ 0x4d
 8001d1c:	2201      	movs	r2, #1
 8001d1e:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 8001d20:	78fa      	ldrb	r2, [r7, #3]
 8001d22:	6879      	ldr	r1, [r7, #4]
 8001d24:	4613      	mov	r3, r2
 8001d26:	011b      	lsls	r3, r3, #4
 8001d28:	1a9b      	subs	r3, r3, r2
 8001d2a:	009b      	lsls	r3, r3, #2
 8001d2c:	440b      	add	r3, r1
 8001d2e:	3344      	adds	r3, #68	@ 0x44
 8001d30:	2200      	movs	r2, #0
 8001d32:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8001d34:	78fb      	ldrb	r3, [r7, #3]
 8001d36:	015a      	lsls	r2, r3, #5
 8001d38:	693b      	ldr	r3, [r7, #16]
 8001d3a:	4413      	add	r3, r2
 8001d3c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001d40:	461a      	mov	r2, r3
 8001d42:	2301      	movs	r3, #1
 8001d44:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8001d46:	78fa      	ldrb	r2, [r7, #3]
 8001d48:	6879      	ldr	r1, [r7, #4]
 8001d4a:	4613      	mov	r3, r2
 8001d4c:	011b      	lsls	r3, r3, #4
 8001d4e:	1a9b      	subs	r3, r3, r2
 8001d50:	009b      	lsls	r3, r3, #2
 8001d52:	440b      	add	r3, r1
 8001d54:	3326      	adds	r3, #38	@ 0x26
 8001d56:	781b      	ldrb	r3, [r3, #0]
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d00a      	beq.n	8001d72 <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8001d5c:	78fa      	ldrb	r2, [r7, #3]
 8001d5e:	6879      	ldr	r1, [r7, #4]
 8001d60:	4613      	mov	r3, r2
 8001d62:	011b      	lsls	r3, r3, #4
 8001d64:	1a9b      	subs	r3, r3, r2
 8001d66:	009b      	lsls	r3, r3, #2
 8001d68:	440b      	add	r3, r1
 8001d6a:	3326      	adds	r3, #38	@ 0x26
 8001d6c:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8001d6e:	2b02      	cmp	r3, #2
 8001d70:	d110      	bne.n	8001d94 <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	78fa      	ldrb	r2, [r7, #3]
 8001d78:	4611      	mov	r1, r2
 8001d7a:	4618      	mov	r0, r3
 8001d7c:	f003 fc93 	bl	80056a6 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8001d80:	78fb      	ldrb	r3, [r7, #3]
 8001d82:	015a      	lsls	r2, r3, #5
 8001d84:	693b      	ldr	r3, [r7, #16]
 8001d86:	4413      	add	r3, r2
 8001d88:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001d8c:	461a      	mov	r2, r3
 8001d8e:	2310      	movs	r3, #16
 8001d90:	6093      	str	r3, [r2, #8]
 8001d92:	e03d      	b.n	8001e10 <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8001d94:	78fa      	ldrb	r2, [r7, #3]
 8001d96:	6879      	ldr	r1, [r7, #4]
 8001d98:	4613      	mov	r3, r2
 8001d9a:	011b      	lsls	r3, r3, #4
 8001d9c:	1a9b      	subs	r3, r3, r2
 8001d9e:	009b      	lsls	r3, r3, #2
 8001da0:	440b      	add	r3, r1
 8001da2:	3326      	adds	r3, #38	@ 0x26
 8001da4:	781b      	ldrb	r3, [r3, #0]
 8001da6:	2b03      	cmp	r3, #3
 8001da8:	d00a      	beq.n	8001dc0 <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 8001daa:	78fa      	ldrb	r2, [r7, #3]
 8001dac:	6879      	ldr	r1, [r7, #4]
 8001dae:	4613      	mov	r3, r2
 8001db0:	011b      	lsls	r3, r3, #4
 8001db2:	1a9b      	subs	r3, r3, r2
 8001db4:	009b      	lsls	r3, r3, #2
 8001db6:	440b      	add	r3, r1
 8001db8:	3326      	adds	r3, #38	@ 0x26
 8001dba:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8001dbc:	2b01      	cmp	r3, #1
 8001dbe:	d127      	bne.n	8001e10 <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8001dc0:	78fb      	ldrb	r3, [r7, #3]
 8001dc2:	015a      	lsls	r2, r3, #5
 8001dc4:	693b      	ldr	r3, [r7, #16]
 8001dc6:	4413      	add	r3, r2
 8001dc8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	78fa      	ldrb	r2, [r7, #3]
 8001dd0:	0151      	lsls	r1, r2, #5
 8001dd2:	693a      	ldr	r2, [r7, #16]
 8001dd4:	440a      	add	r2, r1
 8001dd6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8001dda:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8001dde:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8001de0:	78fa      	ldrb	r2, [r7, #3]
 8001de2:	6879      	ldr	r1, [r7, #4]
 8001de4:	4613      	mov	r3, r2
 8001de6:	011b      	lsls	r3, r3, #4
 8001de8:	1a9b      	subs	r3, r3, r2
 8001dea:	009b      	lsls	r3, r3, #2
 8001dec:	440b      	add	r3, r1
 8001dee:	334c      	adds	r3, #76	@ 0x4c
 8001df0:	2201      	movs	r2, #1
 8001df2:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8001df4:	78fa      	ldrb	r2, [r7, #3]
 8001df6:	6879      	ldr	r1, [r7, #4]
 8001df8:	4613      	mov	r3, r2
 8001dfa:	011b      	lsls	r3, r3, #4
 8001dfc:	1a9b      	subs	r3, r3, r2
 8001dfe:	009b      	lsls	r3, r3, #2
 8001e00:	440b      	add	r3, r1
 8001e02:	334c      	adds	r3, #76	@ 0x4c
 8001e04:	781a      	ldrb	r2, [r3, #0]
 8001e06:	78fb      	ldrb	r3, [r7, #3]
 8001e08:	4619      	mov	r1, r3
 8001e0a:	6878      	ldr	r0, [r7, #4]
 8001e0c:	f005 f9ca 	bl	80071a4 <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	799b      	ldrb	r3, [r3, #6]
 8001e14:	2b01      	cmp	r3, #1
 8001e16:	d13b      	bne.n	8001e90 <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 8001e18:	78fa      	ldrb	r2, [r7, #3]
 8001e1a:	6879      	ldr	r1, [r7, #4]
 8001e1c:	4613      	mov	r3, r2
 8001e1e:	011b      	lsls	r3, r3, #4
 8001e20:	1a9b      	subs	r3, r3, r2
 8001e22:	009b      	lsls	r3, r3, #2
 8001e24:	440b      	add	r3, r1
 8001e26:	3338      	adds	r3, #56	@ 0x38
 8001e28:	6819      	ldr	r1, [r3, #0]
 8001e2a:	78fa      	ldrb	r2, [r7, #3]
 8001e2c:	6878      	ldr	r0, [r7, #4]
 8001e2e:	4613      	mov	r3, r2
 8001e30:	011b      	lsls	r3, r3, #4
 8001e32:	1a9b      	subs	r3, r3, r2
 8001e34:	009b      	lsls	r3, r3, #2
 8001e36:	4403      	add	r3, r0
 8001e38:	3328      	adds	r3, #40	@ 0x28
 8001e3a:	881b      	ldrh	r3, [r3, #0]
 8001e3c:	440b      	add	r3, r1
 8001e3e:	1e59      	subs	r1, r3, #1
 8001e40:	78fa      	ldrb	r2, [r7, #3]
 8001e42:	6878      	ldr	r0, [r7, #4]
 8001e44:	4613      	mov	r3, r2
 8001e46:	011b      	lsls	r3, r3, #4
 8001e48:	1a9b      	subs	r3, r3, r2
 8001e4a:	009b      	lsls	r3, r3, #2
 8001e4c:	4403      	add	r3, r0
 8001e4e:	3328      	adds	r3, #40	@ 0x28
 8001e50:	881b      	ldrh	r3, [r3, #0]
 8001e52:	fbb1 f3f3 	udiv	r3, r1, r3
 8001e56:	f003 0301 	and.w	r3, r3, #1
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	f000 8470 	beq.w	8002740 <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 8001e60:	78fa      	ldrb	r2, [r7, #3]
 8001e62:	6879      	ldr	r1, [r7, #4]
 8001e64:	4613      	mov	r3, r2
 8001e66:	011b      	lsls	r3, r3, #4
 8001e68:	1a9b      	subs	r3, r3, r2
 8001e6a:	009b      	lsls	r3, r3, #2
 8001e6c:	440b      	add	r3, r1
 8001e6e:	333c      	adds	r3, #60	@ 0x3c
 8001e70:	781b      	ldrb	r3, [r3, #0]
 8001e72:	78fa      	ldrb	r2, [r7, #3]
 8001e74:	f083 0301 	eor.w	r3, r3, #1
 8001e78:	b2d8      	uxtb	r0, r3
 8001e7a:	6879      	ldr	r1, [r7, #4]
 8001e7c:	4613      	mov	r3, r2
 8001e7e:	011b      	lsls	r3, r3, #4
 8001e80:	1a9b      	subs	r3, r3, r2
 8001e82:	009b      	lsls	r3, r3, #2
 8001e84:	440b      	add	r3, r1
 8001e86:	333c      	adds	r3, #60	@ 0x3c
 8001e88:	4602      	mov	r2, r0
 8001e8a:	701a      	strb	r2, [r3, #0]
 8001e8c:	f000 bc58 	b.w	8002740 <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 8001e90:	78fa      	ldrb	r2, [r7, #3]
 8001e92:	6879      	ldr	r1, [r7, #4]
 8001e94:	4613      	mov	r3, r2
 8001e96:	011b      	lsls	r3, r3, #4
 8001e98:	1a9b      	subs	r3, r3, r2
 8001e9a:	009b      	lsls	r3, r3, #2
 8001e9c:	440b      	add	r3, r1
 8001e9e:	333c      	adds	r3, #60	@ 0x3c
 8001ea0:	781b      	ldrb	r3, [r3, #0]
 8001ea2:	78fa      	ldrb	r2, [r7, #3]
 8001ea4:	f083 0301 	eor.w	r3, r3, #1
 8001ea8:	b2d8      	uxtb	r0, r3
 8001eaa:	6879      	ldr	r1, [r7, #4]
 8001eac:	4613      	mov	r3, r2
 8001eae:	011b      	lsls	r3, r3, #4
 8001eb0:	1a9b      	subs	r3, r3, r2
 8001eb2:	009b      	lsls	r3, r3, #2
 8001eb4:	440b      	add	r3, r1
 8001eb6:	333c      	adds	r3, #60	@ 0x3c
 8001eb8:	4602      	mov	r2, r0
 8001eba:	701a      	strb	r2, [r3, #0]
 8001ebc:	f000 bc40 	b.w	8002740 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	78fa      	ldrb	r2, [r7, #3]
 8001ec6:	4611      	mov	r1, r2
 8001ec8:	4618      	mov	r0, r3
 8001eca:	f002 ff9a 	bl	8004e02 <USB_ReadChInterrupts>
 8001ece:	4603      	mov	r3, r0
 8001ed0:	f003 0320 	and.w	r3, r3, #32
 8001ed4:	2b20      	cmp	r3, #32
 8001ed6:	d131      	bne.n	8001f3c <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8001ed8:	78fb      	ldrb	r3, [r7, #3]
 8001eda:	015a      	lsls	r2, r3, #5
 8001edc:	693b      	ldr	r3, [r7, #16]
 8001ede:	4413      	add	r3, r2
 8001ee0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001ee4:	461a      	mov	r2, r3
 8001ee6:	2320      	movs	r3, #32
 8001ee8:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 8001eea:	78fa      	ldrb	r2, [r7, #3]
 8001eec:	6879      	ldr	r1, [r7, #4]
 8001eee:	4613      	mov	r3, r2
 8001ef0:	011b      	lsls	r3, r3, #4
 8001ef2:	1a9b      	subs	r3, r3, r2
 8001ef4:	009b      	lsls	r3, r3, #2
 8001ef6:	440b      	add	r3, r1
 8001ef8:	331a      	adds	r3, #26
 8001efa:	781b      	ldrb	r3, [r3, #0]
 8001efc:	2b01      	cmp	r3, #1
 8001efe:	f040 841f 	bne.w	8002740 <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 8001f02:	78fa      	ldrb	r2, [r7, #3]
 8001f04:	6879      	ldr	r1, [r7, #4]
 8001f06:	4613      	mov	r3, r2
 8001f08:	011b      	lsls	r3, r3, #4
 8001f0a:	1a9b      	subs	r3, r3, r2
 8001f0c:	009b      	lsls	r3, r3, #2
 8001f0e:	440b      	add	r3, r1
 8001f10:	331b      	adds	r3, #27
 8001f12:	2201      	movs	r2, #1
 8001f14:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8001f16:	78fa      	ldrb	r2, [r7, #3]
 8001f18:	6879      	ldr	r1, [r7, #4]
 8001f1a:	4613      	mov	r3, r2
 8001f1c:	011b      	lsls	r3, r3, #4
 8001f1e:	1a9b      	subs	r3, r3, r2
 8001f20:	009b      	lsls	r3, r3, #2
 8001f22:	440b      	add	r3, r1
 8001f24:	334d      	adds	r3, #77	@ 0x4d
 8001f26:	2203      	movs	r2, #3
 8001f28:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	78fa      	ldrb	r2, [r7, #3]
 8001f30:	4611      	mov	r1, r2
 8001f32:	4618      	mov	r0, r3
 8001f34:	f003 fbb7 	bl	80056a6 <USB_HC_Halt>
 8001f38:	f000 bc02 	b.w	8002740 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	78fa      	ldrb	r2, [r7, #3]
 8001f42:	4611      	mov	r1, r2
 8001f44:	4618      	mov	r0, r3
 8001f46:	f002 ff5c 	bl	8004e02 <USB_ReadChInterrupts>
 8001f4a:	4603      	mov	r3, r0
 8001f4c:	f003 0302 	and.w	r3, r3, #2
 8001f50:	2b02      	cmp	r3, #2
 8001f52:	f040 8305 	bne.w	8002560 <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8001f56:	78fb      	ldrb	r3, [r7, #3]
 8001f58:	015a      	lsls	r2, r3, #5
 8001f5a:	693b      	ldr	r3, [r7, #16]
 8001f5c:	4413      	add	r3, r2
 8001f5e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001f62:	461a      	mov	r2, r3
 8001f64:	2302      	movs	r3, #2
 8001f66:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8001f68:	78fa      	ldrb	r2, [r7, #3]
 8001f6a:	6879      	ldr	r1, [r7, #4]
 8001f6c:	4613      	mov	r3, r2
 8001f6e:	011b      	lsls	r3, r3, #4
 8001f70:	1a9b      	subs	r3, r3, r2
 8001f72:	009b      	lsls	r3, r3, #2
 8001f74:	440b      	add	r3, r1
 8001f76:	334d      	adds	r3, #77	@ 0x4d
 8001f78:	781b      	ldrb	r3, [r3, #0]
 8001f7a:	2b01      	cmp	r3, #1
 8001f7c:	d114      	bne.n	8001fa8 <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8001f7e:	78fa      	ldrb	r2, [r7, #3]
 8001f80:	6879      	ldr	r1, [r7, #4]
 8001f82:	4613      	mov	r3, r2
 8001f84:	011b      	lsls	r3, r3, #4
 8001f86:	1a9b      	subs	r3, r3, r2
 8001f88:	009b      	lsls	r3, r3, #2
 8001f8a:	440b      	add	r3, r1
 8001f8c:	334d      	adds	r3, #77	@ 0x4d
 8001f8e:	2202      	movs	r2, #2
 8001f90:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8001f92:	78fa      	ldrb	r2, [r7, #3]
 8001f94:	6879      	ldr	r1, [r7, #4]
 8001f96:	4613      	mov	r3, r2
 8001f98:	011b      	lsls	r3, r3, #4
 8001f9a:	1a9b      	subs	r3, r3, r2
 8001f9c:	009b      	lsls	r3, r3, #2
 8001f9e:	440b      	add	r3, r1
 8001fa0:	334c      	adds	r3, #76	@ 0x4c
 8001fa2:	2201      	movs	r2, #1
 8001fa4:	701a      	strb	r2, [r3, #0]
 8001fa6:	e2cc      	b.n	8002542 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8001fa8:	78fa      	ldrb	r2, [r7, #3]
 8001faa:	6879      	ldr	r1, [r7, #4]
 8001fac:	4613      	mov	r3, r2
 8001fae:	011b      	lsls	r3, r3, #4
 8001fb0:	1a9b      	subs	r3, r3, r2
 8001fb2:	009b      	lsls	r3, r3, #2
 8001fb4:	440b      	add	r3, r1
 8001fb6:	334d      	adds	r3, #77	@ 0x4d
 8001fb8:	781b      	ldrb	r3, [r3, #0]
 8001fba:	2b06      	cmp	r3, #6
 8001fbc:	d114      	bne.n	8001fe8 <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8001fbe:	78fa      	ldrb	r2, [r7, #3]
 8001fc0:	6879      	ldr	r1, [r7, #4]
 8001fc2:	4613      	mov	r3, r2
 8001fc4:	011b      	lsls	r3, r3, #4
 8001fc6:	1a9b      	subs	r3, r3, r2
 8001fc8:	009b      	lsls	r3, r3, #2
 8001fca:	440b      	add	r3, r1
 8001fcc:	334d      	adds	r3, #77	@ 0x4d
 8001fce:	2202      	movs	r2, #2
 8001fd0:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 8001fd2:	78fa      	ldrb	r2, [r7, #3]
 8001fd4:	6879      	ldr	r1, [r7, #4]
 8001fd6:	4613      	mov	r3, r2
 8001fd8:	011b      	lsls	r3, r3, #4
 8001fda:	1a9b      	subs	r3, r3, r2
 8001fdc:	009b      	lsls	r3, r3, #2
 8001fde:	440b      	add	r3, r1
 8001fe0:	334c      	adds	r3, #76	@ 0x4c
 8001fe2:	2205      	movs	r2, #5
 8001fe4:	701a      	strb	r2, [r3, #0]
 8001fe6:	e2ac      	b.n	8002542 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8001fe8:	78fa      	ldrb	r2, [r7, #3]
 8001fea:	6879      	ldr	r1, [r7, #4]
 8001fec:	4613      	mov	r3, r2
 8001fee:	011b      	lsls	r3, r3, #4
 8001ff0:	1a9b      	subs	r3, r3, r2
 8001ff2:	009b      	lsls	r3, r3, #2
 8001ff4:	440b      	add	r3, r1
 8001ff6:	334d      	adds	r3, #77	@ 0x4d
 8001ff8:	781b      	ldrb	r3, [r3, #0]
 8001ffa:	2b07      	cmp	r3, #7
 8001ffc:	d00b      	beq.n	8002016 <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8001ffe:	78fa      	ldrb	r2, [r7, #3]
 8002000:	6879      	ldr	r1, [r7, #4]
 8002002:	4613      	mov	r3, r2
 8002004:	011b      	lsls	r3, r3, #4
 8002006:	1a9b      	subs	r3, r3, r2
 8002008:	009b      	lsls	r3, r3, #2
 800200a:	440b      	add	r3, r1
 800200c:	334d      	adds	r3, #77	@ 0x4d
 800200e:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8002010:	2b09      	cmp	r3, #9
 8002012:	f040 80a6 	bne.w	8002162 <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002016:	78fa      	ldrb	r2, [r7, #3]
 8002018:	6879      	ldr	r1, [r7, #4]
 800201a:	4613      	mov	r3, r2
 800201c:	011b      	lsls	r3, r3, #4
 800201e:	1a9b      	subs	r3, r3, r2
 8002020:	009b      	lsls	r3, r3, #2
 8002022:	440b      	add	r3, r1
 8002024:	334d      	adds	r3, #77	@ 0x4d
 8002026:	2202      	movs	r2, #2
 8002028:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 800202a:	78fa      	ldrb	r2, [r7, #3]
 800202c:	6879      	ldr	r1, [r7, #4]
 800202e:	4613      	mov	r3, r2
 8002030:	011b      	lsls	r3, r3, #4
 8002032:	1a9b      	subs	r3, r3, r2
 8002034:	009b      	lsls	r3, r3, #2
 8002036:	440b      	add	r3, r1
 8002038:	3344      	adds	r3, #68	@ 0x44
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	1c59      	adds	r1, r3, #1
 800203e:	6878      	ldr	r0, [r7, #4]
 8002040:	4613      	mov	r3, r2
 8002042:	011b      	lsls	r3, r3, #4
 8002044:	1a9b      	subs	r3, r3, r2
 8002046:	009b      	lsls	r3, r3, #2
 8002048:	4403      	add	r3, r0
 800204a:	3344      	adds	r3, #68	@ 0x44
 800204c:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800204e:	78fa      	ldrb	r2, [r7, #3]
 8002050:	6879      	ldr	r1, [r7, #4]
 8002052:	4613      	mov	r3, r2
 8002054:	011b      	lsls	r3, r3, #4
 8002056:	1a9b      	subs	r3, r3, r2
 8002058:	009b      	lsls	r3, r3, #2
 800205a:	440b      	add	r3, r1
 800205c:	3344      	adds	r3, #68	@ 0x44
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	2b02      	cmp	r3, #2
 8002062:	d943      	bls.n	80020ec <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8002064:	78fa      	ldrb	r2, [r7, #3]
 8002066:	6879      	ldr	r1, [r7, #4]
 8002068:	4613      	mov	r3, r2
 800206a:	011b      	lsls	r3, r3, #4
 800206c:	1a9b      	subs	r3, r3, r2
 800206e:	009b      	lsls	r3, r3, #2
 8002070:	440b      	add	r3, r1
 8002072:	3344      	adds	r3, #68	@ 0x44
 8002074:	2200      	movs	r2, #0
 8002076:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 8002078:	78fa      	ldrb	r2, [r7, #3]
 800207a:	6879      	ldr	r1, [r7, #4]
 800207c:	4613      	mov	r3, r2
 800207e:	011b      	lsls	r3, r3, #4
 8002080:	1a9b      	subs	r3, r3, r2
 8002082:	009b      	lsls	r3, r3, #2
 8002084:	440b      	add	r3, r1
 8002086:	331a      	adds	r3, #26
 8002088:	781b      	ldrb	r3, [r3, #0]
 800208a:	2b01      	cmp	r3, #1
 800208c:	d123      	bne.n	80020d6 <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 800208e:	78fa      	ldrb	r2, [r7, #3]
 8002090:	6879      	ldr	r1, [r7, #4]
 8002092:	4613      	mov	r3, r2
 8002094:	011b      	lsls	r3, r3, #4
 8002096:	1a9b      	subs	r3, r3, r2
 8002098:	009b      	lsls	r3, r3, #2
 800209a:	440b      	add	r3, r1
 800209c:	331b      	adds	r3, #27
 800209e:	2200      	movs	r2, #0
 80020a0:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 80020a2:	78fa      	ldrb	r2, [r7, #3]
 80020a4:	6879      	ldr	r1, [r7, #4]
 80020a6:	4613      	mov	r3, r2
 80020a8:	011b      	lsls	r3, r3, #4
 80020aa:	1a9b      	subs	r3, r3, r2
 80020ac:	009b      	lsls	r3, r3, #2
 80020ae:	440b      	add	r3, r1
 80020b0:	331c      	adds	r3, #28
 80020b2:	2200      	movs	r2, #0
 80020b4:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80020b6:	78fb      	ldrb	r3, [r7, #3]
 80020b8:	015a      	lsls	r2, r3, #5
 80020ba:	693b      	ldr	r3, [r7, #16]
 80020bc:	4413      	add	r3, r2
 80020be:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80020c2:	685b      	ldr	r3, [r3, #4]
 80020c4:	78fa      	ldrb	r2, [r7, #3]
 80020c6:	0151      	lsls	r1, r2, #5
 80020c8:	693a      	ldr	r2, [r7, #16]
 80020ca:	440a      	add	r2, r1
 80020cc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80020d0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80020d4:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 80020d6:	78fa      	ldrb	r2, [r7, #3]
 80020d8:	6879      	ldr	r1, [r7, #4]
 80020da:	4613      	mov	r3, r2
 80020dc:	011b      	lsls	r3, r3, #4
 80020de:	1a9b      	subs	r3, r3, r2
 80020e0:	009b      	lsls	r3, r3, #2
 80020e2:	440b      	add	r3, r1
 80020e4:	334c      	adds	r3, #76	@ 0x4c
 80020e6:	2204      	movs	r2, #4
 80020e8:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80020ea:	e229      	b.n	8002540 <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80020ec:	78fa      	ldrb	r2, [r7, #3]
 80020ee:	6879      	ldr	r1, [r7, #4]
 80020f0:	4613      	mov	r3, r2
 80020f2:	011b      	lsls	r3, r3, #4
 80020f4:	1a9b      	subs	r3, r3, r2
 80020f6:	009b      	lsls	r3, r3, #2
 80020f8:	440b      	add	r3, r1
 80020fa:	334c      	adds	r3, #76	@ 0x4c
 80020fc:	2202      	movs	r2, #2
 80020fe:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002100:	78fa      	ldrb	r2, [r7, #3]
 8002102:	6879      	ldr	r1, [r7, #4]
 8002104:	4613      	mov	r3, r2
 8002106:	011b      	lsls	r3, r3, #4
 8002108:	1a9b      	subs	r3, r3, r2
 800210a:	009b      	lsls	r3, r3, #2
 800210c:	440b      	add	r3, r1
 800210e:	3326      	adds	r3, #38	@ 0x26
 8002110:	781b      	ldrb	r3, [r3, #0]
 8002112:	2b00      	cmp	r3, #0
 8002114:	d00b      	beq.n	800212e <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002116:	78fa      	ldrb	r2, [r7, #3]
 8002118:	6879      	ldr	r1, [r7, #4]
 800211a:	4613      	mov	r3, r2
 800211c:	011b      	lsls	r3, r3, #4
 800211e:	1a9b      	subs	r3, r3, r2
 8002120:	009b      	lsls	r3, r3, #2
 8002122:	440b      	add	r3, r1
 8002124:	3326      	adds	r3, #38	@ 0x26
 8002126:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002128:	2b02      	cmp	r3, #2
 800212a:	f040 8209 	bne.w	8002540 <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 800212e:	78fb      	ldrb	r3, [r7, #3]
 8002130:	015a      	lsls	r2, r3, #5
 8002132:	693b      	ldr	r3, [r7, #16]
 8002134:	4413      	add	r3, r2
 8002136:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8002144:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800214c:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 800214e:	78fb      	ldrb	r3, [r7, #3]
 8002150:	015a      	lsls	r2, r3, #5
 8002152:	693b      	ldr	r3, [r7, #16]
 8002154:	4413      	add	r3, r2
 8002156:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800215a:	461a      	mov	r2, r3
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002160:	e1ee      	b.n	8002540 <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8002162:	78fa      	ldrb	r2, [r7, #3]
 8002164:	6879      	ldr	r1, [r7, #4]
 8002166:	4613      	mov	r3, r2
 8002168:	011b      	lsls	r3, r3, #4
 800216a:	1a9b      	subs	r3, r3, r2
 800216c:	009b      	lsls	r3, r3, #2
 800216e:	440b      	add	r3, r1
 8002170:	334d      	adds	r3, #77	@ 0x4d
 8002172:	781b      	ldrb	r3, [r3, #0]
 8002174:	2b05      	cmp	r3, #5
 8002176:	f040 80c8 	bne.w	800230a <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800217a:	78fa      	ldrb	r2, [r7, #3]
 800217c:	6879      	ldr	r1, [r7, #4]
 800217e:	4613      	mov	r3, r2
 8002180:	011b      	lsls	r3, r3, #4
 8002182:	1a9b      	subs	r3, r3, r2
 8002184:	009b      	lsls	r3, r3, #2
 8002186:	440b      	add	r3, r1
 8002188:	334d      	adds	r3, #77	@ 0x4d
 800218a:	2202      	movs	r2, #2
 800218c:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 800218e:	78fa      	ldrb	r2, [r7, #3]
 8002190:	6879      	ldr	r1, [r7, #4]
 8002192:	4613      	mov	r3, r2
 8002194:	011b      	lsls	r3, r3, #4
 8002196:	1a9b      	subs	r3, r3, r2
 8002198:	009b      	lsls	r3, r3, #2
 800219a:	440b      	add	r3, r1
 800219c:	331b      	adds	r3, #27
 800219e:	781b      	ldrb	r3, [r3, #0]
 80021a0:	2b01      	cmp	r3, #1
 80021a2:	f040 81ce 	bne.w	8002542 <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 80021a6:	78fa      	ldrb	r2, [r7, #3]
 80021a8:	6879      	ldr	r1, [r7, #4]
 80021aa:	4613      	mov	r3, r2
 80021ac:	011b      	lsls	r3, r3, #4
 80021ae:	1a9b      	subs	r3, r3, r2
 80021b0:	009b      	lsls	r3, r3, #2
 80021b2:	440b      	add	r3, r1
 80021b4:	3326      	adds	r3, #38	@ 0x26
 80021b6:	781b      	ldrb	r3, [r3, #0]
 80021b8:	2b03      	cmp	r3, #3
 80021ba:	d16b      	bne.n	8002294 <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 80021bc:	78fa      	ldrb	r2, [r7, #3]
 80021be:	6879      	ldr	r1, [r7, #4]
 80021c0:	4613      	mov	r3, r2
 80021c2:	011b      	lsls	r3, r3, #4
 80021c4:	1a9b      	subs	r3, r3, r2
 80021c6:	009b      	lsls	r3, r3, #2
 80021c8:	440b      	add	r3, r1
 80021ca:	3348      	adds	r3, #72	@ 0x48
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	1c59      	adds	r1, r3, #1
 80021d0:	6878      	ldr	r0, [r7, #4]
 80021d2:	4613      	mov	r3, r2
 80021d4:	011b      	lsls	r3, r3, #4
 80021d6:	1a9b      	subs	r3, r3, r2
 80021d8:	009b      	lsls	r3, r3, #2
 80021da:	4403      	add	r3, r0
 80021dc:	3348      	adds	r3, #72	@ 0x48
 80021de:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 80021e0:	78fa      	ldrb	r2, [r7, #3]
 80021e2:	6879      	ldr	r1, [r7, #4]
 80021e4:	4613      	mov	r3, r2
 80021e6:	011b      	lsls	r3, r3, #4
 80021e8:	1a9b      	subs	r3, r3, r2
 80021ea:	009b      	lsls	r3, r3, #2
 80021ec:	440b      	add	r3, r1
 80021ee:	3348      	adds	r3, #72	@ 0x48
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	2b02      	cmp	r3, #2
 80021f4:	d943      	bls.n	800227e <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 80021f6:	78fa      	ldrb	r2, [r7, #3]
 80021f8:	6879      	ldr	r1, [r7, #4]
 80021fa:	4613      	mov	r3, r2
 80021fc:	011b      	lsls	r3, r3, #4
 80021fe:	1a9b      	subs	r3, r3, r2
 8002200:	009b      	lsls	r3, r3, #2
 8002202:	440b      	add	r3, r1
 8002204:	3348      	adds	r3, #72	@ 0x48
 8002206:	2200      	movs	r2, #0
 8002208:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 800220a:	78fa      	ldrb	r2, [r7, #3]
 800220c:	6879      	ldr	r1, [r7, #4]
 800220e:	4613      	mov	r3, r2
 8002210:	011b      	lsls	r3, r3, #4
 8002212:	1a9b      	subs	r3, r3, r2
 8002214:	009b      	lsls	r3, r3, #2
 8002216:	440b      	add	r3, r1
 8002218:	331b      	adds	r3, #27
 800221a:	2200      	movs	r2, #0
 800221c:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 800221e:	78fa      	ldrb	r2, [r7, #3]
 8002220:	6879      	ldr	r1, [r7, #4]
 8002222:	4613      	mov	r3, r2
 8002224:	011b      	lsls	r3, r3, #4
 8002226:	1a9b      	subs	r3, r3, r2
 8002228:	009b      	lsls	r3, r3, #2
 800222a:	440b      	add	r3, r1
 800222c:	3344      	adds	r3, #68	@ 0x44
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	2b02      	cmp	r3, #2
 8002232:	d809      	bhi.n	8002248 <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 8002234:	78fa      	ldrb	r2, [r7, #3]
 8002236:	6879      	ldr	r1, [r7, #4]
 8002238:	4613      	mov	r3, r2
 800223a:	011b      	lsls	r3, r3, #4
 800223c:	1a9b      	subs	r3, r3, r2
 800223e:	009b      	lsls	r3, r3, #2
 8002240:	440b      	add	r3, r1
 8002242:	331c      	adds	r3, #28
 8002244:	2201      	movs	r2, #1
 8002246:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8002248:	78fb      	ldrb	r3, [r7, #3]
 800224a:	015a      	lsls	r2, r3, #5
 800224c:	693b      	ldr	r3, [r7, #16]
 800224e:	4413      	add	r3, r2
 8002250:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002254:	685b      	ldr	r3, [r3, #4]
 8002256:	78fa      	ldrb	r2, [r7, #3]
 8002258:	0151      	lsls	r1, r2, #5
 800225a:	693a      	ldr	r2, [r7, #16]
 800225c:	440a      	add	r2, r1
 800225e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002262:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002266:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 8002268:	78fa      	ldrb	r2, [r7, #3]
 800226a:	6879      	ldr	r1, [r7, #4]
 800226c:	4613      	mov	r3, r2
 800226e:	011b      	lsls	r3, r3, #4
 8002270:	1a9b      	subs	r3, r3, r2
 8002272:	009b      	lsls	r3, r3, #2
 8002274:	440b      	add	r3, r1
 8002276:	334c      	adds	r3, #76	@ 0x4c
 8002278:	2204      	movs	r2, #4
 800227a:	701a      	strb	r2, [r3, #0]
 800227c:	e014      	b.n	80022a8 <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800227e:	78fa      	ldrb	r2, [r7, #3]
 8002280:	6879      	ldr	r1, [r7, #4]
 8002282:	4613      	mov	r3, r2
 8002284:	011b      	lsls	r3, r3, #4
 8002286:	1a9b      	subs	r3, r3, r2
 8002288:	009b      	lsls	r3, r3, #2
 800228a:	440b      	add	r3, r1
 800228c:	334c      	adds	r3, #76	@ 0x4c
 800228e:	2202      	movs	r2, #2
 8002290:	701a      	strb	r2, [r3, #0]
 8002292:	e009      	b.n	80022a8 <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002294:	78fa      	ldrb	r2, [r7, #3]
 8002296:	6879      	ldr	r1, [r7, #4]
 8002298:	4613      	mov	r3, r2
 800229a:	011b      	lsls	r3, r3, #4
 800229c:	1a9b      	subs	r3, r3, r2
 800229e:	009b      	lsls	r3, r3, #2
 80022a0:	440b      	add	r3, r1
 80022a2:	334c      	adds	r3, #76	@ 0x4c
 80022a4:	2202      	movs	r2, #2
 80022a6:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80022a8:	78fa      	ldrb	r2, [r7, #3]
 80022aa:	6879      	ldr	r1, [r7, #4]
 80022ac:	4613      	mov	r3, r2
 80022ae:	011b      	lsls	r3, r3, #4
 80022b0:	1a9b      	subs	r3, r3, r2
 80022b2:	009b      	lsls	r3, r3, #2
 80022b4:	440b      	add	r3, r1
 80022b6:	3326      	adds	r3, #38	@ 0x26
 80022b8:	781b      	ldrb	r3, [r3, #0]
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d00b      	beq.n	80022d6 <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80022be:	78fa      	ldrb	r2, [r7, #3]
 80022c0:	6879      	ldr	r1, [r7, #4]
 80022c2:	4613      	mov	r3, r2
 80022c4:	011b      	lsls	r3, r3, #4
 80022c6:	1a9b      	subs	r3, r3, r2
 80022c8:	009b      	lsls	r3, r3, #2
 80022ca:	440b      	add	r3, r1
 80022cc:	3326      	adds	r3, #38	@ 0x26
 80022ce:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80022d0:	2b02      	cmp	r3, #2
 80022d2:	f040 8136 	bne.w	8002542 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 80022d6:	78fb      	ldrb	r3, [r7, #3]
 80022d8:	015a      	lsls	r2, r3, #5
 80022da:	693b      	ldr	r3, [r7, #16]
 80022dc:	4413      	add	r3, r2
 80022de:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80022ec:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80022f4:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 80022f6:	78fb      	ldrb	r3, [r7, #3]
 80022f8:	015a      	lsls	r2, r3, #5
 80022fa:	693b      	ldr	r3, [r7, #16]
 80022fc:	4413      	add	r3, r2
 80022fe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002302:	461a      	mov	r2, r3
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	6013      	str	r3, [r2, #0]
 8002308:	e11b      	b.n	8002542 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 800230a:	78fa      	ldrb	r2, [r7, #3]
 800230c:	6879      	ldr	r1, [r7, #4]
 800230e:	4613      	mov	r3, r2
 8002310:	011b      	lsls	r3, r3, #4
 8002312:	1a9b      	subs	r3, r3, r2
 8002314:	009b      	lsls	r3, r3, #2
 8002316:	440b      	add	r3, r1
 8002318:	334d      	adds	r3, #77	@ 0x4d
 800231a:	781b      	ldrb	r3, [r3, #0]
 800231c:	2b03      	cmp	r3, #3
 800231e:	f040 8081 	bne.w	8002424 <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002322:	78fa      	ldrb	r2, [r7, #3]
 8002324:	6879      	ldr	r1, [r7, #4]
 8002326:	4613      	mov	r3, r2
 8002328:	011b      	lsls	r3, r3, #4
 800232a:	1a9b      	subs	r3, r3, r2
 800232c:	009b      	lsls	r3, r3, #2
 800232e:	440b      	add	r3, r1
 8002330:	334d      	adds	r3, #77	@ 0x4d
 8002332:	2202      	movs	r2, #2
 8002334:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8002336:	78fa      	ldrb	r2, [r7, #3]
 8002338:	6879      	ldr	r1, [r7, #4]
 800233a:	4613      	mov	r3, r2
 800233c:	011b      	lsls	r3, r3, #4
 800233e:	1a9b      	subs	r3, r3, r2
 8002340:	009b      	lsls	r3, r3, #2
 8002342:	440b      	add	r3, r1
 8002344:	331b      	adds	r3, #27
 8002346:	781b      	ldrb	r3, [r3, #0]
 8002348:	2b01      	cmp	r3, #1
 800234a:	f040 80fa 	bne.w	8002542 <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800234e:	78fa      	ldrb	r2, [r7, #3]
 8002350:	6879      	ldr	r1, [r7, #4]
 8002352:	4613      	mov	r3, r2
 8002354:	011b      	lsls	r3, r3, #4
 8002356:	1a9b      	subs	r3, r3, r2
 8002358:	009b      	lsls	r3, r3, #2
 800235a:	440b      	add	r3, r1
 800235c:	334c      	adds	r3, #76	@ 0x4c
 800235e:	2202      	movs	r2, #2
 8002360:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8002362:	78fb      	ldrb	r3, [r7, #3]
 8002364:	015a      	lsls	r2, r3, #5
 8002366:	693b      	ldr	r3, [r7, #16]
 8002368:	4413      	add	r3, r2
 800236a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800236e:	685b      	ldr	r3, [r3, #4]
 8002370:	78fa      	ldrb	r2, [r7, #3]
 8002372:	0151      	lsls	r1, r2, #5
 8002374:	693a      	ldr	r2, [r7, #16]
 8002376:	440a      	add	r2, r1
 8002378:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800237c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002380:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8002382:	78fb      	ldrb	r3, [r7, #3]
 8002384:	015a      	lsls	r2, r3, #5
 8002386:	693b      	ldr	r3, [r7, #16]
 8002388:	4413      	add	r3, r2
 800238a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800238e:	68db      	ldr	r3, [r3, #12]
 8002390:	78fa      	ldrb	r2, [r7, #3]
 8002392:	0151      	lsls	r1, r2, #5
 8002394:	693a      	ldr	r2, [r7, #16]
 8002396:	440a      	add	r2, r1
 8002398:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800239c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80023a0:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 80023a2:	78fb      	ldrb	r3, [r7, #3]
 80023a4:	015a      	lsls	r2, r3, #5
 80023a6:	693b      	ldr	r3, [r7, #16]
 80023a8:	4413      	add	r3, r2
 80023aa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80023ae:	68db      	ldr	r3, [r3, #12]
 80023b0:	78fa      	ldrb	r2, [r7, #3]
 80023b2:	0151      	lsls	r1, r2, #5
 80023b4:	693a      	ldr	r2, [r7, #16]
 80023b6:	440a      	add	r2, r1
 80023b8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80023bc:	f023 0320 	bic.w	r3, r3, #32
 80023c0:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80023c2:	78fa      	ldrb	r2, [r7, #3]
 80023c4:	6879      	ldr	r1, [r7, #4]
 80023c6:	4613      	mov	r3, r2
 80023c8:	011b      	lsls	r3, r3, #4
 80023ca:	1a9b      	subs	r3, r3, r2
 80023cc:	009b      	lsls	r3, r3, #2
 80023ce:	440b      	add	r3, r1
 80023d0:	3326      	adds	r3, #38	@ 0x26
 80023d2:	781b      	ldrb	r3, [r3, #0]
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d00b      	beq.n	80023f0 <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80023d8:	78fa      	ldrb	r2, [r7, #3]
 80023da:	6879      	ldr	r1, [r7, #4]
 80023dc:	4613      	mov	r3, r2
 80023de:	011b      	lsls	r3, r3, #4
 80023e0:	1a9b      	subs	r3, r3, r2
 80023e2:	009b      	lsls	r3, r3, #2
 80023e4:	440b      	add	r3, r1
 80023e6:	3326      	adds	r3, #38	@ 0x26
 80023e8:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80023ea:	2b02      	cmp	r3, #2
 80023ec:	f040 80a9 	bne.w	8002542 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 80023f0:	78fb      	ldrb	r3, [r7, #3]
 80023f2:	015a      	lsls	r2, r3, #5
 80023f4:	693b      	ldr	r3, [r7, #16]
 80023f6:	4413      	add	r3, r2
 80023f8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8002406:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800240e:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8002410:	78fb      	ldrb	r3, [r7, #3]
 8002412:	015a      	lsls	r2, r3, #5
 8002414:	693b      	ldr	r3, [r7, #16]
 8002416:	4413      	add	r3, r2
 8002418:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800241c:	461a      	mov	r2, r3
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	6013      	str	r3, [r2, #0]
 8002422:	e08e      	b.n	8002542 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8002424:	78fa      	ldrb	r2, [r7, #3]
 8002426:	6879      	ldr	r1, [r7, #4]
 8002428:	4613      	mov	r3, r2
 800242a:	011b      	lsls	r3, r3, #4
 800242c:	1a9b      	subs	r3, r3, r2
 800242e:	009b      	lsls	r3, r3, #2
 8002430:	440b      	add	r3, r1
 8002432:	334d      	adds	r3, #77	@ 0x4d
 8002434:	781b      	ldrb	r3, [r3, #0]
 8002436:	2b04      	cmp	r3, #4
 8002438:	d143      	bne.n	80024c2 <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800243a:	78fa      	ldrb	r2, [r7, #3]
 800243c:	6879      	ldr	r1, [r7, #4]
 800243e:	4613      	mov	r3, r2
 8002440:	011b      	lsls	r3, r3, #4
 8002442:	1a9b      	subs	r3, r3, r2
 8002444:	009b      	lsls	r3, r3, #2
 8002446:	440b      	add	r3, r1
 8002448:	334d      	adds	r3, #77	@ 0x4d
 800244a:	2202      	movs	r2, #2
 800244c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800244e:	78fa      	ldrb	r2, [r7, #3]
 8002450:	6879      	ldr	r1, [r7, #4]
 8002452:	4613      	mov	r3, r2
 8002454:	011b      	lsls	r3, r3, #4
 8002456:	1a9b      	subs	r3, r3, r2
 8002458:	009b      	lsls	r3, r3, #2
 800245a:	440b      	add	r3, r1
 800245c:	334c      	adds	r3, #76	@ 0x4c
 800245e:	2202      	movs	r2, #2
 8002460:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002462:	78fa      	ldrb	r2, [r7, #3]
 8002464:	6879      	ldr	r1, [r7, #4]
 8002466:	4613      	mov	r3, r2
 8002468:	011b      	lsls	r3, r3, #4
 800246a:	1a9b      	subs	r3, r3, r2
 800246c:	009b      	lsls	r3, r3, #2
 800246e:	440b      	add	r3, r1
 8002470:	3326      	adds	r3, #38	@ 0x26
 8002472:	781b      	ldrb	r3, [r3, #0]
 8002474:	2b00      	cmp	r3, #0
 8002476:	d00a      	beq.n	800248e <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002478:	78fa      	ldrb	r2, [r7, #3]
 800247a:	6879      	ldr	r1, [r7, #4]
 800247c:	4613      	mov	r3, r2
 800247e:	011b      	lsls	r3, r3, #4
 8002480:	1a9b      	subs	r3, r3, r2
 8002482:	009b      	lsls	r3, r3, #2
 8002484:	440b      	add	r3, r1
 8002486:	3326      	adds	r3, #38	@ 0x26
 8002488:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800248a:	2b02      	cmp	r3, #2
 800248c:	d159      	bne.n	8002542 <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 800248e:	78fb      	ldrb	r3, [r7, #3]
 8002490:	015a      	lsls	r2, r3, #5
 8002492:	693b      	ldr	r3, [r7, #16]
 8002494:	4413      	add	r3, r2
 8002496:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80024a4:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80024ac:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 80024ae:	78fb      	ldrb	r3, [r7, #3]
 80024b0:	015a      	lsls	r2, r3, #5
 80024b2:	693b      	ldr	r3, [r7, #16]
 80024b4:	4413      	add	r3, r2
 80024b6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80024ba:	461a      	mov	r2, r3
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	6013      	str	r3, [r2, #0]
 80024c0:	e03f      	b.n	8002542 <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 80024c2:	78fa      	ldrb	r2, [r7, #3]
 80024c4:	6879      	ldr	r1, [r7, #4]
 80024c6:	4613      	mov	r3, r2
 80024c8:	011b      	lsls	r3, r3, #4
 80024ca:	1a9b      	subs	r3, r3, r2
 80024cc:	009b      	lsls	r3, r3, #2
 80024ce:	440b      	add	r3, r1
 80024d0:	334d      	adds	r3, #77	@ 0x4d
 80024d2:	781b      	ldrb	r3, [r3, #0]
 80024d4:	2b08      	cmp	r3, #8
 80024d6:	d126      	bne.n	8002526 <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80024d8:	78fa      	ldrb	r2, [r7, #3]
 80024da:	6879      	ldr	r1, [r7, #4]
 80024dc:	4613      	mov	r3, r2
 80024de:	011b      	lsls	r3, r3, #4
 80024e0:	1a9b      	subs	r3, r3, r2
 80024e2:	009b      	lsls	r3, r3, #2
 80024e4:	440b      	add	r3, r1
 80024e6:	334d      	adds	r3, #77	@ 0x4d
 80024e8:	2202      	movs	r2, #2
 80024ea:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 80024ec:	78fa      	ldrb	r2, [r7, #3]
 80024ee:	6879      	ldr	r1, [r7, #4]
 80024f0:	4613      	mov	r3, r2
 80024f2:	011b      	lsls	r3, r3, #4
 80024f4:	1a9b      	subs	r3, r3, r2
 80024f6:	009b      	lsls	r3, r3, #2
 80024f8:	440b      	add	r3, r1
 80024fa:	3344      	adds	r3, #68	@ 0x44
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	1c59      	adds	r1, r3, #1
 8002500:	6878      	ldr	r0, [r7, #4]
 8002502:	4613      	mov	r3, r2
 8002504:	011b      	lsls	r3, r3, #4
 8002506:	1a9b      	subs	r3, r3, r2
 8002508:	009b      	lsls	r3, r3, #2
 800250a:	4403      	add	r3, r0
 800250c:	3344      	adds	r3, #68	@ 0x44
 800250e:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 8002510:	78fa      	ldrb	r2, [r7, #3]
 8002512:	6879      	ldr	r1, [r7, #4]
 8002514:	4613      	mov	r3, r2
 8002516:	011b      	lsls	r3, r3, #4
 8002518:	1a9b      	subs	r3, r3, r2
 800251a:	009b      	lsls	r3, r3, #2
 800251c:	440b      	add	r3, r1
 800251e:	334c      	adds	r3, #76	@ 0x4c
 8002520:	2204      	movs	r2, #4
 8002522:	701a      	strb	r2, [r3, #0]
 8002524:	e00d      	b.n	8002542 <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 8002526:	78fa      	ldrb	r2, [r7, #3]
 8002528:	6879      	ldr	r1, [r7, #4]
 800252a:	4613      	mov	r3, r2
 800252c:	011b      	lsls	r3, r3, #4
 800252e:	1a9b      	subs	r3, r3, r2
 8002530:	009b      	lsls	r3, r3, #2
 8002532:	440b      	add	r3, r1
 8002534:	334d      	adds	r3, #77	@ 0x4d
 8002536:	781b      	ldrb	r3, [r3, #0]
 8002538:	2b02      	cmp	r3, #2
 800253a:	f000 8100 	beq.w	800273e <HCD_HC_IN_IRQHandler+0xcca>
 800253e:	e000      	b.n	8002542 <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002540:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8002542:	78fa      	ldrb	r2, [r7, #3]
 8002544:	6879      	ldr	r1, [r7, #4]
 8002546:	4613      	mov	r3, r2
 8002548:	011b      	lsls	r3, r3, #4
 800254a:	1a9b      	subs	r3, r3, r2
 800254c:	009b      	lsls	r3, r3, #2
 800254e:	440b      	add	r3, r1
 8002550:	334c      	adds	r3, #76	@ 0x4c
 8002552:	781a      	ldrb	r2, [r3, #0]
 8002554:	78fb      	ldrb	r3, [r7, #3]
 8002556:	4619      	mov	r1, r3
 8002558:	6878      	ldr	r0, [r7, #4]
 800255a:	f004 fe23 	bl	80071a4 <HAL_HCD_HC_NotifyURBChange_Callback>
 800255e:	e0ef      	b.n	8002740 <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	78fa      	ldrb	r2, [r7, #3]
 8002566:	4611      	mov	r1, r2
 8002568:	4618      	mov	r0, r3
 800256a:	f002 fc4a 	bl	8004e02 <USB_ReadChInterrupts>
 800256e:	4603      	mov	r3, r0
 8002570:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002574:	2b40      	cmp	r3, #64	@ 0x40
 8002576:	d12f      	bne.n	80025d8 <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8002578:	78fb      	ldrb	r3, [r7, #3]
 800257a:	015a      	lsls	r2, r3, #5
 800257c:	693b      	ldr	r3, [r7, #16]
 800257e:	4413      	add	r3, r2
 8002580:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002584:	461a      	mov	r2, r3
 8002586:	2340      	movs	r3, #64	@ 0x40
 8002588:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 800258a:	78fa      	ldrb	r2, [r7, #3]
 800258c:	6879      	ldr	r1, [r7, #4]
 800258e:	4613      	mov	r3, r2
 8002590:	011b      	lsls	r3, r3, #4
 8002592:	1a9b      	subs	r3, r3, r2
 8002594:	009b      	lsls	r3, r3, #2
 8002596:	440b      	add	r3, r1
 8002598:	334d      	adds	r3, #77	@ 0x4d
 800259a:	2205      	movs	r2, #5
 800259c:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 800259e:	78fa      	ldrb	r2, [r7, #3]
 80025a0:	6879      	ldr	r1, [r7, #4]
 80025a2:	4613      	mov	r3, r2
 80025a4:	011b      	lsls	r3, r3, #4
 80025a6:	1a9b      	subs	r3, r3, r2
 80025a8:	009b      	lsls	r3, r3, #2
 80025aa:	440b      	add	r3, r1
 80025ac:	331a      	adds	r3, #26
 80025ae:	781b      	ldrb	r3, [r3, #0]
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d109      	bne.n	80025c8 <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 80025b4:	78fa      	ldrb	r2, [r7, #3]
 80025b6:	6879      	ldr	r1, [r7, #4]
 80025b8:	4613      	mov	r3, r2
 80025ba:	011b      	lsls	r3, r3, #4
 80025bc:	1a9b      	subs	r3, r3, r2
 80025be:	009b      	lsls	r3, r3, #2
 80025c0:	440b      	add	r3, r1
 80025c2:	3344      	adds	r3, #68	@ 0x44
 80025c4:	2200      	movs	r2, #0
 80025c6:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	78fa      	ldrb	r2, [r7, #3]
 80025ce:	4611      	mov	r1, r2
 80025d0:	4618      	mov	r0, r3
 80025d2:	f003 f868 	bl	80056a6 <USB_HC_Halt>
 80025d6:	e0b3      	b.n	8002740 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	78fa      	ldrb	r2, [r7, #3]
 80025de:	4611      	mov	r1, r2
 80025e0:	4618      	mov	r0, r3
 80025e2:	f002 fc0e 	bl	8004e02 <USB_ReadChInterrupts>
 80025e6:	4603      	mov	r3, r0
 80025e8:	f003 0310 	and.w	r3, r3, #16
 80025ec:	2b10      	cmp	r3, #16
 80025ee:	f040 80a7 	bne.w	8002740 <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 80025f2:	78fa      	ldrb	r2, [r7, #3]
 80025f4:	6879      	ldr	r1, [r7, #4]
 80025f6:	4613      	mov	r3, r2
 80025f8:	011b      	lsls	r3, r3, #4
 80025fa:	1a9b      	subs	r3, r3, r2
 80025fc:	009b      	lsls	r3, r3, #2
 80025fe:	440b      	add	r3, r1
 8002600:	3326      	adds	r3, #38	@ 0x26
 8002602:	781b      	ldrb	r3, [r3, #0]
 8002604:	2b03      	cmp	r3, #3
 8002606:	d11b      	bne.n	8002640 <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8002608:	78fa      	ldrb	r2, [r7, #3]
 800260a:	6879      	ldr	r1, [r7, #4]
 800260c:	4613      	mov	r3, r2
 800260e:	011b      	lsls	r3, r3, #4
 8002610:	1a9b      	subs	r3, r3, r2
 8002612:	009b      	lsls	r3, r3, #2
 8002614:	440b      	add	r3, r1
 8002616:	3344      	adds	r3, #68	@ 0x44
 8002618:	2200      	movs	r2, #0
 800261a:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 800261c:	78fa      	ldrb	r2, [r7, #3]
 800261e:	6879      	ldr	r1, [r7, #4]
 8002620:	4613      	mov	r3, r2
 8002622:	011b      	lsls	r3, r3, #4
 8002624:	1a9b      	subs	r3, r3, r2
 8002626:	009b      	lsls	r3, r3, #2
 8002628:	440b      	add	r3, r1
 800262a:	334d      	adds	r3, #77	@ 0x4d
 800262c:	2204      	movs	r2, #4
 800262e:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	78fa      	ldrb	r2, [r7, #3]
 8002636:	4611      	mov	r1, r2
 8002638:	4618      	mov	r0, r3
 800263a:	f003 f834 	bl	80056a6 <USB_HC_Halt>
 800263e:	e03f      	b.n	80026c0 <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002640:	78fa      	ldrb	r2, [r7, #3]
 8002642:	6879      	ldr	r1, [r7, #4]
 8002644:	4613      	mov	r3, r2
 8002646:	011b      	lsls	r3, r3, #4
 8002648:	1a9b      	subs	r3, r3, r2
 800264a:	009b      	lsls	r3, r3, #2
 800264c:	440b      	add	r3, r1
 800264e:	3326      	adds	r3, #38	@ 0x26
 8002650:	781b      	ldrb	r3, [r3, #0]
 8002652:	2b00      	cmp	r3, #0
 8002654:	d00a      	beq.n	800266c <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002656:	78fa      	ldrb	r2, [r7, #3]
 8002658:	6879      	ldr	r1, [r7, #4]
 800265a:	4613      	mov	r3, r2
 800265c:	011b      	lsls	r3, r3, #4
 800265e:	1a9b      	subs	r3, r3, r2
 8002660:	009b      	lsls	r3, r3, #2
 8002662:	440b      	add	r3, r1
 8002664:	3326      	adds	r3, #38	@ 0x26
 8002666:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002668:	2b02      	cmp	r3, #2
 800266a:	d129      	bne.n	80026c0 <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 800266c:	78fa      	ldrb	r2, [r7, #3]
 800266e:	6879      	ldr	r1, [r7, #4]
 8002670:	4613      	mov	r3, r2
 8002672:	011b      	lsls	r3, r3, #4
 8002674:	1a9b      	subs	r3, r3, r2
 8002676:	009b      	lsls	r3, r3, #2
 8002678:	440b      	add	r3, r1
 800267a:	3344      	adds	r3, #68	@ 0x44
 800267c:	2200      	movs	r2, #0
 800267e:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	799b      	ldrb	r3, [r3, #6]
 8002684:	2b00      	cmp	r3, #0
 8002686:	d00a      	beq.n	800269e <HCD_HC_IN_IRQHandler+0xc2a>
 8002688:	78fa      	ldrb	r2, [r7, #3]
 800268a:	6879      	ldr	r1, [r7, #4]
 800268c:	4613      	mov	r3, r2
 800268e:	011b      	lsls	r3, r3, #4
 8002690:	1a9b      	subs	r3, r3, r2
 8002692:	009b      	lsls	r3, r3, #2
 8002694:	440b      	add	r3, r1
 8002696:	331b      	adds	r3, #27
 8002698:	781b      	ldrb	r3, [r3, #0]
 800269a:	2b01      	cmp	r3, #1
 800269c:	d110      	bne.n	80026c0 <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 800269e:	78fa      	ldrb	r2, [r7, #3]
 80026a0:	6879      	ldr	r1, [r7, #4]
 80026a2:	4613      	mov	r3, r2
 80026a4:	011b      	lsls	r3, r3, #4
 80026a6:	1a9b      	subs	r3, r3, r2
 80026a8:	009b      	lsls	r3, r3, #2
 80026aa:	440b      	add	r3, r1
 80026ac:	334d      	adds	r3, #77	@ 0x4d
 80026ae:	2204      	movs	r2, #4
 80026b0:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	78fa      	ldrb	r2, [r7, #3]
 80026b8:	4611      	mov	r1, r2
 80026ba:	4618      	mov	r0, r3
 80026bc:	f002 fff3 	bl	80056a6 <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 80026c0:	78fa      	ldrb	r2, [r7, #3]
 80026c2:	6879      	ldr	r1, [r7, #4]
 80026c4:	4613      	mov	r3, r2
 80026c6:	011b      	lsls	r3, r3, #4
 80026c8:	1a9b      	subs	r3, r3, r2
 80026ca:	009b      	lsls	r3, r3, #2
 80026cc:	440b      	add	r3, r1
 80026ce:	331b      	adds	r3, #27
 80026d0:	781b      	ldrb	r3, [r3, #0]
 80026d2:	2b01      	cmp	r3, #1
 80026d4:	d129      	bne.n	800272a <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 80026d6:	78fa      	ldrb	r2, [r7, #3]
 80026d8:	6879      	ldr	r1, [r7, #4]
 80026da:	4613      	mov	r3, r2
 80026dc:	011b      	lsls	r3, r3, #4
 80026de:	1a9b      	subs	r3, r3, r2
 80026e0:	009b      	lsls	r3, r3, #2
 80026e2:	440b      	add	r3, r1
 80026e4:	331b      	adds	r3, #27
 80026e6:	2200      	movs	r2, #0
 80026e8:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80026ea:	78fb      	ldrb	r3, [r7, #3]
 80026ec:	015a      	lsls	r2, r3, #5
 80026ee:	693b      	ldr	r3, [r7, #16]
 80026f0:	4413      	add	r3, r2
 80026f2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80026f6:	685b      	ldr	r3, [r3, #4]
 80026f8:	78fa      	ldrb	r2, [r7, #3]
 80026fa:	0151      	lsls	r1, r2, #5
 80026fc:	693a      	ldr	r2, [r7, #16]
 80026fe:	440a      	add	r2, r1
 8002700:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002704:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002708:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 800270a:	78fb      	ldrb	r3, [r7, #3]
 800270c:	015a      	lsls	r2, r3, #5
 800270e:	693b      	ldr	r3, [r7, #16]
 8002710:	4413      	add	r3, r2
 8002712:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002716:	68db      	ldr	r3, [r3, #12]
 8002718:	78fa      	ldrb	r2, [r7, #3]
 800271a:	0151      	lsls	r1, r2, #5
 800271c:	693a      	ldr	r2, [r7, #16]
 800271e:	440a      	add	r2, r1
 8002720:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002724:	f043 0320 	orr.w	r3, r3, #32
 8002728:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 800272a:	78fb      	ldrb	r3, [r7, #3]
 800272c:	015a      	lsls	r2, r3, #5
 800272e:	693b      	ldr	r3, [r7, #16]
 8002730:	4413      	add	r3, r2
 8002732:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002736:	461a      	mov	r2, r3
 8002738:	2310      	movs	r3, #16
 800273a:	6093      	str	r3, [r2, #8]
 800273c:	e000      	b.n	8002740 <HCD_HC_IN_IRQHandler+0xccc>
        return;
 800273e:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 8002740:	3718      	adds	r7, #24
 8002742:	46bd      	mov	sp, r7
 8002744:	bd80      	pop	{r7, pc}

08002746 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8002746:	b580      	push	{r7, lr}
 8002748:	b086      	sub	sp, #24
 800274a:	af00      	add	r7, sp, #0
 800274c:	6078      	str	r0, [r7, #4]
 800274e:	460b      	mov	r3, r1
 8002750:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002758:	697b      	ldr	r3, [r7, #20]
 800275a:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	78fa      	ldrb	r2, [r7, #3]
 8002762:	4611      	mov	r1, r2
 8002764:	4618      	mov	r0, r3
 8002766:	f002 fb4c 	bl	8004e02 <USB_ReadChInterrupts>
 800276a:	4603      	mov	r3, r0
 800276c:	f003 0304 	and.w	r3, r3, #4
 8002770:	2b04      	cmp	r3, #4
 8002772:	d11b      	bne.n	80027ac <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8002774:	78fb      	ldrb	r3, [r7, #3]
 8002776:	015a      	lsls	r2, r3, #5
 8002778:	693b      	ldr	r3, [r7, #16]
 800277a:	4413      	add	r3, r2
 800277c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002780:	461a      	mov	r2, r3
 8002782:	2304      	movs	r3, #4
 8002784:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8002786:	78fa      	ldrb	r2, [r7, #3]
 8002788:	6879      	ldr	r1, [r7, #4]
 800278a:	4613      	mov	r3, r2
 800278c:	011b      	lsls	r3, r3, #4
 800278e:	1a9b      	subs	r3, r3, r2
 8002790:	009b      	lsls	r3, r3, #2
 8002792:	440b      	add	r3, r1
 8002794:	334d      	adds	r3, #77	@ 0x4d
 8002796:	2207      	movs	r2, #7
 8002798:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	78fa      	ldrb	r2, [r7, #3]
 80027a0:	4611      	mov	r1, r2
 80027a2:	4618      	mov	r0, r3
 80027a4:	f002 ff7f 	bl	80056a6 <USB_HC_Halt>
 80027a8:	f000 bc89 	b.w	80030be <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	78fa      	ldrb	r2, [r7, #3]
 80027b2:	4611      	mov	r1, r2
 80027b4:	4618      	mov	r0, r3
 80027b6:	f002 fb24 	bl	8004e02 <USB_ReadChInterrupts>
 80027ba:	4603      	mov	r3, r0
 80027bc:	f003 0320 	and.w	r3, r3, #32
 80027c0:	2b20      	cmp	r3, #32
 80027c2:	f040 8082 	bne.w	80028ca <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 80027c6:	78fb      	ldrb	r3, [r7, #3]
 80027c8:	015a      	lsls	r2, r3, #5
 80027ca:	693b      	ldr	r3, [r7, #16]
 80027cc:	4413      	add	r3, r2
 80027ce:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80027d2:	461a      	mov	r2, r3
 80027d4:	2320      	movs	r3, #32
 80027d6:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 80027d8:	78fa      	ldrb	r2, [r7, #3]
 80027da:	6879      	ldr	r1, [r7, #4]
 80027dc:	4613      	mov	r3, r2
 80027de:	011b      	lsls	r3, r3, #4
 80027e0:	1a9b      	subs	r3, r3, r2
 80027e2:	009b      	lsls	r3, r3, #2
 80027e4:	440b      	add	r3, r1
 80027e6:	3319      	adds	r3, #25
 80027e8:	781b      	ldrb	r3, [r3, #0]
 80027ea:	2b01      	cmp	r3, #1
 80027ec:	d124      	bne.n	8002838 <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 80027ee:	78fa      	ldrb	r2, [r7, #3]
 80027f0:	6879      	ldr	r1, [r7, #4]
 80027f2:	4613      	mov	r3, r2
 80027f4:	011b      	lsls	r3, r3, #4
 80027f6:	1a9b      	subs	r3, r3, r2
 80027f8:	009b      	lsls	r3, r3, #2
 80027fa:	440b      	add	r3, r1
 80027fc:	3319      	adds	r3, #25
 80027fe:	2200      	movs	r2, #0
 8002800:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002802:	78fa      	ldrb	r2, [r7, #3]
 8002804:	6879      	ldr	r1, [r7, #4]
 8002806:	4613      	mov	r3, r2
 8002808:	011b      	lsls	r3, r3, #4
 800280a:	1a9b      	subs	r3, r3, r2
 800280c:	009b      	lsls	r3, r3, #2
 800280e:	440b      	add	r3, r1
 8002810:	334c      	adds	r3, #76	@ 0x4c
 8002812:	2202      	movs	r2, #2
 8002814:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8002816:	78fa      	ldrb	r2, [r7, #3]
 8002818:	6879      	ldr	r1, [r7, #4]
 800281a:	4613      	mov	r3, r2
 800281c:	011b      	lsls	r3, r3, #4
 800281e:	1a9b      	subs	r3, r3, r2
 8002820:	009b      	lsls	r3, r3, #2
 8002822:	440b      	add	r3, r1
 8002824:	334d      	adds	r3, #77	@ 0x4d
 8002826:	2203      	movs	r2, #3
 8002828:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	78fa      	ldrb	r2, [r7, #3]
 8002830:	4611      	mov	r1, r2
 8002832:	4618      	mov	r0, r3
 8002834:	f002 ff37 	bl	80056a6 <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 8002838:	78fa      	ldrb	r2, [r7, #3]
 800283a:	6879      	ldr	r1, [r7, #4]
 800283c:	4613      	mov	r3, r2
 800283e:	011b      	lsls	r3, r3, #4
 8002840:	1a9b      	subs	r3, r3, r2
 8002842:	009b      	lsls	r3, r3, #2
 8002844:	440b      	add	r3, r1
 8002846:	331a      	adds	r3, #26
 8002848:	781b      	ldrb	r3, [r3, #0]
 800284a:	2b01      	cmp	r3, #1
 800284c:	f040 8437 	bne.w	80030be <HCD_HC_OUT_IRQHandler+0x978>
 8002850:	78fa      	ldrb	r2, [r7, #3]
 8002852:	6879      	ldr	r1, [r7, #4]
 8002854:	4613      	mov	r3, r2
 8002856:	011b      	lsls	r3, r3, #4
 8002858:	1a9b      	subs	r3, r3, r2
 800285a:	009b      	lsls	r3, r3, #2
 800285c:	440b      	add	r3, r1
 800285e:	331b      	adds	r3, #27
 8002860:	781b      	ldrb	r3, [r3, #0]
 8002862:	2b00      	cmp	r3, #0
 8002864:	f040 842b 	bne.w	80030be <HCD_HC_OUT_IRQHandler+0x978>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 8002868:	78fa      	ldrb	r2, [r7, #3]
 800286a:	6879      	ldr	r1, [r7, #4]
 800286c:	4613      	mov	r3, r2
 800286e:	011b      	lsls	r3, r3, #4
 8002870:	1a9b      	subs	r3, r3, r2
 8002872:	009b      	lsls	r3, r3, #2
 8002874:	440b      	add	r3, r1
 8002876:	3326      	adds	r3, #38	@ 0x26
 8002878:	781b      	ldrb	r3, [r3, #0]
 800287a:	2b01      	cmp	r3, #1
 800287c:	d009      	beq.n	8002892 <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 800287e:	78fa      	ldrb	r2, [r7, #3]
 8002880:	6879      	ldr	r1, [r7, #4]
 8002882:	4613      	mov	r3, r2
 8002884:	011b      	lsls	r3, r3, #4
 8002886:	1a9b      	subs	r3, r3, r2
 8002888:	009b      	lsls	r3, r3, #2
 800288a:	440b      	add	r3, r1
 800288c:	331b      	adds	r3, #27
 800288e:	2201      	movs	r2, #1
 8002890:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 8002892:	78fa      	ldrb	r2, [r7, #3]
 8002894:	6879      	ldr	r1, [r7, #4]
 8002896:	4613      	mov	r3, r2
 8002898:	011b      	lsls	r3, r3, #4
 800289a:	1a9b      	subs	r3, r3, r2
 800289c:	009b      	lsls	r3, r3, #2
 800289e:	440b      	add	r3, r1
 80028a0:	334d      	adds	r3, #77	@ 0x4d
 80028a2:	2203      	movs	r2, #3
 80028a4:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	78fa      	ldrb	r2, [r7, #3]
 80028ac:	4611      	mov	r1, r2
 80028ae:	4618      	mov	r0, r3
 80028b0:	f002 fef9 	bl	80056a6 <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 80028b4:	78fa      	ldrb	r2, [r7, #3]
 80028b6:	6879      	ldr	r1, [r7, #4]
 80028b8:	4613      	mov	r3, r2
 80028ba:	011b      	lsls	r3, r3, #4
 80028bc:	1a9b      	subs	r3, r3, r2
 80028be:	009b      	lsls	r3, r3, #2
 80028c0:	440b      	add	r3, r1
 80028c2:	3344      	adds	r3, #68	@ 0x44
 80028c4:	2200      	movs	r2, #0
 80028c6:	601a      	str	r2, [r3, #0]
 80028c8:	e3f9      	b.n	80030be <HCD_HC_OUT_IRQHandler+0x978>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	78fa      	ldrb	r2, [r7, #3]
 80028d0:	4611      	mov	r1, r2
 80028d2:	4618      	mov	r0, r3
 80028d4:	f002 fa95 	bl	8004e02 <USB_ReadChInterrupts>
 80028d8:	4603      	mov	r3, r0
 80028da:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80028de:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80028e2:	d111      	bne.n	8002908 <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 80028e4:	78fb      	ldrb	r3, [r7, #3]
 80028e6:	015a      	lsls	r2, r3, #5
 80028e8:	693b      	ldr	r3, [r7, #16]
 80028ea:	4413      	add	r3, r2
 80028ec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80028f0:	461a      	mov	r2, r3
 80028f2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80028f6:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	78fa      	ldrb	r2, [r7, #3]
 80028fe:	4611      	mov	r1, r2
 8002900:	4618      	mov	r0, r3
 8002902:	f002 fed0 	bl	80056a6 <USB_HC_Halt>
 8002906:	e3da      	b.n	80030be <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	78fa      	ldrb	r2, [r7, #3]
 800290e:	4611      	mov	r1, r2
 8002910:	4618      	mov	r0, r3
 8002912:	f002 fa76 	bl	8004e02 <USB_ReadChInterrupts>
 8002916:	4603      	mov	r3, r0
 8002918:	f003 0301 	and.w	r3, r3, #1
 800291c:	2b01      	cmp	r3, #1
 800291e:	d168      	bne.n	80029f2 <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8002920:	78fa      	ldrb	r2, [r7, #3]
 8002922:	6879      	ldr	r1, [r7, #4]
 8002924:	4613      	mov	r3, r2
 8002926:	011b      	lsls	r3, r3, #4
 8002928:	1a9b      	subs	r3, r3, r2
 800292a:	009b      	lsls	r3, r3, #2
 800292c:	440b      	add	r3, r1
 800292e:	3344      	adds	r3, #68	@ 0x44
 8002930:	2200      	movs	r2, #0
 8002932:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	78fa      	ldrb	r2, [r7, #3]
 800293a:	4611      	mov	r1, r2
 800293c:	4618      	mov	r0, r3
 800293e:	f002 fa60 	bl	8004e02 <USB_ReadChInterrupts>
 8002942:	4603      	mov	r3, r0
 8002944:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002948:	2b40      	cmp	r3, #64	@ 0x40
 800294a:	d112      	bne.n	8002972 <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 800294c:	78fa      	ldrb	r2, [r7, #3]
 800294e:	6879      	ldr	r1, [r7, #4]
 8002950:	4613      	mov	r3, r2
 8002952:	011b      	lsls	r3, r3, #4
 8002954:	1a9b      	subs	r3, r3, r2
 8002956:	009b      	lsls	r3, r3, #2
 8002958:	440b      	add	r3, r1
 800295a:	3319      	adds	r3, #25
 800295c:	2201      	movs	r2, #1
 800295e:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8002960:	78fb      	ldrb	r3, [r7, #3]
 8002962:	015a      	lsls	r2, r3, #5
 8002964:	693b      	ldr	r3, [r7, #16]
 8002966:	4413      	add	r3, r2
 8002968:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800296c:	461a      	mov	r2, r3
 800296e:	2340      	movs	r3, #64	@ 0x40
 8002970:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 8002972:	78fa      	ldrb	r2, [r7, #3]
 8002974:	6879      	ldr	r1, [r7, #4]
 8002976:	4613      	mov	r3, r2
 8002978:	011b      	lsls	r3, r3, #4
 800297a:	1a9b      	subs	r3, r3, r2
 800297c:	009b      	lsls	r3, r3, #2
 800297e:	440b      	add	r3, r1
 8002980:	331b      	adds	r3, #27
 8002982:	781b      	ldrb	r3, [r3, #0]
 8002984:	2b00      	cmp	r3, #0
 8002986:	d019      	beq.n	80029bc <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8002988:	78fa      	ldrb	r2, [r7, #3]
 800298a:	6879      	ldr	r1, [r7, #4]
 800298c:	4613      	mov	r3, r2
 800298e:	011b      	lsls	r3, r3, #4
 8002990:	1a9b      	subs	r3, r3, r2
 8002992:	009b      	lsls	r3, r3, #2
 8002994:	440b      	add	r3, r1
 8002996:	331b      	adds	r3, #27
 8002998:	2200      	movs	r2, #0
 800299a:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800299c:	78fb      	ldrb	r3, [r7, #3]
 800299e:	015a      	lsls	r2, r3, #5
 80029a0:	693b      	ldr	r3, [r7, #16]
 80029a2:	4413      	add	r3, r2
 80029a4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80029a8:	685b      	ldr	r3, [r3, #4]
 80029aa:	78fa      	ldrb	r2, [r7, #3]
 80029ac:	0151      	lsls	r1, r2, #5
 80029ae:	693a      	ldr	r2, [r7, #16]
 80029b0:	440a      	add	r2, r1
 80029b2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80029b6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80029ba:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 80029bc:	78fb      	ldrb	r3, [r7, #3]
 80029be:	015a      	lsls	r2, r3, #5
 80029c0:	693b      	ldr	r3, [r7, #16]
 80029c2:	4413      	add	r3, r2
 80029c4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80029c8:	461a      	mov	r2, r3
 80029ca:	2301      	movs	r3, #1
 80029cc:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 80029ce:	78fa      	ldrb	r2, [r7, #3]
 80029d0:	6879      	ldr	r1, [r7, #4]
 80029d2:	4613      	mov	r3, r2
 80029d4:	011b      	lsls	r3, r3, #4
 80029d6:	1a9b      	subs	r3, r3, r2
 80029d8:	009b      	lsls	r3, r3, #2
 80029da:	440b      	add	r3, r1
 80029dc:	334d      	adds	r3, #77	@ 0x4d
 80029de:	2201      	movs	r2, #1
 80029e0:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	78fa      	ldrb	r2, [r7, #3]
 80029e8:	4611      	mov	r1, r2
 80029ea:	4618      	mov	r0, r3
 80029ec:	f002 fe5b 	bl	80056a6 <USB_HC_Halt>
 80029f0:	e365      	b.n	80030be <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	78fa      	ldrb	r2, [r7, #3]
 80029f8:	4611      	mov	r1, r2
 80029fa:	4618      	mov	r0, r3
 80029fc:	f002 fa01 	bl	8004e02 <USB_ReadChInterrupts>
 8002a00:	4603      	mov	r3, r0
 8002a02:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002a06:	2b40      	cmp	r3, #64	@ 0x40
 8002a08:	d139      	bne.n	8002a7e <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 8002a0a:	78fa      	ldrb	r2, [r7, #3]
 8002a0c:	6879      	ldr	r1, [r7, #4]
 8002a0e:	4613      	mov	r3, r2
 8002a10:	011b      	lsls	r3, r3, #4
 8002a12:	1a9b      	subs	r3, r3, r2
 8002a14:	009b      	lsls	r3, r3, #2
 8002a16:	440b      	add	r3, r1
 8002a18:	334d      	adds	r3, #77	@ 0x4d
 8002a1a:	2205      	movs	r2, #5
 8002a1c:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8002a1e:	78fa      	ldrb	r2, [r7, #3]
 8002a20:	6879      	ldr	r1, [r7, #4]
 8002a22:	4613      	mov	r3, r2
 8002a24:	011b      	lsls	r3, r3, #4
 8002a26:	1a9b      	subs	r3, r3, r2
 8002a28:	009b      	lsls	r3, r3, #2
 8002a2a:	440b      	add	r3, r1
 8002a2c:	331a      	adds	r3, #26
 8002a2e:	781b      	ldrb	r3, [r3, #0]
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d109      	bne.n	8002a48 <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8002a34:	78fa      	ldrb	r2, [r7, #3]
 8002a36:	6879      	ldr	r1, [r7, #4]
 8002a38:	4613      	mov	r3, r2
 8002a3a:	011b      	lsls	r3, r3, #4
 8002a3c:	1a9b      	subs	r3, r3, r2
 8002a3e:	009b      	lsls	r3, r3, #2
 8002a40:	440b      	add	r3, r1
 8002a42:	3319      	adds	r3, #25
 8002a44:	2201      	movs	r2, #1
 8002a46:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 8002a48:	78fa      	ldrb	r2, [r7, #3]
 8002a4a:	6879      	ldr	r1, [r7, #4]
 8002a4c:	4613      	mov	r3, r2
 8002a4e:	011b      	lsls	r3, r3, #4
 8002a50:	1a9b      	subs	r3, r3, r2
 8002a52:	009b      	lsls	r3, r3, #2
 8002a54:	440b      	add	r3, r1
 8002a56:	3344      	adds	r3, #68	@ 0x44
 8002a58:	2200      	movs	r2, #0
 8002a5a:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	78fa      	ldrb	r2, [r7, #3]
 8002a62:	4611      	mov	r1, r2
 8002a64:	4618      	mov	r0, r3
 8002a66:	f002 fe1e 	bl	80056a6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8002a6a:	78fb      	ldrb	r3, [r7, #3]
 8002a6c:	015a      	lsls	r2, r3, #5
 8002a6e:	693b      	ldr	r3, [r7, #16]
 8002a70:	4413      	add	r3, r2
 8002a72:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002a76:	461a      	mov	r2, r3
 8002a78:	2340      	movs	r3, #64	@ 0x40
 8002a7a:	6093      	str	r3, [r2, #8]
 8002a7c:	e31f      	b.n	80030be <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	78fa      	ldrb	r2, [r7, #3]
 8002a84:	4611      	mov	r1, r2
 8002a86:	4618      	mov	r0, r3
 8002a88:	f002 f9bb 	bl	8004e02 <USB_ReadChInterrupts>
 8002a8c:	4603      	mov	r3, r0
 8002a8e:	f003 0308 	and.w	r3, r3, #8
 8002a92:	2b08      	cmp	r3, #8
 8002a94:	d11a      	bne.n	8002acc <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8002a96:	78fb      	ldrb	r3, [r7, #3]
 8002a98:	015a      	lsls	r2, r3, #5
 8002a9a:	693b      	ldr	r3, [r7, #16]
 8002a9c:	4413      	add	r3, r2
 8002a9e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002aa2:	461a      	mov	r2, r3
 8002aa4:	2308      	movs	r3, #8
 8002aa6:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8002aa8:	78fa      	ldrb	r2, [r7, #3]
 8002aaa:	6879      	ldr	r1, [r7, #4]
 8002aac:	4613      	mov	r3, r2
 8002aae:	011b      	lsls	r3, r3, #4
 8002ab0:	1a9b      	subs	r3, r3, r2
 8002ab2:	009b      	lsls	r3, r3, #2
 8002ab4:	440b      	add	r3, r1
 8002ab6:	334d      	adds	r3, #77	@ 0x4d
 8002ab8:	2206      	movs	r2, #6
 8002aba:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	78fa      	ldrb	r2, [r7, #3]
 8002ac2:	4611      	mov	r1, r2
 8002ac4:	4618      	mov	r0, r3
 8002ac6:	f002 fdee 	bl	80056a6 <USB_HC_Halt>
 8002aca:	e2f8      	b.n	80030be <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	78fa      	ldrb	r2, [r7, #3]
 8002ad2:	4611      	mov	r1, r2
 8002ad4:	4618      	mov	r0, r3
 8002ad6:	f002 f994 	bl	8004e02 <USB_ReadChInterrupts>
 8002ada:	4603      	mov	r3, r0
 8002adc:	f003 0310 	and.w	r3, r3, #16
 8002ae0:	2b10      	cmp	r3, #16
 8002ae2:	d144      	bne.n	8002b6e <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8002ae4:	78fa      	ldrb	r2, [r7, #3]
 8002ae6:	6879      	ldr	r1, [r7, #4]
 8002ae8:	4613      	mov	r3, r2
 8002aea:	011b      	lsls	r3, r3, #4
 8002aec:	1a9b      	subs	r3, r3, r2
 8002aee:	009b      	lsls	r3, r3, #2
 8002af0:	440b      	add	r3, r1
 8002af2:	3344      	adds	r3, #68	@ 0x44
 8002af4:	2200      	movs	r2, #0
 8002af6:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 8002af8:	78fa      	ldrb	r2, [r7, #3]
 8002afa:	6879      	ldr	r1, [r7, #4]
 8002afc:	4613      	mov	r3, r2
 8002afe:	011b      	lsls	r3, r3, #4
 8002b00:	1a9b      	subs	r3, r3, r2
 8002b02:	009b      	lsls	r3, r3, #2
 8002b04:	440b      	add	r3, r1
 8002b06:	334d      	adds	r3, #77	@ 0x4d
 8002b08:	2204      	movs	r2, #4
 8002b0a:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 8002b0c:	78fa      	ldrb	r2, [r7, #3]
 8002b0e:	6879      	ldr	r1, [r7, #4]
 8002b10:	4613      	mov	r3, r2
 8002b12:	011b      	lsls	r3, r3, #4
 8002b14:	1a9b      	subs	r3, r3, r2
 8002b16:	009b      	lsls	r3, r3, #2
 8002b18:	440b      	add	r3, r1
 8002b1a:	3319      	adds	r3, #25
 8002b1c:	781b      	ldrb	r3, [r3, #0]
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d114      	bne.n	8002b4c <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 8002b22:	78fa      	ldrb	r2, [r7, #3]
 8002b24:	6879      	ldr	r1, [r7, #4]
 8002b26:	4613      	mov	r3, r2
 8002b28:	011b      	lsls	r3, r3, #4
 8002b2a:	1a9b      	subs	r3, r3, r2
 8002b2c:	009b      	lsls	r3, r3, #2
 8002b2e:	440b      	add	r3, r1
 8002b30:	3318      	adds	r3, #24
 8002b32:	781b      	ldrb	r3, [r3, #0]
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d109      	bne.n	8002b4c <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 8002b38:	78fa      	ldrb	r2, [r7, #3]
 8002b3a:	6879      	ldr	r1, [r7, #4]
 8002b3c:	4613      	mov	r3, r2
 8002b3e:	011b      	lsls	r3, r3, #4
 8002b40:	1a9b      	subs	r3, r3, r2
 8002b42:	009b      	lsls	r3, r3, #2
 8002b44:	440b      	add	r3, r1
 8002b46:	3319      	adds	r3, #25
 8002b48:	2201      	movs	r2, #1
 8002b4a:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	78fa      	ldrb	r2, [r7, #3]
 8002b52:	4611      	mov	r1, r2
 8002b54:	4618      	mov	r0, r3
 8002b56:	f002 fda6 	bl	80056a6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8002b5a:	78fb      	ldrb	r3, [r7, #3]
 8002b5c:	015a      	lsls	r2, r3, #5
 8002b5e:	693b      	ldr	r3, [r7, #16]
 8002b60:	4413      	add	r3, r2
 8002b62:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002b66:	461a      	mov	r2, r3
 8002b68:	2310      	movs	r3, #16
 8002b6a:	6093      	str	r3, [r2, #8]
 8002b6c:	e2a7      	b.n	80030be <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	78fa      	ldrb	r2, [r7, #3]
 8002b74:	4611      	mov	r1, r2
 8002b76:	4618      	mov	r0, r3
 8002b78:	f002 f943 	bl	8004e02 <USB_ReadChInterrupts>
 8002b7c:	4603      	mov	r3, r0
 8002b7e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002b82:	2b80      	cmp	r3, #128	@ 0x80
 8002b84:	f040 8083 	bne.w	8002c8e <HCD_HC_OUT_IRQHandler+0x548>
  {
    if (hhcd->Init.dma_enable == 0U)
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	799b      	ldrb	r3, [r3, #6]
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d111      	bne.n	8002bb4 <HCD_HC_OUT_IRQHandler+0x46e>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 8002b90:	78fa      	ldrb	r2, [r7, #3]
 8002b92:	6879      	ldr	r1, [r7, #4]
 8002b94:	4613      	mov	r3, r2
 8002b96:	011b      	lsls	r3, r3, #4
 8002b98:	1a9b      	subs	r3, r3, r2
 8002b9a:	009b      	lsls	r3, r3, #2
 8002b9c:	440b      	add	r3, r1
 8002b9e:	334d      	adds	r3, #77	@ 0x4d
 8002ba0:	2207      	movs	r2, #7
 8002ba2:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	78fa      	ldrb	r2, [r7, #3]
 8002baa:	4611      	mov	r1, r2
 8002bac:	4618      	mov	r0, r3
 8002bae:	f002 fd7a 	bl	80056a6 <USB_HC_Halt>
 8002bb2:	e062      	b.n	8002c7a <HCD_HC_OUT_IRQHandler+0x534>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 8002bb4:	78fa      	ldrb	r2, [r7, #3]
 8002bb6:	6879      	ldr	r1, [r7, #4]
 8002bb8:	4613      	mov	r3, r2
 8002bba:	011b      	lsls	r3, r3, #4
 8002bbc:	1a9b      	subs	r3, r3, r2
 8002bbe:	009b      	lsls	r3, r3, #2
 8002bc0:	440b      	add	r3, r1
 8002bc2:	3344      	adds	r3, #68	@ 0x44
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	1c59      	adds	r1, r3, #1
 8002bc8:	6878      	ldr	r0, [r7, #4]
 8002bca:	4613      	mov	r3, r2
 8002bcc:	011b      	lsls	r3, r3, #4
 8002bce:	1a9b      	subs	r3, r3, r2
 8002bd0:	009b      	lsls	r3, r3, #2
 8002bd2:	4403      	add	r3, r0
 8002bd4:	3344      	adds	r3, #68	@ 0x44
 8002bd6:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002bd8:	78fa      	ldrb	r2, [r7, #3]
 8002bda:	6879      	ldr	r1, [r7, #4]
 8002bdc:	4613      	mov	r3, r2
 8002bde:	011b      	lsls	r3, r3, #4
 8002be0:	1a9b      	subs	r3, r3, r2
 8002be2:	009b      	lsls	r3, r3, #2
 8002be4:	440b      	add	r3, r1
 8002be6:	3344      	adds	r3, #68	@ 0x44
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	2b02      	cmp	r3, #2
 8002bec:	d922      	bls.n	8002c34 <HCD_HC_OUT_IRQHandler+0x4ee>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8002bee:	78fa      	ldrb	r2, [r7, #3]
 8002bf0:	6879      	ldr	r1, [r7, #4]
 8002bf2:	4613      	mov	r3, r2
 8002bf4:	011b      	lsls	r3, r3, #4
 8002bf6:	1a9b      	subs	r3, r3, r2
 8002bf8:	009b      	lsls	r3, r3, #2
 8002bfa:	440b      	add	r3, r1
 8002bfc:	3344      	adds	r3, #68	@ 0x44
 8002bfe:	2200      	movs	r2, #0
 8002c00:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8002c02:	78fa      	ldrb	r2, [r7, #3]
 8002c04:	6879      	ldr	r1, [r7, #4]
 8002c06:	4613      	mov	r3, r2
 8002c08:	011b      	lsls	r3, r3, #4
 8002c0a:	1a9b      	subs	r3, r3, r2
 8002c0c:	009b      	lsls	r3, r3, #2
 8002c0e:	440b      	add	r3, r1
 8002c10:	334c      	adds	r3, #76	@ 0x4c
 8002c12:	2204      	movs	r2, #4
 8002c14:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8002c16:	78fa      	ldrb	r2, [r7, #3]
 8002c18:	6879      	ldr	r1, [r7, #4]
 8002c1a:	4613      	mov	r3, r2
 8002c1c:	011b      	lsls	r3, r3, #4
 8002c1e:	1a9b      	subs	r3, r3, r2
 8002c20:	009b      	lsls	r3, r3, #2
 8002c22:	440b      	add	r3, r1
 8002c24:	334c      	adds	r3, #76	@ 0x4c
 8002c26:	781a      	ldrb	r2, [r3, #0]
 8002c28:	78fb      	ldrb	r3, [r7, #3]
 8002c2a:	4619      	mov	r1, r3
 8002c2c:	6878      	ldr	r0, [r7, #4]
 8002c2e:	f004 fab9 	bl	80071a4 <HAL_HCD_HC_NotifyURBChange_Callback>
 8002c32:	e022      	b.n	8002c7a <HCD_HC_OUT_IRQHandler+0x534>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002c34:	78fa      	ldrb	r2, [r7, #3]
 8002c36:	6879      	ldr	r1, [r7, #4]
 8002c38:	4613      	mov	r3, r2
 8002c3a:	011b      	lsls	r3, r3, #4
 8002c3c:	1a9b      	subs	r3, r3, r2
 8002c3e:	009b      	lsls	r3, r3, #2
 8002c40:	440b      	add	r3, r1
 8002c42:	334c      	adds	r3, #76	@ 0x4c
 8002c44:	2202      	movs	r2, #2
 8002c46:	701a      	strb	r2, [r3, #0]

        /* Re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8002c48:	78fb      	ldrb	r3, [r7, #3]
 8002c4a:	015a      	lsls	r2, r3, #5
 8002c4c:	693b      	ldr	r3, [r7, #16]
 8002c4e:	4413      	add	r3, r2
 8002c50:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8002c5e:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002c66:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8002c68:	78fb      	ldrb	r3, [r7, #3]
 8002c6a:	015a      	lsls	r2, r3, #5
 8002c6c:	693b      	ldr	r3, [r7, #16]
 8002c6e:	4413      	add	r3, r2
 8002c70:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002c74:	461a      	mov	r2, r3
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	6013      	str	r3, [r2, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8002c7a:	78fb      	ldrb	r3, [r7, #3]
 8002c7c:	015a      	lsls	r2, r3, #5
 8002c7e:	693b      	ldr	r3, [r7, #16]
 8002c80:	4413      	add	r3, r2
 8002c82:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002c86:	461a      	mov	r2, r3
 8002c88:	2380      	movs	r3, #128	@ 0x80
 8002c8a:	6093      	str	r3, [r2, #8]
 8002c8c:	e217      	b.n	80030be <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	78fa      	ldrb	r2, [r7, #3]
 8002c94:	4611      	mov	r1, r2
 8002c96:	4618      	mov	r0, r3
 8002c98:	f002 f8b3 	bl	8004e02 <USB_ReadChInterrupts>
 8002c9c:	4603      	mov	r3, r0
 8002c9e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ca2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002ca6:	d11b      	bne.n	8002ce0 <HCD_HC_OUT_IRQHandler+0x59a>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8002ca8:	78fa      	ldrb	r2, [r7, #3]
 8002caa:	6879      	ldr	r1, [r7, #4]
 8002cac:	4613      	mov	r3, r2
 8002cae:	011b      	lsls	r3, r3, #4
 8002cb0:	1a9b      	subs	r3, r3, r2
 8002cb2:	009b      	lsls	r3, r3, #2
 8002cb4:	440b      	add	r3, r1
 8002cb6:	334d      	adds	r3, #77	@ 0x4d
 8002cb8:	2209      	movs	r2, #9
 8002cba:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	78fa      	ldrb	r2, [r7, #3]
 8002cc2:	4611      	mov	r1, r2
 8002cc4:	4618      	mov	r0, r3
 8002cc6:	f002 fcee 	bl	80056a6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8002cca:	78fb      	ldrb	r3, [r7, #3]
 8002ccc:	015a      	lsls	r2, r3, #5
 8002cce:	693b      	ldr	r3, [r7, #16]
 8002cd0:	4413      	add	r3, r2
 8002cd2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002cd6:	461a      	mov	r2, r3
 8002cd8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002cdc:	6093      	str	r3, [r2, #8]
 8002cde:	e1ee      	b.n	80030be <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	78fa      	ldrb	r2, [r7, #3]
 8002ce6:	4611      	mov	r1, r2
 8002ce8:	4618      	mov	r0, r3
 8002cea:	f002 f88a 	bl	8004e02 <USB_ReadChInterrupts>
 8002cee:	4603      	mov	r3, r0
 8002cf0:	f003 0302 	and.w	r3, r3, #2
 8002cf4:	2b02      	cmp	r3, #2
 8002cf6:	f040 81df 	bne.w	80030b8 <HCD_HC_OUT_IRQHandler+0x972>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8002cfa:	78fb      	ldrb	r3, [r7, #3]
 8002cfc:	015a      	lsls	r2, r3, #5
 8002cfe:	693b      	ldr	r3, [r7, #16]
 8002d00:	4413      	add	r3, r2
 8002d02:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002d06:	461a      	mov	r2, r3
 8002d08:	2302      	movs	r3, #2
 8002d0a:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8002d0c:	78fa      	ldrb	r2, [r7, #3]
 8002d0e:	6879      	ldr	r1, [r7, #4]
 8002d10:	4613      	mov	r3, r2
 8002d12:	011b      	lsls	r3, r3, #4
 8002d14:	1a9b      	subs	r3, r3, r2
 8002d16:	009b      	lsls	r3, r3, #2
 8002d18:	440b      	add	r3, r1
 8002d1a:	334d      	adds	r3, #77	@ 0x4d
 8002d1c:	781b      	ldrb	r3, [r3, #0]
 8002d1e:	2b01      	cmp	r3, #1
 8002d20:	f040 8093 	bne.w	8002e4a <HCD_HC_OUT_IRQHandler+0x704>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002d24:	78fa      	ldrb	r2, [r7, #3]
 8002d26:	6879      	ldr	r1, [r7, #4]
 8002d28:	4613      	mov	r3, r2
 8002d2a:	011b      	lsls	r3, r3, #4
 8002d2c:	1a9b      	subs	r3, r3, r2
 8002d2e:	009b      	lsls	r3, r3, #2
 8002d30:	440b      	add	r3, r1
 8002d32:	334d      	adds	r3, #77	@ 0x4d
 8002d34:	2202      	movs	r2, #2
 8002d36:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8002d38:	78fa      	ldrb	r2, [r7, #3]
 8002d3a:	6879      	ldr	r1, [r7, #4]
 8002d3c:	4613      	mov	r3, r2
 8002d3e:	011b      	lsls	r3, r3, #4
 8002d40:	1a9b      	subs	r3, r3, r2
 8002d42:	009b      	lsls	r3, r3, #2
 8002d44:	440b      	add	r3, r1
 8002d46:	334c      	adds	r3, #76	@ 0x4c
 8002d48:	2201      	movs	r2, #1
 8002d4a:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8002d4c:	78fa      	ldrb	r2, [r7, #3]
 8002d4e:	6879      	ldr	r1, [r7, #4]
 8002d50:	4613      	mov	r3, r2
 8002d52:	011b      	lsls	r3, r3, #4
 8002d54:	1a9b      	subs	r3, r3, r2
 8002d56:	009b      	lsls	r3, r3, #2
 8002d58:	440b      	add	r3, r1
 8002d5a:	3326      	adds	r3, #38	@ 0x26
 8002d5c:	781b      	ldrb	r3, [r3, #0]
 8002d5e:	2b02      	cmp	r3, #2
 8002d60:	d00b      	beq.n	8002d7a <HCD_HC_OUT_IRQHandler+0x634>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 8002d62:	78fa      	ldrb	r2, [r7, #3]
 8002d64:	6879      	ldr	r1, [r7, #4]
 8002d66:	4613      	mov	r3, r2
 8002d68:	011b      	lsls	r3, r3, #4
 8002d6a:	1a9b      	subs	r3, r3, r2
 8002d6c:	009b      	lsls	r3, r3, #2
 8002d6e:	440b      	add	r3, r1
 8002d70:	3326      	adds	r3, #38	@ 0x26
 8002d72:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8002d74:	2b03      	cmp	r3, #3
 8002d76:	f040 8190 	bne.w	800309a <HCD_HC_OUT_IRQHandler+0x954>
      {
        if (hhcd->Init.dma_enable == 0U)
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	799b      	ldrb	r3, [r3, #6]
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d115      	bne.n	8002dae <HCD_HC_OUT_IRQHandler+0x668>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 8002d82:	78fa      	ldrb	r2, [r7, #3]
 8002d84:	6879      	ldr	r1, [r7, #4]
 8002d86:	4613      	mov	r3, r2
 8002d88:	011b      	lsls	r3, r3, #4
 8002d8a:	1a9b      	subs	r3, r3, r2
 8002d8c:	009b      	lsls	r3, r3, #2
 8002d8e:	440b      	add	r3, r1
 8002d90:	333d      	adds	r3, #61	@ 0x3d
 8002d92:	781b      	ldrb	r3, [r3, #0]
 8002d94:	78fa      	ldrb	r2, [r7, #3]
 8002d96:	f083 0301 	eor.w	r3, r3, #1
 8002d9a:	b2d8      	uxtb	r0, r3
 8002d9c:	6879      	ldr	r1, [r7, #4]
 8002d9e:	4613      	mov	r3, r2
 8002da0:	011b      	lsls	r3, r3, #4
 8002da2:	1a9b      	subs	r3, r3, r2
 8002da4:	009b      	lsls	r3, r3, #2
 8002da6:	440b      	add	r3, r1
 8002da8:	333d      	adds	r3, #61	@ 0x3d
 8002daa:	4602      	mov	r2, r0
 8002dac:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	799b      	ldrb	r3, [r3, #6]
 8002db2:	2b01      	cmp	r3, #1
 8002db4:	f040 8171 	bne.w	800309a <HCD_HC_OUT_IRQHandler+0x954>
 8002db8:	78fa      	ldrb	r2, [r7, #3]
 8002dba:	6879      	ldr	r1, [r7, #4]
 8002dbc:	4613      	mov	r3, r2
 8002dbe:	011b      	lsls	r3, r3, #4
 8002dc0:	1a9b      	subs	r3, r3, r2
 8002dc2:	009b      	lsls	r3, r3, #2
 8002dc4:	440b      	add	r3, r1
 8002dc6:	3334      	adds	r3, #52	@ 0x34
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	f000 8165 	beq.w	800309a <HCD_HC_OUT_IRQHandler+0x954>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 8002dd0:	78fa      	ldrb	r2, [r7, #3]
 8002dd2:	6879      	ldr	r1, [r7, #4]
 8002dd4:	4613      	mov	r3, r2
 8002dd6:	011b      	lsls	r3, r3, #4
 8002dd8:	1a9b      	subs	r3, r3, r2
 8002dda:	009b      	lsls	r3, r3, #2
 8002ddc:	440b      	add	r3, r1
 8002dde:	3334      	adds	r3, #52	@ 0x34
 8002de0:	6819      	ldr	r1, [r3, #0]
 8002de2:	78fa      	ldrb	r2, [r7, #3]
 8002de4:	6878      	ldr	r0, [r7, #4]
 8002de6:	4613      	mov	r3, r2
 8002de8:	011b      	lsls	r3, r3, #4
 8002dea:	1a9b      	subs	r3, r3, r2
 8002dec:	009b      	lsls	r3, r3, #2
 8002dee:	4403      	add	r3, r0
 8002df0:	3328      	adds	r3, #40	@ 0x28
 8002df2:	881b      	ldrh	r3, [r3, #0]
 8002df4:	440b      	add	r3, r1
 8002df6:	1e59      	subs	r1, r3, #1
 8002df8:	78fa      	ldrb	r2, [r7, #3]
 8002dfa:	6878      	ldr	r0, [r7, #4]
 8002dfc:	4613      	mov	r3, r2
 8002dfe:	011b      	lsls	r3, r3, #4
 8002e00:	1a9b      	subs	r3, r3, r2
 8002e02:	009b      	lsls	r3, r3, #2
 8002e04:	4403      	add	r3, r0
 8002e06:	3328      	adds	r3, #40	@ 0x28
 8002e08:	881b      	ldrh	r3, [r3, #0]
 8002e0a:	fbb1 f3f3 	udiv	r3, r1, r3
 8002e0e:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 8002e10:	68bb      	ldr	r3, [r7, #8]
 8002e12:	f003 0301 	and.w	r3, r3, #1
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	f000 813f 	beq.w	800309a <HCD_HC_OUT_IRQHandler+0x954>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 8002e1c:	78fa      	ldrb	r2, [r7, #3]
 8002e1e:	6879      	ldr	r1, [r7, #4]
 8002e20:	4613      	mov	r3, r2
 8002e22:	011b      	lsls	r3, r3, #4
 8002e24:	1a9b      	subs	r3, r3, r2
 8002e26:	009b      	lsls	r3, r3, #2
 8002e28:	440b      	add	r3, r1
 8002e2a:	333d      	adds	r3, #61	@ 0x3d
 8002e2c:	781b      	ldrb	r3, [r3, #0]
 8002e2e:	78fa      	ldrb	r2, [r7, #3]
 8002e30:	f083 0301 	eor.w	r3, r3, #1
 8002e34:	b2d8      	uxtb	r0, r3
 8002e36:	6879      	ldr	r1, [r7, #4]
 8002e38:	4613      	mov	r3, r2
 8002e3a:	011b      	lsls	r3, r3, #4
 8002e3c:	1a9b      	subs	r3, r3, r2
 8002e3e:	009b      	lsls	r3, r3, #2
 8002e40:	440b      	add	r3, r1
 8002e42:	333d      	adds	r3, #61	@ 0x3d
 8002e44:	4602      	mov	r2, r0
 8002e46:	701a      	strb	r2, [r3, #0]
 8002e48:	e127      	b.n	800309a <HCD_HC_OUT_IRQHandler+0x954>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8002e4a:	78fa      	ldrb	r2, [r7, #3]
 8002e4c:	6879      	ldr	r1, [r7, #4]
 8002e4e:	4613      	mov	r3, r2
 8002e50:	011b      	lsls	r3, r3, #4
 8002e52:	1a9b      	subs	r3, r3, r2
 8002e54:	009b      	lsls	r3, r3, #2
 8002e56:	440b      	add	r3, r1
 8002e58:	334d      	adds	r3, #77	@ 0x4d
 8002e5a:	781b      	ldrb	r3, [r3, #0]
 8002e5c:	2b03      	cmp	r3, #3
 8002e5e:	d120      	bne.n	8002ea2 <HCD_HC_OUT_IRQHandler+0x75c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002e60:	78fa      	ldrb	r2, [r7, #3]
 8002e62:	6879      	ldr	r1, [r7, #4]
 8002e64:	4613      	mov	r3, r2
 8002e66:	011b      	lsls	r3, r3, #4
 8002e68:	1a9b      	subs	r3, r3, r2
 8002e6a:	009b      	lsls	r3, r3, #2
 8002e6c:	440b      	add	r3, r1
 8002e6e:	334d      	adds	r3, #77	@ 0x4d
 8002e70:	2202      	movs	r2, #2
 8002e72:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8002e74:	78fa      	ldrb	r2, [r7, #3]
 8002e76:	6879      	ldr	r1, [r7, #4]
 8002e78:	4613      	mov	r3, r2
 8002e7a:	011b      	lsls	r3, r3, #4
 8002e7c:	1a9b      	subs	r3, r3, r2
 8002e7e:	009b      	lsls	r3, r3, #2
 8002e80:	440b      	add	r3, r1
 8002e82:	331b      	adds	r3, #27
 8002e84:	781b      	ldrb	r3, [r3, #0]
 8002e86:	2b01      	cmp	r3, #1
 8002e88:	f040 8107 	bne.w	800309a <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002e8c:	78fa      	ldrb	r2, [r7, #3]
 8002e8e:	6879      	ldr	r1, [r7, #4]
 8002e90:	4613      	mov	r3, r2
 8002e92:	011b      	lsls	r3, r3, #4
 8002e94:	1a9b      	subs	r3, r3, r2
 8002e96:	009b      	lsls	r3, r3, #2
 8002e98:	440b      	add	r3, r1
 8002e9a:	334c      	adds	r3, #76	@ 0x4c
 8002e9c:	2202      	movs	r2, #2
 8002e9e:	701a      	strb	r2, [r3, #0]
 8002ea0:	e0fb      	b.n	800309a <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8002ea2:	78fa      	ldrb	r2, [r7, #3]
 8002ea4:	6879      	ldr	r1, [r7, #4]
 8002ea6:	4613      	mov	r3, r2
 8002ea8:	011b      	lsls	r3, r3, #4
 8002eaa:	1a9b      	subs	r3, r3, r2
 8002eac:	009b      	lsls	r3, r3, #2
 8002eae:	440b      	add	r3, r1
 8002eb0:	334d      	adds	r3, #77	@ 0x4d
 8002eb2:	781b      	ldrb	r3, [r3, #0]
 8002eb4:	2b04      	cmp	r3, #4
 8002eb6:	d13a      	bne.n	8002f2e <HCD_HC_OUT_IRQHandler+0x7e8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002eb8:	78fa      	ldrb	r2, [r7, #3]
 8002eba:	6879      	ldr	r1, [r7, #4]
 8002ebc:	4613      	mov	r3, r2
 8002ebe:	011b      	lsls	r3, r3, #4
 8002ec0:	1a9b      	subs	r3, r3, r2
 8002ec2:	009b      	lsls	r3, r3, #2
 8002ec4:	440b      	add	r3, r1
 8002ec6:	334d      	adds	r3, #77	@ 0x4d
 8002ec8:	2202      	movs	r2, #2
 8002eca:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002ecc:	78fa      	ldrb	r2, [r7, #3]
 8002ece:	6879      	ldr	r1, [r7, #4]
 8002ed0:	4613      	mov	r3, r2
 8002ed2:	011b      	lsls	r3, r3, #4
 8002ed4:	1a9b      	subs	r3, r3, r2
 8002ed6:	009b      	lsls	r3, r3, #2
 8002ed8:	440b      	add	r3, r1
 8002eda:	334c      	adds	r3, #76	@ 0x4c
 8002edc:	2202      	movs	r2, #2
 8002ede:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8002ee0:	78fa      	ldrb	r2, [r7, #3]
 8002ee2:	6879      	ldr	r1, [r7, #4]
 8002ee4:	4613      	mov	r3, r2
 8002ee6:	011b      	lsls	r3, r3, #4
 8002ee8:	1a9b      	subs	r3, r3, r2
 8002eea:	009b      	lsls	r3, r3, #2
 8002eec:	440b      	add	r3, r1
 8002eee:	331b      	adds	r3, #27
 8002ef0:	781b      	ldrb	r3, [r3, #0]
 8002ef2:	2b01      	cmp	r3, #1
 8002ef4:	f040 80d1 	bne.w	800309a <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 8002ef8:	78fa      	ldrb	r2, [r7, #3]
 8002efa:	6879      	ldr	r1, [r7, #4]
 8002efc:	4613      	mov	r3, r2
 8002efe:	011b      	lsls	r3, r3, #4
 8002f00:	1a9b      	subs	r3, r3, r2
 8002f02:	009b      	lsls	r3, r3, #2
 8002f04:	440b      	add	r3, r1
 8002f06:	331b      	adds	r3, #27
 8002f08:	2200      	movs	r2, #0
 8002f0a:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8002f0c:	78fb      	ldrb	r3, [r7, #3]
 8002f0e:	015a      	lsls	r2, r3, #5
 8002f10:	693b      	ldr	r3, [r7, #16]
 8002f12:	4413      	add	r3, r2
 8002f14:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002f18:	685b      	ldr	r3, [r3, #4]
 8002f1a:	78fa      	ldrb	r2, [r7, #3]
 8002f1c:	0151      	lsls	r1, r2, #5
 8002f1e:	693a      	ldr	r2, [r7, #16]
 8002f20:	440a      	add	r2, r1
 8002f22:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002f26:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002f2a:	6053      	str	r3, [r2, #4]
 8002f2c:	e0b5      	b.n	800309a <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8002f2e:	78fa      	ldrb	r2, [r7, #3]
 8002f30:	6879      	ldr	r1, [r7, #4]
 8002f32:	4613      	mov	r3, r2
 8002f34:	011b      	lsls	r3, r3, #4
 8002f36:	1a9b      	subs	r3, r3, r2
 8002f38:	009b      	lsls	r3, r3, #2
 8002f3a:	440b      	add	r3, r1
 8002f3c:	334d      	adds	r3, #77	@ 0x4d
 8002f3e:	781b      	ldrb	r3, [r3, #0]
 8002f40:	2b05      	cmp	r3, #5
 8002f42:	d114      	bne.n	8002f6e <HCD_HC_OUT_IRQHandler+0x828>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002f44:	78fa      	ldrb	r2, [r7, #3]
 8002f46:	6879      	ldr	r1, [r7, #4]
 8002f48:	4613      	mov	r3, r2
 8002f4a:	011b      	lsls	r3, r3, #4
 8002f4c:	1a9b      	subs	r3, r3, r2
 8002f4e:	009b      	lsls	r3, r3, #2
 8002f50:	440b      	add	r3, r1
 8002f52:	334d      	adds	r3, #77	@ 0x4d
 8002f54:	2202      	movs	r2, #2
 8002f56:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 8002f58:	78fa      	ldrb	r2, [r7, #3]
 8002f5a:	6879      	ldr	r1, [r7, #4]
 8002f5c:	4613      	mov	r3, r2
 8002f5e:	011b      	lsls	r3, r3, #4
 8002f60:	1a9b      	subs	r3, r3, r2
 8002f62:	009b      	lsls	r3, r3, #2
 8002f64:	440b      	add	r3, r1
 8002f66:	334c      	adds	r3, #76	@ 0x4c
 8002f68:	2202      	movs	r2, #2
 8002f6a:	701a      	strb	r2, [r3, #0]
 8002f6c:	e095      	b.n	800309a <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8002f6e:	78fa      	ldrb	r2, [r7, #3]
 8002f70:	6879      	ldr	r1, [r7, #4]
 8002f72:	4613      	mov	r3, r2
 8002f74:	011b      	lsls	r3, r3, #4
 8002f76:	1a9b      	subs	r3, r3, r2
 8002f78:	009b      	lsls	r3, r3, #2
 8002f7a:	440b      	add	r3, r1
 8002f7c:	334d      	adds	r3, #77	@ 0x4d
 8002f7e:	781b      	ldrb	r3, [r3, #0]
 8002f80:	2b06      	cmp	r3, #6
 8002f82:	d114      	bne.n	8002fae <HCD_HC_OUT_IRQHandler+0x868>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002f84:	78fa      	ldrb	r2, [r7, #3]
 8002f86:	6879      	ldr	r1, [r7, #4]
 8002f88:	4613      	mov	r3, r2
 8002f8a:	011b      	lsls	r3, r3, #4
 8002f8c:	1a9b      	subs	r3, r3, r2
 8002f8e:	009b      	lsls	r3, r3, #2
 8002f90:	440b      	add	r3, r1
 8002f92:	334d      	adds	r3, #77	@ 0x4d
 8002f94:	2202      	movs	r2, #2
 8002f96:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 8002f98:	78fa      	ldrb	r2, [r7, #3]
 8002f9a:	6879      	ldr	r1, [r7, #4]
 8002f9c:	4613      	mov	r3, r2
 8002f9e:	011b      	lsls	r3, r3, #4
 8002fa0:	1a9b      	subs	r3, r3, r2
 8002fa2:	009b      	lsls	r3, r3, #2
 8002fa4:	440b      	add	r3, r1
 8002fa6:	334c      	adds	r3, #76	@ 0x4c
 8002fa8:	2205      	movs	r2, #5
 8002faa:	701a      	strb	r2, [r3, #0]
 8002fac:	e075      	b.n	800309a <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8002fae:	78fa      	ldrb	r2, [r7, #3]
 8002fb0:	6879      	ldr	r1, [r7, #4]
 8002fb2:	4613      	mov	r3, r2
 8002fb4:	011b      	lsls	r3, r3, #4
 8002fb6:	1a9b      	subs	r3, r3, r2
 8002fb8:	009b      	lsls	r3, r3, #2
 8002fba:	440b      	add	r3, r1
 8002fbc:	334d      	adds	r3, #77	@ 0x4d
 8002fbe:	781b      	ldrb	r3, [r3, #0]
 8002fc0:	2b07      	cmp	r3, #7
 8002fc2:	d00a      	beq.n	8002fda <HCD_HC_OUT_IRQHandler+0x894>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8002fc4:	78fa      	ldrb	r2, [r7, #3]
 8002fc6:	6879      	ldr	r1, [r7, #4]
 8002fc8:	4613      	mov	r3, r2
 8002fca:	011b      	lsls	r3, r3, #4
 8002fcc:	1a9b      	subs	r3, r3, r2
 8002fce:	009b      	lsls	r3, r3, #2
 8002fd0:	440b      	add	r3, r1
 8002fd2:	334d      	adds	r3, #77	@ 0x4d
 8002fd4:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8002fd6:	2b09      	cmp	r3, #9
 8002fd8:	d170      	bne.n	80030bc <HCD_HC_OUT_IRQHandler+0x976>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002fda:	78fa      	ldrb	r2, [r7, #3]
 8002fdc:	6879      	ldr	r1, [r7, #4]
 8002fde:	4613      	mov	r3, r2
 8002fe0:	011b      	lsls	r3, r3, #4
 8002fe2:	1a9b      	subs	r3, r3, r2
 8002fe4:	009b      	lsls	r3, r3, #2
 8002fe6:	440b      	add	r3, r1
 8002fe8:	334d      	adds	r3, #77	@ 0x4d
 8002fea:	2202      	movs	r2, #2
 8002fec:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8002fee:	78fa      	ldrb	r2, [r7, #3]
 8002ff0:	6879      	ldr	r1, [r7, #4]
 8002ff2:	4613      	mov	r3, r2
 8002ff4:	011b      	lsls	r3, r3, #4
 8002ff6:	1a9b      	subs	r3, r3, r2
 8002ff8:	009b      	lsls	r3, r3, #2
 8002ffa:	440b      	add	r3, r1
 8002ffc:	3344      	adds	r3, #68	@ 0x44
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	1c59      	adds	r1, r3, #1
 8003002:	6878      	ldr	r0, [r7, #4]
 8003004:	4613      	mov	r3, r2
 8003006:	011b      	lsls	r3, r3, #4
 8003008:	1a9b      	subs	r3, r3, r2
 800300a:	009b      	lsls	r3, r3, #2
 800300c:	4403      	add	r3, r0
 800300e:	3344      	adds	r3, #68	@ 0x44
 8003010:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003012:	78fa      	ldrb	r2, [r7, #3]
 8003014:	6879      	ldr	r1, [r7, #4]
 8003016:	4613      	mov	r3, r2
 8003018:	011b      	lsls	r3, r3, #4
 800301a:	1a9b      	subs	r3, r3, r2
 800301c:	009b      	lsls	r3, r3, #2
 800301e:	440b      	add	r3, r1
 8003020:	3344      	adds	r3, #68	@ 0x44
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	2b02      	cmp	r3, #2
 8003026:	d914      	bls.n	8003052 <HCD_HC_OUT_IRQHandler+0x90c>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8003028:	78fa      	ldrb	r2, [r7, #3]
 800302a:	6879      	ldr	r1, [r7, #4]
 800302c:	4613      	mov	r3, r2
 800302e:	011b      	lsls	r3, r3, #4
 8003030:	1a9b      	subs	r3, r3, r2
 8003032:	009b      	lsls	r3, r3, #2
 8003034:	440b      	add	r3, r1
 8003036:	3344      	adds	r3, #68	@ 0x44
 8003038:	2200      	movs	r2, #0
 800303a:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 800303c:	78fa      	ldrb	r2, [r7, #3]
 800303e:	6879      	ldr	r1, [r7, #4]
 8003040:	4613      	mov	r3, r2
 8003042:	011b      	lsls	r3, r3, #4
 8003044:	1a9b      	subs	r3, r3, r2
 8003046:	009b      	lsls	r3, r3, #2
 8003048:	440b      	add	r3, r1
 800304a:	334c      	adds	r3, #76	@ 0x4c
 800304c:	2204      	movs	r2, #4
 800304e:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003050:	e022      	b.n	8003098 <HCD_HC_OUT_IRQHandler+0x952>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003052:	78fa      	ldrb	r2, [r7, #3]
 8003054:	6879      	ldr	r1, [r7, #4]
 8003056:	4613      	mov	r3, r2
 8003058:	011b      	lsls	r3, r3, #4
 800305a:	1a9b      	subs	r3, r3, r2
 800305c:	009b      	lsls	r3, r3, #2
 800305e:	440b      	add	r3, r1
 8003060:	334c      	adds	r3, #76	@ 0x4c
 8003062:	2202      	movs	r2, #2
 8003064:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8003066:	78fb      	ldrb	r3, [r7, #3]
 8003068:	015a      	lsls	r2, r3, #5
 800306a:	693b      	ldr	r3, [r7, #16]
 800306c:	4413      	add	r3, r2
 800306e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800307c:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003084:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8003086:	78fb      	ldrb	r3, [r7, #3]
 8003088:	015a      	lsls	r2, r3, #5
 800308a:	693b      	ldr	r3, [r7, #16]
 800308c:	4413      	add	r3, r2
 800308e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003092:	461a      	mov	r2, r3
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003098:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 800309a:	78fa      	ldrb	r2, [r7, #3]
 800309c:	6879      	ldr	r1, [r7, #4]
 800309e:	4613      	mov	r3, r2
 80030a0:	011b      	lsls	r3, r3, #4
 80030a2:	1a9b      	subs	r3, r3, r2
 80030a4:	009b      	lsls	r3, r3, #2
 80030a6:	440b      	add	r3, r1
 80030a8:	334c      	adds	r3, #76	@ 0x4c
 80030aa:	781a      	ldrb	r2, [r3, #0]
 80030ac:	78fb      	ldrb	r3, [r7, #3]
 80030ae:	4619      	mov	r1, r3
 80030b0:	6878      	ldr	r0, [r7, #4]
 80030b2:	f004 f877 	bl	80071a4 <HAL_HCD_HC_NotifyURBChange_Callback>
 80030b6:	e002      	b.n	80030be <HCD_HC_OUT_IRQHandler+0x978>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 80030b8:	bf00      	nop
 80030ba:	e000      	b.n	80030be <HCD_HC_OUT_IRQHandler+0x978>
      return;
 80030bc:	bf00      	nop
  }
}
 80030be:	3718      	adds	r7, #24
 80030c0:	46bd      	mov	sp, r7
 80030c2:	bd80      	pop	{r7, pc}

080030c4 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80030c4:	b580      	push	{r7, lr}
 80030c6:	b08a      	sub	sp, #40	@ 0x28
 80030c8:	af00      	add	r7, sp, #0
 80030ca:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 80030d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030d4:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	6a1b      	ldr	r3, [r3, #32]
 80030dc:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 80030de:	69fb      	ldr	r3, [r7, #28]
 80030e0:	f003 030f 	and.w	r3, r3, #15
 80030e4:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 80030e6:	69fb      	ldr	r3, [r7, #28]
 80030e8:	0c5b      	lsrs	r3, r3, #17
 80030ea:	f003 030f 	and.w	r3, r3, #15
 80030ee:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 80030f0:	69fb      	ldr	r3, [r7, #28]
 80030f2:	091b      	lsrs	r3, r3, #4
 80030f4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80030f8:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 80030fa:	697b      	ldr	r3, [r7, #20]
 80030fc:	2b02      	cmp	r3, #2
 80030fe:	d004      	beq.n	800310a <HCD_RXQLVL_IRQHandler+0x46>
 8003100:	697b      	ldr	r3, [r7, #20]
 8003102:	2b05      	cmp	r3, #5
 8003104:	f000 80b6 	beq.w	8003274 <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8003108:	e0b7      	b.n	800327a <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 800310a:	693b      	ldr	r3, [r7, #16]
 800310c:	2b00      	cmp	r3, #0
 800310e:	f000 80b3 	beq.w	8003278 <HCD_RXQLVL_IRQHandler+0x1b4>
 8003112:	6879      	ldr	r1, [r7, #4]
 8003114:	69ba      	ldr	r2, [r7, #24]
 8003116:	4613      	mov	r3, r2
 8003118:	011b      	lsls	r3, r3, #4
 800311a:	1a9b      	subs	r3, r3, r2
 800311c:	009b      	lsls	r3, r3, #2
 800311e:	440b      	add	r3, r1
 8003120:	332c      	adds	r3, #44	@ 0x2c
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	2b00      	cmp	r3, #0
 8003126:	f000 80a7 	beq.w	8003278 <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 800312a:	6879      	ldr	r1, [r7, #4]
 800312c:	69ba      	ldr	r2, [r7, #24]
 800312e:	4613      	mov	r3, r2
 8003130:	011b      	lsls	r3, r3, #4
 8003132:	1a9b      	subs	r3, r3, r2
 8003134:	009b      	lsls	r3, r3, #2
 8003136:	440b      	add	r3, r1
 8003138:	3338      	adds	r3, #56	@ 0x38
 800313a:	681a      	ldr	r2, [r3, #0]
 800313c:	693b      	ldr	r3, [r7, #16]
 800313e:	18d1      	adds	r1, r2, r3
 8003140:	6878      	ldr	r0, [r7, #4]
 8003142:	69ba      	ldr	r2, [r7, #24]
 8003144:	4613      	mov	r3, r2
 8003146:	011b      	lsls	r3, r3, #4
 8003148:	1a9b      	subs	r3, r3, r2
 800314a:	009b      	lsls	r3, r3, #2
 800314c:	4403      	add	r3, r0
 800314e:	3334      	adds	r3, #52	@ 0x34
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	4299      	cmp	r1, r3
 8003154:	f200 8083 	bhi.w	800325e <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	6818      	ldr	r0, [r3, #0]
 800315c:	6879      	ldr	r1, [r7, #4]
 800315e:	69ba      	ldr	r2, [r7, #24]
 8003160:	4613      	mov	r3, r2
 8003162:	011b      	lsls	r3, r3, #4
 8003164:	1a9b      	subs	r3, r3, r2
 8003166:	009b      	lsls	r3, r3, #2
 8003168:	440b      	add	r3, r1
 800316a:	332c      	adds	r3, #44	@ 0x2c
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	693a      	ldr	r2, [r7, #16]
 8003170:	b292      	uxth	r2, r2
 8003172:	4619      	mov	r1, r3
 8003174:	f001 fdda 	bl	8004d2c <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 8003178:	6879      	ldr	r1, [r7, #4]
 800317a:	69ba      	ldr	r2, [r7, #24]
 800317c:	4613      	mov	r3, r2
 800317e:	011b      	lsls	r3, r3, #4
 8003180:	1a9b      	subs	r3, r3, r2
 8003182:	009b      	lsls	r3, r3, #2
 8003184:	440b      	add	r3, r1
 8003186:	332c      	adds	r3, #44	@ 0x2c
 8003188:	681a      	ldr	r2, [r3, #0]
 800318a:	693b      	ldr	r3, [r7, #16]
 800318c:	18d1      	adds	r1, r2, r3
 800318e:	6878      	ldr	r0, [r7, #4]
 8003190:	69ba      	ldr	r2, [r7, #24]
 8003192:	4613      	mov	r3, r2
 8003194:	011b      	lsls	r3, r3, #4
 8003196:	1a9b      	subs	r3, r3, r2
 8003198:	009b      	lsls	r3, r3, #2
 800319a:	4403      	add	r3, r0
 800319c:	332c      	adds	r3, #44	@ 0x2c
 800319e:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 80031a0:	6879      	ldr	r1, [r7, #4]
 80031a2:	69ba      	ldr	r2, [r7, #24]
 80031a4:	4613      	mov	r3, r2
 80031a6:	011b      	lsls	r3, r3, #4
 80031a8:	1a9b      	subs	r3, r3, r2
 80031aa:	009b      	lsls	r3, r3, #2
 80031ac:	440b      	add	r3, r1
 80031ae:	3338      	adds	r3, #56	@ 0x38
 80031b0:	681a      	ldr	r2, [r3, #0]
 80031b2:	693b      	ldr	r3, [r7, #16]
 80031b4:	18d1      	adds	r1, r2, r3
 80031b6:	6878      	ldr	r0, [r7, #4]
 80031b8:	69ba      	ldr	r2, [r7, #24]
 80031ba:	4613      	mov	r3, r2
 80031bc:	011b      	lsls	r3, r3, #4
 80031be:	1a9b      	subs	r3, r3, r2
 80031c0:	009b      	lsls	r3, r3, #2
 80031c2:	4403      	add	r3, r0
 80031c4:	3338      	adds	r3, #56	@ 0x38
 80031c6:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 80031c8:	69bb      	ldr	r3, [r7, #24]
 80031ca:	015a      	lsls	r2, r3, #5
 80031cc:	6a3b      	ldr	r3, [r7, #32]
 80031ce:	4413      	add	r3, r2
 80031d0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80031d4:	691b      	ldr	r3, [r3, #16]
 80031d6:	0cdb      	lsrs	r3, r3, #19
 80031d8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80031dc:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 80031de:	6879      	ldr	r1, [r7, #4]
 80031e0:	69ba      	ldr	r2, [r7, #24]
 80031e2:	4613      	mov	r3, r2
 80031e4:	011b      	lsls	r3, r3, #4
 80031e6:	1a9b      	subs	r3, r3, r2
 80031e8:	009b      	lsls	r3, r3, #2
 80031ea:	440b      	add	r3, r1
 80031ec:	3328      	adds	r3, #40	@ 0x28
 80031ee:	881b      	ldrh	r3, [r3, #0]
 80031f0:	461a      	mov	r2, r3
 80031f2:	693b      	ldr	r3, [r7, #16]
 80031f4:	4293      	cmp	r3, r2
 80031f6:	d13f      	bne.n	8003278 <HCD_RXQLVL_IRQHandler+0x1b4>
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d03c      	beq.n	8003278 <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 80031fe:	69bb      	ldr	r3, [r7, #24]
 8003200:	015a      	lsls	r2, r3, #5
 8003202:	6a3b      	ldr	r3, [r7, #32]
 8003204:	4413      	add	r3, r2
 8003206:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800320e:	68bb      	ldr	r3, [r7, #8]
 8003210:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003214:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003216:	68bb      	ldr	r3, [r7, #8]
 8003218:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800321c:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 800321e:	69bb      	ldr	r3, [r7, #24]
 8003220:	015a      	lsls	r2, r3, #5
 8003222:	6a3b      	ldr	r3, [r7, #32]
 8003224:	4413      	add	r3, r2
 8003226:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800322a:	461a      	mov	r2, r3
 800322c:	68bb      	ldr	r3, [r7, #8]
 800322e:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 8003230:	6879      	ldr	r1, [r7, #4]
 8003232:	69ba      	ldr	r2, [r7, #24]
 8003234:	4613      	mov	r3, r2
 8003236:	011b      	lsls	r3, r3, #4
 8003238:	1a9b      	subs	r3, r3, r2
 800323a:	009b      	lsls	r3, r3, #2
 800323c:	440b      	add	r3, r1
 800323e:	333c      	adds	r3, #60	@ 0x3c
 8003240:	781b      	ldrb	r3, [r3, #0]
 8003242:	f083 0301 	eor.w	r3, r3, #1
 8003246:	b2d8      	uxtb	r0, r3
 8003248:	6879      	ldr	r1, [r7, #4]
 800324a:	69ba      	ldr	r2, [r7, #24]
 800324c:	4613      	mov	r3, r2
 800324e:	011b      	lsls	r3, r3, #4
 8003250:	1a9b      	subs	r3, r3, r2
 8003252:	009b      	lsls	r3, r3, #2
 8003254:	440b      	add	r3, r1
 8003256:	333c      	adds	r3, #60	@ 0x3c
 8003258:	4602      	mov	r2, r0
 800325a:	701a      	strb	r2, [r3, #0]
      break;
 800325c:	e00c      	b.n	8003278 <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 800325e:	6879      	ldr	r1, [r7, #4]
 8003260:	69ba      	ldr	r2, [r7, #24]
 8003262:	4613      	mov	r3, r2
 8003264:	011b      	lsls	r3, r3, #4
 8003266:	1a9b      	subs	r3, r3, r2
 8003268:	009b      	lsls	r3, r3, #2
 800326a:	440b      	add	r3, r1
 800326c:	334c      	adds	r3, #76	@ 0x4c
 800326e:	2204      	movs	r2, #4
 8003270:	701a      	strb	r2, [r3, #0]
      break;
 8003272:	e001      	b.n	8003278 <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 8003274:	bf00      	nop
 8003276:	e000      	b.n	800327a <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 8003278:	bf00      	nop
  }
}
 800327a:	bf00      	nop
 800327c:	3728      	adds	r7, #40	@ 0x28
 800327e:	46bd      	mov	sp, r7
 8003280:	bd80      	pop	{r7, pc}

08003282 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8003282:	b580      	push	{r7, lr}
 8003284:	b086      	sub	sp, #24
 8003286:	af00      	add	r7, sp, #0
 8003288:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003290:	697b      	ldr	r3, [r7, #20]
 8003292:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8003294:	693b      	ldr	r3, [r7, #16]
 8003296:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 800329e:	693b      	ldr	r3, [r7, #16]
 80032a0:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 80032a8:	68bb      	ldr	r3, [r7, #8]
 80032aa:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 80032ae:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	f003 0302 	and.w	r3, r3, #2
 80032b6:	2b02      	cmp	r3, #2
 80032b8:	d10b      	bne.n	80032d2 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	f003 0301 	and.w	r3, r3, #1
 80032c0:	2b01      	cmp	r3, #1
 80032c2:	d102      	bne.n	80032ca <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 80032c4:	6878      	ldr	r0, [r7, #4]
 80032c6:	f003 ff51 	bl	800716c <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 80032ca:	68bb      	ldr	r3, [r7, #8]
 80032cc:	f043 0302 	orr.w	r3, r3, #2
 80032d0:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	f003 0308 	and.w	r3, r3, #8
 80032d8:	2b08      	cmp	r3, #8
 80032da:	d132      	bne.n	8003342 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 80032dc:	68bb      	ldr	r3, [r7, #8]
 80032de:	f043 0308 	orr.w	r3, r3, #8
 80032e2:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	f003 0304 	and.w	r3, r3, #4
 80032ea:	2b04      	cmp	r3, #4
 80032ec:	d126      	bne.n	800333c <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	7a5b      	ldrb	r3, [r3, #9]
 80032f2:	2b02      	cmp	r3, #2
 80032f4:	d113      	bne.n	800331e <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 80032fc:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003300:	d106      	bne.n	8003310 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	2102      	movs	r1, #2
 8003308:	4618      	mov	r0, r3
 800330a:	f001 fda9 	bl	8004e60 <USB_InitFSLSPClkSel>
 800330e:	e011      	b.n	8003334 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	2101      	movs	r1, #1
 8003316:	4618      	mov	r0, r3
 8003318:	f001 fda2 	bl	8004e60 <USB_InitFSLSPClkSel>
 800331c:	e00a      	b.n	8003334 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	79db      	ldrb	r3, [r3, #7]
 8003322:	2b01      	cmp	r3, #1
 8003324:	d106      	bne.n	8003334 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 8003326:	693b      	ldr	r3, [r7, #16]
 8003328:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800332c:	461a      	mov	r2, r3
 800332e:	f64e 2360 	movw	r3, #60000	@ 0xea60
 8003332:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8003334:	6878      	ldr	r0, [r7, #4]
 8003336:	f003 ff43 	bl	80071c0 <HAL_HCD_PortEnabled_Callback>
 800333a:	e002      	b.n	8003342 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 800333c:	6878      	ldr	r0, [r7, #4]
 800333e:	f003 ff4d 	bl	80071dc <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	f003 0320 	and.w	r3, r3, #32
 8003348:	2b20      	cmp	r3, #32
 800334a:	d103      	bne.n	8003354 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 800334c:	68bb      	ldr	r3, [r7, #8]
 800334e:	f043 0320 	orr.w	r3, r3, #32
 8003352:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8003354:	693b      	ldr	r3, [r7, #16]
 8003356:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800335a:	461a      	mov	r2, r3
 800335c:	68bb      	ldr	r3, [r7, #8]
 800335e:	6013      	str	r3, [r2, #0]
}
 8003360:	bf00      	nop
 8003362:	3718      	adds	r7, #24
 8003364:	46bd      	mov	sp, r7
 8003366:	bd80      	pop	{r7, pc}

08003368 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003368:	b580      	push	{r7, lr}
 800336a:	b084      	sub	sp, #16
 800336c:	af00      	add	r7, sp, #0
 800336e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	2b00      	cmp	r3, #0
 8003374:	d101      	bne.n	800337a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003376:	2301      	movs	r3, #1
 8003378:	e12b      	b.n	80035d2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003380:	b2db      	uxtb	r3, r3
 8003382:	2b00      	cmp	r3, #0
 8003384:	d106      	bne.n	8003394 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	2200      	movs	r2, #0
 800338a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800338e:	6878      	ldr	r0, [r7, #4]
 8003390:	f7fd f9ca 	bl	8000728 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	2224      	movs	r2, #36	@ 0x24
 8003398:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	681a      	ldr	r2, [r3, #0]
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	f022 0201 	bic.w	r2, r2, #1
 80033aa:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	681a      	ldr	r2, [r3, #0]
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80033ba:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	681a      	ldr	r2, [r3, #0]
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80033ca:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80033cc:	f000 fdbc 	bl	8003f48 <HAL_RCC_GetPCLK1Freq>
 80033d0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	685b      	ldr	r3, [r3, #4]
 80033d6:	4a81      	ldr	r2, [pc, #516]	@ (80035dc <HAL_I2C_Init+0x274>)
 80033d8:	4293      	cmp	r3, r2
 80033da:	d807      	bhi.n	80033ec <HAL_I2C_Init+0x84>
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	4a80      	ldr	r2, [pc, #512]	@ (80035e0 <HAL_I2C_Init+0x278>)
 80033e0:	4293      	cmp	r3, r2
 80033e2:	bf94      	ite	ls
 80033e4:	2301      	movls	r3, #1
 80033e6:	2300      	movhi	r3, #0
 80033e8:	b2db      	uxtb	r3, r3
 80033ea:	e006      	b.n	80033fa <HAL_I2C_Init+0x92>
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	4a7d      	ldr	r2, [pc, #500]	@ (80035e4 <HAL_I2C_Init+0x27c>)
 80033f0:	4293      	cmp	r3, r2
 80033f2:	bf94      	ite	ls
 80033f4:	2301      	movls	r3, #1
 80033f6:	2300      	movhi	r3, #0
 80033f8:	b2db      	uxtb	r3, r3
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d001      	beq.n	8003402 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80033fe:	2301      	movs	r3, #1
 8003400:	e0e7      	b.n	80035d2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	4a78      	ldr	r2, [pc, #480]	@ (80035e8 <HAL_I2C_Init+0x280>)
 8003406:	fba2 2303 	umull	r2, r3, r2, r3
 800340a:	0c9b      	lsrs	r3, r3, #18
 800340c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	685b      	ldr	r3, [r3, #4]
 8003414:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	68ba      	ldr	r2, [r7, #8]
 800341e:	430a      	orrs	r2, r1
 8003420:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	6a1b      	ldr	r3, [r3, #32]
 8003428:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	685b      	ldr	r3, [r3, #4]
 8003430:	4a6a      	ldr	r2, [pc, #424]	@ (80035dc <HAL_I2C_Init+0x274>)
 8003432:	4293      	cmp	r3, r2
 8003434:	d802      	bhi.n	800343c <HAL_I2C_Init+0xd4>
 8003436:	68bb      	ldr	r3, [r7, #8]
 8003438:	3301      	adds	r3, #1
 800343a:	e009      	b.n	8003450 <HAL_I2C_Init+0xe8>
 800343c:	68bb      	ldr	r3, [r7, #8]
 800343e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003442:	fb02 f303 	mul.w	r3, r2, r3
 8003446:	4a69      	ldr	r2, [pc, #420]	@ (80035ec <HAL_I2C_Init+0x284>)
 8003448:	fba2 2303 	umull	r2, r3, r2, r3
 800344c:	099b      	lsrs	r3, r3, #6
 800344e:	3301      	adds	r3, #1
 8003450:	687a      	ldr	r2, [r7, #4]
 8003452:	6812      	ldr	r2, [r2, #0]
 8003454:	430b      	orrs	r3, r1
 8003456:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	69db      	ldr	r3, [r3, #28]
 800345e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003462:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	685b      	ldr	r3, [r3, #4]
 800346a:	495c      	ldr	r1, [pc, #368]	@ (80035dc <HAL_I2C_Init+0x274>)
 800346c:	428b      	cmp	r3, r1
 800346e:	d819      	bhi.n	80034a4 <HAL_I2C_Init+0x13c>
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	1e59      	subs	r1, r3, #1
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	685b      	ldr	r3, [r3, #4]
 8003478:	005b      	lsls	r3, r3, #1
 800347a:	fbb1 f3f3 	udiv	r3, r1, r3
 800347e:	1c59      	adds	r1, r3, #1
 8003480:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003484:	400b      	ands	r3, r1
 8003486:	2b00      	cmp	r3, #0
 8003488:	d00a      	beq.n	80034a0 <HAL_I2C_Init+0x138>
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	1e59      	subs	r1, r3, #1
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	685b      	ldr	r3, [r3, #4]
 8003492:	005b      	lsls	r3, r3, #1
 8003494:	fbb1 f3f3 	udiv	r3, r1, r3
 8003498:	3301      	adds	r3, #1
 800349a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800349e:	e051      	b.n	8003544 <HAL_I2C_Init+0x1dc>
 80034a0:	2304      	movs	r3, #4
 80034a2:	e04f      	b.n	8003544 <HAL_I2C_Init+0x1dc>
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	689b      	ldr	r3, [r3, #8]
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d111      	bne.n	80034d0 <HAL_I2C_Init+0x168>
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	1e58      	subs	r0, r3, #1
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	6859      	ldr	r1, [r3, #4]
 80034b4:	460b      	mov	r3, r1
 80034b6:	005b      	lsls	r3, r3, #1
 80034b8:	440b      	add	r3, r1
 80034ba:	fbb0 f3f3 	udiv	r3, r0, r3
 80034be:	3301      	adds	r3, #1
 80034c0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	bf0c      	ite	eq
 80034c8:	2301      	moveq	r3, #1
 80034ca:	2300      	movne	r3, #0
 80034cc:	b2db      	uxtb	r3, r3
 80034ce:	e012      	b.n	80034f6 <HAL_I2C_Init+0x18e>
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	1e58      	subs	r0, r3, #1
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	6859      	ldr	r1, [r3, #4]
 80034d8:	460b      	mov	r3, r1
 80034da:	009b      	lsls	r3, r3, #2
 80034dc:	440b      	add	r3, r1
 80034de:	0099      	lsls	r1, r3, #2
 80034e0:	440b      	add	r3, r1
 80034e2:	fbb0 f3f3 	udiv	r3, r0, r3
 80034e6:	3301      	adds	r3, #1
 80034e8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	bf0c      	ite	eq
 80034f0:	2301      	moveq	r3, #1
 80034f2:	2300      	movne	r3, #0
 80034f4:	b2db      	uxtb	r3, r3
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d001      	beq.n	80034fe <HAL_I2C_Init+0x196>
 80034fa:	2301      	movs	r3, #1
 80034fc:	e022      	b.n	8003544 <HAL_I2C_Init+0x1dc>
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	689b      	ldr	r3, [r3, #8]
 8003502:	2b00      	cmp	r3, #0
 8003504:	d10e      	bne.n	8003524 <HAL_I2C_Init+0x1bc>
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	1e58      	subs	r0, r3, #1
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	6859      	ldr	r1, [r3, #4]
 800350e:	460b      	mov	r3, r1
 8003510:	005b      	lsls	r3, r3, #1
 8003512:	440b      	add	r3, r1
 8003514:	fbb0 f3f3 	udiv	r3, r0, r3
 8003518:	3301      	adds	r3, #1
 800351a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800351e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003522:	e00f      	b.n	8003544 <HAL_I2C_Init+0x1dc>
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	1e58      	subs	r0, r3, #1
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	6859      	ldr	r1, [r3, #4]
 800352c:	460b      	mov	r3, r1
 800352e:	009b      	lsls	r3, r3, #2
 8003530:	440b      	add	r3, r1
 8003532:	0099      	lsls	r1, r3, #2
 8003534:	440b      	add	r3, r1
 8003536:	fbb0 f3f3 	udiv	r3, r0, r3
 800353a:	3301      	adds	r3, #1
 800353c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003540:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003544:	6879      	ldr	r1, [r7, #4]
 8003546:	6809      	ldr	r1, [r1, #0]
 8003548:	4313      	orrs	r3, r2
 800354a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	69da      	ldr	r2, [r3, #28]
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	6a1b      	ldr	r3, [r3, #32]
 800355e:	431a      	orrs	r2, r3
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	430a      	orrs	r2, r1
 8003566:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	689b      	ldr	r3, [r3, #8]
 800356e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003572:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003576:	687a      	ldr	r2, [r7, #4]
 8003578:	6911      	ldr	r1, [r2, #16]
 800357a:	687a      	ldr	r2, [r7, #4]
 800357c:	68d2      	ldr	r2, [r2, #12]
 800357e:	4311      	orrs	r1, r2
 8003580:	687a      	ldr	r2, [r7, #4]
 8003582:	6812      	ldr	r2, [r2, #0]
 8003584:	430b      	orrs	r3, r1
 8003586:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	68db      	ldr	r3, [r3, #12]
 800358e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	695a      	ldr	r2, [r3, #20]
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	699b      	ldr	r3, [r3, #24]
 800359a:	431a      	orrs	r2, r3
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	430a      	orrs	r2, r1
 80035a2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	681a      	ldr	r2, [r3, #0]
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	f042 0201 	orr.w	r2, r2, #1
 80035b2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	2200      	movs	r2, #0
 80035b8:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	2220      	movs	r2, #32
 80035be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	2200      	movs	r2, #0
 80035c6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	2200      	movs	r2, #0
 80035cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80035d0:	2300      	movs	r3, #0
}
 80035d2:	4618      	mov	r0, r3
 80035d4:	3710      	adds	r7, #16
 80035d6:	46bd      	mov	sp, r7
 80035d8:	bd80      	pop	{r7, pc}
 80035da:	bf00      	nop
 80035dc:	000186a0 	.word	0x000186a0
 80035e0:	001e847f 	.word	0x001e847f
 80035e4:	003d08ff 	.word	0x003d08ff
 80035e8:	431bde83 	.word	0x431bde83
 80035ec:	10624dd3 	.word	0x10624dd3

080035f0 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 80035f0:	b580      	push	{r7, lr}
 80035f2:	b088      	sub	sp, #32
 80035f4:	af00      	add	r7, sp, #0
 80035f6:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d101      	bne.n	8003602 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 80035fe:	2301      	movs	r3, #1
 8003600:	e128      	b.n	8003854 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003608:	b2db      	uxtb	r3, r3
 800360a:	2b00      	cmp	r3, #0
 800360c:	d109      	bne.n	8003622 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	2200      	movs	r2, #0
 8003612:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	4a90      	ldr	r2, [pc, #576]	@ (800385c <HAL_I2S_Init+0x26c>)
 800361a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 800361c:	6878      	ldr	r0, [r7, #4]
 800361e:	f7fd f8cb 	bl	80007b8 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	2202      	movs	r2, #2
 8003626:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	69db      	ldr	r3, [r3, #28]
 8003630:	687a      	ldr	r2, [r7, #4]
 8003632:	6812      	ldr	r2, [r2, #0]
 8003634:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8003638:	f023 030f 	bic.w	r3, r3, #15
 800363c:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	2202      	movs	r2, #2
 8003644:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	695b      	ldr	r3, [r3, #20]
 800364a:	2b02      	cmp	r3, #2
 800364c:	d060      	beq.n	8003710 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	68db      	ldr	r3, [r3, #12]
 8003652:	2b00      	cmp	r3, #0
 8003654:	d102      	bne.n	800365c <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8003656:	2310      	movs	r3, #16
 8003658:	617b      	str	r3, [r7, #20]
 800365a:	e001      	b.n	8003660 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 800365c:	2320      	movs	r3, #32
 800365e:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	689b      	ldr	r3, [r3, #8]
 8003664:	2b20      	cmp	r3, #32
 8003666:	d802      	bhi.n	800366e <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8003668:	697b      	ldr	r3, [r7, #20]
 800366a:	005b      	lsls	r3, r3, #1
 800366c:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 800366e:	2001      	movs	r0, #1
 8003670:	f000 fd6e 	bl	8004150 <HAL_RCCEx_GetPeriphCLKFreq>
 8003674:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	691b      	ldr	r3, [r3, #16]
 800367a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800367e:	d125      	bne.n	80036cc <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	68db      	ldr	r3, [r3, #12]
 8003684:	2b00      	cmp	r3, #0
 8003686:	d010      	beq.n	80036aa <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003688:	697b      	ldr	r3, [r7, #20]
 800368a:	009b      	lsls	r3, r3, #2
 800368c:	68fa      	ldr	r2, [r7, #12]
 800368e:	fbb2 f2f3 	udiv	r2, r2, r3
 8003692:	4613      	mov	r3, r2
 8003694:	009b      	lsls	r3, r3, #2
 8003696:	4413      	add	r3, r2
 8003698:	005b      	lsls	r3, r3, #1
 800369a:	461a      	mov	r2, r3
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	695b      	ldr	r3, [r3, #20]
 80036a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80036a4:	3305      	adds	r3, #5
 80036a6:	613b      	str	r3, [r7, #16]
 80036a8:	e01f      	b.n	80036ea <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80036aa:	697b      	ldr	r3, [r7, #20]
 80036ac:	00db      	lsls	r3, r3, #3
 80036ae:	68fa      	ldr	r2, [r7, #12]
 80036b0:	fbb2 f2f3 	udiv	r2, r2, r3
 80036b4:	4613      	mov	r3, r2
 80036b6:	009b      	lsls	r3, r3, #2
 80036b8:	4413      	add	r3, r2
 80036ba:	005b      	lsls	r3, r3, #1
 80036bc:	461a      	mov	r2, r3
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	695b      	ldr	r3, [r3, #20]
 80036c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80036c6:	3305      	adds	r3, #5
 80036c8:	613b      	str	r3, [r7, #16]
 80036ca:	e00e      	b.n	80036ea <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80036cc:	68fa      	ldr	r2, [r7, #12]
 80036ce:	697b      	ldr	r3, [r7, #20]
 80036d0:	fbb2 f2f3 	udiv	r2, r2, r3
 80036d4:	4613      	mov	r3, r2
 80036d6:	009b      	lsls	r3, r3, #2
 80036d8:	4413      	add	r3, r2
 80036da:	005b      	lsls	r3, r3, #1
 80036dc:	461a      	mov	r2, r3
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	695b      	ldr	r3, [r3, #20]
 80036e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80036e6:	3305      	adds	r3, #5
 80036e8:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 80036ea:	693b      	ldr	r3, [r7, #16]
 80036ec:	4a5c      	ldr	r2, [pc, #368]	@ (8003860 <HAL_I2S_Init+0x270>)
 80036ee:	fba2 2303 	umull	r2, r3, r2, r3
 80036f2:	08db      	lsrs	r3, r3, #3
 80036f4:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 80036f6:	693b      	ldr	r3, [r7, #16]
 80036f8:	f003 0301 	and.w	r3, r3, #1
 80036fc:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 80036fe:	693a      	ldr	r2, [r7, #16]
 8003700:	69bb      	ldr	r3, [r7, #24]
 8003702:	1ad3      	subs	r3, r2, r3
 8003704:	085b      	lsrs	r3, r3, #1
 8003706:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8003708:	69bb      	ldr	r3, [r7, #24]
 800370a:	021b      	lsls	r3, r3, #8
 800370c:	61bb      	str	r3, [r7, #24]
 800370e:	e003      	b.n	8003718 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8003710:	2302      	movs	r3, #2
 8003712:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8003714:	2300      	movs	r3, #0
 8003716:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8003718:	69fb      	ldr	r3, [r7, #28]
 800371a:	2b01      	cmp	r3, #1
 800371c:	d902      	bls.n	8003724 <HAL_I2S_Init+0x134>
 800371e:	69fb      	ldr	r3, [r7, #28]
 8003720:	2bff      	cmp	r3, #255	@ 0xff
 8003722:	d907      	bls.n	8003734 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003728:	f043 0210 	orr.w	r2, r3, #16
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 8003730:	2301      	movs	r3, #1
 8003732:	e08f      	b.n	8003854 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	691a      	ldr	r2, [r3, #16]
 8003738:	69bb      	ldr	r3, [r7, #24]
 800373a:	ea42 0103 	orr.w	r1, r2, r3
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	69fa      	ldr	r2, [r7, #28]
 8003744:	430a      	orrs	r2, r1
 8003746:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	69db      	ldr	r3, [r3, #28]
 800374e:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8003752:	f023 030f 	bic.w	r3, r3, #15
 8003756:	687a      	ldr	r2, [r7, #4]
 8003758:	6851      	ldr	r1, [r2, #4]
 800375a:	687a      	ldr	r2, [r7, #4]
 800375c:	6892      	ldr	r2, [r2, #8]
 800375e:	4311      	orrs	r1, r2
 8003760:	687a      	ldr	r2, [r7, #4]
 8003762:	68d2      	ldr	r2, [r2, #12]
 8003764:	4311      	orrs	r1, r2
 8003766:	687a      	ldr	r2, [r7, #4]
 8003768:	6992      	ldr	r2, [r2, #24]
 800376a:	430a      	orrs	r2, r1
 800376c:	431a      	orrs	r2, r3
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003776:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	6a1b      	ldr	r3, [r3, #32]
 800377c:	2b01      	cmp	r3, #1
 800377e:	d161      	bne.n	8003844 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	4a38      	ldr	r2, [pc, #224]	@ (8003864 <HAL_I2S_Init+0x274>)
 8003784:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	4a37      	ldr	r2, [pc, #220]	@ (8003868 <HAL_I2S_Init+0x278>)
 800378c:	4293      	cmp	r3, r2
 800378e:	d101      	bne.n	8003794 <HAL_I2S_Init+0x1a4>
 8003790:	4b36      	ldr	r3, [pc, #216]	@ (800386c <HAL_I2S_Init+0x27c>)
 8003792:	e001      	b.n	8003798 <HAL_I2S_Init+0x1a8>
 8003794:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003798:	69db      	ldr	r3, [r3, #28]
 800379a:	687a      	ldr	r2, [r7, #4]
 800379c:	6812      	ldr	r2, [r2, #0]
 800379e:	4932      	ldr	r1, [pc, #200]	@ (8003868 <HAL_I2S_Init+0x278>)
 80037a0:	428a      	cmp	r2, r1
 80037a2:	d101      	bne.n	80037a8 <HAL_I2S_Init+0x1b8>
 80037a4:	4a31      	ldr	r2, [pc, #196]	@ (800386c <HAL_I2S_Init+0x27c>)
 80037a6:	e001      	b.n	80037ac <HAL_I2S_Init+0x1bc>
 80037a8:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 80037ac:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 80037b0:	f023 030f 	bic.w	r3, r3, #15
 80037b4:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	4a2b      	ldr	r2, [pc, #172]	@ (8003868 <HAL_I2S_Init+0x278>)
 80037bc:	4293      	cmp	r3, r2
 80037be:	d101      	bne.n	80037c4 <HAL_I2S_Init+0x1d4>
 80037c0:	4b2a      	ldr	r3, [pc, #168]	@ (800386c <HAL_I2S_Init+0x27c>)
 80037c2:	e001      	b.n	80037c8 <HAL_I2S_Init+0x1d8>
 80037c4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80037c8:	2202      	movs	r2, #2
 80037ca:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	4a25      	ldr	r2, [pc, #148]	@ (8003868 <HAL_I2S_Init+0x278>)
 80037d2:	4293      	cmp	r3, r2
 80037d4:	d101      	bne.n	80037da <HAL_I2S_Init+0x1ea>
 80037d6:	4b25      	ldr	r3, [pc, #148]	@ (800386c <HAL_I2S_Init+0x27c>)
 80037d8:	e001      	b.n	80037de <HAL_I2S_Init+0x1ee>
 80037da:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80037de:	69db      	ldr	r3, [r3, #28]
 80037e0:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	685b      	ldr	r3, [r3, #4]
 80037e6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80037ea:	d003      	beq.n	80037f4 <HAL_I2S_Init+0x204>
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	685b      	ldr	r3, [r3, #4]
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d103      	bne.n	80037fc <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 80037f4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80037f8:	613b      	str	r3, [r7, #16]
 80037fa:	e001      	b.n	8003800 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 80037fc:	2300      	movs	r3, #0
 80037fe:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8003800:	693b      	ldr	r3, [r7, #16]
 8003802:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	689b      	ldr	r3, [r3, #8]
 8003808:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800380a:	4313      	orrs	r3, r2
 800380c:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	68db      	ldr	r3, [r3, #12]
 8003812:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003814:	4313      	orrs	r3, r2
 8003816:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	699b      	ldr	r3, [r3, #24]
 800381c:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800381e:	4313      	orrs	r3, r2
 8003820:	b29a      	uxth	r2, r3
 8003822:	897b      	ldrh	r3, [r7, #10]
 8003824:	4313      	orrs	r3, r2
 8003826:	b29b      	uxth	r3, r3
 8003828:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800382c:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	4a0d      	ldr	r2, [pc, #52]	@ (8003868 <HAL_I2S_Init+0x278>)
 8003834:	4293      	cmp	r3, r2
 8003836:	d101      	bne.n	800383c <HAL_I2S_Init+0x24c>
 8003838:	4b0c      	ldr	r3, [pc, #48]	@ (800386c <HAL_I2S_Init+0x27c>)
 800383a:	e001      	b.n	8003840 <HAL_I2S_Init+0x250>
 800383c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003840:	897a      	ldrh	r2, [r7, #10]
 8003842:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	2200      	movs	r2, #0
 8003848:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	2201      	movs	r2, #1
 800384e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 8003852:	2300      	movs	r3, #0
}
 8003854:	4618      	mov	r0, r3
 8003856:	3720      	adds	r7, #32
 8003858:	46bd      	mov	sp, r7
 800385a:	bd80      	pop	{r7, pc}
 800385c:	08003967 	.word	0x08003967
 8003860:	cccccccd 	.word	0xcccccccd
 8003864:	08003a7d 	.word	0x08003a7d
 8003868:	40003800 	.word	0x40003800
 800386c:	40003400 	.word	0x40003400

08003870 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003870:	b480      	push	{r7}
 8003872:	b083      	sub	sp, #12
 8003874:	af00      	add	r7, sp, #0
 8003876:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8003878:	bf00      	nop
 800387a:	370c      	adds	r7, #12
 800387c:	46bd      	mov	sp, r7
 800387e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003882:	4770      	bx	lr

08003884 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003884:	b480      	push	{r7}
 8003886:	b083      	sub	sp, #12
 8003888:	af00      	add	r7, sp, #0
 800388a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 800388c:	bf00      	nop
 800388e:	370c      	adds	r7, #12
 8003890:	46bd      	mov	sp, r7
 8003892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003896:	4770      	bx	lr

08003898 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8003898:	b480      	push	{r7}
 800389a:	b083      	sub	sp, #12
 800389c:	af00      	add	r7, sp, #0
 800389e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 80038a0:	bf00      	nop
 80038a2:	370c      	adds	r7, #12
 80038a4:	46bd      	mov	sp, r7
 80038a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038aa:	4770      	bx	lr

080038ac <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 80038ac:	b580      	push	{r7, lr}
 80038ae:	b082      	sub	sp, #8
 80038b0:	af00      	add	r7, sp, #0
 80038b2:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038b8:	881a      	ldrh	r2, [r3, #0]
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038c4:	1c9a      	adds	r2, r3, #2
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038ce:	b29b      	uxth	r3, r3
 80038d0:	3b01      	subs	r3, #1
 80038d2:	b29a      	uxth	r2, r3
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038dc:	b29b      	uxth	r3, r3
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d10e      	bne.n	8003900 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	685a      	ldr	r2, [r3, #4]
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80038f0:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	2201      	movs	r2, #1
 80038f6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 80038fa:	6878      	ldr	r0, [r7, #4]
 80038fc:	f7ff ffb8 	bl	8003870 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8003900:	bf00      	nop
 8003902:	3708      	adds	r7, #8
 8003904:	46bd      	mov	sp, r7
 8003906:	bd80      	pop	{r7, pc}

08003908 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8003908:	b580      	push	{r7, lr}
 800390a:	b082      	sub	sp, #8
 800390c:	af00      	add	r7, sp, #0
 800390e:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	68da      	ldr	r2, [r3, #12]
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800391a:	b292      	uxth	r2, r2
 800391c:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003922:	1c9a      	adds	r2, r3, #2
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800392c:	b29b      	uxth	r3, r3
 800392e:	3b01      	subs	r3, #1
 8003930:	b29a      	uxth	r2, r3
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800393a:	b29b      	uxth	r3, r3
 800393c:	2b00      	cmp	r3, #0
 800393e:	d10e      	bne.n	800395e <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	685a      	ldr	r2, [r3, #4]
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800394e:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	2201      	movs	r2, #1
 8003954:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8003958:	6878      	ldr	r0, [r7, #4]
 800395a:	f7ff ff93 	bl	8003884 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 800395e:	bf00      	nop
 8003960:	3708      	adds	r7, #8
 8003962:	46bd      	mov	sp, r7
 8003964:	bd80      	pop	{r7, pc}

08003966 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8003966:	b580      	push	{r7, lr}
 8003968:	b086      	sub	sp, #24
 800396a:	af00      	add	r7, sp, #0
 800396c:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	689b      	ldr	r3, [r3, #8]
 8003974:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800397c:	b2db      	uxtb	r3, r3
 800397e:	2b04      	cmp	r3, #4
 8003980:	d13a      	bne.n	80039f8 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8003982:	697b      	ldr	r3, [r7, #20]
 8003984:	f003 0301 	and.w	r3, r3, #1
 8003988:	2b01      	cmp	r3, #1
 800398a:	d109      	bne.n	80039a0 <I2S_IRQHandler+0x3a>
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	685b      	ldr	r3, [r3, #4]
 8003992:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003996:	2b40      	cmp	r3, #64	@ 0x40
 8003998:	d102      	bne.n	80039a0 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 800399a:	6878      	ldr	r0, [r7, #4]
 800399c:	f7ff ffb4 	bl	8003908 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80039a0:	697b      	ldr	r3, [r7, #20]
 80039a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80039a6:	2b40      	cmp	r3, #64	@ 0x40
 80039a8:	d126      	bne.n	80039f8 <I2S_IRQHandler+0x92>
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	685b      	ldr	r3, [r3, #4]
 80039b0:	f003 0320 	and.w	r3, r3, #32
 80039b4:	2b20      	cmp	r3, #32
 80039b6:	d11f      	bne.n	80039f8 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	685a      	ldr	r2, [r3, #4]
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80039c6:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80039c8:	2300      	movs	r3, #0
 80039ca:	613b      	str	r3, [r7, #16]
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	68db      	ldr	r3, [r3, #12]
 80039d2:	613b      	str	r3, [r7, #16]
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	689b      	ldr	r3, [r3, #8]
 80039da:	613b      	str	r3, [r7, #16]
 80039dc:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	2201      	movs	r2, #1
 80039e2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039ea:	f043 0202 	orr.w	r2, r3, #2
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80039f2:	6878      	ldr	r0, [r7, #4]
 80039f4:	f7ff ff50 	bl	8003898 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80039fe:	b2db      	uxtb	r3, r3
 8003a00:	2b03      	cmp	r3, #3
 8003a02:	d136      	bne.n	8003a72 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8003a04:	697b      	ldr	r3, [r7, #20]
 8003a06:	f003 0302 	and.w	r3, r3, #2
 8003a0a:	2b02      	cmp	r3, #2
 8003a0c:	d109      	bne.n	8003a22 <I2S_IRQHandler+0xbc>
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	685b      	ldr	r3, [r3, #4]
 8003a14:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a18:	2b80      	cmp	r3, #128	@ 0x80
 8003a1a:	d102      	bne.n	8003a22 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8003a1c:	6878      	ldr	r0, [r7, #4]
 8003a1e:	f7ff ff45 	bl	80038ac <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8003a22:	697b      	ldr	r3, [r7, #20]
 8003a24:	f003 0308 	and.w	r3, r3, #8
 8003a28:	2b08      	cmp	r3, #8
 8003a2a:	d122      	bne.n	8003a72 <I2S_IRQHandler+0x10c>
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	685b      	ldr	r3, [r3, #4]
 8003a32:	f003 0320 	and.w	r3, r3, #32
 8003a36:	2b20      	cmp	r3, #32
 8003a38:	d11b      	bne.n	8003a72 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	685a      	ldr	r2, [r3, #4]
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003a48:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8003a4a:	2300      	movs	r3, #0
 8003a4c:	60fb      	str	r3, [r7, #12]
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	689b      	ldr	r3, [r3, #8]
 8003a54:	60fb      	str	r3, [r7, #12]
 8003a56:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	2201      	movs	r2, #1
 8003a5c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a64:	f043 0204 	orr.w	r2, r3, #4
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003a6c:	6878      	ldr	r0, [r7, #4]
 8003a6e:	f7ff ff13 	bl	8003898 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003a72:	bf00      	nop
 8003a74:	3718      	adds	r7, #24
 8003a76:	46bd      	mov	sp, r7
 8003a78:	bd80      	pop	{r7, pc}
	...

08003a7c <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8003a7c:	b580      	push	{r7, lr}
 8003a7e:	b088      	sub	sp, #32
 8003a80:	af00      	add	r7, sp, #0
 8003a82:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	689b      	ldr	r3, [r3, #8]
 8003a8a:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	4a92      	ldr	r2, [pc, #584]	@ (8003cdc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003a92:	4293      	cmp	r3, r2
 8003a94:	d101      	bne.n	8003a9a <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8003a96:	4b92      	ldr	r3, [pc, #584]	@ (8003ce0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003a98:	e001      	b.n	8003a9e <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8003a9a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003a9e:	689b      	ldr	r3, [r3, #8]
 8003aa0:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	685b      	ldr	r3, [r3, #4]
 8003aa8:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	4a8b      	ldr	r2, [pc, #556]	@ (8003cdc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003ab0:	4293      	cmp	r3, r2
 8003ab2:	d101      	bne.n	8003ab8 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8003ab4:	4b8a      	ldr	r3, [pc, #552]	@ (8003ce0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003ab6:	e001      	b.n	8003abc <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8003ab8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003abc:	685b      	ldr	r3, [r3, #4]
 8003abe:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	685b      	ldr	r3, [r3, #4]
 8003ac4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003ac8:	d004      	beq.n	8003ad4 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	685b      	ldr	r3, [r3, #4]
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	f040 8099 	bne.w	8003c06 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8003ad4:	69fb      	ldr	r3, [r7, #28]
 8003ad6:	f003 0302 	and.w	r3, r3, #2
 8003ada:	2b02      	cmp	r3, #2
 8003adc:	d107      	bne.n	8003aee <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8003ade:	697b      	ldr	r3, [r7, #20]
 8003ae0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d002      	beq.n	8003aee <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8003ae8:	6878      	ldr	r0, [r7, #4]
 8003aea:	f000 f925 	bl	8003d38 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8003aee:	69bb      	ldr	r3, [r7, #24]
 8003af0:	f003 0301 	and.w	r3, r3, #1
 8003af4:	2b01      	cmp	r3, #1
 8003af6:	d107      	bne.n	8003b08 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8003af8:	693b      	ldr	r3, [r7, #16]
 8003afa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d002      	beq.n	8003b08 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8003b02:	6878      	ldr	r0, [r7, #4]
 8003b04:	f000 f9c8 	bl	8003e98 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8003b08:	69bb      	ldr	r3, [r7, #24]
 8003b0a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b0e:	2b40      	cmp	r3, #64	@ 0x40
 8003b10:	d13a      	bne.n	8003b88 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8003b12:	693b      	ldr	r3, [r7, #16]
 8003b14:	f003 0320 	and.w	r3, r3, #32
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d035      	beq.n	8003b88 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	4a6e      	ldr	r2, [pc, #440]	@ (8003cdc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003b22:	4293      	cmp	r3, r2
 8003b24:	d101      	bne.n	8003b2a <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8003b26:	4b6e      	ldr	r3, [pc, #440]	@ (8003ce0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003b28:	e001      	b.n	8003b2e <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8003b2a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003b2e:	685a      	ldr	r2, [r3, #4]
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	4969      	ldr	r1, [pc, #420]	@ (8003cdc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003b36:	428b      	cmp	r3, r1
 8003b38:	d101      	bne.n	8003b3e <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8003b3a:	4b69      	ldr	r3, [pc, #420]	@ (8003ce0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003b3c:	e001      	b.n	8003b42 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8003b3e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003b42:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003b46:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	685a      	ldr	r2, [r3, #4]
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003b56:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8003b58:	2300      	movs	r3, #0
 8003b5a:	60fb      	str	r3, [r7, #12]
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	68db      	ldr	r3, [r3, #12]
 8003b62:	60fb      	str	r3, [r7, #12]
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	689b      	ldr	r3, [r3, #8]
 8003b6a:	60fb      	str	r3, [r7, #12]
 8003b6c:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	2201      	movs	r2, #1
 8003b72:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b7a:	f043 0202 	orr.w	r2, r3, #2
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003b82:	6878      	ldr	r0, [r7, #4]
 8003b84:	f7ff fe88 	bl	8003898 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003b88:	69fb      	ldr	r3, [r7, #28]
 8003b8a:	f003 0308 	and.w	r3, r3, #8
 8003b8e:	2b08      	cmp	r3, #8
 8003b90:	f040 80c3 	bne.w	8003d1a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 8003b94:	697b      	ldr	r3, [r7, #20]
 8003b96:	f003 0320 	and.w	r3, r3, #32
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	f000 80bd 	beq.w	8003d1a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	685a      	ldr	r2, [r3, #4]
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003bae:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	4a49      	ldr	r2, [pc, #292]	@ (8003cdc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003bb6:	4293      	cmp	r3, r2
 8003bb8:	d101      	bne.n	8003bbe <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8003bba:	4b49      	ldr	r3, [pc, #292]	@ (8003ce0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003bbc:	e001      	b.n	8003bc2 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8003bbe:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003bc2:	685a      	ldr	r2, [r3, #4]
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	4944      	ldr	r1, [pc, #272]	@ (8003cdc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003bca:	428b      	cmp	r3, r1
 8003bcc:	d101      	bne.n	8003bd2 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8003bce:	4b44      	ldr	r3, [pc, #272]	@ (8003ce0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003bd0:	e001      	b.n	8003bd6 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8003bd2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003bd6:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003bda:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8003bdc:	2300      	movs	r3, #0
 8003bde:	60bb      	str	r3, [r7, #8]
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	689b      	ldr	r3, [r3, #8]
 8003be6:	60bb      	str	r3, [r7, #8]
 8003be8:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	2201      	movs	r2, #1
 8003bee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003bf6:	f043 0204 	orr.w	r2, r3, #4
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003bfe:	6878      	ldr	r0, [r7, #4]
 8003c00:	f7ff fe4a 	bl	8003898 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003c04:	e089      	b.n	8003d1a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8003c06:	69bb      	ldr	r3, [r7, #24]
 8003c08:	f003 0302 	and.w	r3, r3, #2
 8003c0c:	2b02      	cmp	r3, #2
 8003c0e:	d107      	bne.n	8003c20 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8003c10:	693b      	ldr	r3, [r7, #16]
 8003c12:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d002      	beq.n	8003c20 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8003c1a:	6878      	ldr	r0, [r7, #4]
 8003c1c:	f000 f8be 	bl	8003d9c <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8003c20:	69fb      	ldr	r3, [r7, #28]
 8003c22:	f003 0301 	and.w	r3, r3, #1
 8003c26:	2b01      	cmp	r3, #1
 8003c28:	d107      	bne.n	8003c3a <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8003c2a:	697b      	ldr	r3, [r7, #20]
 8003c2c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d002      	beq.n	8003c3a <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8003c34:	6878      	ldr	r0, [r7, #4]
 8003c36:	f000 f8fd 	bl	8003e34 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003c3a:	69fb      	ldr	r3, [r7, #28]
 8003c3c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c40:	2b40      	cmp	r3, #64	@ 0x40
 8003c42:	d12f      	bne.n	8003ca4 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8003c44:	697b      	ldr	r3, [r7, #20]
 8003c46:	f003 0320 	and.w	r3, r3, #32
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d02a      	beq.n	8003ca4 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	685a      	ldr	r2, [r3, #4]
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003c5c:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	4a1e      	ldr	r2, [pc, #120]	@ (8003cdc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003c64:	4293      	cmp	r3, r2
 8003c66:	d101      	bne.n	8003c6c <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8003c68:	4b1d      	ldr	r3, [pc, #116]	@ (8003ce0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003c6a:	e001      	b.n	8003c70 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8003c6c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003c70:	685a      	ldr	r2, [r3, #4]
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	4919      	ldr	r1, [pc, #100]	@ (8003cdc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003c78:	428b      	cmp	r3, r1
 8003c7a:	d101      	bne.n	8003c80 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8003c7c:	4b18      	ldr	r3, [pc, #96]	@ (8003ce0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003c7e:	e001      	b.n	8003c84 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8003c80:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003c84:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003c88:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	2201      	movs	r2, #1
 8003c8e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c96:	f043 0202 	orr.w	r2, r3, #2
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003c9e:	6878      	ldr	r0, [r7, #4]
 8003ca0:	f7ff fdfa 	bl	8003898 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8003ca4:	69bb      	ldr	r3, [r7, #24]
 8003ca6:	f003 0308 	and.w	r3, r3, #8
 8003caa:	2b08      	cmp	r3, #8
 8003cac:	d136      	bne.n	8003d1c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 8003cae:	693b      	ldr	r3, [r7, #16]
 8003cb0:	f003 0320 	and.w	r3, r3, #32
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d031      	beq.n	8003d1c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	4a07      	ldr	r2, [pc, #28]	@ (8003cdc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003cbe:	4293      	cmp	r3, r2
 8003cc0:	d101      	bne.n	8003cc6 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8003cc2:	4b07      	ldr	r3, [pc, #28]	@ (8003ce0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003cc4:	e001      	b.n	8003cca <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8003cc6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003cca:	685a      	ldr	r2, [r3, #4]
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	4902      	ldr	r1, [pc, #8]	@ (8003cdc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003cd2:	428b      	cmp	r3, r1
 8003cd4:	d106      	bne.n	8003ce4 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 8003cd6:	4b02      	ldr	r3, [pc, #8]	@ (8003ce0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003cd8:	e006      	b.n	8003ce8 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 8003cda:	bf00      	nop
 8003cdc:	40003800 	.word	0x40003800
 8003ce0:	40003400 	.word	0x40003400
 8003ce4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003ce8:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003cec:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	685a      	ldr	r2, [r3, #4]
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003cfc:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	2201      	movs	r2, #1
 8003d02:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d0a:	f043 0204 	orr.w	r2, r3, #4
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003d12:	6878      	ldr	r0, [r7, #4]
 8003d14:	f7ff fdc0 	bl	8003898 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003d18:	e000      	b.n	8003d1c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003d1a:	bf00      	nop
}
 8003d1c:	bf00      	nop
 8003d1e:	3720      	adds	r7, #32
 8003d20:	46bd      	mov	sp, r7
 8003d22:	bd80      	pop	{r7, pc}

08003d24 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003d24:	b480      	push	{r7}
 8003d26:	b083      	sub	sp, #12
 8003d28:	af00      	add	r7, sp, #0
 8003d2a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8003d2c:	bf00      	nop
 8003d2e:	370c      	adds	r7, #12
 8003d30:	46bd      	mov	sp, r7
 8003d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d36:	4770      	bx	lr

08003d38 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8003d38:	b580      	push	{r7, lr}
 8003d3a:	b082      	sub	sp, #8
 8003d3c:	af00      	add	r7, sp, #0
 8003d3e:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d44:	1c99      	adds	r1, r3, #2
 8003d46:	687a      	ldr	r2, [r7, #4]
 8003d48:	6251      	str	r1, [r2, #36]	@ 0x24
 8003d4a:	881a      	ldrh	r2, [r3, #0]
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d56:	b29b      	uxth	r3, r3
 8003d58:	3b01      	subs	r3, #1
 8003d5a:	b29a      	uxth	r2, r3
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d64:	b29b      	uxth	r3, r3
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d113      	bne.n	8003d92 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	685a      	ldr	r2, [r3, #4]
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003d78:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003d7e:	b29b      	uxth	r3, r3
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d106      	bne.n	8003d92 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	2201      	movs	r2, #1
 8003d88:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003d8c:	6878      	ldr	r0, [r7, #4]
 8003d8e:	f7ff ffc9 	bl	8003d24 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003d92:	bf00      	nop
 8003d94:	3708      	adds	r7, #8
 8003d96:	46bd      	mov	sp, r7
 8003d98:	bd80      	pop	{r7, pc}
	...

08003d9c <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8003d9c:	b580      	push	{r7, lr}
 8003d9e:	b082      	sub	sp, #8
 8003da0:	af00      	add	r7, sp, #0
 8003da2:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003da8:	1c99      	adds	r1, r3, #2
 8003daa:	687a      	ldr	r2, [r7, #4]
 8003dac:	6251      	str	r1, [r2, #36]	@ 0x24
 8003dae:	8819      	ldrh	r1, [r3, #0]
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	4a1d      	ldr	r2, [pc, #116]	@ (8003e2c <I2SEx_TxISR_I2SExt+0x90>)
 8003db6:	4293      	cmp	r3, r2
 8003db8:	d101      	bne.n	8003dbe <I2SEx_TxISR_I2SExt+0x22>
 8003dba:	4b1d      	ldr	r3, [pc, #116]	@ (8003e30 <I2SEx_TxISR_I2SExt+0x94>)
 8003dbc:	e001      	b.n	8003dc2 <I2SEx_TxISR_I2SExt+0x26>
 8003dbe:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003dc2:	460a      	mov	r2, r1
 8003dc4:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003dca:	b29b      	uxth	r3, r3
 8003dcc:	3b01      	subs	r3, #1
 8003dce:	b29a      	uxth	r2, r3
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003dd8:	b29b      	uxth	r3, r3
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d121      	bne.n	8003e22 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	4a12      	ldr	r2, [pc, #72]	@ (8003e2c <I2SEx_TxISR_I2SExt+0x90>)
 8003de4:	4293      	cmp	r3, r2
 8003de6:	d101      	bne.n	8003dec <I2SEx_TxISR_I2SExt+0x50>
 8003de8:	4b11      	ldr	r3, [pc, #68]	@ (8003e30 <I2SEx_TxISR_I2SExt+0x94>)
 8003dea:	e001      	b.n	8003df0 <I2SEx_TxISR_I2SExt+0x54>
 8003dec:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003df0:	685a      	ldr	r2, [r3, #4]
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	490d      	ldr	r1, [pc, #52]	@ (8003e2c <I2SEx_TxISR_I2SExt+0x90>)
 8003df8:	428b      	cmp	r3, r1
 8003dfa:	d101      	bne.n	8003e00 <I2SEx_TxISR_I2SExt+0x64>
 8003dfc:	4b0c      	ldr	r3, [pc, #48]	@ (8003e30 <I2SEx_TxISR_I2SExt+0x94>)
 8003dfe:	e001      	b.n	8003e04 <I2SEx_TxISR_I2SExt+0x68>
 8003e00:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003e04:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003e08:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003e0e:	b29b      	uxth	r3, r3
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d106      	bne.n	8003e22 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	2201      	movs	r2, #1
 8003e18:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003e1c:	6878      	ldr	r0, [r7, #4]
 8003e1e:	f7ff ff81 	bl	8003d24 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003e22:	bf00      	nop
 8003e24:	3708      	adds	r7, #8
 8003e26:	46bd      	mov	sp, r7
 8003e28:	bd80      	pop	{r7, pc}
 8003e2a:	bf00      	nop
 8003e2c:	40003800 	.word	0x40003800
 8003e30:	40003400 	.word	0x40003400

08003e34 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8003e34:	b580      	push	{r7, lr}
 8003e36:	b082      	sub	sp, #8
 8003e38:	af00      	add	r7, sp, #0
 8003e3a:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	68d8      	ldr	r0, [r3, #12]
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e46:	1c99      	adds	r1, r3, #2
 8003e48:	687a      	ldr	r2, [r7, #4]
 8003e4a:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8003e4c:	b282      	uxth	r2, r0
 8003e4e:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003e54:	b29b      	uxth	r3, r3
 8003e56:	3b01      	subs	r3, #1
 8003e58:	b29a      	uxth	r2, r3
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003e62:	b29b      	uxth	r3, r3
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d113      	bne.n	8003e90 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	685a      	ldr	r2, [r3, #4]
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003e76:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e7c:	b29b      	uxth	r3, r3
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d106      	bne.n	8003e90 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	2201      	movs	r2, #1
 8003e86:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003e8a:	6878      	ldr	r0, [r7, #4]
 8003e8c:	f7ff ff4a 	bl	8003d24 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003e90:	bf00      	nop
 8003e92:	3708      	adds	r7, #8
 8003e94:	46bd      	mov	sp, r7
 8003e96:	bd80      	pop	{r7, pc}

08003e98 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8003e98:	b580      	push	{r7, lr}
 8003e9a:	b082      	sub	sp, #8
 8003e9c:	af00      	add	r7, sp, #0
 8003e9e:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	4a20      	ldr	r2, [pc, #128]	@ (8003f28 <I2SEx_RxISR_I2SExt+0x90>)
 8003ea6:	4293      	cmp	r3, r2
 8003ea8:	d101      	bne.n	8003eae <I2SEx_RxISR_I2SExt+0x16>
 8003eaa:	4b20      	ldr	r3, [pc, #128]	@ (8003f2c <I2SEx_RxISR_I2SExt+0x94>)
 8003eac:	e001      	b.n	8003eb2 <I2SEx_RxISR_I2SExt+0x1a>
 8003eae:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003eb2:	68d8      	ldr	r0, [r3, #12]
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003eb8:	1c99      	adds	r1, r3, #2
 8003eba:	687a      	ldr	r2, [r7, #4]
 8003ebc:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8003ebe:	b282      	uxth	r2, r0
 8003ec0:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003ec6:	b29b      	uxth	r3, r3
 8003ec8:	3b01      	subs	r3, #1
 8003eca:	b29a      	uxth	r2, r3
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003ed4:	b29b      	uxth	r3, r3
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d121      	bne.n	8003f1e <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	4a12      	ldr	r2, [pc, #72]	@ (8003f28 <I2SEx_RxISR_I2SExt+0x90>)
 8003ee0:	4293      	cmp	r3, r2
 8003ee2:	d101      	bne.n	8003ee8 <I2SEx_RxISR_I2SExt+0x50>
 8003ee4:	4b11      	ldr	r3, [pc, #68]	@ (8003f2c <I2SEx_RxISR_I2SExt+0x94>)
 8003ee6:	e001      	b.n	8003eec <I2SEx_RxISR_I2SExt+0x54>
 8003ee8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003eec:	685a      	ldr	r2, [r3, #4]
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	490d      	ldr	r1, [pc, #52]	@ (8003f28 <I2SEx_RxISR_I2SExt+0x90>)
 8003ef4:	428b      	cmp	r3, r1
 8003ef6:	d101      	bne.n	8003efc <I2SEx_RxISR_I2SExt+0x64>
 8003ef8:	4b0c      	ldr	r3, [pc, #48]	@ (8003f2c <I2SEx_RxISR_I2SExt+0x94>)
 8003efa:	e001      	b.n	8003f00 <I2SEx_RxISR_I2SExt+0x68>
 8003efc:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003f00:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003f04:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f0a:	b29b      	uxth	r3, r3
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d106      	bne.n	8003f1e <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	2201      	movs	r2, #1
 8003f14:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003f18:	6878      	ldr	r0, [r7, #4]
 8003f1a:	f7ff ff03 	bl	8003d24 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003f1e:	bf00      	nop
 8003f20:	3708      	adds	r7, #8
 8003f22:	46bd      	mov	sp, r7
 8003f24:	bd80      	pop	{r7, pc}
 8003f26:	bf00      	nop
 8003f28:	40003800 	.word	0x40003800
 8003f2c:	40003400 	.word	0x40003400

08003f30 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003f30:	b480      	push	{r7}
 8003f32:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003f34:	4b03      	ldr	r3, [pc, #12]	@ (8003f44 <HAL_RCC_GetHCLKFreq+0x14>)
 8003f36:	681b      	ldr	r3, [r3, #0]
}
 8003f38:	4618      	mov	r0, r3
 8003f3a:	46bd      	mov	sp, r7
 8003f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f40:	4770      	bx	lr
 8003f42:	bf00      	nop
 8003f44:	20000000 	.word	0x20000000

08003f48 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003f48:	b580      	push	{r7, lr}
 8003f4a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003f4c:	f7ff fff0 	bl	8003f30 <HAL_RCC_GetHCLKFreq>
 8003f50:	4602      	mov	r2, r0
 8003f52:	4b05      	ldr	r3, [pc, #20]	@ (8003f68 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003f54:	689b      	ldr	r3, [r3, #8]
 8003f56:	0a9b      	lsrs	r3, r3, #10
 8003f58:	f003 0307 	and.w	r3, r3, #7
 8003f5c:	4903      	ldr	r1, [pc, #12]	@ (8003f6c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003f5e:	5ccb      	ldrb	r3, [r1, r3]
 8003f60:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003f64:	4618      	mov	r0, r3
 8003f66:	bd80      	pop	{r7, pc}
 8003f68:	40023800 	.word	0x40023800
 8003f6c:	08007514 	.word	0x08007514

08003f70 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003f70:	b580      	push	{r7, lr}
 8003f72:	b086      	sub	sp, #24
 8003f74:	af00      	add	r7, sp, #0
 8003f76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003f78:	2300      	movs	r3, #0
 8003f7a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8003f7c:	2300      	movs	r3, #0
 8003f7e:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	f003 0301 	and.w	r3, r3, #1
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d105      	bne.n	8003f98 <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d038      	beq.n	800400a <HAL_RCCEx_PeriphCLKConfig+0x9a>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003f98:	4b68      	ldr	r3, [pc, #416]	@ (800413c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003f9a:	2200      	movs	r2, #0
 8003f9c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003f9e:	f7fc fe63 	bl	8000c68 <HAL_GetTick>
 8003fa2:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003fa4:	e008      	b.n	8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003fa6:	f7fc fe5f 	bl	8000c68 <HAL_GetTick>
 8003faa:	4602      	mov	r2, r0
 8003fac:	697b      	ldr	r3, [r7, #20]
 8003fae:	1ad3      	subs	r3, r2, r3
 8003fb0:	2b02      	cmp	r3, #2
 8003fb2:	d901      	bls.n	8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003fb4:	2303      	movs	r3, #3
 8003fb6:	e0bd      	b.n	8004134 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003fb8:	4b61      	ldr	r3, [pc, #388]	@ (8004140 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d1f0      	bne.n	8003fa6 <HAL_RCCEx_PeriphCLKConfig+0x36>

#if defined(STM32F411xE)
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN,
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	685a      	ldr	r2, [r3, #4]
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	689b      	ldr	r3, [r3, #8]
 8003fcc:	019b      	lsls	r3, r3, #6
 8003fce:	431a      	orrs	r2, r3
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	68db      	ldr	r3, [r3, #12]
 8003fd4:	071b      	lsls	r3, r3, #28
 8003fd6:	495a      	ldr	r1, [pc, #360]	@ (8004140 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003fd8:	4313      	orrs	r3, r2
 8003fda:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003fde:	4b57      	ldr	r3, [pc, #348]	@ (800413c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003fe0:	2201      	movs	r2, #1
 8003fe2:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003fe4:	f7fc fe40 	bl	8000c68 <HAL_GetTick>
 8003fe8:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003fea:	e008      	b.n	8003ffe <HAL_RCCEx_PeriphCLKConfig+0x8e>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003fec:	f7fc fe3c 	bl	8000c68 <HAL_GetTick>
 8003ff0:	4602      	mov	r2, r0
 8003ff2:	697b      	ldr	r3, [r7, #20]
 8003ff4:	1ad3      	subs	r3, r2, r3
 8003ff6:	2b02      	cmp	r3, #2
 8003ff8:	d901      	bls.n	8003ffe <HAL_RCCEx_PeriphCLKConfig+0x8e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003ffa:	2303      	movs	r3, #3
 8003ffc:	e09a      	b.n	8004134 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003ffe:	4b50      	ldr	r3, [pc, #320]	@ (8004140 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004006:	2b00      	cmp	r3, #0
 8004008:	d0f0      	beq.n	8003fec <HAL_RCCEx_PeriphCLKConfig+0x7c>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	f003 0302 	and.w	r3, r3, #2
 8004012:	2b00      	cmp	r3, #0
 8004014:	f000 8083 	beq.w	800411e <HAL_RCCEx_PeriphCLKConfig+0x1ae>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004018:	2300      	movs	r3, #0
 800401a:	60fb      	str	r3, [r7, #12]
 800401c:	4b48      	ldr	r3, [pc, #288]	@ (8004140 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800401e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004020:	4a47      	ldr	r2, [pc, #284]	@ (8004140 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004022:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004026:	6413      	str	r3, [r2, #64]	@ 0x40
 8004028:	4b45      	ldr	r3, [pc, #276]	@ (8004140 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800402a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800402c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004030:	60fb      	str	r3, [r7, #12]
 8004032:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8004034:	4b43      	ldr	r3, [pc, #268]	@ (8004144 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	4a42      	ldr	r2, [pc, #264]	@ (8004144 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800403a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800403e:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004040:	f7fc fe12 	bl	8000c68 <HAL_GetTick>
 8004044:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8004046:	e008      	b.n	800405a <HAL_RCCEx_PeriphCLKConfig+0xea>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004048:	f7fc fe0e 	bl	8000c68 <HAL_GetTick>
 800404c:	4602      	mov	r2, r0
 800404e:	697b      	ldr	r3, [r7, #20]
 8004050:	1ad3      	subs	r3, r2, r3
 8004052:	2b02      	cmp	r3, #2
 8004054:	d901      	bls.n	800405a <HAL_RCCEx_PeriphCLKConfig+0xea>
      {
        return HAL_TIMEOUT;
 8004056:	2303      	movs	r3, #3
 8004058:	e06c      	b.n	8004134 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 800405a:	4b3a      	ldr	r3, [pc, #232]	@ (8004144 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004062:	2b00      	cmp	r3, #0
 8004064:	d0f0      	beq.n	8004048 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004066:	4b36      	ldr	r3, [pc, #216]	@ (8004140 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004068:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800406a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800406e:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004070:	693b      	ldr	r3, [r7, #16]
 8004072:	2b00      	cmp	r3, #0
 8004074:	d02f      	beq.n	80040d6 <HAL_RCCEx_PeriphCLKConfig+0x166>
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	691b      	ldr	r3, [r3, #16]
 800407a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800407e:	693a      	ldr	r2, [r7, #16]
 8004080:	429a      	cmp	r2, r3
 8004082:	d028      	beq.n	80040d6 <HAL_RCCEx_PeriphCLKConfig+0x166>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004084:	4b2e      	ldr	r3, [pc, #184]	@ (8004140 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004086:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004088:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800408c:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800408e:	4b2e      	ldr	r3, [pc, #184]	@ (8004148 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8004090:	2201      	movs	r2, #1
 8004092:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004094:	4b2c      	ldr	r3, [pc, #176]	@ (8004148 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8004096:	2200      	movs	r2, #0
 8004098:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800409a:	4a29      	ldr	r2, [pc, #164]	@ (8004140 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800409c:	693b      	ldr	r3, [r7, #16]
 800409e:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80040a0:	4b27      	ldr	r3, [pc, #156]	@ (8004140 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80040a2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80040a4:	f003 0301 	and.w	r3, r3, #1
 80040a8:	2b01      	cmp	r3, #1
 80040aa:	d114      	bne.n	80040d6 <HAL_RCCEx_PeriphCLKConfig+0x166>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80040ac:	f7fc fddc 	bl	8000c68 <HAL_GetTick>
 80040b0:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80040b2:	e00a      	b.n	80040ca <HAL_RCCEx_PeriphCLKConfig+0x15a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80040b4:	f7fc fdd8 	bl	8000c68 <HAL_GetTick>
 80040b8:	4602      	mov	r2, r0
 80040ba:	697b      	ldr	r3, [r7, #20]
 80040bc:	1ad3      	subs	r3, r2, r3
 80040be:	f241 3288 	movw	r2, #5000	@ 0x1388
 80040c2:	4293      	cmp	r3, r2
 80040c4:	d901      	bls.n	80040ca <HAL_RCCEx_PeriphCLKConfig+0x15a>
          {
            return HAL_TIMEOUT;
 80040c6:	2303      	movs	r3, #3
 80040c8:	e034      	b.n	8004134 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80040ca:	4b1d      	ldr	r3, [pc, #116]	@ (8004140 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80040cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80040ce:	f003 0302 	and.w	r3, r3, #2
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d0ee      	beq.n	80040b4 <HAL_RCCEx_PeriphCLKConfig+0x144>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	691b      	ldr	r3, [r3, #16]
 80040da:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80040de:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80040e2:	d10d      	bne.n	8004100 <HAL_RCCEx_PeriphCLKConfig+0x190>
 80040e4:	4b16      	ldr	r3, [pc, #88]	@ (8004140 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80040e6:	689b      	ldr	r3, [r3, #8]
 80040e8:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	691b      	ldr	r3, [r3, #16]
 80040f0:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80040f4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80040f8:	4911      	ldr	r1, [pc, #68]	@ (8004140 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80040fa:	4313      	orrs	r3, r2
 80040fc:	608b      	str	r3, [r1, #8]
 80040fe:	e005      	b.n	800410c <HAL_RCCEx_PeriphCLKConfig+0x19c>
 8004100:	4b0f      	ldr	r3, [pc, #60]	@ (8004140 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004102:	689b      	ldr	r3, [r3, #8]
 8004104:	4a0e      	ldr	r2, [pc, #56]	@ (8004140 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004106:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 800410a:	6093      	str	r3, [r2, #8]
 800410c:	4b0c      	ldr	r3, [pc, #48]	@ (8004140 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800410e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	691b      	ldr	r3, [r3, #16]
 8004114:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004118:	4909      	ldr	r1, [pc, #36]	@ (8004140 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800411a:	4313      	orrs	r3, r2
 800411c:	670b      	str	r3, [r1, #112]	@ 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	f003 0308 	and.w	r3, r3, #8
 8004126:	2b00      	cmp	r3, #0
 8004128:	d003      	beq.n	8004132 <HAL_RCCEx_PeriphCLKConfig+0x1c2>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	7d1a      	ldrb	r2, [r3, #20]
 800412e:	4b07      	ldr	r3, [pc, #28]	@ (800414c <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 8004130:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8004132:	2300      	movs	r3, #0
}
 8004134:	4618      	mov	r0, r3
 8004136:	3718      	adds	r7, #24
 8004138:	46bd      	mov	sp, r7
 800413a:	bd80      	pop	{r7, pc}
 800413c:	42470068 	.word	0x42470068
 8004140:	40023800 	.word	0x40023800
 8004144:	40007000 	.word	0x40007000
 8004148:	42470e40 	.word	0x42470e40
 800414c:	424711e0 	.word	0x424711e0

08004150 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004150:	b480      	push	{r7}
 8004152:	b087      	sub	sp, #28
 8004154:	af00      	add	r7, sp, #0
 8004156:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8004158:	2300      	movs	r3, #0
 800415a:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 800415c:	2300      	movs	r3, #0
 800415e:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8004160:	2300      	movs	r3, #0
 8004162:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8004164:	2300      	movs	r3, #0
 8004166:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	2b01      	cmp	r3, #1
 800416c:	d141      	bne.n	80041f2 <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 800416e:	4b25      	ldr	r3, [pc, #148]	@ (8004204 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8004170:	689b      	ldr	r3, [r3, #8]
 8004172:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004176:	60fb      	str	r3, [r7, #12]
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	2b00      	cmp	r3, #0
 800417c:	d006      	beq.n	800418c <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004184:	d131      	bne.n	80041ea <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8004186:	4b20      	ldr	r3, [pc, #128]	@ (8004208 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8004188:	617b      	str	r3, [r7, #20]
          break;
 800418a:	e031      	b.n	80041f0 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
        case RCC_I2SCLKSOURCE_PLLI2S:
        {
#if defined(STM32F411xE)
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800418c:	4b1d      	ldr	r3, [pc, #116]	@ (8004204 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 800418e:	685b      	ldr	r3, [r3, #4]
 8004190:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004194:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004198:	d109      	bne.n	80041ae <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 800419a:	4b1a      	ldr	r3, [pc, #104]	@ (8004204 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 800419c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80041a0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80041a4:	4a19      	ldr	r2, [pc, #100]	@ (800420c <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 80041a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80041aa:	613b      	str	r3, [r7, #16]
 80041ac:	e008      	b.n	80041c0 <HAL_RCCEx_GetPeriphCLKFreq+0x70>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 80041ae:	4b15      	ldr	r3, [pc, #84]	@ (8004204 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 80041b0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80041b4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80041b8:	4a15      	ldr	r2, [pc, #84]	@ (8004210 <HAL_RCCEx_GetPeriphCLKFreq+0xc0>)
 80041ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80041be:	613b      	str	r3, [r7, #16]
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 80041c0:	4b10      	ldr	r3, [pc, #64]	@ (8004204 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 80041c2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80041c6:	099b      	lsrs	r3, r3, #6
 80041c8:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80041cc:	693b      	ldr	r3, [r7, #16]
 80041ce:	fb02 f303 	mul.w	r3, r2, r3
 80041d2:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 80041d4:	4b0b      	ldr	r3, [pc, #44]	@ (8004204 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 80041d6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80041da:	0f1b      	lsrs	r3, r3, #28
 80041dc:	f003 0307 	and.w	r3, r3, #7
 80041e0:	68ba      	ldr	r2, [r7, #8]
 80041e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80041e6:	617b      	str	r3, [r7, #20]
          break;
 80041e8:	e002      	b.n	80041f0 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 80041ea:	2300      	movs	r3, #0
 80041ec:	617b      	str	r3, [r7, #20]
          break;
 80041ee:	bf00      	nop
        }
      }
      break;
 80041f0:	e000      	b.n	80041f4 <HAL_RCCEx_GetPeriphCLKFreq+0xa4>
    }
    default:
    {
      break;
 80041f2:	bf00      	nop
    }
  }
  return frequency;
 80041f4:	697b      	ldr	r3, [r7, #20]
}
 80041f6:	4618      	mov	r0, r3
 80041f8:	371c      	adds	r7, #28
 80041fa:	46bd      	mov	sp, r7
 80041fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004200:	4770      	bx	lr
 8004202:	bf00      	nop
 8004204:	40023800 	.word	0x40023800
 8004208:	00bb8000 	.word	0x00bb8000
 800420c:	007a1200 	.word	0x007a1200
 8004210:	00f42400 	.word	0x00f42400

08004214 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004214:	b580      	push	{r7, lr}
 8004216:	b082      	sub	sp, #8
 8004218:	af00      	add	r7, sp, #0
 800421a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	2b00      	cmp	r3, #0
 8004220:	d101      	bne.n	8004226 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004222:	2301      	movs	r3, #1
 8004224:	e07b      	b.n	800431e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800422a:	2b00      	cmp	r3, #0
 800422c:	d108      	bne.n	8004240 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	685b      	ldr	r3, [r3, #4]
 8004232:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004236:	d009      	beq.n	800424c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	2200      	movs	r2, #0
 800423c:	61da      	str	r2, [r3, #28]
 800423e:	e005      	b.n	800424c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	2200      	movs	r2, #0
 8004244:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	2200      	movs	r2, #0
 800424a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	2200      	movs	r2, #0
 8004250:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004258:	b2db      	uxtb	r3, r3
 800425a:	2b00      	cmp	r3, #0
 800425c:	d106      	bne.n	800426c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	2200      	movs	r2, #0
 8004262:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004266:	6878      	ldr	r0, [r7, #4]
 8004268:	f7fc fb74 	bl	8000954 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	2202      	movs	r2, #2
 8004270:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	681a      	ldr	r2, [r3, #0]
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004282:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	685b      	ldr	r3, [r3, #4]
 8004288:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	689b      	ldr	r3, [r3, #8]
 8004290:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004294:	431a      	orrs	r2, r3
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	68db      	ldr	r3, [r3, #12]
 800429a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800429e:	431a      	orrs	r2, r3
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	691b      	ldr	r3, [r3, #16]
 80042a4:	f003 0302 	and.w	r3, r3, #2
 80042a8:	431a      	orrs	r2, r3
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	695b      	ldr	r3, [r3, #20]
 80042ae:	f003 0301 	and.w	r3, r3, #1
 80042b2:	431a      	orrs	r2, r3
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	699b      	ldr	r3, [r3, #24]
 80042b8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80042bc:	431a      	orrs	r2, r3
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	69db      	ldr	r3, [r3, #28]
 80042c2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80042c6:	431a      	orrs	r2, r3
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	6a1b      	ldr	r3, [r3, #32]
 80042cc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80042d0:	ea42 0103 	orr.w	r1, r2, r3
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042d8:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	430a      	orrs	r2, r1
 80042e2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	699b      	ldr	r3, [r3, #24]
 80042e8:	0c1b      	lsrs	r3, r3, #16
 80042ea:	f003 0104 	and.w	r1, r3, #4
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042f2:	f003 0210 	and.w	r2, r3, #16
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	430a      	orrs	r2, r1
 80042fc:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	69da      	ldr	r2, [r3, #28]
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800430c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	2200      	movs	r2, #0
 8004312:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	2201      	movs	r2, #1
 8004318:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800431c:	2300      	movs	r3, #0
}
 800431e:	4618      	mov	r0, r3
 8004320:	3708      	adds	r7, #8
 8004322:	46bd      	mov	sp, r7
 8004324:	bd80      	pop	{r7, pc}

08004326 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004326:	b580      	push	{r7, lr}
 8004328:	b082      	sub	sp, #8
 800432a:	af00      	add	r7, sp, #0
 800432c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	2b00      	cmp	r3, #0
 8004332:	d101      	bne.n	8004338 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004334:	2301      	movs	r3, #1
 8004336:	e041      	b.n	80043bc <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800433e:	b2db      	uxtb	r3, r3
 8004340:	2b00      	cmp	r3, #0
 8004342:	d106      	bne.n	8004352 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	2200      	movs	r2, #0
 8004348:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800434c:	6878      	ldr	r0, [r7, #4]
 800434e:	f7fc fb49 	bl	80009e4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	2202      	movs	r2, #2
 8004356:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681a      	ldr	r2, [r3, #0]
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	3304      	adds	r3, #4
 8004362:	4619      	mov	r1, r3
 8004364:	4610      	mov	r0, r2
 8004366:	f000 fa79 	bl	800485c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	2201      	movs	r2, #1
 800436e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	2201      	movs	r2, #1
 8004376:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	2201      	movs	r2, #1
 800437e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	2201      	movs	r2, #1
 8004386:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	2201      	movs	r2, #1
 800438e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	2201      	movs	r2, #1
 8004396:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	2201      	movs	r2, #1
 800439e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	2201      	movs	r2, #1
 80043a6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	2201      	movs	r2, #1
 80043ae:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	2201      	movs	r2, #1
 80043b6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80043ba:	2300      	movs	r3, #0
}
 80043bc:	4618      	mov	r0, r3
 80043be:	3708      	adds	r7, #8
 80043c0:	46bd      	mov	sp, r7
 80043c2:	bd80      	pop	{r7, pc}

080043c4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80043c4:	b480      	push	{r7}
 80043c6:	b085      	sub	sp, #20
 80043c8:	af00      	add	r7, sp, #0
 80043ca:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80043d2:	b2db      	uxtb	r3, r3
 80043d4:	2b01      	cmp	r3, #1
 80043d6:	d001      	beq.n	80043dc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80043d8:	2301      	movs	r3, #1
 80043da:	e044      	b.n	8004466 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	2202      	movs	r2, #2
 80043e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	68da      	ldr	r2, [r3, #12]
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	f042 0201 	orr.w	r2, r2, #1
 80043f2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	4a1e      	ldr	r2, [pc, #120]	@ (8004474 <HAL_TIM_Base_Start_IT+0xb0>)
 80043fa:	4293      	cmp	r3, r2
 80043fc:	d018      	beq.n	8004430 <HAL_TIM_Base_Start_IT+0x6c>
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004406:	d013      	beq.n	8004430 <HAL_TIM_Base_Start_IT+0x6c>
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	4a1a      	ldr	r2, [pc, #104]	@ (8004478 <HAL_TIM_Base_Start_IT+0xb4>)
 800440e:	4293      	cmp	r3, r2
 8004410:	d00e      	beq.n	8004430 <HAL_TIM_Base_Start_IT+0x6c>
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	4a19      	ldr	r2, [pc, #100]	@ (800447c <HAL_TIM_Base_Start_IT+0xb8>)
 8004418:	4293      	cmp	r3, r2
 800441a:	d009      	beq.n	8004430 <HAL_TIM_Base_Start_IT+0x6c>
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	4a17      	ldr	r2, [pc, #92]	@ (8004480 <HAL_TIM_Base_Start_IT+0xbc>)
 8004422:	4293      	cmp	r3, r2
 8004424:	d004      	beq.n	8004430 <HAL_TIM_Base_Start_IT+0x6c>
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	4a16      	ldr	r2, [pc, #88]	@ (8004484 <HAL_TIM_Base_Start_IT+0xc0>)
 800442c:	4293      	cmp	r3, r2
 800442e:	d111      	bne.n	8004454 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	689b      	ldr	r3, [r3, #8]
 8004436:	f003 0307 	and.w	r3, r3, #7
 800443a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	2b06      	cmp	r3, #6
 8004440:	d010      	beq.n	8004464 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	681a      	ldr	r2, [r3, #0]
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	f042 0201 	orr.w	r2, r2, #1
 8004450:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004452:	e007      	b.n	8004464 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	681a      	ldr	r2, [r3, #0]
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	f042 0201 	orr.w	r2, r2, #1
 8004462:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004464:	2300      	movs	r3, #0
}
 8004466:	4618      	mov	r0, r3
 8004468:	3714      	adds	r7, #20
 800446a:	46bd      	mov	sp, r7
 800446c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004470:	4770      	bx	lr
 8004472:	bf00      	nop
 8004474:	40010000 	.word	0x40010000
 8004478:	40000400 	.word	0x40000400
 800447c:	40000800 	.word	0x40000800
 8004480:	40000c00 	.word	0x40000c00
 8004484:	40014000 	.word	0x40014000

08004488 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004488:	b580      	push	{r7, lr}
 800448a:	b084      	sub	sp, #16
 800448c:	af00      	add	r7, sp, #0
 800448e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	68db      	ldr	r3, [r3, #12]
 8004496:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	691b      	ldr	r3, [r3, #16]
 800449e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80044a0:	68bb      	ldr	r3, [r7, #8]
 80044a2:	f003 0302 	and.w	r3, r3, #2
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d020      	beq.n	80044ec <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	f003 0302 	and.w	r3, r3, #2
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d01b      	beq.n	80044ec <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	f06f 0202 	mvn.w	r2, #2
 80044bc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	2201      	movs	r2, #1
 80044c2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	699b      	ldr	r3, [r3, #24]
 80044ca:	f003 0303 	and.w	r3, r3, #3
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d003      	beq.n	80044da <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80044d2:	6878      	ldr	r0, [r7, #4]
 80044d4:	f000 f9a3 	bl	800481e <HAL_TIM_IC_CaptureCallback>
 80044d8:	e005      	b.n	80044e6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80044da:	6878      	ldr	r0, [r7, #4]
 80044dc:	f000 f995 	bl	800480a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80044e0:	6878      	ldr	r0, [r7, #4]
 80044e2:	f000 f9a6 	bl	8004832 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	2200      	movs	r2, #0
 80044ea:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80044ec:	68bb      	ldr	r3, [r7, #8]
 80044ee:	f003 0304 	and.w	r3, r3, #4
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d020      	beq.n	8004538 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	f003 0304 	and.w	r3, r3, #4
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d01b      	beq.n	8004538 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	f06f 0204 	mvn.w	r2, #4
 8004508:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	2202      	movs	r2, #2
 800450e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	699b      	ldr	r3, [r3, #24]
 8004516:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800451a:	2b00      	cmp	r3, #0
 800451c:	d003      	beq.n	8004526 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800451e:	6878      	ldr	r0, [r7, #4]
 8004520:	f000 f97d 	bl	800481e <HAL_TIM_IC_CaptureCallback>
 8004524:	e005      	b.n	8004532 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004526:	6878      	ldr	r0, [r7, #4]
 8004528:	f000 f96f 	bl	800480a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800452c:	6878      	ldr	r0, [r7, #4]
 800452e:	f000 f980 	bl	8004832 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	2200      	movs	r2, #0
 8004536:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004538:	68bb      	ldr	r3, [r7, #8]
 800453a:	f003 0308 	and.w	r3, r3, #8
 800453e:	2b00      	cmp	r3, #0
 8004540:	d020      	beq.n	8004584 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	f003 0308 	and.w	r3, r3, #8
 8004548:	2b00      	cmp	r3, #0
 800454a:	d01b      	beq.n	8004584 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	f06f 0208 	mvn.w	r2, #8
 8004554:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	2204      	movs	r2, #4
 800455a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	69db      	ldr	r3, [r3, #28]
 8004562:	f003 0303 	and.w	r3, r3, #3
 8004566:	2b00      	cmp	r3, #0
 8004568:	d003      	beq.n	8004572 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800456a:	6878      	ldr	r0, [r7, #4]
 800456c:	f000 f957 	bl	800481e <HAL_TIM_IC_CaptureCallback>
 8004570:	e005      	b.n	800457e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004572:	6878      	ldr	r0, [r7, #4]
 8004574:	f000 f949 	bl	800480a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004578:	6878      	ldr	r0, [r7, #4]
 800457a:	f000 f95a 	bl	8004832 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	2200      	movs	r2, #0
 8004582:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004584:	68bb      	ldr	r3, [r7, #8]
 8004586:	f003 0310 	and.w	r3, r3, #16
 800458a:	2b00      	cmp	r3, #0
 800458c:	d020      	beq.n	80045d0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	f003 0310 	and.w	r3, r3, #16
 8004594:	2b00      	cmp	r3, #0
 8004596:	d01b      	beq.n	80045d0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	f06f 0210 	mvn.w	r2, #16
 80045a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	2208      	movs	r2, #8
 80045a6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	69db      	ldr	r3, [r3, #28]
 80045ae:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d003      	beq.n	80045be <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80045b6:	6878      	ldr	r0, [r7, #4]
 80045b8:	f000 f931 	bl	800481e <HAL_TIM_IC_CaptureCallback>
 80045bc:	e005      	b.n	80045ca <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80045be:	6878      	ldr	r0, [r7, #4]
 80045c0:	f000 f923 	bl	800480a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80045c4:	6878      	ldr	r0, [r7, #4]
 80045c6:	f000 f934 	bl	8004832 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	2200      	movs	r2, #0
 80045ce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80045d0:	68bb      	ldr	r3, [r7, #8]
 80045d2:	f003 0301 	and.w	r3, r3, #1
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d00c      	beq.n	80045f4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	f003 0301 	and.w	r3, r3, #1
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d007      	beq.n	80045f4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	f06f 0201 	mvn.w	r2, #1
 80045ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80045ee:	6878      	ldr	r0, [r7, #4]
 80045f0:	f000 f901 	bl	80047f6 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80045f4:	68bb      	ldr	r3, [r7, #8]
 80045f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d00c      	beq.n	8004618 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004604:	2b00      	cmp	r3, #0
 8004606:	d007      	beq.n	8004618 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004610:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004612:	6878      	ldr	r0, [r7, #4]
 8004614:	f000 fac0 	bl	8004b98 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004618:	68bb      	ldr	r3, [r7, #8]
 800461a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800461e:	2b00      	cmp	r3, #0
 8004620:	d00c      	beq.n	800463c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004628:	2b00      	cmp	r3, #0
 800462a:	d007      	beq.n	800463c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004634:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004636:	6878      	ldr	r0, [r7, #4]
 8004638:	f000 f905 	bl	8004846 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800463c:	68bb      	ldr	r3, [r7, #8]
 800463e:	f003 0320 	and.w	r3, r3, #32
 8004642:	2b00      	cmp	r3, #0
 8004644:	d00c      	beq.n	8004660 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	f003 0320 	and.w	r3, r3, #32
 800464c:	2b00      	cmp	r3, #0
 800464e:	d007      	beq.n	8004660 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	f06f 0220 	mvn.w	r2, #32
 8004658:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800465a:	6878      	ldr	r0, [r7, #4]
 800465c:	f000 fa92 	bl	8004b84 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004660:	bf00      	nop
 8004662:	3710      	adds	r7, #16
 8004664:	46bd      	mov	sp, r7
 8004666:	bd80      	pop	{r7, pc}

08004668 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004668:	b580      	push	{r7, lr}
 800466a:	b084      	sub	sp, #16
 800466c:	af00      	add	r7, sp, #0
 800466e:	6078      	str	r0, [r7, #4]
 8004670:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004672:	2300      	movs	r3, #0
 8004674:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800467c:	2b01      	cmp	r3, #1
 800467e:	d101      	bne.n	8004684 <HAL_TIM_ConfigClockSource+0x1c>
 8004680:	2302      	movs	r3, #2
 8004682:	e0b4      	b.n	80047ee <HAL_TIM_ConfigClockSource+0x186>
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	2201      	movs	r2, #1
 8004688:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	2202      	movs	r2, #2
 8004690:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	689b      	ldr	r3, [r3, #8]
 800469a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800469c:	68bb      	ldr	r3, [r7, #8]
 800469e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80046a2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80046a4:	68bb      	ldr	r3, [r7, #8]
 80046a6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80046aa:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	68ba      	ldr	r2, [r7, #8]
 80046b2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80046b4:	683b      	ldr	r3, [r7, #0]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80046bc:	d03e      	beq.n	800473c <HAL_TIM_ConfigClockSource+0xd4>
 80046be:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80046c2:	f200 8087 	bhi.w	80047d4 <HAL_TIM_ConfigClockSource+0x16c>
 80046c6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80046ca:	f000 8086 	beq.w	80047da <HAL_TIM_ConfigClockSource+0x172>
 80046ce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80046d2:	d87f      	bhi.n	80047d4 <HAL_TIM_ConfigClockSource+0x16c>
 80046d4:	2b70      	cmp	r3, #112	@ 0x70
 80046d6:	d01a      	beq.n	800470e <HAL_TIM_ConfigClockSource+0xa6>
 80046d8:	2b70      	cmp	r3, #112	@ 0x70
 80046da:	d87b      	bhi.n	80047d4 <HAL_TIM_ConfigClockSource+0x16c>
 80046dc:	2b60      	cmp	r3, #96	@ 0x60
 80046de:	d050      	beq.n	8004782 <HAL_TIM_ConfigClockSource+0x11a>
 80046e0:	2b60      	cmp	r3, #96	@ 0x60
 80046e2:	d877      	bhi.n	80047d4 <HAL_TIM_ConfigClockSource+0x16c>
 80046e4:	2b50      	cmp	r3, #80	@ 0x50
 80046e6:	d03c      	beq.n	8004762 <HAL_TIM_ConfigClockSource+0xfa>
 80046e8:	2b50      	cmp	r3, #80	@ 0x50
 80046ea:	d873      	bhi.n	80047d4 <HAL_TIM_ConfigClockSource+0x16c>
 80046ec:	2b40      	cmp	r3, #64	@ 0x40
 80046ee:	d058      	beq.n	80047a2 <HAL_TIM_ConfigClockSource+0x13a>
 80046f0:	2b40      	cmp	r3, #64	@ 0x40
 80046f2:	d86f      	bhi.n	80047d4 <HAL_TIM_ConfigClockSource+0x16c>
 80046f4:	2b30      	cmp	r3, #48	@ 0x30
 80046f6:	d064      	beq.n	80047c2 <HAL_TIM_ConfigClockSource+0x15a>
 80046f8:	2b30      	cmp	r3, #48	@ 0x30
 80046fa:	d86b      	bhi.n	80047d4 <HAL_TIM_ConfigClockSource+0x16c>
 80046fc:	2b20      	cmp	r3, #32
 80046fe:	d060      	beq.n	80047c2 <HAL_TIM_ConfigClockSource+0x15a>
 8004700:	2b20      	cmp	r3, #32
 8004702:	d867      	bhi.n	80047d4 <HAL_TIM_ConfigClockSource+0x16c>
 8004704:	2b00      	cmp	r3, #0
 8004706:	d05c      	beq.n	80047c2 <HAL_TIM_ConfigClockSource+0x15a>
 8004708:	2b10      	cmp	r3, #16
 800470a:	d05a      	beq.n	80047c2 <HAL_TIM_ConfigClockSource+0x15a>
 800470c:	e062      	b.n	80047d4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004712:	683b      	ldr	r3, [r7, #0]
 8004714:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004716:	683b      	ldr	r3, [r7, #0]
 8004718:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800471a:	683b      	ldr	r3, [r7, #0]
 800471c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800471e:	f000 f9a3 	bl	8004a68 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	689b      	ldr	r3, [r3, #8]
 8004728:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800472a:	68bb      	ldr	r3, [r7, #8]
 800472c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004730:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	68ba      	ldr	r2, [r7, #8]
 8004738:	609a      	str	r2, [r3, #8]
      break;
 800473a:	e04f      	b.n	80047dc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004740:	683b      	ldr	r3, [r7, #0]
 8004742:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004744:	683b      	ldr	r3, [r7, #0]
 8004746:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004748:	683b      	ldr	r3, [r7, #0]
 800474a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800474c:	f000 f98c 	bl	8004a68 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	689a      	ldr	r2, [r3, #8]
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800475e:	609a      	str	r2, [r3, #8]
      break;
 8004760:	e03c      	b.n	80047dc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004766:	683b      	ldr	r3, [r7, #0]
 8004768:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800476a:	683b      	ldr	r3, [r7, #0]
 800476c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800476e:	461a      	mov	r2, r3
 8004770:	f000 f900 	bl	8004974 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	2150      	movs	r1, #80	@ 0x50
 800477a:	4618      	mov	r0, r3
 800477c:	f000 f959 	bl	8004a32 <TIM_ITRx_SetConfig>
      break;
 8004780:	e02c      	b.n	80047dc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004786:	683b      	ldr	r3, [r7, #0]
 8004788:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800478a:	683b      	ldr	r3, [r7, #0]
 800478c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800478e:	461a      	mov	r2, r3
 8004790:	f000 f91f 	bl	80049d2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	2160      	movs	r1, #96	@ 0x60
 800479a:	4618      	mov	r0, r3
 800479c:	f000 f949 	bl	8004a32 <TIM_ITRx_SetConfig>
      break;
 80047a0:	e01c      	b.n	80047dc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80047a6:	683b      	ldr	r3, [r7, #0]
 80047a8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80047aa:	683b      	ldr	r3, [r7, #0]
 80047ac:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80047ae:	461a      	mov	r2, r3
 80047b0:	f000 f8e0 	bl	8004974 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	2140      	movs	r1, #64	@ 0x40
 80047ba:	4618      	mov	r0, r3
 80047bc:	f000 f939 	bl	8004a32 <TIM_ITRx_SetConfig>
      break;
 80047c0:	e00c      	b.n	80047dc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681a      	ldr	r2, [r3, #0]
 80047c6:	683b      	ldr	r3, [r7, #0]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	4619      	mov	r1, r3
 80047cc:	4610      	mov	r0, r2
 80047ce:	f000 f930 	bl	8004a32 <TIM_ITRx_SetConfig>
      break;
 80047d2:	e003      	b.n	80047dc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80047d4:	2301      	movs	r3, #1
 80047d6:	73fb      	strb	r3, [r7, #15]
      break;
 80047d8:	e000      	b.n	80047dc <HAL_TIM_ConfigClockSource+0x174>
      break;
 80047da:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	2201      	movs	r2, #1
 80047e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	2200      	movs	r2, #0
 80047e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80047ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80047ee:	4618      	mov	r0, r3
 80047f0:	3710      	adds	r7, #16
 80047f2:	46bd      	mov	sp, r7
 80047f4:	bd80      	pop	{r7, pc}

080047f6 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80047f6:	b480      	push	{r7}
 80047f8:	b083      	sub	sp, #12
 80047fa:	af00      	add	r7, sp, #0
 80047fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80047fe:	bf00      	nop
 8004800:	370c      	adds	r7, #12
 8004802:	46bd      	mov	sp, r7
 8004804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004808:	4770      	bx	lr

0800480a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800480a:	b480      	push	{r7}
 800480c:	b083      	sub	sp, #12
 800480e:	af00      	add	r7, sp, #0
 8004810:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004812:	bf00      	nop
 8004814:	370c      	adds	r7, #12
 8004816:	46bd      	mov	sp, r7
 8004818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800481c:	4770      	bx	lr

0800481e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800481e:	b480      	push	{r7}
 8004820:	b083      	sub	sp, #12
 8004822:	af00      	add	r7, sp, #0
 8004824:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004826:	bf00      	nop
 8004828:	370c      	adds	r7, #12
 800482a:	46bd      	mov	sp, r7
 800482c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004830:	4770      	bx	lr

08004832 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004832:	b480      	push	{r7}
 8004834:	b083      	sub	sp, #12
 8004836:	af00      	add	r7, sp, #0
 8004838:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800483a:	bf00      	nop
 800483c:	370c      	adds	r7, #12
 800483e:	46bd      	mov	sp, r7
 8004840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004844:	4770      	bx	lr

08004846 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004846:	b480      	push	{r7}
 8004848:	b083      	sub	sp, #12
 800484a:	af00      	add	r7, sp, #0
 800484c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800484e:	bf00      	nop
 8004850:	370c      	adds	r7, #12
 8004852:	46bd      	mov	sp, r7
 8004854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004858:	4770      	bx	lr
	...

0800485c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800485c:	b480      	push	{r7}
 800485e:	b085      	sub	sp, #20
 8004860:	af00      	add	r7, sp, #0
 8004862:	6078      	str	r0, [r7, #4]
 8004864:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	4a3a      	ldr	r2, [pc, #232]	@ (8004958 <TIM_Base_SetConfig+0xfc>)
 8004870:	4293      	cmp	r3, r2
 8004872:	d00f      	beq.n	8004894 <TIM_Base_SetConfig+0x38>
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800487a:	d00b      	beq.n	8004894 <TIM_Base_SetConfig+0x38>
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	4a37      	ldr	r2, [pc, #220]	@ (800495c <TIM_Base_SetConfig+0x100>)
 8004880:	4293      	cmp	r3, r2
 8004882:	d007      	beq.n	8004894 <TIM_Base_SetConfig+0x38>
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	4a36      	ldr	r2, [pc, #216]	@ (8004960 <TIM_Base_SetConfig+0x104>)
 8004888:	4293      	cmp	r3, r2
 800488a:	d003      	beq.n	8004894 <TIM_Base_SetConfig+0x38>
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	4a35      	ldr	r2, [pc, #212]	@ (8004964 <TIM_Base_SetConfig+0x108>)
 8004890:	4293      	cmp	r3, r2
 8004892:	d108      	bne.n	80048a6 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800489a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800489c:	683b      	ldr	r3, [r7, #0]
 800489e:	685b      	ldr	r3, [r3, #4]
 80048a0:	68fa      	ldr	r2, [r7, #12]
 80048a2:	4313      	orrs	r3, r2
 80048a4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	4a2b      	ldr	r2, [pc, #172]	@ (8004958 <TIM_Base_SetConfig+0xfc>)
 80048aa:	4293      	cmp	r3, r2
 80048ac:	d01b      	beq.n	80048e6 <TIM_Base_SetConfig+0x8a>
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80048b4:	d017      	beq.n	80048e6 <TIM_Base_SetConfig+0x8a>
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	4a28      	ldr	r2, [pc, #160]	@ (800495c <TIM_Base_SetConfig+0x100>)
 80048ba:	4293      	cmp	r3, r2
 80048bc:	d013      	beq.n	80048e6 <TIM_Base_SetConfig+0x8a>
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	4a27      	ldr	r2, [pc, #156]	@ (8004960 <TIM_Base_SetConfig+0x104>)
 80048c2:	4293      	cmp	r3, r2
 80048c4:	d00f      	beq.n	80048e6 <TIM_Base_SetConfig+0x8a>
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	4a26      	ldr	r2, [pc, #152]	@ (8004964 <TIM_Base_SetConfig+0x108>)
 80048ca:	4293      	cmp	r3, r2
 80048cc:	d00b      	beq.n	80048e6 <TIM_Base_SetConfig+0x8a>
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	4a25      	ldr	r2, [pc, #148]	@ (8004968 <TIM_Base_SetConfig+0x10c>)
 80048d2:	4293      	cmp	r3, r2
 80048d4:	d007      	beq.n	80048e6 <TIM_Base_SetConfig+0x8a>
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	4a24      	ldr	r2, [pc, #144]	@ (800496c <TIM_Base_SetConfig+0x110>)
 80048da:	4293      	cmp	r3, r2
 80048dc:	d003      	beq.n	80048e6 <TIM_Base_SetConfig+0x8a>
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	4a23      	ldr	r2, [pc, #140]	@ (8004970 <TIM_Base_SetConfig+0x114>)
 80048e2:	4293      	cmp	r3, r2
 80048e4:	d108      	bne.n	80048f8 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80048ec:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80048ee:	683b      	ldr	r3, [r7, #0]
 80048f0:	68db      	ldr	r3, [r3, #12]
 80048f2:	68fa      	ldr	r2, [r7, #12]
 80048f4:	4313      	orrs	r3, r2
 80048f6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80048fe:	683b      	ldr	r3, [r7, #0]
 8004900:	695b      	ldr	r3, [r3, #20]
 8004902:	4313      	orrs	r3, r2
 8004904:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	68fa      	ldr	r2, [r7, #12]
 800490a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800490c:	683b      	ldr	r3, [r7, #0]
 800490e:	689a      	ldr	r2, [r3, #8]
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004914:	683b      	ldr	r3, [r7, #0]
 8004916:	681a      	ldr	r2, [r3, #0]
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	4a0e      	ldr	r2, [pc, #56]	@ (8004958 <TIM_Base_SetConfig+0xfc>)
 8004920:	4293      	cmp	r3, r2
 8004922:	d103      	bne.n	800492c <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004924:	683b      	ldr	r3, [r7, #0]
 8004926:	691a      	ldr	r2, [r3, #16]
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	2201      	movs	r2, #1
 8004930:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	691b      	ldr	r3, [r3, #16]
 8004936:	f003 0301 	and.w	r3, r3, #1
 800493a:	2b01      	cmp	r3, #1
 800493c:	d105      	bne.n	800494a <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	691b      	ldr	r3, [r3, #16]
 8004942:	f023 0201 	bic.w	r2, r3, #1
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	611a      	str	r2, [r3, #16]
  }
}
 800494a:	bf00      	nop
 800494c:	3714      	adds	r7, #20
 800494e:	46bd      	mov	sp, r7
 8004950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004954:	4770      	bx	lr
 8004956:	bf00      	nop
 8004958:	40010000 	.word	0x40010000
 800495c:	40000400 	.word	0x40000400
 8004960:	40000800 	.word	0x40000800
 8004964:	40000c00 	.word	0x40000c00
 8004968:	40014000 	.word	0x40014000
 800496c:	40014400 	.word	0x40014400
 8004970:	40014800 	.word	0x40014800

08004974 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004974:	b480      	push	{r7}
 8004976:	b087      	sub	sp, #28
 8004978:	af00      	add	r7, sp, #0
 800497a:	60f8      	str	r0, [r7, #12]
 800497c:	60b9      	str	r1, [r7, #8]
 800497e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	6a1b      	ldr	r3, [r3, #32]
 8004984:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	6a1b      	ldr	r3, [r3, #32]
 800498a:	f023 0201 	bic.w	r2, r3, #1
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	699b      	ldr	r3, [r3, #24]
 8004996:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004998:	693b      	ldr	r3, [r7, #16]
 800499a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800499e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	011b      	lsls	r3, r3, #4
 80049a4:	693a      	ldr	r2, [r7, #16]
 80049a6:	4313      	orrs	r3, r2
 80049a8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80049aa:	697b      	ldr	r3, [r7, #20]
 80049ac:	f023 030a 	bic.w	r3, r3, #10
 80049b0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80049b2:	697a      	ldr	r2, [r7, #20]
 80049b4:	68bb      	ldr	r3, [r7, #8]
 80049b6:	4313      	orrs	r3, r2
 80049b8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	693a      	ldr	r2, [r7, #16]
 80049be:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	697a      	ldr	r2, [r7, #20]
 80049c4:	621a      	str	r2, [r3, #32]
}
 80049c6:	bf00      	nop
 80049c8:	371c      	adds	r7, #28
 80049ca:	46bd      	mov	sp, r7
 80049cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049d0:	4770      	bx	lr

080049d2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80049d2:	b480      	push	{r7}
 80049d4:	b087      	sub	sp, #28
 80049d6:	af00      	add	r7, sp, #0
 80049d8:	60f8      	str	r0, [r7, #12]
 80049da:	60b9      	str	r1, [r7, #8]
 80049dc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	6a1b      	ldr	r3, [r3, #32]
 80049e2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	6a1b      	ldr	r3, [r3, #32]
 80049e8:	f023 0210 	bic.w	r2, r3, #16
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	699b      	ldr	r3, [r3, #24]
 80049f4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80049f6:	693b      	ldr	r3, [r7, #16]
 80049f8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80049fc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	031b      	lsls	r3, r3, #12
 8004a02:	693a      	ldr	r2, [r7, #16]
 8004a04:	4313      	orrs	r3, r2
 8004a06:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004a08:	697b      	ldr	r3, [r7, #20]
 8004a0a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004a0e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004a10:	68bb      	ldr	r3, [r7, #8]
 8004a12:	011b      	lsls	r3, r3, #4
 8004a14:	697a      	ldr	r2, [r7, #20]
 8004a16:	4313      	orrs	r3, r2
 8004a18:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	693a      	ldr	r2, [r7, #16]
 8004a1e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	697a      	ldr	r2, [r7, #20]
 8004a24:	621a      	str	r2, [r3, #32]
}
 8004a26:	bf00      	nop
 8004a28:	371c      	adds	r7, #28
 8004a2a:	46bd      	mov	sp, r7
 8004a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a30:	4770      	bx	lr

08004a32 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004a32:	b480      	push	{r7}
 8004a34:	b085      	sub	sp, #20
 8004a36:	af00      	add	r7, sp, #0
 8004a38:	6078      	str	r0, [r7, #4]
 8004a3a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	689b      	ldr	r3, [r3, #8]
 8004a40:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004a48:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004a4a:	683a      	ldr	r2, [r7, #0]
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	4313      	orrs	r3, r2
 8004a50:	f043 0307 	orr.w	r3, r3, #7
 8004a54:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	68fa      	ldr	r2, [r7, #12]
 8004a5a:	609a      	str	r2, [r3, #8]
}
 8004a5c:	bf00      	nop
 8004a5e:	3714      	adds	r7, #20
 8004a60:	46bd      	mov	sp, r7
 8004a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a66:	4770      	bx	lr

08004a68 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004a68:	b480      	push	{r7}
 8004a6a:	b087      	sub	sp, #28
 8004a6c:	af00      	add	r7, sp, #0
 8004a6e:	60f8      	str	r0, [r7, #12]
 8004a70:	60b9      	str	r1, [r7, #8]
 8004a72:	607a      	str	r2, [r7, #4]
 8004a74:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	689b      	ldr	r3, [r3, #8]
 8004a7a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004a7c:	697b      	ldr	r3, [r7, #20]
 8004a7e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004a82:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004a84:	683b      	ldr	r3, [r7, #0]
 8004a86:	021a      	lsls	r2, r3, #8
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	431a      	orrs	r2, r3
 8004a8c:	68bb      	ldr	r3, [r7, #8]
 8004a8e:	4313      	orrs	r3, r2
 8004a90:	697a      	ldr	r2, [r7, #20]
 8004a92:	4313      	orrs	r3, r2
 8004a94:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	697a      	ldr	r2, [r7, #20]
 8004a9a:	609a      	str	r2, [r3, #8]
}
 8004a9c:	bf00      	nop
 8004a9e:	371c      	adds	r7, #28
 8004aa0:	46bd      	mov	sp, r7
 8004aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aa6:	4770      	bx	lr

08004aa8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004aa8:	b480      	push	{r7}
 8004aaa:	b085      	sub	sp, #20
 8004aac:	af00      	add	r7, sp, #0
 8004aae:	6078      	str	r0, [r7, #4]
 8004ab0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004ab8:	2b01      	cmp	r3, #1
 8004aba:	d101      	bne.n	8004ac0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004abc:	2302      	movs	r3, #2
 8004abe:	e050      	b.n	8004b62 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	2201      	movs	r2, #1
 8004ac4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	2202      	movs	r2, #2
 8004acc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	685b      	ldr	r3, [r3, #4]
 8004ad6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	689b      	ldr	r3, [r3, #8]
 8004ade:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004ae6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004ae8:	683b      	ldr	r3, [r7, #0]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	68fa      	ldr	r2, [r7, #12]
 8004aee:	4313      	orrs	r3, r2
 8004af0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	68fa      	ldr	r2, [r7, #12]
 8004af8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	4a1c      	ldr	r2, [pc, #112]	@ (8004b70 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004b00:	4293      	cmp	r3, r2
 8004b02:	d018      	beq.n	8004b36 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004b0c:	d013      	beq.n	8004b36 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	4a18      	ldr	r2, [pc, #96]	@ (8004b74 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8004b14:	4293      	cmp	r3, r2
 8004b16:	d00e      	beq.n	8004b36 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	4a16      	ldr	r2, [pc, #88]	@ (8004b78 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004b1e:	4293      	cmp	r3, r2
 8004b20:	d009      	beq.n	8004b36 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	4a15      	ldr	r2, [pc, #84]	@ (8004b7c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8004b28:	4293      	cmp	r3, r2
 8004b2a:	d004      	beq.n	8004b36 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	4a13      	ldr	r2, [pc, #76]	@ (8004b80 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8004b32:	4293      	cmp	r3, r2
 8004b34:	d10c      	bne.n	8004b50 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004b36:	68bb      	ldr	r3, [r7, #8]
 8004b38:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004b3c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004b3e:	683b      	ldr	r3, [r7, #0]
 8004b40:	685b      	ldr	r3, [r3, #4]
 8004b42:	68ba      	ldr	r2, [r7, #8]
 8004b44:	4313      	orrs	r3, r2
 8004b46:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	68ba      	ldr	r2, [r7, #8]
 8004b4e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	2201      	movs	r2, #1
 8004b54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	2200      	movs	r2, #0
 8004b5c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004b60:	2300      	movs	r3, #0
}
 8004b62:	4618      	mov	r0, r3
 8004b64:	3714      	adds	r7, #20
 8004b66:	46bd      	mov	sp, r7
 8004b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b6c:	4770      	bx	lr
 8004b6e:	bf00      	nop
 8004b70:	40010000 	.word	0x40010000
 8004b74:	40000400 	.word	0x40000400
 8004b78:	40000800 	.word	0x40000800
 8004b7c:	40000c00 	.word	0x40000c00
 8004b80:	40014000 	.word	0x40014000

08004b84 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004b84:	b480      	push	{r7}
 8004b86:	b083      	sub	sp, #12
 8004b88:	af00      	add	r7, sp, #0
 8004b8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004b8c:	bf00      	nop
 8004b8e:	370c      	adds	r7, #12
 8004b90:	46bd      	mov	sp, r7
 8004b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b96:	4770      	bx	lr

08004b98 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004b98:	b480      	push	{r7}
 8004b9a:	b083      	sub	sp, #12
 8004b9c:	af00      	add	r7, sp, #0
 8004b9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004ba0:	bf00      	nop
 8004ba2:	370c      	adds	r7, #12
 8004ba4:	46bd      	mov	sp, r7
 8004ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004baa:	4770      	bx	lr

08004bac <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8004bac:	b480      	push	{r7}
 8004bae:	b083      	sub	sp, #12
 8004bb0:	af00      	add	r7, sp, #0
 8004bb2:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	689b      	ldr	r3, [r3, #8]
 8004bb8:	f043 0201 	orr.w	r2, r3, #1
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8004bc0:	2300      	movs	r3, #0
}
 8004bc2:	4618      	mov	r0, r3
 8004bc4:	370c      	adds	r7, #12
 8004bc6:	46bd      	mov	sp, r7
 8004bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bcc:	4770      	bx	lr

08004bce <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8004bce:	b480      	push	{r7}
 8004bd0:	b083      	sub	sp, #12
 8004bd2:	af00      	add	r7, sp, #0
 8004bd4:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	689b      	ldr	r3, [r3, #8]
 8004bda:	f023 0201 	bic.w	r2, r3, #1
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8004be2:	2300      	movs	r3, #0
}
 8004be4:	4618      	mov	r0, r3
 8004be6:	370c      	adds	r7, #12
 8004be8:	46bd      	mov	sp, r7
 8004bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bee:	4770      	bx	lr

08004bf0 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8004bf0:	b480      	push	{r7}
 8004bf2:	b085      	sub	sp, #20
 8004bf4:	af00      	add	r7, sp, #0
 8004bf6:	6078      	str	r0, [r7, #4]
 8004bf8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8004bfa:	2300      	movs	r3, #0
 8004bfc:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	3301      	adds	r3, #1
 8004c02:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004c0a:	d901      	bls.n	8004c10 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8004c0c:	2303      	movs	r3, #3
 8004c0e:	e01b      	b.n	8004c48 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	691b      	ldr	r3, [r3, #16]
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	daf2      	bge.n	8004bfe <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8004c18:	2300      	movs	r3, #0
 8004c1a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8004c1c:	683b      	ldr	r3, [r7, #0]
 8004c1e:	019b      	lsls	r3, r3, #6
 8004c20:	f043 0220 	orr.w	r2, r3, #32
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	3301      	adds	r3, #1
 8004c2c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004c34:	d901      	bls.n	8004c3a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8004c36:	2303      	movs	r3, #3
 8004c38:	e006      	b.n	8004c48 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	691b      	ldr	r3, [r3, #16]
 8004c3e:	f003 0320 	and.w	r3, r3, #32
 8004c42:	2b20      	cmp	r3, #32
 8004c44:	d0f0      	beq.n	8004c28 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8004c46:	2300      	movs	r3, #0
}
 8004c48:	4618      	mov	r0, r3
 8004c4a:	3714      	adds	r7, #20
 8004c4c:	46bd      	mov	sp, r7
 8004c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c52:	4770      	bx	lr

08004c54 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8004c54:	b480      	push	{r7}
 8004c56:	b085      	sub	sp, #20
 8004c58:	af00      	add	r7, sp, #0
 8004c5a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004c5c:	2300      	movs	r3, #0
 8004c5e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	3301      	adds	r3, #1
 8004c64:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004c6c:	d901      	bls.n	8004c72 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8004c6e:	2303      	movs	r3, #3
 8004c70:	e018      	b.n	8004ca4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	691b      	ldr	r3, [r3, #16]
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	daf2      	bge.n	8004c60 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8004c7a:	2300      	movs	r3, #0
 8004c7c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	2210      	movs	r2, #16
 8004c82:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	3301      	adds	r3, #1
 8004c88:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004c90:	d901      	bls.n	8004c96 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8004c92:	2303      	movs	r3, #3
 8004c94:	e006      	b.n	8004ca4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	691b      	ldr	r3, [r3, #16]
 8004c9a:	f003 0310 	and.w	r3, r3, #16
 8004c9e:	2b10      	cmp	r3, #16
 8004ca0:	d0f0      	beq.n	8004c84 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8004ca2:	2300      	movs	r3, #0
}
 8004ca4:	4618      	mov	r0, r3
 8004ca6:	3714      	adds	r7, #20
 8004ca8:	46bd      	mov	sp, r7
 8004caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cae:	4770      	bx	lr

08004cb0 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8004cb0:	b480      	push	{r7}
 8004cb2:	b089      	sub	sp, #36	@ 0x24
 8004cb4:	af00      	add	r7, sp, #0
 8004cb6:	60f8      	str	r0, [r7, #12]
 8004cb8:	60b9      	str	r1, [r7, #8]
 8004cba:	4611      	mov	r1, r2
 8004cbc:	461a      	mov	r2, r3
 8004cbe:	460b      	mov	r3, r1
 8004cc0:	71fb      	strb	r3, [r7, #7]
 8004cc2:	4613      	mov	r3, r2
 8004cc4:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8004cca:	68bb      	ldr	r3, [r7, #8]
 8004ccc:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8004cce:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d123      	bne.n	8004d1e <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8004cd6:	88bb      	ldrh	r3, [r7, #4]
 8004cd8:	3303      	adds	r3, #3
 8004cda:	089b      	lsrs	r3, r3, #2
 8004cdc:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8004cde:	2300      	movs	r3, #0
 8004ce0:	61bb      	str	r3, [r7, #24]
 8004ce2:	e018      	b.n	8004d16 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8004ce4:	79fb      	ldrb	r3, [r7, #7]
 8004ce6:	031a      	lsls	r2, r3, #12
 8004ce8:	697b      	ldr	r3, [r7, #20]
 8004cea:	4413      	add	r3, r2
 8004cec:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004cf0:	461a      	mov	r2, r3
 8004cf2:	69fb      	ldr	r3, [r7, #28]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	6013      	str	r3, [r2, #0]
      pSrc++;
 8004cf8:	69fb      	ldr	r3, [r7, #28]
 8004cfa:	3301      	adds	r3, #1
 8004cfc:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8004cfe:	69fb      	ldr	r3, [r7, #28]
 8004d00:	3301      	adds	r3, #1
 8004d02:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8004d04:	69fb      	ldr	r3, [r7, #28]
 8004d06:	3301      	adds	r3, #1
 8004d08:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8004d0a:	69fb      	ldr	r3, [r7, #28]
 8004d0c:	3301      	adds	r3, #1
 8004d0e:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8004d10:	69bb      	ldr	r3, [r7, #24]
 8004d12:	3301      	adds	r3, #1
 8004d14:	61bb      	str	r3, [r7, #24]
 8004d16:	69ba      	ldr	r2, [r7, #24]
 8004d18:	693b      	ldr	r3, [r7, #16]
 8004d1a:	429a      	cmp	r2, r3
 8004d1c:	d3e2      	bcc.n	8004ce4 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8004d1e:	2300      	movs	r3, #0
}
 8004d20:	4618      	mov	r0, r3
 8004d22:	3724      	adds	r7, #36	@ 0x24
 8004d24:	46bd      	mov	sp, r7
 8004d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d2a:	4770      	bx	lr

08004d2c <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8004d2c:	b480      	push	{r7}
 8004d2e:	b08b      	sub	sp, #44	@ 0x2c
 8004d30:	af00      	add	r7, sp, #0
 8004d32:	60f8      	str	r0, [r7, #12]
 8004d34:	60b9      	str	r1, [r7, #8]
 8004d36:	4613      	mov	r3, r2
 8004d38:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8004d3e:	68bb      	ldr	r3, [r7, #8]
 8004d40:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8004d42:	88fb      	ldrh	r3, [r7, #6]
 8004d44:	089b      	lsrs	r3, r3, #2
 8004d46:	b29b      	uxth	r3, r3
 8004d48:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8004d4a:	88fb      	ldrh	r3, [r7, #6]
 8004d4c:	f003 0303 	and.w	r3, r3, #3
 8004d50:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8004d52:	2300      	movs	r3, #0
 8004d54:	623b      	str	r3, [r7, #32]
 8004d56:	e014      	b.n	8004d82 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8004d58:	69bb      	ldr	r3, [r7, #24]
 8004d5a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004d5e:	681a      	ldr	r2, [r3, #0]
 8004d60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d62:	601a      	str	r2, [r3, #0]
    pDest++;
 8004d64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d66:	3301      	adds	r3, #1
 8004d68:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8004d6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d6c:	3301      	adds	r3, #1
 8004d6e:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8004d70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d72:	3301      	adds	r3, #1
 8004d74:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8004d76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d78:	3301      	adds	r3, #1
 8004d7a:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8004d7c:	6a3b      	ldr	r3, [r7, #32]
 8004d7e:	3301      	adds	r3, #1
 8004d80:	623b      	str	r3, [r7, #32]
 8004d82:	6a3a      	ldr	r2, [r7, #32]
 8004d84:	697b      	ldr	r3, [r7, #20]
 8004d86:	429a      	cmp	r2, r3
 8004d88:	d3e6      	bcc.n	8004d58 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8004d8a:	8bfb      	ldrh	r3, [r7, #30]
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d01e      	beq.n	8004dce <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8004d90:	2300      	movs	r3, #0
 8004d92:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8004d94:	69bb      	ldr	r3, [r7, #24]
 8004d96:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004d9a:	461a      	mov	r2, r3
 8004d9c:	f107 0310 	add.w	r3, r7, #16
 8004da0:	6812      	ldr	r2, [r2, #0]
 8004da2:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8004da4:	693a      	ldr	r2, [r7, #16]
 8004da6:	6a3b      	ldr	r3, [r7, #32]
 8004da8:	b2db      	uxtb	r3, r3
 8004daa:	00db      	lsls	r3, r3, #3
 8004dac:	fa22 f303 	lsr.w	r3, r2, r3
 8004db0:	b2da      	uxtb	r2, r3
 8004db2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004db4:	701a      	strb	r2, [r3, #0]
      i++;
 8004db6:	6a3b      	ldr	r3, [r7, #32]
 8004db8:	3301      	adds	r3, #1
 8004dba:	623b      	str	r3, [r7, #32]
      pDest++;
 8004dbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004dbe:	3301      	adds	r3, #1
 8004dc0:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8004dc2:	8bfb      	ldrh	r3, [r7, #30]
 8004dc4:	3b01      	subs	r3, #1
 8004dc6:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8004dc8:	8bfb      	ldrh	r3, [r7, #30]
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d1ea      	bne.n	8004da4 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8004dce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8004dd0:	4618      	mov	r0, r3
 8004dd2:	372c      	adds	r7, #44	@ 0x2c
 8004dd4:	46bd      	mov	sp, r7
 8004dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dda:	4770      	bx	lr

08004ddc <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8004ddc:	b480      	push	{r7}
 8004dde:	b085      	sub	sp, #20
 8004de0:	af00      	add	r7, sp, #0
 8004de2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	695b      	ldr	r3, [r3, #20]
 8004de8:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	699b      	ldr	r3, [r3, #24]
 8004dee:	68fa      	ldr	r2, [r7, #12]
 8004df0:	4013      	ands	r3, r2
 8004df2:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8004df4:	68fb      	ldr	r3, [r7, #12]
}
 8004df6:	4618      	mov	r0, r3
 8004df8:	3714      	adds	r7, #20
 8004dfa:	46bd      	mov	sp, r7
 8004dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e00:	4770      	bx	lr

08004e02 <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 8004e02:	b480      	push	{r7}
 8004e04:	b085      	sub	sp, #20
 8004e06:	af00      	add	r7, sp, #0
 8004e08:	6078      	str	r0, [r7, #4]
 8004e0a:	460b      	mov	r3, r1
 8004e0c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 8004e12:	78fb      	ldrb	r3, [r7, #3]
 8004e14:	015a      	lsls	r2, r3, #5
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	4413      	add	r3, r2
 8004e1a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004e1e:	689b      	ldr	r3, [r3, #8]
 8004e20:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 8004e22:	78fb      	ldrb	r3, [r7, #3]
 8004e24:	015a      	lsls	r2, r3, #5
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	4413      	add	r3, r2
 8004e2a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004e2e:	68db      	ldr	r3, [r3, #12]
 8004e30:	68ba      	ldr	r2, [r7, #8]
 8004e32:	4013      	ands	r3, r2
 8004e34:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8004e36:	68bb      	ldr	r3, [r7, #8]
}
 8004e38:	4618      	mov	r0, r3
 8004e3a:	3714      	adds	r7, #20
 8004e3c:	46bd      	mov	sp, r7
 8004e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e42:	4770      	bx	lr

08004e44 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8004e44:	b480      	push	{r7}
 8004e46:	b083      	sub	sp, #12
 8004e48:	af00      	add	r7, sp, #0
 8004e4a:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	695b      	ldr	r3, [r3, #20]
 8004e50:	f003 0301 	and.w	r3, r3, #1
}
 8004e54:	4618      	mov	r0, r3
 8004e56:	370c      	adds	r7, #12
 8004e58:	46bd      	mov	sp, r7
 8004e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e5e:	4770      	bx	lr

08004e60 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8004e60:	b480      	push	{r7}
 8004e62:	b085      	sub	sp, #20
 8004e64:	af00      	add	r7, sp, #0
 8004e66:	6078      	str	r0, [r7, #4]
 8004e68:	460b      	mov	r3, r1
 8004e6a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	68fa      	ldr	r2, [r7, #12]
 8004e7a:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8004e7e:	f023 0303 	bic.w	r3, r3, #3
 8004e82:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004e8a:	681a      	ldr	r2, [r3, #0]
 8004e8c:	78fb      	ldrb	r3, [r7, #3]
 8004e8e:	f003 0303 	and.w	r3, r3, #3
 8004e92:	68f9      	ldr	r1, [r7, #12]
 8004e94:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8004e98:	4313      	orrs	r3, r2
 8004e9a:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8004e9c:	78fb      	ldrb	r3, [r7, #3]
 8004e9e:	2b01      	cmp	r3, #1
 8004ea0:	d107      	bne.n	8004eb2 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004ea8:	461a      	mov	r2, r3
 8004eaa:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8004eae:	6053      	str	r3, [r2, #4]
 8004eb0:	e00c      	b.n	8004ecc <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 8004eb2:	78fb      	ldrb	r3, [r7, #3]
 8004eb4:	2b02      	cmp	r3, #2
 8004eb6:	d107      	bne.n	8004ec8 <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004ebe:	461a      	mov	r2, r3
 8004ec0:	f241 7370 	movw	r3, #6000	@ 0x1770
 8004ec4:	6053      	str	r3, [r2, #4]
 8004ec6:	e001      	b.n	8004ecc <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 8004ec8:	2301      	movs	r3, #1
 8004eca:	e000      	b.n	8004ece <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 8004ecc:	2300      	movs	r3, #0
}
 8004ece:	4618      	mov	r0, r3
 8004ed0:	3714      	adds	r7, #20
 8004ed2:	46bd      	mov	sp, r7
 8004ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ed8:	4770      	bx	lr

08004eda <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(const USB_OTG_GlobalTypeDef *USBx)
{
 8004eda:	b580      	push	{r7, lr}
 8004edc:	b084      	sub	sp, #16
 8004ede:	af00      	add	r7, sp, #0
 8004ee0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8004ee6:	2300      	movs	r3, #0
 8004ee8:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8004ef4:	68bb      	ldr	r3, [r7, #8]
 8004ef6:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8004efa:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8004efc:	68bb      	ldr	r3, [r7, #8]
 8004efe:	68fa      	ldr	r2, [r7, #12]
 8004f00:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8004f04:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004f08:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 8004f0a:	2064      	movs	r0, #100	@ 0x64
 8004f0c:	f7fb feb8 	bl	8000c80 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8004f10:	68bb      	ldr	r3, [r7, #8]
 8004f12:	68fa      	ldr	r2, [r7, #12]
 8004f14:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8004f18:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004f1c:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8004f1e:	200a      	movs	r0, #10
 8004f20:	f7fb feae 	bl	8000c80 <HAL_Delay>

  return HAL_OK;
 8004f24:	2300      	movs	r3, #0
}
 8004f26:	4618      	mov	r0, r3
 8004f28:	3710      	adds	r7, #16
 8004f2a:	46bd      	mov	sp, r7
 8004f2c:	bd80      	pop	{r7, pc}

08004f2e <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(const USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8004f2e:	b480      	push	{r7}
 8004f30:	b085      	sub	sp, #20
 8004f32:	af00      	add	r7, sp, #0
 8004f34:	6078      	str	r0, [r7, #4]
 8004f36:	460b      	mov	r3, r1
 8004f38:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8004f3e:	2300      	movs	r3, #0
 8004f40:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8004f4c:	68bb      	ldr	r3, [r7, #8]
 8004f4e:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8004f52:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8004f54:	68bb      	ldr	r3, [r7, #8]
 8004f56:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d109      	bne.n	8004f72 <USB_DriveVbus+0x44>
 8004f5e:	78fb      	ldrb	r3, [r7, #3]
 8004f60:	2b01      	cmp	r3, #1
 8004f62:	d106      	bne.n	8004f72 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8004f64:	68bb      	ldr	r3, [r7, #8]
 8004f66:	68fa      	ldr	r2, [r7, #12]
 8004f68:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8004f6c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004f70:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8004f72:	68bb      	ldr	r3, [r7, #8]
 8004f74:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004f78:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004f7c:	d109      	bne.n	8004f92 <USB_DriveVbus+0x64>
 8004f7e:	78fb      	ldrb	r3, [r7, #3]
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d106      	bne.n	8004f92 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8004f84:	68bb      	ldr	r3, [r7, #8]
 8004f86:	68fa      	ldr	r2, [r7, #12]
 8004f88:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8004f8c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004f90:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8004f92:	2300      	movs	r3, #0
}
 8004f94:	4618      	mov	r0, r3
 8004f96:	3714      	adds	r7, #20
 8004f98:	46bd      	mov	sp, r7
 8004f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f9e:	4770      	bx	lr

08004fa0 <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 8004fa0:	b480      	push	{r7}
 8004fa2:	b085      	sub	sp, #20
 8004fa4:	af00      	add	r7, sp, #0
 8004fa6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8004fac:	2300      	movs	r3, #0
 8004fae:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8004fba:	68bb      	ldr	r3, [r7, #8]
 8004fbc:	0c5b      	lsrs	r3, r3, #17
 8004fbe:	f003 0303 	and.w	r3, r3, #3
}
 8004fc2:	4618      	mov	r0, r3
 8004fc4:	3714      	adds	r7, #20
 8004fc6:	46bd      	mov	sp, r7
 8004fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fcc:	4770      	bx	lr
	...

08004fd0 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 8004fd0:	b580      	push	{r7, lr}
 8004fd2:	b088      	sub	sp, #32
 8004fd4:	af00      	add	r7, sp, #0
 8004fd6:	6078      	str	r0, [r7, #4]
 8004fd8:	4608      	mov	r0, r1
 8004fda:	4611      	mov	r1, r2
 8004fdc:	461a      	mov	r2, r3
 8004fde:	4603      	mov	r3, r0
 8004fe0:	70fb      	strb	r3, [r7, #3]
 8004fe2:	460b      	mov	r3, r1
 8004fe4:	70bb      	strb	r3, [r7, #2]
 8004fe6:	4613      	mov	r3, r2
 8004fe8:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 8004fea:	2300      	movs	r3, #0
 8004fec:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 8004ff2:	78fb      	ldrb	r3, [r7, #3]
 8004ff4:	015a      	lsls	r2, r3, #5
 8004ff6:	693b      	ldr	r3, [r7, #16]
 8004ff8:	4413      	add	r3, r2
 8004ffa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004ffe:	461a      	mov	r2, r3
 8005000:	f04f 33ff 	mov.w	r3, #4294967295
 8005004:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 8005006:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800500a:	2b03      	cmp	r3, #3
 800500c:	d867      	bhi.n	80050de <USB_HC_Init+0x10e>
 800500e:	a201      	add	r2, pc, #4	@ (adr r2, 8005014 <USB_HC_Init+0x44>)
 8005010:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005014:	08005025 	.word	0x08005025
 8005018:	080050a1 	.word	0x080050a1
 800501c:	08005025 	.word	0x08005025
 8005020:	08005063 	.word	0x08005063
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8005024:	78fb      	ldrb	r3, [r7, #3]
 8005026:	015a      	lsls	r2, r3, #5
 8005028:	693b      	ldr	r3, [r7, #16]
 800502a:	4413      	add	r3, r2
 800502c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005030:	461a      	mov	r2, r3
 8005032:	f240 439d 	movw	r3, #1181	@ 0x49d
 8005036:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8005038:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800503c:	2b00      	cmp	r3, #0
 800503e:	da51      	bge.n	80050e4 <USB_HC_Init+0x114>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8005040:	78fb      	ldrb	r3, [r7, #3]
 8005042:	015a      	lsls	r2, r3, #5
 8005044:	693b      	ldr	r3, [r7, #16]
 8005046:	4413      	add	r3, r2
 8005048:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800504c:	68db      	ldr	r3, [r3, #12]
 800504e:	78fa      	ldrb	r2, [r7, #3]
 8005050:	0151      	lsls	r1, r2, #5
 8005052:	693a      	ldr	r2, [r7, #16]
 8005054:	440a      	add	r2, r1
 8005056:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800505a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800505e:	60d3      	str	r3, [r2, #12]
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
#endif /* defined (USB_OTG_HS) */
      }
      break;
 8005060:	e040      	b.n	80050e4 <USB_HC_Init+0x114>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8005062:	78fb      	ldrb	r3, [r7, #3]
 8005064:	015a      	lsls	r2, r3, #5
 8005066:	693b      	ldr	r3, [r7, #16]
 8005068:	4413      	add	r3, r2
 800506a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800506e:	461a      	mov	r2, r3
 8005070:	f240 639d 	movw	r3, #1693	@ 0x69d
 8005074:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8005076:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800507a:	2b00      	cmp	r3, #0
 800507c:	da34      	bge.n	80050e8 <USB_HC_Init+0x118>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800507e:	78fb      	ldrb	r3, [r7, #3]
 8005080:	015a      	lsls	r2, r3, #5
 8005082:	693b      	ldr	r3, [r7, #16]
 8005084:	4413      	add	r3, r2
 8005086:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800508a:	68db      	ldr	r3, [r3, #12]
 800508c:	78fa      	ldrb	r2, [r7, #3]
 800508e:	0151      	lsls	r1, r2, #5
 8005090:	693a      	ldr	r2, [r7, #16]
 8005092:	440a      	add	r2, r1
 8005094:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005098:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800509c:	60d3      	str	r3, [r2, #12]
      }

      break;
 800509e:	e023      	b.n	80050e8 <USB_HC_Init+0x118>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80050a0:	78fb      	ldrb	r3, [r7, #3]
 80050a2:	015a      	lsls	r2, r3, #5
 80050a4:	693b      	ldr	r3, [r7, #16]
 80050a6:	4413      	add	r3, r2
 80050a8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80050ac:	461a      	mov	r2, r3
 80050ae:	f240 2325 	movw	r3, #549	@ 0x225
 80050b2:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 80050b4:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	da17      	bge.n	80050ec <USB_HC_Init+0x11c>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 80050bc:	78fb      	ldrb	r3, [r7, #3]
 80050be:	015a      	lsls	r2, r3, #5
 80050c0:	693b      	ldr	r3, [r7, #16]
 80050c2:	4413      	add	r3, r2
 80050c4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80050c8:	68db      	ldr	r3, [r3, #12]
 80050ca:	78fa      	ldrb	r2, [r7, #3]
 80050cc:	0151      	lsls	r1, r2, #5
 80050ce:	693a      	ldr	r2, [r7, #16]
 80050d0:	440a      	add	r2, r1
 80050d2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80050d6:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 80050da:	60d3      	str	r3, [r2, #12]
      }
      break;
 80050dc:	e006      	b.n	80050ec <USB_HC_Init+0x11c>

    default:
      ret = HAL_ERROR;
 80050de:	2301      	movs	r3, #1
 80050e0:	77fb      	strb	r3, [r7, #31]
      break;
 80050e2:	e004      	b.n	80050ee <USB_HC_Init+0x11e>
      break;
 80050e4:	bf00      	nop
 80050e6:	e002      	b.n	80050ee <USB_HC_Init+0x11e>
      break;
 80050e8:	bf00      	nop
 80050ea:	e000      	b.n	80050ee <USB_HC_Init+0x11e>
      break;
 80050ec:	bf00      	nop
  }

  /* Clear Hub Start Split transaction */
  USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 80050ee:	78fb      	ldrb	r3, [r7, #3]
 80050f0:	015a      	lsls	r2, r3, #5
 80050f2:	693b      	ldr	r3, [r7, #16]
 80050f4:	4413      	add	r3, r2
 80050f6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80050fa:	461a      	mov	r2, r3
 80050fc:	2300      	movs	r3, #0
 80050fe:	6053      	str	r3, [r2, #4]

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 8005100:	78fb      	ldrb	r3, [r7, #3]
 8005102:	015a      	lsls	r2, r3, #5
 8005104:	693b      	ldr	r3, [r7, #16]
 8005106:	4413      	add	r3, r2
 8005108:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800510c:	68db      	ldr	r3, [r3, #12]
 800510e:	78fa      	ldrb	r2, [r7, #3]
 8005110:	0151      	lsls	r1, r2, #5
 8005112:	693a      	ldr	r2, [r7, #16]
 8005114:	440a      	add	r2, r1
 8005116:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800511a:	f043 0302 	orr.w	r3, r3, #2
 800511e:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8005120:	693b      	ldr	r3, [r7, #16]
 8005122:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005126:	699a      	ldr	r2, [r3, #24]
 8005128:	78fb      	ldrb	r3, [r7, #3]
 800512a:	f003 030f 	and.w	r3, r3, #15
 800512e:	2101      	movs	r1, #1
 8005130:	fa01 f303 	lsl.w	r3, r1, r3
 8005134:	6939      	ldr	r1, [r7, #16]
 8005136:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 800513a:	4313      	orrs	r3, r2
 800513c:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	699b      	ldr	r3, [r3, #24]
 8005142:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 800514a:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800514e:	2b00      	cmp	r3, #0
 8005150:	da03      	bge.n	800515a <USB_HC_Init+0x18a>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 8005152:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005156:	61bb      	str	r3, [r7, #24]
 8005158:	e001      	b.n	800515e <USB_HC_Init+0x18e>
  }
  else
  {
    HCcharEpDir = 0U;
 800515a:	2300      	movs	r3, #0
 800515c:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 800515e:	6878      	ldr	r0, [r7, #4]
 8005160:	f7ff ff1e 	bl	8004fa0 <USB_GetHostSpeed>
 8005164:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 8005166:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800516a:	2b02      	cmp	r3, #2
 800516c:	d106      	bne.n	800517c <USB_HC_Init+0x1ac>
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	2b02      	cmp	r3, #2
 8005172:	d003      	beq.n	800517c <USB_HC_Init+0x1ac>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 8005174:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8005178:	617b      	str	r3, [r7, #20]
 800517a:	e001      	b.n	8005180 <USB_HC_Init+0x1b0>
  }
  else
  {
    HCcharLowSpeed = 0U;
 800517c:	2300      	movs	r3, #0
 800517e:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8005180:	787b      	ldrb	r3, [r7, #1]
 8005182:	059b      	lsls	r3, r3, #22
 8005184:	f003 52fe 	and.w	r2, r3, #532676608	@ 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8005188:	78bb      	ldrb	r3, [r7, #2]
 800518a:	02db      	lsls	r3, r3, #11
 800518c:	f403 43f0 	and.w	r3, r3, #30720	@ 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8005190:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8005192:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8005196:	049b      	lsls	r3, r3, #18
 8005198:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800519c:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 800519e:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80051a0:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 80051a4:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 80051a6:	69bb      	ldr	r3, [r7, #24]
 80051a8:	431a      	orrs	r2, r3
 80051aa:	697b      	ldr	r3, [r7, #20]
 80051ac:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80051ae:	78fa      	ldrb	r2, [r7, #3]
 80051b0:	0151      	lsls	r1, r2, #5
 80051b2:	693a      	ldr	r2, [r7, #16]
 80051b4:	440a      	add	r2, r1
 80051b6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 80051ba:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80051be:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 80051c0:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80051c4:	2b03      	cmp	r3, #3
 80051c6:	d003      	beq.n	80051d0 <USB_HC_Init+0x200>
 80051c8:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80051cc:	2b01      	cmp	r3, #1
 80051ce:	d10f      	bne.n	80051f0 <USB_HC_Init+0x220>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 80051d0:	78fb      	ldrb	r3, [r7, #3]
 80051d2:	015a      	lsls	r2, r3, #5
 80051d4:	693b      	ldr	r3, [r7, #16]
 80051d6:	4413      	add	r3, r2
 80051d8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	78fa      	ldrb	r2, [r7, #3]
 80051e0:	0151      	lsls	r1, r2, #5
 80051e2:	693a      	ldr	r2, [r7, #16]
 80051e4:	440a      	add	r2, r1
 80051e6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80051ea:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80051ee:	6013      	str	r3, [r2, #0]
  }

  return ret;
 80051f0:	7ffb      	ldrb	r3, [r7, #31]
}
 80051f2:	4618      	mov	r0, r3
 80051f4:	3720      	adds	r7, #32
 80051f6:	46bd      	mov	sp, r7
 80051f8:	bd80      	pop	{r7, pc}
 80051fa:	bf00      	nop

080051fc <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 80051fc:	b580      	push	{r7, lr}
 80051fe:	b08c      	sub	sp, #48	@ 0x30
 8005200:	af02      	add	r7, sp, #8
 8005202:	60f8      	str	r0, [r7, #12]
 8005204:	60b9      	str	r1, [r7, #8]
 8005206:	4613      	mov	r3, r2
 8005208:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 800520e:	68bb      	ldr	r3, [r7, #8]
 8005210:	785b      	ldrb	r3, [r3, #1]
 8005212:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 8005214:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005218:	837b      	strh	r3, [r7, #26]
      }
    }
  }
#endif /* defined (USB_OTG_HS) */

  if (hc->do_ssplit == 1U)
 800521a:	68bb      	ldr	r3, [r7, #8]
 800521c:	799b      	ldrb	r3, [r3, #6]
 800521e:	2b01      	cmp	r3, #1
 8005220:	d158      	bne.n	80052d4 <USB_HC_StartXfer+0xd8>
  {
    /* Set number of packet to 1 for Split transaction */
    num_packets = 1U;
 8005222:	2301      	movs	r3, #1
 8005224:	84fb      	strh	r3, [r7, #38]	@ 0x26

    if (hc->ep_is_in != 0U)
 8005226:	68bb      	ldr	r3, [r7, #8]
 8005228:	78db      	ldrb	r3, [r3, #3]
 800522a:	2b00      	cmp	r3, #0
 800522c:	d007      	beq.n	800523e <USB_HC_StartXfer+0x42>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800522e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8005230:	68ba      	ldr	r2, [r7, #8]
 8005232:	8a92      	ldrh	r2, [r2, #20]
 8005234:	fb03 f202 	mul.w	r2, r3, r2
 8005238:	68bb      	ldr	r3, [r7, #8]
 800523a:	61da      	str	r2, [r3, #28]
 800523c:	e079      	b.n	8005332 <USB_HC_StartXfer+0x136>
    }
    else
    {
      if (hc->ep_type == EP_TYPE_ISOC)
 800523e:	68bb      	ldr	r3, [r7, #8]
 8005240:	7c9b      	ldrb	r3, [r3, #18]
 8005242:	2b01      	cmp	r3, #1
 8005244:	d130      	bne.n	80052a8 <USB_HC_StartXfer+0xac>
      {
        if (hc->xfer_len > ISO_SPLT_MPS)
 8005246:	68bb      	ldr	r3, [r7, #8]
 8005248:	6a1b      	ldr	r3, [r3, #32]
 800524a:	2bbc      	cmp	r3, #188	@ 0xbc
 800524c:	d918      	bls.n	8005280 <USB_HC_StartXfer+0x84>
        {
          /* Isochrone Max Packet Size for Split mode */
          hc->XferSize = hc->max_packet;
 800524e:	68bb      	ldr	r3, [r7, #8]
 8005250:	8a9b      	ldrh	r3, [r3, #20]
 8005252:	461a      	mov	r2, r3
 8005254:	68bb      	ldr	r3, [r7, #8]
 8005256:	61da      	str	r2, [r3, #28]
          hc->xfer_len = hc->XferSize;
 8005258:	68bb      	ldr	r3, [r7, #8]
 800525a:	69da      	ldr	r2, [r3, #28]
 800525c:	68bb      	ldr	r3, [r7, #8]
 800525e:	621a      	str	r2, [r3, #32]

          if ((hc->iso_splt_xactPos == HCSPLT_BEGIN) || (hc->iso_splt_xactPos == HCSPLT_MIDDLE))
 8005260:	68bb      	ldr	r3, [r7, #8]
 8005262:	68db      	ldr	r3, [r3, #12]
 8005264:	2b01      	cmp	r3, #1
 8005266:	d003      	beq.n	8005270 <USB_HC_StartXfer+0x74>
 8005268:	68bb      	ldr	r3, [r7, #8]
 800526a:	68db      	ldr	r3, [r3, #12]
 800526c:	2b02      	cmp	r3, #2
 800526e:	d103      	bne.n	8005278 <USB_HC_StartXfer+0x7c>
          {
            hc->iso_splt_xactPos = HCSPLT_MIDDLE;
 8005270:	68bb      	ldr	r3, [r7, #8]
 8005272:	2202      	movs	r2, #2
 8005274:	60da      	str	r2, [r3, #12]
 8005276:	e05c      	b.n	8005332 <USB_HC_StartXfer+0x136>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_BEGIN;
 8005278:	68bb      	ldr	r3, [r7, #8]
 800527a:	2201      	movs	r2, #1
 800527c:	60da      	str	r2, [r3, #12]
 800527e:	e058      	b.n	8005332 <USB_HC_StartXfer+0x136>
          }
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8005280:	68bb      	ldr	r3, [r7, #8]
 8005282:	6a1a      	ldr	r2, [r3, #32]
 8005284:	68bb      	ldr	r3, [r7, #8]
 8005286:	61da      	str	r2, [r3, #28]

          if ((hc->iso_splt_xactPos != HCSPLT_BEGIN) && (hc->iso_splt_xactPos != HCSPLT_MIDDLE))
 8005288:	68bb      	ldr	r3, [r7, #8]
 800528a:	68db      	ldr	r3, [r3, #12]
 800528c:	2b01      	cmp	r3, #1
 800528e:	d007      	beq.n	80052a0 <USB_HC_StartXfer+0xa4>
 8005290:	68bb      	ldr	r3, [r7, #8]
 8005292:	68db      	ldr	r3, [r3, #12]
 8005294:	2b02      	cmp	r3, #2
 8005296:	d003      	beq.n	80052a0 <USB_HC_StartXfer+0xa4>
          {
            hc->iso_splt_xactPos = HCSPLT_FULL;
 8005298:	68bb      	ldr	r3, [r7, #8]
 800529a:	2204      	movs	r2, #4
 800529c:	60da      	str	r2, [r3, #12]
 800529e:	e048      	b.n	8005332 <USB_HC_StartXfer+0x136>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_END;
 80052a0:	68bb      	ldr	r3, [r7, #8]
 80052a2:	2203      	movs	r2, #3
 80052a4:	60da      	str	r2, [r3, #12]
 80052a6:	e044      	b.n	8005332 <USB_HC_StartXfer+0x136>
          }
        }
      }
      else
      {
        if ((dma == 1U) && (hc->xfer_len > hc->max_packet))
 80052a8:	79fb      	ldrb	r3, [r7, #7]
 80052aa:	2b01      	cmp	r3, #1
 80052ac:	d10d      	bne.n	80052ca <USB_HC_StartXfer+0xce>
 80052ae:	68bb      	ldr	r3, [r7, #8]
 80052b0:	6a1b      	ldr	r3, [r3, #32]
 80052b2:	68ba      	ldr	r2, [r7, #8]
 80052b4:	8a92      	ldrh	r2, [r2, #20]
 80052b6:	4293      	cmp	r3, r2
 80052b8:	d907      	bls.n	80052ca <USB_HC_StartXfer+0xce>
        {
          hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 80052ba:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80052bc:	68ba      	ldr	r2, [r7, #8]
 80052be:	8a92      	ldrh	r2, [r2, #20]
 80052c0:	fb03 f202 	mul.w	r2, r3, r2
 80052c4:	68bb      	ldr	r3, [r7, #8]
 80052c6:	61da      	str	r2, [r3, #28]
 80052c8:	e033      	b.n	8005332 <USB_HC_StartXfer+0x136>
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 80052ca:	68bb      	ldr	r3, [r7, #8]
 80052cc:	6a1a      	ldr	r2, [r3, #32]
 80052ce:	68bb      	ldr	r3, [r7, #8]
 80052d0:	61da      	str	r2, [r3, #28]
 80052d2:	e02e      	b.n	8005332 <USB_HC_StartXfer+0x136>
    }
  }
  else
  {
    /* Compute the expected number of packets associated to the transfer */
    if (hc->xfer_len > 0U)
 80052d4:	68bb      	ldr	r3, [r7, #8]
 80052d6:	6a1b      	ldr	r3, [r3, #32]
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d018      	beq.n	800530e <USB_HC_StartXfer+0x112>
    {
      num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 80052dc:	68bb      	ldr	r3, [r7, #8]
 80052de:	6a1b      	ldr	r3, [r3, #32]
 80052e0:	68ba      	ldr	r2, [r7, #8]
 80052e2:	8a92      	ldrh	r2, [r2, #20]
 80052e4:	4413      	add	r3, r2
 80052e6:	3b01      	subs	r3, #1
 80052e8:	68ba      	ldr	r2, [r7, #8]
 80052ea:	8a92      	ldrh	r2, [r2, #20]
 80052ec:	fbb3 f3f2 	udiv	r3, r3, r2
 80052f0:	84fb      	strh	r3, [r7, #38]	@ 0x26

      if (num_packets > max_hc_pkt_count)
 80052f2:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 80052f4:	8b7b      	ldrh	r3, [r7, #26]
 80052f6:	429a      	cmp	r2, r3
 80052f8:	d90b      	bls.n	8005312 <USB_HC_StartXfer+0x116>
      {
        num_packets = max_hc_pkt_count;
 80052fa:	8b7b      	ldrh	r3, [r7, #26]
 80052fc:	84fb      	strh	r3, [r7, #38]	@ 0x26
        hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 80052fe:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8005300:	68ba      	ldr	r2, [r7, #8]
 8005302:	8a92      	ldrh	r2, [r2, #20]
 8005304:	fb03 f202 	mul.w	r2, r3, r2
 8005308:	68bb      	ldr	r3, [r7, #8]
 800530a:	61da      	str	r2, [r3, #28]
 800530c:	e001      	b.n	8005312 <USB_HC_StartXfer+0x116>
      }
    }
    else
    {
      num_packets = 1U;
 800530e:	2301      	movs	r3, #1
 8005310:	84fb      	strh	r3, [r7, #38]	@ 0x26

    /*
    * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
    * max_packet size.
    */
    if (hc->ep_is_in != 0U)
 8005312:	68bb      	ldr	r3, [r7, #8]
 8005314:	78db      	ldrb	r3, [r3, #3]
 8005316:	2b00      	cmp	r3, #0
 8005318:	d007      	beq.n	800532a <USB_HC_StartXfer+0x12e>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800531a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800531c:	68ba      	ldr	r2, [r7, #8]
 800531e:	8a92      	ldrh	r2, [r2, #20]
 8005320:	fb03 f202 	mul.w	r2, r3, r2
 8005324:	68bb      	ldr	r3, [r7, #8]
 8005326:	61da      	str	r2, [r3, #28]
 8005328:	e003      	b.n	8005332 <USB_HC_StartXfer+0x136>
    }
    else
    {
      hc->XferSize = hc->xfer_len;
 800532a:	68bb      	ldr	r3, [r7, #8]
 800532c:	6a1a      	ldr	r2, [r3, #32]
 800532e:	68bb      	ldr	r3, [r7, #8]
 8005330:	61da      	str	r2, [r3, #28]
    }
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8005332:	68bb      	ldr	r3, [r7, #8]
 8005334:	69db      	ldr	r3, [r3, #28]
 8005336:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800533a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800533c:	04d9      	lsls	r1, r3, #19
 800533e:	4ba4      	ldr	r3, [pc, #656]	@ (80055d0 <USB_HC_StartXfer+0x3d4>)
 8005340:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8005342:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8005344:	68bb      	ldr	r3, [r7, #8]
 8005346:	7d9b      	ldrb	r3, [r3, #22]
 8005348:	075b      	lsls	r3, r3, #29
 800534a:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800534e:	69f9      	ldr	r1, [r7, #28]
 8005350:	0148      	lsls	r0, r1, #5
 8005352:	6a39      	ldr	r1, [r7, #32]
 8005354:	4401      	add	r1, r0
 8005356:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800535a:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800535c:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 800535e:	79fb      	ldrb	r3, [r7, #7]
 8005360:	2b00      	cmp	r3, #0
 8005362:	d009      	beq.n	8005378 <USB_HC_StartXfer+0x17c>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 8005364:	68bb      	ldr	r3, [r7, #8]
 8005366:	6999      	ldr	r1, [r3, #24]
 8005368:	69fb      	ldr	r3, [r7, #28]
 800536a:	015a      	lsls	r2, r3, #5
 800536c:	6a3b      	ldr	r3, [r7, #32]
 800536e:	4413      	add	r3, r2
 8005370:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005374:	460a      	mov	r2, r1
 8005376:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 8005378:	6a3b      	ldr	r3, [r7, #32]
 800537a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800537e:	689b      	ldr	r3, [r3, #8]
 8005380:	f003 0301 	and.w	r3, r3, #1
 8005384:	2b00      	cmp	r3, #0
 8005386:	bf0c      	ite	eq
 8005388:	2301      	moveq	r3, #1
 800538a:	2300      	movne	r3, #0
 800538c:	b2db      	uxtb	r3, r3
 800538e:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8005390:	69fb      	ldr	r3, [r7, #28]
 8005392:	015a      	lsls	r2, r3, #5
 8005394:	6a3b      	ldr	r3, [r7, #32]
 8005396:	4413      	add	r3, r2
 8005398:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	69fa      	ldr	r2, [r7, #28]
 80053a0:	0151      	lsls	r1, r2, #5
 80053a2:	6a3a      	ldr	r2, [r7, #32]
 80053a4:	440a      	add	r2, r1
 80053a6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80053aa:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80053ae:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 80053b0:	69fb      	ldr	r3, [r7, #28]
 80053b2:	015a      	lsls	r2, r3, #5
 80053b4:	6a3b      	ldr	r3, [r7, #32]
 80053b6:	4413      	add	r3, r2
 80053b8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80053bc:	681a      	ldr	r2, [r3, #0]
 80053be:	7e7b      	ldrb	r3, [r7, #25]
 80053c0:	075b      	lsls	r3, r3, #29
 80053c2:	69f9      	ldr	r1, [r7, #28]
 80053c4:	0148      	lsls	r0, r1, #5
 80053c6:	6a39      	ldr	r1, [r7, #32]
 80053c8:	4401      	add	r1, r0
 80053ca:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
 80053ce:	4313      	orrs	r3, r2
 80053d0:	600b      	str	r3, [r1, #0]

  if (hc->do_ssplit == 1U)
 80053d2:	68bb      	ldr	r3, [r7, #8]
 80053d4:	799b      	ldrb	r3, [r3, #6]
 80053d6:	2b01      	cmp	r3, #1
 80053d8:	f040 80c4 	bne.w	8005564 <USB_HC_StartXfer+0x368>
  {
    /* Set Hub start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 80053dc:	68bb      	ldr	r3, [r7, #8]
 80053de:	7c5b      	ldrb	r3, [r3, #17]
 80053e0:	01db      	lsls	r3, r3, #7
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 80053e2:	68ba      	ldr	r2, [r7, #8]
 80053e4:	7c12      	ldrb	r2, [r2, #16]
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 80053e6:	4313      	orrs	r3, r2
 80053e8:	69fa      	ldr	r2, [r7, #28]
 80053ea:	0151      	lsls	r1, r2, #5
 80053ec:	6a3a      	ldr	r2, [r7, #32]
 80053ee:	440a      	add	r2, r1
 80053f0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 80053f4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 80053f8:	6053      	str	r3, [r2, #4]

    /* unmask ack & nyet for IN/OUT transactions */
    USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_ACKM |
 80053fa:	69fb      	ldr	r3, [r7, #28]
 80053fc:	015a      	lsls	r2, r3, #5
 80053fe:	6a3b      	ldr	r3, [r7, #32]
 8005400:	4413      	add	r3, r2
 8005402:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005406:	68db      	ldr	r3, [r3, #12]
 8005408:	69fa      	ldr	r2, [r7, #28]
 800540a:	0151      	lsls	r1, r2, #5
 800540c:	6a3a      	ldr	r2, [r7, #32]
 800540e:	440a      	add	r2, r1
 8005410:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005414:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8005418:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_NYET);

    if ((hc->do_csplit == 1U) && (hc->ep_is_in == 0U))
 800541a:	68bb      	ldr	r3, [r7, #8]
 800541c:	79db      	ldrb	r3, [r3, #7]
 800541e:	2b01      	cmp	r3, #1
 8005420:	d123      	bne.n	800546a <USB_HC_StartXfer+0x26e>
 8005422:	68bb      	ldr	r3, [r7, #8]
 8005424:	78db      	ldrb	r3, [r3, #3]
 8005426:	2b00      	cmp	r3, #0
 8005428:	d11f      	bne.n	800546a <USB_HC_StartXfer+0x26e>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 800542a:	69fb      	ldr	r3, [r7, #28]
 800542c:	015a      	lsls	r2, r3, #5
 800542e:	6a3b      	ldr	r3, [r7, #32]
 8005430:	4413      	add	r3, r2
 8005432:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005436:	685b      	ldr	r3, [r3, #4]
 8005438:	69fa      	ldr	r2, [r7, #28]
 800543a:	0151      	lsls	r1, r2, #5
 800543c:	6a3a      	ldr	r2, [r7, #32]
 800543e:	440a      	add	r2, r1
 8005440:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005444:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005448:	6053      	str	r3, [r2, #4]
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 800544a:	69fb      	ldr	r3, [r7, #28]
 800544c:	015a      	lsls	r2, r3, #5
 800544e:	6a3b      	ldr	r3, [r7, #32]
 8005450:	4413      	add	r3, r2
 8005452:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005456:	68db      	ldr	r3, [r3, #12]
 8005458:	69fa      	ldr	r2, [r7, #28]
 800545a:	0151      	lsls	r1, r2, #5
 800545c:	6a3a      	ldr	r2, [r7, #32]
 800545e:	440a      	add	r2, r1
 8005460:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005464:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005468:	60d3      	str	r3, [r2, #12]
    }

    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 800546a:	68bb      	ldr	r3, [r7, #8]
 800546c:	7c9b      	ldrb	r3, [r3, #18]
 800546e:	2b01      	cmp	r3, #1
 8005470:	d003      	beq.n	800547a <USB_HC_StartXfer+0x27e>
 8005472:	68bb      	ldr	r3, [r7, #8]
 8005474:	7c9b      	ldrb	r3, [r3, #18]
 8005476:	2b03      	cmp	r3, #3
 8005478:	d117      	bne.n	80054aa <USB_HC_StartXfer+0x2ae>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 800547a:	68bb      	ldr	r3, [r7, #8]
 800547c:	79db      	ldrb	r3, [r3, #7]
    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 800547e:	2b01      	cmp	r3, #1
 8005480:	d113      	bne.n	80054aa <USB_HC_StartXfer+0x2ae>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8005482:	68bb      	ldr	r3, [r7, #8]
 8005484:	78db      	ldrb	r3, [r3, #3]
 8005486:	2b01      	cmp	r3, #1
 8005488:	d10f      	bne.n	80054aa <USB_HC_StartXfer+0x2ae>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 800548a:	69fb      	ldr	r3, [r7, #28]
 800548c:	015a      	lsls	r2, r3, #5
 800548e:	6a3b      	ldr	r3, [r7, #32]
 8005490:	4413      	add	r3, r2
 8005492:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005496:	685b      	ldr	r3, [r3, #4]
 8005498:	69fa      	ldr	r2, [r7, #28]
 800549a:	0151      	lsls	r1, r2, #5
 800549c:	6a3a      	ldr	r2, [r7, #32]
 800549e:	440a      	add	r2, r1
 80054a0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80054a4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80054a8:	6053      	str	r3, [r2, #4]
    }

    /* Position management for iso out transaction on split mode */
    if ((hc->ep_type == EP_TYPE_ISOC) && (hc->ep_is_in == 0U))
 80054aa:	68bb      	ldr	r3, [r7, #8]
 80054ac:	7c9b      	ldrb	r3, [r3, #18]
 80054ae:	2b01      	cmp	r3, #1
 80054b0:	d163      	bne.n	800557a <USB_HC_StartXfer+0x37e>
 80054b2:	68bb      	ldr	r3, [r7, #8]
 80054b4:	78db      	ldrb	r3, [r3, #3]
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d15f      	bne.n	800557a <USB_HC_StartXfer+0x37e>
    {
      /* Set data payload position */
      switch (hc->iso_splt_xactPos)
 80054ba:	68bb      	ldr	r3, [r7, #8]
 80054bc:	68db      	ldr	r3, [r3, #12]
 80054be:	3b01      	subs	r3, #1
 80054c0:	2b03      	cmp	r3, #3
 80054c2:	d859      	bhi.n	8005578 <USB_HC_StartXfer+0x37c>
 80054c4:	a201      	add	r2, pc, #4	@ (adr r2, 80054cc <USB_HC_StartXfer+0x2d0>)
 80054c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80054ca:	bf00      	nop
 80054cc:	080054dd 	.word	0x080054dd
 80054d0:	080054ff 	.word	0x080054ff
 80054d4:	08005521 	.word	0x08005521
 80054d8:	08005543 	.word	0x08005543
      {
        case HCSPLT_BEGIN:
          /* First data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_1;
 80054dc:	69fb      	ldr	r3, [r7, #28]
 80054de:	015a      	lsls	r2, r3, #5
 80054e0:	6a3b      	ldr	r3, [r7, #32]
 80054e2:	4413      	add	r3, r2
 80054e4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80054e8:	685b      	ldr	r3, [r3, #4]
 80054ea:	69fa      	ldr	r2, [r7, #28]
 80054ec:	0151      	lsls	r1, r2, #5
 80054ee:	6a3a      	ldr	r2, [r7, #32]
 80054f0:	440a      	add	r2, r1
 80054f2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80054f6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80054fa:	6053      	str	r3, [r2, #4]
          break;
 80054fc:	e03d      	b.n	800557a <USB_HC_StartXfer+0x37e>

        case HCSPLT_MIDDLE:
          /* Middle data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_Pos;
 80054fe:	69fb      	ldr	r3, [r7, #28]
 8005500:	015a      	lsls	r2, r3, #5
 8005502:	6a3b      	ldr	r3, [r7, #32]
 8005504:	4413      	add	r3, r2
 8005506:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800550a:	685b      	ldr	r3, [r3, #4]
 800550c:	69fa      	ldr	r2, [r7, #28]
 800550e:	0151      	lsls	r1, r2, #5
 8005510:	6a3a      	ldr	r2, [r7, #32]
 8005512:	440a      	add	r2, r1
 8005514:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005518:	f043 030e 	orr.w	r3, r3, #14
 800551c:	6053      	str	r3, [r2, #4]
          break;
 800551e:	e02c      	b.n	800557a <USB_HC_StartXfer+0x37e>

        case HCSPLT_END:
          /* End data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_0;
 8005520:	69fb      	ldr	r3, [r7, #28]
 8005522:	015a      	lsls	r2, r3, #5
 8005524:	6a3b      	ldr	r3, [r7, #32]
 8005526:	4413      	add	r3, r2
 8005528:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800552c:	685b      	ldr	r3, [r3, #4]
 800552e:	69fa      	ldr	r2, [r7, #28]
 8005530:	0151      	lsls	r1, r2, #5
 8005532:	6a3a      	ldr	r2, [r7, #32]
 8005534:	440a      	add	r2, r1
 8005536:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800553a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800553e:	6053      	str	r3, [r2, #4]
          break;
 8005540:	e01b      	b.n	800557a <USB_HC_StartXfer+0x37e>

        case HCSPLT_FULL:
          /* Entire data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS;
 8005542:	69fb      	ldr	r3, [r7, #28]
 8005544:	015a      	lsls	r2, r3, #5
 8005546:	6a3b      	ldr	r3, [r7, #32]
 8005548:	4413      	add	r3, r2
 800554a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800554e:	685b      	ldr	r3, [r3, #4]
 8005550:	69fa      	ldr	r2, [r7, #28]
 8005552:	0151      	lsls	r1, r2, #5
 8005554:	6a3a      	ldr	r2, [r7, #32]
 8005556:	440a      	add	r2, r1
 8005558:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800555c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005560:	6053      	str	r3, [r2, #4]
          break;
 8005562:	e00a      	b.n	800557a <USB_HC_StartXfer+0x37e>
    }
  }
  else
  {
    /* Clear Hub Start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 8005564:	69fb      	ldr	r3, [r7, #28]
 8005566:	015a      	lsls	r2, r3, #5
 8005568:	6a3b      	ldr	r3, [r7, #32]
 800556a:	4413      	add	r3, r2
 800556c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005570:	461a      	mov	r2, r3
 8005572:	2300      	movs	r3, #0
 8005574:	6053      	str	r3, [r2, #4]
 8005576:	e000      	b.n	800557a <USB_HC_StartXfer+0x37e>
          break;
 8005578:	bf00      	nop
  }

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 800557a:	69fb      	ldr	r3, [r7, #28]
 800557c:	015a      	lsls	r2, r3, #5
 800557e:	6a3b      	ldr	r3, [r7, #32]
 8005580:	4413      	add	r3, r2
 8005582:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800558a:	693b      	ldr	r3, [r7, #16]
 800558c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8005590:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 8005592:	68bb      	ldr	r3, [r7, #8]
 8005594:	78db      	ldrb	r3, [r3, #3]
 8005596:	2b00      	cmp	r3, #0
 8005598:	d004      	beq.n	80055a4 <USB_HC_StartXfer+0x3a8>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 800559a:	693b      	ldr	r3, [r7, #16]
 800559c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80055a0:	613b      	str	r3, [r7, #16]
 80055a2:	e003      	b.n	80055ac <USB_HC_StartXfer+0x3b0>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 80055a4:	693b      	ldr	r3, [r7, #16]
 80055a6:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80055aa:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 80055ac:	693b      	ldr	r3, [r7, #16]
 80055ae:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80055b2:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 80055b4:	69fb      	ldr	r3, [r7, #28]
 80055b6:	015a      	lsls	r2, r3, #5
 80055b8:	6a3b      	ldr	r3, [r7, #32]
 80055ba:	4413      	add	r3, r2
 80055bc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80055c0:	461a      	mov	r2, r3
 80055c2:	693b      	ldr	r3, [r7, #16]
 80055c4:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 80055c6:	79fb      	ldrb	r3, [r7, #7]
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d003      	beq.n	80055d4 <USB_HC_StartXfer+0x3d8>
  {
    return HAL_OK;
 80055cc:	2300      	movs	r3, #0
 80055ce:	e055      	b.n	800567c <USB_HC_StartXfer+0x480>
 80055d0:	1ff80000 	.word	0x1ff80000
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U) && (hc->do_csplit == 0U))
 80055d4:	68bb      	ldr	r3, [r7, #8]
 80055d6:	78db      	ldrb	r3, [r3, #3]
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d14e      	bne.n	800567a <USB_HC_StartXfer+0x47e>
 80055dc:	68bb      	ldr	r3, [r7, #8]
 80055de:	6a1b      	ldr	r3, [r3, #32]
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d04a      	beq.n	800567a <USB_HC_StartXfer+0x47e>
 80055e4:	68bb      	ldr	r3, [r7, #8]
 80055e6:	79db      	ldrb	r3, [r3, #7]
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d146      	bne.n	800567a <USB_HC_StartXfer+0x47e>
  {
    switch (hc->ep_type)
 80055ec:	68bb      	ldr	r3, [r7, #8]
 80055ee:	7c9b      	ldrb	r3, [r3, #18]
 80055f0:	2b03      	cmp	r3, #3
 80055f2:	d831      	bhi.n	8005658 <USB_HC_StartXfer+0x45c>
 80055f4:	a201      	add	r2, pc, #4	@ (adr r2, 80055fc <USB_HC_StartXfer+0x400>)
 80055f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055fa:	bf00      	nop
 80055fc:	0800560d 	.word	0x0800560d
 8005600:	08005631 	.word	0x08005631
 8005604:	0800560d 	.word	0x0800560d
 8005608:	08005631 	.word	0x08005631
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800560c:	68bb      	ldr	r3, [r7, #8]
 800560e:	6a1b      	ldr	r3, [r3, #32]
 8005610:	3303      	adds	r3, #3
 8005612:	089b      	lsrs	r3, r3, #2
 8005614:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 8005616:	8afa      	ldrh	r2, [r7, #22]
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800561c:	b29b      	uxth	r3, r3
 800561e:	429a      	cmp	r2, r3
 8005620:	d91c      	bls.n	800565c <USB_HC_StartXfer+0x460>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	699b      	ldr	r3, [r3, #24]
 8005626:	f043 0220 	orr.w	r2, r3, #32
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	619a      	str	r2, [r3, #24]
        }
        break;
 800562e:	e015      	b.n	800565c <USB_HC_StartXfer+0x460>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8005630:	68bb      	ldr	r3, [r7, #8]
 8005632:	6a1b      	ldr	r3, [r3, #32]
 8005634:	3303      	adds	r3, #3
 8005636:	089b      	lsrs	r3, r3, #2
 8005638:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 800563a:	8afa      	ldrh	r2, [r7, #22]
 800563c:	6a3b      	ldr	r3, [r7, #32]
 800563e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005642:	691b      	ldr	r3, [r3, #16]
 8005644:	b29b      	uxth	r3, r3
 8005646:	429a      	cmp	r2, r3
 8005648:	d90a      	bls.n	8005660 <USB_HC_StartXfer+0x464>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	699b      	ldr	r3, [r3, #24]
 800564e:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	619a      	str	r2, [r3, #24]
        }
        break;
 8005656:	e003      	b.n	8005660 <USB_HC_StartXfer+0x464>

      default:
        break;
 8005658:	bf00      	nop
 800565a:	e002      	b.n	8005662 <USB_HC_StartXfer+0x466>
        break;
 800565c:	bf00      	nop
 800565e:	e000      	b.n	8005662 <USB_HC_StartXfer+0x466>
        break;
 8005660:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 8005662:	68bb      	ldr	r3, [r7, #8]
 8005664:	6999      	ldr	r1, [r3, #24]
 8005666:	68bb      	ldr	r3, [r7, #8]
 8005668:	785a      	ldrb	r2, [r3, #1]
 800566a:	68bb      	ldr	r3, [r7, #8]
 800566c:	6a1b      	ldr	r3, [r3, #32]
 800566e:	b29b      	uxth	r3, r3
 8005670:	2000      	movs	r0, #0
 8005672:	9000      	str	r0, [sp, #0]
 8005674:	68f8      	ldr	r0, [r7, #12]
 8005676:	f7ff fb1b 	bl	8004cb0 <USB_WritePacket>
  }

  return HAL_OK;
 800567a:	2300      	movs	r3, #0
}
 800567c:	4618      	mov	r0, r3
 800567e:	3728      	adds	r7, #40	@ 0x28
 8005680:	46bd      	mov	sp, r7
 8005682:	bd80      	pop	{r7, pc}

08005684 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8005684:	b480      	push	{r7}
 8005686:	b085      	sub	sp, #20
 8005688:	af00      	add	r7, sp, #0
 800568a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005696:	695b      	ldr	r3, [r3, #20]
 8005698:	b29b      	uxth	r3, r3
}
 800569a:	4618      	mov	r0, r3
 800569c:	3714      	adds	r7, #20
 800569e:	46bd      	mov	sp, r7
 80056a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056a4:	4770      	bx	lr

080056a6 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 80056a6:	b480      	push	{r7}
 80056a8:	b089      	sub	sp, #36	@ 0x24
 80056aa:	af00      	add	r7, sp, #0
 80056ac:	6078      	str	r0, [r7, #4]
 80056ae:	460b      	mov	r3, r1
 80056b0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 80056b6:	78fb      	ldrb	r3, [r7, #3]
 80056b8:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 80056ba:	2300      	movs	r3, #0
 80056bc:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 80056be:	69bb      	ldr	r3, [r7, #24]
 80056c0:	015a      	lsls	r2, r3, #5
 80056c2:	69fb      	ldr	r3, [r7, #28]
 80056c4:	4413      	add	r3, r2
 80056c6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	0c9b      	lsrs	r3, r3, #18
 80056ce:	f003 0303 	and.w	r3, r3, #3
 80056d2:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 80056d4:	69bb      	ldr	r3, [r7, #24]
 80056d6:	015a      	lsls	r2, r3, #5
 80056d8:	69fb      	ldr	r3, [r7, #28]
 80056da:	4413      	add	r3, r2
 80056dc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	0fdb      	lsrs	r3, r3, #31
 80056e4:	f003 0301 	and.w	r3, r3, #1
 80056e8:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 80056ea:	69bb      	ldr	r3, [r7, #24]
 80056ec:	015a      	lsls	r2, r3, #5
 80056ee:	69fb      	ldr	r3, [r7, #28]
 80056f0:	4413      	add	r3, r2
 80056f2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80056f6:	685b      	ldr	r3, [r3, #4]
 80056f8:	0fdb      	lsrs	r3, r3, #31
 80056fa:	f003 0301 	and.w	r3, r3, #1
 80056fe:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	689b      	ldr	r3, [r3, #8]
 8005704:	f003 0320 	and.w	r3, r3, #32
 8005708:	2b20      	cmp	r3, #32
 800570a:	d10d      	bne.n	8005728 <USB_HC_Halt+0x82>
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	2b00      	cmp	r3, #0
 8005710:	d10a      	bne.n	8005728 <USB_HC_Halt+0x82>
 8005712:	693b      	ldr	r3, [r7, #16]
 8005714:	2b00      	cmp	r3, #0
 8005716:	d005      	beq.n	8005724 <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 8005718:	697b      	ldr	r3, [r7, #20]
 800571a:	2b01      	cmp	r3, #1
 800571c:	d002      	beq.n	8005724 <USB_HC_Halt+0x7e>
 800571e:	697b      	ldr	r3, [r7, #20]
 8005720:	2b03      	cmp	r3, #3
 8005722:	d101      	bne.n	8005728 <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 8005724:	2300      	movs	r3, #0
 8005726:	e0d8      	b.n	80058da <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8005728:	697b      	ldr	r3, [r7, #20]
 800572a:	2b00      	cmp	r3, #0
 800572c:	d002      	beq.n	8005734 <USB_HC_Halt+0x8e>
 800572e:	697b      	ldr	r3, [r7, #20]
 8005730:	2b02      	cmp	r3, #2
 8005732:	d173      	bne.n	800581c <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8005734:	69bb      	ldr	r3, [r7, #24]
 8005736:	015a      	lsls	r2, r3, #5
 8005738:	69fb      	ldr	r3, [r7, #28]
 800573a:	4413      	add	r3, r2
 800573c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	69ba      	ldr	r2, [r7, #24]
 8005744:	0151      	lsls	r1, r2, #5
 8005746:	69fa      	ldr	r2, [r7, #28]
 8005748:	440a      	add	r2, r1
 800574a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800574e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005752:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	689b      	ldr	r3, [r3, #8]
 8005758:	f003 0320 	and.w	r3, r3, #32
 800575c:	2b00      	cmp	r3, #0
 800575e:	d14a      	bne.n	80057f6 <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005764:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8005768:	2b00      	cmp	r3, #0
 800576a:	d133      	bne.n	80057d4 <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800576c:	69bb      	ldr	r3, [r7, #24]
 800576e:	015a      	lsls	r2, r3, #5
 8005770:	69fb      	ldr	r3, [r7, #28]
 8005772:	4413      	add	r3, r2
 8005774:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	69ba      	ldr	r2, [r7, #24]
 800577c:	0151      	lsls	r1, r2, #5
 800577e:	69fa      	ldr	r2, [r7, #28]
 8005780:	440a      	add	r2, r1
 8005782:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005786:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800578a:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800578c:	69bb      	ldr	r3, [r7, #24]
 800578e:	015a      	lsls	r2, r3, #5
 8005790:	69fb      	ldr	r3, [r7, #28]
 8005792:	4413      	add	r3, r2
 8005794:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	69ba      	ldr	r2, [r7, #24]
 800579c:	0151      	lsls	r1, r2, #5
 800579e:	69fa      	ldr	r2, [r7, #28]
 80057a0:	440a      	add	r2, r1
 80057a2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80057a6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80057aa:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 80057ac:	68bb      	ldr	r3, [r7, #8]
 80057ae:	3301      	adds	r3, #1
 80057b0:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 80057b2:	68bb      	ldr	r3, [r7, #8]
 80057b4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80057b8:	d82e      	bhi.n	8005818 <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80057ba:	69bb      	ldr	r3, [r7, #24]
 80057bc:	015a      	lsls	r2, r3, #5
 80057be:	69fb      	ldr	r3, [r7, #28]
 80057c0:	4413      	add	r3, r2
 80057c2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80057cc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80057d0:	d0ec      	beq.n	80057ac <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80057d2:	e081      	b.n	80058d8 <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80057d4:	69bb      	ldr	r3, [r7, #24]
 80057d6:	015a      	lsls	r2, r3, #5
 80057d8:	69fb      	ldr	r3, [r7, #28]
 80057da:	4413      	add	r3, r2
 80057dc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	69ba      	ldr	r2, [r7, #24]
 80057e4:	0151      	lsls	r1, r2, #5
 80057e6:	69fa      	ldr	r2, [r7, #28]
 80057e8:	440a      	add	r2, r1
 80057ea:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80057ee:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80057f2:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80057f4:	e070      	b.n	80058d8 <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80057f6:	69bb      	ldr	r3, [r7, #24]
 80057f8:	015a      	lsls	r2, r3, #5
 80057fa:	69fb      	ldr	r3, [r7, #28]
 80057fc:	4413      	add	r3, r2
 80057fe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	69ba      	ldr	r2, [r7, #24]
 8005806:	0151      	lsls	r1, r2, #5
 8005808:	69fa      	ldr	r2, [r7, #28]
 800580a:	440a      	add	r2, r1
 800580c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005810:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005814:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8005816:	e05f      	b.n	80058d8 <USB_HC_Halt+0x232>
            break;
 8005818:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800581a:	e05d      	b.n	80058d8 <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800581c:	69bb      	ldr	r3, [r7, #24]
 800581e:	015a      	lsls	r2, r3, #5
 8005820:	69fb      	ldr	r3, [r7, #28]
 8005822:	4413      	add	r3, r2
 8005824:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	69ba      	ldr	r2, [r7, #24]
 800582c:	0151      	lsls	r1, r2, #5
 800582e:	69fa      	ldr	r2, [r7, #28]
 8005830:	440a      	add	r2, r1
 8005832:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005836:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800583a:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 800583c:	69fb      	ldr	r3, [r7, #28]
 800583e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005842:	691b      	ldr	r3, [r3, #16]
 8005844:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8005848:	2b00      	cmp	r3, #0
 800584a:	d133      	bne.n	80058b4 <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800584c:	69bb      	ldr	r3, [r7, #24]
 800584e:	015a      	lsls	r2, r3, #5
 8005850:	69fb      	ldr	r3, [r7, #28]
 8005852:	4413      	add	r3, r2
 8005854:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	69ba      	ldr	r2, [r7, #24]
 800585c:	0151      	lsls	r1, r2, #5
 800585e:	69fa      	ldr	r2, [r7, #28]
 8005860:	440a      	add	r2, r1
 8005862:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005866:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800586a:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800586c:	69bb      	ldr	r3, [r7, #24]
 800586e:	015a      	lsls	r2, r3, #5
 8005870:	69fb      	ldr	r3, [r7, #28]
 8005872:	4413      	add	r3, r2
 8005874:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	69ba      	ldr	r2, [r7, #24]
 800587c:	0151      	lsls	r1, r2, #5
 800587e:	69fa      	ldr	r2, [r7, #28]
 8005880:	440a      	add	r2, r1
 8005882:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005886:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800588a:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 800588c:	68bb      	ldr	r3, [r7, #8]
 800588e:	3301      	adds	r3, #1
 8005890:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 8005892:	68bb      	ldr	r3, [r7, #8]
 8005894:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005898:	d81d      	bhi.n	80058d6 <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800589a:	69bb      	ldr	r3, [r7, #24]
 800589c:	015a      	lsls	r2, r3, #5
 800589e:	69fb      	ldr	r3, [r7, #28]
 80058a0:	4413      	add	r3, r2
 80058a2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80058ac:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80058b0:	d0ec      	beq.n	800588c <USB_HC_Halt+0x1e6>
 80058b2:	e011      	b.n	80058d8 <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80058b4:	69bb      	ldr	r3, [r7, #24]
 80058b6:	015a      	lsls	r2, r3, #5
 80058b8:	69fb      	ldr	r3, [r7, #28]
 80058ba:	4413      	add	r3, r2
 80058bc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	69ba      	ldr	r2, [r7, #24]
 80058c4:	0151      	lsls	r1, r2, #5
 80058c6:	69fa      	ldr	r2, [r7, #28]
 80058c8:	440a      	add	r2, r1
 80058ca:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80058ce:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80058d2:	6013      	str	r3, [r2, #0]
 80058d4:	e000      	b.n	80058d8 <USB_HC_Halt+0x232>
          break;
 80058d6:	bf00      	nop
    }
  }

  return HAL_OK;
 80058d8:	2300      	movs	r3, #0
}
 80058da:	4618      	mov	r0, r3
 80058dc:	3724      	adds	r7, #36	@ 0x24
 80058de:	46bd      	mov	sp, r7
 80058e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058e4:	4770      	bx	lr

080058e6 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 80058e6:	b580      	push	{r7, lr}
 80058e8:	b088      	sub	sp, #32
 80058ea:	af00      	add	r7, sp, #0
 80058ec:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 80058ee:	2300      	movs	r3, #0
 80058f0:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 80058f6:	2300      	movs	r3, #0
 80058f8:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 80058fa:	6878      	ldr	r0, [r7, #4]
 80058fc:	f7ff f967 	bl	8004bce <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8005900:	2110      	movs	r1, #16
 8005902:	6878      	ldr	r0, [r7, #4]
 8005904:	f7ff f974 	bl	8004bf0 <USB_FlushTxFifo>
 8005908:	4603      	mov	r3, r0
 800590a:	2b00      	cmp	r3, #0
 800590c:	d001      	beq.n	8005912 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 800590e:	2301      	movs	r3, #1
 8005910:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8005912:	6878      	ldr	r0, [r7, #4]
 8005914:	f7ff f99e 	bl	8004c54 <USB_FlushRxFifo>
 8005918:	4603      	mov	r3, r0
 800591a:	2b00      	cmp	r3, #0
 800591c:	d001      	beq.n	8005922 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 800591e:	2301      	movs	r3, #1
 8005920:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8005922:	2300      	movs	r3, #0
 8005924:	61bb      	str	r3, [r7, #24]
 8005926:	e01f      	b.n	8005968 <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 8005928:	69bb      	ldr	r3, [r7, #24]
 800592a:	015a      	lsls	r2, r3, #5
 800592c:	697b      	ldr	r3, [r7, #20]
 800592e:	4413      	add	r3, r2
 8005930:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 8005938:	693b      	ldr	r3, [r7, #16]
 800593a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800593e:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 8005940:	693b      	ldr	r3, [r7, #16]
 8005942:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005946:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8005948:	693b      	ldr	r3, [r7, #16]
 800594a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800594e:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8005950:	69bb      	ldr	r3, [r7, #24]
 8005952:	015a      	lsls	r2, r3, #5
 8005954:	697b      	ldr	r3, [r7, #20]
 8005956:	4413      	add	r3, r2
 8005958:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800595c:	461a      	mov	r2, r3
 800595e:	693b      	ldr	r3, [r7, #16]
 8005960:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8005962:	69bb      	ldr	r3, [r7, #24]
 8005964:	3301      	adds	r3, #1
 8005966:	61bb      	str	r3, [r7, #24]
 8005968:	69bb      	ldr	r3, [r7, #24]
 800596a:	2b0f      	cmp	r3, #15
 800596c:	d9dc      	bls.n	8005928 <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 800596e:	2300      	movs	r3, #0
 8005970:	61bb      	str	r3, [r7, #24]
 8005972:	e034      	b.n	80059de <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 8005974:	69bb      	ldr	r3, [r7, #24]
 8005976:	015a      	lsls	r2, r3, #5
 8005978:	697b      	ldr	r3, [r7, #20]
 800597a:	4413      	add	r3, r2
 800597c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 8005984:	693b      	ldr	r3, [r7, #16]
 8005986:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800598a:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 800598c:	693b      	ldr	r3, [r7, #16]
 800598e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005992:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8005994:	693b      	ldr	r3, [r7, #16]
 8005996:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800599a:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800599c:	69bb      	ldr	r3, [r7, #24]
 800599e:	015a      	lsls	r2, r3, #5
 80059a0:	697b      	ldr	r3, [r7, #20]
 80059a2:	4413      	add	r3, r2
 80059a4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80059a8:	461a      	mov	r2, r3
 80059aa:	693b      	ldr	r3, [r7, #16]
 80059ac:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	3301      	adds	r3, #1
 80059b2:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80059ba:	d80c      	bhi.n	80059d6 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80059bc:	69bb      	ldr	r3, [r7, #24]
 80059be:	015a      	lsls	r2, r3, #5
 80059c0:	697b      	ldr	r3, [r7, #20]
 80059c2:	4413      	add	r3, r2
 80059c4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80059ce:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80059d2:	d0ec      	beq.n	80059ae <USB_StopHost+0xc8>
 80059d4:	e000      	b.n	80059d8 <USB_StopHost+0xf2>
        break;
 80059d6:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 80059d8:	69bb      	ldr	r3, [r7, #24]
 80059da:	3301      	adds	r3, #1
 80059dc:	61bb      	str	r3, [r7, #24]
 80059de:	69bb      	ldr	r3, [r7, #24]
 80059e0:	2b0f      	cmp	r3, #15
 80059e2:	d9c7      	bls.n	8005974 <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 80059e4:	697b      	ldr	r3, [r7, #20]
 80059e6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80059ea:	461a      	mov	r2, r3
 80059ec:	f04f 33ff 	mov.w	r3, #4294967295
 80059f0:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	f04f 32ff 	mov.w	r2, #4294967295
 80059f8:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 80059fa:	6878      	ldr	r0, [r7, #4]
 80059fc:	f7ff f8d6 	bl	8004bac <USB_EnableGlobalInt>

  return ret;
 8005a00:	7ffb      	ldrb	r3, [r7, #31]
}
 8005a02:	4618      	mov	r0, r3
 8005a04:	3720      	adds	r7, #32
 8005a06:	46bd      	mov	sp, r7
 8005a08:	bd80      	pop	{r7, pc}

08005a0a <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 8005a0a:	b580      	push	{r7, lr}
 8005a0c:	b084      	sub	sp, #16
 8005a0e:	af00      	add	r7, sp, #0
 8005a10:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 8005a12:	2300      	movs	r3, #0
 8005a14:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8005a16:	2300      	movs	r3, #0
 8005a18:	60fb      	str	r3, [r7, #12]
 8005a1a:	e009      	b.n	8005a30 <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 8005a1c:	687a      	ldr	r2, [r7, #4]
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	33e0      	adds	r3, #224	@ 0xe0
 8005a22:	009b      	lsls	r3, r3, #2
 8005a24:	4413      	add	r3, r2
 8005a26:	2200      	movs	r2, #0
 8005a28:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	3301      	adds	r3, #1
 8005a2e:	60fb      	str	r3, [r7, #12]
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	2b0f      	cmp	r3, #15
 8005a34:	d9f2      	bls.n	8005a1c <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8005a36:	2300      	movs	r3, #0
 8005a38:	60fb      	str	r3, [r7, #12]
 8005a3a:	e009      	b.n	8005a50 <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 8005a3c:	687a      	ldr	r2, [r7, #4]
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	4413      	add	r3, r2
 8005a42:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8005a46:	2200      	movs	r2, #0
 8005a48:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	3301      	adds	r3, #1
 8005a4e:	60fb      	str	r3, [r7, #12]
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005a56:	d3f1      	bcc.n	8005a3c <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	2200      	movs	r2, #0
 8005a5c:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	2200      	movs	r2, #0
 8005a62:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	2201      	movs	r2, #1
 8005a68:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	2200      	movs	r2, #0
 8005a6e:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4

  phost->Control.state = CTRL_SETUP;
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	2201      	movs	r2, #1
 8005a76:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	2240      	movs	r2, #64	@ 0x40
 8005a7c:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	2200      	movs	r2, #0
 8005a82:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	2200      	movs	r2, #0
 8005a88:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	2201      	movs	r2, #1
 8005a90:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d
  phost->device.RstCnt = 0U;
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	2200      	movs	r2, #0
 8005a98:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
  phost->device.EnumCnt = 0U;
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	2200      	movs	r2, #0
 8005aa0:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e

  /* Reset the device struct */
  USBH_memset(&phost->device.CfgDesc_Raw, 0, sizeof(phost->device.CfgDesc_Raw));
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	331c      	adds	r3, #28
 8005aa8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005aac:	2100      	movs	r1, #0
 8005aae:	4618      	mov	r0, r3
 8005ab0:	f001 fcf8 	bl	80074a4 <memset>
  USBH_memset(&phost->device.Data, 0, sizeof(phost->device.Data));
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8005aba:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005abe:	2100      	movs	r1, #0
 8005ac0:	4618      	mov	r0, r3
 8005ac2:	f001 fcef 	bl	80074a4 <memset>
  USBH_memset(&phost->device.DevDesc, 0, sizeof(phost->device.DevDesc));
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	f203 3326 	addw	r3, r3, #806	@ 0x326
 8005acc:	2212      	movs	r2, #18
 8005ace:	2100      	movs	r1, #0
 8005ad0:	4618      	mov	r0, r3
 8005ad2:	f001 fce7 	bl	80074a4 <memset>
  USBH_memset(&phost->device.CfgDesc, 0, sizeof(phost->device.CfgDesc));
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8005adc:	223e      	movs	r2, #62	@ 0x3e
 8005ade:	2100      	movs	r1, #0
 8005ae0:	4618      	mov	r0, r3
 8005ae2:	f001 fcdf 	bl	80074a4 <memset>

  return USBH_OK;
 8005ae6:	2300      	movs	r3, #0
}
 8005ae8:	4618      	mov	r0, r3
 8005aea:	3710      	adds	r7, #16
 8005aec:	46bd      	mov	sp, r7
 8005aee:	bd80      	pop	{r7, pc}

08005af0 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Start(USBH_HandleTypeDef *phost)
{
 8005af0:	b580      	push	{r7, lr}
 8005af2:	b082      	sub	sp, #8
 8005af4:	af00      	add	r7, sp, #0
 8005af6:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 8005af8:	6878      	ldr	r0, [r7, #4]
 8005afa:	f001 fb7d 	bl	80071f8 <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 8005afe:	2101      	movs	r1, #1
 8005b00:	6878      	ldr	r0, [r7, #4]
 8005b02:	f001 fc64 	bl	80073ce <USBH_LL_DriverVBUS>

  return USBH_OK;
 8005b06:	2300      	movs	r3, #0
}
 8005b08:	4618      	mov	r0, r3
 8005b0a:	3708      	adds	r7, #8
 8005b0c:	46bd      	mov	sp, r7
 8005b0e:	bd80      	pop	{r7, pc}

08005b10 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Process(USBH_HandleTypeDef *phost)
{
 8005b10:	b580      	push	{r7, lr}
 8005b12:	b088      	sub	sp, #32
 8005b14:	af04      	add	r7, sp, #16
 8005b16:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8005b18:	2302      	movs	r3, #2
 8005b1a:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 8005b1c:	2300      	movs	r3, #0
 8005b1e:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	f893 3321 	ldrb.w	r3, [r3, #801]	@ 0x321
 8005b26:	b2db      	uxtb	r3, r3
 8005b28:	2b01      	cmp	r3, #1
 8005b2a:	d102      	bne.n	8005b32 <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	2203      	movs	r2, #3
 8005b30:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	781b      	ldrb	r3, [r3, #0]
 8005b36:	b2db      	uxtb	r3, r3
 8005b38:	2b0b      	cmp	r3, #11
 8005b3a:	f200 81bb 	bhi.w	8005eb4 <USBH_Process+0x3a4>
 8005b3e:	a201      	add	r2, pc, #4	@ (adr r2, 8005b44 <USBH_Process+0x34>)
 8005b40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b44:	08005b75 	.word	0x08005b75
 8005b48:	08005ba7 	.word	0x08005ba7
 8005b4c:	08005c0f 	.word	0x08005c0f
 8005b50:	08005e4f 	.word	0x08005e4f
 8005b54:	08005eb5 	.word	0x08005eb5
 8005b58:	08005caf 	.word	0x08005caf
 8005b5c:	08005df5 	.word	0x08005df5
 8005b60:	08005ce5 	.word	0x08005ce5
 8005b64:	08005d05 	.word	0x08005d05
 8005b68:	08005d23 	.word	0x08005d23
 8005b6c:	08005d67 	.word	0x08005d67
 8005b70:	08005e37 	.word	0x08005e37
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	f893 3320 	ldrb.w	r3, [r3, #800]	@ 0x320
 8005b7a:	b2db      	uxtb	r3, r3
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	f000 819b 	beq.w	8005eb8 <USBH_Process+0x3a8>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	2201      	movs	r2, #1
 8005b86:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 8005b88:	20c8      	movs	r0, #200	@ 0xc8
 8005b8a:	f001 fc37 	bl	80073fc <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 8005b8e:	6878      	ldr	r0, [r7, #4]
 8005b90:	f001 fb8f 	bl	80072b2 <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	2200      	movs	r2, #0
 8005b98:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
        phost->Timeout = 0U;
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	2200      	movs	r2, #0
 8005ba0:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8005ba4:	e188      	b.n	8005eb8 <USBH_Process+0x3a8>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	f893 3323 	ldrb.w	r3, [r3, #803]	@ 0x323
 8005bac:	2b01      	cmp	r3, #1
 8005bae:	d107      	bne.n	8005bc0 <USBH_Process+0xb0>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	2200      	movs	r2, #0
 8005bb4:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	2202      	movs	r2, #2
 8005bbc:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8005bbe:	e18a      	b.n	8005ed6 <USBH_Process+0x3c6>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8005bc6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005bca:	d914      	bls.n	8005bf6 <USBH_Process+0xe6>
          phost->device.RstCnt++;
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 8005bd2:	3301      	adds	r3, #1
 8005bd4:	b2da      	uxtb	r2, r3
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
          if (phost->device.RstCnt > 3U)
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 8005be2:	2b03      	cmp	r3, #3
 8005be4:	d903      	bls.n	8005bee <USBH_Process+0xde>
            phost->gState = HOST_ABORT_STATE;
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	220d      	movs	r2, #13
 8005bea:	701a      	strb	r2, [r3, #0]
      break;
 8005bec:	e173      	b.n	8005ed6 <USBH_Process+0x3c6>
            phost->gState = HOST_IDLE;
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	2200      	movs	r2, #0
 8005bf2:	701a      	strb	r2, [r3, #0]
      break;
 8005bf4:	e16f      	b.n	8005ed6 <USBH_Process+0x3c6>
          phost->Timeout += 10U;
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8005bfc:	f103 020a 	add.w	r2, r3, #10
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
          USBH_Delay(10U);
 8005c06:	200a      	movs	r0, #10
 8005c08:	f001 fbf8 	bl	80073fc <USBH_Delay>
      break;
 8005c0c:	e163      	b.n	8005ed6 <USBH_Process+0x3c6>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	d005      	beq.n	8005c24 <USBH_Process+0x114>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8005c1e:	2104      	movs	r1, #4
 8005c20:	6878      	ldr	r0, [r7, #4]
 8005c22:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 8005c24:	2064      	movs	r0, #100	@ 0x64
 8005c26:	f001 fbe9 	bl	80073fc <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 8005c2a:	6878      	ldr	r0, [r7, #4]
 8005c2c:	f001 fb1a 	bl	8007264 <USBH_LL_GetSpeed>
 8005c30:	4603      	mov	r3, r0
 8005c32:	461a      	mov	r2, r3
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d

      phost->gState = HOST_ENUMERATION;
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	2205      	movs	r2, #5
 8005c3e:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 8005c40:	2100      	movs	r1, #0
 8005c42:	6878      	ldr	r0, [r7, #4]
 8005c44:	f001 fa16 	bl	8007074 <USBH_AllocPipe>
 8005c48:	4603      	mov	r3, r0
 8005c4a:	461a      	mov	r2, r3
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 8005c50:	2180      	movs	r1, #128	@ 0x80
 8005c52:	6878      	ldr	r0, [r7, #4]
 8005c54:	f001 fa0e 	bl	8007074 <USBH_AllocPipe>
 8005c58:	4603      	mov	r3, r0
 8005c5a:	461a      	mov	r2, r3
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	7919      	ldrb	r1, [r3, #4]
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8005c70:	687a      	ldr	r2, [r7, #4]
 8005c72:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8005c74:	9202      	str	r2, [sp, #8]
 8005c76:	2200      	movs	r2, #0
 8005c78:	9201      	str	r2, [sp, #4]
 8005c7a:	9300      	str	r3, [sp, #0]
 8005c7c:	4603      	mov	r3, r0
 8005c7e:	2280      	movs	r2, #128	@ 0x80
 8005c80:	6878      	ldr	r0, [r7, #4]
 8005c82:	f001 f9d8 	bl	8007036 <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	7959      	ldrb	r1, [r3, #5]
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8005c96:	687a      	ldr	r2, [r7, #4]
 8005c98:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8005c9a:	9202      	str	r2, [sp, #8]
 8005c9c:	2200      	movs	r2, #0
 8005c9e:	9201      	str	r2, [sp, #4]
 8005ca0:	9300      	str	r3, [sp, #0]
 8005ca2:	4603      	mov	r3, r0
 8005ca4:	2200      	movs	r2, #0
 8005ca6:	6878      	ldr	r0, [r7, #4]
 8005ca8:	f001 f9c5 	bl	8007036 <USBH_OpenPipe>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8005cac:	e113      	b.n	8005ed6 <USBH_Process+0x3c6>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 8005cae:	6878      	ldr	r0, [r7, #4]
 8005cb0:	f000 f916 	bl	8005ee0 <USBH_HandleEnum>
 8005cb4:	4603      	mov	r3, r0
 8005cb6:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 8005cb8:	7bbb      	ldrb	r3, [r7, #14]
 8005cba:	b2db      	uxtb	r3, r3
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	f040 80fd 	bne.w	8005ebc <USBH_Process+0x3ac>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	2200      	movs	r2, #0
 8005cc6:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	f893 3337 	ldrb.w	r3, [r3, #823]	@ 0x337
 8005cd0:	2b01      	cmp	r3, #1
 8005cd2:	d103      	bne.n	8005cdc <USBH_Process+0x1cc>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	2208      	movs	r2, #8
 8005cd8:	701a      	strb	r2, [r3, #0]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8005cda:	e0ef      	b.n	8005ebc <USBH_Process+0x3ac>
          phost->gState = HOST_INPUT;
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	2207      	movs	r2, #7
 8005ce0:	701a      	strb	r2, [r3, #0]
      break;
 8005ce2:	e0eb      	b.n	8005ebc <USBH_Process+0x3ac>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	f000 80e8 	beq.w	8005ec0 <USBH_Process+0x3b0>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8005cf6:	2101      	movs	r1, #1
 8005cf8:	6878      	ldr	r0, [r7, #4]
 8005cfa:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	2208      	movs	r2, #8
 8005d00:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
    }
    break;
 8005d02:	e0dd      	b.n	8005ec0 <USBH_Process+0x3b0>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	f893 333d 	ldrb.w	r3, [r3, #829]	@ 0x33d
 8005d0a:	4619      	mov	r1, r3
 8005d0c:	6878      	ldr	r0, [r7, #4]
 8005d0e:	f000 fc2b 	bl	8006568 <USBH_SetCfg>
 8005d12:	4603      	mov	r3, r0
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	f040 80d5 	bne.w	8005ec4 <USBH_Process+0x3b4>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	2209      	movs	r2, #9
 8005d1e:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8005d20:	e0d0      	b.n	8005ec4 <USBH_Process+0x3b4>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	f893 333f 	ldrb.w	r3, [r3, #831]	@ 0x33f
 8005d28:	f003 0320 	and.w	r3, r3, #32
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	d016      	beq.n	8005d5e <USBH_Process+0x24e>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 8005d30:	2101      	movs	r1, #1
 8005d32:	6878      	ldr	r0, [r7, #4]
 8005d34:	f000 fc3b 	bl	80065ae <USBH_SetFeature>
 8005d38:	4603      	mov	r3, r0
 8005d3a:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8005d3c:	7bbb      	ldrb	r3, [r7, #14]
 8005d3e:	b2db      	uxtb	r3, r3
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d103      	bne.n	8005d4c <USBH_Process+0x23c>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	220a      	movs	r2, #10
 8005d48:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8005d4a:	e0bd      	b.n	8005ec8 <USBH_Process+0x3b8>
        else if (status == USBH_NOT_SUPPORTED)
 8005d4c:	7bbb      	ldrb	r3, [r7, #14]
 8005d4e:	b2db      	uxtb	r3, r3
 8005d50:	2b03      	cmp	r3, #3
 8005d52:	f040 80b9 	bne.w	8005ec8 <USBH_Process+0x3b8>
          phost->gState = HOST_CHECK_CLASS;
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	220a      	movs	r2, #10
 8005d5a:	701a      	strb	r2, [r3, #0]
      break;
 8005d5c:	e0b4      	b.n	8005ec8 <USBH_Process+0x3b8>
        phost->gState = HOST_CHECK_CLASS;
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	220a      	movs	r2, #10
 8005d62:	701a      	strb	r2, [r3, #0]
      break;
 8005d64:	e0b0      	b.n	8005ec8 <USBH_Process+0x3b8>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	f000 80ad 	beq.w	8005ecc <USBH_Process+0x3bc>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	2200      	movs	r2, #0
 8005d76:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8005d7a:	2300      	movs	r3, #0
 8005d7c:	73fb      	strb	r3, [r7, #15]
 8005d7e:	e016      	b.n	8005dae <USBH_Process+0x29e>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 8005d80:	7bfa      	ldrb	r2, [r7, #15]
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	32de      	adds	r2, #222	@ 0xde
 8005d86:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005d8a:	791a      	ldrb	r2, [r3, #4]
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	f893 3347 	ldrb.w	r3, [r3, #839]	@ 0x347
 8005d92:	429a      	cmp	r2, r3
 8005d94:	d108      	bne.n	8005da8 <USBH_Process+0x298>
          {
            phost->pActiveClass = phost->pClass[idx];
 8005d96:	7bfa      	ldrb	r2, [r7, #15]
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	32de      	adds	r2, #222	@ 0xde
 8005d9c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
            break;
 8005da6:	e005      	b.n	8005db4 <USBH_Process+0x2a4>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8005da8:	7bfb      	ldrb	r3, [r7, #15]
 8005daa:	3301      	adds	r3, #1
 8005dac:	73fb      	strb	r3, [r7, #15]
 8005dae:	7bfb      	ldrb	r3, [r7, #15]
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d0e5      	beq.n	8005d80 <USBH_Process+0x270>
          }
        }

        if (phost->pActiveClass != NULL)
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d016      	beq.n	8005dec <USBH_Process+0x2dc>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8005dc4:	689b      	ldr	r3, [r3, #8]
 8005dc6:	6878      	ldr	r0, [r7, #4]
 8005dc8:	4798      	blx	r3
 8005dca:	4603      	mov	r3, r0
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	d109      	bne.n	8005de4 <USBH_Process+0x2d4>
          {
            phost->gState = HOST_CLASS_REQUEST;
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	2206      	movs	r2, #6
 8005dd4:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8005ddc:	2103      	movs	r1, #3
 8005dde:	6878      	ldr	r0, [r7, #4]
 8005de0:	4798      	blx	r3
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8005de2:	e073      	b.n	8005ecc <USBH_Process+0x3bc>
            phost->gState = HOST_ABORT_STATE;
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	220d      	movs	r2, #13
 8005de8:	701a      	strb	r2, [r3, #0]
      break;
 8005dea:	e06f      	b.n	8005ecc <USBH_Process+0x3bc>
          phost->gState = HOST_ABORT_STATE;
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	220d      	movs	r2, #13
 8005df0:	701a      	strb	r2, [r3, #0]
      break;
 8005df2:	e06b      	b.n	8005ecc <USBH_Process+0x3bc>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d017      	beq.n	8005e2e <USBH_Process+0x31e>
      {
        status = phost->pActiveClass->Requests(phost);
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8005e04:	691b      	ldr	r3, [r3, #16]
 8005e06:	6878      	ldr	r0, [r7, #4]
 8005e08:	4798      	blx	r3
 8005e0a:	4603      	mov	r3, r0
 8005e0c:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8005e0e:	7bbb      	ldrb	r3, [r7, #14]
 8005e10:	b2db      	uxtb	r3, r3
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	d103      	bne.n	8005e1e <USBH_Process+0x30e>
        {
          phost->gState = HOST_CLASS;
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	220b      	movs	r2, #11
 8005e1a:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8005e1c:	e058      	b.n	8005ed0 <USBH_Process+0x3c0>
        else if (status == USBH_FAIL)
 8005e1e:	7bbb      	ldrb	r3, [r7, #14]
 8005e20:	b2db      	uxtb	r3, r3
 8005e22:	2b02      	cmp	r3, #2
 8005e24:	d154      	bne.n	8005ed0 <USBH_Process+0x3c0>
          phost->gState = HOST_ABORT_STATE;
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	220d      	movs	r2, #13
 8005e2a:	701a      	strb	r2, [r3, #0]
      break;
 8005e2c:	e050      	b.n	8005ed0 <USBH_Process+0x3c0>
        phost->gState = HOST_ABORT_STATE;
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	220d      	movs	r2, #13
 8005e32:	701a      	strb	r2, [r3, #0]
      break;
 8005e34:	e04c      	b.n	8005ed0 <USBH_Process+0x3c0>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	d049      	beq.n	8005ed4 <USBH_Process+0x3c4>
      {
        phost->pActiveClass->BgndProcess(phost);
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8005e46:	695b      	ldr	r3, [r3, #20]
 8005e48:	6878      	ldr	r0, [r7, #4]
 8005e4a:	4798      	blx	r3
      }
      break;
 8005e4c:	e042      	b.n	8005ed4 <USBH_Process+0x3c4>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	2200      	movs	r2, #0
 8005e52:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

      (void)DeInitStateMachine(phost);
 8005e56:	6878      	ldr	r0, [r7, #4]
 8005e58:	f7ff fdd7 	bl	8005a0a <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d009      	beq.n	8005e7a <USBH_Process+0x36a>
      {
        phost->pActiveClass->DeInit(phost);
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8005e6c:	68db      	ldr	r3, [r3, #12]
 8005e6e:	6878      	ldr	r0, [r7, #4]
 8005e70:	4798      	blx	r3
        phost->pActiveClass = NULL;
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	2200      	movs	r2, #0
 8005e76:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
      }

      if (phost->pUser != NULL)
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d005      	beq.n	8005e90 <USBH_Process+0x380>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8005e8a:	2105      	movs	r1, #5
 8005e8c:	6878      	ldr	r0, [r7, #4]
 8005e8e:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 8005e96:	b2db      	uxtb	r3, r3
 8005e98:	2b01      	cmp	r3, #1
 8005e9a:	d107      	bne.n	8005eac <USBH_Process+0x39c>
      {
        phost->device.is_ReEnumerated = 0U;
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	2200      	movs	r2, #0
 8005ea0:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 8005ea4:	6878      	ldr	r0, [r7, #4]
 8005ea6:	f7ff fe23 	bl	8005af0 <USBH_Start>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8005eaa:	e014      	b.n	8005ed6 <USBH_Process+0x3c6>
        (void)USBH_LL_Start(phost);
 8005eac:	6878      	ldr	r0, [r7, #4]
 8005eae:	f001 f9a3 	bl	80071f8 <USBH_LL_Start>
      break;
 8005eb2:	e010      	b.n	8005ed6 <USBH_Process+0x3c6>

    case HOST_ABORT_STATE:
    default :
      break;
 8005eb4:	bf00      	nop
 8005eb6:	e00e      	b.n	8005ed6 <USBH_Process+0x3c6>
      break;
 8005eb8:	bf00      	nop
 8005eba:	e00c      	b.n	8005ed6 <USBH_Process+0x3c6>
      break;
 8005ebc:	bf00      	nop
 8005ebe:	e00a      	b.n	8005ed6 <USBH_Process+0x3c6>
    break;
 8005ec0:	bf00      	nop
 8005ec2:	e008      	b.n	8005ed6 <USBH_Process+0x3c6>
      break;
 8005ec4:	bf00      	nop
 8005ec6:	e006      	b.n	8005ed6 <USBH_Process+0x3c6>
      break;
 8005ec8:	bf00      	nop
 8005eca:	e004      	b.n	8005ed6 <USBH_Process+0x3c6>
      break;
 8005ecc:	bf00      	nop
 8005ece:	e002      	b.n	8005ed6 <USBH_Process+0x3c6>
      break;
 8005ed0:	bf00      	nop
 8005ed2:	e000      	b.n	8005ed6 <USBH_Process+0x3c6>
      break;
 8005ed4:	bf00      	nop
  }
  return USBH_OK;
 8005ed6:	2300      	movs	r3, #0
}
 8005ed8:	4618      	mov	r0, r3
 8005eda:	3710      	adds	r7, #16
 8005edc:	46bd      	mov	sp, r7
 8005ede:	bd80      	pop	{r7, pc}

08005ee0 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 8005ee0:	b580      	push	{r7, lr}
 8005ee2:	b088      	sub	sp, #32
 8005ee4:	af04      	add	r7, sp, #16
 8005ee6:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 8005ee8:	2301      	movs	r3, #1
 8005eea:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 8005eec:	2301      	movs	r3, #1
 8005eee:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	785b      	ldrb	r3, [r3, #1]
 8005ef4:	2b07      	cmp	r3, #7
 8005ef6:	f200 81bd 	bhi.w	8006274 <USBH_HandleEnum+0x394>
 8005efa:	a201      	add	r2, pc, #4	@ (adr r2, 8005f00 <USBH_HandleEnum+0x20>)
 8005efc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f00:	08005f21 	.word	0x08005f21
 8005f04:	08005fdb 	.word	0x08005fdb
 8005f08:	08006045 	.word	0x08006045
 8005f0c:	080060cf 	.word	0x080060cf
 8005f10:	08006139 	.word	0x08006139
 8005f14:	080061a9 	.word	0x080061a9
 8005f18:	080061ef 	.word	0x080061ef
 8005f1c:	08006235 	.word	0x08006235
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 8005f20:	2108      	movs	r1, #8
 8005f22:	6878      	ldr	r0, [r7, #4]
 8005f24:	f000 fa3d 	bl	80063a2 <USBH_Get_DevDesc>
 8005f28:	4603      	mov	r3, r0
 8005f2a:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8005f2c:	7bbb      	ldrb	r3, [r7, #14]
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d12e      	bne.n	8005f90 <USBH_HandleEnum+0xb0>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	f893 232d 	ldrb.w	r2, [r3, #813]	@ 0x32d
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	2201      	movs	r2, #1
 8005f40:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	7919      	ldrb	r1, [r3, #4]
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8005f52:	687a      	ldr	r2, [r7, #4]
 8005f54:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8005f56:	9202      	str	r2, [sp, #8]
 8005f58:	2200      	movs	r2, #0
 8005f5a:	9201      	str	r2, [sp, #4]
 8005f5c:	9300      	str	r3, [sp, #0]
 8005f5e:	4603      	mov	r3, r0
 8005f60:	2280      	movs	r2, #128	@ 0x80
 8005f62:	6878      	ldr	r0, [r7, #4]
 8005f64:	f001 f867 	bl	8007036 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	7959      	ldrb	r1, [r3, #5]
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8005f78:	687a      	ldr	r2, [r7, #4]
 8005f7a:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8005f7c:	9202      	str	r2, [sp, #8]
 8005f7e:	2200      	movs	r2, #0
 8005f80:	9201      	str	r2, [sp, #4]
 8005f82:	9300      	str	r3, [sp, #0]
 8005f84:	4603      	mov	r3, r0
 8005f86:	2200      	movs	r2, #0
 8005f88:	6878      	ldr	r0, [r7, #4]
 8005f8a:	f001 f854 	bl	8007036 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8005f8e:	e173      	b.n	8006278 <USBH_HandleEnum+0x398>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8005f90:	7bbb      	ldrb	r3, [r7, #14]
 8005f92:	2b03      	cmp	r3, #3
 8005f94:	f040 8170 	bne.w	8006278 <USBH_HandleEnum+0x398>
        phost->device.EnumCnt++;
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8005f9e:	3301      	adds	r3, #1
 8005fa0:	b2da      	uxtb	r2, r3
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8005fae:	2b03      	cmp	r3, #3
 8005fb0:	d903      	bls.n	8005fba <USBH_HandleEnum+0xda>
          phost->gState = HOST_ABORT_STATE;
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	220d      	movs	r2, #13
 8005fb6:	701a      	strb	r2, [r3, #0]
      break;
 8005fb8:	e15e      	b.n	8006278 <USBH_HandleEnum+0x398>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	795b      	ldrb	r3, [r3, #5]
 8005fbe:	4619      	mov	r1, r3
 8005fc0:	6878      	ldr	r0, [r7, #4]
 8005fc2:	f001 f878 	bl	80070b6 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	791b      	ldrb	r3, [r3, #4]
 8005fca:	4619      	mov	r1, r3
 8005fcc:	6878      	ldr	r0, [r7, #4]
 8005fce:	f001 f872 	bl	80070b6 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	2200      	movs	r2, #0
 8005fd6:	701a      	strb	r2, [r3, #0]
      break;
 8005fd8:	e14e      	b.n	8006278 <USBH_HandleEnum+0x398>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 8005fda:	2112      	movs	r1, #18
 8005fdc:	6878      	ldr	r0, [r7, #4]
 8005fde:	f000 f9e0 	bl	80063a2 <USBH_Get_DevDesc>
 8005fe2:	4603      	mov	r3, r0
 8005fe4:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8005fe6:	7bbb      	ldrb	r3, [r7, #14]
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	d103      	bne.n	8005ff4 <USBH_HandleEnum+0x114>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	2202      	movs	r2, #2
 8005ff0:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8005ff2:	e143      	b.n	800627c <USBH_HandleEnum+0x39c>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8005ff4:	7bbb      	ldrb	r3, [r7, #14]
 8005ff6:	2b03      	cmp	r3, #3
 8005ff8:	f040 8140 	bne.w	800627c <USBH_HandleEnum+0x39c>
        phost->device.EnumCnt++;
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8006002:	3301      	adds	r3, #1
 8006004:	b2da      	uxtb	r2, r3
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8006012:	2b03      	cmp	r3, #3
 8006014:	d903      	bls.n	800601e <USBH_HandleEnum+0x13e>
          phost->gState = HOST_ABORT_STATE;
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	220d      	movs	r2, #13
 800601a:	701a      	strb	r2, [r3, #0]
      break;
 800601c:	e12e      	b.n	800627c <USBH_HandleEnum+0x39c>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	795b      	ldrb	r3, [r3, #5]
 8006022:	4619      	mov	r1, r3
 8006024:	6878      	ldr	r0, [r7, #4]
 8006026:	f001 f846 	bl	80070b6 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	791b      	ldrb	r3, [r3, #4]
 800602e:	4619      	mov	r1, r3
 8006030:	6878      	ldr	r0, [r7, #4]
 8006032:	f001 f840 	bl	80070b6 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	2200      	movs	r2, #0
 800603a:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	2200      	movs	r2, #0
 8006040:	701a      	strb	r2, [r3, #0]
      break;
 8006042:	e11b      	b.n	800627c <USBH_HandleEnum+0x39c>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 8006044:	2101      	movs	r1, #1
 8006046:	6878      	ldr	r0, [r7, #4]
 8006048:	f000 fa6a 	bl	8006520 <USBH_SetAddress>
 800604c:	4603      	mov	r3, r0
 800604e:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8006050:	7bbb      	ldrb	r3, [r7, #14]
 8006052:	2b00      	cmp	r3, #0
 8006054:	d130      	bne.n	80060b8 <USBH_HandleEnum+0x1d8>
      {
        USBH_Delay(2U);
 8006056:	2002      	movs	r0, #2
 8006058:	f001 f9d0 	bl	80073fc <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	2201      	movs	r2, #1
 8006060:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	2203      	movs	r2, #3
 8006068:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	7919      	ldrb	r1, [r3, #4]
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800607a:	687a      	ldr	r2, [r7, #4]
 800607c:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800607e:	9202      	str	r2, [sp, #8]
 8006080:	2200      	movs	r2, #0
 8006082:	9201      	str	r2, [sp, #4]
 8006084:	9300      	str	r3, [sp, #0]
 8006086:	4603      	mov	r3, r0
 8006088:	2280      	movs	r2, #128	@ 0x80
 800608a:	6878      	ldr	r0, [r7, #4]
 800608c:	f000 ffd3 	bl	8007036 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	7959      	ldrb	r1, [r3, #5]
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 80060a0:	687a      	ldr	r2, [r7, #4]
 80060a2:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 80060a4:	9202      	str	r2, [sp, #8]
 80060a6:	2200      	movs	r2, #0
 80060a8:	9201      	str	r2, [sp, #4]
 80060aa:	9300      	str	r3, [sp, #0]
 80060ac:	4603      	mov	r3, r0
 80060ae:	2200      	movs	r2, #0
 80060b0:	6878      	ldr	r0, [r7, #4]
 80060b2:	f000 ffc0 	bl	8007036 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 80060b6:	e0e3      	b.n	8006280 <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80060b8:	7bbb      	ldrb	r3, [r7, #14]
 80060ba:	2b03      	cmp	r3, #3
 80060bc:	f040 80e0 	bne.w	8006280 <USBH_HandleEnum+0x3a0>
        phost->gState = HOST_ABORT_STATE;
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	220d      	movs	r2, #13
 80060c4:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	2200      	movs	r2, #0
 80060ca:	705a      	strb	r2, [r3, #1]
      break;
 80060cc:	e0d8      	b.n	8006280 <USBH_HandleEnum+0x3a0>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 80060ce:	2109      	movs	r1, #9
 80060d0:	6878      	ldr	r0, [r7, #4]
 80060d2:	f000 f992 	bl	80063fa <USBH_Get_CfgDesc>
 80060d6:	4603      	mov	r3, r0
 80060d8:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80060da:	7bbb      	ldrb	r3, [r7, #14]
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d103      	bne.n	80060e8 <USBH_HandleEnum+0x208>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	2204      	movs	r2, #4
 80060e4:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 80060e6:	e0cd      	b.n	8006284 <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80060e8:	7bbb      	ldrb	r3, [r7, #14]
 80060ea:	2b03      	cmp	r3, #3
 80060ec:	f040 80ca 	bne.w	8006284 <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80060f6:	3301      	adds	r3, #1
 80060f8:	b2da      	uxtb	r2, r3
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8006106:	2b03      	cmp	r3, #3
 8006108:	d903      	bls.n	8006112 <USBH_HandleEnum+0x232>
          phost->gState = HOST_ABORT_STATE;
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	220d      	movs	r2, #13
 800610e:	701a      	strb	r2, [r3, #0]
      break;
 8006110:	e0b8      	b.n	8006284 <USBH_HandleEnum+0x3a4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	795b      	ldrb	r3, [r3, #5]
 8006116:	4619      	mov	r1, r3
 8006118:	6878      	ldr	r0, [r7, #4]
 800611a:	f000 ffcc 	bl	80070b6 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	791b      	ldrb	r3, [r3, #4]
 8006122:	4619      	mov	r1, r3
 8006124:	6878      	ldr	r0, [r7, #4]
 8006126:	f000 ffc6 	bl	80070b6 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	2200      	movs	r2, #0
 800612e:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	2200      	movs	r2, #0
 8006134:	701a      	strb	r2, [r3, #0]
      break;
 8006136:	e0a5      	b.n	8006284 <USBH_HandleEnum+0x3a4>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	f8b3 333a 	ldrh.w	r3, [r3, #826]	@ 0x33a
 800613e:	4619      	mov	r1, r3
 8006140:	6878      	ldr	r0, [r7, #4]
 8006142:	f000 f95a 	bl	80063fa <USBH_Get_CfgDesc>
 8006146:	4603      	mov	r3, r0
 8006148:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800614a:	7bbb      	ldrb	r3, [r7, #14]
 800614c:	2b00      	cmp	r3, #0
 800614e:	d103      	bne.n	8006158 <USBH_HandleEnum+0x278>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	2205      	movs	r2, #5
 8006154:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8006156:	e097      	b.n	8006288 <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006158:	7bbb      	ldrb	r3, [r7, #14]
 800615a:	2b03      	cmp	r3, #3
 800615c:	f040 8094 	bne.w	8006288 <USBH_HandleEnum+0x3a8>
        phost->device.EnumCnt++;
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8006166:	3301      	adds	r3, #1
 8006168:	b2da      	uxtb	r2, r3
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8006176:	2b03      	cmp	r3, #3
 8006178:	d903      	bls.n	8006182 <USBH_HandleEnum+0x2a2>
          phost->gState = HOST_ABORT_STATE;
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	220d      	movs	r2, #13
 800617e:	701a      	strb	r2, [r3, #0]
      break;
 8006180:	e082      	b.n	8006288 <USBH_HandleEnum+0x3a8>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	795b      	ldrb	r3, [r3, #5]
 8006186:	4619      	mov	r1, r3
 8006188:	6878      	ldr	r0, [r7, #4]
 800618a:	f000 ff94 	bl	80070b6 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	791b      	ldrb	r3, [r3, #4]
 8006192:	4619      	mov	r1, r3
 8006194:	6878      	ldr	r0, [r7, #4]
 8006196:	f000 ff8e 	bl	80070b6 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	2200      	movs	r2, #0
 800619e:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	2200      	movs	r2, #0
 80061a4:	701a      	strb	r2, [r3, #0]
      break;
 80061a6:	e06f      	b.n	8006288 <USBH_HandleEnum+0x3a8>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d019      	beq.n	80061e6 <USBH_HandleEnum+0x306>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	f893 1334 	ldrb.w	r1, [r3, #820]	@ 0x334
                                        phost->device.Data, 0xFFU);
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 80061be:	23ff      	movs	r3, #255	@ 0xff
 80061c0:	6878      	ldr	r0, [r7, #4]
 80061c2:	f000 f944 	bl	800644e <USBH_Get_StringDesc>
 80061c6:	4603      	mov	r3, r0
 80061c8:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 80061ca:	7bbb      	ldrb	r3, [r7, #14]
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d103      	bne.n	80061d8 <USBH_HandleEnum+0x2f8>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	2206      	movs	r2, #6
 80061d4:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 80061d6:	e059      	b.n	800628c <USBH_HandleEnum+0x3ac>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 80061d8:	7bbb      	ldrb	r3, [r7, #14]
 80061da:	2b03      	cmp	r3, #3
 80061dc:	d156      	bne.n	800628c <USBH_HandleEnum+0x3ac>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	2206      	movs	r2, #6
 80061e2:	705a      	strb	r2, [r3, #1]
      break;
 80061e4:	e052      	b.n	800628c <USBH_HandleEnum+0x3ac>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	2206      	movs	r2, #6
 80061ea:	705a      	strb	r2, [r3, #1]
      break;
 80061ec:	e04e      	b.n	800628c <USBH_HandleEnum+0x3ac>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	f893 3335 	ldrb.w	r3, [r3, #821]	@ 0x335
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	d019      	beq.n	800622c <USBH_HandleEnum+0x34c>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	f893 1335 	ldrb.w	r1, [r3, #821]	@ 0x335
                                        phost->device.Data, 0xFFU);
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8006204:	23ff      	movs	r3, #255	@ 0xff
 8006206:	6878      	ldr	r0, [r7, #4]
 8006208:	f000 f921 	bl	800644e <USBH_Get_StringDesc>
 800620c:	4603      	mov	r3, r0
 800620e:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8006210:	7bbb      	ldrb	r3, [r7, #14]
 8006212:	2b00      	cmp	r3, #0
 8006214:	d103      	bne.n	800621e <USBH_HandleEnum+0x33e>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	2207      	movs	r2, #7
 800621a:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 800621c:	e038      	b.n	8006290 <USBH_HandleEnum+0x3b0>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800621e:	7bbb      	ldrb	r3, [r7, #14]
 8006220:	2b03      	cmp	r3, #3
 8006222:	d135      	bne.n	8006290 <USBH_HandleEnum+0x3b0>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	2207      	movs	r2, #7
 8006228:	705a      	strb	r2, [r3, #1]
      break;
 800622a:	e031      	b.n	8006290 <USBH_HandleEnum+0x3b0>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	2207      	movs	r2, #7
 8006230:	705a      	strb	r2, [r3, #1]
      break;
 8006232:	e02d      	b.n	8006290 <USBH_HandleEnum+0x3b0>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	f893 3336 	ldrb.w	r3, [r3, #822]	@ 0x336
 800623a:	2b00      	cmp	r3, #0
 800623c:	d017      	beq.n	800626e <USBH_HandleEnum+0x38e>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	f893 1336 	ldrb.w	r1, [r3, #822]	@ 0x336
                                        phost->device.Data, 0xFFU);
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800624a:	23ff      	movs	r3, #255	@ 0xff
 800624c:	6878      	ldr	r0, [r7, #4]
 800624e:	f000 f8fe 	bl	800644e <USBH_Get_StringDesc>
 8006252:	4603      	mov	r3, r0
 8006254:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8006256:	7bbb      	ldrb	r3, [r7, #14]
 8006258:	2b00      	cmp	r3, #0
 800625a:	d102      	bne.n	8006262 <USBH_HandleEnum+0x382>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 800625c:	2300      	movs	r3, #0
 800625e:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 8006260:	e018      	b.n	8006294 <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006262:	7bbb      	ldrb	r3, [r7, #14]
 8006264:	2b03      	cmp	r3, #3
 8006266:	d115      	bne.n	8006294 <USBH_HandleEnum+0x3b4>
          Status = USBH_OK;
 8006268:	2300      	movs	r3, #0
 800626a:	73fb      	strb	r3, [r7, #15]
      break;
 800626c:	e012      	b.n	8006294 <USBH_HandleEnum+0x3b4>
        Status = USBH_OK;
 800626e:	2300      	movs	r3, #0
 8006270:	73fb      	strb	r3, [r7, #15]
      break;
 8006272:	e00f      	b.n	8006294 <USBH_HandleEnum+0x3b4>

    default:
      break;
 8006274:	bf00      	nop
 8006276:	e00e      	b.n	8006296 <USBH_HandleEnum+0x3b6>
      break;
 8006278:	bf00      	nop
 800627a:	e00c      	b.n	8006296 <USBH_HandleEnum+0x3b6>
      break;
 800627c:	bf00      	nop
 800627e:	e00a      	b.n	8006296 <USBH_HandleEnum+0x3b6>
      break;
 8006280:	bf00      	nop
 8006282:	e008      	b.n	8006296 <USBH_HandleEnum+0x3b6>
      break;
 8006284:	bf00      	nop
 8006286:	e006      	b.n	8006296 <USBH_HandleEnum+0x3b6>
      break;
 8006288:	bf00      	nop
 800628a:	e004      	b.n	8006296 <USBH_HandleEnum+0x3b6>
      break;
 800628c:	bf00      	nop
 800628e:	e002      	b.n	8006296 <USBH_HandleEnum+0x3b6>
      break;
 8006290:	bf00      	nop
 8006292:	e000      	b.n	8006296 <USBH_HandleEnum+0x3b6>
      break;
 8006294:	bf00      	nop
  }
  return Status;
 8006296:	7bfb      	ldrb	r3, [r7, #15]
}
 8006298:	4618      	mov	r0, r3
 800629a:	3710      	adds	r7, #16
 800629c:	46bd      	mov	sp, r7
 800629e:	bd80      	pop	{r7, pc}

080062a0 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 80062a0:	b580      	push	{r7, lr}
 80062a2:	b082      	sub	sp, #8
 80062a4:	af00      	add	r7, sp, #0
 80062a6:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 80062ae:	1c5a      	adds	r2, r3, #1
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 80062b6:	6878      	ldr	r0, [r7, #4]
 80062b8:	f000 f804 	bl	80062c4 <USBH_HandleSof>
}
 80062bc:	bf00      	nop
 80062be:	3708      	adds	r7, #8
 80062c0:	46bd      	mov	sp, r7
 80062c2:	bd80      	pop	{r7, pc}

080062c4 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 80062c4:	b580      	push	{r7, lr}
 80062c6:	b082      	sub	sp, #8
 80062c8:	af00      	add	r7, sp, #0
 80062ca:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	781b      	ldrb	r3, [r3, #0]
 80062d0:	b2db      	uxtb	r3, r3
 80062d2:	2b0b      	cmp	r3, #11
 80062d4:	d10a      	bne.n	80062ec <USBH_HandleSof+0x28>
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80062dc:	2b00      	cmp	r3, #0
 80062de:	d005      	beq.n	80062ec <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80062e6:	699b      	ldr	r3, [r3, #24]
 80062e8:	6878      	ldr	r0, [r7, #4]
 80062ea:	4798      	blx	r3
  }
}
 80062ec:	bf00      	nop
 80062ee:	3708      	adds	r7, #8
 80062f0:	46bd      	mov	sp, r7
 80062f2:	bd80      	pop	{r7, pc}

080062f4 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 80062f4:	b480      	push	{r7}
 80062f6:	b083      	sub	sp, #12
 80062f8:	af00      	add	r7, sp, #0
 80062fa:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	2201      	movs	r2, #1
 8006300:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return;
 8006304:	bf00      	nop
}
 8006306:	370c      	adds	r7, #12
 8006308:	46bd      	mov	sp, r7
 800630a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800630e:	4770      	bx	lr

08006310 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 8006310:	b480      	push	{r7}
 8006312:	b083      	sub	sp, #12
 8006314:	af00      	add	r7, sp, #0
 8006316:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	2200      	movs	r2, #0
 800631c:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  return;
 8006320:	bf00      	nop
}
 8006322:	370c      	adds	r7, #12
 8006324:	46bd      	mov	sp, r7
 8006326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800632a:	4770      	bx	lr

0800632c <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 800632c:	b480      	push	{r7}
 800632e:	b083      	sub	sp, #12
 8006330:	af00      	add	r7, sp, #0
 8006332:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	2201      	movs	r2, #1
 8006338:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	2200      	movs	r2, #0
 8006340:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	2200      	movs	r2, #0
 8006348:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 800634c:	2300      	movs	r3, #0
}
 800634e:	4618      	mov	r0, r3
 8006350:	370c      	adds	r7, #12
 8006352:	46bd      	mov	sp, r7
 8006354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006358:	4770      	bx	lr

0800635a <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 800635a:	b580      	push	{r7, lr}
 800635c:	b082      	sub	sp, #8
 800635e:	af00      	add	r7, sp, #0
 8006360:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	2201      	movs	r2, #1
 8006366:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	2200      	movs	r2, #0
 800636e:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	2200      	movs	r2, #0
 8006376:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 800637a:	6878      	ldr	r0, [r7, #4]
 800637c:	f000 ff57 	bl	800722e <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	791b      	ldrb	r3, [r3, #4]
 8006384:	4619      	mov	r1, r3
 8006386:	6878      	ldr	r0, [r7, #4]
 8006388:	f000 fe95 	bl	80070b6 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	795b      	ldrb	r3, [r3, #5]
 8006390:	4619      	mov	r1, r3
 8006392:	6878      	ldr	r0, [r7, #4]
 8006394:	f000 fe8f 	bl	80070b6 <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 8006398:	2300      	movs	r3, #0
}
 800639a:	4618      	mov	r0, r3
 800639c:	3708      	adds	r7, #8
 800639e:	46bd      	mov	sp, r7
 80063a0:	bd80      	pop	{r7, pc}

080063a2 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 80063a2:	b580      	push	{r7, lr}
 80063a4:	b086      	sub	sp, #24
 80063a6:	af02      	add	r7, sp, #8
 80063a8:	6078      	str	r0, [r7, #4]
 80063aa:	460b      	mov	r3, r1
 80063ac:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;

  if (length > sizeof(phost->device.Data))
 80063ae:	887b      	ldrh	r3, [r7, #2]
 80063b0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80063b4:	d901      	bls.n	80063ba <USBH_Get_DevDesc+0x18>
  {
    USBH_ErrLog("Control error: Get Device Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 80063b6:	2303      	movs	r3, #3
 80063b8:	e01b      	b.n	80063f2 <USBH_Get_DevDesc+0x50>
  }

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data, length);
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 80063c0:	887b      	ldrh	r3, [r7, #2]
 80063c2:	9300      	str	r3, [sp, #0]
 80063c4:	4613      	mov	r3, r2
 80063c6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80063ca:	2100      	movs	r1, #0
 80063cc:	6878      	ldr	r0, [r7, #4]
 80063ce:	f000 f872 	bl	80064b6 <USBH_GetDescriptor>
 80063d2:	4603      	mov	r3, r0
 80063d4:	73fb      	strb	r3, [r7, #15]

  if (status == USBH_OK)
 80063d6:	7bfb      	ldrb	r3, [r7, #15]
 80063d8:	2b00      	cmp	r3, #0
 80063da:	d109      	bne.n	80063f0 <USBH_Get_DevDesc+0x4e>
  {
    /* Commands successfully sent and Response Received */
    status = USBH_ParseDevDesc(phost, phost->device.Data, length);
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 80063e2:	887a      	ldrh	r2, [r7, #2]
 80063e4:	4619      	mov	r1, r3
 80063e6:	6878      	ldr	r0, [r7, #4]
 80063e8:	f000 f906 	bl	80065f8 <USBH_ParseDevDesc>
 80063ec:	4603      	mov	r3, r0
 80063ee:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80063f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80063f2:	4618      	mov	r0, r3
 80063f4:	3710      	adds	r7, #16
 80063f6:	46bd      	mov	sp, r7
 80063f8:	bd80      	pop	{r7, pc}

080063fa <USBH_Get_CfgDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 80063fa:	b580      	push	{r7, lr}
 80063fc:	b086      	sub	sp, #24
 80063fe:	af02      	add	r7, sp, #8
 8006400:	6078      	str	r0, [r7, #4]
 8006402:	460b      	mov	r3, r1
 8006404:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	331c      	adds	r3, #28
 800640a:	60bb      	str	r3, [r7, #8]

  if (length > sizeof(phost->device.CfgDesc_Raw))
 800640c:	887b      	ldrh	r3, [r7, #2]
 800640e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006412:	d901      	bls.n	8006418 <USBH_Get_CfgDesc+0x1e>
  {
    USBH_ErrLog("Control error: Get configuration Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8006414:	2303      	movs	r3, #3
 8006416:	e016      	b.n	8006446 <USBH_Get_CfgDesc+0x4c>
  }

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 8006418:	887b      	ldrh	r3, [r7, #2]
 800641a:	9300      	str	r3, [sp, #0]
 800641c:	68bb      	ldr	r3, [r7, #8]
 800641e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006422:	2100      	movs	r1, #0
 8006424:	6878      	ldr	r0, [r7, #4]
 8006426:	f000 f846 	bl	80064b6 <USBH_GetDescriptor>
 800642a:	4603      	mov	r3, r0
 800642c:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 800642e:	7bfb      	ldrb	r3, [r7, #15]
 8006430:	2b00      	cmp	r3, #0
 8006432:	d107      	bne.n	8006444 <USBH_Get_CfgDesc+0x4a>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 8006434:	887b      	ldrh	r3, [r7, #2]
 8006436:	461a      	mov	r2, r3
 8006438:	68b9      	ldr	r1, [r7, #8]
 800643a:	6878      	ldr	r0, [r7, #4]
 800643c:	f000 f98c 	bl	8006758 <USBH_ParseCfgDesc>
 8006440:	4603      	mov	r3, r0
 8006442:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8006444:	7bfb      	ldrb	r3, [r7, #15]
}
 8006446:	4618      	mov	r0, r3
 8006448:	3710      	adds	r7, #16
 800644a:	46bd      	mov	sp, r7
 800644c:	bd80      	pop	{r7, pc}

0800644e <USBH_Get_StringDesc>:
  * @param  buff: Buffer address for the descriptor
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost, uint8_t string_index, uint8_t *buff, uint16_t length)
{
 800644e:	b580      	push	{r7, lr}
 8006450:	b088      	sub	sp, #32
 8006452:	af02      	add	r7, sp, #8
 8006454:	60f8      	str	r0, [r7, #12]
 8006456:	607a      	str	r2, [r7, #4]
 8006458:	461a      	mov	r2, r3
 800645a:	460b      	mov	r3, r1
 800645c:	72fb      	strb	r3, [r7, #11]
 800645e:	4613      	mov	r3, r2
 8006460:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((length > sizeof(phost->device.Data)) || (buff == NULL))
 8006462:	893b      	ldrh	r3, [r7, #8]
 8006464:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006468:	d802      	bhi.n	8006470 <USBH_Get_StringDesc+0x22>
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	2b00      	cmp	r3, #0
 800646e:	d101      	bne.n	8006474 <USBH_Get_StringDesc+0x26>
  {
    USBH_ErrLog("Control error: Get String Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8006470:	2303      	movs	r3, #3
 8006472:	e01c      	b.n	80064ae <USBH_Get_StringDesc+0x60>
  }

  status = USBH_GetDescriptor(phost,
 8006474:	7afb      	ldrb	r3, [r7, #11]
 8006476:	b29b      	uxth	r3, r3
 8006478:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 800647c:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	f503 718e 	add.w	r1, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 8006484:	893b      	ldrh	r3, [r7, #8]
 8006486:	9300      	str	r3, [sp, #0]
 8006488:	460b      	mov	r3, r1
 800648a:	2100      	movs	r1, #0
 800648c:	68f8      	ldr	r0, [r7, #12]
 800648e:	f000 f812 	bl	80064b6 <USBH_GetDescriptor>
 8006492:	4603      	mov	r3, r0
 8006494:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 8006496:	7dfb      	ldrb	r3, [r7, #23]
 8006498:	2b00      	cmp	r3, #0
 800649a:	d107      	bne.n	80064ac <USBH_Get_StringDesc+0x5e>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 80064a2:	893a      	ldrh	r2, [r7, #8]
 80064a4:	6879      	ldr	r1, [r7, #4]
 80064a6:	4618      	mov	r0, r3
 80064a8:	f000 fb6a 	bl	8006b80 <USBH_ParseStringDesc>
  }

  return status;
 80064ac:	7dfb      	ldrb	r3, [r7, #23]
}
 80064ae:	4618      	mov	r0, r3
 80064b0:	3718      	adds	r7, #24
 80064b2:	46bd      	mov	sp, r7
 80064b4:	bd80      	pop	{r7, pc}

080064b6 <USBH_GetDescriptor>:
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost, uint8_t req_type, uint16_t value_idx,
                                      uint8_t *buff, uint16_t length)
{
 80064b6:	b580      	push	{r7, lr}
 80064b8:	b084      	sub	sp, #16
 80064ba:	af00      	add	r7, sp, #0
 80064bc:	60f8      	str	r0, [r7, #12]
 80064be:	607b      	str	r3, [r7, #4]
 80064c0:	460b      	mov	r3, r1
 80064c2:	72fb      	strb	r3, [r7, #11]
 80064c4:	4613      	mov	r3, r2
 80064c6:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	789b      	ldrb	r3, [r3, #2]
 80064cc:	2b01      	cmp	r3, #1
 80064ce:	d11c      	bne.n	800650a <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 80064d0:	7afb      	ldrb	r3, [r7, #11]
 80064d2:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80064d6:	b2da      	uxtb	r2, r3
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	2206      	movs	r2, #6
 80064e0:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	893a      	ldrh	r2, [r7, #8]
 80064e6:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 80064e8:	893b      	ldrh	r3, [r7, #8]
 80064ea:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 80064ee:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80064f2:	d104      	bne.n	80064fe <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	f240 4209 	movw	r2, #1033	@ 0x409
 80064fa:	829a      	strh	r2, [r3, #20]
 80064fc:	e002      	b.n	8006504 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	2200      	movs	r2, #0
 8006502:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	8b3a      	ldrh	r2, [r7, #24]
 8006508:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 800650a:	8b3b      	ldrh	r3, [r7, #24]
 800650c:	461a      	mov	r2, r3
 800650e:	6879      	ldr	r1, [r7, #4]
 8006510:	68f8      	ldr	r0, [r7, #12]
 8006512:	f000 fb82 	bl	8006c1a <USBH_CtlReq>
 8006516:	4603      	mov	r3, r0
}
 8006518:	4618      	mov	r0, r3
 800651a:	3710      	adds	r7, #16
 800651c:	46bd      	mov	sp, r7
 800651e:	bd80      	pop	{r7, pc}

08006520 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 8006520:	b580      	push	{r7, lr}
 8006522:	b082      	sub	sp, #8
 8006524:	af00      	add	r7, sp, #0
 8006526:	6078      	str	r0, [r7, #4]
 8006528:	460b      	mov	r3, r1
 800652a:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	789b      	ldrb	r3, [r3, #2]
 8006530:	2b01      	cmp	r3, #1
 8006532:	d10f      	bne.n	8006554 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	2200      	movs	r2, #0
 8006538:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	2205      	movs	r2, #5
 800653e:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 8006540:	78fb      	ldrb	r3, [r7, #3]
 8006542:	b29a      	uxth	r2, r3
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	2200      	movs	r2, #0
 800654c:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	2200      	movs	r2, #0
 8006552:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8006554:	2200      	movs	r2, #0
 8006556:	2100      	movs	r1, #0
 8006558:	6878      	ldr	r0, [r7, #4]
 800655a:	f000 fb5e 	bl	8006c1a <USBH_CtlReq>
 800655e:	4603      	mov	r3, r0
}
 8006560:	4618      	mov	r0, r3
 8006562:	3708      	adds	r7, #8
 8006564:	46bd      	mov	sp, r7
 8006566:	bd80      	pop	{r7, pc}

08006568 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 8006568:	b580      	push	{r7, lr}
 800656a:	b082      	sub	sp, #8
 800656c:	af00      	add	r7, sp, #0
 800656e:	6078      	str	r0, [r7, #4]
 8006570:	460b      	mov	r3, r1
 8006572:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	789b      	ldrb	r3, [r3, #2]
 8006578:	2b01      	cmp	r3, #1
 800657a:	d10e      	bne.n	800659a <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	2200      	movs	r2, #0
 8006580:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	2209      	movs	r2, #9
 8006586:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	887a      	ldrh	r2, [r7, #2]
 800658c:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	2200      	movs	r2, #0
 8006592:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	2200      	movs	r2, #0
 8006598:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800659a:	2200      	movs	r2, #0
 800659c:	2100      	movs	r1, #0
 800659e:	6878      	ldr	r0, [r7, #4]
 80065a0:	f000 fb3b 	bl	8006c1a <USBH_CtlReq>
 80065a4:	4603      	mov	r3, r0
}
 80065a6:	4618      	mov	r0, r3
 80065a8:	3708      	adds	r7, #8
 80065aa:	46bd      	mov	sp, r7
 80065ac:	bd80      	pop	{r7, pc}

080065ae <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 80065ae:	b580      	push	{r7, lr}
 80065b0:	b082      	sub	sp, #8
 80065b2:	af00      	add	r7, sp, #0
 80065b4:	6078      	str	r0, [r7, #4]
 80065b6:	460b      	mov	r3, r1
 80065b8:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	789b      	ldrb	r3, [r3, #2]
 80065be:	2b01      	cmp	r3, #1
 80065c0:	d10f      	bne.n	80065e2 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	2200      	movs	r2, #0
 80065c6:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	2203      	movs	r2, #3
 80065cc:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 80065ce:	78fb      	ldrb	r3, [r7, #3]
 80065d0:	b29a      	uxth	r2, r3
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	2200      	movs	r2, #0
 80065da:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	2200      	movs	r2, #0
 80065e0:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 80065e2:	2200      	movs	r2, #0
 80065e4:	2100      	movs	r1, #0
 80065e6:	6878      	ldr	r0, [r7, #4]
 80065e8:	f000 fb17 	bl	8006c1a <USBH_CtlReq>
 80065ec:	4603      	mov	r3, r0
}
 80065ee:	4618      	mov	r0, r3
 80065f0:	3708      	adds	r7, #8
 80065f2:	46bd      	mov	sp, r7
 80065f4:	bd80      	pop	{r7, pc}
	...

080065f8 <USBH_ParseDevDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseDevDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 80065f8:	b480      	push	{r7}
 80065fa:	b087      	sub	sp, #28
 80065fc:	af00      	add	r7, sp, #0
 80065fe:	60f8      	str	r0, [r7, #12]
 8006600:	60b9      	str	r1, [r7, #8]
 8006602:	4613      	mov	r3, r2
 8006604:	80fb      	strh	r3, [r7, #6]
  USBH_DevDescTypeDef *dev_desc = &phost->device.DevDesc;
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	f203 3326 	addw	r3, r3, #806	@ 0x326
 800660c:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef status = USBH_OK;
 800660e:	2300      	movs	r3, #0
 8006610:	75fb      	strb	r3, [r7, #23]

  if (buf == NULL)
 8006612:	68bb      	ldr	r3, [r7, #8]
 8006614:	2b00      	cmp	r3, #0
 8006616:	d101      	bne.n	800661c <USBH_ParseDevDesc+0x24>
  {
    return USBH_FAIL;
 8006618:	2302      	movs	r3, #2
 800661a:	e094      	b.n	8006746 <USBH_ParseDevDesc+0x14e>
  }

  dev_desc->bLength            = *(uint8_t *)(buf +  0U);
 800661c:	68bb      	ldr	r3, [r7, #8]
 800661e:	781a      	ldrb	r2, [r3, #0]
 8006620:	693b      	ldr	r3, [r7, #16]
 8006622:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1U);
 8006624:	68bb      	ldr	r3, [r7, #8]
 8006626:	785a      	ldrb	r2, [r3, #1]
 8006628:	693b      	ldr	r3, [r7, #16]
 800662a:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2U);
 800662c:	68bb      	ldr	r3, [r7, #8]
 800662e:	3302      	adds	r3, #2
 8006630:	781b      	ldrb	r3, [r3, #0]
 8006632:	461a      	mov	r2, r3
 8006634:	68bb      	ldr	r3, [r7, #8]
 8006636:	3303      	adds	r3, #3
 8006638:	781b      	ldrb	r3, [r3, #0]
 800663a:	021b      	lsls	r3, r3, #8
 800663c:	b29b      	uxth	r3, r3
 800663e:	4313      	orrs	r3, r2
 8006640:	b29a      	uxth	r2, r3
 8006642:	693b      	ldr	r3, [r7, #16]
 8006644:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4U);
 8006646:	68bb      	ldr	r3, [r7, #8]
 8006648:	791a      	ldrb	r2, [r3, #4]
 800664a:	693b      	ldr	r3, [r7, #16]
 800664c:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5U);
 800664e:	68bb      	ldr	r3, [r7, #8]
 8006650:	795a      	ldrb	r2, [r3, #5]
 8006652:	693b      	ldr	r3, [r7, #16]
 8006654:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6U);
 8006656:	68bb      	ldr	r3, [r7, #8]
 8006658:	799a      	ldrb	r2, [r3, #6]
 800665a:	693b      	ldr	r3, [r7, #16]
 800665c:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7U);
 800665e:	68bb      	ldr	r3, [r7, #8]
 8006660:	79da      	ldrb	r2, [r3, #7]
 8006662:	693b      	ldr	r3, [r7, #16]
 8006664:	71da      	strb	r2, [r3, #7]

  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800666c:	2b00      	cmp	r3, #0
 800666e:	d004      	beq.n	800667a <USBH_ParseDevDesc+0x82>
      (phost->device.speed == (uint8_t)USBH_SPEED_FULL))
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 8006676:	2b01      	cmp	r3, #1
 8006678:	d11b      	bne.n	80066b2 <USBH_ParseDevDesc+0xba>
  {
    /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to minimum allowed value */
    switch (dev_desc->bMaxPacketSize)
 800667a:	693b      	ldr	r3, [r7, #16]
 800667c:	79db      	ldrb	r3, [r3, #7]
 800667e:	2b20      	cmp	r3, #32
 8006680:	dc0f      	bgt.n	80066a2 <USBH_ParseDevDesc+0xaa>
 8006682:	2b08      	cmp	r3, #8
 8006684:	db0f      	blt.n	80066a6 <USBH_ParseDevDesc+0xae>
 8006686:	3b08      	subs	r3, #8
 8006688:	4a32      	ldr	r2, [pc, #200]	@ (8006754 <USBH_ParseDevDesc+0x15c>)
 800668a:	fa22 f303 	lsr.w	r3, r2, r3
 800668e:	f003 0301 	and.w	r3, r3, #1
 8006692:	2b00      	cmp	r3, #0
 8006694:	bf14      	ite	ne
 8006696:	2301      	movne	r3, #1
 8006698:	2300      	moveq	r3, #0
 800669a:	b2db      	uxtb	r3, r3
 800669c:	2b00      	cmp	r3, #0
 800669e:	d106      	bne.n	80066ae <USBH_ParseDevDesc+0xb6>
 80066a0:	e001      	b.n	80066a6 <USBH_ParseDevDesc+0xae>
 80066a2:	2b40      	cmp	r3, #64	@ 0x40
 80066a4:	d003      	beq.n	80066ae <USBH_ParseDevDesc+0xb6>
      case 64:
        break;

      default:
        /* set the size to min allowed value in case the device has answered with incorrect size */
        dev_desc->bMaxPacketSize = 8U;
 80066a6:	693b      	ldr	r3, [r7, #16]
 80066a8:	2208      	movs	r2, #8
 80066aa:	71da      	strb	r2, [r3, #7]
        break;
 80066ac:	e000      	b.n	80066b0 <USBH_ParseDevDesc+0xb8>
        break;
 80066ae:	bf00      	nop
    switch (dev_desc->bMaxPacketSize)
 80066b0:	e00e      	b.n	80066d0 <USBH_ParseDevDesc+0xd8>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80066b8:	2b02      	cmp	r3, #2
 80066ba:	d107      	bne.n	80066cc <USBH_ParseDevDesc+0xd4>
  {
    if (dev_desc->bMaxPacketSize != 8U)
 80066bc:	693b      	ldr	r3, [r7, #16]
 80066be:	79db      	ldrb	r3, [r3, #7]
 80066c0:	2b08      	cmp	r3, #8
 80066c2:	d005      	beq.n	80066d0 <USBH_ParseDevDesc+0xd8>
    {
      /* set the size to 8 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 8U;
 80066c4:	693b      	ldr	r3, [r7, #16]
 80066c6:	2208      	movs	r2, #8
 80066c8:	71da      	strb	r2, [r3, #7]
 80066ca:	e001      	b.n	80066d0 <USBH_ParseDevDesc+0xd8>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 80066cc:	2303      	movs	r3, #3
 80066ce:	75fb      	strb	r3, [r7, #23]
  }

  if (length > 8U)
 80066d0:	88fb      	ldrh	r3, [r7, #6]
 80066d2:	2b08      	cmp	r3, #8
 80066d4:	d936      	bls.n	8006744 <USBH_ParseDevDesc+0x14c>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8U);
 80066d6:	68bb      	ldr	r3, [r7, #8]
 80066d8:	3308      	adds	r3, #8
 80066da:	781b      	ldrb	r3, [r3, #0]
 80066dc:	461a      	mov	r2, r3
 80066de:	68bb      	ldr	r3, [r7, #8]
 80066e0:	3309      	adds	r3, #9
 80066e2:	781b      	ldrb	r3, [r3, #0]
 80066e4:	021b      	lsls	r3, r3, #8
 80066e6:	b29b      	uxth	r3, r3
 80066e8:	4313      	orrs	r3, r2
 80066ea:	b29a      	uxth	r2, r3
 80066ec:	693b      	ldr	r3, [r7, #16]
 80066ee:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10U);
 80066f0:	68bb      	ldr	r3, [r7, #8]
 80066f2:	330a      	adds	r3, #10
 80066f4:	781b      	ldrb	r3, [r3, #0]
 80066f6:	461a      	mov	r2, r3
 80066f8:	68bb      	ldr	r3, [r7, #8]
 80066fa:	330b      	adds	r3, #11
 80066fc:	781b      	ldrb	r3, [r3, #0]
 80066fe:	021b      	lsls	r3, r3, #8
 8006700:	b29b      	uxth	r3, r3
 8006702:	4313      	orrs	r3, r2
 8006704:	b29a      	uxth	r2, r3
 8006706:	693b      	ldr	r3, [r7, #16]
 8006708:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12U);
 800670a:	68bb      	ldr	r3, [r7, #8]
 800670c:	330c      	adds	r3, #12
 800670e:	781b      	ldrb	r3, [r3, #0]
 8006710:	461a      	mov	r2, r3
 8006712:	68bb      	ldr	r3, [r7, #8]
 8006714:	330d      	adds	r3, #13
 8006716:	781b      	ldrb	r3, [r3, #0]
 8006718:	021b      	lsls	r3, r3, #8
 800671a:	b29b      	uxth	r3, r3
 800671c:	4313      	orrs	r3, r2
 800671e:	b29a      	uxth	r2, r3
 8006720:	693b      	ldr	r3, [r7, #16]
 8006722:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14U);
 8006724:	68bb      	ldr	r3, [r7, #8]
 8006726:	7b9a      	ldrb	r2, [r3, #14]
 8006728:	693b      	ldr	r3, [r7, #16]
 800672a:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15U);
 800672c:	68bb      	ldr	r3, [r7, #8]
 800672e:	7bda      	ldrb	r2, [r3, #15]
 8006730:	693b      	ldr	r3, [r7, #16]
 8006732:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16U);
 8006734:	68bb      	ldr	r3, [r7, #8]
 8006736:	7c1a      	ldrb	r2, [r3, #16]
 8006738:	693b      	ldr	r3, [r7, #16]
 800673a:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17U);
 800673c:	68bb      	ldr	r3, [r7, #8]
 800673e:	7c5a      	ldrb	r2, [r3, #17]
 8006740:	693b      	ldr	r3, [r7, #16]
 8006742:	745a      	strb	r2, [r3, #17]
  }

  return status;
 8006744:	7dfb      	ldrb	r3, [r7, #23]
}
 8006746:	4618      	mov	r0, r3
 8006748:	371c      	adds	r7, #28
 800674a:	46bd      	mov	sp, r7
 800674c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006750:	4770      	bx	lr
 8006752:	bf00      	nop
 8006754:	01000101 	.word	0x01000101

08006758 <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8006758:	b580      	push	{r7, lr}
 800675a:	b08c      	sub	sp, #48	@ 0x30
 800675c:	af00      	add	r7, sp, #0
 800675e:	60f8      	str	r0, [r7, #12]
 8006760:	60b9      	str	r1, [r7, #8]
 8006762:	4613      	mov	r3, r2
 8006764:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 800676c:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 800676e:	2300      	movs	r3, #0
 8006770:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  USBH_InterfaceDescTypeDef    *pif;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc;
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 8006774:	2300      	movs	r3, #0
 8006776:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint8_t                      ep_ix = 0U;
 800677a:	2300      	movs	r3, #0
 800677c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

  if (buf == NULL)
 8006780:	68bb      	ldr	r3, [r7, #8]
 8006782:	2b00      	cmp	r3, #0
 8006784:	d101      	bne.n	800678a <USBH_ParseCfgDesc+0x32>
  {
    return USBH_FAIL;
 8006786:	2302      	movs	r3, #2
 8006788:	e0da      	b.n	8006940 <USBH_ParseCfgDesc+0x1e8>
  }

  pdesc = (USBH_DescHeader_t *)(void *)buf;
 800678a:	68bb      	ldr	r3, [r7, #8]
 800678c:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Make sure that the Configuration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (pdesc->bLength != USB_CONFIGURATION_DESC_SIZE)
 800678e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006790:	781b      	ldrb	r3, [r3, #0]
 8006792:	2b09      	cmp	r3, #9
 8006794:	d002      	beq.n	800679c <USBH_ParseCfgDesc+0x44>
  {
    pdesc->bLength = USB_CONFIGURATION_DESC_SIZE;
 8006796:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006798:	2209      	movs	r2, #9
 800679a:	701a      	strb	r2, [r3, #0]
  }

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0U);
 800679c:	68bb      	ldr	r3, [r7, #8]
 800679e:	781a      	ldrb	r2, [r3, #0]
 80067a0:	6a3b      	ldr	r3, [r7, #32]
 80067a2:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1U);
 80067a4:	68bb      	ldr	r3, [r7, #8]
 80067a6:	785a      	ldrb	r2, [r3, #1]
 80067a8:	6a3b      	ldr	r3, [r7, #32]
 80067aa:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2U)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 80067ac:	68bb      	ldr	r3, [r7, #8]
 80067ae:	3302      	adds	r3, #2
 80067b0:	781b      	ldrb	r3, [r3, #0]
 80067b2:	461a      	mov	r2, r3
 80067b4:	68bb      	ldr	r3, [r7, #8]
 80067b6:	3303      	adds	r3, #3
 80067b8:	781b      	ldrb	r3, [r3, #0]
 80067ba:	021b      	lsls	r3, r3, #8
 80067bc:	b29b      	uxth	r3, r3
 80067be:	4313      	orrs	r3, r2
 80067c0:	b29b      	uxth	r3, r3
 80067c2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80067c6:	bf28      	it	cs
 80067c8:	f44f 7380 	movcs.w	r3, #256	@ 0x100
 80067cc:	b29a      	uxth	r2, r3
 80067ce:	6a3b      	ldr	r3, [r7, #32]
 80067d0:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4U);
 80067d2:	68bb      	ldr	r3, [r7, #8]
 80067d4:	791a      	ldrb	r2, [r3, #4]
 80067d6:	6a3b      	ldr	r3, [r7, #32]
 80067d8:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5U);
 80067da:	68bb      	ldr	r3, [r7, #8]
 80067dc:	795a      	ldrb	r2, [r3, #5]
 80067de:	6a3b      	ldr	r3, [r7, #32]
 80067e0:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6U);
 80067e2:	68bb      	ldr	r3, [r7, #8]
 80067e4:	799a      	ldrb	r2, [r3, #6]
 80067e6:	6a3b      	ldr	r3, [r7, #32]
 80067e8:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7U);
 80067ea:	68bb      	ldr	r3, [r7, #8]
 80067ec:	79da      	ldrb	r2, [r3, #7]
 80067ee:	6a3b      	ldr	r3, [r7, #32]
 80067f0:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8U);
 80067f2:	68bb      	ldr	r3, [r7, #8]
 80067f4:	7a1a      	ldrb	r2, [r3, #8]
 80067f6:	6a3b      	ldr	r3, [r7, #32]
 80067f8:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 80067fa:	88fb      	ldrh	r3, [r7, #6]
 80067fc:	2b09      	cmp	r3, #9
 80067fe:	f240 809d 	bls.w	800693c <USBH_ParseCfgDesc+0x1e4>
  {
    ptr = USB_LEN_CFG_DESC;
 8006802:	2309      	movs	r3, #9
 8006804:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 8006806:	2300      	movs	r3, #0
 8006808:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800680a:	e081      	b.n	8006910 <USBH_ParseCfgDesc+0x1b8>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800680c:	f107 0316 	add.w	r3, r7, #22
 8006810:	4619      	mov	r1, r3
 8006812:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006814:	f000 f9e7 	bl	8006be6 <USBH_GetNextDesc>
 8006818:	62b8      	str	r0, [r7, #40]	@ 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 800681a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800681c:	785b      	ldrb	r3, [r3, #1]
 800681e:	2b04      	cmp	r3, #4
 8006820:	d176      	bne.n	8006910 <USBH_ParseCfgDesc+0x1b8>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 8006822:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006824:	781b      	ldrb	r3, [r3, #0]
 8006826:	2b09      	cmp	r3, #9
 8006828:	d002      	beq.n	8006830 <USBH_ParseCfgDesc+0xd8>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 800682a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800682c:	2209      	movs	r2, #9
 800682e:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 8006830:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006834:	221a      	movs	r2, #26
 8006836:	fb02 f303 	mul.w	r3, r2, r3
 800683a:	3308      	adds	r3, #8
 800683c:	6a3a      	ldr	r2, [r7, #32]
 800683e:	4413      	add	r3, r2
 8006840:	3302      	adds	r3, #2
 8006842:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 8006844:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006846:	69f8      	ldr	r0, [r7, #28]
 8006848:	f000 f87e 	bl	8006948 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 800684c:	2300      	movs	r3, #0
 800684e:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 8006852:	2300      	movs	r3, #0
 8006854:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8006856:	e043      	b.n	80068e0 <USBH_ParseCfgDesc+0x188>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8006858:	f107 0316 	add.w	r3, r7, #22
 800685c:	4619      	mov	r1, r3
 800685e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006860:	f000 f9c1 	bl	8006be6 <USBH_GetNextDesc>
 8006864:	62b8      	str	r0, [r7, #40]	@ 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8006866:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006868:	785b      	ldrb	r3, [r3, #1]
 800686a:	2b05      	cmp	r3, #5
 800686c:	d138      	bne.n	80068e0 <USBH_ParseCfgDesc+0x188>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) &&
 800686e:	69fb      	ldr	r3, [r7, #28]
 8006870:	795b      	ldrb	r3, [r3, #5]
 8006872:	2b01      	cmp	r3, #1
 8006874:	d113      	bne.n	800689e <USBH_ParseCfgDesc+0x146>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 8006876:	69fb      	ldr	r3, [r7, #28]
 8006878:	799b      	ldrb	r3, [r3, #6]
            if ((pif->bInterfaceClass == 0x01U) &&
 800687a:	2b02      	cmp	r3, #2
 800687c:	d003      	beq.n	8006886 <USBH_ParseCfgDesc+0x12e>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 800687e:	69fb      	ldr	r3, [r7, #28]
 8006880:	799b      	ldrb	r3, [r3, #6]
 8006882:	2b03      	cmp	r3, #3
 8006884:	d10b      	bne.n	800689e <USBH_ParseCfgDesc+0x146>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8006886:	69fb      	ldr	r3, [r7, #28]
 8006888:	79db      	ldrb	r3, [r3, #7]
 800688a:	2b00      	cmp	r3, #0
 800688c:	d10b      	bne.n	80068a6 <USBH_ParseCfgDesc+0x14e>
 800688e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006890:	781b      	ldrb	r3, [r3, #0]
 8006892:	2b09      	cmp	r3, #9
 8006894:	d007      	beq.n	80068a6 <USBH_ParseCfgDesc+0x14e>
              {
                pdesc->bLength = 0x09U;
 8006896:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006898:	2209      	movs	r2, #9
 800689a:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800689c:	e003      	b.n	80068a6 <USBH_ParseCfgDesc+0x14e>
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 800689e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068a0:	2207      	movs	r2, #7
 80068a2:	701a      	strb	r2, [r3, #0]
 80068a4:	e000      	b.n	80068a8 <USBH_ParseCfgDesc+0x150>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 80068a6:	bf00      	nop
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 80068a8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80068ac:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80068b0:	3201      	adds	r2, #1
 80068b2:	00d2      	lsls	r2, r2, #3
 80068b4:	211a      	movs	r1, #26
 80068b6:	fb01 f303 	mul.w	r3, r1, r3
 80068ba:	4413      	add	r3, r2
 80068bc:	3308      	adds	r3, #8
 80068be:	6a3a      	ldr	r2, [r7, #32]
 80068c0:	4413      	add	r3, r2
 80068c2:	3304      	adds	r3, #4
 80068c4:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 80068c6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80068c8:	69b9      	ldr	r1, [r7, #24]
 80068ca:	68f8      	ldr	r0, [r7, #12]
 80068cc:	f000 f870 	bl	80069b0 <USBH_ParseEPDesc>
 80068d0:	4603      	mov	r3, r0
 80068d2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            ep_ix++;
 80068d6:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80068da:	3301      	adds	r3, #1
 80068dc:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 80068e0:	69fb      	ldr	r3, [r7, #28]
 80068e2:	791b      	ldrb	r3, [r3, #4]
 80068e4:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80068e8:	429a      	cmp	r2, r3
 80068ea:	d204      	bcs.n	80068f6 <USBH_ParseCfgDesc+0x19e>
 80068ec:	6a3b      	ldr	r3, [r7, #32]
 80068ee:	885a      	ldrh	r2, [r3, #2]
 80068f0:	8afb      	ldrh	r3, [r7, #22]
 80068f2:	429a      	cmp	r2, r3
 80068f4:	d8b0      	bhi.n	8006858 <USBH_ParseCfgDesc+0x100>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 80068f6:	69fb      	ldr	r3, [r7, #28]
 80068f8:	791b      	ldrb	r3, [r3, #4]
 80068fa:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80068fe:	429a      	cmp	r2, r3
 8006900:	d201      	bcs.n	8006906 <USBH_ParseCfgDesc+0x1ae>
        {
          return USBH_NOT_SUPPORTED;
 8006902:	2303      	movs	r3, #3
 8006904:	e01c      	b.n	8006940 <USBH_ParseCfgDesc+0x1e8>
        }

        if_ix++;
 8006906:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800690a:	3301      	adds	r3, #1
 800690c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8006910:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006914:	2b01      	cmp	r3, #1
 8006916:	d805      	bhi.n	8006924 <USBH_ParseCfgDesc+0x1cc>
 8006918:	6a3b      	ldr	r3, [r7, #32]
 800691a:	885a      	ldrh	r2, [r3, #2]
 800691c:	8afb      	ldrh	r3, [r7, #22]
 800691e:	429a      	cmp	r2, r3
 8006920:	f63f af74 	bhi.w	800680c <USBH_ParseCfgDesc+0xb4>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 8006924:	6a3b      	ldr	r3, [r7, #32]
 8006926:	791b      	ldrb	r3, [r3, #4]
 8006928:	2b02      	cmp	r3, #2
 800692a:	bf28      	it	cs
 800692c:	2302      	movcs	r3, #2
 800692e:	b2db      	uxtb	r3, r3
 8006930:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8006934:	429a      	cmp	r2, r3
 8006936:	d201      	bcs.n	800693c <USBH_ParseCfgDesc+0x1e4>
    {
      return USBH_NOT_SUPPORTED;
 8006938:	2303      	movs	r3, #3
 800693a:	e001      	b.n	8006940 <USBH_ParseCfgDesc+0x1e8>
    }
  }

  return status;
 800693c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8006940:	4618      	mov	r0, r3
 8006942:	3730      	adds	r7, #48	@ 0x30
 8006944:	46bd      	mov	sp, r7
 8006946:	bd80      	pop	{r7, pc}

08006948 <USBH_ParseInterfaceDesc>:
  * @param  if_descriptor : Interface descriptor destination
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor, uint8_t *buf)
{
 8006948:	b480      	push	{r7}
 800694a:	b083      	sub	sp, #12
 800694c:	af00      	add	r7, sp, #0
 800694e:	6078      	str	r0, [r7, #4]
 8006950:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0U);
 8006952:	683b      	ldr	r3, [r7, #0]
 8006954:	781a      	ldrb	r2, [r3, #0]
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1U);
 800695a:	683b      	ldr	r3, [r7, #0]
 800695c:	785a      	ldrb	r2, [r3, #1]
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2U);
 8006962:	683b      	ldr	r3, [r7, #0]
 8006964:	789a      	ldrb	r2, [r3, #2]
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3U);
 800696a:	683b      	ldr	r3, [r7, #0]
 800696c:	78da      	ldrb	r2, [r3, #3]
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = MIN(*(uint8_t *)(buf + 4U), USBH_MAX_NUM_ENDPOINTS);
 8006972:	683b      	ldr	r3, [r7, #0]
 8006974:	3304      	adds	r3, #4
 8006976:	781b      	ldrb	r3, [r3, #0]
 8006978:	2b02      	cmp	r3, #2
 800697a:	bf28      	it	cs
 800697c:	2302      	movcs	r3, #2
 800697e:	b2da      	uxtb	r2, r3
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5U);
 8006984:	683b      	ldr	r3, [r7, #0]
 8006986:	795a      	ldrb	r2, [r3, #5]
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6U);
 800698c:	683b      	ldr	r3, [r7, #0]
 800698e:	799a      	ldrb	r2, [r3, #6]
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7U);
 8006994:	683b      	ldr	r3, [r7, #0]
 8006996:	79da      	ldrb	r2, [r3, #7]
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8U);
 800699c:	683b      	ldr	r3, [r7, #0]
 800699e:	7a1a      	ldrb	r2, [r3, #8]
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	721a      	strb	r2, [r3, #8]
}
 80069a4:	bf00      	nop
 80069a6:	370c      	adds	r7, #12
 80069a8:	46bd      	mov	sp, r7
 80069aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ae:	4770      	bx	lr

080069b0 <USBH_ParseEPDesc>:
  * @param  ep_descriptor: Endpoint descriptor destination address
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef *ep_descriptor, uint8_t *buf)
{
 80069b0:	b480      	push	{r7}
 80069b2:	b087      	sub	sp, #28
 80069b4:	af00      	add	r7, sp, #0
 80069b6:	60f8      	str	r0, [r7, #12]
 80069b8:	60b9      	str	r1, [r7, #8]
 80069ba:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 80069bc:	2300      	movs	r3, #0
 80069be:	75fb      	strb	r3, [r7, #23]

  ep_descriptor->bLength          = *(uint8_t *)(buf + 0U);
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	781a      	ldrb	r2, [r3, #0]
 80069c4:	68bb      	ldr	r3, [r7, #8]
 80069c6:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1U);
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	785a      	ldrb	r2, [r3, #1]
 80069cc:	68bb      	ldr	r3, [r7, #8]
 80069ce:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2U);
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	789a      	ldrb	r2, [r3, #2]
 80069d4:	68bb      	ldr	r3, [r7, #8]
 80069d6:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3U);
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	78da      	ldrb	r2, [r3, #3]
 80069dc:	68bb      	ldr	r3, [r7, #8]
 80069de:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4U);
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	3304      	adds	r3, #4
 80069e4:	781b      	ldrb	r3, [r3, #0]
 80069e6:	461a      	mov	r2, r3
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	3305      	adds	r3, #5
 80069ec:	781b      	ldrb	r3, [r3, #0]
 80069ee:	021b      	lsls	r3, r3, #8
 80069f0:	b29b      	uxth	r3, r3
 80069f2:	4313      	orrs	r3, r2
 80069f4:	b29a      	uxth	r2, r3
 80069f6:	68bb      	ldr	r3, [r7, #8]
 80069f8:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6U);
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	799a      	ldrb	r2, [r3, #6]
 80069fe:	68bb      	ldr	r3, [r7, #8]
 8006a00:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 8006a02:	68bb      	ldr	r3, [r7, #8]
 8006a04:	889b      	ldrh	r3, [r3, #4]
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d009      	beq.n	8006a1e <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 8006a0a:	68bb      	ldr	r3, [r7, #8]
 8006a0c:	889b      	ldrh	r3, [r3, #4]
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 8006a0e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006a12:	d804      	bhi.n	8006a1e <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_DATA_BUFFER))
 8006a14:	68bb      	ldr	r3, [r7, #8]
 8006a16:	889b      	ldrh	r3, [r3, #4]
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 8006a18:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006a1c:	d901      	bls.n	8006a22 <USBH_ParseEPDesc+0x72>
  {
    status = USBH_NOT_SUPPORTED;
 8006a1e:	2303      	movs	r3, #3
 8006a20:	75fb      	strb	r3, [r7, #23]
  }

  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d136      	bne.n	8006a9a <USBH_ParseEPDesc+0xea>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK)
 8006a2c:	68bb      	ldr	r3, [r7, #8]
 8006a2e:	78db      	ldrb	r3, [r3, #3]
 8006a30:	f003 0303 	and.w	r3, r3, #3
 8006a34:	2b02      	cmp	r3, #2
 8006a36:	d108      	bne.n	8006a4a <USBH_ParseEPDesc+0x9a>
    {
      if (ep_descriptor->wMaxPacketSize > 512U)
 8006a38:	68bb      	ldr	r3, [r7, #8]
 8006a3a:	889b      	ldrh	r3, [r3, #4]
 8006a3c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006a40:	f240 8097 	bls.w	8006b72 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8006a44:	2303      	movs	r3, #3
 8006a46:	75fb      	strb	r3, [r7, #23]
 8006a48:	e093      	b.n	8006b72 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 8006a4a:	68bb      	ldr	r3, [r7, #8]
 8006a4c:	78db      	ldrb	r3, [r3, #3]
 8006a4e:	f003 0303 	and.w	r3, r3, #3
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d107      	bne.n	8006a66 <USBH_ParseEPDesc+0xb6>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 8006a56:	68bb      	ldr	r3, [r7, #8]
 8006a58:	889b      	ldrh	r3, [r3, #4]
 8006a5a:	2b40      	cmp	r3, #64	@ 0x40
 8006a5c:	f240 8089 	bls.w	8006b72 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8006a60:	2303      	movs	r3, #3
 8006a62:	75fb      	strb	r3, [r7, #23]
 8006a64:	e085      	b.n	8006b72 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8006a66:	68bb      	ldr	r3, [r7, #8]
 8006a68:	78db      	ldrb	r3, [r3, #3]
 8006a6a:	f003 0303 	and.w	r3, r3, #3
 8006a6e:	2b01      	cmp	r3, #1
 8006a70:	d005      	beq.n	8006a7e <USBH_ParseEPDesc+0xce>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 8006a72:	68bb      	ldr	r3, [r7, #8]
 8006a74:	78db      	ldrb	r3, [r3, #3]
 8006a76:	f003 0303 	and.w	r3, r3, #3
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8006a7a:	2b03      	cmp	r3, #3
 8006a7c:	d10a      	bne.n	8006a94 <USBH_ParseEPDesc+0xe4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8006a7e:	68bb      	ldr	r3, [r7, #8]
 8006a80:	799b      	ldrb	r3, [r3, #6]
 8006a82:	2b00      	cmp	r3, #0
 8006a84:	d003      	beq.n	8006a8e <USBH_ParseEPDesc+0xde>
 8006a86:	68bb      	ldr	r3, [r7, #8]
 8006a88:	799b      	ldrb	r3, [r3, #6]
 8006a8a:	2b10      	cmp	r3, #16
 8006a8c:	d970      	bls.n	8006b70 <USBH_ParseEPDesc+0x1c0>
      {
        status = USBH_NOT_SUPPORTED;
 8006a8e:	2303      	movs	r3, #3
 8006a90:	75fb      	strb	r3, [r7, #23]
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8006a92:	e06d      	b.n	8006b70 <USBH_ParseEPDesc+0x1c0>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8006a94:	2303      	movs	r3, #3
 8006a96:	75fb      	strb	r3, [r7, #23]
 8006a98:	e06b      	b.n	8006b72 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_FULL)
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8006aa0:	2b01      	cmp	r3, #1
 8006aa2:	d13c      	bne.n	8006b1e <USBH_ParseEPDesc+0x16e>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 8006aa4:	68bb      	ldr	r3, [r7, #8]
 8006aa6:	78db      	ldrb	r3, [r3, #3]
 8006aa8:	f003 0303 	and.w	r3, r3, #3
 8006aac:	2b02      	cmp	r3, #2
 8006aae:	d005      	beq.n	8006abc <USBH_ParseEPDesc+0x10c>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL))
 8006ab0:	68bb      	ldr	r3, [r7, #8]
 8006ab2:	78db      	ldrb	r3, [r3, #3]
 8006ab4:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	d106      	bne.n	8006aca <USBH_ParseEPDesc+0x11a>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 8006abc:	68bb      	ldr	r3, [r7, #8]
 8006abe:	889b      	ldrh	r3, [r3, #4]
 8006ac0:	2b40      	cmp	r3, #64	@ 0x40
 8006ac2:	d956      	bls.n	8006b72 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8006ac4:	2303      	movs	r3, #3
 8006ac6:	75fb      	strb	r3, [r7, #23]
      if (ep_descriptor->wMaxPacketSize > 64U)
 8006ac8:	e053      	b.n	8006b72 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 8006aca:	68bb      	ldr	r3, [r7, #8]
 8006acc:	78db      	ldrb	r3, [r3, #3]
 8006ace:	f003 0303 	and.w	r3, r3, #3
 8006ad2:	2b01      	cmp	r3, #1
 8006ad4:	d10e      	bne.n	8006af4 <USBH_ParseEPDesc+0x144>
    {
      if ((ep_descriptor->bInterval == 0U) ||
 8006ad6:	68bb      	ldr	r3, [r7, #8]
 8006ad8:	799b      	ldrb	r3, [r3, #6]
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	d007      	beq.n	8006aee <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->bInterval > 0x10U) ||
 8006ade:	68bb      	ldr	r3, [r7, #8]
 8006ae0:	799b      	ldrb	r3, [r3, #6]
      if ((ep_descriptor->bInterval == 0U) ||
 8006ae2:	2b10      	cmp	r3, #16
 8006ae4:	d803      	bhi.n	8006aee <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->wMaxPacketSize > 64U))
 8006ae6:	68bb      	ldr	r3, [r7, #8]
 8006ae8:	889b      	ldrh	r3, [r3, #4]
          (ep_descriptor->bInterval > 0x10U) ||
 8006aea:	2b40      	cmp	r3, #64	@ 0x40
 8006aec:	d941      	bls.n	8006b72 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8006aee:	2303      	movs	r3, #3
 8006af0:	75fb      	strb	r3, [r7, #23]
 8006af2:	e03e      	b.n	8006b72 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8006af4:	68bb      	ldr	r3, [r7, #8]
 8006af6:	78db      	ldrb	r3, [r3, #3]
 8006af8:	f003 0303 	and.w	r3, r3, #3
 8006afc:	2b03      	cmp	r3, #3
 8006afe:	d10b      	bne.n	8006b18 <USBH_ParseEPDesc+0x168>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 1023U))
 8006b00:	68bb      	ldr	r3, [r7, #8]
 8006b02:	799b      	ldrb	r3, [r3, #6]
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	d004      	beq.n	8006b12 <USBH_ParseEPDesc+0x162>
 8006b08:	68bb      	ldr	r3, [r7, #8]
 8006b0a:	889b      	ldrh	r3, [r3, #4]
 8006b0c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006b10:	d32f      	bcc.n	8006b72 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8006b12:	2303      	movs	r3, #3
 8006b14:	75fb      	strb	r3, [r7, #23]
 8006b16:	e02c      	b.n	8006b72 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8006b18:	2303      	movs	r3, #3
 8006b1a:	75fb      	strb	r3, [r7, #23]
 8006b1c:	e029      	b.n	8006b72 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8006b24:	2b02      	cmp	r3, #2
 8006b26:	d120      	bne.n	8006b6a <USBH_ParseEPDesc+0x1ba>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 8006b28:	68bb      	ldr	r3, [r7, #8]
 8006b2a:	78db      	ldrb	r3, [r3, #3]
 8006b2c:	f003 0303 	and.w	r3, r3, #3
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	d106      	bne.n	8006b42 <USBH_ParseEPDesc+0x192>
    {
      if (ep_descriptor->wMaxPacketSize != 8U)
 8006b34:	68bb      	ldr	r3, [r7, #8]
 8006b36:	889b      	ldrh	r3, [r3, #4]
 8006b38:	2b08      	cmp	r3, #8
 8006b3a:	d01a      	beq.n	8006b72 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8006b3c:	2303      	movs	r3, #3
 8006b3e:	75fb      	strb	r3, [r7, #23]
 8006b40:	e017      	b.n	8006b72 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8006b42:	68bb      	ldr	r3, [r7, #8]
 8006b44:	78db      	ldrb	r3, [r3, #3]
 8006b46:	f003 0303 	and.w	r3, r3, #3
 8006b4a:	2b03      	cmp	r3, #3
 8006b4c:	d10a      	bne.n	8006b64 <USBH_ParseEPDesc+0x1b4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 8U))
 8006b4e:	68bb      	ldr	r3, [r7, #8]
 8006b50:	799b      	ldrb	r3, [r3, #6]
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d003      	beq.n	8006b5e <USBH_ParseEPDesc+0x1ae>
 8006b56:	68bb      	ldr	r3, [r7, #8]
 8006b58:	889b      	ldrh	r3, [r3, #4]
 8006b5a:	2b08      	cmp	r3, #8
 8006b5c:	d909      	bls.n	8006b72 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8006b5e:	2303      	movs	r3, #3
 8006b60:	75fb      	strb	r3, [r7, #23]
 8006b62:	e006      	b.n	8006b72 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8006b64:	2303      	movs	r3, #3
 8006b66:	75fb      	strb	r3, [r7, #23]
 8006b68:	e003      	b.n	8006b72 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 8006b6a:	2303      	movs	r3, #3
 8006b6c:	75fb      	strb	r3, [r7, #23]
 8006b6e:	e000      	b.n	8006b72 <USBH_ParseEPDesc+0x1c2>
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8006b70:	bf00      	nop
  }

  return status;
 8006b72:	7dfb      	ldrb	r3, [r7, #23]
}
 8006b74:	4618      	mov	r0, r3
 8006b76:	371c      	adds	r7, #28
 8006b78:	46bd      	mov	sp, r7
 8006b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b7e:	4770      	bx	lr

08006b80 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 8006b80:	b480      	push	{r7}
 8006b82:	b087      	sub	sp, #28
 8006b84:	af00      	add	r7, sp, #0
 8006b86:	60f8      	str	r0, [r7, #12]
 8006b88:	60b9      	str	r1, [r7, #8]
 8006b8a:	4613      	mov	r3, r2
 8006b8c:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	3301      	adds	r3, #1
 8006b92:	781b      	ldrb	r3, [r3, #0]
 8006b94:	2b03      	cmp	r3, #3
 8006b96:	d120      	bne.n	8006bda <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	781b      	ldrb	r3, [r3, #0]
 8006b9c:	1e9a      	subs	r2, r3, #2
 8006b9e:	88fb      	ldrh	r3, [r7, #6]
 8006ba0:	4293      	cmp	r3, r2
 8006ba2:	bf28      	it	cs
 8006ba4:	4613      	movcs	r3, r2
 8006ba6:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 8006ba8:	68fb      	ldr	r3, [r7, #12]
 8006baa:	3302      	adds	r3, #2
 8006bac:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 8006bae:	2300      	movs	r3, #0
 8006bb0:	82fb      	strh	r3, [r7, #22]
 8006bb2:	e00b      	b.n	8006bcc <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 8006bb4:	8afb      	ldrh	r3, [r7, #22]
 8006bb6:	68fa      	ldr	r2, [r7, #12]
 8006bb8:	4413      	add	r3, r2
 8006bba:	781a      	ldrb	r2, [r3, #0]
 8006bbc:	68bb      	ldr	r3, [r7, #8]
 8006bbe:	701a      	strb	r2, [r3, #0]
      pdest++;
 8006bc0:	68bb      	ldr	r3, [r7, #8]
 8006bc2:	3301      	adds	r3, #1
 8006bc4:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 8006bc6:	8afb      	ldrh	r3, [r7, #22]
 8006bc8:	3302      	adds	r3, #2
 8006bca:	82fb      	strh	r3, [r7, #22]
 8006bcc:	8afa      	ldrh	r2, [r7, #22]
 8006bce:	8abb      	ldrh	r3, [r7, #20]
 8006bd0:	429a      	cmp	r2, r3
 8006bd2:	d3ef      	bcc.n	8006bb4 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 8006bd4:	68bb      	ldr	r3, [r7, #8]
 8006bd6:	2200      	movs	r2, #0
 8006bd8:	701a      	strb	r2, [r3, #0]
  }
}
 8006bda:	bf00      	nop
 8006bdc:	371c      	adds	r7, #28
 8006bde:	46bd      	mov	sp, r7
 8006be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006be4:	4770      	bx	lr

08006be6 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t *USBH_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8006be6:	b480      	push	{r7}
 8006be8:	b085      	sub	sp, #20
 8006bea:	af00      	add	r7, sp, #0
 8006bec:	6078      	str	r0, [r7, #4]
 8006bee:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 8006bf0:	683b      	ldr	r3, [r7, #0]
 8006bf2:	881b      	ldrh	r3, [r3, #0]
 8006bf4:	687a      	ldr	r2, [r7, #4]
 8006bf6:	7812      	ldrb	r2, [r2, #0]
 8006bf8:	4413      	add	r3, r2
 8006bfa:	b29a      	uxth	r2, r3
 8006bfc:	683b      	ldr	r3, [r7, #0]
 8006bfe:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	781b      	ldrb	r3, [r3, #0]
 8006c04:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	4413      	add	r3, r2
 8006c0a:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8006c0c:	68fb      	ldr	r3, [r7, #12]
}
 8006c0e:	4618      	mov	r0, r3
 8006c10:	3714      	adds	r7, #20
 8006c12:	46bd      	mov	sp, r7
 8006c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c18:	4770      	bx	lr

08006c1a <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 8006c1a:	b580      	push	{r7, lr}
 8006c1c:	b086      	sub	sp, #24
 8006c1e:	af00      	add	r7, sp, #0
 8006c20:	60f8      	str	r0, [r7, #12]
 8006c22:	60b9      	str	r1, [r7, #8]
 8006c24:	4613      	mov	r3, r2
 8006c26:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 8006c28:	2301      	movs	r3, #1
 8006c2a:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	789b      	ldrb	r3, [r3, #2]
 8006c30:	2b01      	cmp	r3, #1
 8006c32:	d002      	beq.n	8006c3a <USBH_CtlReq+0x20>
 8006c34:	2b02      	cmp	r3, #2
 8006c36:	d00f      	beq.n	8006c58 <USBH_CtlReq+0x3e>
#endif
#endif
      break;

    default:
      break;
 8006c38:	e027      	b.n	8006c8a <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	68ba      	ldr	r2, [r7, #8]
 8006c3e:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	88fa      	ldrh	r2, [r7, #6]
 8006c44:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	2201      	movs	r2, #1
 8006c4a:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	2202      	movs	r2, #2
 8006c50:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 8006c52:	2301      	movs	r3, #1
 8006c54:	75fb      	strb	r3, [r7, #23]
      break;
 8006c56:	e018      	b.n	8006c8a <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 8006c58:	68f8      	ldr	r0, [r7, #12]
 8006c5a:	f000 f81b 	bl	8006c94 <USBH_HandleControl>
 8006c5e:	4603      	mov	r3, r0
 8006c60:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 8006c62:	7dfb      	ldrb	r3, [r7, #23]
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d002      	beq.n	8006c6e <USBH_CtlReq+0x54>
 8006c68:	7dfb      	ldrb	r3, [r7, #23]
 8006c6a:	2b03      	cmp	r3, #3
 8006c6c:	d106      	bne.n	8006c7c <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 8006c6e:	68fb      	ldr	r3, [r7, #12]
 8006c70:	2201      	movs	r2, #1
 8006c72:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 8006c74:	68fb      	ldr	r3, [r7, #12]
 8006c76:	2200      	movs	r2, #0
 8006c78:	761a      	strb	r2, [r3, #24]
      break;
 8006c7a:	e005      	b.n	8006c88 <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 8006c7c:	7dfb      	ldrb	r3, [r7, #23]
 8006c7e:	2b02      	cmp	r3, #2
 8006c80:	d102      	bne.n	8006c88 <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	2201      	movs	r2, #1
 8006c86:	709a      	strb	r2, [r3, #2]
      break;
 8006c88:	bf00      	nop
  }
  return status;
 8006c8a:	7dfb      	ldrb	r3, [r7, #23]
}
 8006c8c:	4618      	mov	r0, r3
 8006c8e:	3718      	adds	r7, #24
 8006c90:	46bd      	mov	sp, r7
 8006c92:	bd80      	pop	{r7, pc}

08006c94 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 8006c94:	b580      	push	{r7, lr}
 8006c96:	b086      	sub	sp, #24
 8006c98:	af02      	add	r7, sp, #8
 8006c9a:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 8006c9c:	2301      	movs	r3, #1
 8006c9e:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8006ca0:	2300      	movs	r3, #0
 8006ca2:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	7e1b      	ldrb	r3, [r3, #24]
 8006ca8:	3b01      	subs	r3, #1
 8006caa:	2b0a      	cmp	r3, #10
 8006cac:	f200 8156 	bhi.w	8006f5c <USBH_HandleControl+0x2c8>
 8006cb0:	a201      	add	r2, pc, #4	@ (adr r2, 8006cb8 <USBH_HandleControl+0x24>)
 8006cb2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006cb6:	bf00      	nop
 8006cb8:	08006ce5 	.word	0x08006ce5
 8006cbc:	08006cff 	.word	0x08006cff
 8006cc0:	08006d69 	.word	0x08006d69
 8006cc4:	08006d8f 	.word	0x08006d8f
 8006cc8:	08006dc7 	.word	0x08006dc7
 8006ccc:	08006df1 	.word	0x08006df1
 8006cd0:	08006e43 	.word	0x08006e43
 8006cd4:	08006e65 	.word	0x08006e65
 8006cd8:	08006ea1 	.word	0x08006ea1
 8006cdc:	08006ec7 	.word	0x08006ec7
 8006ce0:	08006f05 	.word	0x08006f05
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	f103 0110 	add.w	r1, r3, #16
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	795b      	ldrb	r3, [r3, #5]
 8006cee:	461a      	mov	r2, r3
 8006cf0:	6878      	ldr	r0, [r7, #4]
 8006cf2:	f000 f943 	bl	8006f7c <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	2202      	movs	r2, #2
 8006cfa:	761a      	strb	r2, [r3, #24]
      break;
 8006cfc:	e139      	b.n	8006f72 <USBH_HandleControl+0x2de>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	795b      	ldrb	r3, [r3, #5]
 8006d02:	4619      	mov	r1, r3
 8006d04:	6878      	ldr	r0, [r7, #4]
 8006d06:	f000 fb4f 	bl	80073a8 <USBH_LL_GetURBState>
 8006d0a:	4603      	mov	r3, r0
 8006d0c:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 8006d0e:	7bbb      	ldrb	r3, [r7, #14]
 8006d10:	2b01      	cmp	r3, #1
 8006d12:	d11e      	bne.n	8006d52 <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	7c1b      	ldrb	r3, [r3, #16]
 8006d18:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8006d1c:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	8adb      	ldrh	r3, [r3, #22]
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	d00a      	beq.n	8006d3c <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 8006d26:	7b7b      	ldrb	r3, [r7, #13]
 8006d28:	2b80      	cmp	r3, #128	@ 0x80
 8006d2a:	d103      	bne.n	8006d34 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	2203      	movs	r2, #3
 8006d30:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8006d32:	e115      	b.n	8006f60 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_DATA_OUT;
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	2205      	movs	r2, #5
 8006d38:	761a      	strb	r2, [r3, #24]
      break;
 8006d3a:	e111      	b.n	8006f60 <USBH_HandleControl+0x2cc>
          if (direction == USB_D2H)
 8006d3c:	7b7b      	ldrb	r3, [r7, #13]
 8006d3e:	2b80      	cmp	r3, #128	@ 0x80
 8006d40:	d103      	bne.n	8006d4a <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	2209      	movs	r2, #9
 8006d46:	761a      	strb	r2, [r3, #24]
      break;
 8006d48:	e10a      	b.n	8006f60 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_STATUS_IN;
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	2207      	movs	r2, #7
 8006d4e:	761a      	strb	r2, [r3, #24]
      break;
 8006d50:	e106      	b.n	8006f60 <USBH_HandleControl+0x2cc>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 8006d52:	7bbb      	ldrb	r3, [r7, #14]
 8006d54:	2b04      	cmp	r3, #4
 8006d56:	d003      	beq.n	8006d60 <USBH_HandleControl+0xcc>
 8006d58:	7bbb      	ldrb	r3, [r7, #14]
 8006d5a:	2b02      	cmp	r3, #2
 8006d5c:	f040 8100 	bne.w	8006f60 <USBH_HandleControl+0x2cc>
          phost->Control.state = CTRL_ERROR;
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	220b      	movs	r2, #11
 8006d64:	761a      	strb	r2, [r3, #24]
      break;
 8006d66:	e0fb      	b.n	8006f60 <USBH_HandleControl+0x2cc>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8006d6e:	b29a      	uxth	r2, r3
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	81da      	strh	r2, [r3, #14]
      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	6899      	ldr	r1, [r3, #8]
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	899a      	ldrh	r2, [r3, #12]
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	791b      	ldrb	r3, [r3, #4]
 8006d80:	6878      	ldr	r0, [r7, #4]
 8006d82:	f000 f93a 	bl	8006ffa <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	2204      	movs	r2, #4
 8006d8a:	761a      	strb	r2, [r3, #24]
      break;
 8006d8c:	e0f1      	b.n	8006f72 <USBH_HandleControl+0x2de>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	791b      	ldrb	r3, [r3, #4]
 8006d92:	4619      	mov	r1, r3
 8006d94:	6878      	ldr	r0, [r7, #4]
 8006d96:	f000 fb07 	bl	80073a8 <USBH_LL_GetURBState>
 8006d9a:	4603      	mov	r3, r0
 8006d9c:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 8006d9e:	7bbb      	ldrb	r3, [r7, #14]
 8006da0:	2b01      	cmp	r3, #1
 8006da2:	d102      	bne.n	8006daa <USBH_HandleControl+0x116>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	2209      	movs	r2, #9
 8006da8:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 8006daa:	7bbb      	ldrb	r3, [r7, #14]
 8006dac:	2b05      	cmp	r3, #5
 8006dae:	d102      	bne.n	8006db6 <USBH_HandleControl+0x122>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 8006db0:	2303      	movs	r3, #3
 8006db2:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8006db4:	e0d6      	b.n	8006f64 <USBH_HandleControl+0x2d0>
        if (URB_Status == USBH_URB_ERROR)
 8006db6:	7bbb      	ldrb	r3, [r7, #14]
 8006db8:	2b04      	cmp	r3, #4
 8006dba:	f040 80d3 	bne.w	8006f64 <USBH_HandleControl+0x2d0>
          phost->Control.state = CTRL_ERROR;
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	220b      	movs	r2, #11
 8006dc2:	761a      	strb	r2, [r3, #24]
      break;
 8006dc4:	e0ce      	b.n	8006f64 <USBH_HandleControl+0x2d0>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	6899      	ldr	r1, [r3, #8]
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	899a      	ldrh	r2, [r3, #12]
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	795b      	ldrb	r3, [r3, #5]
 8006dd2:	2001      	movs	r0, #1
 8006dd4:	9000      	str	r0, [sp, #0]
 8006dd6:	6878      	ldr	r0, [r7, #4]
 8006dd8:	f000 f8ea 	bl	8006fb0 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8006de2:	b29a      	uxth	r2, r3
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	2206      	movs	r2, #6
 8006dec:	761a      	strb	r2, [r3, #24]
      break;
 8006dee:	e0c0      	b.n	8006f72 <USBH_HandleControl+0x2de>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	795b      	ldrb	r3, [r3, #5]
 8006df4:	4619      	mov	r1, r3
 8006df6:	6878      	ldr	r0, [r7, #4]
 8006df8:	f000 fad6 	bl	80073a8 <USBH_LL_GetURBState>
 8006dfc:	4603      	mov	r3, r0
 8006dfe:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8006e00:	7bbb      	ldrb	r3, [r7, #14]
 8006e02:	2b01      	cmp	r3, #1
 8006e04:	d103      	bne.n	8006e0e <USBH_HandleControl+0x17a>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	2207      	movs	r2, #7
 8006e0a:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8006e0c:	e0ac      	b.n	8006f68 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_STALL)
 8006e0e:	7bbb      	ldrb	r3, [r7, #14]
 8006e10:	2b05      	cmp	r3, #5
 8006e12:	d105      	bne.n	8006e20 <USBH_HandleControl+0x18c>
        phost->Control.state = CTRL_STALLED;
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	220c      	movs	r2, #12
 8006e18:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 8006e1a:	2303      	movs	r3, #3
 8006e1c:	73fb      	strb	r3, [r7, #15]
      break;
 8006e1e:	e0a3      	b.n	8006f68 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_NOTREADY)
 8006e20:	7bbb      	ldrb	r3, [r7, #14]
 8006e22:	2b02      	cmp	r3, #2
 8006e24:	d103      	bne.n	8006e2e <USBH_HandleControl+0x19a>
        phost->Control.state = CTRL_DATA_OUT;
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	2205      	movs	r2, #5
 8006e2a:	761a      	strb	r2, [r3, #24]
      break;
 8006e2c:	e09c      	b.n	8006f68 <USBH_HandleControl+0x2d4>
        if (URB_Status == USBH_URB_ERROR)
 8006e2e:	7bbb      	ldrb	r3, [r7, #14]
 8006e30:	2b04      	cmp	r3, #4
 8006e32:	f040 8099 	bne.w	8006f68 <USBH_HandleControl+0x2d4>
          phost->Control.state = CTRL_ERROR;
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	220b      	movs	r2, #11
 8006e3a:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 8006e3c:	2302      	movs	r3, #2
 8006e3e:	73fb      	strb	r3, [r7, #15]
      break;
 8006e40:	e092      	b.n	8006f68 <USBH_HandleControl+0x2d4>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	791b      	ldrb	r3, [r3, #4]
 8006e46:	2200      	movs	r2, #0
 8006e48:	2100      	movs	r1, #0
 8006e4a:	6878      	ldr	r0, [r7, #4]
 8006e4c:	f000 f8d5 	bl	8006ffa <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8006e56:	b29a      	uxth	r2, r3
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	2208      	movs	r2, #8
 8006e60:	761a      	strb	r2, [r3, #24]

      break;
 8006e62:	e086      	b.n	8006f72 <USBH_HandleControl+0x2de>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	791b      	ldrb	r3, [r3, #4]
 8006e68:	4619      	mov	r1, r3
 8006e6a:	6878      	ldr	r0, [r7, #4]
 8006e6c:	f000 fa9c 	bl	80073a8 <USBH_LL_GetURBState>
 8006e70:	4603      	mov	r3, r0
 8006e72:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8006e74:	7bbb      	ldrb	r3, [r7, #14]
 8006e76:	2b01      	cmp	r3, #1
 8006e78:	d105      	bne.n	8006e86 <USBH_HandleControl+0x1f2>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	220d      	movs	r2, #13
 8006e7e:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 8006e80:	2300      	movs	r3, #0
 8006e82:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8006e84:	e072      	b.n	8006f6c <USBH_HandleControl+0x2d8>
      else if (URB_Status == USBH_URB_ERROR)
 8006e86:	7bbb      	ldrb	r3, [r7, #14]
 8006e88:	2b04      	cmp	r3, #4
 8006e8a:	d103      	bne.n	8006e94 <USBH_HandleControl+0x200>
        phost->Control.state = CTRL_ERROR;
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	220b      	movs	r2, #11
 8006e90:	761a      	strb	r2, [r3, #24]
      break;
 8006e92:	e06b      	b.n	8006f6c <USBH_HandleControl+0x2d8>
        if (URB_Status == USBH_URB_STALL)
 8006e94:	7bbb      	ldrb	r3, [r7, #14]
 8006e96:	2b05      	cmp	r3, #5
 8006e98:	d168      	bne.n	8006f6c <USBH_HandleControl+0x2d8>
          status = USBH_NOT_SUPPORTED;
 8006e9a:	2303      	movs	r3, #3
 8006e9c:	73fb      	strb	r3, [r7, #15]
      break;
 8006e9e:	e065      	b.n	8006f6c <USBH_HandleControl+0x2d8>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	795b      	ldrb	r3, [r3, #5]
 8006ea4:	2201      	movs	r2, #1
 8006ea6:	9200      	str	r2, [sp, #0]
 8006ea8:	2200      	movs	r2, #0
 8006eaa:	2100      	movs	r1, #0
 8006eac:	6878      	ldr	r0, [r7, #4]
 8006eae:	f000 f87f 	bl	8006fb0 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8006eb8:	b29a      	uxth	r2, r3
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	220a      	movs	r2, #10
 8006ec2:	761a      	strb	r2, [r3, #24]
      break;
 8006ec4:	e055      	b.n	8006f72 <USBH_HandleControl+0x2de>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	795b      	ldrb	r3, [r3, #5]
 8006eca:	4619      	mov	r1, r3
 8006ecc:	6878      	ldr	r0, [r7, #4]
 8006ece:	f000 fa6b 	bl	80073a8 <USBH_LL_GetURBState>
 8006ed2:	4603      	mov	r3, r0
 8006ed4:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 8006ed6:	7bbb      	ldrb	r3, [r7, #14]
 8006ed8:	2b01      	cmp	r3, #1
 8006eda:	d105      	bne.n	8006ee8 <USBH_HandleControl+0x254>
      {
        status = USBH_OK;
 8006edc:	2300      	movs	r3, #0
 8006ede:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	220d      	movs	r2, #13
 8006ee4:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8006ee6:	e043      	b.n	8006f70 <USBH_HandleControl+0x2dc>
      else if (URB_Status == USBH_URB_NOTREADY)
 8006ee8:	7bbb      	ldrb	r3, [r7, #14]
 8006eea:	2b02      	cmp	r3, #2
 8006eec:	d103      	bne.n	8006ef6 <USBH_HandleControl+0x262>
        phost->Control.state = CTRL_STATUS_OUT;
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	2209      	movs	r2, #9
 8006ef2:	761a      	strb	r2, [r3, #24]
      break;
 8006ef4:	e03c      	b.n	8006f70 <USBH_HandleControl+0x2dc>
        if (URB_Status == USBH_URB_ERROR)
 8006ef6:	7bbb      	ldrb	r3, [r7, #14]
 8006ef8:	2b04      	cmp	r3, #4
 8006efa:	d139      	bne.n	8006f70 <USBH_HandleControl+0x2dc>
          phost->Control.state = CTRL_ERROR;
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	220b      	movs	r2, #11
 8006f00:	761a      	strb	r2, [r3, #24]
      break;
 8006f02:	e035      	b.n	8006f70 <USBH_HandleControl+0x2dc>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	7e5b      	ldrb	r3, [r3, #25]
 8006f08:	3301      	adds	r3, #1
 8006f0a:	b2da      	uxtb	r2, r3
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	765a      	strb	r2, [r3, #25]
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	7e5b      	ldrb	r3, [r3, #25]
 8006f14:	2b02      	cmp	r3, #2
 8006f16:	d806      	bhi.n	8006f26 <USBH_HandleControl+0x292>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	2201      	movs	r2, #1
 8006f1c:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	2201      	movs	r2, #1
 8006f22:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 8006f24:	e025      	b.n	8006f72 <USBH_HandleControl+0x2de>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8006f2c:	2106      	movs	r1, #6
 8006f2e:	6878      	ldr	r0, [r7, #4]
 8006f30:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	2200      	movs	r2, #0
 8006f36:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	795b      	ldrb	r3, [r3, #5]
 8006f3c:	4619      	mov	r1, r3
 8006f3e:	6878      	ldr	r0, [r7, #4]
 8006f40:	f000 f8b9 	bl	80070b6 <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	791b      	ldrb	r3, [r3, #4]
 8006f48:	4619      	mov	r1, r3
 8006f4a:	6878      	ldr	r0, [r7, #4]
 8006f4c:	f000 f8b3 	bl	80070b6 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	2200      	movs	r2, #0
 8006f54:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 8006f56:	2302      	movs	r3, #2
 8006f58:	73fb      	strb	r3, [r7, #15]
      break;
 8006f5a:	e00a      	b.n	8006f72 <USBH_HandleControl+0x2de>

    default:
      break;
 8006f5c:	bf00      	nop
 8006f5e:	e008      	b.n	8006f72 <USBH_HandleControl+0x2de>
      break;
 8006f60:	bf00      	nop
 8006f62:	e006      	b.n	8006f72 <USBH_HandleControl+0x2de>
      break;
 8006f64:	bf00      	nop
 8006f66:	e004      	b.n	8006f72 <USBH_HandleControl+0x2de>
      break;
 8006f68:	bf00      	nop
 8006f6a:	e002      	b.n	8006f72 <USBH_HandleControl+0x2de>
      break;
 8006f6c:	bf00      	nop
 8006f6e:	e000      	b.n	8006f72 <USBH_HandleControl+0x2de>
      break;
 8006f70:	bf00      	nop
  }

  return status;
 8006f72:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f74:	4618      	mov	r0, r3
 8006f76:	3710      	adds	r7, #16
 8006f78:	46bd      	mov	sp, r7
 8006f7a:	bd80      	pop	{r7, pc}

08006f7c <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 8006f7c:	b580      	push	{r7, lr}
 8006f7e:	b088      	sub	sp, #32
 8006f80:	af04      	add	r7, sp, #16
 8006f82:	60f8      	str	r0, [r7, #12]
 8006f84:	60b9      	str	r1, [r7, #8]
 8006f86:	4613      	mov	r3, r2
 8006f88:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8006f8a:	79f9      	ldrb	r1, [r7, #7]
 8006f8c:	2300      	movs	r3, #0
 8006f8e:	9303      	str	r3, [sp, #12]
 8006f90:	2308      	movs	r3, #8
 8006f92:	9302      	str	r3, [sp, #8]
 8006f94:	68bb      	ldr	r3, [r7, #8]
 8006f96:	9301      	str	r3, [sp, #4]
 8006f98:	2300      	movs	r3, #0
 8006f9a:	9300      	str	r3, [sp, #0]
 8006f9c:	2300      	movs	r3, #0
 8006f9e:	2200      	movs	r2, #0
 8006fa0:	68f8      	ldr	r0, [r7, #12]
 8006fa2:	f000 f9d0 	bl	8007346 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 8006fa6:	2300      	movs	r3, #0
}
 8006fa8:	4618      	mov	r0, r3
 8006faa:	3710      	adds	r7, #16
 8006fac:	46bd      	mov	sp, r7
 8006fae:	bd80      	pop	{r7, pc}

08006fb0 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 8006fb0:	b580      	push	{r7, lr}
 8006fb2:	b088      	sub	sp, #32
 8006fb4:	af04      	add	r7, sp, #16
 8006fb6:	60f8      	str	r0, [r7, #12]
 8006fb8:	60b9      	str	r1, [r7, #8]
 8006fba:	4611      	mov	r1, r2
 8006fbc:	461a      	mov	r2, r3
 8006fbe:	460b      	mov	r3, r1
 8006fc0:	80fb      	strh	r3, [r7, #6]
 8006fc2:	4613      	mov	r3, r2
 8006fc4:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	d001      	beq.n	8006fd4 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 8006fd0:	2300      	movs	r3, #0
 8006fd2:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8006fd4:	7979      	ldrb	r1, [r7, #5]
 8006fd6:	7e3b      	ldrb	r3, [r7, #24]
 8006fd8:	9303      	str	r3, [sp, #12]
 8006fda:	88fb      	ldrh	r3, [r7, #6]
 8006fdc:	9302      	str	r3, [sp, #8]
 8006fde:	68bb      	ldr	r3, [r7, #8]
 8006fe0:	9301      	str	r3, [sp, #4]
 8006fe2:	2301      	movs	r3, #1
 8006fe4:	9300      	str	r3, [sp, #0]
 8006fe6:	2300      	movs	r3, #0
 8006fe8:	2200      	movs	r2, #0
 8006fea:	68f8      	ldr	r0, [r7, #12]
 8006fec:	f000 f9ab 	bl	8007346 <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 8006ff0:	2300      	movs	r3, #0
}
 8006ff2:	4618      	mov	r0, r3
 8006ff4:	3710      	adds	r7, #16
 8006ff6:	46bd      	mov	sp, r7
 8006ff8:	bd80      	pop	{r7, pc}

08006ffa <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 8006ffa:	b580      	push	{r7, lr}
 8006ffc:	b088      	sub	sp, #32
 8006ffe:	af04      	add	r7, sp, #16
 8007000:	60f8      	str	r0, [r7, #12]
 8007002:	60b9      	str	r1, [r7, #8]
 8007004:	4611      	mov	r1, r2
 8007006:	461a      	mov	r2, r3
 8007008:	460b      	mov	r3, r1
 800700a:	80fb      	strh	r3, [r7, #6]
 800700c:	4613      	mov	r3, r2
 800700e:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8007010:	7979      	ldrb	r1, [r7, #5]
 8007012:	2300      	movs	r3, #0
 8007014:	9303      	str	r3, [sp, #12]
 8007016:	88fb      	ldrh	r3, [r7, #6]
 8007018:	9302      	str	r3, [sp, #8]
 800701a:	68bb      	ldr	r3, [r7, #8]
 800701c:	9301      	str	r3, [sp, #4]
 800701e:	2301      	movs	r3, #1
 8007020:	9300      	str	r3, [sp, #0]
 8007022:	2300      	movs	r3, #0
 8007024:	2201      	movs	r2, #1
 8007026:	68f8      	ldr	r0, [r7, #12]
 8007028:	f000 f98d 	bl	8007346 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800702c:	2300      	movs	r3, #0

}
 800702e:	4618      	mov	r0, r3
 8007030:	3710      	adds	r7, #16
 8007032:	46bd      	mov	sp, r7
 8007034:	bd80      	pop	{r7, pc}

08007036 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8007036:	b580      	push	{r7, lr}
 8007038:	b086      	sub	sp, #24
 800703a:	af04      	add	r7, sp, #16
 800703c:	6078      	str	r0, [r7, #4]
 800703e:	4608      	mov	r0, r1
 8007040:	4611      	mov	r1, r2
 8007042:	461a      	mov	r2, r3
 8007044:	4603      	mov	r3, r0
 8007046:	70fb      	strb	r3, [r7, #3]
 8007048:	460b      	mov	r3, r1
 800704a:	70bb      	strb	r3, [r7, #2]
 800704c:	4613      	mov	r3, r2
 800704e:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 8007050:	7878      	ldrb	r0, [r7, #1]
 8007052:	78ba      	ldrb	r2, [r7, #2]
 8007054:	78f9      	ldrb	r1, [r7, #3]
 8007056:	8b3b      	ldrh	r3, [r7, #24]
 8007058:	9302      	str	r3, [sp, #8]
 800705a:	7d3b      	ldrb	r3, [r7, #20]
 800705c:	9301      	str	r3, [sp, #4]
 800705e:	7c3b      	ldrb	r3, [r7, #16]
 8007060:	9300      	str	r3, [sp, #0]
 8007062:	4603      	mov	r3, r0
 8007064:	6878      	ldr	r0, [r7, #4]
 8007066:	f000 f93f 	bl	80072e8 <USBH_LL_OpenPipe>

  return USBH_OK;
 800706a:	2300      	movs	r3, #0
}
 800706c:	4618      	mov	r0, r3
 800706e:	3708      	adds	r7, #8
 8007070:	46bd      	mov	sp, r7
 8007072:	bd80      	pop	{r7, pc}

08007074 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 8007074:	b580      	push	{r7, lr}
 8007076:	b084      	sub	sp, #16
 8007078:	af00      	add	r7, sp, #0
 800707a:	6078      	str	r0, [r7, #4]
 800707c:	460b      	mov	r3, r1
 800707e:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 8007080:	6878      	ldr	r0, [r7, #4]
 8007082:	f000 f836 	bl	80070f2 <USBH_GetFreePipe>
 8007086:	4603      	mov	r3, r0
 8007088:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 800708a:	89fb      	ldrh	r3, [r7, #14]
 800708c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8007090:	4293      	cmp	r3, r2
 8007092:	d00a      	beq.n	80070aa <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 8007094:	78fa      	ldrb	r2, [r7, #3]
 8007096:	89fb      	ldrh	r3, [r7, #14]
 8007098:	f003 030f 	and.w	r3, r3, #15
 800709c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80070a0:	6879      	ldr	r1, [r7, #4]
 80070a2:	33e0      	adds	r3, #224	@ 0xe0
 80070a4:	009b      	lsls	r3, r3, #2
 80070a6:	440b      	add	r3, r1
 80070a8:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 80070aa:	89fb      	ldrh	r3, [r7, #14]
 80070ac:	b2db      	uxtb	r3, r3
}
 80070ae:	4618      	mov	r0, r3
 80070b0:	3710      	adds	r7, #16
 80070b2:	46bd      	mov	sp, r7
 80070b4:	bd80      	pop	{r7, pc}

080070b6 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 80070b6:	b480      	push	{r7}
 80070b8:	b083      	sub	sp, #12
 80070ba:	af00      	add	r7, sp, #0
 80070bc:	6078      	str	r0, [r7, #4]
 80070be:	460b      	mov	r3, r1
 80070c0:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 80070c2:	78fb      	ldrb	r3, [r7, #3]
 80070c4:	2b0f      	cmp	r3, #15
 80070c6:	d80d      	bhi.n	80070e4 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 80070c8:	78fb      	ldrb	r3, [r7, #3]
 80070ca:	687a      	ldr	r2, [r7, #4]
 80070cc:	33e0      	adds	r3, #224	@ 0xe0
 80070ce:	009b      	lsls	r3, r3, #2
 80070d0:	4413      	add	r3, r2
 80070d2:	685a      	ldr	r2, [r3, #4]
 80070d4:	78fb      	ldrb	r3, [r7, #3]
 80070d6:	f3c2 020e 	ubfx	r2, r2, #0, #15
 80070da:	6879      	ldr	r1, [r7, #4]
 80070dc:	33e0      	adds	r3, #224	@ 0xe0
 80070de:	009b      	lsls	r3, r3, #2
 80070e0:	440b      	add	r3, r1
 80070e2:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 80070e4:	2300      	movs	r3, #0
}
 80070e6:	4618      	mov	r0, r3
 80070e8:	370c      	adds	r7, #12
 80070ea:	46bd      	mov	sp, r7
 80070ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070f0:	4770      	bx	lr

080070f2 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 80070f2:	b480      	push	{r7}
 80070f4:	b085      	sub	sp, #20
 80070f6:	af00      	add	r7, sp, #0
 80070f8:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 80070fa:	2300      	movs	r3, #0
 80070fc:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 80070fe:	2300      	movs	r3, #0
 8007100:	73fb      	strb	r3, [r7, #15]
 8007102:	e00f      	b.n	8007124 <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 8007104:	7bfb      	ldrb	r3, [r7, #15]
 8007106:	687a      	ldr	r2, [r7, #4]
 8007108:	33e0      	adds	r3, #224	@ 0xe0
 800710a:	009b      	lsls	r3, r3, #2
 800710c:	4413      	add	r3, r2
 800710e:	685b      	ldr	r3, [r3, #4]
 8007110:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007114:	2b00      	cmp	r3, #0
 8007116:	d102      	bne.n	800711e <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 8007118:	7bfb      	ldrb	r3, [r7, #15]
 800711a:	b29b      	uxth	r3, r3
 800711c:	e007      	b.n	800712e <USBH_GetFreePipe+0x3c>
  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 800711e:	7bfb      	ldrb	r3, [r7, #15]
 8007120:	3301      	adds	r3, #1
 8007122:	73fb      	strb	r3, [r7, #15]
 8007124:	7bfb      	ldrb	r3, [r7, #15]
 8007126:	2b0f      	cmp	r3, #15
 8007128:	d9ec      	bls.n	8007104 <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 800712a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 800712e:	4618      	mov	r0, r3
 8007130:	3714      	adds	r7, #20
 8007132:	46bd      	mov	sp, r7
 8007134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007138:	4770      	bx	lr
	...

0800713c <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 800713c:	b580      	push	{r7, lr}
 800713e:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 8007140:	4802      	ldr	r0, [pc, #8]	@ (800714c <MX_USB_HOST_Process+0x10>)
 8007142:	f7fe fce5 	bl	8005b10 <USBH_Process>
}
 8007146:	bf00      	nop
 8007148:	bd80      	pop	{r7, pc}
 800714a:	bf00      	nop
 800714c:	200001f8 	.word	0x200001f8

08007150 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 8007150:	b580      	push	{r7, lr}
 8007152:	b082      	sub	sp, #8
 8007154:	af00      	add	r7, sp, #0
 8007156:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800715e:	4618      	mov	r0, r3
 8007160:	f7ff f89e 	bl	80062a0 <USBH_LL_IncTimer>
}
 8007164:	bf00      	nop
 8007166:	3708      	adds	r7, #8
 8007168:	46bd      	mov	sp, r7
 800716a:	bd80      	pop	{r7, pc}

0800716c <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800716c:	b580      	push	{r7, lr}
 800716e:	b082      	sub	sp, #8
 8007170:	af00      	add	r7, sp, #0
 8007172:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800717a:	4618      	mov	r0, r3
 800717c:	f7ff f8d6 	bl	800632c <USBH_LL_Connect>
}
 8007180:	bf00      	nop
 8007182:	3708      	adds	r7, #8
 8007184:	46bd      	mov	sp, r7
 8007186:	bd80      	pop	{r7, pc}

08007188 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 8007188:	b580      	push	{r7, lr}
 800718a:	b082      	sub	sp, #8
 800718c:	af00      	add	r7, sp, #0
 800718e:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8007196:	4618      	mov	r0, r3
 8007198:	f7ff f8df 	bl	800635a <USBH_LL_Disconnect>
}
 800719c:	bf00      	nop
 800719e:	3708      	adds	r7, #8
 80071a0:	46bd      	mov	sp, r7
 80071a2:	bd80      	pop	{r7, pc}

080071a4 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 80071a4:	b480      	push	{r7}
 80071a6:	b083      	sub	sp, #12
 80071a8:	af00      	add	r7, sp, #0
 80071aa:	6078      	str	r0, [r7, #4]
 80071ac:	460b      	mov	r3, r1
 80071ae:	70fb      	strb	r3, [r7, #3]
 80071b0:	4613      	mov	r3, r2
 80071b2:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 80071b4:	bf00      	nop
 80071b6:	370c      	adds	r7, #12
 80071b8:	46bd      	mov	sp, r7
 80071ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071be:	4770      	bx	lr

080071c0 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 80071c0:	b580      	push	{r7, lr}
 80071c2:	b082      	sub	sp, #8
 80071c4:	af00      	add	r7, sp, #0
 80071c6:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 80071ce:	4618      	mov	r0, r3
 80071d0:	f7ff f890 	bl	80062f4 <USBH_LL_PortEnabled>
}
 80071d4:	bf00      	nop
 80071d6:	3708      	adds	r7, #8
 80071d8:	46bd      	mov	sp, r7
 80071da:	bd80      	pop	{r7, pc}

080071dc <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 80071dc:	b580      	push	{r7, lr}
 80071de:	b082      	sub	sp, #8
 80071e0:	af00      	add	r7, sp, #0
 80071e2:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 80071ea:	4618      	mov	r0, r3
 80071ec:	f7ff f890 	bl	8006310 <USBH_LL_PortDisabled>
}
 80071f0:	bf00      	nop
 80071f2:	3708      	adds	r7, #8
 80071f4:	46bd      	mov	sp, r7
 80071f6:	bd80      	pop	{r7, pc}

080071f8 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 80071f8:	b580      	push	{r7, lr}
 80071fa:	b084      	sub	sp, #16
 80071fc:	af00      	add	r7, sp, #0
 80071fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007200:	2300      	movs	r3, #0
 8007202:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8007204:	2300      	movs	r3, #0
 8007206:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800720e:	4618      	mov	r0, r3
 8007210:	f7fa fb8a 	bl	8001928 <HAL_HCD_Start>
 8007214:	4603      	mov	r3, r0
 8007216:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8007218:	7bfb      	ldrb	r3, [r7, #15]
 800721a:	4618      	mov	r0, r3
 800721c:	f000 f8fa 	bl	8007414 <USBH_Get_USB_Status>
 8007220:	4603      	mov	r3, r0
 8007222:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007224:	7bbb      	ldrb	r3, [r7, #14]
}
 8007226:	4618      	mov	r0, r3
 8007228:	3710      	adds	r7, #16
 800722a:	46bd      	mov	sp, r7
 800722c:	bd80      	pop	{r7, pc}

0800722e <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800722e:	b580      	push	{r7, lr}
 8007230:	b084      	sub	sp, #16
 8007232:	af00      	add	r7, sp, #0
 8007234:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007236:	2300      	movs	r3, #0
 8007238:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800723a:	2300      	movs	r3, #0
 800723c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8007244:	4618      	mov	r0, r3
 8007246:	f7fa fb92 	bl	800196e <HAL_HCD_Stop>
 800724a:	4603      	mov	r3, r0
 800724c:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800724e:	7bfb      	ldrb	r3, [r7, #15]
 8007250:	4618      	mov	r0, r3
 8007252:	f000 f8df 	bl	8007414 <USBH_Get_USB_Status>
 8007256:	4603      	mov	r3, r0
 8007258:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800725a:	7bbb      	ldrb	r3, [r7, #14]
}
 800725c:	4618      	mov	r0, r3
 800725e:	3710      	adds	r7, #16
 8007260:	46bd      	mov	sp, r7
 8007262:	bd80      	pop	{r7, pc}

08007264 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 8007264:	b580      	push	{r7, lr}
 8007266:	b084      	sub	sp, #16
 8007268:	af00      	add	r7, sp, #0
 800726a:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 800726c:	2301      	movs	r3, #1
 800726e:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8007276:	4618      	mov	r0, r3
 8007278:	f7fa fbb9 	bl	80019ee <HAL_HCD_GetCurrentSpeed>
 800727c:	4603      	mov	r3, r0
 800727e:	2b02      	cmp	r3, #2
 8007280:	d00c      	beq.n	800729c <USBH_LL_GetSpeed+0x38>
 8007282:	2b02      	cmp	r3, #2
 8007284:	d80d      	bhi.n	80072a2 <USBH_LL_GetSpeed+0x3e>
 8007286:	2b00      	cmp	r3, #0
 8007288:	d002      	beq.n	8007290 <USBH_LL_GetSpeed+0x2c>
 800728a:	2b01      	cmp	r3, #1
 800728c:	d003      	beq.n	8007296 <USBH_LL_GetSpeed+0x32>
 800728e:	e008      	b.n	80072a2 <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 8007290:	2300      	movs	r3, #0
 8007292:	73fb      	strb	r3, [r7, #15]
    break;
 8007294:	e008      	b.n	80072a8 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 8007296:	2301      	movs	r3, #1
 8007298:	73fb      	strb	r3, [r7, #15]
    break;
 800729a:	e005      	b.n	80072a8 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 800729c:	2302      	movs	r3, #2
 800729e:	73fb      	strb	r3, [r7, #15]
    break;
 80072a0:	e002      	b.n	80072a8 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 80072a2:	2301      	movs	r3, #1
 80072a4:	73fb      	strb	r3, [r7, #15]
    break;
 80072a6:	bf00      	nop
  }
  return  speed;
 80072a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80072aa:	4618      	mov	r0, r3
 80072ac:	3710      	adds	r7, #16
 80072ae:	46bd      	mov	sp, r7
 80072b0:	bd80      	pop	{r7, pc}

080072b2 <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 80072b2:	b580      	push	{r7, lr}
 80072b4:	b084      	sub	sp, #16
 80072b6:	af00      	add	r7, sp, #0
 80072b8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80072ba:	2300      	movs	r3, #0
 80072bc:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80072be:	2300      	movs	r3, #0
 80072c0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 80072c8:	4618      	mov	r0, r3
 80072ca:	f7fa fb6d 	bl	80019a8 <HAL_HCD_ResetPort>
 80072ce:	4603      	mov	r3, r0
 80072d0:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 80072d2:	7bfb      	ldrb	r3, [r7, #15]
 80072d4:	4618      	mov	r0, r3
 80072d6:	f000 f89d 	bl	8007414 <USBH_Get_USB_Status>
 80072da:	4603      	mov	r3, r0
 80072dc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80072de:	7bbb      	ldrb	r3, [r7, #14]
}
 80072e0:	4618      	mov	r0, r3
 80072e2:	3710      	adds	r7, #16
 80072e4:	46bd      	mov	sp, r7
 80072e6:	bd80      	pop	{r7, pc}

080072e8 <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 80072e8:	b590      	push	{r4, r7, lr}
 80072ea:	b089      	sub	sp, #36	@ 0x24
 80072ec:	af04      	add	r7, sp, #16
 80072ee:	6078      	str	r0, [r7, #4]
 80072f0:	4608      	mov	r0, r1
 80072f2:	4611      	mov	r1, r2
 80072f4:	461a      	mov	r2, r3
 80072f6:	4603      	mov	r3, r0
 80072f8:	70fb      	strb	r3, [r7, #3]
 80072fa:	460b      	mov	r3, r1
 80072fc:	70bb      	strb	r3, [r7, #2]
 80072fe:	4613      	mov	r3, r2
 8007300:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007302:	2300      	movs	r3, #0
 8007304:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8007306:	2300      	movs	r3, #0
 8007308:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 8007310:	787c      	ldrb	r4, [r7, #1]
 8007312:	78ba      	ldrb	r2, [r7, #2]
 8007314:	78f9      	ldrb	r1, [r7, #3]
 8007316:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8007318:	9302      	str	r3, [sp, #8]
 800731a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800731e:	9301      	str	r3, [sp, #4]
 8007320:	f897 3020 	ldrb.w	r3, [r7, #32]
 8007324:	9300      	str	r3, [sp, #0]
 8007326:	4623      	mov	r3, r4
 8007328:	f7f9 ff97 	bl	800125a <HAL_HCD_HC_Init>
 800732c:	4603      	mov	r3, r0
 800732e:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 8007330:	7bfb      	ldrb	r3, [r7, #15]
 8007332:	4618      	mov	r0, r3
 8007334:	f000 f86e 	bl	8007414 <USBH_Get_USB_Status>
 8007338:	4603      	mov	r3, r0
 800733a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800733c:	7bbb      	ldrb	r3, [r7, #14]
}
 800733e:	4618      	mov	r0, r3
 8007340:	3714      	adds	r7, #20
 8007342:	46bd      	mov	sp, r7
 8007344:	bd90      	pop	{r4, r7, pc}

08007346 <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 8007346:	b590      	push	{r4, r7, lr}
 8007348:	b089      	sub	sp, #36	@ 0x24
 800734a:	af04      	add	r7, sp, #16
 800734c:	6078      	str	r0, [r7, #4]
 800734e:	4608      	mov	r0, r1
 8007350:	4611      	mov	r1, r2
 8007352:	461a      	mov	r2, r3
 8007354:	4603      	mov	r3, r0
 8007356:	70fb      	strb	r3, [r7, #3]
 8007358:	460b      	mov	r3, r1
 800735a:	70bb      	strb	r3, [r7, #2]
 800735c:	4613      	mov	r3, r2
 800735e:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007360:	2300      	movs	r3, #0
 8007362:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8007364:	2300      	movs	r3, #0
 8007366:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800736e:	787c      	ldrb	r4, [r7, #1]
 8007370:	78ba      	ldrb	r2, [r7, #2]
 8007372:	78f9      	ldrb	r1, [r7, #3]
 8007374:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8007378:	9303      	str	r3, [sp, #12]
 800737a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800737c:	9302      	str	r3, [sp, #8]
 800737e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007380:	9301      	str	r3, [sp, #4]
 8007382:	f897 3020 	ldrb.w	r3, [r7, #32]
 8007386:	9300      	str	r3, [sp, #0]
 8007388:	4623      	mov	r3, r4
 800738a:	f7fa f81f 	bl	80013cc <HAL_HCD_HC_SubmitRequest>
 800738e:	4603      	mov	r3, r0
 8007390:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 8007392:	7bfb      	ldrb	r3, [r7, #15]
 8007394:	4618      	mov	r0, r3
 8007396:	f000 f83d 	bl	8007414 <USBH_Get_USB_Status>
 800739a:	4603      	mov	r3, r0
 800739c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800739e:	7bbb      	ldrb	r3, [r7, #14]
}
 80073a0:	4618      	mov	r0, r3
 80073a2:	3714      	adds	r7, #20
 80073a4:	46bd      	mov	sp, r7
 80073a6:	bd90      	pop	{r4, r7, pc}

080073a8 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 80073a8:	b580      	push	{r7, lr}
 80073aa:	b082      	sub	sp, #8
 80073ac:	af00      	add	r7, sp, #0
 80073ae:	6078      	str	r0, [r7, #4]
 80073b0:	460b      	mov	r3, r1
 80073b2:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 80073ba:	78fa      	ldrb	r2, [r7, #3]
 80073bc:	4611      	mov	r1, r2
 80073be:	4618      	mov	r0, r3
 80073c0:	f7fa fb00 	bl	80019c4 <HAL_HCD_HC_GetURBState>
 80073c4:	4603      	mov	r3, r0
}
 80073c6:	4618      	mov	r0, r3
 80073c8:	3708      	adds	r7, #8
 80073ca:	46bd      	mov	sp, r7
 80073cc:	bd80      	pop	{r7, pc}

080073ce <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 80073ce:	b580      	push	{r7, lr}
 80073d0:	b082      	sub	sp, #8
 80073d2:	af00      	add	r7, sp, #0
 80073d4:	6078      	str	r0, [r7, #4]
 80073d6:	460b      	mov	r3, r1
 80073d8:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 80073e0:	2b01      	cmp	r3, #1
 80073e2:	d103      	bne.n	80073ec <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 80073e4:	78fb      	ldrb	r3, [r7, #3]
 80073e6:	4618      	mov	r0, r3
 80073e8:	f000 f840 	bl	800746c <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 80073ec:	20c8      	movs	r0, #200	@ 0xc8
 80073ee:	f7f9 fc47 	bl	8000c80 <HAL_Delay>
  return USBH_OK;
 80073f2:	2300      	movs	r3, #0
}
 80073f4:	4618      	mov	r0, r3
 80073f6:	3708      	adds	r7, #8
 80073f8:	46bd      	mov	sp, r7
 80073fa:	bd80      	pop	{r7, pc}

080073fc <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 80073fc:	b580      	push	{r7, lr}
 80073fe:	b082      	sub	sp, #8
 8007400:	af00      	add	r7, sp, #0
 8007402:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8007404:	6878      	ldr	r0, [r7, #4]
 8007406:	f7f9 fc3b 	bl	8000c80 <HAL_Delay>
}
 800740a:	bf00      	nop
 800740c:	3708      	adds	r7, #8
 800740e:	46bd      	mov	sp, r7
 8007410:	bd80      	pop	{r7, pc}
	...

08007414 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8007414:	b480      	push	{r7}
 8007416:	b085      	sub	sp, #20
 8007418:	af00      	add	r7, sp, #0
 800741a:	4603      	mov	r3, r0
 800741c:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800741e:	2300      	movs	r3, #0
 8007420:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8007422:	79fb      	ldrb	r3, [r7, #7]
 8007424:	2b03      	cmp	r3, #3
 8007426:	d817      	bhi.n	8007458 <USBH_Get_USB_Status+0x44>
 8007428:	a201      	add	r2, pc, #4	@ (adr r2, 8007430 <USBH_Get_USB_Status+0x1c>)
 800742a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800742e:	bf00      	nop
 8007430:	08007441 	.word	0x08007441
 8007434:	08007447 	.word	0x08007447
 8007438:	0800744d 	.word	0x0800744d
 800743c:	08007453 	.word	0x08007453
  {
    case HAL_OK :
      usb_status = USBH_OK;
 8007440:	2300      	movs	r3, #0
 8007442:	73fb      	strb	r3, [r7, #15]
    break;
 8007444:	e00b      	b.n	800745e <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 8007446:	2302      	movs	r3, #2
 8007448:	73fb      	strb	r3, [r7, #15]
    break;
 800744a:	e008      	b.n	800745e <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800744c:	2301      	movs	r3, #1
 800744e:	73fb      	strb	r3, [r7, #15]
    break;
 8007450:	e005      	b.n	800745e <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 8007452:	2302      	movs	r3, #2
 8007454:	73fb      	strb	r3, [r7, #15]
    break;
 8007456:	e002      	b.n	800745e <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 8007458:	2302      	movs	r3, #2
 800745a:	73fb      	strb	r3, [r7, #15]
    break;
 800745c:	bf00      	nop
  }
  return usb_status;
 800745e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007460:	4618      	mov	r0, r3
 8007462:	3714      	adds	r7, #20
 8007464:	46bd      	mov	sp, r7
 8007466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800746a:	4770      	bx	lr

0800746c <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 800746c:	b580      	push	{r7, lr}
 800746e:	b084      	sub	sp, #16
 8007470:	af00      	add	r7, sp, #0
 8007472:	4603      	mov	r3, r0
 8007474:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 8007476:	79fb      	ldrb	r3, [r7, #7]
 8007478:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 800747a:	79fb      	ldrb	r3, [r7, #7]
 800747c:	2b00      	cmp	r3, #0
 800747e:	d102      	bne.n	8007486 <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 8007480:	2300      	movs	r3, #0
 8007482:	73fb      	strb	r3, [r7, #15]
 8007484:	e001      	b.n	800748a <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 8007486:	2301      	movs	r3, #1
 8007488:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 800748a:	7bfb      	ldrb	r3, [r7, #15]
 800748c:	461a      	mov	r2, r3
 800748e:	2101      	movs	r1, #1
 8007490:	4803      	ldr	r0, [pc, #12]	@ (80074a0 <MX_DriverVbusFS+0x34>)
 8007492:	f7f9 feaf 	bl	80011f4 <HAL_GPIO_WritePin>
}
 8007496:	bf00      	nop
 8007498:	3710      	adds	r7, #16
 800749a:	46bd      	mov	sp, r7
 800749c:	bd80      	pop	{r7, pc}
 800749e:	bf00      	nop
 80074a0:	40020800 	.word	0x40020800

080074a4 <memset>:
 80074a4:	4402      	add	r2, r0
 80074a6:	4603      	mov	r3, r0
 80074a8:	4293      	cmp	r3, r2
 80074aa:	d100      	bne.n	80074ae <memset+0xa>
 80074ac:	4770      	bx	lr
 80074ae:	f803 1b01 	strb.w	r1, [r3], #1
 80074b2:	e7f9      	b.n	80074a8 <memset+0x4>

080074b4 <__libc_init_array>:
 80074b4:	b570      	push	{r4, r5, r6, lr}
 80074b6:	4d0d      	ldr	r5, [pc, #52]	@ (80074ec <__libc_init_array+0x38>)
 80074b8:	4c0d      	ldr	r4, [pc, #52]	@ (80074f0 <__libc_init_array+0x3c>)
 80074ba:	1b64      	subs	r4, r4, r5
 80074bc:	10a4      	asrs	r4, r4, #2
 80074be:	2600      	movs	r6, #0
 80074c0:	42a6      	cmp	r6, r4
 80074c2:	d109      	bne.n	80074d8 <__libc_init_array+0x24>
 80074c4:	4d0b      	ldr	r5, [pc, #44]	@ (80074f4 <__libc_init_array+0x40>)
 80074c6:	4c0c      	ldr	r4, [pc, #48]	@ (80074f8 <__libc_init_array+0x44>)
 80074c8:	f000 f818 	bl	80074fc <_init>
 80074cc:	1b64      	subs	r4, r4, r5
 80074ce:	10a4      	asrs	r4, r4, #2
 80074d0:	2600      	movs	r6, #0
 80074d2:	42a6      	cmp	r6, r4
 80074d4:	d105      	bne.n	80074e2 <__libc_init_array+0x2e>
 80074d6:	bd70      	pop	{r4, r5, r6, pc}
 80074d8:	f855 3b04 	ldr.w	r3, [r5], #4
 80074dc:	4798      	blx	r3
 80074de:	3601      	adds	r6, #1
 80074e0:	e7ee      	b.n	80074c0 <__libc_init_array+0xc>
 80074e2:	f855 3b04 	ldr.w	r3, [r5], #4
 80074e6:	4798      	blx	r3
 80074e8:	3601      	adds	r6, #1
 80074ea:	e7f2      	b.n	80074d2 <__libc_init_array+0x1e>
 80074ec:	0800751c 	.word	0x0800751c
 80074f0:	0800751c 	.word	0x0800751c
 80074f4:	0800751c 	.word	0x0800751c
 80074f8:	08007520 	.word	0x08007520

080074fc <_init>:
 80074fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80074fe:	bf00      	nop
 8007500:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007502:	bc08      	pop	{r3}
 8007504:	469e      	mov	lr, r3
 8007506:	4770      	bx	lr

08007508 <_fini>:
 8007508:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800750a:	bf00      	nop
 800750c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800750e:	bc08      	pop	{r3}
 8007510:	469e      	mov	lr, r3
 8007512:	4770      	bx	lr
