{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1552440337644 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1552440337654 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 13 09:25:36 2019 " "Processing started: Wed Mar 13 09:25:36 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1552440337654 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1552440337654 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=on --write_settings_files=off DE1_SoC_GHRD -c DE1_SoC_GHRD --plan " "Command: quartus_fit --read_settings_files=on --write_settings_files=off DE1_SoC_GHRD -c DE1_SoC_GHRD --plan" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1552440337654 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1552440337809 ""}
{ "Info" "0" "" "Project  = DE1_SoC_GHRD" {  } {  } 0 0 "Project  = DE1_SoC_GHRD" 0 0 "Fitter" 0 0 1552440337809 ""}
{ "Info" "0" "" "Revision = DE1_SoC_GHRD" {  } {  } 0 0 "Revision = DE1_SoC_GHRD" 0 0 "Fitter" 0 0 1552440337810 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "PLL 16 " "Ignored 16 assignments for entity \"PLL\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity PLL -sip PLL.sip -library lib_PLL " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity PLL -sip PLL.sip -library lib_PLL was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1552440338215 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity PLL -sip PLL.sip -library lib_PLL " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity PLL -sip PLL.sip -library lib_PLL was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1552440338215 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity PLL -sip PLL.sip -library lib_PLL " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity PLL -sip PLL.sip -library lib_PLL was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1552440338215 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Fitter" 0 -1 1552440338215 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1552440338389 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1552440338390 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE1_SoC_GHRD 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"DE1_SoC_GHRD\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1552440338483 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1552440338541 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1552440338541 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST PLL_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance PLL_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1552440338646 ""}  } { { "altera_pll.v" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1552440338646 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK PLL_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"PLL_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1552440338661 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1552440346611 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "72 167 " "No exact pin location assignment(s) for 72 pins of 167 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1552440347357 ""}
{ "Critical Warning" "WFOCT_PINS_MISSING_LOCATION_INFO" "1 1 " "No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 1 total RUP, RDN or RZQ pins" { { "Info" "IFOCT_PIN_MISSING_LOCATION_INFO" "memory_oct_rzqin " "RUP, RDN, or RZQ pin memory_oct_rzqin not assigned to an exact location on the device" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { memory_oct_rzqin } } } { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_oct_rzqin" } } } } { "DE1_SoC_GHRD.v" "" { Text "E:/DE1-SoC/FPGA_HPS/DE1_SoC_GHRD/DE1_SoC_GHRD.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "E:/DE1-SoC/FPGA_HPS/DE1_SoC_GHRD/" { { 0 { 0 ""} 0 620 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174074 "RUP, RDN, or RZQ pin %1!s! not assigned to an exact location on the device" 0 0 "Design Software" 0 -1 1552440347384 ""}  } {  } 1 174073 "No exact pin location assignment(s) for %1!d! RUP, RDN, or RZQ pins of %2!d! total RUP, RDN or RZQ pins" 0 0 "Fitter" 0 -1 1552440347384 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1552440364138 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "3 s (3 global) " "Promoted 3 clocks (3 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 9 global CLKCTRL_G11 " "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 with 9 fanout uses global clock CLKCTRL_G11" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1552440365492 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "PLL_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 205 global CLKCTRL_G3 " "PLL_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 205 fanout uses global clock CLKCTRL_G3" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1552440365492 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "PLL_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 1922 global CLKCTRL_G1 " "PLL_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 with 1922 fanout uses global clock CLKCTRL_G1" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1552440365492 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1552440365492 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "fpga_clk50m~inputCLKENA0 2286 global CLKCTRL_G4 " "fpga_clk50m~inputCLKENA0 with 2286 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1552440365492 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1552440365492 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:01 " "Fitter periphery placement operations ending: elapsed time is 00:00:01" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1552440365493 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:27 " "Fitter preparation operations ending: elapsed time is 00:00:27" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1552440366355 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1552440372660 ""}
{ "Info" "IFIOMGR_ALL_DYN_OCT_GROUPS" "" "Following groups of pins have the same dynamic on-chip termination control" { { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[8\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[8\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[8] } } } { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[8\]" } } } } { "DE1_SoC_GHRD.v" "" { Text "E:/DE1-SoC/FPGA_HPS/DE1_SoC_GHRD/DE1_SoC_GHRD.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "E:/DE1-SoC/FPGA_HPS/DE1_SoC_GHRD/" { { 0 { 0 ""} 0 502 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1552440372701 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1552440372701 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[0\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[0\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[0] } } } { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[0\]" } } } } { "DE1_SoC_GHRD.v" "" { Text "E:/DE1-SoC/FPGA_HPS/DE1_SoC_GHRD/DE1_SoC_GHRD.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "E:/DE1-SoC/FPGA_HPS/DE1_SoC_GHRD/" { { 0 { 0 ""} 0 494 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1552440372701 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1552440372701 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[1\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[1\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[1] } } } { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[1\]" } } } } { "DE1_SoC_GHRD.v" "" { Text "E:/DE1-SoC/FPGA_HPS/DE1_SoC_GHRD/DE1_SoC_GHRD.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "E:/DE1-SoC/FPGA_HPS/DE1_SoC_GHRD/" { { 0 { 0 ""} 0 495 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1552440372701 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1552440372701 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[2\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[2\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[2] } } } { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[2\]" } } } } { "DE1_SoC_GHRD.v" "" { Text "E:/DE1-SoC/FPGA_HPS/DE1_SoC_GHRD/DE1_SoC_GHRD.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "E:/DE1-SoC/FPGA_HPS/DE1_SoC_GHRD/" { { 0 { 0 ""} 0 496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1552440372701 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1552440372701 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[3\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[3\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[3] } } } { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[3\]" } } } } { "DE1_SoC_GHRD.v" "" { Text "E:/DE1-SoC/FPGA_HPS/DE1_SoC_GHRD/DE1_SoC_GHRD.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "E:/DE1-SoC/FPGA_HPS/DE1_SoC_GHRD/" { { 0 { 0 ""} 0 497 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1552440372701 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1552440372701 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[4\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[4\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[4] } } } { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[4\]" } } } } { "DE1_SoC_GHRD.v" "" { Text "E:/DE1-SoC/FPGA_HPS/DE1_SoC_GHRD/DE1_SoC_GHRD.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "E:/DE1-SoC/FPGA_HPS/DE1_SoC_GHRD/" { { 0 { 0 ""} 0 498 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1552440372701 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1552440372701 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[5\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[5\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[5] } } } { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[5\]" } } } } { "DE1_SoC_GHRD.v" "" { Text "E:/DE1-SoC/FPGA_HPS/DE1_SoC_GHRD/DE1_SoC_GHRD.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "E:/DE1-SoC/FPGA_HPS/DE1_SoC_GHRD/" { { 0 { 0 ""} 0 499 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1552440372701 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1552440372701 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[6\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[6\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[6] } } } { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[6\]" } } } } { "DE1_SoC_GHRD.v" "" { Text "E:/DE1-SoC/FPGA_HPS/DE1_SoC_GHRD/DE1_SoC_GHRD.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "E:/DE1-SoC/FPGA_HPS/DE1_SoC_GHRD/" { { 0 { 0 ""} 0 500 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1552440372701 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1552440372701 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[7\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[7\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[7] } } } { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[7\]" } } } } { "DE1_SoC_GHRD.v" "" { Text "E:/DE1-SoC/FPGA_HPS/DE1_SoC_GHRD/DE1_SoC_GHRD.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "E:/DE1-SoC/FPGA_HPS/DE1_SoC_GHRD/" { { 0 { 0 ""} 0 501 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1552440372701 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1552440372701 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[9\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[9\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[9] } } } { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[9\]" } } } } { "DE1_SoC_GHRD.v" "" { Text "E:/DE1-SoC/FPGA_HPS/DE1_SoC_GHRD/DE1_SoC_GHRD.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "E:/DE1-SoC/FPGA_HPS/DE1_SoC_GHRD/" { { 0 { 0 ""} 0 503 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1552440372701 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1552440372701 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[10\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[10\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[10] } } } { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[10\]" } } } } { "DE1_SoC_GHRD.v" "" { Text "E:/DE1-SoC/FPGA_HPS/DE1_SoC_GHRD/DE1_SoC_GHRD.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "E:/DE1-SoC/FPGA_HPS/DE1_SoC_GHRD/" { { 0 { 0 ""} 0 504 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1552440372701 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1552440372701 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[11\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[11\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[11] } } } { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[11\]" } } } } { "DE1_SoC_GHRD.v" "" { Text "E:/DE1-SoC/FPGA_HPS/DE1_SoC_GHRD/DE1_SoC_GHRD.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "E:/DE1-SoC/FPGA_HPS/DE1_SoC_GHRD/" { { 0 { 0 ""} 0 505 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1552440372701 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1552440372701 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[12\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[12\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[12] } } } { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[12\]" } } } } { "DE1_SoC_GHRD.v" "" { Text "E:/DE1-SoC/FPGA_HPS/DE1_SoC_GHRD/DE1_SoC_GHRD.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "E:/DE1-SoC/FPGA_HPS/DE1_SoC_GHRD/" { { 0 { 0 ""} 0 506 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1552440372701 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1552440372701 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[13\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[13\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[13] } } } { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[13\]" } } } } { "DE1_SoC_GHRD.v" "" { Text "E:/DE1-SoC/FPGA_HPS/DE1_SoC_GHRD/DE1_SoC_GHRD.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "E:/DE1-SoC/FPGA_HPS/DE1_SoC_GHRD/" { { 0 { 0 ""} 0 507 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1552440372701 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1552440372701 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[14\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[14\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[14] } } } { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[14\]" } } } } { "DE1_SoC_GHRD.v" "" { Text "E:/DE1-SoC/FPGA_HPS/DE1_SoC_GHRD/DE1_SoC_GHRD.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "E:/DE1-SoC/FPGA_HPS/DE1_SoC_GHRD/" { { 0 { 0 ""} 0 508 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1552440372701 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1552440372701 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[15\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[15\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[15] } } } { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[15\]" } } } } { "DE1_SoC_GHRD.v" "" { Text "E:/DE1-SoC/FPGA_HPS/DE1_SoC_GHRD/DE1_SoC_GHRD.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "E:/DE1-SoC/FPGA_HPS/DE1_SoC_GHRD/" { { 0 { 0 ""} 0 509 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1552440372701 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1552440372701 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[16\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[16\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[16] } } } { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[16\]" } } } } { "DE1_SoC_GHRD.v" "" { Text "E:/DE1-SoC/FPGA_HPS/DE1_SoC_GHRD/DE1_SoC_GHRD.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "E:/DE1-SoC/FPGA_HPS/DE1_SoC_GHRD/" { { 0 { 0 ""} 0 510 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1552440372701 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1552440372701 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[17\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[17\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[17] } } } { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[17\]" } } } } { "DE1_SoC_GHRD.v" "" { Text "E:/DE1-SoC/FPGA_HPS/DE1_SoC_GHRD/DE1_SoC_GHRD.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "E:/DE1-SoC/FPGA_HPS/DE1_SoC_GHRD/" { { 0 { 0 ""} 0 511 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1552440372701 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1552440372701 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[18\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[18\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[18] } } } { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[18\]" } } } } { "DE1_SoC_GHRD.v" "" { Text "E:/DE1-SoC/FPGA_HPS/DE1_SoC_GHRD/DE1_SoC_GHRD.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "E:/DE1-SoC/FPGA_HPS/DE1_SoC_GHRD/" { { 0 { 0 ""} 0 512 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1552440372701 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1552440372701 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[19\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[19\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[19] } } } { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[19\]" } } } } { "DE1_SoC_GHRD.v" "" { Text "E:/DE1-SoC/FPGA_HPS/DE1_SoC_GHRD/DE1_SoC_GHRD.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "E:/DE1-SoC/FPGA_HPS/DE1_SoC_GHRD/" { { 0 { 0 ""} 0 513 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1552440372701 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1552440372701 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[20\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[20\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[20] } } } { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[20\]" } } } } { "DE1_SoC_GHRD.v" "" { Text "E:/DE1-SoC/FPGA_HPS/DE1_SoC_GHRD/DE1_SoC_GHRD.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "E:/DE1-SoC/FPGA_HPS/DE1_SoC_GHRD/" { { 0 { 0 ""} 0 514 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1552440372701 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1552440372701 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[21\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[21\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[21] } } } { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[21\]" } } } } { "DE1_SoC_GHRD.v" "" { Text "E:/DE1-SoC/FPGA_HPS/DE1_SoC_GHRD/DE1_SoC_GHRD.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "E:/DE1-SoC/FPGA_HPS/DE1_SoC_GHRD/" { { 0 { 0 ""} 0 515 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1552440372701 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1552440372701 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[22\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[22\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[22] } } } { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[22\]" } } } } { "DE1_SoC_GHRD.v" "" { Text "E:/DE1-SoC/FPGA_HPS/DE1_SoC_GHRD/DE1_SoC_GHRD.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "E:/DE1-SoC/FPGA_HPS/DE1_SoC_GHRD/" { { 0 { 0 ""} 0 516 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1552440372701 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1552440372701 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[23\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[23\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[23] } } } { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[23\]" } } } } { "DE1_SoC_GHRD.v" "" { Text "E:/DE1-SoC/FPGA_HPS/DE1_SoC_GHRD/DE1_SoC_GHRD.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "E:/DE1-SoC/FPGA_HPS/DE1_SoC_GHRD/" { { 0 { 0 ""} 0 517 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1552440372701 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1552440372701 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[24\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[24\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[24] } } } { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[24\]" } } } } { "DE1_SoC_GHRD.v" "" { Text "E:/DE1-SoC/FPGA_HPS/DE1_SoC_GHRD/DE1_SoC_GHRD.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "E:/DE1-SoC/FPGA_HPS/DE1_SoC_GHRD/" { { 0 { 0 ""} 0 518 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1552440372701 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1552440372701 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[25\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[25\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[25] } } } { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[25\]" } } } } { "DE1_SoC_GHRD.v" "" { Text "E:/DE1-SoC/FPGA_HPS/DE1_SoC_GHRD/DE1_SoC_GHRD.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "E:/DE1-SoC/FPGA_HPS/DE1_SoC_GHRD/" { { 0 { 0 ""} 0 519 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1552440372701 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1552440372701 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[26\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[26\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[26] } } } { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[26\]" } } } } { "DE1_SoC_GHRD.v" "" { Text "E:/DE1-SoC/FPGA_HPS/DE1_SoC_GHRD/DE1_SoC_GHRD.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "E:/DE1-SoC/FPGA_HPS/DE1_SoC_GHRD/" { { 0 { 0 ""} 0 520 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1552440372701 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1552440372701 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[27\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[27\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[27] } } } { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[27\]" } } } } { "DE1_SoC_GHRD.v" "" { Text "E:/DE1-SoC/FPGA_HPS/DE1_SoC_GHRD/DE1_SoC_GHRD.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "E:/DE1-SoC/FPGA_HPS/DE1_SoC_GHRD/" { { 0 { 0 ""} 0 521 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1552440372701 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1552440372701 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[28\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[28\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[28] } } } { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[28\]" } } } } { "DE1_SoC_GHRD.v" "" { Text "E:/DE1-SoC/FPGA_HPS/DE1_SoC_GHRD/DE1_SoC_GHRD.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "E:/DE1-SoC/FPGA_HPS/DE1_SoC_GHRD/" { { 0 { 0 ""} 0 522 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1552440372701 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1552440372701 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[29\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[29\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[29] } } } { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[29\]" } } } } { "DE1_SoC_GHRD.v" "" { Text "E:/DE1-SoC/FPGA_HPS/DE1_SoC_GHRD/DE1_SoC_GHRD.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "E:/DE1-SoC/FPGA_HPS/DE1_SoC_GHRD/" { { 0 { 0 ""} 0 523 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1552440372701 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1552440372701 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[30\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[30\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[30] } } } { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[30\]" } } } } { "DE1_SoC_GHRD.v" "" { Text "E:/DE1-SoC/FPGA_HPS/DE1_SoC_GHRD/DE1_SoC_GHRD.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "E:/DE1-SoC/FPGA_HPS/DE1_SoC_GHRD/" { { 0 { 0 ""} 0 524 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1552440372701 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1552440372701 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[31\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[31\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[31] } } } { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[31\]" } } } } { "DE1_SoC_GHRD.v" "" { Text "E:/DE1-SoC/FPGA_HPS/DE1_SoC_GHRD/DE1_SoC_GHRD.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "E:/DE1-SoC/FPGA_HPS/DE1_SoC_GHRD/" { { 0 { 0 ""} 0 525 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1552440372701 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1552440372701 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { memory_mem_dqs[0] } } } { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs\[0\]" } } } } { "DE1_SoC_GHRD.v" "" { Text "E:/DE1-SoC/FPGA_HPS/DE1_SoC_GHRD/DE1_SoC_GHRD.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "E:/DE1-SoC/FPGA_HPS/DE1_SoC_GHRD/" { { 0 { 0 ""} 0 526 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1552440372701 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1552440372701 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { memory_mem_dqs[1] } } } { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs\[1\]" } } } } { "DE1_SoC_GHRD.v" "" { Text "E:/DE1-SoC/FPGA_HPS/DE1_SoC_GHRD/DE1_SoC_GHRD.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "E:/DE1-SoC/FPGA_HPS/DE1_SoC_GHRD/" { { 0 { 0 ""} 0 527 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1552440372701 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1552440372701 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { memory_mem_dqs[2] } } } { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs\[2\]" } } } } { "DE1_SoC_GHRD.v" "" { Text "E:/DE1-SoC/FPGA_HPS/DE1_SoC_GHRD/DE1_SoC_GHRD.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "E:/DE1-SoC/FPGA_HPS/DE1_SoC_GHRD/" { { 0 { 0 ""} 0 528 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1552440372701 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1552440372701 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { memory_mem_dqs[3] } } } { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs\[3\]" } } } } { "DE1_SoC_GHRD.v" "" { Text "E:/DE1-SoC/FPGA_HPS/DE1_SoC_GHRD/DE1_SoC_GHRD.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "E:/DE1-SoC/FPGA_HPS/DE1_SoC_GHRD/" { { 0 { 0 ""} 0 529 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1552440372701 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1552440372701 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs_n\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs_n\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { memory_mem_dqs_n[0] } } } { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs_n\[0\]" } } } } { "DE1_SoC_GHRD.v" "" { Text "E:/DE1-SoC/FPGA_HPS/DE1_SoC_GHRD/DE1_SoC_GHRD.v" 88 0 0 } } { "temporary_test_loc" "" { Generic "E:/DE1-SoC/FPGA_HPS/DE1_SoC_GHRD/" { { 0 { 0 ""} 0 530 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1552440372701 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1552440372701 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs_n\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs_n\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { memory_mem_dqs_n[1] } } } { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs_n\[1\]" } } } } { "DE1_SoC_GHRD.v" "" { Text "E:/DE1-SoC/FPGA_HPS/DE1_SoC_GHRD/DE1_SoC_GHRD.v" 88 0 0 } } { "temporary_test_loc" "" { Generic "E:/DE1-SoC/FPGA_HPS/DE1_SoC_GHRD/" { { 0 { 0 ""} 0 531 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1552440372701 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1552440372701 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs_n\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs_n\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { memory_mem_dqs_n[2] } } } { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs_n\[2\]" } } } } { "DE1_SoC_GHRD.v" "" { Text "E:/DE1-SoC/FPGA_HPS/DE1_SoC_GHRD/DE1_SoC_GHRD.v" 88 0 0 } } { "temporary_test_loc" "" { Generic "E:/DE1-SoC/FPGA_HPS/DE1_SoC_GHRD/" { { 0 { 0 ""} 0 532 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1552440372701 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1552440372701 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs_n\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs_n\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { memory_mem_dqs_n[3] } } } { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs_n\[3\]" } } } } { "DE1_SoC_GHRD.v" "" { Text "E:/DE1-SoC/FPGA_HPS/DE1_SoC_GHRD/DE1_SoC_GHRD.v" 88 0 0 } } { "temporary_test_loc" "" { Generic "E:/DE1-SoC/FPGA_HPS/DE1_SoC_GHRD/" { { 0 { 0 ""} 0 533 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1552440372701 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1552440372701 ""}  } {  } 0 169186 "Following groups of pins have the same dynamic on-chip termination control" 0 0 "Fitter" 0 -1 1552440372701 ""}
{ "Info" "IQFIT_LEGACY_FLOW_QID_AND_CHECK_IO_COMPILE" "" "Results from the I/O assignment analysis compilation cannot be preserved because I/O assignment analysis was run with Incremental Compilation enabled" {  } {  } 0 11763 "Results from the I/O assignment analysis compilation cannot be preserved because I/O assignment analysis was run with Incremental Compilation enabled" 0 0 "Fitter" 0 -1 1552440373305 ""}
{ "Info" "IQEXE_ERROR_COUNT" "I/O Assignment Analysis 0 s 11 s Quartus Prime " "Quartus Prime I/O Assignment Analysis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5629 " "Peak virtual memory: 5629 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1552440373357 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 13 09:26:13 2019 " "Processing ended: Wed Mar 13 09:26:13 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1552440373357 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1552440373357 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1552440373357 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1552440373357 ""}
