INFO: [VRFC 10-2263] Analyzing Verilog file "/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sources_1/imports/new/light_7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sources_1/imports/new/seg_scanner.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg_scanner
WARNING: [VRFC 10-1771] potential always loop found [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sources_1/imports/new/seg_scanner.v:41]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sim_1/new/seg7_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg7_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
