
JoystickAdc.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001cd8  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000058  08001e78  08001e78  00011e78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001ed0  08001ed0  00020078  2**0
                  CONTENTS
  4 .ARM          00000000  08001ed0  08001ed0  00020078  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001ed0  08001ed0  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001ed0  08001ed0  00011ed0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001ed4  08001ed4  00011ed4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  08001ed8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000014c  20000078  08001f50  00020078  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200001c4  08001f50  000201c4  2**0
                  ALLOC
 11 .ARM.attributes 0000002a  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .debug_info   00002d0e  00000000  00000000  000200a2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000aa7  00000000  00000000  00022db0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000238  00000000  00000000  00023858  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000001d0  00000000  00000000  00023a90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000f71d  00000000  00000000  00023c60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00002e67  00000000  00000000  0003337d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000552de  00000000  00000000  000361e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0008b4c2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000afc  00000000  00000000  0008b514  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000078 	.word	0x20000078
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08001e60 	.word	0x08001e60

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000007c 	.word	0x2000007c
 80001dc:	08001e60 	.word	0x08001e60

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <main>:
uint16_t			dataPosition					= 0;


void initSystem(void);

int main(void){
 8000280:	b580      	push	{r7, lr}
 8000282:	b084      	sub	sp, #16
 8000284:	af00      	add	r7, sp, #0

	initSystem();
 8000286:	f000 f861 	bl	800034c <initSystem>
	char hola[10] = "Hola";
 800028a:	4a27      	ldr	r2, [pc, #156]	; (8000328 <main+0xa8>)
 800028c:	1d3b      	adds	r3, r7, #4
 800028e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000292:	6018      	str	r0, [r3, #0]
 8000294:	3304      	adds	r3, #4
 8000296:	7019      	strb	r1, [r3, #0]
 8000298:	f107 0309 	add.w	r3, r7, #9
 800029c:	2200      	movs	r2, #0
 800029e:	601a      	str	r2, [r3, #0]
 80002a0:	711a      	strb	r2, [r3, #4]
	writeMsg(&handlerUSART2, hola);
 80002a2:	1d3b      	adds	r3, r7, #4
 80002a4:	4619      	mov	r1, r3
 80002a6:	4821      	ldr	r0, [pc, #132]	; (800032c <main+0xac>)
 80002a8:	f001 f888 	bl	80013bc <writeMsg>
	stopTimer(&handlerAdcSamplingTimer);
 80002ac:	4820      	ldr	r0, [pc, #128]	; (8000330 <main+0xb0>)
 80002ae:	f000 fd18 	bl	8000ce2 <stopTimer>
	while(1){

		// Hacemos un "eco" con el valor que nos llega por el serial

		if (rxData != '\0'){
 80002b2:	4b20      	ldr	r3, [pc, #128]	; (8000334 <main+0xb4>)
 80002b4:	781b      	ldrb	r3, [r3, #0]
 80002b6:	2b00      	cmp	r3, #0
 80002b8:	d016      	beq.n	80002e8 <main+0x68>
			writeChar(&handlerUSART2, rxData);
 80002ba:	4b1e      	ldr	r3, [pc, #120]	; (8000334 <main+0xb4>)
 80002bc:	781b      	ldrb	r3, [r3, #0]
 80002be:	4619      	mov	r1, r3
 80002c0:	481a      	ldr	r0, [pc, #104]	; (800032c <main+0xac>)
 80002c2:	f001 f84d 	bl	8001360 <writeChar>
			if (rxData == 's'){
 80002c6:	4b1b      	ldr	r3, [pc, #108]	; (8000334 <main+0xb4>)
 80002c8:	781b      	ldrb	r3, [r3, #0]
 80002ca:	2b73      	cmp	r3, #115	; 0x73
 80002cc:	d102      	bne.n	80002d4 <main+0x54>
				// Lanzamos una nueva conversión ADC
				startTimer(&handlerAdcSamplingTimer);
 80002ce:	4818      	ldr	r0, [pc, #96]	; (8000330 <main+0xb0>)
 80002d0:	f000 fcf6 	bl	8000cc0 <startTimer>
			}
			if (rxData == 'p'){
 80002d4:	4b17      	ldr	r3, [pc, #92]	; (8000334 <main+0xb4>)
 80002d6:	781b      	ldrb	r3, [r3, #0]
 80002d8:	2b70      	cmp	r3, #112	; 0x70
 80002da:	d102      	bne.n	80002e2 <main+0x62>
				stopTimer(&handlerAdcSamplingTimer);
 80002dc:	4814      	ldr	r0, [pc, #80]	; (8000330 <main+0xb0>)
 80002de:	f000 fd00 	bl	8000ce2 <stopTimer>
			}

			rxData = '\0';
 80002e2:	4b14      	ldr	r3, [pc, #80]	; (8000334 <main+0xb4>)
 80002e4:	2200      	movs	r2, #0
 80002e6:	701a      	strb	r2, [r3, #0]
		}

		if (adcIsComplete == true){
 80002e8:	4b13      	ldr	r3, [pc, #76]	; (8000338 <main+0xb8>)
 80002ea:	781b      	ldrb	r3, [r3, #0]
 80002ec:	2b01      	cmp	r3, #1
 80002ee:	d117      	bne.n	8000320 <main+0xa0>
			stopContinuousConversion();
 80002f0:	f000 fb26 	bl	8000940 <stopContinuousConversion>
			sprintf(bufferData, "Vx = %u\n\r",(unsigned int) adcSignal[0]);
 80002f4:	4b11      	ldr	r3, [pc, #68]	; (800033c <main+0xbc>)
 80002f6:	881b      	ldrh	r3, [r3, #0]
 80002f8:	461a      	mov	r2, r3
 80002fa:	4911      	ldr	r1, [pc, #68]	; (8000340 <main+0xc0>)
 80002fc:	4811      	ldr	r0, [pc, #68]	; (8000344 <main+0xc4>)
 80002fe:	f001 f943 	bl	8001588 <siprintf>
			writeMsg(&handlerUSART2, bufferData);
 8000302:	4910      	ldr	r1, [pc, #64]	; (8000344 <main+0xc4>)
 8000304:	4809      	ldr	r0, [pc, #36]	; (800032c <main+0xac>)
 8000306:	f001 f859 	bl	80013bc <writeMsg>
			sprintf(bufferData, "Vy = %u\n\r",(unsigned int) adcSignal[1]);
 800030a:	4b0c      	ldr	r3, [pc, #48]	; (800033c <main+0xbc>)
 800030c:	885b      	ldrh	r3, [r3, #2]
 800030e:	461a      	mov	r2, r3
 8000310:	490d      	ldr	r1, [pc, #52]	; (8000348 <main+0xc8>)
 8000312:	480c      	ldr	r0, [pc, #48]	; (8000344 <main+0xc4>)
 8000314:	f001 f938 	bl	8001588 <siprintf>
			writeMsg(&handlerUSART2, bufferData);
 8000318:	490a      	ldr	r1, [pc, #40]	; (8000344 <main+0xc4>)
 800031a:	4804      	ldr	r0, [pc, #16]	; (800032c <main+0xac>)
 800031c:	f001 f84e 	bl	80013bc <writeMsg>
			}
			adcIsComplete = false;
 8000320:	4b05      	ldr	r3, [pc, #20]	; (8000338 <main+0xb8>)
 8000322:	2200      	movs	r2, #0
 8000324:	701a      	strb	r2, [r3, #0]
		if (rxData != '\0'){
 8000326:	e7c4      	b.n	80002b2 <main+0x32>
 8000328:	08001e90 	.word	0x08001e90
 800032c:	200000e4 	.word	0x200000e4
 8000330:	200000d4 	.word	0x200000d4
 8000334:	2000018c 	.word	0x2000018c
 8000338:	2000018d 	.word	0x2000018d
 800033c:	20000190 	.word	0x20000190
 8000340:	08001e78 	.word	0x08001e78
 8000344:	20000000 	.word	0x20000000
 8000348:	08001e84 	.word	0x08001e84

0800034c <initSystem>:
			//startContinuousConversion();
		}

}

void initSystem(void){
 800034c:	b580      	push	{r7, lr}
 800034e:	af00      	add	r7, sp, #0

	// Configuración para el State LED
	handlerStateLED.pGPIOx 								= GPIOA;
 8000350:	4b65      	ldr	r3, [pc, #404]	; (80004e8 <initSystem+0x19c>)
 8000352:	4a66      	ldr	r2, [pc, #408]	; (80004ec <initSystem+0x1a0>)
 8000354:	601a      	str	r2, [r3, #0]
	handlerStateLED.GPIO_PinConfig.GPIO_PinNumber		= PIN_5;
 8000356:	4b64      	ldr	r3, [pc, #400]	; (80004e8 <initSystem+0x19c>)
 8000358:	2205      	movs	r2, #5
 800035a:	711a      	strb	r2, [r3, #4]
	handlerStateLED.GPIO_PinConfig.GPIO_PinMode			= GPIO_MODE_OUT;		// Se configura el PIN en modo OUTPUT
 800035c:	4b62      	ldr	r3, [pc, #392]	; (80004e8 <initSystem+0x19c>)
 800035e:	2201      	movs	r2, #1
 8000360:	715a      	strb	r2, [r3, #5]
	handlerStateLED.GPIO_PinConfig.GPIO_PinOPType		= GPIO_OTYPE_PUSHPULL;	// Se define el OUTPUT TYPE como Push-Pull, para poder hacer el blinky
 8000362:	4b61      	ldr	r3, [pc, #388]	; (80004e8 <initSystem+0x19c>)
 8000364:	2200      	movs	r2, #0
 8000366:	721a      	strb	r2, [r3, #8]
	handlerStateLED.GPIO_PinConfig.GPIO_PinPuPdControl	= GPIO_PUPDR_NOTHING;	// Está configuración no es relevante para el PIN en este caso
 8000368:	4b5f      	ldr	r3, [pc, #380]	; (80004e8 <initSystem+0x19c>)
 800036a:	2200      	movs	r2, #0
 800036c:	71da      	strb	r2, [r3, #7]
	handlerStateLED.GPIO_PinConfig.GPIO_PinSpeed		= GPIO_OSPEED_MEDIUM;	// Se configura el OUTPUT con una velocidad MEDIUM
 800036e:	4b5e      	ldr	r3, [pc, #376]	; (80004e8 <initSystem+0x19c>)
 8000370:	2201      	movs	r2, #1
 8000372:	719a      	strb	r2, [r3, #6]
	handlerStateLED.GPIO_PinConfig.GPIO_PinAltFunMode	= AF0;					// Está configuración no es relevante para el PIN en este caso
 8000374:	4b5c      	ldr	r3, [pc, #368]	; (80004e8 <initSystem+0x19c>)
 8000376:	2200      	movs	r2, #0
 8000378:	725a      	strb	r2, [r3, #9]

	// Se carga la configuración del State LED
	GPIO_Config(&handlerStateLED);
 800037a:	485b      	ldr	r0, [pc, #364]	; (80004e8 <initSystem+0x19c>)
 800037c:	f000 fcf4 	bl	8000d68 <GPIO_Config>

	// Configuración para el Test LED
	handlerTestLED.pGPIOx 								= GPIOB;
 8000380:	4b5b      	ldr	r3, [pc, #364]	; (80004f0 <initSystem+0x1a4>)
 8000382:	4a5c      	ldr	r2, [pc, #368]	; (80004f4 <initSystem+0x1a8>)
 8000384:	601a      	str	r2, [r3, #0]
	handlerTestLED.GPIO_PinConfig.GPIO_PinNumber		= PIN_9;
 8000386:	4b5a      	ldr	r3, [pc, #360]	; (80004f0 <initSystem+0x1a4>)
 8000388:	2209      	movs	r2, #9
 800038a:	711a      	strb	r2, [r3, #4]
	handlerTestLED.GPIO_PinConfig.GPIO_PinMode			= GPIO_MODE_OUT;		// Se configura el PIN en modo OUTPUT
 800038c:	4b58      	ldr	r3, [pc, #352]	; (80004f0 <initSystem+0x1a4>)
 800038e:	2201      	movs	r2, #1
 8000390:	715a      	strb	r2, [r3, #5]
	handlerTestLED.GPIO_PinConfig.GPIO_PinOPType		= GPIO_OTYPE_PUSHPULL;	// Se define el OUTPUT TYPE como Push-Pull, para poder hacer el blinky
 8000392:	4b57      	ldr	r3, [pc, #348]	; (80004f0 <initSystem+0x1a4>)
 8000394:	2200      	movs	r2, #0
 8000396:	721a      	strb	r2, [r3, #8]
	handlerTestLED.GPIO_PinConfig.GPIO_PinPuPdControl	= GPIO_PUPDR_NOTHING;	// Está configuración no es relevante para el PIN en este caso
 8000398:	4b55      	ldr	r3, [pc, #340]	; (80004f0 <initSystem+0x1a4>)
 800039a:	2200      	movs	r2, #0
 800039c:	71da      	strb	r2, [r3, #7]
	handlerTestLED.GPIO_PinConfig.GPIO_PinSpeed			= GPIO_OSPEED_MEDIUM;	// Se configura el OUTPUT con una velocidad MEDIUM
 800039e:	4b54      	ldr	r3, [pc, #336]	; (80004f0 <initSystem+0x1a4>)
 80003a0:	2201      	movs	r2, #1
 80003a2:	719a      	strb	r2, [r3, #6]
	handlerTestLED.GPIO_PinConfig.GPIO_PinAltFunMode	= AF0;					// Está configuración no es relevante para el PIN en este caso
 80003a4:	4b52      	ldr	r3, [pc, #328]	; (80004f0 <initSystem+0x1a4>)
 80003a6:	2200      	movs	r2, #0
 80003a8:	725a      	strb	r2, [r3, #9]

	// Se carga la configuración del State LED
	GPIO_Config(&handlerTestLED);
 80003aa:	4851      	ldr	r0, [pc, #324]	; (80004f0 <initSystem+0x1a4>)
 80003ac:	f000 fcdc 	bl	8000d68 <GPIO_Config>

	// Configuración del PIN que recibe la información por la USB
	handlerRxPIN.pGPIOx								= GPIOA;
 80003b0:	4b51      	ldr	r3, [pc, #324]	; (80004f8 <initSystem+0x1ac>)
 80003b2:	4a4e      	ldr	r2, [pc, #312]	; (80004ec <initSystem+0x1a0>)
 80003b4:	601a      	str	r2, [r3, #0]
	handlerRxPIN.GPIO_PinConfig.GPIO_PinNumber		= PIN_3;
 80003b6:	4b50      	ldr	r3, [pc, #320]	; (80004f8 <initSystem+0x1ac>)
 80003b8:	2203      	movs	r2, #3
 80003ba:	711a      	strb	r2, [r3, #4]
	handlerRxPIN.GPIO_PinConfig.GPIO_PinMode		= GPIO_MODE_ALTFN;
 80003bc:	4b4e      	ldr	r3, [pc, #312]	; (80004f8 <initSystem+0x1ac>)
 80003be:	2202      	movs	r2, #2
 80003c0:	715a      	strb	r2, [r3, #5]
	handlerRxPIN.GPIO_PinConfig.GPIO_PinOPType		= GPIO_OTYPE_PUSHPULL;
 80003c2:	4b4d      	ldr	r3, [pc, #308]	; (80004f8 <initSystem+0x1ac>)
 80003c4:	2200      	movs	r2, #0
 80003c6:	721a      	strb	r2, [r3, #8]
	handlerRxPIN.GPIO_PinConfig.GPIO_PinPuPdControl	= GPIO_PUPDR_NOTHING;
 80003c8:	4b4b      	ldr	r3, [pc, #300]	; (80004f8 <initSystem+0x1ac>)
 80003ca:	2200      	movs	r2, #0
 80003cc:	71da      	strb	r2, [r3, #7]
	handlerRxPIN.GPIO_PinConfig.GPIO_PinSpeed		= GPIO_OSPEED_MEDIUM;
 80003ce:	4b4a      	ldr	r3, [pc, #296]	; (80004f8 <initSystem+0x1ac>)
 80003d0:	2201      	movs	r2, #1
 80003d2:	719a      	strb	r2, [r3, #6]
	handlerRxPIN.GPIO_PinConfig.GPIO_PinAltFunMode	= AF7;
 80003d4:	4b48      	ldr	r3, [pc, #288]	; (80004f8 <initSystem+0x1ac>)
 80003d6:	2207      	movs	r2, #7
 80003d8:	725a      	strb	r2, [r3, #9]

	// Se carga la configuración del Rx PIN
	GPIO_Config(&handlerRxPIN);
 80003da:	4847      	ldr	r0, [pc, #284]	; (80004f8 <initSystem+0x1ac>)
 80003dc:	f000 fcc4 	bl	8000d68 <GPIO_Config>

	// Configuración del PIN que envía la información por la USB (TX)
	handlerTxPIN.pGPIOx								= GPIOA;
 80003e0:	4b46      	ldr	r3, [pc, #280]	; (80004fc <initSystem+0x1b0>)
 80003e2:	4a42      	ldr	r2, [pc, #264]	; (80004ec <initSystem+0x1a0>)
 80003e4:	601a      	str	r2, [r3, #0]
	handlerTxPIN.GPIO_PinConfig.GPIO_PinNumber		= PIN_2;
 80003e6:	4b45      	ldr	r3, [pc, #276]	; (80004fc <initSystem+0x1b0>)
 80003e8:	2202      	movs	r2, #2
 80003ea:	711a      	strb	r2, [r3, #4]
	handlerTxPIN.GPIO_PinConfig.GPIO_PinMode		= GPIO_MODE_ALTFN;
 80003ec:	4b43      	ldr	r3, [pc, #268]	; (80004fc <initSystem+0x1b0>)
 80003ee:	2202      	movs	r2, #2
 80003f0:	715a      	strb	r2, [r3, #5]
	handlerTxPIN.GPIO_PinConfig.GPIO_PinOPType		= GPIO_OTYPE_PUSHPULL;
 80003f2:	4b42      	ldr	r3, [pc, #264]	; (80004fc <initSystem+0x1b0>)
 80003f4:	2200      	movs	r2, #0
 80003f6:	721a      	strb	r2, [r3, #8]
	handlerTxPIN.GPIO_PinConfig.GPIO_PinPuPdControl	= GPIO_PUPDR_NOTHING;
 80003f8:	4b40      	ldr	r3, [pc, #256]	; (80004fc <initSystem+0x1b0>)
 80003fa:	2200      	movs	r2, #0
 80003fc:	71da      	strb	r2, [r3, #7]
	handlerTxPIN.GPIO_PinConfig.GPIO_PinSpeed		= GPIO_OSPEED_MEDIUM;
 80003fe:	4b3f      	ldr	r3, [pc, #252]	; (80004fc <initSystem+0x1b0>)
 8000400:	2201      	movs	r2, #1
 8000402:	719a      	strb	r2, [r3, #6]
	handlerTxPIN.GPIO_PinConfig.GPIO_PinAltFunMode	= AF7;
 8000404:	4b3d      	ldr	r3, [pc, #244]	; (80004fc <initSystem+0x1b0>)
 8000406:	2207      	movs	r2, #7
 8000408:	725a      	strb	r2, [r3, #9]

	// Se carga la configuración del Tx PIN
	GPIO_Config(&handlerTxPIN);
 800040a:	483c      	ldr	r0, [pc, #240]	; (80004fc <initSystem+0x1b0>)
 800040c:	f000 fcac 	bl	8000d68 <GPIO_Config>

	// Configuración del USART2
	handlerUSART2.ptrUSARTx							= USART2;
 8000410:	4b3b      	ldr	r3, [pc, #236]	; (8000500 <initSystem+0x1b4>)
 8000412:	4a3c      	ldr	r2, [pc, #240]	; (8000504 <initSystem+0x1b8>)
 8000414:	601a      	str	r2, [r3, #0]
	handlerUSART2.USART_Config.USART_mode			= USART_MODE_RXTX;
 8000416:	4b3a      	ldr	r3, [pc, #232]	; (8000500 <initSystem+0x1b4>)
 8000418:	2202      	movs	r2, #2
 800041a:	711a      	strb	r2, [r3, #4]
	handlerUSART2.USART_Config.USART_baudrate		= USART_BAUDRATE_115200;
 800041c:	4b38      	ldr	r3, [pc, #224]	; (8000500 <initSystem+0x1b4>)
 800041e:	2202      	movs	r2, #2
 8000420:	715a      	strb	r2, [r3, #5]
	handlerUSART2.USART_Config.USART_datasize		= USART_DATASIZE_8BIT;
 8000422:	4b37      	ldr	r3, [pc, #220]	; (8000500 <initSystem+0x1b4>)
 8000424:	2200      	movs	r2, #0
 8000426:	719a      	strb	r2, [r3, #6]
	handlerUSART2.USART_Config.USART_parity			= USART_PARITY_NONE;
 8000428:	4b35      	ldr	r3, [pc, #212]	; (8000500 <initSystem+0x1b4>)
 800042a:	2200      	movs	r2, #0
 800042c:	71da      	strb	r2, [r3, #7]
	handlerUSART2.USART_Config.USART_stopbits		= USART_STOPBIT_1;
 800042e:	4b34      	ldr	r3, [pc, #208]	; (8000500 <initSystem+0x1b4>)
 8000430:	2200      	movs	r2, #0
 8000432:	721a      	strb	r2, [r3, #8]
	handlerUSART2.USART_Config.USART_interrupt		= USART_INTERRUPT_RX;
 8000434:	4b32      	ldr	r3, [pc, #200]	; (8000500 <initSystem+0x1b4>)
 8000436:	2201      	movs	r2, #1
 8000438:	725a      	strb	r2, [r3, #9]

	// Se carga la configuración del USART
	USART_Config(&handlerUSART2);
 800043a:	4831      	ldr	r0, [pc, #196]	; (8000500 <initSystem+0x1b4>)
 800043c:	f000 fdfc 	bl	8001038 <USART_Config>

	// Configuración del Timer 2
	handlerStateLedTimer.ptrTIMx						= TIM2;
 8000440:	4b31      	ldr	r3, [pc, #196]	; (8000508 <initSystem+0x1bc>)
 8000442:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000446:	601a      	str	r2, [r3, #0]
	handlerStateLedTimer.timerConfig.Timer_mode		= TIMER_MODE_UP;
 8000448:	4b2f      	ldr	r3, [pc, #188]	; (8000508 <initSystem+0x1bc>)
 800044a:	2201      	movs	r2, #1
 800044c:	711a      	strb	r2, [r3, #4]
	handlerStateLedTimer.timerConfig.Timer_speed		= TIMER_INCR_SPEED_1ms;
 800044e:	4b2e      	ldr	r3, [pc, #184]	; (8000508 <initSystem+0x1bc>)
 8000450:	f44f 527a 	mov.w	r2, #16000	; 0x3e80
 8000454:	80da      	strh	r2, [r3, #6]
	handlerStateLedTimer.timerConfig.Timer_period	= 250;
 8000456:	4b2c      	ldr	r3, [pc, #176]	; (8000508 <initSystem+0x1bc>)
 8000458:	22fa      	movs	r2, #250	; 0xfa
 800045a:	609a      	str	r2, [r3, #8]

	//Cargamos la configuración TIM2
	BTimer_Config(&handlerStateLedTimer);
 800045c:	482a      	ldr	r0, [pc, #168]	; (8000508 <initSystem+0x1bc>)
 800045e:	f000 fb93 	bl	8000b88 <BTimer_Config>

	// Configuración del Timer para el ADC
	handlerAdcSamplingTimer.ptrTIMx						= TIM4;
 8000462:	4b2a      	ldr	r3, [pc, #168]	; (800050c <initSystem+0x1c0>)
 8000464:	4a2a      	ldr	r2, [pc, #168]	; (8000510 <initSystem+0x1c4>)
 8000466:	601a      	str	r2, [r3, #0]
	handlerAdcSamplingTimer.timerConfig.Timer_mode		= TIMER_MODE_UP;
 8000468:	4b28      	ldr	r3, [pc, #160]	; (800050c <initSystem+0x1c0>)
 800046a:	2201      	movs	r2, #1
 800046c:	711a      	strb	r2, [r3, #4]
	handlerAdcSamplingTimer.timerConfig.Timer_speed		= TIMER_INCR_SPEED_1ms;
 800046e:	4b27      	ldr	r3, [pc, #156]	; (800050c <initSystem+0x1c0>)
 8000470:	f44f 527a 	mov.w	r2, #16000	; 0x3e80
 8000474:	80da      	strh	r2, [r3, #6]
	handlerAdcSamplingTimer.timerConfig.Timer_period	= 50;
 8000476:	4b25      	ldr	r3, [pc, #148]	; (800050c <initSystem+0x1c0>)
 8000478:	2232      	movs	r2, #50	; 0x32
 800047a:	609a      	str	r2, [r3, #8]

	//Cargamos la configuración TIM2
	BTimer_Config(&handlerAdcSamplingTimer);
 800047c:	4823      	ldr	r0, [pc, #140]	; (800050c <initSystem+0x1c0>)
 800047e:	f000 fb83 	bl	8000b88 <BTimer_Config>

	// Configuracion del ADC
	adcConfig1.channel			= ADC_CHANNEL_0;
 8000482:	4b24      	ldr	r3, [pc, #144]	; (8000514 <initSystem+0x1c8>)
 8000484:	2200      	movs	r2, #0
 8000486:	701a      	strb	r2, [r3, #0]
	adcConfig1.dataAlignment	= ADC_ALIGNMENT_RIGHT;
 8000488:	4b22      	ldr	r3, [pc, #136]	; (8000514 <initSystem+0x1c8>)
 800048a:	2200      	movs	r2, #0
 800048c:	711a      	strb	r2, [r3, #4]
	adcConfig1.resolution		= ADC_RESOLUTION_12_BIT;
 800048e:	4b21      	ldr	r3, [pc, #132]	; (8000514 <initSystem+0x1c8>)
 8000490:	2200      	movs	r2, #0
 8000492:	705a      	strb	r2, [r3, #1]
	adcConfig1.samplingPeriod	= ADC_SAMPLING_PERIOD_144_CYCLES;
 8000494:	4b1f      	ldr	r3, [pc, #124]	; (8000514 <initSystem+0x1c8>)
 8000496:	2206      	movs	r2, #6
 8000498:	805a      	strh	r2, [r3, #2]
	sensores[0] = adcConfig1;
 800049a:	4b1f      	ldr	r3, [pc, #124]	; (8000518 <initSystem+0x1cc>)
 800049c:	4a1d      	ldr	r2, [pc, #116]	; (8000514 <initSystem+0x1c8>)
 800049e:	e892 0003 	ldmia.w	r2, {r0, r1}
 80004a2:	6018      	str	r0, [r3, #0]
 80004a4:	3304      	adds	r3, #4
 80004a6:	8019      	strh	r1, [r3, #0]
	adcSingle_Config(&adcConfig1);
 80004a8:	481a      	ldr	r0, [pc, #104]	; (8000514 <initSystem+0x1c8>)
 80004aa:	f000 f903 	bl	80006b4 <adcSingle_Config>

	adcConfig2.channel			= ADC_CHANNEL_8;
 80004ae:	4b1b      	ldr	r3, [pc, #108]	; (800051c <initSystem+0x1d0>)
 80004b0:	2208      	movs	r2, #8
 80004b2:	701a      	strb	r2, [r3, #0]
	adcConfig2.dataAlignment	= ADC_ALIGNMENT_RIGHT;
 80004b4:	4b19      	ldr	r3, [pc, #100]	; (800051c <initSystem+0x1d0>)
 80004b6:	2200      	movs	r2, #0
 80004b8:	711a      	strb	r2, [r3, #4]
	adcConfig2.resolution		= ADC_RESOLUTION_12_BIT;
 80004ba:	4b18      	ldr	r3, [pc, #96]	; (800051c <initSystem+0x1d0>)
 80004bc:	2200      	movs	r2, #0
 80004be:	705a      	strb	r2, [r3, #1]
	adcConfig2.samplingPeriod	= ADC_SAMPLING_PERIOD_144_CYCLES;
 80004c0:	4b16      	ldr	r3, [pc, #88]	; (800051c <initSystem+0x1d0>)
 80004c2:	2206      	movs	r2, #6
 80004c4:	805a      	strh	r2, [r3, #2]
	sensores[1] = adcConfig2;
 80004c6:	4b14      	ldr	r3, [pc, #80]	; (8000518 <initSystem+0x1cc>)
 80004c8:	4a14      	ldr	r2, [pc, #80]	; (800051c <initSystem+0x1d0>)
 80004ca:	3306      	adds	r3, #6
 80004cc:	6810      	ldr	r0, [r2, #0]
 80004ce:	6018      	str	r0, [r3, #0]
 80004d0:	8892      	ldrh	r2, [r2, #4]
 80004d2:	809a      	strh	r2, [r3, #4]
	adcSingle_Config(&adcConfig2);
 80004d4:	4811      	ldr	r0, [pc, #68]	; (800051c <initSystem+0x1d0>)
 80004d6:	f000 f8ed 	bl	80006b4 <adcSingle_Config>

	adcSQRx_Config(sensores, NUM_SESNSORS);
 80004da:	2102      	movs	r1, #2
 80004dc:	480e      	ldr	r0, [pc, #56]	; (8000518 <initSystem+0x1cc>)
 80004de:	f000 f9a7 	bl	8000830 <adcSQRx_Config>
}
 80004e2:	bf00      	nop
 80004e4:	bd80      	pop	{r7, pc}
 80004e6:	bf00      	nop
 80004e8:	20000094 	.word	0x20000094
 80004ec:	40020000 	.word	0x40020000
 80004f0:	200000a0 	.word	0x200000a0
 80004f4:	40020400 	.word	0x40020400
 80004f8:	200000ac 	.word	0x200000ac
 80004fc:	200000b8 	.word	0x200000b8
 8000500:	200000e4 	.word	0x200000e4
 8000504:	40004400 	.word	0x40004400
 8000508:	200000c4 	.word	0x200000c4
 800050c:	200000d4 	.word	0x200000d4
 8000510:	40000800 	.word	0x40000800
 8000514:	20000170 	.word	0x20000170
 8000518:	20000180 	.word	0x20000180
 800051c:	20000178 	.word	0x20000178

08000520 <BTimer2_Callback>:

/* Implementacion del Callback para el timer2 */
void BTimer2_Callback(void){
 8000520:	b480      	push	{r7}
 8000522:	af00      	add	r7, sp, #0
	handlerStateLED.pGPIOx->ODR ^= GPIO_ODR_OD5;
 8000524:	4b05      	ldr	r3, [pc, #20]	; (800053c <BTimer2_Callback+0x1c>)
 8000526:	681b      	ldr	r3, [r3, #0]
 8000528:	695a      	ldr	r2, [r3, #20]
 800052a:	4b04      	ldr	r3, [pc, #16]	; (800053c <BTimer2_Callback+0x1c>)
 800052c:	681b      	ldr	r3, [r3, #0]
 800052e:	f082 0220 	eor.w	r2, r2, #32
 8000532:	615a      	str	r2, [r3, #20]
}
 8000534:	bf00      	nop
 8000536:	46bd      	mov	sp, r7
 8000538:	bc80      	pop	{r7}
 800053a:	4770      	bx	lr
 800053c:	20000094 	.word	0x20000094

08000540 <BTimer4_Callback>:

/* Implementacion del Callback para el timer4 */
void BTimer4_Callback(void){
 8000540:	b580      	push	{r7, lr}
 8000542:	af00      	add	r7, sp, #0
	startContinuousConversion();
 8000544:	f000 f9e8 	bl	8000918 <startContinuousConversion>
}
 8000548:	bf00      	nop
 800054a:	bd80      	pop	{r7, pc}

0800054c <Usart2_RX_Callback>:

/* Implementacion del Callback para el Usart2 */
void Usart2_RX_Callback(void){
 800054c:	b580      	push	{r7, lr}
 800054e:	af00      	add	r7, sp, #0
	rxData = getRxData();
 8000550:	f000 ff4c 	bl	80013ec <getRxData>
 8000554:	4603      	mov	r3, r0
 8000556:	461a      	mov	r2, r3
 8000558:	4b01      	ldr	r3, [pc, #4]	; (8000560 <Usart2_RX_Callback+0x14>)
 800055a:	701a      	strb	r2, [r3, #0]
}
 800055c:	bf00      	nop
 800055e:	bd80      	pop	{r7, pc}
 8000560:	2000018c 	.word	0x2000018c

08000564 <Usart2_TX_Callback>:

void Usart2_TX_Callback(void){
 8000564:	b480      	push	{r7}
 8000566:	af00      	add	r7, sp, #0
	__NOP();
 8000568:	bf00      	nop
}
 800056a:	bf00      	nop
 800056c:	46bd      	mov	sp, r7
 800056e:	bc80      	pop	{r7}
 8000570:	4770      	bx	lr
	...

08000574 <adcComplete_Callback>:

void adcComplete_Callback(void){
 8000574:	b598      	push	{r3, r4, r7, lr}
 8000576:	af00      	add	r7, sp, #0
	adcSignal[dataPosition] = getADC();
 8000578:	4b0d      	ldr	r3, [pc, #52]	; (80005b0 <adcComplete_Callback+0x3c>)
 800057a:	881b      	ldrh	r3, [r3, #0]
 800057c:	461c      	mov	r4, r3
 800057e:	f000 f9ed 	bl	800095c <getADC>
 8000582:	4603      	mov	r3, r0
 8000584:	461a      	mov	r2, r3
 8000586:	4b0b      	ldr	r3, [pc, #44]	; (80005b4 <adcComplete_Callback+0x40>)
 8000588:	f823 2014 	strh.w	r2, [r3, r4, lsl #1]
	dataPosition++;
 800058c:	4b08      	ldr	r3, [pc, #32]	; (80005b0 <adcComplete_Callback+0x3c>)
 800058e:	881b      	ldrh	r3, [r3, #0]
 8000590:	3301      	adds	r3, #1
 8000592:	b29a      	uxth	r2, r3
 8000594:	4b06      	ldr	r3, [pc, #24]	; (80005b0 <adcComplete_Callback+0x3c>)
 8000596:	801a      	strh	r2, [r3, #0]
	if (dataPosition >= ADC_SIGNAL_SIZE){
 8000598:	4b05      	ldr	r3, [pc, #20]	; (80005b0 <adcComplete_Callback+0x3c>)
 800059a:	881b      	ldrh	r3, [r3, #0]
 800059c:	2b01      	cmp	r3, #1
 800059e:	d905      	bls.n	80005ac <adcComplete_Callback+0x38>
		dataPosition = 0;
 80005a0:	4b03      	ldr	r3, [pc, #12]	; (80005b0 <adcComplete_Callback+0x3c>)
 80005a2:	2200      	movs	r2, #0
 80005a4:	801a      	strh	r2, [r3, #0]
		adcIsComplete = true;
 80005a6:	4b04      	ldr	r3, [pc, #16]	; (80005b8 <adcComplete_Callback+0x44>)
 80005a8:	2201      	movs	r2, #1
 80005aa:	701a      	strb	r2, [r3, #0]
	}
}
 80005ac:	bf00      	nop
 80005ae:	bd98      	pop	{r3, r4, r7, pc}
 80005b0:	20000194 	.word	0x20000194
 80005b4:	20000190 	.word	0x20000190
 80005b8:	2000018d 	.word	0x2000018d

080005bc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	b086      	sub	sp, #24
 80005c0:	af00      	add	r7, sp, #0
 80005c2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80005c4:	4a14      	ldr	r2, [pc, #80]	; (8000618 <_sbrk+0x5c>)
 80005c6:	4b15      	ldr	r3, [pc, #84]	; (800061c <_sbrk+0x60>)
 80005c8:	1ad3      	subs	r3, r2, r3
 80005ca:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80005cc:	697b      	ldr	r3, [r7, #20]
 80005ce:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80005d0:	4b13      	ldr	r3, [pc, #76]	; (8000620 <_sbrk+0x64>)
 80005d2:	681b      	ldr	r3, [r3, #0]
 80005d4:	2b00      	cmp	r3, #0
 80005d6:	d102      	bne.n	80005de <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80005d8:	4b11      	ldr	r3, [pc, #68]	; (8000620 <_sbrk+0x64>)
 80005da:	4a12      	ldr	r2, [pc, #72]	; (8000624 <_sbrk+0x68>)
 80005dc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80005de:	4b10      	ldr	r3, [pc, #64]	; (8000620 <_sbrk+0x64>)
 80005e0:	681a      	ldr	r2, [r3, #0]
 80005e2:	687b      	ldr	r3, [r7, #4]
 80005e4:	4413      	add	r3, r2
 80005e6:	693a      	ldr	r2, [r7, #16]
 80005e8:	429a      	cmp	r2, r3
 80005ea:	d207      	bcs.n	80005fc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80005ec:	f000 ffa2 	bl	8001534 <__errno>
 80005f0:	4603      	mov	r3, r0
 80005f2:	220c      	movs	r2, #12
 80005f4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80005f6:	f04f 33ff 	mov.w	r3, #4294967295
 80005fa:	e009      	b.n	8000610 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80005fc:	4b08      	ldr	r3, [pc, #32]	; (8000620 <_sbrk+0x64>)
 80005fe:	681b      	ldr	r3, [r3, #0]
 8000600:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000602:	4b07      	ldr	r3, [pc, #28]	; (8000620 <_sbrk+0x64>)
 8000604:	681a      	ldr	r2, [r3, #0]
 8000606:	687b      	ldr	r3, [r7, #4]
 8000608:	4413      	add	r3, r2
 800060a:	4a05      	ldr	r2, [pc, #20]	; (8000620 <_sbrk+0x64>)
 800060c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800060e:	68fb      	ldr	r3, [r7, #12]
}
 8000610:	4618      	mov	r0, r3
 8000612:	3718      	adds	r7, #24
 8000614:	46bd      	mov	sp, r7
 8000616:	bd80      	pop	{r7, pc}
 8000618:	20020000 	.word	0x20020000
 800061c:	00000400 	.word	0x00000400
 8000620:	20000198 	.word	0x20000198
 8000624:	200001c8 	.word	0x200001c8

08000628 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000628:	480d      	ldr	r0, [pc, #52]	; (8000660 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800062a:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 800062c:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000630:	480c      	ldr	r0, [pc, #48]	; (8000664 <LoopForever+0x6>)
  ldr r1, =_edata
 8000632:	490d      	ldr	r1, [pc, #52]	; (8000668 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000634:	4a0d      	ldr	r2, [pc, #52]	; (800066c <LoopForever+0xe>)
  movs r3, #0
 8000636:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000638:	e002      	b.n	8000640 <LoopCopyDataInit>

0800063a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800063a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800063c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800063e:	3304      	adds	r3, #4

08000640 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000640:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000642:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000644:	d3f9      	bcc.n	800063a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000646:	4a0a      	ldr	r2, [pc, #40]	; (8000670 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000648:	4c0a      	ldr	r4, [pc, #40]	; (8000674 <LoopForever+0x16>)
  movs r3, #0
 800064a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800064c:	e001      	b.n	8000652 <LoopFillZerobss>

0800064e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800064e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000650:	3204      	adds	r2, #4

08000652 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000652:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000654:	d3fb      	bcc.n	800064e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000656:	f000 ff73 	bl	8001540 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800065a:	f7ff fe11 	bl	8000280 <main>

0800065e <LoopForever>:

LoopForever:
    b LoopForever
 800065e:	e7fe      	b.n	800065e <LoopForever>
  ldr   r0, =_estack
 8000660:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000664:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000668:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 800066c:	08001ed8 	.word	0x08001ed8
  ldr r2, =_sbss
 8000670:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8000674:	200001c4 	.word	0x200001c4

08000678 <BusFault_Handler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000678:	e7fe      	b.n	8000678 <BusFault_Handler>
	...

0800067c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800067c:	b480      	push	{r7}
 800067e:	b083      	sub	sp, #12
 8000680:	af00      	add	r7, sp, #0
 8000682:	4603      	mov	r3, r0
 8000684:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000686:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800068a:	2b00      	cmp	r3, #0
 800068c:	db0b      	blt.n	80006a6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800068e:	79fb      	ldrb	r3, [r7, #7]
 8000690:	f003 021f 	and.w	r2, r3, #31
 8000694:	4906      	ldr	r1, [pc, #24]	; (80006b0 <__NVIC_EnableIRQ+0x34>)
 8000696:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800069a:	095b      	lsrs	r3, r3, #5
 800069c:	2001      	movs	r0, #1
 800069e:	fa00 f202 	lsl.w	r2, r0, r2
 80006a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80006a6:	bf00      	nop
 80006a8:	370c      	adds	r7, #12
 80006aa:	46bd      	mov	sp, r7
 80006ac:	bc80      	pop	{r7}
 80006ae:	4770      	bx	lr
 80006b0:	e000e100 	.word	0xe000e100

080006b4 <adcSingle_Config>:

GPIO_Handler_t 	handlerAdcPin 	= {0};
uint16_t		adcRawData 		= 0;
uint8_t			scanSequencePos = 1;

void adcSingle_Config(ADC_Config_t *adcConfig){
 80006b4:	b580      	push	{r7, lr}
 80006b6:	b082      	sub	sp, #8
 80006b8:	af00      	add	r7, sp, #0
 80006ba:	6078      	str	r0, [r7, #4]
	/* 1. Configuramos el PinX para que cumpla la función de canal análogo deseado */
	configAnalogPin(adcConfig->channel);
 80006bc:	687b      	ldr	r3, [r7, #4]
 80006be:	781b      	ldrb	r3, [r3, #0]
 80006c0:	4618      	mov	r0, r3
 80006c2:	f000 f96b 	bl	800099c <configAnalogPin>

	/* 2. Activamos la señal de reloj para el periférico ADC1 (bus APB2) */
	RCC->APB2ENR |= RCC_APB2ENR_ADC1EN;
 80006c6:	4b57      	ldr	r3, [pc, #348]	; (8000824 <adcSingle_Config+0x170>)
 80006c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80006ca:	4a56      	ldr	r2, [pc, #344]	; (8000824 <adcSingle_Config+0x170>)
 80006cc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80006d0:	6453      	str	r3, [r2, #68]	; 0x44

	// Limpiamos los registros antes de comenzar a configurarlos
	ADC1->CR1 = 0;
 80006d2:	4b55      	ldr	r3, [pc, #340]	; (8000828 <adcSingle_Config+0x174>)
 80006d4:	2200      	movs	r2, #0
 80006d6:	605a      	str	r2, [r3, #4]
	ADC1->CR2 = 0;
 80006d8:	4b53      	ldr	r3, [pc, #332]	; (8000828 <adcSingle_Config+0x174>)
 80006da:	2200      	movs	r2, #0
 80006dc:	609a      	str	r2, [r3, #8]

	/* Comenzamos la configuración del ADC1 */
	/* 3. Resolución del ADC */
	switch(adcConfig->resolution){
 80006de:	687b      	ldr	r3, [r7, #4]
 80006e0:	785b      	ldrb	r3, [r3, #1]
 80006e2:	2b03      	cmp	r3, #3
 80006e4:	d83e      	bhi.n	8000764 <adcSingle_Config+0xb0>
 80006e6:	a201      	add	r2, pc, #4	; (adr r2, 80006ec <adcSingle_Config+0x38>)
 80006e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80006ec:	080006fd 	.word	0x080006fd
 80006f0:	08000717 	.word	0x08000717
 80006f4:	08000731 	.word	0x08000731
 80006f8:	0800074b 	.word	0x0800074b
	case ADC_RESOLUTION_12_BIT:
	{
		ADC1->CR1 &= ~ADC_CR1_RES_0;
 80006fc:	4b4a      	ldr	r3, [pc, #296]	; (8000828 <adcSingle_Config+0x174>)
 80006fe:	685b      	ldr	r3, [r3, #4]
 8000700:	4a49      	ldr	r2, [pc, #292]	; (8000828 <adcSingle_Config+0x174>)
 8000702:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8000706:	6053      	str	r3, [r2, #4]
		ADC1->CR1 &= ~ADC_CR1_RES_1;
 8000708:	4b47      	ldr	r3, [pc, #284]	; (8000828 <adcSingle_Config+0x174>)
 800070a:	685b      	ldr	r3, [r3, #4]
 800070c:	4a46      	ldr	r2, [pc, #280]	; (8000828 <adcSingle_Config+0x174>)
 800070e:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8000712:	6053      	str	r3, [r2, #4]
		break;
 8000714:	e027      	b.n	8000766 <adcSingle_Config+0xb2>
	}
	case ADC_RESOLUTION_10_BIT:
	{
		ADC1->CR1 |= ADC_CR1_RES_0;
 8000716:	4b44      	ldr	r3, [pc, #272]	; (8000828 <adcSingle_Config+0x174>)
 8000718:	685b      	ldr	r3, [r3, #4]
 800071a:	4a43      	ldr	r2, [pc, #268]	; (8000828 <adcSingle_Config+0x174>)
 800071c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000720:	6053      	str	r3, [r2, #4]
		ADC1->CR1 &= ~ADC_CR1_RES_1;
 8000722:	4b41      	ldr	r3, [pc, #260]	; (8000828 <adcSingle_Config+0x174>)
 8000724:	685b      	ldr	r3, [r3, #4]
 8000726:	4a40      	ldr	r2, [pc, #256]	; (8000828 <adcSingle_Config+0x174>)
 8000728:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800072c:	6053      	str	r3, [r2, #4]
		break;
 800072e:	e01a      	b.n	8000766 <adcSingle_Config+0xb2>
	}
	case ADC_RESOLUTION_8_BIT:
	{
		ADC1->CR1 &= ~ADC_CR1_RES_0;
 8000730:	4b3d      	ldr	r3, [pc, #244]	; (8000828 <adcSingle_Config+0x174>)
 8000732:	685b      	ldr	r3, [r3, #4]
 8000734:	4a3c      	ldr	r2, [pc, #240]	; (8000828 <adcSingle_Config+0x174>)
 8000736:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800073a:	6053      	str	r3, [r2, #4]
		ADC1->CR1 |= ADC_CR1_RES_1;
 800073c:	4b3a      	ldr	r3, [pc, #232]	; (8000828 <adcSingle_Config+0x174>)
 800073e:	685b      	ldr	r3, [r3, #4]
 8000740:	4a39      	ldr	r2, [pc, #228]	; (8000828 <adcSingle_Config+0x174>)
 8000742:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000746:	6053      	str	r3, [r2, #4]
		break;
 8000748:	e00d      	b.n	8000766 <adcSingle_Config+0xb2>
	}
	case ADC_RESOLUTION_6_BIT:
	{
		ADC1->CR1 |= ADC_CR1_RES_0;
 800074a:	4b37      	ldr	r3, [pc, #220]	; (8000828 <adcSingle_Config+0x174>)
 800074c:	685b      	ldr	r3, [r3, #4]
 800074e:	4a36      	ldr	r2, [pc, #216]	; (8000828 <adcSingle_Config+0x174>)
 8000750:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000754:	6053      	str	r3, [r2, #4]
		ADC1->CR1 |= ADC_CR1_RES_1;
 8000756:	4b34      	ldr	r3, [pc, #208]	; (8000828 <adcSingle_Config+0x174>)
 8000758:	685b      	ldr	r3, [r3, #4]
 800075a:	4a33      	ldr	r2, [pc, #204]	; (8000828 <adcSingle_Config+0x174>)
 800075c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000760:	6053      	str	r3, [r2, #4]
		break;
 8000762:	e000      	b.n	8000766 <adcSingle_Config+0xb2>
	}
	default:
	{
		break;
 8000764:	bf00      	nop
	}
	}

	/* 4. Configuramos el modo Scan como desactivado */
	ADC1->CR1 &= ~ADC_CR1_SCAN;
 8000766:	4b30      	ldr	r3, [pc, #192]	; (8000828 <adcSingle_Config+0x174>)
 8000768:	685b      	ldr	r3, [r3, #4]
 800076a:	4a2f      	ldr	r2, [pc, #188]	; (8000828 <adcSingle_Config+0x174>)
 800076c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000770:	6053      	str	r3, [r2, #4]


	/* 5. Configuramos la alineación de los datos (derecha o izquierda) */
	if(adcConfig->dataAlignment == ADC_ALIGNMENT_RIGHT){
 8000772:	687b      	ldr	r3, [r7, #4]
 8000774:	791b      	ldrb	r3, [r3, #4]
 8000776:	2b00      	cmp	r3, #0
 8000778:	d106      	bne.n	8000788 <adcSingle_Config+0xd4>
		//Alineación a la derecha (esta es la forma "natural")
		ADC1->CR2 &= ~ADC_CR2_ALIGN;
 800077a:	4b2b      	ldr	r3, [pc, #172]	; (8000828 <adcSingle_Config+0x174>)
 800077c:	689b      	ldr	r3, [r3, #8]
 800077e:	4a2a      	ldr	r2, [pc, #168]	; (8000828 <adcSingle_Config+0x174>)
 8000780:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000784:	6093      	str	r3, [r2, #8]
 8000786:	e005      	b.n	8000794 <adcSingle_Config+0xe0>
	}
	else {
		// Alineación a la izquierda (para algunos cálculos matemáticos)
		ADC1->CR2 |= ADC_CR2_ALIGN;
 8000788:	4b27      	ldr	r3, [pc, #156]	; (8000828 <adcSingle_Config+0x174>)
 800078a:	689b      	ldr	r3, [r3, #8]
 800078c:	4a26      	ldr	r2, [pc, #152]	; (8000828 <adcSingle_Config+0x174>)
 800078e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000792:	6093      	str	r3, [r2, #8]
	}

	/* 6. Desactivamos el "continuos mode" */
	ADC1->CR2 &= ~ADC_CR2_CONT;
 8000794:	4b24      	ldr	r3, [pc, #144]	; (8000828 <adcSingle_Config+0x174>)
 8000796:	689b      	ldr	r3, [r3, #8]
 8000798:	4a23      	ldr	r2, [pc, #140]	; (8000828 <adcSingle_Config+0x174>)
 800079a:	f023 0302 	bic.w	r3, r3, #2
 800079e:	6093      	str	r3, [r2, #8]

	/* 7. Acá se debería configurar el sampling */
	if (adcConfig->channel < ADC_CHANNEL_10){
 80007a0:	687b      	ldr	r3, [r7, #4]
 80007a2:	781b      	ldrb	r3, [r3, #0]
 80007a4:	2b09      	cmp	r3, #9
 80007a6:	d810      	bhi.n	80007ca <adcSingle_Config+0x116>
		ADC1->SMPR2 |= (adcConfig->samplingPeriod << (3*(adcConfig->channel)));
 80007a8:	4b1f      	ldr	r3, [pc, #124]	; (8000828 <adcSingle_Config+0x174>)
 80007aa:	691a      	ldr	r2, [r3, #16]
 80007ac:	687b      	ldr	r3, [r7, #4]
 80007ae:	885b      	ldrh	r3, [r3, #2]
 80007b0:	4618      	mov	r0, r3
 80007b2:	687b      	ldr	r3, [r7, #4]
 80007b4:	781b      	ldrb	r3, [r3, #0]
 80007b6:	4619      	mov	r1, r3
 80007b8:	460b      	mov	r3, r1
 80007ba:	005b      	lsls	r3, r3, #1
 80007bc:	440b      	add	r3, r1
 80007be:	fa00 f303 	lsl.w	r3, r0, r3
 80007c2:	4919      	ldr	r1, [pc, #100]	; (8000828 <adcSingle_Config+0x174>)
 80007c4:	4313      	orrs	r3, r2
 80007c6:	610b      	str	r3, [r1, #16]
 80007c8:	e010      	b.n	80007ec <adcSingle_Config+0x138>
	}
	else{
		ADC1->SMPR1 |= (adcConfig->samplingPeriod << (3*(adcConfig->channel - 9)));
 80007ca:	4b17      	ldr	r3, [pc, #92]	; (8000828 <adcSingle_Config+0x174>)
 80007cc:	68d9      	ldr	r1, [r3, #12]
 80007ce:	687b      	ldr	r3, [r7, #4]
 80007d0:	885b      	ldrh	r3, [r3, #2]
 80007d2:	4618      	mov	r0, r3
 80007d4:	687b      	ldr	r3, [r7, #4]
 80007d6:	781b      	ldrb	r3, [r3, #0]
 80007d8:	f1a3 0209 	sub.w	r2, r3, #9
 80007dc:	4613      	mov	r3, r2
 80007de:	005b      	lsls	r3, r3, #1
 80007e0:	4413      	add	r3, r2
 80007e2:	fa00 f303 	lsl.w	r3, r0, r3
 80007e6:	4a10      	ldr	r2, [pc, #64]	; (8000828 <adcSingle_Config+0x174>)
 80007e8:	430b      	orrs	r3, r1
 80007ea:	60d3      	str	r3, [r2, #12]
	}

	/* 9. Configuramos el preescaler del ADC en 2:1 (el más rápido que se puede tener) */
	ADC->CCR = ADC_CCR_ADCPRE_0;
 80007ec:	4b0f      	ldr	r3, [pc, #60]	; (800082c <adcSingle_Config+0x178>)
 80007ee:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80007f2:	605a      	str	r2, [r3, #4]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80007f4:	b672      	cpsid	i
}
 80007f6:	bf00      	nop

	/* 10. Desactivamos las interrupciones globales */
	__disable_irq();

	/* 11. Activamos la interrupción debida a la finalización de una conversión EOC */
	ADC1->CR1 |= ADC_CR1_EOCIE;
 80007f8:	4b0b      	ldr	r3, [pc, #44]	; (8000828 <adcSingle_Config+0x174>)
 80007fa:	685b      	ldr	r3, [r3, #4]
 80007fc:	4a0a      	ldr	r2, [pc, #40]	; (8000828 <adcSingle_Config+0x174>)
 80007fe:	f043 0320 	orr.w	r3, r3, #32
 8000802:	6053      	str	r3, [r2, #4]

	/* 11.a. Matriculamos la interrupción en el NVIC */
	__NVIC_EnableIRQ(ADC_IRQn);
 8000804:	2012      	movs	r0, #18
 8000806:	f7ff ff39 	bl	800067c <__NVIC_EnableIRQ>
	//__NVIC_SetPriority(ADC_IRQn, 4);

	/* 12. Activamos el módulo ADC */
	ADC1->CR2 |= ADC_CR2_ADON;
 800080a:	4b07      	ldr	r3, [pc, #28]	; (8000828 <adcSingle_Config+0x174>)
 800080c:	689b      	ldr	r3, [r3, #8]
 800080e:	4a06      	ldr	r2, [pc, #24]	; (8000828 <adcSingle_Config+0x174>)
 8000810:	f043 0301 	orr.w	r3, r3, #1
 8000814:	6093      	str	r3, [r2, #8]
  __ASM volatile ("cpsie i" : : : "memory");
 8000816:	b662      	cpsie	i
}
 8000818:	bf00      	nop

	/* 13. Activamos las interrupciones globales */
	__enable_irq();
}
 800081a:	bf00      	nop
 800081c:	3708      	adds	r7, #8
 800081e:	46bd      	mov	sp, r7
 8000820:	bd80      	pop	{r7, pc}
 8000822:	bf00      	nop
 8000824:	40023800 	.word	0x40023800
 8000828:	40012000 	.word	0x40012000
 800082c:	40012300 	.word	0x40012300

08000830 <adcSQRx_Config>:

void adcSQRx_Config(ADC_Config_t *adcChannels, uint8_t numChannels){
 8000830:	b480      	push	{r7}
 8000832:	b085      	sub	sp, #20
 8000834:	af00      	add	r7, sp, #0
 8000836:	6078      	str	r0, [r7, #4]
 8000838:	460b      	mov	r3, r1
 800083a:	70fb      	strb	r3, [r7, #3]
	for (uint8_t i = 1; i <= numChannels; i++){
 800083c:	2301      	movs	r3, #1
 800083e:	73fb      	strb	r3, [r7, #15]
 8000840:	e047      	b.n	80008d2 <adcSQRx_Config+0xa2>
		/* 8. Configuramos la secuencia y cuantos elemenos hay en la secuencia */
		// Al hacerlo to.do 0, estamos seleccionando solo 1 elemento en el conteo de la secuencia
		if ((i >= 1) && (i <= 6)){
 8000842:	7bfb      	ldrb	r3, [r7, #15]
 8000844:	2b00      	cmp	r3, #0
 8000846:	d012      	beq.n	800086e <adcSQRx_Config+0x3e>
 8000848:	7bfb      	ldrb	r3, [r7, #15]
 800084a:	2b06      	cmp	r3, #6
 800084c:	d80f      	bhi.n	800086e <adcSQRx_Config+0x3e>
			ADC1->SQR3 |= (adcChannels->channel << ((i-1) * 5));
 800084e:	4b31      	ldr	r3, [pc, #196]	; (8000914 <adcSQRx_Config+0xe4>)
 8000850:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8000852:	687b      	ldr	r3, [r7, #4]
 8000854:	781b      	ldrb	r3, [r3, #0]
 8000856:	4618      	mov	r0, r3
 8000858:	7bfb      	ldrb	r3, [r7, #15]
 800085a:	1e5a      	subs	r2, r3, #1
 800085c:	4613      	mov	r3, r2
 800085e:	009b      	lsls	r3, r3, #2
 8000860:	4413      	add	r3, r2
 8000862:	fa00 f303 	lsl.w	r3, r0, r3
 8000866:	4a2b      	ldr	r2, [pc, #172]	; (8000914 <adcSQRx_Config+0xe4>)
 8000868:	430b      	orrs	r3, r1
 800086a:	6353      	str	r3, [r2, #52]	; 0x34
 800086c:	e02b      	b.n	80008c6 <adcSQRx_Config+0x96>
		}
		else if ((i >= 7) && (i <= 12)){
 800086e:	7bfb      	ldrb	r3, [r7, #15]
 8000870:	2b06      	cmp	r3, #6
 8000872:	d912      	bls.n	800089a <adcSQRx_Config+0x6a>
 8000874:	7bfb      	ldrb	r3, [r7, #15]
 8000876:	2b0c      	cmp	r3, #12
 8000878:	d80f      	bhi.n	800089a <adcSQRx_Config+0x6a>
			ADC1->SQR2 |= (adcChannels->channel << ((i-7) * 5));
 800087a:	4b26      	ldr	r3, [pc, #152]	; (8000914 <adcSQRx_Config+0xe4>)
 800087c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800087e:	687b      	ldr	r3, [r7, #4]
 8000880:	781b      	ldrb	r3, [r3, #0]
 8000882:	4618      	mov	r0, r3
 8000884:	7bfb      	ldrb	r3, [r7, #15]
 8000886:	1fda      	subs	r2, r3, #7
 8000888:	4613      	mov	r3, r2
 800088a:	009b      	lsls	r3, r3, #2
 800088c:	4413      	add	r3, r2
 800088e:	fa00 f303 	lsl.w	r3, r0, r3
 8000892:	4a20      	ldr	r2, [pc, #128]	; (8000914 <adcSQRx_Config+0xe4>)
 8000894:	430b      	orrs	r3, r1
 8000896:	6313      	str	r3, [r2, #48]	; 0x30
 8000898:	e015      	b.n	80008c6 <adcSQRx_Config+0x96>
		}
		else if ((i >= 13) && (i <= 16)){
 800089a:	7bfb      	ldrb	r3, [r7, #15]
 800089c:	2b0c      	cmp	r3, #12
 800089e:	d912      	bls.n	80008c6 <adcSQRx_Config+0x96>
 80008a0:	7bfb      	ldrb	r3, [r7, #15]
 80008a2:	2b10      	cmp	r3, #16
 80008a4:	d80f      	bhi.n	80008c6 <adcSQRx_Config+0x96>
			ADC1->SQR1 |= (adcChannels->channel << ((i-13) * 5));
 80008a6:	4b1b      	ldr	r3, [pc, #108]	; (8000914 <adcSQRx_Config+0xe4>)
 80008a8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80008aa:	687b      	ldr	r3, [r7, #4]
 80008ac:	781b      	ldrb	r3, [r3, #0]
 80008ae:	4618      	mov	r0, r3
 80008b0:	7bfb      	ldrb	r3, [r7, #15]
 80008b2:	f1a3 020d 	sub.w	r2, r3, #13
 80008b6:	4613      	mov	r3, r2
 80008b8:	009b      	lsls	r3, r3, #2
 80008ba:	4413      	add	r3, r2
 80008bc:	fa00 f303 	lsl.w	r3, r0, r3
 80008c0:	4a14      	ldr	r2, [pc, #80]	; (8000914 <adcSQRx_Config+0xe4>)
 80008c2:	430b      	orrs	r3, r1
 80008c4:	62d3      	str	r3, [r2, #44]	; 0x2c
		}
		adcChannels++;
 80008c6:	687b      	ldr	r3, [r7, #4]
 80008c8:	3306      	adds	r3, #6
 80008ca:	607b      	str	r3, [r7, #4]
	for (uint8_t i = 1; i <= numChannels; i++){
 80008cc:	7bfb      	ldrb	r3, [r7, #15]
 80008ce:	3301      	adds	r3, #1
 80008d0:	73fb      	strb	r3, [r7, #15]
 80008d2:	7bfa      	ldrb	r2, [r7, #15]
 80008d4:	78fb      	ldrb	r3, [r7, #3]
 80008d6:	429a      	cmp	r2, r3
 80008d8:	d9b3      	bls.n	8000842 <adcSQRx_Config+0x12>
	}
	if (numChannels > 1){
 80008da:	78fb      	ldrb	r3, [r7, #3]
 80008dc:	2b01      	cmp	r3, #1
 80008de:	d914      	bls.n	800090a <adcSQRx_Config+0xda>
		ADC1->CR2 |= ADC_CR2_EOCS;
 80008e0:	4b0c      	ldr	r3, [pc, #48]	; (8000914 <adcSQRx_Config+0xe4>)
 80008e2:	689b      	ldr	r3, [r3, #8]
 80008e4:	4a0b      	ldr	r2, [pc, #44]	; (8000914 <adcSQRx_Config+0xe4>)
 80008e6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80008ea:	6093      	str	r3, [r2, #8]
		ADC1->SQR1 |= ((numChannels-1) << ADC_SQR1_L_Pos);
 80008ec:	4b09      	ldr	r3, [pc, #36]	; (8000914 <adcSQRx_Config+0xe4>)
 80008ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80008f0:	78fa      	ldrb	r2, [r7, #3]
 80008f2:	3a01      	subs	r2, #1
 80008f4:	0512      	lsls	r2, r2, #20
 80008f6:	4611      	mov	r1, r2
 80008f8:	4a06      	ldr	r2, [pc, #24]	; (8000914 <adcSQRx_Config+0xe4>)
 80008fa:	430b      	orrs	r3, r1
 80008fc:	62d3      	str	r3, [r2, #44]	; 0x2c
		ADC1->CR1 |= ADC_CR1_SCAN;
 80008fe:	4b05      	ldr	r3, [pc, #20]	; (8000914 <adcSQRx_Config+0xe4>)
 8000900:	685b      	ldr	r3, [r3, #4]
 8000902:	4a04      	ldr	r2, [pc, #16]	; (8000914 <adcSQRx_Config+0xe4>)
 8000904:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000908:	6053      	str	r3, [r2, #4]
	}
}
 800090a:	bf00      	nop
 800090c:	3714      	adds	r7, #20
 800090e:	46bd      	mov	sp, r7
 8000910:	bc80      	pop	{r7}
 8000912:	4770      	bx	lr
 8000914:	40012000 	.word	0x40012000

08000918 <startContinuousConversion>:
void startSingleConversion(void){
	/* Iniciamos un ciclo de conversión ADC */
	ADC1->CR2 |= ADC_CR2_SWSTART;
}

void startContinuousConversion(void){
 8000918:	b480      	push	{r7}
 800091a:	af00      	add	r7, sp, #0
	ADC1->CR2 |= ADC_CR2_CONT;
 800091c:	4b07      	ldr	r3, [pc, #28]	; (800093c <startContinuousConversion+0x24>)
 800091e:	689b      	ldr	r3, [r3, #8]
 8000920:	4a06      	ldr	r2, [pc, #24]	; (800093c <startContinuousConversion+0x24>)
 8000922:	f043 0302 	orr.w	r3, r3, #2
 8000926:	6093      	str	r3, [r2, #8]
	/* Iniciamos un ciclo de conversión ADC */
	ADC1->CR2 |= ADC_CR2_SWSTART;
 8000928:	4b04      	ldr	r3, [pc, #16]	; (800093c <startContinuousConversion+0x24>)
 800092a:	689b      	ldr	r3, [r3, #8]
 800092c:	4a03      	ldr	r2, [pc, #12]	; (800093c <startContinuousConversion+0x24>)
 800092e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8000932:	6093      	str	r3, [r2, #8]
}
 8000934:	bf00      	nop
 8000936:	46bd      	mov	sp, r7
 8000938:	bc80      	pop	{r7}
 800093a:	4770      	bx	lr
 800093c:	40012000 	.word	0x40012000

08000940 <stopContinuousConversion>:

void stopContinuousConversion(void){
 8000940:	b480      	push	{r7}
 8000942:	af00      	add	r7, sp, #0
	ADC1->CR2 &= ~ADC_CR2_CONT;
 8000944:	4b04      	ldr	r3, [pc, #16]	; (8000958 <stopContinuousConversion+0x18>)
 8000946:	689b      	ldr	r3, [r3, #8]
 8000948:	4a03      	ldr	r2, [pc, #12]	; (8000958 <stopContinuousConversion+0x18>)
 800094a:	f023 0302 	bic.w	r3, r3, #2
 800094e:	6093      	str	r3, [r2, #8]
}
 8000950:	bf00      	nop
 8000952:	46bd      	mov	sp, r7
 8000954:	bc80      	pop	{r7}
 8000956:	4770      	bx	lr
 8000958:	40012000 	.word	0x40012000

0800095c <getADC>:

/* Función que me retorna el último dato adquirido por la ADC */
uint16_t getADC(void){
 800095c:	b480      	push	{r7}
 800095e:	af00      	add	r7, sp, #0
	return adcRawData;
 8000960:	4b02      	ldr	r3, [pc, #8]	; (800096c <getADC+0x10>)
 8000962:	881b      	ldrh	r3, [r3, #0]
}
 8000964:	4618      	mov	r0, r3
 8000966:	46bd      	mov	sp, r7
 8000968:	bc80      	pop	{r7}
 800096a:	4770      	bx	lr
 800096c:	200001a8 	.word	0x200001a8

08000970 <ADC_IRQHandler>:

/* Esta es la ISR de la interrupción por conversión ADC */
void ADC_IRQHandler(void){
 8000970:	b580      	push	{r7, lr}
 8000972:	af00      	add	r7, sp, #0
	// Evaluamos que se dio la interupción por conversión ADC
	if (ADC1->SR & ADC_SR_EOC){
 8000974:	4b07      	ldr	r3, [pc, #28]	; (8000994 <ADC_IRQHandler+0x24>)
 8000976:	681b      	ldr	r3, [r3, #0]
 8000978:	f003 0302 	and.w	r3, r3, #2
 800097c:	2b00      	cmp	r3, #0
 800097e:	d006      	beq.n	800098e <ADC_IRQHandler+0x1e>
		// Leemos el resultado de la conversión ADC y lo cargamos en un valor auxiliar
		adcRawData = ADC1->DR;
 8000980:	4b04      	ldr	r3, [pc, #16]	; (8000994 <ADC_IRQHandler+0x24>)
 8000982:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000984:	b29a      	uxth	r2, r3
 8000986:	4b04      	ldr	r3, [pc, #16]	; (8000998 <ADC_IRQHandler+0x28>)
 8000988:	801a      	strh	r2, [r3, #0]

		// Hacemos el llamado a la función que se ejecutará en el main
		adcComplete_Callback();
 800098a:	f7ff fdf3 	bl	8000574 <adcComplete_Callback>
	}
}
 800098e:	bf00      	nop
 8000990:	bd80      	pop	{r7, pc}
 8000992:	bf00      	nop
 8000994:	40012000 	.word	0x40012000
 8000998:	200001a8 	.word	0x200001a8

0800099c <configAnalogPin>:
__attribute__ ((weak)) void adcComplete_Callback(void){
	__NOP();
}

/* con esta función configuramos que pin deseamos que funcione como ADC */
void configAnalogPin(uint8_t adcChannel){
 800099c:	b580      	push	{r7, lr}
 800099e:	b082      	sub	sp, #8
 80009a0:	af00      	add	r7, sp, #0
 80009a2:	4603      	mov	r3, r0
 80009a4:	71fb      	strb	r3, [r7, #7]

	// Con este switch seleccionamos el canal y lo configuramos como análogo
	switch (adcChannel){
 80009a6:	79fb      	ldrb	r3, [r7, #7]
 80009a8:	2b0f      	cmp	r3, #15
 80009aa:	f200 8093 	bhi.w	8000ad4 <configAnalogPin+0x138>
 80009ae:	a201      	add	r2, pc, #4	; (adr r2, 80009b4 <configAnalogPin+0x18>)
 80009b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80009b4:	080009f5 	.word	0x080009f5
 80009b8:	08000a03 	.word	0x08000a03
 80009bc:	08000a11 	.word	0x08000a11
 80009c0:	08000a1f 	.word	0x08000a1f
 80009c4:	08000a2d 	.word	0x08000a2d
 80009c8:	08000a3b 	.word	0x08000a3b
 80009cc:	08000a49 	.word	0x08000a49
 80009d0:	08000a57 	.word	0x08000a57
 80009d4:	08000a65 	.word	0x08000a65
 80009d8:	08000a73 	.word	0x08000a73
 80009dc:	08000a81 	.word	0x08000a81
 80009e0:	08000a8f 	.word	0x08000a8f
 80009e4:	08000a9d 	.word	0x08000a9d
 80009e8:	08000aab 	.word	0x08000aab
 80009ec:	08000ab9 	.word	0x08000ab9
 80009f0:	08000ac7 	.word	0x08000ac7

	case ADC_CHANNEL_0:
	{
		// Es el Pin PA0
		handlerAdcPin.pGPIOx						= GPIOA;
 80009f4:	4b3d      	ldr	r3, [pc, #244]	; (8000aec <configAnalogPin+0x150>)
 80009f6:	4a3e      	ldr	r2, [pc, #248]	; (8000af0 <configAnalogPin+0x154>)
 80009f8:	601a      	str	r2, [r3, #0]
		handlerAdcPin.GPIO_PinConfig.GPIO_PinNumber = PIN_0;
 80009fa:	4b3c      	ldr	r3, [pc, #240]	; (8000aec <configAnalogPin+0x150>)
 80009fc:	2200      	movs	r2, #0
 80009fe:	711a      	strb	r2, [r3, #4]
		break;
 8000a00:	e069      	b.n	8000ad6 <configAnalogPin+0x13a>
	}
	case ADC_CHANNEL_1:
	{
		//Es el pin PA1
		handlerAdcPin.pGPIOx						= GPIOA;
 8000a02:	4b3a      	ldr	r3, [pc, #232]	; (8000aec <configAnalogPin+0x150>)
 8000a04:	4a3a      	ldr	r2, [pc, #232]	; (8000af0 <configAnalogPin+0x154>)
 8000a06:	601a      	str	r2, [r3, #0]
		handlerAdcPin.GPIO_PinConfig.GPIO_PinNumber = PIN_1;
 8000a08:	4b38      	ldr	r3, [pc, #224]	; (8000aec <configAnalogPin+0x150>)
 8000a0a:	2201      	movs	r2, #1
 8000a0c:	711a      	strb	r2, [r3, #4]
		break;
 8000a0e:	e062      	b.n	8000ad6 <configAnalogPin+0x13a>
	}
	case ADC_CHANNEL_2:
	{
		//Es el pin PA2
		handlerAdcPin.pGPIOx						= GPIOA;
 8000a10:	4b36      	ldr	r3, [pc, #216]	; (8000aec <configAnalogPin+0x150>)
 8000a12:	4a37      	ldr	r2, [pc, #220]	; (8000af0 <configAnalogPin+0x154>)
 8000a14:	601a      	str	r2, [r3, #0]
		handlerAdcPin.GPIO_PinConfig.GPIO_PinNumber = PIN_2;
 8000a16:	4b35      	ldr	r3, [pc, #212]	; (8000aec <configAnalogPin+0x150>)
 8000a18:	2202      	movs	r2, #2
 8000a1a:	711a      	strb	r2, [r3, #4]
		break;
 8000a1c:	e05b      	b.n	8000ad6 <configAnalogPin+0x13a>
	}
	case ADC_CHANNEL_3:
	{
		//Es el pin PA3
		handlerAdcPin.pGPIOx						= GPIOA;
 8000a1e:	4b33      	ldr	r3, [pc, #204]	; (8000aec <configAnalogPin+0x150>)
 8000a20:	4a33      	ldr	r2, [pc, #204]	; (8000af0 <configAnalogPin+0x154>)
 8000a22:	601a      	str	r2, [r3, #0]
		handlerAdcPin.GPIO_PinConfig.GPIO_PinNumber = PIN_3;
 8000a24:	4b31      	ldr	r3, [pc, #196]	; (8000aec <configAnalogPin+0x150>)
 8000a26:	2203      	movs	r2, #3
 8000a28:	711a      	strb	r2, [r3, #4]
		break;
 8000a2a:	e054      	b.n	8000ad6 <configAnalogPin+0x13a>
	}
	case ADC_CHANNEL_4:
	{
		//Es el pin PA4
		handlerAdcPin.pGPIOx						= GPIOA;
 8000a2c:	4b2f      	ldr	r3, [pc, #188]	; (8000aec <configAnalogPin+0x150>)
 8000a2e:	4a30      	ldr	r2, [pc, #192]	; (8000af0 <configAnalogPin+0x154>)
 8000a30:	601a      	str	r2, [r3, #0]
		handlerAdcPin.GPIO_PinConfig.GPIO_PinNumber = PIN_4;
 8000a32:	4b2e      	ldr	r3, [pc, #184]	; (8000aec <configAnalogPin+0x150>)
 8000a34:	2204      	movs	r2, #4
 8000a36:	711a      	strb	r2, [r3, #4]
		break;
 8000a38:	e04d      	b.n	8000ad6 <configAnalogPin+0x13a>
	}
	case ADC_CHANNEL_5:
	{
		//Es el pin PA5
		handlerAdcPin.pGPIOx						= GPIOA;
 8000a3a:	4b2c      	ldr	r3, [pc, #176]	; (8000aec <configAnalogPin+0x150>)
 8000a3c:	4a2c      	ldr	r2, [pc, #176]	; (8000af0 <configAnalogPin+0x154>)
 8000a3e:	601a      	str	r2, [r3, #0]
		handlerAdcPin.GPIO_PinConfig.GPIO_PinNumber = PIN_5;
 8000a40:	4b2a      	ldr	r3, [pc, #168]	; (8000aec <configAnalogPin+0x150>)
 8000a42:	2205      	movs	r2, #5
 8000a44:	711a      	strb	r2, [r3, #4]
		break;
 8000a46:	e046      	b.n	8000ad6 <configAnalogPin+0x13a>
	}
	case ADC_CHANNEL_6:
	{
		//Es el pin PA6
		handlerAdcPin.pGPIOx						= GPIOA;
 8000a48:	4b28      	ldr	r3, [pc, #160]	; (8000aec <configAnalogPin+0x150>)
 8000a4a:	4a29      	ldr	r2, [pc, #164]	; (8000af0 <configAnalogPin+0x154>)
 8000a4c:	601a      	str	r2, [r3, #0]
		handlerAdcPin.GPIO_PinConfig.GPIO_PinNumber = PIN_6;
 8000a4e:	4b27      	ldr	r3, [pc, #156]	; (8000aec <configAnalogPin+0x150>)
 8000a50:	2206      	movs	r2, #6
 8000a52:	711a      	strb	r2, [r3, #4]
		break;
 8000a54:	e03f      	b.n	8000ad6 <configAnalogPin+0x13a>
	}
	case ADC_CHANNEL_7:
	{
		//Es el pin PA7
		handlerAdcPin.pGPIOx						= GPIOA;
 8000a56:	4b25      	ldr	r3, [pc, #148]	; (8000aec <configAnalogPin+0x150>)
 8000a58:	4a25      	ldr	r2, [pc, #148]	; (8000af0 <configAnalogPin+0x154>)
 8000a5a:	601a      	str	r2, [r3, #0]
		handlerAdcPin.GPIO_PinConfig.GPIO_PinNumber = PIN_7;
 8000a5c:	4b23      	ldr	r3, [pc, #140]	; (8000aec <configAnalogPin+0x150>)
 8000a5e:	2207      	movs	r2, #7
 8000a60:	711a      	strb	r2, [r3, #4]
		break;
 8000a62:	e038      	b.n	8000ad6 <configAnalogPin+0x13a>
	}
	case ADC_CHANNEL_8:
	{
		//Es el pin PB0
		handlerAdcPin.pGPIOx						= GPIOB;
 8000a64:	4b21      	ldr	r3, [pc, #132]	; (8000aec <configAnalogPin+0x150>)
 8000a66:	4a23      	ldr	r2, [pc, #140]	; (8000af4 <configAnalogPin+0x158>)
 8000a68:	601a      	str	r2, [r3, #0]
		handlerAdcPin.GPIO_PinConfig.GPIO_PinNumber = PIN_0;
 8000a6a:	4b20      	ldr	r3, [pc, #128]	; (8000aec <configAnalogPin+0x150>)
 8000a6c:	2200      	movs	r2, #0
 8000a6e:	711a      	strb	r2, [r3, #4]
		break;
 8000a70:	e031      	b.n	8000ad6 <configAnalogPin+0x13a>
	}
	case ADC_CHANNEL_9:
	{
		//Es el pin PB1
		handlerAdcPin.pGPIOx						= GPIOB;
 8000a72:	4b1e      	ldr	r3, [pc, #120]	; (8000aec <configAnalogPin+0x150>)
 8000a74:	4a1f      	ldr	r2, [pc, #124]	; (8000af4 <configAnalogPin+0x158>)
 8000a76:	601a      	str	r2, [r3, #0]
		handlerAdcPin.GPIO_PinConfig.GPIO_PinNumber = PIN_1;
 8000a78:	4b1c      	ldr	r3, [pc, #112]	; (8000aec <configAnalogPin+0x150>)
 8000a7a:	2201      	movs	r2, #1
 8000a7c:	711a      	strb	r2, [r3, #4]
		break;
 8000a7e:	e02a      	b.n	8000ad6 <configAnalogPin+0x13a>
	}
	case ADC_CHANNEL_10:
	{
		//Es el pin PC0
		handlerAdcPin.pGPIOx						= GPIOC;
 8000a80:	4b1a      	ldr	r3, [pc, #104]	; (8000aec <configAnalogPin+0x150>)
 8000a82:	4a1d      	ldr	r2, [pc, #116]	; (8000af8 <configAnalogPin+0x15c>)
 8000a84:	601a      	str	r2, [r3, #0]
		handlerAdcPin.GPIO_PinConfig.GPIO_PinNumber = PIN_0;
 8000a86:	4b19      	ldr	r3, [pc, #100]	; (8000aec <configAnalogPin+0x150>)
 8000a88:	2200      	movs	r2, #0
 8000a8a:	711a      	strb	r2, [r3, #4]
		break;
 8000a8c:	e023      	b.n	8000ad6 <configAnalogPin+0x13a>
	}
	case ADC_CHANNEL_11:
	{
		//Es el pin PC1
		handlerAdcPin.pGPIOx						= GPIOC;
 8000a8e:	4b17      	ldr	r3, [pc, #92]	; (8000aec <configAnalogPin+0x150>)
 8000a90:	4a19      	ldr	r2, [pc, #100]	; (8000af8 <configAnalogPin+0x15c>)
 8000a92:	601a      	str	r2, [r3, #0]
		handlerAdcPin.GPIO_PinConfig.GPIO_PinNumber = PIN_1;
 8000a94:	4b15      	ldr	r3, [pc, #84]	; (8000aec <configAnalogPin+0x150>)
 8000a96:	2201      	movs	r2, #1
 8000a98:	711a      	strb	r2, [r3, #4]
		break;
 8000a9a:	e01c      	b.n	8000ad6 <configAnalogPin+0x13a>
	}
	case ADC_CHANNEL_12:
	{
		//Es el pin PC2
		handlerAdcPin.pGPIOx						= GPIOC;
 8000a9c:	4b13      	ldr	r3, [pc, #76]	; (8000aec <configAnalogPin+0x150>)
 8000a9e:	4a16      	ldr	r2, [pc, #88]	; (8000af8 <configAnalogPin+0x15c>)
 8000aa0:	601a      	str	r2, [r3, #0]
		handlerAdcPin.GPIO_PinConfig.GPIO_PinNumber = PIN_2;
 8000aa2:	4b12      	ldr	r3, [pc, #72]	; (8000aec <configAnalogPin+0x150>)
 8000aa4:	2202      	movs	r2, #2
 8000aa6:	711a      	strb	r2, [r3, #4]
		break;
 8000aa8:	e015      	b.n	8000ad6 <configAnalogPin+0x13a>
	}
	case ADC_CHANNEL_13:
	{
		//Es el pin PC3
		handlerAdcPin.pGPIOx						= GPIOC;
 8000aaa:	4b10      	ldr	r3, [pc, #64]	; (8000aec <configAnalogPin+0x150>)
 8000aac:	4a12      	ldr	r2, [pc, #72]	; (8000af8 <configAnalogPin+0x15c>)
 8000aae:	601a      	str	r2, [r3, #0]
		handlerAdcPin.GPIO_PinConfig.GPIO_PinNumber = PIN_3;
 8000ab0:	4b0e      	ldr	r3, [pc, #56]	; (8000aec <configAnalogPin+0x150>)
 8000ab2:	2203      	movs	r2, #3
 8000ab4:	711a      	strb	r2, [r3, #4]
		break;
 8000ab6:	e00e      	b.n	8000ad6 <configAnalogPin+0x13a>
	}
	case ADC_CHANNEL_14:
	{
		//Es el pin PC4
		handlerAdcPin.pGPIOx						= GPIOC;
 8000ab8:	4b0c      	ldr	r3, [pc, #48]	; (8000aec <configAnalogPin+0x150>)
 8000aba:	4a0f      	ldr	r2, [pc, #60]	; (8000af8 <configAnalogPin+0x15c>)
 8000abc:	601a      	str	r2, [r3, #0]
		handlerAdcPin.GPIO_PinConfig.GPIO_PinNumber = PIN_4;
 8000abe:	4b0b      	ldr	r3, [pc, #44]	; (8000aec <configAnalogPin+0x150>)
 8000ac0:	2204      	movs	r2, #4
 8000ac2:	711a      	strb	r2, [r3, #4]
		break;
 8000ac4:	e007      	b.n	8000ad6 <configAnalogPin+0x13a>
	}
	case ADC_CHANNEL_15:
	{
		//Es el pin PC5
		handlerAdcPin.pGPIOx						= GPIOC;
 8000ac6:	4b09      	ldr	r3, [pc, #36]	; (8000aec <configAnalogPin+0x150>)
 8000ac8:	4a0b      	ldr	r2, [pc, #44]	; (8000af8 <configAnalogPin+0x15c>)
 8000aca:	601a      	str	r2, [r3, #0]
		handlerAdcPin.GPIO_PinConfig.GPIO_PinNumber = PIN_5;
 8000acc:	4b07      	ldr	r3, [pc, #28]	; (8000aec <configAnalogPin+0x150>)
 8000ace:	2205      	movs	r2, #5
 8000ad0:	711a      	strb	r2, [r3, #4]
		break;
 8000ad2:	e000      	b.n	8000ad6 <configAnalogPin+0x13a>
	}
	default:
	{
		break;
 8000ad4:	bf00      	nop
	}
	}

	handlerAdcPin.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_ANALOG;
 8000ad6:	4b05      	ldr	r3, [pc, #20]	; (8000aec <configAnalogPin+0x150>)
 8000ad8:	2203      	movs	r2, #3
 8000ada:	715a      	strb	r2, [r3, #5]
	GPIO_Config(&handlerAdcPin);
 8000adc:	4803      	ldr	r0, [pc, #12]	; (8000aec <configAnalogPin+0x150>)
 8000ade:	f000 f943 	bl	8000d68 <GPIO_Config>

}
 8000ae2:	bf00      	nop
 8000ae4:	3708      	adds	r7, #8
 8000ae6:	46bd      	mov	sp, r7
 8000ae8:	bd80      	pop	{r7, pc}
 8000aea:	bf00      	nop
 8000aec:	2000019c 	.word	0x2000019c
 8000af0:	40020000 	.word	0x40020000
 8000af4:	40020400 	.word	0x40020400
 8000af8:	40020800 	.word	0x40020800

08000afc <__NVIC_EnableIRQ>:
{
 8000afc:	b480      	push	{r7}
 8000afe:	b083      	sub	sp, #12
 8000b00:	af00      	add	r7, sp, #0
 8000b02:	4603      	mov	r3, r0
 8000b04:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b0a:	2b00      	cmp	r3, #0
 8000b0c:	db0b      	blt.n	8000b26 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000b0e:	79fb      	ldrb	r3, [r7, #7]
 8000b10:	f003 021f 	and.w	r2, r3, #31
 8000b14:	4906      	ldr	r1, [pc, #24]	; (8000b30 <__NVIC_EnableIRQ+0x34>)
 8000b16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b1a:	095b      	lsrs	r3, r3, #5
 8000b1c:	2001      	movs	r0, #1
 8000b1e:	fa00 f202 	lsl.w	r2, r0, r2
 8000b22:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000b26:	bf00      	nop
 8000b28:	370c      	adds	r7, #12
 8000b2a:	46bd      	mov	sp, r7
 8000b2c:	bc80      	pop	{r7}
 8000b2e:	4770      	bx	lr
 8000b30:	e000e100 	.word	0xe000e100

08000b34 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000b34:	b480      	push	{r7}
 8000b36:	b083      	sub	sp, #12
 8000b38:	af00      	add	r7, sp, #0
 8000b3a:	4603      	mov	r3, r0
 8000b3c:	6039      	str	r1, [r7, #0]
 8000b3e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b40:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b44:	2b00      	cmp	r3, #0
 8000b46:	db0a      	blt.n	8000b5e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b48:	683b      	ldr	r3, [r7, #0]
 8000b4a:	b2da      	uxtb	r2, r3
 8000b4c:	490c      	ldr	r1, [pc, #48]	; (8000b80 <__NVIC_SetPriority+0x4c>)
 8000b4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b52:	0112      	lsls	r2, r2, #4
 8000b54:	b2d2      	uxtb	r2, r2
 8000b56:	440b      	add	r3, r1
 8000b58:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000b5c:	e00a      	b.n	8000b74 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b5e:	683b      	ldr	r3, [r7, #0]
 8000b60:	b2da      	uxtb	r2, r3
 8000b62:	4908      	ldr	r1, [pc, #32]	; (8000b84 <__NVIC_SetPriority+0x50>)
 8000b64:	79fb      	ldrb	r3, [r7, #7]
 8000b66:	f003 030f 	and.w	r3, r3, #15
 8000b6a:	3b04      	subs	r3, #4
 8000b6c:	0112      	lsls	r2, r2, #4
 8000b6e:	b2d2      	uxtb	r2, r2
 8000b70:	440b      	add	r3, r1
 8000b72:	761a      	strb	r2, [r3, #24]
}
 8000b74:	bf00      	nop
 8000b76:	370c      	adds	r7, #12
 8000b78:	46bd      	mov	sp, r7
 8000b7a:	bc80      	pop	{r7}
 8000b7c:	4770      	bx	lr
 8000b7e:	bf00      	nop
 8000b80:	e000e100 	.word	0xe000e100
 8000b84:	e000ed00 	.word	0xe000ed00

08000b88 <BTimer_Config>:

/*
 * Función que configura un Timer básico para que genere interrupcines de forma periódica
 */

void BTimer_Config(BTIMER_Handler_t *ptrTimerConfig){
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	b082      	sub	sp, #8
 8000b8c:	af00      	add	r7, sp, #0
 8000b8e:	6078      	str	r0, [r7, #4]

	// Guardamos una referencia al periferico que estamos utilizando...
	ptrTimerUsed = ptrTimerConfig->ptrTIMx;
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	681b      	ldr	r3, [r3, #0]
 8000b94:	4a46      	ldr	r2, [pc, #280]	; (8000cb0 <BTimer_Config+0x128>)
 8000b96:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8000b98:	b672      	cpsid	i
}
 8000b9a:	bf00      	nop

	/* 0. Desactivamos las interrupciones globales */
	__disable_irq();

	/* 1. Activar la señal de reloj para el periferico especifico */
	if (ptrTimerConfig->ptrTIMx == TIM2){
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	681b      	ldr	r3, [r3, #0]
 8000ba0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000ba4:	d106      	bne.n	8000bb4 <BTimer_Config+0x2c>
		// Activamos la señal del TIM2
		RCC->APB1ENR |= RCC_APB1ENR_TIM2EN;
 8000ba6:	4b43      	ldr	r3, [pc, #268]	; (8000cb4 <BTimer_Config+0x12c>)
 8000ba8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000baa:	4a42      	ldr	r2, [pc, #264]	; (8000cb4 <BTimer_Config+0x12c>)
 8000bac:	f043 0301 	orr.w	r3, r3, #1
 8000bb0:	6413      	str	r3, [r2, #64]	; 0x40
 8000bb2:	e016      	b.n	8000be2 <BTimer_Config+0x5a>
	}
	else if (ptrTimerConfig->ptrTIMx == TIM3){
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	681b      	ldr	r3, [r3, #0]
 8000bb8:	4a3f      	ldr	r2, [pc, #252]	; (8000cb8 <BTimer_Config+0x130>)
 8000bba:	4293      	cmp	r3, r2
 8000bbc:	d106      	bne.n	8000bcc <BTimer_Config+0x44>
		// Activamos la señal del TIM3
		RCC->APB1ENR |= RCC_APB1ENR_TIM3EN;
 8000bbe:	4b3d      	ldr	r3, [pc, #244]	; (8000cb4 <BTimer_Config+0x12c>)
 8000bc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bc2:	4a3c      	ldr	r2, [pc, #240]	; (8000cb4 <BTimer_Config+0x12c>)
 8000bc4:	f043 0302 	orr.w	r3, r3, #2
 8000bc8:	6413      	str	r3, [r2, #64]	; 0x40
 8000bca:	e00a      	b.n	8000be2 <BTimer_Config+0x5a>
	}
	else if (ptrTimerConfig->ptrTIMx == TIM4){
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	681b      	ldr	r3, [r3, #0]
 8000bd0:	4a3a      	ldr	r2, [pc, #232]	; (8000cbc <BTimer_Config+0x134>)
 8000bd2:	4293      	cmp	r3, r2
 8000bd4:	d105      	bne.n	8000be2 <BTimer_Config+0x5a>
		// Activamos la señal del TIM4
		RCC->APB1ENR |= RCC_APB1ENR_TIM4EN;
 8000bd6:	4b37      	ldr	r3, [pc, #220]	; (8000cb4 <BTimer_Config+0x12c>)
 8000bd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bda:	4a36      	ldr	r2, [pc, #216]	; (8000cb4 <BTimer_Config+0x12c>)
 8000bdc:	f043 0304 	orr.w	r3, r3, #4
 8000be0:	6413      	str	r3, [r2, #64]	; 0x40
	}

	/* 2. Configuramos el modo del timer (UP or DOWN) */
	if (ptrTimerConfig->timerConfig.Timer_mode == TIMER_MODE_UP){
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	791b      	ldrb	r3, [r3, #4]
 8000be6:	2b01      	cmp	r3, #1
 8000be8:	d10c      	bne.n	8000c04 <BTimer_Config+0x7c>
		// Configuramos el timer en modo UP
		ptrTimerConfig->ptrTIMx->CR1 &= ~TIM_CR1_DIR;
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	681b      	ldr	r3, [r3, #0]
 8000bee:	681a      	ldr	r2, [r3, #0]
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	681b      	ldr	r3, [r3, #0]
 8000bf4:	f022 0210 	bic.w	r2, r2, #16
 8000bf8:	601a      	str	r2, [r3, #0]

		// Ponemos el contador (CNT) el valor del periodo
		ptrTimerConfig->ptrTIMx->CNT = 0;
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	681b      	ldr	r3, [r3, #0]
 8000bfe:	2200      	movs	r2, #0
 8000c00:	625a      	str	r2, [r3, #36]	; 0x24
 8000c02:	e00d      	b.n	8000c20 <BTimer_Config+0x98>
	} else{
		// Configuramos el timer en modo DOWN
		ptrTimerConfig->ptrTIMx->CR1 |= TIM_CR1_DIR;
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	681b      	ldr	r3, [r3, #0]
 8000c08:	681a      	ldr	r2, [r3, #0]
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	681b      	ldr	r3, [r3, #0]
 8000c0e:	f042 0210 	orr.w	r2, r2, #16
 8000c12:	601a      	str	r2, [r3, #0]

		// Ponemos el contador (CNT) el valor del periodo
		ptrTimerConfig->ptrTIMx->CNT = ptrTimerConfig->timerConfig.Timer_period -1;
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	689a      	ldr	r2, [r3, #8]
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	681b      	ldr	r3, [r3, #0]
 8000c1c:	3a01      	subs	r2, #1
 8000c1e:	625a      	str	r2, [r3, #36]	; 0x24
	}

	/* 3. Configuración del Prescaler */
	ptrTimerConfig->ptrTIMx->PSC = ptrTimerConfig->timerConfig.Timer_speed -1;
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	88db      	ldrh	r3, [r3, #6]
 8000c24:	1e5a      	subs	r2, r3, #1
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	681b      	ldr	r3, [r3, #0]
 8000c2a:	629a      	str	r2, [r3, #40]	; 0x28

	/* 4. Configuramos el periodo de las interrupciones */
	ptrTimerConfig->ptrTIMx->ARR = ptrTimerConfig->timerConfig.Timer_period -1;
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	689a      	ldr	r2, [r3, #8]
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	681b      	ldr	r3, [r3, #0]
 8000c34:	3a01      	subs	r2, #1
 8000c36:	62da      	str	r2, [r3, #44]	; 0x2c

	/* 5. Activamos al timer para que comience a incrementarse */
	ptrTimerConfig->ptrTIMx->CR1 |= TIM_CR1_CEN;
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	681b      	ldr	r3, [r3, #0]
 8000c3c:	681a      	ldr	r2, [r3, #0]
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	681b      	ldr	r3, [r3, #0]
 8000c42:	f042 0201 	orr.w	r2, r2, #1
 8000c46:	601a      	str	r2, [r3, #0]

	/* 6. Activamos la interrupcion debida a un "update event" */
	ptrTimerConfig->ptrTIMx->DIER |= TIM_DIER_UIE;
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	681b      	ldr	r3, [r3, #0]
 8000c4c:	68da      	ldr	r2, [r3, #12]
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	681b      	ldr	r3, [r3, #0]
 8000c52:	f042 0201 	orr.w	r2, r2, #1
 8000c56:	60da      	str	r2, [r3, #12]

	/* 7. Activamos la señal de la interrupcion en el NVIC */
	if (ptrTimerConfig->ptrTIMx == TIM2){
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	681b      	ldr	r3, [r3, #0]
 8000c5c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000c60:	d107      	bne.n	8000c72 <BTimer_Config+0xea>
		// Activamos la IRQ del TIM2
		__NVIC_EnableIRQ(TIM2_IRQn);
 8000c62:	201c      	movs	r0, #28
 8000c64:	f7ff ff4a 	bl	8000afc <__NVIC_EnableIRQ>
		__NVIC_SetPriority(TIM2_IRQn, 3);
 8000c68:	2103      	movs	r1, #3
 8000c6a:	201c      	movs	r0, #28
 8000c6c:	f7ff ff62 	bl	8000b34 <__NVIC_SetPriority>
 8000c70:	e018      	b.n	8000ca4 <BTimer_Config+0x11c>
	}
	else if (ptrTimerConfig->ptrTIMx == TIM3){
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	681b      	ldr	r3, [r3, #0]
 8000c76:	4a10      	ldr	r2, [pc, #64]	; (8000cb8 <BTimer_Config+0x130>)
 8000c78:	4293      	cmp	r3, r2
 8000c7a:	d107      	bne.n	8000c8c <BTimer_Config+0x104>
		// Activamos la IRQ del TIM3
		__NVIC_EnableIRQ(TIM3_IRQn);
 8000c7c:	201d      	movs	r0, #29
 8000c7e:	f7ff ff3d 	bl	8000afc <__NVIC_EnableIRQ>
		__NVIC_SetPriority(TIM3_IRQn, 3);
 8000c82:	2103      	movs	r1, #3
 8000c84:	201d      	movs	r0, #29
 8000c86:	f7ff ff55 	bl	8000b34 <__NVIC_SetPriority>
 8000c8a:	e00b      	b.n	8000ca4 <BTimer_Config+0x11c>
	}
	else if (ptrTimerConfig->ptrTIMx == TIM4){
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	681b      	ldr	r3, [r3, #0]
 8000c90:	4a0a      	ldr	r2, [pc, #40]	; (8000cbc <BTimer_Config+0x134>)
 8000c92:	4293      	cmp	r3, r2
 8000c94:	d106      	bne.n	8000ca4 <BTimer_Config+0x11c>
		// Activamos la IRQ del TIM4
		__NVIC_EnableIRQ(TIM4_IRQn);
 8000c96:	201e      	movs	r0, #30
 8000c98:	f7ff ff30 	bl	8000afc <__NVIC_EnableIRQ>
		__NVIC_SetPriority(TIM4_IRQn, 3);
 8000c9c:	2103      	movs	r1, #3
 8000c9e:	201e      	movs	r0, #30
 8000ca0:	f7ff ff48 	bl	8000b34 <__NVIC_SetPriority>
  __ASM volatile ("cpsie i" : : : "memory");
 8000ca4:	b662      	cpsie	i
}
 8000ca6:	bf00      	nop
	}


	/* 8. Activamos las interrupciones globales */
	__enable_irq();
}
 8000ca8:	bf00      	nop
 8000caa:	3708      	adds	r7, #8
 8000cac:	46bd      	mov	sp, r7
 8000cae:	bd80      	pop	{r7, pc}
 8000cb0:	200001ac 	.word	0x200001ac
 8000cb4:	40023800 	.word	0x40023800
 8000cb8:	40000400 	.word	0x40000400
 8000cbc:	40000800 	.word	0x40000800

08000cc0 <startTimer>:

/* Activa el contador para que el timer se incremente */
void startTimer(BTIMER_Handler_t *ptrTimerConfig){
 8000cc0:	b480      	push	{r7}
 8000cc2:	b083      	sub	sp, #12
 8000cc4:	af00      	add	r7, sp, #0
 8000cc6:	6078      	str	r0, [r7, #4]
	ptrTimerConfig->ptrTIMx->CR1 |= TIM_CR1_CEN;
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	681b      	ldr	r3, [r3, #0]
 8000ccc:	681a      	ldr	r2, [r3, #0]
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	681b      	ldr	r3, [r3, #0]
 8000cd2:	f042 0201 	orr.w	r2, r2, #1
 8000cd6:	601a      	str	r2, [r3, #0]
}
 8000cd8:	bf00      	nop
 8000cda:	370c      	adds	r7, #12
 8000cdc:	46bd      	mov	sp, r7
 8000cde:	bc80      	pop	{r7}
 8000ce0:	4770      	bx	lr

08000ce2 <stopTimer>:

/* Desctiva el contador para que el timer se incremente */
void stopTimer(BTIMER_Handler_t *ptrTimerConfig){
 8000ce2:	b480      	push	{r7}
 8000ce4:	b083      	sub	sp, #12
 8000ce6:	af00      	add	r7, sp, #0
 8000ce8:	6078      	str	r0, [r7, #4]
	ptrTimerConfig->ptrTIMx->CR1 &= ~TIM_CR1_CEN;
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	681b      	ldr	r3, [r3, #0]
 8000cee:	681a      	ldr	r2, [r3, #0]
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	681b      	ldr	r3, [r3, #0]
 8000cf4:	f022 0201 	bic.w	r2, r2, #1
 8000cf8:	601a      	str	r2, [r3, #0]
}
 8000cfa:	bf00      	nop
 8000cfc:	370c      	adds	r7, #12
 8000cfe:	46bd      	mov	sp, r7
 8000d00:	bc80      	pop	{r7}
 8000d02:	4770      	bx	lr

08000d04 <BTimer3_Callback>:

__attribute__((weak)) void BTimer2_Callback(void){
	 __NOP();
}

__attribute__((weak)) void BTimer3_Callback(void){
 8000d04:	b480      	push	{r7}
 8000d06:	af00      	add	r7, sp, #0
	 __NOP();
 8000d08:	bf00      	nop
}
 8000d0a:	bf00      	nop
 8000d0c:	46bd      	mov	sp, r7
 8000d0e:	bc80      	pop	{r7}
 8000d10:	4770      	bx	lr

08000d12 <TIM2_IRQHandler>:
__attribute__((weak)) void BTimer4_Callback(void){
	 __NOP();
}

/* Rutina de artencion a la interrupcion del TIM2 */
void TIM2_IRQHandler(void){
 8000d12:	b580      	push	{r7, lr}
 8000d14:	af00      	add	r7, sp, #0
	TIM2->SR &= ~TIM_SR_UIF;
 8000d16:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000d1a:	691b      	ldr	r3, [r3, #16]
 8000d1c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000d20:	f023 0301 	bic.w	r3, r3, #1
 8000d24:	6113      	str	r3, [r2, #16]
	BTimer2_Callback();
 8000d26:	f7ff fbfb 	bl	8000520 <BTimer2_Callback>

}
 8000d2a:	bf00      	nop
 8000d2c:	bd80      	pop	{r7, pc}
	...

08000d30 <TIM3_IRQHandler>:

/* Rutina de artencion a la interrupcion del TIM3 */
void TIM3_IRQHandler(void){
 8000d30:	b580      	push	{r7, lr}
 8000d32:	af00      	add	r7, sp, #0
	TIM3->SR &= ~TIM_SR_UIF;
 8000d34:	4b04      	ldr	r3, [pc, #16]	; (8000d48 <TIM3_IRQHandler+0x18>)
 8000d36:	691b      	ldr	r3, [r3, #16]
 8000d38:	4a03      	ldr	r2, [pc, #12]	; (8000d48 <TIM3_IRQHandler+0x18>)
 8000d3a:	f023 0301 	bic.w	r3, r3, #1
 8000d3e:	6113      	str	r3, [r2, #16]
	BTimer3_Callback();
 8000d40:	f7ff ffe0 	bl	8000d04 <BTimer3_Callback>
}
 8000d44:	bf00      	nop
 8000d46:	bd80      	pop	{r7, pc}
 8000d48:	40000400 	.word	0x40000400

08000d4c <TIM4_IRQHandler>:

/* Rutina de artencion a la interrupcion del TIM4 */
void TIM4_IRQHandler(void){
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	af00      	add	r7, sp, #0
	TIM4->SR &= ~TIM_SR_UIF;
 8000d50:	4b04      	ldr	r3, [pc, #16]	; (8000d64 <TIM4_IRQHandler+0x18>)
 8000d52:	691b      	ldr	r3, [r3, #16]
 8000d54:	4a03      	ldr	r2, [pc, #12]	; (8000d64 <TIM4_IRQHandler+0x18>)
 8000d56:	f023 0301 	bic.w	r3, r3, #1
 8000d5a:	6113      	str	r3, [r2, #16]
	BTimer4_Callback();
 8000d5c:	f7ff fbf0 	bl	8000540 <BTimer4_Callback>
}
 8000d60:	bf00      	nop
 8000d62:	bd80      	pop	{r7, pc}
 8000d64:	40000800 	.word	0x40000800

08000d68 <GPIO_Config>:
 *  que el sistema permita configurar el periférico X.Lo primero y más importante es activar la señal del
 *  reloj principal hacia ese elemento específico relacionado con el periférico RCC, a esto llamaremos
 *  simplemente "activar el periférico o activar la señal de reloj del periférico"
 * */

void GPIO_Config (GPIO_Handler_t *pGPIOHandler){
 8000d68:	b480      	push	{r7}
 8000d6a:	b085      	sub	sp, #20
 8000d6c:	af00      	add	r7, sp, #0
 8000d6e:	6078      	str	r0, [r7, #4]
	// variable para hacer to do paso a paso
	uint32_t auxConfig = 0;
 8000d70:	2300      	movs	r3, #0
 8000d72:	60fb      	str	r3, [r7, #12]
	uint32_t auxPosition = 0;
 8000d74:	2300      	movs	r3, #0
 8000d76:	60bb      	str	r3, [r7, #8]
	 // 1) Activar el periférico
	// Verificamos para GPIDA
	if (pGPIOHandler->pGPIOx == GPIOA){
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	681b      	ldr	r3, [r3, #0]
 8000d7c:	4a87      	ldr	r2, [pc, #540]	; (8000f9c <GPIO_Config+0x234>)
 8000d7e:	4293      	cmp	r3, r2
 8000d80:	d106      	bne.n	8000d90 <GPIO_Config+0x28>
		// Escribimos 1 (SET) en la posicion correspondiente al GPIOA
		RCC->AHB1ENR |= (RCC_AHB1ENR_GPIOAEN);
 8000d82:	4b87      	ldr	r3, [pc, #540]	; (8000fa0 <GPIO_Config+0x238>)
 8000d84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d86:	4a86      	ldr	r2, [pc, #536]	; (8000fa0 <GPIO_Config+0x238>)
 8000d88:	f043 0301 	orr.w	r3, r3, #1
 8000d8c:	6313      	str	r3, [r2, #48]	; 0x30
 8000d8e:	e03a      	b.n	8000e06 <GPIO_Config+0x9e>
	}
	// Verificamos para GPIOB
	else if(pGPIOHandler->pGPIOx== GPIOB){
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	681b      	ldr	r3, [r3, #0]
 8000d94:	4a83      	ldr	r2, [pc, #524]	; (8000fa4 <GPIO_Config+0x23c>)
 8000d96:	4293      	cmp	r3, r2
 8000d98:	d106      	bne.n	8000da8 <GPIO_Config+0x40>
		//Escribimos 1 (SET) en la posicion correspondiente al GPIOB
		RCC->AHB1ENR |= (RCC_AHB1ENR_GPIOBEN);
 8000d9a:	4b81      	ldr	r3, [pc, #516]	; (8000fa0 <GPIO_Config+0x238>)
 8000d9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d9e:	4a80      	ldr	r2, [pc, #512]	; (8000fa0 <GPIO_Config+0x238>)
 8000da0:	f043 0302 	orr.w	r3, r3, #2
 8000da4:	6313      	str	r3, [r2, #48]	; 0x30
 8000da6:	e02e      	b.n	8000e06 <GPIO_Config+0x9e>
	}
	//Verificamos para GPIOC
	else if (pGPIOHandler->pGPIOx== GPIOC){
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	681b      	ldr	r3, [r3, #0]
 8000dac:	4a7e      	ldr	r2, [pc, #504]	; (8000fa8 <GPIO_Config+0x240>)
 8000dae:	4293      	cmp	r3, r2
 8000db0:	d106      	bne.n	8000dc0 <GPIO_Config+0x58>
		RCC->AHB1ENR |= (RCC_AHB1ENR_GPIOCEN);
 8000db2:	4b7b      	ldr	r3, [pc, #492]	; (8000fa0 <GPIO_Config+0x238>)
 8000db4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000db6:	4a7a      	ldr	r2, [pc, #488]	; (8000fa0 <GPIO_Config+0x238>)
 8000db8:	f043 0304 	orr.w	r3, r3, #4
 8000dbc:	6313      	str	r3, [r2, #48]	; 0x30
 8000dbe:	e022      	b.n	8000e06 <GPIO_Config+0x9e>
	}
	//Verificamos para GPIOD
	else if (pGPIOHandler->pGPIOx== GPIOD){
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	681b      	ldr	r3, [r3, #0]
 8000dc4:	4a79      	ldr	r2, [pc, #484]	; (8000fac <GPIO_Config+0x244>)
 8000dc6:	4293      	cmp	r3, r2
 8000dc8:	d106      	bne.n	8000dd8 <GPIO_Config+0x70>
			RCC->AHB1ENR |= (RCC_AHB1ENR_GPIODEN);
 8000dca:	4b75      	ldr	r3, [pc, #468]	; (8000fa0 <GPIO_Config+0x238>)
 8000dcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dce:	4a74      	ldr	r2, [pc, #464]	; (8000fa0 <GPIO_Config+0x238>)
 8000dd0:	f043 0308 	orr.w	r3, r3, #8
 8000dd4:	6313      	str	r3, [r2, #48]	; 0x30
 8000dd6:	e016      	b.n	8000e06 <GPIO_Config+0x9e>
	}
	//Verificamos para GPIOE
	else if (pGPIOHandler->pGPIOx== GPIOE){
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	681b      	ldr	r3, [r3, #0]
 8000ddc:	4a74      	ldr	r2, [pc, #464]	; (8000fb0 <GPIO_Config+0x248>)
 8000dde:	4293      	cmp	r3, r2
 8000de0:	d106      	bne.n	8000df0 <GPIO_Config+0x88>
			RCC->AHB1ENR |= (RCC_AHB1ENR_GPIOEEN);
 8000de2:	4b6f      	ldr	r3, [pc, #444]	; (8000fa0 <GPIO_Config+0x238>)
 8000de4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000de6:	4a6e      	ldr	r2, [pc, #440]	; (8000fa0 <GPIO_Config+0x238>)
 8000de8:	f043 0310 	orr.w	r3, r3, #16
 8000dec:	6313      	str	r3, [r2, #48]	; 0x30
 8000dee:	e00a      	b.n	8000e06 <GPIO_Config+0x9e>
		}
	//Verificamos para GPIOH
	else if (pGPIOHandler->pGPIOx== GPIOH){
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	4a6f      	ldr	r2, [pc, #444]	; (8000fb4 <GPIO_Config+0x24c>)
 8000df6:	4293      	cmp	r3, r2
 8000df8:	d105      	bne.n	8000e06 <GPIO_Config+0x9e>
			RCC->AHB1ENR |= (RCC_AHB1ENR_GPIOHEN);
 8000dfa:	4b69      	ldr	r3, [pc, #420]	; (8000fa0 <GPIO_Config+0x238>)
 8000dfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dfe:	4a68      	ldr	r2, [pc, #416]	; (8000fa0 <GPIO_Config+0x238>)
 8000e00:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000e04:	6313      	str	r3, [r2, #48]	; 0x30
	//Después de activado, podemos comenzar a configurar.

	// 2) Configurando el resgistro GPIOx_MODER
	//Acá estamos leyendo la config, moviendo "PinNumber" veces hacia la izquierda ese valor (shift left)
	// y to do eso lo cargamos en la variables auxConfig
	auxConfig = (pGPIOHandler->GPIO_PinConfig.GPIO_PinMode << 2 * pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	795b      	ldrb	r3, [r3, #5]
 8000e0a:	461a      	mov	r2, r3
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	791b      	ldrb	r3, [r3, #4]
 8000e10:	005b      	lsls	r3, r3, #1
 8000e12:	fa02 f303 	lsl.w	r3, r2, r3
 8000e16:	60fb      	str	r3, [r7, #12]

	//Antes de cargar el nuevo valor, limpiamos los bits específicos de ese registro (0b00)
	// para lo cual aplicamos una máscara y una operación bitwise AND
	pGPIOHandler->pGPIOx->MODER &= ~(0b11 << 2 * pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	681b      	ldr	r3, [r3, #0]
 8000e1c:	681a      	ldr	r2, [r3, #0]
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	791b      	ldrb	r3, [r3, #4]
 8000e22:	005b      	lsls	r3, r3, #1
 8000e24:	2103      	movs	r1, #3
 8000e26:	fa01 f303 	lsl.w	r3, r1, r3
 8000e2a:	43db      	mvns	r3, r3
 8000e2c:	4619      	mov	r1, r3
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	681b      	ldr	r3, [r3, #0]
 8000e32:	400a      	ands	r2, r1
 8000e34:	601a      	str	r2, [r3, #0]

	//Cargamos a auxConfig en el registro MODER
	pGPIOHandler->pGPIOx->MODER |= auxConfig;
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	6819      	ldr	r1, [r3, #0]
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	68fa      	ldr	r2, [r7, #12]
 8000e42:	430a      	orrs	r2, r1
 8000e44:	601a      	str	r2, [r3, #0]

	//3) Configurando el registro GPIOx_OTYPER
	//De nuevo, leemos y movemos el valor un numero "PinNumber" de veces
	auxConfig = (pGPIOHandler->GPIO_PinConfig.GPIO_PinOPType << pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	7a1b      	ldrb	r3, [r3, #8]
 8000e4a:	461a      	mov	r2, r3
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	791b      	ldrb	r3, [r3, #4]
 8000e50:	fa02 f303 	lsl.w	r3, r2, r3
 8000e54:	60fb      	str	r3, [r7, #12]

	// Limpiamos antes de cargar
	pGPIOHandler->pGPIOx->OTYPER &= ~(SET << pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	681b      	ldr	r3, [r3, #0]
 8000e5a:	685a      	ldr	r2, [r3, #4]
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	791b      	ldrb	r3, [r3, #4]
 8000e60:	4619      	mov	r1, r3
 8000e62:	2301      	movs	r3, #1
 8000e64:	408b      	lsls	r3, r1
 8000e66:	43db      	mvns	r3, r3
 8000e68:	4619      	mov	r1, r3
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	681b      	ldr	r3, [r3, #0]
 8000e6e:	400a      	ands	r2, r1
 8000e70:	605a      	str	r2, [r3, #4]
	// cargamos el resultado sobre el registro adecuado
	pGPIOHandler->pGPIOx->OTYPER |= auxConfig;
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	681b      	ldr	r3, [r3, #0]
 8000e76:	6859      	ldr	r1, [r3, #4]
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	681b      	ldr	r3, [r3, #0]
 8000e7c:	68fa      	ldr	r2, [r7, #12]
 8000e7e:	430a      	orrs	r2, r1
 8000e80:	605a      	str	r2, [r3, #4]

	 //4) Configurando ahora la velocidad
	auxConfig = (pGPIOHandler->GPIO_PinConfig.GPIO_PinSpeed << 2*pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	799b      	ldrb	r3, [r3, #6]
 8000e86:	461a      	mov	r2, r3
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	791b      	ldrb	r3, [r3, #4]
 8000e8c:	005b      	lsls	r3, r3, #1
 8000e8e:	fa02 f303 	lsl.w	r3, r2, r3
 8000e92:	60fb      	str	r3, [r7, #12]

	//Limpiando la posicion antes de cargar la nueva configuracion
	pGPIOHandler->pGPIOx->OSPEEDR &= ~(0b11 << 2 * pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	689a      	ldr	r2, [r3, #8]
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	791b      	ldrb	r3, [r3, #4]
 8000e9e:	005b      	lsls	r3, r3, #1
 8000ea0:	2103      	movs	r1, #3
 8000ea2:	fa01 f303 	lsl.w	r3, r1, r3
 8000ea6:	43db      	mvns	r3, r3
 8000ea8:	4619      	mov	r1, r3
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	681b      	ldr	r3, [r3, #0]
 8000eae:	400a      	ands	r2, r1
 8000eb0:	609a      	str	r2, [r3, #8]

	// cargamos el resultado sobre el registro adecuado
	pGPIOHandler->pGPIOx->OSPEEDR |= auxConfig;
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	681b      	ldr	r3, [r3, #0]
 8000eb6:	6899      	ldr	r1, [r3, #8]
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	681b      	ldr	r3, [r3, #0]
 8000ebc:	68fa      	ldr	r2, [r7, #12]
 8000ebe:	430a      	orrs	r2, r1
 8000ec0:	609a      	str	r2, [r3, #8]

	//5) Configurando si se desea pull-up,pull-down o flotante.
	auxConfig = (pGPIOHandler->GPIO_PinConfig.GPIO_PinPuPdControl << 2 * pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	79db      	ldrb	r3, [r3, #7]
 8000ec6:	461a      	mov	r2, r3
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	791b      	ldrb	r3, [r3, #4]
 8000ecc:	005b      	lsls	r3, r3, #1
 8000ece:	fa02 f303 	lsl.w	r3, r2, r3
 8000ed2:	60fb      	str	r3, [r7, #12]

	// Limpiando la posicion antes de cargar la nueva configuracion
	pGPIOHandler->pGPIOx->PUPDR &= ~(0b11 << 2 * pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	681b      	ldr	r3, [r3, #0]
 8000ed8:	68da      	ldr	r2, [r3, #12]
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	791b      	ldrb	r3, [r3, #4]
 8000ede:	005b      	lsls	r3, r3, #1
 8000ee0:	2103      	movs	r1, #3
 8000ee2:	fa01 f303 	lsl.w	r3, r1, r3
 8000ee6:	43db      	mvns	r3, r3
 8000ee8:	4619      	mov	r1, r3
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	681b      	ldr	r3, [r3, #0]
 8000eee:	400a      	ands	r2, r1
 8000ef0:	60da      	str	r2, [r3, #12]

	// cargamos el resultado sobre el registro adecuado
	pGPIOHandler->pGPIOx->PUPDR |= auxConfig;
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	681b      	ldr	r3, [r3, #0]
 8000ef6:	68d9      	ldr	r1, [r3, #12]
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	68fa      	ldr	r2, [r7, #12]
 8000efe:	430a      	orrs	r2, r1
 8000f00:	60da      	str	r2, [r3, #12]

	// Esta es la parte para la configuracion de las funciones alternativas... se vera luego
	if(pGPIOHandler->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_ALTFN){
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	795b      	ldrb	r3, [r3, #5]
 8000f06:	2b02      	cmp	r3, #2
 8000f08:	d143      	bne.n	8000f92 <GPIO_Config+0x22a>

		// Seleccionamos primero si se debe utilizar el registro bajo (AFRL) o el alto (AFRH)
		if(pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber < 8){
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	791b      	ldrb	r3, [r3, #4]
 8000f0e:	2b07      	cmp	r3, #7
 8000f10:	d81f      	bhi.n	8000f52 <GPIO_Config+0x1ea>
			//Estamos en el registro AFRL, que controla los pines del PIN_0 al PIN_7
			auxPosition = 4 * pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber;
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	791b      	ldrb	r3, [r3, #4]
 8000f16:	009b      	lsls	r3, r3, #2
 8000f18:	60bb      	str	r3, [r7, #8]

			//limpiamos primero la posicion del registro que deseamos escribir a continuacion
			pGPIOHandler->pGPIOx->AFR[0] &= ~(0b1111 <<auxPosition);
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	681b      	ldr	r3, [r3, #0]
 8000f1e:	6a1a      	ldr	r2, [r3, #32]
 8000f20:	210f      	movs	r1, #15
 8000f22:	68bb      	ldr	r3, [r7, #8]
 8000f24:	fa01 f303 	lsl.w	r3, r1, r3
 8000f28:	43db      	mvns	r3, r3
 8000f2a:	4619      	mov	r1, r3
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	400a      	ands	r2, r1
 8000f32:	621a      	str	r2, [r3, #32]

			//Y escribimos el valor configurado en la posicion seleccionada
			pGPIOHandler->pGPIOx->AFR[0] |= (pGPIOHandler->GPIO_PinConfig.GPIO_PinAltFunMode << auxPosition);
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	6a1a      	ldr	r2, [r3, #32]
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	7a5b      	ldrb	r3, [r3, #9]
 8000f3e:	4619      	mov	r1, r3
 8000f40:	68bb      	ldr	r3, [r7, #8]
 8000f42:	fa01 f303 	lsl.w	r3, r1, r3
 8000f46:	4619      	mov	r1, r3
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	430a      	orrs	r2, r1
 8000f4e:	621a      	str	r2, [r3, #32]
		// Y escribimos el valor configurado en la posicion seleccionada
			pGPIOHandler->pGPIOx->AFR[1] |= (pGPIOHandler->GPIO_PinConfig.GPIO_PinAltFunMode << auxPosition);
		}
	}

} // Fin del GPIO_config
 8000f50:	e01f      	b.n	8000f92 <GPIO_Config+0x22a>
			auxPosition = 4 *(pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber - 8);
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	791b      	ldrb	r3, [r3, #4]
 8000f56:	3b08      	subs	r3, #8
 8000f58:	009b      	lsls	r3, r3, #2
 8000f5a:	60bb      	str	r3, [r7, #8]
			pGPIOHandler->pGPIOx->AFR[1] &= ~(0b1111 << auxPosition);
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000f62:	210f      	movs	r1, #15
 8000f64:	68bb      	ldr	r3, [r7, #8]
 8000f66:	fa01 f303 	lsl.w	r3, r1, r3
 8000f6a:	43db      	mvns	r3, r3
 8000f6c:	4619      	mov	r1, r3
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	400a      	ands	r2, r1
 8000f74:	625a      	str	r2, [r3, #36]	; 0x24
			pGPIOHandler->pGPIOx->AFR[1] |= (pGPIOHandler->GPIO_PinConfig.GPIO_PinAltFunMode << auxPosition);
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	7a5b      	ldrb	r3, [r3, #9]
 8000f80:	4619      	mov	r1, r3
 8000f82:	68bb      	ldr	r3, [r7, #8]
 8000f84:	fa01 f303 	lsl.w	r3, r1, r3
 8000f88:	4619      	mov	r1, r3
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	430a      	orrs	r2, r1
 8000f90:	625a      	str	r2, [r3, #36]	; 0x24
} // Fin del GPIO_config
 8000f92:	bf00      	nop
 8000f94:	3714      	adds	r7, #20
 8000f96:	46bd      	mov	sp, r7
 8000f98:	bc80      	pop	{r7}
 8000f9a:	4770      	bx	lr
 8000f9c:	40020000 	.word	0x40020000
 8000fa0:	40023800 	.word	0x40023800
 8000fa4:	40020400 	.word	0x40020400
 8000fa8:	40020800 	.word	0x40020800
 8000fac:	40020c00 	.word	0x40020c00
 8000fb0:	40021000 	.word	0x40021000
 8000fb4:	40021c00 	.word	0x40021c00

08000fb8 <__NVIC_EnableIRQ>:
{
 8000fb8:	b480      	push	{r7}
 8000fba:	b083      	sub	sp, #12
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000fc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	db0b      	blt.n	8000fe2 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000fca:	79fb      	ldrb	r3, [r7, #7]
 8000fcc:	f003 021f 	and.w	r2, r3, #31
 8000fd0:	4906      	ldr	r1, [pc, #24]	; (8000fec <__NVIC_EnableIRQ+0x34>)
 8000fd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fd6:	095b      	lsrs	r3, r3, #5
 8000fd8:	2001      	movs	r0, #1
 8000fda:	fa00 f202 	lsl.w	r2, r0, r2
 8000fde:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000fe2:	bf00      	nop
 8000fe4:	370c      	adds	r7, #12
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	bc80      	pop	{r7}
 8000fea:	4770      	bx	lr
 8000fec:	e000e100 	.word	0xe000e100

08000ff0 <__NVIC_DisableIRQ>:
{
 8000ff0:	b480      	push	{r7}
 8000ff2:	b083      	sub	sp, #12
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ffa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	db12      	blt.n	8001028 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001002:	79fb      	ldrb	r3, [r7, #7]
 8001004:	f003 021f 	and.w	r2, r3, #31
 8001008:	490a      	ldr	r1, [pc, #40]	; (8001034 <__NVIC_DisableIRQ+0x44>)
 800100a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800100e:	095b      	lsrs	r3, r3, #5
 8001010:	2001      	movs	r0, #1
 8001012:	fa00 f202 	lsl.w	r2, r0, r2
 8001016:	3320      	adds	r3, #32
 8001018:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800101c:	f3bf 8f4f 	dsb	sy
}
 8001020:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001022:	f3bf 8f6f 	isb	sy
}
 8001026:	bf00      	nop
}
 8001028:	bf00      	nop
 800102a:	370c      	adds	r7, #12
 800102c:	46bd      	mov	sp, r7
 800102e:	bc80      	pop	{r7}
 8001030:	4770      	bx	lr
 8001032:	bf00      	nop
 8001034:	e000e100 	.word	0xe000e100

08001038 <USART_Config>:
/**
 * Configurando el puerto Serial...
 * Recordar que siempre se debe comenzar con activar la señal de reloj del periférico que se está utilizando
 */

void USART_Config(USART_Handler_t *ptrUsartHandler){
 8001038:	b580      	push	{r7, lr}
 800103a:	b082      	sub	sp, #8
 800103c:	af00      	add	r7, sp, #0
 800103e:	6078      	str	r0, [r7, #4]


	/* 1. Activamos la señal del reloj que viene desde el BUS al que pertenece el periférico */
	/* Lo debemos hacer para cada uno de las posibles opciones que tengamos (USART1, USART2, USART6) */
	/* 1.1 Configuramos el USART1 */
	if (ptrUsartHandler->ptrUSARTx == USART1){
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	4a88      	ldr	r2, [pc, #544]	; (8001268 <USART_Config+0x230>)
 8001046:	4293      	cmp	r3, r2
 8001048:	d106      	bne.n	8001058 <USART_Config+0x20>
		RCC->APB2ENR |= (RCC_APB2ENR_USART1EN);
 800104a:	4b88      	ldr	r3, [pc, #544]	; (800126c <USART_Config+0x234>)
 800104c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800104e:	4a87      	ldr	r2, [pc, #540]	; (800126c <USART_Config+0x234>)
 8001050:	f043 0310 	orr.w	r3, r3, #16
 8001054:	6453      	str	r3, [r2, #68]	; 0x44
 8001056:	e016      	b.n	8001086 <USART_Config+0x4e>
	}
	/* Configuramos el USART2 */
	else if (ptrUsartHandler->ptrUSARTx == USART2){
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	4a84      	ldr	r2, [pc, #528]	; (8001270 <USART_Config+0x238>)
 800105e:	4293      	cmp	r3, r2
 8001060:	d106      	bne.n	8001070 <USART_Config+0x38>
		RCC->APB1ENR |= (RCC_APB1ENR_USART2EN);
 8001062:	4b82      	ldr	r3, [pc, #520]	; (800126c <USART_Config+0x234>)
 8001064:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001066:	4a81      	ldr	r2, [pc, #516]	; (800126c <USART_Config+0x234>)
 8001068:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800106c:	6413      	str	r3, [r2, #64]	; 0x40
 800106e:	e00a      	b.n	8001086 <USART_Config+0x4e>
	}
	/* Configuramos el USART6 */
	else if (ptrUsartHandler->ptrUSARTx == USART6){
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	4a7f      	ldr	r2, [pc, #508]	; (8001274 <USART_Config+0x23c>)
 8001076:	4293      	cmp	r3, r2
 8001078:	d105      	bne.n	8001086 <USART_Config+0x4e>
		RCC->APB2ENR |= (RCC_APB2ENR_USART6EN);
 800107a:	4b7c      	ldr	r3, [pc, #496]	; (800126c <USART_Config+0x234>)
 800107c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800107e:	4a7b      	ldr	r2, [pc, #492]	; (800126c <USART_Config+0x234>)
 8001080:	f043 0320 	orr.w	r3, r3, #32
 8001084:	6453      	str	r3, [r2, #68]	; 0x44
	 * Por último activamos el módulo USART cuando to-do está correctamente configurado
	 */


	/* 2.1 Comienzo por limpiar los registros, para cargar la configuración desde 0 */
	ptrUsartHandler->ptrUSARTx->CR1	= 0;
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	2200      	movs	r2, #0
 800108c:	60da      	str	r2, [r3, #12]
	ptrUsartHandler->ptrUSARTx->CR2	= 0;
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	681b      	ldr	r3, [r3, #0]
 8001092:	2200      	movs	r2, #0
 8001094:	611a      	str	r2, [r3, #16]

	/* 2.2. Configuración del Parity: */
	//Verificamos si el parity está activado o no
	if (ptrUsartHandler->USART_Config.USART_parity != USART_PARITY_NONE){
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	79db      	ldrb	r3, [r3, #7]
 800109a:	2b00      	cmp	r3, #0
 800109c:	d023      	beq.n	80010e6 <USART_Config+0xae>
		// Si se entra aquí, entonces se desea el parity-check, así que lo activamos
		ptrUsartHandler->ptrUSARTx->CR1 |= (USART_CR1_PCE);
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	681b      	ldr	r3, [r3, #0]
 80010a2:	68da      	ldr	r2, [r3, #12]
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80010ac:	60da      	str	r2, [r3, #12]
		//Verificamos si se ha seleccionado ODD or EVEN
		if (ptrUsartHandler->USART_Config.USART_parity == USART_PARITY_EVEN){
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	79db      	ldrb	r3, [r3, #7]
 80010b2:	2b02      	cmp	r3, #2
 80010b4:	d10b      	bne.n	80010ce <USART_Config+0x96>
			// Es Even, entonces cargamos la configuración adecuada
			ptrUsartHandler->ptrUSARTx->CR1 &= ~(USART_CR1_PS);
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	68da      	ldr	r2, [r3, #12]
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80010c4:	60da      	str	r2, [r3, #12]
			ptrUsartHandler->USART_Config.USART_datasize = USART_DATASIZE_9BIT;
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	2201      	movs	r2, #1
 80010ca:	719a      	strb	r2, [r3, #6]
 80010cc:	e013      	b.n	80010f6 <USART_Config+0xbe>
		} else{
			// Si es "else" significa que la paridad seleccionada es ODD, y cargamos esta configuración
			ptrUsartHandler->ptrUSARTx->CR1 |= (USART_CR1_PS);
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	68da      	ldr	r2, [r3, #12]
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80010dc:	60da      	str	r2, [r3, #12]
			ptrUsartHandler->USART_Config.USART_datasize = USART_DATASIZE_9BIT;
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	2201      	movs	r2, #1
 80010e2:	719a      	strb	r2, [r3, #6]
 80010e4:	e007      	b.n	80010f6 <USART_Config+0xbe>
		}
	} else{
		// Si llegamos acá, es porque no deseamos tener el parity-check
		ptrUsartHandler->ptrUSARTx->CR1 &= ~(USART_CR1_PCE);
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	68da      	ldr	r2, [r3, #12]
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80010f4:	60da      	str	r2, [r3, #12]
	}

	/* 2.3. Configuramos el tamaño del dato */
	// Verificamos si el tamaño es de 8 bits
	if (ptrUsartHandler->USART_Config.USART_datasize == USART_DATASIZE_8BIT){
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	799b      	ldrb	r3, [r3, #6]
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d108      	bne.n	8001110 <USART_Config+0xd8>
		// El registro CR1, bit M (Word length) es 0: 8 Data Bits; 1: 9  Data Bits
		ptrUsartHandler->ptrUSARTx->CR1 &= ~ (USART_CR1_M);
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	68da      	ldr	r2, [r3, #12]
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800110c:	60da      	str	r2, [r3, #12]
 800110e:	e007      	b.n	8001120 <USART_Config+0xe8>
	} else{
		// Else significa que se desean 9 bits de datos
		ptrUsartHandler->ptrUSARTx->CR1 |= (USART_CR1_M);
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	68da      	ldr	r2, [r3, #12]
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800111e:	60da      	str	r2, [r3, #12]
	}

	/* 2.4. Configuramos los stop bits (SFR USART_CR2) */
	switch (ptrUsartHandler->USART_Config.USART_stopbits){
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	7a1b      	ldrb	r3, [r3, #8]
 8001124:	2b03      	cmp	r3, #3
 8001126:	d82f      	bhi.n	8001188 <USART_Config+0x150>
 8001128:	a201      	add	r2, pc, #4	; (adr r2, 8001130 <USART_Config+0xf8>)
 800112a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800112e:	bf00      	nop
 8001130:	08001141 	.word	0x08001141
 8001134:	08001153 	.word	0x08001153
 8001138:	08001165 	.word	0x08001165
 800113c:	08001177 	.word	0x08001177
	case USART_STOPBIT_1: {
		// Debemos cargar el valor 0b00 en los dos bits del STOP
		ptrUsartHandler->ptrUSARTx->CR2 &= ~(USART_CR2_STOP);
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	691a      	ldr	r2, [r3, #16]
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 800114e:	611a      	str	r2, [r3, #16]
		break;
 8001150:	e01a      	b.n	8001188 <USART_Config+0x150>
	}
	case USART_STOPBIT_0_5: {
		// Debemos cargar el valor 0b01 en los dos bits del STOP
		ptrUsartHandler->ptrUSARTx->CR2 |= (USART_CR2_STOP_0);
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	691a      	ldr	r2, [r3, #16]
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8001160:	611a      	str	r2, [r3, #16]
		break;
 8001162:	e011      	b.n	8001188 <USART_Config+0x150>
	}
	case USART_STOPBIT_2: {
		// Debemos cargar el valor 0b10 en los dos bits del STOP
		ptrUsartHandler->ptrUSARTx->CR2 |= (USART_CR2_STOP_1);
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	691a      	ldr	r2, [r3, #16]
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001172:	611a      	str	r2, [r3, #16]
		break;
 8001174:	e008      	b.n	8001188 <USART_Config+0x150>
	}
	case USART_STOPBIT_1_5: {
		// Debemos cargar el valor 0b11 en los dos bits del STOP
		ptrUsartHandler->ptrUSARTx->CR2 |= (USART_CR2_STOP);
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	691a      	ldr	r2, [r3, #16]
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	f442 5240 	orr.w	r2, r2, #12288	; 0x3000
 8001184:	611a      	str	r2, [r3, #16]
		break;
 8001186:	bf00      	nop
	}
	}

	/* 2.5. Configuración del Baudrate (SFR USART_BRR) */
	// Ver tabla de valores (Tabla 75), Frec= 16MHz, overr = 0;
	if (ptrUsartHandler->USART_Config.USART_baudrate == USART_BAUDRATE_9600){
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	795b      	ldrb	r3, [r3, #5]
 800118c:	2b00      	cmp	r3, #0
 800118e:	d105      	bne.n	800119c <USART_Config+0x164>
		// El valor a cargar es 104.1875 -> Mantiza = 104, fraction = 0.1875
		// Mantiza = 104 = 0x68, fraction = 16 * 0.1875 = 3
		// Valor a cargar 0x0683
		// Configurando el Baudrate generator para una velocidad de 9600bps
		ptrUsartHandler->ptrUSARTx->BRR = 0x0683;
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	f240 6283 	movw	r2, #1667	; 0x683
 8001198:	609a      	str	r2, [r3, #8]
 800119a:	e01a      	b.n	80011d2 <USART_Config+0x19a>
	}
	else if (ptrUsartHandler->USART_Config.USART_baudrate == USART_BAUDRATE_19200){
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	795b      	ldrb	r3, [r3, #5]
 80011a0:	2b01      	cmp	r3, #1
 80011a2:	d105      	bne.n	80011b0 <USART_Config+0x178>
		// El valor a cargar es 52.0625 -> Mantiza = 52, fraction = 0.0625
		// Mantiza = 52 = 0x34, fraction = 16 * 0.0625 = 1
		// El valor a cargar es 0x0341
		ptrUsartHandler->ptrUSARTx->BRR = 0x0341;
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	f240 3241 	movw	r2, #833	; 0x341
 80011ac:	609a      	str	r2, [r3, #8]
 80011ae:	e010      	b.n	80011d2 <USART_Config+0x19a>
	}
	else if (ptrUsartHandler->USART_Config.USART_baudrate == USART_BAUDRATE_115200){
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	795b      	ldrb	r3, [r3, #5]
 80011b4:	2b02      	cmp	r3, #2
 80011b6:	d104      	bne.n	80011c2 <USART_Config+0x18a>
		// El valor a cargar es 8.6875 -> Mantiza = 8, fraction = 0.6875
		// Mantiza = 8 = 0x8, fraction = 16 * 0.6875 = 11
		// El valor a cargar es 0x0811
		ptrUsartHandler->ptrUSARTx->BRR = 0x08B;
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	228b      	movs	r2, #139	; 0x8b
 80011be:	609a      	str	r2, [r3, #8]
 80011c0:	e007      	b.n	80011d2 <USART_Config+0x19a>
	}
	else if (ptrUsartHandler->USART_Config.USART_baudrate == USART_BAUDRATE_921600){
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	795b      	ldrb	r3, [r3, #5]
 80011c6:	2b03      	cmp	r3, #3
 80011c8:	d103      	bne.n	80011d2 <USART_Config+0x19a>
		// El valor a cargar es 1.0625 -> Mantiza = 1, fraction = 0.0625
		// Mantiza = 1 = 0x1, fraction = 16 * 0.0625 = 1
		// El valor a cargar es 0x011
		ptrUsartHandler->ptrUSARTx->BRR = 0x011;
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	2211      	movs	r2, #17
 80011d0:	609a      	str	r2, [r3, #8]
	}

	/* 2.6. Configuramos el modo: TX only, RX only, RXTX, disable */
	switch (ptrUsartHandler->USART_Config.USART_mode){
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	791b      	ldrb	r3, [r3, #4]
 80011d6:	2b03      	cmp	r3, #3
 80011d8:	d84e      	bhi.n	8001278 <USART_Config+0x240>
 80011da:	a201      	add	r2, pc, #4	; (adr r2, 80011e0 <USART_Config+0x1a8>)
 80011dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80011e0:	080011f1 	.word	0x080011f1
 80011e4:	08001203 	.word	0x08001203
 80011e8:	08001215 	.word	0x08001215
 80011ec:	08001237 	.word	0x08001237
	case USART_MODE_TX:
	{
		// Activamos la parte del sistema encargada de enviar
		ptrUsartHandler->ptrUSARTx->CR1 |= (USART_CR1_TE);
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	68da      	ldr	r2, [r3, #12]
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	f042 0208 	orr.w	r2, r2, #8
 80011fe:	60da      	str	r2, [r3, #12]
		break;
 8001200:	e053      	b.n	80012aa <USART_Config+0x272>
	}
	case USART_MODE_RX:
	{
		// Activamos la parte del sistema encargada de recibir
		ptrUsartHandler->ptrUSARTx->CR1 |= (USART_CR1_RE);
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	68da      	ldr	r2, [r3, #12]
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	f042 0204 	orr.w	r2, r2, #4
 8001210:	60da      	str	r2, [r3, #12]
		break;
 8001212:	e04a      	b.n	80012aa <USART_Config+0x272>
	}
	case USART_MODE_RXTX:
	{
		// Activamos ambas partes, tanto transmisión como recepción
		ptrUsartHandler->ptrUSARTx->CR1 |= (USART_CR1_TE);
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	68da      	ldr	r2, [r3, #12]
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	f042 0208 	orr.w	r2, r2, #8
 8001222:	60da      	str	r2, [r3, #12]
		ptrUsartHandler->ptrUSARTx->CR1 |= (USART_CR1_RE);
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	68da      	ldr	r2, [r3, #12]
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	f042 0204 	orr.w	r2, r2, #4
 8001232:	60da      	str	r2, [r3, #12]
		break;
 8001234:	e039      	b.n	80012aa <USART_Config+0x272>
	}
	case USART_MODE_DISABLE:
	{
		// Desactivamos ambos canales
		ptrUsartHandler->ptrUSARTx->CR1 &= ~(USART_CR1_TE);
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	68da      	ldr	r2, [r3, #12]
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	f022 0208 	bic.w	r2, r2, #8
 8001244:	60da      	str	r2, [r3, #12]
		ptrUsartHandler->ptrUSARTx->CR1 &= ~(USART_CR1_RE);
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	68da      	ldr	r2, [r3, #12]
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	f022 0204 	bic.w	r2, r2, #4
 8001254:	60da      	str	r2, [r3, #12]
		ptrUsartHandler->ptrUSARTx->CR1 &= ~(USART_CR1_UE);
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	68da      	ldr	r2, [r3, #12]
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001264:	60da      	str	r2, [r3, #12]
		break;
 8001266:	e020      	b.n	80012aa <USART_Config+0x272>
 8001268:	40011000 	.word	0x40011000
 800126c:	40023800 	.word	0x40023800
 8001270:	40004400 	.word	0x40004400
 8001274:	40011400 	.word	0x40011400
	}
	default:
	{
		// Actuando por defecto, desactivamos ambos canales
		ptrUsartHandler->ptrUSARTx->CR1 &= ~(USART_CR1_TE);
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	68da      	ldr	r2, [r3, #12]
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	f022 0208 	bic.w	r2, r2, #8
 8001286:	60da      	str	r2, [r3, #12]
		ptrUsartHandler->ptrUSARTx->CR1 &= ~(USART_CR1_RE);
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	68da      	ldr	r2, [r3, #12]
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	f022 0204 	bic.w	r2, r2, #4
 8001296:	60da      	str	r2, [r3, #12]
		ptrUsartHandler->ptrUSARTx->CR1 &= ~(USART_CR1_UE);
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	68da      	ldr	r2, [r3, #12]
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80012a6:	60da      	str	r2, [r3, #12]
		break;
 80012a8:	bf00      	nop
	}
	}


	/* 2.7. Activamos el módulo serial */
	if (ptrUsartHandler->USART_Config.USART_mode != USART_MODE_DISABLE){
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	791b      	ldrb	r3, [r3, #4]
 80012ae:	2b03      	cmp	r3, #3
 80012b0:	d007      	beq.n	80012c2 <USART_Config+0x28a>
		ptrUsartHandler->ptrUSARTx->CR1 |= (USART_CR1_UE);
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	68da      	ldr	r2, [r3, #12]
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80012c0:	60da      	str	r2, [r3, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 80012c2:	b672      	cpsid	i
}
 80012c4:	bf00      	nop
	}

	/* 0. Desactivamos las interrupciones globales */
	__disable_irq();

	ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_TXEIE;
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	68da      	ldr	r2, [r3, #12]
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80012d4:	60da      	str	r2, [r3, #12]

	if (ptrUsartHandler->USART_Config.USART_interrupt != USART_INTERRUPT_DISABLE){
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	7a5b      	ldrb	r3, [r3, #9]
 80012da:	2b03      	cmp	r3, #3
 80012dc:	d01a      	beq.n	8001314 <USART_Config+0x2dc>
		/* Activamos la señal de la interrupcion en el NVIC */
		if (ptrUsartHandler->ptrUSARTx == USART1){
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	4a1c      	ldr	r2, [pc, #112]	; (8001354 <USART_Config+0x31c>)
 80012e4:	4293      	cmp	r3, r2
 80012e6:	d103      	bne.n	80012f0 <USART_Config+0x2b8>
			// Activamos la IRQ del USART1
			__NVIC_EnableIRQ(USART1_IRQn);
 80012e8:	2025      	movs	r0, #37	; 0x25
 80012ea:	f7ff fe65 	bl	8000fb8 <__NVIC_EnableIRQ>
 80012ee:	e01a      	b.n	8001326 <USART_Config+0x2ee>
		}
		else if (ptrUsartHandler->ptrUSARTx == USART2){
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	4a18      	ldr	r2, [pc, #96]	; (8001358 <USART_Config+0x320>)
 80012f6:	4293      	cmp	r3, r2
 80012f8:	d103      	bne.n	8001302 <USART_Config+0x2ca>
			// Activamos la IRQ del USART2
			__NVIC_EnableIRQ(USART2_IRQn);
 80012fa:	2026      	movs	r0, #38	; 0x26
 80012fc:	f7ff fe5c 	bl	8000fb8 <__NVIC_EnableIRQ>
 8001300:	e011      	b.n	8001326 <USART_Config+0x2ee>
		}
		else if (ptrUsartHandler->ptrUSARTx == USART6){
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	4a15      	ldr	r2, [pc, #84]	; (800135c <USART_Config+0x324>)
 8001308:	4293      	cmp	r3, r2
 800130a:	d10c      	bne.n	8001326 <USART_Config+0x2ee>
			// Activamos la IRQ del USART6
			__NVIC_EnableIRQ(USART6_IRQn);
 800130c:	2047      	movs	r0, #71	; 0x47
 800130e:	f7ff fe53 	bl	8000fb8 <__NVIC_EnableIRQ>
 8001312:	e008      	b.n	8001326 <USART_Config+0x2ee>
		}
	}
	else {
		__NVIC_DisableIRQ(USART1_IRQn);
 8001314:	2025      	movs	r0, #37	; 0x25
 8001316:	f7ff fe6b 	bl	8000ff0 <__NVIC_DisableIRQ>
		__NVIC_DisableIRQ(USART2_IRQn);
 800131a:	2026      	movs	r0, #38	; 0x26
 800131c:	f7ff fe68 	bl	8000ff0 <__NVIC_DisableIRQ>
		__NVIC_DisableIRQ(USART6_IRQn);
 8001320:	2047      	movs	r0, #71	; 0x47
 8001322:	f7ff fe65 	bl	8000ff0 <__NVIC_DisableIRQ>
	}

	/*2.8. Configuramos el modo de interrupcion RX, pues las interrupciones para TX se controlan desde el writeChar*/
	if ((ptrUsartHandler->USART_Config.USART_interrupt == USART_INTERRUPT_RX) || (ptrUsartHandler->USART_Config.USART_interrupt == USART_INTERRUPT_RXTX)){
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	7a5b      	ldrb	r3, [r3, #9]
 800132a:	2b01      	cmp	r3, #1
 800132c:	d003      	beq.n	8001336 <USART_Config+0x2fe>
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	7a5b      	ldrb	r3, [r3, #9]
 8001332:	2b02      	cmp	r3, #2
 8001334:	d107      	bne.n	8001346 <USART_Config+0x30e>
		ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_RXNEIE;
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	68da      	ldr	r2, [r3, #12]
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	f042 0220 	orr.w	r2, r2, #32
 8001344:	60da      	str	r2, [r3, #12]
  __ASM volatile ("cpsie i" : : : "memory");
 8001346:	b662      	cpsie	i
}
 8001348:	bf00      	nop
	}

	/* 8. Activamos las interrupciones globales */
	__enable_irq();

}
 800134a:	bf00      	nop
 800134c:	3708      	adds	r7, #8
 800134e:	46bd      	mov	sp, r7
 8001350:	bd80      	pop	{r7, pc}
 8001352:	bf00      	nop
 8001354:	40011000 	.word	0x40011000
 8001358:	40004400 	.word	0x40004400
 800135c:	40011400 	.word	0x40011400

08001360 <writeChar>:

/* Función para escribir un solo char */
void writeChar(USART_Handler_t *ptrUsartHandler, char dataToSend){
 8001360:	b480      	push	{r7}
 8001362:	b083      	sub	sp, #12
 8001364:	af00      	add	r7, sp, #0
 8001366:	6078      	str	r0, [r7, #4]
 8001368:	460b      	mov	r3, r1
 800136a:	70fb      	strb	r3, [r7, #3]
	if ((ptrUsartHandler->USART_Config.USART_interrupt == USART_INTERRUPT_TX) || (ptrUsartHandler->USART_Config.USART_interrupt == USART_INTERRUPT_RXTX)){
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	7a5b      	ldrb	r3, [r3, #9]
 8001370:	2b00      	cmp	r3, #0
 8001372:	d003      	beq.n	800137c <writeChar+0x1c>
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	7a5b      	ldrb	r3, [r3, #9]
 8001378:	2b02      	cmp	r3, #2
 800137a:	d10c      	bne.n	8001396 <writeChar+0x36>
		auxDataToSend = dataToSend;
 800137c:	4a0e      	ldr	r2, [pc, #56]	; (80013b8 <writeChar+0x58>)
 800137e:	78fb      	ldrb	r3, [r7, #3]
 8001380:	7013      	strb	r3, [r2, #0]
		ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_TXEIE;
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	68da      	ldr	r2, [r3, #12]
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001390:	60da      	str	r2, [r3, #12]
 8001392:	e00c      	b.n	80013ae <writeChar+0x4e>
	}
	else {
		while (!(ptrUsartHandler->ptrUSARTx->SR & USART_SR_TXE)){
			__NOP();
 8001394:	bf00      	nop
		while (!(ptrUsartHandler->ptrUSARTx->SR & USART_SR_TXE)){
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d0f7      	beq.n	8001394 <writeChar+0x34>
		}
		// Escribimos el dataToSend en el Data Register
		ptrUsartHandler->ptrUSARTx->DR = dataToSend;
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	78fa      	ldrb	r2, [r7, #3]
 80013aa:	605a      	str	r2, [r3, #4]
	}
}
 80013ac:	bf00      	nop
 80013ae:	bf00      	nop
 80013b0:	370c      	adds	r7, #12
 80013b2:	46bd      	mov	sp, r7
 80013b4:	bc80      	pop	{r7}
 80013b6:	4770      	bx	lr
 80013b8:	200001b1 	.word	0x200001b1

080013bc <writeMsg>:

void writeMsg(USART_Handler_t *ptrUsartHandler, char *msgToSend){
 80013bc:	b580      	push	{r7, lr}
 80013be:	b082      	sub	sp, #8
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	6078      	str	r0, [r7, #4]
 80013c4:	6039      	str	r1, [r7, #0]
	while (*msgToSend != '\0'){
 80013c6:	e008      	b.n	80013da <writeMsg+0x1e>
		writeChar(ptrUsartHandler, *msgToSend);
 80013c8:	683b      	ldr	r3, [r7, #0]
 80013ca:	781b      	ldrb	r3, [r3, #0]
 80013cc:	4619      	mov	r1, r3
 80013ce:	6878      	ldr	r0, [r7, #4]
 80013d0:	f7ff ffc6 	bl	8001360 <writeChar>
		msgToSend++;
 80013d4:	683b      	ldr	r3, [r7, #0]
 80013d6:	3301      	adds	r3, #1
 80013d8:	603b      	str	r3, [r7, #0]
	while (*msgToSend != '\0'){
 80013da:	683b      	ldr	r3, [r7, #0]
 80013dc:	781b      	ldrb	r3, [r3, #0]
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d1f2      	bne.n	80013c8 <writeMsg+0xc>
	}
}
 80013e2:	bf00      	nop
 80013e4:	bf00      	nop
 80013e6:	3708      	adds	r7, #8
 80013e8:	46bd      	mov	sp, r7
 80013ea:	bd80      	pop	{r7, pc}

080013ec <getRxData>:
	char dataReceived;
	dataReceived = (char) ptrUsartHandler->ptrUSARTx->DR;
	return dataReceived;
}

char getRxData(void){
 80013ec:	b480      	push	{r7}
 80013ee:	af00      	add	r7, sp, #0
	return auxRxData;
 80013f0:	4b02      	ldr	r3, [pc, #8]	; (80013fc <getRxData+0x10>)
 80013f2:	781b      	ldrb	r3, [r3, #0]
}
 80013f4:	4618      	mov	r0, r3
 80013f6:	46bd      	mov	sp, r7
 80013f8:	bc80      	pop	{r7}
 80013fa:	4770      	bx	lr
 80013fc:	200001b0 	.word	0x200001b0

08001400 <Usart1_TX_Callback>:

/*
 * *** Configuración de USART por interrupciones ***
 */

__attribute__((weak)) void Usart1_TX_Callback(void){
 8001400:	b480      	push	{r7}
 8001402:	af00      	add	r7, sp, #0
	 __NOP();
 8001404:	bf00      	nop
}
 8001406:	bf00      	nop
 8001408:	46bd      	mov	sp, r7
 800140a:	bc80      	pop	{r7}
 800140c:	4770      	bx	lr

0800140e <Usart6_TX_Callback>:

__attribute__((weak)) void Usart2_TX_Callback(void){
	 __NOP();
}

__attribute__((weak)) void Usart6_TX_Callback(void){
 800140e:	b480      	push	{r7}
 8001410:	af00      	add	r7, sp, #0
	 __NOP();
 8001412:	bf00      	nop
}
 8001414:	bf00      	nop
 8001416:	46bd      	mov	sp, r7
 8001418:	bc80      	pop	{r7}
 800141a:	4770      	bx	lr

0800141c <Usart1_RX_Callback>:

__attribute__((weak)) void Usart1_RX_Callback(void){
 800141c:	b480      	push	{r7}
 800141e:	af00      	add	r7, sp, #0
	 __NOP();
 8001420:	bf00      	nop
}
 8001422:	bf00      	nop
 8001424:	46bd      	mov	sp, r7
 8001426:	bc80      	pop	{r7}
 8001428:	4770      	bx	lr

0800142a <Usart6_RX_Callback>:

__attribute__((weak)) void Usart2_RX_Callback(void){
	 __NOP();
}

__attribute__((weak)) void Usart6_RX_Callback(void){
 800142a:	b480      	push	{r7}
 800142c:	af00      	add	r7, sp, #0
	 __NOP();
 800142e:	bf00      	nop
}
 8001430:	bf00      	nop
 8001432:	46bd      	mov	sp, r7
 8001434:	bc80      	pop	{r7}
 8001436:	4770      	bx	lr

08001438 <USART1_IRQHandler>:



/* Rutina de artencion a la interrupcion del USART1 */
void USART1_IRQHandler(void){
 8001438:	b580      	push	{r7, lr}
 800143a:	af00      	add	r7, sp, #0
	if ((USART1->SR & USART_SR_RXNE)){
 800143c:	4b10      	ldr	r3, [pc, #64]	; (8001480 <USART1_IRQHandler+0x48>)
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	f003 0320 	and.w	r3, r3, #32
 8001444:	2b00      	cmp	r3, #0
 8001446:	d007      	beq.n	8001458 <USART1_IRQHandler+0x20>
		auxRxData = USART1->DR;
 8001448:	4b0d      	ldr	r3, [pc, #52]	; (8001480 <USART1_IRQHandler+0x48>)
 800144a:	685b      	ldr	r3, [r3, #4]
 800144c:	b2da      	uxtb	r2, r3
 800144e:	4b0d      	ldr	r3, [pc, #52]	; (8001484 <USART1_IRQHandler+0x4c>)
 8001450:	701a      	strb	r2, [r3, #0]
		Usart1_RX_Callback();
 8001452:	f7ff ffe3 	bl	800141c <Usart1_RX_Callback>
	else if ((USART1->CR1 & USART_CR1_TXEIE)){
		USART1->DR = auxDataToSend;
		USART1->CR1 &= ~USART_CR1_TXEIE;
		Usart1_TX_Callback();
	}
}
 8001456:	e011      	b.n	800147c <USART1_IRQHandler+0x44>
	else if ((USART1->CR1 & USART_CR1_TXEIE)){
 8001458:	4b09      	ldr	r3, [pc, #36]	; (8001480 <USART1_IRQHandler+0x48>)
 800145a:	68db      	ldr	r3, [r3, #12]
 800145c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001460:	2b00      	cmp	r3, #0
 8001462:	d00b      	beq.n	800147c <USART1_IRQHandler+0x44>
		USART1->DR = auxDataToSend;
 8001464:	4b08      	ldr	r3, [pc, #32]	; (8001488 <USART1_IRQHandler+0x50>)
 8001466:	781a      	ldrb	r2, [r3, #0]
 8001468:	4b05      	ldr	r3, [pc, #20]	; (8001480 <USART1_IRQHandler+0x48>)
 800146a:	605a      	str	r2, [r3, #4]
		USART1->CR1 &= ~USART_CR1_TXEIE;
 800146c:	4b04      	ldr	r3, [pc, #16]	; (8001480 <USART1_IRQHandler+0x48>)
 800146e:	68db      	ldr	r3, [r3, #12]
 8001470:	4a03      	ldr	r2, [pc, #12]	; (8001480 <USART1_IRQHandler+0x48>)
 8001472:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001476:	60d3      	str	r3, [r2, #12]
		Usart1_TX_Callback();
 8001478:	f7ff ffc2 	bl	8001400 <Usart1_TX_Callback>
}
 800147c:	bf00      	nop
 800147e:	bd80      	pop	{r7, pc}
 8001480:	40011000 	.word	0x40011000
 8001484:	200001b0 	.word	0x200001b0
 8001488:	200001b1 	.word	0x200001b1

0800148c <USART2_IRQHandler>:

/* Rutina de artencion a la interrupcion del USART2 */
void USART2_IRQHandler(void){
 800148c:	b580      	push	{r7, lr}
 800148e:	af00      	add	r7, sp, #0
	if ((USART2->SR & USART_SR_RXNE)){
 8001490:	4b10      	ldr	r3, [pc, #64]	; (80014d4 <USART2_IRQHandler+0x48>)
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	f003 0320 	and.w	r3, r3, #32
 8001498:	2b00      	cmp	r3, #0
 800149a:	d007      	beq.n	80014ac <USART2_IRQHandler+0x20>
		auxRxData = USART2->DR;
 800149c:	4b0d      	ldr	r3, [pc, #52]	; (80014d4 <USART2_IRQHandler+0x48>)
 800149e:	685b      	ldr	r3, [r3, #4]
 80014a0:	b2da      	uxtb	r2, r3
 80014a2:	4b0d      	ldr	r3, [pc, #52]	; (80014d8 <USART2_IRQHandler+0x4c>)
 80014a4:	701a      	strb	r2, [r3, #0]
		Usart2_RX_Callback();
 80014a6:	f7ff f851 	bl	800054c <Usart2_RX_Callback>
	else if ((USART2->CR1 & USART_CR1_TXEIE)){
		USART2->DR = auxDataToSend;
		USART2->CR1 &= ~USART_CR1_TXEIE;
		Usart2_TX_Callback();
	}
}
 80014aa:	e011      	b.n	80014d0 <USART2_IRQHandler+0x44>
	else if ((USART2->CR1 & USART_CR1_TXEIE)){
 80014ac:	4b09      	ldr	r3, [pc, #36]	; (80014d4 <USART2_IRQHandler+0x48>)
 80014ae:	68db      	ldr	r3, [r3, #12]
 80014b0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d00b      	beq.n	80014d0 <USART2_IRQHandler+0x44>
		USART2->DR = auxDataToSend;
 80014b8:	4b08      	ldr	r3, [pc, #32]	; (80014dc <USART2_IRQHandler+0x50>)
 80014ba:	781a      	ldrb	r2, [r3, #0]
 80014bc:	4b05      	ldr	r3, [pc, #20]	; (80014d4 <USART2_IRQHandler+0x48>)
 80014be:	605a      	str	r2, [r3, #4]
		USART2->CR1 &= ~USART_CR1_TXEIE;
 80014c0:	4b04      	ldr	r3, [pc, #16]	; (80014d4 <USART2_IRQHandler+0x48>)
 80014c2:	68db      	ldr	r3, [r3, #12]
 80014c4:	4a03      	ldr	r2, [pc, #12]	; (80014d4 <USART2_IRQHandler+0x48>)
 80014c6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80014ca:	60d3      	str	r3, [r2, #12]
		Usart2_TX_Callback();
 80014cc:	f7ff f84a 	bl	8000564 <Usart2_TX_Callback>
}
 80014d0:	bf00      	nop
 80014d2:	bd80      	pop	{r7, pc}
 80014d4:	40004400 	.word	0x40004400
 80014d8:	200001b0 	.word	0x200001b0
 80014dc:	200001b1 	.word	0x200001b1

080014e0 <USART6_IRQHandler>:

/* Rutina de artencion a la interrupcion del USART6 */
void USART6_IRQHandler(void){
 80014e0:	b580      	push	{r7, lr}
 80014e2:	af00      	add	r7, sp, #0
	if ((USART6->SR & USART_SR_RXNE)){
 80014e4:	4b10      	ldr	r3, [pc, #64]	; (8001528 <USART6_IRQHandler+0x48>)
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	f003 0320 	and.w	r3, r3, #32
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d007      	beq.n	8001500 <USART6_IRQHandler+0x20>
		auxRxData = USART6->DR;
 80014f0:	4b0d      	ldr	r3, [pc, #52]	; (8001528 <USART6_IRQHandler+0x48>)
 80014f2:	685b      	ldr	r3, [r3, #4]
 80014f4:	b2da      	uxtb	r2, r3
 80014f6:	4b0d      	ldr	r3, [pc, #52]	; (800152c <USART6_IRQHandler+0x4c>)
 80014f8:	701a      	strb	r2, [r3, #0]
		Usart6_RX_Callback();
 80014fa:	f7ff ff96 	bl	800142a <Usart6_RX_Callback>
	else if ((USART6->CR1 & USART_CR1_TXEIE)){
		USART6->DR = auxDataToSend;
		USART6->CR1 &= ~USART_CR1_TXEIE;
		Usart6_TX_Callback();
	}
}
 80014fe:	e011      	b.n	8001524 <USART6_IRQHandler+0x44>
	else if ((USART6->CR1 & USART_CR1_TXEIE)){
 8001500:	4b09      	ldr	r3, [pc, #36]	; (8001528 <USART6_IRQHandler+0x48>)
 8001502:	68db      	ldr	r3, [r3, #12]
 8001504:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001508:	2b00      	cmp	r3, #0
 800150a:	d00b      	beq.n	8001524 <USART6_IRQHandler+0x44>
		USART6->DR = auxDataToSend;
 800150c:	4b08      	ldr	r3, [pc, #32]	; (8001530 <USART6_IRQHandler+0x50>)
 800150e:	781a      	ldrb	r2, [r3, #0]
 8001510:	4b05      	ldr	r3, [pc, #20]	; (8001528 <USART6_IRQHandler+0x48>)
 8001512:	605a      	str	r2, [r3, #4]
		USART6->CR1 &= ~USART_CR1_TXEIE;
 8001514:	4b04      	ldr	r3, [pc, #16]	; (8001528 <USART6_IRQHandler+0x48>)
 8001516:	68db      	ldr	r3, [r3, #12]
 8001518:	4a03      	ldr	r2, [pc, #12]	; (8001528 <USART6_IRQHandler+0x48>)
 800151a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800151e:	60d3      	str	r3, [r2, #12]
		Usart6_TX_Callback();
 8001520:	f7ff ff75 	bl	800140e <Usart6_TX_Callback>
}
 8001524:	bf00      	nop
 8001526:	bd80      	pop	{r7, pc}
 8001528:	40011400 	.word	0x40011400
 800152c:	200001b0 	.word	0x200001b0
 8001530:	200001b1 	.word	0x200001b1

08001534 <__errno>:
 8001534:	4b01      	ldr	r3, [pc, #4]	; (800153c <__errno+0x8>)
 8001536:	6818      	ldr	r0, [r3, #0]
 8001538:	4770      	bx	lr
 800153a:	bf00      	nop
 800153c:	20000014 	.word	0x20000014

08001540 <__libc_init_array>:
 8001540:	b570      	push	{r4, r5, r6, lr}
 8001542:	4d0d      	ldr	r5, [pc, #52]	; (8001578 <__libc_init_array+0x38>)
 8001544:	4c0d      	ldr	r4, [pc, #52]	; (800157c <__libc_init_array+0x3c>)
 8001546:	1b64      	subs	r4, r4, r5
 8001548:	10a4      	asrs	r4, r4, #2
 800154a:	2600      	movs	r6, #0
 800154c:	42a6      	cmp	r6, r4
 800154e:	d109      	bne.n	8001564 <__libc_init_array+0x24>
 8001550:	4d0b      	ldr	r5, [pc, #44]	; (8001580 <__libc_init_array+0x40>)
 8001552:	4c0c      	ldr	r4, [pc, #48]	; (8001584 <__libc_init_array+0x44>)
 8001554:	f000 fc84 	bl	8001e60 <_init>
 8001558:	1b64      	subs	r4, r4, r5
 800155a:	10a4      	asrs	r4, r4, #2
 800155c:	2600      	movs	r6, #0
 800155e:	42a6      	cmp	r6, r4
 8001560:	d105      	bne.n	800156e <__libc_init_array+0x2e>
 8001562:	bd70      	pop	{r4, r5, r6, pc}
 8001564:	f855 3b04 	ldr.w	r3, [r5], #4
 8001568:	4798      	blx	r3
 800156a:	3601      	adds	r6, #1
 800156c:	e7ee      	b.n	800154c <__libc_init_array+0xc>
 800156e:	f855 3b04 	ldr.w	r3, [r5], #4
 8001572:	4798      	blx	r3
 8001574:	3601      	adds	r6, #1
 8001576:	e7f2      	b.n	800155e <__libc_init_array+0x1e>
 8001578:	08001ed0 	.word	0x08001ed0
 800157c:	08001ed0 	.word	0x08001ed0
 8001580:	08001ed0 	.word	0x08001ed0
 8001584:	08001ed4 	.word	0x08001ed4

08001588 <siprintf>:
 8001588:	b40e      	push	{r1, r2, r3}
 800158a:	b500      	push	{lr}
 800158c:	b09c      	sub	sp, #112	; 0x70
 800158e:	ab1d      	add	r3, sp, #116	; 0x74
 8001590:	9002      	str	r0, [sp, #8]
 8001592:	9006      	str	r0, [sp, #24]
 8001594:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8001598:	4809      	ldr	r0, [pc, #36]	; (80015c0 <siprintf+0x38>)
 800159a:	9107      	str	r1, [sp, #28]
 800159c:	9104      	str	r1, [sp, #16]
 800159e:	4909      	ldr	r1, [pc, #36]	; (80015c4 <siprintf+0x3c>)
 80015a0:	f853 2b04 	ldr.w	r2, [r3], #4
 80015a4:	9105      	str	r1, [sp, #20]
 80015a6:	6800      	ldr	r0, [r0, #0]
 80015a8:	9301      	str	r3, [sp, #4]
 80015aa:	a902      	add	r1, sp, #8
 80015ac:	f000 f868 	bl	8001680 <_svfiprintf_r>
 80015b0:	9b02      	ldr	r3, [sp, #8]
 80015b2:	2200      	movs	r2, #0
 80015b4:	701a      	strb	r2, [r3, #0]
 80015b6:	b01c      	add	sp, #112	; 0x70
 80015b8:	f85d eb04 	ldr.w	lr, [sp], #4
 80015bc:	b003      	add	sp, #12
 80015be:	4770      	bx	lr
 80015c0:	20000014 	.word	0x20000014
 80015c4:	ffff0208 	.word	0xffff0208

080015c8 <__ssputs_r>:
 80015c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80015cc:	688e      	ldr	r6, [r1, #8]
 80015ce:	429e      	cmp	r6, r3
 80015d0:	4682      	mov	sl, r0
 80015d2:	460c      	mov	r4, r1
 80015d4:	4690      	mov	r8, r2
 80015d6:	461f      	mov	r7, r3
 80015d8:	d838      	bhi.n	800164c <__ssputs_r+0x84>
 80015da:	898a      	ldrh	r2, [r1, #12]
 80015dc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80015e0:	d032      	beq.n	8001648 <__ssputs_r+0x80>
 80015e2:	6825      	ldr	r5, [r4, #0]
 80015e4:	6909      	ldr	r1, [r1, #16]
 80015e6:	eba5 0901 	sub.w	r9, r5, r1
 80015ea:	6965      	ldr	r5, [r4, #20]
 80015ec:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80015f0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80015f4:	3301      	adds	r3, #1
 80015f6:	444b      	add	r3, r9
 80015f8:	106d      	asrs	r5, r5, #1
 80015fa:	429d      	cmp	r5, r3
 80015fc:	bf38      	it	cc
 80015fe:	461d      	movcc	r5, r3
 8001600:	0553      	lsls	r3, r2, #21
 8001602:	d531      	bpl.n	8001668 <__ssputs_r+0xa0>
 8001604:	4629      	mov	r1, r5
 8001606:	f000 fb61 	bl	8001ccc <_malloc_r>
 800160a:	4606      	mov	r6, r0
 800160c:	b950      	cbnz	r0, 8001624 <__ssputs_r+0x5c>
 800160e:	230c      	movs	r3, #12
 8001610:	f8ca 3000 	str.w	r3, [sl]
 8001614:	89a3      	ldrh	r3, [r4, #12]
 8001616:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800161a:	81a3      	strh	r3, [r4, #12]
 800161c:	f04f 30ff 	mov.w	r0, #4294967295
 8001620:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001624:	6921      	ldr	r1, [r4, #16]
 8001626:	464a      	mov	r2, r9
 8001628:	f000 fabe 	bl	8001ba8 <memcpy>
 800162c:	89a3      	ldrh	r3, [r4, #12]
 800162e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8001632:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001636:	81a3      	strh	r3, [r4, #12]
 8001638:	6126      	str	r6, [r4, #16]
 800163a:	6165      	str	r5, [r4, #20]
 800163c:	444e      	add	r6, r9
 800163e:	eba5 0509 	sub.w	r5, r5, r9
 8001642:	6026      	str	r6, [r4, #0]
 8001644:	60a5      	str	r5, [r4, #8]
 8001646:	463e      	mov	r6, r7
 8001648:	42be      	cmp	r6, r7
 800164a:	d900      	bls.n	800164e <__ssputs_r+0x86>
 800164c:	463e      	mov	r6, r7
 800164e:	6820      	ldr	r0, [r4, #0]
 8001650:	4632      	mov	r2, r6
 8001652:	4641      	mov	r1, r8
 8001654:	f000 fab6 	bl	8001bc4 <memmove>
 8001658:	68a3      	ldr	r3, [r4, #8]
 800165a:	1b9b      	subs	r3, r3, r6
 800165c:	60a3      	str	r3, [r4, #8]
 800165e:	6823      	ldr	r3, [r4, #0]
 8001660:	4433      	add	r3, r6
 8001662:	6023      	str	r3, [r4, #0]
 8001664:	2000      	movs	r0, #0
 8001666:	e7db      	b.n	8001620 <__ssputs_r+0x58>
 8001668:	462a      	mov	r2, r5
 800166a:	f000 fba3 	bl	8001db4 <_realloc_r>
 800166e:	4606      	mov	r6, r0
 8001670:	2800      	cmp	r0, #0
 8001672:	d1e1      	bne.n	8001638 <__ssputs_r+0x70>
 8001674:	6921      	ldr	r1, [r4, #16]
 8001676:	4650      	mov	r0, sl
 8001678:	f000 fabe 	bl	8001bf8 <_free_r>
 800167c:	e7c7      	b.n	800160e <__ssputs_r+0x46>
	...

08001680 <_svfiprintf_r>:
 8001680:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001684:	4698      	mov	r8, r3
 8001686:	898b      	ldrh	r3, [r1, #12]
 8001688:	061b      	lsls	r3, r3, #24
 800168a:	b09d      	sub	sp, #116	; 0x74
 800168c:	4607      	mov	r7, r0
 800168e:	460d      	mov	r5, r1
 8001690:	4614      	mov	r4, r2
 8001692:	d50e      	bpl.n	80016b2 <_svfiprintf_r+0x32>
 8001694:	690b      	ldr	r3, [r1, #16]
 8001696:	b963      	cbnz	r3, 80016b2 <_svfiprintf_r+0x32>
 8001698:	2140      	movs	r1, #64	; 0x40
 800169a:	f000 fb17 	bl	8001ccc <_malloc_r>
 800169e:	6028      	str	r0, [r5, #0]
 80016a0:	6128      	str	r0, [r5, #16]
 80016a2:	b920      	cbnz	r0, 80016ae <_svfiprintf_r+0x2e>
 80016a4:	230c      	movs	r3, #12
 80016a6:	603b      	str	r3, [r7, #0]
 80016a8:	f04f 30ff 	mov.w	r0, #4294967295
 80016ac:	e0d1      	b.n	8001852 <_svfiprintf_r+0x1d2>
 80016ae:	2340      	movs	r3, #64	; 0x40
 80016b0:	616b      	str	r3, [r5, #20]
 80016b2:	2300      	movs	r3, #0
 80016b4:	9309      	str	r3, [sp, #36]	; 0x24
 80016b6:	2320      	movs	r3, #32
 80016b8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80016bc:	f8cd 800c 	str.w	r8, [sp, #12]
 80016c0:	2330      	movs	r3, #48	; 0x30
 80016c2:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800186c <_svfiprintf_r+0x1ec>
 80016c6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80016ca:	f04f 0901 	mov.w	r9, #1
 80016ce:	4623      	mov	r3, r4
 80016d0:	469a      	mov	sl, r3
 80016d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80016d6:	b10a      	cbz	r2, 80016dc <_svfiprintf_r+0x5c>
 80016d8:	2a25      	cmp	r2, #37	; 0x25
 80016da:	d1f9      	bne.n	80016d0 <_svfiprintf_r+0x50>
 80016dc:	ebba 0b04 	subs.w	fp, sl, r4
 80016e0:	d00b      	beq.n	80016fa <_svfiprintf_r+0x7a>
 80016e2:	465b      	mov	r3, fp
 80016e4:	4622      	mov	r2, r4
 80016e6:	4629      	mov	r1, r5
 80016e8:	4638      	mov	r0, r7
 80016ea:	f7ff ff6d 	bl	80015c8 <__ssputs_r>
 80016ee:	3001      	adds	r0, #1
 80016f0:	f000 80aa 	beq.w	8001848 <_svfiprintf_r+0x1c8>
 80016f4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80016f6:	445a      	add	r2, fp
 80016f8:	9209      	str	r2, [sp, #36]	; 0x24
 80016fa:	f89a 3000 	ldrb.w	r3, [sl]
 80016fe:	2b00      	cmp	r3, #0
 8001700:	f000 80a2 	beq.w	8001848 <_svfiprintf_r+0x1c8>
 8001704:	2300      	movs	r3, #0
 8001706:	f04f 32ff 	mov.w	r2, #4294967295
 800170a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800170e:	f10a 0a01 	add.w	sl, sl, #1
 8001712:	9304      	str	r3, [sp, #16]
 8001714:	9307      	str	r3, [sp, #28]
 8001716:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800171a:	931a      	str	r3, [sp, #104]	; 0x68
 800171c:	4654      	mov	r4, sl
 800171e:	2205      	movs	r2, #5
 8001720:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001724:	4851      	ldr	r0, [pc, #324]	; (800186c <_svfiprintf_r+0x1ec>)
 8001726:	f7fe fd5b 	bl	80001e0 <memchr>
 800172a:	9a04      	ldr	r2, [sp, #16]
 800172c:	b9d8      	cbnz	r0, 8001766 <_svfiprintf_r+0xe6>
 800172e:	06d0      	lsls	r0, r2, #27
 8001730:	bf44      	itt	mi
 8001732:	2320      	movmi	r3, #32
 8001734:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8001738:	0711      	lsls	r1, r2, #28
 800173a:	bf44      	itt	mi
 800173c:	232b      	movmi	r3, #43	; 0x2b
 800173e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8001742:	f89a 3000 	ldrb.w	r3, [sl]
 8001746:	2b2a      	cmp	r3, #42	; 0x2a
 8001748:	d015      	beq.n	8001776 <_svfiprintf_r+0xf6>
 800174a:	9a07      	ldr	r2, [sp, #28]
 800174c:	4654      	mov	r4, sl
 800174e:	2000      	movs	r0, #0
 8001750:	f04f 0c0a 	mov.w	ip, #10
 8001754:	4621      	mov	r1, r4
 8001756:	f811 3b01 	ldrb.w	r3, [r1], #1
 800175a:	3b30      	subs	r3, #48	; 0x30
 800175c:	2b09      	cmp	r3, #9
 800175e:	d94e      	bls.n	80017fe <_svfiprintf_r+0x17e>
 8001760:	b1b0      	cbz	r0, 8001790 <_svfiprintf_r+0x110>
 8001762:	9207      	str	r2, [sp, #28]
 8001764:	e014      	b.n	8001790 <_svfiprintf_r+0x110>
 8001766:	eba0 0308 	sub.w	r3, r0, r8
 800176a:	fa09 f303 	lsl.w	r3, r9, r3
 800176e:	4313      	orrs	r3, r2
 8001770:	9304      	str	r3, [sp, #16]
 8001772:	46a2      	mov	sl, r4
 8001774:	e7d2      	b.n	800171c <_svfiprintf_r+0x9c>
 8001776:	9b03      	ldr	r3, [sp, #12]
 8001778:	1d19      	adds	r1, r3, #4
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	9103      	str	r1, [sp, #12]
 800177e:	2b00      	cmp	r3, #0
 8001780:	bfbb      	ittet	lt
 8001782:	425b      	neglt	r3, r3
 8001784:	f042 0202 	orrlt.w	r2, r2, #2
 8001788:	9307      	strge	r3, [sp, #28]
 800178a:	9307      	strlt	r3, [sp, #28]
 800178c:	bfb8      	it	lt
 800178e:	9204      	strlt	r2, [sp, #16]
 8001790:	7823      	ldrb	r3, [r4, #0]
 8001792:	2b2e      	cmp	r3, #46	; 0x2e
 8001794:	d10c      	bne.n	80017b0 <_svfiprintf_r+0x130>
 8001796:	7863      	ldrb	r3, [r4, #1]
 8001798:	2b2a      	cmp	r3, #42	; 0x2a
 800179a:	d135      	bne.n	8001808 <_svfiprintf_r+0x188>
 800179c:	9b03      	ldr	r3, [sp, #12]
 800179e:	1d1a      	adds	r2, r3, #4
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	9203      	str	r2, [sp, #12]
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	bfb8      	it	lt
 80017a8:	f04f 33ff 	movlt.w	r3, #4294967295
 80017ac:	3402      	adds	r4, #2
 80017ae:	9305      	str	r3, [sp, #20]
 80017b0:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 8001870 <_svfiprintf_r+0x1f0>
 80017b4:	7821      	ldrb	r1, [r4, #0]
 80017b6:	2203      	movs	r2, #3
 80017b8:	4650      	mov	r0, sl
 80017ba:	f7fe fd11 	bl	80001e0 <memchr>
 80017be:	b140      	cbz	r0, 80017d2 <_svfiprintf_r+0x152>
 80017c0:	2340      	movs	r3, #64	; 0x40
 80017c2:	eba0 000a 	sub.w	r0, r0, sl
 80017c6:	fa03 f000 	lsl.w	r0, r3, r0
 80017ca:	9b04      	ldr	r3, [sp, #16]
 80017cc:	4303      	orrs	r3, r0
 80017ce:	3401      	adds	r4, #1
 80017d0:	9304      	str	r3, [sp, #16]
 80017d2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80017d6:	4827      	ldr	r0, [pc, #156]	; (8001874 <_svfiprintf_r+0x1f4>)
 80017d8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80017dc:	2206      	movs	r2, #6
 80017de:	f7fe fcff 	bl	80001e0 <memchr>
 80017e2:	2800      	cmp	r0, #0
 80017e4:	d038      	beq.n	8001858 <_svfiprintf_r+0x1d8>
 80017e6:	4b24      	ldr	r3, [pc, #144]	; (8001878 <_svfiprintf_r+0x1f8>)
 80017e8:	bb1b      	cbnz	r3, 8001832 <_svfiprintf_r+0x1b2>
 80017ea:	9b03      	ldr	r3, [sp, #12]
 80017ec:	3307      	adds	r3, #7
 80017ee:	f023 0307 	bic.w	r3, r3, #7
 80017f2:	3308      	adds	r3, #8
 80017f4:	9303      	str	r3, [sp, #12]
 80017f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80017f8:	4433      	add	r3, r6
 80017fa:	9309      	str	r3, [sp, #36]	; 0x24
 80017fc:	e767      	b.n	80016ce <_svfiprintf_r+0x4e>
 80017fe:	fb0c 3202 	mla	r2, ip, r2, r3
 8001802:	460c      	mov	r4, r1
 8001804:	2001      	movs	r0, #1
 8001806:	e7a5      	b.n	8001754 <_svfiprintf_r+0xd4>
 8001808:	2300      	movs	r3, #0
 800180a:	3401      	adds	r4, #1
 800180c:	9305      	str	r3, [sp, #20]
 800180e:	4619      	mov	r1, r3
 8001810:	f04f 0c0a 	mov.w	ip, #10
 8001814:	4620      	mov	r0, r4
 8001816:	f810 2b01 	ldrb.w	r2, [r0], #1
 800181a:	3a30      	subs	r2, #48	; 0x30
 800181c:	2a09      	cmp	r2, #9
 800181e:	d903      	bls.n	8001828 <_svfiprintf_r+0x1a8>
 8001820:	2b00      	cmp	r3, #0
 8001822:	d0c5      	beq.n	80017b0 <_svfiprintf_r+0x130>
 8001824:	9105      	str	r1, [sp, #20]
 8001826:	e7c3      	b.n	80017b0 <_svfiprintf_r+0x130>
 8001828:	fb0c 2101 	mla	r1, ip, r1, r2
 800182c:	4604      	mov	r4, r0
 800182e:	2301      	movs	r3, #1
 8001830:	e7f0      	b.n	8001814 <_svfiprintf_r+0x194>
 8001832:	ab03      	add	r3, sp, #12
 8001834:	9300      	str	r3, [sp, #0]
 8001836:	462a      	mov	r2, r5
 8001838:	4b10      	ldr	r3, [pc, #64]	; (800187c <_svfiprintf_r+0x1fc>)
 800183a:	a904      	add	r1, sp, #16
 800183c:	4638      	mov	r0, r7
 800183e:	f3af 8000 	nop.w
 8001842:	1c42      	adds	r2, r0, #1
 8001844:	4606      	mov	r6, r0
 8001846:	d1d6      	bne.n	80017f6 <_svfiprintf_r+0x176>
 8001848:	89ab      	ldrh	r3, [r5, #12]
 800184a:	065b      	lsls	r3, r3, #25
 800184c:	f53f af2c 	bmi.w	80016a8 <_svfiprintf_r+0x28>
 8001850:	9809      	ldr	r0, [sp, #36]	; 0x24
 8001852:	b01d      	add	sp, #116	; 0x74
 8001854:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001858:	ab03      	add	r3, sp, #12
 800185a:	9300      	str	r3, [sp, #0]
 800185c:	462a      	mov	r2, r5
 800185e:	4b07      	ldr	r3, [pc, #28]	; (800187c <_svfiprintf_r+0x1fc>)
 8001860:	a904      	add	r1, sp, #16
 8001862:	4638      	mov	r0, r7
 8001864:	f000 f87a 	bl	800195c <_printf_i>
 8001868:	e7eb      	b.n	8001842 <_svfiprintf_r+0x1c2>
 800186a:	bf00      	nop
 800186c:	08001e9a 	.word	0x08001e9a
 8001870:	08001ea0 	.word	0x08001ea0
 8001874:	08001ea4 	.word	0x08001ea4
 8001878:	00000000 	.word	0x00000000
 800187c:	080015c9 	.word	0x080015c9

08001880 <_printf_common>:
 8001880:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001884:	4616      	mov	r6, r2
 8001886:	4699      	mov	r9, r3
 8001888:	688a      	ldr	r2, [r1, #8]
 800188a:	690b      	ldr	r3, [r1, #16]
 800188c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8001890:	4293      	cmp	r3, r2
 8001892:	bfb8      	it	lt
 8001894:	4613      	movlt	r3, r2
 8001896:	6033      	str	r3, [r6, #0]
 8001898:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800189c:	4607      	mov	r7, r0
 800189e:	460c      	mov	r4, r1
 80018a0:	b10a      	cbz	r2, 80018a6 <_printf_common+0x26>
 80018a2:	3301      	adds	r3, #1
 80018a4:	6033      	str	r3, [r6, #0]
 80018a6:	6823      	ldr	r3, [r4, #0]
 80018a8:	0699      	lsls	r1, r3, #26
 80018aa:	bf42      	ittt	mi
 80018ac:	6833      	ldrmi	r3, [r6, #0]
 80018ae:	3302      	addmi	r3, #2
 80018b0:	6033      	strmi	r3, [r6, #0]
 80018b2:	6825      	ldr	r5, [r4, #0]
 80018b4:	f015 0506 	ands.w	r5, r5, #6
 80018b8:	d106      	bne.n	80018c8 <_printf_common+0x48>
 80018ba:	f104 0a19 	add.w	sl, r4, #25
 80018be:	68e3      	ldr	r3, [r4, #12]
 80018c0:	6832      	ldr	r2, [r6, #0]
 80018c2:	1a9b      	subs	r3, r3, r2
 80018c4:	42ab      	cmp	r3, r5
 80018c6:	dc26      	bgt.n	8001916 <_printf_common+0x96>
 80018c8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80018cc:	1e13      	subs	r3, r2, #0
 80018ce:	6822      	ldr	r2, [r4, #0]
 80018d0:	bf18      	it	ne
 80018d2:	2301      	movne	r3, #1
 80018d4:	0692      	lsls	r2, r2, #26
 80018d6:	d42b      	bmi.n	8001930 <_printf_common+0xb0>
 80018d8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80018dc:	4649      	mov	r1, r9
 80018de:	4638      	mov	r0, r7
 80018e0:	47c0      	blx	r8
 80018e2:	3001      	adds	r0, #1
 80018e4:	d01e      	beq.n	8001924 <_printf_common+0xa4>
 80018e6:	6823      	ldr	r3, [r4, #0]
 80018e8:	68e5      	ldr	r5, [r4, #12]
 80018ea:	6832      	ldr	r2, [r6, #0]
 80018ec:	f003 0306 	and.w	r3, r3, #6
 80018f0:	2b04      	cmp	r3, #4
 80018f2:	bf08      	it	eq
 80018f4:	1aad      	subeq	r5, r5, r2
 80018f6:	68a3      	ldr	r3, [r4, #8]
 80018f8:	6922      	ldr	r2, [r4, #16]
 80018fa:	bf0c      	ite	eq
 80018fc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8001900:	2500      	movne	r5, #0
 8001902:	4293      	cmp	r3, r2
 8001904:	bfc4      	itt	gt
 8001906:	1a9b      	subgt	r3, r3, r2
 8001908:	18ed      	addgt	r5, r5, r3
 800190a:	2600      	movs	r6, #0
 800190c:	341a      	adds	r4, #26
 800190e:	42b5      	cmp	r5, r6
 8001910:	d11a      	bne.n	8001948 <_printf_common+0xc8>
 8001912:	2000      	movs	r0, #0
 8001914:	e008      	b.n	8001928 <_printf_common+0xa8>
 8001916:	2301      	movs	r3, #1
 8001918:	4652      	mov	r2, sl
 800191a:	4649      	mov	r1, r9
 800191c:	4638      	mov	r0, r7
 800191e:	47c0      	blx	r8
 8001920:	3001      	adds	r0, #1
 8001922:	d103      	bne.n	800192c <_printf_common+0xac>
 8001924:	f04f 30ff 	mov.w	r0, #4294967295
 8001928:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800192c:	3501      	adds	r5, #1
 800192e:	e7c6      	b.n	80018be <_printf_common+0x3e>
 8001930:	18e1      	adds	r1, r4, r3
 8001932:	1c5a      	adds	r2, r3, #1
 8001934:	2030      	movs	r0, #48	; 0x30
 8001936:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800193a:	4422      	add	r2, r4
 800193c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8001940:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8001944:	3302      	adds	r3, #2
 8001946:	e7c7      	b.n	80018d8 <_printf_common+0x58>
 8001948:	2301      	movs	r3, #1
 800194a:	4622      	mov	r2, r4
 800194c:	4649      	mov	r1, r9
 800194e:	4638      	mov	r0, r7
 8001950:	47c0      	blx	r8
 8001952:	3001      	adds	r0, #1
 8001954:	d0e6      	beq.n	8001924 <_printf_common+0xa4>
 8001956:	3601      	adds	r6, #1
 8001958:	e7d9      	b.n	800190e <_printf_common+0x8e>
	...

0800195c <_printf_i>:
 800195c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8001960:	7e0f      	ldrb	r7, [r1, #24]
 8001962:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8001964:	2f78      	cmp	r7, #120	; 0x78
 8001966:	4691      	mov	r9, r2
 8001968:	4680      	mov	r8, r0
 800196a:	460c      	mov	r4, r1
 800196c:	469a      	mov	sl, r3
 800196e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8001972:	d807      	bhi.n	8001984 <_printf_i+0x28>
 8001974:	2f62      	cmp	r7, #98	; 0x62
 8001976:	d80a      	bhi.n	800198e <_printf_i+0x32>
 8001978:	2f00      	cmp	r7, #0
 800197a:	f000 80d8 	beq.w	8001b2e <_printf_i+0x1d2>
 800197e:	2f58      	cmp	r7, #88	; 0x58
 8001980:	f000 80a3 	beq.w	8001aca <_printf_i+0x16e>
 8001984:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8001988:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800198c:	e03a      	b.n	8001a04 <_printf_i+0xa8>
 800198e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8001992:	2b15      	cmp	r3, #21
 8001994:	d8f6      	bhi.n	8001984 <_printf_i+0x28>
 8001996:	a101      	add	r1, pc, #4	; (adr r1, 800199c <_printf_i+0x40>)
 8001998:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800199c:	080019f5 	.word	0x080019f5
 80019a0:	08001a09 	.word	0x08001a09
 80019a4:	08001985 	.word	0x08001985
 80019a8:	08001985 	.word	0x08001985
 80019ac:	08001985 	.word	0x08001985
 80019b0:	08001985 	.word	0x08001985
 80019b4:	08001a09 	.word	0x08001a09
 80019b8:	08001985 	.word	0x08001985
 80019bc:	08001985 	.word	0x08001985
 80019c0:	08001985 	.word	0x08001985
 80019c4:	08001985 	.word	0x08001985
 80019c8:	08001b15 	.word	0x08001b15
 80019cc:	08001a39 	.word	0x08001a39
 80019d0:	08001af7 	.word	0x08001af7
 80019d4:	08001985 	.word	0x08001985
 80019d8:	08001985 	.word	0x08001985
 80019dc:	08001b37 	.word	0x08001b37
 80019e0:	08001985 	.word	0x08001985
 80019e4:	08001a39 	.word	0x08001a39
 80019e8:	08001985 	.word	0x08001985
 80019ec:	08001985 	.word	0x08001985
 80019f0:	08001aff 	.word	0x08001aff
 80019f4:	682b      	ldr	r3, [r5, #0]
 80019f6:	1d1a      	adds	r2, r3, #4
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	602a      	str	r2, [r5, #0]
 80019fc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8001a00:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8001a04:	2301      	movs	r3, #1
 8001a06:	e0a3      	b.n	8001b50 <_printf_i+0x1f4>
 8001a08:	6820      	ldr	r0, [r4, #0]
 8001a0a:	6829      	ldr	r1, [r5, #0]
 8001a0c:	0606      	lsls	r6, r0, #24
 8001a0e:	f101 0304 	add.w	r3, r1, #4
 8001a12:	d50a      	bpl.n	8001a2a <_printf_i+0xce>
 8001a14:	680e      	ldr	r6, [r1, #0]
 8001a16:	602b      	str	r3, [r5, #0]
 8001a18:	2e00      	cmp	r6, #0
 8001a1a:	da03      	bge.n	8001a24 <_printf_i+0xc8>
 8001a1c:	232d      	movs	r3, #45	; 0x2d
 8001a1e:	4276      	negs	r6, r6
 8001a20:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8001a24:	485e      	ldr	r0, [pc, #376]	; (8001ba0 <_printf_i+0x244>)
 8001a26:	230a      	movs	r3, #10
 8001a28:	e019      	b.n	8001a5e <_printf_i+0x102>
 8001a2a:	680e      	ldr	r6, [r1, #0]
 8001a2c:	602b      	str	r3, [r5, #0]
 8001a2e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8001a32:	bf18      	it	ne
 8001a34:	b236      	sxthne	r6, r6
 8001a36:	e7ef      	b.n	8001a18 <_printf_i+0xbc>
 8001a38:	682b      	ldr	r3, [r5, #0]
 8001a3a:	6820      	ldr	r0, [r4, #0]
 8001a3c:	1d19      	adds	r1, r3, #4
 8001a3e:	6029      	str	r1, [r5, #0]
 8001a40:	0601      	lsls	r1, r0, #24
 8001a42:	d501      	bpl.n	8001a48 <_printf_i+0xec>
 8001a44:	681e      	ldr	r6, [r3, #0]
 8001a46:	e002      	b.n	8001a4e <_printf_i+0xf2>
 8001a48:	0646      	lsls	r6, r0, #25
 8001a4a:	d5fb      	bpl.n	8001a44 <_printf_i+0xe8>
 8001a4c:	881e      	ldrh	r6, [r3, #0]
 8001a4e:	4854      	ldr	r0, [pc, #336]	; (8001ba0 <_printf_i+0x244>)
 8001a50:	2f6f      	cmp	r7, #111	; 0x6f
 8001a52:	bf0c      	ite	eq
 8001a54:	2308      	moveq	r3, #8
 8001a56:	230a      	movne	r3, #10
 8001a58:	2100      	movs	r1, #0
 8001a5a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8001a5e:	6865      	ldr	r5, [r4, #4]
 8001a60:	60a5      	str	r5, [r4, #8]
 8001a62:	2d00      	cmp	r5, #0
 8001a64:	bfa2      	ittt	ge
 8001a66:	6821      	ldrge	r1, [r4, #0]
 8001a68:	f021 0104 	bicge.w	r1, r1, #4
 8001a6c:	6021      	strge	r1, [r4, #0]
 8001a6e:	b90e      	cbnz	r6, 8001a74 <_printf_i+0x118>
 8001a70:	2d00      	cmp	r5, #0
 8001a72:	d04d      	beq.n	8001b10 <_printf_i+0x1b4>
 8001a74:	4615      	mov	r5, r2
 8001a76:	fbb6 f1f3 	udiv	r1, r6, r3
 8001a7a:	fb03 6711 	mls	r7, r3, r1, r6
 8001a7e:	5dc7      	ldrb	r7, [r0, r7]
 8001a80:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8001a84:	4637      	mov	r7, r6
 8001a86:	42bb      	cmp	r3, r7
 8001a88:	460e      	mov	r6, r1
 8001a8a:	d9f4      	bls.n	8001a76 <_printf_i+0x11a>
 8001a8c:	2b08      	cmp	r3, #8
 8001a8e:	d10b      	bne.n	8001aa8 <_printf_i+0x14c>
 8001a90:	6823      	ldr	r3, [r4, #0]
 8001a92:	07de      	lsls	r6, r3, #31
 8001a94:	d508      	bpl.n	8001aa8 <_printf_i+0x14c>
 8001a96:	6923      	ldr	r3, [r4, #16]
 8001a98:	6861      	ldr	r1, [r4, #4]
 8001a9a:	4299      	cmp	r1, r3
 8001a9c:	bfde      	ittt	le
 8001a9e:	2330      	movle	r3, #48	; 0x30
 8001aa0:	f805 3c01 	strble.w	r3, [r5, #-1]
 8001aa4:	f105 35ff 	addle.w	r5, r5, #4294967295
 8001aa8:	1b52      	subs	r2, r2, r5
 8001aaa:	6122      	str	r2, [r4, #16]
 8001aac:	f8cd a000 	str.w	sl, [sp]
 8001ab0:	464b      	mov	r3, r9
 8001ab2:	aa03      	add	r2, sp, #12
 8001ab4:	4621      	mov	r1, r4
 8001ab6:	4640      	mov	r0, r8
 8001ab8:	f7ff fee2 	bl	8001880 <_printf_common>
 8001abc:	3001      	adds	r0, #1
 8001abe:	d14c      	bne.n	8001b5a <_printf_i+0x1fe>
 8001ac0:	f04f 30ff 	mov.w	r0, #4294967295
 8001ac4:	b004      	add	sp, #16
 8001ac6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001aca:	4835      	ldr	r0, [pc, #212]	; (8001ba0 <_printf_i+0x244>)
 8001acc:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8001ad0:	6829      	ldr	r1, [r5, #0]
 8001ad2:	6823      	ldr	r3, [r4, #0]
 8001ad4:	f851 6b04 	ldr.w	r6, [r1], #4
 8001ad8:	6029      	str	r1, [r5, #0]
 8001ada:	061d      	lsls	r5, r3, #24
 8001adc:	d514      	bpl.n	8001b08 <_printf_i+0x1ac>
 8001ade:	07df      	lsls	r7, r3, #31
 8001ae0:	bf44      	itt	mi
 8001ae2:	f043 0320 	orrmi.w	r3, r3, #32
 8001ae6:	6023      	strmi	r3, [r4, #0]
 8001ae8:	b91e      	cbnz	r6, 8001af2 <_printf_i+0x196>
 8001aea:	6823      	ldr	r3, [r4, #0]
 8001aec:	f023 0320 	bic.w	r3, r3, #32
 8001af0:	6023      	str	r3, [r4, #0]
 8001af2:	2310      	movs	r3, #16
 8001af4:	e7b0      	b.n	8001a58 <_printf_i+0xfc>
 8001af6:	6823      	ldr	r3, [r4, #0]
 8001af8:	f043 0320 	orr.w	r3, r3, #32
 8001afc:	6023      	str	r3, [r4, #0]
 8001afe:	2378      	movs	r3, #120	; 0x78
 8001b00:	4828      	ldr	r0, [pc, #160]	; (8001ba4 <_printf_i+0x248>)
 8001b02:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8001b06:	e7e3      	b.n	8001ad0 <_printf_i+0x174>
 8001b08:	0659      	lsls	r1, r3, #25
 8001b0a:	bf48      	it	mi
 8001b0c:	b2b6      	uxthmi	r6, r6
 8001b0e:	e7e6      	b.n	8001ade <_printf_i+0x182>
 8001b10:	4615      	mov	r5, r2
 8001b12:	e7bb      	b.n	8001a8c <_printf_i+0x130>
 8001b14:	682b      	ldr	r3, [r5, #0]
 8001b16:	6826      	ldr	r6, [r4, #0]
 8001b18:	6961      	ldr	r1, [r4, #20]
 8001b1a:	1d18      	adds	r0, r3, #4
 8001b1c:	6028      	str	r0, [r5, #0]
 8001b1e:	0635      	lsls	r5, r6, #24
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	d501      	bpl.n	8001b28 <_printf_i+0x1cc>
 8001b24:	6019      	str	r1, [r3, #0]
 8001b26:	e002      	b.n	8001b2e <_printf_i+0x1d2>
 8001b28:	0670      	lsls	r0, r6, #25
 8001b2a:	d5fb      	bpl.n	8001b24 <_printf_i+0x1c8>
 8001b2c:	8019      	strh	r1, [r3, #0]
 8001b2e:	2300      	movs	r3, #0
 8001b30:	6123      	str	r3, [r4, #16]
 8001b32:	4615      	mov	r5, r2
 8001b34:	e7ba      	b.n	8001aac <_printf_i+0x150>
 8001b36:	682b      	ldr	r3, [r5, #0]
 8001b38:	1d1a      	adds	r2, r3, #4
 8001b3a:	602a      	str	r2, [r5, #0]
 8001b3c:	681d      	ldr	r5, [r3, #0]
 8001b3e:	6862      	ldr	r2, [r4, #4]
 8001b40:	2100      	movs	r1, #0
 8001b42:	4628      	mov	r0, r5
 8001b44:	f7fe fb4c 	bl	80001e0 <memchr>
 8001b48:	b108      	cbz	r0, 8001b4e <_printf_i+0x1f2>
 8001b4a:	1b40      	subs	r0, r0, r5
 8001b4c:	6060      	str	r0, [r4, #4]
 8001b4e:	6863      	ldr	r3, [r4, #4]
 8001b50:	6123      	str	r3, [r4, #16]
 8001b52:	2300      	movs	r3, #0
 8001b54:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8001b58:	e7a8      	b.n	8001aac <_printf_i+0x150>
 8001b5a:	6923      	ldr	r3, [r4, #16]
 8001b5c:	462a      	mov	r2, r5
 8001b5e:	4649      	mov	r1, r9
 8001b60:	4640      	mov	r0, r8
 8001b62:	47d0      	blx	sl
 8001b64:	3001      	adds	r0, #1
 8001b66:	d0ab      	beq.n	8001ac0 <_printf_i+0x164>
 8001b68:	6823      	ldr	r3, [r4, #0]
 8001b6a:	079b      	lsls	r3, r3, #30
 8001b6c:	d413      	bmi.n	8001b96 <_printf_i+0x23a>
 8001b6e:	68e0      	ldr	r0, [r4, #12]
 8001b70:	9b03      	ldr	r3, [sp, #12]
 8001b72:	4298      	cmp	r0, r3
 8001b74:	bfb8      	it	lt
 8001b76:	4618      	movlt	r0, r3
 8001b78:	e7a4      	b.n	8001ac4 <_printf_i+0x168>
 8001b7a:	2301      	movs	r3, #1
 8001b7c:	4632      	mov	r2, r6
 8001b7e:	4649      	mov	r1, r9
 8001b80:	4640      	mov	r0, r8
 8001b82:	47d0      	blx	sl
 8001b84:	3001      	adds	r0, #1
 8001b86:	d09b      	beq.n	8001ac0 <_printf_i+0x164>
 8001b88:	3501      	adds	r5, #1
 8001b8a:	68e3      	ldr	r3, [r4, #12]
 8001b8c:	9903      	ldr	r1, [sp, #12]
 8001b8e:	1a5b      	subs	r3, r3, r1
 8001b90:	42ab      	cmp	r3, r5
 8001b92:	dcf2      	bgt.n	8001b7a <_printf_i+0x21e>
 8001b94:	e7eb      	b.n	8001b6e <_printf_i+0x212>
 8001b96:	2500      	movs	r5, #0
 8001b98:	f104 0619 	add.w	r6, r4, #25
 8001b9c:	e7f5      	b.n	8001b8a <_printf_i+0x22e>
 8001b9e:	bf00      	nop
 8001ba0:	08001eab 	.word	0x08001eab
 8001ba4:	08001ebc 	.word	0x08001ebc

08001ba8 <memcpy>:
 8001ba8:	440a      	add	r2, r1
 8001baa:	4291      	cmp	r1, r2
 8001bac:	f100 33ff 	add.w	r3, r0, #4294967295
 8001bb0:	d100      	bne.n	8001bb4 <memcpy+0xc>
 8001bb2:	4770      	bx	lr
 8001bb4:	b510      	push	{r4, lr}
 8001bb6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8001bba:	f803 4f01 	strb.w	r4, [r3, #1]!
 8001bbe:	4291      	cmp	r1, r2
 8001bc0:	d1f9      	bne.n	8001bb6 <memcpy+0xe>
 8001bc2:	bd10      	pop	{r4, pc}

08001bc4 <memmove>:
 8001bc4:	4288      	cmp	r0, r1
 8001bc6:	b510      	push	{r4, lr}
 8001bc8:	eb01 0402 	add.w	r4, r1, r2
 8001bcc:	d902      	bls.n	8001bd4 <memmove+0x10>
 8001bce:	4284      	cmp	r4, r0
 8001bd0:	4623      	mov	r3, r4
 8001bd2:	d807      	bhi.n	8001be4 <memmove+0x20>
 8001bd4:	1e43      	subs	r3, r0, #1
 8001bd6:	42a1      	cmp	r1, r4
 8001bd8:	d008      	beq.n	8001bec <memmove+0x28>
 8001bda:	f811 2b01 	ldrb.w	r2, [r1], #1
 8001bde:	f803 2f01 	strb.w	r2, [r3, #1]!
 8001be2:	e7f8      	b.n	8001bd6 <memmove+0x12>
 8001be4:	4402      	add	r2, r0
 8001be6:	4601      	mov	r1, r0
 8001be8:	428a      	cmp	r2, r1
 8001bea:	d100      	bne.n	8001bee <memmove+0x2a>
 8001bec:	bd10      	pop	{r4, pc}
 8001bee:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8001bf2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8001bf6:	e7f7      	b.n	8001be8 <memmove+0x24>

08001bf8 <_free_r>:
 8001bf8:	b538      	push	{r3, r4, r5, lr}
 8001bfa:	4605      	mov	r5, r0
 8001bfc:	2900      	cmp	r1, #0
 8001bfe:	d041      	beq.n	8001c84 <_free_r+0x8c>
 8001c00:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001c04:	1f0c      	subs	r4, r1, #4
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	bfb8      	it	lt
 8001c0a:	18e4      	addlt	r4, r4, r3
 8001c0c:	f000 f912 	bl	8001e34 <__malloc_lock>
 8001c10:	4a1d      	ldr	r2, [pc, #116]	; (8001c88 <_free_r+0x90>)
 8001c12:	6813      	ldr	r3, [r2, #0]
 8001c14:	b933      	cbnz	r3, 8001c24 <_free_r+0x2c>
 8001c16:	6063      	str	r3, [r4, #4]
 8001c18:	6014      	str	r4, [r2, #0]
 8001c1a:	4628      	mov	r0, r5
 8001c1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001c20:	f000 b90e 	b.w	8001e40 <__malloc_unlock>
 8001c24:	42a3      	cmp	r3, r4
 8001c26:	d908      	bls.n	8001c3a <_free_r+0x42>
 8001c28:	6820      	ldr	r0, [r4, #0]
 8001c2a:	1821      	adds	r1, r4, r0
 8001c2c:	428b      	cmp	r3, r1
 8001c2e:	bf01      	itttt	eq
 8001c30:	6819      	ldreq	r1, [r3, #0]
 8001c32:	685b      	ldreq	r3, [r3, #4]
 8001c34:	1809      	addeq	r1, r1, r0
 8001c36:	6021      	streq	r1, [r4, #0]
 8001c38:	e7ed      	b.n	8001c16 <_free_r+0x1e>
 8001c3a:	461a      	mov	r2, r3
 8001c3c:	685b      	ldr	r3, [r3, #4]
 8001c3e:	b10b      	cbz	r3, 8001c44 <_free_r+0x4c>
 8001c40:	42a3      	cmp	r3, r4
 8001c42:	d9fa      	bls.n	8001c3a <_free_r+0x42>
 8001c44:	6811      	ldr	r1, [r2, #0]
 8001c46:	1850      	adds	r0, r2, r1
 8001c48:	42a0      	cmp	r0, r4
 8001c4a:	d10b      	bne.n	8001c64 <_free_r+0x6c>
 8001c4c:	6820      	ldr	r0, [r4, #0]
 8001c4e:	4401      	add	r1, r0
 8001c50:	1850      	adds	r0, r2, r1
 8001c52:	4283      	cmp	r3, r0
 8001c54:	6011      	str	r1, [r2, #0]
 8001c56:	d1e0      	bne.n	8001c1a <_free_r+0x22>
 8001c58:	6818      	ldr	r0, [r3, #0]
 8001c5a:	685b      	ldr	r3, [r3, #4]
 8001c5c:	6053      	str	r3, [r2, #4]
 8001c5e:	4401      	add	r1, r0
 8001c60:	6011      	str	r1, [r2, #0]
 8001c62:	e7da      	b.n	8001c1a <_free_r+0x22>
 8001c64:	d902      	bls.n	8001c6c <_free_r+0x74>
 8001c66:	230c      	movs	r3, #12
 8001c68:	602b      	str	r3, [r5, #0]
 8001c6a:	e7d6      	b.n	8001c1a <_free_r+0x22>
 8001c6c:	6820      	ldr	r0, [r4, #0]
 8001c6e:	1821      	adds	r1, r4, r0
 8001c70:	428b      	cmp	r3, r1
 8001c72:	bf04      	itt	eq
 8001c74:	6819      	ldreq	r1, [r3, #0]
 8001c76:	685b      	ldreq	r3, [r3, #4]
 8001c78:	6063      	str	r3, [r4, #4]
 8001c7a:	bf04      	itt	eq
 8001c7c:	1809      	addeq	r1, r1, r0
 8001c7e:	6021      	streq	r1, [r4, #0]
 8001c80:	6054      	str	r4, [r2, #4]
 8001c82:	e7ca      	b.n	8001c1a <_free_r+0x22>
 8001c84:	bd38      	pop	{r3, r4, r5, pc}
 8001c86:	bf00      	nop
 8001c88:	200001b4 	.word	0x200001b4

08001c8c <sbrk_aligned>:
 8001c8c:	b570      	push	{r4, r5, r6, lr}
 8001c8e:	4e0e      	ldr	r6, [pc, #56]	; (8001cc8 <sbrk_aligned+0x3c>)
 8001c90:	460c      	mov	r4, r1
 8001c92:	6831      	ldr	r1, [r6, #0]
 8001c94:	4605      	mov	r5, r0
 8001c96:	b911      	cbnz	r1, 8001c9e <sbrk_aligned+0x12>
 8001c98:	f000 f8bc 	bl	8001e14 <_sbrk_r>
 8001c9c:	6030      	str	r0, [r6, #0]
 8001c9e:	4621      	mov	r1, r4
 8001ca0:	4628      	mov	r0, r5
 8001ca2:	f000 f8b7 	bl	8001e14 <_sbrk_r>
 8001ca6:	1c43      	adds	r3, r0, #1
 8001ca8:	d00a      	beq.n	8001cc0 <sbrk_aligned+0x34>
 8001caa:	1cc4      	adds	r4, r0, #3
 8001cac:	f024 0403 	bic.w	r4, r4, #3
 8001cb0:	42a0      	cmp	r0, r4
 8001cb2:	d007      	beq.n	8001cc4 <sbrk_aligned+0x38>
 8001cb4:	1a21      	subs	r1, r4, r0
 8001cb6:	4628      	mov	r0, r5
 8001cb8:	f000 f8ac 	bl	8001e14 <_sbrk_r>
 8001cbc:	3001      	adds	r0, #1
 8001cbe:	d101      	bne.n	8001cc4 <sbrk_aligned+0x38>
 8001cc0:	f04f 34ff 	mov.w	r4, #4294967295
 8001cc4:	4620      	mov	r0, r4
 8001cc6:	bd70      	pop	{r4, r5, r6, pc}
 8001cc8:	200001b8 	.word	0x200001b8

08001ccc <_malloc_r>:
 8001ccc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001cd0:	1ccd      	adds	r5, r1, #3
 8001cd2:	f025 0503 	bic.w	r5, r5, #3
 8001cd6:	3508      	adds	r5, #8
 8001cd8:	2d0c      	cmp	r5, #12
 8001cda:	bf38      	it	cc
 8001cdc:	250c      	movcc	r5, #12
 8001cde:	2d00      	cmp	r5, #0
 8001ce0:	4607      	mov	r7, r0
 8001ce2:	db01      	blt.n	8001ce8 <_malloc_r+0x1c>
 8001ce4:	42a9      	cmp	r1, r5
 8001ce6:	d905      	bls.n	8001cf4 <_malloc_r+0x28>
 8001ce8:	230c      	movs	r3, #12
 8001cea:	603b      	str	r3, [r7, #0]
 8001cec:	2600      	movs	r6, #0
 8001cee:	4630      	mov	r0, r6
 8001cf0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001cf4:	4e2e      	ldr	r6, [pc, #184]	; (8001db0 <_malloc_r+0xe4>)
 8001cf6:	f000 f89d 	bl	8001e34 <__malloc_lock>
 8001cfa:	6833      	ldr	r3, [r6, #0]
 8001cfc:	461c      	mov	r4, r3
 8001cfe:	bb34      	cbnz	r4, 8001d4e <_malloc_r+0x82>
 8001d00:	4629      	mov	r1, r5
 8001d02:	4638      	mov	r0, r7
 8001d04:	f7ff ffc2 	bl	8001c8c <sbrk_aligned>
 8001d08:	1c43      	adds	r3, r0, #1
 8001d0a:	4604      	mov	r4, r0
 8001d0c:	d14d      	bne.n	8001daa <_malloc_r+0xde>
 8001d0e:	6834      	ldr	r4, [r6, #0]
 8001d10:	4626      	mov	r6, r4
 8001d12:	2e00      	cmp	r6, #0
 8001d14:	d140      	bne.n	8001d98 <_malloc_r+0xcc>
 8001d16:	6823      	ldr	r3, [r4, #0]
 8001d18:	4631      	mov	r1, r6
 8001d1a:	4638      	mov	r0, r7
 8001d1c:	eb04 0803 	add.w	r8, r4, r3
 8001d20:	f000 f878 	bl	8001e14 <_sbrk_r>
 8001d24:	4580      	cmp	r8, r0
 8001d26:	d13a      	bne.n	8001d9e <_malloc_r+0xd2>
 8001d28:	6821      	ldr	r1, [r4, #0]
 8001d2a:	3503      	adds	r5, #3
 8001d2c:	1a6d      	subs	r5, r5, r1
 8001d2e:	f025 0503 	bic.w	r5, r5, #3
 8001d32:	3508      	adds	r5, #8
 8001d34:	2d0c      	cmp	r5, #12
 8001d36:	bf38      	it	cc
 8001d38:	250c      	movcc	r5, #12
 8001d3a:	4629      	mov	r1, r5
 8001d3c:	4638      	mov	r0, r7
 8001d3e:	f7ff ffa5 	bl	8001c8c <sbrk_aligned>
 8001d42:	3001      	adds	r0, #1
 8001d44:	d02b      	beq.n	8001d9e <_malloc_r+0xd2>
 8001d46:	6823      	ldr	r3, [r4, #0]
 8001d48:	442b      	add	r3, r5
 8001d4a:	6023      	str	r3, [r4, #0]
 8001d4c:	e00e      	b.n	8001d6c <_malloc_r+0xa0>
 8001d4e:	6822      	ldr	r2, [r4, #0]
 8001d50:	1b52      	subs	r2, r2, r5
 8001d52:	d41e      	bmi.n	8001d92 <_malloc_r+0xc6>
 8001d54:	2a0b      	cmp	r2, #11
 8001d56:	d916      	bls.n	8001d86 <_malloc_r+0xba>
 8001d58:	1961      	adds	r1, r4, r5
 8001d5a:	42a3      	cmp	r3, r4
 8001d5c:	6025      	str	r5, [r4, #0]
 8001d5e:	bf18      	it	ne
 8001d60:	6059      	strne	r1, [r3, #4]
 8001d62:	6863      	ldr	r3, [r4, #4]
 8001d64:	bf08      	it	eq
 8001d66:	6031      	streq	r1, [r6, #0]
 8001d68:	5162      	str	r2, [r4, r5]
 8001d6a:	604b      	str	r3, [r1, #4]
 8001d6c:	4638      	mov	r0, r7
 8001d6e:	f104 060b 	add.w	r6, r4, #11
 8001d72:	f000 f865 	bl	8001e40 <__malloc_unlock>
 8001d76:	f026 0607 	bic.w	r6, r6, #7
 8001d7a:	1d23      	adds	r3, r4, #4
 8001d7c:	1af2      	subs	r2, r6, r3
 8001d7e:	d0b6      	beq.n	8001cee <_malloc_r+0x22>
 8001d80:	1b9b      	subs	r3, r3, r6
 8001d82:	50a3      	str	r3, [r4, r2]
 8001d84:	e7b3      	b.n	8001cee <_malloc_r+0x22>
 8001d86:	6862      	ldr	r2, [r4, #4]
 8001d88:	42a3      	cmp	r3, r4
 8001d8a:	bf0c      	ite	eq
 8001d8c:	6032      	streq	r2, [r6, #0]
 8001d8e:	605a      	strne	r2, [r3, #4]
 8001d90:	e7ec      	b.n	8001d6c <_malloc_r+0xa0>
 8001d92:	4623      	mov	r3, r4
 8001d94:	6864      	ldr	r4, [r4, #4]
 8001d96:	e7b2      	b.n	8001cfe <_malloc_r+0x32>
 8001d98:	4634      	mov	r4, r6
 8001d9a:	6876      	ldr	r6, [r6, #4]
 8001d9c:	e7b9      	b.n	8001d12 <_malloc_r+0x46>
 8001d9e:	230c      	movs	r3, #12
 8001da0:	603b      	str	r3, [r7, #0]
 8001da2:	4638      	mov	r0, r7
 8001da4:	f000 f84c 	bl	8001e40 <__malloc_unlock>
 8001da8:	e7a1      	b.n	8001cee <_malloc_r+0x22>
 8001daa:	6025      	str	r5, [r4, #0]
 8001dac:	e7de      	b.n	8001d6c <_malloc_r+0xa0>
 8001dae:	bf00      	nop
 8001db0:	200001b4 	.word	0x200001b4

08001db4 <_realloc_r>:
 8001db4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001db8:	4680      	mov	r8, r0
 8001dba:	4614      	mov	r4, r2
 8001dbc:	460e      	mov	r6, r1
 8001dbe:	b921      	cbnz	r1, 8001dca <_realloc_r+0x16>
 8001dc0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8001dc4:	4611      	mov	r1, r2
 8001dc6:	f7ff bf81 	b.w	8001ccc <_malloc_r>
 8001dca:	b92a      	cbnz	r2, 8001dd8 <_realloc_r+0x24>
 8001dcc:	f7ff ff14 	bl	8001bf8 <_free_r>
 8001dd0:	4625      	mov	r5, r4
 8001dd2:	4628      	mov	r0, r5
 8001dd4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001dd8:	f000 f838 	bl	8001e4c <_malloc_usable_size_r>
 8001ddc:	4284      	cmp	r4, r0
 8001dde:	4607      	mov	r7, r0
 8001de0:	d802      	bhi.n	8001de8 <_realloc_r+0x34>
 8001de2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8001de6:	d812      	bhi.n	8001e0e <_realloc_r+0x5a>
 8001de8:	4621      	mov	r1, r4
 8001dea:	4640      	mov	r0, r8
 8001dec:	f7ff ff6e 	bl	8001ccc <_malloc_r>
 8001df0:	4605      	mov	r5, r0
 8001df2:	2800      	cmp	r0, #0
 8001df4:	d0ed      	beq.n	8001dd2 <_realloc_r+0x1e>
 8001df6:	42bc      	cmp	r4, r7
 8001df8:	4622      	mov	r2, r4
 8001dfa:	4631      	mov	r1, r6
 8001dfc:	bf28      	it	cs
 8001dfe:	463a      	movcs	r2, r7
 8001e00:	f7ff fed2 	bl	8001ba8 <memcpy>
 8001e04:	4631      	mov	r1, r6
 8001e06:	4640      	mov	r0, r8
 8001e08:	f7ff fef6 	bl	8001bf8 <_free_r>
 8001e0c:	e7e1      	b.n	8001dd2 <_realloc_r+0x1e>
 8001e0e:	4635      	mov	r5, r6
 8001e10:	e7df      	b.n	8001dd2 <_realloc_r+0x1e>
	...

08001e14 <_sbrk_r>:
 8001e14:	b538      	push	{r3, r4, r5, lr}
 8001e16:	4d06      	ldr	r5, [pc, #24]	; (8001e30 <_sbrk_r+0x1c>)
 8001e18:	2300      	movs	r3, #0
 8001e1a:	4604      	mov	r4, r0
 8001e1c:	4608      	mov	r0, r1
 8001e1e:	602b      	str	r3, [r5, #0]
 8001e20:	f7fe fbcc 	bl	80005bc <_sbrk>
 8001e24:	1c43      	adds	r3, r0, #1
 8001e26:	d102      	bne.n	8001e2e <_sbrk_r+0x1a>
 8001e28:	682b      	ldr	r3, [r5, #0]
 8001e2a:	b103      	cbz	r3, 8001e2e <_sbrk_r+0x1a>
 8001e2c:	6023      	str	r3, [r4, #0]
 8001e2e:	bd38      	pop	{r3, r4, r5, pc}
 8001e30:	200001bc 	.word	0x200001bc

08001e34 <__malloc_lock>:
 8001e34:	4801      	ldr	r0, [pc, #4]	; (8001e3c <__malloc_lock+0x8>)
 8001e36:	f000 b811 	b.w	8001e5c <__retarget_lock_acquire_recursive>
 8001e3a:	bf00      	nop
 8001e3c:	200001c0 	.word	0x200001c0

08001e40 <__malloc_unlock>:
 8001e40:	4801      	ldr	r0, [pc, #4]	; (8001e48 <__malloc_unlock+0x8>)
 8001e42:	f000 b80c 	b.w	8001e5e <__retarget_lock_release_recursive>
 8001e46:	bf00      	nop
 8001e48:	200001c0 	.word	0x200001c0

08001e4c <_malloc_usable_size_r>:
 8001e4c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001e50:	1f18      	subs	r0, r3, #4
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	bfbc      	itt	lt
 8001e56:	580b      	ldrlt	r3, [r1, r0]
 8001e58:	18c0      	addlt	r0, r0, r3
 8001e5a:	4770      	bx	lr

08001e5c <__retarget_lock_acquire_recursive>:
 8001e5c:	4770      	bx	lr

08001e5e <__retarget_lock_release_recursive>:
 8001e5e:	4770      	bx	lr

08001e60 <_init>:
 8001e60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001e62:	bf00      	nop
 8001e64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001e66:	bc08      	pop	{r3}
 8001e68:	469e      	mov	lr, r3
 8001e6a:	4770      	bx	lr

08001e6c <_fini>:
 8001e6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001e6e:	bf00      	nop
 8001e70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001e72:	bc08      	pop	{r3}
 8001e74:	469e      	mov	lr, r3
 8001e76:	4770      	bx	lr
