// Seed: 3401152410
`timescale 1 ps / 1 ps
module module_0 (
    input logic id_0,
    input id_1
);
  assign id_2[1] = 1'b0;
endmodule
