# Reading D:/modelSim/modelsim_ase/tcl/vsim/pref.tcl
# do fp_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/modelSim/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/quartusProject {D:/quartusProject/fp.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:46:49 on May 31,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/quartusProject" D:/quartusProject/fp.v 
# -- Compiling module fp
# 
# Top level modules:
# 	fp
# End time: 17:46:49 on May 31,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/quartusProject/simulation/modelsim {D:/quartusProject/simulation/modelsim/fp.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:46:49 on May 31,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/quartusProject/simulation/modelsim" D:/quartusProject/simulation/modelsim/fp.vt 
# -- Compiling module fp_vlg_tst
# 
# Top level modules:
# 	fp_vlg_tst
# End time: 17:46:49 on May 31,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  fp_vlg_tst
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" fp_vlg_tst 
# Start time: 17:46:50 on May 31,2018
# Loading work.fp_vlg_tst
# Loading work.fp
# ** Warning: (vsim-PLI-3003) D:/quartusProject/simulation/modelsim/fp.vt(27): [TOFD] - System task or function '$finishh' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /fp_vlg_tst File: D:/quartusProject/simulation/modelsim/fp.vt
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Error (suppressible): (vsim-12023) D:/quartusProject/simulation/modelsim/fp.vt(27): Cannot execute undefined system task/function '$finishh'
# Running testbench
# ** Fatal: (vsim-8890) Attempt to schedule an event at time that exceeds the maximum simulation timestep - 9223375000000000000.
#    Time: 9223370 sec  Iteration: 0  Process: /fp_vlg_tst/#ALWAYS#32 File: D:/quartusProject/simulation/modelsim/fp.vt
# Fatal error in Module fp_vlg_tst at D:/quartusProject/simulation/modelsim/fp.vt line 40
# 
# HDL call sequence:
# Stopped at D:/quartusProject/simulation/modelsim/fp.vt 40 Module fp_vlg_tst
# 
# End time: 17:47:35 on May 31,2018, Elapsed time: 0:00:45
# Errors: 3, Warnings: 1
