;redcode
;assert 1
	ADD 210, 60
	CMP -7, <-450
	SUB #0, -0
	SUB @0, @2
	SUB 0, -0
	SPL 100, 600
	SUB @10, 0
	SUB #0, -0
	SPL 0, @-2
	SUB 100, 600
	SUB 300, 90
	ADD 10, 20
	MOV 17, <-24
	SUB 0, -0
	MOV 17, <-24
	MOV -1, <-20
	SUB 0, 900
	ADD 120, 9
	JMZ <127, #6
	SUB @0, @2
	SUB @0, @2
	SPL 100, 200
	SUB @0, @2
	SUB @121, 106
	CMP @10, 0
	SUB 12, @18
	SUB @121, 106
	SUB 0, @20
	ADD 210, 30
	CMP @10, 0
	MOV -1, <-20
	SPL 0, #2
	SUB 12, @18
	SUB 12, @18
	SUB 12, @18
	SPL 0, <-53
	MOV 17, <-24
	SPL 0, #2
	SPL 0, #2
	MOV 17, <-24
	MOV 17, <-24
	JMN 12, #240
	ADD 10, 9
	SPL 0, #2
	SPL 0, #2
	SPL 0, #2
	SPL 0, #2
	SUB @10, 0
	ADD 210, 60
	CMP -7, <-450
	SUB #0, -0
	SUB @0, @2
	SUB 0, -0
	SPL 100, 600
	SUB @10, 0
	SUB #0, -0
	SPL 0, @-2
