# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do RegistradorMultiplicando_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/User/Desktop/Multiplicador_Editado_quase/Componentes/FlipFlop/FlipFlop.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:20:15 on Nov 24,2021
# vcom -reportprogress 300 -93 -work work C:/Users/User/Desktop/Multiplicador_Editado_quase/Componentes/FlipFlop/FlipFlop.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FlipFlop
# -- Compiling architecture Behavior of FlipFlop
# End time: 08:20:15 on Nov 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/User/Desktop/Multiplicador_Editado_quase/Componentes/RegistradorMultiplicando/RegistradorMultiplicando.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:20:15 on Nov 24,2021
# vcom -reportprogress 300 -93 -work work C:/Users/User/Desktop/Multiplicador_Editado_quase/Componentes/RegistradorMultiplicando/RegistradorMultiplicando.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RegistradorMultiplicando
# -- Compiling architecture Structure of RegistradorMultiplicando
# End time: 08:20:15 on Nov 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.registradormultiplicando
# vsim work.registradormultiplicando 
# Start time: 08:20:22 on Nov 24,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.registradormultiplicando(structure)
# Loading work.flipflop(behavior)
wave create -driver freeze -pattern constant -value 1000011111110100 -range 15 0 -starttime 0ps -endtime 1000ps sim:/registradormultiplicando/Multiplicando
# Editable Wave items are not compatible with the wave window's standard undo-redo.  Standard undo-redo has been disabled.
wave create -driver freeze -pattern constant -value 1 -starttime 0ps -endtime 1000ps sim:/registradormultiplicando/Enable
wave create -driver freeze -pattern constant -value 0 -starttime 0ps -endtime 250ps sim:/registradormultiplicando/Reset
wave modify -driver freeze -pattern constant -value 1 -starttime 250ps -endtime 500ps Edit:/registradormultiplicando/Reset
wave modify -driver freeze -pattern constant -value 0 -starttime 500ps -endtime 750ps Edit:/registradormultiplicando/Reset
wave modify -driver freeze -pattern constant -value 1 -starttime 750ps -endtime 1000ps Edit:/registradormultiplicando/Reset
wave create -driver freeze -pattern clock -initialvalue 0 -period 100ps -dutycycle 50 -starttime 0ps -endtime 1000ps sim:/registradormultiplicando/Clock
add wave -position insertpoint  \
sim:/registradormultiplicando/Q
run
add wave -position insertpoint  \
sim:/registradormultiplicando/flipflopclock
restart
run
restart
run
# End time: 08:25:46 on Nov 24,2021, Elapsed time: 0:05:24
# Errors: 0, Warnings: 0
wave editwrite -file C:/Users/User/Desktop/Multiplicador_Editado_quase/Componentes/RegistradorMultiplicando/simulation/modelsim/wave.do
