Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.3 (lin64) Build 1368829 Mon Sep 28 20:06:39 MDT 2015
| Date         : Mon Nov 30 00:52:04 2015
| Host         : leonal4 running 64-bit Ubuntu 14.04.3 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_1 -file /home/aglt93/Desktop/proyectoElectrico/proyectoLeon/codigo/vivadoCode/tea/reportes/timing_report_16_64.txt
| Design       : dut
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 99 input ports with no input delay specified. (HIGH)

iK0[0]
iK0[10]
iK0[11]
iK0[12]
iK0[13]
iK0[14]
iK0[15]
iK0[1]
iK0[2]
iK0[3]
iK0[4]
iK0[5]
iK0[6]
iK0[7]
iK0[8]
iK0[9]
iK1[0]
iK1[10]
iK1[11]
iK1[12]
iK1[13]
iK1[14]
iK1[15]
iK1[1]
iK1[2]
iK1[3]
iK1[4]
iK1[5]
iK1[6]
iK1[7]
iK1[8]
iK1[9]
iK2[0]
iK2[10]
iK2[11]
iK2[12]
iK2[13]
iK2[14]
iK2[15]
iK2[1]
iK2[2]
iK2[3]
iK2[4]
iK2[5]
iK2[6]
iK2[7]
iK2[8]
iK2[9]
iK3[0]
iK3[10]
iK3[11]
iK3[12]
iK3[13]
iK3[14]
iK3[15]
iK3[1]
iK3[2]
iK3[3]
iK3[4]
iK3[5]
iK3[6]
iK3[7]
iK3[8]
iK3[9]
iStartCipher
iStartDecipher
iV0[0]
iV0[10]
iV0[11]
iV0[12]
iV0[13]
iV0[14]
iV0[15]
iV0[1]
iV0[2]
iV0[3]
iV0[4]
iV0[5]
iV0[6]
iV0[7]
iV0[8]
iV0[9]
iV1[0]
iV1[10]
iV1[11]
iV1[12]
iV1[13]
iV1[14]
iV1[15]
iV1[1]
iV1[2]
iV1[3]
iV1[4]
iV1[5]
iV1[6]
iV1[7]
iV1[8]
iV1[9]
rst

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 66 ports with no output delay specified. (HIGH)

oC0[0]
oC0[10]
oC0[11]
oC0[12]
oC0[13]
oC0[14]
oC0[15]
oC0[1]
oC0[2]
oC0[3]
oC0[4]
oC0[5]
oC0[6]
oC0[7]
oC0[8]
oC0[9]
oC1[0]
oC1[10]
oC1[11]
oC1[12]
oC1[13]
oC1[14]
oC1[15]
oC1[1]
oC1[2]
oC1[3]
oC1[4]
oC1[5]
oC1[6]
oC1[7]
oC1[8]
oC1[9]
oDoneCipher
oDoneDecipher
oV0[0]
oV0[10]
oV0[11]
oV0[12]
oV0[13]
oV0[14]
oV0[15]
oV0[1]
oV0[2]
oV0[3]
oV0[4]
oV0[5]
oV0[6]
oV0[7]
oV0[8]
oV0[9]
oV1[0]
oV1[10]
oV1[11]
oV1[12]
oV1[13]
oV1[14]
oV1[15]
oV1[1]
oV1[2]
oV1[3]
oV1[4]
oV1[5]
oV1[6]
oV1[7]
oV1[8]
oV1[9]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.491        0.000                      0                  418        0.153        0.000                      0                  418        1.250        0.000                       0                   215  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 1.600}        3.200           312.500         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.491        0.000                      0                  418        0.153        0.000                      0                  418        1.250        0.000                       0                   215  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.491ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.491ns  (required time - arrival time)
  Source:                 cifrar/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            cifrar/rAux3_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk rise@3.200ns - clk rise@0.000ns)
  Data Path Delay:        2.688ns  (logic 0.956ns (35.570%)  route 1.732ns (64.430%))
  Logic Levels:           4  (CARRY4=2 LUT5=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.941ns = ( 7.141 - 3.200 ) 
    Source Clock Delay      (SCD):    4.220ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.444     4.220    cifrar/CLK
    SLICE_X2Y72          FDRE                                         r  cifrar/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.308     4.528 r  cifrar/FSM_sequential_state_reg[0]/Q
                         net (fo=103, routed)         0.842     5.369    cifrar/state[0]
    SLICE_X2Y78                                                       r  cifrar/rAux3[3]_i_4/I2
    SLICE_X2Y78          LUT5 (Prop_lut5_I2_O)        0.053     5.422 r  cifrar/rAux3[3]_i_4/O
                         net (fo=2, routed)           0.479     5.902    cifrar/p_1_in[3]
    SLICE_X3Y75                                                       r  cifrar/rAux3_reg[3]_i_3/DI[3]
    SLICE_X3Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.230     6.132 r  cifrar/rAux3_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.132    cifrar/rAux3_reg[3]_i_3_n_0
    SLICE_X3Y76                                                       r  cifrar/rAux3_reg[7]_i_3/CI
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     6.345 r  cifrar/rAux3_reg[7]_i_3/O[1]
                         net (fo=1, routed)           0.411     6.756    cifrar/p_2_out[5]
    SLICE_X3Y74                                                       r  cifrar/rAux3[5]_i_1/I2
    SLICE_X3Y74          LUT5 (Prop_lut5_I2_O)        0.152     6.908 r  cifrar/rAux3[5]_i_1/O
                         net (fo=1, routed)           0.000     6.908    cifrar/rAux3_nxt[5]
    SLICE_X3Y74          FDRE                                         r  cifrar/rAux3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.200     3.200 r  
    D23                                               0.000     3.200 r  clk (IN)
                         net (fo=0)                   0.000     3.200    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     4.015 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     5.694    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.807 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.334     7.141    cifrar/CLK
    SLICE_X3Y74          FDRE                                         r  cifrar/rAux3_reg[5]/C
                         clock pessimism              0.258     7.399    
                         clock uncertainty           -0.035     7.364    
    SLICE_X3Y74          FDRE (Setup_fdre_C_D)        0.035     7.399    cifrar/rAux3_reg[5]
  -------------------------------------------------------------------
                         required time                          7.399    
                         arrival time                          -6.908    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.495ns  (required time - arrival time)
  Source:                 cifrar/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            cifrar/rAux3_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk rise@3.200ns - clk rise@0.000ns)
  Data Path Delay:        2.680ns  (logic 1.001ns (37.354%)  route 1.679ns (62.646%))
  Logic Levels:           6  (CARRY4=4 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.944ns = ( 7.144 - 3.200 ) 
    Source Clock Delay      (SCD):    4.220ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.444     4.220    cifrar/CLK
    SLICE_X2Y72          FDRE                                         r  cifrar/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.308     4.528 r  cifrar/FSM_sequential_state_reg[0]/Q
                         net (fo=103, routed)         0.842     5.369    cifrar/state[0]
    SLICE_X2Y78                                                       r  cifrar/rAux3[3]_i_4/I2
    SLICE_X2Y78          LUT5 (Prop_lut5_I2_O)        0.053     5.422 r  cifrar/rAux3[3]_i_4/O
                         net (fo=2, routed)           0.479     5.902    cifrar/p_1_in[3]
    SLICE_X3Y75                                                       r  cifrar/rAux3_reg[3]_i_3/DI[3]
    SLICE_X3Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.230     6.132 r  cifrar/rAux3_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.132    cifrar/rAux3_reg[3]_i_3_n_0
    SLICE_X3Y76                                                       r  cifrar/rAux3_reg[7]_i_3/CI
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.190 r  cifrar/rAux3_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.190    cifrar/rAux3_reg[7]_i_3_n_0
    SLICE_X3Y77                                                       r  cifrar/rAux3_reg[11]_i_3/CI
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.248 r  cifrar/rAux3_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.248    cifrar/rAux3_reg[11]_i_3_n_0
    SLICE_X3Y78                                                       r  cifrar/rAux3_reg[15]_i_4/CI
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139     6.387 r  cifrar/rAux3_reg[15]_i_4/O[0]
                         net (fo=1, routed)           0.358     6.745    cifrar/p_2_out[12]
    SLICE_X4Y78                                                       r  cifrar/rAux3[12]_i_1/I2
    SLICE_X4Y78          LUT5 (Prop_lut5_I2_O)        0.155     6.900 r  cifrar/rAux3[12]_i_1/O
                         net (fo=1, routed)           0.000     6.900    cifrar/rAux3_nxt[12]
    SLICE_X4Y78          FDRE                                         r  cifrar/rAux3_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.200     3.200 r  
    D23                                               0.000     3.200 r  clk (IN)
                         net (fo=0)                   0.000     3.200    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     4.015 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     5.694    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.807 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.337     7.144    cifrar/CLK
    SLICE_X4Y78          FDRE                                         r  cifrar/rAux3_reg[12]/C
                         clock pessimism              0.251     7.395    
                         clock uncertainty           -0.035     7.360    
    SLICE_X4Y78          FDRE (Setup_fdre_C_D)        0.035     7.395    cifrar/rAux3_reg[12]
  -------------------------------------------------------------------
                         required time                          7.395    
                         arrival time                          -6.900    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.529ns  (required time - arrival time)
  Source:                 cifrar/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            cifrar/rAux3_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk rise@3.200ns - clk rise@0.000ns)
  Data Path Delay:        2.644ns  (logic 0.937ns (35.435%)  route 1.707ns (64.565%))
  Logic Levels:           5  (CARRY4=3 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.943ns = ( 7.143 - 3.200 ) 
    Source Clock Delay      (SCD):    4.220ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.444     4.220    cifrar/CLK
    SLICE_X2Y72          FDRE                                         r  cifrar/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.308     4.528 r  cifrar/FSM_sequential_state_reg[0]/Q
                         net (fo=103, routed)         0.842     5.369    cifrar/state[0]
    SLICE_X2Y78                                                       r  cifrar/rAux3[3]_i_4/I2
    SLICE_X2Y78          LUT5 (Prop_lut5_I2_O)        0.053     5.422 r  cifrar/rAux3[3]_i_4/O
                         net (fo=2, routed)           0.479     5.902    cifrar/p_1_in[3]
    SLICE_X3Y75                                                       r  cifrar/rAux3_reg[3]_i_3/DI[3]
    SLICE_X3Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.230     6.132 r  cifrar/rAux3_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.132    cifrar/rAux3_reg[3]_i_3_n_0
    SLICE_X3Y76                                                       r  cifrar/rAux3_reg[7]_i_3/CI
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.190 r  cifrar/rAux3_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.190    cifrar/rAux3_reg[7]_i_3_n_0
    SLICE_X3Y77                                                       r  cifrar/rAux3_reg[11]_i_3/CI
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.136     6.326 r  cifrar/rAux3_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.386     6.712    cifrar/p_2_out[10]
    SLICE_X5Y77                                                       r  cifrar/rAux3[10]_i_1/I2
    SLICE_X5Y77          LUT5 (Prop_lut5_I2_O)        0.152     6.864 r  cifrar/rAux3[10]_i_1/O
                         net (fo=1, routed)           0.000     6.864    cifrar/rAux3_nxt[10]
    SLICE_X5Y77          FDRE                                         r  cifrar/rAux3_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.200     3.200 r  
    D23                                               0.000     3.200 r  clk (IN)
                         net (fo=0)                   0.000     3.200    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     4.015 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     5.694    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.807 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.336     7.143    cifrar/CLK
    SLICE_X5Y77          FDRE                                         r  cifrar/rAux3_reg[10]/C
                         clock pessimism              0.251     7.394    
                         clock uncertainty           -0.035     7.359    
    SLICE_X5Y77          FDRE (Setup_fdre_C_D)        0.035     7.394    cifrar/rAux3_reg[10]
  -------------------------------------------------------------------
                         required time                          7.394    
                         arrival time                          -6.864    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.537ns  (required time - arrival time)
  Source:                 cifrar/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            cifrar/rAux3_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk rise@3.200ns - clk rise@0.000ns)
  Data Path Delay:        2.675ns  (logic 1.072ns (40.081%)  route 1.603ns (59.919%))
  Logic Levels:           6  (CARRY4=4 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.945ns = ( 7.145 - 3.200 ) 
    Source Clock Delay      (SCD):    4.220ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.444     4.220    cifrar/CLK
    SLICE_X2Y72          FDRE                                         r  cifrar/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.308     4.528 r  cifrar/FSM_sequential_state_reg[0]/Q
                         net (fo=103, routed)         0.842     5.369    cifrar/state[0]
    SLICE_X2Y78                                                       r  cifrar/rAux3[3]_i_4/I2
    SLICE_X2Y78          LUT5 (Prop_lut5_I2_O)        0.053     5.422 r  cifrar/rAux3[3]_i_4/O
                         net (fo=2, routed)           0.479     5.902    cifrar/p_1_in[3]
    SLICE_X3Y75                                                       r  cifrar/rAux3_reg[3]_i_3/DI[3]
    SLICE_X3Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.230     6.132 r  cifrar/rAux3_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.132    cifrar/rAux3_reg[3]_i_3_n_0
    SLICE_X3Y76                                                       r  cifrar/rAux3_reg[7]_i_3/CI
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.190 r  cifrar/rAux3_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.190    cifrar/rAux3_reg[7]_i_3_n_0
    SLICE_X3Y77                                                       r  cifrar/rAux3_reg[11]_i_3/CI
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.248 r  cifrar/rAux3_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.248    cifrar/rAux3_reg[11]_i_3_n_0
    SLICE_X3Y78                                                       r  cifrar/rAux3_reg[15]_i_4/CI
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     6.461 r  cifrar/rAux3_reg[15]_i_4/O[1]
                         net (fo=1, routed)           0.282     6.742    cifrar/p_2_out[13]
    SLICE_X2Y78                                                       r  cifrar/rAux3[13]_i_1/I2
    SLICE_X2Y78          LUT5 (Prop_lut5_I2_O)        0.152     6.894 r  cifrar/rAux3[13]_i_1/O
                         net (fo=1, routed)           0.000     6.894    cifrar/rAux3_nxt[13]
    SLICE_X2Y78          FDRE                                         r  cifrar/rAux3_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.200     3.200 r  
    D23                                               0.000     3.200 r  clk (IN)
                         net (fo=0)                   0.000     3.200    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     4.015 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     5.694    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.807 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.338     7.145    cifrar/CLK
    SLICE_X2Y78          FDRE                                         r  cifrar/rAux3_reg[13]/C
                         clock pessimism              0.251     7.396    
                         clock uncertainty           -0.035     7.361    
    SLICE_X2Y78          FDRE (Setup_fdre_C_D)        0.071     7.432    cifrar/rAux3_reg[13]
  -------------------------------------------------------------------
                         required time                          7.432    
                         arrival time                          -6.894    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.590ns  (required time - arrival time)
  Source:                 cifrar/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            cifrar/rAux3_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk rise@3.200ns - clk rise@0.000ns)
  Data Path Delay:        2.586ns  (logic 1.028ns (39.754%)  route 1.558ns (60.246%))
  Logic Levels:           6  (CARRY4=4 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.945ns = ( 7.145 - 3.200 ) 
    Source Clock Delay      (SCD):    4.220ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.444     4.220    cifrar/CLK
    SLICE_X2Y72          FDRE                                         r  cifrar/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.308     4.528 r  cifrar/FSM_sequential_state_reg[0]/Q
                         net (fo=103, routed)         0.842     5.369    cifrar/state[0]
    SLICE_X2Y78                                                       r  cifrar/rAux3[3]_i_4/I2
    SLICE_X2Y78          LUT5 (Prop_lut5_I2_O)        0.053     5.422 r  cifrar/rAux3[3]_i_4/O
                         net (fo=2, routed)           0.479     5.902    cifrar/p_1_in[3]
    SLICE_X3Y75                                                       r  cifrar/rAux3_reg[3]_i_3/DI[3]
    SLICE_X3Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.230     6.132 r  cifrar/rAux3_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.132    cifrar/rAux3_reg[3]_i_3_n_0
    SLICE_X3Y76                                                       r  cifrar/rAux3_reg[7]_i_3/CI
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.190 r  cifrar/rAux3_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.190    cifrar/rAux3_reg[7]_i_3_n_0
    SLICE_X3Y77                                                       r  cifrar/rAux3_reg[11]_i_3/CI
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.248 r  cifrar/rAux3_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.248    cifrar/rAux3_reg[11]_i_3_n_0
    SLICE_X3Y78                                                       r  cifrar/rAux3_reg[15]_i_4/CI
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179     6.427 r  cifrar/rAux3_reg[15]_i_4/O[3]
                         net (fo=1, routed)           0.237     6.664    cifrar/p_2_out[15]
    SLICE_X0Y78                                                       r  cifrar/rAux3[15]_i_2/I2
    SLICE_X0Y78          LUT5 (Prop_lut5_I2_O)        0.142     6.806 r  cifrar/rAux3[15]_i_2/O
                         net (fo=1, routed)           0.000     6.806    cifrar/rAux3_nxt[15]
    SLICE_X0Y78          FDRE                                         r  cifrar/rAux3_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.200     3.200 r  
    D23                                               0.000     3.200 r  clk (IN)
                         net (fo=0)                   0.000     3.200    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     4.015 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     5.694    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.807 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.338     7.145    cifrar/CLK
    SLICE_X0Y78          FDRE                                         r  cifrar/rAux3_reg[15]/C
                         clock pessimism              0.251     7.396    
                         clock uncertainty           -0.035     7.361    
    SLICE_X0Y78          FDRE (Setup_fdre_C_D)        0.035     7.396    cifrar/rAux3_reg[15]
  -------------------------------------------------------------------
                         required time                          7.396    
                         arrival time                          -6.806    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.599ns  (required time - arrival time)
  Source:                 cifrar/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            cifrar/rAux3_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk rise@3.200ns - clk rise@0.000ns)
  Data Path Delay:        2.573ns  (logic 1.014ns (39.404%)  route 1.559ns (60.596%))
  Logic Levels:           5  (CARRY4=3 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.943ns = ( 7.143 - 3.200 ) 
    Source Clock Delay      (SCD):    4.220ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.444     4.220    cifrar/CLK
    SLICE_X2Y72          FDRE                                         r  cifrar/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.308     4.528 r  cifrar/FSM_sequential_state_reg[0]/Q
                         net (fo=103, routed)         0.842     5.369    cifrar/state[0]
    SLICE_X2Y78                                                       r  cifrar/rAux3[3]_i_4/I2
    SLICE_X2Y78          LUT5 (Prop_lut5_I2_O)        0.053     5.422 r  cifrar/rAux3[3]_i_4/O
                         net (fo=2, routed)           0.479     5.902    cifrar/p_1_in[3]
    SLICE_X3Y75                                                       r  cifrar/rAux3_reg[3]_i_3/DI[3]
    SLICE_X3Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.230     6.132 r  cifrar/rAux3_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.132    cifrar/rAux3_reg[3]_i_3_n_0
    SLICE_X3Y76                                                       r  cifrar/rAux3_reg[7]_i_3/CI
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.190 r  cifrar/rAux3_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.190    cifrar/rAux3_reg[7]_i_3_n_0
    SLICE_X3Y77                                                       r  cifrar/rAux3_reg[11]_i_3/CI
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     6.403 r  cifrar/rAux3_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.238     6.641    cifrar/p_2_out[9]
    SLICE_X4Y77                                                       r  cifrar/rAux3[9]_i_1/I2
    SLICE_X4Y77          LUT5 (Prop_lut5_I2_O)        0.152     6.793 r  cifrar/rAux3[9]_i_1/O
                         net (fo=1, routed)           0.000     6.793    cifrar/rAux3_nxt[9]
    SLICE_X4Y77          FDRE                                         r  cifrar/rAux3_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.200     3.200 r  
    D23                                               0.000     3.200 r  clk (IN)
                         net (fo=0)                   0.000     3.200    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     4.015 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     5.694    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.807 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.336     7.143    cifrar/CLK
    SLICE_X4Y77          FDRE                                         r  cifrar/rAux3_reg[9]/C
                         clock pessimism              0.251     7.394    
                         clock uncertainty           -0.035     7.359    
    SLICE_X4Y77          FDRE (Setup_fdre_C_D)        0.034     7.393    cifrar/rAux3_reg[9]
  -------------------------------------------------------------------
                         required time                          7.393    
                         arrival time                          -6.793    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.625ns  (required time - arrival time)
  Source:                 cifrar/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            cifrar/rAux3_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk rise@3.200ns - clk rise@0.000ns)
  Data Path Delay:        2.592ns  (logic 0.912ns (35.182%)  route 1.680ns (64.818%))
  Logic Levels:           4  (CARRY4=2 LUT5=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.943ns = ( 7.143 - 3.200 ) 
    Source Clock Delay      (SCD):    4.220ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.444     4.220    cifrar/CLK
    SLICE_X2Y72          FDRE                                         r  cifrar/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.308     4.528 r  cifrar/FSM_sequential_state_reg[0]/Q
                         net (fo=103, routed)         0.842     5.369    cifrar/state[0]
    SLICE_X2Y78                                                       r  cifrar/rAux3[3]_i_4/I2
    SLICE_X2Y78          LUT5 (Prop_lut5_I2_O)        0.053     5.422 r  cifrar/rAux3[3]_i_4/O
                         net (fo=2, routed)           0.479     5.902    cifrar/p_1_in[3]
    SLICE_X3Y75                                                       r  cifrar/rAux3_reg[3]_i_3/DI[3]
    SLICE_X3Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.230     6.132 r  cifrar/rAux3_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.132    cifrar/rAux3_reg[3]_i_3_n_0
    SLICE_X3Y76                                                       r  cifrar/rAux3_reg[7]_i_3/CI
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179     6.311 r  cifrar/rAux3_reg[7]_i_3/O[3]
                         net (fo=1, routed)           0.359     6.670    cifrar/p_2_out[7]
    SLICE_X2Y73                                                       r  cifrar/rAux3[7]_i_1/I2
    SLICE_X2Y73          LUT5 (Prop_lut5_I2_O)        0.142     6.812 r  cifrar/rAux3[7]_i_1/O
                         net (fo=1, routed)           0.000     6.812    cifrar/rAux3_nxt[7]
    SLICE_X2Y73          FDRE                                         r  cifrar/rAux3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.200     3.200 r  
    D23                                               0.000     3.200 r  clk (IN)
                         net (fo=0)                   0.000     3.200    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     4.015 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     5.694    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.807 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.336     7.143    cifrar/CLK
    SLICE_X2Y73          FDRE                                         r  cifrar/rAux3_reg[7]/C
                         clock pessimism              0.258     7.401    
                         clock uncertainty           -0.035     7.366    
    SLICE_X2Y73          FDRE (Setup_fdre_C_D)        0.072     7.438    cifrar/rAux3_reg[7]
  -------------------------------------------------------------------
                         required time                          7.438    
                         arrival time                          -6.812    
  -------------------------------------------------------------------
                         slack                                  0.625    

Slack (MET) :             0.656ns  (required time - arrival time)
  Source:                 cifrar/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            cifrar/rAux3_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk rise@3.200ns - clk rise@0.000ns)
  Data Path Delay:        2.556ns  (logic 0.995ns (38.926%)  route 1.561ns (61.074%))
  Logic Levels:           6  (CARRY4=4 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.944ns = ( 7.144 - 3.200 ) 
    Source Clock Delay      (SCD):    4.220ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.444     4.220    cifrar/CLK
    SLICE_X2Y72          FDRE                                         r  cifrar/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.308     4.528 r  cifrar/FSM_sequential_state_reg[0]/Q
                         net (fo=103, routed)         0.842     5.369    cifrar/state[0]
    SLICE_X2Y78                                                       r  cifrar/rAux3[3]_i_4/I2
    SLICE_X2Y78          LUT5 (Prop_lut5_I2_O)        0.053     5.422 r  cifrar/rAux3[3]_i_4/O
                         net (fo=2, routed)           0.479     5.902    cifrar/p_1_in[3]
    SLICE_X3Y75                                                       r  cifrar/rAux3_reg[3]_i_3/DI[3]
    SLICE_X3Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.230     6.132 r  cifrar/rAux3_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.132    cifrar/rAux3_reg[3]_i_3_n_0
    SLICE_X3Y76                                                       r  cifrar/rAux3_reg[7]_i_3/CI
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.190 r  cifrar/rAux3_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.190    cifrar/rAux3_reg[7]_i_3_n_0
    SLICE_X3Y77                                                       r  cifrar/rAux3_reg[11]_i_3/CI
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.248 r  cifrar/rAux3_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.248    cifrar/rAux3_reg[11]_i_3_n_0
    SLICE_X3Y78                                                       r  cifrar/rAux3_reg[15]_i_4/CI
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.136     6.384 r  cifrar/rAux3_reg[15]_i_4/O[2]
                         net (fo=1, routed)           0.240     6.624    cifrar/p_2_out[14]
    SLICE_X2Y77                                                       r  cifrar/rAux3[14]_i_1/I2
    SLICE_X2Y77          LUT5 (Prop_lut5_I2_O)        0.152     6.776 r  cifrar/rAux3[14]_i_1/O
                         net (fo=1, routed)           0.000     6.776    cifrar/rAux3_nxt[14]
    SLICE_X2Y77          FDRE                                         r  cifrar/rAux3_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.200     3.200 r  
    D23                                               0.000     3.200 r  clk (IN)
                         net (fo=0)                   0.000     3.200    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     4.015 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     5.694    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.807 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.337     7.144    cifrar/CLK
    SLICE_X2Y77          FDRE                                         r  cifrar/rAux3_reg[14]/C
                         clock pessimism              0.251     7.395    
                         clock uncertainty           -0.035     7.360    
    SLICE_X2Y77          FDRE (Setup_fdre_C_D)        0.072     7.432    cifrar/rAux3_reg[14]
  -------------------------------------------------------------------
                         required time                          7.432    
                         arrival time                          -6.776    
  -------------------------------------------------------------------
                         slack                                  0.656    

Slack (MET) :             0.665ns  (required time - arrival time)
  Source:                 cifrar/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            cifrar/rAux3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk rise@3.200ns - clk rise@0.000ns)
  Data Path Delay:        2.542ns  (logic 0.879ns (34.578%)  route 1.663ns (65.422%))
  Logic Levels:           4  (CARRY4=2 LUT5=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.940ns = ( 7.140 - 3.200 ) 
    Source Clock Delay      (SCD):    4.220ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.444     4.220    cifrar/CLK
    SLICE_X2Y72          FDRE                                         r  cifrar/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.308     4.528 r  cifrar/FSM_sequential_state_reg[0]/Q
                         net (fo=103, routed)         0.842     5.369    cifrar/state[0]
    SLICE_X2Y78                                                       r  cifrar/rAux3[3]_i_4/I2
    SLICE_X2Y78          LUT5 (Prop_lut5_I2_O)        0.053     5.422 r  cifrar/rAux3[3]_i_4/O
                         net (fo=2, routed)           0.479     5.902    cifrar/p_1_in[3]
    SLICE_X3Y75                                                       r  cifrar/rAux3_reg[3]_i_3/DI[3]
    SLICE_X3Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.230     6.132 r  cifrar/rAux3_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.132    cifrar/rAux3_reg[3]_i_3_n_0
    SLICE_X3Y76                                                       r  cifrar/rAux3_reg[7]_i_3/CI
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.136     6.268 r  cifrar/rAux3_reg[7]_i_3/O[2]
                         net (fo=1, routed)           0.342     6.610    cifrar/p_2_out[6]
    SLICE_X6Y75                                                       r  cifrar/rAux3[6]_i_1/I2
    SLICE_X6Y75          LUT5 (Prop_lut5_I2_O)        0.152     6.762 r  cifrar/rAux3[6]_i_1/O
                         net (fo=1, routed)           0.000     6.762    cifrar/rAux3_nxt[6]
    SLICE_X6Y75          FDRE                                         r  cifrar/rAux3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.200     3.200 r  
    D23                                               0.000     3.200 r  clk (IN)
                         net (fo=0)                   0.000     3.200    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     4.015 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     5.694    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.807 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.333     7.140    cifrar/CLK
    SLICE_X6Y75          FDRE                                         r  cifrar/rAux3_reg[6]/C
                         clock pessimism              0.251     7.391    
                         clock uncertainty           -0.035     7.356    
    SLICE_X6Y75          FDRE (Setup_fdre_C_D)        0.071     7.427    cifrar/rAux3_reg[6]
  -------------------------------------------------------------------
                         required time                          7.427    
                         arrival time                          -6.762    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.677ns  (required time - arrival time)
  Source:                 cifrar/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            cifrar/rAux3_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk rise@3.200ns - clk rise@0.000ns)
  Data Path Delay:        2.537ns  (logic 0.970ns (38.238%)  route 1.567ns (61.762%))
  Logic Levels:           5  (CARRY4=3 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.945ns = ( 7.145 - 3.200 ) 
    Source Clock Delay      (SCD):    4.220ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.444     4.220    cifrar/CLK
    SLICE_X2Y72          FDRE                                         r  cifrar/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.308     4.528 r  cifrar/FSM_sequential_state_reg[0]/Q
                         net (fo=103, routed)         0.842     5.369    cifrar/state[0]
    SLICE_X2Y78                                                       r  cifrar/rAux3[3]_i_4/I2
    SLICE_X2Y78          LUT5 (Prop_lut5_I2_O)        0.053     5.422 r  cifrar/rAux3[3]_i_4/O
                         net (fo=2, routed)           0.479     5.902    cifrar/p_1_in[3]
    SLICE_X3Y75                                                       r  cifrar/rAux3_reg[3]_i_3/DI[3]
    SLICE_X3Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.230     6.132 r  cifrar/rAux3_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.132    cifrar/rAux3_reg[3]_i_3_n_0
    SLICE_X3Y76                                                       r  cifrar/rAux3_reg[7]_i_3/CI
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.190 r  cifrar/rAux3_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.190    cifrar/rAux3_reg[7]_i_3_n_0
    SLICE_X3Y77                                                       r  cifrar/rAux3_reg[11]_i_3/CI
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179     6.369 r  cifrar/rAux3_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.246     6.615    cifrar/p_2_out[11]
    SLICE_X2Y78                                                       r  cifrar/rAux3[11]_i_1/I2
    SLICE_X2Y78          LUT5 (Prop_lut5_I2_O)        0.142     6.757 r  cifrar/rAux3[11]_i_1/O
                         net (fo=1, routed)           0.000     6.757    cifrar/rAux3_nxt[11]
    SLICE_X2Y78          FDRE                                         r  cifrar/rAux3_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.200     3.200 r  
    D23                                               0.000     3.200 r  clk (IN)
                         net (fo=0)                   0.000     3.200    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     4.015 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     5.694    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.807 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.338     7.145    cifrar/CLK
    SLICE_X2Y78          FDRE                                         r  cifrar/rAux3_reg[11]/C
                         clock pessimism              0.251     7.396    
                         clock uncertainty           -0.035     7.361    
    SLICE_X2Y78          FDRE (Setup_fdre_C_D)        0.073     7.434    cifrar/rAux3_reg[11]
  -------------------------------------------------------------------
                         required time                          7.434    
                         arrival time                          -6.757    
  -------------------------------------------------------------------
                         slack                                  0.677    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 cifrar/rCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            cifrar/rCount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.128ns (57.213%)  route 0.096ns (42.787%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.572     1.429    cifrar/CLK
    SLICE_X0Y70          FDRE                                         r  cifrar/rCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.100     1.529 r  cifrar/rCount_reg[2]/Q
                         net (fo=5, routed)           0.096     1.625    cifrar/rCount_reg__0[2]
    SLICE_X1Y70                                                       r  cifrar/rCount[4]_i_1/I0
    SLICE_X1Y70          LUT5 (Prop_lut5_I0_O)        0.028     1.653 r  cifrar/rCount[4]_i_1/O
                         net (fo=1, routed)           0.000     1.653    cifrar/p_0_in[4]
    SLICE_X1Y70          FDRE                                         r  cifrar/rCount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.772     1.945    cifrar/CLK
    SLICE_X1Y70          FDRE                                         r  cifrar/rCount_reg[4]/C
                         clock pessimism             -0.505     1.440    
    SLICE_X1Y70          FDRE (Hold_fdre_C_D)         0.060     1.500    cifrar/rCount_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.500    
                         arrival time                           1.653    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 cifrar/rCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            cifrar/rCount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.128ns (56.958%)  route 0.097ns (43.042%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.572     1.429    cifrar/CLK
    SLICE_X0Y70          FDRE                                         r  cifrar/rCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.100     1.529 r  cifrar/rCount_reg[2]/Q
                         net (fo=5, routed)           0.097     1.626    cifrar/rCount_reg__0[2]
    SLICE_X1Y70                                                       r  cifrar/rCount[3]_i_1/I2
    SLICE_X1Y70          LUT4 (Prop_lut4_I2_O)        0.028     1.654 r  cifrar/rCount[3]_i_1/O
                         net (fo=1, routed)           0.000     1.654    cifrar/p_0_in[3]
    SLICE_X1Y70          FDRE                                         r  cifrar/rCount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.772     1.945    cifrar/CLK
    SLICE_X1Y70          FDRE                                         r  cifrar/rCount_reg[3]/C
                         clock pessimism             -0.505     1.440    
    SLICE_X1Y70          FDRE (Hold_fdre_C_D)         0.060     1.500    cifrar/rCount_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.500    
                         arrival time                           1.654    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 descifrar/rCount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            descifrar/rCount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.128ns (52.629%)  route 0.115ns (47.371%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.580     1.437    descifrar/CLK
    SLICE_X1Y91          FDRE                                         r  descifrar/rCount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.100     1.537 r  descifrar/rCount_reg[5]/Q
                         net (fo=2, routed)           0.115     1.653    descifrar/rCount_reg__0[5]
    SLICE_X1Y91                                                       r  descifrar/rCount[5]_i_1__0/I5
    SLICE_X1Y91          LUT6 (Prop_lut6_I5_O)        0.028     1.681 r  descifrar/rCount[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.681    descifrar/p_0_in__0[5]
    SLICE_X1Y91          FDRE                                         r  descifrar/rCount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.782     1.955    descifrar/CLK
    SLICE_X1Y91          FDRE                                         r  descifrar/rCount_reg[5]/C
                         clock pessimism             -0.518     1.437    
    SLICE_X1Y91          FDRE (Hold_fdre_C_D)         0.061     1.498    descifrar/rCount_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.498    
                         arrival time                           1.681    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 cifrar/sum_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            cifrar/rAux2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.177ns (64.846%)  route 0.096ns (35.154%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.568     1.425    cifrar/CLK
    SLICE_X1Y75          FDRE                                         r  cifrar/sum_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDRE (Prop_fdre_C_Q)         0.100     1.525 r  cifrar/sum_reg[15]/Q
                         net (fo=2, routed)           0.096     1.621    cifrar/sum_reg[15]
    SLICE_X0Y75                                                       r  cifrar/rAux2[15]_i_3/I0
    SLICE_X0Y75          LUT5 (Prop_lut5_I0_O)        0.028     1.649 r  cifrar/rAux2[15]_i_3/O
                         net (fo=1, routed)           0.000     1.649    cifrar/rAux2[15]_i_3_n_0
    SLICE_X0Y75                                                       r  cifrar/rAux2_reg[15]_i_2/S[3]
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     1.698 r  cifrar/rAux2_reg[15]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.698    cifrar/rAux2_nxt1_in[15]
    SLICE_X0Y75          FDRE                                         r  cifrar/rAux2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.767     1.940    cifrar/CLK
    SLICE_X0Y75          FDRE                                         r  cifrar/rAux2_reg[15]/C
                         clock pessimism             -0.504     1.436    
    SLICE_X0Y75          FDRE (Hold_fdre_C_D)         0.071     1.507    cifrar/rAux2_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 descifrar/sum_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            descifrar/rAux2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.193ns (60.027%)  route 0.129ns (39.973%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.580     1.437    descifrar/CLK
    SLICE_X6Y94          FDRE                                         r  descifrar/sum_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y94          FDRE (Prop_fdre_C_Q)         0.118     1.555 r  descifrar/sum_reg[1]/Q
                         net (fo=3, routed)           0.129     1.684    descifrar/sum_reg[1]
    SLICE_X2Y94                                                       r  descifrar/rAux2[3]_i_4/I0
    SLICE_X2Y94          LUT5 (Prop_lut5_I0_O)        0.028     1.712 r  descifrar/rAux2[3]_i_4/O
                         net (fo=1, routed)           0.000     1.712    descifrar/rAux2[3]_i_4_n_0
    SLICE_X2Y94                                                       r  descifrar/rAux2_reg[3]_i_1/S[1]
    SLICE_X2Y94          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.047     1.759 r  descifrar/rAux2_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.759    descifrar/rAux2_reg[3]_i_1_n_6
    SLICE_X2Y94          FDRE                                         r  descifrar/rAux2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.783     1.956    descifrar/CLK
    SLICE_X2Y94          FDRE                                         r  descifrar/rAux2_reg[1]/C
                         clock pessimism             -0.484     1.472    
    SLICE_X2Y94          FDRE (Hold_fdre_C_D)         0.092     1.564    descifrar/rAux2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 cifrar/oC0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            cifrar/rAux1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.175ns (54.846%)  route 0.144ns (45.154%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.568     1.425    cifrar/CLK
    SLICE_X5Y73          FDRE                                         r  cifrar/oC0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.100     1.525 r  cifrar/oC0_reg[2]/Q
                         net (fo=4, routed)           0.144     1.669    cifrar/oC0_OBUF[2]
    SLICE_X2Y74                                                       r  cifrar/rAux1[7]_i_7/I5
    SLICE_X2Y74          LUT6 (Prop_lut6_I5_O)        0.028     1.697 r  cifrar/rAux1[7]_i_7/O
                         net (fo=1, routed)           0.000     1.697    cifrar/rAux1[7]_i_7_n_0
    SLICE_X2Y74                                                       r  cifrar/rAux1_reg[7]_i_1/S[2]
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.047     1.744 r  cifrar/rAux1_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.744    cifrar/rAux1_nxt1_in[6]
    SLICE_X2Y74          FDRE                                         r  cifrar/rAux1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.767     1.940    cifrar/CLK
    SLICE_X2Y74          FDRE                                         r  cifrar/rAux1_reg[6]/C
                         clock pessimism             -0.484     1.456    
    SLICE_X2Y74          FDRE (Hold_fdre_C_D)         0.092     1.548    cifrar/rAux1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 descifrar/rCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            descifrar/rCount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.146ns (50.938%)  route 0.141ns (49.062%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.580     1.437    descifrar/CLK
    SLICE_X2Y91          FDRE                                         r  descifrar/rCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.118     1.555 r  descifrar/rCount_reg[0]/Q
                         net (fo=7, routed)           0.141     1.696    descifrar/rCount_reg__0[0]
    SLICE_X2Y91                                                       r  descifrar/rCount[2]_i_1__0/I0
    SLICE_X2Y91          LUT3 (Prop_lut3_I0_O)        0.028     1.724 r  descifrar/rCount[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.724    descifrar/rCount[2]_i_1__0_n_0
    SLICE_X2Y91          FDRE                                         r  descifrar/rCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.782     1.955    descifrar/CLK
    SLICE_X2Y91          FDRE                                         r  descifrar/rCount_reg[2]/C
                         clock pessimism             -0.518     1.437    
    SLICE_X2Y91          FDRE (Hold_fdre_C_D)         0.087     1.524    descifrar/rCount_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 cifrar/sum_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            cifrar/rAux2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.177ns (62.601%)  route 0.106ns (37.399%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.568     1.425    cifrar/CLK
    SLICE_X1Y74          FDRE                                         r  cifrar/sum_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDRE (Prop_fdre_C_Q)         0.100     1.525 r  cifrar/sum_reg[11]/Q
                         net (fo=3, routed)           0.106     1.631    cifrar/sum_reg[11]
    SLICE_X0Y74                                                       r  cifrar/rAux2[11]_i_2/I0
    SLICE_X0Y74          LUT5 (Prop_lut5_I0_O)        0.028     1.659 r  cifrar/rAux2[11]_i_2/O
                         net (fo=1, routed)           0.000     1.659    cifrar/rAux2[11]_i_2_n_0
    SLICE_X0Y74                                                       r  cifrar/rAux2_reg[11]_i_1/S[3]
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     1.708 r  cifrar/rAux2_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.708    cifrar/rAux2_nxt1_in[11]
    SLICE_X0Y74          FDRE                                         r  cifrar/rAux2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.767     1.940    cifrar/CLK
    SLICE_X0Y74          FDRE                                         r  cifrar/rAux2_reg[11]/C
                         clock pessimism             -0.504     1.436    
    SLICE_X0Y74          FDRE (Hold_fdre_C_D)         0.071     1.507    cifrar/rAux2_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 cifrar/sum_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            cifrar/rAux2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.177ns (62.601%)  route 0.106ns (37.399%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.426ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.569     1.426    cifrar/CLK
    SLICE_X1Y73          FDRE                                         r  cifrar/sum_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.100     1.526 r  cifrar/sum_reg[7]/Q
                         net (fo=3, routed)           0.106     1.632    cifrar/sum_reg[7]
    SLICE_X0Y73                                                       r  cifrar/rAux2[7]_i_2/I0
    SLICE_X0Y73          LUT5 (Prop_lut5_I0_O)        0.028     1.660 r  cifrar/rAux2[7]_i_2/O
                         net (fo=1, routed)           0.000     1.660    cifrar/rAux2[7]_i_2_n_0
    SLICE_X0Y73                                                       r  cifrar/rAux2_reg[7]_i_1/S[3]
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     1.709 r  cifrar/rAux2_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.709    cifrar/rAux2_nxt1_in[7]
    SLICE_X0Y73          FDRE                                         r  cifrar/rAux2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.768     1.941    cifrar/CLK
    SLICE_X0Y73          FDRE                                         r  cifrar/rAux2_reg[7]/C
                         clock pessimism             -0.504     1.437    
    SLICE_X0Y73          FDRE (Hold_fdre_C_D)         0.071     1.508    cifrar/rAux2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 cifrar/rCount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            cifrar/rCount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.627%)  route 0.135ns (51.373%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.572     1.429    cifrar/CLK
    SLICE_X1Y70          FDRE                                         r  cifrar/rCount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.100     1.529 r  cifrar/rCount_reg[3]/Q
                         net (fo=4, routed)           0.135     1.665    cifrar/rCount_reg__0[3]
    SLICE_X1Y70                                                       r  cifrar/rCount[5]_i_2/I0
    SLICE_X1Y70          LUT6 (Prop_lut6_I0_O)        0.028     1.693 r  cifrar/rCount[5]_i_2/O
                         net (fo=1, routed)           0.000     1.693    cifrar/p_0_in[5]
    SLICE_X1Y70          FDRE                                         r  cifrar/rCount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.772     1.945    cifrar/CLK
    SLICE_X1Y70          FDRE                                         r  cifrar/rCount_reg[5]/C
                         clock pessimism             -0.516     1.429    
    SLICE_X1Y70          FDRE (Hold_fdre_C_D)         0.061     1.490    cifrar/rCount_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.490    
                         arrival time                           1.693    
  -------------------------------------------------------------------
                         slack                                  0.202    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.600         3.200       1.600      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.700         3.200       2.500      SLICE_X2Y72    cifrar/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.700         3.200       2.500      SLICE_X1Y78    cifrar/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.700         3.200       2.500      SLICE_X2Y72    cifrar/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.700         3.200       2.500      SLICE_X2Y72    cifrar/FSM_sequential_state_reg[3]/C
Min Period        n/a     FDRE/C   n/a            0.700         3.200       2.500      SLICE_X5Y74    cifrar/oC0_reg[5]/C
Min Period        n/a     FDRE/C   n/a            0.700         3.200       2.500      SLICE_X5Y74    cifrar/oC0_reg[6]/C
Min Period        n/a     FDRE/C   n/a            0.700         3.200       2.500      SLICE_X5Y74    cifrar/oC0_reg[7]/C
Min Period        n/a     FDRE/C   n/a            0.700         3.200       2.500      SLICE_X5Y75    cifrar/oC0_reg[8]/C
Min Period        n/a     FDRE/C   n/a            0.700         3.200       2.500      SLICE_X5Y75    cifrar/oC0_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         1.600       1.250      SLICE_X2Y72    cifrar/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         1.600       1.250      SLICE_X2Y72    cifrar/FSM_sequential_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         1.600       1.250      SLICE_X2Y72    cifrar/FSM_sequential_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         1.600       1.250      SLICE_X4Y76    cifrar/oC1_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         1.600       1.250      SLICE_X4Y73    cifrar/oC1_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         1.600       1.250      SLICE_X4Y73    cifrar/oC1_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         1.600       1.250      SLICE_X4Y73    cifrar/oC1_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         1.600       1.250      SLICE_X2Y76    cifrar/rAux1_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         1.600       1.250      SLICE_X2Y76    cifrar/rAux1_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         1.600       1.250      SLICE_X2Y76    cifrar/rAux1_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         1.600       1.250      SLICE_X4Y97    descifrar/rAux3_reg[15]/C
High Pulse Width  Fast    FDSE/C   n/a            0.350         1.600       1.250      SLICE_X6Y97    descifrar/sum_reg[12]/C
High Pulse Width  Fast    FDSE/C   n/a            0.350         1.600       1.250      SLICE_X6Y97    descifrar/sum_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         1.600       1.250      SLICE_X6Y97    descifrar/sum_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         1.600       1.250      SLICE_X6Y97    descifrar/sum_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         1.600       1.250      SLICE_X1Y78    cifrar/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         1.600       1.250      SLICE_X5Y74    cifrar/oC0_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         1.600       1.250      SLICE_X5Y74    cifrar/oC0_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         1.600       1.250      SLICE_X5Y74    cifrar/oC0_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         1.600       1.250      SLICE_X5Y75    cifrar/oC0_reg[8]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            66 Endpoints
Min Delay            66 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cifrar/oC1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            oC1[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.621ns  (logic 2.721ns (48.411%)  route 2.900ns (51.589%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.442     4.218    cifrar/CLK
    SLICE_X4Y76          FDRE                                         r  cifrar/oC1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDRE (Prop_fdre_C_Q)         0.269     4.487 r  cifrar/oC1_reg[15]/Q
                         net (fo=4, routed)           2.900     7.387    oC1_OBUF[15]
    J16                                                               r  oC1_OBUF[15]_inst/I
    J16                  OBUF (Prop_obuf_I_O)         2.452     9.839 r  oC1_OBUF[15]_inst/O
                         net (fo=0)                   0.000     9.839    oC1[15]
    J16                                                               r  oC1[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cifrar/oC1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            oC1[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.582ns  (logic 2.755ns (49.352%)  route 2.827ns (50.648%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.442     4.218    cifrar/CLK
    SLICE_X4Y76          FDRE                                         r  cifrar/oC1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDRE (Prop_fdre_C_Q)         0.269     4.487 r  cifrar/oC1_reg[14]/Q
                         net (fo=4, routed)           2.827     7.314    oC1_OBUF[14]
    E15                                                               r  oC1_OBUF[14]_inst/I
    E15                  OBUF (Prop_obuf_I_O)         2.486     9.800 r  oC1_OBUF[14]_inst/O
                         net (fo=0)                   0.000     9.800    oC1[14]
    E15                                                               r  oC1[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cifrar/oC1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            oC1[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.456ns  (logic 2.751ns (50.418%)  route 2.705ns (49.582%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.440     4.216    cifrar/CLK
    SLICE_X4Y74          FDRE                                         r  cifrar/oC1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y74          FDRE (Prop_fdre_C_Q)         0.269     4.485 r  cifrar/oC1_reg[7]/Q
                         net (fo=5, routed)           2.705     7.190    oC1_OBUF[7]
    D18                                                               r  oC1_OBUF[7]_inst/I
    D18                  OBUF (Prop_obuf_I_O)         2.482     9.672 r  oC1_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.672    oC1[7]
    D18                                                               r  oC1[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cifrar/oC1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            oC1[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.448ns  (logic 2.754ns (50.542%)  route 2.695ns (49.458%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.442     4.218    cifrar/CLK
    SLICE_X4Y76          FDRE                                         r  cifrar/oC1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDRE (Prop_fdre_C_Q)         0.269     4.487 r  cifrar/oC1_reg[13]/Q
                         net (fo=4, routed)           2.695     7.182    oC1_OBUF[13]
    E16                                                               r  oC1_OBUF[13]_inst/I
    E16                  OBUF (Prop_obuf_I_O)         2.485     9.666 r  oC1_OBUF[13]_inst/O
                         net (fo=0)                   0.000     9.666    oC1[13]
    E16                                                               r  oC1[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cifrar/oC1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            oC1[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.446ns  (logic 2.751ns (50.518%)  route 2.695ns (49.482%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.440     4.216    cifrar/CLK
    SLICE_X4Y75          FDRE                                         r  cifrar/oC1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDRE (Prop_fdre_C_Q)         0.269     4.485 r  cifrar/oC1_reg[9]/Q
                         net (fo=5, routed)           2.695     7.179    oC1_OBUF[9]
    E17                                                               r  oC1_OBUF[9]_inst/I
    E17                  OBUF (Prop_obuf_I_O)         2.482     9.662 r  oC1_OBUF[9]_inst/O
                         net (fo=0)                   0.000     9.662    oC1[9]
    E17                                                               r  oC1[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cifrar/oC1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            oC1[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.424ns  (logic 2.725ns (50.245%)  route 2.699ns (49.755%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.440     4.216    cifrar/CLK
    SLICE_X4Y75          FDRE                                         r  cifrar/oC1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDRE (Prop_fdre_C_Q)         0.269     4.485 r  cifrar/oC1_reg[11]/Q
                         net (fo=5, routed)           2.699     7.184    oC1_OBUF[11]
    F18                                                               r  oC1_OBUF[11]_inst/I
    F18                  OBUF (Prop_obuf_I_O)         2.456     9.640 r  oC1_OBUF[11]_inst/O
                         net (fo=0)                   0.000     9.640    oC1[11]
    F18                                                               r  oC1[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 descifrar/oC0_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            oV0[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.392ns  (logic 2.806ns (52.038%)  route 2.586ns (47.962%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.461     4.237    descifrar/CLK
    SLICE_X2Y98          FDRE                                         r  descifrar/oC0_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.308     4.545 r  descifrar/oC0_reg[14]/Q
                         net (fo=5, routed)           2.586     7.131    oV0_OBUF[14]
    A18                                                               r  oV0_OBUF[14]_inst/I
    A18                  OBUF (Prop_obuf_I_O)         2.498     9.629 r  oV0_OBUF[14]_inst/O
                         net (fo=0)                   0.000     9.629    oV0[14]
    A18                                                               r  oV0[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cifrar/oC1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            oC1[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.406ns  (logic 2.757ns (50.990%)  route 2.650ns (49.010%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.442     4.218    cifrar/CLK
    SLICE_X4Y73          FDRE                                         r  cifrar/oC1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDRE (Prop_fdre_C_Q)         0.269     4.487 r  cifrar/oC1_reg[3]/Q
                         net (fo=4, routed)           2.650     7.137    oC1_OBUF[3]
    D20                                                               r  oC1_OBUF[3]_inst/I
    D20                  OBUF (Prop_obuf_I_O)         2.488     9.624 r  oC1_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.624    oC1[3]
    D20                                                               r  oC1[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cifrar/oC1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            oC1[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.345ns  (logic 2.747ns (51.397%)  route 2.598ns (48.603%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.440     4.216    cifrar/CLK
    SLICE_X4Y75          FDRE                                         r  cifrar/oC1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDRE (Prop_fdre_C_Q)         0.269     4.485 r  cifrar/oC1_reg[10]/Q
                         net (fo=5, routed)           2.598     7.083    oC1_OBUF[10]
    F17                                                               r  oC1_OBUF[10]_inst/I
    F17                  OBUF (Prop_obuf_I_O)         2.478     9.561 r  oC1_OBUF[10]_inst/O
                         net (fo=0)                   0.000     9.561    oC1[10]
    F17                                                               r  oC1[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 descifrar/oC0_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            oV0[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.301ns  (logic 2.754ns (51.949%)  route 2.547ns (48.051%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.461     4.237    descifrar/CLK
    SLICE_X0Y98          FDRE                                         r  descifrar/oC0_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.269     4.506 r  descifrar/oC0_reg[15]/Q
                         net (fo=4, routed)           2.547     7.053    oV0_OBUF[15]
    B16                                                               r  oV0_OBUF[15]_inst/I
    B16                  OBUF (Prop_obuf_I_O)         2.485     9.538 r  oV0_OBUF[15]_inst/O
                         net (fo=0)                   0.000     9.538    oV0[15]
    B16                                                               r  oV0[15] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 descifrar/oC1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            oV1[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.785ns  (logic 1.464ns (81.987%)  route 0.322ns (18.013%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.580     1.437    descifrar/CLK
    SLICE_X1Y92          FDRE                                         r  descifrar/oC1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.100     1.537 r  descifrar/oC1_reg[9]/Q
                         net (fo=6, routed)           0.322     1.859    oV1_OBUF[9]
    A23                                                               r  oV1_OBUF[9]_inst/I
    A23                  OBUF (Prop_obuf_I_O)         1.364     3.223 r  oV1_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.223    oV1[9]
    A23                                                               r  oV1[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 descifrar/oC1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            oV1[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.802ns  (logic 1.455ns (80.760%)  route 0.347ns (19.240%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.581     1.438    descifrar/CLK
    SLICE_X0Y96          FDRE                                         r  descifrar/oC1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.100     1.538 r  descifrar/oC1_reg[12]/Q
                         net (fo=5, routed)           0.347     1.885    oV1_OBUF[12]
    A22                                                               r  oV1_OBUF[12]_inst/I
    A22                  OBUF (Prop_obuf_I_O)         1.355     3.240 r  oV1_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.240    oV1[12]
    A22                                                               r  oV1[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 descifrar/oC1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            oV1[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.811ns  (logic 1.476ns (81.490%)  route 0.335ns (18.510%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.580     1.437    descifrar/CLK
    SLICE_X1Y92          FDRE                                         r  descifrar/oC1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.100     1.537 r  descifrar/oC1_reg[8]/Q
                         net (fo=6, routed)           0.335     1.872    oV1_OBUF[8]
    A24                                                               r  oV1_OBUF[8]_inst/I
    A24                  OBUF (Prop_obuf_I_O)         1.376     3.248 r  oV1_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.248    oV1[8]
    A24                                                               r  oV1[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 descifrar/oC1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            oV1[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.819ns  (logic 1.468ns (80.694%)  route 0.351ns (19.306%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.580     1.437    descifrar/CLK
    SLICE_X0Y90          FDRE                                         r  descifrar/oC1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.100     1.537 r  descifrar/oC1_reg[6]/Q
                         net (fo=6, routed)           0.351     1.889    oV1_OBUF[6]
    C26                                                               r  oV1_OBUF[6]_inst/I
    C26                  OBUF (Prop_obuf_I_O)         1.368     3.256 r  oV1_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.256    oV1[6]
    C26                                                               r  oV1[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 descifrar/oC1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            oV1[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.824ns  (logic 1.450ns (79.458%)  route 0.375ns (20.542%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.580     1.437    descifrar/CLK
    SLICE_X1Y90          FDRE                                         r  descifrar/oC1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.100     1.537 r  descifrar/oC1_reg[4]/Q
                         net (fo=5, routed)           0.375     1.912    oV1_OBUF[4]
    C24                                                               r  oV1_OBUF[4]_inst/I
    C24                  OBUF (Prop_obuf_I_O)         1.350     3.262 r  oV1_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.262    oV1[4]
    C24                                                               r  oV1[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 descifrar/oC1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            oV1[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.832ns  (logic 1.470ns (80.231%)  route 0.362ns (19.769%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.580     1.437    descifrar/CLK
    SLICE_X1Y90          FDRE                                         r  descifrar/oC1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.100     1.537 r  descifrar/oC1_reg[10]/Q
                         net (fo=6, routed)           0.362     1.900    oV1_OBUF[10]
    B26                                                               r  oV1_OBUF[10]_inst/I
    B26                  OBUF (Prop_obuf_I_O)         1.370     3.270 r  oV1_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.270    oV1[10]
    B26                                                               r  oV1[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 descifrar/oC1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            oV1[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.832ns  (logic 1.445ns (78.913%)  route 0.386ns (21.087%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.581     1.438    descifrar/CLK
    SLICE_X0Y96          FDRE                                         r  descifrar/oC1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.100     1.538 r  descifrar/oC1_reg[13]/Q
                         net (fo=5, routed)           0.386     1.925    oV1_OBUF[13]
    B22                                                               r  oV1_OBUF[13]_inst/I
    B22                  OBUF (Prop_obuf_I_O)         1.345     3.270 r  oV1_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.270    oV1[13]
    B22                                                               r  oV1[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 descifrar/oC1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            oV1[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.832ns  (logic 1.456ns (79.460%)  route 0.376ns (20.540%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.581     1.438    descifrar/CLK
    SLICE_X0Y96          FDRE                                         r  descifrar/oC1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.100     1.538 r  descifrar/oC1_reg[15]/Q
                         net (fo=4, routed)           0.376     1.915    oV1_OBUF[15]
    B24                                                               r  oV1_OBUF[15]_inst/I
    B24                  OBUF (Prop_obuf_I_O)         1.356     3.270 r  oV1_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.270    oV1[15]
    B24                                                               r  oV1[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 descifrar/oC1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            oV1[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.841ns  (logic 1.463ns (79.457%)  route 0.378ns (20.543%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.580     1.437    descifrar/CLK
    SLICE_X1Y90          FDRE                                         r  descifrar/oC1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.100     1.537 r  descifrar/oC1_reg[3]/Q
                         net (fo=5, routed)           0.378     1.915    oV1_OBUF[3]
    D21                                                               r  oV1_OBUF[3]_inst/I
    D21                  OBUF (Prop_obuf_I_O)         1.363     3.278 r  oV1_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.278    oV1[3]
    D21                                                               r  oV1[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 descifrar/oC1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            oV1[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.852ns  (logic 1.460ns (78.819%)  route 0.392ns (21.181%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.580     1.437    descifrar/CLK
    SLICE_X2Y92          FDRE                                         r  descifrar/oC1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.118     1.555 r  descifrar/oC1_reg[5]/Q
                         net (fo=6, routed)           0.392     1.948    oV1_OBUF[5]
    C23                                                               r  oV1_OBUF[5]_inst/I
    C23                  OBUF (Prop_obuf_I_O)         1.342     3.290 r  oV1_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.290    oV1[5]
    C23                                                               r  oV1[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           342 Endpoints
Min Delay           342 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cifrar/oDone_reg/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.538ns  (logic 0.866ns (13.242%)  route 5.672ns (86.758%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        3.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G12                                                               r  rst_IBUF_inst/I
    G12                  IBUF (Prop_ibuf_I_O)         0.813     0.813 r  rst_IBUF_inst/O
                         net (fo=100, routed)         4.247     5.060    cifrar/rst_IBUF
    SLICE_X6Y77                                                       r  cifrar/FSM_sequential_state[3]_i_1/I0
    SLICE_X6Y77          LUT2 (Prop_lut2_I0_O)        0.053     5.113 r  cifrar/FSM_sequential_state[3]_i_1/O
                         net (fo=75, routed)          1.425     6.538    cifrar/FSM_sequential_state[3]_i_1_n_0
    SLICE_X2Y70          FDRE                                         r  cifrar/oDone_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.339     3.946    cifrar/CLK
    SLICE_X2Y70          FDRE                                         r  cifrar/oDone_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cifrar/FSM_sequential_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.431ns  (logic 0.866ns (13.462%)  route 5.566ns (86.538%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        3.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G12                                                               r  rst_IBUF_inst/I
    G12                  IBUF (Prop_ibuf_I_O)         0.813     0.813 r  rst_IBUF_inst/O
                         net (fo=100, routed)         4.247     5.060    cifrar/rst_IBUF
    SLICE_X6Y77                                                       r  cifrar/FSM_sequential_state[3]_i_1/I0
    SLICE_X6Y77          LUT2 (Prop_lut2_I0_O)        0.053     5.113 r  cifrar/FSM_sequential_state[3]_i_1/O
                         net (fo=75, routed)          1.319     6.431    cifrar/FSM_sequential_state[3]_i_1_n_0
    SLICE_X2Y72          FDRE                                         r  cifrar/FSM_sequential_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.337     3.944    cifrar/CLK
    SLICE_X2Y72          FDRE                                         r  cifrar/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cifrar/FSM_sequential_state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.431ns  (logic 0.866ns (13.462%)  route 5.566ns (86.538%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        3.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G12                                                               r  rst_IBUF_inst/I
    G12                  IBUF (Prop_ibuf_I_O)         0.813     0.813 r  rst_IBUF_inst/O
                         net (fo=100, routed)         4.247     5.060    cifrar/rst_IBUF
    SLICE_X6Y77                                                       r  cifrar/FSM_sequential_state[3]_i_1/I0
    SLICE_X6Y77          LUT2 (Prop_lut2_I0_O)        0.053     5.113 r  cifrar/FSM_sequential_state[3]_i_1/O
                         net (fo=75, routed)          1.319     6.431    cifrar/FSM_sequential_state[3]_i_1_n_0
    SLICE_X2Y72          FDRE                                         r  cifrar/FSM_sequential_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.337     3.944    cifrar/CLK
    SLICE_X2Y72          FDRE                                         r  cifrar/FSM_sequential_state_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cifrar/FSM_sequential_state_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.431ns  (logic 0.866ns (13.462%)  route 5.566ns (86.538%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        3.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G12                                                               r  rst_IBUF_inst/I
    G12                  IBUF (Prop_ibuf_I_O)         0.813     0.813 r  rst_IBUF_inst/O
                         net (fo=100, routed)         4.247     5.060    cifrar/rst_IBUF
    SLICE_X6Y77                                                       r  cifrar/FSM_sequential_state[3]_i_1/I0
    SLICE_X6Y77          LUT2 (Prop_lut2_I0_O)        0.053     5.113 r  cifrar/FSM_sequential_state[3]_i_1/O
                         net (fo=75, routed)          1.319     6.431    cifrar/FSM_sequential_state[3]_i_1_n_0
    SLICE_X2Y72          FDRE                                         r  cifrar/FSM_sequential_state_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.337     3.944    cifrar/CLK
    SLICE_X2Y72          FDRE                                         r  cifrar/FSM_sequential_state_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cifrar/rAux1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.431ns  (logic 0.866ns (13.462%)  route 5.566ns (86.538%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        3.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G12                                                               r  rst_IBUF_inst/I
    G12                  IBUF (Prop_ibuf_I_O)         0.813     0.813 r  rst_IBUF_inst/O
                         net (fo=100, routed)         4.247     5.060    cifrar/rst_IBUF
    SLICE_X6Y77                                                       r  cifrar/FSM_sequential_state[3]_i_1/I0
    SLICE_X6Y77          LUT2 (Prop_lut2_I0_O)        0.053     5.113 r  cifrar/FSM_sequential_state[3]_i_1/O
                         net (fo=75, routed)          1.319     6.431    cifrar/FSM_sequential_state[3]_i_1_n_0
    SLICE_X3Y72          FDRE                                         r  cifrar/rAux1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.337     3.944    cifrar/CLK
    SLICE_X3Y72          FDRE                                         r  cifrar/rAux1_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cifrar/rAux1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.431ns  (logic 0.866ns (13.462%)  route 5.566ns (86.538%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        3.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G12                                                               r  rst_IBUF_inst/I
    G12                  IBUF (Prop_ibuf_I_O)         0.813     0.813 r  rst_IBUF_inst/O
                         net (fo=100, routed)         4.247     5.060    cifrar/rst_IBUF
    SLICE_X6Y77                                                       r  cifrar/FSM_sequential_state[3]_i_1/I0
    SLICE_X6Y77          LUT2 (Prop_lut2_I0_O)        0.053     5.113 r  cifrar/FSM_sequential_state[3]_i_1/O
                         net (fo=75, routed)          1.319     6.431    cifrar/FSM_sequential_state[3]_i_1_n_0
    SLICE_X3Y72          FDRE                                         r  cifrar/rAux1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.337     3.944    cifrar/CLK
    SLICE_X3Y72          FDRE                                         r  cifrar/rAux1_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cifrar/rAux1_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.431ns  (logic 0.866ns (13.462%)  route 5.566ns (86.538%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        3.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G12                                                               r  rst_IBUF_inst/I
    G12                  IBUF (Prop_ibuf_I_O)         0.813     0.813 r  rst_IBUF_inst/O
                         net (fo=100, routed)         4.247     5.060    cifrar/rst_IBUF
    SLICE_X6Y77                                                       r  cifrar/FSM_sequential_state[3]_i_1/I0
    SLICE_X6Y77          LUT2 (Prop_lut2_I0_O)        0.053     5.113 r  cifrar/FSM_sequential_state[3]_i_1/O
                         net (fo=75, routed)          1.319     6.431    cifrar/FSM_sequential_state[3]_i_1_n_0
    SLICE_X3Y72          FDRE                                         r  cifrar/rAux1_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.337     3.944    cifrar/CLK
    SLICE_X3Y72          FDRE                                         r  cifrar/rAux1_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cifrar/rAux2_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.329ns  (logic 0.866ns (13.680%)  route 5.463ns (86.320%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        3.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G12                                                               r  rst_IBUF_inst/I
    G12                  IBUF (Prop_ibuf_I_O)         0.813     0.813 r  rst_IBUF_inst/O
                         net (fo=100, routed)         4.247     5.060    cifrar/rst_IBUF
    SLICE_X6Y77                                                       r  cifrar/FSM_sequential_state[3]_i_1/I0
    SLICE_X6Y77          LUT2 (Prop_lut2_I0_O)        0.053     5.113 r  cifrar/FSM_sequential_state[3]_i_1/O
                         net (fo=75, routed)          1.216     6.329    cifrar/FSM_sequential_state[3]_i_1_n_0
    SLICE_X0Y73          FDRE                                         r  cifrar/rAux2_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.336     3.943    cifrar/CLK
    SLICE_X0Y73          FDRE                                         r  cifrar/rAux2_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cifrar/rAux2_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.329ns  (logic 0.866ns (13.680%)  route 5.463ns (86.320%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        3.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G12                                                               r  rst_IBUF_inst/I
    G12                  IBUF (Prop_ibuf_I_O)         0.813     0.813 r  rst_IBUF_inst/O
                         net (fo=100, routed)         4.247     5.060    cifrar/rst_IBUF
    SLICE_X6Y77                                                       r  cifrar/FSM_sequential_state[3]_i_1/I0
    SLICE_X6Y77          LUT2 (Prop_lut2_I0_O)        0.053     5.113 r  cifrar/FSM_sequential_state[3]_i_1/O
                         net (fo=75, routed)          1.216     6.329    cifrar/FSM_sequential_state[3]_i_1_n_0
    SLICE_X0Y73          FDRE                                         r  cifrar/rAux2_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.336     3.943    cifrar/CLK
    SLICE_X0Y73          FDRE                                         r  cifrar/rAux2_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cifrar/rAux2_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.329ns  (logic 0.866ns (13.680%)  route 5.463ns (86.320%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        3.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G12                                                               r  rst_IBUF_inst/I
    G12                  IBUF (Prop_ibuf_I_O)         0.813     0.813 r  rst_IBUF_inst/O
                         net (fo=100, routed)         4.247     5.060    cifrar/rst_IBUF
    SLICE_X6Y77                                                       r  cifrar/FSM_sequential_state[3]_i_1/I0
    SLICE_X6Y77          LUT2 (Prop_lut2_I0_O)        0.053     5.113 r  cifrar/FSM_sequential_state[3]_i_1/O
                         net (fo=75, routed)          1.216     6.329    cifrar/FSM_sequential_state[3]_i_1_n_0
    SLICE_X0Y73          FDRE                                         r  cifrar/rAux2_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.336     3.943    cifrar/CLK
    SLICE_X0Y73          FDRE                                         r  cifrar/rAux2_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iV1[9]
                            (input port)
  Destination:            cifrar/oC1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.578ns  (logic 0.218ns (37.708%)  route 0.360ns (62.292%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT5=1)
  Clock Path Skew:        1.939ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E23                                               0.000     0.000 r  iV1[9] (IN)
                         net (fo=0)                   0.000     0.000    iV1[9]
    E23                                                               r  iV1_IBUF[9]_inst/I
    E23                  IBUF (Prop_ibuf_I_O)         0.141     0.141 r  iV1_IBUF[9]_inst/O
                         net (fo=2, routed)           0.360     0.501    cifrar/iV1_IBUF[9]
    SLICE_X4Y75                                                       r  cifrar/oC1[8]_i_8/I4
    SLICE_X4Y75          LUT5 (Prop_lut5_I4_O)        0.028     0.529 r  cifrar/oC1[8]_i_8/O
                         net (fo=1, routed)           0.000     0.529    cifrar/oC1[8]_i_8_n_0
    SLICE_X4Y75                                                       r  cifrar/oC1_reg[8]_i_1/S[1]
    SLICE_X4Y75          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049     0.578 r  cifrar/oC1_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.578    cifrar/oC1_reg[8]_i_1_n_6
    SLICE_X4Y75          FDRE                                         r  cifrar/oC1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.766     1.939    cifrar/CLK
    SLICE_X4Y75          FDRE                                         r  cifrar/oC1_reg[9]/C

Slack:                    inf
  Source:                 iV1[8]
                            (input port)
  Destination:            cifrar/oC1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.598ns  (logic 0.216ns (36.046%)  route 0.382ns (63.955%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT5=1)
  Clock Path Skew:        1.939ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G22                                               0.000     0.000 r  iV1[8] (IN)
                         net (fo=0)                   0.000     0.000    iV1[8]
    G22                                                               r  iV1_IBUF[8]_inst/I
    G22                  IBUF (Prop_ibuf_I_O)         0.133     0.133 r  iV1_IBUF[8]_inst/O
                         net (fo=2, routed)           0.382     0.515    cifrar/iV1_IBUF[8]
    SLICE_X4Y75                                                       r  cifrar/oC1[8]_i_9/I4
    SLICE_X4Y75          LUT5 (Prop_lut5_I4_O)        0.028     0.543 r  cifrar/oC1[8]_i_9/O
                         net (fo=1, routed)           0.000     0.543    cifrar/oC1[8]_i_9_n_0
    SLICE_X4Y75                                                       r  cifrar/oC1_reg[8]_i_1/S[0]
    SLICE_X4Y75          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.055     0.598 r  cifrar/oC1_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.598    cifrar/oC1_reg[8]_i_1_n_7
    SLICE_X4Y75          FDRE                                         r  cifrar/oC1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.766     1.939    cifrar/CLK
    SLICE_X4Y75          FDRE                                         r  cifrar/oC1_reg[8]/C

Slack:                    inf
  Source:                 iV1[13]
                            (input port)
  Destination:            cifrar/oC1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.621ns  (logic 0.226ns (36.350%)  route 0.395ns (63.650%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT5=1)
  Clock Path Skew:        1.940ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C21                                               0.000     0.000 r  iV1[13] (IN)
                         net (fo=0)                   0.000     0.000    iV1[13]
    C21                                                               r  iV1_IBUF[13]_inst/I
    C21                  IBUF (Prop_ibuf_I_O)         0.149     0.149 r  iV1_IBUF[13]_inst/O
                         net (fo=2, routed)           0.395     0.544    cifrar/iV1_IBUF[13]
    SLICE_X4Y76                                                       r  cifrar/oC1[12]_i_7/I4
    SLICE_X4Y76          LUT5 (Prop_lut5_I4_O)        0.028     0.572 r  cifrar/oC1[12]_i_7/O
                         net (fo=1, routed)           0.000     0.572    cifrar/oC1[12]_i_7_n_0
    SLICE_X4Y76                                                       r  cifrar/oC1_reg[12]_i_1/S[1]
    SLICE_X4Y76          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049     0.621 r  cifrar/oC1_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.621    cifrar/oC1_reg[12]_i_1_n_6
    SLICE_X4Y76          FDRE                                         r  cifrar/oC1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.767     1.940    cifrar/CLK
    SLICE_X4Y76          FDRE                                         r  cifrar/oC1_reg[13]/C

Slack:                    inf
  Source:                 iV1[9]
                            (input port)
  Destination:            cifrar/oC1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.646ns  (logic 0.286ns (44.268%)  route 0.360ns (55.732%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT5=1)
  Clock Path Skew:        1.939ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E23                                               0.000     0.000 r  iV1[9] (IN)
                         net (fo=0)                   0.000     0.000    iV1[9]
    E23                                                               r  iV1_IBUF[9]_inst/I
    E23                  IBUF (Prop_ibuf_I_O)         0.141     0.141 r  iV1_IBUF[9]_inst/O
                         net (fo=2, routed)           0.360     0.501    cifrar/iV1_IBUF[9]
    SLICE_X4Y75                                                       r  cifrar/oC1[8]_i_8/I4
    SLICE_X4Y75          LUT5 (Prop_lut5_I4_O)        0.028     0.529 r  cifrar/oC1[8]_i_8/O
                         net (fo=1, routed)           0.000     0.529    cifrar/oC1[8]_i_8_n_0
    SLICE_X4Y75                                                       r  cifrar/oC1_reg[8]_i_1/S[1]
    SLICE_X4Y75          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.117     0.646 r  cifrar/oC1_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.646    cifrar/oC1_reg[8]_i_1_n_5
    SLICE_X4Y75          FDRE                                         r  cifrar/oC1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.766     1.939    cifrar/CLK
    SLICE_X4Y75          FDRE                                         r  cifrar/oC1_reg[10]/C

Slack:                    inf
  Source:                 iV1[1]
                            (input port)
  Destination:            cifrar/oC1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.650ns  (logic 0.219ns (33.707%)  route 0.431ns (66.293%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT5=1)
  Clock Path Skew:        1.940ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G26                                               0.000     0.000 r  iV1[1] (IN)
                         net (fo=0)                   0.000     0.000    iV1[1]
    G26                                                               r  iV1_IBUF[1]_inst/I
    G26                  IBUF (Prop_ibuf_I_O)         0.142     0.142 r  iV1_IBUF[1]_inst/O
                         net (fo=2, routed)           0.431     0.573    cifrar/iV1_IBUF[1]
    SLICE_X4Y73                                                       r  cifrar/oC1[0]_i_9/I4
    SLICE_X4Y73          LUT5 (Prop_lut5_I4_O)        0.028     0.601 r  cifrar/oC1[0]_i_9/O
                         net (fo=1, routed)           0.000     0.601    cifrar/oC1[0]_i_9_n_0
    SLICE_X4Y73                                                       r  cifrar/oC1_reg[0]_i_2/S[1]
    SLICE_X4Y73          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049     0.650 r  cifrar/oC1_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     0.650    cifrar/oC1_reg[0]_i_2_n_6
    SLICE_X4Y73          FDRE                                         r  cifrar/oC1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.767     1.940    cifrar/CLK
    SLICE_X4Y73          FDRE                                         r  cifrar/oC1_reg[1]/C

Slack:                    inf
  Source:                 iV1[9]
                            (input port)
  Destination:            cifrar/oC1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.658ns  (logic 0.298ns (45.285%)  route 0.360ns (54.715%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT5=1)
  Clock Path Skew:        1.939ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E23                                               0.000     0.000 r  iV1[9] (IN)
                         net (fo=0)                   0.000     0.000    iV1[9]
    E23                                                               r  iV1_IBUF[9]_inst/I
    E23                  IBUF (Prop_ibuf_I_O)         0.141     0.141 r  iV1_IBUF[9]_inst/O
                         net (fo=2, routed)           0.360     0.501    cifrar/iV1_IBUF[9]
    SLICE_X4Y75                                                       r  cifrar/oC1[8]_i_8/I4
    SLICE_X4Y75          LUT5 (Prop_lut5_I4_O)        0.028     0.529 r  cifrar/oC1[8]_i_8/O
                         net (fo=1, routed)           0.000     0.529    cifrar/oC1[8]_i_8_n_0
    SLICE_X4Y75                                                       r  cifrar/oC1_reg[8]_i_1/S[1]
    SLICE_X4Y75          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.129     0.658 r  cifrar/oC1_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.658    cifrar/oC1_reg[8]_i_1_n_4
    SLICE_X4Y75          FDRE                                         r  cifrar/oC1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.766     1.939    cifrar/CLK
    SLICE_X4Y75          FDRE                                         r  cifrar/oC1_reg[11]/C

Slack:                    inf
  Source:                 iV1[12]
                            (input port)
  Destination:            cifrar/oC1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.673ns  (logic 0.244ns (36.245%)  route 0.429ns (63.755%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT5=1)
  Clock Path Skew:        1.940ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B21                                               0.000     0.000 r  iV1[12] (IN)
                         net (fo=0)                   0.000     0.000    iV1[12]
    B21                                                               r  iV1_IBUF[12]_inst/I
    B21                  IBUF (Prop_ibuf_I_O)         0.161     0.161 r  iV1_IBUF[12]_inst/O
                         net (fo=2, routed)           0.429     0.590    cifrar/iV1_IBUF[12]
    SLICE_X4Y76                                                       r  cifrar/oC1[12]_i_8/I4
    SLICE_X4Y76          LUT5 (Prop_lut5_I4_O)        0.028     0.618 r  cifrar/oC1[12]_i_8/O
                         net (fo=1, routed)           0.000     0.618    cifrar/oC1[12]_i_8_n_0
    SLICE_X4Y76                                                       r  cifrar/oC1_reg[12]_i_1/S[0]
    SLICE_X4Y76          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.055     0.673 r  cifrar/oC1_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.673    cifrar/oC1_reg[12]_i_1_n_7
    SLICE_X4Y76          FDRE                                         r  cifrar/oC1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.767     1.940    cifrar/CLK
    SLICE_X4Y76          FDRE                                         r  cifrar/oC1_reg[12]/C

Slack:                    inf
  Source:                 iV1[14]
                            (input port)
  Destination:            cifrar/oC1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.677ns  (logic 0.223ns (32.957%)  route 0.454ns (67.043%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT5=1)
  Clock Path Skew:        1.940ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  iV1[14] (IN)
                         net (fo=0)                   0.000     0.000    iV1[14]
    E22                                                               r  iV1_IBUF[14]_inst/I
    E22                  IBUF (Prop_ibuf_I_O)         0.144     0.144 r  iV1_IBUF[14]_inst/O
                         net (fo=2, routed)           0.454     0.598    cifrar/iV1_IBUF[14]
    SLICE_X4Y76                                                       r  cifrar/oC1[12]_i_6/I4
    SLICE_X4Y76          LUT5 (Prop_lut5_I4_O)        0.028     0.626 r  cifrar/oC1[12]_i_6/O
                         net (fo=1, routed)           0.000     0.626    cifrar/oC1[12]_i_6_n_0
    SLICE_X4Y76                                                       r  cifrar/oC1_reg[12]_i_1/S[2]
    SLICE_X4Y76          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051     0.677 r  cifrar/oC1_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.677    cifrar/oC1_reg[12]_i_1_n_5
    SLICE_X4Y76          FDRE                                         r  cifrar/oC1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.767     1.940    cifrar/CLK
    SLICE_X4Y76          FDRE                                         r  cifrar/oC1_reg[14]/C

Slack:                    inf
  Source:                 iV1[7]
                            (input port)
  Destination:            cifrar/oC1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.678ns  (logic 0.213ns (31.404%)  route 0.465ns (68.596%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT5=1)
  Clock Path Skew:        1.939ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F23                                               0.000     0.000 r  iV1[7] (IN)
                         net (fo=0)                   0.000     0.000    iV1[7]
    F23                                                               r  iV1_IBUF[7]_inst/I
    F23                  IBUF (Prop_ibuf_I_O)         0.136     0.136 r  iV1_IBUF[7]_inst/O
                         net (fo=2, routed)           0.465     0.601    cifrar/iV1_IBUF[7]
    SLICE_X4Y74                                                       r  cifrar/oC1[4]_i_6/I4
    SLICE_X4Y74          LUT5 (Prop_lut5_I4_O)        0.028     0.629 r  cifrar/oC1[4]_i_6/O
                         net (fo=1, routed)           0.000     0.629    cifrar/oC1[4]_i_6_n_0
    SLICE_X4Y74                                                       r  cifrar/oC1_reg[4]_i_1/S[3]
    SLICE_X4Y74          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     0.678 r  cifrar/oC1_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.678    cifrar/oC1_reg[4]_i_1_n_4
    SLICE_X4Y74          FDRE                                         r  cifrar/oC1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.766     1.939    cifrar/CLK
    SLICE_X4Y74          FDRE                                         r  cifrar/oC1_reg[7]/C

Slack:                    inf
  Source:                 iV1[14]
                            (input port)
  Destination:            cifrar/oC1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.701ns  (logic 0.247ns (35.253%)  route 0.454ns (64.747%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT5=1)
  Clock Path Skew:        1.940ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  iV1[14] (IN)
                         net (fo=0)                   0.000     0.000    iV1[14]
    E22                                                               r  iV1_IBUF[14]_inst/I
    E22                  IBUF (Prop_ibuf_I_O)         0.144     0.144 r  iV1_IBUF[14]_inst/O
                         net (fo=2, routed)           0.454     0.598    cifrar/iV1_IBUF[14]
    SLICE_X4Y76                                                       r  cifrar/oC1[12]_i_6/I4
    SLICE_X4Y76          LUT5 (Prop_lut5_I4_O)        0.028     0.626 r  cifrar/oC1[12]_i_6/O
                         net (fo=1, routed)           0.000     0.626    cifrar/oC1[12]_i_6_n_0
    SLICE_X4Y76                                                       r  cifrar/oC1_reg[12]_i_1/S[2]
    SLICE_X4Y76          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.075     0.701 r  cifrar/oC1_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.701    cifrar/oC1_reg[12]_i_1_n_4
    SLICE_X4Y76          FDRE                                         r  cifrar/oC1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.767     1.940    cifrar/CLK
    SLICE_X4Y76          FDRE                                         r  cifrar/oC1_reg[15]/C





