	component digiClk is
		port (
			reset_reset_n                              : in    std_logic                     := 'X';             -- reset_n
			sdram_controler_wire_addr                  : out   std_logic_vector(11 downto 0);                    -- addr
			sdram_controler_wire_ba                    : out   std_logic_vector(1 downto 0);                     -- ba
			sdram_controler_wire_cas_n                 : out   std_logic;                                        -- cas_n
			sdram_controler_wire_cke                   : out   std_logic;                                        -- cke
			sdram_controler_wire_cs_n                  : out   std_logic;                                        -- cs_n
			sdram_controler_wire_dq                    : inout std_logic_vector(15 downto 0) := (others => 'X'); -- dq
			sdram_controler_wire_dqm                   : out   std_logic_vector(1 downto 0);                     -- dqm
			sdram_controler_wire_ras_n                 : out   std_logic;                                        -- ras_n
			sdram_controler_wire_we_n                  : out   std_logic;                                        -- we_n
			clk_clk                                    : in    std_logic                     := 'X';             -- clk
			switches_external_interface_export         : in    std_logic_vector(9 downto 0)  := (others => 'X'); -- export
			key_external_interface_export              : in    std_logic_vector(3 downto 0)  := (others => 'X'); -- export
			led_red_external_interface_export          : out   std_logic_vector(9 downto 0);                     -- export
			led_green_external_interface_export        : out   std_logic_vector(7 downto 0);                     -- export
			id7_seg_controller_external_interface_HEX0 : out   std_logic_vector(6 downto 0);                     -- HEX0
			id7_seg_controller_external_interface_HEX1 : out   std_logic_vector(6 downto 0);                     -- HEX1
			id7_seg_controller_external_interface_HEX2 : out   std_logic_vector(6 downto 0);                     -- HEX2
			id7_seg_controller_external_interface_HEX3 : out   std_logic_vector(6 downto 0);                     -- HEX3
			pll_sdram_clk_clk                          : out   std_logic                                         -- clk
		);
	end component digiClk;

