// Generated by CIRCT firtool-1.62.1
module IterBlockI8Nr4(
  input  [8:0] io_d_cons_0,
  input  [8:0] io_d_cons_1,
  input  [8:0] io_d_cons_2,
  input  [8:0] io_d_cons_3,
  input  [8:0] io_pre_w,
  input  [7:0] io_pre_w_low,
  output [8:0] io_nxt_w,
  output [7:0] io_nxt_w_low,
  input  [7:0] io_pre_q,
  output [7:0] io_nxt_q
);

  wire [3:0][8:0] _GEN = {{io_d_cons_3}, {io_d_cons_2}, {io_d_cons_1}, {io_d_cons_0}};
  wire [8:0]      _tmp_T =
    9'(_GEN[2'({1'h0, io_pre_w[8]} + 2'h1)] + {io_pre_w[7:0], io_pre_w_low[7]});
  wire [8:0]      _GEN_0 = {io_pre_w[6:0], io_pre_w_low[7:6]};
  wire [1:0]      _GEN_1 = {io_pre_w[8], _tmp_T[8]};
  wire [8:0]      _io_nxt_w_T_10 =
    (_GEN_1 == 2'h0 ? 9'(io_d_cons_0 + _GEN_0) : 9'h0)
    | (_GEN_1 == 2'h1 ? 9'(io_d_cons_1 + _GEN_0) : 9'h0)
    | (_GEN_1 == 2'h2 ? 9'(io_d_cons_2 + _GEN_0) : 9'h0)
    | ((&_GEN_1) ? 9'(io_d_cons_3 + _GEN_0) : 9'h0);
  assign io_nxt_w = _io_nxt_w_T_10;
  assign io_nxt_w_low = {io_pre_w_low[5:0], 2'h0};
  assign io_nxt_q = {io_pre_q[5:0], ~(_tmp_T[8]), ~(_io_nxt_w_T_10[8])};
endmodule

module I8DivNr4(
  input        clock,
  input        reset,
  input        io_sign,
  input  [7:0] io_dividend,
  input  [7:0] io_divisor,
  input        io_flush,
  output       io_d_zero,
  input        io_div_in_valid,
  input        io_div_out_ready,
  output       io_div_out_valid,
  output [7:0] io_div_out_q,
  output [7:0] io_div_out_rem
);

  wire [8:0] _iter_b_io_nxt_w;
  wire [7:0] _iter_b_io_nxt_w_low;
  wire [7:0] _iter_b_io_nxt_q;
  reg  [5:0] stateReg;
  reg  [7:0] iter_q_reg;
  reg  [8:0] iter_w_reg;
  reg  [7:0] iter_w_low_reg;
  wire       x_sign = io_sign & io_dividend[7];
  reg        x_sign_reg;
  wire       d_sign = io_sign & io_divisor[7];
  wire [7:0] neg_x_q = 8'(8'h0 - (stateReg[1] ? io_dividend : iter_q_reg));
  wire [7:0] abs_x = x_sign ? neg_x_q : io_dividend;
  wire [7:0] abs_d = d_sign ? 8'(8'h0 - io_divisor) : io_divisor;
  reg        q_sign_reg;
  wire       x_small = abs_x < abs_d;
  wire       d_zero = abs_d == 8'h0;
  reg        zero_d_reg;
  wire       early_finish = x_small | abs_x == 8'h0 | d_zero;
  reg        early_finish_q;
  reg  [2:0] iter_num_reg;
  wire [2:0] _iter_num_T_2 = 3'(iter_num_reg - 3'h1);
  reg  [9:0] const_d_reg_0;
  reg  [9:0] const_d_reg_1;
  reg  [9:0] const_d_reg_2;
  reg  [9:0] const_d_reg_3;
  reg  [7:0] out_q_final_reg;
  reg  [7:0] out_rem_final_reg;
  wire [8:0] neg_d_ext = 9'(9'h0 - {1'h0, abs_d});
  wire [7:0] _out_rem_adjust_T_2 = 8'(8'h0 - iter_w_reg[7:0]);
  always @(posedge clock) begin
    if (reset)
      stateReg <= 6'h1;
    else if (io_flush)
      stateReg <= 6'h1;
    else if (stateReg[0] & io_div_in_valid & stateReg[0])
      stateReg <= 6'h2;
    else if (stateReg[1])
      stateReg <= {1'h0, early_finish ? 5'h8 : 5'h4};
    else if (stateReg[2])
      stateReg <= {1'h0, (|(stateReg[1] ? 3'h4 : _iter_num_T_2)) ? 5'h4 : 5'h8};
    else if (stateReg[3])
      stateReg <= 6'h10;
    else if (stateReg[4] & io_div_out_ready)
      stateReg <= 6'h1;
    if (stateReg[1] | stateReg[2]) begin
      if (stateReg[1]) begin
        if (~early_finish | x_small)
          iter_q_reg <= 8'h0;
        else
          iter_q_reg <= {8{d_zero}};
      end
      else
        iter_q_reg <= _iter_b_io_nxt_q;
    end
    if (stateReg[1] | stateReg[2])
      iter_w_reg <=
        stateReg[1]
          ? (early_finish ? {1'h0, x_small | d_zero ? abs_x : 8'h0} : 9'h0)
          : _iter_b_io_nxt_w;
    if (stateReg[1] | stateReg[2])
      iter_w_low_reg <= stateReg[1] ? abs_x : _iter_b_io_nxt_w_low;
    if (stateReg[1])
      x_sign_reg <= x_sign;
    if (stateReg[1])
      q_sign_reg <= x_sign ^ d_sign;
    if (stateReg[1])
      zero_d_reg <= d_zero;
    if (stateReg[1])
      early_finish_q <= early_finish;
    if (stateReg[1] | stateReg[2]) begin
      if (stateReg[1])
        iter_num_reg <= 3'h4;
      else
        iter_num_reg <= _iter_num_T_2;
    end
    if (stateReg[1]) begin
      const_d_reg_0 <= 10'({1'h0, neg_d_ext} + {neg_d_ext, 1'h0});
      const_d_reg_1 <= {1'h0, neg_d_ext};
      const_d_reg_2 <= {2'h0, abs_d};
      const_d_reg_3 <= 10'({2'h0, abs_d} + {1'h0, abs_d, 1'h0});
    end
    if (stateReg[3])
      out_q_final_reg <= q_sign_reg & ~zero_d_reg ? neg_x_q : iter_q_reg;
    if (stateReg[3])
      out_rem_final_reg <=
        iter_w_reg[8] & ~early_finish_q
          ? (x_sign_reg
               ? 8'(_out_rem_adjust_T_2 + const_d_reg_1[7:0])
               : 8'(iter_w_reg[7:0] + const_d_reg_2[7:0]))
          : x_sign_reg ? _out_rem_adjust_T_2 : iter_w_reg[7:0];
  end // always @(posedge)
  IterBlockI8Nr4 iter_b (
    .io_d_cons_0  (const_d_reg_0[8:0]),
    .io_d_cons_1  (const_d_reg_1[8:0]),
    .io_d_cons_2  (const_d_reg_2[8:0]),
    .io_d_cons_3  (const_d_reg_3[8:0]),
    .io_pre_w     (iter_w_reg),
    .io_pre_w_low (iter_w_low_reg),
    .io_nxt_w     (_iter_b_io_nxt_w),
    .io_nxt_w_low (_iter_b_io_nxt_w_low),
    .io_pre_q     (iter_q_reg),
    .io_nxt_q     (_iter_b_io_nxt_q)
  );
  assign io_d_zero = zero_d_reg;
  assign io_div_out_valid = stateReg[4];
  assign io_div_out_q = out_q_final_reg;
  assign io_div_out_rem = out_rem_final_reg;
endmodule

module SRT4qdsCons(
  input  [2:0] io_d_trunc_3,
  output [8:0] io_m_neg_1,
  output [8:0] io_m_neg_0,
  output [8:0] io_m_pos_1,
  output [8:0] io_m_pos_2
);

  wire [7:0][8:0] _GEN =
    '{9'h1A4, 9'h1AC, 9'h1B0, 9'h1B8, 9'h1BC, 9'h1C4, 9'h1C8, 9'h1D0};
  wire [7:0][8:0] _GEN_0 =
    '{9'h1E8, 9'h1E8, 9'h1E8, 9'h1EC, 9'h1F0, 9'h1F0, 9'h1F0, 9'h1F4};
  wire [7:0][8:0] _GEN_1 = '{9'h20, 9'h20, 9'h20, 9'h20, 9'h18, 9'h18, 9'h18, 9'h10};
  wire [7:0][8:0] _GEN_2 = '{9'h60, 9'h58, 9'h54, 9'h4C, 9'h48, 9'h40, 9'h3C, 9'h34};
  assign io_m_neg_1 = _GEN_2[io_d_trunc_3];
  assign io_m_neg_0 = _GEN_1[io_d_trunc_3];
  assign io_m_pos_1 = _GEN_0[io_d_trunc_3];
  assign io_m_pos_2 = _GEN[io_d_trunc_3];
endmodule

module CSA3_2(
  input  [21:0] io_in_0,
  input  [21:0] io_in_1,
  input  [21:0] io_in_2,
  output [21:0] io_out_0,
  output [21:0] io_out_1
);

  wire a_xor_b = io_in_0[0] ^ io_in_1[0];
  wire a_xor_b_1 = io_in_0[1] ^ io_in_1[1];
  wire a_xor_b_2 = io_in_0[2] ^ io_in_1[2];
  wire a_xor_b_3 = io_in_0[3] ^ io_in_1[3];
  wire a_xor_b_4 = io_in_0[4] ^ io_in_1[4];
  wire a_xor_b_5 = io_in_0[5] ^ io_in_1[5];
  wire a_xor_b_6 = io_in_0[6] ^ io_in_1[6];
  wire a_xor_b_7 = io_in_0[7] ^ io_in_1[7];
  wire a_xor_b_8 = io_in_0[8] ^ io_in_1[8];
  wire a_xor_b_9 = io_in_0[9] ^ io_in_1[9];
  wire a_xor_b_10 = io_in_0[10] ^ io_in_1[10];
  wire a_xor_b_11 = io_in_0[11] ^ io_in_1[11];
  wire a_xor_b_12 = io_in_0[12] ^ io_in_1[12];
  wire a_xor_b_13 = io_in_0[13] ^ io_in_1[13];
  wire a_xor_b_14 = io_in_0[14] ^ io_in_1[14];
  wire a_xor_b_15 = io_in_0[15] ^ io_in_1[15];
  wire a_xor_b_16 = io_in_0[16] ^ io_in_1[16];
  wire a_xor_b_17 = io_in_0[17] ^ io_in_1[17];
  wire a_xor_b_18 = io_in_0[18] ^ io_in_1[18];
  wire a_xor_b_19 = io_in_0[19] ^ io_in_1[19];
  wire a_xor_b_20 = io_in_0[20] ^ io_in_1[20];
  wire a_xor_b_21 = io_in_0[21] ^ io_in_1[21];
  assign io_out_0 =
    {a_xor_b_21 ^ io_in_2[21],
     a_xor_b_20 ^ io_in_2[20],
     a_xor_b_19 ^ io_in_2[19],
     a_xor_b_18 ^ io_in_2[18],
     a_xor_b_17 ^ io_in_2[17],
     a_xor_b_16 ^ io_in_2[16],
     a_xor_b_15 ^ io_in_2[15],
     a_xor_b_14 ^ io_in_2[14],
     a_xor_b_13 ^ io_in_2[13],
     a_xor_b_12 ^ io_in_2[12],
     a_xor_b_11 ^ io_in_2[11],
     a_xor_b_10 ^ io_in_2[10],
     a_xor_b_9 ^ io_in_2[9],
     a_xor_b_8 ^ io_in_2[8],
     a_xor_b_7 ^ io_in_2[7],
     a_xor_b_6 ^ io_in_2[6],
     a_xor_b_5 ^ io_in_2[5],
     a_xor_b_4 ^ io_in_2[4],
     a_xor_b_3 ^ io_in_2[3],
     a_xor_b_2 ^ io_in_2[2],
     a_xor_b_1 ^ io_in_2[1],
     a_xor_b ^ io_in_2[0]};
  assign io_out_1 =
    {io_in_0[21] & io_in_1[21] | a_xor_b_21 & io_in_2[21],
     io_in_0[20] & io_in_1[20] | a_xor_b_20 & io_in_2[20],
     io_in_0[19] & io_in_1[19] | a_xor_b_19 & io_in_2[19],
     io_in_0[18] & io_in_1[18] | a_xor_b_18 & io_in_2[18],
     io_in_0[17] & io_in_1[17] | a_xor_b_17 & io_in_2[17],
     io_in_0[16] & io_in_1[16] | a_xor_b_16 & io_in_2[16],
     io_in_0[15] & io_in_1[15] | a_xor_b_15 & io_in_2[15],
     io_in_0[14] & io_in_1[14] | a_xor_b_14 & io_in_2[14],
     io_in_0[13] & io_in_1[13] | a_xor_b_13 & io_in_2[13],
     io_in_0[12] & io_in_1[12] | a_xor_b_12 & io_in_2[12],
     io_in_0[11] & io_in_1[11] | a_xor_b_11 & io_in_2[11],
     io_in_0[10] & io_in_1[10] | a_xor_b_10 & io_in_2[10],
     io_in_0[9] & io_in_1[9] | a_xor_b_9 & io_in_2[9],
     io_in_0[8] & io_in_1[8] | a_xor_b_8 & io_in_2[8],
     io_in_0[7] & io_in_1[7] | a_xor_b_7 & io_in_2[7],
     io_in_0[6] & io_in_1[6] | a_xor_b_6 & io_in_2[6],
     io_in_0[5] & io_in_1[5] | a_xor_b_5 & io_in_2[5],
     io_in_0[4] & io_in_1[4] | a_xor_b_4 & io_in_2[4],
     io_in_0[3] & io_in_1[3] | a_xor_b_3 & io_in_2[3],
     io_in_0[2] & io_in_1[2] | a_xor_b_2 & io_in_2[2],
     io_in_0[1] & io_in_1[1] | a_xor_b_1 & io_in_2[1],
     io_in_0[0] & io_in_1[0] | a_xor_b & io_in_2[0]};
endmodule

module CSA3_2_1(
  input  [7:0] io_in_0,
  input  [7:0] io_in_1,
  input  [7:0] io_in_2,
  output [7:0] io_out_0,
  output [7:0] io_out_1
);

  wire a_xor_b = io_in_0[0] ^ io_in_1[0];
  wire a_xor_b_1 = io_in_0[1] ^ io_in_1[1];
  wire a_xor_b_2 = io_in_0[2] ^ io_in_1[2];
  wire a_xor_b_3 = io_in_0[3] ^ io_in_1[3];
  wire a_xor_b_4 = io_in_0[4] ^ io_in_1[4];
  wire a_xor_b_5 = io_in_0[5] ^ io_in_1[5];
  wire a_xor_b_6 = io_in_0[6] ^ io_in_1[6];
  wire a_xor_b_7 = io_in_0[7] ^ io_in_1[7];
  assign io_out_0 =
    {a_xor_b_7 ^ io_in_2[7],
     a_xor_b_6 ^ io_in_2[6],
     a_xor_b_5 ^ io_in_2[5],
     a_xor_b_4 ^ io_in_2[4],
     a_xor_b_3 ^ io_in_2[3],
     a_xor_b_2 ^ io_in_2[2],
     a_xor_b_1 ^ io_in_2[1],
     a_xor_b ^ io_in_2[0]};
  assign io_out_1 =
    {io_in_0[7] & io_in_1[7] | a_xor_b_7 & io_in_2[7],
     io_in_0[6] & io_in_1[6] | a_xor_b_6 & io_in_2[6],
     io_in_0[5] & io_in_1[5] | a_xor_b_5 & io_in_2[5],
     io_in_0[4] & io_in_1[4] | a_xor_b_4 & io_in_2[4],
     io_in_0[3] & io_in_1[3] | a_xor_b_3 & io_in_2[3],
     io_in_0[2] & io_in_1[2] | a_xor_b_2 & io_in_2[2],
     io_in_0[1] & io_in_1[1] | a_xor_b_1 & io_in_2[1],
     io_in_0[0] & io_in_1[0] | a_xor_b & io_in_2[0]};
endmodule

module SignDec(
  input        io_sign_0,
  input        io_sign_1,
  input        io_sign_2,
  input        io_sign_3,
  output [4:0] io_q
);

  assign io_q =
    {io_sign_0 & io_sign_1,
     ~io_sign_0 & io_sign_1,
     ~io_sign_1 & io_sign_2,
     ~io_sign_2 & io_sign_3,
     ~io_sign_2 & ~io_sign_3};
endmodule

module SelBlock_v4(
  input  [4:0] io_q_j,
  output [4:0] io_q_j_1,
  input  [7:0] io_cons_0_0,
  input  [7:0] io_cons_0_1,
  input  [7:0] io_cons_0_2,
  input  [7:0] io_cons_0_3,
  input  [7:0] io_cons_1_0,
  input  [7:0] io_cons_1_1,
  input  [7:0] io_cons_1_2,
  input  [7:0] io_cons_1_3,
  input  [7:0] io_cons_2_0,
  input  [7:0] io_cons_2_1,
  input  [7:0] io_cons_2_2,
  input  [7:0] io_cons_2_3,
  input  [7:0] io_cons_3_0,
  input  [7:0] io_cons_3_1,
  input  [7:0] io_cons_3_2,
  input  [7:0] io_cons_3_3,
  input  [7:0] io_cons_4_0,
  input  [7:0] io_cons_4_1,
  input  [7:0] io_cons_4_2,
  input  [7:0] io_cons_4_3,
  input  [7:0] io_rem_3_5_0,
  input  [7:0] io_rem_3_5_1,
  input  [7:0] io_pre_sel_0_0,
  input  [7:0] io_pre_sel_0_1,
  input  [7:0] io_pre_sel_1_0,
  input  [7:0] io_pre_sel_1_1,
  input  [7:0] io_pre_sel_2_0,
  input  [7:0] io_pre_sel_2_1,
  input  [7:0] io_pre_sel_3_0,
  input  [7:0] io_pre_sel_3_1,
  output [7:0] io_nxt_sel_0_0,
  output [7:0] io_nxt_sel_0_1,
  output [7:0] io_nxt_sel_1_0,
  output [7:0] io_nxt_sel_1_1,
  output [7:0] io_nxt_sel_2_0,
  output [7:0] io_nxt_sel_2_1,
  output [7:0] io_nxt_sel_3_0,
  output [7:0] io_nxt_sel_3_1
);

  wire [7:0] _csa_sel_3_io_out_1;
  wire [7:0] _csa_sel_2_io_out_1;
  wire [7:0] _csa_sel_1_io_out_1;
  wire [7:0] _csa_sel_0_io_out_1;
  wire [7:0] _sign_0_T = 8'(io_pre_sel_0_0 + io_pre_sel_0_1);
  wire [7:0] _sign_1_T = 8'(io_pre_sel_1_0 + io_pre_sel_1_1);
  wire [7:0] _sign_2_T = 8'(io_pre_sel_2_0 + io_pre_sel_2_1);
  wire [7:0] _sign_3_T = 8'(io_pre_sel_3_0 + io_pre_sel_3_1);
  CSA3_2_1 csa_sel_0 (
    .io_in_0  (io_rem_3_5_0),
    .io_in_1  (io_rem_3_5_1),
    .io_in_2
      ((io_q_j[0] ? io_cons_0_0 : 8'h0) | (io_q_j[1] ? io_cons_1_0 : 8'h0)
       | (io_q_j[2] ? io_cons_2_0 : 8'h0) | (io_q_j[3] ? io_cons_3_0 : 8'h0)
       | (io_q_j[4] ? io_cons_4_0 : 8'h0)),
    .io_out_0 (io_nxt_sel_0_0),
    .io_out_1 (_csa_sel_0_io_out_1)
  );
  CSA3_2_1 csa_sel_1 (
    .io_in_0  (io_rem_3_5_0),
    .io_in_1  (io_rem_3_5_1),
    .io_in_2
      ((io_q_j[0] ? io_cons_0_1 : 8'h0) | (io_q_j[1] ? io_cons_1_1 : 8'h0)
       | (io_q_j[2] ? io_cons_2_1 : 8'h0) | (io_q_j[3] ? io_cons_3_1 : 8'h0)
       | (io_q_j[4] ? io_cons_4_1 : 8'h0)),
    .io_out_0 (io_nxt_sel_1_0),
    .io_out_1 (_csa_sel_1_io_out_1)
  );
  CSA3_2_1 csa_sel_2 (
    .io_in_0  (io_rem_3_5_0),
    .io_in_1  (io_rem_3_5_1),
    .io_in_2
      ((io_q_j[0] ? io_cons_0_2 : 8'h0) | (io_q_j[1] ? io_cons_1_2 : 8'h0)
       | (io_q_j[2] ? io_cons_2_2 : 8'h0) | (io_q_j[3] ? io_cons_3_2 : 8'h0)
       | (io_q_j[4] ? io_cons_4_2 : 8'h0)),
    .io_out_0 (io_nxt_sel_2_0),
    .io_out_1 (_csa_sel_2_io_out_1)
  );
  CSA3_2_1 csa_sel_3 (
    .io_in_0  (io_rem_3_5_0),
    .io_in_1  (io_rem_3_5_1),
    .io_in_2
      ((io_q_j[0] ? io_cons_0_3 : 8'h0) | (io_q_j[1] ? io_cons_1_3 : 8'h0)
       | (io_q_j[2] ? io_cons_2_3 : 8'h0) | (io_q_j[3] ? io_cons_3_3 : 8'h0)
       | (io_q_j[4] ? io_cons_4_3 : 8'h0)),
    .io_out_0 (io_nxt_sel_3_0),
    .io_out_1 (_csa_sel_3_io_out_1)
  );
  SignDec SD_sel (
    .io_sign_0 (_sign_0_T[7]),
    .io_sign_1 (_sign_1_T[7]),
    .io_sign_2 (_sign_2_T[7]),
    .io_sign_3 (_sign_3_T[7]),
    .io_q      (io_q_j_1)
  );
  assign io_nxt_sel_0_1 = {_csa_sel_0_io_out_1[6:0], 1'h0};
  assign io_nxt_sel_1_1 = {_csa_sel_1_io_out_1[6:0], 1'h0};
  assign io_nxt_sel_2_1 = {_csa_sel_2_io_out_1[6:0], 1'h0};
  assign io_nxt_sel_3_1 = {_csa_sel_3_io_out_1[6:0], 1'h0};
endmodule

module CSA3_2_5(
  input  [8:0] io_in_0,
  input  [8:0] io_in_1,
  input  [8:0] io_in_2,
  output [8:0] io_out_0,
  output [8:0] io_out_1
);

  wire a_xor_b = io_in_0[0] ^ io_in_1[0];
  wire a_xor_b_1 = io_in_0[1] ^ io_in_1[1];
  wire a_xor_b_2 = io_in_0[2] ^ io_in_1[2];
  wire a_xor_b_3 = io_in_0[3] ^ io_in_1[3];
  wire a_xor_b_4 = io_in_0[4] ^ io_in_1[4];
  wire a_xor_b_5 = io_in_0[5] ^ io_in_1[5];
  wire a_xor_b_6 = io_in_0[6] ^ io_in_1[6];
  wire a_xor_b_7 = io_in_0[7] ^ io_in_1[7];
  wire a_xor_b_8 = io_in_0[8] ^ io_in_1[8];
  assign io_out_0 =
    {a_xor_b_8 ^ io_in_2[8],
     a_xor_b_7 ^ io_in_2[7],
     a_xor_b_6 ^ io_in_2[6],
     a_xor_b_5 ^ io_in_2[5],
     a_xor_b_4 ^ io_in_2[4],
     a_xor_b_3 ^ io_in_2[3],
     a_xor_b_2 ^ io_in_2[2],
     a_xor_b_1 ^ io_in_2[1],
     a_xor_b ^ io_in_2[0]};
  assign io_out_1 =
    {io_in_0[8] & io_in_1[8] | a_xor_b_8 & io_in_2[8],
     io_in_0[7] & io_in_1[7] | a_xor_b_7 & io_in_2[7],
     io_in_0[6] & io_in_1[6] | a_xor_b_6 & io_in_2[6],
     io_in_0[5] & io_in_1[5] | a_xor_b_5 & io_in_2[5],
     io_in_0[4] & io_in_1[4] | a_xor_b_4 & io_in_2[4],
     io_in_0[3] & io_in_1[3] | a_xor_b_3 & io_in_2[3],
     io_in_0[2] & io_in_1[2] | a_xor_b_2 & io_in_2[2],
     io_in_0[1] & io_in_1[1] | a_xor_b_1 & io_in_2[1],
     io_in_0[0] & io_in_1[0] | a_xor_b & io_in_2[0]};
endmodule

module SpecBlock_v4(
  input  [4:0] io_q_j,
  input  [8:0] io_cons_0_0,
  input  [8:0] io_cons_0_1,
  input  [8:0] io_cons_0_2,
  input  [8:0] io_cons_0_3,
  input  [8:0] io_cons_1_0,
  input  [8:0] io_cons_1_1,
  input  [8:0] io_cons_1_2,
  input  [8:0] io_cons_1_3,
  input  [8:0] io_cons_2_0,
  input  [8:0] io_cons_2_1,
  input  [8:0] io_cons_2_2,
  input  [8:0] io_cons_2_3,
  input  [8:0] io_cons_3_0,
  input  [8:0] io_cons_3_1,
  input  [8:0] io_cons_3_2,
  input  [8:0] io_cons_3_3,
  input  [8:0] io_cons_4_0,
  input  [8:0] io_cons_4_1,
  input  [8:0] io_cons_4_2,
  input  [8:0] io_cons_4_3,
  input  [8:0] io_d_trunc_0,
  input  [8:0] io_d_trunc_1,
  input  [8:0] io_d_trunc_2,
  input  [8:0] io_d_trunc_3,
  input  [4:0] io_q_j_1,
  input  [8:0] io_rem_3_5_0,
  input  [8:0] io_rem_3_5_1,
  output [4:0] io_q_j_2,
  input  [8:0] io_pre_spec_0_0_0,
  input  [8:0] io_pre_spec_0_0_1,
  input  [8:0] io_pre_spec_0_1_0,
  input  [8:0] io_pre_spec_0_1_1,
  input  [8:0] io_pre_spec_0_2_0,
  input  [8:0] io_pre_spec_0_2_1,
  input  [8:0] io_pre_spec_0_3_0,
  input  [8:0] io_pre_spec_0_3_1,
  input  [8:0] io_pre_spec_1_0_0,
  input  [8:0] io_pre_spec_1_0_1,
  input  [8:0] io_pre_spec_1_1_0,
  input  [8:0] io_pre_spec_1_1_1,
  input  [8:0] io_pre_spec_1_2_0,
  input  [8:0] io_pre_spec_1_2_1,
  input  [8:0] io_pre_spec_1_3_0,
  input  [8:0] io_pre_spec_1_3_1,
  input  [8:0] io_pre_spec_2_0_0,
  input  [8:0] io_pre_spec_2_0_1,
  input  [8:0] io_pre_spec_2_1_0,
  input  [8:0] io_pre_spec_2_1_1,
  input  [8:0] io_pre_spec_2_2_0,
  input  [8:0] io_pre_spec_2_2_1,
  input  [8:0] io_pre_spec_2_3_0,
  input  [8:0] io_pre_spec_2_3_1,
  input  [8:0] io_pre_spec_3_0_0,
  input  [8:0] io_pre_spec_3_0_1,
  input  [8:0] io_pre_spec_3_1_0,
  input  [8:0] io_pre_spec_3_1_1,
  input  [8:0] io_pre_spec_3_2_0,
  input  [8:0] io_pre_spec_3_2_1,
  input  [8:0] io_pre_spec_3_3_0,
  input  [8:0] io_pre_spec_3_3_1,
  input  [8:0] io_pre_spec_4_0_0,
  input  [8:0] io_pre_spec_4_0_1,
  input  [8:0] io_pre_spec_4_1_0,
  input  [8:0] io_pre_spec_4_1_1,
  input  [8:0] io_pre_spec_4_2_0,
  input  [8:0] io_pre_spec_4_2_1,
  input  [8:0] io_pre_spec_4_3_0,
  input  [8:0] io_pre_spec_4_3_1,
  output [8:0] io_nxt_spec_0_0_0,
  output [8:0] io_nxt_spec_0_0_1,
  output [8:0] io_nxt_spec_0_1_0,
  output [8:0] io_nxt_spec_0_1_1,
  output [8:0] io_nxt_spec_0_2_0,
  output [8:0] io_nxt_spec_0_2_1,
  output [8:0] io_nxt_spec_0_3_0,
  output [8:0] io_nxt_spec_0_3_1,
  output [8:0] io_nxt_spec_1_0_0,
  output [8:0] io_nxt_spec_1_0_1,
  output [8:0] io_nxt_spec_1_1_0,
  output [8:0] io_nxt_spec_1_1_1,
  output [8:0] io_nxt_spec_1_2_0,
  output [8:0] io_nxt_spec_1_2_1,
  output [8:0] io_nxt_spec_1_3_0,
  output [8:0] io_nxt_spec_1_3_1,
  output [8:0] io_nxt_spec_2_0_0,
  output [8:0] io_nxt_spec_2_0_1,
  output [8:0] io_nxt_spec_2_1_0,
  output [8:0] io_nxt_spec_2_1_1,
  output [8:0] io_nxt_spec_2_2_0,
  output [8:0] io_nxt_spec_2_2_1,
  output [8:0] io_nxt_spec_2_3_0,
  output [8:0] io_nxt_spec_2_3_1,
  output [8:0] io_nxt_spec_3_0_0,
  output [8:0] io_nxt_spec_3_0_1,
  output [8:0] io_nxt_spec_3_1_0,
  output [8:0] io_nxt_spec_3_1_1,
  output [8:0] io_nxt_spec_3_2_0,
  output [8:0] io_nxt_spec_3_2_1,
  output [8:0] io_nxt_spec_3_3_0,
  output [8:0] io_nxt_spec_3_3_1,
  output [8:0] io_nxt_spec_4_0_0,
  output [8:0] io_nxt_spec_4_0_1,
  output [8:0] io_nxt_spec_4_1_0,
  output [8:0] io_nxt_spec_4_1_1,
  output [8:0] io_nxt_spec_4_2_0,
  output [8:0] io_nxt_spec_4_2_1,
  output [8:0] io_nxt_spec_4_3_0,
  output [8:0] io_nxt_spec_4_3_1
);

  wire [4:0] _SD_sel_4_io_q;
  wire [8:0] _csa_sel_spec_3_4_io_out_1;
  wire [8:0] _csa_sel_spec_2_4_io_out_1;
  wire [8:0] _csa_sel_spec_1_4_io_out_1;
  wire [8:0] _csa_sel_spec_0_4_io_out_1;
  wire [4:0] _SD_sel_3_io_q;
  wire [8:0] _csa_sel_spec_3_3_io_out_1;
  wire [8:0] _csa_sel_spec_2_3_io_out_1;
  wire [8:0] _csa_sel_spec_1_3_io_out_1;
  wire [8:0] _csa_sel_spec_0_3_io_out_1;
  wire [4:0] _SD_sel_2_io_q;
  wire [8:0] _csa_sel_spec_3_2_io_out_1;
  wire [8:0] _csa_sel_spec_2_2_io_out_1;
  wire [8:0] _csa_sel_spec_1_2_io_out_1;
  wire [8:0] _csa_sel_spec_0_2_io_out_1;
  wire [4:0] _SD_sel_1_io_q;
  wire [8:0] _csa_sel_spec_3_1_io_out_1;
  wire [8:0] _csa_sel_spec_2_1_io_out_1;
  wire [8:0] _csa_sel_spec_1_1_io_out_1;
  wire [8:0] _csa_sel_spec_0_1_io_out_1;
  wire [4:0] _SD_sel_io_q;
  wire [8:0] _csa_sel_spec_3_io_out_1;
  wire [8:0] _csa_sel_spec_2_io_out_1;
  wire [8:0] _csa_sel_spec_1_io_out_1;
  wire [8:0] _csa_sel_spec_0_io_out_1;
  wire [8:0] _csa_spec_1_3_io_out_0;
  wire [8:0] _csa_spec_1_3_io_out_1;
  wire [8:0] _csa_spec_1_2_io_out_0;
  wire [8:0] _csa_spec_1_2_io_out_1;
  wire [8:0] _csa_spec_1_1_io_out_0;
  wire [8:0] _csa_spec_1_1_io_out_1;
  wire [8:0] _csa_spec_1_0_io_out_0;
  wire [8:0] _csa_spec_1_0_io_out_1;
  wire [8:0] temp_0_1 = {_csa_spec_1_0_io_out_1[7:0], 1'h0};
  wire [8:0] temp_1_1 = {_csa_spec_1_1_io_out_1[7:0], 1'h0};
  wire [8:0] temp_2_1 = {_csa_spec_1_2_io_out_1[7:0], 1'h0};
  wire [8:0] temp_3_1 = {_csa_spec_1_3_io_out_1[7:0], 1'h0};
  wire [8:0] cons_u_0 =
    (io_q_j[0] ? io_cons_0_0 : 9'h0) | (io_q_j[1] ? io_cons_1_0 : 9'h0)
    | (io_q_j[2] ? io_cons_2_0 : 9'h0) | (io_q_j[3] ? io_cons_3_0 : 9'h0)
    | (io_q_j[4] ? io_cons_4_0 : 9'h0);
  wire [8:0] cons_u_1 =
    (io_q_j[0] ? io_cons_0_1 : 9'h0) | (io_q_j[1] ? io_cons_1_1 : 9'h0)
    | (io_q_j[2] ? io_cons_2_1 : 9'h0) | (io_q_j[3] ? io_cons_3_1 : 9'h0)
    | (io_q_j[4] ? io_cons_4_1 : 9'h0);
  wire [8:0] cons_u_2 =
    (io_q_j[0] ? io_cons_0_2 : 9'h0) | (io_q_j[1] ? io_cons_1_2 : 9'h0)
    | (io_q_j[2] ? io_cons_2_2 : 9'h0) | (io_q_j[3] ? io_cons_3_2 : 9'h0)
    | (io_q_j[4] ? io_cons_4_2 : 9'h0);
  wire [8:0] cons_u_3 =
    (io_q_j[0] ? io_cons_0_3 : 9'h0) | (io_q_j[1] ? io_cons_1_3 : 9'h0)
    | (io_q_j[2] ? io_cons_2_3 : 9'h0) | (io_q_j[3] ? io_cons_3_3 : 9'h0)
    | (io_q_j[4] ? io_cons_4_3 : 9'h0);
  wire [8:0] _sign_0_T = 9'(io_pre_spec_0_0_0 + io_pre_spec_0_0_1);
  wire [8:0] _sign_1_T = 9'(io_pre_spec_0_1_0 + io_pre_spec_0_1_1);
  wire [8:0] _sign_2_T = 9'(io_pre_spec_0_2_0 + io_pre_spec_0_2_1);
  wire [8:0] _sign_3_T = 9'(io_pre_spec_0_3_0 + io_pre_spec_0_3_1);
  wire [8:0] _sign_0_T_3 = 9'(io_pre_spec_1_0_0 + io_pre_spec_1_0_1);
  wire [8:0] _sign_1_T_3 = 9'(io_pre_spec_1_1_0 + io_pre_spec_1_1_1);
  wire [8:0] _sign_2_T_3 = 9'(io_pre_spec_1_2_0 + io_pre_spec_1_2_1);
  wire [8:0] _sign_3_T_3 = 9'(io_pre_spec_1_3_0 + io_pre_spec_1_3_1);
  wire [8:0] _sign_0_T_6 = 9'(io_pre_spec_2_0_0 + io_pre_spec_2_0_1);
  wire [8:0] _sign_1_T_6 = 9'(io_pre_spec_2_1_0 + io_pre_spec_2_1_1);
  wire [8:0] _sign_2_T_6 = 9'(io_pre_spec_2_2_0 + io_pre_spec_2_2_1);
  wire [8:0] _sign_3_T_6 = 9'(io_pre_spec_2_3_0 + io_pre_spec_2_3_1);
  wire [8:0] _sign_0_T_9 = 9'(io_pre_spec_3_0_0 + io_pre_spec_3_0_1);
  wire [8:0] _sign_1_T_9 = 9'(io_pre_spec_3_1_0 + io_pre_spec_3_1_1);
  wire [8:0] _sign_2_T_9 = 9'(io_pre_spec_3_2_0 + io_pre_spec_3_2_1);
  wire [8:0] _sign_3_T_9 = 9'(io_pre_spec_3_3_0 + io_pre_spec_3_3_1);
  wire [8:0] _sign_0_T_12 = 9'(io_pre_spec_4_0_0 + io_pre_spec_4_0_1);
  wire [8:0] _sign_1_T_12 = 9'(io_pre_spec_4_1_0 + io_pre_spec_4_1_1);
  wire [8:0] _sign_2_T_12 = 9'(io_pre_spec_4_2_0 + io_pre_spec_4_2_1);
  wire [8:0] _sign_3_T_12 = 9'(io_pre_spec_4_3_0 + io_pre_spec_4_3_1);
  CSA3_2_5 csa_spec_1_0 (
    .io_in_0  (io_rem_3_5_0),
    .io_in_1  (io_rem_3_5_1),
    .io_in_2  (io_d_trunc_0),
    .io_out_0 (_csa_spec_1_0_io_out_0),
    .io_out_1 (_csa_spec_1_0_io_out_1)
  );
  CSA3_2_5 csa_spec_1_1 (
    .io_in_0  (io_rem_3_5_0),
    .io_in_1  (io_rem_3_5_1),
    .io_in_2  (io_d_trunc_1),
    .io_out_0 (_csa_spec_1_1_io_out_0),
    .io_out_1 (_csa_spec_1_1_io_out_1)
  );
  CSA3_2_5 csa_spec_1_2 (
    .io_in_0  (io_rem_3_5_0),
    .io_in_1  (io_rem_3_5_1),
    .io_in_2  (io_d_trunc_2),
    .io_out_0 (_csa_spec_1_2_io_out_0),
    .io_out_1 (_csa_spec_1_2_io_out_1)
  );
  CSA3_2_5 csa_spec_1_3 (
    .io_in_0  (io_rem_3_5_0),
    .io_in_1  (io_rem_3_5_1),
    .io_in_2  (io_d_trunc_3),
    .io_out_0 (_csa_spec_1_3_io_out_0),
    .io_out_1 (_csa_spec_1_3_io_out_1)
  );
  CSA3_2_5 csa_sel_spec_0 (
    .io_in_0  (_csa_spec_1_0_io_out_0),
    .io_in_1  (temp_0_1),
    .io_in_2  (cons_u_0),
    .io_out_0 (io_nxt_spec_0_0_0),
    .io_out_1 (_csa_sel_spec_0_io_out_1)
  );
  CSA3_2_5 csa_sel_spec_1 (
    .io_in_0  (_csa_spec_1_0_io_out_0),
    .io_in_1  (temp_0_1),
    .io_in_2  (cons_u_1),
    .io_out_0 (io_nxt_spec_0_1_0),
    .io_out_1 (_csa_sel_spec_1_io_out_1)
  );
  CSA3_2_5 csa_sel_spec_2 (
    .io_in_0  (_csa_spec_1_0_io_out_0),
    .io_in_1  (temp_0_1),
    .io_in_2  (cons_u_2),
    .io_out_0 (io_nxt_spec_0_2_0),
    .io_out_1 (_csa_sel_spec_2_io_out_1)
  );
  CSA3_2_5 csa_sel_spec_3 (
    .io_in_0  (_csa_spec_1_0_io_out_0),
    .io_in_1  (temp_0_1),
    .io_in_2  (cons_u_3),
    .io_out_0 (io_nxt_spec_0_3_0),
    .io_out_1 (_csa_sel_spec_3_io_out_1)
  );
  SignDec SD_sel (
    .io_sign_0 (_sign_0_T[8]),
    .io_sign_1 (_sign_1_T[8]),
    .io_sign_2 (_sign_2_T[8]),
    .io_sign_3 (_sign_3_T[8]),
    .io_q      (_SD_sel_io_q)
  );
  CSA3_2_5 csa_sel_spec_0_1 (
    .io_in_0  (_csa_spec_1_1_io_out_0),
    .io_in_1  (temp_1_1),
    .io_in_2  (cons_u_0),
    .io_out_0 (io_nxt_spec_1_0_0),
    .io_out_1 (_csa_sel_spec_0_1_io_out_1)
  );
  CSA3_2_5 csa_sel_spec_1_1 (
    .io_in_0  (_csa_spec_1_1_io_out_0),
    .io_in_1  (temp_1_1),
    .io_in_2  (cons_u_1),
    .io_out_0 (io_nxt_spec_1_1_0),
    .io_out_1 (_csa_sel_spec_1_1_io_out_1)
  );
  CSA3_2_5 csa_sel_spec_2_1 (
    .io_in_0  (_csa_spec_1_1_io_out_0),
    .io_in_1  (temp_1_1),
    .io_in_2  (cons_u_2),
    .io_out_0 (io_nxt_spec_1_2_0),
    .io_out_1 (_csa_sel_spec_2_1_io_out_1)
  );
  CSA3_2_5 csa_sel_spec_3_1 (
    .io_in_0  (_csa_spec_1_1_io_out_0),
    .io_in_1  (temp_1_1),
    .io_in_2  (cons_u_3),
    .io_out_0 (io_nxt_spec_1_3_0),
    .io_out_1 (_csa_sel_spec_3_1_io_out_1)
  );
  SignDec SD_sel_1 (
    .io_sign_0 (_sign_0_T_3[8]),
    .io_sign_1 (_sign_1_T_3[8]),
    .io_sign_2 (_sign_2_T_3[8]),
    .io_sign_3 (_sign_3_T_3[8]),
    .io_q      (_SD_sel_1_io_q)
  );
  CSA3_2_5 csa_sel_spec_0_2 (
    .io_in_0  (io_rem_3_5_0),
    .io_in_1  (io_rem_3_5_1),
    .io_in_2  (cons_u_0),
    .io_out_0 (io_nxt_spec_2_0_0),
    .io_out_1 (_csa_sel_spec_0_2_io_out_1)
  );
  CSA3_2_5 csa_sel_spec_1_2 (
    .io_in_0  (io_rem_3_5_0),
    .io_in_1  (io_rem_3_5_1),
    .io_in_2  (cons_u_1),
    .io_out_0 (io_nxt_spec_2_1_0),
    .io_out_1 (_csa_sel_spec_1_2_io_out_1)
  );
  CSA3_2_5 csa_sel_spec_2_2 (
    .io_in_0  (io_rem_3_5_0),
    .io_in_1  (io_rem_3_5_1),
    .io_in_2  (cons_u_2),
    .io_out_0 (io_nxt_spec_2_2_0),
    .io_out_1 (_csa_sel_spec_2_2_io_out_1)
  );
  CSA3_2_5 csa_sel_spec_3_2 (
    .io_in_0  (io_rem_3_5_0),
    .io_in_1  (io_rem_3_5_1),
    .io_in_2  (cons_u_3),
    .io_out_0 (io_nxt_spec_2_3_0),
    .io_out_1 (_csa_sel_spec_3_2_io_out_1)
  );
  SignDec SD_sel_2 (
    .io_sign_0 (_sign_0_T_6[8]),
    .io_sign_1 (_sign_1_T_6[8]),
    .io_sign_2 (_sign_2_T_6[8]),
    .io_sign_3 (_sign_3_T_6[8]),
    .io_q      (_SD_sel_2_io_q)
  );
  CSA3_2_5 csa_sel_spec_0_3 (
    .io_in_0  (_csa_spec_1_2_io_out_0),
    .io_in_1  (temp_2_1),
    .io_in_2  (cons_u_0),
    .io_out_0 (io_nxt_spec_3_0_0),
    .io_out_1 (_csa_sel_spec_0_3_io_out_1)
  );
  CSA3_2_5 csa_sel_spec_1_3 (
    .io_in_0  (_csa_spec_1_2_io_out_0),
    .io_in_1  (temp_2_1),
    .io_in_2  (cons_u_1),
    .io_out_0 (io_nxt_spec_3_1_0),
    .io_out_1 (_csa_sel_spec_1_3_io_out_1)
  );
  CSA3_2_5 csa_sel_spec_2_3 (
    .io_in_0  (_csa_spec_1_2_io_out_0),
    .io_in_1  (temp_2_1),
    .io_in_2  (cons_u_2),
    .io_out_0 (io_nxt_spec_3_2_0),
    .io_out_1 (_csa_sel_spec_2_3_io_out_1)
  );
  CSA3_2_5 csa_sel_spec_3_3 (
    .io_in_0  (_csa_spec_1_2_io_out_0),
    .io_in_1  (temp_2_1),
    .io_in_2  (cons_u_3),
    .io_out_0 (io_nxt_spec_3_3_0),
    .io_out_1 (_csa_sel_spec_3_3_io_out_1)
  );
  SignDec SD_sel_3 (
    .io_sign_0 (_sign_0_T_9[8]),
    .io_sign_1 (_sign_1_T_9[8]),
    .io_sign_2 (_sign_2_T_9[8]),
    .io_sign_3 (_sign_3_T_9[8]),
    .io_q      (_SD_sel_3_io_q)
  );
  CSA3_2_5 csa_sel_spec_0_4 (
    .io_in_0  (_csa_spec_1_3_io_out_0),
    .io_in_1  (temp_3_1),
    .io_in_2  (cons_u_0),
    .io_out_0 (io_nxt_spec_4_0_0),
    .io_out_1 (_csa_sel_spec_0_4_io_out_1)
  );
  CSA3_2_5 csa_sel_spec_1_4 (
    .io_in_0  (_csa_spec_1_3_io_out_0),
    .io_in_1  (temp_3_1),
    .io_in_2  (cons_u_1),
    .io_out_0 (io_nxt_spec_4_1_0),
    .io_out_1 (_csa_sel_spec_1_4_io_out_1)
  );
  CSA3_2_5 csa_sel_spec_2_4 (
    .io_in_0  (_csa_spec_1_3_io_out_0),
    .io_in_1  (temp_3_1),
    .io_in_2  (cons_u_2),
    .io_out_0 (io_nxt_spec_4_2_0),
    .io_out_1 (_csa_sel_spec_2_4_io_out_1)
  );
  CSA3_2_5 csa_sel_spec_3_4 (
    .io_in_0  (_csa_spec_1_3_io_out_0),
    .io_in_1  (temp_3_1),
    .io_in_2  (cons_u_3),
    .io_out_0 (io_nxt_spec_4_3_0),
    .io_out_1 (_csa_sel_spec_3_4_io_out_1)
  );
  SignDec SD_sel_4 (
    .io_sign_0 (_sign_0_T_12[8]),
    .io_sign_1 (_sign_1_T_12[8]),
    .io_sign_2 (_sign_2_T_12[8]),
    .io_sign_3 (_sign_3_T_12[8]),
    .io_q      (_SD_sel_4_io_q)
  );
  assign io_q_j_2 =
    (io_q_j_1[0] ? _SD_sel_io_q : 5'h0) | (io_q_j_1[1] ? _SD_sel_1_io_q : 5'h0)
    | (io_q_j_1[2] ? _SD_sel_2_io_q : 5'h0) | (io_q_j_1[3] ? _SD_sel_3_io_q : 5'h0)
    | (io_q_j_1[4] ? _SD_sel_4_io_q : 5'h0);
  assign io_nxt_spec_0_0_1 = {_csa_sel_spec_0_io_out_1[7:0], 1'h0};
  assign io_nxt_spec_0_1_1 = {_csa_sel_spec_1_io_out_1[7:0], 1'h0};
  assign io_nxt_spec_0_2_1 = {_csa_sel_spec_2_io_out_1[7:0], 1'h0};
  assign io_nxt_spec_0_3_1 = {_csa_sel_spec_3_io_out_1[7:0], 1'h0};
  assign io_nxt_spec_1_0_1 = {_csa_sel_spec_0_1_io_out_1[7:0], 1'h0};
  assign io_nxt_spec_1_1_1 = {_csa_sel_spec_1_1_io_out_1[7:0], 1'h0};
  assign io_nxt_spec_1_2_1 = {_csa_sel_spec_2_1_io_out_1[7:0], 1'h0};
  assign io_nxt_spec_1_3_1 = {_csa_sel_spec_3_1_io_out_1[7:0], 1'h0};
  assign io_nxt_spec_2_0_1 = {_csa_sel_spec_0_2_io_out_1[7:0], 1'h0};
  assign io_nxt_spec_2_1_1 = {_csa_sel_spec_1_2_io_out_1[7:0], 1'h0};
  assign io_nxt_spec_2_2_1 = {_csa_sel_spec_2_2_io_out_1[7:0], 1'h0};
  assign io_nxt_spec_2_3_1 = {_csa_sel_spec_3_2_io_out_1[7:0], 1'h0};
  assign io_nxt_spec_3_0_1 = {_csa_sel_spec_0_3_io_out_1[7:0], 1'h0};
  assign io_nxt_spec_3_1_1 = {_csa_sel_spec_1_3_io_out_1[7:0], 1'h0};
  assign io_nxt_spec_3_2_1 = {_csa_sel_spec_2_3_io_out_1[7:0], 1'h0};
  assign io_nxt_spec_3_3_1 = {_csa_sel_spec_3_3_io_out_1[7:0], 1'h0};
  assign io_nxt_spec_4_0_1 = {_csa_sel_spec_0_4_io_out_1[7:0], 1'h0};
  assign io_nxt_spec_4_1_1 = {_csa_sel_spec_1_4_io_out_1[7:0], 1'h0};
  assign io_nxt_spec_4_2_1 = {_csa_sel_spec_2_4_io_out_1[7:0], 1'h0};
  assign io_nxt_spec_4_3_1 = {_csa_sel_spec_3_4_io_out_1[7:0], 1'h0};
endmodule

module CSA3_2_30(
  input  [10:0] io_in_0,
  input  [10:0] io_in_1,
  input  [10:0] io_in_2,
  output [10:0] io_out_0,
  output [10:0] io_out_1
);

  wire a_xor_b = io_in_0[0] ^ io_in_1[0];
  wire a_xor_b_1 = io_in_0[1] ^ io_in_1[1];
  wire a_xor_b_2 = io_in_0[2] ^ io_in_1[2];
  wire a_xor_b_3 = io_in_0[3] ^ io_in_1[3];
  wire a_xor_b_4 = io_in_0[4] ^ io_in_1[4];
  wire a_xor_b_5 = io_in_0[5] ^ io_in_1[5];
  wire a_xor_b_6 = io_in_0[6] ^ io_in_1[6];
  wire a_xor_b_7 = io_in_0[7] ^ io_in_1[7];
  wire a_xor_b_8 = io_in_0[8] ^ io_in_1[8];
  wire a_xor_b_9 = io_in_0[9] ^ io_in_1[9];
  wire a_xor_b_10 = io_in_0[10] ^ io_in_1[10];
  assign io_out_0 =
    {a_xor_b_10 ^ io_in_2[10],
     a_xor_b_9 ^ io_in_2[9],
     a_xor_b_8 ^ io_in_2[8],
     a_xor_b_7 ^ io_in_2[7],
     a_xor_b_6 ^ io_in_2[6],
     a_xor_b_5 ^ io_in_2[5],
     a_xor_b_4 ^ io_in_2[4],
     a_xor_b_3 ^ io_in_2[3],
     a_xor_b_2 ^ io_in_2[2],
     a_xor_b_1 ^ io_in_2[1],
     a_xor_b ^ io_in_2[0]};
  assign io_out_1 =
    {io_in_0[10] & io_in_1[10] | a_xor_b_10 & io_in_2[10],
     io_in_0[9] & io_in_1[9] | a_xor_b_9 & io_in_2[9],
     io_in_0[8] & io_in_1[8] | a_xor_b_8 & io_in_2[8],
     io_in_0[7] & io_in_1[7] | a_xor_b_7 & io_in_2[7],
     io_in_0[6] & io_in_1[6] | a_xor_b_6 & io_in_2[6],
     io_in_0[5] & io_in_1[5] | a_xor_b_5 & io_in_2[5],
     io_in_0[4] & io_in_1[4] | a_xor_b_4 & io_in_2[4],
     io_in_0[3] & io_in_1[3] | a_xor_b_3 & io_in_2[3],
     io_in_0[2] & io_in_1[2] | a_xor_b_2 & io_in_2[2],
     io_in_0[1] & io_in_1[1] | a_xor_b_1 & io_in_2[1],
     io_in_0[0] & io_in_1[0] | a_xor_b & io_in_2[0]};
endmodule

module Conversion(
  input  [4:0]  io_q_j_1,
  input  [15:0] io_pre_q_A,
  input  [15:0] io_pre_q_B,
  output [15:0] io_nxt_q_A,
  output [15:0] io_nxt_q_B
);

  wire [15:0] new_q_B_0 = {io_pre_q_A[13:0], 2'h1};
  wire [15:0] new_q_B_1 = {io_pre_q_A[13:0], 2'h0};
  wire [15:0] new_q_B_2 = {io_pre_q_B[13:0], 2'h3};
  wire [15:0] new_q_B_3 = {io_pre_q_B[13:0], 2'h2};
  assign io_nxt_q_A =
    (io_q_j_1[0] ? {io_pre_q_A[13:0], 2'h2} : 16'h0) | (io_q_j_1[1] ? new_q_B_0 : 16'h0)
    | (io_q_j_1[2] ? new_q_B_1 : 16'h0) | (io_q_j_1[3] ? new_q_B_2 : 16'h0)
    | (io_q_j_1[4] ? new_q_B_3 : 16'h0);
  assign io_nxt_q_B =
    (io_q_j_1[0] ? new_q_B_0 : 16'h0) | (io_q_j_1[1] ? new_q_B_1 : 16'h0)
    | (io_q_j_1[2] ? new_q_B_2 : 16'h0) | (io_q_j_1[3] ? new_q_B_3 : 16'h0)
    | (io_q_j_1[4] ? {io_pre_q_B[13:0], 2'h1} : 16'h0);
endmodule

module IterBlock_v4(
  input  [7:0]  io_Sel_cons_0_0,
  input  [7:0]  io_Sel_cons_0_1,
  input  [7:0]  io_Sel_cons_0_2,
  input  [7:0]  io_Sel_cons_0_3,
  input  [7:0]  io_Sel_cons_1_0,
  input  [7:0]  io_Sel_cons_1_1,
  input  [7:0]  io_Sel_cons_1_2,
  input  [7:0]  io_Sel_cons_1_3,
  input  [7:0]  io_Sel_cons_2_0,
  input  [7:0]  io_Sel_cons_2_1,
  input  [7:0]  io_Sel_cons_2_2,
  input  [7:0]  io_Sel_cons_2_3,
  input  [7:0]  io_Sel_cons_3_0,
  input  [7:0]  io_Sel_cons_3_1,
  input  [7:0]  io_Sel_cons_3_2,
  input  [7:0]  io_Sel_cons_3_3,
  input  [7:0]  io_Sel_cons_4_0,
  input  [7:0]  io_Sel_cons_4_1,
  input  [7:0]  io_Sel_cons_4_2,
  input  [7:0]  io_Sel_cons_4_3,
  input  [8:0]  io_Spec_cons_0_0,
  input  [8:0]  io_Spec_cons_0_1,
  input  [8:0]  io_Spec_cons_0_2,
  input  [8:0]  io_Spec_cons_0_3,
  input  [8:0]  io_Spec_cons_1_0,
  input  [8:0]  io_Spec_cons_1_1,
  input  [8:0]  io_Spec_cons_1_2,
  input  [8:0]  io_Spec_cons_1_3,
  input  [8:0]  io_Spec_cons_2_0,
  input  [8:0]  io_Spec_cons_2_1,
  input  [8:0]  io_Spec_cons_2_2,
  input  [8:0]  io_Spec_cons_2_3,
  input  [8:0]  io_Spec_cons_3_0,
  input  [8:0]  io_Spec_cons_3_1,
  input  [8:0]  io_Spec_cons_3_2,
  input  [8:0]  io_Spec_cons_3_3,
  input  [8:0]  io_Spec_cons_4_0,
  input  [8:0]  io_Spec_cons_4_1,
  input  [8:0]  io_Spec_cons_4_2,
  input  [8:0]  io_Spec_cons_4_3,
  input  [21:0] io_iter_cons_0,
  input  [21:0] io_iter_cons_1,
  input  [21:0] io_iter_cons_3,
  input  [21:0] io_iter_cons_4,
  input  [8:0]  io_d_trunc_0,
  input  [8:0]  io_d_trunc_1,
  input  [8:0]  io_d_trunc_2,
  input  [8:0]  io_d_trunc_3,
  input  [10:0] io_spec_r2ud_0,
  input  [10:0] io_spec_r2ud_1,
  input  [10:0] io_spec_r2ud_3,
  input  [10:0] io_spec_r2ud_4,
  input  [15:0] io_pre_q_A,
  input  [15:0] io_pre_q_B,
  output [15:0] io_nxt_q_A,
  output [15:0] io_nxt_q_B,
  input  [7:0]  io_pre_sel_0_0,
  input  [7:0]  io_pre_sel_0_1,
  input  [7:0]  io_pre_sel_1_0,
  input  [7:0]  io_pre_sel_1_1,
  input  [7:0]  io_pre_sel_2_0,
  input  [7:0]  io_pre_sel_2_1,
  input  [7:0]  io_pre_sel_3_0,
  input  [7:0]  io_pre_sel_3_1,
  output [7:0]  io_nxt_sel_0_0,
  output [7:0]  io_nxt_sel_0_1,
  output [7:0]  io_nxt_sel_1_0,
  output [7:0]  io_nxt_sel_1_1,
  output [7:0]  io_nxt_sel_2_0,
  output [7:0]  io_nxt_sel_2_1,
  output [7:0]  io_nxt_sel_3_0,
  output [7:0]  io_nxt_sel_3_1,
  input  [8:0]  io_pre_spec_0_0_0,
  input  [8:0]  io_pre_spec_0_0_1,
  input  [8:0]  io_pre_spec_0_1_0,
  input  [8:0]  io_pre_spec_0_1_1,
  input  [8:0]  io_pre_spec_0_2_0,
  input  [8:0]  io_pre_spec_0_2_1,
  input  [8:0]  io_pre_spec_0_3_0,
  input  [8:0]  io_pre_spec_0_3_1,
  input  [8:0]  io_pre_spec_1_0_0,
  input  [8:0]  io_pre_spec_1_0_1,
  input  [8:0]  io_pre_spec_1_1_0,
  input  [8:0]  io_pre_spec_1_1_1,
  input  [8:0]  io_pre_spec_1_2_0,
  input  [8:0]  io_pre_spec_1_2_1,
  input  [8:0]  io_pre_spec_1_3_0,
  input  [8:0]  io_pre_spec_1_3_1,
  input  [8:0]  io_pre_spec_2_0_0,
  input  [8:0]  io_pre_spec_2_0_1,
  input  [8:0]  io_pre_spec_2_1_0,
  input  [8:0]  io_pre_spec_2_1_1,
  input  [8:0]  io_pre_spec_2_2_0,
  input  [8:0]  io_pre_spec_2_2_1,
  input  [8:0]  io_pre_spec_2_3_0,
  input  [8:0]  io_pre_spec_2_3_1,
  input  [8:0]  io_pre_spec_3_0_0,
  input  [8:0]  io_pre_spec_3_0_1,
  input  [8:0]  io_pre_spec_3_1_0,
  input  [8:0]  io_pre_spec_3_1_1,
  input  [8:0]  io_pre_spec_3_2_0,
  input  [8:0]  io_pre_spec_3_2_1,
  input  [8:0]  io_pre_spec_3_3_0,
  input  [8:0]  io_pre_spec_3_3_1,
  input  [8:0]  io_pre_spec_4_0_0,
  input  [8:0]  io_pre_spec_4_0_1,
  input  [8:0]  io_pre_spec_4_1_0,
  input  [8:0]  io_pre_spec_4_1_1,
  input  [8:0]  io_pre_spec_4_2_0,
  input  [8:0]  io_pre_spec_4_2_1,
  input  [8:0]  io_pre_spec_4_3_0,
  input  [8:0]  io_pre_spec_4_3_1,
  output [8:0]  io_nxt_spec_0_0_0,
  output [8:0]  io_nxt_spec_0_0_1,
  output [8:0]  io_nxt_spec_0_1_0,
  output [8:0]  io_nxt_spec_0_1_1,
  output [8:0]  io_nxt_spec_0_2_0,
  output [8:0]  io_nxt_spec_0_2_1,
  output [8:0]  io_nxt_spec_0_3_0,
  output [8:0]  io_nxt_spec_0_3_1,
  output [8:0]  io_nxt_spec_1_0_0,
  output [8:0]  io_nxt_spec_1_0_1,
  output [8:0]  io_nxt_spec_1_1_0,
  output [8:0]  io_nxt_spec_1_1_1,
  output [8:0]  io_nxt_spec_1_2_0,
  output [8:0]  io_nxt_spec_1_2_1,
  output [8:0]  io_nxt_spec_1_3_0,
  output [8:0]  io_nxt_spec_1_3_1,
  output [8:0]  io_nxt_spec_2_0_0,
  output [8:0]  io_nxt_spec_2_0_1,
  output [8:0]  io_nxt_spec_2_1_0,
  output [8:0]  io_nxt_spec_2_1_1,
  output [8:0]  io_nxt_spec_2_2_0,
  output [8:0]  io_nxt_spec_2_2_1,
  output [8:0]  io_nxt_spec_2_3_0,
  output [8:0]  io_nxt_spec_2_3_1,
  output [8:0]  io_nxt_spec_3_0_0,
  output [8:0]  io_nxt_spec_3_0_1,
  output [8:0]  io_nxt_spec_3_1_0,
  output [8:0]  io_nxt_spec_3_1_1,
  output [8:0]  io_nxt_spec_3_2_0,
  output [8:0]  io_nxt_spec_3_2_1,
  output [8:0]  io_nxt_spec_3_3_0,
  output [8:0]  io_nxt_spec_3_3_1,
  output [8:0]  io_nxt_spec_4_0_0,
  output [8:0]  io_nxt_spec_4_0_1,
  output [8:0]  io_nxt_spec_4_1_0,
  output [8:0]  io_nxt_spec_4_1_1,
  output [8:0]  io_nxt_spec_4_2_0,
  output [8:0]  io_nxt_spec_4_2_1,
  output [8:0]  io_nxt_spec_4_3_0,
  output [8:0]  io_nxt_spec_4_3_1,
  input  [21:0] io_pre_iterB_0,
  input  [21:0] io_pre_iterB_1,
  output [21:0] io_nxt_iterB_0,
  output [21:0] io_nxt_iterB_1
);

  wire [15:0] _iter_conv_io_nxt_q_A;
  wire [15:0] _iter_conv_io_nxt_q_B;
  wire [10:0] _csa_3_io_out_0;
  wire [10:0] _csa_3_io_out_1;
  wire [21:0] _csa_iter_2_io_out_0;
  wire [21:0] _csa_iter_2_io_out_1;
  wire [4:0]  _specB_io_q_j_2;
  wire [4:0]  _selB_io_q_j_1;
  wire [21:0] _csa_iter_1_io_out_0;
  wire [21:0] _csa_iter_1_io_out_1;
  CSA3_2 csa_iter_1 (
    .io_in_0  ({_csa_iter_2_io_out_0[19:0], 2'h0}),
    .io_in_1  ({_csa_iter_2_io_out_1[18:0], 3'h0}),
    .io_in_2
      ((_specB_io_q_j_2[0] ? io_iter_cons_0 : 22'h0)
       | (_specB_io_q_j_2[1] ? io_iter_cons_1 : 22'h0)
       | (_specB_io_q_j_2[3] ? io_iter_cons_3 : 22'h0)
       | (_specB_io_q_j_2[4] ? io_iter_cons_4 : 22'h0)),
    .io_out_0 (_csa_iter_1_io_out_0),
    .io_out_1 (_csa_iter_1_io_out_1)
  );
  SelBlock_v4 selB (
    .io_q_j         (_specB_io_q_j_2),
    .io_q_j_1       (_selB_io_q_j_1),
    .io_cons_0_0    (io_Sel_cons_0_0),
    .io_cons_0_1    (io_Sel_cons_0_1),
    .io_cons_0_2    (io_Sel_cons_0_2),
    .io_cons_0_3    (io_Sel_cons_0_3),
    .io_cons_1_0    (io_Sel_cons_1_0),
    .io_cons_1_1    (io_Sel_cons_1_1),
    .io_cons_1_2    (io_Sel_cons_1_2),
    .io_cons_1_3    (io_Sel_cons_1_3),
    .io_cons_2_0    (io_Sel_cons_2_0),
    .io_cons_2_1    (io_Sel_cons_2_1),
    .io_cons_2_2    (io_Sel_cons_2_2),
    .io_cons_2_3    (io_Sel_cons_2_3),
    .io_cons_3_0    (io_Sel_cons_3_0),
    .io_cons_3_1    (io_Sel_cons_3_1),
    .io_cons_3_2    (io_Sel_cons_3_2),
    .io_cons_3_3    (io_Sel_cons_3_3),
    .io_cons_4_0    (io_Sel_cons_4_0),
    .io_cons_4_1    (io_Sel_cons_4_1),
    .io_cons_4_2    (io_Sel_cons_4_2),
    .io_cons_4_3    (io_Sel_cons_4_3),
    .io_rem_3_5_0   (_csa_3_io_out_0[10:3]),
    .io_rem_3_5_1   (_csa_3_io_out_1[9:2]),
    .io_pre_sel_0_0 (io_pre_sel_0_0),
    .io_pre_sel_0_1 (io_pre_sel_0_1),
    .io_pre_sel_1_0 (io_pre_sel_1_0),
    .io_pre_sel_1_1 (io_pre_sel_1_1),
    .io_pre_sel_2_0 (io_pre_sel_2_0),
    .io_pre_sel_2_1 (io_pre_sel_2_1),
    .io_pre_sel_3_0 (io_pre_sel_3_0),
    .io_pre_sel_3_1 (io_pre_sel_3_1),
    .io_nxt_sel_0_0 (io_nxt_sel_0_0),
    .io_nxt_sel_0_1 (io_nxt_sel_0_1),
    .io_nxt_sel_1_0 (io_nxt_sel_1_0),
    .io_nxt_sel_1_1 (io_nxt_sel_1_1),
    .io_nxt_sel_2_0 (io_nxt_sel_2_0),
    .io_nxt_sel_2_1 (io_nxt_sel_2_1),
    .io_nxt_sel_3_0 (io_nxt_sel_3_0),
    .io_nxt_sel_3_1 (io_nxt_sel_3_1)
  );
  SpecBlock_v4 specB (
    .io_q_j            (_specB_io_q_j_2),
    .io_cons_0_0       (io_Spec_cons_0_0),
    .io_cons_0_1       (io_Spec_cons_0_1),
    .io_cons_0_2       (io_Spec_cons_0_2),
    .io_cons_0_3       (io_Spec_cons_0_3),
    .io_cons_1_0       (io_Spec_cons_1_0),
    .io_cons_1_1       (io_Spec_cons_1_1),
    .io_cons_1_2       (io_Spec_cons_1_2),
    .io_cons_1_3       (io_Spec_cons_1_3),
    .io_cons_2_0       (io_Spec_cons_2_0),
    .io_cons_2_1       (io_Spec_cons_2_1),
    .io_cons_2_2       (io_Spec_cons_2_2),
    .io_cons_2_3       (io_Spec_cons_2_3),
    .io_cons_3_0       (io_Spec_cons_3_0),
    .io_cons_3_1       (io_Spec_cons_3_1),
    .io_cons_3_2       (io_Spec_cons_3_2),
    .io_cons_3_3       (io_Spec_cons_3_3),
    .io_cons_4_0       (io_Spec_cons_4_0),
    .io_cons_4_1       (io_Spec_cons_4_1),
    .io_cons_4_2       (io_Spec_cons_4_2),
    .io_cons_4_3       (io_Spec_cons_4_3),
    .io_d_trunc_0      (io_d_trunc_0),
    .io_d_trunc_1      (io_d_trunc_1),
    .io_d_trunc_2      (io_d_trunc_2),
    .io_d_trunc_3      (io_d_trunc_3),
    .io_q_j_1          (_selB_io_q_j_1),
    .io_rem_3_5_0      (_csa_3_io_out_0[8:0]),
    .io_rem_3_5_1      ({_csa_3_io_out_1[7:0], 1'h0}),
    .io_q_j_2          (_specB_io_q_j_2),
    .io_pre_spec_0_0_0 (io_pre_spec_0_0_0),
    .io_pre_spec_0_0_1 (io_pre_spec_0_0_1),
    .io_pre_spec_0_1_0 (io_pre_spec_0_1_0),
    .io_pre_spec_0_1_1 (io_pre_spec_0_1_1),
    .io_pre_spec_0_2_0 (io_pre_spec_0_2_0),
    .io_pre_spec_0_2_1 (io_pre_spec_0_2_1),
    .io_pre_spec_0_3_0 (io_pre_spec_0_3_0),
    .io_pre_spec_0_3_1 (io_pre_spec_0_3_1),
    .io_pre_spec_1_0_0 (io_pre_spec_1_0_0),
    .io_pre_spec_1_0_1 (io_pre_spec_1_0_1),
    .io_pre_spec_1_1_0 (io_pre_spec_1_1_0),
    .io_pre_spec_1_1_1 (io_pre_spec_1_1_1),
    .io_pre_spec_1_2_0 (io_pre_spec_1_2_0),
    .io_pre_spec_1_2_1 (io_pre_spec_1_2_1),
    .io_pre_spec_1_3_0 (io_pre_spec_1_3_0),
    .io_pre_spec_1_3_1 (io_pre_spec_1_3_1),
    .io_pre_spec_2_0_0 (io_pre_spec_2_0_0),
    .io_pre_spec_2_0_1 (io_pre_spec_2_0_1),
    .io_pre_spec_2_1_0 (io_pre_spec_2_1_0),
    .io_pre_spec_2_1_1 (io_pre_spec_2_1_1),
    .io_pre_spec_2_2_0 (io_pre_spec_2_2_0),
    .io_pre_spec_2_2_1 (io_pre_spec_2_2_1),
    .io_pre_spec_2_3_0 (io_pre_spec_2_3_0),
    .io_pre_spec_2_3_1 (io_pre_spec_2_3_1),
    .io_pre_spec_3_0_0 (io_pre_spec_3_0_0),
    .io_pre_spec_3_0_1 (io_pre_spec_3_0_1),
    .io_pre_spec_3_1_0 (io_pre_spec_3_1_0),
    .io_pre_spec_3_1_1 (io_pre_spec_3_1_1),
    .io_pre_spec_3_2_0 (io_pre_spec_3_2_0),
    .io_pre_spec_3_2_1 (io_pre_spec_3_2_1),
    .io_pre_spec_3_3_0 (io_pre_spec_3_3_0),
    .io_pre_spec_3_3_1 (io_pre_spec_3_3_1),
    .io_pre_spec_4_0_0 (io_pre_spec_4_0_0),
    .io_pre_spec_4_0_1 (io_pre_spec_4_0_1),
    .io_pre_spec_4_1_0 (io_pre_spec_4_1_0),
    .io_pre_spec_4_1_1 (io_pre_spec_4_1_1),
    .io_pre_spec_4_2_0 (io_pre_spec_4_2_0),
    .io_pre_spec_4_2_1 (io_pre_spec_4_2_1),
    .io_pre_spec_4_3_0 (io_pre_spec_4_3_0),
    .io_pre_spec_4_3_1 (io_pre_spec_4_3_1),
    .io_nxt_spec_0_0_0 (io_nxt_spec_0_0_0),
    .io_nxt_spec_0_0_1 (io_nxt_spec_0_0_1),
    .io_nxt_spec_0_1_0 (io_nxt_spec_0_1_0),
    .io_nxt_spec_0_1_1 (io_nxt_spec_0_1_1),
    .io_nxt_spec_0_2_0 (io_nxt_spec_0_2_0),
    .io_nxt_spec_0_2_1 (io_nxt_spec_0_2_1),
    .io_nxt_spec_0_3_0 (io_nxt_spec_0_3_0),
    .io_nxt_spec_0_3_1 (io_nxt_spec_0_3_1),
    .io_nxt_spec_1_0_0 (io_nxt_spec_1_0_0),
    .io_nxt_spec_1_0_1 (io_nxt_spec_1_0_1),
    .io_nxt_spec_1_1_0 (io_nxt_spec_1_1_0),
    .io_nxt_spec_1_1_1 (io_nxt_spec_1_1_1),
    .io_nxt_spec_1_2_0 (io_nxt_spec_1_2_0),
    .io_nxt_spec_1_2_1 (io_nxt_spec_1_2_1),
    .io_nxt_spec_1_3_0 (io_nxt_spec_1_3_0),
    .io_nxt_spec_1_3_1 (io_nxt_spec_1_3_1),
    .io_nxt_spec_2_0_0 (io_nxt_spec_2_0_0),
    .io_nxt_spec_2_0_1 (io_nxt_spec_2_0_1),
    .io_nxt_spec_2_1_0 (io_nxt_spec_2_1_0),
    .io_nxt_spec_2_1_1 (io_nxt_spec_2_1_1),
    .io_nxt_spec_2_2_0 (io_nxt_spec_2_2_0),
    .io_nxt_spec_2_2_1 (io_nxt_spec_2_2_1),
    .io_nxt_spec_2_3_0 (io_nxt_spec_2_3_0),
    .io_nxt_spec_2_3_1 (io_nxt_spec_2_3_1),
    .io_nxt_spec_3_0_0 (io_nxt_spec_3_0_0),
    .io_nxt_spec_3_0_1 (io_nxt_spec_3_0_1),
    .io_nxt_spec_3_1_0 (io_nxt_spec_3_1_0),
    .io_nxt_spec_3_1_1 (io_nxt_spec_3_1_1),
    .io_nxt_spec_3_2_0 (io_nxt_spec_3_2_0),
    .io_nxt_spec_3_2_1 (io_nxt_spec_3_2_1),
    .io_nxt_spec_3_3_0 (io_nxt_spec_3_3_0),
    .io_nxt_spec_3_3_1 (io_nxt_spec_3_3_1),
    .io_nxt_spec_4_0_0 (io_nxt_spec_4_0_0),
    .io_nxt_spec_4_0_1 (io_nxt_spec_4_0_1),
    .io_nxt_spec_4_1_0 (io_nxt_spec_4_1_0),
    .io_nxt_spec_4_1_1 (io_nxt_spec_4_1_1),
    .io_nxt_spec_4_2_0 (io_nxt_spec_4_2_0),
    .io_nxt_spec_4_2_1 (io_nxt_spec_4_2_1),
    .io_nxt_spec_4_3_0 (io_nxt_spec_4_3_0),
    .io_nxt_spec_4_3_1 (io_nxt_spec_4_3_1)
  );
  CSA3_2 csa_iter_2 (
    .io_in_0  (io_pre_iterB_0),
    .io_in_1  (io_pre_iterB_1),
    .io_in_2
      ((_selB_io_q_j_1[0] ? io_iter_cons_0 : 22'h0)
       | (_selB_io_q_j_1[1] ? io_iter_cons_1 : 22'h0)
       | (_selB_io_q_j_1[3] ? io_iter_cons_3 : 22'h0)
       | (_selB_io_q_j_1[4] ? io_iter_cons_4 : 22'h0)),
    .io_out_0 (_csa_iter_2_io_out_0),
    .io_out_1 (_csa_iter_2_io_out_1)
  );
  CSA3_2_30 csa_3 (
    .io_in_0  (io_pre_iterB_0[17:7]),
    .io_in_1  (io_pre_iterB_1[17:7]),
    .io_in_2
      ((_selB_io_q_j_1[0] ? io_spec_r2ud_0 : 11'h0)
       | (_selB_io_q_j_1[1] ? io_spec_r2ud_1 : 11'h0)
       | (_selB_io_q_j_1[3] ? io_spec_r2ud_3 : 11'h0)
       | (_selB_io_q_j_1[4] ? io_spec_r2ud_4 : 11'h0)),
    .io_out_0 (_csa_3_io_out_0),
    .io_out_1 (_csa_3_io_out_1)
  );
  Conversion iter_conv (
    .io_q_j_1   (_selB_io_q_j_1),
    .io_pre_q_A (io_pre_q_A),
    .io_pre_q_B (io_pre_q_B),
    .io_nxt_q_A (_iter_conv_io_nxt_q_A),
    .io_nxt_q_B (_iter_conv_io_nxt_q_B)
  );
  Conversion iter_conv_2 (
    .io_q_j_1   (_specB_io_q_j_2),
    .io_pre_q_A (_iter_conv_io_nxt_q_A),
    .io_pre_q_B (_iter_conv_io_nxt_q_B),
    .io_nxt_q_A (io_nxt_q_A),
    .io_nxt_q_B (io_nxt_q_B)
  );
  assign io_nxt_iterB_0 = {_csa_iter_1_io_out_0[19:0], 2'h0};
  assign io_nxt_iterB_1 = {_csa_iter_1_io_out_1[18:0], 3'h0};
endmodule

module SRT16Divint(
  input         clock,
  input         reset,
  input         io_sign,
  input  [15:0] io_dividend,
  input  [15:0] io_divisor,
  input         io_flush,
  output        io_d_zero,
  input  [1:0]  io_sew,
  input         io_div_in_valid,
  input         io_div_out_ready,
  output        io_div_out_valid,
  output [15:0] io_div_out_q,
  output [15:0] io_div_out_rem
);

  wire [15:0]      _IterBlock_io_nxt_q_A;
  wire [15:0]      _IterBlock_io_nxt_q_B;
  wire [7:0]       _IterBlock_io_nxt_sel_0_0;
  wire [7:0]       _IterBlock_io_nxt_sel_0_1;
  wire [7:0]       _IterBlock_io_nxt_sel_1_0;
  wire [7:0]       _IterBlock_io_nxt_sel_1_1;
  wire [7:0]       _IterBlock_io_nxt_sel_2_0;
  wire [7:0]       _IterBlock_io_nxt_sel_2_1;
  wire [7:0]       _IterBlock_io_nxt_sel_3_0;
  wire [7:0]       _IterBlock_io_nxt_sel_3_1;
  wire [8:0]       _IterBlock_io_nxt_spec_0_0_0;
  wire [8:0]       _IterBlock_io_nxt_spec_0_0_1;
  wire [8:0]       _IterBlock_io_nxt_spec_0_1_0;
  wire [8:0]       _IterBlock_io_nxt_spec_0_1_1;
  wire [8:0]       _IterBlock_io_nxt_spec_0_2_0;
  wire [8:0]       _IterBlock_io_nxt_spec_0_2_1;
  wire [8:0]       _IterBlock_io_nxt_spec_0_3_0;
  wire [8:0]       _IterBlock_io_nxt_spec_0_3_1;
  wire [8:0]       _IterBlock_io_nxt_spec_1_0_0;
  wire [8:0]       _IterBlock_io_nxt_spec_1_0_1;
  wire [8:0]       _IterBlock_io_nxt_spec_1_1_0;
  wire [8:0]       _IterBlock_io_nxt_spec_1_1_1;
  wire [8:0]       _IterBlock_io_nxt_spec_1_2_0;
  wire [8:0]       _IterBlock_io_nxt_spec_1_2_1;
  wire [8:0]       _IterBlock_io_nxt_spec_1_3_0;
  wire [8:0]       _IterBlock_io_nxt_spec_1_3_1;
  wire [8:0]       _IterBlock_io_nxt_spec_2_0_0;
  wire [8:0]       _IterBlock_io_nxt_spec_2_0_1;
  wire [8:0]       _IterBlock_io_nxt_spec_2_1_0;
  wire [8:0]       _IterBlock_io_nxt_spec_2_1_1;
  wire [8:0]       _IterBlock_io_nxt_spec_2_2_0;
  wire [8:0]       _IterBlock_io_nxt_spec_2_2_1;
  wire [8:0]       _IterBlock_io_nxt_spec_2_3_0;
  wire [8:0]       _IterBlock_io_nxt_spec_2_3_1;
  wire [8:0]       _IterBlock_io_nxt_spec_3_0_0;
  wire [8:0]       _IterBlock_io_nxt_spec_3_0_1;
  wire [8:0]       _IterBlock_io_nxt_spec_3_1_0;
  wire [8:0]       _IterBlock_io_nxt_spec_3_1_1;
  wire [8:0]       _IterBlock_io_nxt_spec_3_2_0;
  wire [8:0]       _IterBlock_io_nxt_spec_3_2_1;
  wire [8:0]       _IterBlock_io_nxt_spec_3_3_0;
  wire [8:0]       _IterBlock_io_nxt_spec_3_3_1;
  wire [8:0]       _IterBlock_io_nxt_spec_4_0_0;
  wire [8:0]       _IterBlock_io_nxt_spec_4_0_1;
  wire [8:0]       _IterBlock_io_nxt_spec_4_1_0;
  wire [8:0]       _IterBlock_io_nxt_spec_4_1_1;
  wire [8:0]       _IterBlock_io_nxt_spec_4_2_0;
  wire [8:0]       _IterBlock_io_nxt_spec_4_2_1;
  wire [8:0]       _IterBlock_io_nxt_spec_4_3_0;
  wire [8:0]       _IterBlock_io_nxt_spec_4_3_1;
  wire [21:0]      _IterBlock_io_nxt_iterB_0;
  wire [21:0]      _IterBlock_io_nxt_iterB_1;
  wire [8:0]       _qds_cons_io_m_neg_1;
  wire [8:0]       _qds_cons_io_m_neg_0;
  wire [8:0]       _qds_cons_io_m_pos_1;
  wire [8:0]       _qds_cons_io_m_pos_2;
  reg  [5:0]       stateReg;
  reg              x_sign_reg;
  reg  [15:0]      iter_q_A_reg;
  reg  [15:0]      iter_q_B_reg;
  reg  [7:0]       sel_reg_0_0;
  reg  [7:0]       sel_reg_0_1;
  reg  [7:0]       sel_reg_1_0;
  reg  [7:0]       sel_reg_1_1;
  reg  [7:0]       sel_reg_2_0;
  reg  [7:0]       sel_reg_2_1;
  reg  [7:0]       sel_reg_3_0;
  reg  [7:0]       sel_reg_3_1;
  reg  [8:0]       spec_reg_0_0_0;
  reg  [8:0]       spec_reg_0_0_1;
  reg  [8:0]       spec_reg_0_1_0;
  reg  [8:0]       spec_reg_0_1_1;
  reg  [8:0]       spec_reg_0_2_0;
  reg  [8:0]       spec_reg_0_2_1;
  reg  [8:0]       spec_reg_0_3_0;
  reg  [8:0]       spec_reg_0_3_1;
  reg  [8:0]       spec_reg_1_0_0;
  reg  [8:0]       spec_reg_1_0_1;
  reg  [8:0]       spec_reg_1_1_0;
  reg  [8:0]       spec_reg_1_1_1;
  reg  [8:0]       spec_reg_1_2_0;
  reg  [8:0]       spec_reg_1_2_1;
  reg  [8:0]       spec_reg_1_3_0;
  reg  [8:0]       spec_reg_1_3_1;
  reg  [8:0]       spec_reg_2_0_0;
  reg  [8:0]       spec_reg_2_0_1;
  reg  [8:0]       spec_reg_2_1_0;
  reg  [8:0]       spec_reg_2_1_1;
  reg  [8:0]       spec_reg_2_2_0;
  reg  [8:0]       spec_reg_2_2_1;
  reg  [8:0]       spec_reg_2_3_0;
  reg  [8:0]       spec_reg_2_3_1;
  reg  [8:0]       spec_reg_3_0_0;
  reg  [8:0]       spec_reg_3_0_1;
  reg  [8:0]       spec_reg_3_1_0;
  reg  [8:0]       spec_reg_3_1_1;
  reg  [8:0]       spec_reg_3_2_0;
  reg  [8:0]       spec_reg_3_2_1;
  reg  [8:0]       spec_reg_3_3_0;
  reg  [8:0]       spec_reg_3_3_1;
  reg  [8:0]       spec_reg_4_0_0;
  reg  [8:0]       spec_reg_4_0_1;
  reg  [8:0]       spec_reg_4_1_0;
  reg  [8:0]       spec_reg_4_1_1;
  reg  [8:0]       spec_reg_4_2_0;
  reg  [8:0]       spec_reg_4_2_1;
  reg  [8:0]       spec_reg_4_3_0;
  reg  [8:0]       spec_reg_4_3_1;
  reg  [21:0]      iterB_reg_0;
  reg  [21:0]      iterB_reg_1;
  reg  [15:0]      abs_x_reg;
  reg  [15:0]      abs_d_reg;
  reg  [3:0]       lzc_d_reg;
  reg              zero_d_reg;
  reg              q_sign_reg;
  wire [18:0]      norm_x = {3'h0, iter_q_A_reg} << iterB_reg_0[12:11];
  wire [18:0]      norm_d = {3'h0, iter_q_B_reg} << iterB_reg_0[8:7];
  wire             _early_rem_T = iterB_reg_0[4] | iterB_reg_0[10];
  wire             early_finish = _early_rem_T | iterB_reg_0[9];
  reg              early_finish_q;
  reg  [1:0]       iter_num_reg;
  wire [3:0][21:0] _GEN =
    {{{3'h0, norm_x}}, {{norm_x, 3'h0}}, {{1'h0, norm_x, 2'h0}}, {{2'h0, norm_x, 1'h0}}};
  wire [21:0]      _w_align_init_0_T_9 = _GEN[iterB_reg_0[1:0]];
  wire [18:0]      _GEN_0 = 19'(19'h0 - norm_d);
  reg  [21:0]      iter_cons_reg_0;
  reg  [21:0]      iter_cons_reg_1;
  reg  [21:0]      iter_cons_reg_3;
  reg  [21:0]      iter_cons_reg_4;
  reg  [10:0]      spec_r2ud_reg_0;
  reg  [10:0]      spec_r2ud_reg_1;
  reg  [10:0]      spec_r2ud_reg_3;
  reg  [10:0]      spec_r2ud_reg_4;
  reg  [8:0]       d_trunc_reg_0;
  reg  [8:0]       d_trunc_reg_1;
  reg  [8:0]       d_trunc_reg_2;
  reg  [8:0]       d_trunc_reg_3;
  reg  [7:0]       sel_cons_reg_0_0;
  reg  [7:0]       sel_cons_reg_0_1;
  reg  [7:0]       sel_cons_reg_0_2;
  reg  [7:0]       sel_cons_reg_0_3;
  reg  [7:0]       sel_cons_reg_1_0;
  reg  [7:0]       sel_cons_reg_1_1;
  reg  [7:0]       sel_cons_reg_1_2;
  reg  [7:0]       sel_cons_reg_1_3;
  reg  [7:0]       sel_cons_reg_2_0;
  reg  [7:0]       sel_cons_reg_2_1;
  reg  [7:0]       sel_cons_reg_2_2;
  reg  [7:0]       sel_cons_reg_2_3;
  reg  [7:0]       sel_cons_reg_3_0;
  reg  [7:0]       sel_cons_reg_3_1;
  reg  [7:0]       sel_cons_reg_3_2;
  reg  [7:0]       sel_cons_reg_3_3;
  reg  [7:0]       sel_cons_reg_4_0;
  reg  [7:0]       sel_cons_reg_4_1;
  reg  [7:0]       sel_cons_reg_4_2;
  reg  [7:0]       sel_cons_reg_4_3;
  reg  [8:0]       spec_cons_reg_0_0;
  reg  [8:0]       spec_cons_reg_0_1;
  reg  [8:0]       spec_cons_reg_0_2;
  reg  [8:0]       spec_cons_reg_0_3;
  reg  [8:0]       spec_cons_reg_1_0;
  reg  [8:0]       spec_cons_reg_1_1;
  reg  [8:0]       spec_cons_reg_1_2;
  reg  [8:0]       spec_cons_reg_1_3;
  reg  [8:0]       spec_cons_reg_2_0;
  reg  [8:0]       spec_cons_reg_2_1;
  reg  [8:0]       spec_cons_reg_2_2;
  reg  [8:0]       spec_cons_reg_2_3;
  reg  [8:0]       spec_cons_reg_3_0;
  reg  [8:0]       spec_cons_reg_3_1;
  reg  [8:0]       spec_cons_reg_3_2;
  reg  [8:0]       spec_cons_reg_3_3;
  reg  [8:0]       spec_cons_reg_4_0;
  reg  [8:0]       spec_cons_reg_4_1;
  reg  [8:0]       spec_cons_reg_4_2;
  reg  [8:0]       spec_cons_reg_4_3;
  wire [7:0]       sel_cons_0_0 = 8'(_GEN_0[15:8] + _qds_cons_io_m_neg_1[8:1]);
  wire [7:0]       sel_cons_0_1 = 8'(_GEN_0[15:8] + _qds_cons_io_m_neg_0[8:1]);
  wire [7:0]       sel_cons_0_2 = 8'(_GEN_0[15:8] + _qds_cons_io_m_pos_1[8:1]);
  wire [7:0]       sel_cons_0_3 = 8'(_GEN_0[15:8] + _qds_cons_io_m_pos_2[8:1]);
  wire [7:0]       sel_cons_1_0 = 8'(_GEN_0[16:9] + _qds_cons_io_m_neg_1[8:1]);
  wire [7:0]       sel_cons_1_1 = 8'(_GEN_0[16:9] + _qds_cons_io_m_neg_0[8:1]);
  wire [7:0]       sel_cons_1_2 = 8'(_GEN_0[16:9] + _qds_cons_io_m_pos_1[8:1]);
  wire [7:0]       sel_cons_1_3 = 8'(_GEN_0[16:9] + _qds_cons_io_m_pos_2[8:1]);
  wire [7:0]       sel_cons_3_0 = 8'(norm_d[16:9] + _qds_cons_io_m_neg_1[8:1]);
  wire [7:0]       sel_cons_3_1 = 8'(norm_d[16:9] + _qds_cons_io_m_neg_0[8:1]);
  wire [7:0]       sel_cons_3_2 = 8'(norm_d[16:9] + _qds_cons_io_m_pos_1[8:1]);
  wire [7:0]       sel_cons_3_3 = 8'(norm_d[16:9] + _qds_cons_io_m_pos_2[8:1]);
  wire [7:0]       sel_cons_4_0 = 8'(norm_d[15:8] + _qds_cons_io_m_neg_1[8:1]);
  wire [7:0]       sel_cons_4_1 = 8'(norm_d[15:8] + _qds_cons_io_m_neg_0[8:1]);
  wire [7:0]       sel_cons_4_2 = 8'(norm_d[15:8] + _qds_cons_io_m_pos_1[8:1]);
  wire [7:0]       sel_cons_4_3 = 8'(norm_d[15:8] + _qds_cons_io_m_pos_2[8:1]);
  reg  [15:0]      q_A_sign_c_reg;
  reg  [15:0]      q_B_sign_c_reg;
  reg  [21:0]      Bypass_final_rem_reg;
  reg  [21:0]      Bypass_final_rem_plus_d_reg;
  wire             adjust =
    (x_sign_reg
       ? (|Bypass_final_rem_reg) & ~(Bypass_final_rem_reg[21])
       : Bypass_final_rem_reg[21]) & ~early_finish_q;
  wire [21:0]      rem_adjust =
    adjust ? Bypass_final_rem_plus_d_reg : Bypass_final_rem_reg;
  wire [21:0]      rem_adjust_ralign =
    $signed($signed(rem_adjust) >>> 5'({1'h0, lzc_d_reg} + 5'h5));
  wire [21:0]      _GEN_1 = {4'h0, _early_rem_T ? {abs_x_reg, 2'h0} : 18'h0};
  wire             in_handshake = io_div_in_valid & stateReg[0];
  wire [3:0]       _GEN_2 = {{1'h0}, {1'h0}, {io_dividend[15]}, {io_dividend[7]}};
  wire             x_sign = io_sign & _GEN_2[io_sew];
  wire [3:0]       _GEN_3 = {{1'h0}, {1'h0}, {io_divisor[15]}, {io_divisor[7]}};
  wire             d_sign = io_sign & _GEN_3[io_sew];
  wire [3:0][63:0] _GEN_4 =
    {{{48'h0, io_dividend}},
     {{48'h0, io_dividend}},
     {{{48{io_sign & io_dividend[15]}}, io_dividend}},
     {{{56{io_sign & io_dividend[7]}}, io_dividend[7:0]}}};
  wire [15:0]      neg_x_q =
    16'(16'h0 - (in_handshake ? _GEN_4[io_sew][15:0] : iter_q_A_reg));
  wire [3:0][63:0] _GEN_5 =
    {{{48'h0, io_divisor}},
     {{48'h0, io_divisor}},
     {{{48{io_sign & io_divisor[15]}}, io_divisor}},
     {{{56{io_sign & io_divisor[7]}}, io_divisor[7:0]}}};
  wire [15:0]      neg_d_q =
    16'(16'h0 - (in_handshake ? _GEN_5[io_sew][15:0] : iter_q_B_reg));
  wire [3:0]       _x_enc_T_31 =
    abs_x_reg[15]
      ? 4'h0
      : abs_x_reg[14]
          ? 4'h1
          : abs_x_reg[13]
              ? 4'h2
              : abs_x_reg[12]
                  ? 4'h3
                  : abs_x_reg[11]
                      ? 4'h4
                      : abs_x_reg[10]
                          ? 4'h5
                          : abs_x_reg[9]
                              ? 4'h6
                              : abs_x_reg[8]
                                  ? 4'h7
                                  : abs_x_reg[7]
                                      ? 4'h8
                                      : abs_x_reg[6]
                                          ? 4'h9
                                          : abs_x_reg[5]
                                              ? 4'hA
                                              : abs_x_reg[4]
                                                  ? 4'hB
                                                  : abs_x_reg[3]
                                                      ? 4'hC
                                                      : abs_x_reg[2]
                                                          ? 4'hD
                                                          : {3'h7, ~(abs_x_reg[1])};
  wire [3:0]       _d_enc_T_31 =
    abs_d_reg[15]
      ? 4'h0
      : abs_d_reg[14]
          ? 4'h1
          : abs_d_reg[13]
              ? 4'h2
              : abs_d_reg[12]
                  ? 4'h3
                  : abs_d_reg[11]
                      ? 4'h4
                      : abs_d_reg[10]
                          ? 4'h5
                          : abs_d_reg[9]
                              ? 4'h6
                              : abs_d_reg[8]
                                  ? 4'h7
                                  : abs_d_reg[7]
                                      ? 4'h8
                                      : abs_d_reg[6]
                                          ? 4'h9
                                          : abs_d_reg[5]
                                              ? 4'hA
                                              : abs_d_reg[4]
                                                  ? 4'hB
                                                  : abs_d_reg[3]
                                                      ? 4'hC
                                                      : abs_d_reg[2]
                                                          ? 4'hD
                                                          : {3'h7, ~(abs_d_reg[1])};
  wire             zero_d = abs_d_reg == 16'h0;
  wire [21:0]      _Bypass_final_rem_plus_d_T_9 = 22'(iterB_reg_0 + iterB_reg_1);
  wire [78:0]      _norm_x_part_T_2 =
    {63'h0, abs_x_reg} << {75'h0, _x_enc_T_31[3:2], 2'h0};
  wire [78:0]      _norm_d_part_T_2 =
    {63'h0, abs_d_reg} << {75'h0, _d_enc_T_31[3:2], 2'h0};
  wire [4:0]       _lzc_diff_T_2 = 5'({1'h0, _d_enc_T_31} - {1'h0, _x_enc_T_31});
  wire [21:0]      _GEN_6 =
    {8'h0,
     abs_x_reg == 16'h0,
     _x_enc_T_31[1:0],
     zero_d,
     &_d_enc_T_31,
     _d_enc_T_31[1:0],
     {2{_lzc_diff_T_2[4]}},
     _lzc_diff_T_2};
  always @(posedge clock) begin
    if (reset)
      stateReg <= 6'h1;
    else if (io_flush)
      stateReg <= 6'h1;
    else if (stateReg == 6'h1) begin
      if (in_handshake)
        stateReg <= 6'h2;
    end
    else if (stateReg == 6'h2)
      stateReg <= 6'h4;
    else if (stateReg == 6'h4)
      stateReg <= early_finish ? 6'h10 : 6'h8;
    else if (stateReg == 6'h8)
      stateReg <= (|iter_num_reg) ? 6'h8 : 6'h10;
    else if (stateReg == 6'h10)
      stateReg <= 6'h20;
    else if (stateReg == 6'h20 & io_div_out_ready)
      stateReg <= 6'h1;
    if (stateReg[1])
      x_sign_reg <= x_sign;
    if (stateReg[1] | stateReg[2] | stateReg[3])
      iter_q_A_reg <=
        stateReg[1]
          ? _norm_x_part_T_2[15:0]
          : stateReg[2]
              ? (~early_finish | iterB_reg_0[4]
                   ? 16'h0
                   : iterB_reg_0[10] ? 16'hFFFF : abs_x_reg)
              : _IterBlock_io_nxt_q_A;
    if (stateReg[1] | stateReg[2] | stateReg[3])
      iter_q_B_reg <=
        stateReg[1]
          ? _norm_d_part_T_2[15:0]
          : stateReg[2] ? 16'h0 : _IterBlock_io_nxt_q_B;
    if (stateReg[2] | stateReg[3]) begin
      sel_reg_0_0 <= stateReg[2] ? _w_align_init_0_T_9[21:14] : _IterBlock_io_nxt_sel_0_0;
      sel_reg_0_1 <= stateReg[2] ? _qds_cons_io_m_neg_1[8:1] : _IterBlock_io_nxt_sel_0_1;
      sel_reg_1_0 <= stateReg[2] ? _w_align_init_0_T_9[21:14] : _IterBlock_io_nxt_sel_1_0;
      sel_reg_1_1 <= stateReg[2] ? _qds_cons_io_m_neg_0[8:1] : _IterBlock_io_nxt_sel_1_1;
      sel_reg_2_0 <= stateReg[2] ? _w_align_init_0_T_9[21:14] : _IterBlock_io_nxt_sel_2_0;
      sel_reg_2_1 <= stateReg[2] ? _qds_cons_io_m_pos_1[8:1] : _IterBlock_io_nxt_sel_2_1;
      sel_reg_3_0 <= stateReg[2] ? _w_align_init_0_T_9[21:14] : _IterBlock_io_nxt_sel_3_0;
      sel_reg_3_1 <= stateReg[2] ? _qds_cons_io_m_pos_2[8:1] : _IterBlock_io_nxt_sel_3_1;
    end
    if (stateReg[2] | stateReg[3]) begin
      spec_reg_0_0_0 <=
        stateReg[2] ? _w_align_init_0_T_9[19:11] : _IterBlock_io_nxt_spec_0_0_0;
      spec_reg_0_0_1 <= stateReg[2] ? {sel_cons_0_0, 1'h0} : _IterBlock_io_nxt_spec_0_0_1;
      spec_reg_0_1_0 <=
        stateReg[2] ? _w_align_init_0_T_9[19:11] : _IterBlock_io_nxt_spec_0_1_0;
      spec_reg_0_1_1 <= stateReg[2] ? {sel_cons_0_1, 1'h0} : _IterBlock_io_nxt_spec_0_1_1;
      spec_reg_0_2_0 <=
        stateReg[2] ? _w_align_init_0_T_9[19:11] : _IterBlock_io_nxt_spec_0_2_0;
      spec_reg_0_2_1 <= stateReg[2] ? {sel_cons_0_2, 1'h0} : _IterBlock_io_nxt_spec_0_2_1;
      spec_reg_0_3_0 <=
        stateReg[2] ? _w_align_init_0_T_9[19:11] : _IterBlock_io_nxt_spec_0_3_0;
      spec_reg_0_3_1 <= stateReg[2] ? {sel_cons_0_3, 1'h0} : _IterBlock_io_nxt_spec_0_3_1;
      spec_reg_1_0_0 <=
        stateReg[2] ? _w_align_init_0_T_9[19:11] : _IterBlock_io_nxt_spec_1_0_0;
      spec_reg_1_0_1 <= stateReg[2] ? {sel_cons_1_0, 1'h0} : _IterBlock_io_nxt_spec_1_0_1;
      spec_reg_1_1_0 <=
        stateReg[2] ? _w_align_init_0_T_9[19:11] : _IterBlock_io_nxt_spec_1_1_0;
      spec_reg_1_1_1 <= stateReg[2] ? {sel_cons_1_1, 1'h0} : _IterBlock_io_nxt_spec_1_1_1;
      spec_reg_1_2_0 <=
        stateReg[2] ? _w_align_init_0_T_9[19:11] : _IterBlock_io_nxt_spec_1_2_0;
      spec_reg_1_2_1 <= stateReg[2] ? {sel_cons_1_2, 1'h0} : _IterBlock_io_nxt_spec_1_2_1;
      spec_reg_1_3_0 <=
        stateReg[2] ? _w_align_init_0_T_9[19:11] : _IterBlock_io_nxt_spec_1_3_0;
      spec_reg_1_3_1 <= stateReg[2] ? {sel_cons_1_3, 1'h0} : _IterBlock_io_nxt_spec_1_3_1;
      spec_reg_2_0_0 <=
        stateReg[2] ? _w_align_init_0_T_9[19:11] : _IterBlock_io_nxt_spec_2_0_0;
      spec_reg_2_0_1 <=
        stateReg[2] ? {_qds_cons_io_m_neg_1[8:1], 1'h0} : _IterBlock_io_nxt_spec_2_0_1;
      spec_reg_2_1_0 <=
        stateReg[2] ? _w_align_init_0_T_9[19:11] : _IterBlock_io_nxt_spec_2_1_0;
      spec_reg_2_1_1 <=
        stateReg[2] ? {_qds_cons_io_m_neg_0[8:1], 1'h0} : _IterBlock_io_nxt_spec_2_1_1;
      spec_reg_2_2_0 <=
        stateReg[2] ? _w_align_init_0_T_9[19:11] : _IterBlock_io_nxt_spec_2_2_0;
      spec_reg_2_2_1 <=
        stateReg[2] ? {_qds_cons_io_m_pos_1[8:1], 1'h0} : _IterBlock_io_nxt_spec_2_2_1;
      spec_reg_2_3_0 <=
        stateReg[2] ? _w_align_init_0_T_9[19:11] : _IterBlock_io_nxt_spec_2_3_0;
      spec_reg_2_3_1 <=
        stateReg[2] ? {_qds_cons_io_m_pos_2[8:1], 1'h0} : _IterBlock_io_nxt_spec_2_3_1;
      spec_reg_3_0_0 <=
        stateReg[2] ? _w_align_init_0_T_9[19:11] : _IterBlock_io_nxt_spec_3_0_0;
      spec_reg_3_0_1 <= stateReg[2] ? {sel_cons_3_0, 1'h0} : _IterBlock_io_nxt_spec_3_0_1;
      spec_reg_3_1_0 <=
        stateReg[2] ? _w_align_init_0_T_9[19:11] : _IterBlock_io_nxt_spec_3_1_0;
      spec_reg_3_1_1 <= stateReg[2] ? {sel_cons_3_1, 1'h0} : _IterBlock_io_nxt_spec_3_1_1;
      spec_reg_3_2_0 <=
        stateReg[2] ? _w_align_init_0_T_9[19:11] : _IterBlock_io_nxt_spec_3_2_0;
      spec_reg_3_2_1 <= stateReg[2] ? {sel_cons_3_2, 1'h0} : _IterBlock_io_nxt_spec_3_2_1;
      spec_reg_3_3_0 <=
        stateReg[2] ? _w_align_init_0_T_9[19:11] : _IterBlock_io_nxt_spec_3_3_0;
      spec_reg_3_3_1 <= stateReg[2] ? {sel_cons_3_3, 1'h0} : _IterBlock_io_nxt_spec_3_3_1;
      spec_reg_4_0_0 <=
        stateReg[2] ? _w_align_init_0_T_9[19:11] : _IterBlock_io_nxt_spec_4_0_0;
      spec_reg_4_0_1 <= stateReg[2] ? {sel_cons_4_0, 1'h0} : _IterBlock_io_nxt_spec_4_0_1;
      spec_reg_4_1_0 <=
        stateReg[2] ? _w_align_init_0_T_9[19:11] : _IterBlock_io_nxt_spec_4_1_0;
      spec_reg_4_1_1 <= stateReg[2] ? {sel_cons_4_1, 1'h0} : _IterBlock_io_nxt_spec_4_1_1;
      spec_reg_4_2_0 <=
        stateReg[2] ? _w_align_init_0_T_9[19:11] : _IterBlock_io_nxt_spec_4_2_0;
      spec_reg_4_2_1 <= stateReg[2] ? {sel_cons_4_2, 1'h0} : _IterBlock_io_nxt_spec_4_2_1;
      spec_reg_4_3_0 <=
        stateReg[2] ? _w_align_init_0_T_9[19:11] : _IterBlock_io_nxt_spec_4_3_0;
      spec_reg_4_3_1 <= stateReg[2] ? {sel_cons_4_3, 1'h0} : _IterBlock_io_nxt_spec_4_3_1;
    end
    if (stateReg[1] | stateReg[2] | stateReg[3]) begin
      if (stateReg[1])
        iterB_reg_0 <= _GEN_6;
      else if (stateReg[2]) begin
        if (early_finish)
          iterB_reg_0 <= _GEN_1;
        else
          iterB_reg_0 <= _w_align_init_0_T_9;
      end
      else
        iterB_reg_0 <= _IterBlock_io_nxt_iterB_0;
      iterB_reg_1 <=
        stateReg[1]
          ? _GEN_6
          : stateReg[2] ? (early_finish ? _GEN_1 : 22'h0) : _IterBlock_io_nxt_iterB_1;
    end
    if (in_handshake) begin
      abs_x_reg <= x_sign ? neg_x_q : _GEN_4[io_sew][15:0];
      abs_d_reg <= d_sign ? neg_d_q : _GEN_5[io_sew][15:0];
    end
    if (stateReg[1])
      lzc_d_reg <= _d_enc_T_31;
    if (stateReg[1])
      zero_d_reg <= zero_d;
    if (stateReg[1])
      q_sign_reg <= x_sign ^ d_sign;
    if (stateReg[2])
      early_finish_q <= early_finish;
    if (stateReg[2] | stateReg[3]) begin
      if (stateReg[2])
        iter_num_reg <= 2'(iterB_reg_0[3:2] + {1'h0, &(iterB_reg_0[1:0])});
      else
        iter_num_reg <= 2'(iter_num_reg - 2'h1);
    end
    if (stateReg[2]) begin
      iter_cons_reg_0 <= {_GEN_0[17:0], 4'h0};
      iter_cons_reg_1 <= {_GEN_0, 3'h0};
      iter_cons_reg_3 <= {norm_d, 3'h0};
      iter_cons_reg_4 <= {norm_d[17:0], 4'h0};
    end
    if (stateReg[2]) begin
      spec_r2ud_reg_0 <= _GEN_0[13:3];
      spec_r2ud_reg_1 <= _GEN_0[14:4];
      spec_r2ud_reg_3 <= norm_d[14:4];
      spec_r2ud_reg_4 <= norm_d[13:3];
    end
    if (stateReg[2]) begin
      d_trunc_reg_0 <= _GEN_0[15:7];
      d_trunc_reg_1 <= _GEN_0[16:8];
      d_trunc_reg_2 <= norm_d[16:8];
      d_trunc_reg_3 <= norm_d[15:7];
    end
    if (stateReg[2]) begin
      sel_cons_reg_0_0 <= sel_cons_0_0;
      sel_cons_reg_0_1 <= sel_cons_0_1;
      sel_cons_reg_0_2 <= sel_cons_0_2;
      sel_cons_reg_0_3 <= sel_cons_0_3;
      sel_cons_reg_1_0 <= sel_cons_1_0;
      sel_cons_reg_1_1 <= sel_cons_1_1;
      sel_cons_reg_1_2 <= sel_cons_1_2;
      sel_cons_reg_1_3 <= sel_cons_1_3;
      sel_cons_reg_2_0 <= _qds_cons_io_m_neg_1[8:1];
      sel_cons_reg_2_1 <= _qds_cons_io_m_neg_0[8:1];
      sel_cons_reg_2_2 <= _qds_cons_io_m_pos_1[8:1];
      sel_cons_reg_2_3 <= _qds_cons_io_m_pos_2[8:1];
      sel_cons_reg_3_0 <= sel_cons_3_0;
      sel_cons_reg_3_1 <= sel_cons_3_1;
      sel_cons_reg_3_2 <= sel_cons_3_2;
      sel_cons_reg_3_3 <= sel_cons_3_3;
      sel_cons_reg_4_0 <= sel_cons_4_0;
      sel_cons_reg_4_1 <= sel_cons_4_1;
      sel_cons_reg_4_2 <= sel_cons_4_2;
      sel_cons_reg_4_3 <= sel_cons_4_3;
    end
    if (stateReg[2]) begin
      spec_cons_reg_0_0 <= 9'(_GEN_0[13:5] + _qds_cons_io_m_neg_1);
      spec_cons_reg_0_1 <= 9'(_GEN_0[13:5] + _qds_cons_io_m_neg_0);
      spec_cons_reg_0_2 <= 9'(_GEN_0[13:5] + _qds_cons_io_m_pos_1);
      spec_cons_reg_0_3 <= 9'(_GEN_0[13:5] + _qds_cons_io_m_pos_2);
      spec_cons_reg_1_0 <= 9'(_GEN_0[14:6] + _qds_cons_io_m_neg_1);
      spec_cons_reg_1_1 <= 9'(_GEN_0[14:6] + _qds_cons_io_m_neg_0);
      spec_cons_reg_1_2 <= 9'(_GEN_0[14:6] + _qds_cons_io_m_pos_1);
      spec_cons_reg_1_3 <= 9'(_GEN_0[14:6] + _qds_cons_io_m_pos_2);
      spec_cons_reg_2_0 <= _qds_cons_io_m_neg_1;
      spec_cons_reg_2_1 <= _qds_cons_io_m_neg_0;
      spec_cons_reg_2_2 <= _qds_cons_io_m_pos_1;
      spec_cons_reg_2_3 <= _qds_cons_io_m_pos_2;
      spec_cons_reg_3_0 <= 9'(norm_d[14:6] + _qds_cons_io_m_neg_1);
      spec_cons_reg_3_1 <= 9'(norm_d[14:6] + _qds_cons_io_m_neg_0);
      spec_cons_reg_3_2 <= 9'(norm_d[14:6] + _qds_cons_io_m_pos_1);
      spec_cons_reg_3_3 <= 9'(norm_d[14:6] + _qds_cons_io_m_pos_2);
      spec_cons_reg_4_0 <= 9'(norm_d[13:5] + _qds_cons_io_m_neg_1);
      spec_cons_reg_4_1 <= 9'(norm_d[13:5] + _qds_cons_io_m_neg_0);
      spec_cons_reg_4_2 <= 9'(norm_d[13:5] + _qds_cons_io_m_pos_1);
      spec_cons_reg_4_3 <= 9'(norm_d[13:5] + _qds_cons_io_m_pos_2);
    end
    if (stateReg[4])
      q_A_sign_c_reg <= q_sign_reg & ~zero_d_reg ? neg_x_q : iter_q_A_reg;
    if (stateReg[4])
      q_B_sign_c_reg <= q_sign_reg & ~zero_d_reg ? neg_d_q : iter_q_B_reg;
    if (stateReg[4])
      Bypass_final_rem_reg <=
        x_sign_reg
          ? 22'(~iterB_reg_0 + 22'(~iterB_reg_1 + 22'h2))
          : _Bypass_final_rem_plus_d_T_9;
    if (stateReg[4])
      Bypass_final_rem_plus_d_reg <=
        x_sign_reg
          ? 22'(22'(~iterB_reg_0 + ~iterB_reg_1)
                + 22'({iter_cons_reg_1[19:0], 2'h0} + 22'h2))
          : 22'(_Bypass_final_rem_plus_d_T_9 + {iter_cons_reg_3[19:0], 2'h0});
  end // always @(posedge)
  SRT4qdsCons qds_cons (
    .io_d_trunc_3 (norm_d[14:12]),
    .io_m_neg_1   (_qds_cons_io_m_neg_1),
    .io_m_neg_0   (_qds_cons_io_m_neg_0),
    .io_m_pos_1   (_qds_cons_io_m_pos_1),
    .io_m_pos_2   (_qds_cons_io_m_pos_2)
  );
  IterBlock_v4 IterBlock (
    .io_Sel_cons_0_0   (sel_cons_reg_0_0),
    .io_Sel_cons_0_1   (sel_cons_reg_0_1),
    .io_Sel_cons_0_2   (sel_cons_reg_0_2),
    .io_Sel_cons_0_3   (sel_cons_reg_0_3),
    .io_Sel_cons_1_0   (sel_cons_reg_1_0),
    .io_Sel_cons_1_1   (sel_cons_reg_1_1),
    .io_Sel_cons_1_2   (sel_cons_reg_1_2),
    .io_Sel_cons_1_3   (sel_cons_reg_1_3),
    .io_Sel_cons_2_0   (sel_cons_reg_2_0),
    .io_Sel_cons_2_1   (sel_cons_reg_2_1),
    .io_Sel_cons_2_2   (sel_cons_reg_2_2),
    .io_Sel_cons_2_3   (sel_cons_reg_2_3),
    .io_Sel_cons_3_0   (sel_cons_reg_3_0),
    .io_Sel_cons_3_1   (sel_cons_reg_3_1),
    .io_Sel_cons_3_2   (sel_cons_reg_3_2),
    .io_Sel_cons_3_3   (sel_cons_reg_3_3),
    .io_Sel_cons_4_0   (sel_cons_reg_4_0),
    .io_Sel_cons_4_1   (sel_cons_reg_4_1),
    .io_Sel_cons_4_2   (sel_cons_reg_4_2),
    .io_Sel_cons_4_3   (sel_cons_reg_4_3),
    .io_Spec_cons_0_0  (spec_cons_reg_0_0),
    .io_Spec_cons_0_1  (spec_cons_reg_0_1),
    .io_Spec_cons_0_2  (spec_cons_reg_0_2),
    .io_Spec_cons_0_3  (spec_cons_reg_0_3),
    .io_Spec_cons_1_0  (spec_cons_reg_1_0),
    .io_Spec_cons_1_1  (spec_cons_reg_1_1),
    .io_Spec_cons_1_2  (spec_cons_reg_1_2),
    .io_Spec_cons_1_3  (spec_cons_reg_1_3),
    .io_Spec_cons_2_0  (spec_cons_reg_2_0),
    .io_Spec_cons_2_1  (spec_cons_reg_2_1),
    .io_Spec_cons_2_2  (spec_cons_reg_2_2),
    .io_Spec_cons_2_3  (spec_cons_reg_2_3),
    .io_Spec_cons_3_0  (spec_cons_reg_3_0),
    .io_Spec_cons_3_1  (spec_cons_reg_3_1),
    .io_Spec_cons_3_2  (spec_cons_reg_3_2),
    .io_Spec_cons_3_3  (spec_cons_reg_3_3),
    .io_Spec_cons_4_0  (spec_cons_reg_4_0),
    .io_Spec_cons_4_1  (spec_cons_reg_4_1),
    .io_Spec_cons_4_2  (spec_cons_reg_4_2),
    .io_Spec_cons_4_3  (spec_cons_reg_4_3),
    .io_iter_cons_0    (iter_cons_reg_0),
    .io_iter_cons_1    (iter_cons_reg_1),
    .io_iter_cons_3    (iter_cons_reg_3),
    .io_iter_cons_4    (iter_cons_reg_4),
    .io_d_trunc_0      (d_trunc_reg_0),
    .io_d_trunc_1      (d_trunc_reg_1),
    .io_d_trunc_2      (d_trunc_reg_2),
    .io_d_trunc_3      (d_trunc_reg_3),
    .io_spec_r2ud_0    (spec_r2ud_reg_0),
    .io_spec_r2ud_1    (spec_r2ud_reg_1),
    .io_spec_r2ud_3    (spec_r2ud_reg_3),
    .io_spec_r2ud_4    (spec_r2ud_reg_4),
    .io_pre_q_A        (iter_q_A_reg),
    .io_pre_q_B        (iter_q_B_reg),
    .io_nxt_q_A        (_IterBlock_io_nxt_q_A),
    .io_nxt_q_B        (_IterBlock_io_nxt_q_B),
    .io_pre_sel_0_0    (sel_reg_0_0),
    .io_pre_sel_0_1    (sel_reg_0_1),
    .io_pre_sel_1_0    (sel_reg_1_0),
    .io_pre_sel_1_1    (sel_reg_1_1),
    .io_pre_sel_2_0    (sel_reg_2_0),
    .io_pre_sel_2_1    (sel_reg_2_1),
    .io_pre_sel_3_0    (sel_reg_3_0),
    .io_pre_sel_3_1    (sel_reg_3_1),
    .io_nxt_sel_0_0    (_IterBlock_io_nxt_sel_0_0),
    .io_nxt_sel_0_1    (_IterBlock_io_nxt_sel_0_1),
    .io_nxt_sel_1_0    (_IterBlock_io_nxt_sel_1_0),
    .io_nxt_sel_1_1    (_IterBlock_io_nxt_sel_1_1),
    .io_nxt_sel_2_0    (_IterBlock_io_nxt_sel_2_0),
    .io_nxt_sel_2_1    (_IterBlock_io_nxt_sel_2_1),
    .io_nxt_sel_3_0    (_IterBlock_io_nxt_sel_3_0),
    .io_nxt_sel_3_1    (_IterBlock_io_nxt_sel_3_1),
    .io_pre_spec_0_0_0 (spec_reg_0_0_0),
    .io_pre_spec_0_0_1 (spec_reg_0_0_1),
    .io_pre_spec_0_1_0 (spec_reg_0_1_0),
    .io_pre_spec_0_1_1 (spec_reg_0_1_1),
    .io_pre_spec_0_2_0 (spec_reg_0_2_0),
    .io_pre_spec_0_2_1 (spec_reg_0_2_1),
    .io_pre_spec_0_3_0 (spec_reg_0_3_0),
    .io_pre_spec_0_3_1 (spec_reg_0_3_1),
    .io_pre_spec_1_0_0 (spec_reg_1_0_0),
    .io_pre_spec_1_0_1 (spec_reg_1_0_1),
    .io_pre_spec_1_1_0 (spec_reg_1_1_0),
    .io_pre_spec_1_1_1 (spec_reg_1_1_1),
    .io_pre_spec_1_2_0 (spec_reg_1_2_0),
    .io_pre_spec_1_2_1 (spec_reg_1_2_1),
    .io_pre_spec_1_3_0 (spec_reg_1_3_0),
    .io_pre_spec_1_3_1 (spec_reg_1_3_1),
    .io_pre_spec_2_0_0 (spec_reg_2_0_0),
    .io_pre_spec_2_0_1 (spec_reg_2_0_1),
    .io_pre_spec_2_1_0 (spec_reg_2_1_0),
    .io_pre_spec_2_1_1 (spec_reg_2_1_1),
    .io_pre_spec_2_2_0 (spec_reg_2_2_0),
    .io_pre_spec_2_2_1 (spec_reg_2_2_1),
    .io_pre_spec_2_3_0 (spec_reg_2_3_0),
    .io_pre_spec_2_3_1 (spec_reg_2_3_1),
    .io_pre_spec_3_0_0 (spec_reg_3_0_0),
    .io_pre_spec_3_0_1 (spec_reg_3_0_1),
    .io_pre_spec_3_1_0 (spec_reg_3_1_0),
    .io_pre_spec_3_1_1 (spec_reg_3_1_1),
    .io_pre_spec_3_2_0 (spec_reg_3_2_0),
    .io_pre_spec_3_2_1 (spec_reg_3_2_1),
    .io_pre_spec_3_3_0 (spec_reg_3_3_0),
    .io_pre_spec_3_3_1 (spec_reg_3_3_1),
    .io_pre_spec_4_0_0 (spec_reg_4_0_0),
    .io_pre_spec_4_0_1 (spec_reg_4_0_1),
    .io_pre_spec_4_1_0 (spec_reg_4_1_0),
    .io_pre_spec_4_1_1 (spec_reg_4_1_1),
    .io_pre_spec_4_2_0 (spec_reg_4_2_0),
    .io_pre_spec_4_2_1 (spec_reg_4_2_1),
    .io_pre_spec_4_3_0 (spec_reg_4_3_0),
    .io_pre_spec_4_3_1 (spec_reg_4_3_1),
    .io_nxt_spec_0_0_0 (_IterBlock_io_nxt_spec_0_0_0),
    .io_nxt_spec_0_0_1 (_IterBlock_io_nxt_spec_0_0_1),
    .io_nxt_spec_0_1_0 (_IterBlock_io_nxt_spec_0_1_0),
    .io_nxt_spec_0_1_1 (_IterBlock_io_nxt_spec_0_1_1),
    .io_nxt_spec_0_2_0 (_IterBlock_io_nxt_spec_0_2_0),
    .io_nxt_spec_0_2_1 (_IterBlock_io_nxt_spec_0_2_1),
    .io_nxt_spec_0_3_0 (_IterBlock_io_nxt_spec_0_3_0),
    .io_nxt_spec_0_3_1 (_IterBlock_io_nxt_spec_0_3_1),
    .io_nxt_spec_1_0_0 (_IterBlock_io_nxt_spec_1_0_0),
    .io_nxt_spec_1_0_1 (_IterBlock_io_nxt_spec_1_0_1),
    .io_nxt_spec_1_1_0 (_IterBlock_io_nxt_spec_1_1_0),
    .io_nxt_spec_1_1_1 (_IterBlock_io_nxt_spec_1_1_1),
    .io_nxt_spec_1_2_0 (_IterBlock_io_nxt_spec_1_2_0),
    .io_nxt_spec_1_2_1 (_IterBlock_io_nxt_spec_1_2_1),
    .io_nxt_spec_1_3_0 (_IterBlock_io_nxt_spec_1_3_0),
    .io_nxt_spec_1_3_1 (_IterBlock_io_nxt_spec_1_3_1),
    .io_nxt_spec_2_0_0 (_IterBlock_io_nxt_spec_2_0_0),
    .io_nxt_spec_2_0_1 (_IterBlock_io_nxt_spec_2_0_1),
    .io_nxt_spec_2_1_0 (_IterBlock_io_nxt_spec_2_1_0),
    .io_nxt_spec_2_1_1 (_IterBlock_io_nxt_spec_2_1_1),
    .io_nxt_spec_2_2_0 (_IterBlock_io_nxt_spec_2_2_0),
    .io_nxt_spec_2_2_1 (_IterBlock_io_nxt_spec_2_2_1),
    .io_nxt_spec_2_3_0 (_IterBlock_io_nxt_spec_2_3_0),
    .io_nxt_spec_2_3_1 (_IterBlock_io_nxt_spec_2_3_1),
    .io_nxt_spec_3_0_0 (_IterBlock_io_nxt_spec_3_0_0),
    .io_nxt_spec_3_0_1 (_IterBlock_io_nxt_spec_3_0_1),
    .io_nxt_spec_3_1_0 (_IterBlock_io_nxt_spec_3_1_0),
    .io_nxt_spec_3_1_1 (_IterBlock_io_nxt_spec_3_1_1),
    .io_nxt_spec_3_2_0 (_IterBlock_io_nxt_spec_3_2_0),
    .io_nxt_spec_3_2_1 (_IterBlock_io_nxt_spec_3_2_1),
    .io_nxt_spec_3_3_0 (_IterBlock_io_nxt_spec_3_3_0),
    .io_nxt_spec_3_3_1 (_IterBlock_io_nxt_spec_3_3_1),
    .io_nxt_spec_4_0_0 (_IterBlock_io_nxt_spec_4_0_0),
    .io_nxt_spec_4_0_1 (_IterBlock_io_nxt_spec_4_0_1),
    .io_nxt_spec_4_1_0 (_IterBlock_io_nxt_spec_4_1_0),
    .io_nxt_spec_4_1_1 (_IterBlock_io_nxt_spec_4_1_1),
    .io_nxt_spec_4_2_0 (_IterBlock_io_nxt_spec_4_2_0),
    .io_nxt_spec_4_2_1 (_IterBlock_io_nxt_spec_4_2_1),
    .io_nxt_spec_4_3_0 (_IterBlock_io_nxt_spec_4_3_0),
    .io_nxt_spec_4_3_1 (_IterBlock_io_nxt_spec_4_3_1),
    .io_pre_iterB_0    (iterB_reg_0),
    .io_pre_iterB_1    (iterB_reg_1),
    .io_nxt_iterB_0    (_IterBlock_io_nxt_iterB_0),
    .io_nxt_iterB_1    (_IterBlock_io_nxt_iterB_1)
  );
  assign io_d_zero = zero_d_reg;
  assign io_div_out_valid = stateReg[5];
  assign io_div_out_q = adjust ? q_B_sign_c_reg : q_A_sign_c_reg;
  assign io_div_out_rem = early_finish_q ? rem_adjust[18:3] : rem_adjust_ralign[15:0];
endmodule

module CSA3_2_124(
  input  [37:0] io_in_0,
  input  [37:0] io_in_1,
  input  [37:0] io_in_2,
  output [37:0] io_out_0,
  output [37:0] io_out_1
);

  wire a_xor_b = io_in_0[0] ^ io_in_1[0];
  wire a_xor_b_1 = io_in_0[1] ^ io_in_1[1];
  wire a_xor_b_2 = io_in_0[2] ^ io_in_1[2];
  wire a_xor_b_3 = io_in_0[3] ^ io_in_1[3];
  wire a_xor_b_4 = io_in_0[4] ^ io_in_1[4];
  wire a_xor_b_5 = io_in_0[5] ^ io_in_1[5];
  wire a_xor_b_6 = io_in_0[6] ^ io_in_1[6];
  wire a_xor_b_7 = io_in_0[7] ^ io_in_1[7];
  wire a_xor_b_8 = io_in_0[8] ^ io_in_1[8];
  wire a_xor_b_9 = io_in_0[9] ^ io_in_1[9];
  wire a_xor_b_10 = io_in_0[10] ^ io_in_1[10];
  wire a_xor_b_11 = io_in_0[11] ^ io_in_1[11];
  wire a_xor_b_12 = io_in_0[12] ^ io_in_1[12];
  wire a_xor_b_13 = io_in_0[13] ^ io_in_1[13];
  wire a_xor_b_14 = io_in_0[14] ^ io_in_1[14];
  wire a_xor_b_15 = io_in_0[15] ^ io_in_1[15];
  wire a_xor_b_16 = io_in_0[16] ^ io_in_1[16];
  wire a_xor_b_17 = io_in_0[17] ^ io_in_1[17];
  wire a_xor_b_18 = io_in_0[18] ^ io_in_1[18];
  wire a_xor_b_19 = io_in_0[19] ^ io_in_1[19];
  wire a_xor_b_20 = io_in_0[20] ^ io_in_1[20];
  wire a_xor_b_21 = io_in_0[21] ^ io_in_1[21];
  wire a_xor_b_22 = io_in_0[22] ^ io_in_1[22];
  wire a_xor_b_23 = io_in_0[23] ^ io_in_1[23];
  wire a_xor_b_24 = io_in_0[24] ^ io_in_1[24];
  wire a_xor_b_25 = io_in_0[25] ^ io_in_1[25];
  wire a_xor_b_26 = io_in_0[26] ^ io_in_1[26];
  wire a_xor_b_27 = io_in_0[27] ^ io_in_1[27];
  wire a_xor_b_28 = io_in_0[28] ^ io_in_1[28];
  wire a_xor_b_29 = io_in_0[29] ^ io_in_1[29];
  wire a_xor_b_30 = io_in_0[30] ^ io_in_1[30];
  wire a_xor_b_31 = io_in_0[31] ^ io_in_1[31];
  wire a_xor_b_32 = io_in_0[32] ^ io_in_1[32];
  wire a_xor_b_33 = io_in_0[33] ^ io_in_1[33];
  wire a_xor_b_34 = io_in_0[34] ^ io_in_1[34];
  wire a_xor_b_35 = io_in_0[35] ^ io_in_1[35];
  wire a_xor_b_36 = io_in_0[36] ^ io_in_1[36];
  wire a_xor_b_37 = io_in_0[37] ^ io_in_1[37];
  assign io_out_0 =
    {a_xor_b_37 ^ io_in_2[37],
     a_xor_b_36 ^ io_in_2[36],
     a_xor_b_35 ^ io_in_2[35],
     a_xor_b_34 ^ io_in_2[34],
     a_xor_b_33 ^ io_in_2[33],
     a_xor_b_32 ^ io_in_2[32],
     a_xor_b_31 ^ io_in_2[31],
     a_xor_b_30 ^ io_in_2[30],
     a_xor_b_29 ^ io_in_2[29],
     a_xor_b_28 ^ io_in_2[28],
     a_xor_b_27 ^ io_in_2[27],
     a_xor_b_26 ^ io_in_2[26],
     a_xor_b_25 ^ io_in_2[25],
     a_xor_b_24 ^ io_in_2[24],
     a_xor_b_23 ^ io_in_2[23],
     a_xor_b_22 ^ io_in_2[22],
     a_xor_b_21 ^ io_in_2[21],
     a_xor_b_20 ^ io_in_2[20],
     a_xor_b_19 ^ io_in_2[19],
     a_xor_b_18 ^ io_in_2[18],
     a_xor_b_17 ^ io_in_2[17],
     a_xor_b_16 ^ io_in_2[16],
     a_xor_b_15 ^ io_in_2[15],
     a_xor_b_14 ^ io_in_2[14],
     a_xor_b_13 ^ io_in_2[13],
     a_xor_b_12 ^ io_in_2[12],
     a_xor_b_11 ^ io_in_2[11],
     a_xor_b_10 ^ io_in_2[10],
     a_xor_b_9 ^ io_in_2[9],
     a_xor_b_8 ^ io_in_2[8],
     a_xor_b_7 ^ io_in_2[7],
     a_xor_b_6 ^ io_in_2[6],
     a_xor_b_5 ^ io_in_2[5],
     a_xor_b_4 ^ io_in_2[4],
     a_xor_b_3 ^ io_in_2[3],
     a_xor_b_2 ^ io_in_2[2],
     a_xor_b_1 ^ io_in_2[1],
     a_xor_b ^ io_in_2[0]};
  assign io_out_1 =
    {io_in_0[37] & io_in_1[37] | a_xor_b_37 & io_in_2[37],
     io_in_0[36] & io_in_1[36] | a_xor_b_36 & io_in_2[36],
     io_in_0[35] & io_in_1[35] | a_xor_b_35 & io_in_2[35],
     io_in_0[34] & io_in_1[34] | a_xor_b_34 & io_in_2[34],
     io_in_0[33] & io_in_1[33] | a_xor_b_33 & io_in_2[33],
     io_in_0[32] & io_in_1[32] | a_xor_b_32 & io_in_2[32],
     io_in_0[31] & io_in_1[31] | a_xor_b_31 & io_in_2[31],
     io_in_0[30] & io_in_1[30] | a_xor_b_30 & io_in_2[30],
     io_in_0[29] & io_in_1[29] | a_xor_b_29 & io_in_2[29],
     io_in_0[28] & io_in_1[28] | a_xor_b_28 & io_in_2[28],
     io_in_0[27] & io_in_1[27] | a_xor_b_27 & io_in_2[27],
     io_in_0[26] & io_in_1[26] | a_xor_b_26 & io_in_2[26],
     io_in_0[25] & io_in_1[25] | a_xor_b_25 & io_in_2[25],
     io_in_0[24] & io_in_1[24] | a_xor_b_24 & io_in_2[24],
     io_in_0[23] & io_in_1[23] | a_xor_b_23 & io_in_2[23],
     io_in_0[22] & io_in_1[22] | a_xor_b_22 & io_in_2[22],
     io_in_0[21] & io_in_1[21] | a_xor_b_21 & io_in_2[21],
     io_in_0[20] & io_in_1[20] | a_xor_b_20 & io_in_2[20],
     io_in_0[19] & io_in_1[19] | a_xor_b_19 & io_in_2[19],
     io_in_0[18] & io_in_1[18] | a_xor_b_18 & io_in_2[18],
     io_in_0[17] & io_in_1[17] | a_xor_b_17 & io_in_2[17],
     io_in_0[16] & io_in_1[16] | a_xor_b_16 & io_in_2[16],
     io_in_0[15] & io_in_1[15] | a_xor_b_15 & io_in_2[15],
     io_in_0[14] & io_in_1[14] | a_xor_b_14 & io_in_2[14],
     io_in_0[13] & io_in_1[13] | a_xor_b_13 & io_in_2[13],
     io_in_0[12] & io_in_1[12] | a_xor_b_12 & io_in_2[12],
     io_in_0[11] & io_in_1[11] | a_xor_b_11 & io_in_2[11],
     io_in_0[10] & io_in_1[10] | a_xor_b_10 & io_in_2[10],
     io_in_0[9] & io_in_1[9] | a_xor_b_9 & io_in_2[9],
     io_in_0[8] & io_in_1[8] | a_xor_b_8 & io_in_2[8],
     io_in_0[7] & io_in_1[7] | a_xor_b_7 & io_in_2[7],
     io_in_0[6] & io_in_1[6] | a_xor_b_6 & io_in_2[6],
     io_in_0[5] & io_in_1[5] | a_xor_b_5 & io_in_2[5],
     io_in_0[4] & io_in_1[4] | a_xor_b_4 & io_in_2[4],
     io_in_0[3] & io_in_1[3] | a_xor_b_3 & io_in_2[3],
     io_in_0[2] & io_in_1[2] | a_xor_b_2 & io_in_2[2],
     io_in_0[1] & io_in_1[1] | a_xor_b_1 & io_in_2[1],
     io_in_0[0] & io_in_1[0] | a_xor_b & io_in_2[0]};
endmodule

module Conversion_8(
  input  [4:0]  io_q_j_1,
  input  [31:0] io_pre_q_A,
  input  [31:0] io_pre_q_B,
  output [31:0] io_nxt_q_A,
  output [31:0] io_nxt_q_B
);

  wire [31:0] new_q_B_0 = {io_pre_q_A[29:0], 2'h1};
  wire [31:0] new_q_B_1 = {io_pre_q_A[29:0], 2'h0};
  wire [31:0] new_q_B_2 = {io_pre_q_B[29:0], 2'h3};
  wire [31:0] new_q_B_3 = {io_pre_q_B[29:0], 2'h2};
  assign io_nxt_q_A =
    (io_q_j_1[0] ? {io_pre_q_A[29:0], 2'h2} : 32'h0) | (io_q_j_1[1] ? new_q_B_0 : 32'h0)
    | (io_q_j_1[2] ? new_q_B_1 : 32'h0) | (io_q_j_1[3] ? new_q_B_2 : 32'h0)
    | (io_q_j_1[4] ? new_q_B_3 : 32'h0);
  assign io_nxt_q_B =
    (io_q_j_1[0] ? new_q_B_0 : 32'h0) | (io_q_j_1[1] ? new_q_B_1 : 32'h0)
    | (io_q_j_1[2] ? new_q_B_2 : 32'h0) | (io_q_j_1[3] ? new_q_B_3 : 32'h0)
    | (io_q_j_1[4] ? {io_pre_q_B[29:0], 2'h1} : 32'h0);
endmodule

module IterBlock_v4_4(
  input  [7:0]  io_Sel_cons_0_0,
  input  [7:0]  io_Sel_cons_0_1,
  input  [7:0]  io_Sel_cons_0_2,
  input  [7:0]  io_Sel_cons_0_3,
  input  [7:0]  io_Sel_cons_1_0,
  input  [7:0]  io_Sel_cons_1_1,
  input  [7:0]  io_Sel_cons_1_2,
  input  [7:0]  io_Sel_cons_1_3,
  input  [7:0]  io_Sel_cons_2_0,
  input  [7:0]  io_Sel_cons_2_1,
  input  [7:0]  io_Sel_cons_2_2,
  input  [7:0]  io_Sel_cons_2_3,
  input  [7:0]  io_Sel_cons_3_0,
  input  [7:0]  io_Sel_cons_3_1,
  input  [7:0]  io_Sel_cons_3_2,
  input  [7:0]  io_Sel_cons_3_3,
  input  [7:0]  io_Sel_cons_4_0,
  input  [7:0]  io_Sel_cons_4_1,
  input  [7:0]  io_Sel_cons_4_2,
  input  [7:0]  io_Sel_cons_4_3,
  input  [8:0]  io_Spec_cons_0_0,
  input  [8:0]  io_Spec_cons_0_1,
  input  [8:0]  io_Spec_cons_0_2,
  input  [8:0]  io_Spec_cons_0_3,
  input  [8:0]  io_Spec_cons_1_0,
  input  [8:0]  io_Spec_cons_1_1,
  input  [8:0]  io_Spec_cons_1_2,
  input  [8:0]  io_Spec_cons_1_3,
  input  [8:0]  io_Spec_cons_2_0,
  input  [8:0]  io_Spec_cons_2_1,
  input  [8:0]  io_Spec_cons_2_2,
  input  [8:0]  io_Spec_cons_2_3,
  input  [8:0]  io_Spec_cons_3_0,
  input  [8:0]  io_Spec_cons_3_1,
  input  [8:0]  io_Spec_cons_3_2,
  input  [8:0]  io_Spec_cons_3_3,
  input  [8:0]  io_Spec_cons_4_0,
  input  [8:0]  io_Spec_cons_4_1,
  input  [8:0]  io_Spec_cons_4_2,
  input  [8:0]  io_Spec_cons_4_3,
  input  [37:0] io_iter_cons_0,
  input  [37:0] io_iter_cons_1,
  input  [37:0] io_iter_cons_3,
  input  [37:0] io_iter_cons_4,
  input  [8:0]  io_d_trunc_0,
  input  [8:0]  io_d_trunc_1,
  input  [8:0]  io_d_trunc_2,
  input  [8:0]  io_d_trunc_3,
  input  [10:0] io_spec_r2ud_0,
  input  [10:0] io_spec_r2ud_1,
  input  [10:0] io_spec_r2ud_3,
  input  [10:0] io_spec_r2ud_4,
  input  [31:0] io_pre_q_A,
  input  [31:0] io_pre_q_B,
  output [31:0] io_nxt_q_A,
  output [31:0] io_nxt_q_B,
  input  [7:0]  io_pre_sel_0_0,
  input  [7:0]  io_pre_sel_0_1,
  input  [7:0]  io_pre_sel_1_0,
  input  [7:0]  io_pre_sel_1_1,
  input  [7:0]  io_pre_sel_2_0,
  input  [7:0]  io_pre_sel_2_1,
  input  [7:0]  io_pre_sel_3_0,
  input  [7:0]  io_pre_sel_3_1,
  output [7:0]  io_nxt_sel_0_0,
  output [7:0]  io_nxt_sel_0_1,
  output [7:0]  io_nxt_sel_1_0,
  output [7:0]  io_nxt_sel_1_1,
  output [7:0]  io_nxt_sel_2_0,
  output [7:0]  io_nxt_sel_2_1,
  output [7:0]  io_nxt_sel_3_0,
  output [7:0]  io_nxt_sel_3_1,
  input  [8:0]  io_pre_spec_0_0_0,
  input  [8:0]  io_pre_spec_0_0_1,
  input  [8:0]  io_pre_spec_0_1_0,
  input  [8:0]  io_pre_spec_0_1_1,
  input  [8:0]  io_pre_spec_0_2_0,
  input  [8:0]  io_pre_spec_0_2_1,
  input  [8:0]  io_pre_spec_0_3_0,
  input  [8:0]  io_pre_spec_0_3_1,
  input  [8:0]  io_pre_spec_1_0_0,
  input  [8:0]  io_pre_spec_1_0_1,
  input  [8:0]  io_pre_spec_1_1_0,
  input  [8:0]  io_pre_spec_1_1_1,
  input  [8:0]  io_pre_spec_1_2_0,
  input  [8:0]  io_pre_spec_1_2_1,
  input  [8:0]  io_pre_spec_1_3_0,
  input  [8:0]  io_pre_spec_1_3_1,
  input  [8:0]  io_pre_spec_2_0_0,
  input  [8:0]  io_pre_spec_2_0_1,
  input  [8:0]  io_pre_spec_2_1_0,
  input  [8:0]  io_pre_spec_2_1_1,
  input  [8:0]  io_pre_spec_2_2_0,
  input  [8:0]  io_pre_spec_2_2_1,
  input  [8:0]  io_pre_spec_2_3_0,
  input  [8:0]  io_pre_spec_2_3_1,
  input  [8:0]  io_pre_spec_3_0_0,
  input  [8:0]  io_pre_spec_3_0_1,
  input  [8:0]  io_pre_spec_3_1_0,
  input  [8:0]  io_pre_spec_3_1_1,
  input  [8:0]  io_pre_spec_3_2_0,
  input  [8:0]  io_pre_spec_3_2_1,
  input  [8:0]  io_pre_spec_3_3_0,
  input  [8:0]  io_pre_spec_3_3_1,
  input  [8:0]  io_pre_spec_4_0_0,
  input  [8:0]  io_pre_spec_4_0_1,
  input  [8:0]  io_pre_spec_4_1_0,
  input  [8:0]  io_pre_spec_4_1_1,
  input  [8:0]  io_pre_spec_4_2_0,
  input  [8:0]  io_pre_spec_4_2_1,
  input  [8:0]  io_pre_spec_4_3_0,
  input  [8:0]  io_pre_spec_4_3_1,
  output [8:0]  io_nxt_spec_0_0_0,
  output [8:0]  io_nxt_spec_0_0_1,
  output [8:0]  io_nxt_spec_0_1_0,
  output [8:0]  io_nxt_spec_0_1_1,
  output [8:0]  io_nxt_spec_0_2_0,
  output [8:0]  io_nxt_spec_0_2_1,
  output [8:0]  io_nxt_spec_0_3_0,
  output [8:0]  io_nxt_spec_0_3_1,
  output [8:0]  io_nxt_spec_1_0_0,
  output [8:0]  io_nxt_spec_1_0_1,
  output [8:0]  io_nxt_spec_1_1_0,
  output [8:0]  io_nxt_spec_1_1_1,
  output [8:0]  io_nxt_spec_1_2_0,
  output [8:0]  io_nxt_spec_1_2_1,
  output [8:0]  io_nxt_spec_1_3_0,
  output [8:0]  io_nxt_spec_1_3_1,
  output [8:0]  io_nxt_spec_2_0_0,
  output [8:0]  io_nxt_spec_2_0_1,
  output [8:0]  io_nxt_spec_2_1_0,
  output [8:0]  io_nxt_spec_2_1_1,
  output [8:0]  io_nxt_spec_2_2_0,
  output [8:0]  io_nxt_spec_2_2_1,
  output [8:0]  io_nxt_spec_2_3_0,
  output [8:0]  io_nxt_spec_2_3_1,
  output [8:0]  io_nxt_spec_3_0_0,
  output [8:0]  io_nxt_spec_3_0_1,
  output [8:0]  io_nxt_spec_3_1_0,
  output [8:0]  io_nxt_spec_3_1_1,
  output [8:0]  io_nxt_spec_3_2_0,
  output [8:0]  io_nxt_spec_3_2_1,
  output [8:0]  io_nxt_spec_3_3_0,
  output [8:0]  io_nxt_spec_3_3_1,
  output [8:0]  io_nxt_spec_4_0_0,
  output [8:0]  io_nxt_spec_4_0_1,
  output [8:0]  io_nxt_spec_4_1_0,
  output [8:0]  io_nxt_spec_4_1_1,
  output [8:0]  io_nxt_spec_4_2_0,
  output [8:0]  io_nxt_spec_4_2_1,
  output [8:0]  io_nxt_spec_4_3_0,
  output [8:0]  io_nxt_spec_4_3_1,
  input  [37:0] io_pre_iterB_0,
  input  [37:0] io_pre_iterB_1,
  output [37:0] io_nxt_iterB_0,
  output [37:0] io_nxt_iterB_1
);

  wire [31:0] _iter_conv_io_nxt_q_A;
  wire [31:0] _iter_conv_io_nxt_q_B;
  wire [10:0] _csa_3_io_out_0;
  wire [10:0] _csa_3_io_out_1;
  wire [37:0] _csa_iter_2_io_out_0;
  wire [37:0] _csa_iter_2_io_out_1;
  wire [4:0]  _specB_io_q_j_2;
  wire [4:0]  _selB_io_q_j_1;
  wire [37:0] _csa_iter_1_io_out_0;
  wire [37:0] _csa_iter_1_io_out_1;
  CSA3_2_124 csa_iter_1 (
    .io_in_0  ({_csa_iter_2_io_out_0[35:0], 2'h0}),
    .io_in_1  ({_csa_iter_2_io_out_1[34:0], 3'h0}),
    .io_in_2
      ((_specB_io_q_j_2[0] ? io_iter_cons_0 : 38'h0)
       | (_specB_io_q_j_2[1] ? io_iter_cons_1 : 38'h0)
       | (_specB_io_q_j_2[3] ? io_iter_cons_3 : 38'h0)
       | (_specB_io_q_j_2[4] ? io_iter_cons_4 : 38'h0)),
    .io_out_0 (_csa_iter_1_io_out_0),
    .io_out_1 (_csa_iter_1_io_out_1)
  );
  SelBlock_v4 selB (
    .io_q_j         (_specB_io_q_j_2),
    .io_q_j_1       (_selB_io_q_j_1),
    .io_cons_0_0    (io_Sel_cons_0_0),
    .io_cons_0_1    (io_Sel_cons_0_1),
    .io_cons_0_2    (io_Sel_cons_0_2),
    .io_cons_0_3    (io_Sel_cons_0_3),
    .io_cons_1_0    (io_Sel_cons_1_0),
    .io_cons_1_1    (io_Sel_cons_1_1),
    .io_cons_1_2    (io_Sel_cons_1_2),
    .io_cons_1_3    (io_Sel_cons_1_3),
    .io_cons_2_0    (io_Sel_cons_2_0),
    .io_cons_2_1    (io_Sel_cons_2_1),
    .io_cons_2_2    (io_Sel_cons_2_2),
    .io_cons_2_3    (io_Sel_cons_2_3),
    .io_cons_3_0    (io_Sel_cons_3_0),
    .io_cons_3_1    (io_Sel_cons_3_1),
    .io_cons_3_2    (io_Sel_cons_3_2),
    .io_cons_3_3    (io_Sel_cons_3_3),
    .io_cons_4_0    (io_Sel_cons_4_0),
    .io_cons_4_1    (io_Sel_cons_4_1),
    .io_cons_4_2    (io_Sel_cons_4_2),
    .io_cons_4_3    (io_Sel_cons_4_3),
    .io_rem_3_5_0   (_csa_3_io_out_0[10:3]),
    .io_rem_3_5_1   (_csa_3_io_out_1[9:2]),
    .io_pre_sel_0_0 (io_pre_sel_0_0),
    .io_pre_sel_0_1 (io_pre_sel_0_1),
    .io_pre_sel_1_0 (io_pre_sel_1_0),
    .io_pre_sel_1_1 (io_pre_sel_1_1),
    .io_pre_sel_2_0 (io_pre_sel_2_0),
    .io_pre_sel_2_1 (io_pre_sel_2_1),
    .io_pre_sel_3_0 (io_pre_sel_3_0),
    .io_pre_sel_3_1 (io_pre_sel_3_1),
    .io_nxt_sel_0_0 (io_nxt_sel_0_0),
    .io_nxt_sel_0_1 (io_nxt_sel_0_1),
    .io_nxt_sel_1_0 (io_nxt_sel_1_0),
    .io_nxt_sel_1_1 (io_nxt_sel_1_1),
    .io_nxt_sel_2_0 (io_nxt_sel_2_0),
    .io_nxt_sel_2_1 (io_nxt_sel_2_1),
    .io_nxt_sel_3_0 (io_nxt_sel_3_0),
    .io_nxt_sel_3_1 (io_nxt_sel_3_1)
  );
  SpecBlock_v4 specB (
    .io_q_j            (_specB_io_q_j_2),
    .io_cons_0_0       (io_Spec_cons_0_0),
    .io_cons_0_1       (io_Spec_cons_0_1),
    .io_cons_0_2       (io_Spec_cons_0_2),
    .io_cons_0_3       (io_Spec_cons_0_3),
    .io_cons_1_0       (io_Spec_cons_1_0),
    .io_cons_1_1       (io_Spec_cons_1_1),
    .io_cons_1_2       (io_Spec_cons_1_2),
    .io_cons_1_3       (io_Spec_cons_1_3),
    .io_cons_2_0       (io_Spec_cons_2_0),
    .io_cons_2_1       (io_Spec_cons_2_1),
    .io_cons_2_2       (io_Spec_cons_2_2),
    .io_cons_2_3       (io_Spec_cons_2_3),
    .io_cons_3_0       (io_Spec_cons_3_0),
    .io_cons_3_1       (io_Spec_cons_3_1),
    .io_cons_3_2       (io_Spec_cons_3_2),
    .io_cons_3_3       (io_Spec_cons_3_3),
    .io_cons_4_0       (io_Spec_cons_4_0),
    .io_cons_4_1       (io_Spec_cons_4_1),
    .io_cons_4_2       (io_Spec_cons_4_2),
    .io_cons_4_3       (io_Spec_cons_4_3),
    .io_d_trunc_0      (io_d_trunc_0),
    .io_d_trunc_1      (io_d_trunc_1),
    .io_d_trunc_2      (io_d_trunc_2),
    .io_d_trunc_3      (io_d_trunc_3),
    .io_q_j_1          (_selB_io_q_j_1),
    .io_rem_3_5_0      (_csa_3_io_out_0[8:0]),
    .io_rem_3_5_1      ({_csa_3_io_out_1[7:0], 1'h0}),
    .io_q_j_2          (_specB_io_q_j_2),
    .io_pre_spec_0_0_0 (io_pre_spec_0_0_0),
    .io_pre_spec_0_0_1 (io_pre_spec_0_0_1),
    .io_pre_spec_0_1_0 (io_pre_spec_0_1_0),
    .io_pre_spec_0_1_1 (io_pre_spec_0_1_1),
    .io_pre_spec_0_2_0 (io_pre_spec_0_2_0),
    .io_pre_spec_0_2_1 (io_pre_spec_0_2_1),
    .io_pre_spec_0_3_0 (io_pre_spec_0_3_0),
    .io_pre_spec_0_3_1 (io_pre_spec_0_3_1),
    .io_pre_spec_1_0_0 (io_pre_spec_1_0_0),
    .io_pre_spec_1_0_1 (io_pre_spec_1_0_1),
    .io_pre_spec_1_1_0 (io_pre_spec_1_1_0),
    .io_pre_spec_1_1_1 (io_pre_spec_1_1_1),
    .io_pre_spec_1_2_0 (io_pre_spec_1_2_0),
    .io_pre_spec_1_2_1 (io_pre_spec_1_2_1),
    .io_pre_spec_1_3_0 (io_pre_spec_1_3_0),
    .io_pre_spec_1_3_1 (io_pre_spec_1_3_1),
    .io_pre_spec_2_0_0 (io_pre_spec_2_0_0),
    .io_pre_spec_2_0_1 (io_pre_spec_2_0_1),
    .io_pre_spec_2_1_0 (io_pre_spec_2_1_0),
    .io_pre_spec_2_1_1 (io_pre_spec_2_1_1),
    .io_pre_spec_2_2_0 (io_pre_spec_2_2_0),
    .io_pre_spec_2_2_1 (io_pre_spec_2_2_1),
    .io_pre_spec_2_3_0 (io_pre_spec_2_3_0),
    .io_pre_spec_2_3_1 (io_pre_spec_2_3_1),
    .io_pre_spec_3_0_0 (io_pre_spec_3_0_0),
    .io_pre_spec_3_0_1 (io_pre_spec_3_0_1),
    .io_pre_spec_3_1_0 (io_pre_spec_3_1_0),
    .io_pre_spec_3_1_1 (io_pre_spec_3_1_1),
    .io_pre_spec_3_2_0 (io_pre_spec_3_2_0),
    .io_pre_spec_3_2_1 (io_pre_spec_3_2_1),
    .io_pre_spec_3_3_0 (io_pre_spec_3_3_0),
    .io_pre_spec_3_3_1 (io_pre_spec_3_3_1),
    .io_pre_spec_4_0_0 (io_pre_spec_4_0_0),
    .io_pre_spec_4_0_1 (io_pre_spec_4_0_1),
    .io_pre_spec_4_1_0 (io_pre_spec_4_1_0),
    .io_pre_spec_4_1_1 (io_pre_spec_4_1_1),
    .io_pre_spec_4_2_0 (io_pre_spec_4_2_0),
    .io_pre_spec_4_2_1 (io_pre_spec_4_2_1),
    .io_pre_spec_4_3_0 (io_pre_spec_4_3_0),
    .io_pre_spec_4_3_1 (io_pre_spec_4_3_1),
    .io_nxt_spec_0_0_0 (io_nxt_spec_0_0_0),
    .io_nxt_spec_0_0_1 (io_nxt_spec_0_0_1),
    .io_nxt_spec_0_1_0 (io_nxt_spec_0_1_0),
    .io_nxt_spec_0_1_1 (io_nxt_spec_0_1_1),
    .io_nxt_spec_0_2_0 (io_nxt_spec_0_2_0),
    .io_nxt_spec_0_2_1 (io_nxt_spec_0_2_1),
    .io_nxt_spec_0_3_0 (io_nxt_spec_0_3_0),
    .io_nxt_spec_0_3_1 (io_nxt_spec_0_3_1),
    .io_nxt_spec_1_0_0 (io_nxt_spec_1_0_0),
    .io_nxt_spec_1_0_1 (io_nxt_spec_1_0_1),
    .io_nxt_spec_1_1_0 (io_nxt_spec_1_1_0),
    .io_nxt_spec_1_1_1 (io_nxt_spec_1_1_1),
    .io_nxt_spec_1_2_0 (io_nxt_spec_1_2_0),
    .io_nxt_spec_1_2_1 (io_nxt_spec_1_2_1),
    .io_nxt_spec_1_3_0 (io_nxt_spec_1_3_0),
    .io_nxt_spec_1_3_1 (io_nxt_spec_1_3_1),
    .io_nxt_spec_2_0_0 (io_nxt_spec_2_0_0),
    .io_nxt_spec_2_0_1 (io_nxt_spec_2_0_1),
    .io_nxt_spec_2_1_0 (io_nxt_spec_2_1_0),
    .io_nxt_spec_2_1_1 (io_nxt_spec_2_1_1),
    .io_nxt_spec_2_2_0 (io_nxt_spec_2_2_0),
    .io_nxt_spec_2_2_1 (io_nxt_spec_2_2_1),
    .io_nxt_spec_2_3_0 (io_nxt_spec_2_3_0),
    .io_nxt_spec_2_3_1 (io_nxt_spec_2_3_1),
    .io_nxt_spec_3_0_0 (io_nxt_spec_3_0_0),
    .io_nxt_spec_3_0_1 (io_nxt_spec_3_0_1),
    .io_nxt_spec_3_1_0 (io_nxt_spec_3_1_0),
    .io_nxt_spec_3_1_1 (io_nxt_spec_3_1_1),
    .io_nxt_spec_3_2_0 (io_nxt_spec_3_2_0),
    .io_nxt_spec_3_2_1 (io_nxt_spec_3_2_1),
    .io_nxt_spec_3_3_0 (io_nxt_spec_3_3_0),
    .io_nxt_spec_3_3_1 (io_nxt_spec_3_3_1),
    .io_nxt_spec_4_0_0 (io_nxt_spec_4_0_0),
    .io_nxt_spec_4_0_1 (io_nxt_spec_4_0_1),
    .io_nxt_spec_4_1_0 (io_nxt_spec_4_1_0),
    .io_nxt_spec_4_1_1 (io_nxt_spec_4_1_1),
    .io_nxt_spec_4_2_0 (io_nxt_spec_4_2_0),
    .io_nxt_spec_4_2_1 (io_nxt_spec_4_2_1),
    .io_nxt_spec_4_3_0 (io_nxt_spec_4_3_0),
    .io_nxt_spec_4_3_1 (io_nxt_spec_4_3_1)
  );
  CSA3_2_124 csa_iter_2 (
    .io_in_0  (io_pre_iterB_0),
    .io_in_1  (io_pre_iterB_1),
    .io_in_2
      ((_selB_io_q_j_1[0] ? io_iter_cons_0 : 38'h0)
       | (_selB_io_q_j_1[1] ? io_iter_cons_1 : 38'h0)
       | (_selB_io_q_j_1[3] ? io_iter_cons_3 : 38'h0)
       | (_selB_io_q_j_1[4] ? io_iter_cons_4 : 38'h0)),
    .io_out_0 (_csa_iter_2_io_out_0),
    .io_out_1 (_csa_iter_2_io_out_1)
  );
  CSA3_2_30 csa_3 (
    .io_in_0  (io_pre_iterB_0[33:23]),
    .io_in_1  (io_pre_iterB_1[33:23]),
    .io_in_2
      ((_selB_io_q_j_1[0] ? io_spec_r2ud_0 : 11'h0)
       | (_selB_io_q_j_1[1] ? io_spec_r2ud_1 : 11'h0)
       | (_selB_io_q_j_1[3] ? io_spec_r2ud_3 : 11'h0)
       | (_selB_io_q_j_1[4] ? io_spec_r2ud_4 : 11'h0)),
    .io_out_0 (_csa_3_io_out_0),
    .io_out_1 (_csa_3_io_out_1)
  );
  Conversion_8 iter_conv (
    .io_q_j_1   (_selB_io_q_j_1),
    .io_pre_q_A (io_pre_q_A),
    .io_pre_q_B (io_pre_q_B),
    .io_nxt_q_A (_iter_conv_io_nxt_q_A),
    .io_nxt_q_B (_iter_conv_io_nxt_q_B)
  );
  Conversion_8 iter_conv_2 (
    .io_q_j_1   (_specB_io_q_j_2),
    .io_pre_q_A (_iter_conv_io_nxt_q_A),
    .io_pre_q_B (_iter_conv_io_nxt_q_B),
    .io_nxt_q_A (io_nxt_q_A),
    .io_nxt_q_B (io_nxt_q_B)
  );
  assign io_nxt_iterB_0 = {_csa_iter_1_io_out_0[35:0], 2'h0};
  assign io_nxt_iterB_1 = {_csa_iter_1_io_out_1[34:0], 3'h0};
endmodule

module SRT16Divint_4(
  input         clock,
  input         reset,
  input         io_sign,
  input  [31:0] io_dividend,
  input  [31:0] io_divisor,
  input         io_flush,
  output        io_d_zero,
  input  [1:0]  io_sew,
  input         io_div_in_valid,
  input         io_div_out_ready,
  output        io_div_out_valid,
  output [31:0] io_div_out_q,
  output [31:0] io_div_out_rem
);

  wire [31:0]      _IterBlock_io_nxt_q_A;
  wire [31:0]      _IterBlock_io_nxt_q_B;
  wire [7:0]       _IterBlock_io_nxt_sel_0_0;
  wire [7:0]       _IterBlock_io_nxt_sel_0_1;
  wire [7:0]       _IterBlock_io_nxt_sel_1_0;
  wire [7:0]       _IterBlock_io_nxt_sel_1_1;
  wire [7:0]       _IterBlock_io_nxt_sel_2_0;
  wire [7:0]       _IterBlock_io_nxt_sel_2_1;
  wire [7:0]       _IterBlock_io_nxt_sel_3_0;
  wire [7:0]       _IterBlock_io_nxt_sel_3_1;
  wire [8:0]       _IterBlock_io_nxt_spec_0_0_0;
  wire [8:0]       _IterBlock_io_nxt_spec_0_0_1;
  wire [8:0]       _IterBlock_io_nxt_spec_0_1_0;
  wire [8:0]       _IterBlock_io_nxt_spec_0_1_1;
  wire [8:0]       _IterBlock_io_nxt_spec_0_2_0;
  wire [8:0]       _IterBlock_io_nxt_spec_0_2_1;
  wire [8:0]       _IterBlock_io_nxt_spec_0_3_0;
  wire [8:0]       _IterBlock_io_nxt_spec_0_3_1;
  wire [8:0]       _IterBlock_io_nxt_spec_1_0_0;
  wire [8:0]       _IterBlock_io_nxt_spec_1_0_1;
  wire [8:0]       _IterBlock_io_nxt_spec_1_1_0;
  wire [8:0]       _IterBlock_io_nxt_spec_1_1_1;
  wire [8:0]       _IterBlock_io_nxt_spec_1_2_0;
  wire [8:0]       _IterBlock_io_nxt_spec_1_2_1;
  wire [8:0]       _IterBlock_io_nxt_spec_1_3_0;
  wire [8:0]       _IterBlock_io_nxt_spec_1_3_1;
  wire [8:0]       _IterBlock_io_nxt_spec_2_0_0;
  wire [8:0]       _IterBlock_io_nxt_spec_2_0_1;
  wire [8:0]       _IterBlock_io_nxt_spec_2_1_0;
  wire [8:0]       _IterBlock_io_nxt_spec_2_1_1;
  wire [8:0]       _IterBlock_io_nxt_spec_2_2_0;
  wire [8:0]       _IterBlock_io_nxt_spec_2_2_1;
  wire [8:0]       _IterBlock_io_nxt_spec_2_3_0;
  wire [8:0]       _IterBlock_io_nxt_spec_2_3_1;
  wire [8:0]       _IterBlock_io_nxt_spec_3_0_0;
  wire [8:0]       _IterBlock_io_nxt_spec_3_0_1;
  wire [8:0]       _IterBlock_io_nxt_spec_3_1_0;
  wire [8:0]       _IterBlock_io_nxt_spec_3_1_1;
  wire [8:0]       _IterBlock_io_nxt_spec_3_2_0;
  wire [8:0]       _IterBlock_io_nxt_spec_3_2_1;
  wire [8:0]       _IterBlock_io_nxt_spec_3_3_0;
  wire [8:0]       _IterBlock_io_nxt_spec_3_3_1;
  wire [8:0]       _IterBlock_io_nxt_spec_4_0_0;
  wire [8:0]       _IterBlock_io_nxt_spec_4_0_1;
  wire [8:0]       _IterBlock_io_nxt_spec_4_1_0;
  wire [8:0]       _IterBlock_io_nxt_spec_4_1_1;
  wire [8:0]       _IterBlock_io_nxt_spec_4_2_0;
  wire [8:0]       _IterBlock_io_nxt_spec_4_2_1;
  wire [8:0]       _IterBlock_io_nxt_spec_4_3_0;
  wire [8:0]       _IterBlock_io_nxt_spec_4_3_1;
  wire [37:0]      _IterBlock_io_nxt_iterB_0;
  wire [37:0]      _IterBlock_io_nxt_iterB_1;
  wire [8:0]       _qds_cons_io_m_neg_1;
  wire [8:0]       _qds_cons_io_m_neg_0;
  wire [8:0]       _qds_cons_io_m_pos_1;
  wire [8:0]       _qds_cons_io_m_pos_2;
  reg  [5:0]       stateReg;
  reg              x_sign_reg;
  reg  [31:0]      iter_q_A_reg;
  reg  [31:0]      iter_q_B_reg;
  reg  [7:0]       sel_reg_0_0;
  reg  [7:0]       sel_reg_0_1;
  reg  [7:0]       sel_reg_1_0;
  reg  [7:0]       sel_reg_1_1;
  reg  [7:0]       sel_reg_2_0;
  reg  [7:0]       sel_reg_2_1;
  reg  [7:0]       sel_reg_3_0;
  reg  [7:0]       sel_reg_3_1;
  reg  [8:0]       spec_reg_0_0_0;
  reg  [8:0]       spec_reg_0_0_1;
  reg  [8:0]       spec_reg_0_1_0;
  reg  [8:0]       spec_reg_0_1_1;
  reg  [8:0]       spec_reg_0_2_0;
  reg  [8:0]       spec_reg_0_2_1;
  reg  [8:0]       spec_reg_0_3_0;
  reg  [8:0]       spec_reg_0_3_1;
  reg  [8:0]       spec_reg_1_0_0;
  reg  [8:0]       spec_reg_1_0_1;
  reg  [8:0]       spec_reg_1_1_0;
  reg  [8:0]       spec_reg_1_1_1;
  reg  [8:0]       spec_reg_1_2_0;
  reg  [8:0]       spec_reg_1_2_1;
  reg  [8:0]       spec_reg_1_3_0;
  reg  [8:0]       spec_reg_1_3_1;
  reg  [8:0]       spec_reg_2_0_0;
  reg  [8:0]       spec_reg_2_0_1;
  reg  [8:0]       spec_reg_2_1_0;
  reg  [8:0]       spec_reg_2_1_1;
  reg  [8:0]       spec_reg_2_2_0;
  reg  [8:0]       spec_reg_2_2_1;
  reg  [8:0]       spec_reg_2_3_0;
  reg  [8:0]       spec_reg_2_3_1;
  reg  [8:0]       spec_reg_3_0_0;
  reg  [8:0]       spec_reg_3_0_1;
  reg  [8:0]       spec_reg_3_1_0;
  reg  [8:0]       spec_reg_3_1_1;
  reg  [8:0]       spec_reg_3_2_0;
  reg  [8:0]       spec_reg_3_2_1;
  reg  [8:0]       spec_reg_3_3_0;
  reg  [8:0]       spec_reg_3_3_1;
  reg  [8:0]       spec_reg_4_0_0;
  reg  [8:0]       spec_reg_4_0_1;
  reg  [8:0]       spec_reg_4_1_0;
  reg  [8:0]       spec_reg_4_1_1;
  reg  [8:0]       spec_reg_4_2_0;
  reg  [8:0]       spec_reg_4_2_1;
  reg  [8:0]       spec_reg_4_3_0;
  reg  [8:0]       spec_reg_4_3_1;
  reg  [37:0]      iterB_reg_0;
  reg  [37:0]      iterB_reg_1;
  reg  [31:0]      abs_x_reg;
  reg  [31:0]      abs_d_reg;
  reg  [4:0]       lzc_d_reg;
  reg              zero_d_reg;
  reg              q_sign_reg;
  wire [34:0]      norm_x = {3'h0, iter_q_A_reg} << iterB_reg_0[12:11];
  wire [34:0]      norm_d = {3'h0, iter_q_B_reg} << iterB_reg_0[8:7];
  wire             _early_rem_T = iterB_reg_0[5] | iterB_reg_0[10];
  wire             early_finish = _early_rem_T | iterB_reg_0[9];
  reg              early_finish_q;
  reg  [2:0]       iter_num_reg;
  wire [3:0][37:0] _GEN =
    {{{3'h0, norm_x}}, {{norm_x, 3'h0}}, {{1'h0, norm_x, 2'h0}}, {{2'h0, norm_x, 1'h0}}};
  wire [37:0]      _w_align_init_0_T_9 = _GEN[iterB_reg_0[1:0]];
  wire [34:0]      _GEN_0 = 35'(35'h0 - norm_d);
  reg  [37:0]      iter_cons_reg_0;
  reg  [37:0]      iter_cons_reg_1;
  reg  [37:0]      iter_cons_reg_3;
  reg  [37:0]      iter_cons_reg_4;
  reg  [10:0]      spec_r2ud_reg_0;
  reg  [10:0]      spec_r2ud_reg_1;
  reg  [10:0]      spec_r2ud_reg_3;
  reg  [10:0]      spec_r2ud_reg_4;
  reg  [8:0]       d_trunc_reg_0;
  reg  [8:0]       d_trunc_reg_1;
  reg  [8:0]       d_trunc_reg_2;
  reg  [8:0]       d_trunc_reg_3;
  reg  [7:0]       sel_cons_reg_0_0;
  reg  [7:0]       sel_cons_reg_0_1;
  reg  [7:0]       sel_cons_reg_0_2;
  reg  [7:0]       sel_cons_reg_0_3;
  reg  [7:0]       sel_cons_reg_1_0;
  reg  [7:0]       sel_cons_reg_1_1;
  reg  [7:0]       sel_cons_reg_1_2;
  reg  [7:0]       sel_cons_reg_1_3;
  reg  [7:0]       sel_cons_reg_2_0;
  reg  [7:0]       sel_cons_reg_2_1;
  reg  [7:0]       sel_cons_reg_2_2;
  reg  [7:0]       sel_cons_reg_2_3;
  reg  [7:0]       sel_cons_reg_3_0;
  reg  [7:0]       sel_cons_reg_3_1;
  reg  [7:0]       sel_cons_reg_3_2;
  reg  [7:0]       sel_cons_reg_3_3;
  reg  [7:0]       sel_cons_reg_4_0;
  reg  [7:0]       sel_cons_reg_4_1;
  reg  [7:0]       sel_cons_reg_4_2;
  reg  [7:0]       sel_cons_reg_4_3;
  reg  [8:0]       spec_cons_reg_0_0;
  reg  [8:0]       spec_cons_reg_0_1;
  reg  [8:0]       spec_cons_reg_0_2;
  reg  [8:0]       spec_cons_reg_0_3;
  reg  [8:0]       spec_cons_reg_1_0;
  reg  [8:0]       spec_cons_reg_1_1;
  reg  [8:0]       spec_cons_reg_1_2;
  reg  [8:0]       spec_cons_reg_1_3;
  reg  [8:0]       spec_cons_reg_2_0;
  reg  [8:0]       spec_cons_reg_2_1;
  reg  [8:0]       spec_cons_reg_2_2;
  reg  [8:0]       spec_cons_reg_2_3;
  reg  [8:0]       spec_cons_reg_3_0;
  reg  [8:0]       spec_cons_reg_3_1;
  reg  [8:0]       spec_cons_reg_3_2;
  reg  [8:0]       spec_cons_reg_3_3;
  reg  [8:0]       spec_cons_reg_4_0;
  reg  [8:0]       spec_cons_reg_4_1;
  reg  [8:0]       spec_cons_reg_4_2;
  reg  [8:0]       spec_cons_reg_4_3;
  wire [7:0]       sel_cons_0_0 = 8'(_GEN_0[31:24] + _qds_cons_io_m_neg_1[8:1]);
  wire [7:0]       sel_cons_0_1 = 8'(_GEN_0[31:24] + _qds_cons_io_m_neg_0[8:1]);
  wire [7:0]       sel_cons_0_2 = 8'(_GEN_0[31:24] + _qds_cons_io_m_pos_1[8:1]);
  wire [7:0]       sel_cons_0_3 = 8'(_GEN_0[31:24] + _qds_cons_io_m_pos_2[8:1]);
  wire [7:0]       sel_cons_1_0 = 8'(_GEN_0[32:25] + _qds_cons_io_m_neg_1[8:1]);
  wire [7:0]       sel_cons_1_1 = 8'(_GEN_0[32:25] + _qds_cons_io_m_neg_0[8:1]);
  wire [7:0]       sel_cons_1_2 = 8'(_GEN_0[32:25] + _qds_cons_io_m_pos_1[8:1]);
  wire [7:0]       sel_cons_1_3 = 8'(_GEN_0[32:25] + _qds_cons_io_m_pos_2[8:1]);
  wire [7:0]       sel_cons_3_0 = 8'(norm_d[32:25] + _qds_cons_io_m_neg_1[8:1]);
  wire [7:0]       sel_cons_3_1 = 8'(norm_d[32:25] + _qds_cons_io_m_neg_0[8:1]);
  wire [7:0]       sel_cons_3_2 = 8'(norm_d[32:25] + _qds_cons_io_m_pos_1[8:1]);
  wire [7:0]       sel_cons_3_3 = 8'(norm_d[32:25] + _qds_cons_io_m_pos_2[8:1]);
  wire [7:0]       sel_cons_4_0 = 8'(norm_d[31:24] + _qds_cons_io_m_neg_1[8:1]);
  wire [7:0]       sel_cons_4_1 = 8'(norm_d[31:24] + _qds_cons_io_m_neg_0[8:1]);
  wire [7:0]       sel_cons_4_2 = 8'(norm_d[31:24] + _qds_cons_io_m_pos_1[8:1]);
  wire [7:0]       sel_cons_4_3 = 8'(norm_d[31:24] + _qds_cons_io_m_pos_2[8:1]);
  reg  [31:0]      q_A_sign_c_reg;
  reg  [31:0]      q_B_sign_c_reg;
  reg  [37:0]      Bypass_final_rem_reg;
  reg  [37:0]      Bypass_final_rem_plus_d_reg;
  wire             adjust =
    (x_sign_reg
       ? (|Bypass_final_rem_reg) & ~(Bypass_final_rem_reg[37])
       : Bypass_final_rem_reg[37]) & ~early_finish_q;
  wire [37:0]      rem_adjust =
    adjust ? Bypass_final_rem_plus_d_reg : Bypass_final_rem_reg;
  wire [37:0]      rem_adjust_ralign =
    $signed($signed(rem_adjust) >>> 6'({1'h0, lzc_d_reg} + 6'h5));
  wire [37:0]      _GEN_1 = {4'h0, _early_rem_T ? {abs_x_reg, 2'h0} : 34'h0};
  wire             in_handshake = io_div_in_valid & stateReg[0];
  wire [3:0]       _GEN_2 =
    {{1'h0}, {io_dividend[31]}, {io_dividend[15]}, {io_dividend[7]}};
  wire             x_sign = io_sign & _GEN_2[io_sew];
  wire [3:0]       _GEN_3 = {{1'h0}, {io_divisor[31]}, {io_divisor[15]}, {io_divisor[7]}};
  wire             d_sign = io_sign & _GEN_3[io_sew];
  wire [3:0][63:0] _GEN_4 =
    {{{32'h0, io_dividend}},
     {{{32{io_sign & io_dividend[31]}}, io_dividend}},
     {{{48{io_sign & io_dividend[15]}}, io_dividend[15:0]}},
     {{{56{io_sign & io_dividend[7]}}, io_dividend[7:0]}}};
  wire [31:0]      neg_x_q =
    32'(32'h0 - (in_handshake ? _GEN_4[io_sew][31:0] : iter_q_A_reg));
  wire [3:0][63:0] _GEN_5 =
    {{{32'h0, io_divisor}},
     {{{32{io_sign & io_divisor[31]}}, io_divisor}},
     {{{48{io_sign & io_divisor[15]}}, io_divisor[15:0]}},
     {{{56{io_sign & io_divisor[7]}}, io_divisor[7:0]}}};
  wire [31:0]      neg_d_q =
    32'(32'h0 - (in_handshake ? _GEN_5[io_sew][31:0] : iter_q_B_reg));
  wire [4:0]       _x_enc_T_63 =
    abs_x_reg[31]
      ? 5'h0
      : abs_x_reg[30]
          ? 5'h1
          : abs_x_reg[29]
              ? 5'h2
              : abs_x_reg[28]
                  ? 5'h3
                  : abs_x_reg[27]
                      ? 5'h4
                      : abs_x_reg[26]
                          ? 5'h5
                          : abs_x_reg[25]
                              ? 5'h6
                              : abs_x_reg[24]
                                  ? 5'h7
                                  : abs_x_reg[23]
                                      ? 5'h8
                                      : abs_x_reg[22]
                                          ? 5'h9
                                          : abs_x_reg[21]
                                              ? 5'hA
                                              : abs_x_reg[20]
                                                  ? 5'hB
                                                  : abs_x_reg[19]
                                                      ? 5'hC
                                                      : abs_x_reg[18]
                                                          ? 5'hD
                                                          : abs_x_reg[17]
                                                              ? 5'hE
                                                              : abs_x_reg[16]
                                                                  ? 5'hF
                                                                  : abs_x_reg[15]
                                                                      ? 5'h10
                                                                      : abs_x_reg[14]
                                                                          ? 5'h11
                                                                          : abs_x_reg[13]
                                                                              ? 5'h12
                                                                              : abs_x_reg[12]
                                                                                  ? 5'h13
                                                                                  : abs_x_reg[11]
                                                                                      ? 5'h14
                                                                                      : abs_x_reg[10]
                                                                                          ? 5'h15
                                                                                          : abs_x_reg[9]
                                                                                              ? 5'h16
                                                                                              : abs_x_reg[8]
                                                                                                  ? 5'h17
                                                                                                  : abs_x_reg[7]
                                                                                                      ? 5'h18
                                                                                                      : abs_x_reg[6]
                                                                                                          ? 5'h19
                                                                                                          : abs_x_reg[5]
                                                                                                              ? 5'h1A
                                                                                                              : abs_x_reg[4]
                                                                                                                  ? 5'h1B
                                                                                                                  : abs_x_reg[3]
                                                                                                                      ? 5'h1C
                                                                                                                      : abs_x_reg[2]
                                                                                                                          ? 5'h1D
                                                                                                                          : {4'hF,
                                                                                                                             ~(abs_x_reg[1])};
  wire [4:0]       _d_enc_T_63 =
    abs_d_reg[31]
      ? 5'h0
      : abs_d_reg[30]
          ? 5'h1
          : abs_d_reg[29]
              ? 5'h2
              : abs_d_reg[28]
                  ? 5'h3
                  : abs_d_reg[27]
                      ? 5'h4
                      : abs_d_reg[26]
                          ? 5'h5
                          : abs_d_reg[25]
                              ? 5'h6
                              : abs_d_reg[24]
                                  ? 5'h7
                                  : abs_d_reg[23]
                                      ? 5'h8
                                      : abs_d_reg[22]
                                          ? 5'h9
                                          : abs_d_reg[21]
                                              ? 5'hA
                                              : abs_d_reg[20]
                                                  ? 5'hB
                                                  : abs_d_reg[19]
                                                      ? 5'hC
                                                      : abs_d_reg[18]
                                                          ? 5'hD
                                                          : abs_d_reg[17]
                                                              ? 5'hE
                                                              : abs_d_reg[16]
                                                                  ? 5'hF
                                                                  : abs_d_reg[15]
                                                                      ? 5'h10
                                                                      : abs_d_reg[14]
                                                                          ? 5'h11
                                                                          : abs_d_reg[13]
                                                                              ? 5'h12
                                                                              : abs_d_reg[12]
                                                                                  ? 5'h13
                                                                                  : abs_d_reg[11]
                                                                                      ? 5'h14
                                                                                      : abs_d_reg[10]
                                                                                          ? 5'h15
                                                                                          : abs_d_reg[9]
                                                                                              ? 5'h16
                                                                                              : abs_d_reg[8]
                                                                                                  ? 5'h17
                                                                                                  : abs_d_reg[7]
                                                                                                      ? 5'h18
                                                                                                      : abs_d_reg[6]
                                                                                                          ? 5'h19
                                                                                                          : abs_d_reg[5]
                                                                                                              ? 5'h1A
                                                                                                              : abs_d_reg[4]
                                                                                                                  ? 5'h1B
                                                                                                                  : abs_d_reg[3]
                                                                                                                      ? 5'h1C
                                                                                                                      : abs_d_reg[2]
                                                                                                                          ? 5'h1D
                                                                                                                          : {4'hF,
                                                                                                                             ~(abs_d_reg[1])};
  wire             zero_d = abs_d_reg == 32'h0;
  wire [37:0]      _Bypass_final_rem_plus_d_T_9 = 38'(iterB_reg_0 + iterB_reg_1);
  wire [94:0]      _norm_x_part_T_2 =
    {63'h0, abs_x_reg} << {90'h0, _x_enc_T_63[4:2], 2'h0};
  wire [94:0]      _norm_d_part_T_2 =
    {63'h0, abs_d_reg} << {90'h0, _d_enc_T_63[4:2], 2'h0};
  wire [5:0]       _lzc_diff_T_2 = 6'({1'h0, _d_enc_T_63} - {1'h0, _x_enc_T_63});
  wire [37:0]      _GEN_6 =
    {24'h0,
     abs_x_reg == 32'h0,
     _x_enc_T_63[1:0],
     zero_d,
     &_d_enc_T_63,
     _d_enc_T_63[1:0],
     _lzc_diff_T_2[5],
     _lzc_diff_T_2};
  always @(posedge clock) begin
    if (reset)
      stateReg <= 6'h1;
    else if (io_flush)
      stateReg <= 6'h1;
    else if (stateReg == 6'h1) begin
      if (in_handshake)
        stateReg <= 6'h2;
    end
    else if (stateReg == 6'h2)
      stateReg <= 6'h4;
    else if (stateReg == 6'h4)
      stateReg <= early_finish ? 6'h10 : 6'h8;
    else if (stateReg == 6'h8)
      stateReg <= (|iter_num_reg) ? 6'h8 : 6'h10;
    else if (stateReg == 6'h10)
      stateReg <= 6'h20;
    else if (stateReg == 6'h20 & io_div_out_ready)
      stateReg <= 6'h1;
    if (stateReg[1])
      x_sign_reg <= x_sign;
    if (stateReg[1] | stateReg[2] | stateReg[3])
      iter_q_A_reg <=
        stateReg[1]
          ? _norm_x_part_T_2[31:0]
          : stateReg[2]
              ? (~early_finish | iterB_reg_0[5]
                   ? 32'h0
                   : iterB_reg_0[10] ? 32'hFFFFFFFF : abs_x_reg)
              : _IterBlock_io_nxt_q_A;
    if (stateReg[1] | stateReg[2] | stateReg[3])
      iter_q_B_reg <=
        stateReg[1]
          ? _norm_d_part_T_2[31:0]
          : stateReg[2] ? 32'h0 : _IterBlock_io_nxt_q_B;
    if (stateReg[2] | stateReg[3]) begin
      sel_reg_0_0 <= stateReg[2] ? _w_align_init_0_T_9[37:30] : _IterBlock_io_nxt_sel_0_0;
      sel_reg_0_1 <= stateReg[2] ? _qds_cons_io_m_neg_1[8:1] : _IterBlock_io_nxt_sel_0_1;
      sel_reg_1_0 <= stateReg[2] ? _w_align_init_0_T_9[37:30] : _IterBlock_io_nxt_sel_1_0;
      sel_reg_1_1 <= stateReg[2] ? _qds_cons_io_m_neg_0[8:1] : _IterBlock_io_nxt_sel_1_1;
      sel_reg_2_0 <= stateReg[2] ? _w_align_init_0_T_9[37:30] : _IterBlock_io_nxt_sel_2_0;
      sel_reg_2_1 <= stateReg[2] ? _qds_cons_io_m_pos_1[8:1] : _IterBlock_io_nxt_sel_2_1;
      sel_reg_3_0 <= stateReg[2] ? _w_align_init_0_T_9[37:30] : _IterBlock_io_nxt_sel_3_0;
      sel_reg_3_1 <= stateReg[2] ? _qds_cons_io_m_pos_2[8:1] : _IterBlock_io_nxt_sel_3_1;
    end
    if (stateReg[2] | stateReg[3]) begin
      spec_reg_0_0_0 <=
        stateReg[2] ? _w_align_init_0_T_9[35:27] : _IterBlock_io_nxt_spec_0_0_0;
      spec_reg_0_0_1 <= stateReg[2] ? {sel_cons_0_0, 1'h0} : _IterBlock_io_nxt_spec_0_0_1;
      spec_reg_0_1_0 <=
        stateReg[2] ? _w_align_init_0_T_9[35:27] : _IterBlock_io_nxt_spec_0_1_0;
      spec_reg_0_1_1 <= stateReg[2] ? {sel_cons_0_1, 1'h0} : _IterBlock_io_nxt_spec_0_1_1;
      spec_reg_0_2_0 <=
        stateReg[2] ? _w_align_init_0_T_9[35:27] : _IterBlock_io_nxt_spec_0_2_0;
      spec_reg_0_2_1 <= stateReg[2] ? {sel_cons_0_2, 1'h0} : _IterBlock_io_nxt_spec_0_2_1;
      spec_reg_0_3_0 <=
        stateReg[2] ? _w_align_init_0_T_9[35:27] : _IterBlock_io_nxt_spec_0_3_0;
      spec_reg_0_3_1 <= stateReg[2] ? {sel_cons_0_3, 1'h0} : _IterBlock_io_nxt_spec_0_3_1;
      spec_reg_1_0_0 <=
        stateReg[2] ? _w_align_init_0_T_9[35:27] : _IterBlock_io_nxt_spec_1_0_0;
      spec_reg_1_0_1 <= stateReg[2] ? {sel_cons_1_0, 1'h0} : _IterBlock_io_nxt_spec_1_0_1;
      spec_reg_1_1_0 <=
        stateReg[2] ? _w_align_init_0_T_9[35:27] : _IterBlock_io_nxt_spec_1_1_0;
      spec_reg_1_1_1 <= stateReg[2] ? {sel_cons_1_1, 1'h0} : _IterBlock_io_nxt_spec_1_1_1;
      spec_reg_1_2_0 <=
        stateReg[2] ? _w_align_init_0_T_9[35:27] : _IterBlock_io_nxt_spec_1_2_0;
      spec_reg_1_2_1 <= stateReg[2] ? {sel_cons_1_2, 1'h0} : _IterBlock_io_nxt_spec_1_2_1;
      spec_reg_1_3_0 <=
        stateReg[2] ? _w_align_init_0_T_9[35:27] : _IterBlock_io_nxt_spec_1_3_0;
      spec_reg_1_3_1 <= stateReg[2] ? {sel_cons_1_3, 1'h0} : _IterBlock_io_nxt_spec_1_3_1;
      spec_reg_2_0_0 <=
        stateReg[2] ? _w_align_init_0_T_9[35:27] : _IterBlock_io_nxt_spec_2_0_0;
      spec_reg_2_0_1 <=
        stateReg[2] ? {_qds_cons_io_m_neg_1[8:1], 1'h0} : _IterBlock_io_nxt_spec_2_0_1;
      spec_reg_2_1_0 <=
        stateReg[2] ? _w_align_init_0_T_9[35:27] : _IterBlock_io_nxt_spec_2_1_0;
      spec_reg_2_1_1 <=
        stateReg[2] ? {_qds_cons_io_m_neg_0[8:1], 1'h0} : _IterBlock_io_nxt_spec_2_1_1;
      spec_reg_2_2_0 <=
        stateReg[2] ? _w_align_init_0_T_9[35:27] : _IterBlock_io_nxt_spec_2_2_0;
      spec_reg_2_2_1 <=
        stateReg[2] ? {_qds_cons_io_m_pos_1[8:1], 1'h0} : _IterBlock_io_nxt_spec_2_2_1;
      spec_reg_2_3_0 <=
        stateReg[2] ? _w_align_init_0_T_9[35:27] : _IterBlock_io_nxt_spec_2_3_0;
      spec_reg_2_3_1 <=
        stateReg[2] ? {_qds_cons_io_m_pos_2[8:1], 1'h0} : _IterBlock_io_nxt_spec_2_3_1;
      spec_reg_3_0_0 <=
        stateReg[2] ? _w_align_init_0_T_9[35:27] : _IterBlock_io_nxt_spec_3_0_0;
      spec_reg_3_0_1 <= stateReg[2] ? {sel_cons_3_0, 1'h0} : _IterBlock_io_nxt_spec_3_0_1;
      spec_reg_3_1_0 <=
        stateReg[2] ? _w_align_init_0_T_9[35:27] : _IterBlock_io_nxt_spec_3_1_0;
      spec_reg_3_1_1 <= stateReg[2] ? {sel_cons_3_1, 1'h0} : _IterBlock_io_nxt_spec_3_1_1;
      spec_reg_3_2_0 <=
        stateReg[2] ? _w_align_init_0_T_9[35:27] : _IterBlock_io_nxt_spec_3_2_0;
      spec_reg_3_2_1 <= stateReg[2] ? {sel_cons_3_2, 1'h0} : _IterBlock_io_nxt_spec_3_2_1;
      spec_reg_3_3_0 <=
        stateReg[2] ? _w_align_init_0_T_9[35:27] : _IterBlock_io_nxt_spec_3_3_0;
      spec_reg_3_3_1 <= stateReg[2] ? {sel_cons_3_3, 1'h0} : _IterBlock_io_nxt_spec_3_3_1;
      spec_reg_4_0_0 <=
        stateReg[2] ? _w_align_init_0_T_9[35:27] : _IterBlock_io_nxt_spec_4_0_0;
      spec_reg_4_0_1 <= stateReg[2] ? {sel_cons_4_0, 1'h0} : _IterBlock_io_nxt_spec_4_0_1;
      spec_reg_4_1_0 <=
        stateReg[2] ? _w_align_init_0_T_9[35:27] : _IterBlock_io_nxt_spec_4_1_0;
      spec_reg_4_1_1 <= stateReg[2] ? {sel_cons_4_1, 1'h0} : _IterBlock_io_nxt_spec_4_1_1;
      spec_reg_4_2_0 <=
        stateReg[2] ? _w_align_init_0_T_9[35:27] : _IterBlock_io_nxt_spec_4_2_0;
      spec_reg_4_2_1 <= stateReg[2] ? {sel_cons_4_2, 1'h0} : _IterBlock_io_nxt_spec_4_2_1;
      spec_reg_4_3_0 <=
        stateReg[2] ? _w_align_init_0_T_9[35:27] : _IterBlock_io_nxt_spec_4_3_0;
      spec_reg_4_3_1 <= stateReg[2] ? {sel_cons_4_3, 1'h0} : _IterBlock_io_nxt_spec_4_3_1;
    end
    if (stateReg[1] | stateReg[2] | stateReg[3]) begin
      if (stateReg[1])
        iterB_reg_0 <= _GEN_6;
      else if (stateReg[2]) begin
        if (early_finish)
          iterB_reg_0 <= _GEN_1;
        else
          iterB_reg_0 <= _w_align_init_0_T_9;
      end
      else
        iterB_reg_0 <= _IterBlock_io_nxt_iterB_0;
      iterB_reg_1 <=
        stateReg[1]
          ? _GEN_6
          : stateReg[2] ? (early_finish ? _GEN_1 : 38'h0) : _IterBlock_io_nxt_iterB_1;
    end
    if (in_handshake) begin
      abs_x_reg <= x_sign ? neg_x_q : _GEN_4[io_sew][31:0];
      abs_d_reg <= d_sign ? neg_d_q : _GEN_5[io_sew][31:0];
    end
    if (stateReg[1])
      lzc_d_reg <= _d_enc_T_63;
    if (stateReg[1])
      zero_d_reg <= zero_d;
    if (stateReg[1])
      q_sign_reg <= x_sign ^ d_sign;
    if (stateReg[2])
      early_finish_q <= early_finish;
    if (stateReg[2] | stateReg[3]) begin
      if (stateReg[2])
        iter_num_reg <= 3'(iterB_reg_0[4:2] + {2'h0, &(iterB_reg_0[1:0])});
      else
        iter_num_reg <= 3'(iter_num_reg - 3'h1);
    end
    if (stateReg[2]) begin
      iter_cons_reg_0 <= {_GEN_0[33:0], 4'h0};
      iter_cons_reg_1 <= {_GEN_0, 3'h0};
      iter_cons_reg_3 <= {norm_d, 3'h0};
      iter_cons_reg_4 <= {norm_d[33:0], 4'h0};
    end
    if (stateReg[2]) begin
      spec_r2ud_reg_0 <= _GEN_0[29:19];
      spec_r2ud_reg_1 <= _GEN_0[30:20];
      spec_r2ud_reg_3 <= norm_d[30:20];
      spec_r2ud_reg_4 <= norm_d[29:19];
    end
    if (stateReg[2]) begin
      d_trunc_reg_0 <= _GEN_0[31:23];
      d_trunc_reg_1 <= _GEN_0[32:24];
      d_trunc_reg_2 <= norm_d[32:24];
      d_trunc_reg_3 <= norm_d[31:23];
    end
    if (stateReg[2]) begin
      sel_cons_reg_0_0 <= sel_cons_0_0;
      sel_cons_reg_0_1 <= sel_cons_0_1;
      sel_cons_reg_0_2 <= sel_cons_0_2;
      sel_cons_reg_0_3 <= sel_cons_0_3;
      sel_cons_reg_1_0 <= sel_cons_1_0;
      sel_cons_reg_1_1 <= sel_cons_1_1;
      sel_cons_reg_1_2 <= sel_cons_1_2;
      sel_cons_reg_1_3 <= sel_cons_1_3;
      sel_cons_reg_2_0 <= _qds_cons_io_m_neg_1[8:1];
      sel_cons_reg_2_1 <= _qds_cons_io_m_neg_0[8:1];
      sel_cons_reg_2_2 <= _qds_cons_io_m_pos_1[8:1];
      sel_cons_reg_2_3 <= _qds_cons_io_m_pos_2[8:1];
      sel_cons_reg_3_0 <= sel_cons_3_0;
      sel_cons_reg_3_1 <= sel_cons_3_1;
      sel_cons_reg_3_2 <= sel_cons_3_2;
      sel_cons_reg_3_3 <= sel_cons_3_3;
      sel_cons_reg_4_0 <= sel_cons_4_0;
      sel_cons_reg_4_1 <= sel_cons_4_1;
      sel_cons_reg_4_2 <= sel_cons_4_2;
      sel_cons_reg_4_3 <= sel_cons_4_3;
    end
    if (stateReg[2]) begin
      spec_cons_reg_0_0 <= 9'(_GEN_0[29:21] + _qds_cons_io_m_neg_1);
      spec_cons_reg_0_1 <= 9'(_GEN_0[29:21] + _qds_cons_io_m_neg_0);
      spec_cons_reg_0_2 <= 9'(_GEN_0[29:21] + _qds_cons_io_m_pos_1);
      spec_cons_reg_0_3 <= 9'(_GEN_0[29:21] + _qds_cons_io_m_pos_2);
      spec_cons_reg_1_0 <= 9'(_GEN_0[30:22] + _qds_cons_io_m_neg_1);
      spec_cons_reg_1_1 <= 9'(_GEN_0[30:22] + _qds_cons_io_m_neg_0);
      spec_cons_reg_1_2 <= 9'(_GEN_0[30:22] + _qds_cons_io_m_pos_1);
      spec_cons_reg_1_3 <= 9'(_GEN_0[30:22] + _qds_cons_io_m_pos_2);
      spec_cons_reg_2_0 <= _qds_cons_io_m_neg_1;
      spec_cons_reg_2_1 <= _qds_cons_io_m_neg_0;
      spec_cons_reg_2_2 <= _qds_cons_io_m_pos_1;
      spec_cons_reg_2_3 <= _qds_cons_io_m_pos_2;
      spec_cons_reg_3_0 <= 9'(norm_d[30:22] + _qds_cons_io_m_neg_1);
      spec_cons_reg_3_1 <= 9'(norm_d[30:22] + _qds_cons_io_m_neg_0);
      spec_cons_reg_3_2 <= 9'(norm_d[30:22] + _qds_cons_io_m_pos_1);
      spec_cons_reg_3_3 <= 9'(norm_d[30:22] + _qds_cons_io_m_pos_2);
      spec_cons_reg_4_0 <= 9'(norm_d[29:21] + _qds_cons_io_m_neg_1);
      spec_cons_reg_4_1 <= 9'(norm_d[29:21] + _qds_cons_io_m_neg_0);
      spec_cons_reg_4_2 <= 9'(norm_d[29:21] + _qds_cons_io_m_pos_1);
      spec_cons_reg_4_3 <= 9'(norm_d[29:21] + _qds_cons_io_m_pos_2);
    end
    if (stateReg[4])
      q_A_sign_c_reg <= q_sign_reg & ~zero_d_reg ? neg_x_q : iter_q_A_reg;
    if (stateReg[4])
      q_B_sign_c_reg <= q_sign_reg & ~zero_d_reg ? neg_d_q : iter_q_B_reg;
    if (stateReg[4])
      Bypass_final_rem_reg <=
        x_sign_reg
          ? 38'(~iterB_reg_0 + 38'(~iterB_reg_1 + 38'h2))
          : _Bypass_final_rem_plus_d_T_9;
    if (stateReg[4])
      Bypass_final_rem_plus_d_reg <=
        x_sign_reg
          ? 38'(38'(~iterB_reg_0 + ~iterB_reg_1)
                + 38'({iter_cons_reg_1[35:0], 2'h0} + 38'h2))
          : 38'(_Bypass_final_rem_plus_d_T_9 + {iter_cons_reg_3[35:0], 2'h0});
  end // always @(posedge)
  SRT4qdsCons qds_cons (
    .io_d_trunc_3 (norm_d[30:28]),
    .io_m_neg_1   (_qds_cons_io_m_neg_1),
    .io_m_neg_0   (_qds_cons_io_m_neg_0),
    .io_m_pos_1   (_qds_cons_io_m_pos_1),
    .io_m_pos_2   (_qds_cons_io_m_pos_2)
  );
  IterBlock_v4_4 IterBlock (
    .io_Sel_cons_0_0   (sel_cons_reg_0_0),
    .io_Sel_cons_0_1   (sel_cons_reg_0_1),
    .io_Sel_cons_0_2   (sel_cons_reg_0_2),
    .io_Sel_cons_0_3   (sel_cons_reg_0_3),
    .io_Sel_cons_1_0   (sel_cons_reg_1_0),
    .io_Sel_cons_1_1   (sel_cons_reg_1_1),
    .io_Sel_cons_1_2   (sel_cons_reg_1_2),
    .io_Sel_cons_1_3   (sel_cons_reg_1_3),
    .io_Sel_cons_2_0   (sel_cons_reg_2_0),
    .io_Sel_cons_2_1   (sel_cons_reg_2_1),
    .io_Sel_cons_2_2   (sel_cons_reg_2_2),
    .io_Sel_cons_2_3   (sel_cons_reg_2_3),
    .io_Sel_cons_3_0   (sel_cons_reg_3_0),
    .io_Sel_cons_3_1   (sel_cons_reg_3_1),
    .io_Sel_cons_3_2   (sel_cons_reg_3_2),
    .io_Sel_cons_3_3   (sel_cons_reg_3_3),
    .io_Sel_cons_4_0   (sel_cons_reg_4_0),
    .io_Sel_cons_4_1   (sel_cons_reg_4_1),
    .io_Sel_cons_4_2   (sel_cons_reg_4_2),
    .io_Sel_cons_4_3   (sel_cons_reg_4_3),
    .io_Spec_cons_0_0  (spec_cons_reg_0_0),
    .io_Spec_cons_0_1  (spec_cons_reg_0_1),
    .io_Spec_cons_0_2  (spec_cons_reg_0_2),
    .io_Spec_cons_0_3  (spec_cons_reg_0_3),
    .io_Spec_cons_1_0  (spec_cons_reg_1_0),
    .io_Spec_cons_1_1  (spec_cons_reg_1_1),
    .io_Spec_cons_1_2  (spec_cons_reg_1_2),
    .io_Spec_cons_1_3  (spec_cons_reg_1_3),
    .io_Spec_cons_2_0  (spec_cons_reg_2_0),
    .io_Spec_cons_2_1  (spec_cons_reg_2_1),
    .io_Spec_cons_2_2  (spec_cons_reg_2_2),
    .io_Spec_cons_2_3  (spec_cons_reg_2_3),
    .io_Spec_cons_3_0  (spec_cons_reg_3_0),
    .io_Spec_cons_3_1  (spec_cons_reg_3_1),
    .io_Spec_cons_3_2  (spec_cons_reg_3_2),
    .io_Spec_cons_3_3  (spec_cons_reg_3_3),
    .io_Spec_cons_4_0  (spec_cons_reg_4_0),
    .io_Spec_cons_4_1  (spec_cons_reg_4_1),
    .io_Spec_cons_4_2  (spec_cons_reg_4_2),
    .io_Spec_cons_4_3  (spec_cons_reg_4_3),
    .io_iter_cons_0    (iter_cons_reg_0),
    .io_iter_cons_1    (iter_cons_reg_1),
    .io_iter_cons_3    (iter_cons_reg_3),
    .io_iter_cons_4    (iter_cons_reg_4),
    .io_d_trunc_0      (d_trunc_reg_0),
    .io_d_trunc_1      (d_trunc_reg_1),
    .io_d_trunc_2      (d_trunc_reg_2),
    .io_d_trunc_3      (d_trunc_reg_3),
    .io_spec_r2ud_0    (spec_r2ud_reg_0),
    .io_spec_r2ud_1    (spec_r2ud_reg_1),
    .io_spec_r2ud_3    (spec_r2ud_reg_3),
    .io_spec_r2ud_4    (spec_r2ud_reg_4),
    .io_pre_q_A        (iter_q_A_reg),
    .io_pre_q_B        (iter_q_B_reg),
    .io_nxt_q_A        (_IterBlock_io_nxt_q_A),
    .io_nxt_q_B        (_IterBlock_io_nxt_q_B),
    .io_pre_sel_0_0    (sel_reg_0_0),
    .io_pre_sel_0_1    (sel_reg_0_1),
    .io_pre_sel_1_0    (sel_reg_1_0),
    .io_pre_sel_1_1    (sel_reg_1_1),
    .io_pre_sel_2_0    (sel_reg_2_0),
    .io_pre_sel_2_1    (sel_reg_2_1),
    .io_pre_sel_3_0    (sel_reg_3_0),
    .io_pre_sel_3_1    (sel_reg_3_1),
    .io_nxt_sel_0_0    (_IterBlock_io_nxt_sel_0_0),
    .io_nxt_sel_0_1    (_IterBlock_io_nxt_sel_0_1),
    .io_nxt_sel_1_0    (_IterBlock_io_nxt_sel_1_0),
    .io_nxt_sel_1_1    (_IterBlock_io_nxt_sel_1_1),
    .io_nxt_sel_2_0    (_IterBlock_io_nxt_sel_2_0),
    .io_nxt_sel_2_1    (_IterBlock_io_nxt_sel_2_1),
    .io_nxt_sel_3_0    (_IterBlock_io_nxt_sel_3_0),
    .io_nxt_sel_3_1    (_IterBlock_io_nxt_sel_3_1),
    .io_pre_spec_0_0_0 (spec_reg_0_0_0),
    .io_pre_spec_0_0_1 (spec_reg_0_0_1),
    .io_pre_spec_0_1_0 (spec_reg_0_1_0),
    .io_pre_spec_0_1_1 (spec_reg_0_1_1),
    .io_pre_spec_0_2_0 (spec_reg_0_2_0),
    .io_pre_spec_0_2_1 (spec_reg_0_2_1),
    .io_pre_spec_0_3_0 (spec_reg_0_3_0),
    .io_pre_spec_0_3_1 (spec_reg_0_3_1),
    .io_pre_spec_1_0_0 (spec_reg_1_0_0),
    .io_pre_spec_1_0_1 (spec_reg_1_0_1),
    .io_pre_spec_1_1_0 (spec_reg_1_1_0),
    .io_pre_spec_1_1_1 (spec_reg_1_1_1),
    .io_pre_spec_1_2_0 (spec_reg_1_2_0),
    .io_pre_spec_1_2_1 (spec_reg_1_2_1),
    .io_pre_spec_1_3_0 (spec_reg_1_3_0),
    .io_pre_spec_1_3_1 (spec_reg_1_3_1),
    .io_pre_spec_2_0_0 (spec_reg_2_0_0),
    .io_pre_spec_2_0_1 (spec_reg_2_0_1),
    .io_pre_spec_2_1_0 (spec_reg_2_1_0),
    .io_pre_spec_2_1_1 (spec_reg_2_1_1),
    .io_pre_spec_2_2_0 (spec_reg_2_2_0),
    .io_pre_spec_2_2_1 (spec_reg_2_2_1),
    .io_pre_spec_2_3_0 (spec_reg_2_3_0),
    .io_pre_spec_2_3_1 (spec_reg_2_3_1),
    .io_pre_spec_3_0_0 (spec_reg_3_0_0),
    .io_pre_spec_3_0_1 (spec_reg_3_0_1),
    .io_pre_spec_3_1_0 (spec_reg_3_1_0),
    .io_pre_spec_3_1_1 (spec_reg_3_1_1),
    .io_pre_spec_3_2_0 (spec_reg_3_2_0),
    .io_pre_spec_3_2_1 (spec_reg_3_2_1),
    .io_pre_spec_3_3_0 (spec_reg_3_3_0),
    .io_pre_spec_3_3_1 (spec_reg_3_3_1),
    .io_pre_spec_4_0_0 (spec_reg_4_0_0),
    .io_pre_spec_4_0_1 (spec_reg_4_0_1),
    .io_pre_spec_4_1_0 (spec_reg_4_1_0),
    .io_pre_spec_4_1_1 (spec_reg_4_1_1),
    .io_pre_spec_4_2_0 (spec_reg_4_2_0),
    .io_pre_spec_4_2_1 (spec_reg_4_2_1),
    .io_pre_spec_4_3_0 (spec_reg_4_3_0),
    .io_pre_spec_4_3_1 (spec_reg_4_3_1),
    .io_nxt_spec_0_0_0 (_IterBlock_io_nxt_spec_0_0_0),
    .io_nxt_spec_0_0_1 (_IterBlock_io_nxt_spec_0_0_1),
    .io_nxt_spec_0_1_0 (_IterBlock_io_nxt_spec_0_1_0),
    .io_nxt_spec_0_1_1 (_IterBlock_io_nxt_spec_0_1_1),
    .io_nxt_spec_0_2_0 (_IterBlock_io_nxt_spec_0_2_0),
    .io_nxt_spec_0_2_1 (_IterBlock_io_nxt_spec_0_2_1),
    .io_nxt_spec_0_3_0 (_IterBlock_io_nxt_spec_0_3_0),
    .io_nxt_spec_0_3_1 (_IterBlock_io_nxt_spec_0_3_1),
    .io_nxt_spec_1_0_0 (_IterBlock_io_nxt_spec_1_0_0),
    .io_nxt_spec_1_0_1 (_IterBlock_io_nxt_spec_1_0_1),
    .io_nxt_spec_1_1_0 (_IterBlock_io_nxt_spec_1_1_0),
    .io_nxt_spec_1_1_1 (_IterBlock_io_nxt_spec_1_1_1),
    .io_nxt_spec_1_2_0 (_IterBlock_io_nxt_spec_1_2_0),
    .io_nxt_spec_1_2_1 (_IterBlock_io_nxt_spec_1_2_1),
    .io_nxt_spec_1_3_0 (_IterBlock_io_nxt_spec_1_3_0),
    .io_nxt_spec_1_3_1 (_IterBlock_io_nxt_spec_1_3_1),
    .io_nxt_spec_2_0_0 (_IterBlock_io_nxt_spec_2_0_0),
    .io_nxt_spec_2_0_1 (_IterBlock_io_nxt_spec_2_0_1),
    .io_nxt_spec_2_1_0 (_IterBlock_io_nxt_spec_2_1_0),
    .io_nxt_spec_2_1_1 (_IterBlock_io_nxt_spec_2_1_1),
    .io_nxt_spec_2_2_0 (_IterBlock_io_nxt_spec_2_2_0),
    .io_nxt_spec_2_2_1 (_IterBlock_io_nxt_spec_2_2_1),
    .io_nxt_spec_2_3_0 (_IterBlock_io_nxt_spec_2_3_0),
    .io_nxt_spec_2_3_1 (_IterBlock_io_nxt_spec_2_3_1),
    .io_nxt_spec_3_0_0 (_IterBlock_io_nxt_spec_3_0_0),
    .io_nxt_spec_3_0_1 (_IterBlock_io_nxt_spec_3_0_1),
    .io_nxt_spec_3_1_0 (_IterBlock_io_nxt_spec_3_1_0),
    .io_nxt_spec_3_1_1 (_IterBlock_io_nxt_spec_3_1_1),
    .io_nxt_spec_3_2_0 (_IterBlock_io_nxt_spec_3_2_0),
    .io_nxt_spec_3_2_1 (_IterBlock_io_nxt_spec_3_2_1),
    .io_nxt_spec_3_3_0 (_IterBlock_io_nxt_spec_3_3_0),
    .io_nxt_spec_3_3_1 (_IterBlock_io_nxt_spec_3_3_1),
    .io_nxt_spec_4_0_0 (_IterBlock_io_nxt_spec_4_0_0),
    .io_nxt_spec_4_0_1 (_IterBlock_io_nxt_spec_4_0_1),
    .io_nxt_spec_4_1_0 (_IterBlock_io_nxt_spec_4_1_0),
    .io_nxt_spec_4_1_1 (_IterBlock_io_nxt_spec_4_1_1),
    .io_nxt_spec_4_2_0 (_IterBlock_io_nxt_spec_4_2_0),
    .io_nxt_spec_4_2_1 (_IterBlock_io_nxt_spec_4_2_1),
    .io_nxt_spec_4_3_0 (_IterBlock_io_nxt_spec_4_3_0),
    .io_nxt_spec_4_3_1 (_IterBlock_io_nxt_spec_4_3_1),
    .io_pre_iterB_0    (iterB_reg_0),
    .io_pre_iterB_1    (iterB_reg_1),
    .io_nxt_iterB_0    (_IterBlock_io_nxt_iterB_0),
    .io_nxt_iterB_1    (_IterBlock_io_nxt_iterB_1)
  );
  assign io_d_zero = zero_d_reg;
  assign io_div_out_valid = stateReg[5];
  assign io_div_out_q = adjust ? q_B_sign_c_reg : q_A_sign_c_reg;
  assign io_div_out_rem = early_finish_q ? rem_adjust[34:3] : rem_adjust_ralign[31:0];
endmodule

module CSA3_2_186(
  input  [69:0] io_in_0,
  input  [69:0] io_in_1,
  input  [69:0] io_in_2,
  output [69:0] io_out_0,
  output [69:0] io_out_1
);

  wire a_xor_b = io_in_0[0] ^ io_in_1[0];
  wire a_xor_b_1 = io_in_0[1] ^ io_in_1[1];
  wire a_xor_b_2 = io_in_0[2] ^ io_in_1[2];
  wire a_xor_b_3 = io_in_0[3] ^ io_in_1[3];
  wire a_xor_b_4 = io_in_0[4] ^ io_in_1[4];
  wire a_xor_b_5 = io_in_0[5] ^ io_in_1[5];
  wire a_xor_b_6 = io_in_0[6] ^ io_in_1[6];
  wire a_xor_b_7 = io_in_0[7] ^ io_in_1[7];
  wire a_xor_b_8 = io_in_0[8] ^ io_in_1[8];
  wire a_xor_b_9 = io_in_0[9] ^ io_in_1[9];
  wire a_xor_b_10 = io_in_0[10] ^ io_in_1[10];
  wire a_xor_b_11 = io_in_0[11] ^ io_in_1[11];
  wire a_xor_b_12 = io_in_0[12] ^ io_in_1[12];
  wire a_xor_b_13 = io_in_0[13] ^ io_in_1[13];
  wire a_xor_b_14 = io_in_0[14] ^ io_in_1[14];
  wire a_xor_b_15 = io_in_0[15] ^ io_in_1[15];
  wire a_xor_b_16 = io_in_0[16] ^ io_in_1[16];
  wire a_xor_b_17 = io_in_0[17] ^ io_in_1[17];
  wire a_xor_b_18 = io_in_0[18] ^ io_in_1[18];
  wire a_xor_b_19 = io_in_0[19] ^ io_in_1[19];
  wire a_xor_b_20 = io_in_0[20] ^ io_in_1[20];
  wire a_xor_b_21 = io_in_0[21] ^ io_in_1[21];
  wire a_xor_b_22 = io_in_0[22] ^ io_in_1[22];
  wire a_xor_b_23 = io_in_0[23] ^ io_in_1[23];
  wire a_xor_b_24 = io_in_0[24] ^ io_in_1[24];
  wire a_xor_b_25 = io_in_0[25] ^ io_in_1[25];
  wire a_xor_b_26 = io_in_0[26] ^ io_in_1[26];
  wire a_xor_b_27 = io_in_0[27] ^ io_in_1[27];
  wire a_xor_b_28 = io_in_0[28] ^ io_in_1[28];
  wire a_xor_b_29 = io_in_0[29] ^ io_in_1[29];
  wire a_xor_b_30 = io_in_0[30] ^ io_in_1[30];
  wire a_xor_b_31 = io_in_0[31] ^ io_in_1[31];
  wire a_xor_b_32 = io_in_0[32] ^ io_in_1[32];
  wire a_xor_b_33 = io_in_0[33] ^ io_in_1[33];
  wire a_xor_b_34 = io_in_0[34] ^ io_in_1[34];
  wire a_xor_b_35 = io_in_0[35] ^ io_in_1[35];
  wire a_xor_b_36 = io_in_0[36] ^ io_in_1[36];
  wire a_xor_b_37 = io_in_0[37] ^ io_in_1[37];
  wire a_xor_b_38 = io_in_0[38] ^ io_in_1[38];
  wire a_xor_b_39 = io_in_0[39] ^ io_in_1[39];
  wire a_xor_b_40 = io_in_0[40] ^ io_in_1[40];
  wire a_xor_b_41 = io_in_0[41] ^ io_in_1[41];
  wire a_xor_b_42 = io_in_0[42] ^ io_in_1[42];
  wire a_xor_b_43 = io_in_0[43] ^ io_in_1[43];
  wire a_xor_b_44 = io_in_0[44] ^ io_in_1[44];
  wire a_xor_b_45 = io_in_0[45] ^ io_in_1[45];
  wire a_xor_b_46 = io_in_0[46] ^ io_in_1[46];
  wire a_xor_b_47 = io_in_0[47] ^ io_in_1[47];
  wire a_xor_b_48 = io_in_0[48] ^ io_in_1[48];
  wire a_xor_b_49 = io_in_0[49] ^ io_in_1[49];
  wire a_xor_b_50 = io_in_0[50] ^ io_in_1[50];
  wire a_xor_b_51 = io_in_0[51] ^ io_in_1[51];
  wire a_xor_b_52 = io_in_0[52] ^ io_in_1[52];
  wire a_xor_b_53 = io_in_0[53] ^ io_in_1[53];
  wire a_xor_b_54 = io_in_0[54] ^ io_in_1[54];
  wire a_xor_b_55 = io_in_0[55] ^ io_in_1[55];
  wire a_xor_b_56 = io_in_0[56] ^ io_in_1[56];
  wire a_xor_b_57 = io_in_0[57] ^ io_in_1[57];
  wire a_xor_b_58 = io_in_0[58] ^ io_in_1[58];
  wire a_xor_b_59 = io_in_0[59] ^ io_in_1[59];
  wire a_xor_b_60 = io_in_0[60] ^ io_in_1[60];
  wire a_xor_b_61 = io_in_0[61] ^ io_in_1[61];
  wire a_xor_b_62 = io_in_0[62] ^ io_in_1[62];
  wire a_xor_b_63 = io_in_0[63] ^ io_in_1[63];
  wire a_xor_b_64 = io_in_0[64] ^ io_in_1[64];
  wire a_xor_b_65 = io_in_0[65] ^ io_in_1[65];
  wire a_xor_b_66 = io_in_0[66] ^ io_in_1[66];
  wire a_xor_b_67 = io_in_0[67] ^ io_in_1[67];
  wire a_xor_b_68 = io_in_0[68] ^ io_in_1[68];
  wire a_xor_b_69 = io_in_0[69] ^ io_in_1[69];
  assign io_out_0 =
    {a_xor_b_69 ^ io_in_2[69],
     a_xor_b_68 ^ io_in_2[68],
     a_xor_b_67 ^ io_in_2[67],
     a_xor_b_66 ^ io_in_2[66],
     a_xor_b_65 ^ io_in_2[65],
     a_xor_b_64 ^ io_in_2[64],
     a_xor_b_63 ^ io_in_2[63],
     a_xor_b_62 ^ io_in_2[62],
     a_xor_b_61 ^ io_in_2[61],
     a_xor_b_60 ^ io_in_2[60],
     a_xor_b_59 ^ io_in_2[59],
     a_xor_b_58 ^ io_in_2[58],
     a_xor_b_57 ^ io_in_2[57],
     a_xor_b_56 ^ io_in_2[56],
     a_xor_b_55 ^ io_in_2[55],
     a_xor_b_54 ^ io_in_2[54],
     a_xor_b_53 ^ io_in_2[53],
     a_xor_b_52 ^ io_in_2[52],
     a_xor_b_51 ^ io_in_2[51],
     a_xor_b_50 ^ io_in_2[50],
     a_xor_b_49 ^ io_in_2[49],
     a_xor_b_48 ^ io_in_2[48],
     a_xor_b_47 ^ io_in_2[47],
     a_xor_b_46 ^ io_in_2[46],
     a_xor_b_45 ^ io_in_2[45],
     a_xor_b_44 ^ io_in_2[44],
     a_xor_b_43 ^ io_in_2[43],
     a_xor_b_42 ^ io_in_2[42],
     a_xor_b_41 ^ io_in_2[41],
     a_xor_b_40 ^ io_in_2[40],
     a_xor_b_39 ^ io_in_2[39],
     a_xor_b_38 ^ io_in_2[38],
     a_xor_b_37 ^ io_in_2[37],
     a_xor_b_36 ^ io_in_2[36],
     a_xor_b_35 ^ io_in_2[35],
     a_xor_b_34 ^ io_in_2[34],
     a_xor_b_33 ^ io_in_2[33],
     a_xor_b_32 ^ io_in_2[32],
     a_xor_b_31 ^ io_in_2[31],
     a_xor_b_30 ^ io_in_2[30],
     a_xor_b_29 ^ io_in_2[29],
     a_xor_b_28 ^ io_in_2[28],
     a_xor_b_27 ^ io_in_2[27],
     a_xor_b_26 ^ io_in_2[26],
     a_xor_b_25 ^ io_in_2[25],
     a_xor_b_24 ^ io_in_2[24],
     a_xor_b_23 ^ io_in_2[23],
     a_xor_b_22 ^ io_in_2[22],
     a_xor_b_21 ^ io_in_2[21],
     a_xor_b_20 ^ io_in_2[20],
     a_xor_b_19 ^ io_in_2[19],
     a_xor_b_18 ^ io_in_2[18],
     a_xor_b_17 ^ io_in_2[17],
     a_xor_b_16 ^ io_in_2[16],
     a_xor_b_15 ^ io_in_2[15],
     a_xor_b_14 ^ io_in_2[14],
     a_xor_b_13 ^ io_in_2[13],
     a_xor_b_12 ^ io_in_2[12],
     a_xor_b_11 ^ io_in_2[11],
     a_xor_b_10 ^ io_in_2[10],
     a_xor_b_9 ^ io_in_2[9],
     a_xor_b_8 ^ io_in_2[8],
     a_xor_b_7 ^ io_in_2[7],
     a_xor_b_6 ^ io_in_2[6],
     a_xor_b_5 ^ io_in_2[5],
     a_xor_b_4 ^ io_in_2[4],
     a_xor_b_3 ^ io_in_2[3],
     a_xor_b_2 ^ io_in_2[2],
     a_xor_b_1 ^ io_in_2[1],
     a_xor_b ^ io_in_2[0]};
  assign io_out_1 =
    {io_in_0[69] & io_in_1[69] | a_xor_b_69 & io_in_2[69],
     io_in_0[68] & io_in_1[68] | a_xor_b_68 & io_in_2[68],
     io_in_0[67] & io_in_1[67] | a_xor_b_67 & io_in_2[67],
     io_in_0[66] & io_in_1[66] | a_xor_b_66 & io_in_2[66],
     io_in_0[65] & io_in_1[65] | a_xor_b_65 & io_in_2[65],
     io_in_0[64] & io_in_1[64] | a_xor_b_64 & io_in_2[64],
     io_in_0[63] & io_in_1[63] | a_xor_b_63 & io_in_2[63],
     io_in_0[62] & io_in_1[62] | a_xor_b_62 & io_in_2[62],
     io_in_0[61] & io_in_1[61] | a_xor_b_61 & io_in_2[61],
     io_in_0[60] & io_in_1[60] | a_xor_b_60 & io_in_2[60],
     io_in_0[59] & io_in_1[59] | a_xor_b_59 & io_in_2[59],
     io_in_0[58] & io_in_1[58] | a_xor_b_58 & io_in_2[58],
     io_in_0[57] & io_in_1[57] | a_xor_b_57 & io_in_2[57],
     io_in_0[56] & io_in_1[56] | a_xor_b_56 & io_in_2[56],
     io_in_0[55] & io_in_1[55] | a_xor_b_55 & io_in_2[55],
     io_in_0[54] & io_in_1[54] | a_xor_b_54 & io_in_2[54],
     io_in_0[53] & io_in_1[53] | a_xor_b_53 & io_in_2[53],
     io_in_0[52] & io_in_1[52] | a_xor_b_52 & io_in_2[52],
     io_in_0[51] & io_in_1[51] | a_xor_b_51 & io_in_2[51],
     io_in_0[50] & io_in_1[50] | a_xor_b_50 & io_in_2[50],
     io_in_0[49] & io_in_1[49] | a_xor_b_49 & io_in_2[49],
     io_in_0[48] & io_in_1[48] | a_xor_b_48 & io_in_2[48],
     io_in_0[47] & io_in_1[47] | a_xor_b_47 & io_in_2[47],
     io_in_0[46] & io_in_1[46] | a_xor_b_46 & io_in_2[46],
     io_in_0[45] & io_in_1[45] | a_xor_b_45 & io_in_2[45],
     io_in_0[44] & io_in_1[44] | a_xor_b_44 & io_in_2[44],
     io_in_0[43] & io_in_1[43] | a_xor_b_43 & io_in_2[43],
     io_in_0[42] & io_in_1[42] | a_xor_b_42 & io_in_2[42],
     io_in_0[41] & io_in_1[41] | a_xor_b_41 & io_in_2[41],
     io_in_0[40] & io_in_1[40] | a_xor_b_40 & io_in_2[40],
     io_in_0[39] & io_in_1[39] | a_xor_b_39 & io_in_2[39],
     io_in_0[38] & io_in_1[38] | a_xor_b_38 & io_in_2[38],
     io_in_0[37] & io_in_1[37] | a_xor_b_37 & io_in_2[37],
     io_in_0[36] & io_in_1[36] | a_xor_b_36 & io_in_2[36],
     io_in_0[35] & io_in_1[35] | a_xor_b_35 & io_in_2[35],
     io_in_0[34] & io_in_1[34] | a_xor_b_34 & io_in_2[34],
     io_in_0[33] & io_in_1[33] | a_xor_b_33 & io_in_2[33],
     io_in_0[32] & io_in_1[32] | a_xor_b_32 & io_in_2[32],
     io_in_0[31] & io_in_1[31] | a_xor_b_31 & io_in_2[31],
     io_in_0[30] & io_in_1[30] | a_xor_b_30 & io_in_2[30],
     io_in_0[29] & io_in_1[29] | a_xor_b_29 & io_in_2[29],
     io_in_0[28] & io_in_1[28] | a_xor_b_28 & io_in_2[28],
     io_in_0[27] & io_in_1[27] | a_xor_b_27 & io_in_2[27],
     io_in_0[26] & io_in_1[26] | a_xor_b_26 & io_in_2[26],
     io_in_0[25] & io_in_1[25] | a_xor_b_25 & io_in_2[25],
     io_in_0[24] & io_in_1[24] | a_xor_b_24 & io_in_2[24],
     io_in_0[23] & io_in_1[23] | a_xor_b_23 & io_in_2[23],
     io_in_0[22] & io_in_1[22] | a_xor_b_22 & io_in_2[22],
     io_in_0[21] & io_in_1[21] | a_xor_b_21 & io_in_2[21],
     io_in_0[20] & io_in_1[20] | a_xor_b_20 & io_in_2[20],
     io_in_0[19] & io_in_1[19] | a_xor_b_19 & io_in_2[19],
     io_in_0[18] & io_in_1[18] | a_xor_b_18 & io_in_2[18],
     io_in_0[17] & io_in_1[17] | a_xor_b_17 & io_in_2[17],
     io_in_0[16] & io_in_1[16] | a_xor_b_16 & io_in_2[16],
     io_in_0[15] & io_in_1[15] | a_xor_b_15 & io_in_2[15],
     io_in_0[14] & io_in_1[14] | a_xor_b_14 & io_in_2[14],
     io_in_0[13] & io_in_1[13] | a_xor_b_13 & io_in_2[13],
     io_in_0[12] & io_in_1[12] | a_xor_b_12 & io_in_2[12],
     io_in_0[11] & io_in_1[11] | a_xor_b_11 & io_in_2[11],
     io_in_0[10] & io_in_1[10] | a_xor_b_10 & io_in_2[10],
     io_in_0[9] & io_in_1[9] | a_xor_b_9 & io_in_2[9],
     io_in_0[8] & io_in_1[8] | a_xor_b_8 & io_in_2[8],
     io_in_0[7] & io_in_1[7] | a_xor_b_7 & io_in_2[7],
     io_in_0[6] & io_in_1[6] | a_xor_b_6 & io_in_2[6],
     io_in_0[5] & io_in_1[5] | a_xor_b_5 & io_in_2[5],
     io_in_0[4] & io_in_1[4] | a_xor_b_4 & io_in_2[4],
     io_in_0[3] & io_in_1[3] | a_xor_b_3 & io_in_2[3],
     io_in_0[2] & io_in_1[2] | a_xor_b_2 & io_in_2[2],
     io_in_0[1] & io_in_1[1] | a_xor_b_1 & io_in_2[1],
     io_in_0[0] & io_in_1[0] | a_xor_b & io_in_2[0]};
endmodule

module Conversion_12(
  input  [4:0]  io_q_j_1,
  input  [63:0] io_pre_q_A,
  input  [63:0] io_pre_q_B,
  output [63:0] io_nxt_q_A,
  output [63:0] io_nxt_q_B
);

  wire [63:0] new_q_B_0 = {io_pre_q_A[61:0], 2'h1};
  wire [63:0] new_q_B_1 = {io_pre_q_A[61:0], 2'h0};
  wire [63:0] new_q_B_2 = {io_pre_q_B[61:0], 2'h3};
  wire [63:0] new_q_B_3 = {io_pre_q_B[61:0], 2'h2};
  assign io_nxt_q_A =
    (io_q_j_1[0] ? {io_pre_q_A[61:0], 2'h2} : 64'h0) | (io_q_j_1[1] ? new_q_B_0 : 64'h0)
    | (io_q_j_1[2] ? new_q_B_1 : 64'h0) | (io_q_j_1[3] ? new_q_B_2 : 64'h0)
    | (io_q_j_1[4] ? new_q_B_3 : 64'h0);
  assign io_nxt_q_B =
    (io_q_j_1[0] ? new_q_B_0 : 64'h0) | (io_q_j_1[1] ? new_q_B_1 : 64'h0)
    | (io_q_j_1[2] ? new_q_B_2 : 64'h0) | (io_q_j_1[3] ? new_q_B_3 : 64'h0)
    | (io_q_j_1[4] ? {io_pre_q_B[61:0], 2'h1} : 64'h0);
endmodule

module IterBlock_v4_6(
  input  [7:0]  io_Sel_cons_0_0,
  input  [7:0]  io_Sel_cons_0_1,
  input  [7:0]  io_Sel_cons_0_2,
  input  [7:0]  io_Sel_cons_0_3,
  input  [7:0]  io_Sel_cons_1_0,
  input  [7:0]  io_Sel_cons_1_1,
  input  [7:0]  io_Sel_cons_1_2,
  input  [7:0]  io_Sel_cons_1_3,
  input  [7:0]  io_Sel_cons_2_0,
  input  [7:0]  io_Sel_cons_2_1,
  input  [7:0]  io_Sel_cons_2_2,
  input  [7:0]  io_Sel_cons_2_3,
  input  [7:0]  io_Sel_cons_3_0,
  input  [7:0]  io_Sel_cons_3_1,
  input  [7:0]  io_Sel_cons_3_2,
  input  [7:0]  io_Sel_cons_3_3,
  input  [7:0]  io_Sel_cons_4_0,
  input  [7:0]  io_Sel_cons_4_1,
  input  [7:0]  io_Sel_cons_4_2,
  input  [7:0]  io_Sel_cons_4_3,
  input  [8:0]  io_Spec_cons_0_0,
  input  [8:0]  io_Spec_cons_0_1,
  input  [8:0]  io_Spec_cons_0_2,
  input  [8:0]  io_Spec_cons_0_3,
  input  [8:0]  io_Spec_cons_1_0,
  input  [8:0]  io_Spec_cons_1_1,
  input  [8:0]  io_Spec_cons_1_2,
  input  [8:0]  io_Spec_cons_1_3,
  input  [8:0]  io_Spec_cons_2_0,
  input  [8:0]  io_Spec_cons_2_1,
  input  [8:0]  io_Spec_cons_2_2,
  input  [8:0]  io_Spec_cons_2_3,
  input  [8:0]  io_Spec_cons_3_0,
  input  [8:0]  io_Spec_cons_3_1,
  input  [8:0]  io_Spec_cons_3_2,
  input  [8:0]  io_Spec_cons_3_3,
  input  [8:0]  io_Spec_cons_4_0,
  input  [8:0]  io_Spec_cons_4_1,
  input  [8:0]  io_Spec_cons_4_2,
  input  [8:0]  io_Spec_cons_4_3,
  input  [69:0] io_iter_cons_0,
  input  [69:0] io_iter_cons_1,
  input  [69:0] io_iter_cons_3,
  input  [69:0] io_iter_cons_4,
  input  [8:0]  io_d_trunc_0,
  input  [8:0]  io_d_trunc_1,
  input  [8:0]  io_d_trunc_2,
  input  [8:0]  io_d_trunc_3,
  input  [10:0] io_spec_r2ud_0,
  input  [10:0] io_spec_r2ud_1,
  input  [10:0] io_spec_r2ud_3,
  input  [10:0] io_spec_r2ud_4,
  input  [63:0] io_pre_q_A,
  input  [63:0] io_pre_q_B,
  output [63:0] io_nxt_q_A,
  output [63:0] io_nxt_q_B,
  input  [7:0]  io_pre_sel_0_0,
  input  [7:0]  io_pre_sel_0_1,
  input  [7:0]  io_pre_sel_1_0,
  input  [7:0]  io_pre_sel_1_1,
  input  [7:0]  io_pre_sel_2_0,
  input  [7:0]  io_pre_sel_2_1,
  input  [7:0]  io_pre_sel_3_0,
  input  [7:0]  io_pre_sel_3_1,
  output [7:0]  io_nxt_sel_0_0,
  output [7:0]  io_nxt_sel_0_1,
  output [7:0]  io_nxt_sel_1_0,
  output [7:0]  io_nxt_sel_1_1,
  output [7:0]  io_nxt_sel_2_0,
  output [7:0]  io_nxt_sel_2_1,
  output [7:0]  io_nxt_sel_3_0,
  output [7:0]  io_nxt_sel_3_1,
  input  [8:0]  io_pre_spec_0_0_0,
  input  [8:0]  io_pre_spec_0_0_1,
  input  [8:0]  io_pre_spec_0_1_0,
  input  [8:0]  io_pre_spec_0_1_1,
  input  [8:0]  io_pre_spec_0_2_0,
  input  [8:0]  io_pre_spec_0_2_1,
  input  [8:0]  io_pre_spec_0_3_0,
  input  [8:0]  io_pre_spec_0_3_1,
  input  [8:0]  io_pre_spec_1_0_0,
  input  [8:0]  io_pre_spec_1_0_1,
  input  [8:0]  io_pre_spec_1_1_0,
  input  [8:0]  io_pre_spec_1_1_1,
  input  [8:0]  io_pre_spec_1_2_0,
  input  [8:0]  io_pre_spec_1_2_1,
  input  [8:0]  io_pre_spec_1_3_0,
  input  [8:0]  io_pre_spec_1_3_1,
  input  [8:0]  io_pre_spec_2_0_0,
  input  [8:0]  io_pre_spec_2_0_1,
  input  [8:0]  io_pre_spec_2_1_0,
  input  [8:0]  io_pre_spec_2_1_1,
  input  [8:0]  io_pre_spec_2_2_0,
  input  [8:0]  io_pre_spec_2_2_1,
  input  [8:0]  io_pre_spec_2_3_0,
  input  [8:0]  io_pre_spec_2_3_1,
  input  [8:0]  io_pre_spec_3_0_0,
  input  [8:0]  io_pre_spec_3_0_1,
  input  [8:0]  io_pre_spec_3_1_0,
  input  [8:0]  io_pre_spec_3_1_1,
  input  [8:0]  io_pre_spec_3_2_0,
  input  [8:0]  io_pre_spec_3_2_1,
  input  [8:0]  io_pre_spec_3_3_0,
  input  [8:0]  io_pre_spec_3_3_1,
  input  [8:0]  io_pre_spec_4_0_0,
  input  [8:0]  io_pre_spec_4_0_1,
  input  [8:0]  io_pre_spec_4_1_0,
  input  [8:0]  io_pre_spec_4_1_1,
  input  [8:0]  io_pre_spec_4_2_0,
  input  [8:0]  io_pre_spec_4_2_1,
  input  [8:0]  io_pre_spec_4_3_0,
  input  [8:0]  io_pre_spec_4_3_1,
  output [8:0]  io_nxt_spec_0_0_0,
  output [8:0]  io_nxt_spec_0_0_1,
  output [8:0]  io_nxt_spec_0_1_0,
  output [8:0]  io_nxt_spec_0_1_1,
  output [8:0]  io_nxt_spec_0_2_0,
  output [8:0]  io_nxt_spec_0_2_1,
  output [8:0]  io_nxt_spec_0_3_0,
  output [8:0]  io_nxt_spec_0_3_1,
  output [8:0]  io_nxt_spec_1_0_0,
  output [8:0]  io_nxt_spec_1_0_1,
  output [8:0]  io_nxt_spec_1_1_0,
  output [8:0]  io_nxt_spec_1_1_1,
  output [8:0]  io_nxt_spec_1_2_0,
  output [8:0]  io_nxt_spec_1_2_1,
  output [8:0]  io_nxt_spec_1_3_0,
  output [8:0]  io_nxt_spec_1_3_1,
  output [8:0]  io_nxt_spec_2_0_0,
  output [8:0]  io_nxt_spec_2_0_1,
  output [8:0]  io_nxt_spec_2_1_0,
  output [8:0]  io_nxt_spec_2_1_1,
  output [8:0]  io_nxt_spec_2_2_0,
  output [8:0]  io_nxt_spec_2_2_1,
  output [8:0]  io_nxt_spec_2_3_0,
  output [8:0]  io_nxt_spec_2_3_1,
  output [8:0]  io_nxt_spec_3_0_0,
  output [8:0]  io_nxt_spec_3_0_1,
  output [8:0]  io_nxt_spec_3_1_0,
  output [8:0]  io_nxt_spec_3_1_1,
  output [8:0]  io_nxt_spec_3_2_0,
  output [8:0]  io_nxt_spec_3_2_1,
  output [8:0]  io_nxt_spec_3_3_0,
  output [8:0]  io_nxt_spec_3_3_1,
  output [8:0]  io_nxt_spec_4_0_0,
  output [8:0]  io_nxt_spec_4_0_1,
  output [8:0]  io_nxt_spec_4_1_0,
  output [8:0]  io_nxt_spec_4_1_1,
  output [8:0]  io_nxt_spec_4_2_0,
  output [8:0]  io_nxt_spec_4_2_1,
  output [8:0]  io_nxt_spec_4_3_0,
  output [8:0]  io_nxt_spec_4_3_1,
  input  [69:0] io_pre_iterB_0,
  input  [69:0] io_pre_iterB_1,
  output [69:0] io_nxt_iterB_0,
  output [69:0] io_nxt_iterB_1
);

  wire [63:0] _iter_conv_io_nxt_q_A;
  wire [63:0] _iter_conv_io_nxt_q_B;
  wire [10:0] _csa_3_io_out_0;
  wire [10:0] _csa_3_io_out_1;
  wire [69:0] _csa_iter_2_io_out_0;
  wire [69:0] _csa_iter_2_io_out_1;
  wire [4:0]  _specB_io_q_j_2;
  wire [4:0]  _selB_io_q_j_1;
  wire [69:0] _csa_iter_1_io_out_0;
  wire [69:0] _csa_iter_1_io_out_1;
  CSA3_2_186 csa_iter_1 (
    .io_in_0  ({_csa_iter_2_io_out_0[67:0], 2'h0}),
    .io_in_1  ({_csa_iter_2_io_out_1[66:0], 3'h0}),
    .io_in_2
      ((_specB_io_q_j_2[0] ? io_iter_cons_0 : 70'h0)
       | (_specB_io_q_j_2[1] ? io_iter_cons_1 : 70'h0)
       | (_specB_io_q_j_2[3] ? io_iter_cons_3 : 70'h0)
       | (_specB_io_q_j_2[4] ? io_iter_cons_4 : 70'h0)),
    .io_out_0 (_csa_iter_1_io_out_0),
    .io_out_1 (_csa_iter_1_io_out_1)
  );
  SelBlock_v4 selB (
    .io_q_j         (_specB_io_q_j_2),
    .io_q_j_1       (_selB_io_q_j_1),
    .io_cons_0_0    (io_Sel_cons_0_0),
    .io_cons_0_1    (io_Sel_cons_0_1),
    .io_cons_0_2    (io_Sel_cons_0_2),
    .io_cons_0_3    (io_Sel_cons_0_3),
    .io_cons_1_0    (io_Sel_cons_1_0),
    .io_cons_1_1    (io_Sel_cons_1_1),
    .io_cons_1_2    (io_Sel_cons_1_2),
    .io_cons_1_3    (io_Sel_cons_1_3),
    .io_cons_2_0    (io_Sel_cons_2_0),
    .io_cons_2_1    (io_Sel_cons_2_1),
    .io_cons_2_2    (io_Sel_cons_2_2),
    .io_cons_2_3    (io_Sel_cons_2_3),
    .io_cons_3_0    (io_Sel_cons_3_0),
    .io_cons_3_1    (io_Sel_cons_3_1),
    .io_cons_3_2    (io_Sel_cons_3_2),
    .io_cons_3_3    (io_Sel_cons_3_3),
    .io_cons_4_0    (io_Sel_cons_4_0),
    .io_cons_4_1    (io_Sel_cons_4_1),
    .io_cons_4_2    (io_Sel_cons_4_2),
    .io_cons_4_3    (io_Sel_cons_4_3),
    .io_rem_3_5_0   (_csa_3_io_out_0[10:3]),
    .io_rem_3_5_1   (_csa_3_io_out_1[9:2]),
    .io_pre_sel_0_0 (io_pre_sel_0_0),
    .io_pre_sel_0_1 (io_pre_sel_0_1),
    .io_pre_sel_1_0 (io_pre_sel_1_0),
    .io_pre_sel_1_1 (io_pre_sel_1_1),
    .io_pre_sel_2_0 (io_pre_sel_2_0),
    .io_pre_sel_2_1 (io_pre_sel_2_1),
    .io_pre_sel_3_0 (io_pre_sel_3_0),
    .io_pre_sel_3_1 (io_pre_sel_3_1),
    .io_nxt_sel_0_0 (io_nxt_sel_0_0),
    .io_nxt_sel_0_1 (io_nxt_sel_0_1),
    .io_nxt_sel_1_0 (io_nxt_sel_1_0),
    .io_nxt_sel_1_1 (io_nxt_sel_1_1),
    .io_nxt_sel_2_0 (io_nxt_sel_2_0),
    .io_nxt_sel_2_1 (io_nxt_sel_2_1),
    .io_nxt_sel_3_0 (io_nxt_sel_3_0),
    .io_nxt_sel_3_1 (io_nxt_sel_3_1)
  );
  SpecBlock_v4 specB (
    .io_q_j            (_specB_io_q_j_2),
    .io_cons_0_0       (io_Spec_cons_0_0),
    .io_cons_0_1       (io_Spec_cons_0_1),
    .io_cons_0_2       (io_Spec_cons_0_2),
    .io_cons_0_3       (io_Spec_cons_0_3),
    .io_cons_1_0       (io_Spec_cons_1_0),
    .io_cons_1_1       (io_Spec_cons_1_1),
    .io_cons_1_2       (io_Spec_cons_1_2),
    .io_cons_1_3       (io_Spec_cons_1_3),
    .io_cons_2_0       (io_Spec_cons_2_0),
    .io_cons_2_1       (io_Spec_cons_2_1),
    .io_cons_2_2       (io_Spec_cons_2_2),
    .io_cons_2_3       (io_Spec_cons_2_3),
    .io_cons_3_0       (io_Spec_cons_3_0),
    .io_cons_3_1       (io_Spec_cons_3_1),
    .io_cons_3_2       (io_Spec_cons_3_2),
    .io_cons_3_3       (io_Spec_cons_3_3),
    .io_cons_4_0       (io_Spec_cons_4_0),
    .io_cons_4_1       (io_Spec_cons_4_1),
    .io_cons_4_2       (io_Spec_cons_4_2),
    .io_cons_4_3       (io_Spec_cons_4_3),
    .io_d_trunc_0      (io_d_trunc_0),
    .io_d_trunc_1      (io_d_trunc_1),
    .io_d_trunc_2      (io_d_trunc_2),
    .io_d_trunc_3      (io_d_trunc_3),
    .io_q_j_1          (_selB_io_q_j_1),
    .io_rem_3_5_0      (_csa_3_io_out_0[8:0]),
    .io_rem_3_5_1      ({_csa_3_io_out_1[7:0], 1'h0}),
    .io_q_j_2          (_specB_io_q_j_2),
    .io_pre_spec_0_0_0 (io_pre_spec_0_0_0),
    .io_pre_spec_0_0_1 (io_pre_spec_0_0_1),
    .io_pre_spec_0_1_0 (io_pre_spec_0_1_0),
    .io_pre_spec_0_1_1 (io_pre_spec_0_1_1),
    .io_pre_spec_0_2_0 (io_pre_spec_0_2_0),
    .io_pre_spec_0_2_1 (io_pre_spec_0_2_1),
    .io_pre_spec_0_3_0 (io_pre_spec_0_3_0),
    .io_pre_spec_0_3_1 (io_pre_spec_0_3_1),
    .io_pre_spec_1_0_0 (io_pre_spec_1_0_0),
    .io_pre_spec_1_0_1 (io_pre_spec_1_0_1),
    .io_pre_spec_1_1_0 (io_pre_spec_1_1_0),
    .io_pre_spec_1_1_1 (io_pre_spec_1_1_1),
    .io_pre_spec_1_2_0 (io_pre_spec_1_2_0),
    .io_pre_spec_1_2_1 (io_pre_spec_1_2_1),
    .io_pre_spec_1_3_0 (io_pre_spec_1_3_0),
    .io_pre_spec_1_3_1 (io_pre_spec_1_3_1),
    .io_pre_spec_2_0_0 (io_pre_spec_2_0_0),
    .io_pre_spec_2_0_1 (io_pre_spec_2_0_1),
    .io_pre_spec_2_1_0 (io_pre_spec_2_1_0),
    .io_pre_spec_2_1_1 (io_pre_spec_2_1_1),
    .io_pre_spec_2_2_0 (io_pre_spec_2_2_0),
    .io_pre_spec_2_2_1 (io_pre_spec_2_2_1),
    .io_pre_spec_2_3_0 (io_pre_spec_2_3_0),
    .io_pre_spec_2_3_1 (io_pre_spec_2_3_1),
    .io_pre_spec_3_0_0 (io_pre_spec_3_0_0),
    .io_pre_spec_3_0_1 (io_pre_spec_3_0_1),
    .io_pre_spec_3_1_0 (io_pre_spec_3_1_0),
    .io_pre_spec_3_1_1 (io_pre_spec_3_1_1),
    .io_pre_spec_3_2_0 (io_pre_spec_3_2_0),
    .io_pre_spec_3_2_1 (io_pre_spec_3_2_1),
    .io_pre_spec_3_3_0 (io_pre_spec_3_3_0),
    .io_pre_spec_3_3_1 (io_pre_spec_3_3_1),
    .io_pre_spec_4_0_0 (io_pre_spec_4_0_0),
    .io_pre_spec_4_0_1 (io_pre_spec_4_0_1),
    .io_pre_spec_4_1_0 (io_pre_spec_4_1_0),
    .io_pre_spec_4_1_1 (io_pre_spec_4_1_1),
    .io_pre_spec_4_2_0 (io_pre_spec_4_2_0),
    .io_pre_spec_4_2_1 (io_pre_spec_4_2_1),
    .io_pre_spec_4_3_0 (io_pre_spec_4_3_0),
    .io_pre_spec_4_3_1 (io_pre_spec_4_3_1),
    .io_nxt_spec_0_0_0 (io_nxt_spec_0_0_0),
    .io_nxt_spec_0_0_1 (io_nxt_spec_0_0_1),
    .io_nxt_spec_0_1_0 (io_nxt_spec_0_1_0),
    .io_nxt_spec_0_1_1 (io_nxt_spec_0_1_1),
    .io_nxt_spec_0_2_0 (io_nxt_spec_0_2_0),
    .io_nxt_spec_0_2_1 (io_nxt_spec_0_2_1),
    .io_nxt_spec_0_3_0 (io_nxt_spec_0_3_0),
    .io_nxt_spec_0_3_1 (io_nxt_spec_0_3_1),
    .io_nxt_spec_1_0_0 (io_nxt_spec_1_0_0),
    .io_nxt_spec_1_0_1 (io_nxt_spec_1_0_1),
    .io_nxt_spec_1_1_0 (io_nxt_spec_1_1_0),
    .io_nxt_spec_1_1_1 (io_nxt_spec_1_1_1),
    .io_nxt_spec_1_2_0 (io_nxt_spec_1_2_0),
    .io_nxt_spec_1_2_1 (io_nxt_spec_1_2_1),
    .io_nxt_spec_1_3_0 (io_nxt_spec_1_3_0),
    .io_nxt_spec_1_3_1 (io_nxt_spec_1_3_1),
    .io_nxt_spec_2_0_0 (io_nxt_spec_2_0_0),
    .io_nxt_spec_2_0_1 (io_nxt_spec_2_0_1),
    .io_nxt_spec_2_1_0 (io_nxt_spec_2_1_0),
    .io_nxt_spec_2_1_1 (io_nxt_spec_2_1_1),
    .io_nxt_spec_2_2_0 (io_nxt_spec_2_2_0),
    .io_nxt_spec_2_2_1 (io_nxt_spec_2_2_1),
    .io_nxt_spec_2_3_0 (io_nxt_spec_2_3_0),
    .io_nxt_spec_2_3_1 (io_nxt_spec_2_3_1),
    .io_nxt_spec_3_0_0 (io_nxt_spec_3_0_0),
    .io_nxt_spec_3_0_1 (io_nxt_spec_3_0_1),
    .io_nxt_spec_3_1_0 (io_nxt_spec_3_1_0),
    .io_nxt_spec_3_1_1 (io_nxt_spec_3_1_1),
    .io_nxt_spec_3_2_0 (io_nxt_spec_3_2_0),
    .io_nxt_spec_3_2_1 (io_nxt_spec_3_2_1),
    .io_nxt_spec_3_3_0 (io_nxt_spec_3_3_0),
    .io_nxt_spec_3_3_1 (io_nxt_spec_3_3_1),
    .io_nxt_spec_4_0_0 (io_nxt_spec_4_0_0),
    .io_nxt_spec_4_0_1 (io_nxt_spec_4_0_1),
    .io_nxt_spec_4_1_0 (io_nxt_spec_4_1_0),
    .io_nxt_spec_4_1_1 (io_nxt_spec_4_1_1),
    .io_nxt_spec_4_2_0 (io_nxt_spec_4_2_0),
    .io_nxt_spec_4_2_1 (io_nxt_spec_4_2_1),
    .io_nxt_spec_4_3_0 (io_nxt_spec_4_3_0),
    .io_nxt_spec_4_3_1 (io_nxt_spec_4_3_1)
  );
  CSA3_2_186 csa_iter_2 (
    .io_in_0  (io_pre_iterB_0),
    .io_in_1  (io_pre_iterB_1),
    .io_in_2
      ((_selB_io_q_j_1[0] ? io_iter_cons_0 : 70'h0)
       | (_selB_io_q_j_1[1] ? io_iter_cons_1 : 70'h0)
       | (_selB_io_q_j_1[3] ? io_iter_cons_3 : 70'h0)
       | (_selB_io_q_j_1[4] ? io_iter_cons_4 : 70'h0)),
    .io_out_0 (_csa_iter_2_io_out_0),
    .io_out_1 (_csa_iter_2_io_out_1)
  );
  CSA3_2_30 csa_3 (
    .io_in_0  (io_pre_iterB_0[65:55]),
    .io_in_1  (io_pre_iterB_1[65:55]),
    .io_in_2
      ((_selB_io_q_j_1[0] ? io_spec_r2ud_0 : 11'h0)
       | (_selB_io_q_j_1[1] ? io_spec_r2ud_1 : 11'h0)
       | (_selB_io_q_j_1[3] ? io_spec_r2ud_3 : 11'h0)
       | (_selB_io_q_j_1[4] ? io_spec_r2ud_4 : 11'h0)),
    .io_out_0 (_csa_3_io_out_0),
    .io_out_1 (_csa_3_io_out_1)
  );
  Conversion_12 iter_conv (
    .io_q_j_1   (_selB_io_q_j_1),
    .io_pre_q_A (io_pre_q_A),
    .io_pre_q_B (io_pre_q_B),
    .io_nxt_q_A (_iter_conv_io_nxt_q_A),
    .io_nxt_q_B (_iter_conv_io_nxt_q_B)
  );
  Conversion_12 iter_conv_2 (
    .io_q_j_1   (_specB_io_q_j_2),
    .io_pre_q_A (_iter_conv_io_nxt_q_A),
    .io_pre_q_B (_iter_conv_io_nxt_q_B),
    .io_nxt_q_A (io_nxt_q_A),
    .io_nxt_q_B (io_nxt_q_B)
  );
  assign io_nxt_iterB_0 = {_csa_iter_1_io_out_0[67:0], 2'h0};
  assign io_nxt_iterB_1 = {_csa_iter_1_io_out_1[66:0], 3'h0};
endmodule

module SRT16Divint_6(
  input         clock,
  input         reset,
  input         io_sign,
  input  [63:0] io_dividend,
  input  [63:0] io_divisor,
  input         io_flush,
  output        io_d_zero,
  input  [1:0]  io_sew,
  input         io_div_in_valid,
  input         io_div_out_ready,
  output        io_div_out_valid,
  output [63:0] io_div_out_q,
  output [63:0] io_div_out_rem
);

  wire [63:0]      _IterBlock_io_nxt_q_A;
  wire [63:0]      _IterBlock_io_nxt_q_B;
  wire [7:0]       _IterBlock_io_nxt_sel_0_0;
  wire [7:0]       _IterBlock_io_nxt_sel_0_1;
  wire [7:0]       _IterBlock_io_nxt_sel_1_0;
  wire [7:0]       _IterBlock_io_nxt_sel_1_1;
  wire [7:0]       _IterBlock_io_nxt_sel_2_0;
  wire [7:0]       _IterBlock_io_nxt_sel_2_1;
  wire [7:0]       _IterBlock_io_nxt_sel_3_0;
  wire [7:0]       _IterBlock_io_nxt_sel_3_1;
  wire [8:0]       _IterBlock_io_nxt_spec_0_0_0;
  wire [8:0]       _IterBlock_io_nxt_spec_0_0_1;
  wire [8:0]       _IterBlock_io_nxt_spec_0_1_0;
  wire [8:0]       _IterBlock_io_nxt_spec_0_1_1;
  wire [8:0]       _IterBlock_io_nxt_spec_0_2_0;
  wire [8:0]       _IterBlock_io_nxt_spec_0_2_1;
  wire [8:0]       _IterBlock_io_nxt_spec_0_3_0;
  wire [8:0]       _IterBlock_io_nxt_spec_0_3_1;
  wire [8:0]       _IterBlock_io_nxt_spec_1_0_0;
  wire [8:0]       _IterBlock_io_nxt_spec_1_0_1;
  wire [8:0]       _IterBlock_io_nxt_spec_1_1_0;
  wire [8:0]       _IterBlock_io_nxt_spec_1_1_1;
  wire [8:0]       _IterBlock_io_nxt_spec_1_2_0;
  wire [8:0]       _IterBlock_io_nxt_spec_1_2_1;
  wire [8:0]       _IterBlock_io_nxt_spec_1_3_0;
  wire [8:0]       _IterBlock_io_nxt_spec_1_3_1;
  wire [8:0]       _IterBlock_io_nxt_spec_2_0_0;
  wire [8:0]       _IterBlock_io_nxt_spec_2_0_1;
  wire [8:0]       _IterBlock_io_nxt_spec_2_1_0;
  wire [8:0]       _IterBlock_io_nxt_spec_2_1_1;
  wire [8:0]       _IterBlock_io_nxt_spec_2_2_0;
  wire [8:0]       _IterBlock_io_nxt_spec_2_2_1;
  wire [8:0]       _IterBlock_io_nxt_spec_2_3_0;
  wire [8:0]       _IterBlock_io_nxt_spec_2_3_1;
  wire [8:0]       _IterBlock_io_nxt_spec_3_0_0;
  wire [8:0]       _IterBlock_io_nxt_spec_3_0_1;
  wire [8:0]       _IterBlock_io_nxt_spec_3_1_0;
  wire [8:0]       _IterBlock_io_nxt_spec_3_1_1;
  wire [8:0]       _IterBlock_io_nxt_spec_3_2_0;
  wire [8:0]       _IterBlock_io_nxt_spec_3_2_1;
  wire [8:0]       _IterBlock_io_nxt_spec_3_3_0;
  wire [8:0]       _IterBlock_io_nxt_spec_3_3_1;
  wire [8:0]       _IterBlock_io_nxt_spec_4_0_0;
  wire [8:0]       _IterBlock_io_nxt_spec_4_0_1;
  wire [8:0]       _IterBlock_io_nxt_spec_4_1_0;
  wire [8:0]       _IterBlock_io_nxt_spec_4_1_1;
  wire [8:0]       _IterBlock_io_nxt_spec_4_2_0;
  wire [8:0]       _IterBlock_io_nxt_spec_4_2_1;
  wire [8:0]       _IterBlock_io_nxt_spec_4_3_0;
  wire [8:0]       _IterBlock_io_nxt_spec_4_3_1;
  wire [69:0]      _IterBlock_io_nxt_iterB_0;
  wire [69:0]      _IterBlock_io_nxt_iterB_1;
  wire [8:0]       _qds_cons_io_m_neg_1;
  wire [8:0]       _qds_cons_io_m_neg_0;
  wire [8:0]       _qds_cons_io_m_pos_1;
  wire [8:0]       _qds_cons_io_m_pos_2;
  reg  [5:0]       stateReg;
  reg              x_sign_reg;
  reg  [63:0]      iter_q_A_reg;
  reg  [63:0]      iter_q_B_reg;
  reg  [7:0]       sel_reg_0_0;
  reg  [7:0]       sel_reg_0_1;
  reg  [7:0]       sel_reg_1_0;
  reg  [7:0]       sel_reg_1_1;
  reg  [7:0]       sel_reg_2_0;
  reg  [7:0]       sel_reg_2_1;
  reg  [7:0]       sel_reg_3_0;
  reg  [7:0]       sel_reg_3_1;
  reg  [8:0]       spec_reg_0_0_0;
  reg  [8:0]       spec_reg_0_0_1;
  reg  [8:0]       spec_reg_0_1_0;
  reg  [8:0]       spec_reg_0_1_1;
  reg  [8:0]       spec_reg_0_2_0;
  reg  [8:0]       spec_reg_0_2_1;
  reg  [8:0]       spec_reg_0_3_0;
  reg  [8:0]       spec_reg_0_3_1;
  reg  [8:0]       spec_reg_1_0_0;
  reg  [8:0]       spec_reg_1_0_1;
  reg  [8:0]       spec_reg_1_1_0;
  reg  [8:0]       spec_reg_1_1_1;
  reg  [8:0]       spec_reg_1_2_0;
  reg  [8:0]       spec_reg_1_2_1;
  reg  [8:0]       spec_reg_1_3_0;
  reg  [8:0]       spec_reg_1_3_1;
  reg  [8:0]       spec_reg_2_0_0;
  reg  [8:0]       spec_reg_2_0_1;
  reg  [8:0]       spec_reg_2_1_0;
  reg  [8:0]       spec_reg_2_1_1;
  reg  [8:0]       spec_reg_2_2_0;
  reg  [8:0]       spec_reg_2_2_1;
  reg  [8:0]       spec_reg_2_3_0;
  reg  [8:0]       spec_reg_2_3_1;
  reg  [8:0]       spec_reg_3_0_0;
  reg  [8:0]       spec_reg_3_0_1;
  reg  [8:0]       spec_reg_3_1_0;
  reg  [8:0]       spec_reg_3_1_1;
  reg  [8:0]       spec_reg_3_2_0;
  reg  [8:0]       spec_reg_3_2_1;
  reg  [8:0]       spec_reg_3_3_0;
  reg  [8:0]       spec_reg_3_3_1;
  reg  [8:0]       spec_reg_4_0_0;
  reg  [8:0]       spec_reg_4_0_1;
  reg  [8:0]       spec_reg_4_1_0;
  reg  [8:0]       spec_reg_4_1_1;
  reg  [8:0]       spec_reg_4_2_0;
  reg  [8:0]       spec_reg_4_2_1;
  reg  [8:0]       spec_reg_4_3_0;
  reg  [8:0]       spec_reg_4_3_1;
  reg  [69:0]      iterB_reg_0;
  reg  [69:0]      iterB_reg_1;
  reg  [63:0]      abs_x_reg;
  reg  [63:0]      abs_d_reg;
  reg  [5:0]       lzc_d_reg;
  reg              zero_d_reg;
  reg              q_sign_reg;
  wire [66:0]      norm_x = {3'h0, iter_q_A_reg} << iterB_reg_0[12:11];
  wire [66:0]      norm_d = {3'h0, iter_q_B_reg} << iterB_reg_0[8:7];
  wire             _early_rem_T = iterB_reg_0[6] | iterB_reg_0[10];
  wire             early_finish = _early_rem_T | iterB_reg_0[9];
  reg              early_finish_q;
  reg  [3:0]       iter_num_reg;
  wire [3:0][69:0] _GEN =
    {{{3'h0, norm_x}}, {{norm_x, 3'h0}}, {{1'h0, norm_x, 2'h0}}, {{2'h0, norm_x, 1'h0}}};
  wire [69:0]      _w_align_init_0_T_9 = _GEN[iterB_reg_0[1:0]];
  wire [66:0]      _GEN_0 = 67'(67'h0 - norm_d);
  reg  [69:0]      iter_cons_reg_0;
  reg  [69:0]      iter_cons_reg_1;
  reg  [69:0]      iter_cons_reg_3;
  reg  [69:0]      iter_cons_reg_4;
  reg  [10:0]      spec_r2ud_reg_0;
  reg  [10:0]      spec_r2ud_reg_1;
  reg  [10:0]      spec_r2ud_reg_3;
  reg  [10:0]      spec_r2ud_reg_4;
  reg  [8:0]       d_trunc_reg_0;
  reg  [8:0]       d_trunc_reg_1;
  reg  [8:0]       d_trunc_reg_2;
  reg  [8:0]       d_trunc_reg_3;
  reg  [7:0]       sel_cons_reg_0_0;
  reg  [7:0]       sel_cons_reg_0_1;
  reg  [7:0]       sel_cons_reg_0_2;
  reg  [7:0]       sel_cons_reg_0_3;
  reg  [7:0]       sel_cons_reg_1_0;
  reg  [7:0]       sel_cons_reg_1_1;
  reg  [7:0]       sel_cons_reg_1_2;
  reg  [7:0]       sel_cons_reg_1_3;
  reg  [7:0]       sel_cons_reg_2_0;
  reg  [7:0]       sel_cons_reg_2_1;
  reg  [7:0]       sel_cons_reg_2_2;
  reg  [7:0]       sel_cons_reg_2_3;
  reg  [7:0]       sel_cons_reg_3_0;
  reg  [7:0]       sel_cons_reg_3_1;
  reg  [7:0]       sel_cons_reg_3_2;
  reg  [7:0]       sel_cons_reg_3_3;
  reg  [7:0]       sel_cons_reg_4_0;
  reg  [7:0]       sel_cons_reg_4_1;
  reg  [7:0]       sel_cons_reg_4_2;
  reg  [7:0]       sel_cons_reg_4_3;
  reg  [8:0]       spec_cons_reg_0_0;
  reg  [8:0]       spec_cons_reg_0_1;
  reg  [8:0]       spec_cons_reg_0_2;
  reg  [8:0]       spec_cons_reg_0_3;
  reg  [8:0]       spec_cons_reg_1_0;
  reg  [8:0]       spec_cons_reg_1_1;
  reg  [8:0]       spec_cons_reg_1_2;
  reg  [8:0]       spec_cons_reg_1_3;
  reg  [8:0]       spec_cons_reg_2_0;
  reg  [8:0]       spec_cons_reg_2_1;
  reg  [8:0]       spec_cons_reg_2_2;
  reg  [8:0]       spec_cons_reg_2_3;
  reg  [8:0]       spec_cons_reg_3_0;
  reg  [8:0]       spec_cons_reg_3_1;
  reg  [8:0]       spec_cons_reg_3_2;
  reg  [8:0]       spec_cons_reg_3_3;
  reg  [8:0]       spec_cons_reg_4_0;
  reg  [8:0]       spec_cons_reg_4_1;
  reg  [8:0]       spec_cons_reg_4_2;
  reg  [8:0]       spec_cons_reg_4_3;
  wire [7:0]       sel_cons_0_0 = 8'(_GEN_0[63:56] + _qds_cons_io_m_neg_1[8:1]);
  wire [7:0]       sel_cons_0_1 = 8'(_GEN_0[63:56] + _qds_cons_io_m_neg_0[8:1]);
  wire [7:0]       sel_cons_0_2 = 8'(_GEN_0[63:56] + _qds_cons_io_m_pos_1[8:1]);
  wire [7:0]       sel_cons_0_3 = 8'(_GEN_0[63:56] + _qds_cons_io_m_pos_2[8:1]);
  wire [7:0]       sel_cons_1_0 = 8'(_GEN_0[64:57] + _qds_cons_io_m_neg_1[8:1]);
  wire [7:0]       sel_cons_1_1 = 8'(_GEN_0[64:57] + _qds_cons_io_m_neg_0[8:1]);
  wire [7:0]       sel_cons_1_2 = 8'(_GEN_0[64:57] + _qds_cons_io_m_pos_1[8:1]);
  wire [7:0]       sel_cons_1_3 = 8'(_GEN_0[64:57] + _qds_cons_io_m_pos_2[8:1]);
  wire [7:0]       sel_cons_3_0 = 8'(norm_d[64:57] + _qds_cons_io_m_neg_1[8:1]);
  wire [7:0]       sel_cons_3_1 = 8'(norm_d[64:57] + _qds_cons_io_m_neg_0[8:1]);
  wire [7:0]       sel_cons_3_2 = 8'(norm_d[64:57] + _qds_cons_io_m_pos_1[8:1]);
  wire [7:0]       sel_cons_3_3 = 8'(norm_d[64:57] + _qds_cons_io_m_pos_2[8:1]);
  wire [7:0]       sel_cons_4_0 = 8'(norm_d[63:56] + _qds_cons_io_m_neg_1[8:1]);
  wire [7:0]       sel_cons_4_1 = 8'(norm_d[63:56] + _qds_cons_io_m_neg_0[8:1]);
  wire [7:0]       sel_cons_4_2 = 8'(norm_d[63:56] + _qds_cons_io_m_pos_1[8:1]);
  wire [7:0]       sel_cons_4_3 = 8'(norm_d[63:56] + _qds_cons_io_m_pos_2[8:1]);
  reg  [63:0]      q_A_sign_c_reg;
  reg  [63:0]      q_B_sign_c_reg;
  reg  [69:0]      Bypass_final_rem_reg;
  reg  [69:0]      Bypass_final_rem_plus_d_reg;
  wire             adjust =
    (x_sign_reg
       ? (|Bypass_final_rem_reg) & ~(Bypass_final_rem_reg[69])
       : Bypass_final_rem_reg[69]) & ~early_finish_q;
  wire [69:0]      rem_adjust =
    adjust ? Bypass_final_rem_plus_d_reg : Bypass_final_rem_reg;
  wire [69:0]      rem_adjust_ralign =
    $signed($signed(rem_adjust) >>> 7'({1'h0, lzc_d_reg} + 7'h5));
  wire [69:0]      _GEN_1 = {4'h0, _early_rem_T ? {abs_x_reg, 2'h0} : 66'h0};
  wire             in_handshake = io_div_in_valid & stateReg[0];
  wire [3:0][63:0] _GEN_2 =
    {{io_dividend},
     {{{32{io_sign & io_dividend[31]}}, io_dividend[31:0]}},
     {{{48{io_sign & io_dividend[15]}}, io_dividend[15:0]}},
     {{{56{io_sign & io_dividend[7]}}, io_dividend[7:0]}}};
  wire [3:0][63:0] _GEN_3 =
    {{io_divisor},
     {{{32{io_sign & io_divisor[31]}}, io_divisor[31:0]}},
     {{{48{io_sign & io_divisor[15]}}, io_divisor[15:0]}},
     {{{56{io_sign & io_divisor[7]}}, io_divisor[7:0]}}};
  wire [3:0]       _GEN_4 =
    {{io_dividend[63]}, {io_dividend[31]}, {io_dividend[15]}, {io_dividend[7]}};
  wire             x_sign = io_sign & _GEN_4[io_sew];
  wire [3:0]       _GEN_5 =
    {{io_divisor[63]}, {io_divisor[31]}, {io_divisor[15]}, {io_divisor[7]}};
  wire             d_sign = io_sign & _GEN_5[io_sew];
  wire [63:0]      neg_x_q = 64'(64'h0 - (in_handshake ? _GEN_2[io_sew] : iter_q_A_reg));
  wire [63:0]      neg_d_q = 64'(64'h0 - (in_handshake ? _GEN_3[io_sew] : iter_q_B_reg));
  wire [5:0]       _x_enc_T_127 =
    abs_x_reg[63]
      ? 6'h0
      : abs_x_reg[62]
          ? 6'h1
          : abs_x_reg[61]
              ? 6'h2
              : abs_x_reg[60]
                  ? 6'h3
                  : abs_x_reg[59]
                      ? 6'h4
                      : abs_x_reg[58]
                          ? 6'h5
                          : abs_x_reg[57]
                              ? 6'h6
                              : abs_x_reg[56]
                                  ? 6'h7
                                  : abs_x_reg[55]
                                      ? 6'h8
                                      : abs_x_reg[54]
                                          ? 6'h9
                                          : abs_x_reg[53]
                                              ? 6'hA
                                              : abs_x_reg[52]
                                                  ? 6'hB
                                                  : abs_x_reg[51]
                                                      ? 6'hC
                                                      : abs_x_reg[50]
                                                          ? 6'hD
                                                          : abs_x_reg[49]
                                                              ? 6'hE
                                                              : abs_x_reg[48]
                                                                  ? 6'hF
                                                                  : abs_x_reg[47]
                                                                      ? 6'h10
                                                                      : abs_x_reg[46]
                                                                          ? 6'h11
                                                                          : abs_x_reg[45]
                                                                              ? 6'h12
                                                                              : abs_x_reg[44]
                                                                                  ? 6'h13
                                                                                  : abs_x_reg[43]
                                                                                      ? 6'h14
                                                                                      : abs_x_reg[42]
                                                                                          ? 6'h15
                                                                                          : abs_x_reg[41]
                                                                                              ? 6'h16
                                                                                              : abs_x_reg[40]
                                                                                                  ? 6'h17
                                                                                                  : abs_x_reg[39]
                                                                                                      ? 6'h18
                                                                                                      : abs_x_reg[38]
                                                                                                          ? 6'h19
                                                                                                          : abs_x_reg[37]
                                                                                                              ? 6'h1A
                                                                                                              : abs_x_reg[36]
                                                                                                                  ? 6'h1B
                                                                                                                  : abs_x_reg[35]
                                                                                                                      ? 6'h1C
                                                                                                                      : abs_x_reg[34]
                                                                                                                          ? 6'h1D
                                                                                                                          : abs_x_reg[33]
                                                                                                                              ? 6'h1E
                                                                                                                              : abs_x_reg[32]
                                                                                                                                  ? 6'h1F
                                                                                                                                  : abs_x_reg[31]
                                                                                                                                      ? 6'h20
                                                                                                                                      : abs_x_reg[30]
                                                                                                                                          ? 6'h21
                                                                                                                                          : abs_x_reg[29]
                                                                                                                                              ? 6'h22
                                                                                                                                              : abs_x_reg[28]
                                                                                                                                                  ? 6'h23
                                                                                                                                                  : abs_x_reg[27]
                                                                                                                                                      ? 6'h24
                                                                                                                                                      : abs_x_reg[26]
                                                                                                                                                          ? 6'h25
                                                                                                                                                          : abs_x_reg[25]
                                                                                                                                                              ? 6'h26
                                                                                                                                                              : abs_x_reg[24]
                                                                                                                                                                  ? 6'h27
                                                                                                                                                                  : abs_x_reg[23]
                                                                                                                                                                      ? 6'h28
                                                                                                                                                                      : abs_x_reg[22]
                                                                                                                                                                          ? 6'h29
                                                                                                                                                                          : abs_x_reg[21]
                                                                                                                                                                              ? 6'h2A
                                                                                                                                                                              : abs_x_reg[20]
                                                                                                                                                                                  ? 6'h2B
                                                                                                                                                                                  : abs_x_reg[19]
                                                                                                                                                                                      ? 6'h2C
                                                                                                                                                                                      : abs_x_reg[18]
                                                                                                                                                                                          ? 6'h2D
                                                                                                                                                                                          : abs_x_reg[17]
                                                                                                                                                                                              ? 6'h2E
                                                                                                                                                                                              : abs_x_reg[16]
                                                                                                                                                                                                  ? 6'h2F
                                                                                                                                                                                                  : abs_x_reg[15]
                                                                                                                                                                                                      ? 6'h30
                                                                                                                                                                                                      : abs_x_reg[14]
                                                                                                                                                                                                          ? 6'h31
                                                                                                                                                                                                          : abs_x_reg[13]
                                                                                                                                                                                                              ? 6'h32
                                                                                                                                                                                                              : abs_x_reg[12]
                                                                                                                                                                                                                  ? 6'h33
                                                                                                                                                                                                                  : abs_x_reg[11]
                                                                                                                                                                                                                      ? 6'h34
                                                                                                                                                                                                                      : abs_x_reg[10]
                                                                                                                                                                                                                          ? 6'h35
                                                                                                                                                                                                                          : abs_x_reg[9]
                                                                                                                                                                                                                              ? 6'h36
                                                                                                                                                                                                                              : abs_x_reg[8]
                                                                                                                                                                                                                                  ? 6'h37
                                                                                                                                                                                                                                  : abs_x_reg[7]
                                                                                                                                                                                                                                      ? 6'h38
                                                                                                                                                                                                                                      : abs_x_reg[6]
                                                                                                                                                                                                                                          ? 6'h39
                                                                                                                                                                                                                                          : abs_x_reg[5]
                                                                                                                                                                                                                                              ? 6'h3A
                                                                                                                                                                                                                                              : abs_x_reg[4]
                                                                                                                                                                                                                                                  ? 6'h3B
                                                                                                                                                                                                                                                  : abs_x_reg[3]
                                                                                                                                                                                                                                                      ? 6'h3C
                                                                                                                                                                                                                                                      : abs_x_reg[2]
                                                                                                                                                                                                                                                          ? 6'h3D
                                                                                                                                                                                                                                                          : {5'h1F,
                                                                                                                                                                                                                                                             ~(abs_x_reg[1])};
  wire [5:0]       _d_enc_T_127 =
    abs_d_reg[63]
      ? 6'h0
      : abs_d_reg[62]
          ? 6'h1
          : abs_d_reg[61]
              ? 6'h2
              : abs_d_reg[60]
                  ? 6'h3
                  : abs_d_reg[59]
                      ? 6'h4
                      : abs_d_reg[58]
                          ? 6'h5
                          : abs_d_reg[57]
                              ? 6'h6
                              : abs_d_reg[56]
                                  ? 6'h7
                                  : abs_d_reg[55]
                                      ? 6'h8
                                      : abs_d_reg[54]
                                          ? 6'h9
                                          : abs_d_reg[53]
                                              ? 6'hA
                                              : abs_d_reg[52]
                                                  ? 6'hB
                                                  : abs_d_reg[51]
                                                      ? 6'hC
                                                      : abs_d_reg[50]
                                                          ? 6'hD
                                                          : abs_d_reg[49]
                                                              ? 6'hE
                                                              : abs_d_reg[48]
                                                                  ? 6'hF
                                                                  : abs_d_reg[47]
                                                                      ? 6'h10
                                                                      : abs_d_reg[46]
                                                                          ? 6'h11
                                                                          : abs_d_reg[45]
                                                                              ? 6'h12
                                                                              : abs_d_reg[44]
                                                                                  ? 6'h13
                                                                                  : abs_d_reg[43]
                                                                                      ? 6'h14
                                                                                      : abs_d_reg[42]
                                                                                          ? 6'h15
                                                                                          : abs_d_reg[41]
                                                                                              ? 6'h16
                                                                                              : abs_d_reg[40]
                                                                                                  ? 6'h17
                                                                                                  : abs_d_reg[39]
                                                                                                      ? 6'h18
                                                                                                      : abs_d_reg[38]
                                                                                                          ? 6'h19
                                                                                                          : abs_d_reg[37]
                                                                                                              ? 6'h1A
                                                                                                              : abs_d_reg[36]
                                                                                                                  ? 6'h1B
                                                                                                                  : abs_d_reg[35]
                                                                                                                      ? 6'h1C
                                                                                                                      : abs_d_reg[34]
                                                                                                                          ? 6'h1D
                                                                                                                          : abs_d_reg[33]
                                                                                                                              ? 6'h1E
                                                                                                                              : abs_d_reg[32]
                                                                                                                                  ? 6'h1F
                                                                                                                                  : abs_d_reg[31]
                                                                                                                                      ? 6'h20
                                                                                                                                      : abs_d_reg[30]
                                                                                                                                          ? 6'h21
                                                                                                                                          : abs_d_reg[29]
                                                                                                                                              ? 6'h22
                                                                                                                                              : abs_d_reg[28]
                                                                                                                                                  ? 6'h23
                                                                                                                                                  : abs_d_reg[27]
                                                                                                                                                      ? 6'h24
                                                                                                                                                      : abs_d_reg[26]
                                                                                                                                                          ? 6'h25
                                                                                                                                                          : abs_d_reg[25]
                                                                                                                                                              ? 6'h26
                                                                                                                                                              : abs_d_reg[24]
                                                                                                                                                                  ? 6'h27
                                                                                                                                                                  : abs_d_reg[23]
                                                                                                                                                                      ? 6'h28
                                                                                                                                                                      : abs_d_reg[22]
                                                                                                                                                                          ? 6'h29
                                                                                                                                                                          : abs_d_reg[21]
                                                                                                                                                                              ? 6'h2A
                                                                                                                                                                              : abs_d_reg[20]
                                                                                                                                                                                  ? 6'h2B
                                                                                                                                                                                  : abs_d_reg[19]
                                                                                                                                                                                      ? 6'h2C
                                                                                                                                                                                      : abs_d_reg[18]
                                                                                                                                                                                          ? 6'h2D
                                                                                                                                                                                          : abs_d_reg[17]
                                                                                                                                                                                              ? 6'h2E
                                                                                                                                                                                              : abs_d_reg[16]
                                                                                                                                                                                                  ? 6'h2F
                                                                                                                                                                                                  : abs_d_reg[15]
                                                                                                                                                                                                      ? 6'h30
                                                                                                                                                                                                      : abs_d_reg[14]
                                                                                                                                                                                                          ? 6'h31
                                                                                                                                                                                                          : abs_d_reg[13]
                                                                                                                                                                                                              ? 6'h32
                                                                                                                                                                                                              : abs_d_reg[12]
                                                                                                                                                                                                                  ? 6'h33
                                                                                                                                                                                                                  : abs_d_reg[11]
                                                                                                                                                                                                                      ? 6'h34
                                                                                                                                                                                                                      : abs_d_reg[10]
                                                                                                                                                                                                                          ? 6'h35
                                                                                                                                                                                                                          : abs_d_reg[9]
                                                                                                                                                                                                                              ? 6'h36
                                                                                                                                                                                                                              : abs_d_reg[8]
                                                                                                                                                                                                                                  ? 6'h37
                                                                                                                                                                                                                                  : abs_d_reg[7]
                                                                                                                                                                                                                                      ? 6'h38
                                                                                                                                                                                                                                      : abs_d_reg[6]
                                                                                                                                                                                                                                          ? 6'h39
                                                                                                                                                                                                                                          : abs_d_reg[5]
                                                                                                                                                                                                                                              ? 6'h3A
                                                                                                                                                                                                                                              : abs_d_reg[4]
                                                                                                                                                                                                                                                  ? 6'h3B
                                                                                                                                                                                                                                                  : abs_d_reg[3]
                                                                                                                                                                                                                                                      ? 6'h3C
                                                                                                                                                                                                                                                      : abs_d_reg[2]
                                                                                                                                                                                                                                                          ? 6'h3D
                                                                                                                                                                                                                                                          : {5'h1F,
                                                                                                                                                                                                                                                             ~(abs_d_reg[1])};
  wire             zero_d = abs_d_reg == 64'h0;
  wire [69:0]      _Bypass_final_rem_plus_d_T_9 = 70'(iterB_reg_0 + iterB_reg_1);
  wire [126:0]     _norm_x_part_T_2 =
    {63'h0, abs_x_reg} << {121'h0, _x_enc_T_127[5:2], 2'h0};
  wire [126:0]     _norm_d_part_T_2 =
    {63'h0, abs_d_reg} << {121'h0, _d_enc_T_127[5:2], 2'h0};
  wire [69:0]      _GEN_6 =
    {56'h0,
     abs_x_reg == 64'h0,
     _x_enc_T_127[1:0],
     zero_d,
     &_d_enc_T_127,
     _d_enc_T_127[1:0],
     7'({1'h0, _d_enc_T_127} - {1'h0, _x_enc_T_127})};
  always @(posedge clock) begin
    if (reset)
      stateReg <= 6'h1;
    else if (io_flush)
      stateReg <= 6'h1;
    else if (stateReg == 6'h1) begin
      if (in_handshake)
        stateReg <= 6'h2;
    end
    else if (stateReg == 6'h2)
      stateReg <= 6'h4;
    else if (stateReg == 6'h4)
      stateReg <= early_finish ? 6'h10 : 6'h8;
    else if (stateReg == 6'h8)
      stateReg <= (|iter_num_reg) ? 6'h8 : 6'h10;
    else if (stateReg == 6'h10)
      stateReg <= 6'h20;
    else if (stateReg == 6'h20 & io_div_out_ready)
      stateReg <= 6'h1;
    if (stateReg[1])
      x_sign_reg <= x_sign;
    if (stateReg[1] | stateReg[2] | stateReg[3])
      iter_q_A_reg <=
        stateReg[1]
          ? _norm_x_part_T_2[63:0]
          : stateReg[2]
              ? (~early_finish | iterB_reg_0[6]
                   ? 64'h0
                   : iterB_reg_0[10] ? 64'hFFFFFFFFFFFFFFFF : abs_x_reg)
              : _IterBlock_io_nxt_q_A;
    if (stateReg[1] | stateReg[2] | stateReg[3])
      iter_q_B_reg <=
        stateReg[1]
          ? _norm_d_part_T_2[63:0]
          : stateReg[2] ? 64'h0 : _IterBlock_io_nxt_q_B;
    if (stateReg[2] | stateReg[3]) begin
      sel_reg_0_0 <= stateReg[2] ? _w_align_init_0_T_9[69:62] : _IterBlock_io_nxt_sel_0_0;
      sel_reg_0_1 <= stateReg[2] ? _qds_cons_io_m_neg_1[8:1] : _IterBlock_io_nxt_sel_0_1;
      sel_reg_1_0 <= stateReg[2] ? _w_align_init_0_T_9[69:62] : _IterBlock_io_nxt_sel_1_0;
      sel_reg_1_1 <= stateReg[2] ? _qds_cons_io_m_neg_0[8:1] : _IterBlock_io_nxt_sel_1_1;
      sel_reg_2_0 <= stateReg[2] ? _w_align_init_0_T_9[69:62] : _IterBlock_io_nxt_sel_2_0;
      sel_reg_2_1 <= stateReg[2] ? _qds_cons_io_m_pos_1[8:1] : _IterBlock_io_nxt_sel_2_1;
      sel_reg_3_0 <= stateReg[2] ? _w_align_init_0_T_9[69:62] : _IterBlock_io_nxt_sel_3_0;
      sel_reg_3_1 <= stateReg[2] ? _qds_cons_io_m_pos_2[8:1] : _IterBlock_io_nxt_sel_3_1;
    end
    if (stateReg[2] | stateReg[3]) begin
      spec_reg_0_0_0 <=
        stateReg[2] ? _w_align_init_0_T_9[67:59] : _IterBlock_io_nxt_spec_0_0_0;
      spec_reg_0_0_1 <= stateReg[2] ? {sel_cons_0_0, 1'h0} : _IterBlock_io_nxt_spec_0_0_1;
      spec_reg_0_1_0 <=
        stateReg[2] ? _w_align_init_0_T_9[67:59] : _IterBlock_io_nxt_spec_0_1_0;
      spec_reg_0_1_1 <= stateReg[2] ? {sel_cons_0_1, 1'h0} : _IterBlock_io_nxt_spec_0_1_1;
      spec_reg_0_2_0 <=
        stateReg[2] ? _w_align_init_0_T_9[67:59] : _IterBlock_io_nxt_spec_0_2_0;
      spec_reg_0_2_1 <= stateReg[2] ? {sel_cons_0_2, 1'h0} : _IterBlock_io_nxt_spec_0_2_1;
      spec_reg_0_3_0 <=
        stateReg[2] ? _w_align_init_0_T_9[67:59] : _IterBlock_io_nxt_spec_0_3_0;
      spec_reg_0_3_1 <= stateReg[2] ? {sel_cons_0_3, 1'h0} : _IterBlock_io_nxt_spec_0_3_1;
      spec_reg_1_0_0 <=
        stateReg[2] ? _w_align_init_0_T_9[67:59] : _IterBlock_io_nxt_spec_1_0_0;
      spec_reg_1_0_1 <= stateReg[2] ? {sel_cons_1_0, 1'h0} : _IterBlock_io_nxt_spec_1_0_1;
      spec_reg_1_1_0 <=
        stateReg[2] ? _w_align_init_0_T_9[67:59] : _IterBlock_io_nxt_spec_1_1_0;
      spec_reg_1_1_1 <= stateReg[2] ? {sel_cons_1_1, 1'h0} : _IterBlock_io_nxt_spec_1_1_1;
      spec_reg_1_2_0 <=
        stateReg[2] ? _w_align_init_0_T_9[67:59] : _IterBlock_io_nxt_spec_1_2_0;
      spec_reg_1_2_1 <= stateReg[2] ? {sel_cons_1_2, 1'h0} : _IterBlock_io_nxt_spec_1_2_1;
      spec_reg_1_3_0 <=
        stateReg[2] ? _w_align_init_0_T_9[67:59] : _IterBlock_io_nxt_spec_1_3_0;
      spec_reg_1_3_1 <= stateReg[2] ? {sel_cons_1_3, 1'h0} : _IterBlock_io_nxt_spec_1_3_1;
      spec_reg_2_0_0 <=
        stateReg[2] ? _w_align_init_0_T_9[67:59] : _IterBlock_io_nxt_spec_2_0_0;
      spec_reg_2_0_1 <=
        stateReg[2] ? {_qds_cons_io_m_neg_1[8:1], 1'h0} : _IterBlock_io_nxt_spec_2_0_1;
      spec_reg_2_1_0 <=
        stateReg[2] ? _w_align_init_0_T_9[67:59] : _IterBlock_io_nxt_spec_2_1_0;
      spec_reg_2_1_1 <=
        stateReg[2] ? {_qds_cons_io_m_neg_0[8:1], 1'h0} : _IterBlock_io_nxt_spec_2_1_1;
      spec_reg_2_2_0 <=
        stateReg[2] ? _w_align_init_0_T_9[67:59] : _IterBlock_io_nxt_spec_2_2_0;
      spec_reg_2_2_1 <=
        stateReg[2] ? {_qds_cons_io_m_pos_1[8:1], 1'h0} : _IterBlock_io_nxt_spec_2_2_1;
      spec_reg_2_3_0 <=
        stateReg[2] ? _w_align_init_0_T_9[67:59] : _IterBlock_io_nxt_spec_2_3_0;
      spec_reg_2_3_1 <=
        stateReg[2] ? {_qds_cons_io_m_pos_2[8:1], 1'h0} : _IterBlock_io_nxt_spec_2_3_1;
      spec_reg_3_0_0 <=
        stateReg[2] ? _w_align_init_0_T_9[67:59] : _IterBlock_io_nxt_spec_3_0_0;
      spec_reg_3_0_1 <= stateReg[2] ? {sel_cons_3_0, 1'h0} : _IterBlock_io_nxt_spec_3_0_1;
      spec_reg_3_1_0 <=
        stateReg[2] ? _w_align_init_0_T_9[67:59] : _IterBlock_io_nxt_spec_3_1_0;
      spec_reg_3_1_1 <= stateReg[2] ? {sel_cons_3_1, 1'h0} : _IterBlock_io_nxt_spec_3_1_1;
      spec_reg_3_2_0 <=
        stateReg[2] ? _w_align_init_0_T_9[67:59] : _IterBlock_io_nxt_spec_3_2_0;
      spec_reg_3_2_1 <= stateReg[2] ? {sel_cons_3_2, 1'h0} : _IterBlock_io_nxt_spec_3_2_1;
      spec_reg_3_3_0 <=
        stateReg[2] ? _w_align_init_0_T_9[67:59] : _IterBlock_io_nxt_spec_3_3_0;
      spec_reg_3_3_1 <= stateReg[2] ? {sel_cons_3_3, 1'h0} : _IterBlock_io_nxt_spec_3_3_1;
      spec_reg_4_0_0 <=
        stateReg[2] ? _w_align_init_0_T_9[67:59] : _IterBlock_io_nxt_spec_4_0_0;
      spec_reg_4_0_1 <= stateReg[2] ? {sel_cons_4_0, 1'h0} : _IterBlock_io_nxt_spec_4_0_1;
      spec_reg_4_1_0 <=
        stateReg[2] ? _w_align_init_0_T_9[67:59] : _IterBlock_io_nxt_spec_4_1_0;
      spec_reg_4_1_1 <= stateReg[2] ? {sel_cons_4_1, 1'h0} : _IterBlock_io_nxt_spec_4_1_1;
      spec_reg_4_2_0 <=
        stateReg[2] ? _w_align_init_0_T_9[67:59] : _IterBlock_io_nxt_spec_4_2_0;
      spec_reg_4_2_1 <= stateReg[2] ? {sel_cons_4_2, 1'h0} : _IterBlock_io_nxt_spec_4_2_1;
      spec_reg_4_3_0 <=
        stateReg[2] ? _w_align_init_0_T_9[67:59] : _IterBlock_io_nxt_spec_4_3_0;
      spec_reg_4_3_1 <= stateReg[2] ? {sel_cons_4_3, 1'h0} : _IterBlock_io_nxt_spec_4_3_1;
    end
    if (stateReg[1] | stateReg[2] | stateReg[3]) begin
      if (stateReg[1])
        iterB_reg_0 <= _GEN_6;
      else if (stateReg[2]) begin
        if (early_finish)
          iterB_reg_0 <= _GEN_1;
        else
          iterB_reg_0 <= _w_align_init_0_T_9;
      end
      else
        iterB_reg_0 <= _IterBlock_io_nxt_iterB_0;
      iterB_reg_1 <=
        stateReg[1]
          ? _GEN_6
          : stateReg[2] ? (early_finish ? _GEN_1 : 70'h0) : _IterBlock_io_nxt_iterB_1;
    end
    if (in_handshake) begin
      abs_x_reg <= x_sign ? neg_x_q : _GEN_2[io_sew];
      abs_d_reg <= d_sign ? neg_d_q : _GEN_3[io_sew];
    end
    if (stateReg[1])
      lzc_d_reg <= _d_enc_T_127;
    if (stateReg[1])
      zero_d_reg <= zero_d;
    if (stateReg[1])
      q_sign_reg <= x_sign ^ d_sign;
    if (stateReg[2])
      early_finish_q <= early_finish;
    if (stateReg[2] | stateReg[3]) begin
      if (stateReg[2])
        iter_num_reg <= 4'(iterB_reg_0[5:2] + {3'h0, &(iterB_reg_0[1:0])});
      else
        iter_num_reg <= 4'(iter_num_reg - 4'h1);
    end
    if (stateReg[2]) begin
      iter_cons_reg_0 <= {_GEN_0[65:0], 4'h0};
      iter_cons_reg_1 <= {_GEN_0, 3'h0};
      iter_cons_reg_3 <= {norm_d, 3'h0};
      iter_cons_reg_4 <= {norm_d[65:0], 4'h0};
    end
    if (stateReg[2]) begin
      spec_r2ud_reg_0 <= _GEN_0[61:51];
      spec_r2ud_reg_1 <= _GEN_0[62:52];
      spec_r2ud_reg_3 <= norm_d[62:52];
      spec_r2ud_reg_4 <= norm_d[61:51];
    end
    if (stateReg[2]) begin
      d_trunc_reg_0 <= _GEN_0[63:55];
      d_trunc_reg_1 <= _GEN_0[64:56];
      d_trunc_reg_2 <= norm_d[64:56];
      d_trunc_reg_3 <= norm_d[63:55];
    end
    if (stateReg[2]) begin
      sel_cons_reg_0_0 <= sel_cons_0_0;
      sel_cons_reg_0_1 <= sel_cons_0_1;
      sel_cons_reg_0_2 <= sel_cons_0_2;
      sel_cons_reg_0_3 <= sel_cons_0_3;
      sel_cons_reg_1_0 <= sel_cons_1_0;
      sel_cons_reg_1_1 <= sel_cons_1_1;
      sel_cons_reg_1_2 <= sel_cons_1_2;
      sel_cons_reg_1_3 <= sel_cons_1_3;
      sel_cons_reg_2_0 <= _qds_cons_io_m_neg_1[8:1];
      sel_cons_reg_2_1 <= _qds_cons_io_m_neg_0[8:1];
      sel_cons_reg_2_2 <= _qds_cons_io_m_pos_1[8:1];
      sel_cons_reg_2_3 <= _qds_cons_io_m_pos_2[8:1];
      sel_cons_reg_3_0 <= sel_cons_3_0;
      sel_cons_reg_3_1 <= sel_cons_3_1;
      sel_cons_reg_3_2 <= sel_cons_3_2;
      sel_cons_reg_3_3 <= sel_cons_3_3;
      sel_cons_reg_4_0 <= sel_cons_4_0;
      sel_cons_reg_4_1 <= sel_cons_4_1;
      sel_cons_reg_4_2 <= sel_cons_4_2;
      sel_cons_reg_4_3 <= sel_cons_4_3;
    end
    if (stateReg[2]) begin
      spec_cons_reg_0_0 <= 9'(_GEN_0[61:53] + _qds_cons_io_m_neg_1);
      spec_cons_reg_0_1 <= 9'(_GEN_0[61:53] + _qds_cons_io_m_neg_0);
      spec_cons_reg_0_2 <= 9'(_GEN_0[61:53] + _qds_cons_io_m_pos_1);
      spec_cons_reg_0_3 <= 9'(_GEN_0[61:53] + _qds_cons_io_m_pos_2);
      spec_cons_reg_1_0 <= 9'(_GEN_0[62:54] + _qds_cons_io_m_neg_1);
      spec_cons_reg_1_1 <= 9'(_GEN_0[62:54] + _qds_cons_io_m_neg_0);
      spec_cons_reg_1_2 <= 9'(_GEN_0[62:54] + _qds_cons_io_m_pos_1);
      spec_cons_reg_1_3 <= 9'(_GEN_0[62:54] + _qds_cons_io_m_pos_2);
      spec_cons_reg_2_0 <= _qds_cons_io_m_neg_1;
      spec_cons_reg_2_1 <= _qds_cons_io_m_neg_0;
      spec_cons_reg_2_2 <= _qds_cons_io_m_pos_1;
      spec_cons_reg_2_3 <= _qds_cons_io_m_pos_2;
      spec_cons_reg_3_0 <= 9'(norm_d[62:54] + _qds_cons_io_m_neg_1);
      spec_cons_reg_3_1 <= 9'(norm_d[62:54] + _qds_cons_io_m_neg_0);
      spec_cons_reg_3_2 <= 9'(norm_d[62:54] + _qds_cons_io_m_pos_1);
      spec_cons_reg_3_3 <= 9'(norm_d[62:54] + _qds_cons_io_m_pos_2);
      spec_cons_reg_4_0 <= 9'(norm_d[61:53] + _qds_cons_io_m_neg_1);
      spec_cons_reg_4_1 <= 9'(norm_d[61:53] + _qds_cons_io_m_neg_0);
      spec_cons_reg_4_2 <= 9'(norm_d[61:53] + _qds_cons_io_m_pos_1);
      spec_cons_reg_4_3 <= 9'(norm_d[61:53] + _qds_cons_io_m_pos_2);
    end
    if (stateReg[4])
      q_A_sign_c_reg <= q_sign_reg & ~zero_d_reg ? neg_x_q : iter_q_A_reg;
    if (stateReg[4])
      q_B_sign_c_reg <= q_sign_reg & ~zero_d_reg ? neg_d_q : iter_q_B_reg;
    if (stateReg[4])
      Bypass_final_rem_reg <=
        x_sign_reg
          ? 70'(~iterB_reg_0 + 70'(~iterB_reg_1 + 70'h2))
          : _Bypass_final_rem_plus_d_T_9;
    if (stateReg[4])
      Bypass_final_rem_plus_d_reg <=
        x_sign_reg
          ? 70'(70'(~iterB_reg_0 + ~iterB_reg_1)
                + 70'({iter_cons_reg_1[67:0], 2'h0} + 70'h2))
          : 70'(_Bypass_final_rem_plus_d_T_9 + {iter_cons_reg_3[67:0], 2'h0});
  end // always @(posedge)
  SRT4qdsCons qds_cons (
    .io_d_trunc_3 (norm_d[62:60]),
    .io_m_neg_1   (_qds_cons_io_m_neg_1),
    .io_m_neg_0   (_qds_cons_io_m_neg_0),
    .io_m_pos_1   (_qds_cons_io_m_pos_1),
    .io_m_pos_2   (_qds_cons_io_m_pos_2)
  );
  IterBlock_v4_6 IterBlock (
    .io_Sel_cons_0_0   (sel_cons_reg_0_0),
    .io_Sel_cons_0_1   (sel_cons_reg_0_1),
    .io_Sel_cons_0_2   (sel_cons_reg_0_2),
    .io_Sel_cons_0_3   (sel_cons_reg_0_3),
    .io_Sel_cons_1_0   (sel_cons_reg_1_0),
    .io_Sel_cons_1_1   (sel_cons_reg_1_1),
    .io_Sel_cons_1_2   (sel_cons_reg_1_2),
    .io_Sel_cons_1_3   (sel_cons_reg_1_3),
    .io_Sel_cons_2_0   (sel_cons_reg_2_0),
    .io_Sel_cons_2_1   (sel_cons_reg_2_1),
    .io_Sel_cons_2_2   (sel_cons_reg_2_2),
    .io_Sel_cons_2_3   (sel_cons_reg_2_3),
    .io_Sel_cons_3_0   (sel_cons_reg_3_0),
    .io_Sel_cons_3_1   (sel_cons_reg_3_1),
    .io_Sel_cons_3_2   (sel_cons_reg_3_2),
    .io_Sel_cons_3_3   (sel_cons_reg_3_3),
    .io_Sel_cons_4_0   (sel_cons_reg_4_0),
    .io_Sel_cons_4_1   (sel_cons_reg_4_1),
    .io_Sel_cons_4_2   (sel_cons_reg_4_2),
    .io_Sel_cons_4_3   (sel_cons_reg_4_3),
    .io_Spec_cons_0_0  (spec_cons_reg_0_0),
    .io_Spec_cons_0_1  (spec_cons_reg_0_1),
    .io_Spec_cons_0_2  (spec_cons_reg_0_2),
    .io_Spec_cons_0_3  (spec_cons_reg_0_3),
    .io_Spec_cons_1_0  (spec_cons_reg_1_0),
    .io_Spec_cons_1_1  (spec_cons_reg_1_1),
    .io_Spec_cons_1_2  (spec_cons_reg_1_2),
    .io_Spec_cons_1_3  (spec_cons_reg_1_3),
    .io_Spec_cons_2_0  (spec_cons_reg_2_0),
    .io_Spec_cons_2_1  (spec_cons_reg_2_1),
    .io_Spec_cons_2_2  (spec_cons_reg_2_2),
    .io_Spec_cons_2_3  (spec_cons_reg_2_3),
    .io_Spec_cons_3_0  (spec_cons_reg_3_0),
    .io_Spec_cons_3_1  (spec_cons_reg_3_1),
    .io_Spec_cons_3_2  (spec_cons_reg_3_2),
    .io_Spec_cons_3_3  (spec_cons_reg_3_3),
    .io_Spec_cons_4_0  (spec_cons_reg_4_0),
    .io_Spec_cons_4_1  (spec_cons_reg_4_1),
    .io_Spec_cons_4_2  (spec_cons_reg_4_2),
    .io_Spec_cons_4_3  (spec_cons_reg_4_3),
    .io_iter_cons_0    (iter_cons_reg_0),
    .io_iter_cons_1    (iter_cons_reg_1),
    .io_iter_cons_3    (iter_cons_reg_3),
    .io_iter_cons_4    (iter_cons_reg_4),
    .io_d_trunc_0      (d_trunc_reg_0),
    .io_d_trunc_1      (d_trunc_reg_1),
    .io_d_trunc_2      (d_trunc_reg_2),
    .io_d_trunc_3      (d_trunc_reg_3),
    .io_spec_r2ud_0    (spec_r2ud_reg_0),
    .io_spec_r2ud_1    (spec_r2ud_reg_1),
    .io_spec_r2ud_3    (spec_r2ud_reg_3),
    .io_spec_r2ud_4    (spec_r2ud_reg_4),
    .io_pre_q_A        (iter_q_A_reg),
    .io_pre_q_B        (iter_q_B_reg),
    .io_nxt_q_A        (_IterBlock_io_nxt_q_A),
    .io_nxt_q_B        (_IterBlock_io_nxt_q_B),
    .io_pre_sel_0_0    (sel_reg_0_0),
    .io_pre_sel_0_1    (sel_reg_0_1),
    .io_pre_sel_1_0    (sel_reg_1_0),
    .io_pre_sel_1_1    (sel_reg_1_1),
    .io_pre_sel_2_0    (sel_reg_2_0),
    .io_pre_sel_2_1    (sel_reg_2_1),
    .io_pre_sel_3_0    (sel_reg_3_0),
    .io_pre_sel_3_1    (sel_reg_3_1),
    .io_nxt_sel_0_0    (_IterBlock_io_nxt_sel_0_0),
    .io_nxt_sel_0_1    (_IterBlock_io_nxt_sel_0_1),
    .io_nxt_sel_1_0    (_IterBlock_io_nxt_sel_1_0),
    .io_nxt_sel_1_1    (_IterBlock_io_nxt_sel_1_1),
    .io_nxt_sel_2_0    (_IterBlock_io_nxt_sel_2_0),
    .io_nxt_sel_2_1    (_IterBlock_io_nxt_sel_2_1),
    .io_nxt_sel_3_0    (_IterBlock_io_nxt_sel_3_0),
    .io_nxt_sel_3_1    (_IterBlock_io_nxt_sel_3_1),
    .io_pre_spec_0_0_0 (spec_reg_0_0_0),
    .io_pre_spec_0_0_1 (spec_reg_0_0_1),
    .io_pre_spec_0_1_0 (spec_reg_0_1_0),
    .io_pre_spec_0_1_1 (spec_reg_0_1_1),
    .io_pre_spec_0_2_0 (spec_reg_0_2_0),
    .io_pre_spec_0_2_1 (spec_reg_0_2_1),
    .io_pre_spec_0_3_0 (spec_reg_0_3_0),
    .io_pre_spec_0_3_1 (spec_reg_0_3_1),
    .io_pre_spec_1_0_0 (spec_reg_1_0_0),
    .io_pre_spec_1_0_1 (spec_reg_1_0_1),
    .io_pre_spec_1_1_0 (spec_reg_1_1_0),
    .io_pre_spec_1_1_1 (spec_reg_1_1_1),
    .io_pre_spec_1_2_0 (spec_reg_1_2_0),
    .io_pre_spec_1_2_1 (spec_reg_1_2_1),
    .io_pre_spec_1_3_0 (spec_reg_1_3_0),
    .io_pre_spec_1_3_1 (spec_reg_1_3_1),
    .io_pre_spec_2_0_0 (spec_reg_2_0_0),
    .io_pre_spec_2_0_1 (spec_reg_2_0_1),
    .io_pre_spec_2_1_0 (spec_reg_2_1_0),
    .io_pre_spec_2_1_1 (spec_reg_2_1_1),
    .io_pre_spec_2_2_0 (spec_reg_2_2_0),
    .io_pre_spec_2_2_1 (spec_reg_2_2_1),
    .io_pre_spec_2_3_0 (spec_reg_2_3_0),
    .io_pre_spec_2_3_1 (spec_reg_2_3_1),
    .io_pre_spec_3_0_0 (spec_reg_3_0_0),
    .io_pre_spec_3_0_1 (spec_reg_3_0_1),
    .io_pre_spec_3_1_0 (spec_reg_3_1_0),
    .io_pre_spec_3_1_1 (spec_reg_3_1_1),
    .io_pre_spec_3_2_0 (spec_reg_3_2_0),
    .io_pre_spec_3_2_1 (spec_reg_3_2_1),
    .io_pre_spec_3_3_0 (spec_reg_3_3_0),
    .io_pre_spec_3_3_1 (spec_reg_3_3_1),
    .io_pre_spec_4_0_0 (spec_reg_4_0_0),
    .io_pre_spec_4_0_1 (spec_reg_4_0_1),
    .io_pre_spec_4_1_0 (spec_reg_4_1_0),
    .io_pre_spec_4_1_1 (spec_reg_4_1_1),
    .io_pre_spec_4_2_0 (spec_reg_4_2_0),
    .io_pre_spec_4_2_1 (spec_reg_4_2_1),
    .io_pre_spec_4_3_0 (spec_reg_4_3_0),
    .io_pre_spec_4_3_1 (spec_reg_4_3_1),
    .io_nxt_spec_0_0_0 (_IterBlock_io_nxt_spec_0_0_0),
    .io_nxt_spec_0_0_1 (_IterBlock_io_nxt_spec_0_0_1),
    .io_nxt_spec_0_1_0 (_IterBlock_io_nxt_spec_0_1_0),
    .io_nxt_spec_0_1_1 (_IterBlock_io_nxt_spec_0_1_1),
    .io_nxt_spec_0_2_0 (_IterBlock_io_nxt_spec_0_2_0),
    .io_nxt_spec_0_2_1 (_IterBlock_io_nxt_spec_0_2_1),
    .io_nxt_spec_0_3_0 (_IterBlock_io_nxt_spec_0_3_0),
    .io_nxt_spec_0_3_1 (_IterBlock_io_nxt_spec_0_3_1),
    .io_nxt_spec_1_0_0 (_IterBlock_io_nxt_spec_1_0_0),
    .io_nxt_spec_1_0_1 (_IterBlock_io_nxt_spec_1_0_1),
    .io_nxt_spec_1_1_0 (_IterBlock_io_nxt_spec_1_1_0),
    .io_nxt_spec_1_1_1 (_IterBlock_io_nxt_spec_1_1_1),
    .io_nxt_spec_1_2_0 (_IterBlock_io_nxt_spec_1_2_0),
    .io_nxt_spec_1_2_1 (_IterBlock_io_nxt_spec_1_2_1),
    .io_nxt_spec_1_3_0 (_IterBlock_io_nxt_spec_1_3_0),
    .io_nxt_spec_1_3_1 (_IterBlock_io_nxt_spec_1_3_1),
    .io_nxt_spec_2_0_0 (_IterBlock_io_nxt_spec_2_0_0),
    .io_nxt_spec_2_0_1 (_IterBlock_io_nxt_spec_2_0_1),
    .io_nxt_spec_2_1_0 (_IterBlock_io_nxt_spec_2_1_0),
    .io_nxt_spec_2_1_1 (_IterBlock_io_nxt_spec_2_1_1),
    .io_nxt_spec_2_2_0 (_IterBlock_io_nxt_spec_2_2_0),
    .io_nxt_spec_2_2_1 (_IterBlock_io_nxt_spec_2_2_1),
    .io_nxt_spec_2_3_0 (_IterBlock_io_nxt_spec_2_3_0),
    .io_nxt_spec_2_3_1 (_IterBlock_io_nxt_spec_2_3_1),
    .io_nxt_spec_3_0_0 (_IterBlock_io_nxt_spec_3_0_0),
    .io_nxt_spec_3_0_1 (_IterBlock_io_nxt_spec_3_0_1),
    .io_nxt_spec_3_1_0 (_IterBlock_io_nxt_spec_3_1_0),
    .io_nxt_spec_3_1_1 (_IterBlock_io_nxt_spec_3_1_1),
    .io_nxt_spec_3_2_0 (_IterBlock_io_nxt_spec_3_2_0),
    .io_nxt_spec_3_2_1 (_IterBlock_io_nxt_spec_3_2_1),
    .io_nxt_spec_3_3_0 (_IterBlock_io_nxt_spec_3_3_0),
    .io_nxt_spec_3_3_1 (_IterBlock_io_nxt_spec_3_3_1),
    .io_nxt_spec_4_0_0 (_IterBlock_io_nxt_spec_4_0_0),
    .io_nxt_spec_4_0_1 (_IterBlock_io_nxt_spec_4_0_1),
    .io_nxt_spec_4_1_0 (_IterBlock_io_nxt_spec_4_1_0),
    .io_nxt_spec_4_1_1 (_IterBlock_io_nxt_spec_4_1_1),
    .io_nxt_spec_4_2_0 (_IterBlock_io_nxt_spec_4_2_0),
    .io_nxt_spec_4_2_1 (_IterBlock_io_nxt_spec_4_2_1),
    .io_nxt_spec_4_3_0 (_IterBlock_io_nxt_spec_4_3_0),
    .io_nxt_spec_4_3_1 (_IterBlock_io_nxt_spec_4_3_1),
    .io_pre_iterB_0    (iterB_reg_0),
    .io_pre_iterB_1    (iterB_reg_1),
    .io_nxt_iterB_0    (_IterBlock_io_nxt_iterB_0),
    .io_nxt_iterB_1    (_IterBlock_io_nxt_iterB_1)
  );
  assign io_d_zero = zero_d_reg;
  assign io_div_out_valid = stateReg[5];
  assign io_div_out_q = adjust ? q_B_sign_c_reg : q_A_sign_c_reg;
  assign io_div_out_rem = early_finish_q ? rem_adjust[66:3] : rem_adjust_ralign[63:0];
endmodule

module VectorIdiv(
  input          clock,
  input          reset,
  input  [1:0]   io_sew,
  input          io_sign,
  input  [127:0] io_dividend_v,
  input  [127:0] io_divisor_v,
  input          io_flush,
  output [15:0]  io_d_zero,
  input          io_div_in_valid,
  output         io_div_in_ready,
  input          io_div_out_ready,
  output         io_div_out_valid,
  output [127:0] io_div_out_q_v,
  output [127:0] io_div_out_rem_v
);

  wire              __64bit_divide_1_io_d_zero;
  wire              __64bit_divide_1_io_div_out_valid;
  wire [63:0]       __64bit_divide_1_io_div_out_q;
  wire [63:0]       __64bit_divide_1_io_div_out_rem;
  wire              __64bit_divide_0_io_d_zero;
  wire              __64bit_divide_0_io_div_out_valid;
  wire [63:0]       __64bit_divide_0_io_div_out_q;
  wire [63:0]       __64bit_divide_0_io_div_out_rem;
  wire              __32bit_divide_1_io_d_zero;
  wire              __32bit_divide_1_io_div_out_valid;
  wire [31:0]       __32bit_divide_1_io_div_out_q;
  wire [31:0]       __32bit_divide_1_io_div_out_rem;
  wire              __32bit_divide_0_io_d_zero;
  wire              __32bit_divide_0_io_div_out_valid;
  wire [31:0]       __32bit_divide_0_io_div_out_q;
  wire [31:0]       __32bit_divide_0_io_div_out_rem;
  wire              __16bit_divide_3_io_d_zero;
  wire              __16bit_divide_3_io_div_out_valid;
  wire [15:0]       __16bit_divide_3_io_div_out_q;
  wire [15:0]       __16bit_divide_3_io_div_out_rem;
  wire              __16bit_divide_2_io_d_zero;
  wire              __16bit_divide_2_io_div_out_valid;
  wire [15:0]       __16bit_divide_2_io_div_out_q;
  wire [15:0]       __16bit_divide_2_io_div_out_rem;
  wire              __16bit_divide_1_io_d_zero;
  wire              __16bit_divide_1_io_div_out_valid;
  wire [15:0]       __16bit_divide_1_io_div_out_q;
  wire [15:0]       __16bit_divide_1_io_div_out_rem;
  wire              __16bit_divide_0_io_d_zero;
  wire              __16bit_divide_0_io_div_out_valid;
  wire [15:0]       __16bit_divide_0_io_div_out_q;
  wire [15:0]       __16bit_divide_0_io_div_out_rem;
  wire              __8bit_divide_7_io_d_zero;
  wire              __8bit_divide_7_io_div_out_valid;
  wire [7:0]        __8bit_divide_7_io_div_out_q;
  wire [7:0]        __8bit_divide_7_io_div_out_rem;
  wire              __8bit_divide_6_io_d_zero;
  wire              __8bit_divide_6_io_div_out_valid;
  wire [7:0]        __8bit_divide_6_io_div_out_q;
  wire [7:0]        __8bit_divide_6_io_div_out_rem;
  wire              __8bit_divide_5_io_d_zero;
  wire              __8bit_divide_5_io_div_out_valid;
  wire [7:0]        __8bit_divide_5_io_div_out_q;
  wire [7:0]        __8bit_divide_5_io_div_out_rem;
  wire              __8bit_divide_4_io_d_zero;
  wire              __8bit_divide_4_io_div_out_valid;
  wire [7:0]        __8bit_divide_4_io_div_out_q;
  wire [7:0]        __8bit_divide_4_io_div_out_rem;
  wire              __8bit_divide_3_io_d_zero;
  wire              __8bit_divide_3_io_div_out_valid;
  wire [7:0]        __8bit_divide_3_io_div_out_q;
  wire [7:0]        __8bit_divide_3_io_div_out_rem;
  wire              __8bit_divide_2_io_d_zero;
  wire              __8bit_divide_2_io_div_out_valid;
  wire [7:0]        __8bit_divide_2_io_div_out_q;
  wire [7:0]        __8bit_divide_2_io_div_out_rem;
  wire              __8bit_divide_1_io_d_zero;
  wire              __8bit_divide_1_io_div_out_valid;
  wire [7:0]        __8bit_divide_1_io_div_out_q;
  wire [7:0]        __8bit_divide_1_io_div_out_rem;
  wire              __8bit_divide_0_io_d_zero;
  wire              __8bit_divide_0_io_div_out_valid;
  wire [7:0]        __8bit_divide_0_io_div_out_q;
  wire [7:0]        __8bit_divide_0_io_div_out_rem;
  reg  [2:0]        stateReg;
  reg  [127:0]      x_reg;
  reg  [127:0]      d_reg;
  reg               sign_reg;
  reg  [1:0]        sew_reg;
  wire              _div_out_rem_result_T = sew_reg == 2'h0;
  wire              _div_out_rem_result_T_3 = sew_reg == 2'h1;
  wire [3:0][63:0]  _GEN =
    {{x_reg[63:0]},
     {{32'h0, x_reg[95:64]}},
     {{48'h0, x_reg[111:96]}},
     {{56'h0, x_reg[119:112]}}};
  wire [3:0][63:0]  _GEN_0 =
    {{d_reg[63:0]},
     {{32'h0, d_reg[95:64]}},
     {{48'h0, d_reg[111:96]}},
     {{56'h0, d_reg[119:112]}}};
  wire [3:0][63:0]  _GEN_1 =
    {{x_reg[127:64]},
     {{32'h0, x_reg[127:96]}},
     {{48'h0, x_reg[127:112]}},
     {{56'h0, x_reg[127:120]}}};
  wire [3:0][63:0]  _GEN_2 =
    {{d_reg[127:64]},
     {{32'h0, d_reg[127:96]}},
     {{48'h0, d_reg[127:112]}},
     {{56'h0, d_reg[127:120]}}};
  reg  [127:0]      div_out_q_result_reg;
  reg  [127:0]      div_out_rem_result_reg;
  reg  [15:0]       div_out_d_zero_result_reg;
  wire [3:0][127:0] _GEN_3 =
    {{{__64bit_divide_1_io_div_out_q, __64bit_divide_0_io_div_out_q}},
     {{__64bit_divide_1_io_div_out_q[31:0],
       __64bit_divide_0_io_div_out_q[31:0],
       __32bit_divide_1_io_div_out_q,
       __32bit_divide_0_io_div_out_q}},
     {{__64bit_divide_1_io_div_out_q[15:0],
       __64bit_divide_0_io_div_out_q[15:0],
       __32bit_divide_1_io_div_out_q[15:0],
       __32bit_divide_0_io_div_out_q[15:0],
       __16bit_divide_3_io_div_out_q,
       __16bit_divide_2_io_div_out_q,
       __16bit_divide_1_io_div_out_q,
       __16bit_divide_0_io_div_out_q}},
     {{__64bit_divide_1_io_div_out_q[7:0],
       __64bit_divide_0_io_div_out_q[7:0],
       __32bit_divide_1_io_div_out_q[7:0],
       __32bit_divide_0_io_div_out_q[7:0],
       __16bit_divide_3_io_div_out_q[7:0],
       __16bit_divide_2_io_div_out_q[7:0],
       __16bit_divide_1_io_div_out_q[7:0],
       __16bit_divide_0_io_div_out_q[7:0],
       __8bit_divide_7_io_div_out_q,
       __8bit_divide_6_io_div_out_q,
       __8bit_divide_5_io_div_out_q,
       __8bit_divide_4_io_div_out_q,
       __8bit_divide_3_io_div_out_q,
       __8bit_divide_2_io_div_out_q,
       __8bit_divide_1_io_div_out_q,
       __8bit_divide_0_io_div_out_q}}};
  wire [3:0][127:0] _GEN_4 =
    {{{__64bit_divide_1_io_div_out_rem, __64bit_divide_0_io_div_out_rem}},
     {{__64bit_divide_1_io_div_out_rem[31:0],
       __64bit_divide_0_io_div_out_rem[31:0],
       __32bit_divide_1_io_div_out_rem,
       __32bit_divide_0_io_div_out_rem}},
     {{__64bit_divide_1_io_div_out_rem[15:0],
       __64bit_divide_0_io_div_out_rem[15:0],
       __32bit_divide_1_io_div_out_rem[15:0],
       __32bit_divide_0_io_div_out_rem[15:0],
       __16bit_divide_3_io_div_out_rem,
       __16bit_divide_2_io_div_out_rem,
       __16bit_divide_1_io_div_out_rem,
       __16bit_divide_0_io_div_out_rem}},
     {{__64bit_divide_1_io_div_out_rem[7:0],
       __64bit_divide_0_io_div_out_rem[7:0],
       __32bit_divide_1_io_div_out_rem[7:0],
       __32bit_divide_0_io_div_out_rem[7:0],
       __16bit_divide_3_io_div_out_rem[7:0],
       __16bit_divide_2_io_div_out_rem[7:0],
       __16bit_divide_1_io_div_out_rem[7:0],
       __16bit_divide_0_io_div_out_rem[7:0],
       __8bit_divide_7_io_div_out_rem,
       __8bit_divide_6_io_div_out_rem,
       __8bit_divide_5_io_div_out_rem,
       __8bit_divide_4_io_div_out_rem,
       __8bit_divide_3_io_div_out_rem,
       __8bit_divide_2_io_div_out_rem,
       __8bit_divide_1_io_div_out_rem,
       __8bit_divide_0_io_div_out_rem}}};
  wire [3:0][15:0]  _GEN_5 =
    {{{14'h0, __64bit_divide_1_io_d_zero, __64bit_divide_0_io_d_zero}},
     {{12'h0,
       __64bit_divide_1_io_d_zero,
       __64bit_divide_0_io_d_zero,
       __32bit_divide_1_io_d_zero,
       __32bit_divide_0_io_d_zero}},
     {{8'h0,
       __64bit_divide_1_io_d_zero,
       __64bit_divide_0_io_d_zero,
       __32bit_divide_1_io_d_zero,
       __32bit_divide_0_io_d_zero,
       __16bit_divide_3_io_d_zero,
       __16bit_divide_2_io_d_zero,
       __16bit_divide_1_io_d_zero,
       __16bit_divide_0_io_d_zero}},
     {{__64bit_divide_1_io_d_zero,
       __64bit_divide_0_io_d_zero,
       __32bit_divide_1_io_d_zero,
       __32bit_divide_0_io_d_zero,
       __16bit_divide_3_io_d_zero,
       __16bit_divide_2_io_d_zero,
       __16bit_divide_1_io_d_zero,
       __16bit_divide_0_io_d_zero,
       __8bit_divide_7_io_d_zero,
       __8bit_divide_6_io_d_zero,
       __8bit_divide_5_io_d_zero,
       __8bit_divide_4_io_d_zero,
       __8bit_divide_3_io_d_zero,
       __8bit_divide_2_io_d_zero,
       __8bit_divide_1_io_d_zero,
       __8bit_divide_0_io_d_zero}}};
  wire              in_handshake = io_div_in_valid & stateReg[0];
  always @(posedge clock) begin
    if (reset)
      stateReg <= 3'h1;
    else if (io_flush)
      stateReg <= 3'h1;
    else if (stateReg == 3'h1) begin
      if (in_handshake)
        stateReg <= 3'h2;
    end
    else if (stateReg == 3'h2)
      stateReg <=
        __8bit_divide_0_io_div_out_valid & __8bit_divide_1_io_div_out_valid
        & __8bit_divide_2_io_div_out_valid & __8bit_divide_3_io_div_out_valid
        & __8bit_divide_4_io_div_out_valid & __8bit_divide_5_io_div_out_valid
        & __8bit_divide_6_io_div_out_valid & __8bit_divide_7_io_div_out_valid
        & __16bit_divide_0_io_div_out_valid & __16bit_divide_1_io_div_out_valid
        & __16bit_divide_2_io_div_out_valid & __16bit_divide_3_io_div_out_valid
        & __32bit_divide_0_io_div_out_valid & __32bit_divide_1_io_div_out_valid
        & __64bit_divide_0_io_div_out_valid & __64bit_divide_1_io_div_out_valid
          ? 3'h4
          : 3'h2;
    else if (stateReg == 3'h4 & stateReg[2] & io_div_out_ready)
      stateReg <= 3'h1;
    if (in_handshake) begin
      x_reg <= io_dividend_v;
      d_reg <= io_divisor_v;
      sign_reg <= io_sign;
      sew_reg <= io_sew;
    end
    if (stateReg[1])
      div_out_q_result_reg <= _GEN_3[sew_reg];
    if (stateReg[1])
      div_out_rem_result_reg <= _GEN_4[sew_reg];
    if (stateReg[1])
      div_out_d_zero_result_reg <= _GEN_5[sew_reg];
  end // always @(posedge)
  I8DivNr4 _8bit_divide_0 (
    .clock            (clock),
    .reset            (reset),
    .io_sign          (sign_reg),
    .io_dividend      (x_reg[7:0]),
    .io_divisor       (d_reg[7:0]),
    .io_flush         (io_flush),
    .io_d_zero        (__8bit_divide_0_io_d_zero),
    .io_div_in_valid  (stateReg[1]),
    .io_div_out_ready (stateReg[2]),
    .io_div_out_valid (__8bit_divide_0_io_div_out_valid),
    .io_div_out_q     (__8bit_divide_0_io_div_out_q),
    .io_div_out_rem   (__8bit_divide_0_io_div_out_rem)
  );
  I8DivNr4 _8bit_divide_1 (
    .clock            (clock),
    .reset            (reset),
    .io_sign          (sign_reg),
    .io_dividend      (x_reg[15:8]),
    .io_divisor       (d_reg[15:8]),
    .io_flush         (io_flush),
    .io_d_zero        (__8bit_divide_1_io_d_zero),
    .io_div_in_valid  (stateReg[1]),
    .io_div_out_ready (stateReg[2]),
    .io_div_out_valid (__8bit_divide_1_io_div_out_valid),
    .io_div_out_q     (__8bit_divide_1_io_div_out_q),
    .io_div_out_rem   (__8bit_divide_1_io_div_out_rem)
  );
  I8DivNr4 _8bit_divide_2 (
    .clock            (clock),
    .reset            (reset),
    .io_sign          (sign_reg),
    .io_dividend      (x_reg[23:16]),
    .io_divisor       (d_reg[23:16]),
    .io_flush         (io_flush),
    .io_d_zero        (__8bit_divide_2_io_d_zero),
    .io_div_in_valid  (stateReg[1]),
    .io_div_out_ready (stateReg[2]),
    .io_div_out_valid (__8bit_divide_2_io_div_out_valid),
    .io_div_out_q     (__8bit_divide_2_io_div_out_q),
    .io_div_out_rem   (__8bit_divide_2_io_div_out_rem)
  );
  I8DivNr4 _8bit_divide_3 (
    .clock            (clock),
    .reset            (reset),
    .io_sign          (sign_reg),
    .io_dividend      (x_reg[31:24]),
    .io_divisor       (d_reg[31:24]),
    .io_flush         (io_flush),
    .io_d_zero        (__8bit_divide_3_io_d_zero),
    .io_div_in_valid  (stateReg[1]),
    .io_div_out_ready (stateReg[2]),
    .io_div_out_valid (__8bit_divide_3_io_div_out_valid),
    .io_div_out_q     (__8bit_divide_3_io_div_out_q),
    .io_div_out_rem   (__8bit_divide_3_io_div_out_rem)
  );
  I8DivNr4 _8bit_divide_4 (
    .clock            (clock),
    .reset            (reset),
    .io_sign          (sign_reg),
    .io_dividend      (x_reg[39:32]),
    .io_divisor       (d_reg[39:32]),
    .io_flush         (io_flush),
    .io_d_zero        (__8bit_divide_4_io_d_zero),
    .io_div_in_valid  (stateReg[1]),
    .io_div_out_ready (stateReg[2]),
    .io_div_out_valid (__8bit_divide_4_io_div_out_valid),
    .io_div_out_q     (__8bit_divide_4_io_div_out_q),
    .io_div_out_rem   (__8bit_divide_4_io_div_out_rem)
  );
  I8DivNr4 _8bit_divide_5 (
    .clock            (clock),
    .reset            (reset),
    .io_sign          (sign_reg),
    .io_dividend      (x_reg[47:40]),
    .io_divisor       (d_reg[47:40]),
    .io_flush         (io_flush),
    .io_d_zero        (__8bit_divide_5_io_d_zero),
    .io_div_in_valid  (stateReg[1]),
    .io_div_out_ready (stateReg[2]),
    .io_div_out_valid (__8bit_divide_5_io_div_out_valid),
    .io_div_out_q     (__8bit_divide_5_io_div_out_q),
    .io_div_out_rem   (__8bit_divide_5_io_div_out_rem)
  );
  I8DivNr4 _8bit_divide_6 (
    .clock            (clock),
    .reset            (reset),
    .io_sign          (sign_reg),
    .io_dividend      (x_reg[55:48]),
    .io_divisor       (d_reg[55:48]),
    .io_flush         (io_flush),
    .io_d_zero        (__8bit_divide_6_io_d_zero),
    .io_div_in_valid  (stateReg[1]),
    .io_div_out_ready (stateReg[2]),
    .io_div_out_valid (__8bit_divide_6_io_div_out_valid),
    .io_div_out_q     (__8bit_divide_6_io_div_out_q),
    .io_div_out_rem   (__8bit_divide_6_io_div_out_rem)
  );
  I8DivNr4 _8bit_divide_7 (
    .clock            (clock),
    .reset            (reset),
    .io_sign          (sign_reg),
    .io_dividend      (x_reg[63:56]),
    .io_divisor       (d_reg[63:56]),
    .io_flush         (io_flush),
    .io_d_zero        (__8bit_divide_7_io_d_zero),
    .io_div_in_valid  (stateReg[1]),
    .io_div_out_ready (stateReg[2]),
    .io_div_out_valid (__8bit_divide_7_io_div_out_valid),
    .io_div_out_q     (__8bit_divide_7_io_div_out_q),
    .io_div_out_rem   (__8bit_divide_7_io_div_out_rem)
  );
  SRT16Divint _16bit_divide_0 (
    .clock            (clock),
    .reset            (reset),
    .io_sign          (sign_reg),
    .io_dividend      (_div_out_rem_result_T ? {8'h0, x_reg[71:64]} : x_reg[15:0]),
    .io_divisor       (_div_out_rem_result_T ? {8'h0, d_reg[71:64]} : d_reg[15:0]),
    .io_flush         (io_flush),
    .io_d_zero        (__16bit_divide_0_io_d_zero),
    .io_sew           (sew_reg),
    .io_div_in_valid  (stateReg[1]),
    .io_div_out_ready (stateReg[2]),
    .io_div_out_valid (__16bit_divide_0_io_div_out_valid),
    .io_div_out_q     (__16bit_divide_0_io_div_out_q),
    .io_div_out_rem   (__16bit_divide_0_io_div_out_rem)
  );
  SRT16Divint _16bit_divide_1 (
    .clock            (clock),
    .reset            (reset),
    .io_sign          (sign_reg),
    .io_dividend      (_div_out_rem_result_T ? {8'h0, x_reg[79:72]} : x_reg[31:16]),
    .io_divisor       (_div_out_rem_result_T ? {8'h0, d_reg[79:72]} : d_reg[31:16]),
    .io_flush         (io_flush),
    .io_d_zero        (__16bit_divide_1_io_d_zero),
    .io_sew           (sew_reg),
    .io_div_in_valid  (stateReg[1]),
    .io_div_out_ready (stateReg[2]),
    .io_div_out_valid (__16bit_divide_1_io_div_out_valid),
    .io_div_out_q     (__16bit_divide_1_io_div_out_q),
    .io_div_out_rem   (__16bit_divide_1_io_div_out_rem)
  );
  SRT16Divint _16bit_divide_2 (
    .clock            (clock),
    .reset            (reset),
    .io_sign          (sign_reg),
    .io_dividend      (_div_out_rem_result_T ? {8'h0, x_reg[87:80]} : x_reg[47:32]),
    .io_divisor       (_div_out_rem_result_T ? {8'h0, d_reg[87:80]} : d_reg[47:32]),
    .io_flush         (io_flush),
    .io_d_zero        (__16bit_divide_2_io_d_zero),
    .io_sew           (sew_reg),
    .io_div_in_valid  (stateReg[1]),
    .io_div_out_ready (stateReg[2]),
    .io_div_out_valid (__16bit_divide_2_io_div_out_valid),
    .io_div_out_q     (__16bit_divide_2_io_div_out_q),
    .io_div_out_rem   (__16bit_divide_2_io_div_out_rem)
  );
  SRT16Divint _16bit_divide_3 (
    .clock            (clock),
    .reset            (reset),
    .io_sign          (sign_reg),
    .io_dividend      (_div_out_rem_result_T ? {8'h0, x_reg[95:88]} : x_reg[63:48]),
    .io_divisor       (_div_out_rem_result_T ? {8'h0, d_reg[95:88]} : d_reg[63:48]),
    .io_flush         (io_flush),
    .io_d_zero        (__16bit_divide_3_io_d_zero),
    .io_sew           (sew_reg),
    .io_div_in_valid  (stateReg[1]),
    .io_div_out_ready (stateReg[2]),
    .io_div_out_valid (__16bit_divide_3_io_div_out_valid),
    .io_div_out_q     (__16bit_divide_3_io_div_out_q),
    .io_div_out_rem   (__16bit_divide_3_io_div_out_rem)
  );
  SRT16Divint_4 _32bit_divide_0 (
    .clock            (clock),
    .reset            (reset),
    .io_sign          (sign_reg),
    .io_dividend
      (_div_out_rem_result_T
         ? {24'h0, x_reg[103:96]}
         : _div_out_rem_result_T_3 ? {16'h0, x_reg[79:64]} : x_reg[31:0]),
    .io_divisor
      (_div_out_rem_result_T
         ? {24'h0, d_reg[103:96]}
         : _div_out_rem_result_T_3 ? {16'h0, d_reg[79:64]} : d_reg[31:0]),
    .io_flush         (io_flush),
    .io_d_zero        (__32bit_divide_0_io_d_zero),
    .io_sew           (sew_reg),
    .io_div_in_valid  (stateReg[1]),
    .io_div_out_ready (stateReg[2]),
    .io_div_out_valid (__32bit_divide_0_io_div_out_valid),
    .io_div_out_q     (__32bit_divide_0_io_div_out_q),
    .io_div_out_rem   (__32bit_divide_0_io_div_out_rem)
  );
  SRT16Divint_4 _32bit_divide_1 (
    .clock            (clock),
    .reset            (reset),
    .io_sign          (sign_reg),
    .io_dividend
      (_div_out_rem_result_T
         ? {24'h0, x_reg[111:104]}
         : _div_out_rem_result_T_3 ? {16'h0, x_reg[95:80]} : x_reg[63:32]),
    .io_divisor
      (_div_out_rem_result_T
         ? {24'h0, d_reg[111:104]}
         : _div_out_rem_result_T_3 ? {16'h0, d_reg[95:80]} : d_reg[63:32]),
    .io_flush         (io_flush),
    .io_d_zero        (__32bit_divide_1_io_d_zero),
    .io_sew           (sew_reg),
    .io_div_in_valid  (stateReg[1]),
    .io_div_out_ready (stateReg[2]),
    .io_div_out_valid (__32bit_divide_1_io_div_out_valid),
    .io_div_out_q     (__32bit_divide_1_io_div_out_q),
    .io_div_out_rem   (__32bit_divide_1_io_div_out_rem)
  );
  SRT16Divint_6 _64bit_divide_0 (
    .clock            (clock),
    .reset            (reset),
    .io_sign          (sign_reg),
    .io_dividend      (_GEN[sew_reg]),
    .io_divisor       (_GEN_0[sew_reg]),
    .io_flush         (io_flush),
    .io_d_zero        (__64bit_divide_0_io_d_zero),
    .io_sew           (sew_reg),
    .io_div_in_valid  (stateReg[1]),
    .io_div_out_ready (stateReg[2]),
    .io_div_out_valid (__64bit_divide_0_io_div_out_valid),
    .io_div_out_q     (__64bit_divide_0_io_div_out_q),
    .io_div_out_rem   (__64bit_divide_0_io_div_out_rem)
  );
  SRT16Divint_6 _64bit_divide_1 (
    .clock            (clock),
    .reset            (reset),
    .io_sign          (sign_reg),
    .io_dividend      (_GEN_1[sew_reg]),
    .io_divisor       (_GEN_2[sew_reg]),
    .io_flush         (io_flush),
    .io_d_zero        (__64bit_divide_1_io_d_zero),
    .io_sew           (sew_reg),
    .io_div_in_valid  (stateReg[1]),
    .io_div_out_ready (stateReg[2]),
    .io_div_out_valid (__64bit_divide_1_io_div_out_valid),
    .io_div_out_q     (__64bit_divide_1_io_div_out_q),
    .io_div_out_rem   (__64bit_divide_1_io_div_out_rem)
  );
  assign io_d_zero = div_out_d_zero_result_reg;
  assign io_div_in_ready = stateReg[0];
  assign io_div_out_valid = stateReg[2];
  assign io_div_out_q_v = div_out_q_result_reg;
  assign io_div_out_rem_v = div_out_rem_result_reg;
endmodule

