{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1764642578221 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764642578222 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  1 21:29:38 2025 " "Processing started: Mon Dec  1 21:29:38 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1764642578222 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764642578222 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off debug -c debug " "Command: quartus_map --read_settings_files=on --write_settings_files=off debug -c debug" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764642578222 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1764642578823 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1764642578823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debug.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debug-rtl " "Found design unit 1: debug-rtl" {  } { { "debug.vhd" "" { Text "C:/Users/sbhat/OneDrive/Documents/CSU_Fall_2025/CIS_600/Project_12_3_25/debug/debug/debug.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764642586728 ""} { "Info" "ISGN_ENTITY_NAME" "1 debug " "Found entity 1: debug" {  } { { "debug.vhd" "" { Text "C:/Users/sbhat/OneDrive/Documents/CSU_Fall_2025/CIS_600/Project_12_3_25/debug/debug/debug.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764642586728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764642586728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex-Behavioral " "Found design unit 1: hex-Behavioral" {  } { { "hex.vhd" "" { Text "C:/Users/sbhat/OneDrive/Documents/CSU_Fall_2025/CIS_600/Project_12_3_25/debug/debug/hex.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764642586735 ""} { "Info" "ISGN_ENTITY_NAME" "1 hex " "Found entity 1: hex" {  } { { "hex.vhd" "" { Text "C:/Users/sbhat/OneDrive/Documents/CSU_Fall_2025/CIS_600/Project_12_3_25/debug/debug/hex.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764642586735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764642586735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decode-Behavioral " "Found design unit 1: decode-Behavioral" {  } { { "decoder.vhd" "" { Text "C:/Users/sbhat/OneDrive/Documents/CSU_Fall_2025/CIS_600/Project_12_3_25/debug/debug/decoder.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764642586742 ""} { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "decoder.vhd" "" { Text "C:/Users/sbhat/OneDrive/Documents/CSU_Fall_2025/CIS_600/Project_12_3_25/debug/debug/decoder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764642586742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764642586742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU32-rtl " "Found design unit 1: ALU32-rtl" {  } { { "alu_32.vhd" "" { Text "C:/Users/sbhat/OneDrive/Documents/CSU_Fall_2025/CIS_600/Project_12_3_25/debug/debug/alu_32.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764642586750 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU32 " "Found entity 1: ALU32" {  } { { "alu_32.vhd" "" { Text "C:/Users/sbhat/OneDrive/Documents/CSU_Fall_2025/CIS_600/Project_12_3_25/debug/debug/alu_32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764642586750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764642586750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_1.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file alu_1.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU1Bit-rtl " "Found design unit 1: ALU1Bit-rtl" {  } { { "alu_1.vhdl" "" { Text "C:/Users/sbhat/OneDrive/Documents/CSU_Fall_2025/CIS_600/Project_12_3_25/debug/debug/alu_1.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764642586756 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU1Bit " "Found entity 1: ALU1Bit" {  } { { "alu_1.vhdl" "" { Text "C:/Users/sbhat/OneDrive/Documents/CSU_Fall_2025/CIS_600/Project_12_3_25/debug/debug/alu_1.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764642586756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764642586756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instruction_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InstructionMemory-Behavioral " "Found design unit 1: InstructionMemory-Behavioral" {  } { { "instruction_mem.vhd" "" { Text "C:/Users/sbhat/OneDrive/Documents/CSU_Fall_2025/CIS_600/Project_12_3_25/debug/debug/instruction_mem.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764642586765 ""} { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemory " "Found entity 1: InstructionMemory" {  } { { "instruction_mem.vhd" "" { Text "C:/Users/sbhat/OneDrive/Documents/CSU_Fall_2025/CIS_600/Project_12_3_25/debug/debug/instruction_mem.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764642586765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764642586765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file data_mem.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataMemory-Behavioral " "Found design unit 1: DataMemory-Behavioral" {  } { { "data_mem.vhdl" "" { Text "C:/Users/sbhat/OneDrive/Documents/CSU_Fall_2025/CIS_600/Project_12_3_25/debug/debug/data_mem.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764642586774 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "data_mem.vhdl" "" { Text "C:/Users/sbhat/OneDrive/Documents/CSU_Fall_2025/CIS_600/Project_12_3_25/debug/debug/data_mem.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764642586774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764642586774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_debug.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_debug.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_debug-sim " "Found design unit 1: tb_debug-sim" {  } { { "tb_debug.vhd" "" { Text "C:/Users/sbhat/OneDrive/Documents/CSU_Fall_2025/CIS_600/Project_12_3_25/debug/debug/tb_debug.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764642586783 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_debug " "Found entity 1: tb_debug" {  } { { "tb_debug.vhd" "" { Text "C:/Users/sbhat/OneDrive/Documents/CSU_Fall_2025/CIS_600/Project_12_3_25/debug/debug/tb_debug.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764642586783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764642586783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_store.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_store.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_store-sim " "Found design unit 1: tb_store-sim" {  } { { "tb_store.vhd" "" { Text "C:/Users/sbhat/OneDrive/Documents/CSU_Fall_2025/CIS_600/Project_12_3_25/debug/debug/tb_store.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764642586792 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_store " "Found entity 1: tb_store" {  } { { "tb_store.vhd" "" { Text "C:/Users/sbhat/OneDrive/Documents/CSU_Fall_2025/CIS_600/Project_12_3_25/debug/debug/tb_store.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764642586792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764642586792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "store.vhd 2 1 " "Found 2 design units, including 1 entities, in source file store.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Store-rtl " "Found design unit 1: Store-rtl" {  } { { "store.vhd" "" { Text "C:/Users/sbhat/OneDrive/Documents/CSU_Fall_2025/CIS_600/Project_12_3_25/debug/debug/store.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764642586800 ""} { "Info" "ISGN_ENTITY_NAME" "1 Store " "Found entity 1: Store" {  } { { "store.vhd" "" { Text "C:/Users/sbhat/OneDrive/Documents/CSU_Fall_2025/CIS_600/Project_12_3_25/debug/debug/store.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764642586800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764642586800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "util_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file util_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 util_pkg " "Found design unit 1: util_pkg" {  } { { "util_pkg.vhd" "" { Text "C:/Users/sbhat/OneDrive/Documents/CSU_Fall_2025/CIS_600/Project_12_3_25/debug/debug/util_pkg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764642586808 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 util_pkg-body " "Found design unit 2: util_pkg-body" {  } { { "util_pkg.vhd" "" { Text "C:/Users/sbhat/OneDrive/Documents/CSU_Fall_2025/CIS_600/Project_12_3_25/debug/debug/util_pkg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764642586808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764642586808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bp2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bp2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bp2-rtl " "Found design unit 1: bp2-rtl" {  } { { "bp2.vhd" "" { Text "C:/Users/sbhat/OneDrive/Documents/CSU_Fall_2025/CIS_600/Project_12_3_25/debug/debug/bp2.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764642586816 ""} { "Info" "ISGN_ENTITY_NAME" "1 bp2 " "Found entity 1: bp2" {  } { { "bp2.vhd" "" { Text "C:/Users/sbhat/OneDrive/Documents/CSU_Fall_2025/CIS_600/Project_12_3_25/debug/debug/bp2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764642586816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764642586816 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "debug " "Elaborating entity \"debug\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1764642586934 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR debug.vhd(11) " "VHDL Signal Declaration warning at debug.vhd(11): used implicit default value for signal \"LEDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "debug.vhd" "" { Text "C:/Users/sbhat/OneDrive/Documents/CSU_Fall_2025/CIS_600/Project_12_3_25/debug/debug/debug.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1764642586936 "|debug"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aluOp debug.vhd(47) " "Verilog HDL or VHDL warning at debug.vhd(47): object \"aluOp\" assigned a value but never read" {  } { { "debug.vhd" "" { Text "C:/Users/sbhat/OneDrive/Documents/CSU_Fall_2025/CIS_600/Project_12_3_25/debug/debug/debug.vhd" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764642586937 "|debug"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "regI1 debug.vhd(50) " "Verilog HDL or VHDL warning at debug.vhd(50): object \"regI1\" assigned a value but never read" {  } { { "debug.vhd" "" { Text "C:/Users/sbhat/OneDrive/Documents/CSU_Fall_2025/CIS_600/Project_12_3_25/debug/debug/debug.vhd" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764642586937 "|debug"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "regI2 debug.vhd(51) " "Verilog HDL or VHDL warning at debug.vhd(51): object \"regI2\" assigned a value but never read" {  } { { "debug.vhd" "" { Text "C:/Users/sbhat/OneDrive/Documents/CSU_Fall_2025/CIS_600/Project_12_3_25/debug/debug/debug.vhd" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764642586937 "|debug"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "regD debug.vhd(52) " "Verilog HDL or VHDL warning at debug.vhd(52): object \"regD\" assigned a value but never read" {  } { { "debug.vhd" "" { Text "C:/Users/sbhat/OneDrive/Documents/CSU_Fall_2025/CIS_600/Project_12_3_25/debug/debug/debug.vhd" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764642586937 "|debug"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "shamt debug.vhd(69) " "Verilog HDL or VHDL warning at debug.vhd(69): object \"shamt\" assigned a value but never read" {  } { { "debug.vhd" "" { Text "C:/Users/sbhat/OneDrive/Documents/CSU_Fall_2025/CIS_600/Project_12_3_25/debug/debug/debug.vhd" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764642586937 "|debug"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "opcode debug.vhd(70) " "Verilog HDL or VHDL warning at debug.vhd(70): object \"opcode\" assigned a value but never read" {  } { { "debug.vhd" "" { Text "C:/Users/sbhat/OneDrive/Documents/CSU_Fall_2025/CIS_600/Project_12_3_25/debug/debug/debug.vhd" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764642586937 "|debug"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "memWrite debug.vhd(72) " "Verilog HDL or VHDL warning at debug.vhd(72): object \"memWrite\" assigned a value but never read" {  } { { "debug.vhd" "" { Text "C:/Users/sbhat/OneDrive/Documents/CSU_Fall_2025/CIS_600/Project_12_3_25/debug/debug/debug.vhd" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764642586937 "|debug"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RegWriteEn debug.vhd(75) " "Verilog HDL or VHDL warning at debug.vhd(75): object \"RegWriteEn\" assigned a value but never read" {  } { { "debug.vhd" "" { Text "C:/Users/sbhat/OneDrive/Documents/CSU_Fall_2025/CIS_600/Project_12_3_25/debug/debug/debug.vhd" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764642586938 "|debug"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MemRead debug.vhd(76) " "Verilog HDL or VHDL warning at debug.vhd(76): object \"MemRead\" assigned a value but never read" {  } { { "debug.vhd" "" { Text "C:/Users/sbhat/OneDrive/Documents/CSU_Fall_2025/CIS_600/Project_12_3_25/debug/debug/debug.vhd" 76 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764642586938 "|debug"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ALUSrc debug.vhd(77) " "Verilog HDL or VHDL warning at debug.vhd(77): object \"ALUSrc\" assigned a value but never read" {  } { { "debug.vhd" "" { Text "C:/Users/sbhat/OneDrive/Documents/CSU_Fall_2025/CIS_600/Project_12_3_25/debug/debug/debug.vhd" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764642586938 "|debug"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "imm32 debug.vhd(78) " "Verilog HDL or VHDL warning at debug.vhd(78): object \"imm32\" assigned a value but never read" {  } { { "debug.vhd" "" { Text "C:/Users/sbhat/OneDrive/Documents/CSU_Fall_2025/CIS_600/Project_12_3_25/debug/debug/debug.vhd" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764642586938 "|debug"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Branch debug.vhd(82) " "Verilog HDL or VHDL warning at debug.vhd(82): object \"Branch\" assigned a value but never read" {  } { { "debug.vhd" "" { Text "C:/Users/sbhat/OneDrive/Documents/CSU_Fall_2025/CIS_600/Project_12_3_25/debug/debug/debug.vhd" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764642586938 "|debug"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Jump debug.vhd(83) " "Verilog HDL or VHDL warning at debug.vhd(83): object \"Jump\" assigned a value but never read" {  } { { "debug.vhd" "" { Text "C:/Users/sbhat/OneDrive/Documents/CSU_Fall_2025/CIS_600/Project_12_3_25/debug/debug/debug.vhd" 83 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764642586938 "|debug"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "JumpReg debug.vhd(84) " "Verilog HDL or VHDL warning at debug.vhd(84): object \"JumpReg\" assigned a value but never read" {  } { { "debug.vhd" "" { Text "C:/Users/sbhat/OneDrive/Documents/CSU_Fall_2025/CIS_600/Project_12_3_25/debug/debug/debug.vhd" 84 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764642586938 "|debug"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BranchType debug.vhd(85) " "Verilog HDL or VHDL warning at debug.vhd(85): object \"BranchType\" assigned a value but never read" {  } { { "debug.vhd" "" { Text "C:/Users/sbhat/OneDrive/Documents/CSU_Fall_2025/CIS_600/Project_12_3_25/debug/debug/debug.vhd" 85 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764642586938 "|debug"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LinkReg debug.vhd(86) " "Verilog HDL or VHDL warning at debug.vhd(86): object \"LinkReg\" assigned a value but never read" {  } { { "debug.vhd" "" { Text "C:/Users/sbhat/OneDrive/Documents/CSU_Fall_2025/CIS_600/Project_12_3_25/debug/debug/debug.vhd" 86 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764642586938 "|debug"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EX_MEM_LinkReg debug.vhd(132) " "Verilog HDL or VHDL warning at debug.vhd(132): object \"EX_MEM_LinkReg\" assigned a value but never read" {  } { { "debug.vhd" "" { Text "C:/Users/sbhat/OneDrive/Documents/CSU_Fall_2025/CIS_600/Project_12_3_25/debug/debug/debug.vhd" 132 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764642586938 "|debug"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MEM_WB_MemRead debug.vhd(378) " "VHDL Process Statement warning at debug.vhd(378): signal \"MEM_WB_MemRead\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debug.vhd" "" { Text "C:/Users/sbhat/OneDrive/Documents/CSU_Fall_2025/CIS_600/Project_12_3_25/debug/debug/debug.vhd" 378 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1764642586942 "|debug"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "forwardA debug.vhd(408) " "VHDL Process Statement warning at debug.vhd(408): signal \"forwardA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debug.vhd" "" { Text "C:/Users/sbhat/OneDrive/Documents/CSU_Fall_2025/CIS_600/Project_12_3_25/debug/debug/debug.vhd" 408 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1764642586942 "|debug"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MEM_WB_forward_value debug.vhd(410) " "VHDL Process Statement warning at debug.vhd(410): signal \"MEM_WB_forward_value\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debug.vhd" "" { Text "C:/Users/sbhat/OneDrive/Documents/CSU_Fall_2025/CIS_600/Project_12_3_25/debug/debug/debug.vhd" 410 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1764642586942 "|debug"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "forwardB debug.vhd(415) " "VHDL Process Statement warning at debug.vhd(415): signal \"forwardB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debug.vhd" "" { Text "C:/Users/sbhat/OneDrive/Documents/CSU_Fall_2025/CIS_600/Project_12_3_25/debug/debug/debug.vhd" 415 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1764642586942 "|debug"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MEM_WB_forward_value debug.vhd(417) " "VHDL Process Statement warning at debug.vhd(417): signal \"MEM_WB_forward_value\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debug.vhd" "" { Text "C:/Users/sbhat/OneDrive/Documents/CSU_Fall_2025/CIS_600/Project_12_3_25/debug/debug/debug.vhd" 417 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1764642586942 "|debug"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "forwardedA debug.vhd(422) " "VHDL Process Statement warning at debug.vhd(422): signal \"forwardedA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debug.vhd" "" { Text "C:/Users/sbhat/OneDrive/Documents/CSU_Fall_2025/CIS_600/Project_12_3_25/debug/debug/debug.vhd" 422 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1764642586942 "|debug"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "forwardedB debug.vhd(425) " "VHDL Process Statement warning at debug.vhd(425): signal \"forwardedB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debug.vhd" "" { Text "C:/Users/sbhat/OneDrive/Documents/CSU_Fall_2025/CIS_600/Project_12_3_25/debug/debug/debug.vhd" 425 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1764642586942 "|debug"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "will_stall debug.vhd(612) " "Verilog HDL or VHDL warning at debug.vhd(612): object \"will_stall\" assigned a value but never read" {  } { { "debug.vhd" "" { Text "C:/Users/sbhat/OneDrive/Documents/CSU_Fall_2025/CIS_600/Project_12_3_25/debug/debug/debug.vhd" 612 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764642586955 "|debug"}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "\|altsyncram:Registers\[0\]\[31\]__1 " "Inferred RAM node \"\|altsyncram:Registers\[0\]\[31\]__1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1764642587092 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "\|altsyncram:Registers\[0\]\[31\]__1 " "Inferred altsyncram megafunction from the following design logic: \"\|altsyncram:Registers\[0\]\[31\]__1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764642587093 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 26 " "Parameter WIDTH_A set to 26" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764642587093 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764642587093 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764642587093 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 26 " "Parameter WIDTH_B set to 26" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764642587093 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764642587093 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764642587093 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764642587093 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764642587093 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764642587093 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764642587093 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764642587093 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764642587093 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764642587093 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764642587093 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1764642587093 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1764642587093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU32 ALU32:My_ALU " "Elaborating entity \"ALU32\" for hierarchy \"ALU32:My_ALU\"" {  } { { "debug.vhd" "My_ALU" { Text "C:/Users/sbhat/OneDrive/Documents/CSU_Fall_2025/CIS_600/Project_12_3_25/debug/debug/debug.vhd" 436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764642587121 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "I_PC_plus_1 alu_32.vhd(57) " "VHDL Process Statement warning at alu_32.vhd(57): signal \"I_PC_plus_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_32.vhd" "" { Text "C:/Users/sbhat/OneDrive/Documents/CSU_Fall_2025/CIS_600/Project_12_3_25/debug/debug/alu_32.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1764642587125 "|debug|ALU32:My_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "I_aluopcode alu_32.vhd(59) " "VHDL Process Statement warning at alu_32.vhd(59): signal \"I_aluopcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_32.vhd" "" { Text "C:/Users/sbhat/OneDrive/Documents/CSU_Fall_2025/CIS_600/Project_12_3_25/debug/debug/alu_32.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1764642587125 "|debug|ALU32:My_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "I_aluopcode alu_32.vhd(66) " "VHDL Process Statement warning at alu_32.vhd(66): signal \"I_aluopcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_32.vhd" "" { Text "C:/Users/sbhat/OneDrive/Documents/CSU_Fall_2025/CIS_600/Project_12_3_25/debug/debug/alu_32.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1764642587125 "|debug|ALU32:My_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "I_aluopcode alu_32.vhd(73) " "VHDL Process Statement warning at alu_32.vhd(73): signal \"I_aluopcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_32.vhd" "" { Text "C:/Users/sbhat/OneDrive/Documents/CSU_Fall_2025/CIS_600/Project_12_3_25/debug/debug/alu_32.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1764642587125 "|debug|ALU32:My_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "I_aluopcode alu_32.vhd(79) " "VHDL Process Statement warning at alu_32.vhd(79): signal \"I_aluopcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_32.vhd" "" { Text "C:/Users/sbhat/OneDrive/Documents/CSU_Fall_2025/CIS_600/Project_12_3_25/debug/debug/alu_32.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1764642587125 "|debug|ALU32:My_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "val2 alu_32.vhd(80) " "VHDL Process Statement warning at alu_32.vhd(80): signal \"val2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_32.vhd" "" { Text "C:/Users/sbhat/OneDrive/Documents/CSU_Fall_2025/CIS_600/Project_12_3_25/debug/debug/alu_32.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1764642587125 "|debug|ALU32:My_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "I_aluopcode alu_32.vhd(82) " "VHDL Process Statement warning at alu_32.vhd(82): signal \"I_aluopcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_32.vhd" "" { Text "C:/Users/sbhat/OneDrive/Documents/CSU_Fall_2025/CIS_600/Project_12_3_25/debug/debug/alu_32.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1764642587125 "|debug|ALU32:My_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "val2 alu_32.vhd(83) " "VHDL Process Statement warning at alu_32.vhd(83): signal \"val2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_32.vhd" "" { Text "C:/Users/sbhat/OneDrive/Documents/CSU_Fall_2025/CIS_600/Project_12_3_25/debug/debug/alu_32.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1764642587125 "|debug|ALU32:My_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "I_aluopcode alu_32.vhd(85) " "VHDL Process Statement warning at alu_32.vhd(85): signal \"I_aluopcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_32.vhd" "" { Text "C:/Users/sbhat/OneDrive/Documents/CSU_Fall_2025/CIS_600/Project_12_3_25/debug/debug/alu_32.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1764642587125 "|debug|ALU32:My_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "val2 alu_32.vhd(86) " "VHDL Process Statement warning at alu_32.vhd(86): signal \"val2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_32.vhd" "" { Text "C:/Users/sbhat/OneDrive/Documents/CSU_Fall_2025/CIS_600/Project_12_3_25/debug/debug/alu_32.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1764642587125 "|debug|ALU32:My_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "I_aluopcode alu_32.vhd(88) " "VHDL Process Statement warning at alu_32.vhd(88): signal \"I_aluopcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_32.vhd" "" { Text "C:/Users/sbhat/OneDrive/Documents/CSU_Fall_2025/CIS_600/Project_12_3_25/debug/debug/alu_32.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1764642587125 "|debug|ALU32:My_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "I_aluopcode alu_32.vhd(94) " "VHDL Process Statement warning at alu_32.vhd(94): signal \"I_aluopcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_32.vhd" "" { Text "C:/Users/sbhat/OneDrive/Documents/CSU_Fall_2025/CIS_600/Project_12_3_25/debug/debug/alu_32.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1764642587125 "|debug|ALU32:My_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "I_aluopcode alu_32.vhd(98) " "VHDL Process Statement warning at alu_32.vhd(98): signal \"I_aluopcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_32.vhd" "" { Text "C:/Users/sbhat/OneDrive/Documents/CSU_Fall_2025/CIS_600/Project_12_3_25/debug/debug/alu_32.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1764642587125 "|debug|ALU32:My_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "I_shamt alu_32.vhd(99) " "VHDL Process Statement warning at alu_32.vhd(99): signal \"I_shamt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_32.vhd" "" { Text "C:/Users/sbhat/OneDrive/Documents/CSU_Fall_2025/CIS_600/Project_12_3_25/debug/debug/alu_32.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1764642587125 "|debug|ALU32:My_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "I_aluopcode alu_32.vhd(102) " "VHDL Process Statement warning at alu_32.vhd(102): signal \"I_aluopcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_32.vhd" "" { Text "C:/Users/sbhat/OneDrive/Documents/CSU_Fall_2025/CIS_600/Project_12_3_25/debug/debug/alu_32.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1764642587125 "|debug|ALU32:My_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "I_shamt alu_32.vhd(103) " "VHDL Process Statement warning at alu_32.vhd(103): signal \"I_shamt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_32.vhd" "" { Text "C:/Users/sbhat/OneDrive/Documents/CSU_Fall_2025/CIS_600/Project_12_3_25/debug/debug/alu_32.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1764642587125 "|debug|ALU32:My_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "I_aluopcode alu_32.vhd(106) " "VHDL Process Statement warning at alu_32.vhd(106): signal \"I_aluopcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_32.vhd" "" { Text "C:/Users/sbhat/OneDrive/Documents/CSU_Fall_2025/CIS_600/Project_12_3_25/debug/debug/alu_32.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1764642587125 "|debug|ALU32:My_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "I_shamt alu_32.vhd(107) " "VHDL Process Statement warning at alu_32.vhd(107): signal \"I_shamt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_32.vhd" "" { Text "C:/Users/sbhat/OneDrive/Documents/CSU_Fall_2025/CIS_600/Project_12_3_25/debug/debug/alu_32.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1764642587125 "|debug|ALU32:My_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "I_aluopcode alu_32.vhd(110) " "VHDL Process Statement warning at alu_32.vhd(110): signal \"I_aluopcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_32.vhd" "" { Text "C:/Users/sbhat/OneDrive/Documents/CSU_Fall_2025/CIS_600/Project_12_3_25/debug/debug/alu_32.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1764642587125 "|debug|ALU32:My_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "I_aluopcode alu_32.vhd(114) " "VHDL Process Statement warning at alu_32.vhd(114): signal \"I_aluopcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_32.vhd" "" { Text "C:/Users/sbhat/OneDrive/Documents/CSU_Fall_2025/CIS_600/Project_12_3_25/debug/debug/alu_32.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1764642587125 "|debug|ALU32:My_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "I_aluopcode alu_32.vhd(118) " "VHDL Process Statement warning at alu_32.vhd(118): signal \"I_aluopcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_32.vhd" "" { Text "C:/Users/sbhat/OneDrive/Documents/CSU_Fall_2025/CIS_600/Project_12_3_25/debug/debug/alu_32.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1764642587125 "|debug|ALU32:My_ALU"}
{ "Info" "IVRFX_VHDL_REPORT_NOTE" "\"ALU32: val1=0 val2=0 Result=0\" alu_32.vhd(126) " "VHDL Report Statement at alu_32.vhd(126): \"ALU32: val1=0 val2=0 Result=0\" (NOTE)" {  } { { "alu_32.vhd" "" { Text "C:/Users/sbhat/OneDrive/Documents/CSU_Fall_2025/CIS_600/Project_12_3_25/debug/debug/alu_32.vhd" 126 0 0 } }  } 0 10635 "VHDL Report Statement at %2!s!: %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1764642587125 "|debug|ALU32:My_ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU1Bit ALU32:My_ALU\|ALU1Bit:\\gen_alu:0:alu_bit " "Elaborating entity \"ALU1Bit\" for hierarchy \"ALU32:My_ALU\|ALU1Bit:\\gen_alu:0:alu_bit\"" {  } { { "alu_32.vhd" "\\gen_alu:0:alu_bit" { Text "C:/Users/sbhat/OneDrive/Documents/CSU_Fall_2025/CIS_600/Project_12_3_25/debug/debug/alu_32.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764642587127 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Cin_sub alu_1.vhdl(22) " "Verilog HDL or VHDL warning at alu_1.vhdl(22): object \"Cin_sub\" assigned a value but never read" {  } { { "alu_1.vhdl" "" { Text "C:/Users/sbhat/OneDrive/Documents/CSU_Fall_2025/CIS_600/Project_12_3_25/debug/debug/alu_1.vhdl" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764642587130 "|debug|ALU32:My_ALU|ALU1Bit:\gen_alu:0:alu_bit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcode alu_1.vhdl(34) " "VHDL Process Statement warning at alu_1.vhdl(34): signal \"Opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_1.vhdl" "" { Text "C:/Users/sbhat/OneDrive/Documents/CSU_Fall_2025/CIS_600/Project_12_3_25/debug/debug/alu_1.vhdl" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1764642587130 "|debug|ALU32:My_ALU|ALU1Bit:\gen_alu:0:alu_bit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcode alu_1.vhdl(35) " "VHDL Process Statement warning at alu_1.vhdl(35): signal \"Opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_1.vhdl" "" { Text "C:/Users/sbhat/OneDrive/Documents/CSU_Fall_2025/CIS_600/Project_12_3_25/debug/debug/alu_1.vhdl" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1764642587130 "|debug|ALU32:My_ALU|ALU1Bit:\gen_alu:0:alu_bit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcode alu_1.vhdl(36) " "VHDL Process Statement warning at alu_1.vhdl(36): signal \"Opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_1.vhdl" "" { Text "C:/Users/sbhat/OneDrive/Documents/CSU_Fall_2025/CIS_600/Project_12_3_25/debug/debug/alu_1.vhdl" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1764642587130 "|debug|ALU32:My_ALU|ALU1Bit:\gen_alu:0:alu_bit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcode alu_1.vhdl(37) " "VHDL Process Statement warning at alu_1.vhdl(37): signal \"Opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_1.vhdl" "" { Text "C:/Users/sbhat/OneDrive/Documents/CSU_Fall_2025/CIS_600/Project_12_3_25/debug/debug/alu_1.vhdl" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1764642587130 "|debug|ALU32:My_ALU|ALU1Bit:\gen_alu:0:alu_bit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcode alu_1.vhdl(38) " "VHDL Process Statement warning at alu_1.vhdl(38): signal \"Opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_1.vhdl" "" { Text "C:/Users/sbhat/OneDrive/Documents/CSU_Fall_2025/CIS_600/Project_12_3_25/debug/debug/alu_1.vhdl" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1764642587130 "|debug|ALU32:My_ALU|ALU1Bit:\gen_alu:0:alu_bit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcode alu_1.vhdl(39) " "VHDL Process Statement warning at alu_1.vhdl(39): signal \"Opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_1.vhdl" "" { Text "C:/Users/sbhat/OneDrive/Documents/CSU_Fall_2025/CIS_600/Project_12_3_25/debug/debug/alu_1.vhdl" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1764642587130 "|debug|ALU32:My_ALU|ALU1Bit:\gen_alu:0:alu_bit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcode alu_1.vhdl(40) " "VHDL Process Statement warning at alu_1.vhdl(40): signal \"Opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_1.vhdl" "" { Text "C:/Users/sbhat/OneDrive/Documents/CSU_Fall_2025/CIS_600/Project_12_3_25/debug/debug/alu_1.vhdl" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1764642587130 "|debug|ALU32:My_ALU|ALU1Bit:\gen_alu:0:alu_bit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcode alu_1.vhdl(41) " "VHDL Process Statement warning at alu_1.vhdl(41): signal \"Opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_1.vhdl" "" { Text "C:/Users/sbhat/OneDrive/Documents/CSU_Fall_2025/CIS_600/Project_12_3_25/debug/debug/alu_1.vhdl" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1764642587130 "|debug|ALU32:My_ALU|ALU1Bit:\gen_alu:0:alu_bit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcode alu_1.vhdl(46) " "VHDL Process Statement warning at alu_1.vhdl(46): signal \"Opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_1.vhdl" "" { Text "C:/Users/sbhat/OneDrive/Documents/CSU_Fall_2025/CIS_600/Project_12_3_25/debug/debug/alu_1.vhdl" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1764642587130 "|debug|ALU32:My_ALU|ALU1Bit:\gen_alu:0:alu_bit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcode alu_1.vhdl(51) " "VHDL Process Statement warning at alu_1.vhdl(51): signal \"Opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_1.vhdl" "" { Text "C:/Users/sbhat/OneDrive/Documents/CSU_Fall_2025/CIS_600/Project_12_3_25/debug/debug/alu_1.vhdl" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1764642587130 "|debug|ALU32:My_ALU|ALU1Bit:\gen_alu:0:alu_bit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcode alu_1.vhdl(55) " "VHDL Process Statement warning at alu_1.vhdl(55): signal \"Opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_1.vhdl" "" { Text "C:/Users/sbhat/OneDrive/Documents/CSU_Fall_2025/CIS_600/Project_12_3_25/debug/debug/alu_1.vhdl" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1764642587130 "|debug|ALU32:My_ALU|ALU1Bit:\gen_alu:0:alu_bit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcode alu_1.vhdl(60) " "VHDL Process Statement warning at alu_1.vhdl(60): signal \"Opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_1.vhdl" "" { Text "C:/Users/sbhat/OneDrive/Documents/CSU_Fall_2025/CIS_600/Project_12_3_25/debug/debug/alu_1.vhdl" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1764642587130 "|debug|ALU32:My_ALU|ALU1Bit:\gen_alu:0:alu_bit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcode alu_1.vhdl(65) " "VHDL Process Statement warning at alu_1.vhdl(65): signal \"Opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_1.vhdl" "" { Text "C:/Users/sbhat/OneDrive/Documents/CSU_Fall_2025/CIS_600/Project_12_3_25/debug/debug/alu_1.vhdl" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1764642587130 "|debug|ALU32:My_ALU|ALU1Bit:\gen_alu:0:alu_bit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcode alu_1.vhdl(70) " "VHDL Process Statement warning at alu_1.vhdl(70): signal \"Opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_1.vhdl" "" { Text "C:/Users/sbhat/OneDrive/Documents/CSU_Fall_2025/CIS_600/Project_12_3_25/debug/debug/alu_1.vhdl" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1764642587130 "|debug|ALU32:My_ALU|ALU1Bit:\gen_alu:0:alu_bit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcode alu_1.vhdl(75) " "VHDL Process Statement warning at alu_1.vhdl(75): signal \"Opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_1.vhdl" "" { Text "C:/Users/sbhat/OneDrive/Documents/CSU_Fall_2025/CIS_600/Project_12_3_25/debug/debug/alu_1.vhdl" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1764642587130 "|debug|ALU32:My_ALU|ALU1Bit:\gen_alu:0:alu_bit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcode alu_1.vhdl(80) " "VHDL Process Statement warning at alu_1.vhdl(80): signal \"Opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_1.vhdl" "" { Text "C:/Users/sbhat/OneDrive/Documents/CSU_Fall_2025/CIS_600/Project_12_3_25/debug/debug/alu_1.vhdl" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1764642587130 "|debug|ALU32:My_ALU|ALU1Bit:\gen_alu:0:alu_bit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcode alu_1.vhdl(85) " "VHDL Process Statement warning at alu_1.vhdl(85): signal \"Opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_1.vhdl" "" { Text "C:/Users/sbhat/OneDrive/Documents/CSU_Fall_2025/CIS_600/Project_12_3_25/debug/debug/alu_1.vhdl" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1764642587130 "|debug|ALU32:My_ALU|ALU1Bit:\gen_alu:0:alu_bit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcode alu_1.vhdl(90) " "VHDL Process Statement warning at alu_1.vhdl(90): signal \"Opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_1.vhdl" "" { Text "C:/Users/sbhat/OneDrive/Documents/CSU_Fall_2025/CIS_600/Project_12_3_25/debug/debug/alu_1.vhdl" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1764642587130 "|debug|ALU32:My_ALU|ALU1Bit:\gen_alu:0:alu_bit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bp2 bp2:bp_inst " "Elaborating entity \"bp2\" for hierarchy \"bp2:bp_inst\"" {  } { { "debug.vhd" "bp_inst" { Text "C:/Users/sbhat/OneDrive/Documents/CSU_Fall_2025/CIS_600/Project_12_3_25/debug/debug/debug.vhd" 449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764642587138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory DataMemory:U_DataRAM " "Elaborating entity \"DataMemory\" for hierarchy \"DataMemory:U_DataRAM\"" {  } { { "debug.vhd" "U_DataRAM" { Text "C:/Users/sbhat/OneDrive/Documents/CSU_Fall_2025/CIS_600/Project_12_3_25/debug/debug/debug.vhd" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764642587700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionMemory InstructionMemory:U_RAM " "Elaborating entity \"InstructionMemory\" for hierarchy \"InstructionMemory:U_RAM\"" {  } { { "debug.vhd" "U_RAM" { Text "C:/Users/sbhat/OneDrive/Documents/CSU_Fall_2025/CIS_600/Project_12_3_25/debug/debug/debug.vhd" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764642587734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode decode:uut_decoder " "Elaborating entity \"decode\" for hierarchy \"decode:uut_decoder\"" {  } { { "debug.vhd" "uut_decoder" { Text "C:/Users/sbhat/OneDrive/Documents/CSU_Fall_2025/CIS_600/Project_12_3_25/debug/debug/debug.vhd" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764642587738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex hex:h0 " "Elaborating entity \"hex\" for hierarchy \"hex:h0\"" {  } { { "debug.vhd" "h0" { Text "C:/Users/sbhat/OneDrive/Documents/CSU_Fall_2025/CIS_600/Project_12_3_25/debug/debug/debug.vhd" 906 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764642587743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram altsyncram:Registers\[0\]\[31\]__1 " "Elaborating entity \"altsyncram\" for hierarchy \"altsyncram:Registers\[0\]\[31\]__1\"" {  } {  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764642587819 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:Registers\[0\]\[31\]__1 " "Elaborated megafunction instantiation \"altsyncram:Registers\[0\]\[31\]__1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764642587822 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:Registers\[0\]\[31\]__1 " "Instantiated megafunction \"altsyncram:Registers\[0\]\[31\]__1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764642587822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 26 " "Parameter \"WIDTH_A\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764642587822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764642587822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764642587822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 26 " "Parameter \"WIDTH_B\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764642587822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764642587822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764642587822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764642587822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764642587822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764642587822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764642587822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764642587822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764642587822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764642587822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764642587822 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1764642587822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a7g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a7g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a7g1 " "Found entity 1: altsyncram_a7g1" {  } { { "db/altsyncram_a7g1.tdf" "" { Text "C:/Users/sbhat/OneDrive/Documents/CSU_Fall_2025/CIS_600/Project_12_3_25/debug/debug/db/altsyncram_a7g1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764642587875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764642587875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_a7g1 altsyncram:Registers\[0\]\[31\]__1\|altsyncram_a7g1:auto_generated " "Elaborating entity \"altsyncram_a7g1\" for hierarchy \"altsyncram:Registers\[0\]\[31\]__1\|altsyncram_a7g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764642587876 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "InstructionMemory:U_RAM\|InstructionMemory " "RAM logic \"InstructionMemory:U_RAM\|InstructionMemory\" is uninferred because MIF is not supported for the selected family" {  } { { "instruction_mem.vhd" "InstructionMemory" { Text "C:/Users/sbhat/OneDrive/Documents/CSU_Fall_2025/CIS_600/Project_12_3_25/debug/debug/instruction_mem.vhd" 14 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1764642594208 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1764642594208 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "debug.vhd" "" { Text "C:/Users/sbhat/OneDrive/Documents/CSU_Fall_2025/CIS_600/Project_12_3_25/debug/debug/debug.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764642603164 "|debug|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "debug.vhd" "" { Text "C:/Users/sbhat/OneDrive/Documents/CSU_Fall_2025/CIS_600/Project_12_3_25/debug/debug/debug.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764642603164 "|debug|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "debug.vhd" "" { Text "C:/Users/sbhat/OneDrive/Documents/CSU_Fall_2025/CIS_600/Project_12_3_25/debug/debug/debug.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764642603164 "|debug|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "debug.vhd" "" { Text "C:/Users/sbhat/OneDrive/Documents/CSU_Fall_2025/CIS_600/Project_12_3_25/debug/debug/debug.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764642603164 "|debug|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "debug.vhd" "" { Text "C:/Users/sbhat/OneDrive/Documents/CSU_Fall_2025/CIS_600/Project_12_3_25/debug/debug/debug.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764642603164 "|debug|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "debug.vhd" "" { Text "C:/Users/sbhat/OneDrive/Documents/CSU_Fall_2025/CIS_600/Project_12_3_25/debug/debug/debug.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764642603164 "|debug|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "debug.vhd" "" { Text "C:/Users/sbhat/OneDrive/Documents/CSU_Fall_2025/CIS_600/Project_12_3_25/debug/debug/debug.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764642603164 "|debug|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "debug.vhd" "" { Text "C:/Users/sbhat/OneDrive/Documents/CSU_Fall_2025/CIS_600/Project_12_3_25/debug/debug/debug.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764642603164 "|debug|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "debug.vhd" "" { Text "C:/Users/sbhat/OneDrive/Documents/CSU_Fall_2025/CIS_600/Project_12_3_25/debug/debug/debug.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764642603164 "|debug|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "debug.vhd" "" { Text "C:/Users/sbhat/OneDrive/Documents/CSU_Fall_2025/CIS_600/Project_12_3_25/debug/debug/debug.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764642603164 "|debug|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1764642603164 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1764642603408 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "902 " "902 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1764642607665 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "altsyncram:Registers\[0\]\[31\]__1\|altsyncram_a7g1:auto_generated\|ALTSYNCRAM 3 " "Removed 3 MSB VCC or GND address nodes from RAM block \"altsyncram:Registers\[0\]\[31\]__1\|altsyncram_a7g1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_a7g1.tdf" "" { Text "C:/Users/sbhat/OneDrive/Documents/CSU_Fall_2025/CIS_600/Project_12_3_25/debug/debug/db/altsyncram_a7g1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764642607698 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1764642608165 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764642608165 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "debug.vhd" "" { Text "C:/Users/sbhat/OneDrive/Documents/CSU_Fall_2025/CIS_600/Project_12_3_25/debug/debug/debug.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764642608575 "|debug|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "debug.vhd" "" { Text "C:/Users/sbhat/OneDrive/Documents/CSU_Fall_2025/CIS_600/Project_12_3_25/debug/debug/debug.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764642608575 "|debug|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "debug.vhd" "" { Text "C:/Users/sbhat/OneDrive/Documents/CSU_Fall_2025/CIS_600/Project_12_3_25/debug/debug/debug.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764642608575 "|debug|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "debug.vhd" "" { Text "C:/Users/sbhat/OneDrive/Documents/CSU_Fall_2025/CIS_600/Project_12_3_25/debug/debug/debug.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764642608575 "|debug|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "debug.vhd" "" { Text "C:/Users/sbhat/OneDrive/Documents/CSU_Fall_2025/CIS_600/Project_12_3_25/debug/debug/debug.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764642608575 "|debug|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "debug.vhd" "" { Text "C:/Users/sbhat/OneDrive/Documents/CSU_Fall_2025/CIS_600/Project_12_3_25/debug/debug/debug.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764642608575 "|debug|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "debug.vhd" "" { Text "C:/Users/sbhat/OneDrive/Documents/CSU_Fall_2025/CIS_600/Project_12_3_25/debug/debug/debug.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764642608575 "|debug|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SIM_DUMP " "No output dependent on input pin \"SIM_DUMP\"" {  } { { "debug.vhd" "" { Text "C:/Users/sbhat/OneDrive/Documents/CSU_Fall_2025/CIS_600/Project_12_3_25/debug/debug/debug.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764642608575 "|debug|SIM_DUMP"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1764642608575 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8367 " "Implemented 8367 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1764642608575 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1764642608575 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8275 " "Implemented 8275 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1764642608575 ""} { "Info" "ICUT_CUT_TM_RAMS" "26 " "Implemented 26 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1764642608575 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1764642608575 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 88 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 88 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5036 " "Peak virtual memory: 5036 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764642608620 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  1 21:30:08 2025 " "Processing ended: Mon Dec  1 21:30:08 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764642608620 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764642608620 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764642608620 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1764642608620 ""}
