

================================================================
== Vitis HLS Report for 'LinearLine'
================================================================
* Date:           Thu Dec  5 15:29:02 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        contour_approximation
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.754 ns|        0 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       29|       29|  0.290 us|  0.290 us|   29|   29|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    457|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    7|     553|   1101|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    221|    -|
|Register         |        -|    -|     399|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    7|     952|   1779|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    3|      ~0|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fcmp_32ns_32ns_1_2_no_dsp_1_U5     |fcmp_32ns_32ns_1_2_no_dsp_1     |        0|   0|    0|    0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U6     |fcmp_32ns_32ns_1_2_no_dsp_1     |        0|   0|    0|    0|    0|
    |fdiv_32ns_32ns_32_12_no_dsp_1_U4   |fdiv_32ns_32ns_32_12_no_dsp_1   |        0|   0|    0|    0|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U3   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U1  |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U2  |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                              |                                |        0|   7|  553| 1101|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |and_ln12_1_fu_259_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln12_fu_253_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln18_1_fu_279_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln18_2_fu_291_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln18_fu_273_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln12_1_fu_131_p2  |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln12_2_fu_137_p2  |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln12_3_fu_143_p2  |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln12_fu_125_p2    |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln18_1_fu_227_p2  |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln18_2_fu_233_p2  |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln18_3_fu_239_p2  |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln18_fu_221_p2    |      icmp|   0|  0|  15|           8|           2|
    |or_ln12_1_fu_249_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln12_fu_245_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln18_1_fu_269_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln18_2_fu_357_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln18_fu_265_p2      |        or|   0|  0|   2|           1|           1|
    |L1_a_1_fu_361_p3       |    select|   0|  0|  32|           1|          32|
    |L1_b_fu_343_p3         |    select|   0|  0|  30|           1|           1|
    |L1_c_3_fu_330_p3       |    select|   0|  0|  32|           1|          32|
    |L1_c_4_fu_337_p3       |    select|   0|  0|  32|           1|          32|
    |select_ln18_fu_350_p3  |    select|   0|  0|  30|           1|           1|
    |xor_ln12_fu_285_p2     |       xor|   0|  0|   2|           2|           1|
    |xor_ln15_fu_321_p2     |       xor|   0|  0|  33|          32|          33|
    |xor_ln21_fu_311_p2     |       xor|   0|  0|  33|          32|          33|
    |xor_ln26_fu_300_p2     |       xor|   0|  0|  33|          32|          33|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 457|         237|         220|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------+-----+-----------+-----+-----------+
    |     Name     | LUT | Input Size| Bits| Total Bits|
    +--------------+-----+-----------+-----+-----------+
    |ap_NS_fsm     |  138|         31|    1|         31|
    |ap_return_0   |    9|          2|   32|         64|
    |ap_return_1   |    9|          2|    7|         14|
    |ap_return_2   |    9|          2|   32|         64|
    |grp_fu_52_p0  |   14|          3|   32|         96|
    |grp_fu_52_p1  |   14|          3|   32|         96|
    |grp_fu_60_p0  |   14|          3|   32|         96|
    |grp_fu_60_p1  |   14|          3|   32|         96|
    +--------------+-----+-----------+-----+-----------+
    |Total         |  221|         49|  200|        557|
    +--------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |L1_a_reg_495         |  32|   0|   32|          0|
    |L1_c_1_reg_506       |  32|   0|   32|          0|
    |and_ln12_1_reg_461   |   1|   0|    1|          0|
    |and_ln18_2_reg_468   |   1|   0|    1|          0|
    |ap_CS_fsm            |  30|   0|   30|          0|
    |ap_return_0_preg     |  32|   0|   32|          0|
    |ap_return_1_preg     |   7|   0|   32|         25|
    |ap_return_2_preg     |  32|   0|   32|          0|
    |bitcast_ln9_reg_391  |  32|   0|   32|          0|
    |icmp_ln12_1_reg_409  |   1|   0|    1|          0|
    |icmp_ln12_2_reg_414  |   1|   0|    1|          0|
    |icmp_ln12_3_reg_419  |   1|   0|    1|          0|
    |icmp_ln12_reg_404    |   1|   0|    1|          0|
    |icmp_ln18_1_reg_446  |   1|   0|    1|          0|
    |icmp_ln18_2_reg_451  |   1|   0|    1|          0|
    |icmp_ln18_3_reg_456  |   1|   0|    1|          0|
    |icmp_ln18_reg_441    |   1|   0|    1|          0|
    |inverse_reg_485      |  32|   0|   32|          0|
    |mul_reg_501          |  32|   0|   32|          0|
    |sub2_reg_480         |  32|   0|   32|          0|
    |sub_reg_475          |  32|   0|   32|          0|
    |trunc_ln1_reg_424    |  32|   0|   32|          0|
    |trunc_ln9_reg_386    |  32|   0|   32|          0|
    +---------------------+----+----+-----+-----------+
    |Total                | 399|   0|  424|         25|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|    LinearLine|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|    LinearLine|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|    LinearLine|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|    LinearLine|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|    LinearLine|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|    LinearLine|  return value|
|ap_return_0  |  out|   32|  ap_ctrl_hs|    LinearLine|  return value|
|ap_return_1  |  out|   32|  ap_ctrl_hs|    LinearLine|  return value|
|ap_return_2  |  out|   32|  ap_ctrl_hs|    LinearLine|  return value|
|FirstP_val   |   in|   64|     ap_none|    FirstP_val|        scalar|
|LastP_val    |   in|   64|     ap_none|     LastP_val|        scalar|
+-------------+-----+-----+------------+--------------+--------------+

