//16-bit Full Adder------------ 
module adder ( 
    input x[16], 
    input y[16], 
    input alufn_signal[6],
    output out[16], 
    output z[1], 
    output v[1], 
    output n[1] 
) 
 
{  
sig s[16]; // temp

always {  //Define the connections 
 s=16b0;
 case(alufn_signal[0]){
 0:s=x+y;
 1:s=x-y;
 default:s=0;
 }
    n = s[15]; 
    v = (x[15] & (y[15] & !s[15])) | (!x[15] & !(y[15] & s[15]));  
    z = ~|s; 
    out=s;
 } 
}