#! /usr/bin/vvp
:ivl_version "10.2 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x556704964290 .scope module, "counter_tb" "counter_tb" 2 71;
 .timescale 0 0;
L_0x556704994ed0 .functor NOT 4, L_0x556704996b90, C4<0000>, C4<0000>, C4<0000>;
v0x556704994570_0 .net "Q", 3 0, L_0x556704996b90;  1 drivers
v0x556704994630_0 .net "Qc", 3 0, L_0x556704994ed0;  1 drivers
v0x5567049946f0_0 .var "clk", 0 0;
v0x5567049947c0_0 .var "updown", 0 0;
S_0x55670496aaa0 .scope module, "c0" "counter" 2 78, 2 20 0, S_0x556704964290;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "Q"
    .port_info 1 /INPUT 1 "updown"
    .port_info 2 /INPUT 1 "clk"
v0x556704993e70_0 .net "Q", 3 0, L_0x556704996b90;  alias, 1 drivers
v0x556704993f70_0 .net "Q1", 3 0, L_0x556704995590;  1 drivers
v0x556704994050_0 .net "Q2", 3 0, L_0x556704995fc0;  1 drivers
v0x556704994110_0 .net "Qc1", 3 0, L_0x5567049957d0;  1 drivers
v0x5567049941f0_0 .net "Qc2", 3 0, L_0x556704996220;  1 drivers
v0x556704994320_0 .net "clk", 0 0, v0x5567049946f0_0;  1 drivers
v0x5567049943c0_0 .net "updown", 0 0, v0x5567049947c0_0;  1 drivers
L_0x5567049951a0 .part L_0x5567049957d0, 0, 1;
L_0x5567049953d0 .part L_0x5567049957d0, 1, 1;
L_0x556704995590 .concat8 [ 1 1 1 1], v0x556704990ec0_0, v0x556704991480_0, v0x556704991ae0_0, v0x556704992140_0;
L_0x5567049957d0 .concat8 [ 1 1 1 1], L_0x556704994fb0, L_0x5567049950a0, L_0x5567049952a0, L_0x5567049954f0;
L_0x5567049959e0 .part L_0x5567049957d0, 2, 1;
L_0x556704995bf0 .part L_0x556704995fc0, 0, 1;
L_0x556704995e00 .part L_0x556704995fc0, 1, 1;
L_0x556704995fc0 .concat8 [ 1 1 1 1], v0x556704992760_0, v0x556704992d50_0, v0x5567049933f0_0, v0x556704993a90_0;
L_0x556704996220 .concat8 [ 1 1 1 1], L_0x556704995b10, L_0x556704995b80, L_0x556704995d30, L_0x556704995f20;
L_0x556704996400 .part L_0x556704995fc0, 2, 1;
L_0x556704996590 .part L_0x556704995590, 0, 1;
L_0x556704996630 .part L_0x556704995fc0, 0, 1;
L_0x556704996740 .part L_0x556704995590, 1, 1;
L_0x5567049967e0 .part L_0x556704995fc0, 1, 1;
L_0x556704996900 .part L_0x556704995590, 2, 1;
L_0x556704996a30 .part L_0x556704995fc0, 2, 1;
L_0x556704996b90 .concat8 [ 1 1 1 1], v0x556704965d90_0, v0x55670498fcd0_0, v0x556704990350_0, v0x5567049909e0_0;
L_0x556704996d20 .part L_0x556704995590, 3, 1;
L_0x556704996e90 .part L_0x556704995fc0, 3, 1;
S_0x556704965ec0 .scope module, "m0" "mux2_1" 2 54, 2 3 0, S_0x55670496aaa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "mux_out"
    .port_info 1 /INPUT 1 "mux_in_1"
    .port_info 2 /INPUT 1 "mux_in_2"
    .port_info 3 /INPUT 1 "sel"
    .port_info 4 /INPUT 1 "clk"
v0x5567049623c0_0 .net "clk", 0 0, v0x5567049946f0_0;  alias, 1 drivers
v0x5567049727e0_0 .net "mux_in_1", 0 0, L_0x556704996590;  1 drivers
v0x556704971490_0 .net "mux_in_2", 0 0, L_0x556704996630;  1 drivers
v0x556704965d90_0 .var "mux_out", 0 0;
v0x55670498f750_0 .net "sel", 0 0, v0x5567049947c0_0;  alias, 1 drivers
E_0x5567049502a0 .event posedge, v0x5567049623c0_0;
S_0x55670498f900 .scope module, "m1" "mux2_1" 2 55, 2 3 0, S_0x55670496aaa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "mux_out"
    .port_info 1 /INPUT 1 "mux_in_1"
    .port_info 2 /INPUT 1 "mux_in_2"
    .port_info 3 /INPUT 1 "sel"
    .port_info 4 /INPUT 1 "clk"
v0x55670498faf0_0 .net "clk", 0 0, v0x5567049946f0_0;  alias, 1 drivers
v0x55670498fb90_0 .net "mux_in_1", 0 0, L_0x556704996740;  1 drivers
v0x55670498fc30_0 .net "mux_in_2", 0 0, L_0x5567049967e0;  1 drivers
v0x55670498fcd0_0 .var "mux_out", 0 0;
v0x55670498fd90_0 .net "sel", 0 0, v0x5567049947c0_0;  alias, 1 drivers
S_0x55670498ff00 .scope module, "m2" "mux2_1" 2 56, 2 3 0, S_0x55670496aaa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "mux_out"
    .port_info 1 /INPUT 1 "mux_in_1"
    .port_info 2 /INPUT 1 "mux_in_2"
    .port_info 3 /INPUT 1 "sel"
    .port_info 4 /INPUT 1 "clk"
v0x556704990100_0 .net "clk", 0 0, v0x5567049946f0_0;  alias, 1 drivers
v0x5567049901f0_0 .net "mux_in_1", 0 0, L_0x556704996900;  1 drivers
v0x5567049902b0_0 .net "mux_in_2", 0 0, L_0x556704996a30;  1 drivers
v0x556704990350_0 .var "mux_out", 0 0;
v0x556704990410_0 .net "sel", 0 0, v0x5567049947c0_0;  alias, 1 drivers
S_0x5567049905f0 .scope module, "m3" "mux2_1" 2 57, 2 3 0, S_0x55670496aaa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "mux_out"
    .port_info 1 /INPUT 1 "mux_in_1"
    .port_info 2 /INPUT 1 "mux_in_2"
    .port_info 3 /INPUT 1 "sel"
    .port_info 4 /INPUT 1 "clk"
v0x5567049907c0_0 .net "clk", 0 0, v0x5567049946f0_0;  alias, 1 drivers
v0x556704990880_0 .net "mux_in_1", 0 0, L_0x556704996d20;  1 drivers
v0x556704990940_0 .net "mux_in_2", 0 0, L_0x556704996e90;  1 drivers
v0x5567049909e0_0 .var "mux_out", 0 0;
v0x556704990aa0_0 .net "sel", 0 0, v0x5567049947c0_0;  alias, 1 drivers
S_0x556704990c30 .scope module, "t0" "t_flip_flop" 2 44, 3 1 0, S_0x55670496aaa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /OUTPUT 1 "Qc"
    .port_info 2 /INPUT 1 "T"
    .port_info 3 /INPUT 1 "clk"
L_0x556704994fb0 .functor NOT 1, v0x556704990ec0_0, C4<0>, C4<0>, C4<0>;
v0x556704990ec0_0 .var "Q", 0 0;
v0x556704990fa0_0 .net "Qc", 0 0, L_0x556704994fb0;  1 drivers
L_0x7f3d62b2a018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x556704991060_0 .net "T", 0 0, L_0x7f3d62b2a018;  1 drivers
v0x556704991100_0 .net "clk", 0 0, v0x5567049946f0_0;  alias, 1 drivers
S_0x556704991250 .scope module, "t1" "t_flip_flop" 2 45, 3 1 0, S_0x55670496aaa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /OUTPUT 1 "Qc"
    .port_info 2 /INPUT 1 "T"
    .port_info 3 /INPUT 1 "clk"
L_0x5567049950a0 .functor NOT 1, v0x556704991480_0, C4<0>, C4<0>, C4<0>;
v0x556704991480_0 .var "Q", 0 0;
v0x556704991560_0 .net "Qc", 0 0, L_0x5567049950a0;  1 drivers
L_0x7f3d62b2a060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x556704991620_0 .net "T", 0 0, L_0x7f3d62b2a060;  1 drivers
v0x5567049916f0_0 .net "clk", 0 0, L_0x5567049951a0;  1 drivers
E_0x556704950560 .event posedge, v0x5567049916f0_0;
S_0x556704991860 .scope module, "t2" "t_flip_flop" 2 46, 3 1 0, S_0x55670496aaa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /OUTPUT 1 "Qc"
    .port_info 2 /INPUT 1 "T"
    .port_info 3 /INPUT 1 "clk"
L_0x5567049952a0 .functor NOT 1, v0x556704991ae0_0, C4<0>, C4<0>, C4<0>;
v0x556704991ae0_0 .var "Q", 0 0;
v0x556704991bc0_0 .net "Qc", 0 0, L_0x5567049952a0;  1 drivers
L_0x7f3d62b2a0a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x556704991c80_0 .net "T", 0 0, L_0x7f3d62b2a0a8;  1 drivers
v0x556704991d50_0 .net "clk", 0 0, L_0x5567049953d0;  1 drivers
E_0x556704950450 .event posedge, v0x556704991d50_0;
S_0x556704991ec0 .scope module, "t3" "t_flip_flop" 2 47, 3 1 0, S_0x55670496aaa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /OUTPUT 1 "Qc"
    .port_info 2 /INPUT 1 "T"
    .port_info 3 /INPUT 1 "clk"
L_0x5567049954f0 .functor NOT 1, v0x556704992140_0, C4<0>, C4<0>, C4<0>;
v0x556704992140_0 .var "Q", 0 0;
v0x556704992220_0 .net "Qc", 0 0, L_0x5567049954f0;  1 drivers
L_0x7f3d62b2a0f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5567049922e0_0 .net "T", 0 0, L_0x7f3d62b2a0f0;  1 drivers
v0x5567049923b0_0 .net "clk", 0 0, L_0x5567049959e0;  1 drivers
E_0x556704974f20 .event posedge, v0x5567049923b0_0;
S_0x556704992520 .scope module, "t4" "t_flip_flop" 2 49, 3 1 0, S_0x55670496aaa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /OUTPUT 1 "Qc"
    .port_info 2 /INPUT 1 "T"
    .port_info 3 /INPUT 1 "clk"
L_0x556704995b10 .functor NOT 1, v0x556704992760_0, C4<0>, C4<0>, C4<0>;
v0x556704992760_0 .var "Q", 0 0;
v0x556704992840_0 .net "Qc", 0 0, L_0x556704995b10;  1 drivers
L_0x7f3d62b2a138 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x556704992900_0 .net "T", 0 0, L_0x7f3d62b2a138;  1 drivers
v0x5567049929d0_0 .net "clk", 0 0, v0x5567049946f0_0;  alias, 1 drivers
S_0x556704992b20 .scope module, "t5" "t_flip_flop" 2 50, 3 1 0, S_0x55670496aaa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /OUTPUT 1 "Qc"
    .port_info 2 /INPUT 1 "T"
    .port_info 3 /INPUT 1 "clk"
L_0x556704995b80 .functor NOT 1, v0x556704992d50_0, C4<0>, C4<0>, C4<0>;
v0x556704992d50_0 .var "Q", 0 0;
v0x556704992e30_0 .net "Qc", 0 0, L_0x556704995b80;  1 drivers
L_0x7f3d62b2a180 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x556704992ef0_0 .net "T", 0 0, L_0x7f3d62b2a180;  1 drivers
v0x556704992fc0_0 .net "clk", 0 0, L_0x556704995bf0;  1 drivers
E_0x556704975220 .event posedge, v0x556704992fc0_0;
S_0x556704993130 .scope module, "t6" "t_flip_flop" 2 51, 3 1 0, S_0x55670496aaa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /OUTPUT 1 "Qc"
    .port_info 2 /INPUT 1 "T"
    .port_info 3 /INPUT 1 "clk"
L_0x556704995d30 .functor NOT 1, v0x5567049933f0_0, C4<0>, C4<0>, C4<0>;
v0x5567049933f0_0 .var "Q", 0 0;
v0x5567049934d0_0 .net "Qc", 0 0, L_0x556704995d30;  1 drivers
L_0x7f3d62b2a1c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x556704993590_0 .net "T", 0 0, L_0x7f3d62b2a1c8;  1 drivers
v0x556704993660_0 .net "clk", 0 0, L_0x556704995e00;  1 drivers
E_0x556704993370 .event posedge, v0x556704993660_0;
S_0x5567049937d0 .scope module, "t7" "t_flip_flop" 2 52, 3 1 0, S_0x55670496aaa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /OUTPUT 1 "Qc"
    .port_info 2 /INPUT 1 "T"
    .port_info 3 /INPUT 1 "clk"
L_0x556704995f20 .functor NOT 1, v0x556704993a90_0, C4<0>, C4<0>, C4<0>;
v0x556704993a90_0 .var "Q", 0 0;
v0x556704993b70_0 .net "Qc", 0 0, L_0x556704995f20;  1 drivers
L_0x7f3d62b2a210 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x556704993c30_0 .net "T", 0 0, L_0x7f3d62b2a210;  1 drivers
v0x556704993d00_0 .net "clk", 0 0, L_0x556704996400;  1 drivers
E_0x556704993a10 .event posedge, v0x556704993d00_0;
S_0x55670496c6d0 .scope module, "jk_flip_flop" "jk_flip_flop" 3 16;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /OUTPUT 1 "Qc"
    .port_info 2 /INPUT 1 "J"
    .port_info 3 /INPUT 1 "K"
    .port_info 4 /INPUT 1 "clk"
    .port_info 5 /INPUT 1 "rst"
L_0x5567049966d0 .functor NOT 1, v0x556704994ac0_0, C4<0>, C4<0>, C4<0>;
o0x7f3d62b743c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x556704994920_0 .net "J", 0 0, o0x7f3d62b743c8;  0 drivers
o0x7f3d62b743f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x556704994a00_0 .net "K", 0 0, o0x7f3d62b743f8;  0 drivers
v0x556704994ac0_0 .var "Q", 0 0;
v0x556704994b90_0 .net "Qc", 0 0, L_0x5567049966d0;  1 drivers
o0x7f3d62b74488 .functor BUFZ 1, C4<z>; HiZ drive
v0x556704994c50_0 .net "clk", 0 0, o0x7f3d62b74488;  0 drivers
o0x7f3d62b744b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x556704994d10_0 .net "rst", 0 0, o0x7f3d62b744b8;  0 drivers
E_0x556704994860 .event negedge, v0x556704994d10_0;
E_0x5567049948c0 .event posedge, v0x556704994c50_0;
    .scope S_0x556704990c30;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556704990ec0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x556704990c30;
T_1 ;
    %wait E_0x5567049502a0;
    %load/vec4 v0x556704991060_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x556704990ec0_0;
    %inv;
    %store/vec4 v0x556704990ec0_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x556704991060_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0x556704990ec0_0;
    %store/vec4 v0x556704990ec0_0, 0, 1;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x556704991250;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556704991480_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x556704991250;
T_3 ;
    %wait E_0x556704950560;
    %load/vec4 v0x556704991620_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0x556704991480_0;
    %inv;
    %store/vec4 v0x556704991480_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x556704991620_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v0x556704991480_0;
    %store/vec4 v0x556704991480_0, 0, 1;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x556704991860;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556704991ae0_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x556704991860;
T_5 ;
    %wait E_0x556704950450;
    %load/vec4 v0x556704991c80_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x556704991ae0_0;
    %inv;
    %store/vec4 v0x556704991ae0_0, 0, 1;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x556704991c80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0x556704991ae0_0;
    %store/vec4 v0x556704991ae0_0, 0, 1;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x556704991ec0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556704992140_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x556704991ec0;
T_7 ;
    %wait E_0x556704974f20;
    %load/vec4 v0x5567049922e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x556704992140_0;
    %inv;
    %store/vec4 v0x556704992140_0, 0, 1;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5567049922e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x556704992140_0;
    %store/vec4 v0x556704992140_0, 0, 1;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x556704992520;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556704992760_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0x556704992520;
T_9 ;
    %wait E_0x5567049502a0;
    %load/vec4 v0x556704992900_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x556704992760_0;
    %inv;
    %store/vec4 v0x556704992760_0, 0, 1;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x556704992900_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x556704992760_0;
    %store/vec4 v0x556704992760_0, 0, 1;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x556704992b20;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556704992d50_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0x556704992b20;
T_11 ;
    %wait E_0x556704975220;
    %load/vec4 v0x556704992ef0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x556704992d50_0;
    %inv;
    %store/vec4 v0x556704992d50_0, 0, 1;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x556704992ef0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v0x556704992d50_0;
    %store/vec4 v0x556704992d50_0, 0, 1;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x556704993130;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5567049933f0_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0x556704993130;
T_13 ;
    %wait E_0x556704993370;
    %load/vec4 v0x556704993590_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v0x5567049933f0_0;
    %inv;
    %store/vec4 v0x5567049933f0_0, 0, 1;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x556704993590_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %load/vec4 v0x5567049933f0_0;
    %store/vec4 v0x5567049933f0_0, 0, 1;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x5567049937d0;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556704993a90_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_0x5567049937d0;
T_15 ;
    %wait E_0x556704993a10;
    %load/vec4 v0x556704993c30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_15.0, 4;
    %load/vec4 v0x556704993a90_0;
    %inv;
    %store/vec4 v0x556704993a90_0, 0, 1;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x556704993c30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.2, 4;
    %load/vec4 v0x556704993a90_0;
    %store/vec4 v0x556704993a90_0, 0, 1;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x556704965ec0;
T_16 ;
    %wait E_0x5567049502a0;
    %load/vec4 v0x55670498f750_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %load/vec4 v0x5567049727e0_0;
    %store/vec4 v0x556704965d90_0, 0, 1;
    %jmp T_16.3;
T_16.0 ;
    %load/vec4 v0x5567049727e0_0;
    %store/vec4 v0x556704965d90_0, 0, 1;
    %jmp T_16.3;
T_16.1 ;
    %load/vec4 v0x556704971490_0;
    %store/vec4 v0x556704965d90_0, 0, 1;
    %jmp T_16.3;
T_16.3 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16;
    .scope S_0x55670498f900;
T_17 ;
    %wait E_0x5567049502a0;
    %load/vec4 v0x55670498fd90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %load/vec4 v0x55670498fb90_0;
    %store/vec4 v0x55670498fcd0_0, 0, 1;
    %jmp T_17.3;
T_17.0 ;
    %load/vec4 v0x55670498fb90_0;
    %store/vec4 v0x55670498fcd0_0, 0, 1;
    %jmp T_17.3;
T_17.1 ;
    %load/vec4 v0x55670498fc30_0;
    %store/vec4 v0x55670498fcd0_0, 0, 1;
    %jmp T_17.3;
T_17.3 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17;
    .scope S_0x55670498ff00;
T_18 ;
    %wait E_0x5567049502a0;
    %load/vec4 v0x556704990410_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %load/vec4 v0x5567049901f0_0;
    %store/vec4 v0x556704990350_0, 0, 1;
    %jmp T_18.3;
T_18.0 ;
    %load/vec4 v0x5567049901f0_0;
    %store/vec4 v0x556704990350_0, 0, 1;
    %jmp T_18.3;
T_18.1 ;
    %load/vec4 v0x5567049902b0_0;
    %store/vec4 v0x556704990350_0, 0, 1;
    %jmp T_18.3;
T_18.3 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18;
    .scope S_0x5567049905f0;
T_19 ;
    %wait E_0x5567049502a0;
    %load/vec4 v0x556704990aa0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %load/vec4 v0x556704990880_0;
    %store/vec4 v0x5567049909e0_0, 0, 1;
    %jmp T_19.3;
T_19.0 ;
    %load/vec4 v0x556704990880_0;
    %store/vec4 v0x5567049909e0_0, 0, 1;
    %jmp T_19.3;
T_19.1 ;
    %load/vec4 v0x556704990940_0;
    %store/vec4 v0x5567049909e0_0, 0, 1;
    %jmp T_19.3;
T_19.3 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19;
    .scope S_0x556704964290;
T_20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5567049946f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5567049947c0_0, 0, 1;
    %vpi_call 2 84 "$monitor", "(:Q %b :Qc %b)", v0x556704994570_0, v0x556704994630_0 {0 0 0};
    %delay 34, 0;
    %vpi_call 2 85 "$finish" {0 0 0};
    %end;
    .thread T_20;
    .scope S_0x556704964290;
T_21 ;
    %delay 1, 0;
    %load/vec4 v0x5567049946f0_0;
    %inv;
    %store/vec4 v0x5567049946f0_0, 0, 1;
    %jmp T_21;
    .thread T_21;
    .scope S_0x55670496c6d0;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556704994ac0_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_0x55670496c6d0;
T_23 ;
    %wait E_0x5567049948c0;
    %load/vec4 v0x556704994920_0;
    %load/vec4 v0x556704994a00_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_23.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_23.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_23.3, 6;
    %jmp T_23.4;
T_23.0 ;
    %load/vec4 v0x556704994ac0_0;
    %store/vec4 v0x556704994ac0_0, 0, 1;
    %jmp T_23.4;
T_23.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556704994ac0_0, 0, 1;
    %jmp T_23.4;
T_23.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556704994ac0_0, 0, 1;
    %jmp T_23.4;
T_23.3 ;
    %load/vec4 v0x556704994ac0_0;
    %inv;
    %store/vec4 v0x556704994ac0_0, 0, 1;
    %jmp T_23.4;
T_23.4 ;
    %pop/vec4 1;
    %jmp T_23;
    .thread T_23;
    .scope S_0x55670496c6d0;
T_24 ;
    %wait E_0x556704994860;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556704994ac0_0, 0, 1;
    %jmp T_24;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "counter.v";
    "./flip_flop.v";
