{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1635860631909 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1635860631910 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 02 10:43:51 2021 " "Processing started: Tue Nov 02 10:43:51 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1635860631910 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1635860631910 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off testbench_MIC_AMUX_ALU -c testbench_MIC_AMUX_ALU --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off testbench_MIC_AMUX_ALU -c testbench_MIC_AMUX_ALU --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1635860631910 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1635860632448 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1635860632448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_mic_amux_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench_mic_amux_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testbench_MIC_AMUX_ALU-tb_MIC " "Found design unit 1: testbench_MIC_AMUX_ALU-tb_MIC" {  } { { "testbench_MIC_AMUX_ALU.vhd" "" { Text "C:/Users/cassi/OneDrive/Documents/UFPI/Disciplinas/3P/ArquiteturaDeComputadores/VHDL/Programs/prova2/testbench_MIC_AMUX_ALU.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635860652407 ""} { "Info" "ISGN_ENTITY_NAME" "1 testbench_MIC_AMUX_ALU " "Found entity 1: testbench_MIC_AMUX_ALU" {  } { { "testbench_MIC_AMUX_ALU.vhd" "" { Text "C:/Users/cassi/OneDrive/Documents/UFPI/Disciplinas/3P/ArquiteturaDeComputadores/VHDL/Programs/prova2/testbench_MIC_AMUX_ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635860652407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1635860652407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mic_ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mic_ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIC_ULA-behavior " "Found design unit 1: MIC_ULA-behavior" {  } { { "MIC_ULA.vhd" "" { Text "C:/Users/cassi/OneDrive/Documents/UFPI/Disciplinas/3P/ArquiteturaDeComputadores/VHDL/Programs/prova2/MIC_ULA.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635860652412 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIC_ULA " "Found entity 1: MIC_ULA" {  } { { "MIC_ULA.vhd" "" { Text "C:/Users/cassi/OneDrive/Documents/UFPI/Disciplinas/3P/ArquiteturaDeComputadores/VHDL/Programs/prova2/MIC_ULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635860652412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1635860652412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mic_bankregisters.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mic_bankregisters.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIC_BankRegisters-behavior " "Found design unit 1: MIC_BankRegisters-behavior" {  } { { "MIC_BankRegisters.vhd" "" { Text "C:/Users/cassi/OneDrive/Documents/UFPI/Disciplinas/3P/ArquiteturaDeComputadores/VHDL/Programs/prova2/MIC_BankRegisters.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635860652416 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIC_BankRegisters " "Found entity 1: MIC_BankRegisters" {  } { { "MIC_BankRegisters.vhd" "" { Text "C:/Users/cassi/OneDrive/Documents/UFPI/Disciplinas/3P/ArquiteturaDeComputadores/VHDL/Programs/prova2/MIC_BankRegisters.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635860652416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1635860652416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_mic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file projeto_mic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PROJETO_MIC-behavior " "Found design unit 1: PROJETO_MIC-behavior" {  } { { "PROJETO_MIC.vhd" "" { Text "C:/Users/cassi/OneDrive/Documents/UFPI/Disciplinas/3P/ArquiteturaDeComputadores/VHDL/Programs/prova2/PROJETO_MIC.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635860652418 ""} { "Info" "ISGN_ENTITY_NAME" "1 PROJETO_MIC " "Found entity 1: PROJETO_MIC" {  } { { "PROJETO_MIC.vhd" "" { Text "C:/Users/cassi/OneDrive/Documents/UFPI/Disciplinas/3P/ArquiteturaDeComputadores/VHDL/Programs/prova2/PROJETO_MIC.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635860652418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1635860652418 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PROJETO_MIC " "Elaborating entity \"PROJETO_MIC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1635860652476 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REG_MAR PROJETO_MIC.vhd(120) " "VHDL Process Statement warning at PROJETO_MIC.vhd(120): signal \"REG_MAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROJETO_MIC.vhd" "" { Text "C:/Users/cassi/OneDrive/Documents/UFPI/Disciplinas/3P/ArquiteturaDeComputadores/VHDL/Programs/prova2/PROJETO_MIC.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1635860652479 "|PROJETO_MIC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REG_MBR_OUT PROJETO_MIC.vhd(131) " "VHDL Process Statement warning at PROJETO_MIC.vhd(131): signal \"REG_MBR_OUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROJETO_MIC.vhd" "" { Text "C:/Users/cassi/OneDrive/Documents/UFPI/Disciplinas/3P/ArquiteturaDeComputadores/VHDL/Programs/prova2/PROJETO_MIC.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1635860652479 "|PROJETO_MIC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REG_MBR_IN PROJETO_MIC.vhd(143) " "VHDL Process Statement warning at PROJETO_MIC.vhd(143): signal \"REG_MBR_IN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROJETO_MIC.vhd" "" { Text "C:/Users/cassi/OneDrive/Documents/UFPI/Disciplinas/3P/ArquiteturaDeComputadores/VHDL/Programs/prova2/PROJETO_MIC.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1635860652479 "|PROJETO_MIC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RD_OUT PROJETO_MIC.vhd(155) " "VHDL Process Statement warning at PROJETO_MIC.vhd(155): signal \"RD_OUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROJETO_MIC.vhd" "" { Text "C:/Users/cassi/OneDrive/Documents/UFPI/Disciplinas/3P/ArquiteturaDeComputadores/VHDL/Programs/prova2/PROJETO_MIC.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1635860652479 "|PROJETO_MIC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "WR_OUT PROJETO_MIC.vhd(166) " "VHDL Process Statement warning at PROJETO_MIC.vhd(166): signal \"WR_OUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROJETO_MIC.vhd" "" { Text "C:/Users/cassi/OneDrive/Documents/UFPI/Disciplinas/3P/ArquiteturaDeComputadores/VHDL/Programs/prova2/PROJETO_MIC.vhd" 166 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1635860652480 "|PROJETO_MIC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIC_BankRegisters MIC_BankRegisters:Registers " "Elaborating entity \"MIC_BankRegisters\" for hierarchy \"MIC_BankRegisters:Registers\"" {  } { { "PROJETO_MIC.vhd" "Registers" { Text "C:/Users/cassi/OneDrive/Documents/UFPI/Disciplinas/3P/ArquiteturaDeComputadores/VHDL/Programs/prova2/PROJETO_MIC.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1635860652481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIC_ULA MIC_ULA:MUX_ALU_DESLOCADOR " "Elaborating entity \"MIC_ULA\" for hierarchy \"MIC_ULA:MUX_ALU_DESLOCADOR\"" {  } { { "PROJETO_MIC.vhd" "MUX_ALU_DESLOCADOR" { Text "C:/Users/cassi/OneDrive/Documents/UFPI/Disciplinas/3P/ArquiteturaDeComputadores/VHDL/Programs/prova2/PROJETO_MIC.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1635860652694 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4839 " "Peak virtual memory: 4839 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1635860653198 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 02 10:44:13 2021 " "Processing ended: Tue Nov 02 10:44:13 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1635860653198 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1635860653198 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1635860653198 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1635860653198 ""}
