// Seed: 3815206066
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  assign module_1.id_8 = 0;
  output wire id_2;
  inout wire id_1;
  logic [1 : -1 'b0] id_4;
  ;
endmodule
module module_1 #(
    parameter id_11 = 32'd45
) (
    input supply0 id_0,
    input tri0 id_1,
    input tri1 id_2,
    input tri1 id_3,
    input supply1 id_4,
    output uwire id_5,
    input tri id_6,
    output tri1 id_7,
    input supply1 id_8,
    output tri1 id_9,
    output supply0 id_10,
    output wor _id_11
);
  wire id_13;
  wire id_14;
  module_0 modCall_1 (
      id_13,
      id_13,
      id_14
  );
  logic [-1  ==  -1 : id_11] id_15;
endmodule
