0.7
2020.2
Nov  8 2024
22:36:57
C:/repo/systemverilog/basic_sequential/basic_sequential.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,uvm,,,,,,
C:/repo/systemverilog/basic_sequential/basic_sequential.srcs/sim_1/new/universal_bin_count_tb.sv,1758130440,systemVerilog,,,,universal_bin_count_tb,,uvm,,,,,,
C:/repo/systemverilog/basic_sequential/basic_sequential.srcs/sources_1/new/universal_bin_counter.sv,1758129144,systemVerilog,,C:/repo/systemverilog/basic_sequential/basic_sequential.srcs/sim_1/new/universal_bin_count_tb.sv,,universal_bin_counter,,uvm,,,,,,
