// Seed: 3954048318
module module_0;
  wire id_1;
  assign module_1.id_7 = 0;
  wire id_2;
  reg  id_3;
  always_comb id_3 <= 1 ? id_1 : -1;
  assign id_3 = id_3;
  wire id_4[-1 : -1];
endmodule
module module_1 (
    input wire id_0,
    input uwire id_1,
    input wor id_2,
    input uwire id_3,
    input wor id_4,
    input wor id_5,
    input uwire id_6,
    input tri id_7,
    input wire id_8,
    input uwire id_9,
    output supply0 id_10
);
  assign id_10 = (-1);
  assign id_10.id_6 = {(-1) - -1, id_9};
  module_0 modCall_1 ();
endmodule
