m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/nievep/Downloads/Advanced Computer Hardware Design/Lab 1 Cache Coherency
vFilterProgrammable
Z0 !s110 1740550507
!i10b 1
!s100 DQJEl;S:nQ>:5RQ`0m[j61
Z1 !s11b Dg1SIo80bB@j0V0VzS_@n1
IV6CIA5?75il63;2[Bj;bE1
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 dC:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/VerilogFilterArchitectureDesign100TapNoParallelizationNoPipeline
w1740550187
8C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/VerilogFilterArchitectureDesign100TapNoParallelizationNoPipeline/FilterProgrammable.v
FC:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/VerilogFilterArchitectureDesign100TapNoParallelizationNoPipeline/FilterProgrammable.v
!i122 0
L0 52 2300
Z4 OV;L;2020.1;71
r1
!s85 0
31
!s108 1740550506.000000
!s107 C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/VerilogFilterArchitectureDesign100TapNoParallelizationNoPipeline/FilterProgrammable.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/VerilogFilterArchitectureDesign100TapNoParallelizationNoPipeline/FilterProgrammable.v|
!i113 1
Z5 o-work work
Z6 tCvgOpt 0
n@filter@programmable
vFilterProgrammable_tb
R0
!i10b 1
!s100 mM^W_i`QKQ>9Bh=F4@IW53
R1
I=<AD0@Ez?C]:B:n9goo2X2
R2
R3
w1740550188
8C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/VerilogFilterArchitectureDesign100TapNoParallelizationNoPipeline/FilterProgrammable_tb.v
FC:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/VerilogFilterArchitectureDesign100TapNoParallelizationNoPipeline/FilterProgrammable_tb.v
!i122 1
L0 26 3610
R4
r1
!s85 0
31
!s108 1740550507.000000
!s107 C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/VerilogFilterArchitectureDesign100TapNoParallelizationNoPipeline/FilterProgrammable_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/VerilogFilterArchitectureDesign100TapNoParallelizationNoPipeline/FilterProgrammable_tb.v|
!i113 1
R5
R6
n@filter@programmable_tb
