# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do DE1_SoC_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/sjaem/Desktop/EE271/lab6 {C:/Users/sjaem/Desktop/EE271/lab6/startRowFrog.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:39:51 on Jun 05,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/sjaem/Desktop/EE271/lab6" C:/Users/sjaem/Desktop/EE271/lab6/startRowFrog.sv 
# -- Compiling module startRowFrog
# -- Compiling module startRowFrog_testbench
# 
# Top level modules:
# 	startRowFrog_testbench
# End time: 21:39:51 on Jun 05,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/sjaem/Desktop/EE271/lab6 {C:/Users/sjaem/Desktop/EE271/lab6/userInput.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:39:51 on Jun 05,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/sjaem/Desktop/EE271/lab6" C:/Users/sjaem/Desktop/EE271/lab6/userInput.sv 
# -- Compiling module userInput
# -- Compiling module userInput_testbench
# 
# Top level modules:
# 	userInput_testbench
# End time: 21:39:51 on Jun 05,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/sjaem/Desktop/EE271/lab6 {C:/Users/sjaem/Desktop/EE271/lab6/metastabilityFree.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:39:51 on Jun 05,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/sjaem/Desktop/EE271/lab6" C:/Users/sjaem/Desktop/EE271/lab6/metastabilityFree.sv 
# -- Compiling module metastabilityFree
# -- Compiling module metastabilityFree_testbench
# 
# Top level modules:
# 	metastabilityFree_testbench
# End time: 21:39:51 on Jun 05,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/sjaem/Desktop/EE271/lab6 {C:/Users/sjaem/Desktop/EE271/lab6/led_matrix_driver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:39:51 on Jun 05,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/sjaem/Desktop/EE271/lab6" C:/Users/sjaem/Desktop/EE271/lab6/led_matrix_driver.sv 
# -- Compiling module led_matrix_driver
# 
# Top level modules:
# 	led_matrix_driver
# End time: 21:39:51 on Jun 05,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/sjaem/Desktop/EE271/lab6 {C:/Users/sjaem/Desktop/EE271/lab6/cars.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:39:51 on Jun 05,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/sjaem/Desktop/EE271/lab6" C:/Users/sjaem/Desktop/EE271/lab6/cars.sv 
# -- Compiling module cars
# -- Compiling module cars_testbench
# 
# Top level modules:
# 	cars_testbench
# End time: 21:39:51 on Jun 05,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/sjaem/Desktop/EE271/lab6 {C:/Users/sjaem/Desktop/EE271/lab6/startFrog.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:39:51 on Jun 05,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/sjaem/Desktop/EE271/lab6" C:/Users/sjaem/Desktop/EE271/lab6/startFrog.sv 
# -- Compiling module startFrog
# -- Compiling module startFrog_testbench
# 
# Top level modules:
# 	startFrog_testbench
# End time: 21:39:51 on Jun 05,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/sjaem/Desktop/EE271/lab6 {C:/Users/sjaem/Desktop/EE271/lab6/frog.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:39:51 on Jun 05,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/sjaem/Desktop/EE271/lab6" C:/Users/sjaem/Desktop/EE271/lab6/frog.sv 
# -- Compiling module frog
# -- Compiling module frog_testbench
# 
# Top level modules:
# 	frog_testbench
# End time: 21:39:51 on Jun 05,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/sjaem/Desktop/EE271/lab6 {C:/Users/sjaem/Desktop/EE271/lab6/checkFrog.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:39:51 on Jun 05,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/sjaem/Desktop/EE271/lab6" C:/Users/sjaem/Desktop/EE271/lab6/checkFrog.sv 
# -- Compiling module checkFrog
# -- Compiling module checkFrog_testbench
# 
# Top level modules:
# 	checkFrog_testbench
# End time: 21:39:52 on Jun 05,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/sjaem/Desktop/EE271/lab6 {C:/Users/sjaem/Desktop/EE271/lab6/seg7.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:39:52 on Jun 05,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/sjaem/Desktop/EE271/lab6" C:/Users/sjaem/Desktop/EE271/lab6/seg7.sv 
# -- Compiling module seg7
# -- Compiling module seg7_testbench
# 
# Top level modules:
# 	seg7_testbench
# End time: 21:39:52 on Jun 05,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/sjaem/Desktop/EE271/lab6 {C:/Users/sjaem/Desktop/EE271/lab6/scoreCalculator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:39:52 on Jun 05,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/sjaem/Desktop/EE271/lab6" C:/Users/sjaem/Desktop/EE271/lab6/scoreCalculator.sv 
# -- Compiling module scoreCalculator
# -- Compiling module scoreCalculator_testbench
# 
# Top level modules:
# 	scoreCalculator_testbench
# End time: 21:39:52 on Jun 05,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/sjaem/Desktop/EE271/lab6 {C:/Users/sjaem/Desktop/EE271/lab6/DE1_SoC.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:39:52 on Jun 05,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/sjaem/Desktop/EE271/lab6" C:/Users/sjaem/Desktop/EE271/lab6/DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module clock_divider
# ** Error (suppressible): (vlog-7061) C:/Users/sjaem/Desktop/EE271/lab6/DE1_SoC.sv(167): Variable 'divided_clocks' driven in an always_ff block, may not be driven by any other process. See C:/Users/sjaem/Desktop/EE271/lab6/DE1_SoC.sv(163).
# End time: 21:39:52 on Jun 05,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./DE1_SoC_run_msim_rtl_verilog.do line 18
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv -work work +incdir+C:/Users/sjaem/Desktop/EE271/lab6 {C:/Users/sjaem/Desktop/EE271/lab6/DE1_SoC.sv}"
vsim work.cars_testbench
# vsim work.cars_testbench 
# Start time: 21:40:02 on Jun 05,2019
# Loading sv_std.std
# Loading work.cars_testbench
# Loading work.cars
add wave -position end sim:/cars_testbench/dut/*
run -all
# ** Note: $stop    : C:/Users/sjaem/Desktop/EE271/lab6/cars.sv(63)
#    Time: 1350 ps  Iteration: 1  Instance: /cars_testbench
# Break in Module cars_testbench at C:/Users/sjaem/Desktop/EE271/lab6/cars.sv line 63
# End time: 21:51:25 on Jun 05,2019, Elapsed time: 0:11:23
# Errors: 0, Warnings: 0
