m255
K3
13
cModel Technology
Z0 dC:\Users\simon\Desktop\UNI\VHDL\Uni_Projektas\simulation\modelsim
Ecorr_buffer
Z1 w1684334596
Z2 DPx4 ieee 16 std_logic_textio 0 22 ?Il0a149GV276[?[UMDWh2
Z3 DPx4 ieee 11 numeric_std 0 22 O3PF8EB`?j9=z7KT`fn941
Z4 DPx3 std 6 textio 0 22 5>J:;AW>W0[[dW0I6EN1Q0
Z5 DPx4 ieee 14 std_logic_1164 0 22 5=aWaoGZSMWIcH0i^f`XF1
Z6 dC:\Users\simon\Desktop\UNI\VHDL\Uni_Projektas\simulation\modelsim
Z7 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Buffer.vhd
Z8 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Buffer.vhd
l0
L7
V?J41nnd]h6ZY^W;DCU[Di3
Z9 OV;C;10.1d;51
31
Z10 !s108 1684415093.554000
Z11 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Buffer.vhd|
Z12 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Buffer.vhd|
Z13 o-93 -work work -O0
Z14 tExplicit 1
!s100 :@9YRRO14CWhz>b5FQZhJ0
!i10b 1
Aarc
R2
R3
R4
R5
DEx4 work 11 corr_buffer 0 22 ?J41nnd]h6ZY^W;DCU[Di3
l48
L27
V5fFD=AW]^^X`8f_W>m6gI1
R9
31
R10
R11
R12
R13
R14
!s100 EE8E7TJF<IF?nhf^AAI^]1
!i10b 1
Ecorr_main
Z15 w1684415351
R2
R3
R4
R5
R6
Z16 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Main.vhd
Z17 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Main.vhd
l0
L7
V>L6@S]SIUbM5;Z9iOC@No1
!s100 aH]kZMPUnjNL0MI3jTzdO1
R9
32
!i10b 1
Z18 !s108 1684415358.973000
Z19 !s90 -reportprogress|300|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Main.vhd|
Z20 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Main.vhd|
Z21 o-work work -O0
R14
Aarc
R2
R3
R4
R5
DEx4 work 9 corr_main 0 22 >L6@S]SIUbM5;Z9iOC@No1
l82
L28
V0z>Aj:1G>iQn=9zE@:3YC0
!s100 9NA2c:D_:TZ453z2eMUIl2
R9
32
!i10b 1
R18
R19
R20
R21
R14
Emram_controller
Z22 w1682365475
R2
R3
R4
R5
R6
Z23 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/MRAM_Controller.vhd
Z24 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/MRAM_Controller.vhd
l0
L11
VhIQ1nN9MV9a9nR8JgOH9:2
R9
31
Z25 !s108 1684415093.167000
Z26 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/MRAM_Controller.vhd|
Z27 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/MRAM_Controller.vhd|
R13
R14
!s100 f<i1V][9j1eAUM;HoVQ1?2
!i10b 1
Aarc
R2
R3
R4
R5
DEx4 work 15 mram_controller 0 22 hIQ1nN9MV9a9nR8JgOH9:2
l37
L32
VW8E7RUaVDZRL=18Ja32Og1
R9
31
R25
R26
R27
R13
R14
!s100 bgGY;MDKm7ff@nV7=19OV2
!i10b 1
Eread_adc_manager
Z28 w1684235581
R2
R3
R4
R5
R6
Z29 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Read_adc_manager.vhd
Z30 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Read_adc_manager.vhd
l0
L7
VEQlf6_I2^dL2hIeKZeJKC3
R9
31
Z31 !s108 1684415093.357000
Z32 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Read_adc_manager.vhd|
Z33 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Read_adc_manager.vhd|
R13
R14
!s100 n6;4lhFDRk8PzjM33WfZA0
!i10b 1
Aarc
R2
R3
R4
R5
DEx4 work 16 read_adc_manager 0 22 EQlf6_I2^dL2hIeKZeJKC3
l32
L27
VZ@Kf=]bbKU:emW^?M^JoU0
R9
31
R31
R32
R33
R13
R14
!s100 lJHICj:Uo>:9J2gbPeo933
!i10b 1
Esetup_manager
Z34 w1682365478
R2
R3
R4
R5
R6
Z35 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Setup_manager.vhd
Z36 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Setup_manager.vhd
l0
L7
V7IJjIENf@Ajf:8AOOY3@?0
R9
31
Z37 !s108 1684415093.293000
Z38 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Setup_manager.vhd|
Z39 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Setup_manager.vhd|
R13
R14
!s100 PhFBQbZFzoDIIjMKJe8ko3
!i10b 1
Aarc
R2
R3
R4
R5
DEx4 work 13 setup_manager 0 22 7IJjIENf@Ajf:8AOOY3@?0
l24
L22
V6:HTh:ZPohc=R5W<KPdiV2
R9
31
R37
R38
R39
R13
R14
!s100 hY11YKHNW_05HTU0iOGhF0
!i10b 1
Espi_controller
Z40 w1682621221
R2
R3
R4
R5
R6
Z41 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_Controller.vhd
Z42 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_Controller.vhd
l0
L9
V^>BQ9dEGE?bJ`CTD]4kf<3
R9
31
Z43 !s108 1684415092.984000
Z44 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_Controller.vhd|
Z45 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_Controller.vhd|
R13
R14
!s100 zL@Vi^VS_4HP=Vf60h=;h3
!i10b 1
Aarc
R2
R3
R4
R5
DEx4 work 14 spi_controller 0 22 ^>BQ9dEGE?bJ`CTD]4kf<3
l72
L26
V3A`^Bh:ElaeMfOIG>kgUF1
R9
31
R43
R44
R45
R13
R14
!s100 Vbk@M2d=;03DU1oP3GeH12
!i10b 1
Espi_tx
R40
R2
R3
R4
R5
R6
Z46 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_TX.vhd
Z47 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_TX.vhd
l0
L7
VNR_T6:U@:cB]1nEUfM3D]3
R9
31
Z48 !s108 1684415093.047000
Z49 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_TX.vhd|
Z50 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_TX.vhd|
R13
R14
!s100 9F=BPVQcO_H=DG`@CkSWB3
!i10b 1
Aarc
R2
R3
R4
R5
DEx4 work 6 spi_tx 0 22 NR_T6:U@:cB]1nEUfM3D]3
l35
L22
Vza[oK]_F1]I9U@m491?K?0
R9
31
R48
R49
R50
R13
R14
!s100 K`2m^faGNgQb@FCe8H^_j1
!i10b 1
Estate_manager
Z51 w1684335851
R2
R3
R4
R5
R6
Z52 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/State_manager.vhd
Z53 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/State_manager.vhd
l0
L7
VZfe6:QM@6dZnmB_6hFHHK0
R9
31
Z54 !s108 1684415093.231000
Z55 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/State_manager.vhd|
Z56 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/State_manager.vhd|
R13
R14
!s100 flA3ZYoEO81AaGKLz35In0
!i10b 1
Aarc
R2
R3
R4
R5
DEx4 work 13 state_manager 0 22 Zfe6:QM@6dZnmB_6hFHHK0
l27
L22
VIM1FbfY8c[in36RzonO[`0
R9
31
R54
R55
R56
R13
R14
!s100 75nOB_N1bQB:[LSVc04?]3
!i10b 1
Etestbenchas
Z57 w1684241650
R2
R3
R4
R5
R6
Z58 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Testbenchas.vhd
Z59 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Testbenchas.vhd
l0
L7
Vo<3R[Eg=4g7oCgYDcGgk70
R9
31
Z60 !s108 1684415093.685000
Z61 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Testbenchas.vhd|
Z62 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Testbenchas.vhd|
R13
R14
!s100 c>oN73XTbM_c7]6aNKBI>1
!i10b 1
Auni_projektas_arch
R2
R3
R4
R5
DEx4 work 11 testbenchas 0 22 o<3R[Eg=4g7oCgYDcGgk70
l125
L14
ViXH2Ojdi^`L3LIz^_2@mo1
R9
31
R60
R61
R62
R13
R14
!s100 05l_o[75DlbLligMLVY;I2
!i10b 1
Euart_controller
R40
Z63 DPx4 ieee 9 math_real 0 22 :iME`dTX54_U49lJNF5JI3
R2
R3
R4
R5
R6
Z64 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_Controller.vhd
Z65 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_Controller.vhd
l0
L8
V9>0@WY7]eQ6TGCP8:m?=T2
R9
31
Z66 !s108 1684415092.803000
Z67 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_Controller.vhd|
Z68 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_Controller.vhd|
R13
R14
!s100 dniWcnLfJdDg4dYQUb_5:1
!i10b 1
Aarc
R63
R2
R3
R4
R5
DEx4 work 15 uart_controller 0 22 9>0@WY7]eQ6TGCP8:m?=T2
l62
L21
V=5O[aiM37ZL[=m1V7:2A?2
R9
31
R66
R67
R68
R13
R14
!s100 n@iS;VYz28W2eOco@CPRC2
!i10b 1
Euart_fifo_wizard
Z69 w1675277695
R4
R5
R6
Z70 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_FIFO_wizard.vhd
Z71 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_FIFO_wizard.vhd
l0
L42
VkPMA?<I:3BohhMEPM36VC3
R9
31
Z72 !s108 1684415092.926000
Z73 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_FIFO_wizard.vhd|
Z74 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_FIFO_wizard.vhd|
R13
R14
!s100 =<Ofg0c3hRkJnDCZUK5Qk1
!i10b 1
Asyn
R4
R5
DEx4 work 16 uart_fifo_wizard 0 22 kPMA?<I:3BohhMEPM36VC3
l85
L55
V4FfC4F]KUU]l1H2I82jQj2
R9
31
R72
R73
R74
R13
R14
!s100 M>Q<kV1^YeQ8jO9V;ZRFa2
!i10b 1
Euart_tx
Z75 w1682365197
R2
R3
R4
R5
R6
Z76 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_TX.vhd
Z77 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_TX.vhd
l0
L10
V2Ni7nNL?]IG<e@:6U344S1
R9
31
Z78 !s108 1684415092.864000
Z79 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_TX.vhd|
Z80 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_TX.vhd|
R13
R14
!s100 YazYlHTj^dE53IiF:;lLW2
!i10b 1
Aarc
R2
R3
R4
R5
DEx4 work 7 uart_tx 0 22 2Ni7nNL?]IG<e@:6U344S1
l33
L24
V[1EFWHWLNY=4EVbY2GMcn2
R9
31
R78
R79
R80
R13
R14
!s100 0TMcDG7K7AAQJoZ0>TLM32
!i10b 1
Euni_projektas
Z81 w1684335314
R2
R3
R4
R5
R6
Z82 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd
Z83 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd
l0
L7
V^IddfI:0IgX_^6KT<m_H21
R9
31
Z84 !s108 1684415092.738000
Z85 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd|
Z86 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd|
R13
R14
!s100 O>bcK9;lEzZVU=H>[;mag0
!i10b 1
Aarc
R2
R3
R4
R5
DEx4 work 13 uni_projektas 0 22 ^IddfI:0IgX_^6KT<m_H21
l245
L54
VnzjR<7[U[W[N^h^8C?IG50
R9
31
R84
R85
R86
R13
R14
!s100 haW>X^1chP^I1iU^?JG7P0
!i10b 1
Ewizard_pll
Z87 w1682621222
R4
R5
R6
Z88 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_pll.vhd
Z89 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_pll.vhd
l0
L42
VkP9YH9Bk6[cLbdZ6zdG^M2
R9
31
Z90 !s108 1684415093.485000
Z91 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_pll.vhd|
Z92 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_pll.vhd|
R13
R14
!s100 8gOQ3aUW5EfBYhGlfFTY>1
!i10b 1
Asyn
R4
R5
DEx4 work 10 wizard_pll 0 22 kP9YH9Bk6[cLbdZ6zdG^M2
l122
L51
VbdC]kjKR8S@hT@87;7k:Z3
R9
31
R90
R91
R92
R13
R14
!s100 ?1j2i]A2dl20aM69I_?FV1
!i10b 1
Ewizard_spi_fifo
R87
R4
R5
R6
Z93 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_spi_fifo.vhd
Z94 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_spi_fifo.vhd
l0
L42
VD^_hMGXQ:Gb^a7`Z41m0_3
R9
31
Z95 !s108 1684415093.109000
Z96 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_spi_fifo.vhd|
Z97 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_spi_fifo.vhd|
R13
R14
!s100 iXYb4lzRU]hoTz`TM4jSd2
!i10b 1
Asyn
R4
R5
DEx4 work 15 wizard_spi_fifo 0 22 D^_hMGXQ:Gb^a7`Z41m0_3
l85
L55
VGAC:9NM]k6;]^j_:HdBIA0
R9
31
R95
R96
R97
R13
R14
!s100 AWLgO7mS@7W^7O`e>5Iac2
!i10b 1
Ewrite_out_mram_manager
R40
R2
R3
R4
R5
R6
Z98 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Write_out_mram_manager.vhd
Z99 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Write_out_mram_manager.vhd
l0
L7
VIiM???eMfYnJb[WZ6:llN3
R9
31
Z100 !s108 1684415093.421000
Z101 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Write_out_mram_manager.vhd|
Z102 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Write_out_mram_manager.vhd|
R13
R14
!s100 3<HUXK1aKz86d?Q0KUT[k2
!i10b 1
Aarc
R2
R3
R4
R5
DEx4 work 22 write_out_mram_manager 0 22 IiM???eMfYnJb[WZ6:llN3
l35
L28
VZ]JSVYC9_S^BHRKXI8BA:0
R9
31
R100
R101
R102
R13
R14
!s100 QSX7a`eD>mO]Xh8U6GTa:1
!i10b 1
