-- VHDL for IBM SMS ALD page 11.10.05.1
-- Title: LOGIC GATE RING ADVAN PULSES-ACC
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 6/26/2020 12:24:21 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_11_10_05_1_LOGIC_GATE_RING_ADVAN_PULSES_ACC is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_2ND_CLOCK_PULSE_1:	 in STD_LOGIC;
		PS_LOGIC_RING_ON_ADVANCE_1:	 out STD_LOGIC;
		PS_LOGIC_RING_OFF_ADVANCE_1:	 out STD_LOGIC;
		PS_LOGIC_RING_ON_ADVANCE_2:	 out STD_LOGIC;
		PS_LOGIC_RING_OFF_ADVANCE_2:	 out STD_LOGIC);
end ALD_11_10_05_1_LOGIC_GATE_RING_ADVAN_PULSES_ACC;

architecture behavioral of ALD_11_10_05_1_LOGIC_GATE_RING_ADVAN_PULSES_ACC is 

	signal OUT_4A_D: STD_LOGIC;
	signal OUT_4C_C: STD_LOGIC;
	signal OUT_4E_D: STD_LOGIC;
	signal OUT_4G_C: STD_LOGIC;

begin

	OUT_4A_D <= NOT PS_2ND_CLOCK_PULSE_1;
	OUT_4C_C <= NOT PS_2ND_CLOCK_PULSE_1;
	OUT_4E_D <= NOT PS_2ND_CLOCK_PULSE_1;
	OUT_4G_C <= NOT PS_2ND_CLOCK_PULSE_1;

	PS_LOGIC_RING_ON_ADVANCE_1 <= OUT_4A_D;
	PS_LOGIC_RING_OFF_ADVANCE_1 <= OUT_4C_C;
	PS_LOGIC_RING_ON_ADVANCE_2 <= OUT_4E_D;
	PS_LOGIC_RING_OFF_ADVANCE_2 <= OUT_4G_C;


end;
