<stg><name>fir</name>


<trans_list>

<trans id="82" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="83" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="84" from="2" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="3" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
<literal name="icmp_ln17_1" val="1"/>
<literal name="icmp_ln17_2" val="1"/>
<literal name="icmp_ln17_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="5" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17_3" val="0"/>
</and_exp><and_exp><literal name="icmp_ln17_2" val="0"/>
</and_exp><and_exp><literal name="icmp_ln17_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="6" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="96" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="99" from="9" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %y) nounwind, !map !7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32 %x) nounwind, !map !13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @fir_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %x_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %x) nounwind

]]></Node>
<StgValue><ssdm name="x_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %1

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0  %i_0_0 = phi i5 [ 10, %0 ], [ %add_ln18_3, %5 ]

]]></Node>
<StgValue><ssdm name="i_0_0"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="5">
<![CDATA[
:1  %i_0_0_cast = sext i5 %i_0_0 to i32

]]></Node>
<StgValue><ssdm name="i_0_0_cast"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %icmp_ln17 = icmp sgt i5 %i_0_0, 0

]]></Node>
<StgValue><ssdm name="icmp_ln17"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln17, label %2, label %6

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %add_ln18 = add i5 %i_0_0, -1

]]></Node>
<StgValue><ssdm name="add_ln18"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="5">
<![CDATA[
:2  %zext_ln18 = zext i5 %add_ln18 to i64

]]></Node>
<StgValue><ssdm name="zext_ln18"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %shift_reg_addr = getelementptr inbounds [11 x i32]* @shift_reg, i64 0, i64 %zext_ln18

]]></Node>
<StgValue><ssdm name="shift_reg_addr"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="4">
<![CDATA[
:4  %shift_reg_load = load i32* %shift_reg_addr, align 4

]]></Node>
<StgValue><ssdm name="shift_reg_load"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:8  %icmp_ln17_1 = icmp sgt i5 %add_ln18, 0

]]></Node>
<StgValue><ssdm name="icmp_ln17_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln17"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="4">
<![CDATA[
:4  %shift_reg_load = load i32* %shift_reg_addr, align 4

]]></Node>
<StgValue><ssdm name="shift_reg_load"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="32">
<![CDATA[
:5  %zext_ln18_1 = zext i32 %i_0_0_cast to i64

]]></Node>
<StgValue><ssdm name="zext_ln18_1"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %shift_reg_addr_1 = getelementptr inbounds [11 x i32]* @shift_reg, i64 0, i64 %zext_ln18_1

]]></Node>
<StgValue><ssdm name="shift_reg_addr_1"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:7  store i32 %shift_reg_load, i32* %shift_reg_addr_1, align 8

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %icmp_ln17_1, label %3, label %6

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0  %add_ln18_1 = add i5 %i_0_0, -2

]]></Node>
<StgValue><ssdm name="add_ln18_1"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="5">
<![CDATA[
:1  %sext_ln18 = sext i5 %add_ln18_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln18"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="32">
<![CDATA[
:2  %zext_ln18_2 = zext i32 %sext_ln18 to i64

]]></Node>
<StgValue><ssdm name="zext_ln18_2"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %shift_reg_addr_4 = getelementptr inbounds [11 x i32]* @shift_reg, i64 0, i64 %zext_ln18_2

]]></Node>
<StgValue><ssdm name="shift_reg_addr_4"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="4">
<![CDATA[
:4  %shift_reg_load_4 = load i32* %shift_reg_addr_4, align 8

]]></Node>
<StgValue><ssdm name="shift_reg_load_4"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:6  %icmp_ln17_2 = icmp sgt i5 %add_ln18_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln17_2"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="37" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="4">
<![CDATA[
:4  %shift_reg_load_4 = load i32* %shift_reg_addr_4, align 8

]]></Node>
<StgValue><ssdm name="shift_reg_load_4"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
:5  store i32 %shift_reg_load_4, i32* %shift_reg_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %icmp_ln17_2, label %4, label %6

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %add_ln18_2 = add i5 -3, %i_0_0

]]></Node>
<StgValue><ssdm name="add_ln18_2"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="5">
<![CDATA[
:3  %sext_ln18_1 = sext i5 %add_ln18_2 to i32

]]></Node>
<StgValue><ssdm name="sext_ln18_1"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="32">
<![CDATA[
:4  %zext_ln18_3 = zext i32 %sext_ln18_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln18_3"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %shift_reg_addr_5 = getelementptr inbounds [11 x i32]* @shift_reg, i64 0, i64 %zext_ln18_3

]]></Node>
<StgValue><ssdm name="shift_reg_addr_5"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="4">
<![CDATA[
:6  %shift_reg_load_2 = load i32* %shift_reg_addr_5, align 4

]]></Node>
<StgValue><ssdm name="shift_reg_load_2"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="45" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
<literal name="icmp_ln17_1" val="1"/>
<literal name="icmp_ln17_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="4" op_0_bw="5">
<![CDATA[
:0  %trunc_ln18 = trunc i5 %i_0_0 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln18"/></StgValue>
</operation>

<operation id="46" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
<literal name="icmp_ln17_1" val="1"/>
<literal name="icmp_ln17_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %add_ln18_4 = add i4 -3, %trunc_ln18

]]></Node>
<StgValue><ssdm name="add_ln18_4"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
<literal name="icmp_ln17_1" val="1"/>
<literal name="icmp_ln17_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="4">
<![CDATA[
:6  %shift_reg_load_2 = load i32* %shift_reg_addr_5, align 4

]]></Node>
<StgValue><ssdm name="shift_reg_load_2"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
<literal name="icmp_ln17_1" val="1"/>
<literal name="icmp_ln17_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
:7  store i32 %shift_reg_load_2, i32* %shift_reg_addr_4, align 8

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
<literal name="icmp_ln17_1" val="1"/>
<literal name="icmp_ln17_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:8  %icmp_ln17_3 = icmp sgt i4 %add_ln18_4, 0

]]></Node>
<StgValue><ssdm name="icmp_ln17_3"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
<literal name="icmp_ln17_1" val="1"/>
<literal name="icmp_ln17_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %icmp_ln17_3, label %5, label %6

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
<literal name="icmp_ln17_1" val="1"/>
<literal name="icmp_ln17_2" val="1"/>
<literal name="icmp_ln17_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0  %add_ln18_3 = add i5 %i_0_0, -4

]]></Node>
<StgValue><ssdm name="add_ln18_3"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
<literal name="icmp_ln17_1" val="1"/>
<literal name="icmp_ln17_2" val="1"/>
<literal name="icmp_ln17_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="5">
<![CDATA[
:1  %sext_ln18_2 = sext i5 %add_ln18_3 to i32

]]></Node>
<StgValue><ssdm name="sext_ln18_2"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
<literal name="icmp_ln17_1" val="1"/>
<literal name="icmp_ln17_2" val="1"/>
<literal name="icmp_ln17_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="32">
<![CDATA[
:2  %zext_ln18_4 = zext i32 %sext_ln18_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln18_4"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
<literal name="icmp_ln17_1" val="1"/>
<literal name="icmp_ln17_2" val="1"/>
<literal name="icmp_ln17_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %shift_reg_addr_3 = getelementptr inbounds [11 x i32]* @shift_reg, i64 0, i64 %zext_ln18_4

]]></Node>
<StgValue><ssdm name="shift_reg_addr_3"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
<literal name="icmp_ln17_1" val="1"/>
<literal name="icmp_ln17_2" val="1"/>
<literal name="icmp_ln17_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="4">
<![CDATA[
:4  %shift_reg_load_3 = load i32* %shift_reg_addr_3, align 8

]]></Node>
<StgValue><ssdm name="shift_reg_load_3"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="56" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="4">
<![CDATA[
:4  %shift_reg_load_3 = load i32* %shift_reg_addr_3, align 8

]]></Node>
<StgValue><ssdm name="shift_reg_load_3"/></StgValue>
</operation>

<operation id="57" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
:5  store i32 %shift_reg_load_3, i32* %shift_reg_addr_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="58" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %1

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="59" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
:0  store i32 %x_read, i32* getelementptr inbounds ([11 x i32]* @shift_reg, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="60" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %7

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="61" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %acc_0 = phi i32 [ 0, %6 ], [ %acc, %8 ]

]]></Node>
<StgValue><ssdm name="acc_0"/></StgValue>
</operation>

<operation id="62" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:1  %i_1 = phi i5 [ 10, %6 ], [ %i, %8 ]

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="63" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="5">
<![CDATA[
:2  %sext_ln24 = sext i5 %i_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln24"/></StgValue>
</operation>

<operation id="64" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
:3  %tmp = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %i_1, i32 4)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="65" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 11, i64 11, i64 11) nounwind

]]></Node>
<StgValue><ssdm name="empty_2"/></StgValue>
</operation>

<operation id="66" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp, label %9, label %8

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>

<operation id="67" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="32">
<![CDATA[
:1  %zext_ln25 = zext i32 %sext_ln24 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25"/></StgValue>
</operation>

<operation id="68" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %shift_reg_addr_2 = getelementptr inbounds [11 x i32]* @shift_reg, i64 0, i64 %zext_ln25

]]></Node>
<StgValue><ssdm name="shift_reg_addr_2"/></StgValue>
</operation>

<operation id="69" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="4">
<![CDATA[
:3  %shift_reg_load_1 = load i32* %shift_reg_addr_2, align 4

]]></Node>
<StgValue><ssdm name="shift_reg_load_1"/></StgValue>
</operation>

<operation id="70" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %c1_addr = getelementptr [11 x i10]* @c1, i64 0, i64 %zext_ln25

]]></Node>
<StgValue><ssdm name="c1_addr"/></StgValue>
</operation>

<operation id="71" st_id="8" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="10" op_0_bw="4">
<![CDATA[
:5  %c1_load = load i10* %c1_addr, align 2

]]></Node>
<StgValue><ssdm name="c1_load"/></StgValue>
</operation>

<operation id="72" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:9  %i = add i5 %i_1, -1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="73" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.i32P(i32* %y, i32 %acc_0) nounwind

]]></Node>
<StgValue><ssdm name="write_ln27"/></StgValue>
</operation>

<operation id="74" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0">
<![CDATA[
:1  ret void

]]></Node>
<StgValue><ssdm name="ret_ln29"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="75" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln24"/></StgValue>
</operation>

<operation id="76" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="4">
<![CDATA[
:3  %shift_reg_load_1 = load i32* %shift_reg_addr_2, align 4

]]></Node>
<StgValue><ssdm name="shift_reg_load_1"/></StgValue>
</operation>

<operation id="77" st_id="9" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="10" op_0_bw="4">
<![CDATA[
:5  %c1_load = load i10* %c1_addr, align 2

]]></Node>
<StgValue><ssdm name="c1_load"/></StgValue>
</operation>

<operation id="78" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="10">
<![CDATA[
:6  %sext_ln25 = sext i10 %c1_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln25"/></StgValue>
</operation>

<operation id="79" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %mul_ln25 = mul nsw i32 %shift_reg_load_1, %sext_ln25

]]></Node>
<StgValue><ssdm name="mul_ln25"/></StgValue>
</operation>

<operation id="80" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %acc = add nsw i32 %mul_ln25, %acc_0

]]></Node>
<StgValue><ssdm name="acc"/></StgValue>
</operation>

<operation id="81" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %7

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="100" name="y" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="y"/></StgValue>
</port>
<port id="101" name="x" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="x"/></StgValue>
</port>
<port id="102" name="shift_reg" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="shift_reg"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</port>
<port id="103" name="c1" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="c1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="105" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="104" toId="10">
</dataflow>
<dataflow id="106" from="y" to="specbitsmap_ln0" fromId="100" toId="10">
</dataflow>
<dataflow id="107" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="104" toId="11">
</dataflow>
<dataflow id="108" from="x" to="specbitsmap_ln0" fromId="101" toId="11">
</dataflow>
<dataflow id="110" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="109" toId="12">
</dataflow>
<dataflow id="112" from="fir_str" to="spectopmodule_ln0" fromId="111" toId="12">
</dataflow>
<dataflow id="114" from="_ssdm_op_Read.ap_auto.i32" to="x_read" fromId="113" toId="13">
</dataflow>
<dataflow id="115" from="x" to="x_read" fromId="101" toId="13">
</dataflow>
<dataflow id="117" from="StgValue_116" to="i_0_0" fromId="116" toId="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="118" from="br_ln17" to="i_0_0" fromId="14" toId="15">
</dataflow>
<dataflow id="119" from="add_ln18_3" to="i_0_0" fromId="51" toId="15">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="120" from="br_ln17" to="i_0_0" fromId="58" toId="15">
<BackEdge/>
</dataflow>
<dataflow id="121" from="i_0_0" to="i_0_0_cast" fromId="15" toId="16">
</dataflow>
<dataflow id="123" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="122" toId="17">
</dataflow>
<dataflow id="125" from="StgValue_124" to="empty" fromId="124" toId="17">
</dataflow>
<dataflow id="126" from="StgValue_124" to="empty" fromId="124" toId="17">
</dataflow>
<dataflow id="127" from="StgValue_124" to="empty" fromId="124" toId="17">
</dataflow>
<dataflow id="128" from="i_0_0" to="icmp_ln17" fromId="15" toId="18">
</dataflow>
<dataflow id="130" from="StgValue_129" to="icmp_ln17" fromId="129" toId="18">
</dataflow>
<dataflow id="131" from="icmp_ln17" to="br_ln17" fromId="18" toId="19">
</dataflow>
<dataflow id="132" from="i_0_0" to="add_ln18" fromId="15" toId="20">
</dataflow>
<dataflow id="134" from="StgValue_133" to="add_ln18" fromId="133" toId="20">
</dataflow>
<dataflow id="135" from="add_ln18" to="zext_ln18" fromId="20" toId="21">
</dataflow>
<dataflow id="136" from="shift_reg" to="shift_reg_addr" fromId="102" toId="22">
</dataflow>
<dataflow id="138" from="StgValue_137" to="shift_reg_addr" fromId="137" toId="22">
</dataflow>
<dataflow id="139" from="zext_ln18" to="shift_reg_addr" fromId="21" toId="22">
</dataflow>
<dataflow id="140" from="shift_reg_addr" to="shift_reg_load" fromId="22" toId="23">
</dataflow>
<dataflow id="141" from="add_ln18" to="icmp_ln17_1" fromId="20" toId="24">
</dataflow>
<dataflow id="142" from="StgValue_129" to="icmp_ln17_1" fromId="129" toId="24">
</dataflow>
<dataflow id="144" from="_ssdm_op_SpecLoopName" to="specloopname_ln17" fromId="143" toId="25">
</dataflow>
<dataflow id="146" from="p_str" to="specloopname_ln17" fromId="145" toId="25">
</dataflow>
<dataflow id="147" from="shift_reg_addr" to="shift_reg_load" fromId="22" toId="26">
</dataflow>
<dataflow id="148" from="i_0_0_cast" to="zext_ln18_1" fromId="16" toId="27">
</dataflow>
<dataflow id="149" from="shift_reg" to="shift_reg_addr_1" fromId="102" toId="28">
</dataflow>
<dataflow id="150" from="StgValue_137" to="shift_reg_addr_1" fromId="137" toId="28">
</dataflow>
<dataflow id="151" from="zext_ln18_1" to="shift_reg_addr_1" fromId="27" toId="28">
</dataflow>
<dataflow id="152" from="shift_reg_load" to="store_ln18" fromId="26" toId="29">
</dataflow>
<dataflow id="153" from="shift_reg_addr_1" to="store_ln18" fromId="28" toId="29">
</dataflow>
<dataflow id="154" from="icmp_ln17_1" to="br_ln17" fromId="24" toId="30">
</dataflow>
<dataflow id="155" from="i_0_0" to="add_ln18_1" fromId="15" toId="31">
</dataflow>
<dataflow id="157" from="StgValue_156" to="add_ln18_1" fromId="156" toId="31">
</dataflow>
<dataflow id="158" from="add_ln18_1" to="sext_ln18" fromId="31" toId="32">
</dataflow>
<dataflow id="159" from="sext_ln18" to="zext_ln18_2" fromId="32" toId="33">
</dataflow>
<dataflow id="160" from="shift_reg" to="shift_reg_addr_4" fromId="102" toId="34">
</dataflow>
<dataflow id="161" from="StgValue_137" to="shift_reg_addr_4" fromId="137" toId="34">
</dataflow>
<dataflow id="162" from="zext_ln18_2" to="shift_reg_addr_4" fromId="33" toId="34">
</dataflow>
<dataflow id="163" from="shift_reg_addr_4" to="shift_reg_load_4" fromId="34" toId="35">
</dataflow>
<dataflow id="164" from="add_ln18_1" to="icmp_ln17_2" fromId="31" toId="36">
</dataflow>
<dataflow id="165" from="StgValue_129" to="icmp_ln17_2" fromId="129" toId="36">
</dataflow>
<dataflow id="166" from="shift_reg_addr_4" to="shift_reg_load_4" fromId="34" toId="37">
</dataflow>
<dataflow id="167" from="shift_reg_load_4" to="store_ln18" fromId="37" toId="38">
</dataflow>
<dataflow id="168" from="shift_reg_addr" to="store_ln18" fromId="22" toId="38">
</dataflow>
<dataflow id="169" from="icmp_ln17_2" to="br_ln17" fromId="36" toId="39">
</dataflow>
<dataflow id="171" from="StgValue_170" to="add_ln18_2" fromId="170" toId="40">
</dataflow>
<dataflow id="172" from="i_0_0" to="add_ln18_2" fromId="15" toId="40">
</dataflow>
<dataflow id="173" from="add_ln18_2" to="sext_ln18_1" fromId="40" toId="41">
</dataflow>
<dataflow id="174" from="sext_ln18_1" to="zext_ln18_3" fromId="41" toId="42">
</dataflow>
<dataflow id="175" from="shift_reg" to="shift_reg_addr_5" fromId="102" toId="43">
</dataflow>
<dataflow id="176" from="StgValue_137" to="shift_reg_addr_5" fromId="137" toId="43">
</dataflow>
<dataflow id="177" from="zext_ln18_3" to="shift_reg_addr_5" fromId="42" toId="43">
</dataflow>
<dataflow id="178" from="shift_reg_addr_5" to="shift_reg_load_2" fromId="43" toId="44">
</dataflow>
<dataflow id="179" from="i_0_0" to="trunc_ln18" fromId="15" toId="45">
</dataflow>
<dataflow id="181" from="StgValue_180" to="add_ln18_4" fromId="180" toId="46">
</dataflow>
<dataflow id="182" from="trunc_ln18" to="add_ln18_4" fromId="45" toId="46">
</dataflow>
<dataflow id="183" from="shift_reg_addr_5" to="shift_reg_load_2" fromId="43" toId="47">
</dataflow>
<dataflow id="184" from="shift_reg_load_2" to="store_ln18" fromId="47" toId="48">
</dataflow>
<dataflow id="185" from="shift_reg_addr_4" to="store_ln18" fromId="34" toId="48">
</dataflow>
<dataflow id="186" from="add_ln18_4" to="icmp_ln17_3" fromId="46" toId="49">
</dataflow>
<dataflow id="188" from="StgValue_187" to="icmp_ln17_3" fromId="187" toId="49">
</dataflow>
<dataflow id="189" from="icmp_ln17_3" to="br_ln17" fromId="49" toId="50">
</dataflow>
<dataflow id="190" from="i_0_0" to="add_ln18_3" fromId="15" toId="51">
</dataflow>
<dataflow id="192" from="StgValue_191" to="add_ln18_3" fromId="191" toId="51">
</dataflow>
<dataflow id="193" from="add_ln18_3" to="sext_ln18_2" fromId="51" toId="52">
</dataflow>
<dataflow id="194" from="sext_ln18_2" to="zext_ln18_4" fromId="52" toId="53">
</dataflow>
<dataflow id="195" from="shift_reg" to="shift_reg_addr_3" fromId="102" toId="54">
</dataflow>
<dataflow id="196" from="StgValue_137" to="shift_reg_addr_3" fromId="137" toId="54">
</dataflow>
<dataflow id="197" from="zext_ln18_4" to="shift_reg_addr_3" fromId="53" toId="54">
</dataflow>
<dataflow id="198" from="shift_reg_addr_3" to="shift_reg_load_3" fromId="54" toId="55">
</dataflow>
<dataflow id="199" from="shift_reg_addr_3" to="shift_reg_load_3" fromId="54" toId="56">
</dataflow>
<dataflow id="200" from="shift_reg_load_3" to="store_ln18" fromId="56" toId="57">
</dataflow>
<dataflow id="201" from="shift_reg_addr_5" to="store_ln18" fromId="43" toId="57">
</dataflow>
<dataflow id="202" from="x_read" to="store_ln20" fromId="13" toId="59">
</dataflow>
<dataflow id="204" from="StgValue_203" to="store_ln20" fromId="203" toId="59">
</dataflow>
<dataflow id="206" from="StgValue_205" to="acc_0" fromId="205" toId="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="207" from="br_ln24" to="acc_0" fromId="60" toId="61">
</dataflow>
<dataflow id="208" from="acc" to="acc_0" fromId="80" toId="61">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="209" from="br_ln24" to="acc_0" fromId="81" toId="61">
<BackEdge/>
</dataflow>
<dataflow id="210" from="StgValue_116" to="i_1" fromId="116" toId="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="211" from="br_ln24" to="i_1" fromId="60" toId="62">
</dataflow>
<dataflow id="212" from="i" to="i_1" fromId="72" toId="62">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="213" from="br_ln24" to="i_1" fromId="81" toId="62">
<BackEdge/>
</dataflow>
<dataflow id="214" from="i_1" to="sext_ln24" fromId="62" toId="63">
</dataflow>
<dataflow id="216" from="_ssdm_op_BitSelect.i1.i5.i32" to="tmp" fromId="215" toId="64">
</dataflow>
<dataflow id="217" from="i_1" to="tmp" fromId="62" toId="64">
</dataflow>
<dataflow id="219" from="StgValue_218" to="tmp" fromId="218" toId="64">
</dataflow>
<dataflow id="220" from="_ssdm_op_SpecLoopTripCount" to="empty_2" fromId="122" toId="65">
</dataflow>
<dataflow id="222" from="StgValue_221" to="empty_2" fromId="221" toId="65">
</dataflow>
<dataflow id="223" from="StgValue_221" to="empty_2" fromId="221" toId="65">
</dataflow>
<dataflow id="224" from="StgValue_221" to="empty_2" fromId="221" toId="65">
</dataflow>
<dataflow id="225" from="tmp" to="br_ln24" fromId="64" toId="66">
</dataflow>
<dataflow id="226" from="sext_ln24" to="zext_ln25" fromId="63" toId="67">
</dataflow>
<dataflow id="227" from="shift_reg" to="shift_reg_addr_2" fromId="102" toId="68">
</dataflow>
<dataflow id="228" from="StgValue_137" to="shift_reg_addr_2" fromId="137" toId="68">
</dataflow>
<dataflow id="229" from="zext_ln25" to="shift_reg_addr_2" fromId="67" toId="68">
</dataflow>
<dataflow id="230" from="shift_reg_addr_2" to="shift_reg_load_1" fromId="68" toId="69">
</dataflow>
<dataflow id="231" from="c1" to="c1_addr" fromId="103" toId="70">
</dataflow>
<dataflow id="232" from="StgValue_137" to="c1_addr" fromId="137" toId="70">
</dataflow>
<dataflow id="233" from="zext_ln25" to="c1_addr" fromId="67" toId="70">
</dataflow>
<dataflow id="234" from="c1_addr" to="c1_load" fromId="70" toId="71">
</dataflow>
<dataflow id="235" from="i_1" to="i" fromId="62" toId="72">
</dataflow>
<dataflow id="236" from="StgValue_133" to="i" fromId="133" toId="72">
</dataflow>
<dataflow id="238" from="_ssdm_op_Write.ap_auto.i32P" to="write_ln27" fromId="237" toId="73">
</dataflow>
<dataflow id="239" from="y" to="write_ln27" fromId="100" toId="73">
</dataflow>
<dataflow id="240" from="acc_0" to="write_ln27" fromId="61" toId="73">
</dataflow>
<dataflow id="241" from="_ssdm_op_SpecLoopName" to="specloopname_ln24" fromId="143" toId="75">
</dataflow>
<dataflow id="243" from="p_str2" to="specloopname_ln24" fromId="242" toId="75">
</dataflow>
<dataflow id="244" from="shift_reg_addr_2" to="shift_reg_load_1" fromId="68" toId="76">
</dataflow>
<dataflow id="245" from="c1_addr" to="c1_load" fromId="70" toId="77">
</dataflow>
<dataflow id="246" from="c1_load" to="sext_ln25" fromId="77" toId="78">
</dataflow>
<dataflow id="247" from="shift_reg_load_1" to="mul_ln25" fromId="76" toId="79">
</dataflow>
<dataflow id="248" from="sext_ln25" to="mul_ln25" fromId="78" toId="79">
</dataflow>
<dataflow id="249" from="mul_ln25" to="acc" fromId="79" toId="80">
</dataflow>
<dataflow id="250" from="acc_0" to="acc" fromId="61" toId="80">
</dataflow>
<dataflow id="251" from="icmp_ln17" to="StgValue_2" fromId="18" toId="2">
</dataflow>
<dataflow id="252" from="icmp_ln17_1" to="StgValue_3" fromId="24" toId="3">
</dataflow>
<dataflow id="253" from="icmp_ln17_2" to="StgValue_4" fromId="36" toId="4">
</dataflow>
<dataflow id="254" from="icmp_ln17" to="StgValue_5" fromId="18" toId="5">
</dataflow>
<dataflow id="255" from="icmp_ln17_1" to="StgValue_5" fromId="24" toId="5">
</dataflow>
<dataflow id="256" from="icmp_ln17_2" to="StgValue_5" fromId="36" toId="5">
</dataflow>
<dataflow id="257" from="icmp_ln17_3" to="StgValue_5" fromId="49" toId="5">
</dataflow>
<dataflow id="258" from="tmp" to="StgValue_8" fromId="64" toId="8">
</dataflow>
</dataflows>


</stg>
