// Seed: 3195862261
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1[1] = 1'd0 & 1 + -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_5 = id_7;
  wire id_11;
  assign id_3 = id_8;
  parameter id_12 = id_5[1'h0];
  assign #1 id_9 = 1;
  module_0 modCall_1 (
      id_5,
      id_11,
      id_9,
      id_10,
      id_1
  );
  assign id_4 = -1'd0;
endmodule
