#import os

#from myhdl import Cosimulation

#cmd = 'iverilog hdl/ov7670/ov7670_capture.v hdl/ov7670/ov7670_capture_dut.v'

#def setup():
#    os.system(cmd)

def test_1():
    assert True