
Turbo_Sat_3000_CSB.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000cd38  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000018c  0800cec8  0800cec8  0001cec8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d054  0800d054  000200c4  2**0
                  CONTENTS
  4 .ARM          00000008  0800d054  0800d054  0001d054  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d05c  0800d05c  000200c4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d05c  0800d05c  0001d05c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d060  0800d060  0001d060  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000c4  20000000  0800d064  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000200c4  2**0
                  CONTENTS
 10 .bss          00004de4  200000c4  200000c4  000200c4  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20004ea8  20004ea8  000200c4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000200c4  2**0
                  CONTENTS, READONLY
 13 .debug_info   0002a142  00000000  00000000  000200f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00005a3b  00000000  00000000  0004a236  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00002058  00000000  00000000  0004fc78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001e38  00000000  00000000  00051cd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002948e  00000000  00000000  00053b08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00029c50  00000000  00000000  0007cf96  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ec357  00000000  00000000  000a6be6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00192f3d  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00008be4  00000000  00000000  00192f90  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000c4 	.word	0x200000c4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800ceb0 	.word	0x0800ceb0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000c8 	.word	0x200000c8
 80001cc:	0800ceb0 	.word	0x0800ceb0

080001d0 <__aeabi_uldivmod>:
 80001d0:	b953      	cbnz	r3, 80001e8 <__aeabi_uldivmod+0x18>
 80001d2:	b94a      	cbnz	r2, 80001e8 <__aeabi_uldivmod+0x18>
 80001d4:	2900      	cmp	r1, #0
 80001d6:	bf08      	it	eq
 80001d8:	2800      	cmpeq	r0, #0
 80001da:	bf1c      	itt	ne
 80001dc:	f04f 31ff 	movne.w	r1, #4294967295
 80001e0:	f04f 30ff 	movne.w	r0, #4294967295
 80001e4:	f000 b974 	b.w	80004d0 <__aeabi_idiv0>
 80001e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f0:	f000 f806 	bl	8000200 <__udivmoddi4>
 80001f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001fc:	b004      	add	sp, #16
 80001fe:	4770      	bx	lr

08000200 <__udivmoddi4>:
 8000200:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000204:	9d08      	ldr	r5, [sp, #32]
 8000206:	4604      	mov	r4, r0
 8000208:	468e      	mov	lr, r1
 800020a:	2b00      	cmp	r3, #0
 800020c:	d14d      	bne.n	80002aa <__udivmoddi4+0xaa>
 800020e:	428a      	cmp	r2, r1
 8000210:	4694      	mov	ip, r2
 8000212:	d969      	bls.n	80002e8 <__udivmoddi4+0xe8>
 8000214:	fab2 f282 	clz	r2, r2
 8000218:	b152      	cbz	r2, 8000230 <__udivmoddi4+0x30>
 800021a:	fa01 f302 	lsl.w	r3, r1, r2
 800021e:	f1c2 0120 	rsb	r1, r2, #32
 8000222:	fa20 f101 	lsr.w	r1, r0, r1
 8000226:	fa0c fc02 	lsl.w	ip, ip, r2
 800022a:	ea41 0e03 	orr.w	lr, r1, r3
 800022e:	4094      	lsls	r4, r2
 8000230:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000234:	0c21      	lsrs	r1, r4, #16
 8000236:	fbbe f6f8 	udiv	r6, lr, r8
 800023a:	fa1f f78c 	uxth.w	r7, ip
 800023e:	fb08 e316 	mls	r3, r8, r6, lr
 8000242:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000246:	fb06 f107 	mul.w	r1, r6, r7
 800024a:	4299      	cmp	r1, r3
 800024c:	d90a      	bls.n	8000264 <__udivmoddi4+0x64>
 800024e:	eb1c 0303 	adds.w	r3, ip, r3
 8000252:	f106 30ff 	add.w	r0, r6, #4294967295
 8000256:	f080 811f 	bcs.w	8000498 <__udivmoddi4+0x298>
 800025a:	4299      	cmp	r1, r3
 800025c:	f240 811c 	bls.w	8000498 <__udivmoddi4+0x298>
 8000260:	3e02      	subs	r6, #2
 8000262:	4463      	add	r3, ip
 8000264:	1a5b      	subs	r3, r3, r1
 8000266:	b2a4      	uxth	r4, r4
 8000268:	fbb3 f0f8 	udiv	r0, r3, r8
 800026c:	fb08 3310 	mls	r3, r8, r0, r3
 8000270:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000274:	fb00 f707 	mul.w	r7, r0, r7
 8000278:	42a7      	cmp	r7, r4
 800027a:	d90a      	bls.n	8000292 <__udivmoddi4+0x92>
 800027c:	eb1c 0404 	adds.w	r4, ip, r4
 8000280:	f100 33ff 	add.w	r3, r0, #4294967295
 8000284:	f080 810a 	bcs.w	800049c <__udivmoddi4+0x29c>
 8000288:	42a7      	cmp	r7, r4
 800028a:	f240 8107 	bls.w	800049c <__udivmoddi4+0x29c>
 800028e:	4464      	add	r4, ip
 8000290:	3802      	subs	r0, #2
 8000292:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000296:	1be4      	subs	r4, r4, r7
 8000298:	2600      	movs	r6, #0
 800029a:	b11d      	cbz	r5, 80002a4 <__udivmoddi4+0xa4>
 800029c:	40d4      	lsrs	r4, r2
 800029e:	2300      	movs	r3, #0
 80002a0:	e9c5 4300 	strd	r4, r3, [r5]
 80002a4:	4631      	mov	r1, r6
 80002a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002aa:	428b      	cmp	r3, r1
 80002ac:	d909      	bls.n	80002c2 <__udivmoddi4+0xc2>
 80002ae:	2d00      	cmp	r5, #0
 80002b0:	f000 80ef 	beq.w	8000492 <__udivmoddi4+0x292>
 80002b4:	2600      	movs	r6, #0
 80002b6:	e9c5 0100 	strd	r0, r1, [r5]
 80002ba:	4630      	mov	r0, r6
 80002bc:	4631      	mov	r1, r6
 80002be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002c2:	fab3 f683 	clz	r6, r3
 80002c6:	2e00      	cmp	r6, #0
 80002c8:	d14a      	bne.n	8000360 <__udivmoddi4+0x160>
 80002ca:	428b      	cmp	r3, r1
 80002cc:	d302      	bcc.n	80002d4 <__udivmoddi4+0xd4>
 80002ce:	4282      	cmp	r2, r0
 80002d0:	f200 80f9 	bhi.w	80004c6 <__udivmoddi4+0x2c6>
 80002d4:	1a84      	subs	r4, r0, r2
 80002d6:	eb61 0303 	sbc.w	r3, r1, r3
 80002da:	2001      	movs	r0, #1
 80002dc:	469e      	mov	lr, r3
 80002de:	2d00      	cmp	r5, #0
 80002e0:	d0e0      	beq.n	80002a4 <__udivmoddi4+0xa4>
 80002e2:	e9c5 4e00 	strd	r4, lr, [r5]
 80002e6:	e7dd      	b.n	80002a4 <__udivmoddi4+0xa4>
 80002e8:	b902      	cbnz	r2, 80002ec <__udivmoddi4+0xec>
 80002ea:	deff      	udf	#255	; 0xff
 80002ec:	fab2 f282 	clz	r2, r2
 80002f0:	2a00      	cmp	r2, #0
 80002f2:	f040 8092 	bne.w	800041a <__udivmoddi4+0x21a>
 80002f6:	eba1 010c 	sub.w	r1, r1, ip
 80002fa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002fe:	fa1f fe8c 	uxth.w	lr, ip
 8000302:	2601      	movs	r6, #1
 8000304:	0c20      	lsrs	r0, r4, #16
 8000306:	fbb1 f3f7 	udiv	r3, r1, r7
 800030a:	fb07 1113 	mls	r1, r7, r3, r1
 800030e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000312:	fb0e f003 	mul.w	r0, lr, r3
 8000316:	4288      	cmp	r0, r1
 8000318:	d908      	bls.n	800032c <__udivmoddi4+0x12c>
 800031a:	eb1c 0101 	adds.w	r1, ip, r1
 800031e:	f103 38ff 	add.w	r8, r3, #4294967295
 8000322:	d202      	bcs.n	800032a <__udivmoddi4+0x12a>
 8000324:	4288      	cmp	r0, r1
 8000326:	f200 80cb 	bhi.w	80004c0 <__udivmoddi4+0x2c0>
 800032a:	4643      	mov	r3, r8
 800032c:	1a09      	subs	r1, r1, r0
 800032e:	b2a4      	uxth	r4, r4
 8000330:	fbb1 f0f7 	udiv	r0, r1, r7
 8000334:	fb07 1110 	mls	r1, r7, r0, r1
 8000338:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800033c:	fb0e fe00 	mul.w	lr, lr, r0
 8000340:	45a6      	cmp	lr, r4
 8000342:	d908      	bls.n	8000356 <__udivmoddi4+0x156>
 8000344:	eb1c 0404 	adds.w	r4, ip, r4
 8000348:	f100 31ff 	add.w	r1, r0, #4294967295
 800034c:	d202      	bcs.n	8000354 <__udivmoddi4+0x154>
 800034e:	45a6      	cmp	lr, r4
 8000350:	f200 80bb 	bhi.w	80004ca <__udivmoddi4+0x2ca>
 8000354:	4608      	mov	r0, r1
 8000356:	eba4 040e 	sub.w	r4, r4, lr
 800035a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800035e:	e79c      	b.n	800029a <__udivmoddi4+0x9a>
 8000360:	f1c6 0720 	rsb	r7, r6, #32
 8000364:	40b3      	lsls	r3, r6
 8000366:	fa22 fc07 	lsr.w	ip, r2, r7
 800036a:	ea4c 0c03 	orr.w	ip, ip, r3
 800036e:	fa20 f407 	lsr.w	r4, r0, r7
 8000372:	fa01 f306 	lsl.w	r3, r1, r6
 8000376:	431c      	orrs	r4, r3
 8000378:	40f9      	lsrs	r1, r7
 800037a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800037e:	fa00 f306 	lsl.w	r3, r0, r6
 8000382:	fbb1 f8f9 	udiv	r8, r1, r9
 8000386:	0c20      	lsrs	r0, r4, #16
 8000388:	fa1f fe8c 	uxth.w	lr, ip
 800038c:	fb09 1118 	mls	r1, r9, r8, r1
 8000390:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000394:	fb08 f00e 	mul.w	r0, r8, lr
 8000398:	4288      	cmp	r0, r1
 800039a:	fa02 f206 	lsl.w	r2, r2, r6
 800039e:	d90b      	bls.n	80003b8 <__udivmoddi4+0x1b8>
 80003a0:	eb1c 0101 	adds.w	r1, ip, r1
 80003a4:	f108 3aff 	add.w	sl, r8, #4294967295
 80003a8:	f080 8088 	bcs.w	80004bc <__udivmoddi4+0x2bc>
 80003ac:	4288      	cmp	r0, r1
 80003ae:	f240 8085 	bls.w	80004bc <__udivmoddi4+0x2bc>
 80003b2:	f1a8 0802 	sub.w	r8, r8, #2
 80003b6:	4461      	add	r1, ip
 80003b8:	1a09      	subs	r1, r1, r0
 80003ba:	b2a4      	uxth	r4, r4
 80003bc:	fbb1 f0f9 	udiv	r0, r1, r9
 80003c0:	fb09 1110 	mls	r1, r9, r0, r1
 80003c4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80003c8:	fb00 fe0e 	mul.w	lr, r0, lr
 80003cc:	458e      	cmp	lr, r1
 80003ce:	d908      	bls.n	80003e2 <__udivmoddi4+0x1e2>
 80003d0:	eb1c 0101 	adds.w	r1, ip, r1
 80003d4:	f100 34ff 	add.w	r4, r0, #4294967295
 80003d8:	d26c      	bcs.n	80004b4 <__udivmoddi4+0x2b4>
 80003da:	458e      	cmp	lr, r1
 80003dc:	d96a      	bls.n	80004b4 <__udivmoddi4+0x2b4>
 80003de:	3802      	subs	r0, #2
 80003e0:	4461      	add	r1, ip
 80003e2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80003e6:	fba0 9402 	umull	r9, r4, r0, r2
 80003ea:	eba1 010e 	sub.w	r1, r1, lr
 80003ee:	42a1      	cmp	r1, r4
 80003f0:	46c8      	mov	r8, r9
 80003f2:	46a6      	mov	lr, r4
 80003f4:	d356      	bcc.n	80004a4 <__udivmoddi4+0x2a4>
 80003f6:	d053      	beq.n	80004a0 <__udivmoddi4+0x2a0>
 80003f8:	b15d      	cbz	r5, 8000412 <__udivmoddi4+0x212>
 80003fa:	ebb3 0208 	subs.w	r2, r3, r8
 80003fe:	eb61 010e 	sbc.w	r1, r1, lr
 8000402:	fa01 f707 	lsl.w	r7, r1, r7
 8000406:	fa22 f306 	lsr.w	r3, r2, r6
 800040a:	40f1      	lsrs	r1, r6
 800040c:	431f      	orrs	r7, r3
 800040e:	e9c5 7100 	strd	r7, r1, [r5]
 8000412:	2600      	movs	r6, #0
 8000414:	4631      	mov	r1, r6
 8000416:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800041a:	f1c2 0320 	rsb	r3, r2, #32
 800041e:	40d8      	lsrs	r0, r3
 8000420:	fa0c fc02 	lsl.w	ip, ip, r2
 8000424:	fa21 f303 	lsr.w	r3, r1, r3
 8000428:	4091      	lsls	r1, r2
 800042a:	4301      	orrs	r1, r0
 800042c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000430:	fa1f fe8c 	uxth.w	lr, ip
 8000434:	fbb3 f0f7 	udiv	r0, r3, r7
 8000438:	fb07 3610 	mls	r6, r7, r0, r3
 800043c:	0c0b      	lsrs	r3, r1, #16
 800043e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000442:	fb00 f60e 	mul.w	r6, r0, lr
 8000446:	429e      	cmp	r6, r3
 8000448:	fa04 f402 	lsl.w	r4, r4, r2
 800044c:	d908      	bls.n	8000460 <__udivmoddi4+0x260>
 800044e:	eb1c 0303 	adds.w	r3, ip, r3
 8000452:	f100 38ff 	add.w	r8, r0, #4294967295
 8000456:	d22f      	bcs.n	80004b8 <__udivmoddi4+0x2b8>
 8000458:	429e      	cmp	r6, r3
 800045a:	d92d      	bls.n	80004b8 <__udivmoddi4+0x2b8>
 800045c:	3802      	subs	r0, #2
 800045e:	4463      	add	r3, ip
 8000460:	1b9b      	subs	r3, r3, r6
 8000462:	b289      	uxth	r1, r1
 8000464:	fbb3 f6f7 	udiv	r6, r3, r7
 8000468:	fb07 3316 	mls	r3, r7, r6, r3
 800046c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000470:	fb06 f30e 	mul.w	r3, r6, lr
 8000474:	428b      	cmp	r3, r1
 8000476:	d908      	bls.n	800048a <__udivmoddi4+0x28a>
 8000478:	eb1c 0101 	adds.w	r1, ip, r1
 800047c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000480:	d216      	bcs.n	80004b0 <__udivmoddi4+0x2b0>
 8000482:	428b      	cmp	r3, r1
 8000484:	d914      	bls.n	80004b0 <__udivmoddi4+0x2b0>
 8000486:	3e02      	subs	r6, #2
 8000488:	4461      	add	r1, ip
 800048a:	1ac9      	subs	r1, r1, r3
 800048c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000490:	e738      	b.n	8000304 <__udivmoddi4+0x104>
 8000492:	462e      	mov	r6, r5
 8000494:	4628      	mov	r0, r5
 8000496:	e705      	b.n	80002a4 <__udivmoddi4+0xa4>
 8000498:	4606      	mov	r6, r0
 800049a:	e6e3      	b.n	8000264 <__udivmoddi4+0x64>
 800049c:	4618      	mov	r0, r3
 800049e:	e6f8      	b.n	8000292 <__udivmoddi4+0x92>
 80004a0:	454b      	cmp	r3, r9
 80004a2:	d2a9      	bcs.n	80003f8 <__udivmoddi4+0x1f8>
 80004a4:	ebb9 0802 	subs.w	r8, r9, r2
 80004a8:	eb64 0e0c 	sbc.w	lr, r4, ip
 80004ac:	3801      	subs	r0, #1
 80004ae:	e7a3      	b.n	80003f8 <__udivmoddi4+0x1f8>
 80004b0:	4646      	mov	r6, r8
 80004b2:	e7ea      	b.n	800048a <__udivmoddi4+0x28a>
 80004b4:	4620      	mov	r0, r4
 80004b6:	e794      	b.n	80003e2 <__udivmoddi4+0x1e2>
 80004b8:	4640      	mov	r0, r8
 80004ba:	e7d1      	b.n	8000460 <__udivmoddi4+0x260>
 80004bc:	46d0      	mov	r8, sl
 80004be:	e77b      	b.n	80003b8 <__udivmoddi4+0x1b8>
 80004c0:	3b02      	subs	r3, #2
 80004c2:	4461      	add	r1, ip
 80004c4:	e732      	b.n	800032c <__udivmoddi4+0x12c>
 80004c6:	4630      	mov	r0, r6
 80004c8:	e709      	b.n	80002de <__udivmoddi4+0xde>
 80004ca:	4464      	add	r4, ip
 80004cc:	3802      	subs	r0, #2
 80004ce:	e742      	b.n	8000356 <__udivmoddi4+0x156>

080004d0 <__aeabi_idiv0>:
 80004d0:	4770      	bx	lr
 80004d2:	bf00      	nop

080004d4 <ajoute>:
static uint8_t tableauPixel[32][32];
static uint8_t indiceSommet=-1;
extern UART_HandleTypeDef huart2;

void ajoute(uint8_t *nvPixel)
{
 80004d4:	b480      	push	{r7}
 80004d6:	b085      	sub	sp, #20
 80004d8:	af00      	add	r7, sp, #0
 80004da:	6078      	str	r0, [r7, #4]
    if(indiceSommet != 31)
 80004dc:	4b13      	ldr	r3, [pc, #76]	; (800052c <ajoute+0x58>)
 80004de:	781b      	ldrb	r3, [r3, #0]
 80004e0:	2b1f      	cmp	r3, #31
 80004e2:	d01c      	beq.n	800051e <ajoute+0x4a>
    {
        indiceSommet+=1;
 80004e4:	4b11      	ldr	r3, [pc, #68]	; (800052c <ajoute+0x58>)
 80004e6:	781b      	ldrb	r3, [r3, #0]
 80004e8:	3301      	adds	r3, #1
 80004ea:	b2da      	uxtb	r2, r3
 80004ec:	4b0f      	ldr	r3, [pc, #60]	; (800052c <ajoute+0x58>)
 80004ee:	701a      	strb	r2, [r3, #0]
        for(int i=0;i<32;i++)
 80004f0:	2300      	movs	r3, #0
 80004f2:	60fb      	str	r3, [r7, #12]
 80004f4:	e010      	b.n	8000518 <ajoute+0x44>
        {
        	tableauPixel[indiceSommet][i]=nvPixel[i];
 80004f6:	68fb      	ldr	r3, [r7, #12]
 80004f8:	687a      	ldr	r2, [r7, #4]
 80004fa:	4413      	add	r3, r2
 80004fc:	4a0b      	ldr	r2, [pc, #44]	; (800052c <ajoute+0x58>)
 80004fe:	7812      	ldrb	r2, [r2, #0]
 8000500:	4610      	mov	r0, r2
 8000502:	7819      	ldrb	r1, [r3, #0]
 8000504:	4a0a      	ldr	r2, [pc, #40]	; (8000530 <ajoute+0x5c>)
 8000506:	0143      	lsls	r3, r0, #5
 8000508:	441a      	add	r2, r3
 800050a:	68fb      	ldr	r3, [r7, #12]
 800050c:	4413      	add	r3, r2
 800050e:	460a      	mov	r2, r1
 8000510:	701a      	strb	r2, [r3, #0]
        for(int i=0;i<32;i++)
 8000512:	68fb      	ldr	r3, [r7, #12]
 8000514:	3301      	adds	r3, #1
 8000516:	60fb      	str	r3, [r7, #12]
 8000518:	68fb      	ldr	r3, [r7, #12]
 800051a:	2b1f      	cmp	r3, #31
 800051c:	ddeb      	ble.n	80004f6 <ajoute+0x22>
        }
    }
}
 800051e:	bf00      	nop
 8000520:	3714      	adds	r7, #20
 8000522:	46bd      	mov	sp, r7
 8000524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000528:	4770      	bx	lr
 800052a:	bf00      	nop
 800052c:	20000000 	.word	0x20000000
 8000530:	200000e0 	.word	0x200000e0

08000534 <retire>:

void retire(uint8_t *data)
{
 8000534:	b480      	push	{r7}
 8000536:	b08f      	sub	sp, #60	; 0x3c
 8000538:	af00      	add	r7, sp, #0
 800053a:	6078      	str	r0, [r7, #4]
    uint8_t temp[32];
    for(int i=0;i<32;i++)
 800053c:	2300      	movs	r3, #0
 800053e:	637b      	str	r3, [r7, #52]	; 0x34
 8000540:	e00c      	b.n	800055c <retire+0x28>
    {
    	temp[i]=tableauPixel[0][i];
 8000542:	4a2a      	ldr	r2, [pc, #168]	; (80005ec <retire+0xb8>)
 8000544:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000546:	4413      	add	r3, r2
 8000548:	7819      	ldrb	r1, [r3, #0]
 800054a:	f107 0208 	add.w	r2, r7, #8
 800054e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000550:	4413      	add	r3, r2
 8000552:	460a      	mov	r2, r1
 8000554:	701a      	strb	r2, [r3, #0]
    for(int i=0;i<32;i++)
 8000556:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000558:	3301      	adds	r3, #1
 800055a:	637b      	str	r3, [r7, #52]	; 0x34
 800055c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800055e:	2b1f      	cmp	r3, #31
 8000560:	ddef      	ble.n	8000542 <retire+0xe>
    }
    if(indiceSommet!=-1)
    {
        for(int i=0;i<indiceSommet;i++)
 8000562:	2300      	movs	r3, #0
 8000564:	633b      	str	r3, [r7, #48]	; 0x30
 8000566:	e01b      	b.n	80005a0 <retire+0x6c>
        {
        	for(int j=0;j<32;j++)
 8000568:	2300      	movs	r3, #0
 800056a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800056c:	e012      	b.n	8000594 <retire+0x60>
        	{
            tableauPixel[i][j]=tableauPixel[i+1][j];
 800056e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000570:	3301      	adds	r3, #1
 8000572:	4a1e      	ldr	r2, [pc, #120]	; (80005ec <retire+0xb8>)
 8000574:	015b      	lsls	r3, r3, #5
 8000576:	441a      	add	r2, r3
 8000578:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800057a:	4413      	add	r3, r2
 800057c:	7819      	ldrb	r1, [r3, #0]
 800057e:	4a1b      	ldr	r2, [pc, #108]	; (80005ec <retire+0xb8>)
 8000580:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000582:	015b      	lsls	r3, r3, #5
 8000584:	441a      	add	r2, r3
 8000586:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000588:	4413      	add	r3, r2
 800058a:	460a      	mov	r2, r1
 800058c:	701a      	strb	r2, [r3, #0]
        	for(int j=0;j<32;j++)
 800058e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000590:	3301      	adds	r3, #1
 8000592:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000594:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000596:	2b1f      	cmp	r3, #31
 8000598:	dde9      	ble.n	800056e <retire+0x3a>
        for(int i=0;i<indiceSommet;i++)
 800059a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800059c:	3301      	adds	r3, #1
 800059e:	633b      	str	r3, [r7, #48]	; 0x30
 80005a0:	4b13      	ldr	r3, [pc, #76]	; (80005f0 <retire+0xbc>)
 80005a2:	781b      	ldrb	r3, [r3, #0]
 80005a4:	461a      	mov	r2, r3
 80005a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80005a8:	4293      	cmp	r3, r2
 80005aa:	dbdd      	blt.n	8000568 <retire+0x34>
        	}
        }
        indiceSommet-=1;
 80005ac:	4b10      	ldr	r3, [pc, #64]	; (80005f0 <retire+0xbc>)
 80005ae:	781b      	ldrb	r3, [r3, #0]
 80005b0:	3b01      	subs	r3, #1
 80005b2:	b2da      	uxtb	r2, r3
 80005b4:	4b0e      	ldr	r3, [pc, #56]	; (80005f0 <retire+0xbc>)
 80005b6:	701a      	strb	r2, [r3, #0]
    }
    //HAL_UART_Transmit(&huart2, temp, 32, 100);
    for(int i=0;i<32;i++)
 80005b8:	2300      	movs	r3, #0
 80005ba:	62bb      	str	r3, [r7, #40]	; 0x28
 80005bc:	e00b      	b.n	80005d6 <retire+0xa2>
    {
    data[i]=temp[i];
 80005be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80005c0:	687a      	ldr	r2, [r7, #4]
 80005c2:	4413      	add	r3, r2
 80005c4:	f107 0108 	add.w	r1, r7, #8
 80005c8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80005ca:	440a      	add	r2, r1
 80005cc:	7812      	ldrb	r2, [r2, #0]
 80005ce:	701a      	strb	r2, [r3, #0]
    for(int i=0;i<32;i++)
 80005d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80005d2:	3301      	adds	r3, #1
 80005d4:	62bb      	str	r3, [r7, #40]	; 0x28
 80005d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80005d8:	2b1f      	cmp	r3, #31
 80005da:	ddf0      	ble.n	80005be <retire+0x8a>
    }
}
 80005dc:	bf00      	nop
 80005de:	bf00      	nop
 80005e0:	373c      	adds	r7, #60	; 0x3c
 80005e2:	46bd      	mov	sp, r7
 80005e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e8:	4770      	bx	lr
 80005ea:	bf00      	nop
 80005ec:	200000e0 	.word	0x200000e0
 80005f0:	20000000 	.word	0x20000000

080005f4 <fileDataAvailable>:

uint8_t fileDataAvailable()
{
 80005f4:	b480      	push	{r7}
 80005f6:	b083      	sub	sp, #12
 80005f8:	af00      	add	r7, sp, #0
	uint8_t retint=0;
 80005fa:	2300      	movs	r3, #0
 80005fc:	71fb      	strb	r3, [r7, #7]
    if(indiceSommet!=-1)
    {
    	retint=1;
 80005fe:	2301      	movs	r3, #1
 8000600:	71fb      	strb	r3, [r7, #7]
        return retint;
 8000602:	79fb      	ldrb	r3, [r7, #7]
    }
    else
    {
        return retint;
    }
}
 8000604:	4618      	mov	r0, r3
 8000606:	370c      	adds	r7, #12
 8000608:	46bd      	mov	sp, r7
 800060a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800060e:	4770      	bx	lr

08000610 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000610:	b480      	push	{r7}
 8000612:	b085      	sub	sp, #20
 8000614:	af00      	add	r7, sp, #0
 8000616:	60f8      	str	r0, [r7, #12]
 8000618:	60b9      	str	r1, [r7, #8]
 800061a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800061c:	68fb      	ldr	r3, [r7, #12]
 800061e:	4a07      	ldr	r2, [pc, #28]	; (800063c <vApplicationGetIdleTaskMemory+0x2c>)
 8000620:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000622:	68bb      	ldr	r3, [r7, #8]
 8000624:	4a06      	ldr	r2, [pc, #24]	; (8000640 <vApplicationGetIdleTaskMemory+0x30>)
 8000626:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000628:	687b      	ldr	r3, [r7, #4]
 800062a:	2280      	movs	r2, #128	; 0x80
 800062c:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800062e:	bf00      	nop
 8000630:	3714      	adds	r7, #20
 8000632:	46bd      	mov	sp, r7
 8000634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000638:	4770      	bx	lr
 800063a:	bf00      	nop
 800063c:	200004e0 	.word	0x200004e0
 8000640:	20000594 	.word	0x20000594

08000644 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000644:	b5b0      	push	{r4, r5, r7, lr}
 8000646:	b0a4      	sub	sp, #144	; 0x90
 8000648:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800064a:	f001 f941 	bl	80018d0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800064e:	f000 f88b 	bl	8000768 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000652:	f000 fa8b 	bl	8000b6c <MX_GPIO_Init>
  MX_I2C1_Init();
 8000656:	f000 f995 	bl	8000984 <MX_I2C1_Init>
  MX_I2S3_Init();
 800065a:	f000 f9c1 	bl	80009e0 <MX_I2S3_Init>
  MX_SPI1_Init();
 800065e:	f000 f9ef 	bl	8000a40 <MX_SPI1_Init>
  MX_ADC1_Init();
 8000662:	f000 f8eb 	bl	800083c <MX_ADC1_Init>
  MX_SPI2_Init();
 8000666:	f000 fa21 	bl	8000aac <MX_SPI2_Init>
  MX_USART2_UART_Init();
 800066a:	f000 fa55 	bl	8000b18 <MX_USART2_UART_Init>
  MX_ADC2_Init();
 800066e:	f000 f937 	bl	80008e0 <MX_ADC2_Init>
  /* USER CODE BEGIN 2 */
  nrf24_Init();
 8000672:	f000 fcdd 	bl	8001030 <nrf24_Init>
  ajoute(data);
 8000676:	4831      	ldr	r0, [pc, #196]	; (800073c <main+0xf8>)
 8000678:	f7ff ff2c 	bl	80004d4 <ajoute>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of Task_Idle */
  osThreadDef(Task_Idle, Idle_App, osPriorityIdle, 0, 128);
 800067c:	4b30      	ldr	r3, [pc, #192]	; (8000740 <main+0xfc>)
 800067e:	f107 0474 	add.w	r4, r7, #116	; 0x74
 8000682:	461d      	mov	r5, r3
 8000684:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000686:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000688:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800068c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Task_IdleHandle = osThreadCreate(osThread(Task_Idle), NULL);
 8000690:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8000694:	2100      	movs	r1, #0
 8000696:	4618      	mov	r0, r3
 8000698:	f009 fceb 	bl	800a072 <osThreadCreate>
 800069c:	4603      	mov	r3, r0
 800069e:	4a29      	ldr	r2, [pc, #164]	; (8000744 <main+0x100>)
 80006a0:	6013      	str	r3, [r2, #0]

  /* definition and creation of Task_SPI_Rx */
  osThreadDef(Task_SPI_Rx, SPI_Rx_App, osPriorityNormal, 0, 256);
 80006a2:	4b29      	ldr	r3, [pc, #164]	; (8000748 <main+0x104>)
 80006a4:	f107 0458 	add.w	r4, r7, #88	; 0x58
 80006a8:	461d      	mov	r5, r3
 80006aa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80006ac:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80006ae:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80006b2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Task_SPI_RxHandle = osThreadCreate(osThread(Task_SPI_Rx), NULL);
 80006b6:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80006ba:	2100      	movs	r1, #0
 80006bc:	4618      	mov	r0, r3
 80006be:	f009 fcd8 	bl	800a072 <osThreadCreate>
 80006c2:	4603      	mov	r3, r0
 80006c4:	4a21      	ldr	r2, [pc, #132]	; (800074c <main+0x108>)
 80006c6:	6013      	str	r3, [r2, #0]

  /* definition and creation of Task_UART_Send */
  osThreadDef(Task_UART_Send, UART_Send_App, osPriorityNormal, 0, 256);
 80006c8:	4b21      	ldr	r3, [pc, #132]	; (8000750 <main+0x10c>)
 80006ca:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 80006ce:	461d      	mov	r5, r3
 80006d0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80006d2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80006d4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80006d8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Task_UART_SendHandle = osThreadCreate(osThread(Task_UART_Send), NULL);
 80006dc:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80006e0:	2100      	movs	r1, #0
 80006e2:	4618      	mov	r0, r3
 80006e4:	f009 fcc5 	bl	800a072 <osThreadCreate>
 80006e8:	4603      	mov	r3, r0
 80006ea:	4a1a      	ldr	r2, [pc, #104]	; (8000754 <main+0x110>)
 80006ec:	6013      	str	r3, [r2, #0]

  /* definition and creation of Task_UART_Recie */
  osThreadDef(Task_UART_Recie, UART_Recie_App, osPriorityAboveNormal, 0, 128);
 80006ee:	4b1a      	ldr	r3, [pc, #104]	; (8000758 <main+0x114>)
 80006f0:	f107 0420 	add.w	r4, r7, #32
 80006f4:	461d      	mov	r5, r3
 80006f6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80006f8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80006fa:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80006fe:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Task_UART_RecieHandle = osThreadCreate(osThread(Task_UART_Recie), NULL);
 8000702:	f107 0320 	add.w	r3, r7, #32
 8000706:	2100      	movs	r1, #0
 8000708:	4618      	mov	r0, r3
 800070a:	f009 fcb2 	bl	800a072 <osThreadCreate>
 800070e:	4603      	mov	r3, r0
 8000710:	4a12      	ldr	r2, [pc, #72]	; (800075c <main+0x118>)
 8000712:	6013      	str	r3, [r2, #0]

  /* definition and creation of Task_SPI_Tx */
  osThreadDef(Task_SPI_Tx, SPI_Tx_App, osPriorityAboveNormal, 0, 128);
 8000714:	4b12      	ldr	r3, [pc, #72]	; (8000760 <main+0x11c>)
 8000716:	1d3c      	adds	r4, r7, #4
 8000718:	461d      	mov	r5, r3
 800071a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800071c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800071e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000722:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Task_SPI_TxHandle = osThreadCreate(osThread(Task_SPI_Tx), NULL);
 8000726:	1d3b      	adds	r3, r7, #4
 8000728:	2100      	movs	r1, #0
 800072a:	4618      	mov	r0, r3
 800072c:	f009 fca1 	bl	800a072 <osThreadCreate>
 8000730:	4603      	mov	r3, r0
 8000732:	4a0c      	ldr	r2, [pc, #48]	; (8000764 <main+0x120>)
 8000734:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000736:	f009 fc95 	bl	800a064 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800073a:	e7fe      	b.n	800073a <main+0xf6>
 800073c:	2000000c 	.word	0x2000000c
 8000740:	0800cf0c 	.word	0x0800cf0c
 8000744:	200009b4 	.word	0x200009b4
 8000748:	0800cf28 	.word	0x0800cf28
 800074c:	200009b8 	.word	0x200009b8
 8000750:	0800cf44 	.word	0x0800cf44
 8000754:	200009bc 	.word	0x200009bc
 8000758:	0800cf60 	.word	0x0800cf60
 800075c:	200009c0 	.word	0x200009c0
 8000760:	0800cf7c 	.word	0x0800cf7c
 8000764:	200009c4 	.word	0x200009c4

08000768 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000768:	b580      	push	{r7, lr}
 800076a:	b094      	sub	sp, #80	; 0x50
 800076c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800076e:	f107 0320 	add.w	r3, r7, #32
 8000772:	2230      	movs	r2, #48	; 0x30
 8000774:	2100      	movs	r1, #0
 8000776:	4618      	mov	r0, r3
 8000778:	f00c fa2c 	bl	800cbd4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800077c:	f107 030c 	add.w	r3, r7, #12
 8000780:	2200      	movs	r2, #0
 8000782:	601a      	str	r2, [r3, #0]
 8000784:	605a      	str	r2, [r3, #4]
 8000786:	609a      	str	r2, [r3, #8]
 8000788:	60da      	str	r2, [r3, #12]
 800078a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800078c:	2300      	movs	r3, #0
 800078e:	60bb      	str	r3, [r7, #8]
 8000790:	4b28      	ldr	r3, [pc, #160]	; (8000834 <SystemClock_Config+0xcc>)
 8000792:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000794:	4a27      	ldr	r2, [pc, #156]	; (8000834 <SystemClock_Config+0xcc>)
 8000796:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800079a:	6413      	str	r3, [r2, #64]	; 0x40
 800079c:	4b25      	ldr	r3, [pc, #148]	; (8000834 <SystemClock_Config+0xcc>)
 800079e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80007a4:	60bb      	str	r3, [r7, #8]
 80007a6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80007a8:	2300      	movs	r3, #0
 80007aa:	607b      	str	r3, [r7, #4]
 80007ac:	4b22      	ldr	r3, [pc, #136]	; (8000838 <SystemClock_Config+0xd0>)
 80007ae:	681b      	ldr	r3, [r3, #0]
 80007b0:	4a21      	ldr	r2, [pc, #132]	; (8000838 <SystemClock_Config+0xd0>)
 80007b2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80007b6:	6013      	str	r3, [r2, #0]
 80007b8:	4b1f      	ldr	r3, [pc, #124]	; (8000838 <SystemClock_Config+0xd0>)
 80007ba:	681b      	ldr	r3, [r3, #0]
 80007bc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80007c0:	607b      	str	r3, [r7, #4]
 80007c2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80007c4:	2301      	movs	r3, #1
 80007c6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80007c8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80007cc:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007ce:	2302      	movs	r3, #2
 80007d0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80007d2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80007d6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80007d8:	2308      	movs	r3, #8
 80007da:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80007dc:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80007e0:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80007e2:	2302      	movs	r3, #2
 80007e4:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80007e6:	2307      	movs	r3, #7
 80007e8:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007ea:	f107 0320 	add.w	r3, r7, #32
 80007ee:	4618      	mov	r0, r3
 80007f0:	f003 ffbc 	bl	800476c <HAL_RCC_OscConfig>
 80007f4:	4603      	mov	r3, r0
 80007f6:	2b00      	cmp	r3, #0
 80007f8:	d001      	beq.n	80007fe <SystemClock_Config+0x96>
  {
    Error_Handler();
 80007fa:	f000 fb67 	bl	8000ecc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007fe:	230f      	movs	r3, #15
 8000800:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000802:	2302      	movs	r3, #2
 8000804:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000806:	2300      	movs	r3, #0
 8000808:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800080a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800080e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000810:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000814:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000816:	f107 030c 	add.w	r3, r7, #12
 800081a:	2105      	movs	r1, #5
 800081c:	4618      	mov	r0, r3
 800081e:	f004 fa1d 	bl	8004c5c <HAL_RCC_ClockConfig>
 8000822:	4603      	mov	r3, r0
 8000824:	2b00      	cmp	r3, #0
 8000826:	d001      	beq.n	800082c <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000828:	f000 fb50 	bl	8000ecc <Error_Handler>
  }
}
 800082c:	bf00      	nop
 800082e:	3750      	adds	r7, #80	; 0x50
 8000830:	46bd      	mov	sp, r7
 8000832:	bd80      	pop	{r7, pc}
 8000834:	40023800 	.word	0x40023800
 8000838:	40007000 	.word	0x40007000

0800083c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800083c:	b580      	push	{r7, lr}
 800083e:	b084      	sub	sp, #16
 8000840:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000842:	463b      	mov	r3, r7
 8000844:	2200      	movs	r2, #0
 8000846:	601a      	str	r2, [r3, #0]
 8000848:	605a      	str	r2, [r3, #4]
 800084a:	609a      	str	r2, [r3, #8]
 800084c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800084e:	4b21      	ldr	r3, [pc, #132]	; (80008d4 <MX_ADC1_Init+0x98>)
 8000850:	4a21      	ldr	r2, [pc, #132]	; (80008d8 <MX_ADC1_Init+0x9c>)
 8000852:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000854:	4b1f      	ldr	r3, [pc, #124]	; (80008d4 <MX_ADC1_Init+0x98>)
 8000856:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800085a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800085c:	4b1d      	ldr	r3, [pc, #116]	; (80008d4 <MX_ADC1_Init+0x98>)
 800085e:	2200      	movs	r2, #0
 8000860:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8000862:	4b1c      	ldr	r3, [pc, #112]	; (80008d4 <MX_ADC1_Init+0x98>)
 8000864:	2200      	movs	r2, #0
 8000866:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000868:	4b1a      	ldr	r3, [pc, #104]	; (80008d4 <MX_ADC1_Init+0x98>)
 800086a:	2200      	movs	r2, #0
 800086c:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800086e:	4b19      	ldr	r3, [pc, #100]	; (80008d4 <MX_ADC1_Init+0x98>)
 8000870:	2200      	movs	r2, #0
 8000872:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000876:	4b17      	ldr	r3, [pc, #92]	; (80008d4 <MX_ADC1_Init+0x98>)
 8000878:	2200      	movs	r2, #0
 800087a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800087c:	4b15      	ldr	r3, [pc, #84]	; (80008d4 <MX_ADC1_Init+0x98>)
 800087e:	4a17      	ldr	r2, [pc, #92]	; (80008dc <MX_ADC1_Init+0xa0>)
 8000880:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000882:	4b14      	ldr	r3, [pc, #80]	; (80008d4 <MX_ADC1_Init+0x98>)
 8000884:	2200      	movs	r2, #0
 8000886:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000888:	4b12      	ldr	r3, [pc, #72]	; (80008d4 <MX_ADC1_Init+0x98>)
 800088a:	2201      	movs	r2, #1
 800088c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800088e:	4b11      	ldr	r3, [pc, #68]	; (80008d4 <MX_ADC1_Init+0x98>)
 8000890:	2200      	movs	r2, #0
 8000892:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000896:	4b0f      	ldr	r3, [pc, #60]	; (80008d4 <MX_ADC1_Init+0x98>)
 8000898:	2201      	movs	r2, #1
 800089a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800089c:	480d      	ldr	r0, [pc, #52]	; (80008d4 <MX_ADC1_Init+0x98>)
 800089e:	f001 f87d 	bl	800199c <HAL_ADC_Init>
 80008a2:	4603      	mov	r3, r0
 80008a4:	2b00      	cmp	r3, #0
 80008a6:	d001      	beq.n	80008ac <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80008a8:	f000 fb10 	bl	8000ecc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 80008ac:	2309      	movs	r3, #9
 80008ae:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80008b0:	2301      	movs	r3, #1
 80008b2:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80008b4:	2300      	movs	r3, #0
 80008b6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80008b8:	463b      	mov	r3, r7
 80008ba:	4619      	mov	r1, r3
 80008bc:	4805      	ldr	r0, [pc, #20]	; (80008d4 <MX_ADC1_Init+0x98>)
 80008be:	f001 f8b1 	bl	8001a24 <HAL_ADC_ConfigChannel>
 80008c2:	4603      	mov	r3, r0
 80008c4:	2b00      	cmp	r3, #0
 80008c6:	d001      	beq.n	80008cc <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80008c8:	f000 fb00 	bl	8000ecc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80008cc:	bf00      	nop
 80008ce:	3710      	adds	r7, #16
 80008d0:	46bd      	mov	sp, r7
 80008d2:	bd80      	pop	{r7, pc}
 80008d4:	20000794 	.word	0x20000794
 80008d8:	40012000 	.word	0x40012000
 80008dc:	0f000001 	.word	0x0f000001

080008e0 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 80008e0:	b580      	push	{r7, lr}
 80008e2:	b084      	sub	sp, #16
 80008e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80008e6:	463b      	mov	r3, r7
 80008e8:	2200      	movs	r2, #0
 80008ea:	601a      	str	r2, [r3, #0]
 80008ec:	605a      	str	r2, [r3, #4]
 80008ee:	609a      	str	r2, [r3, #8]
 80008f0:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC2_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 80008f2:	4b21      	ldr	r3, [pc, #132]	; (8000978 <MX_ADC2_Init+0x98>)
 80008f4:	4a21      	ldr	r2, [pc, #132]	; (800097c <MX_ADC2_Init+0x9c>)
 80008f6:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80008f8:	4b1f      	ldr	r3, [pc, #124]	; (8000978 <MX_ADC2_Init+0x98>)
 80008fa:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80008fe:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8000900:	4b1d      	ldr	r3, [pc, #116]	; (8000978 <MX_ADC2_Init+0x98>)
 8000902:	2200      	movs	r2, #0
 8000904:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = DISABLE;
 8000906:	4b1c      	ldr	r3, [pc, #112]	; (8000978 <MX_ADC2_Init+0x98>)
 8000908:	2200      	movs	r2, #0
 800090a:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 800090c:	4b1a      	ldr	r3, [pc, #104]	; (8000978 <MX_ADC2_Init+0x98>)
 800090e:	2200      	movs	r2, #0
 8000910:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000912:	4b19      	ldr	r3, [pc, #100]	; (8000978 <MX_ADC2_Init+0x98>)
 8000914:	2200      	movs	r2, #0
 8000916:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800091a:	4b17      	ldr	r3, [pc, #92]	; (8000978 <MX_ADC2_Init+0x98>)
 800091c:	2200      	movs	r2, #0
 800091e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000920:	4b15      	ldr	r3, [pc, #84]	; (8000978 <MX_ADC2_Init+0x98>)
 8000922:	4a17      	ldr	r2, [pc, #92]	; (8000980 <MX_ADC2_Init+0xa0>)
 8000924:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000926:	4b14      	ldr	r3, [pc, #80]	; (8000978 <MX_ADC2_Init+0x98>)
 8000928:	2200      	movs	r2, #0
 800092a:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 800092c:	4b12      	ldr	r3, [pc, #72]	; (8000978 <MX_ADC2_Init+0x98>)
 800092e:	2201      	movs	r2, #1
 8000930:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8000932:	4b11      	ldr	r3, [pc, #68]	; (8000978 <MX_ADC2_Init+0x98>)
 8000934:	2200      	movs	r2, #0
 8000936:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800093a:	4b0f      	ldr	r3, [pc, #60]	; (8000978 <MX_ADC2_Init+0x98>)
 800093c:	2201      	movs	r2, #1
 800093e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000940:	480d      	ldr	r0, [pc, #52]	; (8000978 <MX_ADC2_Init+0x98>)
 8000942:	f001 f82b 	bl	800199c <HAL_ADC_Init>
 8000946:	4603      	mov	r3, r0
 8000948:	2b00      	cmp	r3, #0
 800094a:	d001      	beq.n	8000950 <MX_ADC2_Init+0x70>
  {
    Error_Handler();
 800094c:	f000 fabe 	bl	8000ecc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8000950:	2308      	movs	r3, #8
 8000952:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000954:	2301      	movs	r3, #1
 8000956:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000958:	2300      	movs	r3, #0
 800095a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800095c:	463b      	mov	r3, r7
 800095e:	4619      	mov	r1, r3
 8000960:	4805      	ldr	r0, [pc, #20]	; (8000978 <MX_ADC2_Init+0x98>)
 8000962:	f001 f85f 	bl	8001a24 <HAL_ADC_ConfigChannel>
 8000966:	4603      	mov	r3, r0
 8000968:	2b00      	cmp	r3, #0
 800096a:	d001      	beq.n	8000970 <MX_ADC2_Init+0x90>
  {
    Error_Handler();
 800096c:	f000 faae 	bl	8000ecc <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8000970:	bf00      	nop
 8000972:	3710      	adds	r7, #16
 8000974:	46bd      	mov	sp, r7
 8000976:	bd80      	pop	{r7, pc}
 8000978:	200007dc 	.word	0x200007dc
 800097c:	40012100 	.word	0x40012100
 8000980:	0f000001 	.word	0x0f000001

08000984 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000984:	b580      	push	{r7, lr}
 8000986:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000988:	4b12      	ldr	r3, [pc, #72]	; (80009d4 <MX_I2C1_Init+0x50>)
 800098a:	4a13      	ldr	r2, [pc, #76]	; (80009d8 <MX_I2C1_Init+0x54>)
 800098c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800098e:	4b11      	ldr	r3, [pc, #68]	; (80009d4 <MX_I2C1_Init+0x50>)
 8000990:	4a12      	ldr	r2, [pc, #72]	; (80009dc <MX_I2C1_Init+0x58>)
 8000992:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000994:	4b0f      	ldr	r3, [pc, #60]	; (80009d4 <MX_I2C1_Init+0x50>)
 8000996:	2200      	movs	r2, #0
 8000998:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800099a:	4b0e      	ldr	r3, [pc, #56]	; (80009d4 <MX_I2C1_Init+0x50>)
 800099c:	2200      	movs	r2, #0
 800099e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80009a0:	4b0c      	ldr	r3, [pc, #48]	; (80009d4 <MX_I2C1_Init+0x50>)
 80009a2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80009a6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80009a8:	4b0a      	ldr	r3, [pc, #40]	; (80009d4 <MX_I2C1_Init+0x50>)
 80009aa:	2200      	movs	r2, #0
 80009ac:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80009ae:	4b09      	ldr	r3, [pc, #36]	; (80009d4 <MX_I2C1_Init+0x50>)
 80009b0:	2200      	movs	r2, #0
 80009b2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80009b4:	4b07      	ldr	r3, [pc, #28]	; (80009d4 <MX_I2C1_Init+0x50>)
 80009b6:	2200      	movs	r2, #0
 80009b8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80009ba:	4b06      	ldr	r3, [pc, #24]	; (80009d4 <MX_I2C1_Init+0x50>)
 80009bc:	2200      	movs	r2, #0
 80009be:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80009c0:	4804      	ldr	r0, [pc, #16]	; (80009d4 <MX_I2C1_Init+0x50>)
 80009c2:	f003 f8ef 	bl	8003ba4 <HAL_I2C_Init>
 80009c6:	4603      	mov	r3, r0
 80009c8:	2b00      	cmp	r3, #0
 80009ca:	d001      	beq.n	80009d0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80009cc:	f000 fa7e 	bl	8000ecc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80009d0:	bf00      	nop
 80009d2:	bd80      	pop	{r7, pc}
 80009d4:	20000824 	.word	0x20000824
 80009d8:	40005400 	.word	0x40005400
 80009dc:	000186a0 	.word	0x000186a0

080009e0 <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 80009e0:	b580      	push	{r7, lr}
 80009e2:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 80009e4:	4b13      	ldr	r3, [pc, #76]	; (8000a34 <MX_I2S3_Init+0x54>)
 80009e6:	4a14      	ldr	r2, [pc, #80]	; (8000a38 <MX_I2S3_Init+0x58>)
 80009e8:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 80009ea:	4b12      	ldr	r3, [pc, #72]	; (8000a34 <MX_I2S3_Init+0x54>)
 80009ec:	f44f 7200 	mov.w	r2, #512	; 0x200
 80009f0:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 80009f2:	4b10      	ldr	r3, [pc, #64]	; (8000a34 <MX_I2S3_Init+0x54>)
 80009f4:	2200      	movs	r2, #0
 80009f6:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 80009f8:	4b0e      	ldr	r3, [pc, #56]	; (8000a34 <MX_I2S3_Init+0x54>)
 80009fa:	2200      	movs	r2, #0
 80009fc:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 80009fe:	4b0d      	ldr	r3, [pc, #52]	; (8000a34 <MX_I2S3_Init+0x54>)
 8000a00:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000a04:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 8000a06:	4b0b      	ldr	r3, [pc, #44]	; (8000a34 <MX_I2S3_Init+0x54>)
 8000a08:	4a0c      	ldr	r2, [pc, #48]	; (8000a3c <MX_I2S3_Init+0x5c>)
 8000a0a:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8000a0c:	4b09      	ldr	r3, [pc, #36]	; (8000a34 <MX_I2S3_Init+0x54>)
 8000a0e:	2200      	movs	r2, #0
 8000a10:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8000a12:	4b08      	ldr	r3, [pc, #32]	; (8000a34 <MX_I2S3_Init+0x54>)
 8000a14:	2200      	movs	r2, #0
 8000a16:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8000a18:	4b06      	ldr	r3, [pc, #24]	; (8000a34 <MX_I2S3_Init+0x54>)
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 8000a1e:	4805      	ldr	r0, [pc, #20]	; (8000a34 <MX_I2S3_Init+0x54>)
 8000a20:	f003 fa04 	bl	8003e2c <HAL_I2S_Init>
 8000a24:	4603      	mov	r3, r0
 8000a26:	2b00      	cmp	r3, #0
 8000a28:	d001      	beq.n	8000a2e <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 8000a2a:	f000 fa4f 	bl	8000ecc <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 8000a2e:	bf00      	nop
 8000a30:	bd80      	pop	{r7, pc}
 8000a32:	bf00      	nop
 8000a34:	20000878 	.word	0x20000878
 8000a38:	40003c00 	.word	0x40003c00
 8000a3c:	00017700 	.word	0x00017700

08000a40 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000a40:	b580      	push	{r7, lr}
 8000a42:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000a44:	4b17      	ldr	r3, [pc, #92]	; (8000aa4 <MX_SPI1_Init+0x64>)
 8000a46:	4a18      	ldr	r2, [pc, #96]	; (8000aa8 <MX_SPI1_Init+0x68>)
 8000a48:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000a4a:	4b16      	ldr	r3, [pc, #88]	; (8000aa4 <MX_SPI1_Init+0x64>)
 8000a4c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000a50:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000a52:	4b14      	ldr	r3, [pc, #80]	; (8000aa4 <MX_SPI1_Init+0x64>)
 8000a54:	2200      	movs	r2, #0
 8000a56:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000a58:	4b12      	ldr	r3, [pc, #72]	; (8000aa4 <MX_SPI1_Init+0x64>)
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000a5e:	4b11      	ldr	r3, [pc, #68]	; (8000aa4 <MX_SPI1_Init+0x64>)
 8000a60:	2200      	movs	r2, #0
 8000a62:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000a64:	4b0f      	ldr	r3, [pc, #60]	; (8000aa4 <MX_SPI1_Init+0x64>)
 8000a66:	2200      	movs	r2, #0
 8000a68:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000a6a:	4b0e      	ldr	r3, [pc, #56]	; (8000aa4 <MX_SPI1_Init+0x64>)
 8000a6c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000a70:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000a72:	4b0c      	ldr	r3, [pc, #48]	; (8000aa4 <MX_SPI1_Init+0x64>)
 8000a74:	2200      	movs	r2, #0
 8000a76:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000a78:	4b0a      	ldr	r3, [pc, #40]	; (8000aa4 <MX_SPI1_Init+0x64>)
 8000a7a:	2200      	movs	r2, #0
 8000a7c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000a7e:	4b09      	ldr	r3, [pc, #36]	; (8000aa4 <MX_SPI1_Init+0x64>)
 8000a80:	2200      	movs	r2, #0
 8000a82:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000a84:	4b07      	ldr	r3, [pc, #28]	; (8000aa4 <MX_SPI1_Init+0x64>)
 8000a86:	2200      	movs	r2, #0
 8000a88:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000a8a:	4b06      	ldr	r3, [pc, #24]	; (8000aa4 <MX_SPI1_Init+0x64>)
 8000a8c:	220a      	movs	r2, #10
 8000a8e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000a90:	4804      	ldr	r0, [pc, #16]	; (8000aa4 <MX_SPI1_Init+0x64>)
 8000a92:	f004 fc75 	bl	8005380 <HAL_SPI_Init>
 8000a96:	4603      	mov	r3, r0
 8000a98:	2b00      	cmp	r3, #0
 8000a9a:	d001      	beq.n	8000aa0 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000a9c:	f000 fa16 	bl	8000ecc <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000aa0:	bf00      	nop
 8000aa2:	bd80      	pop	{r7, pc}
 8000aa4:	200008c0 	.word	0x200008c0
 8000aa8:	40013000 	.word	0x40013000

08000aac <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000aac:	b580      	push	{r7, lr}
 8000aae:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000ab0:	4b17      	ldr	r3, [pc, #92]	; (8000b10 <MX_SPI2_Init+0x64>)
 8000ab2:	4a18      	ldr	r2, [pc, #96]	; (8000b14 <MX_SPI2_Init+0x68>)
 8000ab4:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000ab6:	4b16      	ldr	r3, [pc, #88]	; (8000b10 <MX_SPI2_Init+0x64>)
 8000ab8:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000abc:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000abe:	4b14      	ldr	r3, [pc, #80]	; (8000b10 <MX_SPI2_Init+0x64>)
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000ac4:	4b12      	ldr	r3, [pc, #72]	; (8000b10 <MX_SPI2_Init+0x64>)
 8000ac6:	2200      	movs	r2, #0
 8000ac8:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000aca:	4b11      	ldr	r3, [pc, #68]	; (8000b10 <MX_SPI2_Init+0x64>)
 8000acc:	2200      	movs	r2, #0
 8000ace:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000ad0:	4b0f      	ldr	r3, [pc, #60]	; (8000b10 <MX_SPI2_Init+0x64>)
 8000ad2:	2200      	movs	r2, #0
 8000ad4:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000ad6:	4b0e      	ldr	r3, [pc, #56]	; (8000b10 <MX_SPI2_Init+0x64>)
 8000ad8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000adc:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8000ade:	4b0c      	ldr	r3, [pc, #48]	; (8000b10 <MX_SPI2_Init+0x64>)
 8000ae0:	2220      	movs	r2, #32
 8000ae2:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000ae4:	4b0a      	ldr	r3, [pc, #40]	; (8000b10 <MX_SPI2_Init+0x64>)
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000aea:	4b09      	ldr	r3, [pc, #36]	; (8000b10 <MX_SPI2_Init+0x64>)
 8000aec:	2200      	movs	r2, #0
 8000aee:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000af0:	4b07      	ldr	r3, [pc, #28]	; (8000b10 <MX_SPI2_Init+0x64>)
 8000af2:	2200      	movs	r2, #0
 8000af4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8000af6:	4b06      	ldr	r3, [pc, #24]	; (8000b10 <MX_SPI2_Init+0x64>)
 8000af8:	220a      	movs	r2, #10
 8000afa:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000afc:	4804      	ldr	r0, [pc, #16]	; (8000b10 <MX_SPI2_Init+0x64>)
 8000afe:	f004 fc3f 	bl	8005380 <HAL_SPI_Init>
 8000b02:	4603      	mov	r3, r0
 8000b04:	2b00      	cmp	r3, #0
 8000b06:	d001      	beq.n	8000b0c <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8000b08:	f000 f9e0 	bl	8000ecc <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000b0c:	bf00      	nop
 8000b0e:	bd80      	pop	{r7, pc}
 8000b10:	20000918 	.word	0x20000918
 8000b14:	40003800 	.word	0x40003800

08000b18 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000b1c:	4b11      	ldr	r3, [pc, #68]	; (8000b64 <MX_USART2_UART_Init+0x4c>)
 8000b1e:	4a12      	ldr	r2, [pc, #72]	; (8000b68 <MX_USART2_UART_Init+0x50>)
 8000b20:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8000b22:	4b10      	ldr	r3, [pc, #64]	; (8000b64 <MX_USART2_UART_Init+0x4c>)
 8000b24:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000b28:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000b2a:	4b0e      	ldr	r3, [pc, #56]	; (8000b64 <MX_USART2_UART_Init+0x4c>)
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000b30:	4b0c      	ldr	r3, [pc, #48]	; (8000b64 <MX_USART2_UART_Init+0x4c>)
 8000b32:	2200      	movs	r2, #0
 8000b34:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000b36:	4b0b      	ldr	r3, [pc, #44]	; (8000b64 <MX_USART2_UART_Init+0x4c>)
 8000b38:	2200      	movs	r2, #0
 8000b3a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000b3c:	4b09      	ldr	r3, [pc, #36]	; (8000b64 <MX_USART2_UART_Init+0x4c>)
 8000b3e:	220c      	movs	r2, #12
 8000b40:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b42:	4b08      	ldr	r3, [pc, #32]	; (8000b64 <MX_USART2_UART_Init+0x4c>)
 8000b44:	2200      	movs	r2, #0
 8000b46:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b48:	4b06      	ldr	r3, [pc, #24]	; (8000b64 <MX_USART2_UART_Init+0x4c>)
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000b4e:	4805      	ldr	r0, [pc, #20]	; (8000b64 <MX_USART2_UART_Init+0x4c>)
 8000b50:	f005 fc6c 	bl	800642c <HAL_UART_Init>
 8000b54:	4603      	mov	r3, r0
 8000b56:	2b00      	cmp	r3, #0
 8000b58:	d001      	beq.n	8000b5e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000b5a:	f000 f9b7 	bl	8000ecc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000b5e:	bf00      	nop
 8000b60:	bd80      	pop	{r7, pc}
 8000b62:	bf00      	nop
 8000b64:	20000970 	.word	0x20000970
 8000b68:	40004400 	.word	0x40004400

08000b6c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b6c:	b580      	push	{r7, lr}
 8000b6e:	b08c      	sub	sp, #48	; 0x30
 8000b70:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b72:	f107 031c 	add.w	r3, r7, #28
 8000b76:	2200      	movs	r2, #0
 8000b78:	601a      	str	r2, [r3, #0]
 8000b7a:	605a      	str	r2, [r3, #4]
 8000b7c:	609a      	str	r2, [r3, #8]
 8000b7e:	60da      	str	r2, [r3, #12]
 8000b80:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000b82:	2300      	movs	r3, #0
 8000b84:	61bb      	str	r3, [r7, #24]
 8000b86:	4b82      	ldr	r3, [pc, #520]	; (8000d90 <MX_GPIO_Init+0x224>)
 8000b88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b8a:	4a81      	ldr	r2, [pc, #516]	; (8000d90 <MX_GPIO_Init+0x224>)
 8000b8c:	f043 0310 	orr.w	r3, r3, #16
 8000b90:	6313      	str	r3, [r2, #48]	; 0x30
 8000b92:	4b7f      	ldr	r3, [pc, #508]	; (8000d90 <MX_GPIO_Init+0x224>)
 8000b94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b96:	f003 0310 	and.w	r3, r3, #16
 8000b9a:	61bb      	str	r3, [r7, #24]
 8000b9c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	617b      	str	r3, [r7, #20]
 8000ba2:	4b7b      	ldr	r3, [pc, #492]	; (8000d90 <MX_GPIO_Init+0x224>)
 8000ba4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ba6:	4a7a      	ldr	r2, [pc, #488]	; (8000d90 <MX_GPIO_Init+0x224>)
 8000ba8:	f043 0304 	orr.w	r3, r3, #4
 8000bac:	6313      	str	r3, [r2, #48]	; 0x30
 8000bae:	4b78      	ldr	r3, [pc, #480]	; (8000d90 <MX_GPIO_Init+0x224>)
 8000bb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bb2:	f003 0304 	and.w	r3, r3, #4
 8000bb6:	617b      	str	r3, [r7, #20]
 8000bb8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000bba:	2300      	movs	r3, #0
 8000bbc:	613b      	str	r3, [r7, #16]
 8000bbe:	4b74      	ldr	r3, [pc, #464]	; (8000d90 <MX_GPIO_Init+0x224>)
 8000bc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bc2:	4a73      	ldr	r2, [pc, #460]	; (8000d90 <MX_GPIO_Init+0x224>)
 8000bc4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000bc8:	6313      	str	r3, [r2, #48]	; 0x30
 8000bca:	4b71      	ldr	r3, [pc, #452]	; (8000d90 <MX_GPIO_Init+0x224>)
 8000bcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000bd2:	613b      	str	r3, [r7, #16]
 8000bd4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bd6:	2300      	movs	r3, #0
 8000bd8:	60fb      	str	r3, [r7, #12]
 8000bda:	4b6d      	ldr	r3, [pc, #436]	; (8000d90 <MX_GPIO_Init+0x224>)
 8000bdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bde:	4a6c      	ldr	r2, [pc, #432]	; (8000d90 <MX_GPIO_Init+0x224>)
 8000be0:	f043 0301 	orr.w	r3, r3, #1
 8000be4:	6313      	str	r3, [r2, #48]	; 0x30
 8000be6:	4b6a      	ldr	r3, [pc, #424]	; (8000d90 <MX_GPIO_Init+0x224>)
 8000be8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bea:	f003 0301 	and.w	r3, r3, #1
 8000bee:	60fb      	str	r3, [r7, #12]
 8000bf0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bf2:	2300      	movs	r3, #0
 8000bf4:	60bb      	str	r3, [r7, #8]
 8000bf6:	4b66      	ldr	r3, [pc, #408]	; (8000d90 <MX_GPIO_Init+0x224>)
 8000bf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bfa:	4a65      	ldr	r2, [pc, #404]	; (8000d90 <MX_GPIO_Init+0x224>)
 8000bfc:	f043 0302 	orr.w	r3, r3, #2
 8000c00:	6313      	str	r3, [r2, #48]	; 0x30
 8000c02:	4b63      	ldr	r3, [pc, #396]	; (8000d90 <MX_GPIO_Init+0x224>)
 8000c04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c06:	f003 0302 	and.w	r3, r3, #2
 8000c0a:	60bb      	str	r3, [r7, #8]
 8000c0c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000c0e:	2300      	movs	r3, #0
 8000c10:	607b      	str	r3, [r7, #4]
 8000c12:	4b5f      	ldr	r3, [pc, #380]	; (8000d90 <MX_GPIO_Init+0x224>)
 8000c14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c16:	4a5e      	ldr	r2, [pc, #376]	; (8000d90 <MX_GPIO_Init+0x224>)
 8000c18:	f043 0308 	orr.w	r3, r3, #8
 8000c1c:	6313      	str	r3, [r2, #48]	; 0x30
 8000c1e:	4b5c      	ldr	r3, [pc, #368]	; (8000d90 <MX_GPIO_Init+0x224>)
 8000c20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c22:	f003 0308 	and.w	r3, r3, #8
 8000c26:	607b      	str	r3, [r7, #4]
 8000c28:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8000c2a:	2200      	movs	r2, #0
 8000c2c:	2108      	movs	r1, #8
 8000c2e:	4859      	ldr	r0, [pc, #356]	; (8000d94 <MX_GPIO_Init+0x228>)
 8000c30:	f001 fb94 	bl	800235c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8000c34:	2201      	movs	r2, #1
 8000c36:	2101      	movs	r1, #1
 8000c38:	4857      	ldr	r0, [pc, #348]	; (8000d98 <MX_GPIO_Init+0x22c>)
 8000c3a:	f001 fb8f 	bl	800235c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SPI2_CE_Pin|SPI2_CS_Pin, GPIO_PIN_RESET);
 8000c3e:	2200      	movs	r2, #0
 8000c40:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8000c44:	4855      	ldr	r0, [pc, #340]	; (8000d9c <MX_GPIO_Init+0x230>)
 8000c46:	f001 fb89 	bl	800235c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	f24f 0110 	movw	r1, #61456	; 0xf010
 8000c50:	4853      	ldr	r0, [pc, #332]	; (8000da0 <MX_GPIO_Init+0x234>)
 8000c52:	f001 fb83 	bl	800235c <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8000c56:	2308      	movs	r3, #8
 8000c58:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c5a:	2301      	movs	r3, #1
 8000c5c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c5e:	2300      	movs	r3, #0
 8000c60:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c62:	2300      	movs	r3, #0
 8000c64:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8000c66:	f107 031c 	add.w	r3, r7, #28
 8000c6a:	4619      	mov	r1, r3
 8000c6c:	4849      	ldr	r0, [pc, #292]	; (8000d94 <MX_GPIO_Init+0x228>)
 8000c6e:	f001 f9d9 	bl	8002024 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8000c72:	2301      	movs	r3, #1
 8000c74:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c76:	2301      	movs	r3, #1
 8000c78:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c7e:	2300      	movs	r3, #0
 8000c80:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000c82:	f107 031c 	add.w	r3, r7, #28
 8000c86:	4619      	mov	r1, r3
 8000c88:	4843      	ldr	r0, [pc, #268]	; (8000d98 <MX_GPIO_Init+0x22c>)
 8000c8a:	f001 f9cb 	bl	8002024 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8000c8e:	2308      	movs	r3, #8
 8000c90:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c92:	2302      	movs	r3, #2
 8000c94:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c96:	2300      	movs	r3, #0
 8000c98:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c9a:	2300      	movs	r3, #0
 8000c9c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000c9e:	2305      	movs	r3, #5
 8000ca0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8000ca2:	f107 031c 	add.w	r3, r7, #28
 8000ca6:	4619      	mov	r1, r3
 8000ca8:	483b      	ldr	r0, [pc, #236]	; (8000d98 <MX_GPIO_Init+0x22c>)
 8000caa:	f001 f9bb 	bl	8002024 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000cae:	2301      	movs	r3, #1
 8000cb0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000cb2:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8000cb6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cb8:	2300      	movs	r3, #0
 8000cba:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000cbc:	f107 031c 	add.w	r3, r7, #28
 8000cc0:	4619      	mov	r1, r3
 8000cc2:	4838      	ldr	r0, [pc, #224]	; (8000da4 <MX_GPIO_Init+0x238>)
 8000cc4:	f001 f9ae 	bl	8002024 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000cc8:	2320      	movs	r3, #32
 8000cca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ccc:	2300      	movs	r3, #0
 8000cce:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cd0:	2300      	movs	r3, #0
 8000cd2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000cd4:	f107 031c 	add.w	r3, r7, #28
 8000cd8:	4619      	mov	r1, r3
 8000cda:	482f      	ldr	r0, [pc, #188]	; (8000d98 <MX_GPIO_Init+0x22c>)
 8000cdc:	f001 f9a2 	bl	8002024 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8000ce0:	2304      	movs	r3, #4
 8000ce2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ce4:	2300      	movs	r3, #0
 8000ce6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ce8:	2300      	movs	r3, #0
 8000cea:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8000cec:	f107 031c 	add.w	r3, r7, #28
 8000cf0:	4619      	mov	r1, r3
 8000cf2:	482a      	ldr	r0, [pc, #168]	; (8000d9c <MX_GPIO_Init+0x230>)
 8000cf4:	f001 f996 	bl	8002024 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 8000cf8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000cfc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cfe:	2302      	movs	r3, #2
 8000d00:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d02:	2300      	movs	r3, #0
 8000d04:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d06:	2300      	movs	r3, #0
 8000d08:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000d0a:	2305      	movs	r3, #5
 8000d0c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8000d0e:	f107 031c 	add.w	r3, r7, #28
 8000d12:	4619      	mov	r1, r3
 8000d14:	4821      	ldr	r0, [pc, #132]	; (8000d9c <MX_GPIO_Init+0x230>)
 8000d16:	f001 f985 	bl	8002024 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI2_CE_Pin SPI2_CS_Pin */
  GPIO_InitStruct.Pin = SPI2_CE_Pin|SPI2_CS_Pin;
 8000d1a:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8000d1e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d20:	2301      	movs	r3, #1
 8000d22:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d24:	2300      	movs	r3, #0
 8000d26:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d28:	2300      	movs	r3, #0
 8000d2a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d2c:	f107 031c 	add.w	r3, r7, #28
 8000d30:	4619      	mov	r1, r3
 8000d32:	481a      	ldr	r0, [pc, #104]	; (8000d9c <MX_GPIO_Init+0x230>)
 8000d34:	f001 f976 	bl	8002024 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8000d38:	f24f 0310 	movw	r3, #61456	; 0xf010
 8000d3c:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d3e:	2301      	movs	r3, #1
 8000d40:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d42:	2300      	movs	r3, #0
 8000d44:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d46:	2300      	movs	r3, #0
 8000d48:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000d4a:	f107 031c 	add.w	r3, r7, #28
 8000d4e:	4619      	mov	r1, r3
 8000d50:	4813      	ldr	r0, [pc, #76]	; (8000da0 <MX_GPIO_Init+0x234>)
 8000d52:	f001 f967 	bl	8002024 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8000d56:	2320      	movs	r3, #32
 8000d58:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d5a:	2300      	movs	r3, #0
 8000d5c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d5e:	2300      	movs	r3, #0
 8000d60:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000d62:	f107 031c 	add.w	r3, r7, #28
 8000d66:	4619      	mov	r1, r3
 8000d68:	480d      	ldr	r0, [pc, #52]	; (8000da0 <MX_GPIO_Init+0x234>)
 8000d6a:	f001 f95b 	bl	8002024 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8000d6e:	2302      	movs	r3, #2
 8000d70:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000d72:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8000d76:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d78:	2300      	movs	r3, #0
 8000d7a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8000d7c:	f107 031c 	add.w	r3, r7, #28
 8000d80:	4619      	mov	r1, r3
 8000d82:	4804      	ldr	r0, [pc, #16]	; (8000d94 <MX_GPIO_Init+0x228>)
 8000d84:	f001 f94e 	bl	8002024 <HAL_GPIO_Init>

}
 8000d88:	bf00      	nop
 8000d8a:	3730      	adds	r7, #48	; 0x30
 8000d8c:	46bd      	mov	sp, r7
 8000d8e:	bd80      	pop	{r7, pc}
 8000d90:	40023800 	.word	0x40023800
 8000d94:	40021000 	.word	0x40021000
 8000d98:	40020800 	.word	0x40020800
 8000d9c:	40020400 	.word	0x40020400
 8000da0:	40020c00 	.word	0x40020c00
 8000da4:	40020000 	.word	0x40020000

08000da8 <Idle_App>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_Idle_App */
void Idle_App(void const * argument)
{
 8000da8:	b580      	push	{r7, lr}
 8000daa:	b082      	sub	sp, #8
 8000dac:	af00      	add	r7, sp, #0
 8000dae:	6078      	str	r0, [r7, #4]
  /* init code for USB_HOST */
  MX_USB_HOST_Init();
 8000db0:	f00b fbc4 	bl	800c53c <MX_USB_HOST_Init>
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000db4:	2001      	movs	r0, #1
 8000db6:	f009 f9a8 	bl	800a10a <osDelay>
 8000dba:	e7fb      	b.n	8000db4 <Idle_App+0xc>

08000dbc <SPI_Rx_App>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_SPI_Rx_App */
void SPI_Rx_App(void const * argument)
{
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	b082      	sub	sp, #8
 8000dc0:	af00      	add	r7, sp, #0
 8000dc2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SPI_Rx_App */
  /* Infinite loop */
  for(;;)
  {
	if(SPI_Mode==RX)
 8000dc4:	4b0f      	ldr	r3, [pc, #60]	; (8000e04 <SPI_Rx_App+0x48>)
 8000dc6:	781b      	ldrb	r3, [r3, #0]
 8000dc8:	2b00      	cmp	r3, #0
 8000dca:	d116      	bne.n	8000dfa <SPI_Rx_App+0x3e>
	{
		if(init==1)
 8000dcc:	4b0e      	ldr	r3, [pc, #56]	; (8000e08 <SPI_Rx_App+0x4c>)
 8000dce:	781b      	ldrb	r3, [r3, #0]
 8000dd0:	2b01      	cmp	r3, #1
 8000dd2:	d106      	bne.n	8000de2 <SPI_Rx_App+0x26>
		{
		nrf24_RxMode(Address, 10);
 8000dd4:	210a      	movs	r1, #10
 8000dd6:	480d      	ldr	r0, [pc, #52]	; (8000e0c <SPI_Rx_App+0x50>)
 8000dd8:	f000 f9ae 	bl	8001138 <nrf24_RxMode>
		init=0;
 8000ddc:	4b0a      	ldr	r3, [pc, #40]	; (8000e08 <SPI_Rx_App+0x4c>)
 8000dde:	2200      	movs	r2, #0
 8000de0:	701a      	strb	r2, [r3, #0]
		}
		if(isDataAvailable(1))
 8000de2:	2001      	movs	r0, #1
 8000de4:	f000 f9e0 	bl	80011a8 <isDataAvailable>
 8000de8:	4603      	mov	r3, r0
 8000dea:	2b00      	cmp	r3, #0
 8000dec:	d005      	beq.n	8000dfa <SPI_Rx_App+0x3e>
		{
			nrf24_Receive(SPI_Buffer);
 8000dee:	4808      	ldr	r0, [pc, #32]	; (8000e10 <SPI_Rx_App+0x54>)
 8000df0:	f000 fa00 	bl	80011f4 <nrf24_Receive>
			ajoute(SPI_Buffer);
 8000df4:	4806      	ldr	r0, [pc, #24]	; (8000e10 <SPI_Rx_App+0x54>)
 8000df6:	f7ff fb6d 	bl	80004d4 <ajoute>
		}
	}
    vTaskDelay(10);
 8000dfa:	200a      	movs	r0, #10
 8000dfc:	f00a fa18 	bl	800b230 <vTaskDelay>
	if(SPI_Mode==RX)
 8000e00:	e7e0      	b.n	8000dc4 <SPI_Rx_App+0x8>
 8000e02:	bf00      	nop
 8000e04:	2000002d 	.word	0x2000002d
 8000e08:	2000002c 	.word	0x2000002c
 8000e0c:	20000004 	.word	0x20000004
 8000e10:	200009c8 	.word	0x200009c8

08000e14 <UART_Send_App>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_UART_Send_App */
void UART_Send_App(void const * argument)
{
 8000e14:	b580      	push	{r7, lr}
 8000e16:	b082      	sub	sp, #8
 8000e18:	af00      	add	r7, sp, #0
 8000e1a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN UART_Send_App */
  /* Infinite loop */
  for(;;)
  {
	if(UART_Mode==TX)
 8000e1c:	4b0a      	ldr	r3, [pc, #40]	; (8000e48 <UART_Send_App+0x34>)
 8000e1e:	781b      	ldrb	r3, [r3, #0]
 8000e20:	2b01      	cmp	r3, #1
 8000e22:	d10d      	bne.n	8000e40 <UART_Send_App+0x2c>
	{
		if(fileDataAvailable() == 1)
 8000e24:	f7ff fbe6 	bl	80005f4 <fileDataAvailable>
 8000e28:	4603      	mov	r3, r0
 8000e2a:	2b01      	cmp	r3, #1
 8000e2c:	d108      	bne.n	8000e40 <UART_Send_App+0x2c>
		{
			retire(UART_Buffer);
 8000e2e:	4807      	ldr	r0, [pc, #28]	; (8000e4c <UART_Send_App+0x38>)
 8000e30:	f7ff fb80 	bl	8000534 <retire>
			HAL_UART_Transmit(&huart2, UART_Buffer, 32, 100);
 8000e34:	2364      	movs	r3, #100	; 0x64
 8000e36:	2220      	movs	r2, #32
 8000e38:	4904      	ldr	r1, [pc, #16]	; (8000e4c <UART_Send_App+0x38>)
 8000e3a:	4805      	ldr	r0, [pc, #20]	; (8000e50 <UART_Send_App+0x3c>)
 8000e3c:	f005 fb43 	bl	80064c6 <HAL_UART_Transmit>
			//UART_STATUS=0;
		}
	}
    vTaskDelay(100);
 8000e40:	2064      	movs	r0, #100	; 0x64
 8000e42:	f00a f9f5 	bl	800b230 <vTaskDelay>
	if(UART_Mode==TX)
 8000e46:	e7e9      	b.n	8000e1c <UART_Send_App+0x8>
 8000e48:	2000002e 	.word	0x2000002e
 8000e4c:	200009e8 	.word	0x200009e8
 8000e50:	20000970 	.word	0x20000970

08000e54 <UART_Recie_App>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_UART_Recie_App */
void UART_Recie_App(void const * argument)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	b082      	sub	sp, #8
 8000e58:	af00      	add	r7, sp, #0
 8000e5a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN UART_Recie_App */
  /* Infinite loop */
  for(;;)
  {
	vTaskDelay(10);
 8000e5c:	200a      	movs	r0, #10
 8000e5e:	f00a f9e7 	bl	800b230 <vTaskDelay>
 8000e62:	e7fb      	b.n	8000e5c <UART_Recie_App+0x8>

08000e64 <SPI_Tx_App>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_SPI_Tx_App */
void SPI_Tx_App(void const * argument)
{
 8000e64:	b580      	push	{r7, lr}
 8000e66:	b082      	sub	sp, #8
 8000e68:	af00      	add	r7, sp, #0
 8000e6a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SPI_Tx_App */
  /* Infinite loop */
  for(;;)
  {
	  if(SPI_Mode==TX)
 8000e6c:	4b0a      	ldr	r3, [pc, #40]	; (8000e98 <SPI_Tx_App+0x34>)
 8000e6e:	781b      	ldrb	r3, [r3, #0]
 8000e70:	2b01      	cmp	r3, #1
 8000e72:	d10d      	bne.n	8000e90 <SPI_Tx_App+0x2c>
	  {
		  if(init==1)
 8000e74:	4b09      	ldr	r3, [pc, #36]	; (8000e9c <SPI_Tx_App+0x38>)
 8000e76:	781b      	ldrb	r3, [r3, #0]
 8000e78:	2b01      	cmp	r3, #1
 8000e7a:	d106      	bne.n	8000e8a <SPI_Tx_App+0x26>
		  {
			  nrf24_TxMode(Address, 10);
 8000e7c:	210a      	movs	r1, #10
 8000e7e:	4808      	ldr	r0, [pc, #32]	; (8000ea0 <SPI_Tx_App+0x3c>)
 8000e80:	f000 f8fa 	bl	8001078 <nrf24_TxMode>
			  init=0;
 8000e84:	4b05      	ldr	r3, [pc, #20]	; (8000e9c <SPI_Tx_App+0x38>)
 8000e86:	2200      	movs	r2, #0
 8000e88:	701a      	strb	r2, [r3, #0]
		  }
		  if(nrf24_Transmit(data)==1)
 8000e8a:	4806      	ldr	r0, [pc, #24]	; (8000ea4 <SPI_Tx_App+0x40>)
 8000e8c:	f000 f91a 	bl	80010c4 <nrf24_Transmit>
		  {
			  //indique que l'info s'est bien envoye
		  }
	  }
	  vTaskDelay(10);
 8000e90:	200a      	movs	r0, #10
 8000e92:	f00a f9cd 	bl	800b230 <vTaskDelay>
	  if(SPI_Mode==TX)
 8000e96:	e7e9      	b.n	8000e6c <SPI_Tx_App+0x8>
 8000e98:	2000002d 	.word	0x2000002d
 8000e9c:	2000002c 	.word	0x2000002c
 8000ea0:	20000004 	.word	0x20000004
 8000ea4:	2000000c 	.word	0x2000000c

08000ea8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b082      	sub	sp, #8
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	681b      	ldr	r3, [r3, #0]
 8000eb4:	4a04      	ldr	r2, [pc, #16]	; (8000ec8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000eb6:	4293      	cmp	r3, r2
 8000eb8:	d101      	bne.n	8000ebe <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000eba:	f000 fd2b 	bl	8001914 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000ebe:	bf00      	nop
 8000ec0:	3708      	adds	r7, #8
 8000ec2:	46bd      	mov	sp, r7
 8000ec4:	bd80      	pop	{r7, pc}
 8000ec6:	bf00      	nop
 8000ec8:	40001000 	.word	0x40001000

08000ecc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ecc:	b480      	push	{r7}
 8000ece:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ed0:	b672      	cpsid	i
}
 8000ed2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ed4:	e7fe      	b.n	8000ed4 <Error_Handler+0x8>
	...

08000ed8 <selectCS>:
#define SPI_CS_PIN			GPIO_PIN_12

/**
 * @brief met le pin CS a 0
 */
void selectCS(void){
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SPI_CS_GPIO, SPI_CS_PIN, GPIO_PIN_RESET);
 8000edc:	2200      	movs	r2, #0
 8000ede:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000ee2:	4802      	ldr	r0, [pc, #8]	; (8000eec <selectCS+0x14>)
 8000ee4:	f001 fa3a 	bl	800235c <HAL_GPIO_WritePin>
}
 8000ee8:	bf00      	nop
 8000eea:	bd80      	pop	{r7, pc}
 8000eec:	40020400 	.word	0x40020400

08000ef0 <unselectCS>:

/**
 * @brief met le pin CS a 1
 */
void unselectCS(void){
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SPI_CS_GPIO, SPI_CS_PIN, GPIO_PIN_SET);
 8000ef4:	2201      	movs	r2, #1
 8000ef6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000efa:	4802      	ldr	r0, [pc, #8]	; (8000f04 <unselectCS+0x14>)
 8000efc:	f001 fa2e 	bl	800235c <HAL_GPIO_WritePin>
}
 8000f00:	bf00      	nop
 8000f02:	bd80      	pop	{r7, pc}
 8000f04:	40020400 	.word	0x40020400

08000f08 <enableCE>:

/**
 * @brief met le pin CE a 1
 */
void enableCE(void){
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SPI_CE_GPIO, SPI_CE_PIN, GPIO_PIN_SET);
 8000f0c:	2201      	movs	r2, #1
 8000f0e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000f12:	4802      	ldr	r0, [pc, #8]	; (8000f1c <enableCE+0x14>)
 8000f14:	f001 fa22 	bl	800235c <HAL_GPIO_WritePin>
}
 8000f18:	bf00      	nop
 8000f1a:	bd80      	pop	{r7, pc}
 8000f1c:	40020400 	.word	0x40020400

08000f20 <disableCE>:

/**
 * @brief met le pin CE a 0
 */
void disableCE(void){
 8000f20:	b580      	push	{r7, lr}
 8000f22:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SPI_CE_GPIO, SPI_CE_PIN, GPIO_PIN_RESET);
 8000f24:	2200      	movs	r2, #0
 8000f26:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000f2a:	4802      	ldr	r0, [pc, #8]	; (8000f34 <disableCE+0x14>)
 8000f2c:	f001 fa16 	bl	800235c <HAL_GPIO_WritePin>
}
 8000f30:	bf00      	nop
 8000f32:	bd80      	pop	{r7, pc}
 8000f34:	40020400 	.word	0x40020400

08000f38 <nrf24_WriteReg>:
 * @brief Ecrit une valeur dans un registre du module
 *
 * @param Reg : Registre a modifier
 * @param Data : Donnee a ecrire dans le registre
 */
void nrf24_WriteReg(uint8_t Reg, uint8_t Data){
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	b084      	sub	sp, #16
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	4603      	mov	r3, r0
 8000f40:	460a      	mov	r2, r1
 8000f42:	71fb      	strb	r3, [r7, #7]
 8000f44:	4613      	mov	r3, r2
 8000f46:	71bb      	strb	r3, [r7, #6]
	uint8_t buf[2];
	buf[0]=Reg|1<<5;
 8000f48:	79fb      	ldrb	r3, [r7, #7]
 8000f4a:	f043 0320 	orr.w	r3, r3, #32
 8000f4e:	b2db      	uxtb	r3, r3
 8000f50:	733b      	strb	r3, [r7, #12]
	buf[1]=Data;
 8000f52:	79bb      	ldrb	r3, [r7, #6]
 8000f54:	737b      	strb	r3, [r7, #13]

	selectCS();
 8000f56:	f7ff ffbf 	bl	8000ed8 <selectCS>
	HAL_SPI_Transmit(SPI_PROTO, buf, 2, 100);
 8000f5a:	f107 010c 	add.w	r1, r7, #12
 8000f5e:	2364      	movs	r3, #100	; 0x64
 8000f60:	2202      	movs	r2, #2
 8000f62:	4804      	ldr	r0, [pc, #16]	; (8000f74 <nrf24_WriteReg+0x3c>)
 8000f64:	f004 fa95 	bl	8005492 <HAL_SPI_Transmit>
	unselectCS();
 8000f68:	f7ff ffc2 	bl	8000ef0 <unselectCS>
}
 8000f6c:	bf00      	nop
 8000f6e:	3710      	adds	r7, #16
 8000f70:	46bd      	mov	sp, r7
 8000f72:	bd80      	pop	{r7, pc}
 8000f74:	20000918 	.word	0x20000918

08000f78 <nrf24_WriteRegMulti>:
 *
 * @param Reg : Registre a modifier
 * @param Data : Donnee a ecrire dans le registre
 * @param size : Taille de la donnee (en octets)
 */
void nrf24_WriteRegMulti(uint8_t Reg, uint8_t *Data, uint8_t size){
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b084      	sub	sp, #16
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	4603      	mov	r3, r0
 8000f80:	6039      	str	r1, [r7, #0]
 8000f82:	71fb      	strb	r3, [r7, #7]
 8000f84:	4613      	mov	r3, r2
 8000f86:	71bb      	strb	r3, [r7, #6]
	uint8_t buf[2];
	buf[0]=Reg|1<<5;
 8000f88:	79fb      	ldrb	r3, [r7, #7]
 8000f8a:	f043 0320 	orr.w	r3, r3, #32
 8000f8e:	b2db      	uxtb	r3, r3
 8000f90:	733b      	strb	r3, [r7, #12]
	//buf[1]=Data;

	selectCS();
 8000f92:	f7ff ffa1 	bl	8000ed8 <selectCS>
	HAL_SPI_Transmit(SPI_PROTO, &buf[0], 1, 100);
 8000f96:	f107 010c 	add.w	r1, r7, #12
 8000f9a:	2364      	movs	r3, #100	; 0x64
 8000f9c:	2201      	movs	r2, #1
 8000f9e:	4808      	ldr	r0, [pc, #32]	; (8000fc0 <nrf24_WriteRegMulti+0x48>)
 8000fa0:	f004 fa77 	bl	8005492 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(SPI_PROTO, Data, size, 100);
 8000fa4:	79bb      	ldrb	r3, [r7, #6]
 8000fa6:	b29a      	uxth	r2, r3
 8000fa8:	2364      	movs	r3, #100	; 0x64
 8000faa:	6839      	ldr	r1, [r7, #0]
 8000fac:	4804      	ldr	r0, [pc, #16]	; (8000fc0 <nrf24_WriteRegMulti+0x48>)
 8000fae:	f004 fa70 	bl	8005492 <HAL_SPI_Transmit>

	unselectCS();
 8000fb2:	f7ff ff9d 	bl	8000ef0 <unselectCS>
}
 8000fb6:	bf00      	nop
 8000fb8:	3710      	adds	r7, #16
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	bd80      	pop	{r7, pc}
 8000fbe:	bf00      	nop
 8000fc0:	20000918 	.word	0x20000918

08000fc4 <nrf24_ReadReg>:
 * @brief lit la valeur d'un registre du module
 *
 * @param Reg : Registre ou l'on veut lire la valeur
 * @return la valeur du registre
 */
uint8_t nrf24_ReadReg(uint8_t Reg){
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b084      	sub	sp, #16
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	4603      	mov	r3, r0
 8000fcc:	71fb      	strb	r3, [r7, #7]
	uint8_t data=0;
 8000fce:	2300      	movs	r3, #0
 8000fd0:	73fb      	strb	r3, [r7, #15]
	selectCS();
 8000fd2:	f7ff ff81 	bl	8000ed8 <selectCS>
	HAL_SPI_Transmit(SPI_PROTO, &Reg, 1, 100);
 8000fd6:	1df9      	adds	r1, r7, #7
 8000fd8:	2364      	movs	r3, #100	; 0x64
 8000fda:	2201      	movs	r2, #1
 8000fdc:	4808      	ldr	r0, [pc, #32]	; (8001000 <nrf24_ReadReg+0x3c>)
 8000fde:	f004 fa58 	bl	8005492 <HAL_SPI_Transmit>
	HAL_SPI_Receive(SPI_PROTO, &data, 1, 100);
 8000fe2:	f107 010f 	add.w	r1, r7, #15
 8000fe6:	2364      	movs	r3, #100	; 0x64
 8000fe8:	2201      	movs	r2, #1
 8000fea:	4805      	ldr	r0, [pc, #20]	; (8001000 <nrf24_ReadReg+0x3c>)
 8000fec:	f004 fb8d 	bl	800570a <HAL_SPI_Receive>
	unselectCS();
 8000ff0:	f7ff ff7e 	bl	8000ef0 <unselectCS>
	return data;
 8000ff4:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ff6:	4618      	mov	r0, r3
 8000ff8:	3710      	adds	r7, #16
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	bd80      	pop	{r7, pc}
 8000ffe:	bf00      	nop
 8001000:	20000918 	.word	0x20000918

08001004 <nrfsendcmd>:
/**
 * @brief Envoie une commande au module
 *
 * @param cmd : Commande a envoyer (voir datasheet module pour liste des commandes)
 */
void nrfsendcmd(uint8_t cmd){
 8001004:	b580      	push	{r7, lr}
 8001006:	b082      	sub	sp, #8
 8001008:	af00      	add	r7, sp, #0
 800100a:	4603      	mov	r3, r0
 800100c:	71fb      	strb	r3, [r7, #7]
	selectCS();
 800100e:	f7ff ff63 	bl	8000ed8 <selectCS>
	HAL_SPI_Transmit(SPI_PROTO, &cmd, 1, 100);
 8001012:	1df9      	adds	r1, r7, #7
 8001014:	2364      	movs	r3, #100	; 0x64
 8001016:	2201      	movs	r2, #1
 8001018:	4804      	ldr	r0, [pc, #16]	; (800102c <nrfsendcmd+0x28>)
 800101a:	f004 fa3a 	bl	8005492 <HAL_SPI_Transmit>
	unselectCS();
 800101e:	f7ff ff67 	bl	8000ef0 <unselectCS>
}
 8001022:	bf00      	nop
 8001024:	3708      	adds	r7, #8
 8001026:	46bd      	mov	sp, r7
 8001028:	bd80      	pop	{r7, pc}
 800102a:	bf00      	nop
 800102c:	20000918 	.word	0x20000918

08001030 <nrf24_Init>:

/**
 * @brief Initialise les diffrents registre du module
 */
void nrf24_Init(void){
 8001030:	b580      	push	{r7, lr}
 8001032:	af00      	add	r7, sp, #0
	disableCE();
 8001034:	f7ff ff74 	bl	8000f20 <disableCE>
	nrf24_WriteReg(CONFIG, 0);
 8001038:	2100      	movs	r1, #0
 800103a:	2000      	movs	r0, #0
 800103c:	f7ff ff7c 	bl	8000f38 <nrf24_WriteReg>
	nrf24_WriteReg(EN_AA, 0);
 8001040:	2100      	movs	r1, #0
 8001042:	2001      	movs	r0, #1
 8001044:	f7ff ff78 	bl	8000f38 <nrf24_WriteReg>
	nrf24_WriteReg(EN_RXADDR, 0);
 8001048:	2100      	movs	r1, #0
 800104a:	2002      	movs	r0, #2
 800104c:	f7ff ff74 	bl	8000f38 <nrf24_WriteReg>
	nrf24_WriteReg(SETUP_AW, 0x03);
 8001050:	2103      	movs	r1, #3
 8001052:	2003      	movs	r0, #3
 8001054:	f7ff ff70 	bl	8000f38 <nrf24_WriteReg>
	nrf24_WriteReg(SETUP_RETR, 0);
 8001058:	2100      	movs	r1, #0
 800105a:	2004      	movs	r0, #4
 800105c:	f7ff ff6c 	bl	8000f38 <nrf24_WriteReg>
	nrf24_WriteReg(RF_CH, 0);
 8001060:	2100      	movs	r1, #0
 8001062:	2005      	movs	r0, #5
 8001064:	f7ff ff68 	bl	8000f38 <nrf24_WriteReg>
	nrf24_WriteReg(RF_SETUP, 0x0E);
 8001068:	210e      	movs	r1, #14
 800106a:	2006      	movs	r0, #6
 800106c:	f7ff ff64 	bl	8000f38 <nrf24_WriteReg>
	enableCE();
 8001070:	f7ff ff4a 	bl	8000f08 <enableCE>
}
 8001074:	bf00      	nop
 8001076:	bd80      	pop	{r7, pc}

08001078 <nrf24_TxMode>:
 * @brief initialise le module en mode Tx (envoi de donnees)
 *
 * @param Address : l'adresse du module
 * @param channel : chaine du module (mettre a 10)
 */
void nrf24_TxMode(uint8_t *Address, uint8_t channel){
 8001078:	b580      	push	{r7, lr}
 800107a:	b084      	sub	sp, #16
 800107c:	af00      	add	r7, sp, #0
 800107e:	6078      	str	r0, [r7, #4]
 8001080:	460b      	mov	r3, r1
 8001082:	70fb      	strb	r3, [r7, #3]
	disableCE();
 8001084:	f7ff ff4c 	bl	8000f20 <disableCE>
	nrf24_WriteReg(RF_CH, channel);
 8001088:	78fb      	ldrb	r3, [r7, #3]
 800108a:	4619      	mov	r1, r3
 800108c:	2005      	movs	r0, #5
 800108e:	f7ff ff53 	bl	8000f38 <nrf24_WriteReg>
	nrf24_WriteRegMulti(TX_ADDR, Address, 5);
 8001092:	2205      	movs	r2, #5
 8001094:	6879      	ldr	r1, [r7, #4]
 8001096:	2010      	movs	r0, #16
 8001098:	f7ff ff6e 	bl	8000f78 <nrf24_WriteRegMulti>

	//power up the device
	uint8_t config = nrf24_ReadReg(CONFIG);
 800109c:	2000      	movs	r0, #0
 800109e:	f7ff ff91 	bl	8000fc4 <nrf24_ReadReg>
 80010a2:	4603      	mov	r3, r0
 80010a4:	73fb      	strb	r3, [r7, #15]
	config=config | (1<<1);
 80010a6:	7bfb      	ldrb	r3, [r7, #15]
 80010a8:	f043 0302 	orr.w	r3, r3, #2
 80010ac:	73fb      	strb	r3, [r7, #15]
	nrf24_WriteReg(CONFIG, config);
 80010ae:	7bfb      	ldrb	r3, [r7, #15]
 80010b0:	4619      	mov	r1, r3
 80010b2:	2000      	movs	r0, #0
 80010b4:	f7ff ff40 	bl	8000f38 <nrf24_WriteReg>
	enableCE();
 80010b8:	f7ff ff26 	bl	8000f08 <enableCE>
}
 80010bc:	bf00      	nop
 80010be:	3710      	adds	r7, #16
 80010c0:	46bd      	mov	sp, r7
 80010c2:	bd80      	pop	{r7, pc}

080010c4 <nrf24_Transmit>:
 * @brief envoie une donnee et confirme son envoi
 *
 * @param data : pointeur vers la donnee a envoyer (32 bits)
 * @return true : donnee bien envoyee; false : donnee non envoyee
 */
uint8_t nrf24_Transmit(uint8_t *data){
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b084      	sub	sp, #16
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	6078      	str	r0, [r7, #4]
	uint8_t cmdtosend = 0;
 80010cc:	2300      	movs	r3, #0
 80010ce:	73bb      	strb	r3, [r7, #14]
	selectCS();
 80010d0:	f7ff ff02 	bl	8000ed8 <selectCS>

	cmdtosend=W_TX_PAYLOAD;
 80010d4:	23a0      	movs	r3, #160	; 0xa0
 80010d6:	73bb      	strb	r3, [r7, #14]
	HAL_SPI_Transmit(SPI_PROTO, &cmdtosend, 1, 100);
 80010d8:	f107 010e 	add.w	r1, r7, #14
 80010dc:	2364      	movs	r3, #100	; 0x64
 80010de:	2201      	movs	r2, #1
 80010e0:	4814      	ldr	r0, [pc, #80]	; (8001134 <nrf24_Transmit+0x70>)
 80010e2:	f004 f9d6 	bl	8005492 <HAL_SPI_Transmit>

	HAL_SPI_Transmit(SPI_PROTO, data, 32, 100);
 80010e6:	2364      	movs	r3, #100	; 0x64
 80010e8:	2220      	movs	r2, #32
 80010ea:	6879      	ldr	r1, [r7, #4]
 80010ec:	4811      	ldr	r0, [pc, #68]	; (8001134 <nrf24_Transmit+0x70>)
 80010ee:	f004 f9d0 	bl	8005492 <HAL_SPI_Transmit>

	unselectCS();
 80010f2:	f7ff fefd 	bl	8000ef0 <unselectCS>

	HAL_Delay(1);
 80010f6:	2001      	movs	r0, #1
 80010f8:	f000 fc2c 	bl	8001954 <HAL_Delay>

	uint8_t fifostatus = nrf24_ReadReg(FIFO_STATUS);
 80010fc:	2017      	movs	r0, #23
 80010fe:	f7ff ff61 	bl	8000fc4 <nrf24_ReadReg>
 8001102:	4603      	mov	r3, r0
 8001104:	73fb      	strb	r3, [r7, #15]

	if((fifostatus&(1<<4)) && !(fifostatus&(1<<3))){
 8001106:	7bfb      	ldrb	r3, [r7, #15]
 8001108:	f003 0310 	and.w	r3, r3, #16
 800110c:	2b00      	cmp	r3, #0
 800110e:	d00c      	beq.n	800112a <nrf24_Transmit+0x66>
 8001110:	7bfb      	ldrb	r3, [r7, #15]
 8001112:	f003 0308 	and.w	r3, r3, #8
 8001116:	2b00      	cmp	r3, #0
 8001118:	d107      	bne.n	800112a <nrf24_Transmit+0x66>
		cmdtosend = FLUSH_TX;
 800111a:	23e1      	movs	r3, #225	; 0xe1
 800111c:	73bb      	strb	r3, [r7, #14]
		nrfsendcmd(cmdtosend);
 800111e:	7bbb      	ldrb	r3, [r7, #14]
 8001120:	4618      	mov	r0, r3
 8001122:	f7ff ff6f 	bl	8001004 <nrfsendcmd>

		return 1;
 8001126:	2301      	movs	r3, #1
 8001128:	e000      	b.n	800112c <nrf24_Transmit+0x68>
	}
	else
		return 0;
 800112a:	2300      	movs	r3, #0


}
 800112c:	4618      	mov	r0, r3
 800112e:	3710      	adds	r7, #16
 8001130:	46bd      	mov	sp, r7
 8001132:	bd80      	pop	{r7, pc}
 8001134:	20000918 	.word	0x20000918

08001138 <nrf24_RxMode>:
 * @brief initialise le module en mode Rx (reception de donnees)
 *
 * @param Address : l'adresse du module
 * @param channel : chaine du module (mettre 10)
 */
void nrf24_RxMode(uint8_t *Address, uint8_t channel){
 8001138:	b580      	push	{r7, lr}
 800113a:	b084      	sub	sp, #16
 800113c:	af00      	add	r7, sp, #0
 800113e:	6078      	str	r0, [r7, #4]
 8001140:	460b      	mov	r3, r1
 8001142:	70fb      	strb	r3, [r7, #3]
	disableCE();
 8001144:	f7ff feec 	bl	8000f20 <disableCE>
	nrf24_WriteReg(RF_CH, channel);
 8001148:	78fb      	ldrb	r3, [r7, #3]
 800114a:	4619      	mov	r1, r3
 800114c:	2005      	movs	r0, #5
 800114e:	f7ff fef3 	bl	8000f38 <nrf24_WriteReg>

	uint8_t en_rxaddr=nrf24_ReadReg(EN_RXADDR);
 8001152:	2002      	movs	r0, #2
 8001154:	f7ff ff36 	bl	8000fc4 <nrf24_ReadReg>
 8001158:	4603      	mov	r3, r0
 800115a:	73fb      	strb	r3, [r7, #15]
	en_rxaddr=en_rxaddr | (1<<1);
 800115c:	7bfb      	ldrb	r3, [r7, #15]
 800115e:	f043 0302 	orr.w	r3, r3, #2
 8001162:	73fb      	strb	r3, [r7, #15]
	nrf24_WriteReg(EN_RXADDR, en_rxaddr);
 8001164:	7bfb      	ldrb	r3, [r7, #15]
 8001166:	4619      	mov	r1, r3
 8001168:	2002      	movs	r0, #2
 800116a:	f7ff fee5 	bl	8000f38 <nrf24_WriteReg>
	nrf24_WriteRegMulti(RX_ADDR_P1, Address, 5);
 800116e:	2205      	movs	r2, #5
 8001170:	6879      	ldr	r1, [r7, #4]
 8001172:	200b      	movs	r0, #11
 8001174:	f7ff ff00 	bl	8000f78 <nrf24_WriteRegMulti>
	nrf24_WriteReg(RX_PW_P1, 32); //Set up la taille maximale de la donnee a recuperer
 8001178:	2120      	movs	r1, #32
 800117a:	2012      	movs	r0, #18
 800117c:	f7ff fedc 	bl	8000f38 <nrf24_WriteReg>

	//power up the device in RX mode
	uint8_t config = nrf24_ReadReg(CONFIG);
 8001180:	2000      	movs	r0, #0
 8001182:	f7ff ff1f 	bl	8000fc4 <nrf24_ReadReg>
 8001186:	4603      	mov	r3, r0
 8001188:	73bb      	strb	r3, [r7, #14]
	config=config | (1<<1) | (1<<0);
 800118a:	7bbb      	ldrb	r3, [r7, #14]
 800118c:	f043 0303 	orr.w	r3, r3, #3
 8001190:	73bb      	strb	r3, [r7, #14]
	nrf24_WriteReg(CONFIG, config);
 8001192:	7bbb      	ldrb	r3, [r7, #14]
 8001194:	4619      	mov	r1, r3
 8001196:	2000      	movs	r0, #0
 8001198:	f7ff fece 	bl	8000f38 <nrf24_WriteReg>
	enableCE();
 800119c:	f7ff feb4 	bl	8000f08 <enableCE>
}
 80011a0:	bf00      	nop
 80011a2:	3710      	adds	r7, #16
 80011a4:	46bd      	mov	sp, r7
 80011a6:	bd80      	pop	{r7, pc}

080011a8 <isDataAvailable>:
 * @brief observe si une donnee est arrivee dans la pipe
 *
 * @param pipenum : pipe a scuter
 * @return true : donnee disponible; false : pas de donnee
 */
uint8_t isDataAvailable(uint8_t pipenum){
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b084      	sub	sp, #16
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	4603      	mov	r3, r0
 80011b0:	71fb      	strb	r3, [r7, #7]
	uint8_t status = nrf24_ReadReg(STATUS);
 80011b2:	2007      	movs	r0, #7
 80011b4:	f7ff ff06 	bl	8000fc4 <nrf24_ReadReg>
 80011b8:	4603      	mov	r3, r0
 80011ba:	73fb      	strb	r3, [r7, #15]

	uint8_t check = nrf24_ReadReg(RF_SETUP);
 80011bc:	2006      	movs	r0, #6
 80011be:	f7ff ff01 	bl	8000fc4 <nrf24_ReadReg>
 80011c2:	4603      	mov	r3, r0
 80011c4:	73bb      	strb	r3, [r7, #14]

	if((status&(1<<6)) && (status&(pipenum<<1))){
 80011c6:	7bfb      	ldrb	r3, [r7, #15]
 80011c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d00b      	beq.n	80011e8 <isDataAvailable+0x40>
 80011d0:	7bfa      	ldrb	r2, [r7, #15]
 80011d2:	79fb      	ldrb	r3, [r7, #7]
 80011d4:	005b      	lsls	r3, r3, #1
 80011d6:	4013      	ands	r3, r2
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d005      	beq.n	80011e8 <isDataAvailable+0x40>
		nrf24_WriteReg(STATUS, (1<<6));
 80011dc:	2140      	movs	r1, #64	; 0x40
 80011de:	2007      	movs	r0, #7
 80011e0:	f7ff feaa 	bl	8000f38 <nrf24_WriteReg>
		return 1;
 80011e4:	2301      	movs	r3, #1
 80011e6:	e000      	b.n	80011ea <isDataAvailable+0x42>
	}
	else
		return 0;
 80011e8:	2300      	movs	r3, #0
}
 80011ea:	4618      	mov	r0, r3
 80011ec:	3710      	adds	r7, #16
 80011ee:	46bd      	mov	sp, r7
 80011f0:	bd80      	pop	{r7, pc}
	...

080011f4 <nrf24_Receive>:
/**
 * @brief recupere la donnee dans la pipe 1
 *
 * @param data pointeur vers la ou l'on veut stocker la donnee (32 bits)
 */
void nrf24_Receive(uint8_t *data){
 80011f4:	b580      	push	{r7, lr}
 80011f6:	b084      	sub	sp, #16
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	6078      	str	r0, [r7, #4]
	uint8_t cmdtosend = 0;
 80011fc:	2300      	movs	r3, #0
 80011fe:	73fb      	strb	r3, [r7, #15]
	selectCS();
 8001200:	f7ff fe6a 	bl	8000ed8 <selectCS>

	cmdtosend=R_RX_PAYLOAD;
 8001204:	2361      	movs	r3, #97	; 0x61
 8001206:	73fb      	strb	r3, [r7, #15]
	HAL_SPI_Transmit(SPI_PROTO, &cmdtosend, 1, 100);
 8001208:	f107 010f 	add.w	r1, r7, #15
 800120c:	2364      	movs	r3, #100	; 0x64
 800120e:	2201      	movs	r2, #1
 8001210:	480b      	ldr	r0, [pc, #44]	; (8001240 <nrf24_Receive+0x4c>)
 8001212:	f004 f93e 	bl	8005492 <HAL_SPI_Transmit>

	HAL_SPI_Receive(SPI_PROTO, data, 32, 5);
 8001216:	2305      	movs	r3, #5
 8001218:	2220      	movs	r2, #32
 800121a:	6879      	ldr	r1, [r7, #4]
 800121c:	4808      	ldr	r0, [pc, #32]	; (8001240 <nrf24_Receive+0x4c>)
 800121e:	f004 fa74 	bl	800570a <HAL_SPI_Receive>

	unselectCS();
 8001222:	f7ff fe65 	bl	8000ef0 <unselectCS>

	HAL_Delay(1);
 8001226:	2001      	movs	r0, #1
 8001228:	f000 fb94 	bl	8001954 <HAL_Delay>

	cmdtosend=FLUSH_RX;
 800122c:	23e2      	movs	r3, #226	; 0xe2
 800122e:	73fb      	strb	r3, [r7, #15]
	nrfsendcmd(cmdtosend);
 8001230:	7bfb      	ldrb	r3, [r7, #15]
 8001232:	4618      	mov	r0, r3
 8001234:	f7ff fee6 	bl	8001004 <nrfsendcmd>
}
 8001238:	bf00      	nop
 800123a:	3710      	adds	r7, #16
 800123c:	46bd      	mov	sp, r7
 800123e:	bd80      	pop	{r7, pc}
 8001240:	20000918 	.word	0x20000918

08001244 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001244:	b580      	push	{r7, lr}
 8001246:	b082      	sub	sp, #8
 8001248:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800124a:	2300      	movs	r3, #0
 800124c:	607b      	str	r3, [r7, #4]
 800124e:	4b12      	ldr	r3, [pc, #72]	; (8001298 <HAL_MspInit+0x54>)
 8001250:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001252:	4a11      	ldr	r2, [pc, #68]	; (8001298 <HAL_MspInit+0x54>)
 8001254:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001258:	6453      	str	r3, [r2, #68]	; 0x44
 800125a:	4b0f      	ldr	r3, [pc, #60]	; (8001298 <HAL_MspInit+0x54>)
 800125c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800125e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001262:	607b      	str	r3, [r7, #4]
 8001264:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001266:	2300      	movs	r3, #0
 8001268:	603b      	str	r3, [r7, #0]
 800126a:	4b0b      	ldr	r3, [pc, #44]	; (8001298 <HAL_MspInit+0x54>)
 800126c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800126e:	4a0a      	ldr	r2, [pc, #40]	; (8001298 <HAL_MspInit+0x54>)
 8001270:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001274:	6413      	str	r3, [r2, #64]	; 0x40
 8001276:	4b08      	ldr	r3, [pc, #32]	; (8001298 <HAL_MspInit+0x54>)
 8001278:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800127a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800127e:	603b      	str	r3, [r7, #0]
 8001280:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001282:	2200      	movs	r2, #0
 8001284:	210f      	movs	r1, #15
 8001286:	f06f 0001 	mvn.w	r0, #1
 800128a:	f000 fea1 	bl	8001fd0 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800128e:	bf00      	nop
 8001290:	3708      	adds	r7, #8
 8001292:	46bd      	mov	sp, r7
 8001294:	bd80      	pop	{r7, pc}
 8001296:	bf00      	nop
 8001298:	40023800 	.word	0x40023800

0800129c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	b08c      	sub	sp, #48	; 0x30
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012a4:	f107 031c 	add.w	r3, r7, #28
 80012a8:	2200      	movs	r2, #0
 80012aa:	601a      	str	r2, [r3, #0]
 80012ac:	605a      	str	r2, [r3, #4]
 80012ae:	609a      	str	r2, [r3, #8]
 80012b0:	60da      	str	r2, [r3, #12]
 80012b2:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	4a2e      	ldr	r2, [pc, #184]	; (8001374 <HAL_ADC_MspInit+0xd8>)
 80012ba:	4293      	cmp	r3, r2
 80012bc:	d128      	bne.n	8001310 <HAL_ADC_MspInit+0x74>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80012be:	2300      	movs	r3, #0
 80012c0:	61bb      	str	r3, [r7, #24]
 80012c2:	4b2d      	ldr	r3, [pc, #180]	; (8001378 <HAL_ADC_MspInit+0xdc>)
 80012c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012c6:	4a2c      	ldr	r2, [pc, #176]	; (8001378 <HAL_ADC_MspInit+0xdc>)
 80012c8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80012cc:	6453      	str	r3, [r2, #68]	; 0x44
 80012ce:	4b2a      	ldr	r3, [pc, #168]	; (8001378 <HAL_ADC_MspInit+0xdc>)
 80012d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80012d6:	61bb      	str	r3, [r7, #24]
 80012d8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80012da:	2300      	movs	r3, #0
 80012dc:	617b      	str	r3, [r7, #20]
 80012de:	4b26      	ldr	r3, [pc, #152]	; (8001378 <HAL_ADC_MspInit+0xdc>)
 80012e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012e2:	4a25      	ldr	r2, [pc, #148]	; (8001378 <HAL_ADC_MspInit+0xdc>)
 80012e4:	f043 0302 	orr.w	r3, r3, #2
 80012e8:	6313      	str	r3, [r2, #48]	; 0x30
 80012ea:	4b23      	ldr	r3, [pc, #140]	; (8001378 <HAL_ADC_MspInit+0xdc>)
 80012ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012ee:	f003 0302 	and.w	r3, r3, #2
 80012f2:	617b      	str	r3, [r7, #20]
 80012f4:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80012f6:	2303      	movs	r3, #3
 80012f8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80012fa:	2303      	movs	r3, #3
 80012fc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012fe:	2300      	movs	r3, #0
 8001300:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001302:	f107 031c 	add.w	r3, r7, #28
 8001306:	4619      	mov	r1, r3
 8001308:	481c      	ldr	r0, [pc, #112]	; (800137c <HAL_ADC_MspInit+0xe0>)
 800130a:	f000 fe8b 	bl	8002024 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 800130e:	e02c      	b.n	800136a <HAL_ADC_MspInit+0xce>
  else if(hadc->Instance==ADC2)
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	4a1a      	ldr	r2, [pc, #104]	; (8001380 <HAL_ADC_MspInit+0xe4>)
 8001316:	4293      	cmp	r3, r2
 8001318:	d127      	bne.n	800136a <HAL_ADC_MspInit+0xce>
    __HAL_RCC_ADC2_CLK_ENABLE();
 800131a:	2300      	movs	r3, #0
 800131c:	613b      	str	r3, [r7, #16]
 800131e:	4b16      	ldr	r3, [pc, #88]	; (8001378 <HAL_ADC_MspInit+0xdc>)
 8001320:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001322:	4a15      	ldr	r2, [pc, #84]	; (8001378 <HAL_ADC_MspInit+0xdc>)
 8001324:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001328:	6453      	str	r3, [r2, #68]	; 0x44
 800132a:	4b13      	ldr	r3, [pc, #76]	; (8001378 <HAL_ADC_MspInit+0xdc>)
 800132c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800132e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001332:	613b      	str	r3, [r7, #16]
 8001334:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001336:	2300      	movs	r3, #0
 8001338:	60fb      	str	r3, [r7, #12]
 800133a:	4b0f      	ldr	r3, [pc, #60]	; (8001378 <HAL_ADC_MspInit+0xdc>)
 800133c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800133e:	4a0e      	ldr	r2, [pc, #56]	; (8001378 <HAL_ADC_MspInit+0xdc>)
 8001340:	f043 0302 	orr.w	r3, r3, #2
 8001344:	6313      	str	r3, [r2, #48]	; 0x30
 8001346:	4b0c      	ldr	r3, [pc, #48]	; (8001378 <HAL_ADC_MspInit+0xdc>)
 8001348:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800134a:	f003 0302 	and.w	r3, r3, #2
 800134e:	60fb      	str	r3, [r7, #12]
 8001350:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001352:	2301      	movs	r3, #1
 8001354:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001356:	2303      	movs	r3, #3
 8001358:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800135a:	2300      	movs	r3, #0
 800135c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800135e:	f107 031c 	add.w	r3, r7, #28
 8001362:	4619      	mov	r1, r3
 8001364:	4805      	ldr	r0, [pc, #20]	; (800137c <HAL_ADC_MspInit+0xe0>)
 8001366:	f000 fe5d 	bl	8002024 <HAL_GPIO_Init>
}
 800136a:	bf00      	nop
 800136c:	3730      	adds	r7, #48	; 0x30
 800136e:	46bd      	mov	sp, r7
 8001370:	bd80      	pop	{r7, pc}
 8001372:	bf00      	nop
 8001374:	40012000 	.word	0x40012000
 8001378:	40023800 	.word	0x40023800
 800137c:	40020400 	.word	0x40020400
 8001380:	40012100 	.word	0x40012100

08001384 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001384:	b580      	push	{r7, lr}
 8001386:	b08a      	sub	sp, #40	; 0x28
 8001388:	af00      	add	r7, sp, #0
 800138a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800138c:	f107 0314 	add.w	r3, r7, #20
 8001390:	2200      	movs	r2, #0
 8001392:	601a      	str	r2, [r3, #0]
 8001394:	605a      	str	r2, [r3, #4]
 8001396:	609a      	str	r2, [r3, #8]
 8001398:	60da      	str	r2, [r3, #12]
 800139a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	4a19      	ldr	r2, [pc, #100]	; (8001408 <HAL_I2C_MspInit+0x84>)
 80013a2:	4293      	cmp	r3, r2
 80013a4:	d12c      	bne.n	8001400 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013a6:	2300      	movs	r3, #0
 80013a8:	613b      	str	r3, [r7, #16]
 80013aa:	4b18      	ldr	r3, [pc, #96]	; (800140c <HAL_I2C_MspInit+0x88>)
 80013ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013ae:	4a17      	ldr	r2, [pc, #92]	; (800140c <HAL_I2C_MspInit+0x88>)
 80013b0:	f043 0302 	orr.w	r3, r3, #2
 80013b4:	6313      	str	r3, [r2, #48]	; 0x30
 80013b6:	4b15      	ldr	r3, [pc, #84]	; (800140c <HAL_I2C_MspInit+0x88>)
 80013b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013ba:	f003 0302 	and.w	r3, r3, #2
 80013be:	613b      	str	r3, [r7, #16]
 80013c0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 80013c2:	f44f 7310 	mov.w	r3, #576	; 0x240
 80013c6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80013c8:	2312      	movs	r3, #18
 80013ca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80013cc:	2301      	movs	r3, #1
 80013ce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013d0:	2300      	movs	r3, #0
 80013d2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80013d4:	2304      	movs	r3, #4
 80013d6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013d8:	f107 0314 	add.w	r3, r7, #20
 80013dc:	4619      	mov	r1, r3
 80013de:	480c      	ldr	r0, [pc, #48]	; (8001410 <HAL_I2C_MspInit+0x8c>)
 80013e0:	f000 fe20 	bl	8002024 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80013e4:	2300      	movs	r3, #0
 80013e6:	60fb      	str	r3, [r7, #12]
 80013e8:	4b08      	ldr	r3, [pc, #32]	; (800140c <HAL_I2C_MspInit+0x88>)
 80013ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013ec:	4a07      	ldr	r2, [pc, #28]	; (800140c <HAL_I2C_MspInit+0x88>)
 80013ee:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80013f2:	6413      	str	r3, [r2, #64]	; 0x40
 80013f4:	4b05      	ldr	r3, [pc, #20]	; (800140c <HAL_I2C_MspInit+0x88>)
 80013f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013f8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80013fc:	60fb      	str	r3, [r7, #12]
 80013fe:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001400:	bf00      	nop
 8001402:	3728      	adds	r7, #40	; 0x28
 8001404:	46bd      	mov	sp, r7
 8001406:	bd80      	pop	{r7, pc}
 8001408:	40005400 	.word	0x40005400
 800140c:	40023800 	.word	0x40023800
 8001410:	40020400 	.word	0x40020400

08001414 <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8001414:	b580      	push	{r7, lr}
 8001416:	b08e      	sub	sp, #56	; 0x38
 8001418:	af00      	add	r7, sp, #0
 800141a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800141c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001420:	2200      	movs	r2, #0
 8001422:	601a      	str	r2, [r3, #0]
 8001424:	605a      	str	r2, [r3, #4]
 8001426:	609a      	str	r2, [r3, #8]
 8001428:	60da      	str	r2, [r3, #12]
 800142a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800142c:	f107 0314 	add.w	r3, r7, #20
 8001430:	2200      	movs	r2, #0
 8001432:	601a      	str	r2, [r3, #0]
 8001434:	605a      	str	r2, [r3, #4]
 8001436:	609a      	str	r2, [r3, #8]
 8001438:	60da      	str	r2, [r3, #12]
  if(hi2s->Instance==SPI3)
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	4a31      	ldr	r2, [pc, #196]	; (8001504 <HAL_I2S_MspInit+0xf0>)
 8001440:	4293      	cmp	r3, r2
 8001442:	d15a      	bne.n	80014fa <HAL_I2S_MspInit+0xe6>

  /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8001444:	2301      	movs	r3, #1
 8001446:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8001448:	23c0      	movs	r3, #192	; 0xc0
 800144a:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 800144c:	2302      	movs	r3, #2
 800144e:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001450:	f107 0314 	add.w	r3, r7, #20
 8001454:	4618      	mov	r0, r3
 8001456:	f003 fe53 	bl	8005100 <HAL_RCCEx_PeriphCLKConfig>
 800145a:	4603      	mov	r3, r0
 800145c:	2b00      	cmp	r3, #0
 800145e:	d001      	beq.n	8001464 <HAL_I2S_MspInit+0x50>
    {
      Error_Handler();
 8001460:	f7ff fd34 	bl	8000ecc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001464:	2300      	movs	r3, #0
 8001466:	613b      	str	r3, [r7, #16]
 8001468:	4b27      	ldr	r3, [pc, #156]	; (8001508 <HAL_I2S_MspInit+0xf4>)
 800146a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800146c:	4a26      	ldr	r2, [pc, #152]	; (8001508 <HAL_I2S_MspInit+0xf4>)
 800146e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001472:	6413      	str	r3, [r2, #64]	; 0x40
 8001474:	4b24      	ldr	r3, [pc, #144]	; (8001508 <HAL_I2S_MspInit+0xf4>)
 8001476:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001478:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800147c:	613b      	str	r3, [r7, #16]
 800147e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001480:	2300      	movs	r3, #0
 8001482:	60fb      	str	r3, [r7, #12]
 8001484:	4b20      	ldr	r3, [pc, #128]	; (8001508 <HAL_I2S_MspInit+0xf4>)
 8001486:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001488:	4a1f      	ldr	r2, [pc, #124]	; (8001508 <HAL_I2S_MspInit+0xf4>)
 800148a:	f043 0301 	orr.w	r3, r3, #1
 800148e:	6313      	str	r3, [r2, #48]	; 0x30
 8001490:	4b1d      	ldr	r3, [pc, #116]	; (8001508 <HAL_I2S_MspInit+0xf4>)
 8001492:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001494:	f003 0301 	and.w	r3, r3, #1
 8001498:	60fb      	str	r3, [r7, #12]
 800149a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800149c:	2300      	movs	r3, #0
 800149e:	60bb      	str	r3, [r7, #8]
 80014a0:	4b19      	ldr	r3, [pc, #100]	; (8001508 <HAL_I2S_MspInit+0xf4>)
 80014a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014a4:	4a18      	ldr	r2, [pc, #96]	; (8001508 <HAL_I2S_MspInit+0xf4>)
 80014a6:	f043 0304 	orr.w	r3, r3, #4
 80014aa:	6313      	str	r3, [r2, #48]	; 0x30
 80014ac:	4b16      	ldr	r3, [pc, #88]	; (8001508 <HAL_I2S_MspInit+0xf4>)
 80014ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014b0:	f003 0304 	and.w	r3, r3, #4
 80014b4:	60bb      	str	r3, [r7, #8]
 80014b6:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 80014b8:	2310      	movs	r3, #16
 80014ba:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014bc:	2302      	movs	r3, #2
 80014be:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014c0:	2300      	movs	r3, #0
 80014c2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014c4:	2300      	movs	r3, #0
 80014c6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80014c8:	2306      	movs	r3, #6
 80014ca:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 80014cc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80014d0:	4619      	mov	r1, r3
 80014d2:	480e      	ldr	r0, [pc, #56]	; (800150c <HAL_I2S_MspInit+0xf8>)
 80014d4:	f000 fda6 	bl	8002024 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 80014d8:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 80014dc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014de:	2302      	movs	r3, #2
 80014e0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014e2:	2300      	movs	r3, #0
 80014e4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014e6:	2300      	movs	r3, #0
 80014e8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80014ea:	2306      	movs	r3, #6
 80014ec:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80014ee:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80014f2:	4619      	mov	r1, r3
 80014f4:	4806      	ldr	r0, [pc, #24]	; (8001510 <HAL_I2S_MspInit+0xfc>)
 80014f6:	f000 fd95 	bl	8002024 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 80014fa:	bf00      	nop
 80014fc:	3738      	adds	r7, #56	; 0x38
 80014fe:	46bd      	mov	sp, r7
 8001500:	bd80      	pop	{r7, pc}
 8001502:	bf00      	nop
 8001504:	40003c00 	.word	0x40003c00
 8001508:	40023800 	.word	0x40023800
 800150c:	40020000 	.word	0x40020000
 8001510:	40020800 	.word	0x40020800

08001514 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001514:	b580      	push	{r7, lr}
 8001516:	b08c      	sub	sp, #48	; 0x30
 8001518:	af00      	add	r7, sp, #0
 800151a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800151c:	f107 031c 	add.w	r3, r7, #28
 8001520:	2200      	movs	r2, #0
 8001522:	601a      	str	r2, [r3, #0]
 8001524:	605a      	str	r2, [r3, #4]
 8001526:	609a      	str	r2, [r3, #8]
 8001528:	60da      	str	r2, [r3, #12]
 800152a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	4a32      	ldr	r2, [pc, #200]	; (80015fc <HAL_SPI_MspInit+0xe8>)
 8001532:	4293      	cmp	r3, r2
 8001534:	d12c      	bne.n	8001590 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001536:	2300      	movs	r3, #0
 8001538:	61bb      	str	r3, [r7, #24]
 800153a:	4b31      	ldr	r3, [pc, #196]	; (8001600 <HAL_SPI_MspInit+0xec>)
 800153c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800153e:	4a30      	ldr	r2, [pc, #192]	; (8001600 <HAL_SPI_MspInit+0xec>)
 8001540:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001544:	6453      	str	r3, [r2, #68]	; 0x44
 8001546:	4b2e      	ldr	r3, [pc, #184]	; (8001600 <HAL_SPI_MspInit+0xec>)
 8001548:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800154a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800154e:	61bb      	str	r3, [r7, #24]
 8001550:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001552:	2300      	movs	r3, #0
 8001554:	617b      	str	r3, [r7, #20]
 8001556:	4b2a      	ldr	r3, [pc, #168]	; (8001600 <HAL_SPI_MspInit+0xec>)
 8001558:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800155a:	4a29      	ldr	r2, [pc, #164]	; (8001600 <HAL_SPI_MspInit+0xec>)
 800155c:	f043 0301 	orr.w	r3, r3, #1
 8001560:	6313      	str	r3, [r2, #48]	; 0x30
 8001562:	4b27      	ldr	r3, [pc, #156]	; (8001600 <HAL_SPI_MspInit+0xec>)
 8001564:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001566:	f003 0301 	and.w	r3, r3, #1
 800156a:	617b      	str	r3, [r7, #20]
 800156c:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 800156e:	23e0      	movs	r3, #224	; 0xe0
 8001570:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001572:	2302      	movs	r3, #2
 8001574:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001576:	2300      	movs	r3, #0
 8001578:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800157a:	2300      	movs	r3, #0
 800157c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800157e:	2305      	movs	r3, #5
 8001580:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001582:	f107 031c 	add.w	r3, r7, #28
 8001586:	4619      	mov	r1, r3
 8001588:	481e      	ldr	r0, [pc, #120]	; (8001604 <HAL_SPI_MspInit+0xf0>)
 800158a:	f000 fd4b 	bl	8002024 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 800158e:	e031      	b.n	80015f4 <HAL_SPI_MspInit+0xe0>
  else if(hspi->Instance==SPI2)
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	4a1c      	ldr	r2, [pc, #112]	; (8001608 <HAL_SPI_MspInit+0xf4>)
 8001596:	4293      	cmp	r3, r2
 8001598:	d12c      	bne.n	80015f4 <HAL_SPI_MspInit+0xe0>
    __HAL_RCC_SPI2_CLK_ENABLE();
 800159a:	2300      	movs	r3, #0
 800159c:	613b      	str	r3, [r7, #16]
 800159e:	4b18      	ldr	r3, [pc, #96]	; (8001600 <HAL_SPI_MspInit+0xec>)
 80015a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015a2:	4a17      	ldr	r2, [pc, #92]	; (8001600 <HAL_SPI_MspInit+0xec>)
 80015a4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80015a8:	6413      	str	r3, [r2, #64]	; 0x40
 80015aa:	4b15      	ldr	r3, [pc, #84]	; (8001600 <HAL_SPI_MspInit+0xec>)
 80015ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015ae:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80015b2:	613b      	str	r3, [r7, #16]
 80015b4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80015b6:	2300      	movs	r3, #0
 80015b8:	60fb      	str	r3, [r7, #12]
 80015ba:	4b11      	ldr	r3, [pc, #68]	; (8001600 <HAL_SPI_MspInit+0xec>)
 80015bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015be:	4a10      	ldr	r2, [pc, #64]	; (8001600 <HAL_SPI_MspInit+0xec>)
 80015c0:	f043 0302 	orr.w	r3, r3, #2
 80015c4:	6313      	str	r3, [r2, #48]	; 0x30
 80015c6:	4b0e      	ldr	r3, [pc, #56]	; (8001600 <HAL_SPI_MspInit+0xec>)
 80015c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015ca:	f003 0302 	and.w	r3, r3, #2
 80015ce:	60fb      	str	r3, [r7, #12]
 80015d0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80015d2:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 80015d6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015d8:	2302      	movs	r3, #2
 80015da:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015dc:	2300      	movs	r3, #0
 80015de:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015e0:	2303      	movs	r3, #3
 80015e2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80015e4:	2305      	movs	r3, #5
 80015e6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015e8:	f107 031c 	add.w	r3, r7, #28
 80015ec:	4619      	mov	r1, r3
 80015ee:	4807      	ldr	r0, [pc, #28]	; (800160c <HAL_SPI_MspInit+0xf8>)
 80015f0:	f000 fd18 	bl	8002024 <HAL_GPIO_Init>
}
 80015f4:	bf00      	nop
 80015f6:	3730      	adds	r7, #48	; 0x30
 80015f8:	46bd      	mov	sp, r7
 80015fa:	bd80      	pop	{r7, pc}
 80015fc:	40013000 	.word	0x40013000
 8001600:	40023800 	.word	0x40023800
 8001604:	40020000 	.word	0x40020000
 8001608:	40003800 	.word	0x40003800
 800160c:	40020400 	.word	0x40020400

08001610 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	b08a      	sub	sp, #40	; 0x28
 8001614:	af00      	add	r7, sp, #0
 8001616:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001618:	f107 0314 	add.w	r3, r7, #20
 800161c:	2200      	movs	r2, #0
 800161e:	601a      	str	r2, [r3, #0]
 8001620:	605a      	str	r2, [r3, #4]
 8001622:	609a      	str	r2, [r3, #8]
 8001624:	60da      	str	r2, [r3, #12]
 8001626:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	4a19      	ldr	r2, [pc, #100]	; (8001694 <HAL_UART_MspInit+0x84>)
 800162e:	4293      	cmp	r3, r2
 8001630:	d12b      	bne.n	800168a <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001632:	2300      	movs	r3, #0
 8001634:	613b      	str	r3, [r7, #16]
 8001636:	4b18      	ldr	r3, [pc, #96]	; (8001698 <HAL_UART_MspInit+0x88>)
 8001638:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800163a:	4a17      	ldr	r2, [pc, #92]	; (8001698 <HAL_UART_MspInit+0x88>)
 800163c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001640:	6413      	str	r3, [r2, #64]	; 0x40
 8001642:	4b15      	ldr	r3, [pc, #84]	; (8001698 <HAL_UART_MspInit+0x88>)
 8001644:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001646:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800164a:	613b      	str	r3, [r7, #16]
 800164c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800164e:	2300      	movs	r3, #0
 8001650:	60fb      	str	r3, [r7, #12]
 8001652:	4b11      	ldr	r3, [pc, #68]	; (8001698 <HAL_UART_MspInit+0x88>)
 8001654:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001656:	4a10      	ldr	r2, [pc, #64]	; (8001698 <HAL_UART_MspInit+0x88>)
 8001658:	f043 0301 	orr.w	r3, r3, #1
 800165c:	6313      	str	r3, [r2, #48]	; 0x30
 800165e:	4b0e      	ldr	r3, [pc, #56]	; (8001698 <HAL_UART_MspInit+0x88>)
 8001660:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001662:	f003 0301 	and.w	r3, r3, #1
 8001666:	60fb      	str	r3, [r7, #12]
 8001668:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800166a:	230c      	movs	r3, #12
 800166c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800166e:	2302      	movs	r3, #2
 8001670:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001672:	2300      	movs	r3, #0
 8001674:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001676:	2303      	movs	r3, #3
 8001678:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800167a:	2307      	movs	r3, #7
 800167c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800167e:	f107 0314 	add.w	r3, r7, #20
 8001682:	4619      	mov	r1, r3
 8001684:	4805      	ldr	r0, [pc, #20]	; (800169c <HAL_UART_MspInit+0x8c>)
 8001686:	f000 fccd 	bl	8002024 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800168a:	bf00      	nop
 800168c:	3728      	adds	r7, #40	; 0x28
 800168e:	46bd      	mov	sp, r7
 8001690:	bd80      	pop	{r7, pc}
 8001692:	bf00      	nop
 8001694:	40004400 	.word	0x40004400
 8001698:	40023800 	.word	0x40023800
 800169c:	40020000 	.word	0x40020000

080016a0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80016a0:	b580      	push	{r7, lr}
 80016a2:	b08e      	sub	sp, #56	; 0x38
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 80016a8:	2300      	movs	r3, #0
 80016aa:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 80016ac:	2300      	movs	r3, #0
 80016ae:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80016b0:	2300      	movs	r3, #0
 80016b2:	60fb      	str	r3, [r7, #12]
 80016b4:	4b33      	ldr	r3, [pc, #204]	; (8001784 <HAL_InitTick+0xe4>)
 80016b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016b8:	4a32      	ldr	r2, [pc, #200]	; (8001784 <HAL_InitTick+0xe4>)
 80016ba:	f043 0310 	orr.w	r3, r3, #16
 80016be:	6413      	str	r3, [r2, #64]	; 0x40
 80016c0:	4b30      	ldr	r3, [pc, #192]	; (8001784 <HAL_InitTick+0xe4>)
 80016c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016c4:	f003 0310 	and.w	r3, r3, #16
 80016c8:	60fb      	str	r3, [r7, #12]
 80016ca:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80016cc:	f107 0210 	add.w	r2, r7, #16
 80016d0:	f107 0314 	add.w	r3, r7, #20
 80016d4:	4611      	mov	r1, r2
 80016d6:	4618      	mov	r0, r3
 80016d8:	f003 fce0 	bl	800509c <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80016dc:	6a3b      	ldr	r3, [r7, #32]
 80016de:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80016e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d103      	bne.n	80016ee <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80016e6:	f003 fcb1 	bl	800504c <HAL_RCC_GetPCLK1Freq>
 80016ea:	6378      	str	r0, [r7, #52]	; 0x34
 80016ec:	e004      	b.n	80016f8 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80016ee:	f003 fcad 	bl	800504c <HAL_RCC_GetPCLK1Freq>
 80016f2:	4603      	mov	r3, r0
 80016f4:	005b      	lsls	r3, r3, #1
 80016f6:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80016f8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80016fa:	4a23      	ldr	r2, [pc, #140]	; (8001788 <HAL_InitTick+0xe8>)
 80016fc:	fba2 2303 	umull	r2, r3, r2, r3
 8001700:	0c9b      	lsrs	r3, r3, #18
 8001702:	3b01      	subs	r3, #1
 8001704:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001706:	4b21      	ldr	r3, [pc, #132]	; (800178c <HAL_InitTick+0xec>)
 8001708:	4a21      	ldr	r2, [pc, #132]	; (8001790 <HAL_InitTick+0xf0>)
 800170a:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 800170c:	4b1f      	ldr	r3, [pc, #124]	; (800178c <HAL_InitTick+0xec>)
 800170e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001712:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001714:	4a1d      	ldr	r2, [pc, #116]	; (800178c <HAL_InitTick+0xec>)
 8001716:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001718:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 800171a:	4b1c      	ldr	r3, [pc, #112]	; (800178c <HAL_InitTick+0xec>)
 800171c:	2200      	movs	r2, #0
 800171e:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001720:	4b1a      	ldr	r3, [pc, #104]	; (800178c <HAL_InitTick+0xec>)
 8001722:	2200      	movs	r2, #0
 8001724:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001726:	4b19      	ldr	r3, [pc, #100]	; (800178c <HAL_InitTick+0xec>)
 8001728:	2200      	movs	r2, #0
 800172a:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 800172c:	4817      	ldr	r0, [pc, #92]	; (800178c <HAL_InitTick+0xec>)
 800172e:	f004 fbcf 	bl	8005ed0 <HAL_TIM_Base_Init>
 8001732:	4603      	mov	r3, r0
 8001734:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8001738:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800173c:	2b00      	cmp	r3, #0
 800173e:	d11b      	bne.n	8001778 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8001740:	4812      	ldr	r0, [pc, #72]	; (800178c <HAL_InitTick+0xec>)
 8001742:	f004 fc1f 	bl	8005f84 <HAL_TIM_Base_Start_IT>
 8001746:	4603      	mov	r3, r0
 8001748:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 800174c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001750:	2b00      	cmp	r3, #0
 8001752:	d111      	bne.n	8001778 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001754:	2036      	movs	r0, #54	; 0x36
 8001756:	f000 fc57 	bl	8002008 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	2b0f      	cmp	r3, #15
 800175e:	d808      	bhi.n	8001772 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8001760:	2200      	movs	r2, #0
 8001762:	6879      	ldr	r1, [r7, #4]
 8001764:	2036      	movs	r0, #54	; 0x36
 8001766:	f000 fc33 	bl	8001fd0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800176a:	4a0a      	ldr	r2, [pc, #40]	; (8001794 <HAL_InitTick+0xf4>)
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	6013      	str	r3, [r2, #0]
 8001770:	e002      	b.n	8001778 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8001772:	2301      	movs	r3, #1
 8001774:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001778:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 800177c:	4618      	mov	r0, r3
 800177e:	3738      	adds	r7, #56	; 0x38
 8001780:	46bd      	mov	sp, r7
 8001782:	bd80      	pop	{r7, pc}
 8001784:	40023800 	.word	0x40023800
 8001788:	431bde83 	.word	0x431bde83
 800178c:	20000a08 	.word	0x20000a08
 8001790:	40001000 	.word	0x40001000
 8001794:	20000034 	.word	0x20000034

08001798 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001798:	b480      	push	{r7}
 800179a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800179c:	e7fe      	b.n	800179c <NMI_Handler+0x4>

0800179e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800179e:	b480      	push	{r7}
 80017a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80017a2:	e7fe      	b.n	80017a2 <HardFault_Handler+0x4>

080017a4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80017a4:	b480      	push	{r7}
 80017a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80017a8:	e7fe      	b.n	80017a8 <MemManage_Handler+0x4>

080017aa <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80017aa:	b480      	push	{r7}
 80017ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80017ae:	e7fe      	b.n	80017ae <BusFault_Handler+0x4>

080017b0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80017b0:	b480      	push	{r7}
 80017b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80017b4:	e7fe      	b.n	80017b4 <UsageFault_Handler+0x4>

080017b6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80017b6:	b480      	push	{r7}
 80017b8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80017ba:	bf00      	nop
 80017bc:	46bd      	mov	sp, r7
 80017be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c2:	4770      	bx	lr

080017c4 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80017c8:	4802      	ldr	r0, [pc, #8]	; (80017d4 <TIM6_DAC_IRQHandler+0x10>)
 80017ca:	f004 fc4b 	bl	8006064 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80017ce:	bf00      	nop
 80017d0:	bd80      	pop	{r7, pc}
 80017d2:	bf00      	nop
 80017d4:	20000a08 	.word	0x20000a08

080017d8 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 80017dc:	4802      	ldr	r0, [pc, #8]	; (80017e8 <OTG_FS_IRQHandler+0x10>)
 80017de:	f001 f841 	bl	8002864 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80017e2:	bf00      	nop
 80017e4:	bd80      	pop	{r7, pc}
 80017e6:	bf00      	nop
 80017e8:	20004b94 	.word	0x20004b94

080017ec <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b086      	sub	sp, #24
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80017f4:	4a14      	ldr	r2, [pc, #80]	; (8001848 <_sbrk+0x5c>)
 80017f6:	4b15      	ldr	r3, [pc, #84]	; (800184c <_sbrk+0x60>)
 80017f8:	1ad3      	subs	r3, r2, r3
 80017fa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80017fc:	697b      	ldr	r3, [r7, #20]
 80017fe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001800:	4b13      	ldr	r3, [pc, #76]	; (8001850 <_sbrk+0x64>)
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	2b00      	cmp	r3, #0
 8001806:	d102      	bne.n	800180e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001808:	4b11      	ldr	r3, [pc, #68]	; (8001850 <_sbrk+0x64>)
 800180a:	4a12      	ldr	r2, [pc, #72]	; (8001854 <_sbrk+0x68>)
 800180c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800180e:	4b10      	ldr	r3, [pc, #64]	; (8001850 <_sbrk+0x64>)
 8001810:	681a      	ldr	r2, [r3, #0]
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	4413      	add	r3, r2
 8001816:	693a      	ldr	r2, [r7, #16]
 8001818:	429a      	cmp	r2, r3
 800181a:	d207      	bcs.n	800182c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800181c:	f00b f990 	bl	800cb40 <__errno>
 8001820:	4603      	mov	r3, r0
 8001822:	220c      	movs	r2, #12
 8001824:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001826:	f04f 33ff 	mov.w	r3, #4294967295
 800182a:	e009      	b.n	8001840 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800182c:	4b08      	ldr	r3, [pc, #32]	; (8001850 <_sbrk+0x64>)
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001832:	4b07      	ldr	r3, [pc, #28]	; (8001850 <_sbrk+0x64>)
 8001834:	681a      	ldr	r2, [r3, #0]
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	4413      	add	r3, r2
 800183a:	4a05      	ldr	r2, [pc, #20]	; (8001850 <_sbrk+0x64>)
 800183c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800183e:	68fb      	ldr	r3, [r7, #12]
}
 8001840:	4618      	mov	r0, r3
 8001842:	3718      	adds	r7, #24
 8001844:	46bd      	mov	sp, r7
 8001846:	bd80      	pop	{r7, pc}
 8001848:	20020000 	.word	0x20020000
 800184c:	00000400 	.word	0x00000400
 8001850:	20000a50 	.word	0x20000a50
 8001854:	20004ea8 	.word	0x20004ea8

08001858 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001858:	b480      	push	{r7}
 800185a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800185c:	4b06      	ldr	r3, [pc, #24]	; (8001878 <SystemInit+0x20>)
 800185e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001862:	4a05      	ldr	r2, [pc, #20]	; (8001878 <SystemInit+0x20>)
 8001864:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001868:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800186c:	bf00      	nop
 800186e:	46bd      	mov	sp, r7
 8001870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001874:	4770      	bx	lr
 8001876:	bf00      	nop
 8001878:	e000ed00 	.word	0xe000ed00

0800187c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800187c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80018b4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001880:	480d      	ldr	r0, [pc, #52]	; (80018b8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001882:	490e      	ldr	r1, [pc, #56]	; (80018bc <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001884:	4a0e      	ldr	r2, [pc, #56]	; (80018c0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001886:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001888:	e002      	b.n	8001890 <LoopCopyDataInit>

0800188a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800188a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800188c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800188e:	3304      	adds	r3, #4

08001890 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001890:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001892:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001894:	d3f9      	bcc.n	800188a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001896:	4a0b      	ldr	r2, [pc, #44]	; (80018c4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001898:	4c0b      	ldr	r4, [pc, #44]	; (80018c8 <LoopFillZerobss+0x26>)
  movs r3, #0
 800189a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800189c:	e001      	b.n	80018a2 <LoopFillZerobss>

0800189e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800189e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80018a0:	3204      	adds	r2, #4

080018a2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80018a2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80018a4:	d3fb      	bcc.n	800189e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80018a6:	f7ff ffd7 	bl	8001858 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80018aa:	f00b f94f 	bl	800cb4c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80018ae:	f7fe fec9 	bl	8000644 <main>
  bx  lr    
 80018b2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80018b4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80018b8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80018bc:	200000c4 	.word	0x200000c4
  ldr r2, =_sidata
 80018c0:	0800d064 	.word	0x0800d064
  ldr r2, =_sbss
 80018c4:	200000c4 	.word	0x200000c4
  ldr r4, =_ebss
 80018c8:	20004ea8 	.word	0x20004ea8

080018cc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80018cc:	e7fe      	b.n	80018cc <ADC_IRQHandler>
	...

080018d0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80018d0:	b580      	push	{r7, lr}
 80018d2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80018d4:	4b0e      	ldr	r3, [pc, #56]	; (8001910 <HAL_Init+0x40>)
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	4a0d      	ldr	r2, [pc, #52]	; (8001910 <HAL_Init+0x40>)
 80018da:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80018de:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80018e0:	4b0b      	ldr	r3, [pc, #44]	; (8001910 <HAL_Init+0x40>)
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	4a0a      	ldr	r2, [pc, #40]	; (8001910 <HAL_Init+0x40>)
 80018e6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80018ea:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80018ec:	4b08      	ldr	r3, [pc, #32]	; (8001910 <HAL_Init+0x40>)
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	4a07      	ldr	r2, [pc, #28]	; (8001910 <HAL_Init+0x40>)
 80018f2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80018f6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80018f8:	2003      	movs	r0, #3
 80018fa:	f000 fb5e 	bl	8001fba <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80018fe:	200f      	movs	r0, #15
 8001900:	f7ff fece 	bl	80016a0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001904:	f7ff fc9e 	bl	8001244 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001908:	2300      	movs	r3, #0
}
 800190a:	4618      	mov	r0, r3
 800190c:	bd80      	pop	{r7, pc}
 800190e:	bf00      	nop
 8001910:	40023c00 	.word	0x40023c00

08001914 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001914:	b480      	push	{r7}
 8001916:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001918:	4b06      	ldr	r3, [pc, #24]	; (8001934 <HAL_IncTick+0x20>)
 800191a:	781b      	ldrb	r3, [r3, #0]
 800191c:	461a      	mov	r2, r3
 800191e:	4b06      	ldr	r3, [pc, #24]	; (8001938 <HAL_IncTick+0x24>)
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	4413      	add	r3, r2
 8001924:	4a04      	ldr	r2, [pc, #16]	; (8001938 <HAL_IncTick+0x24>)
 8001926:	6013      	str	r3, [r2, #0]
}
 8001928:	bf00      	nop
 800192a:	46bd      	mov	sp, r7
 800192c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001930:	4770      	bx	lr
 8001932:	bf00      	nop
 8001934:	20000038 	.word	0x20000038
 8001938:	20000a54 	.word	0x20000a54

0800193c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800193c:	b480      	push	{r7}
 800193e:	af00      	add	r7, sp, #0
  return uwTick;
 8001940:	4b03      	ldr	r3, [pc, #12]	; (8001950 <HAL_GetTick+0x14>)
 8001942:	681b      	ldr	r3, [r3, #0]
}
 8001944:	4618      	mov	r0, r3
 8001946:	46bd      	mov	sp, r7
 8001948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800194c:	4770      	bx	lr
 800194e:	bf00      	nop
 8001950:	20000a54 	.word	0x20000a54

08001954 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001954:	b580      	push	{r7, lr}
 8001956:	b084      	sub	sp, #16
 8001958:	af00      	add	r7, sp, #0
 800195a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800195c:	f7ff ffee 	bl	800193c <HAL_GetTick>
 8001960:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001966:	68fb      	ldr	r3, [r7, #12]
 8001968:	f1b3 3fff 	cmp.w	r3, #4294967295
 800196c:	d005      	beq.n	800197a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800196e:	4b0a      	ldr	r3, [pc, #40]	; (8001998 <HAL_Delay+0x44>)
 8001970:	781b      	ldrb	r3, [r3, #0]
 8001972:	461a      	mov	r2, r3
 8001974:	68fb      	ldr	r3, [r7, #12]
 8001976:	4413      	add	r3, r2
 8001978:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800197a:	bf00      	nop
 800197c:	f7ff ffde 	bl	800193c <HAL_GetTick>
 8001980:	4602      	mov	r2, r0
 8001982:	68bb      	ldr	r3, [r7, #8]
 8001984:	1ad3      	subs	r3, r2, r3
 8001986:	68fa      	ldr	r2, [r7, #12]
 8001988:	429a      	cmp	r2, r3
 800198a:	d8f7      	bhi.n	800197c <HAL_Delay+0x28>
  {
  }
}
 800198c:	bf00      	nop
 800198e:	bf00      	nop
 8001990:	3710      	adds	r7, #16
 8001992:	46bd      	mov	sp, r7
 8001994:	bd80      	pop	{r7, pc}
 8001996:	bf00      	nop
 8001998:	20000038 	.word	0x20000038

0800199c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800199c:	b580      	push	{r7, lr}
 800199e:	b084      	sub	sp, #16
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80019a4:	2300      	movs	r3, #0
 80019a6:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d101      	bne.n	80019b2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80019ae:	2301      	movs	r3, #1
 80019b0:	e033      	b.n	8001a1a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d109      	bne.n	80019ce <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80019ba:	6878      	ldr	r0, [r7, #4]
 80019bc:	f7ff fc6e 	bl	800129c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	2200      	movs	r2, #0
 80019c4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	2200      	movs	r2, #0
 80019ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019d2:	f003 0310 	and.w	r3, r3, #16
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d118      	bne.n	8001a0c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019de:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80019e2:	f023 0302 	bic.w	r3, r3, #2
 80019e6:	f043 0202 	orr.w	r2, r3, #2
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80019ee:	6878      	ldr	r0, [r7, #4]
 80019f0:	f000 f93a 	bl	8001c68 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	2200      	movs	r2, #0
 80019f8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019fe:	f023 0303 	bic.w	r3, r3, #3
 8001a02:	f043 0201 	orr.w	r2, r3, #1
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	641a      	str	r2, [r3, #64]	; 0x40
 8001a0a:	e001      	b.n	8001a10 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001a0c:	2301      	movs	r3, #1
 8001a0e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	2200      	movs	r2, #0
 8001a14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001a18:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a1a:	4618      	mov	r0, r3
 8001a1c:	3710      	adds	r7, #16
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	bd80      	pop	{r7, pc}
	...

08001a24 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001a24:	b480      	push	{r7}
 8001a26:	b085      	sub	sp, #20
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	6078      	str	r0, [r7, #4]
 8001a2c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001a2e:	2300      	movs	r3, #0
 8001a30:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001a38:	2b01      	cmp	r3, #1
 8001a3a:	d101      	bne.n	8001a40 <HAL_ADC_ConfigChannel+0x1c>
 8001a3c:	2302      	movs	r3, #2
 8001a3e:	e105      	b.n	8001c4c <HAL_ADC_ConfigChannel+0x228>
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	2201      	movs	r2, #1
 8001a44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001a48:	683b      	ldr	r3, [r7, #0]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	2b09      	cmp	r3, #9
 8001a4e:	d925      	bls.n	8001a9c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	68d9      	ldr	r1, [r3, #12]
 8001a56:	683b      	ldr	r3, [r7, #0]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	b29b      	uxth	r3, r3
 8001a5c:	461a      	mov	r2, r3
 8001a5e:	4613      	mov	r3, r2
 8001a60:	005b      	lsls	r3, r3, #1
 8001a62:	4413      	add	r3, r2
 8001a64:	3b1e      	subs	r3, #30
 8001a66:	2207      	movs	r2, #7
 8001a68:	fa02 f303 	lsl.w	r3, r2, r3
 8001a6c:	43da      	mvns	r2, r3
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	400a      	ands	r2, r1
 8001a74:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	68d9      	ldr	r1, [r3, #12]
 8001a7c:	683b      	ldr	r3, [r7, #0]
 8001a7e:	689a      	ldr	r2, [r3, #8]
 8001a80:	683b      	ldr	r3, [r7, #0]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	b29b      	uxth	r3, r3
 8001a86:	4618      	mov	r0, r3
 8001a88:	4603      	mov	r3, r0
 8001a8a:	005b      	lsls	r3, r3, #1
 8001a8c:	4403      	add	r3, r0
 8001a8e:	3b1e      	subs	r3, #30
 8001a90:	409a      	lsls	r2, r3
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	430a      	orrs	r2, r1
 8001a98:	60da      	str	r2, [r3, #12]
 8001a9a:	e022      	b.n	8001ae2 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	6919      	ldr	r1, [r3, #16]
 8001aa2:	683b      	ldr	r3, [r7, #0]
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	b29b      	uxth	r3, r3
 8001aa8:	461a      	mov	r2, r3
 8001aaa:	4613      	mov	r3, r2
 8001aac:	005b      	lsls	r3, r3, #1
 8001aae:	4413      	add	r3, r2
 8001ab0:	2207      	movs	r2, #7
 8001ab2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ab6:	43da      	mvns	r2, r3
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	400a      	ands	r2, r1
 8001abe:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	6919      	ldr	r1, [r3, #16]
 8001ac6:	683b      	ldr	r3, [r7, #0]
 8001ac8:	689a      	ldr	r2, [r3, #8]
 8001aca:	683b      	ldr	r3, [r7, #0]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	b29b      	uxth	r3, r3
 8001ad0:	4618      	mov	r0, r3
 8001ad2:	4603      	mov	r3, r0
 8001ad4:	005b      	lsls	r3, r3, #1
 8001ad6:	4403      	add	r3, r0
 8001ad8:	409a      	lsls	r2, r3
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	430a      	orrs	r2, r1
 8001ae0:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001ae2:	683b      	ldr	r3, [r7, #0]
 8001ae4:	685b      	ldr	r3, [r3, #4]
 8001ae6:	2b06      	cmp	r3, #6
 8001ae8:	d824      	bhi.n	8001b34 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001af0:	683b      	ldr	r3, [r7, #0]
 8001af2:	685a      	ldr	r2, [r3, #4]
 8001af4:	4613      	mov	r3, r2
 8001af6:	009b      	lsls	r3, r3, #2
 8001af8:	4413      	add	r3, r2
 8001afa:	3b05      	subs	r3, #5
 8001afc:	221f      	movs	r2, #31
 8001afe:	fa02 f303 	lsl.w	r3, r2, r3
 8001b02:	43da      	mvns	r2, r3
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	400a      	ands	r2, r1
 8001b0a:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001b12:	683b      	ldr	r3, [r7, #0]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	b29b      	uxth	r3, r3
 8001b18:	4618      	mov	r0, r3
 8001b1a:	683b      	ldr	r3, [r7, #0]
 8001b1c:	685a      	ldr	r2, [r3, #4]
 8001b1e:	4613      	mov	r3, r2
 8001b20:	009b      	lsls	r3, r3, #2
 8001b22:	4413      	add	r3, r2
 8001b24:	3b05      	subs	r3, #5
 8001b26:	fa00 f203 	lsl.w	r2, r0, r3
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	430a      	orrs	r2, r1
 8001b30:	635a      	str	r2, [r3, #52]	; 0x34
 8001b32:	e04c      	b.n	8001bce <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001b34:	683b      	ldr	r3, [r7, #0]
 8001b36:	685b      	ldr	r3, [r3, #4]
 8001b38:	2b0c      	cmp	r3, #12
 8001b3a:	d824      	bhi.n	8001b86 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001b42:	683b      	ldr	r3, [r7, #0]
 8001b44:	685a      	ldr	r2, [r3, #4]
 8001b46:	4613      	mov	r3, r2
 8001b48:	009b      	lsls	r3, r3, #2
 8001b4a:	4413      	add	r3, r2
 8001b4c:	3b23      	subs	r3, #35	; 0x23
 8001b4e:	221f      	movs	r2, #31
 8001b50:	fa02 f303 	lsl.w	r3, r2, r3
 8001b54:	43da      	mvns	r2, r3
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	400a      	ands	r2, r1
 8001b5c:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001b64:	683b      	ldr	r3, [r7, #0]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	b29b      	uxth	r3, r3
 8001b6a:	4618      	mov	r0, r3
 8001b6c:	683b      	ldr	r3, [r7, #0]
 8001b6e:	685a      	ldr	r2, [r3, #4]
 8001b70:	4613      	mov	r3, r2
 8001b72:	009b      	lsls	r3, r3, #2
 8001b74:	4413      	add	r3, r2
 8001b76:	3b23      	subs	r3, #35	; 0x23
 8001b78:	fa00 f203 	lsl.w	r2, r0, r3
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	430a      	orrs	r2, r1
 8001b82:	631a      	str	r2, [r3, #48]	; 0x30
 8001b84:	e023      	b.n	8001bce <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001b8c:	683b      	ldr	r3, [r7, #0]
 8001b8e:	685a      	ldr	r2, [r3, #4]
 8001b90:	4613      	mov	r3, r2
 8001b92:	009b      	lsls	r3, r3, #2
 8001b94:	4413      	add	r3, r2
 8001b96:	3b41      	subs	r3, #65	; 0x41
 8001b98:	221f      	movs	r2, #31
 8001b9a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b9e:	43da      	mvns	r2, r3
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	400a      	ands	r2, r1
 8001ba6:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001bae:	683b      	ldr	r3, [r7, #0]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	b29b      	uxth	r3, r3
 8001bb4:	4618      	mov	r0, r3
 8001bb6:	683b      	ldr	r3, [r7, #0]
 8001bb8:	685a      	ldr	r2, [r3, #4]
 8001bba:	4613      	mov	r3, r2
 8001bbc:	009b      	lsls	r3, r3, #2
 8001bbe:	4413      	add	r3, r2
 8001bc0:	3b41      	subs	r3, #65	; 0x41
 8001bc2:	fa00 f203 	lsl.w	r2, r0, r3
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	430a      	orrs	r2, r1
 8001bcc:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001bce:	4b22      	ldr	r3, [pc, #136]	; (8001c58 <HAL_ADC_ConfigChannel+0x234>)
 8001bd0:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	4a21      	ldr	r2, [pc, #132]	; (8001c5c <HAL_ADC_ConfigChannel+0x238>)
 8001bd8:	4293      	cmp	r3, r2
 8001bda:	d109      	bne.n	8001bf0 <HAL_ADC_ConfigChannel+0x1cc>
 8001bdc:	683b      	ldr	r3, [r7, #0]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	2b12      	cmp	r3, #18
 8001be2:	d105      	bne.n	8001bf0 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001be4:	68fb      	ldr	r3, [r7, #12]
 8001be6:	685b      	ldr	r3, [r3, #4]
 8001be8:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8001bec:	68fb      	ldr	r3, [r7, #12]
 8001bee:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	4a19      	ldr	r2, [pc, #100]	; (8001c5c <HAL_ADC_ConfigChannel+0x238>)
 8001bf6:	4293      	cmp	r3, r2
 8001bf8:	d123      	bne.n	8001c42 <HAL_ADC_ConfigChannel+0x21e>
 8001bfa:	683b      	ldr	r3, [r7, #0]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	2b10      	cmp	r3, #16
 8001c00:	d003      	beq.n	8001c0a <HAL_ADC_ConfigChannel+0x1e6>
 8001c02:	683b      	ldr	r3, [r7, #0]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	2b11      	cmp	r3, #17
 8001c08:	d11b      	bne.n	8001c42 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001c0a:	68fb      	ldr	r3, [r7, #12]
 8001c0c:	685b      	ldr	r3, [r3, #4]
 8001c0e:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001c16:	683b      	ldr	r3, [r7, #0]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	2b10      	cmp	r3, #16
 8001c1c:	d111      	bne.n	8001c42 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001c1e:	4b10      	ldr	r3, [pc, #64]	; (8001c60 <HAL_ADC_ConfigChannel+0x23c>)
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	4a10      	ldr	r2, [pc, #64]	; (8001c64 <HAL_ADC_ConfigChannel+0x240>)
 8001c24:	fba2 2303 	umull	r2, r3, r2, r3
 8001c28:	0c9a      	lsrs	r2, r3, #18
 8001c2a:	4613      	mov	r3, r2
 8001c2c:	009b      	lsls	r3, r3, #2
 8001c2e:	4413      	add	r3, r2
 8001c30:	005b      	lsls	r3, r3, #1
 8001c32:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001c34:	e002      	b.n	8001c3c <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8001c36:	68bb      	ldr	r3, [r7, #8]
 8001c38:	3b01      	subs	r3, #1
 8001c3a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001c3c:	68bb      	ldr	r3, [r7, #8]
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d1f9      	bne.n	8001c36 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	2200      	movs	r2, #0
 8001c46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8001c4a:	2300      	movs	r3, #0
}
 8001c4c:	4618      	mov	r0, r3
 8001c4e:	3714      	adds	r7, #20
 8001c50:	46bd      	mov	sp, r7
 8001c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c56:	4770      	bx	lr
 8001c58:	40012300 	.word	0x40012300
 8001c5c:	40012000 	.word	0x40012000
 8001c60:	20000030 	.word	0x20000030
 8001c64:	431bde83 	.word	0x431bde83

08001c68 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001c68:	b480      	push	{r7}
 8001c6a:	b085      	sub	sp, #20
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001c70:	4b79      	ldr	r3, [pc, #484]	; (8001e58 <ADC_Init+0x1f0>)
 8001c72:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001c74:	68fb      	ldr	r3, [r7, #12]
 8001c76:	685b      	ldr	r3, [r3, #4]
 8001c78:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001c7c:	68fb      	ldr	r3, [r7, #12]
 8001c7e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	685a      	ldr	r2, [r3, #4]
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	685b      	ldr	r3, [r3, #4]
 8001c88:	431a      	orrs	r2, r3
 8001c8a:	68fb      	ldr	r3, [r7, #12]
 8001c8c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	685a      	ldr	r2, [r3, #4]
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001c9c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	6859      	ldr	r1, [r3, #4]
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	691b      	ldr	r3, [r3, #16]
 8001ca8:	021a      	lsls	r2, r3, #8
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	430a      	orrs	r2, r1
 8001cb0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	685a      	ldr	r2, [r3, #4]
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8001cc0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	6859      	ldr	r1, [r3, #4]
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	689a      	ldr	r2, [r3, #8]
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	430a      	orrs	r2, r1
 8001cd2:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	689a      	ldr	r2, [r3, #8]
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001ce2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	6899      	ldr	r1, [r3, #8]
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	68da      	ldr	r2, [r3, #12]
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	430a      	orrs	r2, r1
 8001cf4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001cfa:	4a58      	ldr	r2, [pc, #352]	; (8001e5c <ADC_Init+0x1f4>)
 8001cfc:	4293      	cmp	r3, r2
 8001cfe:	d022      	beq.n	8001d46 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	689a      	ldr	r2, [r3, #8]
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001d0e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	6899      	ldr	r1, [r3, #8]
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	430a      	orrs	r2, r1
 8001d20:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	689a      	ldr	r2, [r3, #8]
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001d30:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	6899      	ldr	r1, [r3, #8]
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	430a      	orrs	r2, r1
 8001d42:	609a      	str	r2, [r3, #8]
 8001d44:	e00f      	b.n	8001d66 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	689a      	ldr	r2, [r3, #8]
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001d54:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	689a      	ldr	r2, [r3, #8]
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001d64:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	689a      	ldr	r2, [r3, #8]
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	f022 0202 	bic.w	r2, r2, #2
 8001d74:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	6899      	ldr	r1, [r3, #8]
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	7e1b      	ldrb	r3, [r3, #24]
 8001d80:	005a      	lsls	r2, r3, #1
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	430a      	orrs	r2, r1
 8001d88:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d01b      	beq.n	8001dcc <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	685a      	ldr	r2, [r3, #4]
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001da2:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	685a      	ldr	r2, [r3, #4]
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8001db2:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	6859      	ldr	r1, [r3, #4]
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001dbe:	3b01      	subs	r3, #1
 8001dc0:	035a      	lsls	r2, r3, #13
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	430a      	orrs	r2, r1
 8001dc8:	605a      	str	r2, [r3, #4]
 8001dca:	e007      	b.n	8001ddc <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	685a      	ldr	r2, [r3, #4]
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001dda:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8001dea:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	69db      	ldr	r3, [r3, #28]
 8001df6:	3b01      	subs	r3, #1
 8001df8:	051a      	lsls	r2, r3, #20
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	430a      	orrs	r2, r1
 8001e00:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	689a      	ldr	r2, [r3, #8]
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001e10:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	6899      	ldr	r1, [r3, #8]
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001e1e:	025a      	lsls	r2, r3, #9
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	430a      	orrs	r2, r1
 8001e26:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	689a      	ldr	r2, [r3, #8]
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001e36:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	6899      	ldr	r1, [r3, #8]
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	695b      	ldr	r3, [r3, #20]
 8001e42:	029a      	lsls	r2, r3, #10
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	430a      	orrs	r2, r1
 8001e4a:	609a      	str	r2, [r3, #8]
}
 8001e4c:	bf00      	nop
 8001e4e:	3714      	adds	r7, #20
 8001e50:	46bd      	mov	sp, r7
 8001e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e56:	4770      	bx	lr
 8001e58:	40012300 	.word	0x40012300
 8001e5c:	0f000001 	.word	0x0f000001

08001e60 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e60:	b480      	push	{r7}
 8001e62:	b085      	sub	sp, #20
 8001e64:	af00      	add	r7, sp, #0
 8001e66:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	f003 0307 	and.w	r3, r3, #7
 8001e6e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001e70:	4b0c      	ldr	r3, [pc, #48]	; (8001ea4 <__NVIC_SetPriorityGrouping+0x44>)
 8001e72:	68db      	ldr	r3, [r3, #12]
 8001e74:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001e76:	68ba      	ldr	r2, [r7, #8]
 8001e78:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001e7c:	4013      	ands	r3, r2
 8001e7e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001e84:	68bb      	ldr	r3, [r7, #8]
 8001e86:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001e88:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001e8c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001e90:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001e92:	4a04      	ldr	r2, [pc, #16]	; (8001ea4 <__NVIC_SetPriorityGrouping+0x44>)
 8001e94:	68bb      	ldr	r3, [r7, #8]
 8001e96:	60d3      	str	r3, [r2, #12]
}
 8001e98:	bf00      	nop
 8001e9a:	3714      	adds	r7, #20
 8001e9c:	46bd      	mov	sp, r7
 8001e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea2:	4770      	bx	lr
 8001ea4:	e000ed00 	.word	0xe000ed00

08001ea8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001ea8:	b480      	push	{r7}
 8001eaa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001eac:	4b04      	ldr	r3, [pc, #16]	; (8001ec0 <__NVIC_GetPriorityGrouping+0x18>)
 8001eae:	68db      	ldr	r3, [r3, #12]
 8001eb0:	0a1b      	lsrs	r3, r3, #8
 8001eb2:	f003 0307 	and.w	r3, r3, #7
}
 8001eb6:	4618      	mov	r0, r3
 8001eb8:	46bd      	mov	sp, r7
 8001eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ebe:	4770      	bx	lr
 8001ec0:	e000ed00 	.word	0xe000ed00

08001ec4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ec4:	b480      	push	{r7}
 8001ec6:	b083      	sub	sp, #12
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	4603      	mov	r3, r0
 8001ecc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ece:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	db0b      	blt.n	8001eee <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001ed6:	79fb      	ldrb	r3, [r7, #7]
 8001ed8:	f003 021f 	and.w	r2, r3, #31
 8001edc:	4907      	ldr	r1, [pc, #28]	; (8001efc <__NVIC_EnableIRQ+0x38>)
 8001ede:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ee2:	095b      	lsrs	r3, r3, #5
 8001ee4:	2001      	movs	r0, #1
 8001ee6:	fa00 f202 	lsl.w	r2, r0, r2
 8001eea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001eee:	bf00      	nop
 8001ef0:	370c      	adds	r7, #12
 8001ef2:	46bd      	mov	sp, r7
 8001ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef8:	4770      	bx	lr
 8001efa:	bf00      	nop
 8001efc:	e000e100 	.word	0xe000e100

08001f00 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001f00:	b480      	push	{r7}
 8001f02:	b083      	sub	sp, #12
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	4603      	mov	r3, r0
 8001f08:	6039      	str	r1, [r7, #0]
 8001f0a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	db0a      	blt.n	8001f2a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f14:	683b      	ldr	r3, [r7, #0]
 8001f16:	b2da      	uxtb	r2, r3
 8001f18:	490c      	ldr	r1, [pc, #48]	; (8001f4c <__NVIC_SetPriority+0x4c>)
 8001f1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f1e:	0112      	lsls	r2, r2, #4
 8001f20:	b2d2      	uxtb	r2, r2
 8001f22:	440b      	add	r3, r1
 8001f24:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001f28:	e00a      	b.n	8001f40 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f2a:	683b      	ldr	r3, [r7, #0]
 8001f2c:	b2da      	uxtb	r2, r3
 8001f2e:	4908      	ldr	r1, [pc, #32]	; (8001f50 <__NVIC_SetPriority+0x50>)
 8001f30:	79fb      	ldrb	r3, [r7, #7]
 8001f32:	f003 030f 	and.w	r3, r3, #15
 8001f36:	3b04      	subs	r3, #4
 8001f38:	0112      	lsls	r2, r2, #4
 8001f3a:	b2d2      	uxtb	r2, r2
 8001f3c:	440b      	add	r3, r1
 8001f3e:	761a      	strb	r2, [r3, #24]
}
 8001f40:	bf00      	nop
 8001f42:	370c      	adds	r7, #12
 8001f44:	46bd      	mov	sp, r7
 8001f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f4a:	4770      	bx	lr
 8001f4c:	e000e100 	.word	0xe000e100
 8001f50:	e000ed00 	.word	0xe000ed00

08001f54 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f54:	b480      	push	{r7}
 8001f56:	b089      	sub	sp, #36	; 0x24
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	60f8      	str	r0, [r7, #12]
 8001f5c:	60b9      	str	r1, [r7, #8]
 8001f5e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	f003 0307 	and.w	r3, r3, #7
 8001f66:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001f68:	69fb      	ldr	r3, [r7, #28]
 8001f6a:	f1c3 0307 	rsb	r3, r3, #7
 8001f6e:	2b04      	cmp	r3, #4
 8001f70:	bf28      	it	cs
 8001f72:	2304      	movcs	r3, #4
 8001f74:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001f76:	69fb      	ldr	r3, [r7, #28]
 8001f78:	3304      	adds	r3, #4
 8001f7a:	2b06      	cmp	r3, #6
 8001f7c:	d902      	bls.n	8001f84 <NVIC_EncodePriority+0x30>
 8001f7e:	69fb      	ldr	r3, [r7, #28]
 8001f80:	3b03      	subs	r3, #3
 8001f82:	e000      	b.n	8001f86 <NVIC_EncodePriority+0x32>
 8001f84:	2300      	movs	r3, #0
 8001f86:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f88:	f04f 32ff 	mov.w	r2, #4294967295
 8001f8c:	69bb      	ldr	r3, [r7, #24]
 8001f8e:	fa02 f303 	lsl.w	r3, r2, r3
 8001f92:	43da      	mvns	r2, r3
 8001f94:	68bb      	ldr	r3, [r7, #8]
 8001f96:	401a      	ands	r2, r3
 8001f98:	697b      	ldr	r3, [r7, #20]
 8001f9a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001f9c:	f04f 31ff 	mov.w	r1, #4294967295
 8001fa0:	697b      	ldr	r3, [r7, #20]
 8001fa2:	fa01 f303 	lsl.w	r3, r1, r3
 8001fa6:	43d9      	mvns	r1, r3
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001fac:	4313      	orrs	r3, r2
         );
}
 8001fae:	4618      	mov	r0, r3
 8001fb0:	3724      	adds	r7, #36	; 0x24
 8001fb2:	46bd      	mov	sp, r7
 8001fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb8:	4770      	bx	lr

08001fba <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001fba:	b580      	push	{r7, lr}
 8001fbc:	b082      	sub	sp, #8
 8001fbe:	af00      	add	r7, sp, #0
 8001fc0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001fc2:	6878      	ldr	r0, [r7, #4]
 8001fc4:	f7ff ff4c 	bl	8001e60 <__NVIC_SetPriorityGrouping>
}
 8001fc8:	bf00      	nop
 8001fca:	3708      	adds	r7, #8
 8001fcc:	46bd      	mov	sp, r7
 8001fce:	bd80      	pop	{r7, pc}

08001fd0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	b086      	sub	sp, #24
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	4603      	mov	r3, r0
 8001fd8:	60b9      	str	r1, [r7, #8]
 8001fda:	607a      	str	r2, [r7, #4]
 8001fdc:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001fde:	2300      	movs	r3, #0
 8001fe0:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001fe2:	f7ff ff61 	bl	8001ea8 <__NVIC_GetPriorityGrouping>
 8001fe6:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001fe8:	687a      	ldr	r2, [r7, #4]
 8001fea:	68b9      	ldr	r1, [r7, #8]
 8001fec:	6978      	ldr	r0, [r7, #20]
 8001fee:	f7ff ffb1 	bl	8001f54 <NVIC_EncodePriority>
 8001ff2:	4602      	mov	r2, r0
 8001ff4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ff8:	4611      	mov	r1, r2
 8001ffa:	4618      	mov	r0, r3
 8001ffc:	f7ff ff80 	bl	8001f00 <__NVIC_SetPriority>
}
 8002000:	bf00      	nop
 8002002:	3718      	adds	r7, #24
 8002004:	46bd      	mov	sp, r7
 8002006:	bd80      	pop	{r7, pc}

08002008 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002008:	b580      	push	{r7, lr}
 800200a:	b082      	sub	sp, #8
 800200c:	af00      	add	r7, sp, #0
 800200e:	4603      	mov	r3, r0
 8002010:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002012:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002016:	4618      	mov	r0, r3
 8002018:	f7ff ff54 	bl	8001ec4 <__NVIC_EnableIRQ>
}
 800201c:	bf00      	nop
 800201e:	3708      	adds	r7, #8
 8002020:	46bd      	mov	sp, r7
 8002022:	bd80      	pop	{r7, pc}

08002024 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002024:	b480      	push	{r7}
 8002026:	b089      	sub	sp, #36	; 0x24
 8002028:	af00      	add	r7, sp, #0
 800202a:	6078      	str	r0, [r7, #4]
 800202c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800202e:	2300      	movs	r3, #0
 8002030:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002032:	2300      	movs	r3, #0
 8002034:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002036:	2300      	movs	r3, #0
 8002038:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800203a:	2300      	movs	r3, #0
 800203c:	61fb      	str	r3, [r7, #28]
 800203e:	e16b      	b.n	8002318 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002040:	2201      	movs	r2, #1
 8002042:	69fb      	ldr	r3, [r7, #28]
 8002044:	fa02 f303 	lsl.w	r3, r2, r3
 8002048:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800204a:	683b      	ldr	r3, [r7, #0]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	697a      	ldr	r2, [r7, #20]
 8002050:	4013      	ands	r3, r2
 8002052:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002054:	693a      	ldr	r2, [r7, #16]
 8002056:	697b      	ldr	r3, [r7, #20]
 8002058:	429a      	cmp	r2, r3
 800205a:	f040 815a 	bne.w	8002312 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800205e:	683b      	ldr	r3, [r7, #0]
 8002060:	685b      	ldr	r3, [r3, #4]
 8002062:	f003 0303 	and.w	r3, r3, #3
 8002066:	2b01      	cmp	r3, #1
 8002068:	d005      	beq.n	8002076 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800206a:	683b      	ldr	r3, [r7, #0]
 800206c:	685b      	ldr	r3, [r3, #4]
 800206e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002072:	2b02      	cmp	r3, #2
 8002074:	d130      	bne.n	80020d8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	689b      	ldr	r3, [r3, #8]
 800207a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800207c:	69fb      	ldr	r3, [r7, #28]
 800207e:	005b      	lsls	r3, r3, #1
 8002080:	2203      	movs	r2, #3
 8002082:	fa02 f303 	lsl.w	r3, r2, r3
 8002086:	43db      	mvns	r3, r3
 8002088:	69ba      	ldr	r2, [r7, #24]
 800208a:	4013      	ands	r3, r2
 800208c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800208e:	683b      	ldr	r3, [r7, #0]
 8002090:	68da      	ldr	r2, [r3, #12]
 8002092:	69fb      	ldr	r3, [r7, #28]
 8002094:	005b      	lsls	r3, r3, #1
 8002096:	fa02 f303 	lsl.w	r3, r2, r3
 800209a:	69ba      	ldr	r2, [r7, #24]
 800209c:	4313      	orrs	r3, r2
 800209e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	69ba      	ldr	r2, [r7, #24]
 80020a4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	685b      	ldr	r3, [r3, #4]
 80020aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80020ac:	2201      	movs	r2, #1
 80020ae:	69fb      	ldr	r3, [r7, #28]
 80020b0:	fa02 f303 	lsl.w	r3, r2, r3
 80020b4:	43db      	mvns	r3, r3
 80020b6:	69ba      	ldr	r2, [r7, #24]
 80020b8:	4013      	ands	r3, r2
 80020ba:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80020bc:	683b      	ldr	r3, [r7, #0]
 80020be:	685b      	ldr	r3, [r3, #4]
 80020c0:	091b      	lsrs	r3, r3, #4
 80020c2:	f003 0201 	and.w	r2, r3, #1
 80020c6:	69fb      	ldr	r3, [r7, #28]
 80020c8:	fa02 f303 	lsl.w	r3, r2, r3
 80020cc:	69ba      	ldr	r2, [r7, #24]
 80020ce:	4313      	orrs	r3, r2
 80020d0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	69ba      	ldr	r2, [r7, #24]
 80020d6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80020d8:	683b      	ldr	r3, [r7, #0]
 80020da:	685b      	ldr	r3, [r3, #4]
 80020dc:	f003 0303 	and.w	r3, r3, #3
 80020e0:	2b03      	cmp	r3, #3
 80020e2:	d017      	beq.n	8002114 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	68db      	ldr	r3, [r3, #12]
 80020e8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80020ea:	69fb      	ldr	r3, [r7, #28]
 80020ec:	005b      	lsls	r3, r3, #1
 80020ee:	2203      	movs	r2, #3
 80020f0:	fa02 f303 	lsl.w	r3, r2, r3
 80020f4:	43db      	mvns	r3, r3
 80020f6:	69ba      	ldr	r2, [r7, #24]
 80020f8:	4013      	ands	r3, r2
 80020fa:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80020fc:	683b      	ldr	r3, [r7, #0]
 80020fe:	689a      	ldr	r2, [r3, #8]
 8002100:	69fb      	ldr	r3, [r7, #28]
 8002102:	005b      	lsls	r3, r3, #1
 8002104:	fa02 f303 	lsl.w	r3, r2, r3
 8002108:	69ba      	ldr	r2, [r7, #24]
 800210a:	4313      	orrs	r3, r2
 800210c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	69ba      	ldr	r2, [r7, #24]
 8002112:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002114:	683b      	ldr	r3, [r7, #0]
 8002116:	685b      	ldr	r3, [r3, #4]
 8002118:	f003 0303 	and.w	r3, r3, #3
 800211c:	2b02      	cmp	r3, #2
 800211e:	d123      	bne.n	8002168 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002120:	69fb      	ldr	r3, [r7, #28]
 8002122:	08da      	lsrs	r2, r3, #3
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	3208      	adds	r2, #8
 8002128:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800212c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800212e:	69fb      	ldr	r3, [r7, #28]
 8002130:	f003 0307 	and.w	r3, r3, #7
 8002134:	009b      	lsls	r3, r3, #2
 8002136:	220f      	movs	r2, #15
 8002138:	fa02 f303 	lsl.w	r3, r2, r3
 800213c:	43db      	mvns	r3, r3
 800213e:	69ba      	ldr	r2, [r7, #24]
 8002140:	4013      	ands	r3, r2
 8002142:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002144:	683b      	ldr	r3, [r7, #0]
 8002146:	691a      	ldr	r2, [r3, #16]
 8002148:	69fb      	ldr	r3, [r7, #28]
 800214a:	f003 0307 	and.w	r3, r3, #7
 800214e:	009b      	lsls	r3, r3, #2
 8002150:	fa02 f303 	lsl.w	r3, r2, r3
 8002154:	69ba      	ldr	r2, [r7, #24]
 8002156:	4313      	orrs	r3, r2
 8002158:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800215a:	69fb      	ldr	r3, [r7, #28]
 800215c:	08da      	lsrs	r2, r3, #3
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	3208      	adds	r2, #8
 8002162:	69b9      	ldr	r1, [r7, #24]
 8002164:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800216e:	69fb      	ldr	r3, [r7, #28]
 8002170:	005b      	lsls	r3, r3, #1
 8002172:	2203      	movs	r2, #3
 8002174:	fa02 f303 	lsl.w	r3, r2, r3
 8002178:	43db      	mvns	r3, r3
 800217a:	69ba      	ldr	r2, [r7, #24]
 800217c:	4013      	ands	r3, r2
 800217e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002180:	683b      	ldr	r3, [r7, #0]
 8002182:	685b      	ldr	r3, [r3, #4]
 8002184:	f003 0203 	and.w	r2, r3, #3
 8002188:	69fb      	ldr	r3, [r7, #28]
 800218a:	005b      	lsls	r3, r3, #1
 800218c:	fa02 f303 	lsl.w	r3, r2, r3
 8002190:	69ba      	ldr	r2, [r7, #24]
 8002192:	4313      	orrs	r3, r2
 8002194:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	69ba      	ldr	r2, [r7, #24]
 800219a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800219c:	683b      	ldr	r3, [r7, #0]
 800219e:	685b      	ldr	r3, [r3, #4]
 80021a0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	f000 80b4 	beq.w	8002312 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80021aa:	2300      	movs	r3, #0
 80021ac:	60fb      	str	r3, [r7, #12]
 80021ae:	4b60      	ldr	r3, [pc, #384]	; (8002330 <HAL_GPIO_Init+0x30c>)
 80021b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021b2:	4a5f      	ldr	r2, [pc, #380]	; (8002330 <HAL_GPIO_Init+0x30c>)
 80021b4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80021b8:	6453      	str	r3, [r2, #68]	; 0x44
 80021ba:	4b5d      	ldr	r3, [pc, #372]	; (8002330 <HAL_GPIO_Init+0x30c>)
 80021bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021be:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80021c2:	60fb      	str	r3, [r7, #12]
 80021c4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80021c6:	4a5b      	ldr	r2, [pc, #364]	; (8002334 <HAL_GPIO_Init+0x310>)
 80021c8:	69fb      	ldr	r3, [r7, #28]
 80021ca:	089b      	lsrs	r3, r3, #2
 80021cc:	3302      	adds	r3, #2
 80021ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80021d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80021d4:	69fb      	ldr	r3, [r7, #28]
 80021d6:	f003 0303 	and.w	r3, r3, #3
 80021da:	009b      	lsls	r3, r3, #2
 80021dc:	220f      	movs	r2, #15
 80021de:	fa02 f303 	lsl.w	r3, r2, r3
 80021e2:	43db      	mvns	r3, r3
 80021e4:	69ba      	ldr	r2, [r7, #24]
 80021e6:	4013      	ands	r3, r2
 80021e8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	4a52      	ldr	r2, [pc, #328]	; (8002338 <HAL_GPIO_Init+0x314>)
 80021ee:	4293      	cmp	r3, r2
 80021f0:	d02b      	beq.n	800224a <HAL_GPIO_Init+0x226>
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	4a51      	ldr	r2, [pc, #324]	; (800233c <HAL_GPIO_Init+0x318>)
 80021f6:	4293      	cmp	r3, r2
 80021f8:	d025      	beq.n	8002246 <HAL_GPIO_Init+0x222>
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	4a50      	ldr	r2, [pc, #320]	; (8002340 <HAL_GPIO_Init+0x31c>)
 80021fe:	4293      	cmp	r3, r2
 8002200:	d01f      	beq.n	8002242 <HAL_GPIO_Init+0x21e>
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	4a4f      	ldr	r2, [pc, #316]	; (8002344 <HAL_GPIO_Init+0x320>)
 8002206:	4293      	cmp	r3, r2
 8002208:	d019      	beq.n	800223e <HAL_GPIO_Init+0x21a>
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	4a4e      	ldr	r2, [pc, #312]	; (8002348 <HAL_GPIO_Init+0x324>)
 800220e:	4293      	cmp	r3, r2
 8002210:	d013      	beq.n	800223a <HAL_GPIO_Init+0x216>
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	4a4d      	ldr	r2, [pc, #308]	; (800234c <HAL_GPIO_Init+0x328>)
 8002216:	4293      	cmp	r3, r2
 8002218:	d00d      	beq.n	8002236 <HAL_GPIO_Init+0x212>
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	4a4c      	ldr	r2, [pc, #304]	; (8002350 <HAL_GPIO_Init+0x32c>)
 800221e:	4293      	cmp	r3, r2
 8002220:	d007      	beq.n	8002232 <HAL_GPIO_Init+0x20e>
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	4a4b      	ldr	r2, [pc, #300]	; (8002354 <HAL_GPIO_Init+0x330>)
 8002226:	4293      	cmp	r3, r2
 8002228:	d101      	bne.n	800222e <HAL_GPIO_Init+0x20a>
 800222a:	2307      	movs	r3, #7
 800222c:	e00e      	b.n	800224c <HAL_GPIO_Init+0x228>
 800222e:	2308      	movs	r3, #8
 8002230:	e00c      	b.n	800224c <HAL_GPIO_Init+0x228>
 8002232:	2306      	movs	r3, #6
 8002234:	e00a      	b.n	800224c <HAL_GPIO_Init+0x228>
 8002236:	2305      	movs	r3, #5
 8002238:	e008      	b.n	800224c <HAL_GPIO_Init+0x228>
 800223a:	2304      	movs	r3, #4
 800223c:	e006      	b.n	800224c <HAL_GPIO_Init+0x228>
 800223e:	2303      	movs	r3, #3
 8002240:	e004      	b.n	800224c <HAL_GPIO_Init+0x228>
 8002242:	2302      	movs	r3, #2
 8002244:	e002      	b.n	800224c <HAL_GPIO_Init+0x228>
 8002246:	2301      	movs	r3, #1
 8002248:	e000      	b.n	800224c <HAL_GPIO_Init+0x228>
 800224a:	2300      	movs	r3, #0
 800224c:	69fa      	ldr	r2, [r7, #28]
 800224e:	f002 0203 	and.w	r2, r2, #3
 8002252:	0092      	lsls	r2, r2, #2
 8002254:	4093      	lsls	r3, r2
 8002256:	69ba      	ldr	r2, [r7, #24]
 8002258:	4313      	orrs	r3, r2
 800225a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800225c:	4935      	ldr	r1, [pc, #212]	; (8002334 <HAL_GPIO_Init+0x310>)
 800225e:	69fb      	ldr	r3, [r7, #28]
 8002260:	089b      	lsrs	r3, r3, #2
 8002262:	3302      	adds	r3, #2
 8002264:	69ba      	ldr	r2, [r7, #24]
 8002266:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800226a:	4b3b      	ldr	r3, [pc, #236]	; (8002358 <HAL_GPIO_Init+0x334>)
 800226c:	689b      	ldr	r3, [r3, #8]
 800226e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002270:	693b      	ldr	r3, [r7, #16]
 8002272:	43db      	mvns	r3, r3
 8002274:	69ba      	ldr	r2, [r7, #24]
 8002276:	4013      	ands	r3, r2
 8002278:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800227a:	683b      	ldr	r3, [r7, #0]
 800227c:	685b      	ldr	r3, [r3, #4]
 800227e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002282:	2b00      	cmp	r3, #0
 8002284:	d003      	beq.n	800228e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002286:	69ba      	ldr	r2, [r7, #24]
 8002288:	693b      	ldr	r3, [r7, #16]
 800228a:	4313      	orrs	r3, r2
 800228c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800228e:	4a32      	ldr	r2, [pc, #200]	; (8002358 <HAL_GPIO_Init+0x334>)
 8002290:	69bb      	ldr	r3, [r7, #24]
 8002292:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002294:	4b30      	ldr	r3, [pc, #192]	; (8002358 <HAL_GPIO_Init+0x334>)
 8002296:	68db      	ldr	r3, [r3, #12]
 8002298:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800229a:	693b      	ldr	r3, [r7, #16]
 800229c:	43db      	mvns	r3, r3
 800229e:	69ba      	ldr	r2, [r7, #24]
 80022a0:	4013      	ands	r3, r2
 80022a2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80022a4:	683b      	ldr	r3, [r7, #0]
 80022a6:	685b      	ldr	r3, [r3, #4]
 80022a8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d003      	beq.n	80022b8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80022b0:	69ba      	ldr	r2, [r7, #24]
 80022b2:	693b      	ldr	r3, [r7, #16]
 80022b4:	4313      	orrs	r3, r2
 80022b6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80022b8:	4a27      	ldr	r2, [pc, #156]	; (8002358 <HAL_GPIO_Init+0x334>)
 80022ba:	69bb      	ldr	r3, [r7, #24]
 80022bc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80022be:	4b26      	ldr	r3, [pc, #152]	; (8002358 <HAL_GPIO_Init+0x334>)
 80022c0:	685b      	ldr	r3, [r3, #4]
 80022c2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80022c4:	693b      	ldr	r3, [r7, #16]
 80022c6:	43db      	mvns	r3, r3
 80022c8:	69ba      	ldr	r2, [r7, #24]
 80022ca:	4013      	ands	r3, r2
 80022cc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80022ce:	683b      	ldr	r3, [r7, #0]
 80022d0:	685b      	ldr	r3, [r3, #4]
 80022d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d003      	beq.n	80022e2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80022da:	69ba      	ldr	r2, [r7, #24]
 80022dc:	693b      	ldr	r3, [r7, #16]
 80022de:	4313      	orrs	r3, r2
 80022e0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80022e2:	4a1d      	ldr	r2, [pc, #116]	; (8002358 <HAL_GPIO_Init+0x334>)
 80022e4:	69bb      	ldr	r3, [r7, #24]
 80022e6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80022e8:	4b1b      	ldr	r3, [pc, #108]	; (8002358 <HAL_GPIO_Init+0x334>)
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80022ee:	693b      	ldr	r3, [r7, #16]
 80022f0:	43db      	mvns	r3, r3
 80022f2:	69ba      	ldr	r2, [r7, #24]
 80022f4:	4013      	ands	r3, r2
 80022f6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80022f8:	683b      	ldr	r3, [r7, #0]
 80022fa:	685b      	ldr	r3, [r3, #4]
 80022fc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002300:	2b00      	cmp	r3, #0
 8002302:	d003      	beq.n	800230c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002304:	69ba      	ldr	r2, [r7, #24]
 8002306:	693b      	ldr	r3, [r7, #16]
 8002308:	4313      	orrs	r3, r2
 800230a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800230c:	4a12      	ldr	r2, [pc, #72]	; (8002358 <HAL_GPIO_Init+0x334>)
 800230e:	69bb      	ldr	r3, [r7, #24]
 8002310:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002312:	69fb      	ldr	r3, [r7, #28]
 8002314:	3301      	adds	r3, #1
 8002316:	61fb      	str	r3, [r7, #28]
 8002318:	69fb      	ldr	r3, [r7, #28]
 800231a:	2b0f      	cmp	r3, #15
 800231c:	f67f ae90 	bls.w	8002040 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002320:	bf00      	nop
 8002322:	bf00      	nop
 8002324:	3724      	adds	r7, #36	; 0x24
 8002326:	46bd      	mov	sp, r7
 8002328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800232c:	4770      	bx	lr
 800232e:	bf00      	nop
 8002330:	40023800 	.word	0x40023800
 8002334:	40013800 	.word	0x40013800
 8002338:	40020000 	.word	0x40020000
 800233c:	40020400 	.word	0x40020400
 8002340:	40020800 	.word	0x40020800
 8002344:	40020c00 	.word	0x40020c00
 8002348:	40021000 	.word	0x40021000
 800234c:	40021400 	.word	0x40021400
 8002350:	40021800 	.word	0x40021800
 8002354:	40021c00 	.word	0x40021c00
 8002358:	40013c00 	.word	0x40013c00

0800235c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800235c:	b480      	push	{r7}
 800235e:	b083      	sub	sp, #12
 8002360:	af00      	add	r7, sp, #0
 8002362:	6078      	str	r0, [r7, #4]
 8002364:	460b      	mov	r3, r1
 8002366:	807b      	strh	r3, [r7, #2]
 8002368:	4613      	mov	r3, r2
 800236a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800236c:	787b      	ldrb	r3, [r7, #1]
 800236e:	2b00      	cmp	r3, #0
 8002370:	d003      	beq.n	800237a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002372:	887a      	ldrh	r2, [r7, #2]
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002378:	e003      	b.n	8002382 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800237a:	887b      	ldrh	r3, [r7, #2]
 800237c:	041a      	lsls	r2, r3, #16
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	619a      	str	r2, [r3, #24]
}
 8002382:	bf00      	nop
 8002384:	370c      	adds	r7, #12
 8002386:	46bd      	mov	sp, r7
 8002388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800238c:	4770      	bx	lr

0800238e <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 800238e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002390:	b08f      	sub	sp, #60	; 0x3c
 8002392:	af0a      	add	r7, sp, #40	; 0x28
 8002394:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	2b00      	cmp	r3, #0
 800239a:	d101      	bne.n	80023a0 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 800239c:	2301      	movs	r3, #1
 800239e:	e054      	b.n	800244a <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	f893 32f9 	ldrb.w	r3, [r3, #761]	; 0x2f9
 80023ac:	b2db      	uxtb	r3, r3
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d106      	bne.n	80023c0 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	2200      	movs	r2, #0
 80023b6:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 80023ba:	6878      	ldr	r0, [r7, #4]
 80023bc:	f00a f912 	bl	800c5e4 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	2203      	movs	r2, #3
 80023c4:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80023cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d102      	bne.n	80023da <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	2200      	movs	r2, #0
 80023d8:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	4618      	mov	r0, r3
 80023e0:	f004 fc58 	bl	8006c94 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	603b      	str	r3, [r7, #0]
 80023ea:	687e      	ldr	r6, [r7, #4]
 80023ec:	466d      	mov	r5, sp
 80023ee:	f106 0410 	add.w	r4, r6, #16
 80023f2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80023f4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80023f6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80023f8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80023fa:	e894 0003 	ldmia.w	r4, {r0, r1}
 80023fe:	e885 0003 	stmia.w	r5, {r0, r1}
 8002402:	1d33      	adds	r3, r6, #4
 8002404:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002406:	6838      	ldr	r0, [r7, #0]
 8002408:	f004 fbd2 	bl	8006bb0 <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	2101      	movs	r1, #1
 8002412:	4618      	mov	r0, r3
 8002414:	f004 fc4f 	bl	8006cb6 <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	603b      	str	r3, [r7, #0]
 800241e:	687e      	ldr	r6, [r7, #4]
 8002420:	466d      	mov	r5, sp
 8002422:	f106 0410 	add.w	r4, r6, #16
 8002426:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002428:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800242a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800242c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800242e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002432:	e885 0003 	stmia.w	r5, {r0, r1}
 8002436:	1d33      	adds	r3, r6, #4
 8002438:	cb0e      	ldmia	r3, {r1, r2, r3}
 800243a:	6838      	ldr	r0, [r7, #0]
 800243c:	f004 fdd8 	bl	8006ff0 <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	2201      	movs	r2, #1
 8002444:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  return HAL_OK;
 8002448:	2300      	movs	r3, #0
}
 800244a:	4618      	mov	r0, r3
 800244c:	3714      	adds	r7, #20
 800244e:	46bd      	mov	sp, r7
 8002450:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002452 <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 8002452:	b590      	push	{r4, r7, lr}
 8002454:	b089      	sub	sp, #36	; 0x24
 8002456:	af04      	add	r7, sp, #16
 8002458:	6078      	str	r0, [r7, #4]
 800245a:	4608      	mov	r0, r1
 800245c:	4611      	mov	r1, r2
 800245e:	461a      	mov	r2, r3
 8002460:	4603      	mov	r3, r0
 8002462:	70fb      	strb	r3, [r7, #3]
 8002464:	460b      	mov	r3, r1
 8002466:	70bb      	strb	r3, [r7, #2]
 8002468:	4613      	mov	r3, r2
 800246a:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8002472:	2b01      	cmp	r3, #1
 8002474:	d101      	bne.n	800247a <HAL_HCD_HC_Init+0x28>
 8002476:	2302      	movs	r3, #2
 8002478:	e076      	b.n	8002568 <HAL_HCD_HC_Init+0x116>
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	2201      	movs	r2, #1
 800247e:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  hhcd->hc[ch_num].do_ping = 0U;
 8002482:	78fb      	ldrb	r3, [r7, #3]
 8002484:	687a      	ldr	r2, [r7, #4]
 8002486:	212c      	movs	r1, #44	; 0x2c
 8002488:	fb01 f303 	mul.w	r3, r1, r3
 800248c:	4413      	add	r3, r2
 800248e:	333d      	adds	r3, #61	; 0x3d
 8002490:	2200      	movs	r2, #0
 8002492:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8002494:	78fb      	ldrb	r3, [r7, #3]
 8002496:	687a      	ldr	r2, [r7, #4]
 8002498:	212c      	movs	r1, #44	; 0x2c
 800249a:	fb01 f303 	mul.w	r3, r1, r3
 800249e:	4413      	add	r3, r2
 80024a0:	3338      	adds	r3, #56	; 0x38
 80024a2:	787a      	ldrb	r2, [r7, #1]
 80024a4:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 80024a6:	78fb      	ldrb	r3, [r7, #3]
 80024a8:	687a      	ldr	r2, [r7, #4]
 80024aa:	212c      	movs	r1, #44	; 0x2c
 80024ac:	fb01 f303 	mul.w	r3, r1, r3
 80024b0:	4413      	add	r3, r2
 80024b2:	3340      	adds	r3, #64	; 0x40
 80024b4:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 80024b6:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 80024b8:	78fb      	ldrb	r3, [r7, #3]
 80024ba:	687a      	ldr	r2, [r7, #4]
 80024bc:	212c      	movs	r1, #44	; 0x2c
 80024be:	fb01 f303 	mul.w	r3, r1, r3
 80024c2:	4413      	add	r3, r2
 80024c4:	3339      	adds	r3, #57	; 0x39
 80024c6:	78fa      	ldrb	r2, [r7, #3]
 80024c8:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 80024ca:	78fb      	ldrb	r3, [r7, #3]
 80024cc:	687a      	ldr	r2, [r7, #4]
 80024ce:	212c      	movs	r1, #44	; 0x2c
 80024d0:	fb01 f303 	mul.w	r3, r1, r3
 80024d4:	4413      	add	r3, r2
 80024d6:	333f      	adds	r3, #63	; 0x3f
 80024d8:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 80024dc:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 80024de:	78fb      	ldrb	r3, [r7, #3]
 80024e0:	78ba      	ldrb	r2, [r7, #2]
 80024e2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80024e6:	b2d0      	uxtb	r0, r2
 80024e8:	687a      	ldr	r2, [r7, #4]
 80024ea:	212c      	movs	r1, #44	; 0x2c
 80024ec:	fb01 f303 	mul.w	r3, r1, r3
 80024f0:	4413      	add	r3, r2
 80024f2:	333a      	adds	r3, #58	; 0x3a
 80024f4:	4602      	mov	r2, r0
 80024f6:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 80024f8:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	da09      	bge.n	8002514 <HAL_HCD_HC_Init+0xc2>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8002500:	78fb      	ldrb	r3, [r7, #3]
 8002502:	687a      	ldr	r2, [r7, #4]
 8002504:	212c      	movs	r1, #44	; 0x2c
 8002506:	fb01 f303 	mul.w	r3, r1, r3
 800250a:	4413      	add	r3, r2
 800250c:	333b      	adds	r3, #59	; 0x3b
 800250e:	2201      	movs	r2, #1
 8002510:	701a      	strb	r2, [r3, #0]
 8002512:	e008      	b.n	8002526 <HAL_HCD_HC_Init+0xd4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8002514:	78fb      	ldrb	r3, [r7, #3]
 8002516:	687a      	ldr	r2, [r7, #4]
 8002518:	212c      	movs	r1, #44	; 0x2c
 800251a:	fb01 f303 	mul.w	r3, r1, r3
 800251e:	4413      	add	r3, r2
 8002520:	333b      	adds	r3, #59	; 0x3b
 8002522:	2200      	movs	r2, #0
 8002524:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 8002526:	78fb      	ldrb	r3, [r7, #3]
 8002528:	687a      	ldr	r2, [r7, #4]
 800252a:	212c      	movs	r1, #44	; 0x2c
 800252c:	fb01 f303 	mul.w	r3, r1, r3
 8002530:	4413      	add	r3, r2
 8002532:	333c      	adds	r3, #60	; 0x3c
 8002534:	f897 2020 	ldrb.w	r2, [r7, #32]
 8002538:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	6818      	ldr	r0, [r3, #0]
 800253e:	787c      	ldrb	r4, [r7, #1]
 8002540:	78ba      	ldrb	r2, [r7, #2]
 8002542:	78f9      	ldrb	r1, [r7, #3]
 8002544:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8002546:	9302      	str	r3, [sp, #8]
 8002548:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800254c:	9301      	str	r3, [sp, #4]
 800254e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002552:	9300      	str	r3, [sp, #0]
 8002554:	4623      	mov	r3, r4
 8002556:	f004 fed1 	bl	80072fc <USB_HC_Init>
 800255a:	4603      	mov	r3, r0
 800255c:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	2200      	movs	r2, #0
 8002562:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 8002566:	7bfb      	ldrb	r3, [r7, #15]
}
 8002568:	4618      	mov	r0, r3
 800256a:	3714      	adds	r7, #20
 800256c:	46bd      	mov	sp, r7
 800256e:	bd90      	pop	{r4, r7, pc}

08002570 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8002570:	b580      	push	{r7, lr}
 8002572:	b084      	sub	sp, #16
 8002574:	af00      	add	r7, sp, #0
 8002576:	6078      	str	r0, [r7, #4]
 8002578:	460b      	mov	r3, r1
 800257a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 800257c:	2300      	movs	r3, #0
 800257e:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8002586:	2b01      	cmp	r3, #1
 8002588:	d101      	bne.n	800258e <HAL_HCD_HC_Halt+0x1e>
 800258a:	2302      	movs	r3, #2
 800258c:	e00f      	b.n	80025ae <HAL_HCD_HC_Halt+0x3e>
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	2201      	movs	r2, #1
 8002592:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	78fa      	ldrb	r2, [r7, #3]
 800259c:	4611      	mov	r1, r2
 800259e:	4618      	mov	r0, r3
 80025a0:	f005 f921 	bl	80077e6 <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	2200      	movs	r2, #0
 80025a8:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 80025ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80025ae:	4618      	mov	r0, r3
 80025b0:	3710      	adds	r7, #16
 80025b2:	46bd      	mov	sp, r7
 80025b4:	bd80      	pop	{r7, pc}
	...

080025b8 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	b082      	sub	sp, #8
 80025bc:	af00      	add	r7, sp, #0
 80025be:	6078      	str	r0, [r7, #4]
 80025c0:	4608      	mov	r0, r1
 80025c2:	4611      	mov	r1, r2
 80025c4:	461a      	mov	r2, r3
 80025c6:	4603      	mov	r3, r0
 80025c8:	70fb      	strb	r3, [r7, #3]
 80025ca:	460b      	mov	r3, r1
 80025cc:	70bb      	strb	r3, [r7, #2]
 80025ce:	4613      	mov	r3, r2
 80025d0:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 80025d2:	78fb      	ldrb	r3, [r7, #3]
 80025d4:	687a      	ldr	r2, [r7, #4]
 80025d6:	212c      	movs	r1, #44	; 0x2c
 80025d8:	fb01 f303 	mul.w	r3, r1, r3
 80025dc:	4413      	add	r3, r2
 80025de:	333b      	adds	r3, #59	; 0x3b
 80025e0:	78ba      	ldrb	r2, [r7, #2]
 80025e2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 80025e4:	78fb      	ldrb	r3, [r7, #3]
 80025e6:	687a      	ldr	r2, [r7, #4]
 80025e8:	212c      	movs	r1, #44	; 0x2c
 80025ea:	fb01 f303 	mul.w	r3, r1, r3
 80025ee:	4413      	add	r3, r2
 80025f0:	333f      	adds	r3, #63	; 0x3f
 80025f2:	787a      	ldrb	r2, [r7, #1]
 80025f4:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 80025f6:	7c3b      	ldrb	r3, [r7, #16]
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d112      	bne.n	8002622 <HAL_HCD_HC_SubmitRequest+0x6a>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 80025fc:	78fb      	ldrb	r3, [r7, #3]
 80025fe:	687a      	ldr	r2, [r7, #4]
 8002600:	212c      	movs	r1, #44	; 0x2c
 8002602:	fb01 f303 	mul.w	r3, r1, r3
 8002606:	4413      	add	r3, r2
 8002608:	3342      	adds	r3, #66	; 0x42
 800260a:	2203      	movs	r2, #3
 800260c:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 800260e:	78fb      	ldrb	r3, [r7, #3]
 8002610:	687a      	ldr	r2, [r7, #4]
 8002612:	212c      	movs	r1, #44	; 0x2c
 8002614:	fb01 f303 	mul.w	r3, r1, r3
 8002618:	4413      	add	r3, r2
 800261a:	333d      	adds	r3, #61	; 0x3d
 800261c:	7f3a      	ldrb	r2, [r7, #28]
 800261e:	701a      	strb	r2, [r3, #0]
 8002620:	e008      	b.n	8002634 <HAL_HCD_HC_SubmitRequest+0x7c>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002622:	78fb      	ldrb	r3, [r7, #3]
 8002624:	687a      	ldr	r2, [r7, #4]
 8002626:	212c      	movs	r1, #44	; 0x2c
 8002628:	fb01 f303 	mul.w	r3, r1, r3
 800262c:	4413      	add	r3, r2
 800262e:	3342      	adds	r3, #66	; 0x42
 8002630:	2202      	movs	r2, #2
 8002632:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8002634:	787b      	ldrb	r3, [r7, #1]
 8002636:	2b03      	cmp	r3, #3
 8002638:	f200 80c6 	bhi.w	80027c8 <HAL_HCD_HC_SubmitRequest+0x210>
 800263c:	a201      	add	r2, pc, #4	; (adr r2, 8002644 <HAL_HCD_HC_SubmitRequest+0x8c>)
 800263e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002642:	bf00      	nop
 8002644:	08002655 	.word	0x08002655
 8002648:	080027b5 	.word	0x080027b5
 800264c:	080026b9 	.word	0x080026b9
 8002650:	08002737 	.word	0x08002737
  {
    case EP_TYPE_CTRL:
      if ((token == 1U) && (direction == 0U)) /*send data */
 8002654:	7c3b      	ldrb	r3, [r7, #16]
 8002656:	2b01      	cmp	r3, #1
 8002658:	f040 80b8 	bne.w	80027cc <HAL_HCD_HC_SubmitRequest+0x214>
 800265c:	78bb      	ldrb	r3, [r7, #2]
 800265e:	2b00      	cmp	r3, #0
 8002660:	f040 80b4 	bne.w	80027cc <HAL_HCD_HC_SubmitRequest+0x214>
      {
        if (length == 0U)
 8002664:	8b3b      	ldrh	r3, [r7, #24]
 8002666:	2b00      	cmp	r3, #0
 8002668:	d108      	bne.n	800267c <HAL_HCD_HC_SubmitRequest+0xc4>
        {
          /* For Status OUT stage, Length==0, Status Out PID = 1 */
          hhcd->hc[ch_num].toggle_out = 1U;
 800266a:	78fb      	ldrb	r3, [r7, #3]
 800266c:	687a      	ldr	r2, [r7, #4]
 800266e:	212c      	movs	r1, #44	; 0x2c
 8002670:	fb01 f303 	mul.w	r3, r1, r3
 8002674:	4413      	add	r3, r2
 8002676:	3355      	adds	r3, #85	; 0x55
 8002678:	2201      	movs	r2, #1
 800267a:	701a      	strb	r2, [r3, #0]
        }

        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 800267c:	78fb      	ldrb	r3, [r7, #3]
 800267e:	687a      	ldr	r2, [r7, #4]
 8002680:	212c      	movs	r1, #44	; 0x2c
 8002682:	fb01 f303 	mul.w	r3, r1, r3
 8002686:	4413      	add	r3, r2
 8002688:	3355      	adds	r3, #85	; 0x55
 800268a:	781b      	ldrb	r3, [r3, #0]
 800268c:	2b00      	cmp	r3, #0
 800268e:	d109      	bne.n	80026a4 <HAL_HCD_HC_SubmitRequest+0xec>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002690:	78fb      	ldrb	r3, [r7, #3]
 8002692:	687a      	ldr	r2, [r7, #4]
 8002694:	212c      	movs	r1, #44	; 0x2c
 8002696:	fb01 f303 	mul.w	r3, r1, r3
 800269a:	4413      	add	r3, r2
 800269c:	3342      	adds	r3, #66	; 0x42
 800269e:	2200      	movs	r2, #0
 80026a0:	701a      	strb	r2, [r3, #0]
        {
          /* Put the PID 1 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 80026a2:	e093      	b.n	80027cc <HAL_HCD_HC_SubmitRequest+0x214>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80026a4:	78fb      	ldrb	r3, [r7, #3]
 80026a6:	687a      	ldr	r2, [r7, #4]
 80026a8:	212c      	movs	r1, #44	; 0x2c
 80026aa:	fb01 f303 	mul.w	r3, r1, r3
 80026ae:	4413      	add	r3, r2
 80026b0:	3342      	adds	r3, #66	; 0x42
 80026b2:	2202      	movs	r2, #2
 80026b4:	701a      	strb	r2, [r3, #0]
      break;
 80026b6:	e089      	b.n	80027cc <HAL_HCD_HC_SubmitRequest+0x214>

    case EP_TYPE_BULK:
      if (direction == 0U)
 80026b8:	78bb      	ldrb	r3, [r7, #2]
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d11d      	bne.n	80026fa <HAL_HCD_HC_SubmitRequest+0x142>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80026be:	78fb      	ldrb	r3, [r7, #3]
 80026c0:	687a      	ldr	r2, [r7, #4]
 80026c2:	212c      	movs	r1, #44	; 0x2c
 80026c4:	fb01 f303 	mul.w	r3, r1, r3
 80026c8:	4413      	add	r3, r2
 80026ca:	3355      	adds	r3, #85	; 0x55
 80026cc:	781b      	ldrb	r3, [r3, #0]
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d109      	bne.n	80026e6 <HAL_HCD_HC_SubmitRequest+0x12e>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80026d2:	78fb      	ldrb	r3, [r7, #3]
 80026d4:	687a      	ldr	r2, [r7, #4]
 80026d6:	212c      	movs	r1, #44	; 0x2c
 80026d8:	fb01 f303 	mul.w	r3, r1, r3
 80026dc:	4413      	add	r3, r2
 80026de:	3342      	adds	r3, #66	; 0x42
 80026e0:	2200      	movs	r2, #0
 80026e2:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 80026e4:	e073      	b.n	80027ce <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80026e6:	78fb      	ldrb	r3, [r7, #3]
 80026e8:	687a      	ldr	r2, [r7, #4]
 80026ea:	212c      	movs	r1, #44	; 0x2c
 80026ec:	fb01 f303 	mul.w	r3, r1, r3
 80026f0:	4413      	add	r3, r2
 80026f2:	3342      	adds	r3, #66	; 0x42
 80026f4:	2202      	movs	r2, #2
 80026f6:	701a      	strb	r2, [r3, #0]
      break;
 80026f8:	e069      	b.n	80027ce <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 80026fa:	78fb      	ldrb	r3, [r7, #3]
 80026fc:	687a      	ldr	r2, [r7, #4]
 80026fe:	212c      	movs	r1, #44	; 0x2c
 8002700:	fb01 f303 	mul.w	r3, r1, r3
 8002704:	4413      	add	r3, r2
 8002706:	3354      	adds	r3, #84	; 0x54
 8002708:	781b      	ldrb	r3, [r3, #0]
 800270a:	2b00      	cmp	r3, #0
 800270c:	d109      	bne.n	8002722 <HAL_HCD_HC_SubmitRequest+0x16a>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800270e:	78fb      	ldrb	r3, [r7, #3]
 8002710:	687a      	ldr	r2, [r7, #4]
 8002712:	212c      	movs	r1, #44	; 0x2c
 8002714:	fb01 f303 	mul.w	r3, r1, r3
 8002718:	4413      	add	r3, r2
 800271a:	3342      	adds	r3, #66	; 0x42
 800271c:	2200      	movs	r2, #0
 800271e:	701a      	strb	r2, [r3, #0]
      break;
 8002720:	e055      	b.n	80027ce <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002722:	78fb      	ldrb	r3, [r7, #3]
 8002724:	687a      	ldr	r2, [r7, #4]
 8002726:	212c      	movs	r1, #44	; 0x2c
 8002728:	fb01 f303 	mul.w	r3, r1, r3
 800272c:	4413      	add	r3, r2
 800272e:	3342      	adds	r3, #66	; 0x42
 8002730:	2202      	movs	r2, #2
 8002732:	701a      	strb	r2, [r3, #0]
      break;
 8002734:	e04b      	b.n	80027ce <HAL_HCD_HC_SubmitRequest+0x216>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8002736:	78bb      	ldrb	r3, [r7, #2]
 8002738:	2b00      	cmp	r3, #0
 800273a:	d11d      	bne.n	8002778 <HAL_HCD_HC_SubmitRequest+0x1c0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 800273c:	78fb      	ldrb	r3, [r7, #3]
 800273e:	687a      	ldr	r2, [r7, #4]
 8002740:	212c      	movs	r1, #44	; 0x2c
 8002742:	fb01 f303 	mul.w	r3, r1, r3
 8002746:	4413      	add	r3, r2
 8002748:	3355      	adds	r3, #85	; 0x55
 800274a:	781b      	ldrb	r3, [r3, #0]
 800274c:	2b00      	cmp	r3, #0
 800274e:	d109      	bne.n	8002764 <HAL_HCD_HC_SubmitRequest+0x1ac>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002750:	78fb      	ldrb	r3, [r7, #3]
 8002752:	687a      	ldr	r2, [r7, #4]
 8002754:	212c      	movs	r1, #44	; 0x2c
 8002756:	fb01 f303 	mul.w	r3, r1, r3
 800275a:	4413      	add	r3, r2
 800275c:	3342      	adds	r3, #66	; 0x42
 800275e:	2200      	movs	r2, #0
 8002760:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8002762:	e034      	b.n	80027ce <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002764:	78fb      	ldrb	r3, [r7, #3]
 8002766:	687a      	ldr	r2, [r7, #4]
 8002768:	212c      	movs	r1, #44	; 0x2c
 800276a:	fb01 f303 	mul.w	r3, r1, r3
 800276e:	4413      	add	r3, r2
 8002770:	3342      	adds	r3, #66	; 0x42
 8002772:	2202      	movs	r2, #2
 8002774:	701a      	strb	r2, [r3, #0]
      break;
 8002776:	e02a      	b.n	80027ce <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8002778:	78fb      	ldrb	r3, [r7, #3]
 800277a:	687a      	ldr	r2, [r7, #4]
 800277c:	212c      	movs	r1, #44	; 0x2c
 800277e:	fb01 f303 	mul.w	r3, r1, r3
 8002782:	4413      	add	r3, r2
 8002784:	3354      	adds	r3, #84	; 0x54
 8002786:	781b      	ldrb	r3, [r3, #0]
 8002788:	2b00      	cmp	r3, #0
 800278a:	d109      	bne.n	80027a0 <HAL_HCD_HC_SubmitRequest+0x1e8>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800278c:	78fb      	ldrb	r3, [r7, #3]
 800278e:	687a      	ldr	r2, [r7, #4]
 8002790:	212c      	movs	r1, #44	; 0x2c
 8002792:	fb01 f303 	mul.w	r3, r1, r3
 8002796:	4413      	add	r3, r2
 8002798:	3342      	adds	r3, #66	; 0x42
 800279a:	2200      	movs	r2, #0
 800279c:	701a      	strb	r2, [r3, #0]
      break;
 800279e:	e016      	b.n	80027ce <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80027a0:	78fb      	ldrb	r3, [r7, #3]
 80027a2:	687a      	ldr	r2, [r7, #4]
 80027a4:	212c      	movs	r1, #44	; 0x2c
 80027a6:	fb01 f303 	mul.w	r3, r1, r3
 80027aa:	4413      	add	r3, r2
 80027ac:	3342      	adds	r3, #66	; 0x42
 80027ae:	2202      	movs	r2, #2
 80027b0:	701a      	strb	r2, [r3, #0]
      break;
 80027b2:	e00c      	b.n	80027ce <HAL_HCD_HC_SubmitRequest+0x216>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80027b4:	78fb      	ldrb	r3, [r7, #3]
 80027b6:	687a      	ldr	r2, [r7, #4]
 80027b8:	212c      	movs	r1, #44	; 0x2c
 80027ba:	fb01 f303 	mul.w	r3, r1, r3
 80027be:	4413      	add	r3, r2
 80027c0:	3342      	adds	r3, #66	; 0x42
 80027c2:	2200      	movs	r2, #0
 80027c4:	701a      	strb	r2, [r3, #0]
      break;
 80027c6:	e002      	b.n	80027ce <HAL_HCD_HC_SubmitRequest+0x216>

    default:
      break;
 80027c8:	bf00      	nop
 80027ca:	e000      	b.n	80027ce <HAL_HCD_HC_SubmitRequest+0x216>
      break;
 80027cc:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 80027ce:	78fb      	ldrb	r3, [r7, #3]
 80027d0:	687a      	ldr	r2, [r7, #4]
 80027d2:	212c      	movs	r1, #44	; 0x2c
 80027d4:	fb01 f303 	mul.w	r3, r1, r3
 80027d8:	4413      	add	r3, r2
 80027da:	3344      	adds	r3, #68	; 0x44
 80027dc:	697a      	ldr	r2, [r7, #20]
 80027de:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 80027e0:	78fb      	ldrb	r3, [r7, #3]
 80027e2:	8b3a      	ldrh	r2, [r7, #24]
 80027e4:	6879      	ldr	r1, [r7, #4]
 80027e6:	202c      	movs	r0, #44	; 0x2c
 80027e8:	fb00 f303 	mul.w	r3, r0, r3
 80027ec:	440b      	add	r3, r1
 80027ee:	334c      	adds	r3, #76	; 0x4c
 80027f0:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 80027f2:	78fb      	ldrb	r3, [r7, #3]
 80027f4:	687a      	ldr	r2, [r7, #4]
 80027f6:	212c      	movs	r1, #44	; 0x2c
 80027f8:	fb01 f303 	mul.w	r3, r1, r3
 80027fc:	4413      	add	r3, r2
 80027fe:	3360      	adds	r3, #96	; 0x60
 8002800:	2200      	movs	r2, #0
 8002802:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8002804:	78fb      	ldrb	r3, [r7, #3]
 8002806:	687a      	ldr	r2, [r7, #4]
 8002808:	212c      	movs	r1, #44	; 0x2c
 800280a:	fb01 f303 	mul.w	r3, r1, r3
 800280e:	4413      	add	r3, r2
 8002810:	3350      	adds	r3, #80	; 0x50
 8002812:	2200      	movs	r2, #0
 8002814:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8002816:	78fb      	ldrb	r3, [r7, #3]
 8002818:	687a      	ldr	r2, [r7, #4]
 800281a:	212c      	movs	r1, #44	; 0x2c
 800281c:	fb01 f303 	mul.w	r3, r1, r3
 8002820:	4413      	add	r3, r2
 8002822:	3339      	adds	r3, #57	; 0x39
 8002824:	78fa      	ldrb	r2, [r7, #3]
 8002826:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8002828:	78fb      	ldrb	r3, [r7, #3]
 800282a:	687a      	ldr	r2, [r7, #4]
 800282c:	212c      	movs	r1, #44	; 0x2c
 800282e:	fb01 f303 	mul.w	r3, r1, r3
 8002832:	4413      	add	r3, r2
 8002834:	3361      	adds	r3, #97	; 0x61
 8002836:	2200      	movs	r2, #0
 8002838:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	6818      	ldr	r0, [r3, #0]
 800283e:	78fb      	ldrb	r3, [r7, #3]
 8002840:	222c      	movs	r2, #44	; 0x2c
 8002842:	fb02 f303 	mul.w	r3, r2, r3
 8002846:	3338      	adds	r3, #56	; 0x38
 8002848:	687a      	ldr	r2, [r7, #4]
 800284a:	18d1      	adds	r1, r2, r3
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	691b      	ldr	r3, [r3, #16]
 8002850:	b2db      	uxtb	r3, r3
 8002852:	461a      	mov	r2, r3
 8002854:	f004 fe74 	bl	8007540 <USB_HC_StartXfer>
 8002858:	4603      	mov	r3, r0
}
 800285a:	4618      	mov	r0, r3
 800285c:	3708      	adds	r7, #8
 800285e:	46bd      	mov	sp, r7
 8002860:	bd80      	pop	{r7, pc}
 8002862:	bf00      	nop

08002864 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8002864:	b580      	push	{r7, lr}
 8002866:	b086      	sub	sp, #24
 8002868:	af00      	add	r7, sp, #0
 800286a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002872:	693b      	ldr	r3, [r7, #16]
 8002874:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	4618      	mov	r0, r3
 800287c:	f004 fb75 	bl	8006f6a <USB_GetMode>
 8002880:	4603      	mov	r3, r0
 8002882:	2b01      	cmp	r3, #1
 8002884:	f040 80f6 	bne.w	8002a74 <HAL_HCD_IRQHandler+0x210>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	4618      	mov	r0, r3
 800288e:	f004 fb59 	bl	8006f44 <USB_ReadInterrupts>
 8002892:	4603      	mov	r3, r0
 8002894:	2b00      	cmp	r3, #0
 8002896:	f000 80ec 	beq.w	8002a72 <HAL_HCD_IRQHandler+0x20e>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	4618      	mov	r0, r3
 80028a0:	f004 fb50 	bl	8006f44 <USB_ReadInterrupts>
 80028a4:	4603      	mov	r3, r0
 80028a6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80028aa:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80028ae:	d104      	bne.n	80028ba <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80028b8:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	4618      	mov	r0, r3
 80028c0:	f004 fb40 	bl	8006f44 <USB_ReadInterrupts>
 80028c4:	4603      	mov	r3, r0
 80028c6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80028ca:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80028ce:	d104      	bne.n	80028da <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80028d8:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	4618      	mov	r0, r3
 80028e0:	f004 fb30 	bl	8006f44 <USB_ReadInterrupts>
 80028e4:	4603      	mov	r3, r0
 80028e6:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80028ea:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80028ee:	d104      	bne.n	80028fa <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 80028f8:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	4618      	mov	r0, r3
 8002900:	f004 fb20 	bl	8006f44 <USB_ReadInterrupts>
 8002904:	4603      	mov	r3, r0
 8002906:	f003 0302 	and.w	r3, r3, #2
 800290a:	2b02      	cmp	r3, #2
 800290c:	d103      	bne.n	8002916 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	2202      	movs	r2, #2
 8002914:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	4618      	mov	r0, r3
 800291c:	f004 fb12 	bl	8006f44 <USB_ReadInterrupts>
 8002920:	4603      	mov	r3, r0
 8002922:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002926:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800292a:	d11c      	bne.n	8002966 <HAL_HCD_IRQHandler+0x102>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8002934:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	f003 0301 	and.w	r3, r3, #1
 8002942:	2b00      	cmp	r3, #0
 8002944:	d10f      	bne.n	8002966 <HAL_HCD_IRQHandler+0x102>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8002946:	2110      	movs	r1, #16
 8002948:	6938      	ldr	r0, [r7, #16]
 800294a:	f004 fa01 	bl	8006d50 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 800294e:	6938      	ldr	r0, [r7, #16]
 8002950:	f004 fa32 	bl	8006db8 <USB_FlushRxFifo>

        /* Restore FS Clock */
        (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	2101      	movs	r1, #1
 800295a:	4618      	mov	r0, r3
 800295c:	f004 fc08 	bl	8007170 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8002960:	6878      	ldr	r0, [r7, #4]
 8002962:	f009 febd 	bl	800c6e0 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	4618      	mov	r0, r3
 800296c:	f004 faea 	bl	8006f44 <USB_ReadInterrupts>
 8002970:	4603      	mov	r3, r0
 8002972:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002976:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800297a:	d102      	bne.n	8002982 <HAL_HCD_IRQHandler+0x11e>
    {
      HCD_Port_IRQHandler(hhcd);
 800297c:	6878      	ldr	r0, [r7, #4]
 800297e:	f001 f89e 	bl	8003abe <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	4618      	mov	r0, r3
 8002988:	f004 fadc 	bl	8006f44 <USB_ReadInterrupts>
 800298c:	4603      	mov	r3, r0
 800298e:	f003 0308 	and.w	r3, r3, #8
 8002992:	2b08      	cmp	r3, #8
 8002994:	d106      	bne.n	80029a4 <HAL_HCD_IRQHandler+0x140>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8002996:	6878      	ldr	r0, [r7, #4]
 8002998:	f009 fe86 	bl	800c6a8 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	2208      	movs	r2, #8
 80029a2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	4618      	mov	r0, r3
 80029aa:	f004 facb 	bl	8006f44 <USB_ReadInterrupts>
 80029ae:	4603      	mov	r3, r0
 80029b0:	f003 0310 	and.w	r3, r3, #16
 80029b4:	2b10      	cmp	r3, #16
 80029b6:	d101      	bne.n	80029bc <HAL_HCD_IRQHandler+0x158>
 80029b8:	2301      	movs	r3, #1
 80029ba:	e000      	b.n	80029be <HAL_HCD_IRQHandler+0x15a>
 80029bc:	2300      	movs	r3, #0
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d012      	beq.n	80029e8 <HAL_HCD_IRQHandler+0x184>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	699a      	ldr	r2, [r3, #24]
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	f022 0210 	bic.w	r2, r2, #16
 80029d0:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 80029d2:	6878      	ldr	r0, [r7, #4]
 80029d4:	f000 ffa1 	bl	800391a <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	699a      	ldr	r2, [r3, #24]
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	f042 0210 	orr.w	r2, r2, #16
 80029e6:	619a      	str	r2, [r3, #24]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	4618      	mov	r0, r3
 80029ee:	f004 faa9 	bl	8006f44 <USB_ReadInterrupts>
 80029f2:	4603      	mov	r3, r0
 80029f4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80029f8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80029fc:	d13a      	bne.n	8002a74 <HAL_HCD_IRQHandler+0x210>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	4618      	mov	r0, r3
 8002a04:	f004 fede 	bl	80077c4 <USB_HC_ReadInterrupt>
 8002a08:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8002a0a:	2300      	movs	r3, #0
 8002a0c:	617b      	str	r3, [r7, #20]
 8002a0e:	e025      	b.n	8002a5c <HAL_HCD_IRQHandler+0x1f8>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8002a10:	697b      	ldr	r3, [r7, #20]
 8002a12:	f003 030f 	and.w	r3, r3, #15
 8002a16:	68ba      	ldr	r2, [r7, #8]
 8002a18:	fa22 f303 	lsr.w	r3, r2, r3
 8002a1c:	f003 0301 	and.w	r3, r3, #1
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d018      	beq.n	8002a56 <HAL_HCD_IRQHandler+0x1f2>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8002a24:	697b      	ldr	r3, [r7, #20]
 8002a26:	015a      	lsls	r2, r3, #5
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	4413      	add	r3, r2
 8002a2c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002a36:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002a3a:	d106      	bne.n	8002a4a <HAL_HCD_IRQHandler+0x1e6>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8002a3c:	697b      	ldr	r3, [r7, #20]
 8002a3e:	b2db      	uxtb	r3, r3
 8002a40:	4619      	mov	r1, r3
 8002a42:	6878      	ldr	r0, [r7, #4]
 8002a44:	f000 f8ab 	bl	8002b9e <HCD_HC_IN_IRQHandler>
 8002a48:	e005      	b.n	8002a56 <HAL_HCD_IRQHandler+0x1f2>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8002a4a:	697b      	ldr	r3, [r7, #20]
 8002a4c:	b2db      	uxtb	r3, r3
 8002a4e:	4619      	mov	r1, r3
 8002a50:	6878      	ldr	r0, [r7, #4]
 8002a52:	f000 fbf9 	bl	8003248 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8002a56:	697b      	ldr	r3, [r7, #20]
 8002a58:	3301      	adds	r3, #1
 8002a5a:	617b      	str	r3, [r7, #20]
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	689b      	ldr	r3, [r3, #8]
 8002a60:	697a      	ldr	r2, [r7, #20]
 8002a62:	429a      	cmp	r2, r3
 8002a64:	d3d4      	bcc.n	8002a10 <HAL_HCD_IRQHandler+0x1ac>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002a6e:	615a      	str	r2, [r3, #20]
 8002a70:	e000      	b.n	8002a74 <HAL_HCD_IRQHandler+0x210>
      return;
 8002a72:	bf00      	nop
    }
  }
}
 8002a74:	3718      	adds	r7, #24
 8002a76:	46bd      	mov	sp, r7
 8002a78:	bd80      	pop	{r7, pc}

08002a7a <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8002a7a:	b580      	push	{r7, lr}
 8002a7c:	b082      	sub	sp, #8
 8002a7e:	af00      	add	r7, sp, #0
 8002a80:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8002a88:	2b01      	cmp	r3, #1
 8002a8a:	d101      	bne.n	8002a90 <HAL_HCD_Start+0x16>
 8002a8c:	2302      	movs	r3, #2
 8002a8e:	e013      	b.n	8002ab8 <HAL_HCD_Start+0x3e>
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	2201      	movs	r2, #1
 8002a94:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	2101      	movs	r1, #1
 8002a9e:	4618      	mov	r0, r3
 8002aa0:	f004 fbca 	bl	8007238 <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	4618      	mov	r0, r3
 8002aaa:	f004 f8e2 	bl	8006c72 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	2200      	movs	r2, #0
 8002ab2:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 8002ab6:	2300      	movs	r3, #0
}
 8002ab8:	4618      	mov	r0, r3
 8002aba:	3708      	adds	r7, #8
 8002abc:	46bd      	mov	sp, r7
 8002abe:	bd80      	pop	{r7, pc}

08002ac0 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8002ac0:	b580      	push	{r7, lr}
 8002ac2:	b082      	sub	sp, #8
 8002ac4:	af00      	add	r7, sp, #0
 8002ac6:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8002ace:	2b01      	cmp	r3, #1
 8002ad0:	d101      	bne.n	8002ad6 <HAL_HCD_Stop+0x16>
 8002ad2:	2302      	movs	r3, #2
 8002ad4:	e00d      	b.n	8002af2 <HAL_HCD_Stop+0x32>
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	2201      	movs	r2, #1
 8002ada:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_StopHost(hhcd->Instance);
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	4618      	mov	r0, r3
 8002ae4:	f004 ffb8 	bl	8007a58 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	2200      	movs	r2, #0
 8002aec:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 8002af0:	2300      	movs	r3, #0
}
 8002af2:	4618      	mov	r0, r3
 8002af4:	3708      	adds	r7, #8
 8002af6:	46bd      	mov	sp, r7
 8002af8:	bd80      	pop	{r7, pc}

08002afa <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8002afa:	b580      	push	{r7, lr}
 8002afc:	b082      	sub	sp, #8
 8002afe:	af00      	add	r7, sp, #0
 8002b00:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	4618      	mov	r0, r3
 8002b08:	f004 fb6c 	bl	80071e4 <USB_ResetPort>
 8002b0c:	4603      	mov	r3, r0
}
 8002b0e:	4618      	mov	r0, r3
 8002b10:	3708      	adds	r7, #8
 8002b12:	46bd      	mov	sp, r7
 8002b14:	bd80      	pop	{r7, pc}

08002b16 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8002b16:	b480      	push	{r7}
 8002b18:	b083      	sub	sp, #12
 8002b1a:	af00      	add	r7, sp, #0
 8002b1c:	6078      	str	r0, [r7, #4]
 8002b1e:	460b      	mov	r3, r1
 8002b20:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8002b22:	78fb      	ldrb	r3, [r7, #3]
 8002b24:	687a      	ldr	r2, [r7, #4]
 8002b26:	212c      	movs	r1, #44	; 0x2c
 8002b28:	fb01 f303 	mul.w	r3, r1, r3
 8002b2c:	4413      	add	r3, r2
 8002b2e:	3360      	adds	r3, #96	; 0x60
 8002b30:	781b      	ldrb	r3, [r3, #0]
}
 8002b32:	4618      	mov	r0, r3
 8002b34:	370c      	adds	r7, #12
 8002b36:	46bd      	mov	sp, r7
 8002b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b3c:	4770      	bx	lr

08002b3e <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8002b3e:	b480      	push	{r7}
 8002b40:	b083      	sub	sp, #12
 8002b42:	af00      	add	r7, sp, #0
 8002b44:	6078      	str	r0, [r7, #4]
 8002b46:	460b      	mov	r3, r1
 8002b48:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8002b4a:	78fb      	ldrb	r3, [r7, #3]
 8002b4c:	687a      	ldr	r2, [r7, #4]
 8002b4e:	212c      	movs	r1, #44	; 0x2c
 8002b50:	fb01 f303 	mul.w	r3, r1, r3
 8002b54:	4413      	add	r3, r2
 8002b56:	3350      	adds	r3, #80	; 0x50
 8002b58:	681b      	ldr	r3, [r3, #0]
}
 8002b5a:	4618      	mov	r0, r3
 8002b5c:	370c      	adds	r7, #12
 8002b5e:	46bd      	mov	sp, r7
 8002b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b64:	4770      	bx	lr

08002b66 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8002b66:	b580      	push	{r7, lr}
 8002b68:	b082      	sub	sp, #8
 8002b6a:	af00      	add	r7, sp, #0
 8002b6c:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	4618      	mov	r0, r3
 8002b74:	f004 fbb0 	bl	80072d8 <USB_GetCurrentFrame>
 8002b78:	4603      	mov	r3, r0
}
 8002b7a:	4618      	mov	r0, r3
 8002b7c:	3708      	adds	r7, #8
 8002b7e:	46bd      	mov	sp, r7
 8002b80:	bd80      	pop	{r7, pc}

08002b82 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8002b82:	b580      	push	{r7, lr}
 8002b84:	b082      	sub	sp, #8
 8002b86:	af00      	add	r7, sp, #0
 8002b88:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	4618      	mov	r0, r3
 8002b90:	f004 fb8b 	bl	80072aa <USB_GetHostSpeed>
 8002b94:	4603      	mov	r3, r0
}
 8002b96:	4618      	mov	r0, r3
 8002b98:	3708      	adds	r7, #8
 8002b9a:	46bd      	mov	sp, r7
 8002b9c:	bd80      	pop	{r7, pc}

08002b9e <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8002b9e:	b580      	push	{r7, lr}
 8002ba0:	b086      	sub	sp, #24
 8002ba2:	af00      	add	r7, sp, #0
 8002ba4:	6078      	str	r0, [r7, #4]
 8002ba6:	460b      	mov	r3, r1
 8002ba8:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002bb0:	697b      	ldr	r3, [r7, #20]
 8002bb2:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8002bb4:	78fb      	ldrb	r3, [r7, #3]
 8002bb6:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	015a      	lsls	r2, r3, #5
 8002bbc:	693b      	ldr	r3, [r7, #16]
 8002bbe:	4413      	add	r3, r2
 8002bc0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002bc4:	689b      	ldr	r3, [r3, #8]
 8002bc6:	f003 0304 	and.w	r3, r3, #4
 8002bca:	2b04      	cmp	r3, #4
 8002bcc:	d11a      	bne.n	8002c04 <HCD_HC_IN_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	015a      	lsls	r2, r3, #5
 8002bd2:	693b      	ldr	r3, [r7, #16]
 8002bd4:	4413      	add	r3, r2
 8002bd6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002bda:	461a      	mov	r2, r3
 8002bdc:	2304      	movs	r3, #4
 8002bde:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8002be0:	687a      	ldr	r2, [r7, #4]
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	212c      	movs	r1, #44	; 0x2c
 8002be6:	fb01 f303 	mul.w	r3, r1, r3
 8002bea:	4413      	add	r3, r2
 8002bec:	3361      	adds	r3, #97	; 0x61
 8002bee:	2206      	movs	r2, #6
 8002bf0:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	68fa      	ldr	r2, [r7, #12]
 8002bf8:	b2d2      	uxtb	r2, r2
 8002bfa:	4611      	mov	r1, r2
 8002bfc:	4618      	mov	r0, r3
 8002bfe:	f004 fdf2 	bl	80077e6 <USB_HC_Halt>
 8002c02:	e0af      	b.n	8002d64 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_BBERR) == USB_OTG_HCINT_BBERR)
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	015a      	lsls	r2, r3, #5
 8002c08:	693b      	ldr	r3, [r7, #16]
 8002c0a:	4413      	add	r3, r2
 8002c0c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002c10:	689b      	ldr	r3, [r3, #8]
 8002c12:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c16:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002c1a:	d11b      	bne.n	8002c54 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_BBERR);
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	015a      	lsls	r2, r3, #5
 8002c20:	693b      	ldr	r3, [r7, #16]
 8002c22:	4413      	add	r3, r2
 8002c24:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002c28:	461a      	mov	r2, r3
 8002c2a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002c2e:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_BBLERR;
 8002c30:	687a      	ldr	r2, [r7, #4]
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	212c      	movs	r1, #44	; 0x2c
 8002c36:	fb01 f303 	mul.w	r3, r1, r3
 8002c3a:	4413      	add	r3, r2
 8002c3c:	3361      	adds	r3, #97	; 0x61
 8002c3e:	2207      	movs	r2, #7
 8002c40:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	68fa      	ldr	r2, [r7, #12]
 8002c48:	b2d2      	uxtb	r2, r2
 8002c4a:	4611      	mov	r1, r2
 8002c4c:	4618      	mov	r0, r3
 8002c4e:	f004 fdca 	bl	80077e6 <USB_HC_Halt>
 8002c52:	e087      	b.n	8002d64 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	015a      	lsls	r2, r3, #5
 8002c58:	693b      	ldr	r3, [r7, #16]
 8002c5a:	4413      	add	r3, r2
 8002c5c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002c60:	689b      	ldr	r3, [r3, #8]
 8002c62:	f003 0320 	and.w	r3, r3, #32
 8002c66:	2b20      	cmp	r3, #32
 8002c68:	d109      	bne.n	8002c7e <HCD_HC_IN_IRQHandler+0xe0>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	015a      	lsls	r2, r3, #5
 8002c6e:	693b      	ldr	r3, [r7, #16]
 8002c70:	4413      	add	r3, r2
 8002c72:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002c76:	461a      	mov	r2, r3
 8002c78:	2320      	movs	r3, #32
 8002c7a:	6093      	str	r3, [r2, #8]
 8002c7c:	e072      	b.n	8002d64 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	015a      	lsls	r2, r3, #5
 8002c82:	693b      	ldr	r3, [r7, #16]
 8002c84:	4413      	add	r3, r2
 8002c86:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002c8a:	689b      	ldr	r3, [r3, #8]
 8002c8c:	f003 0308 	and.w	r3, r3, #8
 8002c90:	2b08      	cmp	r3, #8
 8002c92:	d11a      	bne.n	8002cca <HCD_HC_IN_IRQHandler+0x12c>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	015a      	lsls	r2, r3, #5
 8002c98:	693b      	ldr	r3, [r7, #16]
 8002c9a:	4413      	add	r3, r2
 8002c9c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002ca0:	461a      	mov	r2, r3
 8002ca2:	2308      	movs	r3, #8
 8002ca4:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_STALL;
 8002ca6:	687a      	ldr	r2, [r7, #4]
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	212c      	movs	r1, #44	; 0x2c
 8002cac:	fb01 f303 	mul.w	r3, r1, r3
 8002cb0:	4413      	add	r3, r2
 8002cb2:	3361      	adds	r3, #97	; 0x61
 8002cb4:	2205      	movs	r2, #5
 8002cb6:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	68fa      	ldr	r2, [r7, #12]
 8002cbe:	b2d2      	uxtb	r2, r2
 8002cc0:	4611      	mov	r1, r2
 8002cc2:	4618      	mov	r0, r3
 8002cc4:	f004 fd8f 	bl	80077e6 <USB_HC_Halt>
 8002cc8:	e04c      	b.n	8002d64 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	015a      	lsls	r2, r3, #5
 8002cce:	693b      	ldr	r3, [r7, #16]
 8002cd0:	4413      	add	r3, r2
 8002cd2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002cd6:	689b      	ldr	r3, [r3, #8]
 8002cd8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002cdc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002ce0:	d11b      	bne.n	8002d1a <HCD_HC_IN_IRQHandler+0x17c>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	015a      	lsls	r2, r3, #5
 8002ce6:	693b      	ldr	r3, [r7, #16]
 8002ce8:	4413      	add	r3, r2
 8002cea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002cee:	461a      	mov	r2, r3
 8002cf0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002cf4:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8002cf6:	687a      	ldr	r2, [r7, #4]
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	212c      	movs	r1, #44	; 0x2c
 8002cfc:	fb01 f303 	mul.w	r3, r1, r3
 8002d00:	4413      	add	r3, r2
 8002d02:	3361      	adds	r3, #97	; 0x61
 8002d04:	2208      	movs	r2, #8
 8002d06:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	68fa      	ldr	r2, [r7, #12]
 8002d0e:	b2d2      	uxtb	r2, r2
 8002d10:	4611      	mov	r1, r2
 8002d12:	4618      	mov	r0, r3
 8002d14:	f004 fd67 	bl	80077e6 <USB_HC_Halt>
 8002d18:	e024      	b.n	8002d64 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	015a      	lsls	r2, r3, #5
 8002d1e:	693b      	ldr	r3, [r7, #16]
 8002d20:	4413      	add	r3, r2
 8002d22:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002d26:	689b      	ldr	r3, [r3, #8]
 8002d28:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d2c:	2b80      	cmp	r3, #128	; 0x80
 8002d2e:	d119      	bne.n	8002d64 <HCD_HC_IN_IRQHandler+0x1c6>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	015a      	lsls	r2, r3, #5
 8002d34:	693b      	ldr	r3, [r7, #16]
 8002d36:	4413      	add	r3, r2
 8002d38:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002d3c:	461a      	mov	r2, r3
 8002d3e:	2380      	movs	r3, #128	; 0x80
 8002d40:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8002d42:	687a      	ldr	r2, [r7, #4]
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	212c      	movs	r1, #44	; 0x2c
 8002d48:	fb01 f303 	mul.w	r3, r1, r3
 8002d4c:	4413      	add	r3, r2
 8002d4e:	3361      	adds	r3, #97	; 0x61
 8002d50:	2206      	movs	r2, #6
 8002d52:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	68fa      	ldr	r2, [r7, #12]
 8002d5a:	b2d2      	uxtb	r2, r2
 8002d5c:	4611      	mov	r1, r2
 8002d5e:	4618      	mov	r0, r3
 8002d60:	f004 fd41 	bl	80077e6 <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	015a      	lsls	r2, r3, #5
 8002d68:	693b      	ldr	r3, [r7, #16]
 8002d6a:	4413      	add	r3, r2
 8002d6c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002d70:	689b      	ldr	r3, [r3, #8]
 8002d72:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002d76:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002d7a:	d112      	bne.n	8002da2 <HCD_HC_IN_IRQHandler+0x204>
  {
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	68fa      	ldr	r2, [r7, #12]
 8002d82:	b2d2      	uxtb	r2, r2
 8002d84:	4611      	mov	r1, r2
 8002d86:	4618      	mov	r0, r3
 8002d88:	f004 fd2d 	bl	80077e6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	015a      	lsls	r2, r3, #5
 8002d90:	693b      	ldr	r3, [r7, #16]
 8002d92:	4413      	add	r3, r2
 8002d94:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002d98:	461a      	mov	r2, r3
 8002d9a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002d9e:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 8002da0:	e24e      	b.n	8003240 <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	015a      	lsls	r2, r3, #5
 8002da6:	693b      	ldr	r3, [r7, #16]
 8002da8:	4413      	add	r3, r2
 8002daa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002dae:	689b      	ldr	r3, [r3, #8]
 8002db0:	f003 0301 	and.w	r3, r3, #1
 8002db4:	2b01      	cmp	r3, #1
 8002db6:	f040 80df 	bne.w	8002f78 <HCD_HC_IN_IRQHandler+0x3da>
    if (hhcd->Init.dma_enable != 0U)
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	691b      	ldr	r3, [r3, #16]
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d019      	beq.n	8002df6 <HCD_HC_IN_IRQHandler+0x258>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 8002dc2:	687a      	ldr	r2, [r7, #4]
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	212c      	movs	r1, #44	; 0x2c
 8002dc8:	fb01 f303 	mul.w	r3, r1, r3
 8002dcc:	4413      	add	r3, r2
 8002dce:	3348      	adds	r3, #72	; 0x48
 8002dd0:	681a      	ldr	r2, [r3, #0]
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	0159      	lsls	r1, r3, #5
 8002dd6:	693b      	ldr	r3, [r7, #16]
 8002dd8:	440b      	add	r3, r1
 8002dda:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002dde:	691b      	ldr	r3, [r3, #16]
 8002de0:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 8002de4:	1ad2      	subs	r2, r2, r3
 8002de6:	6879      	ldr	r1, [r7, #4]
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	202c      	movs	r0, #44	; 0x2c
 8002dec:	fb00 f303 	mul.w	r3, r0, r3
 8002df0:	440b      	add	r3, r1
 8002df2:	3350      	adds	r3, #80	; 0x50
 8002df4:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 8002df6:	687a      	ldr	r2, [r7, #4]
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	212c      	movs	r1, #44	; 0x2c
 8002dfc:	fb01 f303 	mul.w	r3, r1, r3
 8002e00:	4413      	add	r3, r2
 8002e02:	3361      	adds	r3, #97	; 0x61
 8002e04:	2201      	movs	r2, #1
 8002e06:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8002e08:	687a      	ldr	r2, [r7, #4]
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	212c      	movs	r1, #44	; 0x2c
 8002e0e:	fb01 f303 	mul.w	r3, r1, r3
 8002e12:	4413      	add	r3, r2
 8002e14:	335c      	adds	r3, #92	; 0x5c
 8002e16:	2200      	movs	r2, #0
 8002e18:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	015a      	lsls	r2, r3, #5
 8002e1e:	693b      	ldr	r3, [r7, #16]
 8002e20:	4413      	add	r3, r2
 8002e22:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002e26:	461a      	mov	r2, r3
 8002e28:	2301      	movs	r3, #1
 8002e2a:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8002e2c:	687a      	ldr	r2, [r7, #4]
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	212c      	movs	r1, #44	; 0x2c
 8002e32:	fb01 f303 	mul.w	r3, r1, r3
 8002e36:	4413      	add	r3, r2
 8002e38:	333f      	adds	r3, #63	; 0x3f
 8002e3a:	781b      	ldrb	r3, [r3, #0]
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d009      	beq.n	8002e54 <HCD_HC_IN_IRQHandler+0x2b6>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8002e40:	687a      	ldr	r2, [r7, #4]
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	212c      	movs	r1, #44	; 0x2c
 8002e46:	fb01 f303 	mul.w	r3, r1, r3
 8002e4a:	4413      	add	r3, r2
 8002e4c:	333f      	adds	r3, #63	; 0x3f
 8002e4e:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8002e50:	2b02      	cmp	r3, #2
 8002e52:	d111      	bne.n	8002e78 <HCD_HC_IN_IRQHandler+0x2da>
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	68fa      	ldr	r2, [r7, #12]
 8002e5a:	b2d2      	uxtb	r2, r2
 8002e5c:	4611      	mov	r1, r2
 8002e5e:	4618      	mov	r0, r3
 8002e60:	f004 fcc1 	bl	80077e6 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	015a      	lsls	r2, r3, #5
 8002e68:	693b      	ldr	r3, [r7, #16]
 8002e6a:	4413      	add	r3, r2
 8002e6c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002e70:	461a      	mov	r2, r3
 8002e72:	2310      	movs	r3, #16
 8002e74:	6093      	str	r3, [r2, #8]
 8002e76:	e03a      	b.n	8002eee <HCD_HC_IN_IRQHandler+0x350>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_INTR) ||
 8002e78:	687a      	ldr	r2, [r7, #4]
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	212c      	movs	r1, #44	; 0x2c
 8002e7e:	fb01 f303 	mul.w	r3, r1, r3
 8002e82:	4413      	add	r3, r2
 8002e84:	333f      	adds	r3, #63	; 0x3f
 8002e86:	781b      	ldrb	r3, [r3, #0]
 8002e88:	2b03      	cmp	r3, #3
 8002e8a:	d009      	beq.n	8002ea0 <HCD_HC_IN_IRQHandler+0x302>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_ISOC))
 8002e8c:	687a      	ldr	r2, [r7, #4]
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	212c      	movs	r1, #44	; 0x2c
 8002e92:	fb01 f303 	mul.w	r3, r1, r3
 8002e96:	4413      	add	r3, r2
 8002e98:	333f      	adds	r3, #63	; 0x3f
 8002e9a:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_INTR) ||
 8002e9c:	2b01      	cmp	r3, #1
 8002e9e:	d126      	bne.n	8002eee <HCD_HC_IN_IRQHandler+0x350>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	015a      	lsls	r2, r3, #5
 8002ea4:	693b      	ldr	r3, [r7, #16]
 8002ea6:	4413      	add	r3, r2
 8002ea8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	68fa      	ldr	r2, [r7, #12]
 8002eb0:	0151      	lsls	r1, r2, #5
 8002eb2:	693a      	ldr	r2, [r7, #16]
 8002eb4:	440a      	add	r2, r1
 8002eb6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002eba:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8002ebe:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8002ec0:	687a      	ldr	r2, [r7, #4]
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	212c      	movs	r1, #44	; 0x2c
 8002ec6:	fb01 f303 	mul.w	r3, r1, r3
 8002eca:	4413      	add	r3, r2
 8002ecc:	3360      	adds	r3, #96	; 0x60
 8002ece:	2201      	movs	r2, #1
 8002ed0:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	b2d9      	uxtb	r1, r3
 8002ed6:	687a      	ldr	r2, [r7, #4]
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	202c      	movs	r0, #44	; 0x2c
 8002edc:	fb00 f303 	mul.w	r3, r0, r3
 8002ee0:	4413      	add	r3, r2
 8002ee2:	3360      	adds	r3, #96	; 0x60
 8002ee4:	781b      	ldrb	r3, [r3, #0]
 8002ee6:	461a      	mov	r2, r3
 8002ee8:	6878      	ldr	r0, [r7, #4]
 8002eea:	f009 fc07 	bl	800c6fc <HAL_HCD_HC_NotifyURBChange_Callback>
    if (hhcd->Init.dma_enable == 1U)
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	691b      	ldr	r3, [r3, #16]
 8002ef2:	2b01      	cmp	r3, #1
 8002ef4:	d12b      	bne.n	8002f4e <HCD_HC_IN_IRQHandler+0x3b0>
      if (((hhcd->hc[ch_num].XferSize / hhcd->hc[ch_num].max_packet) & 1U) != 0U)
 8002ef6:	687a      	ldr	r2, [r7, #4]
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	212c      	movs	r1, #44	; 0x2c
 8002efc:	fb01 f303 	mul.w	r3, r1, r3
 8002f00:	4413      	add	r3, r2
 8002f02:	3348      	adds	r3, #72	; 0x48
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	6879      	ldr	r1, [r7, #4]
 8002f08:	68fa      	ldr	r2, [r7, #12]
 8002f0a:	202c      	movs	r0, #44	; 0x2c
 8002f0c:	fb00 f202 	mul.w	r2, r0, r2
 8002f10:	440a      	add	r2, r1
 8002f12:	3240      	adds	r2, #64	; 0x40
 8002f14:	8812      	ldrh	r2, [r2, #0]
 8002f16:	fbb3 f3f2 	udiv	r3, r3, r2
 8002f1a:	f003 0301 	and.w	r3, r3, #1
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	f000 818e 	beq.w	8003240 <HCD_HC_IN_IRQHandler+0x6a2>
        hhcd->hc[ch_num].toggle_in ^= 1U;
 8002f24:	687a      	ldr	r2, [r7, #4]
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	212c      	movs	r1, #44	; 0x2c
 8002f2a:	fb01 f303 	mul.w	r3, r1, r3
 8002f2e:	4413      	add	r3, r2
 8002f30:	3354      	adds	r3, #84	; 0x54
 8002f32:	781b      	ldrb	r3, [r3, #0]
 8002f34:	f083 0301 	eor.w	r3, r3, #1
 8002f38:	b2d8      	uxtb	r0, r3
 8002f3a:	687a      	ldr	r2, [r7, #4]
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	212c      	movs	r1, #44	; 0x2c
 8002f40:	fb01 f303 	mul.w	r3, r1, r3
 8002f44:	4413      	add	r3, r2
 8002f46:	3354      	adds	r3, #84	; 0x54
 8002f48:	4602      	mov	r2, r0
 8002f4a:	701a      	strb	r2, [r3, #0]
}
 8002f4c:	e178      	b.n	8003240 <HCD_HC_IN_IRQHandler+0x6a2>
      hhcd->hc[ch_num].toggle_in ^= 1U;
 8002f4e:	687a      	ldr	r2, [r7, #4]
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	212c      	movs	r1, #44	; 0x2c
 8002f54:	fb01 f303 	mul.w	r3, r1, r3
 8002f58:	4413      	add	r3, r2
 8002f5a:	3354      	adds	r3, #84	; 0x54
 8002f5c:	781b      	ldrb	r3, [r3, #0]
 8002f5e:	f083 0301 	eor.w	r3, r3, #1
 8002f62:	b2d8      	uxtb	r0, r3
 8002f64:	687a      	ldr	r2, [r7, #4]
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	212c      	movs	r1, #44	; 0x2c
 8002f6a:	fb01 f303 	mul.w	r3, r1, r3
 8002f6e:	4413      	add	r3, r2
 8002f70:	3354      	adds	r3, #84	; 0x54
 8002f72:	4602      	mov	r2, r0
 8002f74:	701a      	strb	r2, [r3, #0]
}
 8002f76:	e163      	b.n	8003240 <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	015a      	lsls	r2, r3, #5
 8002f7c:	693b      	ldr	r3, [r7, #16]
 8002f7e:	4413      	add	r3, r2
 8002f80:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002f84:	689b      	ldr	r3, [r3, #8]
 8002f86:	f003 0302 	and.w	r3, r3, #2
 8002f8a:	2b02      	cmp	r3, #2
 8002f8c:	f040 80f6 	bne.w	800317c <HCD_HC_IN_IRQHandler+0x5de>
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8002f90:	687a      	ldr	r2, [r7, #4]
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	212c      	movs	r1, #44	; 0x2c
 8002f96:	fb01 f303 	mul.w	r3, r1, r3
 8002f9a:	4413      	add	r3, r2
 8002f9c:	3361      	adds	r3, #97	; 0x61
 8002f9e:	781b      	ldrb	r3, [r3, #0]
 8002fa0:	2b01      	cmp	r3, #1
 8002fa2:	d109      	bne.n	8002fb8 <HCD_HC_IN_IRQHandler+0x41a>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8002fa4:	687a      	ldr	r2, [r7, #4]
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	212c      	movs	r1, #44	; 0x2c
 8002faa:	fb01 f303 	mul.w	r3, r1, r3
 8002fae:	4413      	add	r3, r2
 8002fb0:	3360      	adds	r3, #96	; 0x60
 8002fb2:	2201      	movs	r2, #1
 8002fb4:	701a      	strb	r2, [r3, #0]
 8002fb6:	e0c9      	b.n	800314c <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8002fb8:	687a      	ldr	r2, [r7, #4]
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	212c      	movs	r1, #44	; 0x2c
 8002fbe:	fb01 f303 	mul.w	r3, r1, r3
 8002fc2:	4413      	add	r3, r2
 8002fc4:	3361      	adds	r3, #97	; 0x61
 8002fc6:	781b      	ldrb	r3, [r3, #0]
 8002fc8:	2b05      	cmp	r3, #5
 8002fca:	d109      	bne.n	8002fe0 <HCD_HC_IN_IRQHandler+0x442>
      hhcd->hc[ch_num].urb_state = URB_STALL;
 8002fcc:	687a      	ldr	r2, [r7, #4]
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	212c      	movs	r1, #44	; 0x2c
 8002fd2:	fb01 f303 	mul.w	r3, r1, r3
 8002fd6:	4413      	add	r3, r2
 8002fd8:	3360      	adds	r3, #96	; 0x60
 8002fda:	2205      	movs	r2, #5
 8002fdc:	701a      	strb	r2, [r3, #0]
 8002fde:	e0b5      	b.n	800314c <HCD_HC_IN_IRQHandler+0x5ae>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8002fe0:	687a      	ldr	r2, [r7, #4]
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	212c      	movs	r1, #44	; 0x2c
 8002fe6:	fb01 f303 	mul.w	r3, r1, r3
 8002fea:	4413      	add	r3, r2
 8002fec:	3361      	adds	r3, #97	; 0x61
 8002fee:	781b      	ldrb	r3, [r3, #0]
 8002ff0:	2b06      	cmp	r3, #6
 8002ff2:	d009      	beq.n	8003008 <HCD_HC_IN_IRQHandler+0x46a>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8002ff4:	687a      	ldr	r2, [r7, #4]
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	212c      	movs	r1, #44	; 0x2c
 8002ffa:	fb01 f303 	mul.w	r3, r1, r3
 8002ffe:	4413      	add	r3, r2
 8003000:	3361      	adds	r3, #97	; 0x61
 8003002:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8003004:	2b08      	cmp	r3, #8
 8003006:	d150      	bne.n	80030aa <HCD_HC_IN_IRQHandler+0x50c>
      hhcd->hc[ch_num].ErrCnt++;
 8003008:	687a      	ldr	r2, [r7, #4]
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	212c      	movs	r1, #44	; 0x2c
 800300e:	fb01 f303 	mul.w	r3, r1, r3
 8003012:	4413      	add	r3, r2
 8003014:	335c      	adds	r3, #92	; 0x5c
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	1c5a      	adds	r2, r3, #1
 800301a:	6879      	ldr	r1, [r7, #4]
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	202c      	movs	r0, #44	; 0x2c
 8003020:	fb00 f303 	mul.w	r3, r0, r3
 8003024:	440b      	add	r3, r1
 8003026:	335c      	adds	r3, #92	; 0x5c
 8003028:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 800302a:	687a      	ldr	r2, [r7, #4]
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	212c      	movs	r1, #44	; 0x2c
 8003030:	fb01 f303 	mul.w	r3, r1, r3
 8003034:	4413      	add	r3, r2
 8003036:	335c      	adds	r3, #92	; 0x5c
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	2b02      	cmp	r3, #2
 800303c:	d912      	bls.n	8003064 <HCD_HC_IN_IRQHandler+0x4c6>
        hhcd->hc[ch_num].ErrCnt = 0U;
 800303e:	687a      	ldr	r2, [r7, #4]
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	212c      	movs	r1, #44	; 0x2c
 8003044:	fb01 f303 	mul.w	r3, r1, r3
 8003048:	4413      	add	r3, r2
 800304a:	335c      	adds	r3, #92	; 0x5c
 800304c:	2200      	movs	r2, #0
 800304e:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8003050:	687a      	ldr	r2, [r7, #4]
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	212c      	movs	r1, #44	; 0x2c
 8003056:	fb01 f303 	mul.w	r3, r1, r3
 800305a:	4413      	add	r3, r2
 800305c:	3360      	adds	r3, #96	; 0x60
 800305e:	2204      	movs	r2, #4
 8003060:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8003062:	e073      	b.n	800314c <HCD_HC_IN_IRQHandler+0x5ae>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8003064:	687a      	ldr	r2, [r7, #4]
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	212c      	movs	r1, #44	; 0x2c
 800306a:	fb01 f303 	mul.w	r3, r1, r3
 800306e:	4413      	add	r3, r2
 8003070:	3360      	adds	r3, #96	; 0x60
 8003072:	2202      	movs	r2, #2
 8003074:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	015a      	lsls	r2, r3, #5
 800307a:	693b      	ldr	r3, [r7, #16]
 800307c:	4413      	add	r3, r2
 800307e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003086:	68bb      	ldr	r3, [r7, #8]
 8003088:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800308c:	60bb      	str	r3, [r7, #8]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 800308e:	68bb      	ldr	r3, [r7, #8]
 8003090:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003094:	60bb      	str	r3, [r7, #8]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	015a      	lsls	r2, r3, #5
 800309a:	693b      	ldr	r3, [r7, #16]
 800309c:	4413      	add	r3, r2
 800309e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80030a2:	461a      	mov	r2, r3
 80030a4:	68bb      	ldr	r3, [r7, #8]
 80030a6:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 80030a8:	e050      	b.n	800314c <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 80030aa:	687a      	ldr	r2, [r7, #4]
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	212c      	movs	r1, #44	; 0x2c
 80030b0:	fb01 f303 	mul.w	r3, r1, r3
 80030b4:	4413      	add	r3, r2
 80030b6:	3361      	adds	r3, #97	; 0x61
 80030b8:	781b      	ldrb	r3, [r3, #0]
 80030ba:	2b03      	cmp	r3, #3
 80030bc:	d122      	bne.n	8003104 <HCD_HC_IN_IRQHandler+0x566>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 80030be:	687a      	ldr	r2, [r7, #4]
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	212c      	movs	r1, #44	; 0x2c
 80030c4:	fb01 f303 	mul.w	r3, r1, r3
 80030c8:	4413      	add	r3, r2
 80030ca:	3360      	adds	r3, #96	; 0x60
 80030cc:	2202      	movs	r2, #2
 80030ce:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	015a      	lsls	r2, r3, #5
 80030d4:	693b      	ldr	r3, [r7, #16]
 80030d6:	4413      	add	r3, r2
 80030d8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80030e0:	68bb      	ldr	r3, [r7, #8]
 80030e2:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80030e6:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 80030e8:	68bb      	ldr	r3, [r7, #8]
 80030ea:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80030ee:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	015a      	lsls	r2, r3, #5
 80030f4:	693b      	ldr	r3, [r7, #16]
 80030f6:	4413      	add	r3, r2
 80030f8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80030fc:	461a      	mov	r2, r3
 80030fe:	68bb      	ldr	r3, [r7, #8]
 8003100:	6013      	str	r3, [r2, #0]
 8003102:	e023      	b.n	800314c <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_BBLERR)
 8003104:	687a      	ldr	r2, [r7, #4]
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	212c      	movs	r1, #44	; 0x2c
 800310a:	fb01 f303 	mul.w	r3, r1, r3
 800310e:	4413      	add	r3, r2
 8003110:	3361      	adds	r3, #97	; 0x61
 8003112:	781b      	ldrb	r3, [r3, #0]
 8003114:	2b07      	cmp	r3, #7
 8003116:	d119      	bne.n	800314c <HCD_HC_IN_IRQHandler+0x5ae>
      hhcd->hc[ch_num].ErrCnt++;
 8003118:	687a      	ldr	r2, [r7, #4]
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	212c      	movs	r1, #44	; 0x2c
 800311e:	fb01 f303 	mul.w	r3, r1, r3
 8003122:	4413      	add	r3, r2
 8003124:	335c      	adds	r3, #92	; 0x5c
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	1c5a      	adds	r2, r3, #1
 800312a:	6879      	ldr	r1, [r7, #4]
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	202c      	movs	r0, #44	; 0x2c
 8003130:	fb00 f303 	mul.w	r3, r0, r3
 8003134:	440b      	add	r3, r1
 8003136:	335c      	adds	r3, #92	; 0x5c
 8003138:	601a      	str	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_ERROR;
 800313a:	687a      	ldr	r2, [r7, #4]
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	212c      	movs	r1, #44	; 0x2c
 8003140:	fb01 f303 	mul.w	r3, r1, r3
 8003144:	4413      	add	r3, r2
 8003146:	3360      	adds	r3, #96	; 0x60
 8003148:	2204      	movs	r2, #4
 800314a:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	015a      	lsls	r2, r3, #5
 8003150:	693b      	ldr	r3, [r7, #16]
 8003152:	4413      	add	r3, r2
 8003154:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003158:	461a      	mov	r2, r3
 800315a:	2302      	movs	r3, #2
 800315c:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	b2d9      	uxtb	r1, r3
 8003162:	687a      	ldr	r2, [r7, #4]
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	202c      	movs	r0, #44	; 0x2c
 8003168:	fb00 f303 	mul.w	r3, r0, r3
 800316c:	4413      	add	r3, r2
 800316e:	3360      	adds	r3, #96	; 0x60
 8003170:	781b      	ldrb	r3, [r3, #0]
 8003172:	461a      	mov	r2, r3
 8003174:	6878      	ldr	r0, [r7, #4]
 8003176:	f009 fac1 	bl	800c6fc <HAL_HCD_HC_NotifyURBChange_Callback>
}
 800317a:	e061      	b.n	8003240 <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	015a      	lsls	r2, r3, #5
 8003180:	693b      	ldr	r3, [r7, #16]
 8003182:	4413      	add	r3, r2
 8003184:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003188:	689b      	ldr	r3, [r3, #8]
 800318a:	f003 0310 	and.w	r3, r3, #16
 800318e:	2b10      	cmp	r3, #16
 8003190:	d156      	bne.n	8003240 <HCD_HC_IN_IRQHandler+0x6a2>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8003192:	687a      	ldr	r2, [r7, #4]
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	212c      	movs	r1, #44	; 0x2c
 8003198:	fb01 f303 	mul.w	r3, r1, r3
 800319c:	4413      	add	r3, r2
 800319e:	333f      	adds	r3, #63	; 0x3f
 80031a0:	781b      	ldrb	r3, [r3, #0]
 80031a2:	2b03      	cmp	r3, #3
 80031a4:	d111      	bne.n	80031ca <HCD_HC_IN_IRQHandler+0x62c>
      hhcd->hc[ch_num].ErrCnt = 0U;
 80031a6:	687a      	ldr	r2, [r7, #4]
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	212c      	movs	r1, #44	; 0x2c
 80031ac:	fb01 f303 	mul.w	r3, r1, r3
 80031b0:	4413      	add	r3, r2
 80031b2:	335c      	adds	r3, #92	; 0x5c
 80031b4:	2200      	movs	r2, #0
 80031b6:	601a      	str	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	68fa      	ldr	r2, [r7, #12]
 80031be:	b2d2      	uxtb	r2, r2
 80031c0:	4611      	mov	r1, r2
 80031c2:	4618      	mov	r0, r3
 80031c4:	f004 fb0f 	bl	80077e6 <USB_HC_Halt>
 80031c8:	e031      	b.n	800322e <HCD_HC_IN_IRQHandler+0x690>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80031ca:	687a      	ldr	r2, [r7, #4]
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	212c      	movs	r1, #44	; 0x2c
 80031d0:	fb01 f303 	mul.w	r3, r1, r3
 80031d4:	4413      	add	r3, r2
 80031d6:	333f      	adds	r3, #63	; 0x3f
 80031d8:	781b      	ldrb	r3, [r3, #0]
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d009      	beq.n	80031f2 <HCD_HC_IN_IRQHandler+0x654>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 80031de:	687a      	ldr	r2, [r7, #4]
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	212c      	movs	r1, #44	; 0x2c
 80031e4:	fb01 f303 	mul.w	r3, r1, r3
 80031e8:	4413      	add	r3, r2
 80031ea:	333f      	adds	r3, #63	; 0x3f
 80031ec:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80031ee:	2b02      	cmp	r3, #2
 80031f0:	d11d      	bne.n	800322e <HCD_HC_IN_IRQHandler+0x690>
      hhcd->hc[ch_num].ErrCnt = 0U;
 80031f2:	687a      	ldr	r2, [r7, #4]
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	212c      	movs	r1, #44	; 0x2c
 80031f8:	fb01 f303 	mul.w	r3, r1, r3
 80031fc:	4413      	add	r3, r2
 80031fe:	335c      	adds	r3, #92	; 0x5c
 8003200:	2200      	movs	r2, #0
 8003202:	601a      	str	r2, [r3, #0]
      if (hhcd->Init.dma_enable == 0U)
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	691b      	ldr	r3, [r3, #16]
 8003208:	2b00      	cmp	r3, #0
 800320a:	d110      	bne.n	800322e <HCD_HC_IN_IRQHandler+0x690>
        hhcd->hc[ch_num].state = HC_NAK;
 800320c:	687a      	ldr	r2, [r7, #4]
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	212c      	movs	r1, #44	; 0x2c
 8003212:	fb01 f303 	mul.w	r3, r1, r3
 8003216:	4413      	add	r3, r2
 8003218:	3361      	adds	r3, #97	; 0x61
 800321a:	2203      	movs	r2, #3
 800321c:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	68fa      	ldr	r2, [r7, #12]
 8003224:	b2d2      	uxtb	r2, r2
 8003226:	4611      	mov	r1, r2
 8003228:	4618      	mov	r0, r3
 800322a:	f004 fadc 	bl	80077e6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	015a      	lsls	r2, r3, #5
 8003232:	693b      	ldr	r3, [r7, #16]
 8003234:	4413      	add	r3, r2
 8003236:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800323a:	461a      	mov	r2, r3
 800323c:	2310      	movs	r3, #16
 800323e:	6093      	str	r3, [r2, #8]
}
 8003240:	bf00      	nop
 8003242:	3718      	adds	r7, #24
 8003244:	46bd      	mov	sp, r7
 8003246:	bd80      	pop	{r7, pc}

08003248 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8003248:	b580      	push	{r7, lr}
 800324a:	b088      	sub	sp, #32
 800324c:	af00      	add	r7, sp, #0
 800324e:	6078      	str	r0, [r7, #4]
 8003250:	460b      	mov	r3, r1
 8003252:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800325a:	69fb      	ldr	r3, [r7, #28]
 800325c:	61bb      	str	r3, [r7, #24]
  uint32_t ch_num = (uint32_t)chnum;
 800325e:	78fb      	ldrb	r3, [r7, #3]
 8003260:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t num_packets;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8003262:	697b      	ldr	r3, [r7, #20]
 8003264:	015a      	lsls	r2, r3, #5
 8003266:	69bb      	ldr	r3, [r7, #24]
 8003268:	4413      	add	r3, r2
 800326a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800326e:	689b      	ldr	r3, [r3, #8]
 8003270:	f003 0304 	and.w	r3, r3, #4
 8003274:	2b04      	cmp	r3, #4
 8003276:	d11a      	bne.n	80032ae <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8003278:	697b      	ldr	r3, [r7, #20]
 800327a:	015a      	lsls	r2, r3, #5
 800327c:	69bb      	ldr	r3, [r7, #24]
 800327e:	4413      	add	r3, r2
 8003280:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003284:	461a      	mov	r2, r3
 8003286:	2304      	movs	r3, #4
 8003288:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 800328a:	687a      	ldr	r2, [r7, #4]
 800328c:	697b      	ldr	r3, [r7, #20]
 800328e:	212c      	movs	r1, #44	; 0x2c
 8003290:	fb01 f303 	mul.w	r3, r1, r3
 8003294:	4413      	add	r3, r2
 8003296:	3361      	adds	r3, #97	; 0x61
 8003298:	2206      	movs	r2, #6
 800329a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	697a      	ldr	r2, [r7, #20]
 80032a2:	b2d2      	uxtb	r2, r2
 80032a4:	4611      	mov	r1, r2
 80032a6:	4618      	mov	r0, r3
 80032a8:	f004 fa9d 	bl	80077e6 <USB_HC_Halt>
  }
  else
  {
    /* ... */
  }
}
 80032ac:	e331      	b.n	8003912 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 80032ae:	697b      	ldr	r3, [r7, #20]
 80032b0:	015a      	lsls	r2, r3, #5
 80032b2:	69bb      	ldr	r3, [r7, #24]
 80032b4:	4413      	add	r3, r2
 80032b6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80032ba:	689b      	ldr	r3, [r3, #8]
 80032bc:	f003 0320 	and.w	r3, r3, #32
 80032c0:	2b20      	cmp	r3, #32
 80032c2:	d12e      	bne.n	8003322 <HCD_HC_OUT_IRQHandler+0xda>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 80032c4:	697b      	ldr	r3, [r7, #20]
 80032c6:	015a      	lsls	r2, r3, #5
 80032c8:	69bb      	ldr	r3, [r7, #24]
 80032ca:	4413      	add	r3, r2
 80032cc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80032d0:	461a      	mov	r2, r3
 80032d2:	2320      	movs	r3, #32
 80032d4:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 80032d6:	687a      	ldr	r2, [r7, #4]
 80032d8:	697b      	ldr	r3, [r7, #20]
 80032da:	212c      	movs	r1, #44	; 0x2c
 80032dc:	fb01 f303 	mul.w	r3, r1, r3
 80032e0:	4413      	add	r3, r2
 80032e2:	333d      	adds	r3, #61	; 0x3d
 80032e4:	781b      	ldrb	r3, [r3, #0]
 80032e6:	2b01      	cmp	r3, #1
 80032e8:	f040 8313 	bne.w	8003912 <HCD_HC_OUT_IRQHandler+0x6ca>
      hhcd->hc[ch_num].do_ping = 0U;
 80032ec:	687a      	ldr	r2, [r7, #4]
 80032ee:	697b      	ldr	r3, [r7, #20]
 80032f0:	212c      	movs	r1, #44	; 0x2c
 80032f2:	fb01 f303 	mul.w	r3, r1, r3
 80032f6:	4413      	add	r3, r2
 80032f8:	333d      	adds	r3, #61	; 0x3d
 80032fa:	2200      	movs	r2, #0
 80032fc:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80032fe:	687a      	ldr	r2, [r7, #4]
 8003300:	697b      	ldr	r3, [r7, #20]
 8003302:	212c      	movs	r1, #44	; 0x2c
 8003304:	fb01 f303 	mul.w	r3, r1, r3
 8003308:	4413      	add	r3, r2
 800330a:	3360      	adds	r3, #96	; 0x60
 800330c:	2202      	movs	r2, #2
 800330e:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	697a      	ldr	r2, [r7, #20]
 8003316:	b2d2      	uxtb	r2, r2
 8003318:	4611      	mov	r1, r2
 800331a:	4618      	mov	r0, r3
 800331c:	f004 fa63 	bl	80077e6 <USB_HC_Halt>
}
 8003320:	e2f7      	b.n	8003912 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8003322:	697b      	ldr	r3, [r7, #20]
 8003324:	015a      	lsls	r2, r3, #5
 8003326:	69bb      	ldr	r3, [r7, #24]
 8003328:	4413      	add	r3, r2
 800332a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800332e:	689b      	ldr	r3, [r3, #8]
 8003330:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003334:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003338:	d112      	bne.n	8003360 <HCD_HC_OUT_IRQHandler+0x118>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 800333a:	697b      	ldr	r3, [r7, #20]
 800333c:	015a      	lsls	r2, r3, #5
 800333e:	69bb      	ldr	r3, [r7, #24]
 8003340:	4413      	add	r3, r2
 8003342:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003346:	461a      	mov	r2, r3
 8003348:	f44f 7300 	mov.w	r3, #512	; 0x200
 800334c:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	697a      	ldr	r2, [r7, #20]
 8003354:	b2d2      	uxtb	r2, r2
 8003356:	4611      	mov	r1, r2
 8003358:	4618      	mov	r0, r3
 800335a:	f004 fa44 	bl	80077e6 <USB_HC_Halt>
}
 800335e:	e2d8      	b.n	8003912 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8003360:	697b      	ldr	r3, [r7, #20]
 8003362:	015a      	lsls	r2, r3, #5
 8003364:	69bb      	ldr	r3, [r7, #24]
 8003366:	4413      	add	r3, r2
 8003368:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800336c:	689b      	ldr	r3, [r3, #8]
 800336e:	f003 0301 	and.w	r3, r3, #1
 8003372:	2b01      	cmp	r3, #1
 8003374:	d140      	bne.n	80033f8 <HCD_HC_OUT_IRQHandler+0x1b0>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8003376:	687a      	ldr	r2, [r7, #4]
 8003378:	697b      	ldr	r3, [r7, #20]
 800337a:	212c      	movs	r1, #44	; 0x2c
 800337c:	fb01 f303 	mul.w	r3, r1, r3
 8003380:	4413      	add	r3, r2
 8003382:	335c      	adds	r3, #92	; 0x5c
 8003384:	2200      	movs	r2, #0
 8003386:	601a      	str	r2, [r3, #0]
    if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8003388:	697b      	ldr	r3, [r7, #20]
 800338a:	015a      	lsls	r2, r3, #5
 800338c:	69bb      	ldr	r3, [r7, #24]
 800338e:	4413      	add	r3, r2
 8003390:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003394:	689b      	ldr	r3, [r3, #8]
 8003396:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800339a:	2b40      	cmp	r3, #64	; 0x40
 800339c:	d111      	bne.n	80033c2 <HCD_HC_OUT_IRQHandler+0x17a>
      hhcd->hc[ch_num].do_ping = 1U;
 800339e:	687a      	ldr	r2, [r7, #4]
 80033a0:	697b      	ldr	r3, [r7, #20]
 80033a2:	212c      	movs	r1, #44	; 0x2c
 80033a4:	fb01 f303 	mul.w	r3, r1, r3
 80033a8:	4413      	add	r3, r2
 80033aa:	333d      	adds	r3, #61	; 0x3d
 80033ac:	2201      	movs	r2, #1
 80033ae:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 80033b0:	697b      	ldr	r3, [r7, #20]
 80033b2:	015a      	lsls	r2, r3, #5
 80033b4:	69bb      	ldr	r3, [r7, #24]
 80033b6:	4413      	add	r3, r2
 80033b8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80033bc:	461a      	mov	r2, r3
 80033be:	2340      	movs	r3, #64	; 0x40
 80033c0:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 80033c2:	697b      	ldr	r3, [r7, #20]
 80033c4:	015a      	lsls	r2, r3, #5
 80033c6:	69bb      	ldr	r3, [r7, #24]
 80033c8:	4413      	add	r3, r2
 80033ca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80033ce:	461a      	mov	r2, r3
 80033d0:	2301      	movs	r3, #1
 80033d2:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 80033d4:	687a      	ldr	r2, [r7, #4]
 80033d6:	697b      	ldr	r3, [r7, #20]
 80033d8:	212c      	movs	r1, #44	; 0x2c
 80033da:	fb01 f303 	mul.w	r3, r1, r3
 80033de:	4413      	add	r3, r2
 80033e0:	3361      	adds	r3, #97	; 0x61
 80033e2:	2201      	movs	r2, #1
 80033e4:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	697a      	ldr	r2, [r7, #20]
 80033ec:	b2d2      	uxtb	r2, r2
 80033ee:	4611      	mov	r1, r2
 80033f0:	4618      	mov	r0, r3
 80033f2:	f004 f9f8 	bl	80077e6 <USB_HC_Halt>
}
 80033f6:	e28c      	b.n	8003912 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 80033f8:	697b      	ldr	r3, [r7, #20]
 80033fa:	015a      	lsls	r2, r3, #5
 80033fc:	69bb      	ldr	r3, [r7, #24]
 80033fe:	4413      	add	r3, r2
 8003400:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003404:	689b      	ldr	r3, [r3, #8]
 8003406:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800340a:	2b40      	cmp	r3, #64	; 0x40
 800340c:	d12c      	bne.n	8003468 <HCD_HC_OUT_IRQHandler+0x220>
    hhcd->hc[ch_num].state = HC_NYET;
 800340e:	687a      	ldr	r2, [r7, #4]
 8003410:	697b      	ldr	r3, [r7, #20]
 8003412:	212c      	movs	r1, #44	; 0x2c
 8003414:	fb01 f303 	mul.w	r3, r1, r3
 8003418:	4413      	add	r3, r2
 800341a:	3361      	adds	r3, #97	; 0x61
 800341c:	2204      	movs	r2, #4
 800341e:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 8003420:	687a      	ldr	r2, [r7, #4]
 8003422:	697b      	ldr	r3, [r7, #20]
 8003424:	212c      	movs	r1, #44	; 0x2c
 8003426:	fb01 f303 	mul.w	r3, r1, r3
 800342a:	4413      	add	r3, r2
 800342c:	333d      	adds	r3, #61	; 0x3d
 800342e:	2201      	movs	r2, #1
 8003430:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8003432:	687a      	ldr	r2, [r7, #4]
 8003434:	697b      	ldr	r3, [r7, #20]
 8003436:	212c      	movs	r1, #44	; 0x2c
 8003438:	fb01 f303 	mul.w	r3, r1, r3
 800343c:	4413      	add	r3, r2
 800343e:	335c      	adds	r3, #92	; 0x5c
 8003440:	2200      	movs	r2, #0
 8003442:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	697a      	ldr	r2, [r7, #20]
 800344a:	b2d2      	uxtb	r2, r2
 800344c:	4611      	mov	r1, r2
 800344e:	4618      	mov	r0, r3
 8003450:	f004 f9c9 	bl	80077e6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8003454:	697b      	ldr	r3, [r7, #20]
 8003456:	015a      	lsls	r2, r3, #5
 8003458:	69bb      	ldr	r3, [r7, #24]
 800345a:	4413      	add	r3, r2
 800345c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003460:	461a      	mov	r2, r3
 8003462:	2340      	movs	r3, #64	; 0x40
 8003464:	6093      	str	r3, [r2, #8]
}
 8003466:	e254      	b.n	8003912 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8003468:	697b      	ldr	r3, [r7, #20]
 800346a:	015a      	lsls	r2, r3, #5
 800346c:	69bb      	ldr	r3, [r7, #24]
 800346e:	4413      	add	r3, r2
 8003470:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003474:	689b      	ldr	r3, [r3, #8]
 8003476:	f003 0308 	and.w	r3, r3, #8
 800347a:	2b08      	cmp	r3, #8
 800347c:	d11a      	bne.n	80034b4 <HCD_HC_OUT_IRQHandler+0x26c>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 800347e:	697b      	ldr	r3, [r7, #20]
 8003480:	015a      	lsls	r2, r3, #5
 8003482:	69bb      	ldr	r3, [r7, #24]
 8003484:	4413      	add	r3, r2
 8003486:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800348a:	461a      	mov	r2, r3
 800348c:	2308      	movs	r3, #8
 800348e:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_STALL;
 8003490:	687a      	ldr	r2, [r7, #4]
 8003492:	697b      	ldr	r3, [r7, #20]
 8003494:	212c      	movs	r1, #44	; 0x2c
 8003496:	fb01 f303 	mul.w	r3, r1, r3
 800349a:	4413      	add	r3, r2
 800349c:	3361      	adds	r3, #97	; 0x61
 800349e:	2205      	movs	r2, #5
 80034a0:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	697a      	ldr	r2, [r7, #20]
 80034a8:	b2d2      	uxtb	r2, r2
 80034aa:	4611      	mov	r1, r2
 80034ac:	4618      	mov	r0, r3
 80034ae:	f004 f99a 	bl	80077e6 <USB_HC_Halt>
}
 80034b2:	e22e      	b.n	8003912 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 80034b4:	697b      	ldr	r3, [r7, #20]
 80034b6:	015a      	lsls	r2, r3, #5
 80034b8:	69bb      	ldr	r3, [r7, #24]
 80034ba:	4413      	add	r3, r2
 80034bc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80034c0:	689b      	ldr	r3, [r3, #8]
 80034c2:	f003 0310 	and.w	r3, r3, #16
 80034c6:	2b10      	cmp	r3, #16
 80034c8:	d140      	bne.n	800354c <HCD_HC_OUT_IRQHandler+0x304>
    hhcd->hc[ch_num].ErrCnt = 0U;
 80034ca:	687a      	ldr	r2, [r7, #4]
 80034cc:	697b      	ldr	r3, [r7, #20]
 80034ce:	212c      	movs	r1, #44	; 0x2c
 80034d0:	fb01 f303 	mul.w	r3, r1, r3
 80034d4:	4413      	add	r3, r2
 80034d6:	335c      	adds	r3, #92	; 0x5c
 80034d8:	2200      	movs	r2, #0
 80034da:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 80034dc:	687a      	ldr	r2, [r7, #4]
 80034de:	697b      	ldr	r3, [r7, #20]
 80034e0:	212c      	movs	r1, #44	; 0x2c
 80034e2:	fb01 f303 	mul.w	r3, r1, r3
 80034e6:	4413      	add	r3, r2
 80034e8:	3361      	adds	r3, #97	; 0x61
 80034ea:	2203      	movs	r2, #3
 80034ec:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 80034ee:	687a      	ldr	r2, [r7, #4]
 80034f0:	697b      	ldr	r3, [r7, #20]
 80034f2:	212c      	movs	r1, #44	; 0x2c
 80034f4:	fb01 f303 	mul.w	r3, r1, r3
 80034f8:	4413      	add	r3, r2
 80034fa:	333d      	adds	r3, #61	; 0x3d
 80034fc:	781b      	ldrb	r3, [r3, #0]
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d112      	bne.n	8003528 <HCD_HC_OUT_IRQHandler+0x2e0>
      if (hhcd->hc[ch_num].speed == HCD_DEVICE_SPEED_HIGH)
 8003502:	687a      	ldr	r2, [r7, #4]
 8003504:	697b      	ldr	r3, [r7, #20]
 8003506:	212c      	movs	r1, #44	; 0x2c
 8003508:	fb01 f303 	mul.w	r3, r1, r3
 800350c:	4413      	add	r3, r2
 800350e:	333c      	adds	r3, #60	; 0x3c
 8003510:	781b      	ldrb	r3, [r3, #0]
 8003512:	2b00      	cmp	r3, #0
 8003514:	d108      	bne.n	8003528 <HCD_HC_OUT_IRQHandler+0x2e0>
        hhcd->hc[ch_num].do_ping = 1U;
 8003516:	687a      	ldr	r2, [r7, #4]
 8003518:	697b      	ldr	r3, [r7, #20]
 800351a:	212c      	movs	r1, #44	; 0x2c
 800351c:	fb01 f303 	mul.w	r3, r1, r3
 8003520:	4413      	add	r3, r2
 8003522:	333d      	adds	r3, #61	; 0x3d
 8003524:	2201      	movs	r2, #1
 8003526:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	697a      	ldr	r2, [r7, #20]
 800352e:	b2d2      	uxtb	r2, r2
 8003530:	4611      	mov	r1, r2
 8003532:	4618      	mov	r0, r3
 8003534:	f004 f957 	bl	80077e6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8003538:	697b      	ldr	r3, [r7, #20]
 800353a:	015a      	lsls	r2, r3, #5
 800353c:	69bb      	ldr	r3, [r7, #24]
 800353e:	4413      	add	r3, r2
 8003540:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003544:	461a      	mov	r2, r3
 8003546:	2310      	movs	r3, #16
 8003548:	6093      	str	r3, [r2, #8]
}
 800354a:	e1e2      	b.n	8003912 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 800354c:	697b      	ldr	r3, [r7, #20]
 800354e:	015a      	lsls	r2, r3, #5
 8003550:	69bb      	ldr	r3, [r7, #24]
 8003552:	4413      	add	r3, r2
 8003554:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003558:	689b      	ldr	r3, [r3, #8]
 800355a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800355e:	2b80      	cmp	r3, #128	; 0x80
 8003560:	d164      	bne.n	800362c <HCD_HC_OUT_IRQHandler+0x3e4>
    if (hhcd->Init.dma_enable == 0U)
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	691b      	ldr	r3, [r3, #16]
 8003566:	2b00      	cmp	r3, #0
 8003568:	d111      	bne.n	800358e <HCD_HC_OUT_IRQHandler+0x346>
      hhcd->hc[ch_num].state = HC_XACTERR;
 800356a:	687a      	ldr	r2, [r7, #4]
 800356c:	697b      	ldr	r3, [r7, #20]
 800356e:	212c      	movs	r1, #44	; 0x2c
 8003570:	fb01 f303 	mul.w	r3, r1, r3
 8003574:	4413      	add	r3, r2
 8003576:	3361      	adds	r3, #97	; 0x61
 8003578:	2206      	movs	r2, #6
 800357a:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	697a      	ldr	r2, [r7, #20]
 8003582:	b2d2      	uxtb	r2, r2
 8003584:	4611      	mov	r1, r2
 8003586:	4618      	mov	r0, r3
 8003588:	f004 f92d 	bl	80077e6 <USB_HC_Halt>
 800358c:	e044      	b.n	8003618 <HCD_HC_OUT_IRQHandler+0x3d0>
      hhcd->hc[ch_num].ErrCnt++;
 800358e:	687a      	ldr	r2, [r7, #4]
 8003590:	697b      	ldr	r3, [r7, #20]
 8003592:	212c      	movs	r1, #44	; 0x2c
 8003594:	fb01 f303 	mul.w	r3, r1, r3
 8003598:	4413      	add	r3, r2
 800359a:	335c      	adds	r3, #92	; 0x5c
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	1c5a      	adds	r2, r3, #1
 80035a0:	6879      	ldr	r1, [r7, #4]
 80035a2:	697b      	ldr	r3, [r7, #20]
 80035a4:	202c      	movs	r0, #44	; 0x2c
 80035a6:	fb00 f303 	mul.w	r3, r0, r3
 80035aa:	440b      	add	r3, r1
 80035ac:	335c      	adds	r3, #92	; 0x5c
 80035ae:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 80035b0:	687a      	ldr	r2, [r7, #4]
 80035b2:	697b      	ldr	r3, [r7, #20]
 80035b4:	212c      	movs	r1, #44	; 0x2c
 80035b6:	fb01 f303 	mul.w	r3, r1, r3
 80035ba:	4413      	add	r3, r2
 80035bc:	335c      	adds	r3, #92	; 0x5c
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	2b02      	cmp	r3, #2
 80035c2:	d920      	bls.n	8003606 <HCD_HC_OUT_IRQHandler+0x3be>
        hhcd->hc[ch_num].ErrCnt = 0U;
 80035c4:	687a      	ldr	r2, [r7, #4]
 80035c6:	697b      	ldr	r3, [r7, #20]
 80035c8:	212c      	movs	r1, #44	; 0x2c
 80035ca:	fb01 f303 	mul.w	r3, r1, r3
 80035ce:	4413      	add	r3, r2
 80035d0:	335c      	adds	r3, #92	; 0x5c
 80035d2:	2200      	movs	r2, #0
 80035d4:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 80035d6:	687a      	ldr	r2, [r7, #4]
 80035d8:	697b      	ldr	r3, [r7, #20]
 80035da:	212c      	movs	r1, #44	; 0x2c
 80035dc:	fb01 f303 	mul.w	r3, r1, r3
 80035e0:	4413      	add	r3, r2
 80035e2:	3360      	adds	r3, #96	; 0x60
 80035e4:	2204      	movs	r2, #4
 80035e6:	701a      	strb	r2, [r3, #0]
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80035e8:	697b      	ldr	r3, [r7, #20]
 80035ea:	b2d9      	uxtb	r1, r3
 80035ec:	687a      	ldr	r2, [r7, #4]
 80035ee:	697b      	ldr	r3, [r7, #20]
 80035f0:	202c      	movs	r0, #44	; 0x2c
 80035f2:	fb00 f303 	mul.w	r3, r0, r3
 80035f6:	4413      	add	r3, r2
 80035f8:	3360      	adds	r3, #96	; 0x60
 80035fa:	781b      	ldrb	r3, [r3, #0]
 80035fc:	461a      	mov	r2, r3
 80035fe:	6878      	ldr	r0, [r7, #4]
 8003600:	f009 f87c 	bl	800c6fc <HAL_HCD_HC_NotifyURBChange_Callback>
 8003604:	e008      	b.n	8003618 <HCD_HC_OUT_IRQHandler+0x3d0>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8003606:	687a      	ldr	r2, [r7, #4]
 8003608:	697b      	ldr	r3, [r7, #20]
 800360a:	212c      	movs	r1, #44	; 0x2c
 800360c:	fb01 f303 	mul.w	r3, r1, r3
 8003610:	4413      	add	r3, r2
 8003612:	3360      	adds	r3, #96	; 0x60
 8003614:	2202      	movs	r2, #2
 8003616:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8003618:	697b      	ldr	r3, [r7, #20]
 800361a:	015a      	lsls	r2, r3, #5
 800361c:	69bb      	ldr	r3, [r7, #24]
 800361e:	4413      	add	r3, r2
 8003620:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003624:	461a      	mov	r2, r3
 8003626:	2380      	movs	r3, #128	; 0x80
 8003628:	6093      	str	r3, [r2, #8]
}
 800362a:	e172      	b.n	8003912 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 800362c:	697b      	ldr	r3, [r7, #20]
 800362e:	015a      	lsls	r2, r3, #5
 8003630:	69bb      	ldr	r3, [r7, #24]
 8003632:	4413      	add	r3, r2
 8003634:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003638:	689b      	ldr	r3, [r3, #8]
 800363a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800363e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003642:	d11b      	bne.n	800367c <HCD_HC_OUT_IRQHandler+0x434>
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8003644:	687a      	ldr	r2, [r7, #4]
 8003646:	697b      	ldr	r3, [r7, #20]
 8003648:	212c      	movs	r1, #44	; 0x2c
 800364a:	fb01 f303 	mul.w	r3, r1, r3
 800364e:	4413      	add	r3, r2
 8003650:	3361      	adds	r3, #97	; 0x61
 8003652:	2208      	movs	r2, #8
 8003654:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	697a      	ldr	r2, [r7, #20]
 800365c:	b2d2      	uxtb	r2, r2
 800365e:	4611      	mov	r1, r2
 8003660:	4618      	mov	r0, r3
 8003662:	f004 f8c0 	bl	80077e6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8003666:	697b      	ldr	r3, [r7, #20]
 8003668:	015a      	lsls	r2, r3, #5
 800366a:	69bb      	ldr	r3, [r7, #24]
 800366c:	4413      	add	r3, r2
 800366e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003672:	461a      	mov	r2, r3
 8003674:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003678:	6093      	str	r3, [r2, #8]
}
 800367a:	e14a      	b.n	8003912 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 800367c:	697b      	ldr	r3, [r7, #20]
 800367e:	015a      	lsls	r2, r3, #5
 8003680:	69bb      	ldr	r3, [r7, #24]
 8003682:	4413      	add	r3, r2
 8003684:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003688:	689b      	ldr	r3, [r3, #8]
 800368a:	f003 0302 	and.w	r3, r3, #2
 800368e:	2b02      	cmp	r3, #2
 8003690:	f040 813f 	bne.w	8003912 <HCD_HC_OUT_IRQHandler+0x6ca>
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8003694:	687a      	ldr	r2, [r7, #4]
 8003696:	697b      	ldr	r3, [r7, #20]
 8003698:	212c      	movs	r1, #44	; 0x2c
 800369a:	fb01 f303 	mul.w	r3, r1, r3
 800369e:	4413      	add	r3, r2
 80036a0:	3361      	adds	r3, #97	; 0x61
 80036a2:	781b      	ldrb	r3, [r3, #0]
 80036a4:	2b01      	cmp	r3, #1
 80036a6:	d17d      	bne.n	80037a4 <HCD_HC_OUT_IRQHandler+0x55c>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 80036a8:	687a      	ldr	r2, [r7, #4]
 80036aa:	697b      	ldr	r3, [r7, #20]
 80036ac:	212c      	movs	r1, #44	; 0x2c
 80036ae:	fb01 f303 	mul.w	r3, r1, r3
 80036b2:	4413      	add	r3, r2
 80036b4:	3360      	adds	r3, #96	; 0x60
 80036b6:	2201      	movs	r2, #1
 80036b8:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 80036ba:	687a      	ldr	r2, [r7, #4]
 80036bc:	697b      	ldr	r3, [r7, #20]
 80036be:	212c      	movs	r1, #44	; 0x2c
 80036c0:	fb01 f303 	mul.w	r3, r1, r3
 80036c4:	4413      	add	r3, r2
 80036c6:	333f      	adds	r3, #63	; 0x3f
 80036c8:	781b      	ldrb	r3, [r3, #0]
 80036ca:	2b02      	cmp	r3, #2
 80036cc:	d00a      	beq.n	80036e4 <HCD_HC_OUT_IRQHandler+0x49c>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 80036ce:	687a      	ldr	r2, [r7, #4]
 80036d0:	697b      	ldr	r3, [r7, #20]
 80036d2:	212c      	movs	r1, #44	; 0x2c
 80036d4:	fb01 f303 	mul.w	r3, r1, r3
 80036d8:	4413      	add	r3, r2
 80036da:	333f      	adds	r3, #63	; 0x3f
 80036dc:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 80036de:	2b03      	cmp	r3, #3
 80036e0:	f040 8100 	bne.w	80038e4 <HCD_HC_OUT_IRQHandler+0x69c>
        if (hhcd->Init.dma_enable == 0U)
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	691b      	ldr	r3, [r3, #16]
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d113      	bne.n	8003714 <HCD_HC_OUT_IRQHandler+0x4cc>
          hhcd->hc[ch_num].toggle_out ^= 1U;
 80036ec:	687a      	ldr	r2, [r7, #4]
 80036ee:	697b      	ldr	r3, [r7, #20]
 80036f0:	212c      	movs	r1, #44	; 0x2c
 80036f2:	fb01 f303 	mul.w	r3, r1, r3
 80036f6:	4413      	add	r3, r2
 80036f8:	3355      	adds	r3, #85	; 0x55
 80036fa:	781b      	ldrb	r3, [r3, #0]
 80036fc:	f083 0301 	eor.w	r3, r3, #1
 8003700:	b2d8      	uxtb	r0, r3
 8003702:	687a      	ldr	r2, [r7, #4]
 8003704:	697b      	ldr	r3, [r7, #20]
 8003706:	212c      	movs	r1, #44	; 0x2c
 8003708:	fb01 f303 	mul.w	r3, r1, r3
 800370c:	4413      	add	r3, r2
 800370e:	3355      	adds	r3, #85	; 0x55
 8003710:	4602      	mov	r2, r0
 8003712:	701a      	strb	r2, [r3, #0]
        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[ch_num].xfer_len > 0U))
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	691b      	ldr	r3, [r3, #16]
 8003718:	2b01      	cmp	r3, #1
 800371a:	f040 80e3 	bne.w	80038e4 <HCD_HC_OUT_IRQHandler+0x69c>
 800371e:	687a      	ldr	r2, [r7, #4]
 8003720:	697b      	ldr	r3, [r7, #20]
 8003722:	212c      	movs	r1, #44	; 0x2c
 8003724:	fb01 f303 	mul.w	r3, r1, r3
 8003728:	4413      	add	r3, r2
 800372a:	334c      	adds	r3, #76	; 0x4c
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	2b00      	cmp	r3, #0
 8003730:	f000 80d8 	beq.w	80038e4 <HCD_HC_OUT_IRQHandler+0x69c>
          num_packets = (hhcd->hc[ch_num].xfer_len + hhcd->hc[ch_num].max_packet - 1U) / hhcd->hc[ch_num].max_packet;
 8003734:	687a      	ldr	r2, [r7, #4]
 8003736:	697b      	ldr	r3, [r7, #20]
 8003738:	212c      	movs	r1, #44	; 0x2c
 800373a:	fb01 f303 	mul.w	r3, r1, r3
 800373e:	4413      	add	r3, r2
 8003740:	334c      	adds	r3, #76	; 0x4c
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	6879      	ldr	r1, [r7, #4]
 8003746:	697a      	ldr	r2, [r7, #20]
 8003748:	202c      	movs	r0, #44	; 0x2c
 800374a:	fb00 f202 	mul.w	r2, r0, r2
 800374e:	440a      	add	r2, r1
 8003750:	3240      	adds	r2, #64	; 0x40
 8003752:	8812      	ldrh	r2, [r2, #0]
 8003754:	4413      	add	r3, r2
 8003756:	3b01      	subs	r3, #1
 8003758:	6879      	ldr	r1, [r7, #4]
 800375a:	697a      	ldr	r2, [r7, #20]
 800375c:	202c      	movs	r0, #44	; 0x2c
 800375e:	fb00 f202 	mul.w	r2, r0, r2
 8003762:	440a      	add	r2, r1
 8003764:	3240      	adds	r2, #64	; 0x40
 8003766:	8812      	ldrh	r2, [r2, #0]
 8003768:	fbb3 f3f2 	udiv	r3, r3, r2
 800376c:	60fb      	str	r3, [r7, #12]
          if ((num_packets & 1U) != 0U)
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	f003 0301 	and.w	r3, r3, #1
 8003774:	2b00      	cmp	r3, #0
 8003776:	f000 80b5 	beq.w	80038e4 <HCD_HC_OUT_IRQHandler+0x69c>
            hhcd->hc[ch_num].toggle_out ^= 1U;
 800377a:	687a      	ldr	r2, [r7, #4]
 800377c:	697b      	ldr	r3, [r7, #20]
 800377e:	212c      	movs	r1, #44	; 0x2c
 8003780:	fb01 f303 	mul.w	r3, r1, r3
 8003784:	4413      	add	r3, r2
 8003786:	3355      	adds	r3, #85	; 0x55
 8003788:	781b      	ldrb	r3, [r3, #0]
 800378a:	f083 0301 	eor.w	r3, r3, #1
 800378e:	b2d8      	uxtb	r0, r3
 8003790:	687a      	ldr	r2, [r7, #4]
 8003792:	697b      	ldr	r3, [r7, #20]
 8003794:	212c      	movs	r1, #44	; 0x2c
 8003796:	fb01 f303 	mul.w	r3, r1, r3
 800379a:	4413      	add	r3, r2
 800379c:	3355      	adds	r3, #85	; 0x55
 800379e:	4602      	mov	r2, r0
 80037a0:	701a      	strb	r2, [r3, #0]
 80037a2:	e09f      	b.n	80038e4 <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 80037a4:	687a      	ldr	r2, [r7, #4]
 80037a6:	697b      	ldr	r3, [r7, #20]
 80037a8:	212c      	movs	r1, #44	; 0x2c
 80037aa:	fb01 f303 	mul.w	r3, r1, r3
 80037ae:	4413      	add	r3, r2
 80037b0:	3361      	adds	r3, #97	; 0x61
 80037b2:	781b      	ldrb	r3, [r3, #0]
 80037b4:	2b03      	cmp	r3, #3
 80037b6:	d109      	bne.n	80037cc <HCD_HC_OUT_IRQHandler+0x584>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80037b8:	687a      	ldr	r2, [r7, #4]
 80037ba:	697b      	ldr	r3, [r7, #20]
 80037bc:	212c      	movs	r1, #44	; 0x2c
 80037be:	fb01 f303 	mul.w	r3, r1, r3
 80037c2:	4413      	add	r3, r2
 80037c4:	3360      	adds	r3, #96	; 0x60
 80037c6:	2202      	movs	r2, #2
 80037c8:	701a      	strb	r2, [r3, #0]
 80037ca:	e08b      	b.n	80038e4 <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 80037cc:	687a      	ldr	r2, [r7, #4]
 80037ce:	697b      	ldr	r3, [r7, #20]
 80037d0:	212c      	movs	r1, #44	; 0x2c
 80037d2:	fb01 f303 	mul.w	r3, r1, r3
 80037d6:	4413      	add	r3, r2
 80037d8:	3361      	adds	r3, #97	; 0x61
 80037da:	781b      	ldrb	r3, [r3, #0]
 80037dc:	2b04      	cmp	r3, #4
 80037de:	d109      	bne.n	80037f4 <HCD_HC_OUT_IRQHandler+0x5ac>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 80037e0:	687a      	ldr	r2, [r7, #4]
 80037e2:	697b      	ldr	r3, [r7, #20]
 80037e4:	212c      	movs	r1, #44	; 0x2c
 80037e6:	fb01 f303 	mul.w	r3, r1, r3
 80037ea:	4413      	add	r3, r2
 80037ec:	3360      	adds	r3, #96	; 0x60
 80037ee:	2202      	movs	r2, #2
 80037f0:	701a      	strb	r2, [r3, #0]
 80037f2:	e077      	b.n	80038e4 <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 80037f4:	687a      	ldr	r2, [r7, #4]
 80037f6:	697b      	ldr	r3, [r7, #20]
 80037f8:	212c      	movs	r1, #44	; 0x2c
 80037fa:	fb01 f303 	mul.w	r3, r1, r3
 80037fe:	4413      	add	r3, r2
 8003800:	3361      	adds	r3, #97	; 0x61
 8003802:	781b      	ldrb	r3, [r3, #0]
 8003804:	2b05      	cmp	r3, #5
 8003806:	d109      	bne.n	800381c <HCD_HC_OUT_IRQHandler+0x5d4>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8003808:	687a      	ldr	r2, [r7, #4]
 800380a:	697b      	ldr	r3, [r7, #20]
 800380c:	212c      	movs	r1, #44	; 0x2c
 800380e:	fb01 f303 	mul.w	r3, r1, r3
 8003812:	4413      	add	r3, r2
 8003814:	3360      	adds	r3, #96	; 0x60
 8003816:	2205      	movs	r2, #5
 8003818:	701a      	strb	r2, [r3, #0]
 800381a:	e063      	b.n	80038e4 <HCD_HC_OUT_IRQHandler+0x69c>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 800381c:	687a      	ldr	r2, [r7, #4]
 800381e:	697b      	ldr	r3, [r7, #20]
 8003820:	212c      	movs	r1, #44	; 0x2c
 8003822:	fb01 f303 	mul.w	r3, r1, r3
 8003826:	4413      	add	r3, r2
 8003828:	3361      	adds	r3, #97	; 0x61
 800382a:	781b      	ldrb	r3, [r3, #0]
 800382c:	2b06      	cmp	r3, #6
 800382e:	d009      	beq.n	8003844 <HCD_HC_OUT_IRQHandler+0x5fc>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8003830:	687a      	ldr	r2, [r7, #4]
 8003832:	697b      	ldr	r3, [r7, #20]
 8003834:	212c      	movs	r1, #44	; 0x2c
 8003836:	fb01 f303 	mul.w	r3, r1, r3
 800383a:	4413      	add	r3, r2
 800383c:	3361      	adds	r3, #97	; 0x61
 800383e:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8003840:	2b08      	cmp	r3, #8
 8003842:	d14f      	bne.n	80038e4 <HCD_HC_OUT_IRQHandler+0x69c>
      hhcd->hc[ch_num].ErrCnt++;
 8003844:	687a      	ldr	r2, [r7, #4]
 8003846:	697b      	ldr	r3, [r7, #20]
 8003848:	212c      	movs	r1, #44	; 0x2c
 800384a:	fb01 f303 	mul.w	r3, r1, r3
 800384e:	4413      	add	r3, r2
 8003850:	335c      	adds	r3, #92	; 0x5c
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	1c5a      	adds	r2, r3, #1
 8003856:	6879      	ldr	r1, [r7, #4]
 8003858:	697b      	ldr	r3, [r7, #20]
 800385a:	202c      	movs	r0, #44	; 0x2c
 800385c:	fb00 f303 	mul.w	r3, r0, r3
 8003860:	440b      	add	r3, r1
 8003862:	335c      	adds	r3, #92	; 0x5c
 8003864:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8003866:	687a      	ldr	r2, [r7, #4]
 8003868:	697b      	ldr	r3, [r7, #20]
 800386a:	212c      	movs	r1, #44	; 0x2c
 800386c:	fb01 f303 	mul.w	r3, r1, r3
 8003870:	4413      	add	r3, r2
 8003872:	335c      	adds	r3, #92	; 0x5c
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	2b02      	cmp	r3, #2
 8003878:	d912      	bls.n	80038a0 <HCD_HC_OUT_IRQHandler+0x658>
        hhcd->hc[ch_num].ErrCnt = 0U;
 800387a:	687a      	ldr	r2, [r7, #4]
 800387c:	697b      	ldr	r3, [r7, #20]
 800387e:	212c      	movs	r1, #44	; 0x2c
 8003880:	fb01 f303 	mul.w	r3, r1, r3
 8003884:	4413      	add	r3, r2
 8003886:	335c      	adds	r3, #92	; 0x5c
 8003888:	2200      	movs	r2, #0
 800388a:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 800388c:	687a      	ldr	r2, [r7, #4]
 800388e:	697b      	ldr	r3, [r7, #20]
 8003890:	212c      	movs	r1, #44	; 0x2c
 8003892:	fb01 f303 	mul.w	r3, r1, r3
 8003896:	4413      	add	r3, r2
 8003898:	3360      	adds	r3, #96	; 0x60
 800389a:	2204      	movs	r2, #4
 800389c:	701a      	strb	r2, [r3, #0]
 800389e:	e021      	b.n	80038e4 <HCD_HC_OUT_IRQHandler+0x69c>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80038a0:	687a      	ldr	r2, [r7, #4]
 80038a2:	697b      	ldr	r3, [r7, #20]
 80038a4:	212c      	movs	r1, #44	; 0x2c
 80038a6:	fb01 f303 	mul.w	r3, r1, r3
 80038aa:	4413      	add	r3, r2
 80038ac:	3360      	adds	r3, #96	; 0x60
 80038ae:	2202      	movs	r2, #2
 80038b0:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 80038b2:	697b      	ldr	r3, [r7, #20]
 80038b4:	015a      	lsls	r2, r3, #5
 80038b6:	69bb      	ldr	r3, [r7, #24]
 80038b8:	4413      	add	r3, r2
 80038ba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	613b      	str	r3, [r7, #16]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80038c2:	693b      	ldr	r3, [r7, #16]
 80038c4:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80038c8:	613b      	str	r3, [r7, #16]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80038ca:	693b      	ldr	r3, [r7, #16]
 80038cc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80038d0:	613b      	str	r3, [r7, #16]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 80038d2:	697b      	ldr	r3, [r7, #20]
 80038d4:	015a      	lsls	r2, r3, #5
 80038d6:	69bb      	ldr	r3, [r7, #24]
 80038d8:	4413      	add	r3, r2
 80038da:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80038de:	461a      	mov	r2, r3
 80038e0:	693b      	ldr	r3, [r7, #16]
 80038e2:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 80038e4:	697b      	ldr	r3, [r7, #20]
 80038e6:	015a      	lsls	r2, r3, #5
 80038e8:	69bb      	ldr	r3, [r7, #24]
 80038ea:	4413      	add	r3, r2
 80038ec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80038f0:	461a      	mov	r2, r3
 80038f2:	2302      	movs	r3, #2
 80038f4:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80038f6:	697b      	ldr	r3, [r7, #20]
 80038f8:	b2d9      	uxtb	r1, r3
 80038fa:	687a      	ldr	r2, [r7, #4]
 80038fc:	697b      	ldr	r3, [r7, #20]
 80038fe:	202c      	movs	r0, #44	; 0x2c
 8003900:	fb00 f303 	mul.w	r3, r0, r3
 8003904:	4413      	add	r3, r2
 8003906:	3360      	adds	r3, #96	; 0x60
 8003908:	781b      	ldrb	r3, [r3, #0]
 800390a:	461a      	mov	r2, r3
 800390c:	6878      	ldr	r0, [r7, #4]
 800390e:	f008 fef5 	bl	800c6fc <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8003912:	bf00      	nop
 8003914:	3720      	adds	r7, #32
 8003916:	46bd      	mov	sp, r7
 8003918:	bd80      	pop	{r7, pc}

0800391a <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 800391a:	b580      	push	{r7, lr}
 800391c:	b08a      	sub	sp, #40	; 0x28
 800391e:	af00      	add	r7, sp, #0
 8003920:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003928:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800392a:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t ch_num;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	6a1b      	ldr	r3, [r3, #32]
 8003932:	61fb      	str	r3, [r7, #28]
  ch_num = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8003934:	69fb      	ldr	r3, [r7, #28]
 8003936:	f003 030f 	and.w	r3, r3, #15
 800393a:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 800393c:	69fb      	ldr	r3, [r7, #28]
 800393e:	0c5b      	lsrs	r3, r3, #17
 8003940:	f003 030f 	and.w	r3, r3, #15
 8003944:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003946:	69fb      	ldr	r3, [r7, #28]
 8003948:	091b      	lsrs	r3, r3, #4
 800394a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800394e:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8003950:	697b      	ldr	r3, [r7, #20]
 8003952:	2b02      	cmp	r3, #2
 8003954:	d004      	beq.n	8003960 <HCD_RXQLVL_IRQHandler+0x46>
 8003956:	697b      	ldr	r3, [r7, #20]
 8003958:	2b05      	cmp	r3, #5
 800395a:	f000 80a9 	beq.w	8003ab0 <HCD_RXQLVL_IRQHandler+0x196>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 800395e:	e0aa      	b.n	8003ab6 <HCD_RXQLVL_IRQHandler+0x19c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 8003960:	693b      	ldr	r3, [r7, #16]
 8003962:	2b00      	cmp	r3, #0
 8003964:	f000 80a6 	beq.w	8003ab4 <HCD_RXQLVL_IRQHandler+0x19a>
 8003968:	687a      	ldr	r2, [r7, #4]
 800396a:	69bb      	ldr	r3, [r7, #24]
 800396c:	212c      	movs	r1, #44	; 0x2c
 800396e:	fb01 f303 	mul.w	r3, r1, r3
 8003972:	4413      	add	r3, r2
 8003974:	3344      	adds	r3, #68	; 0x44
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	2b00      	cmp	r3, #0
 800397a:	f000 809b 	beq.w	8003ab4 <HCD_RXQLVL_IRQHandler+0x19a>
        if ((hhcd->hc[ch_num].xfer_count + pktcnt) <= hhcd->hc[ch_num].xfer_len)
 800397e:	687a      	ldr	r2, [r7, #4]
 8003980:	69bb      	ldr	r3, [r7, #24]
 8003982:	212c      	movs	r1, #44	; 0x2c
 8003984:	fb01 f303 	mul.w	r3, r1, r3
 8003988:	4413      	add	r3, r2
 800398a:	3350      	adds	r3, #80	; 0x50
 800398c:	681a      	ldr	r2, [r3, #0]
 800398e:	693b      	ldr	r3, [r7, #16]
 8003990:	441a      	add	r2, r3
 8003992:	6879      	ldr	r1, [r7, #4]
 8003994:	69bb      	ldr	r3, [r7, #24]
 8003996:	202c      	movs	r0, #44	; 0x2c
 8003998:	fb00 f303 	mul.w	r3, r0, r3
 800399c:	440b      	add	r3, r1
 800399e:	334c      	adds	r3, #76	; 0x4c
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	429a      	cmp	r2, r3
 80039a4:	d87a      	bhi.n	8003a9c <HCD_RXQLVL_IRQHandler+0x182>
          (void)USB_ReadPacket(hhcd->Instance,
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	6818      	ldr	r0, [r3, #0]
 80039aa:	687a      	ldr	r2, [r7, #4]
 80039ac:	69bb      	ldr	r3, [r7, #24]
 80039ae:	212c      	movs	r1, #44	; 0x2c
 80039b0:	fb01 f303 	mul.w	r3, r1, r3
 80039b4:	4413      	add	r3, r2
 80039b6:	3344      	adds	r3, #68	; 0x44
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	693a      	ldr	r2, [r7, #16]
 80039bc:	b292      	uxth	r2, r2
 80039be:	4619      	mov	r1, r3
 80039c0:	f003 fa68 	bl	8006e94 <USB_ReadPacket>
          hhcd->hc[ch_num].xfer_buff += pktcnt;
 80039c4:	687a      	ldr	r2, [r7, #4]
 80039c6:	69bb      	ldr	r3, [r7, #24]
 80039c8:	212c      	movs	r1, #44	; 0x2c
 80039ca:	fb01 f303 	mul.w	r3, r1, r3
 80039ce:	4413      	add	r3, r2
 80039d0:	3344      	adds	r3, #68	; 0x44
 80039d2:	681a      	ldr	r2, [r3, #0]
 80039d4:	693b      	ldr	r3, [r7, #16]
 80039d6:	441a      	add	r2, r3
 80039d8:	6879      	ldr	r1, [r7, #4]
 80039da:	69bb      	ldr	r3, [r7, #24]
 80039dc:	202c      	movs	r0, #44	; 0x2c
 80039de:	fb00 f303 	mul.w	r3, r0, r3
 80039e2:	440b      	add	r3, r1
 80039e4:	3344      	adds	r3, #68	; 0x44
 80039e6:	601a      	str	r2, [r3, #0]
          hhcd->hc[ch_num].xfer_count += pktcnt;
 80039e8:	687a      	ldr	r2, [r7, #4]
 80039ea:	69bb      	ldr	r3, [r7, #24]
 80039ec:	212c      	movs	r1, #44	; 0x2c
 80039ee:	fb01 f303 	mul.w	r3, r1, r3
 80039f2:	4413      	add	r3, r2
 80039f4:	3350      	adds	r3, #80	; 0x50
 80039f6:	681a      	ldr	r2, [r3, #0]
 80039f8:	693b      	ldr	r3, [r7, #16]
 80039fa:	441a      	add	r2, r3
 80039fc:	6879      	ldr	r1, [r7, #4]
 80039fe:	69bb      	ldr	r3, [r7, #24]
 8003a00:	202c      	movs	r0, #44	; 0x2c
 8003a02:	fb00 f303 	mul.w	r3, r0, r3
 8003a06:	440b      	add	r3, r1
 8003a08:	3350      	adds	r3, #80	; 0x50
 8003a0a:	601a      	str	r2, [r3, #0]
          xferSizePktCnt = (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8003a0c:	69bb      	ldr	r3, [r7, #24]
 8003a0e:	015a      	lsls	r2, r3, #5
 8003a10:	6a3b      	ldr	r3, [r7, #32]
 8003a12:	4413      	add	r3, r2
 8003a14:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003a18:	691b      	ldr	r3, [r3, #16]
 8003a1a:	0cdb      	lsrs	r3, r3, #19
 8003a1c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003a20:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[ch_num].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8003a22:	687a      	ldr	r2, [r7, #4]
 8003a24:	69bb      	ldr	r3, [r7, #24]
 8003a26:	212c      	movs	r1, #44	; 0x2c
 8003a28:	fb01 f303 	mul.w	r3, r1, r3
 8003a2c:	4413      	add	r3, r2
 8003a2e:	3340      	adds	r3, #64	; 0x40
 8003a30:	881b      	ldrh	r3, [r3, #0]
 8003a32:	461a      	mov	r2, r3
 8003a34:	693b      	ldr	r3, [r7, #16]
 8003a36:	4293      	cmp	r3, r2
 8003a38:	d13c      	bne.n	8003ab4 <HCD_RXQLVL_IRQHandler+0x19a>
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d039      	beq.n	8003ab4 <HCD_RXQLVL_IRQHandler+0x19a>
            tmpreg = USBx_HC(ch_num)->HCCHAR;
 8003a40:	69bb      	ldr	r3, [r7, #24]
 8003a42:	015a      	lsls	r2, r3, #5
 8003a44:	6a3b      	ldr	r3, [r7, #32]
 8003a46:	4413      	add	r3, r2
 8003a48:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003a50:	68bb      	ldr	r3, [r7, #8]
 8003a52:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8003a56:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003a58:	68bb      	ldr	r3, [r7, #8]
 8003a5a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003a5e:	60bb      	str	r3, [r7, #8]
            USBx_HC(ch_num)->HCCHAR = tmpreg;
 8003a60:	69bb      	ldr	r3, [r7, #24]
 8003a62:	015a      	lsls	r2, r3, #5
 8003a64:	6a3b      	ldr	r3, [r7, #32]
 8003a66:	4413      	add	r3, r2
 8003a68:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003a6c:	461a      	mov	r2, r3
 8003a6e:	68bb      	ldr	r3, [r7, #8]
 8003a70:	6013      	str	r3, [r2, #0]
            hhcd->hc[ch_num].toggle_in ^= 1U;
 8003a72:	687a      	ldr	r2, [r7, #4]
 8003a74:	69bb      	ldr	r3, [r7, #24]
 8003a76:	212c      	movs	r1, #44	; 0x2c
 8003a78:	fb01 f303 	mul.w	r3, r1, r3
 8003a7c:	4413      	add	r3, r2
 8003a7e:	3354      	adds	r3, #84	; 0x54
 8003a80:	781b      	ldrb	r3, [r3, #0]
 8003a82:	f083 0301 	eor.w	r3, r3, #1
 8003a86:	b2d8      	uxtb	r0, r3
 8003a88:	687a      	ldr	r2, [r7, #4]
 8003a8a:	69bb      	ldr	r3, [r7, #24]
 8003a8c:	212c      	movs	r1, #44	; 0x2c
 8003a8e:	fb01 f303 	mul.w	r3, r1, r3
 8003a92:	4413      	add	r3, r2
 8003a94:	3354      	adds	r3, #84	; 0x54
 8003a96:	4602      	mov	r2, r0
 8003a98:	701a      	strb	r2, [r3, #0]
      break;
 8003a9a:	e00b      	b.n	8003ab4 <HCD_RXQLVL_IRQHandler+0x19a>
          hhcd->hc[ch_num].urb_state = URB_ERROR;
 8003a9c:	687a      	ldr	r2, [r7, #4]
 8003a9e:	69bb      	ldr	r3, [r7, #24]
 8003aa0:	212c      	movs	r1, #44	; 0x2c
 8003aa2:	fb01 f303 	mul.w	r3, r1, r3
 8003aa6:	4413      	add	r3, r2
 8003aa8:	3360      	adds	r3, #96	; 0x60
 8003aaa:	2204      	movs	r2, #4
 8003aac:	701a      	strb	r2, [r3, #0]
      break;
 8003aae:	e001      	b.n	8003ab4 <HCD_RXQLVL_IRQHandler+0x19a>
      break;
 8003ab0:	bf00      	nop
 8003ab2:	e000      	b.n	8003ab6 <HCD_RXQLVL_IRQHandler+0x19c>
      break;
 8003ab4:	bf00      	nop
  }
}
 8003ab6:	bf00      	nop
 8003ab8:	3728      	adds	r7, #40	; 0x28
 8003aba:	46bd      	mov	sp, r7
 8003abc:	bd80      	pop	{r7, pc}

08003abe <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8003abe:	b580      	push	{r7, lr}
 8003ac0:	b086      	sub	sp, #24
 8003ac2:	af00      	add	r7, sp, #0
 8003ac4:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003acc:	697b      	ldr	r3, [r7, #20]
 8003ace:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8003ad0:	693b      	ldr	r3, [r7, #16]
 8003ad2:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8003ada:	693b      	ldr	r3, [r7, #16]
 8003adc:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8003ae4:	68bb      	ldr	r3, [r7, #8]
 8003ae6:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8003aea:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	f003 0302 	and.w	r3, r3, #2
 8003af2:	2b02      	cmp	r3, #2
 8003af4:	d10b      	bne.n	8003b0e <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	f003 0301 	and.w	r3, r3, #1
 8003afc:	2b01      	cmp	r3, #1
 8003afe:	d102      	bne.n	8003b06 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8003b00:	6878      	ldr	r0, [r7, #4]
 8003b02:	f008 fddf 	bl	800c6c4 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8003b06:	68bb      	ldr	r3, [r7, #8]
 8003b08:	f043 0302 	orr.w	r3, r3, #2
 8003b0c:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	f003 0308 	and.w	r3, r3, #8
 8003b14:	2b08      	cmp	r3, #8
 8003b16:	d132      	bne.n	8003b7e <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8003b18:	68bb      	ldr	r3, [r7, #8]
 8003b1a:	f043 0308 	orr.w	r3, r3, #8
 8003b1e:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	f003 0304 	and.w	r3, r3, #4
 8003b26:	2b04      	cmp	r3, #4
 8003b28:	d126      	bne.n	8003b78 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	699b      	ldr	r3, [r3, #24]
 8003b2e:	2b02      	cmp	r3, #2
 8003b30:	d113      	bne.n	8003b5a <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 8003b38:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003b3c:	d106      	bne.n	8003b4c <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	2102      	movs	r1, #2
 8003b44:	4618      	mov	r0, r3
 8003b46:	f003 fb13 	bl	8007170 <USB_InitFSLSPClkSel>
 8003b4a:	e011      	b.n	8003b70 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	2101      	movs	r1, #1
 8003b52:	4618      	mov	r0, r3
 8003b54:	f003 fb0c 	bl	8007170 <USB_InitFSLSPClkSel>
 8003b58:	e00a      	b.n	8003b70 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	68db      	ldr	r3, [r3, #12]
 8003b5e:	2b01      	cmp	r3, #1
 8003b60:	d106      	bne.n	8003b70 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = 60000U;
 8003b62:	693b      	ldr	r3, [r7, #16]
 8003b64:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003b68:	461a      	mov	r2, r3
 8003b6a:	f64e 2360 	movw	r3, #60000	; 0xea60
 8003b6e:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8003b70:	6878      	ldr	r0, [r7, #4]
 8003b72:	f008 fdd5 	bl	800c720 <HAL_HCD_PortEnabled_Callback>
 8003b76:	e002      	b.n	8003b7e <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8003b78:	6878      	ldr	r0, [r7, #4]
 8003b7a:	f008 fddf 	bl	800c73c <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	f003 0320 	and.w	r3, r3, #32
 8003b84:	2b20      	cmp	r3, #32
 8003b86:	d103      	bne.n	8003b90 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8003b88:	68bb      	ldr	r3, [r7, #8]
 8003b8a:	f043 0320 	orr.w	r3, r3, #32
 8003b8e:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8003b90:	693b      	ldr	r3, [r7, #16]
 8003b92:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8003b96:	461a      	mov	r2, r3
 8003b98:	68bb      	ldr	r3, [r7, #8]
 8003b9a:	6013      	str	r3, [r2, #0]
}
 8003b9c:	bf00      	nop
 8003b9e:	3718      	adds	r7, #24
 8003ba0:	46bd      	mov	sp, r7
 8003ba2:	bd80      	pop	{r7, pc}

08003ba4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003ba4:	b580      	push	{r7, lr}
 8003ba6:	b084      	sub	sp, #16
 8003ba8:	af00      	add	r7, sp, #0
 8003baa:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d101      	bne.n	8003bb6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003bb2:	2301      	movs	r3, #1
 8003bb4:	e12b      	b.n	8003e0e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003bbc:	b2db      	uxtb	r3, r3
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d106      	bne.n	8003bd0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	2200      	movs	r2, #0
 8003bc6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003bca:	6878      	ldr	r0, [r7, #4]
 8003bcc:	f7fd fbda 	bl	8001384 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	2224      	movs	r2, #36	; 0x24
 8003bd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	681a      	ldr	r2, [r3, #0]
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	f022 0201 	bic.w	r2, r2, #1
 8003be6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	681a      	ldr	r2, [r3, #0]
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003bf6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	681a      	ldr	r2, [r3, #0]
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003c06:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003c08:	f001 fa20 	bl	800504c <HAL_RCC_GetPCLK1Freq>
 8003c0c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	685b      	ldr	r3, [r3, #4]
 8003c12:	4a81      	ldr	r2, [pc, #516]	; (8003e18 <HAL_I2C_Init+0x274>)
 8003c14:	4293      	cmp	r3, r2
 8003c16:	d807      	bhi.n	8003c28 <HAL_I2C_Init+0x84>
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	4a80      	ldr	r2, [pc, #512]	; (8003e1c <HAL_I2C_Init+0x278>)
 8003c1c:	4293      	cmp	r3, r2
 8003c1e:	bf94      	ite	ls
 8003c20:	2301      	movls	r3, #1
 8003c22:	2300      	movhi	r3, #0
 8003c24:	b2db      	uxtb	r3, r3
 8003c26:	e006      	b.n	8003c36 <HAL_I2C_Init+0x92>
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	4a7d      	ldr	r2, [pc, #500]	; (8003e20 <HAL_I2C_Init+0x27c>)
 8003c2c:	4293      	cmp	r3, r2
 8003c2e:	bf94      	ite	ls
 8003c30:	2301      	movls	r3, #1
 8003c32:	2300      	movhi	r3, #0
 8003c34:	b2db      	uxtb	r3, r3
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d001      	beq.n	8003c3e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003c3a:	2301      	movs	r3, #1
 8003c3c:	e0e7      	b.n	8003e0e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	4a78      	ldr	r2, [pc, #480]	; (8003e24 <HAL_I2C_Init+0x280>)
 8003c42:	fba2 2303 	umull	r2, r3, r2, r3
 8003c46:	0c9b      	lsrs	r3, r3, #18
 8003c48:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	685b      	ldr	r3, [r3, #4]
 8003c50:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	68ba      	ldr	r2, [r7, #8]
 8003c5a:	430a      	orrs	r2, r1
 8003c5c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	6a1b      	ldr	r3, [r3, #32]
 8003c64:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	685b      	ldr	r3, [r3, #4]
 8003c6c:	4a6a      	ldr	r2, [pc, #424]	; (8003e18 <HAL_I2C_Init+0x274>)
 8003c6e:	4293      	cmp	r3, r2
 8003c70:	d802      	bhi.n	8003c78 <HAL_I2C_Init+0xd4>
 8003c72:	68bb      	ldr	r3, [r7, #8]
 8003c74:	3301      	adds	r3, #1
 8003c76:	e009      	b.n	8003c8c <HAL_I2C_Init+0xe8>
 8003c78:	68bb      	ldr	r3, [r7, #8]
 8003c7a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003c7e:	fb02 f303 	mul.w	r3, r2, r3
 8003c82:	4a69      	ldr	r2, [pc, #420]	; (8003e28 <HAL_I2C_Init+0x284>)
 8003c84:	fba2 2303 	umull	r2, r3, r2, r3
 8003c88:	099b      	lsrs	r3, r3, #6
 8003c8a:	3301      	adds	r3, #1
 8003c8c:	687a      	ldr	r2, [r7, #4]
 8003c8e:	6812      	ldr	r2, [r2, #0]
 8003c90:	430b      	orrs	r3, r1
 8003c92:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	69db      	ldr	r3, [r3, #28]
 8003c9a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003c9e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	685b      	ldr	r3, [r3, #4]
 8003ca6:	495c      	ldr	r1, [pc, #368]	; (8003e18 <HAL_I2C_Init+0x274>)
 8003ca8:	428b      	cmp	r3, r1
 8003caa:	d819      	bhi.n	8003ce0 <HAL_I2C_Init+0x13c>
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	1e59      	subs	r1, r3, #1
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	685b      	ldr	r3, [r3, #4]
 8003cb4:	005b      	lsls	r3, r3, #1
 8003cb6:	fbb1 f3f3 	udiv	r3, r1, r3
 8003cba:	1c59      	adds	r1, r3, #1
 8003cbc:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003cc0:	400b      	ands	r3, r1
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d00a      	beq.n	8003cdc <HAL_I2C_Init+0x138>
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	1e59      	subs	r1, r3, #1
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	685b      	ldr	r3, [r3, #4]
 8003cce:	005b      	lsls	r3, r3, #1
 8003cd0:	fbb1 f3f3 	udiv	r3, r1, r3
 8003cd4:	3301      	adds	r3, #1
 8003cd6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003cda:	e051      	b.n	8003d80 <HAL_I2C_Init+0x1dc>
 8003cdc:	2304      	movs	r3, #4
 8003cde:	e04f      	b.n	8003d80 <HAL_I2C_Init+0x1dc>
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	689b      	ldr	r3, [r3, #8]
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d111      	bne.n	8003d0c <HAL_I2C_Init+0x168>
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	1e58      	subs	r0, r3, #1
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	6859      	ldr	r1, [r3, #4]
 8003cf0:	460b      	mov	r3, r1
 8003cf2:	005b      	lsls	r3, r3, #1
 8003cf4:	440b      	add	r3, r1
 8003cf6:	fbb0 f3f3 	udiv	r3, r0, r3
 8003cfa:	3301      	adds	r3, #1
 8003cfc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	bf0c      	ite	eq
 8003d04:	2301      	moveq	r3, #1
 8003d06:	2300      	movne	r3, #0
 8003d08:	b2db      	uxtb	r3, r3
 8003d0a:	e012      	b.n	8003d32 <HAL_I2C_Init+0x18e>
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	1e58      	subs	r0, r3, #1
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	6859      	ldr	r1, [r3, #4]
 8003d14:	460b      	mov	r3, r1
 8003d16:	009b      	lsls	r3, r3, #2
 8003d18:	440b      	add	r3, r1
 8003d1a:	0099      	lsls	r1, r3, #2
 8003d1c:	440b      	add	r3, r1
 8003d1e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003d22:	3301      	adds	r3, #1
 8003d24:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	bf0c      	ite	eq
 8003d2c:	2301      	moveq	r3, #1
 8003d2e:	2300      	movne	r3, #0
 8003d30:	b2db      	uxtb	r3, r3
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d001      	beq.n	8003d3a <HAL_I2C_Init+0x196>
 8003d36:	2301      	movs	r3, #1
 8003d38:	e022      	b.n	8003d80 <HAL_I2C_Init+0x1dc>
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	689b      	ldr	r3, [r3, #8]
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d10e      	bne.n	8003d60 <HAL_I2C_Init+0x1bc>
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	1e58      	subs	r0, r3, #1
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	6859      	ldr	r1, [r3, #4]
 8003d4a:	460b      	mov	r3, r1
 8003d4c:	005b      	lsls	r3, r3, #1
 8003d4e:	440b      	add	r3, r1
 8003d50:	fbb0 f3f3 	udiv	r3, r0, r3
 8003d54:	3301      	adds	r3, #1
 8003d56:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003d5a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003d5e:	e00f      	b.n	8003d80 <HAL_I2C_Init+0x1dc>
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	1e58      	subs	r0, r3, #1
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	6859      	ldr	r1, [r3, #4]
 8003d68:	460b      	mov	r3, r1
 8003d6a:	009b      	lsls	r3, r3, #2
 8003d6c:	440b      	add	r3, r1
 8003d6e:	0099      	lsls	r1, r3, #2
 8003d70:	440b      	add	r3, r1
 8003d72:	fbb0 f3f3 	udiv	r3, r0, r3
 8003d76:	3301      	adds	r3, #1
 8003d78:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003d7c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003d80:	6879      	ldr	r1, [r7, #4]
 8003d82:	6809      	ldr	r1, [r1, #0]
 8003d84:	4313      	orrs	r3, r2
 8003d86:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	69da      	ldr	r2, [r3, #28]
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	6a1b      	ldr	r3, [r3, #32]
 8003d9a:	431a      	orrs	r2, r3
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	430a      	orrs	r2, r1
 8003da2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	689b      	ldr	r3, [r3, #8]
 8003daa:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003dae:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003db2:	687a      	ldr	r2, [r7, #4]
 8003db4:	6911      	ldr	r1, [r2, #16]
 8003db6:	687a      	ldr	r2, [r7, #4]
 8003db8:	68d2      	ldr	r2, [r2, #12]
 8003dba:	4311      	orrs	r1, r2
 8003dbc:	687a      	ldr	r2, [r7, #4]
 8003dbe:	6812      	ldr	r2, [r2, #0]
 8003dc0:	430b      	orrs	r3, r1
 8003dc2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	68db      	ldr	r3, [r3, #12]
 8003dca:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	695a      	ldr	r2, [r3, #20]
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	699b      	ldr	r3, [r3, #24]
 8003dd6:	431a      	orrs	r2, r3
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	430a      	orrs	r2, r1
 8003dde:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	681a      	ldr	r2, [r3, #0]
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	f042 0201 	orr.w	r2, r2, #1
 8003dee:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	2200      	movs	r2, #0
 8003df4:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	2220      	movs	r2, #32
 8003dfa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	2200      	movs	r2, #0
 8003e02:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	2200      	movs	r2, #0
 8003e08:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003e0c:	2300      	movs	r3, #0
}
 8003e0e:	4618      	mov	r0, r3
 8003e10:	3710      	adds	r7, #16
 8003e12:	46bd      	mov	sp, r7
 8003e14:	bd80      	pop	{r7, pc}
 8003e16:	bf00      	nop
 8003e18:	000186a0 	.word	0x000186a0
 8003e1c:	001e847f 	.word	0x001e847f
 8003e20:	003d08ff 	.word	0x003d08ff
 8003e24:	431bde83 	.word	0x431bde83
 8003e28:	10624dd3 	.word	0x10624dd3

08003e2c <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8003e2c:	b580      	push	{r7, lr}
 8003e2e:	b088      	sub	sp, #32
 8003e30:	af00      	add	r7, sp, #0
 8003e32:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d101      	bne.n	8003e3e <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8003e3a:	2301      	movs	r3, #1
 8003e3c:	e128      	b.n	8004090 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003e44:	b2db      	uxtb	r3, r3
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d109      	bne.n	8003e5e <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	2200      	movs	r2, #0
 8003e4e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	4a90      	ldr	r2, [pc, #576]	; (8004098 <HAL_I2S_Init+0x26c>)
 8003e56:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8003e58:	6878      	ldr	r0, [r7, #4]
 8003e5a:	f7fd fadb 	bl	8001414 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	2202      	movs	r2, #2
 8003e62:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	69db      	ldr	r3, [r3, #28]
 8003e6c:	687a      	ldr	r2, [r7, #4]
 8003e6e:	6812      	ldr	r2, [r2, #0]
 8003e70:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8003e74:	f023 030f 	bic.w	r3, r3, #15
 8003e78:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	2202      	movs	r2, #2
 8003e80:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	695b      	ldr	r3, [r3, #20]
 8003e86:	2b02      	cmp	r3, #2
 8003e88:	d060      	beq.n	8003f4c <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	68db      	ldr	r3, [r3, #12]
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d102      	bne.n	8003e98 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8003e92:	2310      	movs	r3, #16
 8003e94:	617b      	str	r3, [r7, #20]
 8003e96:	e001      	b.n	8003e9c <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8003e98:	2320      	movs	r3, #32
 8003e9a:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	689b      	ldr	r3, [r3, #8]
 8003ea0:	2b20      	cmp	r3, #32
 8003ea2:	d802      	bhi.n	8003eaa <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8003ea4:	697b      	ldr	r3, [r7, #20]
 8003ea6:	005b      	lsls	r3, r3, #1
 8003ea8:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8003eaa:	2001      	movs	r0, #1
 8003eac:	f001 fa0a 	bl	80052c4 <HAL_RCCEx_GetPeriphCLKFreq>
 8003eb0:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	691b      	ldr	r3, [r3, #16]
 8003eb6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003eba:	d125      	bne.n	8003f08 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	68db      	ldr	r3, [r3, #12]
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d010      	beq.n	8003ee6 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003ec4:	697b      	ldr	r3, [r7, #20]
 8003ec6:	009b      	lsls	r3, r3, #2
 8003ec8:	68fa      	ldr	r2, [r7, #12]
 8003eca:	fbb2 f2f3 	udiv	r2, r2, r3
 8003ece:	4613      	mov	r3, r2
 8003ed0:	009b      	lsls	r3, r3, #2
 8003ed2:	4413      	add	r3, r2
 8003ed4:	005b      	lsls	r3, r3, #1
 8003ed6:	461a      	mov	r2, r3
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	695b      	ldr	r3, [r3, #20]
 8003edc:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ee0:	3305      	adds	r3, #5
 8003ee2:	613b      	str	r3, [r7, #16]
 8003ee4:	e01f      	b.n	8003f26 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003ee6:	697b      	ldr	r3, [r7, #20]
 8003ee8:	00db      	lsls	r3, r3, #3
 8003eea:	68fa      	ldr	r2, [r7, #12]
 8003eec:	fbb2 f2f3 	udiv	r2, r2, r3
 8003ef0:	4613      	mov	r3, r2
 8003ef2:	009b      	lsls	r3, r3, #2
 8003ef4:	4413      	add	r3, r2
 8003ef6:	005b      	lsls	r3, r3, #1
 8003ef8:	461a      	mov	r2, r3
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	695b      	ldr	r3, [r3, #20]
 8003efe:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f02:	3305      	adds	r3, #5
 8003f04:	613b      	str	r3, [r7, #16]
 8003f06:	e00e      	b.n	8003f26 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003f08:	68fa      	ldr	r2, [r7, #12]
 8003f0a:	697b      	ldr	r3, [r7, #20]
 8003f0c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003f10:	4613      	mov	r3, r2
 8003f12:	009b      	lsls	r3, r3, #2
 8003f14:	4413      	add	r3, r2
 8003f16:	005b      	lsls	r3, r3, #1
 8003f18:	461a      	mov	r2, r3
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	695b      	ldr	r3, [r3, #20]
 8003f1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f22:	3305      	adds	r3, #5
 8003f24:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8003f26:	693b      	ldr	r3, [r7, #16]
 8003f28:	4a5c      	ldr	r2, [pc, #368]	; (800409c <HAL_I2S_Init+0x270>)
 8003f2a:	fba2 2303 	umull	r2, r3, r2, r3
 8003f2e:	08db      	lsrs	r3, r3, #3
 8003f30:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8003f32:	693b      	ldr	r3, [r7, #16]
 8003f34:	f003 0301 	and.w	r3, r3, #1
 8003f38:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8003f3a:	693a      	ldr	r2, [r7, #16]
 8003f3c:	69bb      	ldr	r3, [r7, #24]
 8003f3e:	1ad3      	subs	r3, r2, r3
 8003f40:	085b      	lsrs	r3, r3, #1
 8003f42:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8003f44:	69bb      	ldr	r3, [r7, #24]
 8003f46:	021b      	lsls	r3, r3, #8
 8003f48:	61bb      	str	r3, [r7, #24]
 8003f4a:	e003      	b.n	8003f54 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8003f4c:	2302      	movs	r3, #2
 8003f4e:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8003f50:	2300      	movs	r3, #0
 8003f52:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8003f54:	69fb      	ldr	r3, [r7, #28]
 8003f56:	2b01      	cmp	r3, #1
 8003f58:	d902      	bls.n	8003f60 <HAL_I2S_Init+0x134>
 8003f5a:	69fb      	ldr	r3, [r7, #28]
 8003f5c:	2bff      	cmp	r3, #255	; 0xff
 8003f5e:	d907      	bls.n	8003f70 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f64:	f043 0210 	orr.w	r2, r3, #16
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 8003f6c:	2301      	movs	r3, #1
 8003f6e:	e08f      	b.n	8004090 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	691a      	ldr	r2, [r3, #16]
 8003f74:	69bb      	ldr	r3, [r7, #24]
 8003f76:	ea42 0103 	orr.w	r1, r2, r3
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	69fa      	ldr	r2, [r7, #28]
 8003f80:	430a      	orrs	r2, r1
 8003f82:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	69db      	ldr	r3, [r3, #28]
 8003f8a:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8003f8e:	f023 030f 	bic.w	r3, r3, #15
 8003f92:	687a      	ldr	r2, [r7, #4]
 8003f94:	6851      	ldr	r1, [r2, #4]
 8003f96:	687a      	ldr	r2, [r7, #4]
 8003f98:	6892      	ldr	r2, [r2, #8]
 8003f9a:	4311      	orrs	r1, r2
 8003f9c:	687a      	ldr	r2, [r7, #4]
 8003f9e:	68d2      	ldr	r2, [r2, #12]
 8003fa0:	4311      	orrs	r1, r2
 8003fa2:	687a      	ldr	r2, [r7, #4]
 8003fa4:	6992      	ldr	r2, [r2, #24]
 8003fa6:	430a      	orrs	r2, r1
 8003fa8:	431a      	orrs	r2, r3
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003fb2:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	6a1b      	ldr	r3, [r3, #32]
 8003fb8:	2b01      	cmp	r3, #1
 8003fba:	d161      	bne.n	8004080 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	4a38      	ldr	r2, [pc, #224]	; (80040a0 <HAL_I2S_Init+0x274>)
 8003fc0:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	4a37      	ldr	r2, [pc, #220]	; (80040a4 <HAL_I2S_Init+0x278>)
 8003fc8:	4293      	cmp	r3, r2
 8003fca:	d101      	bne.n	8003fd0 <HAL_I2S_Init+0x1a4>
 8003fcc:	4b36      	ldr	r3, [pc, #216]	; (80040a8 <HAL_I2S_Init+0x27c>)
 8003fce:	e001      	b.n	8003fd4 <HAL_I2S_Init+0x1a8>
 8003fd0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003fd4:	69db      	ldr	r3, [r3, #28]
 8003fd6:	687a      	ldr	r2, [r7, #4]
 8003fd8:	6812      	ldr	r2, [r2, #0]
 8003fda:	4932      	ldr	r1, [pc, #200]	; (80040a4 <HAL_I2S_Init+0x278>)
 8003fdc:	428a      	cmp	r2, r1
 8003fde:	d101      	bne.n	8003fe4 <HAL_I2S_Init+0x1b8>
 8003fe0:	4a31      	ldr	r2, [pc, #196]	; (80040a8 <HAL_I2S_Init+0x27c>)
 8003fe2:	e001      	b.n	8003fe8 <HAL_I2S_Init+0x1bc>
 8003fe4:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8003fe8:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8003fec:	f023 030f 	bic.w	r3, r3, #15
 8003ff0:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	4a2b      	ldr	r2, [pc, #172]	; (80040a4 <HAL_I2S_Init+0x278>)
 8003ff8:	4293      	cmp	r3, r2
 8003ffa:	d101      	bne.n	8004000 <HAL_I2S_Init+0x1d4>
 8003ffc:	4b2a      	ldr	r3, [pc, #168]	; (80040a8 <HAL_I2S_Init+0x27c>)
 8003ffe:	e001      	b.n	8004004 <HAL_I2S_Init+0x1d8>
 8004000:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004004:	2202      	movs	r2, #2
 8004006:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	4a25      	ldr	r2, [pc, #148]	; (80040a4 <HAL_I2S_Init+0x278>)
 800400e:	4293      	cmp	r3, r2
 8004010:	d101      	bne.n	8004016 <HAL_I2S_Init+0x1ea>
 8004012:	4b25      	ldr	r3, [pc, #148]	; (80040a8 <HAL_I2S_Init+0x27c>)
 8004014:	e001      	b.n	800401a <HAL_I2S_Init+0x1ee>
 8004016:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800401a:	69db      	ldr	r3, [r3, #28]
 800401c:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	685b      	ldr	r3, [r3, #4]
 8004022:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004026:	d003      	beq.n	8004030 <HAL_I2S_Init+0x204>
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	685b      	ldr	r3, [r3, #4]
 800402c:	2b00      	cmp	r3, #0
 800402e:	d103      	bne.n	8004038 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8004030:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004034:	613b      	str	r3, [r7, #16]
 8004036:	e001      	b.n	800403c <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8004038:	2300      	movs	r3, #0
 800403a:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 800403c:	693b      	ldr	r3, [r7, #16]
 800403e:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	689b      	ldr	r3, [r3, #8]
 8004044:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8004046:	4313      	orrs	r3, r2
 8004048:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	68db      	ldr	r3, [r3, #12]
 800404e:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8004050:	4313      	orrs	r3, r2
 8004052:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	699b      	ldr	r3, [r3, #24]
 8004058:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800405a:	4313      	orrs	r3, r2
 800405c:	b29a      	uxth	r2, r3
 800405e:	897b      	ldrh	r3, [r7, #10]
 8004060:	4313      	orrs	r3, r2
 8004062:	b29b      	uxth	r3, r3
 8004064:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8004068:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	4a0d      	ldr	r2, [pc, #52]	; (80040a4 <HAL_I2S_Init+0x278>)
 8004070:	4293      	cmp	r3, r2
 8004072:	d101      	bne.n	8004078 <HAL_I2S_Init+0x24c>
 8004074:	4b0c      	ldr	r3, [pc, #48]	; (80040a8 <HAL_I2S_Init+0x27c>)
 8004076:	e001      	b.n	800407c <HAL_I2S_Init+0x250>
 8004078:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800407c:	897a      	ldrh	r2, [r7, #10]
 800407e:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	2200      	movs	r2, #0
 8004084:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	2201      	movs	r2, #1
 800408a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 800408e:	2300      	movs	r3, #0
}
 8004090:	4618      	mov	r0, r3
 8004092:	3720      	adds	r7, #32
 8004094:	46bd      	mov	sp, r7
 8004096:	bd80      	pop	{r7, pc}
 8004098:	080041a3 	.word	0x080041a3
 800409c:	cccccccd 	.word	0xcccccccd
 80040a0:	080042b9 	.word	0x080042b9
 80040a4:	40003800 	.word	0x40003800
 80040a8:	40003400 	.word	0x40003400

080040ac <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80040ac:	b480      	push	{r7}
 80040ae:	b083      	sub	sp, #12
 80040b0:	af00      	add	r7, sp, #0
 80040b2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 80040b4:	bf00      	nop
 80040b6:	370c      	adds	r7, #12
 80040b8:	46bd      	mov	sp, r7
 80040ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040be:	4770      	bx	lr

080040c0 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80040c0:	b480      	push	{r7}
 80040c2:	b083      	sub	sp, #12
 80040c4:	af00      	add	r7, sp, #0
 80040c6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 80040c8:	bf00      	nop
 80040ca:	370c      	adds	r7, #12
 80040cc:	46bd      	mov	sp, r7
 80040ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040d2:	4770      	bx	lr

080040d4 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 80040d4:	b480      	push	{r7}
 80040d6:	b083      	sub	sp, #12
 80040d8:	af00      	add	r7, sp, #0
 80040da:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 80040dc:	bf00      	nop
 80040de:	370c      	adds	r7, #12
 80040e0:	46bd      	mov	sp, r7
 80040e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e6:	4770      	bx	lr

080040e8 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 80040e8:	b580      	push	{r7, lr}
 80040ea:	b082      	sub	sp, #8
 80040ec:	af00      	add	r7, sp, #0
 80040ee:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040f4:	881a      	ldrh	r2, [r3, #0]
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004100:	1c9a      	adds	r2, r3, #2
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800410a:	b29b      	uxth	r3, r3
 800410c:	3b01      	subs	r3, #1
 800410e:	b29a      	uxth	r2, r3
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004118:	b29b      	uxth	r3, r3
 800411a:	2b00      	cmp	r3, #0
 800411c:	d10e      	bne.n	800413c <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	685a      	ldr	r2, [r3, #4]
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800412c:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	2201      	movs	r2, #1
 8004132:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8004136:	6878      	ldr	r0, [r7, #4]
 8004138:	f7ff ffb8 	bl	80040ac <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 800413c:	bf00      	nop
 800413e:	3708      	adds	r7, #8
 8004140:	46bd      	mov	sp, r7
 8004142:	bd80      	pop	{r7, pc}

08004144 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8004144:	b580      	push	{r7, lr}
 8004146:	b082      	sub	sp, #8
 8004148:	af00      	add	r7, sp, #0
 800414a:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	68da      	ldr	r2, [r3, #12]
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004156:	b292      	uxth	r2, r2
 8004158:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800415e:	1c9a      	adds	r2, r3, #2
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004168:	b29b      	uxth	r3, r3
 800416a:	3b01      	subs	r3, #1
 800416c:	b29a      	uxth	r2, r3
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004176:	b29b      	uxth	r3, r3
 8004178:	2b00      	cmp	r3, #0
 800417a:	d10e      	bne.n	800419a <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	685a      	ldr	r2, [r3, #4]
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800418a:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	2201      	movs	r2, #1
 8004190:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8004194:	6878      	ldr	r0, [r7, #4]
 8004196:	f7ff ff93 	bl	80040c0 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 800419a:	bf00      	nop
 800419c:	3708      	adds	r7, #8
 800419e:	46bd      	mov	sp, r7
 80041a0:	bd80      	pop	{r7, pc}

080041a2 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80041a2:	b580      	push	{r7, lr}
 80041a4:	b086      	sub	sp, #24
 80041a6:	af00      	add	r7, sp, #0
 80041a8:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	689b      	ldr	r3, [r3, #8]
 80041b0:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80041b8:	b2db      	uxtb	r3, r3
 80041ba:	2b04      	cmp	r3, #4
 80041bc:	d13a      	bne.n	8004234 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 80041be:	697b      	ldr	r3, [r7, #20]
 80041c0:	f003 0301 	and.w	r3, r3, #1
 80041c4:	2b01      	cmp	r3, #1
 80041c6:	d109      	bne.n	80041dc <I2S_IRQHandler+0x3a>
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	685b      	ldr	r3, [r3, #4]
 80041ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041d2:	2b40      	cmp	r3, #64	; 0x40
 80041d4:	d102      	bne.n	80041dc <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 80041d6:	6878      	ldr	r0, [r7, #4]
 80041d8:	f7ff ffb4 	bl	8004144 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80041dc:	697b      	ldr	r3, [r7, #20]
 80041de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041e2:	2b40      	cmp	r3, #64	; 0x40
 80041e4:	d126      	bne.n	8004234 <I2S_IRQHandler+0x92>
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	685b      	ldr	r3, [r3, #4]
 80041ec:	f003 0320 	and.w	r3, r3, #32
 80041f0:	2b20      	cmp	r3, #32
 80041f2:	d11f      	bne.n	8004234 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	685a      	ldr	r2, [r3, #4]
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004202:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8004204:	2300      	movs	r3, #0
 8004206:	613b      	str	r3, [r7, #16]
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	68db      	ldr	r3, [r3, #12]
 800420e:	613b      	str	r3, [r7, #16]
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	689b      	ldr	r3, [r3, #8]
 8004216:	613b      	str	r3, [r7, #16]
 8004218:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	2201      	movs	r2, #1
 800421e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004226:	f043 0202 	orr.w	r2, r3, #2
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800422e:	6878      	ldr	r0, [r7, #4]
 8004230:	f7ff ff50 	bl	80040d4 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800423a:	b2db      	uxtb	r3, r3
 800423c:	2b03      	cmp	r3, #3
 800423e:	d136      	bne.n	80042ae <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8004240:	697b      	ldr	r3, [r7, #20]
 8004242:	f003 0302 	and.w	r3, r3, #2
 8004246:	2b02      	cmp	r3, #2
 8004248:	d109      	bne.n	800425e <I2S_IRQHandler+0xbc>
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	685b      	ldr	r3, [r3, #4]
 8004250:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004254:	2b80      	cmp	r3, #128	; 0x80
 8004256:	d102      	bne.n	800425e <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8004258:	6878      	ldr	r0, [r7, #4]
 800425a:	f7ff ff45 	bl	80040e8 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 800425e:	697b      	ldr	r3, [r7, #20]
 8004260:	f003 0308 	and.w	r3, r3, #8
 8004264:	2b08      	cmp	r3, #8
 8004266:	d122      	bne.n	80042ae <I2S_IRQHandler+0x10c>
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	685b      	ldr	r3, [r3, #4]
 800426e:	f003 0320 	and.w	r3, r3, #32
 8004272:	2b20      	cmp	r3, #32
 8004274:	d11b      	bne.n	80042ae <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	685a      	ldr	r2, [r3, #4]
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004284:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8004286:	2300      	movs	r3, #0
 8004288:	60fb      	str	r3, [r7, #12]
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	689b      	ldr	r3, [r3, #8]
 8004290:	60fb      	str	r3, [r7, #12]
 8004292:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	2201      	movs	r2, #1
 8004298:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042a0:	f043 0204 	orr.w	r2, r3, #4
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80042a8:	6878      	ldr	r0, [r7, #4]
 80042aa:	f7ff ff13 	bl	80040d4 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80042ae:	bf00      	nop
 80042b0:	3718      	adds	r7, #24
 80042b2:	46bd      	mov	sp, r7
 80042b4:	bd80      	pop	{r7, pc}
	...

080042b8 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80042b8:	b580      	push	{r7, lr}
 80042ba:	b088      	sub	sp, #32
 80042bc:	af00      	add	r7, sp, #0
 80042be:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	689b      	ldr	r3, [r3, #8]
 80042c6:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	4a92      	ldr	r2, [pc, #584]	; (8004518 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80042ce:	4293      	cmp	r3, r2
 80042d0:	d101      	bne.n	80042d6 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 80042d2:	4b92      	ldr	r3, [pc, #584]	; (800451c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80042d4:	e001      	b.n	80042da <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 80042d6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80042da:	689b      	ldr	r3, [r3, #8]
 80042dc:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	685b      	ldr	r3, [r3, #4]
 80042e4:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	4a8b      	ldr	r2, [pc, #556]	; (8004518 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80042ec:	4293      	cmp	r3, r2
 80042ee:	d101      	bne.n	80042f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 80042f0:	4b8a      	ldr	r3, [pc, #552]	; (800451c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80042f2:	e001      	b.n	80042f8 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 80042f4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80042f8:	685b      	ldr	r3, [r3, #4]
 80042fa:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	685b      	ldr	r3, [r3, #4]
 8004300:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004304:	d004      	beq.n	8004310 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	685b      	ldr	r3, [r3, #4]
 800430a:	2b00      	cmp	r3, #0
 800430c:	f040 8099 	bne.w	8004442 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8004310:	69fb      	ldr	r3, [r7, #28]
 8004312:	f003 0302 	and.w	r3, r3, #2
 8004316:	2b02      	cmp	r3, #2
 8004318:	d107      	bne.n	800432a <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 800431a:	697b      	ldr	r3, [r7, #20]
 800431c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004320:	2b00      	cmp	r3, #0
 8004322:	d002      	beq.n	800432a <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8004324:	6878      	ldr	r0, [r7, #4]
 8004326:	f000 f925 	bl	8004574 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 800432a:	69bb      	ldr	r3, [r7, #24]
 800432c:	f003 0301 	and.w	r3, r3, #1
 8004330:	2b01      	cmp	r3, #1
 8004332:	d107      	bne.n	8004344 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8004334:	693b      	ldr	r3, [r7, #16]
 8004336:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800433a:	2b00      	cmp	r3, #0
 800433c:	d002      	beq.n	8004344 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 800433e:	6878      	ldr	r0, [r7, #4]
 8004340:	f000 f9c8 	bl	80046d4 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8004344:	69bb      	ldr	r3, [r7, #24]
 8004346:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800434a:	2b40      	cmp	r3, #64	; 0x40
 800434c:	d13a      	bne.n	80043c4 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 800434e:	693b      	ldr	r3, [r7, #16]
 8004350:	f003 0320 	and.w	r3, r3, #32
 8004354:	2b00      	cmp	r3, #0
 8004356:	d035      	beq.n	80043c4 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	4a6e      	ldr	r2, [pc, #440]	; (8004518 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800435e:	4293      	cmp	r3, r2
 8004360:	d101      	bne.n	8004366 <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8004362:	4b6e      	ldr	r3, [pc, #440]	; (800451c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004364:	e001      	b.n	800436a <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8004366:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800436a:	685a      	ldr	r2, [r3, #4]
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	4969      	ldr	r1, [pc, #420]	; (8004518 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004372:	428b      	cmp	r3, r1
 8004374:	d101      	bne.n	800437a <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8004376:	4b69      	ldr	r3, [pc, #420]	; (800451c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004378:	e001      	b.n	800437e <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 800437a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800437e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004382:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	685a      	ldr	r2, [r3, #4]
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004392:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8004394:	2300      	movs	r3, #0
 8004396:	60fb      	str	r3, [r7, #12]
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	68db      	ldr	r3, [r3, #12]
 800439e:	60fb      	str	r3, [r7, #12]
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	689b      	ldr	r3, [r3, #8]
 80043a6:	60fb      	str	r3, [r7, #12]
 80043a8:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	2201      	movs	r2, #1
 80043ae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043b6:	f043 0202 	orr.w	r2, r3, #2
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80043be:	6878      	ldr	r0, [r7, #4]
 80043c0:	f7ff fe88 	bl	80040d4 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80043c4:	69fb      	ldr	r3, [r7, #28]
 80043c6:	f003 0308 	and.w	r3, r3, #8
 80043ca:	2b08      	cmp	r3, #8
 80043cc:	f040 80c3 	bne.w	8004556 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 80043d0:	697b      	ldr	r3, [r7, #20]
 80043d2:	f003 0320 	and.w	r3, r3, #32
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	f000 80bd 	beq.w	8004556 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	685a      	ldr	r2, [r3, #4]
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80043ea:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	4a49      	ldr	r2, [pc, #292]	; (8004518 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80043f2:	4293      	cmp	r3, r2
 80043f4:	d101      	bne.n	80043fa <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 80043f6:	4b49      	ldr	r3, [pc, #292]	; (800451c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80043f8:	e001      	b.n	80043fe <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 80043fa:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80043fe:	685a      	ldr	r2, [r3, #4]
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	4944      	ldr	r1, [pc, #272]	; (8004518 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004406:	428b      	cmp	r3, r1
 8004408:	d101      	bne.n	800440e <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 800440a:	4b44      	ldr	r3, [pc, #272]	; (800451c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800440c:	e001      	b.n	8004412 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 800440e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004412:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004416:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8004418:	2300      	movs	r3, #0
 800441a:	60bb      	str	r3, [r7, #8]
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	689b      	ldr	r3, [r3, #8]
 8004422:	60bb      	str	r3, [r7, #8]
 8004424:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	2201      	movs	r2, #1
 800442a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004432:	f043 0204 	orr.w	r2, r3, #4
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800443a:	6878      	ldr	r0, [r7, #4]
 800443c:	f7ff fe4a 	bl	80040d4 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004440:	e089      	b.n	8004556 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8004442:	69bb      	ldr	r3, [r7, #24]
 8004444:	f003 0302 	and.w	r3, r3, #2
 8004448:	2b02      	cmp	r3, #2
 800444a:	d107      	bne.n	800445c <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 800444c:	693b      	ldr	r3, [r7, #16]
 800444e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004452:	2b00      	cmp	r3, #0
 8004454:	d002      	beq.n	800445c <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8004456:	6878      	ldr	r0, [r7, #4]
 8004458:	f000 f8be 	bl	80045d8 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 800445c:	69fb      	ldr	r3, [r7, #28]
 800445e:	f003 0301 	and.w	r3, r3, #1
 8004462:	2b01      	cmp	r3, #1
 8004464:	d107      	bne.n	8004476 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8004466:	697b      	ldr	r3, [r7, #20]
 8004468:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800446c:	2b00      	cmp	r3, #0
 800446e:	d002      	beq.n	8004476 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8004470:	6878      	ldr	r0, [r7, #4]
 8004472:	f000 f8fd 	bl	8004670 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004476:	69fb      	ldr	r3, [r7, #28]
 8004478:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800447c:	2b40      	cmp	r3, #64	; 0x40
 800447e:	d12f      	bne.n	80044e0 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8004480:	697b      	ldr	r3, [r7, #20]
 8004482:	f003 0320 	and.w	r3, r3, #32
 8004486:	2b00      	cmp	r3, #0
 8004488:	d02a      	beq.n	80044e0 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	685a      	ldr	r2, [r3, #4]
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004498:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	4a1e      	ldr	r2, [pc, #120]	; (8004518 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80044a0:	4293      	cmp	r3, r2
 80044a2:	d101      	bne.n	80044a8 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 80044a4:	4b1d      	ldr	r3, [pc, #116]	; (800451c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80044a6:	e001      	b.n	80044ac <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 80044a8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80044ac:	685a      	ldr	r2, [r3, #4]
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	4919      	ldr	r1, [pc, #100]	; (8004518 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80044b4:	428b      	cmp	r3, r1
 80044b6:	d101      	bne.n	80044bc <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 80044b8:	4b18      	ldr	r3, [pc, #96]	; (800451c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80044ba:	e001      	b.n	80044c0 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 80044bc:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80044c0:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80044c4:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	2201      	movs	r2, #1
 80044ca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044d2:	f043 0202 	orr.w	r2, r3, #2
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80044da:	6878      	ldr	r0, [r7, #4]
 80044dc:	f7ff fdfa 	bl	80040d4 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80044e0:	69bb      	ldr	r3, [r7, #24]
 80044e2:	f003 0308 	and.w	r3, r3, #8
 80044e6:	2b08      	cmp	r3, #8
 80044e8:	d136      	bne.n	8004558 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 80044ea:	693b      	ldr	r3, [r7, #16]
 80044ec:	f003 0320 	and.w	r3, r3, #32
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d031      	beq.n	8004558 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	4a07      	ldr	r2, [pc, #28]	; (8004518 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80044fa:	4293      	cmp	r3, r2
 80044fc:	d101      	bne.n	8004502 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 80044fe:	4b07      	ldr	r3, [pc, #28]	; (800451c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004500:	e001      	b.n	8004506 <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8004502:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004506:	685a      	ldr	r2, [r3, #4]
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	4902      	ldr	r1, [pc, #8]	; (8004518 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800450e:	428b      	cmp	r3, r1
 8004510:	d106      	bne.n	8004520 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 8004512:	4b02      	ldr	r3, [pc, #8]	; (800451c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004514:	e006      	b.n	8004524 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 8004516:	bf00      	nop
 8004518:	40003800 	.word	0x40003800
 800451c:	40003400 	.word	0x40003400
 8004520:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004524:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004528:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	685a      	ldr	r2, [r3, #4]
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004538:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	2201      	movs	r2, #1
 800453e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004546:	f043 0204 	orr.w	r2, r3, #4
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800454e:	6878      	ldr	r0, [r7, #4]
 8004550:	f7ff fdc0 	bl	80040d4 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004554:	e000      	b.n	8004558 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004556:	bf00      	nop
}
 8004558:	bf00      	nop
 800455a:	3720      	adds	r7, #32
 800455c:	46bd      	mov	sp, r7
 800455e:	bd80      	pop	{r7, pc}

08004560 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8004560:	b480      	push	{r7}
 8004562:	b083      	sub	sp, #12
 8004564:	af00      	add	r7, sp, #0
 8004566:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8004568:	bf00      	nop
 800456a:	370c      	adds	r7, #12
 800456c:	46bd      	mov	sp, r7
 800456e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004572:	4770      	bx	lr

08004574 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8004574:	b580      	push	{r7, lr}
 8004576:	b082      	sub	sp, #8
 8004578:	af00      	add	r7, sp, #0
 800457a:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004580:	1c99      	adds	r1, r3, #2
 8004582:	687a      	ldr	r2, [r7, #4]
 8004584:	6251      	str	r1, [r2, #36]	; 0x24
 8004586:	881a      	ldrh	r2, [r3, #0]
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004592:	b29b      	uxth	r3, r3
 8004594:	3b01      	subs	r3, #1
 8004596:	b29a      	uxth	r2, r3
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80045a0:	b29b      	uxth	r3, r3
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d113      	bne.n	80045ce <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	685a      	ldr	r2, [r3, #4]
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80045b4:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80045ba:	b29b      	uxth	r3, r3
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d106      	bne.n	80045ce <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	2201      	movs	r2, #1
 80045c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80045c8:	6878      	ldr	r0, [r7, #4]
 80045ca:	f7ff ffc9 	bl	8004560 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80045ce:	bf00      	nop
 80045d0:	3708      	adds	r7, #8
 80045d2:	46bd      	mov	sp, r7
 80045d4:	bd80      	pop	{r7, pc}
	...

080045d8 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80045d8:	b580      	push	{r7, lr}
 80045da:	b082      	sub	sp, #8
 80045dc:	af00      	add	r7, sp, #0
 80045de:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045e4:	1c99      	adds	r1, r3, #2
 80045e6:	687a      	ldr	r2, [r7, #4]
 80045e8:	6251      	str	r1, [r2, #36]	; 0x24
 80045ea:	8819      	ldrh	r1, [r3, #0]
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	4a1d      	ldr	r2, [pc, #116]	; (8004668 <I2SEx_TxISR_I2SExt+0x90>)
 80045f2:	4293      	cmp	r3, r2
 80045f4:	d101      	bne.n	80045fa <I2SEx_TxISR_I2SExt+0x22>
 80045f6:	4b1d      	ldr	r3, [pc, #116]	; (800466c <I2SEx_TxISR_I2SExt+0x94>)
 80045f8:	e001      	b.n	80045fe <I2SEx_TxISR_I2SExt+0x26>
 80045fa:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80045fe:	460a      	mov	r2, r1
 8004600:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004606:	b29b      	uxth	r3, r3
 8004608:	3b01      	subs	r3, #1
 800460a:	b29a      	uxth	r2, r3
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004614:	b29b      	uxth	r3, r3
 8004616:	2b00      	cmp	r3, #0
 8004618:	d121      	bne.n	800465e <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	4a12      	ldr	r2, [pc, #72]	; (8004668 <I2SEx_TxISR_I2SExt+0x90>)
 8004620:	4293      	cmp	r3, r2
 8004622:	d101      	bne.n	8004628 <I2SEx_TxISR_I2SExt+0x50>
 8004624:	4b11      	ldr	r3, [pc, #68]	; (800466c <I2SEx_TxISR_I2SExt+0x94>)
 8004626:	e001      	b.n	800462c <I2SEx_TxISR_I2SExt+0x54>
 8004628:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800462c:	685a      	ldr	r2, [r3, #4]
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	490d      	ldr	r1, [pc, #52]	; (8004668 <I2SEx_TxISR_I2SExt+0x90>)
 8004634:	428b      	cmp	r3, r1
 8004636:	d101      	bne.n	800463c <I2SEx_TxISR_I2SExt+0x64>
 8004638:	4b0c      	ldr	r3, [pc, #48]	; (800466c <I2SEx_TxISR_I2SExt+0x94>)
 800463a:	e001      	b.n	8004640 <I2SEx_TxISR_I2SExt+0x68>
 800463c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004640:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004644:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800464a:	b29b      	uxth	r3, r3
 800464c:	2b00      	cmp	r3, #0
 800464e:	d106      	bne.n	800465e <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	2201      	movs	r2, #1
 8004654:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004658:	6878      	ldr	r0, [r7, #4]
 800465a:	f7ff ff81 	bl	8004560 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800465e:	bf00      	nop
 8004660:	3708      	adds	r7, #8
 8004662:	46bd      	mov	sp, r7
 8004664:	bd80      	pop	{r7, pc}
 8004666:	bf00      	nop
 8004668:	40003800 	.word	0x40003800
 800466c:	40003400 	.word	0x40003400

08004670 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8004670:	b580      	push	{r7, lr}
 8004672:	b082      	sub	sp, #8
 8004674:	af00      	add	r7, sp, #0
 8004676:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	68d8      	ldr	r0, [r3, #12]
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004682:	1c99      	adds	r1, r3, #2
 8004684:	687a      	ldr	r2, [r7, #4]
 8004686:	62d1      	str	r1, [r2, #44]	; 0x2c
 8004688:	b282      	uxth	r2, r0
 800468a:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004690:	b29b      	uxth	r3, r3
 8004692:	3b01      	subs	r3, #1
 8004694:	b29a      	uxth	r2, r3
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800469e:	b29b      	uxth	r3, r3
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d113      	bne.n	80046cc <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	685a      	ldr	r2, [r3, #4]
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80046b2:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80046b8:	b29b      	uxth	r3, r3
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d106      	bne.n	80046cc <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	2201      	movs	r2, #1
 80046c2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80046c6:	6878      	ldr	r0, [r7, #4]
 80046c8:	f7ff ff4a 	bl	8004560 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80046cc:	bf00      	nop
 80046ce:	3708      	adds	r7, #8
 80046d0:	46bd      	mov	sp, r7
 80046d2:	bd80      	pop	{r7, pc}

080046d4 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80046d4:	b580      	push	{r7, lr}
 80046d6:	b082      	sub	sp, #8
 80046d8:	af00      	add	r7, sp, #0
 80046da:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	4a20      	ldr	r2, [pc, #128]	; (8004764 <I2SEx_RxISR_I2SExt+0x90>)
 80046e2:	4293      	cmp	r3, r2
 80046e4:	d101      	bne.n	80046ea <I2SEx_RxISR_I2SExt+0x16>
 80046e6:	4b20      	ldr	r3, [pc, #128]	; (8004768 <I2SEx_RxISR_I2SExt+0x94>)
 80046e8:	e001      	b.n	80046ee <I2SEx_RxISR_I2SExt+0x1a>
 80046ea:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80046ee:	68d8      	ldr	r0, [r3, #12]
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046f4:	1c99      	adds	r1, r3, #2
 80046f6:	687a      	ldr	r2, [r7, #4]
 80046f8:	62d1      	str	r1, [r2, #44]	; 0x2c
 80046fa:	b282      	uxth	r2, r0
 80046fc:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004702:	b29b      	uxth	r3, r3
 8004704:	3b01      	subs	r3, #1
 8004706:	b29a      	uxth	r2, r3
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004710:	b29b      	uxth	r3, r3
 8004712:	2b00      	cmp	r3, #0
 8004714:	d121      	bne.n	800475a <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	4a12      	ldr	r2, [pc, #72]	; (8004764 <I2SEx_RxISR_I2SExt+0x90>)
 800471c:	4293      	cmp	r3, r2
 800471e:	d101      	bne.n	8004724 <I2SEx_RxISR_I2SExt+0x50>
 8004720:	4b11      	ldr	r3, [pc, #68]	; (8004768 <I2SEx_RxISR_I2SExt+0x94>)
 8004722:	e001      	b.n	8004728 <I2SEx_RxISR_I2SExt+0x54>
 8004724:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004728:	685a      	ldr	r2, [r3, #4]
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	490d      	ldr	r1, [pc, #52]	; (8004764 <I2SEx_RxISR_I2SExt+0x90>)
 8004730:	428b      	cmp	r3, r1
 8004732:	d101      	bne.n	8004738 <I2SEx_RxISR_I2SExt+0x64>
 8004734:	4b0c      	ldr	r3, [pc, #48]	; (8004768 <I2SEx_RxISR_I2SExt+0x94>)
 8004736:	e001      	b.n	800473c <I2SEx_RxISR_I2SExt+0x68>
 8004738:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800473c:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004740:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004746:	b29b      	uxth	r3, r3
 8004748:	2b00      	cmp	r3, #0
 800474a:	d106      	bne.n	800475a <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	2201      	movs	r2, #1
 8004750:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004754:	6878      	ldr	r0, [r7, #4]
 8004756:	f7ff ff03 	bl	8004560 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800475a:	bf00      	nop
 800475c:	3708      	adds	r7, #8
 800475e:	46bd      	mov	sp, r7
 8004760:	bd80      	pop	{r7, pc}
 8004762:	bf00      	nop
 8004764:	40003800 	.word	0x40003800
 8004768:	40003400 	.word	0x40003400

0800476c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800476c:	b580      	push	{r7, lr}
 800476e:	b086      	sub	sp, #24
 8004770:	af00      	add	r7, sp, #0
 8004772:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	2b00      	cmp	r3, #0
 8004778:	d101      	bne.n	800477e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800477a:	2301      	movs	r3, #1
 800477c:	e267      	b.n	8004c4e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	f003 0301 	and.w	r3, r3, #1
 8004786:	2b00      	cmp	r3, #0
 8004788:	d075      	beq.n	8004876 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800478a:	4b88      	ldr	r3, [pc, #544]	; (80049ac <HAL_RCC_OscConfig+0x240>)
 800478c:	689b      	ldr	r3, [r3, #8]
 800478e:	f003 030c 	and.w	r3, r3, #12
 8004792:	2b04      	cmp	r3, #4
 8004794:	d00c      	beq.n	80047b0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004796:	4b85      	ldr	r3, [pc, #532]	; (80049ac <HAL_RCC_OscConfig+0x240>)
 8004798:	689b      	ldr	r3, [r3, #8]
 800479a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800479e:	2b08      	cmp	r3, #8
 80047a0:	d112      	bne.n	80047c8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80047a2:	4b82      	ldr	r3, [pc, #520]	; (80049ac <HAL_RCC_OscConfig+0x240>)
 80047a4:	685b      	ldr	r3, [r3, #4]
 80047a6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80047aa:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80047ae:	d10b      	bne.n	80047c8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80047b0:	4b7e      	ldr	r3, [pc, #504]	; (80049ac <HAL_RCC_OscConfig+0x240>)
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d05b      	beq.n	8004874 <HAL_RCC_OscConfig+0x108>
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	685b      	ldr	r3, [r3, #4]
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d157      	bne.n	8004874 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80047c4:	2301      	movs	r3, #1
 80047c6:	e242      	b.n	8004c4e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	685b      	ldr	r3, [r3, #4]
 80047cc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80047d0:	d106      	bne.n	80047e0 <HAL_RCC_OscConfig+0x74>
 80047d2:	4b76      	ldr	r3, [pc, #472]	; (80049ac <HAL_RCC_OscConfig+0x240>)
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	4a75      	ldr	r2, [pc, #468]	; (80049ac <HAL_RCC_OscConfig+0x240>)
 80047d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80047dc:	6013      	str	r3, [r2, #0]
 80047de:	e01d      	b.n	800481c <HAL_RCC_OscConfig+0xb0>
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	685b      	ldr	r3, [r3, #4]
 80047e4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80047e8:	d10c      	bne.n	8004804 <HAL_RCC_OscConfig+0x98>
 80047ea:	4b70      	ldr	r3, [pc, #448]	; (80049ac <HAL_RCC_OscConfig+0x240>)
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	4a6f      	ldr	r2, [pc, #444]	; (80049ac <HAL_RCC_OscConfig+0x240>)
 80047f0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80047f4:	6013      	str	r3, [r2, #0]
 80047f6:	4b6d      	ldr	r3, [pc, #436]	; (80049ac <HAL_RCC_OscConfig+0x240>)
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	4a6c      	ldr	r2, [pc, #432]	; (80049ac <HAL_RCC_OscConfig+0x240>)
 80047fc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004800:	6013      	str	r3, [r2, #0]
 8004802:	e00b      	b.n	800481c <HAL_RCC_OscConfig+0xb0>
 8004804:	4b69      	ldr	r3, [pc, #420]	; (80049ac <HAL_RCC_OscConfig+0x240>)
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	4a68      	ldr	r2, [pc, #416]	; (80049ac <HAL_RCC_OscConfig+0x240>)
 800480a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800480e:	6013      	str	r3, [r2, #0]
 8004810:	4b66      	ldr	r3, [pc, #408]	; (80049ac <HAL_RCC_OscConfig+0x240>)
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	4a65      	ldr	r2, [pc, #404]	; (80049ac <HAL_RCC_OscConfig+0x240>)
 8004816:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800481a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	685b      	ldr	r3, [r3, #4]
 8004820:	2b00      	cmp	r3, #0
 8004822:	d013      	beq.n	800484c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004824:	f7fd f88a 	bl	800193c <HAL_GetTick>
 8004828:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800482a:	e008      	b.n	800483e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800482c:	f7fd f886 	bl	800193c <HAL_GetTick>
 8004830:	4602      	mov	r2, r0
 8004832:	693b      	ldr	r3, [r7, #16]
 8004834:	1ad3      	subs	r3, r2, r3
 8004836:	2b64      	cmp	r3, #100	; 0x64
 8004838:	d901      	bls.n	800483e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800483a:	2303      	movs	r3, #3
 800483c:	e207      	b.n	8004c4e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800483e:	4b5b      	ldr	r3, [pc, #364]	; (80049ac <HAL_RCC_OscConfig+0x240>)
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004846:	2b00      	cmp	r3, #0
 8004848:	d0f0      	beq.n	800482c <HAL_RCC_OscConfig+0xc0>
 800484a:	e014      	b.n	8004876 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800484c:	f7fd f876 	bl	800193c <HAL_GetTick>
 8004850:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004852:	e008      	b.n	8004866 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004854:	f7fd f872 	bl	800193c <HAL_GetTick>
 8004858:	4602      	mov	r2, r0
 800485a:	693b      	ldr	r3, [r7, #16]
 800485c:	1ad3      	subs	r3, r2, r3
 800485e:	2b64      	cmp	r3, #100	; 0x64
 8004860:	d901      	bls.n	8004866 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004862:	2303      	movs	r3, #3
 8004864:	e1f3      	b.n	8004c4e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004866:	4b51      	ldr	r3, [pc, #324]	; (80049ac <HAL_RCC_OscConfig+0x240>)
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800486e:	2b00      	cmp	r3, #0
 8004870:	d1f0      	bne.n	8004854 <HAL_RCC_OscConfig+0xe8>
 8004872:	e000      	b.n	8004876 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004874:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	f003 0302 	and.w	r3, r3, #2
 800487e:	2b00      	cmp	r3, #0
 8004880:	d063      	beq.n	800494a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004882:	4b4a      	ldr	r3, [pc, #296]	; (80049ac <HAL_RCC_OscConfig+0x240>)
 8004884:	689b      	ldr	r3, [r3, #8]
 8004886:	f003 030c 	and.w	r3, r3, #12
 800488a:	2b00      	cmp	r3, #0
 800488c:	d00b      	beq.n	80048a6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800488e:	4b47      	ldr	r3, [pc, #284]	; (80049ac <HAL_RCC_OscConfig+0x240>)
 8004890:	689b      	ldr	r3, [r3, #8]
 8004892:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004896:	2b08      	cmp	r3, #8
 8004898:	d11c      	bne.n	80048d4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800489a:	4b44      	ldr	r3, [pc, #272]	; (80049ac <HAL_RCC_OscConfig+0x240>)
 800489c:	685b      	ldr	r3, [r3, #4]
 800489e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d116      	bne.n	80048d4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80048a6:	4b41      	ldr	r3, [pc, #260]	; (80049ac <HAL_RCC_OscConfig+0x240>)
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	f003 0302 	and.w	r3, r3, #2
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d005      	beq.n	80048be <HAL_RCC_OscConfig+0x152>
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	68db      	ldr	r3, [r3, #12]
 80048b6:	2b01      	cmp	r3, #1
 80048b8:	d001      	beq.n	80048be <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80048ba:	2301      	movs	r3, #1
 80048bc:	e1c7      	b.n	8004c4e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80048be:	4b3b      	ldr	r3, [pc, #236]	; (80049ac <HAL_RCC_OscConfig+0x240>)
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	691b      	ldr	r3, [r3, #16]
 80048ca:	00db      	lsls	r3, r3, #3
 80048cc:	4937      	ldr	r1, [pc, #220]	; (80049ac <HAL_RCC_OscConfig+0x240>)
 80048ce:	4313      	orrs	r3, r2
 80048d0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80048d2:	e03a      	b.n	800494a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	68db      	ldr	r3, [r3, #12]
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d020      	beq.n	800491e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80048dc:	4b34      	ldr	r3, [pc, #208]	; (80049b0 <HAL_RCC_OscConfig+0x244>)
 80048de:	2201      	movs	r2, #1
 80048e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048e2:	f7fd f82b 	bl	800193c <HAL_GetTick>
 80048e6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80048e8:	e008      	b.n	80048fc <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80048ea:	f7fd f827 	bl	800193c <HAL_GetTick>
 80048ee:	4602      	mov	r2, r0
 80048f0:	693b      	ldr	r3, [r7, #16]
 80048f2:	1ad3      	subs	r3, r2, r3
 80048f4:	2b02      	cmp	r3, #2
 80048f6:	d901      	bls.n	80048fc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80048f8:	2303      	movs	r3, #3
 80048fa:	e1a8      	b.n	8004c4e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80048fc:	4b2b      	ldr	r3, [pc, #172]	; (80049ac <HAL_RCC_OscConfig+0x240>)
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	f003 0302 	and.w	r3, r3, #2
 8004904:	2b00      	cmp	r3, #0
 8004906:	d0f0      	beq.n	80048ea <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004908:	4b28      	ldr	r3, [pc, #160]	; (80049ac <HAL_RCC_OscConfig+0x240>)
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	691b      	ldr	r3, [r3, #16]
 8004914:	00db      	lsls	r3, r3, #3
 8004916:	4925      	ldr	r1, [pc, #148]	; (80049ac <HAL_RCC_OscConfig+0x240>)
 8004918:	4313      	orrs	r3, r2
 800491a:	600b      	str	r3, [r1, #0]
 800491c:	e015      	b.n	800494a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800491e:	4b24      	ldr	r3, [pc, #144]	; (80049b0 <HAL_RCC_OscConfig+0x244>)
 8004920:	2200      	movs	r2, #0
 8004922:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004924:	f7fd f80a 	bl	800193c <HAL_GetTick>
 8004928:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800492a:	e008      	b.n	800493e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800492c:	f7fd f806 	bl	800193c <HAL_GetTick>
 8004930:	4602      	mov	r2, r0
 8004932:	693b      	ldr	r3, [r7, #16]
 8004934:	1ad3      	subs	r3, r2, r3
 8004936:	2b02      	cmp	r3, #2
 8004938:	d901      	bls.n	800493e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800493a:	2303      	movs	r3, #3
 800493c:	e187      	b.n	8004c4e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800493e:	4b1b      	ldr	r3, [pc, #108]	; (80049ac <HAL_RCC_OscConfig+0x240>)
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	f003 0302 	and.w	r3, r3, #2
 8004946:	2b00      	cmp	r3, #0
 8004948:	d1f0      	bne.n	800492c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	f003 0308 	and.w	r3, r3, #8
 8004952:	2b00      	cmp	r3, #0
 8004954:	d036      	beq.n	80049c4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	695b      	ldr	r3, [r3, #20]
 800495a:	2b00      	cmp	r3, #0
 800495c:	d016      	beq.n	800498c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800495e:	4b15      	ldr	r3, [pc, #84]	; (80049b4 <HAL_RCC_OscConfig+0x248>)
 8004960:	2201      	movs	r2, #1
 8004962:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004964:	f7fc ffea 	bl	800193c <HAL_GetTick>
 8004968:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800496a:	e008      	b.n	800497e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800496c:	f7fc ffe6 	bl	800193c <HAL_GetTick>
 8004970:	4602      	mov	r2, r0
 8004972:	693b      	ldr	r3, [r7, #16]
 8004974:	1ad3      	subs	r3, r2, r3
 8004976:	2b02      	cmp	r3, #2
 8004978:	d901      	bls.n	800497e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800497a:	2303      	movs	r3, #3
 800497c:	e167      	b.n	8004c4e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800497e:	4b0b      	ldr	r3, [pc, #44]	; (80049ac <HAL_RCC_OscConfig+0x240>)
 8004980:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004982:	f003 0302 	and.w	r3, r3, #2
 8004986:	2b00      	cmp	r3, #0
 8004988:	d0f0      	beq.n	800496c <HAL_RCC_OscConfig+0x200>
 800498a:	e01b      	b.n	80049c4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800498c:	4b09      	ldr	r3, [pc, #36]	; (80049b4 <HAL_RCC_OscConfig+0x248>)
 800498e:	2200      	movs	r2, #0
 8004990:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004992:	f7fc ffd3 	bl	800193c <HAL_GetTick>
 8004996:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004998:	e00e      	b.n	80049b8 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800499a:	f7fc ffcf 	bl	800193c <HAL_GetTick>
 800499e:	4602      	mov	r2, r0
 80049a0:	693b      	ldr	r3, [r7, #16]
 80049a2:	1ad3      	subs	r3, r2, r3
 80049a4:	2b02      	cmp	r3, #2
 80049a6:	d907      	bls.n	80049b8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80049a8:	2303      	movs	r3, #3
 80049aa:	e150      	b.n	8004c4e <HAL_RCC_OscConfig+0x4e2>
 80049ac:	40023800 	.word	0x40023800
 80049b0:	42470000 	.word	0x42470000
 80049b4:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80049b8:	4b88      	ldr	r3, [pc, #544]	; (8004bdc <HAL_RCC_OscConfig+0x470>)
 80049ba:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80049bc:	f003 0302 	and.w	r3, r3, #2
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d1ea      	bne.n	800499a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	f003 0304 	and.w	r3, r3, #4
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	f000 8097 	beq.w	8004b00 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80049d2:	2300      	movs	r3, #0
 80049d4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80049d6:	4b81      	ldr	r3, [pc, #516]	; (8004bdc <HAL_RCC_OscConfig+0x470>)
 80049d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d10f      	bne.n	8004a02 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80049e2:	2300      	movs	r3, #0
 80049e4:	60bb      	str	r3, [r7, #8]
 80049e6:	4b7d      	ldr	r3, [pc, #500]	; (8004bdc <HAL_RCC_OscConfig+0x470>)
 80049e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049ea:	4a7c      	ldr	r2, [pc, #496]	; (8004bdc <HAL_RCC_OscConfig+0x470>)
 80049ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80049f0:	6413      	str	r3, [r2, #64]	; 0x40
 80049f2:	4b7a      	ldr	r3, [pc, #488]	; (8004bdc <HAL_RCC_OscConfig+0x470>)
 80049f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80049fa:	60bb      	str	r3, [r7, #8]
 80049fc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80049fe:	2301      	movs	r3, #1
 8004a00:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a02:	4b77      	ldr	r3, [pc, #476]	; (8004be0 <HAL_RCC_OscConfig+0x474>)
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d118      	bne.n	8004a40 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004a0e:	4b74      	ldr	r3, [pc, #464]	; (8004be0 <HAL_RCC_OscConfig+0x474>)
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	4a73      	ldr	r2, [pc, #460]	; (8004be0 <HAL_RCC_OscConfig+0x474>)
 8004a14:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004a18:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004a1a:	f7fc ff8f 	bl	800193c <HAL_GetTick>
 8004a1e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a20:	e008      	b.n	8004a34 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004a22:	f7fc ff8b 	bl	800193c <HAL_GetTick>
 8004a26:	4602      	mov	r2, r0
 8004a28:	693b      	ldr	r3, [r7, #16]
 8004a2a:	1ad3      	subs	r3, r2, r3
 8004a2c:	2b02      	cmp	r3, #2
 8004a2e:	d901      	bls.n	8004a34 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004a30:	2303      	movs	r3, #3
 8004a32:	e10c      	b.n	8004c4e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a34:	4b6a      	ldr	r3, [pc, #424]	; (8004be0 <HAL_RCC_OscConfig+0x474>)
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d0f0      	beq.n	8004a22 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	689b      	ldr	r3, [r3, #8]
 8004a44:	2b01      	cmp	r3, #1
 8004a46:	d106      	bne.n	8004a56 <HAL_RCC_OscConfig+0x2ea>
 8004a48:	4b64      	ldr	r3, [pc, #400]	; (8004bdc <HAL_RCC_OscConfig+0x470>)
 8004a4a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a4c:	4a63      	ldr	r2, [pc, #396]	; (8004bdc <HAL_RCC_OscConfig+0x470>)
 8004a4e:	f043 0301 	orr.w	r3, r3, #1
 8004a52:	6713      	str	r3, [r2, #112]	; 0x70
 8004a54:	e01c      	b.n	8004a90 <HAL_RCC_OscConfig+0x324>
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	689b      	ldr	r3, [r3, #8]
 8004a5a:	2b05      	cmp	r3, #5
 8004a5c:	d10c      	bne.n	8004a78 <HAL_RCC_OscConfig+0x30c>
 8004a5e:	4b5f      	ldr	r3, [pc, #380]	; (8004bdc <HAL_RCC_OscConfig+0x470>)
 8004a60:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a62:	4a5e      	ldr	r2, [pc, #376]	; (8004bdc <HAL_RCC_OscConfig+0x470>)
 8004a64:	f043 0304 	orr.w	r3, r3, #4
 8004a68:	6713      	str	r3, [r2, #112]	; 0x70
 8004a6a:	4b5c      	ldr	r3, [pc, #368]	; (8004bdc <HAL_RCC_OscConfig+0x470>)
 8004a6c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a6e:	4a5b      	ldr	r2, [pc, #364]	; (8004bdc <HAL_RCC_OscConfig+0x470>)
 8004a70:	f043 0301 	orr.w	r3, r3, #1
 8004a74:	6713      	str	r3, [r2, #112]	; 0x70
 8004a76:	e00b      	b.n	8004a90 <HAL_RCC_OscConfig+0x324>
 8004a78:	4b58      	ldr	r3, [pc, #352]	; (8004bdc <HAL_RCC_OscConfig+0x470>)
 8004a7a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a7c:	4a57      	ldr	r2, [pc, #348]	; (8004bdc <HAL_RCC_OscConfig+0x470>)
 8004a7e:	f023 0301 	bic.w	r3, r3, #1
 8004a82:	6713      	str	r3, [r2, #112]	; 0x70
 8004a84:	4b55      	ldr	r3, [pc, #340]	; (8004bdc <HAL_RCC_OscConfig+0x470>)
 8004a86:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a88:	4a54      	ldr	r2, [pc, #336]	; (8004bdc <HAL_RCC_OscConfig+0x470>)
 8004a8a:	f023 0304 	bic.w	r3, r3, #4
 8004a8e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	689b      	ldr	r3, [r3, #8]
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d015      	beq.n	8004ac4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a98:	f7fc ff50 	bl	800193c <HAL_GetTick>
 8004a9c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004a9e:	e00a      	b.n	8004ab6 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004aa0:	f7fc ff4c 	bl	800193c <HAL_GetTick>
 8004aa4:	4602      	mov	r2, r0
 8004aa6:	693b      	ldr	r3, [r7, #16]
 8004aa8:	1ad3      	subs	r3, r2, r3
 8004aaa:	f241 3288 	movw	r2, #5000	; 0x1388
 8004aae:	4293      	cmp	r3, r2
 8004ab0:	d901      	bls.n	8004ab6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004ab2:	2303      	movs	r3, #3
 8004ab4:	e0cb      	b.n	8004c4e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ab6:	4b49      	ldr	r3, [pc, #292]	; (8004bdc <HAL_RCC_OscConfig+0x470>)
 8004ab8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004aba:	f003 0302 	and.w	r3, r3, #2
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d0ee      	beq.n	8004aa0 <HAL_RCC_OscConfig+0x334>
 8004ac2:	e014      	b.n	8004aee <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004ac4:	f7fc ff3a 	bl	800193c <HAL_GetTick>
 8004ac8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004aca:	e00a      	b.n	8004ae2 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004acc:	f7fc ff36 	bl	800193c <HAL_GetTick>
 8004ad0:	4602      	mov	r2, r0
 8004ad2:	693b      	ldr	r3, [r7, #16]
 8004ad4:	1ad3      	subs	r3, r2, r3
 8004ad6:	f241 3288 	movw	r2, #5000	; 0x1388
 8004ada:	4293      	cmp	r3, r2
 8004adc:	d901      	bls.n	8004ae2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004ade:	2303      	movs	r3, #3
 8004ae0:	e0b5      	b.n	8004c4e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004ae2:	4b3e      	ldr	r3, [pc, #248]	; (8004bdc <HAL_RCC_OscConfig+0x470>)
 8004ae4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ae6:	f003 0302 	and.w	r3, r3, #2
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d1ee      	bne.n	8004acc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004aee:	7dfb      	ldrb	r3, [r7, #23]
 8004af0:	2b01      	cmp	r3, #1
 8004af2:	d105      	bne.n	8004b00 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004af4:	4b39      	ldr	r3, [pc, #228]	; (8004bdc <HAL_RCC_OscConfig+0x470>)
 8004af6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004af8:	4a38      	ldr	r2, [pc, #224]	; (8004bdc <HAL_RCC_OscConfig+0x470>)
 8004afa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004afe:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	699b      	ldr	r3, [r3, #24]
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	f000 80a1 	beq.w	8004c4c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004b0a:	4b34      	ldr	r3, [pc, #208]	; (8004bdc <HAL_RCC_OscConfig+0x470>)
 8004b0c:	689b      	ldr	r3, [r3, #8]
 8004b0e:	f003 030c 	and.w	r3, r3, #12
 8004b12:	2b08      	cmp	r3, #8
 8004b14:	d05c      	beq.n	8004bd0 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	699b      	ldr	r3, [r3, #24]
 8004b1a:	2b02      	cmp	r3, #2
 8004b1c:	d141      	bne.n	8004ba2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004b1e:	4b31      	ldr	r3, [pc, #196]	; (8004be4 <HAL_RCC_OscConfig+0x478>)
 8004b20:	2200      	movs	r2, #0
 8004b22:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b24:	f7fc ff0a 	bl	800193c <HAL_GetTick>
 8004b28:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004b2a:	e008      	b.n	8004b3e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004b2c:	f7fc ff06 	bl	800193c <HAL_GetTick>
 8004b30:	4602      	mov	r2, r0
 8004b32:	693b      	ldr	r3, [r7, #16]
 8004b34:	1ad3      	subs	r3, r2, r3
 8004b36:	2b02      	cmp	r3, #2
 8004b38:	d901      	bls.n	8004b3e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004b3a:	2303      	movs	r3, #3
 8004b3c:	e087      	b.n	8004c4e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004b3e:	4b27      	ldr	r3, [pc, #156]	; (8004bdc <HAL_RCC_OscConfig+0x470>)
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d1f0      	bne.n	8004b2c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	69da      	ldr	r2, [r3, #28]
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	6a1b      	ldr	r3, [r3, #32]
 8004b52:	431a      	orrs	r2, r3
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b58:	019b      	lsls	r3, r3, #6
 8004b5a:	431a      	orrs	r2, r3
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b60:	085b      	lsrs	r3, r3, #1
 8004b62:	3b01      	subs	r3, #1
 8004b64:	041b      	lsls	r3, r3, #16
 8004b66:	431a      	orrs	r2, r3
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b6c:	061b      	lsls	r3, r3, #24
 8004b6e:	491b      	ldr	r1, [pc, #108]	; (8004bdc <HAL_RCC_OscConfig+0x470>)
 8004b70:	4313      	orrs	r3, r2
 8004b72:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004b74:	4b1b      	ldr	r3, [pc, #108]	; (8004be4 <HAL_RCC_OscConfig+0x478>)
 8004b76:	2201      	movs	r2, #1
 8004b78:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b7a:	f7fc fedf 	bl	800193c <HAL_GetTick>
 8004b7e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004b80:	e008      	b.n	8004b94 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004b82:	f7fc fedb 	bl	800193c <HAL_GetTick>
 8004b86:	4602      	mov	r2, r0
 8004b88:	693b      	ldr	r3, [r7, #16]
 8004b8a:	1ad3      	subs	r3, r2, r3
 8004b8c:	2b02      	cmp	r3, #2
 8004b8e:	d901      	bls.n	8004b94 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004b90:	2303      	movs	r3, #3
 8004b92:	e05c      	b.n	8004c4e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004b94:	4b11      	ldr	r3, [pc, #68]	; (8004bdc <HAL_RCC_OscConfig+0x470>)
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d0f0      	beq.n	8004b82 <HAL_RCC_OscConfig+0x416>
 8004ba0:	e054      	b.n	8004c4c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004ba2:	4b10      	ldr	r3, [pc, #64]	; (8004be4 <HAL_RCC_OscConfig+0x478>)
 8004ba4:	2200      	movs	r2, #0
 8004ba6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ba8:	f7fc fec8 	bl	800193c <HAL_GetTick>
 8004bac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004bae:	e008      	b.n	8004bc2 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004bb0:	f7fc fec4 	bl	800193c <HAL_GetTick>
 8004bb4:	4602      	mov	r2, r0
 8004bb6:	693b      	ldr	r3, [r7, #16]
 8004bb8:	1ad3      	subs	r3, r2, r3
 8004bba:	2b02      	cmp	r3, #2
 8004bbc:	d901      	bls.n	8004bc2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004bbe:	2303      	movs	r3, #3
 8004bc0:	e045      	b.n	8004c4e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004bc2:	4b06      	ldr	r3, [pc, #24]	; (8004bdc <HAL_RCC_OscConfig+0x470>)
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d1f0      	bne.n	8004bb0 <HAL_RCC_OscConfig+0x444>
 8004bce:	e03d      	b.n	8004c4c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	699b      	ldr	r3, [r3, #24]
 8004bd4:	2b01      	cmp	r3, #1
 8004bd6:	d107      	bne.n	8004be8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004bd8:	2301      	movs	r3, #1
 8004bda:	e038      	b.n	8004c4e <HAL_RCC_OscConfig+0x4e2>
 8004bdc:	40023800 	.word	0x40023800
 8004be0:	40007000 	.word	0x40007000
 8004be4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004be8:	4b1b      	ldr	r3, [pc, #108]	; (8004c58 <HAL_RCC_OscConfig+0x4ec>)
 8004bea:	685b      	ldr	r3, [r3, #4]
 8004bec:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	699b      	ldr	r3, [r3, #24]
 8004bf2:	2b01      	cmp	r3, #1
 8004bf4:	d028      	beq.n	8004c48 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004c00:	429a      	cmp	r2, r3
 8004c02:	d121      	bne.n	8004c48 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004c0e:	429a      	cmp	r2, r3
 8004c10:	d11a      	bne.n	8004c48 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004c12:	68fa      	ldr	r2, [r7, #12]
 8004c14:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004c18:	4013      	ands	r3, r2
 8004c1a:	687a      	ldr	r2, [r7, #4]
 8004c1c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004c1e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004c20:	4293      	cmp	r3, r2
 8004c22:	d111      	bne.n	8004c48 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c2e:	085b      	lsrs	r3, r3, #1
 8004c30:	3b01      	subs	r3, #1
 8004c32:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004c34:	429a      	cmp	r2, r3
 8004c36:	d107      	bne.n	8004c48 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c42:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004c44:	429a      	cmp	r2, r3
 8004c46:	d001      	beq.n	8004c4c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8004c48:	2301      	movs	r3, #1
 8004c4a:	e000      	b.n	8004c4e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004c4c:	2300      	movs	r3, #0
}
 8004c4e:	4618      	mov	r0, r3
 8004c50:	3718      	adds	r7, #24
 8004c52:	46bd      	mov	sp, r7
 8004c54:	bd80      	pop	{r7, pc}
 8004c56:	bf00      	nop
 8004c58:	40023800 	.word	0x40023800

08004c5c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004c5c:	b580      	push	{r7, lr}
 8004c5e:	b084      	sub	sp, #16
 8004c60:	af00      	add	r7, sp, #0
 8004c62:	6078      	str	r0, [r7, #4]
 8004c64:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d101      	bne.n	8004c70 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004c6c:	2301      	movs	r3, #1
 8004c6e:	e0cc      	b.n	8004e0a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004c70:	4b68      	ldr	r3, [pc, #416]	; (8004e14 <HAL_RCC_ClockConfig+0x1b8>)
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	f003 0307 	and.w	r3, r3, #7
 8004c78:	683a      	ldr	r2, [r7, #0]
 8004c7a:	429a      	cmp	r2, r3
 8004c7c:	d90c      	bls.n	8004c98 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004c7e:	4b65      	ldr	r3, [pc, #404]	; (8004e14 <HAL_RCC_ClockConfig+0x1b8>)
 8004c80:	683a      	ldr	r2, [r7, #0]
 8004c82:	b2d2      	uxtb	r2, r2
 8004c84:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004c86:	4b63      	ldr	r3, [pc, #396]	; (8004e14 <HAL_RCC_ClockConfig+0x1b8>)
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	f003 0307 	and.w	r3, r3, #7
 8004c8e:	683a      	ldr	r2, [r7, #0]
 8004c90:	429a      	cmp	r2, r3
 8004c92:	d001      	beq.n	8004c98 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004c94:	2301      	movs	r3, #1
 8004c96:	e0b8      	b.n	8004e0a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	f003 0302 	and.w	r3, r3, #2
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d020      	beq.n	8004ce6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	f003 0304 	and.w	r3, r3, #4
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d005      	beq.n	8004cbc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004cb0:	4b59      	ldr	r3, [pc, #356]	; (8004e18 <HAL_RCC_ClockConfig+0x1bc>)
 8004cb2:	689b      	ldr	r3, [r3, #8]
 8004cb4:	4a58      	ldr	r2, [pc, #352]	; (8004e18 <HAL_RCC_ClockConfig+0x1bc>)
 8004cb6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004cba:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	f003 0308 	and.w	r3, r3, #8
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d005      	beq.n	8004cd4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004cc8:	4b53      	ldr	r3, [pc, #332]	; (8004e18 <HAL_RCC_ClockConfig+0x1bc>)
 8004cca:	689b      	ldr	r3, [r3, #8]
 8004ccc:	4a52      	ldr	r2, [pc, #328]	; (8004e18 <HAL_RCC_ClockConfig+0x1bc>)
 8004cce:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004cd2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004cd4:	4b50      	ldr	r3, [pc, #320]	; (8004e18 <HAL_RCC_ClockConfig+0x1bc>)
 8004cd6:	689b      	ldr	r3, [r3, #8]
 8004cd8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	689b      	ldr	r3, [r3, #8]
 8004ce0:	494d      	ldr	r1, [pc, #308]	; (8004e18 <HAL_RCC_ClockConfig+0x1bc>)
 8004ce2:	4313      	orrs	r3, r2
 8004ce4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	f003 0301 	and.w	r3, r3, #1
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d044      	beq.n	8004d7c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	685b      	ldr	r3, [r3, #4]
 8004cf6:	2b01      	cmp	r3, #1
 8004cf8:	d107      	bne.n	8004d0a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004cfa:	4b47      	ldr	r3, [pc, #284]	; (8004e18 <HAL_RCC_ClockConfig+0x1bc>)
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d119      	bne.n	8004d3a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004d06:	2301      	movs	r3, #1
 8004d08:	e07f      	b.n	8004e0a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	685b      	ldr	r3, [r3, #4]
 8004d0e:	2b02      	cmp	r3, #2
 8004d10:	d003      	beq.n	8004d1a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004d16:	2b03      	cmp	r3, #3
 8004d18:	d107      	bne.n	8004d2a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004d1a:	4b3f      	ldr	r3, [pc, #252]	; (8004e18 <HAL_RCC_ClockConfig+0x1bc>)
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d109      	bne.n	8004d3a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004d26:	2301      	movs	r3, #1
 8004d28:	e06f      	b.n	8004e0a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004d2a:	4b3b      	ldr	r3, [pc, #236]	; (8004e18 <HAL_RCC_ClockConfig+0x1bc>)
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	f003 0302 	and.w	r3, r3, #2
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d101      	bne.n	8004d3a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004d36:	2301      	movs	r3, #1
 8004d38:	e067      	b.n	8004e0a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004d3a:	4b37      	ldr	r3, [pc, #220]	; (8004e18 <HAL_RCC_ClockConfig+0x1bc>)
 8004d3c:	689b      	ldr	r3, [r3, #8]
 8004d3e:	f023 0203 	bic.w	r2, r3, #3
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	685b      	ldr	r3, [r3, #4]
 8004d46:	4934      	ldr	r1, [pc, #208]	; (8004e18 <HAL_RCC_ClockConfig+0x1bc>)
 8004d48:	4313      	orrs	r3, r2
 8004d4a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004d4c:	f7fc fdf6 	bl	800193c <HAL_GetTick>
 8004d50:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004d52:	e00a      	b.n	8004d6a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004d54:	f7fc fdf2 	bl	800193c <HAL_GetTick>
 8004d58:	4602      	mov	r2, r0
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	1ad3      	subs	r3, r2, r3
 8004d5e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d62:	4293      	cmp	r3, r2
 8004d64:	d901      	bls.n	8004d6a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004d66:	2303      	movs	r3, #3
 8004d68:	e04f      	b.n	8004e0a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004d6a:	4b2b      	ldr	r3, [pc, #172]	; (8004e18 <HAL_RCC_ClockConfig+0x1bc>)
 8004d6c:	689b      	ldr	r3, [r3, #8]
 8004d6e:	f003 020c 	and.w	r2, r3, #12
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	685b      	ldr	r3, [r3, #4]
 8004d76:	009b      	lsls	r3, r3, #2
 8004d78:	429a      	cmp	r2, r3
 8004d7a:	d1eb      	bne.n	8004d54 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004d7c:	4b25      	ldr	r3, [pc, #148]	; (8004e14 <HAL_RCC_ClockConfig+0x1b8>)
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	f003 0307 	and.w	r3, r3, #7
 8004d84:	683a      	ldr	r2, [r7, #0]
 8004d86:	429a      	cmp	r2, r3
 8004d88:	d20c      	bcs.n	8004da4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004d8a:	4b22      	ldr	r3, [pc, #136]	; (8004e14 <HAL_RCC_ClockConfig+0x1b8>)
 8004d8c:	683a      	ldr	r2, [r7, #0]
 8004d8e:	b2d2      	uxtb	r2, r2
 8004d90:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004d92:	4b20      	ldr	r3, [pc, #128]	; (8004e14 <HAL_RCC_ClockConfig+0x1b8>)
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	f003 0307 	and.w	r3, r3, #7
 8004d9a:	683a      	ldr	r2, [r7, #0]
 8004d9c:	429a      	cmp	r2, r3
 8004d9e:	d001      	beq.n	8004da4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004da0:	2301      	movs	r3, #1
 8004da2:	e032      	b.n	8004e0a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	f003 0304 	and.w	r3, r3, #4
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d008      	beq.n	8004dc2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004db0:	4b19      	ldr	r3, [pc, #100]	; (8004e18 <HAL_RCC_ClockConfig+0x1bc>)
 8004db2:	689b      	ldr	r3, [r3, #8]
 8004db4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	68db      	ldr	r3, [r3, #12]
 8004dbc:	4916      	ldr	r1, [pc, #88]	; (8004e18 <HAL_RCC_ClockConfig+0x1bc>)
 8004dbe:	4313      	orrs	r3, r2
 8004dc0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	f003 0308 	and.w	r3, r3, #8
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d009      	beq.n	8004de2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004dce:	4b12      	ldr	r3, [pc, #72]	; (8004e18 <HAL_RCC_ClockConfig+0x1bc>)
 8004dd0:	689b      	ldr	r3, [r3, #8]
 8004dd2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	691b      	ldr	r3, [r3, #16]
 8004dda:	00db      	lsls	r3, r3, #3
 8004ddc:	490e      	ldr	r1, [pc, #56]	; (8004e18 <HAL_RCC_ClockConfig+0x1bc>)
 8004dde:	4313      	orrs	r3, r2
 8004de0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004de2:	f000 f821 	bl	8004e28 <HAL_RCC_GetSysClockFreq>
 8004de6:	4602      	mov	r2, r0
 8004de8:	4b0b      	ldr	r3, [pc, #44]	; (8004e18 <HAL_RCC_ClockConfig+0x1bc>)
 8004dea:	689b      	ldr	r3, [r3, #8]
 8004dec:	091b      	lsrs	r3, r3, #4
 8004dee:	f003 030f 	and.w	r3, r3, #15
 8004df2:	490a      	ldr	r1, [pc, #40]	; (8004e1c <HAL_RCC_ClockConfig+0x1c0>)
 8004df4:	5ccb      	ldrb	r3, [r1, r3]
 8004df6:	fa22 f303 	lsr.w	r3, r2, r3
 8004dfa:	4a09      	ldr	r2, [pc, #36]	; (8004e20 <HAL_RCC_ClockConfig+0x1c4>)
 8004dfc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004dfe:	4b09      	ldr	r3, [pc, #36]	; (8004e24 <HAL_RCC_ClockConfig+0x1c8>)
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	4618      	mov	r0, r3
 8004e04:	f7fc fc4c 	bl	80016a0 <HAL_InitTick>

  return HAL_OK;
 8004e08:	2300      	movs	r3, #0
}
 8004e0a:	4618      	mov	r0, r3
 8004e0c:	3710      	adds	r7, #16
 8004e0e:	46bd      	mov	sp, r7
 8004e10:	bd80      	pop	{r7, pc}
 8004e12:	bf00      	nop
 8004e14:	40023c00 	.word	0x40023c00
 8004e18:	40023800 	.word	0x40023800
 8004e1c:	0800cfdc 	.word	0x0800cfdc
 8004e20:	20000030 	.word	0x20000030
 8004e24:	20000034 	.word	0x20000034

08004e28 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004e28:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004e2c:	b094      	sub	sp, #80	; 0x50
 8004e2e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004e30:	2300      	movs	r3, #0
 8004e32:	647b      	str	r3, [r7, #68]	; 0x44
 8004e34:	2300      	movs	r3, #0
 8004e36:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004e38:	2300      	movs	r3, #0
 8004e3a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8004e3c:	2300      	movs	r3, #0
 8004e3e:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004e40:	4b79      	ldr	r3, [pc, #484]	; (8005028 <HAL_RCC_GetSysClockFreq+0x200>)
 8004e42:	689b      	ldr	r3, [r3, #8]
 8004e44:	f003 030c 	and.w	r3, r3, #12
 8004e48:	2b08      	cmp	r3, #8
 8004e4a:	d00d      	beq.n	8004e68 <HAL_RCC_GetSysClockFreq+0x40>
 8004e4c:	2b08      	cmp	r3, #8
 8004e4e:	f200 80e1 	bhi.w	8005014 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d002      	beq.n	8004e5c <HAL_RCC_GetSysClockFreq+0x34>
 8004e56:	2b04      	cmp	r3, #4
 8004e58:	d003      	beq.n	8004e62 <HAL_RCC_GetSysClockFreq+0x3a>
 8004e5a:	e0db      	b.n	8005014 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004e5c:	4b73      	ldr	r3, [pc, #460]	; (800502c <HAL_RCC_GetSysClockFreq+0x204>)
 8004e5e:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8004e60:	e0db      	b.n	800501a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004e62:	4b73      	ldr	r3, [pc, #460]	; (8005030 <HAL_RCC_GetSysClockFreq+0x208>)
 8004e64:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004e66:	e0d8      	b.n	800501a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004e68:	4b6f      	ldr	r3, [pc, #444]	; (8005028 <HAL_RCC_GetSysClockFreq+0x200>)
 8004e6a:	685b      	ldr	r3, [r3, #4]
 8004e6c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004e70:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004e72:	4b6d      	ldr	r3, [pc, #436]	; (8005028 <HAL_RCC_GetSysClockFreq+0x200>)
 8004e74:	685b      	ldr	r3, [r3, #4]
 8004e76:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d063      	beq.n	8004f46 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004e7e:	4b6a      	ldr	r3, [pc, #424]	; (8005028 <HAL_RCC_GetSysClockFreq+0x200>)
 8004e80:	685b      	ldr	r3, [r3, #4]
 8004e82:	099b      	lsrs	r3, r3, #6
 8004e84:	2200      	movs	r2, #0
 8004e86:	63bb      	str	r3, [r7, #56]	; 0x38
 8004e88:	63fa      	str	r2, [r7, #60]	; 0x3c
 8004e8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e8c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004e90:	633b      	str	r3, [r7, #48]	; 0x30
 8004e92:	2300      	movs	r3, #0
 8004e94:	637b      	str	r3, [r7, #52]	; 0x34
 8004e96:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8004e9a:	4622      	mov	r2, r4
 8004e9c:	462b      	mov	r3, r5
 8004e9e:	f04f 0000 	mov.w	r0, #0
 8004ea2:	f04f 0100 	mov.w	r1, #0
 8004ea6:	0159      	lsls	r1, r3, #5
 8004ea8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004eac:	0150      	lsls	r0, r2, #5
 8004eae:	4602      	mov	r2, r0
 8004eb0:	460b      	mov	r3, r1
 8004eb2:	4621      	mov	r1, r4
 8004eb4:	1a51      	subs	r1, r2, r1
 8004eb6:	6139      	str	r1, [r7, #16]
 8004eb8:	4629      	mov	r1, r5
 8004eba:	eb63 0301 	sbc.w	r3, r3, r1
 8004ebe:	617b      	str	r3, [r7, #20]
 8004ec0:	f04f 0200 	mov.w	r2, #0
 8004ec4:	f04f 0300 	mov.w	r3, #0
 8004ec8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004ecc:	4659      	mov	r1, fp
 8004ece:	018b      	lsls	r3, r1, #6
 8004ed0:	4651      	mov	r1, sl
 8004ed2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004ed6:	4651      	mov	r1, sl
 8004ed8:	018a      	lsls	r2, r1, #6
 8004eda:	4651      	mov	r1, sl
 8004edc:	ebb2 0801 	subs.w	r8, r2, r1
 8004ee0:	4659      	mov	r1, fp
 8004ee2:	eb63 0901 	sbc.w	r9, r3, r1
 8004ee6:	f04f 0200 	mov.w	r2, #0
 8004eea:	f04f 0300 	mov.w	r3, #0
 8004eee:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004ef2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004ef6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004efa:	4690      	mov	r8, r2
 8004efc:	4699      	mov	r9, r3
 8004efe:	4623      	mov	r3, r4
 8004f00:	eb18 0303 	adds.w	r3, r8, r3
 8004f04:	60bb      	str	r3, [r7, #8]
 8004f06:	462b      	mov	r3, r5
 8004f08:	eb49 0303 	adc.w	r3, r9, r3
 8004f0c:	60fb      	str	r3, [r7, #12]
 8004f0e:	f04f 0200 	mov.w	r2, #0
 8004f12:	f04f 0300 	mov.w	r3, #0
 8004f16:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004f1a:	4629      	mov	r1, r5
 8004f1c:	024b      	lsls	r3, r1, #9
 8004f1e:	4621      	mov	r1, r4
 8004f20:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004f24:	4621      	mov	r1, r4
 8004f26:	024a      	lsls	r2, r1, #9
 8004f28:	4610      	mov	r0, r2
 8004f2a:	4619      	mov	r1, r3
 8004f2c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004f2e:	2200      	movs	r2, #0
 8004f30:	62bb      	str	r3, [r7, #40]	; 0x28
 8004f32:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004f34:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004f38:	f7fb f94a 	bl	80001d0 <__aeabi_uldivmod>
 8004f3c:	4602      	mov	r2, r0
 8004f3e:	460b      	mov	r3, r1
 8004f40:	4613      	mov	r3, r2
 8004f42:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004f44:	e058      	b.n	8004ff8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004f46:	4b38      	ldr	r3, [pc, #224]	; (8005028 <HAL_RCC_GetSysClockFreq+0x200>)
 8004f48:	685b      	ldr	r3, [r3, #4]
 8004f4a:	099b      	lsrs	r3, r3, #6
 8004f4c:	2200      	movs	r2, #0
 8004f4e:	4618      	mov	r0, r3
 8004f50:	4611      	mov	r1, r2
 8004f52:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004f56:	623b      	str	r3, [r7, #32]
 8004f58:	2300      	movs	r3, #0
 8004f5a:	627b      	str	r3, [r7, #36]	; 0x24
 8004f5c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004f60:	4642      	mov	r2, r8
 8004f62:	464b      	mov	r3, r9
 8004f64:	f04f 0000 	mov.w	r0, #0
 8004f68:	f04f 0100 	mov.w	r1, #0
 8004f6c:	0159      	lsls	r1, r3, #5
 8004f6e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004f72:	0150      	lsls	r0, r2, #5
 8004f74:	4602      	mov	r2, r0
 8004f76:	460b      	mov	r3, r1
 8004f78:	4641      	mov	r1, r8
 8004f7a:	ebb2 0a01 	subs.w	sl, r2, r1
 8004f7e:	4649      	mov	r1, r9
 8004f80:	eb63 0b01 	sbc.w	fp, r3, r1
 8004f84:	f04f 0200 	mov.w	r2, #0
 8004f88:	f04f 0300 	mov.w	r3, #0
 8004f8c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004f90:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004f94:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004f98:	ebb2 040a 	subs.w	r4, r2, sl
 8004f9c:	eb63 050b 	sbc.w	r5, r3, fp
 8004fa0:	f04f 0200 	mov.w	r2, #0
 8004fa4:	f04f 0300 	mov.w	r3, #0
 8004fa8:	00eb      	lsls	r3, r5, #3
 8004faa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004fae:	00e2      	lsls	r2, r4, #3
 8004fb0:	4614      	mov	r4, r2
 8004fb2:	461d      	mov	r5, r3
 8004fb4:	4643      	mov	r3, r8
 8004fb6:	18e3      	adds	r3, r4, r3
 8004fb8:	603b      	str	r3, [r7, #0]
 8004fba:	464b      	mov	r3, r9
 8004fbc:	eb45 0303 	adc.w	r3, r5, r3
 8004fc0:	607b      	str	r3, [r7, #4]
 8004fc2:	f04f 0200 	mov.w	r2, #0
 8004fc6:	f04f 0300 	mov.w	r3, #0
 8004fca:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004fce:	4629      	mov	r1, r5
 8004fd0:	028b      	lsls	r3, r1, #10
 8004fd2:	4621      	mov	r1, r4
 8004fd4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004fd8:	4621      	mov	r1, r4
 8004fda:	028a      	lsls	r2, r1, #10
 8004fdc:	4610      	mov	r0, r2
 8004fde:	4619      	mov	r1, r3
 8004fe0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004fe2:	2200      	movs	r2, #0
 8004fe4:	61bb      	str	r3, [r7, #24]
 8004fe6:	61fa      	str	r2, [r7, #28]
 8004fe8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004fec:	f7fb f8f0 	bl	80001d0 <__aeabi_uldivmod>
 8004ff0:	4602      	mov	r2, r0
 8004ff2:	460b      	mov	r3, r1
 8004ff4:	4613      	mov	r3, r2
 8004ff6:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004ff8:	4b0b      	ldr	r3, [pc, #44]	; (8005028 <HAL_RCC_GetSysClockFreq+0x200>)
 8004ffa:	685b      	ldr	r3, [r3, #4]
 8004ffc:	0c1b      	lsrs	r3, r3, #16
 8004ffe:	f003 0303 	and.w	r3, r3, #3
 8005002:	3301      	adds	r3, #1
 8005004:	005b      	lsls	r3, r3, #1
 8005006:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8005008:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800500a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800500c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005010:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005012:	e002      	b.n	800501a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005014:	4b05      	ldr	r3, [pc, #20]	; (800502c <HAL_RCC_GetSysClockFreq+0x204>)
 8005016:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005018:	bf00      	nop
    }
  }
  return sysclockfreq;
 800501a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 800501c:	4618      	mov	r0, r3
 800501e:	3750      	adds	r7, #80	; 0x50
 8005020:	46bd      	mov	sp, r7
 8005022:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005026:	bf00      	nop
 8005028:	40023800 	.word	0x40023800
 800502c:	00f42400 	.word	0x00f42400
 8005030:	007a1200 	.word	0x007a1200

08005034 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005034:	b480      	push	{r7}
 8005036:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005038:	4b03      	ldr	r3, [pc, #12]	; (8005048 <HAL_RCC_GetHCLKFreq+0x14>)
 800503a:	681b      	ldr	r3, [r3, #0]
}
 800503c:	4618      	mov	r0, r3
 800503e:	46bd      	mov	sp, r7
 8005040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005044:	4770      	bx	lr
 8005046:	bf00      	nop
 8005048:	20000030 	.word	0x20000030

0800504c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800504c:	b580      	push	{r7, lr}
 800504e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005050:	f7ff fff0 	bl	8005034 <HAL_RCC_GetHCLKFreq>
 8005054:	4602      	mov	r2, r0
 8005056:	4b05      	ldr	r3, [pc, #20]	; (800506c <HAL_RCC_GetPCLK1Freq+0x20>)
 8005058:	689b      	ldr	r3, [r3, #8]
 800505a:	0a9b      	lsrs	r3, r3, #10
 800505c:	f003 0307 	and.w	r3, r3, #7
 8005060:	4903      	ldr	r1, [pc, #12]	; (8005070 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005062:	5ccb      	ldrb	r3, [r1, r3]
 8005064:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005068:	4618      	mov	r0, r3
 800506a:	bd80      	pop	{r7, pc}
 800506c:	40023800 	.word	0x40023800
 8005070:	0800cfec 	.word	0x0800cfec

08005074 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005074:	b580      	push	{r7, lr}
 8005076:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005078:	f7ff ffdc 	bl	8005034 <HAL_RCC_GetHCLKFreq>
 800507c:	4602      	mov	r2, r0
 800507e:	4b05      	ldr	r3, [pc, #20]	; (8005094 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005080:	689b      	ldr	r3, [r3, #8]
 8005082:	0b5b      	lsrs	r3, r3, #13
 8005084:	f003 0307 	and.w	r3, r3, #7
 8005088:	4903      	ldr	r1, [pc, #12]	; (8005098 <HAL_RCC_GetPCLK2Freq+0x24>)
 800508a:	5ccb      	ldrb	r3, [r1, r3]
 800508c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005090:	4618      	mov	r0, r3
 8005092:	bd80      	pop	{r7, pc}
 8005094:	40023800 	.word	0x40023800
 8005098:	0800cfec 	.word	0x0800cfec

0800509c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800509c:	b480      	push	{r7}
 800509e:	b083      	sub	sp, #12
 80050a0:	af00      	add	r7, sp, #0
 80050a2:	6078      	str	r0, [r7, #4]
 80050a4:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	220f      	movs	r2, #15
 80050aa:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80050ac:	4b12      	ldr	r3, [pc, #72]	; (80050f8 <HAL_RCC_GetClockConfig+0x5c>)
 80050ae:	689b      	ldr	r3, [r3, #8]
 80050b0:	f003 0203 	and.w	r2, r3, #3
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80050b8:	4b0f      	ldr	r3, [pc, #60]	; (80050f8 <HAL_RCC_GetClockConfig+0x5c>)
 80050ba:	689b      	ldr	r3, [r3, #8]
 80050bc:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80050c4:	4b0c      	ldr	r3, [pc, #48]	; (80050f8 <HAL_RCC_GetClockConfig+0x5c>)
 80050c6:	689b      	ldr	r3, [r3, #8]
 80050c8:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80050d0:	4b09      	ldr	r3, [pc, #36]	; (80050f8 <HAL_RCC_GetClockConfig+0x5c>)
 80050d2:	689b      	ldr	r3, [r3, #8]
 80050d4:	08db      	lsrs	r3, r3, #3
 80050d6:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80050de:	4b07      	ldr	r3, [pc, #28]	; (80050fc <HAL_RCC_GetClockConfig+0x60>)
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	f003 0207 	and.w	r2, r3, #7
 80050e6:	683b      	ldr	r3, [r7, #0]
 80050e8:	601a      	str	r2, [r3, #0]
}
 80050ea:	bf00      	nop
 80050ec:	370c      	adds	r7, #12
 80050ee:	46bd      	mov	sp, r7
 80050f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050f4:	4770      	bx	lr
 80050f6:	bf00      	nop
 80050f8:	40023800 	.word	0x40023800
 80050fc:	40023c00 	.word	0x40023c00

08005100 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005100:	b580      	push	{r7, lr}
 8005102:	b086      	sub	sp, #24
 8005104:	af00      	add	r7, sp, #0
 8005106:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005108:	2300      	movs	r3, #0
 800510a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 800510c:	2300      	movs	r3, #0
 800510e:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	f003 0301 	and.w	r3, r3, #1
 8005118:	2b00      	cmp	r3, #0
 800511a:	d105      	bne.n	8005128 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005124:	2b00      	cmp	r3, #0
 8005126:	d035      	beq.n	8005194 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005128:	4b62      	ldr	r3, [pc, #392]	; (80052b4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800512a:	2200      	movs	r2, #0
 800512c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800512e:	f7fc fc05 	bl	800193c <HAL_GetTick>
 8005132:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005134:	e008      	b.n	8005148 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8005136:	f7fc fc01 	bl	800193c <HAL_GetTick>
 800513a:	4602      	mov	r2, r0
 800513c:	697b      	ldr	r3, [r7, #20]
 800513e:	1ad3      	subs	r3, r2, r3
 8005140:	2b02      	cmp	r3, #2
 8005142:	d901      	bls.n	8005148 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005144:	2303      	movs	r3, #3
 8005146:	e0b0      	b.n	80052aa <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005148:	4b5b      	ldr	r3, [pc, #364]	; (80052b8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005150:	2b00      	cmp	r3, #0
 8005152:	d1f0      	bne.n	8005136 <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	685b      	ldr	r3, [r3, #4]
 8005158:	019a      	lsls	r2, r3, #6
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	689b      	ldr	r3, [r3, #8]
 800515e:	071b      	lsls	r3, r3, #28
 8005160:	4955      	ldr	r1, [pc, #340]	; (80052b8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005162:	4313      	orrs	r3, r2
 8005164:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005168:	4b52      	ldr	r3, [pc, #328]	; (80052b4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800516a:	2201      	movs	r2, #1
 800516c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800516e:	f7fc fbe5 	bl	800193c <HAL_GetTick>
 8005172:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005174:	e008      	b.n	8005188 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8005176:	f7fc fbe1 	bl	800193c <HAL_GetTick>
 800517a:	4602      	mov	r2, r0
 800517c:	697b      	ldr	r3, [r7, #20]
 800517e:	1ad3      	subs	r3, r2, r3
 8005180:	2b02      	cmp	r3, #2
 8005182:	d901      	bls.n	8005188 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005184:	2303      	movs	r3, #3
 8005186:	e090      	b.n	80052aa <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005188:	4b4b      	ldr	r3, [pc, #300]	; (80052b8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005190:	2b00      	cmp	r3, #0
 8005192:	d0f0      	beq.n	8005176 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	f003 0302 	and.w	r3, r3, #2
 800519c:	2b00      	cmp	r3, #0
 800519e:	f000 8083 	beq.w	80052a8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80051a2:	2300      	movs	r3, #0
 80051a4:	60fb      	str	r3, [r7, #12]
 80051a6:	4b44      	ldr	r3, [pc, #272]	; (80052b8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80051a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051aa:	4a43      	ldr	r2, [pc, #268]	; (80052b8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80051ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80051b0:	6413      	str	r3, [r2, #64]	; 0x40
 80051b2:	4b41      	ldr	r3, [pc, #260]	; (80052b8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80051b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80051ba:	60fb      	str	r3, [r7, #12]
 80051bc:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80051be:	4b3f      	ldr	r3, [pc, #252]	; (80052bc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	4a3e      	ldr	r2, [pc, #248]	; (80052bc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80051c4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80051c8:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80051ca:	f7fc fbb7 	bl	800193c <HAL_GetTick>
 80051ce:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 80051d0:	e008      	b.n	80051e4 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80051d2:	f7fc fbb3 	bl	800193c <HAL_GetTick>
 80051d6:	4602      	mov	r2, r0
 80051d8:	697b      	ldr	r3, [r7, #20]
 80051da:	1ad3      	subs	r3, r2, r3
 80051dc:	2b02      	cmp	r3, #2
 80051de:	d901      	bls.n	80051e4 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 80051e0:	2303      	movs	r3, #3
 80051e2:	e062      	b.n	80052aa <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 80051e4:	4b35      	ldr	r3, [pc, #212]	; (80052bc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d0f0      	beq.n	80051d2 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80051f0:	4b31      	ldr	r3, [pc, #196]	; (80052b8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80051f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80051f4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80051f8:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80051fa:	693b      	ldr	r3, [r7, #16]
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d02f      	beq.n	8005260 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	68db      	ldr	r3, [r3, #12]
 8005204:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005208:	693a      	ldr	r2, [r7, #16]
 800520a:	429a      	cmp	r2, r3
 800520c:	d028      	beq.n	8005260 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800520e:	4b2a      	ldr	r3, [pc, #168]	; (80052b8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005210:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005212:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005216:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005218:	4b29      	ldr	r3, [pc, #164]	; (80052c0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800521a:	2201      	movs	r2, #1
 800521c:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800521e:	4b28      	ldr	r3, [pc, #160]	; (80052c0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8005220:	2200      	movs	r2, #0
 8005222:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8005224:	4a24      	ldr	r2, [pc, #144]	; (80052b8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005226:	693b      	ldr	r3, [r7, #16]
 8005228:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800522a:	4b23      	ldr	r3, [pc, #140]	; (80052b8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800522c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800522e:	f003 0301 	and.w	r3, r3, #1
 8005232:	2b01      	cmp	r3, #1
 8005234:	d114      	bne.n	8005260 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8005236:	f7fc fb81 	bl	800193c <HAL_GetTick>
 800523a:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800523c:	e00a      	b.n	8005254 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800523e:	f7fc fb7d 	bl	800193c <HAL_GetTick>
 8005242:	4602      	mov	r2, r0
 8005244:	697b      	ldr	r3, [r7, #20]
 8005246:	1ad3      	subs	r3, r2, r3
 8005248:	f241 3288 	movw	r2, #5000	; 0x1388
 800524c:	4293      	cmp	r3, r2
 800524e:	d901      	bls.n	8005254 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8005250:	2303      	movs	r3, #3
 8005252:	e02a      	b.n	80052aa <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005254:	4b18      	ldr	r3, [pc, #96]	; (80052b8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005256:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005258:	f003 0302 	and.w	r3, r3, #2
 800525c:	2b00      	cmp	r3, #0
 800525e:	d0ee      	beq.n	800523e <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	68db      	ldr	r3, [r3, #12]
 8005264:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005268:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800526c:	d10d      	bne.n	800528a <HAL_RCCEx_PeriphCLKConfig+0x18a>
 800526e:	4b12      	ldr	r3, [pc, #72]	; (80052b8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005270:	689b      	ldr	r3, [r3, #8]
 8005272:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	68db      	ldr	r3, [r3, #12]
 800527a:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800527e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005282:	490d      	ldr	r1, [pc, #52]	; (80052b8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005284:	4313      	orrs	r3, r2
 8005286:	608b      	str	r3, [r1, #8]
 8005288:	e005      	b.n	8005296 <HAL_RCCEx_PeriphCLKConfig+0x196>
 800528a:	4b0b      	ldr	r3, [pc, #44]	; (80052b8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800528c:	689b      	ldr	r3, [r3, #8]
 800528e:	4a0a      	ldr	r2, [pc, #40]	; (80052b8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005290:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8005294:	6093      	str	r3, [r2, #8]
 8005296:	4b08      	ldr	r3, [pc, #32]	; (80052b8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005298:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	68db      	ldr	r3, [r3, #12]
 800529e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80052a2:	4905      	ldr	r1, [pc, #20]	; (80052b8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80052a4:	4313      	orrs	r3, r2
 80052a6:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 80052a8:	2300      	movs	r3, #0
}
 80052aa:	4618      	mov	r0, r3
 80052ac:	3718      	adds	r7, #24
 80052ae:	46bd      	mov	sp, r7
 80052b0:	bd80      	pop	{r7, pc}
 80052b2:	bf00      	nop
 80052b4:	42470068 	.word	0x42470068
 80052b8:	40023800 	.word	0x40023800
 80052bc:	40007000 	.word	0x40007000
 80052c0:	42470e40 	.word	0x42470e40

080052c4 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80052c4:	b480      	push	{r7}
 80052c6:	b087      	sub	sp, #28
 80052c8:	af00      	add	r7, sp, #0
 80052ca:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 80052cc:	2300      	movs	r3, #0
 80052ce:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 80052d0:	2300      	movs	r3, #0
 80052d2:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 80052d4:	2300      	movs	r3, #0
 80052d6:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 80052d8:	2300      	movs	r3, #0
 80052da:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	2b01      	cmp	r3, #1
 80052e0:	d13e      	bne.n	8005360 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 80052e2:	4b23      	ldr	r3, [pc, #140]	; (8005370 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 80052e4:	689b      	ldr	r3, [r3, #8]
 80052e6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80052ea:	60fb      	str	r3, [r7, #12]
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d005      	beq.n	80052fe <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	2b01      	cmp	r3, #1
 80052f6:	d12f      	bne.n	8005358 <HAL_RCCEx_GetPeriphCLKFreq+0x94>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 80052f8:	4b1e      	ldr	r3, [pc, #120]	; (8005374 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80052fa:	617b      	str	r3, [r7, #20]
          break;
 80052fc:	e02f      	b.n	800535e <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80052fe:	4b1c      	ldr	r3, [pc, #112]	; (8005370 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8005300:	685b      	ldr	r3, [r3, #4]
 8005302:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005306:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800530a:	d108      	bne.n	800531e <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800530c:	4b18      	ldr	r3, [pc, #96]	; (8005370 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 800530e:	685b      	ldr	r3, [r3, #4]
 8005310:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005314:	4a18      	ldr	r2, [pc, #96]	; (8005378 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8005316:	fbb2 f3f3 	udiv	r3, r2, r3
 800531a:	613b      	str	r3, [r7, #16]
 800531c:	e007      	b.n	800532e <HAL_RCCEx_GetPeriphCLKFreq+0x6a>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800531e:	4b14      	ldr	r3, [pc, #80]	; (8005370 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8005320:	685b      	ldr	r3, [r3, #4]
 8005322:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005326:	4a15      	ldr	r2, [pc, #84]	; (800537c <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8005328:	fbb2 f3f3 	udiv	r3, r2, r3
 800532c:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 800532e:	4b10      	ldr	r3, [pc, #64]	; (8005370 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8005330:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005334:	099b      	lsrs	r3, r3, #6
 8005336:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800533a:	693b      	ldr	r3, [r7, #16]
 800533c:	fb02 f303 	mul.w	r3, r2, r3
 8005340:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8005342:	4b0b      	ldr	r3, [pc, #44]	; (8005370 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8005344:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005348:	0f1b      	lsrs	r3, r3, #28
 800534a:	f003 0307 	and.w	r3, r3, #7
 800534e:	68ba      	ldr	r2, [r7, #8]
 8005350:	fbb2 f3f3 	udiv	r3, r2, r3
 8005354:	617b      	str	r3, [r7, #20]
          break;
 8005356:	e002      	b.n	800535e <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 8005358:	2300      	movs	r3, #0
 800535a:	617b      	str	r3, [r7, #20]
          break;
 800535c:	bf00      	nop
        }
      }
      break;
 800535e:	bf00      	nop
    }
  }
  return frequency;
 8005360:	697b      	ldr	r3, [r7, #20]
}
 8005362:	4618      	mov	r0, r3
 8005364:	371c      	adds	r7, #28
 8005366:	46bd      	mov	sp, r7
 8005368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800536c:	4770      	bx	lr
 800536e:	bf00      	nop
 8005370:	40023800 	.word	0x40023800
 8005374:	00bb8000 	.word	0x00bb8000
 8005378:	007a1200 	.word	0x007a1200
 800537c:	00f42400 	.word	0x00f42400

08005380 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005380:	b580      	push	{r7, lr}
 8005382:	b082      	sub	sp, #8
 8005384:	af00      	add	r7, sp, #0
 8005386:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	2b00      	cmp	r3, #0
 800538c:	d101      	bne.n	8005392 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800538e:	2301      	movs	r3, #1
 8005390:	e07b      	b.n	800548a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005396:	2b00      	cmp	r3, #0
 8005398:	d108      	bne.n	80053ac <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	685b      	ldr	r3, [r3, #4]
 800539e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80053a2:	d009      	beq.n	80053b8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	2200      	movs	r2, #0
 80053a8:	61da      	str	r2, [r3, #28]
 80053aa:	e005      	b.n	80053b8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	2200      	movs	r2, #0
 80053b0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	2200      	movs	r2, #0
 80053b6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	2200      	movs	r2, #0
 80053bc:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80053c4:	b2db      	uxtb	r3, r3
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d106      	bne.n	80053d8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	2200      	movs	r2, #0
 80053ce:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80053d2:	6878      	ldr	r0, [r7, #4]
 80053d4:	f7fc f89e 	bl	8001514 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	2202      	movs	r2, #2
 80053dc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	681a      	ldr	r2, [r3, #0]
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80053ee:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	685b      	ldr	r3, [r3, #4]
 80053f4:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	689b      	ldr	r3, [r3, #8]
 80053fc:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8005400:	431a      	orrs	r2, r3
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	68db      	ldr	r3, [r3, #12]
 8005406:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800540a:	431a      	orrs	r2, r3
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	691b      	ldr	r3, [r3, #16]
 8005410:	f003 0302 	and.w	r3, r3, #2
 8005414:	431a      	orrs	r2, r3
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	695b      	ldr	r3, [r3, #20]
 800541a:	f003 0301 	and.w	r3, r3, #1
 800541e:	431a      	orrs	r2, r3
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	699b      	ldr	r3, [r3, #24]
 8005424:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005428:	431a      	orrs	r2, r3
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	69db      	ldr	r3, [r3, #28]
 800542e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005432:	431a      	orrs	r2, r3
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	6a1b      	ldr	r3, [r3, #32]
 8005438:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800543c:	ea42 0103 	orr.w	r1, r2, r3
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005444:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	430a      	orrs	r2, r1
 800544e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	699b      	ldr	r3, [r3, #24]
 8005454:	0c1b      	lsrs	r3, r3, #16
 8005456:	f003 0104 	and.w	r1, r3, #4
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800545e:	f003 0210 	and.w	r2, r3, #16
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	430a      	orrs	r2, r1
 8005468:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	69da      	ldr	r2, [r3, #28]
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005478:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	2200      	movs	r2, #0
 800547e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	2201      	movs	r2, #1
 8005484:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8005488:	2300      	movs	r3, #0
}
 800548a:	4618      	mov	r0, r3
 800548c:	3708      	adds	r7, #8
 800548e:	46bd      	mov	sp, r7
 8005490:	bd80      	pop	{r7, pc}

08005492 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005492:	b580      	push	{r7, lr}
 8005494:	b088      	sub	sp, #32
 8005496:	af00      	add	r7, sp, #0
 8005498:	60f8      	str	r0, [r7, #12]
 800549a:	60b9      	str	r1, [r7, #8]
 800549c:	603b      	str	r3, [r7, #0]
 800549e:	4613      	mov	r3, r2
 80054a0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80054a2:	2300      	movs	r3, #0
 80054a4:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80054ac:	2b01      	cmp	r3, #1
 80054ae:	d101      	bne.n	80054b4 <HAL_SPI_Transmit+0x22>
 80054b0:	2302      	movs	r3, #2
 80054b2:	e126      	b.n	8005702 <HAL_SPI_Transmit+0x270>
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	2201      	movs	r2, #1
 80054b8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80054bc:	f7fc fa3e 	bl	800193c <HAL_GetTick>
 80054c0:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80054c2:	88fb      	ldrh	r3, [r7, #6]
 80054c4:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80054cc:	b2db      	uxtb	r3, r3
 80054ce:	2b01      	cmp	r3, #1
 80054d0:	d002      	beq.n	80054d8 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80054d2:	2302      	movs	r3, #2
 80054d4:	77fb      	strb	r3, [r7, #31]
    goto error;
 80054d6:	e10b      	b.n	80056f0 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 80054d8:	68bb      	ldr	r3, [r7, #8]
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d002      	beq.n	80054e4 <HAL_SPI_Transmit+0x52>
 80054de:	88fb      	ldrh	r3, [r7, #6]
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d102      	bne.n	80054ea <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80054e4:	2301      	movs	r3, #1
 80054e6:	77fb      	strb	r3, [r7, #31]
    goto error;
 80054e8:	e102      	b.n	80056f0 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	2203      	movs	r2, #3
 80054ee:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	2200      	movs	r2, #0
 80054f6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	68ba      	ldr	r2, [r7, #8]
 80054fc:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	88fa      	ldrh	r2, [r7, #6]
 8005502:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	88fa      	ldrh	r2, [r7, #6]
 8005508:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	2200      	movs	r2, #0
 800550e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	2200      	movs	r2, #0
 8005514:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	2200      	movs	r2, #0
 800551a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	2200      	movs	r2, #0
 8005520:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	2200      	movs	r2, #0
 8005526:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	689b      	ldr	r3, [r3, #8]
 800552c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005530:	d10f      	bne.n	8005552 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	681a      	ldr	r2, [r3, #0]
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005540:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	681a      	ldr	r2, [r3, #0]
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005550:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800555c:	2b40      	cmp	r3, #64	; 0x40
 800555e:	d007      	beq.n	8005570 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	681a      	ldr	r2, [r3, #0]
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800556e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	68db      	ldr	r3, [r3, #12]
 8005574:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005578:	d14b      	bne.n	8005612 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	685b      	ldr	r3, [r3, #4]
 800557e:	2b00      	cmp	r3, #0
 8005580:	d002      	beq.n	8005588 <HAL_SPI_Transmit+0xf6>
 8005582:	8afb      	ldrh	r3, [r7, #22]
 8005584:	2b01      	cmp	r3, #1
 8005586:	d13e      	bne.n	8005606 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800558c:	881a      	ldrh	r2, [r3, #0]
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005598:	1c9a      	adds	r2, r3, #2
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80055a2:	b29b      	uxth	r3, r3
 80055a4:	3b01      	subs	r3, #1
 80055a6:	b29a      	uxth	r2, r3
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80055ac:	e02b      	b.n	8005606 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	689b      	ldr	r3, [r3, #8]
 80055b4:	f003 0302 	and.w	r3, r3, #2
 80055b8:	2b02      	cmp	r3, #2
 80055ba:	d112      	bne.n	80055e2 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055c0:	881a      	ldrh	r2, [r3, #0]
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055cc:	1c9a      	adds	r2, r3, #2
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80055d6:	b29b      	uxth	r3, r3
 80055d8:	3b01      	subs	r3, #1
 80055da:	b29a      	uxth	r2, r3
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	86da      	strh	r2, [r3, #54]	; 0x36
 80055e0:	e011      	b.n	8005606 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80055e2:	f7fc f9ab 	bl	800193c <HAL_GetTick>
 80055e6:	4602      	mov	r2, r0
 80055e8:	69bb      	ldr	r3, [r7, #24]
 80055ea:	1ad3      	subs	r3, r2, r3
 80055ec:	683a      	ldr	r2, [r7, #0]
 80055ee:	429a      	cmp	r2, r3
 80055f0:	d803      	bhi.n	80055fa <HAL_SPI_Transmit+0x168>
 80055f2:	683b      	ldr	r3, [r7, #0]
 80055f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055f8:	d102      	bne.n	8005600 <HAL_SPI_Transmit+0x16e>
 80055fa:	683b      	ldr	r3, [r7, #0]
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d102      	bne.n	8005606 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8005600:	2303      	movs	r3, #3
 8005602:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005604:	e074      	b.n	80056f0 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800560a:	b29b      	uxth	r3, r3
 800560c:	2b00      	cmp	r3, #0
 800560e:	d1ce      	bne.n	80055ae <HAL_SPI_Transmit+0x11c>
 8005610:	e04c      	b.n	80056ac <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	685b      	ldr	r3, [r3, #4]
 8005616:	2b00      	cmp	r3, #0
 8005618:	d002      	beq.n	8005620 <HAL_SPI_Transmit+0x18e>
 800561a:	8afb      	ldrh	r3, [r7, #22]
 800561c:	2b01      	cmp	r3, #1
 800561e:	d140      	bne.n	80056a2 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	330c      	adds	r3, #12
 800562a:	7812      	ldrb	r2, [r2, #0]
 800562c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005632:	1c5a      	adds	r2, r3, #1
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800563c:	b29b      	uxth	r3, r3
 800563e:	3b01      	subs	r3, #1
 8005640:	b29a      	uxth	r2, r3
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8005646:	e02c      	b.n	80056a2 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	689b      	ldr	r3, [r3, #8]
 800564e:	f003 0302 	and.w	r3, r3, #2
 8005652:	2b02      	cmp	r3, #2
 8005654:	d113      	bne.n	800567e <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	330c      	adds	r3, #12
 8005660:	7812      	ldrb	r2, [r2, #0]
 8005662:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005668:	1c5a      	adds	r2, r3, #1
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005672:	b29b      	uxth	r3, r3
 8005674:	3b01      	subs	r3, #1
 8005676:	b29a      	uxth	r2, r3
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	86da      	strh	r2, [r3, #54]	; 0x36
 800567c:	e011      	b.n	80056a2 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800567e:	f7fc f95d 	bl	800193c <HAL_GetTick>
 8005682:	4602      	mov	r2, r0
 8005684:	69bb      	ldr	r3, [r7, #24]
 8005686:	1ad3      	subs	r3, r2, r3
 8005688:	683a      	ldr	r2, [r7, #0]
 800568a:	429a      	cmp	r2, r3
 800568c:	d803      	bhi.n	8005696 <HAL_SPI_Transmit+0x204>
 800568e:	683b      	ldr	r3, [r7, #0]
 8005690:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005694:	d102      	bne.n	800569c <HAL_SPI_Transmit+0x20a>
 8005696:	683b      	ldr	r3, [r7, #0]
 8005698:	2b00      	cmp	r3, #0
 800569a:	d102      	bne.n	80056a2 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 800569c:	2303      	movs	r3, #3
 800569e:	77fb      	strb	r3, [r7, #31]
          goto error;
 80056a0:	e026      	b.n	80056f0 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80056a6:	b29b      	uxth	r3, r3
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d1cd      	bne.n	8005648 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80056ac:	69ba      	ldr	r2, [r7, #24]
 80056ae:	6839      	ldr	r1, [r7, #0]
 80056b0:	68f8      	ldr	r0, [r7, #12]
 80056b2:	f000 fbcb 	bl	8005e4c <SPI_EndRxTxTransaction>
 80056b6:	4603      	mov	r3, r0
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d002      	beq.n	80056c2 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	2220      	movs	r2, #32
 80056c0:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	689b      	ldr	r3, [r3, #8]
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d10a      	bne.n	80056e0 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80056ca:	2300      	movs	r3, #0
 80056cc:	613b      	str	r3, [r7, #16]
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	68db      	ldr	r3, [r3, #12]
 80056d4:	613b      	str	r3, [r7, #16]
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	689b      	ldr	r3, [r3, #8]
 80056dc:	613b      	str	r3, [r7, #16]
 80056de:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d002      	beq.n	80056ee <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 80056e8:	2301      	movs	r3, #1
 80056ea:	77fb      	strb	r3, [r7, #31]
 80056ec:	e000      	b.n	80056f0 <HAL_SPI_Transmit+0x25e>
  }

error:
 80056ee:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	2201      	movs	r2, #1
 80056f4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	2200      	movs	r2, #0
 80056fc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005700:	7ffb      	ldrb	r3, [r7, #31]
}
 8005702:	4618      	mov	r0, r3
 8005704:	3720      	adds	r7, #32
 8005706:	46bd      	mov	sp, r7
 8005708:	bd80      	pop	{r7, pc}

0800570a <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800570a:	b580      	push	{r7, lr}
 800570c:	b088      	sub	sp, #32
 800570e:	af02      	add	r7, sp, #8
 8005710:	60f8      	str	r0, [r7, #12]
 8005712:	60b9      	str	r1, [r7, #8]
 8005714:	603b      	str	r3, [r7, #0]
 8005716:	4613      	mov	r3, r2
 8005718:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800571a:	2300      	movs	r3, #0
 800571c:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	685b      	ldr	r3, [r3, #4]
 8005722:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005726:	d112      	bne.n	800574e <HAL_SPI_Receive+0x44>
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	689b      	ldr	r3, [r3, #8]
 800572c:	2b00      	cmp	r3, #0
 800572e:	d10e      	bne.n	800574e <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	2204      	movs	r2, #4
 8005734:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8005738:	88fa      	ldrh	r2, [r7, #6]
 800573a:	683b      	ldr	r3, [r7, #0]
 800573c:	9300      	str	r3, [sp, #0]
 800573e:	4613      	mov	r3, r2
 8005740:	68ba      	ldr	r2, [r7, #8]
 8005742:	68b9      	ldr	r1, [r7, #8]
 8005744:	68f8      	ldr	r0, [r7, #12]
 8005746:	f000 f8f1 	bl	800592c <HAL_SPI_TransmitReceive>
 800574a:	4603      	mov	r3, r0
 800574c:	e0ea      	b.n	8005924 <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005754:	2b01      	cmp	r3, #1
 8005756:	d101      	bne.n	800575c <HAL_SPI_Receive+0x52>
 8005758:	2302      	movs	r3, #2
 800575a:	e0e3      	b.n	8005924 <HAL_SPI_Receive+0x21a>
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	2201      	movs	r2, #1
 8005760:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005764:	f7fc f8ea 	bl	800193c <HAL_GetTick>
 8005768:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005770:	b2db      	uxtb	r3, r3
 8005772:	2b01      	cmp	r3, #1
 8005774:	d002      	beq.n	800577c <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8005776:	2302      	movs	r3, #2
 8005778:	75fb      	strb	r3, [r7, #23]
    goto error;
 800577a:	e0ca      	b.n	8005912 <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 800577c:	68bb      	ldr	r3, [r7, #8]
 800577e:	2b00      	cmp	r3, #0
 8005780:	d002      	beq.n	8005788 <HAL_SPI_Receive+0x7e>
 8005782:	88fb      	ldrh	r3, [r7, #6]
 8005784:	2b00      	cmp	r3, #0
 8005786:	d102      	bne.n	800578e <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8005788:	2301      	movs	r3, #1
 800578a:	75fb      	strb	r3, [r7, #23]
    goto error;
 800578c:	e0c1      	b.n	8005912 <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	2204      	movs	r2, #4
 8005792:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	2200      	movs	r2, #0
 800579a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	68ba      	ldr	r2, [r7, #8]
 80057a0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	88fa      	ldrh	r2, [r7, #6]
 80057a6:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	88fa      	ldrh	r2, [r7, #6]
 80057ac:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	2200      	movs	r2, #0
 80057b2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	2200      	movs	r2, #0
 80057b8:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	2200      	movs	r2, #0
 80057be:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	2200      	movs	r2, #0
 80057c4:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	2200      	movs	r2, #0
 80057ca:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	689b      	ldr	r3, [r3, #8]
 80057d0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80057d4:	d10f      	bne.n	80057f6 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	681a      	ldr	r2, [r3, #0]
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80057e4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	681a      	ldr	r2, [r3, #0]
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80057f4:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005800:	2b40      	cmp	r3, #64	; 0x40
 8005802:	d007      	beq.n	8005814 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	681a      	ldr	r2, [r3, #0]
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005812:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	68db      	ldr	r3, [r3, #12]
 8005818:	2b00      	cmp	r3, #0
 800581a:	d162      	bne.n	80058e2 <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800581c:	e02e      	b.n	800587c <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	689b      	ldr	r3, [r3, #8]
 8005824:	f003 0301 	and.w	r3, r3, #1
 8005828:	2b01      	cmp	r3, #1
 800582a:	d115      	bne.n	8005858 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	f103 020c 	add.w	r2, r3, #12
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005838:	7812      	ldrb	r2, [r2, #0]
 800583a:	b2d2      	uxtb	r2, r2
 800583c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005842:	1c5a      	adds	r2, r3, #1
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800584c:	b29b      	uxth	r3, r3
 800584e:	3b01      	subs	r3, #1
 8005850:	b29a      	uxth	r2, r3
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005856:	e011      	b.n	800587c <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005858:	f7fc f870 	bl	800193c <HAL_GetTick>
 800585c:	4602      	mov	r2, r0
 800585e:	693b      	ldr	r3, [r7, #16]
 8005860:	1ad3      	subs	r3, r2, r3
 8005862:	683a      	ldr	r2, [r7, #0]
 8005864:	429a      	cmp	r2, r3
 8005866:	d803      	bhi.n	8005870 <HAL_SPI_Receive+0x166>
 8005868:	683b      	ldr	r3, [r7, #0]
 800586a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800586e:	d102      	bne.n	8005876 <HAL_SPI_Receive+0x16c>
 8005870:	683b      	ldr	r3, [r7, #0]
 8005872:	2b00      	cmp	r3, #0
 8005874:	d102      	bne.n	800587c <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 8005876:	2303      	movs	r3, #3
 8005878:	75fb      	strb	r3, [r7, #23]
          goto error;
 800587a:	e04a      	b.n	8005912 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005880:	b29b      	uxth	r3, r3
 8005882:	2b00      	cmp	r3, #0
 8005884:	d1cb      	bne.n	800581e <HAL_SPI_Receive+0x114>
 8005886:	e031      	b.n	80058ec <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	689b      	ldr	r3, [r3, #8]
 800588e:	f003 0301 	and.w	r3, r3, #1
 8005892:	2b01      	cmp	r3, #1
 8005894:	d113      	bne.n	80058be <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	68da      	ldr	r2, [r3, #12]
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058a0:	b292      	uxth	r2, r2
 80058a2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058a8:	1c9a      	adds	r2, r3, #2
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80058b2:	b29b      	uxth	r3, r3
 80058b4:	3b01      	subs	r3, #1
 80058b6:	b29a      	uxth	r2, r3
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	87da      	strh	r2, [r3, #62]	; 0x3e
 80058bc:	e011      	b.n	80058e2 <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80058be:	f7fc f83d 	bl	800193c <HAL_GetTick>
 80058c2:	4602      	mov	r2, r0
 80058c4:	693b      	ldr	r3, [r7, #16]
 80058c6:	1ad3      	subs	r3, r2, r3
 80058c8:	683a      	ldr	r2, [r7, #0]
 80058ca:	429a      	cmp	r2, r3
 80058cc:	d803      	bhi.n	80058d6 <HAL_SPI_Receive+0x1cc>
 80058ce:	683b      	ldr	r3, [r7, #0]
 80058d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058d4:	d102      	bne.n	80058dc <HAL_SPI_Receive+0x1d2>
 80058d6:	683b      	ldr	r3, [r7, #0]
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d102      	bne.n	80058e2 <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 80058dc:	2303      	movs	r3, #3
 80058de:	75fb      	strb	r3, [r7, #23]
          goto error;
 80058e0:	e017      	b.n	8005912 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80058e6:	b29b      	uxth	r3, r3
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d1cd      	bne.n	8005888 <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80058ec:	693a      	ldr	r2, [r7, #16]
 80058ee:	6839      	ldr	r1, [r7, #0]
 80058f0:	68f8      	ldr	r0, [r7, #12]
 80058f2:	f000 fa45 	bl	8005d80 <SPI_EndRxTransaction>
 80058f6:	4603      	mov	r3, r0
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	d002      	beq.n	8005902 <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	2220      	movs	r2, #32
 8005900:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005906:	2b00      	cmp	r3, #0
 8005908:	d002      	beq.n	8005910 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 800590a:	2301      	movs	r3, #1
 800590c:	75fb      	strb	r3, [r7, #23]
 800590e:	e000      	b.n	8005912 <HAL_SPI_Receive+0x208>
  }

error :
 8005910:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	2201      	movs	r2, #1
 8005916:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	2200      	movs	r2, #0
 800591e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005922:	7dfb      	ldrb	r3, [r7, #23]
}
 8005924:	4618      	mov	r0, r3
 8005926:	3718      	adds	r7, #24
 8005928:	46bd      	mov	sp, r7
 800592a:	bd80      	pop	{r7, pc}

0800592c <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800592c:	b580      	push	{r7, lr}
 800592e:	b08c      	sub	sp, #48	; 0x30
 8005930:	af00      	add	r7, sp, #0
 8005932:	60f8      	str	r0, [r7, #12]
 8005934:	60b9      	str	r1, [r7, #8]
 8005936:	607a      	str	r2, [r7, #4]
 8005938:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800593a:	2301      	movs	r3, #1
 800593c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800593e:	2300      	movs	r3, #0
 8005940:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800594a:	2b01      	cmp	r3, #1
 800594c:	d101      	bne.n	8005952 <HAL_SPI_TransmitReceive+0x26>
 800594e:	2302      	movs	r3, #2
 8005950:	e18a      	b.n	8005c68 <HAL_SPI_TransmitReceive+0x33c>
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	2201      	movs	r2, #1
 8005956:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800595a:	f7fb ffef 	bl	800193c <HAL_GetTick>
 800595e:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005966:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	685b      	ldr	r3, [r3, #4]
 800596e:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8005970:	887b      	ldrh	r3, [r7, #2]
 8005972:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005974:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005978:	2b01      	cmp	r3, #1
 800597a:	d00f      	beq.n	800599c <HAL_SPI_TransmitReceive+0x70>
 800597c:	69fb      	ldr	r3, [r7, #28]
 800597e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005982:	d107      	bne.n	8005994 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	689b      	ldr	r3, [r3, #8]
 8005988:	2b00      	cmp	r3, #0
 800598a:	d103      	bne.n	8005994 <HAL_SPI_TransmitReceive+0x68>
 800598c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005990:	2b04      	cmp	r3, #4
 8005992:	d003      	beq.n	800599c <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8005994:	2302      	movs	r3, #2
 8005996:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800599a:	e15b      	b.n	8005c54 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800599c:	68bb      	ldr	r3, [r7, #8]
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d005      	beq.n	80059ae <HAL_SPI_TransmitReceive+0x82>
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d002      	beq.n	80059ae <HAL_SPI_TransmitReceive+0x82>
 80059a8:	887b      	ldrh	r3, [r7, #2]
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d103      	bne.n	80059b6 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80059ae:	2301      	movs	r3, #1
 80059b0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80059b4:	e14e      	b.n	8005c54 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80059bc:	b2db      	uxtb	r3, r3
 80059be:	2b04      	cmp	r3, #4
 80059c0:	d003      	beq.n	80059ca <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	2205      	movs	r2, #5
 80059c6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	2200      	movs	r2, #0
 80059ce:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	687a      	ldr	r2, [r7, #4]
 80059d4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	887a      	ldrh	r2, [r7, #2]
 80059da:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	887a      	ldrh	r2, [r7, #2]
 80059e0:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	68ba      	ldr	r2, [r7, #8]
 80059e6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	887a      	ldrh	r2, [r7, #2]
 80059ec:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	887a      	ldrh	r2, [r7, #2]
 80059f2:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	2200      	movs	r2, #0
 80059f8:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	2200      	movs	r2, #0
 80059fe:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a0a:	2b40      	cmp	r3, #64	; 0x40
 8005a0c:	d007      	beq.n	8005a1e <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	681a      	ldr	r2, [r3, #0]
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005a1c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	68db      	ldr	r3, [r3, #12]
 8005a22:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005a26:	d178      	bne.n	8005b1a <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	685b      	ldr	r3, [r3, #4]
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d002      	beq.n	8005a36 <HAL_SPI_TransmitReceive+0x10a>
 8005a30:	8b7b      	ldrh	r3, [r7, #26]
 8005a32:	2b01      	cmp	r3, #1
 8005a34:	d166      	bne.n	8005b04 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a3a:	881a      	ldrh	r2, [r3, #0]
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a46:	1c9a      	adds	r2, r3, #2
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005a50:	b29b      	uxth	r3, r3
 8005a52:	3b01      	subs	r3, #1
 8005a54:	b29a      	uxth	r2, r3
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005a5a:	e053      	b.n	8005b04 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	689b      	ldr	r3, [r3, #8]
 8005a62:	f003 0302 	and.w	r3, r3, #2
 8005a66:	2b02      	cmp	r3, #2
 8005a68:	d11b      	bne.n	8005aa2 <HAL_SPI_TransmitReceive+0x176>
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005a6e:	b29b      	uxth	r3, r3
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d016      	beq.n	8005aa2 <HAL_SPI_TransmitReceive+0x176>
 8005a74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a76:	2b01      	cmp	r3, #1
 8005a78:	d113      	bne.n	8005aa2 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a7e:	881a      	ldrh	r2, [r3, #0]
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a8a:	1c9a      	adds	r2, r3, #2
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005a94:	b29b      	uxth	r3, r3
 8005a96:	3b01      	subs	r3, #1
 8005a98:	b29a      	uxth	r2, r3
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005a9e:	2300      	movs	r3, #0
 8005aa0:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	689b      	ldr	r3, [r3, #8]
 8005aa8:	f003 0301 	and.w	r3, r3, #1
 8005aac:	2b01      	cmp	r3, #1
 8005aae:	d119      	bne.n	8005ae4 <HAL_SPI_TransmitReceive+0x1b8>
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005ab4:	b29b      	uxth	r3, r3
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d014      	beq.n	8005ae4 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	68da      	ldr	r2, [r3, #12]
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ac4:	b292      	uxth	r2, r2
 8005ac6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005acc:	1c9a      	adds	r2, r3, #2
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005ad6:	b29b      	uxth	r3, r3
 8005ad8:	3b01      	subs	r3, #1
 8005ada:	b29a      	uxth	r2, r3
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005ae0:	2301      	movs	r3, #1
 8005ae2:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005ae4:	f7fb ff2a 	bl	800193c <HAL_GetTick>
 8005ae8:	4602      	mov	r2, r0
 8005aea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005aec:	1ad3      	subs	r3, r2, r3
 8005aee:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005af0:	429a      	cmp	r2, r3
 8005af2:	d807      	bhi.n	8005b04 <HAL_SPI_TransmitReceive+0x1d8>
 8005af4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005af6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005afa:	d003      	beq.n	8005b04 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8005afc:	2303      	movs	r3, #3
 8005afe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8005b02:	e0a7      	b.n	8005c54 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005b08:	b29b      	uxth	r3, r3
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d1a6      	bne.n	8005a5c <HAL_SPI_TransmitReceive+0x130>
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005b12:	b29b      	uxth	r3, r3
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	d1a1      	bne.n	8005a5c <HAL_SPI_TransmitReceive+0x130>
 8005b18:	e07c      	b.n	8005c14 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	685b      	ldr	r3, [r3, #4]
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d002      	beq.n	8005b28 <HAL_SPI_TransmitReceive+0x1fc>
 8005b22:	8b7b      	ldrh	r3, [r7, #26]
 8005b24:	2b01      	cmp	r3, #1
 8005b26:	d16b      	bne.n	8005c00 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	330c      	adds	r3, #12
 8005b32:	7812      	ldrb	r2, [r2, #0]
 8005b34:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b3a:	1c5a      	adds	r2, r3, #1
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005b44:	b29b      	uxth	r3, r3
 8005b46:	3b01      	subs	r3, #1
 8005b48:	b29a      	uxth	r2, r3
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005b4e:	e057      	b.n	8005c00 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	689b      	ldr	r3, [r3, #8]
 8005b56:	f003 0302 	and.w	r3, r3, #2
 8005b5a:	2b02      	cmp	r3, #2
 8005b5c:	d11c      	bne.n	8005b98 <HAL_SPI_TransmitReceive+0x26c>
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005b62:	b29b      	uxth	r3, r3
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d017      	beq.n	8005b98 <HAL_SPI_TransmitReceive+0x26c>
 8005b68:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b6a:	2b01      	cmp	r3, #1
 8005b6c:	d114      	bne.n	8005b98 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	330c      	adds	r3, #12
 8005b78:	7812      	ldrb	r2, [r2, #0]
 8005b7a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b80:	1c5a      	adds	r2, r3, #1
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005b8a:	b29b      	uxth	r3, r3
 8005b8c:	3b01      	subs	r3, #1
 8005b8e:	b29a      	uxth	r2, r3
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005b94:	2300      	movs	r3, #0
 8005b96:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	689b      	ldr	r3, [r3, #8]
 8005b9e:	f003 0301 	and.w	r3, r3, #1
 8005ba2:	2b01      	cmp	r3, #1
 8005ba4:	d119      	bne.n	8005bda <HAL_SPI_TransmitReceive+0x2ae>
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005baa:	b29b      	uxth	r3, r3
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d014      	beq.n	8005bda <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	68da      	ldr	r2, [r3, #12]
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005bba:	b2d2      	uxtb	r2, r2
 8005bbc:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005bc2:	1c5a      	adds	r2, r3, #1
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005bcc:	b29b      	uxth	r3, r3
 8005bce:	3b01      	subs	r3, #1
 8005bd0:	b29a      	uxth	r2, r3
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005bd6:	2301      	movs	r3, #1
 8005bd8:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005bda:	f7fb feaf 	bl	800193c <HAL_GetTick>
 8005bde:	4602      	mov	r2, r0
 8005be0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005be2:	1ad3      	subs	r3, r2, r3
 8005be4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005be6:	429a      	cmp	r2, r3
 8005be8:	d803      	bhi.n	8005bf2 <HAL_SPI_TransmitReceive+0x2c6>
 8005bea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005bec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005bf0:	d102      	bne.n	8005bf8 <HAL_SPI_TransmitReceive+0x2cc>
 8005bf2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d103      	bne.n	8005c00 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8005bf8:	2303      	movs	r3, #3
 8005bfa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8005bfe:	e029      	b.n	8005c54 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005c04:	b29b      	uxth	r3, r3
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d1a2      	bne.n	8005b50 <HAL_SPI_TransmitReceive+0x224>
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005c0e:	b29b      	uxth	r3, r3
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d19d      	bne.n	8005b50 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005c14:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005c16:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005c18:	68f8      	ldr	r0, [r7, #12]
 8005c1a:	f000 f917 	bl	8005e4c <SPI_EndRxTxTransaction>
 8005c1e:	4603      	mov	r3, r0
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d006      	beq.n	8005c32 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8005c24:	2301      	movs	r3, #1
 8005c26:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	2220      	movs	r2, #32
 8005c2e:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8005c30:	e010      	b.n	8005c54 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	689b      	ldr	r3, [r3, #8]
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d10b      	bne.n	8005c52 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005c3a:	2300      	movs	r3, #0
 8005c3c:	617b      	str	r3, [r7, #20]
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	68db      	ldr	r3, [r3, #12]
 8005c44:	617b      	str	r3, [r7, #20]
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	689b      	ldr	r3, [r3, #8]
 8005c4c:	617b      	str	r3, [r7, #20]
 8005c4e:	697b      	ldr	r3, [r7, #20]
 8005c50:	e000      	b.n	8005c54 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8005c52:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	2201      	movs	r2, #1
 8005c58:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	2200      	movs	r2, #0
 8005c60:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005c64:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8005c68:	4618      	mov	r0, r3
 8005c6a:	3730      	adds	r7, #48	; 0x30
 8005c6c:	46bd      	mov	sp, r7
 8005c6e:	bd80      	pop	{r7, pc}

08005c70 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005c70:	b580      	push	{r7, lr}
 8005c72:	b088      	sub	sp, #32
 8005c74:	af00      	add	r7, sp, #0
 8005c76:	60f8      	str	r0, [r7, #12]
 8005c78:	60b9      	str	r1, [r7, #8]
 8005c7a:	603b      	str	r3, [r7, #0]
 8005c7c:	4613      	mov	r3, r2
 8005c7e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005c80:	f7fb fe5c 	bl	800193c <HAL_GetTick>
 8005c84:	4602      	mov	r2, r0
 8005c86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c88:	1a9b      	subs	r3, r3, r2
 8005c8a:	683a      	ldr	r2, [r7, #0]
 8005c8c:	4413      	add	r3, r2
 8005c8e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005c90:	f7fb fe54 	bl	800193c <HAL_GetTick>
 8005c94:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005c96:	4b39      	ldr	r3, [pc, #228]	; (8005d7c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	015b      	lsls	r3, r3, #5
 8005c9c:	0d1b      	lsrs	r3, r3, #20
 8005c9e:	69fa      	ldr	r2, [r7, #28]
 8005ca0:	fb02 f303 	mul.w	r3, r2, r3
 8005ca4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005ca6:	e054      	b.n	8005d52 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005ca8:	683b      	ldr	r3, [r7, #0]
 8005caa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005cae:	d050      	beq.n	8005d52 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005cb0:	f7fb fe44 	bl	800193c <HAL_GetTick>
 8005cb4:	4602      	mov	r2, r0
 8005cb6:	69bb      	ldr	r3, [r7, #24]
 8005cb8:	1ad3      	subs	r3, r2, r3
 8005cba:	69fa      	ldr	r2, [r7, #28]
 8005cbc:	429a      	cmp	r2, r3
 8005cbe:	d902      	bls.n	8005cc6 <SPI_WaitFlagStateUntilTimeout+0x56>
 8005cc0:	69fb      	ldr	r3, [r7, #28]
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d13d      	bne.n	8005d42 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	685a      	ldr	r2, [r3, #4]
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005cd4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	685b      	ldr	r3, [r3, #4]
 8005cda:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005cde:	d111      	bne.n	8005d04 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	689b      	ldr	r3, [r3, #8]
 8005ce4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005ce8:	d004      	beq.n	8005cf4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	689b      	ldr	r3, [r3, #8]
 8005cee:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005cf2:	d107      	bne.n	8005d04 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	681a      	ldr	r2, [r3, #0]
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005d02:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d08:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005d0c:	d10f      	bne.n	8005d2e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	681a      	ldr	r2, [r3, #0]
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005d1c:	601a      	str	r2, [r3, #0]
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	681a      	ldr	r2, [r3, #0]
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005d2c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	2201      	movs	r2, #1
 8005d32:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	2200      	movs	r2, #0
 8005d3a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8005d3e:	2303      	movs	r3, #3
 8005d40:	e017      	b.n	8005d72 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005d42:	697b      	ldr	r3, [r7, #20]
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	d101      	bne.n	8005d4c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005d48:	2300      	movs	r3, #0
 8005d4a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005d4c:	697b      	ldr	r3, [r7, #20]
 8005d4e:	3b01      	subs	r3, #1
 8005d50:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	689a      	ldr	r2, [r3, #8]
 8005d58:	68bb      	ldr	r3, [r7, #8]
 8005d5a:	4013      	ands	r3, r2
 8005d5c:	68ba      	ldr	r2, [r7, #8]
 8005d5e:	429a      	cmp	r2, r3
 8005d60:	bf0c      	ite	eq
 8005d62:	2301      	moveq	r3, #1
 8005d64:	2300      	movne	r3, #0
 8005d66:	b2db      	uxtb	r3, r3
 8005d68:	461a      	mov	r2, r3
 8005d6a:	79fb      	ldrb	r3, [r7, #7]
 8005d6c:	429a      	cmp	r2, r3
 8005d6e:	d19b      	bne.n	8005ca8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005d70:	2300      	movs	r3, #0
}
 8005d72:	4618      	mov	r0, r3
 8005d74:	3720      	adds	r7, #32
 8005d76:	46bd      	mov	sp, r7
 8005d78:	bd80      	pop	{r7, pc}
 8005d7a:	bf00      	nop
 8005d7c:	20000030 	.word	0x20000030

08005d80 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8005d80:	b580      	push	{r7, lr}
 8005d82:	b086      	sub	sp, #24
 8005d84:	af02      	add	r7, sp, #8
 8005d86:	60f8      	str	r0, [r7, #12]
 8005d88:	60b9      	str	r1, [r7, #8]
 8005d8a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	685b      	ldr	r3, [r3, #4]
 8005d90:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005d94:	d111      	bne.n	8005dba <SPI_EndRxTransaction+0x3a>
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	689b      	ldr	r3, [r3, #8]
 8005d9a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005d9e:	d004      	beq.n	8005daa <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	689b      	ldr	r3, [r3, #8]
 8005da4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005da8:	d107      	bne.n	8005dba <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	681a      	ldr	r2, [r3, #0]
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005db8:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	685b      	ldr	r3, [r3, #4]
 8005dbe:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005dc2:	d12a      	bne.n	8005e1a <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	689b      	ldr	r3, [r3, #8]
 8005dc8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005dcc:	d012      	beq.n	8005df4 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	9300      	str	r3, [sp, #0]
 8005dd2:	68bb      	ldr	r3, [r7, #8]
 8005dd4:	2200      	movs	r2, #0
 8005dd6:	2180      	movs	r1, #128	; 0x80
 8005dd8:	68f8      	ldr	r0, [r7, #12]
 8005dda:	f7ff ff49 	bl	8005c70 <SPI_WaitFlagStateUntilTimeout>
 8005dde:	4603      	mov	r3, r0
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d02d      	beq.n	8005e40 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005de8:	f043 0220 	orr.w	r2, r3, #32
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8005df0:	2303      	movs	r3, #3
 8005df2:	e026      	b.n	8005e42 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	9300      	str	r3, [sp, #0]
 8005df8:	68bb      	ldr	r3, [r7, #8]
 8005dfa:	2200      	movs	r2, #0
 8005dfc:	2101      	movs	r1, #1
 8005dfe:	68f8      	ldr	r0, [r7, #12]
 8005e00:	f7ff ff36 	bl	8005c70 <SPI_WaitFlagStateUntilTimeout>
 8005e04:	4603      	mov	r3, r0
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d01a      	beq.n	8005e40 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005e0e:	f043 0220 	orr.w	r2, r3, #32
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8005e16:	2303      	movs	r3, #3
 8005e18:	e013      	b.n	8005e42 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	9300      	str	r3, [sp, #0]
 8005e1e:	68bb      	ldr	r3, [r7, #8]
 8005e20:	2200      	movs	r2, #0
 8005e22:	2101      	movs	r1, #1
 8005e24:	68f8      	ldr	r0, [r7, #12]
 8005e26:	f7ff ff23 	bl	8005c70 <SPI_WaitFlagStateUntilTimeout>
 8005e2a:	4603      	mov	r3, r0
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d007      	beq.n	8005e40 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005e34:	f043 0220 	orr.w	r2, r3, #32
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8005e3c:	2303      	movs	r3, #3
 8005e3e:	e000      	b.n	8005e42 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8005e40:	2300      	movs	r3, #0
}
 8005e42:	4618      	mov	r0, r3
 8005e44:	3710      	adds	r7, #16
 8005e46:	46bd      	mov	sp, r7
 8005e48:	bd80      	pop	{r7, pc}
	...

08005e4c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005e4c:	b580      	push	{r7, lr}
 8005e4e:	b088      	sub	sp, #32
 8005e50:	af02      	add	r7, sp, #8
 8005e52:	60f8      	str	r0, [r7, #12]
 8005e54:	60b9      	str	r1, [r7, #8]
 8005e56:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005e58:	4b1b      	ldr	r3, [pc, #108]	; (8005ec8 <SPI_EndRxTxTransaction+0x7c>)
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	4a1b      	ldr	r2, [pc, #108]	; (8005ecc <SPI_EndRxTxTransaction+0x80>)
 8005e5e:	fba2 2303 	umull	r2, r3, r2, r3
 8005e62:	0d5b      	lsrs	r3, r3, #21
 8005e64:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005e68:	fb02 f303 	mul.w	r3, r2, r3
 8005e6c:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	685b      	ldr	r3, [r3, #4]
 8005e72:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005e76:	d112      	bne.n	8005e9e <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	9300      	str	r3, [sp, #0]
 8005e7c:	68bb      	ldr	r3, [r7, #8]
 8005e7e:	2200      	movs	r2, #0
 8005e80:	2180      	movs	r1, #128	; 0x80
 8005e82:	68f8      	ldr	r0, [r7, #12]
 8005e84:	f7ff fef4 	bl	8005c70 <SPI_WaitFlagStateUntilTimeout>
 8005e88:	4603      	mov	r3, r0
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d016      	beq.n	8005ebc <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005e92:	f043 0220 	orr.w	r2, r3, #32
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8005e9a:	2303      	movs	r3, #3
 8005e9c:	e00f      	b.n	8005ebe <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005e9e:	697b      	ldr	r3, [r7, #20]
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d00a      	beq.n	8005eba <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8005ea4:	697b      	ldr	r3, [r7, #20]
 8005ea6:	3b01      	subs	r3, #1
 8005ea8:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	689b      	ldr	r3, [r3, #8]
 8005eb0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005eb4:	2b80      	cmp	r3, #128	; 0x80
 8005eb6:	d0f2      	beq.n	8005e9e <SPI_EndRxTxTransaction+0x52>
 8005eb8:	e000      	b.n	8005ebc <SPI_EndRxTxTransaction+0x70>
        break;
 8005eba:	bf00      	nop
  }

  return HAL_OK;
 8005ebc:	2300      	movs	r3, #0
}
 8005ebe:	4618      	mov	r0, r3
 8005ec0:	3718      	adds	r7, #24
 8005ec2:	46bd      	mov	sp, r7
 8005ec4:	bd80      	pop	{r7, pc}
 8005ec6:	bf00      	nop
 8005ec8:	20000030 	.word	0x20000030
 8005ecc:	165e9f81 	.word	0x165e9f81

08005ed0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005ed0:	b580      	push	{r7, lr}
 8005ed2:	b082      	sub	sp, #8
 8005ed4:	af00      	add	r7, sp, #0
 8005ed6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d101      	bne.n	8005ee2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005ede:	2301      	movs	r3, #1
 8005ee0:	e041      	b.n	8005f66 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005ee8:	b2db      	uxtb	r3, r3
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d106      	bne.n	8005efc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	2200      	movs	r2, #0
 8005ef2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005ef6:	6878      	ldr	r0, [r7, #4]
 8005ef8:	f000 f839 	bl	8005f6e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	2202      	movs	r2, #2
 8005f00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	681a      	ldr	r2, [r3, #0]
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	3304      	adds	r3, #4
 8005f0c:	4619      	mov	r1, r3
 8005f0e:	4610      	mov	r0, r2
 8005f10:	f000 f9d8 	bl	80062c4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	2201      	movs	r2, #1
 8005f18:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	2201      	movs	r2, #1
 8005f20:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	2201      	movs	r2, #1
 8005f28:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	2201      	movs	r2, #1
 8005f30:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	2201      	movs	r2, #1
 8005f38:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	2201      	movs	r2, #1
 8005f40:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	2201      	movs	r2, #1
 8005f48:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	2201      	movs	r2, #1
 8005f50:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	2201      	movs	r2, #1
 8005f58:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	2201      	movs	r2, #1
 8005f60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005f64:	2300      	movs	r3, #0
}
 8005f66:	4618      	mov	r0, r3
 8005f68:	3708      	adds	r7, #8
 8005f6a:	46bd      	mov	sp, r7
 8005f6c:	bd80      	pop	{r7, pc}

08005f6e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8005f6e:	b480      	push	{r7}
 8005f70:	b083      	sub	sp, #12
 8005f72:	af00      	add	r7, sp, #0
 8005f74:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8005f76:	bf00      	nop
 8005f78:	370c      	adds	r7, #12
 8005f7a:	46bd      	mov	sp, r7
 8005f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f80:	4770      	bx	lr
	...

08005f84 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005f84:	b480      	push	{r7}
 8005f86:	b085      	sub	sp, #20
 8005f88:	af00      	add	r7, sp, #0
 8005f8a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005f92:	b2db      	uxtb	r3, r3
 8005f94:	2b01      	cmp	r3, #1
 8005f96:	d001      	beq.n	8005f9c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005f98:	2301      	movs	r3, #1
 8005f9a:	e04e      	b.n	800603a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	2202      	movs	r2, #2
 8005fa0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	68da      	ldr	r2, [r3, #12]
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	f042 0201 	orr.w	r2, r2, #1
 8005fb2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	4a23      	ldr	r2, [pc, #140]	; (8006048 <HAL_TIM_Base_Start_IT+0xc4>)
 8005fba:	4293      	cmp	r3, r2
 8005fbc:	d022      	beq.n	8006004 <HAL_TIM_Base_Start_IT+0x80>
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005fc6:	d01d      	beq.n	8006004 <HAL_TIM_Base_Start_IT+0x80>
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	4a1f      	ldr	r2, [pc, #124]	; (800604c <HAL_TIM_Base_Start_IT+0xc8>)
 8005fce:	4293      	cmp	r3, r2
 8005fd0:	d018      	beq.n	8006004 <HAL_TIM_Base_Start_IT+0x80>
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	4a1e      	ldr	r2, [pc, #120]	; (8006050 <HAL_TIM_Base_Start_IT+0xcc>)
 8005fd8:	4293      	cmp	r3, r2
 8005fda:	d013      	beq.n	8006004 <HAL_TIM_Base_Start_IT+0x80>
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	4a1c      	ldr	r2, [pc, #112]	; (8006054 <HAL_TIM_Base_Start_IT+0xd0>)
 8005fe2:	4293      	cmp	r3, r2
 8005fe4:	d00e      	beq.n	8006004 <HAL_TIM_Base_Start_IT+0x80>
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	4a1b      	ldr	r2, [pc, #108]	; (8006058 <HAL_TIM_Base_Start_IT+0xd4>)
 8005fec:	4293      	cmp	r3, r2
 8005fee:	d009      	beq.n	8006004 <HAL_TIM_Base_Start_IT+0x80>
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	4a19      	ldr	r2, [pc, #100]	; (800605c <HAL_TIM_Base_Start_IT+0xd8>)
 8005ff6:	4293      	cmp	r3, r2
 8005ff8:	d004      	beq.n	8006004 <HAL_TIM_Base_Start_IT+0x80>
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	4a18      	ldr	r2, [pc, #96]	; (8006060 <HAL_TIM_Base_Start_IT+0xdc>)
 8006000:	4293      	cmp	r3, r2
 8006002:	d111      	bne.n	8006028 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	689b      	ldr	r3, [r3, #8]
 800600a:	f003 0307 	and.w	r3, r3, #7
 800600e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	2b06      	cmp	r3, #6
 8006014:	d010      	beq.n	8006038 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	681a      	ldr	r2, [r3, #0]
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	f042 0201 	orr.w	r2, r2, #1
 8006024:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006026:	e007      	b.n	8006038 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	681a      	ldr	r2, [r3, #0]
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	f042 0201 	orr.w	r2, r2, #1
 8006036:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006038:	2300      	movs	r3, #0
}
 800603a:	4618      	mov	r0, r3
 800603c:	3714      	adds	r7, #20
 800603e:	46bd      	mov	sp, r7
 8006040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006044:	4770      	bx	lr
 8006046:	bf00      	nop
 8006048:	40010000 	.word	0x40010000
 800604c:	40000400 	.word	0x40000400
 8006050:	40000800 	.word	0x40000800
 8006054:	40000c00 	.word	0x40000c00
 8006058:	40010400 	.word	0x40010400
 800605c:	40014000 	.word	0x40014000
 8006060:	40001800 	.word	0x40001800

08006064 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006064:	b580      	push	{r7, lr}
 8006066:	b082      	sub	sp, #8
 8006068:	af00      	add	r7, sp, #0
 800606a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	691b      	ldr	r3, [r3, #16]
 8006072:	f003 0302 	and.w	r3, r3, #2
 8006076:	2b02      	cmp	r3, #2
 8006078:	d122      	bne.n	80060c0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	68db      	ldr	r3, [r3, #12]
 8006080:	f003 0302 	and.w	r3, r3, #2
 8006084:	2b02      	cmp	r3, #2
 8006086:	d11b      	bne.n	80060c0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	f06f 0202 	mvn.w	r2, #2
 8006090:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	2201      	movs	r2, #1
 8006096:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	699b      	ldr	r3, [r3, #24]
 800609e:	f003 0303 	and.w	r3, r3, #3
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d003      	beq.n	80060ae <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80060a6:	6878      	ldr	r0, [r7, #4]
 80060a8:	f000 f8ee 	bl	8006288 <HAL_TIM_IC_CaptureCallback>
 80060ac:	e005      	b.n	80060ba <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80060ae:	6878      	ldr	r0, [r7, #4]
 80060b0:	f000 f8e0 	bl	8006274 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80060b4:	6878      	ldr	r0, [r7, #4]
 80060b6:	f000 f8f1 	bl	800629c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	2200      	movs	r2, #0
 80060be:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	691b      	ldr	r3, [r3, #16]
 80060c6:	f003 0304 	and.w	r3, r3, #4
 80060ca:	2b04      	cmp	r3, #4
 80060cc:	d122      	bne.n	8006114 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	68db      	ldr	r3, [r3, #12]
 80060d4:	f003 0304 	and.w	r3, r3, #4
 80060d8:	2b04      	cmp	r3, #4
 80060da:	d11b      	bne.n	8006114 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	f06f 0204 	mvn.w	r2, #4
 80060e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	2202      	movs	r2, #2
 80060ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	699b      	ldr	r3, [r3, #24]
 80060f2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d003      	beq.n	8006102 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80060fa:	6878      	ldr	r0, [r7, #4]
 80060fc:	f000 f8c4 	bl	8006288 <HAL_TIM_IC_CaptureCallback>
 8006100:	e005      	b.n	800610e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006102:	6878      	ldr	r0, [r7, #4]
 8006104:	f000 f8b6 	bl	8006274 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006108:	6878      	ldr	r0, [r7, #4]
 800610a:	f000 f8c7 	bl	800629c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	2200      	movs	r2, #0
 8006112:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	691b      	ldr	r3, [r3, #16]
 800611a:	f003 0308 	and.w	r3, r3, #8
 800611e:	2b08      	cmp	r3, #8
 8006120:	d122      	bne.n	8006168 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	68db      	ldr	r3, [r3, #12]
 8006128:	f003 0308 	and.w	r3, r3, #8
 800612c:	2b08      	cmp	r3, #8
 800612e:	d11b      	bne.n	8006168 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	f06f 0208 	mvn.w	r2, #8
 8006138:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	2204      	movs	r2, #4
 800613e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	69db      	ldr	r3, [r3, #28]
 8006146:	f003 0303 	and.w	r3, r3, #3
 800614a:	2b00      	cmp	r3, #0
 800614c:	d003      	beq.n	8006156 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800614e:	6878      	ldr	r0, [r7, #4]
 8006150:	f000 f89a 	bl	8006288 <HAL_TIM_IC_CaptureCallback>
 8006154:	e005      	b.n	8006162 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006156:	6878      	ldr	r0, [r7, #4]
 8006158:	f000 f88c 	bl	8006274 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800615c:	6878      	ldr	r0, [r7, #4]
 800615e:	f000 f89d 	bl	800629c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	2200      	movs	r2, #0
 8006166:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	691b      	ldr	r3, [r3, #16]
 800616e:	f003 0310 	and.w	r3, r3, #16
 8006172:	2b10      	cmp	r3, #16
 8006174:	d122      	bne.n	80061bc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	68db      	ldr	r3, [r3, #12]
 800617c:	f003 0310 	and.w	r3, r3, #16
 8006180:	2b10      	cmp	r3, #16
 8006182:	d11b      	bne.n	80061bc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	f06f 0210 	mvn.w	r2, #16
 800618c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	2208      	movs	r2, #8
 8006192:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	69db      	ldr	r3, [r3, #28]
 800619a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d003      	beq.n	80061aa <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80061a2:	6878      	ldr	r0, [r7, #4]
 80061a4:	f000 f870 	bl	8006288 <HAL_TIM_IC_CaptureCallback>
 80061a8:	e005      	b.n	80061b6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80061aa:	6878      	ldr	r0, [r7, #4]
 80061ac:	f000 f862 	bl	8006274 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80061b0:	6878      	ldr	r0, [r7, #4]
 80061b2:	f000 f873 	bl	800629c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	2200      	movs	r2, #0
 80061ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	691b      	ldr	r3, [r3, #16]
 80061c2:	f003 0301 	and.w	r3, r3, #1
 80061c6:	2b01      	cmp	r3, #1
 80061c8:	d10e      	bne.n	80061e8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	68db      	ldr	r3, [r3, #12]
 80061d0:	f003 0301 	and.w	r3, r3, #1
 80061d4:	2b01      	cmp	r3, #1
 80061d6:	d107      	bne.n	80061e8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	f06f 0201 	mvn.w	r2, #1
 80061e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80061e2:	6878      	ldr	r0, [r7, #4]
 80061e4:	f7fa fe60 	bl	8000ea8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	691b      	ldr	r3, [r3, #16]
 80061ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80061f2:	2b80      	cmp	r3, #128	; 0x80
 80061f4:	d10e      	bne.n	8006214 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	68db      	ldr	r3, [r3, #12]
 80061fc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006200:	2b80      	cmp	r3, #128	; 0x80
 8006202:	d107      	bne.n	8006214 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800620c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800620e:	6878      	ldr	r0, [r7, #4]
 8006210:	f000 f902 	bl	8006418 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	691b      	ldr	r3, [r3, #16]
 800621a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800621e:	2b40      	cmp	r3, #64	; 0x40
 8006220:	d10e      	bne.n	8006240 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	68db      	ldr	r3, [r3, #12]
 8006228:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800622c:	2b40      	cmp	r3, #64	; 0x40
 800622e:	d107      	bne.n	8006240 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006238:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800623a:	6878      	ldr	r0, [r7, #4]
 800623c:	f000 f838 	bl	80062b0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	691b      	ldr	r3, [r3, #16]
 8006246:	f003 0320 	and.w	r3, r3, #32
 800624a:	2b20      	cmp	r3, #32
 800624c:	d10e      	bne.n	800626c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	68db      	ldr	r3, [r3, #12]
 8006254:	f003 0320 	and.w	r3, r3, #32
 8006258:	2b20      	cmp	r3, #32
 800625a:	d107      	bne.n	800626c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	f06f 0220 	mvn.w	r2, #32
 8006264:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006266:	6878      	ldr	r0, [r7, #4]
 8006268:	f000 f8cc 	bl	8006404 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800626c:	bf00      	nop
 800626e:	3708      	adds	r7, #8
 8006270:	46bd      	mov	sp, r7
 8006272:	bd80      	pop	{r7, pc}

08006274 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006274:	b480      	push	{r7}
 8006276:	b083      	sub	sp, #12
 8006278:	af00      	add	r7, sp, #0
 800627a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800627c:	bf00      	nop
 800627e:	370c      	adds	r7, #12
 8006280:	46bd      	mov	sp, r7
 8006282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006286:	4770      	bx	lr

08006288 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006288:	b480      	push	{r7}
 800628a:	b083      	sub	sp, #12
 800628c:	af00      	add	r7, sp, #0
 800628e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006290:	bf00      	nop
 8006292:	370c      	adds	r7, #12
 8006294:	46bd      	mov	sp, r7
 8006296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800629a:	4770      	bx	lr

0800629c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800629c:	b480      	push	{r7}
 800629e:	b083      	sub	sp, #12
 80062a0:	af00      	add	r7, sp, #0
 80062a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80062a4:	bf00      	nop
 80062a6:	370c      	adds	r7, #12
 80062a8:	46bd      	mov	sp, r7
 80062aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ae:	4770      	bx	lr

080062b0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80062b0:	b480      	push	{r7}
 80062b2:	b083      	sub	sp, #12
 80062b4:	af00      	add	r7, sp, #0
 80062b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80062b8:	bf00      	nop
 80062ba:	370c      	adds	r7, #12
 80062bc:	46bd      	mov	sp, r7
 80062be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062c2:	4770      	bx	lr

080062c4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80062c4:	b480      	push	{r7}
 80062c6:	b085      	sub	sp, #20
 80062c8:	af00      	add	r7, sp, #0
 80062ca:	6078      	str	r0, [r7, #4]
 80062cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	4a40      	ldr	r2, [pc, #256]	; (80063d8 <TIM_Base_SetConfig+0x114>)
 80062d8:	4293      	cmp	r3, r2
 80062da:	d013      	beq.n	8006304 <TIM_Base_SetConfig+0x40>
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80062e2:	d00f      	beq.n	8006304 <TIM_Base_SetConfig+0x40>
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	4a3d      	ldr	r2, [pc, #244]	; (80063dc <TIM_Base_SetConfig+0x118>)
 80062e8:	4293      	cmp	r3, r2
 80062ea:	d00b      	beq.n	8006304 <TIM_Base_SetConfig+0x40>
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	4a3c      	ldr	r2, [pc, #240]	; (80063e0 <TIM_Base_SetConfig+0x11c>)
 80062f0:	4293      	cmp	r3, r2
 80062f2:	d007      	beq.n	8006304 <TIM_Base_SetConfig+0x40>
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	4a3b      	ldr	r2, [pc, #236]	; (80063e4 <TIM_Base_SetConfig+0x120>)
 80062f8:	4293      	cmp	r3, r2
 80062fa:	d003      	beq.n	8006304 <TIM_Base_SetConfig+0x40>
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	4a3a      	ldr	r2, [pc, #232]	; (80063e8 <TIM_Base_SetConfig+0x124>)
 8006300:	4293      	cmp	r3, r2
 8006302:	d108      	bne.n	8006316 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800630a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800630c:	683b      	ldr	r3, [r7, #0]
 800630e:	685b      	ldr	r3, [r3, #4]
 8006310:	68fa      	ldr	r2, [r7, #12]
 8006312:	4313      	orrs	r3, r2
 8006314:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	4a2f      	ldr	r2, [pc, #188]	; (80063d8 <TIM_Base_SetConfig+0x114>)
 800631a:	4293      	cmp	r3, r2
 800631c:	d02b      	beq.n	8006376 <TIM_Base_SetConfig+0xb2>
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006324:	d027      	beq.n	8006376 <TIM_Base_SetConfig+0xb2>
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	4a2c      	ldr	r2, [pc, #176]	; (80063dc <TIM_Base_SetConfig+0x118>)
 800632a:	4293      	cmp	r3, r2
 800632c:	d023      	beq.n	8006376 <TIM_Base_SetConfig+0xb2>
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	4a2b      	ldr	r2, [pc, #172]	; (80063e0 <TIM_Base_SetConfig+0x11c>)
 8006332:	4293      	cmp	r3, r2
 8006334:	d01f      	beq.n	8006376 <TIM_Base_SetConfig+0xb2>
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	4a2a      	ldr	r2, [pc, #168]	; (80063e4 <TIM_Base_SetConfig+0x120>)
 800633a:	4293      	cmp	r3, r2
 800633c:	d01b      	beq.n	8006376 <TIM_Base_SetConfig+0xb2>
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	4a29      	ldr	r2, [pc, #164]	; (80063e8 <TIM_Base_SetConfig+0x124>)
 8006342:	4293      	cmp	r3, r2
 8006344:	d017      	beq.n	8006376 <TIM_Base_SetConfig+0xb2>
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	4a28      	ldr	r2, [pc, #160]	; (80063ec <TIM_Base_SetConfig+0x128>)
 800634a:	4293      	cmp	r3, r2
 800634c:	d013      	beq.n	8006376 <TIM_Base_SetConfig+0xb2>
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	4a27      	ldr	r2, [pc, #156]	; (80063f0 <TIM_Base_SetConfig+0x12c>)
 8006352:	4293      	cmp	r3, r2
 8006354:	d00f      	beq.n	8006376 <TIM_Base_SetConfig+0xb2>
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	4a26      	ldr	r2, [pc, #152]	; (80063f4 <TIM_Base_SetConfig+0x130>)
 800635a:	4293      	cmp	r3, r2
 800635c:	d00b      	beq.n	8006376 <TIM_Base_SetConfig+0xb2>
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	4a25      	ldr	r2, [pc, #148]	; (80063f8 <TIM_Base_SetConfig+0x134>)
 8006362:	4293      	cmp	r3, r2
 8006364:	d007      	beq.n	8006376 <TIM_Base_SetConfig+0xb2>
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	4a24      	ldr	r2, [pc, #144]	; (80063fc <TIM_Base_SetConfig+0x138>)
 800636a:	4293      	cmp	r3, r2
 800636c:	d003      	beq.n	8006376 <TIM_Base_SetConfig+0xb2>
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	4a23      	ldr	r2, [pc, #140]	; (8006400 <TIM_Base_SetConfig+0x13c>)
 8006372:	4293      	cmp	r3, r2
 8006374:	d108      	bne.n	8006388 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800637c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800637e:	683b      	ldr	r3, [r7, #0]
 8006380:	68db      	ldr	r3, [r3, #12]
 8006382:	68fa      	ldr	r2, [r7, #12]
 8006384:	4313      	orrs	r3, r2
 8006386:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800638e:	683b      	ldr	r3, [r7, #0]
 8006390:	695b      	ldr	r3, [r3, #20]
 8006392:	4313      	orrs	r3, r2
 8006394:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	68fa      	ldr	r2, [r7, #12]
 800639a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800639c:	683b      	ldr	r3, [r7, #0]
 800639e:	689a      	ldr	r2, [r3, #8]
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80063a4:	683b      	ldr	r3, [r7, #0]
 80063a6:	681a      	ldr	r2, [r3, #0]
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	4a0a      	ldr	r2, [pc, #40]	; (80063d8 <TIM_Base_SetConfig+0x114>)
 80063b0:	4293      	cmp	r3, r2
 80063b2:	d003      	beq.n	80063bc <TIM_Base_SetConfig+0xf8>
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	4a0c      	ldr	r2, [pc, #48]	; (80063e8 <TIM_Base_SetConfig+0x124>)
 80063b8:	4293      	cmp	r3, r2
 80063ba:	d103      	bne.n	80063c4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80063bc:	683b      	ldr	r3, [r7, #0]
 80063be:	691a      	ldr	r2, [r3, #16]
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	2201      	movs	r2, #1
 80063c8:	615a      	str	r2, [r3, #20]
}
 80063ca:	bf00      	nop
 80063cc:	3714      	adds	r7, #20
 80063ce:	46bd      	mov	sp, r7
 80063d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063d4:	4770      	bx	lr
 80063d6:	bf00      	nop
 80063d8:	40010000 	.word	0x40010000
 80063dc:	40000400 	.word	0x40000400
 80063e0:	40000800 	.word	0x40000800
 80063e4:	40000c00 	.word	0x40000c00
 80063e8:	40010400 	.word	0x40010400
 80063ec:	40014000 	.word	0x40014000
 80063f0:	40014400 	.word	0x40014400
 80063f4:	40014800 	.word	0x40014800
 80063f8:	40001800 	.word	0x40001800
 80063fc:	40001c00 	.word	0x40001c00
 8006400:	40002000 	.word	0x40002000

08006404 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006404:	b480      	push	{r7}
 8006406:	b083      	sub	sp, #12
 8006408:	af00      	add	r7, sp, #0
 800640a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800640c:	bf00      	nop
 800640e:	370c      	adds	r7, #12
 8006410:	46bd      	mov	sp, r7
 8006412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006416:	4770      	bx	lr

08006418 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006418:	b480      	push	{r7}
 800641a:	b083      	sub	sp, #12
 800641c:	af00      	add	r7, sp, #0
 800641e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006420:	bf00      	nop
 8006422:	370c      	adds	r7, #12
 8006424:	46bd      	mov	sp, r7
 8006426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800642a:	4770      	bx	lr

0800642c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800642c:	b580      	push	{r7, lr}
 800642e:	b082      	sub	sp, #8
 8006430:	af00      	add	r7, sp, #0
 8006432:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	2b00      	cmp	r3, #0
 8006438:	d101      	bne.n	800643e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800643a:	2301      	movs	r3, #1
 800643c:	e03f      	b.n	80064be <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006444:	b2db      	uxtb	r3, r3
 8006446:	2b00      	cmp	r3, #0
 8006448:	d106      	bne.n	8006458 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	2200      	movs	r2, #0
 800644e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006452:	6878      	ldr	r0, [r7, #4]
 8006454:	f7fb f8dc 	bl	8001610 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	2224      	movs	r2, #36	; 0x24
 800645c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	68da      	ldr	r2, [r3, #12]
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800646e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006470:	6878      	ldr	r0, [r7, #4]
 8006472:	f000 f929 	bl	80066c8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	691a      	ldr	r2, [r3, #16]
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006484:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	695a      	ldr	r2, [r3, #20]
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006494:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	68da      	ldr	r2, [r3, #12]
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80064a4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	2200      	movs	r2, #0
 80064aa:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	2220      	movs	r2, #32
 80064b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	2220      	movs	r2, #32
 80064b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80064bc:	2300      	movs	r3, #0
}
 80064be:	4618      	mov	r0, r3
 80064c0:	3708      	adds	r7, #8
 80064c2:	46bd      	mov	sp, r7
 80064c4:	bd80      	pop	{r7, pc}

080064c6 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80064c6:	b580      	push	{r7, lr}
 80064c8:	b08a      	sub	sp, #40	; 0x28
 80064ca:	af02      	add	r7, sp, #8
 80064cc:	60f8      	str	r0, [r7, #12]
 80064ce:	60b9      	str	r1, [r7, #8]
 80064d0:	603b      	str	r3, [r7, #0]
 80064d2:	4613      	mov	r3, r2
 80064d4:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80064d6:	2300      	movs	r3, #0
 80064d8:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80064e0:	b2db      	uxtb	r3, r3
 80064e2:	2b20      	cmp	r3, #32
 80064e4:	d17c      	bne.n	80065e0 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80064e6:	68bb      	ldr	r3, [r7, #8]
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d002      	beq.n	80064f2 <HAL_UART_Transmit+0x2c>
 80064ec:	88fb      	ldrh	r3, [r7, #6]
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d101      	bne.n	80064f6 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80064f2:	2301      	movs	r3, #1
 80064f4:	e075      	b.n	80065e2 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80064fc:	2b01      	cmp	r3, #1
 80064fe:	d101      	bne.n	8006504 <HAL_UART_Transmit+0x3e>
 8006500:	2302      	movs	r3, #2
 8006502:	e06e      	b.n	80065e2 <HAL_UART_Transmit+0x11c>
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	2201      	movs	r2, #1
 8006508:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	2200      	movs	r2, #0
 8006510:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	2221      	movs	r2, #33	; 0x21
 8006516:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800651a:	f7fb fa0f 	bl	800193c <HAL_GetTick>
 800651e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	88fa      	ldrh	r2, [r7, #6]
 8006524:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	88fa      	ldrh	r2, [r7, #6]
 800652a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	689b      	ldr	r3, [r3, #8]
 8006530:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006534:	d108      	bne.n	8006548 <HAL_UART_Transmit+0x82>
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	691b      	ldr	r3, [r3, #16]
 800653a:	2b00      	cmp	r3, #0
 800653c:	d104      	bne.n	8006548 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800653e:	2300      	movs	r3, #0
 8006540:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006542:	68bb      	ldr	r3, [r7, #8]
 8006544:	61bb      	str	r3, [r7, #24]
 8006546:	e003      	b.n	8006550 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8006548:	68bb      	ldr	r3, [r7, #8]
 800654a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800654c:	2300      	movs	r3, #0
 800654e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	2200      	movs	r2, #0
 8006554:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8006558:	e02a      	b.n	80065b0 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800655a:	683b      	ldr	r3, [r7, #0]
 800655c:	9300      	str	r3, [sp, #0]
 800655e:	697b      	ldr	r3, [r7, #20]
 8006560:	2200      	movs	r2, #0
 8006562:	2180      	movs	r1, #128	; 0x80
 8006564:	68f8      	ldr	r0, [r7, #12]
 8006566:	f000 f840 	bl	80065ea <UART_WaitOnFlagUntilTimeout>
 800656a:	4603      	mov	r3, r0
 800656c:	2b00      	cmp	r3, #0
 800656e:	d001      	beq.n	8006574 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8006570:	2303      	movs	r3, #3
 8006572:	e036      	b.n	80065e2 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8006574:	69fb      	ldr	r3, [r7, #28]
 8006576:	2b00      	cmp	r3, #0
 8006578:	d10b      	bne.n	8006592 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800657a:	69bb      	ldr	r3, [r7, #24]
 800657c:	881b      	ldrh	r3, [r3, #0]
 800657e:	461a      	mov	r2, r3
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006588:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800658a:	69bb      	ldr	r3, [r7, #24]
 800658c:	3302      	adds	r3, #2
 800658e:	61bb      	str	r3, [r7, #24]
 8006590:	e007      	b.n	80065a2 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006592:	69fb      	ldr	r3, [r7, #28]
 8006594:	781a      	ldrb	r2, [r3, #0]
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800659c:	69fb      	ldr	r3, [r7, #28]
 800659e:	3301      	adds	r3, #1
 80065a0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80065a6:	b29b      	uxth	r3, r3
 80065a8:	3b01      	subs	r3, #1
 80065aa:	b29a      	uxth	r2, r3
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80065b4:	b29b      	uxth	r3, r3
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d1cf      	bne.n	800655a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80065ba:	683b      	ldr	r3, [r7, #0]
 80065bc:	9300      	str	r3, [sp, #0]
 80065be:	697b      	ldr	r3, [r7, #20]
 80065c0:	2200      	movs	r2, #0
 80065c2:	2140      	movs	r1, #64	; 0x40
 80065c4:	68f8      	ldr	r0, [r7, #12]
 80065c6:	f000 f810 	bl	80065ea <UART_WaitOnFlagUntilTimeout>
 80065ca:	4603      	mov	r3, r0
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	d001      	beq.n	80065d4 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80065d0:	2303      	movs	r3, #3
 80065d2:	e006      	b.n	80065e2 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	2220      	movs	r2, #32
 80065d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80065dc:	2300      	movs	r3, #0
 80065de:	e000      	b.n	80065e2 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80065e0:	2302      	movs	r3, #2
  }
}
 80065e2:	4618      	mov	r0, r3
 80065e4:	3720      	adds	r7, #32
 80065e6:	46bd      	mov	sp, r7
 80065e8:	bd80      	pop	{r7, pc}

080065ea <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80065ea:	b580      	push	{r7, lr}
 80065ec:	b090      	sub	sp, #64	; 0x40
 80065ee:	af00      	add	r7, sp, #0
 80065f0:	60f8      	str	r0, [r7, #12]
 80065f2:	60b9      	str	r1, [r7, #8]
 80065f4:	603b      	str	r3, [r7, #0]
 80065f6:	4613      	mov	r3, r2
 80065f8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80065fa:	e050      	b.n	800669e <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80065fc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80065fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006602:	d04c      	beq.n	800669e <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8006604:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006606:	2b00      	cmp	r3, #0
 8006608:	d007      	beq.n	800661a <UART_WaitOnFlagUntilTimeout+0x30>
 800660a:	f7fb f997 	bl	800193c <HAL_GetTick>
 800660e:	4602      	mov	r2, r0
 8006610:	683b      	ldr	r3, [r7, #0]
 8006612:	1ad3      	subs	r3, r2, r3
 8006614:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006616:	429a      	cmp	r2, r3
 8006618:	d241      	bcs.n	800669e <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	330c      	adds	r3, #12
 8006620:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006622:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006624:	e853 3f00 	ldrex	r3, [r3]
 8006628:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800662a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800662c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006630:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	330c      	adds	r3, #12
 8006638:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800663a:	637a      	str	r2, [r7, #52]	; 0x34
 800663c:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800663e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006640:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006642:	e841 2300 	strex	r3, r2, [r1]
 8006646:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8006648:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800664a:	2b00      	cmp	r3, #0
 800664c:	d1e5      	bne.n	800661a <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	3314      	adds	r3, #20
 8006654:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006656:	697b      	ldr	r3, [r7, #20]
 8006658:	e853 3f00 	ldrex	r3, [r3]
 800665c:	613b      	str	r3, [r7, #16]
   return(result);
 800665e:	693b      	ldr	r3, [r7, #16]
 8006660:	f023 0301 	bic.w	r3, r3, #1
 8006664:	63bb      	str	r3, [r7, #56]	; 0x38
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	3314      	adds	r3, #20
 800666c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800666e:	623a      	str	r2, [r7, #32]
 8006670:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006672:	69f9      	ldr	r1, [r7, #28]
 8006674:	6a3a      	ldr	r2, [r7, #32]
 8006676:	e841 2300 	strex	r3, r2, [r1]
 800667a:	61bb      	str	r3, [r7, #24]
   return(result);
 800667c:	69bb      	ldr	r3, [r7, #24]
 800667e:	2b00      	cmp	r3, #0
 8006680:	d1e5      	bne.n	800664e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	2220      	movs	r2, #32
 8006686:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	2220      	movs	r2, #32
 800668e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	2200      	movs	r2, #0
 8006696:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800669a:	2303      	movs	r3, #3
 800669c:	e00f      	b.n	80066be <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	681a      	ldr	r2, [r3, #0]
 80066a4:	68bb      	ldr	r3, [r7, #8]
 80066a6:	4013      	ands	r3, r2
 80066a8:	68ba      	ldr	r2, [r7, #8]
 80066aa:	429a      	cmp	r2, r3
 80066ac:	bf0c      	ite	eq
 80066ae:	2301      	moveq	r3, #1
 80066b0:	2300      	movne	r3, #0
 80066b2:	b2db      	uxtb	r3, r3
 80066b4:	461a      	mov	r2, r3
 80066b6:	79fb      	ldrb	r3, [r7, #7]
 80066b8:	429a      	cmp	r2, r3
 80066ba:	d09f      	beq.n	80065fc <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80066bc:	2300      	movs	r3, #0
}
 80066be:	4618      	mov	r0, r3
 80066c0:	3740      	adds	r7, #64	; 0x40
 80066c2:	46bd      	mov	sp, r7
 80066c4:	bd80      	pop	{r7, pc}
	...

080066c8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80066c8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80066cc:	b0c0      	sub	sp, #256	; 0x100
 80066ce:	af00      	add	r7, sp, #0
 80066d0:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80066d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	691b      	ldr	r3, [r3, #16]
 80066dc:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80066e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80066e4:	68d9      	ldr	r1, [r3, #12]
 80066e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80066ea:	681a      	ldr	r2, [r3, #0]
 80066ec:	ea40 0301 	orr.w	r3, r0, r1
 80066f0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80066f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80066f6:	689a      	ldr	r2, [r3, #8]
 80066f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80066fc:	691b      	ldr	r3, [r3, #16]
 80066fe:	431a      	orrs	r2, r3
 8006700:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006704:	695b      	ldr	r3, [r3, #20]
 8006706:	431a      	orrs	r2, r3
 8006708:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800670c:	69db      	ldr	r3, [r3, #28]
 800670e:	4313      	orrs	r3, r2
 8006710:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006714:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	68db      	ldr	r3, [r3, #12]
 800671c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8006720:	f021 010c 	bic.w	r1, r1, #12
 8006724:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006728:	681a      	ldr	r2, [r3, #0]
 800672a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800672e:	430b      	orrs	r3, r1
 8006730:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006732:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	695b      	ldr	r3, [r3, #20]
 800673a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800673e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006742:	6999      	ldr	r1, [r3, #24]
 8006744:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006748:	681a      	ldr	r2, [r3, #0]
 800674a:	ea40 0301 	orr.w	r3, r0, r1
 800674e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006750:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006754:	681a      	ldr	r2, [r3, #0]
 8006756:	4b8f      	ldr	r3, [pc, #572]	; (8006994 <UART_SetConfig+0x2cc>)
 8006758:	429a      	cmp	r2, r3
 800675a:	d005      	beq.n	8006768 <UART_SetConfig+0xa0>
 800675c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006760:	681a      	ldr	r2, [r3, #0]
 8006762:	4b8d      	ldr	r3, [pc, #564]	; (8006998 <UART_SetConfig+0x2d0>)
 8006764:	429a      	cmp	r2, r3
 8006766:	d104      	bne.n	8006772 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006768:	f7fe fc84 	bl	8005074 <HAL_RCC_GetPCLK2Freq>
 800676c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8006770:	e003      	b.n	800677a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006772:	f7fe fc6b 	bl	800504c <HAL_RCC_GetPCLK1Freq>
 8006776:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800677a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800677e:	69db      	ldr	r3, [r3, #28]
 8006780:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006784:	f040 810c 	bne.w	80069a0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006788:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800678c:	2200      	movs	r2, #0
 800678e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8006792:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8006796:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800679a:	4622      	mov	r2, r4
 800679c:	462b      	mov	r3, r5
 800679e:	1891      	adds	r1, r2, r2
 80067a0:	65b9      	str	r1, [r7, #88]	; 0x58
 80067a2:	415b      	adcs	r3, r3
 80067a4:	65fb      	str	r3, [r7, #92]	; 0x5c
 80067a6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80067aa:	4621      	mov	r1, r4
 80067ac:	eb12 0801 	adds.w	r8, r2, r1
 80067b0:	4629      	mov	r1, r5
 80067b2:	eb43 0901 	adc.w	r9, r3, r1
 80067b6:	f04f 0200 	mov.w	r2, #0
 80067ba:	f04f 0300 	mov.w	r3, #0
 80067be:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80067c2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80067c6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80067ca:	4690      	mov	r8, r2
 80067cc:	4699      	mov	r9, r3
 80067ce:	4623      	mov	r3, r4
 80067d0:	eb18 0303 	adds.w	r3, r8, r3
 80067d4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80067d8:	462b      	mov	r3, r5
 80067da:	eb49 0303 	adc.w	r3, r9, r3
 80067de:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80067e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80067e6:	685b      	ldr	r3, [r3, #4]
 80067e8:	2200      	movs	r2, #0
 80067ea:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80067ee:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80067f2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80067f6:	460b      	mov	r3, r1
 80067f8:	18db      	adds	r3, r3, r3
 80067fa:	653b      	str	r3, [r7, #80]	; 0x50
 80067fc:	4613      	mov	r3, r2
 80067fe:	eb42 0303 	adc.w	r3, r2, r3
 8006802:	657b      	str	r3, [r7, #84]	; 0x54
 8006804:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8006808:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800680c:	f7f9 fce0 	bl	80001d0 <__aeabi_uldivmod>
 8006810:	4602      	mov	r2, r0
 8006812:	460b      	mov	r3, r1
 8006814:	4b61      	ldr	r3, [pc, #388]	; (800699c <UART_SetConfig+0x2d4>)
 8006816:	fba3 2302 	umull	r2, r3, r3, r2
 800681a:	095b      	lsrs	r3, r3, #5
 800681c:	011c      	lsls	r4, r3, #4
 800681e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006822:	2200      	movs	r2, #0
 8006824:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006828:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800682c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8006830:	4642      	mov	r2, r8
 8006832:	464b      	mov	r3, r9
 8006834:	1891      	adds	r1, r2, r2
 8006836:	64b9      	str	r1, [r7, #72]	; 0x48
 8006838:	415b      	adcs	r3, r3
 800683a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800683c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8006840:	4641      	mov	r1, r8
 8006842:	eb12 0a01 	adds.w	sl, r2, r1
 8006846:	4649      	mov	r1, r9
 8006848:	eb43 0b01 	adc.w	fp, r3, r1
 800684c:	f04f 0200 	mov.w	r2, #0
 8006850:	f04f 0300 	mov.w	r3, #0
 8006854:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006858:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800685c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006860:	4692      	mov	sl, r2
 8006862:	469b      	mov	fp, r3
 8006864:	4643      	mov	r3, r8
 8006866:	eb1a 0303 	adds.w	r3, sl, r3
 800686a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800686e:	464b      	mov	r3, r9
 8006870:	eb4b 0303 	adc.w	r3, fp, r3
 8006874:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8006878:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800687c:	685b      	ldr	r3, [r3, #4]
 800687e:	2200      	movs	r2, #0
 8006880:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006884:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8006888:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800688c:	460b      	mov	r3, r1
 800688e:	18db      	adds	r3, r3, r3
 8006890:	643b      	str	r3, [r7, #64]	; 0x40
 8006892:	4613      	mov	r3, r2
 8006894:	eb42 0303 	adc.w	r3, r2, r3
 8006898:	647b      	str	r3, [r7, #68]	; 0x44
 800689a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800689e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80068a2:	f7f9 fc95 	bl	80001d0 <__aeabi_uldivmod>
 80068a6:	4602      	mov	r2, r0
 80068a8:	460b      	mov	r3, r1
 80068aa:	4611      	mov	r1, r2
 80068ac:	4b3b      	ldr	r3, [pc, #236]	; (800699c <UART_SetConfig+0x2d4>)
 80068ae:	fba3 2301 	umull	r2, r3, r3, r1
 80068b2:	095b      	lsrs	r3, r3, #5
 80068b4:	2264      	movs	r2, #100	; 0x64
 80068b6:	fb02 f303 	mul.w	r3, r2, r3
 80068ba:	1acb      	subs	r3, r1, r3
 80068bc:	00db      	lsls	r3, r3, #3
 80068be:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80068c2:	4b36      	ldr	r3, [pc, #216]	; (800699c <UART_SetConfig+0x2d4>)
 80068c4:	fba3 2302 	umull	r2, r3, r3, r2
 80068c8:	095b      	lsrs	r3, r3, #5
 80068ca:	005b      	lsls	r3, r3, #1
 80068cc:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80068d0:	441c      	add	r4, r3
 80068d2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80068d6:	2200      	movs	r2, #0
 80068d8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80068dc:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80068e0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80068e4:	4642      	mov	r2, r8
 80068e6:	464b      	mov	r3, r9
 80068e8:	1891      	adds	r1, r2, r2
 80068ea:	63b9      	str	r1, [r7, #56]	; 0x38
 80068ec:	415b      	adcs	r3, r3
 80068ee:	63fb      	str	r3, [r7, #60]	; 0x3c
 80068f0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80068f4:	4641      	mov	r1, r8
 80068f6:	1851      	adds	r1, r2, r1
 80068f8:	6339      	str	r1, [r7, #48]	; 0x30
 80068fa:	4649      	mov	r1, r9
 80068fc:	414b      	adcs	r3, r1
 80068fe:	637b      	str	r3, [r7, #52]	; 0x34
 8006900:	f04f 0200 	mov.w	r2, #0
 8006904:	f04f 0300 	mov.w	r3, #0
 8006908:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800690c:	4659      	mov	r1, fp
 800690e:	00cb      	lsls	r3, r1, #3
 8006910:	4651      	mov	r1, sl
 8006912:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006916:	4651      	mov	r1, sl
 8006918:	00ca      	lsls	r2, r1, #3
 800691a:	4610      	mov	r0, r2
 800691c:	4619      	mov	r1, r3
 800691e:	4603      	mov	r3, r0
 8006920:	4642      	mov	r2, r8
 8006922:	189b      	adds	r3, r3, r2
 8006924:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006928:	464b      	mov	r3, r9
 800692a:	460a      	mov	r2, r1
 800692c:	eb42 0303 	adc.w	r3, r2, r3
 8006930:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006934:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006938:	685b      	ldr	r3, [r3, #4]
 800693a:	2200      	movs	r2, #0
 800693c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8006940:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8006944:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8006948:	460b      	mov	r3, r1
 800694a:	18db      	adds	r3, r3, r3
 800694c:	62bb      	str	r3, [r7, #40]	; 0x28
 800694e:	4613      	mov	r3, r2
 8006950:	eb42 0303 	adc.w	r3, r2, r3
 8006954:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006956:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800695a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800695e:	f7f9 fc37 	bl	80001d0 <__aeabi_uldivmod>
 8006962:	4602      	mov	r2, r0
 8006964:	460b      	mov	r3, r1
 8006966:	4b0d      	ldr	r3, [pc, #52]	; (800699c <UART_SetConfig+0x2d4>)
 8006968:	fba3 1302 	umull	r1, r3, r3, r2
 800696c:	095b      	lsrs	r3, r3, #5
 800696e:	2164      	movs	r1, #100	; 0x64
 8006970:	fb01 f303 	mul.w	r3, r1, r3
 8006974:	1ad3      	subs	r3, r2, r3
 8006976:	00db      	lsls	r3, r3, #3
 8006978:	3332      	adds	r3, #50	; 0x32
 800697a:	4a08      	ldr	r2, [pc, #32]	; (800699c <UART_SetConfig+0x2d4>)
 800697c:	fba2 2303 	umull	r2, r3, r2, r3
 8006980:	095b      	lsrs	r3, r3, #5
 8006982:	f003 0207 	and.w	r2, r3, #7
 8006986:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	4422      	add	r2, r4
 800698e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006990:	e105      	b.n	8006b9e <UART_SetConfig+0x4d6>
 8006992:	bf00      	nop
 8006994:	40011000 	.word	0x40011000
 8006998:	40011400 	.word	0x40011400
 800699c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80069a0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80069a4:	2200      	movs	r2, #0
 80069a6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80069aa:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80069ae:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80069b2:	4642      	mov	r2, r8
 80069b4:	464b      	mov	r3, r9
 80069b6:	1891      	adds	r1, r2, r2
 80069b8:	6239      	str	r1, [r7, #32]
 80069ba:	415b      	adcs	r3, r3
 80069bc:	627b      	str	r3, [r7, #36]	; 0x24
 80069be:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80069c2:	4641      	mov	r1, r8
 80069c4:	1854      	adds	r4, r2, r1
 80069c6:	4649      	mov	r1, r9
 80069c8:	eb43 0501 	adc.w	r5, r3, r1
 80069cc:	f04f 0200 	mov.w	r2, #0
 80069d0:	f04f 0300 	mov.w	r3, #0
 80069d4:	00eb      	lsls	r3, r5, #3
 80069d6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80069da:	00e2      	lsls	r2, r4, #3
 80069dc:	4614      	mov	r4, r2
 80069de:	461d      	mov	r5, r3
 80069e0:	4643      	mov	r3, r8
 80069e2:	18e3      	adds	r3, r4, r3
 80069e4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80069e8:	464b      	mov	r3, r9
 80069ea:	eb45 0303 	adc.w	r3, r5, r3
 80069ee:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80069f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80069f6:	685b      	ldr	r3, [r3, #4]
 80069f8:	2200      	movs	r2, #0
 80069fa:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80069fe:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8006a02:	f04f 0200 	mov.w	r2, #0
 8006a06:	f04f 0300 	mov.w	r3, #0
 8006a0a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8006a0e:	4629      	mov	r1, r5
 8006a10:	008b      	lsls	r3, r1, #2
 8006a12:	4621      	mov	r1, r4
 8006a14:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006a18:	4621      	mov	r1, r4
 8006a1a:	008a      	lsls	r2, r1, #2
 8006a1c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8006a20:	f7f9 fbd6 	bl	80001d0 <__aeabi_uldivmod>
 8006a24:	4602      	mov	r2, r0
 8006a26:	460b      	mov	r3, r1
 8006a28:	4b60      	ldr	r3, [pc, #384]	; (8006bac <UART_SetConfig+0x4e4>)
 8006a2a:	fba3 2302 	umull	r2, r3, r3, r2
 8006a2e:	095b      	lsrs	r3, r3, #5
 8006a30:	011c      	lsls	r4, r3, #4
 8006a32:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006a36:	2200      	movs	r2, #0
 8006a38:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8006a3c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8006a40:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8006a44:	4642      	mov	r2, r8
 8006a46:	464b      	mov	r3, r9
 8006a48:	1891      	adds	r1, r2, r2
 8006a4a:	61b9      	str	r1, [r7, #24]
 8006a4c:	415b      	adcs	r3, r3
 8006a4e:	61fb      	str	r3, [r7, #28]
 8006a50:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006a54:	4641      	mov	r1, r8
 8006a56:	1851      	adds	r1, r2, r1
 8006a58:	6139      	str	r1, [r7, #16]
 8006a5a:	4649      	mov	r1, r9
 8006a5c:	414b      	adcs	r3, r1
 8006a5e:	617b      	str	r3, [r7, #20]
 8006a60:	f04f 0200 	mov.w	r2, #0
 8006a64:	f04f 0300 	mov.w	r3, #0
 8006a68:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006a6c:	4659      	mov	r1, fp
 8006a6e:	00cb      	lsls	r3, r1, #3
 8006a70:	4651      	mov	r1, sl
 8006a72:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006a76:	4651      	mov	r1, sl
 8006a78:	00ca      	lsls	r2, r1, #3
 8006a7a:	4610      	mov	r0, r2
 8006a7c:	4619      	mov	r1, r3
 8006a7e:	4603      	mov	r3, r0
 8006a80:	4642      	mov	r2, r8
 8006a82:	189b      	adds	r3, r3, r2
 8006a84:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8006a88:	464b      	mov	r3, r9
 8006a8a:	460a      	mov	r2, r1
 8006a8c:	eb42 0303 	adc.w	r3, r2, r3
 8006a90:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8006a94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006a98:	685b      	ldr	r3, [r3, #4]
 8006a9a:	2200      	movs	r2, #0
 8006a9c:	67bb      	str	r3, [r7, #120]	; 0x78
 8006a9e:	67fa      	str	r2, [r7, #124]	; 0x7c
 8006aa0:	f04f 0200 	mov.w	r2, #0
 8006aa4:	f04f 0300 	mov.w	r3, #0
 8006aa8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8006aac:	4649      	mov	r1, r9
 8006aae:	008b      	lsls	r3, r1, #2
 8006ab0:	4641      	mov	r1, r8
 8006ab2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006ab6:	4641      	mov	r1, r8
 8006ab8:	008a      	lsls	r2, r1, #2
 8006aba:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8006abe:	f7f9 fb87 	bl	80001d0 <__aeabi_uldivmod>
 8006ac2:	4602      	mov	r2, r0
 8006ac4:	460b      	mov	r3, r1
 8006ac6:	4b39      	ldr	r3, [pc, #228]	; (8006bac <UART_SetConfig+0x4e4>)
 8006ac8:	fba3 1302 	umull	r1, r3, r3, r2
 8006acc:	095b      	lsrs	r3, r3, #5
 8006ace:	2164      	movs	r1, #100	; 0x64
 8006ad0:	fb01 f303 	mul.w	r3, r1, r3
 8006ad4:	1ad3      	subs	r3, r2, r3
 8006ad6:	011b      	lsls	r3, r3, #4
 8006ad8:	3332      	adds	r3, #50	; 0x32
 8006ada:	4a34      	ldr	r2, [pc, #208]	; (8006bac <UART_SetConfig+0x4e4>)
 8006adc:	fba2 2303 	umull	r2, r3, r2, r3
 8006ae0:	095b      	lsrs	r3, r3, #5
 8006ae2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006ae6:	441c      	add	r4, r3
 8006ae8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006aec:	2200      	movs	r2, #0
 8006aee:	673b      	str	r3, [r7, #112]	; 0x70
 8006af0:	677a      	str	r2, [r7, #116]	; 0x74
 8006af2:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8006af6:	4642      	mov	r2, r8
 8006af8:	464b      	mov	r3, r9
 8006afa:	1891      	adds	r1, r2, r2
 8006afc:	60b9      	str	r1, [r7, #8]
 8006afe:	415b      	adcs	r3, r3
 8006b00:	60fb      	str	r3, [r7, #12]
 8006b02:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006b06:	4641      	mov	r1, r8
 8006b08:	1851      	adds	r1, r2, r1
 8006b0a:	6039      	str	r1, [r7, #0]
 8006b0c:	4649      	mov	r1, r9
 8006b0e:	414b      	adcs	r3, r1
 8006b10:	607b      	str	r3, [r7, #4]
 8006b12:	f04f 0200 	mov.w	r2, #0
 8006b16:	f04f 0300 	mov.w	r3, #0
 8006b1a:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006b1e:	4659      	mov	r1, fp
 8006b20:	00cb      	lsls	r3, r1, #3
 8006b22:	4651      	mov	r1, sl
 8006b24:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006b28:	4651      	mov	r1, sl
 8006b2a:	00ca      	lsls	r2, r1, #3
 8006b2c:	4610      	mov	r0, r2
 8006b2e:	4619      	mov	r1, r3
 8006b30:	4603      	mov	r3, r0
 8006b32:	4642      	mov	r2, r8
 8006b34:	189b      	adds	r3, r3, r2
 8006b36:	66bb      	str	r3, [r7, #104]	; 0x68
 8006b38:	464b      	mov	r3, r9
 8006b3a:	460a      	mov	r2, r1
 8006b3c:	eb42 0303 	adc.w	r3, r2, r3
 8006b40:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006b42:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006b46:	685b      	ldr	r3, [r3, #4]
 8006b48:	2200      	movs	r2, #0
 8006b4a:	663b      	str	r3, [r7, #96]	; 0x60
 8006b4c:	667a      	str	r2, [r7, #100]	; 0x64
 8006b4e:	f04f 0200 	mov.w	r2, #0
 8006b52:	f04f 0300 	mov.w	r3, #0
 8006b56:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8006b5a:	4649      	mov	r1, r9
 8006b5c:	008b      	lsls	r3, r1, #2
 8006b5e:	4641      	mov	r1, r8
 8006b60:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006b64:	4641      	mov	r1, r8
 8006b66:	008a      	lsls	r2, r1, #2
 8006b68:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8006b6c:	f7f9 fb30 	bl	80001d0 <__aeabi_uldivmod>
 8006b70:	4602      	mov	r2, r0
 8006b72:	460b      	mov	r3, r1
 8006b74:	4b0d      	ldr	r3, [pc, #52]	; (8006bac <UART_SetConfig+0x4e4>)
 8006b76:	fba3 1302 	umull	r1, r3, r3, r2
 8006b7a:	095b      	lsrs	r3, r3, #5
 8006b7c:	2164      	movs	r1, #100	; 0x64
 8006b7e:	fb01 f303 	mul.w	r3, r1, r3
 8006b82:	1ad3      	subs	r3, r2, r3
 8006b84:	011b      	lsls	r3, r3, #4
 8006b86:	3332      	adds	r3, #50	; 0x32
 8006b88:	4a08      	ldr	r2, [pc, #32]	; (8006bac <UART_SetConfig+0x4e4>)
 8006b8a:	fba2 2303 	umull	r2, r3, r2, r3
 8006b8e:	095b      	lsrs	r3, r3, #5
 8006b90:	f003 020f 	and.w	r2, r3, #15
 8006b94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	4422      	add	r2, r4
 8006b9c:	609a      	str	r2, [r3, #8]
}
 8006b9e:	bf00      	nop
 8006ba0:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8006ba4:	46bd      	mov	sp, r7
 8006ba6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006baa:	bf00      	nop
 8006bac:	51eb851f 	.word	0x51eb851f

08006bb0 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006bb0:	b084      	sub	sp, #16
 8006bb2:	b580      	push	{r7, lr}
 8006bb4:	b084      	sub	sp, #16
 8006bb6:	af00      	add	r7, sp, #0
 8006bb8:	6078      	str	r0, [r7, #4]
 8006bba:	f107 001c 	add.w	r0, r7, #28
 8006bbe:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006bc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006bc4:	2b01      	cmp	r3, #1
 8006bc6:	d122      	bne.n	8006c0e <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006bcc:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	68db      	ldr	r3, [r3, #12]
 8006bd8:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8006bdc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006be0:	687a      	ldr	r2, [r7, #4]
 8006be2:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	68db      	ldr	r3, [r3, #12]
 8006be8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8006bf0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006bf2:	2b01      	cmp	r3, #1
 8006bf4:	d105      	bne.n	8006c02 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	68db      	ldr	r3, [r3, #12]
 8006bfa:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006c02:	6878      	ldr	r0, [r7, #4]
 8006c04:	f000 f9c0 	bl	8006f88 <USB_CoreReset>
 8006c08:	4603      	mov	r3, r0
 8006c0a:	73fb      	strb	r3, [r7, #15]
 8006c0c:	e01a      	b.n	8006c44 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	68db      	ldr	r3, [r3, #12]
 8006c12:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006c1a:	6878      	ldr	r0, [r7, #4]
 8006c1c:	f000 f9b4 	bl	8006f88 <USB_CoreReset>
 8006c20:	4603      	mov	r3, r0
 8006c22:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8006c24:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d106      	bne.n	8006c38 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c2e:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	639a      	str	r2, [r3, #56]	; 0x38
 8006c36:	e005      	b.n	8006c44 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c3c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8006c44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c46:	2b01      	cmp	r3, #1
 8006c48:	d10b      	bne.n	8006c62 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	689b      	ldr	r3, [r3, #8]
 8006c4e:	f043 0206 	orr.w	r2, r3, #6
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	689b      	ldr	r3, [r3, #8]
 8006c5a:	f043 0220 	orr.w	r2, r3, #32
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8006c62:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c64:	4618      	mov	r0, r3
 8006c66:	3710      	adds	r7, #16
 8006c68:	46bd      	mov	sp, r7
 8006c6a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006c6e:	b004      	add	sp, #16
 8006c70:	4770      	bx	lr

08006c72 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006c72:	b480      	push	{r7}
 8006c74:	b083      	sub	sp, #12
 8006c76:	af00      	add	r7, sp, #0
 8006c78:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	689b      	ldr	r3, [r3, #8]
 8006c7e:	f043 0201 	orr.w	r2, r3, #1
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006c86:	2300      	movs	r3, #0
}
 8006c88:	4618      	mov	r0, r3
 8006c8a:	370c      	adds	r7, #12
 8006c8c:	46bd      	mov	sp, r7
 8006c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c92:	4770      	bx	lr

08006c94 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006c94:	b480      	push	{r7}
 8006c96:	b083      	sub	sp, #12
 8006c98:	af00      	add	r7, sp, #0
 8006c9a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	689b      	ldr	r3, [r3, #8]
 8006ca0:	f023 0201 	bic.w	r2, r3, #1
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006ca8:	2300      	movs	r3, #0
}
 8006caa:	4618      	mov	r0, r3
 8006cac:	370c      	adds	r7, #12
 8006cae:	46bd      	mov	sp, r7
 8006cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cb4:	4770      	bx	lr

08006cb6 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8006cb6:	b580      	push	{r7, lr}
 8006cb8:	b084      	sub	sp, #16
 8006cba:	af00      	add	r7, sp, #0
 8006cbc:	6078      	str	r0, [r7, #4]
 8006cbe:	460b      	mov	r3, r1
 8006cc0:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8006cc2:	2300      	movs	r3, #0
 8006cc4:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	68db      	ldr	r3, [r3, #12]
 8006cca:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8006cd2:	78fb      	ldrb	r3, [r7, #3]
 8006cd4:	2b01      	cmp	r3, #1
 8006cd6:	d115      	bne.n	8006d04 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	68db      	ldr	r3, [r3, #12]
 8006cdc:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8006ce4:	2001      	movs	r0, #1
 8006ce6:	f7fa fe35 	bl	8001954 <HAL_Delay>
      ms++;
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	3301      	adds	r3, #1
 8006cee:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8006cf0:	6878      	ldr	r0, [r7, #4]
 8006cf2:	f000 f93a 	bl	8006f6a <USB_GetMode>
 8006cf6:	4603      	mov	r3, r0
 8006cf8:	2b01      	cmp	r3, #1
 8006cfa:	d01e      	beq.n	8006d3a <USB_SetCurrentMode+0x84>
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	2b31      	cmp	r3, #49	; 0x31
 8006d00:	d9f0      	bls.n	8006ce4 <USB_SetCurrentMode+0x2e>
 8006d02:	e01a      	b.n	8006d3a <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8006d04:	78fb      	ldrb	r3, [r7, #3]
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	d115      	bne.n	8006d36 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	68db      	ldr	r3, [r3, #12]
 8006d0e:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8006d16:	2001      	movs	r0, #1
 8006d18:	f7fa fe1c 	bl	8001954 <HAL_Delay>
      ms++;
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	3301      	adds	r3, #1
 8006d20:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8006d22:	6878      	ldr	r0, [r7, #4]
 8006d24:	f000 f921 	bl	8006f6a <USB_GetMode>
 8006d28:	4603      	mov	r3, r0
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	d005      	beq.n	8006d3a <USB_SetCurrentMode+0x84>
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	2b31      	cmp	r3, #49	; 0x31
 8006d32:	d9f0      	bls.n	8006d16 <USB_SetCurrentMode+0x60>
 8006d34:	e001      	b.n	8006d3a <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8006d36:	2301      	movs	r3, #1
 8006d38:	e005      	b.n	8006d46 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	2b32      	cmp	r3, #50	; 0x32
 8006d3e:	d101      	bne.n	8006d44 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8006d40:	2301      	movs	r3, #1
 8006d42:	e000      	b.n	8006d46 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8006d44:	2300      	movs	r3, #0
}
 8006d46:	4618      	mov	r0, r3
 8006d48:	3710      	adds	r7, #16
 8006d4a:	46bd      	mov	sp, r7
 8006d4c:	bd80      	pop	{r7, pc}
	...

08006d50 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8006d50:	b480      	push	{r7}
 8006d52:	b085      	sub	sp, #20
 8006d54:	af00      	add	r7, sp, #0
 8006d56:	6078      	str	r0, [r7, #4]
 8006d58:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8006d5a:	2300      	movs	r3, #0
 8006d5c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	3301      	adds	r3, #1
 8006d62:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	4a13      	ldr	r2, [pc, #76]	; (8006db4 <USB_FlushTxFifo+0x64>)
 8006d68:	4293      	cmp	r3, r2
 8006d6a:	d901      	bls.n	8006d70 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8006d6c:	2303      	movs	r3, #3
 8006d6e:	e01b      	b.n	8006da8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	691b      	ldr	r3, [r3, #16]
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	daf2      	bge.n	8006d5e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8006d78:	2300      	movs	r3, #0
 8006d7a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8006d7c:	683b      	ldr	r3, [r7, #0]
 8006d7e:	019b      	lsls	r3, r3, #6
 8006d80:	f043 0220 	orr.w	r2, r3, #32
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	3301      	adds	r3, #1
 8006d8c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	4a08      	ldr	r2, [pc, #32]	; (8006db4 <USB_FlushTxFifo+0x64>)
 8006d92:	4293      	cmp	r3, r2
 8006d94:	d901      	bls.n	8006d9a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8006d96:	2303      	movs	r3, #3
 8006d98:	e006      	b.n	8006da8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	691b      	ldr	r3, [r3, #16]
 8006d9e:	f003 0320 	and.w	r3, r3, #32
 8006da2:	2b20      	cmp	r3, #32
 8006da4:	d0f0      	beq.n	8006d88 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8006da6:	2300      	movs	r3, #0
}
 8006da8:	4618      	mov	r0, r3
 8006daa:	3714      	adds	r7, #20
 8006dac:	46bd      	mov	sp, r7
 8006dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006db2:	4770      	bx	lr
 8006db4:	00030d40 	.word	0x00030d40

08006db8 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8006db8:	b480      	push	{r7}
 8006dba:	b085      	sub	sp, #20
 8006dbc:	af00      	add	r7, sp, #0
 8006dbe:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006dc0:	2300      	movs	r3, #0
 8006dc2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	3301      	adds	r3, #1
 8006dc8:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	4a11      	ldr	r2, [pc, #68]	; (8006e14 <USB_FlushRxFifo+0x5c>)
 8006dce:	4293      	cmp	r3, r2
 8006dd0:	d901      	bls.n	8006dd6 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8006dd2:	2303      	movs	r3, #3
 8006dd4:	e018      	b.n	8006e08 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	691b      	ldr	r3, [r3, #16]
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	daf2      	bge.n	8006dc4 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8006dde:	2300      	movs	r3, #0
 8006de0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	2210      	movs	r2, #16
 8006de6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	3301      	adds	r3, #1
 8006dec:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	4a08      	ldr	r2, [pc, #32]	; (8006e14 <USB_FlushRxFifo+0x5c>)
 8006df2:	4293      	cmp	r3, r2
 8006df4:	d901      	bls.n	8006dfa <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8006df6:	2303      	movs	r3, #3
 8006df8:	e006      	b.n	8006e08 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	691b      	ldr	r3, [r3, #16]
 8006dfe:	f003 0310 	and.w	r3, r3, #16
 8006e02:	2b10      	cmp	r3, #16
 8006e04:	d0f0      	beq.n	8006de8 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8006e06:	2300      	movs	r3, #0
}
 8006e08:	4618      	mov	r0, r3
 8006e0a:	3714      	adds	r7, #20
 8006e0c:	46bd      	mov	sp, r7
 8006e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e12:	4770      	bx	lr
 8006e14:	00030d40 	.word	0x00030d40

08006e18 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8006e18:	b480      	push	{r7}
 8006e1a:	b089      	sub	sp, #36	; 0x24
 8006e1c:	af00      	add	r7, sp, #0
 8006e1e:	60f8      	str	r0, [r7, #12]
 8006e20:	60b9      	str	r1, [r7, #8]
 8006e22:	4611      	mov	r1, r2
 8006e24:	461a      	mov	r2, r3
 8006e26:	460b      	mov	r3, r1
 8006e28:	71fb      	strb	r3, [r7, #7]
 8006e2a:	4613      	mov	r3, r2
 8006e2c:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8006e32:	68bb      	ldr	r3, [r7, #8]
 8006e34:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8006e36:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d123      	bne.n	8006e86 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8006e3e:	88bb      	ldrh	r3, [r7, #4]
 8006e40:	3303      	adds	r3, #3
 8006e42:	089b      	lsrs	r3, r3, #2
 8006e44:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8006e46:	2300      	movs	r3, #0
 8006e48:	61bb      	str	r3, [r7, #24]
 8006e4a:	e018      	b.n	8006e7e <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8006e4c:	79fb      	ldrb	r3, [r7, #7]
 8006e4e:	031a      	lsls	r2, r3, #12
 8006e50:	697b      	ldr	r3, [r7, #20]
 8006e52:	4413      	add	r3, r2
 8006e54:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006e58:	461a      	mov	r2, r3
 8006e5a:	69fb      	ldr	r3, [r7, #28]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	6013      	str	r3, [r2, #0]
      pSrc++;
 8006e60:	69fb      	ldr	r3, [r7, #28]
 8006e62:	3301      	adds	r3, #1
 8006e64:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006e66:	69fb      	ldr	r3, [r7, #28]
 8006e68:	3301      	adds	r3, #1
 8006e6a:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006e6c:	69fb      	ldr	r3, [r7, #28]
 8006e6e:	3301      	adds	r3, #1
 8006e70:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006e72:	69fb      	ldr	r3, [r7, #28]
 8006e74:	3301      	adds	r3, #1
 8006e76:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8006e78:	69bb      	ldr	r3, [r7, #24]
 8006e7a:	3301      	adds	r3, #1
 8006e7c:	61bb      	str	r3, [r7, #24]
 8006e7e:	69ba      	ldr	r2, [r7, #24]
 8006e80:	693b      	ldr	r3, [r7, #16]
 8006e82:	429a      	cmp	r2, r3
 8006e84:	d3e2      	bcc.n	8006e4c <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8006e86:	2300      	movs	r3, #0
}
 8006e88:	4618      	mov	r0, r3
 8006e8a:	3724      	adds	r7, #36	; 0x24
 8006e8c:	46bd      	mov	sp, r7
 8006e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e92:	4770      	bx	lr

08006e94 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8006e94:	b480      	push	{r7}
 8006e96:	b08b      	sub	sp, #44	; 0x2c
 8006e98:	af00      	add	r7, sp, #0
 8006e9a:	60f8      	str	r0, [r7, #12]
 8006e9c:	60b9      	str	r1, [r7, #8]
 8006e9e:	4613      	mov	r3, r2
 8006ea0:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8006ea6:	68bb      	ldr	r3, [r7, #8]
 8006ea8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8006eaa:	88fb      	ldrh	r3, [r7, #6]
 8006eac:	089b      	lsrs	r3, r3, #2
 8006eae:	b29b      	uxth	r3, r3
 8006eb0:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8006eb2:	88fb      	ldrh	r3, [r7, #6]
 8006eb4:	f003 0303 	and.w	r3, r3, #3
 8006eb8:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8006eba:	2300      	movs	r3, #0
 8006ebc:	623b      	str	r3, [r7, #32]
 8006ebe:	e014      	b.n	8006eea <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8006ec0:	69bb      	ldr	r3, [r7, #24]
 8006ec2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006ec6:	681a      	ldr	r2, [r3, #0]
 8006ec8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006eca:	601a      	str	r2, [r3, #0]
    pDest++;
 8006ecc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ece:	3301      	adds	r3, #1
 8006ed0:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8006ed2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ed4:	3301      	adds	r3, #1
 8006ed6:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8006ed8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006eda:	3301      	adds	r3, #1
 8006edc:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8006ede:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ee0:	3301      	adds	r3, #1
 8006ee2:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 8006ee4:	6a3b      	ldr	r3, [r7, #32]
 8006ee6:	3301      	adds	r3, #1
 8006ee8:	623b      	str	r3, [r7, #32]
 8006eea:	6a3a      	ldr	r2, [r7, #32]
 8006eec:	697b      	ldr	r3, [r7, #20]
 8006eee:	429a      	cmp	r2, r3
 8006ef0:	d3e6      	bcc.n	8006ec0 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8006ef2:	8bfb      	ldrh	r3, [r7, #30]
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	d01e      	beq.n	8006f36 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8006ef8:	2300      	movs	r3, #0
 8006efa:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8006efc:	69bb      	ldr	r3, [r7, #24]
 8006efe:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006f02:	461a      	mov	r2, r3
 8006f04:	f107 0310 	add.w	r3, r7, #16
 8006f08:	6812      	ldr	r2, [r2, #0]
 8006f0a:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8006f0c:	693a      	ldr	r2, [r7, #16]
 8006f0e:	6a3b      	ldr	r3, [r7, #32]
 8006f10:	b2db      	uxtb	r3, r3
 8006f12:	00db      	lsls	r3, r3, #3
 8006f14:	fa22 f303 	lsr.w	r3, r2, r3
 8006f18:	b2da      	uxtb	r2, r3
 8006f1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f1c:	701a      	strb	r2, [r3, #0]
      i++;
 8006f1e:	6a3b      	ldr	r3, [r7, #32]
 8006f20:	3301      	adds	r3, #1
 8006f22:	623b      	str	r3, [r7, #32]
      pDest++;
 8006f24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f26:	3301      	adds	r3, #1
 8006f28:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 8006f2a:	8bfb      	ldrh	r3, [r7, #30]
 8006f2c:	3b01      	subs	r3, #1
 8006f2e:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8006f30:	8bfb      	ldrh	r3, [r7, #30]
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d1ea      	bne.n	8006f0c <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8006f36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8006f38:	4618      	mov	r0, r3
 8006f3a:	372c      	adds	r7, #44	; 0x2c
 8006f3c:	46bd      	mov	sp, r7
 8006f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f42:	4770      	bx	lr

08006f44 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8006f44:	b480      	push	{r7}
 8006f46:	b085      	sub	sp, #20
 8006f48:	af00      	add	r7, sp, #0
 8006f4a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	695b      	ldr	r3, [r3, #20]
 8006f50:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	699b      	ldr	r3, [r3, #24]
 8006f56:	68fa      	ldr	r2, [r7, #12]
 8006f58:	4013      	ands	r3, r2
 8006f5a:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8006f5c:	68fb      	ldr	r3, [r7, #12]
}
 8006f5e:	4618      	mov	r0, r3
 8006f60:	3714      	adds	r7, #20
 8006f62:	46bd      	mov	sp, r7
 8006f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f68:	4770      	bx	lr

08006f6a <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8006f6a:	b480      	push	{r7}
 8006f6c:	b083      	sub	sp, #12
 8006f6e:	af00      	add	r7, sp, #0
 8006f70:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	695b      	ldr	r3, [r3, #20]
 8006f76:	f003 0301 	and.w	r3, r3, #1
}
 8006f7a:	4618      	mov	r0, r3
 8006f7c:	370c      	adds	r7, #12
 8006f7e:	46bd      	mov	sp, r7
 8006f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f84:	4770      	bx	lr
	...

08006f88 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8006f88:	b480      	push	{r7}
 8006f8a:	b085      	sub	sp, #20
 8006f8c:	af00      	add	r7, sp, #0
 8006f8e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006f90:	2300      	movs	r3, #0
 8006f92:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	3301      	adds	r3, #1
 8006f98:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	4a13      	ldr	r2, [pc, #76]	; (8006fec <USB_CoreReset+0x64>)
 8006f9e:	4293      	cmp	r3, r2
 8006fa0:	d901      	bls.n	8006fa6 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8006fa2:	2303      	movs	r3, #3
 8006fa4:	e01b      	b.n	8006fde <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	691b      	ldr	r3, [r3, #16]
 8006faa:	2b00      	cmp	r3, #0
 8006fac:	daf2      	bge.n	8006f94 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8006fae:	2300      	movs	r3, #0
 8006fb0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	691b      	ldr	r3, [r3, #16]
 8006fb6:	f043 0201 	orr.w	r2, r3, #1
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	3301      	adds	r3, #1
 8006fc2:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006fc4:	68fb      	ldr	r3, [r7, #12]
 8006fc6:	4a09      	ldr	r2, [pc, #36]	; (8006fec <USB_CoreReset+0x64>)
 8006fc8:	4293      	cmp	r3, r2
 8006fca:	d901      	bls.n	8006fd0 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8006fcc:	2303      	movs	r3, #3
 8006fce:	e006      	b.n	8006fde <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	691b      	ldr	r3, [r3, #16]
 8006fd4:	f003 0301 	and.w	r3, r3, #1
 8006fd8:	2b01      	cmp	r3, #1
 8006fda:	d0f0      	beq.n	8006fbe <USB_CoreReset+0x36>

  return HAL_OK;
 8006fdc:	2300      	movs	r3, #0
}
 8006fde:	4618      	mov	r0, r3
 8006fe0:	3714      	adds	r7, #20
 8006fe2:	46bd      	mov	sp, r7
 8006fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fe8:	4770      	bx	lr
 8006fea:	bf00      	nop
 8006fec:	00030d40 	.word	0x00030d40

08006ff0 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006ff0:	b084      	sub	sp, #16
 8006ff2:	b580      	push	{r7, lr}
 8006ff4:	b086      	sub	sp, #24
 8006ff6:	af00      	add	r7, sp, #0
 8006ff8:	6078      	str	r0, [r7, #4]
 8006ffa:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8006ffe:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8007002:	2300      	movs	r3, #0
 8007004:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007010:	461a      	mov	r2, r3
 8007012:	2300      	movs	r3, #0
 8007014:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800701a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007026:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007032:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->CID & (0x1U << 8)) != 0U)
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800703e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007042:	2b00      	cmp	r3, #0
 8007044:	d018      	beq.n	8007078 <USB_HostInit+0x88>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 8007046:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007048:	2b01      	cmp	r3, #1
 800704a:	d10a      	bne.n	8007062 <USB_HostInit+0x72>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	68fa      	ldr	r2, [r7, #12]
 8007056:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800705a:	f043 0304 	orr.w	r3, r3, #4
 800705e:	6013      	str	r3, [r2, #0]
 8007060:	e014      	b.n	800708c <USB_HostInit+0x9c>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	68fa      	ldr	r2, [r7, #12]
 800706c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8007070:	f023 0304 	bic.w	r3, r3, #4
 8007074:	6013      	str	r3, [r2, #0]
 8007076:	e009      	b.n	800708c <USB_HostInit+0x9c>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	68fa      	ldr	r2, [r7, #12]
 8007082:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8007086:	f023 0304 	bic.w	r3, r3, #4
 800708a:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800708c:	2110      	movs	r1, #16
 800708e:	6878      	ldr	r0, [r7, #4]
 8007090:	f7ff fe5e 	bl	8006d50 <USB_FlushTxFifo>
 8007094:	4603      	mov	r3, r0
 8007096:	2b00      	cmp	r3, #0
 8007098:	d001      	beq.n	800709e <USB_HostInit+0xae>
  {
    ret = HAL_ERROR;
 800709a:	2301      	movs	r3, #1
 800709c:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800709e:	6878      	ldr	r0, [r7, #4]
 80070a0:	f7ff fe8a 	bl	8006db8 <USB_FlushRxFifo>
 80070a4:	4603      	mov	r3, r0
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	d001      	beq.n	80070ae <USB_HostInit+0xbe>
  {
    ret = HAL_ERROR;
 80070aa:	2301      	movs	r3, #1
 80070ac:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 80070ae:	2300      	movs	r3, #0
 80070b0:	613b      	str	r3, [r7, #16]
 80070b2:	e015      	b.n	80070e0 <USB_HostInit+0xf0>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 80070b4:	693b      	ldr	r3, [r7, #16]
 80070b6:	015a      	lsls	r2, r3, #5
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	4413      	add	r3, r2
 80070bc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80070c0:	461a      	mov	r2, r3
 80070c2:	f04f 33ff 	mov.w	r3, #4294967295
 80070c6:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 80070c8:	693b      	ldr	r3, [r7, #16]
 80070ca:	015a      	lsls	r2, r3, #5
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	4413      	add	r3, r2
 80070d0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80070d4:	461a      	mov	r2, r3
 80070d6:	2300      	movs	r3, #0
 80070d8:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 80070da:	693b      	ldr	r3, [r7, #16]
 80070dc:	3301      	adds	r3, #1
 80070de:	613b      	str	r3, [r7, #16]
 80070e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80070e2:	693a      	ldr	r2, [r7, #16]
 80070e4:	429a      	cmp	r2, r3
 80070e6:	d3e5      	bcc.n	80070b4 <USB_HostInit+0xc4>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	2200      	movs	r2, #0
 80070ec:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	f04f 32ff 	mov.w	r2, #4294967295
 80070f4:	615a      	str	r2, [r3, #20]

  if ((USBx->CID & (0x1U << 8)) != 0U)
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80070fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80070fe:	2b00      	cmp	r3, #0
 8007100:	d00b      	beq.n	800711a <USB_HostInit+0x12a>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007108:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	4a13      	ldr	r2, [pc, #76]	; (800715c <USB_HostInit+0x16c>)
 800710e:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	4a13      	ldr	r2, [pc, #76]	; (8007160 <USB_HostInit+0x170>)
 8007114:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 8007118:	e009      	b.n	800712e <USB_HostInit+0x13e>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	2280      	movs	r2, #128	; 0x80
 800711e:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	4a10      	ldr	r2, [pc, #64]	; (8007164 <USB_HostInit+0x174>)
 8007124:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	4a0f      	ldr	r2, [pc, #60]	; (8007168 <USB_HostInit+0x178>)
 800712a:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800712e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007130:	2b00      	cmp	r3, #0
 8007132:	d105      	bne.n	8007140 <USB_HostInit+0x150>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	699b      	ldr	r3, [r3, #24]
 8007138:	f043 0210 	orr.w	r2, r3, #16
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	699a      	ldr	r2, [r3, #24]
 8007144:	4b09      	ldr	r3, [pc, #36]	; (800716c <USB_HostInit+0x17c>)
 8007146:	4313      	orrs	r3, r2
 8007148:	687a      	ldr	r2, [r7, #4]
 800714a:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 800714c:	7dfb      	ldrb	r3, [r7, #23]
}
 800714e:	4618      	mov	r0, r3
 8007150:	3718      	adds	r7, #24
 8007152:	46bd      	mov	sp, r7
 8007154:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007158:	b004      	add	sp, #16
 800715a:	4770      	bx	lr
 800715c:	01000200 	.word	0x01000200
 8007160:	00e00300 	.word	0x00e00300
 8007164:	00600080 	.word	0x00600080
 8007168:	004000e0 	.word	0x004000e0
 800716c:	a3200008 	.word	0xa3200008

08007170 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8007170:	b480      	push	{r7}
 8007172:	b085      	sub	sp, #20
 8007174:	af00      	add	r7, sp, #0
 8007176:	6078      	str	r0, [r7, #4]
 8007178:	460b      	mov	r3, r1
 800717a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8007180:	68fb      	ldr	r3, [r7, #12]
 8007182:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	68fa      	ldr	r2, [r7, #12]
 800718a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800718e:	f023 0303 	bic.w	r3, r3, #3
 8007192:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8007194:	68fb      	ldr	r3, [r7, #12]
 8007196:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800719a:	681a      	ldr	r2, [r3, #0]
 800719c:	78fb      	ldrb	r3, [r7, #3]
 800719e:	f003 0303 	and.w	r3, r3, #3
 80071a2:	68f9      	ldr	r1, [r7, #12]
 80071a4:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80071a8:	4313      	orrs	r3, r2
 80071aa:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 80071ac:	78fb      	ldrb	r3, [r7, #3]
 80071ae:	2b01      	cmp	r3, #1
 80071b0:	d107      	bne.n	80071c2 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 80071b2:	68fb      	ldr	r3, [r7, #12]
 80071b4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80071b8:	461a      	mov	r2, r3
 80071ba:	f64b 3380 	movw	r3, #48000	; 0xbb80
 80071be:	6053      	str	r3, [r2, #4]
 80071c0:	e009      	b.n	80071d6 <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 80071c2:	78fb      	ldrb	r3, [r7, #3]
 80071c4:	2b02      	cmp	r3, #2
 80071c6:	d106      	bne.n	80071d6 <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80071ce:	461a      	mov	r2, r3
 80071d0:	f241 7370 	movw	r3, #6000	; 0x1770
 80071d4:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 80071d6:	2300      	movs	r3, #0
}
 80071d8:	4618      	mov	r0, r3
 80071da:	3714      	adds	r7, #20
 80071dc:	46bd      	mov	sp, r7
 80071de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071e2:	4770      	bx	lr

080071e4 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 80071e4:	b580      	push	{r7, lr}
 80071e6:	b084      	sub	sp, #16
 80071e8:	af00      	add	r7, sp, #0
 80071ea:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 80071f0:	2300      	movs	r3, #0
 80071f2:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 80071fe:	68bb      	ldr	r3, [r7, #8]
 8007200:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8007204:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8007206:	68bb      	ldr	r3, [r7, #8]
 8007208:	68fa      	ldr	r2, [r7, #12]
 800720a:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800720e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007212:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 8007214:	2064      	movs	r0, #100	; 0x64
 8007216:	f7fa fb9d 	bl	8001954 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 800721a:	68bb      	ldr	r3, [r7, #8]
 800721c:	68fa      	ldr	r2, [r7, #12]
 800721e:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8007222:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007226:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8007228:	200a      	movs	r0, #10
 800722a:	f7fa fb93 	bl	8001954 <HAL_Delay>

  return HAL_OK;
 800722e:	2300      	movs	r3, #0
}
 8007230:	4618      	mov	r0, r3
 8007232:	3710      	adds	r7, #16
 8007234:	46bd      	mov	sp, r7
 8007236:	bd80      	pop	{r7, pc}

08007238 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8007238:	b480      	push	{r7}
 800723a:	b085      	sub	sp, #20
 800723c:	af00      	add	r7, sp, #0
 800723e:	6078      	str	r0, [r7, #4]
 8007240:	460b      	mov	r3, r1
 8007242:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8007248:	2300      	movs	r3, #0
 800724a:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8007256:	68bb      	ldr	r3, [r7, #8]
 8007258:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 800725c:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 800725e:	68bb      	ldr	r3, [r7, #8]
 8007260:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007264:	2b00      	cmp	r3, #0
 8007266:	d109      	bne.n	800727c <USB_DriveVbus+0x44>
 8007268:	78fb      	ldrb	r3, [r7, #3]
 800726a:	2b01      	cmp	r3, #1
 800726c:	d106      	bne.n	800727c <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 800726e:	68bb      	ldr	r3, [r7, #8]
 8007270:	68fa      	ldr	r2, [r7, #12]
 8007272:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8007276:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800727a:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 800727c:	68bb      	ldr	r3, [r7, #8]
 800727e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007282:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007286:	d109      	bne.n	800729c <USB_DriveVbus+0x64>
 8007288:	78fb      	ldrb	r3, [r7, #3]
 800728a:	2b00      	cmp	r3, #0
 800728c:	d106      	bne.n	800729c <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 800728e:	68bb      	ldr	r3, [r7, #8]
 8007290:	68fa      	ldr	r2, [r7, #12]
 8007292:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8007296:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800729a:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 800729c:	2300      	movs	r3, #0
}
 800729e:	4618      	mov	r0, r3
 80072a0:	3714      	adds	r7, #20
 80072a2:	46bd      	mov	sp, r7
 80072a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072a8:	4770      	bx	lr

080072aa <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 80072aa:	b480      	push	{r7}
 80072ac:	b085      	sub	sp, #20
 80072ae:	af00      	add	r7, sp, #0
 80072b0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 80072b6:	2300      	movs	r3, #0
 80072b8:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 80072c4:	68bb      	ldr	r3, [r7, #8]
 80072c6:	0c5b      	lsrs	r3, r3, #17
 80072c8:	f003 0303 	and.w	r3, r3, #3
}
 80072cc:	4618      	mov	r0, r3
 80072ce:	3714      	adds	r7, #20
 80072d0:	46bd      	mov	sp, r7
 80072d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072d6:	4770      	bx	lr

080072d8 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
 80072d8:	b480      	push	{r7}
 80072da:	b085      	sub	sp, #20
 80072dc:	af00      	add	r7, sp, #0
 80072de:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 80072e4:	68fb      	ldr	r3, [r7, #12]
 80072e6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80072ea:	689b      	ldr	r3, [r3, #8]
 80072ec:	b29b      	uxth	r3, r3
}
 80072ee:	4618      	mov	r0, r3
 80072f0:	3714      	adds	r7, #20
 80072f2:	46bd      	mov	sp, r7
 80072f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072f8:	4770      	bx	lr
	...

080072fc <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 80072fc:	b580      	push	{r7, lr}
 80072fe:	b088      	sub	sp, #32
 8007300:	af00      	add	r7, sp, #0
 8007302:	6078      	str	r0, [r7, #4]
 8007304:	4608      	mov	r0, r1
 8007306:	4611      	mov	r1, r2
 8007308:	461a      	mov	r2, r3
 800730a:	4603      	mov	r3, r0
 800730c:	70fb      	strb	r3, [r7, #3]
 800730e:	460b      	mov	r3, r1
 8007310:	70bb      	strb	r3, [r7, #2]
 8007312:	4613      	mov	r3, r2
 8007314:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 8007316:	2300      	movs	r3, #0
 8007318:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 800731e:	78fb      	ldrb	r3, [r7, #3]
 8007320:	015a      	lsls	r2, r3, #5
 8007322:	693b      	ldr	r3, [r7, #16]
 8007324:	4413      	add	r3, r2
 8007326:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800732a:	461a      	mov	r2, r3
 800732c:	f04f 33ff 	mov.w	r3, #4294967295
 8007330:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 8007332:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8007336:	2b03      	cmp	r3, #3
 8007338:	d87e      	bhi.n	8007438 <USB_HC_Init+0x13c>
 800733a:	a201      	add	r2, pc, #4	; (adr r2, 8007340 <USB_HC_Init+0x44>)
 800733c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007340:	08007351 	.word	0x08007351
 8007344:	080073fb 	.word	0x080073fb
 8007348:	08007351 	.word	0x08007351
 800734c:	080073bd 	.word	0x080073bd
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8007350:	78fb      	ldrb	r3, [r7, #3]
 8007352:	015a      	lsls	r2, r3, #5
 8007354:	693b      	ldr	r3, [r7, #16]
 8007356:	4413      	add	r3, r2
 8007358:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800735c:	461a      	mov	r2, r3
 800735e:	f240 439d 	movw	r3, #1181	; 0x49d
 8007362:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8007364:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8007368:	2b00      	cmp	r3, #0
 800736a:	da10      	bge.n	800738e <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800736c:	78fb      	ldrb	r3, [r7, #3]
 800736e:	015a      	lsls	r2, r3, #5
 8007370:	693b      	ldr	r3, [r7, #16]
 8007372:	4413      	add	r3, r2
 8007374:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007378:	68db      	ldr	r3, [r3, #12]
 800737a:	78fa      	ldrb	r2, [r7, #3]
 800737c:	0151      	lsls	r1, r2, #5
 800737e:	693a      	ldr	r2, [r7, #16]
 8007380:	440a      	add	r2, r1
 8007382:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007386:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800738a:	60d3      	str	r3, [r2, #12]
        {
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
      }
      break;
 800738c:	e057      	b.n	800743e <USB_HC_Init+0x142>
        if ((USBx->CID & (0x1U << 8)) != 0U)
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007392:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007396:	2b00      	cmp	r3, #0
 8007398:	d051      	beq.n	800743e <USB_HC_Init+0x142>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 800739a:	78fb      	ldrb	r3, [r7, #3]
 800739c:	015a      	lsls	r2, r3, #5
 800739e:	693b      	ldr	r3, [r7, #16]
 80073a0:	4413      	add	r3, r2
 80073a2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80073a6:	68db      	ldr	r3, [r3, #12]
 80073a8:	78fa      	ldrb	r2, [r7, #3]
 80073aa:	0151      	lsls	r1, r2, #5
 80073ac:	693a      	ldr	r2, [r7, #16]
 80073ae:	440a      	add	r2, r1
 80073b0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80073b4:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80073b8:	60d3      	str	r3, [r2, #12]
      break;
 80073ba:	e040      	b.n	800743e <USB_HC_Init+0x142>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80073bc:	78fb      	ldrb	r3, [r7, #3]
 80073be:	015a      	lsls	r2, r3, #5
 80073c0:	693b      	ldr	r3, [r7, #16]
 80073c2:	4413      	add	r3, r2
 80073c4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80073c8:	461a      	mov	r2, r3
 80073ca:	f240 639d 	movw	r3, #1693	; 0x69d
 80073ce:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 80073d0:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80073d4:	2b00      	cmp	r3, #0
 80073d6:	da34      	bge.n	8007442 <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 80073d8:	78fb      	ldrb	r3, [r7, #3]
 80073da:	015a      	lsls	r2, r3, #5
 80073dc:	693b      	ldr	r3, [r7, #16]
 80073de:	4413      	add	r3, r2
 80073e0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80073e4:	68db      	ldr	r3, [r3, #12]
 80073e6:	78fa      	ldrb	r2, [r7, #3]
 80073e8:	0151      	lsls	r1, r2, #5
 80073ea:	693a      	ldr	r2, [r7, #16]
 80073ec:	440a      	add	r2, r1
 80073ee:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80073f2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80073f6:	60d3      	str	r3, [r2, #12]
      }

      break;
 80073f8:	e023      	b.n	8007442 <USB_HC_Init+0x146>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80073fa:	78fb      	ldrb	r3, [r7, #3]
 80073fc:	015a      	lsls	r2, r3, #5
 80073fe:	693b      	ldr	r3, [r7, #16]
 8007400:	4413      	add	r3, r2
 8007402:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007406:	461a      	mov	r2, r3
 8007408:	f240 2325 	movw	r3, #549	; 0x225
 800740c:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800740e:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8007412:	2b00      	cmp	r3, #0
 8007414:	da17      	bge.n	8007446 <USB_HC_Init+0x14a>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 8007416:	78fb      	ldrb	r3, [r7, #3]
 8007418:	015a      	lsls	r2, r3, #5
 800741a:	693b      	ldr	r3, [r7, #16]
 800741c:	4413      	add	r3, r2
 800741e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007422:	68db      	ldr	r3, [r3, #12]
 8007424:	78fa      	ldrb	r2, [r7, #3]
 8007426:	0151      	lsls	r1, r2, #5
 8007428:	693a      	ldr	r2, [r7, #16]
 800742a:	440a      	add	r2, r1
 800742c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007430:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 8007434:	60d3      	str	r3, [r2, #12]
      }
      break;
 8007436:	e006      	b.n	8007446 <USB_HC_Init+0x14a>

    default:
      ret = HAL_ERROR;
 8007438:	2301      	movs	r3, #1
 800743a:	77fb      	strb	r3, [r7, #31]
      break;
 800743c:	e004      	b.n	8007448 <USB_HC_Init+0x14c>
      break;
 800743e:	bf00      	nop
 8007440:	e002      	b.n	8007448 <USB_HC_Init+0x14c>
      break;
 8007442:	bf00      	nop
 8007444:	e000      	b.n	8007448 <USB_HC_Init+0x14c>
      break;
 8007446:	bf00      	nop
  }

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 8007448:	78fb      	ldrb	r3, [r7, #3]
 800744a:	015a      	lsls	r2, r3, #5
 800744c:	693b      	ldr	r3, [r7, #16]
 800744e:	4413      	add	r3, r2
 8007450:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007454:	68db      	ldr	r3, [r3, #12]
 8007456:	78fa      	ldrb	r2, [r7, #3]
 8007458:	0151      	lsls	r1, r2, #5
 800745a:	693a      	ldr	r2, [r7, #16]
 800745c:	440a      	add	r2, r1
 800745e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007462:	f043 0302 	orr.w	r3, r3, #2
 8007466:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8007468:	693b      	ldr	r3, [r7, #16]
 800746a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800746e:	699a      	ldr	r2, [r3, #24]
 8007470:	78fb      	ldrb	r3, [r7, #3]
 8007472:	f003 030f 	and.w	r3, r3, #15
 8007476:	2101      	movs	r1, #1
 8007478:	fa01 f303 	lsl.w	r3, r1, r3
 800747c:	6939      	ldr	r1, [r7, #16]
 800747e:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8007482:	4313      	orrs	r3, r2
 8007484:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	699b      	ldr	r3, [r3, #24]
 800748a:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8007492:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8007496:	2b00      	cmp	r3, #0
 8007498:	da03      	bge.n	80074a2 <USB_HC_Init+0x1a6>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 800749a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800749e:	61bb      	str	r3, [r7, #24]
 80074a0:	e001      	b.n	80074a6 <USB_HC_Init+0x1aa>
  }
  else
  {
    HCcharEpDir = 0U;
 80074a2:	2300      	movs	r3, #0
 80074a4:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 80074a6:	6878      	ldr	r0, [r7, #4]
 80074a8:	f7ff feff 	bl	80072aa <USB_GetHostSpeed>
 80074ac:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 80074ae:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80074b2:	2b02      	cmp	r3, #2
 80074b4:	d106      	bne.n	80074c4 <USB_HC_Init+0x1c8>
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	2b02      	cmp	r3, #2
 80074ba:	d003      	beq.n	80074c4 <USB_HC_Init+0x1c8>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 80074bc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80074c0:	617b      	str	r3, [r7, #20]
 80074c2:	e001      	b.n	80074c8 <USB_HC_Init+0x1cc>
  }
  else
  {
    HCcharLowSpeed = 0U;
 80074c4:	2300      	movs	r3, #0
 80074c6:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80074c8:	787b      	ldrb	r3, [r7, #1]
 80074ca:	059b      	lsls	r3, r3, #22
 80074cc:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 80074d0:	78bb      	ldrb	r3, [r7, #2]
 80074d2:	02db      	lsls	r3, r3, #11
 80074d4:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80074d8:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 80074da:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80074de:	049b      	lsls	r3, r3, #18
 80074e0:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 80074e4:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 80074e6:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 80074e8:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 80074ec:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 80074ee:	69bb      	ldr	r3, [r7, #24]
 80074f0:	431a      	orrs	r2, r3
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80074f2:	78fb      	ldrb	r3, [r7, #3]
 80074f4:	0159      	lsls	r1, r3, #5
 80074f6:	693b      	ldr	r3, [r7, #16]
 80074f8:	440b      	add	r3, r1
 80074fa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80074fe:	4619      	mov	r1, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8007500:	697b      	ldr	r3, [r7, #20]
 8007502:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8007504:	600b      	str	r3, [r1, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 8007506:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800750a:	2b03      	cmp	r3, #3
 800750c:	d003      	beq.n	8007516 <USB_HC_Init+0x21a>
 800750e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8007512:	2b01      	cmp	r3, #1
 8007514:	d10f      	bne.n	8007536 <USB_HC_Init+0x23a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8007516:	78fb      	ldrb	r3, [r7, #3]
 8007518:	015a      	lsls	r2, r3, #5
 800751a:	693b      	ldr	r3, [r7, #16]
 800751c:	4413      	add	r3, r2
 800751e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	78fa      	ldrb	r2, [r7, #3]
 8007526:	0151      	lsls	r1, r2, #5
 8007528:	693a      	ldr	r2, [r7, #16]
 800752a:	440a      	add	r2, r1
 800752c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007530:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8007534:	6013      	str	r3, [r2, #0]
  }

  return ret;
 8007536:	7ffb      	ldrb	r3, [r7, #31]
}
 8007538:	4618      	mov	r0, r3
 800753a:	3720      	adds	r7, #32
 800753c:	46bd      	mov	sp, r7
 800753e:	bd80      	pop	{r7, pc}

08007540 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8007540:	b580      	push	{r7, lr}
 8007542:	b08c      	sub	sp, #48	; 0x30
 8007544:	af02      	add	r7, sp, #8
 8007546:	60f8      	str	r0, [r7, #12]
 8007548:	60b9      	str	r1, [r7, #8]
 800754a:	4613      	mov	r3, r2
 800754c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800754e:	68fb      	ldr	r3, [r7, #12]
 8007550:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8007552:	68bb      	ldr	r3, [r7, #8]
 8007554:	785b      	ldrb	r3, [r3, #1]
 8007556:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 8007558:	f44f 7380 	mov.w	r3, #256	; 0x100
 800755c:	837b      	strh	r3, [r7, #26]

  if (((USBx->CID & (0x1U << 8)) != 0U) && (hc->speed == USBH_HS_SPEED))
 800755e:	68fb      	ldr	r3, [r7, #12]
 8007560:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007562:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007566:	2b00      	cmp	r3, #0
 8007568:	d02d      	beq.n	80075c6 <USB_HC_StartXfer+0x86>
 800756a:	68bb      	ldr	r3, [r7, #8]
 800756c:	791b      	ldrb	r3, [r3, #4]
 800756e:	2b00      	cmp	r3, #0
 8007570:	d129      	bne.n	80075c6 <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping  in case of NYET/NAK */
    if ((dma == 1U) && ((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)))
 8007572:	79fb      	ldrb	r3, [r7, #7]
 8007574:	2b01      	cmp	r3, #1
 8007576:	d117      	bne.n	80075a8 <USB_HC_StartXfer+0x68>
 8007578:	68bb      	ldr	r3, [r7, #8]
 800757a:	79db      	ldrb	r3, [r3, #7]
 800757c:	2b00      	cmp	r3, #0
 800757e:	d003      	beq.n	8007588 <USB_HC_StartXfer+0x48>
 8007580:	68bb      	ldr	r3, [r7, #8]
 8007582:	79db      	ldrb	r3, [r3, #7]
 8007584:	2b02      	cmp	r3, #2
 8007586:	d10f      	bne.n	80075a8 <USB_HC_StartXfer+0x68>
    {
      USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 8007588:	69fb      	ldr	r3, [r7, #28]
 800758a:	015a      	lsls	r2, r3, #5
 800758c:	6a3b      	ldr	r3, [r7, #32]
 800758e:	4413      	add	r3, r2
 8007590:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007594:	68db      	ldr	r3, [r3, #12]
 8007596:	69fa      	ldr	r2, [r7, #28]
 8007598:	0151      	lsls	r1, r2, #5
 800759a:	6a3a      	ldr	r2, [r7, #32]
 800759c:	440a      	add	r2, r1
 800759e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80075a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80075a6:	60d3      	str	r3, [r2, #12]
                                               USB_OTG_HCINTMSK_ACKM |
                                               USB_OTG_HCINTMSK_NAKM);
    }

    if ((dma == 0U) && (hc->do_ping == 1U))
 80075a8:	79fb      	ldrb	r3, [r7, #7]
 80075aa:	2b00      	cmp	r3, #0
 80075ac:	d10b      	bne.n	80075c6 <USB_HC_StartXfer+0x86>
 80075ae:	68bb      	ldr	r3, [r7, #8]
 80075b0:	795b      	ldrb	r3, [r3, #5]
 80075b2:	2b01      	cmp	r3, #1
 80075b4:	d107      	bne.n	80075c6 <USB_HC_StartXfer+0x86>
    {
      (void)USB_DoPing(USBx, hc->ch_num);
 80075b6:	68bb      	ldr	r3, [r7, #8]
 80075b8:	785b      	ldrb	r3, [r3, #1]
 80075ba:	4619      	mov	r1, r3
 80075bc:	68f8      	ldr	r0, [r7, #12]
 80075be:	f000 fa0f 	bl	80079e0 <USB_DoPing>
      return HAL_OK;
 80075c2:	2300      	movs	r3, #0
 80075c4:	e0f8      	b.n	80077b8 <USB_HC_StartXfer+0x278>
    }

  }

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 80075c6:	68bb      	ldr	r3, [r7, #8]
 80075c8:	695b      	ldr	r3, [r3, #20]
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	d018      	beq.n	8007600 <USB_HC_StartXfer+0xc0>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 80075ce:	68bb      	ldr	r3, [r7, #8]
 80075d0:	695b      	ldr	r3, [r3, #20]
 80075d2:	68ba      	ldr	r2, [r7, #8]
 80075d4:	8912      	ldrh	r2, [r2, #8]
 80075d6:	4413      	add	r3, r2
 80075d8:	3b01      	subs	r3, #1
 80075da:	68ba      	ldr	r2, [r7, #8]
 80075dc:	8912      	ldrh	r2, [r2, #8]
 80075de:	fbb3 f3f2 	udiv	r3, r3, r2
 80075e2:	84fb      	strh	r3, [r7, #38]	; 0x26

    if (num_packets > max_hc_pkt_count)
 80075e4:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80075e6:	8b7b      	ldrh	r3, [r7, #26]
 80075e8:	429a      	cmp	r2, r3
 80075ea:	d90b      	bls.n	8007604 <USB_HC_StartXfer+0xc4>
    {
      num_packets = max_hc_pkt_count;
 80075ec:	8b7b      	ldrh	r3, [r7, #26]
 80075ee:	84fb      	strh	r3, [r7, #38]	; 0x26
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 80075f0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80075f2:	68ba      	ldr	r2, [r7, #8]
 80075f4:	8912      	ldrh	r2, [r2, #8]
 80075f6:	fb03 f202 	mul.w	r2, r3, r2
 80075fa:	68bb      	ldr	r3, [r7, #8]
 80075fc:	611a      	str	r2, [r3, #16]
 80075fe:	e001      	b.n	8007604 <USB_HC_StartXfer+0xc4>
    }
  }
  else
  {
    num_packets = 1U;
 8007600:	2301      	movs	r3, #1
 8007602:	84fb      	strh	r3, [r7, #38]	; 0x26

  /*
   * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
   * max_packet size.
   */
  if (hc->ep_is_in != 0U)
 8007604:	68bb      	ldr	r3, [r7, #8]
 8007606:	78db      	ldrb	r3, [r3, #3]
 8007608:	2b00      	cmp	r3, #0
 800760a:	d007      	beq.n	800761c <USB_HC_StartXfer+0xdc>
  {
    hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800760c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800760e:	68ba      	ldr	r2, [r7, #8]
 8007610:	8912      	ldrh	r2, [r2, #8]
 8007612:	fb03 f202 	mul.w	r2, r3, r2
 8007616:	68bb      	ldr	r3, [r7, #8]
 8007618:	611a      	str	r2, [r3, #16]
 800761a:	e003      	b.n	8007624 <USB_HC_StartXfer+0xe4>
  }
  else
  {
    hc->XferSize = hc->xfer_len;
 800761c:	68bb      	ldr	r3, [r7, #8]
 800761e:	695a      	ldr	r2, [r3, #20]
 8007620:	68bb      	ldr	r3, [r7, #8]
 8007622:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8007624:	68bb      	ldr	r3, [r7, #8]
 8007626:	691b      	ldr	r3, [r3, #16]
 8007628:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800762c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800762e:	04d9      	lsls	r1, r3, #19
 8007630:	4b63      	ldr	r3, [pc, #396]	; (80077c0 <USB_HC_StartXfer+0x280>)
 8007632:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8007634:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8007636:	68bb      	ldr	r3, [r7, #8]
 8007638:	7a9b      	ldrb	r3, [r3, #10]
 800763a:	075b      	lsls	r3, r3, #29
 800763c:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8007640:	69f9      	ldr	r1, [r7, #28]
 8007642:	0148      	lsls	r0, r1, #5
 8007644:	6a39      	ldr	r1, [r7, #32]
 8007646:	4401      	add	r1, r0
 8007648:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800764c:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800764e:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 8007650:	79fb      	ldrb	r3, [r7, #7]
 8007652:	2b00      	cmp	r3, #0
 8007654:	d009      	beq.n	800766a <USB_HC_StartXfer+0x12a>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 8007656:	68bb      	ldr	r3, [r7, #8]
 8007658:	68d9      	ldr	r1, [r3, #12]
 800765a:	69fb      	ldr	r3, [r7, #28]
 800765c:	015a      	lsls	r2, r3, #5
 800765e:	6a3b      	ldr	r3, [r7, #32]
 8007660:	4413      	add	r3, r2
 8007662:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007666:	460a      	mov	r2, r1
 8007668:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 800766a:	6a3b      	ldr	r3, [r7, #32]
 800766c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007670:	689b      	ldr	r3, [r3, #8]
 8007672:	f003 0301 	and.w	r3, r3, #1
 8007676:	2b00      	cmp	r3, #0
 8007678:	bf0c      	ite	eq
 800767a:	2301      	moveq	r3, #1
 800767c:	2300      	movne	r3, #0
 800767e:	b2db      	uxtb	r3, r3
 8007680:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8007682:	69fb      	ldr	r3, [r7, #28]
 8007684:	015a      	lsls	r2, r3, #5
 8007686:	6a3b      	ldr	r3, [r7, #32]
 8007688:	4413      	add	r3, r2
 800768a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	69fa      	ldr	r2, [r7, #28]
 8007692:	0151      	lsls	r1, r2, #5
 8007694:	6a3a      	ldr	r2, [r7, #32]
 8007696:	440a      	add	r2, r1
 8007698:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800769c:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 80076a0:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 80076a2:	69fb      	ldr	r3, [r7, #28]
 80076a4:	015a      	lsls	r2, r3, #5
 80076a6:	6a3b      	ldr	r3, [r7, #32]
 80076a8:	4413      	add	r3, r2
 80076aa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80076ae:	681a      	ldr	r2, [r3, #0]
 80076b0:	7e7b      	ldrb	r3, [r7, #25]
 80076b2:	075b      	lsls	r3, r3, #29
 80076b4:	69f9      	ldr	r1, [r7, #28]
 80076b6:	0148      	lsls	r0, r1, #5
 80076b8:	6a39      	ldr	r1, [r7, #32]
 80076ba:	4401      	add	r1, r0
 80076bc:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 80076c0:	4313      	orrs	r3, r2
 80076c2:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 80076c4:	69fb      	ldr	r3, [r7, #28]
 80076c6:	015a      	lsls	r2, r3, #5
 80076c8:	6a3b      	ldr	r3, [r7, #32]
 80076ca:	4413      	add	r3, r2
 80076cc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80076d4:	693b      	ldr	r3, [r7, #16]
 80076d6:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80076da:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 80076dc:	68bb      	ldr	r3, [r7, #8]
 80076de:	78db      	ldrb	r3, [r3, #3]
 80076e0:	2b00      	cmp	r3, #0
 80076e2:	d004      	beq.n	80076ee <USB_HC_StartXfer+0x1ae>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 80076e4:	693b      	ldr	r3, [r7, #16]
 80076e6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80076ea:	613b      	str	r3, [r7, #16]
 80076ec:	e003      	b.n	80076f6 <USB_HC_StartXfer+0x1b6>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 80076ee:	693b      	ldr	r3, [r7, #16]
 80076f0:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80076f4:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 80076f6:	693b      	ldr	r3, [r7, #16]
 80076f8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80076fc:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 80076fe:	69fb      	ldr	r3, [r7, #28]
 8007700:	015a      	lsls	r2, r3, #5
 8007702:	6a3b      	ldr	r3, [r7, #32]
 8007704:	4413      	add	r3, r2
 8007706:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800770a:	461a      	mov	r2, r3
 800770c:	693b      	ldr	r3, [r7, #16]
 800770e:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 8007710:	79fb      	ldrb	r3, [r7, #7]
 8007712:	2b00      	cmp	r3, #0
 8007714:	d001      	beq.n	800771a <USB_HC_StartXfer+0x1da>
  {
    return HAL_OK;
 8007716:	2300      	movs	r3, #0
 8007718:	e04e      	b.n	80077b8 <USB_HC_StartXfer+0x278>
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 800771a:	68bb      	ldr	r3, [r7, #8]
 800771c:	78db      	ldrb	r3, [r3, #3]
 800771e:	2b00      	cmp	r3, #0
 8007720:	d149      	bne.n	80077b6 <USB_HC_StartXfer+0x276>
 8007722:	68bb      	ldr	r3, [r7, #8]
 8007724:	695b      	ldr	r3, [r3, #20]
 8007726:	2b00      	cmp	r3, #0
 8007728:	d045      	beq.n	80077b6 <USB_HC_StartXfer+0x276>
  {
    switch (hc->ep_type)
 800772a:	68bb      	ldr	r3, [r7, #8]
 800772c:	79db      	ldrb	r3, [r3, #7]
 800772e:	2b03      	cmp	r3, #3
 8007730:	d830      	bhi.n	8007794 <USB_HC_StartXfer+0x254>
 8007732:	a201      	add	r2, pc, #4	; (adr r2, 8007738 <USB_HC_StartXfer+0x1f8>)
 8007734:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007738:	08007749 	.word	0x08007749
 800773c:	0800776d 	.word	0x0800776d
 8007740:	08007749 	.word	0x08007749
 8007744:	0800776d 	.word	0x0800776d
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8007748:	68bb      	ldr	r3, [r7, #8]
 800774a:	695b      	ldr	r3, [r3, #20]
 800774c:	3303      	adds	r3, #3
 800774e:	089b      	lsrs	r3, r3, #2
 8007750:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 8007752:	8afa      	ldrh	r2, [r7, #22]
 8007754:	68fb      	ldr	r3, [r7, #12]
 8007756:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007758:	b29b      	uxth	r3, r3
 800775a:	429a      	cmp	r2, r3
 800775c:	d91c      	bls.n	8007798 <USB_HC_StartXfer+0x258>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 800775e:	68fb      	ldr	r3, [r7, #12]
 8007760:	699b      	ldr	r3, [r3, #24]
 8007762:	f043 0220 	orr.w	r2, r3, #32
 8007766:	68fb      	ldr	r3, [r7, #12]
 8007768:	619a      	str	r2, [r3, #24]
        }
        break;
 800776a:	e015      	b.n	8007798 <USB_HC_StartXfer+0x258>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800776c:	68bb      	ldr	r3, [r7, #8]
 800776e:	695b      	ldr	r3, [r3, #20]
 8007770:	3303      	adds	r3, #3
 8007772:	089b      	lsrs	r3, r3, #2
 8007774:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 8007776:	8afa      	ldrh	r2, [r7, #22]
 8007778:	6a3b      	ldr	r3, [r7, #32]
 800777a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800777e:	691b      	ldr	r3, [r3, #16]
 8007780:	b29b      	uxth	r3, r3
 8007782:	429a      	cmp	r2, r3
 8007784:	d90a      	bls.n	800779c <USB_HC_StartXfer+0x25c>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	699b      	ldr	r3, [r3, #24]
 800778a:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 800778e:	68fb      	ldr	r3, [r7, #12]
 8007790:	619a      	str	r2, [r3, #24]
        }
        break;
 8007792:	e003      	b.n	800779c <USB_HC_StartXfer+0x25c>

      default:
        break;
 8007794:	bf00      	nop
 8007796:	e002      	b.n	800779e <USB_HC_StartXfer+0x25e>
        break;
 8007798:	bf00      	nop
 800779a:	e000      	b.n	800779e <USB_HC_StartXfer+0x25e>
        break;
 800779c:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 800779e:	68bb      	ldr	r3, [r7, #8]
 80077a0:	68d9      	ldr	r1, [r3, #12]
 80077a2:	68bb      	ldr	r3, [r7, #8]
 80077a4:	785a      	ldrb	r2, [r3, #1]
 80077a6:	68bb      	ldr	r3, [r7, #8]
 80077a8:	695b      	ldr	r3, [r3, #20]
 80077aa:	b29b      	uxth	r3, r3
 80077ac:	2000      	movs	r0, #0
 80077ae:	9000      	str	r0, [sp, #0]
 80077b0:	68f8      	ldr	r0, [r7, #12]
 80077b2:	f7ff fb31 	bl	8006e18 <USB_WritePacket>
  }

  return HAL_OK;
 80077b6:	2300      	movs	r3, #0
}
 80077b8:	4618      	mov	r0, r3
 80077ba:	3728      	adds	r7, #40	; 0x28
 80077bc:	46bd      	mov	sp, r7
 80077be:	bd80      	pop	{r7, pc}
 80077c0:	1ff80000 	.word	0x1ff80000

080077c4 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 80077c4:	b480      	push	{r7}
 80077c6:	b085      	sub	sp, #20
 80077c8:	af00      	add	r7, sp, #0
 80077ca:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80077d6:	695b      	ldr	r3, [r3, #20]
 80077d8:	b29b      	uxth	r3, r3
}
 80077da:	4618      	mov	r0, r3
 80077dc:	3714      	adds	r7, #20
 80077de:	46bd      	mov	sp, r7
 80077e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077e4:	4770      	bx	lr

080077e6 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 80077e6:	b480      	push	{r7}
 80077e8:	b089      	sub	sp, #36	; 0x24
 80077ea:	af00      	add	r7, sp, #0
 80077ec:	6078      	str	r0, [r7, #4]
 80077ee:	460b      	mov	r3, r1
 80077f0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 80077f6:	78fb      	ldrb	r3, [r7, #3]
 80077f8:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 80077fa:	2300      	movs	r3, #0
 80077fc:	60fb      	str	r3, [r7, #12]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 80077fe:	69bb      	ldr	r3, [r7, #24]
 8007800:	015a      	lsls	r2, r3, #5
 8007802:	69fb      	ldr	r3, [r7, #28]
 8007804:	4413      	add	r3, r2
 8007806:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	0c9b      	lsrs	r3, r3, #18
 800780e:	f003 0303 	and.w	r3, r3, #3
 8007812:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8007814:	69bb      	ldr	r3, [r7, #24]
 8007816:	015a      	lsls	r2, r3, #5
 8007818:	69fb      	ldr	r3, [r7, #28]
 800781a:	4413      	add	r3, r2
 800781c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	0fdb      	lsrs	r3, r3, #31
 8007824:	f003 0301 	and.w	r3, r3, #1
 8007828:	613b      	str	r3, [r7, #16]

  if (((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) &&
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	689b      	ldr	r3, [r3, #8]
 800782e:	f003 0320 	and.w	r3, r3, #32
 8007832:	2b20      	cmp	r3, #32
 8007834:	d104      	bne.n	8007840 <USB_HC_Halt+0x5a>
 8007836:	693b      	ldr	r3, [r7, #16]
 8007838:	2b00      	cmp	r3, #0
 800783a:	d101      	bne.n	8007840 <USB_HC_Halt+0x5a>
      (ChannelEna == 0U))
  {
    return HAL_OK;
 800783c:	2300      	movs	r3, #0
 800783e:	e0c8      	b.n	80079d2 <USB_HC_Halt+0x1ec>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8007840:	697b      	ldr	r3, [r7, #20]
 8007842:	2b00      	cmp	r3, #0
 8007844:	d002      	beq.n	800784c <USB_HC_Halt+0x66>
 8007846:	697b      	ldr	r3, [r7, #20]
 8007848:	2b02      	cmp	r3, #2
 800784a:	d163      	bne.n	8007914 <USB_HC_Halt+0x12e>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800784c:	69bb      	ldr	r3, [r7, #24]
 800784e:	015a      	lsls	r2, r3, #5
 8007850:	69fb      	ldr	r3, [r7, #28]
 8007852:	4413      	add	r3, r2
 8007854:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	69ba      	ldr	r2, [r7, #24]
 800785c:	0151      	lsls	r1, r2, #5
 800785e:	69fa      	ldr	r2, [r7, #28]
 8007860:	440a      	add	r2, r1
 8007862:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007866:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800786a:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	689b      	ldr	r3, [r3, #8]
 8007870:	f003 0320 	and.w	r3, r3, #32
 8007874:	2b00      	cmp	r3, #0
 8007876:	f040 80ab 	bne.w	80079d0 <USB_HC_Halt+0x1ea>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800787e:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8007882:	2b00      	cmp	r3, #0
 8007884:	d133      	bne.n	80078ee <USB_HC_Halt+0x108>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8007886:	69bb      	ldr	r3, [r7, #24]
 8007888:	015a      	lsls	r2, r3, #5
 800788a:	69fb      	ldr	r3, [r7, #28]
 800788c:	4413      	add	r3, r2
 800788e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	69ba      	ldr	r2, [r7, #24]
 8007896:	0151      	lsls	r1, r2, #5
 8007898:	69fa      	ldr	r2, [r7, #28]
 800789a:	440a      	add	r2, r1
 800789c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80078a0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80078a4:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80078a6:	69bb      	ldr	r3, [r7, #24]
 80078a8:	015a      	lsls	r2, r3, #5
 80078aa:	69fb      	ldr	r3, [r7, #28]
 80078ac:	4413      	add	r3, r2
 80078ae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80078b2:	681b      	ldr	r3, [r3, #0]
 80078b4:	69ba      	ldr	r2, [r7, #24]
 80078b6:	0151      	lsls	r1, r2, #5
 80078b8:	69fa      	ldr	r2, [r7, #28]
 80078ba:	440a      	add	r2, r1
 80078bc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80078c0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80078c4:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 80078c6:	68fb      	ldr	r3, [r7, #12]
 80078c8:	3301      	adds	r3, #1
 80078ca:	60fb      	str	r3, [r7, #12]

          if (count > 1000U)
 80078cc:	68fb      	ldr	r3, [r7, #12]
 80078ce:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80078d2:	d81d      	bhi.n	8007910 <USB_HC_Halt+0x12a>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80078d4:	69bb      	ldr	r3, [r7, #24]
 80078d6:	015a      	lsls	r2, r3, #5
 80078d8:	69fb      	ldr	r3, [r7, #28]
 80078da:	4413      	add	r3, r2
 80078dc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80078e6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80078ea:	d0ec      	beq.n	80078c6 <USB_HC_Halt+0xe0>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80078ec:	e070      	b.n	80079d0 <USB_HC_Halt+0x1ea>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80078ee:	69bb      	ldr	r3, [r7, #24]
 80078f0:	015a      	lsls	r2, r3, #5
 80078f2:	69fb      	ldr	r3, [r7, #28]
 80078f4:	4413      	add	r3, r2
 80078f6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	69ba      	ldr	r2, [r7, #24]
 80078fe:	0151      	lsls	r1, r2, #5
 8007900:	69fa      	ldr	r2, [r7, #28]
 8007902:	440a      	add	r2, r1
 8007904:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007908:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800790c:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800790e:	e05f      	b.n	80079d0 <USB_HC_Halt+0x1ea>
            break;
 8007910:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8007912:	e05d      	b.n	80079d0 <USB_HC_Halt+0x1ea>
      }
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8007914:	69bb      	ldr	r3, [r7, #24]
 8007916:	015a      	lsls	r2, r3, #5
 8007918:	69fb      	ldr	r3, [r7, #28]
 800791a:	4413      	add	r3, r2
 800791c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	69ba      	ldr	r2, [r7, #24]
 8007924:	0151      	lsls	r1, r2, #5
 8007926:	69fa      	ldr	r2, [r7, #28]
 8007928:	440a      	add	r2, r1
 800792a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800792e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007932:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8007934:	69fb      	ldr	r3, [r7, #28]
 8007936:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800793a:	691b      	ldr	r3, [r3, #16]
 800793c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8007940:	2b00      	cmp	r3, #0
 8007942:	d133      	bne.n	80079ac <USB_HC_Halt+0x1c6>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8007944:	69bb      	ldr	r3, [r7, #24]
 8007946:	015a      	lsls	r2, r3, #5
 8007948:	69fb      	ldr	r3, [r7, #28]
 800794a:	4413      	add	r3, r2
 800794c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	69ba      	ldr	r2, [r7, #24]
 8007954:	0151      	lsls	r1, r2, #5
 8007956:	69fa      	ldr	r2, [r7, #28]
 8007958:	440a      	add	r2, r1
 800795a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800795e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007962:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8007964:	69bb      	ldr	r3, [r7, #24]
 8007966:	015a      	lsls	r2, r3, #5
 8007968:	69fb      	ldr	r3, [r7, #28]
 800796a:	4413      	add	r3, r2
 800796c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	69ba      	ldr	r2, [r7, #24]
 8007974:	0151      	lsls	r1, r2, #5
 8007976:	69fa      	ldr	r2, [r7, #28]
 8007978:	440a      	add	r2, r1
 800797a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800797e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8007982:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 8007984:	68fb      	ldr	r3, [r7, #12]
 8007986:	3301      	adds	r3, #1
 8007988:	60fb      	str	r3, [r7, #12]

        if (count > 1000U)
 800798a:	68fb      	ldr	r3, [r7, #12]
 800798c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007990:	d81d      	bhi.n	80079ce <USB_HC_Halt+0x1e8>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8007992:	69bb      	ldr	r3, [r7, #24]
 8007994:	015a      	lsls	r2, r3, #5
 8007996:	69fb      	ldr	r3, [r7, #28]
 8007998:	4413      	add	r3, r2
 800799a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80079a4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80079a8:	d0ec      	beq.n	8007984 <USB_HC_Halt+0x19e>
 80079aa:	e011      	b.n	80079d0 <USB_HC_Halt+0x1ea>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80079ac:	69bb      	ldr	r3, [r7, #24]
 80079ae:	015a      	lsls	r2, r3, #5
 80079b0:	69fb      	ldr	r3, [r7, #28]
 80079b2:	4413      	add	r3, r2
 80079b4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80079b8:	681b      	ldr	r3, [r3, #0]
 80079ba:	69ba      	ldr	r2, [r7, #24]
 80079bc:	0151      	lsls	r1, r2, #5
 80079be:	69fa      	ldr	r2, [r7, #28]
 80079c0:	440a      	add	r2, r1
 80079c2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80079c6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80079ca:	6013      	str	r3, [r2, #0]
 80079cc:	e000      	b.n	80079d0 <USB_HC_Halt+0x1ea>
          break;
 80079ce:	bf00      	nop
    }
  }

  return HAL_OK;
 80079d0:	2300      	movs	r3, #0
}
 80079d2:	4618      	mov	r0, r3
 80079d4:	3724      	adds	r7, #36	; 0x24
 80079d6:	46bd      	mov	sp, r7
 80079d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079dc:	4770      	bx	lr
	...

080079e0 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 80079e0:	b480      	push	{r7}
 80079e2:	b087      	sub	sp, #28
 80079e4:	af00      	add	r7, sp, #0
 80079e6:	6078      	str	r0, [r7, #4]
 80079e8:	460b      	mov	r3, r1
 80079ea:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 80079f0:	78fb      	ldrb	r3, [r7, #3]
 80079f2:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 80079f4:	2301      	movs	r3, #1
 80079f6:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80079f8:	68fb      	ldr	r3, [r7, #12]
 80079fa:	04da      	lsls	r2, r3, #19
 80079fc:	4b15      	ldr	r3, [pc, #84]	; (8007a54 <USB_DoPing+0x74>)
 80079fe:	4013      	ands	r3, r2
 8007a00:	693a      	ldr	r2, [r7, #16]
 8007a02:	0151      	lsls	r1, r2, #5
 8007a04:	697a      	ldr	r2, [r7, #20]
 8007a06:	440a      	add	r2, r1
 8007a08:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007a0c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8007a10:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 8007a12:	693b      	ldr	r3, [r7, #16]
 8007a14:	015a      	lsls	r2, r3, #5
 8007a16:	697b      	ldr	r3, [r7, #20]
 8007a18:	4413      	add	r3, r2
 8007a1a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8007a22:	68bb      	ldr	r3, [r7, #8]
 8007a24:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8007a28:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8007a2a:	68bb      	ldr	r3, [r7, #8]
 8007a2c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8007a30:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 8007a32:	693b      	ldr	r3, [r7, #16]
 8007a34:	015a      	lsls	r2, r3, #5
 8007a36:	697b      	ldr	r3, [r7, #20]
 8007a38:	4413      	add	r3, r2
 8007a3a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007a3e:	461a      	mov	r2, r3
 8007a40:	68bb      	ldr	r3, [r7, #8]
 8007a42:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8007a44:	2300      	movs	r3, #0
}
 8007a46:	4618      	mov	r0, r3
 8007a48:	371c      	adds	r7, #28
 8007a4a:	46bd      	mov	sp, r7
 8007a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a50:	4770      	bx	lr
 8007a52:	bf00      	nop
 8007a54:	1ff80000 	.word	0x1ff80000

08007a58 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8007a58:	b580      	push	{r7, lr}
 8007a5a:	b088      	sub	sp, #32
 8007a5c:	af00      	add	r7, sp, #0
 8007a5e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8007a60:	2300      	movs	r3, #0
 8007a62:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 8007a68:	2300      	movs	r3, #0
 8007a6a:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 8007a6c:	6878      	ldr	r0, [r7, #4]
 8007a6e:	f7ff f911 	bl	8006c94 <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8007a72:	2110      	movs	r1, #16
 8007a74:	6878      	ldr	r0, [r7, #4]
 8007a76:	f7ff f96b 	bl	8006d50 <USB_FlushTxFifo>
 8007a7a:	4603      	mov	r3, r0
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	d001      	beq.n	8007a84 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 8007a80:	2301      	movs	r3, #1
 8007a82:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007a84:	6878      	ldr	r0, [r7, #4]
 8007a86:	f7ff f997 	bl	8006db8 <USB_FlushRxFifo>
 8007a8a:	4603      	mov	r3, r0
 8007a8c:	2b00      	cmp	r3, #0
 8007a8e:	d001      	beq.n	8007a94 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 8007a90:	2301      	movs	r3, #1
 8007a92:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8007a94:	2300      	movs	r3, #0
 8007a96:	61bb      	str	r3, [r7, #24]
 8007a98:	e01f      	b.n	8007ada <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 8007a9a:	69bb      	ldr	r3, [r7, #24]
 8007a9c:	015a      	lsls	r2, r3, #5
 8007a9e:	697b      	ldr	r3, [r7, #20]
 8007aa0:	4413      	add	r3, r2
 8007aa2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 8007aaa:	693b      	ldr	r3, [r7, #16]
 8007aac:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007ab0:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 8007ab2:	693b      	ldr	r3, [r7, #16]
 8007ab4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007ab8:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8007aba:	693b      	ldr	r3, [r7, #16]
 8007abc:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8007ac0:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8007ac2:	69bb      	ldr	r3, [r7, #24]
 8007ac4:	015a      	lsls	r2, r3, #5
 8007ac6:	697b      	ldr	r3, [r7, #20]
 8007ac8:	4413      	add	r3, r2
 8007aca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007ace:	461a      	mov	r2, r3
 8007ad0:	693b      	ldr	r3, [r7, #16]
 8007ad2:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8007ad4:	69bb      	ldr	r3, [r7, #24]
 8007ad6:	3301      	adds	r3, #1
 8007ad8:	61bb      	str	r3, [r7, #24]
 8007ada:	69bb      	ldr	r3, [r7, #24]
 8007adc:	2b0f      	cmp	r3, #15
 8007ade:	d9dc      	bls.n	8007a9a <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8007ae0:	2300      	movs	r3, #0
 8007ae2:	61bb      	str	r3, [r7, #24]
 8007ae4:	e034      	b.n	8007b50 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 8007ae6:	69bb      	ldr	r3, [r7, #24]
 8007ae8:	015a      	lsls	r2, r3, #5
 8007aea:	697b      	ldr	r3, [r7, #20]
 8007aec:	4413      	add	r3, r2
 8007aee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 8007af6:	693b      	ldr	r3, [r7, #16]
 8007af8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007afc:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 8007afe:	693b      	ldr	r3, [r7, #16]
 8007b00:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8007b04:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8007b06:	693b      	ldr	r3, [r7, #16]
 8007b08:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8007b0c:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8007b0e:	69bb      	ldr	r3, [r7, #24]
 8007b10:	015a      	lsls	r2, r3, #5
 8007b12:	697b      	ldr	r3, [r7, #20]
 8007b14:	4413      	add	r3, r2
 8007b16:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007b1a:	461a      	mov	r2, r3
 8007b1c:	693b      	ldr	r3, [r7, #16]
 8007b1e:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 8007b20:	68fb      	ldr	r3, [r7, #12]
 8007b22:	3301      	adds	r3, #1
 8007b24:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 8007b26:	68fb      	ldr	r3, [r7, #12]
 8007b28:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007b2c:	d80c      	bhi.n	8007b48 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8007b2e:	69bb      	ldr	r3, [r7, #24]
 8007b30:	015a      	lsls	r2, r3, #5
 8007b32:	697b      	ldr	r3, [r7, #20]
 8007b34:	4413      	add	r3, r2
 8007b36:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007b40:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007b44:	d0ec      	beq.n	8007b20 <USB_StopHost+0xc8>
 8007b46:	e000      	b.n	8007b4a <USB_StopHost+0xf2>
        break;
 8007b48:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8007b4a:	69bb      	ldr	r3, [r7, #24]
 8007b4c:	3301      	adds	r3, #1
 8007b4e:	61bb      	str	r3, [r7, #24]
 8007b50:	69bb      	ldr	r3, [r7, #24]
 8007b52:	2b0f      	cmp	r3, #15
 8007b54:	d9c7      	bls.n	8007ae6 <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 8007b56:	697b      	ldr	r3, [r7, #20]
 8007b58:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007b5c:	461a      	mov	r2, r3
 8007b5e:	f04f 33ff 	mov.w	r3, #4294967295
 8007b62:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	f04f 32ff 	mov.w	r2, #4294967295
 8007b6a:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 8007b6c:	6878      	ldr	r0, [r7, #4]
 8007b6e:	f7ff f880 	bl	8006c72 <USB_EnableGlobalInt>

  return ret;
 8007b72:	7ffb      	ldrb	r3, [r7, #31]
}
 8007b74:	4618      	mov	r0, r3
 8007b76:	3720      	adds	r7, #32
 8007b78:	46bd      	mov	sp, r7
 8007b7a:	bd80      	pop	{r7, pc}

08007b7c <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 8007b7c:	b590      	push	{r4, r7, lr}
 8007b7e:	b089      	sub	sp, #36	; 0x24
 8007b80:	af04      	add	r7, sp, #16
 8007b82:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 8007b84:	2301      	movs	r3, #1
 8007b86:	2202      	movs	r2, #2
 8007b88:	2102      	movs	r1, #2
 8007b8a:	6878      	ldr	r0, [r7, #4]
 8007b8c:	f000 fcb8 	bl	8008500 <USBH_FindInterface>
 8007b90:	4603      	mov	r3, r0
 8007b92:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8007b94:	7bfb      	ldrb	r3, [r7, #15]
 8007b96:	2bff      	cmp	r3, #255	; 0xff
 8007b98:	d002      	beq.n	8007ba0 <USBH_CDC_InterfaceInit+0x24>
 8007b9a:	7bfb      	ldrb	r3, [r7, #15]
 8007b9c:	2b01      	cmp	r3, #1
 8007b9e:	d901      	bls.n	8007ba4 <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8007ba0:	2302      	movs	r3, #2
 8007ba2:	e13d      	b.n	8007e20 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 8007ba4:	7bfb      	ldrb	r3, [r7, #15]
 8007ba6:	4619      	mov	r1, r3
 8007ba8:	6878      	ldr	r0, [r7, #4]
 8007baa:	f000 fc8d 	bl	80084c8 <USBH_SelectInterface>
 8007bae:	4603      	mov	r3, r0
 8007bb0:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 8007bb2:	7bbb      	ldrb	r3, [r7, #14]
 8007bb4:	2b00      	cmp	r3, #0
 8007bb6:	d001      	beq.n	8007bbc <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 8007bb8:	2302      	movs	r3, #2
 8007bba:	e131      	b.n	8007e20 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	f8d3 437c 	ldr.w	r4, [r3, #892]	; 0x37c
 8007bc2:	2050      	movs	r0, #80	; 0x50
 8007bc4:	f004 ffe8 	bl	800cb98 <malloc>
 8007bc8:	4603      	mov	r3, r0
 8007bca:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8007bd2:	69db      	ldr	r3, [r3, #28]
 8007bd4:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 8007bd6:	68bb      	ldr	r3, [r7, #8]
 8007bd8:	2b00      	cmp	r3, #0
 8007bda:	d101      	bne.n	8007be0 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 8007bdc:	2302      	movs	r3, #2
 8007bde:	e11f      	b.n	8007e20 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 8007be0:	2250      	movs	r2, #80	; 0x50
 8007be2:	2100      	movs	r1, #0
 8007be4:	68b8      	ldr	r0, [r7, #8]
 8007be6:	f004 fff5 	bl	800cbd4 <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 8007bea:	7bfb      	ldrb	r3, [r7, #15]
 8007bec:	687a      	ldr	r2, [r7, #4]
 8007bee:	211a      	movs	r1, #26
 8007bf0:	fb01 f303 	mul.w	r3, r1, r3
 8007bf4:	4413      	add	r3, r2
 8007bf6:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8007bfa:	781b      	ldrb	r3, [r3, #0]
 8007bfc:	b25b      	sxtb	r3, r3
 8007bfe:	2b00      	cmp	r3, #0
 8007c00:	da15      	bge.n	8007c2e <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8007c02:	7bfb      	ldrb	r3, [r7, #15]
 8007c04:	687a      	ldr	r2, [r7, #4]
 8007c06:	211a      	movs	r1, #26
 8007c08:	fb01 f303 	mul.w	r3, r1, r3
 8007c0c:	4413      	add	r3, r2
 8007c0e:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8007c12:	781a      	ldrb	r2, [r3, #0]
 8007c14:	68bb      	ldr	r3, [r7, #8]
 8007c16:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8007c18:	7bfb      	ldrb	r3, [r7, #15]
 8007c1a:	687a      	ldr	r2, [r7, #4]
 8007c1c:	211a      	movs	r1, #26
 8007c1e:	fb01 f303 	mul.w	r3, r1, r3
 8007c22:	4413      	add	r3, r2
 8007c24:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8007c28:	881a      	ldrh	r2, [r3, #0]
 8007c2a:	68bb      	ldr	r3, [r7, #8]
 8007c2c:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 8007c2e:	68bb      	ldr	r3, [r7, #8]
 8007c30:	785b      	ldrb	r3, [r3, #1]
 8007c32:	4619      	mov	r1, r3
 8007c34:	6878      	ldr	r0, [r7, #4]
 8007c36:	f002 f988 	bl	8009f4a <USBH_AllocPipe>
 8007c3a:	4603      	mov	r3, r0
 8007c3c:	461a      	mov	r2, r3
 8007c3e:	68bb      	ldr	r3, [r7, #8]
 8007c40:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 8007c42:	68bb      	ldr	r3, [r7, #8]
 8007c44:	7819      	ldrb	r1, [r3, #0]
 8007c46:	68bb      	ldr	r3, [r7, #8]
 8007c48:	7858      	ldrb	r0, [r3, #1]
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8007c56:	68ba      	ldr	r2, [r7, #8]
 8007c58:	8952      	ldrh	r2, [r2, #10]
 8007c5a:	9202      	str	r2, [sp, #8]
 8007c5c:	2203      	movs	r2, #3
 8007c5e:	9201      	str	r2, [sp, #4]
 8007c60:	9300      	str	r3, [sp, #0]
 8007c62:	4623      	mov	r3, r4
 8007c64:	4602      	mov	r2, r0
 8007c66:	6878      	ldr	r0, [r7, #4]
 8007c68:	f002 f940 	bl	8009eec <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 8007c6c:	68bb      	ldr	r3, [r7, #8]
 8007c6e:	781b      	ldrb	r3, [r3, #0]
 8007c70:	2200      	movs	r2, #0
 8007c72:	4619      	mov	r1, r3
 8007c74:	6878      	ldr	r0, [r7, #4]
 8007c76:	f004 fedf 	bl	800ca38 <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 8007c7a:	2300      	movs	r3, #0
 8007c7c:	2200      	movs	r2, #0
 8007c7e:	210a      	movs	r1, #10
 8007c80:	6878      	ldr	r0, [r7, #4]
 8007c82:	f000 fc3d 	bl	8008500 <USBH_FindInterface>
 8007c86:	4603      	mov	r3, r0
 8007c88:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8007c8a:	7bfb      	ldrb	r3, [r7, #15]
 8007c8c:	2bff      	cmp	r3, #255	; 0xff
 8007c8e:	d002      	beq.n	8007c96 <USBH_CDC_InterfaceInit+0x11a>
 8007c90:	7bfb      	ldrb	r3, [r7, #15]
 8007c92:	2b01      	cmp	r3, #1
 8007c94:	d901      	bls.n	8007c9a <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8007c96:	2302      	movs	r3, #2
 8007c98:	e0c2      	b.n	8007e20 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 8007c9a:	7bfb      	ldrb	r3, [r7, #15]
 8007c9c:	687a      	ldr	r2, [r7, #4]
 8007c9e:	211a      	movs	r1, #26
 8007ca0:	fb01 f303 	mul.w	r3, r1, r3
 8007ca4:	4413      	add	r3, r2
 8007ca6:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8007caa:	781b      	ldrb	r3, [r3, #0]
 8007cac:	b25b      	sxtb	r3, r3
 8007cae:	2b00      	cmp	r3, #0
 8007cb0:	da16      	bge.n	8007ce0 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8007cb2:	7bfb      	ldrb	r3, [r7, #15]
 8007cb4:	687a      	ldr	r2, [r7, #4]
 8007cb6:	211a      	movs	r1, #26
 8007cb8:	fb01 f303 	mul.w	r3, r1, r3
 8007cbc:	4413      	add	r3, r2
 8007cbe:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8007cc2:	781a      	ldrb	r2, [r3, #0]
 8007cc4:	68bb      	ldr	r3, [r7, #8]
 8007cc6:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8007cc8:	7bfb      	ldrb	r3, [r7, #15]
 8007cca:	687a      	ldr	r2, [r7, #4]
 8007ccc:	211a      	movs	r1, #26
 8007cce:	fb01 f303 	mul.w	r3, r1, r3
 8007cd2:	4413      	add	r3, r2
 8007cd4:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8007cd8:	881a      	ldrh	r2, [r3, #0]
 8007cda:	68bb      	ldr	r3, [r7, #8]
 8007cdc:	835a      	strh	r2, [r3, #26]
 8007cde:	e015      	b.n	8007d0c <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8007ce0:	7bfb      	ldrb	r3, [r7, #15]
 8007ce2:	687a      	ldr	r2, [r7, #4]
 8007ce4:	211a      	movs	r1, #26
 8007ce6:	fb01 f303 	mul.w	r3, r1, r3
 8007cea:	4413      	add	r3, r2
 8007cec:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8007cf0:	781a      	ldrb	r2, [r3, #0]
 8007cf2:	68bb      	ldr	r3, [r7, #8]
 8007cf4:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8007cf6:	7bfb      	ldrb	r3, [r7, #15]
 8007cf8:	687a      	ldr	r2, [r7, #4]
 8007cfa:	211a      	movs	r1, #26
 8007cfc:	fb01 f303 	mul.w	r3, r1, r3
 8007d00:	4413      	add	r3, r2
 8007d02:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8007d06:	881a      	ldrh	r2, [r3, #0]
 8007d08:	68bb      	ldr	r3, [r7, #8]
 8007d0a:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 8007d0c:	7bfb      	ldrb	r3, [r7, #15]
 8007d0e:	687a      	ldr	r2, [r7, #4]
 8007d10:	211a      	movs	r1, #26
 8007d12:	fb01 f303 	mul.w	r3, r1, r3
 8007d16:	4413      	add	r3, r2
 8007d18:	f203 3356 	addw	r3, r3, #854	; 0x356
 8007d1c:	781b      	ldrb	r3, [r3, #0]
 8007d1e:	b25b      	sxtb	r3, r3
 8007d20:	2b00      	cmp	r3, #0
 8007d22:	da16      	bge.n	8007d52 <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8007d24:	7bfb      	ldrb	r3, [r7, #15]
 8007d26:	687a      	ldr	r2, [r7, #4]
 8007d28:	211a      	movs	r1, #26
 8007d2a:	fb01 f303 	mul.w	r3, r1, r3
 8007d2e:	4413      	add	r3, r2
 8007d30:	f203 3356 	addw	r3, r3, #854	; 0x356
 8007d34:	781a      	ldrb	r2, [r3, #0]
 8007d36:	68bb      	ldr	r3, [r7, #8]
 8007d38:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8007d3a:	7bfb      	ldrb	r3, [r7, #15]
 8007d3c:	687a      	ldr	r2, [r7, #4]
 8007d3e:	211a      	movs	r1, #26
 8007d40:	fb01 f303 	mul.w	r3, r1, r3
 8007d44:	4413      	add	r3, r2
 8007d46:	f503 7356 	add.w	r3, r3, #856	; 0x358
 8007d4a:	881a      	ldrh	r2, [r3, #0]
 8007d4c:	68bb      	ldr	r3, [r7, #8]
 8007d4e:	835a      	strh	r2, [r3, #26]
 8007d50:	e015      	b.n	8007d7e <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8007d52:	7bfb      	ldrb	r3, [r7, #15]
 8007d54:	687a      	ldr	r2, [r7, #4]
 8007d56:	211a      	movs	r1, #26
 8007d58:	fb01 f303 	mul.w	r3, r1, r3
 8007d5c:	4413      	add	r3, r2
 8007d5e:	f203 3356 	addw	r3, r3, #854	; 0x356
 8007d62:	781a      	ldrb	r2, [r3, #0]
 8007d64:	68bb      	ldr	r3, [r7, #8]
 8007d66:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8007d68:	7bfb      	ldrb	r3, [r7, #15]
 8007d6a:	687a      	ldr	r2, [r7, #4]
 8007d6c:	211a      	movs	r1, #26
 8007d6e:	fb01 f303 	mul.w	r3, r1, r3
 8007d72:	4413      	add	r3, r2
 8007d74:	f503 7356 	add.w	r3, r3, #856	; 0x358
 8007d78:	881a      	ldrh	r2, [r3, #0]
 8007d7a:	68bb      	ldr	r3, [r7, #8]
 8007d7c:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 8007d7e:	68bb      	ldr	r3, [r7, #8]
 8007d80:	7b9b      	ldrb	r3, [r3, #14]
 8007d82:	4619      	mov	r1, r3
 8007d84:	6878      	ldr	r0, [r7, #4]
 8007d86:	f002 f8e0 	bl	8009f4a <USBH_AllocPipe>
 8007d8a:	4603      	mov	r3, r0
 8007d8c:	461a      	mov	r2, r3
 8007d8e:	68bb      	ldr	r3, [r7, #8]
 8007d90:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 8007d92:	68bb      	ldr	r3, [r7, #8]
 8007d94:	7bdb      	ldrb	r3, [r3, #15]
 8007d96:	4619      	mov	r1, r3
 8007d98:	6878      	ldr	r0, [r7, #4]
 8007d9a:	f002 f8d6 	bl	8009f4a <USBH_AllocPipe>
 8007d9e:	4603      	mov	r3, r0
 8007da0:	461a      	mov	r2, r3
 8007da2:	68bb      	ldr	r3, [r7, #8]
 8007da4:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 8007da6:	68bb      	ldr	r3, [r7, #8]
 8007da8:	7b59      	ldrb	r1, [r3, #13]
 8007daa:	68bb      	ldr	r3, [r7, #8]
 8007dac:	7b98      	ldrb	r0, [r3, #14]
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8007dba:	68ba      	ldr	r2, [r7, #8]
 8007dbc:	8b12      	ldrh	r2, [r2, #24]
 8007dbe:	9202      	str	r2, [sp, #8]
 8007dc0:	2202      	movs	r2, #2
 8007dc2:	9201      	str	r2, [sp, #4]
 8007dc4:	9300      	str	r3, [sp, #0]
 8007dc6:	4623      	mov	r3, r4
 8007dc8:	4602      	mov	r2, r0
 8007dca:	6878      	ldr	r0, [r7, #4]
 8007dcc:	f002 f88e 	bl	8009eec <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 8007dd0:	68bb      	ldr	r3, [r7, #8]
 8007dd2:	7b19      	ldrb	r1, [r3, #12]
 8007dd4:	68bb      	ldr	r3, [r7, #8]
 8007dd6:	7bd8      	ldrb	r0, [r3, #15]
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8007de4:	68ba      	ldr	r2, [r7, #8]
 8007de6:	8b52      	ldrh	r2, [r2, #26]
 8007de8:	9202      	str	r2, [sp, #8]
 8007dea:	2202      	movs	r2, #2
 8007dec:	9201      	str	r2, [sp, #4]
 8007dee:	9300      	str	r3, [sp, #0]
 8007df0:	4623      	mov	r3, r4
 8007df2:	4602      	mov	r2, r0
 8007df4:	6878      	ldr	r0, [r7, #4]
 8007df6:	f002 f879 	bl	8009eec <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 8007dfa:	68bb      	ldr	r3, [r7, #8]
 8007dfc:	2200      	movs	r2, #0
 8007dfe:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 8007e02:	68bb      	ldr	r3, [r7, #8]
 8007e04:	7b5b      	ldrb	r3, [r3, #13]
 8007e06:	2200      	movs	r2, #0
 8007e08:	4619      	mov	r1, r3
 8007e0a:	6878      	ldr	r0, [r7, #4]
 8007e0c:	f004 fe14 	bl	800ca38 <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 8007e10:	68bb      	ldr	r3, [r7, #8]
 8007e12:	7b1b      	ldrb	r3, [r3, #12]
 8007e14:	2200      	movs	r2, #0
 8007e16:	4619      	mov	r1, r3
 8007e18:	6878      	ldr	r0, [r7, #4]
 8007e1a:	f004 fe0d 	bl	800ca38 <USBH_LL_SetToggle>

  return USBH_OK;
 8007e1e:	2300      	movs	r3, #0
}
 8007e20:	4618      	mov	r0, r3
 8007e22:	3714      	adds	r7, #20
 8007e24:	46bd      	mov	sp, r7
 8007e26:	bd90      	pop	{r4, r7, pc}

08007e28 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 8007e28:	b580      	push	{r7, lr}
 8007e2a:	b084      	sub	sp, #16
 8007e2c:	af00      	add	r7, sp, #0
 8007e2e:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8007e36:	69db      	ldr	r3, [r3, #28]
 8007e38:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 8007e3a:	68fb      	ldr	r3, [r7, #12]
 8007e3c:	781b      	ldrb	r3, [r3, #0]
 8007e3e:	2b00      	cmp	r3, #0
 8007e40:	d00e      	beq.n	8007e60 <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8007e42:	68fb      	ldr	r3, [r7, #12]
 8007e44:	781b      	ldrb	r3, [r3, #0]
 8007e46:	4619      	mov	r1, r3
 8007e48:	6878      	ldr	r0, [r7, #4]
 8007e4a:	f002 f86e 	bl	8009f2a <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8007e4e:	68fb      	ldr	r3, [r7, #12]
 8007e50:	781b      	ldrb	r3, [r3, #0]
 8007e52:	4619      	mov	r1, r3
 8007e54:	6878      	ldr	r0, [r7, #4]
 8007e56:	f002 f899 	bl	8009f8c <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 8007e5a:	68fb      	ldr	r3, [r7, #12]
 8007e5c:	2200      	movs	r2, #0
 8007e5e:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 8007e60:	68fb      	ldr	r3, [r7, #12]
 8007e62:	7b1b      	ldrb	r3, [r3, #12]
 8007e64:	2b00      	cmp	r3, #0
 8007e66:	d00e      	beq.n	8007e86 <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 8007e68:	68fb      	ldr	r3, [r7, #12]
 8007e6a:	7b1b      	ldrb	r3, [r3, #12]
 8007e6c:	4619      	mov	r1, r3
 8007e6e:	6878      	ldr	r0, [r7, #4]
 8007e70:	f002 f85b 	bl	8009f2a <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 8007e74:	68fb      	ldr	r3, [r7, #12]
 8007e76:	7b1b      	ldrb	r3, [r3, #12]
 8007e78:	4619      	mov	r1, r3
 8007e7a:	6878      	ldr	r0, [r7, #4]
 8007e7c:	f002 f886 	bl	8009f8c <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	2200      	movs	r2, #0
 8007e84:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 8007e86:	68fb      	ldr	r3, [r7, #12]
 8007e88:	7b5b      	ldrb	r3, [r3, #13]
 8007e8a:	2b00      	cmp	r3, #0
 8007e8c:	d00e      	beq.n	8007eac <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 8007e8e:	68fb      	ldr	r3, [r7, #12]
 8007e90:	7b5b      	ldrb	r3, [r3, #13]
 8007e92:	4619      	mov	r1, r3
 8007e94:	6878      	ldr	r0, [r7, #4]
 8007e96:	f002 f848 	bl	8009f2a <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 8007e9a:	68fb      	ldr	r3, [r7, #12]
 8007e9c:	7b5b      	ldrb	r3, [r3, #13]
 8007e9e:	4619      	mov	r1, r3
 8007ea0:	6878      	ldr	r0, [r7, #4]
 8007ea2:	f002 f873 	bl	8009f8c <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 8007ea6:	68fb      	ldr	r3, [r7, #12]
 8007ea8:	2200      	movs	r2, #0
 8007eaa:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8007eb2:	69db      	ldr	r3, [r3, #28]
 8007eb4:	2b00      	cmp	r3, #0
 8007eb6:	d00b      	beq.n	8007ed0 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8007ebe:	69db      	ldr	r3, [r3, #28]
 8007ec0:	4618      	mov	r0, r3
 8007ec2:	f004 fe71 	bl	800cba8 <free>
    phost->pActiveClass->pData = 0U;
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8007ecc:	2200      	movs	r2, #0
 8007ece:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 8007ed0:	2300      	movs	r3, #0
}
 8007ed2:	4618      	mov	r0, r3
 8007ed4:	3710      	adds	r7, #16
 8007ed6:	46bd      	mov	sp, r7
 8007ed8:	bd80      	pop	{r7, pc}

08007eda <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 8007eda:	b580      	push	{r7, lr}
 8007edc:	b084      	sub	sp, #16
 8007ede:	af00      	add	r7, sp, #0
 8007ee0:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8007ee8:	69db      	ldr	r3, [r3, #28]
 8007eea:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 8007eec:	68fb      	ldr	r3, [r7, #12]
 8007eee:	3340      	adds	r3, #64	; 0x40
 8007ef0:	4619      	mov	r1, r3
 8007ef2:	6878      	ldr	r0, [r7, #4]
 8007ef4:	f000 f8b1 	bl	800805a <GetLineCoding>
 8007ef8:	4603      	mov	r3, r0
 8007efa:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 8007efc:	7afb      	ldrb	r3, [r7, #11]
 8007efe:	2b00      	cmp	r3, #0
 8007f00:	d105      	bne.n	8007f0e <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8007f08:	2102      	movs	r1, #2
 8007f0a:	6878      	ldr	r0, [r7, #4]
 8007f0c:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 8007f0e:	7afb      	ldrb	r3, [r7, #11]
}
 8007f10:	4618      	mov	r0, r3
 8007f12:	3710      	adds	r7, #16
 8007f14:	46bd      	mov	sp, r7
 8007f16:	bd80      	pop	{r7, pc}

08007f18 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 8007f18:	b580      	push	{r7, lr}
 8007f1a:	b084      	sub	sp, #16
 8007f1c:	af00      	add	r7, sp, #0
 8007f1e:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 8007f20:	2301      	movs	r3, #1
 8007f22:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 8007f24:	2300      	movs	r3, #0
 8007f26:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8007f2e:	69db      	ldr	r3, [r3, #28]
 8007f30:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 8007f32:	68bb      	ldr	r3, [r7, #8]
 8007f34:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8007f38:	2b04      	cmp	r3, #4
 8007f3a:	d877      	bhi.n	800802c <USBH_CDC_Process+0x114>
 8007f3c:	a201      	add	r2, pc, #4	; (adr r2, 8007f44 <USBH_CDC_Process+0x2c>)
 8007f3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f42:	bf00      	nop
 8007f44:	08007f59 	.word	0x08007f59
 8007f48:	08007f5f 	.word	0x08007f5f
 8007f4c:	08007f8f 	.word	0x08007f8f
 8007f50:	08008003 	.word	0x08008003
 8007f54:	08008011 	.word	0x08008011
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 8007f58:	2300      	movs	r3, #0
 8007f5a:	73fb      	strb	r3, [r7, #15]
      break;
 8007f5c:	e06d      	b.n	800803a <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 8007f5e:	68bb      	ldr	r3, [r7, #8]
 8007f60:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007f62:	4619      	mov	r1, r3
 8007f64:	6878      	ldr	r0, [r7, #4]
 8007f66:	f000 f897 	bl	8008098 <SetLineCoding>
 8007f6a:	4603      	mov	r3, r0
 8007f6c:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8007f6e:	7bbb      	ldrb	r3, [r7, #14]
 8007f70:	2b00      	cmp	r3, #0
 8007f72:	d104      	bne.n	8007f7e <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 8007f74:	68bb      	ldr	r3, [r7, #8]
 8007f76:	2202      	movs	r2, #2
 8007f78:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8007f7c:	e058      	b.n	8008030 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 8007f7e:	7bbb      	ldrb	r3, [r7, #14]
 8007f80:	2b01      	cmp	r3, #1
 8007f82:	d055      	beq.n	8008030 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 8007f84:	68bb      	ldr	r3, [r7, #8]
 8007f86:	2204      	movs	r2, #4
 8007f88:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 8007f8c:	e050      	b.n	8008030 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 8007f8e:	68bb      	ldr	r3, [r7, #8]
 8007f90:	3340      	adds	r3, #64	; 0x40
 8007f92:	4619      	mov	r1, r3
 8007f94:	6878      	ldr	r0, [r7, #4]
 8007f96:	f000 f860 	bl	800805a <GetLineCoding>
 8007f9a:	4603      	mov	r3, r0
 8007f9c:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8007f9e:	7bbb      	ldrb	r3, [r7, #14]
 8007fa0:	2b00      	cmp	r3, #0
 8007fa2:	d126      	bne.n	8007ff2 <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 8007fa4:	68bb      	ldr	r3, [r7, #8]
 8007fa6:	2200      	movs	r2, #0
 8007fa8:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8007fac:	68bb      	ldr	r3, [r7, #8]
 8007fae:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 8007fb2:	68bb      	ldr	r3, [r7, #8]
 8007fb4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007fb6:	791b      	ldrb	r3, [r3, #4]
 8007fb8:	429a      	cmp	r2, r3
 8007fba:	d13b      	bne.n	8008034 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8007fbc:	68bb      	ldr	r3, [r7, #8]
 8007fbe:	f893 2046 	ldrb.w	r2, [r3, #70]	; 0x46
 8007fc2:	68bb      	ldr	r3, [r7, #8]
 8007fc4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007fc6:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8007fc8:	429a      	cmp	r2, r3
 8007fca:	d133      	bne.n	8008034 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8007fcc:	68bb      	ldr	r3, [r7, #8]
 8007fce:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
 8007fd2:	68bb      	ldr	r3, [r7, #8]
 8007fd4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007fd6:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8007fd8:	429a      	cmp	r2, r3
 8007fda:	d12b      	bne.n	8008034 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 8007fdc:	68bb      	ldr	r3, [r7, #8]
 8007fde:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007fe0:	68bb      	ldr	r3, [r7, #8]
 8007fe2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007fe4:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8007fe6:	429a      	cmp	r2, r3
 8007fe8:	d124      	bne.n	8008034 <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 8007fea:	6878      	ldr	r0, [r7, #4]
 8007fec:	f000 f982 	bl	80082f4 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8007ff0:	e020      	b.n	8008034 <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 8007ff2:	7bbb      	ldrb	r3, [r7, #14]
 8007ff4:	2b01      	cmp	r3, #1
 8007ff6:	d01d      	beq.n	8008034 <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 8007ff8:	68bb      	ldr	r3, [r7, #8]
 8007ffa:	2204      	movs	r2, #4
 8007ffc:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 8008000:	e018      	b.n	8008034 <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 8008002:	6878      	ldr	r0, [r7, #4]
 8008004:	f000 f867 	bl	80080d6 <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 8008008:	6878      	ldr	r0, [r7, #4]
 800800a:	f000 f8f6 	bl	80081fa <CDC_ProcessReception>
      break;
 800800e:	e014      	b.n	800803a <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 8008010:	2100      	movs	r1, #0
 8008012:	6878      	ldr	r0, [r7, #4]
 8008014:	f001 f95b 	bl	80092ce <USBH_ClrFeature>
 8008018:	4603      	mov	r3, r0
 800801a:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800801c:	7bbb      	ldrb	r3, [r7, #14]
 800801e:	2b00      	cmp	r3, #0
 8008020:	d10a      	bne.n	8008038 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 8008022:	68bb      	ldr	r3, [r7, #8]
 8008024:	2200      	movs	r2, #0
 8008026:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      }
      break;
 800802a:	e005      	b.n	8008038 <USBH_CDC_Process+0x120>

    default:
      break;
 800802c:	bf00      	nop
 800802e:	e004      	b.n	800803a <USBH_CDC_Process+0x122>
      break;
 8008030:	bf00      	nop
 8008032:	e002      	b.n	800803a <USBH_CDC_Process+0x122>
      break;
 8008034:	bf00      	nop
 8008036:	e000      	b.n	800803a <USBH_CDC_Process+0x122>
      break;
 8008038:	bf00      	nop

  }

  return status;
 800803a:	7bfb      	ldrb	r3, [r7, #15]
}
 800803c:	4618      	mov	r0, r3
 800803e:	3710      	adds	r7, #16
 8008040:	46bd      	mov	sp, r7
 8008042:	bd80      	pop	{r7, pc}

08008044 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 8008044:	b480      	push	{r7}
 8008046:	b083      	sub	sp, #12
 8008048:	af00      	add	r7, sp, #0
 800804a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 800804c:	2300      	movs	r3, #0
}
 800804e:	4618      	mov	r0, r3
 8008050:	370c      	adds	r7, #12
 8008052:	46bd      	mov	sp, r7
 8008054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008058:	4770      	bx	lr

0800805a <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 800805a:	b580      	push	{r7, lr}
 800805c:	b082      	sub	sp, #8
 800805e:	af00      	add	r7, sp, #0
 8008060:	6078      	str	r0, [r7, #4]
 8008062:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	22a1      	movs	r2, #161	; 0xa1
 8008068:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	2221      	movs	r2, #33	; 0x21
 800806e:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	2200      	movs	r2, #0
 8008074:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	2200      	movs	r2, #0
 800807a:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	2207      	movs	r2, #7
 8008080:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8008082:	683b      	ldr	r3, [r7, #0]
 8008084:	2207      	movs	r2, #7
 8008086:	4619      	mov	r1, r3
 8008088:	6878      	ldr	r0, [r7, #4]
 800808a:	f001 fbed 	bl	8009868 <USBH_CtlReq>
 800808e:	4603      	mov	r3, r0
}
 8008090:	4618      	mov	r0, r3
 8008092:	3708      	adds	r7, #8
 8008094:	46bd      	mov	sp, r7
 8008096:	bd80      	pop	{r7, pc}

08008098 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 8008098:	b580      	push	{r7, lr}
 800809a:	b082      	sub	sp, #8
 800809c:	af00      	add	r7, sp, #0
 800809e:	6078      	str	r0, [r7, #4]
 80080a0:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	2221      	movs	r2, #33	; 0x21
 80080a6:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	2220      	movs	r2, #32
 80080ac:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	2200      	movs	r2, #0
 80080b2:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	2200      	movs	r2, #0
 80080b8:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	2207      	movs	r2, #7
 80080be:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 80080c0:	683b      	ldr	r3, [r7, #0]
 80080c2:	2207      	movs	r2, #7
 80080c4:	4619      	mov	r1, r3
 80080c6:	6878      	ldr	r0, [r7, #4]
 80080c8:	f001 fbce 	bl	8009868 <USBH_CtlReq>
 80080cc:	4603      	mov	r3, r0
}
 80080ce:	4618      	mov	r0, r3
 80080d0:	3708      	adds	r7, #8
 80080d2:	46bd      	mov	sp, r7
 80080d4:	bd80      	pop	{r7, pc}

080080d6 <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 80080d6:	b580      	push	{r7, lr}
 80080d8:	b086      	sub	sp, #24
 80080da:	af02      	add	r7, sp, #8
 80080dc:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80080e4:	69db      	ldr	r3, [r3, #28]
 80080e6:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 80080e8:	2300      	movs	r3, #0
 80080ea:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 80080ec:	68fb      	ldr	r3, [r7, #12]
 80080ee:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 80080f2:	2b01      	cmp	r3, #1
 80080f4:	d002      	beq.n	80080fc <CDC_ProcessTransmission+0x26>
 80080f6:	2b02      	cmp	r3, #2
 80080f8:	d023      	beq.n	8008142 <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 80080fa:	e07a      	b.n	80081f2 <CDC_ProcessTransmission+0x11c>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 80080fc:	68fb      	ldr	r3, [r7, #12]
 80080fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008100:	68fa      	ldr	r2, [r7, #12]
 8008102:	8b12      	ldrh	r2, [r2, #24]
 8008104:	4293      	cmp	r3, r2
 8008106:	d90b      	bls.n	8008120 <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 8008108:	68fb      	ldr	r3, [r7, #12]
 800810a:	69d9      	ldr	r1, [r3, #28]
 800810c:	68fb      	ldr	r3, [r7, #12]
 800810e:	8b1a      	ldrh	r2, [r3, #24]
 8008110:	68fb      	ldr	r3, [r7, #12]
 8008112:	7b5b      	ldrb	r3, [r3, #13]
 8008114:	2001      	movs	r0, #1
 8008116:	9000      	str	r0, [sp, #0]
 8008118:	6878      	ldr	r0, [r7, #4]
 800811a:	f001 fea4 	bl	8009e66 <USBH_BulkSendData>
 800811e:	e00b      	b.n	8008138 <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 8008120:	68fb      	ldr	r3, [r7, #12]
 8008122:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 8008124:	68fb      	ldr	r3, [r7, #12]
 8008126:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        (void)USBH_BulkSendData(phost,
 8008128:	b29a      	uxth	r2, r3
 800812a:	68fb      	ldr	r3, [r7, #12]
 800812c:	7b5b      	ldrb	r3, [r3, #13]
 800812e:	2001      	movs	r0, #1
 8008130:	9000      	str	r0, [sp, #0]
 8008132:	6878      	ldr	r0, [r7, #4]
 8008134:	f001 fe97 	bl	8009e66 <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 8008138:	68fb      	ldr	r3, [r7, #12]
 800813a:	2202      	movs	r2, #2
 800813c:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 8008140:	e057      	b.n	80081f2 <CDC_ProcessTransmission+0x11c>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 8008142:	68fb      	ldr	r3, [r7, #12]
 8008144:	7b5b      	ldrb	r3, [r3, #13]
 8008146:	4619      	mov	r1, r3
 8008148:	6878      	ldr	r0, [r7, #4]
 800814a:	f004 fc4b 	bl	800c9e4 <USBH_LL_GetURBState>
 800814e:	4603      	mov	r3, r0
 8008150:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 8008152:	7afb      	ldrb	r3, [r7, #11]
 8008154:	2b01      	cmp	r3, #1
 8008156:	d136      	bne.n	80081c6 <CDC_ProcessTransmission+0xf0>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800815c:	68fa      	ldr	r2, [r7, #12]
 800815e:	8b12      	ldrh	r2, [r2, #24]
 8008160:	4293      	cmp	r3, r2
 8008162:	d90e      	bls.n	8008182 <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 8008164:	68fb      	ldr	r3, [r7, #12]
 8008166:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008168:	68fa      	ldr	r2, [r7, #12]
 800816a:	8b12      	ldrh	r2, [r2, #24]
 800816c:	1a9a      	subs	r2, r3, r2
 800816e:	68fb      	ldr	r3, [r7, #12]
 8008170:	625a      	str	r2, [r3, #36]	; 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 8008172:	68fb      	ldr	r3, [r7, #12]
 8008174:	69db      	ldr	r3, [r3, #28]
 8008176:	68fa      	ldr	r2, [r7, #12]
 8008178:	8b12      	ldrh	r2, [r2, #24]
 800817a:	441a      	add	r2, r3
 800817c:	68fb      	ldr	r3, [r7, #12]
 800817e:	61da      	str	r2, [r3, #28]
 8008180:	e002      	b.n	8008188 <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 8008182:	68fb      	ldr	r3, [r7, #12]
 8008184:	2200      	movs	r2, #0
 8008186:	625a      	str	r2, [r3, #36]	; 0x24
        if (CDC_Handle->TxDataLength > 0U)
 8008188:	68fb      	ldr	r3, [r7, #12]
 800818a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800818c:	2b00      	cmp	r3, #0
 800818e:	d004      	beq.n	800819a <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8008190:	68fb      	ldr	r3, [r7, #12]
 8008192:	2201      	movs	r2, #1
 8008194:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
 8008198:	e006      	b.n	80081a8 <CDC_ProcessTransmission+0xd2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 800819a:	68fb      	ldr	r3, [r7, #12]
 800819c:	2200      	movs	r2, #0
 800819e:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
          USBH_CDC_TransmitCallback(phost);
 80081a2:	6878      	ldr	r0, [r7, #4]
 80081a4:	f000 f892 	bl	80082cc <USBH_CDC_TransmitCallback>
        phost->os_msg = (uint32_t)USBH_CLASS_EVENT;
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	2204      	movs	r2, #4
 80081ac:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 80081bc:	2200      	movs	r2, #0
 80081be:	4619      	mov	r1, r3
 80081c0:	f001 ffe0 	bl	800a184 <osMessagePut>
      break;
 80081c4:	e014      	b.n	80081f0 <CDC_ProcessTransmission+0x11a>
        if (URB_Status == USBH_URB_NOTREADY)
 80081c6:	7afb      	ldrb	r3, [r7, #11]
 80081c8:	2b02      	cmp	r3, #2
 80081ca:	d111      	bne.n	80081f0 <CDC_ProcessTransmission+0x11a>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 80081cc:	68fb      	ldr	r3, [r7, #12]
 80081ce:	2201      	movs	r2, #1
 80081d0:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
          phost->os_msg = (uint32_t)USBH_CLASS_EVENT;
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	2204      	movs	r2, #4
 80081d8:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
          (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 80081e8:	2200      	movs	r2, #0
 80081ea:	4619      	mov	r1, r3
 80081ec:	f001 ffca 	bl	800a184 <osMessagePut>
      break;
 80081f0:	bf00      	nop
  }
}
 80081f2:	bf00      	nop
 80081f4:	3710      	adds	r7, #16
 80081f6:	46bd      	mov	sp, r7
 80081f8:	bd80      	pop	{r7, pc}

080081fa <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 80081fa:	b580      	push	{r7, lr}
 80081fc:	b086      	sub	sp, #24
 80081fe:	af00      	add	r7, sp, #0
 8008200:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008208:	69db      	ldr	r3, [r3, #28]
 800820a:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800820c:	2300      	movs	r3, #0
 800820e:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 8008210:	697b      	ldr	r3, [r7, #20]
 8008212:	f893 304e 	ldrb.w	r3, [r3, #78]	; 0x4e
 8008216:	2b03      	cmp	r3, #3
 8008218:	d002      	beq.n	8008220 <CDC_ProcessReception+0x26>
 800821a:	2b04      	cmp	r3, #4
 800821c:	d00e      	beq.n	800823c <CDC_ProcessReception+0x42>
#endif
      }
      break;

    default:
      break;
 800821e:	e051      	b.n	80082c4 <CDC_ProcessReception+0xca>
      (void)USBH_BulkReceiveData(phost,
 8008220:	697b      	ldr	r3, [r7, #20]
 8008222:	6a19      	ldr	r1, [r3, #32]
 8008224:	697b      	ldr	r3, [r7, #20]
 8008226:	8b5a      	ldrh	r2, [r3, #26]
 8008228:	697b      	ldr	r3, [r7, #20]
 800822a:	7b1b      	ldrb	r3, [r3, #12]
 800822c:	6878      	ldr	r0, [r7, #4]
 800822e:	f001 fe3f 	bl	8009eb0 <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 8008232:	697b      	ldr	r3, [r7, #20]
 8008234:	2204      	movs	r2, #4
 8008236:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 800823a:	e043      	b.n	80082c4 <CDC_ProcessReception+0xca>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 800823c:	697b      	ldr	r3, [r7, #20]
 800823e:	7b1b      	ldrb	r3, [r3, #12]
 8008240:	4619      	mov	r1, r3
 8008242:	6878      	ldr	r0, [r7, #4]
 8008244:	f004 fbce 	bl	800c9e4 <USBH_LL_GetURBState>
 8008248:	4603      	mov	r3, r0
 800824a:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 800824c:	7cfb      	ldrb	r3, [r7, #19]
 800824e:	2b01      	cmp	r3, #1
 8008250:	d137      	bne.n	80082c2 <CDC_ProcessReception+0xc8>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 8008252:	697b      	ldr	r3, [r7, #20]
 8008254:	7b1b      	ldrb	r3, [r3, #12]
 8008256:	4619      	mov	r1, r3
 8008258:	6878      	ldr	r0, [r7, #4]
 800825a:	f004 fb31 	bl	800c8c0 <USBH_LL_GetLastXferSize>
 800825e:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length > CDC_Handle->DataItf.InEpSize))
 8008260:	697b      	ldr	r3, [r7, #20]
 8008262:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008264:	68fa      	ldr	r2, [r7, #12]
 8008266:	429a      	cmp	r2, r3
 8008268:	d016      	beq.n	8008298 <CDC_ProcessReception+0x9e>
 800826a:	697b      	ldr	r3, [r7, #20]
 800826c:	8b5b      	ldrh	r3, [r3, #26]
 800826e:	461a      	mov	r2, r3
 8008270:	68fb      	ldr	r3, [r7, #12]
 8008272:	4293      	cmp	r3, r2
 8008274:	d910      	bls.n	8008298 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length ;
 8008276:	697b      	ldr	r3, [r7, #20]
 8008278:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800827a:	68fb      	ldr	r3, [r7, #12]
 800827c:	1ad2      	subs	r2, r2, r3
 800827e:	697b      	ldr	r3, [r7, #20]
 8008280:	629a      	str	r2, [r3, #40]	; 0x28
          CDC_Handle->pRxData += length;
 8008282:	697b      	ldr	r3, [r7, #20]
 8008284:	6a1a      	ldr	r2, [r3, #32]
 8008286:	68fb      	ldr	r3, [r7, #12]
 8008288:	441a      	add	r2, r3
 800828a:	697b      	ldr	r3, [r7, #20]
 800828c:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 800828e:	697b      	ldr	r3, [r7, #20]
 8008290:	2203      	movs	r2, #3
 8008292:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
 8008296:	e006      	b.n	80082a6 <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 8008298:	697b      	ldr	r3, [r7, #20]
 800829a:	2200      	movs	r2, #0
 800829c:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
          USBH_CDC_ReceiveCallback(phost);
 80082a0:	6878      	ldr	r0, [r7, #4]
 80082a2:	f000 f81d 	bl	80082e0 <USBH_CDC_ReceiveCallback>
        phost->os_msg = (uint32_t)USBH_CLASS_EVENT;
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	2204      	movs	r2, #4
 80082aa:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 80082ba:	2200      	movs	r2, #0
 80082bc:	4619      	mov	r1, r3
 80082be:	f001 ff61 	bl	800a184 <osMessagePut>
      break;
 80082c2:	bf00      	nop
  }
}
 80082c4:	bf00      	nop
 80082c6:	3718      	adds	r7, #24
 80082c8:	46bd      	mov	sp, r7
 80082ca:	bd80      	pop	{r7, pc}

080082cc <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 80082cc:	b480      	push	{r7}
 80082ce:	b083      	sub	sp, #12
 80082d0:	af00      	add	r7, sp, #0
 80082d2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 80082d4:	bf00      	nop
 80082d6:	370c      	adds	r7, #12
 80082d8:	46bd      	mov	sp, r7
 80082da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082de:	4770      	bx	lr

080082e0 <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 80082e0:	b480      	push	{r7}
 80082e2:	b083      	sub	sp, #12
 80082e4:	af00      	add	r7, sp, #0
 80082e6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 80082e8:	bf00      	nop
 80082ea:	370c      	adds	r7, #12
 80082ec:	46bd      	mov	sp, r7
 80082ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082f2:	4770      	bx	lr

080082f4 <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 80082f4:	b480      	push	{r7}
 80082f6:	b083      	sub	sp, #12
 80082f8:	af00      	add	r7, sp, #0
 80082fa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 80082fc:	bf00      	nop
 80082fe:	370c      	adds	r7, #12
 8008300:	46bd      	mov	sp, r7
 8008302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008306:	4770      	bx	lr

08008308 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost,
                              void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                               uint8_t id), uint8_t id)
{
 8008308:	b5b0      	push	{r4, r5, r7, lr}
 800830a:	b090      	sub	sp, #64	; 0x40
 800830c:	af00      	add	r7, sp, #0
 800830e:	60f8      	str	r0, [r7, #12]
 8008310:	60b9      	str	r1, [r7, #8]
 8008312:	4613      	mov	r3, r2
 8008314:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 8008316:	68fb      	ldr	r3, [r7, #12]
 8008318:	2b00      	cmp	r3, #0
 800831a:	d101      	bne.n	8008320 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 800831c:	2302      	movs	r3, #2
 800831e:	e04d      	b.n	80083bc <USBH_Init+0xb4>
  }

  /* Set DRiver ID */
  phost->id = id;
 8008320:	68fb      	ldr	r3, [r7, #12]
 8008322:	79fa      	ldrb	r2, [r7, #7]
 8008324:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 8008328:	68fb      	ldr	r3, [r7, #12]
 800832a:	2200      	movs	r2, #0
 800832c:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
  phost->ClassNumber = 0U;
 8008330:	68fb      	ldr	r3, [r7, #12]
 8008332:	2200      	movs	r2, #0
 8008334:	f8c3 2380 	str.w	r2, [r3, #896]	; 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 8008338:	68f8      	ldr	r0, [r7, #12]
 800833a:	f000 f847 	bl	80083cc <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 800833e:	68fb      	ldr	r3, [r7, #12]
 8008340:	2200      	movs	r2, #0
 8008342:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
  phost->device.is_connected = 0U;
 8008346:	68fb      	ldr	r3, [r7, #12]
 8008348:	2200      	movs	r2, #0
 800834a:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 800834e:	68fb      	ldr	r3, [r7, #12]
 8008350:	2200      	movs	r2, #0
 8008352:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 8008356:	68fb      	ldr	r3, [r7, #12]
 8008358:	2200      	movs	r2, #0
 800835a:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 800835e:	68bb      	ldr	r3, [r7, #8]
 8008360:	2b00      	cmp	r3, #0
 8008362:	d003      	beq.n	800836c <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 8008364:	68fb      	ldr	r3, [r7, #12]
 8008366:	68ba      	ldr	r2, [r7, #8]
 8008368:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4

#if (USBH_USE_OS == 1U)
#if (osCMSIS < 0x20000U)

  /* Create USB Host Queue */
  osMessageQDef(USBH_Queue, MSGQUEUE_OBJECTS, uint16_t);
 800836c:	4b15      	ldr	r3, [pc, #84]	; (80083c4 <USBH_Init+0xbc>)
 800836e:	f107 0430 	add.w	r4, r7, #48	; 0x30
 8008372:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8008374:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  phost->os_event = osMessageCreate(osMessageQ(USBH_Queue), NULL);
 8008378:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800837c:	2100      	movs	r1, #0
 800837e:	4618      	mov	r0, r3
 8008380:	f001 fed7 	bl	800a132 <osMessageCreate>
 8008384:	4602      	mov	r2, r0
 8008386:	68fb      	ldr	r3, [r7, #12]
 8008388:	f8c3 23d8 	str.w	r2, [r3, #984]	; 0x3d8

  /* Create USB Host Task */
#if defined (USBH_PROCESS_STACK_SIZE)
  osThreadDef(USBH_Thread, USBH_Process_OS, USBH_PROCESS_PRIO, 0U, USBH_PROCESS_STACK_SIZE);
 800838c:	4b0e      	ldr	r3, [pc, #56]	; (80083c8 <USBH_Init+0xc0>)
 800838e:	f107 0414 	add.w	r4, r7, #20
 8008392:	461d      	mov	r5, r3
 8008394:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8008396:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8008398:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800839c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
#else
  osThreadDef(USBH_Thread, USBH_Process_OS, USBH_PROCESS_PRIO, 0U, 8U * configMINIMAL_STACK_SIZE);
#endif /* defined (USBH_PROCESS_STACK_SIZE) */

  phost->thread = osThreadCreate(osThread(USBH_Thread), phost);
 80083a0:	f107 0314 	add.w	r3, r7, #20
 80083a4:	68f9      	ldr	r1, [r7, #12]
 80083a6:	4618      	mov	r0, r3
 80083a8:	f001 fe63 	bl	800a072 <osThreadCreate>
 80083ac:	4602      	mov	r2, r0
 80083ae:	68fb      	ldr	r3, [r7, #12]
 80083b0:	f8c3 23dc 	str.w	r2, [r3, #988]	; 0x3dc

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 80083b4:	68f8      	ldr	r0, [r7, #12]
 80083b6:	f004 f9cf 	bl	800c758 <USBH_LL_Init>

  return USBH_OK;
 80083ba:	2300      	movs	r3, #0
}
 80083bc:	4618      	mov	r0, r3
 80083be:	3740      	adds	r7, #64	; 0x40
 80083c0:	46bd      	mov	sp, r7
 80083c2:	bdb0      	pop	{r4, r5, r7, pc}
 80083c4:	0800cfa8 	.word	0x0800cfa8
 80083c8:	0800cfb8 	.word	0x0800cfb8

080083cc <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 80083cc:	b480      	push	{r7}
 80083ce:	b085      	sub	sp, #20
 80083d0:	af00      	add	r7, sp, #0
 80083d2:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 80083d4:	2300      	movs	r3, #0
 80083d6:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 80083d8:	2300      	movs	r3, #0
 80083da:	60fb      	str	r3, [r7, #12]
 80083dc:	e009      	b.n	80083f2 <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 80083de:	687a      	ldr	r2, [r7, #4]
 80083e0:	68fb      	ldr	r3, [r7, #12]
 80083e2:	33e0      	adds	r3, #224	; 0xe0
 80083e4:	009b      	lsls	r3, r3, #2
 80083e6:	4413      	add	r3, r2
 80083e8:	2200      	movs	r2, #0
 80083ea:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 80083ec:	68fb      	ldr	r3, [r7, #12]
 80083ee:	3301      	adds	r3, #1
 80083f0:	60fb      	str	r3, [r7, #12]
 80083f2:	68fb      	ldr	r3, [r7, #12]
 80083f4:	2b0f      	cmp	r3, #15
 80083f6:	d9f2      	bls.n	80083de <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 80083f8:	2300      	movs	r3, #0
 80083fa:	60fb      	str	r3, [r7, #12]
 80083fc:	e009      	b.n	8008412 <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 80083fe:	687a      	ldr	r2, [r7, #4]
 8008400:	68fb      	ldr	r3, [r7, #12]
 8008402:	4413      	add	r3, r2
 8008404:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8008408:	2200      	movs	r2, #0
 800840a:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800840c:	68fb      	ldr	r3, [r7, #12]
 800840e:	3301      	adds	r3, #1
 8008410:	60fb      	str	r3, [r7, #12]
 8008412:	68fb      	ldr	r3, [r7, #12]
 8008414:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008418:	d3f1      	bcc.n	80083fe <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	2200      	movs	r2, #0
 800841e:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	2200      	movs	r2, #0
 8008424:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	2201      	movs	r2, #1
 800842a:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	2200      	movs	r2, #0
 8008430:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4

  phost->Control.state = CTRL_SETUP;
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	2201      	movs	r2, #1
 8008438:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	2240      	movs	r2, #64	; 0x40
 800843e:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	2200      	movs	r2, #0
 8008444:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	2200      	movs	r2, #0
 800844a:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	2201      	movs	r2, #1
 8008452:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
  phost->device.RstCnt = 0U;
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	2200      	movs	r2, #0
 800845a:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
  phost->device.EnumCnt = 0U;
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	2200      	movs	r2, #0
 8008462:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  return USBH_OK;
 8008466:	2300      	movs	r3, #0
}
 8008468:	4618      	mov	r0, r3
 800846a:	3714      	adds	r7, #20
 800846c:	46bd      	mov	sp, r7
 800846e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008472:	4770      	bx	lr

08008474 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 8008474:	b480      	push	{r7}
 8008476:	b085      	sub	sp, #20
 8008478:	af00      	add	r7, sp, #0
 800847a:	6078      	str	r0, [r7, #4]
 800847c:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 800847e:	2300      	movs	r3, #0
 8008480:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 8008482:	683b      	ldr	r3, [r7, #0]
 8008484:	2b00      	cmp	r3, #0
 8008486:	d016      	beq.n	80084b6 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 800848e:	2b00      	cmp	r3, #0
 8008490:	d10e      	bne.n	80084b0 <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 8008498:	1c59      	adds	r1, r3, #1
 800849a:	687a      	ldr	r2, [r7, #4]
 800849c:	f8c2 1380 	str.w	r1, [r2, #896]	; 0x380
 80084a0:	687a      	ldr	r2, [r7, #4]
 80084a2:	33de      	adds	r3, #222	; 0xde
 80084a4:	6839      	ldr	r1, [r7, #0]
 80084a6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 80084aa:	2300      	movs	r3, #0
 80084ac:	73fb      	strb	r3, [r7, #15]
 80084ae:	e004      	b.n	80084ba <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 80084b0:	2302      	movs	r3, #2
 80084b2:	73fb      	strb	r3, [r7, #15]
 80084b4:	e001      	b.n	80084ba <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 80084b6:	2302      	movs	r3, #2
 80084b8:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80084ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80084bc:	4618      	mov	r0, r3
 80084be:	3714      	adds	r7, #20
 80084c0:	46bd      	mov	sp, r7
 80084c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084c6:	4770      	bx	lr

080084c8 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 80084c8:	b480      	push	{r7}
 80084ca:	b085      	sub	sp, #20
 80084cc:	af00      	add	r7, sp, #0
 80084ce:	6078      	str	r0, [r7, #4]
 80084d0:	460b      	mov	r3, r1
 80084d2:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 80084d4:	2300      	movs	r3, #0
 80084d6:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	f893 333c 	ldrb.w	r3, [r3, #828]	; 0x33c
 80084de:	78fa      	ldrb	r2, [r7, #3]
 80084e0:	429a      	cmp	r2, r3
 80084e2:	d204      	bcs.n	80084ee <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	78fa      	ldrb	r2, [r7, #3]
 80084e8:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324
 80084ec:	e001      	b.n	80084f2 <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 80084ee:	2302      	movs	r3, #2
 80084f0:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80084f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80084f4:	4618      	mov	r0, r3
 80084f6:	3714      	adds	r7, #20
 80084f8:	46bd      	mov	sp, r7
 80084fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084fe:	4770      	bx	lr

08008500 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 8008500:	b480      	push	{r7}
 8008502:	b087      	sub	sp, #28
 8008504:	af00      	add	r7, sp, #0
 8008506:	6078      	str	r0, [r7, #4]
 8008508:	4608      	mov	r0, r1
 800850a:	4611      	mov	r1, r2
 800850c:	461a      	mov	r2, r3
 800850e:	4603      	mov	r3, r0
 8008510:	70fb      	strb	r3, [r7, #3]
 8008512:	460b      	mov	r3, r1
 8008514:	70bb      	strb	r3, [r7, #2]
 8008516:	4613      	mov	r3, r2
 8008518:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 800851a:	2300      	movs	r3, #0
 800851c:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 800851e:	2300      	movs	r3, #0
 8008520:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	f503 734e 	add.w	r3, r3, #824	; 0x338
 8008528:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800852a:	e025      	b.n	8008578 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 800852c:	7dfb      	ldrb	r3, [r7, #23]
 800852e:	221a      	movs	r2, #26
 8008530:	fb02 f303 	mul.w	r3, r2, r3
 8008534:	3308      	adds	r3, #8
 8008536:	68fa      	ldr	r2, [r7, #12]
 8008538:	4413      	add	r3, r2
 800853a:	3302      	adds	r3, #2
 800853c:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800853e:	693b      	ldr	r3, [r7, #16]
 8008540:	795b      	ldrb	r3, [r3, #5]
 8008542:	78fa      	ldrb	r2, [r7, #3]
 8008544:	429a      	cmp	r2, r3
 8008546:	d002      	beq.n	800854e <USBH_FindInterface+0x4e>
 8008548:	78fb      	ldrb	r3, [r7, #3]
 800854a:	2bff      	cmp	r3, #255	; 0xff
 800854c:	d111      	bne.n	8008572 <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800854e:	693b      	ldr	r3, [r7, #16]
 8008550:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8008552:	78ba      	ldrb	r2, [r7, #2]
 8008554:	429a      	cmp	r2, r3
 8008556:	d002      	beq.n	800855e <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8008558:	78bb      	ldrb	r3, [r7, #2]
 800855a:	2bff      	cmp	r3, #255	; 0xff
 800855c:	d109      	bne.n	8008572 <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800855e:	693b      	ldr	r3, [r7, #16]
 8008560:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8008562:	787a      	ldrb	r2, [r7, #1]
 8008564:	429a      	cmp	r2, r3
 8008566:	d002      	beq.n	800856e <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8008568:	787b      	ldrb	r3, [r7, #1]
 800856a:	2bff      	cmp	r3, #255	; 0xff
 800856c:	d101      	bne.n	8008572 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 800856e:	7dfb      	ldrb	r3, [r7, #23]
 8008570:	e006      	b.n	8008580 <USBH_FindInterface+0x80>
    }
    if_ix++;
 8008572:	7dfb      	ldrb	r3, [r7, #23]
 8008574:	3301      	adds	r3, #1
 8008576:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8008578:	7dfb      	ldrb	r3, [r7, #23]
 800857a:	2b01      	cmp	r3, #1
 800857c:	d9d6      	bls.n	800852c <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 800857e:	23ff      	movs	r3, #255	; 0xff
}
 8008580:	4618      	mov	r0, r3
 8008582:	371c      	adds	r7, #28
 8008584:	46bd      	mov	sp, r7
 8008586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800858a:	4770      	bx	lr

0800858c <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start(USBH_HandleTypeDef *phost)
{
 800858c:	b580      	push	{r7, lr}
 800858e:	b082      	sub	sp, #8
 8008590:	af00      	add	r7, sp, #0
 8008592:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 8008594:	6878      	ldr	r0, [r7, #4]
 8008596:	f004 f91b 	bl	800c7d0 <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 800859a:	2101      	movs	r1, #1
 800859c:	6878      	ldr	r0, [r7, #4]
 800859e:	f004 fa34 	bl	800ca0a <USBH_LL_DriverVBUS>

  return USBH_OK;
 80085a2:	2300      	movs	r3, #0
}
 80085a4:	4618      	mov	r0, r3
 80085a6:	3708      	adds	r7, #8
 80085a8:	46bd      	mov	sp, r7
 80085aa:	bd80      	pop	{r7, pc}

080085ac <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Process(USBH_HandleTypeDef *phost)
{
 80085ac:	b580      	push	{r7, lr}
 80085ae:	b088      	sub	sp, #32
 80085b0:	af04      	add	r7, sp, #16
 80085b2:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 80085b4:	2302      	movs	r3, #2
 80085b6:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 80085b8:	2300      	movs	r3, #0
 80085ba:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	f893 3321 	ldrb.w	r3, [r3, #801]	; 0x321
 80085c2:	b2db      	uxtb	r3, r3
 80085c4:	2b01      	cmp	r3, #1
 80085c6:	d102      	bne.n	80085ce <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	2203      	movs	r2, #3
 80085cc:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	781b      	ldrb	r3, [r3, #0]
 80085d2:	b2db      	uxtb	r3, r3
 80085d4:	2b0b      	cmp	r3, #11
 80085d6:	f200 8247 	bhi.w	8008a68 <USBH_Process+0x4bc>
 80085da:	a201      	add	r2, pc, #4	; (adr r2, 80085e0 <USBH_Process+0x34>)
 80085dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80085e0:	08008611 	.word	0x08008611
 80085e4:	0800865f 	.word	0x0800865f
 80085e8:	080086e3 	.word	0x080086e3
 80085ec:	080089e7 	.word	0x080089e7
 80085f0:	08008a69 	.word	0x08008a69
 80085f4:	080087a3 	.word	0x080087a3
 80085f8:	08008971 	.word	0x08008971
 80085fc:	080087f5 	.word	0x080087f5
 8008600:	08008831 	.word	0x08008831
 8008604:	0800886b 	.word	0x0800886b
 8008608:	080088c9 	.word	0x080088c9
 800860c:	080089cf 	.word	0x080089cf
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 8008616:	b2db      	uxtb	r3, r3
 8008618:	2b00      	cmp	r3, #0
 800861a:	f000 8227 	beq.w	8008a6c <USBH_Process+0x4c0>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	2201      	movs	r2, #1
 8008622:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 8008624:	20c8      	movs	r0, #200	; 0xc8
 8008626:	f004 fa37 	bl	800ca98 <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 800862a:	6878      	ldr	r0, [r7, #4]
 800862c:	f004 f92d 	bl	800c88a <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	2200      	movs	r2, #0
 8008634:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
        phost->Timeout = 0U;
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	2200      	movs	r2, #0
 800863c:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	2201      	movs	r2, #1
 8008644:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 8008654:	2200      	movs	r2, #0
 8008656:	4619      	mov	r1, r3
 8008658:	f001 fd94 	bl	800a184 <osMessagePut>
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 800865c:	e206      	b.n	8008a6c <USBH_Process+0x4c0>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	f893 3323 	ldrb.w	r3, [r3, #803]	; 0x323
 8008664:	2b01      	cmp	r3, #1
 8008666:	d107      	bne.n	8008678 <USBH_Process+0xcc>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	2200      	movs	r2, #0
 800866c:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	2202      	movs	r2, #2
 8008674:	701a      	strb	r2, [r3, #0]
 8008676:	e025      	b.n	80086c4 <USBH_Process+0x118>
      }
      else
      {
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800867e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008682:	d914      	bls.n	80086ae <USBH_Process+0x102>
        {
          phost->device.RstCnt++;
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800868a:	3301      	adds	r3, #1
 800868c:	b2da      	uxtb	r2, r3
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
          if (phost->device.RstCnt > 3U)
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800869a:	2b03      	cmp	r3, #3
 800869c:	d903      	bls.n	80086a6 <USBH_Process+0xfa>
          {
            /* Buggy Device can't complete reset */
            USBH_UsrLog("USB Reset Failed, Please unplug the Device.");
            phost->gState = HOST_ABORT_STATE;
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	220d      	movs	r2, #13
 80086a2:	701a      	strb	r2, [r3, #0]
 80086a4:	e00e      	b.n	80086c4 <USBH_Process+0x118>
          }
          else
          {
            phost->gState = HOST_IDLE;
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	2200      	movs	r2, #0
 80086aa:	701a      	strb	r2, [r3, #0]
 80086ac:	e00a      	b.n	80086c4 <USBH_Process+0x118>
          }
        }
        else
        {
          phost->Timeout += 10U;
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 80086b4:	f103 020a 	add.w	r2, r3, #10
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
          USBH_Delay(10U);
 80086be:	200a      	movs	r0, #10
 80086c0:	f004 f9ea 	bl	800ca98 <USBH_Delay>
        }
      }
#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	2201      	movs	r2, #1
 80086c8:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 80086d8:	2200      	movs	r2, #0
 80086da:	4619      	mov	r1, r3
 80086dc:	f001 fd52 	bl	800a184 <osMessagePut>
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 80086e0:	e1cb      	b.n	8008a7a <USBH_Process+0x4ce>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 80086e8:	2b00      	cmp	r3, #0
 80086ea:	d005      	beq.n	80086f8 <USBH_Process+0x14c>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 80086f2:	2104      	movs	r1, #4
 80086f4:	6878      	ldr	r0, [r7, #4]
 80086f6:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 80086f8:	2064      	movs	r0, #100	; 0x64
 80086fa:	f004 f9cd 	bl	800ca98 <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 80086fe:	6878      	ldr	r0, [r7, #4]
 8008700:	f004 f89c 	bl	800c83c <USBH_LL_GetSpeed>
 8008704:	4603      	mov	r3, r0
 8008706:	461a      	mov	r2, r3
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

      phost->gState = HOST_ENUMERATION;
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	2205      	movs	r2, #5
 8008712:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 8008714:	2100      	movs	r1, #0
 8008716:	6878      	ldr	r0, [r7, #4]
 8008718:	f001 fc17 	bl	8009f4a <USBH_AllocPipe>
 800871c:	4603      	mov	r3, r0
 800871e:	461a      	mov	r2, r3
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 8008724:	2180      	movs	r1, #128	; 0x80
 8008726:	6878      	ldr	r0, [r7, #4]
 8008728:	f001 fc0f 	bl	8009f4a <USBH_AllocPipe>
 800872c:	4603      	mov	r3, r0
 800872e:	461a      	mov	r2, r3
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	7919      	ldrb	r1, [r3, #4]
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8008744:	687a      	ldr	r2, [r7, #4]
 8008746:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8008748:	b292      	uxth	r2, r2
 800874a:	9202      	str	r2, [sp, #8]
 800874c:	2200      	movs	r2, #0
 800874e:	9201      	str	r2, [sp, #4]
 8008750:	9300      	str	r3, [sp, #0]
 8008752:	4603      	mov	r3, r0
 8008754:	2280      	movs	r2, #128	; 0x80
 8008756:	6878      	ldr	r0, [r7, #4]
 8008758:	f001 fbc8 	bl	8009eec <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	7959      	ldrb	r1, [r3, #5]
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800876c:	687a      	ldr	r2, [r7, #4]
 800876e:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8008770:	b292      	uxth	r2, r2
 8008772:	9202      	str	r2, [sp, #8]
 8008774:	2200      	movs	r2, #0
 8008776:	9201      	str	r2, [sp, #4]
 8008778:	9300      	str	r3, [sp, #0]
 800877a:	4603      	mov	r3, r0
 800877c:	2200      	movs	r2, #0
 800877e:	6878      	ldr	r0, [r7, #4]
 8008780:	f001 fbb4 	bl	8009eec <USBH_OpenPipe>

#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	2201      	movs	r2, #1
 8008788:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 8008798:	2200      	movs	r2, #0
 800879a:	4619      	mov	r1, r3
 800879c:	f001 fcf2 	bl	800a184 <osMessagePut>
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 80087a0:	e16b      	b.n	8008a7a <USBH_Process+0x4ce>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 80087a2:	6878      	ldr	r0, [r7, #4]
 80087a4:	f000 f96e 	bl	8008a84 <USBH_HandleEnum>
 80087a8:	4603      	mov	r3, r0
 80087aa:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 80087ac:	7bbb      	ldrb	r3, [r7, #14]
 80087ae:	b2db      	uxtb	r3, r3
 80087b0:	2b00      	cmp	r3, #0
 80087b2:	f040 815d 	bne.w	8008a70 <USBH_Process+0x4c4>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	2200      	movs	r2, #0
 80087ba:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	f893 3337 	ldrb.w	r3, [r3, #823]	; 0x337
 80087c4:	2b01      	cmp	r3, #1
 80087c6:	d103      	bne.n	80087d0 <USBH_Process+0x224>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	2208      	movs	r2, #8
 80087cc:	701a      	strb	r2, [r3, #0]
 80087ce:	e002      	b.n	80087d6 <USBH_Process+0x22a>
        }
        else
        {
          phost->gState = HOST_INPUT;
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	2207      	movs	r2, #7
 80087d4:	701a      	strb	r2, [r3, #0]
        }
#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	2205      	movs	r2, #5
 80087da:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 80087ea:	2200      	movs	r2, #0
 80087ec:	4619      	mov	r1, r3
 80087ee:	f001 fcc9 	bl	800a184 <osMessagePut>
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 80087f2:	e13d      	b.n	8008a70 <USBH_Process+0x4c4>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 80087fa:	2b00      	cmp	r3, #0
 80087fc:	f000 813a 	beq.w	8008a74 <USBH_Process+0x4c8>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8008806:	2101      	movs	r1, #1
 8008808:	6878      	ldr	r0, [r7, #4]
 800880a:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	2208      	movs	r2, #8
 8008810:	701a      	strb	r2, [r3, #0]

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	2205      	movs	r2, #5
 8008816:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 8008826:	2200      	movs	r2, #0
 8008828:	4619      	mov	r1, r3
 800882a:	f001 fcab 	bl	800a184 <osMessagePut>
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
    }
    break;
 800882e:	e121      	b.n	8008a74 <USBH_Process+0x4c8>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	f893 333d 	ldrb.w	r3, [r3, #829]	; 0x33d
 8008836:	b29b      	uxth	r3, r3
 8008838:	4619      	mov	r1, r3
 800883a:	6878      	ldr	r0, [r7, #4]
 800883c:	f000 fd00 	bl	8009240 <USBH_SetCfg>
 8008840:	4603      	mov	r3, r0
 8008842:	2b00      	cmp	r3, #0
 8008844:	d102      	bne.n	800884c <USBH_Process+0x2a0>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	2209      	movs	r2, #9
 800884a:	701a      	strb	r2, [r3, #0]
        USBH_UsrLog("Default configuration set.");
      }

#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	2201      	movs	r2, #1
 8008850:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 8008860:	2200      	movs	r2, #0
 8008862:	4619      	mov	r1, r3
 8008864:	f001 fc8e 	bl	800a184 <osMessagePut>
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8008868:	e107      	b.n	8008a7a <USBH_Process+0x4ce>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	f893 333f 	ldrb.w	r3, [r3, #831]	; 0x33f
 8008870:	f003 0320 	and.w	r3, r3, #32
 8008874:	2b00      	cmp	r3, #0
 8008876:	d015      	beq.n	80088a4 <USBH_Process+0x2f8>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 8008878:	2101      	movs	r1, #1
 800887a:	6878      	ldr	r0, [r7, #4]
 800887c:	f000 fd03 	bl	8009286 <USBH_SetFeature>
 8008880:	4603      	mov	r3, r0
 8008882:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8008884:	7bbb      	ldrb	r3, [r7, #14]
 8008886:	b2db      	uxtb	r3, r3
 8008888:	2b00      	cmp	r3, #0
 800888a:	d103      	bne.n	8008894 <USBH_Process+0x2e8>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	220a      	movs	r2, #10
 8008890:	701a      	strb	r2, [r3, #0]
 8008892:	e00a      	b.n	80088aa <USBH_Process+0x2fe>
        }
        else if (status == USBH_NOT_SUPPORTED)
 8008894:	7bbb      	ldrb	r3, [r7, #14]
 8008896:	b2db      	uxtb	r3, r3
 8008898:	2b03      	cmp	r3, #3
 800889a:	d106      	bne.n	80088aa <USBH_Process+0x2fe>
        {
          USBH_UsrLog("Remote wakeup not supported by the device");
          phost->gState = HOST_CHECK_CLASS;
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	220a      	movs	r2, #10
 80088a0:	701a      	strb	r2, [r3, #0]
 80088a2:	e002      	b.n	80088aa <USBH_Process+0x2fe>
          /* .. */
        }
      }
      else
      {
        phost->gState = HOST_CHECK_CLASS;
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	220a      	movs	r2, #10
 80088a8:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	2201      	movs	r2, #1
 80088ae:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 80088be:	2200      	movs	r2, #0
 80088c0:	4619      	mov	r1, r3
 80088c2:	f001 fc5f 	bl	800a184 <osMessagePut>
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 80088c6:	e0d8      	b.n	8008a7a <USBH_Process+0x4ce>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 80088ce:	2b00      	cmp	r3, #0
 80088d0:	d03f      	beq.n	8008952 <USBH_Process+0x3a6>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	2200      	movs	r2, #0
 80088d6:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 80088da:	2300      	movs	r3, #0
 80088dc:	73fb      	strb	r3, [r7, #15]
 80088de:	e016      	b.n	800890e <USBH_Process+0x362>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 80088e0:	7bfa      	ldrb	r2, [r7, #15]
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	32de      	adds	r2, #222	; 0xde
 80088e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80088ea:	791a      	ldrb	r2, [r3, #4]
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	f893 3347 	ldrb.w	r3, [r3, #839]	; 0x347
 80088f2:	429a      	cmp	r2, r3
 80088f4:	d108      	bne.n	8008908 <USBH_Process+0x35c>
          {
            phost->pActiveClass = phost->pClass[idx];
 80088f6:	7bfa      	ldrb	r2, [r7, #15]
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	32de      	adds	r2, #222	; 0xde
 80088fc:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
            break;
 8008906:	e005      	b.n	8008914 <USBH_Process+0x368>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8008908:	7bfb      	ldrb	r3, [r7, #15]
 800890a:	3301      	adds	r3, #1
 800890c:	73fb      	strb	r3, [r7, #15]
 800890e:	7bfb      	ldrb	r3, [r7, #15]
 8008910:	2b00      	cmp	r3, #0
 8008912:	d0e5      	beq.n	80088e0 <USBH_Process+0x334>
          }
        }

        if (phost->pActiveClass != NULL)
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800891a:	2b00      	cmp	r3, #0
 800891c:	d016      	beq.n	800894c <USBH_Process+0x3a0>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008924:	689b      	ldr	r3, [r3, #8]
 8008926:	6878      	ldr	r0, [r7, #4]
 8008928:	4798      	blx	r3
 800892a:	4603      	mov	r3, r0
 800892c:	2b00      	cmp	r3, #0
 800892e:	d109      	bne.n	8008944 <USBH_Process+0x398>
          {
            phost->gState = HOST_CLASS_REQUEST;
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	2206      	movs	r2, #6
 8008934:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800893c:	2103      	movs	r1, #3
 800893e:	6878      	ldr	r0, [r7, #4]
 8008940:	4798      	blx	r3
 8008942:	e006      	b.n	8008952 <USBH_Process+0x3a6>
          }
          else
          {
            phost->gState = HOST_ABORT_STATE;
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	220d      	movs	r2, #13
 8008948:	701a      	strb	r2, [r3, #0]
 800894a:	e002      	b.n	8008952 <USBH_Process+0x3a6>
            USBH_UsrLog("Device not supporting %s class.", phost->pActiveClass->Name);
          }
        }
        else
        {
          phost->gState = HOST_ABORT_STATE;
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	220d      	movs	r2, #13
 8008950:	701a      	strb	r2, [r3, #0]
          USBH_UsrLog("No registered class for this device.");
        }
      }

#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	2205      	movs	r2, #5
 8008956:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 8008966:	2200      	movs	r2, #0
 8008968:	4619      	mov	r1, r3
 800896a:	f001 fc0b 	bl	800a184 <osMessagePut>
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800896e:	e084      	b.n	8008a7a <USBH_Process+0x4ce>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008976:	2b00      	cmp	r3, #0
 8008978:	d017      	beq.n	80089aa <USBH_Process+0x3fe>
      {
        status = phost->pActiveClass->Requests(phost);
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008980:	691b      	ldr	r3, [r3, #16]
 8008982:	6878      	ldr	r0, [r7, #4]
 8008984:	4798      	blx	r3
 8008986:	4603      	mov	r3, r0
 8008988:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800898a:	7bbb      	ldrb	r3, [r7, #14]
 800898c:	b2db      	uxtb	r3, r3
 800898e:	2b00      	cmp	r3, #0
 8008990:	d103      	bne.n	800899a <USBH_Process+0x3ee>
        {
          phost->gState = HOST_CLASS;
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	220b      	movs	r2, #11
 8008996:	701a      	strb	r2, [r3, #0]
 8008998:	e00a      	b.n	80089b0 <USBH_Process+0x404>
        }
        else if (status == USBH_FAIL)
 800899a:	7bbb      	ldrb	r3, [r7, #14]
 800899c:	b2db      	uxtb	r3, r3
 800899e:	2b02      	cmp	r3, #2
 80089a0:	d106      	bne.n	80089b0 <USBH_Process+0x404>
        {
          phost->gState = HOST_ABORT_STATE;
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	220d      	movs	r2, #13
 80089a6:	701a      	strb	r2, [r3, #0]
 80089a8:	e002      	b.n	80089b0 <USBH_Process+0x404>
          /* .. */
        }
      }
      else
      {
        phost->gState = HOST_ABORT_STATE;
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	220d      	movs	r2, #13
 80089ae:	701a      	strb	r2, [r3, #0]
        USBH_ErrLog("Invalid Class Driver.");
      }
#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	2205      	movs	r2, #5
 80089b4:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 80089c4:	2200      	movs	r2, #0
 80089c6:	4619      	mov	r1, r3
 80089c8:	f001 fbdc 	bl	800a184 <osMessagePut>
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 80089cc:	e055      	b.n	8008a7a <USBH_Process+0x4ce>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80089d4:	2b00      	cmp	r3, #0
 80089d6:	d04f      	beq.n	8008a78 <USBH_Process+0x4cc>
      {
        phost->pActiveClass->BgndProcess(phost);
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80089de:	695b      	ldr	r3, [r3, #20]
 80089e0:	6878      	ldr	r0, [r7, #4]
 80089e2:	4798      	blx	r3
      }
      break;
 80089e4:	e048      	b.n	8008a78 <USBH_Process+0x4cc>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	2200      	movs	r2, #0
 80089ea:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321

      (void)DeInitStateMachine(phost);
 80089ee:	6878      	ldr	r0, [r7, #4]
 80089f0:	f7ff fcec 	bl	80083cc <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80089fa:	2b00      	cmp	r3, #0
 80089fc:	d009      	beq.n	8008a12 <USBH_Process+0x466>
      {
        phost->pActiveClass->DeInit(phost);
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008a04:	68db      	ldr	r3, [r3, #12]
 8008a06:	6878      	ldr	r0, [r7, #4]
 8008a08:	4798      	blx	r3
        phost->pActiveClass = NULL;
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	2200      	movs	r2, #0
 8008a0e:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
      }

      if (phost->pUser != NULL)
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8008a18:	2b00      	cmp	r3, #0
 8008a1a:	d005      	beq.n	8008a28 <USBH_Process+0x47c>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8008a22:	2105      	movs	r1, #5
 8008a24:	6878      	ldr	r0, [r7, #4]
 8008a26:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	f893 3322 	ldrb.w	r3, [r3, #802]	; 0x322
 8008a2e:	b2db      	uxtb	r3, r3
 8008a30:	2b01      	cmp	r3, #1
 8008a32:	d107      	bne.n	8008a44 <USBH_Process+0x498>
      {
        phost->device.is_ReEnumerated = 0U;
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	2200      	movs	r2, #0
 8008a38:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 8008a3c:	6878      	ldr	r0, [r7, #4]
 8008a3e:	f7ff fda5 	bl	800858c <USBH_Start>
 8008a42:	e002      	b.n	8008a4a <USBH_Process+0x49e>
      }
      else
      {
        /* Device Disconnection Completed, start USB Driver */
        (void)USBH_LL_Start(phost);
 8008a44:	6878      	ldr	r0, [r7, #4]
 8008a46:	f003 fec3 	bl	800c7d0 <USBH_LL_Start>
      }

#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	2201      	movs	r2, #1
 8008a4e:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 8008a5e:	2200      	movs	r2, #0
 8008a60:	4619      	mov	r1, r3
 8008a62:	f001 fb8f 	bl	800a184 <osMessagePut>
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8008a66:	e008      	b.n	8008a7a <USBH_Process+0x4ce>

    case HOST_ABORT_STATE:
    default :
      break;
 8008a68:	bf00      	nop
 8008a6a:	e006      	b.n	8008a7a <USBH_Process+0x4ce>
      break;
 8008a6c:	bf00      	nop
 8008a6e:	e004      	b.n	8008a7a <USBH_Process+0x4ce>
      break;
 8008a70:	bf00      	nop
 8008a72:	e002      	b.n	8008a7a <USBH_Process+0x4ce>
    break;
 8008a74:	bf00      	nop
 8008a76:	e000      	b.n	8008a7a <USBH_Process+0x4ce>
      break;
 8008a78:	bf00      	nop
  }
  return USBH_OK;
 8008a7a:	2300      	movs	r3, #0
}
 8008a7c:	4618      	mov	r0, r3
 8008a7e:	3710      	adds	r7, #16
 8008a80:	46bd      	mov	sp, r7
 8008a82:	bd80      	pop	{r7, pc}

08008a84 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 8008a84:	b580      	push	{r7, lr}
 8008a86:	b088      	sub	sp, #32
 8008a88:	af04      	add	r7, sp, #16
 8008a8a:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 8008a8c:	2301      	movs	r3, #1
 8008a8e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 8008a90:	2301      	movs	r3, #1
 8008a92:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	785b      	ldrb	r3, [r3, #1]
 8008a98:	2b07      	cmp	r3, #7
 8008a9a:	f200 8208 	bhi.w	8008eae <USBH_HandleEnum+0x42a>
 8008a9e:	a201      	add	r2, pc, #4	; (adr r2, 8008aa4 <USBH_HandleEnum+0x20>)
 8008aa0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008aa4:	08008ac5 	.word	0x08008ac5
 8008aa8:	08008b83 	.word	0x08008b83
 8008aac:	08008bed 	.word	0x08008bed
 8008ab0:	08008c7b 	.word	0x08008c7b
 8008ab4:	08008ce5 	.word	0x08008ce5
 8008ab8:	08008d55 	.word	0x08008d55
 8008abc:	08008df1 	.word	0x08008df1
 8008ac0:	08008e6f 	.word	0x08008e6f
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 8008ac4:	2108      	movs	r1, #8
 8008ac6:	6878      	ldr	r0, [r7, #4]
 8008ac8:	f000 faea 	bl	80090a0 <USBH_Get_DevDesc>
 8008acc:	4603      	mov	r3, r0
 8008ace:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8008ad0:	7bbb      	ldrb	r3, [r7, #14]
 8008ad2:	2b00      	cmp	r3, #0
 8008ad4:	d130      	bne.n	8008b38 <USBH_HandleEnum+0xb4>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	f893 232d 	ldrb.w	r2, [r3, #813]	; 0x32d
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	2201      	movs	r2, #1
 8008ae4:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	7919      	ldrb	r1, [r3, #4]
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8008af6:	687a      	ldr	r2, [r7, #4]
 8008af8:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8008afa:	b292      	uxth	r2, r2
 8008afc:	9202      	str	r2, [sp, #8]
 8008afe:	2200      	movs	r2, #0
 8008b00:	9201      	str	r2, [sp, #4]
 8008b02:	9300      	str	r3, [sp, #0]
 8008b04:	4603      	mov	r3, r0
 8008b06:	2280      	movs	r2, #128	; 0x80
 8008b08:	6878      	ldr	r0, [r7, #4]
 8008b0a:	f001 f9ef 	bl	8009eec <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	7959      	ldrb	r1, [r3, #5]
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8008b1e:	687a      	ldr	r2, [r7, #4]
 8008b20:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8008b22:	b292      	uxth	r2, r2
 8008b24:	9202      	str	r2, [sp, #8]
 8008b26:	2200      	movs	r2, #0
 8008b28:	9201      	str	r2, [sp, #4]
 8008b2a:	9300      	str	r3, [sp, #0]
 8008b2c:	4603      	mov	r3, r0
 8008b2e:	2200      	movs	r2, #0
 8008b30:	6878      	ldr	r0, [r7, #4]
 8008b32:	f001 f9db 	bl	8009eec <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8008b36:	e1bc      	b.n	8008eb2 <USBH_HandleEnum+0x42e>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008b38:	7bbb      	ldrb	r3, [r7, #14]
 8008b3a:	2b03      	cmp	r3, #3
 8008b3c:	f040 81b9 	bne.w	8008eb2 <USBH_HandleEnum+0x42e>
        phost->device.EnumCnt++;
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8008b46:	3301      	adds	r3, #1
 8008b48:	b2da      	uxtb	r2, r3
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8008b56:	2b03      	cmp	r3, #3
 8008b58:	d903      	bls.n	8008b62 <USBH_HandleEnum+0xde>
          phost->gState = HOST_ABORT_STATE;
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	220d      	movs	r2, #13
 8008b5e:	701a      	strb	r2, [r3, #0]
      break;
 8008b60:	e1a7      	b.n	8008eb2 <USBH_HandleEnum+0x42e>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	795b      	ldrb	r3, [r3, #5]
 8008b66:	4619      	mov	r1, r3
 8008b68:	6878      	ldr	r0, [r7, #4]
 8008b6a:	f001 fa0f 	bl	8009f8c <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	791b      	ldrb	r3, [r3, #4]
 8008b72:	4619      	mov	r1, r3
 8008b74:	6878      	ldr	r0, [r7, #4]
 8008b76:	f001 fa09 	bl	8009f8c <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	2200      	movs	r2, #0
 8008b7e:	701a      	strb	r2, [r3, #0]
      break;
 8008b80:	e197      	b.n	8008eb2 <USBH_HandleEnum+0x42e>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 8008b82:	2112      	movs	r1, #18
 8008b84:	6878      	ldr	r0, [r7, #4]
 8008b86:	f000 fa8b 	bl	80090a0 <USBH_Get_DevDesc>
 8008b8a:	4603      	mov	r3, r0
 8008b8c:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8008b8e:	7bbb      	ldrb	r3, [r7, #14]
 8008b90:	2b00      	cmp	r3, #0
 8008b92:	d103      	bne.n	8008b9c <USBH_HandleEnum+0x118>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	2202      	movs	r2, #2
 8008b98:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8008b9a:	e18c      	b.n	8008eb6 <USBH_HandleEnum+0x432>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008b9c:	7bbb      	ldrb	r3, [r7, #14]
 8008b9e:	2b03      	cmp	r3, #3
 8008ba0:	f040 8189 	bne.w	8008eb6 <USBH_HandleEnum+0x432>
        phost->device.EnumCnt++;
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8008baa:	3301      	adds	r3, #1
 8008bac:	b2da      	uxtb	r2, r3
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8008bba:	2b03      	cmp	r3, #3
 8008bbc:	d903      	bls.n	8008bc6 <USBH_HandleEnum+0x142>
          phost->gState = HOST_ABORT_STATE;
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	220d      	movs	r2, #13
 8008bc2:	701a      	strb	r2, [r3, #0]
      break;
 8008bc4:	e177      	b.n	8008eb6 <USBH_HandleEnum+0x432>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	795b      	ldrb	r3, [r3, #5]
 8008bca:	4619      	mov	r1, r3
 8008bcc:	6878      	ldr	r0, [r7, #4]
 8008bce:	f001 f9dd 	bl	8009f8c <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	791b      	ldrb	r3, [r3, #4]
 8008bd6:	4619      	mov	r1, r3
 8008bd8:	6878      	ldr	r0, [r7, #4]
 8008bda:	f001 f9d7 	bl	8009f8c <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	2200      	movs	r2, #0
 8008be2:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	2200      	movs	r2, #0
 8008be8:	701a      	strb	r2, [r3, #0]
      break;
 8008bea:	e164      	b.n	8008eb6 <USBH_HandleEnum+0x432>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 8008bec:	2101      	movs	r1, #1
 8008bee:	6878      	ldr	r0, [r7, #4]
 8008bf0:	f000 fb02 	bl	80091f8 <USBH_SetAddress>
 8008bf4:	4603      	mov	r3, r0
 8008bf6:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8008bf8:	7bbb      	ldrb	r3, [r7, #14]
 8008bfa:	2b00      	cmp	r3, #0
 8008bfc:	d132      	bne.n	8008c64 <USBH_HandleEnum+0x1e0>
      {
        USBH_Delay(2U);
 8008bfe:	2002      	movs	r0, #2
 8008c00:	f003 ff4a 	bl	800ca98 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	2201      	movs	r2, #1
 8008c08:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	2203      	movs	r2, #3
 8008c10:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	7919      	ldrb	r1, [r3, #4]
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8008c22:	687a      	ldr	r2, [r7, #4]
 8008c24:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8008c26:	b292      	uxth	r2, r2
 8008c28:	9202      	str	r2, [sp, #8]
 8008c2a:	2200      	movs	r2, #0
 8008c2c:	9201      	str	r2, [sp, #4]
 8008c2e:	9300      	str	r3, [sp, #0]
 8008c30:	4603      	mov	r3, r0
 8008c32:	2280      	movs	r2, #128	; 0x80
 8008c34:	6878      	ldr	r0, [r7, #4]
 8008c36:	f001 f959 	bl	8009eec <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	7959      	ldrb	r1, [r3, #5]
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8008c4a:	687a      	ldr	r2, [r7, #4]
 8008c4c:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8008c4e:	b292      	uxth	r2, r2
 8008c50:	9202      	str	r2, [sp, #8]
 8008c52:	2200      	movs	r2, #0
 8008c54:	9201      	str	r2, [sp, #4]
 8008c56:	9300      	str	r3, [sp, #0]
 8008c58:	4603      	mov	r3, r0
 8008c5a:	2200      	movs	r2, #0
 8008c5c:	6878      	ldr	r0, [r7, #4]
 8008c5e:	f001 f945 	bl	8009eec <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8008c62:	e12a      	b.n	8008eba <USBH_HandleEnum+0x436>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008c64:	7bbb      	ldrb	r3, [r7, #14]
 8008c66:	2b03      	cmp	r3, #3
 8008c68:	f040 8127 	bne.w	8008eba <USBH_HandleEnum+0x436>
        phost->gState = HOST_ABORT_STATE;
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	220d      	movs	r2, #13
 8008c70:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	2200      	movs	r2, #0
 8008c76:	705a      	strb	r2, [r3, #1]
      break;
 8008c78:	e11f      	b.n	8008eba <USBH_HandleEnum+0x436>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 8008c7a:	2109      	movs	r1, #9
 8008c7c:	6878      	ldr	r0, [r7, #4]
 8008c7e:	f000 fa37 	bl	80090f0 <USBH_Get_CfgDesc>
 8008c82:	4603      	mov	r3, r0
 8008c84:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8008c86:	7bbb      	ldrb	r3, [r7, #14]
 8008c88:	2b00      	cmp	r3, #0
 8008c8a:	d103      	bne.n	8008c94 <USBH_HandleEnum+0x210>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	2204      	movs	r2, #4
 8008c90:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8008c92:	e114      	b.n	8008ebe <USBH_HandleEnum+0x43a>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008c94:	7bbb      	ldrb	r3, [r7, #14]
 8008c96:	2b03      	cmp	r3, #3
 8008c98:	f040 8111 	bne.w	8008ebe <USBH_HandleEnum+0x43a>
        phost->device.EnumCnt++;
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8008ca2:	3301      	adds	r3, #1
 8008ca4:	b2da      	uxtb	r2, r3
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8008cb2:	2b03      	cmp	r3, #3
 8008cb4:	d903      	bls.n	8008cbe <USBH_HandleEnum+0x23a>
          phost->gState = HOST_ABORT_STATE;
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	220d      	movs	r2, #13
 8008cba:	701a      	strb	r2, [r3, #0]
      break;
 8008cbc:	e0ff      	b.n	8008ebe <USBH_HandleEnum+0x43a>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	795b      	ldrb	r3, [r3, #5]
 8008cc2:	4619      	mov	r1, r3
 8008cc4:	6878      	ldr	r0, [r7, #4]
 8008cc6:	f001 f961 	bl	8009f8c <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	791b      	ldrb	r3, [r3, #4]
 8008cce:	4619      	mov	r1, r3
 8008cd0:	6878      	ldr	r0, [r7, #4]
 8008cd2:	f001 f95b 	bl	8009f8c <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	2200      	movs	r2, #0
 8008cda:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	2200      	movs	r2, #0
 8008ce0:	701a      	strb	r2, [r3, #0]
      break;
 8008ce2:	e0ec      	b.n	8008ebe <USBH_HandleEnum+0x43a>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	f8b3 333a 	ldrh.w	r3, [r3, #826]	; 0x33a
 8008cea:	4619      	mov	r1, r3
 8008cec:	6878      	ldr	r0, [r7, #4]
 8008cee:	f000 f9ff 	bl	80090f0 <USBH_Get_CfgDesc>
 8008cf2:	4603      	mov	r3, r0
 8008cf4:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8008cf6:	7bbb      	ldrb	r3, [r7, #14]
 8008cf8:	2b00      	cmp	r3, #0
 8008cfa:	d103      	bne.n	8008d04 <USBH_HandleEnum+0x280>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	2205      	movs	r2, #5
 8008d00:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8008d02:	e0de      	b.n	8008ec2 <USBH_HandleEnum+0x43e>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008d04:	7bbb      	ldrb	r3, [r7, #14]
 8008d06:	2b03      	cmp	r3, #3
 8008d08:	f040 80db 	bne.w	8008ec2 <USBH_HandleEnum+0x43e>
        phost->device.EnumCnt++;
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8008d12:	3301      	adds	r3, #1
 8008d14:	b2da      	uxtb	r2, r3
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8008d22:	2b03      	cmp	r3, #3
 8008d24:	d903      	bls.n	8008d2e <USBH_HandleEnum+0x2aa>
          phost->gState = HOST_ABORT_STATE;
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	220d      	movs	r2, #13
 8008d2a:	701a      	strb	r2, [r3, #0]
      break;
 8008d2c:	e0c9      	b.n	8008ec2 <USBH_HandleEnum+0x43e>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	795b      	ldrb	r3, [r3, #5]
 8008d32:	4619      	mov	r1, r3
 8008d34:	6878      	ldr	r0, [r7, #4]
 8008d36:	f001 f929 	bl	8009f8c <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	791b      	ldrb	r3, [r3, #4]
 8008d3e:	4619      	mov	r1, r3
 8008d40:	6878      	ldr	r0, [r7, #4]
 8008d42:	f001 f923 	bl	8009f8c <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	2200      	movs	r2, #0
 8008d4a:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	2200      	movs	r2, #0
 8008d50:	701a      	strb	r2, [r3, #0]
      break;
 8008d52:	e0b6      	b.n	8008ec2 <USBH_HandleEnum+0x43e>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	f893 3334 	ldrb.w	r3, [r3, #820]	; 0x334
 8008d5a:	2b00      	cmp	r3, #0
 8008d5c:	d036      	beq.n	8008dcc <USBH_HandleEnum+0x348>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	f893 1334 	ldrb.w	r1, [r3, #820]	; 0x334
                                        phost->device.Data, 0xFFU);
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8008d6a:	23ff      	movs	r3, #255	; 0xff
 8008d6c:	6878      	ldr	r0, [r7, #4]
 8008d6e:	f000 f9e3 	bl	8009138 <USBH_Get_StringDesc>
 8008d72:	4603      	mov	r3, r0
 8008d74:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8008d76:	7bbb      	ldrb	r3, [r7, #14]
 8008d78:	2b00      	cmp	r3, #0
 8008d7a:	d111      	bne.n	8008da0 <USBH_HandleEnum+0x31c>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	2206      	movs	r2, #6
 8008d80:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
          phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	2205      	movs	r2, #5
 8008d86:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
          (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 8008d96:	2200      	movs	r2, #0
 8008d98:	4619      	mov	r1, r3
 8008d9a:	f001 f9f3 	bl	800a184 <osMessagePut>
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8008d9e:	e092      	b.n	8008ec6 <USBH_HandleEnum+0x442>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008da0:	7bbb      	ldrb	r3, [r7, #14]
 8008da2:	2b03      	cmp	r3, #3
 8008da4:	f040 808f 	bne.w	8008ec6 <USBH_HandleEnum+0x442>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	2206      	movs	r2, #6
 8008dac:	705a      	strb	r2, [r3, #1]
          phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	2205      	movs	r2, #5
 8008db2:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
          (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 8008dc2:	2200      	movs	r2, #0
 8008dc4:	4619      	mov	r1, r3
 8008dc6:	f001 f9dd 	bl	800a184 <osMessagePut>
      break;
 8008dca:	e07c      	b.n	8008ec6 <USBH_HandleEnum+0x442>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	2206      	movs	r2, #6
 8008dd0:	705a      	strb	r2, [r3, #1]
        phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	2205      	movs	r2, #5
 8008dd6:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 8008de6:	2200      	movs	r2, #0
 8008de8:	4619      	mov	r1, r3
 8008dea:	f001 f9cb 	bl	800a184 <osMessagePut>
      break;
 8008dee:	e06a      	b.n	8008ec6 <USBH_HandleEnum+0x442>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	f893 3335 	ldrb.w	r3, [r3, #821]	; 0x335
 8008df6:	2b00      	cmp	r3, #0
 8008df8:	d027      	beq.n	8008e4a <USBH_HandleEnum+0x3c6>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	f893 1335 	ldrb.w	r1, [r3, #821]	; 0x335
                                        phost->device.Data, 0xFFU);
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8008e06:	23ff      	movs	r3, #255	; 0xff
 8008e08:	6878      	ldr	r0, [r7, #4]
 8008e0a:	f000 f995 	bl	8009138 <USBH_Get_StringDesc>
 8008e0e:	4603      	mov	r3, r0
 8008e10:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8008e12:	7bbb      	ldrb	r3, [r7, #14]
 8008e14:	2b00      	cmp	r3, #0
 8008e16:	d103      	bne.n	8008e20 <USBH_HandleEnum+0x39c>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	2207      	movs	r2, #7
 8008e1c:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8008e1e:	e054      	b.n	8008eca <USBH_HandleEnum+0x446>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008e20:	7bbb      	ldrb	r3, [r7, #14]
 8008e22:	2b03      	cmp	r3, #3
 8008e24:	d151      	bne.n	8008eca <USBH_HandleEnum+0x446>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	2207      	movs	r2, #7
 8008e2a:	705a      	strb	r2, [r3, #1]
          phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	2205      	movs	r2, #5
 8008e30:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
          (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 8008e40:	2200      	movs	r2, #0
 8008e42:	4619      	mov	r1, r3
 8008e44:	f001 f99e 	bl	800a184 <osMessagePut>
      break;
 8008e48:	e03f      	b.n	8008eca <USBH_HandleEnum+0x446>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	2207      	movs	r2, #7
 8008e4e:	705a      	strb	r2, [r3, #1]
        phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	2205      	movs	r2, #5
 8008e54:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 8008e64:	2200      	movs	r2, #0
 8008e66:	4619      	mov	r1, r3
 8008e68:	f001 f98c 	bl	800a184 <osMessagePut>
      break;
 8008e6c:	e02d      	b.n	8008eca <USBH_HandleEnum+0x446>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	f893 3336 	ldrb.w	r3, [r3, #822]	; 0x336
 8008e74:	2b00      	cmp	r3, #0
 8008e76:	d017      	beq.n	8008ea8 <USBH_HandleEnum+0x424>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	f893 1336 	ldrb.w	r1, [r3, #822]	; 0x336
                                        phost->device.Data, 0xFFU);
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8008e84:	23ff      	movs	r3, #255	; 0xff
 8008e86:	6878      	ldr	r0, [r7, #4]
 8008e88:	f000 f956 	bl	8009138 <USBH_Get_StringDesc>
 8008e8c:	4603      	mov	r3, r0
 8008e8e:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8008e90:	7bbb      	ldrb	r3, [r7, #14]
 8008e92:	2b00      	cmp	r3, #0
 8008e94:	d102      	bne.n	8008e9c <USBH_HandleEnum+0x418>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 8008e96:	2300      	movs	r3, #0
 8008e98:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 8008e9a:	e018      	b.n	8008ece <USBH_HandleEnum+0x44a>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008e9c:	7bbb      	ldrb	r3, [r7, #14]
 8008e9e:	2b03      	cmp	r3, #3
 8008ea0:	d115      	bne.n	8008ece <USBH_HandleEnum+0x44a>
          Status = USBH_OK;
 8008ea2:	2300      	movs	r3, #0
 8008ea4:	73fb      	strb	r3, [r7, #15]
      break;
 8008ea6:	e012      	b.n	8008ece <USBH_HandleEnum+0x44a>
        Status = USBH_OK;
 8008ea8:	2300      	movs	r3, #0
 8008eaa:	73fb      	strb	r3, [r7, #15]
      break;
 8008eac:	e00f      	b.n	8008ece <USBH_HandleEnum+0x44a>

    default:
      break;
 8008eae:	bf00      	nop
 8008eb0:	e00e      	b.n	8008ed0 <USBH_HandleEnum+0x44c>
      break;
 8008eb2:	bf00      	nop
 8008eb4:	e00c      	b.n	8008ed0 <USBH_HandleEnum+0x44c>
      break;
 8008eb6:	bf00      	nop
 8008eb8:	e00a      	b.n	8008ed0 <USBH_HandleEnum+0x44c>
      break;
 8008eba:	bf00      	nop
 8008ebc:	e008      	b.n	8008ed0 <USBH_HandleEnum+0x44c>
      break;
 8008ebe:	bf00      	nop
 8008ec0:	e006      	b.n	8008ed0 <USBH_HandleEnum+0x44c>
      break;
 8008ec2:	bf00      	nop
 8008ec4:	e004      	b.n	8008ed0 <USBH_HandleEnum+0x44c>
      break;
 8008ec6:	bf00      	nop
 8008ec8:	e002      	b.n	8008ed0 <USBH_HandleEnum+0x44c>
      break;
 8008eca:	bf00      	nop
 8008ecc:	e000      	b.n	8008ed0 <USBH_HandleEnum+0x44c>
      break;
 8008ece:	bf00      	nop
  }
  return Status;
 8008ed0:	7bfb      	ldrb	r3, [r7, #15]
}
 8008ed2:	4618      	mov	r0, r3
 8008ed4:	3710      	adds	r7, #16
 8008ed6:	46bd      	mov	sp, r7
 8008ed8:	bd80      	pop	{r7, pc}
 8008eda:	bf00      	nop

08008edc <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 8008edc:	b480      	push	{r7}
 8008ede:	b083      	sub	sp, #12
 8008ee0:	af00      	add	r7, sp, #0
 8008ee2:	6078      	str	r0, [r7, #4]
 8008ee4:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	683a      	ldr	r2, [r7, #0]
 8008eea:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
}
 8008eee:	bf00      	nop
 8008ef0:	370c      	adds	r7, #12
 8008ef2:	46bd      	mov	sp, r7
 8008ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ef8:	4770      	bx	lr

08008efa <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 8008efa:	b580      	push	{r7, lr}
 8008efc:	b082      	sub	sp, #8
 8008efe:	af00      	add	r7, sp, #0
 8008f00:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8008f08:	1c5a      	adds	r2, r3, #1
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
  USBH_HandleSof(phost);
 8008f10:	6878      	ldr	r0, [r7, #4]
 8008f12:	f000 f804 	bl	8008f1e <USBH_HandleSof>
}
 8008f16:	bf00      	nop
 8008f18:	3708      	adds	r7, #8
 8008f1a:	46bd      	mov	sp, r7
 8008f1c:	bd80      	pop	{r7, pc}

08008f1e <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 8008f1e:	b580      	push	{r7, lr}
 8008f20:	b082      	sub	sp, #8
 8008f22:	af00      	add	r7, sp, #0
 8008f24:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	781b      	ldrb	r3, [r3, #0]
 8008f2a:	b2db      	uxtb	r3, r3
 8008f2c:	2b0b      	cmp	r3, #11
 8008f2e:	d10a      	bne.n	8008f46 <USBH_HandleSof+0x28>
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008f36:	2b00      	cmp	r3, #0
 8008f38:	d005      	beq.n	8008f46 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008f40:	699b      	ldr	r3, [r3, #24]
 8008f42:	6878      	ldr	r0, [r7, #4]
 8008f44:	4798      	blx	r3
  }
}
 8008f46:	bf00      	nop
 8008f48:	3708      	adds	r7, #8
 8008f4a:	46bd      	mov	sp, r7
 8008f4c:	bd80      	pop	{r7, pc}

08008f4e <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 8008f4e:	b580      	push	{r7, lr}
 8008f50:	b082      	sub	sp, #8
 8008f52:	af00      	add	r7, sp, #0
 8008f54:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	2201      	movs	r2, #1
 8008f5a:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

#if (USBH_USE_OS == 1U)
  phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	2201      	movs	r2, #1
 8008f62:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
  (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 8008f72:	2200      	movs	r2, #0
 8008f74:	4619      	mov	r1, r3
 8008f76:	f001 f905 	bl	800a184 <osMessagePut>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return;
 8008f7a:	bf00      	nop
}
 8008f7c:	3708      	adds	r7, #8
 8008f7e:	46bd      	mov	sp, r7
 8008f80:	bd80      	pop	{r7, pc}

08008f82 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 8008f82:	b480      	push	{r7}
 8008f84:	b083      	sub	sp, #12
 8008f86:	af00      	add	r7, sp, #0
 8008f88:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	2200      	movs	r2, #0
 8008f8e:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  return;
 8008f92:	bf00      	nop
}
 8008f94:	370c      	adds	r7, #12
 8008f96:	46bd      	mov	sp, r7
 8008f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f9c:	4770      	bx	lr

08008f9e <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 8008f9e:	b580      	push	{r7, lr}
 8008fa0:	b082      	sub	sp, #8
 8008fa2:	af00      	add	r7, sp, #0
 8008fa4:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	2201      	movs	r2, #1
 8008faa:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	2200      	movs	r2, #0
 8008fb2:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	2200      	movs	r2, #0
 8008fba:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322


#if (USBH_USE_OS == 1U)
  phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	2201      	movs	r2, #1
 8008fc2:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
  (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 8008fd2:	2200      	movs	r2, #0
 8008fd4:	4619      	mov	r1, r3
 8008fd6:	f001 f8d5 	bl	800a184 <osMessagePut>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 8008fda:	2300      	movs	r3, #0
}
 8008fdc:	4618      	mov	r0, r3
 8008fde:	3708      	adds	r7, #8
 8008fe0:	46bd      	mov	sp, r7
 8008fe2:	bd80      	pop	{r7, pc}

08008fe4 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 8008fe4:	b580      	push	{r7, lr}
 8008fe6:	b082      	sub	sp, #8
 8008fe8:	af00      	add	r7, sp, #0
 8008fea:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	2201      	movs	r2, #1
 8008ff0:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_connected = 0U;
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	2200      	movs	r2, #0
 8008ff8:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.PortEnabled = 0U;
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	2200      	movs	r2, #0
 8009000:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 8009004:	6878      	ldr	r0, [r7, #4]
 8009006:	f003 fbfe 	bl	800c806 <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	791b      	ldrb	r3, [r3, #4]
 800900e:	4619      	mov	r1, r3
 8009010:	6878      	ldr	r0, [r7, #4]
 8009012:	f000 ffbb 	bl	8009f8c <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	795b      	ldrb	r3, [r3, #5]
 800901a:	4619      	mov	r1, r3
 800901c:	6878      	ldr	r0, [r7, #4]
 800901e:	f000 ffb5 	bl	8009f8c <USBH_FreePipe>
#if (USBH_USE_OS == 1U)
  phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	2201      	movs	r2, #1
 8009026:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
  (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 8009036:	2200      	movs	r2, #0
 8009038:	4619      	mov	r1, r3
 800903a:	f001 f8a3 	bl	800a184 <osMessagePut>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 800903e:	2300      	movs	r3, #0
}
 8009040:	4618      	mov	r0, r3
 8009042:	3708      	adds	r7, #8
 8009044:	46bd      	mov	sp, r7
 8009046:	bd80      	pop	{r7, pc}

08009048 <USBH_Process_OS>:
  * @retval None
  */

#if (osCMSIS < 0x20000U)
static void USBH_Process_OS(void const *argument)
{
 8009048:	b580      	push	{r7, lr}
 800904a:	b086      	sub	sp, #24
 800904c:	af00      	add	r7, sp, #0
 800904e:	6078      	str	r0, [r7, #4]
  osEvent event;

  for (;;)
  {
    event = osMessageGet(((USBH_HandleTypeDef *)argument)->os_event, osWaitForever);
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	f8d3 13d8 	ldr.w	r1, [r3, #984]	; 0x3d8
 8009056:	f107 030c 	add.w	r3, r7, #12
 800905a:	f04f 32ff 	mov.w	r2, #4294967295
 800905e:	4618      	mov	r0, r3
 8009060:	f001 f8d0 	bl	800a204 <osMessageGet>
    if (event.status == osEventMessage)
 8009064:	68fb      	ldr	r3, [r7, #12]
 8009066:	2b10      	cmp	r3, #16
 8009068:	d1f2      	bne.n	8009050 <USBH_Process_OS+0x8>
    {
      USBH_Process((USBH_HandleTypeDef *)argument);
 800906a:	6878      	ldr	r0, [r7, #4]
 800906c:	f7ff fa9e 	bl	80085ac <USBH_Process>
    event = osMessageGet(((USBH_HandleTypeDef *)argument)->os_event, osWaitForever);
 8009070:	e7ee      	b.n	8009050 <USBH_Process_OS+0x8>

08009072 <USBH_LL_NotifyURBChange>:
  *         Notify URB state Change
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_LL_NotifyURBChange(USBH_HandleTypeDef *phost)
{
 8009072:	b580      	push	{r7, lr}
 8009074:	b082      	sub	sp, #8
 8009076:	af00      	add	r7, sp, #0
 8009078:	6078      	str	r0, [r7, #4]
  phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	2201      	movs	r2, #1
 800907e:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0

#if (osCMSIS < 0x20000U)
  (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800908e:	2200      	movs	r2, #0
 8009090:	4619      	mov	r1, r3
 8009092:	f001 f877 	bl	800a184 <osMessagePut>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif

  return USBH_OK;
 8009096:	2300      	movs	r3, #0
}
 8009098:	4618      	mov	r0, r3
 800909a:	3708      	adds	r7, #8
 800909c:	46bd      	mov	sp, r7
 800909e:	bd80      	pop	{r7, pc}

080090a0 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint8_t length)
{
 80090a0:	b580      	push	{r7, lr}
 80090a2:	b086      	sub	sp, #24
 80090a4:	af02      	add	r7, sp, #8
 80090a6:	6078      	str	r0, [r7, #4]
 80090a8:	460b      	mov	r3, r1
 80090aa:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status;

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data,
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	f503 728e 	add.w	r2, r3, #284	; 0x11c
  status = USBH_GetDescriptor(phost,
 80090b2:	78fb      	ldrb	r3, [r7, #3]
 80090b4:	b29b      	uxth	r3, r3
 80090b6:	9300      	str	r3, [sp, #0]
 80090b8:	4613      	mov	r3, r2
 80090ba:	f44f 7280 	mov.w	r2, #256	; 0x100
 80090be:	2100      	movs	r1, #0
 80090c0:	6878      	ldr	r0, [r7, #4]
 80090c2:	f000 f864 	bl	800918e <USBH_GetDescriptor>
 80090c6:	4603      	mov	r3, r0
 80090c8:	73fb      	strb	r3, [r7, #15]
                              (uint16_t)length);

  if (status == USBH_OK)
 80090ca:	7bfb      	ldrb	r3, [r7, #15]
 80090cc:	2b00      	cmp	r3, #0
 80090ce:	d10a      	bne.n	80090e6 <USBH_Get_DevDesc+0x46>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data,
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	f203 3026 	addw	r0, r3, #806	; 0x326
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 80090dc:	78fa      	ldrb	r2, [r7, #3]
 80090de:	b292      	uxth	r2, r2
 80090e0:	4619      	mov	r1, r3
 80090e2:	f000 f918 	bl	8009316 <USBH_ParseDevDesc>
                      (uint16_t)length);
  }

  return status;
 80090e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80090e8:	4618      	mov	r0, r3
 80090ea:	3710      	adds	r7, #16
 80090ec:	46bd      	mov	sp, r7
 80090ee:	bd80      	pop	{r7, pc}

080090f0 <USBH_Get_CfgDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost,
                                    uint16_t length)

{
 80090f0:	b580      	push	{r7, lr}
 80090f2:	b086      	sub	sp, #24
 80090f4:	af02      	add	r7, sp, #8
 80090f6:	6078      	str	r0, [r7, #4]
 80090f8:	460b      	mov	r3, r1
 80090fa:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	331c      	adds	r3, #28
 8009100:	60bb      	str	r3, [r7, #8]

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 8009102:	887b      	ldrh	r3, [r7, #2]
 8009104:	9300      	str	r3, [sp, #0]
 8009106:	68bb      	ldr	r3, [r7, #8]
 8009108:	f44f 7200 	mov.w	r2, #512	; 0x200
 800910c:	2100      	movs	r1, #0
 800910e:	6878      	ldr	r0, [r7, #4]
 8009110:	f000 f83d 	bl	800918e <USBH_GetDescriptor>
 8009114:	4603      	mov	r3, r0
 8009116:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 8009118:	7bfb      	ldrb	r3, [r7, #15]
 800911a:	2b00      	cmp	r3, #0
 800911c:	d107      	bne.n	800912e <USBH_Get_CfgDesc+0x3e>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 800911e:	887b      	ldrh	r3, [r7, #2]
 8009120:	461a      	mov	r2, r3
 8009122:	68b9      	ldr	r1, [r7, #8]
 8009124:	6878      	ldr	r0, [r7, #4]
 8009126:	f000 f987 	bl	8009438 <USBH_ParseCfgDesc>
 800912a:	4603      	mov	r3, r0
 800912c:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800912e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009130:	4618      	mov	r0, r3
 8009132:	3710      	adds	r7, #16
 8009134:	46bd      	mov	sp, r7
 8009136:	bd80      	pop	{r7, pc}

08009138 <USBH_Get_StringDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost,
                                       uint8_t string_index, uint8_t *buff,
                                       uint16_t length)
{
 8009138:	b580      	push	{r7, lr}
 800913a:	b088      	sub	sp, #32
 800913c:	af02      	add	r7, sp, #8
 800913e:	60f8      	str	r0, [r7, #12]
 8009140:	607a      	str	r2, [r7, #4]
 8009142:	461a      	mov	r2, r3
 8009144:	460b      	mov	r3, r1
 8009146:	72fb      	strb	r3, [r7, #11]
 8009148:	4613      	mov	r3, r2
 800914a:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  status = USBH_GetDescriptor(phost,
 800914c:	7afb      	ldrb	r3, [r7, #11]
 800914e:	b29b      	uxth	r3, r3
 8009150:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8009154:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 8009156:	68fb      	ldr	r3, [r7, #12]
 8009158:	f503 718e 	add.w	r1, r3, #284	; 0x11c
  status = USBH_GetDescriptor(phost,
 800915c:	893b      	ldrh	r3, [r7, #8]
 800915e:	9300      	str	r3, [sp, #0]
 8009160:	460b      	mov	r3, r1
 8009162:	2100      	movs	r1, #0
 8009164:	68f8      	ldr	r0, [r7, #12]
 8009166:	f000 f812 	bl	800918e <USBH_GetDescriptor>
 800916a:	4603      	mov	r3, r0
 800916c:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 800916e:	7dfb      	ldrb	r3, [r7, #23]
 8009170:	2b00      	cmp	r3, #0
 8009172:	d107      	bne.n	8009184 <USBH_Get_StringDesc+0x4c>
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 8009174:	68fb      	ldr	r3, [r7, #12]
 8009176:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800917a:	893a      	ldrh	r2, [r7, #8]
 800917c:	6879      	ldr	r1, [r7, #4]
 800917e:	4618      	mov	r0, r3
 8009180:	f000 fb24 	bl	80097cc <USBH_ParseStringDesc>
  }

  return status;
 8009184:	7dfb      	ldrb	r3, [r7, #23]
}
 8009186:	4618      	mov	r0, r3
 8009188:	3718      	adds	r7, #24
 800918a:	46bd      	mov	sp, r7
 800918c:	bd80      	pop	{r7, pc}

0800918e <USBH_GetDescriptor>:
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost,
                                      uint8_t  req_type,
                                      uint16_t value_idx,
                                      uint8_t *buff,
                                      uint16_t length)
{
 800918e:	b580      	push	{r7, lr}
 8009190:	b084      	sub	sp, #16
 8009192:	af00      	add	r7, sp, #0
 8009194:	60f8      	str	r0, [r7, #12]
 8009196:	607b      	str	r3, [r7, #4]
 8009198:	460b      	mov	r3, r1
 800919a:	72fb      	strb	r3, [r7, #11]
 800919c:	4613      	mov	r3, r2
 800919e:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 80091a0:	68fb      	ldr	r3, [r7, #12]
 80091a2:	789b      	ldrb	r3, [r3, #2]
 80091a4:	2b01      	cmp	r3, #1
 80091a6:	d11c      	bne.n	80091e2 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 80091a8:	7afb      	ldrb	r3, [r7, #11]
 80091aa:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80091ae:	b2da      	uxtb	r2, r3
 80091b0:	68fb      	ldr	r3, [r7, #12]
 80091b2:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 80091b4:	68fb      	ldr	r3, [r7, #12]
 80091b6:	2206      	movs	r2, #6
 80091b8:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 80091ba:	68fb      	ldr	r3, [r7, #12]
 80091bc:	893a      	ldrh	r2, [r7, #8]
 80091be:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 80091c0:	893b      	ldrh	r3, [r7, #8]
 80091c2:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 80091c6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80091ca:	d104      	bne.n	80091d6 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 80091cc:	68fb      	ldr	r3, [r7, #12]
 80091ce:	f240 4209 	movw	r2, #1033	; 0x409
 80091d2:	829a      	strh	r2, [r3, #20]
 80091d4:	e002      	b.n	80091dc <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 80091d6:	68fb      	ldr	r3, [r7, #12]
 80091d8:	2200      	movs	r2, #0
 80091da:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 80091dc:	68fb      	ldr	r3, [r7, #12]
 80091de:	8b3a      	ldrh	r2, [r7, #24]
 80091e0:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 80091e2:	8b3b      	ldrh	r3, [r7, #24]
 80091e4:	461a      	mov	r2, r3
 80091e6:	6879      	ldr	r1, [r7, #4]
 80091e8:	68f8      	ldr	r0, [r7, #12]
 80091ea:	f000 fb3d 	bl	8009868 <USBH_CtlReq>
 80091ee:	4603      	mov	r3, r0
}
 80091f0:	4618      	mov	r0, r3
 80091f2:	3710      	adds	r7, #16
 80091f4:	46bd      	mov	sp, r7
 80091f6:	bd80      	pop	{r7, pc}

080091f8 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 80091f8:	b580      	push	{r7, lr}
 80091fa:	b082      	sub	sp, #8
 80091fc:	af00      	add	r7, sp, #0
 80091fe:	6078      	str	r0, [r7, #4]
 8009200:	460b      	mov	r3, r1
 8009202:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	789b      	ldrb	r3, [r3, #2]
 8009208:	2b01      	cmp	r3, #1
 800920a:	d10f      	bne.n	800922c <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	2200      	movs	r2, #0
 8009210:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	2205      	movs	r2, #5
 8009216:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 8009218:	78fb      	ldrb	r3, [r7, #3]
 800921a:	b29a      	uxth	r2, r3
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	2200      	movs	r2, #0
 8009224:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	2200      	movs	r2, #0
 800922a:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800922c:	2200      	movs	r2, #0
 800922e:	2100      	movs	r1, #0
 8009230:	6878      	ldr	r0, [r7, #4]
 8009232:	f000 fb19 	bl	8009868 <USBH_CtlReq>
 8009236:	4603      	mov	r3, r0
}
 8009238:	4618      	mov	r0, r3
 800923a:	3708      	adds	r7, #8
 800923c:	46bd      	mov	sp, r7
 800923e:	bd80      	pop	{r7, pc}

08009240 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 8009240:	b580      	push	{r7, lr}
 8009242:	b082      	sub	sp, #8
 8009244:	af00      	add	r7, sp, #0
 8009246:	6078      	str	r0, [r7, #4]
 8009248:	460b      	mov	r3, r1
 800924a:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	789b      	ldrb	r3, [r3, #2]
 8009250:	2b01      	cmp	r3, #1
 8009252:	d10e      	bne.n	8009272 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	2200      	movs	r2, #0
 8009258:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	2209      	movs	r2, #9
 800925e:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	887a      	ldrh	r2, [r7, #2]
 8009264:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	2200      	movs	r2, #0
 800926a:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	2200      	movs	r2, #0
 8009270:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8009272:	2200      	movs	r2, #0
 8009274:	2100      	movs	r1, #0
 8009276:	6878      	ldr	r0, [r7, #4]
 8009278:	f000 faf6 	bl	8009868 <USBH_CtlReq>
 800927c:	4603      	mov	r3, r0
}
 800927e:	4618      	mov	r0, r3
 8009280:	3708      	adds	r7, #8
 8009282:	46bd      	mov	sp, r7
 8009284:	bd80      	pop	{r7, pc}

08009286 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 8009286:	b580      	push	{r7, lr}
 8009288:	b082      	sub	sp, #8
 800928a:	af00      	add	r7, sp, #0
 800928c:	6078      	str	r0, [r7, #4]
 800928e:	460b      	mov	r3, r1
 8009290:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	789b      	ldrb	r3, [r3, #2]
 8009296:	2b01      	cmp	r3, #1
 8009298:	d10f      	bne.n	80092ba <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	2200      	movs	r2, #0
 800929e:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	2203      	movs	r2, #3
 80092a4:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 80092a6:	78fb      	ldrb	r3, [r7, #3]
 80092a8:	b29a      	uxth	r2, r3
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	2200      	movs	r2, #0
 80092b2:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	2200      	movs	r2, #0
 80092b8:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 80092ba:	2200      	movs	r2, #0
 80092bc:	2100      	movs	r1, #0
 80092be:	6878      	ldr	r0, [r7, #4]
 80092c0:	f000 fad2 	bl	8009868 <USBH_CtlReq>
 80092c4:	4603      	mov	r3, r0
}
 80092c6:	4618      	mov	r0, r3
 80092c8:	3708      	adds	r7, #8
 80092ca:	46bd      	mov	sp, r7
 80092cc:	bd80      	pop	{r7, pc}

080092ce <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 80092ce:	b580      	push	{r7, lr}
 80092d0:	b082      	sub	sp, #8
 80092d2:	af00      	add	r7, sp, #0
 80092d4:	6078      	str	r0, [r7, #4]
 80092d6:	460b      	mov	r3, r1
 80092d8:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	789b      	ldrb	r3, [r3, #2]
 80092de:	2b01      	cmp	r3, #1
 80092e0:	d10f      	bne.n	8009302 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	2202      	movs	r2, #2
 80092e6:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	2201      	movs	r2, #1
 80092ec:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	2200      	movs	r2, #0
 80092f2:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 80092f4:	78fb      	ldrb	r3, [r7, #3]
 80092f6:	b29a      	uxth	r2, r3
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	2200      	movs	r2, #0
 8009300:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, NULL, 0U);
 8009302:	2200      	movs	r2, #0
 8009304:	2100      	movs	r1, #0
 8009306:	6878      	ldr	r0, [r7, #4]
 8009308:	f000 faae 	bl	8009868 <USBH_CtlReq>
 800930c:	4603      	mov	r3, r0
}
 800930e:	4618      	mov	r0, r3
 8009310:	3708      	adds	r7, #8
 8009312:	46bd      	mov	sp, r7
 8009314:	bd80      	pop	{r7, pc}

08009316 <USBH_ParseDevDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void  USBH_ParseDevDesc(USBH_DevDescTypeDef *dev_desc, uint8_t *buf,
                               uint16_t length)
{
 8009316:	b480      	push	{r7}
 8009318:	b085      	sub	sp, #20
 800931a:	af00      	add	r7, sp, #0
 800931c:	60f8      	str	r0, [r7, #12]
 800931e:	60b9      	str	r1, [r7, #8]
 8009320:	4613      	mov	r3, r2
 8009322:	80fb      	strh	r3, [r7, #6]
  dev_desc->bLength            = *(uint8_t *)(buf +  0);
 8009324:	68bb      	ldr	r3, [r7, #8]
 8009326:	781a      	ldrb	r2, [r3, #0]
 8009328:	68fb      	ldr	r3, [r7, #12]
 800932a:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1);
 800932c:	68bb      	ldr	r3, [r7, #8]
 800932e:	785a      	ldrb	r2, [r3, #1]
 8009330:	68fb      	ldr	r3, [r7, #12]
 8009332:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2);
 8009334:	68bb      	ldr	r3, [r7, #8]
 8009336:	3302      	adds	r3, #2
 8009338:	781b      	ldrb	r3, [r3, #0]
 800933a:	b29a      	uxth	r2, r3
 800933c:	68bb      	ldr	r3, [r7, #8]
 800933e:	3303      	adds	r3, #3
 8009340:	781b      	ldrb	r3, [r3, #0]
 8009342:	b29b      	uxth	r3, r3
 8009344:	021b      	lsls	r3, r3, #8
 8009346:	b29b      	uxth	r3, r3
 8009348:	4313      	orrs	r3, r2
 800934a:	b29a      	uxth	r2, r3
 800934c:	68fb      	ldr	r3, [r7, #12]
 800934e:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4);
 8009350:	68bb      	ldr	r3, [r7, #8]
 8009352:	791a      	ldrb	r2, [r3, #4]
 8009354:	68fb      	ldr	r3, [r7, #12]
 8009356:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5);
 8009358:	68bb      	ldr	r3, [r7, #8]
 800935a:	795a      	ldrb	r2, [r3, #5]
 800935c:	68fb      	ldr	r3, [r7, #12]
 800935e:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6);
 8009360:	68bb      	ldr	r3, [r7, #8]
 8009362:	799a      	ldrb	r2, [r3, #6]
 8009364:	68fb      	ldr	r3, [r7, #12]
 8009366:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7);
 8009368:	68bb      	ldr	r3, [r7, #8]
 800936a:	79da      	ldrb	r2, [r3, #7]
 800936c:	68fb      	ldr	r3, [r7, #12]
 800936e:	71da      	strb	r2, [r3, #7]

  /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to 64 */
  switch (dev_desc->bMaxPacketSize)
 8009370:	68fb      	ldr	r3, [r7, #12]
 8009372:	79db      	ldrb	r3, [r3, #7]
 8009374:	2b20      	cmp	r3, #32
 8009376:	dc11      	bgt.n	800939c <USBH_ParseDevDesc+0x86>
 8009378:	2b08      	cmp	r3, #8
 800937a:	db16      	blt.n	80093aa <USBH_ParseDevDesc+0x94>
 800937c:	3b08      	subs	r3, #8
 800937e:	2201      	movs	r2, #1
 8009380:	fa02 f303 	lsl.w	r3, r2, r3
 8009384:	f003 3301 	and.w	r3, r3, #16843009	; 0x1010101
 8009388:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800938c:	2b00      	cmp	r3, #0
 800938e:	bf14      	ite	ne
 8009390:	2301      	movne	r3, #1
 8009392:	2300      	moveq	r3, #0
 8009394:	b2db      	uxtb	r3, r3
 8009396:	2b00      	cmp	r3, #0
 8009398:	d102      	bne.n	80093a0 <USBH_ParseDevDesc+0x8a>
 800939a:	e006      	b.n	80093aa <USBH_ParseDevDesc+0x94>
 800939c:	2b40      	cmp	r3, #64	; 0x40
 800939e:	d104      	bne.n	80093aa <USBH_ParseDevDesc+0x94>
  {
    case 8:
    case 16:
    case 32:
    case 64:
      dev_desc->bMaxPacketSize = dev_desc->bMaxPacketSize;
 80093a0:	68fb      	ldr	r3, [r7, #12]
 80093a2:	79da      	ldrb	r2, [r3, #7]
 80093a4:	68fb      	ldr	r3, [r7, #12]
 80093a6:	71da      	strb	r2, [r3, #7]
      break;
 80093a8:	e003      	b.n	80093b2 <USBH_ParseDevDesc+0x9c>

    default:
      /*set the size to 64 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 64U;
 80093aa:	68fb      	ldr	r3, [r7, #12]
 80093ac:	2240      	movs	r2, #64	; 0x40
 80093ae:	71da      	strb	r2, [r3, #7]
      break;
 80093b0:	bf00      	nop
  }

  if (length > 8U)
 80093b2:	88fb      	ldrh	r3, [r7, #6]
 80093b4:	2b08      	cmp	r3, #8
 80093b6:	d939      	bls.n	800942c <USBH_ParseDevDesc+0x116>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8);
 80093b8:	68bb      	ldr	r3, [r7, #8]
 80093ba:	3308      	adds	r3, #8
 80093bc:	781b      	ldrb	r3, [r3, #0]
 80093be:	b29a      	uxth	r2, r3
 80093c0:	68bb      	ldr	r3, [r7, #8]
 80093c2:	3309      	adds	r3, #9
 80093c4:	781b      	ldrb	r3, [r3, #0]
 80093c6:	b29b      	uxth	r3, r3
 80093c8:	021b      	lsls	r3, r3, #8
 80093ca:	b29b      	uxth	r3, r3
 80093cc:	4313      	orrs	r3, r2
 80093ce:	b29a      	uxth	r2, r3
 80093d0:	68fb      	ldr	r3, [r7, #12]
 80093d2:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10);
 80093d4:	68bb      	ldr	r3, [r7, #8]
 80093d6:	330a      	adds	r3, #10
 80093d8:	781b      	ldrb	r3, [r3, #0]
 80093da:	b29a      	uxth	r2, r3
 80093dc:	68bb      	ldr	r3, [r7, #8]
 80093de:	330b      	adds	r3, #11
 80093e0:	781b      	ldrb	r3, [r3, #0]
 80093e2:	b29b      	uxth	r3, r3
 80093e4:	021b      	lsls	r3, r3, #8
 80093e6:	b29b      	uxth	r3, r3
 80093e8:	4313      	orrs	r3, r2
 80093ea:	b29a      	uxth	r2, r3
 80093ec:	68fb      	ldr	r3, [r7, #12]
 80093ee:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12);
 80093f0:	68bb      	ldr	r3, [r7, #8]
 80093f2:	330c      	adds	r3, #12
 80093f4:	781b      	ldrb	r3, [r3, #0]
 80093f6:	b29a      	uxth	r2, r3
 80093f8:	68bb      	ldr	r3, [r7, #8]
 80093fa:	330d      	adds	r3, #13
 80093fc:	781b      	ldrb	r3, [r3, #0]
 80093fe:	b29b      	uxth	r3, r3
 8009400:	021b      	lsls	r3, r3, #8
 8009402:	b29b      	uxth	r3, r3
 8009404:	4313      	orrs	r3, r2
 8009406:	b29a      	uxth	r2, r3
 8009408:	68fb      	ldr	r3, [r7, #12]
 800940a:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14);
 800940c:	68bb      	ldr	r3, [r7, #8]
 800940e:	7b9a      	ldrb	r2, [r3, #14]
 8009410:	68fb      	ldr	r3, [r7, #12]
 8009412:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15);
 8009414:	68bb      	ldr	r3, [r7, #8]
 8009416:	7bda      	ldrb	r2, [r3, #15]
 8009418:	68fb      	ldr	r3, [r7, #12]
 800941a:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16);
 800941c:	68bb      	ldr	r3, [r7, #8]
 800941e:	7c1a      	ldrb	r2, [r3, #16]
 8009420:	68fb      	ldr	r3, [r7, #12]
 8009422:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17);
 8009424:	68bb      	ldr	r3, [r7, #8]
 8009426:	7c5a      	ldrb	r2, [r3, #17]
 8009428:	68fb      	ldr	r3, [r7, #12]
 800942a:	745a      	strb	r2, [r3, #17]
  }
}
 800942c:	bf00      	nop
 800942e:	3714      	adds	r7, #20
 8009430:	46bd      	mov	sp, r7
 8009432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009436:	4770      	bx	lr

08009438 <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH statuse
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8009438:	b580      	push	{r7, lr}
 800943a:	b08c      	sub	sp, #48	; 0x30
 800943c:	af00      	add	r7, sp, #0
 800943e:	60f8      	str	r0, [r7, #12]
 8009440:	60b9      	str	r1, [r7, #8]
 8009442:	4613      	mov	r3, r2
 8009444:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 8009446:	68fb      	ldr	r3, [r7, #12]
 8009448:	f503 734e 	add.w	r3, r3, #824	; 0x338
 800944c:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 800944e:	2300      	movs	r3, #0
 8009450:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc = (USBH_DescHeader_t *)(void *)buf;
 8009454:	68bb      	ldr	r3, [r7, #8]
 8009456:	62bb      	str	r3, [r7, #40]	; 0x28
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 8009458:	2300      	movs	r3, #0
 800945a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint8_t                      ep_ix = 0U;
 800945e:	2300      	movs	r3, #0
 8009460:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

  pdesc   = (USBH_DescHeader_t *)(void *)buf;
 8009464:	68bb      	ldr	r3, [r7, #8]
 8009466:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0);
 8009468:	68bb      	ldr	r3, [r7, #8]
 800946a:	781a      	ldrb	r2, [r3, #0]
 800946c:	6a3b      	ldr	r3, [r7, #32]
 800946e:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1);
 8009470:	68bb      	ldr	r3, [r7, #8]
 8009472:	785a      	ldrb	r2, [r3, #1]
 8009474:	6a3b      	ldr	r3, [r7, #32]
 8009476:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 8009478:	68bb      	ldr	r3, [r7, #8]
 800947a:	3302      	adds	r3, #2
 800947c:	781b      	ldrb	r3, [r3, #0]
 800947e:	b29a      	uxth	r2, r3
 8009480:	68bb      	ldr	r3, [r7, #8]
 8009482:	3303      	adds	r3, #3
 8009484:	781b      	ldrb	r3, [r3, #0]
 8009486:	b29b      	uxth	r3, r3
 8009488:	021b      	lsls	r3, r3, #8
 800948a:	b29b      	uxth	r3, r3
 800948c:	4313      	orrs	r3, r2
 800948e:	b29b      	uxth	r3, r3
 8009490:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009494:	bf28      	it	cs
 8009496:	f44f 7380 	movcs.w	r3, #256	; 0x100
 800949a:	b29a      	uxth	r2, r3
 800949c:	6a3b      	ldr	r3, [r7, #32]
 800949e:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4);
 80094a0:	68bb      	ldr	r3, [r7, #8]
 80094a2:	791a      	ldrb	r2, [r3, #4]
 80094a4:	6a3b      	ldr	r3, [r7, #32]
 80094a6:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5);
 80094a8:	68bb      	ldr	r3, [r7, #8]
 80094aa:	795a      	ldrb	r2, [r3, #5]
 80094ac:	6a3b      	ldr	r3, [r7, #32]
 80094ae:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6);
 80094b0:	68bb      	ldr	r3, [r7, #8]
 80094b2:	799a      	ldrb	r2, [r3, #6]
 80094b4:	6a3b      	ldr	r3, [r7, #32]
 80094b6:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7);
 80094b8:	68bb      	ldr	r3, [r7, #8]
 80094ba:	79da      	ldrb	r2, [r3, #7]
 80094bc:	6a3b      	ldr	r3, [r7, #32]
 80094be:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8);
 80094c0:	68bb      	ldr	r3, [r7, #8]
 80094c2:	7a1a      	ldrb	r2, [r3, #8]
 80094c4:	6a3b      	ldr	r3, [r7, #32]
 80094c6:	721a      	strb	r2, [r3, #8]

  /* Make sure that the Confguration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (cfg_desc->bLength  != USB_CONFIGURATION_DESC_SIZE)
 80094c8:	6a3b      	ldr	r3, [r7, #32]
 80094ca:	781b      	ldrb	r3, [r3, #0]
 80094cc:	2b09      	cmp	r3, #9
 80094ce:	d002      	beq.n	80094d6 <USBH_ParseCfgDesc+0x9e>
  {
    cfg_desc->bLength = USB_CONFIGURATION_DESC_SIZE;
 80094d0:	6a3b      	ldr	r3, [r7, #32]
 80094d2:	2209      	movs	r2, #9
 80094d4:	701a      	strb	r2, [r3, #0]
  }

  if (length > USB_CONFIGURATION_DESC_SIZE)
 80094d6:	88fb      	ldrh	r3, [r7, #6]
 80094d8:	2b09      	cmp	r3, #9
 80094da:	f240 809d 	bls.w	8009618 <USBH_ParseCfgDesc+0x1e0>
  {
    ptr = USB_LEN_CFG_DESC;
 80094de:	2309      	movs	r3, #9
 80094e0:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 80094e2:	2300      	movs	r3, #0
 80094e4:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 80094e6:	e081      	b.n	80095ec <USBH_ParseCfgDesc+0x1b4>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 80094e8:	f107 0316 	add.w	r3, r7, #22
 80094ec:	4619      	mov	r1, r3
 80094ee:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80094f0:	f000 f99f 	bl	8009832 <USBH_GetNextDesc>
 80094f4:	62b8      	str	r0, [r7, #40]	; 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 80094f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80094f8:	785b      	ldrb	r3, [r3, #1]
 80094fa:	2b04      	cmp	r3, #4
 80094fc:	d176      	bne.n	80095ec <USBH_ParseCfgDesc+0x1b4>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 80094fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009500:	781b      	ldrb	r3, [r3, #0]
 8009502:	2b09      	cmp	r3, #9
 8009504:	d002      	beq.n	800950c <USBH_ParseCfgDesc+0xd4>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 8009506:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009508:	2209      	movs	r2, #9
 800950a:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 800950c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009510:	221a      	movs	r2, #26
 8009512:	fb02 f303 	mul.w	r3, r2, r3
 8009516:	3308      	adds	r3, #8
 8009518:	6a3a      	ldr	r2, [r7, #32]
 800951a:	4413      	add	r3, r2
 800951c:	3302      	adds	r3, #2
 800951e:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 8009520:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009522:	69f8      	ldr	r0, [r7, #28]
 8009524:	f000 f87e 	bl	8009624 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 8009528:	2300      	movs	r3, #0
 800952a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 800952e:	2300      	movs	r3, #0
 8009530:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8009532:	e043      	b.n	80095bc <USBH_ParseCfgDesc+0x184>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8009534:	f107 0316 	add.w	r3, r7, #22
 8009538:	4619      	mov	r1, r3
 800953a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800953c:	f000 f979 	bl	8009832 <USBH_GetNextDesc>
 8009540:	62b8      	str	r0, [r7, #40]	; 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8009542:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009544:	785b      	ldrb	r3, [r3, #1]
 8009546:	2b05      	cmp	r3, #5
 8009548:	d138      	bne.n	80095bc <USBH_ParseCfgDesc+0x184>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) && (pif->bInterfaceSubClass == 0x02U))
 800954a:	69fb      	ldr	r3, [r7, #28]
 800954c:	795b      	ldrb	r3, [r3, #5]
 800954e:	2b01      	cmp	r3, #1
 8009550:	d10f      	bne.n	8009572 <USBH_ParseCfgDesc+0x13a>
 8009552:	69fb      	ldr	r3, [r7, #28]
 8009554:	799b      	ldrb	r3, [r3, #6]
 8009556:	2b02      	cmp	r3, #2
 8009558:	d10b      	bne.n	8009572 <USBH_ParseCfgDesc+0x13a>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800955a:	69fb      	ldr	r3, [r7, #28]
 800955c:	79db      	ldrb	r3, [r3, #7]
 800955e:	2b00      	cmp	r3, #0
 8009560:	d10f      	bne.n	8009582 <USBH_ParseCfgDesc+0x14a>
 8009562:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009564:	781b      	ldrb	r3, [r3, #0]
 8009566:	2b09      	cmp	r3, #9
 8009568:	d00b      	beq.n	8009582 <USBH_ParseCfgDesc+0x14a>
              {
                pdesc->bLength = 0x09U;
 800956a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800956c:	2209      	movs	r2, #9
 800956e:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8009570:	e007      	b.n	8009582 <USBH_ParseCfgDesc+0x14a>
              }
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else if (pdesc->bLength != USB_ENDPOINT_DESC_SIZE)
 8009572:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009574:	781b      	ldrb	r3, [r3, #0]
 8009576:	2b07      	cmp	r3, #7
 8009578:	d004      	beq.n	8009584 <USBH_ParseCfgDesc+0x14c>
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 800957a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800957c:	2207      	movs	r2, #7
 800957e:	701a      	strb	r2, [r3, #0]
 8009580:	e000      	b.n	8009584 <USBH_ParseCfgDesc+0x14c>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8009582:	bf00      	nop
            else
            {
              /* ... */
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 8009584:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009588:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800958c:	3201      	adds	r2, #1
 800958e:	00d2      	lsls	r2, r2, #3
 8009590:	211a      	movs	r1, #26
 8009592:	fb01 f303 	mul.w	r3, r1, r3
 8009596:	4413      	add	r3, r2
 8009598:	3308      	adds	r3, #8
 800959a:	6a3a      	ldr	r2, [r7, #32]
 800959c:	4413      	add	r3, r2
 800959e:	3304      	adds	r3, #4
 80095a0:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 80095a2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80095a4:	69b9      	ldr	r1, [r7, #24]
 80095a6:	68f8      	ldr	r0, [r7, #12]
 80095a8:	f000 f86b 	bl	8009682 <USBH_ParseEPDesc>
 80095ac:	4603      	mov	r3, r0
 80095ae:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

            ep_ix++;
 80095b2:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80095b6:	3301      	adds	r3, #1
 80095b8:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 80095bc:	69fb      	ldr	r3, [r7, #28]
 80095be:	791b      	ldrb	r3, [r3, #4]
 80095c0:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 80095c4:	429a      	cmp	r2, r3
 80095c6:	d204      	bcs.n	80095d2 <USBH_ParseCfgDesc+0x19a>
 80095c8:	6a3b      	ldr	r3, [r7, #32]
 80095ca:	885a      	ldrh	r2, [r3, #2]
 80095cc:	8afb      	ldrh	r3, [r7, #22]
 80095ce:	429a      	cmp	r2, r3
 80095d0:	d8b0      	bhi.n	8009534 <USBH_ParseCfgDesc+0xfc>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 80095d2:	69fb      	ldr	r3, [r7, #28]
 80095d4:	791b      	ldrb	r3, [r3, #4]
 80095d6:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 80095da:	429a      	cmp	r2, r3
 80095dc:	d201      	bcs.n	80095e2 <USBH_ParseCfgDesc+0x1aa>
        {
          return USBH_NOT_SUPPORTED;
 80095de:	2303      	movs	r3, #3
 80095e0:	e01c      	b.n	800961c <USBH_ParseCfgDesc+0x1e4>
        }

        if_ix++;
 80095e2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80095e6:	3301      	adds	r3, #1
 80095e8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 80095ec:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80095f0:	2b01      	cmp	r3, #1
 80095f2:	d805      	bhi.n	8009600 <USBH_ParseCfgDesc+0x1c8>
 80095f4:	6a3b      	ldr	r3, [r7, #32]
 80095f6:	885a      	ldrh	r2, [r3, #2]
 80095f8:	8afb      	ldrh	r3, [r7, #22]
 80095fa:	429a      	cmp	r2, r3
 80095fc:	f63f af74 	bhi.w	80094e8 <USBH_ParseCfgDesc+0xb0>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 8009600:	6a3b      	ldr	r3, [r7, #32]
 8009602:	791b      	ldrb	r3, [r3, #4]
 8009604:	2b02      	cmp	r3, #2
 8009606:	bf28      	it	cs
 8009608:	2302      	movcs	r3, #2
 800960a:	b2db      	uxtb	r3, r3
 800960c:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8009610:	429a      	cmp	r2, r3
 8009612:	d201      	bcs.n	8009618 <USBH_ParseCfgDesc+0x1e0>
    {
      return USBH_NOT_SUPPORTED;
 8009614:	2303      	movs	r3, #3
 8009616:	e001      	b.n	800961c <USBH_ParseCfgDesc+0x1e4>
    }
  }

  return status;
 8009618:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800961c:	4618      	mov	r0, r3
 800961e:	3730      	adds	r7, #48	; 0x30
 8009620:	46bd      	mov	sp, r7
 8009622:	bd80      	pop	{r7, pc}

08009624 <USBH_ParseInterfaceDesc>:
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void  USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor,
                                     uint8_t *buf)
{
 8009624:	b480      	push	{r7}
 8009626:	b083      	sub	sp, #12
 8009628:	af00      	add	r7, sp, #0
 800962a:	6078      	str	r0, [r7, #4]
 800962c:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0);
 800962e:	683b      	ldr	r3, [r7, #0]
 8009630:	781a      	ldrb	r2, [r3, #0]
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1);
 8009636:	683b      	ldr	r3, [r7, #0]
 8009638:	785a      	ldrb	r2, [r3, #1]
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2);
 800963e:	683b      	ldr	r3, [r7, #0]
 8009640:	789a      	ldrb	r2, [r3, #2]
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3);
 8009646:	683b      	ldr	r3, [r7, #0]
 8009648:	78da      	ldrb	r2, [r3, #3]
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4);
 800964e:	683b      	ldr	r3, [r7, #0]
 8009650:	791a      	ldrb	r2, [r3, #4]
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5);
 8009656:	683b      	ldr	r3, [r7, #0]
 8009658:	795a      	ldrb	r2, [r3, #5]
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6);
 800965e:	683b      	ldr	r3, [r7, #0]
 8009660:	799a      	ldrb	r2, [r3, #6]
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7);
 8009666:	683b      	ldr	r3, [r7, #0]
 8009668:	79da      	ldrb	r2, [r3, #7]
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8);
 800966e:	683b      	ldr	r3, [r7, #0]
 8009670:	7a1a      	ldrb	r2, [r3, #8]
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	721a      	strb	r2, [r3, #8]
}
 8009676:	bf00      	nop
 8009678:	370c      	adds	r7, #12
 800967a:	46bd      	mov	sp, r7
 800967c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009680:	4770      	bx	lr

08009682 <USBH_ParseEPDesc>:
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef  USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef  *ep_descriptor,
                                            uint8_t *buf)
{
 8009682:	b480      	push	{r7}
 8009684:	b087      	sub	sp, #28
 8009686:	af00      	add	r7, sp, #0
 8009688:	60f8      	str	r0, [r7, #12]
 800968a:	60b9      	str	r1, [r7, #8]
 800968c:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 800968e:	2300      	movs	r3, #0
 8009690:	75fb      	strb	r3, [r7, #23]
  ep_descriptor->bLength          = *(uint8_t *)(buf + 0);
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	781a      	ldrb	r2, [r3, #0]
 8009696:	68bb      	ldr	r3, [r7, #8]
 8009698:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1);
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	785a      	ldrb	r2, [r3, #1]
 800969e:	68bb      	ldr	r3, [r7, #8]
 80096a0:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2);
 80096a2:	687b      	ldr	r3, [r7, #4]
 80096a4:	789a      	ldrb	r2, [r3, #2]
 80096a6:	68bb      	ldr	r3, [r7, #8]
 80096a8:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3);
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	78da      	ldrb	r2, [r3, #3]
 80096ae:	68bb      	ldr	r3, [r7, #8]
 80096b0:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4);
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	3304      	adds	r3, #4
 80096b6:	781b      	ldrb	r3, [r3, #0]
 80096b8:	b29a      	uxth	r2, r3
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	3305      	adds	r3, #5
 80096be:	781b      	ldrb	r3, [r3, #0]
 80096c0:	b29b      	uxth	r3, r3
 80096c2:	021b      	lsls	r3, r3, #8
 80096c4:	b29b      	uxth	r3, r3
 80096c6:	4313      	orrs	r3, r2
 80096c8:	b29a      	uxth	r2, r3
 80096ca:	68bb      	ldr	r3, [r7, #8]
 80096cc:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6);
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	799a      	ldrb	r2, [r3, #6]
 80096d2:	68bb      	ldr	r3, [r7, #8]
 80096d4:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if (ep_descriptor->wMaxPacketSize == 0x00U)
 80096d6:	68bb      	ldr	r3, [r7, #8]
 80096d8:	889b      	ldrh	r3, [r3, #4]
 80096da:	2b00      	cmp	r3, #0
 80096dc:	d102      	bne.n	80096e4 <USBH_ParseEPDesc+0x62>
  {
    status = USBH_NOT_SUPPORTED;
 80096de:	2303      	movs	r3, #3
 80096e0:	75fb      	strb	r3, [r7, #23]
 80096e2:	e033      	b.n	800974c <USBH_ParseEPDesc+0xca>

  }
  else if ((uint16_t)USBH_MAX_DATA_BUFFER < USBH_MAX_EP_PACKET_SIZE)
  {
    /* Make sure that maximum packet size (bits 0..10) does not exceed the total buffer length */
    ep_descriptor->wMaxPacketSize &= ~0x7FFU;
 80096e4:	68bb      	ldr	r3, [r7, #8]
 80096e6:	889b      	ldrh	r3, [r3, #4]
 80096e8:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80096ec:	f023 0307 	bic.w	r3, r3, #7
 80096f0:	b29a      	uxth	r2, r3
 80096f2:	68bb      	ldr	r3, [r7, #8]
 80096f4:	809a      	strh	r2, [r3, #4]
    ep_descriptor->wMaxPacketSize |= MIN((uint16_t)(LE16(buf + 4) & 0x7FFU), (uint16_t)USBH_MAX_DATA_BUFFER);
 80096f6:	68bb      	ldr	r3, [r7, #8]
 80096f8:	889b      	ldrh	r3, [r3, #4]
 80096fa:	b21a      	sxth	r2, r3
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	3304      	adds	r3, #4
 8009700:	781b      	ldrb	r3, [r3, #0]
 8009702:	b299      	uxth	r1, r3
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	3305      	adds	r3, #5
 8009708:	781b      	ldrb	r3, [r3, #0]
 800970a:	b29b      	uxth	r3, r3
 800970c:	021b      	lsls	r3, r3, #8
 800970e:	b29b      	uxth	r3, r3
 8009710:	430b      	orrs	r3, r1
 8009712:	b29b      	uxth	r3, r3
 8009714:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8009718:	2b00      	cmp	r3, #0
 800971a:	d110      	bne.n	800973e <USBH_ParseEPDesc+0xbc>
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	3304      	adds	r3, #4
 8009720:	781b      	ldrb	r3, [r3, #0]
 8009722:	b299      	uxth	r1, r3
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	3305      	adds	r3, #5
 8009728:	781b      	ldrb	r3, [r3, #0]
 800972a:	b29b      	uxth	r3, r3
 800972c:	021b      	lsls	r3, r3, #8
 800972e:	b29b      	uxth	r3, r3
 8009730:	430b      	orrs	r3, r1
 8009732:	b29b      	uxth	r3, r3
 8009734:	b21b      	sxth	r3, r3
 8009736:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800973a:	b21b      	sxth	r3, r3
 800973c:	e001      	b.n	8009742 <USBH_ParseEPDesc+0xc0>
 800973e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009742:	4313      	orrs	r3, r2
 8009744:	b21b      	sxth	r3, r3
 8009746:	b29a      	uxth	r2, r3
 8009748:	68bb      	ldr	r3, [r7, #8]
 800974a:	809a      	strh	r2, [r3, #4]
  {
    /* ... */
  }

  /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 800974c:	68fb      	ldr	r3, [r7, #12]
 800974e:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8009752:	2b00      	cmp	r3, #0
 8009754:	d116      	bne.n	8009784 <USBH_ParseEPDesc+0x102>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8009756:	68bb      	ldr	r3, [r7, #8]
 8009758:	78db      	ldrb	r3, [r3, #3]
 800975a:	f003 0303 	and.w	r3, r3, #3
 800975e:	2b01      	cmp	r3, #1
 8009760:	d005      	beq.n	800976e <USBH_ParseEPDesc+0xec>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 8009762:	68bb      	ldr	r3, [r7, #8]
 8009764:	78db      	ldrb	r3, [r3, #3]
 8009766:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800976a:	2b03      	cmp	r3, #3
 800976c:	d127      	bne.n	80097be <USBH_ParseEPDesc+0x13c>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800976e:	68bb      	ldr	r3, [r7, #8]
 8009770:	799b      	ldrb	r3, [r3, #6]
 8009772:	2b00      	cmp	r3, #0
 8009774:	d003      	beq.n	800977e <USBH_ParseEPDesc+0xfc>
 8009776:	68bb      	ldr	r3, [r7, #8]
 8009778:	799b      	ldrb	r3, [r3, #6]
 800977a:	2b10      	cmp	r3, #16
 800977c:	d91f      	bls.n	80097be <USBH_ParseEPDesc+0x13c>
      {
        status = USBH_NOT_SUPPORTED;
 800977e:	2303      	movs	r3, #3
 8009780:	75fb      	strb	r3, [r7, #23]
 8009782:	e01c      	b.n	80097be <USBH_ParseEPDesc+0x13c>
    }
  }
  else
  {
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 8009784:	68bb      	ldr	r3, [r7, #8]
 8009786:	78db      	ldrb	r3, [r3, #3]
 8009788:	f003 0303 	and.w	r3, r3, #3
 800978c:	2b01      	cmp	r3, #1
 800978e:	d10a      	bne.n	80097a6 <USBH_ParseEPDesc+0x124>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8009790:	68bb      	ldr	r3, [r7, #8]
 8009792:	799b      	ldrb	r3, [r3, #6]
 8009794:	2b00      	cmp	r3, #0
 8009796:	d003      	beq.n	80097a0 <USBH_ParseEPDesc+0x11e>
 8009798:	68bb      	ldr	r3, [r7, #8]
 800979a:	799b      	ldrb	r3, [r3, #6]
 800979c:	2b10      	cmp	r3, #16
 800979e:	d90e      	bls.n	80097be <USBH_ParseEPDesc+0x13c>
      {
        status = USBH_NOT_SUPPORTED;
 80097a0:	2303      	movs	r3, #3
 80097a2:	75fb      	strb	r3, [r7, #23]
 80097a4:	e00b      	b.n	80097be <USBH_ParseEPDesc+0x13c>
      }
    }
    /* For full-/low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 80097a6:	68bb      	ldr	r3, [r7, #8]
 80097a8:	78db      	ldrb	r3, [r3, #3]
 80097aa:	f003 0303 	and.w	r3, r3, #3
 80097ae:	2b03      	cmp	r3, #3
 80097b0:	d105      	bne.n	80097be <USBH_ParseEPDesc+0x13c>
    {
      if (ep_descriptor->bInterval == 0U)
 80097b2:	68bb      	ldr	r3, [r7, #8]
 80097b4:	799b      	ldrb	r3, [r3, #6]
 80097b6:	2b00      	cmp	r3, #0
 80097b8:	d101      	bne.n	80097be <USBH_ParseEPDesc+0x13c>
      {
        status = USBH_NOT_SUPPORTED;
 80097ba:	2303      	movs	r3, #3
 80097bc:	75fb      	strb	r3, [r7, #23]
    {
      /* ... */
    }
  }

  return status;
 80097be:	7dfb      	ldrb	r3, [r7, #23]
}
 80097c0:	4618      	mov	r0, r3
 80097c2:	371c      	adds	r7, #28
 80097c4:	46bd      	mov	sp, r7
 80097c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097ca:	4770      	bx	lr

080097cc <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 80097cc:	b480      	push	{r7}
 80097ce:	b087      	sub	sp, #28
 80097d0:	af00      	add	r7, sp, #0
 80097d2:	60f8      	str	r0, [r7, #12]
 80097d4:	60b9      	str	r1, [r7, #8]
 80097d6:	4613      	mov	r3, r2
 80097d8:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 80097da:	68fb      	ldr	r3, [r7, #12]
 80097dc:	3301      	adds	r3, #1
 80097de:	781b      	ldrb	r3, [r3, #0]
 80097e0:	2b03      	cmp	r3, #3
 80097e2:	d120      	bne.n	8009826 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 80097e4:	68fb      	ldr	r3, [r7, #12]
 80097e6:	781b      	ldrb	r3, [r3, #0]
 80097e8:	1e9a      	subs	r2, r3, #2
 80097ea:	88fb      	ldrh	r3, [r7, #6]
 80097ec:	4293      	cmp	r3, r2
 80097ee:	bf28      	it	cs
 80097f0:	4613      	movcs	r3, r2
 80097f2:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 80097f4:	68fb      	ldr	r3, [r7, #12]
 80097f6:	3302      	adds	r3, #2
 80097f8:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 80097fa:	2300      	movs	r3, #0
 80097fc:	82fb      	strh	r3, [r7, #22]
 80097fe:	e00b      	b.n	8009818 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 8009800:	8afb      	ldrh	r3, [r7, #22]
 8009802:	68fa      	ldr	r2, [r7, #12]
 8009804:	4413      	add	r3, r2
 8009806:	781a      	ldrb	r2, [r3, #0]
 8009808:	68bb      	ldr	r3, [r7, #8]
 800980a:	701a      	strb	r2, [r3, #0]
      pdest++;
 800980c:	68bb      	ldr	r3, [r7, #8]
 800980e:	3301      	adds	r3, #1
 8009810:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 8009812:	8afb      	ldrh	r3, [r7, #22]
 8009814:	3302      	adds	r3, #2
 8009816:	82fb      	strh	r3, [r7, #22]
 8009818:	8afa      	ldrh	r2, [r7, #22]
 800981a:	8abb      	ldrh	r3, [r7, #20]
 800981c:	429a      	cmp	r2, r3
 800981e:	d3ef      	bcc.n	8009800 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 8009820:	68bb      	ldr	r3, [r7, #8]
 8009822:	2200      	movs	r2, #0
 8009824:	701a      	strb	r2, [r3, #0]
  }
}
 8009826:	bf00      	nop
 8009828:	371c      	adds	r7, #28
 800982a:	46bd      	mov	sp, r7
 800982c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009830:	4770      	bx	lr

08009832 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t  *USBH_GetNextDesc(uint8_t   *pbuf, uint16_t  *ptr)
{
 8009832:	b480      	push	{r7}
 8009834:	b085      	sub	sp, #20
 8009836:	af00      	add	r7, sp, #0
 8009838:	6078      	str	r0, [r7, #4]
 800983a:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t  *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 800983c:	683b      	ldr	r3, [r7, #0]
 800983e:	881a      	ldrh	r2, [r3, #0]
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	781b      	ldrb	r3, [r3, #0]
 8009844:	b29b      	uxth	r3, r3
 8009846:	4413      	add	r3, r2
 8009848:	b29a      	uxth	r2, r3
 800984a:	683b      	ldr	r3, [r7, #0]
 800984c:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	781b      	ldrb	r3, [r3, #0]
 8009852:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	4413      	add	r3, r2
 8009858:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800985a:	68fb      	ldr	r3, [r7, #12]
}
 800985c:	4618      	mov	r0, r3
 800985e:	3714      	adds	r7, #20
 8009860:	46bd      	mov	sp, r7
 8009862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009866:	4770      	bx	lr

08009868 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 8009868:	b580      	push	{r7, lr}
 800986a:	b086      	sub	sp, #24
 800986c:	af00      	add	r7, sp, #0
 800986e:	60f8      	str	r0, [r7, #12]
 8009870:	60b9      	str	r1, [r7, #8]
 8009872:	4613      	mov	r3, r2
 8009874:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 8009876:	2301      	movs	r3, #1
 8009878:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 800987a:	68fb      	ldr	r3, [r7, #12]
 800987c:	789b      	ldrb	r3, [r3, #2]
 800987e:	2b01      	cmp	r3, #1
 8009880:	d002      	beq.n	8009888 <USBH_CtlReq+0x20>
 8009882:	2b02      	cmp	r3, #2
 8009884:	d01d      	beq.n	80098c2 <USBH_CtlReq+0x5a>
#endif
#endif
      break;

    default:
      break;
 8009886:	e043      	b.n	8009910 <USBH_CtlReq+0xa8>
      phost->Control.buff = buff;
 8009888:	68fb      	ldr	r3, [r7, #12]
 800988a:	68ba      	ldr	r2, [r7, #8]
 800988c:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 800988e:	68fb      	ldr	r3, [r7, #12]
 8009890:	88fa      	ldrh	r2, [r7, #6]
 8009892:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 8009894:	68fb      	ldr	r3, [r7, #12]
 8009896:	2201      	movs	r2, #1
 8009898:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 800989a:	68fb      	ldr	r3, [r7, #12]
 800989c:	2202      	movs	r2, #2
 800989e:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 80098a0:	2301      	movs	r3, #1
 80098a2:	75fb      	strb	r3, [r7, #23]
      phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 80098a4:	68fb      	ldr	r3, [r7, #12]
 80098a6:	2203      	movs	r2, #3
 80098a8:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 80098ac:	68fb      	ldr	r3, [r7, #12]
 80098ae:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 80098b2:	68fb      	ldr	r3, [r7, #12]
 80098b4:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 80098b8:	2200      	movs	r2, #0
 80098ba:	4619      	mov	r1, r3
 80098bc:	f000 fc62 	bl	800a184 <osMessagePut>
      break;
 80098c0:	e026      	b.n	8009910 <USBH_CtlReq+0xa8>
      status = USBH_HandleControl(phost);
 80098c2:	68f8      	ldr	r0, [r7, #12]
 80098c4:	f000 f82a 	bl	800991c <USBH_HandleControl>
 80098c8:	4603      	mov	r3, r0
 80098ca:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 80098cc:	7dfb      	ldrb	r3, [r7, #23]
 80098ce:	2b00      	cmp	r3, #0
 80098d0:	d002      	beq.n	80098d8 <USBH_CtlReq+0x70>
 80098d2:	7dfb      	ldrb	r3, [r7, #23]
 80098d4:	2b03      	cmp	r3, #3
 80098d6:	d106      	bne.n	80098e6 <USBH_CtlReq+0x7e>
        phost->RequestState = CMD_SEND;
 80098d8:	68fb      	ldr	r3, [r7, #12]
 80098da:	2201      	movs	r2, #1
 80098dc:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 80098de:	68fb      	ldr	r3, [r7, #12]
 80098e0:	2200      	movs	r2, #0
 80098e2:	761a      	strb	r2, [r3, #24]
 80098e4:	e005      	b.n	80098f2 <USBH_CtlReq+0x8a>
      else if (status == USBH_FAIL)
 80098e6:	7dfb      	ldrb	r3, [r7, #23]
 80098e8:	2b02      	cmp	r3, #2
 80098ea:	d102      	bne.n	80098f2 <USBH_CtlReq+0x8a>
        phost->RequestState = CMD_SEND;
 80098ec:	68fb      	ldr	r3, [r7, #12]
 80098ee:	2201      	movs	r2, #1
 80098f0:	709a      	strb	r2, [r3, #2]
      phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 80098f2:	68fb      	ldr	r3, [r7, #12]
 80098f4:	2203      	movs	r2, #3
 80098f6:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 80098fa:	68fb      	ldr	r3, [r7, #12]
 80098fc:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8009900:	68fb      	ldr	r3, [r7, #12]
 8009902:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 8009906:	2200      	movs	r2, #0
 8009908:	4619      	mov	r1, r3
 800990a:	f000 fc3b 	bl	800a184 <osMessagePut>
      break;
 800990e:	bf00      	nop
  }
  return status;
 8009910:	7dfb      	ldrb	r3, [r7, #23]
}
 8009912:	4618      	mov	r0, r3
 8009914:	3718      	adds	r7, #24
 8009916:	46bd      	mov	sp, r7
 8009918:	bd80      	pop	{r7, pc}
	...

0800991c <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 800991c:	b580      	push	{r7, lr}
 800991e:	b086      	sub	sp, #24
 8009920:	af02      	add	r7, sp, #8
 8009922:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 8009924:	2301      	movs	r3, #1
 8009926:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8009928:	2300      	movs	r3, #0
 800992a:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	7e1b      	ldrb	r3, [r3, #24]
 8009930:	3b01      	subs	r3, #1
 8009932:	2b0a      	cmp	r3, #10
 8009934:	f200 8229 	bhi.w	8009d8a <USBH_HandleControl+0x46e>
 8009938:	a201      	add	r2, pc, #4	; (adr r2, 8009940 <USBH_HandleControl+0x24>)
 800993a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800993e:	bf00      	nop
 8009940:	0800996d 	.word	0x0800996d
 8009944:	08009987 	.word	0x08009987
 8009948:	08009a29 	.word	0x08009a29
 800994c:	08009a4f 	.word	0x08009a4f
 8009950:	08009adb 	.word	0x08009adb
 8009954:	08009b05 	.word	0x08009b05
 8009958:	08009bc7 	.word	0x08009bc7
 800995c:	08009be9 	.word	0x08009be9
 8009960:	08009c7b 	.word	0x08009c7b
 8009964:	08009ca1 	.word	0x08009ca1
 8009968:	08009d33 	.word	0x08009d33
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	f103 0110 	add.w	r1, r3, #16
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	795b      	ldrb	r3, [r3, #5]
 8009976:	461a      	mov	r2, r3
 8009978:	6878      	ldr	r0, [r7, #4]
 800997a:	f000 fa17 	bl	8009dac <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	2202      	movs	r2, #2
 8009982:	761a      	strb	r2, [r3, #24]
      break;
 8009984:	e20c      	b.n	8009da0 <USBH_HandleControl+0x484>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	795b      	ldrb	r3, [r3, #5]
 800998a:	4619      	mov	r1, r3
 800998c:	6878      	ldr	r0, [r7, #4]
 800998e:	f003 f829 	bl	800c9e4 <USBH_LL_GetURBState>
 8009992:	4603      	mov	r3, r0
 8009994:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 8009996:	7bbb      	ldrb	r3, [r7, #14]
 8009998:	2b01      	cmp	r3, #1
 800999a:	d12c      	bne.n	80099f6 <USBH_HandleControl+0xda>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	7c1b      	ldrb	r3, [r3, #16]
 80099a0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80099a4:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 80099a6:	687b      	ldr	r3, [r7, #4]
 80099a8:	8adb      	ldrh	r3, [r3, #22]
 80099aa:	2b00      	cmp	r3, #0
 80099ac:	d00a      	beq.n	80099c4 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 80099ae:	7b7b      	ldrb	r3, [r7, #13]
 80099b0:	2b80      	cmp	r3, #128	; 0x80
 80099b2:	d103      	bne.n	80099bc <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	2203      	movs	r2, #3
 80099b8:	761a      	strb	r2, [r3, #24]
 80099ba:	e00d      	b.n	80099d8 <USBH_HandleControl+0xbc>
          }
          else
          {
            /* Data Direction is OUT */
            phost->Control.state = CTRL_DATA_OUT;
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	2205      	movs	r2, #5
 80099c0:	761a      	strb	r2, [r3, #24]
 80099c2:	e009      	b.n	80099d8 <USBH_HandleControl+0xbc>
        }
        /* No DATA stage */
        else
        {
          /* If there is No Data Transfer Stage */
          if (direction == USB_D2H)
 80099c4:	7b7b      	ldrb	r3, [r7, #13]
 80099c6:	2b80      	cmp	r3, #128	; 0x80
 80099c8:	d103      	bne.n	80099d2 <USBH_HandleControl+0xb6>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_STATUS_OUT;
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	2209      	movs	r2, #9
 80099ce:	761a      	strb	r2, [r3, #24]
 80099d0:	e002      	b.n	80099d8 <USBH_HandleControl+0xbc>
          }
          else
          {
            /* Data Direction is OUT */
            phost->Control.state = CTRL_STATUS_IN;
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	2207      	movs	r2, #7
 80099d6:	761a      	strb	r2, [r3, #24]
          }
        }

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	2203      	movs	r2, #3
 80099dc:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 80099ec:	2200      	movs	r2, #0
 80099ee:	4619      	mov	r1, r3
 80099f0:	f000 fbc8 	bl	800a184 <osMessagePut>
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 80099f4:	e1cb      	b.n	8009d8e <USBH_HandleControl+0x472>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 80099f6:	7bbb      	ldrb	r3, [r7, #14]
 80099f8:	2b04      	cmp	r3, #4
 80099fa:	d003      	beq.n	8009a04 <USBH_HandleControl+0xe8>
 80099fc:	7bbb      	ldrb	r3, [r7, #14]
 80099fe:	2b02      	cmp	r3, #2
 8009a00:	f040 81c5 	bne.w	8009d8e <USBH_HandleControl+0x472>
          phost->Control.state = CTRL_ERROR;
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	220b      	movs	r2, #11
 8009a08:	761a      	strb	r2, [r3, #24]
          phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	2203      	movs	r2, #3
 8009a0e:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
          (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 8009a1e:	2200      	movs	r2, #0
 8009a20:	4619      	mov	r1, r3
 8009a22:	f000 fbaf 	bl	800a184 <osMessagePut>
      break;
 8009a26:	e1b2      	b.n	8009d8e <USBH_HandleControl+0x472>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8009a2e:	b29a      	uxth	r2, r3
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	81da      	strh	r2, [r3, #14]
      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	6899      	ldr	r1, [r3, #8]
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	899a      	ldrh	r2, [r3, #12]
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	791b      	ldrb	r3, [r3, #4]
 8009a40:	6878      	ldr	r0, [r7, #4]
 8009a42:	f000 f9f2 	bl	8009e2a <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	2204      	movs	r2, #4
 8009a4a:	761a      	strb	r2, [r3, #24]
      break;
 8009a4c:	e1a8      	b.n	8009da0 <USBH_HandleControl+0x484>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	791b      	ldrb	r3, [r3, #4]
 8009a52:	4619      	mov	r1, r3
 8009a54:	6878      	ldr	r0, [r7, #4]
 8009a56:	f002 ffc5 	bl	800c9e4 <USBH_LL_GetURBState>
 8009a5a:	4603      	mov	r3, r0
 8009a5c:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 8009a5e:	7bbb      	ldrb	r3, [r7, #14]
 8009a60:	2b01      	cmp	r3, #1
 8009a62:	d110      	bne.n	8009a86 <USBH_HandleControl+0x16a>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	2209      	movs	r2, #9
 8009a68:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	2203      	movs	r2, #3
 8009a6e:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 8009a7e:	2200      	movs	r2, #0
 8009a80:	4619      	mov	r1, r3
 8009a82:	f000 fb7f 	bl	800a184 <osMessagePut>
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 8009a86:	7bbb      	ldrb	r3, [r7, #14]
 8009a88:	2b05      	cmp	r3, #5
 8009a8a:	d110      	bne.n	8009aae <USBH_HandleControl+0x192>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 8009a8c:	2303      	movs	r3, #3
 8009a8e:	73fb      	strb	r3, [r7, #15]

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	2203      	movs	r2, #3
 8009a94:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 8009aa4:	2200      	movs	r2, #0
 8009aa6:	4619      	mov	r1, r3
 8009aa8:	f000 fb6c 	bl	800a184 <osMessagePut>
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8009aac:	e171      	b.n	8009d92 <USBH_HandleControl+0x476>
        if (URB_Status == USBH_URB_ERROR)
 8009aae:	7bbb      	ldrb	r3, [r7, #14]
 8009ab0:	2b04      	cmp	r3, #4
 8009ab2:	f040 816e 	bne.w	8009d92 <USBH_HandleControl+0x476>
          phost->Control.state = CTRL_ERROR;
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	220b      	movs	r2, #11
 8009aba:	761a      	strb	r2, [r3, #24]
          phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	2203      	movs	r2, #3
 8009ac0:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
          (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 8009ad0:	2200      	movs	r2, #0
 8009ad2:	4619      	mov	r1, r3
 8009ad4:	f000 fb56 	bl	800a184 <osMessagePut>
      break;
 8009ad8:	e15b      	b.n	8009d92 <USBH_HandleControl+0x476>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	6899      	ldr	r1, [r3, #8]
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	899a      	ldrh	r2, [r3, #12]
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	795b      	ldrb	r3, [r3, #5]
 8009ae6:	2001      	movs	r0, #1
 8009ae8:	9000      	str	r0, [sp, #0]
 8009aea:	6878      	ldr	r0, [r7, #4]
 8009aec:	f000 f978 	bl	8009de0 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8009af6:	b29a      	uxth	r2, r3
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	2206      	movs	r2, #6
 8009b00:	761a      	strb	r2, [r3, #24]
      break;
 8009b02:	e14d      	b.n	8009da0 <USBH_HandleControl+0x484>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	795b      	ldrb	r3, [r3, #5]
 8009b08:	4619      	mov	r1, r3
 8009b0a:	6878      	ldr	r0, [r7, #4]
 8009b0c:	f002 ff6a 	bl	800c9e4 <USBH_LL_GetURBState>
 8009b10:	4603      	mov	r3, r0
 8009b12:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8009b14:	7bbb      	ldrb	r3, [r7, #14]
 8009b16:	2b01      	cmp	r3, #1
 8009b18:	d111      	bne.n	8009b3e <USBH_HandleControl+0x222>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 8009b1a:	687b      	ldr	r3, [r7, #4]
 8009b1c:	2207      	movs	r2, #7
 8009b1e:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 8009b20:	687b      	ldr	r3, [r7, #4]
 8009b22:	2203      	movs	r2, #3
 8009b24:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 8009b34:	2200      	movs	r2, #0
 8009b36:	4619      	mov	r1, r3
 8009b38:	f000 fb24 	bl	800a184 <osMessagePut>
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8009b3c:	e12b      	b.n	8009d96 <USBH_HandleControl+0x47a>
      else if (URB_Status == USBH_URB_STALL)
 8009b3e:	7bbb      	ldrb	r3, [r7, #14]
 8009b40:	2b05      	cmp	r3, #5
 8009b42:	d113      	bne.n	8009b6c <USBH_HandleControl+0x250>
        phost->Control.state = CTRL_STALLED;
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	220c      	movs	r2, #12
 8009b48:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 8009b4a:	2303      	movs	r3, #3
 8009b4c:	73fb      	strb	r3, [r7, #15]
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 8009b4e:	687b      	ldr	r3, [r7, #4]
 8009b50:	2203      	movs	r2, #3
 8009b52:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8009b5c:	687b      	ldr	r3, [r7, #4]
 8009b5e:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 8009b62:	2200      	movs	r2, #0
 8009b64:	4619      	mov	r1, r3
 8009b66:	f000 fb0d 	bl	800a184 <osMessagePut>
      break;
 8009b6a:	e114      	b.n	8009d96 <USBH_HandleControl+0x47a>
      else if (URB_Status == USBH_URB_NOTREADY)
 8009b6c:	7bbb      	ldrb	r3, [r7, #14]
 8009b6e:	2b02      	cmp	r3, #2
 8009b70:	d111      	bne.n	8009b96 <USBH_HandleControl+0x27a>
        phost->Control.state = CTRL_DATA_OUT;
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	2205      	movs	r2, #5
 8009b76:	761a      	strb	r2, [r3, #24]
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	2203      	movs	r2, #3
 8009b7c:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 8009b8c:	2200      	movs	r2, #0
 8009b8e:	4619      	mov	r1, r3
 8009b90:	f000 faf8 	bl	800a184 <osMessagePut>
      break;
 8009b94:	e0ff      	b.n	8009d96 <USBH_HandleControl+0x47a>
        if (URB_Status == USBH_URB_ERROR)
 8009b96:	7bbb      	ldrb	r3, [r7, #14]
 8009b98:	2b04      	cmp	r3, #4
 8009b9a:	f040 80fc 	bne.w	8009d96 <USBH_HandleControl+0x47a>
          phost->Control.state = CTRL_ERROR;
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	220b      	movs	r2, #11
 8009ba2:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 8009ba4:	2302      	movs	r3, #2
 8009ba6:	73fb      	strb	r3, [r7, #15]
          phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	2203      	movs	r2, #3
 8009bac:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
          (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 8009bbc:	2200      	movs	r2, #0
 8009bbe:	4619      	mov	r1, r3
 8009bc0:	f000 fae0 	bl	800a184 <osMessagePut>
      break;
 8009bc4:	e0e7      	b.n	8009d96 <USBH_HandleControl+0x47a>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	791b      	ldrb	r3, [r3, #4]
 8009bca:	2200      	movs	r2, #0
 8009bcc:	2100      	movs	r1, #0
 8009bce:	6878      	ldr	r0, [r7, #4]
 8009bd0:	f000 f92b 	bl	8009e2a <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8009bda:	b29a      	uxth	r2, r3
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	2208      	movs	r2, #8
 8009be4:	761a      	strb	r2, [r3, #24]

      break;
 8009be6:	e0db      	b.n	8009da0 <USBH_HandleControl+0x484>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	791b      	ldrb	r3, [r3, #4]
 8009bec:	4619      	mov	r1, r3
 8009bee:	6878      	ldr	r0, [r7, #4]
 8009bf0:	f002 fef8 	bl	800c9e4 <USBH_LL_GetURBState>
 8009bf4:	4603      	mov	r3, r0
 8009bf6:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8009bf8:	7bbb      	ldrb	r3, [r7, #14]
 8009bfa:	2b01      	cmp	r3, #1
 8009bfc:	d113      	bne.n	8009c26 <USBH_HandleControl+0x30a>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	220d      	movs	r2, #13
 8009c02:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 8009c04:	2300      	movs	r3, #0
 8009c06:	73fb      	strb	r3, [r7, #15]

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 8009c08:	687b      	ldr	r3, [r7, #4]
 8009c0a:	2203      	movs	r2, #3
 8009c0c:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 8009c1c:	2200      	movs	r2, #0
 8009c1e:	4619      	mov	r1, r3
 8009c20:	f000 fab0 	bl	800a184 <osMessagePut>
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8009c24:	e0b9      	b.n	8009d9a <USBH_HandleControl+0x47e>
      else if (URB_Status == USBH_URB_ERROR)
 8009c26:	7bbb      	ldrb	r3, [r7, #14]
 8009c28:	2b04      	cmp	r3, #4
 8009c2a:	d111      	bne.n	8009c50 <USBH_HandleControl+0x334>
        phost->Control.state = CTRL_ERROR;
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	220b      	movs	r2, #11
 8009c30:	761a      	strb	r2, [r3, #24]
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	2203      	movs	r2, #3
 8009c36:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 8009c46:	2200      	movs	r2, #0
 8009c48:	4619      	mov	r1, r3
 8009c4a:	f000 fa9b 	bl	800a184 <osMessagePut>
      break;
 8009c4e:	e0a4      	b.n	8009d9a <USBH_HandleControl+0x47e>
        if (URB_Status == USBH_URB_STALL)
 8009c50:	7bbb      	ldrb	r3, [r7, #14]
 8009c52:	2b05      	cmp	r3, #5
 8009c54:	f040 80a1 	bne.w	8009d9a <USBH_HandleControl+0x47e>
          status = USBH_NOT_SUPPORTED;
 8009c58:	2303      	movs	r3, #3
 8009c5a:	73fb      	strb	r3, [r7, #15]
          phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	2203      	movs	r2, #3
 8009c60:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
          (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 8009c70:	2200      	movs	r2, #0
 8009c72:	4619      	mov	r1, r3
 8009c74:	f000 fa86 	bl	800a184 <osMessagePut>
      break;
 8009c78:	e08f      	b.n	8009d9a <USBH_HandleControl+0x47e>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	795b      	ldrb	r3, [r3, #5]
 8009c7e:	2201      	movs	r2, #1
 8009c80:	9200      	str	r2, [sp, #0]
 8009c82:	2200      	movs	r2, #0
 8009c84:	2100      	movs	r1, #0
 8009c86:	6878      	ldr	r0, [r7, #4]
 8009c88:	f000 f8aa 	bl	8009de0 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8009c92:	b29a      	uxth	r2, r3
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	220a      	movs	r2, #10
 8009c9c:	761a      	strb	r2, [r3, #24]
      break;
 8009c9e:	e07f      	b.n	8009da0 <USBH_HandleControl+0x484>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	795b      	ldrb	r3, [r3, #5]
 8009ca4:	4619      	mov	r1, r3
 8009ca6:	6878      	ldr	r0, [r7, #4]
 8009ca8:	f002 fe9c 	bl	800c9e4 <USBH_LL_GetURBState>
 8009cac:	4603      	mov	r3, r0
 8009cae:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 8009cb0:	7bbb      	ldrb	r3, [r7, #14]
 8009cb2:	2b01      	cmp	r3, #1
 8009cb4:	d113      	bne.n	8009cde <USBH_HandleControl+0x3c2>
      {
        status = USBH_OK;
 8009cb6:	2300      	movs	r3, #0
 8009cb8:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	220d      	movs	r2, #13
 8009cbe:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	2203      	movs	r2, #3
 8009cc4:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8009cce:	687b      	ldr	r3, [r7, #4]
 8009cd0:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 8009cd4:	2200      	movs	r2, #0
 8009cd6:	4619      	mov	r1, r3
 8009cd8:	f000 fa54 	bl	800a184 <osMessagePut>
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8009cdc:	e05f      	b.n	8009d9e <USBH_HandleControl+0x482>
      else if (URB_Status == USBH_URB_NOTREADY)
 8009cde:	7bbb      	ldrb	r3, [r7, #14]
 8009ce0:	2b02      	cmp	r3, #2
 8009ce2:	d111      	bne.n	8009d08 <USBH_HandleControl+0x3ec>
        phost->Control.state = CTRL_STATUS_OUT;
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	2209      	movs	r2, #9
 8009ce8:	761a      	strb	r2, [r3, #24]
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	2203      	movs	r2, #3
 8009cee:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 8009cfe:	2200      	movs	r2, #0
 8009d00:	4619      	mov	r1, r3
 8009d02:	f000 fa3f 	bl	800a184 <osMessagePut>
      break;
 8009d06:	e04a      	b.n	8009d9e <USBH_HandleControl+0x482>
        if (URB_Status == USBH_URB_ERROR)
 8009d08:	7bbb      	ldrb	r3, [r7, #14]
 8009d0a:	2b04      	cmp	r3, #4
 8009d0c:	d147      	bne.n	8009d9e <USBH_HandleControl+0x482>
          phost->Control.state = CTRL_ERROR;
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	220b      	movs	r2, #11
 8009d12:	761a      	strb	r2, [r3, #24]
          phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	2203      	movs	r2, #3
 8009d18:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
          (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 8009d28:	2200      	movs	r2, #0
 8009d2a:	4619      	mov	r1, r3
 8009d2c:	f000 fa2a 	bl	800a184 <osMessagePut>
      break;
 8009d30:	e035      	b.n	8009d9e <USBH_HandleControl+0x482>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 8009d32:	687b      	ldr	r3, [r7, #4]
 8009d34:	7e5b      	ldrb	r3, [r3, #25]
 8009d36:	3301      	adds	r3, #1
 8009d38:	b2da      	uxtb	r2, r3
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	765a      	strb	r2, [r3, #25]
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	7e5b      	ldrb	r3, [r3, #25]
 8009d42:	2b02      	cmp	r3, #2
 8009d44:	d806      	bhi.n	8009d54 <USBH_HandleControl+0x438>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	2201      	movs	r2, #1
 8009d4a:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	2201      	movs	r2, #1
 8009d50:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 8009d52:	e025      	b.n	8009da0 <USBH_HandleControl+0x484>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 8009d54:	687b      	ldr	r3, [r7, #4]
 8009d56:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8009d5a:	2106      	movs	r1, #6
 8009d5c:	6878      	ldr	r0, [r7, #4]
 8009d5e:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	2200      	movs	r2, #0
 8009d64:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8009d66:	687b      	ldr	r3, [r7, #4]
 8009d68:	795b      	ldrb	r3, [r3, #5]
 8009d6a:	4619      	mov	r1, r3
 8009d6c:	6878      	ldr	r0, [r7, #4]
 8009d6e:	f000 f90d 	bl	8009f8c <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	791b      	ldrb	r3, [r3, #4]
 8009d76:	4619      	mov	r1, r3
 8009d78:	6878      	ldr	r0, [r7, #4]
 8009d7a:	f000 f907 	bl	8009f8c <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	2200      	movs	r2, #0
 8009d82:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 8009d84:	2302      	movs	r3, #2
 8009d86:	73fb      	strb	r3, [r7, #15]
      break;
 8009d88:	e00a      	b.n	8009da0 <USBH_HandleControl+0x484>

    default:
      break;
 8009d8a:	bf00      	nop
 8009d8c:	e008      	b.n	8009da0 <USBH_HandleControl+0x484>
      break;
 8009d8e:	bf00      	nop
 8009d90:	e006      	b.n	8009da0 <USBH_HandleControl+0x484>
      break;
 8009d92:	bf00      	nop
 8009d94:	e004      	b.n	8009da0 <USBH_HandleControl+0x484>
      break;
 8009d96:	bf00      	nop
 8009d98:	e002      	b.n	8009da0 <USBH_HandleControl+0x484>
      break;
 8009d9a:	bf00      	nop
 8009d9c:	e000      	b.n	8009da0 <USBH_HandleControl+0x484>
      break;
 8009d9e:	bf00      	nop
  }

  return status;
 8009da0:	7bfb      	ldrb	r3, [r7, #15]
}
 8009da2:	4618      	mov	r0, r3
 8009da4:	3710      	adds	r7, #16
 8009da6:	46bd      	mov	sp, r7
 8009da8:	bd80      	pop	{r7, pc}
 8009daa:	bf00      	nop

08009dac <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 8009dac:	b580      	push	{r7, lr}
 8009dae:	b088      	sub	sp, #32
 8009db0:	af04      	add	r7, sp, #16
 8009db2:	60f8      	str	r0, [r7, #12]
 8009db4:	60b9      	str	r1, [r7, #8]
 8009db6:	4613      	mov	r3, r2
 8009db8:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8009dba:	79f9      	ldrb	r1, [r7, #7]
 8009dbc:	2300      	movs	r3, #0
 8009dbe:	9303      	str	r3, [sp, #12]
 8009dc0:	2308      	movs	r3, #8
 8009dc2:	9302      	str	r3, [sp, #8]
 8009dc4:	68bb      	ldr	r3, [r7, #8]
 8009dc6:	9301      	str	r3, [sp, #4]
 8009dc8:	2300      	movs	r3, #0
 8009dca:	9300      	str	r3, [sp, #0]
 8009dcc:	2300      	movs	r3, #0
 8009dce:	2200      	movs	r2, #0
 8009dd0:	68f8      	ldr	r0, [r7, #12]
 8009dd2:	f002 fdd6 	bl	800c982 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 8009dd6:	2300      	movs	r3, #0
}
 8009dd8:	4618      	mov	r0, r3
 8009dda:	3710      	adds	r7, #16
 8009ddc:	46bd      	mov	sp, r7
 8009dde:	bd80      	pop	{r7, pc}

08009de0 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 8009de0:	b580      	push	{r7, lr}
 8009de2:	b088      	sub	sp, #32
 8009de4:	af04      	add	r7, sp, #16
 8009de6:	60f8      	str	r0, [r7, #12]
 8009de8:	60b9      	str	r1, [r7, #8]
 8009dea:	4611      	mov	r1, r2
 8009dec:	461a      	mov	r2, r3
 8009dee:	460b      	mov	r3, r1
 8009df0:	80fb      	strh	r3, [r7, #6]
 8009df2:	4613      	mov	r3, r2
 8009df4:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8009df6:	68fb      	ldr	r3, [r7, #12]
 8009df8:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8009dfc:	2b00      	cmp	r3, #0
 8009dfe:	d001      	beq.n	8009e04 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 8009e00:	2300      	movs	r3, #0
 8009e02:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8009e04:	7979      	ldrb	r1, [r7, #5]
 8009e06:	7e3b      	ldrb	r3, [r7, #24]
 8009e08:	9303      	str	r3, [sp, #12]
 8009e0a:	88fb      	ldrh	r3, [r7, #6]
 8009e0c:	9302      	str	r3, [sp, #8]
 8009e0e:	68bb      	ldr	r3, [r7, #8]
 8009e10:	9301      	str	r3, [sp, #4]
 8009e12:	2301      	movs	r3, #1
 8009e14:	9300      	str	r3, [sp, #0]
 8009e16:	2300      	movs	r3, #0
 8009e18:	2200      	movs	r2, #0
 8009e1a:	68f8      	ldr	r0, [r7, #12]
 8009e1c:	f002 fdb1 	bl	800c982 <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 8009e20:	2300      	movs	r3, #0
}
 8009e22:	4618      	mov	r0, r3
 8009e24:	3710      	adds	r7, #16
 8009e26:	46bd      	mov	sp, r7
 8009e28:	bd80      	pop	{r7, pc}

08009e2a <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 8009e2a:	b580      	push	{r7, lr}
 8009e2c:	b088      	sub	sp, #32
 8009e2e:	af04      	add	r7, sp, #16
 8009e30:	60f8      	str	r0, [r7, #12]
 8009e32:	60b9      	str	r1, [r7, #8]
 8009e34:	4611      	mov	r1, r2
 8009e36:	461a      	mov	r2, r3
 8009e38:	460b      	mov	r3, r1
 8009e3a:	80fb      	strh	r3, [r7, #6]
 8009e3c:	4613      	mov	r3, r2
 8009e3e:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8009e40:	7979      	ldrb	r1, [r7, #5]
 8009e42:	2300      	movs	r3, #0
 8009e44:	9303      	str	r3, [sp, #12]
 8009e46:	88fb      	ldrh	r3, [r7, #6]
 8009e48:	9302      	str	r3, [sp, #8]
 8009e4a:	68bb      	ldr	r3, [r7, #8]
 8009e4c:	9301      	str	r3, [sp, #4]
 8009e4e:	2301      	movs	r3, #1
 8009e50:	9300      	str	r3, [sp, #0]
 8009e52:	2300      	movs	r3, #0
 8009e54:	2201      	movs	r2, #1
 8009e56:	68f8      	ldr	r0, [r7, #12]
 8009e58:	f002 fd93 	bl	800c982 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8009e5c:	2300      	movs	r3, #0

}
 8009e5e:	4618      	mov	r0, r3
 8009e60:	3710      	adds	r7, #16
 8009e62:	46bd      	mov	sp, r7
 8009e64:	bd80      	pop	{r7, pc}

08009e66 <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 8009e66:	b580      	push	{r7, lr}
 8009e68:	b088      	sub	sp, #32
 8009e6a:	af04      	add	r7, sp, #16
 8009e6c:	60f8      	str	r0, [r7, #12]
 8009e6e:	60b9      	str	r1, [r7, #8]
 8009e70:	4611      	mov	r1, r2
 8009e72:	461a      	mov	r2, r3
 8009e74:	460b      	mov	r3, r1
 8009e76:	80fb      	strh	r3, [r7, #6]
 8009e78:	4613      	mov	r3, r2
 8009e7a:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8009e7c:	68fb      	ldr	r3, [r7, #12]
 8009e7e:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8009e82:	2b00      	cmp	r3, #0
 8009e84:	d001      	beq.n	8009e8a <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 8009e86:	2300      	movs	r3, #0
 8009e88:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8009e8a:	7979      	ldrb	r1, [r7, #5]
 8009e8c:	7e3b      	ldrb	r3, [r7, #24]
 8009e8e:	9303      	str	r3, [sp, #12]
 8009e90:	88fb      	ldrh	r3, [r7, #6]
 8009e92:	9302      	str	r3, [sp, #8]
 8009e94:	68bb      	ldr	r3, [r7, #8]
 8009e96:	9301      	str	r3, [sp, #4]
 8009e98:	2301      	movs	r3, #1
 8009e9a:	9300      	str	r3, [sp, #0]
 8009e9c:	2302      	movs	r3, #2
 8009e9e:	2200      	movs	r2, #0
 8009ea0:	68f8      	ldr	r0, [r7, #12]
 8009ea2:	f002 fd6e 	bl	800c982 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 8009ea6:	2300      	movs	r3, #0
}
 8009ea8:	4618      	mov	r0, r3
 8009eaa:	3710      	adds	r7, #16
 8009eac:	46bd      	mov	sp, r7
 8009eae:	bd80      	pop	{r7, pc}

08009eb0 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 8009eb0:	b580      	push	{r7, lr}
 8009eb2:	b088      	sub	sp, #32
 8009eb4:	af04      	add	r7, sp, #16
 8009eb6:	60f8      	str	r0, [r7, #12]
 8009eb8:	60b9      	str	r1, [r7, #8]
 8009eba:	4611      	mov	r1, r2
 8009ebc:	461a      	mov	r2, r3
 8009ebe:	460b      	mov	r3, r1
 8009ec0:	80fb      	strh	r3, [r7, #6]
 8009ec2:	4613      	mov	r3, r2
 8009ec4:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8009ec6:	7979      	ldrb	r1, [r7, #5]
 8009ec8:	2300      	movs	r3, #0
 8009eca:	9303      	str	r3, [sp, #12]
 8009ecc:	88fb      	ldrh	r3, [r7, #6]
 8009ece:	9302      	str	r3, [sp, #8]
 8009ed0:	68bb      	ldr	r3, [r7, #8]
 8009ed2:	9301      	str	r3, [sp, #4]
 8009ed4:	2301      	movs	r3, #1
 8009ed6:	9300      	str	r3, [sp, #0]
 8009ed8:	2302      	movs	r3, #2
 8009eda:	2201      	movs	r2, #1
 8009edc:	68f8      	ldr	r0, [r7, #12]
 8009ede:	f002 fd50 	bl	800c982 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8009ee2:	2300      	movs	r3, #0
}
 8009ee4:	4618      	mov	r0, r3
 8009ee6:	3710      	adds	r7, #16
 8009ee8:	46bd      	mov	sp, r7
 8009eea:	bd80      	pop	{r7, pc}

08009eec <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8009eec:	b580      	push	{r7, lr}
 8009eee:	b086      	sub	sp, #24
 8009ef0:	af04      	add	r7, sp, #16
 8009ef2:	6078      	str	r0, [r7, #4]
 8009ef4:	4608      	mov	r0, r1
 8009ef6:	4611      	mov	r1, r2
 8009ef8:	461a      	mov	r2, r3
 8009efa:	4603      	mov	r3, r0
 8009efc:	70fb      	strb	r3, [r7, #3]
 8009efe:	460b      	mov	r3, r1
 8009f00:	70bb      	strb	r3, [r7, #2]
 8009f02:	4613      	mov	r3, r2
 8009f04:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 8009f06:	7878      	ldrb	r0, [r7, #1]
 8009f08:	78ba      	ldrb	r2, [r7, #2]
 8009f0a:	78f9      	ldrb	r1, [r7, #3]
 8009f0c:	8b3b      	ldrh	r3, [r7, #24]
 8009f0e:	9302      	str	r3, [sp, #8]
 8009f10:	7d3b      	ldrb	r3, [r7, #20]
 8009f12:	9301      	str	r3, [sp, #4]
 8009f14:	7c3b      	ldrb	r3, [r7, #16]
 8009f16:	9300      	str	r3, [sp, #0]
 8009f18:	4603      	mov	r3, r0
 8009f1a:	6878      	ldr	r0, [r7, #4]
 8009f1c:	f002 fce3 	bl	800c8e6 <USBH_LL_OpenPipe>

  return USBH_OK;
 8009f20:	2300      	movs	r3, #0
}
 8009f22:	4618      	mov	r0, r3
 8009f24:	3708      	adds	r7, #8
 8009f26:	46bd      	mov	sp, r7
 8009f28:	bd80      	pop	{r7, pc}

08009f2a <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 8009f2a:	b580      	push	{r7, lr}
 8009f2c:	b082      	sub	sp, #8
 8009f2e:	af00      	add	r7, sp, #0
 8009f30:	6078      	str	r0, [r7, #4]
 8009f32:	460b      	mov	r3, r1
 8009f34:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 8009f36:	78fb      	ldrb	r3, [r7, #3]
 8009f38:	4619      	mov	r1, r3
 8009f3a:	6878      	ldr	r0, [r7, #4]
 8009f3c:	f002 fd02 	bl	800c944 <USBH_LL_ClosePipe>

  return USBH_OK;
 8009f40:	2300      	movs	r3, #0
}
 8009f42:	4618      	mov	r0, r3
 8009f44:	3708      	adds	r7, #8
 8009f46:	46bd      	mov	sp, r7
 8009f48:	bd80      	pop	{r7, pc}

08009f4a <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 8009f4a:	b580      	push	{r7, lr}
 8009f4c:	b084      	sub	sp, #16
 8009f4e:	af00      	add	r7, sp, #0
 8009f50:	6078      	str	r0, [r7, #4]
 8009f52:	460b      	mov	r3, r1
 8009f54:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 8009f56:	6878      	ldr	r0, [r7, #4]
 8009f58:	f000 f836 	bl	8009fc8 <USBH_GetFreePipe>
 8009f5c:	4603      	mov	r3, r0
 8009f5e:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 8009f60:	89fb      	ldrh	r3, [r7, #14]
 8009f62:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8009f66:	4293      	cmp	r3, r2
 8009f68:	d00a      	beq.n	8009f80 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 8009f6a:	78fa      	ldrb	r2, [r7, #3]
 8009f6c:	89fb      	ldrh	r3, [r7, #14]
 8009f6e:	f003 030f 	and.w	r3, r3, #15
 8009f72:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8009f76:	6879      	ldr	r1, [r7, #4]
 8009f78:	33e0      	adds	r3, #224	; 0xe0
 8009f7a:	009b      	lsls	r3, r3, #2
 8009f7c:	440b      	add	r3, r1
 8009f7e:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 8009f80:	89fb      	ldrh	r3, [r7, #14]
 8009f82:	b2db      	uxtb	r3, r3
}
 8009f84:	4618      	mov	r0, r3
 8009f86:	3710      	adds	r7, #16
 8009f88:	46bd      	mov	sp, r7
 8009f8a:	bd80      	pop	{r7, pc}

08009f8c <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 8009f8c:	b480      	push	{r7}
 8009f8e:	b083      	sub	sp, #12
 8009f90:	af00      	add	r7, sp, #0
 8009f92:	6078      	str	r0, [r7, #4]
 8009f94:	460b      	mov	r3, r1
 8009f96:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 8009f98:	78fb      	ldrb	r3, [r7, #3]
 8009f9a:	2b0f      	cmp	r3, #15
 8009f9c:	d80d      	bhi.n	8009fba <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 8009f9e:	78fb      	ldrb	r3, [r7, #3]
 8009fa0:	687a      	ldr	r2, [r7, #4]
 8009fa2:	33e0      	adds	r3, #224	; 0xe0
 8009fa4:	009b      	lsls	r3, r3, #2
 8009fa6:	4413      	add	r3, r2
 8009fa8:	685a      	ldr	r2, [r3, #4]
 8009faa:	78fb      	ldrb	r3, [r7, #3]
 8009fac:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8009fb0:	6879      	ldr	r1, [r7, #4]
 8009fb2:	33e0      	adds	r3, #224	; 0xe0
 8009fb4:	009b      	lsls	r3, r3, #2
 8009fb6:	440b      	add	r3, r1
 8009fb8:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 8009fba:	2300      	movs	r3, #0
}
 8009fbc:	4618      	mov	r0, r3
 8009fbe:	370c      	adds	r7, #12
 8009fc0:	46bd      	mov	sp, r7
 8009fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fc6:	4770      	bx	lr

08009fc8 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 8009fc8:	b480      	push	{r7}
 8009fca:	b085      	sub	sp, #20
 8009fcc:	af00      	add	r7, sp, #0
 8009fce:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 8009fd0:	2300      	movs	r3, #0
 8009fd2:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < USBH_MAX_PIPES_NBR ; idx++)
 8009fd4:	2300      	movs	r3, #0
 8009fd6:	73fb      	strb	r3, [r7, #15]
 8009fd8:	e00f      	b.n	8009ffa <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 8009fda:	7bfb      	ldrb	r3, [r7, #15]
 8009fdc:	687a      	ldr	r2, [r7, #4]
 8009fde:	33e0      	adds	r3, #224	; 0xe0
 8009fe0:	009b      	lsls	r3, r3, #2
 8009fe2:	4413      	add	r3, r2
 8009fe4:	685b      	ldr	r3, [r3, #4]
 8009fe6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009fea:	2b00      	cmp	r3, #0
 8009fec:	d102      	bne.n	8009ff4 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 8009fee:	7bfb      	ldrb	r3, [r7, #15]
 8009ff0:	b29b      	uxth	r3, r3
 8009ff2:	e007      	b.n	800a004 <USBH_GetFreePipe+0x3c>
  for (idx = 0U ; idx < USBH_MAX_PIPES_NBR ; idx++)
 8009ff4:	7bfb      	ldrb	r3, [r7, #15]
 8009ff6:	3301      	adds	r3, #1
 8009ff8:	73fb      	strb	r3, [r7, #15]
 8009ffa:	7bfb      	ldrb	r3, [r7, #15]
 8009ffc:	2b0f      	cmp	r3, #15
 8009ffe:	d9ec      	bls.n	8009fda <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 800a000:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 800a004:	4618      	mov	r0, r3
 800a006:	3714      	adds	r7, #20
 800a008:	46bd      	mov	sp, r7
 800a00a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a00e:	4770      	bx	lr

0800a010 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800a010:	b480      	push	{r7}
 800a012:	b085      	sub	sp, #20
 800a014:	af00      	add	r7, sp, #0
 800a016:	4603      	mov	r3, r0
 800a018:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800a01a:	2300      	movs	r3, #0
 800a01c:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800a01e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800a022:	2b84      	cmp	r3, #132	; 0x84
 800a024:	d005      	beq.n	800a032 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800a026:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800a02a:	68fb      	ldr	r3, [r7, #12]
 800a02c:	4413      	add	r3, r2
 800a02e:	3303      	adds	r3, #3
 800a030:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800a032:	68fb      	ldr	r3, [r7, #12]
}
 800a034:	4618      	mov	r0, r3
 800a036:	3714      	adds	r7, #20
 800a038:	46bd      	mov	sp, r7
 800a03a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a03e:	4770      	bx	lr

0800a040 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 800a040:	b480      	push	{r7}
 800a042:	b083      	sub	sp, #12
 800a044:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a046:	f3ef 8305 	mrs	r3, IPSR
 800a04a:	607b      	str	r3, [r7, #4]
  return(result);
 800a04c:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 800a04e:	2b00      	cmp	r3, #0
 800a050:	bf14      	ite	ne
 800a052:	2301      	movne	r3, #1
 800a054:	2300      	moveq	r3, #0
 800a056:	b2db      	uxtb	r3, r3
}
 800a058:	4618      	mov	r0, r3
 800a05a:	370c      	adds	r7, #12
 800a05c:	46bd      	mov	sp, r7
 800a05e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a062:	4770      	bx	lr

0800a064 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800a064:	b580      	push	{r7, lr}
 800a066:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800a068:	f001 f916 	bl	800b298 <vTaskStartScheduler>
  
  return osOK;
 800a06c:	2300      	movs	r3, #0
}
 800a06e:	4618      	mov	r0, r3
 800a070:	bd80      	pop	{r7, pc}

0800a072 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800a072:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a074:	b089      	sub	sp, #36	; 0x24
 800a076:	af04      	add	r7, sp, #16
 800a078:	6078      	str	r0, [r7, #4]
 800a07a:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	695b      	ldr	r3, [r3, #20]
 800a080:	2b00      	cmp	r3, #0
 800a082:	d020      	beq.n	800a0c6 <osThreadCreate+0x54>
 800a084:	687b      	ldr	r3, [r7, #4]
 800a086:	699b      	ldr	r3, [r3, #24]
 800a088:	2b00      	cmp	r3, #0
 800a08a:	d01c      	beq.n	800a0c6 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	685c      	ldr	r4, [r3, #4]
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	681d      	ldr	r5, [r3, #0]
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	691e      	ldr	r6, [r3, #16]
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800a09e:	4618      	mov	r0, r3
 800a0a0:	f7ff ffb6 	bl	800a010 <makeFreeRtosPriority>
 800a0a4:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 800a0a6:	687b      	ldr	r3, [r7, #4]
 800a0a8:	695b      	ldr	r3, [r3, #20]
 800a0aa:	687a      	ldr	r2, [r7, #4]
 800a0ac:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800a0ae:	9202      	str	r2, [sp, #8]
 800a0b0:	9301      	str	r3, [sp, #4]
 800a0b2:	9100      	str	r1, [sp, #0]
 800a0b4:	683b      	ldr	r3, [r7, #0]
 800a0b6:	4632      	mov	r2, r6
 800a0b8:	4629      	mov	r1, r5
 800a0ba:	4620      	mov	r0, r4
 800a0bc:	f000 ff0e 	bl	800aedc <xTaskCreateStatic>
 800a0c0:	4603      	mov	r3, r0
 800a0c2:	60fb      	str	r3, [r7, #12]
 800a0c4:	e01c      	b.n	800a100 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	685c      	ldr	r4, [r3, #4]
 800a0ca:	687b      	ldr	r3, [r7, #4]
 800a0cc:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800a0d2:	b29e      	uxth	r6, r3
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800a0da:	4618      	mov	r0, r3
 800a0dc:	f7ff ff98 	bl	800a010 <makeFreeRtosPriority>
 800a0e0:	4602      	mov	r2, r0
 800a0e2:	f107 030c 	add.w	r3, r7, #12
 800a0e6:	9301      	str	r3, [sp, #4]
 800a0e8:	9200      	str	r2, [sp, #0]
 800a0ea:	683b      	ldr	r3, [r7, #0]
 800a0ec:	4632      	mov	r2, r6
 800a0ee:	4629      	mov	r1, r5
 800a0f0:	4620      	mov	r0, r4
 800a0f2:	f000 ff50 	bl	800af96 <xTaskCreate>
 800a0f6:	4603      	mov	r3, r0
 800a0f8:	2b01      	cmp	r3, #1
 800a0fa:	d001      	beq.n	800a100 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800a0fc:	2300      	movs	r3, #0
 800a0fe:	e000      	b.n	800a102 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800a100:	68fb      	ldr	r3, [r7, #12]
}
 800a102:	4618      	mov	r0, r3
 800a104:	3714      	adds	r7, #20
 800a106:	46bd      	mov	sp, r7
 800a108:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800a10a <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800a10a:	b580      	push	{r7, lr}
 800a10c:	b084      	sub	sp, #16
 800a10e:	af00      	add	r7, sp, #0
 800a110:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800a116:	68fb      	ldr	r3, [r7, #12]
 800a118:	2b00      	cmp	r3, #0
 800a11a:	d001      	beq.n	800a120 <osDelay+0x16>
 800a11c:	68fb      	ldr	r3, [r7, #12]
 800a11e:	e000      	b.n	800a122 <osDelay+0x18>
 800a120:	2301      	movs	r3, #1
 800a122:	4618      	mov	r0, r3
 800a124:	f001 f884 	bl	800b230 <vTaskDelay>
  
  return osOK;
 800a128:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800a12a:	4618      	mov	r0, r3
 800a12c:	3710      	adds	r7, #16
 800a12e:	46bd      	mov	sp, r7
 800a130:	bd80      	pop	{r7, pc}

0800a132 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 800a132:	b590      	push	{r4, r7, lr}
 800a134:	b085      	sub	sp, #20
 800a136:	af02      	add	r7, sp, #8
 800a138:	6078      	str	r0, [r7, #4]
 800a13a:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	689b      	ldr	r3, [r3, #8]
 800a140:	2b00      	cmp	r3, #0
 800a142:	d011      	beq.n	800a168 <osMessageCreate+0x36>
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	68db      	ldr	r3, [r3, #12]
 800a148:	2b00      	cmp	r3, #0
 800a14a:	d00d      	beq.n	800a168 <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 800a14c:	687b      	ldr	r3, [r7, #4]
 800a14e:	6818      	ldr	r0, [r3, #0]
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	6859      	ldr	r1, [r3, #4]
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	689a      	ldr	r2, [r3, #8]
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	68db      	ldr	r3, [r3, #12]
 800a15c:	2400      	movs	r4, #0
 800a15e:	9400      	str	r4, [sp, #0]
 800a160:	f000 f9e0 	bl	800a524 <xQueueGenericCreateStatic>
 800a164:	4603      	mov	r3, r0
 800a166:	e008      	b.n	800a17a <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 800a168:	687b      	ldr	r3, [r7, #4]
 800a16a:	6818      	ldr	r0, [r3, #0]
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	685b      	ldr	r3, [r3, #4]
 800a170:	2200      	movs	r2, #0
 800a172:	4619      	mov	r1, r3
 800a174:	f000 fa4e 	bl	800a614 <xQueueGenericCreate>
 800a178:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 800a17a:	4618      	mov	r0, r3
 800a17c:	370c      	adds	r7, #12
 800a17e:	46bd      	mov	sp, r7
 800a180:	bd90      	pop	{r4, r7, pc}
	...

0800a184 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 800a184:	b580      	push	{r7, lr}
 800a186:	b086      	sub	sp, #24
 800a188:	af00      	add	r7, sp, #0
 800a18a:	60f8      	str	r0, [r7, #12]
 800a18c:	60b9      	str	r1, [r7, #8]
 800a18e:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 800a190:	2300      	movs	r3, #0
 800a192:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 800a198:	697b      	ldr	r3, [r7, #20]
 800a19a:	2b00      	cmp	r3, #0
 800a19c:	d101      	bne.n	800a1a2 <osMessagePut+0x1e>
    ticks = 1;
 800a19e:	2301      	movs	r3, #1
 800a1a0:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 800a1a2:	f7ff ff4d 	bl	800a040 <inHandlerMode>
 800a1a6:	4603      	mov	r3, r0
 800a1a8:	2b00      	cmp	r3, #0
 800a1aa:	d018      	beq.n	800a1de <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 800a1ac:	f107 0210 	add.w	r2, r7, #16
 800a1b0:	f107 0108 	add.w	r1, r7, #8
 800a1b4:	2300      	movs	r3, #0
 800a1b6:	68f8      	ldr	r0, [r7, #12]
 800a1b8:	f000 fb84 	bl	800a8c4 <xQueueGenericSendFromISR>
 800a1bc:	4603      	mov	r3, r0
 800a1be:	2b01      	cmp	r3, #1
 800a1c0:	d001      	beq.n	800a1c6 <osMessagePut+0x42>
      return osErrorOS;
 800a1c2:	23ff      	movs	r3, #255	; 0xff
 800a1c4:	e018      	b.n	800a1f8 <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800a1c6:	693b      	ldr	r3, [r7, #16]
 800a1c8:	2b00      	cmp	r3, #0
 800a1ca:	d014      	beq.n	800a1f6 <osMessagePut+0x72>
 800a1cc:	4b0c      	ldr	r3, [pc, #48]	; (800a200 <osMessagePut+0x7c>)
 800a1ce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a1d2:	601a      	str	r2, [r3, #0]
 800a1d4:	f3bf 8f4f 	dsb	sy
 800a1d8:	f3bf 8f6f 	isb	sy
 800a1dc:	e00b      	b.n	800a1f6 <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 800a1de:	f107 0108 	add.w	r1, r7, #8
 800a1e2:	2300      	movs	r3, #0
 800a1e4:	697a      	ldr	r2, [r7, #20]
 800a1e6:	68f8      	ldr	r0, [r7, #12]
 800a1e8:	f000 fa6e 	bl	800a6c8 <xQueueGenericSend>
 800a1ec:	4603      	mov	r3, r0
 800a1ee:	2b01      	cmp	r3, #1
 800a1f0:	d001      	beq.n	800a1f6 <osMessagePut+0x72>
      return osErrorOS;
 800a1f2:	23ff      	movs	r3, #255	; 0xff
 800a1f4:	e000      	b.n	800a1f8 <osMessagePut+0x74>
    }
  }
  
  return osOK;
 800a1f6:	2300      	movs	r3, #0
}
 800a1f8:	4618      	mov	r0, r3
 800a1fa:	3718      	adds	r7, #24
 800a1fc:	46bd      	mov	sp, r7
 800a1fe:	bd80      	pop	{r7, pc}
 800a200:	e000ed04 	.word	0xe000ed04

0800a204 <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 800a204:	b590      	push	{r4, r7, lr}
 800a206:	b08b      	sub	sp, #44	; 0x2c
 800a208:	af00      	add	r7, sp, #0
 800a20a:	60f8      	str	r0, [r7, #12]
 800a20c:	60b9      	str	r1, [r7, #8]
 800a20e:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 800a210:	68bb      	ldr	r3, [r7, #8]
 800a212:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 800a214:	2300      	movs	r3, #0
 800a216:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 800a218:	68bb      	ldr	r3, [r7, #8]
 800a21a:	2b00      	cmp	r3, #0
 800a21c:	d10a      	bne.n	800a234 <osMessageGet+0x30>
    event.status = osErrorParameter;
 800a21e:	2380      	movs	r3, #128	; 0x80
 800a220:	617b      	str	r3, [r7, #20]
    return event;
 800a222:	68fb      	ldr	r3, [r7, #12]
 800a224:	461c      	mov	r4, r3
 800a226:	f107 0314 	add.w	r3, r7, #20
 800a22a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800a22e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800a232:	e054      	b.n	800a2de <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 800a234:	2300      	movs	r3, #0
 800a236:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 800a238:	2300      	movs	r3, #0
 800a23a:	627b      	str	r3, [r7, #36]	; 0x24
  if (millisec == osWaitForever) {
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a242:	d103      	bne.n	800a24c <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 800a244:	f04f 33ff 	mov.w	r3, #4294967295
 800a248:	627b      	str	r3, [r7, #36]	; 0x24
 800a24a:	e009      	b.n	800a260 <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	2b00      	cmp	r3, #0
 800a250:	d006      	beq.n	800a260 <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 800a252:	687b      	ldr	r3, [r7, #4]
 800a254:	627b      	str	r3, [r7, #36]	; 0x24
    if (ticks == 0) {
 800a256:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a258:	2b00      	cmp	r3, #0
 800a25a:	d101      	bne.n	800a260 <osMessageGet+0x5c>
      ticks = 1;
 800a25c:	2301      	movs	r3, #1
 800a25e:	627b      	str	r3, [r7, #36]	; 0x24
    }
  }
  
  if (inHandlerMode()) {
 800a260:	f7ff feee 	bl	800a040 <inHandlerMode>
 800a264:	4603      	mov	r3, r0
 800a266:	2b00      	cmp	r3, #0
 800a268:	d01c      	beq.n	800a2a4 <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 800a26a:	f107 0220 	add.w	r2, r7, #32
 800a26e:	f107 0314 	add.w	r3, r7, #20
 800a272:	3304      	adds	r3, #4
 800a274:	4619      	mov	r1, r3
 800a276:	68b8      	ldr	r0, [r7, #8]
 800a278:	f000 fca0 	bl	800abbc <xQueueReceiveFromISR>
 800a27c:	4603      	mov	r3, r0
 800a27e:	2b01      	cmp	r3, #1
 800a280:	d102      	bne.n	800a288 <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 800a282:	2310      	movs	r3, #16
 800a284:	617b      	str	r3, [r7, #20]
 800a286:	e001      	b.n	800a28c <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 800a288:	2300      	movs	r3, #0
 800a28a:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 800a28c:	6a3b      	ldr	r3, [r7, #32]
 800a28e:	2b00      	cmp	r3, #0
 800a290:	d01d      	beq.n	800a2ce <osMessageGet+0xca>
 800a292:	4b15      	ldr	r3, [pc, #84]	; (800a2e8 <osMessageGet+0xe4>)
 800a294:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a298:	601a      	str	r2, [r3, #0]
 800a29a:	f3bf 8f4f 	dsb	sy
 800a29e:	f3bf 8f6f 	isb	sy
 800a2a2:	e014      	b.n	800a2ce <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 800a2a4:	f107 0314 	add.w	r3, r7, #20
 800a2a8:	3304      	adds	r3, #4
 800a2aa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a2ac:	4619      	mov	r1, r3
 800a2ae:	68b8      	ldr	r0, [r7, #8]
 800a2b0:	f000 fba4 	bl	800a9fc <xQueueReceive>
 800a2b4:	4603      	mov	r3, r0
 800a2b6:	2b01      	cmp	r3, #1
 800a2b8:	d102      	bne.n	800a2c0 <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 800a2ba:	2310      	movs	r3, #16
 800a2bc:	617b      	str	r3, [r7, #20]
 800a2be:	e006      	b.n	800a2ce <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 800a2c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a2c2:	2b00      	cmp	r3, #0
 800a2c4:	d101      	bne.n	800a2ca <osMessageGet+0xc6>
 800a2c6:	2300      	movs	r3, #0
 800a2c8:	e000      	b.n	800a2cc <osMessageGet+0xc8>
 800a2ca:	2340      	movs	r3, #64	; 0x40
 800a2cc:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 800a2ce:	68fb      	ldr	r3, [r7, #12]
 800a2d0:	461c      	mov	r4, r3
 800a2d2:	f107 0314 	add.w	r3, r7, #20
 800a2d6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800a2da:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 800a2de:	68f8      	ldr	r0, [r7, #12]
 800a2e0:	372c      	adds	r7, #44	; 0x2c
 800a2e2:	46bd      	mov	sp, r7
 800a2e4:	bd90      	pop	{r4, r7, pc}
 800a2e6:	bf00      	nop
 800a2e8:	e000ed04 	.word	0xe000ed04

0800a2ec <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800a2ec:	b480      	push	{r7}
 800a2ee:	b083      	sub	sp, #12
 800a2f0:	af00      	add	r7, sp, #0
 800a2f2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a2f4:	687b      	ldr	r3, [r7, #4]
 800a2f6:	f103 0208 	add.w	r2, r3, #8
 800a2fa:	687b      	ldr	r3, [r7, #4]
 800a2fc:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800a2fe:	687b      	ldr	r3, [r7, #4]
 800a300:	f04f 32ff 	mov.w	r2, #4294967295
 800a304:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a306:	687b      	ldr	r3, [r7, #4]
 800a308:	f103 0208 	add.w	r2, r3, #8
 800a30c:	687b      	ldr	r3, [r7, #4]
 800a30e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a310:	687b      	ldr	r3, [r7, #4]
 800a312:	f103 0208 	add.w	r2, r3, #8
 800a316:	687b      	ldr	r3, [r7, #4]
 800a318:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800a31a:	687b      	ldr	r3, [r7, #4]
 800a31c:	2200      	movs	r2, #0
 800a31e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800a320:	bf00      	nop
 800a322:	370c      	adds	r7, #12
 800a324:	46bd      	mov	sp, r7
 800a326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a32a:	4770      	bx	lr

0800a32c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800a32c:	b480      	push	{r7}
 800a32e:	b083      	sub	sp, #12
 800a330:	af00      	add	r7, sp, #0
 800a332:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	2200      	movs	r2, #0
 800a338:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800a33a:	bf00      	nop
 800a33c:	370c      	adds	r7, #12
 800a33e:	46bd      	mov	sp, r7
 800a340:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a344:	4770      	bx	lr

0800a346 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a346:	b480      	push	{r7}
 800a348:	b085      	sub	sp, #20
 800a34a:	af00      	add	r7, sp, #0
 800a34c:	6078      	str	r0, [r7, #4]
 800a34e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	685b      	ldr	r3, [r3, #4]
 800a354:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800a356:	683b      	ldr	r3, [r7, #0]
 800a358:	68fa      	ldr	r2, [r7, #12]
 800a35a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800a35c:	68fb      	ldr	r3, [r7, #12]
 800a35e:	689a      	ldr	r2, [r3, #8]
 800a360:	683b      	ldr	r3, [r7, #0]
 800a362:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800a364:	68fb      	ldr	r3, [r7, #12]
 800a366:	689b      	ldr	r3, [r3, #8]
 800a368:	683a      	ldr	r2, [r7, #0]
 800a36a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800a36c:	68fb      	ldr	r3, [r7, #12]
 800a36e:	683a      	ldr	r2, [r7, #0]
 800a370:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800a372:	683b      	ldr	r3, [r7, #0]
 800a374:	687a      	ldr	r2, [r7, #4]
 800a376:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	681b      	ldr	r3, [r3, #0]
 800a37c:	1c5a      	adds	r2, r3, #1
 800a37e:	687b      	ldr	r3, [r7, #4]
 800a380:	601a      	str	r2, [r3, #0]
}
 800a382:	bf00      	nop
 800a384:	3714      	adds	r7, #20
 800a386:	46bd      	mov	sp, r7
 800a388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a38c:	4770      	bx	lr

0800a38e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a38e:	b480      	push	{r7}
 800a390:	b085      	sub	sp, #20
 800a392:	af00      	add	r7, sp, #0
 800a394:	6078      	str	r0, [r7, #4]
 800a396:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800a398:	683b      	ldr	r3, [r7, #0]
 800a39a:	681b      	ldr	r3, [r3, #0]
 800a39c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800a39e:	68bb      	ldr	r3, [r7, #8]
 800a3a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a3a4:	d103      	bne.n	800a3ae <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800a3a6:	687b      	ldr	r3, [r7, #4]
 800a3a8:	691b      	ldr	r3, [r3, #16]
 800a3aa:	60fb      	str	r3, [r7, #12]
 800a3ac:	e00c      	b.n	800a3c8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800a3ae:	687b      	ldr	r3, [r7, #4]
 800a3b0:	3308      	adds	r3, #8
 800a3b2:	60fb      	str	r3, [r7, #12]
 800a3b4:	e002      	b.n	800a3bc <vListInsert+0x2e>
 800a3b6:	68fb      	ldr	r3, [r7, #12]
 800a3b8:	685b      	ldr	r3, [r3, #4]
 800a3ba:	60fb      	str	r3, [r7, #12]
 800a3bc:	68fb      	ldr	r3, [r7, #12]
 800a3be:	685b      	ldr	r3, [r3, #4]
 800a3c0:	681b      	ldr	r3, [r3, #0]
 800a3c2:	68ba      	ldr	r2, [r7, #8]
 800a3c4:	429a      	cmp	r2, r3
 800a3c6:	d2f6      	bcs.n	800a3b6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800a3c8:	68fb      	ldr	r3, [r7, #12]
 800a3ca:	685a      	ldr	r2, [r3, #4]
 800a3cc:	683b      	ldr	r3, [r7, #0]
 800a3ce:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800a3d0:	683b      	ldr	r3, [r7, #0]
 800a3d2:	685b      	ldr	r3, [r3, #4]
 800a3d4:	683a      	ldr	r2, [r7, #0]
 800a3d6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800a3d8:	683b      	ldr	r3, [r7, #0]
 800a3da:	68fa      	ldr	r2, [r7, #12]
 800a3dc:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800a3de:	68fb      	ldr	r3, [r7, #12]
 800a3e0:	683a      	ldr	r2, [r7, #0]
 800a3e2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800a3e4:	683b      	ldr	r3, [r7, #0]
 800a3e6:	687a      	ldr	r2, [r7, #4]
 800a3e8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	681b      	ldr	r3, [r3, #0]
 800a3ee:	1c5a      	adds	r2, r3, #1
 800a3f0:	687b      	ldr	r3, [r7, #4]
 800a3f2:	601a      	str	r2, [r3, #0]
}
 800a3f4:	bf00      	nop
 800a3f6:	3714      	adds	r7, #20
 800a3f8:	46bd      	mov	sp, r7
 800a3fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3fe:	4770      	bx	lr

0800a400 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800a400:	b480      	push	{r7}
 800a402:	b085      	sub	sp, #20
 800a404:	af00      	add	r7, sp, #0
 800a406:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	691b      	ldr	r3, [r3, #16]
 800a40c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800a40e:	687b      	ldr	r3, [r7, #4]
 800a410:	685b      	ldr	r3, [r3, #4]
 800a412:	687a      	ldr	r2, [r7, #4]
 800a414:	6892      	ldr	r2, [r2, #8]
 800a416:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	689b      	ldr	r3, [r3, #8]
 800a41c:	687a      	ldr	r2, [r7, #4]
 800a41e:	6852      	ldr	r2, [r2, #4]
 800a420:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800a422:	68fb      	ldr	r3, [r7, #12]
 800a424:	685b      	ldr	r3, [r3, #4]
 800a426:	687a      	ldr	r2, [r7, #4]
 800a428:	429a      	cmp	r2, r3
 800a42a:	d103      	bne.n	800a434 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800a42c:	687b      	ldr	r3, [r7, #4]
 800a42e:	689a      	ldr	r2, [r3, #8]
 800a430:	68fb      	ldr	r3, [r7, #12]
 800a432:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	2200      	movs	r2, #0
 800a438:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800a43a:	68fb      	ldr	r3, [r7, #12]
 800a43c:	681b      	ldr	r3, [r3, #0]
 800a43e:	1e5a      	subs	r2, r3, #1
 800a440:	68fb      	ldr	r3, [r7, #12]
 800a442:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800a444:	68fb      	ldr	r3, [r7, #12]
 800a446:	681b      	ldr	r3, [r3, #0]
}
 800a448:	4618      	mov	r0, r3
 800a44a:	3714      	adds	r7, #20
 800a44c:	46bd      	mov	sp, r7
 800a44e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a452:	4770      	bx	lr

0800a454 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800a454:	b580      	push	{r7, lr}
 800a456:	b084      	sub	sp, #16
 800a458:	af00      	add	r7, sp, #0
 800a45a:	6078      	str	r0, [r7, #4]
 800a45c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800a45e:	687b      	ldr	r3, [r7, #4]
 800a460:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800a462:	68fb      	ldr	r3, [r7, #12]
 800a464:	2b00      	cmp	r3, #0
 800a466:	d10a      	bne.n	800a47e <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800a468:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a46c:	f383 8811 	msr	BASEPRI, r3
 800a470:	f3bf 8f6f 	isb	sy
 800a474:	f3bf 8f4f 	dsb	sy
 800a478:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800a47a:	bf00      	nop
 800a47c:	e7fe      	b.n	800a47c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800a47e:	f001 fd51 	bl	800bf24 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a482:	68fb      	ldr	r3, [r7, #12]
 800a484:	681a      	ldr	r2, [r3, #0]
 800a486:	68fb      	ldr	r3, [r7, #12]
 800a488:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a48a:	68f9      	ldr	r1, [r7, #12]
 800a48c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800a48e:	fb01 f303 	mul.w	r3, r1, r3
 800a492:	441a      	add	r2, r3
 800a494:	68fb      	ldr	r3, [r7, #12]
 800a496:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800a498:	68fb      	ldr	r3, [r7, #12]
 800a49a:	2200      	movs	r2, #0
 800a49c:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800a49e:	68fb      	ldr	r3, [r7, #12]
 800a4a0:	681a      	ldr	r2, [r3, #0]
 800a4a2:	68fb      	ldr	r3, [r7, #12]
 800a4a4:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a4a6:	68fb      	ldr	r3, [r7, #12]
 800a4a8:	681a      	ldr	r2, [r3, #0]
 800a4aa:	68fb      	ldr	r3, [r7, #12]
 800a4ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a4ae:	3b01      	subs	r3, #1
 800a4b0:	68f9      	ldr	r1, [r7, #12]
 800a4b2:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800a4b4:	fb01 f303 	mul.w	r3, r1, r3
 800a4b8:	441a      	add	r2, r3
 800a4ba:	68fb      	ldr	r3, [r7, #12]
 800a4bc:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800a4be:	68fb      	ldr	r3, [r7, #12]
 800a4c0:	22ff      	movs	r2, #255	; 0xff
 800a4c2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800a4c6:	68fb      	ldr	r3, [r7, #12]
 800a4c8:	22ff      	movs	r2, #255	; 0xff
 800a4ca:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800a4ce:	683b      	ldr	r3, [r7, #0]
 800a4d0:	2b00      	cmp	r3, #0
 800a4d2:	d114      	bne.n	800a4fe <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a4d4:	68fb      	ldr	r3, [r7, #12]
 800a4d6:	691b      	ldr	r3, [r3, #16]
 800a4d8:	2b00      	cmp	r3, #0
 800a4da:	d01a      	beq.n	800a512 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a4dc:	68fb      	ldr	r3, [r7, #12]
 800a4de:	3310      	adds	r3, #16
 800a4e0:	4618      	mov	r0, r3
 800a4e2:	f001 f92b 	bl	800b73c <xTaskRemoveFromEventList>
 800a4e6:	4603      	mov	r3, r0
 800a4e8:	2b00      	cmp	r3, #0
 800a4ea:	d012      	beq.n	800a512 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800a4ec:	4b0c      	ldr	r3, [pc, #48]	; (800a520 <xQueueGenericReset+0xcc>)
 800a4ee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a4f2:	601a      	str	r2, [r3, #0]
 800a4f4:	f3bf 8f4f 	dsb	sy
 800a4f8:	f3bf 8f6f 	isb	sy
 800a4fc:	e009      	b.n	800a512 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800a4fe:	68fb      	ldr	r3, [r7, #12]
 800a500:	3310      	adds	r3, #16
 800a502:	4618      	mov	r0, r3
 800a504:	f7ff fef2 	bl	800a2ec <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800a508:	68fb      	ldr	r3, [r7, #12]
 800a50a:	3324      	adds	r3, #36	; 0x24
 800a50c:	4618      	mov	r0, r3
 800a50e:	f7ff feed 	bl	800a2ec <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800a512:	f001 fd37 	bl	800bf84 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800a516:	2301      	movs	r3, #1
}
 800a518:	4618      	mov	r0, r3
 800a51a:	3710      	adds	r7, #16
 800a51c:	46bd      	mov	sp, r7
 800a51e:	bd80      	pop	{r7, pc}
 800a520:	e000ed04 	.word	0xe000ed04

0800a524 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800a524:	b580      	push	{r7, lr}
 800a526:	b08e      	sub	sp, #56	; 0x38
 800a528:	af02      	add	r7, sp, #8
 800a52a:	60f8      	str	r0, [r7, #12]
 800a52c:	60b9      	str	r1, [r7, #8]
 800a52e:	607a      	str	r2, [r7, #4]
 800a530:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800a532:	68fb      	ldr	r3, [r7, #12]
 800a534:	2b00      	cmp	r3, #0
 800a536:	d10a      	bne.n	800a54e <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800a538:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a53c:	f383 8811 	msr	BASEPRI, r3
 800a540:	f3bf 8f6f 	isb	sy
 800a544:	f3bf 8f4f 	dsb	sy
 800a548:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800a54a:	bf00      	nop
 800a54c:	e7fe      	b.n	800a54c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800a54e:	683b      	ldr	r3, [r7, #0]
 800a550:	2b00      	cmp	r3, #0
 800a552:	d10a      	bne.n	800a56a <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800a554:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a558:	f383 8811 	msr	BASEPRI, r3
 800a55c:	f3bf 8f6f 	isb	sy
 800a560:	f3bf 8f4f 	dsb	sy
 800a564:	627b      	str	r3, [r7, #36]	; 0x24
}
 800a566:	bf00      	nop
 800a568:	e7fe      	b.n	800a568 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800a56a:	687b      	ldr	r3, [r7, #4]
 800a56c:	2b00      	cmp	r3, #0
 800a56e:	d002      	beq.n	800a576 <xQueueGenericCreateStatic+0x52>
 800a570:	68bb      	ldr	r3, [r7, #8]
 800a572:	2b00      	cmp	r3, #0
 800a574:	d001      	beq.n	800a57a <xQueueGenericCreateStatic+0x56>
 800a576:	2301      	movs	r3, #1
 800a578:	e000      	b.n	800a57c <xQueueGenericCreateStatic+0x58>
 800a57a:	2300      	movs	r3, #0
 800a57c:	2b00      	cmp	r3, #0
 800a57e:	d10a      	bne.n	800a596 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800a580:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a584:	f383 8811 	msr	BASEPRI, r3
 800a588:	f3bf 8f6f 	isb	sy
 800a58c:	f3bf 8f4f 	dsb	sy
 800a590:	623b      	str	r3, [r7, #32]
}
 800a592:	bf00      	nop
 800a594:	e7fe      	b.n	800a594 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800a596:	687b      	ldr	r3, [r7, #4]
 800a598:	2b00      	cmp	r3, #0
 800a59a:	d102      	bne.n	800a5a2 <xQueueGenericCreateStatic+0x7e>
 800a59c:	68bb      	ldr	r3, [r7, #8]
 800a59e:	2b00      	cmp	r3, #0
 800a5a0:	d101      	bne.n	800a5a6 <xQueueGenericCreateStatic+0x82>
 800a5a2:	2301      	movs	r3, #1
 800a5a4:	e000      	b.n	800a5a8 <xQueueGenericCreateStatic+0x84>
 800a5a6:	2300      	movs	r3, #0
 800a5a8:	2b00      	cmp	r3, #0
 800a5aa:	d10a      	bne.n	800a5c2 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800a5ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a5b0:	f383 8811 	msr	BASEPRI, r3
 800a5b4:	f3bf 8f6f 	isb	sy
 800a5b8:	f3bf 8f4f 	dsb	sy
 800a5bc:	61fb      	str	r3, [r7, #28]
}
 800a5be:	bf00      	nop
 800a5c0:	e7fe      	b.n	800a5c0 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800a5c2:	2348      	movs	r3, #72	; 0x48
 800a5c4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800a5c6:	697b      	ldr	r3, [r7, #20]
 800a5c8:	2b48      	cmp	r3, #72	; 0x48
 800a5ca:	d00a      	beq.n	800a5e2 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800a5cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a5d0:	f383 8811 	msr	BASEPRI, r3
 800a5d4:	f3bf 8f6f 	isb	sy
 800a5d8:	f3bf 8f4f 	dsb	sy
 800a5dc:	61bb      	str	r3, [r7, #24]
}
 800a5de:	bf00      	nop
 800a5e0:	e7fe      	b.n	800a5e0 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800a5e2:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800a5e4:	683b      	ldr	r3, [r7, #0]
 800a5e6:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800a5e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a5ea:	2b00      	cmp	r3, #0
 800a5ec:	d00d      	beq.n	800a60a <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800a5ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a5f0:	2201      	movs	r2, #1
 800a5f2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800a5f6:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800a5fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a5fc:	9300      	str	r3, [sp, #0]
 800a5fe:	4613      	mov	r3, r2
 800a600:	687a      	ldr	r2, [r7, #4]
 800a602:	68b9      	ldr	r1, [r7, #8]
 800a604:	68f8      	ldr	r0, [r7, #12]
 800a606:	f000 f83f 	bl	800a688 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800a60a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800a60c:	4618      	mov	r0, r3
 800a60e:	3730      	adds	r7, #48	; 0x30
 800a610:	46bd      	mov	sp, r7
 800a612:	bd80      	pop	{r7, pc}

0800a614 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800a614:	b580      	push	{r7, lr}
 800a616:	b08a      	sub	sp, #40	; 0x28
 800a618:	af02      	add	r7, sp, #8
 800a61a:	60f8      	str	r0, [r7, #12]
 800a61c:	60b9      	str	r1, [r7, #8]
 800a61e:	4613      	mov	r3, r2
 800a620:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800a622:	68fb      	ldr	r3, [r7, #12]
 800a624:	2b00      	cmp	r3, #0
 800a626:	d10a      	bne.n	800a63e <xQueueGenericCreate+0x2a>
	__asm volatile
 800a628:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a62c:	f383 8811 	msr	BASEPRI, r3
 800a630:	f3bf 8f6f 	isb	sy
 800a634:	f3bf 8f4f 	dsb	sy
 800a638:	613b      	str	r3, [r7, #16]
}
 800a63a:	bf00      	nop
 800a63c:	e7fe      	b.n	800a63c <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a63e:	68fb      	ldr	r3, [r7, #12]
 800a640:	68ba      	ldr	r2, [r7, #8]
 800a642:	fb02 f303 	mul.w	r3, r2, r3
 800a646:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800a648:	69fb      	ldr	r3, [r7, #28]
 800a64a:	3348      	adds	r3, #72	; 0x48
 800a64c:	4618      	mov	r0, r3
 800a64e:	f001 fd8b 	bl	800c168 <pvPortMalloc>
 800a652:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800a654:	69bb      	ldr	r3, [r7, #24]
 800a656:	2b00      	cmp	r3, #0
 800a658:	d011      	beq.n	800a67e <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800a65a:	69bb      	ldr	r3, [r7, #24]
 800a65c:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a65e:	697b      	ldr	r3, [r7, #20]
 800a660:	3348      	adds	r3, #72	; 0x48
 800a662:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800a664:	69bb      	ldr	r3, [r7, #24]
 800a666:	2200      	movs	r2, #0
 800a668:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800a66c:	79fa      	ldrb	r2, [r7, #7]
 800a66e:	69bb      	ldr	r3, [r7, #24]
 800a670:	9300      	str	r3, [sp, #0]
 800a672:	4613      	mov	r3, r2
 800a674:	697a      	ldr	r2, [r7, #20]
 800a676:	68b9      	ldr	r1, [r7, #8]
 800a678:	68f8      	ldr	r0, [r7, #12]
 800a67a:	f000 f805 	bl	800a688 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800a67e:	69bb      	ldr	r3, [r7, #24]
	}
 800a680:	4618      	mov	r0, r3
 800a682:	3720      	adds	r7, #32
 800a684:	46bd      	mov	sp, r7
 800a686:	bd80      	pop	{r7, pc}

0800a688 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800a688:	b580      	push	{r7, lr}
 800a68a:	b084      	sub	sp, #16
 800a68c:	af00      	add	r7, sp, #0
 800a68e:	60f8      	str	r0, [r7, #12]
 800a690:	60b9      	str	r1, [r7, #8]
 800a692:	607a      	str	r2, [r7, #4]
 800a694:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800a696:	68bb      	ldr	r3, [r7, #8]
 800a698:	2b00      	cmp	r3, #0
 800a69a:	d103      	bne.n	800a6a4 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800a69c:	69bb      	ldr	r3, [r7, #24]
 800a69e:	69ba      	ldr	r2, [r7, #24]
 800a6a0:	601a      	str	r2, [r3, #0]
 800a6a2:	e002      	b.n	800a6aa <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800a6a4:	69bb      	ldr	r3, [r7, #24]
 800a6a6:	687a      	ldr	r2, [r7, #4]
 800a6a8:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800a6aa:	69bb      	ldr	r3, [r7, #24]
 800a6ac:	68fa      	ldr	r2, [r7, #12]
 800a6ae:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800a6b0:	69bb      	ldr	r3, [r7, #24]
 800a6b2:	68ba      	ldr	r2, [r7, #8]
 800a6b4:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800a6b6:	2101      	movs	r1, #1
 800a6b8:	69b8      	ldr	r0, [r7, #24]
 800a6ba:	f7ff fecb 	bl	800a454 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800a6be:	bf00      	nop
 800a6c0:	3710      	adds	r7, #16
 800a6c2:	46bd      	mov	sp, r7
 800a6c4:	bd80      	pop	{r7, pc}
	...

0800a6c8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800a6c8:	b580      	push	{r7, lr}
 800a6ca:	b08e      	sub	sp, #56	; 0x38
 800a6cc:	af00      	add	r7, sp, #0
 800a6ce:	60f8      	str	r0, [r7, #12]
 800a6d0:	60b9      	str	r1, [r7, #8]
 800a6d2:	607a      	str	r2, [r7, #4]
 800a6d4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800a6d6:	2300      	movs	r3, #0
 800a6d8:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a6da:	68fb      	ldr	r3, [r7, #12]
 800a6dc:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800a6de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a6e0:	2b00      	cmp	r3, #0
 800a6e2:	d10a      	bne.n	800a6fa <xQueueGenericSend+0x32>
	__asm volatile
 800a6e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a6e8:	f383 8811 	msr	BASEPRI, r3
 800a6ec:	f3bf 8f6f 	isb	sy
 800a6f0:	f3bf 8f4f 	dsb	sy
 800a6f4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800a6f6:	bf00      	nop
 800a6f8:	e7fe      	b.n	800a6f8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a6fa:	68bb      	ldr	r3, [r7, #8]
 800a6fc:	2b00      	cmp	r3, #0
 800a6fe:	d103      	bne.n	800a708 <xQueueGenericSend+0x40>
 800a700:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a702:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a704:	2b00      	cmp	r3, #0
 800a706:	d101      	bne.n	800a70c <xQueueGenericSend+0x44>
 800a708:	2301      	movs	r3, #1
 800a70a:	e000      	b.n	800a70e <xQueueGenericSend+0x46>
 800a70c:	2300      	movs	r3, #0
 800a70e:	2b00      	cmp	r3, #0
 800a710:	d10a      	bne.n	800a728 <xQueueGenericSend+0x60>
	__asm volatile
 800a712:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a716:	f383 8811 	msr	BASEPRI, r3
 800a71a:	f3bf 8f6f 	isb	sy
 800a71e:	f3bf 8f4f 	dsb	sy
 800a722:	627b      	str	r3, [r7, #36]	; 0x24
}
 800a724:	bf00      	nop
 800a726:	e7fe      	b.n	800a726 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800a728:	683b      	ldr	r3, [r7, #0]
 800a72a:	2b02      	cmp	r3, #2
 800a72c:	d103      	bne.n	800a736 <xQueueGenericSend+0x6e>
 800a72e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a730:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a732:	2b01      	cmp	r3, #1
 800a734:	d101      	bne.n	800a73a <xQueueGenericSend+0x72>
 800a736:	2301      	movs	r3, #1
 800a738:	e000      	b.n	800a73c <xQueueGenericSend+0x74>
 800a73a:	2300      	movs	r3, #0
 800a73c:	2b00      	cmp	r3, #0
 800a73e:	d10a      	bne.n	800a756 <xQueueGenericSend+0x8e>
	__asm volatile
 800a740:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a744:	f383 8811 	msr	BASEPRI, r3
 800a748:	f3bf 8f6f 	isb	sy
 800a74c:	f3bf 8f4f 	dsb	sy
 800a750:	623b      	str	r3, [r7, #32]
}
 800a752:	bf00      	nop
 800a754:	e7fe      	b.n	800a754 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a756:	f001 f9b1 	bl	800babc <xTaskGetSchedulerState>
 800a75a:	4603      	mov	r3, r0
 800a75c:	2b00      	cmp	r3, #0
 800a75e:	d102      	bne.n	800a766 <xQueueGenericSend+0x9e>
 800a760:	687b      	ldr	r3, [r7, #4]
 800a762:	2b00      	cmp	r3, #0
 800a764:	d101      	bne.n	800a76a <xQueueGenericSend+0xa2>
 800a766:	2301      	movs	r3, #1
 800a768:	e000      	b.n	800a76c <xQueueGenericSend+0xa4>
 800a76a:	2300      	movs	r3, #0
 800a76c:	2b00      	cmp	r3, #0
 800a76e:	d10a      	bne.n	800a786 <xQueueGenericSend+0xbe>
	__asm volatile
 800a770:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a774:	f383 8811 	msr	BASEPRI, r3
 800a778:	f3bf 8f6f 	isb	sy
 800a77c:	f3bf 8f4f 	dsb	sy
 800a780:	61fb      	str	r3, [r7, #28]
}
 800a782:	bf00      	nop
 800a784:	e7fe      	b.n	800a784 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a786:	f001 fbcd 	bl	800bf24 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800a78a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a78c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a78e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a790:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a792:	429a      	cmp	r2, r3
 800a794:	d302      	bcc.n	800a79c <xQueueGenericSend+0xd4>
 800a796:	683b      	ldr	r3, [r7, #0]
 800a798:	2b02      	cmp	r3, #2
 800a79a:	d129      	bne.n	800a7f0 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800a79c:	683a      	ldr	r2, [r7, #0]
 800a79e:	68b9      	ldr	r1, [r7, #8]
 800a7a0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a7a2:	f000 fa8b 	bl	800acbc <prvCopyDataToQueue>
 800a7a6:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a7a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a7aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a7ac:	2b00      	cmp	r3, #0
 800a7ae:	d010      	beq.n	800a7d2 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a7b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a7b2:	3324      	adds	r3, #36	; 0x24
 800a7b4:	4618      	mov	r0, r3
 800a7b6:	f000 ffc1 	bl	800b73c <xTaskRemoveFromEventList>
 800a7ba:	4603      	mov	r3, r0
 800a7bc:	2b00      	cmp	r3, #0
 800a7be:	d013      	beq.n	800a7e8 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800a7c0:	4b3f      	ldr	r3, [pc, #252]	; (800a8c0 <xQueueGenericSend+0x1f8>)
 800a7c2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a7c6:	601a      	str	r2, [r3, #0]
 800a7c8:	f3bf 8f4f 	dsb	sy
 800a7cc:	f3bf 8f6f 	isb	sy
 800a7d0:	e00a      	b.n	800a7e8 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800a7d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a7d4:	2b00      	cmp	r3, #0
 800a7d6:	d007      	beq.n	800a7e8 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800a7d8:	4b39      	ldr	r3, [pc, #228]	; (800a8c0 <xQueueGenericSend+0x1f8>)
 800a7da:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a7de:	601a      	str	r2, [r3, #0]
 800a7e0:	f3bf 8f4f 	dsb	sy
 800a7e4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800a7e8:	f001 fbcc 	bl	800bf84 <vPortExitCritical>
				return pdPASS;
 800a7ec:	2301      	movs	r3, #1
 800a7ee:	e063      	b.n	800a8b8 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a7f0:	687b      	ldr	r3, [r7, #4]
 800a7f2:	2b00      	cmp	r3, #0
 800a7f4:	d103      	bne.n	800a7fe <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800a7f6:	f001 fbc5 	bl	800bf84 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800a7fa:	2300      	movs	r3, #0
 800a7fc:	e05c      	b.n	800a8b8 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a7fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a800:	2b00      	cmp	r3, #0
 800a802:	d106      	bne.n	800a812 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a804:	f107 0314 	add.w	r3, r7, #20
 800a808:	4618      	mov	r0, r3
 800a80a:	f000 fff9 	bl	800b800 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a80e:	2301      	movs	r3, #1
 800a810:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a812:	f001 fbb7 	bl	800bf84 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a816:	f000 fda9 	bl	800b36c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a81a:	f001 fb83 	bl	800bf24 <vPortEnterCritical>
 800a81e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a820:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a824:	b25b      	sxtb	r3, r3
 800a826:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a82a:	d103      	bne.n	800a834 <xQueueGenericSend+0x16c>
 800a82c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a82e:	2200      	movs	r2, #0
 800a830:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a834:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a836:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a83a:	b25b      	sxtb	r3, r3
 800a83c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a840:	d103      	bne.n	800a84a <xQueueGenericSend+0x182>
 800a842:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a844:	2200      	movs	r2, #0
 800a846:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a84a:	f001 fb9b 	bl	800bf84 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a84e:	1d3a      	adds	r2, r7, #4
 800a850:	f107 0314 	add.w	r3, r7, #20
 800a854:	4611      	mov	r1, r2
 800a856:	4618      	mov	r0, r3
 800a858:	f000 ffe8 	bl	800b82c <xTaskCheckForTimeOut>
 800a85c:	4603      	mov	r3, r0
 800a85e:	2b00      	cmp	r3, #0
 800a860:	d124      	bne.n	800a8ac <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800a862:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a864:	f000 fb22 	bl	800aeac <prvIsQueueFull>
 800a868:	4603      	mov	r3, r0
 800a86a:	2b00      	cmp	r3, #0
 800a86c:	d018      	beq.n	800a8a0 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800a86e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a870:	3310      	adds	r3, #16
 800a872:	687a      	ldr	r2, [r7, #4]
 800a874:	4611      	mov	r1, r2
 800a876:	4618      	mov	r0, r3
 800a878:	f000 ff3c 	bl	800b6f4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800a87c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a87e:	f000 faad 	bl	800addc <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800a882:	f000 fd81 	bl	800b388 <xTaskResumeAll>
 800a886:	4603      	mov	r3, r0
 800a888:	2b00      	cmp	r3, #0
 800a88a:	f47f af7c 	bne.w	800a786 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800a88e:	4b0c      	ldr	r3, [pc, #48]	; (800a8c0 <xQueueGenericSend+0x1f8>)
 800a890:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a894:	601a      	str	r2, [r3, #0]
 800a896:	f3bf 8f4f 	dsb	sy
 800a89a:	f3bf 8f6f 	isb	sy
 800a89e:	e772      	b.n	800a786 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800a8a0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a8a2:	f000 fa9b 	bl	800addc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a8a6:	f000 fd6f 	bl	800b388 <xTaskResumeAll>
 800a8aa:	e76c      	b.n	800a786 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800a8ac:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a8ae:	f000 fa95 	bl	800addc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a8b2:	f000 fd69 	bl	800b388 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800a8b6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800a8b8:	4618      	mov	r0, r3
 800a8ba:	3738      	adds	r7, #56	; 0x38
 800a8bc:	46bd      	mov	sp, r7
 800a8be:	bd80      	pop	{r7, pc}
 800a8c0:	e000ed04 	.word	0xe000ed04

0800a8c4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800a8c4:	b580      	push	{r7, lr}
 800a8c6:	b090      	sub	sp, #64	; 0x40
 800a8c8:	af00      	add	r7, sp, #0
 800a8ca:	60f8      	str	r0, [r7, #12]
 800a8cc:	60b9      	str	r1, [r7, #8]
 800a8ce:	607a      	str	r2, [r7, #4]
 800a8d0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800a8d2:	68fb      	ldr	r3, [r7, #12]
 800a8d4:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800a8d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a8d8:	2b00      	cmp	r3, #0
 800a8da:	d10a      	bne.n	800a8f2 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800a8dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a8e0:	f383 8811 	msr	BASEPRI, r3
 800a8e4:	f3bf 8f6f 	isb	sy
 800a8e8:	f3bf 8f4f 	dsb	sy
 800a8ec:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800a8ee:	bf00      	nop
 800a8f0:	e7fe      	b.n	800a8f0 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a8f2:	68bb      	ldr	r3, [r7, #8]
 800a8f4:	2b00      	cmp	r3, #0
 800a8f6:	d103      	bne.n	800a900 <xQueueGenericSendFromISR+0x3c>
 800a8f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a8fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a8fc:	2b00      	cmp	r3, #0
 800a8fe:	d101      	bne.n	800a904 <xQueueGenericSendFromISR+0x40>
 800a900:	2301      	movs	r3, #1
 800a902:	e000      	b.n	800a906 <xQueueGenericSendFromISR+0x42>
 800a904:	2300      	movs	r3, #0
 800a906:	2b00      	cmp	r3, #0
 800a908:	d10a      	bne.n	800a920 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800a90a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a90e:	f383 8811 	msr	BASEPRI, r3
 800a912:	f3bf 8f6f 	isb	sy
 800a916:	f3bf 8f4f 	dsb	sy
 800a91a:	627b      	str	r3, [r7, #36]	; 0x24
}
 800a91c:	bf00      	nop
 800a91e:	e7fe      	b.n	800a91e <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800a920:	683b      	ldr	r3, [r7, #0]
 800a922:	2b02      	cmp	r3, #2
 800a924:	d103      	bne.n	800a92e <xQueueGenericSendFromISR+0x6a>
 800a926:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a928:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a92a:	2b01      	cmp	r3, #1
 800a92c:	d101      	bne.n	800a932 <xQueueGenericSendFromISR+0x6e>
 800a92e:	2301      	movs	r3, #1
 800a930:	e000      	b.n	800a934 <xQueueGenericSendFromISR+0x70>
 800a932:	2300      	movs	r3, #0
 800a934:	2b00      	cmp	r3, #0
 800a936:	d10a      	bne.n	800a94e <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800a938:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a93c:	f383 8811 	msr	BASEPRI, r3
 800a940:	f3bf 8f6f 	isb	sy
 800a944:	f3bf 8f4f 	dsb	sy
 800a948:	623b      	str	r3, [r7, #32]
}
 800a94a:	bf00      	nop
 800a94c:	e7fe      	b.n	800a94c <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a94e:	f001 fbcb 	bl	800c0e8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800a952:	f3ef 8211 	mrs	r2, BASEPRI
 800a956:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a95a:	f383 8811 	msr	BASEPRI, r3
 800a95e:	f3bf 8f6f 	isb	sy
 800a962:	f3bf 8f4f 	dsb	sy
 800a966:	61fa      	str	r2, [r7, #28]
 800a968:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800a96a:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800a96c:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800a96e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a970:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a972:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a974:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a976:	429a      	cmp	r2, r3
 800a978:	d302      	bcc.n	800a980 <xQueueGenericSendFromISR+0xbc>
 800a97a:	683b      	ldr	r3, [r7, #0]
 800a97c:	2b02      	cmp	r3, #2
 800a97e:	d12f      	bne.n	800a9e0 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800a980:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a982:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a986:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a98a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a98c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a98e:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800a990:	683a      	ldr	r2, [r7, #0]
 800a992:	68b9      	ldr	r1, [r7, #8]
 800a994:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800a996:	f000 f991 	bl	800acbc <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800a99a:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800a99e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a9a2:	d112      	bne.n	800a9ca <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a9a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a9a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a9a8:	2b00      	cmp	r3, #0
 800a9aa:	d016      	beq.n	800a9da <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a9ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a9ae:	3324      	adds	r3, #36	; 0x24
 800a9b0:	4618      	mov	r0, r3
 800a9b2:	f000 fec3 	bl	800b73c <xTaskRemoveFromEventList>
 800a9b6:	4603      	mov	r3, r0
 800a9b8:	2b00      	cmp	r3, #0
 800a9ba:	d00e      	beq.n	800a9da <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800a9bc:	687b      	ldr	r3, [r7, #4]
 800a9be:	2b00      	cmp	r3, #0
 800a9c0:	d00b      	beq.n	800a9da <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800a9c2:	687b      	ldr	r3, [r7, #4]
 800a9c4:	2201      	movs	r2, #1
 800a9c6:	601a      	str	r2, [r3, #0]
 800a9c8:	e007      	b.n	800a9da <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800a9ca:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800a9ce:	3301      	adds	r3, #1
 800a9d0:	b2db      	uxtb	r3, r3
 800a9d2:	b25a      	sxtb	r2, r3
 800a9d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a9d6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800a9da:	2301      	movs	r3, #1
 800a9dc:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800a9de:	e001      	b.n	800a9e4 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800a9e0:	2300      	movs	r3, #0
 800a9e2:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a9e4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a9e6:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800a9e8:	697b      	ldr	r3, [r7, #20]
 800a9ea:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800a9ee:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800a9f0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800a9f2:	4618      	mov	r0, r3
 800a9f4:	3740      	adds	r7, #64	; 0x40
 800a9f6:	46bd      	mov	sp, r7
 800a9f8:	bd80      	pop	{r7, pc}
	...

0800a9fc <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800a9fc:	b580      	push	{r7, lr}
 800a9fe:	b08c      	sub	sp, #48	; 0x30
 800aa00:	af00      	add	r7, sp, #0
 800aa02:	60f8      	str	r0, [r7, #12]
 800aa04:	60b9      	str	r1, [r7, #8]
 800aa06:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800aa08:	2300      	movs	r3, #0
 800aa0a:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800aa0c:	68fb      	ldr	r3, [r7, #12]
 800aa0e:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800aa10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aa12:	2b00      	cmp	r3, #0
 800aa14:	d10a      	bne.n	800aa2c <xQueueReceive+0x30>
	__asm volatile
 800aa16:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa1a:	f383 8811 	msr	BASEPRI, r3
 800aa1e:	f3bf 8f6f 	isb	sy
 800aa22:	f3bf 8f4f 	dsb	sy
 800aa26:	623b      	str	r3, [r7, #32]
}
 800aa28:	bf00      	nop
 800aa2a:	e7fe      	b.n	800aa2a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800aa2c:	68bb      	ldr	r3, [r7, #8]
 800aa2e:	2b00      	cmp	r3, #0
 800aa30:	d103      	bne.n	800aa3a <xQueueReceive+0x3e>
 800aa32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aa34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aa36:	2b00      	cmp	r3, #0
 800aa38:	d101      	bne.n	800aa3e <xQueueReceive+0x42>
 800aa3a:	2301      	movs	r3, #1
 800aa3c:	e000      	b.n	800aa40 <xQueueReceive+0x44>
 800aa3e:	2300      	movs	r3, #0
 800aa40:	2b00      	cmp	r3, #0
 800aa42:	d10a      	bne.n	800aa5a <xQueueReceive+0x5e>
	__asm volatile
 800aa44:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa48:	f383 8811 	msr	BASEPRI, r3
 800aa4c:	f3bf 8f6f 	isb	sy
 800aa50:	f3bf 8f4f 	dsb	sy
 800aa54:	61fb      	str	r3, [r7, #28]
}
 800aa56:	bf00      	nop
 800aa58:	e7fe      	b.n	800aa58 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800aa5a:	f001 f82f 	bl	800babc <xTaskGetSchedulerState>
 800aa5e:	4603      	mov	r3, r0
 800aa60:	2b00      	cmp	r3, #0
 800aa62:	d102      	bne.n	800aa6a <xQueueReceive+0x6e>
 800aa64:	687b      	ldr	r3, [r7, #4]
 800aa66:	2b00      	cmp	r3, #0
 800aa68:	d101      	bne.n	800aa6e <xQueueReceive+0x72>
 800aa6a:	2301      	movs	r3, #1
 800aa6c:	e000      	b.n	800aa70 <xQueueReceive+0x74>
 800aa6e:	2300      	movs	r3, #0
 800aa70:	2b00      	cmp	r3, #0
 800aa72:	d10a      	bne.n	800aa8a <xQueueReceive+0x8e>
	__asm volatile
 800aa74:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa78:	f383 8811 	msr	BASEPRI, r3
 800aa7c:	f3bf 8f6f 	isb	sy
 800aa80:	f3bf 8f4f 	dsb	sy
 800aa84:	61bb      	str	r3, [r7, #24]
}
 800aa86:	bf00      	nop
 800aa88:	e7fe      	b.n	800aa88 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800aa8a:	f001 fa4b 	bl	800bf24 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800aa8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aa90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aa92:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800aa94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa96:	2b00      	cmp	r3, #0
 800aa98:	d01f      	beq.n	800aada <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800aa9a:	68b9      	ldr	r1, [r7, #8]
 800aa9c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800aa9e:	f000 f977 	bl	800ad90 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800aaa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aaa4:	1e5a      	subs	r2, r3, #1
 800aaa6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aaa8:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800aaaa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aaac:	691b      	ldr	r3, [r3, #16]
 800aaae:	2b00      	cmp	r3, #0
 800aab0:	d00f      	beq.n	800aad2 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800aab2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aab4:	3310      	adds	r3, #16
 800aab6:	4618      	mov	r0, r3
 800aab8:	f000 fe40 	bl	800b73c <xTaskRemoveFromEventList>
 800aabc:	4603      	mov	r3, r0
 800aabe:	2b00      	cmp	r3, #0
 800aac0:	d007      	beq.n	800aad2 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800aac2:	4b3d      	ldr	r3, [pc, #244]	; (800abb8 <xQueueReceive+0x1bc>)
 800aac4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800aac8:	601a      	str	r2, [r3, #0]
 800aaca:	f3bf 8f4f 	dsb	sy
 800aace:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800aad2:	f001 fa57 	bl	800bf84 <vPortExitCritical>
				return pdPASS;
 800aad6:	2301      	movs	r3, #1
 800aad8:	e069      	b.n	800abae <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800aada:	687b      	ldr	r3, [r7, #4]
 800aadc:	2b00      	cmp	r3, #0
 800aade:	d103      	bne.n	800aae8 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800aae0:	f001 fa50 	bl	800bf84 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800aae4:	2300      	movs	r3, #0
 800aae6:	e062      	b.n	800abae <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800aae8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aaea:	2b00      	cmp	r3, #0
 800aaec:	d106      	bne.n	800aafc <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800aaee:	f107 0310 	add.w	r3, r7, #16
 800aaf2:	4618      	mov	r0, r3
 800aaf4:	f000 fe84 	bl	800b800 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800aaf8:	2301      	movs	r3, #1
 800aafa:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800aafc:	f001 fa42 	bl	800bf84 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800ab00:	f000 fc34 	bl	800b36c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800ab04:	f001 fa0e 	bl	800bf24 <vPortEnterCritical>
 800ab08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab0a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800ab0e:	b25b      	sxtb	r3, r3
 800ab10:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ab14:	d103      	bne.n	800ab1e <xQueueReceive+0x122>
 800ab16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab18:	2200      	movs	r2, #0
 800ab1a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800ab1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab20:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800ab24:	b25b      	sxtb	r3, r3
 800ab26:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ab2a:	d103      	bne.n	800ab34 <xQueueReceive+0x138>
 800ab2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab2e:	2200      	movs	r2, #0
 800ab30:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800ab34:	f001 fa26 	bl	800bf84 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800ab38:	1d3a      	adds	r2, r7, #4
 800ab3a:	f107 0310 	add.w	r3, r7, #16
 800ab3e:	4611      	mov	r1, r2
 800ab40:	4618      	mov	r0, r3
 800ab42:	f000 fe73 	bl	800b82c <xTaskCheckForTimeOut>
 800ab46:	4603      	mov	r3, r0
 800ab48:	2b00      	cmp	r3, #0
 800ab4a:	d123      	bne.n	800ab94 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800ab4c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ab4e:	f000 f997 	bl	800ae80 <prvIsQueueEmpty>
 800ab52:	4603      	mov	r3, r0
 800ab54:	2b00      	cmp	r3, #0
 800ab56:	d017      	beq.n	800ab88 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800ab58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab5a:	3324      	adds	r3, #36	; 0x24
 800ab5c:	687a      	ldr	r2, [r7, #4]
 800ab5e:	4611      	mov	r1, r2
 800ab60:	4618      	mov	r0, r3
 800ab62:	f000 fdc7 	bl	800b6f4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800ab66:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ab68:	f000 f938 	bl	800addc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800ab6c:	f000 fc0c 	bl	800b388 <xTaskResumeAll>
 800ab70:	4603      	mov	r3, r0
 800ab72:	2b00      	cmp	r3, #0
 800ab74:	d189      	bne.n	800aa8a <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800ab76:	4b10      	ldr	r3, [pc, #64]	; (800abb8 <xQueueReceive+0x1bc>)
 800ab78:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ab7c:	601a      	str	r2, [r3, #0]
 800ab7e:	f3bf 8f4f 	dsb	sy
 800ab82:	f3bf 8f6f 	isb	sy
 800ab86:	e780      	b.n	800aa8a <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800ab88:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ab8a:	f000 f927 	bl	800addc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800ab8e:	f000 fbfb 	bl	800b388 <xTaskResumeAll>
 800ab92:	e77a      	b.n	800aa8a <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800ab94:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ab96:	f000 f921 	bl	800addc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800ab9a:	f000 fbf5 	bl	800b388 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800ab9e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800aba0:	f000 f96e 	bl	800ae80 <prvIsQueueEmpty>
 800aba4:	4603      	mov	r3, r0
 800aba6:	2b00      	cmp	r3, #0
 800aba8:	f43f af6f 	beq.w	800aa8a <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800abac:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800abae:	4618      	mov	r0, r3
 800abb0:	3730      	adds	r7, #48	; 0x30
 800abb2:	46bd      	mov	sp, r7
 800abb4:	bd80      	pop	{r7, pc}
 800abb6:	bf00      	nop
 800abb8:	e000ed04 	.word	0xe000ed04

0800abbc <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800abbc:	b580      	push	{r7, lr}
 800abbe:	b08e      	sub	sp, #56	; 0x38
 800abc0:	af00      	add	r7, sp, #0
 800abc2:	60f8      	str	r0, [r7, #12]
 800abc4:	60b9      	str	r1, [r7, #8]
 800abc6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800abc8:	68fb      	ldr	r3, [r7, #12]
 800abca:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800abcc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800abce:	2b00      	cmp	r3, #0
 800abd0:	d10a      	bne.n	800abe8 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 800abd2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800abd6:	f383 8811 	msr	BASEPRI, r3
 800abda:	f3bf 8f6f 	isb	sy
 800abde:	f3bf 8f4f 	dsb	sy
 800abe2:	623b      	str	r3, [r7, #32]
}
 800abe4:	bf00      	nop
 800abe6:	e7fe      	b.n	800abe6 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800abe8:	68bb      	ldr	r3, [r7, #8]
 800abea:	2b00      	cmp	r3, #0
 800abec:	d103      	bne.n	800abf6 <xQueueReceiveFromISR+0x3a>
 800abee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800abf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800abf2:	2b00      	cmp	r3, #0
 800abf4:	d101      	bne.n	800abfa <xQueueReceiveFromISR+0x3e>
 800abf6:	2301      	movs	r3, #1
 800abf8:	e000      	b.n	800abfc <xQueueReceiveFromISR+0x40>
 800abfa:	2300      	movs	r3, #0
 800abfc:	2b00      	cmp	r3, #0
 800abfe:	d10a      	bne.n	800ac16 <xQueueReceiveFromISR+0x5a>
	__asm volatile
 800ac00:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac04:	f383 8811 	msr	BASEPRI, r3
 800ac08:	f3bf 8f6f 	isb	sy
 800ac0c:	f3bf 8f4f 	dsb	sy
 800ac10:	61fb      	str	r3, [r7, #28]
}
 800ac12:	bf00      	nop
 800ac14:	e7fe      	b.n	800ac14 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800ac16:	f001 fa67 	bl	800c0e8 <vPortValidateInterruptPriority>
	__asm volatile
 800ac1a:	f3ef 8211 	mrs	r2, BASEPRI
 800ac1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac22:	f383 8811 	msr	BASEPRI, r3
 800ac26:	f3bf 8f6f 	isb	sy
 800ac2a:	f3bf 8f4f 	dsb	sy
 800ac2e:	61ba      	str	r2, [r7, #24]
 800ac30:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800ac32:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800ac34:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800ac36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ac38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ac3a:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800ac3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ac3e:	2b00      	cmp	r3, #0
 800ac40:	d02f      	beq.n	800aca2 <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800ac42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ac44:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800ac48:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800ac4c:	68b9      	ldr	r1, [r7, #8]
 800ac4e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ac50:	f000 f89e 	bl	800ad90 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800ac54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ac56:	1e5a      	subs	r2, r3, #1
 800ac58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ac5a:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800ac5c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800ac60:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ac64:	d112      	bne.n	800ac8c <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ac66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ac68:	691b      	ldr	r3, [r3, #16]
 800ac6a:	2b00      	cmp	r3, #0
 800ac6c:	d016      	beq.n	800ac9c <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ac6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ac70:	3310      	adds	r3, #16
 800ac72:	4618      	mov	r0, r3
 800ac74:	f000 fd62 	bl	800b73c <xTaskRemoveFromEventList>
 800ac78:	4603      	mov	r3, r0
 800ac7a:	2b00      	cmp	r3, #0
 800ac7c:	d00e      	beq.n	800ac9c <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800ac7e:	687b      	ldr	r3, [r7, #4]
 800ac80:	2b00      	cmp	r3, #0
 800ac82:	d00b      	beq.n	800ac9c <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800ac84:	687b      	ldr	r3, [r7, #4]
 800ac86:	2201      	movs	r2, #1
 800ac88:	601a      	str	r2, [r3, #0]
 800ac8a:	e007      	b.n	800ac9c <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800ac8c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ac90:	3301      	adds	r3, #1
 800ac92:	b2db      	uxtb	r3, r3
 800ac94:	b25a      	sxtb	r2, r3
 800ac96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ac98:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 800ac9c:	2301      	movs	r3, #1
 800ac9e:	637b      	str	r3, [r7, #52]	; 0x34
 800aca0:	e001      	b.n	800aca6 <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 800aca2:	2300      	movs	r3, #0
 800aca4:	637b      	str	r3, [r7, #52]	; 0x34
 800aca6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aca8:	613b      	str	r3, [r7, #16]
	__asm volatile
 800acaa:	693b      	ldr	r3, [r7, #16]
 800acac:	f383 8811 	msr	BASEPRI, r3
}
 800acb0:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800acb2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800acb4:	4618      	mov	r0, r3
 800acb6:	3738      	adds	r7, #56	; 0x38
 800acb8:	46bd      	mov	sp, r7
 800acba:	bd80      	pop	{r7, pc}

0800acbc <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800acbc:	b580      	push	{r7, lr}
 800acbe:	b086      	sub	sp, #24
 800acc0:	af00      	add	r7, sp, #0
 800acc2:	60f8      	str	r0, [r7, #12]
 800acc4:	60b9      	str	r1, [r7, #8]
 800acc6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800acc8:	2300      	movs	r3, #0
 800acca:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800accc:	68fb      	ldr	r3, [r7, #12]
 800acce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800acd0:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800acd2:	68fb      	ldr	r3, [r7, #12]
 800acd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800acd6:	2b00      	cmp	r3, #0
 800acd8:	d10d      	bne.n	800acf6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800acda:	68fb      	ldr	r3, [r7, #12]
 800acdc:	681b      	ldr	r3, [r3, #0]
 800acde:	2b00      	cmp	r3, #0
 800ace0:	d14d      	bne.n	800ad7e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800ace2:	68fb      	ldr	r3, [r7, #12]
 800ace4:	689b      	ldr	r3, [r3, #8]
 800ace6:	4618      	mov	r0, r3
 800ace8:	f000 ff06 	bl	800baf8 <xTaskPriorityDisinherit>
 800acec:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800acee:	68fb      	ldr	r3, [r7, #12]
 800acf0:	2200      	movs	r2, #0
 800acf2:	609a      	str	r2, [r3, #8]
 800acf4:	e043      	b.n	800ad7e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800acf6:	687b      	ldr	r3, [r7, #4]
 800acf8:	2b00      	cmp	r3, #0
 800acfa:	d119      	bne.n	800ad30 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800acfc:	68fb      	ldr	r3, [r7, #12]
 800acfe:	6858      	ldr	r0, [r3, #4]
 800ad00:	68fb      	ldr	r3, [r7, #12]
 800ad02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ad04:	461a      	mov	r2, r3
 800ad06:	68b9      	ldr	r1, [r7, #8]
 800ad08:	f001 ff56 	bl	800cbb8 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800ad0c:	68fb      	ldr	r3, [r7, #12]
 800ad0e:	685a      	ldr	r2, [r3, #4]
 800ad10:	68fb      	ldr	r3, [r7, #12]
 800ad12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ad14:	441a      	add	r2, r3
 800ad16:	68fb      	ldr	r3, [r7, #12]
 800ad18:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800ad1a:	68fb      	ldr	r3, [r7, #12]
 800ad1c:	685a      	ldr	r2, [r3, #4]
 800ad1e:	68fb      	ldr	r3, [r7, #12]
 800ad20:	689b      	ldr	r3, [r3, #8]
 800ad22:	429a      	cmp	r2, r3
 800ad24:	d32b      	bcc.n	800ad7e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800ad26:	68fb      	ldr	r3, [r7, #12]
 800ad28:	681a      	ldr	r2, [r3, #0]
 800ad2a:	68fb      	ldr	r3, [r7, #12]
 800ad2c:	605a      	str	r2, [r3, #4]
 800ad2e:	e026      	b.n	800ad7e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800ad30:	68fb      	ldr	r3, [r7, #12]
 800ad32:	68d8      	ldr	r0, [r3, #12]
 800ad34:	68fb      	ldr	r3, [r7, #12]
 800ad36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ad38:	461a      	mov	r2, r3
 800ad3a:	68b9      	ldr	r1, [r7, #8]
 800ad3c:	f001 ff3c 	bl	800cbb8 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800ad40:	68fb      	ldr	r3, [r7, #12]
 800ad42:	68da      	ldr	r2, [r3, #12]
 800ad44:	68fb      	ldr	r3, [r7, #12]
 800ad46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ad48:	425b      	negs	r3, r3
 800ad4a:	441a      	add	r2, r3
 800ad4c:	68fb      	ldr	r3, [r7, #12]
 800ad4e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800ad50:	68fb      	ldr	r3, [r7, #12]
 800ad52:	68da      	ldr	r2, [r3, #12]
 800ad54:	68fb      	ldr	r3, [r7, #12]
 800ad56:	681b      	ldr	r3, [r3, #0]
 800ad58:	429a      	cmp	r2, r3
 800ad5a:	d207      	bcs.n	800ad6c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800ad5c:	68fb      	ldr	r3, [r7, #12]
 800ad5e:	689a      	ldr	r2, [r3, #8]
 800ad60:	68fb      	ldr	r3, [r7, #12]
 800ad62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ad64:	425b      	negs	r3, r3
 800ad66:	441a      	add	r2, r3
 800ad68:	68fb      	ldr	r3, [r7, #12]
 800ad6a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800ad6c:	687b      	ldr	r3, [r7, #4]
 800ad6e:	2b02      	cmp	r3, #2
 800ad70:	d105      	bne.n	800ad7e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800ad72:	693b      	ldr	r3, [r7, #16]
 800ad74:	2b00      	cmp	r3, #0
 800ad76:	d002      	beq.n	800ad7e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800ad78:	693b      	ldr	r3, [r7, #16]
 800ad7a:	3b01      	subs	r3, #1
 800ad7c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800ad7e:	693b      	ldr	r3, [r7, #16]
 800ad80:	1c5a      	adds	r2, r3, #1
 800ad82:	68fb      	ldr	r3, [r7, #12]
 800ad84:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800ad86:	697b      	ldr	r3, [r7, #20]
}
 800ad88:	4618      	mov	r0, r3
 800ad8a:	3718      	adds	r7, #24
 800ad8c:	46bd      	mov	sp, r7
 800ad8e:	bd80      	pop	{r7, pc}

0800ad90 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800ad90:	b580      	push	{r7, lr}
 800ad92:	b082      	sub	sp, #8
 800ad94:	af00      	add	r7, sp, #0
 800ad96:	6078      	str	r0, [r7, #4]
 800ad98:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800ad9a:	687b      	ldr	r3, [r7, #4]
 800ad9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ad9e:	2b00      	cmp	r3, #0
 800ada0:	d018      	beq.n	800add4 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800ada2:	687b      	ldr	r3, [r7, #4]
 800ada4:	68da      	ldr	r2, [r3, #12]
 800ada6:	687b      	ldr	r3, [r7, #4]
 800ada8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800adaa:	441a      	add	r2, r3
 800adac:	687b      	ldr	r3, [r7, #4]
 800adae:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800adb0:	687b      	ldr	r3, [r7, #4]
 800adb2:	68da      	ldr	r2, [r3, #12]
 800adb4:	687b      	ldr	r3, [r7, #4]
 800adb6:	689b      	ldr	r3, [r3, #8]
 800adb8:	429a      	cmp	r2, r3
 800adba:	d303      	bcc.n	800adc4 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800adbc:	687b      	ldr	r3, [r7, #4]
 800adbe:	681a      	ldr	r2, [r3, #0]
 800adc0:	687b      	ldr	r3, [r7, #4]
 800adc2:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800adc4:	687b      	ldr	r3, [r7, #4]
 800adc6:	68d9      	ldr	r1, [r3, #12]
 800adc8:	687b      	ldr	r3, [r7, #4]
 800adca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800adcc:	461a      	mov	r2, r3
 800adce:	6838      	ldr	r0, [r7, #0]
 800add0:	f001 fef2 	bl	800cbb8 <memcpy>
	}
}
 800add4:	bf00      	nop
 800add6:	3708      	adds	r7, #8
 800add8:	46bd      	mov	sp, r7
 800adda:	bd80      	pop	{r7, pc}

0800addc <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800addc:	b580      	push	{r7, lr}
 800adde:	b084      	sub	sp, #16
 800ade0:	af00      	add	r7, sp, #0
 800ade2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800ade4:	f001 f89e 	bl	800bf24 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800ade8:	687b      	ldr	r3, [r7, #4]
 800adea:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800adee:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800adf0:	e011      	b.n	800ae16 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800adf2:	687b      	ldr	r3, [r7, #4]
 800adf4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800adf6:	2b00      	cmp	r3, #0
 800adf8:	d012      	beq.n	800ae20 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800adfa:	687b      	ldr	r3, [r7, #4]
 800adfc:	3324      	adds	r3, #36	; 0x24
 800adfe:	4618      	mov	r0, r3
 800ae00:	f000 fc9c 	bl	800b73c <xTaskRemoveFromEventList>
 800ae04:	4603      	mov	r3, r0
 800ae06:	2b00      	cmp	r3, #0
 800ae08:	d001      	beq.n	800ae0e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800ae0a:	f000 fd71 	bl	800b8f0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800ae0e:	7bfb      	ldrb	r3, [r7, #15]
 800ae10:	3b01      	subs	r3, #1
 800ae12:	b2db      	uxtb	r3, r3
 800ae14:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800ae16:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ae1a:	2b00      	cmp	r3, #0
 800ae1c:	dce9      	bgt.n	800adf2 <prvUnlockQueue+0x16>
 800ae1e:	e000      	b.n	800ae22 <prvUnlockQueue+0x46>
					break;
 800ae20:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800ae22:	687b      	ldr	r3, [r7, #4]
 800ae24:	22ff      	movs	r2, #255	; 0xff
 800ae26:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800ae2a:	f001 f8ab 	bl	800bf84 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800ae2e:	f001 f879 	bl	800bf24 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800ae32:	687b      	ldr	r3, [r7, #4]
 800ae34:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800ae38:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800ae3a:	e011      	b.n	800ae60 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ae3c:	687b      	ldr	r3, [r7, #4]
 800ae3e:	691b      	ldr	r3, [r3, #16]
 800ae40:	2b00      	cmp	r3, #0
 800ae42:	d012      	beq.n	800ae6a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ae44:	687b      	ldr	r3, [r7, #4]
 800ae46:	3310      	adds	r3, #16
 800ae48:	4618      	mov	r0, r3
 800ae4a:	f000 fc77 	bl	800b73c <xTaskRemoveFromEventList>
 800ae4e:	4603      	mov	r3, r0
 800ae50:	2b00      	cmp	r3, #0
 800ae52:	d001      	beq.n	800ae58 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800ae54:	f000 fd4c 	bl	800b8f0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800ae58:	7bbb      	ldrb	r3, [r7, #14]
 800ae5a:	3b01      	subs	r3, #1
 800ae5c:	b2db      	uxtb	r3, r3
 800ae5e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800ae60:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ae64:	2b00      	cmp	r3, #0
 800ae66:	dce9      	bgt.n	800ae3c <prvUnlockQueue+0x60>
 800ae68:	e000      	b.n	800ae6c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800ae6a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800ae6c:	687b      	ldr	r3, [r7, #4]
 800ae6e:	22ff      	movs	r2, #255	; 0xff
 800ae70:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800ae74:	f001 f886 	bl	800bf84 <vPortExitCritical>
}
 800ae78:	bf00      	nop
 800ae7a:	3710      	adds	r7, #16
 800ae7c:	46bd      	mov	sp, r7
 800ae7e:	bd80      	pop	{r7, pc}

0800ae80 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800ae80:	b580      	push	{r7, lr}
 800ae82:	b084      	sub	sp, #16
 800ae84:	af00      	add	r7, sp, #0
 800ae86:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800ae88:	f001 f84c 	bl	800bf24 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800ae8c:	687b      	ldr	r3, [r7, #4]
 800ae8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ae90:	2b00      	cmp	r3, #0
 800ae92:	d102      	bne.n	800ae9a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800ae94:	2301      	movs	r3, #1
 800ae96:	60fb      	str	r3, [r7, #12]
 800ae98:	e001      	b.n	800ae9e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800ae9a:	2300      	movs	r3, #0
 800ae9c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800ae9e:	f001 f871 	bl	800bf84 <vPortExitCritical>

	return xReturn;
 800aea2:	68fb      	ldr	r3, [r7, #12]
}
 800aea4:	4618      	mov	r0, r3
 800aea6:	3710      	adds	r7, #16
 800aea8:	46bd      	mov	sp, r7
 800aeaa:	bd80      	pop	{r7, pc}

0800aeac <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800aeac:	b580      	push	{r7, lr}
 800aeae:	b084      	sub	sp, #16
 800aeb0:	af00      	add	r7, sp, #0
 800aeb2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800aeb4:	f001 f836 	bl	800bf24 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800aeb8:	687b      	ldr	r3, [r7, #4]
 800aeba:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800aebc:	687b      	ldr	r3, [r7, #4]
 800aebe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800aec0:	429a      	cmp	r2, r3
 800aec2:	d102      	bne.n	800aeca <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800aec4:	2301      	movs	r3, #1
 800aec6:	60fb      	str	r3, [r7, #12]
 800aec8:	e001      	b.n	800aece <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800aeca:	2300      	movs	r3, #0
 800aecc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800aece:	f001 f859 	bl	800bf84 <vPortExitCritical>

	return xReturn;
 800aed2:	68fb      	ldr	r3, [r7, #12]
}
 800aed4:	4618      	mov	r0, r3
 800aed6:	3710      	adds	r7, #16
 800aed8:	46bd      	mov	sp, r7
 800aeda:	bd80      	pop	{r7, pc}

0800aedc <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800aedc:	b580      	push	{r7, lr}
 800aede:	b08e      	sub	sp, #56	; 0x38
 800aee0:	af04      	add	r7, sp, #16
 800aee2:	60f8      	str	r0, [r7, #12]
 800aee4:	60b9      	str	r1, [r7, #8]
 800aee6:	607a      	str	r2, [r7, #4]
 800aee8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800aeea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800aeec:	2b00      	cmp	r3, #0
 800aeee:	d10a      	bne.n	800af06 <xTaskCreateStatic+0x2a>
	__asm volatile
 800aef0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aef4:	f383 8811 	msr	BASEPRI, r3
 800aef8:	f3bf 8f6f 	isb	sy
 800aefc:	f3bf 8f4f 	dsb	sy
 800af00:	623b      	str	r3, [r7, #32]
}
 800af02:	bf00      	nop
 800af04:	e7fe      	b.n	800af04 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800af06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800af08:	2b00      	cmp	r3, #0
 800af0a:	d10a      	bne.n	800af22 <xTaskCreateStatic+0x46>
	__asm volatile
 800af0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af10:	f383 8811 	msr	BASEPRI, r3
 800af14:	f3bf 8f6f 	isb	sy
 800af18:	f3bf 8f4f 	dsb	sy
 800af1c:	61fb      	str	r3, [r7, #28]
}
 800af1e:	bf00      	nop
 800af20:	e7fe      	b.n	800af20 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800af22:	23b4      	movs	r3, #180	; 0xb4
 800af24:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800af26:	693b      	ldr	r3, [r7, #16]
 800af28:	2bb4      	cmp	r3, #180	; 0xb4
 800af2a:	d00a      	beq.n	800af42 <xTaskCreateStatic+0x66>
	__asm volatile
 800af2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af30:	f383 8811 	msr	BASEPRI, r3
 800af34:	f3bf 8f6f 	isb	sy
 800af38:	f3bf 8f4f 	dsb	sy
 800af3c:	61bb      	str	r3, [r7, #24]
}
 800af3e:	bf00      	nop
 800af40:	e7fe      	b.n	800af40 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800af42:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800af44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800af46:	2b00      	cmp	r3, #0
 800af48:	d01e      	beq.n	800af88 <xTaskCreateStatic+0xac>
 800af4a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800af4c:	2b00      	cmp	r3, #0
 800af4e:	d01b      	beq.n	800af88 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800af50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800af52:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800af54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af56:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800af58:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800af5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af5c:	2202      	movs	r2, #2
 800af5e:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800af62:	2300      	movs	r3, #0
 800af64:	9303      	str	r3, [sp, #12]
 800af66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af68:	9302      	str	r3, [sp, #8]
 800af6a:	f107 0314 	add.w	r3, r7, #20
 800af6e:	9301      	str	r3, [sp, #4]
 800af70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800af72:	9300      	str	r3, [sp, #0]
 800af74:	683b      	ldr	r3, [r7, #0]
 800af76:	687a      	ldr	r2, [r7, #4]
 800af78:	68b9      	ldr	r1, [r7, #8]
 800af7a:	68f8      	ldr	r0, [r7, #12]
 800af7c:	f000 f850 	bl	800b020 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800af80:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800af82:	f000 f8eb 	bl	800b15c <prvAddNewTaskToReadyList>
 800af86:	e001      	b.n	800af8c <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800af88:	2300      	movs	r3, #0
 800af8a:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800af8c:	697b      	ldr	r3, [r7, #20]
	}
 800af8e:	4618      	mov	r0, r3
 800af90:	3728      	adds	r7, #40	; 0x28
 800af92:	46bd      	mov	sp, r7
 800af94:	bd80      	pop	{r7, pc}

0800af96 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800af96:	b580      	push	{r7, lr}
 800af98:	b08c      	sub	sp, #48	; 0x30
 800af9a:	af04      	add	r7, sp, #16
 800af9c:	60f8      	str	r0, [r7, #12]
 800af9e:	60b9      	str	r1, [r7, #8]
 800afa0:	603b      	str	r3, [r7, #0]
 800afa2:	4613      	mov	r3, r2
 800afa4:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800afa6:	88fb      	ldrh	r3, [r7, #6]
 800afa8:	009b      	lsls	r3, r3, #2
 800afaa:	4618      	mov	r0, r3
 800afac:	f001 f8dc 	bl	800c168 <pvPortMalloc>
 800afb0:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800afb2:	697b      	ldr	r3, [r7, #20]
 800afb4:	2b00      	cmp	r3, #0
 800afb6:	d00e      	beq.n	800afd6 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800afb8:	20b4      	movs	r0, #180	; 0xb4
 800afba:	f001 f8d5 	bl	800c168 <pvPortMalloc>
 800afbe:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800afc0:	69fb      	ldr	r3, [r7, #28]
 800afc2:	2b00      	cmp	r3, #0
 800afc4:	d003      	beq.n	800afce <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800afc6:	69fb      	ldr	r3, [r7, #28]
 800afc8:	697a      	ldr	r2, [r7, #20]
 800afca:	631a      	str	r2, [r3, #48]	; 0x30
 800afcc:	e005      	b.n	800afda <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800afce:	6978      	ldr	r0, [r7, #20]
 800afd0:	f001 f996 	bl	800c300 <vPortFree>
 800afd4:	e001      	b.n	800afda <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800afd6:	2300      	movs	r3, #0
 800afd8:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800afda:	69fb      	ldr	r3, [r7, #28]
 800afdc:	2b00      	cmp	r3, #0
 800afde:	d017      	beq.n	800b010 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800afe0:	69fb      	ldr	r3, [r7, #28]
 800afe2:	2200      	movs	r2, #0
 800afe4:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800afe8:	88fa      	ldrh	r2, [r7, #6]
 800afea:	2300      	movs	r3, #0
 800afec:	9303      	str	r3, [sp, #12]
 800afee:	69fb      	ldr	r3, [r7, #28]
 800aff0:	9302      	str	r3, [sp, #8]
 800aff2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aff4:	9301      	str	r3, [sp, #4]
 800aff6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aff8:	9300      	str	r3, [sp, #0]
 800affa:	683b      	ldr	r3, [r7, #0]
 800affc:	68b9      	ldr	r1, [r7, #8]
 800affe:	68f8      	ldr	r0, [r7, #12]
 800b000:	f000 f80e 	bl	800b020 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800b004:	69f8      	ldr	r0, [r7, #28]
 800b006:	f000 f8a9 	bl	800b15c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800b00a:	2301      	movs	r3, #1
 800b00c:	61bb      	str	r3, [r7, #24]
 800b00e:	e002      	b.n	800b016 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800b010:	f04f 33ff 	mov.w	r3, #4294967295
 800b014:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800b016:	69bb      	ldr	r3, [r7, #24]
	}
 800b018:	4618      	mov	r0, r3
 800b01a:	3720      	adds	r7, #32
 800b01c:	46bd      	mov	sp, r7
 800b01e:	bd80      	pop	{r7, pc}

0800b020 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800b020:	b580      	push	{r7, lr}
 800b022:	b088      	sub	sp, #32
 800b024:	af00      	add	r7, sp, #0
 800b026:	60f8      	str	r0, [r7, #12]
 800b028:	60b9      	str	r1, [r7, #8]
 800b02a:	607a      	str	r2, [r7, #4]
 800b02c:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800b02e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b030:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b032:	687b      	ldr	r3, [r7, #4]
 800b034:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800b038:	3b01      	subs	r3, #1
 800b03a:	009b      	lsls	r3, r3, #2
 800b03c:	4413      	add	r3, r2
 800b03e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800b040:	69bb      	ldr	r3, [r7, #24]
 800b042:	f023 0307 	bic.w	r3, r3, #7
 800b046:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800b048:	69bb      	ldr	r3, [r7, #24]
 800b04a:	f003 0307 	and.w	r3, r3, #7
 800b04e:	2b00      	cmp	r3, #0
 800b050:	d00a      	beq.n	800b068 <prvInitialiseNewTask+0x48>
	__asm volatile
 800b052:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b056:	f383 8811 	msr	BASEPRI, r3
 800b05a:	f3bf 8f6f 	isb	sy
 800b05e:	f3bf 8f4f 	dsb	sy
 800b062:	617b      	str	r3, [r7, #20]
}
 800b064:	bf00      	nop
 800b066:	e7fe      	b.n	800b066 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800b068:	68bb      	ldr	r3, [r7, #8]
 800b06a:	2b00      	cmp	r3, #0
 800b06c:	d01f      	beq.n	800b0ae <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b06e:	2300      	movs	r3, #0
 800b070:	61fb      	str	r3, [r7, #28]
 800b072:	e012      	b.n	800b09a <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800b074:	68ba      	ldr	r2, [r7, #8]
 800b076:	69fb      	ldr	r3, [r7, #28]
 800b078:	4413      	add	r3, r2
 800b07a:	7819      	ldrb	r1, [r3, #0]
 800b07c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b07e:	69fb      	ldr	r3, [r7, #28]
 800b080:	4413      	add	r3, r2
 800b082:	3334      	adds	r3, #52	; 0x34
 800b084:	460a      	mov	r2, r1
 800b086:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800b088:	68ba      	ldr	r2, [r7, #8]
 800b08a:	69fb      	ldr	r3, [r7, #28]
 800b08c:	4413      	add	r3, r2
 800b08e:	781b      	ldrb	r3, [r3, #0]
 800b090:	2b00      	cmp	r3, #0
 800b092:	d006      	beq.n	800b0a2 <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b094:	69fb      	ldr	r3, [r7, #28]
 800b096:	3301      	adds	r3, #1
 800b098:	61fb      	str	r3, [r7, #28]
 800b09a:	69fb      	ldr	r3, [r7, #28]
 800b09c:	2b0f      	cmp	r3, #15
 800b09e:	d9e9      	bls.n	800b074 <prvInitialiseNewTask+0x54>
 800b0a0:	e000      	b.n	800b0a4 <prvInitialiseNewTask+0x84>
			{
				break;
 800b0a2:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800b0a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b0a6:	2200      	movs	r2, #0
 800b0a8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800b0ac:	e003      	b.n	800b0b6 <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800b0ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b0b0:	2200      	movs	r2, #0
 800b0b2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800b0b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b0b8:	2b06      	cmp	r3, #6
 800b0ba:	d901      	bls.n	800b0c0 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800b0bc:	2306      	movs	r3, #6
 800b0be:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800b0c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b0c2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b0c4:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800b0c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b0c8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b0ca:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800b0cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b0ce:	2200      	movs	r2, #0
 800b0d0:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800b0d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b0d4:	3304      	adds	r3, #4
 800b0d6:	4618      	mov	r0, r3
 800b0d8:	f7ff f928 	bl	800a32c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800b0dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b0de:	3318      	adds	r3, #24
 800b0e0:	4618      	mov	r0, r3
 800b0e2:	f7ff f923 	bl	800a32c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800b0e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b0e8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b0ea:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b0ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b0ee:	f1c3 0207 	rsb	r2, r3, #7
 800b0f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b0f4:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800b0f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b0f8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b0fa:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800b0fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b0fe:	2200      	movs	r2, #0
 800b100:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800b104:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b106:	2200      	movs	r2, #0
 800b108:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800b10c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b10e:	334c      	adds	r3, #76	; 0x4c
 800b110:	2260      	movs	r2, #96	; 0x60
 800b112:	2100      	movs	r1, #0
 800b114:	4618      	mov	r0, r3
 800b116:	f001 fd5d 	bl	800cbd4 <memset>
 800b11a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b11c:	4a0c      	ldr	r2, [pc, #48]	; (800b150 <prvInitialiseNewTask+0x130>)
 800b11e:	651a      	str	r2, [r3, #80]	; 0x50
 800b120:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b122:	4a0c      	ldr	r2, [pc, #48]	; (800b154 <prvInitialiseNewTask+0x134>)
 800b124:	655a      	str	r2, [r3, #84]	; 0x54
 800b126:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b128:	4a0b      	ldr	r2, [pc, #44]	; (800b158 <prvInitialiseNewTask+0x138>)
 800b12a:	659a      	str	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800b12c:	683a      	ldr	r2, [r7, #0]
 800b12e:	68f9      	ldr	r1, [r7, #12]
 800b130:	69b8      	ldr	r0, [r7, #24]
 800b132:	f000 fdcd 	bl	800bcd0 <pxPortInitialiseStack>
 800b136:	4602      	mov	r2, r0
 800b138:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b13a:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800b13c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b13e:	2b00      	cmp	r3, #0
 800b140:	d002      	beq.n	800b148 <prvInitialiseNewTask+0x128>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800b142:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b144:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b146:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b148:	bf00      	nop
 800b14a:	3720      	adds	r7, #32
 800b14c:	46bd      	mov	sp, r7
 800b14e:	bd80      	pop	{r7, pc}
 800b150:	0800d014 	.word	0x0800d014
 800b154:	0800d034 	.word	0x0800d034
 800b158:	0800cff4 	.word	0x0800cff4

0800b15c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800b15c:	b580      	push	{r7, lr}
 800b15e:	b082      	sub	sp, #8
 800b160:	af00      	add	r7, sp, #0
 800b162:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800b164:	f000 fede 	bl	800bf24 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800b168:	4b2a      	ldr	r3, [pc, #168]	; (800b214 <prvAddNewTaskToReadyList+0xb8>)
 800b16a:	681b      	ldr	r3, [r3, #0]
 800b16c:	3301      	adds	r3, #1
 800b16e:	4a29      	ldr	r2, [pc, #164]	; (800b214 <prvAddNewTaskToReadyList+0xb8>)
 800b170:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800b172:	4b29      	ldr	r3, [pc, #164]	; (800b218 <prvAddNewTaskToReadyList+0xbc>)
 800b174:	681b      	ldr	r3, [r3, #0]
 800b176:	2b00      	cmp	r3, #0
 800b178:	d109      	bne.n	800b18e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800b17a:	4a27      	ldr	r2, [pc, #156]	; (800b218 <prvAddNewTaskToReadyList+0xbc>)
 800b17c:	687b      	ldr	r3, [r7, #4]
 800b17e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800b180:	4b24      	ldr	r3, [pc, #144]	; (800b214 <prvAddNewTaskToReadyList+0xb8>)
 800b182:	681b      	ldr	r3, [r3, #0]
 800b184:	2b01      	cmp	r3, #1
 800b186:	d110      	bne.n	800b1aa <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800b188:	f000 fbd6 	bl	800b938 <prvInitialiseTaskLists>
 800b18c:	e00d      	b.n	800b1aa <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800b18e:	4b23      	ldr	r3, [pc, #140]	; (800b21c <prvAddNewTaskToReadyList+0xc0>)
 800b190:	681b      	ldr	r3, [r3, #0]
 800b192:	2b00      	cmp	r3, #0
 800b194:	d109      	bne.n	800b1aa <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800b196:	4b20      	ldr	r3, [pc, #128]	; (800b218 <prvAddNewTaskToReadyList+0xbc>)
 800b198:	681b      	ldr	r3, [r3, #0]
 800b19a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b19c:	687b      	ldr	r3, [r7, #4]
 800b19e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b1a0:	429a      	cmp	r2, r3
 800b1a2:	d802      	bhi.n	800b1aa <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800b1a4:	4a1c      	ldr	r2, [pc, #112]	; (800b218 <prvAddNewTaskToReadyList+0xbc>)
 800b1a6:	687b      	ldr	r3, [r7, #4]
 800b1a8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800b1aa:	4b1d      	ldr	r3, [pc, #116]	; (800b220 <prvAddNewTaskToReadyList+0xc4>)
 800b1ac:	681b      	ldr	r3, [r3, #0]
 800b1ae:	3301      	adds	r3, #1
 800b1b0:	4a1b      	ldr	r2, [pc, #108]	; (800b220 <prvAddNewTaskToReadyList+0xc4>)
 800b1b2:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800b1b4:	687b      	ldr	r3, [r7, #4]
 800b1b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b1b8:	2201      	movs	r2, #1
 800b1ba:	409a      	lsls	r2, r3
 800b1bc:	4b19      	ldr	r3, [pc, #100]	; (800b224 <prvAddNewTaskToReadyList+0xc8>)
 800b1be:	681b      	ldr	r3, [r3, #0]
 800b1c0:	4313      	orrs	r3, r2
 800b1c2:	4a18      	ldr	r2, [pc, #96]	; (800b224 <prvAddNewTaskToReadyList+0xc8>)
 800b1c4:	6013      	str	r3, [r2, #0]
 800b1c6:	687b      	ldr	r3, [r7, #4]
 800b1c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b1ca:	4613      	mov	r3, r2
 800b1cc:	009b      	lsls	r3, r3, #2
 800b1ce:	4413      	add	r3, r2
 800b1d0:	009b      	lsls	r3, r3, #2
 800b1d2:	4a15      	ldr	r2, [pc, #84]	; (800b228 <prvAddNewTaskToReadyList+0xcc>)
 800b1d4:	441a      	add	r2, r3
 800b1d6:	687b      	ldr	r3, [r7, #4]
 800b1d8:	3304      	adds	r3, #4
 800b1da:	4619      	mov	r1, r3
 800b1dc:	4610      	mov	r0, r2
 800b1de:	f7ff f8b2 	bl	800a346 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800b1e2:	f000 fecf 	bl	800bf84 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800b1e6:	4b0d      	ldr	r3, [pc, #52]	; (800b21c <prvAddNewTaskToReadyList+0xc0>)
 800b1e8:	681b      	ldr	r3, [r3, #0]
 800b1ea:	2b00      	cmp	r3, #0
 800b1ec:	d00e      	beq.n	800b20c <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800b1ee:	4b0a      	ldr	r3, [pc, #40]	; (800b218 <prvAddNewTaskToReadyList+0xbc>)
 800b1f0:	681b      	ldr	r3, [r3, #0]
 800b1f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b1f4:	687b      	ldr	r3, [r7, #4]
 800b1f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b1f8:	429a      	cmp	r2, r3
 800b1fa:	d207      	bcs.n	800b20c <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800b1fc:	4b0b      	ldr	r3, [pc, #44]	; (800b22c <prvAddNewTaskToReadyList+0xd0>)
 800b1fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b202:	601a      	str	r2, [r3, #0]
 800b204:	f3bf 8f4f 	dsb	sy
 800b208:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b20c:	bf00      	nop
 800b20e:	3708      	adds	r7, #8
 800b210:	46bd      	mov	sp, r7
 800b212:	bd80      	pop	{r7, pc}
 800b214:	20000b58 	.word	0x20000b58
 800b218:	20000a58 	.word	0x20000a58
 800b21c:	20000b64 	.word	0x20000b64
 800b220:	20000b74 	.word	0x20000b74
 800b224:	20000b60 	.word	0x20000b60
 800b228:	20000a5c 	.word	0x20000a5c
 800b22c:	e000ed04 	.word	0xe000ed04

0800b230 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800b230:	b580      	push	{r7, lr}
 800b232:	b084      	sub	sp, #16
 800b234:	af00      	add	r7, sp, #0
 800b236:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800b238:	2300      	movs	r3, #0
 800b23a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800b23c:	687b      	ldr	r3, [r7, #4]
 800b23e:	2b00      	cmp	r3, #0
 800b240:	d017      	beq.n	800b272 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800b242:	4b13      	ldr	r3, [pc, #76]	; (800b290 <vTaskDelay+0x60>)
 800b244:	681b      	ldr	r3, [r3, #0]
 800b246:	2b00      	cmp	r3, #0
 800b248:	d00a      	beq.n	800b260 <vTaskDelay+0x30>
	__asm volatile
 800b24a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b24e:	f383 8811 	msr	BASEPRI, r3
 800b252:	f3bf 8f6f 	isb	sy
 800b256:	f3bf 8f4f 	dsb	sy
 800b25a:	60bb      	str	r3, [r7, #8]
}
 800b25c:	bf00      	nop
 800b25e:	e7fe      	b.n	800b25e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800b260:	f000 f884 	bl	800b36c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800b264:	2100      	movs	r1, #0
 800b266:	6878      	ldr	r0, [r7, #4]
 800b268:	f000 fccc 	bl	800bc04 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800b26c:	f000 f88c 	bl	800b388 <xTaskResumeAll>
 800b270:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800b272:	68fb      	ldr	r3, [r7, #12]
 800b274:	2b00      	cmp	r3, #0
 800b276:	d107      	bne.n	800b288 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800b278:	4b06      	ldr	r3, [pc, #24]	; (800b294 <vTaskDelay+0x64>)
 800b27a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b27e:	601a      	str	r2, [r3, #0]
 800b280:	f3bf 8f4f 	dsb	sy
 800b284:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800b288:	bf00      	nop
 800b28a:	3710      	adds	r7, #16
 800b28c:	46bd      	mov	sp, r7
 800b28e:	bd80      	pop	{r7, pc}
 800b290:	20000b80 	.word	0x20000b80
 800b294:	e000ed04 	.word	0xe000ed04

0800b298 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800b298:	b580      	push	{r7, lr}
 800b29a:	b08a      	sub	sp, #40	; 0x28
 800b29c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800b29e:	2300      	movs	r3, #0
 800b2a0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800b2a2:	2300      	movs	r3, #0
 800b2a4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800b2a6:	463a      	mov	r2, r7
 800b2a8:	1d39      	adds	r1, r7, #4
 800b2aa:	f107 0308 	add.w	r3, r7, #8
 800b2ae:	4618      	mov	r0, r3
 800b2b0:	f7f5 f9ae 	bl	8000610 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800b2b4:	6839      	ldr	r1, [r7, #0]
 800b2b6:	687b      	ldr	r3, [r7, #4]
 800b2b8:	68ba      	ldr	r2, [r7, #8]
 800b2ba:	9202      	str	r2, [sp, #8]
 800b2bc:	9301      	str	r3, [sp, #4]
 800b2be:	2300      	movs	r3, #0
 800b2c0:	9300      	str	r3, [sp, #0]
 800b2c2:	2300      	movs	r3, #0
 800b2c4:	460a      	mov	r2, r1
 800b2c6:	4921      	ldr	r1, [pc, #132]	; (800b34c <vTaskStartScheduler+0xb4>)
 800b2c8:	4821      	ldr	r0, [pc, #132]	; (800b350 <vTaskStartScheduler+0xb8>)
 800b2ca:	f7ff fe07 	bl	800aedc <xTaskCreateStatic>
 800b2ce:	4603      	mov	r3, r0
 800b2d0:	4a20      	ldr	r2, [pc, #128]	; (800b354 <vTaskStartScheduler+0xbc>)
 800b2d2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800b2d4:	4b1f      	ldr	r3, [pc, #124]	; (800b354 <vTaskStartScheduler+0xbc>)
 800b2d6:	681b      	ldr	r3, [r3, #0]
 800b2d8:	2b00      	cmp	r3, #0
 800b2da:	d002      	beq.n	800b2e2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800b2dc:	2301      	movs	r3, #1
 800b2de:	617b      	str	r3, [r7, #20]
 800b2e0:	e001      	b.n	800b2e6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800b2e2:	2300      	movs	r3, #0
 800b2e4:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800b2e6:	697b      	ldr	r3, [r7, #20]
 800b2e8:	2b01      	cmp	r3, #1
 800b2ea:	d11b      	bne.n	800b324 <vTaskStartScheduler+0x8c>
	__asm volatile
 800b2ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b2f0:	f383 8811 	msr	BASEPRI, r3
 800b2f4:	f3bf 8f6f 	isb	sy
 800b2f8:	f3bf 8f4f 	dsb	sy
 800b2fc:	613b      	str	r3, [r7, #16]
}
 800b2fe:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800b300:	4b15      	ldr	r3, [pc, #84]	; (800b358 <vTaskStartScheduler+0xc0>)
 800b302:	681b      	ldr	r3, [r3, #0]
 800b304:	334c      	adds	r3, #76	; 0x4c
 800b306:	4a15      	ldr	r2, [pc, #84]	; (800b35c <vTaskStartScheduler+0xc4>)
 800b308:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800b30a:	4b15      	ldr	r3, [pc, #84]	; (800b360 <vTaskStartScheduler+0xc8>)
 800b30c:	f04f 32ff 	mov.w	r2, #4294967295
 800b310:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800b312:	4b14      	ldr	r3, [pc, #80]	; (800b364 <vTaskStartScheduler+0xcc>)
 800b314:	2201      	movs	r2, #1
 800b316:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800b318:	4b13      	ldr	r3, [pc, #76]	; (800b368 <vTaskStartScheduler+0xd0>)
 800b31a:	2200      	movs	r2, #0
 800b31c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800b31e:	f000 fd5f 	bl	800bde0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800b322:	e00e      	b.n	800b342 <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800b324:	697b      	ldr	r3, [r7, #20]
 800b326:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b32a:	d10a      	bne.n	800b342 <vTaskStartScheduler+0xaa>
	__asm volatile
 800b32c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b330:	f383 8811 	msr	BASEPRI, r3
 800b334:	f3bf 8f6f 	isb	sy
 800b338:	f3bf 8f4f 	dsb	sy
 800b33c:	60fb      	str	r3, [r7, #12]
}
 800b33e:	bf00      	nop
 800b340:	e7fe      	b.n	800b340 <vTaskStartScheduler+0xa8>
}
 800b342:	bf00      	nop
 800b344:	3718      	adds	r7, #24
 800b346:	46bd      	mov	sp, r7
 800b348:	bd80      	pop	{r7, pc}
 800b34a:	bf00      	nop
 800b34c:	0800cfd4 	.word	0x0800cfd4
 800b350:	0800b909 	.word	0x0800b909
 800b354:	20000b7c 	.word	0x20000b7c
 800b358:	20000a58 	.word	0x20000a58
 800b35c:	20000060 	.word	0x20000060
 800b360:	20000b78 	.word	0x20000b78
 800b364:	20000b64 	.word	0x20000b64
 800b368:	20000b5c 	.word	0x20000b5c

0800b36c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800b36c:	b480      	push	{r7}
 800b36e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800b370:	4b04      	ldr	r3, [pc, #16]	; (800b384 <vTaskSuspendAll+0x18>)
 800b372:	681b      	ldr	r3, [r3, #0]
 800b374:	3301      	adds	r3, #1
 800b376:	4a03      	ldr	r2, [pc, #12]	; (800b384 <vTaskSuspendAll+0x18>)
 800b378:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800b37a:	bf00      	nop
 800b37c:	46bd      	mov	sp, r7
 800b37e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b382:	4770      	bx	lr
 800b384:	20000b80 	.word	0x20000b80

0800b388 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800b388:	b580      	push	{r7, lr}
 800b38a:	b084      	sub	sp, #16
 800b38c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800b38e:	2300      	movs	r3, #0
 800b390:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800b392:	2300      	movs	r3, #0
 800b394:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800b396:	4b41      	ldr	r3, [pc, #260]	; (800b49c <xTaskResumeAll+0x114>)
 800b398:	681b      	ldr	r3, [r3, #0]
 800b39a:	2b00      	cmp	r3, #0
 800b39c:	d10a      	bne.n	800b3b4 <xTaskResumeAll+0x2c>
	__asm volatile
 800b39e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b3a2:	f383 8811 	msr	BASEPRI, r3
 800b3a6:	f3bf 8f6f 	isb	sy
 800b3aa:	f3bf 8f4f 	dsb	sy
 800b3ae:	603b      	str	r3, [r7, #0]
}
 800b3b0:	bf00      	nop
 800b3b2:	e7fe      	b.n	800b3b2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800b3b4:	f000 fdb6 	bl	800bf24 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800b3b8:	4b38      	ldr	r3, [pc, #224]	; (800b49c <xTaskResumeAll+0x114>)
 800b3ba:	681b      	ldr	r3, [r3, #0]
 800b3bc:	3b01      	subs	r3, #1
 800b3be:	4a37      	ldr	r2, [pc, #220]	; (800b49c <xTaskResumeAll+0x114>)
 800b3c0:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b3c2:	4b36      	ldr	r3, [pc, #216]	; (800b49c <xTaskResumeAll+0x114>)
 800b3c4:	681b      	ldr	r3, [r3, #0]
 800b3c6:	2b00      	cmp	r3, #0
 800b3c8:	d161      	bne.n	800b48e <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800b3ca:	4b35      	ldr	r3, [pc, #212]	; (800b4a0 <xTaskResumeAll+0x118>)
 800b3cc:	681b      	ldr	r3, [r3, #0]
 800b3ce:	2b00      	cmp	r3, #0
 800b3d0:	d05d      	beq.n	800b48e <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b3d2:	e02e      	b.n	800b432 <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b3d4:	4b33      	ldr	r3, [pc, #204]	; (800b4a4 <xTaskResumeAll+0x11c>)
 800b3d6:	68db      	ldr	r3, [r3, #12]
 800b3d8:	68db      	ldr	r3, [r3, #12]
 800b3da:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b3dc:	68fb      	ldr	r3, [r7, #12]
 800b3de:	3318      	adds	r3, #24
 800b3e0:	4618      	mov	r0, r3
 800b3e2:	f7ff f80d 	bl	800a400 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b3e6:	68fb      	ldr	r3, [r7, #12]
 800b3e8:	3304      	adds	r3, #4
 800b3ea:	4618      	mov	r0, r3
 800b3ec:	f7ff f808 	bl	800a400 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800b3f0:	68fb      	ldr	r3, [r7, #12]
 800b3f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b3f4:	2201      	movs	r2, #1
 800b3f6:	409a      	lsls	r2, r3
 800b3f8:	4b2b      	ldr	r3, [pc, #172]	; (800b4a8 <xTaskResumeAll+0x120>)
 800b3fa:	681b      	ldr	r3, [r3, #0]
 800b3fc:	4313      	orrs	r3, r2
 800b3fe:	4a2a      	ldr	r2, [pc, #168]	; (800b4a8 <xTaskResumeAll+0x120>)
 800b400:	6013      	str	r3, [r2, #0]
 800b402:	68fb      	ldr	r3, [r7, #12]
 800b404:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b406:	4613      	mov	r3, r2
 800b408:	009b      	lsls	r3, r3, #2
 800b40a:	4413      	add	r3, r2
 800b40c:	009b      	lsls	r3, r3, #2
 800b40e:	4a27      	ldr	r2, [pc, #156]	; (800b4ac <xTaskResumeAll+0x124>)
 800b410:	441a      	add	r2, r3
 800b412:	68fb      	ldr	r3, [r7, #12]
 800b414:	3304      	adds	r3, #4
 800b416:	4619      	mov	r1, r3
 800b418:	4610      	mov	r0, r2
 800b41a:	f7fe ff94 	bl	800a346 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b41e:	68fb      	ldr	r3, [r7, #12]
 800b420:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b422:	4b23      	ldr	r3, [pc, #140]	; (800b4b0 <xTaskResumeAll+0x128>)
 800b424:	681b      	ldr	r3, [r3, #0]
 800b426:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b428:	429a      	cmp	r2, r3
 800b42a:	d302      	bcc.n	800b432 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 800b42c:	4b21      	ldr	r3, [pc, #132]	; (800b4b4 <xTaskResumeAll+0x12c>)
 800b42e:	2201      	movs	r2, #1
 800b430:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b432:	4b1c      	ldr	r3, [pc, #112]	; (800b4a4 <xTaskResumeAll+0x11c>)
 800b434:	681b      	ldr	r3, [r3, #0]
 800b436:	2b00      	cmp	r3, #0
 800b438:	d1cc      	bne.n	800b3d4 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800b43a:	68fb      	ldr	r3, [r7, #12]
 800b43c:	2b00      	cmp	r3, #0
 800b43e:	d001      	beq.n	800b444 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800b440:	f000 fb1c 	bl	800ba7c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800b444:	4b1c      	ldr	r3, [pc, #112]	; (800b4b8 <xTaskResumeAll+0x130>)
 800b446:	681b      	ldr	r3, [r3, #0]
 800b448:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800b44a:	687b      	ldr	r3, [r7, #4]
 800b44c:	2b00      	cmp	r3, #0
 800b44e:	d010      	beq.n	800b472 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800b450:	f000 f836 	bl	800b4c0 <xTaskIncrementTick>
 800b454:	4603      	mov	r3, r0
 800b456:	2b00      	cmp	r3, #0
 800b458:	d002      	beq.n	800b460 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 800b45a:	4b16      	ldr	r3, [pc, #88]	; (800b4b4 <xTaskResumeAll+0x12c>)
 800b45c:	2201      	movs	r2, #1
 800b45e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800b460:	687b      	ldr	r3, [r7, #4]
 800b462:	3b01      	subs	r3, #1
 800b464:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800b466:	687b      	ldr	r3, [r7, #4]
 800b468:	2b00      	cmp	r3, #0
 800b46a:	d1f1      	bne.n	800b450 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 800b46c:	4b12      	ldr	r3, [pc, #72]	; (800b4b8 <xTaskResumeAll+0x130>)
 800b46e:	2200      	movs	r2, #0
 800b470:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800b472:	4b10      	ldr	r3, [pc, #64]	; (800b4b4 <xTaskResumeAll+0x12c>)
 800b474:	681b      	ldr	r3, [r3, #0]
 800b476:	2b00      	cmp	r3, #0
 800b478:	d009      	beq.n	800b48e <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800b47a:	2301      	movs	r3, #1
 800b47c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800b47e:	4b0f      	ldr	r3, [pc, #60]	; (800b4bc <xTaskResumeAll+0x134>)
 800b480:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b484:	601a      	str	r2, [r3, #0]
 800b486:	f3bf 8f4f 	dsb	sy
 800b48a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800b48e:	f000 fd79 	bl	800bf84 <vPortExitCritical>

	return xAlreadyYielded;
 800b492:	68bb      	ldr	r3, [r7, #8]
}
 800b494:	4618      	mov	r0, r3
 800b496:	3710      	adds	r7, #16
 800b498:	46bd      	mov	sp, r7
 800b49a:	bd80      	pop	{r7, pc}
 800b49c:	20000b80 	.word	0x20000b80
 800b4a0:	20000b58 	.word	0x20000b58
 800b4a4:	20000b18 	.word	0x20000b18
 800b4a8:	20000b60 	.word	0x20000b60
 800b4ac:	20000a5c 	.word	0x20000a5c
 800b4b0:	20000a58 	.word	0x20000a58
 800b4b4:	20000b6c 	.word	0x20000b6c
 800b4b8:	20000b68 	.word	0x20000b68
 800b4bc:	e000ed04 	.word	0xe000ed04

0800b4c0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800b4c0:	b580      	push	{r7, lr}
 800b4c2:	b086      	sub	sp, #24
 800b4c4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800b4c6:	2300      	movs	r3, #0
 800b4c8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b4ca:	4b4e      	ldr	r3, [pc, #312]	; (800b604 <xTaskIncrementTick+0x144>)
 800b4cc:	681b      	ldr	r3, [r3, #0]
 800b4ce:	2b00      	cmp	r3, #0
 800b4d0:	f040 808e 	bne.w	800b5f0 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800b4d4:	4b4c      	ldr	r3, [pc, #304]	; (800b608 <xTaskIncrementTick+0x148>)
 800b4d6:	681b      	ldr	r3, [r3, #0]
 800b4d8:	3301      	adds	r3, #1
 800b4da:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800b4dc:	4a4a      	ldr	r2, [pc, #296]	; (800b608 <xTaskIncrementTick+0x148>)
 800b4de:	693b      	ldr	r3, [r7, #16]
 800b4e0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800b4e2:	693b      	ldr	r3, [r7, #16]
 800b4e4:	2b00      	cmp	r3, #0
 800b4e6:	d120      	bne.n	800b52a <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800b4e8:	4b48      	ldr	r3, [pc, #288]	; (800b60c <xTaskIncrementTick+0x14c>)
 800b4ea:	681b      	ldr	r3, [r3, #0]
 800b4ec:	681b      	ldr	r3, [r3, #0]
 800b4ee:	2b00      	cmp	r3, #0
 800b4f0:	d00a      	beq.n	800b508 <xTaskIncrementTick+0x48>
	__asm volatile
 800b4f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b4f6:	f383 8811 	msr	BASEPRI, r3
 800b4fa:	f3bf 8f6f 	isb	sy
 800b4fe:	f3bf 8f4f 	dsb	sy
 800b502:	603b      	str	r3, [r7, #0]
}
 800b504:	bf00      	nop
 800b506:	e7fe      	b.n	800b506 <xTaskIncrementTick+0x46>
 800b508:	4b40      	ldr	r3, [pc, #256]	; (800b60c <xTaskIncrementTick+0x14c>)
 800b50a:	681b      	ldr	r3, [r3, #0]
 800b50c:	60fb      	str	r3, [r7, #12]
 800b50e:	4b40      	ldr	r3, [pc, #256]	; (800b610 <xTaskIncrementTick+0x150>)
 800b510:	681b      	ldr	r3, [r3, #0]
 800b512:	4a3e      	ldr	r2, [pc, #248]	; (800b60c <xTaskIncrementTick+0x14c>)
 800b514:	6013      	str	r3, [r2, #0]
 800b516:	4a3e      	ldr	r2, [pc, #248]	; (800b610 <xTaskIncrementTick+0x150>)
 800b518:	68fb      	ldr	r3, [r7, #12]
 800b51a:	6013      	str	r3, [r2, #0]
 800b51c:	4b3d      	ldr	r3, [pc, #244]	; (800b614 <xTaskIncrementTick+0x154>)
 800b51e:	681b      	ldr	r3, [r3, #0]
 800b520:	3301      	adds	r3, #1
 800b522:	4a3c      	ldr	r2, [pc, #240]	; (800b614 <xTaskIncrementTick+0x154>)
 800b524:	6013      	str	r3, [r2, #0]
 800b526:	f000 faa9 	bl	800ba7c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800b52a:	4b3b      	ldr	r3, [pc, #236]	; (800b618 <xTaskIncrementTick+0x158>)
 800b52c:	681b      	ldr	r3, [r3, #0]
 800b52e:	693a      	ldr	r2, [r7, #16]
 800b530:	429a      	cmp	r2, r3
 800b532:	d348      	bcc.n	800b5c6 <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b534:	4b35      	ldr	r3, [pc, #212]	; (800b60c <xTaskIncrementTick+0x14c>)
 800b536:	681b      	ldr	r3, [r3, #0]
 800b538:	681b      	ldr	r3, [r3, #0]
 800b53a:	2b00      	cmp	r3, #0
 800b53c:	d104      	bne.n	800b548 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b53e:	4b36      	ldr	r3, [pc, #216]	; (800b618 <xTaskIncrementTick+0x158>)
 800b540:	f04f 32ff 	mov.w	r2, #4294967295
 800b544:	601a      	str	r2, [r3, #0]
					break;
 800b546:	e03e      	b.n	800b5c6 <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b548:	4b30      	ldr	r3, [pc, #192]	; (800b60c <xTaskIncrementTick+0x14c>)
 800b54a:	681b      	ldr	r3, [r3, #0]
 800b54c:	68db      	ldr	r3, [r3, #12]
 800b54e:	68db      	ldr	r3, [r3, #12]
 800b550:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800b552:	68bb      	ldr	r3, [r7, #8]
 800b554:	685b      	ldr	r3, [r3, #4]
 800b556:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800b558:	693a      	ldr	r2, [r7, #16]
 800b55a:	687b      	ldr	r3, [r7, #4]
 800b55c:	429a      	cmp	r2, r3
 800b55e:	d203      	bcs.n	800b568 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800b560:	4a2d      	ldr	r2, [pc, #180]	; (800b618 <xTaskIncrementTick+0x158>)
 800b562:	687b      	ldr	r3, [r7, #4]
 800b564:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800b566:	e02e      	b.n	800b5c6 <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b568:	68bb      	ldr	r3, [r7, #8]
 800b56a:	3304      	adds	r3, #4
 800b56c:	4618      	mov	r0, r3
 800b56e:	f7fe ff47 	bl	800a400 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800b572:	68bb      	ldr	r3, [r7, #8]
 800b574:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b576:	2b00      	cmp	r3, #0
 800b578:	d004      	beq.n	800b584 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b57a:	68bb      	ldr	r3, [r7, #8]
 800b57c:	3318      	adds	r3, #24
 800b57e:	4618      	mov	r0, r3
 800b580:	f7fe ff3e 	bl	800a400 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800b584:	68bb      	ldr	r3, [r7, #8]
 800b586:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b588:	2201      	movs	r2, #1
 800b58a:	409a      	lsls	r2, r3
 800b58c:	4b23      	ldr	r3, [pc, #140]	; (800b61c <xTaskIncrementTick+0x15c>)
 800b58e:	681b      	ldr	r3, [r3, #0]
 800b590:	4313      	orrs	r3, r2
 800b592:	4a22      	ldr	r2, [pc, #136]	; (800b61c <xTaskIncrementTick+0x15c>)
 800b594:	6013      	str	r3, [r2, #0]
 800b596:	68bb      	ldr	r3, [r7, #8]
 800b598:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b59a:	4613      	mov	r3, r2
 800b59c:	009b      	lsls	r3, r3, #2
 800b59e:	4413      	add	r3, r2
 800b5a0:	009b      	lsls	r3, r3, #2
 800b5a2:	4a1f      	ldr	r2, [pc, #124]	; (800b620 <xTaskIncrementTick+0x160>)
 800b5a4:	441a      	add	r2, r3
 800b5a6:	68bb      	ldr	r3, [r7, #8]
 800b5a8:	3304      	adds	r3, #4
 800b5aa:	4619      	mov	r1, r3
 800b5ac:	4610      	mov	r0, r2
 800b5ae:	f7fe feca 	bl	800a346 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b5b2:	68bb      	ldr	r3, [r7, #8]
 800b5b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b5b6:	4b1b      	ldr	r3, [pc, #108]	; (800b624 <xTaskIncrementTick+0x164>)
 800b5b8:	681b      	ldr	r3, [r3, #0]
 800b5ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b5bc:	429a      	cmp	r2, r3
 800b5be:	d3b9      	bcc.n	800b534 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800b5c0:	2301      	movs	r3, #1
 800b5c2:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b5c4:	e7b6      	b.n	800b534 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800b5c6:	4b17      	ldr	r3, [pc, #92]	; (800b624 <xTaskIncrementTick+0x164>)
 800b5c8:	681b      	ldr	r3, [r3, #0]
 800b5ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b5cc:	4914      	ldr	r1, [pc, #80]	; (800b620 <xTaskIncrementTick+0x160>)
 800b5ce:	4613      	mov	r3, r2
 800b5d0:	009b      	lsls	r3, r3, #2
 800b5d2:	4413      	add	r3, r2
 800b5d4:	009b      	lsls	r3, r3, #2
 800b5d6:	440b      	add	r3, r1
 800b5d8:	681b      	ldr	r3, [r3, #0]
 800b5da:	2b01      	cmp	r3, #1
 800b5dc:	d901      	bls.n	800b5e2 <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 800b5de:	2301      	movs	r3, #1
 800b5e0:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800b5e2:	4b11      	ldr	r3, [pc, #68]	; (800b628 <xTaskIncrementTick+0x168>)
 800b5e4:	681b      	ldr	r3, [r3, #0]
 800b5e6:	2b00      	cmp	r3, #0
 800b5e8:	d007      	beq.n	800b5fa <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 800b5ea:	2301      	movs	r3, #1
 800b5ec:	617b      	str	r3, [r7, #20]
 800b5ee:	e004      	b.n	800b5fa <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800b5f0:	4b0e      	ldr	r3, [pc, #56]	; (800b62c <xTaskIncrementTick+0x16c>)
 800b5f2:	681b      	ldr	r3, [r3, #0]
 800b5f4:	3301      	adds	r3, #1
 800b5f6:	4a0d      	ldr	r2, [pc, #52]	; (800b62c <xTaskIncrementTick+0x16c>)
 800b5f8:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800b5fa:	697b      	ldr	r3, [r7, #20]
}
 800b5fc:	4618      	mov	r0, r3
 800b5fe:	3718      	adds	r7, #24
 800b600:	46bd      	mov	sp, r7
 800b602:	bd80      	pop	{r7, pc}
 800b604:	20000b80 	.word	0x20000b80
 800b608:	20000b5c 	.word	0x20000b5c
 800b60c:	20000b10 	.word	0x20000b10
 800b610:	20000b14 	.word	0x20000b14
 800b614:	20000b70 	.word	0x20000b70
 800b618:	20000b78 	.word	0x20000b78
 800b61c:	20000b60 	.word	0x20000b60
 800b620:	20000a5c 	.word	0x20000a5c
 800b624:	20000a58 	.word	0x20000a58
 800b628:	20000b6c 	.word	0x20000b6c
 800b62c:	20000b68 	.word	0x20000b68

0800b630 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800b630:	b480      	push	{r7}
 800b632:	b087      	sub	sp, #28
 800b634:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800b636:	4b29      	ldr	r3, [pc, #164]	; (800b6dc <vTaskSwitchContext+0xac>)
 800b638:	681b      	ldr	r3, [r3, #0]
 800b63a:	2b00      	cmp	r3, #0
 800b63c:	d003      	beq.n	800b646 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800b63e:	4b28      	ldr	r3, [pc, #160]	; (800b6e0 <vTaskSwitchContext+0xb0>)
 800b640:	2201      	movs	r2, #1
 800b642:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800b644:	e044      	b.n	800b6d0 <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 800b646:	4b26      	ldr	r3, [pc, #152]	; (800b6e0 <vTaskSwitchContext+0xb0>)
 800b648:	2200      	movs	r2, #0
 800b64a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b64c:	4b25      	ldr	r3, [pc, #148]	; (800b6e4 <vTaskSwitchContext+0xb4>)
 800b64e:	681b      	ldr	r3, [r3, #0]
 800b650:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800b652:	68fb      	ldr	r3, [r7, #12]
 800b654:	fab3 f383 	clz	r3, r3
 800b658:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800b65a:	7afb      	ldrb	r3, [r7, #11]
 800b65c:	f1c3 031f 	rsb	r3, r3, #31
 800b660:	617b      	str	r3, [r7, #20]
 800b662:	4921      	ldr	r1, [pc, #132]	; (800b6e8 <vTaskSwitchContext+0xb8>)
 800b664:	697a      	ldr	r2, [r7, #20]
 800b666:	4613      	mov	r3, r2
 800b668:	009b      	lsls	r3, r3, #2
 800b66a:	4413      	add	r3, r2
 800b66c:	009b      	lsls	r3, r3, #2
 800b66e:	440b      	add	r3, r1
 800b670:	681b      	ldr	r3, [r3, #0]
 800b672:	2b00      	cmp	r3, #0
 800b674:	d10a      	bne.n	800b68c <vTaskSwitchContext+0x5c>
	__asm volatile
 800b676:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b67a:	f383 8811 	msr	BASEPRI, r3
 800b67e:	f3bf 8f6f 	isb	sy
 800b682:	f3bf 8f4f 	dsb	sy
 800b686:	607b      	str	r3, [r7, #4]
}
 800b688:	bf00      	nop
 800b68a:	e7fe      	b.n	800b68a <vTaskSwitchContext+0x5a>
 800b68c:	697a      	ldr	r2, [r7, #20]
 800b68e:	4613      	mov	r3, r2
 800b690:	009b      	lsls	r3, r3, #2
 800b692:	4413      	add	r3, r2
 800b694:	009b      	lsls	r3, r3, #2
 800b696:	4a14      	ldr	r2, [pc, #80]	; (800b6e8 <vTaskSwitchContext+0xb8>)
 800b698:	4413      	add	r3, r2
 800b69a:	613b      	str	r3, [r7, #16]
 800b69c:	693b      	ldr	r3, [r7, #16]
 800b69e:	685b      	ldr	r3, [r3, #4]
 800b6a0:	685a      	ldr	r2, [r3, #4]
 800b6a2:	693b      	ldr	r3, [r7, #16]
 800b6a4:	605a      	str	r2, [r3, #4]
 800b6a6:	693b      	ldr	r3, [r7, #16]
 800b6a8:	685a      	ldr	r2, [r3, #4]
 800b6aa:	693b      	ldr	r3, [r7, #16]
 800b6ac:	3308      	adds	r3, #8
 800b6ae:	429a      	cmp	r2, r3
 800b6b0:	d104      	bne.n	800b6bc <vTaskSwitchContext+0x8c>
 800b6b2:	693b      	ldr	r3, [r7, #16]
 800b6b4:	685b      	ldr	r3, [r3, #4]
 800b6b6:	685a      	ldr	r2, [r3, #4]
 800b6b8:	693b      	ldr	r3, [r7, #16]
 800b6ba:	605a      	str	r2, [r3, #4]
 800b6bc:	693b      	ldr	r3, [r7, #16]
 800b6be:	685b      	ldr	r3, [r3, #4]
 800b6c0:	68db      	ldr	r3, [r3, #12]
 800b6c2:	4a0a      	ldr	r2, [pc, #40]	; (800b6ec <vTaskSwitchContext+0xbc>)
 800b6c4:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800b6c6:	4b09      	ldr	r3, [pc, #36]	; (800b6ec <vTaskSwitchContext+0xbc>)
 800b6c8:	681b      	ldr	r3, [r3, #0]
 800b6ca:	334c      	adds	r3, #76	; 0x4c
 800b6cc:	4a08      	ldr	r2, [pc, #32]	; (800b6f0 <vTaskSwitchContext+0xc0>)
 800b6ce:	6013      	str	r3, [r2, #0]
}
 800b6d0:	bf00      	nop
 800b6d2:	371c      	adds	r7, #28
 800b6d4:	46bd      	mov	sp, r7
 800b6d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6da:	4770      	bx	lr
 800b6dc:	20000b80 	.word	0x20000b80
 800b6e0:	20000b6c 	.word	0x20000b6c
 800b6e4:	20000b60 	.word	0x20000b60
 800b6e8:	20000a5c 	.word	0x20000a5c
 800b6ec:	20000a58 	.word	0x20000a58
 800b6f0:	20000060 	.word	0x20000060

0800b6f4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800b6f4:	b580      	push	{r7, lr}
 800b6f6:	b084      	sub	sp, #16
 800b6f8:	af00      	add	r7, sp, #0
 800b6fa:	6078      	str	r0, [r7, #4]
 800b6fc:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800b6fe:	687b      	ldr	r3, [r7, #4]
 800b700:	2b00      	cmp	r3, #0
 800b702:	d10a      	bne.n	800b71a <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800b704:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b708:	f383 8811 	msr	BASEPRI, r3
 800b70c:	f3bf 8f6f 	isb	sy
 800b710:	f3bf 8f4f 	dsb	sy
 800b714:	60fb      	str	r3, [r7, #12]
}
 800b716:	bf00      	nop
 800b718:	e7fe      	b.n	800b718 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800b71a:	4b07      	ldr	r3, [pc, #28]	; (800b738 <vTaskPlaceOnEventList+0x44>)
 800b71c:	681b      	ldr	r3, [r3, #0]
 800b71e:	3318      	adds	r3, #24
 800b720:	4619      	mov	r1, r3
 800b722:	6878      	ldr	r0, [r7, #4]
 800b724:	f7fe fe33 	bl	800a38e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800b728:	2101      	movs	r1, #1
 800b72a:	6838      	ldr	r0, [r7, #0]
 800b72c:	f000 fa6a 	bl	800bc04 <prvAddCurrentTaskToDelayedList>
}
 800b730:	bf00      	nop
 800b732:	3710      	adds	r7, #16
 800b734:	46bd      	mov	sp, r7
 800b736:	bd80      	pop	{r7, pc}
 800b738:	20000a58 	.word	0x20000a58

0800b73c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800b73c:	b580      	push	{r7, lr}
 800b73e:	b086      	sub	sp, #24
 800b740:	af00      	add	r7, sp, #0
 800b742:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b744:	687b      	ldr	r3, [r7, #4]
 800b746:	68db      	ldr	r3, [r3, #12]
 800b748:	68db      	ldr	r3, [r3, #12]
 800b74a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800b74c:	693b      	ldr	r3, [r7, #16]
 800b74e:	2b00      	cmp	r3, #0
 800b750:	d10a      	bne.n	800b768 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800b752:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b756:	f383 8811 	msr	BASEPRI, r3
 800b75a:	f3bf 8f6f 	isb	sy
 800b75e:	f3bf 8f4f 	dsb	sy
 800b762:	60fb      	str	r3, [r7, #12]
}
 800b764:	bf00      	nop
 800b766:	e7fe      	b.n	800b766 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800b768:	693b      	ldr	r3, [r7, #16]
 800b76a:	3318      	adds	r3, #24
 800b76c:	4618      	mov	r0, r3
 800b76e:	f7fe fe47 	bl	800a400 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b772:	4b1d      	ldr	r3, [pc, #116]	; (800b7e8 <xTaskRemoveFromEventList+0xac>)
 800b774:	681b      	ldr	r3, [r3, #0]
 800b776:	2b00      	cmp	r3, #0
 800b778:	d11c      	bne.n	800b7b4 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800b77a:	693b      	ldr	r3, [r7, #16]
 800b77c:	3304      	adds	r3, #4
 800b77e:	4618      	mov	r0, r3
 800b780:	f7fe fe3e 	bl	800a400 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800b784:	693b      	ldr	r3, [r7, #16]
 800b786:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b788:	2201      	movs	r2, #1
 800b78a:	409a      	lsls	r2, r3
 800b78c:	4b17      	ldr	r3, [pc, #92]	; (800b7ec <xTaskRemoveFromEventList+0xb0>)
 800b78e:	681b      	ldr	r3, [r3, #0]
 800b790:	4313      	orrs	r3, r2
 800b792:	4a16      	ldr	r2, [pc, #88]	; (800b7ec <xTaskRemoveFromEventList+0xb0>)
 800b794:	6013      	str	r3, [r2, #0]
 800b796:	693b      	ldr	r3, [r7, #16]
 800b798:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b79a:	4613      	mov	r3, r2
 800b79c:	009b      	lsls	r3, r3, #2
 800b79e:	4413      	add	r3, r2
 800b7a0:	009b      	lsls	r3, r3, #2
 800b7a2:	4a13      	ldr	r2, [pc, #76]	; (800b7f0 <xTaskRemoveFromEventList+0xb4>)
 800b7a4:	441a      	add	r2, r3
 800b7a6:	693b      	ldr	r3, [r7, #16]
 800b7a8:	3304      	adds	r3, #4
 800b7aa:	4619      	mov	r1, r3
 800b7ac:	4610      	mov	r0, r2
 800b7ae:	f7fe fdca 	bl	800a346 <vListInsertEnd>
 800b7b2:	e005      	b.n	800b7c0 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800b7b4:	693b      	ldr	r3, [r7, #16]
 800b7b6:	3318      	adds	r3, #24
 800b7b8:	4619      	mov	r1, r3
 800b7ba:	480e      	ldr	r0, [pc, #56]	; (800b7f4 <xTaskRemoveFromEventList+0xb8>)
 800b7bc:	f7fe fdc3 	bl	800a346 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800b7c0:	693b      	ldr	r3, [r7, #16]
 800b7c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b7c4:	4b0c      	ldr	r3, [pc, #48]	; (800b7f8 <xTaskRemoveFromEventList+0xbc>)
 800b7c6:	681b      	ldr	r3, [r3, #0]
 800b7c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b7ca:	429a      	cmp	r2, r3
 800b7cc:	d905      	bls.n	800b7da <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800b7ce:	2301      	movs	r3, #1
 800b7d0:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800b7d2:	4b0a      	ldr	r3, [pc, #40]	; (800b7fc <xTaskRemoveFromEventList+0xc0>)
 800b7d4:	2201      	movs	r2, #1
 800b7d6:	601a      	str	r2, [r3, #0]
 800b7d8:	e001      	b.n	800b7de <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 800b7da:	2300      	movs	r3, #0
 800b7dc:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800b7de:	697b      	ldr	r3, [r7, #20]
}
 800b7e0:	4618      	mov	r0, r3
 800b7e2:	3718      	adds	r7, #24
 800b7e4:	46bd      	mov	sp, r7
 800b7e6:	bd80      	pop	{r7, pc}
 800b7e8:	20000b80 	.word	0x20000b80
 800b7ec:	20000b60 	.word	0x20000b60
 800b7f0:	20000a5c 	.word	0x20000a5c
 800b7f4:	20000b18 	.word	0x20000b18
 800b7f8:	20000a58 	.word	0x20000a58
 800b7fc:	20000b6c 	.word	0x20000b6c

0800b800 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800b800:	b480      	push	{r7}
 800b802:	b083      	sub	sp, #12
 800b804:	af00      	add	r7, sp, #0
 800b806:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800b808:	4b06      	ldr	r3, [pc, #24]	; (800b824 <vTaskInternalSetTimeOutState+0x24>)
 800b80a:	681a      	ldr	r2, [r3, #0]
 800b80c:	687b      	ldr	r3, [r7, #4]
 800b80e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800b810:	4b05      	ldr	r3, [pc, #20]	; (800b828 <vTaskInternalSetTimeOutState+0x28>)
 800b812:	681a      	ldr	r2, [r3, #0]
 800b814:	687b      	ldr	r3, [r7, #4]
 800b816:	605a      	str	r2, [r3, #4]
}
 800b818:	bf00      	nop
 800b81a:	370c      	adds	r7, #12
 800b81c:	46bd      	mov	sp, r7
 800b81e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b822:	4770      	bx	lr
 800b824:	20000b70 	.word	0x20000b70
 800b828:	20000b5c 	.word	0x20000b5c

0800b82c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800b82c:	b580      	push	{r7, lr}
 800b82e:	b088      	sub	sp, #32
 800b830:	af00      	add	r7, sp, #0
 800b832:	6078      	str	r0, [r7, #4]
 800b834:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800b836:	687b      	ldr	r3, [r7, #4]
 800b838:	2b00      	cmp	r3, #0
 800b83a:	d10a      	bne.n	800b852 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800b83c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b840:	f383 8811 	msr	BASEPRI, r3
 800b844:	f3bf 8f6f 	isb	sy
 800b848:	f3bf 8f4f 	dsb	sy
 800b84c:	613b      	str	r3, [r7, #16]
}
 800b84e:	bf00      	nop
 800b850:	e7fe      	b.n	800b850 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800b852:	683b      	ldr	r3, [r7, #0]
 800b854:	2b00      	cmp	r3, #0
 800b856:	d10a      	bne.n	800b86e <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800b858:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b85c:	f383 8811 	msr	BASEPRI, r3
 800b860:	f3bf 8f6f 	isb	sy
 800b864:	f3bf 8f4f 	dsb	sy
 800b868:	60fb      	str	r3, [r7, #12]
}
 800b86a:	bf00      	nop
 800b86c:	e7fe      	b.n	800b86c <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800b86e:	f000 fb59 	bl	800bf24 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800b872:	4b1d      	ldr	r3, [pc, #116]	; (800b8e8 <xTaskCheckForTimeOut+0xbc>)
 800b874:	681b      	ldr	r3, [r3, #0]
 800b876:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800b878:	687b      	ldr	r3, [r7, #4]
 800b87a:	685b      	ldr	r3, [r3, #4]
 800b87c:	69ba      	ldr	r2, [r7, #24]
 800b87e:	1ad3      	subs	r3, r2, r3
 800b880:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800b882:	683b      	ldr	r3, [r7, #0]
 800b884:	681b      	ldr	r3, [r3, #0]
 800b886:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b88a:	d102      	bne.n	800b892 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800b88c:	2300      	movs	r3, #0
 800b88e:	61fb      	str	r3, [r7, #28]
 800b890:	e023      	b.n	800b8da <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800b892:	687b      	ldr	r3, [r7, #4]
 800b894:	681a      	ldr	r2, [r3, #0]
 800b896:	4b15      	ldr	r3, [pc, #84]	; (800b8ec <xTaskCheckForTimeOut+0xc0>)
 800b898:	681b      	ldr	r3, [r3, #0]
 800b89a:	429a      	cmp	r2, r3
 800b89c:	d007      	beq.n	800b8ae <xTaskCheckForTimeOut+0x82>
 800b89e:	687b      	ldr	r3, [r7, #4]
 800b8a0:	685b      	ldr	r3, [r3, #4]
 800b8a2:	69ba      	ldr	r2, [r7, #24]
 800b8a4:	429a      	cmp	r2, r3
 800b8a6:	d302      	bcc.n	800b8ae <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800b8a8:	2301      	movs	r3, #1
 800b8aa:	61fb      	str	r3, [r7, #28]
 800b8ac:	e015      	b.n	800b8da <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800b8ae:	683b      	ldr	r3, [r7, #0]
 800b8b0:	681b      	ldr	r3, [r3, #0]
 800b8b2:	697a      	ldr	r2, [r7, #20]
 800b8b4:	429a      	cmp	r2, r3
 800b8b6:	d20b      	bcs.n	800b8d0 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800b8b8:	683b      	ldr	r3, [r7, #0]
 800b8ba:	681a      	ldr	r2, [r3, #0]
 800b8bc:	697b      	ldr	r3, [r7, #20]
 800b8be:	1ad2      	subs	r2, r2, r3
 800b8c0:	683b      	ldr	r3, [r7, #0]
 800b8c2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800b8c4:	6878      	ldr	r0, [r7, #4]
 800b8c6:	f7ff ff9b 	bl	800b800 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800b8ca:	2300      	movs	r3, #0
 800b8cc:	61fb      	str	r3, [r7, #28]
 800b8ce:	e004      	b.n	800b8da <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800b8d0:	683b      	ldr	r3, [r7, #0]
 800b8d2:	2200      	movs	r2, #0
 800b8d4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800b8d6:	2301      	movs	r3, #1
 800b8d8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800b8da:	f000 fb53 	bl	800bf84 <vPortExitCritical>

	return xReturn;
 800b8de:	69fb      	ldr	r3, [r7, #28]
}
 800b8e0:	4618      	mov	r0, r3
 800b8e2:	3720      	adds	r7, #32
 800b8e4:	46bd      	mov	sp, r7
 800b8e6:	bd80      	pop	{r7, pc}
 800b8e8:	20000b5c 	.word	0x20000b5c
 800b8ec:	20000b70 	.word	0x20000b70

0800b8f0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800b8f0:	b480      	push	{r7}
 800b8f2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800b8f4:	4b03      	ldr	r3, [pc, #12]	; (800b904 <vTaskMissedYield+0x14>)
 800b8f6:	2201      	movs	r2, #1
 800b8f8:	601a      	str	r2, [r3, #0]
}
 800b8fa:	bf00      	nop
 800b8fc:	46bd      	mov	sp, r7
 800b8fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b902:	4770      	bx	lr
 800b904:	20000b6c 	.word	0x20000b6c

0800b908 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800b908:	b580      	push	{r7, lr}
 800b90a:	b082      	sub	sp, #8
 800b90c:	af00      	add	r7, sp, #0
 800b90e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800b910:	f000 f852 	bl	800b9b8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800b914:	4b06      	ldr	r3, [pc, #24]	; (800b930 <prvIdleTask+0x28>)
 800b916:	681b      	ldr	r3, [r3, #0]
 800b918:	2b01      	cmp	r3, #1
 800b91a:	d9f9      	bls.n	800b910 <prvIdleTask+0x8>
			{
				taskYIELD();
 800b91c:	4b05      	ldr	r3, [pc, #20]	; (800b934 <prvIdleTask+0x2c>)
 800b91e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b922:	601a      	str	r2, [r3, #0]
 800b924:	f3bf 8f4f 	dsb	sy
 800b928:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800b92c:	e7f0      	b.n	800b910 <prvIdleTask+0x8>
 800b92e:	bf00      	nop
 800b930:	20000a5c 	.word	0x20000a5c
 800b934:	e000ed04 	.word	0xe000ed04

0800b938 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800b938:	b580      	push	{r7, lr}
 800b93a:	b082      	sub	sp, #8
 800b93c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b93e:	2300      	movs	r3, #0
 800b940:	607b      	str	r3, [r7, #4]
 800b942:	e00c      	b.n	800b95e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800b944:	687a      	ldr	r2, [r7, #4]
 800b946:	4613      	mov	r3, r2
 800b948:	009b      	lsls	r3, r3, #2
 800b94a:	4413      	add	r3, r2
 800b94c:	009b      	lsls	r3, r3, #2
 800b94e:	4a12      	ldr	r2, [pc, #72]	; (800b998 <prvInitialiseTaskLists+0x60>)
 800b950:	4413      	add	r3, r2
 800b952:	4618      	mov	r0, r3
 800b954:	f7fe fcca 	bl	800a2ec <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b958:	687b      	ldr	r3, [r7, #4]
 800b95a:	3301      	adds	r3, #1
 800b95c:	607b      	str	r3, [r7, #4]
 800b95e:	687b      	ldr	r3, [r7, #4]
 800b960:	2b06      	cmp	r3, #6
 800b962:	d9ef      	bls.n	800b944 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800b964:	480d      	ldr	r0, [pc, #52]	; (800b99c <prvInitialiseTaskLists+0x64>)
 800b966:	f7fe fcc1 	bl	800a2ec <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800b96a:	480d      	ldr	r0, [pc, #52]	; (800b9a0 <prvInitialiseTaskLists+0x68>)
 800b96c:	f7fe fcbe 	bl	800a2ec <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800b970:	480c      	ldr	r0, [pc, #48]	; (800b9a4 <prvInitialiseTaskLists+0x6c>)
 800b972:	f7fe fcbb 	bl	800a2ec <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800b976:	480c      	ldr	r0, [pc, #48]	; (800b9a8 <prvInitialiseTaskLists+0x70>)
 800b978:	f7fe fcb8 	bl	800a2ec <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800b97c:	480b      	ldr	r0, [pc, #44]	; (800b9ac <prvInitialiseTaskLists+0x74>)
 800b97e:	f7fe fcb5 	bl	800a2ec <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800b982:	4b0b      	ldr	r3, [pc, #44]	; (800b9b0 <prvInitialiseTaskLists+0x78>)
 800b984:	4a05      	ldr	r2, [pc, #20]	; (800b99c <prvInitialiseTaskLists+0x64>)
 800b986:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800b988:	4b0a      	ldr	r3, [pc, #40]	; (800b9b4 <prvInitialiseTaskLists+0x7c>)
 800b98a:	4a05      	ldr	r2, [pc, #20]	; (800b9a0 <prvInitialiseTaskLists+0x68>)
 800b98c:	601a      	str	r2, [r3, #0]
}
 800b98e:	bf00      	nop
 800b990:	3708      	adds	r7, #8
 800b992:	46bd      	mov	sp, r7
 800b994:	bd80      	pop	{r7, pc}
 800b996:	bf00      	nop
 800b998:	20000a5c 	.word	0x20000a5c
 800b99c:	20000ae8 	.word	0x20000ae8
 800b9a0:	20000afc 	.word	0x20000afc
 800b9a4:	20000b18 	.word	0x20000b18
 800b9a8:	20000b2c 	.word	0x20000b2c
 800b9ac:	20000b44 	.word	0x20000b44
 800b9b0:	20000b10 	.word	0x20000b10
 800b9b4:	20000b14 	.word	0x20000b14

0800b9b8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800b9b8:	b580      	push	{r7, lr}
 800b9ba:	b082      	sub	sp, #8
 800b9bc:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b9be:	e019      	b.n	800b9f4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800b9c0:	f000 fab0 	bl	800bf24 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b9c4:	4b10      	ldr	r3, [pc, #64]	; (800ba08 <prvCheckTasksWaitingTermination+0x50>)
 800b9c6:	68db      	ldr	r3, [r3, #12]
 800b9c8:	68db      	ldr	r3, [r3, #12]
 800b9ca:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b9cc:	687b      	ldr	r3, [r7, #4]
 800b9ce:	3304      	adds	r3, #4
 800b9d0:	4618      	mov	r0, r3
 800b9d2:	f7fe fd15 	bl	800a400 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800b9d6:	4b0d      	ldr	r3, [pc, #52]	; (800ba0c <prvCheckTasksWaitingTermination+0x54>)
 800b9d8:	681b      	ldr	r3, [r3, #0]
 800b9da:	3b01      	subs	r3, #1
 800b9dc:	4a0b      	ldr	r2, [pc, #44]	; (800ba0c <prvCheckTasksWaitingTermination+0x54>)
 800b9de:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800b9e0:	4b0b      	ldr	r3, [pc, #44]	; (800ba10 <prvCheckTasksWaitingTermination+0x58>)
 800b9e2:	681b      	ldr	r3, [r3, #0]
 800b9e4:	3b01      	subs	r3, #1
 800b9e6:	4a0a      	ldr	r2, [pc, #40]	; (800ba10 <prvCheckTasksWaitingTermination+0x58>)
 800b9e8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800b9ea:	f000 facb 	bl	800bf84 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800b9ee:	6878      	ldr	r0, [r7, #4]
 800b9f0:	f000 f810 	bl	800ba14 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b9f4:	4b06      	ldr	r3, [pc, #24]	; (800ba10 <prvCheckTasksWaitingTermination+0x58>)
 800b9f6:	681b      	ldr	r3, [r3, #0]
 800b9f8:	2b00      	cmp	r3, #0
 800b9fa:	d1e1      	bne.n	800b9c0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800b9fc:	bf00      	nop
 800b9fe:	bf00      	nop
 800ba00:	3708      	adds	r7, #8
 800ba02:	46bd      	mov	sp, r7
 800ba04:	bd80      	pop	{r7, pc}
 800ba06:	bf00      	nop
 800ba08:	20000b2c 	.word	0x20000b2c
 800ba0c:	20000b58 	.word	0x20000b58
 800ba10:	20000b40 	.word	0x20000b40

0800ba14 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800ba14:	b580      	push	{r7, lr}
 800ba16:	b084      	sub	sp, #16
 800ba18:	af00      	add	r7, sp, #0
 800ba1a:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800ba1c:	687b      	ldr	r3, [r7, #4]
 800ba1e:	334c      	adds	r3, #76	; 0x4c
 800ba20:	4618      	mov	r0, r3
 800ba22:	f001 f9cd 	bl	800cdc0 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800ba26:	687b      	ldr	r3, [r7, #4]
 800ba28:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 800ba2c:	2b00      	cmp	r3, #0
 800ba2e:	d108      	bne.n	800ba42 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800ba30:	687b      	ldr	r3, [r7, #4]
 800ba32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ba34:	4618      	mov	r0, r3
 800ba36:	f000 fc63 	bl	800c300 <vPortFree>
				vPortFree( pxTCB );
 800ba3a:	6878      	ldr	r0, [r7, #4]
 800ba3c:	f000 fc60 	bl	800c300 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800ba40:	e018      	b.n	800ba74 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800ba42:	687b      	ldr	r3, [r7, #4]
 800ba44:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 800ba48:	2b01      	cmp	r3, #1
 800ba4a:	d103      	bne.n	800ba54 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800ba4c:	6878      	ldr	r0, [r7, #4]
 800ba4e:	f000 fc57 	bl	800c300 <vPortFree>
	}
 800ba52:	e00f      	b.n	800ba74 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800ba54:	687b      	ldr	r3, [r7, #4]
 800ba56:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 800ba5a:	2b02      	cmp	r3, #2
 800ba5c:	d00a      	beq.n	800ba74 <prvDeleteTCB+0x60>
	__asm volatile
 800ba5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba62:	f383 8811 	msr	BASEPRI, r3
 800ba66:	f3bf 8f6f 	isb	sy
 800ba6a:	f3bf 8f4f 	dsb	sy
 800ba6e:	60fb      	str	r3, [r7, #12]
}
 800ba70:	bf00      	nop
 800ba72:	e7fe      	b.n	800ba72 <prvDeleteTCB+0x5e>
	}
 800ba74:	bf00      	nop
 800ba76:	3710      	adds	r7, #16
 800ba78:	46bd      	mov	sp, r7
 800ba7a:	bd80      	pop	{r7, pc}

0800ba7c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800ba7c:	b480      	push	{r7}
 800ba7e:	b083      	sub	sp, #12
 800ba80:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ba82:	4b0c      	ldr	r3, [pc, #48]	; (800bab4 <prvResetNextTaskUnblockTime+0x38>)
 800ba84:	681b      	ldr	r3, [r3, #0]
 800ba86:	681b      	ldr	r3, [r3, #0]
 800ba88:	2b00      	cmp	r3, #0
 800ba8a:	d104      	bne.n	800ba96 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800ba8c:	4b0a      	ldr	r3, [pc, #40]	; (800bab8 <prvResetNextTaskUnblockTime+0x3c>)
 800ba8e:	f04f 32ff 	mov.w	r2, #4294967295
 800ba92:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800ba94:	e008      	b.n	800baa8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ba96:	4b07      	ldr	r3, [pc, #28]	; (800bab4 <prvResetNextTaskUnblockTime+0x38>)
 800ba98:	681b      	ldr	r3, [r3, #0]
 800ba9a:	68db      	ldr	r3, [r3, #12]
 800ba9c:	68db      	ldr	r3, [r3, #12]
 800ba9e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800baa0:	687b      	ldr	r3, [r7, #4]
 800baa2:	685b      	ldr	r3, [r3, #4]
 800baa4:	4a04      	ldr	r2, [pc, #16]	; (800bab8 <prvResetNextTaskUnblockTime+0x3c>)
 800baa6:	6013      	str	r3, [r2, #0]
}
 800baa8:	bf00      	nop
 800baaa:	370c      	adds	r7, #12
 800baac:	46bd      	mov	sp, r7
 800baae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bab2:	4770      	bx	lr
 800bab4:	20000b10 	.word	0x20000b10
 800bab8:	20000b78 	.word	0x20000b78

0800babc <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800babc:	b480      	push	{r7}
 800babe:	b083      	sub	sp, #12
 800bac0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800bac2:	4b0b      	ldr	r3, [pc, #44]	; (800baf0 <xTaskGetSchedulerState+0x34>)
 800bac4:	681b      	ldr	r3, [r3, #0]
 800bac6:	2b00      	cmp	r3, #0
 800bac8:	d102      	bne.n	800bad0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800baca:	2301      	movs	r3, #1
 800bacc:	607b      	str	r3, [r7, #4]
 800bace:	e008      	b.n	800bae2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800bad0:	4b08      	ldr	r3, [pc, #32]	; (800baf4 <xTaskGetSchedulerState+0x38>)
 800bad2:	681b      	ldr	r3, [r3, #0]
 800bad4:	2b00      	cmp	r3, #0
 800bad6:	d102      	bne.n	800bade <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800bad8:	2302      	movs	r3, #2
 800bada:	607b      	str	r3, [r7, #4]
 800badc:	e001      	b.n	800bae2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800bade:	2300      	movs	r3, #0
 800bae0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800bae2:	687b      	ldr	r3, [r7, #4]
	}
 800bae4:	4618      	mov	r0, r3
 800bae6:	370c      	adds	r7, #12
 800bae8:	46bd      	mov	sp, r7
 800baea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800baee:	4770      	bx	lr
 800baf0:	20000b64 	.word	0x20000b64
 800baf4:	20000b80 	.word	0x20000b80

0800baf8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800baf8:	b580      	push	{r7, lr}
 800bafa:	b086      	sub	sp, #24
 800bafc:	af00      	add	r7, sp, #0
 800bafe:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800bb00:	687b      	ldr	r3, [r7, #4]
 800bb02:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800bb04:	2300      	movs	r3, #0
 800bb06:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800bb08:	687b      	ldr	r3, [r7, #4]
 800bb0a:	2b00      	cmp	r3, #0
 800bb0c:	d06e      	beq.n	800bbec <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800bb0e:	4b3a      	ldr	r3, [pc, #232]	; (800bbf8 <xTaskPriorityDisinherit+0x100>)
 800bb10:	681b      	ldr	r3, [r3, #0]
 800bb12:	693a      	ldr	r2, [r7, #16]
 800bb14:	429a      	cmp	r2, r3
 800bb16:	d00a      	beq.n	800bb2e <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800bb18:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb1c:	f383 8811 	msr	BASEPRI, r3
 800bb20:	f3bf 8f6f 	isb	sy
 800bb24:	f3bf 8f4f 	dsb	sy
 800bb28:	60fb      	str	r3, [r7, #12]
}
 800bb2a:	bf00      	nop
 800bb2c:	e7fe      	b.n	800bb2c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800bb2e:	693b      	ldr	r3, [r7, #16]
 800bb30:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800bb32:	2b00      	cmp	r3, #0
 800bb34:	d10a      	bne.n	800bb4c <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800bb36:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb3a:	f383 8811 	msr	BASEPRI, r3
 800bb3e:	f3bf 8f6f 	isb	sy
 800bb42:	f3bf 8f4f 	dsb	sy
 800bb46:	60bb      	str	r3, [r7, #8]
}
 800bb48:	bf00      	nop
 800bb4a:	e7fe      	b.n	800bb4a <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800bb4c:	693b      	ldr	r3, [r7, #16]
 800bb4e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800bb50:	1e5a      	subs	r2, r3, #1
 800bb52:	693b      	ldr	r3, [r7, #16]
 800bb54:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800bb56:	693b      	ldr	r3, [r7, #16]
 800bb58:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bb5a:	693b      	ldr	r3, [r7, #16]
 800bb5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bb5e:	429a      	cmp	r2, r3
 800bb60:	d044      	beq.n	800bbec <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800bb62:	693b      	ldr	r3, [r7, #16]
 800bb64:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800bb66:	2b00      	cmp	r3, #0
 800bb68:	d140      	bne.n	800bbec <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800bb6a:	693b      	ldr	r3, [r7, #16]
 800bb6c:	3304      	adds	r3, #4
 800bb6e:	4618      	mov	r0, r3
 800bb70:	f7fe fc46 	bl	800a400 <uxListRemove>
 800bb74:	4603      	mov	r3, r0
 800bb76:	2b00      	cmp	r3, #0
 800bb78:	d115      	bne.n	800bba6 <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800bb7a:	693b      	ldr	r3, [r7, #16]
 800bb7c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bb7e:	491f      	ldr	r1, [pc, #124]	; (800bbfc <xTaskPriorityDisinherit+0x104>)
 800bb80:	4613      	mov	r3, r2
 800bb82:	009b      	lsls	r3, r3, #2
 800bb84:	4413      	add	r3, r2
 800bb86:	009b      	lsls	r3, r3, #2
 800bb88:	440b      	add	r3, r1
 800bb8a:	681b      	ldr	r3, [r3, #0]
 800bb8c:	2b00      	cmp	r3, #0
 800bb8e:	d10a      	bne.n	800bba6 <xTaskPriorityDisinherit+0xae>
 800bb90:	693b      	ldr	r3, [r7, #16]
 800bb92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bb94:	2201      	movs	r2, #1
 800bb96:	fa02 f303 	lsl.w	r3, r2, r3
 800bb9a:	43da      	mvns	r2, r3
 800bb9c:	4b18      	ldr	r3, [pc, #96]	; (800bc00 <xTaskPriorityDisinherit+0x108>)
 800bb9e:	681b      	ldr	r3, [r3, #0]
 800bba0:	4013      	ands	r3, r2
 800bba2:	4a17      	ldr	r2, [pc, #92]	; (800bc00 <xTaskPriorityDisinherit+0x108>)
 800bba4:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800bba6:	693b      	ldr	r3, [r7, #16]
 800bba8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800bbaa:	693b      	ldr	r3, [r7, #16]
 800bbac:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bbae:	693b      	ldr	r3, [r7, #16]
 800bbb0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bbb2:	f1c3 0207 	rsb	r2, r3, #7
 800bbb6:	693b      	ldr	r3, [r7, #16]
 800bbb8:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800bbba:	693b      	ldr	r3, [r7, #16]
 800bbbc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bbbe:	2201      	movs	r2, #1
 800bbc0:	409a      	lsls	r2, r3
 800bbc2:	4b0f      	ldr	r3, [pc, #60]	; (800bc00 <xTaskPriorityDisinherit+0x108>)
 800bbc4:	681b      	ldr	r3, [r3, #0]
 800bbc6:	4313      	orrs	r3, r2
 800bbc8:	4a0d      	ldr	r2, [pc, #52]	; (800bc00 <xTaskPriorityDisinherit+0x108>)
 800bbca:	6013      	str	r3, [r2, #0]
 800bbcc:	693b      	ldr	r3, [r7, #16]
 800bbce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bbd0:	4613      	mov	r3, r2
 800bbd2:	009b      	lsls	r3, r3, #2
 800bbd4:	4413      	add	r3, r2
 800bbd6:	009b      	lsls	r3, r3, #2
 800bbd8:	4a08      	ldr	r2, [pc, #32]	; (800bbfc <xTaskPriorityDisinherit+0x104>)
 800bbda:	441a      	add	r2, r3
 800bbdc:	693b      	ldr	r3, [r7, #16]
 800bbde:	3304      	adds	r3, #4
 800bbe0:	4619      	mov	r1, r3
 800bbe2:	4610      	mov	r0, r2
 800bbe4:	f7fe fbaf 	bl	800a346 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800bbe8:	2301      	movs	r3, #1
 800bbea:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800bbec:	697b      	ldr	r3, [r7, #20]
	}
 800bbee:	4618      	mov	r0, r3
 800bbf0:	3718      	adds	r7, #24
 800bbf2:	46bd      	mov	sp, r7
 800bbf4:	bd80      	pop	{r7, pc}
 800bbf6:	bf00      	nop
 800bbf8:	20000a58 	.word	0x20000a58
 800bbfc:	20000a5c 	.word	0x20000a5c
 800bc00:	20000b60 	.word	0x20000b60

0800bc04 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800bc04:	b580      	push	{r7, lr}
 800bc06:	b084      	sub	sp, #16
 800bc08:	af00      	add	r7, sp, #0
 800bc0a:	6078      	str	r0, [r7, #4]
 800bc0c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800bc0e:	4b29      	ldr	r3, [pc, #164]	; (800bcb4 <prvAddCurrentTaskToDelayedList+0xb0>)
 800bc10:	681b      	ldr	r3, [r3, #0]
 800bc12:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800bc14:	4b28      	ldr	r3, [pc, #160]	; (800bcb8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800bc16:	681b      	ldr	r3, [r3, #0]
 800bc18:	3304      	adds	r3, #4
 800bc1a:	4618      	mov	r0, r3
 800bc1c:	f7fe fbf0 	bl	800a400 <uxListRemove>
 800bc20:	4603      	mov	r3, r0
 800bc22:	2b00      	cmp	r3, #0
 800bc24:	d10b      	bne.n	800bc3e <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800bc26:	4b24      	ldr	r3, [pc, #144]	; (800bcb8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800bc28:	681b      	ldr	r3, [r3, #0]
 800bc2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bc2c:	2201      	movs	r2, #1
 800bc2e:	fa02 f303 	lsl.w	r3, r2, r3
 800bc32:	43da      	mvns	r2, r3
 800bc34:	4b21      	ldr	r3, [pc, #132]	; (800bcbc <prvAddCurrentTaskToDelayedList+0xb8>)
 800bc36:	681b      	ldr	r3, [r3, #0]
 800bc38:	4013      	ands	r3, r2
 800bc3a:	4a20      	ldr	r2, [pc, #128]	; (800bcbc <prvAddCurrentTaskToDelayedList+0xb8>)
 800bc3c:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800bc3e:	687b      	ldr	r3, [r7, #4]
 800bc40:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bc44:	d10a      	bne.n	800bc5c <prvAddCurrentTaskToDelayedList+0x58>
 800bc46:	683b      	ldr	r3, [r7, #0]
 800bc48:	2b00      	cmp	r3, #0
 800bc4a:	d007      	beq.n	800bc5c <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800bc4c:	4b1a      	ldr	r3, [pc, #104]	; (800bcb8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800bc4e:	681b      	ldr	r3, [r3, #0]
 800bc50:	3304      	adds	r3, #4
 800bc52:	4619      	mov	r1, r3
 800bc54:	481a      	ldr	r0, [pc, #104]	; (800bcc0 <prvAddCurrentTaskToDelayedList+0xbc>)
 800bc56:	f7fe fb76 	bl	800a346 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800bc5a:	e026      	b.n	800bcaa <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800bc5c:	68fa      	ldr	r2, [r7, #12]
 800bc5e:	687b      	ldr	r3, [r7, #4]
 800bc60:	4413      	add	r3, r2
 800bc62:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800bc64:	4b14      	ldr	r3, [pc, #80]	; (800bcb8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800bc66:	681b      	ldr	r3, [r3, #0]
 800bc68:	68ba      	ldr	r2, [r7, #8]
 800bc6a:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800bc6c:	68ba      	ldr	r2, [r7, #8]
 800bc6e:	68fb      	ldr	r3, [r7, #12]
 800bc70:	429a      	cmp	r2, r3
 800bc72:	d209      	bcs.n	800bc88 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800bc74:	4b13      	ldr	r3, [pc, #76]	; (800bcc4 <prvAddCurrentTaskToDelayedList+0xc0>)
 800bc76:	681a      	ldr	r2, [r3, #0]
 800bc78:	4b0f      	ldr	r3, [pc, #60]	; (800bcb8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800bc7a:	681b      	ldr	r3, [r3, #0]
 800bc7c:	3304      	adds	r3, #4
 800bc7e:	4619      	mov	r1, r3
 800bc80:	4610      	mov	r0, r2
 800bc82:	f7fe fb84 	bl	800a38e <vListInsert>
}
 800bc86:	e010      	b.n	800bcaa <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800bc88:	4b0f      	ldr	r3, [pc, #60]	; (800bcc8 <prvAddCurrentTaskToDelayedList+0xc4>)
 800bc8a:	681a      	ldr	r2, [r3, #0]
 800bc8c:	4b0a      	ldr	r3, [pc, #40]	; (800bcb8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800bc8e:	681b      	ldr	r3, [r3, #0]
 800bc90:	3304      	adds	r3, #4
 800bc92:	4619      	mov	r1, r3
 800bc94:	4610      	mov	r0, r2
 800bc96:	f7fe fb7a 	bl	800a38e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800bc9a:	4b0c      	ldr	r3, [pc, #48]	; (800bccc <prvAddCurrentTaskToDelayedList+0xc8>)
 800bc9c:	681b      	ldr	r3, [r3, #0]
 800bc9e:	68ba      	ldr	r2, [r7, #8]
 800bca0:	429a      	cmp	r2, r3
 800bca2:	d202      	bcs.n	800bcaa <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800bca4:	4a09      	ldr	r2, [pc, #36]	; (800bccc <prvAddCurrentTaskToDelayedList+0xc8>)
 800bca6:	68bb      	ldr	r3, [r7, #8]
 800bca8:	6013      	str	r3, [r2, #0]
}
 800bcaa:	bf00      	nop
 800bcac:	3710      	adds	r7, #16
 800bcae:	46bd      	mov	sp, r7
 800bcb0:	bd80      	pop	{r7, pc}
 800bcb2:	bf00      	nop
 800bcb4:	20000b5c 	.word	0x20000b5c
 800bcb8:	20000a58 	.word	0x20000a58
 800bcbc:	20000b60 	.word	0x20000b60
 800bcc0:	20000b44 	.word	0x20000b44
 800bcc4:	20000b14 	.word	0x20000b14
 800bcc8:	20000b10 	.word	0x20000b10
 800bccc:	20000b78 	.word	0x20000b78

0800bcd0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800bcd0:	b480      	push	{r7}
 800bcd2:	b085      	sub	sp, #20
 800bcd4:	af00      	add	r7, sp, #0
 800bcd6:	60f8      	str	r0, [r7, #12]
 800bcd8:	60b9      	str	r1, [r7, #8]
 800bcda:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800bcdc:	68fb      	ldr	r3, [r7, #12]
 800bcde:	3b04      	subs	r3, #4
 800bce0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800bce2:	68fb      	ldr	r3, [r7, #12]
 800bce4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800bce8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800bcea:	68fb      	ldr	r3, [r7, #12]
 800bcec:	3b04      	subs	r3, #4
 800bcee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800bcf0:	68bb      	ldr	r3, [r7, #8]
 800bcf2:	f023 0201 	bic.w	r2, r3, #1
 800bcf6:	68fb      	ldr	r3, [r7, #12]
 800bcf8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800bcfa:	68fb      	ldr	r3, [r7, #12]
 800bcfc:	3b04      	subs	r3, #4
 800bcfe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800bd00:	4a0c      	ldr	r2, [pc, #48]	; (800bd34 <pxPortInitialiseStack+0x64>)
 800bd02:	68fb      	ldr	r3, [r7, #12]
 800bd04:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800bd06:	68fb      	ldr	r3, [r7, #12]
 800bd08:	3b14      	subs	r3, #20
 800bd0a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800bd0c:	687a      	ldr	r2, [r7, #4]
 800bd0e:	68fb      	ldr	r3, [r7, #12]
 800bd10:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800bd12:	68fb      	ldr	r3, [r7, #12]
 800bd14:	3b04      	subs	r3, #4
 800bd16:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800bd18:	68fb      	ldr	r3, [r7, #12]
 800bd1a:	f06f 0202 	mvn.w	r2, #2
 800bd1e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800bd20:	68fb      	ldr	r3, [r7, #12]
 800bd22:	3b20      	subs	r3, #32
 800bd24:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800bd26:	68fb      	ldr	r3, [r7, #12]
}
 800bd28:	4618      	mov	r0, r3
 800bd2a:	3714      	adds	r7, #20
 800bd2c:	46bd      	mov	sp, r7
 800bd2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd32:	4770      	bx	lr
 800bd34:	0800bd39 	.word	0x0800bd39

0800bd38 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800bd38:	b480      	push	{r7}
 800bd3a:	b085      	sub	sp, #20
 800bd3c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800bd3e:	2300      	movs	r3, #0
 800bd40:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800bd42:	4b12      	ldr	r3, [pc, #72]	; (800bd8c <prvTaskExitError+0x54>)
 800bd44:	681b      	ldr	r3, [r3, #0]
 800bd46:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bd4a:	d00a      	beq.n	800bd62 <prvTaskExitError+0x2a>
	__asm volatile
 800bd4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bd50:	f383 8811 	msr	BASEPRI, r3
 800bd54:	f3bf 8f6f 	isb	sy
 800bd58:	f3bf 8f4f 	dsb	sy
 800bd5c:	60fb      	str	r3, [r7, #12]
}
 800bd5e:	bf00      	nop
 800bd60:	e7fe      	b.n	800bd60 <prvTaskExitError+0x28>
	__asm volatile
 800bd62:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bd66:	f383 8811 	msr	BASEPRI, r3
 800bd6a:	f3bf 8f6f 	isb	sy
 800bd6e:	f3bf 8f4f 	dsb	sy
 800bd72:	60bb      	str	r3, [r7, #8]
}
 800bd74:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800bd76:	bf00      	nop
 800bd78:	687b      	ldr	r3, [r7, #4]
 800bd7a:	2b00      	cmp	r3, #0
 800bd7c:	d0fc      	beq.n	800bd78 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800bd7e:	bf00      	nop
 800bd80:	bf00      	nop
 800bd82:	3714      	adds	r7, #20
 800bd84:	46bd      	mov	sp, r7
 800bd86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd8a:	4770      	bx	lr
 800bd8c:	2000005c 	.word	0x2000005c

0800bd90 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800bd90:	4b07      	ldr	r3, [pc, #28]	; (800bdb0 <pxCurrentTCBConst2>)
 800bd92:	6819      	ldr	r1, [r3, #0]
 800bd94:	6808      	ldr	r0, [r1, #0]
 800bd96:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bd9a:	f380 8809 	msr	PSP, r0
 800bd9e:	f3bf 8f6f 	isb	sy
 800bda2:	f04f 0000 	mov.w	r0, #0
 800bda6:	f380 8811 	msr	BASEPRI, r0
 800bdaa:	4770      	bx	lr
 800bdac:	f3af 8000 	nop.w

0800bdb0 <pxCurrentTCBConst2>:
 800bdb0:	20000a58 	.word	0x20000a58
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800bdb4:	bf00      	nop
 800bdb6:	bf00      	nop

0800bdb8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800bdb8:	4808      	ldr	r0, [pc, #32]	; (800bddc <prvPortStartFirstTask+0x24>)
 800bdba:	6800      	ldr	r0, [r0, #0]
 800bdbc:	6800      	ldr	r0, [r0, #0]
 800bdbe:	f380 8808 	msr	MSP, r0
 800bdc2:	f04f 0000 	mov.w	r0, #0
 800bdc6:	f380 8814 	msr	CONTROL, r0
 800bdca:	b662      	cpsie	i
 800bdcc:	b661      	cpsie	f
 800bdce:	f3bf 8f4f 	dsb	sy
 800bdd2:	f3bf 8f6f 	isb	sy
 800bdd6:	df00      	svc	0
 800bdd8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800bdda:	bf00      	nop
 800bddc:	e000ed08 	.word	0xe000ed08

0800bde0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800bde0:	b580      	push	{r7, lr}
 800bde2:	b086      	sub	sp, #24
 800bde4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800bde6:	4b46      	ldr	r3, [pc, #280]	; (800bf00 <xPortStartScheduler+0x120>)
 800bde8:	681b      	ldr	r3, [r3, #0]
 800bdea:	4a46      	ldr	r2, [pc, #280]	; (800bf04 <xPortStartScheduler+0x124>)
 800bdec:	4293      	cmp	r3, r2
 800bdee:	d10a      	bne.n	800be06 <xPortStartScheduler+0x26>
	__asm volatile
 800bdf0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bdf4:	f383 8811 	msr	BASEPRI, r3
 800bdf8:	f3bf 8f6f 	isb	sy
 800bdfc:	f3bf 8f4f 	dsb	sy
 800be00:	613b      	str	r3, [r7, #16]
}
 800be02:	bf00      	nop
 800be04:	e7fe      	b.n	800be04 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800be06:	4b3e      	ldr	r3, [pc, #248]	; (800bf00 <xPortStartScheduler+0x120>)
 800be08:	681b      	ldr	r3, [r3, #0]
 800be0a:	4a3f      	ldr	r2, [pc, #252]	; (800bf08 <xPortStartScheduler+0x128>)
 800be0c:	4293      	cmp	r3, r2
 800be0e:	d10a      	bne.n	800be26 <xPortStartScheduler+0x46>
	__asm volatile
 800be10:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be14:	f383 8811 	msr	BASEPRI, r3
 800be18:	f3bf 8f6f 	isb	sy
 800be1c:	f3bf 8f4f 	dsb	sy
 800be20:	60fb      	str	r3, [r7, #12]
}
 800be22:	bf00      	nop
 800be24:	e7fe      	b.n	800be24 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800be26:	4b39      	ldr	r3, [pc, #228]	; (800bf0c <xPortStartScheduler+0x12c>)
 800be28:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800be2a:	697b      	ldr	r3, [r7, #20]
 800be2c:	781b      	ldrb	r3, [r3, #0]
 800be2e:	b2db      	uxtb	r3, r3
 800be30:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800be32:	697b      	ldr	r3, [r7, #20]
 800be34:	22ff      	movs	r2, #255	; 0xff
 800be36:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800be38:	697b      	ldr	r3, [r7, #20]
 800be3a:	781b      	ldrb	r3, [r3, #0]
 800be3c:	b2db      	uxtb	r3, r3
 800be3e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800be40:	78fb      	ldrb	r3, [r7, #3]
 800be42:	b2db      	uxtb	r3, r3
 800be44:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800be48:	b2da      	uxtb	r2, r3
 800be4a:	4b31      	ldr	r3, [pc, #196]	; (800bf10 <xPortStartScheduler+0x130>)
 800be4c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800be4e:	4b31      	ldr	r3, [pc, #196]	; (800bf14 <xPortStartScheduler+0x134>)
 800be50:	2207      	movs	r2, #7
 800be52:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800be54:	e009      	b.n	800be6a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800be56:	4b2f      	ldr	r3, [pc, #188]	; (800bf14 <xPortStartScheduler+0x134>)
 800be58:	681b      	ldr	r3, [r3, #0]
 800be5a:	3b01      	subs	r3, #1
 800be5c:	4a2d      	ldr	r2, [pc, #180]	; (800bf14 <xPortStartScheduler+0x134>)
 800be5e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800be60:	78fb      	ldrb	r3, [r7, #3]
 800be62:	b2db      	uxtb	r3, r3
 800be64:	005b      	lsls	r3, r3, #1
 800be66:	b2db      	uxtb	r3, r3
 800be68:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800be6a:	78fb      	ldrb	r3, [r7, #3]
 800be6c:	b2db      	uxtb	r3, r3
 800be6e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800be72:	2b80      	cmp	r3, #128	; 0x80
 800be74:	d0ef      	beq.n	800be56 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800be76:	4b27      	ldr	r3, [pc, #156]	; (800bf14 <xPortStartScheduler+0x134>)
 800be78:	681b      	ldr	r3, [r3, #0]
 800be7a:	f1c3 0307 	rsb	r3, r3, #7
 800be7e:	2b04      	cmp	r3, #4
 800be80:	d00a      	beq.n	800be98 <xPortStartScheduler+0xb8>
	__asm volatile
 800be82:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be86:	f383 8811 	msr	BASEPRI, r3
 800be8a:	f3bf 8f6f 	isb	sy
 800be8e:	f3bf 8f4f 	dsb	sy
 800be92:	60bb      	str	r3, [r7, #8]
}
 800be94:	bf00      	nop
 800be96:	e7fe      	b.n	800be96 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800be98:	4b1e      	ldr	r3, [pc, #120]	; (800bf14 <xPortStartScheduler+0x134>)
 800be9a:	681b      	ldr	r3, [r3, #0]
 800be9c:	021b      	lsls	r3, r3, #8
 800be9e:	4a1d      	ldr	r2, [pc, #116]	; (800bf14 <xPortStartScheduler+0x134>)
 800bea0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800bea2:	4b1c      	ldr	r3, [pc, #112]	; (800bf14 <xPortStartScheduler+0x134>)
 800bea4:	681b      	ldr	r3, [r3, #0]
 800bea6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800beaa:	4a1a      	ldr	r2, [pc, #104]	; (800bf14 <xPortStartScheduler+0x134>)
 800beac:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800beae:	687b      	ldr	r3, [r7, #4]
 800beb0:	b2da      	uxtb	r2, r3
 800beb2:	697b      	ldr	r3, [r7, #20]
 800beb4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800beb6:	4b18      	ldr	r3, [pc, #96]	; (800bf18 <xPortStartScheduler+0x138>)
 800beb8:	681b      	ldr	r3, [r3, #0]
 800beba:	4a17      	ldr	r2, [pc, #92]	; (800bf18 <xPortStartScheduler+0x138>)
 800bebc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800bec0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800bec2:	4b15      	ldr	r3, [pc, #84]	; (800bf18 <xPortStartScheduler+0x138>)
 800bec4:	681b      	ldr	r3, [r3, #0]
 800bec6:	4a14      	ldr	r2, [pc, #80]	; (800bf18 <xPortStartScheduler+0x138>)
 800bec8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800becc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800bece:	f000 f8dd 	bl	800c08c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800bed2:	4b12      	ldr	r3, [pc, #72]	; (800bf1c <xPortStartScheduler+0x13c>)
 800bed4:	2200      	movs	r2, #0
 800bed6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800bed8:	f000 f8fc 	bl	800c0d4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800bedc:	4b10      	ldr	r3, [pc, #64]	; (800bf20 <xPortStartScheduler+0x140>)
 800bede:	681b      	ldr	r3, [r3, #0]
 800bee0:	4a0f      	ldr	r2, [pc, #60]	; (800bf20 <xPortStartScheduler+0x140>)
 800bee2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800bee6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800bee8:	f7ff ff66 	bl	800bdb8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800beec:	f7ff fba0 	bl	800b630 <vTaskSwitchContext>
	prvTaskExitError();
 800bef0:	f7ff ff22 	bl	800bd38 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800bef4:	2300      	movs	r3, #0
}
 800bef6:	4618      	mov	r0, r3
 800bef8:	3718      	adds	r7, #24
 800befa:	46bd      	mov	sp, r7
 800befc:	bd80      	pop	{r7, pc}
 800befe:	bf00      	nop
 800bf00:	e000ed00 	.word	0xe000ed00
 800bf04:	410fc271 	.word	0x410fc271
 800bf08:	410fc270 	.word	0x410fc270
 800bf0c:	e000e400 	.word	0xe000e400
 800bf10:	20000b84 	.word	0x20000b84
 800bf14:	20000b88 	.word	0x20000b88
 800bf18:	e000ed20 	.word	0xe000ed20
 800bf1c:	2000005c 	.word	0x2000005c
 800bf20:	e000ef34 	.word	0xe000ef34

0800bf24 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800bf24:	b480      	push	{r7}
 800bf26:	b083      	sub	sp, #12
 800bf28:	af00      	add	r7, sp, #0
	__asm volatile
 800bf2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bf2e:	f383 8811 	msr	BASEPRI, r3
 800bf32:	f3bf 8f6f 	isb	sy
 800bf36:	f3bf 8f4f 	dsb	sy
 800bf3a:	607b      	str	r3, [r7, #4]
}
 800bf3c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800bf3e:	4b0f      	ldr	r3, [pc, #60]	; (800bf7c <vPortEnterCritical+0x58>)
 800bf40:	681b      	ldr	r3, [r3, #0]
 800bf42:	3301      	adds	r3, #1
 800bf44:	4a0d      	ldr	r2, [pc, #52]	; (800bf7c <vPortEnterCritical+0x58>)
 800bf46:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800bf48:	4b0c      	ldr	r3, [pc, #48]	; (800bf7c <vPortEnterCritical+0x58>)
 800bf4a:	681b      	ldr	r3, [r3, #0]
 800bf4c:	2b01      	cmp	r3, #1
 800bf4e:	d10f      	bne.n	800bf70 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800bf50:	4b0b      	ldr	r3, [pc, #44]	; (800bf80 <vPortEnterCritical+0x5c>)
 800bf52:	681b      	ldr	r3, [r3, #0]
 800bf54:	b2db      	uxtb	r3, r3
 800bf56:	2b00      	cmp	r3, #0
 800bf58:	d00a      	beq.n	800bf70 <vPortEnterCritical+0x4c>
	__asm volatile
 800bf5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bf5e:	f383 8811 	msr	BASEPRI, r3
 800bf62:	f3bf 8f6f 	isb	sy
 800bf66:	f3bf 8f4f 	dsb	sy
 800bf6a:	603b      	str	r3, [r7, #0]
}
 800bf6c:	bf00      	nop
 800bf6e:	e7fe      	b.n	800bf6e <vPortEnterCritical+0x4a>
	}
}
 800bf70:	bf00      	nop
 800bf72:	370c      	adds	r7, #12
 800bf74:	46bd      	mov	sp, r7
 800bf76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf7a:	4770      	bx	lr
 800bf7c:	2000005c 	.word	0x2000005c
 800bf80:	e000ed04 	.word	0xe000ed04

0800bf84 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800bf84:	b480      	push	{r7}
 800bf86:	b083      	sub	sp, #12
 800bf88:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800bf8a:	4b12      	ldr	r3, [pc, #72]	; (800bfd4 <vPortExitCritical+0x50>)
 800bf8c:	681b      	ldr	r3, [r3, #0]
 800bf8e:	2b00      	cmp	r3, #0
 800bf90:	d10a      	bne.n	800bfa8 <vPortExitCritical+0x24>
	__asm volatile
 800bf92:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bf96:	f383 8811 	msr	BASEPRI, r3
 800bf9a:	f3bf 8f6f 	isb	sy
 800bf9e:	f3bf 8f4f 	dsb	sy
 800bfa2:	607b      	str	r3, [r7, #4]
}
 800bfa4:	bf00      	nop
 800bfa6:	e7fe      	b.n	800bfa6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800bfa8:	4b0a      	ldr	r3, [pc, #40]	; (800bfd4 <vPortExitCritical+0x50>)
 800bfaa:	681b      	ldr	r3, [r3, #0]
 800bfac:	3b01      	subs	r3, #1
 800bfae:	4a09      	ldr	r2, [pc, #36]	; (800bfd4 <vPortExitCritical+0x50>)
 800bfb0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800bfb2:	4b08      	ldr	r3, [pc, #32]	; (800bfd4 <vPortExitCritical+0x50>)
 800bfb4:	681b      	ldr	r3, [r3, #0]
 800bfb6:	2b00      	cmp	r3, #0
 800bfb8:	d105      	bne.n	800bfc6 <vPortExitCritical+0x42>
 800bfba:	2300      	movs	r3, #0
 800bfbc:	603b      	str	r3, [r7, #0]
	__asm volatile
 800bfbe:	683b      	ldr	r3, [r7, #0]
 800bfc0:	f383 8811 	msr	BASEPRI, r3
}
 800bfc4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800bfc6:	bf00      	nop
 800bfc8:	370c      	adds	r7, #12
 800bfca:	46bd      	mov	sp, r7
 800bfcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfd0:	4770      	bx	lr
 800bfd2:	bf00      	nop
 800bfd4:	2000005c 	.word	0x2000005c
	...

0800bfe0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800bfe0:	f3ef 8009 	mrs	r0, PSP
 800bfe4:	f3bf 8f6f 	isb	sy
 800bfe8:	4b15      	ldr	r3, [pc, #84]	; (800c040 <pxCurrentTCBConst>)
 800bfea:	681a      	ldr	r2, [r3, #0]
 800bfec:	f01e 0f10 	tst.w	lr, #16
 800bff0:	bf08      	it	eq
 800bff2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800bff6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bffa:	6010      	str	r0, [r2, #0]
 800bffc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800c000:	f04f 0050 	mov.w	r0, #80	; 0x50
 800c004:	f380 8811 	msr	BASEPRI, r0
 800c008:	f3bf 8f4f 	dsb	sy
 800c00c:	f3bf 8f6f 	isb	sy
 800c010:	f7ff fb0e 	bl	800b630 <vTaskSwitchContext>
 800c014:	f04f 0000 	mov.w	r0, #0
 800c018:	f380 8811 	msr	BASEPRI, r0
 800c01c:	bc09      	pop	{r0, r3}
 800c01e:	6819      	ldr	r1, [r3, #0]
 800c020:	6808      	ldr	r0, [r1, #0]
 800c022:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c026:	f01e 0f10 	tst.w	lr, #16
 800c02a:	bf08      	it	eq
 800c02c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800c030:	f380 8809 	msr	PSP, r0
 800c034:	f3bf 8f6f 	isb	sy
 800c038:	4770      	bx	lr
 800c03a:	bf00      	nop
 800c03c:	f3af 8000 	nop.w

0800c040 <pxCurrentTCBConst>:
 800c040:	20000a58 	.word	0x20000a58
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800c044:	bf00      	nop
 800c046:	bf00      	nop

0800c048 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800c048:	b580      	push	{r7, lr}
 800c04a:	b082      	sub	sp, #8
 800c04c:	af00      	add	r7, sp, #0
	__asm volatile
 800c04e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c052:	f383 8811 	msr	BASEPRI, r3
 800c056:	f3bf 8f6f 	isb	sy
 800c05a:	f3bf 8f4f 	dsb	sy
 800c05e:	607b      	str	r3, [r7, #4]
}
 800c060:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800c062:	f7ff fa2d 	bl	800b4c0 <xTaskIncrementTick>
 800c066:	4603      	mov	r3, r0
 800c068:	2b00      	cmp	r3, #0
 800c06a:	d003      	beq.n	800c074 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800c06c:	4b06      	ldr	r3, [pc, #24]	; (800c088 <SysTick_Handler+0x40>)
 800c06e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c072:	601a      	str	r2, [r3, #0]
 800c074:	2300      	movs	r3, #0
 800c076:	603b      	str	r3, [r7, #0]
	__asm volatile
 800c078:	683b      	ldr	r3, [r7, #0]
 800c07a:	f383 8811 	msr	BASEPRI, r3
}
 800c07e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800c080:	bf00      	nop
 800c082:	3708      	adds	r7, #8
 800c084:	46bd      	mov	sp, r7
 800c086:	bd80      	pop	{r7, pc}
 800c088:	e000ed04 	.word	0xe000ed04

0800c08c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800c08c:	b480      	push	{r7}
 800c08e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800c090:	4b0b      	ldr	r3, [pc, #44]	; (800c0c0 <vPortSetupTimerInterrupt+0x34>)
 800c092:	2200      	movs	r2, #0
 800c094:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800c096:	4b0b      	ldr	r3, [pc, #44]	; (800c0c4 <vPortSetupTimerInterrupt+0x38>)
 800c098:	2200      	movs	r2, #0
 800c09a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800c09c:	4b0a      	ldr	r3, [pc, #40]	; (800c0c8 <vPortSetupTimerInterrupt+0x3c>)
 800c09e:	681b      	ldr	r3, [r3, #0]
 800c0a0:	4a0a      	ldr	r2, [pc, #40]	; (800c0cc <vPortSetupTimerInterrupt+0x40>)
 800c0a2:	fba2 2303 	umull	r2, r3, r2, r3
 800c0a6:	099b      	lsrs	r3, r3, #6
 800c0a8:	4a09      	ldr	r2, [pc, #36]	; (800c0d0 <vPortSetupTimerInterrupt+0x44>)
 800c0aa:	3b01      	subs	r3, #1
 800c0ac:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800c0ae:	4b04      	ldr	r3, [pc, #16]	; (800c0c0 <vPortSetupTimerInterrupt+0x34>)
 800c0b0:	2207      	movs	r2, #7
 800c0b2:	601a      	str	r2, [r3, #0]
}
 800c0b4:	bf00      	nop
 800c0b6:	46bd      	mov	sp, r7
 800c0b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0bc:	4770      	bx	lr
 800c0be:	bf00      	nop
 800c0c0:	e000e010 	.word	0xe000e010
 800c0c4:	e000e018 	.word	0xe000e018
 800c0c8:	20000030 	.word	0x20000030
 800c0cc:	10624dd3 	.word	0x10624dd3
 800c0d0:	e000e014 	.word	0xe000e014

0800c0d4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800c0d4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800c0e4 <vPortEnableVFP+0x10>
 800c0d8:	6801      	ldr	r1, [r0, #0]
 800c0da:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800c0de:	6001      	str	r1, [r0, #0]
 800c0e0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800c0e2:	bf00      	nop
 800c0e4:	e000ed88 	.word	0xe000ed88

0800c0e8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800c0e8:	b480      	push	{r7}
 800c0ea:	b085      	sub	sp, #20
 800c0ec:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800c0ee:	f3ef 8305 	mrs	r3, IPSR
 800c0f2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800c0f4:	68fb      	ldr	r3, [r7, #12]
 800c0f6:	2b0f      	cmp	r3, #15
 800c0f8:	d914      	bls.n	800c124 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800c0fa:	4a17      	ldr	r2, [pc, #92]	; (800c158 <vPortValidateInterruptPriority+0x70>)
 800c0fc:	68fb      	ldr	r3, [r7, #12]
 800c0fe:	4413      	add	r3, r2
 800c100:	781b      	ldrb	r3, [r3, #0]
 800c102:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800c104:	4b15      	ldr	r3, [pc, #84]	; (800c15c <vPortValidateInterruptPriority+0x74>)
 800c106:	781b      	ldrb	r3, [r3, #0]
 800c108:	7afa      	ldrb	r2, [r7, #11]
 800c10a:	429a      	cmp	r2, r3
 800c10c:	d20a      	bcs.n	800c124 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800c10e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c112:	f383 8811 	msr	BASEPRI, r3
 800c116:	f3bf 8f6f 	isb	sy
 800c11a:	f3bf 8f4f 	dsb	sy
 800c11e:	607b      	str	r3, [r7, #4]
}
 800c120:	bf00      	nop
 800c122:	e7fe      	b.n	800c122 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800c124:	4b0e      	ldr	r3, [pc, #56]	; (800c160 <vPortValidateInterruptPriority+0x78>)
 800c126:	681b      	ldr	r3, [r3, #0]
 800c128:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800c12c:	4b0d      	ldr	r3, [pc, #52]	; (800c164 <vPortValidateInterruptPriority+0x7c>)
 800c12e:	681b      	ldr	r3, [r3, #0]
 800c130:	429a      	cmp	r2, r3
 800c132:	d90a      	bls.n	800c14a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800c134:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c138:	f383 8811 	msr	BASEPRI, r3
 800c13c:	f3bf 8f6f 	isb	sy
 800c140:	f3bf 8f4f 	dsb	sy
 800c144:	603b      	str	r3, [r7, #0]
}
 800c146:	bf00      	nop
 800c148:	e7fe      	b.n	800c148 <vPortValidateInterruptPriority+0x60>
	}
 800c14a:	bf00      	nop
 800c14c:	3714      	adds	r7, #20
 800c14e:	46bd      	mov	sp, r7
 800c150:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c154:	4770      	bx	lr
 800c156:	bf00      	nop
 800c158:	e000e3f0 	.word	0xe000e3f0
 800c15c:	20000b84 	.word	0x20000b84
 800c160:	e000ed0c 	.word	0xe000ed0c
 800c164:	20000b88 	.word	0x20000b88

0800c168 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800c168:	b580      	push	{r7, lr}
 800c16a:	b08a      	sub	sp, #40	; 0x28
 800c16c:	af00      	add	r7, sp, #0
 800c16e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800c170:	2300      	movs	r3, #0
 800c172:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800c174:	f7ff f8fa 	bl	800b36c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800c178:	4b5b      	ldr	r3, [pc, #364]	; (800c2e8 <pvPortMalloc+0x180>)
 800c17a:	681b      	ldr	r3, [r3, #0]
 800c17c:	2b00      	cmp	r3, #0
 800c17e:	d101      	bne.n	800c184 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800c180:	f000 f920 	bl	800c3c4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800c184:	4b59      	ldr	r3, [pc, #356]	; (800c2ec <pvPortMalloc+0x184>)
 800c186:	681a      	ldr	r2, [r3, #0]
 800c188:	687b      	ldr	r3, [r7, #4]
 800c18a:	4013      	ands	r3, r2
 800c18c:	2b00      	cmp	r3, #0
 800c18e:	f040 8093 	bne.w	800c2b8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800c192:	687b      	ldr	r3, [r7, #4]
 800c194:	2b00      	cmp	r3, #0
 800c196:	d01d      	beq.n	800c1d4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800c198:	2208      	movs	r2, #8
 800c19a:	687b      	ldr	r3, [r7, #4]
 800c19c:	4413      	add	r3, r2
 800c19e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800c1a0:	687b      	ldr	r3, [r7, #4]
 800c1a2:	f003 0307 	and.w	r3, r3, #7
 800c1a6:	2b00      	cmp	r3, #0
 800c1a8:	d014      	beq.n	800c1d4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800c1aa:	687b      	ldr	r3, [r7, #4]
 800c1ac:	f023 0307 	bic.w	r3, r3, #7
 800c1b0:	3308      	adds	r3, #8
 800c1b2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800c1b4:	687b      	ldr	r3, [r7, #4]
 800c1b6:	f003 0307 	and.w	r3, r3, #7
 800c1ba:	2b00      	cmp	r3, #0
 800c1bc:	d00a      	beq.n	800c1d4 <pvPortMalloc+0x6c>
	__asm volatile
 800c1be:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c1c2:	f383 8811 	msr	BASEPRI, r3
 800c1c6:	f3bf 8f6f 	isb	sy
 800c1ca:	f3bf 8f4f 	dsb	sy
 800c1ce:	617b      	str	r3, [r7, #20]
}
 800c1d0:	bf00      	nop
 800c1d2:	e7fe      	b.n	800c1d2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800c1d4:	687b      	ldr	r3, [r7, #4]
 800c1d6:	2b00      	cmp	r3, #0
 800c1d8:	d06e      	beq.n	800c2b8 <pvPortMalloc+0x150>
 800c1da:	4b45      	ldr	r3, [pc, #276]	; (800c2f0 <pvPortMalloc+0x188>)
 800c1dc:	681b      	ldr	r3, [r3, #0]
 800c1de:	687a      	ldr	r2, [r7, #4]
 800c1e0:	429a      	cmp	r2, r3
 800c1e2:	d869      	bhi.n	800c2b8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800c1e4:	4b43      	ldr	r3, [pc, #268]	; (800c2f4 <pvPortMalloc+0x18c>)
 800c1e6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800c1e8:	4b42      	ldr	r3, [pc, #264]	; (800c2f4 <pvPortMalloc+0x18c>)
 800c1ea:	681b      	ldr	r3, [r3, #0]
 800c1ec:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c1ee:	e004      	b.n	800c1fa <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800c1f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c1f2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800c1f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c1f6:	681b      	ldr	r3, [r3, #0]
 800c1f8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c1fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c1fc:	685b      	ldr	r3, [r3, #4]
 800c1fe:	687a      	ldr	r2, [r7, #4]
 800c200:	429a      	cmp	r2, r3
 800c202:	d903      	bls.n	800c20c <pvPortMalloc+0xa4>
 800c204:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c206:	681b      	ldr	r3, [r3, #0]
 800c208:	2b00      	cmp	r3, #0
 800c20a:	d1f1      	bne.n	800c1f0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800c20c:	4b36      	ldr	r3, [pc, #216]	; (800c2e8 <pvPortMalloc+0x180>)
 800c20e:	681b      	ldr	r3, [r3, #0]
 800c210:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c212:	429a      	cmp	r2, r3
 800c214:	d050      	beq.n	800c2b8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800c216:	6a3b      	ldr	r3, [r7, #32]
 800c218:	681b      	ldr	r3, [r3, #0]
 800c21a:	2208      	movs	r2, #8
 800c21c:	4413      	add	r3, r2
 800c21e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800c220:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c222:	681a      	ldr	r2, [r3, #0]
 800c224:	6a3b      	ldr	r3, [r7, #32]
 800c226:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800c228:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c22a:	685a      	ldr	r2, [r3, #4]
 800c22c:	687b      	ldr	r3, [r7, #4]
 800c22e:	1ad2      	subs	r2, r2, r3
 800c230:	2308      	movs	r3, #8
 800c232:	005b      	lsls	r3, r3, #1
 800c234:	429a      	cmp	r2, r3
 800c236:	d91f      	bls.n	800c278 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800c238:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c23a:	687b      	ldr	r3, [r7, #4]
 800c23c:	4413      	add	r3, r2
 800c23e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800c240:	69bb      	ldr	r3, [r7, #24]
 800c242:	f003 0307 	and.w	r3, r3, #7
 800c246:	2b00      	cmp	r3, #0
 800c248:	d00a      	beq.n	800c260 <pvPortMalloc+0xf8>
	__asm volatile
 800c24a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c24e:	f383 8811 	msr	BASEPRI, r3
 800c252:	f3bf 8f6f 	isb	sy
 800c256:	f3bf 8f4f 	dsb	sy
 800c25a:	613b      	str	r3, [r7, #16]
}
 800c25c:	bf00      	nop
 800c25e:	e7fe      	b.n	800c25e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800c260:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c262:	685a      	ldr	r2, [r3, #4]
 800c264:	687b      	ldr	r3, [r7, #4]
 800c266:	1ad2      	subs	r2, r2, r3
 800c268:	69bb      	ldr	r3, [r7, #24]
 800c26a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800c26c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c26e:	687a      	ldr	r2, [r7, #4]
 800c270:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800c272:	69b8      	ldr	r0, [r7, #24]
 800c274:	f000 f908 	bl	800c488 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800c278:	4b1d      	ldr	r3, [pc, #116]	; (800c2f0 <pvPortMalloc+0x188>)
 800c27a:	681a      	ldr	r2, [r3, #0]
 800c27c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c27e:	685b      	ldr	r3, [r3, #4]
 800c280:	1ad3      	subs	r3, r2, r3
 800c282:	4a1b      	ldr	r2, [pc, #108]	; (800c2f0 <pvPortMalloc+0x188>)
 800c284:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800c286:	4b1a      	ldr	r3, [pc, #104]	; (800c2f0 <pvPortMalloc+0x188>)
 800c288:	681a      	ldr	r2, [r3, #0]
 800c28a:	4b1b      	ldr	r3, [pc, #108]	; (800c2f8 <pvPortMalloc+0x190>)
 800c28c:	681b      	ldr	r3, [r3, #0]
 800c28e:	429a      	cmp	r2, r3
 800c290:	d203      	bcs.n	800c29a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800c292:	4b17      	ldr	r3, [pc, #92]	; (800c2f0 <pvPortMalloc+0x188>)
 800c294:	681b      	ldr	r3, [r3, #0]
 800c296:	4a18      	ldr	r2, [pc, #96]	; (800c2f8 <pvPortMalloc+0x190>)
 800c298:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800c29a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c29c:	685a      	ldr	r2, [r3, #4]
 800c29e:	4b13      	ldr	r3, [pc, #76]	; (800c2ec <pvPortMalloc+0x184>)
 800c2a0:	681b      	ldr	r3, [r3, #0]
 800c2a2:	431a      	orrs	r2, r3
 800c2a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c2a6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800c2a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c2aa:	2200      	movs	r2, #0
 800c2ac:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800c2ae:	4b13      	ldr	r3, [pc, #76]	; (800c2fc <pvPortMalloc+0x194>)
 800c2b0:	681b      	ldr	r3, [r3, #0]
 800c2b2:	3301      	adds	r3, #1
 800c2b4:	4a11      	ldr	r2, [pc, #68]	; (800c2fc <pvPortMalloc+0x194>)
 800c2b6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800c2b8:	f7ff f866 	bl	800b388 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800c2bc:	69fb      	ldr	r3, [r7, #28]
 800c2be:	f003 0307 	and.w	r3, r3, #7
 800c2c2:	2b00      	cmp	r3, #0
 800c2c4:	d00a      	beq.n	800c2dc <pvPortMalloc+0x174>
	__asm volatile
 800c2c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c2ca:	f383 8811 	msr	BASEPRI, r3
 800c2ce:	f3bf 8f6f 	isb	sy
 800c2d2:	f3bf 8f4f 	dsb	sy
 800c2d6:	60fb      	str	r3, [r7, #12]
}
 800c2d8:	bf00      	nop
 800c2da:	e7fe      	b.n	800c2da <pvPortMalloc+0x172>
	return pvReturn;
 800c2dc:	69fb      	ldr	r3, [r7, #28]
}
 800c2de:	4618      	mov	r0, r3
 800c2e0:	3728      	adds	r7, #40	; 0x28
 800c2e2:	46bd      	mov	sp, r7
 800c2e4:	bd80      	pop	{r7, pc}
 800c2e6:	bf00      	nop
 800c2e8:	20004794 	.word	0x20004794
 800c2ec:	200047a8 	.word	0x200047a8
 800c2f0:	20004798 	.word	0x20004798
 800c2f4:	2000478c 	.word	0x2000478c
 800c2f8:	2000479c 	.word	0x2000479c
 800c2fc:	200047a0 	.word	0x200047a0

0800c300 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800c300:	b580      	push	{r7, lr}
 800c302:	b086      	sub	sp, #24
 800c304:	af00      	add	r7, sp, #0
 800c306:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800c308:	687b      	ldr	r3, [r7, #4]
 800c30a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800c30c:	687b      	ldr	r3, [r7, #4]
 800c30e:	2b00      	cmp	r3, #0
 800c310:	d04d      	beq.n	800c3ae <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800c312:	2308      	movs	r3, #8
 800c314:	425b      	negs	r3, r3
 800c316:	697a      	ldr	r2, [r7, #20]
 800c318:	4413      	add	r3, r2
 800c31a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800c31c:	697b      	ldr	r3, [r7, #20]
 800c31e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800c320:	693b      	ldr	r3, [r7, #16]
 800c322:	685a      	ldr	r2, [r3, #4]
 800c324:	4b24      	ldr	r3, [pc, #144]	; (800c3b8 <vPortFree+0xb8>)
 800c326:	681b      	ldr	r3, [r3, #0]
 800c328:	4013      	ands	r3, r2
 800c32a:	2b00      	cmp	r3, #0
 800c32c:	d10a      	bne.n	800c344 <vPortFree+0x44>
	__asm volatile
 800c32e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c332:	f383 8811 	msr	BASEPRI, r3
 800c336:	f3bf 8f6f 	isb	sy
 800c33a:	f3bf 8f4f 	dsb	sy
 800c33e:	60fb      	str	r3, [r7, #12]
}
 800c340:	bf00      	nop
 800c342:	e7fe      	b.n	800c342 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800c344:	693b      	ldr	r3, [r7, #16]
 800c346:	681b      	ldr	r3, [r3, #0]
 800c348:	2b00      	cmp	r3, #0
 800c34a:	d00a      	beq.n	800c362 <vPortFree+0x62>
	__asm volatile
 800c34c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c350:	f383 8811 	msr	BASEPRI, r3
 800c354:	f3bf 8f6f 	isb	sy
 800c358:	f3bf 8f4f 	dsb	sy
 800c35c:	60bb      	str	r3, [r7, #8]
}
 800c35e:	bf00      	nop
 800c360:	e7fe      	b.n	800c360 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800c362:	693b      	ldr	r3, [r7, #16]
 800c364:	685a      	ldr	r2, [r3, #4]
 800c366:	4b14      	ldr	r3, [pc, #80]	; (800c3b8 <vPortFree+0xb8>)
 800c368:	681b      	ldr	r3, [r3, #0]
 800c36a:	4013      	ands	r3, r2
 800c36c:	2b00      	cmp	r3, #0
 800c36e:	d01e      	beq.n	800c3ae <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800c370:	693b      	ldr	r3, [r7, #16]
 800c372:	681b      	ldr	r3, [r3, #0]
 800c374:	2b00      	cmp	r3, #0
 800c376:	d11a      	bne.n	800c3ae <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800c378:	693b      	ldr	r3, [r7, #16]
 800c37a:	685a      	ldr	r2, [r3, #4]
 800c37c:	4b0e      	ldr	r3, [pc, #56]	; (800c3b8 <vPortFree+0xb8>)
 800c37e:	681b      	ldr	r3, [r3, #0]
 800c380:	43db      	mvns	r3, r3
 800c382:	401a      	ands	r2, r3
 800c384:	693b      	ldr	r3, [r7, #16]
 800c386:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800c388:	f7fe fff0 	bl	800b36c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800c38c:	693b      	ldr	r3, [r7, #16]
 800c38e:	685a      	ldr	r2, [r3, #4]
 800c390:	4b0a      	ldr	r3, [pc, #40]	; (800c3bc <vPortFree+0xbc>)
 800c392:	681b      	ldr	r3, [r3, #0]
 800c394:	4413      	add	r3, r2
 800c396:	4a09      	ldr	r2, [pc, #36]	; (800c3bc <vPortFree+0xbc>)
 800c398:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800c39a:	6938      	ldr	r0, [r7, #16]
 800c39c:	f000 f874 	bl	800c488 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800c3a0:	4b07      	ldr	r3, [pc, #28]	; (800c3c0 <vPortFree+0xc0>)
 800c3a2:	681b      	ldr	r3, [r3, #0]
 800c3a4:	3301      	adds	r3, #1
 800c3a6:	4a06      	ldr	r2, [pc, #24]	; (800c3c0 <vPortFree+0xc0>)
 800c3a8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800c3aa:	f7fe ffed 	bl	800b388 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800c3ae:	bf00      	nop
 800c3b0:	3718      	adds	r7, #24
 800c3b2:	46bd      	mov	sp, r7
 800c3b4:	bd80      	pop	{r7, pc}
 800c3b6:	bf00      	nop
 800c3b8:	200047a8 	.word	0x200047a8
 800c3bc:	20004798 	.word	0x20004798
 800c3c0:	200047a4 	.word	0x200047a4

0800c3c4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800c3c4:	b480      	push	{r7}
 800c3c6:	b085      	sub	sp, #20
 800c3c8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800c3ca:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800c3ce:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800c3d0:	4b27      	ldr	r3, [pc, #156]	; (800c470 <prvHeapInit+0xac>)
 800c3d2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800c3d4:	68fb      	ldr	r3, [r7, #12]
 800c3d6:	f003 0307 	and.w	r3, r3, #7
 800c3da:	2b00      	cmp	r3, #0
 800c3dc:	d00c      	beq.n	800c3f8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800c3de:	68fb      	ldr	r3, [r7, #12]
 800c3e0:	3307      	adds	r3, #7
 800c3e2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c3e4:	68fb      	ldr	r3, [r7, #12]
 800c3e6:	f023 0307 	bic.w	r3, r3, #7
 800c3ea:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800c3ec:	68ba      	ldr	r2, [r7, #8]
 800c3ee:	68fb      	ldr	r3, [r7, #12]
 800c3f0:	1ad3      	subs	r3, r2, r3
 800c3f2:	4a1f      	ldr	r2, [pc, #124]	; (800c470 <prvHeapInit+0xac>)
 800c3f4:	4413      	add	r3, r2
 800c3f6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800c3f8:	68fb      	ldr	r3, [r7, #12]
 800c3fa:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800c3fc:	4a1d      	ldr	r2, [pc, #116]	; (800c474 <prvHeapInit+0xb0>)
 800c3fe:	687b      	ldr	r3, [r7, #4]
 800c400:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800c402:	4b1c      	ldr	r3, [pc, #112]	; (800c474 <prvHeapInit+0xb0>)
 800c404:	2200      	movs	r2, #0
 800c406:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800c408:	687b      	ldr	r3, [r7, #4]
 800c40a:	68ba      	ldr	r2, [r7, #8]
 800c40c:	4413      	add	r3, r2
 800c40e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800c410:	2208      	movs	r2, #8
 800c412:	68fb      	ldr	r3, [r7, #12]
 800c414:	1a9b      	subs	r3, r3, r2
 800c416:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c418:	68fb      	ldr	r3, [r7, #12]
 800c41a:	f023 0307 	bic.w	r3, r3, #7
 800c41e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800c420:	68fb      	ldr	r3, [r7, #12]
 800c422:	4a15      	ldr	r2, [pc, #84]	; (800c478 <prvHeapInit+0xb4>)
 800c424:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800c426:	4b14      	ldr	r3, [pc, #80]	; (800c478 <prvHeapInit+0xb4>)
 800c428:	681b      	ldr	r3, [r3, #0]
 800c42a:	2200      	movs	r2, #0
 800c42c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800c42e:	4b12      	ldr	r3, [pc, #72]	; (800c478 <prvHeapInit+0xb4>)
 800c430:	681b      	ldr	r3, [r3, #0]
 800c432:	2200      	movs	r2, #0
 800c434:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800c436:	687b      	ldr	r3, [r7, #4]
 800c438:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800c43a:	683b      	ldr	r3, [r7, #0]
 800c43c:	68fa      	ldr	r2, [r7, #12]
 800c43e:	1ad2      	subs	r2, r2, r3
 800c440:	683b      	ldr	r3, [r7, #0]
 800c442:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800c444:	4b0c      	ldr	r3, [pc, #48]	; (800c478 <prvHeapInit+0xb4>)
 800c446:	681a      	ldr	r2, [r3, #0]
 800c448:	683b      	ldr	r3, [r7, #0]
 800c44a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c44c:	683b      	ldr	r3, [r7, #0]
 800c44e:	685b      	ldr	r3, [r3, #4]
 800c450:	4a0a      	ldr	r2, [pc, #40]	; (800c47c <prvHeapInit+0xb8>)
 800c452:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c454:	683b      	ldr	r3, [r7, #0]
 800c456:	685b      	ldr	r3, [r3, #4]
 800c458:	4a09      	ldr	r2, [pc, #36]	; (800c480 <prvHeapInit+0xbc>)
 800c45a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800c45c:	4b09      	ldr	r3, [pc, #36]	; (800c484 <prvHeapInit+0xc0>)
 800c45e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800c462:	601a      	str	r2, [r3, #0]
}
 800c464:	bf00      	nop
 800c466:	3714      	adds	r7, #20
 800c468:	46bd      	mov	sp, r7
 800c46a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c46e:	4770      	bx	lr
 800c470:	20000b8c 	.word	0x20000b8c
 800c474:	2000478c 	.word	0x2000478c
 800c478:	20004794 	.word	0x20004794
 800c47c:	2000479c 	.word	0x2000479c
 800c480:	20004798 	.word	0x20004798
 800c484:	200047a8 	.word	0x200047a8

0800c488 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800c488:	b480      	push	{r7}
 800c48a:	b085      	sub	sp, #20
 800c48c:	af00      	add	r7, sp, #0
 800c48e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800c490:	4b28      	ldr	r3, [pc, #160]	; (800c534 <prvInsertBlockIntoFreeList+0xac>)
 800c492:	60fb      	str	r3, [r7, #12]
 800c494:	e002      	b.n	800c49c <prvInsertBlockIntoFreeList+0x14>
 800c496:	68fb      	ldr	r3, [r7, #12]
 800c498:	681b      	ldr	r3, [r3, #0]
 800c49a:	60fb      	str	r3, [r7, #12]
 800c49c:	68fb      	ldr	r3, [r7, #12]
 800c49e:	681b      	ldr	r3, [r3, #0]
 800c4a0:	687a      	ldr	r2, [r7, #4]
 800c4a2:	429a      	cmp	r2, r3
 800c4a4:	d8f7      	bhi.n	800c496 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800c4a6:	68fb      	ldr	r3, [r7, #12]
 800c4a8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800c4aa:	68fb      	ldr	r3, [r7, #12]
 800c4ac:	685b      	ldr	r3, [r3, #4]
 800c4ae:	68ba      	ldr	r2, [r7, #8]
 800c4b0:	4413      	add	r3, r2
 800c4b2:	687a      	ldr	r2, [r7, #4]
 800c4b4:	429a      	cmp	r2, r3
 800c4b6:	d108      	bne.n	800c4ca <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800c4b8:	68fb      	ldr	r3, [r7, #12]
 800c4ba:	685a      	ldr	r2, [r3, #4]
 800c4bc:	687b      	ldr	r3, [r7, #4]
 800c4be:	685b      	ldr	r3, [r3, #4]
 800c4c0:	441a      	add	r2, r3
 800c4c2:	68fb      	ldr	r3, [r7, #12]
 800c4c4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800c4c6:	68fb      	ldr	r3, [r7, #12]
 800c4c8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800c4ca:	687b      	ldr	r3, [r7, #4]
 800c4cc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800c4ce:	687b      	ldr	r3, [r7, #4]
 800c4d0:	685b      	ldr	r3, [r3, #4]
 800c4d2:	68ba      	ldr	r2, [r7, #8]
 800c4d4:	441a      	add	r2, r3
 800c4d6:	68fb      	ldr	r3, [r7, #12]
 800c4d8:	681b      	ldr	r3, [r3, #0]
 800c4da:	429a      	cmp	r2, r3
 800c4dc:	d118      	bne.n	800c510 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800c4de:	68fb      	ldr	r3, [r7, #12]
 800c4e0:	681a      	ldr	r2, [r3, #0]
 800c4e2:	4b15      	ldr	r3, [pc, #84]	; (800c538 <prvInsertBlockIntoFreeList+0xb0>)
 800c4e4:	681b      	ldr	r3, [r3, #0]
 800c4e6:	429a      	cmp	r2, r3
 800c4e8:	d00d      	beq.n	800c506 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800c4ea:	687b      	ldr	r3, [r7, #4]
 800c4ec:	685a      	ldr	r2, [r3, #4]
 800c4ee:	68fb      	ldr	r3, [r7, #12]
 800c4f0:	681b      	ldr	r3, [r3, #0]
 800c4f2:	685b      	ldr	r3, [r3, #4]
 800c4f4:	441a      	add	r2, r3
 800c4f6:	687b      	ldr	r3, [r7, #4]
 800c4f8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800c4fa:	68fb      	ldr	r3, [r7, #12]
 800c4fc:	681b      	ldr	r3, [r3, #0]
 800c4fe:	681a      	ldr	r2, [r3, #0]
 800c500:	687b      	ldr	r3, [r7, #4]
 800c502:	601a      	str	r2, [r3, #0]
 800c504:	e008      	b.n	800c518 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800c506:	4b0c      	ldr	r3, [pc, #48]	; (800c538 <prvInsertBlockIntoFreeList+0xb0>)
 800c508:	681a      	ldr	r2, [r3, #0]
 800c50a:	687b      	ldr	r3, [r7, #4]
 800c50c:	601a      	str	r2, [r3, #0]
 800c50e:	e003      	b.n	800c518 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800c510:	68fb      	ldr	r3, [r7, #12]
 800c512:	681a      	ldr	r2, [r3, #0]
 800c514:	687b      	ldr	r3, [r7, #4]
 800c516:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800c518:	68fa      	ldr	r2, [r7, #12]
 800c51a:	687b      	ldr	r3, [r7, #4]
 800c51c:	429a      	cmp	r2, r3
 800c51e:	d002      	beq.n	800c526 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800c520:	68fb      	ldr	r3, [r7, #12]
 800c522:	687a      	ldr	r2, [r7, #4]
 800c524:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c526:	bf00      	nop
 800c528:	3714      	adds	r7, #20
 800c52a:	46bd      	mov	sp, r7
 800c52c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c530:	4770      	bx	lr
 800c532:	bf00      	nop
 800c534:	2000478c 	.word	0x2000478c
 800c538:	20004794 	.word	0x20004794

0800c53c <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 800c53c:	b580      	push	{r7, lr}
 800c53e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 800c540:	2201      	movs	r2, #1
 800c542:	490e      	ldr	r1, [pc, #56]	; (800c57c <MX_USB_HOST_Init+0x40>)
 800c544:	480e      	ldr	r0, [pc, #56]	; (800c580 <MX_USB_HOST_Init+0x44>)
 800c546:	f7fb fedf 	bl	8008308 <USBH_Init>
 800c54a:	4603      	mov	r3, r0
 800c54c:	2b00      	cmp	r3, #0
 800c54e:	d001      	beq.n	800c554 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 800c550:	f7f4 fcbc 	bl	8000ecc <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 800c554:	490b      	ldr	r1, [pc, #44]	; (800c584 <MX_USB_HOST_Init+0x48>)
 800c556:	480a      	ldr	r0, [pc, #40]	; (800c580 <MX_USB_HOST_Init+0x44>)
 800c558:	f7fb ff8c 	bl	8008474 <USBH_RegisterClass>
 800c55c:	4603      	mov	r3, r0
 800c55e:	2b00      	cmp	r3, #0
 800c560:	d001      	beq.n	800c566 <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 800c562:	f7f4 fcb3 	bl	8000ecc <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 800c566:	4806      	ldr	r0, [pc, #24]	; (800c580 <MX_USB_HOST_Init+0x44>)
 800c568:	f7fc f810 	bl	800858c <USBH_Start>
 800c56c:	4603      	mov	r3, r0
 800c56e:	2b00      	cmp	r3, #0
 800c570:	d001      	beq.n	800c576 <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 800c572:	f7f4 fcab 	bl	8000ecc <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800c576:	bf00      	nop
 800c578:	bd80      	pop	{r7, pc}
 800c57a:	bf00      	nop
 800c57c:	0800c589 	.word	0x0800c589
 800c580:	200047ac 	.word	0x200047ac
 800c584:	2000003c 	.word	0x2000003c

0800c588 <USBH_UserProcess>:

/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 800c588:	b480      	push	{r7}
 800c58a:	b083      	sub	sp, #12
 800c58c:	af00      	add	r7, sp, #0
 800c58e:	6078      	str	r0, [r7, #4]
 800c590:	460b      	mov	r3, r1
 800c592:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 800c594:	78fb      	ldrb	r3, [r7, #3]
 800c596:	3b01      	subs	r3, #1
 800c598:	2b04      	cmp	r3, #4
 800c59a:	d819      	bhi.n	800c5d0 <USBH_UserProcess+0x48>
 800c59c:	a201      	add	r2, pc, #4	; (adr r2, 800c5a4 <USBH_UserProcess+0x1c>)
 800c59e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c5a2:	bf00      	nop
 800c5a4:	0800c5d1 	.word	0x0800c5d1
 800c5a8:	0800c5c1 	.word	0x0800c5c1
 800c5ac:	0800c5d1 	.word	0x0800c5d1
 800c5b0:	0800c5c9 	.word	0x0800c5c9
 800c5b4:	0800c5b9 	.word	0x0800c5b9
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 800c5b8:	4b09      	ldr	r3, [pc, #36]	; (800c5e0 <USBH_UserProcess+0x58>)
 800c5ba:	2203      	movs	r2, #3
 800c5bc:	701a      	strb	r2, [r3, #0]
  break;
 800c5be:	e008      	b.n	800c5d2 <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 800c5c0:	4b07      	ldr	r3, [pc, #28]	; (800c5e0 <USBH_UserProcess+0x58>)
 800c5c2:	2202      	movs	r2, #2
 800c5c4:	701a      	strb	r2, [r3, #0]
  break;
 800c5c6:	e004      	b.n	800c5d2 <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 800c5c8:	4b05      	ldr	r3, [pc, #20]	; (800c5e0 <USBH_UserProcess+0x58>)
 800c5ca:	2201      	movs	r2, #1
 800c5cc:	701a      	strb	r2, [r3, #0]
  break;
 800c5ce:	e000      	b.n	800c5d2 <USBH_UserProcess+0x4a>

  default:
  break;
 800c5d0:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800c5d2:	bf00      	nop
 800c5d4:	370c      	adds	r7, #12
 800c5d6:	46bd      	mov	sp, r7
 800c5d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5dc:	4770      	bx	lr
 800c5de:	bf00      	nop
 800c5e0:	20004b90 	.word	0x20004b90

0800c5e4 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 800c5e4:	b580      	push	{r7, lr}
 800c5e6:	b08a      	sub	sp, #40	; 0x28
 800c5e8:	af00      	add	r7, sp, #0
 800c5ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c5ec:	f107 0314 	add.w	r3, r7, #20
 800c5f0:	2200      	movs	r2, #0
 800c5f2:	601a      	str	r2, [r3, #0]
 800c5f4:	605a      	str	r2, [r3, #4]
 800c5f6:	609a      	str	r2, [r3, #8]
 800c5f8:	60da      	str	r2, [r3, #12]
 800c5fa:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 800c5fc:	687b      	ldr	r3, [r7, #4]
 800c5fe:	681b      	ldr	r3, [r3, #0]
 800c600:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800c604:	d147      	bne.n	800c696 <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800c606:	2300      	movs	r3, #0
 800c608:	613b      	str	r3, [r7, #16]
 800c60a:	4b25      	ldr	r3, [pc, #148]	; (800c6a0 <HAL_HCD_MspInit+0xbc>)
 800c60c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c60e:	4a24      	ldr	r2, [pc, #144]	; (800c6a0 <HAL_HCD_MspInit+0xbc>)
 800c610:	f043 0301 	orr.w	r3, r3, #1
 800c614:	6313      	str	r3, [r2, #48]	; 0x30
 800c616:	4b22      	ldr	r3, [pc, #136]	; (800c6a0 <HAL_HCD_MspInit+0xbc>)
 800c618:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c61a:	f003 0301 	and.w	r3, r3, #1
 800c61e:	613b      	str	r3, [r7, #16]
 800c620:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800c622:	f44f 7300 	mov.w	r3, #512	; 0x200
 800c626:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800c628:	2300      	movs	r3, #0
 800c62a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c62c:	2300      	movs	r3, #0
 800c62e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 800c630:	f107 0314 	add.w	r3, r7, #20
 800c634:	4619      	mov	r1, r3
 800c636:	481b      	ldr	r0, [pc, #108]	; (800c6a4 <HAL_HCD_MspInit+0xc0>)
 800c638:	f7f5 fcf4 	bl	8002024 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800c63c:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800c640:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c642:	2302      	movs	r3, #2
 800c644:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c646:	2300      	movs	r3, #0
 800c648:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800c64a:	2300      	movs	r3, #0
 800c64c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800c64e:	230a      	movs	r3, #10
 800c650:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800c652:	f107 0314 	add.w	r3, r7, #20
 800c656:	4619      	mov	r1, r3
 800c658:	4812      	ldr	r0, [pc, #72]	; (800c6a4 <HAL_HCD_MspInit+0xc0>)
 800c65a:	f7f5 fce3 	bl	8002024 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800c65e:	4b10      	ldr	r3, [pc, #64]	; (800c6a0 <HAL_HCD_MspInit+0xbc>)
 800c660:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c662:	4a0f      	ldr	r2, [pc, #60]	; (800c6a0 <HAL_HCD_MspInit+0xbc>)
 800c664:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c668:	6353      	str	r3, [r2, #52]	; 0x34
 800c66a:	2300      	movs	r3, #0
 800c66c:	60fb      	str	r3, [r7, #12]
 800c66e:	4b0c      	ldr	r3, [pc, #48]	; (800c6a0 <HAL_HCD_MspInit+0xbc>)
 800c670:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c672:	4a0b      	ldr	r2, [pc, #44]	; (800c6a0 <HAL_HCD_MspInit+0xbc>)
 800c674:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800c678:	6453      	str	r3, [r2, #68]	; 0x44
 800c67a:	4b09      	ldr	r3, [pc, #36]	; (800c6a0 <HAL_HCD_MspInit+0xbc>)
 800c67c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c67e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800c682:	60fb      	str	r3, [r7, #12]
 800c684:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 800c686:	2200      	movs	r2, #0
 800c688:	2105      	movs	r1, #5
 800c68a:	2043      	movs	r0, #67	; 0x43
 800c68c:	f7f5 fca0 	bl	8001fd0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800c690:	2043      	movs	r0, #67	; 0x43
 800c692:	f7f5 fcb9 	bl	8002008 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800c696:	bf00      	nop
 800c698:	3728      	adds	r7, #40	; 0x28
 800c69a:	46bd      	mov	sp, r7
 800c69c:	bd80      	pop	{r7, pc}
 800c69e:	bf00      	nop
 800c6a0:	40023800 	.word	0x40023800
 800c6a4:	40020000 	.word	0x40020000

0800c6a8 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800c6a8:	b580      	push	{r7, lr}
 800c6aa:	b082      	sub	sp, #8
 800c6ac:	af00      	add	r7, sp, #0
 800c6ae:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800c6b0:	687b      	ldr	r3, [r7, #4]
 800c6b2:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800c6b6:	4618      	mov	r0, r3
 800c6b8:	f7fc fc1f 	bl	8008efa <USBH_LL_IncTimer>
}
 800c6bc:	bf00      	nop
 800c6be:	3708      	adds	r7, #8
 800c6c0:	46bd      	mov	sp, r7
 800c6c2:	bd80      	pop	{r7, pc}

0800c6c4 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800c6c4:	b580      	push	{r7, lr}
 800c6c6:	b082      	sub	sp, #8
 800c6c8:	af00      	add	r7, sp, #0
 800c6ca:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800c6cc:	687b      	ldr	r3, [r7, #4]
 800c6ce:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800c6d2:	4618      	mov	r0, r3
 800c6d4:	f7fc fc63 	bl	8008f9e <USBH_LL_Connect>
}
 800c6d8:	bf00      	nop
 800c6da:	3708      	adds	r7, #8
 800c6dc:	46bd      	mov	sp, r7
 800c6de:	bd80      	pop	{r7, pc}

0800c6e0 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800c6e0:	b580      	push	{r7, lr}
 800c6e2:	b082      	sub	sp, #8
 800c6e4:	af00      	add	r7, sp, #0
 800c6e6:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800c6e8:	687b      	ldr	r3, [r7, #4]
 800c6ea:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800c6ee:	4618      	mov	r0, r3
 800c6f0:	f7fc fc78 	bl	8008fe4 <USBH_LL_Disconnect>
}
 800c6f4:	bf00      	nop
 800c6f6:	3708      	adds	r7, #8
 800c6f8:	46bd      	mov	sp, r7
 800c6fa:	bd80      	pop	{r7, pc}

0800c6fc <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800c6fc:	b580      	push	{r7, lr}
 800c6fe:	b082      	sub	sp, #8
 800c700:	af00      	add	r7, sp, #0
 800c702:	6078      	str	r0, [r7, #4]
 800c704:	460b      	mov	r3, r1
 800c706:	70fb      	strb	r3, [r7, #3]
 800c708:	4613      	mov	r3, r2
 800c70a:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
 800c70c:	687b      	ldr	r3, [r7, #4]
 800c70e:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800c712:	4618      	mov	r0, r3
 800c714:	f7fc fcad 	bl	8009072 <USBH_LL_NotifyURBChange>
#endif
}
 800c718:	bf00      	nop
 800c71a:	3708      	adds	r7, #8
 800c71c:	46bd      	mov	sp, r7
 800c71e:	bd80      	pop	{r7, pc}

0800c720 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800c720:	b580      	push	{r7, lr}
 800c722:	b082      	sub	sp, #8
 800c724:	af00      	add	r7, sp, #0
 800c726:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800c728:	687b      	ldr	r3, [r7, #4]
 800c72a:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800c72e:	4618      	mov	r0, r3
 800c730:	f7fc fc0d 	bl	8008f4e <USBH_LL_PortEnabled>
}
 800c734:	bf00      	nop
 800c736:	3708      	adds	r7, #8
 800c738:	46bd      	mov	sp, r7
 800c73a:	bd80      	pop	{r7, pc}

0800c73c <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800c73c:	b580      	push	{r7, lr}
 800c73e:	b082      	sub	sp, #8
 800c740:	af00      	add	r7, sp, #0
 800c742:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800c744:	687b      	ldr	r3, [r7, #4]
 800c746:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800c74a:	4618      	mov	r0, r3
 800c74c:	f7fc fc19 	bl	8008f82 <USBH_LL_PortDisabled>
}
 800c750:	bf00      	nop
 800c752:	3708      	adds	r7, #8
 800c754:	46bd      	mov	sp, r7
 800c756:	bd80      	pop	{r7, pc}

0800c758 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800c758:	b580      	push	{r7, lr}
 800c75a:	b082      	sub	sp, #8
 800c75c:	af00      	add	r7, sp, #0
 800c75e:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 800c760:	687b      	ldr	r3, [r7, #4]
 800c762:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 800c766:	2b01      	cmp	r3, #1
 800c768:	d12a      	bne.n	800c7c0 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800c76a:	4a18      	ldr	r2, [pc, #96]	; (800c7cc <USBH_LL_Init+0x74>)
 800c76c:	687b      	ldr	r3, [r7, #4]
 800c76e:	f8c2 3300 	str.w	r3, [r2, #768]	; 0x300
  phost->pData = &hhcd_USB_OTG_FS;
 800c772:	687b      	ldr	r3, [r7, #4]
 800c774:	4a15      	ldr	r2, [pc, #84]	; (800c7cc <USBH_LL_Init+0x74>)
 800c776:	f8c3 23d0 	str.w	r2, [r3, #976]	; 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800c77a:	4b14      	ldr	r3, [pc, #80]	; (800c7cc <USBH_LL_Init+0x74>)
 800c77c:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800c780:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 800c782:	4b12      	ldr	r3, [pc, #72]	; (800c7cc <USBH_LL_Init+0x74>)
 800c784:	2208      	movs	r2, #8
 800c786:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 800c788:	4b10      	ldr	r3, [pc, #64]	; (800c7cc <USBH_LL_Init+0x74>)
 800c78a:	2201      	movs	r2, #1
 800c78c:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800c78e:	4b0f      	ldr	r3, [pc, #60]	; (800c7cc <USBH_LL_Init+0x74>)
 800c790:	2200      	movs	r2, #0
 800c792:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 800c794:	4b0d      	ldr	r3, [pc, #52]	; (800c7cc <USBH_LL_Init+0x74>)
 800c796:	2202      	movs	r2, #2
 800c798:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800c79a:	4b0c      	ldr	r3, [pc, #48]	; (800c7cc <USBH_LL_Init+0x74>)
 800c79c:	2200      	movs	r2, #0
 800c79e:	61da      	str	r2, [r3, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 800c7a0:	480a      	ldr	r0, [pc, #40]	; (800c7cc <USBH_LL_Init+0x74>)
 800c7a2:	f7f5 fdf4 	bl	800238e <HAL_HCD_Init>
 800c7a6:	4603      	mov	r3, r0
 800c7a8:	2b00      	cmp	r3, #0
 800c7aa:	d001      	beq.n	800c7b0 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 800c7ac:	f7f4 fb8e 	bl	8000ecc <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 800c7b0:	4806      	ldr	r0, [pc, #24]	; (800c7cc <USBH_LL_Init+0x74>)
 800c7b2:	f7f6 f9d8 	bl	8002b66 <HAL_HCD_GetCurrentFrame>
 800c7b6:	4603      	mov	r3, r0
 800c7b8:	4619      	mov	r1, r3
 800c7ba:	6878      	ldr	r0, [r7, #4]
 800c7bc:	f7fc fb8e 	bl	8008edc <USBH_LL_SetTimer>
  }
  return USBH_OK;
 800c7c0:	2300      	movs	r3, #0
}
 800c7c2:	4618      	mov	r0, r3
 800c7c4:	3708      	adds	r7, #8
 800c7c6:	46bd      	mov	sp, r7
 800c7c8:	bd80      	pop	{r7, pc}
 800c7ca:	bf00      	nop
 800c7cc:	20004b94 	.word	0x20004b94

0800c7d0 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800c7d0:	b580      	push	{r7, lr}
 800c7d2:	b084      	sub	sp, #16
 800c7d4:	af00      	add	r7, sp, #0
 800c7d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c7d8:	2300      	movs	r3, #0
 800c7da:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800c7dc:	2300      	movs	r3, #0
 800c7de:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 800c7e0:	687b      	ldr	r3, [r7, #4]
 800c7e2:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800c7e6:	4618      	mov	r0, r3
 800c7e8:	f7f6 f947 	bl	8002a7a <HAL_HCD_Start>
 800c7ec:	4603      	mov	r3, r0
 800c7ee:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800c7f0:	7bfb      	ldrb	r3, [r7, #15]
 800c7f2:	4618      	mov	r0, r3
 800c7f4:	f000 f95c 	bl	800cab0 <USBH_Get_USB_Status>
 800c7f8:	4603      	mov	r3, r0
 800c7fa:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c7fc:	7bbb      	ldrb	r3, [r7, #14]
}
 800c7fe:	4618      	mov	r0, r3
 800c800:	3710      	adds	r7, #16
 800c802:	46bd      	mov	sp, r7
 800c804:	bd80      	pop	{r7, pc}

0800c806 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800c806:	b580      	push	{r7, lr}
 800c808:	b084      	sub	sp, #16
 800c80a:	af00      	add	r7, sp, #0
 800c80c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c80e:	2300      	movs	r3, #0
 800c810:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800c812:	2300      	movs	r3, #0
 800c814:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800c816:	687b      	ldr	r3, [r7, #4]
 800c818:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800c81c:	4618      	mov	r0, r3
 800c81e:	f7f6 f94f 	bl	8002ac0 <HAL_HCD_Stop>
 800c822:	4603      	mov	r3, r0
 800c824:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800c826:	7bfb      	ldrb	r3, [r7, #15]
 800c828:	4618      	mov	r0, r3
 800c82a:	f000 f941 	bl	800cab0 <USBH_Get_USB_Status>
 800c82e:	4603      	mov	r3, r0
 800c830:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c832:	7bbb      	ldrb	r3, [r7, #14]
}
 800c834:	4618      	mov	r0, r3
 800c836:	3710      	adds	r7, #16
 800c838:	46bd      	mov	sp, r7
 800c83a:	bd80      	pop	{r7, pc}

0800c83c <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 800c83c:	b580      	push	{r7, lr}
 800c83e:	b084      	sub	sp, #16
 800c840:	af00      	add	r7, sp, #0
 800c842:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 800c844:	2301      	movs	r3, #1
 800c846:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800c848:	687b      	ldr	r3, [r7, #4]
 800c84a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800c84e:	4618      	mov	r0, r3
 800c850:	f7f6 f997 	bl	8002b82 <HAL_HCD_GetCurrentSpeed>
 800c854:	4603      	mov	r3, r0
 800c856:	2b02      	cmp	r3, #2
 800c858:	d00c      	beq.n	800c874 <USBH_LL_GetSpeed+0x38>
 800c85a:	2b02      	cmp	r3, #2
 800c85c:	d80d      	bhi.n	800c87a <USBH_LL_GetSpeed+0x3e>
 800c85e:	2b00      	cmp	r3, #0
 800c860:	d002      	beq.n	800c868 <USBH_LL_GetSpeed+0x2c>
 800c862:	2b01      	cmp	r3, #1
 800c864:	d003      	beq.n	800c86e <USBH_LL_GetSpeed+0x32>
 800c866:	e008      	b.n	800c87a <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 800c868:	2300      	movs	r3, #0
 800c86a:	73fb      	strb	r3, [r7, #15]
    break;
 800c86c:	e008      	b.n	800c880 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 800c86e:	2301      	movs	r3, #1
 800c870:	73fb      	strb	r3, [r7, #15]
    break;
 800c872:	e005      	b.n	800c880 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 800c874:	2302      	movs	r3, #2
 800c876:	73fb      	strb	r3, [r7, #15]
    break;
 800c878:	e002      	b.n	800c880 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 800c87a:	2301      	movs	r3, #1
 800c87c:	73fb      	strb	r3, [r7, #15]
    break;
 800c87e:	bf00      	nop
  }
  return  speed;
 800c880:	7bfb      	ldrb	r3, [r7, #15]
}
 800c882:	4618      	mov	r0, r3
 800c884:	3710      	adds	r7, #16
 800c886:	46bd      	mov	sp, r7
 800c888:	bd80      	pop	{r7, pc}

0800c88a <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800c88a:	b580      	push	{r7, lr}
 800c88c:	b084      	sub	sp, #16
 800c88e:	af00      	add	r7, sp, #0
 800c890:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c892:	2300      	movs	r3, #0
 800c894:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800c896:	2300      	movs	r3, #0
 800c898:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800c89a:	687b      	ldr	r3, [r7, #4]
 800c89c:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800c8a0:	4618      	mov	r0, r3
 800c8a2:	f7f6 f92a 	bl	8002afa <HAL_HCD_ResetPort>
 800c8a6:	4603      	mov	r3, r0
 800c8a8:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800c8aa:	7bfb      	ldrb	r3, [r7, #15]
 800c8ac:	4618      	mov	r0, r3
 800c8ae:	f000 f8ff 	bl	800cab0 <USBH_Get_USB_Status>
 800c8b2:	4603      	mov	r3, r0
 800c8b4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c8b6:	7bbb      	ldrb	r3, [r7, #14]
}
 800c8b8:	4618      	mov	r0, r3
 800c8ba:	3710      	adds	r7, #16
 800c8bc:	46bd      	mov	sp, r7
 800c8be:	bd80      	pop	{r7, pc}

0800c8c0 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800c8c0:	b580      	push	{r7, lr}
 800c8c2:	b082      	sub	sp, #8
 800c8c4:	af00      	add	r7, sp, #0
 800c8c6:	6078      	str	r0, [r7, #4]
 800c8c8:	460b      	mov	r3, r1
 800c8ca:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800c8cc:	687b      	ldr	r3, [r7, #4]
 800c8ce:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800c8d2:	78fa      	ldrb	r2, [r7, #3]
 800c8d4:	4611      	mov	r1, r2
 800c8d6:	4618      	mov	r0, r3
 800c8d8:	f7f6 f931 	bl	8002b3e <HAL_HCD_HC_GetXferCount>
 800c8dc:	4603      	mov	r3, r0
}
 800c8de:	4618      	mov	r0, r3
 800c8e0:	3708      	adds	r7, #8
 800c8e2:	46bd      	mov	sp, r7
 800c8e4:	bd80      	pop	{r7, pc}

0800c8e6 <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800c8e6:	b590      	push	{r4, r7, lr}
 800c8e8:	b089      	sub	sp, #36	; 0x24
 800c8ea:	af04      	add	r7, sp, #16
 800c8ec:	6078      	str	r0, [r7, #4]
 800c8ee:	4608      	mov	r0, r1
 800c8f0:	4611      	mov	r1, r2
 800c8f2:	461a      	mov	r2, r3
 800c8f4:	4603      	mov	r3, r0
 800c8f6:	70fb      	strb	r3, [r7, #3]
 800c8f8:	460b      	mov	r3, r1
 800c8fa:	70bb      	strb	r3, [r7, #2]
 800c8fc:	4613      	mov	r3, r2
 800c8fe:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c900:	2300      	movs	r3, #0
 800c902:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800c904:	2300      	movs	r3, #0
 800c906:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 800c908:	687b      	ldr	r3, [r7, #4]
 800c90a:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800c90e:	787c      	ldrb	r4, [r7, #1]
 800c910:	78ba      	ldrb	r2, [r7, #2]
 800c912:	78f9      	ldrb	r1, [r7, #3]
 800c914:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800c916:	9302      	str	r3, [sp, #8]
 800c918:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800c91c:	9301      	str	r3, [sp, #4]
 800c91e:	f897 3020 	ldrb.w	r3, [r7, #32]
 800c922:	9300      	str	r3, [sp, #0]
 800c924:	4623      	mov	r3, r4
 800c926:	f7f5 fd94 	bl	8002452 <HAL_HCD_HC_Init>
 800c92a:	4603      	mov	r3, r0
 800c92c:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800c92e:	7bfb      	ldrb	r3, [r7, #15]
 800c930:	4618      	mov	r0, r3
 800c932:	f000 f8bd 	bl	800cab0 <USBH_Get_USB_Status>
 800c936:	4603      	mov	r3, r0
 800c938:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c93a:	7bbb      	ldrb	r3, [r7, #14]
}
 800c93c:	4618      	mov	r0, r3
 800c93e:	3714      	adds	r7, #20
 800c940:	46bd      	mov	sp, r7
 800c942:	bd90      	pop	{r4, r7, pc}

0800c944 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800c944:	b580      	push	{r7, lr}
 800c946:	b084      	sub	sp, #16
 800c948:	af00      	add	r7, sp, #0
 800c94a:	6078      	str	r0, [r7, #4]
 800c94c:	460b      	mov	r3, r1
 800c94e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c950:	2300      	movs	r3, #0
 800c952:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800c954:	2300      	movs	r3, #0
 800c956:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 800c958:	687b      	ldr	r3, [r7, #4]
 800c95a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800c95e:	78fa      	ldrb	r2, [r7, #3]
 800c960:	4611      	mov	r1, r2
 800c962:	4618      	mov	r0, r3
 800c964:	f7f5 fe04 	bl	8002570 <HAL_HCD_HC_Halt>
 800c968:	4603      	mov	r3, r0
 800c96a:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800c96c:	7bfb      	ldrb	r3, [r7, #15]
 800c96e:	4618      	mov	r0, r3
 800c970:	f000 f89e 	bl	800cab0 <USBH_Get_USB_Status>
 800c974:	4603      	mov	r3, r0
 800c976:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c978:	7bbb      	ldrb	r3, [r7, #14]
}
 800c97a:	4618      	mov	r0, r3
 800c97c:	3710      	adds	r7, #16
 800c97e:	46bd      	mov	sp, r7
 800c980:	bd80      	pop	{r7, pc}

0800c982 <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800c982:	b590      	push	{r4, r7, lr}
 800c984:	b089      	sub	sp, #36	; 0x24
 800c986:	af04      	add	r7, sp, #16
 800c988:	6078      	str	r0, [r7, #4]
 800c98a:	4608      	mov	r0, r1
 800c98c:	4611      	mov	r1, r2
 800c98e:	461a      	mov	r2, r3
 800c990:	4603      	mov	r3, r0
 800c992:	70fb      	strb	r3, [r7, #3]
 800c994:	460b      	mov	r3, r1
 800c996:	70bb      	strb	r3, [r7, #2]
 800c998:	4613      	mov	r3, r2
 800c99a:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c99c:	2300      	movs	r3, #0
 800c99e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800c9a0:	2300      	movs	r3, #0
 800c9a2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800c9a4:	687b      	ldr	r3, [r7, #4]
 800c9a6:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800c9aa:	787c      	ldrb	r4, [r7, #1]
 800c9ac:	78ba      	ldrb	r2, [r7, #2]
 800c9ae:	78f9      	ldrb	r1, [r7, #3]
 800c9b0:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800c9b4:	9303      	str	r3, [sp, #12]
 800c9b6:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800c9b8:	9302      	str	r3, [sp, #8]
 800c9ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c9bc:	9301      	str	r3, [sp, #4]
 800c9be:	f897 3020 	ldrb.w	r3, [r7, #32]
 800c9c2:	9300      	str	r3, [sp, #0]
 800c9c4:	4623      	mov	r3, r4
 800c9c6:	f7f5 fdf7 	bl	80025b8 <HAL_HCD_HC_SubmitRequest>
 800c9ca:	4603      	mov	r3, r0
 800c9cc:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 800c9ce:	7bfb      	ldrb	r3, [r7, #15]
 800c9d0:	4618      	mov	r0, r3
 800c9d2:	f000 f86d 	bl	800cab0 <USBH_Get_USB_Status>
 800c9d6:	4603      	mov	r3, r0
 800c9d8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c9da:	7bbb      	ldrb	r3, [r7, #14]
}
 800c9dc:	4618      	mov	r0, r3
 800c9de:	3714      	adds	r7, #20
 800c9e0:	46bd      	mov	sp, r7
 800c9e2:	bd90      	pop	{r4, r7, pc}

0800c9e4 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800c9e4:	b580      	push	{r7, lr}
 800c9e6:	b082      	sub	sp, #8
 800c9e8:	af00      	add	r7, sp, #0
 800c9ea:	6078      	str	r0, [r7, #4]
 800c9ec:	460b      	mov	r3, r1
 800c9ee:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800c9f0:	687b      	ldr	r3, [r7, #4]
 800c9f2:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800c9f6:	78fa      	ldrb	r2, [r7, #3]
 800c9f8:	4611      	mov	r1, r2
 800c9fa:	4618      	mov	r0, r3
 800c9fc:	f7f6 f88b 	bl	8002b16 <HAL_HCD_HC_GetURBState>
 800ca00:	4603      	mov	r3, r0
}
 800ca02:	4618      	mov	r0, r3
 800ca04:	3708      	adds	r7, #8
 800ca06:	46bd      	mov	sp, r7
 800ca08:	bd80      	pop	{r7, pc}

0800ca0a <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800ca0a:	b580      	push	{r7, lr}
 800ca0c:	b082      	sub	sp, #8
 800ca0e:	af00      	add	r7, sp, #0
 800ca10:	6078      	str	r0, [r7, #4]
 800ca12:	460b      	mov	r3, r1
 800ca14:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 800ca16:	687b      	ldr	r3, [r7, #4]
 800ca18:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 800ca1c:	2b01      	cmp	r3, #1
 800ca1e:	d103      	bne.n	800ca28 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 800ca20:	78fb      	ldrb	r3, [r7, #3]
 800ca22:	4618      	mov	r0, r3
 800ca24:	f000 f870 	bl	800cb08 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 800ca28:	20c8      	movs	r0, #200	; 0xc8
 800ca2a:	f7f4 ff93 	bl	8001954 <HAL_Delay>
  return USBH_OK;
 800ca2e:	2300      	movs	r3, #0
}
 800ca30:	4618      	mov	r0, r3
 800ca32:	3708      	adds	r7, #8
 800ca34:	46bd      	mov	sp, r7
 800ca36:	bd80      	pop	{r7, pc}

0800ca38 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800ca38:	b480      	push	{r7}
 800ca3a:	b085      	sub	sp, #20
 800ca3c:	af00      	add	r7, sp, #0
 800ca3e:	6078      	str	r0, [r7, #4]
 800ca40:	460b      	mov	r3, r1
 800ca42:	70fb      	strb	r3, [r7, #3]
 800ca44:	4613      	mov	r3, r2
 800ca46:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800ca48:	687b      	ldr	r3, [r7, #4]
 800ca4a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800ca4e:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800ca50:	78fb      	ldrb	r3, [r7, #3]
 800ca52:	68fa      	ldr	r2, [r7, #12]
 800ca54:	212c      	movs	r1, #44	; 0x2c
 800ca56:	fb01 f303 	mul.w	r3, r1, r3
 800ca5a:	4413      	add	r3, r2
 800ca5c:	333b      	adds	r3, #59	; 0x3b
 800ca5e:	781b      	ldrb	r3, [r3, #0]
 800ca60:	2b00      	cmp	r3, #0
 800ca62:	d009      	beq.n	800ca78 <USBH_LL_SetToggle+0x40>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800ca64:	78fb      	ldrb	r3, [r7, #3]
 800ca66:	68fa      	ldr	r2, [r7, #12]
 800ca68:	212c      	movs	r1, #44	; 0x2c
 800ca6a:	fb01 f303 	mul.w	r3, r1, r3
 800ca6e:	4413      	add	r3, r2
 800ca70:	3354      	adds	r3, #84	; 0x54
 800ca72:	78ba      	ldrb	r2, [r7, #2]
 800ca74:	701a      	strb	r2, [r3, #0]
 800ca76:	e008      	b.n	800ca8a <USBH_LL_SetToggle+0x52>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800ca78:	78fb      	ldrb	r3, [r7, #3]
 800ca7a:	68fa      	ldr	r2, [r7, #12]
 800ca7c:	212c      	movs	r1, #44	; 0x2c
 800ca7e:	fb01 f303 	mul.w	r3, r1, r3
 800ca82:	4413      	add	r3, r2
 800ca84:	3355      	adds	r3, #85	; 0x55
 800ca86:	78ba      	ldrb	r2, [r7, #2]
 800ca88:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800ca8a:	2300      	movs	r3, #0
}
 800ca8c:	4618      	mov	r0, r3
 800ca8e:	3714      	adds	r7, #20
 800ca90:	46bd      	mov	sp, r7
 800ca92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca96:	4770      	bx	lr

0800ca98 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800ca98:	b580      	push	{r7, lr}
 800ca9a:	b082      	sub	sp, #8
 800ca9c:	af00      	add	r7, sp, #0
 800ca9e:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800caa0:	6878      	ldr	r0, [r7, #4]
 800caa2:	f7f4 ff57 	bl	8001954 <HAL_Delay>
}
 800caa6:	bf00      	nop
 800caa8:	3708      	adds	r7, #8
 800caaa:	46bd      	mov	sp, r7
 800caac:	bd80      	pop	{r7, pc}
	...

0800cab0 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800cab0:	b480      	push	{r7}
 800cab2:	b085      	sub	sp, #20
 800cab4:	af00      	add	r7, sp, #0
 800cab6:	4603      	mov	r3, r0
 800cab8:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800caba:	2300      	movs	r3, #0
 800cabc:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800cabe:	79fb      	ldrb	r3, [r7, #7]
 800cac0:	2b03      	cmp	r3, #3
 800cac2:	d817      	bhi.n	800caf4 <USBH_Get_USB_Status+0x44>
 800cac4:	a201      	add	r2, pc, #4	; (adr r2, 800cacc <USBH_Get_USB_Status+0x1c>)
 800cac6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800caca:	bf00      	nop
 800cacc:	0800cadd 	.word	0x0800cadd
 800cad0:	0800cae3 	.word	0x0800cae3
 800cad4:	0800cae9 	.word	0x0800cae9
 800cad8:	0800caef 	.word	0x0800caef
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800cadc:	2300      	movs	r3, #0
 800cade:	73fb      	strb	r3, [r7, #15]
    break;
 800cae0:	e00b      	b.n	800cafa <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800cae2:	2302      	movs	r3, #2
 800cae4:	73fb      	strb	r3, [r7, #15]
    break;
 800cae6:	e008      	b.n	800cafa <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800cae8:	2301      	movs	r3, #1
 800caea:	73fb      	strb	r3, [r7, #15]
    break;
 800caec:	e005      	b.n	800cafa <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800caee:	2302      	movs	r3, #2
 800caf0:	73fb      	strb	r3, [r7, #15]
    break;
 800caf2:	e002      	b.n	800cafa <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800caf4:	2302      	movs	r3, #2
 800caf6:	73fb      	strb	r3, [r7, #15]
    break;
 800caf8:	bf00      	nop
  }
  return usb_status;
 800cafa:	7bfb      	ldrb	r3, [r7, #15]
}
 800cafc:	4618      	mov	r0, r3
 800cafe:	3714      	adds	r7, #20
 800cb00:	46bd      	mov	sp, r7
 800cb02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb06:	4770      	bx	lr

0800cb08 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 800cb08:	b580      	push	{r7, lr}
 800cb0a:	b084      	sub	sp, #16
 800cb0c:	af00      	add	r7, sp, #0
 800cb0e:	4603      	mov	r3, r0
 800cb10:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 800cb12:	79fb      	ldrb	r3, [r7, #7]
 800cb14:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 800cb16:	79fb      	ldrb	r3, [r7, #7]
 800cb18:	2b00      	cmp	r3, #0
 800cb1a:	d102      	bne.n	800cb22 <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 800cb1c:	2300      	movs	r3, #0
 800cb1e:	73fb      	strb	r3, [r7, #15]
 800cb20:	e001      	b.n	800cb26 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 800cb22:	2301      	movs	r3, #1
 800cb24:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 800cb26:	7bfb      	ldrb	r3, [r7, #15]
 800cb28:	461a      	mov	r2, r3
 800cb2a:	2101      	movs	r1, #1
 800cb2c:	4803      	ldr	r0, [pc, #12]	; (800cb3c <MX_DriverVbusFS+0x34>)
 800cb2e:	f7f5 fc15 	bl	800235c <HAL_GPIO_WritePin>
}
 800cb32:	bf00      	nop
 800cb34:	3710      	adds	r7, #16
 800cb36:	46bd      	mov	sp, r7
 800cb38:	bd80      	pop	{r7, pc}
 800cb3a:	bf00      	nop
 800cb3c:	40020800 	.word	0x40020800

0800cb40 <__errno>:
 800cb40:	4b01      	ldr	r3, [pc, #4]	; (800cb48 <__errno+0x8>)
 800cb42:	6818      	ldr	r0, [r3, #0]
 800cb44:	4770      	bx	lr
 800cb46:	bf00      	nop
 800cb48:	20000060 	.word	0x20000060

0800cb4c <__libc_init_array>:
 800cb4c:	b570      	push	{r4, r5, r6, lr}
 800cb4e:	4d0d      	ldr	r5, [pc, #52]	; (800cb84 <__libc_init_array+0x38>)
 800cb50:	4c0d      	ldr	r4, [pc, #52]	; (800cb88 <__libc_init_array+0x3c>)
 800cb52:	1b64      	subs	r4, r4, r5
 800cb54:	10a4      	asrs	r4, r4, #2
 800cb56:	2600      	movs	r6, #0
 800cb58:	42a6      	cmp	r6, r4
 800cb5a:	d109      	bne.n	800cb70 <__libc_init_array+0x24>
 800cb5c:	4d0b      	ldr	r5, [pc, #44]	; (800cb8c <__libc_init_array+0x40>)
 800cb5e:	4c0c      	ldr	r4, [pc, #48]	; (800cb90 <__libc_init_array+0x44>)
 800cb60:	f000 f9a6 	bl	800ceb0 <_init>
 800cb64:	1b64      	subs	r4, r4, r5
 800cb66:	10a4      	asrs	r4, r4, #2
 800cb68:	2600      	movs	r6, #0
 800cb6a:	42a6      	cmp	r6, r4
 800cb6c:	d105      	bne.n	800cb7a <__libc_init_array+0x2e>
 800cb6e:	bd70      	pop	{r4, r5, r6, pc}
 800cb70:	f855 3b04 	ldr.w	r3, [r5], #4
 800cb74:	4798      	blx	r3
 800cb76:	3601      	adds	r6, #1
 800cb78:	e7ee      	b.n	800cb58 <__libc_init_array+0xc>
 800cb7a:	f855 3b04 	ldr.w	r3, [r5], #4
 800cb7e:	4798      	blx	r3
 800cb80:	3601      	adds	r6, #1
 800cb82:	e7f2      	b.n	800cb6a <__libc_init_array+0x1e>
 800cb84:	0800d05c 	.word	0x0800d05c
 800cb88:	0800d05c 	.word	0x0800d05c
 800cb8c:	0800d05c 	.word	0x0800d05c
 800cb90:	0800d060 	.word	0x0800d060

0800cb94 <__retarget_lock_acquire_recursive>:
 800cb94:	4770      	bx	lr

0800cb96 <__retarget_lock_release_recursive>:
 800cb96:	4770      	bx	lr

0800cb98 <malloc>:
 800cb98:	4b02      	ldr	r3, [pc, #8]	; (800cba4 <malloc+0xc>)
 800cb9a:	4601      	mov	r1, r0
 800cb9c:	6818      	ldr	r0, [r3, #0]
 800cb9e:	f000 b88d 	b.w	800ccbc <_malloc_r>
 800cba2:	bf00      	nop
 800cba4:	20000060 	.word	0x20000060

0800cba8 <free>:
 800cba8:	4b02      	ldr	r3, [pc, #8]	; (800cbb4 <free+0xc>)
 800cbaa:	4601      	mov	r1, r0
 800cbac:	6818      	ldr	r0, [r3, #0]
 800cbae:	f000 b819 	b.w	800cbe4 <_free_r>
 800cbb2:	bf00      	nop
 800cbb4:	20000060 	.word	0x20000060

0800cbb8 <memcpy>:
 800cbb8:	440a      	add	r2, r1
 800cbba:	4291      	cmp	r1, r2
 800cbbc:	f100 33ff 	add.w	r3, r0, #4294967295
 800cbc0:	d100      	bne.n	800cbc4 <memcpy+0xc>
 800cbc2:	4770      	bx	lr
 800cbc4:	b510      	push	{r4, lr}
 800cbc6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800cbca:	f803 4f01 	strb.w	r4, [r3, #1]!
 800cbce:	4291      	cmp	r1, r2
 800cbd0:	d1f9      	bne.n	800cbc6 <memcpy+0xe>
 800cbd2:	bd10      	pop	{r4, pc}

0800cbd4 <memset>:
 800cbd4:	4402      	add	r2, r0
 800cbd6:	4603      	mov	r3, r0
 800cbd8:	4293      	cmp	r3, r2
 800cbda:	d100      	bne.n	800cbde <memset+0xa>
 800cbdc:	4770      	bx	lr
 800cbde:	f803 1b01 	strb.w	r1, [r3], #1
 800cbe2:	e7f9      	b.n	800cbd8 <memset+0x4>

0800cbe4 <_free_r>:
 800cbe4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800cbe6:	2900      	cmp	r1, #0
 800cbe8:	d044      	beq.n	800cc74 <_free_r+0x90>
 800cbea:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cbee:	9001      	str	r0, [sp, #4]
 800cbf0:	2b00      	cmp	r3, #0
 800cbf2:	f1a1 0404 	sub.w	r4, r1, #4
 800cbf6:	bfb8      	it	lt
 800cbf8:	18e4      	addlt	r4, r4, r3
 800cbfa:	f000 f94d 	bl	800ce98 <__malloc_lock>
 800cbfe:	4a1e      	ldr	r2, [pc, #120]	; (800cc78 <_free_r+0x94>)
 800cc00:	9801      	ldr	r0, [sp, #4]
 800cc02:	6813      	ldr	r3, [r2, #0]
 800cc04:	b933      	cbnz	r3, 800cc14 <_free_r+0x30>
 800cc06:	6063      	str	r3, [r4, #4]
 800cc08:	6014      	str	r4, [r2, #0]
 800cc0a:	b003      	add	sp, #12
 800cc0c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800cc10:	f000 b948 	b.w	800cea4 <__malloc_unlock>
 800cc14:	42a3      	cmp	r3, r4
 800cc16:	d908      	bls.n	800cc2a <_free_r+0x46>
 800cc18:	6825      	ldr	r5, [r4, #0]
 800cc1a:	1961      	adds	r1, r4, r5
 800cc1c:	428b      	cmp	r3, r1
 800cc1e:	bf01      	itttt	eq
 800cc20:	6819      	ldreq	r1, [r3, #0]
 800cc22:	685b      	ldreq	r3, [r3, #4]
 800cc24:	1949      	addeq	r1, r1, r5
 800cc26:	6021      	streq	r1, [r4, #0]
 800cc28:	e7ed      	b.n	800cc06 <_free_r+0x22>
 800cc2a:	461a      	mov	r2, r3
 800cc2c:	685b      	ldr	r3, [r3, #4]
 800cc2e:	b10b      	cbz	r3, 800cc34 <_free_r+0x50>
 800cc30:	42a3      	cmp	r3, r4
 800cc32:	d9fa      	bls.n	800cc2a <_free_r+0x46>
 800cc34:	6811      	ldr	r1, [r2, #0]
 800cc36:	1855      	adds	r5, r2, r1
 800cc38:	42a5      	cmp	r5, r4
 800cc3a:	d10b      	bne.n	800cc54 <_free_r+0x70>
 800cc3c:	6824      	ldr	r4, [r4, #0]
 800cc3e:	4421      	add	r1, r4
 800cc40:	1854      	adds	r4, r2, r1
 800cc42:	42a3      	cmp	r3, r4
 800cc44:	6011      	str	r1, [r2, #0]
 800cc46:	d1e0      	bne.n	800cc0a <_free_r+0x26>
 800cc48:	681c      	ldr	r4, [r3, #0]
 800cc4a:	685b      	ldr	r3, [r3, #4]
 800cc4c:	6053      	str	r3, [r2, #4]
 800cc4e:	4421      	add	r1, r4
 800cc50:	6011      	str	r1, [r2, #0]
 800cc52:	e7da      	b.n	800cc0a <_free_r+0x26>
 800cc54:	d902      	bls.n	800cc5c <_free_r+0x78>
 800cc56:	230c      	movs	r3, #12
 800cc58:	6003      	str	r3, [r0, #0]
 800cc5a:	e7d6      	b.n	800cc0a <_free_r+0x26>
 800cc5c:	6825      	ldr	r5, [r4, #0]
 800cc5e:	1961      	adds	r1, r4, r5
 800cc60:	428b      	cmp	r3, r1
 800cc62:	bf04      	itt	eq
 800cc64:	6819      	ldreq	r1, [r3, #0]
 800cc66:	685b      	ldreq	r3, [r3, #4]
 800cc68:	6063      	str	r3, [r4, #4]
 800cc6a:	bf04      	itt	eq
 800cc6c:	1949      	addeq	r1, r1, r5
 800cc6e:	6021      	streq	r1, [r4, #0]
 800cc70:	6054      	str	r4, [r2, #4]
 800cc72:	e7ca      	b.n	800cc0a <_free_r+0x26>
 800cc74:	b003      	add	sp, #12
 800cc76:	bd30      	pop	{r4, r5, pc}
 800cc78:	20004e9c 	.word	0x20004e9c

0800cc7c <sbrk_aligned>:
 800cc7c:	b570      	push	{r4, r5, r6, lr}
 800cc7e:	4e0e      	ldr	r6, [pc, #56]	; (800ccb8 <sbrk_aligned+0x3c>)
 800cc80:	460c      	mov	r4, r1
 800cc82:	6831      	ldr	r1, [r6, #0]
 800cc84:	4605      	mov	r5, r0
 800cc86:	b911      	cbnz	r1, 800cc8e <sbrk_aligned+0x12>
 800cc88:	f000 f8f6 	bl	800ce78 <_sbrk_r>
 800cc8c:	6030      	str	r0, [r6, #0]
 800cc8e:	4621      	mov	r1, r4
 800cc90:	4628      	mov	r0, r5
 800cc92:	f000 f8f1 	bl	800ce78 <_sbrk_r>
 800cc96:	1c43      	adds	r3, r0, #1
 800cc98:	d00a      	beq.n	800ccb0 <sbrk_aligned+0x34>
 800cc9a:	1cc4      	adds	r4, r0, #3
 800cc9c:	f024 0403 	bic.w	r4, r4, #3
 800cca0:	42a0      	cmp	r0, r4
 800cca2:	d007      	beq.n	800ccb4 <sbrk_aligned+0x38>
 800cca4:	1a21      	subs	r1, r4, r0
 800cca6:	4628      	mov	r0, r5
 800cca8:	f000 f8e6 	bl	800ce78 <_sbrk_r>
 800ccac:	3001      	adds	r0, #1
 800ccae:	d101      	bne.n	800ccb4 <sbrk_aligned+0x38>
 800ccb0:	f04f 34ff 	mov.w	r4, #4294967295
 800ccb4:	4620      	mov	r0, r4
 800ccb6:	bd70      	pop	{r4, r5, r6, pc}
 800ccb8:	20004ea0 	.word	0x20004ea0

0800ccbc <_malloc_r>:
 800ccbc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ccc0:	1ccd      	adds	r5, r1, #3
 800ccc2:	f025 0503 	bic.w	r5, r5, #3
 800ccc6:	3508      	adds	r5, #8
 800ccc8:	2d0c      	cmp	r5, #12
 800ccca:	bf38      	it	cc
 800cccc:	250c      	movcc	r5, #12
 800ccce:	2d00      	cmp	r5, #0
 800ccd0:	4607      	mov	r7, r0
 800ccd2:	db01      	blt.n	800ccd8 <_malloc_r+0x1c>
 800ccd4:	42a9      	cmp	r1, r5
 800ccd6:	d905      	bls.n	800cce4 <_malloc_r+0x28>
 800ccd8:	230c      	movs	r3, #12
 800ccda:	603b      	str	r3, [r7, #0]
 800ccdc:	2600      	movs	r6, #0
 800ccde:	4630      	mov	r0, r6
 800cce0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cce4:	4e2e      	ldr	r6, [pc, #184]	; (800cda0 <_malloc_r+0xe4>)
 800cce6:	f000 f8d7 	bl	800ce98 <__malloc_lock>
 800ccea:	6833      	ldr	r3, [r6, #0]
 800ccec:	461c      	mov	r4, r3
 800ccee:	bb34      	cbnz	r4, 800cd3e <_malloc_r+0x82>
 800ccf0:	4629      	mov	r1, r5
 800ccf2:	4638      	mov	r0, r7
 800ccf4:	f7ff ffc2 	bl	800cc7c <sbrk_aligned>
 800ccf8:	1c43      	adds	r3, r0, #1
 800ccfa:	4604      	mov	r4, r0
 800ccfc:	d14d      	bne.n	800cd9a <_malloc_r+0xde>
 800ccfe:	6834      	ldr	r4, [r6, #0]
 800cd00:	4626      	mov	r6, r4
 800cd02:	2e00      	cmp	r6, #0
 800cd04:	d140      	bne.n	800cd88 <_malloc_r+0xcc>
 800cd06:	6823      	ldr	r3, [r4, #0]
 800cd08:	4631      	mov	r1, r6
 800cd0a:	4638      	mov	r0, r7
 800cd0c:	eb04 0803 	add.w	r8, r4, r3
 800cd10:	f000 f8b2 	bl	800ce78 <_sbrk_r>
 800cd14:	4580      	cmp	r8, r0
 800cd16:	d13a      	bne.n	800cd8e <_malloc_r+0xd2>
 800cd18:	6821      	ldr	r1, [r4, #0]
 800cd1a:	3503      	adds	r5, #3
 800cd1c:	1a6d      	subs	r5, r5, r1
 800cd1e:	f025 0503 	bic.w	r5, r5, #3
 800cd22:	3508      	adds	r5, #8
 800cd24:	2d0c      	cmp	r5, #12
 800cd26:	bf38      	it	cc
 800cd28:	250c      	movcc	r5, #12
 800cd2a:	4629      	mov	r1, r5
 800cd2c:	4638      	mov	r0, r7
 800cd2e:	f7ff ffa5 	bl	800cc7c <sbrk_aligned>
 800cd32:	3001      	adds	r0, #1
 800cd34:	d02b      	beq.n	800cd8e <_malloc_r+0xd2>
 800cd36:	6823      	ldr	r3, [r4, #0]
 800cd38:	442b      	add	r3, r5
 800cd3a:	6023      	str	r3, [r4, #0]
 800cd3c:	e00e      	b.n	800cd5c <_malloc_r+0xa0>
 800cd3e:	6822      	ldr	r2, [r4, #0]
 800cd40:	1b52      	subs	r2, r2, r5
 800cd42:	d41e      	bmi.n	800cd82 <_malloc_r+0xc6>
 800cd44:	2a0b      	cmp	r2, #11
 800cd46:	d916      	bls.n	800cd76 <_malloc_r+0xba>
 800cd48:	1961      	adds	r1, r4, r5
 800cd4a:	42a3      	cmp	r3, r4
 800cd4c:	6025      	str	r5, [r4, #0]
 800cd4e:	bf18      	it	ne
 800cd50:	6059      	strne	r1, [r3, #4]
 800cd52:	6863      	ldr	r3, [r4, #4]
 800cd54:	bf08      	it	eq
 800cd56:	6031      	streq	r1, [r6, #0]
 800cd58:	5162      	str	r2, [r4, r5]
 800cd5a:	604b      	str	r3, [r1, #4]
 800cd5c:	4638      	mov	r0, r7
 800cd5e:	f104 060b 	add.w	r6, r4, #11
 800cd62:	f000 f89f 	bl	800cea4 <__malloc_unlock>
 800cd66:	f026 0607 	bic.w	r6, r6, #7
 800cd6a:	1d23      	adds	r3, r4, #4
 800cd6c:	1af2      	subs	r2, r6, r3
 800cd6e:	d0b6      	beq.n	800ccde <_malloc_r+0x22>
 800cd70:	1b9b      	subs	r3, r3, r6
 800cd72:	50a3      	str	r3, [r4, r2]
 800cd74:	e7b3      	b.n	800ccde <_malloc_r+0x22>
 800cd76:	6862      	ldr	r2, [r4, #4]
 800cd78:	42a3      	cmp	r3, r4
 800cd7a:	bf0c      	ite	eq
 800cd7c:	6032      	streq	r2, [r6, #0]
 800cd7e:	605a      	strne	r2, [r3, #4]
 800cd80:	e7ec      	b.n	800cd5c <_malloc_r+0xa0>
 800cd82:	4623      	mov	r3, r4
 800cd84:	6864      	ldr	r4, [r4, #4]
 800cd86:	e7b2      	b.n	800ccee <_malloc_r+0x32>
 800cd88:	4634      	mov	r4, r6
 800cd8a:	6876      	ldr	r6, [r6, #4]
 800cd8c:	e7b9      	b.n	800cd02 <_malloc_r+0x46>
 800cd8e:	230c      	movs	r3, #12
 800cd90:	603b      	str	r3, [r7, #0]
 800cd92:	4638      	mov	r0, r7
 800cd94:	f000 f886 	bl	800cea4 <__malloc_unlock>
 800cd98:	e7a1      	b.n	800ccde <_malloc_r+0x22>
 800cd9a:	6025      	str	r5, [r4, #0]
 800cd9c:	e7de      	b.n	800cd5c <_malloc_r+0xa0>
 800cd9e:	bf00      	nop
 800cda0:	20004e9c 	.word	0x20004e9c

0800cda4 <cleanup_glue>:
 800cda4:	b538      	push	{r3, r4, r5, lr}
 800cda6:	460c      	mov	r4, r1
 800cda8:	6809      	ldr	r1, [r1, #0]
 800cdaa:	4605      	mov	r5, r0
 800cdac:	b109      	cbz	r1, 800cdb2 <cleanup_glue+0xe>
 800cdae:	f7ff fff9 	bl	800cda4 <cleanup_glue>
 800cdb2:	4621      	mov	r1, r4
 800cdb4:	4628      	mov	r0, r5
 800cdb6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cdba:	f7ff bf13 	b.w	800cbe4 <_free_r>
	...

0800cdc0 <_reclaim_reent>:
 800cdc0:	4b2c      	ldr	r3, [pc, #176]	; (800ce74 <_reclaim_reent+0xb4>)
 800cdc2:	681b      	ldr	r3, [r3, #0]
 800cdc4:	4283      	cmp	r3, r0
 800cdc6:	b570      	push	{r4, r5, r6, lr}
 800cdc8:	4604      	mov	r4, r0
 800cdca:	d051      	beq.n	800ce70 <_reclaim_reent+0xb0>
 800cdcc:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800cdce:	b143      	cbz	r3, 800cde2 <_reclaim_reent+0x22>
 800cdd0:	68db      	ldr	r3, [r3, #12]
 800cdd2:	2b00      	cmp	r3, #0
 800cdd4:	d14a      	bne.n	800ce6c <_reclaim_reent+0xac>
 800cdd6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800cdd8:	6819      	ldr	r1, [r3, #0]
 800cdda:	b111      	cbz	r1, 800cde2 <_reclaim_reent+0x22>
 800cddc:	4620      	mov	r0, r4
 800cdde:	f7ff ff01 	bl	800cbe4 <_free_r>
 800cde2:	6961      	ldr	r1, [r4, #20]
 800cde4:	b111      	cbz	r1, 800cdec <_reclaim_reent+0x2c>
 800cde6:	4620      	mov	r0, r4
 800cde8:	f7ff fefc 	bl	800cbe4 <_free_r>
 800cdec:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800cdee:	b111      	cbz	r1, 800cdf6 <_reclaim_reent+0x36>
 800cdf0:	4620      	mov	r0, r4
 800cdf2:	f7ff fef7 	bl	800cbe4 <_free_r>
 800cdf6:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800cdf8:	b111      	cbz	r1, 800ce00 <_reclaim_reent+0x40>
 800cdfa:	4620      	mov	r0, r4
 800cdfc:	f7ff fef2 	bl	800cbe4 <_free_r>
 800ce00:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800ce02:	b111      	cbz	r1, 800ce0a <_reclaim_reent+0x4a>
 800ce04:	4620      	mov	r0, r4
 800ce06:	f7ff feed 	bl	800cbe4 <_free_r>
 800ce0a:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800ce0c:	b111      	cbz	r1, 800ce14 <_reclaim_reent+0x54>
 800ce0e:	4620      	mov	r0, r4
 800ce10:	f7ff fee8 	bl	800cbe4 <_free_r>
 800ce14:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800ce16:	b111      	cbz	r1, 800ce1e <_reclaim_reent+0x5e>
 800ce18:	4620      	mov	r0, r4
 800ce1a:	f7ff fee3 	bl	800cbe4 <_free_r>
 800ce1e:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800ce20:	b111      	cbz	r1, 800ce28 <_reclaim_reent+0x68>
 800ce22:	4620      	mov	r0, r4
 800ce24:	f7ff fede 	bl	800cbe4 <_free_r>
 800ce28:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ce2a:	b111      	cbz	r1, 800ce32 <_reclaim_reent+0x72>
 800ce2c:	4620      	mov	r0, r4
 800ce2e:	f7ff fed9 	bl	800cbe4 <_free_r>
 800ce32:	69a3      	ldr	r3, [r4, #24]
 800ce34:	b1e3      	cbz	r3, 800ce70 <_reclaim_reent+0xb0>
 800ce36:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800ce38:	4620      	mov	r0, r4
 800ce3a:	4798      	blx	r3
 800ce3c:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800ce3e:	b1b9      	cbz	r1, 800ce70 <_reclaim_reent+0xb0>
 800ce40:	4620      	mov	r0, r4
 800ce42:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800ce46:	f7ff bfad 	b.w	800cda4 <cleanup_glue>
 800ce4a:	5949      	ldr	r1, [r1, r5]
 800ce4c:	b941      	cbnz	r1, 800ce60 <_reclaim_reent+0xa0>
 800ce4e:	3504      	adds	r5, #4
 800ce50:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ce52:	2d80      	cmp	r5, #128	; 0x80
 800ce54:	68d9      	ldr	r1, [r3, #12]
 800ce56:	d1f8      	bne.n	800ce4a <_reclaim_reent+0x8a>
 800ce58:	4620      	mov	r0, r4
 800ce5a:	f7ff fec3 	bl	800cbe4 <_free_r>
 800ce5e:	e7ba      	b.n	800cdd6 <_reclaim_reent+0x16>
 800ce60:	680e      	ldr	r6, [r1, #0]
 800ce62:	4620      	mov	r0, r4
 800ce64:	f7ff febe 	bl	800cbe4 <_free_r>
 800ce68:	4631      	mov	r1, r6
 800ce6a:	e7ef      	b.n	800ce4c <_reclaim_reent+0x8c>
 800ce6c:	2500      	movs	r5, #0
 800ce6e:	e7ef      	b.n	800ce50 <_reclaim_reent+0x90>
 800ce70:	bd70      	pop	{r4, r5, r6, pc}
 800ce72:	bf00      	nop
 800ce74:	20000060 	.word	0x20000060

0800ce78 <_sbrk_r>:
 800ce78:	b538      	push	{r3, r4, r5, lr}
 800ce7a:	4d06      	ldr	r5, [pc, #24]	; (800ce94 <_sbrk_r+0x1c>)
 800ce7c:	2300      	movs	r3, #0
 800ce7e:	4604      	mov	r4, r0
 800ce80:	4608      	mov	r0, r1
 800ce82:	602b      	str	r3, [r5, #0]
 800ce84:	f7f4 fcb2 	bl	80017ec <_sbrk>
 800ce88:	1c43      	adds	r3, r0, #1
 800ce8a:	d102      	bne.n	800ce92 <_sbrk_r+0x1a>
 800ce8c:	682b      	ldr	r3, [r5, #0]
 800ce8e:	b103      	cbz	r3, 800ce92 <_sbrk_r+0x1a>
 800ce90:	6023      	str	r3, [r4, #0]
 800ce92:	bd38      	pop	{r3, r4, r5, pc}
 800ce94:	20004ea4 	.word	0x20004ea4

0800ce98 <__malloc_lock>:
 800ce98:	4801      	ldr	r0, [pc, #4]	; (800cea0 <__malloc_lock+0x8>)
 800ce9a:	f7ff be7b 	b.w	800cb94 <__retarget_lock_acquire_recursive>
 800ce9e:	bf00      	nop
 800cea0:	20004e98 	.word	0x20004e98

0800cea4 <__malloc_unlock>:
 800cea4:	4801      	ldr	r0, [pc, #4]	; (800ceac <__malloc_unlock+0x8>)
 800cea6:	f7ff be76 	b.w	800cb96 <__retarget_lock_release_recursive>
 800ceaa:	bf00      	nop
 800ceac:	20004e98 	.word	0x20004e98

0800ceb0 <_init>:
 800ceb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ceb2:	bf00      	nop
 800ceb4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ceb6:	bc08      	pop	{r3}
 800ceb8:	469e      	mov	lr, r3
 800ceba:	4770      	bx	lr

0800cebc <_fini>:
 800cebc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cebe:	bf00      	nop
 800cec0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cec2:	bc08      	pop	{r3}
 800cec4:	469e      	mov	lr, r3
 800cec6:	4770      	bx	lr
