# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../TP_3_q1.srcs/sources_1/new/par4.vhd" \

# Do not sort compile order
nosort
