// Seed: 1068823965
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1 = id_3;
endmodule
module module_1 (
    input tri0 id_0,
    input wor id_1,
    output tri1 id_2,
    input tri id_3,
    output wor id_4,
    input wor id_5,
    output uwire id_6,
    output wire id_7,
    input uwire id_8,
    input supply1 id_9,
    input uwire id_10,
    input wor id_11
);
  logic id_13;
  ;
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13,
      id_13
  );
endmodule
