INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.sim/sim_1/synth/func/testbench_sistema_entero_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FD8C3
INFO: [VRFC 10-307] analyzing entity FD8C3_0
INFO: [VRFC 10-307] analyzing entity FD8C3_1
INFO: [VRFC 10-307] analyzing entity FD8C3_2
INFO: [VRFC 10-307] analyzing entity FD8C3_3
INFO: [VRFC 10-307] analyzing entity FD8C3_4
INFO: [VRFC 10-307] analyzing entity FD8C3_5
INFO: [VRFC 10-307] analyzing entity bbfifo_16x8
INFO: [VRFC 10-307] analyzing entity biestable_D_1_bit
INFO: [VRFC 10-307] analyzing entity biestable_D_1_bit_10
INFO: [VRFC 10-307] analyzing entity biestable_D_1_bit_11
INFO: [VRFC 10-307] analyzing entity biestable_D_1_bit_7
INFO: [VRFC 10-307] analyzing entity biestable_D_1_bit_8
INFO: [VRFC 10-307] analyzing entity biestable_D_1_bit_9
INFO: [VRFC 10-307] analyzing entity biestable_D_8_bits
INFO: [VRFC 10-307] analyzing entity biestable_D_8_bits_12
INFO: [VRFC 10-307] analyzing entity contador_8_bits
INFO: [VRFC 10-307] analyzing entity detector_flancos
INFO: [VRFC 10-307] analyzing entity detector_flancos_6
INFO: [VRFC 10-307] analyzing entity generador_baudios
INFO: [VRFC 10-307] analyzing entity kcpsm3
INFO: [VRFC 10-307] analyzing entity kcuart_tx
INFO: [VRFC 10-307] analyzing entity medio_periodo
INFO: [VRFC 10-307] analyzing entity mux_16_entradas
INFO: [VRFC 10-307] analyzing entity mux_2_entradas
INFO: [VRFC 10-307] analyzing entity picocode_s7
INFO: [VRFC 10-307] analyzing entity registro_srl
INFO: [VRFC 10-307] analyzing entity sin_lut
INFO: [VRFC 10-307] analyzing entity unidad_control
INFO: [VRFC 10-307] analyzing entity picoblaze3_empotrado_s7
INFO: [VRFC 10-307] analyzing entity selec_16_entradas_con_reg_y_bypass
INFO: [VRFC 10-307] analyzing entity selec_16_salidas_con_reg_y_mem_esc_lect
INFO: [VRFC 10-307] analyzing entity uart_tx
INFO: [VRFC 10-307] analyzing entity unidad_operativa
INFO: [VRFC 10-307] analyzing entity transmisor_spi
INFO: [VRFC 10-307] analyzing entity sistema_entero
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sim_1/imports/new/testbench_sistema_entero.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity testbench_sistema_entero
