-- ==============================================================
-- Generated by Vitis HLS v2023.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity srcnn_compute_tile_Pipeline_Conv1_ky is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    add_ln175 : IN STD_LOGIC_VECTOR (10 downto 0);
    trunc_ln118861 : IN STD_LOGIC_VECTOR (7 downto 0);
    select_ln175 : IN STD_LOGIC_VECTOR (5 downto 0);
    p_cast18_i_i : IN STD_LOGIC_VECTOR (7 downto 0);
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_ce0 : OUT STD_LOGIC;
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_cast19_i_i : IN STD_LOGIC_VECTOR (7 downto 0);
    p_cast20_i_i : IN STD_LOGIC_VECTOR (7 downto 0);
    p_cast21_i_i : IN STD_LOGIC_VECTOR (7 downto 0);
    p_cast22_i_i : IN STD_LOGIC_VECTOR (7 downto 0);
    p_cast23_i_i : IN STD_LOGIC_VECTOR (7 downto 0);
    p_cast24_i_i : IN STD_LOGIC_VECTOR (7 downto 0);
    p_cast25_i_i : IN STD_LOGIC_VECTOR (7 downto 0);
    p_cast26_i_i : IN STD_LOGIC_VECTOR (7 downto 0);
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1_ce0 : OUT STD_LOGIC;
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2_ce0 : OUT STD_LOGIC;
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_smodpost_i_i : IN STD_LOGIC_VECTOR (1 downto 0);
    add51_8252_i_i_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    add51_8252_i_i_out_ap_vld : OUT STD_LOGIC;
    add51_7251_i_i_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    add51_7251_i_i_out_ap_vld : OUT STD_LOGIC;
    add51_6250_i_i_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    add51_6250_i_i_out_ap_vld : OUT STD_LOGIC;
    add51_5249_i_i_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    add51_5249_i_i_out_ap_vld : OUT STD_LOGIC;
    add51_4248_i_i_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    add51_4248_i_i_out_ap_vld : OUT STD_LOGIC;
    add51_3247_i_i_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    add51_3247_i_i_out_ap_vld : OUT STD_LOGIC;
    add51_2246_i_i_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    add51_2246_i_i_out_ap_vld : OUT STD_LOGIC;
    add51_1245_i_i_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    add51_1245_i_i_out_ap_vld : OUT STD_LOGIC;
    add51244_i_i_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    add51244_i_i_out_ap_vld : OUT STD_LOGIC;
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_42_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_42_ce0 : OUT STD_LOGIC;
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_42_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_41_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_41_ce0 : OUT STD_LOGIC;
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_41_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_40_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_40_ce0 : OUT STD_LOGIC;
    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_40_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_7737_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_7737_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_7737_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_7737_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_7737_p_ce : OUT STD_LOGIC;
    grp_fu_10161_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_10161_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_10161_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_10161_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_10161_p_ce : OUT STD_LOGIC;
    grp_fu_10165_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_10165_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_10165_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_10165_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_10165_p_ce : OUT STD_LOGIC;
    grp_fu_10169_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_10169_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_10169_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_10169_p_ce : OUT STD_LOGIC;
    grp_fu_10173_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_10173_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_10173_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_10173_p_ce : OUT STD_LOGIC;
    grp_fu_10177_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_10177_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_10177_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_10177_p_ce : OUT STD_LOGIC );
end;


architecture behav of srcnn_compute_tile_Pipeline_Conv1_ky is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv11_2 : STD_LOGIC_VECTOR (10 downto 0) := "00000000010";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (2 downto 0) := "001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_state3_pp0_stage2_iter0 : BOOLEAN;
    signal ap_block_state6_pp0_stage2_iter1 : BOOLEAN;
    signal ap_block_state9_pp0_stage2_iter2 : BOOLEAN;
    signal ap_block_state12_pp0_stage2_iter3 : BOOLEAN;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal icmp_ln168_reg_1261 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage2 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal p_smodpost_i_i_read_reg_1194 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_cast26_i_i_cast_fu_676_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_cast26_i_i_cast_reg_1206 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_cast25_i_i_cast_fu_680_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_cast25_i_i_cast_reg_1211 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_cast24_i_i_cast_fu_684_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_cast24_i_i_cast_reg_1216 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_cast23_i_i_cast_fu_688_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_cast23_i_i_cast_reg_1221 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_cast22_i_i_cast_fu_692_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_cast22_i_i_cast_reg_1226 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_cast21_i_i_cast_fu_696_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_cast21_i_i_cast_reg_1231 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_cast20_i_i_cast_fu_700_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_cast20_i_i_cast_reg_1236 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_cast19_i_i_cast_fu_704_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_cast19_i_i_cast_reg_1241 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_cast18_i_i_cast_fu_708_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_cast18_i_i_cast_reg_1246 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln175_cast_cast_fu_716_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln175_cast_cast_reg_1251 : STD_LOGIC_VECTOR (8 downto 0);
    signal ky_2_reg_1256 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln168_fu_773_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln168_reg_1261_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln168_reg_1261_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln175_fu_801_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln175_reg_1265 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_state2_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state5_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_state8_pp0_stage1_iter2 : BOOLEAN;
    signal ap_block_state11_pp0_stage1_iter3 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal add_ln175_5_fu_878_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln175_5_reg_1301 : STD_LOGIC_VECTOR (12 downto 0);
    signal srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_239_reg_1356 : STD_LOGIC_VECTOR (31 downto 0);
    signal srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_243_reg_1361 : STD_LOGIC_VECTOR (31 downto 0);
    signal srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_247_reg_1366 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal grp_fu_643_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_i_i_reg_1431 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_654_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1_i_i_reg_1436 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_665_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_2_i_i_reg_1441 : STD_LOGIC_VECTOR (31 downto 0);
    signal srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_251_reg_1446 : STD_LOGIC_VECTOR (31 downto 0);
    signal srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_255_reg_1451 : STD_LOGIC_VECTOR (31 downto 0);
    signal srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_259_reg_1456 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_3_i_i_reg_1506 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_4_i_i_reg_1511 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_5_i_i_reg_1516 : STD_LOGIC_VECTOR (31 downto 0);
    signal srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_263_reg_1521 : STD_LOGIC_VECTOR (31 downto 0);
    signal srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_267_reg_1526 : STD_LOGIC_VECTOR (31 downto 0);
    signal srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_271_reg_1531 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_6_i_i_reg_1536 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_7_i_i_reg_1541 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_8_i_i_reg_1546 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_i_reg_1551 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_1_i_i_reg_1556 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_2_i_i_reg_1561 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_3_i_i_reg_1581 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_4_i_i_reg_1586 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_5_i_i_reg_1591 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_6_i_i_reg_1611 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_7_i_i_reg_1616 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_8_i_i_reg_1621 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal zext_ln175_1_fu_807_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln175_2_fu_824_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal zext_ln175_6_fu_889_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln175_7_fu_901_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln175_8_fu_913_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln175_3_fu_925_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal zext_ln175_9_fu_936_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln175_10_fu_947_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln175_11_fu_958_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln175_12_fu_969_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln175_13_fu_980_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln175_14_fu_991_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add51244_i_i_fu_120 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_add51244_i_i_load : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal add51_1245_i_i_fu_124 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_add51_1245_i_i_load : STD_LOGIC_VECTOR (31 downto 0);
    signal add51_2246_i_i_fu_128 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_add51_2246_i_i_load : STD_LOGIC_VECTOR (31 downto 0);
    signal add51_3247_i_i_fu_132 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_add51_3247_i_i_load : STD_LOGIC_VECTOR (31 downto 0);
    signal add51_4248_i_i_fu_136 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_add51_4248_i_i_load : STD_LOGIC_VECTOR (31 downto 0);
    signal add51_5249_i_i_fu_140 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_add51_5249_i_i_load : STD_LOGIC_VECTOR (31 downto 0);
    signal add51_6250_i_i_fu_144 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_add51_6250_i_i_load : STD_LOGIC_VECTOR (31 downto 0);
    signal add51_7251_i_i_fu_148 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_add51_7251_i_i_load : STD_LOGIC_VECTOR (31 downto 0);
    signal add51_8252_i_i_fu_152 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_add51_8252_i_i_load : STD_LOGIC_VECTOR (31 downto 0);
    signal ky_fu_156 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln168_fu_779_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_sig_allocacmp_ky_2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_pp0_stage2_01001 : BOOLEAN;
    signal grp_fu_619_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_619_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_623_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_623_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_627_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_627_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_631_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_631_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_635_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_635_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_639_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_639_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln175_cast_fu_712_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln175_fu_785_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln175_1_fu_789_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln175_fu_795_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln175_2_fu_819_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_fu_831_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_cast_fu_836_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_fu_840_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln175_4_fu_845_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln175_4_fu_849_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln175_fu_854_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_shl4_fu_866_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_shl3_fu_858_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln175_5_fu_874_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln175_6_fu_884_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln175_7_fu_896_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln175_8_fu_908_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln175_3_fu_920_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln175_9_fu_932_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln175_10_fu_943_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln175_11_fu_954_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln175_12_fu_965_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln175_13_fu_976_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln175_14_fu_987_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_idle_pp0_1to3 : STD_LOGIC;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_block_pp0_stage0_00001 : BOOLEAN;
    signal ap_block_pp0_stage1_00001 : BOOLEAN;
    signal ap_block_pp0_stage2_00001 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component srcnn_fadd_32ns_32ns_32_4_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component srcnn_fmul_32ns_32ns_32_3_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component srcnn_mux_3_2_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component srcnn_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    mux_3_2_32_1_1_U517 : component srcnn_mux_3_2_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2_q0,
        din1 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_q0,
        din2 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1_q0,
        din3 => p_smodpost_i_i,
        dout => grp_fu_643_p5);

    mux_3_2_32_1_1_U518 : component srcnn_mux_3_2_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_q0,
        din1 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1_q0,
        din2 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2_q0,
        din3 => p_smodpost_i_i,
        dout => grp_fu_654_p5);

    mux_3_2_32_1_1_U519 : component srcnn_mux_3_2_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1_q0,
        din1 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2_q0,
        din2 => srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_q0,
        din3 => p_smodpost_i_i,
        dout => grp_fu_665_p5);

    flow_control_loop_pipe_sequential_init_U : component srcnn_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage2,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready_pp0_iter2_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage2)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    add51244_i_i_fu_120_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    add51244_i_i_fu_120 <= ap_const_lv32_0;
                elsif ((ap_enable_reg_pp0_iter3 = ap_const_logic_1)) then 
                    add51244_i_i_fu_120 <= grp_fu_7737_p_dout0;
                end if;
            end if; 
        end if;
    end process;

    add51_1245_i_i_fu_124_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    add51_1245_i_i_fu_124 <= ap_const_lv32_0;
                elsif ((ap_enable_reg_pp0_iter3 = ap_const_logic_1)) then 
                    add51_1245_i_i_fu_124 <= grp_fu_10161_p_dout0;
                end if;
            end if; 
        end if;
    end process;

    add51_2246_i_i_fu_128_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    add51_2246_i_i_fu_128 <= ap_const_lv32_0;
                elsif ((ap_enable_reg_pp0_iter3 = ap_const_logic_1)) then 
                    add51_2246_i_i_fu_128 <= grp_fu_10165_p_dout0;
                end if;
            end if; 
        end if;
    end process;

    add51_3247_i_i_fu_132_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                add51_3247_i_i_fu_132 <= ap_const_lv32_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                add51_3247_i_i_fu_132 <= grp_fu_7737_p_dout0;
            end if; 
        end if;
    end process;

    add51_4248_i_i_fu_136_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                add51_4248_i_i_fu_136 <= ap_const_lv32_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                add51_4248_i_i_fu_136 <= grp_fu_10161_p_dout0;
            end if; 
        end if;
    end process;

    add51_5249_i_i_fu_140_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                add51_5249_i_i_fu_140 <= ap_const_lv32_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                add51_5249_i_i_fu_140 <= grp_fu_10165_p_dout0;
            end if; 
        end if;
    end process;

    add51_6250_i_i_fu_144_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                add51_6250_i_i_fu_144 <= ap_const_lv32_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                add51_6250_i_i_fu_144 <= grp_fu_7737_p_dout0;
            end if; 
        end if;
    end process;

    add51_7251_i_i_fu_148_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                add51_7251_i_i_fu_148 <= ap_const_lv32_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                add51_7251_i_i_fu_148 <= grp_fu_10161_p_dout0;
            end if; 
        end if;
    end process;

    add51_8252_i_i_fu_152_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                add51_8252_i_i_fu_152 <= ap_const_lv32_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                add51_8252_i_i_fu_152 <= grp_fu_10165_p_dout0;
            end if; 
        end if;
    end process;

    ky_fu_156_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln168_fu_773_p2 = ap_const_lv1_0))) then 
                    ky_fu_156 <= add_ln168_fu_779_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    ky_fu_156 <= ap_const_lv4_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln168_reg_1261 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                    add_ln175_5_reg_1301(12 downto 2) <= add_ln175_5_fu_878_p2(12 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln168_reg_1261 <= icmp_ln168_fu_773_p2;
                icmp_ln168_reg_1261_pp0_iter1_reg <= icmp_ln168_reg_1261;
                icmp_ln168_reg_1261_pp0_iter2_reg <= icmp_ln168_reg_1261_pp0_iter1_reg;
                ky_2_reg_1256 <= ap_sig_allocacmp_ky_2;
                    p_cast18_i_i_cast_reg_1246(7 downto 0) <= p_cast18_i_i_cast_fu_708_p1(7 downto 0);
                    p_cast19_i_i_cast_reg_1241(7 downto 0) <= p_cast19_i_i_cast_fu_704_p1(7 downto 0);
                    p_cast20_i_i_cast_reg_1236(7 downto 0) <= p_cast20_i_i_cast_fu_700_p1(7 downto 0);
                    p_cast21_i_i_cast_reg_1231(7 downto 0) <= p_cast21_i_i_cast_fu_696_p1(7 downto 0);
                    p_cast22_i_i_cast_reg_1226(7 downto 0) <= p_cast22_i_i_cast_fu_692_p1(7 downto 0);
                    p_cast23_i_i_cast_reg_1221(7 downto 0) <= p_cast23_i_i_cast_fu_688_p1(7 downto 0);
                    p_cast24_i_i_cast_reg_1216(7 downto 0) <= p_cast24_i_i_cast_fu_684_p1(7 downto 0);
                    p_cast25_i_i_cast_reg_1211(7 downto 0) <= p_cast25_i_i_cast_fu_680_p1(7 downto 0);
                    p_cast26_i_i_cast_reg_1206(7 downto 0) <= p_cast26_i_i_cast_fu_676_p1(7 downto 0);
                    select_ln175_cast_cast_reg_1251(6 downto 0) <= select_ln175_cast_cast_fu_716_p1(6 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                mul_1_i_i_reg_1556 <= grp_fu_10173_p_dout0;
                mul_2_i_i_reg_1561 <= grp_fu_10177_p_dout0;
                mul_i_i_reg_1551 <= grp_fu_10169_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                mul_3_i_i_reg_1581 <= grp_fu_10169_p_dout0;
                mul_4_i_i_reg_1586 <= grp_fu_10173_p_dout0;
                mul_5_i_i_reg_1591 <= grp_fu_10177_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                mul_6_i_i_reg_1611 <= grp_fu_10169_p_dout0;
                mul_7_i_i_reg_1616 <= grp_fu_10173_p_dout0;
                mul_8_i_i_reg_1621 <= grp_fu_10177_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln168_reg_1261 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_239_reg_1356 <= srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_42_q0;
                srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_243_reg_1361 <= srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_41_q0;
                srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_247_reg_1366 <= srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_40_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln168_reg_1261 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_251_reg_1446 <= srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_42_q0;
                srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_255_reg_1451 <= srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_41_q0;
                srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_259_reg_1456 <= srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_40_q0;
                tmp_1_i_i_reg_1436 <= grp_fu_654_p5;
                tmp_2_i_i_reg_1441 <= grp_fu_665_p5;
                tmp_i_i_reg_1431 <= grp_fu_643_p5;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_263_reg_1521 <= srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_42_q0;
                srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_267_reg_1526 <= srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_41_q0;
                srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_271_reg_1531 <= srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_40_q0;
                tmp_3_i_i_reg_1506 <= grp_fu_643_p5;
                tmp_4_i_i_reg_1511 <= grp_fu_654_p5;
                tmp_5_i_i_reg_1516 <= grp_fu_665_p5;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln168_fu_773_p2 = ap_const_lv1_0))) then
                sub_ln175_reg_1265 <= sub_ln175_fu_801_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                tmp_6_i_i_reg_1536 <= grp_fu_643_p5;
                tmp_7_i_i_reg_1541 <= grp_fu_654_p5;
                tmp_8_i_i_reg_1546 <= grp_fu_665_p5;
            end if;
        end if;
    end process;
    p_cast26_i_i_cast_reg_1206(12 downto 8) <= "00000";
    p_cast25_i_i_cast_reg_1211(12 downto 8) <= "00000";
    p_cast24_i_i_cast_reg_1216(12 downto 8) <= "00000";
    p_cast23_i_i_cast_reg_1221(12 downto 8) <= "00000";
    p_cast22_i_i_cast_reg_1226(12 downto 8) <= "00000";
    p_cast21_i_i_cast_reg_1231(12 downto 8) <= "00000";
    p_cast20_i_i_cast_reg_1236(12 downto 8) <= "00000";
    p_cast19_i_i_cast_reg_1241(12 downto 8) <= "00000";
    p_cast18_i_i_cast_reg_1246(12 downto 8) <= "00000";
    select_ln175_cast_cast_reg_1251(8 downto 7) <= "00";
    add_ln175_5_reg_1301(1 downto 0) <= "00";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage2_subdone, ap_block_pp0_stage0_subdone, ap_idle_pp0_1to3, ap_block_pp0_stage1_subdone, ap_start_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_start_int = ap_const_logic_0) and (ap_idle_pp0_1to3 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when others =>  
                ap_NS_fsm <= "XXX";
        end case;
    end process;
    add51244_i_i_out <= add51244_i_i_fu_120;

    add51244_i_i_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage2, icmp_ln168_reg_1261_pp0_iter2_reg, ap_block_pp0_stage2_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln168_reg_1261_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            add51244_i_i_out_ap_vld <= ap_const_logic_1;
        else 
            add51244_i_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    add51_1245_i_i_out <= add51_1245_i_i_fu_124;

    add51_1245_i_i_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage2, icmp_ln168_reg_1261_pp0_iter2_reg, ap_block_pp0_stage2_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln168_reg_1261_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            add51_1245_i_i_out_ap_vld <= ap_const_logic_1;
        else 
            add51_1245_i_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    add51_2246_i_i_out <= add51_2246_i_i_fu_128;

    add51_2246_i_i_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage2, icmp_ln168_reg_1261_pp0_iter2_reg, ap_block_pp0_stage2_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln168_reg_1261_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            add51_2246_i_i_out_ap_vld <= ap_const_logic_1;
        else 
            add51_2246_i_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    add51_3247_i_i_out <= add51_3247_i_i_fu_132;

    add51_3247_i_i_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage2, icmp_ln168_reg_1261_pp0_iter2_reg, ap_block_pp0_stage2_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln168_reg_1261_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            add51_3247_i_i_out_ap_vld <= ap_const_logic_1;
        else 
            add51_3247_i_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    add51_4248_i_i_out <= add51_4248_i_i_fu_136;

    add51_4248_i_i_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage2, icmp_ln168_reg_1261_pp0_iter2_reg, ap_block_pp0_stage2_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln168_reg_1261_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            add51_4248_i_i_out_ap_vld <= ap_const_logic_1;
        else 
            add51_4248_i_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    add51_5249_i_i_out <= add51_5249_i_i_fu_140;

    add51_5249_i_i_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage2, icmp_ln168_reg_1261_pp0_iter2_reg, ap_block_pp0_stage2_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln168_reg_1261_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            add51_5249_i_i_out_ap_vld <= ap_const_logic_1;
        else 
            add51_5249_i_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    add51_6250_i_i_out <= add51_6250_i_i_fu_144;

    add51_6250_i_i_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage2, icmp_ln168_reg_1261_pp0_iter2_reg, ap_block_pp0_stage2_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln168_reg_1261_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            add51_6250_i_i_out_ap_vld <= ap_const_logic_1;
        else 
            add51_6250_i_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    add51_7251_i_i_out <= add51_7251_i_i_fu_148;

    add51_7251_i_i_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage2, icmp_ln168_reg_1261_pp0_iter2_reg, ap_block_pp0_stage2_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln168_reg_1261_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            add51_7251_i_i_out_ap_vld <= ap_const_logic_1;
        else 
            add51_7251_i_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    add51_8252_i_i_out <= add51_8252_i_i_fu_152;

    add51_8252_i_i_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage2, icmp_ln168_reg_1261_pp0_iter2_reg, ap_block_pp0_stage2_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln168_reg_1261_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            add51_8252_i_i_out_ap_vld <= ap_const_logic_1;
        else 
            add51_8252_i_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    add_ln168_fu_779_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_ky_2) + unsigned(ap_const_lv4_1));
    add_ln175_10_fu_943_p2 <= std_logic_vector(unsigned(add_ln175_5_reg_1301) + unsigned(p_cast22_i_i_cast_reg_1226));
    add_ln175_11_fu_954_p2 <= std_logic_vector(unsigned(add_ln175_5_reg_1301) + unsigned(p_cast23_i_i_cast_reg_1221));
    add_ln175_12_fu_965_p2 <= std_logic_vector(unsigned(add_ln175_5_reg_1301) + unsigned(p_cast24_i_i_cast_reg_1216));
    add_ln175_13_fu_976_p2 <= std_logic_vector(unsigned(add_ln175_5_reg_1301) + unsigned(p_cast25_i_i_cast_reg_1211));
    add_ln175_14_fu_987_p2 <= std_logic_vector(unsigned(add_ln175_5_reg_1301) + unsigned(p_cast26_i_i_cast_reg_1206));
    add_ln175_1_fu_789_p2 <= std_logic_vector(unsigned(add_ln175) + unsigned(zext_ln175_fu_785_p1));
    add_ln175_2_fu_819_p2 <= std_logic_vector(unsigned(sub_ln175_reg_1265) + unsigned(ap_const_lv11_1));
    add_ln175_3_fu_920_p2 <= std_logic_vector(unsigned(sub_ln175_reg_1265) + unsigned(ap_const_lv11_2));
    add_ln175_4_fu_849_p2 <= std_logic_vector(unsigned(select_ln175_cast_cast_reg_1251) + unsigned(zext_ln175_4_fu_845_p1));
    add_ln175_5_fu_878_p2 <= std_logic_vector(unsigned(p_shl3_fu_858_p3) + unsigned(zext_ln175_5_fu_874_p1));
    add_ln175_6_fu_884_p2 <= std_logic_vector(unsigned(add_ln175_5_fu_878_p2) + unsigned(p_cast18_i_i_cast_reg_1246));
    add_ln175_7_fu_896_p2 <= std_logic_vector(unsigned(add_ln175_5_fu_878_p2) + unsigned(p_cast19_i_i_cast_reg_1241));
    add_ln175_8_fu_908_p2 <= std_logic_vector(unsigned(add_ln175_5_fu_878_p2) + unsigned(p_cast20_i_i_cast_reg_1236));
    add_ln175_9_fu_932_p2 <= std_logic_vector(unsigned(add_ln175_5_reg_1301) + unsigned(p_cast21_i_i_cast_reg_1231));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage1_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage2_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage2_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage1_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage2_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage2_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_subdone, icmp_ln168_reg_1261)
    begin
        if (((icmp_ln168_reg_1261 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            ap_condition_exit_pp0_iter0_stage2 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter2_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter2_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg, ap_start_int)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start_int;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to3_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0_1to3 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to3 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage2;

    ap_ready_int_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_add51244_i_i_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0, add51244_i_i_fu_120, grp_fu_7737_p_dout0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_add51244_i_i_load <= grp_fu_7737_p_dout0;
        else 
            ap_sig_allocacmp_add51244_i_i_load <= add51244_i_i_fu_120;
        end if; 
    end process;


    ap_sig_allocacmp_add51_1245_i_i_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0, add51_1245_i_i_fu_124, grp_fu_10161_p_dout0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_add51_1245_i_i_load <= grp_fu_10161_p_dout0;
        else 
            ap_sig_allocacmp_add51_1245_i_i_load <= add51_1245_i_i_fu_124;
        end if; 
    end process;


    ap_sig_allocacmp_add51_2246_i_i_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0, add51_2246_i_i_fu_128, grp_fu_10165_p_dout0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_add51_2246_i_i_load <= grp_fu_10165_p_dout0;
        else 
            ap_sig_allocacmp_add51_2246_i_i_load <= add51_2246_i_i_fu_128;
        end if; 
    end process;


    ap_sig_allocacmp_add51_3247_i_i_load_assign_proc : process(ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, add51_3247_i_i_fu_132, grp_fu_7737_p_dout0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            ap_sig_allocacmp_add51_3247_i_i_load <= grp_fu_7737_p_dout0;
        else 
            ap_sig_allocacmp_add51_3247_i_i_load <= add51_3247_i_i_fu_132;
        end if; 
    end process;


    ap_sig_allocacmp_add51_4248_i_i_load_assign_proc : process(ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, add51_4248_i_i_fu_136, grp_fu_10161_p_dout0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            ap_sig_allocacmp_add51_4248_i_i_load <= grp_fu_10161_p_dout0;
        else 
            ap_sig_allocacmp_add51_4248_i_i_load <= add51_4248_i_i_fu_136;
        end if; 
    end process;


    ap_sig_allocacmp_add51_5249_i_i_load_assign_proc : process(ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, add51_5249_i_i_fu_140, grp_fu_10165_p_dout0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            ap_sig_allocacmp_add51_5249_i_i_load <= grp_fu_10165_p_dout0;
        else 
            ap_sig_allocacmp_add51_5249_i_i_load <= add51_5249_i_i_fu_140;
        end if; 
    end process;


    ap_sig_allocacmp_add51_6250_i_i_load_assign_proc : process(ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, add51_6250_i_i_fu_144, grp_fu_7737_p_dout0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            ap_sig_allocacmp_add51_6250_i_i_load <= grp_fu_7737_p_dout0;
        else 
            ap_sig_allocacmp_add51_6250_i_i_load <= add51_6250_i_i_fu_144;
        end if; 
    end process;


    ap_sig_allocacmp_add51_7251_i_i_load_assign_proc : process(ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, add51_7251_i_i_fu_148, grp_fu_10161_p_dout0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            ap_sig_allocacmp_add51_7251_i_i_load <= grp_fu_10161_p_dout0;
        else 
            ap_sig_allocacmp_add51_7251_i_i_load <= add51_7251_i_i_fu_148;
        end if; 
    end process;


    ap_sig_allocacmp_add51_8252_i_i_load_assign_proc : process(ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, add51_8252_i_i_fu_152, grp_fu_10165_p_dout0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            ap_sig_allocacmp_add51_8252_i_i_load <= grp_fu_10165_p_dout0;
        else 
            ap_sig_allocacmp_add51_8252_i_i_load <= add51_8252_i_i_fu_152;
        end if; 
    end process;


    ap_sig_allocacmp_ky_2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, ky_fu_156)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_ky_2 <= ap_const_lv4_0;
        else 
            ap_sig_allocacmp_ky_2 <= ky_fu_156;
        end if; 
    end process;

    empty_fu_840_p2 <= std_logic_vector(unsigned(tmp_cast_fu_836_p1) + unsigned(trunc_ln118861));
    grp_fu_10161_p_ce <= ap_const_logic_1;
    grp_fu_10161_p_din0 <= grp_fu_623_p0;
    grp_fu_10161_p_din1 <= grp_fu_623_p1;
    grp_fu_10161_p_opcode <= ap_const_lv2_0;
    grp_fu_10165_p_ce <= ap_const_logic_1;
    grp_fu_10165_p_din0 <= grp_fu_627_p0;
    grp_fu_10165_p_din1 <= grp_fu_627_p1;
    grp_fu_10165_p_opcode <= ap_const_lv2_0;
    grp_fu_10169_p_ce <= ap_const_logic_1;
    grp_fu_10169_p_din0 <= grp_fu_631_p0;
    grp_fu_10169_p_din1 <= grp_fu_631_p1;
    grp_fu_10173_p_ce <= ap_const_logic_1;
    grp_fu_10173_p_din0 <= grp_fu_635_p0;
    grp_fu_10173_p_din1 <= grp_fu_635_p1;
    grp_fu_10177_p_ce <= ap_const_logic_1;
    grp_fu_10177_p_din0 <= grp_fu_639_p0;
    grp_fu_10177_p_din1 <= grp_fu_639_p1;

    grp_fu_619_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_sig_allocacmp_add51244_i_i_load, ap_sig_allocacmp_add51_3247_i_i_load, ap_sig_allocacmp_add51_6250_i_i_load)
    begin
        if ((ap_enable_reg_pp0_iter2 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_fu_619_p0 <= ap_sig_allocacmp_add51_6250_i_i_load;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_fu_619_p0 <= ap_sig_allocacmp_add51_3247_i_i_load;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_fu_619_p0 <= ap_sig_allocacmp_add51244_i_i_load;
            else 
                grp_fu_619_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_fu_619_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_619_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, mul_i_i_reg_1551, mul_3_i_i_reg_1581, mul_6_i_i_reg_1611, ap_block_pp0_stage0, ap_block_pp0_stage1, ap_block_pp0_stage2)
    begin
        if ((ap_enable_reg_pp0_iter2 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_fu_619_p1 <= mul_6_i_i_reg_1611;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_fu_619_p1 <= mul_3_i_i_reg_1581;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_fu_619_p1 <= mul_i_i_reg_1551;
            else 
                grp_fu_619_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_fu_619_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_623_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_sig_allocacmp_add51_1245_i_i_load, ap_sig_allocacmp_add51_4248_i_i_load, ap_sig_allocacmp_add51_7251_i_i_load)
    begin
        if ((ap_enable_reg_pp0_iter2 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_fu_623_p0 <= ap_sig_allocacmp_add51_7251_i_i_load;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_fu_623_p0 <= ap_sig_allocacmp_add51_4248_i_i_load;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_fu_623_p0 <= ap_sig_allocacmp_add51_1245_i_i_load;
            else 
                grp_fu_623_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_fu_623_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_623_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, mul_1_i_i_reg_1556, mul_4_i_i_reg_1586, mul_7_i_i_reg_1616, ap_block_pp0_stage0, ap_block_pp0_stage1, ap_block_pp0_stage2)
    begin
        if ((ap_enable_reg_pp0_iter2 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_fu_623_p1 <= mul_7_i_i_reg_1616;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_fu_623_p1 <= mul_4_i_i_reg_1586;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_fu_623_p1 <= mul_1_i_i_reg_1556;
            else 
                grp_fu_623_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_fu_623_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_627_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_sig_allocacmp_add51_2246_i_i_load, ap_sig_allocacmp_add51_5249_i_i_load, ap_sig_allocacmp_add51_8252_i_i_load)
    begin
        if ((ap_enable_reg_pp0_iter2 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_fu_627_p0 <= ap_sig_allocacmp_add51_8252_i_i_load;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_fu_627_p0 <= ap_sig_allocacmp_add51_5249_i_i_load;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_fu_627_p0 <= ap_sig_allocacmp_add51_2246_i_i_load;
            else 
                grp_fu_627_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_fu_627_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_627_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, mul_2_i_i_reg_1561, mul_5_i_i_reg_1591, mul_8_i_i_reg_1621, ap_block_pp0_stage0, ap_block_pp0_stage1, ap_block_pp0_stage2)
    begin
        if ((ap_enable_reg_pp0_iter2 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_fu_627_p1 <= mul_8_i_i_reg_1621;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_fu_627_p1 <= mul_5_i_i_reg_1591;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_fu_627_p1 <= mul_2_i_i_reg_1561;
            else 
                grp_fu_627_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_fu_627_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_631_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_239_reg_1356, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_251_reg_1446, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_263_reg_1521, ap_block_pp0_stage0, ap_block_pp0_stage1, ap_block_pp0_stage2)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_fu_631_p0 <= srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_263_reg_1521;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_fu_631_p0 <= srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_251_reg_1446;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_fu_631_p0 <= srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_239_reg_1356;
            else 
                grp_fu_631_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_fu_631_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_631_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, tmp_i_i_reg_1431, tmp_3_i_i_reg_1506, tmp_6_i_i_reg_1536, ap_block_pp0_stage0, ap_block_pp0_stage1, ap_block_pp0_stage2)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_fu_631_p1 <= tmp_6_i_i_reg_1536;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_fu_631_p1 <= tmp_3_i_i_reg_1506;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_fu_631_p1 <= tmp_i_i_reg_1431;
            else 
                grp_fu_631_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_fu_631_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_635_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_243_reg_1361, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_255_reg_1451, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_267_reg_1526, ap_block_pp0_stage0, ap_block_pp0_stage1, ap_block_pp0_stage2)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_fu_635_p0 <= srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_267_reg_1526;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_fu_635_p0 <= srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_255_reg_1451;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_fu_635_p0 <= srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_243_reg_1361;
            else 
                grp_fu_635_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_fu_635_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_635_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, tmp_1_i_i_reg_1436, tmp_4_i_i_reg_1511, tmp_7_i_i_reg_1541, ap_block_pp0_stage0, ap_block_pp0_stage1, ap_block_pp0_stage2)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_fu_635_p1 <= tmp_7_i_i_reg_1541;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_fu_635_p1 <= tmp_4_i_i_reg_1511;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_fu_635_p1 <= tmp_1_i_i_reg_1436;
            else 
                grp_fu_635_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_fu_635_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_639_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_247_reg_1366, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_259_reg_1456, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_271_reg_1531, ap_block_pp0_stage0, ap_block_pp0_stage1, ap_block_pp0_stage2)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_fu_639_p0 <= srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_271_reg_1531;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_fu_639_p0 <= srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_259_reg_1456;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_fu_639_p0 <= srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_247_reg_1366;
            else 
                grp_fu_639_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_fu_639_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_639_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, tmp_2_i_i_reg_1441, tmp_5_i_i_reg_1516, tmp_8_i_i_reg_1546, ap_block_pp0_stage0, ap_block_pp0_stage1, ap_block_pp0_stage2)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_fu_639_p1 <= tmp_8_i_i_reg_1546;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_fu_639_p1 <= tmp_5_i_i_reg_1516;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_fu_639_p1 <= tmp_2_i_i_reg_1441;
            else 
                grp_fu_639_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_fu_639_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_7737_p_ce <= ap_const_logic_1;
    grp_fu_7737_p_din0 <= grp_fu_619_p0;
    grp_fu_7737_p_din1 <= grp_fu_619_p1;
    grp_fu_7737_p_opcode <= ap_const_lv2_0;
    icmp_ln168_fu_773_p2 <= "1" when (ap_sig_allocacmp_ky_2 = ap_const_lv4_9) else "0";
    p_cast18_i_i_cast_fu_708_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_cast18_i_i),13));
    p_cast19_i_i_cast_fu_704_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_cast19_i_i),13));
    p_cast20_i_i_cast_fu_700_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_cast20_i_i),13));
    p_cast21_i_i_cast_fu_696_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_cast21_i_i),13));
    p_cast22_i_i_cast_fu_692_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_cast22_i_i),13));
    p_cast23_i_i_cast_fu_688_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_cast23_i_i),13));
    p_cast24_i_i_cast_fu_684_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_cast24_i_i),13));
    p_cast25_i_i_cast_fu_680_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_cast25_i_i),13));
    p_cast26_i_i_cast_fu_676_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_cast26_i_i),13));
    p_shl3_fu_858_p3 <= (trunc_ln175_fu_854_p1 & ap_const_lv5_0);
    p_shl4_fu_866_p3 <= (add_ln175_4_fu_849_p2 & ap_const_lv2_0);
    p_smodpost_i_i_read_reg_1194 <= p_smodpost_i_i;
    select_ln175_cast_cast_fu_716_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln175_cast_fu_712_p1),9));
        select_ln175_cast_fu_712_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln175),7));

    shl_ln175_fu_795_p2 <= std_logic_vector(shift_left(unsigned(add_ln175_1_fu_789_p2),to_integer(unsigned('0' & ap_const_lv11_2(11-1 downto 0)))));

    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_40_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, zext_ln175_1_fu_807_p1, ap_block_pp0_stage0, zext_ln175_2_fu_824_p1, ap_block_pp0_stage1, zext_ln175_3_fu_925_p1, ap_block_pp0_stage2)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_40_address0 <= zext_ln175_3_fu_925_p1(11 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_40_address0 <= zext_ln175_2_fu_824_p1(11 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_40_address0 <= zext_ln175_1_fu_807_p1(11 - 1 downto 0);
            else 
                srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_40_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_40_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_40_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_40_ce0 <= ap_const_logic_1;
        else 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_40_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_41_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, zext_ln175_1_fu_807_p1, ap_block_pp0_stage0, zext_ln175_2_fu_824_p1, ap_block_pp0_stage1, zext_ln175_3_fu_925_p1, ap_block_pp0_stage2)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_41_address0 <= zext_ln175_3_fu_925_p1(11 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_41_address0 <= zext_ln175_2_fu_824_p1(11 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_41_address0 <= zext_ln175_1_fu_807_p1(11 - 1 downto 0);
            else 
                srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_41_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_41_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_41_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_41_ce0 <= ap_const_logic_1;
        else 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_41_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_42_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, zext_ln175_1_fu_807_p1, ap_block_pp0_stage0, zext_ln175_2_fu_824_p1, ap_block_pp0_stage1, zext_ln175_3_fu_925_p1, ap_block_pp0_stage2)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_42_address0 <= zext_ln175_3_fu_925_p1(11 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_42_address0 <= zext_ln175_2_fu_824_p1(11 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_42_address0 <= zext_ln175_1_fu_807_p1(11 - 1 downto 0);
            else 
                srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_42_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_42_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_42_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_42_ce0 <= ap_const_logic_1;
        else 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_42_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, icmp_ln168_reg_1261, p_smodpost_i_i_read_reg_1194, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0, ap_block_pp0_stage1, zext_ln175_6_fu_889_p1, zext_ln175_7_fu_901_p1, zext_ln175_8_fu_913_p1, ap_block_pp0_stage2, zext_ln175_9_fu_936_p1, zext_ln175_10_fu_947_p1, zext_ln175_11_fu_958_p1, zext_ln175_12_fu_969_p1, zext_ln175_13_fu_980_p1, zext_ln175_14_fu_991_p1)
    begin
        if ((not((p_smodpost_i_i_read_reg_1194 = ap_const_lv2_2)) and not((p_smodpost_i_i_read_reg_1194 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (p_smodpost_i_i_read_reg_1194 = ap_const_lv2_0))) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1_address0 <= zext_ln175_14_fu_991_p1(13 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (p_smodpost_i_i_read_reg_1194 = ap_const_lv2_1))) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1_address0 <= zext_ln175_13_fu_980_p1(13 - 1 downto 0);
        elsif ((not((p_smodpost_i_i_read_reg_1194 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (p_smodpost_i_i_read_reg_1194 = ap_const_lv2_2))) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1_address0 <= zext_ln175_12_fu_969_p1(13 - 1 downto 0);
        elsif ((not((p_smodpost_i_i_read_reg_1194 = ap_const_lv2_2)) and not((p_smodpost_i_i_read_reg_1194 = ap_const_lv2_1)) and (icmp_ln168_reg_1261 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (p_smodpost_i_i_read_reg_1194 = ap_const_lv2_0))) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1_address0 <= zext_ln175_11_fu_958_p1(13 - 1 downto 0);
        elsif (((icmp_ln168_reg_1261 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (p_smodpost_i_i_read_reg_1194 = ap_const_lv2_1))) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1_address0 <= zext_ln175_10_fu_947_p1(13 - 1 downto 0);
        elsif ((not((p_smodpost_i_i_read_reg_1194 = ap_const_lv2_1)) and (icmp_ln168_reg_1261 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (p_smodpost_i_i_read_reg_1194 = ap_const_lv2_2))) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1_address0 <= zext_ln175_9_fu_936_p1(13 - 1 downto 0);
        elsif ((not((p_smodpost_i_i_read_reg_1194 = ap_const_lv2_2)) and not((p_smodpost_i_i_read_reg_1194 = ap_const_lv2_1)) and (icmp_ln168_reg_1261 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (p_smodpost_i_i_read_reg_1194 = ap_const_lv2_0))) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1_address0 <= zext_ln175_8_fu_913_p1(13 - 1 downto 0);
        elsif (((icmp_ln168_reg_1261 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (p_smodpost_i_i_read_reg_1194 = ap_const_lv2_1))) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1_address0 <= zext_ln175_7_fu_901_p1(13 - 1 downto 0);
        elsif ((not((p_smodpost_i_i_read_reg_1194 = ap_const_lv2_1)) and (icmp_ln168_reg_1261 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (p_smodpost_i_i_read_reg_1194 = ap_const_lv2_2))) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1_address0 <= zext_ln175_6_fu_889_p1(13 - 1 downto 0);
        else 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1_address0 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, icmp_ln168_reg_1261, ap_block_pp0_stage0_11001, p_smodpost_i_i_read_reg_1194, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if (((not((p_smodpost_i_i_read_reg_1194 = ap_const_lv2_2)) and not((p_smodpost_i_i_read_reg_1194 = ap_const_lv2_1)) and (icmp_ln168_reg_1261 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (p_smodpost_i_i_read_reg_1194 = ap_const_lv2_0)) or (not((p_smodpost_i_i_read_reg_1194 = ap_const_lv2_2)) and not((p_smodpost_i_i_read_reg_1194 = ap_const_lv2_1)) and (icmp_ln168_reg_1261 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (p_smodpost_i_i_read_reg_1194 = ap_const_lv2_0)) or (not((p_smodpost_i_i_read_reg_1194 = ap_const_lv2_2)) and not((p_smodpost_i_i_read_reg_1194 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (p_smodpost_i_i_read_reg_1194 = ap_const_lv2_0)) 
    or (not((p_smodpost_i_i_read_reg_1194 = ap_const_lv2_1)) and (icmp_ln168_reg_1261 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (p_smodpost_i_i_read_reg_1194 = ap_const_lv2_2)) or (not((p_smodpost_i_i_read_reg_1194 = ap_const_lv2_1)) and (icmp_ln168_reg_1261 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (p_smodpost_i_i_read_reg_1194 = ap_const_lv2_2)) or (not((p_smodpost_i_i_read_reg_1194 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (p_smodpost_i_i_read_reg_1194 = ap_const_lv2_2)) or ((icmp_ln168_reg_1261 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 
    = ap_CS_fsm_pp0_stage2) and (p_smodpost_i_i_read_reg_1194 = ap_const_lv2_1)) or ((icmp_ln168_reg_1261 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (p_smodpost_i_i_read_reg_1194 = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (p_smodpost_i_i_read_reg_1194 = ap_const_lv2_1)))) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1_ce0 <= ap_const_logic_1;
        else 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, icmp_ln168_reg_1261, p_smodpost_i_i_read_reg_1194, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0, ap_block_pp0_stage1, zext_ln175_6_fu_889_p1, zext_ln175_7_fu_901_p1, zext_ln175_8_fu_913_p1, ap_block_pp0_stage2, zext_ln175_9_fu_936_p1, zext_ln175_10_fu_947_p1, zext_ln175_11_fu_958_p1, zext_ln175_12_fu_969_p1, zext_ln175_13_fu_980_p1, zext_ln175_14_fu_991_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (p_smodpost_i_i_read_reg_1194 = ap_const_lv2_1))) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2_address0 <= zext_ln175_14_fu_991_p1(13 - 1 downto 0);
        elsif ((not((p_smodpost_i_i_read_reg_1194 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (p_smodpost_i_i_read_reg_1194 = ap_const_lv2_2))) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2_address0 <= zext_ln175_13_fu_980_p1(13 - 1 downto 0);
        elsif ((not((p_smodpost_i_i_read_reg_1194 = ap_const_lv2_2)) and not((p_smodpost_i_i_read_reg_1194 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (p_smodpost_i_i_read_reg_1194 = ap_const_lv2_0))) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2_address0 <= zext_ln175_12_fu_969_p1(13 - 1 downto 0);
        elsif (((icmp_ln168_reg_1261 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (p_smodpost_i_i_read_reg_1194 = ap_const_lv2_1))) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2_address0 <= zext_ln175_11_fu_958_p1(13 - 1 downto 0);
        elsif ((not((p_smodpost_i_i_read_reg_1194 = ap_const_lv2_1)) and (icmp_ln168_reg_1261 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (p_smodpost_i_i_read_reg_1194 = ap_const_lv2_2))) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2_address0 <= zext_ln175_10_fu_947_p1(13 - 1 downto 0);
        elsif ((not((p_smodpost_i_i_read_reg_1194 = ap_const_lv2_2)) and not((p_smodpost_i_i_read_reg_1194 = ap_const_lv2_1)) and (icmp_ln168_reg_1261 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (p_smodpost_i_i_read_reg_1194 = ap_const_lv2_0))) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2_address0 <= zext_ln175_9_fu_936_p1(13 - 1 downto 0);
        elsif (((icmp_ln168_reg_1261 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (p_smodpost_i_i_read_reg_1194 = ap_const_lv2_1))) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2_address0 <= zext_ln175_8_fu_913_p1(13 - 1 downto 0);
        elsif ((not((p_smodpost_i_i_read_reg_1194 = ap_const_lv2_1)) and (icmp_ln168_reg_1261 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (p_smodpost_i_i_read_reg_1194 = ap_const_lv2_2))) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2_address0 <= zext_ln175_7_fu_901_p1(13 - 1 downto 0);
        elsif ((not((p_smodpost_i_i_read_reg_1194 = ap_const_lv2_2)) and not((p_smodpost_i_i_read_reg_1194 = ap_const_lv2_1)) and (icmp_ln168_reg_1261 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (p_smodpost_i_i_read_reg_1194 = ap_const_lv2_0))) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2_address0 <= zext_ln175_6_fu_889_p1(13 - 1 downto 0);
        else 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2_address0 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, icmp_ln168_reg_1261, ap_block_pp0_stage0_11001, p_smodpost_i_i_read_reg_1194, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if (((not((p_smodpost_i_i_read_reg_1194 = ap_const_lv2_2)) and not((p_smodpost_i_i_read_reg_1194 = ap_const_lv2_1)) and (icmp_ln168_reg_1261 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (p_smodpost_i_i_read_reg_1194 = ap_const_lv2_0)) or (not((p_smodpost_i_i_read_reg_1194 = ap_const_lv2_2)) and not((p_smodpost_i_i_read_reg_1194 = ap_const_lv2_1)) and (icmp_ln168_reg_1261 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (p_smodpost_i_i_read_reg_1194 = ap_const_lv2_0)) or (not((p_smodpost_i_i_read_reg_1194 = ap_const_lv2_2)) and not((p_smodpost_i_i_read_reg_1194 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (p_smodpost_i_i_read_reg_1194 = ap_const_lv2_0)) 
    or (not((p_smodpost_i_i_read_reg_1194 = ap_const_lv2_1)) and (icmp_ln168_reg_1261 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (p_smodpost_i_i_read_reg_1194 = ap_const_lv2_2)) or (not((p_smodpost_i_i_read_reg_1194 = ap_const_lv2_1)) and (icmp_ln168_reg_1261 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (p_smodpost_i_i_read_reg_1194 = ap_const_lv2_2)) or (not((p_smodpost_i_i_read_reg_1194 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (p_smodpost_i_i_read_reg_1194 = ap_const_lv2_2)) or ((icmp_ln168_reg_1261 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 
    = ap_CS_fsm_pp0_stage2) and (p_smodpost_i_i_read_reg_1194 = ap_const_lv2_1)) or ((icmp_ln168_reg_1261 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (p_smodpost_i_i_read_reg_1194 = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (p_smodpost_i_i_read_reg_1194 = ap_const_lv2_1)))) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2_ce0 <= ap_const_logic_1;
        else 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, icmp_ln168_reg_1261, p_smodpost_i_i_read_reg_1194, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0, ap_block_pp0_stage1, zext_ln175_6_fu_889_p1, zext_ln175_7_fu_901_p1, zext_ln175_8_fu_913_p1, ap_block_pp0_stage2, zext_ln175_9_fu_936_p1, zext_ln175_10_fu_947_p1, zext_ln175_11_fu_958_p1, zext_ln175_12_fu_969_p1, zext_ln175_13_fu_980_p1, zext_ln175_14_fu_991_p1)
    begin
        if ((not((p_smodpost_i_i_read_reg_1194 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (p_smodpost_i_i_read_reg_1194 = ap_const_lv2_2))) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_address0 <= zext_ln175_14_fu_991_p1(13 - 1 downto 0);
        elsif ((not((p_smodpost_i_i_read_reg_1194 = ap_const_lv2_2)) and not((p_smodpost_i_i_read_reg_1194 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (p_smodpost_i_i_read_reg_1194 = ap_const_lv2_0))) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_address0 <= zext_ln175_13_fu_980_p1(13 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (p_smodpost_i_i_read_reg_1194 = ap_const_lv2_1))) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_address0 <= zext_ln175_12_fu_969_p1(13 - 1 downto 0);
        elsif ((not((p_smodpost_i_i_read_reg_1194 = ap_const_lv2_1)) and (icmp_ln168_reg_1261 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (p_smodpost_i_i_read_reg_1194 = ap_const_lv2_2))) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_address0 <= zext_ln175_11_fu_958_p1(13 - 1 downto 0);
        elsif ((not((p_smodpost_i_i_read_reg_1194 = ap_const_lv2_2)) and not((p_smodpost_i_i_read_reg_1194 = ap_const_lv2_1)) and (icmp_ln168_reg_1261 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (p_smodpost_i_i_read_reg_1194 = ap_const_lv2_0))) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_address0 <= zext_ln175_10_fu_947_p1(13 - 1 downto 0);
        elsif (((icmp_ln168_reg_1261 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (p_smodpost_i_i_read_reg_1194 = ap_const_lv2_1))) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_address0 <= zext_ln175_9_fu_936_p1(13 - 1 downto 0);
        elsif ((not((p_smodpost_i_i_read_reg_1194 = ap_const_lv2_1)) and (icmp_ln168_reg_1261 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (p_smodpost_i_i_read_reg_1194 = ap_const_lv2_2))) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_address0 <= zext_ln175_8_fu_913_p1(13 - 1 downto 0);
        elsif ((not((p_smodpost_i_i_read_reg_1194 = ap_const_lv2_2)) and not((p_smodpost_i_i_read_reg_1194 = ap_const_lv2_1)) and (icmp_ln168_reg_1261 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (p_smodpost_i_i_read_reg_1194 = ap_const_lv2_0))) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_address0 <= zext_ln175_7_fu_901_p1(13 - 1 downto 0);
        elsif (((icmp_ln168_reg_1261 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (p_smodpost_i_i_read_reg_1194 = ap_const_lv2_1))) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_address0 <= zext_ln175_6_fu_889_p1(13 - 1 downto 0);
        else 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_address0 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, icmp_ln168_reg_1261, ap_block_pp0_stage0_11001, p_smodpost_i_i_read_reg_1194, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if (((not((p_smodpost_i_i_read_reg_1194 = ap_const_lv2_2)) and not((p_smodpost_i_i_read_reg_1194 = ap_const_lv2_1)) and (icmp_ln168_reg_1261 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (p_smodpost_i_i_read_reg_1194 = ap_const_lv2_0)) or (not((p_smodpost_i_i_read_reg_1194 = ap_const_lv2_2)) and not((p_smodpost_i_i_read_reg_1194 = ap_const_lv2_1)) and (icmp_ln168_reg_1261 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (p_smodpost_i_i_read_reg_1194 = ap_const_lv2_0)) or (not((p_smodpost_i_i_read_reg_1194 = ap_const_lv2_2)) and not((p_smodpost_i_i_read_reg_1194 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (p_smodpost_i_i_read_reg_1194 = ap_const_lv2_0)) 
    or (not((p_smodpost_i_i_read_reg_1194 = ap_const_lv2_1)) and (icmp_ln168_reg_1261 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (p_smodpost_i_i_read_reg_1194 = ap_const_lv2_2)) or (not((p_smodpost_i_i_read_reg_1194 = ap_const_lv2_1)) and (icmp_ln168_reg_1261 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (p_smodpost_i_i_read_reg_1194 = ap_const_lv2_2)) or (not((p_smodpost_i_i_read_reg_1194 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (p_smodpost_i_i_read_reg_1194 = ap_const_lv2_2)) or ((icmp_ln168_reg_1261 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 
    = ap_CS_fsm_pp0_stage2) and (p_smodpost_i_i_read_reg_1194 = ap_const_lv2_1)) or ((icmp_ln168_reg_1261 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (p_smodpost_i_i_read_reg_1194 = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (p_smodpost_i_i_read_reg_1194 = ap_const_lv2_1)))) then 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_ce0 <= ap_const_logic_1;
        else 
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    sub_ln175_fu_801_p2 <= std_logic_vector(unsigned(shl_ln175_fu_795_p2) - unsigned(add_ln175_1_fu_789_p2));
    tmp_cast_fu_836_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_831_p2),8));
    tmp_fu_831_p2 <= std_logic_vector(unsigned(ky_2_reg_1256) + unsigned(ap_const_lv4_2));
    trunc_ln175_fu_854_p1 <= add_ln175_4_fu_849_p2(8 - 1 downto 0);
    zext_ln175_10_fu_947_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln175_10_fu_943_p2),64));
    zext_ln175_11_fu_958_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln175_11_fu_954_p2),64));
    zext_ln175_12_fu_969_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln175_12_fu_965_p2),64));
    zext_ln175_13_fu_980_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln175_13_fu_976_p2),64));
    zext_ln175_14_fu_991_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln175_14_fu_987_p2),64));
    zext_ln175_1_fu_807_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln175_fu_801_p2),64));
    zext_ln175_2_fu_824_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln175_2_fu_819_p2),64));
    zext_ln175_3_fu_925_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln175_3_fu_920_p2),64));
    zext_ln175_4_fu_845_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_fu_840_p2),9));
    zext_ln175_5_fu_874_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl4_fu_866_p3),13));
    zext_ln175_6_fu_889_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln175_6_fu_884_p2),64));
    zext_ln175_7_fu_901_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln175_7_fu_896_p2),64));
    zext_ln175_8_fu_913_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln175_8_fu_908_p2),64));
    zext_ln175_9_fu_936_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln175_9_fu_932_p2),64));
    zext_ln175_fu_785_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_ky_2),11));
end behav;
