// Seed: 963275317
module module_0;
  wire id_1;
  reg  id_2;
  always @(posedge id_1) if (1) id_2 = id_2 ~^ -1;
endmodule
module module_1 (
    input tri1 id_0,
    output wire id_1,
    input wor id_2,
    input tri1 id_3,
    input tri id_4,
    input tri0 id_5,
    output wor id_6,
    input tri id_7,
    input wor id_8,
    input supply0 id_9,
    input wand id_10,
    output wor id_11,
    input tri1 id_12,
    input tri1 id_13
);
  always @(posedge id_13 or -1) begin : LABEL_0
    disable id_15;
  end
  module_0 modCall_1 ();
endmodule
