Source Block: serv/rtl/serv_decode.v@65:75@HdlIdDef
   reg [4:0] cnt     = 5'd0;

   wire      running;
   wire      mem_op;
   wire      shift_op;
   wire      csr_op;

   wire      jump_misaligned;

   reg       signbit;


Diff Content:
+ 70    wire      slt_op;
+ 70    wire      branch_op;

Clone Blocks:
Clone Blocks 1:
serv/rtl/serv_decode.v@63:73
   reg [2:0]    state = IDLE;

   reg [4:0] cnt     = 5'd0;

   wire      running;
   wire      mem_op;
   wire      shift_op;
   wire      csr_op;

   wire      jump_misaligned;


Clone Blocks 2:
serv/rtl/serv_decode.v@62:72

   reg [2:0]    state = IDLE;

   reg [4:0] cnt     = 5'd0;

   wire      running;
   wire      mem_op;
   wire      shift_op;
   wire      csr_op;

   wire      jump_misaligned;

Clone Blocks 3:
serv/rtl/serv_decode.v@67:77
   wire      running;
   wire      mem_op;
   wire      shift_op;
   wire      csr_op;

   wire      jump_misaligned;

   reg       signbit;

   assign o_ibus_active = (state == IDLE);


Clone Blocks 4:
serv/rtl/serv_decode.v@64:74

   reg [4:0] cnt     = 5'd0;

   wire      running;
   wire      mem_op;
   wire      shift_op;
   wire      csr_op;

   wire      jump_misaligned;

   reg       signbit;

