

================================================================
== Vitis HLS Report for 'FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1'
================================================================
* Date:           Wed Jul 16 18:22:39 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        FFT_DIT_RN
* Solution:       FFT_DIT_RN (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.322 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      644|      644|  2.576 us|  2.576 us|  643|  643|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_734_1  |      642|      642|         8|          5|          1|   128|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     46|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        4|    -|      64|      0|    0|
|Multiplexer      |        -|    -|       0|    144|    -|
|Register         |        -|    -|     205|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        4|    0|     269|    190|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +-----------+------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |   Memory  |                           Module                           | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |p_buf_1_U  |FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1_p_buf_1_RAM_AUTO_2R1W  |        2|  32|   0|    0|   128|   32|     1|         4096|
    |p_buf_U    |FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1_p_buf_1_RAM_AUTO_2R1W  |        2|  32|   0|    0|   128|   32|     1|         4096|
    +-----------+------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total      |                                                            |        4|  64|   0|    0|   256|   64|     2|         8192|
    +-----------+------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln734_fu_113_p2   |         +|   0|  0|  15|           8|           1|
    |icmp_ln734_fu_107_p2  |      icmp|   0|  0|  14|           8|           9|
    |icmp_ln736_fu_136_p2  |      icmp|   0|  0|  15|           8|           8|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  46|          25|          20|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  31|          6|    1|          6|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |i_2_fu_32                    |   9|          2|    8|         16|
    |p_buf_1_address0_local       |  20|          4|    7|         28|
    |p_buf_1_d0_local             |  14|          3|   32|         96|
    |p_buf_address0_local         |  20|          4|    7|         28|
    |p_buf_d0_local               |  14|          3|   32|         96|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 144|         30|   91|        278|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add_ln734_reg_157            |   8|   0|    8|          0|
    |ap_CS_fsm                    |   5|   0|    5|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |i_2_fu_32                    |   8|   0|    8|          0|
    |i_reg_148                    |   8|   0|    8|          0|
    |icmp_ln734_reg_153           |   1|   0|    1|          0|
    |icmp_ln736_reg_179           |   1|   0|    1|          0|
    |j_reg_173                    |   7|   0|    7|          0|
    |p_buf_1_addr_1_reg_195       |   7|   0|    7|          0|
    |p_buf_1_addr_reg_183         |   7|   0|    7|          0|
    |p_buf_1_load_1_reg_215       |  32|   0|   32|          0|
    |p_buf_1_load_reg_205         |  32|   0|   32|          0|
    |p_buf_addr_1_reg_200         |   7|   0|    7|          0|
    |p_buf_addr_reg_189           |   7|   0|    7|          0|
    |p_buf_load_1_reg_220         |  32|   0|   32|          0|
    |p_buf_load_reg_210           |  32|   0|   32|          0|
    |zext_ln734_reg_162           |   8|   0|   64|         56|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 205|   0|  261|         56|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+--------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1|  return value|
|revIdxTab_address0  |  out|    7|   ap_memory|                             revIdxTab|         array|
|revIdxTab_ce0       |  out|    1|   ap_memory|                             revIdxTab|         array|
|revIdxTab_q0        |   in|    7|   ap_memory|                             revIdxTab|         array|
+--------------------+-----+-----+------------+--------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 5, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1" [FFT.cpp:734->FFT.cpp:761]   --->   Operation 11 'alloca' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln734 = store i8 0, i8 %i_2" [FFT.cpp:734->FFT.cpp:761]   --->   Operation 12 'store' 'store_ln734' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%i = load i8 %i_2" [FFT.cpp:734->FFT.cpp:761]   --->   Operation 14 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.91ns)   --->   "%icmp_ln734 = icmp_eq  i8 %i, i8 128" [FFT.cpp:734->FFT.cpp:761]   --->   Operation 15 'icmp' 'icmp_ln734' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (1.91ns)   --->   "%add_ln734 = add i8 %i, i8 1" [FFT.cpp:734->FFT.cpp:761]   --->   Operation 16 'add' 'add_ln734' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln734 = br i1 %icmp_ln734, void %for.body.i.split, void %for.inc8.preheader.exitStub" [FFT.cpp:734->FFT.cpp:761]   --->   Operation 17 'br' 'br_ln734' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln734 = zext i8 %i" [FFT.cpp:734->FFT.cpp:761]   --->   Operation 18 'zext' 'zext_ln734' <Predicate = (!icmp_ln734)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%revIdxTab_addr = getelementptr i7 %revIdxTab, i64 0, i64 %zext_ln734" [FFT.cpp:735->FFT.cpp:761]   --->   Operation 19 'getelementptr' 'revIdxTab_addr' <Predicate = (!icmp_ln734)> <Delay = 0.00>
ST_2 : Operation 20 [2/2] (2.32ns)   --->   "%j = load i7 %revIdxTab_addr" [FFT.cpp:736->FFT.cpp:761]   --->   Operation 20 'load' 'j' <Predicate = (!icmp_ln734)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 128> <RAM>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 21 [1/2] ( I:2.32ns O:2.32ns )   --->   "%j = load i7 %revIdxTab_addr" [FFT.cpp:736->FFT.cpp:761]   --->   Operation 21 'load' 'j' <Predicate = (!icmp_ln734)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 128> <RAM>
ST_3 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln734 = store i8 %add_ln734, i8 %i_2" [FFT.cpp:734->FFT.cpp:761]   --->   Operation 22 'store' 'store_ln734' <Predicate = (!icmp_ln734)> <Delay = 1.58>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln734 = br void %for.body.i" [FFT.cpp:734->FFT.cpp:761]   --->   Operation 23 'br' 'br_ln734' <Predicate = (!icmp_ln734)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 52 'ret' 'ret_ln0' <Predicate = (icmp_ln734)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 1.91>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%specpipeline_ln734 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_71" [FFT.cpp:734->FFT.cpp:761]   --->   Operation 24 'specpipeline' 'specpipeline_ln734' <Predicate = (!icmp_ln734)> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%speclooptripcount_ln734 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128" [FFT.cpp:734->FFT.cpp:761]   --->   Operation 25 'speclooptripcount' 'speclooptripcount_ln734' <Predicate = (!icmp_ln734)> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%specloopname_ln734 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [FFT.cpp:734->FFT.cpp:761]   --->   Operation 26 'specloopname' 'specloopname_ln734' <Predicate = (!icmp_ln734)> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln736 = zext i7 %j" [FFT.cpp:736->FFT.cpp:761]   --->   Operation 27 'zext' 'zext_ln736' <Predicate = (!icmp_ln734)> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln736_1 = zext i7 %j" [FFT.cpp:736->FFT.cpp:761]   --->   Operation 28 'zext' 'zext_ln736_1' <Predicate = (!icmp_ln734)> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (1.91ns)   --->   "%icmp_ln736 = icmp_ult  i8 %i, i8 %zext_ln736_1" [FFT.cpp:736->FFT.cpp:761]   --->   Operation 29 'icmp' 'icmp_ln736' <Predicate = (!icmp_ln734)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln736 = br i1 %icmp_ln736, void %for.inc.i, void %if.then.i" [FFT.cpp:736->FFT.cpp:761]   --->   Operation 30 'br' 'br_ln736' <Predicate = (!icmp_ln734)> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%p_buf_1_addr = getelementptr i32 %p_buf_1, i64 0, i64 %zext_ln734" [/opt/xilinx/tools/Vitis/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:193->FFT.cpp:736->FFT.cpp:761]   --->   Operation 31 'getelementptr' 'p_buf_1_addr' <Predicate = (!icmp_ln734 & icmp_ln736)> <Delay = 0.00>
ST_4 : Operation 32 [3/3] (1.68ns)   --->   "%p_buf_1_load = load i7 %p_buf_1_addr" [/opt/xilinx/tools/Vitis/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:193->FFT.cpp:736->FFT.cpp:761]   --->   Operation 32 'load' 'p_buf_1_load' <Predicate = (!icmp_ln734 & icmp_ln736)> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%p_buf_addr = getelementptr i32 %p_buf, i64 0, i64 %zext_ln734" [/opt/xilinx/tools/Vitis/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:193->FFT.cpp:736->FFT.cpp:761]   --->   Operation 33 'getelementptr' 'p_buf_addr' <Predicate = (!icmp_ln734 & icmp_ln736)> <Delay = 0.00>
ST_4 : Operation 34 [3/3] (1.68ns)   --->   "%p_buf_load = load i7 %p_buf_addr" [/opt/xilinx/tools/Vitis/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:193->FFT.cpp:736->FFT.cpp:761]   --->   Operation 34 'load' 'p_buf_load' <Predicate = (!icmp_ln734 & icmp_ln736)> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%p_buf_1_addr_1 = getelementptr i32 %p_buf_1, i64 0, i64 %zext_ln736" [/opt/xilinx/tools/Vitis/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:194->FFT.cpp:736->FFT.cpp:761]   --->   Operation 35 'getelementptr' 'p_buf_1_addr_1' <Predicate = (!icmp_ln734 & icmp_ln736)> <Delay = 0.00>
ST_4 : Operation 36 [3/3] (1.68ns)   --->   "%p_buf_1_load_1 = load i7 %p_buf_1_addr_1" [/opt/xilinx/tools/Vitis/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:194->FFT.cpp:736->FFT.cpp:761]   --->   Operation 36 'load' 'p_buf_1_load_1' <Predicate = (!icmp_ln734 & icmp_ln736)> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%p_buf_addr_1 = getelementptr i32 %p_buf, i64 0, i64 %zext_ln736" [/opt/xilinx/tools/Vitis/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:194->FFT.cpp:736->FFT.cpp:761]   --->   Operation 37 'getelementptr' 'p_buf_addr_1' <Predicate = (!icmp_ln734 & icmp_ln736)> <Delay = 0.00>
ST_4 : Operation 38 [3/3] (1.68ns)   --->   "%p_buf_load_1 = load i7 %p_buf_addr_1" [/opt/xilinx/tools/Vitis/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:194->FFT.cpp:736->FFT.cpp:761]   --->   Operation 38 'load' 'p_buf_load_1' <Predicate = (!icmp_ln734 & icmp_ln736)> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 39 [2/3] (1.68ns)   --->   "%p_buf_1_load = load i7 %p_buf_1_addr" [/opt/xilinx/tools/Vitis/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:193->FFT.cpp:736->FFT.cpp:761]   --->   Operation 39 'load' 'p_buf_1_load' <Predicate = (!icmp_ln734 & icmp_ln736)> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_5 : Operation 40 [2/3] (1.68ns)   --->   "%p_buf_load = load i7 %p_buf_addr" [/opt/xilinx/tools/Vitis/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:193->FFT.cpp:736->FFT.cpp:761]   --->   Operation 40 'load' 'p_buf_load' <Predicate = (!icmp_ln734 & icmp_ln736)> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_5 : Operation 41 [2/3] (1.68ns)   --->   "%p_buf_1_load_1 = load i7 %p_buf_1_addr_1" [/opt/xilinx/tools/Vitis/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:194->FFT.cpp:736->FFT.cpp:761]   --->   Operation 41 'load' 'p_buf_1_load_1' <Predicate = (!icmp_ln734 & icmp_ln736)> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_5 : Operation 42 [2/3] (1.68ns)   --->   "%p_buf_load_1 = load i7 %p_buf_addr_1" [/opt/xilinx/tools/Vitis/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:194->FFT.cpp:736->FFT.cpp:761]   --->   Operation 42 'load' 'p_buf_load_1' <Predicate = (!icmp_ln734 & icmp_ln736)> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 6 <SV = 5> <Delay = 1.68>
ST_6 : Operation 43 [1/3] ( I:1.68ns O:1.68ns )   --->   "%p_buf_1_load = load i7 %p_buf_1_addr" [/opt/xilinx/tools/Vitis/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:193->FFT.cpp:736->FFT.cpp:761]   --->   Operation 43 'load' 'p_buf_1_load' <Predicate = (icmp_ln736)> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_6 : Operation 44 [1/3] ( I:1.68ns O:1.68ns )   --->   "%p_buf_load = load i7 %p_buf_addr" [/opt/xilinx/tools/Vitis/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:193->FFT.cpp:736->FFT.cpp:761]   --->   Operation 44 'load' 'p_buf_load' <Predicate = (icmp_ln736)> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_6 : Operation 45 [1/3] ( I:1.68ns O:1.68ns )   --->   "%p_buf_1_load_1 = load i7 %p_buf_1_addr_1" [/opt/xilinx/tools/Vitis/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:194->FFT.cpp:736->FFT.cpp:761]   --->   Operation 45 'load' 'p_buf_1_load_1' <Predicate = (icmp_ln736)> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_6 : Operation 46 [1/3] ( I:1.68ns O:1.68ns )   --->   "%p_buf_load_1 = load i7 %p_buf_addr_1" [/opt/xilinx/tools/Vitis/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:194->FFT.cpp:736->FFT.cpp:761]   --->   Operation 46 'load' 'p_buf_load_1' <Predicate = (icmp_ln736)> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 7 <SV = 6> <Delay = 1.68>
ST_7 : Operation 47 [1/1] ( I:1.68ns O:1.68ns )   --->   "%store_ln194 = store i32 %p_buf_1_load_1, i7 %p_buf_1_addr" [/opt/xilinx/tools/Vitis/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:194->FFT.cpp:736->FFT.cpp:761]   --->   Operation 47 'store' 'store_ln194' <Predicate = (icmp_ln736)> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_7 : Operation 48 [1/1] ( I:1.68ns O:1.68ns )   --->   "%store_ln194 = store i32 %p_buf_load_1, i7 %p_buf_addr" [/opt/xilinx/tools/Vitis/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:194->FFT.cpp:736->FFT.cpp:761]   --->   Operation 48 'store' 'store_ln194' <Predicate = (icmp_ln736)> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 8 <SV = 7> <Delay = 1.68>
ST_8 : Operation 49 [1/1] ( I:1.68ns O:1.68ns )   --->   "%store_ln195 = store i32 %p_buf_1_load, i7 %p_buf_1_addr_1" [/opt/xilinx/tools/Vitis/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:195->FFT.cpp:736->FFT.cpp:761]   --->   Operation 49 'store' 'store_ln195' <Predicate = (icmp_ln736)> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_8 : Operation 50 [1/1] ( I:1.68ns O:1.68ns )   --->   "%store_ln195 = store i32 %p_buf_load, i7 %p_buf_addr_1" [/opt/xilinx/tools/Vitis/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:195->FFT.cpp:736->FFT.cpp:761]   --->   Operation 50 'store' 'store_ln195' <Predicate = (icmp_ln736)> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_8 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln736 = br void %for.inc.i" [FFT.cpp:736->FFT.cpp:761]   --->   Operation 51 'br' 'br_ln736' <Predicate = (icmp_ln736)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ revIdxTab]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_buf_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ p_buf]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_2                     (alloca           ) [ 011100000]
store_ln734             (store            ) [ 000000000]
br_ln0                  (br               ) [ 000000000]
i                       (load             ) [ 000110000]
icmp_ln734              (icmp             ) [ 001111000]
add_ln734               (add              ) [ 000100000]
br_ln734                (br               ) [ 000000000]
zext_ln734              (zext             ) [ 000110000]
revIdxTab_addr          (getelementptr    ) [ 000100000]
j                       (load             ) [ 000010000]
store_ln734             (store            ) [ 000000000]
br_ln734                (br               ) [ 000000000]
specpipeline_ln734      (specpipeline     ) [ 000000000]
speclooptripcount_ln734 (speclooptripcount) [ 000000000]
specloopname_ln734      (specloopname     ) [ 000000000]
zext_ln736              (zext             ) [ 000000000]
zext_ln736_1            (zext             ) [ 000000000]
icmp_ln736              (icmp             ) [ 011111111]
br_ln736                (br               ) [ 000000000]
p_buf_1_addr            (getelementptr    ) [ 011001110]
p_buf_addr              (getelementptr    ) [ 011001110]
p_buf_1_addr_1          (getelementptr    ) [ 011101111]
p_buf_addr_1            (getelementptr    ) [ 011101111]
p_buf_1_load            (load             ) [ 001100011]
p_buf_load              (load             ) [ 001100011]
p_buf_1_load_1          (load             ) [ 001000010]
p_buf_load_1            (load             ) [ 001000010]
store_ln194             (store            ) [ 000000000]
store_ln194             (store            ) [ 000000000]
store_ln195             (store            ) [ 000000000]
store_ln195             (store            ) [ 000000000]
br_ln736                (br               ) [ 000000000]
ret_ln0                 (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="revIdxTab">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="revIdxTab"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_buf_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_buf_1"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_buf">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_buf"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_71"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="32" class="1004" name="i_2_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="1" slack="0"/>
<pin id="34" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="revIdxTab_addr_gep_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="7" slack="0"/>
<pin id="38" dir="0" index="1" bw="1" slack="0"/>
<pin id="39" dir="0" index="2" bw="8" slack="0"/>
<pin id="40" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="revIdxTab_addr/2 "/>
</bind>
</comp>

<comp id="43" class="1004" name="grp_access_fu_43">
<pin_list>
<pin id="44" dir="0" index="0" bw="7" slack="0"/>
<pin id="45" dir="0" index="1" bw="7" slack="2147483647"/>
<pin id="46" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="47" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="49" class="1004" name="p_buf_1_addr_gep_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="32" slack="0"/>
<pin id="51" dir="0" index="1" bw="1" slack="0"/>
<pin id="52" dir="0" index="2" bw="8" slack="2"/>
<pin id="53" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_buf_1_addr/4 "/>
</bind>
</comp>

<comp id="56" class="1004" name="grp_access_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="7" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="1"/>
<pin id="59" dir="0" index="2" bw="0" slack="0"/>
<pin id="61" dir="0" index="4" bw="7" slack="2147483647"/>
<pin id="62" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="63" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="60" dir="1" index="3" bw="32" slack="1"/>
<pin id="64" dir="1" index="7" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="p_buf_1_load/4 p_buf_1_load_1/4 store_ln194/7 store_ln195/8 "/>
</bind>
</comp>

<comp id="66" class="1004" name="p_buf_addr_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="8" slack="2"/>
<pin id="70" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_buf_addr/4 "/>
</bind>
</comp>

<comp id="73" class="1004" name="grp_access_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="7" slack="0"/>
<pin id="75" dir="0" index="1" bw="32" slack="1"/>
<pin id="76" dir="0" index="2" bw="0" slack="0"/>
<pin id="78" dir="0" index="4" bw="7" slack="2147483647"/>
<pin id="79" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="80" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="77" dir="1" index="3" bw="32" slack="1"/>
<pin id="81" dir="1" index="7" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="p_buf_load/4 p_buf_load_1/4 store_ln194/7 store_ln195/8 "/>
</bind>
</comp>

<comp id="83" class="1004" name="p_buf_1_addr_1_gep_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="32" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="7" slack="0"/>
<pin id="87" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_buf_1_addr_1/4 "/>
</bind>
</comp>

<comp id="91" class="1004" name="p_buf_addr_1_gep_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="32" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="0" index="2" bw="7" slack="0"/>
<pin id="95" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_buf_addr_1/4 "/>
</bind>
</comp>

<comp id="99" class="1004" name="store_ln734_store_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="1" slack="0"/>
<pin id="101" dir="0" index="1" bw="8" slack="0"/>
<pin id="102" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln734/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="i_load_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="8" slack="1"/>
<pin id="106" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="icmp_ln734_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="8" slack="0"/>
<pin id="109" dir="0" index="1" bw="8" slack="0"/>
<pin id="110" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln734/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="add_ln734_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="8" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln734/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="zext_ln734_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="8" slack="0"/>
<pin id="121" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln734/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="store_ln734_store_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="8" slack="1"/>
<pin id="126" dir="0" index="1" bw="8" slack="2"/>
<pin id="127" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln734/3 "/>
</bind>
</comp>

<comp id="128" class="1004" name="zext_ln736_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="7" slack="1"/>
<pin id="130" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln736/4 "/>
</bind>
</comp>

<comp id="133" class="1004" name="zext_ln736_1_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="7" slack="1"/>
<pin id="135" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln736_1/4 "/>
</bind>
</comp>

<comp id="136" class="1004" name="icmp_ln736_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="8" slack="2"/>
<pin id="138" dir="0" index="1" bw="8" slack="0"/>
<pin id="139" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln736/4 "/>
</bind>
</comp>

<comp id="141" class="1005" name="i_2_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="8" slack="0"/>
<pin id="143" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="148" class="1005" name="i_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="8" slack="2"/>
<pin id="150" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="153" class="1005" name="icmp_ln734_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="1"/>
<pin id="155" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln734 "/>
</bind>
</comp>

<comp id="157" class="1005" name="add_ln734_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="8" slack="1"/>
<pin id="159" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln734 "/>
</bind>
</comp>

<comp id="162" class="1005" name="zext_ln734_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="64" slack="2"/>
<pin id="164" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln734 "/>
</bind>
</comp>

<comp id="168" class="1005" name="revIdxTab_addr_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="7" slack="1"/>
<pin id="170" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="revIdxTab_addr "/>
</bind>
</comp>

<comp id="173" class="1005" name="j_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="7" slack="1"/>
<pin id="175" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="179" class="1005" name="icmp_ln736_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="1"/>
<pin id="181" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln736 "/>
</bind>
</comp>

<comp id="183" class="1005" name="p_buf_1_addr_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="7" slack="1"/>
<pin id="185" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="p_buf_1_addr "/>
</bind>
</comp>

<comp id="189" class="1005" name="p_buf_addr_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="7" slack="1"/>
<pin id="191" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="p_buf_addr "/>
</bind>
</comp>

<comp id="195" class="1005" name="p_buf_1_addr_1_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="7" slack="1"/>
<pin id="197" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="p_buf_1_addr_1 "/>
</bind>
</comp>

<comp id="200" class="1005" name="p_buf_addr_1_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="7" slack="1"/>
<pin id="202" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="p_buf_addr_1 "/>
</bind>
</comp>

<comp id="205" class="1005" name="p_buf_1_load_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="2"/>
<pin id="207" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_buf_1_load "/>
</bind>
</comp>

<comp id="210" class="1005" name="p_buf_load_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="2"/>
<pin id="212" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_buf_load "/>
</bind>
</comp>

<comp id="215" class="1005" name="p_buf_1_load_1_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="1"/>
<pin id="217" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_buf_1_load_1 "/>
</bind>
</comp>

<comp id="220" class="1005" name="p_buf_load_1_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="1"/>
<pin id="222" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_buf_load_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="35"><net_src comp="6" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="41"><net_src comp="0" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="42"><net_src comp="14" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="48"><net_src comp="36" pin="3"/><net_sink comp="43" pin=0"/></net>

<net id="54"><net_src comp="2" pin="0"/><net_sink comp="49" pin=0"/></net>

<net id="55"><net_src comp="14" pin="0"/><net_sink comp="49" pin=1"/></net>

<net id="65"><net_src comp="49" pin="3"/><net_sink comp="56" pin=2"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="14" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="82"><net_src comp="66" pin="3"/><net_sink comp="73" pin=2"/></net>

<net id="88"><net_src comp="2" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="14" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="90"><net_src comp="83" pin="3"/><net_sink comp="56" pin=0"/></net>

<net id="96"><net_src comp="4" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="14" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="98"><net_src comp="91" pin="3"/><net_sink comp="73" pin=0"/></net>

<net id="103"><net_src comp="8" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="111"><net_src comp="104" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="112"><net_src comp="10" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="117"><net_src comp="104" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="118"><net_src comp="12" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="122"><net_src comp="104" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="123"><net_src comp="119" pin="1"/><net_sink comp="36" pin=2"/></net>

<net id="131"><net_src comp="128" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="132"><net_src comp="128" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="140"><net_src comp="133" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="144"><net_src comp="32" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="145"><net_src comp="141" pin="1"/><net_sink comp="99" pin=1"/></net>

<net id="146"><net_src comp="141" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="147"><net_src comp="141" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="151"><net_src comp="104" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="152"><net_src comp="148" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="156"><net_src comp="107" pin="2"/><net_sink comp="153" pin=0"/></net>

<net id="160"><net_src comp="113" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="161"><net_src comp="157" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="165"><net_src comp="119" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="166"><net_src comp="162" pin="1"/><net_sink comp="49" pin=2"/></net>

<net id="167"><net_src comp="162" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="171"><net_src comp="36" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="43" pin=0"/></net>

<net id="176"><net_src comp="43" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="173" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="178"><net_src comp="173" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="182"><net_src comp="136" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="186"><net_src comp="49" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="188"><net_src comp="183" pin="1"/><net_sink comp="56" pin=0"/></net>

<net id="192"><net_src comp="66" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="194"><net_src comp="189" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="198"><net_src comp="83" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="56" pin=0"/></net>

<net id="203"><net_src comp="91" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="208"><net_src comp="56" pin="7"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="56" pin=1"/></net>

<net id="213"><net_src comp="73" pin="7"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="73" pin=1"/></net>

<net id="218"><net_src comp="56" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="56" pin=1"/></net>

<net id="223"><net_src comp="73" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="73" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: revIdxTab | {}
	Port: p_buf_1 | {7 8 }
	Port: p_buf | {7 8 }
 - Input state : 
	Port: FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1 : revIdxTab | {2 3 }
	Port: FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1 : p_buf_1 | {4 5 6 }
	Port: FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1 : p_buf | {4 5 6 }
  - Chain level:
	State 1
		store_ln734 : 1
	State 2
		icmp_ln734 : 1
		add_ln734 : 1
		br_ln734 : 2
		zext_ln734 : 1
		revIdxTab_addr : 2
		j : 3
	State 3
	State 4
		icmp_ln736 : 1
		br_ln736 : 2
		p_buf_1_load : 1
		p_buf_load : 1
		p_buf_1_addr_1 : 1
		p_buf_1_load_1 : 2
		p_buf_addr_1 : 1
		p_buf_load_1 : 2
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|   icmp   |  icmp_ln734_fu_107  |    0    |    15   |
|          |  icmp_ln736_fu_136  |    0    |    15   |
|----------|---------------------|---------|---------|
|    add   |   add_ln734_fu_113  |    0    |    15   |
|----------|---------------------|---------|---------|
|          |  zext_ln734_fu_119  |    0    |    0    |
|   zext   |  zext_ln736_fu_128  |    0    |    0    |
|          | zext_ln736_1_fu_133 |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |    45   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln734_reg_157  |    8   |
|      i_2_reg_141     |    8   |
|       i_reg_148      |    8   |
|  icmp_ln734_reg_153  |    1   |
|  icmp_ln736_reg_179  |    1   |
|       j_reg_173      |    7   |
|p_buf_1_addr_1_reg_195|    7   |
| p_buf_1_addr_reg_183 |    7   |
|p_buf_1_load_1_reg_215|   32   |
| p_buf_1_load_reg_205 |   32   |
| p_buf_addr_1_reg_200 |    7   |
|  p_buf_addr_reg_189  |    7   |
| p_buf_load_1_reg_220 |   32   |
|  p_buf_load_reg_210  |   32   |
|revIdxTab_addr_reg_168|    7   |
|  zext_ln734_reg_162  |   64   |
+----------------------+--------+
|         Total        |   260  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_43 |  p0  |   2  |   7  |   14   ||    0    ||    9    |
| grp_access_fu_56 |  p0  |   3  |   7  |   21   ||    0    ||    14   |
| grp_access_fu_56 |  p1  |   2  |  32  |   64   ||    0    ||    9    |
| grp_access_fu_56 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
| grp_access_fu_73 |  p0  |   3  |   7  |   21   ||    0    ||    14   |
| grp_access_fu_73 |  p1  |   2  |  32  |   64   ||    0    ||    9    |
| grp_access_fu_73 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   184  || 11.3546 ||    0    ||    73   |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   45   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   11   |    0   |   73   |
|  Register |    -   |   260  |    -   |
+-----------+--------+--------+--------+
|   Total   |   11   |   260  |   118  |
+-----------+--------+--------+--------+
