// Seed: 2464701906
module module_0 #(
    parameter id_2 = 32'd97,
    parameter id_4 = 32'd53
) (
    id_1
);
  output wire id_1;
  logic _id_2;
  wire id_3[id_2 : -1], _id_4["" : 1 'd0];
  wire id_5, id_6;
  logic id_7;
  reg [1  &&  1 : -1  +  id_4] id_8;
  always id_8 <= 1 ^ -1;
endmodule
program module_1 #(
    parameter id_7 = 32'd78
) (
    id_1,
    id_2,
    id_3,
    id_4[id_7 : id_7],
    id_5,
    id_6,
    _id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  output wire id_18;
  inout wire id_17;
  input wire id_16;
  input wire id_15;
  inout wire id_14;
  output wire id_13;
  input wire id_12;
  input wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire _id_7;
  output wire id_6;
  output wire id_5;
  output logic [7:0] id_4;
  module_0 modCall_1 (id_5);
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_19;
endprogram
