****************************************
Report : Averaged Power
Design : top
Version: T-2022.03-SP5
Date   : Fri Dec  8 20:41:58 2023
****************************************



  Attributes
  ----------
      i  -  Including register clock pin internal power
      u  -  User defined power group

                        Internal  Switching  Leakage    Total
Power Group             Power     Power      Power      Power   (     %)  Attrs
--------------------------------------------------------------------------------
clock_network              0.0000    0.0000    0.0000    0.0000 (  N/A )  i
register                   0.0000    0.0000    0.0000    0.0000 (  N/A )  
combinational              0.0000    0.0000    0.0000    0.0000 (  N/A )  
sequential                 0.0000    0.0000    0.0000    0.0000 (  N/A )  
memory                     0.0000    0.0000    0.0000    0.0000 (  N/A )  
io_pad                     0.0000    0.0000    0.0000    0.0000 (  N/A )  
black_box                  0.0000    0.0000    0.0000    0.0000 (  N/A )  

  Net Switching Power  =    0.0000           
  Cell Internal Power  =    0.0000           
  Cell Leakage Power   =    0.0000           
                         ---------
Total Power            =    0.0000           

1
