#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x123a160 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x123a2f0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1247940 .functor NOT 1, L_0x12738e0, C4<0>, C4<0>, C4<0>;
L_0x1273640 .functor XOR 1, L_0x12734e0, L_0x12735a0, C4<0>, C4<0>;
L_0x12737d0 .functor XOR 1, L_0x1273640, L_0x1273700, C4<0>, C4<0>;
v0x126eb70_0 .net *"_ivl_10", 0 0, L_0x1273700;  1 drivers
v0x126ec70_0 .net *"_ivl_12", 0 0, L_0x12737d0;  1 drivers
v0x126ed50_0 .net *"_ivl_2", 0 0, L_0x1270a00;  1 drivers
v0x126ee10_0 .net *"_ivl_4", 0 0, L_0x12734e0;  1 drivers
v0x126eef0_0 .net *"_ivl_6", 0 0, L_0x12735a0;  1 drivers
v0x126f020_0 .net *"_ivl_8", 0 0, L_0x1273640;  1 drivers
v0x126f100_0 .net "a", 0 0, v0x126b170_0;  1 drivers
v0x126f1a0_0 .net "b", 0 0, v0x126b210_0;  1 drivers
v0x126f240_0 .net "c", 0 0, v0x126b2b0_0;  1 drivers
v0x126f2e0_0 .var "clk", 0 0;
v0x126f380_0 .net "d", 0 0, v0x126b3f0_0;  1 drivers
v0x126f420_0 .net "q_dut", 0 0, L_0x1273380;  1 drivers
v0x126f4c0_0 .net "q_ref", 0 0, L_0x12479b0;  1 drivers
v0x126f560_0 .var/2u "stats1", 159 0;
v0x126f600_0 .var/2u "strobe", 0 0;
v0x126f6a0_0 .net "tb_match", 0 0, L_0x12738e0;  1 drivers
v0x126f760_0 .net "tb_mismatch", 0 0, L_0x1247940;  1 drivers
v0x126f820_0 .net "wavedrom_enable", 0 0, v0x126b4e0_0;  1 drivers
v0x126f8c0_0 .net "wavedrom_title", 511 0, v0x126b580_0;  1 drivers
L_0x1270a00 .concat [ 1 0 0 0], L_0x12479b0;
L_0x12734e0 .concat [ 1 0 0 0], L_0x12479b0;
L_0x12735a0 .concat [ 1 0 0 0], L_0x1273380;
L_0x1273700 .concat [ 1 0 0 0], L_0x12479b0;
L_0x12738e0 .cmp/eeq 1, L_0x1270a00, L_0x12737d0;
S_0x123a480 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x123a2f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1225ea0 .functor OR 1, v0x126b170_0, v0x126b210_0, C4<0>, C4<0>;
L_0x123abe0 .functor OR 1, v0x126b2b0_0, v0x126b3f0_0, C4<0>, C4<0>;
L_0x12479b0 .functor AND 1, L_0x1225ea0, L_0x123abe0, C4<1>, C4<1>;
v0x1247bb0_0 .net *"_ivl_0", 0 0, L_0x1225ea0;  1 drivers
v0x1247c50_0 .net *"_ivl_2", 0 0, L_0x123abe0;  1 drivers
v0x1225ff0_0 .net "a", 0 0, v0x126b170_0;  alias, 1 drivers
v0x1226090_0 .net "b", 0 0, v0x126b210_0;  alias, 1 drivers
v0x126a5f0_0 .net "c", 0 0, v0x126b2b0_0;  alias, 1 drivers
v0x126a700_0 .net "d", 0 0, v0x126b3f0_0;  alias, 1 drivers
v0x126a7c0_0 .net "q", 0 0, L_0x12479b0;  alias, 1 drivers
S_0x126a920 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x123a2f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x126b170_0 .var "a", 0 0;
v0x126b210_0 .var "b", 0 0;
v0x126b2b0_0 .var "c", 0 0;
v0x126b350_0 .net "clk", 0 0, v0x126f2e0_0;  1 drivers
v0x126b3f0_0 .var "d", 0 0;
v0x126b4e0_0 .var "wavedrom_enable", 0 0;
v0x126b580_0 .var "wavedrom_title", 511 0;
E_0x1235100/0 .event negedge, v0x126b350_0;
E_0x1235100/1 .event posedge, v0x126b350_0;
E_0x1235100 .event/or E_0x1235100/0, E_0x1235100/1;
E_0x1235350 .event posedge, v0x126b350_0;
E_0x121e9f0 .event negedge, v0x126b350_0;
S_0x126ac70 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x126a920;
 .timescale -12 -12;
v0x126ae70_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x126af70 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x126a920;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x126b6e0 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x123a2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x126fbf0 .functor NOT 1, v0x126b170_0, C4<0>, C4<0>, C4<0>;
L_0x126fc80 .functor NOT 1, v0x126b210_0, C4<0>, C4<0>, C4<0>;
L_0x126fd10 .functor AND 1, L_0x126fbf0, L_0x126fc80, C4<1>, C4<1>;
L_0x126fd80 .functor NOT 1, v0x126b2b0_0, C4<0>, C4<0>, C4<0>;
L_0x126fe20 .functor AND 1, L_0x126fd10, L_0x126fd80, C4<1>, C4<1>;
L_0x126ff30 .functor AND 1, L_0x126fe20, v0x126b3f0_0, C4<1>, C4<1>;
L_0x1270030 .functor NOT 1, v0x126b170_0, C4<0>, C4<0>, C4<0>;
L_0x12700a0 .functor NOT 1, v0x126b210_0, C4<0>, C4<0>, C4<0>;
L_0x1270160 .functor AND 1, L_0x1270030, L_0x12700a0, C4<1>, C4<1>;
L_0x1270270 .functor AND 1, L_0x1270160, v0x126b2b0_0, C4<1>, C4<1>;
L_0x1270390 .functor NOT 1, v0x126b3f0_0, C4<0>, C4<0>, C4<0>;
L_0x1270400 .functor AND 1, L_0x1270270, L_0x1270390, C4<1>, C4<1>;
L_0x1270530 .functor OR 1, L_0x126ff30, L_0x1270400, C4<0>, C4<0>;
L_0x1270640 .functor NOT 1, v0x126b170_0, C4<0>, C4<0>, C4<0>;
L_0x12704c0 .functor AND 1, L_0x1270640, v0x126b210_0, C4<1>, C4<1>;
L_0x1270780 .functor NOT 1, v0x126b2b0_0, C4<0>, C4<0>, C4<0>;
L_0x1270880 .functor AND 1, L_0x12704c0, L_0x1270780, C4<1>, C4<1>;
L_0x1270990 .functor NOT 1, v0x126b3f0_0, C4<0>, C4<0>, C4<0>;
L_0x1270aa0 .functor AND 1, L_0x1270880, L_0x1270990, C4<1>, C4<1>;
L_0x1270bb0 .functor OR 1, L_0x1270530, L_0x1270aa0, C4<0>, C4<0>;
L_0x1270d70 .functor NOT 1, v0x126b170_0, C4<0>, C4<0>, C4<0>;
L_0x1270ef0 .functor AND 1, L_0x1270d70, v0x126b210_0, C4<1>, C4<1>;
L_0x1271180 .functor AND 1, L_0x1270ef0, v0x126b2b0_0, C4<1>, C4<1>;
L_0x1271350 .functor AND 1, L_0x1271180, v0x126b3f0_0, C4<1>, C4<1>;
L_0x12715f0 .functor OR 1, L_0x1270bb0, L_0x1271350, C4<0>, C4<0>;
L_0x1271700 .functor NOT 1, v0x126b210_0, C4<0>, C4<0>, C4<0>;
L_0x1271850 .functor AND 1, v0x126b170_0, L_0x1271700, C4<1>, C4<1>;
L_0x1271910 .functor NOT 1, v0x126b2b0_0, C4<0>, C4<0>, C4<0>;
L_0x1271a70 .functor AND 1, L_0x1271850, L_0x1271910, C4<1>, C4<1>;
L_0x1271b80 .functor NOT 1, v0x126b3f0_0, C4<0>, C4<0>, C4<0>;
L_0x1271cf0 .functor AND 1, L_0x1271a70, L_0x1271b80, C4<1>, C4<1>;
L_0x1271e00 .functor OR 1, L_0x12715f0, L_0x1271cf0, C4<0>, C4<0>;
L_0x1272020 .functor NOT 1, v0x126b210_0, C4<0>, C4<0>, C4<0>;
L_0x1272090 .functor AND 1, v0x126b170_0, L_0x1272020, C4<1>, C4<1>;
L_0x1272270 .functor AND 1, L_0x1272090, v0x126b2b0_0, C4<1>, C4<1>;
L_0x1272330 .functor AND 1, L_0x1272270, v0x126b3f0_0, C4<1>, C4<1>;
L_0x1272520 .functor OR 1, L_0x1271e00, L_0x1272330, C4<0>, C4<0>;
L_0x1272630 .functor AND 1, v0x126b170_0, v0x126b210_0, C4<1>, C4<1>;
L_0x12727e0 .functor NOT 1, v0x126b2b0_0, C4<0>, C4<0>, C4<0>;
L_0x1272850 .functor AND 1, L_0x1272630, L_0x12727e0, C4<1>, C4<1>;
L_0x1272ab0 .functor AND 1, L_0x1272850, v0x126b3f0_0, C4<1>, C4<1>;
L_0x1272b70 .functor OR 1, L_0x1272520, L_0x1272ab0, C4<0>, C4<0>;
L_0x1272de0 .functor AND 1, v0x126b170_0, v0x126b210_0, C4<1>, C4<1>;
L_0x1272e50 .functor AND 1, L_0x1272de0, v0x126b2b0_0, C4<1>, C4<1>;
L_0x1273080 .functor NOT 1, v0x126b3f0_0, C4<0>, C4<0>, C4<0>;
L_0x12730f0 .functor AND 1, L_0x1272e50, L_0x1273080, C4<1>, C4<1>;
L_0x1273380 .functor OR 1, L_0x1272b70, L_0x12730f0, C4<0>, C4<0>;
v0x126b9d0_0 .net *"_ivl_0", 0 0, L_0x126fbf0;  1 drivers
v0x126bab0_0 .net *"_ivl_10", 0 0, L_0x126ff30;  1 drivers
v0x126bb90_0 .net *"_ivl_12", 0 0, L_0x1270030;  1 drivers
v0x126bc80_0 .net *"_ivl_14", 0 0, L_0x12700a0;  1 drivers
v0x126bd60_0 .net *"_ivl_16", 0 0, L_0x1270160;  1 drivers
v0x126be90_0 .net *"_ivl_18", 0 0, L_0x1270270;  1 drivers
v0x126bf70_0 .net *"_ivl_2", 0 0, L_0x126fc80;  1 drivers
v0x126c050_0 .net *"_ivl_20", 0 0, L_0x1270390;  1 drivers
v0x126c130_0 .net *"_ivl_22", 0 0, L_0x1270400;  1 drivers
v0x126c210_0 .net *"_ivl_24", 0 0, L_0x1270530;  1 drivers
v0x126c2f0_0 .net *"_ivl_26", 0 0, L_0x1270640;  1 drivers
v0x126c3d0_0 .net *"_ivl_28", 0 0, L_0x12704c0;  1 drivers
v0x126c4b0_0 .net *"_ivl_30", 0 0, L_0x1270780;  1 drivers
v0x126c590_0 .net *"_ivl_32", 0 0, L_0x1270880;  1 drivers
v0x126c670_0 .net *"_ivl_34", 0 0, L_0x1270990;  1 drivers
v0x126c750_0 .net *"_ivl_36", 0 0, L_0x1270aa0;  1 drivers
v0x126c830_0 .net *"_ivl_38", 0 0, L_0x1270bb0;  1 drivers
v0x126c910_0 .net *"_ivl_4", 0 0, L_0x126fd10;  1 drivers
v0x126c9f0_0 .net *"_ivl_40", 0 0, L_0x1270d70;  1 drivers
v0x126cad0_0 .net *"_ivl_42", 0 0, L_0x1270ef0;  1 drivers
v0x126cbb0_0 .net *"_ivl_44", 0 0, L_0x1271180;  1 drivers
v0x126cc90_0 .net *"_ivl_46", 0 0, L_0x1271350;  1 drivers
v0x126cd70_0 .net *"_ivl_48", 0 0, L_0x12715f0;  1 drivers
v0x126ce50_0 .net *"_ivl_50", 0 0, L_0x1271700;  1 drivers
v0x126cf30_0 .net *"_ivl_52", 0 0, L_0x1271850;  1 drivers
v0x126d010_0 .net *"_ivl_54", 0 0, L_0x1271910;  1 drivers
v0x126d0f0_0 .net *"_ivl_56", 0 0, L_0x1271a70;  1 drivers
v0x126d1d0_0 .net *"_ivl_58", 0 0, L_0x1271b80;  1 drivers
v0x126d2b0_0 .net *"_ivl_6", 0 0, L_0x126fd80;  1 drivers
v0x126d390_0 .net *"_ivl_60", 0 0, L_0x1271cf0;  1 drivers
v0x126d470_0 .net *"_ivl_62", 0 0, L_0x1271e00;  1 drivers
v0x126d550_0 .net *"_ivl_64", 0 0, L_0x1272020;  1 drivers
v0x126d630_0 .net *"_ivl_66", 0 0, L_0x1272090;  1 drivers
v0x126d920_0 .net *"_ivl_68", 0 0, L_0x1272270;  1 drivers
v0x126da00_0 .net *"_ivl_70", 0 0, L_0x1272330;  1 drivers
v0x126dae0_0 .net *"_ivl_72", 0 0, L_0x1272520;  1 drivers
v0x126dbc0_0 .net *"_ivl_74", 0 0, L_0x1272630;  1 drivers
v0x126dca0_0 .net *"_ivl_76", 0 0, L_0x12727e0;  1 drivers
v0x126dd80_0 .net *"_ivl_78", 0 0, L_0x1272850;  1 drivers
v0x126de60_0 .net *"_ivl_8", 0 0, L_0x126fe20;  1 drivers
v0x126df40_0 .net *"_ivl_80", 0 0, L_0x1272ab0;  1 drivers
v0x126e020_0 .net *"_ivl_82", 0 0, L_0x1272b70;  1 drivers
v0x126e100_0 .net *"_ivl_84", 0 0, L_0x1272de0;  1 drivers
v0x126e1e0_0 .net *"_ivl_86", 0 0, L_0x1272e50;  1 drivers
v0x126e2c0_0 .net *"_ivl_88", 0 0, L_0x1273080;  1 drivers
v0x126e3a0_0 .net *"_ivl_90", 0 0, L_0x12730f0;  1 drivers
v0x126e480_0 .net "a", 0 0, v0x126b170_0;  alias, 1 drivers
v0x126e520_0 .net "b", 0 0, v0x126b210_0;  alias, 1 drivers
v0x126e610_0 .net "c", 0 0, v0x126b2b0_0;  alias, 1 drivers
v0x126e700_0 .net "d", 0 0, v0x126b3f0_0;  alias, 1 drivers
v0x126e7f0_0 .net "q", 0 0, L_0x1273380;  alias, 1 drivers
S_0x126e950 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x123a2f0;
 .timescale -12 -12;
E_0x1234ea0 .event anyedge, v0x126f600_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x126f600_0;
    %nor/r;
    %assign/vec4 v0x126f600_0, 0;
    %wait E_0x1234ea0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x126a920;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x126b3f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x126b2b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x126b210_0, 0;
    %assign/vec4 v0x126b170_0, 0;
    %wait E_0x121e9f0;
    %wait E_0x1235350;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x126b3f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x126b2b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x126b210_0, 0;
    %assign/vec4 v0x126b170_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1235100;
    %load/vec4 v0x126b170_0;
    %load/vec4 v0x126b210_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x126b2b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x126b3f0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x126b3f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x126b2b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x126b210_0, 0;
    %assign/vec4 v0x126b170_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x126af70;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1235100;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x126b3f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x126b2b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x126b210_0, 0;
    %assign/vec4 v0x126b170_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x123a2f0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x126f2e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x126f600_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x123a2f0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x126f2e0_0;
    %inv;
    %store/vec4 v0x126f2e0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x123a2f0;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x126b350_0, v0x126f760_0, v0x126f100_0, v0x126f1a0_0, v0x126f240_0, v0x126f380_0, v0x126f4c0_0, v0x126f420_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x123a2f0;
T_7 ;
    %load/vec4 v0x126f560_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x126f560_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x126f560_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x126f560_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x126f560_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x126f560_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x126f560_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x123a2f0;
T_8 ;
    %wait E_0x1235100;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x126f560_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x126f560_0, 4, 32;
    %load/vec4 v0x126f6a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x126f560_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x126f560_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x126f560_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x126f560_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x126f4c0_0;
    %load/vec4 v0x126f4c0_0;
    %load/vec4 v0x126f420_0;
    %xor;
    %load/vec4 v0x126f4c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x126f560_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x126f560_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x126f560_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x126f560_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit3/circuit3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can5_depth0/human/circuit3/iter0/response2/top_module.sv";
