# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../task2/debounce.vhd" \
"../../../../../task2/gcd.vhd" \
"../../../../../task2/gcd_top.vhd" \

# Do not sort compile order
nosort
