# Automatically generated STL formula
# Model: BTL_artificial
# Requirement: BTL_act1_artificial
# Author: Johan Lidén Eddeland

# The following systems have been skipped and logged:

# Parameters
param t_init_BTL_artificial = 0, t_final_BTL_artificial = 30, dt = 0.04, artificial_ADI_BTL_constant = 30, fixedStepSize = 0.04, BTL_notAlwaysTime = 0.04, BTL_subsystem1_rpmLimit = 1500, BTL_subsystem1_speedLimit = 10, BTL_preconditionSpeedLim = 20, BTL_preconditionGear = 1, BTL_preconditionSub1Value = 2, BTL_preconditionSub1Value2 = 4, BTL_sub1Value = 2

##########
# Inport #
##########
# BTL_act1_artificial_sub1 := artificial_ADI_BTL[t]
# Depth: 		0
# Modal depth: 	0
# Start delay: 	0
# End delay: 	0
# Type: 		signal_exp

############
# Constant #
############
# BTL_act1_artificial_sub2 := artificial_ADI_BTL_constant
# Depth: 		0
# Modal depth: 	0
# Start delay: 	0
# End delay: 	0
# Type: 		signal_exp

######################
# RelationalOperator #
######################
# BTL_act1_artificial_sub3 := (artificial_ADI_BTL[t] <= artificial_ADI_BTL_constant)
# Depth: 		1
# Modal depth: 	0
# Start delay: 	0
# End delay: 	0
# Type: 		phi_exp

############
# Constant #
############
# BTL_act1_artificial_sub4 := fixedStepSize
# Depth: 		0
# Modal depth: 	0
# Start delay: 	0
# End delay: 	0
# Type: 		signal_exp

############
# Constant #
############
# BTL_act1_artificial_sub5 := BTL_notAlwaysTime
# Depth: 		0
# Modal depth: 	0
# Start delay: 	0
# End delay: 	0
# Type: 		signal_exp

##########
# Inport #
##########
# BTL_act1_artificial_sub6 := speed[t]
# Depth: 		0
# Modal depth: 	0
# Start delay: 	0
# End delay: 	0
# Type: 		signal_exp

##########
# Inport #
##########
# BTL_act1_artificial_sub7 := gear[t]
# Depth: 		0
# Modal depth: 	0
# Start delay: 	0
# End delay: 	0
# Type: 		signal_exp

##########
# Inport #
##########
# BTL_act1_artificial_sub8 := RPM[t]
# Depth: 		0
# Modal depth: 	0
# Start delay: 	0
# End delay: 	0
# Type: 		signal_exp

# Start of SubSystem (subsystem1) #
	############
	# Constant #
	############
	# BTL_act1_artificial_sub9 := 4
	# Depth: 		0
	# Modal depth: 	0
	# Start delay: 	0
	# End delay: 	0
	# Type: 		signal_exp

	############
	# Constant #
	############
	# BTL_act1_artificial_sub10 := BTL_subsystem1_rpmLimit
	# Depth: 		0
	# Modal depth: 	0
	# Start delay: 	0
	# End delay: 	0
	# Type: 		signal_exp

	######################
	# RelationalOperator #
	######################
	# BTL_act1_artificial_sub11 := (RPM[t] <= BTL_subsystem1_rpmLimit)
	# Depth: 		1
	# Modal depth: 	0
	# Start delay: 	0
	# End delay: 	0
	# Type: 		phi_exp

	############
	# Constant #
	############
	# BTL_act1_artificial_sub12 := BTL_subsystem1_speedLimit
	# Depth: 		0
	# Modal depth: 	0
	# Start delay: 	0
	# End delay: 	0
	# Type: 		signal_exp

	######################
	# RelationalOperator #
	######################
	# BTL_act1_artificial_sub13 := (speed[t] < BTL_subsystem1_speedLimit)
	# Depth: 		1
	# Modal depth: 	0
	# Start delay: 	0
	# End delay: 	0
	# Type: 		phi_exp

	#########
	# Logic #
	#########
	# BTL_act1_artificial_sub14 := ((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))
	# Depth: 		2
	# Modal depth: 	0
	# Start delay: 	0
	# End delay: 	0
	# Type: 		phi_exp

	############
	# Constant #
	############
	# BTL_act1_artificial_sub15 := 3
	# Depth: 		0
	# Modal depth: 	0
	# Start delay: 	0
	# End delay: 	0
	# Type: 		signal_exp

	######################
	# RelationalOperator #
	######################
	# BTL_act1_artificial_sub16 := (RPM[t] > BTL_subsystem1_rpmLimit)
	# Depth: 		1
	# Modal depth: 	0
	# Start delay: 	0
	# End delay: 	0
	# Type: 		phi_exp

	#########
	# Logic #
	#########
	# BTL_act1_artificial_sub17 := ((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))
	# Depth: 		2
	# Modal depth: 	0
	# Start delay: 	0
	# End delay: 	0
	# Type: 		phi_exp

	############
	# Constant #
	############
	# BTL_act1_artificial_sub18 := 2
	# Depth: 		0
	# Modal depth: 	0
	# Start delay: 	0
	# End delay: 	0
	# Type: 		signal_exp

	######################
	# RelationalOperator #
	######################
	# BTL_act1_artificial_sub19 := (speed[t] > BTL_subsystem1_speedLimit)
	# Depth: 		1
	# Modal depth: 	0
	# Start delay: 	0
	# End delay: 	0
	# Type: 		phi_exp

	#########
	# Logic #
	#########
	# BTL_act1_artificial_sub20 := ((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit))
	# Depth: 		2
	# Modal depth: 	0
	# Start delay: 	0
	# End delay: 	0
	# Type: 		phi_exp

	############
	# Constant #
	############
	# BTL_act1_artificial_sub21 := 1
	# Depth: 		0
	# Modal depth: 	0
	# Start delay: 	0
	# End delay: 	0
	# Type: 		signal_exp

	#########
	# Logic #
	#########
	# BTL_act1_artificial_sub22 := ((speed[t] > BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))
	# Depth: 		2
	# Modal depth: 	0
	# Start delay: 	0
	# End delay: 	0
	# Type: 		phi_exp

	############
	# Constant #
	############
	# BTL_act1_artificial_sub23 := 0
	# Depth: 		0
	# Modal depth: 	0
	# Start delay: 	0
	# End delay: 	0
	# Type: 		signal_exp

	#######
	# Abs #
	#######
	# BTL_act1_artificial_sub24 := abs(speed[t])
	# Depth: 		1
	# Modal depth: 	0
	# Start delay: 	0
	# End delay: 	0
	# Type: 		signal_exp

	######################
	# RelationalOperator #
	######################
	# BTL_act1_artificial_sub25 := (abs(speed[t]) <= BTL_subsystem1_speedLimit)
	# Depth: 		2
	# Modal depth: 	0
	# Start delay: 	0
	# End delay: 	0
	# Type: 		phi_exp

	############
	# Constant #
	############
	# BTL_act1_artificial_sub26 := 5
	# Depth: 		0
	# Modal depth: 	0
	# Start delay: 	0
	# End delay: 	0
	# Type: 		signal_exp

	##########
	# Switch #
	##########
	# BTL_act1_artificial_sub27 := ((abs(speed[t]) <= BTL_subsystem1_speedLimit) and 0) or(not((abs(speed[t]) <= BTL_subsystem1_speedLimit)) and 5)
	# Depth: 		4
	# Modal depth: 	0
	# Start delay: 	0
	# End delay: 	0
	# Type: 		signal_exp

	##########
	# Switch #
	##########
	# BTL_act1_artificial_sub28 := (((speed[t] > BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit)) and 1) or(not(((speed[t] > BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and (abs(speed[t]) <= BTL_subsystem1_speedLimit) and 0) or(not(((speed[t] > BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and not((abs(speed[t]) <= BTL_subsystem1_speedLimit)) and 5)
	# Depth: 		6
	# Modal depth: 	0
	# Start delay: 	0
	# End delay: 	0
	# Type: 		signal_exp

	##########
	# Switch #
	##########
	# BTL_act1_artificial_sub29 := (((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit)) and 2) or(not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit))) and ((speed[t] > BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit)) and 1) or(not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit))) and not(((speed[t] > BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and (abs(speed[t]) <= BTL_subsystem1_speedLimit) and 0) or(not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit))) and not(((speed[t] > BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and not((abs(speed[t]) <= BTL_subsystem1_speedLimit)) and 5)
	# Depth: 		8
	# Modal depth: 	0
	# Start delay: 	0
	# End delay: 	0
	# Type: 		signal_exp

	##########
	# Switch #
	##########
	# BTL_act1_artificial_sub30 := (((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit)) and 3) or(not(((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and ((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit)) and 2) or(not(((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit))) and ((speed[t] > BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit)) and 1) or(not(((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit))) and not(((speed[t] > BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and (abs(speed[t]) <= BTL_subsystem1_speedLimit) and 0) or(not(((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit))) and not(((speed[t] > BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and not((abs(speed[t]) <= BTL_subsystem1_speedLimit)) and 5)
	# Depth: 		10
	# Modal depth: 	0
	# Start delay: 	0
	# End delay: 	0
	# Type: 		signal_exp

	##########
	# Switch #
	##########
	# BTL_act1_artificial_sub31 := (((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit)) and 4) or(not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and ((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit)) and 3) or(not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and not(((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and ((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit)) and 2) or(not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and not(((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit))) and ((speed[t] > BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit)) and 1) or(not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and not(((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit))) and not(((speed[t] > BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and (abs(speed[t]) <= BTL_subsystem1_speedLimit) and 0) or(not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and not(((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit))) and not(((speed[t] > BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and not((abs(speed[t]) <= BTL_subsystem1_speedLimit)) and 5)
	# Depth: 		12
	# Modal depth: 	0
	# Start delay: 	0
	# End delay: 	0
	# Type: 		signal_exp

# End of SubSystem (subsystem1) #

# Start of SubSystem (Preconditions) #
	############
	# Constant #
	############
	# BTL_act1_artificial_sub32 := BTL_preconditionSpeedLim
	# Depth: 		0
	# Modal depth: 	0
	# Start delay: 	0
	# End delay: 	0
	# Type: 		signal_exp

	######################
	# RelationalOperator #
	######################
	# BTL_act1_artificial_sub33 := (speed[t] < BTL_preconditionSpeedLim)
	# Depth: 		1
	# Modal depth: 	0
	# Start delay: 	0
	# End delay: 	0
	# Type: 		phi_exp

	############
	# Constant #
	############
	# BTL_act1_artificial_sub34 := BTL_preconditionGear
	# Depth: 		0
	# Modal depth: 	0
	# Start delay: 	0
	# End delay: 	0
	# Type: 		signal_exp

	######################
	# RelationalOperator #
	######################
	# BTL_act1_artificial_sub35 := (gear[t] == BTL_preconditionGear)
	# Depth: 		1
	# Modal depth: 	0
	# Start delay: 	0
	# End delay: 	0
	# Type: 		phi_exp

	############
	# Constant #
	############
	# BTL_act1_artificial_sub36 := BTL_preconditionSub1Value
	# Depth: 		0
	# Modal depth: 	0
	# Start delay: 	0
	# End delay: 	0
	# Type: 		signal_exp

	######################
	# RelationalOperator #
	######################
	# BTL_act1_artificial_sub37 := (((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit)) and (4 == BTL_preconditionSub1Value)) or(not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and ((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit)) and (3 == BTL_preconditionSub1Value)) or(not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and not(((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and ((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit)) and (2 == BTL_preconditionSub1Value)) or(not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and not(((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit))) and ((speed[t] > BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit)) and (1 == BTL_preconditionSub1Value)) or(not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and not(((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit))) and not(((speed[t] > BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and (abs(speed[t]) <= BTL_subsystem1_speedLimit) and (0 == BTL_preconditionSub1Value)) or(not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and not(((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit))) and not(((speed[t] > BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and not((abs(speed[t]) <= BTL_subsystem1_speedLimit)) and (5 == BTL_preconditionSub1Value))
	# Depth: 		13
	# Modal depth: 	0
	# Start delay: 	0
	# End delay: 	0
	# Type: 		phi_exp

	############
	# Constant #
	############
	# BTL_act1_artificial_sub38 := BTL_preconditionSub1Value2
	# Depth: 		0
	# Modal depth: 	0
	# Start delay: 	0
	# End delay: 	0
	# Type: 		signal_exp

	######################
	# RelationalOperator #
	######################
	# BTL_act1_artificial_sub39 := (((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit)) and (4 == BTL_preconditionSub1Value2)) or(not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and ((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit)) and (3 == BTL_preconditionSub1Value2)) or(not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and not(((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and ((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit)) and (2 == BTL_preconditionSub1Value2)) or(not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and not(((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit))) and ((speed[t] > BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit)) and (1 == BTL_preconditionSub1Value2)) or(not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and not(((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit))) and not(((speed[t] > BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and (abs(speed[t]) <= BTL_subsystem1_speedLimit) and (0 == BTL_preconditionSub1Value2)) or(not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and not(((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit))) and not(((speed[t] > BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and not((abs(speed[t]) <= BTL_subsystem1_speedLimit)) and (5 == BTL_preconditionSub1Value2))
	# Depth: 		13
	# Modal depth: 	0
	# Start delay: 	0
	# End delay: 	0
	# Type: 		phi_exp

	#########
	# Logic #
	#########
	# BTL_act1_artificial_sub40 := (((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit)) and ((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit)) and ((4 == BTL_preconditionSub1Value)  or  (4 == BTL_preconditionSub1Value2))) or(not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and ((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit)) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and ((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit)) and ((3 == BTL_preconditionSub1Value)  or  (3 == BTL_preconditionSub1Value2))) or(not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and not(((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and ((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit)) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and not(((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and ((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit)) and ((2 == BTL_preconditionSub1Value)  or  (2 == BTL_preconditionSub1Value2))) or(not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and not(((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit))) and ((speed[t] > BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit)) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and not(((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit))) and ((speed[t] > BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit)) and ((1 == BTL_preconditionSub1Value)  or  (1 == BTL_preconditionSub1Value2))) or(not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and not(((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit))) and not(((speed[t] > BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and (abs(speed[t]) <= BTL_subsystem1_speedLimit) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and not(((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit))) and not(((speed[t] > BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and (abs(speed[t]) <= BTL_subsystem1_speedLimit) and ((0 == BTL_preconditionSub1Value)  or  (0 == BTL_preconditionSub1Value2))) or(not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and not(((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit))) and not(((speed[t] > BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and not((abs(speed[t]) <= BTL_subsystem1_speedLimit)) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and not(((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit))) and not(((speed[t] > BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and not((abs(speed[t]) <= BTL_subsystem1_speedLimit)) and ((5 == BTL_preconditionSub1Value)  or  (5 == BTL_preconditionSub1Value2)))
	# Depth: 		14
	# Modal depth: 	0
	# Start delay: 	0
	# End delay: 	0
	# Type: 		phi_exp

	#########
	# Logic #
	#########
	# BTL_act1_artificial_sub41 := (((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit)) and ((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit)) and (((speed[t] < BTL_preconditionSpeedLim)  and  (gear[t] == BTL_preconditionGear))  and  ((4 == BTL_preconditionSub1Value)  or  (4 == BTL_preconditionSub1Value2)))) or(not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and ((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit)) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and ((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit)) and (((speed[t] < BTL_preconditionSpeedLim)  and  (gear[t] == BTL_preconditionGear))  and  ((3 == BTL_preconditionSub1Value)  or  (3 == BTL_preconditionSub1Value2)))) or(not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and not(((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and ((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit)) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and not(((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and ((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit)) and (((speed[t] < BTL_preconditionSpeedLim)  and  (gear[t] == BTL_preconditionGear))  and  ((2 == BTL_preconditionSub1Value)  or  (2 == BTL_preconditionSub1Value2)))) or(not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and not(((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit))) and ((speed[t] > BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit)) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and not(((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit))) and ((speed[t] > BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit)) and (((speed[t] < BTL_preconditionSpeedLim)  and  (gear[t] == BTL_preconditionGear))  and  ((1 == BTL_preconditionSub1Value)  or  (1 == BTL_preconditionSub1Value2)))) or(not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and not(((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit))) and not(((speed[t] > BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and (abs(speed[t]) <= BTL_subsystem1_speedLimit) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and not(((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit))) and not(((speed[t] > BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and (abs(speed[t]) <= BTL_subsystem1_speedLimit) and (((speed[t] < BTL_preconditionSpeedLim)  and  (gear[t] == BTL_preconditionGear))  and  ((0 == BTL_preconditionSub1Value)  or  (0 == BTL_preconditionSub1Value2)))) or(not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and not(((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit))) and not(((speed[t] > BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and not((abs(speed[t]) <= BTL_subsystem1_speedLimit)) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and not(((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit))) and not(((speed[t] > BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and not((abs(speed[t]) <= BTL_subsystem1_speedLimit)) and (((speed[t] < BTL_preconditionSpeedLim)  and  (gear[t] == BTL_preconditionGear))  and  ((5 == BTL_preconditionSub1Value)  or  (5 == BTL_preconditionSub1Value2))))
	# Depth: 		15
	# Modal depth: 	0
	# Start delay: 	0
	# End delay: 	0
	# Type: 		phi_exp

# End of SubSystem (Preconditions) #

############
# Constant #
############
# BTL_act1_artificial_sub42 := BTL_sub1Value
# Depth: 		0
# Modal depth: 	0
# Start delay: 	0
# End delay: 	0
# Type: 		signal_exp

######################
# RelationalOperator #
######################
# BTL_act1_artificial_sub43 := (((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit)) and (4 == BTL_sub1Value)) or(not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and ((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit)) and (3 == BTL_sub1Value)) or(not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and not(((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and ((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit)) and (2 == BTL_sub1Value)) or(not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and not(((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit))) and ((speed[t] > BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit)) and (1 == BTL_sub1Value)) or(not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and not(((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit))) and not(((speed[t] > BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and (abs(speed[t]) <= BTL_subsystem1_speedLimit) and (0 == BTL_sub1Value)) or(not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and not(((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit))) and not(((speed[t] > BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and not((abs(speed[t]) <= BTL_subsystem1_speedLimit)) and (5 == BTL_sub1Value))
# Depth: 		13
# Modal depth: 	0
# Start delay: 	0
# End delay: 	0
# Type: 		phi_exp

#########
# Logic #
#########
# BTL_act1_artificial_sub44 := (((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit)) and ((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit)) and ((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit)) and ((((speed[t] < BTL_preconditionSpeedLim)  and  (gear[t] == BTL_preconditionGear))  and  ((4 == BTL_preconditionSub1Value)  or  (4 == BTL_preconditionSub1Value2)))  and  (4 == BTL_sub1Value))) or(not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and ((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit)) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and ((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit)) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and ((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit)) and ((((speed[t] < BTL_preconditionSpeedLim)  and  (gear[t] == BTL_preconditionGear))  and  ((3 == BTL_preconditionSub1Value)  or  (3 == BTL_preconditionSub1Value2)))  and  (3 == BTL_sub1Value))) or(not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and not(((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and ((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit)) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and not(((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and ((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit)) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and not(((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and ((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit)) and ((((speed[t] < BTL_preconditionSpeedLim)  and  (gear[t] == BTL_preconditionGear))  and  ((2 == BTL_preconditionSub1Value)  or  (2 == BTL_preconditionSub1Value2)))  and  (2 == BTL_sub1Value))) or(not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and not(((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit))) and ((speed[t] > BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit)) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and not(((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit))) and ((speed[t] > BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit)) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and not(((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit))) and ((speed[t] > BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit)) and ((((speed[t] < BTL_preconditionSpeedLim)  and  (gear[t] == BTL_preconditionGear))  and  ((1 == BTL_preconditionSub1Value)  or  (1 == BTL_preconditionSub1Value2)))  and  (1 == BTL_sub1Value))) or(not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and not(((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit))) and not(((speed[t] > BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and (abs(speed[t]) <= BTL_subsystem1_speedLimit) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and not(((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit))) and not(((speed[t] > BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and (abs(speed[t]) <= BTL_subsystem1_speedLimit) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and not(((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit))) and not(((speed[t] > BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and (abs(speed[t]) <= BTL_subsystem1_speedLimit) and ((((speed[t] < BTL_preconditionSpeedLim)  and  (gear[t] == BTL_preconditionGear))  and  ((0 == BTL_preconditionSub1Value)  or  (0 == BTL_preconditionSub1Value2)))  and  (0 == BTL_sub1Value))) or(not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and not(((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit))) and not(((speed[t] > BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and not((abs(speed[t]) <= BTL_subsystem1_speedLimit)) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and not(((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit))) and not(((speed[t] > BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and not((abs(speed[t]) <= BTL_subsystem1_speedLimit)) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and not(((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit))) and not(((speed[t] > BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and not((abs(speed[t]) <= BTL_subsystem1_speedLimit)) and ((((speed[t] < BTL_preconditionSpeedLim)  and  (gear[t] == BTL_preconditionGear))  and  ((5 == BTL_preconditionSub1Value)  or  (5 == BTL_preconditionSub1Value2)))  and  (5 == BTL_sub1Value)))
# Depth: 		16
# Modal depth: 	0
# Start delay: 	0
# End delay: 	0
# Type: 		phi_exp

#############
# SubSystem #
#############
# BTL_act1_artificial_sub45 := (not(hist_[0, 1*dt]((((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit)) and ((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit)) and ((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit)) and ((((speed[t] < BTL_preconditionSpeedLim)  and  (gear[t] == BTL_preconditionGear))  and  ((4 == BTL_preconditionSub1Value)  or  (4 == BTL_preconditionSub1Value2)))  and  (4 == BTL_sub1Value))) or(not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and ((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit)) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and ((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit)) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and ((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit)) and ((((speed[t] < BTL_preconditionSpeedLim)  and  (gear[t] == BTL_preconditionGear))  and  ((3 == BTL_preconditionSub1Value)  or  (3 == BTL_preconditionSub1Value2)))  and  (3 == BTL_sub1Value))) or(not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and not(((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and ((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit)) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and not(((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and ((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit)) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and not(((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and ((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit)) and ((((speed[t] < BTL_preconditionSpeedLim)  and  (gear[t] == BTL_preconditionGear))  and  ((2 == BTL_preconditionSub1Value)  or  (2 == BTL_preconditionSub1Value2)))  and  (2 == BTL_sub1Value))) or(not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and not(((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit))) and ((speed[t] > BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit)) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and not(((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit))) and ((speed[t] > BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit)) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and not(((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit))) and ((speed[t] > BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit)) and ((((speed[t] < BTL_preconditionSpeedLim)  and  (gear[t] == BTL_preconditionGear))  and  ((1 == BTL_preconditionSub1Value)  or  (1 == BTL_preconditionSub1Value2)))  and  (1 == BTL_sub1Value))) or(not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and not(((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit))) and not(((speed[t] > BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and (abs(speed[t]) <= BTL_subsystem1_speedLimit) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and not(((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit))) and not(((speed[t] > BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and (abs(speed[t]) <= BTL_subsystem1_speedLimit) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and not(((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit))) and not(((speed[t] > BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and (abs(speed[t]) <= BTL_subsystem1_speedLimit) and ((((speed[t] < BTL_preconditionSpeedLim)  and  (gear[t] == BTL_preconditionGear))  and  ((0 == BTL_preconditionSub1Value)  or  (0 == BTL_preconditionSub1Value2)))  and  (0 == BTL_sub1Value))) or(not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and not(((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit))) and not(((speed[t] > BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and not((abs(speed[t]) <= BTL_subsystem1_speedLimit)) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and not(((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit))) and not(((speed[t] > BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and not((abs(speed[t]) <= BTL_subsystem1_speedLimit)) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and not(((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit))) and not(((speed[t] > BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and not((abs(speed[t]) <= BTL_subsystem1_speedLimit)) and ((((speed[t] < BTL_preconditionSpeedLim)  and  (gear[t] == BTL_preconditionGear))  and  ((5 == BTL_preconditionSub1Value)  or  (5 == BTL_preconditionSub1Value2)))  and  (5 == BTL_sub1Value))))))
# Depth: 		18
# Modal depth: 	1
# Start delay: 	1
# End delay: 	0
# Type: 		phi_exp

#########
# Logic #
#########
# BTL_act1_artificial_sub46 := not((not(hist_[0, 1*dt]((((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit)) and ((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit)) and ((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit)) and ((((speed[t] < BTL_preconditionSpeedLim)  and  (gear[t] == BTL_preconditionGear))  and  ((4 == BTL_preconditionSub1Value)  or  (4 == BTL_preconditionSub1Value2)))  and  (4 == BTL_sub1Value))) or(not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and ((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit)) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and ((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit)) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and ((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit)) and ((((speed[t] < BTL_preconditionSpeedLim)  and  (gear[t] == BTL_preconditionGear))  and  ((3 == BTL_preconditionSub1Value)  or  (3 == BTL_preconditionSub1Value2)))  and  (3 == BTL_sub1Value))) or(not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and not(((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and ((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit)) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and not(((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and ((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit)) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and not(((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and ((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit)) and ((((speed[t] < BTL_preconditionSpeedLim)  and  (gear[t] == BTL_preconditionGear))  and  ((2 == BTL_preconditionSub1Value)  or  (2 == BTL_preconditionSub1Value2)))  and  (2 == BTL_sub1Value))) or(not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and not(((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit))) and ((speed[t] > BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit)) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and not(((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit))) and ((speed[t] > BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit)) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and not(((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit))) and ((speed[t] > BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit)) and ((((speed[t] < BTL_preconditionSpeedLim)  and  (gear[t] == BTL_preconditionGear))  and  ((1 == BTL_preconditionSub1Value)  or  (1 == BTL_preconditionSub1Value2)))  and  (1 == BTL_sub1Value))) or(not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and not(((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit))) and not(((speed[t] > BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and (abs(speed[t]) <= BTL_subsystem1_speedLimit) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and not(((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit))) and not(((speed[t] > BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and (abs(speed[t]) <= BTL_subsystem1_speedLimit) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and not(((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit))) and not(((speed[t] > BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and (abs(speed[t]) <= BTL_subsystem1_speedLimit) and ((((speed[t] < BTL_preconditionSpeedLim)  and  (gear[t] == BTL_preconditionGear))  and  ((0 == BTL_preconditionSub1Value)  or  (0 == BTL_preconditionSub1Value2)))  and  (0 == BTL_sub1Value))) or(not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and not(((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit))) and not(((speed[t] > BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and not((abs(speed[t]) <= BTL_subsystem1_speedLimit)) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and not(((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit))) and not(((speed[t] > BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and not((abs(speed[t]) <= BTL_subsystem1_speedLimit)) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and not(((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit))) and not(((speed[t] > BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and not((abs(speed[t]) <= BTL_subsystem1_speedLimit)) and ((((speed[t] < BTL_preconditionSpeedLim)  and  (gear[t] == BTL_preconditionGear))  and  ((5 == BTL_preconditionSub1Value)  or  (5 == BTL_preconditionSub1Value2)))  and  (5 == BTL_sub1Value)))))))
# Depth: 		19
# Modal depth: 	1
# Start delay: 	1
# End delay: 	0
# Type: 		phi_exp

#########
# Logic #
#########
# BTL_act1_artificial_sub47 := ((artificial_ADI_BTL[t] <= artificial_ADI_BTL_constant)  and  not((not(hist_[0, 1*dt]((((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit)) and ((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit)) and ((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit)) and ((((speed[t] < BTL_preconditionSpeedLim)  and  (gear[t] == BTL_preconditionGear))  and  ((4 == BTL_preconditionSub1Value)  or  (4 == BTL_preconditionSub1Value2)))  and  (4 == BTL_sub1Value))) or(not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and ((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit)) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and ((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit)) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and ((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit)) and ((((speed[t] < BTL_preconditionSpeedLim)  and  (gear[t] == BTL_preconditionGear))  and  ((3 == BTL_preconditionSub1Value)  or  (3 == BTL_preconditionSub1Value2)))  and  (3 == BTL_sub1Value))) or(not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and not(((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and ((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit)) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and not(((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and ((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit)) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and not(((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and ((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit)) and ((((speed[t] < BTL_preconditionSpeedLim)  and  (gear[t] == BTL_preconditionGear))  and  ((2 == BTL_preconditionSub1Value)  or  (2 == BTL_preconditionSub1Value2)))  and  (2 == BTL_sub1Value))) or(not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and not(((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit))) and ((speed[t] > BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit)) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and not(((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit))) and ((speed[t] > BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit)) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and not(((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit))) and ((speed[t] > BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit)) and ((((speed[t] < BTL_preconditionSpeedLim)  and  (gear[t] == BTL_preconditionGear))  and  ((1 == BTL_preconditionSub1Value)  or  (1 == BTL_preconditionSub1Value2)))  and  (1 == BTL_sub1Value))) or(not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and not(((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit))) and not(((speed[t] > BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and (abs(speed[t]) <= BTL_subsystem1_speedLimit) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and not(((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit))) and not(((speed[t] > BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and (abs(speed[t]) <= BTL_subsystem1_speedLimit) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and not(((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit))) and not(((speed[t] > BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and (abs(speed[t]) <= BTL_subsystem1_speedLimit) and ((((speed[t] < BTL_preconditionSpeedLim)  and  (gear[t] == BTL_preconditionGear))  and  ((0 == BTL_preconditionSub1Value)  or  (0 == BTL_preconditionSub1Value2)))  and  (0 == BTL_sub1Value))) or(not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and not(((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit))) and not(((speed[t] > BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and not((abs(speed[t]) <= BTL_subsystem1_speedLimit)) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and not(((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit))) and not(((speed[t] > BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and not((abs(speed[t]) <= BTL_subsystem1_speedLimit)) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and not(((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit))) and not(((speed[t] > BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and not((abs(speed[t]) <= BTL_subsystem1_speedLimit)) and ((((speed[t] < BTL_preconditionSpeedLim)  and  (gear[t] == BTL_preconditionGear))  and  ((5 == BTL_preconditionSub1Value)  or  (5 == BTL_preconditionSub1Value2)))  and  (5 == BTL_sub1Value))))))))
# Depth: 		20
# Modal depth: 	1
# Start delay: 	1
# End delay: 	0
# Type: 		phi_exp

# =========== SUBREQUIREMENTS ============
# No prerequisites!
# phi_sub1 := ((artificial_ADI_BTL[t] <= artificial_ADI_BTL_constant)  and  not((not(hist_[0, 1*dt]((((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit)) and ((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit)) and ((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit)) and ((((speed[t] < BTL_preconditionSpeedLim)  and  (gear[t] == BTL_preconditionGear))  and  ((4 == BTL_preconditionSub1Value)  or  (4 == BTL_preconditionSub1Value2)))  and  (4 == BTL_sub1Value))) or(not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and ((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit)) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and ((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit)) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and ((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit)) and ((((speed[t] < BTL_preconditionSpeedLim)  and  (gear[t] == BTL_preconditionGear))  and  ((3 == BTL_preconditionSub1Value)  or  (3 == BTL_preconditionSub1Value2)))  and  (3 == BTL_sub1Value))) or(not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and not(((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and ((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit)) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and not(((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and ((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit)) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and not(((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and ((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit)) and ((((speed[t] < BTL_preconditionSpeedLim)  and  (gear[t] == BTL_preconditionGear))  and  ((2 == BTL_preconditionSub1Value)  or  (2 == BTL_preconditionSub1Value2)))  and  (2 == BTL_sub1Value))) or(not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and not(((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit))) and ((speed[t] > BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit)) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and not(((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit))) and ((speed[t] > BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit)) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and not(((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit))) and ((speed[t] > BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit)) and ((((speed[t] < BTL_preconditionSpeedLim)  and  (gear[t] == BTL_preconditionGear))  and  ((1 == BTL_preconditionSub1Value)  or  (1 == BTL_preconditionSub1Value2)))  and  (1 == BTL_sub1Value))) or(not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and not(((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit))) and not(((speed[t] > BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and (abs(speed[t]) <= BTL_subsystem1_speedLimit) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and not(((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit))) and not(((speed[t] > BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and (abs(speed[t]) <= BTL_subsystem1_speedLimit) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and not(((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit))) and not(((speed[t] > BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and (abs(speed[t]) <= BTL_subsystem1_speedLimit) and ((((speed[t] < BTL_preconditionSpeedLim)  and  (gear[t] == BTL_preconditionGear))  and  ((0 == BTL_preconditionSub1Value)  or  (0 == BTL_preconditionSub1Value2)))  and  (0 == BTL_sub1Value))) or(not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and not(((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit))) and not(((speed[t] > BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and not((abs(speed[t]) <= BTL_subsystem1_speedLimit)) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and not(((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit))) and not(((speed[t] > BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and not((abs(speed[t]) <= BTL_subsystem1_speedLimit)) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and not(((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit))) and not(((speed[t] > BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and not((abs(speed[t]) <= BTL_subsystem1_speedLimit)) and ((((speed[t] < BTL_preconditionSpeedLim)  and  (gear[t] == BTL_preconditionGear))  and  ((5 == BTL_preconditionSub1Value)  or  (5 == BTL_preconditionSub1Value2)))  and  (5 == BTL_sub1Value))))))))

# =========== FINAL REQUIREMENT ===========
# phi_implies is the formula when interpreting switches using "=>"
# phi_implies := ((artificial_ADI_BTL[t] <= artificial_ADI_BTL_constant)  and  not((not(hist_[0, 1*dt]((((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit)) and ((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit)) and ((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit)) and ((((speed[t] < BTL_preconditionSpeedLim)  and  (gear[t] == BTL_preconditionGear))  and  ((4 == BTL_preconditionSub1Value)  or  (4 == BTL_preconditionSub1Value2)))  and  (4 == BTL_sub1Value))) or(not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and ((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit)) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and ((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit)) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and ((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit)) and ((((speed[t] < BTL_preconditionSpeedLim)  and  (gear[t] == BTL_preconditionGear))  and  ((3 == BTL_preconditionSub1Value)  or  (3 == BTL_preconditionSub1Value2)))  and  (3 == BTL_sub1Value))) or(not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and not(((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and ((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit)) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and not(((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and ((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit)) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and not(((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and ((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit)) and ((((speed[t] < BTL_preconditionSpeedLim)  and  (gear[t] == BTL_preconditionGear))  and  ((2 == BTL_preconditionSub1Value)  or  (2 == BTL_preconditionSub1Value2)))  and  (2 == BTL_sub1Value))) or(not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and not(((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit))) and ((speed[t] > BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit)) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and not(((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit))) and ((speed[t] > BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit)) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and not(((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit))) and ((speed[t] > BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit)) and ((((speed[t] < BTL_preconditionSpeedLim)  and  (gear[t] == BTL_preconditionGear))  and  ((1 == BTL_preconditionSub1Value)  or  (1 == BTL_preconditionSub1Value2)))  and  (1 == BTL_sub1Value))) or(not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and not(((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit))) and not(((speed[t] > BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and (abs(speed[t]) <= BTL_subsystem1_speedLimit) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and not(((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit))) and not(((speed[t] > BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and (abs(speed[t]) <= BTL_subsystem1_speedLimit) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and not(((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit))) and not(((speed[t] > BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and (abs(speed[t]) <= BTL_subsystem1_speedLimit) and ((((speed[t] < BTL_preconditionSpeedLim)  and  (gear[t] == BTL_preconditionGear))  and  ((0 == BTL_preconditionSub1Value)  or  (0 == BTL_preconditionSub1Value2)))  and  (0 == BTL_sub1Value))) or(not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and not(((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit))) and not(((speed[t] > BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and not((abs(speed[t]) <= BTL_subsystem1_speedLimit)) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and not(((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit))) and not(((speed[t] > BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and not((abs(speed[t]) <= BTL_subsystem1_speedLimit)) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and not(((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit))) and not(((speed[t] > BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and not((abs(speed[t]) <= BTL_subsystem1_speedLimit)) and ((((speed[t] < BTL_preconditionSpeedLim)  and  (gear[t] == BTL_preconditionGear))  and  ((5 == BTL_preconditionSub1Value)  or  (5 == BTL_preconditionSub1Value2)))  and  (5 == BTL_sub1Value))))))))

phi_BTL_act1_artificial := alw_[t_init_BTL_artificial + 1*dt,t_final_BTL_artificial](not(((artificial_ADI_BTL[t] <= artificial_ADI_BTL_constant)  and  not((not(hist_[0, 1*dt]((((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit)) and ((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit)) and ((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit)) and ((((speed[t] < BTL_preconditionSpeedLim)  and  (gear[t] == BTL_preconditionGear))  and  ((4 == BTL_preconditionSub1Value)  or  (4 == BTL_preconditionSub1Value2)))  and  (4 == BTL_sub1Value))) or(not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and ((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit)) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and ((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit)) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and ((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit)) and ((((speed[t] < BTL_preconditionSpeedLim)  and  (gear[t] == BTL_preconditionGear))  and  ((3 == BTL_preconditionSub1Value)  or  (3 == BTL_preconditionSub1Value2)))  and  (3 == BTL_sub1Value))) or(not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and not(((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and ((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit)) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and not(((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and ((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit)) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and not(((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and ((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit)) and ((((speed[t] < BTL_preconditionSpeedLim)  and  (gear[t] == BTL_preconditionGear))  and  ((2 == BTL_preconditionSub1Value)  or  (2 == BTL_preconditionSub1Value2)))  and  (2 == BTL_sub1Value))) or(not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and not(((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit))) and ((speed[t] > BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit)) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and not(((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit))) and ((speed[t] > BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit)) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and not(((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit))) and ((speed[t] > BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit)) and ((((speed[t] < BTL_preconditionSpeedLim)  and  (gear[t] == BTL_preconditionGear))  and  ((1 == BTL_preconditionSub1Value)  or  (1 == BTL_preconditionSub1Value2)))  and  (1 == BTL_sub1Value))) or(not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and not(((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit))) and not(((speed[t] > BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and (abs(speed[t]) <= BTL_subsystem1_speedLimit) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and not(((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit))) and not(((speed[t] > BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and (abs(speed[t]) <= BTL_subsystem1_speedLimit) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and not(((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit))) and not(((speed[t] > BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and (abs(speed[t]) <= BTL_subsystem1_speedLimit) and ((((speed[t] < BTL_preconditionSpeedLim)  and  (gear[t] == BTL_preconditionGear))  and  ((0 == BTL_preconditionSub1Value)  or  (0 == BTL_preconditionSub1Value2)))  and  (0 == BTL_sub1Value))) or(not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and not(((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit))) and not(((speed[t] > BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and not((abs(speed[t]) <= BTL_subsystem1_speedLimit)) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and not(((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit))) and not(((speed[t] > BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and not((abs(speed[t]) <= BTL_subsystem1_speedLimit)) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] < BTL_subsystem1_speedLimit))) and not(((speed[t] < BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and not(((RPM[t] <= BTL_subsystem1_rpmLimit)  and  (speed[t] > BTL_subsystem1_speedLimit))) and not(((speed[t] > BTL_subsystem1_speedLimit)  and  (RPM[t] > BTL_subsystem1_rpmLimit))) and not((abs(speed[t]) <= BTL_subsystem1_speedLimit)) and ((((speed[t] < BTL_preconditionSpeedLim)  and  (gear[t] == BTL_preconditionGear))  and  ((5 == BTL_preconditionSub1Value)  or  (5 == BTL_preconditionSub1Value2)))  and  (5 == BTL_sub1Value))))))))))

