[
  {"runid": 0, "instr_name": "CONV", "parents": [], "children": [1], "siblings": [], "batch_size": 1, "conv_type": 0, "kernel_size": 7, "h_pad": 3, "v_pad": 3,  "stride": 2, "input_width": 224,  "input_height": 224,  "input_channel": 3,  "output_channel": 64,  "input_addr": "0x400000",  "filter_addr": "0x500000",  "quant_addr": "0x600000", "output_addr": "0x700000", "input_size": 3211264, "output_size": 802816, "width_shift": 0, "width_size": 0, "height_shift": 0, "height_size": 0, "channel_shift": 0 },
  {"runid": 1, "instr_name": "ACTIVE", "parents": [0], "children": [2], "siblings": [], "batch_size": 1, "active_type": 1, "input_width": 112, "input_height": 112, "input_channel": 64, "output_width": 112, "output_height": 112, "output_channel": 64, "input_addr": "0x700000", "quant_addr": "0x600000", "output_addr": "0x400000", "input_size": 802816, "output_size": 802816},
  {"runid": 2, "instr_name": "POOL", "parents": [1], "children": [3], "siblings": [], "batch_size": 1, "pool_type": 3, "kernel_size": 3, "stride": 2, "input_width": 112, "input_height": 112, "input_channel": 64, "input_addr": "0x400000", "quant_addr": "0x600000", "output_addr": "0x700000", "input_size": 802816, "output_size": 200704},
  {"runid": 3, "instr_name": "ELTWISE", "parents": [1, 2], "children": [], "siblings": [], "batch_size": 1, "input_width": 56, "input_height": 56, "input_channel": 256, "input_addr": "0x400000", "residual_addr": "0x800000", "quant_addr": "0x600100", "output_addr": "0x700000", "input_size": 802816, "output_size": 802816}
]
