# Copyright (C) 1994-2020, Concept Engineering GmbH.
# All Rights Reserved.  Cmd=logfile.
# Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
# License cookie [G|T|S|B|*] for HR="Xilinx Inc."
# -----------------------------------------------------------------------------
# -----------------------------------------------------------------------------
property attrfontsize 8
property fillcolor1
#R #441133
property fillcolor5
#R #651b4d
property -colorscheme lightblue
property shadowstyle 1
property showpinname 5
property showcellname 1
property showattribute 1
property showinstname 1
property boxminwidth 40
property boxminheight 40
#CMD bind stroke-1 -action {}
#CMD bind stroke-nw-1 -action callback -echo_type line -echo_text {Zoom fit}
#CMD bind stroke-nw-1 -action zoom_fit -echo_type line -echo_text {Zoom fit}
#CMD bind stroke-ne-1 -action zoom_out -echo_type line -echo_text {Zoom -%z}
#CMD bind stroke-se-1 -action zoom_in -echo_type rectangle -autoscroll -echo_text {Zoom area}
#CMD bind stroke-sw-1 -action zoom_in2 -echo_type line -echo_text {Zoom +%z}
module new rfconverter -nosplit
#  * Current module is rfconverter 
load symbol TILE_SYMBOL v HIERBOX port a in
increment -const
load inst Tile_228 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_228 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_228 a } -attr @name {}
attribute {hierPin Tile_228 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC3.s03 s03 v -hier Tile_228 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC3.mixer DAC3mixer syn -hier Tile_228 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @name I
load symbol DAC30 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC3 DAC30 syn -hier Tile_228 -pg 1 -y 2 -x 300 -resize 60 60 -attr @cell DAC3 -autohide
attribute {inst DAC.Tile_228.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3} -attr @name {}
attribute {pin DAC.Tile_228.DAC3 TX } -attr @name {}
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC2.s02 s02 v -hier Tile_228 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC2.mixer DAC2mixer syn -hier Tile_228 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC21 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC2 DAC21 syn -hier Tile_228 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2} -attr @name {}
attribute {pin DAC.Tile_228.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC1.s01 s01 v -hier Tile_228 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC1.mixer DAC1mixer syn -hier Tile_228 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @name I
load symbol DAC12 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC1 DAC12 syn -hier Tile_228 -pg 1 -y 202 -x 300 -resize 60 60 -attr @cell DAC1 -autohide
attribute {inst DAC.Tile_228.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1} -attr @name {}
attribute {pin DAC.Tile_228.DAC1 TX } -attr @name {}
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC0.s00 s00 v -hier Tile_228 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC0.mixer DAC0mixer syn -hier Tile_228 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC03 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC0 DAC03 syn -hier Tile_228 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0} -attr @name {}
attribute {pin DAC.Tile_228.DAC0 TX } -attr @name {}
load inst Tile_229 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_229 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_229 a } -attr @name {}
attribute {hierPin Tile_229 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC3.s03 s03 v -hier Tile_229 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC3.mixer DAC3mixer syn -hier Tile_229 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_I} -attr @name I
load symbol DAC34 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC3 DAC34 syn -hier Tile_229 -pg 1 -y 2 -x 300 -resize 60 60 -attr @cell DAC3 -autohide
attribute {inst DAC.Tile_229.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC3} -attr @name {}
attribute {pin DAC.Tile_229.DAC3 TX } -attr @name {}
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC2.s02 s02 v -hier Tile_229 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC2.mixer DAC2mixer syn -hier Tile_229 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC25 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC2 DAC25 syn -hier Tile_229 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2} -attr @name {}
attribute {pin DAC.Tile_229.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC1.s01 s01 v -hier Tile_229 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC1.mixer DAC1mixer syn -hier Tile_229 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_I} -attr @name I
load symbol DAC16 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC1 DAC16 syn -hier Tile_229 -pg 1 -y 202 -x 300 -resize 60 60 -attr @cell DAC1 -autohide
attribute {inst DAC.Tile_229.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC1} -attr @name {}
attribute {pin DAC.Tile_229.DAC1 TX } -attr @name {}
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC0.s00 s00 v -hier Tile_229 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC0.mixer DAC0mixer syn -hier Tile_229 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC07 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC0 DAC07 syn -hier Tile_229 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0} -attr @name {}
attribute {pin DAC.Tile_229.DAC0 TX } -attr @name {}
show
# Starting Split Pages                                                  115.73
# NoSplit 26 Comps, 0 Nets 0 NetBundles                                 115.73
# End of Split Pages                                                    115.73
# Generating Regions for Page 1:   26 Comps,    0 Nets                  115.73
# Analyze                                                               115.73
# Levelize                                                              115.73
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            115.73
# Nets                                                                  115.73
# Place                                                                 115.73
# PlaceNets                                                             115.73
# SpaceY                                                                115.73
# Track                                                                 115.73
# SpaceX                                                                115.73
# Wire                                                                  115.73
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 115.73
# End of doGenerate                                                     115.73
# Analyze                                                               115.73
# Levelize                                                              115.73
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            115.73
# Nets                                                                  115.73
# Place                                                                 115.73
# PlaceNets                                                             115.73
# SpaceY                                                                115.73
# Track                                                                 115.73
# SpaceX                                                                115.73
# Wire                                                                  115.73
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 115.73
# End of doGenerate                                                     115.73
# Analyze                                                               115.73
# Levelize                                                              115.73
# End of LevelAssign mode=I, 2 Levels, 2 Comps, limit=30000             115.73
# Nets                                                                  115.73
# Place                                                                 115.73
# PlaceNets                                                             115.73
# SpaceY                                                                115.73
# Track                                                                 115.73
# SpaceX                                                                115.73
# Wire                                                                  115.73
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 115.73
# End of doGenerate                                                     115.73
# End of Generating Regions for Page 1                                  115.73
scrollpos 108 344
zoom -x 0 -y 0 0.5
scrollpos 68 215
#R 0.5
#CMD scrollpos 0 0
scrollpos 0 0
module new rfconverter -nosplit
#  * Current module is rfconverter 
load symbol TILE_SYMBOL v HIERBOX port a in
increment -const
load inst Tile_228 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_228 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_228 a } -attr @name {}
attribute {hierPin Tile_228 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC3.s03 s03 v -hier Tile_228 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC3.mixer DAC3mixer syn -hier Tile_228 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @name I
load symbol DAC30 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC3 DAC30 syn -hier Tile_228 -pg 1 -y 2 -x 300 -resize 60 60 -attr @cell DAC3 -autohide
attribute {inst DAC.Tile_228.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3} -attr @name {}
attribute {pin DAC.Tile_228.DAC3 TX } -attr @name {}
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC2.s02 s02 v -hier Tile_228 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC2.mixer DAC2mixer syn -hier Tile_228 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC21 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC2 DAC21 syn -hier Tile_228 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2} -attr @name {}
attribute {pin DAC.Tile_228.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC1.s01 s01 v -hier Tile_228 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC1.mixer DAC1mixer syn -hier Tile_228 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @name I
load symbol DAC12 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC1 DAC12 syn -hier Tile_228 -pg 1 -y 202 -x 300 -resize 60 60 -attr @cell DAC1 -autohide
attribute {inst DAC.Tile_228.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1} -attr @name {}
attribute {pin DAC.Tile_228.DAC1 TX } -attr @name {}
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC0.s00 s00 v -hier Tile_228 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC0.mixer DAC0mixer syn -hier Tile_228 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC03 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC0 DAC03 syn -hier Tile_228 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0} -attr @name {}
attribute {pin DAC.Tile_228.DAC0 TX } -attr @name {}
load inst Tile_229 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_229 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_229 a } -attr @name {}
attribute {hierPin Tile_229 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC3.s03 s03 v -hier Tile_229 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC3.mixer DAC3mixer syn -hier Tile_229 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_I} -attr @name I
load symbol DAC34 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC3 DAC34 syn -hier Tile_229 -pg 1 -y 2 -x 300 -resize 60 60 -attr @cell DAC3 -autohide
attribute {inst DAC.Tile_229.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC3} -attr @name {}
attribute {pin DAC.Tile_229.DAC3 TX } -attr @name {}
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC2.s02 s02 v -hier Tile_229 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC2.mixer DAC2mixer syn -hier Tile_229 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC25 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC2 DAC25 syn -hier Tile_229 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2} -attr @name {}
attribute {pin DAC.Tile_229.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC1.s01 s01 v -hier Tile_229 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC1.mixer DAC1mixer syn -hier Tile_229 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_I} -attr @name I
load symbol DAC16 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC1 DAC16 syn -hier Tile_229 -pg 1 -y 202 -x 300 -resize 60 60 -attr @cell DAC1 -autohide
attribute {inst DAC.Tile_229.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC1} -attr @name {}
attribute {pin DAC.Tile_229.DAC1 TX } -attr @name {}
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC0.s00 s00 v -hier Tile_229 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC0.mixer DAC0mixer syn -hier Tile_229 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC07 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC0 DAC07 syn -hier Tile_229 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0} -attr @name {}
attribute {pin DAC.Tile_229.DAC0 TX } -attr @name {}
show
# Starting Split Pages                                                  115.73
# NoSplit 26 Comps, 0 Nets 0 NetBundles                                 115.73
# End of Split Pages                                                    115.73
# Generating Regions for Page 1:   26 Comps,    0 Nets                  115.73
# Analyze                                                               115.73
# Levelize                                                              115.73
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            115.73
# Nets                                                                  115.73
# Place                                                                 115.73
# PlaceNets                                                             115.73
# SpaceY                                                                115.73
# Track                                                                 115.73
# SpaceX                                                                115.73
# Wire                                                                  115.73
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 115.73
# End of doGenerate                                                     115.73
# Analyze                                                               115.73
# Levelize                                                              115.73
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            115.73
# Nets                                                                  115.73
# Place                                                                 115.73
# PlaceNets                                                             115.73
# SpaceY                                                                115.73
# Track                                                                 115.73
# SpaceX                                                                115.73
# Wire                                                                  115.73
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 115.73
# End of doGenerate                                                     115.73
# Analyze                                                               115.73
# Levelize                                                              115.73
# End of LevelAssign mode=I, 2 Levels, 2 Comps, limit=30000             115.73
# Nets                                                                  115.73
# Place                                                                 115.73
# PlaceNets                                                             115.73
# SpaceY                                                                115.73
# Track                                                                 115.73
# SpaceX                                                                115.73
# Wire                                                                  115.73
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 115.73
# End of doGenerate                                                     115.73
# End of Generating Regions for Page 1                                  115.73
scrollpos 108 344
zoom -x 0 -y 0 0.5
scrollpos 68 215
#R 0.5
#CMD scrollpos 0 0
scrollpos 0 0
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_228.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_228.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3.s03} -attr @name Real
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_229.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_229.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC3.s03} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0 -pin DAC.Tile_228.DAC0.mixer RIGHT_I -pin DAC.Tile_228.DAC0 TX
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0.s00 -pin DAC.Tile_228.DAC0.s00 TX -pin DAC.Tile_228.DAC0.mixer LEFT_I
attribute {inst DAC.Tile_228.DAC0.s00} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC1.mixer.Tile_228.DAC1 -pin DAC.Tile_228.DAC1.mixer RIGHT_I -pin DAC.Tile_228.DAC1 TX
attribute {inst DAC.Tile_228.DAC1} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_228.DAC1.mixer.Tile_228.DAC1.s01 -pin DAC.Tile_228.DAC1.s01 TX -pin DAC.Tile_228.DAC1.mixer LEFT_I
attribute {inst DAC.Tile_228.DAC1.s01} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC2.mixer.Tile_228.DAC2 -pin DAC.Tile_228.DAC2.mixer RIGHT_I -pin DAC.Tile_228.DAC2 TX
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_228.DAC2.mixer.Tile_228.DAC2.s02 -pin DAC.Tile_228.DAC2.s02 TX -pin DAC.Tile_228.DAC2.mixer LEFT_I
attribute {inst DAC.Tile_228.DAC2.s02} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC3.mixer.Tile_228.DAC3 -pin DAC.Tile_228.DAC3.mixer RIGHT_I -pin DAC.Tile_228.DAC3 TX
attribute {inst DAC.Tile_228.DAC3} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_228.DAC3.mixer.Tile_228.DAC3.s03 -pin DAC.Tile_228.DAC3.s03 TX -pin DAC.Tile_228.DAC3.mixer LEFT_I
attribute {inst DAC.Tile_228.DAC3.s03} -attr @name Real
increment -const
load net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0 -pin DAC.Tile_229.DAC0.mixer RIGHT_I -pin DAC.Tile_229.DAC0 TX
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0.s00 -pin DAC.Tile_229.DAC0.s00 TX -pin DAC.Tile_229.DAC0.mixer LEFT_I
attribute {inst DAC.Tile_229.DAC0.s00} -attr @name Real
increment -const
load net net.DAC.Tile_229.DAC1.mixer.Tile_229.DAC1 -pin DAC.Tile_229.DAC1.mixer RIGHT_I -pin DAC.Tile_229.DAC1 TX
attribute {inst DAC.Tile_229.DAC1} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_229.DAC1.mixer.Tile_229.DAC1.s01 -pin DAC.Tile_229.DAC1.s01 TX -pin DAC.Tile_229.DAC1.mixer LEFT_I
attribute {inst DAC.Tile_229.DAC1.s01} -attr @name Real
increment -const
load net net.DAC.Tile_229.DAC2.mixer.Tile_229.DAC2 -pin DAC.Tile_229.DAC2.mixer RIGHT_I -pin DAC.Tile_229.DAC2 TX
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_229.DAC2.mixer.Tile_229.DAC2.s02 -pin DAC.Tile_229.DAC2.s02 TX -pin DAC.Tile_229.DAC2.mixer LEFT_I
attribute {inst DAC.Tile_229.DAC2.s02} -attr @name Real
increment -const
load net net.DAC.Tile_229.DAC3.mixer.Tile_229.DAC3 -pin DAC.Tile_229.DAC3.mixer RIGHT_I -pin DAC.Tile_229.DAC3 TX
attribute {inst DAC.Tile_229.DAC3} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_229.DAC3.mixer.Tile_229.DAC3.s03 -pin DAC.Tile_229.DAC3.s03 TX -pin DAC.Tile_229.DAC3.mixer LEFT_I
attribute {inst DAC.Tile_229.DAC3.s03} -attr @name Real
show
# Starting Split Pages                                                  115.76
# NoSplit 26 Comps, 16 Nets 0 NetBundles                                115.76
# End of Split Pages                                                    115.76
# Generating Regions for Page 1:   26 Comps,   16 Nets                  115.76
# Analyze                                                               115.76
# Levelize                                                              115.76
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            115.76
# Nets                                                                  115.76
# Place                                                                 115.76
# PlaceNets                                                             115.76
# SpaceY                                                                115.76
# Track                                                                 115.76
# SpaceX                                                                115.76
# Wire                                                                  115.76
# End of Wire: 8 nets, 8 ch, wire: 32-->32 (0 with wbits)               115.76
# End of doGenerate                                                     115.76
# Analyze                                                               115.76
# Levelize                                                              115.76
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            115.76
# Nets                                                                  115.76
# Place                                                                 115.76
# PlaceNets                                                             115.76
# SpaceY                                                                115.76
# Track                                                                 115.76
# SpaceX                                                                115.76
# Wire                                                                  115.76
# End of Wire: 8 nets, 8 ch, wire: 32-->32 (0 with wbits)               115.76
# End of doGenerate                                                     115.76
# Analyze                                                               115.76
# Levelize                                                              115.76
# End of LevelAssign mode=I, 2 Levels, 2 Comps, limit=30000             115.76
# Nets                                                                  115.76
# Place                                                                 115.76
# PlaceNets                                                             115.76
# SpaceY                                                                115.76
# Track                                                                 115.76
# SpaceX                                                                115.76
# Wire                                                                  115.76
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 115.76
# End of doGenerate                                                     115.76
# End of Generating Regions for Page 1                                  115.76
#CMD scrollpos -100 -30
scrollpos -100 -30
fullfit
scrollpos -250 -328
fullfit
scrollpos -139 -43
scrollpos -139 -43
scrollpos -144 -44
#CMD scrollpos
#R -144 -44
increment -const
unload net net.DAC.Tile_229.DAC1.mixer.Tile_229.DAC1
increment -const
unload net net.DAC.Tile_229.DAC3.mixer.Tile_229.DAC3.s03
increment -const
unload net net.DAC.Tile_228.DAC2.mixer.Tile_228.DAC2
increment -const
unload net net.DAC.Tile_228.DAC3.mixer.Tile_228.DAC3
increment -const
unload net net.DAC.Tile_228.DAC1.mixer.Tile_228.DAC1.s01
increment -const
unload net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0
increment -const
unload net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0.s00
increment -const
unload net net.DAC.Tile_228.DAC2.mixer.Tile_228.DAC2.s02
increment -const
unload net net.DAC.Tile_229.DAC2.mixer.Tile_229.DAC2
increment -const
unload net net.DAC.Tile_228.DAC3.mixer.Tile_228.DAC3.s03
increment -const
unload net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0.s00
increment -const
unload net net.DAC.Tile_229.DAC1.mixer.Tile_229.DAC1.s01
increment -const
unload net net.DAC.Tile_229.DAC2.mixer.Tile_229.DAC2.s02
increment -const
unload net net.DAC.Tile_228.DAC1.mixer.Tile_228.DAC1
increment -const
unload net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0
increment -const
unload net net.DAC.Tile_229.DAC3.mixer.Tile_229.DAC3
module new rfconverter -nosplit
#  * Current module is rfconverter 
load symbol TILE_SYMBOL v HIERBOX port a in
increment -const
load inst Tile_228 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_228 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_228 a } -attr @name {}
attribute {hierPin Tile_228 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC3.s03 s03 v -hier Tile_228 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC3.mixer DAC3mixer syn -hier Tile_228 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @name I
load symbol DAC30 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC3 DAC30 syn -hier Tile_228 -pg 1 -y 2 -x 300 -resize 60 60 -attr @cell DAC3 -autohide
attribute {inst DAC.Tile_228.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3} -attr @name {}
attribute {pin DAC.Tile_228.DAC3 TX } -attr @name {}
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC2.s02 s02 v -hier Tile_228 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC2.mixer DAC2mixer syn -hier Tile_228 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC21 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC2 DAC21 syn -hier Tile_228 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2} -attr @name {}
attribute {pin DAC.Tile_228.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC1.s01 s01 v -hier Tile_228 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC1.mixer DAC1mixer syn -hier Tile_228 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @name I
load symbol DAC12 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC1 DAC12 syn -hier Tile_228 -pg 1 -y 202 -x 300 -resize 60 60 -attr @cell DAC1 -autohide
attribute {inst DAC.Tile_228.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1} -attr @name {}
attribute {pin DAC.Tile_228.DAC1 TX } -attr @name {}
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC0.s00 s00 v -hier Tile_228 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC0.mixer DAC0mixer syn -hier Tile_228 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC03 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC0 DAC03 syn -hier Tile_228 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0} -attr @name {}
attribute {pin DAC.Tile_228.DAC0 TX } -attr @name {}
load inst Tile_229 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_229 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_229 a } -attr @name {}
attribute {hierPin Tile_229 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC3.s03 s03 v -hier Tile_229 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC3.mixer DAC3mixer syn -hier Tile_229 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_I} -attr @name I
load symbol DAC34 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC3 DAC34 syn -hier Tile_229 -pg 1 -y 2 -x 300 -resize 60 60 -attr @cell DAC3 -autohide
attribute {inst DAC.Tile_229.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC3} -attr @name {}
attribute {pin DAC.Tile_229.DAC3 TX } -attr @name {}
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC2.s02 s02 v -hier Tile_229 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC2.mixer DAC2mixer syn -hier Tile_229 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC25 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC2 DAC25 syn -hier Tile_229 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2} -attr @name {}
attribute {pin DAC.Tile_229.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC1.s01 s01 v -hier Tile_229 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC1.mixer DAC1mixer syn -hier Tile_229 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_I} -attr @name I
load symbol DAC16 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC1 DAC16 syn -hier Tile_229 -pg 1 -y 202 -x 300 -resize 60 60 -attr @cell DAC1 -autohide
attribute {inst DAC.Tile_229.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC1} -attr @name {}
attribute {pin DAC.Tile_229.DAC1 TX } -attr @name {}
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC0.s00 s00 v -hier Tile_229 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC0.mixer DAC0mixer syn -hier Tile_229 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC07 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC0 DAC07 syn -hier Tile_229 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0} -attr @name {}
attribute {pin DAC.Tile_229.DAC0 TX } -attr @name {}
show
# Starting Split Pages                                                  122.83
# NoSplit 26 Comps, 0 Nets 0 NetBundles                                 122.83
# End of Split Pages                                                    122.83
# Generating Regions for Page 1:   26 Comps,    0 Nets                  122.83
# Analyze                                                               122.83
# Levelize                                                              122.83
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            122.83
# Nets                                                                  122.83
# Place                                                                 122.83
# PlaceNets                                                             122.83
# SpaceY                                                                122.83
# Track                                                                 122.83
# SpaceX                                                                122.83
# Wire                                                                  122.83
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 122.83
# End of doGenerate                                                     122.83
# Analyze                                                               122.83
# Levelize                                                              122.83
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            122.83
# Nets                                                                  122.83
# Place                                                                 122.83
# PlaceNets                                                             122.83
# SpaceY                                                                122.83
# Track                                                                 122.83
# SpaceX                                                                122.83
# Wire                                                                  122.83
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 122.83
# End of doGenerate                                                     122.83
# Analyze                                                               122.83
# Levelize                                                              122.83
# End of LevelAssign mode=I, 2 Levels, 2 Comps, limit=30000             122.83
# Nets                                                                  122.83
# Place                                                                 122.83
# PlaceNets                                                             122.83
# SpaceY                                                                122.83
# Track                                                                 122.83
# SpaceX                                                                122.83
# Wire                                                                  122.83
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 122.83
# End of doGenerate                                                     122.83
# End of Generating Regions for Page 1                                  122.83
scrollpos -150 5
zoom -x 0 -y 0 0.5
scrollpos -93 3
#R 0.5
#CMD scrollpos 0 0
scrollpos 0 0
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_228.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_228.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3.s03} -attr @name Real
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_229.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_229.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC3.s03} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0 -pin DAC.Tile_228.DAC0.mixer RIGHT_I -pin DAC.Tile_228.DAC0 TX
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0.s00 -pin DAC.Tile_228.DAC0.s00 TX -pin DAC.Tile_228.DAC0.mixer LEFT_I
attribute {inst DAC.Tile_228.DAC0.s00} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC1.mixer.Tile_228.DAC1 -pin DAC.Tile_228.DAC1.mixer RIGHT_I -pin DAC.Tile_228.DAC1 TX
attribute {inst DAC.Tile_228.DAC1} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_228.DAC1.mixer.Tile_228.DAC1.s01 -pin DAC.Tile_228.DAC1.s01 TX -pin DAC.Tile_228.DAC1.mixer LEFT_I
attribute {inst DAC.Tile_228.DAC1.s01} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC2.mixer.Tile_228.DAC2 -pin DAC.Tile_228.DAC2.mixer RIGHT_I -pin DAC.Tile_228.DAC2 TX
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_228.DAC2.mixer.Tile_228.DAC2.s02 -pin DAC.Tile_228.DAC2.s02 TX -pin DAC.Tile_228.DAC2.mixer LEFT_I
attribute {inst DAC.Tile_228.DAC2.s02} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC3.mixer.Tile_228.DAC3 -pin DAC.Tile_228.DAC3.mixer RIGHT_I -pin DAC.Tile_228.DAC3 TX
attribute {inst DAC.Tile_228.DAC3} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_228.DAC3.mixer.Tile_228.DAC3.s03 -pin DAC.Tile_228.DAC3.s03 TX -pin DAC.Tile_228.DAC3.mixer LEFT_I
attribute {inst DAC.Tile_228.DAC3.s03} -attr @name Real
increment -const
load net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0 -pin DAC.Tile_229.DAC0.mixer RIGHT_I -pin DAC.Tile_229.DAC0 TX
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0.s00 -pin DAC.Tile_229.DAC0.s00 TX -pin DAC.Tile_229.DAC0.mixer LEFT_I
attribute {inst DAC.Tile_229.DAC0.s00} -attr @name Real
increment -const
load net net.DAC.Tile_229.DAC1.mixer.Tile_229.DAC1 -pin DAC.Tile_229.DAC1.mixer RIGHT_I -pin DAC.Tile_229.DAC1 TX
attribute {inst DAC.Tile_229.DAC1} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_229.DAC1.mixer.Tile_229.DAC1.s01 -pin DAC.Tile_229.DAC1.s01 TX -pin DAC.Tile_229.DAC1.mixer LEFT_I
attribute {inst DAC.Tile_229.DAC1.s01} -attr @name Real
increment -const
load net net.DAC.Tile_229.DAC2.mixer.Tile_229.DAC2 -pin DAC.Tile_229.DAC2.mixer RIGHT_I -pin DAC.Tile_229.DAC2 TX
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_229.DAC2.mixer.Tile_229.DAC2.s02 -pin DAC.Tile_229.DAC2.s02 TX -pin DAC.Tile_229.DAC2.mixer LEFT_I
attribute {inst DAC.Tile_229.DAC2.s02} -attr @name Real
increment -const
load net net.DAC.Tile_229.DAC3.mixer.Tile_229.DAC3 -pin DAC.Tile_229.DAC3.mixer RIGHT_I -pin DAC.Tile_229.DAC3 TX
attribute {inst DAC.Tile_229.DAC3} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_229.DAC3.mixer.Tile_229.DAC3.s03 -pin DAC.Tile_229.DAC3.s03 TX -pin DAC.Tile_229.DAC3.mixer LEFT_I
attribute {inst DAC.Tile_229.DAC3.s03} -attr @name Real
show
# Starting Split Pages                                                  122.89
# NoSplit 26 Comps, 16 Nets 0 NetBundles                                122.89
# End of Split Pages                                                    122.89
# Generating Regions for Page 1:   26 Comps,   16 Nets                  122.89
# Analyze                                                               122.89
# Levelize                                                              122.89
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            122.89
# Nets                                                                  122.89
# Place                                                                 122.89
# PlaceNets                                                             122.89
# SpaceY                                                                122.89
# Track                                                                 122.89
# SpaceX                                                                122.89
# Wire                                                                  122.89
# End of Wire: 8 nets, 8 ch, wire: 32-->32 (0 with wbits)               122.89
# End of doGenerate                                                     122.89
# Analyze                                                               122.89
# Levelize                                                              122.89
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            122.89
# Nets                                                                  122.89
# Place                                                                 122.89
# PlaceNets                                                             122.89
# SpaceY                                                                122.89
# Track                                                                 122.89
# SpaceX                                                                122.89
# Wire                                                                  122.89
# End of Wire: 8 nets, 8 ch, wire: 32-->32 (0 with wbits)               122.89
# End of doGenerate                                                     122.89
# Analyze                                                               122.89
# Levelize                                                              122.89
# End of LevelAssign mode=I, 2 Levels, 2 Comps, limit=30000             122.89
# Nets                                                                  122.89
# Place                                                                 122.89
# PlaceNets                                                             122.89
# SpaceY                                                                122.89
# Track                                                                 122.89
# SpaceX                                                                122.89
# Wire                                                                  122.89
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 122.89
# End of doGenerate                                                     122.89
# End of Generating Regions for Page 1                                  122.89
#CMD scrollpos -100 -30
scrollpos -100 -30
#CMD scrollpos -144 -30
scrollpos -144 -30
fullfit
scrollpos -144 -44
#CMD scrollpos
#R -144 -44
increment -const
unload net net.DAC.Tile_229.DAC1.mixer.Tile_229.DAC1
increment -const
unload net net.DAC.Tile_229.DAC3.mixer.Tile_229.DAC3.s03
increment -const
unload net net.DAC.Tile_228.DAC2.mixer.Tile_228.DAC2
increment -const
unload net net.DAC.Tile_228.DAC3.mixer.Tile_228.DAC3
increment -const
unload net net.DAC.Tile_228.DAC1.mixer.Tile_228.DAC1.s01
increment -const
unload net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0
increment -const
unload net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0.s00
increment -const
unload net net.DAC.Tile_228.DAC2.mixer.Tile_228.DAC2.s02
increment -const
unload net net.DAC.Tile_229.DAC2.mixer.Tile_229.DAC2
increment -const
unload net net.DAC.Tile_228.DAC3.mixer.Tile_228.DAC3.s03
increment -const
unload net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0.s00
increment -const
unload net net.DAC.Tile_229.DAC1.mixer.Tile_229.DAC1.s01
increment -const
unload net net.DAC.Tile_229.DAC2.mixer.Tile_229.DAC2.s02
increment -const
unload net net.DAC.Tile_228.DAC1.mixer.Tile_228.DAC1
increment -const
unload net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0
increment -const
unload net net.DAC.Tile_229.DAC3.mixer.Tile_229.DAC3
module new rfconverter -nosplit
#  * Current module is rfconverter 
load symbol TILE_SYMBOL v HIERBOX port a in
increment -const
load inst Tile_228 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_228 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_228 a } -attr @name {}
attribute {hierPin Tile_228 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC3.s03 s03 v -hier Tile_228 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC3.mixer DAC3mixer syn -hier Tile_228 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @name I
load symbol DAC30 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC3 DAC30 syn -hier Tile_228 -pg 1 -y 2 -x 300 -resize 60 60 -attr @cell DAC3 -autohide
attribute {inst DAC.Tile_228.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3} -attr @name {}
attribute {pin DAC.Tile_228.DAC3 TX } -attr @name {}
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC2.s02 s02 v -hier Tile_228 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC2.mixer DAC2mixer syn -hier Tile_228 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC21 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC2 DAC21 syn -hier Tile_228 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2} -attr @name {}
attribute {pin DAC.Tile_228.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC1.s01 s01 v -hier Tile_228 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC1.mixer DAC1mixer syn -hier Tile_228 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @name I
load symbol DAC12 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC1 DAC12 syn -hier Tile_228 -pg 1 -y 202 -x 300 -resize 60 60 -attr @cell DAC1 -autohide
attribute {inst DAC.Tile_228.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1} -attr @name {}
attribute {pin DAC.Tile_228.DAC1 TX } -attr @name {}
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC0.s00 s00 v -hier Tile_228 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC0.mixer DAC0mixer syn -hier Tile_228 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC03 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC0 DAC03 syn -hier Tile_228 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0} -attr @name {}
attribute {pin DAC.Tile_228.DAC0 TX } -attr @name {}
load inst Tile_229 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_229 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_229 a } -attr @name {}
attribute {hierPin Tile_229 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC3.s03 s03 v -hier Tile_229 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC3.mixer DAC3mixer syn -hier Tile_229 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_I} -attr @name I
load symbol DAC34 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC3 DAC34 syn -hier Tile_229 -pg 1 -y 2 -x 300 -resize 60 60 -attr @cell DAC3 -autohide
attribute {inst DAC.Tile_229.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC3} -attr @name {}
attribute {pin DAC.Tile_229.DAC3 TX } -attr @name {}
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC2.s02 s02 v -hier Tile_229 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC2.mixer DAC2mixer syn -hier Tile_229 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC25 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC2 DAC25 syn -hier Tile_229 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2} -attr @name {}
attribute {pin DAC.Tile_229.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC1.s01 s01 v -hier Tile_229 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC1.mixer DAC1mixer syn -hier Tile_229 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_I} -attr @name I
load symbol DAC16 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC1 DAC16 syn -hier Tile_229 -pg 1 -y 202 -x 300 -resize 60 60 -attr @cell DAC1 -autohide
attribute {inst DAC.Tile_229.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC1} -attr @name {}
attribute {pin DAC.Tile_229.DAC1 TX } -attr @name {}
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC0.s00 s00 v -hier Tile_229 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC0.mixer DAC0mixer syn -hier Tile_229 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC07 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC0 DAC07 syn -hier Tile_229 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0} -attr @name {}
attribute {pin DAC.Tile_229.DAC0 TX } -attr @name {}
show
# Starting Split Pages                                                  124.75
# NoSplit 26 Comps, 0 Nets 0 NetBundles                                 124.75
# End of Split Pages                                                    124.75
# Generating Regions for Page 1:   26 Comps,    0 Nets                  124.75
# Analyze                                                               124.75
# Levelize                                                              124.75
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            124.75
# Nets                                                                  124.75
# Place                                                                 124.75
# PlaceNets                                                             124.75
# SpaceY                                                                124.75
# Track                                                                 124.75
# SpaceX                                                                124.75
# Wire                                                                  124.75
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 124.75
# End of doGenerate                                                     124.75
# Analyze                                                               124.75
# Levelize                                                              124.75
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            124.75
# Nets                                                                  124.75
# Place                                                                 124.75
# PlaceNets                                                             124.75
# SpaceY                                                                124.75
# Track                                                                 124.75
# SpaceX                                                                124.75
# Wire                                                                  124.75
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 124.75
# End of doGenerate                                                     124.75
# Analyze                                                               124.75
# Levelize                                                              124.75
# End of LevelAssign mode=I, 2 Levels, 2 Comps, limit=30000             124.75
# Nets                                                                  124.75
# Place                                                                 124.75
# PlaceNets                                                             124.75
# SpaceY                                                                124.75
# Track                                                                 124.75
# SpaceX                                                                124.75
# Wire                                                                  124.75
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 124.75
# End of doGenerate                                                     124.75
# End of Generating Regions for Page 1                                  124.75
scrollpos -150 5
zoom -x 0 -y 0 0.5
scrollpos -93 3
#R 0.5
#CMD scrollpos 0 0
scrollpos 0 0
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_228.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_228.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3.s03} -attr @name Real
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_229.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_229.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC3.s03} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0 -pin DAC.Tile_228.DAC0.mixer RIGHT_I -pin DAC.Tile_228.DAC0 TX
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0.s00 -pin DAC.Tile_228.DAC0.s00 TX -pin DAC.Tile_228.DAC0.mixer LEFT_I
attribute {inst DAC.Tile_228.DAC0.s00} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC1.mixer.Tile_228.DAC1 -pin DAC.Tile_228.DAC1.mixer RIGHT_I -pin DAC.Tile_228.DAC1 TX
attribute {inst DAC.Tile_228.DAC1} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_228.DAC1.mixer.Tile_228.DAC1.s01 -pin DAC.Tile_228.DAC1.s01 TX -pin DAC.Tile_228.DAC1.mixer LEFT_I
attribute {inst DAC.Tile_228.DAC1.s01} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC2.mixer.Tile_228.DAC2 -pin DAC.Tile_228.DAC2.mixer RIGHT_I -pin DAC.Tile_228.DAC2 TX
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_228.DAC2.mixer.Tile_228.DAC2.s02 -pin DAC.Tile_228.DAC2.s02 TX -pin DAC.Tile_228.DAC2.mixer LEFT_I
attribute {inst DAC.Tile_228.DAC2.s02} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC3.mixer.Tile_228.DAC3 -pin DAC.Tile_228.DAC3.mixer RIGHT_I -pin DAC.Tile_228.DAC3 TX
attribute {inst DAC.Tile_228.DAC3} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_228.DAC3.mixer.Tile_228.DAC3.s03 -pin DAC.Tile_228.DAC3.s03 TX -pin DAC.Tile_228.DAC3.mixer LEFT_I
attribute {inst DAC.Tile_228.DAC3.s03} -attr @name Real
increment -const
load net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0 -pin DAC.Tile_229.DAC0.mixer RIGHT_I -pin DAC.Tile_229.DAC0 TX
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0.s00 -pin DAC.Tile_229.DAC0.s00 TX -pin DAC.Tile_229.DAC0.mixer LEFT_I
attribute {inst DAC.Tile_229.DAC0.s00} -attr @name Real
increment -const
load net net.DAC.Tile_229.DAC1.mixer.Tile_229.DAC1 -pin DAC.Tile_229.DAC1.mixer RIGHT_I -pin DAC.Tile_229.DAC1 TX
attribute {inst DAC.Tile_229.DAC1} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_229.DAC1.mixer.Tile_229.DAC1.s01 -pin DAC.Tile_229.DAC1.s01 TX -pin DAC.Tile_229.DAC1.mixer LEFT_I
attribute {inst DAC.Tile_229.DAC1.s01} -attr @name Real
increment -const
load net net.DAC.Tile_229.DAC2.mixer.Tile_229.DAC2 -pin DAC.Tile_229.DAC2.mixer RIGHT_I -pin DAC.Tile_229.DAC2 TX
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_229.DAC2.mixer.Tile_229.DAC2.s02 -pin DAC.Tile_229.DAC2.s02 TX -pin DAC.Tile_229.DAC2.mixer LEFT_I
attribute {inst DAC.Tile_229.DAC2.s02} -attr @name Real
increment -const
load net net.DAC.Tile_229.DAC3.mixer.Tile_229.DAC3 -pin DAC.Tile_229.DAC3.mixer RIGHT_I -pin DAC.Tile_229.DAC3 TX
attribute {inst DAC.Tile_229.DAC3} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_229.DAC3.mixer.Tile_229.DAC3.s03 -pin DAC.Tile_229.DAC3.s03 TX -pin DAC.Tile_229.DAC3.mixer LEFT_I
attribute {inst DAC.Tile_229.DAC3.s03} -attr @name Real
show
# Starting Split Pages                                                  124.75
# NoSplit 26 Comps, 16 Nets 0 NetBundles                                124.75
# End of Split Pages                                                    124.75
# Generating Regions for Page 1:   26 Comps,   16 Nets                  124.75
# Analyze                                                               124.75
# Levelize                                                              124.75
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            124.75
# Nets                                                                  124.75
# Place                                                                 124.75
# PlaceNets                                                             124.75
# SpaceY                                                                124.75
# Track                                                                 124.75
# SpaceX                                                                124.75
# Wire                                                                  124.75
# End of Wire: 8 nets, 8 ch, wire: 32-->32 (0 with wbits)               124.75
# End of doGenerate                                                     124.75
# Analyze                                                               124.75
# Levelize                                                              124.75
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            124.75
# Nets                                                                  124.75
# Place                                                                 124.75
# PlaceNets                                                             124.75
# SpaceY                                                                124.75
# Track                                                                 124.75
# SpaceX                                                                124.75
# Wire                                                                  124.75
# End of Wire: 8 nets, 8 ch, wire: 32-->32 (0 with wbits)               124.75
# End of doGenerate                                                     124.75
# Analyze                                                               124.75
# Levelize                                                              124.75
# End of LevelAssign mode=I, 2 Levels, 2 Comps, limit=30000             124.75
# Nets                                                                  124.75
# Place                                                                 124.75
# PlaceNets                                                             124.75
# SpaceY                                                                124.75
# Track                                                                 124.75
# SpaceX                                                                124.75
# Wire                                                                  124.75
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 124.75
# End of doGenerate                                                     124.75
# End of Generating Regions for Page 1                                  124.75
#CMD scrollpos -100 -30
scrollpos -100 -30
#CMD scrollpos -144 -30
scrollpos -144 -30
fullfit
scrollpos -144 -44
#CMD scrollpos
#R -144 -44
increment -const
unload net net.DAC.Tile_229.DAC1.mixer.Tile_229.DAC1
increment -const
unload net net.DAC.Tile_229.DAC3.mixer.Tile_229.DAC3.s03
increment -const
unload net net.DAC.Tile_228.DAC2.mixer.Tile_228.DAC2
increment -const
unload net net.DAC.Tile_228.DAC3.mixer.Tile_228.DAC3
increment -const
unload net net.DAC.Tile_228.DAC1.mixer.Tile_228.DAC1.s01
increment -const
unload net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0
increment -const
unload net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0.s00
increment -const
unload net net.DAC.Tile_228.DAC2.mixer.Tile_228.DAC2.s02
increment -const
unload net net.DAC.Tile_229.DAC2.mixer.Tile_229.DAC2
increment -const
unload net net.DAC.Tile_228.DAC3.mixer.Tile_228.DAC3.s03
increment -const
unload net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0.s00
increment -const
unload net net.DAC.Tile_229.DAC1.mixer.Tile_229.DAC1.s01
increment -const
unload net net.DAC.Tile_229.DAC2.mixer.Tile_229.DAC2.s02
increment -const
unload net net.DAC.Tile_228.DAC1.mixer.Tile_228.DAC1
increment -const
unload net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0
increment -const
unload net net.DAC.Tile_229.DAC3.mixer.Tile_229.DAC3
module new rfconverter -nosplit
#  * Current module is rfconverter 
load symbol TILE_SYMBOL v HIERBOX port a in
increment -const
load inst Tile_228 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_228 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_228 a } -attr @name {}
attribute {hierPin Tile_228 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC3.s03 s03 v -hier Tile_228 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC3.mixer DAC3mixer syn -hier Tile_228 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @name I
load symbol DAC30 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC3 DAC30 syn -hier Tile_228 -pg 1 -y 2 -x 300 -resize 60 60 -attr @cell DAC3 -autohide
attribute {inst DAC.Tile_228.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3} -attr @name {}
attribute {pin DAC.Tile_228.DAC3 TX } -attr @name {}
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC2.s02 s02 v -hier Tile_228 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC2.mixer DAC2mixer syn -hier Tile_228 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC21 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC2 DAC21 syn -hier Tile_228 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2} -attr @name {}
attribute {pin DAC.Tile_228.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC1.s01 s01 v -hier Tile_228 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC1.mixer DAC1mixer syn -hier Tile_228 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @name I
load symbol DAC12 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC1 DAC12 syn -hier Tile_228 -pg 1 -y 202 -x 300 -resize 60 60 -attr @cell DAC1 -autohide
attribute {inst DAC.Tile_228.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1} -attr @name {}
attribute {pin DAC.Tile_228.DAC1 TX } -attr @name {}
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC0.s00 s00 v -hier Tile_228 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC0.mixer DAC0mixer syn -hier Tile_228 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC03 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC0 DAC03 syn -hier Tile_228 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0} -attr @name {}
attribute {pin DAC.Tile_228.DAC0 TX } -attr @name {}
load inst Tile_229 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_229 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_229 a } -attr @name {}
attribute {hierPin Tile_229 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC3.s03 s03 v -hier Tile_229 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC3.mixer DAC3mixer syn -hier Tile_229 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_I} -attr @name I
load symbol DAC34 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC3 DAC34 syn -hier Tile_229 -pg 1 -y 2 -x 300 -resize 60 60 -attr @cell DAC3 -autohide
attribute {inst DAC.Tile_229.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC3} -attr @name {}
attribute {pin DAC.Tile_229.DAC3 TX } -attr @name {}
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC2.s02 s02 v -hier Tile_229 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC2.mixer DAC2mixer syn -hier Tile_229 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC25 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC2 DAC25 syn -hier Tile_229 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2} -attr @name {}
attribute {pin DAC.Tile_229.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC1.s01 s01 v -hier Tile_229 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC1.mixer DAC1mixer syn -hier Tile_229 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_I} -attr @name I
load symbol DAC16 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC1 DAC16 syn -hier Tile_229 -pg 1 -y 202 -x 300 -resize 60 60 -attr @cell DAC1 -autohide
attribute {inst DAC.Tile_229.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC1} -attr @name {}
attribute {pin DAC.Tile_229.DAC1 TX } -attr @name {}
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC0.s00 s00 v -hier Tile_229 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC0.mixer DAC0mixer syn -hier Tile_229 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC07 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC0 DAC07 syn -hier Tile_229 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0} -attr @name {}
attribute {pin DAC.Tile_229.DAC0 TX } -attr @name {}
show
# Starting Split Pages                                                  125.89
# NoSplit 26 Comps, 0 Nets 0 NetBundles                                 125.89
# End of Split Pages                                                    125.89
# Generating Regions for Page 1:   26 Comps,    0 Nets                  125.89
# Analyze                                                               125.89
# Levelize                                                              125.89
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            125.89
# Nets                                                                  125.89
# Place                                                                 125.89
# PlaceNets                                                             125.89
# SpaceY                                                                125.89
# Track                                                                 125.89
# SpaceX                                                                125.89
# Wire                                                                  125.89
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 125.89
# End of doGenerate                                                     125.89
# Analyze                                                               125.89
# Levelize                                                              125.89
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            125.89
# Nets                                                                  125.89
# Place                                                                 125.89
# PlaceNets                                                             125.89
# SpaceY                                                                125.89
# Track                                                                 125.89
# SpaceX                                                                125.89
# Wire                                                                  125.89
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 125.89
# End of doGenerate                                                     125.89
# Analyze                                                               125.89
# Levelize                                                              125.89
# End of LevelAssign mode=I, 2 Levels, 2 Comps, limit=30000             125.89
# Nets                                                                  125.89
# Place                                                                 125.89
# PlaceNets                                                             125.89
# SpaceY                                                                125.89
# Track                                                                 125.89
# SpaceX                                                                125.89
# Wire                                                                  125.89
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 125.89
# End of doGenerate                                                     125.89
# End of Generating Regions for Page 1                                  125.89
scrollpos -150 5
zoom -x 0 -y 0 0.5
scrollpos -93 3
#R 0.5
#CMD scrollpos 0 0
scrollpos 0 0
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_228.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_228.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3.s03} -attr @name Real
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_229.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_229.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC3.s03} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0 -pin DAC.Tile_228.DAC0.mixer RIGHT_I -pin DAC.Tile_228.DAC0 TX
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0.s00 -pin DAC.Tile_228.DAC0.s00 TX -pin DAC.Tile_228.DAC0.mixer LEFT_I
attribute {inst DAC.Tile_228.DAC0.s00} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC1.mixer.Tile_228.DAC1 -pin DAC.Tile_228.DAC1.mixer RIGHT_I -pin DAC.Tile_228.DAC1 TX
attribute {inst DAC.Tile_228.DAC1} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_228.DAC1.mixer.Tile_228.DAC1.s01 -pin DAC.Tile_228.DAC1.s01 TX -pin DAC.Tile_228.DAC1.mixer LEFT_I
attribute {inst DAC.Tile_228.DAC1.s01} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC2.mixer.Tile_228.DAC2 -pin DAC.Tile_228.DAC2.mixer RIGHT_I -pin DAC.Tile_228.DAC2 TX
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_228.DAC2.mixer.Tile_228.DAC2.s02 -pin DAC.Tile_228.DAC2.s02 TX -pin DAC.Tile_228.DAC2.mixer LEFT_I
attribute {inst DAC.Tile_228.DAC2.s02} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC3.mixer.Tile_228.DAC3 -pin DAC.Tile_228.DAC3.mixer RIGHT_I -pin DAC.Tile_228.DAC3 TX
attribute {inst DAC.Tile_228.DAC3} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_228.DAC3.mixer.Tile_228.DAC3.s03 -pin DAC.Tile_228.DAC3.s03 TX -pin DAC.Tile_228.DAC3.mixer LEFT_I
attribute {inst DAC.Tile_228.DAC3.s03} -attr @name Real
increment -const
load net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0 -pin DAC.Tile_229.DAC0.mixer RIGHT_I -pin DAC.Tile_229.DAC0 TX
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0.s00 -pin DAC.Tile_229.DAC0.s00 TX -pin DAC.Tile_229.DAC0.mixer LEFT_I
attribute {inst DAC.Tile_229.DAC0.s00} -attr @name Real
increment -const
load net net.DAC.Tile_229.DAC1.mixer.Tile_229.DAC1 -pin DAC.Tile_229.DAC1.mixer RIGHT_I -pin DAC.Tile_229.DAC1 TX
attribute {inst DAC.Tile_229.DAC1} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_229.DAC1.mixer.Tile_229.DAC1.s01 -pin DAC.Tile_229.DAC1.s01 TX -pin DAC.Tile_229.DAC1.mixer LEFT_I
attribute {inst DAC.Tile_229.DAC1.s01} -attr @name Real
increment -const
load net net.DAC.Tile_229.DAC2.mixer.Tile_229.DAC2 -pin DAC.Tile_229.DAC2.mixer RIGHT_I -pin DAC.Tile_229.DAC2 TX
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_229.DAC2.mixer.Tile_229.DAC2.s02 -pin DAC.Tile_229.DAC2.s02 TX -pin DAC.Tile_229.DAC2.mixer LEFT_I
attribute {inst DAC.Tile_229.DAC2.s02} -attr @name Real
increment -const
load net net.DAC.Tile_229.DAC3.mixer.Tile_229.DAC3 -pin DAC.Tile_229.DAC3.mixer RIGHT_I -pin DAC.Tile_229.DAC3 TX
attribute {inst DAC.Tile_229.DAC3} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_229.DAC3.mixer.Tile_229.DAC3.s03 -pin DAC.Tile_229.DAC3.s03 TX -pin DAC.Tile_229.DAC3.mixer LEFT_I
attribute {inst DAC.Tile_229.DAC3.s03} -attr @name Real
show
# Starting Split Pages                                                  125.89
# NoSplit 26 Comps, 16 Nets 0 NetBundles                                125.89
# End of Split Pages                                                    125.89
# Generating Regions for Page 1:   26 Comps,   16 Nets                  125.89
# Analyze                                                               125.89
# Levelize                                                              125.89
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            125.89
# Nets                                                                  125.89
# Place                                                                 125.89
# PlaceNets                                                             125.89
# SpaceY                                                                125.89
# Track                                                                 125.89
# SpaceX                                                                125.89
# Wire                                                                  125.89
# End of Wire: 8 nets, 8 ch, wire: 32-->32 (0 with wbits)               125.89
# End of doGenerate                                                     125.89
# Analyze                                                               125.89
# Levelize                                                              125.89
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            125.89
# Nets                                                                  125.89
# Place                                                                 125.89
# PlaceNets                                                             125.89
# SpaceY                                                                125.89
# Track                                                                 125.89
# SpaceX                                                                125.89
# Wire                                                                  125.89
# End of Wire: 8 nets, 8 ch, wire: 32-->32 (0 with wbits)               125.89
# End of doGenerate                                                     125.89
# Analyze                                                               125.89
# Levelize                                                              125.89
# End of LevelAssign mode=I, 2 Levels, 2 Comps, limit=30000             125.89
# Nets                                                                  125.89
# Place                                                                 125.89
# PlaceNets                                                             125.89
# SpaceY                                                                125.89
# Track                                                                 125.89
# SpaceX                                                                125.89
# Wire                                                                  125.89
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 125.89
# End of doGenerate                                                     125.89
# End of Generating Regions for Page 1                                  125.89
#CMD scrollpos -100 -30
scrollpos -100 -30
#CMD scrollpos -144 -30
scrollpos -144 -30
fullfit
scrollpos -144 -44
#CMD scrollpos
#R -144 -44
increment -const
unload net net.DAC.Tile_229.DAC1.mixer.Tile_229.DAC1
increment -const
unload net net.DAC.Tile_229.DAC3.mixer.Tile_229.DAC3.s03
increment -const
unload net net.DAC.Tile_228.DAC2.mixer.Tile_228.DAC2
increment -const
unload net net.DAC.Tile_228.DAC3.mixer.Tile_228.DAC3
increment -const
unload net net.DAC.Tile_228.DAC1.mixer.Tile_228.DAC1.s01
increment -const
unload net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0
increment -const
unload net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0.s00
increment -const
unload net net.DAC.Tile_228.DAC2.mixer.Tile_228.DAC2.s02
increment -const
unload net net.DAC.Tile_229.DAC2.mixer.Tile_229.DAC2
increment -const
unload net net.DAC.Tile_228.DAC3.mixer.Tile_228.DAC3.s03
increment -const
unload net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0.s00
increment -const
unload net net.DAC.Tile_229.DAC1.mixer.Tile_229.DAC1.s01
increment -const
unload net net.DAC.Tile_229.DAC2.mixer.Tile_229.DAC2.s02
increment -const
unload net net.DAC.Tile_228.DAC1.mixer.Tile_228.DAC1
increment -const
unload net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0
increment -const
unload net net.DAC.Tile_229.DAC3.mixer.Tile_229.DAC3
module new rfconverter -nosplit
#  * Current module is rfconverter 
load symbol TILE_SYMBOL v HIERBOX port a in
increment -const
load inst Tile_228 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_228 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_228 a } -attr @name {}
attribute {hierPin Tile_228 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC3.s03 s03 v -hier Tile_228 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC3.mixer DAC3mixer syn -hier Tile_228 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @name I
load symbol DAC30 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC3 DAC30 syn -hier Tile_228 -pg 1 -y 2 -x 300 -resize 60 60 -attr @cell DAC3 -autohide
attribute {inst DAC.Tile_228.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3} -attr @name {}
attribute {pin DAC.Tile_228.DAC3 TX } -attr @name {}
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC2.s02 s02 v -hier Tile_228 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC2.mixer DAC2mixer syn -hier Tile_228 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC21 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC2 DAC21 syn -hier Tile_228 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2} -attr @name {}
attribute {pin DAC.Tile_228.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC1.s01 s01 v -hier Tile_228 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC1.mixer DAC1mixer syn -hier Tile_228 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @name I
load symbol DAC12 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC1 DAC12 syn -hier Tile_228 -pg 1 -y 202 -x 300 -resize 60 60 -attr @cell DAC1 -autohide
attribute {inst DAC.Tile_228.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1} -attr @name {}
attribute {pin DAC.Tile_228.DAC1 TX } -attr @name {}
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC0.s00 s00 v -hier Tile_228 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC0.mixer DAC0mixer syn -hier Tile_228 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC03 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC0 DAC03 syn -hier Tile_228 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0} -attr @name {}
attribute {pin DAC.Tile_228.DAC0 TX } -attr @name {}
load inst Tile_229 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_229 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_229 a } -attr @name {}
attribute {hierPin Tile_229 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC3.s03 s03 v -hier Tile_229 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC3.mixer DAC3mixer syn -hier Tile_229 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_I} -attr @name I
load symbol DAC34 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC3 DAC34 syn -hier Tile_229 -pg 1 -y 2 -x 300 -resize 60 60 -attr @cell DAC3 -autohide
attribute {inst DAC.Tile_229.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC3} -attr @name {}
attribute {pin DAC.Tile_229.DAC3 TX } -attr @name {}
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC2.s02 s02 v -hier Tile_229 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC2.mixer DAC2mixer syn -hier Tile_229 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC25 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC2 DAC25 syn -hier Tile_229 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2} -attr @name {}
attribute {pin DAC.Tile_229.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC1.s01 s01 v -hier Tile_229 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC1.mixer DAC1mixer syn -hier Tile_229 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_I} -attr @name I
load symbol DAC16 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC1 DAC16 syn -hier Tile_229 -pg 1 -y 202 -x 300 -resize 60 60 -attr @cell DAC1 -autohide
attribute {inst DAC.Tile_229.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC1} -attr @name {}
attribute {pin DAC.Tile_229.DAC1 TX } -attr @name {}
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC0.s00 s00 v -hier Tile_229 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC0.mixer DAC0mixer syn -hier Tile_229 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC07 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC0 DAC07 syn -hier Tile_229 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0} -attr @name {}
attribute {pin DAC.Tile_229.DAC0 TX } -attr @name {}
show
# Starting Split Pages                                                  127.05
# NoSplit 26 Comps, 0 Nets 0 NetBundles                                 127.05
# End of Split Pages                                                    127.05
# Generating Regions for Page 1:   26 Comps,    0 Nets                  127.05
# Analyze                                                               127.05
# Levelize                                                              127.05
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            127.05
# Nets                                                                  127.05
# Place                                                                 127.05
# PlaceNets                                                             127.05
# SpaceY                                                                127.05
# Track                                                                 127.05
# SpaceX                                                                127.05
# Wire                                                                  127.05
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 127.05
# End of doGenerate                                                     127.05
# Analyze                                                               127.05
# Levelize                                                              127.05
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            127.05
# Nets                                                                  127.05
# Place                                                                 127.05
# PlaceNets                                                             127.05
# SpaceY                                                                127.05
# Track                                                                 127.05
# SpaceX                                                                127.05
# Wire                                                                  127.05
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 127.05
# End of doGenerate                                                     127.05
# Analyze                                                               127.05
# Levelize                                                              127.05
# End of LevelAssign mode=I, 2 Levels, 2 Comps, limit=30000             127.05
# Nets                                                                  127.05
# Place                                                                 127.05
# PlaceNets                                                             127.05
# SpaceY                                                                127.05
# Track                                                                 127.05
# SpaceX                                                                127.05
# Wire                                                                  127.05
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 127.05
# End of doGenerate                                                     127.05
# End of Generating Regions for Page 1                                  127.05
scrollpos -150 5
zoom -x 0 -y 0 0.5
scrollpos -93 3
#R 0.5
#CMD scrollpos 0 0
scrollpos 0 0
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_228.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_228.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3.s03} -attr @name Real
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_229.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_229.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC3.s03} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0 -pin DAC.Tile_228.DAC0.mixer RIGHT_I -pin DAC.Tile_228.DAC0 TX
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0.s00 -pin DAC.Tile_228.DAC0.s00 TX -pin DAC.Tile_228.DAC0.mixer LEFT_I
attribute {inst DAC.Tile_228.DAC0.s00} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC1.mixer.Tile_228.DAC1 -pin DAC.Tile_228.DAC1.mixer RIGHT_I -pin DAC.Tile_228.DAC1 TX
attribute {inst DAC.Tile_228.DAC1} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_228.DAC1.mixer.Tile_228.DAC1.s01 -pin DAC.Tile_228.DAC1.s01 TX -pin DAC.Tile_228.DAC1.mixer LEFT_I
attribute {inst DAC.Tile_228.DAC1.s01} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC2.mixer.Tile_228.DAC2 -pin DAC.Tile_228.DAC2.mixer RIGHT_I -pin DAC.Tile_228.DAC2 TX
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_228.DAC2.mixer.Tile_228.DAC2.s02 -pin DAC.Tile_228.DAC2.s02 TX -pin DAC.Tile_228.DAC2.mixer LEFT_I
attribute {inst DAC.Tile_228.DAC2.s02} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC3.mixer.Tile_228.DAC3 -pin DAC.Tile_228.DAC3.mixer RIGHT_I -pin DAC.Tile_228.DAC3 TX
attribute {inst DAC.Tile_228.DAC3} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_228.DAC3.mixer.Tile_228.DAC3.s03 -pin DAC.Tile_228.DAC3.s03 TX -pin DAC.Tile_228.DAC3.mixer LEFT_I
attribute {inst DAC.Tile_228.DAC3.s03} -attr @name Real
increment -const
load net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0 -pin DAC.Tile_229.DAC0.mixer RIGHT_I -pin DAC.Tile_229.DAC0 TX
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0.s00 -pin DAC.Tile_229.DAC0.s00 TX -pin DAC.Tile_229.DAC0.mixer LEFT_I
attribute {inst DAC.Tile_229.DAC0.s00} -attr @name Real
increment -const
load net net.DAC.Tile_229.DAC1.mixer.Tile_229.DAC1 -pin DAC.Tile_229.DAC1.mixer RIGHT_I -pin DAC.Tile_229.DAC1 TX
attribute {inst DAC.Tile_229.DAC1} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_229.DAC1.mixer.Tile_229.DAC1.s01 -pin DAC.Tile_229.DAC1.s01 TX -pin DAC.Tile_229.DAC1.mixer LEFT_I
attribute {inst DAC.Tile_229.DAC1.s01} -attr @name Real
increment -const
load net net.DAC.Tile_229.DAC2.mixer.Tile_229.DAC2 -pin DAC.Tile_229.DAC2.mixer RIGHT_I -pin DAC.Tile_229.DAC2 TX
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_229.DAC2.mixer.Tile_229.DAC2.s02 -pin DAC.Tile_229.DAC2.s02 TX -pin DAC.Tile_229.DAC2.mixer LEFT_I
attribute {inst DAC.Tile_229.DAC2.s02} -attr @name Real
increment -const
load net net.DAC.Tile_229.DAC3.mixer.Tile_229.DAC3 -pin DAC.Tile_229.DAC3.mixer RIGHT_I -pin DAC.Tile_229.DAC3 TX
attribute {inst DAC.Tile_229.DAC3} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_229.DAC3.mixer.Tile_229.DAC3.s03 -pin DAC.Tile_229.DAC3.s03 TX -pin DAC.Tile_229.DAC3.mixer LEFT_I
attribute {inst DAC.Tile_229.DAC3.s03} -attr @name Real
show
# Starting Split Pages                                                  127.05
# NoSplit 26 Comps, 16 Nets 0 NetBundles                                127.05
# End of Split Pages                                                    127.05
# Generating Regions for Page 1:   26 Comps,   16 Nets                  127.05
# Analyze                                                               127.05
# Levelize                                                              127.05
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            127.05
# Nets                                                                  127.05
# Place                                                                 127.05
# PlaceNets                                                             127.05
# SpaceY                                                                127.05
# Track                                                                 127.05
# SpaceX                                                                127.05
# Wire                                                                  127.05
# End of Wire: 8 nets, 8 ch, wire: 32-->32 (0 with wbits)               127.05
# End of doGenerate                                                     127.05
# Analyze                                                               127.05
# Levelize                                                              127.05
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            127.05
# Nets                                                                  127.05
# Place                                                                 127.05
# PlaceNets                                                             127.05
# SpaceY                                                                127.05
# Track                                                                 127.05
# SpaceX                                                                127.05
# Wire                                                                  127.05
# End of Wire: 8 nets, 8 ch, wire: 32-->32 (0 with wbits)               127.05
# End of doGenerate                                                     127.05
# Analyze                                                               127.05
# Levelize                                                              127.05
# End of LevelAssign mode=I, 2 Levels, 2 Comps, limit=30000             127.05
# Nets                                                                  127.05
# Place                                                                 127.05
# PlaceNets                                                             127.05
# SpaceY                                                                127.05
# Track                                                                 127.05
# SpaceX                                                                127.05
# Wire                                                                  127.05
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 127.05
# End of doGenerate                                                     127.05
# End of Generating Regions for Page 1                                  127.05
#CMD scrollpos -100 -30
scrollpos -100 -30
#CMD scrollpos -144 -30
scrollpos -144 -30
fullfit
scrollpos -144 -44
#CMD scrollpos
#R -144 -44
increment -const
unload net net.DAC.Tile_229.DAC1.mixer.Tile_229.DAC1
increment -const
unload net net.DAC.Tile_229.DAC3.mixer.Tile_229.DAC3.s03
increment -const
unload net net.DAC.Tile_228.DAC2.mixer.Tile_228.DAC2
increment -const
unload net net.DAC.Tile_228.DAC3.mixer.Tile_228.DAC3
increment -const
unload net net.DAC.Tile_228.DAC1.mixer.Tile_228.DAC1.s01
increment -const
unload net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0
increment -const
unload net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0.s00
increment -const
unload net net.DAC.Tile_228.DAC2.mixer.Tile_228.DAC2.s02
increment -const
unload net net.DAC.Tile_229.DAC2.mixer.Tile_229.DAC2
increment -const
unload net net.DAC.Tile_228.DAC3.mixer.Tile_228.DAC3.s03
increment -const
unload net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0.s00
increment -const
unload net net.DAC.Tile_229.DAC1.mixer.Tile_229.DAC1.s01
increment -const
unload net net.DAC.Tile_229.DAC2.mixer.Tile_229.DAC2.s02
increment -const
unload net net.DAC.Tile_228.DAC1.mixer.Tile_228.DAC1
increment -const
unload net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0
increment -const
unload net net.DAC.Tile_229.DAC3.mixer.Tile_229.DAC3
module new rfconverter -nosplit
#  * Current module is rfconverter 
load symbol TILE_SYMBOL v HIERBOX port a in
increment -const
load inst Tile_228 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_228 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_228 a } -attr @name {}
attribute {hierPin Tile_228 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC3.s03 s03 v -hier Tile_228 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC3.mixer DAC3mixer syn -hier Tile_228 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @name I
load symbol DAC30 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC3 DAC30 syn -hier Tile_228 -pg 1 -y 2 -x 300 -resize 60 60 -attr @cell DAC3 -autohide
attribute {inst DAC.Tile_228.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3} -attr @name {}
attribute {pin DAC.Tile_228.DAC3 TX } -attr @name {}
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC2.s02 s02 v -hier Tile_228 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC2.mixer DAC2mixer syn -hier Tile_228 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC21 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC2 DAC21 syn -hier Tile_228 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2} -attr @name {}
attribute {pin DAC.Tile_228.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC1.s01 s01 v -hier Tile_228 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC1.mixer DAC1mixer syn -hier Tile_228 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @name I
load symbol DAC12 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC1 DAC12 syn -hier Tile_228 -pg 1 -y 202 -x 300 -resize 60 60 -attr @cell DAC1 -autohide
attribute {inst DAC.Tile_228.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1} -attr @name {}
attribute {pin DAC.Tile_228.DAC1 TX } -attr @name {}
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC0.s00 s00 v -hier Tile_228 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC0.mixer DAC0mixer syn -hier Tile_228 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC03 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC0 DAC03 syn -hier Tile_228 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0} -attr @name {}
attribute {pin DAC.Tile_228.DAC0 TX } -attr @name {}
load inst Tile_229 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_229 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_229 a } -attr @name {}
attribute {hierPin Tile_229 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC3.s03 s03 v -hier Tile_229 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC3.mixer DAC3mixer syn -hier Tile_229 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_I} -attr @name I
load symbol DAC34 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC3 DAC34 syn -hier Tile_229 -pg 1 -y 2 -x 300 -resize 60 60 -attr @cell DAC3 -autohide
attribute {inst DAC.Tile_229.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC3} -attr @name {}
attribute {pin DAC.Tile_229.DAC3 TX } -attr @name {}
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC2.s02 s02 v -hier Tile_229 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC2.mixer DAC2mixer syn -hier Tile_229 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC25 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC2 DAC25 syn -hier Tile_229 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2} -attr @name {}
attribute {pin DAC.Tile_229.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC1.s01 s01 v -hier Tile_229 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC1.mixer DAC1mixer syn -hier Tile_229 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_I} -attr @name I
load symbol DAC16 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC1 DAC16 syn -hier Tile_229 -pg 1 -y 202 -x 300 -resize 60 60 -attr @cell DAC1 -autohide
attribute {inst DAC.Tile_229.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC1} -attr @name {}
attribute {pin DAC.Tile_229.DAC1 TX } -attr @name {}
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC0.s00 s00 v -hier Tile_229 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC0.mixer DAC0mixer syn -hier Tile_229 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC07 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC0 DAC07 syn -hier Tile_229 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0} -attr @name {}
attribute {pin DAC.Tile_229.DAC0 TX } -attr @name {}
show
# Starting Split Pages                                                  136.33
# NoSplit 26 Comps, 0 Nets 0 NetBundles                                 136.33
# End of Split Pages                                                    136.33
# Generating Regions for Page 1:   26 Comps,    0 Nets                  136.33
# Analyze                                                               136.33
# Levelize                                                              136.33
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            136.33
# Nets                                                                  136.33
# Place                                                                 136.33
# PlaceNets                                                             136.33
# SpaceY                                                                136.33
# Track                                                                 136.33
# SpaceX                                                                136.33
# Wire                                                                  136.33
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 136.33
# End of doGenerate                                                     136.33
# Analyze                                                               136.33
# Levelize                                                              136.33
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            136.33
# Nets                                                                  136.33
# Place                                                                 136.33
# PlaceNets                                                             136.33
# SpaceY                                                                136.33
# Track                                                                 136.33
# SpaceX                                                                136.33
# Wire                                                                  136.33
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 136.33
# End of doGenerate                                                     136.33
# Analyze                                                               136.33
# Levelize                                                              136.33
# End of LevelAssign mode=I, 2 Levels, 2 Comps, limit=30000             136.33
# Nets                                                                  136.33
# Place                                                                 136.33
# PlaceNets                                                             136.33
# SpaceY                                                                136.33
# Track                                                                 136.33
# SpaceX                                                                136.33
# Wire                                                                  136.33
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 136.33
# End of doGenerate                                                     136.33
# End of Generating Regions for Page 1                                  136.33
scrollpos -150 5
zoom -x 0 -y 0 0.5
scrollpos -93 3
#R 0.5
#CMD scrollpos 0 0
scrollpos 0 0
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_228.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_228.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3.s03} -attr @name Real
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_229.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_229.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC3.s03} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0 -pin DAC.Tile_228.DAC0.mixer RIGHT_I -pin DAC.Tile_228.DAC0 TX
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0.s00 -pin DAC.Tile_228.DAC0.s00 TX -pin DAC.Tile_228.DAC0.mixer LEFT_I
attribute {inst DAC.Tile_228.DAC0.s00} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC1.mixer.Tile_228.DAC1 -pin DAC.Tile_228.DAC1.mixer RIGHT_I -pin DAC.Tile_228.DAC1 TX
attribute {inst DAC.Tile_228.DAC1} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_228.DAC1.mixer.Tile_228.DAC1.s01 -pin DAC.Tile_228.DAC1.s01 TX -pin DAC.Tile_228.DAC1.mixer LEFT_I
attribute {inst DAC.Tile_228.DAC1.s01} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC2.mixer.Tile_228.DAC2 -pin DAC.Tile_228.DAC2.mixer RIGHT_I -pin DAC.Tile_228.DAC2 TX
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_228.DAC2.mixer.Tile_228.DAC2.s02 -pin DAC.Tile_228.DAC2.s02 TX -pin DAC.Tile_228.DAC2.mixer LEFT_I
attribute {inst DAC.Tile_228.DAC2.s02} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC3.mixer.Tile_228.DAC3 -pin DAC.Tile_228.DAC3.mixer RIGHT_I -pin DAC.Tile_228.DAC3 TX
attribute {inst DAC.Tile_228.DAC3} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_228.DAC3.mixer.Tile_228.DAC3.s03 -pin DAC.Tile_228.DAC3.s03 TX -pin DAC.Tile_228.DAC3.mixer LEFT_I
attribute {inst DAC.Tile_228.DAC3.s03} -attr @name Real
increment -const
load net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0 -pin DAC.Tile_229.DAC0.mixer RIGHT_I -pin DAC.Tile_229.DAC0 TX
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0.s00 -pin DAC.Tile_229.DAC0.s00 TX -pin DAC.Tile_229.DAC0.mixer LEFT_I
attribute {inst DAC.Tile_229.DAC0.s00} -attr @name Real
increment -const
load net net.DAC.Tile_229.DAC1.mixer.Tile_229.DAC1 -pin DAC.Tile_229.DAC1.mixer RIGHT_I -pin DAC.Tile_229.DAC1 TX
attribute {inst DAC.Tile_229.DAC1} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_229.DAC1.mixer.Tile_229.DAC1.s01 -pin DAC.Tile_229.DAC1.s01 TX -pin DAC.Tile_229.DAC1.mixer LEFT_I
attribute {inst DAC.Tile_229.DAC1.s01} -attr @name Real
increment -const
load net net.DAC.Tile_229.DAC2.mixer.Tile_229.DAC2 -pin DAC.Tile_229.DAC2.mixer RIGHT_I -pin DAC.Tile_229.DAC2 TX
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_229.DAC2.mixer.Tile_229.DAC2.s02 -pin DAC.Tile_229.DAC2.s02 TX -pin DAC.Tile_229.DAC2.mixer LEFT_I
attribute {inst DAC.Tile_229.DAC2.s02} -attr @name Real
increment -const
load net net.DAC.Tile_229.DAC3.mixer.Tile_229.DAC3 -pin DAC.Tile_229.DAC3.mixer RIGHT_I -pin DAC.Tile_229.DAC3 TX
attribute {inst DAC.Tile_229.DAC3} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_229.DAC3.mixer.Tile_229.DAC3.s03 -pin DAC.Tile_229.DAC3.s03 TX -pin DAC.Tile_229.DAC3.mixer LEFT_I
attribute {inst DAC.Tile_229.DAC3.s03} -attr @name Real
show
# Starting Split Pages                                                  136.33
# NoSplit 26 Comps, 16 Nets 0 NetBundles                                136.33
# End of Split Pages                                                    136.33
# Generating Regions for Page 1:   26 Comps,   16 Nets                  136.33
# Analyze                                                               136.33
# Levelize                                                              136.33
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            136.33
# Nets                                                                  136.33
# Place                                                                 136.33
# PlaceNets                                                             136.33
# SpaceY                                                                136.33
# Track                                                                 136.33
# SpaceX                                                                136.33
# Wire                                                                  136.33
# End of Wire: 8 nets, 8 ch, wire: 32-->32 (0 with wbits)               136.33
# End of doGenerate                                                     136.33
# Analyze                                                               136.33
# Levelize                                                              136.33
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            136.33
# Nets                                                                  136.33
# Place                                                                 136.33
# PlaceNets                                                             136.33
# SpaceY                                                                136.33
# Track                                                                 136.33
# SpaceX                                                                136.33
# Wire                                                                  136.33
# End of Wire: 8 nets, 8 ch, wire: 32-->32 (0 with wbits)               136.33
# End of doGenerate                                                     136.33
# Analyze                                                               136.33
# Levelize                                                              136.33
# End of LevelAssign mode=I, 2 Levels, 2 Comps, limit=30000             136.33
# Nets                                                                  136.33
# Place                                                                 136.33
# PlaceNets                                                             136.33
# SpaceY                                                                136.33
# Track                                                                 136.33
# SpaceX                                                                136.33
# Wire                                                                  136.33
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 136.33
# End of doGenerate                                                     136.33
# End of Generating Regions for Page 1                                  136.33
#CMD scrollpos -100 -30
scrollpos -100 -30
#CMD scrollpos -144 -30
scrollpos -144 -30
fullfit
scrollpos -144 -44
#CMD scrollpos
#R -144 -44
increment -const
unload net net.DAC.Tile_229.DAC1.mixer.Tile_229.DAC1
increment -const
unload net net.DAC.Tile_229.DAC3.mixer.Tile_229.DAC3.s03
increment -const
unload net net.DAC.Tile_228.DAC2.mixer.Tile_228.DAC2
increment -const
unload net net.DAC.Tile_228.DAC3.mixer.Tile_228.DAC3
increment -const
unload net net.DAC.Tile_228.DAC1.mixer.Tile_228.DAC1.s01
increment -const
unload net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0
increment -const
unload net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0.s00
increment -const
unload net net.DAC.Tile_228.DAC2.mixer.Tile_228.DAC2.s02
increment -const
unload net net.DAC.Tile_229.DAC2.mixer.Tile_229.DAC2
increment -const
unload net net.DAC.Tile_228.DAC3.mixer.Tile_228.DAC3.s03
increment -const
unload net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0.s00
increment -const
unload net net.DAC.Tile_229.DAC1.mixer.Tile_229.DAC1.s01
increment -const
unload net net.DAC.Tile_229.DAC2.mixer.Tile_229.DAC2.s02
increment -const
unload net net.DAC.Tile_228.DAC1.mixer.Tile_228.DAC1
increment -const
unload net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0
increment -const
unload net net.DAC.Tile_229.DAC3.mixer.Tile_229.DAC3
module new rfconverter -nosplit
#  * Current module is rfconverter 
load symbol TILE_SYMBOL v HIERBOX port a in
increment -const
load inst Tile_228 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_228 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_228 a } -attr @name {}
attribute {hierPin Tile_228 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC3.s03 s03 v -hier Tile_228 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC3.mixer DAC3mixer syn -hier Tile_228 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @name I
load symbol DAC30 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC3 DAC30 syn -hier Tile_228 -pg 1 -y 2 -x 300 -resize 60 60 -attr @cell DAC3 -autohide
attribute {inst DAC.Tile_228.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3} -attr @name {}
attribute {pin DAC.Tile_228.DAC3 TX } -attr @name {}
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC2.s02 s02 v -hier Tile_228 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC2.mixer DAC2mixer syn -hier Tile_228 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC21 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC2 DAC21 syn -hier Tile_228 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2} -attr @name {}
attribute {pin DAC.Tile_228.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC1.s01 s01 v -hier Tile_228 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC1.mixer DAC1mixer syn -hier Tile_228 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @name I
load symbol DAC12 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC1 DAC12 syn -hier Tile_228 -pg 1 -y 202 -x 300 -resize 60 60 -attr @cell DAC1 -autohide
attribute {inst DAC.Tile_228.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1} -attr @name {}
attribute {pin DAC.Tile_228.DAC1 TX } -attr @name {}
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC0.s00 s00 v -hier Tile_228 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC0.mixer DAC0mixer syn -hier Tile_228 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC03 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC0 DAC03 syn -hier Tile_228 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0} -attr @name {}
attribute {pin DAC.Tile_228.DAC0 TX } -attr @name {}
load inst Tile_229 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_229 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_229 a } -attr @name {}
attribute {hierPin Tile_229 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC3.s03 s03 v -hier Tile_229 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC3.mixer DAC3mixer syn -hier Tile_229 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_I} -attr @name I
load symbol DAC34 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC3 DAC34 syn -hier Tile_229 -pg 1 -y 2 -x 300 -resize 60 60 -attr @cell DAC3 -autohide
attribute {inst DAC.Tile_229.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC3} -attr @name {}
attribute {pin DAC.Tile_229.DAC3 TX } -attr @name {}
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC2.s02 s02 v -hier Tile_229 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC2.mixer DAC2mixer syn -hier Tile_229 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC25 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC2 DAC25 syn -hier Tile_229 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2} -attr @name {}
attribute {pin DAC.Tile_229.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC1.s01 s01 v -hier Tile_229 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC1.mixer DAC1mixer syn -hier Tile_229 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_I} -attr @name I
load symbol DAC16 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC1 DAC16 syn -hier Tile_229 -pg 1 -y 202 -x 300 -resize 60 60 -attr @cell DAC1 -autohide
attribute {inst DAC.Tile_229.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC1} -attr @name {}
attribute {pin DAC.Tile_229.DAC1 TX } -attr @name {}
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC0.s00 s00 v -hier Tile_229 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC0.mixer DAC0mixer syn -hier Tile_229 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC07 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC0 DAC07 syn -hier Tile_229 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0} -attr @name {}
attribute {pin DAC.Tile_229.DAC0 TX } -attr @name {}
show
# Starting Split Pages                                                  136.61
# NoSplit 26 Comps, 0 Nets 0 NetBundles                                 136.61
# End of Split Pages                                                    136.61
# Generating Regions for Page 1:   26 Comps,    0 Nets                  136.64
# Analyze                                                               136.64
# Levelize                                                              136.64
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            136.64
# Nets                                                                  136.64
# Place                                                                 136.64
# PlaceNets                                                             136.64
# SpaceY                                                                136.64
# Track                                                                 136.64
# SpaceX                                                                136.64
# Wire                                                                  136.64
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 136.64
# End of doGenerate                                                     136.64
# Analyze                                                               136.64
# Levelize                                                              136.64
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            136.64
# Nets                                                                  136.64
# Place                                                                 136.64
# PlaceNets                                                             136.64
# SpaceY                                                                136.64
# Track                                                                 136.64
# SpaceX                                                                136.64
# Wire                                                                  136.64
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 136.64
# End of doGenerate                                                     136.64
# Analyze                                                               136.64
# Levelize                                                              136.64
# End of LevelAssign mode=I, 2 Levels, 2 Comps, limit=30000             136.64
# Nets                                                                  136.64
# Place                                                                 136.64
# PlaceNets                                                             136.64
# SpaceY                                                                136.64
# Track                                                                 136.64
# SpaceX                                                                136.64
# Wire                                                                  136.64
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 136.64
# End of doGenerate                                                     136.64
# End of Generating Regions for Page 1                                  136.64
scrollpos -150 5
zoom -x 0 -y 0 0.5
scrollpos -93 3
#R 0.5
#CMD scrollpos 0 0
scrollpos 0 0
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_228.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_228.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3.s03} -attr @name Real
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_229.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_229.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC3.s03} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0 -pin DAC.Tile_228.DAC0.mixer RIGHT_I -pin DAC.Tile_228.DAC0 TX
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0.s00 -pin DAC.Tile_228.DAC0.s00 TX -pin DAC.Tile_228.DAC0.mixer LEFT_I
attribute {inst DAC.Tile_228.DAC0.s00} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC1.mixer.Tile_228.DAC1 -pin DAC.Tile_228.DAC1.mixer RIGHT_I -pin DAC.Tile_228.DAC1 TX
attribute {inst DAC.Tile_228.DAC1} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_228.DAC1.mixer.Tile_228.DAC1.s01 -pin DAC.Tile_228.DAC1.s01 TX -pin DAC.Tile_228.DAC1.mixer LEFT_I
attribute {inst DAC.Tile_228.DAC1.s01} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC2.mixer.Tile_228.DAC2 -pin DAC.Tile_228.DAC2.mixer RIGHT_I -pin DAC.Tile_228.DAC2 TX
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_228.DAC2.mixer.Tile_228.DAC2.s02 -pin DAC.Tile_228.DAC2.s02 TX -pin DAC.Tile_228.DAC2.mixer LEFT_I
attribute {inst DAC.Tile_228.DAC2.s02} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC3.mixer.Tile_228.DAC3 -pin DAC.Tile_228.DAC3.mixer RIGHT_I -pin DAC.Tile_228.DAC3 TX
attribute {inst DAC.Tile_228.DAC3} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_228.DAC3.mixer.Tile_228.DAC3.s03 -pin DAC.Tile_228.DAC3.s03 TX -pin DAC.Tile_228.DAC3.mixer LEFT_I
attribute {inst DAC.Tile_228.DAC3.s03} -attr @name Real
increment -const
load net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0 -pin DAC.Tile_229.DAC0.mixer RIGHT_I -pin DAC.Tile_229.DAC0 TX
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0.s00 -pin DAC.Tile_229.DAC0.s00 TX -pin DAC.Tile_229.DAC0.mixer LEFT_I
attribute {inst DAC.Tile_229.DAC0.s00} -attr @name Real
increment -const
load net net.DAC.Tile_229.DAC1.mixer.Tile_229.DAC1 -pin DAC.Tile_229.DAC1.mixer RIGHT_I -pin DAC.Tile_229.DAC1 TX
attribute {inst DAC.Tile_229.DAC1} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_229.DAC1.mixer.Tile_229.DAC1.s01 -pin DAC.Tile_229.DAC1.s01 TX -pin DAC.Tile_229.DAC1.mixer LEFT_I
attribute {inst DAC.Tile_229.DAC1.s01} -attr @name Real
increment -const
load net net.DAC.Tile_229.DAC2.mixer.Tile_229.DAC2 -pin DAC.Tile_229.DAC2.mixer RIGHT_I -pin DAC.Tile_229.DAC2 TX
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_229.DAC2.mixer.Tile_229.DAC2.s02 -pin DAC.Tile_229.DAC2.s02 TX -pin DAC.Tile_229.DAC2.mixer LEFT_I
attribute {inst DAC.Tile_229.DAC2.s02} -attr @name Real
increment -const
load net net.DAC.Tile_229.DAC3.mixer.Tile_229.DAC3 -pin DAC.Tile_229.DAC3.mixer RIGHT_I -pin DAC.Tile_229.DAC3 TX
attribute {inst DAC.Tile_229.DAC3} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_229.DAC3.mixer.Tile_229.DAC3.s03 -pin DAC.Tile_229.DAC3.s03 TX -pin DAC.Tile_229.DAC3.mixer LEFT_I
attribute {inst DAC.Tile_229.DAC3.s03} -attr @name Real
show
# Starting Split Pages                                                  136.64
# NoSplit 26 Comps, 16 Nets 0 NetBundles                                136.64
# End of Split Pages                                                    136.64
# Generating Regions for Page 1:   26 Comps,   16 Nets                  136.64
# Analyze                                                               136.64
# Levelize                                                              136.64
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            136.64
# Nets                                                                  136.64
# Place                                                                 136.64
# PlaceNets                                                             136.64
# SpaceY                                                                136.64
# Track                                                                 136.64
# SpaceX                                                                136.64
# Wire                                                                  136.64
# End of Wire: 8 nets, 8 ch, wire: 32-->32 (0 with wbits)               136.64
# End of doGenerate                                                     136.64
# Analyze                                                               136.64
# Levelize                                                              136.64
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            136.64
# Nets                                                                  136.64
# Place                                                                 136.64
# PlaceNets                                                             136.64
# SpaceY                                                                136.64
# Track                                                                 136.64
# SpaceX                                                                136.64
# Wire                                                                  136.64
# End of Wire: 8 nets, 8 ch, wire: 32-->32 (0 with wbits)               136.64
# End of doGenerate                                                     136.64
# Analyze                                                               136.64
# Levelize                                                              136.64
# End of LevelAssign mode=I, 2 Levels, 2 Comps, limit=30000             136.64
# Nets                                                                  136.64
# Place                                                                 136.64
# PlaceNets                                                             136.64
# SpaceY                                                                136.64
# Track                                                                 136.64
# SpaceX                                                                136.64
# Wire                                                                  136.64
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 136.64
# End of doGenerate                                                     136.64
# End of Generating Regions for Page 1                                  136.64
#CMD scrollpos -100 -30
scrollpos -100 -30
#CMD scrollpos -144 -30
scrollpos -144 -30
fullfit
scrollpos -144 -44
#CMD scrollpos
#R -144 -44
increment -const
unload net net.DAC.Tile_229.DAC1.mixer.Tile_229.DAC1
increment -const
unload net net.DAC.Tile_229.DAC3.mixer.Tile_229.DAC3.s03
increment -const
unload net net.DAC.Tile_228.DAC2.mixer.Tile_228.DAC2
increment -const
unload net net.DAC.Tile_228.DAC3.mixer.Tile_228.DAC3
increment -const
unload net net.DAC.Tile_228.DAC1.mixer.Tile_228.DAC1.s01
increment -const
unload net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0
increment -const
unload net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0.s00
increment -const
unload net net.DAC.Tile_228.DAC2.mixer.Tile_228.DAC2.s02
increment -const
unload net net.DAC.Tile_229.DAC2.mixer.Tile_229.DAC2
increment -const
unload net net.DAC.Tile_228.DAC3.mixer.Tile_228.DAC3.s03
increment -const
unload net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0.s00
increment -const
unload net net.DAC.Tile_229.DAC1.mixer.Tile_229.DAC1.s01
increment -const
unload net net.DAC.Tile_229.DAC2.mixer.Tile_229.DAC2.s02
increment -const
unload net net.DAC.Tile_228.DAC1.mixer.Tile_228.DAC1
increment -const
unload net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0
increment -const
unload net net.DAC.Tile_229.DAC3.mixer.Tile_229.DAC3
module new rfconverter -nosplit
#  * Current module is rfconverter 
load symbol TILE_SYMBOL v HIERBOX port a in
increment -const
load inst Tile_228 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_228 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_228 a } -attr @name {}
attribute {hierPin Tile_228 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC3.s03 s03 v -hier Tile_228 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC3.mixer DAC3mixer syn -hier Tile_228 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @name I
load symbol DAC30 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC3 DAC30 syn -hier Tile_228 -pg 1 -y 2 -x 300 -resize 60 60 -attr @cell DAC3 -autohide
attribute {inst DAC.Tile_228.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3} -attr @name {}
attribute {pin DAC.Tile_228.DAC3 TX } -attr @name {}
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC2.s02 s02 v -hier Tile_228 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC2.mixer DAC2mixer syn -hier Tile_228 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC21 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC2 DAC21 syn -hier Tile_228 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2} -attr @name {}
attribute {pin DAC.Tile_228.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC1.s01 s01 v -hier Tile_228 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC1.mixer DAC1mixer syn -hier Tile_228 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @name I
load symbol DAC12 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC1 DAC12 syn -hier Tile_228 -pg 1 -y 202 -x 300 -resize 60 60 -attr @cell DAC1 -autohide
attribute {inst DAC.Tile_228.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1} -attr @name {}
attribute {pin DAC.Tile_228.DAC1 TX } -attr @name {}
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC0.s00 s00 v -hier Tile_228 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC0.mixer DAC0mixer syn -hier Tile_228 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC03 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC0 DAC03 syn -hier Tile_228 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0} -attr @name {}
attribute {pin DAC.Tile_228.DAC0 TX } -attr @name {}
load inst Tile_229 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_229 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_229 a } -attr @name {}
attribute {hierPin Tile_229 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC3.s03 s03 v -hier Tile_229 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC3.mixer DAC3mixer syn -hier Tile_229 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_I} -attr @name I
load symbol DAC34 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC3 DAC34 syn -hier Tile_229 -pg 1 -y 2 -x 300 -resize 60 60 -attr @cell DAC3 -autohide
attribute {inst DAC.Tile_229.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC3} -attr @name {}
attribute {pin DAC.Tile_229.DAC3 TX } -attr @name {}
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC2.s02 s02 v -hier Tile_229 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC2.mixer DAC2mixer syn -hier Tile_229 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC25 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC2 DAC25 syn -hier Tile_229 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2} -attr @name {}
attribute {pin DAC.Tile_229.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC1.s01 s01 v -hier Tile_229 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC1.mixer DAC1mixer syn -hier Tile_229 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_I} -attr @name I
load symbol DAC16 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC1 DAC16 syn -hier Tile_229 -pg 1 -y 202 -x 300 -resize 60 60 -attr @cell DAC1 -autohide
attribute {inst DAC.Tile_229.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC1} -attr @name {}
attribute {pin DAC.Tile_229.DAC1 TX } -attr @name {}
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC0.s00 s00 v -hier Tile_229 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC0.mixer DAC0mixer syn -hier Tile_229 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC07 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC0 DAC07 syn -hier Tile_229 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0} -attr @name {}
attribute {pin DAC.Tile_229.DAC0 TX } -attr @name {}
show
# Starting Split Pages                                                  138.31
# NoSplit 26 Comps, 0 Nets 0 NetBundles                                 138.31
# End of Split Pages                                                    138.31
# Generating Regions for Page 1:   26 Comps,    0 Nets                  138.31
# Analyze                                                               138.31
# Levelize                                                              138.31
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            138.31
# Nets                                                                  138.31
# Place                                                                 138.31
# PlaceNets                                                             138.31
# SpaceY                                                                138.31
# Track                                                                 138.31
# SpaceX                                                                138.31
# Wire                                                                  138.31
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 138.31
# End of doGenerate                                                     138.31
# Analyze                                                               138.31
# Levelize                                                              138.31
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            138.31
# Nets                                                                  138.31
# Place                                                                 138.31
# PlaceNets                                                             138.31
# SpaceY                                                                138.31
# Track                                                                 138.31
# SpaceX                                                                138.31
# Wire                                                                  138.31
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 138.31
# End of doGenerate                                                     138.31
# Analyze                                                               138.31
# Levelize                                                              138.31
# End of LevelAssign mode=I, 2 Levels, 2 Comps, limit=30000             138.31
# Nets                                                                  138.31
# Place                                                                 138.31
# PlaceNets                                                             138.31
# SpaceY                                                                138.31
# Track                                                                 138.31
# SpaceX                                                                138.31
# Wire                                                                  138.31
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 138.31
# End of doGenerate                                                     138.31
# End of Generating Regions for Page 1                                  138.31
scrollpos -150 5
zoom -x 0 -y 0 0.5
scrollpos -93 3
#R 0.5
#CMD scrollpos 0 0
scrollpos 0 0
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_228.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_228.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3.s03} -attr @name Real
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_229.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_229.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC3.s03} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0 -pin DAC.Tile_228.DAC0.mixer RIGHT_I -pin DAC.Tile_228.DAC0 TX
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0.s00 -pin DAC.Tile_228.DAC0.s00 TX -pin DAC.Tile_228.DAC0.mixer LEFT_I
attribute {inst DAC.Tile_228.DAC0.s00} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC1.mixer.Tile_228.DAC1 -pin DAC.Tile_228.DAC1.mixer RIGHT_I -pin DAC.Tile_228.DAC1 TX
attribute {inst DAC.Tile_228.DAC1} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_228.DAC1.mixer.Tile_228.DAC1.s01 -pin DAC.Tile_228.DAC1.s01 TX -pin DAC.Tile_228.DAC1.mixer LEFT_I
attribute {inst DAC.Tile_228.DAC1.s01} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC2.mixer.Tile_228.DAC2 -pin DAC.Tile_228.DAC2.mixer RIGHT_I -pin DAC.Tile_228.DAC2 TX
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_228.DAC2.mixer.Tile_228.DAC2.s02 -pin DAC.Tile_228.DAC2.s02 TX -pin DAC.Tile_228.DAC2.mixer LEFT_I
attribute {inst DAC.Tile_228.DAC2.s02} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC3.mixer.Tile_228.DAC3 -pin DAC.Tile_228.DAC3.mixer RIGHT_I -pin DAC.Tile_228.DAC3 TX
attribute {inst DAC.Tile_228.DAC3} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_228.DAC3.mixer.Tile_228.DAC3.s03 -pin DAC.Tile_228.DAC3.s03 TX -pin DAC.Tile_228.DAC3.mixer LEFT_I
attribute {inst DAC.Tile_228.DAC3.s03} -attr @name Real
increment -const
load net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0 -pin DAC.Tile_229.DAC0.mixer RIGHT_I -pin DAC.Tile_229.DAC0 TX
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0.s00 -pin DAC.Tile_229.DAC0.s00 TX -pin DAC.Tile_229.DAC0.mixer LEFT_I
attribute {inst DAC.Tile_229.DAC0.s00} -attr @name Real
increment -const
load net net.DAC.Tile_229.DAC1.mixer.Tile_229.DAC1 -pin DAC.Tile_229.DAC1.mixer RIGHT_I -pin DAC.Tile_229.DAC1 TX
attribute {inst DAC.Tile_229.DAC1} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_229.DAC1.mixer.Tile_229.DAC1.s01 -pin DAC.Tile_229.DAC1.s01 TX -pin DAC.Tile_229.DAC1.mixer LEFT_I
attribute {inst DAC.Tile_229.DAC1.s01} -attr @name Real
increment -const
load net net.DAC.Tile_229.DAC2.mixer.Tile_229.DAC2 -pin DAC.Tile_229.DAC2.mixer RIGHT_I -pin DAC.Tile_229.DAC2 TX
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_229.DAC2.mixer.Tile_229.DAC2.s02 -pin DAC.Tile_229.DAC2.s02 TX -pin DAC.Tile_229.DAC2.mixer LEFT_I
attribute {inst DAC.Tile_229.DAC2.s02} -attr @name Real
increment -const
load net net.DAC.Tile_229.DAC3.mixer.Tile_229.DAC3 -pin DAC.Tile_229.DAC3.mixer RIGHT_I -pin DAC.Tile_229.DAC3 TX
attribute {inst DAC.Tile_229.DAC3} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_229.DAC3.mixer.Tile_229.DAC3.s03 -pin DAC.Tile_229.DAC3.s03 TX -pin DAC.Tile_229.DAC3.mixer LEFT_I
attribute {inst DAC.Tile_229.DAC3.s03} -attr @name Real
show
# Starting Split Pages                                                  138.31
# NoSplit 26 Comps, 16 Nets 0 NetBundles                                138.31
# End of Split Pages                                                    138.31
# Generating Regions for Page 1:   26 Comps,   16 Nets                  138.31
# Analyze                                                               138.31
# Levelize                                                              138.31
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            138.31
# Nets                                                                  138.31
# Place                                                                 138.31
# PlaceNets                                                             138.31
# SpaceY                                                                138.31
# Track                                                                 138.31
# SpaceX                                                                138.31
# Wire                                                                  138.31
# End of Wire: 8 nets, 8 ch, wire: 32-->32 (0 with wbits)               138.31
# End of doGenerate                                                     138.31
# Analyze                                                               138.31
# Levelize                                                              138.31
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            138.31
# Nets                                                                  138.31
# Place                                                                 138.31
# PlaceNets                                                             138.31
# SpaceY                                                                138.31
# Track                                                                 138.31
# SpaceX                                                                138.31
# Wire                                                                  138.31
# End of Wire: 8 nets, 8 ch, wire: 32-->32 (0 with wbits)               138.31
# End of doGenerate                                                     138.31
# Analyze                                                               138.31
# Levelize                                                              138.31
# End of LevelAssign mode=I, 2 Levels, 2 Comps, limit=30000             138.31
# Nets                                                                  138.31
# Place                                                                 138.31
# PlaceNets                                                             138.31
# SpaceY                                                                138.31
# Track                                                                 138.31
# SpaceX                                                                138.31
# Wire                                                                  138.31
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 138.31
# End of doGenerate                                                     138.31
# End of Generating Regions for Page 1                                  138.31
#CMD scrollpos -100 -30
scrollpos -100 -30
#CMD scrollpos -144 -30
scrollpos -144 -30
fullfit
scrollpos -144 -44
#CMD scrollpos
#R -144 -44
increment -const
unload net net.DAC.Tile_229.DAC1.mixer.Tile_229.DAC1
increment -const
unload net net.DAC.Tile_229.DAC3.mixer.Tile_229.DAC3.s03
increment -const
unload net net.DAC.Tile_228.DAC2.mixer.Tile_228.DAC2
increment -const
unload net net.DAC.Tile_228.DAC3.mixer.Tile_228.DAC3
increment -const
unload net net.DAC.Tile_228.DAC1.mixer.Tile_228.DAC1.s01
increment -const
unload net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0
increment -const
unload net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0.s00
increment -const
unload net net.DAC.Tile_228.DAC2.mixer.Tile_228.DAC2.s02
increment -const
unload net net.DAC.Tile_229.DAC2.mixer.Tile_229.DAC2
increment -const
unload net net.DAC.Tile_228.DAC3.mixer.Tile_228.DAC3.s03
increment -const
unload net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0.s00
increment -const
unload net net.DAC.Tile_229.DAC1.mixer.Tile_229.DAC1.s01
increment -const
unload net net.DAC.Tile_229.DAC2.mixer.Tile_229.DAC2.s02
increment -const
unload net net.DAC.Tile_228.DAC1.mixer.Tile_228.DAC1
increment -const
unload net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0
increment -const
unload net net.DAC.Tile_229.DAC3.mixer.Tile_229.DAC3
module new rfconverter -nosplit
#  * Current module is rfconverter 
load symbol TILE_SYMBOL v HIERBOX port a in
increment -const
load inst Tile_228 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_228 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_228 a } -attr @name {}
attribute {hierPin Tile_228 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC3.s03 s03 v -hier Tile_228 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC3.mixer DAC3mixer syn -hier Tile_228 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @name I
load symbol DAC30 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC3 DAC30 syn -hier Tile_228 -pg 1 -y 2 -x 300 -resize 60 60 -attr @cell DAC3 -autohide
attribute {inst DAC.Tile_228.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3} -attr @name {}
attribute {pin DAC.Tile_228.DAC3 TX } -attr @name {}
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC2.s02 s02 v -hier Tile_228 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC2.mixer DAC2mixer syn -hier Tile_228 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC21 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC2 DAC21 syn -hier Tile_228 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2} -attr @name {}
attribute {pin DAC.Tile_228.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC1.s01 s01 v -hier Tile_228 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC1.mixer DAC1mixer syn -hier Tile_228 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @name I
load symbol DAC12 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC1 DAC12 syn -hier Tile_228 -pg 1 -y 202 -x 300 -resize 60 60 -attr @cell DAC1 -autohide
attribute {inst DAC.Tile_228.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1} -attr @name {}
attribute {pin DAC.Tile_228.DAC1 TX } -attr @name {}
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC0.s00 s00 v -hier Tile_228 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC0.mixer DAC0mixer syn -hier Tile_228 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC03 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC0 DAC03 syn -hier Tile_228 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0} -attr @name {}
attribute {pin DAC.Tile_228.DAC0 TX } -attr @name {}
load inst Tile_229 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_229 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_229 a } -attr @name {}
attribute {hierPin Tile_229 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC3.s03 s03 v -hier Tile_229 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC3.mixer DAC3mixer syn -hier Tile_229 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_I} -attr @name I
load symbol DAC34 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC3 DAC34 syn -hier Tile_229 -pg 1 -y 2 -x 300 -resize 60 60 -attr @cell DAC3 -autohide
attribute {inst DAC.Tile_229.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC3} -attr @name {}
attribute {pin DAC.Tile_229.DAC3 TX } -attr @name {}
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC2.s02 s02 v -hier Tile_229 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC2.mixer DAC2mixer syn -hier Tile_229 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC25 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC2 DAC25 syn -hier Tile_229 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2} -attr @name {}
attribute {pin DAC.Tile_229.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC1.s01 s01 v -hier Tile_229 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC1.mixer DAC1mixer syn -hier Tile_229 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_I} -attr @name I
load symbol DAC16 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC1 DAC16 syn -hier Tile_229 -pg 1 -y 202 -x 300 -resize 60 60 -attr @cell DAC1 -autohide
attribute {inst DAC.Tile_229.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC1} -attr @name {}
attribute {pin DAC.Tile_229.DAC1 TX } -attr @name {}
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC0.s00 s00 v -hier Tile_229 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC0.mixer DAC0mixer syn -hier Tile_229 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC07 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC0 DAC07 syn -hier Tile_229 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0} -attr @name {}
attribute {pin DAC.Tile_229.DAC0 TX } -attr @name {}
show
# Starting Split Pages                                                  139.22
# NoSplit 26 Comps, 0 Nets 0 NetBundles                                 139.22
# End of Split Pages                                                    139.22
# Generating Regions for Page 1:   26 Comps,    0 Nets                  139.22
# Analyze                                                               139.22
# Levelize                                                              139.22
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            139.22
# Nets                                                                  139.22
# Place                                                                 139.22
# PlaceNets                                                             139.22
# SpaceY                                                                139.22
# Track                                                                 139.22
# SpaceX                                                                139.22
# Wire                                                                  139.22
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 139.22
# End of doGenerate                                                     139.22
# Analyze                                                               139.22
# Levelize                                                              139.22
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            139.22
# Nets                                                                  139.22
# Place                                                                 139.22
# PlaceNets                                                             139.22
# SpaceY                                                                139.22
# Track                                                                 139.22
# SpaceX                                                                139.22
# Wire                                                                  139.22
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 139.22
# End of doGenerate                                                     139.22
# Analyze                                                               139.22
# Levelize                                                              139.22
# End of LevelAssign mode=I, 2 Levels, 2 Comps, limit=30000             139.22
# Nets                                                                  139.22
# Place                                                                 139.22
# PlaceNets                                                             139.22
# SpaceY                                                                139.22
# Track                                                                 139.22
# SpaceX                                                                139.22
# Wire                                                                  139.22
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 139.22
# End of doGenerate                                                     139.22
# End of Generating Regions for Page 1                                  139.22
scrollpos -150 5
zoom -x 0 -y 0 0.5
scrollpos -93 3
#R 0.5
#CMD scrollpos 0 0
scrollpos 0 0
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_228.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_228.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3.s03} -attr @name Real
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_229.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_229.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC3.s03} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0 -pin DAC.Tile_228.DAC0.mixer RIGHT_I -pin DAC.Tile_228.DAC0 TX
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0.s00 -pin DAC.Tile_228.DAC0.s00 TX -pin DAC.Tile_228.DAC0.mixer LEFT_I
attribute {inst DAC.Tile_228.DAC0.s00} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC1.mixer.Tile_228.DAC1 -pin DAC.Tile_228.DAC1.mixer RIGHT_I -pin DAC.Tile_228.DAC1 TX
attribute {inst DAC.Tile_228.DAC1} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_228.DAC1.mixer.Tile_228.DAC1.s01 -pin DAC.Tile_228.DAC1.s01 TX -pin DAC.Tile_228.DAC1.mixer LEFT_I
attribute {inst DAC.Tile_228.DAC1.s01} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC2.mixer.Tile_228.DAC2 -pin DAC.Tile_228.DAC2.mixer RIGHT_I -pin DAC.Tile_228.DAC2 TX
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_228.DAC2.mixer.Tile_228.DAC2.s02 -pin DAC.Tile_228.DAC2.s02 TX -pin DAC.Tile_228.DAC2.mixer LEFT_I
attribute {inst DAC.Tile_228.DAC2.s02} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC3.mixer.Tile_228.DAC3 -pin DAC.Tile_228.DAC3.mixer RIGHT_I -pin DAC.Tile_228.DAC3 TX
attribute {inst DAC.Tile_228.DAC3} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_228.DAC3.mixer.Tile_228.DAC3.s03 -pin DAC.Tile_228.DAC3.s03 TX -pin DAC.Tile_228.DAC3.mixer LEFT_I
attribute {inst DAC.Tile_228.DAC3.s03} -attr @name Real
increment -const
load net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0 -pin DAC.Tile_229.DAC0.mixer RIGHT_I -pin DAC.Tile_229.DAC0 TX
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0.s00 -pin DAC.Tile_229.DAC0.s00 TX -pin DAC.Tile_229.DAC0.mixer LEFT_I
attribute {inst DAC.Tile_229.DAC0.s00} -attr @name Real
increment -const
load net net.DAC.Tile_229.DAC1.mixer.Tile_229.DAC1 -pin DAC.Tile_229.DAC1.mixer RIGHT_I -pin DAC.Tile_229.DAC1 TX
attribute {inst DAC.Tile_229.DAC1} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_229.DAC1.mixer.Tile_229.DAC1.s01 -pin DAC.Tile_229.DAC1.s01 TX -pin DAC.Tile_229.DAC1.mixer LEFT_I
attribute {inst DAC.Tile_229.DAC1.s01} -attr @name Real
increment -const
load net net.DAC.Tile_229.DAC2.mixer.Tile_229.DAC2 -pin DAC.Tile_229.DAC2.mixer RIGHT_I -pin DAC.Tile_229.DAC2 TX
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_229.DAC2.mixer.Tile_229.DAC2.s02 -pin DAC.Tile_229.DAC2.s02 TX -pin DAC.Tile_229.DAC2.mixer LEFT_I
attribute {inst DAC.Tile_229.DAC2.s02} -attr @name Real
increment -const
load net net.DAC.Tile_229.DAC3.mixer.Tile_229.DAC3 -pin DAC.Tile_229.DAC3.mixer RIGHT_I -pin DAC.Tile_229.DAC3 TX
attribute {inst DAC.Tile_229.DAC3} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_229.DAC3.mixer.Tile_229.DAC3.s03 -pin DAC.Tile_229.DAC3.s03 TX -pin DAC.Tile_229.DAC3.mixer LEFT_I
attribute {inst DAC.Tile_229.DAC3.s03} -attr @name Real
show
# Starting Split Pages                                                  139.22
# NoSplit 26 Comps, 16 Nets 0 NetBundles                                139.22
# End of Split Pages                                                    139.22
# Generating Regions for Page 1:   26 Comps,   16 Nets                  139.22
# Analyze                                                               139.22
# Levelize                                                              139.22
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            139.22
# Nets                                                                  139.22
# Place                                                                 139.22
# PlaceNets                                                             139.22
# SpaceY                                                                139.22
# Track                                                                 139.22
# SpaceX                                                                139.22
# Wire                                                                  139.22
# End of Wire: 8 nets, 8 ch, wire: 32-->32 (0 with wbits)               139.22
# End of doGenerate                                                     139.22
# Analyze                                                               139.22
# Levelize                                                              139.22
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            139.22
# Nets                                                                  139.22
# Place                                                                 139.22
# PlaceNets                                                             139.22
# SpaceY                                                                139.22
# Track                                                                 139.22
# SpaceX                                                                139.22
# Wire                                                                  139.22
# End of Wire: 8 nets, 8 ch, wire: 32-->32 (0 with wbits)               139.22
# End of doGenerate                                                     139.22
# Analyze                                                               139.22
# Levelize                                                              139.22
# End of LevelAssign mode=I, 2 Levels, 2 Comps, limit=30000             139.22
# Nets                                                                  139.22
# Place                                                                 139.22
# PlaceNets                                                             139.22
# SpaceY                                                                139.22
# Track                                                                 139.22
# SpaceX                                                                139.22
# Wire                                                                  139.22
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 139.22
# End of doGenerate                                                     139.22
# End of Generating Regions for Page 1                                  139.22
#CMD scrollpos -100 -30
scrollpos -100 -30
#CMD scrollpos -144 -30
scrollpos -144 -30
fullfit
scrollpos -144 -44
#CMD scrollpos
#R -144 -44
increment -const
unload net net.DAC.Tile_229.DAC1.mixer.Tile_229.DAC1
increment -const
unload net net.DAC.Tile_229.DAC3.mixer.Tile_229.DAC3.s03
increment -const
unload net net.DAC.Tile_228.DAC2.mixer.Tile_228.DAC2
increment -const
unload net net.DAC.Tile_228.DAC3.mixer.Tile_228.DAC3
increment -const
unload net net.DAC.Tile_228.DAC1.mixer.Tile_228.DAC1.s01
increment -const
unload net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0
increment -const
unload net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0.s00
increment -const
unload net net.DAC.Tile_228.DAC2.mixer.Tile_228.DAC2.s02
increment -const
unload net net.DAC.Tile_229.DAC2.mixer.Tile_229.DAC2
increment -const
unload net net.DAC.Tile_228.DAC3.mixer.Tile_228.DAC3.s03
increment -const
unload net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0.s00
increment -const
unload net net.DAC.Tile_229.DAC1.mixer.Tile_229.DAC1.s01
increment -const
unload net net.DAC.Tile_229.DAC2.mixer.Tile_229.DAC2.s02
increment -const
unload net net.DAC.Tile_228.DAC1.mixer.Tile_228.DAC1
increment -const
unload net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0
increment -const
unload net net.DAC.Tile_229.DAC3.mixer.Tile_229.DAC3
module new rfconverter -nosplit
#  * Current module is rfconverter 
load symbol TILE_SYMBOL v HIERBOX port a in
increment -const
load inst Tile_228 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_228 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_228 a } -attr @name {}
attribute {hierPin Tile_228 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC3.s03 s03 v -hier Tile_228 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC3.mixer DAC3mixer syn -hier Tile_228 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC3.mixer RIGHT_I} -attr @name I
load symbol DAC30 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC3 DAC30 syn -hier Tile_228 -pg 1 -y 2 -x 300 -resize 60 60 -attr @cell DAC3 -autohide
attribute {inst DAC.Tile_228.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3} -attr @name {}
attribute {pin DAC.Tile_228.DAC3 TX } -attr @name {}
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC2.s02 s02 v -hier Tile_228 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC2.mixer DAC2mixer syn -hier Tile_228 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC21 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC2 DAC21 syn -hier Tile_228 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2} -attr @name {}
attribute {pin DAC.Tile_228.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC1.s01 s01 v -hier Tile_228 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC1.mixer DAC1mixer syn -hier Tile_228 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC1.mixer RIGHT_I} -attr @name I
load symbol DAC12 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC1 DAC12 syn -hier Tile_228 -pg 1 -y 202 -x 300 -resize 60 60 -attr @cell DAC1 -autohide
attribute {inst DAC.Tile_228.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1} -attr @name {}
attribute {pin DAC.Tile_228.DAC1 TX } -attr @name {}
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_228.DAC0.s00 s00 v -hier Tile_228 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_228.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_228.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_228.DAC0.mixer DAC0mixer syn -hier Tile_228 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_228.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC03 syn HIERGEN port TX in
load inst DAC.Tile_228.DAC0 DAC03 syn -hier Tile_228 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0} -attr @name {}
attribute {pin DAC.Tile_228.DAC0 TX } -attr @name {}
load inst Tile_229 TILE_SYMBOL v -pg 1 -y 1 -x 300 -autohide -attr @cell Tile_229 -attr @name {} -attr @fillcolor #f9f7f7
attribute {pin Tile_229 a } -attr @name {}
attribute {hierPin Tile_229 a } -attr @name {}
load symbol s03 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC3.s03 s03 v -hier Tile_229 -pg 1 -y 2 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC3.s03 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC3.s03 TX } -attr @name {}
load symbol DAC3mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC3.mixer DAC3mixer syn -hier Tile_229 -pg 1 -y 2 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC3.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC3.mixer RIGHT_I} -attr @name I
load symbol DAC34 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC3 DAC34 syn -hier Tile_229 -pg 1 -y 2 -x 300 -resize 60 60 -attr @cell DAC3 -autohide
attribute {inst DAC.Tile_229.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC3} -attr @name {}
attribute {pin DAC.Tile_229.DAC3 TX } -attr @name {}
load symbol s02 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC2.s02 s02 v -hier Tile_229 -pg 1 -y 102 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC2.s02 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC2.s02 TX } -attr @name {}
load symbol DAC2mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC2.mixer DAC2mixer syn -hier Tile_229 -pg 1 -y 102 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC2.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC2.mixer RIGHT_I} -attr @name I
load symbol DAC25 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC2 DAC25 syn -hier Tile_229 -pg 1 -y 102 -x 300 -resize 60 60 -attr @cell DAC2 -autohide
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2} -attr @name {}
attribute {pin DAC.Tile_229.DAC2 TX } -attr @name {}
load symbol s01 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC1.s01 s01 v -hier Tile_229 -pg 1 -y 202 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC1.s01 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC1.s01 TX } -attr @name {}
load symbol DAC1mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC1.mixer DAC1mixer syn -hier Tile_229 -pg 1 -y 202 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC1.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC1.mixer RIGHT_I} -attr @name I
load symbol DAC16 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC1 DAC16 syn -hier Tile_229 -pg 1 -y 202 -x 300 -resize 60 60 -attr @cell DAC1 -autohide
attribute {inst DAC.Tile_229.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC1} -attr @name {}
attribute {pin DAC.Tile_229.DAC1 TX } -attr @name {}
load symbol s00 v HIERGEN port TX out attrdsp @name -cc 0 0 10
load inst DAC.Tile_229.DAC0.s00 s00 v -hier Tile_229 -pg 1 -y 302 -x 1 -resize 40 40 -autohide -attr @name {}
attribute {inst DAC.Tile_229.DAC0.s00 } -attr @fillcolor #aaa7a7
attribute {pin DAC.Tile_229.DAC0.s00 TX } -attr @name {}
load symbol DAC0mixer syn HIERGEN port LEFT_Q in.left.sq port LEFT_I in.left.sq port RIGHT_Q out.right.sq port RIGHT_I out.right.sq attrdsp @cell -lc 50 50 14
load inst DAC.Tile_229.DAC0.mixer DAC0mixer syn -hier Tile_229 -pg 1 -y 302 -x 11 -resize 80 80 -attr @cell Mixer -attr @name {}
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_Q} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_I} -attr @fillcolor #ffffff
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC0.mixer LEFT_I} -attr @name I
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_Q} -attr @name Q
attribute {pin DAC.Tile_229.DAC0.mixer RIGHT_I} -attr @name I
load symbol DAC07 syn HIERGEN port TX in
load inst DAC.Tile_229.DAC0 DAC07 syn -hier Tile_229 -pg 1 -y 302 -x 300 -resize 60 60 -attr @cell DAC0 -autohide
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0} -attr @name {}
attribute {pin DAC.Tile_229.DAC0 TX } -attr @name {}
show
# Starting Split Pages                                                  141.45
# NoSplit 26 Comps, 0 Nets 0 NetBundles                                 141.45
# End of Split Pages                                                    141.45
# Generating Regions for Page 1:   26 Comps,    0 Nets                  141.45
# Analyze                                                               141.45
# Levelize                                                              141.45
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            141.45
# Nets                                                                  141.45
# Place                                                                 141.45
# PlaceNets                                                             141.45
# SpaceY                                                                141.45
# Track                                                                 141.45
# SpaceX                                                                141.45
# Wire                                                                  141.45
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 141.45
# End of doGenerate                                                     141.45
# Analyze                                                               141.45
# Levelize                                                              141.45
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            141.45
# Nets                                                                  141.45
# Place                                                                 141.45
# PlaceNets                                                             141.45
# SpaceY                                                                141.45
# Track                                                                 141.45
# SpaceX                                                                141.45
# Wire                                                                  141.45
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 141.45
# End of doGenerate                                                     141.45
# Analyze                                                               141.45
# Levelize                                                              141.45
# End of LevelAssign mode=I, 2 Levels, 2 Comps, limit=30000             141.45
# Nets                                                                  141.45
# Place                                                                 141.45
# PlaceNets                                                             141.45
# SpaceY                                                                141.45
# Track                                                                 141.45
# SpaceX                                                                141.45
# Wire                                                                  141.45
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 141.45
# End of doGenerate                                                     141.45
# End of Generating Regions for Page 1                                  141.45
scrollpos -150 5
zoom -x 0 -y 0 0.5
scrollpos -93 3
#R 0.5
#CMD scrollpos 0 0
scrollpos 0 0
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_228.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_228.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_228.DAC3.s03} -attr @name Real
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC0.s00} -attr @name Real
attribute {inst DAC.Tile_229.DAC1} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC1.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC1.s01} -attr @name Real
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC2.s02} -attr @name Real
attribute {inst DAC.Tile_229.DAC3} -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC3.mixer } -attr @fillcolor #e2e0de
attribute {inst DAC.Tile_229.DAC3.s03} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0 -pin DAC.Tile_228.DAC0.mixer RIGHT_I -pin DAC.Tile_228.DAC0 TX
attribute {inst DAC.Tile_228.DAC0} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_228.DAC0.mixer.Tile_228.DAC0.s00 -pin DAC.Tile_228.DAC0.s00 TX -pin DAC.Tile_228.DAC0.mixer LEFT_I
attribute {inst DAC.Tile_228.DAC0.s00} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC1.mixer.Tile_228.DAC1 -pin DAC.Tile_228.DAC1.mixer RIGHT_I -pin DAC.Tile_228.DAC1 TX
attribute {inst DAC.Tile_228.DAC1} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_228.DAC1.mixer.Tile_228.DAC1.s01 -pin DAC.Tile_228.DAC1.s01 TX -pin DAC.Tile_228.DAC1.mixer LEFT_I
attribute {inst DAC.Tile_228.DAC1.s01} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC2.mixer.Tile_228.DAC2 -pin DAC.Tile_228.DAC2.mixer RIGHT_I -pin DAC.Tile_228.DAC2 TX
attribute {inst DAC.Tile_228.DAC2} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_228.DAC2.mixer.Tile_228.DAC2.s02 -pin DAC.Tile_228.DAC2.s02 TX -pin DAC.Tile_228.DAC2.mixer LEFT_I
attribute {inst DAC.Tile_228.DAC2.s02} -attr @name Real
increment -const
load net net.DAC.Tile_228.DAC3.mixer.Tile_228.DAC3 -pin DAC.Tile_228.DAC3.mixer RIGHT_I -pin DAC.Tile_228.DAC3 TX
attribute {inst DAC.Tile_228.DAC3} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_228.DAC3.mixer.Tile_228.DAC3.s03 -pin DAC.Tile_228.DAC3.s03 TX -pin DAC.Tile_228.DAC3.mixer LEFT_I
attribute {inst DAC.Tile_228.DAC3.s03} -attr @name Real
increment -const
load net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0 -pin DAC.Tile_229.DAC0.mixer RIGHT_I -pin DAC.Tile_229.DAC0 TX
attribute {inst DAC.Tile_229.DAC0} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_229.DAC0.mixer.Tile_229.DAC0.s00 -pin DAC.Tile_229.DAC0.s00 TX -pin DAC.Tile_229.DAC0.mixer LEFT_I
attribute {inst DAC.Tile_229.DAC0.s00} -attr @name Real
increment -const
load net net.DAC.Tile_229.DAC1.mixer.Tile_229.DAC1 -pin DAC.Tile_229.DAC1.mixer RIGHT_I -pin DAC.Tile_229.DAC1 TX
attribute {inst DAC.Tile_229.DAC1} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_229.DAC1.mixer.Tile_229.DAC1.s01 -pin DAC.Tile_229.DAC1.s01 TX -pin DAC.Tile_229.DAC1.mixer LEFT_I
attribute {inst DAC.Tile_229.DAC1.s01} -attr @name Real
increment -const
load net net.DAC.Tile_229.DAC2.mixer.Tile_229.DAC2 -pin DAC.Tile_229.DAC2.mixer RIGHT_I -pin DAC.Tile_229.DAC2 TX
attribute {inst DAC.Tile_229.DAC2} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_229.DAC2.mixer.Tile_229.DAC2.s02 -pin DAC.Tile_229.DAC2.s02 TX -pin DAC.Tile_229.DAC2.mixer LEFT_I
attribute {inst DAC.Tile_229.DAC2.s02} -attr @name Real
increment -const
load net net.DAC.Tile_229.DAC3.mixer.Tile_229.DAC3 -pin DAC.Tile_229.DAC3.mixer RIGHT_I -pin DAC.Tile_229.DAC3 TX
attribute {inst DAC.Tile_229.DAC3} -attr @fillcolor #a7c491
increment -const
load net net.DAC.Tile_229.DAC3.mixer.Tile_229.DAC3.s03 -pin DAC.Tile_229.DAC3.s03 TX -pin DAC.Tile_229.DAC3.mixer LEFT_I
attribute {inst DAC.Tile_229.DAC3.s03} -attr @name Real
show
# Starting Split Pages                                                  141.48
# NoSplit 26 Comps, 16 Nets 0 NetBundles                                141.48
# End of Split Pages                                                    141.48
# Generating Regions for Page 1:   26 Comps,   16 Nets                  141.48
# Analyze                                                               141.48
# Levelize                                                              141.48
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            141.48
# Nets                                                                  141.48
# Place                                                                 141.48
# PlaceNets                                                             141.48
# SpaceY                                                                141.48
# Track                                                                 141.48
# SpaceX                                                                141.48
# Wire                                                                  141.48
# End of Wire: 8 nets, 8 ch, wire: 32-->32 (0 with wbits)               141.48
# End of doGenerate                                                     141.48
# Analyze                                                               141.48
# Levelize                                                              141.48
# End of LevelAssign mode=I, 4 Levels, 12 Comps, limit=30000            141.48
# Nets                                                                  141.48
# Place                                                                 141.48
# PlaceNets                                                             141.48
# SpaceY                                                                141.48
# Track                                                                 141.48
# SpaceX                                                                141.48
# Wire                                                                  141.48
# End of Wire: 8 nets, 8 ch, wire: 32-->32 (0 with wbits)               141.48
# End of doGenerate                                                     141.48
# Analyze                                                               141.48
# Levelize                                                              141.48
# End of LevelAssign mode=I, 2 Levels, 2 Comps, limit=30000             141.48
# Nets                                                                  141.48
# Place                                                                 141.48
# PlaceNets                                                             141.48
# SpaceY                                                                141.48
# Track                                                                 141.48
# SpaceX                                                                141.48
# Wire                                                                  141.48
# End of Wire: 0 nets, 0 ch, wire: 0-->0 (0 with wbits)                 141.48
# End of doGenerate                                                     141.48
# End of Generating Regions for Page 1                                  141.48
#CMD scrollpos -100 -30
scrollpos -100 -30
#CMD scrollpos -144 -30
scrollpos -144 -30
fullfit
scrollpos -144 -44
