HelpInfo,C:\Microsemi\Libero_v11.5\Synopsys\synplify_I201403MSP1\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_v11.5\Synopsys\synplify_I201403MSP1\bin\mbin\assistant
Implementation;Synthesis;RootName:TOP
Implementation;Synthesis|| CD749 ||@W:Index value of type natural (or large positive integer) could be out of prefix range 0 to 5 ||TOP.srr(83);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\synthesis\TOP.srr'/linenumber/83||time_send.vhd(51);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\hdl\time_send.vhd'/linenumber/51
Implementation;Synthesis|| CD749 ||@W:Index value of type natural (or large positive integer) could be out of prefix range 0 to 5 ||TOP.srr(84);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\synthesis\TOP.srr'/linenumber/84||time_send.vhd(63);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\hdl\time_send.vhd'/linenumber/63
Implementation;Synthesis|| CL271 ||@W:Pruning bits 30 to 8 of k(30 downto 0) -- not in use ... ||TOP.srr(86);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\synthesis\TOP.srr'/linenumber/86||time_send.vhd(32);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\hdl\time_send.vhd'/linenumber/32
Implementation;Synthesis|| CL240 ||@W:XTLOSC_O2F is not assigned a value (floating) -- simulation mismatch possible. ||TOP.srr(103);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\synthesis\TOP.srr'/linenumber/103||TOP_OSC_0_OSC.vhd(16);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\component\work\TOP\OSC_0\TOP_OSC_0_OSC.vhd'/linenumber/16
Implementation;Synthesis|| CL240 ||@W:XTLOSC_CCC is not assigned a value (floating) -- simulation mismatch possible. ||TOP.srr(104);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\synthesis\TOP.srr'/linenumber/104||TOP_OSC_0_OSC.vhd(15);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\component\work\TOP\OSC_0\TOP_OSC_0_OSC.vhd'/linenumber/15
Implementation;Synthesis|| CL240 ||@W:RCOSC_1MHZ_O2F is not assigned a value (floating) -- simulation mismatch possible. ||TOP.srr(105);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\synthesis\TOP.srr'/linenumber/105||TOP_OSC_0_OSC.vhd(14);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\component\work\TOP\OSC_0\TOP_OSC_0_OSC.vhd'/linenumber/14
Implementation;Synthesis|| CL240 ||@W:RCOSC_25_50MHZ_O2F is not assigned a value (floating) -- simulation mismatch possible. ||TOP.srr(106);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\synthesis\TOP.srr'/linenumber/106||TOP_OSC_0_OSC.vhd(12);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\component\work\TOP\OSC_0\TOP_OSC_0_OSC.vhd'/linenumber/12
Implementation;Synthesis|| CL240 ||@W:RCOSC_25_50MHZ_CCC is not assigned a value (floating) -- simulation mismatch possible. ||TOP.srr(107);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\synthesis\TOP.srr'/linenumber/107||TOP_OSC_0_OSC.vhd(11);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\component\work\TOP\OSC_0\TOP_OSC_0_OSC.vhd'/linenumber/11
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to st_angle(4) assign '0'; register removed by optimization||TOP.srr(111);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\synthesis\TOP.srr'/linenumber/111||sonar_driver.vhd(30);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\hdl\sonar_driver.vhd'/linenumber/30
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to st_angle(5) assign '0'; register removed by optimization||TOP.srr(112);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\synthesis\TOP.srr'/linenumber/112||sonar_driver.vhd(30);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\hdl\sonar_driver.vhd'/linenumber/30
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to st_angle(6) assign '0'; register removed by optimization||TOP.srr(113);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\synthesis\TOP.srr'/linenumber/113||sonar_driver.vhd(30);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\hdl\sonar_driver.vhd'/linenumber/30
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to st_angle(7) assign '0'; register removed by optimization||TOP.srr(114);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\synthesis\TOP.srr'/linenumber/114||sonar_driver.vhd(30);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\hdl\sonar_driver.vhd'/linenumber/30
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to st_angle(8) assign '0'; register removed by optimization||TOP.srr(115);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\synthesis\TOP.srr'/linenumber/115||sonar_driver.vhd(30);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\hdl\sonar_driver.vhd'/linenumber/30
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to st_angle(9) assign '0'; register removed by optimization||TOP.srr(116);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\synthesis\TOP.srr'/linenumber/116||sonar_driver.vhd(30);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\hdl\sonar_driver.vhd'/linenumber/30
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to st_angle(10) assign '0'; register removed by optimization||TOP.srr(117);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\synthesis\TOP.srr'/linenumber/117||sonar_driver.vhd(30);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\hdl\sonar_driver.vhd'/linenumber/30
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to st_angle(11) assign '0'; register removed by optimization||TOP.srr(118);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\synthesis\TOP.srr'/linenumber/118||sonar_driver.vhd(30);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\hdl\sonar_driver.vhd'/linenumber/30
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to st_angle(12) assign '0'; register removed by optimization||TOP.srr(119);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\synthesis\TOP.srr'/linenumber/119||sonar_driver.vhd(30);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\hdl\sonar_driver.vhd'/linenumber/30
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to st_angle(13) assign '0'; register removed by optimization||TOP.srr(120);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\synthesis\TOP.srr'/linenumber/120||sonar_driver.vhd(30);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\hdl\sonar_driver.vhd'/linenumber/30
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to st_angle(14) assign '0'; register removed by optimization||TOP.srr(121);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\synthesis\TOP.srr'/linenumber/121||sonar_driver.vhd(30);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\hdl\sonar_driver.vhd'/linenumber/30
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to st_angle(15) assign '0'; register removed by optimization||TOP.srr(122);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\synthesis\TOP.srr'/linenumber/122||sonar_driver.vhd(30);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\hdl\sonar_driver.vhd'/linenumber/30
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to st_angle(16) assign '0'; register removed by optimization||TOP.srr(123);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\synthesis\TOP.srr'/linenumber/123||sonar_driver.vhd(30);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\hdl\sonar_driver.vhd'/linenumber/30
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to st_angle(17) assign '0'; register removed by optimization||TOP.srr(124);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\synthesis\TOP.srr'/linenumber/124||sonar_driver.vhd(30);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\hdl\sonar_driver.vhd'/linenumber/30
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to st_angle(18) assign '0'; register removed by optimization||TOP.srr(125);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\synthesis\TOP.srr'/linenumber/125||sonar_driver.vhd(30);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\hdl\sonar_driver.vhd'/linenumber/30
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to st_angle(19) assign '0'; register removed by optimization||TOP.srr(126);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\synthesis\TOP.srr'/linenumber/126||sonar_driver.vhd(30);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\hdl\sonar_driver.vhd'/linenumber/30
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to st_angle(20) assign '0'; register removed by optimization||TOP.srr(127);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\synthesis\TOP.srr'/linenumber/127||sonar_driver.vhd(30);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\hdl\sonar_driver.vhd'/linenumber/30
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to st_angle(21) assign '0'; register removed by optimization||TOP.srr(128);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\synthesis\TOP.srr'/linenumber/128||sonar_driver.vhd(30);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\hdl\sonar_driver.vhd'/linenumber/30
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to st_angle(22) assign '0'; register removed by optimization||TOP.srr(129);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\synthesis\TOP.srr'/linenumber/129||sonar_driver.vhd(30);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\hdl\sonar_driver.vhd'/linenumber/30
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to st_angle(23) assign '0'; register removed by optimization||TOP.srr(130);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\synthesis\TOP.srr'/linenumber/130||sonar_driver.vhd(30);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\hdl\sonar_driver.vhd'/linenumber/30
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to st_angle(24) assign '0'; register removed by optimization||TOP.srr(131);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\synthesis\TOP.srr'/linenumber/131||sonar_driver.vhd(30);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\hdl\sonar_driver.vhd'/linenumber/30
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to st_angle(25) assign '0'; register removed by optimization||TOP.srr(132);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\synthesis\TOP.srr'/linenumber/132||sonar_driver.vhd(30);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\hdl\sonar_driver.vhd'/linenumber/30
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to st_angle(26) assign '0'; register removed by optimization||TOP.srr(133);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\synthesis\TOP.srr'/linenumber/133||sonar_driver.vhd(30);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\hdl\sonar_driver.vhd'/linenumber/30
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to st_angle(27) assign '0'; register removed by optimization||TOP.srr(134);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\synthesis\TOP.srr'/linenumber/134||sonar_driver.vhd(30);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\hdl\sonar_driver.vhd'/linenumber/30
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to st_angle(28) assign '0'; register removed by optimization||TOP.srr(135);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\synthesis\TOP.srr'/linenumber/135||sonar_driver.vhd(30);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\hdl\sonar_driver.vhd'/linenumber/30
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to st_angle(29) assign '0'; register removed by optimization||TOP.srr(136);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\synthesis\TOP.srr'/linenumber/136||sonar_driver.vhd(30);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\hdl\sonar_driver.vhd'/linenumber/30
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to st_angle(30) assign '0'; register removed by optimization||TOP.srr(137);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\synthesis\TOP.srr'/linenumber/137||sonar_driver.vhd(30);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\hdl\sonar_driver.vhd'/linenumber/30
Implementation;Synthesis||(null)||Please refer to the log file for details about 152 Warning(s)||TOP.srr;liberoaction://open_report/file/TOP.srr||(null);(null)
Implementation;Compile;RootName:TOP
Implementation;Compile||(null)||Please refer to the log file for details about 7 Info(s)||TOP_compile_log.log;liberoaction://open_report/file/TOP_compile_log.log||(null);(null)
Implementation;Place and Route;RootName:TOP
Implementation;Place and Route||(null)||Please refer to the log file for details about 1 Info(s)||TOP_layout_log.log;liberoaction://open_report/file/TOP_layout_log.log||(null);(null)
Implementation;Generate BitStream;RootName:TOP
Implementation;Generate BitStream||(null)||Please refer to the log file for details||TOP_generateBitstream.log;liberoaction://open_report/file/TOP_generateBitstream.log||(null);(null)
