#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Nov 12 21:15:09 2018
# Process ID: 17012
# Current directory: C:/Users/RampantVelcro/AppData/Roaming/Xilinx/Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3648
# Log file: C:/Users/RampantVelcro/AppData/Roaming/Xilinx/Vivado/vivado.log
# Journal file: C:/Users/RampantVelcro/AppData/Roaming/Xilinx/Vivado\vivado.jou
#-----------------------------------------------------------
start_gui
create_project ECE540FinalProject C:/VivadoProjects/ECE540FinalProject -part xc7a100tcsg324-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 869.223 ; gain = 46.371
add_files {C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/m14k_tlb_itlb.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/mvp_mux16.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/m14k_mdl_add_simple.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/m14k_tlb_jtlb16entries.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/m14k_tlb_utlb.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/m14k_gf_mux2.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/testbench/testbench_boot.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/mvp_mux1hot_24.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/m14k_clock_buf.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/m14k_dc.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/m14k_edp_buf_misc_pro.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/m14k_mmuc.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/m14k_top.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/system/memories/ram_p1.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/testbench/icontest.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/m14k_ejt_tap.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/m14k_udi_scanio_stub.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/m14k_edp.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/m14k_rf_reg.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/m14k_core.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/m14k_dcc_spstub.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/mvp_register.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/RAMB4K_S8.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/m14k_config.vh C:/VivadoProjects/ECE540FinalProject/Source/hdl/icon.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/m14k_mdl_dp.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/mfp_ahb_display.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/m14k_rf_rngc.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/mvp_mux1hot_8.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/m14k_cpz_eicoffset_stub.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/m14k_tlb.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/m14k_cscramble_tpl.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/world_map_lr/world_map.ngc C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/m14k_cpz_pc_top.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/m14k_ejt_tap_pcsam.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/system/memories/ram_b3.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/m14k_cpz_root_stub.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/m14k_cpz_watch_stub.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/m14k_mpc_exc.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/mvp_mux8.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/m14k_ejt_dbrk.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/mfp_ahb_sevensegtimer.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/system/memories/ram_p0.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/m14k_biu.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/m14k_icc_umips_stub.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/mvp_register_ngc.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/m14k_ejt_tap_fdcstub.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/mvp_latchn.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/handshakeflipflop.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/i_wsram_2k2way_xilinx.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/m14k_cpz_antitamper_stub.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/m14k_dsp_const.vh C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/m14k_dcc_fb.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/m14k_cop1_stub.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/m14k_tlb_dtlb.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/m14k_ejt_tap_dasamstub.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/mvp_mux1hot_9.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/m14k_dcc.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/system/memories/ram_b2.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/m14k_cpz_srs1.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/m14k_cscramble_stub.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/m14k_ejt_pdttcb_stub.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/m14k_tlb_utlbentry.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/system/mfp_ejtag_reset.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/m14k_tlb_jtlb4entries.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/m14k_dcc_mb_stub.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/m14k_dspram_ext_stub.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/m14k_glue.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/m14k_mdl_ctl.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/world_map.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/m14k_dc_bistctl.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/m14k_cache_mux.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/m14k_edp_buf_misc.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/mfp_ahb_sevensegdec.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/m14k_cdmm.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/RAMB4K_S2.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/m14k_mpc.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/system/memories/mfp_ahb_b_ram.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/m14k_icc_mb_stub.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/RAMB4K_S16.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/m14k_clock_nogate.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/ip/clk_wiz_1/clk_wiz_1.xci C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/m14k_ejt_async_snd.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/m14k_ejt_tap_dasam.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/system/memories/ram_b1.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/m14k_ejt_mux2.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/m14k_ic.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/m14k_cpz_pc.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/m14k_alu_dsp_stub.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/m14k_ejt_area.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/m14k_ejt.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/system/mfp_uart_receiver.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/m14k_clockandlatch.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/mvp_cregister_wide_tlb.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/m14k_edp_clz_4b.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/system/mfp_srec_parser_to_ahb_lite_bridge.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/m14k_cp2_stub.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/m14k_cache_cmp.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/delayWorldPixel.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/m14k_ejt_tap_pcsamstub.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/mvp_mux1hot_13.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/mvp_mux1hot_3.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/system/mfp_ahb_gpio.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/m14k_ejt_ibrk.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/ip/rojobot31_0/rojobot31_0.xci C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/m14k_ic_bistctl.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/m14k_siu.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/system/memories/ram_b0.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/mvp_cregister_wide_utlb.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/videoScale.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/m14k_bistctl.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/mvp_ucregister_wide.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/testbench/testbench.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/mvp_mux1hot_4.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/m14k_cop2_stub.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/system/mfp_srec_parser.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/m14k_alu_shft_32bit.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/m14k_mpc_ctl.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/mvp_register_c.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/boards/nexys4_ddr/mfp_nexys4_ddr.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/m14k_icc.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/mvp_mux4.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/mvp_register_s.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/m14k_icc_spmb_stub.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/m14k_siu_int_sync.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/mvp_cregister_ngc.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/m14k_ejt_bus32mux2.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/m14k_ejt_brk21.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/mvp_cregister_c.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/m14k_tlb_jtlb16.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/m14k_ejt_tap_fdc.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/system/memories/mfp_ahb_p_ram.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/m14k_cpz.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/mvp_mux1hot_5.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/m14k_ejt_tripsync.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/m14k_icc_parity_stub.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/mvp_cregister_s.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/m14k_icc_spstub.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/m14k_tlb_ctl.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/m14k_edp_clz.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/m14k_spram_top.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/m14k_udi_custom.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/m14k_cdmm_ctl.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/m14k_cpz_prid.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/mvp_mux1hot_10.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/m14k_cscramble_scanio_stub.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/m14k_ejt_fifo_1r1w_stub.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/m14k_const.vh C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/m14k_edp_add_simple.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/system/memories/ram_p3.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/m14k_cpu.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/m14k_cpz_guest_stub.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/ram_reset_dual_port.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/m14k_cdmm_mpustub.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/m14k_cp1_stub.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/tagram_2k2way_xilinx.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/d_wsram_2k2way_xilinx.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/m14k_udi_stub.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/colorizer.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/m14k_dcc_spmb_stub.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/ram_dual_port.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/m14k_ispram_ext_stub.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/mvp_cregister_wide.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/dtg.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/mvp_mux1hot_6.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/m14k_tlb_cpy.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/m14k_cpz_guest_srs1.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/system/mfp_ahb_const.vh C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/m14k_fpuclk1_nogate.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/m14k_dcc_parity_stub.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/m14k_mpc_dec.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/mvp_mux2.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/m14k_mdl.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/m14k_ejt_async_rec.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/testbench/testbench_sw2led.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/system/mfp_ahb.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/m14k_edp_clz_16b.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/debounce.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/m14k_cdmmstub.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/mvp_cregister.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/system/memories/ram_p2.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/dataram_2k2way_xilinx.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/m14k_ejt_and2.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/m14k_rf_stub.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/m14k_mmu.vh C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/m14k_clockxnorgate.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/m14k_tlb_collector.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/m14k_ejt_tck.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/system/mfp_sys.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/m14k_tlb_jtlb1entry.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/system/mfp_ahb_withloader.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/m14k_cpz_sps_stub.v C:/VivadoProjects/ECE540FinalProject/Source/hdl/core/m14k_ejt_gate.v}
WARNING: [IP_Flow 19-2162] IP 'rojobot31_0' is locked:
* IP definition 'rojobot31 (1.0)' for IP 'rojobot31_0' (customized with software release 2018.2) was not found in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
export_ip_user_files -of_objects  [get_files  {C:/VivadoProjects/ECE540FinalProject/Source/hdl/ip/clk_wiz_1/clk_wiz_1.xci C:/VivadoProjects/ECE540FinalProject/Source/hdl/ip/rojobot31_0/rojobot31_0.xci}] -lib_map_path [list {modelsim=C:/VivadoProjects/ECE540FinalProject/ECE540FinalProject.cache/compile_simlib/modelsim} {questa=C:/VivadoProjects/ECE540FinalProject/ECE540FinalProject.cache/compile_simlib/questa} {riviera=C:/VivadoProjects/ECE540FinalProject/ECE540FinalProject.cache/compile_simlib/riviera} {activehdl=C:/VivadoProjects/ECE540FinalProject/ECE540FinalProject.cache/compile_simlib/activehdl}] -force -quiet
add_files -fileset constrs_1 -norecurse C:/VivadoProjects/ECE540FinalProject/Source/hdl/constraints/mfp_nexys4_ddr.xdc
update_compile_order -fileset sources_1
set_property top mfp_nexys4_ddr [current_fileset]
update_compile_order -fileset sources_1
set_property top icontest [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
convert_ips [get_files  C:/VivadoProjects/ECE540FinalProject/Source/hdl/ip/rojobot31_0/rojobot31_0.xci]
ERROR: [Vivado 12-4810] IP 'rojobot31_0' is locked and cannot be converted:

* IP definition 'rojobot31 (1.0)' for IP 'rojobot31_0' (customized with software release 2018.2) was not found in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
export_ip_user_files -of_objects  [get_files C:/VivadoProjects/ECE540FinalProject/Source/hdl/ip/rojobot31_0/rojobot31_0.xci] -no_script -reset -force -quiet
remove_files  C:/VivadoProjects/ECE540FinalProject/Source/hdl/ip/rojobot31_0/rojobot31_0.xci
set_property  ip_repo_paths  C:/VivadoProjects/ECE540FinalProject/Source/hdl/ip/rojobot31 [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/VivadoProjects/ECE540FinalProject/Source/hdl/ip/rojobot31'.
update_ip_catalog
create_ip -name rojobot31 -vendor ece.pdx.edu -library user -version 1.0 -module_name rojobot31_0 -dir c:/VivadoProjects/ECE540FinalProject/ECE540FinalProject.srcs/sources_1/ip
generate_target {instantiation_template} [get_files c:/VivadoProjects/ECE540FinalProject/ECE540FinalProject.srcs/sources_1/ip/rojobot31_0/rojobot31_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'rojobot31_0'...
generate_target all [get_files  c:/VivadoProjects/ECE540FinalProject/ECE540FinalProject.srcs/sources_1/ip/rojobot31_0/rojobot31_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'rojobot31_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'rojobot31_0'...
catch { config_ip_cache -export [get_ips -all rojobot31_0] }
export_ip_user_files -of_objects [get_files c:/VivadoProjects/ECE540FinalProject/ECE540FinalProject.srcs/sources_1/ip/rojobot31_0/rojobot31_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/VivadoProjects/ECE540FinalProject/ECE540FinalProject.srcs/sources_1/ip/rojobot31_0/rojobot31_0.xci]
launch_runs -jobs 2 rojobot31_0_synth_1
[Mon Nov 12 21:22:33 2018] Launched rojobot31_0_synth_1...
Run output will be captured here: C:/VivadoProjects/ECE540FinalProject/ECE540FinalProject.runs/rojobot31_0_synth_1/runme.log
export_simulation -of_objects [get_files c:/VivadoProjects/ECE540FinalProject/ECE540FinalProject.srcs/sources_1/ip/rojobot31_0/rojobot31_0.xci] -directory C:/VivadoProjects/ECE540FinalProject/ECE540FinalProject.ip_user_files/sim_scripts -ip_user_files_dir C:/VivadoProjects/ECE540FinalProject/ECE540FinalProject.ip_user_files -ipstatic_source_dir C:/VivadoProjects/ECE540FinalProject/ECE540FinalProject.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/VivadoProjects/ECE540FinalProject/ECE540FinalProject.cache/compile_simlib/modelsim} {questa=C:/VivadoProjects/ECE540FinalProject/ECE540FinalProject.cache/compile_simlib/questa} {riviera=C:/VivadoProjects/ECE540FinalProject/ECE540FinalProject.cache/compile_simlib/riviera} {activehdl=C:/VivadoProjects/ECE540FinalProject/ECE540FinalProject.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs impl_1 -jobs 2
[Mon Nov 12 21:23:15 2018] Launched synth_1...
Run output will be captured here: C:/VivadoProjects/ECE540FinalProject/ECE540FinalProject.runs/synth_1/runme.log
[Mon Nov 12 21:23:15 2018] Launched impl_1...
Run output will be captured here: C:/VivadoProjects/ECE540FinalProject/ECE540FinalProject.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
reset_run synth_1
launch_runs impl_1 -jobs 2
[Mon Nov 12 21:33:20 2018] Launched synth_1...
Run output will be captured here: C:/VivadoProjects/ECE540FinalProject/ECE540FinalProject.runs/synth_1/runme.log
[Mon Nov 12 21:33:20 2018] Launched impl_1...
Run output will be captured here: C:/VivadoProjects/ECE540FinalProject/ECE540FinalProject.runs/impl_1/runme.log
reset_run synth_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs impl_1 -jobs 2
[Mon Nov 12 21:40:03 2018] Launched synth_1...
Run output will be captured here: C:/VivadoProjects/ECE540FinalProject/ECE540FinalProject.runs/synth_1/runme.log
[Mon Nov 12 21:40:03 2018] Launched impl_1...
Run output will be captured here: C:/VivadoProjects/ECE540FinalProject/ECE540FinalProject.runs/impl_1/runme.log
reset_run synth_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs impl_1 -jobs 2
[Mon Nov 12 21:50:40 2018] Launched synth_1...
Run output will be captured here: C:/VivadoProjects/ECE540FinalProject/ECE540FinalProject.runs/synth_1/runme.log
[Mon Nov 12 21:50:40 2018] Launched impl_1...
Run output will be captured here: C:/VivadoProjects/ECE540FinalProject/ECE540FinalProject.runs/impl_1/runme.log
archive_project C:/VivadoProjects/ECE540FinalProject.xpr.zip -temp_dir C:/Users/RampantVelcro/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-17012-LAPTOP-8RH9CDEQ -force -include_local_ip_cache
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/RampantVelcro/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-17012-LAPTOP-8RH9CDEQ' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/VivadoProjects/ECE540FinalProject/Source/hdl/ip/rojobot31'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [ProjectBase 1-495] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience any problem with archiving the project, please consider setting environment variable $TEMP to a shorter path.
Current project path is 'C:/Users/RampantVelcro/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-17012-LAPTOP-8RH9CDEQ/PrjAr/_X_'.
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'rojobot31_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-133] re-setting run 'rojobot31_0_impl_1'...
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'rojobot31_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'rojobot31_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
