{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713991235729 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713991235733 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 24 13:40:35 2024 " "Processing started: Wed Apr 24 13:40:35 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713991235733 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1713991235733 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1713991235733 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1713991236010 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1713991236010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "C:/Users/Chris Andrade/Desktop/2024SP/ECE_469/Lab2/top.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713991242317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713991242317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm.sv 1 1 " "Found 1 design units, including 1 entities, in source file arm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arm " "Found entity 1: arm" {  } { { "arm.sv" "" { Text "C:/Users/Chris Andrade/Desktop/2024SP/ECE_469/Lab2/arm.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713991242319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713991242319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.sv 1 1 " "Found 1 design units, including 1 entities, in source file dmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.sv" "" { Text "C:/Users/Chris Andrade/Desktop/2024SP/ECE_469/Lab2/dmem.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713991242320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713991242320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.sv 1 1 " "Found 1 design units, including 1 entities, in source file imem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.sv" "" { Text "C:/Users/Chris Andrade/Desktop/2024SP/ECE_469/Lab2/imem.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713991242321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713991242321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "C:/Users/Chris Andrade/Desktop/2024SP/ECE_469/Lab2/testbench.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713991242322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713991242322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 2 2 " "Found 2 design units, including 2 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/Chris Andrade/Desktop/2024SP/ECE_469/Lab2/alu.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713991242323 ""} { "Info" "ISGN_ENTITY_NAME" "2 alu_testbench " "Found entity 2: alu_testbench" {  } { { "alu.sv" "" { Text "C:/Users/Chris Andrade/Desktop/2024SP/ECE_469/Lab2/alu.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713991242323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713991242323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.sv 2 2 " "Found 2 design units, including 2 entities, in source file reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "reg_file.sv" "" { Text "C:/Users/Chris Andrade/Desktop/2024SP/ECE_469/Lab2/reg_file.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713991242324 ""} { "Info" "ISGN_ENTITY_NAME" "2 reg_file_testbench " "Found entity 2: reg_file_testbench" {  } { { "reg_file.sv" "" { Text "C:/Users/Chris Andrade/Desktop/2024SP/ECE_469/Lab2/reg_file.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713991242324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713991242324 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1713991242344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arm arm:processor " "Elaborating entity \"arm\" for hierarchy \"arm:processor\"" {  } { { "top.sv" "processor" { Text "C:/Users/Chris Andrade/Desktop/2024SP/ECE_469/Lab2/top.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1713991242346 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "BranchD arm.sv(37) " "Verilog HDL warning at arm.sv(37): object BranchD used but never assigned" {  } { { "arm.sv" "" { Text "C:/Users/Chris Andrade/Desktop/2024SP/ECE_469/Lab2/arm.sv" 37 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Design Software" 0 -1 1713991242346 "|top|arm:processor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BranchD 0 arm.sv(37) " "Net \"BranchD\" at arm.sv(37) has no driver or initial value, using a default initial value '0'" {  } { { "arm.sv" "" { Text "C:/Users/Chris Andrade/Desktop/2024SP/ECE_469/Lab2/arm.sv" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1713991242352 "|top|arm:processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD1D\[0\] arm.sv(91) " "Inferred latch for \"RD1D\[0\]\" at arm.sv(91)" {  } { { "arm.sv" "" { Text "C:/Users/Chris Andrade/Desktop/2024SP/ECE_469/Lab2/arm.sv" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713991242354 "|top|arm:processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD1D\[1\] arm.sv(91) " "Inferred latch for \"RD1D\[1\]\" at arm.sv(91)" {  } { { "arm.sv" "" { Text "C:/Users/Chris Andrade/Desktop/2024SP/ECE_469/Lab2/arm.sv" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713991242355 "|top|arm:processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD1D\[2\] arm.sv(91) " "Inferred latch for \"RD1D\[2\]\" at arm.sv(91)" {  } { { "arm.sv" "" { Text "C:/Users/Chris Andrade/Desktop/2024SP/ECE_469/Lab2/arm.sv" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713991242355 "|top|arm:processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD1D\[3\] arm.sv(91) " "Inferred latch for \"RD1D\[3\]\" at arm.sv(91)" {  } { { "arm.sv" "" { Text "C:/Users/Chris Andrade/Desktop/2024SP/ECE_469/Lab2/arm.sv" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713991242355 "|top|arm:processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD1D\[4\] arm.sv(91) " "Inferred latch for \"RD1D\[4\]\" at arm.sv(91)" {  } { { "arm.sv" "" { Text "C:/Users/Chris Andrade/Desktop/2024SP/ECE_469/Lab2/arm.sv" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713991242355 "|top|arm:processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD1D\[5\] arm.sv(91) " "Inferred latch for \"RD1D\[5\]\" at arm.sv(91)" {  } { { "arm.sv" "" { Text "C:/Users/Chris Andrade/Desktop/2024SP/ECE_469/Lab2/arm.sv" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713991242355 "|top|arm:processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD1D\[6\] arm.sv(91) " "Inferred latch for \"RD1D\[6\]\" at arm.sv(91)" {  } { { "arm.sv" "" { Text "C:/Users/Chris Andrade/Desktop/2024SP/ECE_469/Lab2/arm.sv" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713991242355 "|top|arm:processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD1D\[7\] arm.sv(91) " "Inferred latch for \"RD1D\[7\]\" at arm.sv(91)" {  } { { "arm.sv" "" { Text "C:/Users/Chris Andrade/Desktop/2024SP/ECE_469/Lab2/arm.sv" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713991242355 "|top|arm:processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD1D\[8\] arm.sv(91) " "Inferred latch for \"RD1D\[8\]\" at arm.sv(91)" {  } { { "arm.sv" "" { Text "C:/Users/Chris Andrade/Desktop/2024SP/ECE_469/Lab2/arm.sv" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713991242355 "|top|arm:processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD1D\[9\] arm.sv(91) " "Inferred latch for \"RD1D\[9\]\" at arm.sv(91)" {  } { { "arm.sv" "" { Text "C:/Users/Chris Andrade/Desktop/2024SP/ECE_469/Lab2/arm.sv" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713991242355 "|top|arm:processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD1D\[10\] arm.sv(91) " "Inferred latch for \"RD1D\[10\]\" at arm.sv(91)" {  } { { "arm.sv" "" { Text "C:/Users/Chris Andrade/Desktop/2024SP/ECE_469/Lab2/arm.sv" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713991242355 "|top|arm:processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD1D\[11\] arm.sv(91) " "Inferred latch for \"RD1D\[11\]\" at arm.sv(91)" {  } { { "arm.sv" "" { Text "C:/Users/Chris Andrade/Desktop/2024SP/ECE_469/Lab2/arm.sv" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713991242355 "|top|arm:processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD1D\[12\] arm.sv(91) " "Inferred latch for \"RD1D\[12\]\" at arm.sv(91)" {  } { { "arm.sv" "" { Text "C:/Users/Chris Andrade/Desktop/2024SP/ECE_469/Lab2/arm.sv" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713991242355 "|top|arm:processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD1D\[13\] arm.sv(91) " "Inferred latch for \"RD1D\[13\]\" at arm.sv(91)" {  } { { "arm.sv" "" { Text "C:/Users/Chris Andrade/Desktop/2024SP/ECE_469/Lab2/arm.sv" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713991242355 "|top|arm:processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD1D\[14\] arm.sv(91) " "Inferred latch for \"RD1D\[14\]\" at arm.sv(91)" {  } { { "arm.sv" "" { Text "C:/Users/Chris Andrade/Desktop/2024SP/ECE_469/Lab2/arm.sv" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713991242355 "|top|arm:processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD1D\[15\] arm.sv(91) " "Inferred latch for \"RD1D\[15\]\" at arm.sv(91)" {  } { { "arm.sv" "" { Text "C:/Users/Chris Andrade/Desktop/2024SP/ECE_469/Lab2/arm.sv" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713991242355 "|top|arm:processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD1D\[16\] arm.sv(91) " "Inferred latch for \"RD1D\[16\]\" at arm.sv(91)" {  } { { "arm.sv" "" { Text "C:/Users/Chris Andrade/Desktop/2024SP/ECE_469/Lab2/arm.sv" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713991242355 "|top|arm:processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD1D\[17\] arm.sv(91) " "Inferred latch for \"RD1D\[17\]\" at arm.sv(91)" {  } { { "arm.sv" "" { Text "C:/Users/Chris Andrade/Desktop/2024SP/ECE_469/Lab2/arm.sv" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713991242355 "|top|arm:processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD1D\[18\] arm.sv(91) " "Inferred latch for \"RD1D\[18\]\" at arm.sv(91)" {  } { { "arm.sv" "" { Text "C:/Users/Chris Andrade/Desktop/2024SP/ECE_469/Lab2/arm.sv" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713991242355 "|top|arm:processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD1D\[19\] arm.sv(91) " "Inferred latch for \"RD1D\[19\]\" at arm.sv(91)" {  } { { "arm.sv" "" { Text "C:/Users/Chris Andrade/Desktop/2024SP/ECE_469/Lab2/arm.sv" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713991242355 "|top|arm:processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD1D\[20\] arm.sv(91) " "Inferred latch for \"RD1D\[20\]\" at arm.sv(91)" {  } { { "arm.sv" "" { Text "C:/Users/Chris Andrade/Desktop/2024SP/ECE_469/Lab2/arm.sv" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713991242355 "|top|arm:processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD1D\[21\] arm.sv(91) " "Inferred latch for \"RD1D\[21\]\" at arm.sv(91)" {  } { { "arm.sv" "" { Text "C:/Users/Chris Andrade/Desktop/2024SP/ECE_469/Lab2/arm.sv" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713991242355 "|top|arm:processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD1D\[22\] arm.sv(91) " "Inferred latch for \"RD1D\[22\]\" at arm.sv(91)" {  } { { "arm.sv" "" { Text "C:/Users/Chris Andrade/Desktop/2024SP/ECE_469/Lab2/arm.sv" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713991242355 "|top|arm:processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD1D\[23\] arm.sv(91) " "Inferred latch for \"RD1D\[23\]\" at arm.sv(91)" {  } { { "arm.sv" "" { Text "C:/Users/Chris Andrade/Desktop/2024SP/ECE_469/Lab2/arm.sv" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713991242355 "|top|arm:processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD1D\[24\] arm.sv(91) " "Inferred latch for \"RD1D\[24\]\" at arm.sv(91)" {  } { { "arm.sv" "" { Text "C:/Users/Chris Andrade/Desktop/2024SP/ECE_469/Lab2/arm.sv" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713991242355 "|top|arm:processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD1D\[25\] arm.sv(91) " "Inferred latch for \"RD1D\[25\]\" at arm.sv(91)" {  } { { "arm.sv" "" { Text "C:/Users/Chris Andrade/Desktop/2024SP/ECE_469/Lab2/arm.sv" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713991242355 "|top|arm:processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD1D\[26\] arm.sv(91) " "Inferred latch for \"RD1D\[26\]\" at arm.sv(91)" {  } { { "arm.sv" "" { Text "C:/Users/Chris Andrade/Desktop/2024SP/ECE_469/Lab2/arm.sv" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713991242355 "|top|arm:processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD1D\[27\] arm.sv(91) " "Inferred latch for \"RD1D\[27\]\" at arm.sv(91)" {  } { { "arm.sv" "" { Text "C:/Users/Chris Andrade/Desktop/2024SP/ECE_469/Lab2/arm.sv" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713991242355 "|top|arm:processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD1D\[28\] arm.sv(91) " "Inferred latch for \"RD1D\[28\]\" at arm.sv(91)" {  } { { "arm.sv" "" { Text "C:/Users/Chris Andrade/Desktop/2024SP/ECE_469/Lab2/arm.sv" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713991242356 "|top|arm:processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD1D\[29\] arm.sv(91) " "Inferred latch for \"RD1D\[29\]\" at arm.sv(91)" {  } { { "arm.sv" "" { Text "C:/Users/Chris Andrade/Desktop/2024SP/ECE_469/Lab2/arm.sv" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713991242356 "|top|arm:processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD1D\[30\] arm.sv(91) " "Inferred latch for \"RD1D\[30\]\" at arm.sv(91)" {  } { { "arm.sv" "" { Text "C:/Users/Chris Andrade/Desktop/2024SP/ECE_469/Lab2/arm.sv" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713991242356 "|top|arm:processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD1D\[31\] arm.sv(91) " "Inferred latch for \"RD1D\[31\]\" at arm.sv(91)" {  } { { "arm.sv" "" { Text "C:/Users/Chris Andrade/Desktop/2024SP/ECE_469/Lab2/arm.sv" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713991242356 "|top|arm:processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD2D\[0\] arm.sv(90) " "Inferred latch for \"RD2D\[0\]\" at arm.sv(90)" {  } { { "arm.sv" "" { Text "C:/Users/Chris Andrade/Desktop/2024SP/ECE_469/Lab2/arm.sv" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713991242356 "|top|arm:processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD2D\[1\] arm.sv(90) " "Inferred latch for \"RD2D\[1\]\" at arm.sv(90)" {  } { { "arm.sv" "" { Text "C:/Users/Chris Andrade/Desktop/2024SP/ECE_469/Lab2/arm.sv" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713991242356 "|top|arm:processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD2D\[2\] arm.sv(90) " "Inferred latch for \"RD2D\[2\]\" at arm.sv(90)" {  } { { "arm.sv" "" { Text "C:/Users/Chris Andrade/Desktop/2024SP/ECE_469/Lab2/arm.sv" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713991242356 "|top|arm:processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD2D\[3\] arm.sv(90) " "Inferred latch for \"RD2D\[3\]\" at arm.sv(90)" {  } { { "arm.sv" "" { Text "C:/Users/Chris Andrade/Desktop/2024SP/ECE_469/Lab2/arm.sv" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713991242356 "|top|arm:processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD2D\[4\] arm.sv(90) " "Inferred latch for \"RD2D\[4\]\" at arm.sv(90)" {  } { { "arm.sv" "" { Text "C:/Users/Chris Andrade/Desktop/2024SP/ECE_469/Lab2/arm.sv" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713991242356 "|top|arm:processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD2D\[5\] arm.sv(90) " "Inferred latch for \"RD2D\[5\]\" at arm.sv(90)" {  } { { "arm.sv" "" { Text "C:/Users/Chris Andrade/Desktop/2024SP/ECE_469/Lab2/arm.sv" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713991242356 "|top|arm:processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD2D\[6\] arm.sv(90) " "Inferred latch for \"RD2D\[6\]\" at arm.sv(90)" {  } { { "arm.sv" "" { Text "C:/Users/Chris Andrade/Desktop/2024SP/ECE_469/Lab2/arm.sv" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713991242356 "|top|arm:processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD2D\[7\] arm.sv(90) " "Inferred latch for \"RD2D\[7\]\" at arm.sv(90)" {  } { { "arm.sv" "" { Text "C:/Users/Chris Andrade/Desktop/2024SP/ECE_469/Lab2/arm.sv" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713991242356 "|top|arm:processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD2D\[8\] arm.sv(90) " "Inferred latch for \"RD2D\[8\]\" at arm.sv(90)" {  } { { "arm.sv" "" { Text "C:/Users/Chris Andrade/Desktop/2024SP/ECE_469/Lab2/arm.sv" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713991242356 "|top|arm:processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD2D\[9\] arm.sv(90) " "Inferred latch for \"RD2D\[9\]\" at arm.sv(90)" {  } { { "arm.sv" "" { Text "C:/Users/Chris Andrade/Desktop/2024SP/ECE_469/Lab2/arm.sv" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713991242356 "|top|arm:processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD2D\[10\] arm.sv(90) " "Inferred latch for \"RD2D\[10\]\" at arm.sv(90)" {  } { { "arm.sv" "" { Text "C:/Users/Chris Andrade/Desktop/2024SP/ECE_469/Lab2/arm.sv" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713991242356 "|top|arm:processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD2D\[11\] arm.sv(90) " "Inferred latch for \"RD2D\[11\]\" at arm.sv(90)" {  } { { "arm.sv" "" { Text "C:/Users/Chris Andrade/Desktop/2024SP/ECE_469/Lab2/arm.sv" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713991242356 "|top|arm:processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD2D\[12\] arm.sv(90) " "Inferred latch for \"RD2D\[12\]\" at arm.sv(90)" {  } { { "arm.sv" "" { Text "C:/Users/Chris Andrade/Desktop/2024SP/ECE_469/Lab2/arm.sv" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713991242356 "|top|arm:processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD2D\[13\] arm.sv(90) " "Inferred latch for \"RD2D\[13\]\" at arm.sv(90)" {  } { { "arm.sv" "" { Text "C:/Users/Chris Andrade/Desktop/2024SP/ECE_469/Lab2/arm.sv" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713991242356 "|top|arm:processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD2D\[14\] arm.sv(90) " "Inferred latch for \"RD2D\[14\]\" at arm.sv(90)" {  } { { "arm.sv" "" { Text "C:/Users/Chris Andrade/Desktop/2024SP/ECE_469/Lab2/arm.sv" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713991242356 "|top|arm:processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD2D\[15\] arm.sv(90) " "Inferred latch for \"RD2D\[15\]\" at arm.sv(90)" {  } { { "arm.sv" "" { Text "C:/Users/Chris Andrade/Desktop/2024SP/ECE_469/Lab2/arm.sv" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713991242356 "|top|arm:processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD2D\[16\] arm.sv(90) " "Inferred latch for \"RD2D\[16\]\" at arm.sv(90)" {  } { { "arm.sv" "" { Text "C:/Users/Chris Andrade/Desktop/2024SP/ECE_469/Lab2/arm.sv" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713991242356 "|top|arm:processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD2D\[17\] arm.sv(90) " "Inferred latch for \"RD2D\[17\]\" at arm.sv(90)" {  } { { "arm.sv" "" { Text "C:/Users/Chris Andrade/Desktop/2024SP/ECE_469/Lab2/arm.sv" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713991242356 "|top|arm:processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD2D\[18\] arm.sv(90) " "Inferred latch for \"RD2D\[18\]\" at arm.sv(90)" {  } { { "arm.sv" "" { Text "C:/Users/Chris Andrade/Desktop/2024SP/ECE_469/Lab2/arm.sv" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713991242356 "|top|arm:processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD2D\[19\] arm.sv(90) " "Inferred latch for \"RD2D\[19\]\" at arm.sv(90)" {  } { { "arm.sv" "" { Text "C:/Users/Chris Andrade/Desktop/2024SP/ECE_469/Lab2/arm.sv" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713991242356 "|top|arm:processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD2D\[20\] arm.sv(90) " "Inferred latch for \"RD2D\[20\]\" at arm.sv(90)" {  } { { "arm.sv" "" { Text "C:/Users/Chris Andrade/Desktop/2024SP/ECE_469/Lab2/arm.sv" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713991242356 "|top|arm:processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD2D\[21\] arm.sv(90) " "Inferred latch for \"RD2D\[21\]\" at arm.sv(90)" {  } { { "arm.sv" "" { Text "C:/Users/Chris Andrade/Desktop/2024SP/ECE_469/Lab2/arm.sv" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713991242356 "|top|arm:processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD2D\[22\] arm.sv(90) " "Inferred latch for \"RD2D\[22\]\" at arm.sv(90)" {  } { { "arm.sv" "" { Text "C:/Users/Chris Andrade/Desktop/2024SP/ECE_469/Lab2/arm.sv" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713991242356 "|top|arm:processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD2D\[23\] arm.sv(90) " "Inferred latch for \"RD2D\[23\]\" at arm.sv(90)" {  } { { "arm.sv" "" { Text "C:/Users/Chris Andrade/Desktop/2024SP/ECE_469/Lab2/arm.sv" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713991242356 "|top|arm:processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD2D\[24\] arm.sv(90) " "Inferred latch for \"RD2D\[24\]\" at arm.sv(90)" {  } { { "arm.sv" "" { Text "C:/Users/Chris Andrade/Desktop/2024SP/ECE_469/Lab2/arm.sv" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713991242357 "|top|arm:processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD2D\[25\] arm.sv(90) " "Inferred latch for \"RD2D\[25\]\" at arm.sv(90)" {  } { { "arm.sv" "" { Text "C:/Users/Chris Andrade/Desktop/2024SP/ECE_469/Lab2/arm.sv" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713991242357 "|top|arm:processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD2D\[26\] arm.sv(90) " "Inferred latch for \"RD2D\[26\]\" at arm.sv(90)" {  } { { "arm.sv" "" { Text "C:/Users/Chris Andrade/Desktop/2024SP/ECE_469/Lab2/arm.sv" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713991242357 "|top|arm:processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD2D\[27\] arm.sv(90) " "Inferred latch for \"RD2D\[27\]\" at arm.sv(90)" {  } { { "arm.sv" "" { Text "C:/Users/Chris Andrade/Desktop/2024SP/ECE_469/Lab2/arm.sv" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713991242357 "|top|arm:processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD2D\[28\] arm.sv(90) " "Inferred latch for \"RD2D\[28\]\" at arm.sv(90)" {  } { { "arm.sv" "" { Text "C:/Users/Chris Andrade/Desktop/2024SP/ECE_469/Lab2/arm.sv" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713991242357 "|top|arm:processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD2D\[29\] arm.sv(90) " "Inferred latch for \"RD2D\[29\]\" at arm.sv(90)" {  } { { "arm.sv" "" { Text "C:/Users/Chris Andrade/Desktop/2024SP/ECE_469/Lab2/arm.sv" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713991242357 "|top|arm:processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD2D\[30\] arm.sv(90) " "Inferred latch for \"RD2D\[30\]\" at arm.sv(90)" {  } { { "arm.sv" "" { Text "C:/Users/Chris Andrade/Desktop/2024SP/ECE_469/Lab2/arm.sv" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713991242357 "|top|arm:processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD2D\[31\] arm.sv(90) " "Inferred latch for \"RD2D\[31\]\" at arm.sv(90)" {  } { { "arm.sv" "" { Text "C:/Users/Chris Andrade/Desktop/2024SP/ECE_469/Lab2/arm.sv" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1713991242357 "|top|arm:processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file arm:processor\|reg_file:u_reg_file " "Elaborating entity \"reg_file\" for hierarchy \"arm:processor\|reg_file:u_reg_file\"" {  } { { "arm.sv" "u_reg_file" { Text "C:/Users/Chris Andrade/Desktop/2024SP/ECE_469/Lab2/arm.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1713991242380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu arm:processor\|alu:u_alu " "Elaborating entity \"alu\" for hierarchy \"arm:processor\|alu:u_alu\"" {  } { { "arm.sv" "u_alu" { Text "C:/Users/Chris Andrade/Desktop/2024SP/ECE_469/Lab2/arm.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1713991242394 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.sv(33) " "Verilog HDL assignment warning at alu.sv(33): truncated value with size 32 to match size of target (1)" {  } { { "alu.sv" "" { Text "C:/Users/Chris Andrade/Desktop/2024SP/ECE_469/Lab2/alu.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Design Software" 0 -1 1713991242395 "|top|arm:processor|alu:u_alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem imem:imemory " "Elaborating entity \"imem\" for hierarchy \"imem:imemory\"" {  } { { "top.sv" "imemory" { Text "C:/Users/Chris Andrade/Desktop/2024SP/ECE_469/Lab2/top.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1713991242402 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "14 0 63 imem.sv(22) " "Verilog HDL warning at imem.sv(22): number of words (14) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "imem.sv" "" { Text "C:/Users/Chris Andrade/Desktop/2024SP/ECE_469/Lab2/imem.sv" 22 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Design Software" 0 -1 1713991242414 "|top|imem:imemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.data_a 0 imem.sv(19) " "Net \"memory.data_a\" at imem.sv(19) has no driver or initial value, using a default initial value '0'" {  } { { "imem.sv" "" { Text "C:/Users/Chris Andrade/Desktop/2024SP/ECE_469/Lab2/imem.sv" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1713991242414 "|top|imem:imemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.waddr_a 0 imem.sv(19) " "Net \"memory.waddr_a\" at imem.sv(19) has no driver or initial value, using a default initial value '0'" {  } { { "imem.sv" "" { Text "C:/Users/Chris Andrade/Desktop/2024SP/ECE_469/Lab2/imem.sv" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1713991242414 "|top|imem:imemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.we_a 0 imem.sv(19) " "Net \"memory.we_a\" at imem.sv(19) has no driver or initial value, using a default initial value '0'" {  } { { "imem.sv" "" { Text "C:/Users/Chris Andrade/Desktop/2024SP/ECE_469/Lab2/imem.sv" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1713991242414 "|top|imem:imemory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem dmem:dmemory " "Elaborating entity \"dmem\" for hierarchy \"dmem:dmemory\"" {  } { { "top.sv" "dmemory" { Text "C:/Users/Chris Andrade/Desktop/2024SP/ECE_469/Lab2/top.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1713991242415 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "ALUResult processor " "Port \"ALUResult\" does not exist in macrofunction \"processor\"" {  } { { "top.sv" "processor" { Text "C:/Users/Chris Andrade/Desktop/2024SP/ECE_469/Lab2/top.sv" 30 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Design Software" 0 -1 1713991242455 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "Instr processor " "Port \"Instr\" does not exist in macrofunction \"processor\"" {  } { { "top.sv" "processor" { Text "C:/Users/Chris Andrade/Desktop/2024SP/ECE_469/Lab2/top.sv" 30 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Design Software" 0 -1 1713991242455 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "MemWrite processor " "Port \"MemWrite\" does not exist in macrofunction \"processor\"" {  } { { "top.sv" "processor" { Text "C:/Users/Chris Andrade/Desktop/2024SP/ECE_469/Lab2/top.sv" 30 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Design Software" 0 -1 1713991242455 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "PC processor " "Port \"PC\" does not exist in macrofunction \"processor\"" {  } { { "top.sv" "processor" { Text "C:/Users/Chris Andrade/Desktop/2024SP/ECE_469/Lab2/top.sv" 30 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Design Software" 0 -1 1713991242455 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "ReadData processor " "Port \"ReadData\" does not exist in macrofunction \"processor\"" {  } { { "top.sv" "processor" { Text "C:/Users/Chris Andrade/Desktop/2024SP/ECE_469/Lab2/top.sv" 30 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Design Software" 0 -1 1713991242455 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "WriteData processor " "Port \"WriteData\" does not exist in macrofunction \"processor\"" {  } { { "top.sv" "processor" { Text "C:/Users/Chris Andrade/Desktop/2024SP/ECE_469/Lab2/top.sv" 30 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Design Software" 0 -1 1713991242455 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1713991242458 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Chris Andrade/Desktop/2024SP/ECE_469/Lab2/DE1_SoC.map.smsg " "Generated suppressed messages file C:/Users/Chris Andrade/Desktop/2024SP/ECE_469/Lab2/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1713991242477 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 6 s 8 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 6 errors, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4773 " "Peak virtual memory: 4773 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713991242482 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Apr 24 13:40:42 2024 " "Processing ended: Wed Apr 24 13:40:42 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713991242482 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713991242482 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713991242482 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1713991242482 ""}
