// Library - 16nm, Cell - 6T_4x, View - schematic
// LAST TIME SAVED: Feb 19 23:02:55 2015
// NETLIST TIME: May 25 23:26:01 2015
`timescale 1ns / 1ns 

(* cds_ams_schematic *) 
module \6T_4x  (A, B0, B1);

inout  B0, B1;

inout [3:0]  A;

