{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "420ebf7c-3a92-4415-9756-689295702df7",
   "metadata": {},
   "outputs": [],
   "source": [
    "# Copyright (C) 2024 Hansem Ro <hansemro@outlook.com>\n",
    "# Copyright (C) 2018-2020 Claire Xenia Wolf <claire@yosyshq.com>\n",
    "# Copyright (C) 2018-2020 gatecat <gatecat@ds0.me>\n",
    "# Copyright (C) 2018-2020 Dan Gisselquist <dan@symbioticeda.com>\n",
    "# Copyright (C) 2018-2020 Serge Bazanski <q3k@q3k.org>\n",
    "# Copyright (C) 2018-2020 Miodrag Milanovic <micko@yosyshq.com>\n",
    "# Copyright (C) 2018-2020 Eddie Hung <eddieh@ece.ubc.ca>\n",
    "#\n",
    "# Permission to use, copy, modify, and/or distribute this software for any\n",
    "# purpose with or without fee is hereby granted, provided that the above\n",
    "# copyright notice and this permission notice appear in all copies.\n",
    "#\n",
    "# THE SOFTWARE IS PROVIDED \"AS IS\" AND THE AUTHOR DISCLAIMS ALL WARRANTIES\n",
    "# WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF\n",
    "# MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR\n",
    "# ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES\n",
    "# WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN\n",
    "# ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF\n",
    "# OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "a0153f36-be9a-436a-aeba-5aafaf1e6a54",
   "metadata": {},
   "source": [
    "# nextpnr-xilinx Post-Route JSON Netlist to Vivado Design Checkpoint Conversion\n",
    "\n",
    "Ported by: Hansem Ro\n",
    "\n",
    "Original Java source: https://github.com/gatecat/nextpnr-xilinx/blob/xilinx-upstream/xilinx/java/json2dcp.java"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "6bebd325-fe0d-4213-ba35-0b23e2ed92fa",
   "metadata": {},
   "source": [
    "Tasks:\n",
    "\n",
    "- [x] Port nextpnr json netlist parser\n",
    "- [ ] Port json2dcp\n",
    "    - [x] Parse nextpnr-xilinx json netlist\n",
    "        - nextpnr-himbaechel is not yet supported due to changes in NEXTPNR_BEL format\n",
    "    - [x] Process each NextpnrCells\n",
    "        - [x] create and place IOB cells\n",
    "            - ignore PAD type cells as they are not valid RapidWright Cells.\n",
    "            - use Design.createAndPlaceIOB(...) to create each IBUF/OBUF cell\n",
    "                - IBUF/OBUF cells will not appear in the Vivado Device pane unless its nets are connected\n",
    "        - [x] create and place other cells\n",
    "        - [x] set cell properties\n",
    "            - [x] fixup INIT string format\n",
    "    - [x] Create and connect each NextpnrNet\n",
    "        - [x] create and add net to design\n",
    "        - [x] connect net to driver and user cells\n",
    "    - [ ] Process each NextpnrNet PIP routing\n",
    "        - [x] intra-site routing\n",
    "            - use SiteInst.routeIntraSiteNet(...) to assign a net to a site wire and route it\n",
    "            - use site pin name for bel name and bel pin name to create its associated BELPin\n",
    "            - [x] case 1: site pin to bel pin routing\n",
    "            - [x] case 2: bel pin to bel pin routing\n",
    "            - [x] case 3: bel pin to site pin routing\n",
    "        - [ ] inter-site routing\n",
    "            - [ ] research how to manually route PIPs/nodes\n",
    "                - something to do with PIP/RouteNode/Wire objects?\n",
    "            - [ ] case 1: tile to site (pin) routing\n",
    "            - [ ] case 2: site (pin) to tile routing\n",
    "            - [ ] case 3: tile to tile routing\n",
    "    - [ ] Fix whatever else is missing/broken\n",
    "    - [x] write design checkpoint\n",
    "- [ ] Compare NextpnrDesign and RapidWright Design netlist\n",
    "- [ ] Test with various designs and architectures\n",
    "    - IOB-less design: primitive-tests/clb-tests/jtag-test\n",
    "    - litex"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "233ea50c-92dd-47c8-9c0b-cd336b8eb865",
   "metadata": {},
   "outputs": [],
   "source": [
    "import json\n",
    "from argparse import ArgumentParser, FileType\n",
    "import math\n",
    "import re\n",
    "from nextpnr import NextpnrDesign, NextpnrCell, NextpnrCellPort, NextpnrNet, PortDirection\n",
    "import rapidwright\n",
    "from com.xilinx.rapidwright.design import Cell, Design, Net, NetType, PinType, SitePinInst, Unisim\n",
    "from com.xilinx.rapidwright.edif import EDIFDirection, EDIFHierNet, EDIFNet, EDIFPortInst, EDIFTools\n",
    "\n",
    "from java.nio.file import Paths\n",
    "from com.xilinx.rapidwright.debug import DotEdifDumper"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "bcc73d5e-b104-44e2-97d6-a560d0e46df2",
   "metadata": {},
   "outputs": [],
   "source": [
    "# Provide post-route json netlist produced by nextpnr-xilinx, device part, and dcp destination path\n",
    "# nextpnr-himbaechel:xilinx is not supported!\n",
    "\n",
    "json_file = \"./top.route.json\"\n",
    "out_dcp = \"./top.dcp\"\n",
    "part = \"xc7a200tfbg484-3\"\n",
    "\n",
    "ndes = NextpnrDesign()\n",
    "with open(json_file, \"r\") as file:\n",
    "    ndes.load(json.load(file))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "d3623b68-ac5c-4e7d-96db-77ef65fb1a1c",
   "metadata": {},
   "outputs": [],
   "source": [
    "def escape_name(s:str):\n",
    "    return s.replace(\"\\\\\",\"__\").replace(\"/\",\"_\")\n",
    "\n",
    "def connect_phys_and_log(net:Net, cell:Cell, logical_pin:str):\n",
    "    if cell.getName().contains(\"/\") or net.getLogicalNet() is None:\n",
    "        phys_pins = cell.getAllPhysicalPinMappings(logical_pin)\n",
    "        #print(f\"SC1: {net}<->{logical_pin} {phys_pins}\")\n",
    "        for bel_pin in phys_pins:\n",
    "            pin_name = cell.getBEL().getPin(bel_pin).getConnectedSitePinName()\n",
    "            if pin_name:\n",
    "                spi = SitePinInst(cell.getBEL().getPin(bel_pin).isOutput(), pin_name, cell.getSiteInst())\n",
    "                net.addPin(spi)\n",
    "                #print(f\"\\tSC1: connect {net.getName()} to pin {spi.getName()}\")\n",
    "    elif cell.getPhysicalPinMapping(logical_pin) is None or \\\n",
    "            cell.getBEL().getPin(cell.getPhysicalPinMapping(logical_pin)).getConnectedSitePinName() is None or \\\n",
    "            logical_pin.endswith(\"]\"):\n",
    "        # create logical pin only\n",
    "        #print(f\"SC2: {net}<->{logical_pin}\")\n",
    "        epi = None\n",
    "        eci = cell.getEDIFCellInst()\n",
    "        assert eci is not None\n",
    "        if logical_pin.endswith(\"]\"):\n",
    "            open_pos = len(logical_pin) - logical_pin[::-1].index('[') - 1\n",
    "            log_bus = logical_pin[0:open_pos]\n",
    "            port_index = int(logical_pin[open_pos+1:len(logical_pin)-1])\n",
    "            bus_width = eci.getPort(log_bus).getWidth()\n",
    "            epi = net.getLogicalNet().createPortInst(log_bus, (bus_width - 1) - port_index, eci)\n",
    "        else:\n",
    "            epi = net.getLogicalNet().createPortInst(logical_pin, eci)\n",
    "        # connect to physical pin if available\n",
    "        phys_pins = cell.getAllPhysicalPinMappings(logical_pin)\n",
    "        for bel_pin in phys_pins:\n",
    "            pin_name = cell.getBEL().getPin(bel_pin).getConnectedSitePinName()\n",
    "            if pin_name:\n",
    "                spi = SitePinInst(epi.getDirection() == EDIFDirection.OUTPUT, pin_name, cell.getSiteInst())\n",
    "                net.addPin(spi)\n",
    "                #print(f\"\\tSC2: connect {net.getName()} to pin {spi.getName()}\")\n",
    "    else:\n",
    "        #print(f\"SC3: connect {net.getName()} to {logical_pin}\")\n",
    "        net.connect(cell, logical_pin)\n",
    "\n",
    "def fixup_init(s:str, num_bits:int):\n",
    "    hex_val = s.split(\"'h\")[1]\n",
    "    digits = max(num_bits / 4, 1)\n",
    "    while (len(hex_val) < digits):\n",
    "        hex_val = \"0\" + hex_val\n",
    "    return f\"{num_bits}'h{hex_val}\"\n",
    "\n",
    "# A site BEL PIP has the following format:\n",
    "# SITEWIRE/<SITE>_<SITE_COORD>/<BEL>_<PIN>\n",
    "def is_site_bel_pip(s:str):\n",
    "    return re.match(r'^SITEWIRE/[A-Z0-9_]+_X[0-9]+Y[0-9]+/[A-Z0-9_]+_[A-Z0-9]+$', s) is not None\n",
    "\n",
    "# A site pin PIP has the following format:\n",
    "# SITEWIRE/<SITE>_<SITE_COORD>/<SITE_PIN>\n",
    "def is_site_pin_pip(s:str):\n",
    "    return re.match(r'^SITEWIRE/[A-Z0-9_]+_X[0-9]+Y[0-9]+/[A-Z0-9]+$', s) is not None\n",
    "\n",
    "# Format: SITEWIRE/<SITE>_<SITE_COORD>/<BEL>_<PIN> \n",
    "def parse_site_bel_pip(s:str):\n",
    "    assert is_site_bel_pip(s)\n",
    "    sp = s.split(\"/\")\n",
    "    assert len(sp) == 3\n",
    "    site_name = sp[1]\n",
    "    bel_name,bel_pin_name = sp[2].rsplit(\"_\",1)\n",
    "    return (site_name, bel_name, bel_pin_name)\n",
    "\n",
    "# Format: SITEWIRE/<SITE>_<SITE_COORD>/<SITE_PIN> \n",
    "def parse_site_pin_pip(s:str):\n",
    "    assert is_site_pin_pip(s)\n",
    "    sp = s.split(\"/\")\n",
    "    assert len(sp) == 3\n",
    "    site_name = sp[1]\n",
    "    site_pin_name = sp[2]\n",
    "    return (site_name, site_pin_name)\n",
    "\n",
    "# Format: <TILE>_<TILE_COORD>/<TILE_WIRE>\n",
    "def parse_tile_pip(s:str):\n",
    "    assert not s.startswith(\"SITEWIRE/\")\n",
    "    assert not is_site_bel_pip(s)\n",
    "    assert not is_site_pin_pip(s)\n",
    "    tile_name,wire_name = s.split(\"/\")\n",
    "    return (tile_name, wire_name)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "b9b15fef-a10d-4494-9ac3-62061fc3c80f",
   "metadata": {},
   "outputs": [],
   "source": [
    "des = Design(\"top\", part)\n",
    "\n",
    "# process each NextpnrCell...\n",
    "# - assigns RapidWright Cell (rwCell) to each NextpnrCell (except IOB PADs)\n",
    "# - handles pin mapping between NextpnrCell's logical pin and Cell's physical pin\n",
    "# - assigns cell properties/attributes\n",
    "for nc in ndes.cells.values():\n",
    "    uni_type = None\n",
    "    bel_loc = None\n",
    "    #print(f\"Handling {nc.type} cell {nc.name}\")\n",
    "    if 'X_ORIG_TYPE' not in nc.attrs:\n",
    "        continue\n",
    "    if nc.type == \"PAD\":\n",
    "        continue\n",
    "    elif nc.type.startswith(\"IOB\"):\n",
    "        # Find associated PAD cell\n",
    "        pad_nc = None       \n",
    "        if \"OUTBUF\" in nc.type:\n",
    "            for pad_user in nc.ports[\"OUT\"].net.users:\n",
    "                if pad_user.cell.type == \"PAD\":\n",
    "                    pad_nc = pad_user.cell\n",
    "                    break\n",
    "        elif \"INBUF\" in nc.type:\n",
    "            for pad_driver in nc.ports[\"PAD\"].net.drivers:\n",
    "                if pad_driver.cell.type == \"PAD\":\n",
    "                    pad_nc = pad_driver.cell\n",
    "                    break\n",
    "        else:\n",
    "            print(f\"Unhandled IOB cell: {nc.type}\")\n",
    "            continue\n",
    "        assert pad_nc is not None, f\"Missing PAD cell for {nc.name}\"\n",
    "        pin_dir = PinType.valueOf(pad_nc.attrs[\"X_IO_DIR\"])\n",
    "        pkg_pin = pad_nc.attrs[\"PACKAGE_PIN\"]\n",
    "        io_std = pad_nc.attrs[\"IOSTANDARD\"]\n",
    "        nc.rwCell = des.createAndPlaceIOB(escape_name(pad_nc.name), pin_dir, pkg_pin, io_std)\n",
    "        nc.rwCell.setSiteFixed(True)\n",
    "    else:\n",
    "        orig_type = nc.attrs[\"X_ORIG_TYPE\"]\n",
    "        uni_type = Unisim.valueOf(orig_type)\n",
    "        # Expected NEXTPNR_BEL format: <SITE_TYPE>_<SITE_COORD>/<BEL>\n",
    "        # Himbaechel format not yet supported!\n",
    "        bel_loc = nc.attrs[\"NEXTPNR_BEL\"]\n",
    "        if bel_loc is not None:\n",
    "            #print(f\"Placing {uni_type} cell {nc.name} @ {bel_loc}\")\n",
    "            nc.rwCell = des.createAndPlaceCell(escape_name(nc.name), uni_type, bel_loc)\n",
    "            nc.rwCell.setSiteFixed(True)\n",
    "            nc.rwCell.setBELFixed(True)\n",
    "        else:\n",
    "            #print(f\"{nc.name} does not have NEXTPNR_BEL\")\n",
    "            nc.rwCell = des.createCell(escape_name(nc.name), uni_type)\n",
    "\n",
    "    assert nc.rwCell is not None, f\"nc.rwCell is not assigned for {nc.name}\"\n",
    "    assert nc.rwCell.isPlaced()\n",
    "\n",
    "    #print(f\"{nc.rwCell.getName()} placed at {nc.rwCell.getSiteName()}\")\n",
    "\n",
    "    # process pin assignment\n",
    "    # TODO: handle PS7/PS8\n",
    "    if uni_type != Unisim.PS7 and uni_type != Unisim.PS8:\n",
    "        # physical to logical pin map\n",
    "        p2l_pin_map = nc.rwCell.getPinMappingsP2L()\n",
    "        pins = p2l_pin_map.keys()\n",
    "        # clear pin mappings for cell\n",
    "        for pin in pins:\n",
    "            nc.rwCell.removePinMapping(pin)\n",
    "        for pin in nc.ports.values():\n",
    "            if \"X_ORIG_PORT_\" + pin.name not in nc.attrs:\n",
    "                continue\n",
    "            orig_ports = nc.attrs[\"X_ORIG_PORT_\" + pin.name].split(\" \")\n",
    "            for port in orig_ports:\n",
    "                port = port.strip()\n",
    "                if port:\n",
    "                    #print(f\"add pin mapping: P:{pin.name} <-> L:{port}\")\n",
    "                    nc.rwCell.addPinMapping(pin.name, port)\n",
    "\n",
    "    # process cell parameters\n",
    "    for param, param_value in nc.params.items():\n",
    "        #print(f\"{param}={param_value}\")\n",
    "        if param == \"INIT\":\n",
    "            if uni_type == Unisim.LUT1:\n",
    "                param_value = fixup_init(param_value, 1<<1)\n",
    "            elif uni_type == Unisim.LUT2:\n",
    "                param_value = fixup_init(param_value, 1<<2)\n",
    "            elif uni_type == Unisim.LUT3:\n",
    "                param_value = fixup_init(param_value, 1<<3)\n",
    "            elif uni_type == Unisim.LUT4:\n",
    "                param_value = fixup_init(param_value, 1<<4)\n",
    "            elif uni_type == Unisim.LUT5 or uni_type == Unisim.RAMS32 or uni_type == Unisim.RAMD32:\n",
    "                param_value = fixup_init(param_value, 1<<5)\n",
    "            elif uni_type == Unisim.LUT6 or uni_type == Unisim.RAMS64E or uni_type == Unisim.RAMD64E:\n",
    "                param_value = fixup_init(param_value, 1<<6)\n",
    "            elif uni_type == Unisim.FDRE or uni_type == Unisim.FDSE or \\\n",
    "                    uni_type == Unisim.FDCE or uni_type == Unisim.FDPE:\n",
    "                param_value = \"1'b\" + param_value[-1]\n",
    "        elif uni_type == Unisim.RAMB18E2 or uni_type == Unisim.RAMB36E2:\n",
    "            if param == \"INIT_A\" or param == \"INIT_B\" or param.startswith(\"SRVAL_\"):\n",
    "                param_value = fixup_init(param_value, 36 if uni_type == Unisim.RAMB36E2 else 18)\n",
    "            elif param.startswith(\"INIT_\") or param.startswith(\"INITP_\"):\n",
    "                param_value = fixup_init(param_value, 256)\n",
    "        elif param.startswith(\"IS_\") and param.endswith(\"_INVERTED\"):\n",
    "            param_value = fixup_init(param_value, 1).replace(\"h\", \"b\")\n",
    "\n",
    "        # TODO: check if WADR6,WADR7 ports are used\n",
    "        if nc.rwCell.getType() == \"RAMD64E\" or nc.rwCell.getType() == \"RAMS64E\":\n",
    "            nc.rwCell.addProperty(\"RAM_ADDRESS_MASK\", \"2'b11\")\n",
    "            nc.rwCell.addProperty(\"RAM_ADDRESS_SPACE\", \"2'b11\")\n",
    "        nc.rwCell.addProperty(param, param_value)\n",
    "\n",
    "# create and connect each net\n",
    "edif_top = des.getNetlist().getTopHierCellInst() # logical netlist\n",
    "edif_gnd = EDIFTools.getStaticNet(NetType.GND, edif_top, des.getNetlist())\n",
    "edif_vcc = EDIFTools.getStaticNet(NetType.VCC, edif_top, des.getNetlist())\n",
    "for nn in ndes.nets.values():\n",
    "    #print(f\"Creating net {nn.name}\")\n",
    "    if nn.name == \"$PACKER_VCC_NET\":\n",
    "        nn.rwNet = des.createNet(edif_vcc)\n",
    "        des.addNet(nn.rwNet)\n",
    "    elif nn.name == \"$PACKER_GND_NET\":\n",
    "        nn.rwNet = des.createNet(edif_gnd)\n",
    "        des.addNet(nn.rwNet)\n",
    "    else:\n",
    "        nn.rwNet = des.createNet(escape_name(nn.name))\n",
    "        des.addNet(nn.rwNet)\n",
    "    if nn.driver is not None and nn.driver.cell.rwCell is not None:\n",
    "        if \"X_ORIG_PORT_\" + nn.driver.name not in nn.driver.cell.attrs:\n",
    "            continue\n",
    "        #print(f\"connecting {nn.driver.cell.rwCell.getSiteName()}/{nn.driver.cell.rwCell.getBELName()}.{nn.driver.name} -> {nn.rwNet.getName()}\")\n",
    "        connect_phys_and_log(nn.rwNet, nn.driver.cell.rwCell, nn.driver.cell.attrs[\"X_ORIG_PORT_\" + nn.driver.name])\n",
    "    for user in nn.users:\n",
    "        if user.cell.rwCell is not None:\n",
    "            if \"X_ORIG_PORT_\" + user.name in user.cell.attrs:\n",
    "                orig_ports = user.cell.attrs[\"X_ORIG_PORT_\" + user.name].split(\" \")\n",
    "                for orig_port in orig_ports:\n",
    "                    connect_phys_and_log(nn.rwNet, user.cell.rwCell, orig_port)\n",
    "            else:\n",
    "                # special case where no logical pin exists (e.g. A6 tied high for a fractured LUT)\n",
    "                bel_pin = user.cell.rwCell.getBEL().getPin(user.name)\n",
    "                if bel_pin is None:\n",
    "                    continue\n",
    "                site_pin_name = bel_pin.getConnectedSitePinName()\n",
    "                si = user.cell.rwCell.getSiteInst()\n",
    "                assert si is not None\n",
    "                if site_pin_name is not None and si is not None:\n",
    "                    if site_pin_name not in si.getSitePinNames():\n",
    "                        nn.rwNet.createPin(site_pin_name, si)\n",
    "\n",
    "# process net routing\n",
    "for nn in ndes.nets.values():\n",
    "    routing = nn.attrs[\"ROUTING\"].split(\";\")\n",
    "    print(f\"Handling routing for {nn.name}\")\n",
    "    for i in range(0,len(routing)-2,3):\n",
    "        dst_wire = routing[i] # DST\n",
    "        pip_route = routing[i+1] # SRC->DST\n",
    "        src_wire = pip_route.split(\"->\")[0]\n",
    "        print(f\"\\tSRC: {src_wire} -> DST: {dst_wire}\")\n",
    "        if src_wire.strip() == \"\" or dst_wire.strip() == \"\":\n",
    "            #print(\"\\t\\tskipped\")\n",
    "            continue\n",
    "        elif is_site_bel_pip(src_wire) and is_site_bel_pip(dst_wire):\n",
    "            #print(\"\\t\\tintra site routing\")\n",
    "            # SRC: SITEWIRE/<SITE>_<SITE_COORD>/<BEL>_<PIN> \n",
    "            src_site_name,src_bel_name,src_bel_pin_name = parse_site_bel_pip(src_wire)\n",
    "            # DST: SITEWIRE/<SITE>_<SITE_COORD>/<BEL>_<PIN>\n",
    "            dst_site_name,dst_bel_name,dst_bel_pin_name = parse_site_bel_pip(dst_wire)\n",
    "            assert src_site_name == dst_site_name, f\"SRC site {src_site_name} != DST site {dst_site_name}\"\n",
    "            si = des.getSiteInstFromSiteName(src_site_name)\n",
    "            assert si is not None,f\"\\t\\tSiteInst {src_site_name} does not exist\"\n",
    "            si.routeIntraSiteNet(nn.rwNet, si.getBELPin(src_bel_name, src_bel_pin_name), si.getBELPin(dst_bel_name, dst_bel_pin_name))\n",
    "        elif is_site_bel_pip(src_wire) and is_site_pin_pip(dst_wire):\n",
    "            #print(\"\\t\\tintra site routing 2\")\n",
    "            # SRC: SITEWIRE/<SITE>_<SITE_COORD>/<BEL>_<PIN>\n",
    "            src_site_name,src_bel_name,src_bel_pin_name = parse_site_bel_pip(src_wire)\n",
    "            # DST: SITEWIRE/<SITE>_<SITE_COORD>/<SITE_PIN>\n",
    "            dst_site_name,dst_site_pin_name = parse_site_pin_pip(dst_wire)\n",
    "            assert src_site_name == dst_site_name, f\"SRC site {src_site_name} != DST site {dst_site_name}\"\n",
    "            si = des.getSiteInstFromSiteName(src_site_name)\n",
    "            assert si is not None,f\"\\t\\tSiteInst {src_site_name} does not exist\"\n",
    "            si.routeIntraSiteNet(nn.rwNet, si.getBELPin(src_bel_name, src_bel_pin_name), si.getBELPin(dst_site_pin_name, dst_site_pin_name))\n",
    "        elif is_site_pin_pip(src_wire) and is_site_bel_pip(dst_wire):\n",
    "            #print(\"\\t\\tintra site routing 3\")\n",
    "            # SRC: SITEWIRE/<SITE>_<SITE_COORD>/<SITE_PIN>\n",
    "            src_site_name,src_site_pin_name = parse_site_pin_pip(src_wire)\n",
    "            # DST: SITEWIRE/<SITE>_<SITE_COORD>/<BEL>_<PIN>\n",
    "            dst_site_name,dst_bel_name,dst_bel_pin_name = parse_site_bel_pip(dst_wire)\n",
    "            assert src_site_name == dst_site_name, f\"SRC site {src_site_name} != DST site {dst_site_name}\"\n",
    "            if src_site_name.startswith(\"IOB\"):\n",
    "                continue\n",
    "            si = des.getSiteInstFromSiteName(src_site_name)\n",
    "            assert si is not None,f\"\\t\\tSiteInst {src_site_name} does not exist\"\n",
    "            si.routeIntraSiteNet(nn.rwNet, si.getBELPin(src_site_pin_name, src_site_pin_name), si.getBELPin(dst_bel_name, dst_bel_pin_name))\n",
    "        elif is_site_pin_pip(dst_wire):\n",
    "            #print(\"\\t\\tTODO: tile->site routing\")\n",
    "            # SRC: <TILE>_<TILE_COORD>/<TILE_WIRE>\n",
    "            src_tile_name,src_wire_name = parse_tile_pip(src_wire)\n",
    "            # DST: SITEWIRE/<SITE>_<SITE_COORD>/<SITE_PIN>\n",
    "            dst_site_name,dst_site_pin_name = parse_site_pin_pip(dst_wire)\n",
    "            src_tile = des.getDevice().getTile(src_tile_name)\n",
    "            dst_si = des.getSiteInstFromSiteName(dst_site_name)\n",
    "            if dst_si is None:\n",
    "                dst_si = des.createSiteInst(des.getDevice().getSite(dst_site_name))\n",
    "            dst_tile = des.getSiteInstFromSiteName(dst_site_name).getTile()\n",
    "            #print(f\"\\t\\tSRC Tile: {src_tile}, DST Tile: {dst_tile}\")\n",
    "            continue\n",
    "        elif is_site_pin_pip(src_wire):\n",
    "            #print(\"\\t\\tTODO: site->tile routing\")\n",
    "            # SRC: SITEWIRE/<SITE>_<SITE_COORD>/<SITE_PIN>\n",
    "            src_site_name,src_site_pin_name = parse_site_pin_pip(src_wire)\n",
    "            # DST: <TILE>_<TILE_COORD>/<TILE_WIRE>\n",
    "            dst_tile_name,dst_wire_name = parse_tile_pip(dst_wire)\n",
    "            src_tile = des.getSiteInstFromSiteName(src_site_name).getTile()\n",
    "            dst_tile = des.getDevice().getTile(dst_tile_name)\n",
    "            #print(f\"\\t\\tSRC Tile: {src_tile}, DST Tile: {dst_tile}\")\n",
    "            continue\n",
    "        else:\n",
    "            print(\"\\t\\tTODO: tile->tile routing\")\n",
    "            # SRC: <TILE>_<TILE_COORD>/<TILE_WIRE>\n",
    "            src_tile_name,src_wire_name = parse_tile_pip(src_wire)\n",
    "            # DST: <TILE>_<TILE_COORD>/<TILE_WIRE>\n",
    "            dst_tile_name,dst_wire_name = parse_tile_pip(dst_wire)\n",
    "            src_tile = des.getDevice().getTile(src_tile_name)\n",
    "            dst_tile = des.getDevice().getTile(dst_tile_name)\n",
    "            src_wire_idx = src_tile.getWireIndex(src_wire_name)\n",
    "            dst_wire_idx = dst_tile.getWireIndex(dst_wire_name)\n",
    "            print(f\"\\t\\tSRC Tile: {src_tile}, DST Tile: {dst_tile}\")\n",
    "            print(f\"\\t\\tSRC Wire: {src_wire_idx}, DST Wire: {dst_wire_idx}\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "e1063367-1562-43ad-8b0d-a9dc7725d769",
   "metadata": {},
   "outputs": [],
   "source": [
    "# TODO: compare NextpnrDesign and RapidWright Design netlist"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "445f5c96-11bb-405a-8568-78bac2500d0e",
   "metadata": {},
   "outputs": [],
   "source": [
    "des.writeCheckpoint(out_dcp)"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3 (ipykernel)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.12.7"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
