// Seed: 1606472124
module module_0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_4 = id_5.id_1;
  module_0();
  wire id_6;
  wire id_7;
  reg  id_8 = id_4;
  always id_2 <= id_4;
endmodule
module module_2;
  wire id_1;
  assign id_1 = id_1;
  wire id_2;
  wire id_3;
  wire id_4;
  id_5(
      1
  ); module_0();
endmodule
