

================================================================
== Vivado HLS Report for 'CCLabel_calCentroid'
================================================================
* Date:           Fri Mar 03 22:38:04 2017

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        ConnectedComponentLabeling_HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      7.91|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1  |    ?|    ?|         2|          2|          1|     ?|    yes   |
        |- Loop 2     |    ?|    ?|        26|          1|          1|     ?|    yes   |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|   1072|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      0|    2542|   3650|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    189|
|Register         |        -|      -|     521|      1|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|    3063|   4912|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       2|      9|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------------------+------------------------------+---------+-------+-----+-----+
    |             Instance             |            Module            | BRAM_18K| DSP48E|  FF | LUT |
    +----------------------------------+------------------------------+---------+-------+-----+-----+
    |CCLabel_fdiv_32ns_32ns_32_16_U9   |CCLabel_fdiv_32ns_32ns_32_16  |        0|      0|  761|  994|
    |CCLabel_fdiv_32ns_32ns_32_16_U10  |CCLabel_fdiv_32ns_32ns_32_16  |        0|      0|  761|  994|
    |CCLabel_uitofp_32ns_32_6_U11      |CCLabel_uitofp_32ns_32_6      |        0|      0|  340|  554|
    |CCLabel_uitofp_32ns_32_6_U12      |CCLabel_uitofp_32ns_32_6      |        0|      0|  340|  554|
    |CCLabel_uitofp_32ns_32_6_U13      |CCLabel_uitofp_32ns_32_6      |        0|      0|  340|  554|
    +----------------------------------+------------------------------+---------+-------+-----+-----+
    |Total                             |                              |        0|      0| 2542| 3650|
    +----------------------------------+------------------------------+---------+-------+-----+-----+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+-----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+-----+------------+------------+
    |centroidDataCount_1_fu_615_p2  |     +    |      0|  0|   32|          32|           1|
    |i_2_fu_371_p2                  |     +    |      0|  0|   32|          32|           1|
    |i_fu_355_p2                    |     +    |      0|  0|   32|          32|           1|
    |sh_assign_2_fu_441_p2          |     +    |      0|  0|    9|           9|           8|
    |sh_assign_fu_399_p2            |     +    |      0|  0|    9|           9|           8|
    |totalIntensity_d0              |     +    |      0|  0|   32|          32|          32|
    |x_r_d0                         |     +    |      0|  0|   32|          32|          32|
    |y_r_d0                         |     +    |      0|  0|   32|          32|          32|
    |tmp_1_i_i1_fu_455_p2           |     -    |      0|  0|    8|           7|           8|
    |tmp_1_i_i_fu_413_p2            |     -    |      0|  0|    8|           7|           8|
    |X_Din_A                        |  Select  |      0|  0|   32|           1|          32|
    |Y_Din_A                        |  Select  |      0|  0|   32|           1|          32|
    |sh_assign_1_fu_475_p3          |  Select  |      0|  0|    9|           1|           9|
    |sh_assign_3_fu_555_p3          |  Select  |      0|  0|    9|           1|           9|
    |tmp_6_i_fu_321_p2              |   icmp   |      0|  0|   40|          32|          32|
    |tmp_7_fu_310_p2                |   icmp   |      0|  0|   40|          32|          32|
    |tmp_8_fu_361_p2                |   icmp   |      0|  0|   40|          32|          32|
    |tmp_fu_295_p2                  |   icmp   |      0|  0|   40|          32|          32|
    |tmp_3_i_i1_fu_573_p2           |   lshr   |      0|  0|   63|          24|          24|
    |tmp_3_i_i_fu_493_p2            |   lshr   |      0|  0|   63|          24|          24|
    |tmp_5_i_i1_fu_579_p2           |    shl   |      0|  0|  239|          78|          78|
    |tmp_5_i_i_fu_499_p2            |    shl   |      0|  0|  239|          78|          78|
    +-------------------------------+----------+-------+---+-----+------------+------------+
    |Total                          |          |      0|  0| 1072|         560|         545|
    +-------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |X_WEN_A                  |   4|          2|    4|          8|
    |Y_WEN_A                  |   4|          2|    4|          8|
    |ap_NS_fsm                |   4|         10|    1|         10|
    |ap_reg_ppiten_pp1_it25   |   1|          2|    1|          2|
    |centroidDataCount_fu_72  |  32|          2|   32|         64|
    |i_1_reg_263              |  32|          2|   32|         64|
    |root_reg_252             |  32|          2|   32|         64|
    |set_address0             |   6|          3|    6|         18|
    |status_address0          |   6|          3|    6|         18|
    |temp_1_reg_240           |  32|          2|   32|         64|
    |totalIntensity_address0  |   6|          3|    6|         18|
    |totalIntensity_address1  |   6|          3|    6|         18|
    |x_r_address0             |   6|          3|    6|         18|
    |x_r_address1             |   6|          3|    6|         18|
    |y_r_address0             |   6|          3|    6|         18|
    |y_r_address1             |   6|          3|    6|         18|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 189|         48|  186|        428|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                      |   9|   0|    9|          0|
    |ap_reg_ppiten_pp1_it0          |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it1          |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it10         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it11         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it12         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it13         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it14         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it15         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it16         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it17         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it18         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it19         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it2          |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it20         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it21         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it22         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it23         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it24         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it25         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it3          |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it4          |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it5          |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it6          |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it7          |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it8          |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it9          |   1|   0|    1|          0|
    |centroidDataCount_fu_72        |  32|   0|   32|          0|
    |i_1_reg_263                    |  32|   0|   32|          0|
    |isNeg_1_reg_813                |   1|   0|    1|          0|
    |isNeg_reg_792                  |   1|   0|    1|          0|
    |loc_V_1_reg_782                |  23|   0|   23|          0|
    |loc_V_3_reg_803                |  23|   0|   23|          0|
    |root_reg_252                   |  32|   0|   32|          0|
    |sh_assign_2_reg_808            |   9|   0|    9|          0|
    |sh_assign_reg_787              |   9|   0|    9|          0|
    |status_load_reg_732            |   1|   0|    1|          0|
    |temp_1_reg_240                 |  32|   0|   32|          0|
    |tmp_10_reg_766                 |  32|   0|   32|          0|
    |tmp_11_reg_771                 |  32|   0|   32|          0|
    |tmp_14_reg_777                 |  32|   0|   32|          0|
    |tmp_1_i_i1_reg_819             |   8|   0|    8|          0|
    |tmp_1_i_i_reg_798              |   8|   0|    8|          0|
    |tmp_1_reg_715                  |  32|   0|   64|         32|
    |tmp_7_reg_656                  |   1|   0|    1|          0|
    |tmp_s_reg_636                  |  32|   0|   64|         32|
    |totalIntensity_addr_1_reg_678  |   6|   0|    6|          0|
    |totalIntensity_load_2_reg_756  |  32|   0|   32|          0|
    |x_addr_1_reg_689               |   6|   0|    6|          0|
    |x_load_2_reg_751               |  32|   0|   32|          0|
    |y_addr_1_reg_700               |   6|   0|    6|          0|
    |y_load_2_reg_761               |  32|   0|   32|          0|
    |status_load_reg_732            |   0|   1|    1|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 521|   1|  586|         64|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+---------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | CCLabel_calCentroid | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | CCLabel_calCentroid | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | CCLabel_calCentroid | return value |
|ap_done                  | out |    1| ap_ctrl_hs | CCLabel_calCentroid | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | CCLabel_calCentroid | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | CCLabel_calCentroid | return value |
|ap_return                | out |   32| ap_ctrl_hs | CCLabel_calCentroid | return value |
|setCount                 |  in |   32|   ap_none  |       setCount      |    scalar    |
|X_Addr_A                 | out |   32|    bram    |          X          |     array    |
|X_EN_A                   | out |    1|    bram    |          X          |     array    |
|X_WEN_A                  | out |    4|    bram    |          X          |     array    |
|X_Din_A                  | out |   32|    bram    |          X          |     array    |
|X_Dout_A                 |  in |   32|    bram    |          X          |     array    |
|Y_Addr_A                 | out |   32|    bram    |          Y          |     array    |
|Y_EN_A                   | out |    1|    bram    |          Y          |     array    |
|Y_WEN_A                  | out |    4|    bram    |          Y          |     array    |
|Y_Din_A                  | out |   32|    bram    |          Y          |     array    |
|Y_Dout_A                 |  in |   32|    bram    |          Y          |     array    |
|set_address0             | out |    6|  ap_memory |         set         |     array    |
|set_ce0                  | out |    1|  ap_memory |         set         |     array    |
|set_q0                   |  in |   32|  ap_memory |         set         |     array    |
|totalIntensity_address0  | out |    6|  ap_memory |    totalIntensity   |     array    |
|totalIntensity_ce0       | out |    1|  ap_memory |    totalIntensity   |     array    |
|totalIntensity_we0       | out |    1|  ap_memory |    totalIntensity   |     array    |
|totalIntensity_d0        | out |   32|  ap_memory |    totalIntensity   |     array    |
|totalIntensity_q0        |  in |   32|  ap_memory |    totalIntensity   |     array    |
|totalIntensity_address1  | out |    6|  ap_memory |    totalIntensity   |     array    |
|totalIntensity_ce1       | out |    1|  ap_memory |    totalIntensity   |     array    |
|totalIntensity_q1        |  in |   32|  ap_memory |    totalIntensity   |     array    |
|x_r_address0             | out |    6|  ap_memory |         x_r         |     array    |
|x_r_ce0                  | out |    1|  ap_memory |         x_r         |     array    |
|x_r_we0                  | out |    1|  ap_memory |         x_r         |     array    |
|x_r_d0                   | out |   32|  ap_memory |         x_r         |     array    |
|x_r_q0                   |  in |   32|  ap_memory |         x_r         |     array    |
|x_r_address1             | out |    6|  ap_memory |         x_r         |     array    |
|x_r_ce1                  | out |    1|  ap_memory |         x_r         |     array    |
|x_r_q1                   |  in |   32|  ap_memory |         x_r         |     array    |
|y_r_address0             | out |    6|  ap_memory |         y_r         |     array    |
|y_r_ce0                  | out |    1|  ap_memory |         y_r         |     array    |
|y_r_we0                  | out |    1|  ap_memory |         y_r         |     array    |
|y_r_d0                   | out |   32|  ap_memory |         y_r         |     array    |
|y_r_q0                   |  in |   32|  ap_memory |         y_r         |     array    |
|y_r_address1             | out |    6|  ap_memory |         y_r         |     array    |
|y_r_ce1                  | out |    1|  ap_memory |         y_r         |     array    |
|y_r_q1                   |  in |   32|  ap_memory |         y_r         |     array    |
|status_address0          | out |    6|  ap_memory |        status       |     array    |
|status_ce0               | out |    1|  ap_memory |        status       |     array    |
|status_we0               | out |    1|  ap_memory |        status       |     array    |
|status_d0                | out |    1|  ap_memory |        status       |     array    |
|status_q0                |  in |    1|  ap_memory |        status       |     array    |
+-------------------------+-----+-----+------------+---------------------+--------------+

