Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot stream_processor_tb_behav xil_defaultlib.stream_processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'fifo_last_out' [D:/expriment/my_assignment/my_assignment.srcs/sources_1/new/stream_processor.sv:186]
WARNING: [VRFC 10-3823] variable 'm_axis_tlast' might have multiple concurrent drivers [D:/expriment/my_assignment/my_assignment.srcs/sources_1/new/non_inter_machine.sv:67]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sync_fifo(WIDTH=25)
Compiling module xil_defaultlib.non_inter_machine
Compiling module xil_defaultlib.inter_machine
Compiling module xil_defaultlib.stream_processor_default
Compiling module xil_defaultlib.stream_processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot stream_processor_tb_behav
