$date
	Mon Apr 13 17:59:36 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module fullAdder_tb $end
$var wire 1 ! S $end
$var wire 1 " Cout $end
$var reg 1 # A $end
$var reg 1 $ B $end
$var reg 1 % Cin $end
$scope module UUT $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 % Cin $end
$var wire 1 " Cout $end
$var wire 1 ! S $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#20
1!
1$
#40
1!
1#
0$
#60
1"
0!
1$
#80
0"
1!
1%
0#
0$
#100
1"
0!
1$
#120
0!
1#
0$
#140
1!
1$
#160
