0.7
2020.2
Oct 14 2022
05:20:55
I:/GitHub/FPGA-Study/DavinciDEV/Projet-Simulation/MyFirstProjet/MyFirstProjet.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
I:/GitHub/FPGA-Study/DavinciDEV/Projet-Simulation/MyFirstProjet/MyFirstProjet.srcs/sim_1/new/tb_twinkle.v,1672824462,verilog,,,,tb_twinkle,,,,,,,,
I:/GitHub/FPGA-Study/DavinciDEV/Projet-Simulation/MyFirstProjet/MyFirstProjet.srcs/sources_1/new/ledtwinkle.v,1672825155,verilog,,I:/GitHub/FPGA-Study/DavinciDEV/Projet-Simulation/MyFirstProjet/MyFirstProjet.srcs/sim_1/new/tb_twinkle.v,,ledtwinkle,,,,,,,,
