
*** Running vivado
    with args -log system_axi_bram_ctrl_0_bram_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_axi_bram_ctrl_0_bram_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source system_axi_bram_ctrl_0_bram_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 389.715 ; gain = 81.121
INFO: [Synth 8-638] synthesizing module 'system_axi_bram_ctrl_0_bram_0' [c:/xup/fpga_flow/2016_2_zynq_labs/sol_v1/sol_v1.srcs/sources_1/bd/system/ip/system_axi_bram_ctrl_0_bram_0/synth/system_axi_bram_ctrl_0_bram_0.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'system_axi_bram_ctrl_0_bram_0' (11#1) [c:/xup/fpga_flow/2016_2_zynq_labs/sol_v1/sol_v1.srcs/sources_1/bd/system/ip/system_axi_bram_ctrl_0_bram_0/synth/system_axi_bram_ctrl_0_bram_0.vhd:78]
Finished RTL Elaboration : Time (s): cpu = 00:02:42 ; elapsed = 00:02:56 . Memory (MB): peak = 596.590 ; gain = 287.996
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:43 ; elapsed = 00:02:57 . Memory (MB): peak = 596.590 ; gain = 287.996
INFO: [Device 21-403] Loading part xc7z010clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.095 . Memory (MB): peak = 715.605 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:03:10 ; elapsed = 00:03:27 . Memory (MB): peak = 715.605 ; gain = 407.012
Finished Loading Part and Timing Information : Time (s): cpu = 00:03:10 ; elapsed = 00:03:27 . Memory (MB): peak = 715.605 ; gain = 407.012
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:03:10 ; elapsed = 00:03:27 . Memory (MB): peak = 715.605 ; gain = 407.012
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:12 ; elapsed = 00:03:29 . Memory (MB): peak = 715.605 ; gain = 407.012
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:13 ; elapsed = 00:03:30 . Memory (MB): peak = 715.605 ; gain = 407.012
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:45 ; elapsed = 00:04:04 . Memory (MB): peak = 715.605 ; gain = 407.012
Finished Timing Optimization : Time (s): cpu = 00:03:45 ; elapsed = 00:04:04 . Memory (MB): peak = 715.605 ; gain = 407.012
Finished Technology Mapping : Time (s): cpu = 00:03:45 ; elapsed = 00:04:05 . Memory (MB): peak = 715.605 ; gain = 407.012
Finished IO Insertion : Time (s): cpu = 00:03:47 ; elapsed = 00:04:06 . Memory (MB): peak = 715.605 ; gain = 407.012
Finished Renaming Generated Instances : Time (s): cpu = 00:03:47 ; elapsed = 00:04:06 . Memory (MB): peak = 715.605 ; gain = 407.012
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:47 ; elapsed = 00:04:06 . Memory (MB): peak = 715.605 ; gain = 407.012
Finished Renaming Generated Ports : Time (s): cpu = 00:03:47 ; elapsed = 00:04:06 . Memory (MB): peak = 715.605 ; gain = 407.012
Finished Handling Custom Attributes : Time (s): cpu = 00:03:47 ; elapsed = 00:04:06 . Memory (MB): peak = 715.605 ; gain = 407.012
Finished Renaming Generated Nets : Time (s): cpu = 00:03:47 ; elapsed = 00:04:06 . Memory (MB): peak = 715.605 ; gain = 407.012

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB36E1 |    16|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:03:47 ; elapsed = 00:04:06 . Memory (MB): peak = 715.605 ; gain = 407.012
synth_design: Time (s): cpu = 00:03:51 ; elapsed = 00:04:11 . Memory (MB): peak = 725.699 ; gain = 420.738
