// Seed: 3469489444
module module_0 (
    output wand id_0,
    input tri0 id_1,
    input wor id_2,
    input uwire id_3,
    input wand id_4,
    input wire id_5,
    input supply0 id_6,
    input tri1 id_7
);
  assign module_1.id_10 = 0;
endmodule
module module_1 #(
    parameter id_1  = 32'd61,
    parameter id_10 = 32'd3,
    parameter id_6  = 32'd18,
    parameter id_7  = 32'd31
) (
    input tri0 id_0,
    input supply1 _id_1,
    output tri0 id_2,
    input tri0 id_3,
    input tri id_4,
    input supply0 id_5,
    input supply1 _id_6,
    input supply1 _id_7
);
  wire id_9;
  logic [id_1 : 1] _id_10;
  ;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_3,
      id_4,
      id_0,
      id_4,
      id_5,
      id_5
  );
  wire [id_7 : 1 'b0 >=  id_10  *  id_6] id_11;
endmodule
