{
  "design": {
    "design_info": {
      "boundary_crc": "0xB444C55295A93E64",
      "device": "xc7z010clg400-1",
      "gen_directory": "../../../../lockInMeasure_quad2.gen/sources_1/bd/system",
      "name": "system",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2022.2",
      "validated": "true"
    },
    "design_tree": {
      "util_ds_buf_1": "",
      "util_ds_buf_2": "",
      "GPIO": {
        "xlconcat_1": "",
        "axi_gpio_0": ""
      },
      "PS7": {
        "processing_system7_0": "",
        "rst_ps7_0_125M": "",
        "ps7_0_axi_periph": {
          "xbar": "",
          "s00_couplers": {
            "auto_pc": ""
          },
          "m00_couplers": {},
          "m01_couplers": {},
          "m02_couplers": {},
          "m03_couplers": {}
        }
      },
      "DataAcquisition": {
        "axis_red_pitaya_adc_0": "",
        "signal_split_0": ""
      },
      "clk_wiz_0": "",
      "axis_red_pitaya_dac_0": "",
      "config_bit": {
        "freq": "",
        "ramp_freq": "",
        "start_bit": "",
        "output_shift": ""
      },
      "xlconcat_1": "",
      "axis_constant_1": "",
      "acquisition_counter": "",
      "axi_bram_reader_0": "",
      "blk_mem_gen_0": "",
      "stoopid_data": {
        "xlconcat_2": ""
      },
      "GPIO_2": {
        "led_value": "",
        "axi_gpio_1": "",
        "memory_offset": ""
      },
      "memory_offset": "",
      "analog_block_memory_0": "",
      "GPIO_3": {
        "shift_1": "",
        "mod_depth": "",
        "axi_gpio_2": "",
        "filter_reset": "",
        "shift_2": ""
      },
      "demod_ch1": {
        "multiplier_3stage_0": "",
        "multiplier_3stage_1": "",
        "multiplier_3stage_2": "",
        "multiplier_3stage_3": "",
        "c_counter_binary_0": "",
        "clk_wiz_1": "",
        "lpf2_interleaved4_0": "",
        "lpf2_interleaved4_1": "",
        "variable_bitshift_in_0": "",
        "c_counter_binary_1": "",
        "xlslice_0": "",
        "c_counter_binary_2": "",
        "slicer_variable_0": ""
      },
      "adc_channel_1": "",
      "adc_channel_2": "",
      "reference_oscillators": {
        "mult_gen_0": "",
        "xlconcat_0": "",
        "axis_constant_0": "",
        "xlconcat_2": "",
        "axis_constant_2": "",
        "sin_cos_convert_0": "",
        "dds_compiler_0": "",
        "dds_compiler_1": "",
        "sin_cos_convert_1": ""
      },
      "demod_ch2": {
        "multiplier_3stage_2": "",
        "multiplier_3stage_3": "",
        "multiplier_3stage_4": "",
        "multiplier_3stage_5": "",
        "lpf2_interleaved4_0": "",
        "lpf2_interleaved4_1": "",
        "variable_bitshift_in_0": ""
      },
      "ramp_generator_0": "",
      "c_shift_ram_0": ""
    },
    "interface_ports": {
      "Vp_Vn": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      },
      "Vaux0": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      },
      "Vaux1": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      },
      "Vaux9": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      },
      "Vaux8": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      },
      "DDR": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:ddrx:1.0",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          }
        },
        "port_maps": {
          "CAS_N": {
            "physical_name": "DDR_cas_n",
            "direction": "IO"
          },
          "CKE": {
            "physical_name": "DDR_cke",
            "direction": "IO"
          },
          "CK_N": {
            "physical_name": "DDR_ck_n",
            "direction": "IO"
          },
          "CK_P": {
            "physical_name": "DDR_ck_p",
            "direction": "IO"
          },
          "CS_N": {
            "physical_name": "DDR_cs_n",
            "direction": "IO"
          },
          "RESET_N": {
            "physical_name": "DDR_reset_n",
            "direction": "IO"
          },
          "ODT": {
            "physical_name": "DDR_odt",
            "direction": "IO"
          },
          "RAS_N": {
            "physical_name": "DDR_ras_n",
            "direction": "IO"
          },
          "WE_N": {
            "physical_name": "DDR_we_n",
            "direction": "IO"
          },
          "BA": {
            "physical_name": "DDR_ba",
            "direction": "IO",
            "left": "2",
            "right": "0"
          },
          "ADDR": {
            "physical_name": "DDR_addr",
            "direction": "IO",
            "left": "14",
            "right": "0"
          },
          "DM": {
            "physical_name": "DDR_dm",
            "direction": "IO",
            "left": "3",
            "right": "0"
          },
          "DQ": {
            "physical_name": "DDR_dq",
            "direction": "IO",
            "left": "31",
            "right": "0"
          },
          "DQS_N": {
            "physical_name": "DDR_dqs_n",
            "direction": "IO",
            "left": "3",
            "right": "0"
          },
          "DQS_P": {
            "physical_name": "DDR_dqs_p",
            "direction": "IO",
            "left": "3",
            "right": "0"
          }
        }
      },
      "FIXED_IO": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:display_processing_system7:fixedio:1.0",
        "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        },
        "port_maps": {
          "MIO": {
            "physical_name": "FIXED_IO_mio",
            "direction": "IO",
            "left": "53",
            "right": "0"
          },
          "DDR_VRN": {
            "physical_name": "FIXED_IO_ddr_vrn",
            "direction": "IO"
          },
          "DDR_VRP": {
            "physical_name": "FIXED_IO_ddr_vrp",
            "direction": "IO"
          },
          "PS_SRSTB": {
            "physical_name": "FIXED_IO_ps_srstb",
            "direction": "IO"
          },
          "PS_CLK": {
            "physical_name": "FIXED_IO_ps_clk",
            "direction": "IO"
          },
          "PS_PORB": {
            "physical_name": "FIXED_IO_ps_porb",
            "direction": "IO"
          }
        }
      },
      "gpio_rtl_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:gpio:1.0",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0",
        "port_maps": {
          "TRI_I": {
            "physical_name": "gpio_rtl_0_tri_i",
            "direction": "I",
            "left": "31",
            "right": "0"
          }
        }
      },
      "gpio_rtl_1": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:gpio:1.0",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0",
        "port_maps": {
          "TRI_I": {
            "physical_name": "gpio_rtl_1_tri_i",
            "direction": "I",
            "left": "31",
            "right": "0"
          }
        }
      }
    },
    "ports": {
      "adc_dat_a_i": {
        "direction": "I",
        "left": "13",
        "right": "0"
      },
      "adc_dat_b_i": {
        "direction": "I",
        "left": "13",
        "right": "0"
      },
      "adc_clk_p_i": {
        "direction": "I"
      },
      "adc_clk_n_i": {
        "direction": "I"
      },
      "adc_enc_p_o": {
        "direction": "O"
      },
      "adc_enc_n_o": {
        "direction": "O"
      },
      "adc_csn_o": {
        "direction": "O"
      },
      "dac_dat_o": {
        "direction": "O",
        "left": "13",
        "right": "0"
      },
      "dac_clk_o": {
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "system_axis_red_pitaya_dac_0_0_dac_clk",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default_prop"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default_prop"
          }
        }
      },
      "dac_rst_o": {
        "direction": "O",
        "parameters": {
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default_prop"
          }
        }
      },
      "dac_sel_o": {
        "direction": "O"
      },
      "dac_wrt_o": {
        "direction": "O"
      },
      "dac_pwm_o": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "exp_p_tri_io": {
        "direction": "IO",
        "left": "7",
        "right": "0"
      },
      "exp_n_tri_io": {
        "direction": "IO",
        "left": "7",
        "right": "0"
      },
      "daisy_p_o": {
        "direction": "O",
        "left": "1",
        "right": "0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "system_util_ds_buf_1_0_IBUF_OUT",
            "value_src": "ip_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "ip_prop"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          }
        }
      },
      "daisy_n_o": {
        "direction": "O",
        "left": "1",
        "right": "0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "system_util_ds_buf_1_0_IBUF_OUT",
            "value_src": "ip_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "ip_prop"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          }
        }
      },
      "daisy_p_i": {
        "direction": "I",
        "left": "1",
        "right": "0"
      },
      "daisy_n_i": {
        "direction": "I",
        "left": "1",
        "right": "0"
      },
      "led_o": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "reset_rtl_0": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      }
    },
    "components": {
      "util_ds_buf_1": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
        "xci_name": "system_util_ds_buf_1_0",
        "xci_path": "ip/system_util_ds_buf_1_0/system_util_ds_buf_1_0.xci",
        "inst_hier_path": "util_ds_buf_1",
        "parameters": {
          "C_SIZE": {
            "value": "2"
          }
        }
      },
      "util_ds_buf_2": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
        "xci_name": "system_util_ds_buf_2_0",
        "xci_path": "ip/system_util_ds_buf_2_0/system_util_ds_buf_2_0.xci",
        "inst_hier_path": "util_ds_buf_2",
        "parameters": {
          "C_BUF_TYPE": {
            "value": "OBUFDS"
          },
          "C_SIZE": {
            "value": "2"
          }
        }
      },
      "GPIO": {
        "interface_ports": {
          "S_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "s_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "gpio_io_o": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "In1": {
            "direction": "I",
            "left": "15",
            "right": "0"
          }
        },
        "components": {
          "xlconcat_1": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "system_xlconcat_1_2",
            "xci_path": "ip/system_xlconcat_1_2/system_xlconcat_1_2.xci",
            "inst_hier_path": "GPIO/xlconcat_1",
            "parameters": {
              "IN0_WIDTH": {
                "value": "16"
              },
              "IN1_WIDTH": {
                "value": "16"
              }
            }
          },
          "axi_gpio_0": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "system_axi_gpio_0_0",
            "xci_path": "ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xci",
            "inst_hier_path": "GPIO/axi_gpio_0",
            "parameters": {
              "C_ALL_INPUTS": {
                "value": "1"
              },
              "C_ALL_INPUTS_2": {
                "value": "0"
              },
              "C_IS_DUAL": {
                "value": "1"
              }
            }
          }
        },
        "interface_nets": {
          "ps7_0_axi_periph_M00_AXI": {
            "interface_ports": [
              "S_AXI",
              "axi_gpio_0/S_AXI"
            ]
          }
        },
        "nets": {
          "In1_1": {
            "ports": [
              "In1",
              "xlconcat_1/In0"
            ]
          },
          "axi_gpio_0_gpio2_io_o": {
            "ports": [
              "axi_gpio_0/gpio2_io_o",
              "gpio_io_o",
              "axi_gpio_0/gpio2_io_i"
            ]
          },
          "processing_system7_0_FCLK_CLK0": {
            "ports": [
              "s_axi_aclk",
              "axi_gpio_0/s_axi_aclk"
            ]
          },
          "rst_ps7_0_125M_peripheral_aresetn": {
            "ports": [
              "s_axi_aresetn",
              "axi_gpio_0/s_axi_aresetn"
            ]
          },
          "xlconcat_1_dout": {
            "ports": [
              "xlconcat_1/dout",
              "axi_gpio_0/gpio_io_i"
            ]
          }
        }
      },
      "PS7": {
        "interface_ports": {
          "DDR": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:ddrx:1.0",
            "vlnv": "xilinx.com:interface:ddrx_rtl:1.0"
          },
          "FIXED_IO": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:display_processing_system7:fixedio:1.0",
            "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "FCLK_CLK0": {
            "type": "clk",
            "direction": "O"
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        },
        "components": {
          "processing_system7_0": {
            "vlnv": "xilinx.com:ip:processing_system7:5.5",
            "xci_name": "system_processing_system7_0_0",
            "xci_path": "ip/system_processing_system7_0_0/system_processing_system7_0_0.xci",
            "inst_hier_path": "PS7/processing_system7_0",
            "parameters": {
              "PCW_ACT_APU_PERIPHERAL_FREQMHZ": {
                "value": "666.666687"
              },
              "PCW_ACT_CAN_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_DCI_PERIPHERAL_FREQMHZ": {
                "value": "10.158730"
              },
              "PCW_ACT_ENET0_PERIPHERAL_FREQMHZ": {
                "value": "125.000000"
              },
              "PCW_ACT_ENET1_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ": {
                "value": "125.000000"
              },
              "PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_PCAP_PERIPHERAL_FREQMHZ": {
                "value": "200.000000"
              },
              "PCW_ACT_QSPI_PERIPHERAL_FREQMHZ": {
                "value": "125.000000"
              },
              "PCW_ACT_SDIO_PERIPHERAL_FREQMHZ": {
                "value": "100.000000"
              },
              "PCW_ACT_SMC_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_SPI_PERIPHERAL_FREQMHZ": {
                "value": "166.666672"
              },
              "PCW_ACT_TPIU_PERIPHERAL_FREQMHZ": {
                "value": "200.000000"
              },
              "PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_ACT_TTC_PERIPHERAL_FREQMHZ": {
                "value": "50"
              },
              "PCW_ACT_UART_PERIPHERAL_FREQMHZ": {
                "value": "100.000000"
              },
              "PCW_ACT_USB0_PERIPHERAL_FREQMHZ": {
                "value": "60"
              },
              "PCW_ACT_USB1_PERIPHERAL_FREQMHZ": {
                "value": "60"
              },
              "PCW_ACT_WDT_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_APU_CLK_RATIO_ENABLE": {
                "value": "6:2:1"
              },
              "PCW_APU_PERIPHERAL_FREQMHZ": {
                "value": "666.666666"
              },
              "PCW_CAN0_PERIPHERAL_CLKSRC": {
                "value": "External"
              },
              "PCW_CAN0_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_CAN1_PERIPHERAL_CLKSRC": {
                "value": "External"
              },
              "PCW_CAN1_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_CAN_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_CAN_PERIPHERAL_VALID": {
                "value": "0"
              },
              "PCW_CLK0_FREQ": {
                "value": "125000000"
              },
              "PCW_CLK1_FREQ": {
                "value": "10000000"
              },
              "PCW_CLK2_FREQ": {
                "value": "10000000"
              },
              "PCW_CLK3_FREQ": {
                "value": "10000000"
              },
              "PCW_CPU_CPU_6X4X_MAX_RANGE": {
                "value": "667"
              },
              "PCW_CPU_PERIPHERAL_CLKSRC": {
                "value": "ARM PLL"
              },
              "PCW_CRYSTAL_PERIPHERAL_FREQMHZ": {
                "value": "33.333333"
              },
              "PCW_DCI_PERIPHERAL_CLKSRC": {
                "value": "DDR PLL"
              },
              "PCW_DCI_PERIPHERAL_FREQMHZ": {
                "value": "10.159"
              },
              "PCW_DDR_PERIPHERAL_CLKSRC": {
                "value": "DDR PLL"
              },
              "PCW_DDR_RAM_HIGHADDR": {
                "value": "0x1FFFFFFF"
              },
              "PCW_ENET0_ENET0_IO": {
                "value": "MIO 16 .. 27"
              },
              "PCW_ENET0_GRP_MDIO_ENABLE": {
                "value": "1"
              },
              "PCW_ENET0_GRP_MDIO_IO": {
                "value": "EMIO"
              },
              "PCW_ENET0_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_ENET0_PERIPHERAL_ENABLE": {
                "value": "1"
              },
              "PCW_ENET0_PERIPHERAL_FREQMHZ": {
                "value": "1000 Mbps"
              },
              "PCW_ENET0_RESET_ENABLE": {
                "value": "0"
              },
              "PCW_ENET1_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_ENET1_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_ENET_RESET_ENABLE": {
                "value": "1"
              },
              "PCW_ENET_RESET_POLARITY": {
                "value": "Active Low"
              },
              "PCW_ENET_RESET_SELECT": {
                "value": "Share reset pin"
              },
              "PCW_EN_4K_TIMER": {
                "value": "0"
              },
              "PCW_EN_CAN0": {
                "value": "0"
              },
              "PCW_EN_CAN1": {
                "value": "0"
              },
              "PCW_EN_CLK0_PORT": {
                "value": "1"
              },
              "PCW_EN_CLK1_PORT": {
                "value": "0"
              },
              "PCW_EN_CLK2_PORT": {
                "value": "0"
              },
              "PCW_EN_CLK3_PORT": {
                "value": "0"
              },
              "PCW_EN_DDR": {
                "value": "1"
              },
              "PCW_EN_EMIO_CAN0": {
                "value": "0"
              },
              "PCW_EN_EMIO_CAN1": {
                "value": "0"
              },
              "PCW_EN_EMIO_CD_SDIO0": {
                "value": "0"
              },
              "PCW_EN_EMIO_CD_SDIO1": {
                "value": "0"
              },
              "PCW_EN_EMIO_ENET0": {
                "value": "0"
              },
              "PCW_EN_EMIO_ENET1": {
                "value": "0"
              },
              "PCW_EN_EMIO_GPIO": {
                "value": "0"
              },
              "PCW_EN_EMIO_I2C0": {
                "value": "0"
              },
              "PCW_EN_EMIO_I2C1": {
                "value": "0"
              },
              "PCW_EN_EMIO_MODEM_UART0": {
                "value": "0"
              },
              "PCW_EN_EMIO_MODEM_UART1": {
                "value": "0"
              },
              "PCW_EN_EMIO_PJTAG": {
                "value": "0"
              },
              "PCW_EN_EMIO_SDIO0": {
                "value": "0"
              },
              "PCW_EN_EMIO_SDIO1": {
                "value": "0"
              },
              "PCW_EN_EMIO_SPI0": {
                "value": "1"
              },
              "PCW_EN_EMIO_SPI1": {
                "value": "0"
              },
              "PCW_EN_EMIO_SRAM_INT": {
                "value": "0"
              },
              "PCW_EN_EMIO_TRACE": {
                "value": "0"
              },
              "PCW_EN_EMIO_TTC0": {
                "value": "1"
              },
              "PCW_EN_EMIO_TTC1": {
                "value": "0"
              },
              "PCW_EN_EMIO_UART0": {
                "value": "0"
              },
              "PCW_EN_EMIO_UART1": {
                "value": "0"
              },
              "PCW_EN_EMIO_WDT": {
                "value": "0"
              },
              "PCW_EN_EMIO_WP_SDIO0": {
                "value": "0"
              },
              "PCW_EN_EMIO_WP_SDIO1": {
                "value": "0"
              },
              "PCW_EN_ENET0": {
                "value": "1"
              },
              "PCW_EN_ENET1": {
                "value": "0"
              },
              "PCW_EN_GPIO": {
                "value": "1"
              },
              "PCW_EN_I2C0": {
                "value": "1"
              },
              "PCW_EN_I2C1": {
                "value": "0"
              },
              "PCW_EN_MODEM_UART0": {
                "value": "0"
              },
              "PCW_EN_MODEM_UART1": {
                "value": "0"
              },
              "PCW_EN_PJTAG": {
                "value": "0"
              },
              "PCW_EN_QSPI": {
                "value": "1"
              },
              "PCW_EN_SDIO0": {
                "value": "1"
              },
              "PCW_EN_SDIO1": {
                "value": "0"
              },
              "PCW_EN_SMC": {
                "value": "0"
              },
              "PCW_EN_SPI0": {
                "value": "1"
              },
              "PCW_EN_SPI1": {
                "value": "1"
              },
              "PCW_EN_TRACE": {
                "value": "0"
              },
              "PCW_EN_TTC0": {
                "value": "1"
              },
              "PCW_EN_TTC1": {
                "value": "0"
              },
              "PCW_EN_UART0": {
                "value": "1"
              },
              "PCW_EN_UART1": {
                "value": "1"
              },
              "PCW_EN_USB0": {
                "value": "1"
              },
              "PCW_EN_USB1": {
                "value": "0"
              },
              "PCW_EN_WDT": {
                "value": "0"
              },
              "PCW_FCLK0_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_FCLK1_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_FCLK2_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_FCLK3_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_FCLK_CLK0_BUF": {
                "value": "TRUE"
              },
              "PCW_FPGA0_PERIPHERAL_FREQMHZ": {
                "value": "125"
              },
              "PCW_FPGA1_PERIPHERAL_FREQMHZ": {
                "value": "250"
              },
              "PCW_FPGA2_PERIPHERAL_FREQMHZ": {
                "value": "50"
              },
              "PCW_FPGA3_PERIPHERAL_FREQMHZ": {
                "value": "200"
              },
              "PCW_FPGA_FCLK0_ENABLE": {
                "value": "1"
              },
              "PCW_GPIO_EMIO_GPIO_ENABLE": {
                "value": "0"
              },
              "PCW_GPIO_MIO_GPIO_ENABLE": {
                "value": "1"
              },
              "PCW_GPIO_MIO_GPIO_IO": {
                "value": "MIO"
              },
              "PCW_GPIO_PERIPHERAL_ENABLE": {
                "value": "1"
              },
              "PCW_I2C0_GRP_INT_ENABLE": {
                "value": "0"
              },
              "PCW_I2C0_I2C0_IO": {
                "value": "MIO 50 .. 51"
              },
              "PCW_I2C0_PERIPHERAL_ENABLE": {
                "value": "1"
              },
              "PCW_I2C0_RESET_ENABLE": {
                "value": "0"
              },
              "PCW_I2C1_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_I2C_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_I2C_RESET_ENABLE": {
                "value": "1"
              },
              "PCW_I2C_RESET_POLARITY": {
                "value": "Active Low"
              },
              "PCW_I2C_RESET_SELECT": {
                "value": "Share reset pin"
              },
              "PCW_IMPORT_BOARD_PRESET": {
                "value": "cfg/red_pitaya.xml"
              },
              "PCW_IRQ_F2P_MODE": {
                "value": "DIRECT"
              },
              "PCW_MIO_0_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_0_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_0_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_10_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_10_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_10_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_11_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_11_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_11_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_12_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_12_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_12_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_13_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_13_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_13_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_14_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_14_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_14_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_15_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_15_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_15_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_16_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_16_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_16_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_17_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_17_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_17_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_18_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_18_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_18_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_19_IOTYPE": {
                "value": "out"
              },
              "PCW_MIO_19_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_19_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_1_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_1_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_1_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_20_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_20_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_20_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_21_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_21_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_21_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_22_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_22_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_22_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_23_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_23_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_23_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_24_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_24_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_24_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_25_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_25_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_25_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_26_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_26_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_26_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_27_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_27_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_27_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_28_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_28_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_28_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_29_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_29_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_29_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_2_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_2_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_30_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_30_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_30_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_31_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_31_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_31_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_32_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_32_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_32_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_33_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_33_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_33_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_34_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_34_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_34_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_35_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_35_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_35_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_36_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_36_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_36_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_37_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_37_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_37_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_38_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_38_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_38_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_39_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_39_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_39_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_3_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_3_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_40_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_40_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_40_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_41_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_41_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_41_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_42_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_42_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_42_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_43_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_43_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_43_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_44_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_44_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_44_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_45_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_45_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_45_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_46_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_46_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_46_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_47_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_47_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_47_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_48_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_48_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_48_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_49_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_49_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_49_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_4_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_4_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_50_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_50_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_50_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_51_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_51_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_51_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_52_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_52_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_52_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_53_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_53_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_53_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_5_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_5_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_6_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_6_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_7_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_7_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_8_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_8_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_9_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_9_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_9_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_TREE_PERIPHERALS": {
                "value": [
                  "GPIO#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO#UART 1#UART 1#SPI 1#SPI 1#SPI 1#SPI 1#UART 0#UART 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet",
                  "0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#USB Reset#GPIO#I2C 0#I2C 0#GPIO#GPIO"
                ]
              },
              "PCW_MIO_TREE_SIGNALS": {
                "value": "gpio[0]#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]/HOLD_B#qspi0_sclk#gpio[7]#tx#rx#mosi#miso#sclk#ss[0]#rx#tx#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#data[4]#dir#stp#nxt#data[0]#data[1]#data[2]#data[3]#clk#data[5]#data[6]#data[7]#clk#cmd#data[0]#data[1]#data[2]#data[3]#cd#wp#reset#gpio[49]#scl#sda#gpio[52]#gpio[53]"
              },
              "PCW_NAND_CYCLES_T_AR": {
                "value": "1"
              },
              "PCW_NAND_CYCLES_T_CLR": {
                "value": "1"
              },
              "PCW_NAND_CYCLES_T_RC": {
                "value": "11"
              },
              "PCW_NAND_CYCLES_T_REA": {
                "value": "1"
              },
              "PCW_NAND_CYCLES_T_RR": {
                "value": "1"
              },
              "PCW_NAND_CYCLES_T_WC": {
                "value": "11"
              },
              "PCW_NAND_CYCLES_T_WP": {
                "value": "1"
              },
              "PCW_NOR_CS0_T_CEOE": {
                "value": "1"
              },
              "PCW_NOR_CS0_T_PC": {
                "value": "1"
              },
              "PCW_NOR_CS0_T_RC": {
                "value": "11"
              },
              "PCW_NOR_CS0_T_TR": {
                "value": "1"
              },
              "PCW_NOR_CS0_T_WC": {
                "value": "11"
              },
              "PCW_NOR_CS0_T_WP": {
                "value": "1"
              },
              "PCW_NOR_CS0_WE_TIME": {
                "value": "0"
              },
              "PCW_NOR_CS1_T_CEOE": {
                "value": "1"
              },
              "PCW_NOR_CS1_T_PC": {
                "value": "1"
              },
              "PCW_NOR_CS1_T_RC": {
                "value": "11"
              },
              "PCW_NOR_CS1_T_TR": {
                "value": "1"
              },
              "PCW_NOR_CS1_T_WC": {
                "value": "11"
              },
              "PCW_NOR_CS1_T_WP": {
                "value": "1"
              },
              "PCW_NOR_CS1_WE_TIME": {
                "value": "0"
              },
              "PCW_NOR_SRAM_CS0_T_CEOE": {
                "value": "1"
              },
              "PCW_NOR_SRAM_CS0_T_PC": {
                "value": "1"
              },
              "PCW_NOR_SRAM_CS0_T_RC": {
                "value": "11"
              },
              "PCW_NOR_SRAM_CS0_T_TR": {
                "value": "1"
              },
              "PCW_NOR_SRAM_CS0_T_WC": {
                "value": "11"
              },
              "PCW_NOR_SRAM_CS0_T_WP": {
                "value": "1"
              },
              "PCW_NOR_SRAM_CS0_WE_TIME": {
                "value": "0"
              },
              "PCW_NOR_SRAM_CS1_T_CEOE": {
                "value": "1"
              },
              "PCW_NOR_SRAM_CS1_T_PC": {
                "value": "1"
              },
              "PCW_NOR_SRAM_CS1_T_RC": {
                "value": "11"
              },
              "PCW_NOR_SRAM_CS1_T_TR": {
                "value": "1"
              },
              "PCW_NOR_SRAM_CS1_T_WC": {
                "value": "11"
              },
              "PCW_NOR_SRAM_CS1_T_WP": {
                "value": "1"
              },
              "PCW_NOR_SRAM_CS1_WE_TIME": {
                "value": "0"
              },
              "PCW_OVERRIDE_BASIC_CLOCK": {
                "value": "0"
              },
              "PCW_PACKAGE_DDR_BOARD_DELAY0": {
                "value": "0.080"
              },
              "PCW_PACKAGE_DDR_BOARD_DELAY1": {
                "value": "0.063"
              },
              "PCW_PACKAGE_DDR_BOARD_DELAY2": {
                "value": "0.057"
              },
              "PCW_PACKAGE_DDR_BOARD_DELAY3": {
                "value": "0.068"
              },
              "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0": {
                "value": "-0.047"
              },
              "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1": {
                "value": "-0.025"
              },
              "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2": {
                "value": "-0.006"
              },
              "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3": {
                "value": "-0.017"
              },
              "PCW_PCAP_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_PCAP_PERIPHERAL_FREQMHZ": {
                "value": "200"
              },
              "PCW_PJTAG_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_PLL_BYPASSMODE_ENABLE": {
                "value": "0"
              },
              "PCW_PRESET_BANK0_VOLTAGE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_PRESET_BANK1_VOLTAGE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_QSPI_GRP_FBCLK_ENABLE": {
                "value": "0"
              },
              "PCW_QSPI_GRP_IO1_ENABLE": {
                "value": "0"
              },
              "PCW_QSPI_GRP_SINGLE_SS_ENABLE": {
                "value": "1"
              },
              "PCW_QSPI_GRP_SINGLE_SS_IO": {
                "value": "MIO 1 .. 6"
              },
              "PCW_QSPI_GRP_SS1_ENABLE": {
                "value": "0"
              },
              "PCW_QSPI_INTERNAL_HIGHADDRESS": {
                "value": "0xFCFFFFFF"
              },
              "PCW_QSPI_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_QSPI_PERIPHERAL_ENABLE": {
                "value": "1"
              },
              "PCW_QSPI_PERIPHERAL_FREQMHZ": {
                "value": "125"
              },
              "PCW_QSPI_QSPI_IO": {
                "value": "MIO 1 .. 6"
              },
              "PCW_SD0_GRP_CD_ENABLE": {
                "value": "1"
              },
              "PCW_SD0_GRP_CD_IO": {
                "value": "MIO 46"
              },
              "PCW_SD0_GRP_POW_ENABLE": {
                "value": "0"
              },
              "PCW_SD0_GRP_WP_ENABLE": {
                "value": "1"
              },
              "PCW_SD0_GRP_WP_IO": {
                "value": "MIO 47"
              },
              "PCW_SD0_PERIPHERAL_ENABLE": {
                "value": "1"
              },
              "PCW_SD0_SD0_IO": {
                "value": "MIO 40 .. 45"
              },
              "PCW_SD1_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_SDIO_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_SDIO_PERIPHERAL_FREQMHZ": {
                "value": "100"
              },
              "PCW_SDIO_PERIPHERAL_VALID": {
                "value": "1"
              },
              "PCW_SINGLE_QSPI_DATA_MODE": {
                "value": "x4"
              },
              "PCW_SMC_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_SMC_PERIPHERAL_VALID": {
                "value": "0"
              },
              "PCW_SPI0_PERIPHERAL_ENABLE": {
                "value": "1"
              },
              "PCW_SPI0_SPI0_IO": {
                "value": "EMIO"
              },
              "PCW_SPI1_GRP_SS1_ENABLE": {
                "value": "0"
              },
              "PCW_SPI1_GRP_SS2_ENABLE": {
                "value": "0"
              },
              "PCW_SPI1_PERIPHERAL_ENABLE": {
                "value": "1"
              },
              "PCW_SPI1_SPI1_IO": {
                "value": "MIO 10 .. 15"
              },
              "PCW_SPI_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_SPI_PERIPHERAL_FREQMHZ": {
                "value": "166.666666"
              },
              "PCW_SPI_PERIPHERAL_VALID": {
                "value": "1"
              },
              "PCW_S_AXI_HP0_DATA_WIDTH": {
                "value": "64"
              },
              "PCW_S_AXI_HP1_DATA_WIDTH": {
                "value": "64"
              },
              "PCW_S_AXI_HP2_DATA_WIDTH": {
                "value": "64"
              },
              "PCW_S_AXI_HP3_DATA_WIDTH": {
                "value": "64"
              },
              "PCW_TPIU_PERIPHERAL_CLKSRC": {
                "value": "External"
              },
              "PCW_TRACE_INTERNAL_WIDTH": {
                "value": "2"
              },
              "PCW_TRACE_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_TTC0_CLK0_PERIPHERAL_CLKSRC": {
                "value": "CPU_1X"
              },
              "PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0": {
                "value": "1"
              },
              "PCW_TTC0_CLK1_PERIPHERAL_CLKSRC": {
                "value": "CPU_1X"
              },
              "PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0": {
                "value": "1"
              },
              "PCW_TTC0_CLK2_PERIPHERAL_CLKSRC": {
                "value": "CPU_1X"
              },
              "PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0": {
                "value": "1"
              },
              "PCW_TTC0_PERIPHERAL_ENABLE": {
                "value": "1"
              },
              "PCW_TTC0_TTC0_IO": {
                "value": "EMIO"
              },
              "PCW_TTC1_CLK0_PERIPHERAL_CLKSRC": {
                "value": "CPU_1X"
              },
              "PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0": {
                "value": "1"
              },
              "PCW_TTC1_CLK1_PERIPHERAL_CLKSRC": {
                "value": "CPU_1X"
              },
              "PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0": {
                "value": "1"
              },
              "PCW_TTC1_CLK2_PERIPHERAL_CLKSRC": {
                "value": "CPU_1X"
              },
              "PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0": {
                "value": "1"
              },
              "PCW_TTC1_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_TTC_PERIPHERAL_FREQMHZ": {
                "value": "50"
              },
              "PCW_UART0_BAUD_RATE": {
                "value": "115200"
              },
              "PCW_UART0_GRP_FULL_ENABLE": {
                "value": "0"
              },
              "PCW_UART0_PERIPHERAL_ENABLE": {
                "value": "1"
              },
              "PCW_UART0_UART0_IO": {
                "value": "MIO 14 .. 15"
              },
              "PCW_UART1_BAUD_RATE": {
                "value": "115200"
              },
              "PCW_UART1_GRP_FULL_ENABLE": {
                "value": "0"
              },
              "PCW_UART1_PERIPHERAL_ENABLE": {
                "value": "1"
              },
              "PCW_UART1_UART1_IO": {
                "value": "MIO 8 .. 9"
              },
              "PCW_UART_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_UART_PERIPHERAL_FREQMHZ": {
                "value": "100"
              },
              "PCW_UART_PERIPHERAL_VALID": {
                "value": "1"
              },
              "PCW_UIPARAM_ACT_DDR_FREQ_MHZ": {
                "value": "533.333374"
              },
              "PCW_UIPARAM_DDR_ADV_ENABLE": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_AL": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_BL": {
                "value": "8"
              },
              "PCW_UIPARAM_DDR_BOARD_DELAY0": {
                "value": "0.25"
              },
              "PCW_UIPARAM_DDR_BOARD_DELAY1": {
                "value": "0.25"
              },
              "PCW_UIPARAM_DDR_BOARD_DELAY2": {
                "value": "0.25"
              },
              "PCW_UIPARAM_DDR_BOARD_DELAY3": {
                "value": "0.25"
              },
              "PCW_UIPARAM_DDR_BUS_WIDTH": {
                "value": "16 Bit"
              },
              "PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH": {
                "value": "54.563"
              },
              "PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH": {
                "value": "54.563"
              },
              "PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH": {
                "value": "54.563"
              },
              "PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH": {
                "value": "54.563"
              },
              "PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_CLOCK_STOP_EN": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_DQS_0_LENGTH_MM": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH": {
                "value": "101.239"
              },
              "PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_DQS_1_LENGTH_MM": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH": {
                "value": "79.5025"
              },
              "PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_DQS_2_LENGTH_MM": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH": {
                "value": "60.536"
              },
              "PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_DQS_3_LENGTH_MM": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH": {
                "value": "71.7715"
              },
              "PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0": {
                "value": "0.0"
              },
              "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1": {
                "value": "0.0"
              },
              "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2": {
                "value": "0.0"
              },
              "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3": {
                "value": "0.0"
              },
              "PCW_UIPARAM_DDR_DQ_0_LENGTH_MM": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH": {
                "value": "104.5365"
              },
              "PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_DQ_1_LENGTH_MM": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH": {
                "value": "70.676"
              },
              "PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_DQ_2_LENGTH_MM": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH": {
                "value": "59.1615"
              },
              "PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_DQ_3_LENGTH_MM": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH": {
                "value": "81.319"
              },
              "PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_ECC": {
                "value": "Disabled"
              },
              "PCW_UIPARAM_DDR_ENABLE": {
                "value": "1"
              },
              "PCW_UIPARAM_DDR_FREQ_MHZ": {
                "value": "533.333333"
              },
              "PCW_UIPARAM_DDR_HIGH_TEMP": {
                "value": "Normal (0-85)"
              },
              "PCW_UIPARAM_DDR_MEMORY_TYPE": {
                "value": "DDR 3"
              },
              "PCW_UIPARAM_DDR_PARTNO": {
                "value": "MT41J256M16 RE-125"
              },
              "PCW_UIPARAM_DDR_TRAIN_DATA_EYE": {
                "value": "1"
              },
              "PCW_UIPARAM_DDR_TRAIN_READ_GATE": {
                "value": "1"
              },
              "PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL": {
                "value": "1"
              },
              "PCW_UIPARAM_DDR_USE_INTERNAL_VREF": {
                "value": "0"
              },
              "PCW_USB0_PERIPHERAL_ENABLE": {
                "value": "1"
              },
              "PCW_USB0_RESET_ENABLE": {
                "value": "1"
              },
              "PCW_USB0_RESET_IO": {
                "value": "MIO 48"
              },
              "PCW_USB0_USB0_IO": {
                "value": "MIO 28 .. 39"
              },
              "PCW_USB1_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_USB_RESET_ENABLE": {
                "value": "1"
              },
              "PCW_USB_RESET_POLARITY": {
                "value": "Active Low"
              },
              "PCW_USB_RESET_SELECT": {
                "value": "Share reset pin"
              },
              "PCW_USE_AXI_NONSECURE": {
                "value": "0"
              },
              "PCW_USE_CROSS_TRIGGER": {
                "value": "0"
              },
              "PCW_USE_S_AXI_HP0": {
                "value": "1"
              },
              "PCW_WDT_PERIPHERAL_CLKSRC": {
                "value": "CPU_1X"
              },
              "PCW_WDT_PERIPHERAL_DIVISOR0": {
                "value": "1"
              },
              "PCW_WDT_PERIPHERAL_ENABLE": {
                "value": "0"
              }
            },
            "interface_ports": {
              "M_AXI_GP0": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "Data",
                "base_address": {
                  "minimum": "0x40000000",
                  "maximum": "0x7FFFFFFF",
                  "width": "32"
                }
              },
              "S_AXI_HP0": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "memory_map_ref": "S_AXI_HP0"
              }
            },
            "addressing": {
              "address_spaces": {
                "Data": {
                  "range": "4G",
                  "width": "32",
                  "local_memory_map": {
                    "name": "Data",
                    "description": "Address Space Segments",
                    "address_blocks": {
                      "segment1": {
                        "name": "segment1",
                        "display_name": "segment1",
                        "base_address": "0x00000000",
                        "range": "256K",
                        "width": "18",
                        "usage": "register"
                      },
                      "segment2": {
                        "name": "segment2",
                        "display_name": "segment2",
                        "base_address": "0x00040000",
                        "range": "256K",
                        "width": "19",
                        "usage": "register"
                      },
                      "segment3": {
                        "name": "segment3",
                        "display_name": "segment3",
                        "base_address": "0x00080000",
                        "range": "512K",
                        "width": "20",
                        "usage": "register"
                      },
                      "segment4": {
                        "name": "segment4",
                        "display_name": "segment4",
                        "base_address": "0x00100000",
                        "range": "1023M",
                        "width": "30",
                        "usage": "register"
                      },
                      "M_AXI_GP0": {
                        "name": "M_AXI_GP0",
                        "display_name": "M_AXI_GP0",
                        "base_address": "0x40000000",
                        "range": "1G",
                        "width": "31",
                        "usage": "register"
                      },
                      "M_AXI_GP1": {
                        "name": "M_AXI_GP1",
                        "display_name": "M_AXI_GP1",
                        "base_address": "0x80000000",
                        "range": "1G",
                        "width": "32",
                        "usage": "register"
                      },
                      "IO_Peripheral_Registers": {
                        "name": "IO_Peripheral_Registers",
                        "display_name": "IO Peripheral Registers",
                        "base_address": "0xE0000000",
                        "range": "3M",
                        "width": "32",
                        "usage": "register"
                      },
                      "SMC_Memories": {
                        "name": "SMC_Memories",
                        "display_name": "SMC Memories",
                        "base_address": "0xE1000000",
                        "range": "80M",
                        "width": "32",
                        "usage": "register"
                      },
                      "SLCR_Registers": {
                        "name": "SLCR_Registers",
                        "display_name": "SLCR Registers",
                        "base_address": "0xF8000000",
                        "range": "3K",
                        "width": "32",
                        "usage": "register"
                      },
                      "PS_System_Registers": {
                        "name": "PS_System_Registers",
                        "display_name": "PS System Registers",
                        "base_address": "0xF8001000",
                        "range": "8252K",
                        "width": "32",
                        "usage": "register"
                      },
                      "CPU_Private_Registers": {
                        "name": "CPU_Private_Registers",
                        "display_name": "CPU Private Registers",
                        "base_address": "0xF8900000",
                        "range": "6156K",
                        "width": "32",
                        "usage": "register"
                      },
                      "segment5": {
                        "name": "segment5",
                        "display_name": "segment5",
                        "base_address": "0xFC000000",
                        "range": "32M",
                        "width": "32",
                        "usage": "register"
                      },
                      "segment6": {
                        "name": "segment6",
                        "display_name": "segment6",
                        "base_address": "0xFFFC0000",
                        "range": "256K",
                        "width": "32",
                        "usage": "register"
                      }
                    }
                  }
                }
              }
            }
          },
          "rst_ps7_0_125M": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "system_rst_ps7_0_125M_0",
            "xci_path": "ip/system_rst_ps7_0_125M_0/system_rst_ps7_0_125M_0.xci",
            "inst_hier_path": "PS7/rst_ps7_0_125M"
          },
          "ps7_0_axi_periph": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_path": "ip/system_ps7_0_axi_periph_0/system_ps7_0_axi_periph_0.xci",
            "inst_hier_path": "PS7/ps7_0_axi_periph",
            "xci_name": "system_ps7_0_axi_periph_0",
            "parameters": {
              "NUM_MI": {
                "value": "4"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M02_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M03_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M01_ARESETN"
                  }
                }
              },
              "M01_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M02_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M02_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M02_ARESETN"
                  }
                }
              },
              "M02_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M03_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M03_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M03_ARESETN"
                  }
                }
              },
              "M03_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "xci_name": "system_xbar_0",
                "xci_path": "ip/system_xbar_0/system_xbar_0.xci",
                "inst_hier_path": "PS7/ps7_0_axi_periph/xbar",
                "parameters": {
                  "NUM_MI": {
                    "value": "4"
                  },
                  "NUM_SI": {
                    "value": "1"
                  },
                  "STRATEGY": {
                    "value": "0"
                  }
                },
                "interface_ports": {
                  "S00_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M00_AXI",
                      "M01_AXI",
                      "M02_AXI",
                      "M03_AXI"
                    ]
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "system_auto_pc_0",
                    "xci_path": "ip/system_auto_pc_0/system_auto_pc_0.xci",
                    "inst_hier_path": "PS7/ps7_0_axi_periph/s00_couplers/auto_pc",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI3"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_pc_to_s00_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  },
                  "s00_couplers_to_auto_pc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_pc/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m00_couplers_to_m00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m01_couplers_to_m01_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m02_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m02_couplers_to_m02_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m03_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m03_couplers_to_m03_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "m00_couplers_to_ps7_0_axi_periph": {
                "interface_ports": [
                  "M00_AXI",
                  "m00_couplers/M_AXI"
                ]
              },
              "m01_couplers_to_ps7_0_axi_periph": {
                "interface_ports": [
                  "M01_AXI",
                  "m01_couplers/M_AXI"
                ]
              },
              "m02_couplers_to_ps7_0_axi_periph": {
                "interface_ports": [
                  "M02_AXI",
                  "m02_couplers/M_AXI"
                ]
              },
              "m03_couplers_to_ps7_0_axi_periph": {
                "interface_ports": [
                  "M03_AXI",
                  "m03_couplers/M_AXI"
                ]
              },
              "ps7_0_axi_periph_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXI",
                  "xbar/S00_AXI"
                ]
              },
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXI",
                  "m00_couplers/S_AXI"
                ]
              },
              "xbar_to_m01_couplers": {
                "interface_ports": [
                  "xbar/M01_AXI",
                  "m01_couplers/S_AXI"
                ]
              },
              "xbar_to_m02_couplers": {
                "interface_ports": [
                  "xbar/M02_AXI",
                  "m02_couplers/S_AXI"
                ]
              },
              "xbar_to_m03_couplers": {
                "interface_ports": [
                  "xbar/M03_AXI",
                  "m03_couplers/S_AXI"
                ]
              }
            },
            "nets": {
              "ps7_0_axi_periph_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/S_ACLK",
                  "s00_couplers/M_ACLK",
                  "m00_couplers/M_ACLK",
                  "m01_couplers/M_ACLK",
                  "m02_couplers/M_ACLK",
                  "m03_couplers/M_ACLK",
                  "m00_couplers/S_ACLK",
                  "m01_couplers/S_ACLK",
                  "m02_couplers/S_ACLK",
                  "m03_couplers/S_ACLK"
                ]
              },
              "ps7_0_axi_periph_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/S_ARESETN",
                  "s00_couplers/M_ARESETN",
                  "m00_couplers/M_ARESETN",
                  "m01_couplers/M_ARESETN",
                  "m02_couplers/M_ARESETN",
                  "m03_couplers/M_ARESETN",
                  "m00_couplers/S_ARESETN",
                  "m01_couplers/S_ARESETN",
                  "m02_couplers/S_ARESETN",
                  "m03_couplers/S_ARESETN"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "M02_AXI",
              "ps7_0_axi_periph/M02_AXI"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "M03_AXI",
              "ps7_0_axi_periph/M03_AXI"
            ]
          },
          "processing_system7_0_DDR": {
            "interface_ports": [
              "DDR",
              "processing_system7_0/DDR"
            ]
          },
          "processing_system7_0_FIXED_IO": {
            "interface_ports": [
              "FIXED_IO",
              "processing_system7_0/FIXED_IO"
            ]
          },
          "processing_system7_0_M_AXI_GP0": {
            "interface_ports": [
              "processing_system7_0/M_AXI_GP0",
              "ps7_0_axi_periph/S00_AXI"
            ]
          },
          "ps7_0_axi_periph_M00_AXI": {
            "interface_ports": [
              "M00_AXI",
              "ps7_0_axi_periph/M00_AXI"
            ]
          },
          "ps7_0_axi_periph_M01_AXI": {
            "interface_ports": [
              "M01_AXI",
              "ps7_0_axi_periph/M01_AXI"
            ]
          }
        },
        "nets": {
          "processing_system7_0_FCLK_CLK0": {
            "ports": [
              "processing_system7_0/FCLK_CLK0",
              "FCLK_CLK0",
              "processing_system7_0/S_AXI_HP0_ACLK",
              "ps7_0_axi_periph/S00_ACLK",
              "rst_ps7_0_125M/slowest_sync_clk",
              "ps7_0_axi_periph/M00_ACLK",
              "ps7_0_axi_periph/ACLK",
              "ps7_0_axi_periph/M01_ACLK",
              "processing_system7_0/M_AXI_GP0_ACLK",
              "ps7_0_axi_periph/M02_ACLK",
              "ps7_0_axi_periph/M03_ACLK"
            ]
          },
          "processing_system7_0_FCLK_RESET0_N": {
            "ports": [
              "processing_system7_0/FCLK_RESET0_N",
              "rst_ps7_0_125M/ext_reset_in"
            ]
          },
          "rst_ps7_0_125M_peripheral_aresetn": {
            "ports": [
              "rst_ps7_0_125M/peripheral_aresetn",
              "S00_ARESETN",
              "ps7_0_axi_periph/S00_ARESETN",
              "ps7_0_axi_periph/M00_ARESETN",
              "ps7_0_axi_periph/ARESETN",
              "ps7_0_axi_periph/M01_ARESETN",
              "ps7_0_axi_periph/M02_ARESETN",
              "ps7_0_axi_periph/M03_ARESETN"
            ]
          }
        }
      },
      "DataAcquisition": {
        "interface_ports": {
          "M_AXIS_PORT1": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "M_AXIS_PORT2": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "ports": {
          "adc_clk": {
            "type": "clk",
            "direction": "O"
          },
          "adc_csn_o": {
            "direction": "O"
          },
          "adc_clk_p_i": {
            "direction": "I"
          },
          "adc_clk_n_i": {
            "direction": "I"
          },
          "adc_dat_a_i": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "adc_dat_b_i": {
            "direction": "I",
            "left": "13",
            "right": "0"
          }
        },
        "components": {
          "axis_red_pitaya_adc_0": {
            "vlnv": "pavel-demin:user:axis_red_pitaya_adc:1.0",
            "xci_name": "system_axis_red_pitaya_adc_0_0",
            "xci_path": "ip/system_axis_red_pitaya_adc_0_0/system_axis_red_pitaya_adc_0_0.xci",
            "inst_hier_path": "DataAcquisition/axis_red_pitaya_adc_0"
          },
          "signal_split_0": {
            "vlnv": "xilinx.com:module_ref:signal_split:1.0",
            "xci_name": "system_signal_split_0_0",
            "xci_path": "ip/system_signal_split_0_0/system_signal_split_0_0.xci",
            "inst_hier_path": "DataAcquisition/signal_split_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "signal_split",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "M_AXIS_PORT1": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "constant"
                  },
                  "TDATA_NUM_BYTES": {
                    "value": "4",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "M_AXIS_PORT1_tdata",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "M_AXIS_PORT1_tvalid",
                    "direction": "O"
                  }
                }
              },
              "M_AXIS_PORT2": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "constant"
                  },
                  "TDATA_NUM_BYTES": {
                    "value": "4",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "M_AXIS_PORT2_tdata",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "M_AXIS_PORT2_tvalid",
                    "direction": "O"
                  }
                }
              },
              "S_AXIS": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "constant"
                  },
                  "TDATA_NUM_BYTES": {
                    "value": "4",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "S_AXIS_tdata",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "S_AXIS_tvalid",
                    "direction": "I"
                  }
                }
              }
            }
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "M_AXIS_PORT2",
              "signal_split_0/M_AXIS_PORT2"
            ]
          },
          "axis_red_pitaya_adc_0_M_AXIS": {
            "interface_ports": [
              "signal_split_0/S_AXIS",
              "axis_red_pitaya_adc_0/M_AXIS"
            ]
          },
          "signal_split_0_M_AXIS_PORT1": {
            "interface_ports": [
              "M_AXIS_PORT1",
              "signal_split_0/M_AXIS_PORT1"
            ]
          }
        },
        "nets": {
          "adc_clk_n_i_1": {
            "ports": [
              "adc_clk_n_i",
              "axis_red_pitaya_adc_0/adc_clk_n"
            ]
          },
          "adc_clk_p_i_1": {
            "ports": [
              "adc_clk_p_i",
              "axis_red_pitaya_adc_0/adc_clk_p"
            ]
          },
          "adc_dat_a_i_1": {
            "ports": [
              "adc_dat_a_i",
              "axis_red_pitaya_adc_0/adc_dat_a"
            ]
          },
          "adc_dat_b_i_1": {
            "ports": [
              "adc_dat_b_i",
              "axis_red_pitaya_adc_0/adc_dat_b"
            ]
          },
          "axis_red_pitaya_adc_0_adc_clk": {
            "ports": [
              "axis_red_pitaya_adc_0/adc_clk",
              "adc_clk"
            ]
          },
          "axis_red_pitaya_adc_0_adc_csn": {
            "ports": [
              "axis_red_pitaya_adc_0/adc_csn",
              "adc_csn_o"
            ]
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "system_clk_wiz_0_0",
        "xci_path": "ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "80.0"
          },
          "CLKOUT1_JITTER": {
            "value": "104.759"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "96.948"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "250.000"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "8.000"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "8.000"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "4.000"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "1"
          },
          "PRIM_IN_FREQ": {
            "value": "125.000"
          },
          "USE_RESET": {
            "value": "false"
          }
        }
      },
      "axis_red_pitaya_dac_0": {
        "vlnv": "pavel-demin:user:axis_red_pitaya_dac:1.0",
        "xci_name": "system_axis_red_pitaya_dac_0_0",
        "xci_path": "ip/system_axis_red_pitaya_dac_0_0/system_axis_red_pitaya_dac_0_0.xci",
        "inst_hier_path": "axis_red_pitaya_dac_0"
      },
      "config_bit": {
        "ports": {
          "Din": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "sine_freq": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "ramp_freq": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "start_bit": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "out_shift": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        },
        "components": {
          "freq": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "system_xlslice_0_0",
            "xci_path": "ip/system_xlslice_0_0/system_xlslice_0_0.xci",
            "inst_hier_path": "config_bit/freq",
            "parameters": {
              "DIN_FROM": {
                "value": "15"
              }
            }
          },
          "ramp_freq": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "system_xlslice_0_1",
            "xci_path": "ip/system_xlslice_0_1/system_xlslice_0_1.xci",
            "inst_hier_path": "config_bit/ramp_freq",
            "parameters": {
              "DIN_FROM": {
                "value": "19"
              },
              "DIN_TO": {
                "value": "16"
              }
            }
          },
          "start_bit": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "system_ramp_freq_0",
            "xci_path": "ip/system_ramp_freq_0/system_ramp_freq_0.xci",
            "inst_hier_path": "config_bit/start_bit",
            "parameters": {
              "DIN_FROM": {
                "value": "31"
              },
              "DIN_TO": {
                "value": "31"
              }
            }
          },
          "output_shift": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "system_ramp_freq_1",
            "xci_path": "ip/system_ramp_freq_1/system_ramp_freq_1.xci",
            "inst_hier_path": "config_bit/output_shift",
            "parameters": {
              "DIN_FROM": {
                "value": "23"
              },
              "DIN_TO": {
                "value": "20"
              }
            }
          }
        },
        "nets": {
          "GPIO_gpio_io_o": {
            "ports": [
              "Din",
              "ramp_freq/Din",
              "freq/Din",
              "start_bit/Din",
              "output_shift/Din"
            ]
          },
          "freq_Dout": {
            "ports": [
              "freq/Dout",
              "sine_freq"
            ]
          },
          "output_shift_Dout": {
            "ports": [
              "output_shift/Dout",
              "out_shift"
            ]
          },
          "ramp_freq_Dout": {
            "ports": [
              "ramp_freq/Dout",
              "ramp_freq"
            ]
          },
          "start_bit_Dout": {
            "ports": [
              "start_bit/Dout",
              "start_bit"
            ]
          }
        }
      },
      "xlconcat_1": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "system_xlconcat_1_1",
        "xci_path": "ip/system_xlconcat_1_1/system_xlconcat_1_1.xci",
        "inst_hier_path": "xlconcat_1",
        "parameters": {
          "IN0_WIDTH": {
            "value": "14"
          },
          "IN1_WIDTH": {
            "value": "2"
          },
          "IN2_WIDTH": {
            "value": "14"
          },
          "IN3_WIDTH": {
            "value": "2"
          },
          "NUM_PORTS": {
            "value": "4"
          }
        }
      },
      "axis_constant_1": {
        "vlnv": "pavel-demin:user:axis_constant:1.0",
        "xci_name": "system_axis_constant_1_0",
        "xci_path": "ip/system_axis_constant_1_0/system_axis_constant_1_0.xci",
        "inst_hier_path": "axis_constant_1"
      },
      "acquisition_counter": {
        "vlnv": "xilinx.com:ip:c_counter_binary:12.0",
        "xci_name": "system_c_counter_binary_0_0",
        "xci_path": "ip/system_c_counter_binary_0_0/system_c_counter_binary_0_0.xci",
        "inst_hier_path": "acquisition_counter"
      },
      "axi_bram_reader_0": {
        "vlnv": "anton-potocnik:user:axi_bram_reader:1.0",
        "xci_name": "system_axi_bram_reader_0_0",
        "xci_path": "ip/system_axi_bram_reader_0_0/system_axi_bram_reader_0_0.xci",
        "inst_hier_path": "axi_bram_reader_0",
        "parameters": {
          "BRAM_ADDR_WIDTH": {
            "value": "13"
          }
        },
        "interface_ports": {
          "S_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "s00_axi"
          }
        }
      },
      "blk_mem_gen_0": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "system_blk_mem_gen_0_0",
        "xci_path": "ip/system_blk_mem_gen_0_0/system_blk_mem_gen_0_0.xci",
        "inst_hier_path": "blk_mem_gen_0",
        "parameters": {
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Enable_B": {
            "value": "Use_ENB_Pin"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Operating_Mode_B": {
            "value": "READ_FIRST"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Port_B_Write_Rate": {
            "value": "50"
          },
          "Read_Width_A": {
            "value": "128"
          },
          "Read_Width_B": {
            "value": "32"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Use_Byte_Write_Enable": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "false"
          },
          "Use_RSTB_Pin": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "16383"
          },
          "Write_Width_A": {
            "value": "128"
          },
          "Write_Width_B": {
            "value": "32"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "stoopid_data": {
        "ports": {
          "dout": {
            "direction": "O",
            "left": "127",
            "right": "0"
          },
          "In0": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "In2": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "In4": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "In6": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "In8": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "In14": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "In9": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "In12": {
            "direction": "I",
            "left": "13",
            "right": "0"
          }
        },
        "components": {
          "xlconcat_2": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "system_xlconcat_2_0",
            "xci_path": "ip/system_xlconcat_2_0/system_xlconcat_2_0.xci",
            "inst_hier_path": "stoopid_data/xlconcat_2",
            "parameters": {
              "IN0_WIDTH": {
                "value": "14"
              },
              "IN10_WIDTH": {
                "value": "14"
              },
              "IN11_WIDTH": {
                "value": "2"
              },
              "IN12_WIDTH": {
                "value": "14"
              },
              "IN13_WIDTH": {
                "value": "2"
              },
              "IN14_WIDTH": {
                "value": "14"
              },
              "IN15_WIDTH": {
                "value": "2"
              },
              "IN1_WIDTH": {
                "value": "2"
              },
              "IN2_WIDTH": {
                "value": "14"
              },
              "IN3_WIDTH": {
                "value": "2"
              },
              "IN4_WIDTH": {
                "value": "14"
              },
              "IN5_WIDTH": {
                "value": "2"
              },
              "IN6_WIDTH": {
                "value": "14"
              },
              "IN7_WIDTH": {
                "value": "2"
              },
              "IN8_WIDTH": {
                "value": "14"
              },
              "IN9_WIDTH": {
                "value": "2"
              },
              "NUM_PORTS": {
                "value": "16"
              }
            }
          }
        },
        "nets": {
          "In0_1": {
            "ports": [
              "In0",
              "xlconcat_2/In0"
            ]
          },
          "In12_1": {
            "ports": [
              "In12",
              "xlconcat_2/In12"
            ]
          },
          "In14_1": {
            "ports": [
              "In14",
              "xlconcat_2/In14"
            ]
          },
          "In2_1": {
            "ports": [
              "In2",
              "xlconcat_2/In2"
            ]
          },
          "In4_1": {
            "ports": [
              "In4",
              "xlconcat_2/In4"
            ]
          },
          "In6_1": {
            "ports": [
              "In6",
              "xlconcat_2/In6"
            ]
          },
          "In8_1": {
            "ports": [
              "In8",
              "xlconcat_2/In10"
            ]
          },
          "In9_1": {
            "ports": [
              "In9",
              "xlconcat_2/In8"
            ]
          },
          "xlconcat_2_dout": {
            "ports": [
              "xlconcat_2/dout",
              "dout"
            ]
          }
        }
      },
      "GPIO_2": {
        "interface_ports": {
          "S_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "gpio_rtl_0": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:gpio:1.0",
            "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
          }
        },
        "ports": {
          "s_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "led_o": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "mem_offs": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        },
        "components": {
          "led_value": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "system_xlslice_0_2",
            "xci_path": "ip/system_xlslice_0_2/system_xlslice_0_2.xci",
            "inst_hier_path": "GPIO_2/led_value",
            "parameters": {
              "DIN_FROM": {
                "value": "7"
              }
            }
          },
          "axi_gpio_1": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "system_axi_gpio_0_1",
            "xci_path": "ip/system_axi_gpio_0_1/system_axi_gpio_0_1.xci",
            "inst_hier_path": "GPIO_2/axi_gpio_1",
            "parameters": {
              "C_ALL_INPUTS": {
                "value": "1"
              },
              "C_ALL_INPUTS_2": {
                "value": "0"
              },
              "C_IS_DUAL": {
                "value": "1"
              }
            }
          },
          "memory_offset": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "system_xlslice_0_3",
            "xci_path": "ip/system_xlslice_0_3/system_xlslice_0_3.xci",
            "inst_hier_path": "GPIO_2/memory_offset",
            "parameters": {
              "DIN_FROM": {
                "value": "23"
              },
              "DIN_TO": {
                "value": "8"
              }
            }
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "gpio_rtl_0",
              "axi_gpio_1/GPIO"
            ]
          },
          "PS7_M02_AXI": {
            "interface_ports": [
              "S_AXI",
              "axi_gpio_1/S_AXI"
            ]
          }
        },
        "nets": {
          "axi_gpio_1_gpio2_io_o": {
            "ports": [
              "axi_gpio_1/gpio2_io_o",
              "led_value/Din",
              "axi_gpio_1/gpio2_io_i",
              "memory_offset/Din"
            ]
          },
          "memory_offset_Dout": {
            "ports": [
              "memory_offset/Dout",
              "mem_offs"
            ]
          },
          "processing_system7_0_FCLK_CLK0": {
            "ports": [
              "s_axi_aclk",
              "axi_gpio_1/s_axi_aclk"
            ]
          },
          "rst_ps7_0_125M_peripheral_aresetn": {
            "ports": [
              "s_axi_aresetn",
              "axi_gpio_1/s_axi_aresetn"
            ]
          },
          "xlslice_0_Dout": {
            "ports": [
              "led_value/Dout",
              "led_o"
            ]
          }
        }
      },
      "memory_offset": {
        "vlnv": "xilinx.com:ip:c_addsub:12.0",
        "xci_name": "system_c_addsub_0_0",
        "xci_path": "ip/system_c_addsub_0_0/system_c_addsub_0_0.xci",
        "inst_hier_path": "memory_offset",
        "parameters": {
          "A_Type": {
            "value": "Signed"
          },
          "A_Width": {
            "value": "13"
          },
          "B_Constant": {
            "value": "false"
          },
          "B_Type": {
            "value": "Signed"
          },
          "B_Value": {
            "value": "0000000000000000"
          },
          "B_Width": {
            "value": "16"
          },
          "CE": {
            "value": "false"
          },
          "Implementation": {
            "value": "Fabric"
          },
          "Latency": {
            "value": "0"
          },
          "Latency_Configuration": {
            "value": "Manual"
          },
          "Out_Width": {
            "value": "16"
          }
        }
      },
      "analog_block_memory_0": {
        "vlnv": "xilinx.com:module_ref:analog_block_memory_convert:1.0",
        "xci_name": "system_analog_block_memory_0_0",
        "xci_path": "ip/system_analog_block_memory_0_0/system_analog_block_memory_0_0.xci",
        "inst_hier_path": "analog_block_memory_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "analog_block_memory_convert",
          "boundary_crc": "0x0"
        },
        "ports": {
          "aclk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "system_axis_red_pitaya_adc_0_0_adc_clk",
                "value_src": "default_prop"
              }
            }
          },
          "meas_done": {
            "direction": "I"
          },
          "signals_in": {
            "direction": "I",
            "left": "127",
            "right": "0",
            "parameters": {
              "PortWidth": {
                "value": "128",
                "value_src": "ip_prop"
              },
              "LAYERED_METADATA": {
                "value": [
                  "xilinx.com:interface:datatypes:1.0 {",
                  "DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency data_bitwidth format long",
                  "minimum {} maximum {}} value 128} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} DATA_WIDTH 128",
                  "}"
                ],
                "value_src": "ip_prop"
              }
            }
          },
          "bram_porta_clk": {
            "type": "clk",
            "direction": "O",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "bram_porta_rst",
                "value_src": "constant"
              }
            }
          },
          "bram_porta_rst": {
            "type": "rst",
            "direction": "O"
          },
          "bram_porta_addr": {
            "direction": "O",
            "left": "13",
            "right": "0"
          },
          "bram_porta_wrdata": {
            "direction": "O",
            "left": "127",
            "right": "0"
          },
          "bram_porta_we": {
            "direction": "O"
          }
        }
      },
      "GPIO_3": {
        "interface_ports": {
          "S_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "gpio_rtl_1": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:gpio:1.0",
            "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
          }
        },
        "ports": {
          "s_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "shift_1": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "mod_depth": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "filter_reset": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "shift_2": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        },
        "components": {
          "shift_1": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "system_filter_B_0",
            "xci_path": "ip/system_filter_B_0/system_filter_B_0.xci",
            "inst_hier_path": "GPIO_3/shift_1",
            "parameters": {
              "DIN_FROM": {
                "value": "11"
              },
              "DIN_TO": {
                "value": "8"
              }
            }
          },
          "mod_depth": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "system_xlslice_0_4",
            "xci_path": "ip/system_xlslice_0_4/system_xlslice_0_4.xci",
            "inst_hier_path": "GPIO_3/mod_depth",
            "parameters": {
              "DIN_FROM": {
                "value": "7"
              }
            }
          },
          "axi_gpio_2": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "system_axi_gpio_1_0",
            "xci_path": "ip/system_axi_gpio_1_0/system_axi_gpio_1_0.xci",
            "inst_hier_path": "GPIO_3/axi_gpio_2",
            "parameters": {
              "C_ALL_INPUTS": {
                "value": "1"
              },
              "C_ALL_INPUTS_2": {
                "value": "0"
              },
              "C_IS_DUAL": {
                "value": "1"
              }
            }
          },
          "filter_reset": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "system_filter_B_1",
            "xci_path": "ip/system_filter_B_1/system_filter_B_1.xci",
            "inst_hier_path": "GPIO_3/filter_reset",
            "parameters": {
              "DIN_FROM": {
                "value": "16"
              },
              "DIN_TO": {
                "value": "16"
              }
            }
          },
          "shift_2": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "system_shift_1_0",
            "xci_path": "../../../../../lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.srcs/sources_1/bd/system/ip/system_shift_1_0/system_shift_1_0.xci",
            "inst_hier_path": "GPIO_3/shift_2",
            "parameters": {
              "DIN_FROM": {
                "value": "15"
              },
              "DIN_TO": {
                "value": "12"
              }
            }
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "gpio_rtl_1",
              "axi_gpio_2/GPIO"
            ]
          },
          "PS7_M03_AXI": {
            "interface_ports": [
              "S_AXI",
              "axi_gpio_2/S_AXI"
            ]
          }
        },
        "nets": {
          "axi_gpio_2_gpio2_io_o": {
            "ports": [
              "axi_gpio_2/gpio2_io_o",
              "mod_depth/Din",
              "axi_gpio_2/gpio2_io_i",
              "shift_1/Din",
              "filter_reset/Din",
              "shift_2/Din"
            ]
          },
          "filter_A_Dout": {
            "ports": [
              "shift_1/Dout",
              "shift_1"
            ]
          },
          "filter_B_Dout": {
            "ports": [
              "mod_depth/Dout",
              "mod_depth"
            ]
          },
          "filter_reset_Dout": {
            "ports": [
              "filter_reset/Dout",
              "filter_reset"
            ]
          },
          "processing_system7_0_FCLK_CLK0": {
            "ports": [
              "s_axi_aclk",
              "axi_gpio_2/s_axi_aclk"
            ]
          },
          "rst_ps7_0_125M_peripheral_aresetn": {
            "ports": [
              "s_axi_aresetn",
              "axi_gpio_2/s_axi_aresetn"
            ]
          },
          "shift_2_Dout": {
            "ports": [
              "shift_2/Dout",
              "shift_2"
            ]
          }
        }
      },
      "demod_ch1": {
        "ports": {
          "aclk": {
            "type": "clk",
            "direction": "I"
          },
          "clk_divided": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "demod_1f_i": {
            "direction": "O",
            "left": "13",
            "right": "0"
          },
          "decimation": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "bit_select": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "analog_data_A": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "filter2_clock": {
            "type": "clk",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "demod_1f_q": {
            "direction": "O",
            "left": "13",
            "right": "0"
          },
          "demod_2f_i": {
            "direction": "O",
            "left": "13",
            "right": "0"
          },
          "demod_2f_q": {
            "direction": "O",
            "left": "13",
            "right": "0"
          },
          "osc_1f_i": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "osc_1f_q": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "osc_2f_i": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "osc_2f_q": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "reset_rtl_0": {
            "type": "rst",
            "direction": "I"
          },
          "Q": {
            "type": "data",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "Q1": {
            "type": "data",
            "direction": "O",
            "left": "1",
            "right": "0"
          }
        },
        "components": {
          "multiplier_3stage_0": {
            "vlnv": "xilinx.com:module_ref:multiplier_3stage:1.0",
            "xci_name": "system_multiplier_3stage_0_0",
            "xci_path": "ip/system_multiplier_3stage_0_0/system_multiplier_3stage_0_0.xci",
            "inst_hier_path": "demod_ch1/multiplier_3stage_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "multiplier_3stage",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "const_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "system_axis_red_pitaya_adc_0_0_adc_clk",
                    "value_src": "default_prop"
                  }
                }
              },
              "a": {
                "direction": "I",
                "left": "13",
                "right": "0",
                "parameters": {
                  "LAYERED_METADATA": {
                    "value": [
                      "xilinx.com:interface:datatypes:1.0 {",
                      "DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum",
                      "{} maximum {}} value 28} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type generated dependency signed format",
                      "bool minimum {} maximum {}} value TRUE}}}} DATA_WIDTH 28",
                      "}"
                    ],
                    "value_src": "ip_prop"
                  }
                }
              },
              "b": {
                "direction": "I",
                "left": "13",
                "right": "0",
                "parameters": {
                  "LAYERED_METADATA": {
                    "value": [
                      "xilinx.com:interface:datatypes:1.0 {",
                      "DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum",
                      "{} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type generated dependency signed format",
                      "bool minimum {} maximum {}} value TRUE}}}} DATA_WIDTH 14",
                      "}"
                    ],
                    "value_src": "ip_prop"
                  },
                  "PortType": {
                    "value": "data",
                    "value_src": "ip_prop"
                  },
                  "PortType.PROP_SRC": {
                    "value": "false",
                    "value_src": "ip_prop"
                  }
                }
              },
              "product": {
                "direction": "O",
                "left": "27",
                "right": "0"
              }
            }
          },
          "multiplier_3stage_1": {
            "vlnv": "xilinx.com:module_ref:multiplier_3stage:1.0",
            "xci_name": "system_multiplier_3stage_0_1",
            "xci_path": "ip/system_multiplier_3stage_0_1/system_multiplier_3stage_0_1.xci",
            "inst_hier_path": "demod_ch1/multiplier_3stage_1",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "multiplier_3stage",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "const_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "system_axis_red_pitaya_adc_0_0_adc_clk",
                    "value_src": "default_prop"
                  }
                }
              },
              "a": {
                "direction": "I",
                "left": "13",
                "right": "0",
                "parameters": {
                  "LAYERED_METADATA": {
                    "value": [
                      "xilinx.com:interface:datatypes:1.0 {",
                      "DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum",
                      "{} maximum {}} value 28} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type generated dependency signed format",
                      "bool minimum {} maximum {}} value TRUE}}}} DATA_WIDTH 28",
                      "}"
                    ],
                    "value_src": "ip_prop"
                  }
                }
              },
              "b": {
                "direction": "I",
                "left": "13",
                "right": "0",
                "parameters": {
                  "LAYERED_METADATA": {
                    "value": [
                      "xilinx.com:interface:datatypes:1.0 {",
                      "DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum",
                      "{} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type generated dependency signed format",
                      "bool minimum {} maximum {}} value TRUE}}}} DATA_WIDTH 14",
                      "}"
                    ],
                    "value_src": "ip_prop"
                  },
                  "PortType": {
                    "value": "data",
                    "value_src": "ip_prop"
                  },
                  "PortType.PROP_SRC": {
                    "value": "false",
                    "value_src": "ip_prop"
                  }
                }
              },
              "product": {
                "direction": "O",
                "left": "27",
                "right": "0"
              }
            }
          },
          "multiplier_3stage_2": {
            "vlnv": "xilinx.com:module_ref:multiplier_3stage:1.0",
            "xci_name": "system_multiplier_3stage_1_2",
            "xci_path": "ip/system_multiplier_3stage_1_2/system_multiplier_3stage_1_2.xci",
            "inst_hier_path": "demod_ch1/multiplier_3stage_2",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "multiplier_3stage",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "const_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "system_axis_red_pitaya_adc_0_0_adc_clk",
                    "value_src": "default_prop"
                  }
                }
              },
              "a": {
                "direction": "I",
                "left": "13",
                "right": "0",
                "parameters": {
                  "LAYERED_METADATA": {
                    "value": [
                      "xilinx.com:interface:datatypes:1.0 {",
                      "DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum",
                      "{} maximum {}} value 28} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type generated dependency signed format",
                      "bool minimum {} maximum {}} value TRUE}}}} DATA_WIDTH 28",
                      "}"
                    ],
                    "value_src": "ip_prop"
                  }
                }
              },
              "b": {
                "direction": "I",
                "left": "13",
                "right": "0",
                "parameters": {
                  "LAYERED_METADATA": {
                    "value": [
                      "xilinx.com:interface:datatypes:1.0 {",
                      "DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum",
                      "{} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type generated dependency signed format",
                      "bool minimum {} maximum {}} value TRUE}}}} DATA_WIDTH 14",
                      "}"
                    ],
                    "value_src": "ip_prop"
                  },
                  "PortType": {
                    "value": "data",
                    "value_src": "ip_prop"
                  },
                  "PortType.PROP_SRC": {
                    "value": "false",
                    "value_src": "ip_prop"
                  }
                }
              },
              "product": {
                "direction": "O",
                "left": "27",
                "right": "0"
              }
            }
          },
          "multiplier_3stage_3": {
            "vlnv": "xilinx.com:module_ref:multiplier_3stage:1.0",
            "xci_name": "system_multiplier_3stage_2_2",
            "xci_path": "ip/system_multiplier_3stage_2_2/system_multiplier_3stage_2_2.xci",
            "inst_hier_path": "demod_ch1/multiplier_3stage_3",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "multiplier_3stage",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "const_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "system_axis_red_pitaya_adc_0_0_adc_clk",
                    "value_src": "default_prop"
                  }
                }
              },
              "a": {
                "direction": "I",
                "left": "13",
                "right": "0",
                "parameters": {
                  "LAYERED_METADATA": {
                    "value": [
                      "xilinx.com:interface:datatypes:1.0 {",
                      "DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum",
                      "{} maximum {}} value 28} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type generated dependency signed format",
                      "bool minimum {} maximum {}} value TRUE}}}} DATA_WIDTH 28",
                      "}"
                    ],
                    "value_src": "ip_prop"
                  }
                }
              },
              "b": {
                "direction": "I",
                "left": "13",
                "right": "0"
              },
              "product": {
                "direction": "O",
                "left": "27",
                "right": "0"
              }
            }
          },
          "c_counter_binary_0": {
            "vlnv": "xilinx.com:ip:c_counter_binary:12.0",
            "xci_name": "system_c_counter_binary_0_1",
            "xci_path": "ip/system_c_counter_binary_0_1/system_c_counter_binary_0_1.xci",
            "inst_hier_path": "demod_ch1/c_counter_binary_0",
            "parameters": {
              "Latency": {
                "value": "2"
              },
              "Output_Width": {
                "value": "2"
              },
              "Sync_Threshold_Output": {
                "value": "false"
              }
            }
          },
          "clk_wiz_1": {
            "vlnv": "xilinx.com:ip:clk_wiz:6.0",
            "xci_name": "system_clk_wiz_1_0",
            "xci_path": "ip/system_clk_wiz_1_0/system_clk_wiz_1_0.xci",
            "inst_hier_path": "demod_ch1/clk_wiz_1",
            "parameters": {
              "CLKOUT1_DRIVES": {
                "value": "BUFG"
              },
              "CLKOUT1_JITTER": {
                "value": "516.863"
              },
              "CLKOUT1_PHASE_ERROR": {
                "value": "414.335"
              },
              "CLKOUT1_REQUESTED_OUT_FREQ": {
                "value": "7.8125"
              },
              "CLKOUT2_DRIVES": {
                "value": "BUFG"
              },
              "CLKOUT3_DRIVES": {
                "value": "BUFG"
              },
              "CLKOUT4_DRIVES": {
                "value": "BUFG"
              },
              "CLKOUT5_DRIVES": {
                "value": "BUFG"
              },
              "CLKOUT6_DRIVES": {
                "value": "BUFG"
              },
              "CLKOUT7_DRIVES": {
                "value": "BUFG"
              },
              "ENABLE_CLOCK_MONITOR": {
                "value": "false"
              },
              "FEEDBACK_SOURCE": {
                "value": "FDBK_AUTO"
              },
              "MMCM_BANDWIDTH": {
                "value": "OPTIMIZED"
              },
              "MMCM_CLKFBOUT_MULT_F": {
                "value": "50.875"
              },
              "MMCM_CLKIN2_PERIOD": {
                "value": "10.000"
              },
              "MMCM_CLKOUT0_DIVIDE_F": {
                "value": "101.750"
              },
              "MMCM_COMPENSATION": {
                "value": "ZHOLD"
              },
              "MMCM_DIVCLK_DIVIDE": {
                "value": "8"
              },
              "PRIMITIVE": {
                "value": "MMCM"
              },
              "USE_FREQ_SYNTH": {
                "value": "true"
              }
            }
          },
          "lpf2_interleaved4_0": {
            "vlnv": "xilinx.com:module_ref:lpf2_interleaved4:1.0",
            "xci_name": "system_lpf2_interleaved4_0_0",
            "xci_path": "ip/system_lpf2_interleaved4_0_0/system_lpf2_interleaved4_0_0.xci",
            "inst_hier_path": "demod_ch1/lpf2_interleaved4_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "lpf2_interleaved4",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "const_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "system_axis_red_pitaya_adc_0_0_adc_clk",
                    "value_src": "default_prop"
                  }
                }
              },
              "sel": {
                "direction": "I",
                "left": "1",
                "right": "0",
                "parameters": {
                  "LAYERED_METADATA": {
                    "value": [
                      "xilinx.com:interface:datatypes:1.0 {",
                      "DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum",
                      "{} maximum {}} value 2} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool",
                      "minimum {} maximum {}} value false}}}} DATA_WIDTH 2",
                      "}"
                    ],
                    "value_src": "ip_prop"
                  }
                }
              },
              "data1": {
                "direction": "I",
                "left": "27",
                "right": "0"
              },
              "data2": {
                "direction": "I",
                "left": "27",
                "right": "0"
              },
              "data3": {
                "direction": "I",
                "left": "27",
                "right": "0"
              },
              "data4": {
                "direction": "I",
                "left": "27",
                "right": "0"
              },
              "filter1_out": {
                "direction": "O",
                "left": "27",
                "right": "0"
              },
              "filter2_out": {
                "direction": "O",
                "left": "27",
                "right": "0"
              },
              "filter3_out": {
                "direction": "O",
                "left": "27",
                "right": "0"
              },
              "filter4_out": {
                "direction": "O",
                "left": "27",
                "right": "0"
              }
            }
          },
          "lpf2_interleaved4_1": {
            "vlnv": "xilinx.com:module_ref:lpf2_interleaved4:1.0",
            "xci_name": "system_lpf2_interleaved4_0_1",
            "xci_path": "ip/system_lpf2_interleaved4_0_1/system_lpf2_interleaved4_0_1.xci",
            "inst_hier_path": "demod_ch1/lpf2_interleaved4_1",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "lpf2_interleaved4",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "7812500",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "/demod_ch1/clk_wiz_1_clk_out1",
                    "value_src": "ip_prop"
                  }
                }
              },
              "sel": {
                "direction": "I",
                "left": "1",
                "right": "0",
                "parameters": {
                  "LAYERED_METADATA": {
                    "value": [
                      "xilinx.com:interface:datatypes:1.0 {",
                      "DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum",
                      "{} maximum {}} value 2} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool",
                      "minimum {} maximum {}} value false}}}} DATA_WIDTH 2",
                      "}"
                    ],
                    "value_src": "ip_prop"
                  }
                }
              },
              "data1": {
                "direction": "I",
                "left": "27",
                "right": "0"
              },
              "data2": {
                "direction": "I",
                "left": "27",
                "right": "0"
              },
              "data3": {
                "direction": "I",
                "left": "27",
                "right": "0"
              },
              "data4": {
                "direction": "I",
                "left": "27",
                "right": "0"
              },
              "filter1_out": {
                "direction": "O",
                "left": "27",
                "right": "0"
              },
              "filter2_out": {
                "direction": "O",
                "left": "27",
                "right": "0"
              },
              "filter3_out": {
                "direction": "O",
                "left": "27",
                "right": "0"
              },
              "filter4_out": {
                "direction": "O",
                "left": "27",
                "right": "0"
              }
            }
          },
          "variable_bitshift_in_0": {
            "vlnv": "xilinx.com:module_ref:variable_bitshift_interleaved:1.0",
            "xci_name": "system_variable_bitshift_in_0_0",
            "xci_path": "ip/system_variable_bitshift_in_0_0/system_variable_bitshift_in_0_0.xci",
            "inst_hier_path": "demod_ch1/variable_bitshift_in_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "variable_bitshift_interleaved",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "7812500",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "/demod_ch1/clk_wiz_1_clk_out1",
                    "value_src": "ip_prop"
                  }
                }
              },
              "bit_select": {
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "reg_in_1": {
                "direction": "I",
                "left": "27",
                "right": "0"
              },
              "reg_in_2": {
                "direction": "I",
                "left": "27",
                "right": "0"
              },
              "reg_in_3": {
                "direction": "I",
                "left": "27",
                "right": "0"
              },
              "reg_in_4": {
                "direction": "I",
                "left": "27",
                "right": "0"
              },
              "trunc_out_1": {
                "direction": "O",
                "left": "13",
                "right": "0"
              },
              "trunc_out_2": {
                "direction": "O",
                "left": "13",
                "right": "0"
              },
              "trunc_out_3": {
                "direction": "O",
                "left": "13",
                "right": "0"
              },
              "trunc_out_4": {
                "direction": "O",
                "left": "13",
                "right": "0"
              }
            }
          },
          "c_counter_binary_1": {
            "vlnv": "xilinx.com:ip:c_counter_binary:12.0",
            "xci_name": "system_c_counter_binary_0_2",
            "xci_path": "ip/system_c_counter_binary_0_2/system_c_counter_binary_0_2.xci",
            "inst_hier_path": "demod_ch1/c_counter_binary_1",
            "parameters": {
              "Latency": {
                "value": "2"
              },
              "Output_Width": {
                "value": "2"
              }
            }
          },
          "xlslice_0": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "system_xlslice_0_5",
            "xci_path": "ip/system_xlslice_0_5/system_xlslice_0_5.xci",
            "inst_hier_path": "demod_ch1/xlslice_0",
            "parameters": {
              "DIN_WIDTH": {
                "value": "2"
              }
            }
          },
          "c_counter_binary_2": {
            "vlnv": "xilinx.com:ip:c_counter_binary:12.0",
            "xci_name": "system_c_counter_binary_0_3",
            "xci_path": "ip/system_c_counter_binary_0_3/system_c_counter_binary_0_3.xci",
            "inst_hier_path": "demod_ch1/c_counter_binary_2",
            "parameters": {
              "Latency": {
                "value": "2"
              },
              "Output_Width": {
                "value": "8"
              },
              "Sync_Threshold_Output": {
                "value": "false"
              }
            }
          },
          "slicer_variable_0": {
            "vlnv": "xilinx.com:module_ref:slicer_variable:1.0",
            "xci_name": "system_slicer_variable_0_0",
            "xci_path": "ip/system_slicer_variable_0_0/system_slicer_variable_0_0.xci",
            "inst_hier_path": "demod_ch1/slicer_variable_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "slicer_variable",
              "boundary_crc": "0x0"
            },
            "ports": {
              "bit_select": {
                "direction": "I",
                "left": "3",
                "right": "0",
                "parameters": {
                  "PortType": {
                    "value": "undef",
                    "value_src": "ip_prop"
                  },
                  "PortType.PROP_SRC": {
                    "value": "false",
                    "value_src": "ip_prop"
                  }
                }
              },
              "reg_in": {
                "direction": "I",
                "left": "7",
                "right": "0",
                "parameters": {
                  "LAYERED_METADATA": {
                    "value": [
                      "xilinx.com:interface:datatypes:1.0 {",
                      "DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum",
                      "{} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool",
                      "minimum {} maximum {}} value false}}}} DATA_WIDTH 8",
                      "}"
                    ],
                    "value_src": "ip_prop"
                  }
                }
              },
              "bit_out": {
                "direction": "O"
              }
            }
          }
        },
        "nets": {
          "aclk_1": {
            "ports": [
              "aclk",
              "multiplier_3stage_0/clk",
              "multiplier_3stage_1/clk",
              "multiplier_3stage_2/clk",
              "multiplier_3stage_3/clk",
              "clk_wiz_1/clk_in1",
              "lpf2_interleaved4_0/clk",
              "c_counter_binary_1/CLK"
            ]
          },
          "analog_data_A_1": {
            "ports": [
              "analog_data_A",
              "multiplier_3stage_0/a",
              "multiplier_3stage_2/a",
              "multiplier_3stage_1/a",
              "multiplier_3stage_3/a"
            ]
          },
          "b1_1": {
            "ports": [
              "osc_1f_q",
              "multiplier_3stage_0/b"
            ]
          },
          "b2_1": {
            "ports": [
              "osc_2f_i",
              "multiplier_3stage_1/b"
            ]
          },
          "b3_1": {
            "ports": [
              "osc_2f_q",
              "multiplier_3stage_3/b"
            ]
          },
          "b_1": {
            "ports": [
              "osc_1f_i",
              "multiplier_3stage_2/b"
            ]
          },
          "bit_select_1": {
            "ports": [
              "bit_select",
              "variable_bitshift_in_0/bit_select"
            ]
          },
          "c_counter_binary_0_Q": {
            "ports": [
              "c_counter_binary_0/Q",
              "lpf2_interleaved4_1/sel",
              "Q1",
              "xlslice_0/Din"
            ]
          },
          "c_counter_binary_1_Q": {
            "ports": [
              "c_counter_binary_1/Q",
              "lpf2_interleaved4_0/sel",
              "Q"
            ]
          },
          "c_counter_binary_2_Q": {
            "ports": [
              "c_counter_binary_2/Q",
              "slicer_variable_0/reg_in"
            ]
          },
          "decimation_1": {
            "ports": [
              "decimation",
              "slicer_variable_0/bit_select"
            ]
          },
          "lpf2_interleaved4_0_filter1_out": {
            "ports": [
              "lpf2_interleaved4_0/filter1_out",
              "lpf2_interleaved4_1/data1"
            ]
          },
          "lpf2_interleaved4_0_filter2_out": {
            "ports": [
              "lpf2_interleaved4_0/filter2_out",
              "lpf2_interleaved4_1/data2"
            ]
          },
          "lpf2_interleaved4_0_filter3_out": {
            "ports": [
              "lpf2_interleaved4_0/filter3_out",
              "lpf2_interleaved4_1/data3"
            ]
          },
          "lpf2_interleaved4_0_filter4_out": {
            "ports": [
              "lpf2_interleaved4_0/filter4_out",
              "lpf2_interleaved4_1/data4"
            ]
          },
          "lpf2_interleaved4_1_filter1_out": {
            "ports": [
              "lpf2_interleaved4_1/filter1_out",
              "variable_bitshift_in_0/reg_in_1"
            ]
          },
          "lpf2_interleaved4_1_filter2_out": {
            "ports": [
              "lpf2_interleaved4_1/filter2_out",
              "variable_bitshift_in_0/reg_in_2"
            ]
          },
          "lpf2_interleaved4_1_filter3_out": {
            "ports": [
              "lpf2_interleaved4_1/filter3_out",
              "variable_bitshift_in_0/reg_in_3"
            ]
          },
          "lpf2_interleaved4_1_filter4_out": {
            "ports": [
              "lpf2_interleaved4_1/filter4_out",
              "variable_bitshift_in_0/reg_in_4"
            ]
          },
          "multiplier_3stage_0_product": {
            "ports": [
              "multiplier_3stage_0/product",
              "lpf2_interleaved4_0/data2"
            ]
          },
          "multiplier_3stage_1_product": {
            "ports": [
              "multiplier_3stage_1/product",
              "lpf2_interleaved4_0/data3"
            ]
          },
          "multiplier_3stage_2_product": {
            "ports": [
              "multiplier_3stage_2/product",
              "lpf2_interleaved4_0/data1"
            ]
          },
          "multiplier_3stage_3_product": {
            "ports": [
              "multiplier_3stage_3/product",
              "lpf2_interleaved4_0/data4"
            ]
          },
          "reset_rtl_0_1": {
            "ports": [
              "reset_rtl_0",
              "clk_wiz_1/reset"
            ]
          },
          "slicer_variable_0_bit_out": {
            "ports": [
              "slicer_variable_0/bit_out",
              "clk_divided"
            ]
          },
          "variable_bitshift_in_0_trunc_out_1": {
            "ports": [
              "variable_bitshift_in_0/trunc_out_1",
              "demod_1f_i"
            ]
          },
          "variable_bitshift_in_0_trunc_out_2": {
            "ports": [
              "variable_bitshift_in_0/trunc_out_2",
              "demod_1f_q"
            ]
          },
          "variable_bitshift_in_0_trunc_out_3": {
            "ports": [
              "variable_bitshift_in_0/trunc_out_3",
              "demod_2f_i"
            ]
          },
          "variable_bitshift_in_0_trunc_out_4": {
            "ports": [
              "variable_bitshift_in_0/trunc_out_4",
              "demod_2f_q"
            ]
          },
          "xlslice_0_Dout": {
            "ports": [
              "xlslice_0/Dout",
              "c_counter_binary_2/CLK"
            ]
          },
          "xlslice_1_Dout": {
            "ports": [
              "clk_wiz_1/clk_out1",
              "filter2_clock",
              "c_counter_binary_0/CLK",
              "lpf2_interleaved4_1/clk",
              "variable_bitshift_in_0/clk"
            ]
          }
        }
      },
      "adc_channel_1": {
        "vlnv": "xilinx.com:module_ref:adc_register_convert:1.0",
        "xci_name": "system_adc_register_convert_0_1",
        "xci_path": "ip/system_adc_register_convert_0_1/system_adc_register_convert_0_1.xci",
        "inst_hier_path": "adc_channel_1",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "adc_register_convert",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "S_AXIS_IN": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "FREQ_HZ": {
                "value": "125000000",
                "value_src": "constant"
              },
              "TDATA_NUM_BYTES": {
                "value": "4",
                "value_src": "auto"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "0",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "S_AXIS_IN_tdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "TVALID": {
                "physical_name": "S_AXIS_IN_tvalid",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "adc_out": {
            "direction": "O",
            "left": "13",
            "right": "0",
            "parameters": {
              "LAYERED_METADATA": {
                "value": [
                  "xilinx.com:interface:datatypes:1.0 {",
                  "DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum",
                  "{} maximum {}} value 28} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type generated dependency signed format",
                  "bool minimum {} maximum {}} value TRUE}}}} DATA_WIDTH 28",
                  "}"
                ],
                "value_src": "ip_prop"
              }
            }
          }
        }
      },
      "adc_channel_2": {
        "vlnv": "xilinx.com:module_ref:adc_register_convert:1.0",
        "xci_name": "system_adc_channel_1_0",
        "xci_path": "ip/system_adc_channel_1_0/system_adc_channel_1_0.xci",
        "inst_hier_path": "adc_channel_2",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "adc_register_convert",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "S_AXIS_IN": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "FREQ_HZ": {
                "value": "125000000",
                "value_src": "constant"
              },
              "TDATA_NUM_BYTES": {
                "value": "4",
                "value_src": "auto"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "0",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "S_AXIS_IN_tdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "TVALID": {
                "physical_name": "S_AXIS_IN_tvalid",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "adc_out": {
            "direction": "O",
            "left": "13",
            "right": "0",
            "parameters": {
              "LAYERED_METADATA": {
                "value": [
                  "xilinx.com:interface:datatypes:1.0 {",
                  "DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum",
                  "{} maximum {}} value 28} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type generated dependency signed format",
                  "bool minimum {} maximum {}} value TRUE}}}} DATA_WIDTH 28",
                  "}"
                ],
                "value_src": "ip_prop"
              }
            }
          }
        }
      },
      "reference_oscillators": {
        "ports": {
          "freq_in": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "aclk": {
            "type": "clk",
            "direction": "I"
          },
          "sin_1f": {
            "direction": "O",
            "left": "13",
            "right": "0"
          },
          "cos_1f": {
            "direction": "O",
            "left": "13",
            "right": "0"
          },
          "cos_2f": {
            "direction": "O",
            "left": "13",
            "right": "0"
          },
          "sin_2f": {
            "direction": "O",
            "left": "13",
            "right": "0"
          }
        },
        "components": {
          "mult_gen_0": {
            "vlnv": "xilinx.com:ip:mult_gen:12.0",
            "xci_name": "system_mult_gen_0_0",
            "xci_path": "ip/system_mult_gen_0_0/system_mult_gen_0_0.xci",
            "inst_hier_path": "reference_oscillators/mult_gen_0",
            "parameters": {
              "ConstValue": {
                "value": "2"
              },
              "MultType": {
                "value": "Constant_Coefficient_Multiplier"
              },
              "OutputWidthHigh": {
                "value": "15"
              },
              "PortAType": {
                "value": "Unsigned"
              },
              "PortAWidth": {
                "value": "16"
              },
              "Use_Custom_Output_Width": {
                "value": "true"
              }
            }
          },
          "xlconcat_0": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "system_xlconcat_0_1",
            "xci_path": "ip/system_xlconcat_0_1/system_xlconcat_0_1.xci",
            "inst_hier_path": "reference_oscillators/xlconcat_0",
            "parameters": {
              "IN0_WIDTH": {
                "value": "16"
              },
              "IN1_WIDTH": {
                "value": "16"
              }
            }
          },
          "axis_constant_0": {
            "vlnv": "pavel-demin:user:axis_constant:1.0",
            "xci_name": "system_axis_constant_0_0",
            "xci_path": "ip/system_axis_constant_0_0/system_axis_constant_0_0.xci",
            "inst_hier_path": "reference_oscillators/axis_constant_0"
          },
          "xlconcat_2": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "system_xlconcat_0_2",
            "xci_path": "ip/system_xlconcat_0_2/system_xlconcat_0_2.xci",
            "inst_hier_path": "reference_oscillators/xlconcat_2",
            "parameters": {
              "IN0_WIDTH": {
                "value": "16"
              },
              "IN1_WIDTH": {
                "value": "16"
              }
            }
          },
          "axis_constant_2": {
            "vlnv": "pavel-demin:user:axis_constant:1.0",
            "xci_name": "system_axis_constant_0_1",
            "xci_path": "ip/system_axis_constant_0_1/system_axis_constant_0_1.xci",
            "inst_hier_path": "reference_oscillators/axis_constant_2"
          },
          "sin_cos_convert_0": {
            "vlnv": "xilinx.com:module_ref:sin_cos_convert:1.0",
            "xci_name": "system_sin_cos_convert_0_0",
            "xci_path": "ip/system_sin_cos_convert_0_0/system_sin_cos_convert_0_0.xci",
            "inst_hier_path": "reference_oscillators/sin_cos_convert_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "sin_cos_convert",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "S_AXIS_IN": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "constant"
                  },
                  "TDATA_NUM_BYTES": {
                    "value": "4",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "LAYERED_METADATA": {
                    "value": [
                      "xilinx.com:interface:datatypes:1.0 {",
                      "TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {}",
                      "maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string",
                      "minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride",
                      "format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic",
                      "dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cosine {name {attribs",
                      "{resolve_type immediate dependency {} format string minimum {} maximum {}} value cosine} enabled {attribs {resolve_type generated dependency cosine_enabled format bool minimum {} maximum {}} value",
                      "true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cosine_width format long minimum",
                      "{} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency",
                      "cosine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_sine {name {attribs",
                      "{resolve_type immediate dependency {} format string minimum {} maximum {}} value sine} enabled {attribs {resolve_type generated dependency sine_enabled format bool minimum {} maximum {}} value true}",
                      "datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency sine_width format long minimum {}",
                      "maximum {}} value 14} bitoffset {attribs {resolve_type generated dependency sine_offset format long minimum {} maximum {}} value 16} real {fixed {fractwidth {attribs {resolve_type generated dependency",
                      "sine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}} TDATA_WIDTH 32 TUSER",
                      "{datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}}",
                      "value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_chanid {name {attribs {resolve_type immediate dependency {} format string",
                      "minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate",
                      "dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_width format long minimum {} maximum {}} value 0} bitoffset {attribs",
                      "{resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}",
                      "field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {}",
                      "maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_width",
                      "format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0",
                      "}"
                    ],
                    "value_src": "ip_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "S_AXIS_IN_tdata",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "S_AXIS_IN_tvalid",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "sin_out": {
                "direction": "O",
                "left": "13",
                "right": "0",
                "parameters": {
                  "LAYERED_METADATA": {
                    "value": [
                      "xilinx.com:interface:datatypes:1.0 {",
                      "DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum",
                      "{} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type generated dependency signed format",
                      "bool minimum {} maximum {}} value TRUE}}}} DATA_WIDTH 14",
                      "}"
                    ],
                    "value_src": "ip_prop"
                  },
                  "PortType": {
                    "value": "data",
                    "value_src": "ip_prop"
                  },
                  "PortType.PROP_SRC": {
                    "value": "false",
                    "value_src": "ip_prop"
                  }
                }
              },
              "cos_out": {
                "direction": "O",
                "left": "13",
                "right": "0",
                "parameters": {
                  "LAYERED_METADATA": {
                    "value": [
                      "xilinx.com:interface:datatypes:1.0 {",
                      "DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum",
                      "{} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type generated dependency signed format",
                      "bool minimum {} maximum {}} value TRUE}}}} DATA_WIDTH 14",
                      "}"
                    ],
                    "value_src": "ip_prop"
                  },
                  "PortType": {
                    "value": "data",
                    "value_src": "ip_prop"
                  },
                  "PortType.PROP_SRC": {
                    "value": "false",
                    "value_src": "ip_prop"
                  }
                }
              }
            }
          },
          "dds_compiler_0": {
            "vlnv": "xilinx.com:ip:dds_compiler:6.0",
            "xci_name": "system_dds_compiler_0_1",
            "xci_path": "ip/system_dds_compiler_0_1/system_dds_compiler_0_1.xci",
            "inst_hier_path": "reference_oscillators/dds_compiler_0",
            "parameters": {
              "DATA_Has_TLAST": {
                "value": "Not_Required"
              },
              "DDS_Clock_Rate": {
                "value": "125"
              },
              "Frequency_Resolution": {
                "value": "0.4"
              },
              "Has_Phase_Out": {
                "value": "false"
              },
              "Latency": {
                "value": "9"
              },
              "M_DATA_Has_TUSER": {
                "value": "Not_Required"
              },
              "Noise_Shaping": {
                "value": "Phase_Dithering"
              },
              "Output_Frequency1": {
                "value": "0"
              },
              "Output_Width": {
                "value": "14"
              },
              "PINC1": {
                "value": "0"
              },
              "Parameter_Entry": {
                "value": "Hardware_Parameters"
              },
              "Phase_Increment": {
                "value": "Streaming"
              },
              "Phase_Width": {
                "value": "16"
              },
              "Phase_offset": {
                "value": "Streaming"
              },
              "S_PHASE_Has_TUSER": {
                "value": "Not_Required"
              }
            }
          },
          "dds_compiler_1": {
            "vlnv": "xilinx.com:ip:dds_compiler:6.0",
            "xci_name": "system_dds_compiler_0_2",
            "xci_path": "ip/system_dds_compiler_0_2/system_dds_compiler_0_2.xci",
            "inst_hier_path": "reference_oscillators/dds_compiler_1",
            "parameters": {
              "DATA_Has_TLAST": {
                "value": "Not_Required"
              },
              "DDS_Clock_Rate": {
                "value": "125"
              },
              "Frequency_Resolution": {
                "value": "0.4"
              },
              "Has_Phase_Out": {
                "value": "false"
              },
              "Latency": {
                "value": "9"
              },
              "M_DATA_Has_TUSER": {
                "value": "Not_Required"
              },
              "Noise_Shaping": {
                "value": "Phase_Dithering"
              },
              "Output_Frequency1": {
                "value": "0"
              },
              "Output_Width": {
                "value": "14"
              },
              "PINC1": {
                "value": "0"
              },
              "Parameter_Entry": {
                "value": "Hardware_Parameters"
              },
              "Phase_Increment": {
                "value": "Streaming"
              },
              "Phase_Width": {
                "value": "16"
              },
              "Phase_offset": {
                "value": "Streaming"
              },
              "S_PHASE_Has_TUSER": {
                "value": "Not_Required"
              }
            }
          },
          "sin_cos_convert_1": {
            "vlnv": "xilinx.com:module_ref:sin_cos_convert:1.0",
            "xci_name": "system_sin_cos_convert_0_1",
            "xci_path": "ip/system_sin_cos_convert_0_1/system_sin_cos_convert_0_1.xci",
            "inst_hier_path": "reference_oscillators/sin_cos_convert_1",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "sin_cos_convert",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "S_AXIS_IN": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "constant"
                  },
                  "TDATA_NUM_BYTES": {
                    "value": "4",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "LAYERED_METADATA": {
                    "value": [
                      "xilinx.com:interface:datatypes:1.0 {",
                      "TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {}",
                      "maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string",
                      "minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride",
                      "format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic",
                      "dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cosine {name {attribs",
                      "{resolve_type immediate dependency {} format string minimum {} maximum {}} value cosine} enabled {attribs {resolve_type generated dependency cosine_enabled format bool minimum {} maximum {}} value",
                      "true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cosine_width format long minimum",
                      "{} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency",
                      "cosine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_sine {name {attribs",
                      "{resolve_type immediate dependency {} format string minimum {} maximum {}} value sine} enabled {attribs {resolve_type generated dependency sine_enabled format bool minimum {} maximum {}} value true}",
                      "datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency sine_width format long minimum {}",
                      "maximum {}} value 14} bitoffset {attribs {resolve_type generated dependency sine_offset format long minimum {} maximum {}} value 16} real {fixed {fractwidth {attribs {resolve_type generated dependency",
                      "sine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}} TDATA_WIDTH 32 TUSER",
                      "{datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}}",
                      "value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_chanid {name {attribs {resolve_type immediate dependency {} format string",
                      "minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate",
                      "dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_width format long minimum {} maximum {}} value 0} bitoffset {attribs",
                      "{resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}",
                      "field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {}",
                      "maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_width",
                      "format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0",
                      "}"
                    ],
                    "value_src": "ip_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "S_AXIS_IN_tdata",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "S_AXIS_IN_tvalid",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "sin_out": {
                "direction": "O",
                "left": "13",
                "right": "0",
                "parameters": {
                  "LAYERED_METADATA": {
                    "value": [
                      "xilinx.com:interface:datatypes:1.0 {",
                      "DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum",
                      "{} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type generated dependency signed format",
                      "bool minimum {} maximum {}} value TRUE}}}} DATA_WIDTH 14",
                      "}"
                    ],
                    "value_src": "ip_prop"
                  },
                  "PortType": {
                    "value": "data",
                    "value_src": "ip_prop"
                  },
                  "PortType.PROP_SRC": {
                    "value": "false",
                    "value_src": "ip_prop"
                  }
                }
              },
              "cos_out": {
                "direction": "O",
                "left": "13",
                "right": "0"
              }
            }
          }
        },
        "interface_nets": {
          "axis_constant_0_M_AXIS": {
            "interface_ports": [
              "axis_constant_0/M_AXIS",
              "dds_compiler_0/S_AXIS_PHASE"
            ]
          },
          "axis_constant_2_M_AXIS": {
            "interface_ports": [
              "axis_constant_2/M_AXIS",
              "dds_compiler_1/S_AXIS_PHASE"
            ]
          },
          "dds_compiler_0_M_AXIS_DATA": {
            "interface_ports": [
              "sin_cos_convert_0/S_AXIS_IN",
              "dds_compiler_0/M_AXIS_DATA"
            ]
          },
          "dds_compiler_1_M_AXIS_DATA": {
            "interface_ports": [
              "sin_cos_convert_1/S_AXIS_IN",
              "dds_compiler_1/M_AXIS_DATA"
            ]
          }
        },
        "nets": {
          "axis_red_pitaya_adc_0_adc_clk": {
            "ports": [
              "aclk",
              "dds_compiler_0/aclk",
              "dds_compiler_1/aclk",
              "axis_constant_2/aclk",
              "axis_constant_0/aclk"
            ]
          },
          "config_bit_Dout": {
            "ports": [
              "freq_in",
              "xlconcat_0/In0",
              "mult_gen_0/A"
            ]
          },
          "mult_gen_0_P": {
            "ports": [
              "mult_gen_0/P",
              "xlconcat_2/In0"
            ]
          },
          "sin_cos_convert_0_cos_out": {
            "ports": [
              "sin_cos_convert_0/cos_out",
              "cos_1f"
            ]
          },
          "sin_cos_convert_0_sin_out": {
            "ports": [
              "sin_cos_convert_0/sin_out",
              "sin_1f"
            ]
          },
          "sin_cos_convert_1_cos_out": {
            "ports": [
              "sin_cos_convert_1/cos_out",
              "cos_2f"
            ]
          },
          "sin_cos_convert_1_sin_out": {
            "ports": [
              "sin_cos_convert_1/sin_out",
              "sin_2f"
            ]
          },
          "xlconcat_0_dout": {
            "ports": [
              "xlconcat_0/dout",
              "axis_constant_0/cfg_data"
            ]
          },
          "xlconcat_2_dout": {
            "ports": [
              "xlconcat_2/dout",
              "axis_constant_2/cfg_data"
            ]
          }
        }
      },
      "demod_ch2": {
        "ports": {
          "aclk": {
            "type": "clk",
            "direction": "I"
          },
          "demod_1f_i": {
            "direction": "O",
            "left": "13",
            "right": "0"
          },
          "bit_select": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "filter_clk": {
            "type": "clk",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "demod_1f_q": {
            "direction": "O",
            "left": "13",
            "right": "0"
          },
          "demod_2f_i": {
            "direction": "O",
            "left": "13",
            "right": "0"
          },
          "demod_2f_q": {
            "direction": "O",
            "left": "13",
            "right": "0"
          },
          "analog_data_1": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "osc_1f_i": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "osc_1f_q": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "osc_2f_i": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "osc_2f_q": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "sel": {
            "type": "data",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "sel1": {
            "type": "data",
            "direction": "I",
            "left": "1",
            "right": "0"
          }
        },
        "components": {
          "multiplier_3stage_2": {
            "vlnv": "xilinx.com:module_ref:multiplier_3stage:1.0",
            "xci_name": "system_multiplier_3stage_2_0",
            "xci_path": "ip/system_multiplier_3stage_2_0/system_multiplier_3stage_2_0.xci",
            "inst_hier_path": "demod_ch2/multiplier_3stage_2",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "multiplier_3stage",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "const_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "system_axis_red_pitaya_adc_0_0_adc_clk",
                    "value_src": "default_prop"
                  }
                }
              },
              "a": {
                "direction": "I",
                "left": "13",
                "right": "0",
                "parameters": {
                  "LAYERED_METADATA": {
                    "value": [
                      "xilinx.com:interface:datatypes:1.0 {",
                      "DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum",
                      "{} maximum {}} value 28} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type generated dependency signed format",
                      "bool minimum {} maximum {}} value TRUE}}}} DATA_WIDTH 28",
                      "}"
                    ],
                    "value_src": "ip_prop"
                  }
                }
              },
              "b": {
                "direction": "I",
                "left": "13",
                "right": "0",
                "parameters": {
                  "LAYERED_METADATA": {
                    "value": [
                      "xilinx.com:interface:datatypes:1.0 {",
                      "DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum",
                      "{} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type generated dependency signed format",
                      "bool minimum {} maximum {}} value TRUE}}}} DATA_WIDTH 14",
                      "}"
                    ],
                    "value_src": "ip_prop"
                  },
                  "PortType": {
                    "value": "data",
                    "value_src": "ip_prop"
                  },
                  "PortType.PROP_SRC": {
                    "value": "false",
                    "value_src": "ip_prop"
                  }
                }
              },
              "product": {
                "direction": "O",
                "left": "27",
                "right": "0"
              }
            }
          },
          "multiplier_3stage_3": {
            "vlnv": "xilinx.com:module_ref:multiplier_3stage:1.0",
            "xci_name": "system_multiplier_3stage_2_1",
            "xci_path": "ip/system_multiplier_3stage_2_1/system_multiplier_3stage_2_1.xci",
            "inst_hier_path": "demod_ch2/multiplier_3stage_3",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "multiplier_3stage",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "const_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "system_axis_red_pitaya_adc_0_0_adc_clk",
                    "value_src": "default_prop"
                  }
                }
              },
              "a": {
                "direction": "I",
                "left": "13",
                "right": "0",
                "parameters": {
                  "LAYERED_METADATA": {
                    "value": [
                      "xilinx.com:interface:datatypes:1.0 {",
                      "DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum",
                      "{} maximum {}} value 28} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type generated dependency signed format",
                      "bool minimum {} maximum {}} value TRUE}}}} DATA_WIDTH 28",
                      "}"
                    ],
                    "value_src": "ip_prop"
                  }
                }
              },
              "b": {
                "direction": "I",
                "left": "13",
                "right": "0",
                "parameters": {
                  "LAYERED_METADATA": {
                    "value": [
                      "xilinx.com:interface:datatypes:1.0 {",
                      "DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum",
                      "{} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type generated dependency signed format",
                      "bool minimum {} maximum {}} value TRUE}}}} DATA_WIDTH 14",
                      "}"
                    ],
                    "value_src": "ip_prop"
                  },
                  "PortType": {
                    "value": "data",
                    "value_src": "ip_prop"
                  },
                  "PortType.PROP_SRC": {
                    "value": "false",
                    "value_src": "ip_prop"
                  }
                }
              },
              "product": {
                "direction": "O",
                "left": "27",
                "right": "0"
              }
            }
          },
          "multiplier_3stage_4": {
            "vlnv": "xilinx.com:module_ref:multiplier_3stage:1.0",
            "xci_name": "system_multiplier_3stage_3_0",
            "xci_path": "ip/system_multiplier_3stage_3_0/system_multiplier_3stage_3_0.xci",
            "inst_hier_path": "demod_ch2/multiplier_3stage_4",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "multiplier_3stage",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "const_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "system_axis_red_pitaya_adc_0_0_adc_clk",
                    "value_src": "default_prop"
                  }
                }
              },
              "a": {
                "direction": "I",
                "left": "13",
                "right": "0",
                "parameters": {
                  "LAYERED_METADATA": {
                    "value": [
                      "xilinx.com:interface:datatypes:1.0 {",
                      "DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum",
                      "{} maximum {}} value 28} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type generated dependency signed format",
                      "bool minimum {} maximum {}} value TRUE}}}} DATA_WIDTH 28",
                      "}"
                    ],
                    "value_src": "ip_prop"
                  }
                }
              },
              "b": {
                "direction": "I",
                "left": "13",
                "right": "0",
                "parameters": {
                  "LAYERED_METADATA": {
                    "value": [
                      "xilinx.com:interface:datatypes:1.0 {",
                      "DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum",
                      "{} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type generated dependency signed format",
                      "bool minimum {} maximum {}} value TRUE}}}} DATA_WIDTH 14",
                      "}"
                    ],
                    "value_src": "ip_prop"
                  },
                  "PortType": {
                    "value": "data",
                    "value_src": "ip_prop"
                  },
                  "PortType.PROP_SRC": {
                    "value": "false",
                    "value_src": "ip_prop"
                  }
                }
              },
              "product": {
                "direction": "O",
                "left": "27",
                "right": "0"
              }
            }
          },
          "multiplier_3stage_5": {
            "vlnv": "xilinx.com:module_ref:multiplier_3stage:1.0",
            "xci_name": "system_multiplier_3stage_4_0",
            "xci_path": "ip/system_multiplier_3stage_4_0/system_multiplier_3stage_4_0.xci",
            "inst_hier_path": "demod_ch2/multiplier_3stage_5",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "multiplier_3stage",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "const_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "system_axis_red_pitaya_adc_0_0_adc_clk",
                    "value_src": "default_prop"
                  }
                }
              },
              "a": {
                "direction": "I",
                "left": "13",
                "right": "0",
                "parameters": {
                  "LAYERED_METADATA": {
                    "value": [
                      "xilinx.com:interface:datatypes:1.0 {",
                      "DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum",
                      "{} maximum {}} value 28} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type generated dependency signed format",
                      "bool minimum {} maximum {}} value TRUE}}}} DATA_WIDTH 28",
                      "}"
                    ],
                    "value_src": "ip_prop"
                  }
                }
              },
              "b": {
                "direction": "I",
                "left": "13",
                "right": "0"
              },
              "product": {
                "direction": "O",
                "left": "27",
                "right": "0"
              }
            }
          },
          "lpf2_interleaved4_0": {
            "vlnv": "xilinx.com:module_ref:lpf2_interleaved4:1.0",
            "xci_name": "system_lpf2_interleaved4_0_2",
            "xci_path": "ip/system_lpf2_interleaved4_0_2/system_lpf2_interleaved4_0_2.xci",
            "inst_hier_path": "demod_ch2/lpf2_interleaved4_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "lpf2_interleaved4",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "const_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "system_axis_red_pitaya_adc_0_0_adc_clk",
                    "value_src": "default_prop"
                  }
                }
              },
              "sel": {
                "direction": "I",
                "left": "1",
                "right": "0",
                "parameters": {
                  "LAYERED_METADATA": {
                    "value": [
                      "xilinx.com:interface:datatypes:1.0 {",
                      "DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum",
                      "{} maximum {}} value 2} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool",
                      "minimum {} maximum {}} value false}}}} DATA_WIDTH 2",
                      "}"
                    ],
                    "value_src": "ip_prop"
                  }
                }
              },
              "data1": {
                "direction": "I",
                "left": "27",
                "right": "0"
              },
              "data2": {
                "direction": "I",
                "left": "27",
                "right": "0"
              },
              "data3": {
                "direction": "I",
                "left": "27",
                "right": "0"
              },
              "data4": {
                "direction": "I",
                "left": "27",
                "right": "0"
              },
              "filter1_out": {
                "direction": "O",
                "left": "27",
                "right": "0"
              },
              "filter2_out": {
                "direction": "O",
                "left": "27",
                "right": "0"
              },
              "filter3_out": {
                "direction": "O",
                "left": "27",
                "right": "0"
              },
              "filter4_out": {
                "direction": "O",
                "left": "27",
                "right": "0"
              }
            }
          },
          "lpf2_interleaved4_1": {
            "vlnv": "xilinx.com:module_ref:lpf2_interleaved4:1.0",
            "xci_name": "system_lpf2_interleaved4_0_3",
            "xci_path": "ip/system_lpf2_interleaved4_0_3/system_lpf2_interleaved4_0_3.xci",
            "inst_hier_path": "demod_ch2/lpf2_interleaved4_1",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "lpf2_interleaved4",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "7812500",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "/demod_ch1/clk_wiz_1_clk_out1",
                    "value_src": "ip_prop"
                  }
                }
              },
              "sel": {
                "direction": "I",
                "left": "1",
                "right": "0",
                "parameters": {
                  "LAYERED_METADATA": {
                    "value": [
                      "xilinx.com:interface:datatypes:1.0 {",
                      "DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum",
                      "{} maximum {}} value 2} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool",
                      "minimum {} maximum {}} value false}}}} DATA_WIDTH 2",
                      "}"
                    ],
                    "value_src": "ip_prop"
                  }
                }
              },
              "data1": {
                "direction": "I",
                "left": "27",
                "right": "0"
              },
              "data2": {
                "direction": "I",
                "left": "27",
                "right": "0"
              },
              "data3": {
                "direction": "I",
                "left": "27",
                "right": "0"
              },
              "data4": {
                "direction": "I",
                "left": "27",
                "right": "0"
              },
              "filter1_out": {
                "direction": "O",
                "left": "27",
                "right": "0"
              },
              "filter2_out": {
                "direction": "O",
                "left": "27",
                "right": "0"
              },
              "filter3_out": {
                "direction": "O",
                "left": "27",
                "right": "0"
              },
              "filter4_out": {
                "direction": "O",
                "left": "27",
                "right": "0"
              }
            }
          },
          "variable_bitshift_in_0": {
            "vlnv": "xilinx.com:module_ref:variable_bitshift_interleaved:1.0",
            "xci_name": "system_variable_bitshift_in_0_3",
            "xci_path": "ip/system_variable_bitshift_in_0_3/system_variable_bitshift_in_0_3.xci",
            "inst_hier_path": "demod_ch2/variable_bitshift_in_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "variable_bitshift_interleaved",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "7812500",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "/demod_ch1/clk_wiz_1_clk_out1",
                    "value_src": "ip_prop"
                  }
                }
              },
              "bit_select": {
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "reg_in_1": {
                "direction": "I",
                "left": "27",
                "right": "0"
              },
              "reg_in_2": {
                "direction": "I",
                "left": "27",
                "right": "0"
              },
              "reg_in_3": {
                "direction": "I",
                "left": "27",
                "right": "0"
              },
              "reg_in_4": {
                "direction": "I",
                "left": "27",
                "right": "0"
              },
              "trunc_out_1": {
                "direction": "O",
                "left": "13",
                "right": "0"
              },
              "trunc_out_2": {
                "direction": "O",
                "left": "13",
                "right": "0"
              },
              "trunc_out_3": {
                "direction": "O",
                "left": "13",
                "right": "0"
              },
              "trunc_out_4": {
                "direction": "O",
                "left": "13",
                "right": "0"
              }
            }
          }
        },
        "nets": {
          "aclk_1": {
            "ports": [
              "aclk",
              "multiplier_3stage_2/clk",
              "multiplier_3stage_3/clk",
              "multiplier_3stage_4/clk",
              "multiplier_3stage_5/clk",
              "lpf2_interleaved4_0/clk"
            ]
          },
          "analog_data_1_1": {
            "ports": [
              "analog_data_1",
              "multiplier_3stage_2/a",
              "multiplier_3stage_4/a",
              "multiplier_3stage_3/a",
              "multiplier_3stage_5/a"
            ]
          },
          "b1_1": {
            "ports": [
              "osc_1f_q",
              "multiplier_3stage_3/b"
            ]
          },
          "b2_1": {
            "ports": [
              "osc_2f_i",
              "multiplier_3stage_4/b"
            ]
          },
          "b3_1": {
            "ports": [
              "osc_2f_q",
              "multiplier_3stage_5/b"
            ]
          },
          "b_1": {
            "ports": [
              "osc_1f_i",
              "multiplier_3stage_2/b"
            ]
          },
          "bit_select_1": {
            "ports": [
              "bit_select",
              "variable_bitshift_in_0/bit_select"
            ]
          },
          "filter_clk_1": {
            "ports": [
              "filter_clk",
              "lpf2_interleaved4_1/clk",
              "variable_bitshift_in_0/clk"
            ]
          },
          "lpf2_interleaved4_0_filter1_out": {
            "ports": [
              "lpf2_interleaved4_0/filter1_out",
              "lpf2_interleaved4_1/data1"
            ]
          },
          "lpf2_interleaved4_0_filter2_out": {
            "ports": [
              "lpf2_interleaved4_0/filter2_out",
              "lpf2_interleaved4_1/data2"
            ]
          },
          "lpf2_interleaved4_0_filter3_out": {
            "ports": [
              "lpf2_interleaved4_0/filter3_out",
              "lpf2_interleaved4_1/data3"
            ]
          },
          "lpf2_interleaved4_0_filter4_out": {
            "ports": [
              "lpf2_interleaved4_0/filter4_out",
              "lpf2_interleaved4_1/data4"
            ]
          },
          "lpf2_interleaved4_1_filter1_out": {
            "ports": [
              "lpf2_interleaved4_1/filter1_out",
              "variable_bitshift_in_0/reg_in_1"
            ]
          },
          "lpf2_interleaved4_1_filter2_out": {
            "ports": [
              "lpf2_interleaved4_1/filter2_out",
              "variable_bitshift_in_0/reg_in_2"
            ]
          },
          "lpf2_interleaved4_1_filter3_out": {
            "ports": [
              "lpf2_interleaved4_1/filter3_out",
              "variable_bitshift_in_0/reg_in_3"
            ]
          },
          "lpf2_interleaved4_1_filter4_out": {
            "ports": [
              "lpf2_interleaved4_1/filter4_out",
              "variable_bitshift_in_0/reg_in_4"
            ]
          },
          "multiplier_3stage_2_product": {
            "ports": [
              "multiplier_3stage_2/product",
              "lpf2_interleaved4_0/data1"
            ]
          },
          "multiplier_3stage_3_product": {
            "ports": [
              "multiplier_3stage_3/product",
              "lpf2_interleaved4_0/data2"
            ]
          },
          "multiplier_3stage_4_product": {
            "ports": [
              "multiplier_3stage_4/product",
              "lpf2_interleaved4_0/data3"
            ]
          },
          "multiplier_3stage_5_product": {
            "ports": [
              "multiplier_3stage_5/product",
              "lpf2_interleaved4_0/data4"
            ]
          },
          "sel1_1": {
            "ports": [
              "sel1",
              "lpf2_interleaved4_1/sel"
            ]
          },
          "sel_1": {
            "ports": [
              "sel",
              "lpf2_interleaved4_0/sel"
            ]
          },
          "variable_bitshift_in_0_trunc_out_1": {
            "ports": [
              "variable_bitshift_in_0/trunc_out_1",
              "demod_1f_i"
            ]
          },
          "variable_bitshift_in_0_trunc_out_2": {
            "ports": [
              "variable_bitshift_in_0/trunc_out_2",
              "demod_1f_q"
            ]
          },
          "variable_bitshift_in_0_trunc_out_3": {
            "ports": [
              "variable_bitshift_in_0/trunc_out_3",
              "demod_2f_i"
            ]
          },
          "variable_bitshift_in_0_trunc_out_4": {
            "ports": [
              "variable_bitshift_in_0/trunc_out_4",
              "demod_2f_q"
            ]
          }
        }
      },
      "ramp_generator_0": {
        "vlnv": "xilinx.com:module_ref:ramp_generator:1.0",
        "xci_name": "system_ramp_generator_0_0",
        "xci_path": "ip/system_ramp_generator_0_0/system_ramp_generator_0_0.xci",
        "inst_hier_path": "ramp_generator_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "ramp_generator",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "125000000",
                "value_src": "const_prop"
              },
              "CLK_DOMAIN": {
                "value": "system_axis_red_pitaya_adc_0_0_adc_clk",
                "value_src": "default_prop"
              }
            }
          },
          "meas_start": {
            "direction": "I"
          },
          "ramp_per": {
            "direction": "I",
            "left": "3",
            "right": "0",
            "parameters": {
              "PortType": {
                "value": "undef",
                "value_src": "ip_prop"
              },
              "PortType.PROP_SRC": {
                "value": "false",
                "value_src": "ip_prop"
              }
            }
          },
          "ramp_out": {
            "direction": "O",
            "left": "13",
            "right": "0"
          },
          "done": {
            "direction": "O"
          }
        }
      },
      "c_shift_ram_0": {
        "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
        "xci_name": "system_c_shift_ram_0_0",
        "xci_path": "ip/system_c_shift_ram_0_0/system_c_shift_ram_0_0.xci",
        "inst_hier_path": "c_shift_ram_0",
        "parameters": {
          "Depth": {
            "value": "1"
          },
          "Width": {
            "value": "128"
          }
        }
      }
    },
    "interface_nets": {
      "DataAcquisition_M_AXIS_PORT1": {
        "interface_ports": [
          "adc_channel_1/S_AXIS_IN",
          "DataAcquisition/M_AXIS_PORT1"
        ]
      },
      "DataAcquisition_M_AXIS_PORT2": {
        "interface_ports": [
          "adc_channel_2/S_AXIS_IN",
          "DataAcquisition/M_AXIS_PORT2"
        ]
      },
      "GPIO_2_gpio_rtl_0": {
        "interface_ports": [
          "gpio_rtl_0",
          "GPIO_2/gpio_rtl_0"
        ]
      },
      "GPIO_3_gpio_rtl_1": {
        "interface_ports": [
          "gpio_rtl_1",
          "GPIO_3/gpio_rtl_1"
        ]
      },
      "PS7_M01_AXI": {
        "interface_ports": [
          "PS7/M01_AXI",
          "axi_bram_reader_0/S_AXI"
        ]
      },
      "PS7_M02_AXI": {
        "interface_ports": [
          "GPIO_2/S_AXI",
          "PS7/M02_AXI"
        ]
      },
      "PS7_M03_AXI": {
        "interface_ports": [
          "GPIO_3/S_AXI",
          "PS7/M03_AXI"
        ]
      },
      "axis_constant_1_M_AXIS": {
        "interface_ports": [
          "axis_constant_1/M_AXIS",
          "axis_red_pitaya_dac_0/S_AXIS"
        ]
      },
      "processing_system7_0_DDR": {
        "interface_ports": [
          "DDR",
          "PS7/DDR"
        ]
      },
      "processing_system7_0_FIXED_IO": {
        "interface_ports": [
          "FIXED_IO",
          "PS7/FIXED_IO"
        ]
      },
      "ps7_0_axi_periph_M00_AXI": {
        "interface_ports": [
          "PS7/M00_AXI",
          "GPIO/S_AXI"
        ]
      }
    },
    "nets": {
      "GPIO_2_Dout": {
        "ports": [
          "GPIO_2/mem_offs",
          "memory_offset/B"
        ]
      },
      "GPIO_2_led_o": {
        "ports": [
          "GPIO_2/led_o",
          "led_o"
        ]
      },
      "GPIO_3_shift_1": {
        "ports": [
          "GPIO_3/shift_1",
          "demod_ch1/bit_select"
        ]
      },
      "GPIO_3_shift_2": {
        "ports": [
          "GPIO_3/shift_2",
          "demod_ch2/bit_select"
        ]
      },
      "GPIO_gpio_io_o": {
        "ports": [
          "GPIO/gpio_io_o",
          "config_bit/Din"
        ]
      },
      "In0_1": {
        "ports": [
          "demod_ch1/demod_1f_i",
          "stoopid_data/In0"
        ]
      },
      "In12_1": {
        "ports": [
          "demod_ch2/demod_2f_i",
          "stoopid_data/In12"
        ]
      },
      "In14_1": {
        "ports": [
          "demod_ch2/demod_2f_q",
          "stoopid_data/In14"
        ]
      },
      "In2_1": {
        "ports": [
          "demod_ch1/demod_1f_q",
          "stoopid_data/In2"
        ]
      },
      "In4_1": {
        "ports": [
          "demod_ch1/demod_2f_i",
          "stoopid_data/In4"
        ]
      },
      "In6_1": {
        "ports": [
          "demod_ch1/demod_2f_q",
          "stoopid_data/In6"
        ]
      },
      "In8_1": {
        "ports": [
          "demod_ch2/demod_1f_q",
          "stoopid_data/In8"
        ]
      },
      "In9_1": {
        "ports": [
          "demod_ch2/demod_1f_i",
          "stoopid_data/In9"
        ]
      },
      "adc_clk_n_i_1": {
        "ports": [
          "adc_clk_n_i",
          "DataAcquisition/adc_clk_n_i"
        ]
      },
      "adc_clk_p_i_1": {
        "ports": [
          "adc_clk_p_i",
          "DataAcquisition/adc_clk_p_i"
        ]
      },
      "adc_dat_a_i_1": {
        "ports": [
          "adc_dat_a_i",
          "DataAcquisition/adc_dat_a_i"
        ]
      },
      "adc_dat_b_i_1": {
        "ports": [
          "adc_dat_b_i",
          "DataAcquisition/adc_dat_b_i"
        ]
      },
      "analog_block_memory_0_bram_porta_addr": {
        "ports": [
          "analog_block_memory_0/bram_porta_addr",
          "blk_mem_gen_0/addra"
        ]
      },
      "analog_block_memory_0_bram_porta_clk": {
        "ports": [
          "analog_block_memory_0/bram_porta_clk",
          "blk_mem_gen_0/clka"
        ]
      },
      "analog_block_memory_0_bram_porta_we": {
        "ports": [
          "analog_block_memory_0/bram_porta_we",
          "blk_mem_gen_0/wea"
        ]
      },
      "analog_block_memory_0_bram_porta_wrdata": {
        "ports": [
          "analog_block_memory_0/bram_porta_wrdata",
          "blk_mem_gen_0/dina"
        ]
      },
      "analog_data_1_1": {
        "ports": [
          "adc_channel_2/adc_out",
          "demod_ch2/analog_data_1"
        ]
      },
      "analog_data_A_1": {
        "ports": [
          "adc_channel_1/adc_out",
          "demod_ch1/analog_data_A"
        ]
      },
      "axi_bram_reader_0_bram_porta_addr": {
        "ports": [
          "axi_bram_reader_0/bram_porta_addr",
          "memory_offset/A"
        ]
      },
      "axi_bram_reader_0_bram_porta_clk": {
        "ports": [
          "axi_bram_reader_0/bram_porta_clk",
          "blk_mem_gen_0/clkb"
        ]
      },
      "axi_bram_reader_0_bram_porta_din": {
        "ports": [
          "axi_bram_reader_0/bram_porta_din",
          "blk_mem_gen_0/dinb"
        ]
      },
      "axi_bram_reader_0_bram_porta_en": {
        "ports": [
          "axi_bram_reader_0/bram_porta_en",
          "blk_mem_gen_0/enb"
        ]
      },
      "axi_bram_reader_0_bram_porta_we": {
        "ports": [
          "axi_bram_reader_0/bram_porta_we",
          "blk_mem_gen_0/web"
        ]
      },
      "axis_red_pitaya_adc_0_adc_clk": {
        "ports": [
          "DataAcquisition/adc_clk",
          "axis_red_pitaya_dac_0/aclk",
          "clk_wiz_0/clk_in1",
          "axis_constant_1/aclk",
          "demod_ch1/aclk",
          "reference_oscillators/aclk",
          "demod_ch2/aclk",
          "ramp_generator_0/clk"
        ]
      },
      "axis_red_pitaya_adc_0_adc_csn": {
        "ports": [
          "DataAcquisition/adc_csn_o",
          "adc_csn_o"
        ]
      },
      "axis_red_pitaya_dac_0_dac_clk": {
        "ports": [
          "axis_red_pitaya_dac_0/dac_clk",
          "dac_clk_o"
        ]
      },
      "axis_red_pitaya_dac_0_dac_dat": {
        "ports": [
          "axis_red_pitaya_dac_0/dac_dat",
          "dac_dat_o"
        ]
      },
      "axis_red_pitaya_dac_0_dac_rst": {
        "ports": [
          "axis_red_pitaya_dac_0/dac_rst",
          "dac_rst_o"
        ]
      },
      "axis_red_pitaya_dac_0_dac_sel": {
        "ports": [
          "axis_red_pitaya_dac_0/dac_sel",
          "dac_sel_o"
        ]
      },
      "axis_red_pitaya_dac_0_dac_wrt": {
        "ports": [
          "axis_red_pitaya_dac_0/dac_wrt",
          "dac_wrt_o"
        ]
      },
      "blk_mem_gen_0_doutb": {
        "ports": [
          "blk_mem_gen_0/doutb",
          "axi_bram_reader_0/bram_porta_dout"
        ]
      },
      "c_addsub_0_S": {
        "ports": [
          "memory_offset/S",
          "blk_mem_gen_0/addrb"
        ]
      },
      "c_counter_binary_0_Q": {
        "ports": [
          "acquisition_counter/Q",
          "GPIO/In1"
        ]
      },
      "c_shift_ram_0_Q": {
        "ports": [
          "c_shift_ram_0/Q",
          "analog_block_memory_0/signals_in"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "axis_red_pitaya_dac_0/ddr_clk"
        ]
      },
      "clk_wiz_0_locked": {
        "ports": [
          "clk_wiz_0/locked",
          "axis_red_pitaya_dac_0/locked"
        ]
      },
      "config_bit_Dout": {
        "ports": [
          "config_bit/sine_freq",
          "reference_oscillators/freq_in"
        ]
      },
      "config_bit_ramp_freq": {
        "ports": [
          "config_bit/ramp_freq",
          "demod_ch1/decimation",
          "ramp_generator_0/ramp_per"
        ]
      },
      "config_bit_start_bit": {
        "ports": [
          "config_bit/start_bit",
          "ramp_generator_0/meas_start"
        ]
      },
      "daisy_n_i_1": {
        "ports": [
          "daisy_n_i",
          "util_ds_buf_1/IBUF_DS_N"
        ]
      },
      "daisy_p_i_1": {
        "ports": [
          "daisy_p_i",
          "util_ds_buf_1/IBUF_DS_P"
        ]
      },
      "demod_1f_i_Dout": {
        "ports": [
          "demod_ch1/filter2_clock",
          "demod_ch2/filter_clk",
          "c_shift_ram_0/CLK"
        ]
      },
      "demod_1f_i_clk_divided": {
        "ports": [
          "demod_ch1/clk_divided",
          "analog_block_memory_0/aclk"
        ]
      },
      "processing_system7_0_FCLK_CLK0": {
        "ports": [
          "PS7/FCLK_CLK0",
          "GPIO/s_axi_aclk",
          "axi_bram_reader_0/s00_axi_aclk",
          "GPIO_2/s_axi_aclk",
          "GPIO_3/s_axi_aclk"
        ]
      },
      "ramp_generator_0_done": {
        "ports": [
          "ramp_generator_0/done",
          "acquisition_counter/CLK",
          "analog_block_memory_0/meas_done"
        ]
      },
      "ramp_generator_0_ramp_out": {
        "ports": [
          "ramp_generator_0/ramp_out",
          "xlconcat_1/In0"
        ]
      },
      "reference_oscillators_cos_1f": {
        "ports": [
          "reference_oscillators/cos_1f",
          "demod_ch1/osc_1f_q",
          "demod_ch2/osc_1f_q"
        ]
      },
      "reference_oscillators_cos_2f": {
        "ports": [
          "reference_oscillators/cos_2f",
          "demod_ch1/osc_2f_q",
          "demod_ch2/osc_2f_q"
        ]
      },
      "reference_oscillators_sin_1f": {
        "ports": [
          "reference_oscillators/sin_1f",
          "demod_ch1/osc_1f_i",
          "demod_ch2/osc_1f_i",
          "xlconcat_1/In2"
        ]
      },
      "reference_oscillators_sin_2f": {
        "ports": [
          "reference_oscillators/sin_2f",
          "demod_ch1/osc_2f_i",
          "demod_ch2/osc_2f_i"
        ]
      },
      "reset_rtl_0_1": {
        "ports": [
          "reset_rtl_0",
          "demod_ch1/reset_rtl_0"
        ]
      },
      "rst_ps7_0_125M_peripheral_aresetn": {
        "ports": [
          "PS7/S00_ARESETN",
          "GPIO/s_axi_aresetn",
          "axi_bram_reader_0/s00_axi_aresetn",
          "GPIO_2/s_axi_aresetn",
          "GPIO_3/s_axi_aresetn"
        ]
      },
      "sel1_1": {
        "ports": [
          "demod_ch1/Q1",
          "demod_ch2/sel1"
        ]
      },
      "sel_1": {
        "ports": [
          "demod_ch1/Q",
          "demod_ch2/sel"
        ]
      },
      "stoopid_data_dout": {
        "ports": [
          "stoopid_data/dout",
          "c_shift_ram_0/D"
        ]
      },
      "util_ds_buf_1_IBUF_OUT": {
        "ports": [
          "util_ds_buf_1/IBUF_OUT",
          "util_ds_buf_2/OBUF_IN"
        ]
      },
      "util_ds_buf_2_OBUF_DS_N": {
        "ports": [
          "util_ds_buf_2/OBUF_DS_N",
          "daisy_n_o"
        ]
      },
      "util_ds_buf_2_OBUF_DS_P": {
        "ports": [
          "util_ds_buf_2/OBUF_DS_P",
          "daisy_p_o"
        ]
      },
      "xlconcat_1_dout": {
        "ports": [
          "xlconcat_1/dout",
          "axis_constant_1/cfg_data"
        ]
      }
    },
    "addressing": {
      "/PS7/processing_system7_0": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_axi_bram_reader_0_reg0": {
                "address_block": "/axi_bram_reader_0/s00_axi/reg0",
                "offset": "0x40000000",
                "range": "32K"
              },
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/GPIO/axi_gpio_0/S_AXI/Reg",
                "offset": "0x42000000",
                "range": "4K"
              },
              "SEG_axi_gpio_1_Reg": {
                "address_block": "/GPIO_2/axi_gpio_1/S_AXI/Reg",
                "offset": "0x41000000",
                "range": "4K"
              },
              "SEG_axi_gpio_1_Reg_1": {
                "address_block": "/GPIO_3/axi_gpio_2/S_AXI/Reg",
                "offset": "0x41200000",
                "range": "4K"
              }
            }
          }
        }
      }
    }
  }
}