TimeQuest Timing Analyzer report for lab5
Wed Dec 13 09:41:41 2017
Quartus II 32-bit Version 12.1 Build 177 11/07/2012 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'matixClk'
 12. Slow Model Setup: 'SynchClock'
 13. Slow Model Hold: 'SynchClock'
 14. Slow Model Hold: 'matixClk'
 15. Slow Model Minimum Pulse Width: 'matixClk'
 16. Slow Model Minimum Pulse Width: 'SynchClock'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Propagation Delay
 22. Minimum Propagation Delay
 23. Fast Model Setup Summary
 24. Fast Model Hold Summary
 25. Fast Model Recovery Summary
 26. Fast Model Removal Summary
 27. Fast Model Minimum Pulse Width Summary
 28. Fast Model Setup: 'matixClk'
 29. Fast Model Setup: 'SynchClock'
 30. Fast Model Hold: 'SynchClock'
 31. Fast Model Hold: 'matixClk'
 32. Fast Model Minimum Pulse Width: 'matixClk'
 33. Fast Model Minimum Pulse Width: 'SynchClock'
 34. Setup Times
 35. Hold Times
 36. Clock to Output Times
 37. Minimum Clock to Output Times
 38. Propagation Delay
 39. Minimum Propagation Delay
 40. Multicorner Timing Analysis Summary
 41. Setup Times
 42. Hold Times
 43. Clock to Output Times
 44. Minimum Clock to Output Times
 45. Progagation Delay
 46. Minimum Progagation Delay
 47. Setup Transfers
 48. Hold Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths
 52. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                     ;
+--------------------+--------------------------------------------------+
; Quartus II Version ; Version 12.1 Build 177 11/07/2012 SJ Web Edition ;
; Revision Name      ; lab5                                             ;
; Device Family      ; Cyclone II                                       ;
; Device Name        ; EP2C20F484C7                                     ;
; Timing Models      ; Final                                            ;
; Delay Model        ; Combined                                         ;
; Rise/Fall Delays   ; Unavailable                                      ;
+--------------------+--------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                 ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets        ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------+
; matixClk   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { matixClk }   ;
; SynchClock ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { SynchClock } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------+


+---------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                           ;
+------------+-----------------+------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                  ;
+------------+-----------------+------------+-------------------------------------------------------+
; 215.1 MHz  ; 215.1 MHz       ; SynchClock ;                                                       ;
; 280.58 MHz ; 216.08 MHz      ; matixClk   ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------+
; Slow Model Setup Summary            ;
+------------+--------+---------------+
; Clock      ; Slack  ; End Point TNS ;
+------------+--------+---------------+
; matixClk   ; -5.408 ; -342.718      ;
; SynchClock ; -3.649 ; -59.134       ;
+------------+--------+---------------+


+------------------------------------+
; Slow Model Hold Summary            ;
+------------+-------+---------------+
; Clock      ; Slack ; End Point TNS ;
+------------+-------+---------------+
; SynchClock ; 0.445 ; 0.000         ;
; matixClk   ; 1.461 ; 0.000         ;
+------------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+------------+--------+------------------+
; Clock      ; Slack  ; End Point TNS    ;
+------------+--------+------------------+
; matixClk   ; -1.814 ; -346.291         ;
; SynchClock ; -1.631 ; -26.071          ;
+------------+--------+------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'matixClk'                                                                                                                                                                                                               ;
+--------+------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.408 ; MonitorSynch:instMonitor|Vcount[0] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a4~porta_address_reg11 ; SynchClock   ; matixClk    ; 1.000        ; 0.085      ; 6.453      ;
; -5.408 ; MonitorSynch:instMonitor|Vcount[0] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1~porta_address_reg11 ; SynchClock   ; matixClk    ; 1.000        ; 0.093      ; 6.461      ;
; -5.403 ; MonitorSynch:instMonitor|Vcount[0] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a5~porta_address_reg11 ; SynchClock   ; matixClk    ; 1.000        ; 0.079      ; 6.442      ;
; -5.401 ; MonitorSynch:instMonitor|Vcount[0] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a3~porta_address_reg11 ; SynchClock   ; matixClk    ; 1.000        ; 0.090      ; 6.451      ;
; -5.395 ; MonitorSynch:instMonitor|Vcount[0] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a2~porta_address_reg11 ; SynchClock   ; matixClk    ; 1.000        ; 0.071      ; 6.426      ;
; -5.354 ; MonitorSynch:instMonitor|Vcount[3] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a4~porta_address_reg11 ; SynchClock   ; matixClk    ; 1.000        ; 0.085      ; 6.399      ;
; -5.354 ; MonitorSynch:instMonitor|Vcount[3] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1~porta_address_reg11 ; SynchClock   ; matixClk    ; 1.000        ; 0.093      ; 6.407      ;
; -5.349 ; MonitorSynch:instMonitor|Vcount[3] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a5~porta_address_reg11 ; SynchClock   ; matixClk    ; 1.000        ; 0.079      ; 6.388      ;
; -5.347 ; MonitorSynch:instMonitor|Vcount[3] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a3~porta_address_reg11 ; SynchClock   ; matixClk    ; 1.000        ; 0.090      ; 6.397      ;
; -5.341 ; MonitorSynch:instMonitor|Vcount[0] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a4~porta_address_reg10 ; SynchClock   ; matixClk    ; 1.000        ; 0.085      ; 6.386      ;
; -5.341 ; MonitorSynch:instMonitor|Vcount[3] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a2~porta_address_reg11 ; SynchClock   ; matixClk    ; 1.000        ; 0.071      ; 6.372      ;
; -5.337 ; MonitorSynch:instMonitor|Vcount[0] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a5~porta_address_reg10 ; SynchClock   ; matixClk    ; 1.000        ; 0.079      ; 6.376      ;
; -5.331 ; MonitorSynch:instMonitor|Vcount[0] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a2~porta_address_reg10 ; SynchClock   ; matixClk    ; 1.000        ; 0.071      ; 6.362      ;
; -5.328 ; MonitorSynch:instMonitor|Vcount[0] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1~porta_address_reg10 ; SynchClock   ; matixClk    ; 1.000        ; 0.093      ; 6.381      ;
; -5.322 ; MonitorSynch:instMonitor|Vcount[0] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a3~porta_address_reg10 ; SynchClock   ; matixClk    ; 1.000        ; 0.090      ; 6.372      ;
; -5.287 ; MonitorSynch:instMonitor|Vcount[3] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a4~porta_address_reg10 ; SynchClock   ; matixClk    ; 1.000        ; 0.085      ; 6.332      ;
; -5.283 ; MonitorSynch:instMonitor|Vcount[3] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a5~porta_address_reg10 ; SynchClock   ; matixClk    ; 1.000        ; 0.079      ; 6.322      ;
; -5.277 ; MonitorSynch:instMonitor|Vcount[3] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a2~porta_address_reg10 ; SynchClock   ; matixClk    ; 1.000        ; 0.071      ; 6.308      ;
; -5.274 ; MonitorSynch:instMonitor|Vcount[3] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1~porta_address_reg10 ; SynchClock   ; matixClk    ; 1.000        ; 0.093      ; 6.327      ;
; -5.270 ; MonitorSynch:instMonitor|Vcount[6] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a4~porta_address_reg11 ; SynchClock   ; matixClk    ; 1.000        ; 0.086      ; 6.316      ;
; -5.270 ; MonitorSynch:instMonitor|Vcount[6] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1~porta_address_reg11 ; SynchClock   ; matixClk    ; 1.000        ; 0.094      ; 6.324      ;
; -5.268 ; MonitorSynch:instMonitor|Vcount[3] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a3~porta_address_reg10 ; SynchClock   ; matixClk    ; 1.000        ; 0.090      ; 6.318      ;
; -5.265 ; MonitorSynch:instMonitor|Vcount[6] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a5~porta_address_reg11 ; SynchClock   ; matixClk    ; 1.000        ; 0.080      ; 6.305      ;
; -5.263 ; MonitorSynch:instMonitor|Vcount[6] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a3~porta_address_reg11 ; SynchClock   ; matixClk    ; 1.000        ; 0.091      ; 6.314      ;
; -5.257 ; MonitorSynch:instMonitor|Vcount[6] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a2~porta_address_reg11 ; SynchClock   ; matixClk    ; 1.000        ; 0.072      ; 6.289      ;
; -5.247 ; MonitorSynch:instMonitor|Vcount[7] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a4~porta_address_reg11 ; SynchClock   ; matixClk    ; 1.000        ; 0.086      ; 6.293      ;
; -5.247 ; MonitorSynch:instMonitor|Vcount[7] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1~porta_address_reg11 ; SynchClock   ; matixClk    ; 1.000        ; 0.094      ; 6.301      ;
; -5.242 ; MonitorSynch:instMonitor|Vcount[7] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a5~porta_address_reg11 ; SynchClock   ; matixClk    ; 1.000        ; 0.080      ; 6.282      ;
; -5.240 ; MonitorSynch:instMonitor|Vcount[7] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a3~porta_address_reg11 ; SynchClock   ; matixClk    ; 1.000        ; 0.091      ; 6.291      ;
; -5.234 ; MonitorSynch:instMonitor|Vcount[7] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a2~porta_address_reg11 ; SynchClock   ; matixClk    ; 1.000        ; 0.072      ; 6.266      ;
; -5.203 ; MonitorSynch:instMonitor|Vcount[6] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a4~porta_address_reg10 ; SynchClock   ; matixClk    ; 1.000        ; 0.086      ; 6.249      ;
; -5.199 ; MonitorSynch:instMonitor|Vcount[6] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a5~porta_address_reg10 ; SynchClock   ; matixClk    ; 1.000        ; 0.080      ; 6.239      ;
; -5.193 ; MonitorSynch:instMonitor|Vcount[6] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a2~porta_address_reg10 ; SynchClock   ; matixClk    ; 1.000        ; 0.072      ; 6.225      ;
; -5.190 ; MonitorSynch:instMonitor|Vcount[6] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1~porta_address_reg10 ; SynchClock   ; matixClk    ; 1.000        ; 0.094      ; 6.244      ;
; -5.187 ; MonitorSynch:instMonitor|Vcount[5] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a4~porta_address_reg11 ; SynchClock   ; matixClk    ; 1.000        ; 0.085      ; 6.232      ;
; -5.187 ; MonitorSynch:instMonitor|Vcount[5] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1~porta_address_reg11 ; SynchClock   ; matixClk    ; 1.000        ; 0.093      ; 6.240      ;
; -5.184 ; MonitorSynch:instMonitor|Vcount[6] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a3~porta_address_reg10 ; SynchClock   ; matixClk    ; 1.000        ; 0.091      ; 6.235      ;
; -5.182 ; MonitorSynch:instMonitor|Vcount[5] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a5~porta_address_reg11 ; SynchClock   ; matixClk    ; 1.000        ; 0.079      ; 6.221      ;
; -5.180 ; MonitorSynch:instMonitor|Vcount[5] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a3~porta_address_reg11 ; SynchClock   ; matixClk    ; 1.000        ; 0.090      ; 6.230      ;
; -5.180 ; MonitorSynch:instMonitor|Vcount[7] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a4~porta_address_reg10 ; SynchClock   ; matixClk    ; 1.000        ; 0.086      ; 6.226      ;
; -5.176 ; MonitorSynch:instMonitor|Vcount[7] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a5~porta_address_reg10 ; SynchClock   ; matixClk    ; 1.000        ; 0.080      ; 6.216      ;
; -5.174 ; MonitorSynch:instMonitor|Vcount[5] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a2~porta_address_reg11 ; SynchClock   ; matixClk    ; 1.000        ; 0.071      ; 6.205      ;
; -5.170 ; MonitorSynch:instMonitor|Vcount[0] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1~porta_address_reg8  ; SynchClock   ; matixClk    ; 1.000        ; 0.093      ; 6.223      ;
; -5.170 ; MonitorSynch:instMonitor|Vcount[7] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a2~porta_address_reg10 ; SynchClock   ; matixClk    ; 1.000        ; 0.072      ; 6.202      ;
; -5.167 ; MonitorSynch:instMonitor|Vcount[7] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1~porta_address_reg10 ; SynchClock   ; matixClk    ; 1.000        ; 0.094      ; 6.221      ;
; -5.161 ; MonitorSynch:instMonitor|Vcount[7] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a3~porta_address_reg10 ; SynchClock   ; matixClk    ; 1.000        ; 0.091      ; 6.212      ;
; -5.154 ; MonitorSynch:instMonitor|Vcount[0] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a3~porta_address_reg8  ; SynchClock   ; matixClk    ; 1.000        ; 0.090      ; 6.204      ;
; -5.136 ; MonitorSynch:instMonitor|Hcount[1] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1~porta_address_reg8  ; SynchClock   ; matixClk    ; 1.000        ; 0.097      ; 6.193      ;
; -5.120 ; MonitorSynch:instMonitor|Vcount[5] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a4~porta_address_reg10 ; SynchClock   ; matixClk    ; 1.000        ; 0.085      ; 6.165      ;
; -5.120 ; MonitorSynch:instMonitor|Hcount[1] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a3~porta_address_reg8  ; SynchClock   ; matixClk    ; 1.000        ; 0.094      ; 6.174      ;
; -5.119 ; MonitorSynch:instMonitor|Vcount[1] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a4~porta_address_reg11 ; SynchClock   ; matixClk    ; 1.000        ; 0.085      ; 6.164      ;
; -5.119 ; MonitorSynch:instMonitor|Vcount[1] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1~porta_address_reg11 ; SynchClock   ; matixClk    ; 1.000        ; 0.093      ; 6.172      ;
; -5.116 ; MonitorSynch:instMonitor|Vcount[5] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a5~porta_address_reg10 ; SynchClock   ; matixClk    ; 1.000        ; 0.079      ; 6.155      ;
; -5.116 ; MonitorSynch:instMonitor|Vcount[3] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1~porta_address_reg8  ; SynchClock   ; matixClk    ; 1.000        ; 0.093      ; 6.169      ;
; -5.114 ; MonitorSynch:instMonitor|Vcount[1] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a5~porta_address_reg11 ; SynchClock   ; matixClk    ; 1.000        ; 0.079      ; 6.153      ;
; -5.112 ; MonitorSynch:instMonitor|Vcount[1] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a3~porta_address_reg11 ; SynchClock   ; matixClk    ; 1.000        ; 0.090      ; 6.162      ;
; -5.110 ; MonitorSynch:instMonitor|Vcount[5] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a2~porta_address_reg10 ; SynchClock   ; matixClk    ; 1.000        ; 0.071      ; 6.141      ;
; -5.107 ; MonitorSynch:instMonitor|Vcount[5] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1~porta_address_reg10 ; SynchClock   ; matixClk    ; 1.000        ; 0.093      ; 6.160      ;
; -5.106 ; MonitorSynch:instMonitor|Vcount[1] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a2~porta_address_reg11 ; SynchClock   ; matixClk    ; 1.000        ; 0.071      ; 6.137      ;
; -5.101 ; MonitorSynch:instMonitor|Vcount[5] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a3~porta_address_reg10 ; SynchClock   ; matixClk    ; 1.000        ; 0.090      ; 6.151      ;
; -5.100 ; MonitorSynch:instMonitor|Vcount[3] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a3~porta_address_reg8  ; SynchClock   ; matixClk    ; 1.000        ; 0.090      ; 6.150      ;
; -5.099 ; MonitorSynch:instMonitor|Hcount[0] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1~porta_address_reg8  ; SynchClock   ; matixClk    ; 1.000        ; 0.097      ; 6.156      ;
; -5.087 ; MonitorSynch:instMonitor|Hcount[1] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a4~porta_address_reg11 ; SynchClock   ; matixClk    ; 1.000        ; 0.089      ; 6.136      ;
; -5.087 ; MonitorSynch:instMonitor|Hcount[1] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1~porta_address_reg11 ; SynchClock   ; matixClk    ; 1.000        ; 0.097      ; 6.144      ;
; -5.083 ; MonitorSynch:instMonitor|Hcount[0] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a3~porta_address_reg8  ; SynchClock   ; matixClk    ; 1.000        ; 0.094      ; 6.137      ;
; -5.082 ; MonitorSynch:instMonitor|Hcount[1] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a5~porta_address_reg11 ; SynchClock   ; matixClk    ; 1.000        ; 0.083      ; 6.125      ;
; -5.080 ; MonitorSynch:instMonitor|Hcount[1] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a3~porta_address_reg11 ; SynchClock   ; matixClk    ; 1.000        ; 0.094      ; 6.134      ;
; -5.076 ; MonitorSynch:instMonitor|Vcount[8] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a4~porta_address_reg11 ; SynchClock   ; matixClk    ; 1.000        ; 0.086      ; 6.122      ;
; -5.076 ; MonitorSynch:instMonitor|Vcount[8] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1~porta_address_reg11 ; SynchClock   ; matixClk    ; 1.000        ; 0.094      ; 6.130      ;
; -5.074 ; MonitorSynch:instMonitor|Hcount[1] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a2~porta_address_reg11 ; SynchClock   ; matixClk    ; 1.000        ; 0.075      ; 6.109      ;
; -5.071 ; MonitorSynch:instMonitor|Vcount[8] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a5~porta_address_reg11 ; SynchClock   ; matixClk    ; 1.000        ; 0.080      ; 6.111      ;
; -5.069 ; MonitorSynch:instMonitor|Vcount[8] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a3~porta_address_reg11 ; SynchClock   ; matixClk    ; 1.000        ; 0.091      ; 6.120      ;
; -5.065 ; MonitorSynch:instMonitor|Hcount[1] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a3~porta_address_reg7  ; SynchClock   ; matixClk    ; 1.000        ; 0.094      ; 6.119      ;
; -5.063 ; MonitorSynch:instMonitor|Vcount[8] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a2~porta_address_reg11 ; SynchClock   ; matixClk    ; 1.000        ; 0.072      ; 6.095      ;
; -5.052 ; MonitorSynch:instMonitor|Vcount[1] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a4~porta_address_reg10 ; SynchClock   ; matixClk    ; 1.000        ; 0.085      ; 6.097      ;
; -5.051 ; MonitorSynch:instMonitor|Vcount[0] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a0~porta_address_reg11 ; SynchClock   ; matixClk    ; 1.000        ; 0.080      ; 6.091      ;
; -5.050 ; MonitorSynch:instMonitor|Hcount[0] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a4~porta_address_reg11 ; SynchClock   ; matixClk    ; 1.000        ; 0.089      ; 6.099      ;
; -5.050 ; MonitorSynch:instMonitor|Hcount[0] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1~porta_address_reg11 ; SynchClock   ; matixClk    ; 1.000        ; 0.097      ; 6.107      ;
; -5.048 ; MonitorSynch:instMonitor|Vcount[1] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a5~porta_address_reg10 ; SynchClock   ; matixClk    ; 1.000        ; 0.079      ; 6.087      ;
; -5.045 ; MonitorSynch:instMonitor|Hcount[0] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a5~porta_address_reg11 ; SynchClock   ; matixClk    ; 1.000        ; 0.083      ; 6.088      ;
; -5.043 ; MonitorSynch:instMonitor|Hcount[0] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a3~porta_address_reg11 ; SynchClock   ; matixClk    ; 1.000        ; 0.094      ; 6.097      ;
; -5.042 ; MonitorSynch:instMonitor|Vcount[1] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a2~porta_address_reg10 ; SynchClock   ; matixClk    ; 1.000        ; 0.071      ; 6.073      ;
; -5.039 ; MonitorSynch:instMonitor|Vcount[1] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1~porta_address_reg10 ; SynchClock   ; matixClk    ; 1.000        ; 0.093      ; 6.092      ;
; -5.037 ; MonitorSynch:instMonitor|Hcount[0] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a2~porta_address_reg11 ; SynchClock   ; matixClk    ; 1.000        ; 0.075      ; 6.072      ;
; -5.033 ; MonitorSynch:instMonitor|Vcount[1] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a3~porta_address_reg10 ; SynchClock   ; matixClk    ; 1.000        ; 0.090      ; 6.083      ;
; -5.032 ; MonitorSynch:instMonitor|Vcount[6] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1~porta_address_reg8  ; SynchClock   ; matixClk    ; 1.000        ; 0.094      ; 6.086      ;
; -5.028 ; MonitorSynch:instMonitor|Hcount[0] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a3~porta_address_reg7  ; SynchClock   ; matixClk    ; 1.000        ; 0.094      ; 6.082      ;
; -5.027 ; MonitorSynch:instMonitor|Vcount[2] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a4~porta_address_reg11 ; SynchClock   ; matixClk    ; 1.000        ; 0.085      ; 6.072      ;
; -5.027 ; MonitorSynch:instMonitor|Vcount[2] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1~porta_address_reg11 ; SynchClock   ; matixClk    ; 1.000        ; 0.093      ; 6.080      ;
; -5.022 ; MonitorSynch:instMonitor|Vcount[2] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a5~porta_address_reg11 ; SynchClock   ; matixClk    ; 1.000        ; 0.079      ; 6.061      ;
; -5.020 ; MonitorSynch:instMonitor|Vcount[2] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a3~porta_address_reg11 ; SynchClock   ; matixClk    ; 1.000        ; 0.090      ; 6.070      ;
; -5.020 ; MonitorSynch:instMonitor|Hcount[1] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a4~porta_address_reg10 ; SynchClock   ; matixClk    ; 1.000        ; 0.089      ; 6.069      ;
; -5.016 ; MonitorSynch:instMonitor|Vcount[6] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a3~porta_address_reg8  ; SynchClock   ; matixClk    ; 1.000        ; 0.091      ; 6.067      ;
; -5.016 ; MonitorSynch:instMonitor|Hcount[1] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a5~porta_address_reg10 ; SynchClock   ; matixClk    ; 1.000        ; 0.083      ; 6.059      ;
; -5.014 ; MonitorSynch:instMonitor|Vcount[2] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a2~porta_address_reg11 ; SynchClock   ; matixClk    ; 1.000        ; 0.071      ; 6.045      ;
; -5.010 ; MonitorSynch:instMonitor|Hcount[1] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a2~porta_address_reg10 ; SynchClock   ; matixClk    ; 1.000        ; 0.075      ; 6.045      ;
; -5.009 ; MonitorSynch:instMonitor|Vcount[8] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a4~porta_address_reg10 ; SynchClock   ; matixClk    ; 1.000        ; 0.086      ; 6.055      ;
; -5.009 ; MonitorSynch:instMonitor|Vcount[7] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1~porta_address_reg8  ; SynchClock   ; matixClk    ; 1.000        ; 0.094      ; 6.063      ;
; -5.007 ; MonitorSynch:instMonitor|Hcount[1] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1~porta_address_reg10 ; SynchClock   ; matixClk    ; 1.000        ; 0.097      ; 6.064      ;
; -5.005 ; MonitorSynch:instMonitor|Vcount[8] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a5~porta_address_reg10 ; SynchClock   ; matixClk    ; 1.000        ; 0.080      ; 6.045      ;
+--------+------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'SynchClock'                                                                                                                         ;
+--------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.649 ; MonitorSynch:instMonitor|Vcount[2] ; MonitorSynch:instMonitor|Vcount[6] ; SynchClock   ; SynchClock  ; 1.000        ; -0.001     ; 4.686      ;
; -3.649 ; MonitorSynch:instMonitor|Vcount[2] ; MonitorSynch:instMonitor|Vcount[8] ; SynchClock   ; SynchClock  ; 1.000        ; -0.001     ; 4.686      ;
; -3.648 ; MonitorSynch:instMonitor|Vcount[2] ; MonitorSynch:instMonitor|Vcount[7] ; SynchClock   ; SynchClock  ; 1.000        ; -0.001     ; 4.685      ;
; -3.558 ; MonitorSynch:instMonitor|Vcount[2] ; MonitorSynch:instMonitor|Vcount[0] ; SynchClock   ; SynchClock  ; 1.000        ; 0.000      ; 4.596      ;
; -3.558 ; MonitorSynch:instMonitor|Vcount[2] ; MonitorSynch:instMonitor|Vcount[1] ; SynchClock   ; SynchClock  ; 1.000        ; 0.000      ; 4.596      ;
; -3.558 ; MonitorSynch:instMonitor|Vcount[2] ; MonitorSynch:instMonitor|Vcount[3] ; SynchClock   ; SynchClock  ; 1.000        ; 0.000      ; 4.596      ;
; -3.558 ; MonitorSynch:instMonitor|Vcount[2] ; MonitorSynch:instMonitor|Vcount[2] ; SynchClock   ; SynchClock  ; 1.000        ; 0.000      ; 4.596      ;
; -3.540 ; MonitorSynch:instMonitor|Hcount[4] ; MonitorSynch:instMonitor|Vcount[6] ; SynchClock   ; SynchClock  ; 1.000        ; 0.003      ; 4.581      ;
; -3.540 ; MonitorSynch:instMonitor|Hcount[4] ; MonitorSynch:instMonitor|Vcount[8] ; SynchClock   ; SynchClock  ; 1.000        ; 0.003      ; 4.581      ;
; -3.539 ; MonitorSynch:instMonitor|Hcount[4] ; MonitorSynch:instMonitor|Vcount[7] ; SynchClock   ; SynchClock  ; 1.000        ; 0.003      ; 4.580      ;
; -3.476 ; MonitorSynch:instMonitor|Hcount[7] ; MonitorSynch:instMonitor|Vcount[6] ; SynchClock   ; SynchClock  ; 1.000        ; 0.003      ; 4.517      ;
; -3.476 ; MonitorSynch:instMonitor|Hcount[7] ; MonitorSynch:instMonitor|Vcount[8] ; SynchClock   ; SynchClock  ; 1.000        ; 0.003      ; 4.517      ;
; -3.475 ; MonitorSynch:instMonitor|Hcount[7] ; MonitorSynch:instMonitor|Vcount[7] ; SynchClock   ; SynchClock  ; 1.000        ; 0.003      ; 4.516      ;
; -3.471 ; MonitorSynch:instMonitor|Vcount[0] ; MonitorSynch:instMonitor|Vcount[6] ; SynchClock   ; SynchClock  ; 1.000        ; -0.001     ; 4.508      ;
; -3.471 ; MonitorSynch:instMonitor|Vcount[0] ; MonitorSynch:instMonitor|Vcount[8] ; SynchClock   ; SynchClock  ; 1.000        ; -0.001     ; 4.508      ;
; -3.470 ; MonitorSynch:instMonitor|Vcount[0] ; MonitorSynch:instMonitor|Vcount[7] ; SynchClock   ; SynchClock  ; 1.000        ; -0.001     ; 4.507      ;
; -3.448 ; MonitorSynch:instMonitor|Hcount[4] ; MonitorSynch:instMonitor|Vcount[0] ; SynchClock   ; SynchClock  ; 1.000        ; 0.004      ; 4.490      ;
; -3.448 ; MonitorSynch:instMonitor|Hcount[4] ; MonitorSynch:instMonitor|Vcount[1] ; SynchClock   ; SynchClock  ; 1.000        ; 0.004      ; 4.490      ;
; -3.448 ; MonitorSynch:instMonitor|Hcount[4] ; MonitorSynch:instMonitor|Vcount[3] ; SynchClock   ; SynchClock  ; 1.000        ; 0.004      ; 4.490      ;
; -3.448 ; MonitorSynch:instMonitor|Hcount[4] ; MonitorSynch:instMonitor|Vcount[2] ; SynchClock   ; SynchClock  ; 1.000        ; 0.004      ; 4.490      ;
; -3.444 ; MonitorSynch:instMonitor|Vcount[2] ; MonitorSynch:instMonitor|Vcount[4] ; SynchClock   ; SynchClock  ; 1.000        ; 0.000      ; 4.482      ;
; -3.416 ; MonitorSynch:instMonitor|Vcount[2] ; MonitorSynch:instMonitor|Vcount[5] ; SynchClock   ; SynchClock  ; 1.000        ; 0.000      ; 4.454      ;
; -3.384 ; MonitorSynch:instMonitor|Hcount[7] ; MonitorSynch:instMonitor|Vcount[0] ; SynchClock   ; SynchClock  ; 1.000        ; 0.004      ; 4.426      ;
; -3.384 ; MonitorSynch:instMonitor|Hcount[7] ; MonitorSynch:instMonitor|Vcount[1] ; SynchClock   ; SynchClock  ; 1.000        ; 0.004      ; 4.426      ;
; -3.384 ; MonitorSynch:instMonitor|Hcount[7] ; MonitorSynch:instMonitor|Vcount[3] ; SynchClock   ; SynchClock  ; 1.000        ; 0.004      ; 4.426      ;
; -3.384 ; MonitorSynch:instMonitor|Hcount[7] ; MonitorSynch:instMonitor|Vcount[2] ; SynchClock   ; SynchClock  ; 1.000        ; 0.004      ; 4.426      ;
; -3.380 ; MonitorSynch:instMonitor|Vcount[0] ; MonitorSynch:instMonitor|Vcount[0] ; SynchClock   ; SynchClock  ; 1.000        ; 0.000      ; 4.418      ;
; -3.380 ; MonitorSynch:instMonitor|Vcount[0] ; MonitorSynch:instMonitor|Vcount[1] ; SynchClock   ; SynchClock  ; 1.000        ; 0.000      ; 4.418      ;
; -3.380 ; MonitorSynch:instMonitor|Vcount[0] ; MonitorSynch:instMonitor|Vcount[3] ; SynchClock   ; SynchClock  ; 1.000        ; 0.000      ; 4.418      ;
; -3.380 ; MonitorSynch:instMonitor|Vcount[0] ; MonitorSynch:instMonitor|Vcount[2] ; SynchClock   ; SynchClock  ; 1.000        ; 0.000      ; 4.418      ;
; -3.338 ; MonitorSynch:instMonitor|Vcount[1] ; MonitorSynch:instMonitor|Vcount[6] ; SynchClock   ; SynchClock  ; 1.000        ; -0.001     ; 4.375      ;
; -3.338 ; MonitorSynch:instMonitor|Vcount[1] ; MonitorSynch:instMonitor|Vcount[8] ; SynchClock   ; SynchClock  ; 1.000        ; -0.001     ; 4.375      ;
; -3.337 ; MonitorSynch:instMonitor|Vcount[1] ; MonitorSynch:instMonitor|Vcount[7] ; SynchClock   ; SynchClock  ; 1.000        ; -0.001     ; 4.374      ;
; -3.335 ; MonitorSynch:instMonitor|Hcount[4] ; MonitorSynch:instMonitor|Vcount[4] ; SynchClock   ; SynchClock  ; 1.000        ; 0.004      ; 4.377      ;
; -3.315 ; MonitorSynch:instMonitor|Hcount[5] ; MonitorSynch:instMonitor|Vcount[6] ; SynchClock   ; SynchClock  ; 1.000        ; 0.003      ; 4.356      ;
; -3.315 ; MonitorSynch:instMonitor|Hcount[5] ; MonitorSynch:instMonitor|Vcount[8] ; SynchClock   ; SynchClock  ; 1.000        ; 0.003      ; 4.356      ;
; -3.314 ; MonitorSynch:instMonitor|Hcount[5] ; MonitorSynch:instMonitor|Vcount[7] ; SynchClock   ; SynchClock  ; 1.000        ; 0.003      ; 4.355      ;
; -3.306 ; MonitorSynch:instMonitor|Hcount[4] ; MonitorSynch:instMonitor|Vcount[5] ; SynchClock   ; SynchClock  ; 1.000        ; 0.004      ; 4.348      ;
; -3.287 ; MonitorSynch:instMonitor|Hcount[6] ; MonitorSynch:instMonitor|Vcount[6] ; SynchClock   ; SynchClock  ; 1.000        ; 0.003      ; 4.328      ;
; -3.287 ; MonitorSynch:instMonitor|Hcount[6] ; MonitorSynch:instMonitor|Vcount[8] ; SynchClock   ; SynchClock  ; 1.000        ; 0.003      ; 4.328      ;
; -3.286 ; MonitorSynch:instMonitor|Hcount[6] ; MonitorSynch:instMonitor|Vcount[7] ; SynchClock   ; SynchClock  ; 1.000        ; 0.003      ; 4.327      ;
; -3.271 ; MonitorSynch:instMonitor|Hcount[7] ; MonitorSynch:instMonitor|Vcount[4] ; SynchClock   ; SynchClock  ; 1.000        ; 0.004      ; 4.313      ;
; -3.266 ; MonitorSynch:instMonitor|Vcount[0] ; MonitorSynch:instMonitor|Vcount[4] ; SynchClock   ; SynchClock  ; 1.000        ; 0.000      ; 4.304      ;
; -3.255 ; MonitorSynch:instMonitor|Hcount[1] ; MonitorSynch:instMonitor|Vcount[0] ; SynchClock   ; SynchClock  ; 1.000        ; 0.004      ; 4.297      ;
; -3.255 ; MonitorSynch:instMonitor|Hcount[1] ; MonitorSynch:instMonitor|Vcount[1] ; SynchClock   ; SynchClock  ; 1.000        ; 0.004      ; 4.297      ;
; -3.255 ; MonitorSynch:instMonitor|Hcount[1] ; MonitorSynch:instMonitor|Vcount[3] ; SynchClock   ; SynchClock  ; 1.000        ; 0.004      ; 4.297      ;
; -3.255 ; MonitorSynch:instMonitor|Hcount[1] ; MonitorSynch:instMonitor|Vcount[2] ; SynchClock   ; SynchClock  ; 1.000        ; 0.004      ; 4.297      ;
; -3.247 ; MonitorSynch:instMonitor|Vcount[1] ; MonitorSynch:instMonitor|Vcount[0] ; SynchClock   ; SynchClock  ; 1.000        ; 0.000      ; 4.285      ;
; -3.247 ; MonitorSynch:instMonitor|Vcount[1] ; MonitorSynch:instMonitor|Vcount[1] ; SynchClock   ; SynchClock  ; 1.000        ; 0.000      ; 4.285      ;
; -3.247 ; MonitorSynch:instMonitor|Vcount[1] ; MonitorSynch:instMonitor|Vcount[3] ; SynchClock   ; SynchClock  ; 1.000        ; 0.000      ; 4.285      ;
; -3.247 ; MonitorSynch:instMonitor|Vcount[1] ; MonitorSynch:instMonitor|Vcount[2] ; SynchClock   ; SynchClock  ; 1.000        ; 0.000      ; 4.285      ;
; -3.242 ; MonitorSynch:instMonitor|Hcount[7] ; MonitorSynch:instMonitor|Vcount[5] ; SynchClock   ; SynchClock  ; 1.000        ; 0.004      ; 4.284      ;
; -3.238 ; MonitorSynch:instMonitor|Vcount[0] ; MonitorSynch:instMonitor|Vcount[5] ; SynchClock   ; SynchClock  ; 1.000        ; 0.000      ; 4.276      ;
; -3.226 ; MonitorSynch:instMonitor|Vcount[3] ; MonitorSynch:instMonitor|Vcount[6] ; SynchClock   ; SynchClock  ; 1.000        ; -0.001     ; 4.263      ;
; -3.226 ; MonitorSynch:instMonitor|Vcount[3] ; MonitorSynch:instMonitor|Vcount[8] ; SynchClock   ; SynchClock  ; 1.000        ; -0.001     ; 4.263      ;
; -3.225 ; MonitorSynch:instMonitor|Vcount[3] ; MonitorSynch:instMonitor|Vcount[7] ; SynchClock   ; SynchClock  ; 1.000        ; -0.001     ; 4.262      ;
; -3.223 ; MonitorSynch:instMonitor|Hcount[5] ; MonitorSynch:instMonitor|Vcount[0] ; SynchClock   ; SynchClock  ; 1.000        ; 0.004      ; 4.265      ;
; -3.223 ; MonitorSynch:instMonitor|Hcount[5] ; MonitorSynch:instMonitor|Vcount[1] ; SynchClock   ; SynchClock  ; 1.000        ; 0.004      ; 4.265      ;
; -3.223 ; MonitorSynch:instMonitor|Hcount[5] ; MonitorSynch:instMonitor|Vcount[3] ; SynchClock   ; SynchClock  ; 1.000        ; 0.004      ; 4.265      ;
; -3.223 ; MonitorSynch:instMonitor|Hcount[5] ; MonitorSynch:instMonitor|Vcount[2] ; SynchClock   ; SynchClock  ; 1.000        ; 0.004      ; 4.265      ;
; -3.220 ; MonitorSynch:instMonitor|Vcount[5] ; MonitorSynch:instMonitor|Vcount[6] ; SynchClock   ; SynchClock  ; 1.000        ; -0.001     ; 4.257      ;
; -3.220 ; MonitorSynch:instMonitor|Vcount[5] ; MonitorSynch:instMonitor|Vcount[8] ; SynchClock   ; SynchClock  ; 1.000        ; -0.001     ; 4.257      ;
; -3.219 ; MonitorSynch:instMonitor|Vcount[5] ; MonitorSynch:instMonitor|Vcount[7] ; SynchClock   ; SynchClock  ; 1.000        ; -0.001     ; 4.256      ;
; -3.215 ; MonitorSynch:instMonitor|Hcount[2] ; MonitorSynch:instMonitor|Vcount[0] ; SynchClock   ; SynchClock  ; 1.000        ; 0.004      ; 4.257      ;
; -3.215 ; MonitorSynch:instMonitor|Hcount[2] ; MonitorSynch:instMonitor|Vcount[1] ; SynchClock   ; SynchClock  ; 1.000        ; 0.004      ; 4.257      ;
; -3.215 ; MonitorSynch:instMonitor|Hcount[2] ; MonitorSynch:instMonitor|Vcount[3] ; SynchClock   ; SynchClock  ; 1.000        ; 0.004      ; 4.257      ;
; -3.215 ; MonitorSynch:instMonitor|Hcount[2] ; MonitorSynch:instMonitor|Vcount[2] ; SynchClock   ; SynchClock  ; 1.000        ; 0.004      ; 4.257      ;
; -3.195 ; MonitorSynch:instMonitor|Hcount[6] ; MonitorSynch:instMonitor|Vcount[0] ; SynchClock   ; SynchClock  ; 1.000        ; 0.004      ; 4.237      ;
; -3.195 ; MonitorSynch:instMonitor|Hcount[6] ; MonitorSynch:instMonitor|Vcount[1] ; SynchClock   ; SynchClock  ; 1.000        ; 0.004      ; 4.237      ;
; -3.195 ; MonitorSynch:instMonitor|Hcount[6] ; MonitorSynch:instMonitor|Vcount[3] ; SynchClock   ; SynchClock  ; 1.000        ; 0.004      ; 4.237      ;
; -3.195 ; MonitorSynch:instMonitor|Hcount[6] ; MonitorSynch:instMonitor|Vcount[2] ; SynchClock   ; SynchClock  ; 1.000        ; 0.004      ; 4.237      ;
; -3.135 ; MonitorSynch:instMonitor|Vcount[3] ; MonitorSynch:instMonitor|Vcount[0] ; SynchClock   ; SynchClock  ; 1.000        ; 0.000      ; 4.173      ;
; -3.135 ; MonitorSynch:instMonitor|Vcount[3] ; MonitorSynch:instMonitor|Vcount[1] ; SynchClock   ; SynchClock  ; 1.000        ; 0.000      ; 4.173      ;
; -3.135 ; MonitorSynch:instMonitor|Vcount[3] ; MonitorSynch:instMonitor|Vcount[3] ; SynchClock   ; SynchClock  ; 1.000        ; 0.000      ; 4.173      ;
; -3.135 ; MonitorSynch:instMonitor|Vcount[3] ; MonitorSynch:instMonitor|Vcount[2] ; SynchClock   ; SynchClock  ; 1.000        ; 0.000      ; 4.173      ;
; -3.133 ; MonitorSynch:instMonitor|Vcount[1] ; MonitorSynch:instMonitor|Vcount[4] ; SynchClock   ; SynchClock  ; 1.000        ; 0.000      ; 4.171      ;
; -3.129 ; MonitorSynch:instMonitor|Vcount[5] ; MonitorSynch:instMonitor|Vcount[0] ; SynchClock   ; SynchClock  ; 1.000        ; 0.000      ; 4.167      ;
; -3.129 ; MonitorSynch:instMonitor|Vcount[5] ; MonitorSynch:instMonitor|Vcount[1] ; SynchClock   ; SynchClock  ; 1.000        ; 0.000      ; 4.167      ;
; -3.129 ; MonitorSynch:instMonitor|Vcount[5] ; MonitorSynch:instMonitor|Vcount[3] ; SynchClock   ; SynchClock  ; 1.000        ; 0.000      ; 4.167      ;
; -3.129 ; MonitorSynch:instMonitor|Vcount[5] ; MonitorSynch:instMonitor|Vcount[2] ; SynchClock   ; SynchClock  ; 1.000        ; 0.000      ; 4.167      ;
; -3.113 ; MonitorSynch:instMonitor|Hcount[1] ; MonitorSynch:instMonitor|Vcount[5] ; SynchClock   ; SynchClock  ; 1.000        ; 0.004      ; 4.155      ;
; -3.110 ; MonitorSynch:instMonitor|Hcount[5] ; MonitorSynch:instMonitor|Vcount[4] ; SynchClock   ; SynchClock  ; 1.000        ; 0.004      ; 4.152      ;
; -3.105 ; MonitorSynch:instMonitor|Vcount[1] ; MonitorSynch:instMonitor|Vcount[5] ; SynchClock   ; SynchClock  ; 1.000        ; 0.000      ; 4.143      ;
; -3.102 ; MonitorSynch:instMonitor|Hcount[2] ; MonitorSynch:instMonitor|Vcount[6] ; SynchClock   ; SynchClock  ; 1.000        ; 0.003      ; 4.143      ;
; -3.102 ; MonitorSynch:instMonitor|Hcount[2] ; MonitorSynch:instMonitor|Vcount[8] ; SynchClock   ; SynchClock  ; 1.000        ; 0.003      ; 4.143      ;
; -3.101 ; MonitorSynch:instMonitor|Hcount[2] ; MonitorSynch:instMonitor|Vcount[7] ; SynchClock   ; SynchClock  ; 1.000        ; 0.003      ; 4.142      ;
; -3.096 ; MonitorSynch:instMonitor|Vcount[2] ; MonitorSynch:instMonitor|Vcount[9] ; SynchClock   ; SynchClock  ; 1.000        ; 0.000      ; 4.134      ;
; -3.082 ; MonitorSynch:instMonitor|Hcount[6] ; MonitorSynch:instMonitor|Vcount[4] ; SynchClock   ; SynchClock  ; 1.000        ; 0.004      ; 4.124      ;
; -3.081 ; MonitorSynch:instMonitor|Hcount[5] ; MonitorSynch:instMonitor|Vcount[5] ; SynchClock   ; SynchClock  ; 1.000        ; 0.004      ; 4.123      ;
; -3.073 ; MonitorSynch:instMonitor|Hcount[2] ; MonitorSynch:instMonitor|Vcount[5] ; SynchClock   ; SynchClock  ; 1.000        ; 0.004      ; 4.115      ;
; -3.069 ; MonitorSynch:instMonitor|Vcount[4] ; MonitorSynch:instMonitor|Vcount[6] ; SynchClock   ; SynchClock  ; 1.000        ; -0.001     ; 4.106      ;
; -3.069 ; MonitorSynch:instMonitor|Vcount[4] ; MonitorSynch:instMonitor|Vcount[8] ; SynchClock   ; SynchClock  ; 1.000        ; -0.001     ; 4.106      ;
; -3.068 ; MonitorSynch:instMonitor|Vcount[4] ; MonitorSynch:instMonitor|Vcount[7] ; SynchClock   ; SynchClock  ; 1.000        ; -0.001     ; 4.105      ;
; -3.053 ; MonitorSynch:instMonitor|Hcount[6] ; MonitorSynch:instMonitor|Vcount[5] ; SynchClock   ; SynchClock  ; 1.000        ; 0.004      ; 4.095      ;
; -3.050 ; MonitorSynch:instMonitor|Hcount[1] ; MonitorSynch:instMonitor|Vcount[6] ; SynchClock   ; SynchClock  ; 1.000        ; 0.003      ; 4.091      ;
; -3.049 ; MonitorSynch:instMonitor|Hcount[1] ; MonitorSynch:instMonitor|Vcount[7] ; SynchClock   ; SynchClock  ; 1.000        ; 0.003      ; 4.090      ;
; -3.047 ; MonitorSynch:instMonitor|Hcount[1] ; MonitorSynch:instMonitor|Vcount[8] ; SynchClock   ; SynchClock  ; 1.000        ; 0.003      ; 4.088      ;
; -3.021 ; MonitorSynch:instMonitor|Vcount[3] ; MonitorSynch:instMonitor|Vcount[4] ; SynchClock   ; SynchClock  ; 1.000        ; 0.000      ; 4.059      ;
; -3.015 ; MonitorSynch:instMonitor|Vcount[5] ; MonitorSynch:instMonitor|Vcount[4] ; SynchClock   ; SynchClock  ; 1.000        ; 0.000      ; 4.053      ;
; -2.993 ; MonitorSynch:instMonitor|Vcount[3] ; MonitorSynch:instMonitor|Vcount[5] ; SynchClock   ; SynchClock  ; 1.000        ; 0.000      ; 4.031      ;
+--------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'SynchClock'                                                                                                                         ;
+-------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.445 ; MonitorSynch:instMonitor|Vcount[4] ; MonitorSynch:instMonitor|Vcount[4] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; MonitorSynch:instMonitor|Vcount[5] ; MonitorSynch:instMonitor|Vcount[5] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; MonitorSynch:instMonitor|Vcount[6] ; MonitorSynch:instMonitor|Vcount[6] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; MonitorSynch:instMonitor|Vcount[7] ; MonitorSynch:instMonitor|Vcount[7] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; MonitorSynch:instMonitor|Vcount[8] ; MonitorSynch:instMonitor|Vcount[8] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; MonitorSynch:instMonitor|Vcount[9] ; MonitorSynch:instMonitor|Vcount[9] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 0.731      ;
; 0.642 ; MonitorSynch:instMonitor|Hcount[9] ; MonitorSynch:instMonitor|Hcount[9] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 0.928      ;
; 1.000 ; MonitorSynch:instMonitor|Hcount[0] ; MonitorSynch:instMonitor|Hcount[0] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 1.286      ;
; 1.027 ; MonitorSynch:instMonitor|Hcount[8] ; MonitorSynch:instMonitor|Hcount[8] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 1.313      ;
; 1.204 ; MonitorSynch:instMonitor|Hcount[4] ; MonitorSynch:instMonitor|Hcount[4] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 1.490      ;
; 1.208 ; MonitorSynch:instMonitor|Hcount[1] ; MonitorSynch:instMonitor|Hcount[1] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 1.494      ;
; 1.210 ; MonitorSynch:instMonitor|Hcount[3] ; MonitorSynch:instMonitor|Hcount[3] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 1.496      ;
; 1.212 ; MonitorSynch:instMonitor|Hcount[5] ; MonitorSynch:instMonitor|Hcount[5] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 1.498      ;
; 1.214 ; MonitorSynch:instMonitor|Hcount[6] ; MonitorSynch:instMonitor|Hcount[6] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 1.500      ;
; 1.247 ; MonitorSynch:instMonitor|Hcount[2] ; MonitorSynch:instMonitor|Hcount[2] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 1.533      ;
; 1.432 ; MonitorSynch:instMonitor|Hcount[0] ; MonitorSynch:instMonitor|Hcount[1] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 1.718      ;
; 1.460 ; MonitorSynch:instMonitor|Hcount[8] ; MonitorSynch:instMonitor|Hcount[9] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 1.746      ;
; 1.496 ; MonitorSynch:instMonitor|Hcount[7] ; MonitorSynch:instMonitor|Hcount[7] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 1.782      ;
; 1.512 ; MonitorSynch:instMonitor|Hcount[0] ; MonitorSynch:instMonitor|Hcount[2] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 1.798      ;
; 1.592 ; MonitorSynch:instMonitor|Hcount[0] ; MonitorSynch:instMonitor|Hcount[3] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 1.878      ;
; 1.636 ; MonitorSynch:instMonitor|Hcount[4] ; MonitorSynch:instMonitor|Hcount[5] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 1.922      ;
; 1.640 ; MonitorSynch:instMonitor|Hcount[1] ; MonitorSynch:instMonitor|Hcount[2] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 1.926      ;
; 1.642 ; MonitorSynch:instMonitor|Hcount[3] ; MonitorSynch:instMonitor|Hcount[4] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 1.928      ;
; 1.646 ; MonitorSynch:instMonitor|Hcount[6] ; MonitorSynch:instMonitor|Hcount[7] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 1.932      ;
; 1.672 ; MonitorSynch:instMonitor|Hcount[0] ; MonitorSynch:instMonitor|Hcount[4] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 1.958      ;
; 1.680 ; MonitorSynch:instMonitor|Hcount[2] ; MonitorSynch:instMonitor|Hcount[3] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 1.966      ;
; 1.720 ; MonitorSynch:instMonitor|Hcount[1] ; MonitorSynch:instMonitor|Hcount[3] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 2.006      ;
; 1.722 ; MonitorSynch:instMonitor|Hcount[3] ; MonitorSynch:instMonitor|Hcount[5] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 2.008      ;
; 1.726 ; MonitorSynch:instMonitor|Hcount[6] ; MonitorSynch:instMonitor|Hcount[8] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 2.012      ;
; 1.748 ; MonitorSynch:instMonitor|Hcount[5] ; MonitorSynch:instMonitor|Hcount[6] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 2.034      ;
; 1.752 ; MonitorSynch:instMonitor|Hcount[0] ; MonitorSynch:instMonitor|Hcount[5] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 2.038      ;
; 1.760 ; MonitorSynch:instMonitor|Hcount[2] ; MonitorSynch:instMonitor|Hcount[4] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 2.046      ;
; 1.800 ; MonitorSynch:instMonitor|Hcount[1] ; MonitorSynch:instMonitor|Hcount[4] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 2.086      ;
; 1.806 ; MonitorSynch:instMonitor|Hcount[6] ; MonitorSynch:instMonitor|Hcount[9] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 2.092      ;
; 1.810 ; MonitorSynch:instMonitor|Hcount[4] ; MonitorSynch:instMonitor|Hcount[6] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 2.096      ;
; 1.828 ; MonitorSynch:instMonitor|Hcount[5] ; MonitorSynch:instMonitor|Hcount[7] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 2.114      ;
; 1.840 ; MonitorSynch:instMonitor|Hcount[2] ; MonitorSynch:instMonitor|Hcount[5] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 2.126      ;
; 1.880 ; MonitorSynch:instMonitor|Hcount[1] ; MonitorSynch:instMonitor|Hcount[5] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 2.166      ;
; 1.890 ; MonitorSynch:instMonitor|Hcount[4] ; MonitorSynch:instMonitor|Hcount[7] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 2.176      ;
; 1.896 ; MonitorSynch:instMonitor|Hcount[3] ; MonitorSynch:instMonitor|Hcount[6] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 2.182      ;
; 1.908 ; MonitorSynch:instMonitor|Hcount[5] ; MonitorSynch:instMonitor|Hcount[8] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 2.194      ;
; 1.926 ; MonitorSynch:instMonitor|Hcount[0] ; MonitorSynch:instMonitor|Hcount[6] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 2.212      ;
; 1.928 ; MonitorSynch:instMonitor|Hcount[7] ; MonitorSynch:instMonitor|Hcount[8] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 2.214      ;
; 1.970 ; MonitorSynch:instMonitor|Hcount[4] ; MonitorSynch:instMonitor|Hcount[8] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 2.256      ;
; 1.976 ; MonitorSynch:instMonitor|Hcount[3] ; MonitorSynch:instMonitor|Hcount[7] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 2.262      ;
; 1.988 ; MonitorSynch:instMonitor|Hcount[5] ; MonitorSynch:instMonitor|Hcount[9] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 2.274      ;
; 2.006 ; MonitorSynch:instMonitor|Hcount[0] ; MonitorSynch:instMonitor|Hcount[7] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 2.292      ;
; 2.008 ; MonitorSynch:instMonitor|Hcount[7] ; MonitorSynch:instMonitor|Hcount[9] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 2.294      ;
; 2.014 ; MonitorSynch:instMonitor|Hcount[2] ; MonitorSynch:instMonitor|Hcount[6] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 2.300      ;
; 2.050 ; MonitorSynch:instMonitor|Hcount[4] ; MonitorSynch:instMonitor|Hcount[9] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 2.336      ;
; 2.054 ; MonitorSynch:instMonitor|Hcount[1] ; MonitorSynch:instMonitor|Hcount[6] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 2.340      ;
; 2.056 ; MonitorSynch:instMonitor|Hcount[3] ; MonitorSynch:instMonitor|Hcount[8] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 2.342      ;
; 2.061 ; MonitorSynch:instMonitor|Vcount[0] ; MonitorSynch:instMonitor|Vcount[0] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 2.347      ;
; 2.066 ; MonitorSynch:instMonitor|Vcount[3] ; MonitorSynch:instMonitor|Vcount[3] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 2.352      ;
; 2.086 ; MonitorSynch:instMonitor|Hcount[0] ; MonitorSynch:instMonitor|Hcount[8] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 2.372      ;
; 2.094 ; MonitorSynch:instMonitor|Hcount[2] ; MonitorSynch:instMonitor|Hcount[7] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 2.380      ;
; 2.117 ; MonitorSynch:instMonitor|Vcount[1] ; MonitorSynch:instMonitor|Vcount[1] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 2.403      ;
; 2.134 ; MonitorSynch:instMonitor|Hcount[1] ; MonitorSynch:instMonitor|Hcount[7] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 2.420      ;
; 2.136 ; MonitorSynch:instMonitor|Hcount[3] ; MonitorSynch:instMonitor|Hcount[9] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 2.422      ;
; 2.166 ; MonitorSynch:instMonitor|Hcount[0] ; MonitorSynch:instMonitor|Hcount[9] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 2.452      ;
; 2.174 ; MonitorSynch:instMonitor|Hcount[2] ; MonitorSynch:instMonitor|Hcount[8] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 2.460      ;
; 2.214 ; MonitorSynch:instMonitor|Hcount[1] ; MonitorSynch:instMonitor|Hcount[8] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 2.500      ;
; 2.254 ; MonitorSynch:instMonitor|Hcount[2] ; MonitorSynch:instMonitor|Hcount[9] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 2.540      ;
; 2.294 ; MonitorSynch:instMonitor|Hcount[1] ; MonitorSynch:instMonitor|Hcount[9] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 2.580      ;
; 2.326 ; MonitorSynch:instMonitor|Vcount[8] ; MonitorSynch:instMonitor|Vcount[3] ; SynchClock   ; SynchClock  ; 0.000        ; 0.001      ; 2.613      ;
; 2.327 ; MonitorSynch:instMonitor|Vcount[8] ; MonitorSynch:instMonitor|Vcount[2] ; SynchClock   ; SynchClock  ; 0.000        ; 0.001      ; 2.614      ;
; 2.327 ; MonitorSynch:instMonitor|Vcount[8] ; MonitorSynch:instMonitor|Vcount[1] ; SynchClock   ; SynchClock  ; 0.000        ; 0.001      ; 2.614      ;
; 2.329 ; MonitorSynch:instMonitor|Vcount[8] ; MonitorSynch:instMonitor|Vcount[0] ; SynchClock   ; SynchClock  ; 0.000        ; 0.001      ; 2.616      ;
; 2.398 ; MonitorSynch:instMonitor|Vcount[7] ; MonitorSynch:instMonitor|Vcount[3] ; SynchClock   ; SynchClock  ; 0.000        ; 0.001      ; 2.685      ;
; 2.399 ; MonitorSynch:instMonitor|Vcount[7] ; MonitorSynch:instMonitor|Vcount[2] ; SynchClock   ; SynchClock  ; 0.000        ; 0.001      ; 2.686      ;
; 2.399 ; MonitorSynch:instMonitor|Vcount[7] ; MonitorSynch:instMonitor|Vcount[1] ; SynchClock   ; SynchClock  ; 0.000        ; 0.001      ; 2.686      ;
; 2.401 ; MonitorSynch:instMonitor|Vcount[7] ; MonitorSynch:instMonitor|Vcount[0] ; SynchClock   ; SynchClock  ; 0.000        ; 0.001      ; 2.688      ;
; 2.404 ; MonitorSynch:instMonitor|Hcount[8] ; MonitorSynch:instMonitor|Vcount[1] ; SynchClock   ; SynchClock  ; 0.000        ; 0.004      ; 2.694      ;
; 2.405 ; MonitorSynch:instMonitor|Vcount[2] ; MonitorSynch:instMonitor|Vcount[2] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 2.691      ;
; 2.405 ; MonitorSynch:instMonitor|Hcount[8] ; MonitorSynch:instMonitor|Vcount[2] ; SynchClock   ; SynchClock  ; 0.000        ; 0.004      ; 2.695      ;
; 2.407 ; MonitorSynch:instMonitor|Hcount[8] ; MonitorSynch:instMonitor|Vcount[3] ; SynchClock   ; SynchClock  ; 0.000        ; 0.004      ; 2.697      ;
; 2.412 ; MonitorSynch:instMonitor|Hcount[8] ; MonitorSynch:instMonitor|Vcount[0] ; SynchClock   ; SynchClock  ; 0.000        ; 0.004      ; 2.702      ;
; 2.468 ; MonitorSynch:instMonitor|Hcount[9] ; MonitorSynch:instMonitor|Vcount[1] ; SynchClock   ; SynchClock  ; 0.000        ; 0.004      ; 2.758      ;
; 2.469 ; MonitorSynch:instMonitor|Hcount[9] ; MonitorSynch:instMonitor|Vcount[2] ; SynchClock   ; SynchClock  ; 0.000        ; 0.004      ; 2.759      ;
; 2.471 ; MonitorSynch:instMonitor|Hcount[9] ; MonitorSynch:instMonitor|Vcount[3] ; SynchClock   ; SynchClock  ; 0.000        ; 0.004      ; 2.761      ;
; 2.476 ; MonitorSynch:instMonitor|Hcount[9] ; MonitorSynch:instMonitor|Vcount[0] ; SynchClock   ; SynchClock  ; 0.000        ; 0.004      ; 2.766      ;
; 2.477 ; MonitorSynch:instMonitor|Hcount[1] ; MonitorSynch:instMonitor|Hcount[0] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 2.763      ;
; 2.493 ; MonitorSynch:instMonitor|Vcount[0] ; MonitorSynch:instMonitor|Vcount[1] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 2.779      ;
; 2.507 ; MonitorSynch:instMonitor|Vcount[2] ; MonitorSynch:instMonitor|Vcount[3] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 2.793      ;
; 2.526 ; MonitorSynch:instMonitor|Hcount[8] ; MonitorSynch:instMonitor|Hcount[0] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 2.812      ;
; 2.526 ; MonitorSynch:instMonitor|Hcount[8] ; MonitorSynch:instMonitor|Hcount[1] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 2.812      ;
; 2.526 ; MonitorSynch:instMonitor|Hcount[8] ; MonitorSynch:instMonitor|Hcount[2] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 2.812      ;
; 2.526 ; MonitorSynch:instMonitor|Hcount[8] ; MonitorSynch:instMonitor|Hcount[3] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 2.812      ;
; 2.526 ; MonitorSynch:instMonitor|Hcount[8] ; MonitorSynch:instMonitor|Hcount[4] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 2.812      ;
; 2.526 ; MonitorSynch:instMonitor|Hcount[8] ; MonitorSynch:instMonitor|Hcount[5] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 2.812      ;
; 2.526 ; MonitorSynch:instMonitor|Hcount[8] ; MonitorSynch:instMonitor|Hcount[6] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 2.812      ;
; 2.526 ; MonitorSynch:instMonitor|Hcount[8] ; MonitorSynch:instMonitor|Hcount[7] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 2.812      ;
; 2.536 ; MonitorSynch:instMonitor|Hcount[4] ; MonitorSynch:instMonitor|Vcount[9] ; SynchClock   ; SynchClock  ; 0.000        ; 0.004      ; 2.826      ;
; 2.582 ; MonitorSynch:instMonitor|Vcount[1] ; MonitorSynch:instMonitor|Vcount[3] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 2.868      ;
; 2.605 ; MonitorSynch:instMonitor|Vcount[0] ; MonitorSynch:instMonitor|Vcount[3] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 2.891      ;
; 2.606 ; MonitorSynch:instMonitor|Hcount[6] ; MonitorSynch:instMonitor|Hcount[0] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 2.892      ;
; 2.606 ; MonitorSynch:instMonitor|Hcount[6] ; MonitorSynch:instMonitor|Hcount[1] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 2.892      ;
; 2.606 ; MonitorSynch:instMonitor|Hcount[6] ; MonitorSynch:instMonitor|Hcount[2] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 2.892      ;
; 2.606 ; MonitorSynch:instMonitor|Hcount[6] ; MonitorSynch:instMonitor|Hcount[3] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 2.892      ;
; 2.606 ; MonitorSynch:instMonitor|Hcount[6] ; MonitorSynch:instMonitor|Hcount[4] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 2.892      ;
+-------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'matixClk'                                                                                                                                                                                                                                                                              ;
+-------+----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                          ; To Node                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.461 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a0 ; charrom:inst|altsyncram:altsyncram_component|altsyncram_v581:auto_generated|ram_block1a0~porta_address_reg3           ; matixClk     ; matixClk    ; 0.000        ; 0.029      ; 1.740      ;
; 1.483 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a3 ; charrom:inst|altsyncram:altsyncram_component|altsyncram_v581:auto_generated|ram_block1a0~porta_address_reg6           ; matixClk     ; matixClk    ; 0.000        ; 0.019      ; 1.752      ;
; 1.483 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1 ; charrom:inst|altsyncram:altsyncram_component|altsyncram_v581:auto_generated|ram_block1a0~porta_address_reg4           ; matixClk     ; matixClk    ; 0.000        ; 0.016      ; 1.749      ;
; 1.490 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a4 ; charrom:inst|altsyncram:altsyncram_component|altsyncram_v581:auto_generated|ram_block1a0~porta_address_reg7           ; matixClk     ; matixClk    ; 0.000        ; 0.024      ; 1.764      ;
; 1.742 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a2 ; charrom:inst|altsyncram:altsyncram_component|altsyncram_v581:auto_generated|ram_block1a0~porta_address_reg5           ; matixClk     ; matixClk    ; 0.000        ; 0.038      ; 2.030      ;
; 2.012 ; MonitorSynch:instMonitor|Vcount[4]                                                                 ; charrom:inst|altsyncram:altsyncram_component|altsyncram_v581:auto_generated|ram_block1a0~porta_address_reg2           ; SynchClock   ; matixClk    ; 0.000        ; 0.086      ; 2.348      ;
; 2.164 ; MonitorSynch:instMonitor|Vcount[9]                                                                 ; charrom:inst|altsyncram:altsyncram_component|altsyncram_v581:auto_generated|ram_block1a0~porta_address_reg2           ; SynchClock   ; matixClk    ; 0.000        ; 0.086      ; 2.500      ;
; 2.195 ; MonitorSynch:instMonitor|Vcount[3]                                                                 ; charrom:inst|altsyncram:altsyncram_component|altsyncram_v581:auto_generated|ram_block1a0~porta_address_reg1           ; SynchClock   ; matixClk    ; 0.000        ; 0.086      ; 2.531      ;
; 2.205 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a5 ; charrom:inst|altsyncram:altsyncram_component|altsyncram_v581:auto_generated|ram_block1a0~porta_address_reg8           ; matixClk     ; matixClk    ; 0.000        ; 0.030      ; 2.485      ;
; 2.254 ; MonitorSynch:instMonitor|Hcount[8]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a3~porta_address_reg3 ; SynchClock   ; matixClk    ; 0.000        ; 0.094      ; 2.598      ;
; 2.254 ; MonitorSynch:instMonitor|Hcount[8]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1~porta_address_reg0 ; SynchClock   ; matixClk    ; 0.000        ; 0.097      ; 2.601      ;
; 2.257 ; MonitorSynch:instMonitor|Hcount[8]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a3~porta_address_reg1 ; SynchClock   ; matixClk    ; 0.000        ; 0.094      ; 2.601      ;
; 2.265 ; MonitorSynch:instMonitor|Hcount[8]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1~porta_address_reg2 ; SynchClock   ; matixClk    ; 0.000        ; 0.097      ; 2.612      ;
; 2.266 ; MonitorSynch:instMonitor|Hcount[8]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1~porta_address_reg1 ; SynchClock   ; matixClk    ; 0.000        ; 0.097      ; 2.613      ;
; 2.271 ; MonitorSynch:instMonitor|Hcount[8]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a0~porta_address_reg3 ; SynchClock   ; matixClk    ; 0.000        ; 0.084      ; 2.605      ;
; 2.283 ; MonitorSynch:instMonitor|Hcount[8]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a4~porta_address_reg0 ; SynchClock   ; matixClk    ; 0.000        ; 0.089      ; 2.622      ;
; 2.284 ; MonitorSynch:instMonitor|Hcount[8]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a0~porta_address_reg1 ; SynchClock   ; matixClk    ; 0.000        ; 0.084      ; 2.618      ;
; 2.293 ; MonitorSynch:instMonitor|Hcount[8]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a5~porta_address_reg0 ; SynchClock   ; matixClk    ; 0.000        ; 0.083      ; 2.626      ;
; 2.297 ; MonitorSynch:instMonitor|Vcount[6]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a0~porta_address_reg5 ; SynchClock   ; matixClk    ; 0.000        ; 0.081      ; 2.628      ;
; 2.298 ; MonitorSynch:instMonitor|Hcount[8]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a4~porta_address_reg1 ; SynchClock   ; matixClk    ; 0.000        ; 0.089      ; 2.637      ;
; 2.299 ; MonitorSynch:instMonitor|Hcount[8]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a4~porta_address_reg2 ; SynchClock   ; matixClk    ; 0.000        ; 0.089      ; 2.638      ;
; 2.305 ; MonitorSynch:instMonitor|Hcount[8]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a5~porta_address_reg2 ; SynchClock   ; matixClk    ; 0.000        ; 0.083      ; 2.638      ;
; 2.306 ; MonitorSynch:instMonitor|Hcount[8]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a5~porta_address_reg3 ; SynchClock   ; matixClk    ; 0.000        ; 0.083      ; 2.639      ;
; 2.309 ; MonitorSynch:instMonitor|Hcount[8]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a2~porta_address_reg1 ; SynchClock   ; matixClk    ; 0.000        ; 0.075      ; 2.634      ;
; 2.312 ; MonitorSynch:instMonitor|Hcount[8]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a5~porta_address_reg1 ; SynchClock   ; matixClk    ; 0.000        ; 0.083      ; 2.645      ;
; 2.314 ; MonitorSynch:instMonitor|Hcount[8]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a2~porta_address_reg3 ; SynchClock   ; matixClk    ; 0.000        ; 0.075      ; 2.639      ;
; 2.316 ; MonitorSynch:instMonitor|Hcount[8]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a2~porta_address_reg2 ; SynchClock   ; matixClk    ; 0.000        ; 0.075      ; 2.641      ;
; 2.319 ; MonitorSynch:instMonitor|Hcount[6]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a3~porta_address_reg1 ; SynchClock   ; matixClk    ; 0.000        ; 0.094      ; 2.663      ;
; 2.328 ; MonitorSynch:instMonitor|Hcount[6]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1~porta_address_reg1 ; SynchClock   ; matixClk    ; 0.000        ; 0.097      ; 2.675      ;
; 2.329 ; MonitorSynch:instMonitor|Hcount[8]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1~porta_address_reg3 ; SynchClock   ; matixClk    ; 0.000        ; 0.097      ; 2.676      ;
; 2.346 ; MonitorSynch:instMonitor|Hcount[6]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a0~porta_address_reg1 ; SynchClock   ; matixClk    ; 0.000        ; 0.084      ; 2.680      ;
; 2.360 ; MonitorSynch:instMonitor|Hcount[6]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a4~porta_address_reg1 ; SynchClock   ; matixClk    ; 0.000        ; 0.089      ; 2.699      ;
; 2.371 ; MonitorSynch:instMonitor|Hcount[6]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a2~porta_address_reg1 ; SynchClock   ; matixClk    ; 0.000        ; 0.075      ; 2.696      ;
; 2.374 ; MonitorSynch:instMonitor|Hcount[6]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a5~porta_address_reg1 ; SynchClock   ; matixClk    ; 0.000        ; 0.083      ; 2.707      ;
; 2.452 ; MonitorSynch:instMonitor|Vcount[8]                                                                 ; charrom:inst|altsyncram:altsyncram_component|altsyncram_v581:auto_generated|ram_block1a0~porta_address_reg2           ; SynchClock   ; matixClk    ; 0.000        ; 0.087      ; 2.789      ;
; 2.464 ; MonitorSynch:instMonitor|Hcount[5]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1~porta_address_reg0 ; SynchClock   ; matixClk    ; 0.000        ; 0.097      ; 2.811      ;
; 2.484 ; MonitorSynch:instMonitor|Vcount[2]                                                                 ; charrom:inst|altsyncram:altsyncram_component|altsyncram_v581:auto_generated|ram_block1a0~porta_address_reg0           ; SynchClock   ; matixClk    ; 0.000        ; 0.086      ; 2.820      ;
; 2.493 ; MonitorSynch:instMonitor|Hcount[5]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a4~porta_address_reg0 ; SynchClock   ; matixClk    ; 0.000        ; 0.089      ; 2.832      ;
; 2.503 ; MonitorSynch:instMonitor|Hcount[5]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a5~porta_address_reg0 ; SynchClock   ; matixClk    ; 0.000        ; 0.083      ; 2.836      ;
; 2.563 ; MonitorSynch:instMonitor|Vcount[5]                                                                 ; charrom:inst|altsyncram:altsyncram_component|altsyncram_v581:auto_generated|ram_block1a0~porta_address_reg2           ; SynchClock   ; matixClk    ; 0.000        ; 0.086      ; 2.899      ;
; 2.577 ; MonitorSynch:instMonitor|Hcount[7]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a3~porta_address_reg1 ; SynchClock   ; matixClk    ; 0.000        ; 0.094      ; 2.921      ;
; 2.586 ; MonitorSynch:instMonitor|Hcount[7]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1~porta_address_reg1 ; SynchClock   ; matixClk    ; 0.000        ; 0.097      ; 2.933      ;
; 2.604 ; MonitorSynch:instMonitor|Hcount[7]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a0~porta_address_reg1 ; SynchClock   ; matixClk    ; 0.000        ; 0.084      ; 2.938      ;
; 2.609 ; MonitorSynch:instMonitor|Hcount[8]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a4~porta_address_reg3 ; SynchClock   ; matixClk    ; 0.000        ; 0.089      ; 2.948      ;
; 2.618 ; MonitorSynch:instMonitor|Hcount[7]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a4~porta_address_reg1 ; SynchClock   ; matixClk    ; 0.000        ; 0.089      ; 2.957      ;
; 2.623 ; MonitorSynch:instMonitor|Vcount[7]                                                                 ; charrom:inst|altsyncram:altsyncram_component|altsyncram_v581:auto_generated|ram_block1a0~porta_address_reg2           ; SynchClock   ; matixClk    ; 0.000        ; 0.087      ; 2.960      ;
; 2.629 ; MonitorSynch:instMonitor|Hcount[7]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a2~porta_address_reg1 ; SynchClock   ; matixClk    ; 0.000        ; 0.075      ; 2.954      ;
; 2.632 ; MonitorSynch:instMonitor|Hcount[8]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a0~porta_address_reg2 ; SynchClock   ; matixClk    ; 0.000        ; 0.084      ; 2.966      ;
; 2.632 ; MonitorSynch:instMonitor|Hcount[7]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a5~porta_address_reg1 ; SynchClock   ; matixClk    ; 0.000        ; 0.083      ; 2.965      ;
; 2.640 ; MonitorSynch:instMonitor|Hcount[8]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a3~porta_address_reg2 ; SynchClock   ; matixClk    ; 0.000        ; 0.094      ; 2.984      ;
; 2.646 ; MonitorSynch:instMonitor|Vcount[6]                                                                 ; charrom:inst|altsyncram:altsyncram_component|altsyncram_v581:auto_generated|ram_block1a0~porta_address_reg2           ; SynchClock   ; matixClk    ; 0.000        ; 0.087      ; 2.983      ;
; 2.649 ; MonitorSynch:instMonitor|Hcount[7]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1~porta_address_reg0 ; SynchClock   ; matixClk    ; 0.000        ; 0.097      ; 2.996      ;
; 2.651 ; MonitorSynch:instMonitor|Hcount[8]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a2~porta_address_reg0 ; SynchClock   ; matixClk    ; 0.000        ; 0.075      ; 2.976      ;
; 2.656 ; MonitorSynch:instMonitor|Hcount[8]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a0~porta_address_reg0 ; SynchClock   ; matixClk    ; 0.000        ; 0.084      ; 2.990      ;
; 2.660 ; MonitorSynch:instMonitor|Vcount[6]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a2~porta_address_reg5 ; SynchClock   ; matixClk    ; 0.000        ; 0.072      ; 2.982      ;
; 2.661 ; MonitorSynch:instMonitor|Hcount[8]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a3~porta_address_reg0 ; SynchClock   ; matixClk    ; 0.000        ; 0.094      ; 3.005      ;
; 2.662 ; MonitorSynch:instMonitor|Vcount[6]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1~porta_address_reg5 ; SynchClock   ; matixClk    ; 0.000        ; 0.094      ; 3.006      ;
; 2.664 ; MonitorSynch:instMonitor|Hcount[7]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1~porta_address_reg2 ; SynchClock   ; matixClk    ; 0.000        ; 0.097      ; 3.011      ;
; 2.672 ; MonitorSynch:instMonitor|Hcount[9]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a3~porta_address_reg3 ; SynchClock   ; matixClk    ; 0.000        ; 0.094      ; 3.016      ;
; 2.675 ; MonitorSynch:instMonitor|Vcount[6]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a3~porta_address_reg5 ; SynchClock   ; matixClk    ; 0.000        ; 0.091      ; 3.016      ;
; 2.676 ; MonitorSynch:instMonitor|Vcount[6]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a4~porta_address_reg5 ; SynchClock   ; matixClk    ; 0.000        ; 0.086      ; 3.012      ;
; 2.678 ; MonitorSynch:instMonitor|Hcount[7]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a4~porta_address_reg0 ; SynchClock   ; matixClk    ; 0.000        ; 0.089      ; 3.017      ;
; 2.681 ; MonitorSynch:instMonitor|Vcount[6]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a5~porta_address_reg5 ; SynchClock   ; matixClk    ; 0.000        ; 0.080      ; 3.011      ;
; 2.688 ; MonitorSynch:instMonitor|Hcount[7]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a5~porta_address_reg0 ; SynchClock   ; matixClk    ; 0.000        ; 0.083      ; 3.021      ;
; 2.689 ; MonitorSynch:instMonitor|Hcount[9]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a0~porta_address_reg3 ; SynchClock   ; matixClk    ; 0.000        ; 0.084      ; 3.023      ;
; 2.698 ; MonitorSynch:instMonitor|Hcount[7]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a4~porta_address_reg2 ; SynchClock   ; matixClk    ; 0.000        ; 0.089      ; 3.037      ;
; 2.704 ; MonitorSynch:instMonitor|Hcount[7]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a5~porta_address_reg2 ; SynchClock   ; matixClk    ; 0.000        ; 0.083      ; 3.037      ;
; 2.715 ; MonitorSynch:instMonitor|Hcount[7]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a2~porta_address_reg2 ; SynchClock   ; matixClk    ; 0.000        ; 0.075      ; 3.040      ;
; 2.724 ; MonitorSynch:instMonitor|Hcount[9]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a5~porta_address_reg3 ; SynchClock   ; matixClk    ; 0.000        ; 0.083      ; 3.057      ;
; 2.732 ; MonitorSynch:instMonitor|Hcount[9]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a2~porta_address_reg3 ; SynchClock   ; matixClk    ; 0.000        ; 0.075      ; 3.057      ;
; 2.747 ; MonitorSynch:instMonitor|Hcount[9]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1~porta_address_reg3 ; SynchClock   ; matixClk    ; 0.000        ; 0.097      ; 3.094      ;
; 2.828 ; MonitorSynch:instMonitor|Vcount[6]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a0~porta_address_reg6 ; SynchClock   ; matixClk    ; 0.000        ; 0.081      ; 3.159      ;
; 2.861 ; MonitorSynch:instMonitor|Hcount[5]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a2~porta_address_reg0 ; SynchClock   ; matixClk    ; 0.000        ; 0.075      ; 3.186      ;
; 2.864 ; MonitorSynch:instMonitor|Vcount[8]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a0~porta_address_reg7 ; SynchClock   ; matixClk    ; 0.000        ; 0.081      ; 3.195      ;
; 2.866 ; MonitorSynch:instMonitor|Vcount[8]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a0~porta_address_reg8 ; SynchClock   ; matixClk    ; 0.000        ; 0.081      ; 3.197      ;
; 2.866 ; MonitorSynch:instMonitor|Hcount[5]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a0~porta_address_reg0 ; SynchClock   ; matixClk    ; 0.000        ; 0.084      ; 3.200      ;
; 2.871 ; MonitorSynch:instMonitor|Hcount[5]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a3~porta_address_reg0 ; SynchClock   ; matixClk    ; 0.000        ; 0.094      ; 3.215      ;
; 2.901 ; MonitorSynch:instMonitor|Hcount[9]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1~porta_address_reg0 ; SynchClock   ; matixClk    ; 0.000        ; 0.097      ; 3.248      ;
; 2.907 ; MonitorSynch:instMonitor|Vcount[6]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a0~porta_address_reg7 ; SynchClock   ; matixClk    ; 0.000        ; 0.081      ; 3.238      ;
; 2.908 ; MonitorSynch:instMonitor|Hcount[9]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a3~porta_address_reg1 ; SynchClock   ; matixClk    ; 0.000        ; 0.094      ; 3.252      ;
; 2.917 ; MonitorSynch:instMonitor|Hcount[9]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1~porta_address_reg2 ; SynchClock   ; matixClk    ; 0.000        ; 0.097      ; 3.264      ;
; 2.917 ; MonitorSynch:instMonitor|Hcount[9]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1~porta_address_reg1 ; SynchClock   ; matixClk    ; 0.000        ; 0.097      ; 3.264      ;
; 2.930 ; MonitorSynch:instMonitor|Hcount[9]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a4~porta_address_reg0 ; SynchClock   ; matixClk    ; 0.000        ; 0.089      ; 3.269      ;
; 2.935 ; MonitorSynch:instMonitor|Hcount[9]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a0~porta_address_reg1 ; SynchClock   ; matixClk    ; 0.000        ; 0.084      ; 3.269      ;
; 2.940 ; MonitorSynch:instMonitor|Hcount[9]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a5~porta_address_reg0 ; SynchClock   ; matixClk    ; 0.000        ; 0.083      ; 3.273      ;
; 2.949 ; MonitorSynch:instMonitor|Hcount[9]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a4~porta_address_reg1 ; SynchClock   ; matixClk    ; 0.000        ; 0.089      ; 3.288      ;
; 2.951 ; MonitorSynch:instMonitor|Hcount[9]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a4~porta_address_reg2 ; SynchClock   ; matixClk    ; 0.000        ; 0.089      ; 3.290      ;
; 2.957 ; MonitorSynch:instMonitor|Hcount[9]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a5~porta_address_reg2 ; SynchClock   ; matixClk    ; 0.000        ; 0.083      ; 3.290      ;
; 2.960 ; MonitorSynch:instMonitor|Hcount[9]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a2~porta_address_reg1 ; SynchClock   ; matixClk    ; 0.000        ; 0.075      ; 3.285      ;
; 2.963 ; MonitorSynch:instMonitor|Hcount[9]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a5~porta_address_reg1 ; SynchClock   ; matixClk    ; 0.000        ; 0.083      ; 3.296      ;
; 2.968 ; MonitorSynch:instMonitor|Hcount[9]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a2~porta_address_reg2 ; SynchClock   ; matixClk    ; 0.000        ; 0.075      ; 3.293      ;
; 2.989 ; MonitorSynch:instMonitor|Vcount[6]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a0~porta_address_reg8 ; SynchClock   ; matixClk    ; 0.000        ; 0.081      ; 3.320      ;
; 3.027 ; MonitorSynch:instMonitor|Hcount[9]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a4~porta_address_reg3 ; SynchClock   ; matixClk    ; 0.000        ; 0.089      ; 3.366      ;
; 3.031 ; MonitorSynch:instMonitor|Hcount[7]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a0~porta_address_reg2 ; SynchClock   ; matixClk    ; 0.000        ; 0.084      ; 3.365      ;
; 3.039 ; MonitorSynch:instMonitor|Hcount[7]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a3~porta_address_reg2 ; SynchClock   ; matixClk    ; 0.000        ; 0.094      ; 3.383      ;
; 3.046 ; MonitorSynch:instMonitor|Hcount[7]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a2~porta_address_reg0 ; SynchClock   ; matixClk    ; 0.000        ; 0.075      ; 3.371      ;
; 3.051 ; MonitorSynch:instMonitor|Hcount[7]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a0~porta_address_reg0 ; SynchClock   ; matixClk    ; 0.000        ; 0.084      ; 3.385      ;
; 3.056 ; MonitorSynch:instMonitor|Hcount[7]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a3~porta_address_reg0 ; SynchClock   ; matixClk    ; 0.000        ; 0.094      ; 3.400      ;
; 3.068 ; MonitorSynch:instMonitor|Vcount[4]                                                                 ; charrom:inst|altsyncram:altsyncram_component|altsyncram_v581:auto_generated|ram_block1a0~porta_address_reg1           ; SynchClock   ; matixClk    ; 0.000        ; 0.086      ; 3.404      ;
; 3.076 ; MonitorSynch:instMonitor|Vcount[6]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a0~porta_address_reg9 ; SynchClock   ; matixClk    ; 0.000        ; 0.081      ; 3.407      ;
+-------+----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'matixClk'                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                 ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------+
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; matixClk ; Rise       ; charrom:inst|altsyncram:altsyncram_component|altsyncram_v581:auto_generated|q_a[0]                                     ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; matixClk ; Rise       ; charrom:inst|altsyncram:altsyncram_component|altsyncram_v581:auto_generated|q_a[0]                                     ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; matixClk ; Rise       ; charrom:inst|altsyncram:altsyncram_component|altsyncram_v581:auto_generated|q_a[1]                                     ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; matixClk ; Rise       ; charrom:inst|altsyncram:altsyncram_component|altsyncram_v581:auto_generated|q_a[1]                                     ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; matixClk ; Rise       ; charrom:inst|altsyncram:altsyncram_component|altsyncram_v581:auto_generated|q_a[2]                                     ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; matixClk ; Rise       ; charrom:inst|altsyncram:altsyncram_component|altsyncram_v581:auto_generated|q_a[2]                                     ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; matixClk ; Rise       ; charrom:inst|altsyncram:altsyncram_component|altsyncram_v581:auto_generated|q_a[3]                                     ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; matixClk ; Rise       ; charrom:inst|altsyncram:altsyncram_component|altsyncram_v581:auto_generated|q_a[3]                                     ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; matixClk ; Rise       ; charrom:inst|altsyncram:altsyncram_component|altsyncram_v581:auto_generated|q_a[4]                                     ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; matixClk ; Rise       ; charrom:inst|altsyncram:altsyncram_component|altsyncram_v581:auto_generated|q_a[4]                                     ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; matixClk ; Rise       ; charrom:inst|altsyncram:altsyncram_component|altsyncram_v581:auto_generated|q_a[5]                                     ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; matixClk ; Rise       ; charrom:inst|altsyncram:altsyncram_component|altsyncram_v581:auto_generated|q_a[5]                                     ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; matixClk ; Rise       ; charrom:inst|altsyncram:altsyncram_component|altsyncram_v581:auto_generated|q_a[6]                                     ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; matixClk ; Rise       ; charrom:inst|altsyncram:altsyncram_component|altsyncram_v581:auto_generated|q_a[6]                                     ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; matixClk ; Rise       ; charrom:inst|altsyncram:altsyncram_component|altsyncram_v581:auto_generated|q_a[7]                                     ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; matixClk ; Rise       ; charrom:inst|altsyncram:altsyncram_component|altsyncram_v581:auto_generated|q_a[7]                                     ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; matixClk ; Rise       ; charrom:inst|altsyncram:altsyncram_component|altsyncram_v581:auto_generated|ram_block1a0~porta_address_reg0            ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; matixClk ; Rise       ; charrom:inst|altsyncram:altsyncram_component|altsyncram_v581:auto_generated|ram_block1a0~porta_address_reg0            ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; matixClk ; Rise       ; charrom:inst|altsyncram:altsyncram_component|altsyncram_v581:auto_generated|ram_block1a0~porta_address_reg1            ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; matixClk ; Rise       ; charrom:inst|altsyncram:altsyncram_component|altsyncram_v581:auto_generated|ram_block1a0~porta_address_reg1            ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; matixClk ; Rise       ; charrom:inst|altsyncram:altsyncram_component|altsyncram_v581:auto_generated|ram_block1a0~porta_address_reg2            ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; matixClk ; Rise       ; charrom:inst|altsyncram:altsyncram_component|altsyncram_v581:auto_generated|ram_block1a0~porta_address_reg2            ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; matixClk ; Rise       ; charrom:inst|altsyncram:altsyncram_component|altsyncram_v581:auto_generated|ram_block1a0~porta_address_reg3            ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; matixClk ; Rise       ; charrom:inst|altsyncram:altsyncram_component|altsyncram_v581:auto_generated|ram_block1a0~porta_address_reg3            ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; matixClk ; Rise       ; charrom:inst|altsyncram:altsyncram_component|altsyncram_v581:auto_generated|ram_block1a0~porta_address_reg4            ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; matixClk ; Rise       ; charrom:inst|altsyncram:altsyncram_component|altsyncram_v581:auto_generated|ram_block1a0~porta_address_reg4            ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; matixClk ; Rise       ; charrom:inst|altsyncram:altsyncram_component|altsyncram_v581:auto_generated|ram_block1a0~porta_address_reg5            ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; matixClk ; Rise       ; charrom:inst|altsyncram:altsyncram_component|altsyncram_v581:auto_generated|ram_block1a0~porta_address_reg5            ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; matixClk ; Rise       ; charrom:inst|altsyncram:altsyncram_component|altsyncram_v581:auto_generated|ram_block1a0~porta_address_reg6            ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; matixClk ; Rise       ; charrom:inst|altsyncram:altsyncram_component|altsyncram_v581:auto_generated|ram_block1a0~porta_address_reg6            ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; matixClk ; Rise       ; charrom:inst|altsyncram:altsyncram_component|altsyncram_v581:auto_generated|ram_block1a0~porta_address_reg7            ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; matixClk ; Rise       ; charrom:inst|altsyncram:altsyncram_component|altsyncram_v581:auto_generated|ram_block1a0~porta_address_reg7            ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; matixClk ; Rise       ; charrom:inst|altsyncram:altsyncram_component|altsyncram_v581:auto_generated|ram_block1a0~porta_address_reg8            ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; matixClk ; Rise       ; charrom:inst|altsyncram:altsyncram_component|altsyncram_v581:auto_generated|ram_block1a0~porta_address_reg8            ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a0                     ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a0                     ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a0~porta_address_reg1  ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a0~porta_address_reg1  ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a0~porta_address_reg10 ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a0~porta_address_reg10 ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a0~porta_address_reg11 ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a0~porta_address_reg11 ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a0~porta_address_reg2  ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a0~porta_address_reg2  ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a0~porta_address_reg3  ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a0~porta_address_reg3  ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a0~porta_address_reg4  ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a0~porta_address_reg4  ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a0~porta_address_reg5  ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a0~porta_address_reg5  ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a0~porta_address_reg6  ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a0~porta_address_reg6  ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a0~porta_address_reg7  ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a0~porta_address_reg7  ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a0~porta_address_reg8  ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a0~porta_address_reg8  ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a0~porta_address_reg9  ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a0~porta_address_reg9  ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1                     ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1                     ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1~porta_address_reg0  ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1~porta_address_reg0  ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1~porta_address_reg1  ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1~porta_address_reg1  ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1~porta_address_reg10 ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1~porta_address_reg10 ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1~porta_address_reg11 ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1~porta_address_reg11 ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1~porta_address_reg2  ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1~porta_address_reg2  ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1~porta_address_reg3  ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1~porta_address_reg3  ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1~porta_address_reg4  ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1~porta_address_reg4  ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1~porta_address_reg5  ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1~porta_address_reg5  ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1~porta_address_reg6  ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1~porta_address_reg6  ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1~porta_address_reg7  ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1~porta_address_reg7  ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1~porta_address_reg8  ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1~porta_address_reg8  ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1~porta_address_reg9  ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1~porta_address_reg9  ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a2                     ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a2                     ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a2~porta_address_reg0  ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a2~porta_address_reg0  ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a2~porta_address_reg1  ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a2~porta_address_reg1  ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a2~porta_address_reg10 ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a2~porta_address_reg10 ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a2~porta_address_reg11 ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a2~porta_address_reg11 ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a2~porta_address_reg2  ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a2~porta_address_reg2  ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a2~porta_address_reg3  ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a2~porta_address_reg3  ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'SynchClock'                                                                             ;
+--------+--------------+----------------+------------------+------------+------------+------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                             ;
+--------+--------------+----------------+------------------+------------+------------+------------------------------------+
; -1.631 ; 1.000        ; 2.631          ; Port Rate        ; SynchClock ; Rise       ; SynchClock                         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; SynchClock ; Rise       ; MonitorSynch:instMonitor|Hcount[0] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; SynchClock ; Rise       ; MonitorSynch:instMonitor|Hcount[0] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; SynchClock ; Rise       ; MonitorSynch:instMonitor|Hcount[1] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; SynchClock ; Rise       ; MonitorSynch:instMonitor|Hcount[1] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; SynchClock ; Rise       ; MonitorSynch:instMonitor|Hcount[2] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; SynchClock ; Rise       ; MonitorSynch:instMonitor|Hcount[2] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; SynchClock ; Rise       ; MonitorSynch:instMonitor|Hcount[3] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; SynchClock ; Rise       ; MonitorSynch:instMonitor|Hcount[3] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; SynchClock ; Rise       ; MonitorSynch:instMonitor|Hcount[4] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; SynchClock ; Rise       ; MonitorSynch:instMonitor|Hcount[4] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; SynchClock ; Rise       ; MonitorSynch:instMonitor|Hcount[5] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; SynchClock ; Rise       ; MonitorSynch:instMonitor|Hcount[5] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; SynchClock ; Rise       ; MonitorSynch:instMonitor|Hcount[6] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; SynchClock ; Rise       ; MonitorSynch:instMonitor|Hcount[6] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; SynchClock ; Rise       ; MonitorSynch:instMonitor|Hcount[7] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; SynchClock ; Rise       ; MonitorSynch:instMonitor|Hcount[7] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; SynchClock ; Rise       ; MonitorSynch:instMonitor|Hcount[8] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; SynchClock ; Rise       ; MonitorSynch:instMonitor|Hcount[8] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; SynchClock ; Rise       ; MonitorSynch:instMonitor|Hcount[9] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; SynchClock ; Rise       ; MonitorSynch:instMonitor|Hcount[9] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; SynchClock ; Rise       ; MonitorSynch:instMonitor|Vcount[0] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; SynchClock ; Rise       ; MonitorSynch:instMonitor|Vcount[0] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; SynchClock ; Rise       ; MonitorSynch:instMonitor|Vcount[1] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; SynchClock ; Rise       ; MonitorSynch:instMonitor|Vcount[1] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; SynchClock ; Rise       ; MonitorSynch:instMonitor|Vcount[2] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; SynchClock ; Rise       ; MonitorSynch:instMonitor|Vcount[2] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; SynchClock ; Rise       ; MonitorSynch:instMonitor|Vcount[3] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; SynchClock ; Rise       ; MonitorSynch:instMonitor|Vcount[3] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; SynchClock ; Rise       ; MonitorSynch:instMonitor|Vcount[4] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; SynchClock ; Rise       ; MonitorSynch:instMonitor|Vcount[4] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; SynchClock ; Rise       ; MonitorSynch:instMonitor|Vcount[5] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; SynchClock ; Rise       ; MonitorSynch:instMonitor|Vcount[5] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; SynchClock ; Rise       ; MonitorSynch:instMonitor|Vcount[6] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; SynchClock ; Rise       ; MonitorSynch:instMonitor|Vcount[6] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; SynchClock ; Rise       ; MonitorSynch:instMonitor|Vcount[7] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; SynchClock ; Rise       ; MonitorSynch:instMonitor|Vcount[7] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; SynchClock ; Rise       ; MonitorSynch:instMonitor|Vcount[8] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; SynchClock ; Rise       ; MonitorSynch:instMonitor|Vcount[8] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; SynchClock ; Rise       ; MonitorSynch:instMonitor|Vcount[9] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; SynchClock ; Rise       ; MonitorSynch:instMonitor|Vcount[9] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SynchClock ; Rise       ; SynchClock|combout                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SynchClock ; Rise       ; SynchClock|combout                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SynchClock ; Rise       ; SynchClock~clkctrl|inclk[0]        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SynchClock ; Rise       ; SynchClock~clkctrl|inclk[0]        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SynchClock ; Rise       ; SynchClock~clkctrl|outclk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SynchClock ; Rise       ; SynchClock~clkctrl|outclk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SynchClock ; Rise       ; instMonitor|Hcount[0]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SynchClock ; Rise       ; instMonitor|Hcount[0]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SynchClock ; Rise       ; instMonitor|Hcount[1]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SynchClock ; Rise       ; instMonitor|Hcount[1]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SynchClock ; Rise       ; instMonitor|Hcount[2]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SynchClock ; Rise       ; instMonitor|Hcount[2]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SynchClock ; Rise       ; instMonitor|Hcount[3]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SynchClock ; Rise       ; instMonitor|Hcount[3]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SynchClock ; Rise       ; instMonitor|Hcount[4]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SynchClock ; Rise       ; instMonitor|Hcount[4]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SynchClock ; Rise       ; instMonitor|Hcount[5]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SynchClock ; Rise       ; instMonitor|Hcount[5]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SynchClock ; Rise       ; instMonitor|Hcount[6]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SynchClock ; Rise       ; instMonitor|Hcount[6]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SynchClock ; Rise       ; instMonitor|Hcount[7]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SynchClock ; Rise       ; instMonitor|Hcount[7]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SynchClock ; Rise       ; instMonitor|Hcount[8]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SynchClock ; Rise       ; instMonitor|Hcount[8]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SynchClock ; Rise       ; instMonitor|Hcount[9]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SynchClock ; Rise       ; instMonitor|Hcount[9]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SynchClock ; Rise       ; instMonitor|Vcount[0]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SynchClock ; Rise       ; instMonitor|Vcount[0]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SynchClock ; Rise       ; instMonitor|Vcount[1]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SynchClock ; Rise       ; instMonitor|Vcount[1]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SynchClock ; Rise       ; instMonitor|Vcount[2]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SynchClock ; Rise       ; instMonitor|Vcount[2]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SynchClock ; Rise       ; instMonitor|Vcount[3]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SynchClock ; Rise       ; instMonitor|Vcount[3]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SynchClock ; Rise       ; instMonitor|Vcount[4]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SynchClock ; Rise       ; instMonitor|Vcount[4]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SynchClock ; Rise       ; instMonitor|Vcount[5]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SynchClock ; Rise       ; instMonitor|Vcount[5]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SynchClock ; Rise       ; instMonitor|Vcount[6]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SynchClock ; Rise       ; instMonitor|Vcount[6]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SynchClock ; Rise       ; instMonitor|Vcount[7]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SynchClock ; Rise       ; instMonitor|Vcount[7]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SynchClock ; Rise       ; instMonitor|Vcount[8]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SynchClock ; Rise       ; instMonitor|Vcount[8]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SynchClock ; Rise       ; instMonitor|Vcount[9]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SynchClock ; Rise       ; instMonitor|Vcount[9]|clk          ;
+--------+--------------+----------------+------------------+------------+------------+------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Reset     ; SynchClock ; 2.130 ; 2.130 ; Rise       ; SynchClock      ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; Reset     ; SynchClock ; -0.837 ; -0.837 ; Rise       ; SynchClock      ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; Hsynch    ; SynchClock ; 9.639  ; 9.639  ; Rise       ; SynchClock      ;
; Vsynch    ; SynchClock ; 9.202  ; 9.202  ; Rise       ; SynchClock      ;
; blueOut   ; SynchClock ; 13.067 ; 13.067 ; Rise       ; SynchClock      ;
; greenOut  ; SynchClock ; 13.070 ; 13.070 ; Rise       ; SynchClock      ;
; redOut    ; SynchClock ; 12.447 ; 12.447 ; Rise       ; SynchClock      ;
; blueOut   ; matixClk   ; 12.152 ; 12.152 ; Rise       ; matixClk        ;
; greenOut  ; matixClk   ; 12.155 ; 12.155 ; Rise       ; matixClk        ;
; redOut    ; matixClk   ; 11.532 ; 11.532 ; Rise       ; matixClk        ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; Hsynch    ; SynchClock ; 8.298  ; 8.298  ; Rise       ; SynchClock      ;
; Vsynch    ; SynchClock ; 8.576  ; 8.576  ; Rise       ; SynchClock      ;
; blueOut   ; SynchClock ; 8.416  ; 8.416  ; Rise       ; SynchClock      ;
; greenOut  ; SynchClock ; 8.413  ; 8.413  ; Rise       ; SynchClock      ;
; redOut    ; SynchClock ; 8.578  ; 8.578  ; Rise       ; SynchClock      ;
; blueOut   ; matixClk   ; 10.662 ; 10.662 ; Rise       ; matixClk        ;
; greenOut  ; matixClk   ; 10.665 ; 10.665 ; Rise       ; matixClk        ;
; redOut    ; matixClk   ; 10.042 ; 10.042 ; Rise       ; matixClk        ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------+
; Propagation Delay                                     ;
+---------------+-------------+-------+----+----+-------+
; Input Port    ; Output Port ; RR    ; RF ; FR ; FF    ;
+---------------+-------------+-------+----+----+-------+
; blueIn        ; blueOut     ; 7.479 ;    ;    ; 7.479 ;
; greenInSignal ; greenOut    ; 7.593 ;    ;    ; 7.593 ;
; redIn         ; redOut      ; 7.915 ;    ;    ; 7.915 ;
+---------------+-------------+-------+----+----+-------+


+-------------------------------------------------------+
; Minimum Propagation Delay                             ;
+---------------+-------------+-------+----+----+-------+
; Input Port    ; Output Port ; RR    ; RF ; FR ; FF    ;
+---------------+-------------+-------+----+----+-------+
; blueIn        ; blueOut     ; 7.479 ;    ;    ; 7.479 ;
; greenInSignal ; greenOut    ; 7.593 ;    ;    ; 7.593 ;
; redIn         ; redOut      ; 7.915 ;    ;    ; 7.915 ;
+---------------+-------------+-------+----+----+-------+


+-------------------------------------+
; Fast Model Setup Summary            ;
+------------+--------+---------------+
; Clock      ; Slack  ; End Point TNS ;
+------------+--------+---------------+
; matixClk   ; -1.314 ; -76.188       ;
; SynchClock ; -0.766 ; -10.520       ;
+------------+--------+---------------+


+------------------------------------+
; Fast Model Hold Summary            ;
+------------+-------+---------------+
; Clock      ; Slack ; End Point TNS ;
+------------+-------+---------------+
; SynchClock ; 0.215 ; 0.000         ;
; matixClk   ; 0.561 ; 0.000         ;
+------------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+------------+--------+------------------+
; Clock      ; Slack  ; End Point TNS    ;
+------------+--------+------------------+
; matixClk   ; -1.423 ; -271.750         ;
; SynchClock ; -1.380 ; -21.380          ;
+------------+--------+------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'matixClk'                                                                                                                                                                                                               ;
+--------+------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.314 ; MonitorSynch:instMonitor|Vcount[0] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a4~porta_address_reg11 ; SynchClock   ; matixClk    ; 1.000        ; 0.071      ; 2.384      ;
; -1.309 ; MonitorSynch:instMonitor|Vcount[0] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a5~porta_address_reg11 ; SynchClock   ; matixClk    ; 1.000        ; 0.066      ; 2.374      ;
; -1.307 ; MonitorSynch:instMonitor|Vcount[0] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1~porta_address_reg11 ; SynchClock   ; matixClk    ; 1.000        ; 0.079      ; 2.385      ;
; -1.302 ; MonitorSynch:instMonitor|Vcount[0] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a3~porta_address_reg11 ; SynchClock   ; matixClk    ; 1.000        ; 0.076      ; 2.377      ;
; -1.301 ; MonitorSynch:instMonitor|Vcount[0] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a2~porta_address_reg11 ; SynchClock   ; matixClk    ; 1.000        ; 0.060      ; 2.360      ;
; -1.294 ; MonitorSynch:instMonitor|Vcount[3] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a4~porta_address_reg11 ; SynchClock   ; matixClk    ; 1.000        ; 0.071      ; 2.364      ;
; -1.289 ; MonitorSynch:instMonitor|Vcount[3] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a5~porta_address_reg11 ; SynchClock   ; matixClk    ; 1.000        ; 0.066      ; 2.354      ;
; -1.287 ; MonitorSynch:instMonitor|Vcount[3] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1~porta_address_reg11 ; SynchClock   ; matixClk    ; 1.000        ; 0.079      ; 2.365      ;
; -1.285 ; MonitorSynch:instMonitor|Vcount[0] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a4~porta_address_reg10 ; SynchClock   ; matixClk    ; 1.000        ; 0.071      ; 2.355      ;
; -1.282 ; MonitorSynch:instMonitor|Vcount[3] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a3~porta_address_reg11 ; SynchClock   ; matixClk    ; 1.000        ; 0.076      ; 2.357      ;
; -1.281 ; MonitorSynch:instMonitor|Vcount[0] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a5~porta_address_reg10 ; SynchClock   ; matixClk    ; 1.000        ; 0.066      ; 2.346      ;
; -1.281 ; MonitorSynch:instMonitor|Vcount[3] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a2~porta_address_reg11 ; SynchClock   ; matixClk    ; 1.000        ; 0.060      ; 2.340      ;
; -1.275 ; MonitorSynch:instMonitor|Vcount[0] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a2~porta_address_reg10 ; SynchClock   ; matixClk    ; 1.000        ; 0.060      ; 2.334      ;
; -1.272 ; MonitorSynch:instMonitor|Vcount[0] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1~porta_address_reg10 ; SynchClock   ; matixClk    ; 1.000        ; 0.079      ; 2.350      ;
; -1.269 ; MonitorSynch:instMonitor|Vcount[6] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a4~porta_address_reg11 ; SynchClock   ; matixClk    ; 1.000        ; 0.072      ; 2.340      ;
; -1.266 ; MonitorSynch:instMonitor|Vcount[0] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a3~porta_address_reg10 ; SynchClock   ; matixClk    ; 1.000        ; 0.076      ; 2.341      ;
; -1.266 ; MonitorSynch:instMonitor|Vcount[7] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a4~porta_address_reg11 ; SynchClock   ; matixClk    ; 1.000        ; 0.072      ; 2.337      ;
; -1.265 ; MonitorSynch:instMonitor|Vcount[3] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a4~porta_address_reg10 ; SynchClock   ; matixClk    ; 1.000        ; 0.071      ; 2.335      ;
; -1.264 ; MonitorSynch:instMonitor|Vcount[6] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a5~porta_address_reg11 ; SynchClock   ; matixClk    ; 1.000        ; 0.067      ; 2.330      ;
; -1.262 ; MonitorSynch:instMonitor|Vcount[6] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1~porta_address_reg11 ; SynchClock   ; matixClk    ; 1.000        ; 0.080      ; 2.341      ;
; -1.261 ; MonitorSynch:instMonitor|Vcount[3] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a5~porta_address_reg10 ; SynchClock   ; matixClk    ; 1.000        ; 0.066      ; 2.326      ;
; -1.261 ; MonitorSynch:instMonitor|Vcount[7] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a5~porta_address_reg11 ; SynchClock   ; matixClk    ; 1.000        ; 0.067      ; 2.327      ;
; -1.259 ; MonitorSynch:instMonitor|Vcount[7] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1~porta_address_reg11 ; SynchClock   ; matixClk    ; 1.000        ; 0.080      ; 2.338      ;
; -1.257 ; MonitorSynch:instMonitor|Vcount[6] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a3~porta_address_reg11 ; SynchClock   ; matixClk    ; 1.000        ; 0.077      ; 2.333      ;
; -1.256 ; MonitorSynch:instMonitor|Vcount[6] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a2~porta_address_reg11 ; SynchClock   ; matixClk    ; 1.000        ; 0.061      ; 2.316      ;
; -1.255 ; MonitorSynch:instMonitor|Vcount[3] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a2~porta_address_reg10 ; SynchClock   ; matixClk    ; 1.000        ; 0.060      ; 2.314      ;
; -1.254 ; MonitorSynch:instMonitor|Vcount[7] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a3~porta_address_reg11 ; SynchClock   ; matixClk    ; 1.000        ; 0.077      ; 2.330      ;
; -1.253 ; MonitorSynch:instMonitor|Vcount[7] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a2~porta_address_reg11 ; SynchClock   ; matixClk    ; 1.000        ; 0.061      ; 2.313      ;
; -1.252 ; MonitorSynch:instMonitor|Hcount[1] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a4~porta_address_reg11 ; SynchClock   ; matixClk    ; 1.000        ; 0.075      ; 2.326      ;
; -1.252 ; MonitorSynch:instMonitor|Vcount[3] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1~porta_address_reg10 ; SynchClock   ; matixClk    ; 1.000        ; 0.079      ; 2.330      ;
; -1.248 ; MonitorSynch:instMonitor|Hcount[1] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1~porta_address_reg8  ; SynchClock   ; matixClk    ; 1.000        ; 0.083      ; 2.330      ;
; -1.247 ; MonitorSynch:instMonitor|Hcount[1] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a5~porta_address_reg11 ; SynchClock   ; matixClk    ; 1.000        ; 0.070      ; 2.316      ;
; -1.246 ; MonitorSynch:instMonitor|Vcount[3] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a3~porta_address_reg10 ; SynchClock   ; matixClk    ; 1.000        ; 0.076      ; 2.321      ;
; -1.245 ; MonitorSynch:instMonitor|Hcount[1] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1~porta_address_reg11 ; SynchClock   ; matixClk    ; 1.000        ; 0.083      ; 2.327      ;
; -1.243 ; MonitorSynch:instMonitor|Hcount[0] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a4~porta_address_reg11 ; SynchClock   ; matixClk    ; 1.000        ; 0.075      ; 2.317      ;
; -1.240 ; MonitorSynch:instMonitor|Hcount[1] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a3~porta_address_reg11 ; SynchClock   ; matixClk    ; 1.000        ; 0.080      ; 2.319      ;
; -1.240 ; MonitorSynch:instMonitor|Vcount[6] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a4~porta_address_reg10 ; SynchClock   ; matixClk    ; 1.000        ; 0.072      ; 2.311      ;
; -1.239 ; MonitorSynch:instMonitor|Hcount[1] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a2~porta_address_reg11 ; SynchClock   ; matixClk    ; 1.000        ; 0.064      ; 2.302      ;
; -1.239 ; MonitorSynch:instMonitor|Hcount[0] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1~porta_address_reg8  ; SynchClock   ; matixClk    ; 1.000        ; 0.083      ; 2.321      ;
; -1.238 ; MonitorSynch:instMonitor|Hcount[1] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a3~porta_address_reg8  ; SynchClock   ; matixClk    ; 1.000        ; 0.080      ; 2.317      ;
; -1.238 ; MonitorSynch:instMonitor|Hcount[0] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a5~porta_address_reg11 ; SynchClock   ; matixClk    ; 1.000        ; 0.070      ; 2.307      ;
; -1.237 ; MonitorSynch:instMonitor|Vcount[5] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a4~porta_address_reg11 ; SynchClock   ; matixClk    ; 1.000        ; 0.071      ; 2.307      ;
; -1.237 ; MonitorSynch:instMonitor|Vcount[7] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a4~porta_address_reg10 ; SynchClock   ; matixClk    ; 1.000        ; 0.072      ; 2.308      ;
; -1.236 ; MonitorSynch:instMonitor|Vcount[6] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a5~porta_address_reg10 ; SynchClock   ; matixClk    ; 1.000        ; 0.067      ; 2.302      ;
; -1.236 ; MonitorSynch:instMonitor|Hcount[0] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1~porta_address_reg11 ; SynchClock   ; matixClk    ; 1.000        ; 0.083      ; 2.318      ;
; -1.233 ; MonitorSynch:instMonitor|Vcount[7] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a5~porta_address_reg10 ; SynchClock   ; matixClk    ; 1.000        ; 0.067      ; 2.299      ;
; -1.232 ; MonitorSynch:instMonitor|Vcount[5] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a5~porta_address_reg11 ; SynchClock   ; matixClk    ; 1.000        ; 0.066      ; 2.297      ;
; -1.231 ; MonitorSynch:instMonitor|Hcount[0] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a3~porta_address_reg11 ; SynchClock   ; matixClk    ; 1.000        ; 0.080      ; 2.310      ;
; -1.230 ; MonitorSynch:instMonitor|Vcount[6] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a2~porta_address_reg10 ; SynchClock   ; matixClk    ; 1.000        ; 0.061      ; 2.290      ;
; -1.230 ; MonitorSynch:instMonitor|Vcount[5] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1~porta_address_reg11 ; SynchClock   ; matixClk    ; 1.000        ; 0.079      ; 2.308      ;
; -1.230 ; MonitorSynch:instMonitor|Hcount[0] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a2~porta_address_reg11 ; SynchClock   ; matixClk    ; 1.000        ; 0.064      ; 2.293      ;
; -1.229 ; MonitorSynch:instMonitor|Vcount[0] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1~porta_address_reg8  ; SynchClock   ; matixClk    ; 1.000        ; 0.079      ; 2.307      ;
; -1.229 ; MonitorSynch:instMonitor|Hcount[0] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a3~porta_address_reg8  ; SynchClock   ; matixClk    ; 1.000        ; 0.080      ; 2.308      ;
; -1.227 ; MonitorSynch:instMonitor|Vcount[6] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1~porta_address_reg10 ; SynchClock   ; matixClk    ; 1.000        ; 0.080      ; 2.306      ;
; -1.227 ; MonitorSynch:instMonitor|Vcount[7] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a2~porta_address_reg10 ; SynchClock   ; matixClk    ; 1.000        ; 0.061      ; 2.287      ;
; -1.226 ; MonitorSynch:instMonitor|Vcount[1] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a4~porta_address_reg11 ; SynchClock   ; matixClk    ; 1.000        ; 0.071      ; 2.296      ;
; -1.225 ; MonitorSynch:instMonitor|Vcount[5] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a3~porta_address_reg11 ; SynchClock   ; matixClk    ; 1.000        ; 0.076      ; 2.300      ;
; -1.224 ; MonitorSynch:instMonitor|Vcount[5] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a2~porta_address_reg11 ; SynchClock   ; matixClk    ; 1.000        ; 0.060      ; 2.283      ;
; -1.224 ; MonitorSynch:instMonitor|Vcount[7] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1~porta_address_reg10 ; SynchClock   ; matixClk    ; 1.000        ; 0.080      ; 2.303      ;
; -1.223 ; MonitorSynch:instMonitor|Hcount[1] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a4~porta_address_reg10 ; SynchClock   ; matixClk    ; 1.000        ; 0.075      ; 2.297      ;
; -1.221 ; MonitorSynch:instMonitor|Vcount[1] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a5~porta_address_reg11 ; SynchClock   ; matixClk    ; 1.000        ; 0.066      ; 2.286      ;
; -1.221 ; MonitorSynch:instMonitor|Vcount[6] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a3~porta_address_reg10 ; SynchClock   ; matixClk    ; 1.000        ; 0.077      ; 2.297      ;
; -1.219 ; MonitorSynch:instMonitor|Vcount[1] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1~porta_address_reg11 ; SynchClock   ; matixClk    ; 1.000        ; 0.079      ; 2.297      ;
; -1.219 ; MonitorSynch:instMonitor|Hcount[1] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a5~porta_address_reg10 ; SynchClock   ; matixClk    ; 1.000        ; 0.070      ; 2.288      ;
; -1.219 ; MonitorSynch:instMonitor|Vcount[0] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a3~porta_address_reg8  ; SynchClock   ; matixClk    ; 1.000        ; 0.076      ; 2.294      ;
; -1.218 ; MonitorSynch:instMonitor|Vcount[7] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a3~porta_address_reg10 ; SynchClock   ; matixClk    ; 1.000        ; 0.077      ; 2.294      ;
; -1.217 ; MonitorSynch:instMonitor|Hcount[1] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a3~porta_address_reg7  ; SynchClock   ; matixClk    ; 1.000        ; 0.080      ; 2.296      ;
; -1.215 ; MonitorSynch:instMonitor|Vcount[8] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a4~porta_address_reg11 ; SynchClock   ; matixClk    ; 1.000        ; 0.072      ; 2.286      ;
; -1.214 ; MonitorSynch:instMonitor|Vcount[1] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a3~porta_address_reg11 ; SynchClock   ; matixClk    ; 1.000        ; 0.076      ; 2.289      ;
; -1.214 ; MonitorSynch:instMonitor|Hcount[0] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a4~porta_address_reg10 ; SynchClock   ; matixClk    ; 1.000        ; 0.075      ; 2.288      ;
; -1.213 ; MonitorSynch:instMonitor|Vcount[1] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a2~porta_address_reg11 ; SynchClock   ; matixClk    ; 1.000        ; 0.060      ; 2.272      ;
; -1.213 ; MonitorSynch:instMonitor|Hcount[1] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a2~porta_address_reg10 ; SynchClock   ; matixClk    ; 1.000        ; 0.064      ; 2.276      ;
; -1.210 ; MonitorSynch:instMonitor|Hcount[1] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1~porta_address_reg10 ; SynchClock   ; matixClk    ; 1.000        ; 0.083      ; 2.292      ;
; -1.210 ; MonitorSynch:instMonitor|Vcount[8] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a5~porta_address_reg11 ; SynchClock   ; matixClk    ; 1.000        ; 0.067      ; 2.276      ;
; -1.210 ; MonitorSynch:instMonitor|Hcount[0] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a5~porta_address_reg10 ; SynchClock   ; matixClk    ; 1.000        ; 0.070      ; 2.279      ;
; -1.209 ; MonitorSynch:instMonitor|Vcount[3] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1~porta_address_reg8  ; SynchClock   ; matixClk    ; 1.000        ; 0.079      ; 2.287      ;
; -1.208 ; MonitorSynch:instMonitor|Vcount[8] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1~porta_address_reg11 ; SynchClock   ; matixClk    ; 1.000        ; 0.080      ; 2.287      ;
; -1.208 ; MonitorSynch:instMonitor|Vcount[5] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a4~porta_address_reg10 ; SynchClock   ; matixClk    ; 1.000        ; 0.071      ; 2.278      ;
; -1.208 ; MonitorSynch:instMonitor|Hcount[0] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a3~porta_address_reg7  ; SynchClock   ; matixClk    ; 1.000        ; 0.080      ; 2.287      ;
; -1.204 ; MonitorSynch:instMonitor|Hcount[1] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a3~porta_address_reg10 ; SynchClock   ; matixClk    ; 1.000        ; 0.080      ; 2.283      ;
; -1.204 ; MonitorSynch:instMonitor|Vcount[5] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a5~porta_address_reg10 ; SynchClock   ; matixClk    ; 1.000        ; 0.066      ; 2.269      ;
; -1.204 ; MonitorSynch:instMonitor|Hcount[0] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a2~porta_address_reg10 ; SynchClock   ; matixClk    ; 1.000        ; 0.064      ; 2.267      ;
; -1.203 ; MonitorSynch:instMonitor|Vcount[8] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a3~porta_address_reg11 ; SynchClock   ; matixClk    ; 1.000        ; 0.077      ; 2.279      ;
; -1.202 ; MonitorSynch:instMonitor|Vcount[8] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a2~porta_address_reg11 ; SynchClock   ; matixClk    ; 1.000        ; 0.061      ; 2.262      ;
; -1.201 ; MonitorSynch:instMonitor|Hcount[0] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1~porta_address_reg10 ; SynchClock   ; matixClk    ; 1.000        ; 0.083      ; 2.283      ;
; -1.199 ; MonitorSynch:instMonitor|Vcount[3] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a3~porta_address_reg8  ; SynchClock   ; matixClk    ; 1.000        ; 0.076      ; 2.274      ;
; -1.198 ; MonitorSynch:instMonitor|Vcount[5] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a2~porta_address_reg10 ; SynchClock   ; matixClk    ; 1.000        ; 0.060      ; 2.257      ;
; -1.197 ; MonitorSynch:instMonitor|Vcount[1] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a4~porta_address_reg10 ; SynchClock   ; matixClk    ; 1.000        ; 0.071      ; 2.267      ;
; -1.195 ; MonitorSynch:instMonitor|Vcount[5] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1~porta_address_reg10 ; SynchClock   ; matixClk    ; 1.000        ; 0.079      ; 2.273      ;
; -1.195 ; MonitorSynch:instMonitor|Hcount[0] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a3~porta_address_reg10 ; SynchClock   ; matixClk    ; 1.000        ; 0.080      ; 2.274      ;
; -1.193 ; MonitorSynch:instMonitor|Vcount[1] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a5~porta_address_reg10 ; SynchClock   ; matixClk    ; 1.000        ; 0.066      ; 2.258      ;
; -1.193 ; MonitorSynch:instMonitor|Vcount[0] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a3~porta_address_reg7  ; SynchClock   ; matixClk    ; 1.000        ; 0.076      ; 2.268      ;
; -1.191 ; MonitorSynch:instMonitor|Hcount[1] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a4~porta_address_reg9  ; SynchClock   ; matixClk    ; 1.000        ; 0.075      ; 2.265      ;
; -1.189 ; MonitorSynch:instMonitor|Vcount[5] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a3~porta_address_reg10 ; SynchClock   ; matixClk    ; 1.000        ; 0.076      ; 2.264      ;
; -1.187 ; MonitorSynch:instMonitor|Vcount[1] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a2~porta_address_reg10 ; SynchClock   ; matixClk    ; 1.000        ; 0.060      ; 2.246      ;
; -1.186 ; MonitorSynch:instMonitor|Vcount[2] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a4~porta_address_reg11 ; SynchClock   ; matixClk    ; 1.000        ; 0.071      ; 2.256      ;
; -1.186 ; MonitorSynch:instMonitor|Vcount[8] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a4~porta_address_reg10 ; SynchClock   ; matixClk    ; 1.000        ; 0.072      ; 2.257      ;
; -1.184 ; MonitorSynch:instMonitor|Vcount[1] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1~porta_address_reg10 ; SynchClock   ; matixClk    ; 1.000        ; 0.079      ; 2.262      ;
; -1.184 ; MonitorSynch:instMonitor|Vcount[6] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1~porta_address_reg8  ; SynchClock   ; matixClk    ; 1.000        ; 0.080      ; 2.263      ;
; -1.182 ; MonitorSynch:instMonitor|Vcount[8] ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a5~porta_address_reg10 ; SynchClock   ; matixClk    ; 1.000        ; 0.067      ; 2.248      ;
+--------+------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'SynchClock'                                                                                                                         ;
+--------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.766 ; MonitorSynch:instMonitor|Vcount[2] ; MonitorSynch:instMonitor|Vcount[0] ; SynchClock   ; SynchClock  ; 1.000        ; 0.000      ; 1.798      ;
; -0.766 ; MonitorSynch:instMonitor|Vcount[2] ; MonitorSynch:instMonitor|Vcount[1] ; SynchClock   ; SynchClock  ; 1.000        ; 0.000      ; 1.798      ;
; -0.766 ; MonitorSynch:instMonitor|Vcount[2] ; MonitorSynch:instMonitor|Vcount[3] ; SynchClock   ; SynchClock  ; 1.000        ; 0.000      ; 1.798      ;
; -0.766 ; MonitorSynch:instMonitor|Vcount[2] ; MonitorSynch:instMonitor|Vcount[2] ; SynchClock   ; SynchClock  ; 1.000        ; 0.000      ; 1.798      ;
; -0.754 ; MonitorSynch:instMonitor|Hcount[4] ; MonitorSynch:instMonitor|Vcount[0] ; SynchClock   ; SynchClock  ; 1.000        ; 0.004      ; 1.790      ;
; -0.754 ; MonitorSynch:instMonitor|Hcount[4] ; MonitorSynch:instMonitor|Vcount[1] ; SynchClock   ; SynchClock  ; 1.000        ; 0.004      ; 1.790      ;
; -0.754 ; MonitorSynch:instMonitor|Hcount[4] ; MonitorSynch:instMonitor|Vcount[3] ; SynchClock   ; SynchClock  ; 1.000        ; 0.004      ; 1.790      ;
; -0.754 ; MonitorSynch:instMonitor|Hcount[4] ; MonitorSynch:instMonitor|Vcount[2] ; SynchClock   ; SynchClock  ; 1.000        ; 0.004      ; 1.790      ;
; -0.730 ; MonitorSynch:instMonitor|Hcount[7] ; MonitorSynch:instMonitor|Vcount[0] ; SynchClock   ; SynchClock  ; 1.000        ; 0.004      ; 1.766      ;
; -0.730 ; MonitorSynch:instMonitor|Hcount[7] ; MonitorSynch:instMonitor|Vcount[1] ; SynchClock   ; SynchClock  ; 1.000        ; 0.004      ; 1.766      ;
; -0.730 ; MonitorSynch:instMonitor|Hcount[7] ; MonitorSynch:instMonitor|Vcount[3] ; SynchClock   ; SynchClock  ; 1.000        ; 0.004      ; 1.766      ;
; -0.730 ; MonitorSynch:instMonitor|Hcount[7] ; MonitorSynch:instMonitor|Vcount[2] ; SynchClock   ; SynchClock  ; 1.000        ; 0.004      ; 1.766      ;
; -0.713 ; MonitorSynch:instMonitor|Hcount[5] ; MonitorSynch:instMonitor|Vcount[0] ; SynchClock   ; SynchClock  ; 1.000        ; 0.004      ; 1.749      ;
; -0.713 ; MonitorSynch:instMonitor|Hcount[5] ; MonitorSynch:instMonitor|Vcount[1] ; SynchClock   ; SynchClock  ; 1.000        ; 0.004      ; 1.749      ;
; -0.713 ; MonitorSynch:instMonitor|Hcount[5] ; MonitorSynch:instMonitor|Vcount[3] ; SynchClock   ; SynchClock  ; 1.000        ; 0.004      ; 1.749      ;
; -0.713 ; MonitorSynch:instMonitor|Hcount[5] ; MonitorSynch:instMonitor|Vcount[2] ; SynchClock   ; SynchClock  ; 1.000        ; 0.004      ; 1.749      ;
; -0.707 ; MonitorSynch:instMonitor|Vcount[2] ; MonitorSynch:instMonitor|Vcount[6] ; SynchClock   ; SynchClock  ; 1.000        ; -0.001     ; 1.738      ;
; -0.707 ; MonitorSynch:instMonitor|Vcount[2] ; MonitorSynch:instMonitor|Vcount[8] ; SynchClock   ; SynchClock  ; 1.000        ; -0.001     ; 1.738      ;
; -0.706 ; MonitorSynch:instMonitor|Vcount[2] ; MonitorSynch:instMonitor|Vcount[7] ; SynchClock   ; SynchClock  ; 1.000        ; -0.001     ; 1.737      ;
; -0.701 ; MonitorSynch:instMonitor|Vcount[0] ; MonitorSynch:instMonitor|Vcount[0] ; SynchClock   ; SynchClock  ; 1.000        ; 0.000      ; 1.733      ;
; -0.701 ; MonitorSynch:instMonitor|Vcount[0] ; MonitorSynch:instMonitor|Vcount[1] ; SynchClock   ; SynchClock  ; 1.000        ; 0.000      ; 1.733      ;
; -0.701 ; MonitorSynch:instMonitor|Vcount[0] ; MonitorSynch:instMonitor|Vcount[3] ; SynchClock   ; SynchClock  ; 1.000        ; 0.000      ; 1.733      ;
; -0.701 ; MonitorSynch:instMonitor|Vcount[0] ; MonitorSynch:instMonitor|Vcount[2] ; SynchClock   ; SynchClock  ; 1.000        ; 0.000      ; 1.733      ;
; -0.694 ; MonitorSynch:instMonitor|Hcount[4] ; MonitorSynch:instMonitor|Vcount[6] ; SynchClock   ; SynchClock  ; 1.000        ; 0.003      ; 1.729      ;
; -0.694 ; MonitorSynch:instMonitor|Hcount[4] ; MonitorSynch:instMonitor|Vcount[8] ; SynchClock   ; SynchClock  ; 1.000        ; 0.003      ; 1.729      ;
; -0.693 ; MonitorSynch:instMonitor|Hcount[4] ; MonitorSynch:instMonitor|Vcount[7] ; SynchClock   ; SynchClock  ; 1.000        ; 0.003      ; 1.728      ;
; -0.671 ; MonitorSynch:instMonitor|Vcount[5] ; MonitorSynch:instMonitor|Vcount[0] ; SynchClock   ; SynchClock  ; 1.000        ; 0.000      ; 1.703      ;
; -0.671 ; MonitorSynch:instMonitor|Vcount[5] ; MonitorSynch:instMonitor|Vcount[1] ; SynchClock   ; SynchClock  ; 1.000        ; 0.000      ; 1.703      ;
; -0.671 ; MonitorSynch:instMonitor|Vcount[5] ; MonitorSynch:instMonitor|Vcount[3] ; SynchClock   ; SynchClock  ; 1.000        ; 0.000      ; 1.703      ;
; -0.671 ; MonitorSynch:instMonitor|Vcount[5] ; MonitorSynch:instMonitor|Vcount[2] ; SynchClock   ; SynchClock  ; 1.000        ; 0.000      ; 1.703      ;
; -0.671 ; MonitorSynch:instMonitor|Hcount[6] ; MonitorSynch:instMonitor|Vcount[0] ; SynchClock   ; SynchClock  ; 1.000        ; 0.004      ; 1.707      ;
; -0.671 ; MonitorSynch:instMonitor|Hcount[6] ; MonitorSynch:instMonitor|Vcount[1] ; SynchClock   ; SynchClock  ; 1.000        ; 0.004      ; 1.707      ;
; -0.671 ; MonitorSynch:instMonitor|Hcount[6] ; MonitorSynch:instMonitor|Vcount[3] ; SynchClock   ; SynchClock  ; 1.000        ; 0.004      ; 1.707      ;
; -0.671 ; MonitorSynch:instMonitor|Hcount[6] ; MonitorSynch:instMonitor|Vcount[2] ; SynchClock   ; SynchClock  ; 1.000        ; 0.004      ; 1.707      ;
; -0.670 ; MonitorSynch:instMonitor|Hcount[7] ; MonitorSynch:instMonitor|Vcount[6] ; SynchClock   ; SynchClock  ; 1.000        ; 0.003      ; 1.705      ;
; -0.670 ; MonitorSynch:instMonitor|Hcount[7] ; MonitorSynch:instMonitor|Vcount[8] ; SynchClock   ; SynchClock  ; 1.000        ; 0.003      ; 1.705      ;
; -0.669 ; MonitorSynch:instMonitor|Hcount[7] ; MonitorSynch:instMonitor|Vcount[7] ; SynchClock   ; SynchClock  ; 1.000        ; 0.003      ; 1.704      ;
; -0.667 ; MonitorSynch:instMonitor|Vcount[1] ; MonitorSynch:instMonitor|Vcount[0] ; SynchClock   ; SynchClock  ; 1.000        ; 0.000      ; 1.699      ;
; -0.667 ; MonitorSynch:instMonitor|Vcount[1] ; MonitorSynch:instMonitor|Vcount[1] ; SynchClock   ; SynchClock  ; 1.000        ; 0.000      ; 1.699      ;
; -0.667 ; MonitorSynch:instMonitor|Vcount[1] ; MonitorSynch:instMonitor|Vcount[3] ; SynchClock   ; SynchClock  ; 1.000        ; 0.000      ; 1.699      ;
; -0.667 ; MonitorSynch:instMonitor|Vcount[1] ; MonitorSynch:instMonitor|Vcount[2] ; SynchClock   ; SynchClock  ; 1.000        ; 0.000      ; 1.699      ;
; -0.657 ; MonitorSynch:instMonitor|Hcount[1] ; MonitorSynch:instMonitor|Vcount[0] ; SynchClock   ; SynchClock  ; 1.000        ; 0.004      ; 1.693      ;
; -0.657 ; MonitorSynch:instMonitor|Hcount[1] ; MonitorSynch:instMonitor|Vcount[1] ; SynchClock   ; SynchClock  ; 1.000        ; 0.004      ; 1.693      ;
; -0.657 ; MonitorSynch:instMonitor|Hcount[1] ; MonitorSynch:instMonitor|Vcount[3] ; SynchClock   ; SynchClock  ; 1.000        ; 0.004      ; 1.693      ;
; -0.657 ; MonitorSynch:instMonitor|Hcount[1] ; MonitorSynch:instMonitor|Vcount[2] ; SynchClock   ; SynchClock  ; 1.000        ; 0.004      ; 1.693      ;
; -0.653 ; MonitorSynch:instMonitor|Hcount[5] ; MonitorSynch:instMonitor|Vcount[6] ; SynchClock   ; SynchClock  ; 1.000        ; 0.003      ; 1.688      ;
; -0.653 ; MonitorSynch:instMonitor|Hcount[5] ; MonitorSynch:instMonitor|Vcount[8] ; SynchClock   ; SynchClock  ; 1.000        ; 0.003      ; 1.688      ;
; -0.652 ; MonitorSynch:instMonitor|Hcount[5] ; MonitorSynch:instMonitor|Vcount[7] ; SynchClock   ; SynchClock  ; 1.000        ; 0.003      ; 1.687      ;
; -0.649 ; MonitorSynch:instMonitor|Hcount[2] ; MonitorSynch:instMonitor|Vcount[0] ; SynchClock   ; SynchClock  ; 1.000        ; 0.004      ; 1.685      ;
; -0.649 ; MonitorSynch:instMonitor|Hcount[2] ; MonitorSynch:instMonitor|Vcount[1] ; SynchClock   ; SynchClock  ; 1.000        ; 0.004      ; 1.685      ;
; -0.649 ; MonitorSynch:instMonitor|Hcount[2] ; MonitorSynch:instMonitor|Vcount[3] ; SynchClock   ; SynchClock  ; 1.000        ; 0.004      ; 1.685      ;
; -0.649 ; MonitorSynch:instMonitor|Hcount[2] ; MonitorSynch:instMonitor|Vcount[2] ; SynchClock   ; SynchClock  ; 1.000        ; 0.004      ; 1.685      ;
; -0.642 ; MonitorSynch:instMonitor|Vcount[0] ; MonitorSynch:instMonitor|Vcount[6] ; SynchClock   ; SynchClock  ; 1.000        ; -0.001     ; 1.673      ;
; -0.642 ; MonitorSynch:instMonitor|Vcount[0] ; MonitorSynch:instMonitor|Vcount[8] ; SynchClock   ; SynchClock  ; 1.000        ; -0.001     ; 1.673      ;
; -0.641 ; MonitorSynch:instMonitor|Vcount[0] ; MonitorSynch:instMonitor|Vcount[7] ; SynchClock   ; SynchClock  ; 1.000        ; -0.001     ; 1.672      ;
; -0.618 ; MonitorSynch:instMonitor|Vcount[2] ; MonitorSynch:instMonitor|Vcount[4] ; SynchClock   ; SynchClock  ; 1.000        ; 0.000      ; 1.650      ;
; -0.618 ; MonitorSynch:instMonitor|Vcount[3] ; MonitorSynch:instMonitor|Vcount[0] ; SynchClock   ; SynchClock  ; 1.000        ; 0.000      ; 1.650      ;
; -0.618 ; MonitorSynch:instMonitor|Vcount[3] ; MonitorSynch:instMonitor|Vcount[1] ; SynchClock   ; SynchClock  ; 1.000        ; 0.000      ; 1.650      ;
; -0.618 ; MonitorSynch:instMonitor|Vcount[3] ; MonitorSynch:instMonitor|Vcount[3] ; SynchClock   ; SynchClock  ; 1.000        ; 0.000      ; 1.650      ;
; -0.618 ; MonitorSynch:instMonitor|Vcount[3] ; MonitorSynch:instMonitor|Vcount[2] ; SynchClock   ; SynchClock  ; 1.000        ; 0.000      ; 1.650      ;
; -0.614 ; MonitorSynch:instMonitor|Vcount[2] ; MonitorSynch:instMonitor|Vcount[5] ; SynchClock   ; SynchClock  ; 1.000        ; 0.000      ; 1.646      ;
; -0.612 ; MonitorSynch:instMonitor|Vcount[5] ; MonitorSynch:instMonitor|Vcount[6] ; SynchClock   ; SynchClock  ; 1.000        ; -0.001     ; 1.643      ;
; -0.612 ; MonitorSynch:instMonitor|Vcount[5] ; MonitorSynch:instMonitor|Vcount[8] ; SynchClock   ; SynchClock  ; 1.000        ; -0.001     ; 1.643      ;
; -0.611 ; MonitorSynch:instMonitor|Vcount[5] ; MonitorSynch:instMonitor|Vcount[7] ; SynchClock   ; SynchClock  ; 1.000        ; -0.001     ; 1.642      ;
; -0.611 ; MonitorSynch:instMonitor|Hcount[6] ; MonitorSynch:instMonitor|Vcount[6] ; SynchClock   ; SynchClock  ; 1.000        ; 0.003      ; 1.646      ;
; -0.611 ; MonitorSynch:instMonitor|Hcount[6] ; MonitorSynch:instMonitor|Vcount[8] ; SynchClock   ; SynchClock  ; 1.000        ; 0.003      ; 1.646      ;
; -0.610 ; MonitorSynch:instMonitor|Hcount[6] ; MonitorSynch:instMonitor|Vcount[7] ; SynchClock   ; SynchClock  ; 1.000        ; 0.003      ; 1.645      ;
; -0.608 ; MonitorSynch:instMonitor|Vcount[1] ; MonitorSynch:instMonitor|Vcount[6] ; SynchClock   ; SynchClock  ; 1.000        ; -0.001     ; 1.639      ;
; -0.608 ; MonitorSynch:instMonitor|Vcount[1] ; MonitorSynch:instMonitor|Vcount[8] ; SynchClock   ; SynchClock  ; 1.000        ; -0.001     ; 1.639      ;
; -0.607 ; MonitorSynch:instMonitor|Vcount[1] ; MonitorSynch:instMonitor|Vcount[7] ; SynchClock   ; SynchClock  ; 1.000        ; -0.001     ; 1.638      ;
; -0.605 ; MonitorSynch:instMonitor|Hcount[4] ; MonitorSynch:instMonitor|Vcount[4] ; SynchClock   ; SynchClock  ; 1.000        ; 0.004      ; 1.641      ;
; -0.602 ; MonitorSynch:instMonitor|Hcount[4] ; MonitorSynch:instMonitor|Vcount[5] ; SynchClock   ; SynchClock  ; 1.000        ; 0.004      ; 1.638      ;
; -0.591 ; MonitorSynch:instMonitor|Vcount[4] ; MonitorSynch:instMonitor|Vcount[0] ; SynchClock   ; SynchClock  ; 1.000        ; 0.000      ; 1.623      ;
; -0.591 ; MonitorSynch:instMonitor|Vcount[4] ; MonitorSynch:instMonitor|Vcount[1] ; SynchClock   ; SynchClock  ; 1.000        ; 0.000      ; 1.623      ;
; -0.591 ; MonitorSynch:instMonitor|Vcount[4] ; MonitorSynch:instMonitor|Vcount[3] ; SynchClock   ; SynchClock  ; 1.000        ; 0.000      ; 1.623      ;
; -0.591 ; MonitorSynch:instMonitor|Vcount[4] ; MonitorSynch:instMonitor|Vcount[2] ; SynchClock   ; SynchClock  ; 1.000        ; 0.000      ; 1.623      ;
; -0.581 ; MonitorSynch:instMonitor|Hcount[0] ; MonitorSynch:instMonitor|Vcount[0] ; SynchClock   ; SynchClock  ; 1.000        ; 0.004      ; 1.617      ;
; -0.581 ; MonitorSynch:instMonitor|Hcount[0] ; MonitorSynch:instMonitor|Vcount[1] ; SynchClock   ; SynchClock  ; 1.000        ; 0.004      ; 1.617      ;
; -0.581 ; MonitorSynch:instMonitor|Hcount[0] ; MonitorSynch:instMonitor|Vcount[3] ; SynchClock   ; SynchClock  ; 1.000        ; 0.004      ; 1.617      ;
; -0.581 ; MonitorSynch:instMonitor|Hcount[0] ; MonitorSynch:instMonitor|Vcount[2] ; SynchClock   ; SynchClock  ; 1.000        ; 0.004      ; 1.617      ;
; -0.581 ; MonitorSynch:instMonitor|Hcount[7] ; MonitorSynch:instMonitor|Vcount[4] ; SynchClock   ; SynchClock  ; 1.000        ; 0.004      ; 1.617      ;
; -0.580 ; MonitorSynch:instMonitor|Vcount[6] ; MonitorSynch:instMonitor|Vcount[0] ; SynchClock   ; SynchClock  ; 1.000        ; 0.001      ; 1.613      ;
; -0.580 ; MonitorSynch:instMonitor|Vcount[6] ; MonitorSynch:instMonitor|Vcount[1] ; SynchClock   ; SynchClock  ; 1.000        ; 0.001      ; 1.613      ;
; -0.580 ; MonitorSynch:instMonitor|Vcount[6] ; MonitorSynch:instMonitor|Vcount[3] ; SynchClock   ; SynchClock  ; 1.000        ; 0.001      ; 1.613      ;
; -0.580 ; MonitorSynch:instMonitor|Vcount[6] ; MonitorSynch:instMonitor|Vcount[2] ; SynchClock   ; SynchClock  ; 1.000        ; 0.001      ; 1.613      ;
; -0.578 ; MonitorSynch:instMonitor|Vcount[9] ; MonitorSynch:instMonitor|Vcount[0] ; SynchClock   ; SynchClock  ; 1.000        ; 0.000      ; 1.610      ;
; -0.578 ; MonitorSynch:instMonitor|Vcount[9] ; MonitorSynch:instMonitor|Vcount[1] ; SynchClock   ; SynchClock  ; 1.000        ; 0.000      ; 1.610      ;
; -0.578 ; MonitorSynch:instMonitor|Vcount[9] ; MonitorSynch:instMonitor|Vcount[3] ; SynchClock   ; SynchClock  ; 1.000        ; 0.000      ; 1.610      ;
; -0.578 ; MonitorSynch:instMonitor|Vcount[9] ; MonitorSynch:instMonitor|Vcount[2] ; SynchClock   ; SynchClock  ; 1.000        ; 0.000      ; 1.610      ;
; -0.578 ; MonitorSynch:instMonitor|Hcount[7] ; MonitorSynch:instMonitor|Vcount[5] ; SynchClock   ; SynchClock  ; 1.000        ; 0.004      ; 1.614      ;
; -0.564 ; MonitorSynch:instMonitor|Hcount[5] ; MonitorSynch:instMonitor|Vcount[4] ; SynchClock   ; SynchClock  ; 1.000        ; 0.004      ; 1.600      ;
; -0.561 ; MonitorSynch:instMonitor|Hcount[5] ; MonitorSynch:instMonitor|Vcount[5] ; SynchClock   ; SynchClock  ; 1.000        ; 0.004      ; 1.597      ;
; -0.559 ; MonitorSynch:instMonitor|Vcount[3] ; MonitorSynch:instMonitor|Vcount[6] ; SynchClock   ; SynchClock  ; 1.000        ; -0.001     ; 1.590      ;
; -0.559 ; MonitorSynch:instMonitor|Vcount[3] ; MonitorSynch:instMonitor|Vcount[8] ; SynchClock   ; SynchClock  ; 1.000        ; -0.001     ; 1.590      ;
; -0.558 ; MonitorSynch:instMonitor|Vcount[3] ; MonitorSynch:instMonitor|Vcount[7] ; SynchClock   ; SynchClock  ; 1.000        ; -0.001     ; 1.589      ;
; -0.553 ; MonitorSynch:instMonitor|Vcount[0] ; MonitorSynch:instMonitor|Vcount[4] ; SynchClock   ; SynchClock  ; 1.000        ; 0.000      ; 1.585      ;
; -0.549 ; MonitorSynch:instMonitor|Vcount[0] ; MonitorSynch:instMonitor|Vcount[5] ; SynchClock   ; SynchClock  ; 1.000        ; 0.000      ; 1.581      ;
; -0.543 ; MonitorSynch:instMonitor|Hcount[2] ; MonitorSynch:instMonitor|Vcount[6] ; SynchClock   ; SynchClock  ; 1.000        ; 0.003      ; 1.578      ;
; -0.543 ; MonitorSynch:instMonitor|Hcount[2] ; MonitorSynch:instMonitor|Vcount[8] ; SynchClock   ; SynchClock  ; 1.000        ; 0.003      ; 1.578      ;
; -0.542 ; MonitorSynch:instMonitor|Hcount[2] ; MonitorSynch:instMonitor|Vcount[7] ; SynchClock   ; SynchClock  ; 1.000        ; 0.003      ; 1.577      ;
+--------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'SynchClock'                                                                                                                         ;
+-------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; MonitorSynch:instMonitor|Vcount[4] ; MonitorSynch:instMonitor|Vcount[4] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MonitorSynch:instMonitor|Vcount[5] ; MonitorSynch:instMonitor|Vcount[5] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MonitorSynch:instMonitor|Vcount[6] ; MonitorSynch:instMonitor|Vcount[6] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MonitorSynch:instMonitor|Vcount[7] ; MonitorSynch:instMonitor|Vcount[7] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MonitorSynch:instMonitor|Vcount[8] ; MonitorSynch:instMonitor|Vcount[8] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MonitorSynch:instMonitor|Vcount[9] ; MonitorSynch:instMonitor|Vcount[9] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 0.367      ;
; 0.248 ; MonitorSynch:instMonitor|Hcount[9] ; MonitorSynch:instMonitor|Hcount[9] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 0.400      ;
; 0.374 ; MonitorSynch:instMonitor|Hcount[0] ; MonitorSynch:instMonitor|Hcount[0] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 0.526      ;
; 0.378 ; MonitorSynch:instMonitor|Hcount[8] ; MonitorSynch:instMonitor|Hcount[8] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 0.530      ;
; 0.441 ; MonitorSynch:instMonitor|Hcount[4] ; MonitorSynch:instMonitor|Hcount[4] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 0.593      ;
; 0.445 ; MonitorSynch:instMonitor|Hcount[1] ; MonitorSynch:instMonitor|Hcount[1] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 0.597      ;
; 0.446 ; MonitorSynch:instMonitor|Hcount[6] ; MonitorSynch:instMonitor|Hcount[6] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 0.598      ;
; 0.447 ; MonitorSynch:instMonitor|Hcount[3] ; MonitorSynch:instMonitor|Hcount[3] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 0.599      ;
; 0.454 ; MonitorSynch:instMonitor|Hcount[2] ; MonitorSynch:instMonitor|Hcount[2] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 0.606      ;
; 0.455 ; MonitorSynch:instMonitor|Hcount[5] ; MonitorSynch:instMonitor|Hcount[5] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 0.607      ;
; 0.512 ; MonitorSynch:instMonitor|Hcount[0] ; MonitorSynch:instMonitor|Hcount[1] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 0.664      ;
; 0.518 ; MonitorSynch:instMonitor|Hcount[8] ; MonitorSynch:instMonitor|Hcount[9] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 0.670      ;
; 0.547 ; MonitorSynch:instMonitor|Hcount[0] ; MonitorSynch:instMonitor|Hcount[2] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 0.699      ;
; 0.548 ; MonitorSynch:instMonitor|Hcount[7] ; MonitorSynch:instMonitor|Hcount[7] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 0.700      ;
; 0.579 ; MonitorSynch:instMonitor|Hcount[4] ; MonitorSynch:instMonitor|Hcount[5] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 0.731      ;
; 0.582 ; MonitorSynch:instMonitor|Hcount[0] ; MonitorSynch:instMonitor|Hcount[3] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 0.734      ;
; 0.583 ; MonitorSynch:instMonitor|Hcount[1] ; MonitorSynch:instMonitor|Hcount[2] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 0.735      ;
; 0.584 ; MonitorSynch:instMonitor|Hcount[6] ; MonitorSynch:instMonitor|Hcount[7] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 0.736      ;
; 0.585 ; MonitorSynch:instMonitor|Hcount[3] ; MonitorSynch:instMonitor|Hcount[4] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 0.737      ;
; 0.594 ; MonitorSynch:instMonitor|Hcount[2] ; MonitorSynch:instMonitor|Hcount[3] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 0.746      ;
; 0.617 ; MonitorSynch:instMonitor|Hcount[0] ; MonitorSynch:instMonitor|Hcount[4] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 0.769      ;
; 0.618 ; MonitorSynch:instMonitor|Hcount[1] ; MonitorSynch:instMonitor|Hcount[3] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 0.770      ;
; 0.619 ; MonitorSynch:instMonitor|Hcount[6] ; MonitorSynch:instMonitor|Hcount[8] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 0.771      ;
; 0.620 ; MonitorSynch:instMonitor|Hcount[3] ; MonitorSynch:instMonitor|Hcount[5] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 0.772      ;
; 0.629 ; MonitorSynch:instMonitor|Hcount[2] ; MonitorSynch:instMonitor|Hcount[4] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 0.781      ;
; 0.649 ; MonitorSynch:instMonitor|Hcount[5] ; MonitorSynch:instMonitor|Hcount[6] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 0.801      ;
; 0.652 ; MonitorSynch:instMonitor|Hcount[0] ; MonitorSynch:instMonitor|Hcount[5] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 0.804      ;
; 0.653 ; MonitorSynch:instMonitor|Hcount[1] ; MonitorSynch:instMonitor|Hcount[4] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 0.805      ;
; 0.654 ; MonitorSynch:instMonitor|Hcount[6] ; MonitorSynch:instMonitor|Hcount[9] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 0.806      ;
; 0.664 ; MonitorSynch:instMonitor|Hcount[2] ; MonitorSynch:instMonitor|Hcount[5] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 0.816      ;
; 0.673 ; MonitorSynch:instMonitor|Hcount[4] ; MonitorSynch:instMonitor|Hcount[6] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 0.825      ;
; 0.684 ; MonitorSynch:instMonitor|Hcount[5] ; MonitorSynch:instMonitor|Hcount[7] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 0.836      ;
; 0.686 ; MonitorSynch:instMonitor|Hcount[7] ; MonitorSynch:instMonitor|Hcount[8] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 0.838      ;
; 0.688 ; MonitorSynch:instMonitor|Hcount[1] ; MonitorSynch:instMonitor|Hcount[5] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 0.840      ;
; 0.708 ; MonitorSynch:instMonitor|Hcount[4] ; MonitorSynch:instMonitor|Hcount[7] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 0.860      ;
; 0.714 ; MonitorSynch:instMonitor|Hcount[3] ; MonitorSynch:instMonitor|Hcount[6] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 0.866      ;
; 0.719 ; MonitorSynch:instMonitor|Hcount[5] ; MonitorSynch:instMonitor|Hcount[8] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 0.871      ;
; 0.721 ; MonitorSynch:instMonitor|Hcount[7] ; MonitorSynch:instMonitor|Hcount[9] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 0.873      ;
; 0.743 ; MonitorSynch:instMonitor|Hcount[4] ; MonitorSynch:instMonitor|Hcount[8] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 0.895      ;
; 0.746 ; MonitorSynch:instMonitor|Hcount[0] ; MonitorSynch:instMonitor|Hcount[6] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 0.898      ;
; 0.749 ; MonitorSynch:instMonitor|Hcount[3] ; MonitorSynch:instMonitor|Hcount[7] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 0.901      ;
; 0.754 ; MonitorSynch:instMonitor|Hcount[5] ; MonitorSynch:instMonitor|Hcount[9] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 0.906      ;
; 0.758 ; MonitorSynch:instMonitor|Hcount[2] ; MonitorSynch:instMonitor|Hcount[6] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 0.910      ;
; 0.770 ; MonitorSynch:instMonitor|Vcount[0] ; MonitorSynch:instMonitor|Vcount[0] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 0.922      ;
; 0.778 ; MonitorSynch:instMonitor|Hcount[4] ; MonitorSynch:instMonitor|Hcount[9] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 0.930      ;
; 0.780 ; MonitorSynch:instMonitor|Vcount[3] ; MonitorSynch:instMonitor|Vcount[3] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 0.932      ;
; 0.781 ; MonitorSynch:instMonitor|Hcount[0] ; MonitorSynch:instMonitor|Hcount[7] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 0.933      ;
; 0.782 ; MonitorSynch:instMonitor|Hcount[1] ; MonitorSynch:instMonitor|Hcount[6] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 0.934      ;
; 0.784 ; MonitorSynch:instMonitor|Hcount[3] ; MonitorSynch:instMonitor|Hcount[8] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 0.936      ;
; 0.786 ; MonitorSynch:instMonitor|Vcount[1] ; MonitorSynch:instMonitor|Vcount[1] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 0.938      ;
; 0.793 ; MonitorSynch:instMonitor|Hcount[2] ; MonitorSynch:instMonitor|Hcount[7] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 0.945      ;
; 0.816 ; MonitorSynch:instMonitor|Hcount[0] ; MonitorSynch:instMonitor|Hcount[8] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 0.968      ;
; 0.817 ; MonitorSynch:instMonitor|Hcount[1] ; MonitorSynch:instMonitor|Hcount[7] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 0.969      ;
; 0.819 ; MonitorSynch:instMonitor|Hcount[3] ; MonitorSynch:instMonitor|Hcount[9] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 0.971      ;
; 0.828 ; MonitorSynch:instMonitor|Hcount[2] ; MonitorSynch:instMonitor|Hcount[8] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 0.980      ;
; 0.851 ; MonitorSynch:instMonitor|Hcount[0] ; MonitorSynch:instMonitor|Hcount[9] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 1.003      ;
; 0.852 ; MonitorSynch:instMonitor|Hcount[1] ; MonitorSynch:instMonitor|Hcount[8] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 1.004      ;
; 0.863 ; MonitorSynch:instMonitor|Hcount[2] ; MonitorSynch:instMonitor|Hcount[9] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 1.015      ;
; 0.867 ; MonitorSynch:instMonitor|Vcount[8] ; MonitorSynch:instMonitor|Vcount[3] ; SynchClock   ; SynchClock  ; 0.000        ; 0.001      ; 1.020      ;
; 0.868 ; MonitorSynch:instMonitor|Vcount[8] ; MonitorSynch:instMonitor|Vcount[2] ; SynchClock   ; SynchClock  ; 0.000        ; 0.001      ; 1.021      ;
; 0.868 ; MonitorSynch:instMonitor|Vcount[8] ; MonitorSynch:instMonitor|Vcount[1] ; SynchClock   ; SynchClock  ; 0.000        ; 0.001      ; 1.021      ;
; 0.871 ; MonitorSynch:instMonitor|Vcount[8] ; MonitorSynch:instMonitor|Vcount[0] ; SynchClock   ; SynchClock  ; 0.000        ; 0.001      ; 1.024      ;
; 0.887 ; MonitorSynch:instMonitor|Hcount[1] ; MonitorSynch:instMonitor|Hcount[9] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 1.039      ;
; 0.890 ; MonitorSynch:instMonitor|Vcount[7] ; MonitorSynch:instMonitor|Vcount[3] ; SynchClock   ; SynchClock  ; 0.000        ; 0.001      ; 1.043      ;
; 0.891 ; MonitorSynch:instMonitor|Vcount[7] ; MonitorSynch:instMonitor|Vcount[2] ; SynchClock   ; SynchClock  ; 0.000        ; 0.001      ; 1.044      ;
; 0.891 ; MonitorSynch:instMonitor|Vcount[7] ; MonitorSynch:instMonitor|Vcount[1] ; SynchClock   ; SynchClock  ; 0.000        ; 0.001      ; 1.044      ;
; 0.894 ; MonitorSynch:instMonitor|Vcount[2] ; MonitorSynch:instMonitor|Vcount[2] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 1.046      ;
; 0.894 ; MonitorSynch:instMonitor|Vcount[7] ; MonitorSynch:instMonitor|Vcount[0] ; SynchClock   ; SynchClock  ; 0.000        ; 0.001      ; 1.047      ;
; 0.903 ; MonitorSynch:instMonitor|Hcount[8] ; MonitorSynch:instMonitor|Vcount[1] ; SynchClock   ; SynchClock  ; 0.000        ; 0.004      ; 1.059      ;
; 0.904 ; MonitorSynch:instMonitor|Hcount[8] ; MonitorSynch:instMonitor|Vcount[3] ; SynchClock   ; SynchClock  ; 0.000        ; 0.004      ; 1.060      ;
; 0.904 ; MonitorSynch:instMonitor|Hcount[8] ; MonitorSynch:instMonitor|Vcount[2] ; SynchClock   ; SynchClock  ; 0.000        ; 0.004      ; 1.060      ;
; 0.907 ; MonitorSynch:instMonitor|Vcount[0] ; MonitorSynch:instMonitor|Vcount[1] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 1.059      ;
; 0.909 ; MonitorSynch:instMonitor|Hcount[8] ; MonitorSynch:instMonitor|Vcount[0] ; SynchClock   ; SynchClock  ; 0.000        ; 0.004      ; 1.065      ;
; 0.923 ; MonitorSynch:instMonitor|Vcount[2] ; MonitorSynch:instMonitor|Vcount[3] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 1.075      ;
; 0.930 ; MonitorSynch:instMonitor|Hcount[9] ; MonitorSynch:instMonitor|Vcount[1] ; SynchClock   ; SynchClock  ; 0.000        ; 0.004      ; 1.086      ;
; 0.931 ; MonitorSynch:instMonitor|Hcount[9] ; MonitorSynch:instMonitor|Vcount[3] ; SynchClock   ; SynchClock  ; 0.000        ; 0.004      ; 1.087      ;
; 0.931 ; MonitorSynch:instMonitor|Hcount[9] ; MonitorSynch:instMonitor|Vcount[2] ; SynchClock   ; SynchClock  ; 0.000        ; 0.004      ; 1.087      ;
; 0.936 ; MonitorSynch:instMonitor|Hcount[9] ; MonitorSynch:instMonitor|Vcount[0] ; SynchClock   ; SynchClock  ; 0.000        ; 0.004      ; 1.092      ;
; 0.953 ; MonitorSynch:instMonitor|Hcount[4] ; MonitorSynch:instMonitor|Vcount[9] ; SynchClock   ; SynchClock  ; 0.000        ; 0.004      ; 1.109      ;
; 0.955 ; MonitorSynch:instMonitor|Vcount[1] ; MonitorSynch:instMonitor|Vcount[3] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 1.107      ;
; 0.968 ; MonitorSynch:instMonitor|Hcount[3] ; MonitorSynch:instMonitor|Vcount[1] ; SynchClock   ; SynchClock  ; 0.000        ; 0.004      ; 1.124      ;
; 0.969 ; MonitorSynch:instMonitor|Hcount[3] ; MonitorSynch:instMonitor|Vcount[3] ; SynchClock   ; SynchClock  ; 0.000        ; 0.004      ; 1.125      ;
; 0.969 ; MonitorSynch:instMonitor|Hcount[3] ; MonitorSynch:instMonitor|Vcount[2] ; SynchClock   ; SynchClock  ; 0.000        ; 0.004      ; 1.125      ;
; 0.971 ; MonitorSynch:instMonitor|Vcount[0] ; MonitorSynch:instMonitor|Vcount[3] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 1.123      ;
; 0.974 ; MonitorSynch:instMonitor|Hcount[3] ; MonitorSynch:instMonitor|Vcount[0] ; SynchClock   ; SynchClock  ; 0.000        ; 0.004      ; 1.130      ;
; 0.974 ; MonitorSynch:instMonitor|Hcount[7] ; MonitorSynch:instMonitor|Vcount[9] ; SynchClock   ; SynchClock  ; 0.000        ; 0.004      ; 1.130      ;
; 0.987 ; MonitorSynch:instMonitor|Hcount[8] ; MonitorSynch:instMonitor|Vcount[9] ; SynchClock   ; SynchClock  ; 0.000        ; 0.004      ; 1.143      ;
; 0.996 ; MonitorSynch:instMonitor|Hcount[1] ; MonitorSynch:instMonitor|Hcount[0] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 1.148      ;
; 1.004 ; MonitorSynch:instMonitor|Hcount[8] ; MonitorSynch:instMonitor|Hcount[0] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 1.156      ;
; 1.004 ; MonitorSynch:instMonitor|Hcount[8] ; MonitorSynch:instMonitor|Hcount[1] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 1.156      ;
; 1.004 ; MonitorSynch:instMonitor|Hcount[8] ; MonitorSynch:instMonitor|Hcount[2] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 1.156      ;
; 1.004 ; MonitorSynch:instMonitor|Hcount[8] ; MonitorSynch:instMonitor|Hcount[3] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 1.156      ;
; 1.004 ; MonitorSynch:instMonitor|Hcount[8] ; MonitorSynch:instMonitor|Hcount[4] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 1.156      ;
; 1.004 ; MonitorSynch:instMonitor|Hcount[8] ; MonitorSynch:instMonitor|Hcount[5] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 1.156      ;
; 1.004 ; MonitorSynch:instMonitor|Hcount[8] ; MonitorSynch:instMonitor|Hcount[6] ; SynchClock   ; SynchClock  ; 0.000        ; 0.000      ; 1.156      ;
+-------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'matixClk'                                                                                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                          ; To Node                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.561 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a0 ; charrom:inst|altsyncram:altsyncram_component|altsyncram_v581:auto_generated|ram_block1a0~porta_address_reg3            ; matixClk     ; matixClk    ; 0.000        ; 0.023      ; 0.722      ;
; 0.577 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a3 ; charrom:inst|altsyncram:altsyncram_component|altsyncram_v581:auto_generated|ram_block1a0~porta_address_reg6            ; matixClk     ; matixClk    ; 0.000        ; 0.013      ; 0.728      ;
; 0.583 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1 ; charrom:inst|altsyncram:altsyncram_component|altsyncram_v581:auto_generated|ram_block1a0~porta_address_reg4            ; matixClk     ; matixClk    ; 0.000        ; 0.010      ; 0.731      ;
; 0.589 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a4 ; charrom:inst|altsyncram:altsyncram_component|altsyncram_v581:auto_generated|ram_block1a0~porta_address_reg7            ; matixClk     ; matixClk    ; 0.000        ; 0.018      ; 0.745      ;
; 0.672 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a2 ; charrom:inst|altsyncram:altsyncram_component|altsyncram_v581:auto_generated|ram_block1a0~porta_address_reg5            ; matixClk     ; matixClk    ; 0.000        ; 0.029      ; 0.839      ;
; 0.745 ; MonitorSynch:instMonitor|Vcount[4]                                                                 ; charrom:inst|altsyncram:altsyncram_component|altsyncram_v581:auto_generated|ram_block1a0~porta_address_reg2            ; SynchClock   ; matixClk    ; 0.000        ; 0.071      ; 0.954      ;
; 0.801 ; MonitorSynch:instMonitor|Vcount[9]                                                                 ; charrom:inst|altsyncram:altsyncram_component|altsyncram_v581:auto_generated|ram_block1a0~porta_address_reg2            ; SynchClock   ; matixClk    ; 0.000        ; 0.071      ; 1.010      ;
; 0.808 ; MonitorSynch:instMonitor|Vcount[3]                                                                 ; charrom:inst|altsyncram:altsyncram_component|altsyncram_v581:auto_generated|ram_block1a0~porta_address_reg1            ; SynchClock   ; matixClk    ; 0.000        ; 0.071      ; 1.017      ;
; 0.823 ; MonitorSynch:instMonitor|Vcount[6]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a0~porta_address_reg5  ; SynchClock   ; matixClk    ; 0.000        ; 0.067      ; 1.028      ;
; 0.827 ; MonitorSynch:instMonitor|Hcount[8]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a3~porta_address_reg3  ; SynchClock   ; matixClk    ; 0.000        ; 0.080      ; 1.045      ;
; 0.830 ; MonitorSynch:instMonitor|Hcount[8]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a3~porta_address_reg1  ; SynchClock   ; matixClk    ; 0.000        ; 0.080      ; 1.048      ;
; 0.831 ; MonitorSynch:instMonitor|Hcount[8]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1~porta_address_reg0  ; SynchClock   ; matixClk    ; 0.000        ; 0.083      ; 1.052      ;
; 0.838 ; MonitorSynch:instMonitor|Hcount[8]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1~porta_address_reg2  ; SynchClock   ; matixClk    ; 0.000        ; 0.083      ; 1.059      ;
; 0.838 ; MonitorSynch:instMonitor|Hcount[8]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1~porta_address_reg1  ; SynchClock   ; matixClk    ; 0.000        ; 0.083      ; 1.059      ;
; 0.840 ; MonitorSynch:instMonitor|Hcount[8]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a0~porta_address_reg3  ; SynchClock   ; matixClk    ; 0.000        ; 0.070      ; 1.048      ;
; 0.848 ; MonitorSynch:instMonitor|Hcount[8]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a0~porta_address_reg1  ; SynchClock   ; matixClk    ; 0.000        ; 0.070      ; 1.056      ;
; 0.856 ; MonitorSynch:instMonitor|Hcount[8]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a4~porta_address_reg0  ; SynchClock   ; matixClk    ; 0.000        ; 0.075      ; 1.069      ;
; 0.859 ; MonitorSynch:instMonitor|Hcount[6]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a3~porta_address_reg1  ; SynchClock   ; matixClk    ; 0.000        ; 0.080      ; 1.077      ;
; 0.861 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a5 ; charrom:inst|altsyncram:altsyncram_component|altsyncram_v581:auto_generated|ram_block1a0~porta_address_reg8            ; matixClk     ; matixClk    ; 0.000        ; 0.023      ; 1.022      ;
; 0.862 ; MonitorSynch:instMonitor|Hcount[8]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a5~porta_address_reg0  ; SynchClock   ; matixClk    ; 0.000        ; 0.070      ; 1.070      ;
; 0.863 ; MonitorSynch:instMonitor|Hcount[8]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a4~porta_address_reg1  ; SynchClock   ; matixClk    ; 0.000        ; 0.075      ; 1.076      ;
; 0.866 ; MonitorSynch:instMonitor|Hcount[8]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a4~porta_address_reg2  ; SynchClock   ; matixClk    ; 0.000        ; 0.075      ; 1.079      ;
; 0.867 ; MonitorSynch:instMonitor|Hcount[8]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a2~porta_address_reg1  ; SynchClock   ; matixClk    ; 0.000        ; 0.064      ; 1.069      ;
; 0.867 ; MonitorSynch:instMonitor|Hcount[6]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1~porta_address_reg1  ; SynchClock   ; matixClk    ; 0.000        ; 0.083      ; 1.088      ;
; 0.868 ; MonitorSynch:instMonitor|Hcount[8]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a5~porta_address_reg2  ; SynchClock   ; matixClk    ; 0.000        ; 0.070      ; 1.076      ;
; 0.870 ; MonitorSynch:instMonitor|Hcount[8]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a5~porta_address_reg3  ; SynchClock   ; matixClk    ; 0.000        ; 0.070      ; 1.078      ;
; 0.871 ; MonitorSynch:instMonitor|Hcount[8]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a5~porta_address_reg1  ; SynchClock   ; matixClk    ; 0.000        ; 0.070      ; 1.079      ;
; 0.871 ; MonitorSynch:instMonitor|Hcount[8]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a2~porta_address_reg3  ; SynchClock   ; matixClk    ; 0.000        ; 0.064      ; 1.073      ;
; 0.871 ; MonitorSynch:instMonitor|Hcount[8]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a2~porta_address_reg2  ; SynchClock   ; matixClk    ; 0.000        ; 0.064      ; 1.073      ;
; 0.877 ; MonitorSynch:instMonitor|Hcount[8]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1~porta_address_reg3  ; SynchClock   ; matixClk    ; 0.000        ; 0.083      ; 1.098      ;
; 0.877 ; MonitorSynch:instMonitor|Hcount[6]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a0~porta_address_reg1  ; SynchClock   ; matixClk    ; 0.000        ; 0.070      ; 1.085      ;
; 0.892 ; MonitorSynch:instMonitor|Hcount[6]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a4~porta_address_reg1  ; SynchClock   ; matixClk    ; 0.000        ; 0.075      ; 1.105      ;
; 0.896 ; MonitorSynch:instMonitor|Hcount[6]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a2~porta_address_reg1  ; SynchClock   ; matixClk    ; 0.000        ; 0.064      ; 1.098      ;
; 0.897 ; MonitorSynch:instMonitor|Hcount[5]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1~porta_address_reg0  ; SynchClock   ; matixClk    ; 0.000        ; 0.083      ; 1.118      ;
; 0.900 ; MonitorSynch:instMonitor|Vcount[2]                                                                 ; charrom:inst|altsyncram:altsyncram_component|altsyncram_v581:auto_generated|ram_block1a0~porta_address_reg0            ; SynchClock   ; matixClk    ; 0.000        ; 0.071      ; 1.109      ;
; 0.900 ; MonitorSynch:instMonitor|Hcount[6]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a5~porta_address_reg1  ; SynchClock   ; matixClk    ; 0.000        ; 0.070      ; 1.108      ;
; 0.905 ; MonitorSynch:instMonitor|Vcount[8]                                                                 ; charrom:inst|altsyncram:altsyncram_component|altsyncram_v581:auto_generated|ram_block1a0~porta_address_reg2            ; SynchClock   ; matixClk    ; 0.000        ; 0.072      ; 1.115      ;
; 0.922 ; MonitorSynch:instMonitor|Hcount[5]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a4~porta_address_reg0  ; SynchClock   ; matixClk    ; 0.000        ; 0.075      ; 1.135      ;
; 0.927 ; MonitorSynch:instMonitor|Vcount[5]                                                                 ; charrom:inst|altsyncram:altsyncram_component|altsyncram_v581:auto_generated|ram_block1a0~porta_address_reg2            ; SynchClock   ; matixClk    ; 0.000        ; 0.071      ; 1.136      ;
; 0.928 ; MonitorSynch:instMonitor|Hcount[5]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a5~porta_address_reg0  ; SynchClock   ; matixClk    ; 0.000        ; 0.070      ; 1.136      ;
; 0.934 ; MonitorSynch:instMonitor|Hcount[7]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a3~porta_address_reg1  ; SynchClock   ; matixClk    ; 0.000        ; 0.080      ; 1.152      ;
; 0.942 ; MonitorSynch:instMonitor|Hcount[7]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1~porta_address_reg1  ; SynchClock   ; matixClk    ; 0.000        ; 0.083      ; 1.163      ;
; 0.952 ; MonitorSynch:instMonitor|Hcount[7]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a0~porta_address_reg1  ; SynchClock   ; matixClk    ; 0.000        ; 0.070      ; 1.160      ;
; 0.956 ; MonitorSynch:instMonitor|Vcount[7]                                                                 ; charrom:inst|altsyncram:altsyncram_component|altsyncram_v581:auto_generated|ram_block1a0~porta_address_reg2            ; SynchClock   ; matixClk    ; 0.000        ; 0.072      ; 1.166      ;
; 0.959 ; MonitorSynch:instMonitor|Vcount[6]                                                                 ; charrom:inst|altsyncram:altsyncram_component|altsyncram_v581:auto_generated|ram_block1a0~porta_address_reg2            ; SynchClock   ; matixClk    ; 0.000        ; 0.072      ; 1.169      ;
; 0.964 ; MonitorSynch:instMonitor|Vcount[6]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a2~porta_address_reg5  ; SynchClock   ; matixClk    ; 0.000        ; 0.061      ; 1.163      ;
; 0.965 ; MonitorSynch:instMonitor|Hcount[7]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1~porta_address_reg0  ; SynchClock   ; matixClk    ; 0.000        ; 0.083      ; 1.186      ;
; 0.967 ; MonitorSynch:instMonitor|Hcount[7]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a4~porta_address_reg1  ; SynchClock   ; matixClk    ; 0.000        ; 0.075      ; 1.180      ;
; 0.969 ; MonitorSynch:instMonitor|Vcount[6]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1~porta_address_reg5  ; SynchClock   ; matixClk    ; 0.000        ; 0.080      ; 1.187      ;
; 0.971 ; MonitorSynch:instMonitor|Hcount[7]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a2~porta_address_reg1  ; SynchClock   ; matixClk    ; 0.000        ; 0.064      ; 1.173      ;
; 0.972 ; MonitorSynch:instMonitor|Vcount[6]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a3~porta_address_reg5  ; SynchClock   ; matixClk    ; 0.000        ; 0.077      ; 1.187      ;
; 0.972 ; MonitorSynch:instMonitor|Hcount[9]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a3~porta_address_reg3  ; SynchClock   ; matixClk    ; 0.000        ; 0.080      ; 1.190      ;
; 0.975 ; MonitorSynch:instMonitor|Hcount[7]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a5~porta_address_reg1  ; SynchClock   ; matixClk    ; 0.000        ; 0.070      ; 1.183      ;
; 0.980 ; MonitorSynch:instMonitor|Vcount[6]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a5~porta_address_reg5  ; SynchClock   ; matixClk    ; 0.000        ; 0.067      ; 1.185      ;
; 0.981 ; MonitorSynch:instMonitor|Vcount[6]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a4~porta_address_reg5  ; SynchClock   ; matixClk    ; 0.000        ; 0.072      ; 1.191      ;
; 0.985 ; MonitorSynch:instMonitor|Hcount[9]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a0~porta_address_reg3  ; SynchClock   ; matixClk    ; 0.000        ; 0.070      ; 1.193      ;
; 0.986 ; MonitorSynch:instMonitor|Hcount[8]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a4~porta_address_reg3  ; SynchClock   ; matixClk    ; 0.000        ; 0.075      ; 1.199      ;
; 0.990 ; MonitorSynch:instMonitor|Hcount[7]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a4~porta_address_reg0  ; SynchClock   ; matixClk    ; 0.000        ; 0.075      ; 1.203      ;
; 0.996 ; MonitorSynch:instMonitor|Hcount[8]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a3~porta_address_reg2  ; SynchClock   ; matixClk    ; 0.000        ; 0.080      ; 1.214      ;
; 0.996 ; MonitorSynch:instMonitor|Hcount[8]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a0~porta_address_reg2  ; SynchClock   ; matixClk    ; 0.000        ; 0.070      ; 1.204      ;
; 0.996 ; MonitorSynch:instMonitor|Hcount[7]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a5~porta_address_reg0  ; SynchClock   ; matixClk    ; 0.000        ; 0.070      ; 1.204      ;
; 0.998 ; MonitorSynch:instMonitor|Hcount[7]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1~porta_address_reg2  ; SynchClock   ; matixClk    ; 0.000        ; 0.083      ; 1.219      ;
; 1.002 ; MonitorSynch:instMonitor|Hcount[8]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a2~porta_address_reg0  ; SynchClock   ; matixClk    ; 0.000        ; 0.064      ; 1.204      ;
; 1.010 ; MonitorSynch:instMonitor|Hcount[8]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a0~porta_address_reg0  ; SynchClock   ; matixClk    ; 0.000        ; 0.070      ; 1.218      ;
; 1.013 ; MonitorSynch:instMonitor|Hcount[8]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a3~porta_address_reg0  ; SynchClock   ; matixClk    ; 0.000        ; 0.080      ; 1.231      ;
; 1.015 ; MonitorSynch:instMonitor|Vcount[6]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a0~porta_address_reg6  ; SynchClock   ; matixClk    ; 0.000        ; 0.067      ; 1.220      ;
; 1.015 ; MonitorSynch:instMonitor|Hcount[9]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a5~porta_address_reg3  ; SynchClock   ; matixClk    ; 0.000        ; 0.070      ; 1.223      ;
; 1.016 ; MonitorSynch:instMonitor|Hcount[9]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a2~porta_address_reg3  ; SynchClock   ; matixClk    ; 0.000        ; 0.064      ; 1.218      ;
; 1.019 ; MonitorSynch:instMonitor|Vcount[8]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a0~porta_address_reg7  ; SynchClock   ; matixClk    ; 0.000        ; 0.067      ; 1.224      ;
; 1.022 ; MonitorSynch:instMonitor|Hcount[9]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1~porta_address_reg3  ; SynchClock   ; matixClk    ; 0.000        ; 0.083      ; 1.243      ;
; 1.026 ; MonitorSynch:instMonitor|Hcount[7]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a4~porta_address_reg2  ; SynchClock   ; matixClk    ; 0.000        ; 0.075      ; 1.239      ;
; 1.027 ; MonitorSynch:instMonitor|Vcount[8]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a0~porta_address_reg8  ; SynchClock   ; matixClk    ; 0.000        ; 0.067      ; 1.232      ;
; 1.028 ; MonitorSynch:instMonitor|Hcount[7]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a5~porta_address_reg2  ; SynchClock   ; matixClk    ; 0.000        ; 0.070      ; 1.236      ;
; 1.031 ; MonitorSynch:instMonitor|Hcount[7]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a2~porta_address_reg2  ; SynchClock   ; matixClk    ; 0.000        ; 0.064      ; 1.233      ;
; 1.049 ; MonitorSynch:instMonitor|Vcount[6]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a0~porta_address_reg7  ; SynchClock   ; matixClk    ; 0.000        ; 0.067      ; 1.254      ;
; 1.054 ; MonitorSynch:instMonitor|Hcount[9]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a3~porta_address_reg1  ; SynchClock   ; matixClk    ; 0.000        ; 0.080      ; 1.272      ;
; 1.055 ; MonitorSynch:instMonitor|Hcount[9]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1~porta_address_reg0  ; SynchClock   ; matixClk    ; 0.000        ; 0.083      ; 1.276      ;
; 1.062 ; MonitorSynch:instMonitor|Hcount[9]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1~porta_address_reg2  ; SynchClock   ; matixClk    ; 0.000        ; 0.083      ; 1.283      ;
; 1.062 ; MonitorSynch:instMonitor|Hcount[9]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1~porta_address_reg1  ; SynchClock   ; matixClk    ; 0.000        ; 0.083      ; 1.283      ;
; 1.068 ; MonitorSynch:instMonitor|Hcount[5]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a2~porta_address_reg0  ; SynchClock   ; matixClk    ; 0.000        ; 0.064      ; 1.270      ;
; 1.072 ; MonitorSynch:instMonitor|Hcount[9]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a0~porta_address_reg1  ; SynchClock   ; matixClk    ; 0.000        ; 0.070      ; 1.280      ;
; 1.076 ; MonitorSynch:instMonitor|Hcount[5]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a0~porta_address_reg0  ; SynchClock   ; matixClk    ; 0.000        ; 0.070      ; 1.284      ;
; 1.079 ; MonitorSynch:instMonitor|Hcount[5]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a3~porta_address_reg0  ; SynchClock   ; matixClk    ; 0.000        ; 0.080      ; 1.297      ;
; 1.080 ; MonitorSynch:instMonitor|Hcount[9]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a4~porta_address_reg0  ; SynchClock   ; matixClk    ; 0.000        ; 0.075      ; 1.293      ;
; 1.083 ; MonitorSynch:instMonitor|Vcount[6]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a0~porta_address_reg8  ; SynchClock   ; matixClk    ; 0.000        ; 0.067      ; 1.288      ;
; 1.086 ; MonitorSynch:instMonitor|Hcount[9]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a5~porta_address_reg0  ; SynchClock   ; matixClk    ; 0.000        ; 0.070      ; 1.294      ;
; 1.087 ; MonitorSynch:instMonitor|Hcount[9]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a4~porta_address_reg1  ; SynchClock   ; matixClk    ; 0.000        ; 0.075      ; 1.300      ;
; 1.090 ; MonitorSynch:instMonitor|Hcount[9]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a4~porta_address_reg2  ; SynchClock   ; matixClk    ; 0.000        ; 0.075      ; 1.303      ;
; 1.091 ; MonitorSynch:instMonitor|Hcount[9]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a2~porta_address_reg1  ; SynchClock   ; matixClk    ; 0.000        ; 0.064      ; 1.293      ;
; 1.092 ; MonitorSynch:instMonitor|Hcount[9]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a5~porta_address_reg2  ; SynchClock   ; matixClk    ; 0.000        ; 0.070      ; 1.300      ;
; 1.093 ; MonitorSynch:instMonitor|Vcount[4]                                                                 ; charrom:inst|altsyncram:altsyncram_component|altsyncram_v581:auto_generated|ram_block1a0~porta_address_reg1            ; SynchClock   ; matixClk    ; 0.000        ; 0.071      ; 1.302      ;
; 1.095 ; MonitorSynch:instMonitor|Hcount[9]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a5~porta_address_reg1  ; SynchClock   ; matixClk    ; 0.000        ; 0.070      ; 1.303      ;
; 1.095 ; MonitorSynch:instMonitor|Hcount[9]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a2~porta_address_reg2  ; SynchClock   ; matixClk    ; 0.000        ; 0.064      ; 1.297      ;
; 1.102 ; MonitorSynch:instMonitor|Vcount[9]                                                                 ; charrom:inst|altsyncram:altsyncram_component|altsyncram_v581:auto_generated|ram_block1a0~porta_address_reg1            ; SynchClock   ; matixClk    ; 0.000        ; 0.071      ; 1.311      ;
; 1.108 ; MonitorSynch:instMonitor|Vcount[7]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a0~porta_address_reg6  ; SynchClock   ; matixClk    ; 0.000        ; 0.067      ; 1.313      ;
; 1.117 ; MonitorSynch:instMonitor|Vcount[7]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a0~porta_address_reg9  ; SynchClock   ; matixClk    ; 0.000        ; 0.067      ; 1.322      ;
; 1.118 ; MonitorSynch:instMonitor|Vcount[7]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a0~porta_address_reg10 ; SynchClock   ; matixClk    ; 0.000        ; 0.067      ; 1.323      ;
; 1.124 ; MonitorSynch:instMonitor|Vcount[6]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a0~porta_address_reg9  ; SynchClock   ; matixClk    ; 0.000        ; 0.067      ; 1.329      ;
; 1.125 ; MonitorSynch:instMonitor|Vcount[8]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a0~porta_address_reg9  ; SynchClock   ; matixClk    ; 0.000        ; 0.067      ; 1.330      ;
; 1.126 ; MonitorSynch:instMonitor|Vcount[8]                                                                 ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a0~porta_address_reg10 ; SynchClock   ; matixClk    ; 0.000        ; 0.067      ; 1.331      ;
+-------+----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'matixClk'                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                 ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------+
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; matixClk ; Rise       ; charrom:inst|altsyncram:altsyncram_component|altsyncram_v581:auto_generated|q_a[0]                                     ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; matixClk ; Rise       ; charrom:inst|altsyncram:altsyncram_component|altsyncram_v581:auto_generated|q_a[0]                                     ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; matixClk ; Rise       ; charrom:inst|altsyncram:altsyncram_component|altsyncram_v581:auto_generated|q_a[1]                                     ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; matixClk ; Rise       ; charrom:inst|altsyncram:altsyncram_component|altsyncram_v581:auto_generated|q_a[1]                                     ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; matixClk ; Rise       ; charrom:inst|altsyncram:altsyncram_component|altsyncram_v581:auto_generated|q_a[2]                                     ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; matixClk ; Rise       ; charrom:inst|altsyncram:altsyncram_component|altsyncram_v581:auto_generated|q_a[2]                                     ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; matixClk ; Rise       ; charrom:inst|altsyncram:altsyncram_component|altsyncram_v581:auto_generated|q_a[3]                                     ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; matixClk ; Rise       ; charrom:inst|altsyncram:altsyncram_component|altsyncram_v581:auto_generated|q_a[3]                                     ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; matixClk ; Rise       ; charrom:inst|altsyncram:altsyncram_component|altsyncram_v581:auto_generated|q_a[4]                                     ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; matixClk ; Rise       ; charrom:inst|altsyncram:altsyncram_component|altsyncram_v581:auto_generated|q_a[4]                                     ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; matixClk ; Rise       ; charrom:inst|altsyncram:altsyncram_component|altsyncram_v581:auto_generated|q_a[5]                                     ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; matixClk ; Rise       ; charrom:inst|altsyncram:altsyncram_component|altsyncram_v581:auto_generated|q_a[5]                                     ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; matixClk ; Rise       ; charrom:inst|altsyncram:altsyncram_component|altsyncram_v581:auto_generated|q_a[6]                                     ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; matixClk ; Rise       ; charrom:inst|altsyncram:altsyncram_component|altsyncram_v581:auto_generated|q_a[6]                                     ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; matixClk ; Rise       ; charrom:inst|altsyncram:altsyncram_component|altsyncram_v581:auto_generated|q_a[7]                                     ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; matixClk ; Rise       ; charrom:inst|altsyncram:altsyncram_component|altsyncram_v581:auto_generated|q_a[7]                                     ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; matixClk ; Rise       ; charrom:inst|altsyncram:altsyncram_component|altsyncram_v581:auto_generated|ram_block1a0~porta_address_reg0            ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; matixClk ; Rise       ; charrom:inst|altsyncram:altsyncram_component|altsyncram_v581:auto_generated|ram_block1a0~porta_address_reg0            ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; matixClk ; Rise       ; charrom:inst|altsyncram:altsyncram_component|altsyncram_v581:auto_generated|ram_block1a0~porta_address_reg1            ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; matixClk ; Rise       ; charrom:inst|altsyncram:altsyncram_component|altsyncram_v581:auto_generated|ram_block1a0~porta_address_reg1            ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; matixClk ; Rise       ; charrom:inst|altsyncram:altsyncram_component|altsyncram_v581:auto_generated|ram_block1a0~porta_address_reg2            ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; matixClk ; Rise       ; charrom:inst|altsyncram:altsyncram_component|altsyncram_v581:auto_generated|ram_block1a0~porta_address_reg2            ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; matixClk ; Rise       ; charrom:inst|altsyncram:altsyncram_component|altsyncram_v581:auto_generated|ram_block1a0~porta_address_reg3            ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; matixClk ; Rise       ; charrom:inst|altsyncram:altsyncram_component|altsyncram_v581:auto_generated|ram_block1a0~porta_address_reg3            ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; matixClk ; Rise       ; charrom:inst|altsyncram:altsyncram_component|altsyncram_v581:auto_generated|ram_block1a0~porta_address_reg4            ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; matixClk ; Rise       ; charrom:inst|altsyncram:altsyncram_component|altsyncram_v581:auto_generated|ram_block1a0~porta_address_reg4            ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; matixClk ; Rise       ; charrom:inst|altsyncram:altsyncram_component|altsyncram_v581:auto_generated|ram_block1a0~porta_address_reg5            ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; matixClk ; Rise       ; charrom:inst|altsyncram:altsyncram_component|altsyncram_v581:auto_generated|ram_block1a0~porta_address_reg5            ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; matixClk ; Rise       ; charrom:inst|altsyncram:altsyncram_component|altsyncram_v581:auto_generated|ram_block1a0~porta_address_reg6            ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; matixClk ; Rise       ; charrom:inst|altsyncram:altsyncram_component|altsyncram_v581:auto_generated|ram_block1a0~porta_address_reg6            ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; matixClk ; Rise       ; charrom:inst|altsyncram:altsyncram_component|altsyncram_v581:auto_generated|ram_block1a0~porta_address_reg7            ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; matixClk ; Rise       ; charrom:inst|altsyncram:altsyncram_component|altsyncram_v581:auto_generated|ram_block1a0~porta_address_reg7            ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; matixClk ; Rise       ; charrom:inst|altsyncram:altsyncram_component|altsyncram_v581:auto_generated|ram_block1a0~porta_address_reg8            ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; matixClk ; Rise       ; charrom:inst|altsyncram:altsyncram_component|altsyncram_v581:auto_generated|ram_block1a0~porta_address_reg8            ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a0                     ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a0                     ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a0~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a0~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a0~porta_address_reg10 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a0~porta_address_reg10 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a0~porta_address_reg11 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a0~porta_address_reg11 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a0~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a0~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a0~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a0~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a0~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a0~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a0~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a0~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a0~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a0~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a0~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a0~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a0~porta_address_reg8  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a0~porta_address_reg8  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a0~porta_address_reg9  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a0~porta_address_reg9  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1                     ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1                     ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1~porta_address_reg10 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1~porta_address_reg10 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1~porta_address_reg11 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1~porta_address_reg11 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1~porta_address_reg8  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1~porta_address_reg8  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1~porta_address_reg9  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a1~porta_address_reg9  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a2                     ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a2                     ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a2~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a2~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a2~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a2~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a2~porta_address_reg10 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a2~porta_address_reg10 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a2~porta_address_reg11 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a2~porta_address_reg11 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a2~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a2~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a2~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; matixClk ; Rise       ; displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a2~porta_address_reg3  ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'SynchClock'                                                                             ;
+--------+--------------+----------------+------------------+------------+------------+------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                             ;
+--------+--------------+----------------+------------------+------------+------------+------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; SynchClock ; Rise       ; SynchClock                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SynchClock ; Rise       ; MonitorSynch:instMonitor|Hcount[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SynchClock ; Rise       ; MonitorSynch:instMonitor|Hcount[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SynchClock ; Rise       ; MonitorSynch:instMonitor|Hcount[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SynchClock ; Rise       ; MonitorSynch:instMonitor|Hcount[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SynchClock ; Rise       ; MonitorSynch:instMonitor|Hcount[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SynchClock ; Rise       ; MonitorSynch:instMonitor|Hcount[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SynchClock ; Rise       ; MonitorSynch:instMonitor|Hcount[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SynchClock ; Rise       ; MonitorSynch:instMonitor|Hcount[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SynchClock ; Rise       ; MonitorSynch:instMonitor|Hcount[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SynchClock ; Rise       ; MonitorSynch:instMonitor|Hcount[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SynchClock ; Rise       ; MonitorSynch:instMonitor|Hcount[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SynchClock ; Rise       ; MonitorSynch:instMonitor|Hcount[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SynchClock ; Rise       ; MonitorSynch:instMonitor|Hcount[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SynchClock ; Rise       ; MonitorSynch:instMonitor|Hcount[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SynchClock ; Rise       ; MonitorSynch:instMonitor|Hcount[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SynchClock ; Rise       ; MonitorSynch:instMonitor|Hcount[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SynchClock ; Rise       ; MonitorSynch:instMonitor|Hcount[8] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SynchClock ; Rise       ; MonitorSynch:instMonitor|Hcount[8] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SynchClock ; Rise       ; MonitorSynch:instMonitor|Hcount[9] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SynchClock ; Rise       ; MonitorSynch:instMonitor|Hcount[9] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SynchClock ; Rise       ; MonitorSynch:instMonitor|Vcount[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SynchClock ; Rise       ; MonitorSynch:instMonitor|Vcount[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SynchClock ; Rise       ; MonitorSynch:instMonitor|Vcount[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SynchClock ; Rise       ; MonitorSynch:instMonitor|Vcount[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SynchClock ; Rise       ; MonitorSynch:instMonitor|Vcount[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SynchClock ; Rise       ; MonitorSynch:instMonitor|Vcount[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SynchClock ; Rise       ; MonitorSynch:instMonitor|Vcount[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SynchClock ; Rise       ; MonitorSynch:instMonitor|Vcount[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SynchClock ; Rise       ; MonitorSynch:instMonitor|Vcount[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SynchClock ; Rise       ; MonitorSynch:instMonitor|Vcount[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SynchClock ; Rise       ; MonitorSynch:instMonitor|Vcount[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SynchClock ; Rise       ; MonitorSynch:instMonitor|Vcount[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SynchClock ; Rise       ; MonitorSynch:instMonitor|Vcount[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SynchClock ; Rise       ; MonitorSynch:instMonitor|Vcount[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SynchClock ; Rise       ; MonitorSynch:instMonitor|Vcount[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SynchClock ; Rise       ; MonitorSynch:instMonitor|Vcount[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SynchClock ; Rise       ; MonitorSynch:instMonitor|Vcount[8] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SynchClock ; Rise       ; MonitorSynch:instMonitor|Vcount[8] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SynchClock ; Rise       ; MonitorSynch:instMonitor|Vcount[9] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SynchClock ; Rise       ; MonitorSynch:instMonitor|Vcount[9] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SynchClock ; Rise       ; SynchClock|combout                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SynchClock ; Rise       ; SynchClock|combout                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SynchClock ; Rise       ; SynchClock~clkctrl|inclk[0]        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SynchClock ; Rise       ; SynchClock~clkctrl|inclk[0]        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SynchClock ; Rise       ; SynchClock~clkctrl|outclk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SynchClock ; Rise       ; SynchClock~clkctrl|outclk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SynchClock ; Rise       ; instMonitor|Hcount[0]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SynchClock ; Rise       ; instMonitor|Hcount[0]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SynchClock ; Rise       ; instMonitor|Hcount[1]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SynchClock ; Rise       ; instMonitor|Hcount[1]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SynchClock ; Rise       ; instMonitor|Hcount[2]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SynchClock ; Rise       ; instMonitor|Hcount[2]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SynchClock ; Rise       ; instMonitor|Hcount[3]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SynchClock ; Rise       ; instMonitor|Hcount[3]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SynchClock ; Rise       ; instMonitor|Hcount[4]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SynchClock ; Rise       ; instMonitor|Hcount[4]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SynchClock ; Rise       ; instMonitor|Hcount[5]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SynchClock ; Rise       ; instMonitor|Hcount[5]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SynchClock ; Rise       ; instMonitor|Hcount[6]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SynchClock ; Rise       ; instMonitor|Hcount[6]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SynchClock ; Rise       ; instMonitor|Hcount[7]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SynchClock ; Rise       ; instMonitor|Hcount[7]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SynchClock ; Rise       ; instMonitor|Hcount[8]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SynchClock ; Rise       ; instMonitor|Hcount[8]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SynchClock ; Rise       ; instMonitor|Hcount[9]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SynchClock ; Rise       ; instMonitor|Hcount[9]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SynchClock ; Rise       ; instMonitor|Vcount[0]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SynchClock ; Rise       ; instMonitor|Vcount[0]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SynchClock ; Rise       ; instMonitor|Vcount[1]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SynchClock ; Rise       ; instMonitor|Vcount[1]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SynchClock ; Rise       ; instMonitor|Vcount[2]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SynchClock ; Rise       ; instMonitor|Vcount[2]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SynchClock ; Rise       ; instMonitor|Vcount[3]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SynchClock ; Rise       ; instMonitor|Vcount[3]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SynchClock ; Rise       ; instMonitor|Vcount[4]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SynchClock ; Rise       ; instMonitor|Vcount[4]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SynchClock ; Rise       ; instMonitor|Vcount[5]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SynchClock ; Rise       ; instMonitor|Vcount[5]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SynchClock ; Rise       ; instMonitor|Vcount[6]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SynchClock ; Rise       ; instMonitor|Vcount[6]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SynchClock ; Rise       ; instMonitor|Vcount[7]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SynchClock ; Rise       ; instMonitor|Vcount[7]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SynchClock ; Rise       ; instMonitor|Vcount[8]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SynchClock ; Rise       ; instMonitor|Vcount[8]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SynchClock ; Rise       ; instMonitor|Vcount[9]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SynchClock ; Rise       ; instMonitor|Vcount[9]|clk          ;
+--------+--------------+----------------+------------------+------------+------------+------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Reset     ; SynchClock ; 0.355 ; 0.355 ; Rise       ; SynchClock      ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Hold Times                                                            ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Reset     ; SynchClock ; 0.202 ; 0.202 ; Rise       ; SynchClock      ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Hsynch    ; SynchClock ; 4.758 ; 4.758 ; Rise       ; SynchClock      ;
; Vsynch    ; SynchClock ; 4.595 ; 4.595 ; Rise       ; SynchClock      ;
; blueOut   ; SynchClock ; 6.007 ; 6.007 ; Rise       ; SynchClock      ;
; greenOut  ; SynchClock ; 6.014 ; 6.014 ; Rise       ; SynchClock      ;
; redOut    ; SynchClock ; 5.770 ; 5.770 ; Rise       ; SynchClock      ;
; blueOut   ; matixClk   ; 5.723 ; 5.723 ; Rise       ; matixClk        ;
; greenOut  ; matixClk   ; 5.730 ; 5.730 ; Rise       ; matixClk        ;
; redOut    ; matixClk   ; 5.486 ; 5.486 ; Rise       ; matixClk        ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Hsynch    ; SynchClock ; 4.299 ; 4.299 ; Rise       ; SynchClock      ;
; Vsynch    ; SynchClock ; 4.376 ; 4.376 ; Rise       ; SynchClock      ;
; blueOut   ; SynchClock ; 4.346 ; 4.346 ; Rise       ; SynchClock      ;
; greenOut  ; SynchClock ; 4.346 ; 4.346 ; Rise       ; SynchClock      ;
; redOut    ; SynchClock ; 4.449 ; 4.449 ; Rise       ; SynchClock      ;
; blueOut   ; matixClk   ; 5.206 ; 5.206 ; Rise       ; matixClk        ;
; greenOut  ; matixClk   ; 5.213 ; 5.213 ; Rise       ; matixClk        ;
; redOut    ; matixClk   ; 4.969 ; 4.969 ; Rise       ; matixClk        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------+
; Propagation Delay                                     ;
+---------------+-------------+-------+----+----+-------+
; Input Port    ; Output Port ; RR    ; RF ; FR ; FF    ;
+---------------+-------------+-------+----+----+-------+
; blueIn        ; blueOut     ; 3.520 ;    ;    ; 3.520 ;
; greenInSignal ; greenOut    ; 3.590 ;    ;    ; 3.590 ;
; redIn         ; redOut      ; 3.693 ;    ;    ; 3.693 ;
+---------------+-------------+-------+----+----+-------+


+-------------------------------------------------------+
; Minimum Propagation Delay                             ;
+---------------+-------------+-------+----+----+-------+
; Input Port    ; Output Port ; RR    ; RF ; FR ; FF    ;
+---------------+-------------+-------+----+----+-------+
; blueIn        ; blueOut     ; 3.520 ;    ;    ; 3.520 ;
; greenInSignal ; greenOut    ; 3.590 ;    ;    ; 3.590 ;
; redIn         ; redOut      ; 3.693 ;    ;    ; 3.693 ;
+---------------+-------------+-------+----+----+-------+


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -5.408   ; 0.215 ; N/A      ; N/A     ; -1.814              ;
;  SynchClock      ; -3.649   ; 0.215 ; N/A      ; N/A     ; -1.631              ;
;  matixClk        ; -5.408   ; 0.561 ; N/A      ; N/A     ; -1.814              ;
; Design-wide TNS  ; -401.852 ; 0.0   ; 0.0      ; 0.0     ; -372.362            ;
;  SynchClock      ; -59.134  ; 0.000 ; N/A      ; N/A     ; -26.071             ;
;  matixClk        ; -342.718 ; 0.000 ; N/A      ; N/A     ; -346.291            ;
+------------------+----------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Reset     ; SynchClock ; 2.130 ; 2.130 ; Rise       ; SynchClock      ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Hold Times                                                            ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Reset     ; SynchClock ; 0.202 ; 0.202 ; Rise       ; SynchClock      ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; Hsynch    ; SynchClock ; 9.639  ; 9.639  ; Rise       ; SynchClock      ;
; Vsynch    ; SynchClock ; 9.202  ; 9.202  ; Rise       ; SynchClock      ;
; blueOut   ; SynchClock ; 13.067 ; 13.067 ; Rise       ; SynchClock      ;
; greenOut  ; SynchClock ; 13.070 ; 13.070 ; Rise       ; SynchClock      ;
; redOut    ; SynchClock ; 12.447 ; 12.447 ; Rise       ; SynchClock      ;
; blueOut   ; matixClk   ; 12.152 ; 12.152 ; Rise       ; matixClk        ;
; greenOut  ; matixClk   ; 12.155 ; 12.155 ; Rise       ; matixClk        ;
; redOut    ; matixClk   ; 11.532 ; 11.532 ; Rise       ; matixClk        ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Hsynch    ; SynchClock ; 4.299 ; 4.299 ; Rise       ; SynchClock      ;
; Vsynch    ; SynchClock ; 4.376 ; 4.376 ; Rise       ; SynchClock      ;
; blueOut   ; SynchClock ; 4.346 ; 4.346 ; Rise       ; SynchClock      ;
; greenOut  ; SynchClock ; 4.346 ; 4.346 ; Rise       ; SynchClock      ;
; redOut    ; SynchClock ; 4.449 ; 4.449 ; Rise       ; SynchClock      ;
; blueOut   ; matixClk   ; 5.206 ; 5.206 ; Rise       ; matixClk        ;
; greenOut  ; matixClk   ; 5.213 ; 5.213 ; Rise       ; matixClk        ;
; redOut    ; matixClk   ; 4.969 ; 4.969 ; Rise       ; matixClk        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------+
; Progagation Delay                                     ;
+---------------+-------------+-------+----+----+-------+
; Input Port    ; Output Port ; RR    ; RF ; FR ; FF    ;
+---------------+-------------+-------+----+----+-------+
; blueIn        ; blueOut     ; 7.479 ;    ;    ; 7.479 ;
; greenInSignal ; greenOut    ; 7.593 ;    ;    ; 7.593 ;
; redIn         ; redOut      ; 7.915 ;    ;    ; 7.915 ;
+---------------+-------------+-------+----+----+-------+


+-------------------------------------------------------+
; Minimum Progagation Delay                             ;
+---------------+-------------+-------+----+----+-------+
; Input Port    ; Output Port ; RR    ; RF ; FR ; FF    ;
+---------------+-------------+-------+----+----+-------+
; blueIn        ; blueOut     ; 3.520 ;    ;    ; 3.520 ;
; greenInSignal ; greenOut    ; 3.590 ;    ;    ; 3.590 ;
; redIn         ; redOut      ; 3.693 ;    ;    ; 3.693 ;
+---------------+-------------+-------+----+----+-------+


+---------------------------------------------------------------------+
; Setup Transfers                                                     ;
+------------+------------+----------+----------+----------+----------+
; From Clock ; To Clock   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------+----------+----------+----------+----------+
; matixClk   ; matixClk   ; 150      ; 0        ; 0        ; 0        ;
; SynchClock ; matixClk   ; 5050     ; 0        ; 0        ; 0        ;
; SynchClock ; SynchClock ; 658      ; 0        ; 0        ; 0        ;
+------------+------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------+
; Hold Transfers                                                      ;
+------------+------------+----------+----------+----------+----------+
; From Clock ; To Clock   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------+----------+----------+----------+----------+
; matixClk   ; matixClk   ; 150      ; 0        ; 0        ; 0        ;
; SynchClock ; matixClk   ; 5050     ; 0        ; 0        ; 0        ;
; SynchClock ; SynchClock ; 658      ; 0        ; 0        ; 0        ;
+------------+------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 23    ; 23   ;
; Unconstrained Output Ports      ; 5     ; 5    ;
; Unconstrained Output Port Paths ; 92    ; 92   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 12.1 Build 177 11/07/2012 SJ Web Edition
    Info: Processing started: Wed Dec 13 09:41:39 2017
Info: Command: quartus_sta lab5 -c lab5
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'lab5.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name SynchClock SynchClock
    Info (332105): create_clock -period 1.000 -name matixClk matixClk
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -5.408
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.408      -342.718 matixClk 
    Info (332119):    -3.649       -59.134 SynchClock 
Info (332146): Worst-case hold slack is 0.445
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.445         0.000 SynchClock 
    Info (332119):     1.461         0.000 matixClk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.814
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.814      -346.291 matixClk 
    Info (332119):    -1.631       -26.071 SynchClock 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.314
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.314       -76.188 matixClk 
    Info (332119):    -0.766       -10.520 SynchClock 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 SynchClock 
    Info (332119):     0.561         0.000 matixClk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.423
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.423      -271.750 matixClk 
    Info (332119):    -1.380       -21.380 SynchClock 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 306 megabytes
    Info: Processing ended: Wed Dec 13 09:41:41 2017
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


