Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 332d87c2072a4685ae526a8f9262817a --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_cpu_behav xil_defaultlib.test_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.mux_5
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.mux_32
Compiling module xil_defaultlib.ext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.next_pc
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.test_cpu
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot test_cpu_behav
