<!doctype html><html lang=en-us dir=ltr><head><meta name=generator content="Hugo 0.117.0"><meta charset=utf-8><meta name=viewport content="width=device-width,initial-scale=1"><meta name=description content="Introduction # The OrangeCrab is a small pocket sized development board in the Adafruit feather format. While small in size it packs a punch! The standard version is equipped with a Lattice ECP5 FPGA, and DDR3L memory. Paired with the FPGA is a FLASH chip, with enough memory to store multiple bitstreams.
FPGA # The FPGA used on the OrangeCrab is an ECP5 from Lattice Semiconductor. The ECP5 series is a medium tier, low power, low cost FPGA product line."><meta name=theme-color media="(prefers-color-scheme: light)" content="#ffffff"><meta name=theme-color media="(prefers-color-scheme: dark)" content="#343a40"><meta name=color-scheme content="light dark"><meta property="og:title" content="Introduction"><meta property="og:description" content><meta property="og:type" content="website"><meta property="og:url" content="https://orangecrab-fpga.github.io/orangecrab-hardware/"><title>Introduction | OrangeCrab</title><link rel=manifest href=/orangecrab-hardware/manifest.json><link rel=icon href=/orangecrab-hardware/favicon.png><link rel=stylesheet href=/orangecrab-hardware/book.min.ab722f60fcb2bfb84a527ad25b6ca7e438b9c8d9c5ba43ce6fba85063aa97a72.css integrity="sha256-q3IvYPyyv7hKUnrSW2yn5Di5yNnFukPOb7qFBjqpenI=" crossorigin=anonymous><script defer src=/orangecrab-hardware/flexsearch.min.js></script>
<script defer src=/orangecrab-hardware/en.search.min.d0838eb878357018c5424bc1e3fac65ee1389f73b34d6a946e513d4407cc4652.js integrity="sha256-0IOOuHg1cBjFQkvB4/rGXuE4n3OzTWqUblE9RAfMRlI=" crossorigin=anonymous></script>
<link rel=alternate type=application/rss+xml href=https://orangecrab-fpga.github.io/orangecrab-hardware/index.xml title=OrangeCrab></head><body dir=ltr><input type=checkbox class="hidden toggle" id=menu-control>
<input type=checkbox class="hidden toggle" id=toc-control><main class="container flex"><aside class=book-menu><div class=book-menu-content><nav><h2 class=book-brand><a class="flex align-center" href=/orangecrab-hardware/><span>OrangeCrab</span></a></h2><div class=book-search><input type=text id=book-search-input placeholder=Search aria-label=Search maxlength=64 data-hotkeys=s/><div class="book-search-spinner hidden"></div><ul id=book-search-results></ul></div><ul><li><a href=/orangecrab-hardware/ class=active>Hardware</a><ul><li><a href=/orangecrab-hardware/docs/r0.1/>r0.1</a></li><li><a href=/orangecrab-hardware/docs/r0.2/>r0.2</a></li><li><a href=/orangecrab-hardware/docs/r0.2.1/>r0.2.1</a></li></ul></li><li><a href=/orangecrab-hardware/docs/getting-started/>Getting Started</a></li><li><a href=/orangecrab-hardware/docs/pinout/>Pinout</a></li><li><a href=/orangecrab-hardware/docs/downloads/>Downloads</a></li></ul></nav><script>(function(){var e=document.querySelector("aside .book-menu-content");addEventListener("beforeunload",function(){localStorage.setItem("menu.scrollTop",e.scrollTop)}),e.scrollTop=localStorage.getItem("menu.scrollTop")})()</script></div></aside><div class=book-page><header class=book-header><div class="flex align-center justify-between"><label for=menu-control><img src=/orangecrab-hardware/svg/menu.svg class=book-icon alt=Menu></label>
<strong>Introduction</strong>
<label for=toc-control><img src=/orangecrab-hardware/svg/toc.svg class=book-icon alt="Table of Contents"></label></div><aside class="hidden clearfix"><nav id=TableOfContents><ul><li><a href=#fpga>FPGA</a></li><li><a href=#ddr3>DDR3</a></li><li><a href=#usb>USB</a></li><li><a href=#hardware-versions>Hardware Versions</a></li></ul></nav></aside></header><article class=markdown><p><img src=docs/r0.2/orangeCrab-6.jpg alt="OrangeCrab Photo" title="OrangeCrab Photo"></p><h1 id=introduction>Introduction
<a class=anchor href=#introduction>#</a></h1><p>The OrangeCrab is a small pocket sized development board in the Adafruit feather format. While small in size it packs a punch! The standard version is equipped with a Lattice ECP5 FPGA, and DDR3L memory. Paired with the FPGA is a FLASH chip, with enough memory to store multiple bitstreams.</p><h2 id=fpga>FPGA
<a class=anchor href=#fpga>#</a></h2><p>The FPGA used on the OrangeCrab is an ECP5 from Lattice Semiconductor. The ECP5 series is a medium tier, low power, low cost FPGA product line. This device supports various DDR3 memory interfaces, because of this the board features DDR3L memory. The ECP5 is also one of the platforms that is fully supported by the Open Source Synthesis flow.</p><h2 id=ddr3>DDR3
<a class=anchor href=#ddr3>#</a></h2><p>There is DDR3L memory attached to the FPGA. The hardware is configured by default for DDR3L (1.35V). There are enough address lines wired to the memory to support upto 8Gbit parts. (Twin-die is not supported) The standard OrangeCrab configuration makes use of 1Gbit. This is connected to the FPGA using a 16-bit data bus.</p><h2 id=usb>USB
<a class=anchor href=#usb>#</a></h2><p>The micro usb connector is wired directly into the FPGA. Just as a microprocessor can emulate UART or SPI using standard I/O pins the FPGA can do the same for USB. By using some of the FPGA logic to create a USB core, we can use the I/O pins on the FPGA to act as a USB device. This will operate at USB 2.0 full-speed rates (12Mbit/s). Operating at High Speed rates (480Mbit/s) is not possible with the OrangeCrab hardware.</p><h2 id=hardware-versions>Hardware Versions
<a class=anchor href=#hardware-versions>#</a></h2><p>There are currently 3 released version of the board:</p><blockquote class="book-hint info"><h3 id=hardware-r021orangecrab-hardwaredocsr021><a href=/orangecrab-hardware/docs/r0.2.1/>Hardware r0.2.1</a>
<a class=anchor href=#hardware-r021orangecrab-hardwaredocsr021>#</a></h3><p>Status: Currently produced design</p><h4 id=changes-from-r02>Changes from r0.2:
<a class=anchor href=#changes-from-r02>#</a></h4><ul><li>Changed USB micro-b to USB-C</li><li>Swapped DCDC devices</li><li>Added support for ECP5 85F-5G</li><li>Added Castellated I/O pins</li></ul></blockquote><blockquote class="book-hint warning"><h3 id=hardware-r02orangecrab-hardwaredocsr02><a href=/orangecrab-hardware/docs/r0.2/>Hardware r0.2</a>
<a class=anchor href=#hardware-r02orangecrab-hardwaredocsr02>#</a></h3><p>Status: Superseded</p><h4 id=changes-from-r01>Changes from r0.1:
<a class=anchor href=#changes-from-r01>#</a></h4><ul><li>Added FPGA I/O based ADC</li><li>Add User Button and self-reset</li><li>Larger FLASH 2MBytes -> 16MBytes</li></ul></blockquote><blockquote class="book-hint warning"><h3 id=hardware-r01orangecrab-hardwaredocsr01><a href=/orangecrab-hardware/docs/r0.1/>Hardware r0.1</a>
<a class=anchor href=#hardware-r01orangecrab-hardwaredocsr01>#</a></h3><p>Status: Prototype only</p><h4 id=standout-features>Standout Features:
<a class=anchor href=#standout-features>#</a></h4><ul><li>2MByte FLASH 2x3mm USON part</li><li>ATSAMD10/11 Co-processor planned mainly for the ADC/DAC (fw never written)</li><li>Expansion port on the bottom of the feather breaking out extra I/O differential pairs.</li></ul></blockquote></article><footer class=book-footer><div class="flex flex-wrap justify-between"></div><script>(function(){function e(e){const t=window.getSelection(),n=document.createRange();n.selectNodeContents(e),t.removeAllRanges(),t.addRange(n)}document.querySelectorAll("pre code").forEach(t=>{t.addEventListener("click",function(){if(window.getSelection().toString())return;e(t.parentElement),navigator.clipboard&&navigator.clipboard.writeText(t.parentElement.textContent)})})})()</script></footer><div class=book-comments></div><label for=menu-control class="hidden book-menu-overlay"></label></div><aside class=book-toc><div class=book-toc-content><nav id=TableOfContents><ul><li><a href=#fpga>FPGA</a></li><li><a href=#ddr3>DDR3</a></li><li><a href=#usb>USB</a></li><li><a href=#hardware-versions>Hardware Versions</a></li></ul></nav></div></aside></main></body></html>