Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.4 (lin64) Build 353583 Mon Dec  9 17:26:26 MST 2013
| Date         : Wed Apr 30 12:00:39 2014
| Host         : ee-boxer0 running 64-bit Ubuntu 10.04.4 LTS
| Command      : report_control_sets -verbose -file zynq_system_wrapper_control_sets_placed.rpt
| Design       : zynq_system_wrapper
| Device       : xc7z020
------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |   223 |
| Minimum Number of register sites lost to control set restrictions |   596 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             430 |          168 |
| No           | No                    | Yes                    |             317 |          103 |
| No           | Yes                   | No                     |             199 |           69 |
| Yes          | No                    | No                     |            2487 |          856 |
| Yes          | No                    | Yes                    |             160 |           40 |
| Yes          | Yes                   | No                     |             827 |          265 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                    Clock Signal                    |                                                                                                  Enable Signal                                                                                                 |                                                                                                                      Set/Reset Signal                                                                                                                      | Slice Load Count | Bel Load Count |
+----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/push                                                                            |                                                                                                                                                                                                                                                            |                1 |              1 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/push                                                                        |                                                                                                                                                                                                                                                            |                1 |              1 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/push                                                                        |                                                                                                                                                                                                                                                            |                1 |              1 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                | zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0                                                                                                                                                        |                1 |              2 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out |                                                                                                                                                                                                                                                            |                1 |              2 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                | zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/n_0_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]         |                1 |              2 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                | zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__1                                                                                                                                                        |                1 |              2 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                | zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/n_0_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] |                1 |              2 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_push                                                                         |                                                                                                                                                                                                                                                            |                1 |              2 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/axi_mem_intercon/xbar/n_0_m_payload_i[3]_i_1                                                                                                                                                     |                                                                                                                                                                                                                                                            |                1 |              2 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/hhb_query_0/inst/hhb_query_U/p_14_in                                                                                                                                                             |                                                                                                                                                                                                                                                            |                2 |              2 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                | zynq_system_i/axi_clock_converter_0/inst/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1                                                                                                                                                                      |                1 |              2 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                | zynq_system_i/axi_clock_converter_0/inst/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0                                                                                                                                                                   |                1 |              2 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                | zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__1                                                                                                                                                        |                1 |              2 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                | zynq_system_i/axi_clock_converter_0/inst/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__2                                                                                                                                                                   |                1 |              2 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                | zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1                                                                                                                                                           |                1 |              2 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                | zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0                                                                                                                                                        |                1 |              2 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                | zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/RST_FULL_FF                                                                                                                                                                                            |                1 |              2 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                | zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1                                                                                                                                                           |                1 |              2 |
|  zynq_system_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                | zynq_system_i/axi_clock_converter_0/inst/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__3                                                                                                                                                                   |                1 |              2 |
|  zynq_system_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                | zynq_system_i/axi_clock_converter_0/inst/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__1                                                                                                                                                                   |                1 |              2 |
|  zynq_system_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                | zynq_system_i/axi_clock_converter_0/inst/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__2                                                                                                                                                                   |                2 |              3 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                | zynq_system_i/axi_clock_converter_0/inst/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__3                                                                                                                                                                   |                2 |              3 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                | zynq_system_i/axi_clock_converter_0/inst/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__1                                                                                                                                                                   |                2 |              3 |
|  zynq_system_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                | zynq_system_i/axi_clock_converter_0/inst/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0                                                                                                                                                                   |                1 |              3 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/p_1_in                                                                                                 |                                                                                                                                                                                                                                                            |                1 |              3 |
|  zynq_system_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                | zynq_system_i/axi_clock_converter_0/inst/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1                                                                                                                                                                      |                1 |              3 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_new_cmd                                                                                 | zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/n_0_pushed_commands[3]_i_1                                                                                                                                                                             |                1 |              4 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/hhb_query_0/inst/hhb_query_U/p_14_in                                                                                                                                                             | zynq_system_i/hhb_query_0/inst/sig_hhb_query_ap_rst                                                                                                                                                                                                        |                2 |              4 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/clk_wiz_0/inst/n_0_state_count[4]_i_2                                                                                                                                                            | zynq_system_i/clk_wiz_0/inst/n_0_state_count[4]_i_1                                                                                                                                                                                                        |                1 |              4 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/axi_mem_intercon/xbar/n_0_gen_arbiter.last_rr_hot[1]_i_1                                                                                                                                         | zynq_system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                                      |                2 |              4 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_new_cmd                                                                       | zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/n_0_pushed_commands[3]_i_1__0                                                                                                                                                                          |                2 |              4 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axlen_cnt[3]_i_1                                                                                                                        |                                                                                                                                                                                                                                                            |                1 |              4 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axlen_cnt[3]_i_1__0                                                                                                                     |                                                                                                                                                                                                                                                            |                2 |              4 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axlen_cnt[3]_i_1__0                                                                                                                     | zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axlen_cnt[7]_i_1__0                                                                                                                                                                 |                2 |              4 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axlen_cnt[3]_i_1__1                                                                                                                     |                                                                                                                                                                                                                                                            |                1 |              4 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/axi_mem_intercon/xbar/n_0_gen_arbiter.last_rr_hot[1]_i_1__0                                                                                                                                      | zynq_system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                                      |                3 |              4 |
|  zynq_system_i/clk_wiz_0/inst/clk_out1             | zynq_system_i/axi_clock_converter_0/inst/n_0_RAM_reg_0_15_0_0_i_1                                                                                                                                              |                                                                                                                                                                                                                                                            |                1 |              4 |
|  zynq_system_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                | zynq_system_i/axi_clock_converter_0/inst/n_0_gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg                                                           |                2 |              4 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/hhb_query_0/n_0_pout[4]_i_1                                                                                                                                                                      | zynq_system_i/hhb_query_0/inst/sig_hhb_query_ap_rst                                                                                                                                                                                                        |                1 |              5 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/n_0_goreg_dm.dout_i[4]_i_1                                                                                                                                 |                                                                                                                                                                                                                                                            |                1 |              5 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/hhb_query_0/n_0_pout[4]_i_1__0                                                                                                                                                                   | zynq_system_i/hhb_query_0/inst/sig_hhb_query_ap_rst                                                                                                                                                                                                        |                2 |              5 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                | zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/RD_RST                                                                                                                                                                                                 |                3 |              5 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                | zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/n_0_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]         |                2 |              5 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                | zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/n_0_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] |                3 |              5 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                | zynq_system_i/axi_clock_converter_0/inst/n_0_gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]                                                     |                2 |              5 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                | zynq_system_i/axi_clock_converter_0/inst/n_0_gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]                                                      |                3 |              5 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/p_2_in                                                                             | zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/n_0_S_AXI_AID_Q[1]_i_1                                                                                                                                                                                 |                2 |              5 |
|  zynq_system_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                | zynq_system_i/axi_clock_converter_0/inst/n_0_gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]                                                      |                3 |              5 |
|  zynq_system_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                | zynq_system_i/axi_clock_converter_0/inst/n_0_gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]                                                     |                2 |              5 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/clk_wiz_0/inst/n_0_CLK_CORE_DRP_I/ram_clk_config_reg[23][0]                                                                                                                                      | zynq_system_i/clk_wiz_0/inst/n_0_ram[32][5]_i_1                                                                                                                                                                                                            |                2 |              5 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/axi_mem_intercon/xbar/n_0_FSM_onehot_state[4]_i_1__1                                                                                                                                             | zynq_system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1                                                                                                               |                1 |              5 |
|  zynq_system_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                | zynq_system_i/axi_clock_converter_0/inst/n_0_gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]                                                     |                2 |              5 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/axi_mem_intercon/xbar/n_0_FSM_onehot_state[4]_i_1                                                                                                                                                | zynq_system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1                                                                                                               |                2 |              5 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/axi_mem_intercon/xbar/n_0_FSM_onehot_state[4]_i_1__0                                                                                                                                             | zynq_system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                                                   |                3 |              5 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/n_0_gpr1.dout_i[4]_i_1                                                                                                                                     |                                                                                                                                                                                                                                                            |                1 |              5 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/hhb_query_0/inst/hhb_query_BUS_A_if_U/aw_hs                                                                                                                                                      |                                                                                                                                                                                                                                                            |                2 |              6 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/clk_wiz_0/inst/n_0_ram_addr[5]_i_1                                                                                                                                                               |                                                                                                                                                                                                                                                            |                3 |              6 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/clk_wiz_0/inst/n_0_CLK_CORE_DRP_I/ram_clk_config_reg[23][0]                                                                                                                                      | zynq_system_i/clk_wiz_0/inst/n_0_ram[38][13]_i_1                                                                                                                                                                                                           |                3 |              6 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/n_0_gpr1.dout_i[5]_i_1                                                                                                                                     |                                                                                                                                                                                                                                                            |                1 |              6 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/n_0_USE_B_CHANNEL.cmd_b_depth[5]_i_1                                                                                                                       | zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/n_0_S_AXI_AID_Q[1]_i_1                                                                                                                                                                                 |                3 |              6 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/n_0_cmd_depth[5]_i_1__0                                                                                                                                    | zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/n_0_S_AXI_AID_Q[1]_i_1                                                                                                                                                                                 |                3 |              6 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/n_0_cmd_depth[5]_i_1                                                                                                                                       | zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/n_0_S_AXI_AID_Q[1]_i_1                                                                                                                                                                                 |                3 |              6 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/n_0_goreg_dm.dout_i[5]_i_1                                                                                                                                 |                                                                                                                                                                                                                                                            |                3 |              6 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                | zynq_system_i/axi_clock_converter_0/inst/rst_d2                                                                                                                                                                                                            |                4 |              6 |
|  zynq_system_i/clk_wiz_0/inst/clk_out1             | zynq_system_i/hwfreqscale_simple_adder_0/inst/hwfreqscale_simple_adder_BUS_A_if_U/aw_hs                                                                                                                        |                                                                                                                                                                                                                                                            |                1 |              6 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/rst_processing_system7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                                                   | zynq_system_i/rst_processing_system7_0_50M/U0/clear                                                                                                                                                                                                        |                1 |              6 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                | zynq_system_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_2_out                                                                                                                                                                                    |                2 |              7 |
|  zynq_system_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                | zynq_system_i/hwfreqscale_simple_adder_0/inst/sig_hwfreqscale_simple_adder_ap_rst                                                                                                                                                                          |                3 |              7 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/clk_wiz_0/inst/n_0_DADDR[6]_i_2                                                                                                                                                                  | zynq_system_i/clk_wiz_0/inst/n_0_DADDR[6]_i_1                                                                                                                                                                                                              |                2 |              7 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start                                                                                                                                          | zynq_system_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                        |                2 |              7 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out              |                                                                                                                                                                                                                                                            |                1 |              8 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out         |                                                                                                                                                                                                                                                            |                1 |              8 |
|  zynq_system_i/clk_wiz_0/inst/clk_out1             | zynq_system_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/p_13_out                                                    | zynq_system_i/axi_clock_converter_0/inst/n_0_gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]                                                     |                2 |              8 |
|  zynq_system_i/clk_wiz_0/inst/clk_out1             | zynq_system_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/p_13_out                                                    | zynq_system_i/axi_clock_converter_0/inst/n_0_gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]                                                     |                2 |              8 |
|  zynq_system_i/clk_wiz_0/inst/clk_out1             | zynq_system_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/p_13_out                                                     | zynq_system_i/axi_clock_converter_0/inst/n_0_gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]                                                      |                2 |              8 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/p_3_in                                                                                         | zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/n_0_S_AXI_AID_Q[1]_i_1                                                                                                                                                                                 |                3 |              8 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                       | zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0                                                                                                                   |                2 |              8 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/p_13_out                                                     | zynq_system_i/axi_clock_converter_0/inst/n_0_gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]                                                      |                2 |              8 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/axi_mem_intercon/xbar/n_0_gen_axi.read_cnt[7]_i_1                                                                                                                                                | zynq_system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                                      |                3 |              8 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axlen_cnt[7]_i_1                                                                                                                        |                                                                                                                                                                                                                                                            |                4 |              8 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/p_13_out                                                    | zynq_system_i/axi_clock_converter_0/inst/n_0_gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]                                                     |                2 |              8 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                | zynq_system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/reset                                                                                                                                                     |                4 |              8 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                | zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_areset_d1_i_1                                                                                                                                                                       |                4 |              8 |
|  zynq_system_i/clk_wiz_0/inst/clk_out1             | zynq_system_i/axi_clock_converter_0/inst/n_0_goreg_dm.dout_i[8]_i_1                                                                                                                                            |                                                                                                                                                                                                                                                            |                2 |              9 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                | zynq_system_i/axi_clock_converter_0/inst/n_0_grstd1.grst_full.grst_f.RST_FULL_GEN_i_1                                                                                                                                                                      |                6 |              9 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/hhb_query_0/n_0_loop_beats[8]_i_1                                                                                                                                                                |                                                                                                                                                                                                                                                            |                5 |              9 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/hhb_query_0/n_0_loop_beats[8]_i_1__0                                                                                                                                                             |                                                                                                                                                                                                                                                            |                3 |              9 |
|  zynq_system_i/clk_wiz_0/inst/clk_out1             | zynq_system_i/axi_clock_converter_0/inst/n_0_gpr1.dout_i[8]_i_1__0                                                                                                                                             |                                                                                                                                                                                                                                                            |                2 |              9 |
|  zynq_system_i/clk_wiz_0/inst/clk_out1             | zynq_system_i/axi_clock_converter_0/inst/n_0_gpr1.dout_i[8]_i_1                                                                                                                                                |                                                                                                                                                                                                                                                            |                2 |              9 |
|  zynq_system_i/clk_wiz_0/inst/clk_out1             | zynq_system_i/axi_clock_converter_0/inst/n_0_goreg_dm.dout_i[8]_i_1__0                                                                                                                                         |                                                                                                                                                                                                                                                            |                2 |              9 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/clk_wiz_0/inst/n_0_CLK_CORE_DRP_I/ram_clk_config_reg[23][0]                                                                                                                                      | zynq_system_i/clk_wiz_0/inst/n_0_ram[39][14]_i_1                                                                                                                                                                                                           |                5 |              9 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                | zynq_system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reset                                                                                                                                                                     |                3 |              9 |
|  zynq_system_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                | zynq_system_i/axi_clock_converter_0/inst/n_0_grstd1.grst_full.grst_f.RST_FULL_GEN_i_1                                                                                                                                                                      |                6 |              9 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/clk_wiz_0/inst/n_0_CLK_CORE_DRP_I/ram_clk_config_reg[23][0]                                                                                                                                      | zynq_system_i/clk_wiz_0/inst/n_0_ram[35][13]_i_1                                                                                                                                                                                                           |                6 |              9 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out | zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/n_0_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] |                3 |             10 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/n_0_gc0.count_d1[4]_i_1__1                                                                                                                                 | zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/n_0_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] |                3 |             10 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out         | zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/n_0_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]         |                2 |             10 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/n_0_gc0.count_d1[4]_i_1__0                                                                                                                                 | zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/n_0_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]         |                3 |             10 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                | zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/n_0_S_AXI_AID_Q[1]_i_1                                                                                                                                                                                 |                8 |             10 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/clk_wiz_0/inst/n_0_CLK_CORE_DRP_I/ram_clk_config_reg[23][0]                                                                                                                                      | zynq_system_i/clk_wiz_0/inst/n_0_ram[26][11]_i_1                                                                                                                                                                                                           |                5 |             10 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/clk_wiz_0/inst/n_0_CLK_CORE_DRP_I/ram_clk_config_reg[23][0]                                                                                                                                      | zynq_system_i/clk_wiz_0/inst/n_0_ram[28][11]_i_1                                                                                                                                                                                                           |                6 |             10 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/clk_wiz_0/inst/n_0_CLK_CORE_DRP_I/ram_clk_config_reg[23][0]                                                                                                                                      | zynq_system_i/clk_wiz_0/inst/n_0_ram[30][11]_i_1                                                                                                                                                                                                           |                5 |             10 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/clk_wiz_0/inst/n_0_CLK_CORE_DRP_I/ram_clk_config_reg[23][0]                                                                                                                                      | zynq_system_i/clk_wiz_0/inst/n_0_ram[34][11]_i_1                                                                                                                                                                                                           |                4 |             10 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/clk_wiz_0/inst/n_0_CLK_CORE_DRP_I/ram_clk_config_reg[23][0]                                                                                                                                      | zynq_system_i/clk_wiz_0/inst/n_0_ram[36][11]_i_1                                                                                                                                                                                                           |                4 |             10 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out              | zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/RST                                                                                                                                                                                                    |                3 |             10 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/n_0_gc0.count_d1[4]_i_1                                                                                                                                    | zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/RD_RST                                                                                                                                                                                                 |                2 |             10 |
|  zynq_system_i/clk_wiz_0/inst/clk_out1             | zynq_system_i/axi_clock_converter_0/inst/n_0_RAM_reg_0_15_0_5_i_1                                                                                                                                              | zynq_system_i/axi_clock_converter_0/inst/n_0_gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]                                                      |                3 |             12 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_wrap_boundary_axaddr_r[11]_i_1                                                                                                          |                                                                                                                                                                                                                                                            |                5 |             12 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axaddr_incr[0]_i_1                                                                                                                      |                                                                                                                                                                                                                                                            |                3 |             12 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axaddr_wrap[11]_i_1__0                                                                                                                  |                                                                                                                                                                                                                                                            |                3 |             12 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axaddr_incr[0]_i_1__0                                                                                                                   |                                                                                                                                                                                                                                                            |                3 |             12 |
|  zynq_system_i/clk_wiz_0/inst/clk_out1             | zynq_system_i/axi_clock_converter_0/inst/n_0_RAM_reg_0_15_0_0_i_1                                                                                                                                              | zynq_system_i/axi_clock_converter_0/inst/n_0_gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]                                                     |                2 |             12 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axaddr_wrap[11]_i_1                                                                                                                     |                                                                                                                                                                                                                                                            |                4 |             12 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/axi_clock_converter_0/inst/n_0_RAM_reg_0_15_0_5_i_1__1                                                                                                                                           | zynq_system_i/axi_clock_converter_0/inst/n_0_gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]                                                     |                4 |             12 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/axi_clock_converter_0/inst/n_0_RAM_reg_0_15_0_5_i_1__0                                                                                                                                           | zynq_system_i/axi_clock_converter_0/inst/RST                                                                                                                                                                                                               |                3 |             12 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/axi_clock_converter_0/inst/n_0_RAM_reg_0_15_0_5_i_1__2                                                                                                                                           | zynq_system_i/axi_clock_converter_0/inst/n_0_gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]                                                      |                2 |             12 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_wrap_boundary_axaddr_r[11]_i_1__0                                                                                                       |                                                                                                                                                                                                                                                            |                5 |             12 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                           |                                                                                                                                                                                                                                                            |                4 |             13 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/si_rs_bready                                                                                      |                                                                                                                                                                                                                                                            |                3 |             14 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                              |                                                                                                                                                                                                                                                            |                2 |             14 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/axi_clock_converter_0/inst/n_0_RAM_reg_0_15_0_5_i_1__0                                                                                                                                           |                                                                                                                                                                                                                                                            |                2 |             16 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/axi_clock_converter_0/inst/n_0_RAM_reg_0_15_0_5_i_1__2                                                                                                                                           |                                                                                                                                                                                                                                                            |                2 |             16 |
|  zynq_system_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                |                                                                                                                                                                                                                                                            |                7 |             16 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/clk_wiz_0/inst/n_0_DI[15]_i_2                                                                                                                                                                    | zynq_system_i/clk_wiz_0/inst/n_0_DI[15]_i_1                                                                                                                                                                                                                |                5 |             16 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                | zynq_system_i/clk_wiz_0/inst/reset2ip_reset                                                                                                                                                                                                                |                6 |             19 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                | zynq_system_i/axi_clock_converter_0/inst/n_0_gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]                                                     |                4 |             20 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                | zynq_system_i/axi_clock_converter_0/inst/n_0_gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]                                                     |                4 |             20 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                | zynq_system_i/axi_clock_converter_0/inst/n_0_gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]                                                     |                4 |             20 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                | zynq_system_i/axi_clock_converter_0/inst/n_0_gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]                                                      |                4 |             20 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                | zynq_system_i/axi_clock_converter_0/inst/n_0_gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]                                                      |                3 |             20 |
|  zynq_system_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                | zynq_system_i/axi_clock_converter_0/inst/RD_RST                                                                                                                                                                                                            |                3 |             20 |
|  zynq_system_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                | zynq_system_i/axi_clock_converter_0/inst/n_0_gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]                                                      |                4 |             20 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/b_push                                                                                            |                                                                                                                                                                                                                                                            |                3 |             20 |
|  zynq_system_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                | zynq_system_i/axi_clock_converter_0/inst/n_0_gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]                                                     |                4 |             20 |
|  zynq_system_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                | zynq_system_i/axi_clock_converter_0/inst/n_0_gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]                                                      |                4 |             20 |
|  zynq_system_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                | zynq_system_i/axi_clock_converter_0/inst/n_0_gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]                                                     |                3 |             20 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                | zynq_system_i/clk_wiz_0/inst/bus2ip_reset_active_high                                                                                                                                                                                                      |                3 |             21 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                | zynq_system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                                      |               14 |             22 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                | zynq_system_i/hhb_query_0/inst/sig_hhb_query_ap_rst                                                                                                                                                                                                        |               11 |             23 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                  | zynq_system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reset                                                                                                                                                                     |               10 |             30 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/hhb_query_0/inst/hhb_query_U/ap_reg_ppiten_pp0_it0                                                                                                                                               |                                                                                                                                                                                                                                                            |                5 |             30 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/hhb_query_0/n_0_applist_phys_addr0data_reg[31]_i_1                                                                                                                                               | zynq_system_i/hhb_query_0/inst/sig_hhb_query_ap_rst                                                                                                                                                                                                        |                8 |             30 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/hhb_query_0/inst/hhb_query_BUS_A_if_U/ar_hs                                                                                                                                                      |                                                                                                                                                                                                                                                            |               10 |             32 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/hhb_query_0/inst/hhb_query_a_if_U/bus_read/data_align/rs0/load_p1                                                                                                                                |                                                                                                                                                                                                                                                            |               15 |             32 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/hhb_query_0/inst/hhb_query_U/current_heartbeat1data_reg0                                                                                                                                         | zynq_system_i/hhb_query_0/inst/sig_hhb_query_ap_rst                                                                                                                                                                                                        |                6 |             32 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/hhb_query_0/inst/hhb_query_a_if_U/bus_read/data_align/rs0/load_p2                                                                                                                                |                                                                                                                                                                                                                                                            |               13 |             32 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/hhb_query_0/inst/sig_hhb_query_a_rsp_read                                                                                                                                                        |                                                                                                                                                                                                                                                            |                7 |             32 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/hhb_query_0/n_0_narrow_to_wide.data_buf[31]_i_1                                                                                                                                                  |                                                                                                                                                                                                                                                            |                5 |             32 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/clk_wiz_0/inst/n_0_ram_clk_config[6][31]_i_1                                                                                                                                                     |                                                                                                                                                                                                                                                            |               11 |             32 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/hhb_query_0/inst/hhb_query_a_if_U/bus_read/data_align/rs1/load_p2                                                                                                                                |                                                                                                                                                                                                                                                            |                7 |             32 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/hhb_query_0/inst/hhb_query_a_if_U/bus_read/data_align/rs1/load_p1                                                                                                                                |                                                                                                                                                                                                                                                            |               10 |             32 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/hhb_query_0/n_0_narrow_to_wide.total_beats[0]_i_1                                                                                                                                                | zynq_system_i/hhb_query_0/inst/sig_hhb_query_ap_rst                                                                                                                                                                                                        |                8 |             32 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/hhb_query_0/n_0__applist_phys_addr[31]_i_1                                                                                                                                                       |                                                                                                                                                                                                                                                            |                7 |             32 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/hhb_query_0/inst/hhb_query_a_if_U/bus_read/data_align/data_fifo/push                                                                                                                             |                                                                                                                                                                                                                                                            |                8 |             32 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/hhb_query_0/n_0_total_beats[31]_i_1                                                                                                                                                              |                                                                                                                                                                                                                                                            |                6 |             32 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/hhb_query_0/n_0_wide_to_narrow.data_buf[31]_i_2                                                                                                                                                  | zynq_system_i/hhb_query_0/n_0_wide_to_narrow.data_buf[31]_i_1                                                                                                                                                                                              |               10 |             32 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/hhb_query_0/n_0_total_beats[31]_i_1__0                                                                                                                                                           |                                                                                                                                                                                                                                                            |                7 |             32 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/hhb_query_0/n_0_len_buf[0]_i_1                                                                                                                                                                   |                                                                                                                                                                                                                                                            |                8 |             32 |
|  zynq_system_i/clk_wiz_0/inst/clk_out1             | zynq_system_i/hwfreqscale_simple_adder_0/n_0__input2[31]_i_1                                                                                                                                                   |                                                                                                                                                                                                                                                            |                6 |             32 |
|  zynq_system_i/clk_wiz_0/inst/clk_out1             | zynq_system_i/hwfreqscale_simple_adder_0/n_0__input1[31]_i_1                                                                                                                                                   |                                                                                                                                                                                                                                                            |                5 |             32 |
|  zynq_system_i/clk_wiz_0/inst/clk_out1             | zynq_system_i/hwfreqscale_simple_adder_0/inst/hwfreqscale_simple_adder_U/frequency_value1data_reg1                                                                                                             | zynq_system_i/hwfreqscale_simple_adder_0/inst/sig_hwfreqscale_simple_adder_ap_rst                                                                                                                                                                          |                8 |             32 |
|  zynq_system_i/clk_wiz_0/inst/clk_out1             | zynq_system_i/hwfreqscale_simple_adder_0/inst/hwfreqscale_simple_adder_BUS_A_if_U/ar_hs                                                                                                                        |                                                                                                                                                                                                                                                            |               10 |             32 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/clk_wiz_0/inst/n_0_ram_clk_config[17][31]_i_1                                                                                                                                                    |                                                                                                                                                                                                                                                            |               17 |             32 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/clk_wiz_0/inst/n_0_ram_clk_config[16][31]_i_1                                                                                                                                                    |                                                                                                                                                                                                                                                            |               16 |             32 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/clk_wiz_0/inst/n_0_ram_clk_config[15][31]_i_1                                                                                                                                                    |                                                                                                                                                                                                                                                            |               14 |             32 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/clk_wiz_0/inst/n_0_ram_clk_config[14][31]_i_1                                                                                                                                                    |                                                                                                                                                                                                                                                            |               14 |             32 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/clk_wiz_0/inst/n_0_ram_clk_config[13][31]_i_1                                                                                                                                                    |                                                                                                                                                                                                                                                            |               13 |             32 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/clk_wiz_0/inst/n_0_ram_clk_config[12][31]_i_1                                                                                                                                                    |                                                                                                                                                                                                                                                            |               10 |             32 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/clk_wiz_0/inst/n_0_ram_clk_config[11][31]_i_1                                                                                                                                                    |                                                                                                                                                                                                                                                            |               19 |             32 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/clk_wiz_0/inst/n_0_ram_clk_config[10][31]_i_1                                                                                                                                                    |                                                                                                                                                                                                                                                            |               16 |             32 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/clk_wiz_0/inst/n_0_ram_clk_config[9][31]_i_1                                                                                                                                                     |                                                                                                                                                                                                                                                            |               15 |             32 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/clk_wiz_0/inst/n_0_ram_clk_config[8][31]_i_1                                                                                                                                                     |                                                                                                                                                                                                                                                            |               16 |             32 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/clk_wiz_0/inst/n_0_ram_clk_config[7][31]_i_1                                                                                                                                                     |                                                                                                                                                                                                                                                            |               13 |             32 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/clk_wiz_0/inst/n_0_ram_clk_config[31][31]_i_1                                                                                                                                                    |                                                                                                                                                                                                                                                            |               12 |             32 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/clk_wiz_0/inst/n_0_ram_clk_config[30][31]_i_1                                                                                                                                                    |                                                                                                                                                                                                                                                            |               15 |             32 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/clk_wiz_0/inst/n_0_ram_clk_config[29][31]_i_1                                                                                                                                                    |                                                                                                                                                                                                                                                            |               15 |             32 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/clk_wiz_0/inst/n_0_ram_clk_config[28][31]_i_1                                                                                                                                                    |                                                                                                                                                                                                                                                            |               11 |             32 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/clk_wiz_0/inst/n_0_ram_clk_config[27][31]_i_1                                                                                                                                                    |                                                                                                                                                                                                                                                            |               15 |             32 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/clk_wiz_0/inst/n_0_ram_clk_config[26][31]_i_1                                                                                                                                                    |                                                                                                                                                                                                                                                            |               12 |             32 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/clk_wiz_0/inst/n_0_ram_clk_config[25][31]_i_1                                                                                                                                                    |                                                                                                                                                                                                                                                            |               14 |             32 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/clk_wiz_0/inst/n_0_ram_clk_config[24][31]_i_1                                                                                                                                                    |                                                                                                                                                                                                                                                            |               15 |             32 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/clk_wiz_0/inst/n_0_s_axi_rdata_i[31]_i_1                                                                                                                                                         | zynq_system_i/clk_wiz_0/inst/bus2ip_reset_active_high                                                                                                                                                                                                      |               14 |             32 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/clk_wiz_0/inst/n_0_ram_clk_config[18][31]_i_1                                                                                                                                                    |                                                                                                                                                                                                                                                            |               13 |             32 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/clk_wiz_0/inst/n_0_ram_clk_config[19][31]_i_1                                                                                                                                                    |                                                                                                                                                                                                                                                            |               13 |             32 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/clk_wiz_0/inst/n_0_ram_clk_config[20][31]_i_1                                                                                                                                                    |                                                                                                                                                                                                                                                            |               15 |             32 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/clk_wiz_0/inst/n_0_ram_clk_config[21][31]_i_1                                                                                                                                                    |                                                                                                                                                                                                                                                            |               11 |             32 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/clk_wiz_0/inst/n_0_ram_clk_config[22][31]_i_1                                                                                                                                                    |                                                                                                                                                                                                                                                            |               14 |             32 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/clk_wiz_0/inst/n_0_ram_clk_config[5][31]_i_1                                                                                                                                                     |                                                                                                                                                                                                                                                            |               14 |             32 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/clk_wiz_0/inst/n_0_ram_clk_config[23][31]_i_1                                                                                                                                                    |                                                                                                                                                                                                                                                            |               16 |             32 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/clk_wiz_0/inst/n_0_ram_clk_config[0][31]_i_1                                                                                                                                                     |                                                                                                                                                                                                                                                            |               16 |             32 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/clk_wiz_0/inst/n_0_ram_clk_config[1][31]_i_1                                                                                                                                                     |                                                                                                                                                                                                                                                            |               12 |             32 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/clk_wiz_0/inst/n_0_ram_clk_config[2][31]_i_1                                                                                                                                                     |                                                                                                                                                                                                                                                            |               13 |             32 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/clk_wiz_0/inst/n_0_ram_clk_config[4][31]_i_1                                                                                                                                                     |                                                                                                                                                                                                                                                            |               22 |             32 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/clk_wiz_0/inst/n_0_ram_clk_config[3][31]_i_1                                                                                                                                                     |                                                                                                                                                                                                                                                            |               15 |             32 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_new_cmd                                                                                 | zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/n_0_S_AXI_AID_Q[1]_i_1                                                                                                                                                                                 |                9 |             33 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_new_cmd                                                                       | zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/n_0_S_AXI_AID_Q[1]_i_1                                                                                                                                                                                 |                9 |             33 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/axi_clock_converter_0/inst/n_0_gpr1.dout_i[33]_i_1                                                                                                                                               |                                                                                                                                                                                                                                                            |                5 |             34 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/axi_clock_converter_0/inst/n_0_goreg_dm.dout_i[33]_i_1                                                                                                                                           |                                                                                                                                                                                                                                                            |                6 |             34 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/wr_en0                                                                             |                                                                                                                                                                                                                                                            |                9 |             34 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/p_1_in                                                                                                            |                                                                                                                                                                                                                                                            |                6 |             35 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aa_rready                                                                                                                     |                                                                                                                                                                                                                                                            |               11 |             35 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/axi_mem_intercon/xbar/m_axi_rready[0]                                                                                                                                                            |                                                                                                                                                                                                                                                            |               13 |             35 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/p_1_in                                                                                                 |                                                                                                                                                                                                                                                            |                8 |             35 |
|  zynq_system_i/clk_wiz_0/inst/clk_out1             | zynq_system_i/axi_clock_converter_0/inst/n_0_gpr1.dout_i[35]_i_1                                                                                                                                               |                                                                                                                                                                                                                                                            |                6 |             36 |
|  zynq_system_i/clk_wiz_0/inst/clk_out1             | zynq_system_i/axi_clock_converter_0/inst/n_0_goreg_dm.dout_i[35]_i_1                                                                                                                                           |                                                                                                                                                                                                                                                            |                9 |             36 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_0_in                                                                                                                         | zynq_system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                                      |               11 |             44 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_0_in                                                                                                                         | zynq_system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                                      |               13 |             44 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                              |                                                                                                                                                                                                                                                            |               14 |             47 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/si_rs_rready                                                                                      |                                                                                                                                                                                                                                                            |               15 |             47 |
|  zynq_system_i/clk_wiz_0/inst/clk_out1             | zynq_system_i/axi_clock_converter_0/inst/n_0_RAM_reg_0_15_0_5_i_1                                                                                                                                              |                                                                                                                                                                                                                                                            |                6 |             48 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/axi_clock_converter_0/inst/n_0_RAM_reg_0_15_0_5_i_1__1                                                                                                                                           |                                                                                                                                                                                                                                                            |                6 |             48 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/s_axi_arready                                                                                                                               |                                                                                                                                                                                                                                                            |                8 |             51 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/s_axi_awready                                                                                                                               |                                                                                                                                                                                                                                                            |                9 |             51 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/p_1_in                                                                             |                                                                                                                                                                                                                                                            |                9 |             51 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/p_1_in                                                                             |                                                                                                                                                                                                                                                            |                7 |             51 |
|  zynq_system_i/clk_wiz_0/inst/clk_out1             | zynq_system_i/hwfreqscale_simple_adder_0/n_0_input10data_reg[31]_i_1                                                                                                                                           | zynq_system_i/hwfreqscale_simple_adder_0/inst/sig_hwfreqscale_simple_adder_ap_rst                                                                                                                                                                          |               11 |             64 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                | zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                     |               17 |             71 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/s_axi_arready                                                                                                                                              | zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/n_0_S_AXI_AID_Q[1]_i_1                                                                                                                                                                                 |               28 |             87 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/s_axi_awready                                                                                                                                              | zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/n_0_S_AXI_AID_Q[1]_i_1                                                                                                                                                                                 |               29 |             87 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/hhb_query_0/inst/hhb_query_a_if_U/request_preprocessor/req_fifo/push                                                                                                                             |                                                                                                                                                                                                                                                            |               26 |             95 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_system_i/clk_wiz_0/inst/n_0_CLK_CORE_DRP_I/ram_clk_config_reg[23][0]                                                                                                                                      |                                                                                                                                                                                                                                                            |               85 |            187 |
|  zynq_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                |                                                                                                                                                                                                                                                            |              162 |            415 |
+----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


