{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1686447120328 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686447120328 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 10 22:32:00 2023 " "Processing started: Sat Jun 10 22:32:00 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686447120328 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686447120328 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processador -c Processador " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processador -c Processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686447120329 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1686447120644 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1686447120645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador.v 1 1 " "Found 1 design units, including 1 entities, in source file processador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Processador " "Found entity 1: Processador" {  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686447126785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686447126785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaram.v 1 1 " "Found 1 design units, including 1 entities, in source file memoriaram.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoriaRAM " "Found entity 1: memoriaRAM" {  } { { "memoriaRAM.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/memoriaRAM.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686447126786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686447126786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriarom.v 1 1 " "Found 1 design units, including 1 entities, in source file memoriarom.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoriaROM " "Found entity 1: memoriaROM" {  } { { "memoriaROM.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/memoriaROM.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686447126786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686447126786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradores.v 1 1 " "Found 1 design units, including 1 entities, in source file registradores.v" { { "Info" "ISGN_ENTITY_NAME" "1 regs " "Found entity 1: regs" {  } { { "Registradores.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Registradores.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686447126787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686447126787 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Processador " "Elaborating entity \"Processador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1686447126823 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 Processador.v(39) " "Verilog HDL assignment warning at Processador.v(39): truncated value with size 64 to match size of target (32)" {  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686447126825 "|Processador"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result_32 Processador.v(12) " "Verilog HDL Always Construct warning at Processador.v(12): inferring latch(es) for variable \"result_32\", which holds its previous value in one or more paths through the always construct" {  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1686447126826 "|Processador"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hilo Processador.v(12) " "Verilog HDL Always Construct warning at Processador.v(12): inferring latch(es) for variable \"hilo\", which holds its previous value in one or more paths through the always construct" {  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1686447126826 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_32\[0\] Processador.v(12) " "Inferred latch for \"result_32\[0\]\" at Processador.v(12)" {  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686447126828 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_32\[1\] Processador.v(12) " "Inferred latch for \"result_32\[1\]\" at Processador.v(12)" {  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686447126828 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_32\[2\] Processador.v(12) " "Inferred latch for \"result_32\[2\]\" at Processador.v(12)" {  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686447126828 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_32\[3\] Processador.v(12) " "Inferred latch for \"result_32\[3\]\" at Processador.v(12)" {  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686447126828 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_32\[4\] Processador.v(12) " "Inferred latch for \"result_32\[4\]\" at Processador.v(12)" {  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686447126828 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_32\[5\] Processador.v(12) " "Inferred latch for \"result_32\[5\]\" at Processador.v(12)" {  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686447126828 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_32\[6\] Processador.v(12) " "Inferred latch for \"result_32\[6\]\" at Processador.v(12)" {  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686447126828 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_32\[7\] Processador.v(12) " "Inferred latch for \"result_32\[7\]\" at Processador.v(12)" {  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686447126828 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_32\[8\] Processador.v(12) " "Inferred latch for \"result_32\[8\]\" at Processador.v(12)" {  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686447126828 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_32\[9\] Processador.v(12) " "Inferred latch for \"result_32\[9\]\" at Processador.v(12)" {  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686447126828 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_32\[10\] Processador.v(12) " "Inferred latch for \"result_32\[10\]\" at Processador.v(12)" {  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686447126828 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_32\[11\] Processador.v(12) " "Inferred latch for \"result_32\[11\]\" at Processador.v(12)" {  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686447126828 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_32\[12\] Processador.v(12) " "Inferred latch for \"result_32\[12\]\" at Processador.v(12)" {  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686447126829 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_32\[13\] Processador.v(12) " "Inferred latch for \"result_32\[13\]\" at Processador.v(12)" {  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686447126829 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_32\[14\] Processador.v(12) " "Inferred latch for \"result_32\[14\]\" at Processador.v(12)" {  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686447126829 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_32\[15\] Processador.v(12) " "Inferred latch for \"result_32\[15\]\" at Processador.v(12)" {  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686447126829 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_32\[16\] Processador.v(12) " "Inferred latch for \"result_32\[16\]\" at Processador.v(12)" {  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686447126829 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_32\[17\] Processador.v(12) " "Inferred latch for \"result_32\[17\]\" at Processador.v(12)" {  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686447126829 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_32\[18\] Processador.v(12) " "Inferred latch for \"result_32\[18\]\" at Processador.v(12)" {  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686447126829 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_32\[19\] Processador.v(12) " "Inferred latch for \"result_32\[19\]\" at Processador.v(12)" {  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686447126829 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_32\[20\] Processador.v(12) " "Inferred latch for \"result_32\[20\]\" at Processador.v(12)" {  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686447126829 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_32\[21\] Processador.v(12) " "Inferred latch for \"result_32\[21\]\" at Processador.v(12)" {  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686447126829 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_32\[22\] Processador.v(12) " "Inferred latch for \"result_32\[22\]\" at Processador.v(12)" {  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686447126829 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_32\[23\] Processador.v(12) " "Inferred latch for \"result_32\[23\]\" at Processador.v(12)" {  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686447126829 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_32\[24\] Processador.v(12) " "Inferred latch for \"result_32\[24\]\" at Processador.v(12)" {  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686447126829 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_32\[25\] Processador.v(12) " "Inferred latch for \"result_32\[25\]\" at Processador.v(12)" {  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686447126829 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_32\[26\] Processador.v(12) " "Inferred latch for \"result_32\[26\]\" at Processador.v(12)" {  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686447126829 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_32\[27\] Processador.v(12) " "Inferred latch for \"result_32\[27\]\" at Processador.v(12)" {  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686447126829 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_32\[28\] Processador.v(12) " "Inferred latch for \"result_32\[28\]\" at Processador.v(12)" {  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686447126829 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_32\[29\] Processador.v(12) " "Inferred latch for \"result_32\[29\]\" at Processador.v(12)" {  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686447126829 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_32\[30\] Processador.v(12) " "Inferred latch for \"result_32\[30\]\" at Processador.v(12)" {  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686447126829 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_32\[31\] Processador.v(12) " "Inferred latch for \"result_32\[31\]\" at Processador.v(12)" {  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686447126831 "|Processador"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "Processador.v" "Mult0" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 30 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686447127061 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "Processador.v" "Mod0" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 40 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686447127061 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "Processador.v" "Div0" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 38 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686447127061 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1686447127061 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 30 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686447127433 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686447127433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686447127433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686447127433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686447127433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686447127433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686447127433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686447127433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686447127433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686447127433 ""}  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 30 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686447127433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/db/mult_7dt.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686447127475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686447127475 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 40 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686447127598 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686447127598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686447127598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686447127598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686447127598 ""}  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 40 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686447127598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_kcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_kcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_kcm " "Found entity 1: lpm_divide_kcm" {  } { { "db/lpm_divide_kcm.tdf" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/db/lpm_divide_kcm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686447127638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686447127638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/db/sign_div_unsign_9nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686447127939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686447127939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/db/alt_u_div_6af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686447128056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686447128056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686447128239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686447128239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686447128293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686447128293 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 38 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686447128338 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686447128338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686447128338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686447128338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686447128338 ""}  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 38 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686447128338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hkm " "Found entity 1: lpm_divide_hkm" {  } { { "db/lpm_divide_hkm.tdf" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/db/lpm_divide_hkm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686447128378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686447128378 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "222 " "Ignored 222 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "222 " "Ignored 222 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1686447128804 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1686447128804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result_32\[0\] " "Latch result_32\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control\[1\] " "Ports D and ENA on the latch are fed by the same signal control\[1\]" {  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1686447128810 ""}  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1686447128810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result_32\[1\] " "Latch result_32\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control\[3\] " "Ports D and ENA on the latch are fed by the same signal control\[3\]" {  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1686447128810 ""}  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1686447128810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result_32\[2\] " "Latch result_32\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control\[3\] " "Ports D and ENA on the latch are fed by the same signal control\[3\]" {  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1686447128810 ""}  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1686447128810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result_32\[3\] " "Latch result_32\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control\[3\] " "Ports D and ENA on the latch are fed by the same signal control\[3\]" {  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1686447128810 ""}  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1686447128810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result_32\[4\] " "Latch result_32\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control\[3\] " "Ports D and ENA on the latch are fed by the same signal control\[3\]" {  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1686447128811 ""}  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1686447128811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result_32\[5\] " "Latch result_32\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control\[3\] " "Ports D and ENA on the latch are fed by the same signal control\[3\]" {  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1686447128811 ""}  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1686447128811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result_32\[6\] " "Latch result_32\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control\[3\] " "Ports D and ENA on the latch are fed by the same signal control\[3\]" {  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1686447128811 ""}  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1686447128811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result_32\[7\] " "Latch result_32\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control\[3\] " "Ports D and ENA on the latch are fed by the same signal control\[3\]" {  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1686447128811 ""}  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1686447128811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result_32\[8\] " "Latch result_32\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control\[3\] " "Ports D and ENA on the latch are fed by the same signal control\[3\]" {  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1686447128811 ""}  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1686447128811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result_32\[9\] " "Latch result_32\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control\[3\] " "Ports D and ENA on the latch are fed by the same signal control\[3\]" {  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1686447128811 ""}  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1686447128811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result_32\[10\] " "Latch result_32\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control\[3\] " "Ports D and ENA on the latch are fed by the same signal control\[3\]" {  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1686447128811 ""}  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1686447128811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result_32\[11\] " "Latch result_32\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control\[3\] " "Ports D and ENA on the latch are fed by the same signal control\[3\]" {  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1686447128811 ""}  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1686447128811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result_32\[12\] " "Latch result_32\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control\[3\] " "Ports D and ENA on the latch are fed by the same signal control\[3\]" {  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1686447128811 ""}  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1686447128811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result_32\[13\] " "Latch result_32\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control\[3\] " "Ports D and ENA on the latch are fed by the same signal control\[3\]" {  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1686447128811 ""}  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1686447128811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result_32\[14\] " "Latch result_32\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control\[3\] " "Ports D and ENA on the latch are fed by the same signal control\[3\]" {  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1686447128811 ""}  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1686447128811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result_32\[15\] " "Latch result_32\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control\[3\] " "Ports D and ENA on the latch are fed by the same signal control\[3\]" {  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1686447128811 ""}  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1686447128811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result_32\[16\] " "Latch result_32\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control\[3\] " "Ports D and ENA on the latch are fed by the same signal control\[3\]" {  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1686447128811 ""}  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1686447128811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result_32\[17\] " "Latch result_32\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control\[3\] " "Ports D and ENA on the latch are fed by the same signal control\[3\]" {  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1686447128811 ""}  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1686447128811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result_32\[18\] " "Latch result_32\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control\[3\] " "Ports D and ENA on the latch are fed by the same signal control\[3\]" {  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1686447128812 ""}  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1686447128812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result_32\[19\] " "Latch result_32\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control\[3\] " "Ports D and ENA on the latch are fed by the same signal control\[3\]" {  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1686447128812 ""}  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1686447128812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result_32\[20\] " "Latch result_32\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control\[3\] " "Ports D and ENA on the latch are fed by the same signal control\[3\]" {  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1686447128812 ""}  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1686447128812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result_32\[21\] " "Latch result_32\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control\[3\] " "Ports D and ENA on the latch are fed by the same signal control\[3\]" {  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1686447128812 ""}  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1686447128812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result_32\[22\] " "Latch result_32\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control\[3\] " "Ports D and ENA on the latch are fed by the same signal control\[3\]" {  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1686447128812 ""}  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1686447128812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result_32\[23\] " "Latch result_32\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control\[3\] " "Ports D and ENA on the latch are fed by the same signal control\[3\]" {  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1686447128812 ""}  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1686447128812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result_32\[24\] " "Latch result_32\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control\[3\] " "Ports D and ENA on the latch are fed by the same signal control\[3\]" {  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1686447128812 ""}  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1686447128812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result_32\[25\] " "Latch result_32\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control\[3\] " "Ports D and ENA on the latch are fed by the same signal control\[3\]" {  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1686447128812 ""}  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1686447128812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result_32\[26\] " "Latch result_32\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control\[3\] " "Ports D and ENA on the latch are fed by the same signal control\[3\]" {  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1686447128812 ""}  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1686447128812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result_32\[27\] " "Latch result_32\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control\[3\] " "Ports D and ENA on the latch are fed by the same signal control\[3\]" {  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1686447128812 ""}  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1686447128812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result_32\[28\] " "Latch result_32\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control\[3\] " "Ports D and ENA on the latch are fed by the same signal control\[3\]" {  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1686447128812 ""}  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1686447128812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result_32\[29\] " "Latch result_32\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control\[3\] " "Ports D and ENA on the latch are fed by the same signal control\[3\]" {  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1686447128812 ""}  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1686447128812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result_32\[30\] " "Latch result_32\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control\[3\] " "Ports D and ENA on the latch are fed by the same signal control\[3\]" {  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1686447128812 ""}  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1686447128812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result_32\[31\] " "Latch result_32\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control\[3\] " "Ports D and ENA on the latch are fed by the same signal control\[3\]" {  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1686447128812 ""}  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1686447128812 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1686447132959 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1686447135087 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686447135087 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "32 " "Design contains 32 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in3\[0\] " "No output dependent on input pin \"in3\[0\]\"" {  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686447135211 "|Processador|in3[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in3\[1\] " "No output dependent on input pin \"in3\[1\]\"" {  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686447135211 "|Processador|in3[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in3\[2\] " "No output dependent on input pin \"in3\[2\]\"" {  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686447135211 "|Processador|in3[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in3\[3\] " "No output dependent on input pin \"in3\[3\]\"" {  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686447135211 "|Processador|in3[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in3\[4\] " "No output dependent on input pin \"in3\[4\]\"" {  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686447135211 "|Processador|in3[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in3\[5\] " "No output dependent on input pin \"in3\[5\]\"" {  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686447135211 "|Processador|in3[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in3\[6\] " "No output dependent on input pin \"in3\[6\]\"" {  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686447135211 "|Processador|in3[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in3\[7\] " "No output dependent on input pin \"in3\[7\]\"" {  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686447135211 "|Processador|in3[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in3\[8\] " "No output dependent on input pin \"in3\[8\]\"" {  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686447135211 "|Processador|in3[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in3\[9\] " "No output dependent on input pin \"in3\[9\]\"" {  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686447135211 "|Processador|in3[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in3\[10\] " "No output dependent on input pin \"in3\[10\]\"" {  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686447135211 "|Processador|in3[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in3\[11\] " "No output dependent on input pin \"in3\[11\]\"" {  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686447135211 "|Processador|in3[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in3\[12\] " "No output dependent on input pin \"in3\[12\]\"" {  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686447135211 "|Processador|in3[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in3\[13\] " "No output dependent on input pin \"in3\[13\]\"" {  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686447135211 "|Processador|in3[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in3\[14\] " "No output dependent on input pin \"in3\[14\]\"" {  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686447135211 "|Processador|in3[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in3\[15\] " "No output dependent on input pin \"in3\[15\]\"" {  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686447135211 "|Processador|in3[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in3\[16\] " "No output dependent on input pin \"in3\[16\]\"" {  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686447135211 "|Processador|in3[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in3\[17\] " "No output dependent on input pin \"in3\[17\]\"" {  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686447135211 "|Processador|in3[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in3\[18\] " "No output dependent on input pin \"in3\[18\]\"" {  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686447135211 "|Processador|in3[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in3\[19\] " "No output dependent on input pin \"in3\[19\]\"" {  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686447135211 "|Processador|in3[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in3\[20\] " "No output dependent on input pin \"in3\[20\]\"" {  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686447135211 "|Processador|in3[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in3\[21\] " "No output dependent on input pin \"in3\[21\]\"" {  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686447135211 "|Processador|in3[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in3\[22\] " "No output dependent on input pin \"in3\[22\]\"" {  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686447135211 "|Processador|in3[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in3\[23\] " "No output dependent on input pin \"in3\[23\]\"" {  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686447135211 "|Processador|in3[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in3\[24\] " "No output dependent on input pin \"in3\[24\]\"" {  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686447135211 "|Processador|in3[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in3\[25\] " "No output dependent on input pin \"in3\[25\]\"" {  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686447135211 "|Processador|in3[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in3\[26\] " "No output dependent on input pin \"in3\[26\]\"" {  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686447135211 "|Processador|in3[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in3\[27\] " "No output dependent on input pin \"in3\[27\]\"" {  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686447135211 "|Processador|in3[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in3\[28\] " "No output dependent on input pin \"in3\[28\]\"" {  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686447135211 "|Processador|in3[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in3\[29\] " "No output dependent on input pin \"in3\[29\]\"" {  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686447135211 "|Processador|in3[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in3\[30\] " "No output dependent on input pin \"in3\[30\]\"" {  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686447135211 "|Processador|in3[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in3\[31\] " "No output dependent on input pin \"in3\[31\]\"" {  } { { "Processador.v" "" { Text "D:/Backup/Document/0-Obsidian/0-UNIFESP/5° Semestre/Lab AOC/Processador/Processador.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686447135211 "|Processador|in3[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1686447135211 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2795 " "Implemented 2795 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "100 " "Implemented 100 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1686447135212 ""} { "Info" "ICUT_CUT_TM_OPINS" "97 " "Implemented 97 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1686447135212 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2590 " "Implemented 2590 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1686447135212 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1686447135212 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1686447135212 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 101 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 101 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4844 " "Peak virtual memory: 4844 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686447135226 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 10 22:32:15 2023 " "Processing ended: Sat Jun 10 22:32:15 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686447135226 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686447135226 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686447135226 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1686447135226 ""}
