

================================================================
== Vitis HLS Report for 'activation_accelerator_Pipeline_VITIS_LOOP_387_3'
================================================================
* Date:           Sat Sep 27 10:31:04 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       35|       35|  0.350 us|  0.350 us|   35|   35|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_387_3  |       33|       33|         3|          1|          1|    32|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      27|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      45|    -|
|Register         |        -|     -|     524|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     524|      72|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln387_fu_576_p2        |         +|   0|  0|  13|           6|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln387_fu_570_p2       |      icmp|   0|  0|  10|           6|           7|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  27|          14|          11|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |ap_sig_allocacmp_w_1     |   9|          2|    6|         12|
    |gmem2_blk_n_W            |   9|          2|    1|          2|
    |w_fu_124                 |   9|          2|    6|         12|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   15|         30|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                         Name                                         | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+
    |activation_accelerator_ap_uint_512_ap_uint_512_ap_uint_512_int_int_tile2_52_reg_906   |  16|   0|   16|          0|
    |activation_accelerator_ap_uint_512_ap_uint_512_ap_uint_512_int_int_tile2_53_reg_911   |  16|   0|   16|          0|
    |activation_accelerator_ap_uint_512_ap_uint_512_ap_uint_512_int_int_tile2_54_reg_916   |  16|   0|   16|          0|
    |activation_accelerator_ap_uint_512_ap_uint_512_ap_uint_512_int_int_tile2_56_reg_921   |  16|   0|   16|          0|
    |activation_accelerator_ap_uint_512_ap_uint_512_ap_uint_512_int_int_tile2_57_reg_951   |  16|   0|   16|          0|
    |activation_accelerator_ap_uint_512_ap_uint_512_ap_uint_512_int_int_tile2_58_reg_956   |  16|   0|   16|          0|
    |activation_accelerator_ap_uint_512_ap_uint_512_ap_uint_512_int_int_tile2_59_reg_961   |  16|   0|   16|          0|
    |activation_accelerator_ap_uint_512_ap_uint_512_ap_uint_512_int_int_tile2_60_reg_966   |  16|   0|   16|          0|
    |activation_accelerator_ap_uint_512_ap_uint_512_ap_uint_512_int_int_tile2_62_reg_971   |  16|   0|   16|          0|
    |activation_accelerator_ap_uint_512_ap_uint_512_ap_uint_512_int_int_tile2_63_reg_1001  |  16|   0|   16|          0|
    |activation_accelerator_ap_uint_512_ap_uint_512_ap_uint_512_int_int_tile2_reg_901      |  16|   0|   16|          0|
    |activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_1_load_reg_886   |  16|   0|   16|          0|
    |activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_2_load_reg_881   |  16|   0|   16|          0|
    |activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_3_load_reg_876   |  16|   0|   16|          0|
    |activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_4_load_reg_871   |  16|   0|   16|          0|
    |activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_5_load_reg_866   |  16|   0|   16|          0|
    |activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_6_load_reg_861   |  16|   0|   16|          0|
    |activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_7_load_reg_856   |  16|   0|   16|          0|
    |activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_8_load_reg_851   |  16|   0|   16|          0|
    |activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_9_load_reg_846   |  16|   0|   16|          0|
    |activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_load_reg_891     |  16|   0|   16|          0|
    |ap_CS_fsm                                                                             |   1|   0|    1|          0|
    |ap_done_reg                                                                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                                               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                                                      |   1|   0|    1|          0|
    |icmp_ln387_reg_677                                                                    |   1|   0|    1|          0|
    |p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_10_load_reg_896          |  16|   0|   16|          0|
    |p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_16_load_reg_926          |  16|   0|   16|          0|
    |p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_17_load_reg_931          |  16|   0|   16|          0|
    |p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_18_load_reg_936          |  16|   0|   16|          0|
    |p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_19_load_reg_941          |  16|   0|   16|          0|
    |p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_20_load_reg_946          |  16|   0|   16|          0|
    |p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_26_load_reg_976          |  16|   0|   16|          0|
    |p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_27_load_reg_981          |  16|   0|   16|          0|
    |p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_28_load_reg_986          |  16|   0|   16|          0|
    |p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_29_load_reg_991          |  16|   0|   16|          0|
    |p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_30_load_reg_996          |  16|   0|   16|          0|
    |w_fu_124                                                                              |   6|   0|    6|          0|
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                 | 524|   0|  524|          0|
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------------------------------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|                                    RTL Ports                                    | Dir | Bits|  Protocol  |                              Source Object                             |    C Type    |
+---------------------------------------------------------------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|ap_clk                                                                           |   in|    1|  ap_ctrl_hs|                        activation_accelerator_Pipeline_VITIS_LOOP_387_3|  return value|
|ap_rst                                                                           |   in|    1|  ap_ctrl_hs|                        activation_accelerator_Pipeline_VITIS_LOOP_387_3|  return value|
|ap_start                                                                         |   in|    1|  ap_ctrl_hs|                        activation_accelerator_Pipeline_VITIS_LOOP_387_3|  return value|
|ap_done                                                                          |  out|    1|  ap_ctrl_hs|                        activation_accelerator_Pipeline_VITIS_LOOP_387_3|  return value|
|ap_idle                                                                          |  out|    1|  ap_ctrl_hs|                        activation_accelerator_Pipeline_VITIS_LOOP_387_3|  return value|
|ap_ready                                                                         |  out|    1|  ap_ctrl_hs|                        activation_accelerator_Pipeline_VITIS_LOOP_387_3|  return value|
|m_axi_gmem2_AWVALID                                                              |  out|    1|       m_axi|                                                                   gmem2|       pointer|
|m_axi_gmem2_AWREADY                                                              |   in|    1|       m_axi|                                                                   gmem2|       pointer|
|m_axi_gmem2_AWADDR                                                               |  out|   64|       m_axi|                                                                   gmem2|       pointer|
|m_axi_gmem2_AWID                                                                 |  out|    1|       m_axi|                                                                   gmem2|       pointer|
|m_axi_gmem2_AWLEN                                                                |  out|   32|       m_axi|                                                                   gmem2|       pointer|
|m_axi_gmem2_AWSIZE                                                               |  out|    3|       m_axi|                                                                   gmem2|       pointer|
|m_axi_gmem2_AWBURST                                                              |  out|    2|       m_axi|                                                                   gmem2|       pointer|
|m_axi_gmem2_AWLOCK                                                               |  out|    2|       m_axi|                                                                   gmem2|       pointer|
|m_axi_gmem2_AWCACHE                                                              |  out|    4|       m_axi|                                                                   gmem2|       pointer|
|m_axi_gmem2_AWPROT                                                               |  out|    3|       m_axi|                                                                   gmem2|       pointer|
|m_axi_gmem2_AWQOS                                                                |  out|    4|       m_axi|                                                                   gmem2|       pointer|
|m_axi_gmem2_AWREGION                                                             |  out|    4|       m_axi|                                                                   gmem2|       pointer|
|m_axi_gmem2_AWUSER                                                               |  out|    1|       m_axi|                                                                   gmem2|       pointer|
|m_axi_gmem2_WVALID                                                               |  out|    1|       m_axi|                                                                   gmem2|       pointer|
|m_axi_gmem2_WREADY                                                               |   in|    1|       m_axi|                                                                   gmem2|       pointer|
|m_axi_gmem2_WDATA                                                                |  out|  512|       m_axi|                                                                   gmem2|       pointer|
|m_axi_gmem2_WSTRB                                                                |  out|   64|       m_axi|                                                                   gmem2|       pointer|
|m_axi_gmem2_WLAST                                                                |  out|    1|       m_axi|                                                                   gmem2|       pointer|
|m_axi_gmem2_WID                                                                  |  out|    1|       m_axi|                                                                   gmem2|       pointer|
|m_axi_gmem2_WUSER                                                                |  out|    1|       m_axi|                                                                   gmem2|       pointer|
|m_axi_gmem2_ARVALID                                                              |  out|    1|       m_axi|                                                                   gmem2|       pointer|
|m_axi_gmem2_ARREADY                                                              |   in|    1|       m_axi|                                                                   gmem2|       pointer|
|m_axi_gmem2_ARADDR                                                               |  out|   64|       m_axi|                                                                   gmem2|       pointer|
|m_axi_gmem2_ARID                                                                 |  out|    1|       m_axi|                                                                   gmem2|       pointer|
|m_axi_gmem2_ARLEN                                                                |  out|   32|       m_axi|                                                                   gmem2|       pointer|
|m_axi_gmem2_ARSIZE                                                               |  out|    3|       m_axi|                                                                   gmem2|       pointer|
|m_axi_gmem2_ARBURST                                                              |  out|    2|       m_axi|                                                                   gmem2|       pointer|
|m_axi_gmem2_ARLOCK                                                               |  out|    2|       m_axi|                                                                   gmem2|       pointer|
|m_axi_gmem2_ARCACHE                                                              |  out|    4|       m_axi|                                                                   gmem2|       pointer|
|m_axi_gmem2_ARPROT                                                               |  out|    3|       m_axi|                                                                   gmem2|       pointer|
|m_axi_gmem2_ARQOS                                                                |  out|    4|       m_axi|                                                                   gmem2|       pointer|
|m_axi_gmem2_ARREGION                                                             |  out|    4|       m_axi|                                                                   gmem2|       pointer|
|m_axi_gmem2_ARUSER                                                               |  out|    1|       m_axi|                                                                   gmem2|       pointer|
|m_axi_gmem2_RVALID                                                               |   in|    1|       m_axi|                                                                   gmem2|       pointer|
|m_axi_gmem2_RREADY                                                               |  out|    1|       m_axi|                                                                   gmem2|       pointer|
|m_axi_gmem2_RDATA                                                                |   in|  512|       m_axi|                                                                   gmem2|       pointer|
|m_axi_gmem2_RLAST                                                                |   in|    1|       m_axi|                                                                   gmem2|       pointer|
|m_axi_gmem2_RID                                                                  |   in|    1|       m_axi|                                                                   gmem2|       pointer|
|m_axi_gmem2_RFIFONUM                                                             |   in|    9|       m_axi|                                                                   gmem2|       pointer|
|m_axi_gmem2_RUSER                                                                |   in|    1|       m_axi|                                                                   gmem2|       pointer|
|m_axi_gmem2_RRESP                                                                |   in|    2|       m_axi|                                                                   gmem2|       pointer|
|m_axi_gmem2_BVALID                                                               |   in|    1|       m_axi|                                                                   gmem2|       pointer|
|m_axi_gmem2_BREADY                                                               |  out|    1|       m_axi|                                                                   gmem2|       pointer|
|m_axi_gmem2_BRESP                                                                |   in|    2|       m_axi|                                                                   gmem2|       pointer|
|m_axi_gmem2_BID                                                                  |   in|    1|       m_axi|                                                                   gmem2|       pointer|
|m_axi_gmem2_BUSER                                                                |   in|    1|       m_axi|                                                                   gmem2|       pointer|
|sext_ln332_2                                                                     |   in|   58|     ap_none|                                                            sext_ln332_2|        scalar|
|activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_9_address0  |  out|    5|   ap_memory|  activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_9|         array|
|activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_9_ce0       |  out|    1|   ap_memory|  activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_9|         array|
|activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_9_q0        |   in|   16|   ap_memory|  activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_9|         array|
|activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_8_address0  |  out|    5|   ap_memory|  activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_8|         array|
|activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_8_ce0       |  out|    1|   ap_memory|  activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_8|         array|
|activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_8_q0        |   in|   16|   ap_memory|  activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_8|         array|
|activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_7_address0  |  out|    5|   ap_memory|  activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_7|         array|
|activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_7_ce0       |  out|    1|   ap_memory|  activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_7|         array|
|activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_7_q0        |   in|   16|   ap_memory|  activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_7|         array|
|activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_6_address0  |  out|    5|   ap_memory|  activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_6|         array|
|activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_6_ce0       |  out|    1|   ap_memory|  activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_6|         array|
|activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_6_q0        |   in|   16|   ap_memory|  activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_6|         array|
|activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_5_address0  |  out|    5|   ap_memory|  activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_5|         array|
|activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_5_ce0       |  out|    1|   ap_memory|  activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_5|         array|
|activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_5_q0        |   in|   16|   ap_memory|  activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_5|         array|
|activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_4_address0  |  out|    5|   ap_memory|  activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_4|         array|
|activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_4_ce0       |  out|    1|   ap_memory|  activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_4|         array|
|activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_4_q0        |   in|   16|   ap_memory|  activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_4|         array|
|activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_3_address0  |  out|    5|   ap_memory|  activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_3|         array|
|activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_3_ce0       |  out|    1|   ap_memory|  activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_3|         array|
|activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_3_q0        |   in|   16|   ap_memory|  activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_3|         array|
|activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_2_address0  |  out|    5|   ap_memory|  activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_2|         array|
|activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_2_ce0       |  out|    1|   ap_memory|  activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_2|         array|
|activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_2_q0        |   in|   16|   ap_memory|  activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_2|         array|
|activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_1_address0  |  out|    5|   ap_memory|  activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_1|         array|
|activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_1_ce0       |  out|    1|   ap_memory|  activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_1|         array|
|activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_1_q0        |   in|   16|   ap_memory|  activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_1|         array|
|activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_address0    |  out|    5|   ap_memory|    activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2|         array|
|activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_ce0         |  out|    1|   ap_memory|    activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2|         array|
|activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_q0          |   in|   16|   ap_memory|    activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_10_address0         |  out|    5|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_10|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_10_ce0              |  out|    1|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_10|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_10_q0               |   in|   16|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_10|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_11_address0         |  out|    5|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_11|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_11_ce0              |  out|    1|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_11|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_11_q0               |   in|   16|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_11|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_12_address0         |  out|    5|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_12|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_12_ce0              |  out|    1|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_12|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_12_q0               |   in|   16|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_12|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_13_address0         |  out|    5|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_13|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_13_ce0              |  out|    1|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_13|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_13_q0               |   in|   16|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_13|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_14_address0         |  out|    5|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_14|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_14_ce0              |  out|    1|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_14|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_14_q0               |   in|   16|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_14|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_15_address0         |  out|    5|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_15|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_15_ce0              |  out|    1|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_15|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_15_q0               |   in|   16|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_15|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_16_address0         |  out|    5|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_16|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_16_ce0              |  out|    1|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_16|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_16_q0               |   in|   16|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_16|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_17_address0         |  out|    5|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_17|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_17_ce0              |  out|    1|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_17|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_17_q0               |   in|   16|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_17|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_18_address0         |  out|    5|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_18|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_18_ce0              |  out|    1|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_18|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_18_q0               |   in|   16|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_18|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_19_address0         |  out|    5|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_19|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_19_ce0              |  out|    1|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_19|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_19_q0               |   in|   16|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_19|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_20_address0         |  out|    5|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_20|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_20_ce0              |  out|    1|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_20|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_20_q0               |   in|   16|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_20|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_21_address0         |  out|    5|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_21|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_21_ce0              |  out|    1|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_21|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_21_q0               |   in|   16|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_21|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_22_address0         |  out|    5|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_22|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_22_ce0              |  out|    1|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_22|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_22_q0               |   in|   16|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_22|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_23_address0         |  out|    5|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_23|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_23_ce0              |  out|    1|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_23|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_23_q0               |   in|   16|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_23|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_24_address0         |  out|    5|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_24|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_24_ce0              |  out|    1|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_24|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_24_q0               |   in|   16|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_24|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_25_address0         |  out|    5|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_25|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_25_ce0              |  out|    1|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_25|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_25_q0               |   in|   16|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_25|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_26_address0         |  out|    5|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_26|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_26_ce0              |  out|    1|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_26|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_26_q0               |   in|   16|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_26|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_27_address0         |  out|    5|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_27|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_27_ce0              |  out|    1|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_27|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_27_q0               |   in|   16|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_27|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_28_address0         |  out|    5|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_28|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_28_ce0              |  out|    1|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_28|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_28_q0               |   in|   16|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_28|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_29_address0         |  out|    5|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_29|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_29_ce0              |  out|    1|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_29|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_29_q0               |   in|   16|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_29|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_30_address0         |  out|    5|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_30|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_30_ce0              |  out|    1|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_30|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_30_q0               |   in|   16|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_30|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_31_address0         |  out|    5|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_31|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_31_ce0              |  out|    1|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_31|         array|
|p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_31_q0               |   in|   16|   ap_memory|         p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_31|         array|
+---------------------------------------------------------------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+

