// Seed: 896742424
module module_0;
  assign id_1 = 1;
  wire id_2;
  tri0 id_3 = 1;
  wire id_4, id_5, id_6;
  wire id_7;
  wire id_8;
  localparam id_9 = 1;
  wire id_10;
  assign module_1.id_1 = 0;
  wire id_11;
  localparam id_12 = -1;
  wire id_13;
  assign id_5 = id_8;
endmodule
module module_1 (
    input  tri1 id_0,
    output wor  id_1,
    output wand id_2,
    input  tri  id_3,
    input  tri  id_4
);
  wire id_6;
  reg  id_7;
  bit id_8, id_9;
  module_0 modCall_1 ();
  initial begin : LABEL_0
    id_7 <= -1'd0;
  end
  always_comb id_8 <= 1;
  reg id_10 = id_9;
  for (id_11 = -1'h0 - 1; 1'h0; id_10 = id_10) assign id_8 = -1;
  or primCall (id_1, id_3, id_4, id_6, id_7, id_8, id_9);
endmodule
