Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Wed Jan 19 15:36:49 2022
| Host         : XSHWELI20 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    8          inf        0.000                      0                    8           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW0
                            (input port)
  Destination:            LD0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.741ns  (logic 5.114ns (32.492%)  route 10.626ns (67.508%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 f  SW0 (IN)
                         net (fo=0)                   0.000     0.000    SW0
    V6                   IBUF (Prop_ibuf_I_O)         1.466     1.466 f  SW0_IBUF_inst/O
                         net (fo=1, routed)           5.195     6.660    design_1_i/xup_inv_0/a
    SLICE_X52Y76         LUT1 (Prop_lut1_I0_O)        0.124     6.784 r  design_1_i/xup_inv_0/y_INST_0/O
                         net (fo=1, routed)           5.432    12.216    LD0_OBUF
    B20                  OBUF (Prop_obuf_I_O)         3.525    15.741 r  LD0_OBUF_inst/O
                         net (fo=0)                   0.000    15.741    LD0
    B20                                                               r  LD0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW2
                            (input port)
  Destination:            LD2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.124ns  (logic 5.291ns (34.983%)  route 9.833ns (65.017%))
  Logic Levels:           4  (IBUF=1 LUT2=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B19                                               0.000     0.000 f  SW2 (IN)
                         net (fo=0)                   0.000     0.000    SW2
    B19                  IBUF (Prop_ibuf_I_O)         1.469     1.469 f  SW2_IBUF_inst/O
                         net (fo=2, routed)           6.761     8.230    design_1_i/xup_and2_1/b
    SLICE_X0Y23          LUT2 (Prop_lut2_I1_O)        0.124     8.354 r  design_1_i/xup_and2_1/y_INST_0/O
                         net (fo=2, routed)           1.398     9.752    design_1_i/xup_or2_0/a
    SLICE_X0Y17          LUT2 (Prop_lut2_I0_O)        0.124     9.876 r  design_1_i/xup_or2_0/y_INST_0/O
                         net (fo=1, routed)           1.674    11.550    LD2_OBUF
    U8                   OBUF (Prop_obuf_I_O)         3.574    15.124 r  LD2_OBUF_inst/O
                         net (fo=0)                   0.000    15.124    LD2
    U8                                                                r  LD2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW2
                            (input port)
  Destination:            LD1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.853ns  (logic 5.215ns (37.647%)  route 8.638ns (62.353%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B19                                               0.000     0.000 f  SW2 (IN)
                         net (fo=0)                   0.000     0.000    SW2
    B19                  IBUF (Prop_ibuf_I_O)         1.469     1.469 f  SW2_IBUF_inst/O
                         net (fo=2, routed)           6.761     8.230    design_1_i/xup_and2_1/b
    SLICE_X0Y23          LUT2 (Prop_lut2_I1_O)        0.124     8.354 r  design_1_i/xup_and2_1/y_INST_0/O
                         net (fo=2, routed)           1.877    10.231    LD1_OBUF
    W8                   OBUF (Prop_obuf_I_O)         3.622    13.853 r  LD1_OBUF_inst/O
                         net (fo=0)                   0.000    13.853    LD1
    W8                                                                r  LD1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW5
                            (input port)
  Destination:            LD5
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.674ns  (logic 5.042ns (36.868%)  route 8.633ns (63.132%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y8                                                0.000     0.000 r  SW5 (IN)
                         net (fo=0)                   0.000     0.000    SW5
    Y8                   IBUF (Prop_ibuf_I_O)         1.529     1.529 r  SW5_IBUF_inst/O
                         net (fo=1, routed)           8.633    10.162    LD5_OBUF
    F20                  OBUF (Prop_obuf_I_O)         3.513    13.674 r  LD5_OBUF_inst/O
                         net (fo=0)                   0.000    13.674    LD5
    F20                                                               r  LD5 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW2
                            (input port)
  Destination:            LD3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.657ns  (logic 5.119ns (37.482%)  route 8.538ns (62.518%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B19                                               0.000     0.000 r  SW2 (IN)
                         net (fo=0)                   0.000     0.000    SW2
    B19                  IBUF (Prop_ibuf_I_O)         1.469     1.469 r  SW2_IBUF_inst/O
                         net (fo=2, routed)           6.071     7.540    design_1_i/xup_and2_0/a
    SLICE_X0Y26          LUT2 (Prop_lut2_I0_O)        0.124     7.664 r  design_1_i/xup_and2_0/y_INST_0/O
                         net (fo=2, routed)           2.467    10.131    LD3_OBUF
    W6                   OBUF (Prop_obuf_I_O)         3.526    13.657 r  LD3_OBUF_inst/O
                         net (fo=0)                   0.000    13.657    LD3
    W6                                                                r  LD3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW7
                            (input port)
  Destination:            LD7
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.268ns  (logic 5.097ns (38.417%)  route 8.171ns (61.583%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W9                                                0.000     0.000 r  SW7 (IN)
                         net (fo=0)                   0.000     0.000    SW7
    W9                   IBUF (Prop_ibuf_I_O)         1.516     1.516 r  SW7_IBUF_inst/O
                         net (fo=1, routed)           8.171     9.687    LD7_OBUF
    M14                  OBUF (Prop_obuf_I_O)         3.581    13.268 r  LD7_OBUF_inst/O
                         net (fo=0)                   0.000    13.268    LD7
    M14                                                               r  LD7 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW4
                            (input port)
  Destination:            LD4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.677ns  (logic 5.040ns (39.756%)  route 7.637ns (60.244%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C20                                               0.000     0.000 r  SW4 (IN)
                         net (fo=0)                   0.000     0.000    SW4
    C20                  IBUF (Prop_ibuf_I_O)         1.472     1.472 r  SW4_IBUF_inst/O
                         net (fo=1, routed)           7.637     9.109    LD4_OBUF
    Y7                   OBUF (Prop_obuf_I_O)         3.568    12.677 r  LD4_OBUF_inst/O
                         net (fo=0)                   0.000    12.677    LD4
    Y7                                                                r  LD4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW6
                            (input port)
  Destination:            LD6
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.242ns  (logic 5.050ns (61.270%)  route 3.192ns (38.730%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A20                                               0.000     0.000 r  SW6 (IN)
                         net (fo=0)                   0.000     0.000    SW6
    A20                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  SW6_IBUF_inst/O
                         net (fo=1, routed)           3.192     4.669    LD6_OBUF
    N16                  OBUF (Prop_obuf_I_O)         3.572     8.242 r  LD6_OBUF_inst/O
                         net (fo=0)                   0.000     8.242    LD6
    N16                                                               r  LD6 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW6
                            (input port)
  Destination:            LD6
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.431ns  (logic 1.518ns (62.443%)  route 0.913ns (37.557%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A20                                               0.000     0.000 r  SW6 (IN)
                         net (fo=0)                   0.000     0.000    SW6
    A20                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW6_IBUF_inst/O
                         net (fo=1, routed)           0.913     1.158    LD6_OBUF
    N16                  OBUF (Prop_obuf_I_O)         1.273     2.431 r  LD6_OBUF_inst/O
                         net (fo=0)                   0.000     2.431    LD6
    N16                                                               r  LD6 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW1
                            (input port)
  Destination:            LD1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.451ns  (logic 1.633ns (66.637%)  route 0.818ns (33.363%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y6                                                0.000     0.000 r  SW1 (IN)
                         net (fo=0)                   0.000     0.000    SW1
    Y6                   IBUF (Prop_ibuf_I_O)         0.266     0.266 r  SW1_IBUF_inst/O
                         net (fo=1, routed)           0.401     0.667    design_1_i/xup_and2_1/a
    SLICE_X0Y23          LUT2 (Prop_lut2_I0_O)        0.045     0.712 r  design_1_i/xup_and2_1/y_INST_0/O
                         net (fo=2, routed)           0.417     1.129    LD1_OBUF
    W8                   OBUF (Prop_obuf_I_O)         1.322     2.451 r  LD1_OBUF_inst/O
                         net (fo=0)                   0.000     2.451    LD1
    W8                                                                r  LD1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW3
                            (input port)
  Destination:            LD3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.809ns  (logic 1.612ns (57.386%)  route 1.197ns (42.614%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 r  SW3 (IN)
                         net (fo=0)                   0.000     0.000    SW3
    U7                   IBUF (Prop_ibuf_I_O)         0.340     0.340 r  SW3_IBUF_inst/O
                         net (fo=1, routed)           0.505     0.846    design_1_i/xup_and2_0/b
    SLICE_X0Y26          LUT2 (Prop_lut2_I1_O)        0.045     0.891 r  design_1_i/xup_and2_0/y_INST_0/O
                         net (fo=2, routed)           0.692     1.582    LD3_OBUF
    W6                   OBUF (Prop_obuf_I_O)         1.226     2.809 r  LD3_OBUF_inst/O
                         net (fo=0)                   0.000     2.809    LD3
    W6                                                                r  LD3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW1
                            (input port)
  Destination:            LD2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.946ns  (logic 1.630ns (55.336%)  route 1.316ns (44.664%))
  Logic Levels:           4  (IBUF=1 LUT2=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y6                                                0.000     0.000 r  SW1 (IN)
                         net (fo=0)                   0.000     0.000    SW1
    Y6                   IBUF (Prop_ibuf_I_O)         0.266     0.266 r  SW1_IBUF_inst/O
                         net (fo=1, routed)           0.401     0.667    design_1_i/xup_and2_1/a
    SLICE_X0Y23          LUT2 (Prop_lut2_I0_O)        0.045     0.712 r  design_1_i/xup_and2_1/y_INST_0/O
                         net (fo=2, routed)           0.572     1.284    design_1_i/xup_or2_0/a
    SLICE_X0Y17          LUT2 (Prop_lut2_I0_O)        0.045     1.329 r  design_1_i/xup_or2_0/y_INST_0/O
                         net (fo=1, routed)           0.343     1.672    LD2_OBUF
    U8                   OBUF (Prop_obuf_I_O)         1.274     2.946 r  LD2_OBUF_inst/O
                         net (fo=0)                   0.000     2.946    LD2
    U8                                                                r  LD2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW4
                            (input port)
  Destination:            LD4
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.494ns  (logic 1.508ns (33.558%)  route 2.986ns (66.442%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C20                                               0.000     0.000 r  SW4 (IN)
                         net (fo=0)                   0.000     0.000    SW4
    C20                  IBUF (Prop_ibuf_I_O)         0.240     0.240 r  SW4_IBUF_inst/O
                         net (fo=1, routed)           2.986     3.226    LD4_OBUF
    Y7                   OBUF (Prop_obuf_I_O)         1.268     4.494 r  LD4_OBUF_inst/O
                         net (fo=0)                   0.000     4.494    LD4
    Y7                                                                r  LD4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW7
                            (input port)
  Destination:            LD7
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.037ns  (logic 1.565ns (31.065%)  route 3.473ns (68.935%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W9                                                0.000     0.000 r  SW7 (IN)
                         net (fo=0)                   0.000     0.000    SW7
    W9                   IBUF (Prop_ibuf_I_O)         0.284     0.284 r  SW7_IBUF_inst/O
                         net (fo=1, routed)           3.473     3.756    LD7_OBUF
    M14                  OBUF (Prop_obuf_I_O)         1.281     5.037 r  LD7_OBUF_inst/O
                         net (fo=0)                   0.000     5.037    LD7
    M14                                                               r  LD7 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW5
                            (input port)
  Destination:            LD5
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.197ns  (logic 1.510ns (29.055%)  route 3.687ns (70.945%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y8                                                0.000     0.000 r  SW5 (IN)
                         net (fo=0)                   0.000     0.000    SW5
    Y8                   IBUF (Prop_ibuf_I_O)         0.296     0.296 r  SW5_IBUF_inst/O
                         net (fo=1, routed)           3.687     3.983    LD5_OBUF
    F20                  OBUF (Prop_obuf_I_O)         1.214     5.197 r  LD5_OBUF_inst/O
                         net (fo=0)                   0.000     5.197    LD5
    F20                                                               r  LD5 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW0
                            (input port)
  Destination:            LD0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.990ns  (logic 1.504ns (25.116%)  route 4.485ns (74.884%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 f  SW0 (IN)
                         net (fo=0)                   0.000     0.000    SW0
    V6                   IBUF (Prop_ibuf_I_O)         0.233     0.233 f  SW0_IBUF_inst/O
                         net (fo=1, routed)           2.315     2.548    design_1_i/xup_inv_0/a
    SLICE_X52Y76         LUT1 (Prop_lut1_I0_O)        0.045     2.593 r  design_1_i/xup_inv_0/y_INST_0/O
                         net (fo=1, routed)           2.171     4.764    LD0_OBUF
    B20                  OBUF (Prop_obuf_I_O)         1.226     5.990 r  LD0_OBUF_inst/O
                         net (fo=0)                   0.000     5.990    LD0
    B20                                                               r  LD0 (OUT)
  -------------------------------------------------------------------    -------------------





