// ==============================================================
// Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// ==============================================================
#ifndef __nn_inference_hwmm_layer1_Pipeline_prod26_layer1_weights_23_H__
#define __nn_inference_hwmm_layer1_Pipeline_prod26_layer1_weights_23_H__


#include <systemc>
using namespace sc_core;
using namespace sc_dt;




#include <iostream>
#include <fstream>

struct nn_inference_hwmm_layer1_Pipeline_prod26_layer1_weights_23_ram : public sc_core::sc_module {

  static const unsigned DataWidth = 32;
  static const unsigned AddressRange = 100;
  static const unsigned AddressWidth = 7;

//latency = 1
//input_reg = 1
//output_reg = 0
sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in <sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


sc_lv<DataWidth> ram[AddressRange];


   SC_CTOR(nn_inference_hwmm_layer1_Pipeline_prod26_layer1_weights_23_ram) {
        ram[0] = "0b10111111100010101010110100010101";
        ram[1] = "0b00111111001111010010000001001110";
        ram[2] = "0b10111101010000110001001001011000";
        ram[3] = "0b00111111000010110101110100010001";
        ram[4] = "0b00111110010000010111001001101110";
        ram[5] = "0b00111110100111100011000001100111";
        ram[6] = "0b00111111001011001100011010100000";
        ram[7] = "0b00111111011001001001111001101111";
        ram[8] = "0b00111111101011110010010000100010";
        ram[9] = "0b00111111100011101100001011001111";
        ram[10] = "0b10111111000111101000010010110100";
        ram[11] = "0b00111110001100001011011100110011";
        ram[12] = "0b00111110011000100010000111110110";
        ram[13] = "0b10111110100001110011101111011011";
        ram[14] = "0b00111110110010111000000101101000";
        ram[15] = "0b00111111000011010001110110010000";
        ram[16] = "0b00111111011001001001101010001000";
        ram[17] = "0b00111111000010101101101000001101";
        ram[18] = "0b10111101100111101101110010011001";
        ram[19] = "0b10111111010110101010000011001101";
        ram[20] = "0b10111110101000010011101010010110";
        ram[21] = "0b10111110100001000110000001111010";
        ram[22] = "0b00111110011001110100100100100101";
        ram[23] = "0b10111101111110100001111111000011";
        ram[24] = "0b00111110000100001110011000110000";
        ram[25] = "0b00111110110010101010100100101111";
        ram[26] = "0b10111011001110100100110110101100";
        ram[27] = "0b10111110010101010000101111010001";
        ram[28] = "0b10111011010110010010000101101000";
        ram[29] = "0b00111111100100100000100101101100";
        ram[30] = "0b10111111100011011110001101011010";
        ram[31] = "0b10111110101011010010000011110111";
        ram[32] = "0b00111110100000100001011111010111";
        ram[33] = "0b00111101101011111110001111000111";
        ram[34] = "0b10111110011011100110110100001010";
        ram[35] = "0b00111110100110110000011011100111";
        ram[36] = "0b10111101001001100010010001111100";
        ram[37] = "0b10111111000001101100110110001001";
        ram[38] = "0b10111110001001101100110111111100";
        ram[39] = "0b10111110110011000010011000101100";
        ram[40] = "0b10111111100101110100011010011110";
        ram[41] = "0b10111110101110100100011011110101";
        ram[42] = "0b00111110100001111010011001001100";
        ram[43] = "0b10111110100000000101010110010010";
        ram[44] = "0b00111110101101101000010100101100";
        ram[45] = "0b00111110111000000110101011001011";
        ram[46] = "0b10111110010110000011110101010101";
        ram[47] = "0b10111110010001000010000000110001";
        ram[48] = "0b00111110011001011100101001010111";
        ram[49] = "0b10111110101100100100111110111100";
        ram[50] = "0b10111111100111111010010111110001";
        ram[51] = "0b00111110001101101010101010010101";
        ram[52] = "0b10111100110000001001000110000110";
        ram[53] = "0b10111101110010010011011111110001";
        ram[54] = "0b00111111010000011011001010110110";
        ram[55] = "0b10111110100111101100101110001111";
        ram[56] = "0b00111101010110010111010011001011";
        ram[57] = "0b00111111000010010100110110001000";
        ram[58] = "0b00111111000001110111001111000100";
        ram[59] = "0b00111111101010010100110001101111";
        ram[60] = "0b10111111011100110101010100010101";
        ram[61] = "0b00111110100100010010101001111110";
        ram[62] = "0b00111110101010000111110101101101";
        ram[63] = "0b00111111001101000101000100000110";
        ram[64] = "0b00111110011101100011001111101111";
        ram[65] = "0b00111100111010101010100101111111";
        ram[66] = "0b00111110101010000100100101011100";
        ram[67] = "0b00111110010011101000101101010011";
        ram[68] = "0b00111110111101001001101001010010";
        ram[69] = "0b10111110110110110011000111010110";
        ram[70] = "0b10111111101001100110100010101101";
        ram[71] = "0b00111110111100011110000100110010";
        ram[72] = "0b00111110010111110001100101110001";
        ram[73] = "0b00111110001001101110000011011100";
        ram[74] = "0b00111101100001100101000010100001";
        ram[75] = "0b00111110011100100101001101011110";
        ram[76] = "0b00111100101010000011110111011101";
        ram[77] = "0b00111110010000010101110011001101";
        ram[78] = "0b10111110000111000001101100011110";
        ram[79] = "0b00111111000101010101100100001101";
        ram[80] = "0b11000000000000111000010111001010";
        ram[81] = "0b10111110101100001000000001110000";
        ram[82] = "0b00111110101001010011100110010110";
        ram[83] = "0b00111110100010111110101000010111";
        ram[84] = "0b00111110111000100101100011011011";
        ram[85] = "0b00111110110101000000100100111110";
        ram[86] = "0b00111100100011001110100000010110";
        ram[87] = "0b00111110000111000111010010101001";
        ram[88] = "0b10111111010111001011111100001010";
        ram[89] = "0b00111101000101001011101011001010";
        ram[90] = "0b10111110100101001010011101011100";
        ram[91] = "0b00111111000101001100000011110111";
        ram[92] = "0b10111110011010001101000011001011";
        ram[93] = "0b10111111000111010110010111100100";
        ram[94] = "0b10111111001100111001010110001000";
        ram[95] = "0b10111110111001110000000010001100";
        ram[96] = "0b10111110111111010000001100000111";
        ram[97] = "0b10111111000001000001101101110100";
        ram[98] = "0b10111111101010100110011111110110";
        ram[99] = "0b00111110100010111111010101110011";


SC_METHOD(prc_write_0);
  sensitive<<clk.pos();
   }


void prc_write_0()
{
    if (ce0.read() == sc_dt::Log_1) 
    {
            if(address0.read().is_01() && address0.read().to_uint()<AddressRange)
              q0 = ram[address0.read().to_uint()];
            else
              q0 = sc_lv<DataWidth>();
    }
}


}; //endmodule


SC_MODULE(nn_inference_hwmm_layer1_Pipeline_prod26_layer1_weights_23) {


static const unsigned DataWidth = 32;
static const unsigned AddressRange = 100;
static const unsigned AddressWidth = 7;

sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in<sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


nn_inference_hwmm_layer1_Pipeline_prod26_layer1_weights_23_ram* meminst;


SC_CTOR(nn_inference_hwmm_layer1_Pipeline_prod26_layer1_weights_23) {
meminst = new nn_inference_hwmm_layer1_Pipeline_prod26_layer1_weights_23_ram("nn_inference_hwmm_layer1_Pipeline_prod26_layer1_weights_23_ram");
meminst->address0(address0);
meminst->ce0(ce0);
meminst->q0(q0);

meminst->reset(reset);
meminst->clk(clk);
}
~nn_inference_hwmm_layer1_Pipeline_prod26_layer1_weights_23() {
    delete meminst;
}


};//endmodule
#endif
