{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 24 21:55:11 2021 " "Info: Processing started: Wed Nov 24 21:55:11 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off datapath -c datapath --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off datapath -c datapath --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|d\[7\]~50 " "Warning: Node \"exp_r_alu:U3\|d\[7\]~50\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|bus_reg~106 " "Warning: Node \"exp_r_alu:U3\|bus_reg~106\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|bus_reg~112 " "Warning: Node \"exp_r_alu:U3\|bus_reg~112\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|bus_reg~113 " "Warning: Node \"exp_r_alu:U3\|bus_reg~113\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 12 -1 0 } } { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|d\[6\]~46 " "Warning: Node \"exp_r_alu:U3\|d\[6\]~46\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|bus_reg~82 " "Warning: Node \"exp_r_alu:U3\|bus_reg~82\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|bus_reg~87 " "Warning: Node \"exp_r_alu:U3\|bus_reg~87\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|bus_reg~88 " "Warning: Node \"exp_r_alu:U3\|bus_reg~88\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 12 -1 0 } } { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|d\[5\]~42 " "Warning: Node \"exp_r_alu:U3\|d\[5\]~42\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|bus_reg~60 " "Warning: Node \"exp_r_alu:U3\|bus_reg~60\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|bus_reg~65 " "Warning: Node \"exp_r_alu:U3\|bus_reg~65\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|bus_reg~66 " "Warning: Node \"exp_r_alu:U3\|bus_reg~66\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 12 -1 0 } } { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|d\[1\]~44 " "Warning: Node \"exp_r_alu:U3\|d\[1\]~44\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|bus_reg~71 " "Warning: Node \"exp_r_alu:U3\|bus_reg~71\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|bus_reg~76 " "Warning: Node \"exp_r_alu:U3\|bus_reg~76\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|bus_reg~77 " "Warning: Node \"exp_r_alu:U3\|bus_reg~77\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 12 -1 0 } } { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "3 " "Warning: Found combinational loop of 3 nodes" { { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|d\[0\]~40 " "Warning: Node \"exp_r_alu:U3\|d\[0\]~40\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|bus_reg~54 " "Warning: Node \"exp_r_alu:U3\|bus_reg~54\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|bus_reg~55 " "Warning: Node \"exp_r_alu:U3\|bus_reg~55\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 12 -1 0 } } { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|d\[2\]~48 " "Warning: Node \"exp_r_alu:U3\|d\[2\]~48\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|bus_reg~93 " "Warning: Node \"exp_r_alu:U3\|bus_reg~93\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|bus_reg~98 " "Warning: Node \"exp_r_alu:U3\|bus_reg~98\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|bus_reg~99 " "Warning: Node \"exp_r_alu:U3\|bus_reg~99\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 12 -1 0 } } { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|d\[3\]~52 " "Warning: Node \"exp_r_alu:U3\|d\[3\]~52\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|bus_reg~118 " "Warning: Node \"exp_r_alu:U3\|bus_reg~118\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|bus_reg~123 " "Warning: Node \"exp_r_alu:U3\|bus_reg~123\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|bus_reg~124 " "Warning: Node \"exp_r_alu:U3\|bus_reg~124\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 12 -1 0 } } { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|d\[4\]~38 " "Warning: Node \"exp_r_alu:U3\|d\[4\]~38\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|bus_reg~46 " "Warning: Node \"exp_r_alu:U3\|bus_reg~46\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|bus_reg~53 " "Warning: Node \"exp_r_alu:U3\|bus_reg~53\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "exp_r_alu:U3\|d\[4\]~37 " "Warning: Node \"exp_r_alu:U3\|d\[4\]~37\"" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 12 -1 0 } } { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "datapath.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/datapath.vhd" 11 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "fsmctrl:U0\|clk_fresh " "Info: Detected ripple clock \"fsmctrl:U0\|clk_fresh\" as buffer" {  } { { "fsmctrl.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/fsmctrl.vhd" 62 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "fsmctrl:U0\|clk_fresh" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fsmctrl:U0\|clk_state " "Info: Detected ripple clock \"fsmctrl:U0\|clk_state\" as buffer" {  } { { "fsmctrl.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/fsmctrl.vhd" 27 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "fsmctrl:U0\|clk_state" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fsmctrl:U0\|ctick " "Info: Detected ripple clock \"fsmctrl:U0\|ctick\" as buffer" {  } { { "fsmctrl.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/fsmctrl.vhd" 34 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "fsmctrl:U0\|ctick" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register exp_r_alu:U3\|dr2\[0\] memory lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|ram_block1a0~porta_datain_reg1 33.15 MHz 30.162 ns Internal " "Info: Clock \"clk\" has Internal fmax of 33.15 MHz between source register \"exp_r_alu:U3\|dr2\[0\]\" and destination memory \"lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|ram_block1a0~porta_datain_reg1\" (period= 30.162 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.836 ns + Longest register memory " "Info: + Longest register to memory delay is 14.836 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns exp_r_alu:U3\|dr2\[0\] 1 REG LCFF_X25_Y5_N29 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y5_N29; Fanout = 12; REG Node = 'exp_r_alu:U3\|dr2\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|dr2[0] } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.470 ns) + CELL(0.624 ns) 1.094 ns exp_r_alu:U3\|aluout~62 2 COMB LCCOMB_X25_Y5_N0 2 " "Info: 2: + IC(0.470 ns) + CELL(0.624 ns) = 1.094 ns; Loc. = LCCOMB_X25_Y5_N0; Fanout = 2; COMB Node = 'exp_r_alu:U3\|aluout~62'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.094 ns" { exp_r_alu:U3|dr2[0] exp_r_alu:U3|aluout~62 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.624 ns) 2.083 ns exp_r_alu:U3\|Add18~0 3 COMB LCCOMB_X25_Y5_N6 3 " "Info: 3: + IC(0.365 ns) + CELL(0.624 ns) = 2.083 ns; Loc. = LCCOMB_X25_Y5_N6; Fanout = 3; COMB Node = 'exp_r_alu:U3\|Add18~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.989 ns" { exp_r_alu:U3|aluout~62 exp_r_alu:U3|Add18~0 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.105 ns) + CELL(0.596 ns) 3.784 ns exp_r_alu:U3\|Add17~1 4 COMB LCCOMB_X26_Y7_N10 2 " "Info: 4: + IC(1.105 ns) + CELL(0.596 ns) = 3.784 ns; Loc. = LCCOMB_X26_Y7_N10; Fanout = 2; COMB Node = 'exp_r_alu:U3\|Add17~1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.701 ns" { exp_r_alu:U3|Add18~0 exp_r_alu:U3|Add17~1 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 4.290 ns exp_r_alu:U3\|Add17~2 5 COMB LCCOMB_X26_Y7_N12 1 " "Info: 5: + IC(0.000 ns) + CELL(0.506 ns) = 4.290 ns; Loc. = LCCOMB_X26_Y7_N12; Fanout = 1; COMB Node = 'exp_r_alu:U3\|Add17~2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { exp_r_alu:U3|Add17~1 exp_r_alu:U3|Add17~2 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.120 ns) + CELL(0.370 ns) 5.780 ns exp_r_alu:U3\|bus_reg~72 6 COMB LCCOMB_X26_Y4_N24 1 " "Info: 6: + IC(1.120 ns) + CELL(0.370 ns) = 5.780 ns; Loc. = LCCOMB_X26_Y4_N24; Fanout = 1; COMB Node = 'exp_r_alu:U3\|bus_reg~72'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { exp_r_alu:U3|Add17~2 exp_r_alu:U3|bus_reg~72 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.370 ns) 6.522 ns exp_r_alu:U3\|bus_reg~73 7 COMB LCCOMB_X26_Y4_N2 1 " "Info: 7: + IC(0.372 ns) + CELL(0.370 ns) = 6.522 ns; Loc. = LCCOMB_X26_Y4_N2; Fanout = 1; COMB Node = 'exp_r_alu:U3\|bus_reg~73'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.742 ns" { exp_r_alu:U3|bus_reg~72 exp_r_alu:U3|bus_reg~73 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.206 ns) 7.096 ns exp_r_alu:U3\|bus_reg~74 8 COMB LCCOMB_X26_Y4_N22 1 " "Info: 8: + IC(0.368 ns) + CELL(0.206 ns) = 7.096 ns; Loc. = LCCOMB_X26_Y4_N22; Fanout = 1; COMB Node = 'exp_r_alu:U3\|bus_reg~74'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.574 ns" { exp_r_alu:U3|bus_reg~73 exp_r_alu:U3|bus_reg~74 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.206 ns) 7.669 ns exp_r_alu:U3\|bus_reg~75 9 COMB LCCOMB_X26_Y4_N0 3 " "Info: 9: + IC(0.367 ns) + CELL(0.206 ns) = 7.669 ns; Loc. = LCCOMB_X26_Y4_N0; Fanout = 3; COMB Node = 'exp_r_alu:U3\|bus_reg~75'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.573 ns" { exp_r_alu:U3|bus_reg~74 exp_r_alu:U3|bus_reg~75 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(5.824 ns) 13.493 ns exp_r_alu:U3\|d\[1\]~44 10 COMB LOOP LCCOMB_X26_Y9_N24 4 " "Info: 10: + IC(0.000 ns) + CELL(5.824 ns) = 13.493 ns; Loc. = LCCOMB_X26_Y9_N24; Fanout = 4; COMB LOOP Node = 'exp_r_alu:U3\|d\[1\]~44'" { { "Info" "ITDB_PART_OF_SCC" "exp_r_alu:U3\|d\[1\]~44 LCCOMB_X26_Y9_N24 " "Info: Loc. = LCCOMB_X26_Y9_N24; Node \"exp_r_alu:U3\|d\[1\]~44\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|d[1]~44 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "exp_r_alu:U3\|bus_reg~77 LCCOMB_X24_Y5_N0 " "Info: Loc. = LCCOMB_X24_Y5_N0; Node \"exp_r_alu:U3\|bus_reg~77\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|bus_reg~77 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "exp_r_alu:U3\|bus_reg~76 LCCOMB_X25_Y5_N30 " "Info: Loc. = LCCOMB_X25_Y5_N30; Node \"exp_r_alu:U3\|bus_reg~76\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|bus_reg~76 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "exp_r_alu:U3\|bus_reg~71 LCCOMB_X26_Y6_N16 " "Info: Loc. = LCCOMB_X26_Y6_N16; Node \"exp_r_alu:U3\|bus_reg~71\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|bus_reg~71 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|d[1]~44 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 12 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|bus_reg~77 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 16 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|bus_reg~76 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|bus_reg~71 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.824 ns" { exp_r_alu:U3|bus_reg~75 exp_r_alu:U3|d[1]~44 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.215 ns) + CELL(0.128 ns) 14.836 ns lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|ram_block1a0~porta_datain_reg1 11 MEM M4K_X23_Y9 1 " "Info: 11: + IC(1.215 ns) + CELL(0.128 ns) = 14.836 ns; Loc. = M4K_X23_Y9; Fanout = 1; MEM Node = 'lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|ram_block1a0~porta_datain_reg1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.343 ns" { exp_r_alu:U3|d[1]~44 lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg1 } "NODE_NAME" } } { "db/altsyncram_v9a1.tdf" "" { Text "C:/jz_test/exp_6_fsm_ckq/db/altsyncram_v9a1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.454 ns ( 63.72 % ) " "Info: Total cell delay = 9.454 ns ( 63.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.382 ns ( 36.28 % ) " "Info: Total interconnect delay = 5.382 ns ( 36.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "14.836 ns" { exp_r_alu:U3|dr2[0] exp_r_alu:U3|aluout~62 exp_r_alu:U3|Add18~0 exp_r_alu:U3|Add17~1 exp_r_alu:U3|Add17~2 exp_r_alu:U3|bus_reg~72 exp_r_alu:U3|bus_reg~73 exp_r_alu:U3|bus_reg~74 exp_r_alu:U3|bus_reg~75 exp_r_alu:U3|d[1]~44 lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg1 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "14.836 ns" { exp_r_alu:U3|dr2[0] {} exp_r_alu:U3|aluout~62 {} exp_r_alu:U3|Add18~0 {} exp_r_alu:U3|Add17~1 {} exp_r_alu:U3|Add17~2 {} exp_r_alu:U3|bus_reg~72 {} exp_r_alu:U3|bus_reg~73 {} exp_r_alu:U3|bus_reg~74 {} exp_r_alu:U3|bus_reg~75 {} exp_r_alu:U3|d[1]~44 {} lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg1 {} } { 0.000ns 0.470ns 0.365ns 1.105ns 0.000ns 1.120ns 0.372ns 0.368ns 0.367ns 0.000ns 1.215ns } { 0.000ns 0.624ns 0.624ns 0.596ns 0.506ns 0.370ns 0.370ns 0.206ns 0.206ns 5.824ns 0.128ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.105 ns - Smallest " "Info: - Smallest clock skew is 0.105 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.925 ns + Shortest memory " "Info: + Shortest clock path from clock \"clk\" to destination memory is 7.925 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_21 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_21; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "datapath.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/datapath.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.511 ns) + CELL(0.970 ns) 3.581 ns fsmctrl:U0\|ctick 2 REG LCFF_X20_Y5_N17 3 " "Info: 2: + IC(1.511 ns) + CELL(0.970 ns) = 3.581 ns; Loc. = LCFF_X20_Y5_N17; Fanout = 3; REG Node = 'fsmctrl:U0\|ctick'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { clk fsmctrl:U0|ctick } "NODE_NAME" } } { "fsmctrl.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/fsmctrl.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.729 ns) + CELL(0.000 ns) 6.310 ns fsmctrl:U0\|ctick~clkctrl 3 COMB CLKCTRL_G5 70 " "Info: 3: + IC(2.729 ns) + CELL(0.000 ns) = 6.310 ns; Loc. = CLKCTRL_G5; Fanout = 70; COMB Node = 'fsmctrl:U0\|ctick~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.729 ns" { fsmctrl:U0|ctick fsmctrl:U0|ctick~clkctrl } "NODE_NAME" } } { "fsmctrl.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/fsmctrl.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.781 ns) + CELL(0.834 ns) 7.925 ns lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|ram_block1a0~porta_datain_reg1 4 MEM M4K_X23_Y9 1 " "Info: 4: + IC(0.781 ns) + CELL(0.834 ns) = 7.925 ns; Loc. = M4K_X23_Y9; Fanout = 1; MEM Node = 'lpm_ram_io0:U2\|lpm_ram_io:lpm_ram_io_component\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|ram_block1a0~porta_datain_reg1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.615 ns" { fsmctrl:U0|ctick~clkctrl lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg1 } "NODE_NAME" } } { "db/altsyncram_v9a1.tdf" "" { Text "C:/jz_test/exp_6_fsm_ckq/db/altsyncram_v9a1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.904 ns ( 36.64 % ) " "Info: Total cell delay = 2.904 ns ( 36.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.021 ns ( 63.36 % ) " "Info: Total interconnect delay = 5.021 ns ( 63.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.925 ns" { clk fsmctrl:U0|ctick fsmctrl:U0|ctick~clkctrl lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg1 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.925 ns" { clk {} clk~combout {} fsmctrl:U0|ctick {} fsmctrl:U0|ctick~clkctrl {} lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg1 {} } { 0.000ns 0.000ns 1.511ns 2.729ns 0.781ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.834ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.820 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 7.820 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_21 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_21; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "datapath.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/datapath.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.511 ns) + CELL(0.970 ns) 3.581 ns fsmctrl:U0\|ctick 2 REG LCFF_X20_Y5_N17 3 " "Info: 2: + IC(1.511 ns) + CELL(0.970 ns) = 3.581 ns; Loc. = LCFF_X20_Y5_N17; Fanout = 3; REG Node = 'fsmctrl:U0\|ctick'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { clk fsmctrl:U0|ctick } "NODE_NAME" } } { "fsmctrl.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/fsmctrl.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.729 ns) + CELL(0.000 ns) 6.310 ns fsmctrl:U0\|ctick~clkctrl 3 COMB CLKCTRL_G5 70 " "Info: 3: + IC(2.729 ns) + CELL(0.000 ns) = 6.310 ns; Loc. = CLKCTRL_G5; Fanout = 70; COMB Node = 'fsmctrl:U0\|ctick~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.729 ns" { fsmctrl:U0|ctick fsmctrl:U0|ctick~clkctrl } "NODE_NAME" } } { "fsmctrl.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/fsmctrl.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.844 ns) + CELL(0.666 ns) 7.820 ns exp_r_alu:U3\|dr2\[0\] 4 REG LCFF_X25_Y5_N29 12 " "Info: 4: + IC(0.844 ns) + CELL(0.666 ns) = 7.820 ns; Loc. = LCFF_X25_Y5_N29; Fanout = 12; REG Node = 'exp_r_alu:U3\|dr2\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.510 ns" { fsmctrl:U0|ctick~clkctrl exp_r_alu:U3|dr2[0] } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 34.99 % ) " "Info: Total cell delay = 2.736 ns ( 34.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.084 ns ( 65.01 % ) " "Info: Total interconnect delay = 5.084 ns ( 65.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.820 ns" { clk fsmctrl:U0|ctick fsmctrl:U0|ctick~clkctrl exp_r_alu:U3|dr2[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.820 ns" { clk {} clk~combout {} fsmctrl:U0|ctick {} fsmctrl:U0|ctick~clkctrl {} exp_r_alu:U3|dr2[0] {} } { 0.000ns 0.000ns 1.511ns 2.729ns 0.844ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.925 ns" { clk fsmctrl:U0|ctick fsmctrl:U0|ctick~clkctrl lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg1 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.925 ns" { clk {} clk~combout {} fsmctrl:U0|ctick {} fsmctrl:U0|ctick~clkctrl {} lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg1 {} } { 0.000ns 0.000ns 1.511ns 2.729ns 0.781ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.834ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.820 ns" { clk fsmctrl:U0|ctick fsmctrl:U0|ctick~clkctrl exp_r_alu:U3|dr2[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.820 ns" { clk {} clk~combout {} fsmctrl:U0|ctick {} fsmctrl:U0|ctick~clkctrl {} exp_r_alu:U3|dr2[0] {} } { 0.000ns 0.000ns 1.511ns 2.729ns 0.844ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.046 ns + " "Info: + Micro setup delay of destination is 0.046 ns" {  } { { "db/altsyncram_v9a1.tdf" "" { Text "C:/jz_test/exp_6_fsm_ckq/db/altsyncram_v9a1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 16 -1 0 } } { "db/altsyncram_v9a1.tdf" "" { Text "C:/jz_test/exp_6_fsm_ckq/db/altsyncram_v9a1.tdf" 36 2 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "14.836 ns" { exp_r_alu:U3|dr2[0] exp_r_alu:U3|aluout~62 exp_r_alu:U3|Add18~0 exp_r_alu:U3|Add17~1 exp_r_alu:U3|Add17~2 exp_r_alu:U3|bus_reg~72 exp_r_alu:U3|bus_reg~73 exp_r_alu:U3|bus_reg~74 exp_r_alu:U3|bus_reg~75 exp_r_alu:U3|d[1]~44 lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg1 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "14.836 ns" { exp_r_alu:U3|dr2[0] {} exp_r_alu:U3|aluout~62 {} exp_r_alu:U3|Add18~0 {} exp_r_alu:U3|Add17~1 {} exp_r_alu:U3|Add17~2 {} exp_r_alu:U3|bus_reg~72 {} exp_r_alu:U3|bus_reg~73 {} exp_r_alu:U3|bus_reg~74 {} exp_r_alu:U3|bus_reg~75 {} exp_r_alu:U3|d[1]~44 {} lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg1 {} } { 0.000ns 0.470ns 0.365ns 1.105ns 0.000ns 1.120ns 0.372ns 0.368ns 0.367ns 0.000ns 1.215ns } { 0.000ns 0.624ns 0.624ns 0.596ns 0.506ns 0.370ns 0.370ns 0.206ns 0.206ns 5.824ns 0.128ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.925 ns" { clk fsmctrl:U0|ctick fsmctrl:U0|ctick~clkctrl lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg1 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.925 ns" { clk {} clk~combout {} fsmctrl:U0|ctick {} fsmctrl:U0|ctick~clkctrl {} lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg1 {} } { 0.000ns 0.000ns 1.511ns 2.729ns 0.781ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.834ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.820 ns" { clk fsmctrl:U0|ctick fsmctrl:U0|ctick~clkctrl exp_r_alu:U3|dr2[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.820 ns" { clk {} clk~combout {} fsmctrl:U0|ctick {} fsmctrl:U0|ctick~clkctrl {} exp_r_alu:U3|dr2[0] {} } { 0.000ns 0.000ns 1.511ns 2.729ns 0.844ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk seg\[1\] exp_r_alu:U3\|dr2\[0\] 33.947 ns register " "Info: tco from clock \"clk\" to destination pin \"seg\[1\]\" through register \"exp_r_alu:U3\|dr2\[0\]\" is 33.947 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.820 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 7.820 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_21 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_21; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "datapath.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/datapath.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.511 ns) + CELL(0.970 ns) 3.581 ns fsmctrl:U0\|ctick 2 REG LCFF_X20_Y5_N17 3 " "Info: 2: + IC(1.511 ns) + CELL(0.970 ns) = 3.581 ns; Loc. = LCFF_X20_Y5_N17; Fanout = 3; REG Node = 'fsmctrl:U0\|ctick'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { clk fsmctrl:U0|ctick } "NODE_NAME" } } { "fsmctrl.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/fsmctrl.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.729 ns) + CELL(0.000 ns) 6.310 ns fsmctrl:U0\|ctick~clkctrl 3 COMB CLKCTRL_G5 70 " "Info: 3: + IC(2.729 ns) + CELL(0.000 ns) = 6.310 ns; Loc. = CLKCTRL_G5; Fanout = 70; COMB Node = 'fsmctrl:U0\|ctick~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.729 ns" { fsmctrl:U0|ctick fsmctrl:U0|ctick~clkctrl } "NODE_NAME" } } { "fsmctrl.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/fsmctrl.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.844 ns) + CELL(0.666 ns) 7.820 ns exp_r_alu:U3\|dr2\[0\] 4 REG LCFF_X25_Y5_N29 12 " "Info: 4: + IC(0.844 ns) + CELL(0.666 ns) = 7.820 ns; Loc. = LCFF_X25_Y5_N29; Fanout = 12; REG Node = 'exp_r_alu:U3\|dr2\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.510 ns" { fsmctrl:U0|ctick~clkctrl exp_r_alu:U3|dr2[0] } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 34.99 % ) " "Info: Total cell delay = 2.736 ns ( 34.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.084 ns ( 65.01 % ) " "Info: Total interconnect delay = 5.084 ns ( 65.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.820 ns" { clk fsmctrl:U0|ctick fsmctrl:U0|ctick~clkctrl exp_r_alu:U3|dr2[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.820 ns" { clk {} clk~combout {} fsmctrl:U0|ctick {} fsmctrl:U0|ctick~clkctrl {} exp_r_alu:U3|dr2[0] {} } { 0.000ns 0.000ns 1.511ns 2.729ns 0.844ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "25.823 ns + Longest register pin " "Info: + Longest register to pin delay is 25.823 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns exp_r_alu:U3\|dr2\[0\] 1 REG LCFF_X25_Y5_N29 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y5_N29; Fanout = 12; REG Node = 'exp_r_alu:U3\|dr2\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|dr2[0] } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.470 ns) + CELL(0.624 ns) 1.094 ns exp_r_alu:U3\|aluout~62 2 COMB LCCOMB_X25_Y5_N0 2 " "Info: 2: + IC(0.470 ns) + CELL(0.624 ns) = 1.094 ns; Loc. = LCCOMB_X25_Y5_N0; Fanout = 2; COMB Node = 'exp_r_alu:U3\|aluout~62'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.094 ns" { exp_r_alu:U3|dr2[0] exp_r_alu:U3|aluout~62 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.624 ns) 2.083 ns exp_r_alu:U3\|Add18~0 3 COMB LCCOMB_X25_Y5_N6 3 " "Info: 3: + IC(0.365 ns) + CELL(0.624 ns) = 2.083 ns; Loc. = LCCOMB_X25_Y5_N6; Fanout = 3; COMB Node = 'exp_r_alu:U3\|Add18~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.989 ns" { exp_r_alu:U3|aluout~62 exp_r_alu:U3|Add18~0 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.105 ns) + CELL(0.596 ns) 3.784 ns exp_r_alu:U3\|Add17~1 4 COMB LCCOMB_X26_Y7_N10 2 " "Info: 4: + IC(1.105 ns) + CELL(0.596 ns) = 3.784 ns; Loc. = LCCOMB_X26_Y7_N10; Fanout = 2; COMB Node = 'exp_r_alu:U3\|Add17~1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.701 ns" { exp_r_alu:U3|Add18~0 exp_r_alu:U3|Add17~1 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 4.290 ns exp_r_alu:U3\|Add17~2 5 COMB LCCOMB_X26_Y7_N12 1 " "Info: 5: + IC(0.000 ns) + CELL(0.506 ns) = 4.290 ns; Loc. = LCCOMB_X26_Y7_N12; Fanout = 1; COMB Node = 'exp_r_alu:U3\|Add17~2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { exp_r_alu:U3|Add17~1 exp_r_alu:U3|Add17~2 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.120 ns) + CELL(0.370 ns) 5.780 ns exp_r_alu:U3\|bus_reg~72 6 COMB LCCOMB_X26_Y4_N24 1 " "Info: 6: + IC(1.120 ns) + CELL(0.370 ns) = 5.780 ns; Loc. = LCCOMB_X26_Y4_N24; Fanout = 1; COMB Node = 'exp_r_alu:U3\|bus_reg~72'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { exp_r_alu:U3|Add17~2 exp_r_alu:U3|bus_reg~72 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.370 ns) 6.522 ns exp_r_alu:U3\|bus_reg~73 7 COMB LCCOMB_X26_Y4_N2 1 " "Info: 7: + IC(0.372 ns) + CELL(0.370 ns) = 6.522 ns; Loc. = LCCOMB_X26_Y4_N2; Fanout = 1; COMB Node = 'exp_r_alu:U3\|bus_reg~73'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.742 ns" { exp_r_alu:U3|bus_reg~72 exp_r_alu:U3|bus_reg~73 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.206 ns) 7.096 ns exp_r_alu:U3\|bus_reg~74 8 COMB LCCOMB_X26_Y4_N22 1 " "Info: 8: + IC(0.368 ns) + CELL(0.206 ns) = 7.096 ns; Loc. = LCCOMB_X26_Y4_N22; Fanout = 1; COMB Node = 'exp_r_alu:U3\|bus_reg~74'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.574 ns" { exp_r_alu:U3|bus_reg~73 exp_r_alu:U3|bus_reg~74 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.206 ns) 7.669 ns exp_r_alu:U3\|bus_reg~75 9 COMB LCCOMB_X26_Y4_N0 3 " "Info: 9: + IC(0.367 ns) + CELL(0.206 ns) = 7.669 ns; Loc. = LCCOMB_X26_Y4_N0; Fanout = 3; COMB Node = 'exp_r_alu:U3\|bus_reg~75'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.573 ns" { exp_r_alu:U3|bus_reg~74 exp_r_alu:U3|bus_reg~75 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(5.824 ns) 13.493 ns exp_r_alu:U3\|d\[1\]~44 10 COMB LOOP LCCOMB_X26_Y9_N24 4 " "Info: 10: + IC(0.000 ns) + CELL(5.824 ns) = 13.493 ns; Loc. = LCCOMB_X26_Y9_N24; Fanout = 4; COMB LOOP Node = 'exp_r_alu:U3\|d\[1\]~44'" { { "Info" "ITDB_PART_OF_SCC" "exp_r_alu:U3\|d\[1\]~44 LCCOMB_X26_Y9_N24 " "Info: Loc. = LCCOMB_X26_Y9_N24; Node \"exp_r_alu:U3\|d\[1\]~44\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|d[1]~44 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "exp_r_alu:U3\|bus_reg~77 LCCOMB_X24_Y5_N0 " "Info: Loc. = LCCOMB_X24_Y5_N0; Node \"exp_r_alu:U3\|bus_reg~77\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|bus_reg~77 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "exp_r_alu:U3\|bus_reg~76 LCCOMB_X25_Y5_N30 " "Info: Loc. = LCCOMB_X25_Y5_N30; Node \"exp_r_alu:U3\|bus_reg~76\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|bus_reg~76 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "exp_r_alu:U3\|bus_reg~71 LCCOMB_X26_Y6_N16 " "Info: Loc. = LCCOMB_X26_Y6_N16; Node \"exp_r_alu:U3\|bus_reg~71\"" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|bus_reg~71 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|d[1]~44 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 12 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|bus_reg~77 } "NODE_NAME" } } { "exp_r_alu.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/exp_r_alu.vhd" 16 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|bus_reg~76 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:U3|bus_reg~71 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.824 ns" { exp_r_alu:U3|bus_reg~75 exp_r_alu:U3|d[1]~44 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.911 ns) + CELL(0.624 ns) 16.028 ns display:U4\|Mux17~0 11 COMB LCCOMB_X22_Y9_N20 1 " "Info: 11: + IC(1.911 ns) + CELL(0.624 ns) = 16.028 ns; Loc. = LCCOMB_X22_Y9_N20; Fanout = 1; COMB Node = 'display:U4\|Mux17~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.535 ns" { exp_r_alu:U3|d[1]~44 display:U4|Mux17~0 } "NODE_NAME" } } { "display.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/display.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.651 ns) 17.076 ns display:U4\|Mux17~1 12 COMB LCCOMB_X22_Y9_N30 1 " "Info: 12: + IC(0.397 ns) + CELL(0.651 ns) = 17.076 ns; Loc. = LCCOMB_X22_Y9_N30; Fanout = 1; COMB Node = 'display:U4\|Mux17~1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.048 ns" { display:U4|Mux17~0 display:U4|Mux17~1 } "NODE_NAME" } } { "display.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/display.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.103 ns) + CELL(0.651 ns) 18.830 ns display:U4\|Mux17~2 13 COMB LCCOMB_X22_Y11_N2 7 " "Info: 13: + IC(1.103 ns) + CELL(0.651 ns) = 18.830 ns; Loc. = LCCOMB_X22_Y11_N2; Fanout = 7; COMB Node = 'display:U4\|Mux17~2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.754 ns" { display:U4|Mux17~1 display:U4|Mux17~2 } "NODE_NAME" } } { "display.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/display.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.420 ns) + CELL(0.624 ns) 19.874 ns display:U4\|Mux14~0 14 COMB LCCOMB_X22_Y11_N18 1 " "Info: 14: + IC(0.420 ns) + CELL(0.624 ns) = 19.874 ns; Loc. = LCCOMB_X22_Y11_N18; Fanout = 1; COMB Node = 'display:U4\|Mux14~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.044 ns" { display:U4|Mux17~2 display:U4|Mux14~0 } "NODE_NAME" } } { "display.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/display.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.713 ns) + CELL(3.236 ns) 25.823 ns seg\[1\] 15 PIN PIN_141 0 " "Info: 15: + IC(2.713 ns) + CELL(3.236 ns) = 25.823 ns; Loc. = PIN_141; Fanout = 0; PIN Node = 'seg\[1\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.949 ns" { display:U4|Mux14~0 seg[1] } "NODE_NAME" } } { "datapath.vhd" "" { Text "C:/jz_test/exp_6_fsm_ckq/datapath.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "15.112 ns ( 58.52 % ) " "Info: Total cell delay = 15.112 ns ( 58.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.711 ns ( 41.48 % ) " "Info: Total interconnect delay = 10.711 ns ( 41.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "25.823 ns" { exp_r_alu:U3|dr2[0] exp_r_alu:U3|aluout~62 exp_r_alu:U3|Add18~0 exp_r_alu:U3|Add17~1 exp_r_alu:U3|Add17~2 exp_r_alu:U3|bus_reg~72 exp_r_alu:U3|bus_reg~73 exp_r_alu:U3|bus_reg~74 exp_r_alu:U3|bus_reg~75 exp_r_alu:U3|d[1]~44 display:U4|Mux17~0 display:U4|Mux17~1 display:U4|Mux17~2 display:U4|Mux14~0 seg[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "25.823 ns" { exp_r_alu:U3|dr2[0] {} exp_r_alu:U3|aluout~62 {} exp_r_alu:U3|Add18~0 {} exp_r_alu:U3|Add17~1 {} exp_r_alu:U3|Add17~2 {} exp_r_alu:U3|bus_reg~72 {} exp_r_alu:U3|bus_reg~73 {} exp_r_alu:U3|bus_reg~74 {} exp_r_alu:U3|bus_reg~75 {} exp_r_alu:U3|d[1]~44 {} display:U4|Mux17~0 {} display:U4|Mux17~1 {} display:U4|Mux17~2 {} display:U4|Mux14~0 {} seg[1] {} } { 0.000ns 0.470ns 0.365ns 1.105ns 0.000ns 1.120ns 0.372ns 0.368ns 0.367ns 0.000ns 1.911ns 0.397ns 1.103ns 0.420ns 2.713ns } { 0.000ns 0.624ns 0.624ns 0.596ns 0.506ns 0.370ns 0.370ns 0.206ns 0.206ns 5.824ns 0.624ns 0.651ns 0.651ns 0.624ns 3.236ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.820 ns" { clk fsmctrl:U0|ctick fsmctrl:U0|ctick~clkctrl exp_r_alu:U3|dr2[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.820 ns" { clk {} clk~combout {} fsmctrl:U0|ctick {} fsmctrl:U0|ctick~clkctrl {} exp_r_alu:U3|dr2[0] {} } { 0.000ns 0.000ns 1.511ns 2.729ns 0.844ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "25.823 ns" { exp_r_alu:U3|dr2[0] exp_r_alu:U3|aluout~62 exp_r_alu:U3|Add18~0 exp_r_alu:U3|Add17~1 exp_r_alu:U3|Add17~2 exp_r_alu:U3|bus_reg~72 exp_r_alu:U3|bus_reg~73 exp_r_alu:U3|bus_reg~74 exp_r_alu:U3|bus_reg~75 exp_r_alu:U3|d[1]~44 display:U4|Mux17~0 display:U4|Mux17~1 display:U4|Mux17~2 display:U4|Mux14~0 seg[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "25.823 ns" { exp_r_alu:U3|dr2[0] {} exp_r_alu:U3|aluout~62 {} exp_r_alu:U3|Add18~0 {} exp_r_alu:U3|Add17~1 {} exp_r_alu:U3|Add17~2 {} exp_r_alu:U3|bus_reg~72 {} exp_r_alu:U3|bus_reg~73 {} exp_r_alu:U3|bus_reg~74 {} exp_r_alu:U3|bus_reg~75 {} exp_r_alu:U3|d[1]~44 {} display:U4|Mux17~0 {} display:U4|Mux17~1 {} display:U4|Mux17~2 {} display:U4|Mux14~0 {} seg[1] {} } { 0.000ns 0.470ns 0.365ns 1.105ns 0.000ns 1.120ns 0.372ns 0.368ns 0.367ns 0.000ns 1.911ns 0.397ns 1.103ns 0.420ns 2.713ns } { 0.000ns 0.624ns 0.624ns 0.596ns 0.506ns 0.370ns 0.370ns 0.206ns 0.206ns 5.824ns 0.624ns 0.651ns 0.651ns 0.624ns 3.236ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 41 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "192 " "Info: Peak virtual memory: 192 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 24 21:55:11 2021 " "Info: Processing ended: Wed Nov 24 21:55:11 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
