{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1627474782941 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1627474782942 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 28 09:19:22 2021 " "Processing started: Wed Jul 28 09:19:22 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1627474782942 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627474782942 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off disciple_circuit -c disciple_circuit " "Command: quartus_map --read_settings_files=on --write_settings_files=off disciple_circuit -c disciple_circuit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627474782944 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1627474783892 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1627474783892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wisdom_circuit_with_referee.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wisdom_circuit_with_referee.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wisdom_circuit_with_referee-arch " "Found design unit 1: wisdom_circuit_with_referee-arch" {  } { { "wisdom_circuit_with_referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/wisdom_circuit_with_referee.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627474799402 ""} { "Info" "ISGN_ENTITY_NAME" "1 wisdom_circuit_with_referee " "Found entity 1: wisdom_circuit_with_referee" {  } { { "wisdom_circuit_with_referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/wisdom_circuit_with_referee.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627474799402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627474799402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_generator-test " "Found design unit 1: clock_generator-test" {  } { { "clock_generator.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/clock_generator.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627474799407 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_generator " "Found entity 1: clock_generator" {  } { { "clock_generator.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/clock_generator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627474799407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627474799407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Duohold_fit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Duohold_fit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Duohold_fit-arch " "Found design unit 1: Duohold_fit-arch" {  } { { "Duohold_fit.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/Duohold_fit.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627474799427 ""} { "Info" "ISGN_ENTITY_NAME" "1 Duohold_fit " "Found entity 1: Duohold_fit" {  } { { "Duohold_fit.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/Duohold_fit.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627474799427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627474799427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_guru.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm_guru.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm_guru-arch " "Found design unit 1: fsm_guru-arch" {  } { { "fsm_guru.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/fsm_guru.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627474799463 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm_guru " "Found entity 1: fsm_guru" {  } { { "fsm_guru.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/fsm_guru.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627474799463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627474799463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file base_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 base_control-arch " "Found design unit 1: base_control-arch" {  } { { "base_control.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/base_control.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627474799476 ""} { "Info" "ISGN_ENTITY_NAME" "1 base_control " "Found entity 1: base_control" {  } { { "base_control.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/base_control.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627474799476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627474799476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coll_ovf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file coll_ovf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 coll_ovf-arch " "Found design unit 1: coll_ovf-arch" {  } { { "coll_ovf.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/coll_ovf.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627474799477 ""} { "Info" "ISGN_ENTITY_NAME" "1 coll_ovf " "Found entity 1: coll_ovf" {  } { { "coll_ovf.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/coll_ovf.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627474799477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627474799477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "num_gen_disc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file num_gen_disc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 num_gen_disc-arch " "Found design unit 1: num_gen_disc-arch" {  } { { "num_gen_disc.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/num_gen_disc.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627474799478 ""} { "Info" "ISGN_ENTITY_NAME" "1 num_gen_disc " "Found entity 1: num_gen_disc" {  } { { "num_gen_disc.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/num_gen_disc.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627474799478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627474799478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file base_datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 base_datapath-arch " "Found design unit 1: base_datapath-arch" {  } { { "base_datapath.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/base_datapath.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627474799487 ""} { "Info" "ISGN_ENTITY_NAME" "1 base_datapath " "Found entity 1: base_datapath" {  } { { "base_datapath.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/base_datapath.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627474799487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627474799487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder_1-dataflow " "Found design unit 1: full_adder_1-dataflow" {  } { { "full_adder_1.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/full_adder_1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627474799488 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder_1 " "Found entity 1: full_adder_1" {  } { { "full_adder_1.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/full_adder_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627474799488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627474799488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wisdom_circuit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wisdom_circuit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wisdom_circuit-arch " "Found design unit 1: wisdom_circuit-arch" {  } { { "wisdom_circuit.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/wisdom_circuit.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627474799501 ""} { "Info" "ISGN_ENTITY_NAME" "1 wisdom_circuit " "Found entity 1: wisdom_circuit" {  } { { "wisdom_circuit.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/wisdom_circuit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627474799501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627474799501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-arch " "Found design unit 1: reg-arch" {  } { { "reg.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/reg.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627474799507 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "reg.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/reg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627474799507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627474799507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rc_adder_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rc_adder_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rc_adder-structural " "Found design unit 1: rc_adder-structural" {  } { { "rc_adder_1.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/rc_adder_1.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627474799509 ""} { "Info" "ISGN_ENTITY_NAME" "1 rc_adder " "Found entity 1: rc_adder" {  } { { "rc_adder_1.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/rc_adder_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627474799509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627474799509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xor2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xor2-dataflow " "Found design unit 1: xor2-dataflow" {  } { { "xor2.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/xor2.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627474799511 ""} { "Info" "ISGN_ENTITY_NAME" "1 xor2 " "Found entity 1: xor2" {  } { { "xor2.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/xor2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627474799511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627474799511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_wisdom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_wisdom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_wisdom-test " "Found design unit 1: tb_wisdom-test" {  } { { "tb_wisdom.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/tb_wisdom.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627474799513 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_wisdom " "Found entity 1: tb_wisdom" {  } { { "tb_wisdom.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/tb_wisdom.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627474799513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627474799513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "num_gen_rand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file num_gen_rand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 num_gen_rand-arch " "Found design unit 1: num_gen_rand-arch" {  } { { "num_gen_rand.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/num_gen_rand.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627474799515 ""} { "Info" "ISGN_ENTITY_NAME" "1 num_gen_rand " "Found entity 1: num_gen_rand" {  } { { "num_gen_rand.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/num_gen_rand.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627474799515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627474799515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "new_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file new_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-with_RCA " "Found design unit 1: alu-with_RCA" {  } { { "new_alu.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/new_alu.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627474799516 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "new_alu.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/new_alu.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627474799516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627474799516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "num_gen_disc_rand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file num_gen_disc_rand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 num_gen_disc_rand-arch " "Found design unit 1: num_gen_disc_rand-arch" {  } { { "num_gen_disc_rand.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/num_gen_disc_rand.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627474799517 ""} { "Info" "ISGN_ENTITY_NAME" "1 num_gen_disc_rand " "Found entity 1: num_gen_disc_rand" {  } { { "num_gen_disc_rand.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/num_gen_disc_rand.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627474799517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627474799517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_circuit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file base_circuit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 base_circuit-arch " "Found design unit 1: base_circuit-arch" {  } { { "base_circuit.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/base_circuit.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627474799520 ""} { "Info" "ISGN_ENTITY_NAME" "1 base_circuit " "Found entity 1: base_circuit" {  } { { "base_circuit.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/base_circuit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627474799520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627474799520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "num_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file num_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 num_gen-arch " "Found design unit 1: num_gen-arch" {  } { { "num_gen.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/num_gen.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627474799521 ""} { "Info" "ISGN_ENTITY_NAME" "1 num_gen " "Found entity 1: num_gen" {  } { { "num_gen.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/num_gen.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627474799521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627474799521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_bank -template.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_bank -template.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_bank-arch " "Found design unit 1: reg_bank-arch" {  } { { "reg_bank -template.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/reg_bank -template.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627474799523 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_bank " "Found entity 1: reg_bank" {  } { { "reg_bank -template.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/reg_bank -template.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627474799523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627474799523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "address_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file address_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 address_counter-Behavioral " "Found design unit 1: address_counter-Behavioral" {  } { { "address_counter.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/address_counter.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627474799524 ""} { "Info" "ISGN_ENTITY_NAME" "1 address_counter " "Found entity 1: address_counter" {  } { { "address_counter.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/address_counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627474799524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627474799524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuit_wisdom_aula_11.vhd 2 1 " "Found 2 design units, including 1 entities, in source file circuit_wisdom_aula_11.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 circuit_wisdom_aula_11-arch " "Found design unit 1: circuit_wisdom_aula_11-arch" {  } { { "circuit_wisdom_aula_11.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/circuit_wisdom_aula_11.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627474799530 ""} { "Info" "ISGN_ENTITY_NAME" "1 circuit_wisdom_aula_11 " "Found entity 1: circuit_wisdom_aula_11" {  } { { "circuit_wisdom_aula_11.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/circuit_wisdom_aula_11.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627474799530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627474799530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "map_monitor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file map_monitor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 map_monitor-arch " "Found design unit 1: map_monitor-arch" {  } { { "map_monitor.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/map_monitor.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627474799545 ""} { "Info" "ISGN_ENTITY_NAME" "1 map_monitor " "Found entity 1: map_monitor" {  } { { "map_monitor.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/map_monitor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627474799545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627474799545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "disciple_circuit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file disciple_circuit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 disciple_circuit-arch " "Found design unit 1: disciple_circuit-arch" {  } { { "disciple_circuit.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/disciple_circuit.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627474799546 ""} { "Info" "ISGN_ENTITY_NAME" "1 disciple_circuit " "Found entity 1: disciple_circuit" {  } { { "disciple_circuit.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/disciple_circuit.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627474799546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627474799546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file code_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 code_gen-arch " "Found design unit 1: code_gen-arch" {  } { { "code_gen.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/code_gen.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627474799547 ""} { "Info" "ISGN_ENTITY_NAME" "1 code_gen " "Found entity 1: code_gen" {  } { { "code_gen.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/code_gen.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627474799547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627474799547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "disciple_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file disciple_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm_disc-arch " "Found design unit 1: fsm_disc-arch" {  } { { "disciple_control.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/disciple_control.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627474799561 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm_disc " "Found entity 1: fsm_disc" {  } { { "disciple_control.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/disciple_control.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627474799561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627474799561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flsr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flsr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flsr-arch " "Found design unit 1: flsr-arch" {  } { { "flsr.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/flsr.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627474799563 ""} { "Info" "ISGN_ENTITY_NAME" "1 flsr " "Found entity 1: flsr" {  } { { "flsr.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/flsr.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627474799563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627474799563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stimuli_wisdom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stimuli_wisdom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stimuli_wisdom-test " "Found design unit 1: stimuli_wisdom-test" {  } { { "stimuli_wisdom.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/stimuli_wisdom.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627474799573 ""} { "Info" "ISGN_ENTITY_NAME" "1 stimuli_wisdom " "Found entity 1: stimuli_wisdom" {  } { { "stimuli_wisdom.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/stimuli_wisdom.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627474799573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627474799573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_trigger.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_trigger.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_trigger-arch " "Found design unit 1: counter_trigger-arch" {  } { { "counter_trigger.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/counter_trigger.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627474799574 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_trigger " "Found entity 1: counter_trigger" {  } { { "counter_trigger.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/counter_trigger.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627474799574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627474799574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm_main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm_main-arch " "Found design unit 1: fsm_main-arch" {  } { { "fsm_main.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/fsm_main.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627474799587 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm_main " "Found entity 1: fsm_main" {  } { { "fsm_main.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/fsm_main.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627474799587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627474799587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file or2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or_2-dataflow " "Found design unit 1: or_2-dataflow" {  } { { "or2.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/or2.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627474799587 ""} { "Info" "ISGN_ENTITY_NAME" "1 or_2 " "Found entity 1: or_2" {  } { { "or2.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/or2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627474799587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627474799587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_2port.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem_2port.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_2port-SYN " "Found design unit 1: mem_2port-SYN" {  } { { "mem_2port.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/mem_2port.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627474799673 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_2port " "Found entity 1: mem_2port" {  } { { "mem_2port.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/mem_2port.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627474799673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627474799673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_reg-arch " "Found design unit 1: d_reg-arch" {  } { { "d_reg.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/d_reg.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627474799674 ""} { "Info" "ISGN_ENTITY_NAME" "1 d_reg " "Found entity 1: d_reg" {  } { { "d_reg.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/d_reg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627474799674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627474799674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "step_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file step_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 step_counter-arch " "Found design unit 1: step_counter-arch" {  } { { "step_counter.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/step_counter.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627474799675 ""} { "Info" "ISGN_ENTITY_NAME" "1 step_counter " "Found entity 1: step_counter" {  } { { "step_counter.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/step_counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627474799675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627474799675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "holder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file holder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 holder-fsm_arch " "Found design unit 1: holder-fsm_arch" {  } { { "holder.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/holder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627474799676 ""} { "Info" "ISGN_ENTITY_NAME" "1 holder " "Found entity 1: holder" {  } { { "holder.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/holder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627474799676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627474799676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_init.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm_init.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm_init-arch " "Found design unit 1: fsm_init-arch" {  } { { "fsm_init.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/fsm_init.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627474799677 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm_init " "Found entity 1: fsm_init" {  } { { "fsm_init.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/fsm_init.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627474799677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627474799677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator-arch " "Found design unit 1: comparator-arch" {  } { { "comparator.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/comparator.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627474799679 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/comparator.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627474799679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627474799679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "galois.vhd 2 1 " "Found 2 design units, including 1 entities, in source file galois.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Galois-arch " "Found design unit 1: Galois-arch" {  } { { "galois.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/galois.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627474799680 ""} { "Info" "ISGN_ENTITY_NAME" "1 Galois " "Found entity 1: Galois" {  } { { "galois.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/galois.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627474799680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627474799680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button_handler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file button_handler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 button_handler-arch " "Found design unit 1: button_handler-arch" {  } { { "button_handler.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/button_handler.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627474799681 ""} { "Info" "ISGN_ENTITY_NAME" "1 button_handler " "Found entity 1: button_handler" {  } { { "button_handler.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/button_handler.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627474799681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627474799681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "referee.vhd 2 1 " "Found 2 design units, including 1 entities, in source file referee.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 referee-fsm_arch " "Found design unit 1: referee-fsm_arch" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/referee.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627474799691 ""} { "Info" "ISGN_ENTITY_NAME" "1 referee " "Found entity 1: referee" {  } { { "referee.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/referee.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627474799691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627474799691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wisdom_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file wisdom_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wisdom_package " "Found design unit 1: wisdom_package" {  } { { "wisdom_package.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/wisdom_package.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627474799693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627474799693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FSM_REF.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FSM_REF.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM_REF-arch " "Found design unit 1: FSM_REF-arch" {  } { { "FSM_REF.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/FSM_REF.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627474799694 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM_REF " "Found entity 1: FSM_REF" {  } { { "FSM_REF.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/FSM_REF.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627474799694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627474799694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "disc_datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file disc_datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 disc_datapath-arch " "Found design unit 1: disc_datapath-arch" {  } { { "disc_datapath.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/disc_datapath.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627474799706 ""} { "Info" "ISGN_ENTITY_NAME" "1 disc_datapath " "Found entity 1: disc_datapath" {  } { { "disc_datapath.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/disc_datapath.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627474799706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627474799706 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "disciple_circuit " "Elaborating entity \"disciple_circuit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1627474799829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disc_datapath disc_datapath:dp " "Elaborating entity \"disc_datapath\" for hierarchy \"disc_datapath:dp\"" {  } { { "disciple_circuit.vhd" "dp" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/disciple_circuit.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627474799926 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "mem_data.mem_wr_en disc_datapath.vhd(17) " "Using initial value X (don't care) for net \"mem_data.mem_wr_en\" at disc_datapath.vhd(17)" {  } { { "disc_datapath.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/disc_datapath.vhd" 17 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627474799928 "|disciple_circuit|disc_datapath:dp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "num_gen_disc disc_datapath:dp\|num_gen_disc:n_g " "Elaborating entity \"num_gen_disc\" for hierarchy \"disc_datapath:dp\|num_gen_disc:n_g\"" {  } { { "disc_datapath.vhd" "n_g" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/disc_datapath.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627474799933 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset_s num_gen_disc.vhd(51) " "Verilog HDL or VHDL warning at num_gen_disc.vhd(51): object \"reset_s\" assigned a value but never read" {  } { { "num_gen_disc.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/num_gen_disc.vhd" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627474799934 "|disciple_circuit|disc_datapath:dp|num_gen_disc:n_g"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flsr disc_datapath:dp\|num_gen_disc:n_g\|flsr:LFSR " "Elaborating entity \"flsr\" for hierarchy \"disc_datapath:dp\|num_gen_disc:n_g\|flsr:LFSR\"" {  } { { "num_gen_disc.vhd" "LFSR" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/num_gen_disc.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627474799937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_reg disc_datapath:dp\|num_gen_disc:n_g\|flsr:LFSR\|d_reg:\\g1:0:FF " "Elaborating entity \"d_reg\" for hierarchy \"disc_datapath:dp\|num_gen_disc:n_g\|flsr:LFSR\|d_reg:\\g1:0:FF\"" {  } { { "flsr.vhd" "\\g1:0:FF" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/flsr.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627474799943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor2 disc_datapath:dp\|num_gen_disc:n_g\|flsr:LFSR\|xor2:\\g1:3:g3:xor3 " "Elaborating entity \"xor2\" for hierarchy \"disc_datapath:dp\|num_gen_disc:n_g\|flsr:LFSR\|xor2:\\g1:3:g3:xor3\"" {  } { { "flsr.vhd" "\\g1:3:g3:xor3" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/flsr.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627474799949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "num_gen_disc_rand disc_datapath:dp\|num_gen_disc:n_g\|num_gen_disc_rand:num_gen_disc1 " "Elaborating entity \"num_gen_disc_rand\" for hierarchy \"disc_datapath:dp\|num_gen_disc:n_g\|num_gen_disc_rand:num_gen_disc1\"" {  } { { "num_gen_disc.vhd" "num_gen_disc1" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/num_gen_disc.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627474799961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_bank disc_datapath:dp\|reg_bank:rb " "Elaborating entity \"reg_bank\" for hierarchy \"disc_datapath:dp\|reg_bank:rb\"" {  } { { "disc_datapath.vhd" "rb" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/disc_datapath.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627474799965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg disc_datapath:dp\|reg_bank:rb\|reg:reg_INIT " "Elaborating entity \"reg\" for hierarchy \"disc_datapath:dp\|reg_bank:rb\|reg:reg_INIT\"" {  } { { "reg_bank -template.vhd" "reg_INIT" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/reg_bank -template.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627474799971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu disc_datapath:dp\|alu:alu_1 " "Elaborating entity \"alu\" for hierarchy \"disc_datapath:dp\|alu:alu_1\"" {  } { { "disc_datapath.vhd" "alu_1" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/disc_datapath.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627474799974 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carry_out_s new_alu.vhd(66) " "Verilog HDL or VHDL warning at new_alu.vhd(66): object \"carry_out_s\" assigned a value but never read" {  } { { "new_alu.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/new_alu.vhd" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627474799975 "|disciple_circuit|disc_datapath:dp|alu:alu_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rc_adder disc_datapath:dp\|alu:alu_1\|rc_adder:add " "Elaborating entity \"rc_adder\" for hierarchy \"disc_datapath:dp\|alu:alu_1\|rc_adder:add\"" {  } { { "new_alu.vhd" "add" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/new_alu.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627474799977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_1 disc_datapath:dp\|alu:alu_1\|rc_adder:add\|full_adder_1:adder_1 " "Elaborating entity \"full_adder_1\" for hierarchy \"disc_datapath:dp\|alu:alu_1\|rc_adder:add\|full_adder_1:adder_1\"" {  } { { "rc_adder_1.vhd" "adder_1" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/rc_adder_1.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627474799982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "code_gen disc_datapath:dp\|code_gen:c_g " "Elaborating entity \"code_gen\" for hierarchy \"disc_datapath:dp\|code_gen:c_g\"" {  } { { "disc_datapath.vhd" "c_g" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/disc_datapath.vhd" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627474799988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coll_ovf disc_datapath:dp\|coll_ovf:dut " "Elaborating entity \"coll_ovf\" for hierarchy \"disc_datapath:dp\|coll_ovf:dut\"" {  } { { "disc_datapath.vhd" "dut" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/disc_datapath.vhd" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627474799991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_disc fsm_disc:fsm " "Elaborating entity \"fsm_disc\" for hierarchy \"fsm_disc:fsm\"" {  } { { "disciple_circuit.vhd" "fsm" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/disciple_circuit.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627474799993 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "guru_well_behind disciple_control.vhd(83) " "VHDL Process Statement warning at disciple_control.vhd(83): signal \"guru_well_behind\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "disciple_control.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/disciple_control.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627474799994 "|disciple_circuit|fsm_disc:fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "guru_well_behind disciple_control.vhd(85) " "VHDL Process Statement warning at disciple_control.vhd(85): signal \"guru_well_behind\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "disciple_control.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/disciple_control.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627474799994 "|disciple_circuit|fsm_disc:fsm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "NEXT_STATE disciple_control.vhd(42) " "VHDL Process Statement warning at disciple_control.vhd(42): inferring latch(es) for signal or variable \"NEXT_STATE\", which holds its previous value in one or more paths through the process" {  } { { "disciple_control.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/disciple_control.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1627474799994 "|disciple_circuit|fsm_disc:fsm"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "flags_2_dp.rb_INIT_en disciple_control.vhd(19) " "Using initial value X (don't care) for net \"flags_2_dp.rb_INIT_en\" at disciple_control.vhd(19)" {  } { { "disciple_control.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/disciple_control.vhd" 19 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627474799996 "|disciple_circuit|fsm_disc:fsm"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "flags_2_mem.mem_b_addr disciple_control.vhd(20) " "Using initial value X (don't care) for net \"flags_2_mem.mem_b_addr\" at disciple_control.vhd(20)" {  } { { "disciple_control.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/disciple_control.vhd" 20 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627474799996 "|disciple_circuit|fsm_disc:fsm"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "flags_2_mem.data_b disciple_control.vhd(20) " "Using initial value X (don't care) for net \"flags_2_mem.data_b\" at disciple_control.vhd(20)" {  } { { "disciple_control.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/disciple_control.vhd" 20 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627474799996 "|disciple_circuit|fsm_disc:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXT_STATE.CLEAR_PREV disciple_control.vhd(42) " "Inferred latch for \"NEXT_STATE.CLEAR_PREV\" at disciple_control.vhd(42)" {  } { { "disciple_control.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/disciple_control.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627474799997 "|disciple_circuit|fsm_disc:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXT_STATE.CLEAR_BEHIND disciple_control.vhd(42) " "Inferred latch for \"NEXT_STATE.CLEAR_BEHIND\" at disciple_control.vhd(42)" {  } { { "disciple_control.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/disciple_control.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627474799998 "|disciple_circuit|fsm_disc:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXT_STATE.CHECK_BEHIND disciple_control.vhd(42) " "Inferred latch for \"NEXT_STATE.CHECK_BEHIND\" at disciple_control.vhd(42)" {  } { { "disciple_control.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/disciple_control.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627474799998 "|disciple_circuit|fsm_disc:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXT_STATE.CHECK_LAST disciple_control.vhd(42) " "Inferred latch for \"NEXT_STATE.CHECK_LAST\" at disciple_control.vhd(42)" {  } { { "disciple_control.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/disciple_control.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627474799998 "|disciple_circuit|fsm_disc:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXT_STATE.WRITE_DISC disciple_control.vhd(42) " "Inferred latch for \"NEXT_STATE.WRITE_DISC\" at disciple_control.vhd(42)" {  } { { "disciple_control.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/disciple_control.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627474799998 "|disciple_circuit|fsm_disc:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXT_STATE.WRITE_DUO disciple_control.vhd(42) " "Inferred latch for \"NEXT_STATE.WRITE_DUO\" at disciple_control.vhd(42)" {  } { { "disciple_control.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/disciple_control.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627474799998 "|disciple_circuit|fsm_disc:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXT_STATE.CHECK_SAME_ADDR disciple_control.vhd(42) " "Inferred latch for \"NEXT_STATE.CHECK_SAME_ADDR\" at disciple_control.vhd(42)" {  } { { "disciple_control.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/disciple_control.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627474799998 "|disciple_circuit|fsm_disc:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXT_STATE.INCR disciple_control.vhd(42) " "Inferred latch for \"NEXT_STATE.INCR\" at disciple_control.vhd(42)" {  } { { "disciple_control.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/disciple_control.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627474799998 "|disciple_circuit|fsm_disc:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXT_STATE.WAIT_COUNT_DISC disciple_control.vhd(42) " "Inferred latch for \"NEXT_STATE.WAIT_COUNT_DISC\" at disciple_control.vhd(42)" {  } { { "disciple_control.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/disciple_control.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627474799999 "|disciple_circuit|fsm_disc:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXT_STATE.WRITE_RAND disciple_control.vhd(42) " "Inferred latch for \"NEXT_STATE.WRITE_RAND\" at disciple_control.vhd(42)" {  } { { "disciple_control.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/disciple_control.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627474799999 "|disciple_circuit|fsm_disc:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXT_STATE.RAND disciple_control.vhd(42) " "Inferred latch for \"NEXT_STATE.RAND\" at disciple_control.vhd(42)" {  } { { "disciple_control.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/disciple_control.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627474799999 "|disciple_circuit|fsm_disc:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXT_STATE.IDLE disciple_control.vhd(42) " "Inferred latch for \"NEXT_STATE.IDLE\" at disciple_control.vhd(42)" {  } { { "disciple_control.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/disciple_control.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627474799999 "|disciple_circuit|fsm_disc:fsm"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fsm_disc:fsm\|NEXT_STATE.CHECK_SAME_ADDR_518 " "Latch fsm_disc:fsm\|NEXT_STATE.CHECK_SAME_ADDR_518 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA go_disc " "Ports D and ENA on the latch are fed by the same signal go_disc" {  } { { "disciple_circuit.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/disciple_circuit.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627474801060 ""}  } { { "disciple_control.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/disciple_control.vhd" 42 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627474801060 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fsm_disc:fsm\|NEXT_STATE.CHECK_LAST_461 " "Latch fsm_disc:fsm\|NEXT_STATE.CHECK_LAST_461 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm_disc:fsm\|STATE.CHECK_LAST " "Ports D and ENA on the latch are fed by the same signal fsm_disc:fsm\|STATE.CHECK_LAST" {  } { { "disciple_control.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/disciple_control.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627474801060 ""}  } { { "disciple_control.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/disciple_control.vhd" 42 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627474801060 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fsm_disc:fsm\|NEXT_STATE.CHECK_BEHIND_442 " "Latch fsm_disc:fsm\|NEXT_STATE.CHECK_BEHIND_442 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA go_disc " "Ports D and ENA on the latch are fed by the same signal go_disc" {  } { { "disciple_circuit.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/disciple_circuit.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627474801060 ""}  } { { "disciple_control.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/disciple_control.vhd" 42 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627474801060 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "disc_data\[1\] GND " "Pin \"disc_data\[1\]\" is stuck at GND" {  } { { "disciple_circuit.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/disciple_circuit.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627474801091 "|disciple_circuit|disc_data[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disc_data\[4\] GND " "Pin \"disc_data\[4\]\" is stuck at GND" {  } { { "disciple_circuit.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/disciple_circuit.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627474801091 "|disciple_circuit|disc_data[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disc_data\[5\] GND " "Pin \"disc_data\[5\]\" is stuck at GND" {  } { { "disciple_circuit.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/disciple_circuit.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627474801091 "|disciple_circuit|disc_data[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disc_data\[6\] GND " "Pin \"disc_data\[6\]\" is stuck at GND" {  } { { "disciple_circuit.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/disciple_circuit.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627474801091 "|disciple_circuit|disc_data[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disc_data\[7\] GND " "Pin \"disc_data\[7\]\" is stuck at GND" {  } { { "disciple_circuit.vhd" "" { Text "/home/gabriel/Desktop/POLI/9Semestre/PSI3451/Prova/Projeto  3/disciple_circuit.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627474801091 "|disciple_circuit|disc_data[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1627474801091 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1627474801230 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1627474801662 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1627474801952 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627474801952 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "110 " "Implemented 110 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1627474802608 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1627474802608 ""} { "Info" "ICUT_CUT_TM_LCELLS" "75 " "Implemented 75 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1627474802608 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1627474802608 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "989 " "Peak virtual memory: 989 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1627474802620 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 28 09:20:02 2021 " "Processing ended: Wed Jul 28 09:20:02 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1627474802620 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:40 " "Elapsed time: 00:00:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1627474802620 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1627474802620 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1627474802620 ""}
