
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Downloads/Nexys-Video-HDMI-2016.4-2'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/STUDIA/derp'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7a200tsbg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11832 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 311.266 ; gain = 101.320
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [E:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17333]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'IOBUF' (1#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17333]
INFO: [Synth 8-638] synthesizing module 'design_1' [E:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_0' [E:/STUDIA/PUF/gotowiec/gotowiec.runs/synth_1/.Xil/Vivado-2668-DESKTOP-MQ85KLP/realtime/design_1_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_0' (2#1) [E:/STUDIA/PUF/gotowiec/gotowiec.runs/synth_1/.Xil/Vivado-2668-DESKTOP-MQ85KLP/realtime/design_1_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'design_1_dvi2rgb_0_1' [E:/STUDIA/PUF/gotowiec/gotowiec.runs/synth_1/.Xil/Vivado-2668-DESKTOP-MQ85KLP/realtime/design_1_dvi2rgb_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_dvi2rgb_0_1' (3#1) [E:/STUDIA/PUF/gotowiec/gotowiec.runs/synth_1/.Xil/Vivado-2668-DESKTOP-MQ85KLP/realtime/design_1_dvi2rgb_0_1_stub.v:6]
WARNING: [Synth 8-350] instance 'dvi2rgb_0' of module 'design_1_dvi2rgb_0_1' requires 19 connections, but only 18 given [E:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:121]
INFO: [Synth 8-638] synthesizing module 'design_1_image_filter_0_0' [E:/STUDIA/PUF/gotowiec/gotowiec.runs/synth_1/.Xil/Vivado-2668-DESKTOP-MQ85KLP/realtime/design_1_image_filter_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_image_filter_0_0' (4#1) [E:/STUDIA/PUF/gotowiec/gotowiec.runs/synth_1/.Xil/Vivado-2668-DESKTOP-MQ85KLP/realtime/design_1_image_filter_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'image_filter_0' of module 'design_1_image_filter_0_0' requires 24 connections, but only 17 given [E:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:140]
INFO: [Synth 8-638] synthesizing module 'design_1_rgb2dvi_0_1' [E:/STUDIA/PUF/gotowiec/gotowiec.runs/synth_1/.Xil/Vivado-2668-DESKTOP-MQ85KLP/realtime/design_1_rgb2dvi_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_rgb2dvi_0_1' (5#1) [E:/STUDIA/PUF/gotowiec/gotowiec.runs/synth_1/.Xil/Vivado-2668-DESKTOP-MQ85KLP/realtime/design_1_rgb2dvi_0_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_v_axi4s_vid_out_0_0' [E:/STUDIA/PUF/gotowiec/gotowiec.runs/synth_1/.Xil/Vivado-2668-DESKTOP-MQ85KLP/realtime/design_1_v_axi4s_vid_out_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_axi4s_vid_out_0_0' (6#1) [E:/STUDIA/PUF/gotowiec/gotowiec.runs/synth_1/.Xil/Vivado-2668-DESKTOP-MQ85KLP/realtime/design_1_v_axi4s_vid_out_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'v_axi4s_vid_out_0' of module 'design_1_v_axi4s_vid_out_0_0' requires 28 connections, but only 21 given [E:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:169]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tc_0_0' [E:/STUDIA/PUF/gotowiec/gotowiec.runs/synth_1/.Xil/Vivado-2668-DESKTOP-MQ85KLP/realtime/design_1_v_tc_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tc_0_0' (7#1) [E:/STUDIA/PUF/gotowiec/gotowiec.runs/synth_1/.Xil/Vivado-2668-DESKTOP-MQ85KLP/realtime/design_1_v_tc_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'v_tc_0' of module 'design_1_v_tc_0_0' requires 16 connections, but only 15 given [E:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:191]
INFO: [Synth 8-638] synthesizing module 'design_1_v_vid_in_axi4s_0_0' [E:/STUDIA/PUF/gotowiec/gotowiec.runs/synth_1/.Xil/Vivado-2668-DESKTOP-MQ85KLP/realtime/design_1_v_vid_in_axi4s_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_vid_in_axi4s_0_0' (8#1) [E:/STUDIA/PUF/gotowiec/gotowiec.runs/synth_1/.Xil/Vivado-2668-DESKTOP-MQ85KLP/realtime/design_1_v_vid_in_axi4s_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'v_vid_in_axi4s_0' of module 'design_1_v_vid_in_axi4s_0_0' requires 26 connections, but only 22 given [E:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:207]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_0_0' [E:/STUDIA/PUF/gotowiec/gotowiec.runs/synth_1/.Xil/Vivado-2668-DESKTOP-MQ85KLP/realtime/design_1_xlconstant_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconstant_0_0' (9#1) [E:/STUDIA/PUF/gotowiec/gotowiec.runs/synth_1/.Xil/Vivado-2668-DESKTOP-MQ85KLP/realtime/design_1_xlconstant_0_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_1_0' [E:/STUDIA/PUF/gotowiec/gotowiec.runs/synth_1/.Xil/Vivado-2668-DESKTOP-MQ85KLP/realtime/design_1_xlconstant_1_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconstant_1_0' (10#1) [E:/STUDIA/PUF/gotowiec/gotowiec.runs/synth_1/.Xil/Vivado-2668-DESKTOP-MQ85KLP/realtime/design_1_xlconstant_1_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1' (11#1) [E:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (12#1) [E:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 349.613 ; gain = 139.668
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 349.613 ; gain = 139.668
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_clk_wiz_0_0' instantiated as 'design_1_i/clk_wiz_0' [E:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:116]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_dvi2rgb_0_1' instantiated as 'design_1_i/dvi2rgb_0' [E:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:121]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_image_filter_0_0' instantiated as 'design_1_i/image_filter_0' [E:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:140]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_rgb2dvi_0_1' instantiated as 'design_1_i/rgb2dvi_0' [E:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:158]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_v_axi4s_vid_out_0_0' instantiated as 'design_1_i/v_axi4s_vid_out_0' [E:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:169]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_v_tc_0_0' instantiated as 'design_1_i/v_tc_0' [E:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:191]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_v_vid_in_axi4s_0_0' instantiated as 'design_1_i/v_vid_in_axi4s_0' [E:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:207]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_xlconstant_0_0' instantiated as 'design_1_i/xlconstant_0' [E:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:230]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_xlconstant_1_0' instantiated as 'design_1_i/xlconstant_1' [E:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:232]
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/STUDIA/PUF/gotowiec/gotowiec.runs/synth_1/.Xil/Vivado-2668-DESKTOP-MQ85KLP/dcp/design_1_dvi2rgb_0_1_in_context.xdc] for cell 'design_1_i/dvi2rgb_0'
Finished Parsing XDC File [E:/STUDIA/PUF/gotowiec/gotowiec.runs/synth_1/.Xil/Vivado-2668-DESKTOP-MQ85KLP/dcp/design_1_dvi2rgb_0_1_in_context.xdc] for cell 'design_1_i/dvi2rgb_0'
Parsing XDC File [E:/STUDIA/PUF/gotowiec/gotowiec.runs/synth_1/.Xil/Vivado-2668-DESKTOP-MQ85KLP/dcp_2/design_1_rgb2dvi_0_1_in_context.xdc] for cell 'design_1_i/rgb2dvi_0'
Finished Parsing XDC File [E:/STUDIA/PUF/gotowiec/gotowiec.runs/synth_1/.Xil/Vivado-2668-DESKTOP-MQ85KLP/dcp_2/design_1_rgb2dvi_0_1_in_context.xdc] for cell 'design_1_i/rgb2dvi_0'
Parsing XDC File [E:/STUDIA/PUF/gotowiec/gotowiec.runs/synth_1/.Xil/Vivado-2668-DESKTOP-MQ85KLP/dcp_3/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Finished Parsing XDC File [E:/STUDIA/PUF/gotowiec/gotowiec.runs/synth_1/.Xil/Vivado-2668-DESKTOP-MQ85KLP/dcp_3/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Parsing XDC File [E:/STUDIA/PUF/gotowiec/gotowiec.runs/synth_1/.Xil/Vivado-2668-DESKTOP-MQ85KLP/dcp_4/design_1_xlconstant_0_0_in_context.xdc] for cell 'design_1_i/xlconstant_0'
Finished Parsing XDC File [E:/STUDIA/PUF/gotowiec/gotowiec.runs/synth_1/.Xil/Vivado-2668-DESKTOP-MQ85KLP/dcp_4/design_1_xlconstant_0_0_in_context.xdc] for cell 'design_1_i/xlconstant_0'
Parsing XDC File [E:/STUDIA/PUF/gotowiec/gotowiec.runs/synth_1/.Xil/Vivado-2668-DESKTOP-MQ85KLP/dcp_5/design_1_xlconstant_1_0_in_context.xdc] for cell 'design_1_i/xlconstant_1'
Finished Parsing XDC File [E:/STUDIA/PUF/gotowiec/gotowiec.runs/synth_1/.Xil/Vivado-2668-DESKTOP-MQ85KLP/dcp_5/design_1_xlconstant_1_0_in_context.xdc] for cell 'design_1_i/xlconstant_1'
Parsing XDC File [E:/STUDIA/PUF/gotowiec/gotowiec.runs/synth_1/.Xil/Vivado-2668-DESKTOP-MQ85KLP/dcp_6/design_1_v_axi4s_vid_out_0_0_in_context.xdc] for cell 'design_1_i/v_axi4s_vid_out_0'
Finished Parsing XDC File [E:/STUDIA/PUF/gotowiec/gotowiec.runs/synth_1/.Xil/Vivado-2668-DESKTOP-MQ85KLP/dcp_6/design_1_v_axi4s_vid_out_0_0_in_context.xdc] for cell 'design_1_i/v_axi4s_vid_out_0'
Parsing XDC File [E:/STUDIA/PUF/gotowiec/gotowiec.runs/synth_1/.Xil/Vivado-2668-DESKTOP-MQ85KLP/dcp_7/design_1_v_vid_in_axi4s_0_0_in_context.xdc] for cell 'design_1_i/v_vid_in_axi4s_0'
Finished Parsing XDC File [E:/STUDIA/PUF/gotowiec/gotowiec.runs/synth_1/.Xil/Vivado-2668-DESKTOP-MQ85KLP/dcp_7/design_1_v_vid_in_axi4s_0_0_in_context.xdc] for cell 'design_1_i/v_vid_in_axi4s_0'
Parsing XDC File [E:/STUDIA/PUF/gotowiec/gotowiec.runs/synth_1/.Xil/Vivado-2668-DESKTOP-MQ85KLP/dcp_8/design_1_v_tc_0_0_in_context.xdc] for cell 'design_1_i/v_tc_0'
Finished Parsing XDC File [E:/STUDIA/PUF/gotowiec/gotowiec.runs/synth_1/.Xil/Vivado-2668-DESKTOP-MQ85KLP/dcp_8/design_1_v_tc_0_0_in_context.xdc] for cell 'design_1_i/v_tc_0'
Parsing XDC File [E:/STUDIA/PUF/gotowiec/gotowiec.runs/synth_1/.Xil/Vivado-2668-DESKTOP-MQ85KLP/dcp_9/design_1_image_filter_0_0_in_context.xdc] for cell 'design_1_i/image_filter_0'
Finished Parsing XDC File [E:/STUDIA/PUF/gotowiec/gotowiec.runs/synth_1/.Xil/Vivado-2668-DESKTOP-MQ85KLP/dcp_9/design_1_image_filter_0_0_in_context.xdc] for cell 'design_1_i/image_filter_0'
Parsing XDC File [E:/STUDIA/PUF/gotowiec/gotowiec.srcs/constrs_1/new/cons.xdc]
Finished Parsing XDC File [E:/STUDIA/PUF/gotowiec/gotowiec.srcs/constrs_1/new/cons.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/STUDIA/PUF/gotowiec/gotowiec.srcs/constrs_1/new/cons.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/STUDIA/PUF/gotowiec/gotowiec.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/STUDIA/PUF/gotowiec/gotowiec.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 639.098 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'design_1_i/image_filter_0' at clock pin 'ap_clk' is different from the actual clock period '6.060', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'design_1_i/v_axi4s_vid_out_0' at clock pin 'aclk' is different from the actual clock period '6.060', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'design_1_i/v_tc_0' at clock pin 'clk' is different from the actual clock period '6.060', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'design_1_i/v_vid_in_axi4s_0' at clock pin 'aclk' is different from the actual clock period '6.060', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 639.098 ; gain = 429.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 639.098 ; gain = 429.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_clk_n. (constraint file  E:/STUDIA/PUF/gotowiec/gotowiec.runs/synth_1/.Xil/Vivado-2668-DESKTOP-MQ85KLP/dcp/design_1_dvi2rgb_0_1_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_clk_n. (constraint file  E:/STUDIA/PUF/gotowiec/gotowiec.runs/synth_1/.Xil/Vivado-2668-DESKTOP-MQ85KLP/dcp/design_1_dvi2rgb_0_1_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_clk_p. (constraint file  E:/STUDIA/PUF/gotowiec/gotowiec.runs/synth_1/.Xil/Vivado-2668-DESKTOP-MQ85KLP/dcp/design_1_dvi2rgb_0_1_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_clk_p. (constraint file  E:/STUDIA/PUF/gotowiec/gotowiec.runs/synth_1/.Xil/Vivado-2668-DESKTOP-MQ85KLP/dcp/design_1_dvi2rgb_0_1_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_data_n[0]. (constraint file  E:/STUDIA/PUF/gotowiec/gotowiec.runs/synth_1/.Xil/Vivado-2668-DESKTOP-MQ85KLP/dcp/design_1_dvi2rgb_0_1_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_data_n[0]. (constraint file  E:/STUDIA/PUF/gotowiec/gotowiec.runs/synth_1/.Xil/Vivado-2668-DESKTOP-MQ85KLP/dcp/design_1_dvi2rgb_0_1_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_data_n[1]. (constraint file  E:/STUDIA/PUF/gotowiec/gotowiec.runs/synth_1/.Xil/Vivado-2668-DESKTOP-MQ85KLP/dcp/design_1_dvi2rgb_0_1_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_data_n[1]. (constraint file  E:/STUDIA/PUF/gotowiec/gotowiec.runs/synth_1/.Xil/Vivado-2668-DESKTOP-MQ85KLP/dcp/design_1_dvi2rgb_0_1_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_data_n[2]. (constraint file  E:/STUDIA/PUF/gotowiec/gotowiec.runs/synth_1/.Xil/Vivado-2668-DESKTOP-MQ85KLP/dcp/design_1_dvi2rgb_0_1_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_data_n[2]. (constraint file  E:/STUDIA/PUF/gotowiec/gotowiec.runs/synth_1/.Xil/Vivado-2668-DESKTOP-MQ85KLP/dcp/design_1_dvi2rgb_0_1_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_data_p[0]. (constraint file  E:/STUDIA/PUF/gotowiec/gotowiec.runs/synth_1/.Xil/Vivado-2668-DESKTOP-MQ85KLP/dcp/design_1_dvi2rgb_0_1_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_data_p[0]. (constraint file  E:/STUDIA/PUF/gotowiec/gotowiec.runs/synth_1/.Xil/Vivado-2668-DESKTOP-MQ85KLP/dcp/design_1_dvi2rgb_0_1_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_data_p[1]. (constraint file  E:/STUDIA/PUF/gotowiec/gotowiec.runs/synth_1/.Xil/Vivado-2668-DESKTOP-MQ85KLP/dcp/design_1_dvi2rgb_0_1_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_data_p[1]. (constraint file  E:/STUDIA/PUF/gotowiec/gotowiec.runs/synth_1/.Xil/Vivado-2668-DESKTOP-MQ85KLP/dcp/design_1_dvi2rgb_0_1_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_data_p[2]. (constraint file  E:/STUDIA/PUF/gotowiec/gotowiec.runs/synth_1/.Xil/Vivado-2668-DESKTOP-MQ85KLP/dcp/design_1_dvi2rgb_0_1_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_data_p[2]. (constraint file  E:/STUDIA/PUF/gotowiec/gotowiec.runs/synth_1/.Xil/Vivado-2668-DESKTOP-MQ85KLP/dcp/design_1_dvi2rgb_0_1_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_out_clk_n. (constraint file  E:/STUDIA/PUF/gotowiec/gotowiec.runs/synth_1/.Xil/Vivado-2668-DESKTOP-MQ85KLP/dcp_2/design_1_rgb2dvi_0_1_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_out_clk_n. (constraint file  E:/STUDIA/PUF/gotowiec/gotowiec.runs/synth_1/.Xil/Vivado-2668-DESKTOP-MQ85KLP/dcp_2/design_1_rgb2dvi_0_1_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_out_clk_p. (constraint file  E:/STUDIA/PUF/gotowiec/gotowiec.runs/synth_1/.Xil/Vivado-2668-DESKTOP-MQ85KLP/dcp_2/design_1_rgb2dvi_0_1_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_out_clk_p. (constraint file  E:/STUDIA/PUF/gotowiec/gotowiec.runs/synth_1/.Xil/Vivado-2668-DESKTOP-MQ85KLP/dcp_2/design_1_rgb2dvi_0_1_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_out_data_n[0]. (constraint file  E:/STUDIA/PUF/gotowiec/gotowiec.runs/synth_1/.Xil/Vivado-2668-DESKTOP-MQ85KLP/dcp_2/design_1_rgb2dvi_0_1_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_out_data_n[0]. (constraint file  E:/STUDIA/PUF/gotowiec/gotowiec.runs/synth_1/.Xil/Vivado-2668-DESKTOP-MQ85KLP/dcp_2/design_1_rgb2dvi_0_1_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_out_data_n[1]. (constraint file  E:/STUDIA/PUF/gotowiec/gotowiec.runs/synth_1/.Xil/Vivado-2668-DESKTOP-MQ85KLP/dcp_2/design_1_rgb2dvi_0_1_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_out_data_n[1]. (constraint file  E:/STUDIA/PUF/gotowiec/gotowiec.runs/synth_1/.Xil/Vivado-2668-DESKTOP-MQ85KLP/dcp_2/design_1_rgb2dvi_0_1_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_out_data_n[2]. (constraint file  E:/STUDIA/PUF/gotowiec/gotowiec.runs/synth_1/.Xil/Vivado-2668-DESKTOP-MQ85KLP/dcp_2/design_1_rgb2dvi_0_1_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_out_data_n[2]. (constraint file  E:/STUDIA/PUF/gotowiec/gotowiec.runs/synth_1/.Xil/Vivado-2668-DESKTOP-MQ85KLP/dcp_2/design_1_rgb2dvi_0_1_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_out_data_p[0]. (constraint file  E:/STUDIA/PUF/gotowiec/gotowiec.runs/synth_1/.Xil/Vivado-2668-DESKTOP-MQ85KLP/dcp_2/design_1_rgb2dvi_0_1_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_out_data_p[0]. (constraint file  E:/STUDIA/PUF/gotowiec/gotowiec.runs/synth_1/.Xil/Vivado-2668-DESKTOP-MQ85KLP/dcp_2/design_1_rgb2dvi_0_1_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_out_data_p[1]. (constraint file  E:/STUDIA/PUF/gotowiec/gotowiec.runs/synth_1/.Xil/Vivado-2668-DESKTOP-MQ85KLP/dcp_2/design_1_rgb2dvi_0_1_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_out_data_p[1]. (constraint file  E:/STUDIA/PUF/gotowiec/gotowiec.runs/synth_1/.Xil/Vivado-2668-DESKTOP-MQ85KLP/dcp_2/design_1_rgb2dvi_0_1_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_out_data_p[2]. (constraint file  E:/STUDIA/PUF/gotowiec/gotowiec.runs/synth_1/.Xil/Vivado-2668-DESKTOP-MQ85KLP/dcp_2/design_1_rgb2dvi_0_1_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_out_data_p[2]. (constraint file  E:/STUDIA/PUF/gotowiec/gotowiec.runs/synth_1/.Xil/Vivado-2668-DESKTOP-MQ85KLP/dcp_2/design_1_rgb2dvi_0_1_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  E:/STUDIA/PUF/gotowiec/gotowiec.runs/synth_1/.Xil/Vivado-2668-DESKTOP-MQ85KLP/dcp_3/design_1_clk_wiz_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  E:/STUDIA/PUF/gotowiec/gotowiec.runs/synth_1/.Xil/Vivado-2668-DESKTOP-MQ85KLP/dcp_3/design_1_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dvi2rgb_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/image_filter_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rgb2dvi_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/v_axi4s_vid_out_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/v_tc_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/v_vid_in_axi4s_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 639.098 ; gain = 429.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 639.098 ; gain = 429.152
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 639.098 ; gain = 429.152
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/dvi2rgb_0/PixelClk' to pin 'design_1_i/dvi2rgb_0/bbstub_PixelClk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_0/clk_out1' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 639.098 ; gain = 429.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 639.098 ; gain = 429.152
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 639.098 ; gain = 429.152
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 639.098 ; gain = 429.152
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 639.098 ; gain = 429.152
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 639.098 ; gain = 429.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 639.098 ; gain = 429.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 639.098 ; gain = 429.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 639.098 ; gain = 429.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------+----------+
|      |BlackBox name                |Instances |
+------+-----------------------------+----------+
|1     |design_1_clk_wiz_0_0         |         1|
|2     |design_1_dvi2rgb_0_1         |         1|
|3     |design_1_image_filter_0_0    |         1|
|4     |design_1_rgb2dvi_0_1         |         1|
|5     |design_1_v_axi4s_vid_out_0_0 |         1|
|6     |design_1_v_tc_0_0            |         1|
|7     |design_1_v_vid_in_axi4s_0_0  |         1|
|8     |design_1_xlconstant_0_0      |         1|
|9     |design_1_xlconstant_1_0      |         1|
+------+-----------------------------+----------+

Report Cell Usage: 
+------+-----------------------------+------+
|      |Cell                         |Count |
+------+-----------------------------+------+
|1     |design_1_clk_wiz_0_0         |     1|
|2     |design_1_dvi2rgb_0_1         |     1|
|3     |design_1_image_filter_0_0    |     1|
|4     |design_1_rgb2dvi_0_1         |     1|
|5     |design_1_v_axi4s_vid_out_0_0 |     1|
|6     |design_1_v_tc_0_0            |     1|
|7     |design_1_v_vid_in_axi4s_0_0  |     1|
|8     |design_1_xlconstant_0_0      |     1|
|9     |design_1_xlconstant_1_0      |     1|
|10    |IOBUF                        |     2|
|11    |OBUF                         |     2|
+------+-----------------------------+------+

Report Instance Areas: 
+------+-------------+---------+------+
|      |Instance     |Module   |Cells |
+------+-------------+---------+------+
|1     |top          |         |   197|
|2     |  design_1_i |design_1 |   193|
+------+-------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 639.098 ; gain = 429.152
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 639.098 ; gain = 113.227
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 639.098 ; gain = 429.152
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
47 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 655.402 ; gain = 429.711
INFO: [Common 17-1381] The checkpoint 'E:/STUDIA/PUF/gotowiec/gotowiec.runs/synth_1/design_1_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 655.402 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jun 10 12:56:42 2020...
