Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Feb 21 00:46:40 2020
| Host         : DESKTOP-B3FLJGH running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab3_top_control_sets_placed.rpt
| Design       : lab3_top
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    59 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     8 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              54 |           14 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              47 |           20 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+------------------------------------------+------------------+------------------+----------------+
|     Clock Signal     |               Enable Signal              | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------------+------------------------------------------+------------------+------------------+----------------+
|  CLK100MHZ_IBUF_BUFG | seg7_controller_i/pulse_generator_i/E[4] | BTNC_IBUF        |                1 |              1 |
|  CLK100MHZ_IBUF_BUFG | seg7_controller_i/pulse_generator_i/E[7] | BTNC_IBUF        |                1 |              1 |
|  CLK100MHZ_IBUF_BUFG | seg7_controller_i/pulse_generator_i/E[5] | BTNC_IBUF        |                1 |              1 |
|  CLK100MHZ_IBUF_BUFG | seg7_controller_i/pulse_generator_i/E[2] | BTNC_IBUF        |                1 |              1 |
|  CLK100MHZ_IBUF_BUFG | seg7_controller_i/pulse_generator_i/E[0] | BTNC_IBUF        |                1 |              1 |
|  CLK100MHZ_IBUF_BUFG | seg7_controller_i/pulse_generator_i/E[1] | BTNC_IBUF        |                1 |              1 |
|  CLK100MHZ_IBUF_BUFG | seg7_controller_i/pulse_generator_i/E[6] | BTNC_IBUF        |                1 |              1 |
|  CLK100MHZ_IBUF_BUFG | seg7_controller_i/pulse_generator_i/E[3] | BTNC_IBUF        |                1 |              1 |
|  CLK100MHZ_IBUF_BUFG | seg7_controller_i/pulse_generator_i/load | BTNC_IBUF        |                6 |              7 |
|  CLK100MHZ_IBUF_BUFG | pulse_generator_i/pulse_cnt_reg[20]_0    | BTNC_IBUF        |                6 |             32 |
|  CLK100MHZ_IBUF_BUFG |                                          | BTNC_IBUF        |               14 |             54 |
+----------------------+------------------------------------------+------------------+------------------+----------------+


