#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Jun 28 18:49:46 2018
# Process ID: 31024
# Current directory: /home/chi/Desktop/Zybo-VGA-Pong-master/VGA_2.runs/impl_1
# Command line: vivado -log VGA_project_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source VGA_project_wrapper.tcl -notrace
# Log file: /home/chi/Desktop/Zybo-VGA-Pong-master/VGA_2.runs/impl_1/VGA_project_wrapper.vdi
# Journal file: /home/chi/Desktop/Zybo-VGA-Pong-master/VGA_2.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source VGA_project_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/chi/Xilinx/Vivado/2018.2/data/ip'.
WARNING: [HDL 9-2994] overwriting previous definition of module VGA_project [/home/chi/Desktop/Zybo-VGA-Pong-master/VGA_2.srcs/sources_1/bd/VGA_project/synth/VGA_project.v:13]
WARNING: [HDL 9-2994] overwriting previous definition of module VGA_project [/home/chi/Desktop/Zybo-VGA-Pong-master/VGA_2.srcs/sources_1/bd/VGA_project/synth/VGA_project.v:13]
Command: link_design -top VGA_project_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/chi/Desktop/Zybo-VGA-Pong-master/VGA_2.srcs/sources_1/bd/VGA_project/ip/VGA_project_Game_controller_0_0/VGA_project_Game_controller_0_0.dcp' for cell 'VGA_project_i/Game_controller_0'
INFO: [Project 1-454] Reading design checkpoint '/home/chi/Desktop/Zybo-VGA-Pong-master/VGA_2.srcs/sources_1/bd/VGA_project/ip/VGA_project_VGA_output_0_0/VGA_project_VGA_output_0_0.dcp' for cell 'VGA_project_i/VGA_output'
INFO: [Project 1-454] Reading design checkpoint '/home/chi/Desktop/Zybo-VGA-Pong-master/VGA_2.srcs/sources_1/bd/VGA_project/ip/VGA_project_clk_wiz_0_0/VGA_project_clk_wiz_0_0.dcp' for cell 'VGA_project_i/clk_25MHz'
INFO: [Netlist 29-17] Analyzing 1407 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-43] Netlist 'VGA_project_wrapper' is not ideal for floorplanning, since the cellview 'VGA_project_Game_controller_0_0_Game_controller' defined in file 'VGA_project_Game_controller_0_0.edf' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/chi/Desktop/Zybo-VGA-Pong-master/VGA_2.srcs/sources_1/bd/VGA_project/ip/VGA_project_clk_wiz_0_0/VGA_project_clk_wiz_0_0_board.xdc] for cell 'VGA_project_i/clk_25MHz/inst'
Finished Parsing XDC File [/home/chi/Desktop/Zybo-VGA-Pong-master/VGA_2.srcs/sources_1/bd/VGA_project/ip/VGA_project_clk_wiz_0_0/VGA_project_clk_wiz_0_0_board.xdc] for cell 'VGA_project_i/clk_25MHz/inst'
Parsing XDC File [/home/chi/Desktop/Zybo-VGA-Pong-master/VGA_2.srcs/sources_1/bd/VGA_project/ip/VGA_project_clk_wiz_0_0/VGA_project_clk_wiz_0_0.xdc] for cell 'VGA_project_i/clk_25MHz/inst'
Finished Parsing XDC File [/home/chi/Desktop/Zybo-VGA-Pong-master/VGA_2.srcs/sources_1/bd/VGA_project/ip/VGA_project_clk_wiz_0_0/VGA_project_clk_wiz_0_0.xdc] for cell 'VGA_project_i/clk_25MHz/inst'
Parsing XDC File [/home/chi/Desktop/Zybo-VGA-Pong-master/VGA_2.srcs/constrs_1/new/constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'ram_write_ok'. [/home/chi/Desktop/Zybo-VGA-Pong-master/VGA_2.srcs/constrs_1/new/constraints.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chi/Desktop/Zybo-VGA-Pong-master/VGA_2.srcs/constrs_1/new/constraints.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ram_write_ok'. [/home/chi/Desktop/Zybo-VGA-Pong-master/VGA_2.srcs/constrs_1/new/constraints.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chi/Desktop/Zybo-VGA-Pong-master/VGA_2.srcs/constrs_1/new/constraints.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/chi/Desktop/Zybo-VGA-Pong-master/VGA_2.srcs/constrs_1/new/constraints.xdc]
Parsing XDC File [/home/chi/Desktop/Zybo-VGA-Pong-master/VGA_2.srcs/sources_1/bd/VGA_project/ip/VGA_project_clk_wiz_0_0/VGA_project_clk_wiz_0_0_late.xdc] for cell 'VGA_project_i/clk_25MHz/inst'
Finished Parsing XDC File [/home/chi/Desktop/Zybo-VGA-Pong-master/VGA_2.srcs/sources_1/bd/VGA_project/ip/VGA_project_clk_wiz_0_0/VGA_project_clk_wiz_0_0_late.xdc] for cell 'VGA_project_i/clk_25MHz/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

13 Infos, 5 Warnings, 2 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:29 . Memory (MB): peak = 1498.578 ; gain = 213.590 ; free physical = 1406 ; free virtual = 11735
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1532.590 ; gain = 33.012 ; free physical = 1405 ; free virtual = 11726

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 150837852

Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 1951.152 ; gain = 418.562 ; free physical = 1026 ; free virtual = 11349

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 150837852

Time (s): cpu = 00:00:00.80 ; elapsed = 00:00:00.53 . Memory (MB): peak = 1951.152 ; gain = 0.000 ; free physical = 1036 ; free virtual = 11360
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1cfea88bd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.81 . Memory (MB): peak = 1951.152 ; gain = 0.000 ; free physical = 1036 ; free virtual = 11359
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 146685233

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1951.152 ; gain = 0.000 ; free physical = 1034 ; free virtual = 11357
INFO: [Opt 31-389] Phase Sweep created 9 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 146685233

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1951.152 ; gain = 0.000 ; free physical = 1034 ; free virtual = 11357
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 10503c451

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1951.152 ; gain = 0.000 ; free physical = 1033 ; free virtual = 11356
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 19c9f2c43

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1951.152 ; gain = 0.000 ; free physical = 1033 ; free virtual = 11356
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1951.152 ; gain = 0.000 ; free physical = 1033 ; free virtual = 11356
Ending Logic Optimization Task | Checksum: 1802e6197

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1951.152 ; gain = 0.000 ; free physical = 1033 ; free virtual = 11356

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1802e6197

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1951.152 ; gain = 0.000 ; free physical = 1034 ; free virtual = 11356

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1802e6197

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1951.152 ; gain = 0.000 ; free physical = 1034 ; free virtual = 11356
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 5 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:30 . Memory (MB): peak = 1951.152 ; gain = 451.574 ; free physical = 1034 ; free virtual = 11356
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1983.168 ; gain = 0.000 ; free physical = 1024 ; free virtual = 11348
INFO: [Common 17-1381] The checkpoint '/home/chi/Desktop/Zybo-VGA-Pong-master/VGA_2.runs/impl_1/VGA_project_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file VGA_project_wrapper_drc_opted.rpt -pb VGA_project_wrapper_drc_opted.pb -rpx VGA_project_wrapper_drc_opted.rpx
Command: report_drc -file VGA_project_wrapper_drc_opted.rpt -pb VGA_project_wrapper_drc_opted.pb -rpx VGA_project_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/chi/Desktop/Zybo-VGA-Pong-master/VGA_2.runs/impl_1/VGA_project_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2031.191 ; gain = 0.000 ; free physical = 1020 ; free virtual = 11341
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: b614754d

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2031.191 ; gain = 0.000 ; free physical = 1020 ; free virtual = 11341
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2031.191 ; gain = 0.000 ; free physical = 1022 ; free virtual = 11343

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e6fa79d0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2031.191 ; gain = 0.000 ; free physical = 1012 ; free virtual = 11333

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1e2f3fe98

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2031.191 ; gain = 0.000 ; free physical = 1009 ; free virtual = 11331

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1e2f3fe98

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2031.191 ; gain = 0.000 ; free physical = 1009 ; free virtual = 11331
Phase 1 Placer Initialization | Checksum: 1e2f3fe98

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2031.191 ; gain = 0.000 ; free physical = 1009 ; free virtual = 11331

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1e2f3fe98

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2031.191 ; gain = 0.000 ; free physical = 1008 ; free virtual = 11329
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: 180a5727f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2031.191 ; gain = 0.000 ; free physical = 998 ; free virtual = 11322

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 180a5727f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2031.191 ; gain = 0.000 ; free physical = 998 ; free virtual = 11322

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 14a2b84cb

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2031.191 ; gain = 0.000 ; free physical = 993 ; free virtual = 11317

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: b087d935

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2031.191 ; gain = 0.000 ; free physical = 993 ; free virtual = 11317

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: b087d935

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2031.191 ; gain = 0.000 ; free physical = 993 ; free virtual = 11317

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1fb21ccaa

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2031.191 ; gain = 0.000 ; free physical = 990 ; free virtual = 11314

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1fb21ccaa

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2031.191 ; gain = 0.000 ; free physical = 990 ; free virtual = 11314

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1fb21ccaa

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2031.191 ; gain = 0.000 ; free physical = 990 ; free virtual = 11314
Phase 3 Detail Placement | Checksum: 1fb21ccaa

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2031.191 ; gain = 0.000 ; free physical = 990 ; free virtual = 11314

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 1fb21ccaa

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2031.191 ; gain = 0.000 ; free physical = 990 ; free virtual = 11314

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1fb21ccaa

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2031.191 ; gain = 0.000 ; free physical = 991 ; free virtual = 11315

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1fb21ccaa

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2031.191 ; gain = 0.000 ; free physical = 991 ; free virtual = 11315

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 24a101214

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2031.191 ; gain = 0.000 ; free physical = 991 ; free virtual = 11315
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 24a101214

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2031.191 ; gain = 0.000 ; free physical = 991 ; free virtual = 11315
Ending Placer Task | Checksum: 15f08d5ea

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2031.191 ; gain = 0.000 ; free physical = 995 ; free virtual = 11320
INFO: [Common 17-83] Releasing license: Implementation
46 Infos, 6 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2031.191 ; gain = 0.000 ; free physical = 995 ; free virtual = 11320
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.86 . Memory (MB): peak = 2031.191 ; gain = 0.000 ; free physical = 975 ; free virtual = 11313
INFO: [Common 17-1381] The checkpoint '/home/chi/Desktop/Zybo-VGA-Pong-master/VGA_2.runs/impl_1/VGA_project_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file VGA_project_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2031.191 ; gain = 0.000 ; free physical = 979 ; free virtual = 11306
INFO: [runtcl-4] Executing : report_utilization -file VGA_project_wrapper_utilization_placed.rpt -pb VGA_project_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2031.191 ; gain = 0.000 ; free physical = 987 ; free virtual = 11315
INFO: [runtcl-4] Executing : report_control_sets -verbose -file VGA_project_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2031.191 ; gain = 0.000 ; free physical = 987 ; free virtual = 11314
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: b84673f9 ConstDB: 0 ShapeSum: a6c261f1 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 151652925

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2080.555 ; gain = 49.363 ; free physical = 900 ; free virtual = 11228
Post Restoration Checksum: NetGraph: cf18e812 NumContArr: 824c4113 Constraints: 0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 151652925

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2094.555 ; gain = 63.363 ; free physical = 886 ; free virtual = 11213

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 151652925

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2094.555 ; gain = 63.363 ; free physical = 886 ; free virtual = 11213
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 1d491880

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2107.555 ; gain = 76.363 ; free physical = 877 ; free virtual = 11205

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1bbbadbe9

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 2107.555 ; gain = 76.363 ; free physical = 879 ; free virtual = 11206

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1156
 Number of Nodes with overlaps = 75
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 1c737bbcd

Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 2107.555 ; gain = 76.363 ; free physical = 881 ; free virtual = 11205
Phase 4 Rip-up And Reroute | Checksum: 1c737bbcd

Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 2107.555 ; gain = 76.363 ; free physical = 881 ; free virtual = 11205

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 1c737bbcd

Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 2107.555 ; gain = 76.363 ; free physical = 881 ; free virtual = 11205

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 1c737bbcd

Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 2107.555 ; gain = 76.363 ; free physical = 881 ; free virtual = 11205
Phase 6 Post Hold Fix | Checksum: 1c737bbcd

Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 2107.555 ; gain = 76.363 ; free physical = 881 ; free virtual = 11205

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.59361 %
  Global Horizontal Routing Utilization  = 6.30561 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 48.6486%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 49.5495%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 45.5882%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 58.8235%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1c737bbcd

Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 2107.555 ; gain = 76.363 ; free physical = 881 ; free virtual = 11205

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1c737bbcd

Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 2107.555 ; gain = 76.363 ; free physical = 880 ; free virtual = 11205

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 10b73f826

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 2107.555 ; gain = 76.363 ; free physical = 881 ; free virtual = 11205
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 2107.555 ; gain = 76.363 ; free physical = 896 ; free virtual = 11221

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 6 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 2107.555 ; gain = 76.363 ; free physical = 896 ; free virtual = 11221
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2107.555 ; gain = 0.000 ; free physical = 1033 ; free virtual = 11374
INFO: [Common 17-1381] The checkpoint '/home/chi/Desktop/Zybo-VGA-Pong-master/VGA_2.runs/impl_1/VGA_project_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file VGA_project_wrapper_drc_routed.rpt -pb VGA_project_wrapper_drc_routed.pb -rpx VGA_project_wrapper_drc_routed.rpx
Command: report_drc -file VGA_project_wrapper_drc_routed.rpt -pb VGA_project_wrapper_drc_routed.pb -rpx VGA_project_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/chi/Desktop/Zybo-VGA-Pong-master/VGA_2.runs/impl_1/VGA_project_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file VGA_project_wrapper_methodology_drc_routed.rpt -pb VGA_project_wrapper_methodology_drc_routed.pb -rpx VGA_project_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file VGA_project_wrapper_methodology_drc_routed.rpt -pb VGA_project_wrapper_methodology_drc_routed.pb -rpx VGA_project_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/chi/Desktop/Zybo-VGA-Pong-master/VGA_2.runs/impl_1/VGA_project_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file VGA_project_wrapper_power_routed.rpt -pb VGA_project_wrapper_power_summary_routed.pb -rpx VGA_project_wrapper_power_routed.rpx
Command: report_power -file VGA_project_wrapper_power_routed.rpt -pb VGA_project_wrapper_power_summary_routed.pb -rpx VGA_project_wrapper_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
71 Infos, 7 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file VGA_project_wrapper_route_status.rpt -pb VGA_project_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file VGA_project_wrapper_timing_summary_routed.rpt -pb VGA_project_wrapper_timing_summary_routed.pb -rpx VGA_project_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file VGA_project_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file VGA_project_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file VGA_project_wrapper_bus_skew_routed.rpt -pb VGA_project_wrapper_bus_skew_routed.pb -rpx VGA_project_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Command: write_bitstream -force VGA_project_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP VGA_project_i/Game_controller_0/inst/cpu_paddle_speed0 input VGA_project_i/Game_controller_0/inst/cpu_paddle_speed0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP VGA_project_i/Game_controller_0/inst/cpu_paddle_speed0 input VGA_project_i/Game_controller_0/inst/cpu_paddle_speed0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP VGA_project_i/Game_controller_0/inst/cpu_paddle_speed0__0 input VGA_project_i/Game_controller_0/inst/cpu_paddle_speed0__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP VGA_project_i/Game_controller_0/inst/cpu_paddle_speed0__0 input VGA_project_i/Game_controller_0/inst/cpu_paddle_speed0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP VGA_project_i/Game_controller_0/inst/cpu_paddle_speed0 output VGA_project_i/Game_controller_0/inst/cpu_paddle_speed0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP VGA_project_i/Game_controller_0/inst/cpu_paddle_speed0__0 output VGA_project_i/Game_controller_0/inst/cpu_paddle_speed0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP VGA_project_i/Game_controller_0/inst/cpu_paddle_speed0 multiplier stage VGA_project_i/Game_controller_0/inst/cpu_paddle_speed0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP VGA_project_i/Game_controller_0/inst/cpu_paddle_speed0__0 multiplier stage VGA_project_i/Game_controller_0/inst/cpu_paddle_speed0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 9 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./VGA_project_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/chi/Desktop/Zybo-VGA-Pong-master/VGA_2.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Thu Jun 28 18:52:08 2018. For additional details about this file, please refer to the WebTalk help file at /home/chi/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
90 Infos, 17 Warnings, 2 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 2499.656 ; gain = 277.387 ; free physical = 982 ; free virtual = 11316
INFO: [Common 17-206] Exiting Vivado at Thu Jun 28 18:52:08 2018...
