Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2024.2.0.3.0

Mon Sep 15 23:44:46 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt lab3_sj_impl_1.twr lab3_sj_impl_1.udb -gui -msgset C:/Users/sojayaweera/E155/lab3_sj/promote.xml

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
**Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  Timing Overview
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
    2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Hold at Speed Grade m Corner at -40 Degrees
        3.1  Endpoint slacks
        3.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  Timing Overview
==============================================

1.1  SDC Constraints
=====================
create_clock -name {int_osc} -period 41.6667 [get_pins {clocker/hf_osc.osc_inst/CLKHF }] 

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 69.5489%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees     Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade m Corner at -40 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 4 Start Points         |           Type           
-------------------------------------------------------------------
iActive__i0/Q                           |          No required time
iActive__i1/Q                           |          No required time
iActive__i3/Q                           |          No required time
iActive__i2/Q                           |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         4
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
clocker/counter_92__i31/SR              |           No arrival time
{clocker/counter_92__i29/SR   clocker/counter_92__i30/SR}                           
                                        |           No arrival time
{clocker/counter_92__i27/SR   clocker/counter_92__i28/SR}                           
                                        |           No arrival time
{clocker/counter_92__i25/SR   clocker/counter_92__i26/SR}                           
                                        |           No arrival time
{clocker/counter_92__i23/SR   clocker/counter_92__i24/SR}                           
                                        |           No arrival time
{clocker/counter_92__i21/SR   clocker/counter_92__i22/SR}                           
                                        |           No arrival time
{clocker/counter_92__i19/SR   clocker/counter_92__i20/SR}                           
                                        |           No arrival time
{clocker/counter_92__i17/SR   clocker/counter_92__i18/SR}                           
                                        |           No arrival time
{clocker/counter_92__i15/SR   clocker/counter_92__i16/SR}                           
                                        |           No arrival time
{clocker/counter_92__i13/SR   clocker/counter_92__i14/SR}                           
                                        |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                        27
                                        |                          
-------------------------------------------------------------------

1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
colunstable[0]                          |                     input
colunstable[1]                          |                     input
colunstable[2]                          |                     input
colunstable[3]                          |                     input
reset                                   |                     input
debugger                                |                    output
segout[0]                               |                    output
segout[1]                               |                    output
segout[2]                               |                    output
segout[3]                               |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        19
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
-------------------------------------------------------------------
            Listing 2 Net(s)            |        Source pin        
-------------------------------------------------------------------
counter[13]                             | clocker/counter_92__i13/Q
counter[0]                              |  clocker/counter_92__i0/Q
-------------------------------------------------------------------
                                        |                          
Number of clock nets without clock defi |                          
nition                                  |                         2
                                        |                          
-------------------------------------------------------------------


1.5  Combinational Loop
========================
None

===============================================================
2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "int_osc"
=======================
create_clock -name {int_osc} -period 41.6667 [get_pins {clocker/hf_osc.osc_inst/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock int_osc              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From int_osc                           |             Target |          41.667 ns |         24.000 MHz 
                                        | Actual (all paths) |          32.522 ns |         30.748 MHz 
clocker/hf_osc.osc_inst/CLKHF (MPW)     |   (50% duty cycle) |          20.792 ns |         48.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

2.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
cycleflag__i1/D                          |    9.145 ns 
{pressedcountstart_i0_i21/SP   pressedcountstart_i0_i20/SP}              
                                         |    9.634 ns 
{pressedcountstart_i0_i17/SP   pressedcountstart_i0_i16/SP}              
                                         |    9.713 ns 
{pressedcountstart_i0_i19/SP   pressedcountstart_i0_i18/SP}              
                                         |    9.713 ns 
{pressedcountstart_i0_i23/SP   pressedcountstart_i0_i22/SP}              
                                         |    9.713 ns 
{pressedcountstart_i0_i7/SP   pressedcountstart_i0_i6/SP}              
                                         |    9.793 ns 
{pressedcountstart_i0_i29/SP   pressedcountstart_i0_i28/SP}              
                                         |    9.793 ns 
{pressedcountstart_i0_i31/SP   pressedcountstart_i0_i30/SP}              
                                         |    9.793 ns 
{pressedcountstart_i0_i0/SP   pressedcountstart_i0_i1/SP}              
                                         |    9.793 ns 
{pressedcountstart_i0_i11/SP   pressedcountstart_i0_i10/SP}              
                                         |   10.229 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : countstart_i0_i0/Q  (SLICE_R11C7C)
Path End         : cycleflag__i1/D  (SLICE_R14C10A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 39
Delay Ratio      : 59.0% (route), 41.0% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 9.144 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  57      
clocker/int_osc                                              NET DELAY               5.499                  5.499  57      
{countstart_i0_i1/CK   countstart_i0_i0/CK}
                                                             CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
countstart_i0_i0/CK->countstart_i0_i0/Q   SLICE_R11C7C       CLK_TO_Q1_DELAY         1.388                  6.887  1       
countstart[0]                                                NET DELAY               2.868                  9.755  1       
sub_3_inv_0_i1_1_lut/A->sub_3_inv_0_i1_1_lut/Z
                                          SLICE_R13C10A      D1_TO_F1_DELAY          0.449                 10.204  1       
n1_adj_255[0]                                                NET DELAY               3.542                 13.746  1       
add_145_2/C0->add_145_2/CO0               SLICE_R9C7A        C0_TO_COUT0_DELAY       0.343                 14.089  2       
n3064                                                        NET DELAY               0.000                 14.089  2       
add_145_2/CI1->add_145_2/CO1              SLICE_R9C7A        CIN1_TO_COUT1_DELAY     0.277                 14.366  2       
n1315                                                        NET DELAY               0.000                 14.366  2       
add_145_4/CI0->add_145_4/CO0              SLICE_R9C7B        CIN0_TO_COUT0_DELAY     0.277                 14.643  2       
n3067                                                        NET DELAY               0.000                 14.643  2       
add_145_4/CI1->add_145_4/CO1              SLICE_R9C7B        CIN1_TO_COUT1_DELAY     0.277                 14.920  2       
n1317                                                        NET DELAY               0.000                 14.920  2       
add_145_6/CI0->add_145_6/CO0              SLICE_R9C7C        CIN0_TO_COUT0_DELAY     0.277                 15.197  2       
n3070                                                        NET DELAY               0.000                 15.197  2       
add_145_6/CI1->add_145_6/CO1              SLICE_R9C7C        CIN1_TO_COUT1_DELAY     0.277                 15.474  2       
n1319                                                        NET DELAY               0.000                 15.474  2       
add_145_8/CI0->add_145_8/CO0              SLICE_R9C7D        CIN0_TO_COUT0_DELAY     0.277                 15.751  2       
n3073                                                        NET DELAY               0.000                 15.751  2       
add_145_8/CI1->add_145_8/CO1              SLICE_R9C7D        CIN1_TO_COUT1_DELAY     0.277                 16.028  2       
n1321                                                        NET DELAY               0.555                 16.583  2       
add_145_10/CI0->add_145_10/CO0            SLICE_R9C8A        CIN0_TO_COUT0_DELAY     0.277                 16.860  2       
n3076                                                        NET DELAY               0.000                 16.860  2       
add_145_10/CI1->add_145_10/CO1            SLICE_R9C8A        CIN1_TO_COUT1_DELAY     0.277                 17.137  2       
n1323                                                        NET DELAY               0.000                 17.137  2       
add_145_12/CI0->add_145_12/CO0            SLICE_R9C8B        CIN0_TO_COUT0_DELAY     0.277                 17.414  2       
n3079                                                        NET DELAY               0.000                 17.414  2       
add_145_12/CI1->add_145_12/CO1            SLICE_R9C8B        CIN1_TO_COUT1_DELAY     0.277                 17.691  2       
n1325                                                        NET DELAY               0.000                 17.691  2       
add_145_14/CI0->add_145_14/CO0            SLICE_R9C8C        CIN0_TO_COUT0_DELAY     0.277                 17.968  2       
n3082                                                        NET DELAY               0.000                 17.968  2       
add_145_14/CI1->add_145_14/CO1            SLICE_R9C8C        CIN1_TO_COUT1_DELAY     0.277                 18.245  2       
n1327                                                        NET DELAY               0.000                 18.245  2       
add_145_16/CI0->add_145_16/CO0            SLICE_R9C8D        CIN0_TO_COUT0_DELAY     0.277                 18.522  2       
n3085                                                        NET DELAY               0.000                 18.522  2       
add_145_16/CI1->add_145_16/CO1            SLICE_R9C8D        CIN1_TO_COUT1_DELAY     0.277                 18.799  2       
n1329                                                        NET DELAY               0.555                 19.354  2       
add_145_18/CI0->add_145_18/CO0            SLICE_R9C9A        CIN0_TO_COUT0_DELAY     0.277                 19.631  2       
n3088                                                        NET DELAY               0.000                 19.631  2       
add_145_18/CI1->add_145_18/CO1            SLICE_R9C9A        CIN1_TO_COUT1_DELAY     0.277                 19.908  2       
n1331                                                        NET DELAY               0.000                 19.908  2       
add_145_20/CI0->add_145_20/CO0            SLICE_R9C9B        CIN0_TO_COUT0_DELAY     0.277                 20.185  2       
n3091                                                        NET DELAY               0.000                 20.185  2       
add_145_20/CI1->add_145_20/CO1            SLICE_R9C9B        CIN1_TO_COUT1_DELAY     0.277                 20.462  2       
n1333                                                        NET DELAY               0.000                 20.462  2       
add_145_22/CI0->add_145_22/CO0            SLICE_R9C9C        CIN0_TO_COUT0_DELAY     0.277                 20.739  2       
n3094                                                        NET DELAY               0.000                 20.739  2       
add_145_22/CI1->add_145_22/CO1            SLICE_R9C9C        CIN1_TO_COUT1_DELAY     0.277                 21.016  2       
n1335                                                        NET DELAY               0.000                 21.016  2       
add_145_24/CI0->add_145_24/CO0            SLICE_R9C9D        CIN0_TO_COUT0_DELAY     0.277                 21.293  2       
n3097                                                        NET DELAY               0.000                 21.293  2       
add_145_24/CI1->add_145_24/CO1            SLICE_R9C9D        CIN1_TO_COUT1_DELAY     0.277                 21.570  2       
n1337                                                        NET DELAY               0.555                 22.125  2       
add_145_26/CI0->add_145_26/CO0            SLICE_R9C10A       CIN0_TO_COUT0_DELAY     0.277                 22.402  2       
n3100                                                        NET DELAY               0.000                 22.402  2       
add_145_26/CI1->add_145_26/CO1            SLICE_R9C10A       CIN1_TO_COUT1_DELAY     0.277                 22.679  2       
n1339                                                        NET DELAY               0.000                 22.679  2       
add_145_28/CI0->add_145_28/CO0            SLICE_R9C10B       CIN0_TO_COUT0_DELAY     0.277                 22.956  2       
n3103                                                        NET DELAY               0.000                 22.956  2       
add_145_28/CI1->add_145_28/CO1            SLICE_R9C10B       CIN1_TO_COUT1_DELAY     0.277                 23.233  2       
n1341                                                        NET DELAY               0.000                 23.233  2       
add_145_30/CI0->add_145_30/CO0            SLICE_R9C10C       CIN0_TO_COUT0_DELAY     0.277                 23.510  2       
n3106                                                        NET DELAY               0.000                 23.510  2       
add_145_30/CI1->add_145_30/CO1            SLICE_R9C10C       CIN1_TO_COUT1_DELAY     0.277                 23.787  2       
n1343                                                        NET DELAY               0.000                 23.787  2       
add_145_32/CI0->add_145_32/CO0            SLICE_R9C10D       CIN0_TO_COUT0_DELAY     0.277                 24.064  2       
n3109                                                        NET DELAY               0.661                 24.725  2       
add_145_32/D1->add_145_32/S1              SLICE_R9C10D       D1_TO_F1_DELAY          0.449                 25.174  1       
timepassed_N_162[32]                                         NET DELAY               3.278                 28.452  1       
i6_4_lut_adj_11/C->i6_4_lut_adj_11/Z      SLICE_R13C10A      D0_TO_F0_DELAY          0.449                 28.901  1       
n16                                                          NET DELAY               2.432                 31.333  1       
i8_4_lut/B->i8_4_lut/Z                    SLICE_R13C10B      C0_TO_F0_DELAY          0.476                 31.809  1       
n18                                                          NET DELAY               0.304                 32.113  1       
i2_4_lut/D->i2_4_lut/Z                    SLICE_R13C10B      C1_TO_F1_DELAY          0.449                 32.562  3       
n1926                                                        NET DELAY               2.168                 34.730  3       
i1_2_lut/B->i1_2_lut/Z                    SLICE_R13C10C      D1_TO_F1_DELAY          0.449                 35.179  1       
n147                                                         NET DELAY               2.168                 37.347  1       
i445_4_lut/C->i445_4_lut/Z                SLICE_R14C10A      D0_TO_F0_DELAY          0.476                 37.823  1       
n940                                                         NET DELAY               0.000                 37.823  1       
cycleflag__i1/D                                              ENDPOINT                0.000                 37.823  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  57      
clocker/int_osc                                              NET DELAY               5.499                 47.165  57      
{cycleflag__i1/CK   cycleflag__i0/CK}                        CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(37.822)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                        9.144  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countstart_i0_i0/Q  (SLICE_R11C7C)
Path End         : {pressedcountstart_i0_i21/SP   pressedcountstart_i0_i20/SP}  (SLICE_R15C11C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 38
Delay Ratio      : 59.8% (route), 40.2% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 9.633 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  57      
clocker/int_osc                                              NET DELAY               5.499                  5.499  57      
{countstart_i0_i1/CK   countstart_i0_i0/CK}
                                                             CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
countstart_i0_i0/CK->countstart_i0_i0/Q   SLICE_R11C7C       CLK_TO_Q1_DELAY         1.388                  6.887  1       
countstart[0]                                                NET DELAY               2.868                  9.755  1       
sub_3_inv_0_i1_1_lut/A->sub_3_inv_0_i1_1_lut/Z
                                          SLICE_R13C10A      D1_TO_F1_DELAY          0.449                 10.204  1       
n1_adj_255[0]                                                NET DELAY               3.542                 13.746  1       
add_145_2/C0->add_145_2/CO0               SLICE_R9C7A        C0_TO_COUT0_DELAY       0.343                 14.089  2       
n3064                                                        NET DELAY               0.000                 14.089  2       
add_145_2/CI1->add_145_2/CO1              SLICE_R9C7A        CIN1_TO_COUT1_DELAY     0.277                 14.366  2       
n1315                                                        NET DELAY               0.000                 14.366  2       
add_145_4/CI0->add_145_4/CO0              SLICE_R9C7B        CIN0_TO_COUT0_DELAY     0.277                 14.643  2       
n3067                                                        NET DELAY               0.000                 14.643  2       
add_145_4/CI1->add_145_4/CO1              SLICE_R9C7B        CIN1_TO_COUT1_DELAY     0.277                 14.920  2       
n1317                                                        NET DELAY               0.000                 14.920  2       
add_145_6/CI0->add_145_6/CO0              SLICE_R9C7C        CIN0_TO_COUT0_DELAY     0.277                 15.197  2       
n3070                                                        NET DELAY               0.000                 15.197  2       
add_145_6/CI1->add_145_6/CO1              SLICE_R9C7C        CIN1_TO_COUT1_DELAY     0.277                 15.474  2       
n1319                                                        NET DELAY               0.000                 15.474  2       
add_145_8/CI0->add_145_8/CO0              SLICE_R9C7D        CIN0_TO_COUT0_DELAY     0.277                 15.751  2       
n3073                                                        NET DELAY               0.000                 15.751  2       
add_145_8/CI1->add_145_8/CO1              SLICE_R9C7D        CIN1_TO_COUT1_DELAY     0.277                 16.028  2       
n1321                                                        NET DELAY               0.555                 16.583  2       
add_145_10/CI0->add_145_10/CO0            SLICE_R9C8A        CIN0_TO_COUT0_DELAY     0.277                 16.860  2       
n3076                                                        NET DELAY               0.000                 16.860  2       
add_145_10/CI1->add_145_10/CO1            SLICE_R9C8A        CIN1_TO_COUT1_DELAY     0.277                 17.137  2       
n1323                                                        NET DELAY               0.000                 17.137  2       
add_145_12/CI0->add_145_12/CO0            SLICE_R9C8B        CIN0_TO_COUT0_DELAY     0.277                 17.414  2       
n3079                                                        NET DELAY               0.000                 17.414  2       
add_145_12/CI1->add_145_12/CO1            SLICE_R9C8B        CIN1_TO_COUT1_DELAY     0.277                 17.691  2       
n1325                                                        NET DELAY               0.000                 17.691  2       
add_145_14/CI0->add_145_14/CO0            SLICE_R9C8C        CIN0_TO_COUT0_DELAY     0.277                 17.968  2       
n3082                                                        NET DELAY               0.000                 17.968  2       
add_145_14/CI1->add_145_14/CO1            SLICE_R9C8C        CIN1_TO_COUT1_DELAY     0.277                 18.245  2       
n1327                                                        NET DELAY               0.000                 18.245  2       
add_145_16/CI0->add_145_16/CO0            SLICE_R9C8D        CIN0_TO_COUT0_DELAY     0.277                 18.522  2       
n3085                                                        NET DELAY               0.000                 18.522  2       
add_145_16/CI1->add_145_16/CO1            SLICE_R9C8D        CIN1_TO_COUT1_DELAY     0.277                 18.799  2       
n1329                                                        NET DELAY               0.555                 19.354  2       
add_145_18/CI0->add_145_18/CO0            SLICE_R9C9A        CIN0_TO_COUT0_DELAY     0.277                 19.631  2       
n3088                                                        NET DELAY               0.000                 19.631  2       
add_145_18/CI1->add_145_18/CO1            SLICE_R9C9A        CIN1_TO_COUT1_DELAY     0.277                 19.908  2       
n1331                                                        NET DELAY               0.000                 19.908  2       
add_145_20/CI0->add_145_20/CO0            SLICE_R9C9B        CIN0_TO_COUT0_DELAY     0.277                 20.185  2       
n3091                                                        NET DELAY               0.000                 20.185  2       
add_145_20/CI1->add_145_20/CO1            SLICE_R9C9B        CIN1_TO_COUT1_DELAY     0.277                 20.462  2       
n1333                                                        NET DELAY               0.000                 20.462  2       
add_145_22/CI0->add_145_22/CO0            SLICE_R9C9C        CIN0_TO_COUT0_DELAY     0.277                 20.739  2       
n3094                                                        NET DELAY               0.000                 20.739  2       
add_145_22/CI1->add_145_22/CO1            SLICE_R9C9C        CIN1_TO_COUT1_DELAY     0.277                 21.016  2       
n1335                                                        NET DELAY               0.000                 21.016  2       
add_145_24/CI0->add_145_24/CO0            SLICE_R9C9D        CIN0_TO_COUT0_DELAY     0.277                 21.293  2       
n3097                                                        NET DELAY               0.000                 21.293  2       
add_145_24/CI1->add_145_24/CO1            SLICE_R9C9D        CIN1_TO_COUT1_DELAY     0.277                 21.570  2       
n1337                                                        NET DELAY               0.555                 22.125  2       
add_145_26/CI0->add_145_26/CO0            SLICE_R9C10A       CIN0_TO_COUT0_DELAY     0.277                 22.402  2       
n3100                                                        NET DELAY               0.000                 22.402  2       
add_145_26/CI1->add_145_26/CO1            SLICE_R9C10A       CIN1_TO_COUT1_DELAY     0.277                 22.679  2       
n1339                                                        NET DELAY               0.000                 22.679  2       
add_145_28/CI0->add_145_28/CO0            SLICE_R9C10B       CIN0_TO_COUT0_DELAY     0.277                 22.956  2       
n3103                                                        NET DELAY               0.000                 22.956  2       
add_145_28/CI1->add_145_28/CO1            SLICE_R9C10B       CIN1_TO_COUT1_DELAY     0.277                 23.233  2       
n1341                                                        NET DELAY               0.000                 23.233  2       
add_145_30/CI0->add_145_30/CO0            SLICE_R9C10C       CIN0_TO_COUT0_DELAY     0.277                 23.510  2       
n3106                                                        NET DELAY               0.000                 23.510  2       
add_145_30/CI1->add_145_30/CO1            SLICE_R9C10C       CIN1_TO_COUT1_DELAY     0.277                 23.787  2       
n1343                                                        NET DELAY               0.000                 23.787  2       
add_145_32/CI0->add_145_32/CO0            SLICE_R9C10D       CIN0_TO_COUT0_DELAY     0.277                 24.064  2       
n3109                                                        NET DELAY               0.661                 24.725  2       
add_145_32/D1->add_145_32/S1              SLICE_R9C10D       D1_TO_F1_DELAY          0.449                 25.174  1       
timepassed_N_162[32]                                         NET DELAY               3.278                 28.452  1       
i6_4_lut_adj_11/C->i6_4_lut_adj_11/Z      SLICE_R13C10A      D0_TO_F0_DELAY          0.449                 28.901  1       
n16                                                          NET DELAY               2.432                 31.333  1       
i8_4_lut/B->i8_4_lut/Z                    SLICE_R13C10B      C0_TO_F0_DELAY          0.476                 31.809  1       
n18                                                          NET DELAY               0.304                 32.113  1       
i2_4_lut/D->i2_4_lut/Z                    SLICE_R13C10B      C1_TO_F1_DELAY          0.476                 32.589  3       
n1926                                                        NET DELAY               0.304                 32.893  3       
i61_3_lut_4_lut/B->i61_3_lut_4_lut/Z      SLICE_R13C10C      C0_TO_F0_DELAY          0.449                 33.342  16      
n528                                                         NET DELAY               3.992                 37.334  16      
{pressedcountstart_i0_i21/SP   pressedcountstart_i0_i20/SP}
                                                             ENDPOINT                0.000                 37.334  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  57      
clocker/int_osc                                              NET DELAY               5.499                 47.165  57      
{pressedcountstart_i0_i21/CK   pressedcountstart_i0_i20/CK}
                                                             CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(37.333)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                        9.633  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countstart_i0_i0/Q  (SLICE_R11C7C)
Path End         : {pressedcountstart_i0_i17/SP   pressedcountstart_i0_i16/SP}  (SLICE_R16C11D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 38
Delay Ratio      : 59.7% (route), 40.3% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 9.712 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  57      
clocker/int_osc                                              NET DELAY               5.499                  5.499  57      
{countstart_i0_i1/CK   countstart_i0_i0/CK}
                                                             CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
countstart_i0_i0/CK->countstart_i0_i0/Q   SLICE_R11C7C       CLK_TO_Q1_DELAY         1.388                  6.887  1       
countstart[0]                                                NET DELAY               2.868                  9.755  1       
sub_3_inv_0_i1_1_lut/A->sub_3_inv_0_i1_1_lut/Z
                                          SLICE_R13C10A      D1_TO_F1_DELAY          0.449                 10.204  1       
n1_adj_255[0]                                                NET DELAY               3.542                 13.746  1       
add_145_2/C0->add_145_2/CO0               SLICE_R9C7A        C0_TO_COUT0_DELAY       0.343                 14.089  2       
n3064                                                        NET DELAY               0.000                 14.089  2       
add_145_2/CI1->add_145_2/CO1              SLICE_R9C7A        CIN1_TO_COUT1_DELAY     0.277                 14.366  2       
n1315                                                        NET DELAY               0.000                 14.366  2       
add_145_4/CI0->add_145_4/CO0              SLICE_R9C7B        CIN0_TO_COUT0_DELAY     0.277                 14.643  2       
n3067                                                        NET DELAY               0.000                 14.643  2       
add_145_4/CI1->add_145_4/CO1              SLICE_R9C7B        CIN1_TO_COUT1_DELAY     0.277                 14.920  2       
n1317                                                        NET DELAY               0.000                 14.920  2       
add_145_6/CI0->add_145_6/CO0              SLICE_R9C7C        CIN0_TO_COUT0_DELAY     0.277                 15.197  2       
n3070                                                        NET DELAY               0.000                 15.197  2       
add_145_6/CI1->add_145_6/CO1              SLICE_R9C7C        CIN1_TO_COUT1_DELAY     0.277                 15.474  2       
n1319                                                        NET DELAY               0.000                 15.474  2       
add_145_8/CI0->add_145_8/CO0              SLICE_R9C7D        CIN0_TO_COUT0_DELAY     0.277                 15.751  2       
n3073                                                        NET DELAY               0.000                 15.751  2       
add_145_8/CI1->add_145_8/CO1              SLICE_R9C7D        CIN1_TO_COUT1_DELAY     0.277                 16.028  2       
n1321                                                        NET DELAY               0.555                 16.583  2       
add_145_10/CI0->add_145_10/CO0            SLICE_R9C8A        CIN0_TO_COUT0_DELAY     0.277                 16.860  2       
n3076                                                        NET DELAY               0.000                 16.860  2       
add_145_10/CI1->add_145_10/CO1            SLICE_R9C8A        CIN1_TO_COUT1_DELAY     0.277                 17.137  2       
n1323                                                        NET DELAY               0.000                 17.137  2       
add_145_12/CI0->add_145_12/CO0            SLICE_R9C8B        CIN0_TO_COUT0_DELAY     0.277                 17.414  2       
n3079                                                        NET DELAY               0.000                 17.414  2       
add_145_12/CI1->add_145_12/CO1            SLICE_R9C8B        CIN1_TO_COUT1_DELAY     0.277                 17.691  2       
n1325                                                        NET DELAY               0.000                 17.691  2       
add_145_14/CI0->add_145_14/CO0            SLICE_R9C8C        CIN0_TO_COUT0_DELAY     0.277                 17.968  2       
n3082                                                        NET DELAY               0.000                 17.968  2       
add_145_14/CI1->add_145_14/CO1            SLICE_R9C8C        CIN1_TO_COUT1_DELAY     0.277                 18.245  2       
n1327                                                        NET DELAY               0.000                 18.245  2       
add_145_16/CI0->add_145_16/CO0            SLICE_R9C8D        CIN0_TO_COUT0_DELAY     0.277                 18.522  2       
n3085                                                        NET DELAY               0.000                 18.522  2       
add_145_16/CI1->add_145_16/CO1            SLICE_R9C8D        CIN1_TO_COUT1_DELAY     0.277                 18.799  2       
n1329                                                        NET DELAY               0.555                 19.354  2       
add_145_18/CI0->add_145_18/CO0            SLICE_R9C9A        CIN0_TO_COUT0_DELAY     0.277                 19.631  2       
n3088                                                        NET DELAY               0.000                 19.631  2       
add_145_18/CI1->add_145_18/CO1            SLICE_R9C9A        CIN1_TO_COUT1_DELAY     0.277                 19.908  2       
n1331                                                        NET DELAY               0.000                 19.908  2       
add_145_20/CI0->add_145_20/CO0            SLICE_R9C9B        CIN0_TO_COUT0_DELAY     0.277                 20.185  2       
n3091                                                        NET DELAY               0.000                 20.185  2       
add_145_20/CI1->add_145_20/CO1            SLICE_R9C9B        CIN1_TO_COUT1_DELAY     0.277                 20.462  2       
n1333                                                        NET DELAY               0.000                 20.462  2       
add_145_22/CI0->add_145_22/CO0            SLICE_R9C9C        CIN0_TO_COUT0_DELAY     0.277                 20.739  2       
n3094                                                        NET DELAY               0.000                 20.739  2       
add_145_22/CI1->add_145_22/CO1            SLICE_R9C9C        CIN1_TO_COUT1_DELAY     0.277                 21.016  2       
n1335                                                        NET DELAY               0.000                 21.016  2       
add_145_24/CI0->add_145_24/CO0            SLICE_R9C9D        CIN0_TO_COUT0_DELAY     0.277                 21.293  2       
n3097                                                        NET DELAY               0.000                 21.293  2       
add_145_24/CI1->add_145_24/CO1            SLICE_R9C9D        CIN1_TO_COUT1_DELAY     0.277                 21.570  2       
n1337                                                        NET DELAY               0.555                 22.125  2       
add_145_26/CI0->add_145_26/CO0            SLICE_R9C10A       CIN0_TO_COUT0_DELAY     0.277                 22.402  2       
n3100                                                        NET DELAY               0.000                 22.402  2       
add_145_26/CI1->add_145_26/CO1            SLICE_R9C10A       CIN1_TO_COUT1_DELAY     0.277                 22.679  2       
n1339                                                        NET DELAY               0.000                 22.679  2       
add_145_28/CI0->add_145_28/CO0            SLICE_R9C10B       CIN0_TO_COUT0_DELAY     0.277                 22.956  2       
n3103                                                        NET DELAY               0.000                 22.956  2       
add_145_28/CI1->add_145_28/CO1            SLICE_R9C10B       CIN1_TO_COUT1_DELAY     0.277                 23.233  2       
n1341                                                        NET DELAY               0.000                 23.233  2       
add_145_30/CI0->add_145_30/CO0            SLICE_R9C10C       CIN0_TO_COUT0_DELAY     0.277                 23.510  2       
n3106                                                        NET DELAY               0.000                 23.510  2       
add_145_30/CI1->add_145_30/CO1            SLICE_R9C10C       CIN1_TO_COUT1_DELAY     0.277                 23.787  2       
n1343                                                        NET DELAY               0.000                 23.787  2       
add_145_32/CI0->add_145_32/CO0            SLICE_R9C10D       CIN0_TO_COUT0_DELAY     0.277                 24.064  2       
n3109                                                        NET DELAY               0.661                 24.725  2       
add_145_32/D1->add_145_32/S1              SLICE_R9C10D       D1_TO_F1_DELAY          0.449                 25.174  1       
timepassed_N_162[32]                                         NET DELAY               3.278                 28.452  1       
i6_4_lut_adj_11/C->i6_4_lut_adj_11/Z      SLICE_R13C10A      D0_TO_F0_DELAY          0.449                 28.901  1       
n16                                                          NET DELAY               2.432                 31.333  1       
i8_4_lut/B->i8_4_lut/Z                    SLICE_R13C10B      C0_TO_F0_DELAY          0.476                 31.809  1       
n18                                                          NET DELAY               0.304                 32.113  1       
i2_4_lut/D->i2_4_lut/Z                    SLICE_R13C10B      C1_TO_F1_DELAY          0.476                 32.589  3       
n1926                                                        NET DELAY               0.304                 32.893  3       
i61_3_lut_4_lut/B->i61_3_lut_4_lut/Z      SLICE_R13C10C      C0_TO_F0_DELAY          0.449                 33.342  16      
n528                                                         NET DELAY               3.913                 37.255  16      
{pressedcountstart_i0_i17/SP   pressedcountstart_i0_i16/SP}
                                                             ENDPOINT                0.000                 37.255  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  57      
clocker/int_osc                                              NET DELAY               5.499                 47.165  57      
{pressedcountstart_i0_i17/CK   pressedcountstart_i0_i16/CK}
                                                             CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(37.254)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                        9.712  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countstart_i0_i0/Q  (SLICE_R11C7C)
Path End         : {pressedcountstart_i0_i19/SP   pressedcountstart_i0_i18/SP}  (SLICE_R16C11C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 38
Delay Ratio      : 59.7% (route), 40.3% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 9.712 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  57      
clocker/int_osc                                              NET DELAY               5.499                  5.499  57      
{countstart_i0_i1/CK   countstart_i0_i0/CK}
                                                             CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
countstart_i0_i0/CK->countstart_i0_i0/Q   SLICE_R11C7C       CLK_TO_Q1_DELAY         1.388                  6.887  1       
countstart[0]                                                NET DELAY               2.868                  9.755  1       
sub_3_inv_0_i1_1_lut/A->sub_3_inv_0_i1_1_lut/Z
                                          SLICE_R13C10A      D1_TO_F1_DELAY          0.449                 10.204  1       
n1_adj_255[0]                                                NET DELAY               3.542                 13.746  1       
add_145_2/C0->add_145_2/CO0               SLICE_R9C7A        C0_TO_COUT0_DELAY       0.343                 14.089  2       
n3064                                                        NET DELAY               0.000                 14.089  2       
add_145_2/CI1->add_145_2/CO1              SLICE_R9C7A        CIN1_TO_COUT1_DELAY     0.277                 14.366  2       
n1315                                                        NET DELAY               0.000                 14.366  2       
add_145_4/CI0->add_145_4/CO0              SLICE_R9C7B        CIN0_TO_COUT0_DELAY     0.277                 14.643  2       
n3067                                                        NET DELAY               0.000                 14.643  2       
add_145_4/CI1->add_145_4/CO1              SLICE_R9C7B        CIN1_TO_COUT1_DELAY     0.277                 14.920  2       
n1317                                                        NET DELAY               0.000                 14.920  2       
add_145_6/CI0->add_145_6/CO0              SLICE_R9C7C        CIN0_TO_COUT0_DELAY     0.277                 15.197  2       
n3070                                                        NET DELAY               0.000                 15.197  2       
add_145_6/CI1->add_145_6/CO1              SLICE_R9C7C        CIN1_TO_COUT1_DELAY     0.277                 15.474  2       
n1319                                                        NET DELAY               0.000                 15.474  2       
add_145_8/CI0->add_145_8/CO0              SLICE_R9C7D        CIN0_TO_COUT0_DELAY     0.277                 15.751  2       
n3073                                                        NET DELAY               0.000                 15.751  2       
add_145_8/CI1->add_145_8/CO1              SLICE_R9C7D        CIN1_TO_COUT1_DELAY     0.277                 16.028  2       
n1321                                                        NET DELAY               0.555                 16.583  2       
add_145_10/CI0->add_145_10/CO0            SLICE_R9C8A        CIN0_TO_COUT0_DELAY     0.277                 16.860  2       
n3076                                                        NET DELAY               0.000                 16.860  2       
add_145_10/CI1->add_145_10/CO1            SLICE_R9C8A        CIN1_TO_COUT1_DELAY     0.277                 17.137  2       
n1323                                                        NET DELAY               0.000                 17.137  2       
add_145_12/CI0->add_145_12/CO0            SLICE_R9C8B        CIN0_TO_COUT0_DELAY     0.277                 17.414  2       
n3079                                                        NET DELAY               0.000                 17.414  2       
add_145_12/CI1->add_145_12/CO1            SLICE_R9C8B        CIN1_TO_COUT1_DELAY     0.277                 17.691  2       
n1325                                                        NET DELAY               0.000                 17.691  2       
add_145_14/CI0->add_145_14/CO0            SLICE_R9C8C        CIN0_TO_COUT0_DELAY     0.277                 17.968  2       
n3082                                                        NET DELAY               0.000                 17.968  2       
add_145_14/CI1->add_145_14/CO1            SLICE_R9C8C        CIN1_TO_COUT1_DELAY     0.277                 18.245  2       
n1327                                                        NET DELAY               0.000                 18.245  2       
add_145_16/CI0->add_145_16/CO0            SLICE_R9C8D        CIN0_TO_COUT0_DELAY     0.277                 18.522  2       
n3085                                                        NET DELAY               0.000                 18.522  2       
add_145_16/CI1->add_145_16/CO1            SLICE_R9C8D        CIN1_TO_COUT1_DELAY     0.277                 18.799  2       
n1329                                                        NET DELAY               0.555                 19.354  2       
add_145_18/CI0->add_145_18/CO0            SLICE_R9C9A        CIN0_TO_COUT0_DELAY     0.277                 19.631  2       
n3088                                                        NET DELAY               0.000                 19.631  2       
add_145_18/CI1->add_145_18/CO1            SLICE_R9C9A        CIN1_TO_COUT1_DELAY     0.277                 19.908  2       
n1331                                                        NET DELAY               0.000                 19.908  2       
add_145_20/CI0->add_145_20/CO0            SLICE_R9C9B        CIN0_TO_COUT0_DELAY     0.277                 20.185  2       
n3091                                                        NET DELAY               0.000                 20.185  2       
add_145_20/CI1->add_145_20/CO1            SLICE_R9C9B        CIN1_TO_COUT1_DELAY     0.277                 20.462  2       
n1333                                                        NET DELAY               0.000                 20.462  2       
add_145_22/CI0->add_145_22/CO0            SLICE_R9C9C        CIN0_TO_COUT0_DELAY     0.277                 20.739  2       
n3094                                                        NET DELAY               0.000                 20.739  2       
add_145_22/CI1->add_145_22/CO1            SLICE_R9C9C        CIN1_TO_COUT1_DELAY     0.277                 21.016  2       
n1335                                                        NET DELAY               0.000                 21.016  2       
add_145_24/CI0->add_145_24/CO0            SLICE_R9C9D        CIN0_TO_COUT0_DELAY     0.277                 21.293  2       
n3097                                                        NET DELAY               0.000                 21.293  2       
add_145_24/CI1->add_145_24/CO1            SLICE_R9C9D        CIN1_TO_COUT1_DELAY     0.277                 21.570  2       
n1337                                                        NET DELAY               0.555                 22.125  2       
add_145_26/CI0->add_145_26/CO0            SLICE_R9C10A       CIN0_TO_COUT0_DELAY     0.277                 22.402  2       
n3100                                                        NET DELAY               0.000                 22.402  2       
add_145_26/CI1->add_145_26/CO1            SLICE_R9C10A       CIN1_TO_COUT1_DELAY     0.277                 22.679  2       
n1339                                                        NET DELAY               0.000                 22.679  2       
add_145_28/CI0->add_145_28/CO0            SLICE_R9C10B       CIN0_TO_COUT0_DELAY     0.277                 22.956  2       
n3103                                                        NET DELAY               0.000                 22.956  2       
add_145_28/CI1->add_145_28/CO1            SLICE_R9C10B       CIN1_TO_COUT1_DELAY     0.277                 23.233  2       
n1341                                                        NET DELAY               0.000                 23.233  2       
add_145_30/CI0->add_145_30/CO0            SLICE_R9C10C       CIN0_TO_COUT0_DELAY     0.277                 23.510  2       
n3106                                                        NET DELAY               0.000                 23.510  2       
add_145_30/CI1->add_145_30/CO1            SLICE_R9C10C       CIN1_TO_COUT1_DELAY     0.277                 23.787  2       
n1343                                                        NET DELAY               0.000                 23.787  2       
add_145_32/CI0->add_145_32/CO0            SLICE_R9C10D       CIN0_TO_COUT0_DELAY     0.277                 24.064  2       
n3109                                                        NET DELAY               0.661                 24.725  2       
add_145_32/D1->add_145_32/S1              SLICE_R9C10D       D1_TO_F1_DELAY          0.449                 25.174  1       
timepassed_N_162[32]                                         NET DELAY               3.278                 28.452  1       
i6_4_lut_adj_11/C->i6_4_lut_adj_11/Z      SLICE_R13C10A      D0_TO_F0_DELAY          0.449                 28.901  1       
n16                                                          NET DELAY               2.432                 31.333  1       
i8_4_lut/B->i8_4_lut/Z                    SLICE_R13C10B      C0_TO_F0_DELAY          0.476                 31.809  1       
n18                                                          NET DELAY               0.304                 32.113  1       
i2_4_lut/D->i2_4_lut/Z                    SLICE_R13C10B      C1_TO_F1_DELAY          0.476                 32.589  3       
n1926                                                        NET DELAY               0.304                 32.893  3       
i61_3_lut_4_lut/B->i61_3_lut_4_lut/Z      SLICE_R13C10C      C0_TO_F0_DELAY          0.449                 33.342  16      
n528                                                         NET DELAY               3.913                 37.255  16      
{pressedcountstart_i0_i19/SP   pressedcountstart_i0_i18/SP}
                                                             ENDPOINT                0.000                 37.255  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  57      
clocker/int_osc                                              NET DELAY               5.499                 47.165  57      
{pressedcountstart_i0_i19/CK   pressedcountstart_i0_i18/CK}
                                                             CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(37.254)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                        9.712  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countstart_i0_i0/Q  (SLICE_R11C7C)
Path End         : {pressedcountstart_i0_i23/SP   pressedcountstart_i0_i22/SP}  (SLICE_R18C11D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 38
Delay Ratio      : 59.7% (route), 40.3% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 9.712 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  57      
clocker/int_osc                                              NET DELAY               5.499                  5.499  57      
{countstart_i0_i1/CK   countstart_i0_i0/CK}
                                                             CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
countstart_i0_i0/CK->countstart_i0_i0/Q   SLICE_R11C7C       CLK_TO_Q1_DELAY         1.388                  6.887  1       
countstart[0]                                                NET DELAY               2.868                  9.755  1       
sub_3_inv_0_i1_1_lut/A->sub_3_inv_0_i1_1_lut/Z
                                          SLICE_R13C10A      D1_TO_F1_DELAY          0.449                 10.204  1       
n1_adj_255[0]                                                NET DELAY               3.542                 13.746  1       
add_145_2/C0->add_145_2/CO0               SLICE_R9C7A        C0_TO_COUT0_DELAY       0.343                 14.089  2       
n3064                                                        NET DELAY               0.000                 14.089  2       
add_145_2/CI1->add_145_2/CO1              SLICE_R9C7A        CIN1_TO_COUT1_DELAY     0.277                 14.366  2       
n1315                                                        NET DELAY               0.000                 14.366  2       
add_145_4/CI0->add_145_4/CO0              SLICE_R9C7B        CIN0_TO_COUT0_DELAY     0.277                 14.643  2       
n3067                                                        NET DELAY               0.000                 14.643  2       
add_145_4/CI1->add_145_4/CO1              SLICE_R9C7B        CIN1_TO_COUT1_DELAY     0.277                 14.920  2       
n1317                                                        NET DELAY               0.000                 14.920  2       
add_145_6/CI0->add_145_6/CO0              SLICE_R9C7C        CIN0_TO_COUT0_DELAY     0.277                 15.197  2       
n3070                                                        NET DELAY               0.000                 15.197  2       
add_145_6/CI1->add_145_6/CO1              SLICE_R9C7C        CIN1_TO_COUT1_DELAY     0.277                 15.474  2       
n1319                                                        NET DELAY               0.000                 15.474  2       
add_145_8/CI0->add_145_8/CO0              SLICE_R9C7D        CIN0_TO_COUT0_DELAY     0.277                 15.751  2       
n3073                                                        NET DELAY               0.000                 15.751  2       
add_145_8/CI1->add_145_8/CO1              SLICE_R9C7D        CIN1_TO_COUT1_DELAY     0.277                 16.028  2       
n1321                                                        NET DELAY               0.555                 16.583  2       
add_145_10/CI0->add_145_10/CO0            SLICE_R9C8A        CIN0_TO_COUT0_DELAY     0.277                 16.860  2       
n3076                                                        NET DELAY               0.000                 16.860  2       
add_145_10/CI1->add_145_10/CO1            SLICE_R9C8A        CIN1_TO_COUT1_DELAY     0.277                 17.137  2       
n1323                                                        NET DELAY               0.000                 17.137  2       
add_145_12/CI0->add_145_12/CO0            SLICE_R9C8B        CIN0_TO_COUT0_DELAY     0.277                 17.414  2       
n3079                                                        NET DELAY               0.000                 17.414  2       
add_145_12/CI1->add_145_12/CO1            SLICE_R9C8B        CIN1_TO_COUT1_DELAY     0.277                 17.691  2       
n1325                                                        NET DELAY               0.000                 17.691  2       
add_145_14/CI0->add_145_14/CO0            SLICE_R9C8C        CIN0_TO_COUT0_DELAY     0.277                 17.968  2       
n3082                                                        NET DELAY               0.000                 17.968  2       
add_145_14/CI1->add_145_14/CO1            SLICE_R9C8C        CIN1_TO_COUT1_DELAY     0.277                 18.245  2       
n1327                                                        NET DELAY               0.000                 18.245  2       
add_145_16/CI0->add_145_16/CO0            SLICE_R9C8D        CIN0_TO_COUT0_DELAY     0.277                 18.522  2       
n3085                                                        NET DELAY               0.000                 18.522  2       
add_145_16/CI1->add_145_16/CO1            SLICE_R9C8D        CIN1_TO_COUT1_DELAY     0.277                 18.799  2       
n1329                                                        NET DELAY               0.555                 19.354  2       
add_145_18/CI0->add_145_18/CO0            SLICE_R9C9A        CIN0_TO_COUT0_DELAY     0.277                 19.631  2       
n3088                                                        NET DELAY               0.000                 19.631  2       
add_145_18/CI1->add_145_18/CO1            SLICE_R9C9A        CIN1_TO_COUT1_DELAY     0.277                 19.908  2       
n1331                                                        NET DELAY               0.000                 19.908  2       
add_145_20/CI0->add_145_20/CO0            SLICE_R9C9B        CIN0_TO_COUT0_DELAY     0.277                 20.185  2       
n3091                                                        NET DELAY               0.000                 20.185  2       
add_145_20/CI1->add_145_20/CO1            SLICE_R9C9B        CIN1_TO_COUT1_DELAY     0.277                 20.462  2       
n1333                                                        NET DELAY               0.000                 20.462  2       
add_145_22/CI0->add_145_22/CO0            SLICE_R9C9C        CIN0_TO_COUT0_DELAY     0.277                 20.739  2       
n3094                                                        NET DELAY               0.000                 20.739  2       
add_145_22/CI1->add_145_22/CO1            SLICE_R9C9C        CIN1_TO_COUT1_DELAY     0.277                 21.016  2       
n1335                                                        NET DELAY               0.000                 21.016  2       
add_145_24/CI0->add_145_24/CO0            SLICE_R9C9D        CIN0_TO_COUT0_DELAY     0.277                 21.293  2       
n3097                                                        NET DELAY               0.000                 21.293  2       
add_145_24/CI1->add_145_24/CO1            SLICE_R9C9D        CIN1_TO_COUT1_DELAY     0.277                 21.570  2       
n1337                                                        NET DELAY               0.555                 22.125  2       
add_145_26/CI0->add_145_26/CO0            SLICE_R9C10A       CIN0_TO_COUT0_DELAY     0.277                 22.402  2       
n3100                                                        NET DELAY               0.000                 22.402  2       
add_145_26/CI1->add_145_26/CO1            SLICE_R9C10A       CIN1_TO_COUT1_DELAY     0.277                 22.679  2       
n1339                                                        NET DELAY               0.000                 22.679  2       
add_145_28/CI0->add_145_28/CO0            SLICE_R9C10B       CIN0_TO_COUT0_DELAY     0.277                 22.956  2       
n3103                                                        NET DELAY               0.000                 22.956  2       
add_145_28/CI1->add_145_28/CO1            SLICE_R9C10B       CIN1_TO_COUT1_DELAY     0.277                 23.233  2       
n1341                                                        NET DELAY               0.000                 23.233  2       
add_145_30/CI0->add_145_30/CO0            SLICE_R9C10C       CIN0_TO_COUT0_DELAY     0.277                 23.510  2       
n3106                                                        NET DELAY               0.000                 23.510  2       
add_145_30/CI1->add_145_30/CO1            SLICE_R9C10C       CIN1_TO_COUT1_DELAY     0.277                 23.787  2       
n1343                                                        NET DELAY               0.000                 23.787  2       
add_145_32/CI0->add_145_32/CO0            SLICE_R9C10D       CIN0_TO_COUT0_DELAY     0.277                 24.064  2       
n3109                                                        NET DELAY               0.661                 24.725  2       
add_145_32/D1->add_145_32/S1              SLICE_R9C10D       D1_TO_F1_DELAY          0.449                 25.174  1       
timepassed_N_162[32]                                         NET DELAY               3.278                 28.452  1       
i6_4_lut_adj_11/C->i6_4_lut_adj_11/Z      SLICE_R13C10A      D0_TO_F0_DELAY          0.449                 28.901  1       
n16                                                          NET DELAY               2.432                 31.333  1       
i8_4_lut/B->i8_4_lut/Z                    SLICE_R13C10B      C0_TO_F0_DELAY          0.476                 31.809  1       
n18                                                          NET DELAY               0.304                 32.113  1       
i2_4_lut/D->i2_4_lut/Z                    SLICE_R13C10B      C1_TO_F1_DELAY          0.476                 32.589  3       
n1926                                                        NET DELAY               0.304                 32.893  3       
i61_3_lut_4_lut/B->i61_3_lut_4_lut/Z      SLICE_R13C10C      C0_TO_F0_DELAY          0.449                 33.342  16      
n528                                                         NET DELAY               3.913                 37.255  16      
{pressedcountstart_i0_i23/SP   pressedcountstart_i0_i22/SP}
                                                             ENDPOINT                0.000                 37.255  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  57      
clocker/int_osc                                              NET DELAY               5.499                 47.165  57      
{pressedcountstart_i0_i23/CK   pressedcountstart_i0_i22/CK}
                                                             CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(37.254)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                        9.712  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countstart_i0_i0/Q  (SLICE_R11C7C)
Path End         : {pressedcountstart_i0_i7/SP   pressedcountstart_i0_i6/SP}  (SLICE_R16C9B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 38
Delay Ratio      : 59.6% (route), 40.4% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 9.792 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  57      
clocker/int_osc                                              NET DELAY               5.499                  5.499  57      
{countstart_i0_i1/CK   countstart_i0_i0/CK}
                                                             CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
countstart_i0_i0/CK->countstart_i0_i0/Q   SLICE_R11C7C       CLK_TO_Q1_DELAY         1.388                  6.887  1       
countstart[0]                                                NET DELAY               2.868                  9.755  1       
sub_3_inv_0_i1_1_lut/A->sub_3_inv_0_i1_1_lut/Z
                                          SLICE_R13C10A      D1_TO_F1_DELAY          0.449                 10.204  1       
n1_adj_255[0]                                                NET DELAY               3.542                 13.746  1       
add_145_2/C0->add_145_2/CO0               SLICE_R9C7A        C0_TO_COUT0_DELAY       0.343                 14.089  2       
n3064                                                        NET DELAY               0.000                 14.089  2       
add_145_2/CI1->add_145_2/CO1              SLICE_R9C7A        CIN1_TO_COUT1_DELAY     0.277                 14.366  2       
n1315                                                        NET DELAY               0.000                 14.366  2       
add_145_4/CI0->add_145_4/CO0              SLICE_R9C7B        CIN0_TO_COUT0_DELAY     0.277                 14.643  2       
n3067                                                        NET DELAY               0.000                 14.643  2       
add_145_4/CI1->add_145_4/CO1              SLICE_R9C7B        CIN1_TO_COUT1_DELAY     0.277                 14.920  2       
n1317                                                        NET DELAY               0.000                 14.920  2       
add_145_6/CI0->add_145_6/CO0              SLICE_R9C7C        CIN0_TO_COUT0_DELAY     0.277                 15.197  2       
n3070                                                        NET DELAY               0.000                 15.197  2       
add_145_6/CI1->add_145_6/CO1              SLICE_R9C7C        CIN1_TO_COUT1_DELAY     0.277                 15.474  2       
n1319                                                        NET DELAY               0.000                 15.474  2       
add_145_8/CI0->add_145_8/CO0              SLICE_R9C7D        CIN0_TO_COUT0_DELAY     0.277                 15.751  2       
n3073                                                        NET DELAY               0.000                 15.751  2       
add_145_8/CI1->add_145_8/CO1              SLICE_R9C7D        CIN1_TO_COUT1_DELAY     0.277                 16.028  2       
n1321                                                        NET DELAY               0.555                 16.583  2       
add_145_10/CI0->add_145_10/CO0            SLICE_R9C8A        CIN0_TO_COUT0_DELAY     0.277                 16.860  2       
n3076                                                        NET DELAY               0.000                 16.860  2       
add_145_10/CI1->add_145_10/CO1            SLICE_R9C8A        CIN1_TO_COUT1_DELAY     0.277                 17.137  2       
n1323                                                        NET DELAY               0.000                 17.137  2       
add_145_12/CI0->add_145_12/CO0            SLICE_R9C8B        CIN0_TO_COUT0_DELAY     0.277                 17.414  2       
n3079                                                        NET DELAY               0.000                 17.414  2       
add_145_12/CI1->add_145_12/CO1            SLICE_R9C8B        CIN1_TO_COUT1_DELAY     0.277                 17.691  2       
n1325                                                        NET DELAY               0.000                 17.691  2       
add_145_14/CI0->add_145_14/CO0            SLICE_R9C8C        CIN0_TO_COUT0_DELAY     0.277                 17.968  2       
n3082                                                        NET DELAY               0.000                 17.968  2       
add_145_14/CI1->add_145_14/CO1            SLICE_R9C8C        CIN1_TO_COUT1_DELAY     0.277                 18.245  2       
n1327                                                        NET DELAY               0.000                 18.245  2       
add_145_16/CI0->add_145_16/CO0            SLICE_R9C8D        CIN0_TO_COUT0_DELAY     0.277                 18.522  2       
n3085                                                        NET DELAY               0.000                 18.522  2       
add_145_16/CI1->add_145_16/CO1            SLICE_R9C8D        CIN1_TO_COUT1_DELAY     0.277                 18.799  2       
n1329                                                        NET DELAY               0.555                 19.354  2       
add_145_18/CI0->add_145_18/CO0            SLICE_R9C9A        CIN0_TO_COUT0_DELAY     0.277                 19.631  2       
n3088                                                        NET DELAY               0.000                 19.631  2       
add_145_18/CI1->add_145_18/CO1            SLICE_R9C9A        CIN1_TO_COUT1_DELAY     0.277                 19.908  2       
n1331                                                        NET DELAY               0.000                 19.908  2       
add_145_20/CI0->add_145_20/CO0            SLICE_R9C9B        CIN0_TO_COUT0_DELAY     0.277                 20.185  2       
n3091                                                        NET DELAY               0.000                 20.185  2       
add_145_20/CI1->add_145_20/CO1            SLICE_R9C9B        CIN1_TO_COUT1_DELAY     0.277                 20.462  2       
n1333                                                        NET DELAY               0.000                 20.462  2       
add_145_22/CI0->add_145_22/CO0            SLICE_R9C9C        CIN0_TO_COUT0_DELAY     0.277                 20.739  2       
n3094                                                        NET DELAY               0.000                 20.739  2       
add_145_22/CI1->add_145_22/CO1            SLICE_R9C9C        CIN1_TO_COUT1_DELAY     0.277                 21.016  2       
n1335                                                        NET DELAY               0.000                 21.016  2       
add_145_24/CI0->add_145_24/CO0            SLICE_R9C9D        CIN0_TO_COUT0_DELAY     0.277                 21.293  2       
n3097                                                        NET DELAY               0.000                 21.293  2       
add_145_24/CI1->add_145_24/CO1            SLICE_R9C9D        CIN1_TO_COUT1_DELAY     0.277                 21.570  2       
n1337                                                        NET DELAY               0.555                 22.125  2       
add_145_26/CI0->add_145_26/CO0            SLICE_R9C10A       CIN0_TO_COUT0_DELAY     0.277                 22.402  2       
n3100                                                        NET DELAY               0.000                 22.402  2       
add_145_26/CI1->add_145_26/CO1            SLICE_R9C10A       CIN1_TO_COUT1_DELAY     0.277                 22.679  2       
n1339                                                        NET DELAY               0.000                 22.679  2       
add_145_28/CI0->add_145_28/CO0            SLICE_R9C10B       CIN0_TO_COUT0_DELAY     0.277                 22.956  2       
n3103                                                        NET DELAY               0.000                 22.956  2       
add_145_28/CI1->add_145_28/CO1            SLICE_R9C10B       CIN1_TO_COUT1_DELAY     0.277                 23.233  2       
n1341                                                        NET DELAY               0.000                 23.233  2       
add_145_30/CI0->add_145_30/CO0            SLICE_R9C10C       CIN0_TO_COUT0_DELAY     0.277                 23.510  2       
n3106                                                        NET DELAY               0.000                 23.510  2       
add_145_30/CI1->add_145_30/CO1            SLICE_R9C10C       CIN1_TO_COUT1_DELAY     0.277                 23.787  2       
n1343                                                        NET DELAY               0.000                 23.787  2       
add_145_32/CI0->add_145_32/CO0            SLICE_R9C10D       CIN0_TO_COUT0_DELAY     0.277                 24.064  2       
n3109                                                        NET DELAY               0.661                 24.725  2       
add_145_32/D1->add_145_32/S1              SLICE_R9C10D       D1_TO_F1_DELAY          0.449                 25.174  1       
timepassed_N_162[32]                                         NET DELAY               3.278                 28.452  1       
i6_4_lut_adj_11/C->i6_4_lut_adj_11/Z      SLICE_R13C10A      D0_TO_F0_DELAY          0.449                 28.901  1       
n16                                                          NET DELAY               2.432                 31.333  1       
i8_4_lut/B->i8_4_lut/Z                    SLICE_R13C10B      C0_TO_F0_DELAY          0.476                 31.809  1       
n18                                                          NET DELAY               0.304                 32.113  1       
i2_4_lut/D->i2_4_lut/Z                    SLICE_R13C10B      C1_TO_F1_DELAY          0.476                 32.589  3       
n1926                                                        NET DELAY               0.304                 32.893  3       
i61_3_lut_4_lut/B->i61_3_lut_4_lut/Z      SLICE_R13C10C      C0_TO_F0_DELAY          0.449                 33.342  16      
n528                                                         NET DELAY               3.833                 37.175  16      
{pressedcountstart_i0_i7/SP   pressedcountstart_i0_i6/SP}
                                                             ENDPOINT                0.000                 37.175  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  57      
clocker/int_osc                                              NET DELAY               5.499                 47.165  57      
{pressedcountstart_i0_i7/CK   pressedcountstart_i0_i6/CK}
                                                             CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(37.174)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                        9.792  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countstart_i0_i0/Q  (SLICE_R11C7C)
Path End         : {pressedcountstart_i0_i29/SP   pressedcountstart_i0_i28/SP}  (SLICE_R18C12C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 38
Delay Ratio      : 59.6% (route), 40.4% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 9.792 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  57      
clocker/int_osc                                              NET DELAY               5.499                  5.499  57      
{countstart_i0_i1/CK   countstart_i0_i0/CK}
                                                             CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
countstart_i0_i0/CK->countstart_i0_i0/Q   SLICE_R11C7C       CLK_TO_Q1_DELAY         1.388                  6.887  1       
countstart[0]                                                NET DELAY               2.868                  9.755  1       
sub_3_inv_0_i1_1_lut/A->sub_3_inv_0_i1_1_lut/Z
                                          SLICE_R13C10A      D1_TO_F1_DELAY          0.449                 10.204  1       
n1_adj_255[0]                                                NET DELAY               3.542                 13.746  1       
add_145_2/C0->add_145_2/CO0               SLICE_R9C7A        C0_TO_COUT0_DELAY       0.343                 14.089  2       
n3064                                                        NET DELAY               0.000                 14.089  2       
add_145_2/CI1->add_145_2/CO1              SLICE_R9C7A        CIN1_TO_COUT1_DELAY     0.277                 14.366  2       
n1315                                                        NET DELAY               0.000                 14.366  2       
add_145_4/CI0->add_145_4/CO0              SLICE_R9C7B        CIN0_TO_COUT0_DELAY     0.277                 14.643  2       
n3067                                                        NET DELAY               0.000                 14.643  2       
add_145_4/CI1->add_145_4/CO1              SLICE_R9C7B        CIN1_TO_COUT1_DELAY     0.277                 14.920  2       
n1317                                                        NET DELAY               0.000                 14.920  2       
add_145_6/CI0->add_145_6/CO0              SLICE_R9C7C        CIN0_TO_COUT0_DELAY     0.277                 15.197  2       
n3070                                                        NET DELAY               0.000                 15.197  2       
add_145_6/CI1->add_145_6/CO1              SLICE_R9C7C        CIN1_TO_COUT1_DELAY     0.277                 15.474  2       
n1319                                                        NET DELAY               0.000                 15.474  2       
add_145_8/CI0->add_145_8/CO0              SLICE_R9C7D        CIN0_TO_COUT0_DELAY     0.277                 15.751  2       
n3073                                                        NET DELAY               0.000                 15.751  2       
add_145_8/CI1->add_145_8/CO1              SLICE_R9C7D        CIN1_TO_COUT1_DELAY     0.277                 16.028  2       
n1321                                                        NET DELAY               0.555                 16.583  2       
add_145_10/CI0->add_145_10/CO0            SLICE_R9C8A        CIN0_TO_COUT0_DELAY     0.277                 16.860  2       
n3076                                                        NET DELAY               0.000                 16.860  2       
add_145_10/CI1->add_145_10/CO1            SLICE_R9C8A        CIN1_TO_COUT1_DELAY     0.277                 17.137  2       
n1323                                                        NET DELAY               0.000                 17.137  2       
add_145_12/CI0->add_145_12/CO0            SLICE_R9C8B        CIN0_TO_COUT0_DELAY     0.277                 17.414  2       
n3079                                                        NET DELAY               0.000                 17.414  2       
add_145_12/CI1->add_145_12/CO1            SLICE_R9C8B        CIN1_TO_COUT1_DELAY     0.277                 17.691  2       
n1325                                                        NET DELAY               0.000                 17.691  2       
add_145_14/CI0->add_145_14/CO0            SLICE_R9C8C        CIN0_TO_COUT0_DELAY     0.277                 17.968  2       
n3082                                                        NET DELAY               0.000                 17.968  2       
add_145_14/CI1->add_145_14/CO1            SLICE_R9C8C        CIN1_TO_COUT1_DELAY     0.277                 18.245  2       
n1327                                                        NET DELAY               0.000                 18.245  2       
add_145_16/CI0->add_145_16/CO0            SLICE_R9C8D        CIN0_TO_COUT0_DELAY     0.277                 18.522  2       
n3085                                                        NET DELAY               0.000                 18.522  2       
add_145_16/CI1->add_145_16/CO1            SLICE_R9C8D        CIN1_TO_COUT1_DELAY     0.277                 18.799  2       
n1329                                                        NET DELAY               0.555                 19.354  2       
add_145_18/CI0->add_145_18/CO0            SLICE_R9C9A        CIN0_TO_COUT0_DELAY     0.277                 19.631  2       
n3088                                                        NET DELAY               0.000                 19.631  2       
add_145_18/CI1->add_145_18/CO1            SLICE_R9C9A        CIN1_TO_COUT1_DELAY     0.277                 19.908  2       
n1331                                                        NET DELAY               0.000                 19.908  2       
add_145_20/CI0->add_145_20/CO0            SLICE_R9C9B        CIN0_TO_COUT0_DELAY     0.277                 20.185  2       
n3091                                                        NET DELAY               0.000                 20.185  2       
add_145_20/CI1->add_145_20/CO1            SLICE_R9C9B        CIN1_TO_COUT1_DELAY     0.277                 20.462  2       
n1333                                                        NET DELAY               0.000                 20.462  2       
add_145_22/CI0->add_145_22/CO0            SLICE_R9C9C        CIN0_TO_COUT0_DELAY     0.277                 20.739  2       
n3094                                                        NET DELAY               0.000                 20.739  2       
add_145_22/CI1->add_145_22/CO1            SLICE_R9C9C        CIN1_TO_COUT1_DELAY     0.277                 21.016  2       
n1335                                                        NET DELAY               0.000                 21.016  2       
add_145_24/CI0->add_145_24/CO0            SLICE_R9C9D        CIN0_TO_COUT0_DELAY     0.277                 21.293  2       
n3097                                                        NET DELAY               0.000                 21.293  2       
add_145_24/CI1->add_145_24/CO1            SLICE_R9C9D        CIN1_TO_COUT1_DELAY     0.277                 21.570  2       
n1337                                                        NET DELAY               0.555                 22.125  2       
add_145_26/CI0->add_145_26/CO0            SLICE_R9C10A       CIN0_TO_COUT0_DELAY     0.277                 22.402  2       
n3100                                                        NET DELAY               0.000                 22.402  2       
add_145_26/CI1->add_145_26/CO1            SLICE_R9C10A       CIN1_TO_COUT1_DELAY     0.277                 22.679  2       
n1339                                                        NET DELAY               0.000                 22.679  2       
add_145_28/CI0->add_145_28/CO0            SLICE_R9C10B       CIN0_TO_COUT0_DELAY     0.277                 22.956  2       
n3103                                                        NET DELAY               0.000                 22.956  2       
add_145_28/CI1->add_145_28/CO1            SLICE_R9C10B       CIN1_TO_COUT1_DELAY     0.277                 23.233  2       
n1341                                                        NET DELAY               0.000                 23.233  2       
add_145_30/CI0->add_145_30/CO0            SLICE_R9C10C       CIN0_TO_COUT0_DELAY     0.277                 23.510  2       
n3106                                                        NET DELAY               0.000                 23.510  2       
add_145_30/CI1->add_145_30/CO1            SLICE_R9C10C       CIN1_TO_COUT1_DELAY     0.277                 23.787  2       
n1343                                                        NET DELAY               0.000                 23.787  2       
add_145_32/CI0->add_145_32/CO0            SLICE_R9C10D       CIN0_TO_COUT0_DELAY     0.277                 24.064  2       
n3109                                                        NET DELAY               0.661                 24.725  2       
add_145_32/D1->add_145_32/S1              SLICE_R9C10D       D1_TO_F1_DELAY          0.449                 25.174  1       
timepassed_N_162[32]                                         NET DELAY               3.278                 28.452  1       
i6_4_lut_adj_11/C->i6_4_lut_adj_11/Z      SLICE_R13C10A      D0_TO_F0_DELAY          0.449                 28.901  1       
n16                                                          NET DELAY               2.432                 31.333  1       
i8_4_lut/B->i8_4_lut/Z                    SLICE_R13C10B      C0_TO_F0_DELAY          0.476                 31.809  1       
n18                                                          NET DELAY               0.304                 32.113  1       
i2_4_lut/D->i2_4_lut/Z                    SLICE_R13C10B      C1_TO_F1_DELAY          0.476                 32.589  3       
n1926                                                        NET DELAY               0.304                 32.893  3       
i61_3_lut_4_lut/B->i61_3_lut_4_lut/Z      SLICE_R13C10C      C0_TO_F0_DELAY          0.449                 33.342  16      
n528                                                         NET DELAY               3.833                 37.175  16      
{pressedcountstart_i0_i29/SP   pressedcountstart_i0_i28/SP}
                                                             ENDPOINT                0.000                 37.175  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  57      
clocker/int_osc                                              NET DELAY               5.499                 47.165  57      
{pressedcountstart_i0_i29/CK   pressedcountstart_i0_i28/CK}
                                                             CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(37.174)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                        9.792  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countstart_i0_i0/Q  (SLICE_R11C7C)
Path End         : {pressedcountstart_i0_i31/SP   pressedcountstart_i0_i30/SP}  (SLICE_R18C12A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 38
Delay Ratio      : 59.6% (route), 40.4% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 9.792 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  57      
clocker/int_osc                                              NET DELAY               5.499                  5.499  57      
{countstart_i0_i1/CK   countstart_i0_i0/CK}
                                                             CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
countstart_i0_i0/CK->countstart_i0_i0/Q   SLICE_R11C7C       CLK_TO_Q1_DELAY         1.388                  6.887  1       
countstart[0]                                                NET DELAY               2.868                  9.755  1       
sub_3_inv_0_i1_1_lut/A->sub_3_inv_0_i1_1_lut/Z
                                          SLICE_R13C10A      D1_TO_F1_DELAY          0.449                 10.204  1       
n1_adj_255[0]                                                NET DELAY               3.542                 13.746  1       
add_145_2/C0->add_145_2/CO0               SLICE_R9C7A        C0_TO_COUT0_DELAY       0.343                 14.089  2       
n3064                                                        NET DELAY               0.000                 14.089  2       
add_145_2/CI1->add_145_2/CO1              SLICE_R9C7A        CIN1_TO_COUT1_DELAY     0.277                 14.366  2       
n1315                                                        NET DELAY               0.000                 14.366  2       
add_145_4/CI0->add_145_4/CO0              SLICE_R9C7B        CIN0_TO_COUT0_DELAY     0.277                 14.643  2       
n3067                                                        NET DELAY               0.000                 14.643  2       
add_145_4/CI1->add_145_4/CO1              SLICE_R9C7B        CIN1_TO_COUT1_DELAY     0.277                 14.920  2       
n1317                                                        NET DELAY               0.000                 14.920  2       
add_145_6/CI0->add_145_6/CO0              SLICE_R9C7C        CIN0_TO_COUT0_DELAY     0.277                 15.197  2       
n3070                                                        NET DELAY               0.000                 15.197  2       
add_145_6/CI1->add_145_6/CO1              SLICE_R9C7C        CIN1_TO_COUT1_DELAY     0.277                 15.474  2       
n1319                                                        NET DELAY               0.000                 15.474  2       
add_145_8/CI0->add_145_8/CO0              SLICE_R9C7D        CIN0_TO_COUT0_DELAY     0.277                 15.751  2       
n3073                                                        NET DELAY               0.000                 15.751  2       
add_145_8/CI1->add_145_8/CO1              SLICE_R9C7D        CIN1_TO_COUT1_DELAY     0.277                 16.028  2       
n1321                                                        NET DELAY               0.555                 16.583  2       
add_145_10/CI0->add_145_10/CO0            SLICE_R9C8A        CIN0_TO_COUT0_DELAY     0.277                 16.860  2       
n3076                                                        NET DELAY               0.000                 16.860  2       
add_145_10/CI1->add_145_10/CO1            SLICE_R9C8A        CIN1_TO_COUT1_DELAY     0.277                 17.137  2       
n1323                                                        NET DELAY               0.000                 17.137  2       
add_145_12/CI0->add_145_12/CO0            SLICE_R9C8B        CIN0_TO_COUT0_DELAY     0.277                 17.414  2       
n3079                                                        NET DELAY               0.000                 17.414  2       
add_145_12/CI1->add_145_12/CO1            SLICE_R9C8B        CIN1_TO_COUT1_DELAY     0.277                 17.691  2       
n1325                                                        NET DELAY               0.000                 17.691  2       
add_145_14/CI0->add_145_14/CO0            SLICE_R9C8C        CIN0_TO_COUT0_DELAY     0.277                 17.968  2       
n3082                                                        NET DELAY               0.000                 17.968  2       
add_145_14/CI1->add_145_14/CO1            SLICE_R9C8C        CIN1_TO_COUT1_DELAY     0.277                 18.245  2       
n1327                                                        NET DELAY               0.000                 18.245  2       
add_145_16/CI0->add_145_16/CO0            SLICE_R9C8D        CIN0_TO_COUT0_DELAY     0.277                 18.522  2       
n3085                                                        NET DELAY               0.000                 18.522  2       
add_145_16/CI1->add_145_16/CO1            SLICE_R9C8D        CIN1_TO_COUT1_DELAY     0.277                 18.799  2       
n1329                                                        NET DELAY               0.555                 19.354  2       
add_145_18/CI0->add_145_18/CO0            SLICE_R9C9A        CIN0_TO_COUT0_DELAY     0.277                 19.631  2       
n3088                                                        NET DELAY               0.000                 19.631  2       
add_145_18/CI1->add_145_18/CO1            SLICE_R9C9A        CIN1_TO_COUT1_DELAY     0.277                 19.908  2       
n1331                                                        NET DELAY               0.000                 19.908  2       
add_145_20/CI0->add_145_20/CO0            SLICE_R9C9B        CIN0_TO_COUT0_DELAY     0.277                 20.185  2       
n3091                                                        NET DELAY               0.000                 20.185  2       
add_145_20/CI1->add_145_20/CO1            SLICE_R9C9B        CIN1_TO_COUT1_DELAY     0.277                 20.462  2       
n1333                                                        NET DELAY               0.000                 20.462  2       
add_145_22/CI0->add_145_22/CO0            SLICE_R9C9C        CIN0_TO_COUT0_DELAY     0.277                 20.739  2       
n3094                                                        NET DELAY               0.000                 20.739  2       
add_145_22/CI1->add_145_22/CO1            SLICE_R9C9C        CIN1_TO_COUT1_DELAY     0.277                 21.016  2       
n1335                                                        NET DELAY               0.000                 21.016  2       
add_145_24/CI0->add_145_24/CO0            SLICE_R9C9D        CIN0_TO_COUT0_DELAY     0.277                 21.293  2       
n3097                                                        NET DELAY               0.000                 21.293  2       
add_145_24/CI1->add_145_24/CO1            SLICE_R9C9D        CIN1_TO_COUT1_DELAY     0.277                 21.570  2       
n1337                                                        NET DELAY               0.555                 22.125  2       
add_145_26/CI0->add_145_26/CO0            SLICE_R9C10A       CIN0_TO_COUT0_DELAY     0.277                 22.402  2       
n3100                                                        NET DELAY               0.000                 22.402  2       
add_145_26/CI1->add_145_26/CO1            SLICE_R9C10A       CIN1_TO_COUT1_DELAY     0.277                 22.679  2       
n1339                                                        NET DELAY               0.000                 22.679  2       
add_145_28/CI0->add_145_28/CO0            SLICE_R9C10B       CIN0_TO_COUT0_DELAY     0.277                 22.956  2       
n3103                                                        NET DELAY               0.000                 22.956  2       
add_145_28/CI1->add_145_28/CO1            SLICE_R9C10B       CIN1_TO_COUT1_DELAY     0.277                 23.233  2       
n1341                                                        NET DELAY               0.000                 23.233  2       
add_145_30/CI0->add_145_30/CO0            SLICE_R9C10C       CIN0_TO_COUT0_DELAY     0.277                 23.510  2       
n3106                                                        NET DELAY               0.000                 23.510  2       
add_145_30/CI1->add_145_30/CO1            SLICE_R9C10C       CIN1_TO_COUT1_DELAY     0.277                 23.787  2       
n1343                                                        NET DELAY               0.000                 23.787  2       
add_145_32/CI0->add_145_32/CO0            SLICE_R9C10D       CIN0_TO_COUT0_DELAY     0.277                 24.064  2       
n3109                                                        NET DELAY               0.661                 24.725  2       
add_145_32/D1->add_145_32/S1              SLICE_R9C10D       D1_TO_F1_DELAY          0.449                 25.174  1       
timepassed_N_162[32]                                         NET DELAY               3.278                 28.452  1       
i6_4_lut_adj_11/C->i6_4_lut_adj_11/Z      SLICE_R13C10A      D0_TO_F0_DELAY          0.449                 28.901  1       
n16                                                          NET DELAY               2.432                 31.333  1       
i8_4_lut/B->i8_4_lut/Z                    SLICE_R13C10B      C0_TO_F0_DELAY          0.476                 31.809  1       
n18                                                          NET DELAY               0.304                 32.113  1       
i2_4_lut/D->i2_4_lut/Z                    SLICE_R13C10B      C1_TO_F1_DELAY          0.476                 32.589  3       
n1926                                                        NET DELAY               0.304                 32.893  3       
i61_3_lut_4_lut/B->i61_3_lut_4_lut/Z      SLICE_R13C10C      C0_TO_F0_DELAY          0.449                 33.342  16      
n528                                                         NET DELAY               3.833                 37.175  16      
{pressedcountstart_i0_i31/SP   pressedcountstart_i0_i30/SP}
                                                             ENDPOINT                0.000                 37.175  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  57      
clocker/int_osc                                              NET DELAY               5.499                 47.165  57      
{pressedcountstart_i0_i31/CK   pressedcountstart_i0_i30/CK}
                                                             CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(37.174)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                        9.792  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countstart_i0_i0/Q  (SLICE_R11C7C)
Path End         : {pressedcountstart_i0_i0/SP   pressedcountstart_i0_i1/SP}  (SLICE_R16C9D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 38
Delay Ratio      : 59.6% (route), 40.4% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 9.792 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  57      
clocker/int_osc                                              NET DELAY               5.499                  5.499  57      
{countstart_i0_i1/CK   countstart_i0_i0/CK}
                                                             CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
countstart_i0_i0/CK->countstart_i0_i0/Q   SLICE_R11C7C       CLK_TO_Q1_DELAY         1.388                  6.887  1       
countstart[0]                                                NET DELAY               2.868                  9.755  1       
sub_3_inv_0_i1_1_lut/A->sub_3_inv_0_i1_1_lut/Z
                                          SLICE_R13C10A      D1_TO_F1_DELAY          0.449                 10.204  1       
n1_adj_255[0]                                                NET DELAY               3.542                 13.746  1       
add_145_2/C0->add_145_2/CO0               SLICE_R9C7A        C0_TO_COUT0_DELAY       0.343                 14.089  2       
n3064                                                        NET DELAY               0.000                 14.089  2       
add_145_2/CI1->add_145_2/CO1              SLICE_R9C7A        CIN1_TO_COUT1_DELAY     0.277                 14.366  2       
n1315                                                        NET DELAY               0.000                 14.366  2       
add_145_4/CI0->add_145_4/CO0              SLICE_R9C7B        CIN0_TO_COUT0_DELAY     0.277                 14.643  2       
n3067                                                        NET DELAY               0.000                 14.643  2       
add_145_4/CI1->add_145_4/CO1              SLICE_R9C7B        CIN1_TO_COUT1_DELAY     0.277                 14.920  2       
n1317                                                        NET DELAY               0.000                 14.920  2       
add_145_6/CI0->add_145_6/CO0              SLICE_R9C7C        CIN0_TO_COUT0_DELAY     0.277                 15.197  2       
n3070                                                        NET DELAY               0.000                 15.197  2       
add_145_6/CI1->add_145_6/CO1              SLICE_R9C7C        CIN1_TO_COUT1_DELAY     0.277                 15.474  2       
n1319                                                        NET DELAY               0.000                 15.474  2       
add_145_8/CI0->add_145_8/CO0              SLICE_R9C7D        CIN0_TO_COUT0_DELAY     0.277                 15.751  2       
n3073                                                        NET DELAY               0.000                 15.751  2       
add_145_8/CI1->add_145_8/CO1              SLICE_R9C7D        CIN1_TO_COUT1_DELAY     0.277                 16.028  2       
n1321                                                        NET DELAY               0.555                 16.583  2       
add_145_10/CI0->add_145_10/CO0            SLICE_R9C8A        CIN0_TO_COUT0_DELAY     0.277                 16.860  2       
n3076                                                        NET DELAY               0.000                 16.860  2       
add_145_10/CI1->add_145_10/CO1            SLICE_R9C8A        CIN1_TO_COUT1_DELAY     0.277                 17.137  2       
n1323                                                        NET DELAY               0.000                 17.137  2       
add_145_12/CI0->add_145_12/CO0            SLICE_R9C8B        CIN0_TO_COUT0_DELAY     0.277                 17.414  2       
n3079                                                        NET DELAY               0.000                 17.414  2       
add_145_12/CI1->add_145_12/CO1            SLICE_R9C8B        CIN1_TO_COUT1_DELAY     0.277                 17.691  2       
n1325                                                        NET DELAY               0.000                 17.691  2       
add_145_14/CI0->add_145_14/CO0            SLICE_R9C8C        CIN0_TO_COUT0_DELAY     0.277                 17.968  2       
n3082                                                        NET DELAY               0.000                 17.968  2       
add_145_14/CI1->add_145_14/CO1            SLICE_R9C8C        CIN1_TO_COUT1_DELAY     0.277                 18.245  2       
n1327                                                        NET DELAY               0.000                 18.245  2       
add_145_16/CI0->add_145_16/CO0            SLICE_R9C8D        CIN0_TO_COUT0_DELAY     0.277                 18.522  2       
n3085                                                        NET DELAY               0.000                 18.522  2       
add_145_16/CI1->add_145_16/CO1            SLICE_R9C8D        CIN1_TO_COUT1_DELAY     0.277                 18.799  2       
n1329                                                        NET DELAY               0.555                 19.354  2       
add_145_18/CI0->add_145_18/CO0            SLICE_R9C9A        CIN0_TO_COUT0_DELAY     0.277                 19.631  2       
n3088                                                        NET DELAY               0.000                 19.631  2       
add_145_18/CI1->add_145_18/CO1            SLICE_R9C9A        CIN1_TO_COUT1_DELAY     0.277                 19.908  2       
n1331                                                        NET DELAY               0.000                 19.908  2       
add_145_20/CI0->add_145_20/CO0            SLICE_R9C9B        CIN0_TO_COUT0_DELAY     0.277                 20.185  2       
n3091                                                        NET DELAY               0.000                 20.185  2       
add_145_20/CI1->add_145_20/CO1            SLICE_R9C9B        CIN1_TO_COUT1_DELAY     0.277                 20.462  2       
n1333                                                        NET DELAY               0.000                 20.462  2       
add_145_22/CI0->add_145_22/CO0            SLICE_R9C9C        CIN0_TO_COUT0_DELAY     0.277                 20.739  2       
n3094                                                        NET DELAY               0.000                 20.739  2       
add_145_22/CI1->add_145_22/CO1            SLICE_R9C9C        CIN1_TO_COUT1_DELAY     0.277                 21.016  2       
n1335                                                        NET DELAY               0.000                 21.016  2       
add_145_24/CI0->add_145_24/CO0            SLICE_R9C9D        CIN0_TO_COUT0_DELAY     0.277                 21.293  2       
n3097                                                        NET DELAY               0.000                 21.293  2       
add_145_24/CI1->add_145_24/CO1            SLICE_R9C9D        CIN1_TO_COUT1_DELAY     0.277                 21.570  2       
n1337                                                        NET DELAY               0.555                 22.125  2       
add_145_26/CI0->add_145_26/CO0            SLICE_R9C10A       CIN0_TO_COUT0_DELAY     0.277                 22.402  2       
n3100                                                        NET DELAY               0.000                 22.402  2       
add_145_26/CI1->add_145_26/CO1            SLICE_R9C10A       CIN1_TO_COUT1_DELAY     0.277                 22.679  2       
n1339                                                        NET DELAY               0.000                 22.679  2       
add_145_28/CI0->add_145_28/CO0            SLICE_R9C10B       CIN0_TO_COUT0_DELAY     0.277                 22.956  2       
n3103                                                        NET DELAY               0.000                 22.956  2       
add_145_28/CI1->add_145_28/CO1            SLICE_R9C10B       CIN1_TO_COUT1_DELAY     0.277                 23.233  2       
n1341                                                        NET DELAY               0.000                 23.233  2       
add_145_30/CI0->add_145_30/CO0            SLICE_R9C10C       CIN0_TO_COUT0_DELAY     0.277                 23.510  2       
n3106                                                        NET DELAY               0.000                 23.510  2       
add_145_30/CI1->add_145_30/CO1            SLICE_R9C10C       CIN1_TO_COUT1_DELAY     0.277                 23.787  2       
n1343                                                        NET DELAY               0.000                 23.787  2       
add_145_32/CI0->add_145_32/CO0            SLICE_R9C10D       CIN0_TO_COUT0_DELAY     0.277                 24.064  2       
n3109                                                        NET DELAY               0.661                 24.725  2       
add_145_32/D1->add_145_32/S1              SLICE_R9C10D       D1_TO_F1_DELAY          0.449                 25.174  1       
timepassed_N_162[32]                                         NET DELAY               3.278                 28.452  1       
i6_4_lut_adj_11/C->i6_4_lut_adj_11/Z      SLICE_R13C10A      D0_TO_F0_DELAY          0.449                 28.901  1       
n16                                                          NET DELAY               2.432                 31.333  1       
i8_4_lut/B->i8_4_lut/Z                    SLICE_R13C10B      C0_TO_F0_DELAY          0.476                 31.809  1       
n18                                                          NET DELAY               0.304                 32.113  1       
i2_4_lut/D->i2_4_lut/Z                    SLICE_R13C10B      C1_TO_F1_DELAY          0.476                 32.589  3       
n1926                                                        NET DELAY               0.304                 32.893  3       
i61_3_lut_4_lut/B->i61_3_lut_4_lut/Z      SLICE_R13C10C      C0_TO_F0_DELAY          0.449                 33.342  16      
n528                                                         NET DELAY               3.833                 37.175  16      
{pressedcountstart_i0_i0/SP   pressedcountstart_i0_i1/SP}
                                                             ENDPOINT                0.000                 37.175  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  57      
clocker/int_osc                                              NET DELAY               5.499                 47.165  57      
{pressedcountstart_i0_i0/CK   pressedcountstart_i0_i1/CK}
                                                             CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(37.174)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                        9.792  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countstart_i0_i0/Q  (SLICE_R11C7C)
Path End         : {pressedcountstart_i0_i11/SP   pressedcountstart_i0_i10/SP}  (SLICE_R16C8A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 38
Delay Ratio      : 59.1% (route), 40.9% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 10.228 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  57      
clocker/int_osc                                              NET DELAY               5.499                  5.499  57      
{countstart_i0_i1/CK   countstart_i0_i0/CK}
                                                             CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
countstart_i0_i0/CK->countstart_i0_i0/Q   SLICE_R11C7C       CLK_TO_Q1_DELAY         1.388                  6.887  1       
countstart[0]                                                NET DELAY               2.868                  9.755  1       
sub_3_inv_0_i1_1_lut/A->sub_3_inv_0_i1_1_lut/Z
                                          SLICE_R13C10A      D1_TO_F1_DELAY          0.449                 10.204  1       
n1_adj_255[0]                                                NET DELAY               3.542                 13.746  1       
add_145_2/C0->add_145_2/CO0               SLICE_R9C7A        C0_TO_COUT0_DELAY       0.343                 14.089  2       
n3064                                                        NET DELAY               0.000                 14.089  2       
add_145_2/CI1->add_145_2/CO1              SLICE_R9C7A        CIN1_TO_COUT1_DELAY     0.277                 14.366  2       
n1315                                                        NET DELAY               0.000                 14.366  2       
add_145_4/CI0->add_145_4/CO0              SLICE_R9C7B        CIN0_TO_COUT0_DELAY     0.277                 14.643  2       
n3067                                                        NET DELAY               0.000                 14.643  2       
add_145_4/CI1->add_145_4/CO1              SLICE_R9C7B        CIN1_TO_COUT1_DELAY     0.277                 14.920  2       
n1317                                                        NET DELAY               0.000                 14.920  2       
add_145_6/CI0->add_145_6/CO0              SLICE_R9C7C        CIN0_TO_COUT0_DELAY     0.277                 15.197  2       
n3070                                                        NET DELAY               0.000                 15.197  2       
add_145_6/CI1->add_145_6/CO1              SLICE_R9C7C        CIN1_TO_COUT1_DELAY     0.277                 15.474  2       
n1319                                                        NET DELAY               0.000                 15.474  2       
add_145_8/CI0->add_145_8/CO0              SLICE_R9C7D        CIN0_TO_COUT0_DELAY     0.277                 15.751  2       
n3073                                                        NET DELAY               0.000                 15.751  2       
add_145_8/CI1->add_145_8/CO1              SLICE_R9C7D        CIN1_TO_COUT1_DELAY     0.277                 16.028  2       
n1321                                                        NET DELAY               0.555                 16.583  2       
add_145_10/CI0->add_145_10/CO0            SLICE_R9C8A        CIN0_TO_COUT0_DELAY     0.277                 16.860  2       
n3076                                                        NET DELAY               0.000                 16.860  2       
add_145_10/CI1->add_145_10/CO1            SLICE_R9C8A        CIN1_TO_COUT1_DELAY     0.277                 17.137  2       
n1323                                                        NET DELAY               0.000                 17.137  2       
add_145_12/CI0->add_145_12/CO0            SLICE_R9C8B        CIN0_TO_COUT0_DELAY     0.277                 17.414  2       
n3079                                                        NET DELAY               0.000                 17.414  2       
add_145_12/CI1->add_145_12/CO1            SLICE_R9C8B        CIN1_TO_COUT1_DELAY     0.277                 17.691  2       
n1325                                                        NET DELAY               0.000                 17.691  2       
add_145_14/CI0->add_145_14/CO0            SLICE_R9C8C        CIN0_TO_COUT0_DELAY     0.277                 17.968  2       
n3082                                                        NET DELAY               0.000                 17.968  2       
add_145_14/CI1->add_145_14/CO1            SLICE_R9C8C        CIN1_TO_COUT1_DELAY     0.277                 18.245  2       
n1327                                                        NET DELAY               0.000                 18.245  2       
add_145_16/CI0->add_145_16/CO0            SLICE_R9C8D        CIN0_TO_COUT0_DELAY     0.277                 18.522  2       
n3085                                                        NET DELAY               0.000                 18.522  2       
add_145_16/CI1->add_145_16/CO1            SLICE_R9C8D        CIN1_TO_COUT1_DELAY     0.277                 18.799  2       
n1329                                                        NET DELAY               0.555                 19.354  2       
add_145_18/CI0->add_145_18/CO0            SLICE_R9C9A        CIN0_TO_COUT0_DELAY     0.277                 19.631  2       
n3088                                                        NET DELAY               0.000                 19.631  2       
add_145_18/CI1->add_145_18/CO1            SLICE_R9C9A        CIN1_TO_COUT1_DELAY     0.277                 19.908  2       
n1331                                                        NET DELAY               0.000                 19.908  2       
add_145_20/CI0->add_145_20/CO0            SLICE_R9C9B        CIN0_TO_COUT0_DELAY     0.277                 20.185  2       
n3091                                                        NET DELAY               0.000                 20.185  2       
add_145_20/CI1->add_145_20/CO1            SLICE_R9C9B        CIN1_TO_COUT1_DELAY     0.277                 20.462  2       
n1333                                                        NET DELAY               0.000                 20.462  2       
add_145_22/CI0->add_145_22/CO0            SLICE_R9C9C        CIN0_TO_COUT0_DELAY     0.277                 20.739  2       
n3094                                                        NET DELAY               0.000                 20.739  2       
add_145_22/CI1->add_145_22/CO1            SLICE_R9C9C        CIN1_TO_COUT1_DELAY     0.277                 21.016  2       
n1335                                                        NET DELAY               0.000                 21.016  2       
add_145_24/CI0->add_145_24/CO0            SLICE_R9C9D        CIN0_TO_COUT0_DELAY     0.277                 21.293  2       
n3097                                                        NET DELAY               0.000                 21.293  2       
add_145_24/CI1->add_145_24/CO1            SLICE_R9C9D        CIN1_TO_COUT1_DELAY     0.277                 21.570  2       
n1337                                                        NET DELAY               0.555                 22.125  2       
add_145_26/CI0->add_145_26/CO0            SLICE_R9C10A       CIN0_TO_COUT0_DELAY     0.277                 22.402  2       
n3100                                                        NET DELAY               0.000                 22.402  2       
add_145_26/CI1->add_145_26/CO1            SLICE_R9C10A       CIN1_TO_COUT1_DELAY     0.277                 22.679  2       
n1339                                                        NET DELAY               0.000                 22.679  2       
add_145_28/CI0->add_145_28/CO0            SLICE_R9C10B       CIN0_TO_COUT0_DELAY     0.277                 22.956  2       
n3103                                                        NET DELAY               0.000                 22.956  2       
add_145_28/CI1->add_145_28/CO1            SLICE_R9C10B       CIN1_TO_COUT1_DELAY     0.277                 23.233  2       
n1341                                                        NET DELAY               0.000                 23.233  2       
add_145_30/CI0->add_145_30/CO0            SLICE_R9C10C       CIN0_TO_COUT0_DELAY     0.277                 23.510  2       
n3106                                                        NET DELAY               0.000                 23.510  2       
add_145_30/CI1->add_145_30/CO1            SLICE_R9C10C       CIN1_TO_COUT1_DELAY     0.277                 23.787  2       
n1343                                                        NET DELAY               0.000                 23.787  2       
add_145_32/CI0->add_145_32/CO0            SLICE_R9C10D       CIN0_TO_COUT0_DELAY     0.277                 24.064  2       
n3109                                                        NET DELAY               0.661                 24.725  2       
add_145_32/D1->add_145_32/S1              SLICE_R9C10D       D1_TO_F1_DELAY          0.449                 25.174  1       
timepassed_N_162[32]                                         NET DELAY               3.278                 28.452  1       
i6_4_lut_adj_11/C->i6_4_lut_adj_11/Z      SLICE_R13C10A      D0_TO_F0_DELAY          0.449                 28.901  1       
n16                                                          NET DELAY               2.432                 31.333  1       
i8_4_lut/B->i8_4_lut/Z                    SLICE_R13C10B      C0_TO_F0_DELAY          0.476                 31.809  1       
n18                                                          NET DELAY               0.304                 32.113  1       
i2_4_lut/D->i2_4_lut/Z                    SLICE_R13C10B      C1_TO_F1_DELAY          0.476                 32.589  3       
n1926                                                        NET DELAY               0.304                 32.893  3       
i61_3_lut_4_lut/B->i61_3_lut_4_lut/Z      SLICE_R13C10C      C0_TO_F0_DELAY          0.449                 33.342  16      
n528                                                         NET DELAY               3.397                 36.739  16      
{pressedcountstart_i0_i11/SP   pressedcountstart_i0_i10/SP}
                                                             ENDPOINT                0.000                 36.739  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  57      
clocker/int_osc                                              NET DELAY               5.499                 47.165  57      
{pressedcountstart_i0_i11/CK   pressedcountstart_i0_i10/CK}
                                                             CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(36.738)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       10.228  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
3  Hold at Speed Grade m Corner at -40 Degrees
===============================================================

3.1  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
i1__i3/D                                 |    1.743 ns 
i1__i2/D                                 |    1.743 ns 
iActive__i3/D                            |    1.743 ns 
iActive__i2/D                            |    1.743 ns 
iActive__i0/D                            |    1.743 ns 
i1__i0/D                                 |    1.743 ns 
i1__i1/D                                 |    1.743 ns 
clocker/counter_92__i29/D                |    1.913 ns 
clocker/counter_92__i30/D                |    1.913 ns 
clocker/counter_92__i31/D                |    1.913 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : i0__i3/Q  (SLICE_R17C4D)
Path End         : i1__i3/D  (SLICE_R17C4A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  58      
clocker/int_osc                                              NET DELAY        3.084                  3.084  58      
{i0__i3/CK   i0__i2/CK}                                      CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
i0__i3/CK->i0__i3/Q                       SLICE_R17C4D       CLK_TO_Q0_DELAY  0.779                  3.863  2       
i0[3]                                                        NET DELAY        0.712                  4.575  2       
SLICE_109/D0->SLICE_109/F0                SLICE_R17C4A       D0_TO_F0_DELAY   0.252                  4.827  1       
i0[3].sig_054.FeedThruLUT                                    NET DELAY        0.000                  4.827  1       
i1__i3/D                                                     ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  58      
clocker/int_osc                                              NET DELAY        3.084                  3.084  58      
{i1__i3/CK   i1__i2/CK}                                      CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i0__i2/Q  (SLICE_R17C4D)
Path End         : i1__i2/D  (SLICE_R17C4A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  58      
clocker/int_osc                                              NET DELAY        3.084                  3.084  58      
{i0__i3/CK   i0__i2/CK}                                      CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
i0__i2/CK->i0__i2/Q                       SLICE_R17C4D       CLK_TO_Q1_DELAY  0.779                  3.863  2       
i0[2]                                                        NET DELAY        0.712                  4.575  2       
SLICE_109/D1->SLICE_109/F1                SLICE_R17C4A       D1_TO_F1_DELAY   0.252                  4.827  1       
i0[2].sig_055.FeedThruLUT                                    NET DELAY        0.000                  4.827  1       
i1__i2/D                                                     ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  58      
clocker/int_osc                                              NET DELAY        3.084                  3.084  58      
{i1__i3/CK   i1__i2/CK}                                      CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i1__i3/Q  (SLICE_R17C4A)
Path End         : iActive__i3/D  (SLICE_R17C3D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  58      
clocker/int_osc                                              NET DELAY        3.084                  3.084  58      
{i1__i3/CK   i1__i2/CK}                                      CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
i1__i3/CK->i1__i3/Q                       SLICE_R17C4A       CLK_TO_Q0_DELAY  0.779                  3.863  1       
i1[3]                                                        NET DELAY        0.712                  4.575  1       
mux_9_i4_3_lut/A->mux_9_i4_3_lut/Z        SLICE_R17C3D       D0_TO_F0_DELAY   0.252                  4.827  1       
n125[3]                                                      NET DELAY        0.000                  4.827  1       
iActive__i3/D                                                ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  58      
clocker/int_osc                                              NET DELAY        3.084                  3.084  58      
{iActive__i3/CK   iActive__i2/CK}                            CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i1__i2/Q  (SLICE_R17C4A)
Path End         : iActive__i2/D  (SLICE_R17C3D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  58      
clocker/int_osc                                              NET DELAY        3.084                  3.084  58      
{i1__i3/CK   i1__i2/CK}                                      CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
i1__i2/CK->i1__i2/Q                       SLICE_R17C4A       CLK_TO_Q1_DELAY  0.779                  3.863  1       
i1[2]                                                        NET DELAY        0.712                  4.575  1       
mux_9_i3_3_lut/A->mux_9_i3_3_lut/Z        SLICE_R17C3D       D1_TO_F1_DELAY   0.252                  4.827  1       
n125[2]                                                      NET DELAY        0.000                  4.827  1       
iActive__i2/D                                                ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  58      
clocker/int_osc                                              NET DELAY        3.084                  3.084  58      
{iActive__i3/CK   iActive__i2/CK}                            CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i1__i0/Q  (SLICE_R17C4B)
Path End         : iActive__i0/D  (SLICE_R17C3C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  58      
clocker/int_osc                                              NET DELAY        3.084                  3.084  58      
{i1__i0/CK   i1__i1/CK}                                      CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
i1__i0/CK->i1__i0/Q                       SLICE_R17C4B       CLK_TO_Q0_DELAY  0.779                  3.863  1       
i1[0]                                                        NET DELAY        0.712                  4.575  1       
mux_9_i1_3_lut/A->mux_9_i1_3_lut/Z        SLICE_R17C3C       D0_TO_F0_DELAY   0.252                  4.827  1       
n125[0]                                                      NET DELAY        0.000                  4.827  1       
iActive__i0/D                                                ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  58      
clocker/int_osc                                              NET DELAY        3.084                  3.084  58      
{iActive__i0/CK   iActive__i1/CK}                            CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i0__i0/Q  (SLICE_R17C4C)
Path End         : i1__i0/D  (SLICE_R17C4B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  58      
clocker/int_osc                                              NET DELAY        3.084                  3.084  58      
{i0__i0/CK   i0__i1/CK}                                      CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
i0__i0/CK->i0__i0/Q                       SLICE_R17C4C       CLK_TO_Q0_DELAY  0.779                  3.863  2       
i0[0]                                                        NET DELAY        0.712                  4.575  2       
SLICE_49/D0->SLICE_49/F0                  SLICE_R17C4B       D0_TO_F0_DELAY   0.252                  4.827  1       
i0[0].sig_000.FeedThruLUT                                    NET DELAY        0.000                  4.827  1       
i1__i0/D                                                     ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  58      
clocker/int_osc                                              NET DELAY        3.084                  3.084  58      
{i1__i0/CK   i1__i1/CK}                                      CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i0__i1/Q  (SLICE_R17C4C)
Path End         : i1__i1/D  (SLICE_R17C4B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  58      
clocker/int_osc                                              NET DELAY        3.084                  3.084  58      
{i0__i0/CK   i0__i1/CK}                                      CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
i0__i1/CK->i0__i1/Q                       SLICE_R17C4C       CLK_TO_Q1_DELAY  0.779                  3.863  2       
i0[1]                                                        NET DELAY        0.712                  4.575  2       
SLICE_49/D1->SLICE_49/F1                  SLICE_R17C4B       D1_TO_F1_DELAY   0.252                  4.827  1       
i0[1].sig_056.FeedThruLUT                                    NET DELAY        0.000                  4.827  1       
i1__i1/D                                                     ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  58      
clocker/int_osc                                              NET DELAY        3.084                  3.084  58      
{i1__i0/CK   i1__i1/CK}                                      CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_92__i29/Q  (SLICE_R13C6D)
Path End         : clocker/counter_92__i29/D  (SLICE_R13C6D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  58      
clocker/int_osc                                              NET DELAY        3.084                  3.084  58      
{clocker/counter_92__i29/CK   clocker/counter_92__i30/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker/counter_92__i29/CK->clocker/counter_92__i29/Q
                                          SLICE_R13C6D       CLK_TO_Q0_DELAY  0.779                  3.863  5       
clocker/counter[29]                                          NET DELAY        0.882                  4.745  5       
clocker/counter_92_add_4_31/C0->clocker/counter_92_add_4_31/S0
                                          SLICE_R13C6D       C0_TO_F0_DELAY   0.252                  4.997  1       
clocker/n133[29]                                             NET DELAY        0.000                  4.997  1       
clocker/counter_92__i29/D                                    ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  58      
clocker/int_osc                                              NET DELAY        3.084                  3.084  58      
{clocker/counter_92__i29/CK   clocker/counter_92__i30/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_92__i30/Q  (SLICE_R13C6D)
Path End         : clocker/counter_92__i30/D  (SLICE_R13C6D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  58      
clocker/int_osc                                              NET DELAY        3.084                  3.084  58      
{clocker/counter_92__i29/CK   clocker/counter_92__i30/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker/counter_92__i30/CK->clocker/counter_92__i30/Q
                                          SLICE_R13C6D       CLK_TO_Q1_DELAY  0.779                  3.863  5       
clocker/counter[30]                                          NET DELAY        0.882                  4.745  5       
clocker/counter_92_add_4_31/C1->clocker/counter_92_add_4_31/S1
                                          SLICE_R13C6D       C1_TO_F1_DELAY   0.252                  4.997  1       
clocker/n133[30]                                             NET DELAY        0.000                  4.997  1       
clocker/counter_92__i30/D                                    ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  58      
clocker/int_osc                                              NET DELAY        3.084                  3.084  58      
{clocker/counter_92__i29/CK   clocker/counter_92__i30/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_92__i31/Q  (SLICE_R13C7A)
Path End         : clocker/counter_92__i31/D  (SLICE_R13C7A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  58      
clocker/int_osc                                              NET DELAY        3.084                  3.084  58      
clocker/counter_92__i31/CK                                   CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker/counter_92__i31/CK->clocker/counter_92__i31/Q
                                          SLICE_R13C7A       CLK_TO_Q0_DELAY  0.779                  3.863  5       
clocker/counter[31]                                          NET DELAY        0.882                  4.745  5       
clocker/counter_92_add_4_33/C0->clocker/counter_92_add_4_33/S0
                                          SLICE_R13C7A       C0_TO_F0_DELAY   0.252                  4.997  1       
clocker/n133[31]                                             NET DELAY        0.000                  4.997  1       
clocker/counter_92__i31/D                                    ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  58      
clocker/int_osc                                              NET DELAY        3.084                  3.084  58      
clocker/counter_92__i31/CK                                   CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



