# Part1-Zynq-Processor

Zynq ä¸åƒ…æ˜¯ä¸€é¡† FPGAï¼Œå®ƒé‚„å…§å»ºäº†å®Œæ•´çš„è™•ç†ç³»çµ±ï¼ŒåŒ…æ‹¬ï¼š

- é›™æ ¸å¿ƒ ARM Cortex-A9 è™•ç†å™¨

- DDR è¨˜æ†¶é«”æ§åˆ¶å™¨ã€å„é¡ I/O ä»‹é¢ï¼ˆUARTã€SPIã€USBâ€¦ï¼‰

- AXI åŒ¯æµæ’ï¼ˆç”¨ä¾†èˆ‡ PL åšè³‡æ–™äº¤æ›ï¼‰

- å¯é¸æ“‡åŸ·è¡Œ Linuxã€PetaLinuxã€Ubuntu æˆ– Baremetal ç¨‹å¼

é€™äº›è™•ç†åŠŸèƒ½ï¼ˆåŒ…å« ARM è™•ç†å™¨ã€DDR æ§åˆ¶å™¨ã€AXI åŒ¯æµæ’ç­‰ï¼‰åœ¨æ™¶ç‰‡å…§éƒ¨æ˜¯ä»¥ Hard IP çš„å½¢å¼å­˜åœ¨ã€‚

- PSï¼ˆProcessing Systemï¼‰æ˜¯é å…ˆå¯¦ä½œåœ¨ Zynq æ™¶ç‰‡ä¸Šçš„é›»è·¯å€å¡Šï¼Œä¸åƒ PL æ˜¯å¯ç¨‹å¼åŒ–é‚è¼¯ã€‚

- ä½¿ç”¨è€…ç„¡æ³•æ”¹è®Šå…¶çµæ§‹ï¼ˆä¾‹å¦‚ CPU æ¶æ§‹ã€I/O åˆ†é…ç­‰ï¼‰ï¼Œä½†å¯ä»¥é€é Vivado çš„ä»‹é¢å•Ÿç”¨ã€è¨­å®šã€é€£æ¥ã€‚

- é–‹ç™¼è€…å¯ä»¥é€é **Vivado Block Design** ä¸­çš„ **ZYNQ7 Processing System IP** å° PS åšé…ç½®ï¼Œä¾‹å¦‚é¸æ“‡æ˜¯å¦é–‹å•Ÿ USBã€Ethernetã€UARTã€SD å¡ç­‰åŠŸèƒ½ã€‚

## Purpose

é€é Vivado é…ç½® `ZYNQ7 PS`ï¼Œä¸¦å»ºç«‹ Vitis Project é”æˆç°¡æ˜“çš„ `UART` é¡¯ç¤º

## Part 1.1 Running a Basic UART Application on Zynq PS

åœ¨æœ¬æ¬¡å¯¦ä½œä¸­ï¼Œæˆ‘å€‘å°‡ç¤ºç¯„å¦‚ä½•**åƒ…ä½¿ç”¨ Zynq PSï¼ˆProcessing Systemï¼‰** çš„è³‡æº **ï¼ˆä¸é€£æ¥ PL é‚è¼¯ï¼‰**ï¼Œåˆ©ç”¨ ARM Cortex-A9 è™•ç†å™¨é€²è¡Œç°¡å–®çš„è³‡æ–™è™•ç†ä¸¦é€é UART å‚³å›çµæœã€‚

1. Create a New Vivado Project

2. Create Block Design

3. é»é¸ Block Design å…§çš„ `+`ï¼Œæœå°‹ `ZYNQ7 Processing System`ï¼Œä¸¦åŠ å…¥ Block Design ç•¶ä¸­  

    ![Add_Zynq](./png/Add_Zynq.png)
    ![Add_Zynq_Done](./png/Add_Zynq_done.png)

4. é»é¸ä¸Šæ–¹ç¶ è‰²æ©«å¹… `Run Block Automation`ï¼Œ Vivadoæœƒè‡ªå‹•å¹«ä½ å®Œæˆä¸€äº›é€£æ¥ç·šçš„è¨­ç½®

    ![Run_Block_Automation](./png/Run_Block_Automation.png)

    é€£æ¥å®Œæˆå¾Œæœƒè·³å‡º `DDR` ã€ `FIXED_IO`  

    ![Automation_Done](./png/Automation_Done.png)

    - **DDR** : Zynq PS èˆ‡å¤–éƒ¨ DDR3 è¨˜æ†¶é«”çš„é€£æ¥ Port
    - **FIXED_IO**    : Zynq PS å°å¤–éƒ¨é€±é‚Š I/O çš„æ¥å£

5. å° ZYNQ7 é»å…©ä¸‹é€²è¡Œ `customize`ï¼Œæœ¬æ¬¡å¯¦é©—åªéœ€ç”¨åˆ° ZYNQ processor æœ¬èº«ï¼Œæ‰€ä»¥è¦æŠŠæ²’ç”¨åˆ°çš„ I/O å–æ¶ˆã€‚

    ![Customization_Panel](./png/Customization_Panel.png)

6. é»é¸è·³å‡ºçš„è¨­å®šé é¢ä¸­å·¦å´çš„ `Peripheral I/O Pins`ï¼Œä¸¦å°‡æ‰€æœ‰çš„ `Peripheral` éƒ½å…ˆå–æ¶ˆæ‰ï¼Œæœ€å¾Œå‹¾é¸ `UART0` å³å¯

    ![Peripheral_Settings](./png/Peripheral_Setting.png)

    > I/O Bank ?
    >
    > Xilinx FPGA çš„ I/O è…³ä½é€šå¸¸æœƒè¢«åŠƒåˆ†ç‚ºå¤šå€‹ I/O Bankï¼ˆå¦‚ Bank 0ã€Bank 1...ï¼‰ï¼Œ  
    > æ¯å€‹ Bankï¼š
    > - å…·æœ‰ç¨ç«‹çš„ä¾›é›»é›»å£“ï¼ˆå¦‚ 3.3Vã€1.8Vï¼‰æ‰€å±¬è…³ä½å¿…é ˆä½¿ç”¨åŒæ¨£çš„é›»å£“ç­‰ç´š
    > - æ¯å€‹ Bank çš„è…³ä½æ”¯æ´çš„ I/O æ¨™æº–ï¼ˆLVCMOS33ã€LVCMOS18 ç­‰ï¼‰æ ¹æ“šé›»å£“è€Œç•°  

7. é»é¸å·¦å´ `PS-PL Configuration -> General -> UART0 Baud Rate` å¯ä»¥è¨­å®š UART çš„ Baud Rate  

    ![Baud_Rate](./png/Baud_Rate.png)  

8. é»é¸å·¦å´ `Clock Configuration -> PL Fabric Clocks -> FCLK_CLK0å–æ¶ˆå‹¾é¸`

    ![FCLK](./png/FCLK.png)  

    > ğŸ“Œ FCLK (Fabric Clock) æ˜¯ä»€éº¼ï¼Ÿ
    >
    >FCLK_CLK æ˜¯ç”± Zynq çš„ Processing System å…§éƒ¨ç”¢ç”Ÿçš„Clockè¨Šè™Ÿï¼Œé€šå¸¸æä¾›çµ¦ Programmable Logic ä½¿ç”¨ã€‚
    >
    >é€™æ¬¡çš„è¨­è¨ˆæ˜¯ç´” PSã€æœªä½¿ç”¨ PL é›»è·¯ï¼Œå¯ä»¥å°‡ FCLK_CLK é—œé–‰ï¼Œä»¥ç°¡åŒ–ç³»çµ±è³‡æºèˆ‡ P&Rã€‚
    >
    >è‹¥æ—¥å¾Œæœ‰éœ€è¦ç”± PS æä¾› clock çµ¦ PLï¼Œå†å•Ÿç”¨ FCLK_CLK å³å¯ã€‚  

9. `PS-PL Configurations -> General -> Enable Clock Resets -> FCLK_RESET0_N` å–æ¶ˆå‹¾é¸
`PS-PL Configurations -> AXI Non Secure Enablement -> GP Master AXI Interface -> M AXI GP0 Interface` å–æ¶ˆå‹¾é¸  

    ![RESET_GP0](./png/RESET_GP0.png)

10. ä¿®æ”¹å®Œæˆå¾Œï¼ŒPSæœ€å¾Œæœƒé•·å¦‚ä¸‹åœ–  

    ![PS_Done](./png/PS_Done.png)

11. å°‡å®Œæˆçš„ block design åŒ…æˆ HDL wrapper  

    ![Create_Wrapper](./png/Create_Wrapper.png)

12. Run Implementationï¼ŒæŒ‰ä¸‹ `PROJECT MANAGER > Run Implementation`ï¼Œå³å®Œæˆæœ¬æ¬¡è¨­è¨ˆ

    ![Run_Implementation](./png/Run_Implementation.png)

13. Implementation å®Œå¾Œï¼Œé»é¸ä¸Šæ–¹ `File > Export > Export Hardware`  

    ![Export_Hardware](./png/Export_Hardware.png)

14. é¸æ“‡ `Pre Synthesis` ï¼Œé€™æ¬¡è¨­è¨ˆæ²’æœ‰ä½¿ç”¨åˆ° Programmable Logic æ‰€ä»¥æ²’æœ‰ Bitstream ï¼Œå¾ŒçºŒè¨­è¨ˆå¦‚æœæœ‰ä½¿ç”¨åˆ° PL ç«¯å°±éœ€è¦ `include Bitstream`

    ![Pre_Synthesis](./png/Pre_Synthesis.png)  

    > ğŸ“Œ ç‚ºä»€éº¼é€™è£¡å¯ä»¥ä¸ç”¢ç”Ÿ Bitstream?  
    > Bitstream æ˜¯ç”¨ä¾†ã€Œé…ç½® FPGA çš„ Programmable Logicã€ã€‚
    > å¦‚æœä½ åªç”¨ PSï¼ˆä¾‹å¦‚ ARM Cortex-A9 è·‘ä¸€æ®µ UART ç¨‹å¼ï¼‰ï¼Œå®Œå…¨æ²’æœ‰ç”¨åˆ° PLï¼Œå°±ä¸éœ€è¦ç”¢ç”Ÿ .bit æª”ï¼Œä¹Ÿä¸éœ€è¦ä¸‹è¼‰åˆ° PL è£¡ã€‚  
    > Bitstreamä»‹ç´¹åœ¨ [Vivado-Tutorial/Part3-FPGA-Design-Flow](../../Vivado-Tutorial/Part3-FPGA-Design-Flow/) å¯å›å»è¤‡ç¿’

## Part 1.2 Vitis Project

1. åœ¨é›»è…¦ä¸­æœå°‹ `Vitis 2023.2` ä¸¦æ‰“é–‹

    ![Search_Vitis](./png/Search_Vitis.png)

2. é»é¸ `Open Workspace`ï¼Œ ä¸¦åœ¨ä½ çš„ Vivado Project è£¡é¢å‰µå»º `workspace` æˆ–æ˜¯ä½ è‡ªå·±æƒ³è¦çš„åœ°æ–¹ä¹Ÿå¯ä»¥  

    ![workspace](./png/workspace.png)

3. å»ºç«‹æ–°çš„ `Platform Component (Hardware)`  

    ![Platform_Component](./png/Platform_Create.png)

4. é¸æ“‡å‰›å‰› export hardware ä½ç½®çš„ `*.xsa`  

    ![XSA_Select](./png/XSA_Select.png)

5. Operating System: `standlone`  
    Processor: `ps7_cortexa9_0`

    ![OS_select](./png/OS_Select.png)

6. å‰µå»ºå¥½ `Platform Component` å¾Œå°‡å¦‚ä¸‹åœ–

    ![Platform_Done](./png/Platform_Done.png)

    > ğŸ“Œ What's Platform Component?  
    > Platform Component æ˜¯åœ¨ Vitis ä¸­ç”¨ä¾†æè¿°ç¡¬é«”å¹³å°çš„ä¸€å€‹å…ƒä»¶ï¼Œå®ƒæ˜¯æ ¹æ“šä½ å¾ Vivado åŒ¯å‡ºçš„ .xsa æª”ï¼ˆHardware Specification + Bitstreamï¼‰æ‰€å»ºç«‹çš„ï¼Œä¸¦æä¾›çµ¦å¾ŒçºŒ Application Project ä½¿ç”¨çš„ç¡¬é«”åŸºç¤ç’°å¢ƒã€‚
    >
    > ä¸€å€‹ Platform Component é€šå¸¸åŒ…å«ï¼š
    >
    > - åŒ¯å…¥çš„ .xsa ç¡¬é«”æè¿°æª”æ¡ˆ
    >
    > - å¯é¸çš„ boot å…ƒä»¶ï¼ˆå¦‚ FSBLã€PMUFWï¼‰
    >
    > - Domain è¨­å®šï¼ˆARM Core / ä½œæ¥­ç³»çµ± / ç·¨è­¯å·¥å…·éˆï¼‰  

7. Create `Application Project (software)`  

    ![Create_Application](./png/Create_Application.png)

8. é¸æ“‡å‰›å‰›å®Œæˆçš„ platform  

    ![Choose_Platform](./png/Choose_Platform.png)

    > Note: æ¯ä¸€å€‹ `Application Project (Software)` éƒ½å¿…é ˆå»ºç«‹åœ¨ä¸€å€‹ `Platform` ä¹‹ä¸Š  

9. å»ºç«‹å®Œ `Application Project` å¾Œï¼Œå°‡å¦‚ä¸‹åœ–æ‰€ç¤º

    ![Application_Done](./png/Application_Done.png)

10. å…ˆ `build platform`  

    ![Build_Platform](./png/Build_Platform.png)  

    `Build Platform` å¾Œï¼Œå¯ä»¥å°‡ç›®å‰é–‹èµ·ä¾†çš„ `helloworld.c` tab é—œæ‰é‡é–‹ï¼Œ`file not found` çš„å•é¡ŒåŸºæœ¬ä¸Šå°±æœƒè§£æ±ºäº†

    ![Build_Done](./png/Build_Done.png)

    å† `build application`

    ![Bulid_APP](./png/Build_APP.png)

## Part 1.3 Run the Program

1. å°‡ PYNQ-z2 æ¥ä¸Šé›»è…¦ä¸¦å°‡é–‹æ©Ÿé…ç½®æˆ `JTAG` (8è™Ÿå€ Jumper)  

    ![PYNQ](./png/PYNQ.png)  

2. é–‹å•Ÿ `MobaXterm` ä¸¦é¸æ“‡å»ºç«‹ `Serial` é€£ç·šï¼ŒBaud Rate è¨­ç½®æˆ `115200`ï¼Œ COM port å‰‡æ ¹æ“šä½ çš„ FPGA é€£æ¥åœ¨å“ªå€‹ COM port è‡ªå·±æ±ºå®š  

    ![Serial_Setting](./png/Serial_Setting.png)  

    å»ºç«‹é€£ç·š  

    ![Create_Connection](./png/Create_Connection.png)

3. å›åˆ° `Vitis` é»é¸ Run  

    ![Run](./png/Run.png)

4. å³å¯åœ¨ `MobaXterm` çœ‹åˆ° "Hello World!" çš„çµæœ  

    ![Hello_World](./png/Hello_World.png)
