
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 6.73

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.30 source latency delay_line[3][4]$_DFFE_PN0P_/CLK ^
  -0.31 target latency result[7]$_DFFE_PN0P_/CLK ^
   0.00 CRPR
--------------
  -0.01 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: delay_line[0][6]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.07    0.30    1.03    1.23 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net31 (net)
                  0.30    0.00    1.23 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    52    0.82    0.32    0.28    1.52 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.32    0.00    1.52 ^ delay_line[0][6]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.52   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.22    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.29    0.13    0.16    0.16 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.13    0.00    0.16 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    13    0.18    0.09    0.16    0.31 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_3__leaf_clk (net)
                  0.09    0.00    0.31 ^ delay_line[0][6]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.31   clock reconvergence pessimism
                          0.27    0.58   library removal time
                                  0.58   data required time
-----------------------------------------------------------------------------
                                  0.58   data required time
                                 -1.52   data arrival time
-----------------------------------------------------------------------------
                                  0.93   slack (MET)


Startpoint: data_valid (input port clocked by core_clock)
Endpoint: data_out_valid$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.02    0.00    0.00    0.20 v data_valid (in)
                                         data_valid (net)
                  0.00    0.00    0.20 v input9/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     7    0.21    0.20    0.20    0.40 v input9/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         net10 (net)
                  0.20    0.00    0.40 v data_out_valid$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.40   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.22    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.29    0.13    0.16    0.16 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.13    0.00    0.16 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    10    0.17    0.09    0.15    0.31 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_2__leaf_clk (net)
                  0.09    0.00    0.31 ^ data_out_valid$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.31   clock reconvergence pessimism
                          0.02    0.33   library hold time
                                  0.33   data required time
-----------------------------------------------------------------------------
                                  0.33   data required time
                                 -0.40   data arrival time
-----------------------------------------------------------------------------
                                  0.07   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: delay_line[0][3]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.07    0.30    1.03    1.23 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net31 (net)
                  0.30    0.00    1.23 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    52    0.82    0.32    0.28    1.52 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.32    0.00    1.52 ^ delay_line[0][3]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.52   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.22    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.29    0.13    0.16   10.16 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.13    0.00   10.16 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    13    0.14    0.08    0.15   10.30 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00   10.30 ^ delay_line[0][3]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.30   clock reconvergence pessimism
                          0.08   10.38   library recovery time
                                 10.38   data required time
-----------------------------------------------------------------------------
                                 10.38   data required time
                                 -1.52   data arrival time
-----------------------------------------------------------------------------
                                  8.86   slack (MET)


Startpoint: delay_line[0][7]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: result[9]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.22    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.29    0.13    0.16    0.16 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.13    0.00    0.16 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    13    0.18    0.09    0.16    0.31 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_3__leaf_clk (net)
                  0.09    0.00    0.31 ^ delay_line[0][7]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     4    0.05    0.23    0.54    0.85 ^ delay_line[0][7]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         delay_line[0][7] (net)
                  0.23    0.00    0.85 ^ _325_/A (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.02    0.19    0.46    1.31 v _325_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _149_ (net)
                  0.19    0.00    1.31 v _326_/B (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.02    0.18    0.55    1.86 ^ _326_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _151_ (net)
                  0.18    0.00    1.86 ^ _337_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     6    0.07    0.21    0.39    2.25 v _337_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _176_ (net)
                  0.21    0.00    2.25 v _228_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     2    0.04    0.39    0.26    2.51 ^ _228_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _058_ (net)
                  0.39    0.00    2.51 ^ _255_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     4    0.05    0.26    0.18    2.69 v _255_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _084_ (net)
                  0.26    0.00    2.69 v _311_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.01    0.08    0.24    2.93 v _311_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _124_ (net)
                  0.08    0.00    2.93 v _312_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.01    0.07    0.18    3.12 v _312_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _125_ (net)
                  0.07    0.00    3.12 v _313_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.01    0.11    0.34    3.46 v _313_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _050_ (net)
                  0.11    0.00    3.46 v result[9]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  3.46   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.22    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.29    0.13    0.16   10.16 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.13    0.00   10.16 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    13    0.18    0.09    0.16   10.31 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_3__leaf_clk (net)
                  0.09    0.00   10.31 ^ result[9]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.31   clock reconvergence pessimism
                         -0.12   10.19   library setup time
                                 10.19   data required time
-----------------------------------------------------------------------------
                                 10.19   data required time
                                 -3.46   data arrival time
-----------------------------------------------------------------------------
                                  6.73   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: delay_line[0][3]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.07    0.30    1.03    1.23 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net31 (net)
                  0.30    0.00    1.23 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    52    0.82    0.32    0.28    1.52 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.32    0.00    1.52 ^ delay_line[0][3]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.52   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.22    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.29    0.13    0.16   10.16 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.13    0.00   10.16 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    13    0.14    0.08    0.15   10.30 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00   10.30 ^ delay_line[0][3]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.30   clock reconvergence pessimism
                          0.08   10.38   library recovery time
                                 10.38   data required time
-----------------------------------------------------------------------------
                                 10.38   data required time
                                 -1.52   data arrival time
-----------------------------------------------------------------------------
                                  8.86   slack (MET)


Startpoint: delay_line[0][7]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: result[9]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.22    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.29    0.13    0.16    0.16 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.13    0.00    0.16 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    13    0.18    0.09    0.16    0.31 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_3__leaf_clk (net)
                  0.09    0.00    0.31 ^ delay_line[0][7]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     4    0.05    0.23    0.54    0.85 ^ delay_line[0][7]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         delay_line[0][7] (net)
                  0.23    0.00    0.85 ^ _325_/A (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.02    0.19    0.46    1.31 v _325_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _149_ (net)
                  0.19    0.00    1.31 v _326_/B (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.02    0.18    0.55    1.86 ^ _326_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _151_ (net)
                  0.18    0.00    1.86 ^ _337_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     6    0.07    0.21    0.39    2.25 v _337_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _176_ (net)
                  0.21    0.00    2.25 v _228_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     2    0.04    0.39    0.26    2.51 ^ _228_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _058_ (net)
                  0.39    0.00    2.51 ^ _255_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     4    0.05    0.26    0.18    2.69 v _255_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _084_ (net)
                  0.26    0.00    2.69 v _311_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.01    0.08    0.24    2.93 v _311_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _124_ (net)
                  0.08    0.00    2.93 v _312_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.01    0.07    0.18    3.12 v _312_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _125_ (net)
                  0.07    0.00    3.12 v _313_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.01    0.11    0.34    3.46 v _313_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _050_ (net)
                  0.11    0.00    3.46 v result[9]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  3.46   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.22    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.29    0.13    0.16   10.16 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.13    0.00   10.16 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    13    0.18    0.09    0.16   10.31 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_3__leaf_clk (net)
                  0.09    0.00   10.31 ^ result[9]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.31   clock reconvergence pessimism
                         -0.12   10.19   library setup time
                                 10.19   data required time
-----------------------------------------------------------------------------
                                 10.19   data required time
                                 -3.46   data arrival time
-----------------------------------------------------------------------------
                                  6.73   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
2.239144802093506

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7997

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.27607661485671997

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.29190000891685486

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9458

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: delay_line[0][7]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: result[9]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.16    0.16 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.16    0.31 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.31 ^ delay_line[0][7]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.54    0.85 ^ delay_line[0][7]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.46    1.31 v _325_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
   0.55    1.86 ^ _326_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
   0.39    2.25 v _337_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
   0.26    2.51 ^ _228_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
   0.18    2.69 v _255_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
   0.24    2.93 v _311_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
   0.18    3.12 v _312_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
   0.34    3.46 v _313_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
   0.00    3.46 v result[9]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           3.46   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ clk (in)
   0.16   10.16 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.16   10.31 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00   10.31 ^ result[9]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00   10.31   clock reconvergence pessimism
  -0.12   10.19   library setup time
          10.19   data required time
---------------------------------------------------------
          10.19   data required time
          -3.46   data arrival time
---------------------------------------------------------
           6.73   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: result[15]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: result[15]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.16    0.16 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.15    0.31 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.31 ^ result[15]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.39    0.70 v result[15]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.07    0.77 ^ _267_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.05    0.82 v _268_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
   0.00    0.82 v result[15]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           0.82   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.16    0.16 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.15    0.31 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.31 ^ result[15]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00    0.31   clock reconvergence pessimism
   0.06    0.37   library hold time
           0.37   data required time
---------------------------------------------------------
           0.37   data required time
          -0.82   data arrival time
---------------------------------------------------------
           0.45   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.3044

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.3111

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
3.4595

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
6.7312

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
194.571470

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             9.25e-03   2.28e-03   3.13e-08   1.15e-02  23.0%
Combinational          1.96e-02   1.17e-02   4.97e-08   3.12e-02  62.2%
Clock                  4.64e-03   2.84e-03   1.64e-07   7.48e-03  14.9%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.35e-02   1.68e-02   2.45e-07   5.02e-02 100.0%
                          66.6%      33.4%       0.0%
