Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Apr 24 21:33:04 2024
| Host         : FlightSim2 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    21 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              18 |            8 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              45 |           12 |
| Yes          | No                    | No                     |              24 |            6 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              12 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+-------------------------+-------------------------+------------------+----------------+--------------+
|         Clock Signal        |      Enable Signal      |     Set/Reset Signal    | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------+-------------------------+-------------------------+------------------+----------------+--------------+
|  clk_div_inst/inst/clk_out1 |                         | eqOp                    |                2 |              8 |         4.00 |
|  clk_div_inst/inst/clk_out1 |                         | eqOp30_in               |                3 |             12 |         4.00 |
|  clk_div_inst/inst/clk_out1 | eqOp30_in               | v_cntr_reg0             |                3 |             12 |         4.00 |
|  clk_div_inst/inst/clk_out1 |                         |                         |                8 |             18 |         2.25 |
|  clk_div_inst/inst/clk_out1 | box_cntr_reg[0]_i_1_n_0 |                         |                6 |             24 |         4.00 |
|  clk_div_inst/inst/clk_out1 |                         | box_cntr_reg[0]_i_1_n_0 |                7 |             25 |         3.57 |
+-----------------------------+-------------------------+-------------------------+------------------+----------------+--------------+


