
object.riscv:	file format elf32-littleriscv

Disassembly of section .text:

80000000 <_start>:
80000000: 97 41 00 00  	auipc	gp, 4
80000004: 93 81 81 80  	addi	gp, gp, -2040
80000008: 93 0e 00 02  	li	t4, 32
8000000c: d7 fe 0e 0d  	vsetvli	t4, t4, e32, m1, ta, ma
80000010: b7 2e 00 00  	lui	t4, 2
80000014: f3 ae 0e 30  	csrrs	t4, mstatus, t4
80000018: 93 0e 00 00  	li	t4, 0
8000001c: 73 23 50 80  	csrr	t1, 2053
80000020: f3 23 60 80  	csrr	t2, 2054
80000024: 13 0e 00 40  	li	t3, 1024
80000028: 33 03 c3 03  	mul	t1, t1, t3
8000002c: 33 01 73 00  	add	sp, t1, t2
80000030: 13 02 00 00  	li	tp, 0
80000034: 73 2f 10 80  	csrr	t5, 2049
80000038: 13 0e 00 40  	li	t3, 1024
8000003c: 33 0f cf 03  	mul	t5, t5, t3
80000040: 33 84 e3 01  	add	s0, t2, t5

80000044 <.Lpcrel_hi1>:
80000044: 17 35 00 00  	auipc	a0, 3
80000048: 13 05 45 fc  	addi	a0, a0, -60

8000004c <.Lpcrel_hi2>:
8000004c: 17 36 00 00  	auipc	a2, 3
80000050: 13 06 c6 fb  	addi	a2, a2, -68
80000054: 63 08 c5 00  	beq	a0, a2, 0x80000064 <.Ltmp0>

80000058 <.Ltmp1>:
80000058: 23 20 05 00  	sw	zero, 0(a0)
8000005c: 13 05 45 00  	addi	a0, a0, 4
80000060: e3 6c c5 fe  	bltu	a0, a2, 0x80000058 <.Ltmp1>

80000064 <.Ltmp0>:
80000064: f3 22 30 80  	csrr	t0, 2051
80000068: 03 a3 02 00  	lw	t1, 0(t0)
8000006c: 03 a5 42 00  	lw	a0, 4(t0)
80000070: 83 a3 02 03  	lw	t2, 48(t0)
80000074: 03 ae 42 03  	lw	t3, 52(t0)

80000078 <.Lpcrel_hi3>:
80000078: 97 3e 00 00  	auipc	t4, 3
8000007c: 93 8e 8e f8  	addi	t4, t4, -120

80000080 <.Lpcrel_hi4>:
80000080: 17 3f 00 00  	auipc	t5, 3
80000084: 13 0f 4f f8  	addi	t5, t5, -124
80000088: 23 a0 7e 00  	sw	t2, 0(t4)
8000008c: 23 20 cf 01  	sw	t3, 0(t5)

80000090 <.Lpcrel_hi5>:
80000090: 97 0f 00 00  	auipc	t6, 0
80000094: 93 8f 8f 01  	addi	t6, t6, 24
80000098: 73 90 5f 30  	csrw	mtvec, t6
8000009c: e7 00 03 00  	jalr	t1
800000a0: 0b 40 00 00  	endprg	x0, x0, x0
800000a4: 6f 00 40 00  	j	0x800000a8 <spike_end>

800000a8 <spike_end>:
800000a8: 13 03 10 00  	li	t1, 1

800000ac <.Lpcrel_hi6>:
800000ac: 97 12 00 00  	auipc	t0, 1
800000b0: 93 82 42 f5  	addi	t0, t0, -172
800000b4: 23 a0 62 00  	sw	t1, 0(t0)

800000b8 <maximum>:
800000b8: 17 03 00 00  	auipc	t1, 0
800000bc: 5b 30 43 03  	setrpc	zero, t1, 52
800000c0: 5b 5a 10 00  	vbge	v1, v0, 0x800000d4 <.LBB0_3>

800000c4 <.Lpcrel_hi1>:
800000c4: 17 03 00 00  	auipc	t1, 0
800000c8: 5b 30 83 02  	setrpc	zero, t1, 40
800000cc: 5b 5c 20 00  	vbge	v2, v0, 0x800000e4 <.LBB0_4>

800000d0 <.LBB0_2>:
800000d0: 6f 00 c0 01  	j	0x800000ec <.LBB0_5>

800000d4 <.LBB0_3>:
800000d4: 57 40 10 02  	vadd.vx	v0, v1, zero

800000d8 <.Lpcrel_hi2>:
800000d8: 17 03 00 00  	auipc	t1, 0
800000dc: 5b 30 43 01  	setrpc	zero, t1, 20
800000e0: db 48 20 fe  	vblt	v2, v0, 0x800000d0 <.LBB0_2>

800000e4 <.LBB0_4>:
800000e4: 57 40 20 02  	vadd.vx	v0, v2, zero
800000e8: 6f 00 40 00  	j	0x800000ec <.LBB0_5>

800000ec <.LBB0_5>:
800000ec: 5b 20 00 00  	join	zero, zero, 0
800000f0: 67 80 00 00  	ret

800000f4 <nw_kernel1>:
800000f4: 13 01 81 00  	addi	sp, sp, 8
800000f8: 13 02 42 02  	addi	tp, tp, 36
800000fc: 0b 20 10 00  	regext	zero, zero, 1
80000100: 57 40 02 5e  	vmv.v.x	v0, tp
80000104: 23 2c 11 fe  	sw	ra, -8(sp)
80000108: 0b 20 80 04  	regext	zero, zero, 72
8000010c: 2b 2e 10 fe  	vsw.v	v1, -4(v0)
80000110: 0b 20 80 04  	regext	zero, zero, 72
80000114: 2b 2c 20 fe  	vsw.v	v2, -8(v0)
80000118: 0b 20 80 04  	regext	zero, zero, 72
8000011c: 2b 2a 30 fe  	vsw.v	v3, -12(v0)
80000120: 0b 20 80 04  	regext	zero, zero, 72
80000124: 2b 28 40 fe  	vsw.v	v4, -16(v0)
80000128: 0b 20 80 04  	regext	zero, zero, 72
8000012c: 2b 26 50 fe  	vsw.v	v5, -20(v0)
80000130: 0b 20 80 04  	regext	zero, zero, 72
80000134: 2b 24 60 fe  	vsw.v	v6, -24(v0)
80000138: 0b 20 80 04  	regext	zero, zero, 72
8000013c: 2b 22 70 fe  	vsw.v	v7, -28(v0)
80000140: 0b 20 80 04  	regext	zero, zero, 72
80000144: 2b 20 80 fe  	vsw.v	v8, -32(v0)
80000148: 0b 20 80 04  	regext	zero, zero, 72
8000014c: 2b 2e 90 fc  	vsw.v	v9, -36(v0)
80000150: 83 22 85 01  	lw	t0, 24(a0)
80000154: 23 2e 51 fe  	sw	t0, -4(sp)
80000158: 83 22 05 01  	lw	t0, 16(a0)
8000015c: 03 23 c5 00  	lw	t1, 12(a0)
80000160: 83 23 45 00  	lw	t2, 4(a0)
80000164: 83 24 05 00  	lw	s1, 0(a0)
80000168: 83 25 45 01  	lw	a1, 20(a0)
8000016c: 03 26 c5 02  	lw	a2, 44(a0)
80000170: 83 26 85 02  	lw	a3, 40(a0)
80000174: 03 25 c5 01  	lw	a0, 28(a0)
80000178: 0b 20 10 00  	regext	zero, zero, 1
8000017c: d7 43 06 5e  	vmv.v.x	v7, a2
80000180: 0b 20 10 00  	regext	zero, zero, 1
80000184: 57 c3 06 5e  	vmv.v.x	v6, a3
80000188: 0b 20 10 00  	regext	zero, zero, 1
8000018c: 57 44 05 5e  	vmv.v.x	v8, a0
80000190: 0b 20 10 00  	regext	zero, zero, 1
80000194: d7 c2 05 5e  	vmv.v.x	v5, a1
80000198: 0b 20 10 00  	regext	zero, zero, 1
8000019c: 57 c2 02 5e  	vmv.v.x	v4, t0
800001a0: 0b 20 10 00  	regext	zero, zero, 1
800001a4: 57 41 03 5e  	vmv.v.x	v2, t1
800001a8: 0b 20 10 00  	regext	zero, zero, 1
800001ac: d7 c1 03 5e  	vmv.v.x	v3, t2
800001b0: 0b 20 10 00  	regext	zero, zero, 1
800001b4: d7 c4 04 5e  	vmv.v.x	v9, s1
800001b8: 57 40 00 5e  	vmv.v.x	v0, zero
800001bc: ef 00 c0 7a  	jal	0x80000968 <_Z12get_group_idj>
800001c0: 0b 20 10 00  	regext	zero, zero, 1
800001c4: d7 40 00 02  	vadd.vx	v1, v0, zero
800001c8: 57 40 00 5e  	vmv.v.x	v0, zero
800001cc: ef 00 90 00  	jal	0x800009d4 <_Z12get_local_idj>
800001d0: d7 41 00 5e  	vmv.v.x	v3, zero
800001d4: 0b 20 00 04  	regext	zero, zero, 64
800001d8: d7 b0 1f 2e  	vnot.v	v1, v1
800001dc: 0b 20 80 00  	regext	zero, zero, 8
800001e0: d7 00 14 02  	vadd.vv	v1, v1, v8
800001e4: 57 31 12 96  	vsll.vi	v2, v1, 4
800001e8: 0b 20 00 04  	regext	zero, zero, 64
800001ec: d7 30 12 96  	vsll.vi	v1, v1, 4
800001f0: 0b 20 80 00  	regext	zero, zero, 8
800001f4: d7 02 23 02  	vadd.vv	v5, v2, v6
800001f8: 0b 20 80 00  	regext	zero, zero, 8
800001fc: 57 81 13 02  	vadd.vv	v2, v1, v7
80000200: 0b 20 80 00  	regext	zero, zero, 8
80000204: d7 a2 22 a6  	vmadd.vv	v5, v5, v2
80000208: 57 01 50 02  	vadd.vv	v2, v5, v0

8000020c <.Lpcrel_hi3>:
8000020c: 17 03 00 00  	auipc	t1, 0
80000210: d7 41 03 5e  	vmv.v.x	v3, t1
80000214: 5b 30 c3 02  	setrpc	zero, t1, 44
80000218: 5b 90 01 02  	vbne	v0, v3, 0x80000238 <.LBB1_2>
8000021c: d7 41 03 5e  	vmv.v.x	v3, t1
80000220: d7 31 21 96  	vsll.vi	v3, v2, 2
80000224: 0b 20 00 04  	regext	zero, zero, 64
80000228: d7 81 31 02  	vadd.vv	v3, v3, v3
8000022c: fb a1 01 00  	vlw12.v	v3, 0(v3)
80000230: 0b 20 80 00  	regext	zero, zero, 8
80000234: 7b 60 31 00  	vsw12.v	v3, 0(v2)

80000238 <.LBB1_2>:
80000238: 5b 20 00 00  	join	zero, zero, 0
8000023c: 93 02 00 00  	li	t0, 0
80000240: 03 23 c1 ff  	lw	t1, -4(sp)
80000244: 57 b3 20 02  	vadd.vi	v6, v2, 1
80000248: 0b c0 00 04  	barrier	x0, x0, 1
8000024c: 57 31 01 96  	vsll.vi	v2, v0, 2
80000250: 0b 20 00 04  	regext	zero, zero, 64
80000254: d7 03 41 02  	vadd.vv	v7, v4, v2
80000258: 0b 20 00 04  	regext	zero, zero, 64
8000025c: 57 32 13 96  	vsll.vi	v4, v1, 6
80000260: 0b 20 80 00  	regext	zero, zero, 8
80000264: 57 84 03 02  	vadd.vv	v8, v0, v7
80000268: 0b 20 00 04  	regext	zero, zero, 64
8000026c: d7 34 82 96  	vsll.vi	v9, v8, 4
80000270: 0b 20 00 04  	regext	zero, zero, 64
80000274: d7 84 64 02  	vadd.vv	v9, v6, v9
80000278: d7 80 90 0a  	vsub.vv	v1, v9, v1
8000027c: 8b 90 f0 00  	vsub12.vi	v1, v1, 15
80000280: 0b 20 00 04  	regext	zero, zero, 64
80000284: d7 44 50 02  	vadd.vx	v9, v5, zero
80000288: d7 a4 80 a6  	vmadd.vv	v9, v1, v8
8000028c: d7 30 91 96  	vsll.vi	v1, v9, 2
80000290: 57 82 40 02  	vadd.vv	v4, v4, v1
80000294: 0b 20 80 00  	regext	zero, zero, 8
80000298: d7 80 44 02  	vadd.vv	v1, v4, v9
8000029c: 57 34 12 02  	vadd.vi	v8, v1, 4
800002a0: 0b 20 00 04  	regext	zero, zero, 64
800002a4: d7 30 51 96  	vsll.vi	v1, v5, 2
800002a8: 13 03 00 40  	li	t1, 1024

800002ac <.LBB1_3>:
800002ac: fb 24 04 00  	vlw12.v	v9, 0(v8)
800002b0: 57 c5 72 02  	vadd.vx	v10, v7, t0
800002b4: 7b 60 95 00  	vsw12.v	v9, 0(v10)
800002b8: 93 82 02 04  	addi	t0, t0, 64
800002bc: 57 84 80 02  	vadd.vv	v8, v8, v1
800002c0: e3 96 62 fe  	bne	t0, t1, 0x800002ac <.LBB1_3>
800002c4: 93 02 00 00  	li	t0, 0
800002c8: 0b c0 00 04  	barrier	x0, x0, 1
800002cc: d7 b3 00 02  	vadd.vi	v7, v0, 1
800002d0: 57 44 70 02  	vadd.vx	v8, v7, zero
800002d4: d7 34 71 96  	vsll.vi	v9, v7, 2
800002d8: 0b 20 80 00  	regext	zero, zero, 8
800002dc: d7 a3 52 a6  	vmadd.vv	v7, v5, v5
800002e0: d7 32 71 96  	vsll.vi	v5, v7, 2
800002e4: 0b 20 00 04  	regext	zero, zero, 64
800002e8: d7 82 32 02  	vadd.vv	v5, v3, v5
800002ec: fb a2 02 00  	vlw12.v	v5, 0(v5)
800002f0: 13 03 40 04  	li	t1, 68
800002f4: 0b 20 00 04  	regext	zero, zero, 64
800002f8: 57 64 23 a6  	vmadd.vx	v8, t1, v2
800002fc: 7b 60 54 00  	vsw12.v	v5, 0(v8)
80000300: 0b c0 00 04  	barrier	x0, x0, 1
80000304: d7 32 61 96  	vsll.vi	v5, v6, 2
80000308: 0b 20 00 04  	regext	zero, zero, 64
8000030c: d7 82 32 02  	vadd.vv	v5, v3, v5
80000310: fb a2 02 00  	vlw12.v	v5, 0(v5)
80000314: 0b 20 00 04  	regext	zero, zero, 64
80000318: 57 83 24 02  	vadd.vv	v6, v2, v9
8000031c: 7b 60 53 00  	vsw12.v	v5, 0(v6)
80000320: 0b c0 00 04  	barrier	x0, x0, 1
80000324: 13 03 40 fc  	li	t1, -60
80000328: d7 42 00 02  	vadd.vx	v5, v0, zero
8000032c: 0b 20 00 04  	regext	zero, zero, 64
80000330: d7 62 43 a6  	vmadd.vx	v5, t1, v4
80000334: 57 33 03 96  	vsll.vi	v6, v0, 6
80000338: 0b 20 00 04  	regext	zero, zero, 64
8000033c: 57 03 23 0a  	vsub.vv	v6, v2, v6
80000340: 8b 03 83 04  	vadd12.vi	v7, v6, 72
80000344: 93 03 00 01  	li	t2, 16
80000348: 6f 00 40 02  	j	0x8000036c <.LBB1_7>

8000034c <.LBB1_5>:
8000034c: 5b 20 00 00  	join	zero, zero, 0
80000350: 7b e0 83 00  	vsw12.v	v8, 0(v7)

80000354 <.LBB1_6>:
80000354: 5b 20 00 00  	join	zero, zero, 0
80000358: 0b c0 00 04  	barrier	x0, x0, 1
8000035c: 93 82 12 00  	addi	t0, t0, 1
80000360: 8b 82 02 04  	vadd12.vi	v5, v5, 64
80000364: 8b 83 43 04  	vadd12.vi	v7, v7, 68
80000368: 63 82 72 06  	beq	t0, t2, 0x800003cc <.LBB1_12>

8000036c <.LBB1_7>:
8000036c: 57 c4 02 5e  	vmv.v.x	v8, t0

80000370 <.Lpcrel_hi4>:
80000370: 17 03 00 00  	auipc	t1, 0
80000374: 5b 30 43 fe  	setrpc	zero, t1, -28
80000378: db 4e 80 fc  	vblt	v8, v0, 0x80000354 <.LBB1_6>
8000037c: 0b 94 83 04  	vsub12.vi	v8, v7, 72
80000380: 7b 24 04 00  	vlw12.v	v8, 0(v8)
80000384: fb a4 02 00  	vlw12.v	v9, 0(v5)
80000388: 0b 95 43 00  	vsub12.vi	v10, v7, 4
8000038c: 7b 25 05 00  	vlw12.v	v10, 0(v10)
80000390: 57 04 94 02  	vadd.vv	v8, v9, v8
80000394: d7 84 a1 0a  	vsub.vv	v9, v10, v3

80000398 <.Lpcrel_hi5>:
80000398: 17 03 00 00  	auipc	t1, 0
8000039c: 5b 30 03 01  	setrpc	zero, t1, 16
800003a0: 5b 44 94 00  	vblt	v9, v8, 0x800003a8 <.LBB1_10>
800003a4: 57 44 90 02  	vadd.vx	v8, v9, zero

800003a8 <.LBB1_10>:
800003a8: 5b 20 00 00  	join	zero, zero, 0
800003ac: 8b 94 43 04  	vsub12.vi	v9, v7, 68
800003b0: fb a4 04 00  	vlw12.v	v9, 0(v9)
800003b4: d7 84 91 0a  	vsub.vv	v9, v9, v3

800003b8 <.Lpcrel_hi6>:
800003b8: 17 03 00 00  	auipc	t1, 0
800003bc: 5b 30 43 f9  	setrpc	zero, t1, -108
800003c0: db 46 94 f8  	vblt	v9, v8, 0x8000034c <.LBB1_5>
800003c4: 57 44 90 02  	vadd.vx	v8, v9, zero
800003c8: 6f f0 5f f8  	j	0x8000034c <.LBB1_5>

800003cc <.LBB1_12>:
800003cc: 0b c0 00 04  	barrier	x0, x0, 1
800003d0: 93 02 c0 03  	li	t0, 60
800003d4: d7 42 00 02  	vadd.vx	v5, v0, zero
800003d8: 0b 20 00 04  	regext	zero, zero, 64
800003dc: d7 e2 42 ae  	vnmsub.vx	v5, t0, v4
800003e0: 8b 82 42 3c  	vadd12.vi	v5, v5, 964
800003e4: 0b 03 83 44  	vadd12.vi	v6, v6, 1096
800003e8: 93 02 e0 00  	li	t0, 14
800003ec: 93 03 10 00  	li	t2, 1
800003f0: 93 04 f0 ff  	li	s1, -1
800003f4: 6f 00 40 02  	j	0x80000418 <.LBB1_15>

800003f8 <.LBB1_13>:
800003f8: 5b 20 00 00  	join	zero, zero, 0
800003fc: 7b 60 73 00  	vsw12.v	v7, 0(v6)

80000400 <.LBB1_14>:
80000400: 5b 20 00 00  	join	zero, zero, 0
80000404: 0b c0 00 04  	barrier	x0, x0, 1
80000408: b3 82 72 40  	sub	t0, t0, t2
8000040c: d7 32 52 02  	vadd.vi	v5, v5, 4
80000410: 57 33 62 02  	vadd.vi	v6, v6, 4
80000414: 63 82 92 06  	beq	t0, s1, 0x80000478 <.LBB1_20>

80000418 <.LBB1_15>:
80000418: d7 c3 02 5e  	vmv.v.x	v7, t0

8000041c <.Lpcrel_hi7>:
8000041c: 17 03 00 00  	auipc	t1, 0
80000420: 5b 30 43 fe  	setrpc	zero, t1, -28
80000424: db 4e 70 fc  	vblt	v7, v0, 0x80000400 <.LBB1_14>
80000428: 8b 13 83 04  	vsub12.vi	v7, v6, 72
8000042c: fb a3 03 00  	vlw12.v	v7, 0(v7)
80000430: 7b a4 02 00  	vlw12.v	v8, 0(v5)
80000434: 8b 14 43 00  	vsub12.vi	v9, v6, 4
80000438: fb a4 04 00  	vlw12.v	v9, 0(v9)
8000043c: d7 83 83 02  	vadd.vv	v7, v8, v7
80000440: 57 84 91 0a  	vsub.vv	v8, v9, v3

80000444 <.Lpcrel_hi8>:
80000444: 17 03 00 00  	auipc	t1, 0
80000448: 5b 30 03 01  	setrpc	zero, t1, 16
8000044c: 5b c4 83 00  	vblt	v8, v7, 0x80000454 <.LBB1_18>
80000450: d7 43 80 02  	vadd.vx	v7, v8, zero

80000454 <.LBB1_18>:
80000454: 5b 20 00 00  	join	zero, zero, 0
80000458: 0b 14 43 04  	vsub12.vi	v8, v6, 68
8000045c: 7b 24 04 00  	vlw12.v	v8, 0(v8)
80000460: 57 84 81 0a  	vsub.vv	v8, v8, v3

80000464 <.Lpcrel_hi9>:
80000464: 17 03 00 00  	auipc	t1, 0
80000468: 5b 30 43 f9  	setrpc	zero, t1, -108
8000046c: db c6 83 f8  	vblt	v8, v7, 0x800003f8 <.LBB1_13>
80000470: d7 43 80 02  	vadd.vx	v7, v8, zero
80000474: 6f f0 5f f8  	j	0x800003f8 <.LBB1_13>

80000478 <.LBB1_20>:
80000478: 0b 20 80 00  	regext	zero, zero, 8
8000047c: 57 80 41 02  	vadd.vv	v0, v4, v3
80000480: 57 30 02 02  	vadd.vi	v0, v0, 4
80000484: 0b 20 00 04  	regext	zero, zero, 64
80000488: 57 01 21 02  	vadd.vv	v2, v2, v2
8000048c: 93 02 80 04  	li	t0, 72
80000490: 13 03 80 48  	li	t1, 1160

80000494 <.LBB1_21>:
80000494: d7 c1 22 02  	vadd.vx	v3, v2, t0
80000498: fb a1 01 00  	vlw12.v	v3, 0(v3)
8000049c: 7b 60 30 00  	vsw12.v	v3, 0(v0)
800004a0: 93 82 42 04  	addi	t0, t0, 68
800004a4: 57 80 00 02  	vadd.vv	v0, v0, v1
800004a8: e3 96 62 fe  	bne	t0, t1, 0x80000494 <.LBB1_21>
800004ac: 83 20 81 ff  	lw	ra, -8(sp)
800004b0: 0b 20 90 00  	regext	zero, zero, 9
800004b4: ab 20 c0 7f  	vlw.v	v1, -4(v0)
800004b8: 0b 20 90 00  	regext	zero, zero, 9
800004bc: 2b 21 80 7f  	vlw.v	v2, -8(v0)
800004c0: 0b 20 90 00  	regext	zero, zero, 9
800004c4: ab 21 40 7f  	vlw.v	v3, -12(v0)
800004c8: 0b 20 90 00  	regext	zero, zero, 9
800004cc: 2b 22 00 7f  	vlw.v	v4, -16(v0)
800004d0: 0b 20 90 00  	regext	zero, zero, 9
800004d4: ab 22 c0 7e  	vlw.v	v5, -20(v0)
800004d8: 0b 20 90 00  	regext	zero, zero, 9
800004dc: 2b 23 80 7e  	vlw.v	v6, -24(v0)
800004e0: 0b 20 90 00  	regext	zero, zero, 9
800004e4: ab 23 40 7e  	vlw.v	v7, -28(v0)
800004e8: 0b 20 90 00  	regext	zero, zero, 9
800004ec: 2b 24 00 7e  	vlw.v	v8, -32(v0)
800004f0: 0b 20 90 00  	regext	zero, zero, 9
800004f4: ab 24 c0 7d  	vlw.v	v9, -36(v0)
800004f8: 13 01 81 ff  	addi	sp, sp, -8
800004fc: 13 02 c2 fd  	addi	tp, tp, -36
80000500: 0b 20 10 00  	regext	zero, zero, 1
80000504: 57 40 02 5e  	vmv.v.x	v0, tp
80000508: 67 80 00 00  	ret

8000050c <nw_kernel2>:
8000050c: 13 01 01 01  	addi	sp, sp, 16
80000510: 13 02 82 02  	addi	tp, tp, 40
80000514: 0b 20 10 00  	regext	zero, zero, 1
80000518: 57 40 02 5e  	vmv.v.x	v0, tp
8000051c: 23 28 11 fe  	sw	ra, -16(sp)
80000520: 0b 20 80 04  	regext	zero, zero, 72
80000524: 2b 2e 10 fe  	vsw.v	v1, -4(v0)
80000528: 0b 20 80 04  	regext	zero, zero, 72
8000052c: 2b 2c 20 fe  	vsw.v	v2, -8(v0)
80000530: 0b 20 80 04  	regext	zero, zero, 72
80000534: 2b 2a 30 fe  	vsw.v	v3, -12(v0)
80000538: 0b 20 80 04  	regext	zero, zero, 72
8000053c: 2b 28 40 fe  	vsw.v	v4, -16(v0)
80000540: 0b 20 80 04  	regext	zero, zero, 72
80000544: 2b 26 50 fe  	vsw.v	v5, -20(v0)
80000548: 0b 20 80 04  	regext	zero, zero, 72
8000054c: 2b 24 60 fe  	vsw.v	v6, -24(v0)
80000550: 0b 20 80 04  	regext	zero, zero, 72
80000554: 2b 22 70 fe  	vsw.v	v7, -28(v0)
80000558: 0b 20 80 04  	regext	zero, zero, 72
8000055c: 2b 20 80 fe  	vsw.v	v8, -32(v0)
80000560: 0b 20 80 04  	regext	zero, zero, 72
80000564: 2b 2e 90 fc  	vsw.v	v9, -36(v0)
80000568: 0b 20 80 04  	regext	zero, zero, 72
8000056c: 2b 2c a0 fc  	vsw.v	v10, -40(v0)
80000570: 83 22 85 01  	lw	t0, 24(a0)
80000574: 23 2e 51 fe  	sw	t0, -4(sp)
80000578: 83 22 05 01  	lw	t0, 16(a0)
8000057c: 03 23 c5 00  	lw	t1, 12(a0)
80000580: 83 23 45 00  	lw	t2, 4(a0)
80000584: 83 24 05 00  	lw	s1, 0(a0)
80000588: 83 25 45 01  	lw	a1, 20(a0)
8000058c: 03 26 c5 02  	lw	a2, 44(a0)
80000590: 83 26 85 02  	lw	a3, 40(a0)
80000594: 03 27 05 02  	lw	a4, 32(a0)
80000598: 23 2c e1 fe  	sw	a4, -8(sp)
8000059c: 03 25 c5 01  	lw	a0, 28(a0)
800005a0: 23 2a a1 fe  	sw	a0, -12(sp)
800005a4: 0b 20 10 00  	regext	zero, zero, 1
800005a8: 57 44 06 5e  	vmv.v.x	v8, a2
800005ac: 0b 20 10 00  	regext	zero, zero, 1
800005b0: d7 c3 06 5e  	vmv.v.x	v7, a3
800005b4: 0b 20 10 00  	regext	zero, zero, 1
800005b8: d7 44 07 5e  	vmv.v.x	v9, a4
800005bc: 0b 20 10 00  	regext	zero, zero, 1
800005c0: 57 43 05 5e  	vmv.v.x	v6, a0
800005c4: 0b 20 10 00  	regext	zero, zero, 1
800005c8: d7 c2 05 5e  	vmv.v.x	v5, a1
800005cc: 0b 20 10 00  	regext	zero, zero, 1
800005d0: 57 c2 02 5e  	vmv.v.x	v4, t0
800005d4: 0b 20 10 00  	regext	zero, zero, 1
800005d8: 57 41 03 5e  	vmv.v.x	v2, t1
800005dc: 0b 20 10 00  	regext	zero, zero, 1
800005e0: d7 c1 03 5e  	vmv.v.x	v3, t2
800005e4: 0b 20 10 00  	regext	zero, zero, 1
800005e8: 57 c5 04 5e  	vmv.v.x	v10, s1
800005ec: 57 40 00 5e  	vmv.v.x	v0, zero
800005f0: ef 00 80 37  	jal	0x80000968 <_Z12get_group_idj>
800005f4: 0b 20 10 00  	regext	zero, zero, 1
800005f8: d7 40 00 02  	vadd.vx	v1, v0, zero
800005fc: 57 40 00 5e  	vmv.v.x	v0, zero
80000600: ef 00 40 3d  	jal	0x800009d4 <_Z12get_local_idj>
80000604: 57 41 00 5e  	vmv.v.x	v2, zero
80000608: 83 22 81 ff  	lw	t0, -8(sp)
8000060c: 03 23 41 ff  	lw	t1, -12(sp)
80000610: b3 82 62 40  	sub	t0, t0, t1
80000614: 0b 20 00 04  	regext	zero, zero, 64
80000618: d7 c0 12 02  	vadd.vx	v1, v1, t0
8000061c: 0b 20 00 04  	regext	zero, zero, 64
80000620: d7 b1 1f 2e  	vnot.v	v3, v1
80000624: 0b 20 80 00  	regext	zero, zero, 8
80000628: d7 81 34 02  	vadd.vv	v3, v3, v9
8000062c: d7 31 32 96  	vsll.vi	v3, v3, 4
80000630: d7 30 12 96  	vsll.vi	v1, v1, 4
80000634: 0b 20 80 00  	regext	zero, zero, 8
80000638: d7 82 33 02  	vadd.vv	v5, v3, v7
8000063c: 0b 20 80 00  	regext	zero, zero, 8
80000640: d7 00 14 02  	vadd.vv	v1, v1, v8
80000644: 0b 20 80 00  	regext	zero, zero, 8
80000648: d7 a2 12 a6  	vmadd.vv	v5, v5, v1
8000064c: d7 00 50 02  	vadd.vv	v1, v5, v0

80000650 <.Lpcrel_hi10>:
80000650: 17 03 00 00  	auipc	t1, 0
80000654: d7 41 03 5e  	vmv.v.x	v3, t1
80000658: 5b 30 c3 02  	setrpc	zero, t1, 44
8000065c: 5b 10 01 02  	vbne	v0, v2, 0x8000067c <.LBB2_2>
80000660: d7 41 03 5e  	vmv.v.x	v3, t1
80000664: 57 31 51 96  	vsll.vi	v2, v5, 2
80000668: 0b 20 00 04  	regext	zero, zero, 64
8000066c: 57 01 31 02  	vadd.vv	v2, v3, v2
80000670: 7b 21 01 00  	vlw12.v	v2, 0(v2)
80000674: 0b 20 80 00  	regext	zero, zero, 8
80000678: 7b 60 21 00  	vsw12.v	v2, 0(v2)

8000067c <.LBB2_2>:
8000067c: 5b 20 00 00  	join	zero, zero, 0
80000680: 93 02 00 00  	li	t0, 0
80000684: 03 23 c1 ff  	lw	t1, -4(sp)
80000688: 57 b3 10 02  	vadd.vi	v6, v1, 1
8000068c: 57 31 01 96  	vsll.vi	v2, v0, 2
80000690: 0b 20 00 04  	regext	zero, zero, 64
80000694: d7 03 41 02  	vadd.vv	v7, v4, v2
80000698: 0b 20 80 04  	regext	zero, zero, 72
8000069c: d7 80 14 02  	vadd.vv	v1, v1, v9
800006a0: d7 30 13 96  	vsll.vi	v1, v1, 6
800006a4: 0b 20 80 00  	regext	zero, zero, 8
800006a8: 57 02 04 02  	vadd.vv	v4, v0, v8
800006ac: 0b 20 00 04  	regext	zero, zero, 64
800006b0: 57 34 92 96  	vsll.vi	v8, v9, 4
800006b4: 0b 20 00 04  	regext	zero, zero, 64
800006b8: 57 04 74 02  	vadd.vv	v8, v7, v8
800006bc: 0b 20 00 04  	regext	zero, zero, 64
800006c0: d7 34 12 96  	vsll.vi	v9, v1, 4
800006c4: 57 84 84 0a  	vsub.vv	v8, v8, v9
800006c8: 0b 14 f4 00  	vsub12.vi	v8, v8, 15
800006cc: 0b 20 00 04  	regext	zero, zero, 64
800006d0: d7 44 50 02  	vadd.vx	v9, v5, zero
800006d4: d7 24 44 a6  	vmadd.vv	v9, v8, v4
800006d8: 57 32 91 96  	vsll.vi	v4, v9, 2
800006dc: d7 00 12 02  	vadd.vv	v1, v1, v4
800006e0: 0b 20 00 04  	regext	zero, zero, 64
800006e4: 57 32 63 96  	vsll.vi	v4, v6, 6
800006e8: 57 02 12 0a  	vsub.vv	v4, v1, v4
800006ec: 0b 20 80 00  	regext	zero, zero, 8
800006f0: d7 00 45 02  	vadd.vv	v1, v4, v10
800006f4: 57 34 12 02  	vadd.vi	v8, v1, 4
800006f8: 0b 20 00 04  	regext	zero, zero, 64
800006fc: d7 30 51 96  	vsll.vi	v1, v5, 2
80000700: 13 03 00 40  	li	t1, 1024

80000704 <.LBB2_3>:
80000704: fb 24 04 00  	vlw12.v	v9, 0(v8)
80000708: 57 c5 72 02  	vadd.vx	v10, v7, t0
8000070c: 7b 60 95 00  	vsw12.v	v9, 0(v10)
80000710: 93 82 02 04  	addi	t0, t0, 64
80000714: 57 84 80 02  	vadd.vv	v8, v8, v1
80000718: e3 96 62 fe  	bne	t0, t1, 0x80000704 <.LBB2_3>
8000071c: 93 02 00 00  	li	t0, 0
80000720: 0b c0 00 04  	barrier	x0, x0, 1
80000724: d7 b3 00 02  	vadd.vi	v7, v0, 1
80000728: 57 44 70 02  	vadd.vx	v8, v7, zero
8000072c: d7 34 71 96  	vsll.vi	v9, v7, 2
80000730: 0b 20 80 00  	regext	zero, zero, 8
80000734: d7 a3 52 a6  	vmadd.vv	v7, v5, v5
80000738: d7 32 71 96  	vsll.vi	v5, v7, 2
8000073c: 0b 20 00 04  	regext	zero, zero, 64
80000740: d7 82 32 02  	vadd.vv	v5, v3, v5
80000744: fb a2 02 00  	vlw12.v	v5, 0(v5)
80000748: 13 03 40 04  	li	t1, 68
8000074c: 0b 20 00 04  	regext	zero, zero, 64
80000750: 57 64 23 a6  	vmadd.vx	v8, t1, v2
80000754: 7b 60 54 00  	vsw12.v	v5, 0(v8)
80000758: 0b c0 00 04  	barrier	x0, x0, 1
8000075c: d7 32 61 96  	vsll.vi	v5, v6, 2
80000760: 0b 20 00 04  	regext	zero, zero, 64
80000764: d7 82 32 02  	vadd.vv	v5, v3, v5
80000768: fb a2 02 00  	vlw12.v	v5, 0(v5)
8000076c: 0b 20 00 04  	regext	zero, zero, 64
80000770: 57 83 24 02  	vadd.vv	v6, v2, v9
80000774: 7b 60 53 00  	vsw12.v	v5, 0(v6)
80000778: 0b c0 00 04  	barrier	x0, x0, 1
8000077c: 13 03 40 fc  	li	t1, -60
80000780: d7 42 00 02  	vadd.vx	v5, v0, zero
80000784: 0b 20 00 04  	regext	zero, zero, 64
80000788: d7 62 43 a6  	vmadd.vx	v5, t1, v4
8000078c: 57 33 03 96  	vsll.vi	v6, v0, 6
80000790: 0b 20 00 04  	regext	zero, zero, 64
80000794: 57 03 23 0a  	vsub.vv	v6, v2, v6
80000798: 8b 03 83 04  	vadd12.vi	v7, v6, 72
8000079c: 93 03 00 01  	li	t2, 16
800007a0: 6f 00 40 02  	j	0x800007c4 <.LBB2_7>

800007a4 <.LBB2_5>:
800007a4: 5b 20 00 00  	join	zero, zero, 0
800007a8: 7b e0 83 00  	vsw12.v	v8, 0(v7)

800007ac <.LBB2_6>:
800007ac: 5b 20 00 00  	join	zero, zero, 0
800007b0: 0b c0 00 04  	barrier	x0, x0, 1
800007b4: 93 82 12 00  	addi	t0, t0, 1
800007b8: 8b 82 02 04  	vadd12.vi	v5, v5, 64
800007bc: 8b 83 43 04  	vadd12.vi	v7, v7, 68
800007c0: 63 82 72 06  	beq	t0, t2, 0x80000824 <.LBB2_12>

800007c4 <.LBB2_7>:
800007c4: 57 c4 02 5e  	vmv.v.x	v8, t0

800007c8 <.Lpcrel_hi11>:
800007c8: 17 03 00 00  	auipc	t1, 0
800007cc: 5b 30 43 fe  	setrpc	zero, t1, -28
800007d0: db 4e 80 fc  	vblt	v8, v0, 0x800007ac <.LBB2_6>
800007d4: 0b 94 83 04  	vsub12.vi	v8, v7, 72
800007d8: 7b 24 04 00  	vlw12.v	v8, 0(v8)
800007dc: fb a4 02 00  	vlw12.v	v9, 0(v5)
800007e0: 0b 95 43 00  	vsub12.vi	v10, v7, 4
800007e4: 7b 25 05 00  	vlw12.v	v10, 0(v10)
800007e8: 57 04 94 02  	vadd.vv	v8, v9, v8
800007ec: d7 84 a1 0a  	vsub.vv	v9, v10, v3

800007f0 <.Lpcrel_hi12>:
800007f0: 17 03 00 00  	auipc	t1, 0
800007f4: 5b 30 03 01  	setrpc	zero, t1, 16
800007f8: 5b 44 94 00  	vblt	v9, v8, 0x80000800 <.LBB2_10>
800007fc: 57 44 90 02  	vadd.vx	v8, v9, zero

80000800 <.LBB2_10>:
80000800: 5b 20 00 00  	join	zero, zero, 0
80000804: 8b 94 43 04  	vsub12.vi	v9, v7, 68
80000808: fb a4 04 00  	vlw12.v	v9, 0(v9)
8000080c: d7 84 91 0a  	vsub.vv	v9, v9, v3

80000810 <.Lpcrel_hi13>:
80000810: 17 03 00 00  	auipc	t1, 0
80000814: 5b 30 43 f9  	setrpc	zero, t1, -108
80000818: db 46 94 f8  	vblt	v9, v8, 0x800007a4 <.LBB2_5>
8000081c: 57 44 90 02  	vadd.vx	v8, v9, zero
80000820: 6f f0 5f f8  	j	0x800007a4 <.LBB2_5>

80000824 <.LBB2_12>:
80000824: 93 02 c0 03  	li	t0, 60
80000828: d7 42 00 02  	vadd.vx	v5, v0, zero
8000082c: 0b 20 00 04  	regext	zero, zero, 64
80000830: d7 e2 42 ae  	vnmsub.vx	v5, t0, v4
80000834: 8b 82 42 3c  	vadd12.vi	v5, v5, 964
80000838: 0b 03 83 44  	vadd12.vi	v6, v6, 1096
8000083c: 93 02 e0 00  	li	t0, 14
80000840: 93 03 10 00  	li	t2, 1
80000844: 93 04 f0 ff  	li	s1, -1
80000848: 6f 00 40 02  	j	0x8000086c <.LBB2_15>

8000084c <.LBB2_13>:
8000084c: 5b 20 00 00  	join	zero, zero, 0
80000850: 7b 60 73 00  	vsw12.v	v7, 0(v6)

80000854 <.LBB2_14>:
80000854: 5b 20 00 00  	join	zero, zero, 0
80000858: 0b c0 00 04  	barrier	x0, x0, 1
8000085c: b3 82 72 40  	sub	t0, t0, t2
80000860: d7 32 52 02  	vadd.vi	v5, v5, 4
80000864: 57 33 62 02  	vadd.vi	v6, v6, 4
80000868: 63 82 92 06  	beq	t0, s1, 0x800008cc <.LBB2_20>

8000086c <.LBB2_15>:
8000086c: d7 c3 02 5e  	vmv.v.x	v7, t0

80000870 <.Lpcrel_hi14>:
80000870: 17 03 00 00  	auipc	t1, 0
80000874: 5b 30 43 fe  	setrpc	zero, t1, -28
80000878: db 4e 70 fc  	vblt	v7, v0, 0x80000854 <.LBB2_14>
8000087c: 8b 13 83 04  	vsub12.vi	v7, v6, 72
80000880: fb a3 03 00  	vlw12.v	v7, 0(v7)
80000884: 7b a4 02 00  	vlw12.v	v8, 0(v5)
80000888: 8b 14 43 00  	vsub12.vi	v9, v6, 4
8000088c: fb a4 04 00  	vlw12.v	v9, 0(v9)
80000890: d7 83 83 02  	vadd.vv	v7, v8, v7
80000894: 57 84 91 0a  	vsub.vv	v8, v9, v3

80000898 <.Lpcrel_hi15>:
80000898: 17 03 00 00  	auipc	t1, 0
8000089c: 5b 30 03 01  	setrpc	zero, t1, 16
800008a0: 5b c4 83 00  	vblt	v8, v7, 0x800008a8 <.LBB2_18>
800008a4: d7 43 80 02  	vadd.vx	v7, v8, zero

800008a8 <.LBB2_18>:
800008a8: 5b 20 00 00  	join	zero, zero, 0
800008ac: 0b 14 43 04  	vsub12.vi	v8, v6, 68
800008b0: 7b 24 04 00  	vlw12.v	v8, 0(v8)
800008b4: 57 84 81 0a  	vsub.vv	v8, v8, v3

800008b8 <.Lpcrel_hi16>:
800008b8: 17 03 00 00  	auipc	t1, 0
800008bc: 5b 30 43 f9  	setrpc	zero, t1, -108
800008c0: db c6 83 f8  	vblt	v8, v7, 0x8000084c <.LBB2_13>
800008c4: d7 43 80 02  	vadd.vx	v7, v8, zero
800008c8: 6f f0 5f f8  	j	0x8000084c <.LBB2_13>

800008cc <.LBB2_20>:
800008cc: 0b 20 80 00  	regext	zero, zero, 8
800008d0: 57 80 41 02  	vadd.vv	v0, v4, v3
800008d4: 57 30 02 02  	vadd.vi	v0, v0, 4
800008d8: 0b 20 00 04  	regext	zero, zero, 64
800008dc: 57 01 21 02  	vadd.vv	v2, v2, v2
800008e0: 93 02 80 04  	li	t0, 72
800008e4: 13 03 80 48  	li	t1, 1160

800008e8 <.LBB2_21>:
800008e8: d7 c1 22 02  	vadd.vx	v3, v2, t0
800008ec: fb a1 01 00  	vlw12.v	v3, 0(v3)
800008f0: 7b 60 30 00  	vsw12.v	v3, 0(v0)
800008f4: 93 82 42 04  	addi	t0, t0, 68
800008f8: 57 80 00 02  	vadd.vv	v0, v0, v1
800008fc: e3 96 62 fe  	bne	t0, t1, 0x800008e8 <.LBB2_21>
80000900: 83 20 01 ff  	lw	ra, -16(sp)
80000904: 0b 20 90 00  	regext	zero, zero, 9
80000908: ab 20 c0 7f  	vlw.v	v1, -4(v0)
8000090c: 0b 20 90 00  	regext	zero, zero, 9
80000910: 2b 21 80 7f  	vlw.v	v2, -8(v0)
80000914: 0b 20 90 00  	regext	zero, zero, 9
80000918: ab 21 40 7f  	vlw.v	v3, -12(v0)
8000091c: 0b 20 90 00  	regext	zero, zero, 9
80000920: 2b 22 00 7f  	vlw.v	v4, -16(v0)
80000924: 0b 20 90 00  	regext	zero, zero, 9
80000928: ab 22 c0 7e  	vlw.v	v5, -20(v0)
8000092c: 0b 20 90 00  	regext	zero, zero, 9
80000930: 2b 23 80 7e  	vlw.v	v6, -24(v0)
80000934: 0b 20 90 00  	regext	zero, zero, 9
80000938: ab 23 40 7e  	vlw.v	v7, -28(v0)
8000093c: 0b 20 90 00  	regext	zero, zero, 9
80000940: 2b 24 00 7e  	vlw.v	v8, -32(v0)
80000944: 0b 20 90 00  	regext	zero, zero, 9
80000948: ab 24 c0 7d  	vlw.v	v9, -36(v0)
8000094c: 0b 20 90 00  	regext	zero, zero, 9
80000950: 2b 25 80 7d  	vlw.v	v10, -40(v0)
80000954: 13 01 01 ff  	addi	sp, sp, -16
80000958: 13 02 82 fd  	addi	tp, tp, -40
8000095c: 0b 20 10 00  	regext	zero, zero, 1
80000960: 57 40 02 5e  	vmv.v.x	v0, tp
80000964: 67 80 00 00  	ret

80000968 <_Z12get_group_idj>:
80000968: 13 01 41 00  	addi	sp, sp, 4
8000096c: 23 2e 11 fe  	sw	ra, -4(sp)
80000970: 93 02 20 00  	li	t0, 2
80000974: d7 c0 02 5e  	vmv.v.x	v1, t0

80000978 <.Lpcrel_hi0>:
80000978: 17 03 00 00  	auipc	t1, 0
8000097c: 5b 30 c3 04  	setrpc	zero, t1, 76
80000980: 5b 88 00 02  	vbeq	v0, v1, 0x800009b0 <.LBB0_4>
80000984: 93 02 10 00  	li	t0, 1
80000988: d7 c0 02 5e  	vmv.v.x	v1, t0

8000098c <.Lpcrel_hi1>:
8000098c: 17 03 00 00  	auipc	t1, 0
80000990: 5b 30 83 03  	setrpc	zero, t1, 56
80000994: 5b 82 00 02  	vbeq	v0, v1, 0x800009b8 <.LBB0_5>
80000998: d7 40 00 5e  	vmv.v.x	v1, zero

8000099c <.Lpcrel_hi2>:
8000099c: 17 03 00 00  	auipc	t1, 0
800009a0: 5b 30 83 02  	setrpc	zero, t1, 40
800009a4: 5b 9e 00 00  	vbne	v0, v1, 0x800009c0 <.LBB0_6>
800009a8: ef 00 c0 10  	jal	0x80000ab4 <__builtin_riscv_workgroup_id_x>
800009ac: 6f 00 80 01  	j	0x800009c4 <.LBB0_7>

800009b0 <.LBB0_4>:
800009b0: ef 00 c0 11  	jal	0x80000acc <__builtin_riscv_workgroup_id_z>
800009b4: 6f 00 00 01  	j	0x800009c4 <.LBB0_7>

800009b8 <.LBB0_5>:
800009b8: ef 00 80 10  	jal	0x80000ac0 <__builtin_riscv_workgroup_id_y>
800009bc: 6f 00 80 00  	j	0x800009c4 <.LBB0_7>

800009c0 <.LBB0_6>:
800009c0: 57 40 00 5e  	vmv.v.x	v0, zero

800009c4 <.LBB0_7>:
800009c4: 5b 20 00 00  	join	zero, zero, 0
800009c8: 83 20 c1 ff  	lw	ra, -4(sp)
800009cc: 13 01 c1 ff  	addi	sp, sp, -4
800009d0: 67 80 00 00  	ret

800009d4 <_Z12get_local_idj>:
800009d4: 13 01 41 00  	addi	sp, sp, 4
800009d8: 23 2e 11 fe  	sw	ra, -4(sp)
800009dc: 93 02 20 00  	li	t0, 2
800009e0: d7 c0 02 5e  	vmv.v.x	v1, t0

800009e4 <.Lpcrel_hi0>:
800009e4: 17 03 00 00  	auipc	t1, 0
800009e8: 5b 30 c3 04  	setrpc	zero, t1, 76
800009ec: 5b 88 00 02  	vbeq	v0, v1, 0x80000a1c <.LBB0_4>
800009f0: 93 02 10 00  	li	t0, 1
800009f4: d7 c0 02 5e  	vmv.v.x	v1, t0

800009f8 <.Lpcrel_hi1>:
800009f8: 17 03 00 00  	auipc	t1, 0
800009fc: 5b 30 83 03  	setrpc	zero, t1, 56
80000a00: 5b 82 00 02  	vbeq	v0, v1, 0x80000a24 <.LBB0_5>
80000a04: d7 40 00 5e  	vmv.v.x	v1, zero

80000a08 <.Lpcrel_hi2>:
80000a08: 17 03 00 00  	auipc	t1, 0
80000a0c: 5b 30 83 02  	setrpc	zero, t1, 40
80000a10: 5b 9e 00 00  	vbne	v0, v1, 0x80000a2c <.LBB0_6>
80000a14: ef 00 40 0c  	jal	0x80000ad8 <__builtin_riscv_workitem_id_x>
80000a18: 6f 00 80 01  	j	0x80000a30 <.LBB0_7>

80000a1c <.LBB0_4>:
80000a1c: ef 00 40 14  	jal	0x80000b60 <__builtin_riscv_workitem_id_z>
80000a20: 6f 00 00 01  	j	0x80000a30 <.LBB0_7>

80000a24 <.LBB0_5>:
80000a24: ef 00 40 0e  	jal	0x80000b08 <__builtin_riscv_workitem_id_y>
80000a28: 6f 00 80 00  	j	0x80000a30 <.LBB0_7>

80000a2c <.LBB0_6>:
80000a2c: 57 40 00 5e  	vmv.v.x	v0, zero

80000a30 <.LBB0_7>:
80000a30: 5b 20 00 00  	join	zero, zero, 0
80000a34: 83 20 c1 ff  	lw	ra, -4(sp)
80000a38: 13 01 c1 ff  	addi	sp, sp, -4
80000a3c: 67 80 00 00  	ret

80000a40 <__builtin_riscv_global_linear_id>:
80000a40: 13 01 41 00  	addi	sp, sp, 4
80000a44: 23 2e 11 fe  	sw	ra, -4(sp)
80000a48: f3 26 30 80  	csrr	a3, 2051
80000a4c: 83 a2 86 00  	lw	t0, 8(a3)
80000a50: ef 00 40 16  	jal	0x80000bb4 <__builtin_riscv_global_id_x>
80000a54: 83 ae 46 02  	lw	t4, 36(a3)
80000a58: d7 c2 0e 0a  	vsub.vx	v5, v0, t4
80000a5c: 13 0f 10 00  	li	t5, 1
80000a60: 63 82 e2 05  	beq	t0, t5, 0x80000aa4 <.GLR>

80000a64 <.GL_2DIM>:
80000a64: ef 00 40 18  	jal	0x80000be8 <__builtin_riscv_global_id_y>
80000a68: 83 af c6 00  	lw	t6, 12(a3)
80000a6c: 03 af 86 02  	lw	t5, 40(a3)
80000a70: 57 43 0f 0a  	vsub.vx	v6, v0, t5
80000a74: 57 e3 6f 96  	vmul.vx	v6, v6, t6
80000a78: d7 02 53 02  	vadd.vv	v5, v5, v6
80000a7c: 13 0f 20 00  	li	t5, 2
80000a80: 63 82 e2 03  	beq	t0, t5, 0x80000aa4 <.GLR>

80000a84 <.GL_3DIM>:
80000a84: ef 00 40 19  	jal	0x80000c18 <__builtin_riscv_global_id_z>
80000a88: 83 af c6 00  	lw	t6, 12(a3)
80000a8c: 03 a3 06 01  	lw	t1, 16(a3)
80000a90: 03 af c6 02  	lw	t5, 44(a3)
80000a94: 57 43 0f 0a  	vsub.vx	v6, v0, t5
80000a98: 57 e3 6f 96  	vmul.vx	v6, v6, t6
80000a9c: 57 63 63 96  	vmul.vx	v6, v6, t1
80000aa0: d7 02 53 02  	vadd.vv	v5, v5, v6

80000aa4 <.GLR>:
80000aa4: 57 40 50 02  	vadd.vx	v0, v5, zero
80000aa8: 83 20 c1 ff  	lw	ra, -4(sp)
80000aac: 13 01 c1 ff  	addi	sp, sp, -4
80000ab0: 67 80 00 00  	ret

80000ab4 <__builtin_riscv_workgroup_id_x>:
80000ab4: 73 25 80 80  	csrr	a0, 2056
80000ab8: 57 40 05 5e  	vmv.v.x	v0, a0
80000abc: 67 80 00 00  	ret

80000ac0 <__builtin_riscv_workgroup_id_y>:
80000ac0: 73 25 90 80  	csrr	a0, 2057
80000ac4: 57 40 05 5e  	vmv.v.x	v0, a0
80000ac8: 67 80 00 00  	ret

80000acc <__builtin_riscv_workgroup_id_z>:
80000acc: 73 25 a0 80  	csrr	a0, 2058
80000ad0: 57 40 05 5e  	vmv.v.x	v0, a0
80000ad4: 67 80 00 00  	ret

80000ad8 <__builtin_riscv_workitem_id_x>:
80000ad8: 13 01 41 00  	addi	sp, sp, 4
80000adc: 23 2e 11 fe  	sw	ra, -4(sp)
80000ae0: 73 25 30 80  	csrr	a0, 2051
80000ae4: 83 22 85 00  	lw	t0, 8(a0)
80000ae8: 73 23 00 80  	csrr	t1, 2048
80000aec: 57 a1 08 52  	vid.v	v2
80000af0: 57 40 23 02  	vadd.vx	v0, v2, t1
80000af4: 03 2e 85 01  	lw	t3, 24(a0)
80000af8: 57 60 0e 8a  	vremu.vx	v0, v0, t3
80000afc: 83 20 c1 ff  	lw	ra, -4(sp)
80000b00: 13 01 c1 ff  	addi	sp, sp, -4
80000b04: 67 80 00 00  	ret

80000b08 <__builtin_riscv_workitem_id_y>:
80000b08: 13 01 41 00  	addi	sp, sp, 4
80000b0c: 23 2e 11 fe  	sw	ra, -4(sp)
80000b10: 73 25 30 80  	csrr	a0, 2051
80000b14: 83 22 85 00  	lw	t0, 8(a0)
80000b18: 73 23 00 80  	csrr	t1, 2048
80000b1c: 57 a1 08 52  	vid.v	v2
80000b20: 57 40 23 02  	vadd.vx	v0, v2, t1
80000b24: 03 2e 85 01  	lw	t3, 24(a0)
80000b28: 83 2e c5 01  	lw	t4, 28(a0)
80000b2c: 33 8f ce 03  	mul	t5, t4, t3
80000b30: 57 60 0f 8a  	vremu.vx	v0, v0, t5
80000b34: 57 60 0e 82  	vdivu.vx	v0, v0, t3
80000b38: d7 c0 0e 5e  	vmv.v.x	v1, t4

80000b3c <.hi2>:
80000b3c: 17 03 00 00  	auipc	t1, 0
80000b40: 5b 30 43 01  	setrpc	zero, t1, 20
80000b44: 5b c6 00 00  	vblt	v0, v1, 0x80000b50 <.end2>
80000b48: 13 0f f0 ff  	li	t5, -1
80000b4c: 57 40 1f 02  	vadd.vx	v0, v1, t5

80000b50 <.end2>:
80000b50: 5b 20 00 00  	join	zero, zero, 0
80000b54: 83 20 c1 ff  	lw	ra, -4(sp)
80000b58: 13 01 c1 ff  	addi	sp, sp, -4
80000b5c: 67 80 00 00  	ret

80000b60 <__builtin_riscv_workitem_id_z>:
80000b60: 13 01 41 00  	addi	sp, sp, 4
80000b64: 23 2e 11 fe  	sw	ra, -4(sp)
80000b68: 73 25 30 80  	csrr	a0, 2051
80000b6c: 73 23 00 80  	csrr	t1, 2048
80000b70: 57 a1 08 52  	vid.v	v2
80000b74: 57 40 23 02  	vadd.vx	v0, v2, t1
80000b78: 03 2e 85 01  	lw	t3, 24(a0)
80000b7c: 83 2e c5 01  	lw	t4, 28(a0)
80000b80: 03 2f 05 02  	lw	t5, 32(a0)
80000b84: b3 8e ce 03  	mul	t4, t4, t3
80000b88: 57 e0 0e 82  	vdivu.vx	v0, v0, t4
80000b8c: d7 40 0f 5e  	vmv.v.x	v1, t5

80000b90 <.hi3>:
80000b90: 17 03 00 00  	auipc	t1, 0
80000b94: 5b 30 43 01  	setrpc	zero, t1, 20
80000b98: 5b c6 00 00  	vblt	v0, v1, 0x80000ba4 <.end3>
80000b9c: 13 0f f0 ff  	li	t5, -1
80000ba0: 57 40 1f 02  	vadd.vx	v0, v1, t5

80000ba4 <.end3>:
80000ba4: 5b 20 00 00  	join	zero, zero, 0
80000ba8: 83 20 c1 ff  	lw	ra, -4(sp)
80000bac: 13 01 c1 ff  	addi	sp, sp, -4
80000bb0: 67 80 00 00  	ret

80000bb4 <__builtin_riscv_global_id_x>:
80000bb4: 13 01 41 00  	addi	sp, sp, 4
80000bb8: 23 2e 11 fe  	sw	ra, -4(sp)
80000bbc: ef f0 df f1  	jal	0x80000ad8 <__builtin_riscv_workitem_id_x>
80000bc0: 73 25 30 80  	csrr	a0, 2051
80000bc4: 73 23 80 80  	csrr	t1, 2056
80000bc8: 03 2e 85 01  	lw	t3, 24(a0)
80000bcc: 83 2e 45 02  	lw	t4, 36(a0)
80000bd0: b3 0f c3 03  	mul	t6, t1, t3
80000bd4: b3 8f df 01  	add	t6, t6, t4
80000bd8: 57 c0 0f 02  	vadd.vx	v0, v0, t6
80000bdc: 83 20 c1 ff  	lw	ra, -4(sp)
80000be0: 13 01 c1 ff  	addi	sp, sp, -4
80000be4: 67 80 00 00  	ret

80000be8 <__builtin_riscv_global_id_y>:
80000be8: 13 01 41 00  	addi	sp, sp, 4
80000bec: 23 2e 11 fe  	sw	ra, -4(sp)
80000bf0: ef f0 9f f1  	jal	0x80000b08 <__builtin_riscv_workitem_id_y>
80000bf4: 73 23 90 80  	csrr	t1, 2057
80000bf8: 83 23 c5 01  	lw	t2, 28(a0)
80000bfc: 83 2e 85 02  	lw	t4, 40(a0)
80000c00: 33 0e 73 02  	mul	t3, t1, t2
80000c04: 33 0e de 01  	add	t3, t3, t4
80000c08: 57 40 0e 02  	vadd.vx	v0, v0, t3
80000c0c: 83 20 c1 ff  	lw	ra, -4(sp)
80000c10: 13 01 c1 ff  	addi	sp, sp, -4
80000c14: 67 80 00 00  	ret

80000c18 <__builtin_riscv_global_id_z>:
80000c18: 13 01 41 00  	addi	sp, sp, 4
80000c1c: 23 2e 11 fe  	sw	ra, -4(sp)
80000c20: ef f0 1f f4  	jal	0x80000b60 <__builtin_riscv_workitem_id_z>
80000c24: 73 25 30 80  	csrr	a0, 2051
80000c28: 73 23 a0 80  	csrr	t1, 2058
80000c2c: 83 23 05 02  	lw	t2, 32(a0)
80000c30: 03 2e c5 02  	lw	t3, 44(a0)
80000c34: b3 83 63 02  	mul	t2, t2, t1
80000c38: b3 83 c3 01  	add	t2, t2, t3
80000c3c: 57 c0 03 02  	vadd.vx	v0, v0, t2
80000c40: 83 20 c1 ff  	lw	ra, -4(sp)
80000c44: 13 01 c1 ff  	addi	sp, sp, -4
80000c48: 67 80 00 00  	ret

80000c4c <__builtin_riscv_local_size_x>:
80000c4c: 73 25 30 80  	csrr	a0, 2051
80000c50: 83 22 85 01  	lw	t0, 24(a0)
80000c54: 57 c0 02 5e  	vmv.v.x	v0, t0
80000c58: 67 80 00 00  	ret

80000c5c <__builtin_riscv_local_size_y>:
80000c5c: 73 25 30 80  	csrr	a0, 2051
80000c60: 83 22 c5 01  	lw	t0, 28(a0)
80000c64: 57 c0 02 5e  	vmv.v.x	v0, t0
80000c68: 67 80 00 00  	ret

80000c6c <__builtin_riscv_local_size_z>:
80000c6c: 73 25 30 80  	csrr	a0, 2051
80000c70: 83 22 05 02  	lw	t0, 32(a0)
80000c74: 57 c0 02 5e  	vmv.v.x	v0, t0
80000c78: 67 80 00 00  	ret

80000c7c <__builtin_riscv_global_size_x>:
80000c7c: 73 25 30 80  	csrr	a0, 2051
80000c80: 83 22 c5 00  	lw	t0, 12(a0)
80000c84: 57 c0 02 5e  	vmv.v.x	v0, t0
80000c88: 67 80 00 00  	ret

80000c8c <__builtin_riscv_global_size_y>:
80000c8c: 73 25 30 80  	csrr	a0, 2051
80000c90: 83 22 05 01  	lw	t0, 16(a0)
80000c94: 57 c0 02 5e  	vmv.v.x	v0, t0
80000c98: 67 80 00 00  	ret

80000c9c <__builtin_riscv_global_size_z>:
80000c9c: 73 25 30 80  	csrr	a0, 2051
80000ca0: 83 22 45 01  	lw	t0, 20(a0)
80000ca4: 57 c0 02 5e  	vmv.v.x	v0, t0
80000ca8: 67 80 00 00  	ret

80000cac <__builtin_riscv_global_offset_x>:
80000cac: 73 25 30 80  	csrr	a0, 2051
80000cb0: 83 22 45 02  	lw	t0, 36(a0)
80000cb4: 57 c0 02 5e  	vmv.v.x	v0, t0
80000cb8: 67 80 00 00  	ret

80000cbc <__builtin_riscv_global_offset_y>:
80000cbc: 73 25 30 80  	csrr	a0, 2051
80000cc0: 83 22 85 02  	lw	t0, 40(a0)
80000cc4: 57 c0 02 5e  	vmv.v.x	v0, t0
80000cc8: 67 80 00 00  	ret

80000ccc <__builtin_riscv_global_offset_z>:
80000ccc: 73 25 30 80  	csrr	a0, 2051
80000cd0: 83 22 c5 02  	lw	t0, 44(a0)
80000cd4: 57 c0 02 5e  	vmv.v.x	v0, t0
80000cd8: 67 80 00 00  	ret

80000cdc <__builtin_riscv_num_groups_x>:
80000cdc: 73 25 30 80  	csrr	a0, 2051
80000ce0: 03 23 c5 00  	lw	t1, 12(a0)
80000ce4: 83 22 85 01  	lw	t0, 24(a0)
80000ce8: 33 53 53 02  	divu	t1, t1, t0
80000cec: 57 40 03 5e  	vmv.v.x	v0, t1
80000cf0: 67 80 00 00  	ret

80000cf4 <__builtin_riscv_num_groups_y>:
80000cf4: 73 25 30 80  	csrr	a0, 2051
80000cf8: 03 23 05 01  	lw	t1, 16(a0)
80000cfc: 83 22 c5 01  	lw	t0, 28(a0)
80000d00: 33 53 53 02  	divu	t1, t1, t0
80000d04: 57 40 03 5e  	vmv.v.x	v0, t1
80000d08: 67 80 00 00  	ret

80000d0c <__builtin_riscv_num_groups_z>:
80000d0c: 73 25 30 80  	csrr	a0, 2051
80000d10: 03 23 45 01  	lw	t1, 20(a0)
80000d14: 83 23 05 02  	lw	t2, 32(a0)
80000d18: 33 53 73 02  	divu	t1, t1, t2
80000d1c: 57 40 03 5e  	vmv.v.x	v0, t1
80000d20: 67 80 00 00  	ret

80000d24 <__builtin_riscv_work_dim>:
80000d24: 73 25 30 80  	csrr	a0, 2051
80000d28: 83 22 85 00  	lw	t0, 8(a0)
80000d2c: 57 c0 02 5e  	vmv.v.x	v0, t0
80000d30: 67 80 00 00  	ret
