// Seed: 3759247433
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  output supply0 id_1;
  assign id_2 = id_3;
  assign id_1 = 1;
endmodule
module module_1 #(
    parameter id_1 = 32'd25,
    parameter id_4 = 32'd97,
    parameter id_6 = 32'd83
) (
    output tri id_0,
    input  wor _id_1
);
  logic [7:0] id_3, _id_4;
  buf primCall (id_0, id_3);
  wire [(  id_1  ) : id_1] id_5;
  assign id_3[-1] = -1 == id_4;
  parameter id_6 = 1;
  wire [id_6 : id_4] id_7;
  module_0 modCall_1 (
      id_7,
      id_5,
      id_7
  );
  supply0 id_8;
  ;
  assign id_8 = id_3 ? -1 : id_3;
endmodule
