INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Fri Aug  2 18:07:30 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : matrix
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.187ns  (required time - arrival time)
  Source:                 oehb8/data_reg_reg[6]_inv/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            tehb1/fifo/Memory_reg_0_7_0_5/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        4.385ns  (logic 0.779ns (17.765%)  route 3.606ns (82.235%))
  Logic Levels:           8  (CARRY4=1 LUT2=2 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 6.510 - 6.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=716, unset)          0.537     0.537    oehb8/clk
                         FDPE                                         r  oehb8/data_reg_reg[6]_inv/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.175     0.712 r  oehb8/data_reg_reg[6]_inv/Q
                         net (fo=1, unplaced)         0.668     1.380    cmpi4/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.303     1.683 r  cmpi4/dataOutArray[0]0_carry/CO[3]
                         net (fo=14, unplaced)        0.679     2.362    oehb8/CO[0]
                         LUT6 (Prop_lut6_I0_O)        0.043     2.405 r  oehb8/data_reg[0]_i_2__2/O
                         net (fo=6, unplaced)         0.302     2.707    control_merge7/oehb1/data_reg_reg[0]_2
                         LUT5 (Prop_lut5_I3_O)        0.043     2.750 f  control_merge7/oehb1/Memory_reg_0_15_0_0_i_4/O
                         net (fo=15, unplaced)        0.323     3.073    control_merge8/oehb1/validArray_reg[0]_1
                         LUT5 (Prop_lut5_I4_O)        0.043     3.116 r  control_merge8/oehb1/Memory_reg_0_15_0_0_i_1/O
                         net (fo=19, unplaced)        0.466     3.582    control_merge8/oehb1/data_reg_reg[0]_0
                         LUT5 (Prop_lut5_I0_O)        0.043     3.625 f  control_merge8/oehb1/inA_ce1_INST_0_i_2/O
                         net (fo=11, unplaced)        0.316     3.941    fork5/generateBlocks[0].regblock/Empty_reg
                         LUT2 (Prop_lut2_I1_O)        0.043     3.984 r  fork5/generateBlocks[0].regblock/inA_ce1_INST_0_i_1/O
                         net (fo=6, unplaced)         0.302     4.286    tehb1/fifo/Empty_reg_2
                         LUT5 (Prop_lut5_I1_O)        0.043     4.329 r  tehb1/fifo/Tail[2]_i_2/O
                         net (fo=4, unplaced)         0.294     4.623    tehb1/fifo/WriteEn8_out
                         LUT2 (Prop_lut2_I0_O)        0.043     4.666 r  tehb1/fifo/Memory_reg_0_7_0_5_i_1/O
                         net (fo=24, unplaced)        0.256     4.922    tehb1/fifo/Memory_reg_0_7_0_5/WE
                         RAMD32                                       r  tehb1/fifo/Memory_reg_0_7_0_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000 r  
                                                      0.000     6.000 r  clk (IN)
                         net (fo=716, unset)          0.510     6.510    tehb1/fifo/Memory_reg_0_7_0_5/WCLK
                         RAMD32                                       r  tehb1/fifo/Memory_reg_0_7_0_5/RAMA/CLK
                         clock pessimism              0.000     6.510    
                         clock uncertainty           -0.035     6.475    
                         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.366     6.109    tehb1/fifo/Memory_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          6.109    
                         arrival time                          -4.922    
  -------------------------------------------------------------------
                         slack                                  1.187    




report_timing: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2499.852 ; gain = 156.887 ; free physical = 188165 ; free virtual = 249498
