|top
CLOCK_50 => clock_synchronizer:sw_clk_sync.clk
CLOCK_50 => result[0].CLK
CLOCK_50 => result[1].CLK
CLOCK_50 => result[2].CLK
CLOCK_50 => result[3].CLK
CLOCK_50 => result[4].CLK
CLOCK_50 => result[5].CLK
CLOCK_50 => result[6].CLK
CLOCK_50 => result[7].CLK
CLOCK_50 => result[8].CLK
CLOCK_50 => result[9].CLK
CLOCK_50 => result[10].CLK
CLOCK_50 => result[11].CLK
CLOCK_50 => rising_edge_synchronizer:detect_exe.clk
CLOCK_50 => rising_edge_synchronizer:detect_ms.clk
CLOCK_50 => rising_edge_synchronizer:detect_mr.clk
CLOCK_50 => fsm:state_machine.clock
CLOCK_50 => memory:RAM.clk
CLOCK_50 => alu:calc_unit.clk
CLOCK_50 => three_digit_display:disp.clk
SW[0] => clock_synchronizer:sw_clk_sync.async_in[0]
SW[1] => clock_synchronizer:sw_clk_sync.async_in[1]
SW[2] => clock_synchronizer:sw_clk_sync.async_in[2]
SW[3] => clock_synchronizer:sw_clk_sync.async_in[3]
SW[4] => clock_synchronizer:sw_clk_sync.async_in[4]
SW[5] => clock_synchronizer:sw_clk_sync.async_in[5]
SW[6] => clock_synchronizer:sw_clk_sync.async_in[6]
SW[7] => clock_synchronizer:sw_clk_sync.async_in[7]
SW[8] => clock_synchronizer:sw_clk_sync.async_in[8]
SW[9] => clock_synchronizer:sw_clk_sync.async_in[9]
KEY[0] => clock_synchronizer:sw_clk_sync.reset_n
KEY[0] => rising_edge_synchronizer:detect_exe.reset_n
KEY[0] => rising_edge_synchronizer:detect_ms.reset_n
KEY[0] => rising_edge_synchronizer:detect_mr.reset_n
KEY[0] => fsm:state_machine.reset_n
KEY[0] => three_digit_display:disp.reset_n
KEY[0] => alu:calc_unit.reset
KEY[1] => rising_edge_synchronizer:detect_mr.input
KEY[2] => rising_edge_synchronizer:detect_ms.input
KEY[3] => rising_edge_synchronizer:detect_exe.input
LEDR[0] << fsm:state_machine.led_state[0]
LEDR[1] << fsm:state_machine.led_state[1]
LEDR[2] << fsm:state_machine.led_state[2]
LEDR[3] << fsm:state_machine.led_state[3]
LEDR[4] << fsm:state_machine.led_state[4]
LEDR[5] << fsm:state_machine.led_state[5]
LEDR[6] << fsm:state_machine.led_state[6]
LEDR[7] << fsm:state_machine.led_state[7]
LEDR[8] << fsm:state_machine.led_state[8]
HEX0[0] << three_digit_display:disp.ones[0]
HEX0[1] << three_digit_display:disp.ones[1]
HEX0[2] << three_digit_display:disp.ones[2]
HEX0[3] << three_digit_display:disp.ones[3]
HEX0[4] << three_digit_display:disp.ones[4]
HEX0[5] << three_digit_display:disp.ones[5]
HEX0[6] << three_digit_display:disp.ones[6]
HEX2[0] << three_digit_display:disp.tens[0]
HEX2[1] << three_digit_display:disp.tens[1]
HEX2[2] << three_digit_display:disp.tens[2]
HEX2[3] << three_digit_display:disp.tens[3]
HEX2[4] << three_digit_display:disp.tens[4]
HEX2[5] << three_digit_display:disp.tens[5]
HEX2[6] << three_digit_display:disp.tens[6]
HEX4[0] << three_digit_display:disp.hundreds[0]
HEX4[1] << three_digit_display:disp.hundreds[1]
HEX4[2] << three_digit_display:disp.hundreds[2]
HEX4[3] << three_digit_display:disp.hundreds[3]
HEX4[4] << three_digit_display:disp.hundreds[4]
HEX4[5] << three_digit_display:disp.hundreds[5]
HEX4[6] << three_digit_display:disp.hundreds[6]


|top|clock_synchronizer:sw_clk_sync
clk => prev_data_2[0].CLK
clk => prev_data_2[1].CLK
clk => prev_data_2[2].CLK
clk => prev_data_2[3].CLK
clk => prev_data_2[4].CLK
clk => prev_data_2[5].CLK
clk => prev_data_2[6].CLK
clk => prev_data_2[7].CLK
clk => prev_data_2[8].CLK
clk => prev_data_2[9].CLK
clk => prev_data_1[0].CLK
clk => prev_data_1[1].CLK
clk => prev_data_1[2].CLK
clk => prev_data_1[3].CLK
clk => prev_data_1[4].CLK
clk => prev_data_1[5].CLK
clk => prev_data_1[6].CLK
clk => prev_data_1[7].CLK
clk => prev_data_1[8].CLK
clk => prev_data_1[9].CLK
reset_n => prev_data_2[0].ACLR
reset_n => prev_data_2[1].ACLR
reset_n => prev_data_2[2].ACLR
reset_n => prev_data_2[3].ACLR
reset_n => prev_data_2[4].ACLR
reset_n => prev_data_2[5].ACLR
reset_n => prev_data_2[6].ACLR
reset_n => prev_data_2[7].ACLR
reset_n => prev_data_2[8].ACLR
reset_n => prev_data_2[9].ACLR
reset_n => prev_data_1[0].ACLR
reset_n => prev_data_1[1].ACLR
reset_n => prev_data_1[2].ACLR
reset_n => prev_data_1[3].ACLR
reset_n => prev_data_1[4].ACLR
reset_n => prev_data_1[5].ACLR
reset_n => prev_data_1[6].ACLR
reset_n => prev_data_1[7].ACLR
reset_n => prev_data_1[8].ACLR
reset_n => prev_data_1[9].ACLR
async_in[0] => prev_data_1[0].DATAIN
async_in[1] => prev_data_1[1].DATAIN
async_in[2] => prev_data_1[2].DATAIN
async_in[3] => prev_data_1[3].DATAIN
async_in[4] => prev_data_1[4].DATAIN
async_in[5] => prev_data_1[5].DATAIN
async_in[6] => prev_data_1[6].DATAIN
async_in[7] => prev_data_1[7].DATAIN
async_in[8] => prev_data_1[8].DATAIN
async_in[9] => prev_data_1[9].DATAIN
sync_out[0] <= prev_data_2[0].DB_MAX_OUTPUT_PORT_TYPE
sync_out[1] <= prev_data_2[1].DB_MAX_OUTPUT_PORT_TYPE
sync_out[2] <= prev_data_2[2].DB_MAX_OUTPUT_PORT_TYPE
sync_out[3] <= prev_data_2[3].DB_MAX_OUTPUT_PORT_TYPE
sync_out[4] <= prev_data_2[4].DB_MAX_OUTPUT_PORT_TYPE
sync_out[5] <= prev_data_2[5].DB_MAX_OUTPUT_PORT_TYPE
sync_out[6] <= prev_data_2[6].DB_MAX_OUTPUT_PORT_TYPE
sync_out[7] <= prev_data_2[7].DB_MAX_OUTPUT_PORT_TYPE
sync_out[8] <= prev_data_2[8].DB_MAX_OUTPUT_PORT_TYPE
sync_out[9] <= prev_data_2[9].DB_MAX_OUTPUT_PORT_TYPE


|top|rising_edge_synchronizer:detect_exe
clk => input_zzz.CLK
clk => edge~reg0.CLK
clk => input_zz.CLK
clk => input_z.CLK
reset_n => input_zzz.PRESET
reset_n => edge~reg0.ACLR
reset_n => input_zz.PRESET
reset_n => input_z.PRESET
input => input_z.DATAIN
edge <= edge~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|rising_edge_synchronizer:detect_ms
clk => input_zzz.CLK
clk => edge~reg0.CLK
clk => input_zz.CLK
clk => input_z.CLK
reset_n => input_zzz.PRESET
reset_n => edge~reg0.ACLR
reset_n => input_zz.PRESET
reset_n => input_z.PRESET
input => input_z.DATAIN
edge <= edge~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|rising_edge_synchronizer:detect_mr
clk => input_zzz.CLK
clk => edge~reg0.CLK
clk => input_zz.CLK
clk => input_z.CLK
reset_n => input_zzz.PRESET
reset_n => edge~reg0.ACLR
reset_n => input_zz.PRESET
reset_n => input_z.PRESET
input => input_z.DATAIN
edge <= edge~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|fsm:state_machine
clock => curr_state~1.DATAIN
reset_n => curr_state~3.DATAIN
exe_en => next_state.DATAA
exe_en => next_state.DATAA
ms_en => next_state.OUTPUTSELECT
ms_en => next_state.OUTPUTSELECT
ms_en => next_state.OUTPUTSELECT
ms_en => next_state.WR_SAVE_MEM.DATAB
mr_en => next_state.OUTPUTSELECT
mr_en => next_state.OUTPUTSELECT
mr_en => next_state.DATAA
led_state[0] <= led_state[0].DB_MAX_OUTPUT_PORT_TYPE
led_state[1] <= led_state[1].DB_MAX_OUTPUT_PORT_TYPE
led_state[2] <= led_state[2].DB_MAX_OUTPUT_PORT_TYPE
led_state[3] <= led_state[3].DB_MAX_OUTPUT_PORT_TYPE
led_state[4] <= led_state[4].DB_MAX_OUTPUT_PORT_TYPE
led_state[5] <= <GND>
led_state[6] <= led_state[6].DB_MAX_OUTPUT_PORT_TYPE
led_state[7] <= <GND>
led_state[8] <= <GND>
load_saved_data <= load_saved_data.DB_MAX_OUTPUT_PORT_TYPE
en_result_reg <= en_result_reg.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[0] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[1] <= <GND>
mem_write_en <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|top|memory:RAM
clk => RAM~10.CLK
clk => RAM~0.CLK
clk => RAM~1.CLK
clk => RAM~2.CLK
clk => RAM~3.CLK
clk => RAM~4.CLK
clk => RAM~5.CLK
clk => RAM~6.CLK
clk => RAM~7.CLK
clk => RAM~8.CLK
clk => RAM~9.CLK
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => RAM.CLK0
we => RAM~10.DATAIN
we => RAM.WE
addr[0] => RAM~1.DATAIN
addr[0] => RAM.WADDR
addr[0] => RAM.RADDR
addr[1] => RAM~0.DATAIN
addr[1] => RAM.WADDR1
addr[1] => RAM.RADDR1
din[0] => RAM~9.DATAIN
din[0] => RAM.DATAIN
din[1] => RAM~8.DATAIN
din[1] => RAM.DATAIN1
din[2] => RAM~7.DATAIN
din[2] => RAM.DATAIN2
din[3] => RAM~6.DATAIN
din[3] => RAM.DATAIN3
din[4] => RAM~5.DATAIN
din[4] => RAM.DATAIN4
din[5] => RAM~4.DATAIN
din[5] => RAM.DATAIN5
din[6] => RAM~3.DATAIN
din[6] => RAM.DATAIN6
din[7] => RAM~2.DATAIN
din[7] => RAM.DATAIN7
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|alu:calc_unit
clk => result_temp[0].CLK
clk => result_temp[1].CLK
clk => result_temp[2].CLK
clk => result_temp[3].CLK
clk => result_temp[4].CLK
clk => result_temp[5].CLK
clk => result_temp[6].CLK
clk => result_temp[7].CLK
reset => result_temp[0].ACLR
reset => result_temp[1].ACLR
reset => result_temp[2].ACLR
reset => result_temp[3].ACLR
reset => result_temp[4].ACLR
reset => result_temp[5].ACLR
reset => result_temp[6].ACLR
reset => result_temp[7].ACLR
a[0] => Add0.IN8
a[0] => Add1.IN16
a[0] => Mult0.IN7
a[0] => Div0.IN23
a[1] => Add0.IN7
a[1] => Add1.IN15
a[1] => Mult0.IN6
a[1] => Div0.IN22
a[2] => Add0.IN6
a[2] => Add1.IN14
a[2] => Mult0.IN5
a[2] => Div0.IN21
a[3] => Add0.IN5
a[3] => Add1.IN13
a[3] => Mult0.IN4
a[3] => Div0.IN20
a[4] => Add0.IN4
a[4] => Add1.IN12
a[4] => Mult0.IN3
a[4] => Div0.IN19
a[5] => Add0.IN3
a[5] => Add1.IN11
a[5] => Mult0.IN2
a[5] => Div0.IN18
a[6] => Add0.IN2
a[6] => Add1.IN10
a[6] => Mult0.IN1
a[6] => Div0.IN17
a[7] => Add0.IN1
a[7] => Add1.IN9
a[7] => Mult0.IN0
a[7] => Div0.IN16
b[0] => Add0.IN16
b[0] => Mult0.IN15
b[0] => Div0.IN31
b[0] => Add1.IN8
b[1] => Add0.IN15
b[1] => Mult0.IN14
b[1] => Div0.IN30
b[1] => Add1.IN7
b[2] => Add0.IN14
b[2] => Mult0.IN13
b[2] => Div0.IN29
b[2] => Add1.IN6
b[3] => Add0.IN13
b[3] => Mult0.IN12
b[3] => Div0.IN28
b[3] => Add1.IN5
b[4] => Add0.IN12
b[4] => Mult0.IN11
b[4] => Div0.IN27
b[4] => Add1.IN4
b[5] => Add0.IN11
b[5] => Mult0.IN10
b[5] => Div0.IN26
b[5] => Add1.IN3
b[6] => Add0.IN10
b[6] => Mult0.IN9
b[6] => Div0.IN25
b[6] => Add1.IN2
b[7] => Add0.IN9
b[7] => Mult0.IN8
b[7] => Div0.IN24
b[7] => Add1.IN1
op[0] => Equal0.IN1
op[0] => Equal1.IN1
op[0] => Equal2.IN0
op[0] => Equal3.IN1
op[1] => Equal0.IN0
op[1] => Equal1.IN0
op[1] => Equal2.IN1
op[1] => Equal3.IN0
result[0] <= result_temp[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_temp[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_temp[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_temp[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_temp[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_temp[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_temp[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_temp[7].DB_MAX_OUTPUT_PORT_TYPE


|top|three_digit_display:disp
reset_n => hundreds_bcd[0].PRESET
reset_n => hundreds_bcd[1].PRESET
reset_n => hundreds_bcd[2].PRESET
reset_n => hundreds_bcd[3].PRESET
reset_n => tens_bcd[0].PRESET
reset_n => tens_bcd[1].PRESET
reset_n => tens_bcd[2].PRESET
reset_n => tens_bcd[3].PRESET
reset_n => ones_bcd[0].PRESET
reset_n => ones_bcd[1].PRESET
reset_n => ones_bcd[2].PRESET
reset_n => ones_bcd[3].PRESET
clk => hundreds_bcd[0].CLK
clk => hundreds_bcd[1].CLK
clk => hundreds_bcd[2].CLK
clk => hundreds_bcd[3].CLK
clk => tens_bcd[0].CLK
clk => tens_bcd[1].CLK
clk => tens_bcd[2].CLK
clk => tens_bcd[3].CLK
clk => ones_bcd[0].CLK
clk => ones_bcd[1].CLK
clk => ones_bcd[2].CLK
clk => ones_bcd[3].CLK
input[0] => ones_bcd[0].DATAIN
input[1] => LessThan15.IN8
input[1] => Add15.IN8
input[1] => bcd.DATAA
input[2] => LessThan12.IN8
input[2] => Add12.IN8
input[2] => bcd.DATAA
input[3] => LessThan9.IN8
input[3] => Add9.IN8
input[3] => bcd.DATAA
input[4] => LessThan7.IN8
input[4] => Add7.IN8
input[4] => bcd.DATAA
input[5] => LessThan5.IN8
input[5] => Add5.IN8
input[5] => bcd.DATAA
input[6] => LessThan3.IN8
input[6] => Add3.IN8
input[6] => bcd.DATAA
input[7] => LessThan2.IN8
input[7] => Add2.IN8
input[7] => bcd.DATAA
input[8] => LessThan1.IN8
input[8] => Add1.IN8
input[8] => bcd.DATAA
input[9] => LessThan0.IN6
input[9] => Add0.IN6
input[9] => bcd.DATAA
input[10] => LessThan0.IN5
input[10] => Add0.IN5
input[10] => bcd.DATAA
input[11] => LessThan0.IN4
input[11] => Add0.IN4
input[11] => bcd.DATAA
ones[0] <= seven_seg:disp0.seven_seg_out[0]
ones[1] <= seven_seg:disp0.seven_seg_out[1]
ones[2] <= seven_seg:disp0.seven_seg_out[2]
ones[3] <= seven_seg:disp0.seven_seg_out[3]
ones[4] <= seven_seg:disp0.seven_seg_out[4]
ones[5] <= seven_seg:disp0.seven_seg_out[5]
ones[6] <= seven_seg:disp0.seven_seg_out[6]
tens[0] <= seven_seg:disp2.seven_seg_out[0]
tens[1] <= seven_seg:disp2.seven_seg_out[1]
tens[2] <= seven_seg:disp2.seven_seg_out[2]
tens[3] <= seven_seg:disp2.seven_seg_out[3]
tens[4] <= seven_seg:disp2.seven_seg_out[4]
tens[5] <= seven_seg:disp2.seven_seg_out[5]
tens[6] <= seven_seg:disp2.seven_seg_out[6]
hundreds[0] <= seven_seg:disp4.seven_seg_out[0]
hundreds[1] <= seven_seg:disp4.seven_seg_out[1]
hundreds[2] <= seven_seg:disp4.seven_seg_out[2]
hundreds[3] <= seven_seg:disp4.seven_seg_out[3]
hundreds[4] <= seven_seg:disp4.seven_seg_out[4]
hundreds[5] <= seven_seg:disp4.seven_seg_out[5]
hundreds[6] <= seven_seg:disp4.seven_seg_out[6]


|top|three_digit_display:disp|seven_seg:disp0
enable => seven_seg_out.OUTPUTSELECT
enable => seven_seg_out.OUTPUTSELECT
enable => seven_seg_out.OUTPUTSELECT
enable => seven_seg_out.OUTPUTSELECT
enable => seven_seg_out.OUTPUTSELECT
enable => seven_seg_out.OUTPUTSELECT
enable => seven_seg_out.OUTPUTSELECT
bcd[0] => Mux0.IN19
bcd[0] => Mux1.IN19
bcd[0] => Mux2.IN19
bcd[0] => Mux3.IN19
bcd[0] => Mux4.IN19
bcd[0] => Mux5.IN19
bcd[0] => Mux6.IN19
bcd[1] => Mux0.IN18
bcd[1] => Mux1.IN18
bcd[1] => Mux2.IN18
bcd[1] => Mux3.IN18
bcd[1] => Mux4.IN18
bcd[1] => Mux5.IN18
bcd[1] => Mux6.IN18
bcd[2] => Mux0.IN17
bcd[2] => Mux1.IN17
bcd[2] => Mux2.IN17
bcd[2] => Mux3.IN17
bcd[2] => Mux4.IN17
bcd[2] => Mux5.IN17
bcd[2] => Mux6.IN17
bcd[3] => Mux0.IN16
bcd[3] => Mux1.IN16
bcd[3] => Mux2.IN16
bcd[3] => Mux3.IN16
bcd[3] => Mux4.IN16
bcd[3] => Mux5.IN16
bcd[3] => Mux6.IN16
seven_seg_out[0] <= seven_seg_out.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_out[1] <= seven_seg_out.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_out[2] <= seven_seg_out.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_out[3] <= seven_seg_out.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_out[4] <= seven_seg_out.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_out[5] <= seven_seg_out.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_out[6] <= seven_seg_out.DB_MAX_OUTPUT_PORT_TYPE


|top|three_digit_display:disp|seven_seg:disp2
enable => seven_seg_out.OUTPUTSELECT
enable => seven_seg_out.OUTPUTSELECT
enable => seven_seg_out.OUTPUTSELECT
enable => seven_seg_out.OUTPUTSELECT
enable => seven_seg_out.OUTPUTSELECT
enable => seven_seg_out.OUTPUTSELECT
enable => seven_seg_out.OUTPUTSELECT
bcd[0] => Mux0.IN19
bcd[0] => Mux1.IN19
bcd[0] => Mux2.IN19
bcd[0] => Mux3.IN19
bcd[0] => Mux4.IN19
bcd[0] => Mux5.IN19
bcd[0] => Mux6.IN19
bcd[1] => Mux0.IN18
bcd[1] => Mux1.IN18
bcd[1] => Mux2.IN18
bcd[1] => Mux3.IN18
bcd[1] => Mux4.IN18
bcd[1] => Mux5.IN18
bcd[1] => Mux6.IN18
bcd[2] => Mux0.IN17
bcd[2] => Mux1.IN17
bcd[2] => Mux2.IN17
bcd[2] => Mux3.IN17
bcd[2] => Mux4.IN17
bcd[2] => Mux5.IN17
bcd[2] => Mux6.IN17
bcd[3] => Mux0.IN16
bcd[3] => Mux1.IN16
bcd[3] => Mux2.IN16
bcd[3] => Mux3.IN16
bcd[3] => Mux4.IN16
bcd[3] => Mux5.IN16
bcd[3] => Mux6.IN16
seven_seg_out[0] <= seven_seg_out.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_out[1] <= seven_seg_out.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_out[2] <= seven_seg_out.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_out[3] <= seven_seg_out.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_out[4] <= seven_seg_out.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_out[5] <= seven_seg_out.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_out[6] <= seven_seg_out.DB_MAX_OUTPUT_PORT_TYPE


|top|three_digit_display:disp|seven_seg:disp4
enable => seven_seg_out.OUTPUTSELECT
enable => seven_seg_out.OUTPUTSELECT
enable => seven_seg_out.OUTPUTSELECT
enable => seven_seg_out.OUTPUTSELECT
enable => seven_seg_out.OUTPUTSELECT
enable => seven_seg_out.OUTPUTSELECT
enable => seven_seg_out.OUTPUTSELECT
bcd[0] => Mux0.IN19
bcd[0] => Mux1.IN19
bcd[0] => Mux2.IN19
bcd[0] => Mux3.IN19
bcd[0] => Mux4.IN19
bcd[0] => Mux5.IN19
bcd[0] => Mux6.IN19
bcd[1] => Mux0.IN18
bcd[1] => Mux1.IN18
bcd[1] => Mux2.IN18
bcd[1] => Mux3.IN18
bcd[1] => Mux4.IN18
bcd[1] => Mux5.IN18
bcd[1] => Mux6.IN18
bcd[2] => Mux0.IN17
bcd[2] => Mux1.IN17
bcd[2] => Mux2.IN17
bcd[2] => Mux3.IN17
bcd[2] => Mux4.IN17
bcd[2] => Mux5.IN17
bcd[2] => Mux6.IN17
bcd[3] => Mux0.IN16
bcd[3] => Mux1.IN16
bcd[3] => Mux2.IN16
bcd[3] => Mux3.IN16
bcd[3] => Mux4.IN16
bcd[3] => Mux5.IN16
bcd[3] => Mux6.IN16
seven_seg_out[0] <= seven_seg_out.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_out[1] <= seven_seg_out.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_out[2] <= seven_seg_out.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_out[3] <= seven_seg_out.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_out[4] <= seven_seg_out.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_out[5] <= seven_seg_out.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_out[6] <= seven_seg_out.DB_MAX_OUTPUT_PORT_TYPE


