#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000026df1e35ff0 .scope module, "tb" "tb" 2 1;
 .timescale 0 0;
v0000026df1eb37c0_0 .var "clk", 0 0;
v0000026df1eb3680_0 .var "reset", 0 0;
S_0000026df1e36180 .scope module, "uut" "mips" 2 3, 3 1 0, S_0000026df1e35ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
L_0000026df1e3c9f0 .functor AND 1, v0000026df1ea50a0_0, L_0000026df1eb3540, C4<1>, C4<1>;
v0000026df1eaf8e0_0 .net *"_ivl_17", 29 0, L_0000026df1eb4440;  1 drivers
L_0000026df1f601a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000026df1eafd40_0 .net/2u *"_ivl_18", 1 0, L_0000026df1f601a8;  1 drivers
v0000026df1eae940_0 .net "alu_control_signal", 2 0, v0000026df1e4b870_0;  1 drivers
v0000026df1eaf980_0 .net "alu_op", 1 0, v0000026df1ea4c40_0;  1 drivers
v0000026df1eaf660_0 .net "alu_result", 31 0, v0000026df1ea5960_0;  1 drivers
v0000026df1eafac0_0 .net "alu_src", 0 0, v0000026df1ea51e0_0;  1 drivers
v0000026df1eaf0c0_0 .net "alu_src_b", 31 0, L_0000026df1eb3b80;  1 drivers
v0000026df1eae580_0 .net "branch", 0 0, v0000026df1ea50a0_0;  1 drivers
v0000026df1eaf160_0 .net "clk", 0 0, v0000026df1eb37c0_0;  1 drivers
v0000026df1eaed00_0 .net "instr", 31 0, L_0000026df1e3c3d0;  1 drivers
v0000026df1eafde0_0 .net "jump", 0 0, v0000026df1ea4600_0;  1 drivers
v0000026df1eae9e0_0 .net "jump_address", 31 0, L_0000026df1eb4580;  1 drivers
v0000026df1eae440_0 .net "mem_read", 0 0, v0000026df1ea5140_0;  1 drivers
v0000026df1eaec60_0 .net "mem_read_data", 31 0, L_0000026df1e3c440;  1 drivers
v0000026df1eae120_0 .net "mem_to_reg", 0 0, v0000026df1ea5c80_0;  1 drivers
v0000026df1eae1c0_0 .net "mem_write", 0 0, v0000026df1ea4f60_0;  1 drivers
v0000026df1eae260_0 .net "pc_branch", 31 0, L_0000026df1eb2e60;  1 drivers
v0000026df1eae300_0 .net "pc_current", 31 0, v0000026df1eaea80_0;  1 drivers
v0000026df1eae3a0_0 .net "pc_jump", 31 0, L_0000026df1eb41c0;  1 drivers
v0000026df1eae620_0 .net "pc_next", 31 0, L_0000026df1eb46c0;  1 drivers
v0000026df1eb3720_0 .net "pc_plus4", 31 0, L_0000026df1eb4080;  1 drivers
v0000026df1eb4300_0 .net "pc_src", 0 0, L_0000026df1e3c9f0;  1 drivers
v0000026df1eb3360_0 .net "reg_data1", 31 0, L_0000026df1e3cd00;  1 drivers
v0000026df1eb3180_0 .net "reg_data2", 31 0, L_0000026df1e3cd70;  1 drivers
v0000026df1eb3900_0 .net "reg_dst", 0 0, v0000026df1ea44c0_0;  1 drivers
v0000026df1eb2f00_0 .net "reg_write", 0 0, v0000026df1ea5a00_0;  1 drivers
v0000026df1eb44e0_0 .net "reset", 0 0, v0000026df1eb3680_0;  1 drivers
v0000026df1eb3220_0 .net "sign_ext_imm", 31 0, L_0000026df1eb28c0;  1 drivers
v0000026df1eb3a40_0 .net "write_back_data", 31 0, L_0000026df1eb3f40;  1 drivers
v0000026df1eb3ae0_0 .net "write_reg", 4 0, L_0000026df1eb3400;  1 drivers
v0000026df1eb2fa0_0 .net "zero_flag", 0 0, L_0000026df1eb3540;  1 drivers
L_0000026df1eb3ea0 .part L_0000026df1e3c3d0, 26, 6;
L_0000026df1eb3d60 .part L_0000026df1e3c3d0, 21, 5;
L_0000026df1eb4260 .part L_0000026df1e3c3d0, 16, 5;
L_0000026df1eb39a0 .part L_0000026df1e3c3d0, 0, 16;
L_0000026df1eb3c20 .part L_0000026df1e3c3d0, 0, 6;
L_0000026df1eb2a00 .part L_0000026df1e3c3d0, 16, 5;
L_0000026df1eb3fe0 .part L_0000026df1e3c3d0, 11, 5;
L_0000026df1eb4440 .part L_0000026df1eb28c0, 0, 30;
L_0000026df1eb4120 .concat [ 2 30 0 0], L_0000026df1f601a8, L_0000026df1eb4440;
L_0000026df1eb4620 .part L_0000026df1e3c3d0, 0, 26;
S_0000026df1e37530 .scope module, "alu_ctrl" "alu_control" 3 73, 4 1 0, S_0000026df1e36180;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "alu_op";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /OUTPUT 3 "alu_control_signal";
v0000026df1e4b870_0 .var "alu_control_signal", 2 0;
v0000026df1e4c090_0 .net "alu_op", 1 0, v0000026df1ea4c40_0;  alias, 1 drivers
v0000026df1e4c590_0 .net "funct", 5 0, L_0000026df1eb3c20;  1 drivers
E_0000026df1e4e0a0 .event anyedge, v0000026df1e4c090_0, v0000026df1e4c590_0;
S_0000026df1e376c0 .scope module, "alu_src_mux" "mux_2to1" 3 65, 5 1 0, S_0000026df1e36180;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
P_0000026df1e4e060 .param/l "WIDTH" 0 5 1, +C4<00000000000000000000000000100000>;
v0000026df1e4c630_0 .net "in0", 31 0, L_0000026df1e3cd70;  alias, 1 drivers
v0000026df1e4c6d0_0 .net "in1", 31 0, L_0000026df1eb28c0;  alias, 1 drivers
v0000026df1e4c770_0 .net "out", 31 0, L_0000026df1eb3b80;  alias, 1 drivers
v0000026df1ea42e0_0 .net "sel", 0 0, v0000026df1ea51e0_0;  alias, 1 drivers
L_0000026df1eb3b80 .functor MUXZ 32, L_0000026df1e3cd70, L_0000026df1eb28c0, v0000026df1ea51e0_0, C4<>;
S_0000026df1e30d40 .scope module, "arithmetic_logic_unit" "ALU" 3 80, 6 1 0, S_0000026df1e36180;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 3 "alu_control";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
L_0000026df1f60118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026df1ea4d80_0 .net/2u *"_ivl_0", 31 0, L_0000026df1f60118;  1 drivers
v0000026df1ea4880_0 .net "a", 31 0, L_0000026df1e3cd00;  alias, 1 drivers
v0000026df1ea4560_0 .net "alu_control", 2 0, v0000026df1e4b870_0;  alias, 1 drivers
v0000026df1ea5be0_0 .net "b", 31 0, L_0000026df1eb3b80;  alias, 1 drivers
v0000026df1ea5960_0 .var "result", 31 0;
v0000026df1ea4b00_0 .net "zero", 0 0, L_0000026df1eb3540;  alias, 1 drivers
E_0000026df1e4e7a0 .event anyedge, v0000026df1e4b870_0, v0000026df1ea4880_0, v0000026df1e4c770_0;
L_0000026df1eb3540 .cmp/eq 32, v0000026df1ea5960_0, L_0000026df1f60118;
S_0000026df1e30ed0 .scope module, "branch_adder" "adder" 3 120, 7 1 0, S_0000026df1e36180;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
v0000026df1ea49c0_0 .net "a", 31 0, L_0000026df1eb4080;  alias, 1 drivers
v0000026df1ea4a60_0 .net "b", 31 0, L_0000026df1eb4120;  1 drivers
v0000026df1ea5dc0_0 .net "out", 31 0, L_0000026df1eb2e60;  alias, 1 drivers
L_0000026df1eb2e60 .arith/sum 32, L_0000026df1eb4080, L_0000026df1eb4120;
S_0000026df1e1f470 .scope module, "branch_mux" "mux_2to1" 3 130, 5 1 0, S_0000026df1e36180;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
P_0000026df1e4dba0 .param/l "WIDTH" 0 5 1, +C4<00000000000000000000000000100000>;
v0000026df1ea5b40_0 .net "in0", 31 0, L_0000026df1eb4080;  alias, 1 drivers
v0000026df1ea4ec0_0 .net "in1", 31 0, L_0000026df1eb2e60;  alias, 1 drivers
v0000026df1ea5000_0 .net "out", 31 0, L_0000026df1eb41c0;  alias, 1 drivers
v0000026df1ea5280_0 .net "sel", 0 0, L_0000026df1e3c9f0;  alias, 1 drivers
L_0000026df1eb41c0 .functor MUXZ 32, L_0000026df1eb4080, L_0000026df1eb2e60, L_0000026df1e3c9f0, C4<>;
S_0000026df1e1f600 .scope module, "control_unit" "control" 3 33, 8 1 0, S_0000026df1e36180;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /OUTPUT 1 "reg_dst";
    .port_info 2 /OUTPUT 1 "alu_src";
    .port_info 3 /OUTPUT 1 "mem_to_reg";
    .port_info 4 /OUTPUT 1 "reg_write";
    .port_info 5 /OUTPUT 1 "mem_read";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "branch";
    .port_info 8 /OUTPUT 2 "alu_op";
    .port_info 9 /OUTPUT 1 "jump";
v0000026df1ea4c40_0 .var "alu_op", 1 0;
v0000026df1ea51e0_0 .var "alu_src", 0 0;
v0000026df1ea50a0_0 .var "branch", 0 0;
v0000026df1ea4600_0 .var "jump", 0 0;
v0000026df1ea5140_0 .var "mem_read", 0 0;
v0000026df1ea5c80_0 .var "mem_to_reg", 0 0;
v0000026df1ea4f60_0 .var "mem_write", 0 0;
v0000026df1ea5aa0_0 .net "opcode", 5 0, L_0000026df1eb3ea0;  1 drivers
v0000026df1ea44c0_0 .var "reg_dst", 0 0;
v0000026df1ea5a00_0 .var "reg_write", 0 0;
E_0000026df1e4df20 .event anyedge, v0000026df1ea5aa0_0;
S_0000026df1e332a0 .scope module, "data_memory" "dMem" 3 89, 9 1 0, S_0000026df1e36180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "addr";
    .port_info 2 /INPUT 32 "write_data";
    .port_info 3 /INPUT 1 "mem_write";
    .port_info 4 /OUTPUT 32 "read_data";
L_0000026df1e3c440 .functor BUFZ 32, L_0000026df1eb3e00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000026df1ea5320_0 .net *"_ivl_0", 31 0, L_0000026df1eb3e00;  1 drivers
v0000026df1ea5e60_0 .net *"_ivl_3", 29 0, L_0000026df1eb2c80;  1 drivers
v0000026df1ea5640_0 .net "addr", 31 0, v0000026df1ea5960_0;  alias, 1 drivers
v0000026df1ea4e20_0 .net "clk", 0 0, v0000026df1eb37c0_0;  alias, 1 drivers
v0000026df1ea53c0 .array "mem", 255 0, 31 0;
v0000026df1ea5460_0 .net "mem_write", 0 0, v0000026df1ea4f60_0;  alias, 1 drivers
v0000026df1ea5500_0 .net "read_data", 31 0, L_0000026df1e3c440;  alias, 1 drivers
v0000026df1ea5d20_0 .net "write_data", 31 0, L_0000026df1e3cd70;  alias, 1 drivers
E_0000026df1e4dd20 .event posedge, v0000026df1ea4e20_0;
L_0000026df1eb3e00 .array/port v0000026df1ea53c0, L_0000026df1eb2c80;
L_0000026df1eb2c80 .part v0000026df1ea5960_0, 2, 30;
S_0000026df1e33430 .scope module, "instruction_memory" "imem" 3 27, 10 1 0, S_0000026df1e36180;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "instr";
L_0000026df1e3c3d0 .functor BUFZ 32, L_0000026df1eb3cc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000026df1ea55a0_0 .net *"_ivl_0", 31 0, L_0000026df1eb3cc0;  1 drivers
v0000026df1ea56e0_0 .net *"_ivl_3", 29 0, L_0000026df1eb2be0;  1 drivers
v0000026df1ea5f00_0 .net "addr", 31 0, v0000026df1eaea80_0;  alias, 1 drivers
v0000026df1ea4740_0 .net "instr", 31 0, L_0000026df1e3c3d0;  alias, 1 drivers
v0000026df1ea4380 .array "mem", 255 0, 31 0;
L_0000026df1eb3cc0 .array/port v0000026df1ea4380, L_0000026df1eb2be0;
L_0000026df1eb2be0 .part v0000026df1eaea80_0, 2, 30;
S_0000026df1e2eff0 .scope module, "jump_mux" "mux_2to1" 3 145, 5 1 0, S_0000026df1e36180;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
P_0000026df1e4dc20 .param/l "WIDTH" 0 5 1, +C4<00000000000000000000000000100000>;
v0000026df1ea5780_0 .net "in0", 31 0, L_0000026df1eb41c0;  alias, 1 drivers
v0000026df1ea5820_0 .net "in1", 31 0, L_0000026df1eb4580;  alias, 1 drivers
v0000026df1ea58c0_0 .net "out", 31 0, L_0000026df1eb46c0;  alias, 1 drivers
v0000026df1ea4420_0 .net "sel", 0 0, v0000026df1ea4600_0;  alias, 1 drivers
L_0000026df1eb46c0 .functor MUXZ 32, L_0000026df1eb41c0, L_0000026df1eb4580, v0000026df1ea4600_0, C4<>;
S_0000026df1e2f180 .scope module, "jump_shift" "shift_left_jump" 3 138, 11 1 0, S_0000026df1e36180;
 .timescale 0 0;
    .port_info 0 /INPUT 26 "address";
    .port_info 1 /INPUT 32 "pc_plus_4";
    .port_info 2 /OUTPUT 32 "jump_address";
v0000026df1ea4060_0 .net *"_ivl_1", 3 0, L_0000026df1eb43a0;  1 drivers
L_0000026df1f601f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000026df1ea4100_0 .net/2u *"_ivl_2", 1 0, L_0000026df1f601f0;  1 drivers
v0000026df1ea4ba0_0 .net "address", 25 0, L_0000026df1eb4620;  1 drivers
v0000026df1ea41a0_0 .net "jump_address", 31 0, L_0000026df1eb4580;  alias, 1 drivers
v0000026df1ea4240_0 .net "pc_plus_4", 31 0, L_0000026df1eb4080;  alias, 1 drivers
L_0000026df1eb43a0 .part L_0000026df1eb4080, 28, 4;
L_0000026df1eb4580 .concat [ 2 26 4 0], L_0000026df1f601f0, L_0000026df1eb4620, L_0000026df1eb43a0;
S_0000026df1e2bf40 .scope module, "mem_to_reg_mux" "mux_2to1" 3 98, 5 1 0, S_0000026df1e36180;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
P_0000026df1e4db60 .param/l "WIDTH" 0 5 1, +C4<00000000000000000000000000100000>;
v0000026df1ea46a0_0 .net "in0", 31 0, v0000026df1ea5960_0;  alias, 1 drivers
v0000026df1ea47e0_0 .net "in1", 31 0, L_0000026df1e3c440;  alias, 1 drivers
v0000026df1ea4920_0 .net "out", 31 0, L_0000026df1eb3f40;  alias, 1 drivers
v0000026df1ea4ce0_0 .net "sel", 0 0, v0000026df1ea5c80_0;  alias, 1 drivers
L_0000026df1eb3f40 .functor MUXZ 32, v0000026df1ea5960_0, L_0000026df1e3c440, v0000026df1ea5c80_0, C4<>;
S_0000026df1e2c0d0 .scope module, "pc_plus4_adder" "adder" 3 114, 7 1 0, S_0000026df1e36180;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
v0000026df1eaeda0_0 .net "a", 31 0, v0000026df1eaea80_0;  alias, 1 drivers
L_0000026df1f60160 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000026df1eaf480_0 .net "b", 31 0, L_0000026df1f60160;  1 drivers
v0000026df1eaf340_0 .net "out", 31 0, L_0000026df1eb4080;  alias, 1 drivers
L_0000026df1eb4080 .arith/sum 32, v0000026df1eaea80_0, L_0000026df1f60160;
S_0000026df1e29340 .scope module, "program_counter" "pc" 3 19, 12 1 0, S_0000026df1e36180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "next_pc";
    .port_info 3 /OUTPUT 32 "current_pc";
v0000026df1eaeee0_0 .net "clk", 0 0, v0000026df1eb37c0_0;  alias, 1 drivers
v0000026df1eaea80_0 .var "current_pc", 31 0;
v0000026df1eaff20_0 .net "next_pc", 31 0, L_0000026df1eb46c0;  alias, 1 drivers
v0000026df1eafa20_0 .net "reset", 0 0, v0000026df1eb3680_0;  alias, 1 drivers
E_0000026df1e4d8e0 .event posedge, v0000026df1eafa20_0, v0000026df1ea4e20_0;
S_0000026df1e294d0 .scope module, "reg_dst_mux" "mux_2to1" 3 106, 5 1 0, S_0000026df1e36180;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in0";
    .port_info 1 /INPUT 5 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 5 "out";
P_0000026df1e4d920 .param/l "WIDTH" 0 5 1, +C4<00000000000000000000000000000101>;
v0000026df1eae6c0_0 .net "in0", 4 0, L_0000026df1eb2a00;  1 drivers
v0000026df1eaf3e0_0 .net "in1", 4 0, L_0000026df1eb3fe0;  1 drivers
v0000026df1eae760_0 .net "out", 4 0, L_0000026df1eb3400;  alias, 1 drivers
v0000026df1eaef80_0 .net "sel", 0 0, v0000026df1ea44c0_0;  alias, 1 drivers
L_0000026df1eb3400 .functor MUXZ 5, L_0000026df1eb2a00, L_0000026df1eb3fe0, v0000026df1ea44c0_0, C4<>;
S_0000026df1e23b80 .scope module, "register_file" "regfile" 3 47, 13 1 0, S_0000026df1e36180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "read_reg1";
    .port_info 2 /INPUT 5 "read_reg2";
    .port_info 3 /INPUT 5 "write_reg";
    .port_info 4 /INPUT 32 "write_data";
    .port_info 5 /INPUT 1 "reg_write";
    .port_info 6 /OUTPUT 32 "read_data1";
    .port_info 7 /OUTPUT 32 "read_data2";
L_0000026df1e3cd00 .functor BUFZ 32, L_0000026df1eb35e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000026df1e3cd70 .functor BUFZ 32, L_0000026df1eb32c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000026df1eafc00_0 .net *"_ivl_0", 31 0, L_0000026df1eb35e0;  1 drivers
v0000026df1eaf520_0 .net *"_ivl_10", 6 0, L_0000026df1eb3860;  1 drivers
L_0000026df1f600d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000026df1eaf700_0 .net *"_ivl_13", 1 0, L_0000026df1f600d0;  1 drivers
v0000026df1eaf200_0 .net *"_ivl_2", 6 0, L_0000026df1eb34a0;  1 drivers
L_0000026df1f60088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000026df1eae800_0 .net *"_ivl_5", 1 0, L_0000026df1f60088;  1 drivers
v0000026df1eae4e0_0 .net *"_ivl_8", 31 0, L_0000026df1eb32c0;  1 drivers
v0000026df1eae080_0 .net "clk", 0 0, v0000026df1eb37c0_0;  alias, 1 drivers
v0000026df1eaf5c0_0 .net "read_data1", 31 0, L_0000026df1e3cd00;  alias, 1 drivers
v0000026df1eae8a0_0 .net "read_data2", 31 0, L_0000026df1e3cd70;  alias, 1 drivers
v0000026df1eaf7a0_0 .net "read_reg1", 4 0, L_0000026df1eb3d60;  1 drivers
v0000026df1eaebc0_0 .net "read_reg2", 4 0, L_0000026df1eb4260;  1 drivers
v0000026df1eaee40_0 .net "reg_write", 0 0, v0000026df1ea5a00_0;  alias, 1 drivers
v0000026df1eafb60 .array "regs", 31 0, 31 0;
v0000026df1eaf020_0 .net "write_data", 31 0, L_0000026df1eb3f40;  alias, 1 drivers
v0000026df1eafe80_0 .net "write_reg", 4 0, L_0000026df1eb3400;  alias, 1 drivers
L_0000026df1eb35e0 .array/port v0000026df1eafb60, L_0000026df1eb34a0;
L_0000026df1eb34a0 .concat [ 5 2 0 0], L_0000026df1eb3d60, L_0000026df1f60088;
L_0000026df1eb32c0 .array/port v0000026df1eafb60, L_0000026df1eb3860;
L_0000026df1eb3860 .concat [ 5 2 0 0], L_0000026df1eb4260, L_0000026df1f600d0;
S_0000026df1eb1d20 .scope module, "sign_extension" "sign_extend" 3 59, 14 1 0, S_0000026df1e36180;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "imm";
    .port_info 1 /OUTPUT 32 "ext_imm";
v0000026df1eaeb20_0 .net *"_ivl_1", 0 0, L_0000026df1eb2960;  1 drivers
v0000026df1eaf2a0_0 .net *"_ivl_2", 15 0, L_0000026df1eb2b40;  1 drivers
v0000026df1eaf840_0 .net "ext_imm", 31 0, L_0000026df1eb28c0;  alias, 1 drivers
v0000026df1eafca0_0 .net "imm", 15 0, L_0000026df1eb39a0;  1 drivers
L_0000026df1eb2960 .part L_0000026df1eb39a0, 15, 1;
LS_0000026df1eb2b40_0_0 .concat [ 1 1 1 1], L_0000026df1eb2960, L_0000026df1eb2960, L_0000026df1eb2960, L_0000026df1eb2960;
LS_0000026df1eb2b40_0_4 .concat [ 1 1 1 1], L_0000026df1eb2960, L_0000026df1eb2960, L_0000026df1eb2960, L_0000026df1eb2960;
LS_0000026df1eb2b40_0_8 .concat [ 1 1 1 1], L_0000026df1eb2960, L_0000026df1eb2960, L_0000026df1eb2960, L_0000026df1eb2960;
LS_0000026df1eb2b40_0_12 .concat [ 1 1 1 1], L_0000026df1eb2960, L_0000026df1eb2960, L_0000026df1eb2960, L_0000026df1eb2960;
L_0000026df1eb2b40 .concat [ 4 4 4 4], LS_0000026df1eb2b40_0_0, LS_0000026df1eb2b40_0_4, LS_0000026df1eb2b40_0_8, LS_0000026df1eb2b40_0_12;
L_0000026df1eb28c0 .concat [ 16 16 0 0], L_0000026df1eb39a0, L_0000026df1eb2b40;
    .scope S_0000026df1e29340;
T_0 ;
    %wait E_0000026df1e4d8e0;
    %load/vec4 v0000026df1eafa20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026df1eaea80_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000026df1eaff20_0;
    %assign/vec4 v0000026df1eaea80_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000026df1e33430;
T_1 ;
    %vpi_call 10 6 "$readmemh", "program.hex", v0000026df1ea4380 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0000026df1e1f600;
T_2 ;
    %wait E_0000026df1e4df20;
    %load/vec4 v0000026df1ea5aa0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %pushi/vec4 0, 0, 10;
    %split/vec4 1;
    %store/vec4 v0000026df1ea4600_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v0000026df1ea4c40_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0000026df1ea50a0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000026df1ea4f60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000026df1ea5140_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000026df1ea5a00_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000026df1ea5c80_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000026df1ea51e0_0, 0, 1;
    %store/vec4 v0000026df1ea44c0_0, 0, 1;
    %jmp T_2.6;
T_2.0 ;
    %pushi/vec4 580, 0, 10;
    %split/vec4 1;
    %store/vec4 v0000026df1ea4600_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v0000026df1ea4c40_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0000026df1ea50a0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000026df1ea4f60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000026df1ea5140_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000026df1ea5a00_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000026df1ea5c80_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000026df1ea51e0_0, 0, 1;
    %store/vec4 v0000026df1ea44c0_0, 0, 1;
    %jmp T_2.6;
T_2.1 ;
    %pushi/vec4 480, 0, 10;
    %split/vec4 1;
    %store/vec4 v0000026df1ea4600_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v0000026df1ea4c40_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0000026df1ea50a0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000026df1ea4f60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000026df1ea5140_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000026df1ea5a00_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000026df1ea5c80_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000026df1ea51e0_0, 0, 1;
    %store/vec4 v0000026df1ea44c0_0, 0, 1;
    %jmp T_2.6;
T_2.2 ;
    %pushi/vec4 272, 0, 10;
    %split/vec4 1;
    %store/vec4 v0000026df1ea4600_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v0000026df1ea4c40_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0000026df1ea50a0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000026df1ea4f60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000026df1ea5140_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000026df1ea5a00_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000026df1ea5c80_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000026df1ea51e0_0, 0, 1;
    %store/vec4 v0000026df1ea44c0_0, 0, 1;
    %jmp T_2.6;
T_2.3 ;
    %pushi/vec4 10, 0, 10;
    %split/vec4 1;
    %store/vec4 v0000026df1ea4600_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v0000026df1ea4c40_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0000026df1ea50a0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000026df1ea4f60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000026df1ea5140_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000026df1ea5a00_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000026df1ea5c80_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000026df1ea51e0_0, 0, 1;
    %store/vec4 v0000026df1ea44c0_0, 0, 1;
    %jmp T_2.6;
T_2.4 ;
    %pushi/vec4 1, 0, 10;
    %split/vec4 1;
    %store/vec4 v0000026df1ea4600_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v0000026df1ea4c40_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0000026df1ea50a0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000026df1ea4f60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000026df1ea5140_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000026df1ea5a00_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000026df1ea5c80_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000026df1ea51e0_0, 0, 1;
    %store/vec4 v0000026df1ea44c0_0, 0, 1;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000026df1e23b80;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026df1eafb60, 4, 0;
    %end;
    .thread T_3;
    .scope S_0000026df1e23b80;
T_4 ;
    %wait E_0000026df1e4dd20;
    %load/vec4 v0000026df1eaee40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v0000026df1eafe80_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0000026df1eaf020_0;
    %load/vec4 v0000026df1eafe80_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026df1eafb60, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000026df1e37530;
T_5 ;
    %wait E_0000026df1e4e0a0;
    %load/vec4 v0000026df1e4c090_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000026df1e4b870_0, 0, 3;
    %jmp T_5.4;
T_5.0 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000026df1e4b870_0, 0, 3;
    %jmp T_5.4;
T_5.1 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000026df1e4b870_0, 0, 3;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0000026df1e4c590_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000026df1e4b870_0, 0, 3;
    %jmp T_5.11;
T_5.5 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000026df1e4b870_0, 0, 3;
    %jmp T_5.11;
T_5.6 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000026df1e4b870_0, 0, 3;
    %jmp T_5.11;
T_5.7 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000026df1e4b870_0, 0, 3;
    %jmp T_5.11;
T_5.8 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000026df1e4b870_0, 0, 3;
    %jmp T_5.11;
T_5.9 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000026df1e4b870_0, 0, 3;
    %jmp T_5.11;
T_5.11 ;
    %pop/vec4 1;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000026df1e30d40;
T_6 ;
    %wait E_0000026df1e4e7a0;
    %load/vec4 v0000026df1ea4560_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026df1ea5960_0, 0, 32;
    %jmp T_6.6;
T_6.0 ;
    %load/vec4 v0000026df1ea4880_0;
    %load/vec4 v0000026df1ea5be0_0;
    %add;
    %store/vec4 v0000026df1ea5960_0, 0, 32;
    %jmp T_6.6;
T_6.1 ;
    %load/vec4 v0000026df1ea4880_0;
    %load/vec4 v0000026df1ea5be0_0;
    %sub;
    %store/vec4 v0000026df1ea5960_0, 0, 32;
    %jmp T_6.6;
T_6.2 ;
    %load/vec4 v0000026df1ea4880_0;
    %load/vec4 v0000026df1ea5be0_0;
    %and;
    %store/vec4 v0000026df1ea5960_0, 0, 32;
    %jmp T_6.6;
T_6.3 ;
    %load/vec4 v0000026df1ea4880_0;
    %load/vec4 v0000026df1ea5be0_0;
    %or;
    %store/vec4 v0000026df1ea5960_0, 0, 32;
    %jmp T_6.6;
T_6.4 ;
    %load/vec4 v0000026df1ea4880_0;
    %load/vec4 v0000026df1ea5be0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_6.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.8, 8;
T_6.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.8, 8;
 ; End of false expr.
    %blend;
T_6.8;
    %store/vec4 v0000026df1ea5960_0, 0, 32;
    %jmp T_6.6;
T_6.6 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000026df1e332a0;
T_7 ;
    %wait E_0000026df1e4dd20;
    %load/vec4 v0000026df1ea5460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000026df1ea5d20_0;
    %load/vec4 v0000026df1ea5640_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026df1ea53c0, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000026df1e35ff0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026df1eb37c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026df1eb3680_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026df1eb3680_0, 0, 1;
    %delay 200, 0;
    %vpi_call 2 9 "$finish" {0 0 0};
    %end;
    .thread T_8;
    .scope S_0000026df1e35ff0;
T_9 ;
    %delay 5, 0;
    %load/vec4 v0000026df1eb37c0_0;
    %inv;
    %store/vec4 v0000026df1eb37c0_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0000026df1e35ff0;
T_10 ;
    %vpi_call 2 13 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 2 14 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000026df1e35ff0 {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "tb.v";
    "mips.v";
    "alu_control.v";
    "mux_2to1.v";
    "ALU.v";
    "adder.v";
    "control.v";
    "dMem.v";
    "imem.v";
    "shift_left_jump.v";
    "pc.v";
    "regfile.v";
    "sign_extend.v";
