Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Thu Jun 29 16:52:51 2017
| Host         : LAPTOP-L1N8U9P6 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    67 |
| Unused register locations in slices containing registers |    73 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1128 |          326 |
| No           | No                    | Yes                    |               6 |            4 |
| No           | Yes                   | No                     |            2721 |         1188 |
| Yes          | No                    | No                     |             864 |          472 |
| Yes          | No                    | Yes                    |             696 |          282 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------+---------------------------------+---------------------------+------------------+----------------+
|          Clock Signal          |          Enable Signal          |      Set/Reset Signal     | Slice Load Count | Bel Load Count |
+--------------------------------+---------------------------------+---------------------------+------------------+----------------+
|  SH1/digest_done_reg_i_1_n_9   |                                 | SH1/w                     |                1 |              1 |
|  clk_IBUF_BUFG                 |                                 | HO1/done_reg_0            |                1 |              1 |
|  SH1/flag_reg[3]_i_2_n_9       |                                 |                           |                3 |              4 |
|  SH1/next_state_reg[3]_i_1_n_9 |                                 |                           |                2 |              4 |
|  clk_IBUF_BUFG                 | C0/do_reg[159][0]               | HO1/done_reg_0            |                2 |              4 |
|  clk_IBUF_BUFG                 |                                 | M1/done_reg_0             |                3 |              5 |
|  clk_IBUF_BUFG                 | HO1/FSM_onehot_count[6]_i_1_n_9 | HO1/done_reg_0            |                3 |              7 |
|  clk_IBUF_BUFG                 | enHashIn_IBUF                   | M1/done_reg_0             |                2 |              8 |
|  clk_IBUF_BUFG                 | enMsgIn_IBUF                    | M1/done_reg_0             |                4 |              9 |
|  clk_IBUF_BUFG                 | HO1/hash_out[31]_i_1_n_9        |                           |               17 |             32 |
|  clk_IBUF_BUFG                 | C0/E[0]                         |                           |               11 |             32 |
|  clk_IBUF_BUFG                 | C0/RAM_reg[2][31][0]            |                           |               14 |             32 |
|  clk_IBUF_BUFG                 | C0/RAM_reg[3][31][0]            |                           |               15 |             32 |
|  clk_IBUF_BUFG                 | C0/RAM_reg[4][31][0]            |                           |               12 |             32 |
|  clk_IBUF_BUFG                 | C0/RAM_reg[5][31][0]            |                           |               12 |             32 |
|  clk_IBUF_BUFG                 | C1/RAM_reg[9][31][0]            |                           |               21 |             32 |
|  clk_IBUF_BUFG                 | C1/E[0]                         |                           |               24 |             32 |
|  clk_IBUF_BUFG                 | C1/RAM_reg[12][31][0]           |                           |               24 |             32 |
|  clk_IBUF_BUFG                 | C1/RAM_reg[13][31][0]           |                           |               19 |             32 |
|  clk_IBUF_BUFG                 | C1/RAM_reg[1][31][0]            |                           |               21 |             32 |
|  clk_IBUF_BUFG                 | C1/RAM_reg[14][31][0]           |                           |               25 |             32 |
|  clk_IBUF_BUFG                 | C1/RAM_reg[16][31][0]           |                           |               24 |             32 |
|  clk_IBUF_BUFG                 | C1/RAM_reg[2][31][0]            |                           |               20 |             32 |
|  clk_IBUF_BUFG                 | C1/RAM_reg[3][31][0]            |                           |               21 |             32 |
|  clk_IBUF_BUFG                 | C1/RAM_reg[4][31][0]            |                           |               21 |             32 |
|  clk_IBUF_BUFG                 | C1/RAM_reg[5][31][0]            |                           |               21 |             32 |
|  clk_IBUF_BUFG                 | C1/RAM_reg[6][31][0]            |                           |               20 |             32 |
|  clk_IBUF_BUFG                 | C1/RAM_reg[7][31][0]            |                           |               21 |             32 |
|  clk_IBUF_BUFG                 | C1/RAM_reg[8][31][0]            |                           |               24 |             32 |
|  clk_IBUF_BUFG                 | C1/RAM_reg[10][31][0]           |                           |               23 |             32 |
|  clk_IBUF_BUFG                 | C1/RAM_reg[11][31][0]           |                           |               23 |             32 |
|  clk_IBUF_BUFG                 | C0/do_reg[159][0]               | M1/do_reg[438]_0          |               16 |             41 |
|  clk_IBUF_BUFG                 | C1/do_reg[511][0]               | M1/do_reg[438]_0          |               35 |             74 |
|  clk_IBUF_BUFG                 | C1/do_reg[511][0]               | M1/done_reg_0             |               49 |             93 |
|  clk_IBUF_BUFG                 | C0/do_reg[159][0]               | HI1/do[155]_i_1_n_9       |               33 |            115 |
|  clk_IBUF_BUFG                 | C1/do_reg[511][0]               | M1/do[207]_i_1_n_9        |               42 |            115 |
|  clk_IBUF_BUFG                 | C1/do_reg[511][0]               | M1/do[322]_i_1_n_9        |               52 |            115 |
|  clk_IBUF_BUFG                 | C1/do_reg[511][0]               | M1/do[437]_i_1_n_9        |               44 |            115 |
|  n_0_18383_BUFG                |                                 | SH1/w_reg[46][31]_i_2_n_9 |               48 |            128 |
|  n_0_18383_BUFG                |                                 | SH1/w_reg[47][31]_i_2_n_9 |               50 |            128 |
|  n_0_18383_BUFG                |                                 | SH1/w_reg[52][31]_i_2_n_9 |               49 |            128 |
|  n_0_18383_BUFG                |                                 | SH1/w_reg[56][31]_i_2_n_9 |               47 |            128 |
|  n_0_18383_BUFG                |                                 | SH1/w_reg[58][31]_i_2_n_9 |               54 |            128 |
|  n_0_18383_BUFG                |                                 | SH1/w_reg[60][31]_i_2_n_9 |               60 |            128 |
|  n_0_18383_BUFG                |                                 | SH1/w_reg[69][31]_i_2_n_9 |               45 |            128 |
|  n_0_18383_BUFG                |                                 | SH1/w_reg[73][31]_i_2_n_9 |               52 |            128 |
|  n_0_18383_BUFG                |                                 | SH1/w_reg[76][31]_i_2_n_9 |               54 |            128 |
|  n_0_18383_BUFG                |                                 | SH1/w_reg[79][31]_i_2_n_9 |               57 |            128 |
|  n_0_18383_BUFG                |                                 | SH1/w_reg[29][31]_i_2_n_9 |               71 |            128 |
|  n_0_18383_BUFG                |                                 | SH1/w_reg[37][31]_i_2_n_9 |               57 |            128 |
|  n_0_18383_BUFG                |                                 | SH1/w_reg[17][31]_i_2_n_9 |               52 |            128 |
|  n_0_18383_BUFG                |                                 | SH1/w_reg[26][31]_i_2_n_9 |               59 |            128 |
|  n_0_18383_BUFG                |                                 | SH1/w_reg[27][31]_i_2_n_9 |               66 |            128 |
|  n_0_18383_BUFG                |                                 | SH1/w_reg[28][31]_i_2_n_9 |               59 |            128 |
|  n_1_11_BUFG                   |                                 | SH1/w_reg[5][31]_i_2_n_9  |               68 |            128 |
|  n_1_11_BUFG                   |                                 | SH1/w_reg[8][31]_i_2_n_9  |               64 |            128 |
|  n_1_11_BUFG                   |                                 | SH1/w_reg[14][31]_i_2_n_9 |               63 |            128 |
|  n_1_11_BUFG                   |                                 | SH1/w_reg[1][31]_i_2_n_9  |               64 |            128 |
|  clk_IBUF_BUFG                 | SH1/E[0]                        |                           |               39 |            160 |
|  e                             |                                 | SH1/w                     |               48 |            160 |
|  n_2_12_BUFG                   |                                 |                           |               42 |            160 |
|  n_3_10_BUFG                   |                                 |                           |               43 |            160 |
|  n_4_13684_BUFG                |                                 |                           |               43 |            160 |
|  n_5_13682_BUFG                |                                 |                           |               44 |            160 |
|  n_6_13687_BUFG                |                                 |                           |               53 |            160 |
|  n_7_13685_BUFG                |                                 |                           |               56 |            160 |
|  n_8_13686_BUFG                |                                 |                           |               40 |            160 |
+--------------------------------+---------------------------------+---------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     2 |
| 4      |                     3 |
| 5      |                     1 |
| 7      |                     1 |
| 8      |                     1 |
| 9      |                     1 |
| 16+    |                    58 |
+--------+-----------------------+


