Fitter report for QUSBEVB_REVA_EP2C20_Template
Mon Jul 30 12:26:18 2012
Quartus II 32-bit Version 11.1 Build 173 11/01/2011 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. Migration Devices
 18. PLL Summary
 19. PLL Usage
 20. Output Pin Default Load For Reported TCO
 21. Fitter Resource Utilization by Entity
 22. Delay Chain Summary
 23. Pad To Core Delay Chain Fanout
 24. Control Signals
 25. Global & Other Fast Signals
 26. Non-Global High Fan-Out Signals
 27. Fitter RAM Summary
 28. Interconnect Usage Summary
 29. LAB Logic Elements
 30. LAB-wide Signals
 31. LAB Signals Sourced
 32. LAB Signals Sourced Out
 33. LAB Distinct Inputs
 34. Fitter Device Options
 35. Operating Settings and Conditions
 36. Fitter Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+------------------------------------+------------------------------------------+
; Fitter Status                      ; Successful - Mon Jul 30 12:26:18 2012    ;
; Quartus II 32-bit Version          ; 11.1 Build 173 11/01/2011 SJ Web Edition ;
; Revision Name                      ; QUSBEVB_REVA_EP2C20_Template             ;
; Top-level Entity Name              ; Template                                 ;
; Family                             ; Cyclone II                               ;
; Device                             ; EP2C20F256C7                             ;
; Timing Models                      ; Final                                    ;
; Total logic elements               ; 223 / 18,752 ( 1 % )                     ;
;     Total combinational functions  ; 217 / 18,752 ( 1 % )                     ;
;     Dedicated logic registers      ; 110 / 18,752 ( < 1 % )                   ;
; Total registers                    ; 110                                      ;
; Total pins                         ; 35 / 152 ( 23 % )                        ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 131,072 / 239,616 ( 55 % )               ;
; Embedded Multiplier 9-bit elements ; 0 / 52 ( 0 % )                           ;
; Total PLLs                         ; 1 / 2 ( 50 % )                           ;
+------------------------------------+------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------------------------+
; Option                                                                     ; Setting                                                                                             ; Default Value                  ;
+----------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------------------------+
; Device                                                                     ; EP2C20F256C7                                                                                        ;                                ;
; Use smart compilation                                                      ; On                                                                                                  ; Off                            ;
; Minimum Core Junction Temperature                                          ; 0                                                                                                   ;                                ;
; Maximum Core Junction Temperature                                          ; 85                                                                                                  ;                                ;
; Fit Attempts to Skip                                                       ; 0                                                                                                   ; 0.0                            ;
; Device Migration List                                                      ; EP2C20F256C7,EP2C8F256C6,EP2C8F256C7,EP2C8F256C8,EP2C8F256I8,EP2C20F256C6,EP2C20F256C8,EP2C20F256I8 ;                                ;
; Device I/O Standard                                                        ; LVTTL                                                                                               ;                                ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; On                                                                                                  ; Off                            ;
; Perform Register Duplication for Performance                               ; On                                                                                                  ; Off                            ;
; Perform Register Retiming for Performance                                  ; On                                                                                                  ; Off                            ;
; Perform Asynchronous Signal Pipelining                                     ; On                                                                                                  ; Off                            ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                                                                                  ; On                             ;
; Enable compact report table                                                ; Off                                                                                                 ; Off                            ;
; Auto Merge PLLs                                                            ; On                                                                                                  ; On                             ;
; Ignore PLL Mode When Merging PLLs                                          ; Off                                                                                                 ; Off                            ;
; Router Timing Optimization Level                                           ; Normal                                                                                              ; Normal                         ;
; Placement Effort Multiplier                                                ; 1.0                                                                                                 ; 1.0                            ;
; Router Effort Multiplier                                                   ; 1.0                                                                                                 ; 1.0                            ;
; Always Enable Input Buffers                                                ; Off                                                                                                 ; Off                            ;
; Optimize Hold Timing                                                       ; IO Paths and Minimum TPD Paths                                                                      ; IO Paths and Minimum TPD Paths ;
; Optimize Multi-Corner Timing                                               ; Off                                                                                                 ; Off                            ;
; PowerPlay Power Optimization                                               ; Normal compilation                                                                                  ; Normal compilation             ;
; Optimize Timing                                                            ; Normal compilation                                                                                  ; Normal compilation             ;
; Optimize Timing for ECOs                                                   ; Off                                                                                                 ; Off                            ;
; Regenerate full fit report during ECO compiles                             ; Off                                                                                                 ; Off                            ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                                                                              ; Normal                         ;
; Limit to One Fitting Attempt                                               ; Off                                                                                                 ; Off                            ;
; Final Placement Optimizations                                              ; Automatically                                                                                       ; Automatically                  ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                                                                                       ; Automatically                  ;
; Fitter Initial Placement Seed                                              ; 1                                                                                                   ; 1                              ;
; PCI I/O                                                                    ; Off                                                                                                 ; Off                            ;
; Weak Pull-Up Resistor                                                      ; Off                                                                                                 ; Off                            ;
; Enable Bus-Hold Circuitry                                                  ; Off                                                                                                 ; Off                            ;
; Auto Global Memory Control Signals                                         ; Off                                                                                                 ; Off                            ;
; Auto Packed Registers                                                      ; Auto                                                                                                ; Auto                           ;
; Auto Delay Chains                                                          ; On                                                                                                  ; On                             ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                                                                                 ; Off                            ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                                                                                 ; Off                            ;
; Fitter Effort                                                              ; Auto Fit                                                                                            ; Auto Fit                       ;
; Physical Synthesis Effort Level                                            ; Normal                                                                                              ; Normal                         ;
; Auto Global Clock                                                          ; On                                                                                                  ; On                             ;
; Auto Global Register Control Signals                                       ; On                                                                                                  ; On                             ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                                                                                 ; Off                            ;
+----------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------+------------------+--------------------+---------------------+-----------+----------------+------------------+------------------+-----------------------+
; Node                                                                                                        ; Action           ; Operation          ; Reason              ; Node Port ; Node Port Name ; Destination Node ; Destination Port ; Destination Port Name ;
+-------------------------------------------------------------------------------------------------------------+------------------+--------------------+---------------------+-----------+----------------+------------------+------------------+-----------------------+
; control_conv:inst5|Mux1~0                                                                                   ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                  ;                  ;                       ;
; control_conv:inst5|Mux1~1                                                                                   ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                ;                  ;                  ;                       ;
; control_conv:inst5|Mux1~1_RESYN20_BDD21                                                                     ; Created          ; Physical Synthesis ; Timing optimization ;           ;                ;                  ;                  ;                       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0               ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                ;                  ;                  ;                       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5 ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                  ;                  ;                       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM7 ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                  ;                  ;                       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~22 ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                ;                  ;                  ;                       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~23 ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                ;                  ;                  ;                       ;
; reloj_ADS9223:inst2|Add1~0                                                                                  ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                ;                  ;                  ;                       ;
; reloj_ADS9223:inst2|Add1~1                                                                                  ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                ;                  ;                  ;                       ;
; reloj_ADS9223:inst2|Mux0~0                                                                                  ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                ;                  ;                  ;                       ;
; reloj_ADS9223:inst2|Mux0~0_RESYN22_BDD23                                                                    ; Created          ; Physical Synthesis ; Timing optimization ;           ;                ;                  ;                  ;                       ;
; reloj_ADS9223:inst2|Mux0~1                                                                                  ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                  ;                  ;                       ;
; reloj_ADS9223:inst2|Mux0~2                                                                                  ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                  ;                  ;                       ;
; reloj_ADS9223:inst2|Mux0~3                                                                                  ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                ;                  ;                  ;                       ;
; reloj_ADS9223:inst2|Mux0~3_RESYN26_BDD27                                                                    ; Created          ; Physical Synthesis ; Timing optimization ;           ;                ;                  ;                  ;                       ;
; reloj_ADS9223:inst2|Mux0~3_RESYN28_BDD29                                                                    ; Created          ; Physical Synthesis ; Timing optimization ;           ;                ;                  ;                  ;                       ;
; reloj_ADS9223:inst2|Mux0~3_RESYN30_BDD31                                                                    ; Created          ; Physical Synthesis ; Timing optimization ;           ;                ;                  ;                  ;                       ;
; reloj_ADS9223:inst2|valClk[0]~10                                                                            ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                ;                  ;                  ;                       ;
; reloj_ADS9223:inst2|valClk~3                                                                                ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                ;                  ;                  ;                       ;
; reloj_ADS9223:inst2|Mux0~3                                                                                  ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                ;                  ;                  ;                       ;
; reloj_ADS9223:inst2|Mux0~3_RESYN26_BDD27                                                                    ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                  ;                  ;                       ;
; reloj_ADS9223:inst2|Mux0~3_RESYN28_BDD29                                                                    ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                  ;                  ;                       ;
; reloj_ADS9223:inst2|Mux0~3_RESYN30_BDD31                                                                    ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                  ;                  ;                       ;
; reloj_ADS9223:inst2|Mux0~3_RESYN60_BDD61                                                                    ; Created          ; Physical Synthesis ; Timing optimization ;           ;                ;                  ;                  ;                       ;
; reloj_ADS9223:inst2|Mux0~3_RESYN62_BDD63                                                                    ; Created          ; Physical Synthesis ; Timing optimization ;           ;                ;                  ;                  ;                       ;
+-------------------------------------------------------------------------------------------------------------+------------------+--------------------+---------------------+-----------+----------------+------------------+------------------+-----------------------+


+----------------------------------------------------------------------------------------+
; Ignored Assignments                                                                    ;
+----------+----------------+--------------+------------+---------------+----------------+
; Name     ; Ignored Entity ; Ignored From ; Ignored To ; Ignored Value ; Ignored Source ;
+----------+----------------+--------------+------------+---------------+----------------+
; Location ;                ;              ; IO_A10     ; PIN_A10       ; QSF Assignment ;
; Location ;                ;              ; IO_A11     ; PIN_A11       ; QSF Assignment ;
; Location ;                ;              ; IO_A12     ; PIN_A12       ; QSF Assignment ;
; Location ;                ;              ; IO_A13     ; PIN_A13       ; QSF Assignment ;
; Location ;                ;              ; IO_A14     ; PIN_A14       ; QSF Assignment ;
; Location ;                ;              ; IO_A3      ; PIN_A3        ; QSF Assignment ;
; Location ;                ;              ; IO_A4      ; PIN_A4        ; QSF Assignment ;
; Location ;                ;              ; IO_A5      ; PIN_A5        ; QSF Assignment ;
; Location ;                ;              ; IO_A6      ; PIN_A6        ; QSF Assignment ;
; Location ;                ;              ; IO_B3      ; PIN_B3        ; QSF Assignment ;
; Location ;                ;              ; IO_B7      ; PIN_B7        ; QSF Assignment ;
; Location ;                ;              ; IO_C1      ; PIN_C1        ; QSF Assignment ;
; Location ;                ;              ; IO_C11     ; PIN_C11       ; QSF Assignment ;
; Location ;                ;              ; IO_C12     ; PIN_C12       ; QSF Assignment ;
; Location ;                ;              ; IO_C16     ; PIN_C16       ; QSF Assignment ;
; Location ;                ;              ; IO_C2      ; PIN_C2        ; QSF Assignment ;
; Location ;                ;              ; IO_C3      ; PIN_C3        ; QSF Assignment ;
; Location ;                ;              ; IO_C4      ; PIN_C4        ; QSF Assignment ;
; Location ;                ;              ; IO_C5      ; PIN_C5        ; QSF Assignment ;
; Location ;                ;              ; IO_C6      ; PIN_C6        ; QSF Assignment ;
; Location ;                ;              ; IO_D1      ; PIN_D1        ; QSF Assignment ;
; Location ;                ;              ; IO_D10     ; PIN_D10       ; QSF Assignment ;
; Location ;                ;              ; IO_D13     ; PIN_D13       ; QSF Assignment ;
; Location ;                ;              ; IO_D15     ; PIN_D15       ; QSF Assignment ;
; Location ;                ;              ; IO_D16     ; PIN_D16       ; QSF Assignment ;
; Location ;                ;              ; IO_D7      ; PIN_D7        ; QSF Assignment ;
; Location ;                ;              ; IO_D8      ; PIN_D8        ; QSF Assignment ;
; Location ;                ;              ; IO_D9      ; PIN_D9        ; QSF Assignment ;
; Location ;                ;              ; IO_E1      ; PIN_E1        ; QSF Assignment ;
; Location ;                ;              ; IO_E15     ; PIN_E15       ; QSF Assignment ;
; Location ;                ;              ; IO_E16     ; PIN_E16       ; QSF Assignment ;
; Location ;                ;              ; IO_E2      ; PIN_E2        ; QSF Assignment ;
; Location ;                ;              ; IO_E3      ; PIN_E3        ; QSF Assignment ;
; Location ;                ;              ; IO_E4      ; PIN_E4        ; QSF Assignment ;
; Location ;                ;              ; IO_F13     ; PIN_F13       ; QSF Assignment ;
; Location ;                ;              ; IO_F14     ; PIN_F14       ; QSF Assignment ;
; Location ;                ;              ; IO_F15     ; PIN_F15       ; QSF Assignment ;
; Location ;                ;              ; IO_F16     ; PIN_F16       ; QSF Assignment ;
; Location ;                ;              ; IO_F3      ; PIN_F3        ; QSF Assignment ;
; Location ;                ;              ; IO_F4      ; PIN_F4        ; QSF Assignment ;
; Location ;                ;              ; IO_G12     ; PIN_G12       ; QSF Assignment ;
; Location ;                ;              ; IO_G13     ; PIN_G13       ; QSF Assignment ;
; Location ;                ;              ; IO_G15     ; PIN_G15       ; QSF Assignment ;
; Location ;                ;              ; IO_G4      ; PIN_G4        ; QSF Assignment ;
; Location ;                ;              ; IO_H12     ; PIN_H12       ; QSF Assignment ;
; Location ;                ;              ; IO_H13     ; PIN_H13       ; QSF Assignment ;
; Location ;                ;              ; IO_J12     ; PIN_J12       ; QSF Assignment ;
; Location ;                ;              ; IO_K1      ; PIN_K1        ; QSF Assignment ;
; Location ;                ;              ; IO_K2      ; PIN_K2        ; QSF Assignment ;
; Location ;                ;              ; IO_K4      ; PIN_K4        ; QSF Assignment ;
; Location ;                ;              ; IO_K5      ; PIN_K5        ; QSF Assignment ;
; Location ;                ;              ; IO_L1      ; PIN_L1        ; QSF Assignment ;
; Location ;                ;              ; IO_L2      ; PIN_L2        ; QSF Assignment ;
; Location ;                ;              ; IO_M1      ; PIN_M1        ; QSF Assignment ;
; Location ;                ;              ; clkoutn0   ; PIN_M4        ; QSF Assignment ;
; Location ;                ;              ; clkoutn1   ; PIN_D14       ; QSF Assignment ;
; Location ;                ;              ; clkoutn2   ; PIN_D4        ; QSF Assignment ;
; Location ;                ;              ; clkoutn3   ; PIN_P15       ; QSF Assignment ;
; Location ;                ;              ; clkoutp0   ; PIN_L4        ; QSF Assignment ;
; Location ;                ;              ; clkoutp1   ; PIN_E14       ; QSF Assignment ;
; Location ;                ;              ; clkoutp2   ; PIN_D3        ; QSF Assignment ;
; Location ;                ;              ; clkoutp3   ; PIN_P16       ; QSF Assignment ;
; Location ;                ;              ; cmd_data   ; PIN_N15       ; QSF Assignment ;
; Location ;                ;              ; ctl0       ; PIN_N15       ; QSF Assignment ;
; Location ;                ;              ; ctl1       ; PIN_N16       ; QSF Assignment ;
; Location ;                ;              ; ctl2       ; PIN_M14       ; QSF Assignment ;
; Location ;                ;              ; ctl3       ; PIN_P14       ; QSF Assignment ;
; Location ;                ;              ; ctl4       ; PIN_M15       ; QSF Assignment ;
; Location ;                ;              ; ctl5       ; PIN_M16       ; QSF Assignment ;
; Location ;                ;              ; eclk0      ; PIN_A9        ; QSF Assignment ;
; Location ;                ;              ; eclk1      ; PIN_B9        ; QSF Assignment ;
; Location ;                ;              ; eclk2      ; PIN_N10       ; QSF Assignment ;
; Location ;                ;              ; eclk3      ; PIN_N9        ; QSF Assignment ;
; Location ;                ;              ; gpifadr[0] ; PIN_R7        ; QSF Assignment ;
; Location ;                ;              ; gpifadr[1] ; PIN_T7        ; QSF Assignment ;
; Location ;                ;              ; gpifadr[2] ; PIN_N8        ; QSF Assignment ;
; Location ;                ;              ; gpifadr[3] ; PIN_N6        ; QSF Assignment ;
; Location ;                ;              ; gpifadr[4] ; PIN_P6        ; QSF Assignment ;
; Location ;                ;              ; gpifadr[5] ; PIN_R6        ; QSF Assignment ;
; Location ;                ;              ; gpifadr[6] ; PIN_T6        ; QSF Assignment ;
; Location ;                ;              ; gpifadr[7] ; PIN_N7        ; QSF Assignment ;
; Location ;                ;              ; gpifadr[8] ; PIN_N3        ; QSF Assignment ;
; Location ;                ;              ; mclk       ; PIN_H16       ; QSF Assignment ;
; Location ;                ;              ; pa0        ; PIN_R14       ; QSF Assignment ;
; Location ;                ;              ; pa1        ; PIN_T14       ; QSF Assignment ;
; Location ;                ;              ; pa2        ; PIN_R13       ; QSF Assignment ;
; Location ;                ;              ; pa3        ; PIN_T13       ; QSF Assignment ;
; Location ;                ;              ; pa4        ; PIN_R12       ; QSF Assignment ;
; Location ;                ;              ; pa5        ; PIN_T12       ; QSF Assignment ;
; Location ;                ;              ; pa6        ; PIN_N11       ; QSF Assignment ;
; Location ;                ;              ; pa7        ; PIN_P13       ; QSF Assignment ;
; Location ;                ;              ; pb0        ; PIN_P12       ; QSF Assignment ;
; Location ;                ;              ; pb1        ; PIN_T10       ; QSF Assignment ;
; Location ;                ;              ; pb2        ; PIN_R10       ; QSF Assignment ;
; Location ;                ;              ; pb3        ; PIN_P11       ; QSF Assignment ;
; Location ;                ;              ; pb4        ; PIN_R11       ; QSF Assignment ;
; Location ;                ;              ; pb5        ; PIN_T11       ; QSF Assignment ;
; Location ;                ;              ; pb6        ; PIN_R8        ; QSF Assignment ;
; Location ;                ;              ; pb7        ; PIN_T8        ; QSF Assignment ;
; Location ;                ;              ; pc0        ; PIN_R7        ; QSF Assignment ;
; Location ;                ;              ; pc1        ; PIN_T7        ; QSF Assignment ;
; Location ;                ;              ; pc2        ; PIN_N8        ; QSF Assignment ;
; Location ;                ;              ; pc3        ; PIN_N6        ; QSF Assignment ;
; Location ;                ;              ; pc4        ; PIN_P6        ; QSF Assignment ;
; Location ;                ;              ; pc5        ; PIN_R6        ; QSF Assignment ;
; Location ;                ;              ; pc6        ; PIN_T6        ; QSF Assignment ;
; Location ;                ;              ; pc7        ; PIN_N7        ; QSF Assignment ;
; Location ;                ;              ; pd0        ; PIN_R5        ; QSF Assignment ;
; Location ;                ;              ; pd1        ; PIN_T5        ; QSF Assignment ;
; Location ;                ;              ; pd2        ; PIN_R4        ; QSF Assignment ;
; Location ;                ;              ; pd3        ; PIN_T4        ; QSF Assignment ;
; Location ;                ;              ; pd4        ; PIN_P4        ; QSF Assignment ;
; Location ;                ;              ; pd5        ; PIN_P5        ; QSF Assignment ;
; Location ;                ;              ; pd6        ; PIN_T3        ; QSF Assignment ;
; Location ;                ;              ; pd7        ; PIN_R3        ; QSF Assignment ;
; Location ;                ;              ; pe0        ; PIN_K13       ; QSF Assignment ;
; Location ;                ;              ; pe1        ; PIN_N13       ; QSF Assignment ;
; Location ;                ;              ; pe5        ; PIN_N14       ; QSF Assignment ;
; Location ;                ;              ; pe7        ; PIN_J4        ; QSF Assignment ;
; Location ;                ;              ; rdy0       ; PIN_L14       ; QSF Assignment ;
; Location ;                ;              ; rdy1       ; PIN_L15       ; QSF Assignment ;
; Location ;                ;              ; rdy2       ; PIN_L16       ; QSF Assignment ;
; Location ;                ;              ; rdy3       ; PIN_K16       ; QSF Assignment ;
; Location ;                ;              ; rdy4       ; PIN_K15       ; QSF Assignment ;
; Location ;                ;              ; rdy5       ; PIN_N4        ; QSF Assignment ;
; Location ;                ;              ; reset_b    ; PIN_L3        ; QSF Assignment ;
; Location ;                ;              ; scl        ; PIN_N1        ; QSF Assignment ;
; Location ;                ;              ; sda        ; PIN_N2        ; QSF Assignment ;
; Location ;                ;              ; wen        ; PIN_M14       ; QSF Assignment ;
+----------+----------------+--------------+------------+---------------+----------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 392 ( 0.00 % )     ;
;     -- Achieved     ; 0 / 392 ( 0.00 % )     ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 389     ; 0                 ; N/A                     ; Source File       ;
; hard_block:auto_generated_inst ; 3       ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Documents and Settings/rchil/Desktop/CSN_dosimetro/Software_desarrollado/CSN_FPGA_DAQ_USB_ADS9223/QUSBEVB_REVA_EP2C20_Template.pin.


+----------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                                                              ;
+---------------------------------------------+------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                        ;
+---------------------------------------------+------------------------------------------------------------------------------+
; Total logic elements                        ; 223 / 18,752 ( 1 % )                                                         ;
;     -- Combinational with no register       ; 113                                                                          ;
;     -- Register only                        ; 6                                                                            ;
;     -- Combinational with a register        ; 104                                                                          ;
;                                             ;                                                                              ;
; Logic element usage by number of LUT inputs ;                                                                              ;
;     -- 4 input functions                    ; 105                                                                          ;
;     -- 3 input functions                    ; 61                                                                           ;
;     -- <=2 input functions                  ; 51                                                                           ;
;     -- Register only                        ; 6                                                                            ;
;                                             ;                                                                              ;
; Logic elements by mode                      ;                                                                              ;
;     -- normal mode                          ; 205                                                                          ;
;     -- arithmetic mode                      ; 12                                                                           ;
;                                             ;                                                                              ;
; Total registers*                            ; 110 / 19,160 ( < 1 % )                                                       ;
;     -- Dedicated logic registers            ; 110 / 18,752 ( < 1 % )                                                       ;
;     -- I/O registers                        ; 0 / 408 ( 0 % )                                                              ;
;                                             ;                                                                              ;
; Total LABs:  partially or completely used   ; 24 / 1,172 ( 2 % )                                                           ;
; User inserted logic elements                ; 0                                                                            ;
; Virtual pins                                ; 0                                                                            ;
; I/O pins                                    ; 35 / 152 ( 23 % )                                                            ;
;     -- Clock pins                           ; 1 / 4 ( 25 % )                                                               ;
;     -- Dedicated input pins                 ; 0 / 8 ( 0 % )                                                                ;
; Global signals                              ; 5                                                                            ;
; M4Ks                                        ; 32 / 52 ( 62 % )                                                             ;
; Total block memory bits                     ; 131,072 / 239,616 ( 55 % )                                                   ;
; Total block memory implementation bits      ; 147,456 / 239,616 ( 62 % )                                                   ;
; Embedded Multiplier 9-bit elements          ; 0 / 52 ( 0 % )                                                               ;
; PLLs                                        ; 1 / 2 ( 50 % )                                                               ;
; Global clocks                               ; 5 / 16 ( 31 % )                                                              ;
; JTAGs                                       ; 0 / 1 ( 0 % )                                                                ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )                                                                ;
; CRC blocks                                  ; 0 / 1 ( 0 % )                                                                ;
; Average interconnect usage (total/H/V)      ; 1% / 1% / 1%                                                                 ;
; Peak interconnect usage (total/H/V)         ; 4% / 4% / 4%                                                                 ;
; Maximum fan-out node                        ; Retrasar_entrada:inst3|q5_Entrada~clkctrl                                    ;
; Maximum fan-out                             ; 86                                                                           ;
; Highest non-global fan-out signal           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|valid_rdreq~0 ;
; Highest non-global fan-out                  ; 51                                                                           ;
; Total fan-out                               ; 1940                                                                         ;
; Average fan-out                             ; 4.79                                                                         ;
+---------------------------------------------+------------------------------------------------------------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                          ;
+---------------------------------------------+-----------------------+--------------------------------+
; Statistic                                   ; Top                   ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                            ;
;                                             ;                       ;                                ;
; Total logic elements                        ; 223 / 18752 ( 1 % )   ; 0 / 18752 ( 0 % )              ;
;     -- Combinational with no register       ; 113                   ; 0                              ;
;     -- Register only                        ; 6                     ; 0                              ;
;     -- Combinational with a register        ; 104                   ; 0                              ;
;                                             ;                       ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                                ;
;     -- 4 input functions                    ; 105                   ; 0                              ;
;     -- 3 input functions                    ; 61                    ; 0                              ;
;     -- <=2 input functions                  ; 51                    ; 0                              ;
;     -- Register only                        ; 6                     ; 0                              ;
;                                             ;                       ;                                ;
; Logic elements by mode                      ;                       ;                                ;
;     -- normal mode                          ; 205                   ; 0                              ;
;     -- arithmetic mode                      ; 12                    ; 0                              ;
;                                             ;                       ;                                ;
; Total registers                             ; 110                   ; 0                              ;
;     -- Dedicated logic registers            ; 110 / 18752 ( < 1 % ) ; 0 / 18752 ( 0 % )              ;
;     -- I/O registers                        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Total LABs:  partially or completely used   ; 24 / 1172 ( 2 % )     ; 0 / 1172 ( 0 % )               ;
;                                             ;                       ;                                ;
; Virtual pins                                ; 0                     ; 0                              ;
; I/O pins                                    ; 35                    ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 52 ( 0 % )        ; 0 / 52 ( 0 % )                 ;
; Total memory bits                           ; 131072                ; 0                              ;
; Total RAM block bits                        ; 147456                ; 0                              ;
; PLL                                         ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                 ;
; M4K                                         ; 32 / 52 ( 61 % )      ; 0 / 52 ( 0 % )                 ;
; Clock control block                         ; 3 / 20 ( 15 % )       ; 2 / 20 ( 10 % )                ;
;                                             ;                       ;                                ;
; Connections                                 ;                       ;                                ;
;     -- Input Connections                    ; 7                     ; 1                              ;
;     -- Registered Input Connections         ; 7                     ; 0                              ;
;     -- Output Connections                   ; 1                     ; 7                              ;
;     -- Registered Output Connections        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Internal Connections                        ;                       ;                                ;
;     -- Total Connections                    ; 1970                  ; 10                             ;
;     -- Registered Connections               ; 918                   ; 0                              ;
;                                             ;                       ;                                ;
; External Connections                        ;                       ;                                ;
;     -- Top                                  ; 0                     ; 8                              ;
;     -- hard_block:auto_generated_inst       ; 8                     ; 0                              ;
;                                             ;                       ;                                ;
; Partition Interface                         ;                       ;                                ;
;     -- Input Ports                          ; 15                    ; 1                              ;
;     -- Output Ports                         ; 20                    ; 2                              ;
;     -- Bidir Ports                          ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Registered Ports                            ;                       ;                                ;
;     -- Registered Input Ports               ; 0                     ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Port Connectivity                           ;                       ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 0                              ;
+---------------------------------------------+-----------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                        ;
+-------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Location assigned by ;
+-------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; IO_E13      ; E13   ; 5        ; 50           ; 18           ; 2           ; 4                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; data_in[0]  ; C14   ; 5        ; 50           ; 25           ; 3           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; data_in[10] ; D6    ; 3        ; 9            ; 27           ; 3           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; data_in[11] ; B5    ; 3        ; 3            ; 27           ; 0           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; data_in[1]  ; B14   ; 4        ; 48           ; 27           ; 0           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; data_in[2]  ; C13   ; 4        ; 48           ; 27           ; 2           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; data_in[3]  ; B13   ; 4        ; 46           ; 27           ; 0           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; data_in[4]  ; B12   ; 4        ; 46           ; 27           ; 2           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; data_in[5]  ; B11   ; 4        ; 39           ; 27           ; 0           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; data_in[6]  ; B10   ; 4        ; 37           ; 27           ; 1           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; data_in[7]  ; D11   ; 4        ; 26           ; 27           ; 0           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; data_in[8]  ; A7    ; 3        ; 22           ; 27           ; 0           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; data_in[9]  ; B6    ; 3        ; 13           ; 27           ; 2           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; ifclk       ; H2    ; 2        ; 0            ; 13           ; 0           ; 2                     ; 0                  ; yes    ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; ren         ; N16   ; 6        ; 50           ; 4            ; 1           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
+-------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                          ;
+--------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+
; Name   ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Output Register ; Output Enable Register ; Power Up High ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Location assigned by ; Load ; Output Enable Source ; Output Enable Group ;
+--------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+
; IO_C15 ; C15   ; 5        ; 50           ; 24           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; IO_D2  ; D2    ; 2        ; 0            ; 21           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; IO_G16 ; G16   ; 5        ; 50           ; 15           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; IO_M2  ; M2    ; 1        ; 0            ; 7            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; fd[0]  ; P12   ; 7        ; 42           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; fd[10] ; R4    ; 8        ; 3            ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; fd[11] ; T4    ; 8        ; 3            ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; fd[12] ; P4    ; 8        ; 1            ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; fd[13] ; P5    ; 8        ; 1            ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; fd[14] ; T3    ; 8        ; 1            ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; fd[15] ; R3    ; 8        ; 1            ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; fd[1]  ; T10   ; 7        ; 37           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; fd[2]  ; R10   ; 7        ; 37           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; fd[3]  ; P11   ; 7        ; 31           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; fd[4]  ; R11   ; 7        ; 29           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; fd[5]  ; T11   ; 7        ; 29           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; fd[6]  ; R8    ; 8        ; 24           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; fd[7]  ; T8    ; 8        ; 24           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; fd[8]  ; R5    ; 8        ; 3            ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; fd[9]  ; T5    ; 8        ; 3            ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
+--------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 1 / 22 ( 5 % )   ; 3.3V          ; --           ;
; 2        ; 2 / 16 ( 13 % )  ; 3.3V          ; --           ;
; 3        ; 4 / 18 ( 22 % )  ; 3.3V          ; --           ;
; 4        ; 7 / 18 ( 39 % )  ; 3.3V          ; --           ;
; 5        ; 4 / 24 ( 17 % )  ; 3.3V          ; --           ;
; 6        ; 1 / 18 ( 6 % )   ; 3.3V          ; --           ;
; 7        ; 6 / 16 ( 38 % )  ; 3.3V          ; --           ;
; 8        ; 10 / 20 ( 50 % ) ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                              ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A2       ;            ; 3        ; VCCIO3                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A3       ; 325        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 324        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 320        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 304        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 286        ; 3        ; data_in[8]                      ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A8       ; 284        ; 3        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A9       ; 282        ; 4        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A10      ; 265        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 260        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A12      ; 251        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A13      ; 249        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A14      ; 245        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A15      ;            ; 4        ; VCCIO4                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A16      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B1       ;            ; 2        ; VCCIO2                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; B2       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 326        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 323        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 319        ; 3        ; data_in[11]                     ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B6       ; 303        ; 3        ; data_in[9]                      ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B7       ; 287        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 285        ; 3        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B9       ; 283        ; 4        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B10      ; 264        ; 4        ; data_in[6]                      ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B11      ; 259        ; 4        ; data_in[5]                      ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B12      ; 250        ; 4        ; data_in[4]                      ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B13      ; 248        ; 4        ; data_in[3]                      ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B14      ; 244        ; 4        ; data_in[1]                      ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B15      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ;            ; 5        ; VCCIO5                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C1       ; 2          ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C2       ; 3          ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 0          ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C4       ; 316        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C5       ; 315        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C6       ; 313        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C7       ;            ; 3        ; VCCIO3                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C8       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C9       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C10      ;            ; 4        ; VCCIO4                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C11      ; 254        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C12      ; 247        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C13      ; 246        ; 4        ; data_in[2]                      ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C14      ; 240        ; 5        ; data_in[0]                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C15      ; 236        ; 5        ; IO_C15                          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C16      ; 237        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 19         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 18         ; 2        ; IO_D2                           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D3       ; 4          ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D4       ; 5          ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D5       ;            ;          ; GND_PLL3                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D6       ; 312        ; 3        ; data_in[10]                     ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D7       ; 311        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D8       ; 296        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 275        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ; 281        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D11      ; 280        ; 4        ; data_in[7]                      ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D12      ;            ;          ; GND_PLL2                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D13      ; 241        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D14      ; 243        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D15      ; 223        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D16      ; 224        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 29         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E2       ; 30         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E3       ; 20         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E4       ; 21         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E5       ;            ;          ; VCCD_PLL3                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; E6       ;            ;          ; GNDA_PLL3                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E7       ;            ; 3        ; VCCIO3                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E8       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E9       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E10      ;            ; 4        ; VCCIO4                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E11      ;            ;          ; GNDA_PLL2                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E12      ;            ;          ; VCCA_PLL2                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; E13      ; 218        ; 5        ; IO_E13                          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E14      ; 242        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E15      ; 227        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E16      ; 228        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F1       ; 36         ; 2        ; ^DATA0                          ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; F2       ; 32         ; 2        ; #TCK                            ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; F3       ; 10         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F4       ; 1          ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F5       ;            ;          ; GND_PLL3                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; VCCA_PLL3                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F7       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F8       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F9       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F10      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F11      ;            ;          ; VCCD_PLL2                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F12      ;            ;          ; GND_PLL2                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F13      ; 219        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F14      ; 233        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F15      ; 211        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F16      ; 212        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G1       ; 33         ; 2        ; #TMS                            ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; G2       ; 34         ; 2        ; #TDO                            ; output ;              ;         ; --         ;                 ; --       ; --           ;
; G3       ;            ; 2        ; VCCIO2                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G4       ; 27         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G5       ; 37         ; 2        ; ^nCE                            ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G6       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G11      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G12      ; 216        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G13      ; 217        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G14      ;            ; 5        ; VCCIO5                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G15      ; 210        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G16      ; 209        ; 5        ; IO_G16                          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H1       ; 39         ; 2        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H2       ; 38         ; 2        ; ifclk                           ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H3       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H4       ; 35         ; 2        ; ^DCLK                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H5       ; 31         ; 2        ; #TDI                            ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 207        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H13      ; 215        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H14      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ; 205        ; 5        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H16      ; 206        ; 5        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J1       ; 42         ; 1        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J2       ; 41         ; 1        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J3       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 50         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J5       ; 40         ; 2        ; ^nCONFIG                        ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J12      ; 208        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J13      ; 198        ; 6        ; ^MSEL0                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J14      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J15      ; 204        ; 6        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J16      ; 203        ; 6        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; K1       ; 44         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 43         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ;            ; 1        ; VCCIO1                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K4       ; 45         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K5       ; 46         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K6       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K7       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K8       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K9       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K12      ; 197        ; 6        ; ^MSEL1                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ; 165        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K14      ;            ; 6        ; VCCIO6                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K15      ; 202        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K16      ; 201        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 47         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 48         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ; 70         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L4       ; 80         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L5       ;            ;          ; GND_PLL1                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L6       ;            ;          ; VCCD_PLL1                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L7       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L8       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L9       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; VCCA_PLL4                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L12      ;            ;          ; GND_PLL4                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L13      ; 196        ; 6        ; ^CONF_DONE                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L14      ; 192        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L15      ; 193        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L16      ; 194        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 61         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M2       ; 62         ; 1        ; IO_M2                           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M3       ; 69         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M4       ; 81         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M5       ;            ;          ; VCCA_PLL1                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M6       ;            ;          ; GNDA_PLL1                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M7       ;            ; 8        ; VCCIO8                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M8       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M9       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M10      ;            ; 7        ; VCCIO7                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M11      ;            ;          ; GNDA_PLL4                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; VCCD_PLL4                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M13      ; 195        ; 6        ; ^nSTATUS                        ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ; 176        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M15      ; 182        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M16      ; 183        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N1       ; 71         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 72         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ; 77         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N4       ; 78         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N5       ;            ;          ; GND_PLL1                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N6       ; 107        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N7       ; 93         ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N8       ; 112        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N9       ; 125        ; 7        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; N10      ; 126        ; 7        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; N11      ; 154        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N12      ;            ;          ; GND_PLL4                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N13      ; 166        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N14      ; 167        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 172        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ; 173        ; 6        ; ren                             ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P1       ; 73         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 74         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 79         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P4       ; 85         ; 8        ; fd[12]                          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; P5       ; 84         ; 8        ; fd[13]                          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; P6       ; 106        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P7       ;            ; 8        ; VCCIO8                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P8       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P9       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P10      ;            ; 7        ; VCCIO7                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P11      ; 133        ; 7        ; fd[3]                           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; P12      ; 152        ; 7        ; fd[0]                           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; P13      ; 153        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P14      ; 177        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P15      ; 170        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ; 171        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R1       ;            ; 1        ; VCCIO1                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; R2       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 82         ; 8        ; fd[15]                          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R4       ; 87         ; 8        ; fd[10]                          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R5       ; 89         ; 8        ; fd[8]                           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R6       ; 105        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R7       ; 114        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R8       ; 122        ; 8        ; fd[6]                           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R9       ; 124        ; 8        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; R10      ; 143        ; 7        ; fd[2]                           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R11      ; 128        ; 7        ; fd[4]                           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R12      ; 158        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R13      ; 162        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R14      ; 164        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R15      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ;            ; 6        ; VCCIO6                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T1       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T2       ;            ; 8        ; VCCIO8                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T3       ; 83         ; 8        ; fd[14]                          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T4       ; 86         ; 8        ; fd[11]                          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T5       ; 88         ; 8        ; fd[9]                           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T6       ; 104        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T7       ; 113        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T8       ; 121        ; 8        ; fd[7]                           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T9       ; 123        ; 8        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; T10      ; 144        ; 7        ; fd[1]                           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T11      ; 127        ; 7        ; fd[5]                           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T12      ; 157        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T13      ; 161        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T14      ; 163        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T15      ;            ; 7        ; VCCIO7                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T16      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------+
; Migration Devices ;
+-------------------+
; Migration Device  ;
+-------------------+
; EP2C20F256C6      ;
; EP2C20F256C8      ;
; EP2C20F256I8      ;
; EP2C8F256C6       ;
; EP2C8F256C7       ;
; EP2C8F256C8       ;
; EP2C8F256I8       ;
+-------------------+


+---------------------------------------------------------------------------------+
; PLL Summary                                                                     ;
+----------------------------------+----------------------------------------------+
; Name                             ; PLL_48M_in:inst4|altpll:altpll_component|pll ;
+----------------------------------+----------------------------------------------+
; SDC pin name                     ; inst4|altpll_component|pll                   ;
; PLL mode                         ; Normal                                       ;
; Compensate clock                 ; clock0                                       ;
; Compensated input/output pins    ; --                                           ;
; Self reset on gated loss of lock ; Off                                          ;
; Gate lock counter                ; --                                           ;
; Input frequency 0                ; 48.0 MHz                                     ;
; Input frequency 1                ; --                                           ;
; Nominal PFD frequency            ; 24.0 MHz                                     ;
; Nominal VCO frequency            ; 599.9 MHz                                    ;
; VCO post scale                   ; --                                           ;
; VCO multiply                     ; --                                           ;
; VCO divide                       ; --                                           ;
; Freq min lock                    ; 40.0 MHz                                     ;
; Freq max lock                    ; 80.0 MHz                                     ;
; M VCO Tap                        ; 0                                            ;
; M Initial                        ; 1                                            ;
; M value                          ; 25                                           ;
; N value                          ; 2                                            ;
; Preserve PLL counter order       ; Off                                          ;
; PLL location                     ; PLL_1                                        ;
; Inclk0 signal                    ; ifclk                                        ;
; Inclk1 signal                    ; --                                           ;
; Inclk0 signal type               ; Dedicated Pin                                ;
; Inclk1 signal type               ; --                                           ;
+----------------------------------+----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                               ;
+------------------------------------------------+--------------+------+-----+------------------+-------------+------------+---------+---------------+------------+---------+---------+-----------------------------------+
; Name                                           ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Initial ; VCO Tap ; SDC Pin Name                      ;
+------------------------------------------------+--------------+------+-----+------------------+-------------+------------+---------+---------------+------------+---------+---------+-----------------------------------+
; PLL_48M_in:inst4|altpll:altpll_component|_clk0 ; clock0       ; 25   ; 12  ; 100.0 MHz        ; 0 (0 ps)    ; 50/50      ; C0      ; 6             ; 3/3 Even   ; 1       ; 0       ; inst4|altpll_component|pll|clk[0] ;
; PLL_48M_in:inst4|altpll:altpll_component|_clk1 ; clock1       ; 25   ; 24  ; 50.0 MHz         ; 0 (0 ps)    ; 50/50      ; C1      ; 12            ; 6/6 Even   ; 1       ; 0       ; inst4|altpll_component|pll|clk[1] ;
+------------------------------------------------+--------------+------+-----+------------------+-------------+------------+---------+---------------+------------+---------+---------+-----------------------------------+


+-------------------------------------------------------------------------------+
; Output Pin Default Load For Reported TCO                                      ;
+----------------------------------+-------+------------------------------------+
; I/O Standard                     ; Load  ; Termination Resistance             ;
+----------------------------------+-------+------------------------------------+
; 3.3-V LVTTL                      ; 0 pF  ; Not Available                      ;
; 3.3-V LVCMOS                     ; 0 pF  ; Not Available                      ;
; 2.5 V                            ; 0 pF  ; Not Available                      ;
; 1.8 V                            ; 0 pF  ; Not Available                      ;
; 1.5 V                            ; 0 pF  ; Not Available                      ;
; 3.3-V PCI                        ; 10 pF ; 25 Ohm (Parallel)                  ;
; 3.3-V PCI-X                      ; 10 pF ; 25 Ohm (Parallel)                  ;
; SSTL-2 Class I                   ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-2 Class II                  ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class I                  ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class II                 ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; 1.5-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.5-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; 1.8-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.8-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; Differential SSTL-2              ; 0 pF  ; (See SSTL-2)                       ;
; Differential 2.5-V SSTL Class II ; 0 pF  ; (See SSTL-2 Class II)              ;
; Differential 1.8-V SSTL Class I  ; 0 pF  ; (See 1.8-V SSTL Class I)           ;
; Differential 1.8-V SSTL Class II ; 0 pF  ; (See 1.8-V SSTL Class II)          ;
; Differential 1.5-V HSTL Class I  ; 0 pF  ; (See 1.5-V HSTL Class I)           ;
; Differential 1.5-V HSTL Class II ; 0 pF  ; (See 1.5-V HSTL Class II)          ;
; Differential 1.8-V HSTL Class I  ; 0 pF  ; (See 1.8-V HSTL Class I)           ;
; Differential 1.8-V HSTL Class II ; 0 pF  ; (See 1.8-V HSTL Class II)          ;
; LVDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; mini-LVDS                        ; 0 pF  ; 100 Ohm (Differential)             ;
; RSDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; Simple RSDS                      ; 0 pF  ; Not Available                      ;
; Differential LVPECL              ; 0 pF  ; 100 Ohm (Differential)             ;
+----------------------------------+-------+------------------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                    ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M4Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                               ; Library Name ;
+-----------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |Template                                     ; 223 (1)     ; 110 (0)                   ; 0 (0)         ; 131072      ; 32   ; 0            ; 0       ; 0         ; 35   ; 0            ; 113 (1)      ; 6 (0)             ; 104 (0)          ; |Template                                                                                                                                         ;              ;
;    |PLL_48M_in:inst4|                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Template|PLL_48M_in:inst4                                                                                                                        ;              ;
;       |altpll:altpll_component|               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Template|PLL_48M_in:inst4|altpll:altpll_component                                                                                                ;              ;
;    |Retrasar_entrada:inst3|                   ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 5 (5)             ; 1 (1)            ; |Template|Retrasar_entrada:inst3                                                                                                                  ;              ;
;    |control_conv:inst5|                       ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 1 (1)            ; |Template|control_conv:inst5                                                                                                                      ;              ;
;    |fifo0:inst1|                              ; 162 (0)     ; 103 (0)                   ; 0 (0)         ; 131072      ; 32   ; 0            ; 0       ; 0         ; 0    ; 0            ; 59 (0)       ; 1 (0)             ; 102 (0)          ; |Template|fifo0:inst1                                                                                                                             ;              ;
;       |dcfifo:dcfifo_component|               ; 162 (0)     ; 103 (0)                   ; 0 (0)         ; 131072      ; 32   ; 0            ; 0       ; 0         ; 0    ; 0            ; 59 (0)       ; 1 (0)             ; 102 (0)          ; |Template|fifo0:inst1|dcfifo:dcfifo_component                                                                                                     ;              ;
;          |dcfifo_hnj1:auto_generated|         ; 162 (27)    ; 103 (27)                  ; 0 (0)         ; 131072      ; 32   ; 0            ; 0       ; 0         ; 0    ; 0            ; 59 (2)       ; 1 (0)             ; 102 (4)          ; |Template|fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated                                                                          ;              ;
;             |a_graycounter_g2c:wrptr_gp|      ; 31 (31)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 23 (23)          ; |Template|fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp                                               ;              ;
;             |a_graycounter_h2c:wrptr_g1p|     ; 27 (27)     ; 21 (21)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 23 (23)          ; |Template|fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p                                              ;              ;
;             |a_graycounter_s96:rdptr_g1p|     ; 40 (40)     ; 28 (28)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 30 (30)          ; |Template|fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p                                              ;              ;
;             |altsyncram_1qu:fifo_ram|         ; 20 (0)      ; 3 (0)                     ; 0 (0)         ; 131072      ; 32   ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (0)       ; 1 (0)             ; 2 (0)            ; |Template|fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram                                                  ;              ;
;                |altsyncram_cec1:altsyncram14| ; 20 (3)      ; 3 (3)                     ; 0 (0)         ; 131072      ; 32   ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (0)       ; 1 (1)             ; 2 (1)            ; |Template|fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14                     ;              ;
;                   |decode_o37:decode_b|       ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |Template|fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|decode_o37:decode_b ;              ;
;                   |mux_nv7:mux18|             ; 16 (16)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 1 (1)            ; |Template|fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|mux_nv7:mux18       ;              ;
;             |cmpr_r16:rdempty_eq_comp_msb|    ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Template|fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|cmpr_r16:rdempty_eq_comp_msb                                             ;              ;
;             |cmpr_r16:wrfull_eq_comp1_msb|    ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |Template|fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|cmpr_r16:wrfull_eq_comp1_msb                                             ;              ;
;             |cmpr_r16:wrfull_eq_comp_msb|     ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Template|fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|cmpr_r16:wrfull_eq_comp_msb                                              ;              ;
;             |dffpipe_c2e:rdaclr|              ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Template|fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr                                                       ;              ;
;             |mux_1u7:rdemp_eq_comp_lsb_mux|   ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 7 (7)            ; |Template|fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|mux_1u7:rdemp_eq_comp_lsb_mux                                            ;              ;
;             |mux_1u7:rdemp_eq_comp_msb_mux|   ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 3 (3)            ; |Template|fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|mux_1u7:rdemp_eq_comp_msb_mux                                            ;              ;
;             |mux_1u7:wrfull_eq_comp_lsb_mux|  ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 8 (8)            ; |Template|fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|mux_1u7:wrfull_eq_comp_lsb_mux                                           ;              ;
;             |mux_1u7:wrfull_eq_comp_msb_mux|  ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 4 (4)            ; |Template|fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|mux_1u7:wrfull_eq_comp_msb_mux                                           ;              ;
;    |reloj_ADS9223:inst2|                      ; 51 (51)     ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 50 (50)      ; 0 (0)             ; 1 (1)            ; |Template|reloj_ADS9223:inst2                                                                                                                     ;              ;
+-----------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                  ;
+-------------+----------+---------------+---------------+-----------------------+-----+
; Name        ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ;
+-------------+----------+---------------+---------------+-----------------------+-----+
; IO_C15      ; Output   ; --            ; --            ; --                    ; --  ;
; IO_G16      ; Output   ; --            ; --            ; --                    ; --  ;
; IO_M2       ; Output   ; --            ; --            ; --                    ; --  ;
; IO_D2       ; Output   ; --            ; --            ; --                    ; --  ;
; fd[15]      ; Output   ; --            ; --            ; --                    ; --  ;
; fd[14]      ; Output   ; --            ; --            ; --                    ; --  ;
; fd[13]      ; Output   ; --            ; --            ; --                    ; --  ;
; fd[12]      ; Output   ; --            ; --            ; --                    ; --  ;
; fd[11]      ; Output   ; --            ; --            ; --                    ; --  ;
; fd[10]      ; Output   ; --            ; --            ; --                    ; --  ;
; fd[9]       ; Output   ; --            ; --            ; --                    ; --  ;
; fd[8]       ; Output   ; --            ; --            ; --                    ; --  ;
; fd[7]       ; Output   ; --            ; --            ; --                    ; --  ;
; fd[6]       ; Output   ; --            ; --            ; --                    ; --  ;
; fd[5]       ; Output   ; --            ; --            ; --                    ; --  ;
; fd[4]       ; Output   ; --            ; --            ; --                    ; --  ;
; fd[3]       ; Output   ; --            ; --            ; --                    ; --  ;
; fd[2]       ; Output   ; --            ; --            ; --                    ; --  ;
; fd[1]       ; Output   ; --            ; --            ; --                    ; --  ;
; fd[0]       ; Output   ; --            ; --            ; --                    ; --  ;
; IO_E13      ; Input    ; (6) 4358 ps   ; (6) 4358 ps   ; --                    ; --  ;
; ren         ; Input    ; (6) 4358 ps   ; (6) 4358 ps   ; --                    ; --  ;
; ifclk       ; Input    ; --            ; --            ; --                    ; --  ;
; data_in[11] ; Input    ; (6) 4400 ps   ; (6) 4400 ps   ; --                    ; --  ;
; data_in[10] ; Input    ; (6) 4400 ps   ; (6) 4400 ps   ; --                    ; --  ;
; data_in[9]  ; Input    ; (6) 4400 ps   ; (6) 4400 ps   ; --                    ; --  ;
; data_in[8]  ; Input    ; (6) 4400 ps   ; (6) 4400 ps   ; --                    ; --  ;
; data_in[7]  ; Input    ; (6) 4400 ps   ; (6) 4400 ps   ; --                    ; --  ;
; data_in[6]  ; Input    ; (6) 4400 ps   ; (6) 4400 ps   ; --                    ; --  ;
; data_in[5]  ; Input    ; (6) 4400 ps   ; (6) 4400 ps   ; --                    ; --  ;
; data_in[4]  ; Input    ; (6) 4400 ps   ; (6) 4400 ps   ; --                    ; --  ;
; data_in[3]  ; Input    ; (6) 4400 ps   ; (6) 4400 ps   ; --                    ; --  ;
; data_in[2]  ; Input    ; (6) 4400 ps   ; (6) 4400 ps   ; --                    ; --  ;
; data_in[1]  ; Input    ; (6) 4400 ps   ; (6) 4400 ps   ; --                    ; --  ;
; data_in[0]  ; Input    ; (6) 4358 ps   ; (6) 4358 ps   ; --                    ; --  ;
+-------------+----------+---------------+---------------+-----------------------+-----+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                       ; Pad To Core Index ; Setting ;
+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; IO_E13                                                                                                                                    ;                   ;         ;
;      - reloj_ADS9223:inst2|valClk~4                                                                                                       ; 0                 ; 6       ;
;      - reloj_ADS9223:inst2|EP[0]~0                                                                                                        ; 0                 ; 6       ;
;      - reloj_ADS9223:inst2|clkSig~0                                                                                                       ; 0                 ; 6       ;
;      - reloj_ADS9223:inst2|valClk[0]~10                                                                                                   ; 0                 ; 6       ;
; ren                                                                                                                                       ;                   ;         ;
;      - fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdcnt_addr_ena                                                      ; 1                 ; 6       ;
;      - fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|valid_rdreq~0                                                       ; 1                 ; 6       ;
; ifclk                                                                                                                                     ;                   ;         ;
; data_in[11]                                                                                                                               ;                   ;         ;
;      - fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11 ; 0                 ; 6       ;
;      - fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27 ; 0                 ; 6       ;
; data_in[10]                                                                                                                               ;                   ;         ;
;      - fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10 ; 0                 ; 6       ;
;      - fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26 ; 0                 ; 6       ;
; data_in[9]                                                                                                                                ;                   ;         ;
;      - fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9  ; 1                 ; 6       ;
;      - fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25 ; 1                 ; 6       ;
; data_in[8]                                                                                                                                ;                   ;         ;
;      - fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8  ; 0                 ; 6       ;
;      - fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24 ; 0                 ; 6       ;
; data_in[7]                                                                                                                                ;                   ;         ;
;      - fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7  ; 0                 ; 6       ;
;      - fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23 ; 0                 ; 6       ;
; data_in[6]                                                                                                                                ;                   ;         ;
;      - fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6  ; 1                 ; 6       ;
;      - fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22 ; 1                 ; 6       ;
; data_in[5]                                                                                                                                ;                   ;         ;
;      - fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5  ; 0                 ; 6       ;
;      - fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21 ; 0                 ; 6       ;
; data_in[4]                                                                                                                                ;                   ;         ;
;      - fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4  ; 1                 ; 6       ;
;      - fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20 ; 1                 ; 6       ;
; data_in[3]                                                                                                                                ;                   ;         ;
;      - fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3  ; 1                 ; 6       ;
;      - fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19 ; 1                 ; 6       ;
; data_in[2]                                                                                                                                ;                   ;         ;
;      - fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2  ; 0                 ; 6       ;
;      - fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18 ; 0                 ; 6       ;
; data_in[1]                                                                                                                                ;                   ;         ;
;      - fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1  ; 1                 ; 6       ;
;      - fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17 ; 1                 ; 6       ;
; data_in[0]                                                                                                                                ;                   ;         ;
;      - fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0  ; 1                 ; 6       ;
;      - fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16 ; 1                 ; 6       ;
+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                               ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; PLL_48M_in:inst4|altpll:altpll_component|_clk0                                                                                                     ; PLL_1              ; 1       ; Clock                      ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; PLL_48M_in:inst4|altpll:altpll_component|_clk1                                                                                                     ; PLL_1              ; 6       ; Clock                      ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; Retrasar_entrada:inst3|q5_Entrada                                                                                                                  ; LCFF_X24_Y24_N25   ; 86      ; Clock                      ; yes    ; Global Clock         ; GCLK10           ; --                        ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|decode_o37:decode_b|eq_node[0] ; LCCOMB_X18_Y16_N22 ; 16      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|decode_o37:decode_b|eq_node[1] ; LCCOMB_X19_Y16_N6  ; 16      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0]                                                       ; LCFF_X20_Y15_N31   ; 20      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|int_wrfull                                                                          ; LCCOMB_X18_Y16_N8  ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdcnt_addr_ena                                                                      ; LCCOMB_X20_Y17_N22 ; 43      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|valid_rdreq~0                                                                       ; LCCOMB_X20_Y17_N12 ; 51      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ifclk                                                                                                                                              ; PIN_H2             ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; ifclk                                                                                                                                              ; PIN_H2             ; 81      ; Clock                      ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; reloj_ADS9223:inst2|clkSig~1                                                                                                                       ; LCCOMB_X31_Y24_N8  ; 4       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; reloj_ADS9223:inst2|valClk~1                                                                                                                       ; LCCOMB_X31_Y24_N20 ; 9       ; Latch enable               ; yes    ; Global Clock         ; GCLK8            ; --                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                         ;
+------------------------------------------------+--------------------+---------+----------------------+------------------+---------------------------+
; Name                                           ; Location           ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------+--------------------+---------+----------------------+------------------+---------------------------+
; PLL_48M_in:inst4|altpll:altpll_component|_clk0 ; PLL_1              ; 1       ; Global Clock         ; GCLK3            ; --                        ;
; PLL_48M_in:inst4|altpll:altpll_component|_clk1 ; PLL_1              ; 6       ; Global Clock         ; GCLK2            ; --                        ;
; Retrasar_entrada:inst3|q5_Entrada              ; LCFF_X24_Y24_N25   ; 86      ; Global Clock         ; GCLK10           ; --                        ;
; ifclk                                          ; PIN_H2             ; 81      ; Global Clock         ; GCLK0            ; --                        ;
; reloj_ADS9223:inst2|valClk~1                   ; LCCOMB_X31_Y24_N20 ; 9       ; Global Clock         ; GCLK8            ; --                        ;
+------------------------------------------------+--------------------+---------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                ; Fan-Out ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|valid_rdreq~0                                                                        ; 51      ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdcnt_addr_ena                                                                       ; 43      ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                                             ; 40      ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]                                             ; 40      ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]                                             ; 40      ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                                             ; 39      ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                                             ; 39      ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                                             ; 39      ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]                                             ; 39      ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]                                             ; 39      ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]                                             ; 39      ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]                                             ; 39      ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                                             ; 38      ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                                             ; 38      ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                                             ; 38      ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]                                             ; 38      ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]                                             ; 38      ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]~21                                         ; 36      ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]~20                                         ; 36      ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[9]~19                                          ; 36      ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[8]~17                                          ; 36      ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~16                                          ; 36      ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[9]~10                                          ; 36      ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[8]~13                                          ; 35      ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[10]~12                                         ; 35      ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[11]~11                                         ; 35      ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|decode_o37:decode_b|eq_node[0]  ; 32      ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|decode_o37:decode_b|eq_node[1]  ; 32      ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|int_wrfull                                                                           ; 21      ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0]                                                        ; 20      ;
; reloj_ADS9223:inst2|EA[0]                                                                                                                           ; 18      ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|out_address_reg_a[0]            ; 16      ;
; ~GND                                                                                                                                                ; 8       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2                                               ; 7       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5                                               ; 7       ;
; reloj_ADS9223:inst2|clkSig                                                                                                                          ; 6       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4                                          ; 6       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6                                          ; 6       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0                                               ; 6       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1                                               ; 6       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3                                               ; 6       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6                                               ; 6       ;
; reloj_ADS9223:inst2|valClk~1                                                                                                                        ; 6       ;
; reloj_ADS9223:inst2|LessThan0~5                                                                                                                     ; 6       ;
; reloj_ADS9223:inst2|Add0~8                                                                                                                          ; 6       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~23                                         ; 5       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~22                                         ; 5       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14                                         ; 5       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7                                               ; 5       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4                                            ; 5       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~9                                          ; 5       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~8                                          ; 5       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                          ; 5       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4                                               ; 5       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                           ; 5       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                           ; 5       ;
; reloj_ADS9223:inst2|valClk~0                                                                                                                        ; 5       ;
; IO_E13                                                                                                                                              ; 4       ;
; reloj_ADS9223:inst2|valClk[0]                                                                                                                       ; 4       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|_~5                                                      ; 4       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                                  ; 4       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|_~3                                                      ; 4       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                  ; 4       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~3                                                       ; 4       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                  ; 4       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13                                         ; 4       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15                                         ; 4       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                                            ; 4       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                          ; 4       ;
; reloj_ADS9223:inst2|clkSig~1                                                                                                                        ; 4       ;
; reloj_ADS9223:inst2|valClk[8]                                                                                                                       ; 3       ;
; reloj_ADS9223:inst2|valClk[7]                                                                                                                       ; 3       ;
; reloj_ADS9223:inst2|valClk[4]                                                                                                                       ; 3       ;
; reloj_ADS9223:inst2|valClk[5]                                                                                                                       ; 3       ;
; reloj_ADS9223:inst2|valClk[6]                                                                                                                       ; 3       ;
; reloj_ADS9223:inst2|valClk[1]                                                                                                                       ; 3       ;
; reloj_ADS9223:inst2|valClk[2]                                                                                                                       ; 3       ;
; reloj_ADS9223:inst2|valClk[3]                                                                                                                       ; 3       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|_~7                                                      ; 3       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|_~1                                                      ; 3       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~1                                                       ; 3       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                                         ; 3       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~11                                         ; 3       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12                                         ; 3       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a10~0                                            ; 3       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[10]                                                                          ; 3       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[8]                                                                           ; 3       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[7]                                                                           ; 3       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a11~0                                            ; 3       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a9~0                                             ; 3       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[9]                                                                           ; 3       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[11]                                                                          ; 3       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~6                                            ; 3       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~1                                            ; 3       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|_~0                                                      ; 3       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3                                            ; 3       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5                                            ; 3       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1                                            ; 3       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~2                                          ; 3       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[12]                                                                          ; 3       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0                                                       ; 3       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                          ; 3       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                          ; 3       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[13]                                                                          ; 3       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[1]                                                                           ; 3       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[0]                                                                           ; 3       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[3]                                                                           ; 3       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[2]                                                                           ; 3       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[6]                                                                           ; 3       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[5]                                                                           ; 3       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[4]                                                                           ; 3       ;
; data_in[0]                                                                                                                                          ; 2       ;
; data_in[1]                                                                                                                                          ; 2       ;
; data_in[2]                                                                                                                                          ; 2       ;
; data_in[3]                                                                                                                                          ; 2       ;
; data_in[4]                                                                                                                                          ; 2       ;
; data_in[5]                                                                                                                                          ; 2       ;
; data_in[6]                                                                                                                                          ; 2       ;
; data_in[7]                                                                                                                                          ; 2       ;
; data_in[8]                                                                                                                                          ; 2       ;
; data_in[9]                                                                                                                                          ; 2       ;
; data_in[10]                                                                                                                                         ; 2       ;
; data_in[11]                                                                                                                                         ; 2       ;
; ren                                                                                                                                                 ; 2       ;
; control_conv:inst5|Mux1~1                                                                                                                           ; 2       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|ram_address_b[12]                                                                    ; 2       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[7]                                                                   ; 2       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[1]                                                                   ; 2       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[0]                                                                   ; 2       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[3]                                                                   ; 2       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[2]                                                                   ; 2       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[5]                                                                   ; 2       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[4]                                                                   ; 2       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[6]                                                                   ; 2       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a8~1                                             ; 2       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|_~2                                                      ; 2       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|_~4                                                      ; 2       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~4                                                       ; 2       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|_~1                                                      ; 2       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                ; 2       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                ; 2       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[8]~1                                           ; 2       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a8~0                                             ; 2       ;
; reloj_ADS9223:inst2|cuenta[0]~1                                                                                                                     ; 2       ;
; reloj_ADS9223:inst2|valClk~6                                                                                                                        ; 2       ;
; reloj_ADS9223:inst2|valClk~5                                                                                                                        ; 2       ;
; reloj_ADS9223:inst2|valClk~4                                                                                                                        ; 2       ;
; reloj_ADS9223:inst2|Mux0~3                                                                                                                          ; 2       ;
; reloj_ADS9223:inst2|Mux0~0                                                                                                                          ; 2       ;
; reloj_ADS9223:inst2|valClk~2                                                                                                                        ; 2       ;
; reloj_ADS9223:inst2|Add0~6                                                                                                                          ; 2       ;
; reloj_ADS9223:inst2|Add0~4                                                                                                                          ; 2       ;
; reloj_ADS9223:inst2|Add0~2                                                                                                                          ; 2       ;
; reloj_ADS9223:inst2|Add0~0                                                                                                                          ; 2       ;
; reloj_ADS9223:inst2|Add1~16                                                                                                                         ; 2       ;
; reloj_ADS9223:inst2|Add1~14                                                                                                                         ; 2       ;
; reloj_ADS9223:inst2|Add1~12                                                                                                                         ; 2       ;
; reloj_ADS9223:inst2|Add1~10                                                                                                                         ; 2       ;
; reloj_ADS9223:inst2|Add1~8                                                                                                                          ; 2       ;
; reloj_ADS9223:inst2|Add1~6                                                                                                                          ; 2       ;
; reloj_ADS9223:inst2|Add1~4                                                                                                                          ; 2       ;
; reloj_ADS9223:inst2|Add1~2                                                                                                                          ; 2       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0]~feeder                                                 ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~8feeder                                    ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~6feeder                                    ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]~5feeder                                    ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]~4feeder                                    ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[9]~3feeder                                     ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[8]~2feeder                                     ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~0feeder                                     ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr~feeder                                                                        ; 1       ;
; reloj_ADS9223:inst2|Mux0~3_RESYN62_BDD63                                                                                                            ; 1       ;
; reloj_ADS9223:inst2|Mux0~3_RESYN60_BDD61                                                                                                            ; 1       ;
; reloj_ADS9223:inst2|Mux0~0_RESYN22_BDD23                                                                                                            ; 1       ;
; control_conv:inst5|Mux1~1_RESYN20_BDD21                                                                                                             ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM7                                         ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM3_OTERM5                                         ; 1       ;
; ifclk                                                                                                                                               ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~34                                         ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~33                                         ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~32                                         ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~31                                         ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~24                                         ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~23                                         ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~22                                         ; 1       ;
; control_conv:inst5|Mux0~3                                                                                                                           ; 1       ;
; Retrasar_entrada:inst3|q0_Entrada                                                                                                                   ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|_~13                                                     ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|_~12                                                     ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|_~11                                                     ; 1       ;
; Retrasar_entrada:inst3|q1_Entrada                                                                                                                   ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|_~12                                                     ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|_~11                                                     ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|_~10                                                     ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|_~9                                                      ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|ram_address_a[12]                                                                    ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~11                                                      ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~10                                                      ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~9                                                       ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|_~10                                                     ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3                                            ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a2                                            ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1                                            ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                                            ; 1       ;
; Retrasar_entrada:inst3|q2_Entrada                                                                                                                   ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|_~8                                                      ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[0]                                         ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[1]                                         ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[2]                                         ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[3]                                         ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~8                                                       ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a3                                            ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a2                                            ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a1                                            ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0                                            ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|address_reg_a[0]~0              ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|addr_store_a[0]                 ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|_~9                                                      ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|_~8                                                      ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]~29                                          ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]~28                                          ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|_~6                                                      ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]~27                                          ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]~26                                          ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]~25                                          ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|_~4                                                      ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]~24                                          ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|_~3                                                      ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|mux_1u7:rdemp_eq_comp_msb_mux|result_node[0]~9                                       ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|cmpr_r16:rdempty_eq_comp_msb|data_wire[0]~0                                          ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|mux_1u7:rdemp_eq_comp_msb_mux|result_node[0]~8                                       ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|mux_1u7:rdemp_eq_comp_msb_mux|result_node[0]~7                                       ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|mux_1u7:rdemp_eq_comp_msb_mux|result_node[0]~6                                       ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|mux_1u7:rdemp_eq_comp_msb_mux|result_node[0]~5                                       ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|mux_1u7:rdemp_eq_comp_msb_mux|result_node[0]~4                                       ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|mux_1u7:rdemp_eq_comp_msb_mux|result_node[0]~3                                       ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|mux_1u7:rdemp_eq_comp_msb_mux|result_node[0]~2                                       ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|mux_1u7:rdemp_eq_comp_msb_mux|result_node[0]~1                                       ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|mux_1u7:rdemp_eq_comp_msb_mux|result_node[0]~0                                       ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|mux_1u7:rdemp_eq_comp_lsb_mux|result_node[0]~9                                       ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|mux_1u7:rdemp_eq_comp_lsb_mux|result_node[0]~8                                       ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|mux_1u7:rdemp_eq_comp_lsb_mux|result_node[0]~7                                       ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|mux_1u7:rdemp_eq_comp_lsb_mux|result_node[0]~6                                       ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|mux_1u7:rdemp_eq_comp_lsb_mux|result_node[0]~5                                       ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|mux_1u7:rdemp_eq_comp_lsb_mux|result_node[0]~4                                       ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|mux_1u7:rdemp_eq_comp_lsb_mux|result_node[0]~3                                       ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|mux_1u7:rdemp_eq_comp_lsb_mux|result_node[0]~2                                       ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|mux_1u7:rdemp_eq_comp_lsb_mux|result_node[0]~1                                       ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|mux_1u7:rdemp_eq_comp_lsb_mux|result_node[0]~0                                       ; 1       ;
; Retrasar_entrada:inst3|q3_Entrada                                                                                                                   ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~7                                                       ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]~20                                          ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|_~7                                                      ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7~0                                             ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|_~6                                                      ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                                          ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~8                                          ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~6                                                       ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                                          ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~6                                          ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|_~5                                                      ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1~0                                             ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2~0                                             ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3~0                                             ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6~0                                             ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4~0                                             ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5~0                                             ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|_~2                                                      ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~5                                                       ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]~19                                          ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]~18                                          ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]~17                                          ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]~16                                          ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]~15                                          ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]~14                                          ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~2                                                       ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|address_reg_a[0]                ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]~5                                          ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|_~0                                                      ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]~4                                          ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[9]~3                                           ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[9]~18                                          ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[8]~2                                           ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~1                                           ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~0                                           ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                                               ; 1       ;
; Retrasar_entrada:inst3|q4_Entrada                                                                                                                   ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|mux_1u7:wrfull_eq_comp_msb_mux|result_node[0]~8                                      ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|mux_1u7:wrfull_eq_comp_msb_mux|result_node[0]~7                                      ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|mux_1u7:wrfull_eq_comp_msb_mux|result_node[0]~6                                      ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|cmpr_r16:wrfull_eq_comp_msb|data_wire[0]~0                                           ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|mux_1u7:wrfull_eq_comp_msb_mux|result_node[0]~5                                      ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|mux_1u7:wrfull_eq_comp_msb_mux|result_node[0]~4                                      ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|mux_1u7:wrfull_eq_comp_msb_mux|result_node[0]~3                                      ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|cmpr_r16:wrfull_eq_comp1_msb|data_wire[0]~0                                          ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|mux_1u7:wrfull_eq_comp_msb_mux|result_node[0]~2                                      ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|mux_1u7:wrfull_eq_comp_msb_mux|result_node[0]~1                                      ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0                                            ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0                                            ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|mux_1u7:wrfull_eq_comp_msb_mux|result_node[0]~0                                      ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|mux_1u7:wrfull_eq_comp_lsb_mux|result_node[0]~9                                      ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|mux_1u7:wrfull_eq_comp_lsb_mux|result_node[0]~8                                      ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|mux_1u7:wrfull_eq_comp_lsb_mux|result_node[0]~7                                      ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|mux_1u7:wrfull_eq_comp_lsb_mux|result_node[0]~6                                      ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|mux_1u7:wrfull_eq_comp_lsb_mux|result_node[0]~5                                      ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|mux_1u7:wrfull_eq_comp_lsb_mux|result_node[0]~4                                      ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|mux_1u7:wrfull_eq_comp_lsb_mux|result_node[0]~3                                      ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|mux_1u7:wrfull_eq_comp_lsb_mux|result_node[0]~2                                      ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|mux_1u7:wrfull_eq_comp_lsb_mux|result_node[0]~1                                      ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|mux_1u7:wrfull_eq_comp_lsb_mux|result_node[0]~0                                      ; 1       ;
; reloj_ADS9223:inst2|valClk[8]~15                                                                                                                    ; 1       ;
; reloj_ADS9223:inst2|valClk[7]~14                                                                                                                    ; 1       ;
; reloj_ADS9223:inst2|valClk[4]~13                                                                                                                    ; 1       ;
; reloj_ADS9223:inst2|valClk[5]~12                                                                                                                    ; 1       ;
; reloj_ADS9223:inst2|valClk[6]~11                                                                                                                    ; 1       ;
; reloj_ADS9223:inst2|valClk[0]~10                                                                                                                    ; 1       ;
; reloj_ADS9223:inst2|valClk[1]~9                                                                                                                     ; 1       ;
; reloj_ADS9223:inst2|valClk[2]~8                                                                                                                     ; 1       ;
; reloj_ADS9223:inst2|valClk[3]~7                                                                                                                     ; 1       ;
; reloj_ADS9223:inst2|cuenta[1]~2                                                                                                                     ; 1       ;
; reloj_ADS9223:inst2|clkSig~0                                                                                                                        ; 1       ;
; reloj_ADS9223:inst2|EP[0]~0                                                                                                                         ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|mux_nv7:mux18|result_node[0]~15 ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|mux_nv7:mux18|result_node[1]~14 ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|mux_nv7:mux18|result_node[2]~13 ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|mux_nv7:mux18|result_node[3]~12 ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|mux_nv7:mux18|result_node[4]~11 ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|mux_nv7:mux18|result_node[5]~10 ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|mux_nv7:mux18|result_node[6]~9  ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|mux_nv7:mux18|result_node[7]~8  ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|mux_nv7:mux18|result_node[8]~7  ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|mux_nv7:mux18|result_node[9]~6  ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|mux_nv7:mux18|result_node[10]~5 ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|mux_nv7:mux18|result_node[11]~4 ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|mux_nv7:mux18|result_node[12]~3 ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|mux_nv7:mux18|result_node[13]~2 ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|mux_nv7:mux18|result_node[14]~1 ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|mux_nv7:mux18|result_node[15]~0 ; 1       ;
; Retrasar_entrada:inst3|q5_Entrada                                                                                                                   ; 1       ;
; control_conv:inst5|Mux0~2                                                                                                                           ; 1       ;
; reloj_ADS9223:inst2|valClk~3                                                                                                                        ; 1       ;
; reloj_ADS9223:inst2|Add0~7                                                                                                                          ; 1       ;
; reloj_ADS9223:inst2|Add0~5                                                                                                                          ; 1       ;
; reloj_ADS9223:inst2|Add0~3                                                                                                                          ; 1       ;
; reloj_ADS9223:inst2|Add0~1                                                                                                                          ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0                   ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16                  ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1                   ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17                  ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2                   ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18                  ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3                   ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19                  ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4                   ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20                  ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5                   ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21                  ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6                   ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22                  ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7                   ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23                  ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8                   ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24                  ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9                   ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25                  ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10                  ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26                  ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11                  ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27                  ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12                  ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28                  ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13                  ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29                  ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14                  ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30                  ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15                  ; 1       ;
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31                  ; 1       ;
; reloj_ADS9223:inst2|Add1~15                                                                                                                         ; 1       ;
; reloj_ADS9223:inst2|Add1~13                                                                                                                         ; 1       ;
; reloj_ADS9223:inst2|Add1~11                                                                                                                         ; 1       ;
; reloj_ADS9223:inst2|Add1~9                                                                                                                          ; 1       ;
; reloj_ADS9223:inst2|Add1~7                                                                                                                          ; 1       ;
; reloj_ADS9223:inst2|Add1~5                                                                                                                          ; 1       ;
; reloj_ADS9223:inst2|Add1~3                                                                                                                          ; 1       ;
; reloj_ADS9223:inst2|Add1~1                                                                                                                          ; 1       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------+------+----------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                                                                                                           ; Type ; Mode           ; Clock Mode  ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M4Ks ; MIF  ; Location                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------+------+----------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ALTSYNCRAM ; AUTO ; True Dual Port ; Dual Clocks ; 8192         ; 16           ; 8192         ; 16           ; yes                    ; yes                     ; yes                    ; no                      ; 131072 ; 8192                        ; 16                          ; 8192                        ; 16                          ; 131072              ; 32   ; None ; M4K_X41_Y14, M4K_X17_Y10, M4K_X17_Y17, M4K_X17_Y8, M4K_X41_Y15, M4K_X41_Y8, M4K_X41_Y10, M4K_X17_Y9, M4K_X17_Y20, M4K_X41_Y23, M4K_X17_Y16, M4K_X17_Y15, M4K_X17_Y12, M4K_X17_Y11, M4K_X17_Y18, M4K_X17_Y21, M4K_X41_Y9, M4K_X41_Y12, M4K_X41_Y13, M4K_X41_Y11, M4K_X17_Y13, M4K_X17_Y14, M4K_X41_Y20, M4K_X41_Y21, M4K_X17_Y19, M4K_X17_Y23, M4K_X41_Y19, M4K_X41_Y22, M4K_X41_Y17, M4K_X41_Y16, M4K_X41_Y18, M4K_X17_Y22 ;
+--------------------------------------------------------------------------------------------------------------------------------+------+----------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------------+
; Interconnect Usage Summary                          ;
+----------------------------+------------------------+
; Interconnect Resource Type ; Usage                  ;
+----------------------------+------------------------+
; Block interconnects        ; 1,239 / 54,004 ( 2 % ) ;
; C16 interconnects          ; 33 / 2,100 ( 2 % )     ;
; C4 interconnects           ; 624 / 36,000 ( 2 % )   ;
; Direct links               ; 94 / 54,004 ( < 1 % )  ;
; Global clocks              ; 5 / 16 ( 31 % )        ;
; Local interconnects        ; 147 / 18,752 ( < 1 % ) ;
; R24 interconnects          ; 61 / 1,900 ( 3 % )     ;
; R4 interconnects           ; 696 / 46,920 ( 1 % )   ;
+----------------------------+------------------------+


+---------------------------------------------------------------------------+
; LAB Logic Elements                                                        ;
+--------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 9.29) ; Number of LABs  (Total = 24) ;
+--------------------------------------------+------------------------------+
; 1                                          ; 6                            ;
; 2                                          ; 1                            ;
; 3                                          ; 1                            ;
; 4                                          ; 2                            ;
; 5                                          ; 1                            ;
; 6                                          ; 0                            ;
; 7                                          ; 0                            ;
; 8                                          ; 0                            ;
; 9                                          ; 1                            ;
; 10                                         ; 0                            ;
; 11                                         ; 0                            ;
; 12                                         ; 0                            ;
; 13                                         ; 0                            ;
; 14                                         ; 1                            ;
; 15                                         ; 0                            ;
; 16                                         ; 11                           ;
+--------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 1.13) ; Number of LABs  (Total = 24) ;
+------------------------------------+------------------------------+
; 1 Async. clear                     ; 3                            ;
; 1 Clock                            ; 11                           ;
; 1 Clock enable                     ; 7                            ;
; 2 Clocks                           ; 6                            ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 13.79) ; Number of LABs  (Total = 24) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 2                            ;
; 2                                            ; 5                            ;
; 3                                            ; 1                            ;
; 4                                            ; 1                            ;
; 5                                            ; 0                            ;
; 6                                            ; 0                            ;
; 7                                            ; 0                            ;
; 8                                            ; 1                            ;
; 9                                            ; 0                            ;
; 10                                           ; 1                            ;
; 11                                           ; 0                            ;
; 12                                           ; 0                            ;
; 13                                           ; 0                            ;
; 14                                           ; 0                            ;
; 15                                           ; 1                            ;
; 16                                           ; 3                            ;
; 17                                           ; 0                            ;
; 18                                           ; 1                            ;
; 19                                           ; 0                            ;
; 20                                           ; 0                            ;
; 21                                           ; 0                            ;
; 22                                           ; 1                            ;
; 23                                           ; 0                            ;
; 24                                           ; 0                            ;
; 25                                           ; 0                            ;
; 26                                           ; 1                            ;
; 27                                           ; 3                            ;
; 28                                           ; 3                            ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 6.75) ; Number of LABs  (Total = 24) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 0                            ;
; 1                                               ; 7                            ;
; 2                                               ; 2                            ;
; 3                                               ; 1                            ;
; 4                                               ; 1                            ;
; 5                                               ; 1                            ;
; 6                                               ; 1                            ;
; 7                                               ; 0                            ;
; 8                                               ; 2                            ;
; 9                                               ; 0                            ;
; 10                                              ; 1                            ;
; 11                                              ; 0                            ;
; 12                                              ; 3                            ;
; 13                                              ; 3                            ;
; 14                                              ; 0                            ;
; 15                                              ; 0                            ;
; 16                                              ; 2                            ;
+-------------------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+----------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 11.79) ; Number of LABs  (Total = 24) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 0                            ;
; 2                                            ; 2                            ;
; 3                                            ; 1                            ;
; 4                                            ; 4                            ;
; 5                                            ; 2                            ;
; 6                                            ; 1                            ;
; 7                                            ; 2                            ;
; 8                                            ; 0                            ;
; 9                                            ; 1                            ;
; 10                                           ; 1                            ;
; 11                                           ; 0                            ;
; 12                                           ; 0                            ;
; 13                                           ; 1                            ;
; 14                                           ; 0                            ;
; 15                                           ; 0                            ;
; 16                                           ; 1                            ;
; 17                                           ; 0                            ;
; 18                                           ; 0                            ;
; 19                                           ; 0                            ;
; 20                                           ; 0                            ;
; 21                                           ; 0                            ;
; 22                                           ; 1                            ;
; 23                                           ; 0                            ;
; 24                                           ; 1                            ;
; 25                                           ; 1                            ;
; 26                                           ; 2                            ;
; 27                                           ; 0                            ;
; 28                                           ; 1                            ;
; 29                                           ; 0                            ;
; 30                                           ; 0                            ;
; 31                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------------+
; Fitter Device Options                                                                ;
+----------------------------------------------+---------------------------------------+
; Option                                       ; Setting                               ;
+----------------------------------------------+---------------------------------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off                                   ;
; Enable device-wide reset (DEV_CLRn)          ; Off                                   ;
; Enable device-wide output enable (DEV_OE)    ; Off                                   ;
; Enable INIT_DONE output                      ; Off                                   ;
; Configuration scheme                         ; Passive Serial                        ;
; Error detection CRC                          ; Off                                   ;
; nCEO                                         ; Unreserved                            ;
; ASDO,nCSO                                    ; Unreserved                            ;
; Reserve all unused pins                      ; As input tri-stated with weak pull-up ;
; Base pin-out file on sameframe device        ; Off                                   ;
+----------------------------------------------+---------------------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Fitter
    Info: Version 11.1 Build 173 11/01/2011 SJ Web Edition
    Info: Processing started: Mon Jul 30 12:25:47 2012
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off daq_fpga_ads9223 -c QUSBEVB_REVA_EP2C20_Template
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119006): Selected device EP2C20F256C7 for design "QUSBEVB_REVA_EP2C20_Template"
Info (119018): Selected Migration Device List
    Info (119019): Selected EP2C20F256C6 for migration
    Info (119019): Selected EP2C20F256C8 for migration
    Info (119019): Selected EP2C20F256I8 for migration
    Info (119019): Selected EP2C8F256C6 for migration
    Info (119019): Selected EP2C8F256C7 for migration
    Info (119019): Selected EP2C8F256C8 for migration
    Info (119019): Selected EP2C8F256I8 for migration
Info (119021): Selected migration device list is legal with 244 total of migratable pins
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "PLL_48M_in:inst4|altpll:altpll_component|pll" as Cyclone II PLL type
    Info (15552): PLL constraints from migration devices are also being used
    Info (15099): Implementing clock multiplication of 25, clock division of 12, and phase shift of 0 degrees (0 ps) for PLL_48M_in:inst4|altpll:altpll_component|_clk0 port
    Info (15099): Implementing clock multiplication of 25, clock division of 24, and phase shift of 0 degrees (0 ps) for PLL_48M_in:inst4|altpll:altpll_component|_clk1 port
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (176443): Devices selected for migration have different speed grades -- frequency limits are checked only for current device, not all devices
Info (172109): Selected device migration path cannot use 12 pins as DQS (DPCLK or CDPCLK) I/Os
    Info (172110): Pin D2
    Info (172110): Pin M1
    Info (172110): Pin T6
    Info (172110): Pin T8
    Info (172110): Pin T11
    Info (172110): Pin R10
    Info (172110): Pin M16
    Info (172110): Pin D16
    Info (172110): Pin A10
    Info (172110): Pin D10
    Info (172110): Pin B7
    Info (172110): Pin A6
Info (172109): Selected device migration path cannot use 6 pins as CQB I/Os
    Info (172110): Pin M1
    Info (172110): Pin T6
    Info (172110): Pin T8
    Info (172110): Pin M16
    Info (172110): Pin B7
    Info (172110): Pin A6
Info (172109): Selected device migration path cannot use 4 pins as PLL External Output Clock I/Os
    Info (172110): Pin D3
    Info (172110): Pin D4
    Info (172110): Pin P15
    Info (172110): Pin P16
Info (172109): Selected device migration path cannot use 8 pins as dedicated clock I/Os
    Info (172110): Pin T9
    Info (172110): Pin R9
    Info (172110): Pin N9
    Info (172110): Pin N10
    Info (172110): Pin A9
    Info (172110): Pin B9
    Info (172110): Pin A8
    Info (172110): Pin B8
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning (335093): Timing Analysis is analyzing one or more combinational loops as latches
    Warning (335094): Node "inst2|valClk[0]|combout" is a latch
    Warning (335094): Node "inst2|clkSig|combout" is a latch
    Warning (335094): Node "inst2|valClk[6]|combout" is a latch
    Warning (335094): Node "inst2|valClk[3]|combout" is a latch
    Warning (335094): Node "inst2|valClk[1]|combout" is a latch
    Warning (335094): Node "inst2|valClk[2]|combout" is a latch
    Warning (335094): Node "inst2|valClk[5]|combout" is a latch
    Warning (335094): Node "inst2|valClk[7]|combout" is a latch
    Warning (335094): Node "inst2|valClk[8]|combout" is a latch
    Warning (335094): Node "inst2|valClk[4]|combout" is a latch
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_hnj1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_e09:dffpipe23|dffe24a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_d09:dffpipe21|dffe22a* 
Warning (332173): Ignored filter: *ws_dgrp|dffpipe_e09:dffpipe23|dffe24a* could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332048): Ignored set_false_path: Argument <to> is not an object ID
Warning (332173): Ignored filter: *rs_dgwp|dffpipe_d09:dffpipe21|dffe22a* could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332048): Ignored set_false_path: Argument <to> is not an object ID
Critical Warning (332012): Synopsys Design Constraints File file not found: 'QUSBEVB_REVA_EP2C20_Template.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained generated clocks found in the design
Info (332144): No user constrained base clocks found in the design
Warning (332125): Found combinational loop of 37 nodes
    Warning (332126): Node "inst2|LessThan0~5|combout"
    Warning (332126): Node "inst2|cuenta[1]~2|datad"
    Warning (332126): Node "inst2|cuenta[1]~2|combout"
    Warning (332126): Node "inst2|Add0~0|datab"
    Warning (332126): Node "inst2|Add0~0|cout"
    Warning (332126): Node "inst2|Add0~2|cin"
    Warning (332126): Node "inst2|Add0~2|cout"
    Warning (332126): Node "inst2|Add0~4|cin"
    Warning (332126): Node "inst2|Add0~4|cout"
    Warning (332126): Node "inst2|Add0~6|cin"
    Warning (332126): Node "inst2|Add0~6|combout"
    Warning (332126): Node "inst2|Add0~6|datab"
    Warning (332126): Node "inst2|Add0~6|cout"
    Warning (332126): Node "inst2|Add0~8|cin"
    Warning (332126): Node "inst2|Add0~8|combout"
    Warning (332126): Node "inst2|cuenta[1]~2|datac"
    Warning (332126): Node "inst2|cuenta[0]~1|datac"
    Warning (332126): Node "inst2|cuenta[0]~1|combout"
    Warning (332126): Node "inst2|cuenta[0]~1|datab"
    Warning (332126): Node "inst2|Add0~0|dataa"
    Warning (332126): Node "inst2|Add0~0|combout"
    Warning (332126): Node "inst2|cuenta[1]~2|datab"
    Warning (332126): Node "inst2|LessThan0~5|datad"
    Warning (332126): Node "inst2|clkSig~1|dataa"
    Warning (332126): Node "inst2|clkSig~1|combout"
    Warning (332126): Node "inst2|Add0~2|dataa"
    Warning (332126): Node "inst2|Add0~2|combout"
    Warning (332126): Node "inst2|Add0~2|datab"
    Warning (332126): Node "inst2|LessThan0~5|datac"
    Warning (332126): Node "inst2|Add0~4|dataa"
    Warning (332126): Node "inst2|Add0~4|combout"
    Warning (332126): Node "inst2|Add0~4|datab"
    Warning (332126): Node "inst2|LessThan0~5|datab"
    Warning (332126): Node "inst2|Add0~6|dataa"
    Warning (332126): Node "inst2|LessThan0~5|dataa"
    Warning (332126): Node "inst2|cuenta[0]~1|datad"
    Warning (332126): Node "inst2|clkSig~1|datab"
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: inst2|clkSig~1|datad  to: inst2|Add0~8|combout
    Info (332098): From: inst2|cuenta[0]~1|dataa  to: inst2|clkSig~1|combout
    Info (332098): From: inst2|cuenta[1]~2|dataa  to: inst2|clkSig~1|combout
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node ifclk (placed in PIN H2 (CLK0, LVDSCLK0p, Input))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0
Info (176353): Automatically promoted node PLL_48M_in:inst4|altpll:altpll_component|_clk0 (placed in counter C0 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node PLL_48M_in:inst4|altpll:altpll_component|_clk1 (placed in counter C1 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node Retrasar_entrada:inst3|q5_Entrada 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node IO_M2
Info (176353): Automatically promoted node reloj_ADS9223:inst2|valClk~1 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node reloj_ADS9223:inst2|valClk~2
        Info (176357): Destination node reloj_ADS9223:inst2|Mux0~0
        Info (176357): Destination node reloj_ADS9223:inst2|Mux0~3
        Info (176357): Destination node reloj_ADS9223:inst2|valClk~3
        Info (176357): Destination node reloj_ADS9223:inst2|valClk~5
        Info (176357): Destination node reloj_ADS9223:inst2|valClk~6
Info (176233): Starting register packing
Extra Info (176273): Performing register packing on registers with non-logic cell location assignments
Extra Info (176274): Completed register packing on registers with non-logic cell location assignments
Extra Info (176236): Started Fast Input/Output/OE register processing
Extra Info (176237): Finished Fast Input/Output/OE register processing
Extra Info (176248): Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density
Extra Info (176249): Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (128000): Starting physical synthesis optimizations for speed
Info (128002): Starting physical synthesis algorithm automatic asynchronous signal pipelining
Info (128016): Automatic asynchronous signal pipelining - Evaluation Phase
    Info (128017): Asynchronous signal |Template|fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0]
        Info (128019): Signal not critical. No action is required
    Info (128018): Found 1 asynchronous signals of which 0 will be pipelined
Info (128005): Physical synthesis algorithm automatic asynchronous signal pipelining complete
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 1471 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed CPU time is 00:00:01
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "IO_A10" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IO_A11" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IO_A12" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IO_A13" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IO_A14" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IO_A3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IO_A4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IO_A5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IO_A6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IO_B3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IO_B7" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IO_C1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IO_C11" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IO_C12" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IO_C16" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IO_C2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IO_C3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IO_C4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IO_C5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IO_C6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IO_D1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IO_D10" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IO_D13" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IO_D15" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IO_D16" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IO_D7" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IO_D8" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IO_D9" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IO_E1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IO_E15" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IO_E16" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IO_E2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IO_E3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IO_E4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IO_F13" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IO_F14" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IO_F15" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IO_F16" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IO_F3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IO_F4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IO_G12" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IO_G13" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IO_G15" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IO_G4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IO_H12" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IO_H13" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IO_J12" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IO_K1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IO_K2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IO_K4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IO_K5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IO_L1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IO_L2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IO_M1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "clkoutn0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "clkoutn1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "clkoutn2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "clkoutn3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "clkoutp0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "clkoutp1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "clkoutp2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "clkoutp3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "cmd_data" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ctl0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ctl1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ctl2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ctl3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ctl4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ctl5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "eclk0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "eclk1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "eclk2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "eclk3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "gpifadr[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "gpifadr[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "gpifadr[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "gpifadr[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "gpifadr[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "gpifadr[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "gpifadr[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "gpifadr[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "gpifadr[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "mclk" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pa0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pa1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pa2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pa3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pa4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pa5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pa6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pa7" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pb0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pb1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pb2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pb3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pb4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pb5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pb6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pb7" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pc0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pc1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pc2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pc3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pc4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pc5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pc6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pc7" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pd0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pd1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pd2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pd3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pd4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pd5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pd6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pd7" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pe0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pe1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pe5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pe7" is assigned to location or region, but does not exist in design
    Warning (15706): Node "rdy0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "rdy1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "rdy2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "rdy3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "rdy4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "rdy5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "reset_b" is assigned to location or region, but does not exist in design
    Warning (15706): Node "scl" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sda" is assigned to location or region, but does not exist in design
    Warning (15706): Node "wen" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:02
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (128000): Starting physical synthesis optimizations for speed
Info (128002): Starting physical synthesis algorithm automatic asynchronous signal pipelining
Info (128027): Automatic asynchronous signal pipelining - Execution Phase
Info (128005): Physical synthesis algorithm automatic asynchronous signal pipelining complete
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 25399 ps
Info (128002): Starting physical synthesis algorithm logic and register replication
Info (128003): Physical synthesis algorithm logic and register replication complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm fanout splitting
Info (128003): Physical synthesis algorithm fanout splitting complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed CPU time is 00:00:05
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 1% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27
Info (170194): Fitter routing operations ending: elapsed time is 00:00:01
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (306004): Started post-fitting delay annotation
Warning (306006): Found 20 output pins without output pin load capacitance assignment
    Info (306007): Pin "IO_C15" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "IO_G16" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "IO_M2" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "IO_D2" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info (306005): Delay annotation completed successfully
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info: Quartus II 32-bit Fitter was successful. 0 errors, 189 warnings
    Info: Peak virtual memory: 329 megabytes
    Info: Processing ended: Mon Jul 30 12:26:18 2012
    Info: Elapsed time: 00:00:31
    Info: Total CPU time (on all processors): 00:00:25


