{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1671267658339 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1671267658339 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 17 18:00:58 2022 " "Processing started: Sat Dec 17 18:00:58 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1671267658339 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671267658339 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off chip_6502 -c chip_6502 " "Command: quartus_map --read_settings_files=on --write_settings_files=off chip_6502 -c chip_6502" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671267658340 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1671267658503 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "3 3 " "Parallel compilation is enabled and will use 3 of the 3 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1671267658503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chip_6502.v 2 2 " "Found 2 design units, including 2 entities, in source file chip_6502.v" { { "Info" "ISGN_ENTITY_NAME" "1 LOGIC " "Found entity 1: LOGIC" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671267663979 ""} { "Info" "ISGN_ENTITY_NAME" "2 chip_6502 " "Found entity 2: chip_6502" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671267663979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671267663979 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "chip_6502 " "Elaborating entity \"chip_6502\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1671267664020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LOGIC LOGIC:logic_00 " "Elaborating entity \"LOGIC\" for hierarchy \"LOGIC:logic_00\"" {  } { { "chip_6502.v" "logic_00" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664133 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1724..1722\] chip_6502.v(5) " "Output port \"o\[1724..1722\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664161 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1720..1718\] chip_6502.v(5) " "Output port \"o\[1720..1718\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664161 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1715..1714\] chip_6502.v(5) " "Output port \"o\[1715..1714\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664161 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1711\] chip_6502.v(5) " "Output port \"o\[1711\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664161 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1709..1706\] chip_6502.v(5) " "Output port \"o\[1709..1706\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664161 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1703\] chip_6502.v(5) " "Output port \"o\[1703\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664161 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1701..1700\] chip_6502.v(5) " "Output port \"o\[1701..1700\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664161 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1697..1694\] chip_6502.v(5) " "Output port \"o\[1697..1694\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664161 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1692\] chip_6502.v(5) " "Output port \"o\[1692\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664161 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1689\] chip_6502.v(5) " "Output port \"o\[1689\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664161 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1687..1684\] chip_6502.v(5) " "Output port \"o\[1687..1684\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664161 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1682..1681\] chip_6502.v(5) " "Output port \"o\[1682..1681\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664161 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1677..1676\] chip_6502.v(5) " "Output port \"o\[1677..1676\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664161 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1672\] chip_6502.v(5) " "Output port \"o\[1672\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664161 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1668..1666\] chip_6502.v(5) " "Output port \"o\[1668..1666\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664161 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1663..1659\] chip_6502.v(5) " "Output port \"o\[1663..1659\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664161 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1656..1654\] chip_6502.v(5) " "Output port \"o\[1656..1654\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664161 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1650\] chip_6502.v(5) " "Output port \"o\[1650\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664161 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1647\] chip_6502.v(5) " "Output port \"o\[1647\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664161 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1644..1643\] chip_6502.v(5) " "Output port \"o\[1644..1643\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664161 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1641..1633\] chip_6502.v(5) " "Output port \"o\[1641..1633\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664161 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1626\] chip_6502.v(5) " "Output port \"o\[1626\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664161 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1623\] chip_6502.v(5) " "Output port \"o\[1623\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664161 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1621\] chip_6502.v(5) " "Output port \"o\[1621\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664161 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1618..1615\] chip_6502.v(5) " "Output port \"o\[1618..1615\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664161 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1613\] chip_6502.v(5) " "Output port \"o\[1613\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664161 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1608\] chip_6502.v(5) " "Output port \"o\[1608\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664162 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1605..1604\] chip_6502.v(5) " "Output port \"o\[1605..1604\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664162 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1600..1595\] chip_6502.v(5) " "Output port \"o\[1600..1595\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664162 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1593..1592\] chip_6502.v(5) " "Output port \"o\[1593..1592\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664162 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1590\] chip_6502.v(5) " "Output port \"o\[1590\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664162 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1588\] chip_6502.v(5) " "Output port \"o\[1588\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664162 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1585..1583\] chip_6502.v(5) " "Output port \"o\[1585..1583\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664162 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1580\] chip_6502.v(5) " "Output port \"o\[1580\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664162 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1578\] chip_6502.v(5) " "Output port \"o\[1578\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664162 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1576\] chip_6502.v(5) " "Output port \"o\[1576\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664162 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1573..1571\] chip_6502.v(5) " "Output port \"o\[1573..1571\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664162 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1568..1566\] chip_6502.v(5) " "Output port \"o\[1568..1566\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664162 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1564..1563\] chip_6502.v(5) " "Output port \"o\[1564..1563\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664162 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1561..1558\] chip_6502.v(5) " "Output port \"o\[1561..1558\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664162 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1556..1554\] chip_6502.v(5) " "Output port \"o\[1556..1554\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664162 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1552\] chip_6502.v(5) " "Output port \"o\[1552\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664162 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1550..1545\] chip_6502.v(5) " "Output port \"o\[1550..1545\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664162 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1541\] chip_6502.v(5) " "Output port \"o\[1541\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664162 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1538\] chip_6502.v(5) " "Output port \"o\[1538\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664162 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1534\] chip_6502.v(5) " "Output port \"o\[1534\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664162 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1531\] chip_6502.v(5) " "Output port \"o\[1531\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664162 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1526\] chip_6502.v(5) " "Output port \"o\[1526\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664162 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1523\] chip_6502.v(5) " "Output port \"o\[1523\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664162 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1521\] chip_6502.v(5) " "Output port \"o\[1521\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664162 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1519..1518\] chip_6502.v(5) " "Output port \"o\[1519..1518\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664162 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1515..1513\] chip_6502.v(5) " "Output port \"o\[1515..1513\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664162 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1511..1510\] chip_6502.v(5) " "Output port \"o\[1511..1510\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664163 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1508..1506\] chip_6502.v(5) " "Output port \"o\[1508..1506\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664163 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1502..1501\] chip_6502.v(5) " "Output port \"o\[1502..1501\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664163 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1499..1496\] chip_6502.v(5) " "Output port \"o\[1499..1496\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664163 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1492..1491\] chip_6502.v(5) " "Output port \"o\[1492..1491\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664163 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1489..1488\] chip_6502.v(5) " "Output port \"o\[1489..1488\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664163 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1484..1483\] chip_6502.v(5) " "Output port \"o\[1484..1483\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664163 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1481..1479\] chip_6502.v(5) " "Output port \"o\[1481..1479\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664163 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1476\] chip_6502.v(5) " "Output port \"o\[1476\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664163 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1474\] chip_6502.v(5) " "Output port \"o\[1474\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664163 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1471..1467\] chip_6502.v(5) " "Output port \"o\[1471..1467\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664163 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1463..1460\] chip_6502.v(5) " "Output port \"o\[1463..1460\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664163 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1458\] chip_6502.v(5) " "Output port \"o\[1458\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664163 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1456\] chip_6502.v(5) " "Output port \"o\[1456\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664163 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1454..1453\] chip_6502.v(5) " "Output port \"o\[1454..1453\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664163 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1451\] chip_6502.v(5) " "Output port \"o\[1451\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664163 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1449\] chip_6502.v(5) " "Output port \"o\[1449\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664163 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1446..1444\] chip_6502.v(5) " "Output port \"o\[1446..1444\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664163 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1441..1439\] chip_6502.v(5) " "Output port \"o\[1441..1439\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664163 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1434\] chip_6502.v(5) " "Output port \"o\[1434\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664163 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1429\] chip_6502.v(5) " "Output port \"o\[1429\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664163 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1427..1426\] chip_6502.v(5) " "Output port \"o\[1427..1426\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664163 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1424..1421\] chip_6502.v(5) " "Output port \"o\[1424..1421\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664163 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1419\] chip_6502.v(5) " "Output port \"o\[1419\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664163 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1417..1412\] chip_6502.v(5) " "Output port \"o\[1417..1412\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664163 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1407..1406\] chip_6502.v(5) " "Output port \"o\[1407..1406\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664163 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1401..1399\] chip_6502.v(5) " "Output port \"o\[1401..1399\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664163 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1397\] chip_6502.v(5) " "Output port \"o\[1397\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664163 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1394\] chip_6502.v(5) " "Output port \"o\[1394\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664163 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1392\] chip_6502.v(5) " "Output port \"o\[1392\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664163 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1390..1387\] chip_6502.v(5) " "Output port \"o\[1390..1387\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664164 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1384..1383\] chip_6502.v(5) " "Output port \"o\[1384..1383\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664164 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1381\] chip_6502.v(5) " "Output port \"o\[1381\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664164 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1378..1375\] chip_6502.v(5) " "Output port \"o\[1378..1375\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664164 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1370..1369\] chip_6502.v(5) " "Output port \"o\[1370..1369\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664164 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1367..1361\] chip_6502.v(5) " "Output port \"o\[1367..1361\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664164 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1357..1356\] chip_6502.v(5) " "Output port \"o\[1357..1356\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664164 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1354..1353\] chip_6502.v(5) " "Output port \"o\[1354..1353\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664164 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1351\] chip_6502.v(5) " "Output port \"o\[1351\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664164 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1348\] chip_6502.v(5) " "Output port \"o\[1348\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664164 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1346\] chip_6502.v(5) " "Output port \"o\[1346\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664164 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1344\] chip_6502.v(5) " "Output port \"o\[1344\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664164 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1339\] chip_6502.v(5) " "Output port \"o\[1339\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664164 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1335\] chip_6502.v(5) " "Output port \"o\[1335\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664164 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1330..1328\] chip_6502.v(5) " "Output port \"o\[1330..1328\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664164 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1325\] chip_6502.v(5) " "Output port \"o\[1325\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664164 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1323..1322\] chip_6502.v(5) " "Output port \"o\[1323..1322\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664165 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1320..1319\] chip_6502.v(5) " "Output port \"o\[1320..1319\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664165 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1317\] chip_6502.v(5) " "Output port \"o\[1317\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664165 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1315\] chip_6502.v(5) " "Output port \"o\[1315\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664165 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1313\] chip_6502.v(5) " "Output port \"o\[1313\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664165 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1310\] chip_6502.v(5) " "Output port \"o\[1310\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664165 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1307..1304\] chip_6502.v(5) " "Output port \"o\[1307..1304\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664165 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1301\] chip_6502.v(5) " "Output port \"o\[1301\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664165 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1298..1295\] chip_6502.v(5) " "Output port \"o\[1298..1295\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664165 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1292\] chip_6502.v(5) " "Output port \"o\[1292\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664165 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1289\] chip_6502.v(5) " "Output port \"o\[1289\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664165 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1281..1277\] chip_6502.v(5) " "Output port \"o\[1281..1277\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664165 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1273\] chip_6502.v(5) " "Output port \"o\[1273\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664165 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1271..1270\] chip_6502.v(5) " "Output port \"o\[1271..1270\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664165 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1267\] chip_6502.v(5) " "Output port \"o\[1267\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664165 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1265..1264\] chip_6502.v(5) " "Output port \"o\[1265..1264\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664165 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1262..1260\] chip_6502.v(5) " "Output port \"o\[1262..1260\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664165 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1258\] chip_6502.v(5) " "Output port \"o\[1258\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664166 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1256..1254\] chip_6502.v(5) " "Output port \"o\[1256..1254\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664166 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1251..1249\] chip_6502.v(5) " "Output port \"o\[1251..1249\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664166 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1247\] chip_6502.v(5) " "Output port \"o\[1247\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664166 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1245..1244\] chip_6502.v(5) " "Output port \"o\[1245..1244\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664166 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1240..1238\] chip_6502.v(5) " "Output port \"o\[1240..1238\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664166 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1236..1235\] chip_6502.v(5) " "Output port \"o\[1236..1235\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664166 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1232..1230\] chip_6502.v(5) " "Output port \"o\[1232..1230\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664166 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1227\] chip_6502.v(5) " "Output port \"o\[1227\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664166 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1224..1222\] chip_6502.v(5) " "Output port \"o\[1224..1222\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664166 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1218\] chip_6502.v(5) " "Output port \"o\[1218\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664166 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1214\] chip_6502.v(5) " "Output port \"o\[1214\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664166 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1208..1206\] chip_6502.v(5) " "Output port \"o\[1208..1206\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664166 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1203..1198\] chip_6502.v(5) " "Output port \"o\[1203..1198\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664166 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1195..1193\] chip_6502.v(5) " "Output port \"o\[1195..1193\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664166 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1191..1189\] chip_6502.v(5) " "Output port \"o\[1191..1189\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664166 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1187\] chip_6502.v(5) " "Output port \"o\[1187\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664166 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1183..1182\] chip_6502.v(5) " "Output port \"o\[1183..1182\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664166 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1175..1174\] chip_6502.v(5) " "Output port \"o\[1175..1174\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664166 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1172..1171\] chip_6502.v(5) " "Output port \"o\[1172..1171\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664166 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1169\] chip_6502.v(5) " "Output port \"o\[1169\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664166 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1166..1163\] chip_6502.v(5) " "Output port \"o\[1166..1163\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664166 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1158..1157\] chip_6502.v(5) " "Output port \"o\[1158..1157\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664166 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1153..1151\] chip_6502.v(5) " "Output port \"o\[1153..1151\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664166 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1147..1143\] chip_6502.v(5) " "Output port \"o\[1147..1143\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664166 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1141..1140\] chip_6502.v(5) " "Output port \"o\[1141..1140\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664166 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1138\] chip_6502.v(5) " "Output port \"o\[1138\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664166 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1135\] chip_6502.v(5) " "Output port \"o\[1135\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664166 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1133\] chip_6502.v(5) " "Output port \"o\[1133\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664166 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1129..1127\] chip_6502.v(5) " "Output port \"o\[1129..1127\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664167 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1125\] chip_6502.v(5) " "Output port \"o\[1125\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664167 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1120..1118\] chip_6502.v(5) " "Output port \"o\[1120..1118\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664167 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1116\] chip_6502.v(5) " "Output port \"o\[1116\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664167 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1114\] chip_6502.v(5) " "Output port \"o\[1114\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664167 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1112\] chip_6502.v(5) " "Output port \"o\[1112\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664167 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1110\] chip_6502.v(5) " "Output port \"o\[1110\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664167 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1105\] chip_6502.v(5) " "Output port \"o\[1105\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664167 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1103\] chip_6502.v(5) " "Output port \"o\[1103\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664167 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1100\] chip_6502.v(5) " "Output port \"o\[1100\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664167 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1096..1092\] chip_6502.v(5) " "Output port \"o\[1096..1092\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664167 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1089..1088\] chip_6502.v(5) " "Output port \"o\[1089..1088\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664167 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1083\] chip_6502.v(5) " "Output port \"o\[1083\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664167 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1080..1079\] chip_6502.v(5) " "Output port \"o\[1080..1079\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664167 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1076..1075\] chip_6502.v(5) " "Output port \"o\[1076..1075\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664167 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1072..1070\] chip_6502.v(5) " "Output port \"o\[1072..1070\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664167 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1067..1066\] chip_6502.v(5) " "Output port \"o\[1067..1066\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664167 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1062\] chip_6502.v(5) " "Output port \"o\[1062\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664167 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1060..1058\] chip_6502.v(5) " "Output port \"o\[1060..1058\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664167 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1056\] chip_6502.v(5) " "Output port \"o\[1056\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664168 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1054..1053\] chip_6502.v(5) " "Output port \"o\[1054..1053\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664168 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1048..1045\] chip_6502.v(5) " "Output port \"o\[1048..1045\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664168 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1043..1040\] chip_6502.v(5) " "Output port \"o\[1043..1040\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664168 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1038\] chip_6502.v(5) " "Output port \"o\[1038\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664168 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1034..1033\] chip_6502.v(5) " "Output port \"o\[1034..1033\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664168 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1030\] chip_6502.v(5) " "Output port \"o\[1030\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664168 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1028\] chip_6502.v(5) " "Output port \"o\[1028\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664168 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1026..1024\] chip_6502.v(5) " "Output port \"o\[1026..1024\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664168 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1021\] chip_6502.v(5) " "Output port \"o\[1021\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664168 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1017..1012\] chip_6502.v(5) " "Output port \"o\[1017..1012\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664168 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1010\] chip_6502.v(5) " "Output port \"o\[1010\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664168 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1007..1006\] chip_6502.v(5) " "Output port \"o\[1007..1006\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664168 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1004..1002\] chip_6502.v(5) " "Output port \"o\[1004..1002\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664168 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[1000..997\] chip_6502.v(5) " "Output port \"o\[1000..997\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664168 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[995..994\] chip_6502.v(5) " "Output port \"o\[995..994\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664168 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[992\] chip_6502.v(5) " "Output port \"o\[992\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664168 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[990\] chip_6502.v(5) " "Output port \"o\[990\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664168 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[988..987\] chip_6502.v(5) " "Output port \"o\[988..987\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664168 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[983\] chip_6502.v(5) " "Output port \"o\[983\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664168 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[981\] chip_6502.v(5) " "Output port \"o\[981\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664168 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[976\] chip_6502.v(5) " "Output port \"o\[976\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664168 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[973..969\] chip_6502.v(5) " "Output port \"o\[973..969\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664169 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[967..966\] chip_6502.v(5) " "Output port \"o\[967..966\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664169 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[963..961\] chip_6502.v(5) " "Output port \"o\[963..961\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664169 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[958..956\] chip_6502.v(5) " "Output port \"o\[958..956\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664169 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[954..951\] chip_6502.v(5) " "Output port \"o\[954..951\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664169 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[949\] chip_6502.v(5) " "Output port \"o\[949\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664169 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[947\] chip_6502.v(5) " "Output port \"o\[947\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664169 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[942..941\] chip_6502.v(5) " "Output port \"o\[942..941\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664169 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[939..934\] chip_6502.v(5) " "Output port \"o\[939..934\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664169 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[931\] chip_6502.v(5) " "Output port \"o\[931\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664169 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[929\] chip_6502.v(5) " "Output port \"o\[929\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664169 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[926\] chip_6502.v(5) " "Output port \"o\[926\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664169 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[924..920\] chip_6502.v(5) " "Output port \"o\[924..920\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664169 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[918\] chip_6502.v(5) " "Output port \"o\[918\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664169 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[915..905\] chip_6502.v(5) " "Output port \"o\[915..905\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664169 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[903\] chip_6502.v(5) " "Output port \"o\[903\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664169 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[901\] chip_6502.v(5) " "Output port \"o\[901\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664170 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[896..895\] chip_6502.v(5) " "Output port \"o\[896..895\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664170 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[891..890\] chip_6502.v(5) " "Output port \"o\[891..890\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664170 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[888\] chip_6502.v(5) " "Output port \"o\[888\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664170 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[886..883\] chip_6502.v(5) " "Output port \"o\[886..883\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664170 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[881..880\] chip_6502.v(5) " "Output port \"o\[881..880\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664170 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[872..869\] chip_6502.v(5) " "Output port \"o\[872..869\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664170 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[867..866\] chip_6502.v(5) " "Output port \"o\[867..866\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664170 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[864..861\] chip_6502.v(5) " "Output port \"o\[864..861\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664170 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[856..855\] chip_6502.v(5) " "Output port \"o\[856..855\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664170 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[853..852\] chip_6502.v(5) " "Output port \"o\[853..852\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664170 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[850..849\] chip_6502.v(5) " "Output port \"o\[850..849\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664170 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[846\] chip_6502.v(5) " "Output port \"o\[846\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664170 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[842\] chip_6502.v(5) " "Output port \"o\[842\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664170 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[840..838\] chip_6502.v(5) " "Output port \"o\[840..838\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664170 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[836..834\] chip_6502.v(5) " "Output port \"o\[836..834\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664170 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[831..830\] chip_6502.v(5) " "Output port \"o\[831..830\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664171 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[826..825\] chip_6502.v(5) " "Output port \"o\[826..825\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664171 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[821\] chip_6502.v(5) " "Output port \"o\[821\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664171 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[818\] chip_6502.v(5) " "Output port \"o\[818\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664171 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[816..814\] chip_6502.v(5) " "Output port \"o\[816..814\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664171 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[808\] chip_6502.v(5) " "Output port \"o\[808\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664171 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[806\] chip_6502.v(5) " "Output port \"o\[806\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664171 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[803..802\] chip_6502.v(5) " "Output port \"o\[803..802\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664171 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[800\] chip_6502.v(5) " "Output port \"o\[800\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664171 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[798..797\] chip_6502.v(5) " "Output port \"o\[798..797\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664171 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[795..793\] chip_6502.v(5) " "Output port \"o\[795..793\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664171 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[789..788\] chip_6502.v(5) " "Output port \"o\[789..788\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664171 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[783\] chip_6502.v(5) " "Output port \"o\[783\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664171 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[778\] chip_6502.v(5) " "Output port \"o\[778\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664171 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[776..775\] chip_6502.v(5) " "Output port \"o\[776..775\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664171 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[772..765\] chip_6502.v(5) " "Output port \"o\[772..765\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664171 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[763..761\] chip_6502.v(5) " "Output port \"o\[763..761\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664171 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[755\] chip_6502.v(5) " "Output port \"o\[755\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664172 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[749..746\] chip_6502.v(5) " "Output port \"o\[749..746\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664172 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[744\] chip_6502.v(5) " "Output port \"o\[744\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664172 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[742\] chip_6502.v(5) " "Output port \"o\[742\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664172 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[740\] chip_6502.v(5) " "Output port \"o\[740\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664172 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[738\] chip_6502.v(5) " "Output port \"o\[738\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664172 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[734..733\] chip_6502.v(5) " "Output port \"o\[734..733\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664172 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[731..730\] chip_6502.v(5) " "Output port \"o\[731..730\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664172 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[728\] chip_6502.v(5) " "Output port \"o\[728\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664172 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[726..721\] chip_6502.v(5) " "Output port \"o\[726..721\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664172 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[719..718\] chip_6502.v(5) " "Output port \"o\[719..718\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664172 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[716..713\] chip_6502.v(5) " "Output port \"o\[716..713\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664172 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[711\] chip_6502.v(5) " "Output port \"o\[711\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664172 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[709..707\] chip_6502.v(5) " "Output port \"o\[709..707\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664172 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[705\] chip_6502.v(5) " "Output port \"o\[705\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664172 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[703..702\] chip_6502.v(5) " "Output port \"o\[703..702\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664172 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[700..699\] chip_6502.v(5) " "Output port \"o\[700..699\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664173 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[694..692\] chip_6502.v(5) " "Output port \"o\[694..692\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664173 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[690..689\] chip_6502.v(5) " "Output port \"o\[690..689\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664173 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[687..686\] chip_6502.v(5) " "Output port \"o\[687..686\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664173 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[682\] chip_6502.v(5) " "Output port \"o\[682\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664173 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[676\] chip_6502.v(5) " "Output port \"o\[676\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664173 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[670..667\] chip_6502.v(5) " "Output port \"o\[670..667\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664173 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[662..661\] chip_6502.v(5) " "Output port \"o\[662..661\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664173 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[659..656\] chip_6502.v(5) " "Output port \"o\[659..656\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664173 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[652\] chip_6502.v(5) " "Output port \"o\[652\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664173 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[648..645\] chip_6502.v(5) " "Output port \"o\[648..645\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664173 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[643..641\] chip_6502.v(5) " "Output port \"o\[643..641\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664173 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[639..638\] chip_6502.v(5) " "Output port \"o\[639..638\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664173 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[635..633\] chip_6502.v(5) " "Output port \"o\[635..633\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664173 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[631\] chip_6502.v(5) " "Output port \"o\[631\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664173 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[628\] chip_6502.v(5) " "Output port \"o\[628\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664173 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[625..624\] chip_6502.v(5) " "Output port \"o\[625..624\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664174 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[619..617\] chip_6502.v(5) " "Output port \"o\[619..617\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664174 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[612..611\] chip_6502.v(5) " "Output port \"o\[612..611\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664174 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[608\] chip_6502.v(5) " "Output port \"o\[608\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664174 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[606..605\] chip_6502.v(5) " "Output port \"o\[606..605\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664174 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[603..602\] chip_6502.v(5) " "Output port \"o\[603..602\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664174 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[600\] chip_6502.v(5) " "Output port \"o\[600\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664174 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[593..591\] chip_6502.v(5) " "Output port \"o\[593..591\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664174 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[588..587\] chip_6502.v(5) " "Output port \"o\[588..587\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664174 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[585\] chip_6502.v(5) " "Output port \"o\[585\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664174 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[583..582\] chip_6502.v(5) " "Output port \"o\[583..582\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664174 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[580\] chip_6502.v(5) " "Output port \"o\[580\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664174 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[578..577\] chip_6502.v(5) " "Output port \"o\[578..577\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664174 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[574\] chip_6502.v(5) " "Output port \"o\[574\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664174 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[572..571\] chip_6502.v(5) " "Output port \"o\[572..571\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664174 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[569..567\] chip_6502.v(5) " "Output port \"o\[569..567\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664174 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[565..563\] chip_6502.v(5) " "Output port \"o\[565..563\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664174 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[558..556\] chip_6502.v(5) " "Output port \"o\[558..556\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664174 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[551\] chip_6502.v(5) " "Output port \"o\[551\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664174 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[548..547\] chip_6502.v(5) " "Output port \"o\[548..547\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664174 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[545\] chip_6502.v(5) " "Output port \"o\[545\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664174 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[543..542\] chip_6502.v(5) " "Output port \"o\[543..542\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664174 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[538\] chip_6502.v(5) " "Output port \"o\[538\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664174 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[535\] chip_6502.v(5) " "Output port \"o\[535\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664174 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[533\] chip_6502.v(5) " "Output port \"o\[533\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664175 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[531\] chip_6502.v(5) " "Output port \"o\[531\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664175 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[525..524\] chip_6502.v(5) " "Output port \"o\[525..524\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664175 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[520..517\] chip_6502.v(5) " "Output port \"o\[520..517\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664175 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[514\] chip_6502.v(5) " "Output port \"o\[514\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664175 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[511\] chip_6502.v(5) " "Output port \"o\[511\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664175 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[508..507\] chip_6502.v(5) " "Output port \"o\[508..507\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664175 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[505\] chip_6502.v(5) " "Output port \"o\[505\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664175 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[503\] chip_6502.v(5) " "Output port \"o\[503\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664175 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[500..499\] chip_6502.v(5) " "Output port \"o\[500..499\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664175 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[497..496\] chip_6502.v(5) " "Output port \"o\[497..496\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664175 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[494\] chip_6502.v(5) " "Output port \"o\[494\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664175 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[491..488\] chip_6502.v(5) " "Output port \"o\[491..488\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664175 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[485\] chip_6502.v(5) " "Output port \"o\[485\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664175 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[482..481\] chip_6502.v(5) " "Output port \"o\[482..481\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664175 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[478\] chip_6502.v(5) " "Output port \"o\[478\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664175 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[476..475\] chip_6502.v(5) " "Output port \"o\[476..475\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664175 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[471..470\] chip_6502.v(5) " "Output port \"o\[471..470\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664175 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[466..462\] chip_6502.v(5) " "Output port \"o\[466..462\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664175 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[458..457\] chip_6502.v(5) " "Output port \"o\[458..457\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664175 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[455..452\] chip_6502.v(5) " "Output port \"o\[455..452\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664175 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[445..444\] chip_6502.v(5) " "Output port \"o\[445..444\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664175 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[442..438\] chip_6502.v(5) " "Output port \"o\[442..438\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664175 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[436\] chip_6502.v(5) " "Output port \"o\[436\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664175 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[434..431\] chip_6502.v(5) " "Output port \"o\[434..431\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664175 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[429\] chip_6502.v(5) " "Output port \"o\[429\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664175 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[426\] chip_6502.v(5) " "Output port \"o\[426\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664175 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[424..419\] chip_6502.v(5) " "Output port \"o\[424..419\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664175 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[417..416\] chip_6502.v(5) " "Output port \"o\[417..416\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664175 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[411\] chip_6502.v(5) " "Output port \"o\[411\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664175 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[409\] chip_6502.v(5) " "Output port \"o\[409\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664175 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[406..405\] chip_6502.v(5) " "Output port \"o\[406..405\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664175 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[401..400\] chip_6502.v(5) " "Output port \"o\[401..400\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664175 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[397..395\] chip_6502.v(5) " "Output port \"o\[397..395\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664175 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[392..389\] chip_6502.v(5) " "Output port \"o\[392..389\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664175 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[387..386\] chip_6502.v(5) " "Output port \"o\[387..386\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664176 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[383\] chip_6502.v(5) " "Output port \"o\[383\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664176 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[381..380\] chip_6502.v(5) " "Output port \"o\[381..380\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664176 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[376..372\] chip_6502.v(5) " "Output port \"o\[376..372\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664176 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[368..367\] chip_6502.v(5) " "Output port \"o\[368..367\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664176 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[365..362\] chip_6502.v(5) " "Output port \"o\[365..362\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664176 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[359..358\] chip_6502.v(5) " "Output port \"o\[359..358\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664176 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[356..355\] chip_6502.v(5) " "Output port \"o\[356..355\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664176 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[353\] chip_6502.v(5) " "Output port \"o\[353\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664176 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[351\] chip_6502.v(5) " "Output port \"o\[351\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664176 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[346\] chip_6502.v(5) " "Output port \"o\[346\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664176 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[343\] chip_6502.v(5) " "Output port \"o\[343\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664176 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[341\] chip_6502.v(5) " "Output port \"o\[341\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664176 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[337\] chip_6502.v(5) " "Output port \"o\[337\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664176 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[332..331\] chip_6502.v(5) " "Output port \"o\[332..331\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664176 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[329..328\] chip_6502.v(5) " "Output port \"o\[329..328\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664176 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[326\] chip_6502.v(5) " "Output port \"o\[326\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664177 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[322..320\] chip_6502.v(5) " "Output port \"o\[322..320\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664177 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[318..316\] chip_6502.v(5) " "Output port \"o\[318..316\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664177 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[314..311\] chip_6502.v(5) " "Output port \"o\[314..311\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664177 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[306\] chip_6502.v(5) " "Output port \"o\[306\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664177 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[304\] chip_6502.v(5) " "Output port \"o\[304\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664177 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[300\] chip_6502.v(5) " "Output port \"o\[300\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664177 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[298\] chip_6502.v(5) " "Output port \"o\[298\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664177 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[296\] chip_6502.v(5) " "Output port \"o\[296\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664177 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[291..287\] chip_6502.v(5) " "Output port \"o\[291..287\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664177 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[284..282\] chip_6502.v(5) " "Output port \"o\[284..282\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664177 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[280\] chip_6502.v(5) " "Output port \"o\[280\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664177 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[278..277\] chip_6502.v(5) " "Output port \"o\[278..277\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664177 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[270\] chip_6502.v(5) " "Output port \"o\[270\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664177 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[255..253\] chip_6502.v(5) " "Output port \"o\[255..253\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664177 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[250..246\] chip_6502.v(5) " "Output port \"o\[250..246\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664177 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[244..236\] chip_6502.v(5) " "Output port \"o\[244..236\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664178 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[234\] chip_6502.v(5) " "Output port \"o\[234\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664178 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[232..231\] chip_6502.v(5) " "Output port \"o\[232..231\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664178 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[229..227\] chip_6502.v(5) " "Output port \"o\[229..227\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664178 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[225..224\] chip_6502.v(5) " "Output port \"o\[225..224\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664178 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[221..220\] chip_6502.v(5) " "Output port \"o\[221..220\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664178 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[217..216\] chip_6502.v(5) " "Output port \"o\[217..216\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664178 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[214..212\] chip_6502.v(5) " "Output port \"o\[214..212\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664178 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[210..208\] chip_6502.v(5) " "Output port \"o\[210..208\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664178 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[206\] chip_6502.v(5) " "Output port \"o\[206\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664178 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[203..201\] chip_6502.v(5) " "Output port \"o\[203..201\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664178 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[198\] chip_6502.v(5) " "Output port \"o\[198\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664178 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[196\] chip_6502.v(5) " "Output port \"o\[196\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664178 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[194\] chip_6502.v(5) " "Output port \"o\[194\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664178 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[189\] chip_6502.v(5) " "Output port \"o\[189\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664178 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[186..184\] chip_6502.v(5) " "Output port \"o\[186..184\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664179 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[178..177\] chip_6502.v(5) " "Output port \"o\[178..177\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664179 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[173..171\] chip_6502.v(5) " "Output port \"o\[173..171\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664179 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[168\] chip_6502.v(5) " "Output port \"o\[168\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664179 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[165\] chip_6502.v(5) " "Output port \"o\[165\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664179 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[163\] chip_6502.v(5) " "Output port \"o\[163\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664179 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[161\] chip_6502.v(5) " "Output port \"o\[161\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664179 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[159\] chip_6502.v(5) " "Output port \"o\[159\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664179 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[156\] chip_6502.v(5) " "Output port \"o\[156\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664179 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[154..153\] chip_6502.v(5) " "Output port \"o\[154..153\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664179 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[150..149\] chip_6502.v(5) " "Output port \"o\[150..149\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664179 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[147..146\] chip_6502.v(5) " "Output port \"o\[147..146\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664179 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[144\] chip_6502.v(5) " "Output port \"o\[144\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664179 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[141..135\] chip_6502.v(5) " "Output port \"o\[141..135\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664179 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[133..132\] chip_6502.v(5) " "Output port \"o\[133..132\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664179 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[130..127\] chip_6502.v(5) " "Output port \"o\[130..127\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664179 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[124..122\] chip_6502.v(5) " "Output port \"o\[124..122\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664180 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[120\] chip_6502.v(5) " "Output port \"o\[120\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664180 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[118..117\] chip_6502.v(5) " "Output port \"o\[118..117\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664180 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[113..105\] chip_6502.v(5) " "Output port \"o\[113..105\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664180 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[103..102\] chip_6502.v(5) " "Output port \"o\[103..102\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664180 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[100\] chip_6502.v(5) " "Output port \"o\[100\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664180 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[97\] chip_6502.v(5) " "Output port \"o\[97\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664180 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[93..89\] chip_6502.v(5) " "Output port \"o\[93..89\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664180 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[87..86\] chip_6502.v(5) " "Output port \"o\[87..86\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664180 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[83\] chip_6502.v(5) " "Output port \"o\[83\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664180 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[79..77\] chip_6502.v(5) " "Output port \"o\[79..77\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664180 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[75..74\] chip_6502.v(5) " "Output port \"o\[75..74\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664180 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[72..70\] chip_6502.v(5) " "Output port \"o\[72..70\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664180 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[67..66\] chip_6502.v(5) " "Output port \"o\[67..66\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664180 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[63..61\] chip_6502.v(5) " "Output port \"o\[63..61\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664180 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[59\] chip_6502.v(5) " "Output port \"o\[59\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664180 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[57\] chip_6502.v(5) " "Output port \"o\[57\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664181 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[51\] chip_6502.v(5) " "Output port \"o\[51\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664181 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[43..41\] chip_6502.v(5) " "Output port \"o\[43..41\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664181 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[39..37\] chip_6502.v(5) " "Output port \"o\[39..37\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664181 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[35..33\] chip_6502.v(5) " "Output port \"o\[35..33\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664181 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[31..30\] chip_6502.v(5) " "Output port \"o\[31..30\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664181 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[28..25\] chip_6502.v(5) " "Output port \"o\[28..25\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664181 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[23\] chip_6502.v(5) " "Output port \"o\[23\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664181 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[21\] chip_6502.v(5) " "Output port \"o\[21\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664181 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[16\] chip_6502.v(5) " "Output port \"o\[16\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664181 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[12\] chip_6502.v(5) " "Output port \"o\[12\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664181 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[9..5\] chip_6502.v(5) " "Output port \"o\[9..5\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664181 "|chip_6502|LOGIC:logic_00"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o\[3..2\] chip_6502.v(5) " "Output port \"o\[3..2\]\" at chip_6502.v(5) has no driver" {  } { { "chip_6502.v" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/chip_6502.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671267664181 "|chip_6502|LOGIC:logic_00"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX LOGIC:logic_00\|MUX:mux_sb_1287 " "Elaborating entity \"MUX\" for hierarchy \"LOGIC:logic_00\|MUX:mux_sb_1287\"" {  } { { "logic.inc" "mux_sb_1287" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664228 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LOGIC:logic_00\|MUX:mux_sb_1287 " "Elaborated megafunction instantiation \"LOGIC:logic_00\|MUX:mux_sb_1287\"" {  } { { "logic.inc" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 404 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664230 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LOGIC:logic_00\|MUX:mux_sb_1287 " "Instantiated megafunction \"LOGIC:logic_00\|MUX:mux_sb_1287\" with the following parameter:" {  } { { "logic.inc" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 404 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671267664230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux LOGIC:logic_00\|MUX:mux_sb_1287\|lpm_mux:\$00001 " "Elaborating entity \"lpm_mux\" for hierarchy \"LOGIC:logic_00\|MUX:mux_sb_1287\|lpm_mux:\$00001\"" {  } { { "mux.tdf" "\$00001" { Text "/home/lupin3se/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/mux.tdf" 44 11 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664255 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LOGIC:logic_00\|MUX:mux_sb_1287\|lpm_mux:\$00001 LOGIC:logic_00\|MUX:mux_sb_1287 " "Elaborated megafunction instantiation \"LOGIC:logic_00\|MUX:mux_sb_1287\|lpm_mux:\$00001\", which is child of megafunction instantiation \"LOGIC:logic_00\|MUX:mux_sb_1287\"" {  } { { "mux.tdf" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/mux.tdf" 44 11 0 } } { "logic.inc" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 404 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_1kc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_1kc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_1kc " "Found entity 1: mux_1kc" {  } { { "db/mux_1kc.tdf" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/db/mux_1kc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671267664294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671267664294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_1kc LOGIC:logic_00\|MUX:mux_sb_1287\|lpm_mux:\$00001\|mux_1kc:auto_generated " "Elaborating entity \"mux_1kc\" for hierarchy \"LOGIC:logic_00\|MUX:mux_sb_1287\|lpm_mux:\$00001\|mux_1kc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/home/lupin3se/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX LOGIC:logic_00\|MUX:mux_idb_1473 " "Elaborating entity \"MUX\" for hierarchy \"LOGIC:logic_00\|MUX:mux_idb_1473\"" {  } { { "logic.inc" "mux_idb_1473" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664296 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LOGIC:logic_00\|MUX:mux_idb_1473 " "Elaborated megafunction instantiation \"LOGIC:logic_00\|MUX:mux_idb_1473\"" {  } { { "logic.inc" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 405 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664297 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LOGIC:logic_00\|MUX:mux_idb_1473 " "Instantiated megafunction \"LOGIC:logic_00\|MUX:mux_idb_1473\" with the following parameter:" {  } { { "logic.inc" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 405 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671267664297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux LOGIC:logic_00\|MUX:mux_idb_1473\|lpm_mux:\$00001 " "Elaborating entity \"lpm_mux\" for hierarchy \"LOGIC:logic_00\|MUX:mux_idb_1473\|lpm_mux:\$00001\"" {  } { { "mux.tdf" "\$00001" { Text "/home/lupin3se/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/mux.tdf" 44 11 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664298 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LOGIC:logic_00\|MUX:mux_idb_1473\|lpm_mux:\$00001 LOGIC:logic_00\|MUX:mux_idb_1473 " "Elaborated megafunction instantiation \"LOGIC:logic_00\|MUX:mux_idb_1473\|lpm_mux:\$00001\", which is child of megafunction instantiation \"LOGIC:logic_00\|MUX:mux_idb_1473\"" {  } { { "mux.tdf" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/mux.tdf" 44 11 0 } } { "logic.inc" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 405 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_0kc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_0kc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_0kc " "Found entity 1: mux_0kc" {  } { { "db/mux_0kc.tdf" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/db/mux_0kc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671267664333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671267664333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_0kc LOGIC:logic_00\|MUX:mux_idb_1473\|lpm_mux:\$00001\|mux_0kc:auto_generated " "Elaborating entity \"mux_0kc\" for hierarchy \"LOGIC:logic_00\|MUX:mux_idb_1473\|lpm_mux:\$00001\|mux_0kc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/home/lupin3se/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX LOGIC:logic_00\|MUX:mux_adl_1242 " "Elaborating entity \"MUX\" for hierarchy \"LOGIC:logic_00\|MUX:mux_adl_1242\"" {  } { { "logic.inc" "mux_adl_1242" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664335 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LOGIC:logic_00\|MUX:mux_adl_1242 " "Elaborated megafunction instantiation \"LOGIC:logic_00\|MUX:mux_adl_1242\"" {  } { { "logic.inc" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 406 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664336 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LOGIC:logic_00\|MUX:mux_adl_1242 " "Instantiated megafunction \"LOGIC:logic_00\|MUX:mux_adl_1242\" with the following parameter:" {  } { { "logic.inc" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 406 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671267664336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux LOGIC:logic_00\|MUX:mux_adl_1242\|lpm_mux:\$00001 " "Elaborating entity \"lpm_mux\" for hierarchy \"LOGIC:logic_00\|MUX:mux_adl_1242\|lpm_mux:\$00001\"" {  } { { "mux.tdf" "\$00001" { Text "/home/lupin3se/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/mux.tdf" 44 11 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664337 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LOGIC:logic_00\|MUX:mux_adl_1242\|lpm_mux:\$00001 LOGIC:logic_00\|MUX:mux_adl_1242 " "Elaborated megafunction instantiation \"LOGIC:logic_00\|MUX:mux_adl_1242\|lpm_mux:\$00001\", which is child of megafunction instantiation \"LOGIC:logic_00\|MUX:mux_adl_1242\"" {  } { { "mux.tdf" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/mux.tdf" 44 11 0 } } { "logic.inc" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 406 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_vjc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_vjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_vjc " "Found entity 1: mux_vjc" {  } { { "db/mux_vjc.tdf" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/db/mux_vjc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671267664369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671267664369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_vjc LOGIC:logic_00\|MUX:mux_adl_1242\|lpm_mux:\$00001\|mux_vjc:auto_generated " "Elaborating entity \"mux_vjc\" for hierarchy \"LOGIC:logic_00\|MUX:mux_adl_1242\|lpm_mux:\$00001\|mux_vjc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/home/lupin3se/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX LOGIC:logic_00\|MUX:mux_adh_1651 " "Elaborating entity \"MUX\" for hierarchy \"LOGIC:logic_00\|MUX:mux_adh_1651\"" {  } { { "logic.inc" "mux_adh_1651" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664371 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LOGIC:logic_00\|MUX:mux_adh_1651 " "Elaborated megafunction instantiation \"LOGIC:logic_00\|MUX:mux_adh_1651\"" {  } { { "logic.inc" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 407 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664372 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LOGIC:logic_00\|MUX:mux_adh_1651 " "Instantiated megafunction \"LOGIC:logic_00\|MUX:mux_adh_1651\" with the following parameter:" {  } { { "logic.inc" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 407 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671267664372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux LOGIC:logic_00\|MUX:mux_adh_1651\|lpm_mux:\$00001 " "Elaborating entity \"lpm_mux\" for hierarchy \"LOGIC:logic_00\|MUX:mux_adh_1651\|lpm_mux:\$00001\"" {  } { { "mux.tdf" "\$00001" { Text "/home/lupin3se/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/mux.tdf" 44 11 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664373 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LOGIC:logic_00\|MUX:mux_adh_1651\|lpm_mux:\$00001 LOGIC:logic_00\|MUX:mux_adh_1651 " "Elaborated megafunction instantiation \"LOGIC:logic_00\|MUX:mux_adh_1651\|lpm_mux:\$00001\", which is child of megafunction instantiation \"LOGIC:logic_00\|MUX:mux_adh_1651\"" {  } { { "mux.tdf" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/mux.tdf" 44 11 0 } } { "logic.inc" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 407 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ujc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ujc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ujc " "Found entity 1: mux_ujc" {  } { { "db/mux_ujc.tdf" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/db/mux_ujc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671267664404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671267664404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ujc LOGIC:logic_00\|MUX:mux_adh_1651\|lpm_mux:\$00001\|mux_ujc:auto_generated " "Elaborating entity \"mux_ujc\" for hierarchy \"LOGIC:logic_00\|MUX:mux_adh_1651\|lpm_mux:\$00001\|mux_ujc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/home/lupin3se/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX LOGIC:logic_00\|MUX:mux_pcl_655 " "Elaborating entity \"MUX\" for hierarchy \"LOGIC:logic_00\|MUX:mux_pcl_655\"" {  } { { "logic.inc" "mux_pcl_655" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664406 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LOGIC:logic_00\|MUX:mux_pcl_655 " "Elaborated megafunction instantiation \"LOGIC:logic_00\|MUX:mux_pcl_655\"" {  } { { "logic.inc" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 408 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664406 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LOGIC:logic_00\|MUX:mux_pcl_655 " "Instantiated megafunction \"LOGIC:logic_00\|MUX:mux_pcl_655\" with the following parameter:" {  } { { "logic.inc" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 408 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671267664407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux LOGIC:logic_00\|MUX:mux_pcl_655\|lpm_mux:\$00001 " "Elaborating entity \"lpm_mux\" for hierarchy \"LOGIC:logic_00\|MUX:mux_pcl_655\|lpm_mux:\$00001\"" {  } { { "mux.tdf" "\$00001" { Text "/home/lupin3se/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/mux.tdf" 44 11 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664408 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LOGIC:logic_00\|MUX:mux_pcl_655\|lpm_mux:\$00001 LOGIC:logic_00\|MUX:mux_pcl_655 " "Elaborated megafunction instantiation \"LOGIC:logic_00\|MUX:mux_pcl_655\|lpm_mux:\$00001\", which is child of megafunction instantiation \"LOGIC:logic_00\|MUX:mux_pcl_655\"" {  } { { "mux.tdf" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/mux.tdf" 44 11 0 } } { "logic.inc" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 408 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_pjc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_pjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_pjc " "Found entity 1: mux_pjc" {  } { { "db/mux_pjc.tdf" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/db/mux_pjc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671267664440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671267664440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_pjc LOGIC:logic_00\|MUX:mux_pcl_655\|lpm_mux:\$00001\|mux_pjc:auto_generated " "Elaborating entity \"mux_pjc\" for hierarchy \"LOGIC:logic_00\|MUX:mux_pcl_655\|lpm_mux:\$00001\|mux_pjc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/home/lupin3se/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX LOGIC:logic_00\|MUX:mux_alub_235 " "Elaborating entity \"MUX\" for hierarchy \"LOGIC:logic_00\|MUX:mux_alub_235\"" {  } { { "logic.inc" "mux_alub_235" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664506 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LOGIC:logic_00\|MUX:mux_alub_235 " "Elaborated megafunction instantiation \"LOGIC:logic_00\|MUX:mux_alub_235\"" {  } { { "logic.inc" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 632 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664507 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LOGIC:logic_00\|MUX:mux_alub_235 " "Instantiated megafunction \"LOGIC:logic_00\|MUX:mux_alub_235\" with the following parameter:" {  } { { "logic.inc" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 632 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671267664507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux LOGIC:logic_00\|MUX:mux_alub_235\|lpm_mux:\$00001 " "Elaborating entity \"lpm_mux\" for hierarchy \"LOGIC:logic_00\|MUX:mux_alub_235\|lpm_mux:\$00001\"" {  } { { "mux.tdf" "\$00001" { Text "/home/lupin3se/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/mux.tdf" 44 11 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664508 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LOGIC:logic_00\|MUX:mux_alub_235\|lpm_mux:\$00001 LOGIC:logic_00\|MUX:mux_alub_235 " "Elaborated megafunction instantiation \"LOGIC:logic_00\|MUX:mux_alub_235\|lpm_mux:\$00001\", which is child of megafunction instantiation \"LOGIC:logic_00\|MUX:mux_alub_235\"" {  } { { "mux.tdf" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/mux.tdf" 44 11 0 } } { "logic.inc" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 632 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rjc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_rjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rjc " "Found entity 1: mux_rjc" {  } { { "db/mux_rjc.tdf" "" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/db/mux_rjc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671267664539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671267664539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_rjc LOGIC:logic_00\|MUX:mux_alub_235\|lpm_mux:\$00001\|mux_rjc:auto_generated " "Elaborating entity \"mux_rjc\" for hierarchy \"LOGIC:logic_00\|MUX:mux_alub_235\|lpm_mux:\$00001\|mux_rjc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/home/lupin3se/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664539 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "d mux_alub_96 " "Port \"d\" does not exist in macrofunction \"mux_alub_96\"" {  } { { "logic.inc" "mux_alub_96" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 660 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664743 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "i mux_alub_96 " "Port \"i\" does not exist in macrofunction \"mux_alub_96\"" {  } { { "logic.inc" "mux_alub_96" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 660 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664743 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "o mux_alub_96 " "Port \"o\" does not exist in macrofunction \"mux_alub_96\"" {  } { { "logic.inc" "mux_alub_96" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 660 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664743 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "s mux_alub_96 " "Port \"s\" does not exist in macrofunction \"mux_alub_96\"" {  } { { "logic.inc" "mux_alub_96" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 660 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664743 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "d mux_alua_1680 " "Port \"d\" does not exist in macrofunction \"mux_alua_1680\"" {  } { { "logic.inc" "mux_alua_1680" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 659 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664743 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "i mux_alua_1680 " "Port \"i\" does not exist in macrofunction \"mux_alua_1680\"" {  } { { "logic.inc" "mux_alua_1680" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 659 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664743 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "o mux_alua_1680 " "Port \"o\" does not exist in macrofunction \"mux_alua_1680\"" {  } { { "logic.inc" "mux_alua_1680" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 659 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664743 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "s mux_alua_1680 " "Port \"s\" does not exist in macrofunction \"mux_alua_1680\"" {  } { { "logic.inc" "mux_alua_1680" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 659 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664743 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "d mux_alub_1678 " "Port \"d\" does not exist in macrofunction \"mux_alub_1678\"" {  } { { "logic.inc" "mux_alub_1678" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 656 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664743 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "i mux_alub_1678 " "Port \"i\" does not exist in macrofunction \"mux_alub_1678\"" {  } { { "logic.inc" "mux_alub_1678" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 656 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664743 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "o mux_alub_1678 " "Port \"o\" does not exist in macrofunction \"mux_alub_1678\"" {  } { { "logic.inc" "mux_alub_1678" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 656 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664743 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "s mux_alub_1678 " "Port \"s\" does not exist in macrofunction \"mux_alub_1678\"" {  } { { "logic.inc" "mux_alub_1678" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 656 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664743 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "d mux_alua_530 " "Port \"d\" does not exist in macrofunction \"mux_alua_530\"" {  } { { "logic.inc" "mux_alua_530" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 655 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664743 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "i mux_alua_530 " "Port \"i\" does not exist in macrofunction \"mux_alua_530\"" {  } { { "logic.inc" "mux_alua_530" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 655 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664743 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "o mux_alua_530 " "Port \"o\" does not exist in macrofunction \"mux_alua_530\"" {  } { { "logic.inc" "mux_alua_530" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 655 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664743 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "s mux_alua_530 " "Port \"s\" does not exist in macrofunction \"mux_alua_530\"" {  } { { "logic.inc" "mux_alua_530" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 655 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664743 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "d mux_alub_977 " "Port \"d\" does not exist in macrofunction \"mux_alub_977\"" {  } { { "logic.inc" "mux_alub_977" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 652 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664743 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "i mux_alub_977 " "Port \"i\" does not exist in macrofunction \"mux_alub_977\"" {  } { { "logic.inc" "mux_alub_977" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 652 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664743 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "o mux_alub_977 " "Port \"o\" does not exist in macrofunction \"mux_alub_977\"" {  } { { "logic.inc" "mux_alub_977" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 652 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664743 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "s mux_alub_977 " "Port \"s\" does not exist in macrofunction \"mux_alub_977\"" {  } { { "logic.inc" "mux_alub_977" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 652 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664743 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "d mux_alua_1167 " "Port \"d\" does not exist in macrofunction \"mux_alua_1167\"" {  } { { "logic.inc" "mux_alua_1167" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 651 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664743 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "i mux_alua_1167 " "Port \"i\" does not exist in macrofunction \"mux_alua_1167\"" {  } { { "logic.inc" "mux_alua_1167" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 651 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664743 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "o mux_alua_1167 " "Port \"o\" does not exist in macrofunction \"mux_alua_1167\"" {  } { { "logic.inc" "mux_alua_1167" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 651 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664743 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "s mux_alua_1167 " "Port \"s\" does not exist in macrofunction \"mux_alua_1167\"" {  } { { "logic.inc" "mux_alua_1167" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 651 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664743 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "d mux_alub_1432 " "Port \"d\" does not exist in macrofunction \"mux_alub_1432\"" {  } { { "logic.inc" "mux_alub_1432" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 648 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664743 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "i mux_alub_1432 " "Port \"i\" does not exist in macrofunction \"mux_alub_1432\"" {  } { { "logic.inc" "mux_alub_1432" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 648 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664743 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "o mux_alub_1432 " "Port \"o\" does not exist in macrofunction \"mux_alub_1432\"" {  } { { "logic.inc" "mux_alub_1432" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 648 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664743 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "s mux_alub_1432 " "Port \"s\" does not exist in macrofunction \"mux_alub_1432\"" {  } { { "logic.inc" "mux_alub_1432" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 648 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664743 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "d mux_alua_1248 " "Port \"d\" does not exist in macrofunction \"mux_alua_1248\"" {  } { { "logic.inc" "mux_alua_1248" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 647 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664743 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "i mux_alua_1248 " "Port \"i\" does not exist in macrofunction \"mux_alua_1248\"" {  } { { "logic.inc" "mux_alua_1248" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 647 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664743 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "o mux_alua_1248 " "Port \"o\" does not exist in macrofunction \"mux_alua_1248\"" {  } { { "logic.inc" "mux_alua_1248" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 647 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664743 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "s mux_alua_1248 " "Port \"s\" does not exist in macrofunction \"mux_alua_1248\"" {  } { { "logic.inc" "mux_alua_1248" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 647 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664743 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "d mux_alub_1645 " "Port \"d\" does not exist in macrofunction \"mux_alub_1645\"" {  } { { "logic.inc" "mux_alub_1645" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 644 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664744 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "i mux_alub_1645 " "Port \"i\" does not exist in macrofunction \"mux_alub_1645\"" {  } { { "logic.inc" "mux_alub_1645" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 644 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664744 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "o mux_alub_1645 " "Port \"o\" does not exist in macrofunction \"mux_alub_1645\"" {  } { { "logic.inc" "mux_alub_1645" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 644 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664744 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "s mux_alub_1645 " "Port \"s\" does not exist in macrofunction \"mux_alub_1645\"" {  } { { "logic.inc" "mux_alub_1645" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 644 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664744 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "d mux_alua_1142 " "Port \"d\" does not exist in macrofunction \"mux_alua_1142\"" {  } { { "logic.inc" "mux_alua_1142" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 643 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664744 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "i mux_alua_1142 " "Port \"i\" does not exist in macrofunction \"mux_alua_1142\"" {  } { { "logic.inc" "mux_alua_1142" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 643 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664744 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "o mux_alua_1142 " "Port \"o\" does not exist in macrofunction \"mux_alua_1142\"" {  } { { "logic.inc" "mux_alua_1142" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 643 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664744 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "s mux_alua_1142 " "Port \"s\" does not exist in macrofunction \"mux_alua_1142\"" {  } { { "logic.inc" "mux_alua_1142" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 643 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664744 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "d mux_alub_704 " "Port \"d\" does not exist in macrofunction \"mux_alub_704\"" {  } { { "logic.inc" "mux_alub_704" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 640 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664744 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "i mux_alub_704 " "Port \"i\" does not exist in macrofunction \"mux_alub_704\"" {  } { { "logic.inc" "mux_alub_704" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 640 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664744 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "o mux_alub_704 " "Port \"o\" does not exist in macrofunction \"mux_alub_704\"" {  } { { "logic.inc" "mux_alub_704" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 640 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664744 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "s mux_alub_704 " "Port \"s\" does not exist in macrofunction \"mux_alub_704\"" {  } { { "logic.inc" "mux_alub_704" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 640 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664744 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "d mux_alua_1332 " "Port \"d\" does not exist in macrofunction \"mux_alua_1332\"" {  } { { "logic.inc" "mux_alua_1332" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 639 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664744 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "i mux_alua_1332 " "Port \"i\" does not exist in macrofunction \"mux_alua_1332\"" {  } { { "logic.inc" "mux_alua_1332" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 639 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664744 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "o mux_alua_1332 " "Port \"o\" does not exist in macrofunction \"mux_alua_1332\"" {  } { { "logic.inc" "mux_alua_1332" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 639 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664744 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "s mux_alua_1332 " "Port \"s\" does not exist in macrofunction \"mux_alua_1332\"" {  } { { "logic.inc" "mux_alua_1332" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 639 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664744 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "d mux_alub_1535 " "Port \"d\" does not exist in macrofunction \"mux_alub_1535\"" {  } { { "logic.inc" "mux_alub_1535" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 636 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664744 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "i mux_alub_1535 " "Port \"i\" does not exist in macrofunction \"mux_alub_1535\"" {  } { { "logic.inc" "mux_alub_1535" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 636 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664744 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "o mux_alub_1535 " "Port \"o\" does not exist in macrofunction \"mux_alub_1535\"" {  } { { "logic.inc" "mux_alub_1535" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 636 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664744 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "s mux_alub_1535 " "Port \"s\" does not exist in macrofunction \"mux_alub_1535\"" {  } { { "logic.inc" "mux_alub_1535" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 636 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664744 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "d mux_alua_1522 " "Port \"d\" does not exist in macrofunction \"mux_alua_1522\"" {  } { { "logic.inc" "mux_alua_1522" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 635 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664744 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "i mux_alua_1522 " "Port \"i\" does not exist in macrofunction \"mux_alua_1522\"" {  } { { "logic.inc" "mux_alua_1522" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 635 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664744 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "o mux_alua_1522 " "Port \"o\" does not exist in macrofunction \"mux_alua_1522\"" {  } { { "logic.inc" "mux_alua_1522" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 635 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664744 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "s mux_alua_1522 " "Port \"s\" does not exist in macrofunction \"mux_alua_1522\"" {  } { { "logic.inc" "mux_alua_1522" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 635 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664744 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "d mux_alub_235 " "Port \"d\" does not exist in macrofunction \"mux_alub_235\"" {  } { { "logic.inc" "mux_alub_235" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 632 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664744 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "i mux_alub_235 " "Port \"i\" does not exist in macrofunction \"mux_alub_235\"" {  } { { "logic.inc" "mux_alub_235" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 632 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664744 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "o mux_alub_235 " "Port \"o\" does not exist in macrofunction \"mux_alub_235\"" {  } { { "logic.inc" "mux_alub_235" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 632 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664745 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "s mux_alub_235 " "Port \"s\" does not exist in macrofunction \"mux_alub_235\"" {  } { { "logic.inc" "mux_alub_235" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 632 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664745 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "d mux_alua_1627 " "Port \"d\" does not exist in macrofunction \"mux_alua_1627\"" {  } { { "logic.inc" "mux_alua_1627" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 631 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664745 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "i mux_alua_1627 " "Port \"i\" does not exist in macrofunction \"mux_alua_1627\"" {  } { { "logic.inc" "mux_alua_1627" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 631 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664745 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "o mux_alua_1627 " "Port \"o\" does not exist in macrofunction \"mux_alua_1627\"" {  } { { "logic.inc" "mux_alua_1627" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 631 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664745 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "s mux_alua_1627 " "Port \"s\" does not exist in macrofunction \"mux_alua_1627\"" {  } { { "logic.inc" "mux_alua_1627" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 631 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664745 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "d mux_alu_out_1123 " "Port \"d\" does not exist in macrofunction \"mux_alu_out_1123\"" {  } { { "logic.inc" "mux_alu_out_1123" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 630 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664745 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "i mux_alu_out_1123 " "Port \"i\" does not exist in macrofunction \"mux_alu_out_1123\"" {  } { { "logic.inc" "mux_alu_out_1123" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 630 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664745 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "o mux_alu_out_1123 " "Port \"o\" does not exist in macrofunction \"mux_alu_out_1123\"" {  } { { "logic.inc" "mux_alu_out_1123" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 630 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664745 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "s mux_alu_out_1123 " "Port \"s\" does not exist in macrofunction \"mux_alu_out_1123\"" {  } { { "logic.inc" "mux_alu_out_1123" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 630 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664745 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "d mux_alu_out_1490 " "Port \"d\" does not exist in macrofunction \"mux_alu_out_1490\"" {  } { { "logic.inc" "mux_alu_out_1490" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 629 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664745 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "i mux_alu_out_1490 " "Port \"i\" does not exist in macrofunction \"mux_alu_out_1490\"" {  } { { "logic.inc" "mux_alu_out_1490" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 629 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664745 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "o mux_alu_out_1490 " "Port \"o\" does not exist in macrofunction \"mux_alu_out_1490\"" {  } { { "logic.inc" "mux_alu_out_1490" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 629 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664745 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "s mux_alu_out_1490 " "Port \"s\" does not exist in macrofunction \"mux_alu_out_1490\"" {  } { { "logic.inc" "mux_alu_out_1490" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 629 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664745 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "d mux_alu_out_697 " "Port \"d\" does not exist in macrofunction \"mux_alu_out_697\"" {  } { { "logic.inc" "mux_alu_out_697" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 628 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664745 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "i mux_alu_out_697 " "Port \"i\" does not exist in macrofunction \"mux_alu_out_697\"" {  } { { "logic.inc" "mux_alu_out_697" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 628 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664745 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "o mux_alu_out_697 " "Port \"o\" does not exist in macrofunction \"mux_alu_out_697\"" {  } { { "logic.inc" "mux_alu_out_697" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 628 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664745 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "s mux_alu_out_697 " "Port \"s\" does not exist in macrofunction \"mux_alu_out_697\"" {  } { { "logic.inc" "mux_alu_out_697" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 628 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664745 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "d mux_alu_out_394 " "Port \"d\" does not exist in macrofunction \"mux_alu_out_394\"" {  } { { "logic.inc" "mux_alu_out_394" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 627 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664745 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "i mux_alu_out_394 " "Port \"i\" does not exist in macrofunction \"mux_alu_out_394\"" {  } { { "logic.inc" "mux_alu_out_394" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 627 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664745 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "o mux_alu_out_394 " "Port \"o\" does not exist in macrofunction \"mux_alu_out_394\"" {  } { { "logic.inc" "mux_alu_out_394" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 627 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664745 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "s mux_alu_out_394 " "Port \"s\" does not exist in macrofunction \"mux_alu_out_394\"" {  } { { "logic.inc" "mux_alu_out_394" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 627 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664745 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "d mux_alu_out_893 " "Port \"d\" does not exist in macrofunction \"mux_alu_out_893\"" {  } { { "logic.inc" "mux_alu_out_893" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 626 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664745 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "i mux_alu_out_893 " "Port \"i\" does not exist in macrofunction \"mux_alu_out_893\"" {  } { { "logic.inc" "mux_alu_out_893" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 626 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664745 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "o mux_alu_out_893 " "Port \"o\" does not exist in macrofunction \"mux_alu_out_893\"" {  } { { "logic.inc" "mux_alu_out_893" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 626 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664745 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "s mux_alu_out_893 " "Port \"s\" does not exist in macrofunction \"mux_alu_out_893\"" {  } { { "logic.inc" "mux_alu_out_893" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 626 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664745 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "d mux_alu_out_495 " "Port \"d\" does not exist in macrofunction \"mux_alu_out_495\"" {  } { { "logic.inc" "mux_alu_out_495" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 625 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664745 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "i mux_alu_out_495 " "Port \"i\" does not exist in macrofunction \"mux_alu_out_495\"" {  } { { "logic.inc" "mux_alu_out_495" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 625 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664746 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "o mux_alu_out_495 " "Port \"o\" does not exist in macrofunction \"mux_alu_out_495\"" {  } { { "logic.inc" "mux_alu_out_495" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 625 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664746 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "s mux_alu_out_495 " "Port \"s\" does not exist in macrofunction \"mux_alu_out_495\"" {  } { { "logic.inc" "mux_alu_out_495" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 625 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664746 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "d mux_alu_out_276 " "Port \"d\" does not exist in macrofunction \"mux_alu_out_276\"" {  } { { "logic.inc" "mux_alu_out_276" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 624 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664746 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "i mux_alu_out_276 " "Port \"i\" does not exist in macrofunction \"mux_alu_out_276\"" {  } { { "logic.inc" "mux_alu_out_276" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 624 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664746 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "o mux_alu_out_276 " "Port \"o\" does not exist in macrofunction \"mux_alu_out_276\"" {  } { { "logic.inc" "mux_alu_out_276" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 624 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664746 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "s mux_alu_out_276 " "Port \"s\" does not exist in macrofunction \"mux_alu_out_276\"" {  } { { "logic.inc" "mux_alu_out_276" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 624 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664746 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "d mux_alu_out_68 " "Port \"d\" does not exist in macrofunction \"mux_alu_out_68\"" {  } { { "logic.inc" "mux_alu_out_68" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 623 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664746 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "i mux_alu_out_68 " "Port \"i\" does not exist in macrofunction \"mux_alu_out_68\"" {  } { { "logic.inc" "mux_alu_out_68" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 623 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664746 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "o mux_alu_out_68 " "Port \"o\" does not exist in macrofunction \"mux_alu_out_68\"" {  } { { "logic.inc" "mux_alu_out_68" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 623 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664746 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "s mux_alu_out_68 " "Port \"s\" does not exist in macrofunction \"mux_alu_out_68\"" {  } { { "logic.inc" "mux_alu_out_68" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 623 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664746 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "d mux_pch_205 " "Port \"d\" does not exist in macrofunction \"mux_pch_205\"" {  } { { "logic.inc" "mux_pch_205" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 500 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664746 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "i mux_pch_205 " "Port \"i\" does not exist in macrofunction \"mux_pch_205\"" {  } { { "logic.inc" "mux_pch_205" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 500 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664746 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "o mux_pch_205 " "Port \"o\" does not exist in macrofunction \"mux_pch_205\"" {  } { { "logic.inc" "mux_pch_205" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 500 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664746 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "s mux_pch_205 " "Port \"s\" does not exist in macrofunction \"mux_pch_205\"" {  } { { "logic.inc" "mux_pch_205" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 500 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664746 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "d mux_pcl_1611 " "Port \"d\" does not exist in macrofunction \"mux_pcl_1611\"" {  } { { "logic.inc" "mux_pcl_1611" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 499 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664746 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "i mux_pcl_1611 " "Port \"i\" does not exist in macrofunction \"mux_pcl_1611\"" {  } { { "logic.inc" "mux_pcl_1611" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 499 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664746 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "o mux_pcl_1611 " "Port \"o\" does not exist in macrofunction \"mux_pcl_1611\"" {  } { { "logic.inc" "mux_pcl_1611" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 499 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664746 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "s mux_pcl_1611 " "Port \"s\" does not exist in macrofunction \"mux_pcl_1611\"" {  } { { "logic.inc" "mux_pcl_1611" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 499 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664746 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "d mux_adh_1539 " "Port \"d\" does not exist in macrofunction \"mux_adh_1539\"" {  } { { "logic.inc" "mux_adh_1539" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 498 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664746 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "i mux_adh_1539 " "Port \"i\" does not exist in macrofunction \"mux_adh_1539\"" {  } { { "logic.inc" "mux_adh_1539" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 498 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664746 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "o mux_adh_1539 " "Port \"o\" does not exist in macrofunction \"mux_adh_1539\"" {  } { { "logic.inc" "mux_adh_1539" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 498 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664746 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "s mux_adh_1539 " "Port \"s\" does not exist in macrofunction \"mux_adh_1539\"" {  } { { "logic.inc" "mux_adh_1539" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 498 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664746 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "d mux_adl_1299 " "Port \"d\" does not exist in macrofunction \"mux_adl_1299\"" {  } { { "logic.inc" "mux_adl_1299" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 497 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664746 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "i mux_adl_1299 " "Port \"i\" does not exist in macrofunction \"mux_adl_1299\"" {  } { { "logic.inc" "mux_adl_1299" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 497 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664746 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "o mux_adl_1299 " "Port \"o\" does not exist in macrofunction \"mux_adl_1299\"" {  } { { "logic.inc" "mux_adl_1299" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 497 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664746 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "s mux_adl_1299 " "Port \"s\" does not exist in macrofunction \"mux_adl_1299\"" {  } { { "logic.inc" "mux_adl_1299" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 497 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664746 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "d mux_idb_493 " "Port \"d\" does not exist in macrofunction \"mux_idb_493\"" {  } { { "logic.inc" "mux_idb_493" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 496 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664747 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "i mux_idb_493 " "Port \"i\" does not exist in macrofunction \"mux_idb_493\"" {  } { { "logic.inc" "mux_idb_493" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 496 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664747 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "o mux_idb_493 " "Port \"o\" does not exist in macrofunction \"mux_idb_493\"" {  } { { "logic.inc" "mux_idb_493" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 496 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664747 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "s mux_idb_493 " "Port \"s\" does not exist in macrofunction \"mux_idb_493\"" {  } { { "logic.inc" "mux_idb_493" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 496 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664747 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "d mux_sb_1001 " "Port \"d\" does not exist in macrofunction \"mux_sb_1001\"" {  } { { "logic.inc" "mux_sb_1001" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 495 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664747 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "i mux_sb_1001 " "Port \"i\" does not exist in macrofunction \"mux_sb_1001\"" {  } { { "logic.inc" "mux_sb_1001" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 495 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664747 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "o mux_sb_1001 " "Port \"o\" does not exist in macrofunction \"mux_sb_1001\"" {  } { { "logic.inc" "mux_sb_1001" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 495 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664747 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "s mux_sb_1001 " "Port \"s\" does not exist in macrofunction \"mux_sb_1001\"" {  } { { "logic.inc" "mux_sb_1001" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 495 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664747 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "d mux_pch_1551 " "Port \"d\" does not exist in macrofunction \"mux_pch_1551\"" {  } { { "logic.inc" "mux_pch_1551" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 487 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664747 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "i mux_pch_1551 " "Port \"i\" does not exist in macrofunction \"mux_pch_1551\"" {  } { { "logic.inc" "mux_pch_1551" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 487 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664747 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "o mux_pch_1551 " "Port \"o\" does not exist in macrofunction \"mux_pch_1551\"" {  } { { "logic.inc" "mux_pch_1551" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 487 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664747 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "s mux_pch_1551 " "Port \"s\" does not exist in macrofunction \"mux_pch_1551\"" {  } { { "logic.inc" "mux_pch_1551" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 487 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664747 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "d mux_pcl_377 " "Port \"d\" does not exist in macrofunction \"mux_pcl_377\"" {  } { { "logic.inc" "mux_pcl_377" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 486 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664747 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "i mux_pcl_377 " "Port \"i\" does not exist in macrofunction \"mux_pcl_377\"" {  } { { "logic.inc" "mux_pcl_377" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 486 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664747 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "o mux_pcl_377 " "Port \"o\" does not exist in macrofunction \"mux_pcl_377\"" {  } { { "logic.inc" "mux_pcl_377" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 486 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664747 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "s mux_pcl_377 " "Port \"s\" does not exist in macrofunction \"mux_pcl_377\"" {  } { { "logic.inc" "mux_pcl_377" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 486 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664747 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "d mux_adh_13 " "Port \"d\" does not exist in macrofunction \"mux_adh_13\"" {  } { { "logic.inc" "mux_adh_13" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 485 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664747 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "i mux_adh_13 " "Port \"i\" does not exist in macrofunction \"mux_adh_13\"" {  } { { "logic.inc" "mux_adh_13" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 485 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664747 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "o mux_adh_13 " "Port \"o\" does not exist in macrofunction \"mux_adh_13\"" {  } { { "logic.inc" "mux_adh_13" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 485 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664747 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "s mux_adh_13 " "Port \"s\" does not exist in macrofunction \"mux_adh_13\"" {  } { { "logic.inc" "mux_adh_13" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 485 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664747 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "d mux_adl_121 " "Port \"d\" does not exist in macrofunction \"mux_adl_121\"" {  } { { "logic.inc" "mux_adl_121" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 484 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664747 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "i mux_adl_121 " "Port \"i\" does not exist in macrofunction \"mux_adl_121\"" {  } { { "logic.inc" "mux_adl_121" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 484 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664747 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "o mux_adl_121 " "Port \"o\" does not exist in macrofunction \"mux_adl_121\"" {  } { { "logic.inc" "mux_adl_121" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 484 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664747 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "s mux_adl_121 " "Port \"s\" does not exist in macrofunction \"mux_adl_121\"" {  } { { "logic.inc" "mux_adl_121" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 484 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664747 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "d mux_idb_833 " "Port \"d\" does not exist in macrofunction \"mux_idb_833\"" {  } { { "logic.inc" "mux_idb_833" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 483 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664747 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "i mux_idb_833 " "Port \"i\" does not exist in macrofunction \"mux_idb_833\"" {  } { { "logic.inc" "mux_idb_833" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 483 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664747 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "o mux_idb_833 " "Port \"o\" does not exist in macrofunction \"mux_idb_833\"" {  } { { "logic.inc" "mux_idb_833" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 483 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664747 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "s mux_idb_833 " "Port \"s\" does not exist in macrofunction \"mux_idb_833\"" {  } { { "logic.inc" "mux_idb_833" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 483 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664747 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "d mux_sb_1336 " "Port \"d\" does not exist in macrofunction \"mux_sb_1336\"" {  } { { "logic.inc" "mux_sb_1336" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 482 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664748 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "i mux_sb_1336 " "Port \"i\" does not exist in macrofunction \"mux_sb_1336\"" {  } { { "logic.inc" "mux_sb_1336" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 482 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664748 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "o mux_sb_1336 " "Port \"o\" does not exist in macrofunction \"mux_sb_1336\"" {  } { { "logic.inc" "mux_sb_1336" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 482 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664748 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "s mux_sb_1336 " "Port \"s\" does not exist in macrofunction \"mux_sb_1336\"" {  } { { "logic.inc" "mux_sb_1336" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 482 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664748 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "d mux_pch_49 " "Port \"d\" does not exist in macrofunction \"mux_pch_49\"" {  } { { "logic.inc" "mux_pch_49" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 474 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664748 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "i mux_pch_49 " "Port \"i\" does not exist in macrofunction \"mux_pch_49\"" {  } { { "logic.inc" "mux_pch_49" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 474 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664748 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "o mux_pch_49 " "Port \"o\" does not exist in macrofunction \"mux_pch_49\"" {  } { { "logic.inc" "mux_pch_49" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 474 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664748 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "s mux_pch_49 " "Port \"s\" does not exist in macrofunction \"mux_pch_49\"" {  } { { "logic.inc" "mux_pch_49" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 474 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664748 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "d mux_pcl_622 " "Port \"d\" does not exist in macrofunction \"mux_pcl_622\"" {  } { { "logic.inc" "mux_pcl_622" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 473 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664748 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "i mux_pcl_622 " "Port \"i\" does not exist in macrofunction \"mux_pcl_622\"" {  } { { "logic.inc" "mux_pcl_622" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 473 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664748 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "o mux_pcl_622 " "Port \"o\" does not exist in macrofunction \"mux_pcl_622\"" {  } { { "logic.inc" "mux_pcl_622" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 473 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664748 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "s mux_pcl_622 " "Port \"s\" does not exist in macrofunction \"mux_pcl_622\"" {  } { { "logic.inc" "mux_pcl_622" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 473 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664748 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "d mux_adh_483 " "Port \"d\" does not exist in macrofunction \"mux_adh_483\"" {  } { { "logic.inc" "mux_adh_483" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 472 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664748 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "i mux_adh_483 " "Port \"i\" does not exist in macrofunction \"mux_adh_483\"" {  } { { "logic.inc" "mux_adh_483" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 472 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664748 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "o mux_adh_483 " "Port \"o\" does not exist in macrofunction \"mux_adh_483\"" {  } { { "logic.inc" "mux_adh_483" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 472 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664748 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "s mux_adh_483 " "Port \"s\" does not exist in macrofunction \"mux_adh_483\"" {  } { { "logic.inc" "mux_adh_483" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 472 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664748 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "d mux_adl_1630 " "Port \"d\" does not exist in macrofunction \"mux_adl_1630\"" {  } { { "logic.inc" "mux_adl_1630" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 471 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664748 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "i mux_adl_1630 " "Port \"i\" does not exist in macrofunction \"mux_adl_1630\"" {  } { { "logic.inc" "mux_adl_1630" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 471 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664748 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "o mux_adl_1630 " "Port \"o\" does not exist in macrofunction \"mux_adl_1630\"" {  } { { "logic.inc" "mux_adl_1630" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 471 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664748 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "s mux_adl_1630 " "Port \"s\" does not exist in macrofunction \"mux_adl_1630\"" {  } { { "logic.inc" "mux_adl_1630" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 471 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664748 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "d mux_idb_1503 " "Port \"d\" does not exist in macrofunction \"mux_idb_1503\"" {  } { { "logic.inc" "mux_idb_1503" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 470 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664748 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "i mux_idb_1503 " "Port \"i\" does not exist in macrofunction \"mux_idb_1503\"" {  } { { "logic.inc" "mux_idb_1503" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 470 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664748 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "o mux_idb_1503 " "Port \"o\" does not exist in macrofunction \"mux_idb_1503\"" {  } { { "logic.inc" "mux_idb_1503" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 470 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664748 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "s mux_idb_1503 " "Port \"s\" does not exist in macrofunction \"mux_idb_1503\"" {  } { { "logic.inc" "mux_idb_1503" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 470 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664748 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "d mux_sb_166 " "Port \"d\" does not exist in macrofunction \"mux_sb_166\"" {  } { { "logic.inc" "mux_sb_166" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 469 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664748 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "i mux_sb_166 " "Port \"i\" does not exist in macrofunction \"mux_sb_166\"" {  } { { "logic.inc" "mux_sb_166" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 469 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664749 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "o mux_sb_166 " "Port \"o\" does not exist in macrofunction \"mux_sb_166\"" {  } { { "logic.inc" "mux_sb_166" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 469 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664749 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "s mux_sb_166 " "Port \"s\" does not exist in macrofunction \"mux_sb_166\"" {  } { { "logic.inc" "mux_sb_166" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 469 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664749 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "d mux_pch_948 " "Port \"d\" does not exist in macrofunction \"mux_pch_948\"" {  } { { "logic.inc" "mux_pch_948" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 461 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664749 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "i mux_pch_948 " "Port \"i\" does not exist in macrofunction \"mux_pch_948\"" {  } { { "logic.inc" "mux_pch_948" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 461 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664749 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "o mux_pch_948 " "Port \"o\" does not exist in macrofunction \"mux_pch_948\"" {  } { { "logic.inc" "mux_pch_948" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 461 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664749 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "s mux_pch_948 " "Port \"s\" does not exist in macrofunction \"mux_pch_948\"" {  } { { "logic.inc" "mux_pch_948" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 461 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664749 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "d mux_pcl_900 " "Port \"d\" does not exist in macrofunction \"mux_pcl_900\"" {  } { { "logic.inc" "mux_pcl_900" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 460 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664749 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "i mux_pcl_900 " "Port \"i\" does not exist in macrofunction \"mux_pcl_900\"" {  } { { "logic.inc" "mux_pcl_900" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 460 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664749 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "o mux_pcl_900 " "Port \"o\" does not exist in macrofunction \"mux_pcl_900\"" {  } { { "logic.inc" "mux_pcl_900" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 460 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664749 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "s mux_pcl_900 " "Port \"s\" does not exist in macrofunction \"mux_pcl_900\"" {  } { { "logic.inc" "mux_pcl_900" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 460 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664749 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "d mux_adh_1160 " "Port \"d\" does not exist in macrofunction \"mux_adh_1160\"" {  } { { "logic.inc" "mux_adh_1160" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 459 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664749 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "i mux_adh_1160 " "Port \"i\" does not exist in macrofunction \"mux_adh_1160\"" {  } { { "logic.inc" "mux_adh_1160" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 459 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664749 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "o mux_adh_1160 " "Port \"o\" does not exist in macrofunction \"mux_adh_1160\"" {  } { { "logic.inc" "mux_adh_1160" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 459 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664749 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "s mux_adh_1160 " "Port \"s\" does not exist in macrofunction \"mux_adh_1160\"" {  } { { "logic.inc" "mux_adh_1160" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 459 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664749 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "d mux_adl_1437 " "Port \"d\" does not exist in macrofunction \"mux_adl_1437\"" {  } { { "logic.inc" "mux_adl_1437" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 458 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664749 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "i mux_adl_1437 " "Port \"i\" does not exist in macrofunction \"mux_adl_1437\"" {  } { { "logic.inc" "mux_adl_1437" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 458 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664749 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "o mux_adl_1437 " "Port \"o\" does not exist in macrofunction \"mux_adl_1437\"" {  } { { "logic.inc" "mux_adl_1437" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 458 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664749 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "s mux_adl_1437 " "Port \"s\" does not exist in macrofunction \"mux_adl_1437\"" {  } { { "logic.inc" "mux_adl_1437" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 458 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664749 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "d mux_idb_892 " "Port \"d\" does not exist in macrofunction \"mux_idb_892\"" {  } { { "logic.inc" "mux_idb_892" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 457 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664749 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "i mux_idb_892 " "Port \"i\" does not exist in macrofunction \"mux_idb_892\"" {  } { { "logic.inc" "mux_idb_892" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 457 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664749 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "o mux_idb_892 " "Port \"o\" does not exist in macrofunction \"mux_idb_892\"" {  } { { "logic.inc" "mux_idb_892" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 457 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664749 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "s mux_idb_892 " "Port \"s\" does not exist in macrofunction \"mux_idb_892\"" {  } { { "logic.inc" "mux_idb_892" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 457 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664749 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "d mux_sb_1405 " "Port \"d\" does not exist in macrofunction \"mux_sb_1405\"" {  } { { "logic.inc" "mux_sb_1405" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 456 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664749 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "i mux_sb_1405 " "Port \"i\" does not exist in macrofunction \"mux_sb_1405\"" {  } { { "logic.inc" "mux_sb_1405" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 456 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664749 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "o mux_sb_1405 " "Port \"o\" does not exist in macrofunction \"mux_sb_1405\"" {  } { { "logic.inc" "mux_sb_1405" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 456 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664749 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "s mux_sb_1405 " "Port \"s\" does not exist in macrofunction \"mux_sb_1405\"" {  } { { "logic.inc" "mux_sb_1405" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 456 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664749 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "d mux_pch_584 " "Port \"d\" does not exist in macrofunction \"mux_pch_584\"" {  } { { "logic.inc" "mux_pch_584" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 448 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664749 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "i mux_pch_584 " "Port \"i\" does not exist in macrofunction \"mux_pch_584\"" {  } { { "logic.inc" "mux_pch_584" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 448 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664750 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "o mux_pch_584 " "Port \"o\" does not exist in macrofunction \"mux_pch_584\"" {  } { { "logic.inc" "mux_pch_584" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 448 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664750 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "s mux_pch_584 " "Port \"s\" does not exist in macrofunction \"mux_pch_584\"" {  } { { "logic.inc" "mux_pch_584" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 448 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664750 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "d mux_pcl_1359 " "Port \"d\" does not exist in macrofunction \"mux_pcl_1359\"" {  } { { "logic.inc" "mux_pcl_1359" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 447 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664750 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "i mux_pcl_1359 " "Port \"i\" does not exist in macrofunction \"mux_pcl_1359\"" {  } { { "logic.inc" "mux_pcl_1359" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 447 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664750 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "o mux_pcl_1359 " "Port \"o\" does not exist in macrofunction \"mux_pcl_1359\"" {  } { { "logic.inc" "mux_pcl_1359" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 447 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664750 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "s mux_pcl_1359 " "Port \"s\" does not exist in macrofunction \"mux_pcl_1359\"" {  } { { "logic.inc" "mux_pcl_1359" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 447 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664750 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "d mux_adh_315 " "Port \"d\" does not exist in macrofunction \"mux_adh_315\"" {  } { { "logic.inc" "mux_adh_315" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 446 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664750 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "i mux_adh_315 " "Port \"i\" does not exist in macrofunction \"mux_adh_315\"" {  } { { "logic.inc" "mux_adh_315" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 446 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664750 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "o mux_adh_315 " "Port \"o\" does not exist in macrofunction \"mux_adh_315\"" {  } { { "logic.inc" "mux_adh_315" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 446 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664750 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "s mux_adh_315 " "Port \"s\" does not exist in macrofunction \"mux_adh_315\"" {  } { { "logic.inc" "mux_adh_315" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 446 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664750 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "d mux_adl_684 " "Port \"d\" does not exist in macrofunction \"mux_adl_684\"" {  } { { "logic.inc" "mux_adl_684" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 445 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664750 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "i mux_adl_684 " "Port \"i\" does not exist in macrofunction \"mux_adl_684\"" {  } { { "logic.inc" "mux_adl_684" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 445 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664750 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "o mux_adl_684 " "Port \"o\" does not exist in macrofunction \"mux_adl_684\"" {  } { { "logic.inc" "mux_adl_684" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 445 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664750 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "s mux_adl_684 " "Port \"s\" does not exist in macrofunction \"mux_adl_684\"" {  } { { "logic.inc" "mux_adl_684" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 445 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664750 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "d mux_idb_1302 " "Port \"d\" does not exist in macrofunction \"mux_idb_1302\"" {  } { { "logic.inc" "mux_idb_1302" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 444 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664750 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "i mux_idb_1302 " "Port \"i\" does not exist in macrofunction \"mux_idb_1302\"" {  } { { "logic.inc" "mux_idb_1302" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 444 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664750 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "o mux_idb_1302 " "Port \"o\" does not exist in macrofunction \"mux_idb_1302\"" {  } { { "logic.inc" "mux_idb_1302" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 444 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664750 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "s mux_idb_1302 " "Port \"s\" does not exist in macrofunction \"mux_idb_1302\"" {  } { { "logic.inc" "mux_idb_1302" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 444 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664750 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "d mux_sb_1188 " "Port \"d\" does not exist in macrofunction \"mux_sb_1188\"" {  } { { "logic.inc" "mux_sb_1188" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 443 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664750 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "i mux_sb_1188 " "Port \"i\" does not exist in macrofunction \"mux_sb_1188\"" {  } { { "logic.inc" "mux_sb_1188" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 443 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664750 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "o mux_sb_1188 " "Port \"o\" does not exist in macrofunction \"mux_sb_1188\"" {  } { { "logic.inc" "mux_sb_1188" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 443 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664750 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "s mux_sb_1188 " "Port \"s\" does not exist in macrofunction \"mux_sb_1188\"" {  } { { "logic.inc" "mux_sb_1188" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 443 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664750 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "d mux_pch_292 " "Port \"d\" does not exist in macrofunction \"mux_pch_292\"" {  } { { "logic.inc" "mux_pch_292" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 435 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664750 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "i mux_pch_292 " "Port \"i\" does not exist in macrofunction \"mux_pch_292\"" {  } { { "logic.inc" "mux_pch_292" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 435 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664750 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "o mux_pch_292 " "Port \"o\" does not exist in macrofunction \"mux_pch_292\"" {  } { { "logic.inc" "mux_pch_292" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 435 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664750 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "s mux_pch_292 " "Port \"s\" does not exist in macrofunction \"mux_pch_292\"" {  } { { "logic.inc" "mux_pch_292" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 435 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664750 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "d mux_pcl_1022 " "Port \"d\" does not exist in macrofunction \"mux_pcl_1022\"" {  } { { "logic.inc" "mux_pcl_1022" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 434 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664750 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "i mux_pcl_1022 " "Port \"i\" does not exist in macrofunction \"mux_pcl_1022\"" {  } { { "logic.inc" "mux_pcl_1022" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 434 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664750 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "o mux_pcl_1022 " "Port \"o\" does not exist in macrofunction \"mux_pcl_1022\"" {  } { { "logic.inc" "mux_pcl_1022" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 434 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664750 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "s mux_pcl_1022 " "Port \"s\" does not exist in macrofunction \"mux_pcl_1022\"" {  } { { "logic.inc" "mux_pcl_1022" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 434 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664750 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "d mux_adh_52 " "Port \"d\" does not exist in macrofunction \"mux_adh_52\"" {  } { { "logic.inc" "mux_adh_52" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 433 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664750 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "i mux_adh_52 " "Port \"i\" does not exist in macrofunction \"mux_adh_52\"" {  } { { "logic.inc" "mux_adh_52" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 433 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664750 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "o mux_adh_52 " "Port \"o\" does not exist in macrofunction \"mux_adh_52\"" {  } { { "logic.inc" "mux_adh_52" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 433 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664750 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "s mux_adh_52 " "Port \"s\" does not exist in macrofunction \"mux_adh_52\"" {  } { { "logic.inc" "mux_adh_52" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 433 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664750 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "d mux_adl_1282 " "Port \"d\" does not exist in macrofunction \"mux_adl_1282\"" {  } { { "logic.inc" "mux_adl_1282" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 432 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664751 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "i mux_adl_1282 " "Port \"i\" does not exist in macrofunction \"mux_adl_1282\"" {  } { { "logic.inc" "mux_adl_1282" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 432 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664751 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "o mux_adl_1282 " "Port \"o\" does not exist in macrofunction \"mux_adl_1282\"" {  } { { "logic.inc" "mux_adl_1282" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 432 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664751 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "s mux_adl_1282 " "Port \"s\" does not exist in macrofunction \"mux_adl_1282\"" {  } { { "logic.inc" "mux_adl_1282" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 432 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664751 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "d mux_idb_991 " "Port \"d\" does not exist in macrofunction \"mux_idb_991\"" {  } { { "logic.inc" "mux_idb_991" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 431 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664751 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "i mux_idb_991 " "Port \"i\" does not exist in macrofunction \"mux_idb_991\"" {  } { { "logic.inc" "mux_idb_991" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 431 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664751 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "o mux_idb_991 " "Port \"o\" does not exist in macrofunction \"mux_idb_991\"" {  } { { "logic.inc" "mux_idb_991" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 431 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664751 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "s mux_idb_991 " "Port \"s\" does not exist in macrofunction \"mux_idb_991\"" {  } { { "logic.inc" "mux_idb_991" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 431 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664751 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "d mux_sb_1150 " "Port \"d\" does not exist in macrofunction \"mux_sb_1150\"" {  } { { "logic.inc" "mux_sb_1150" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 430 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664751 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "i mux_sb_1150 " "Port \"i\" does not exist in macrofunction \"mux_sb_1150\"" {  } { { "logic.inc" "mux_sb_1150" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 430 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664751 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "o mux_sb_1150 " "Port \"o\" does not exist in macrofunction \"mux_sb_1150\"" {  } { { "logic.inc" "mux_sb_1150" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 430 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664751 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "s mux_sb_1150 " "Port \"s\" does not exist in macrofunction \"mux_sb_1150\"" {  } { { "logic.inc" "mux_sb_1150" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 430 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664751 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "d mux_pch_1670 " "Port \"d\" does not exist in macrofunction \"mux_pch_1670\"" {  } { { "logic.inc" "mux_pch_1670" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 422 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664751 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "i mux_pch_1670 " "Port \"i\" does not exist in macrofunction \"mux_pch_1670\"" {  } { { "logic.inc" "mux_pch_1670" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 422 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664751 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "o mux_pch_1670 " "Port \"o\" does not exist in macrofunction \"mux_pch_1670\"" {  } { { "logic.inc" "mux_pch_1670" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 422 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664751 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "s mux_pch_1670 " "Port \"s\" does not exist in macrofunction \"mux_pch_1670\"" {  } { { "logic.inc" "mux_pch_1670" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 422 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664751 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "d mux_pcl_1139 " "Port \"d\" does not exist in macrofunction \"mux_pcl_1139\"" {  } { { "logic.inc" "mux_pcl_1139" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 421 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664751 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "i mux_pcl_1139 " "Port \"i\" does not exist in macrofunction \"mux_pcl_1139\"" {  } { { "logic.inc" "mux_pcl_1139" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 421 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664751 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "o mux_pcl_1139 " "Port \"o\" does not exist in macrofunction \"mux_pcl_1139\"" {  } { { "logic.inc" "mux_pcl_1139" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 421 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664751 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "s mux_pcl_1139 " "Port \"s\" does not exist in macrofunction \"mux_pcl_1139\"" {  } { { "logic.inc" "mux_pcl_1139" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 421 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664751 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "d mux_adh_407 " "Port \"d\" does not exist in macrofunction \"mux_adh_407\"" {  } { { "logic.inc" "mux_adh_407" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 420 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664751 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "i mux_adh_407 " "Port \"i\" does not exist in macrofunction \"mux_adh_407\"" {  } { { "logic.inc" "mux_adh_407" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 420 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664751 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "o mux_adh_407 " "Port \"o\" does not exist in macrofunction \"mux_adh_407\"" {  } { { "logic.inc" "mux_adh_407" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 420 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664751 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "s mux_adh_407 " "Port \"s\" does not exist in macrofunction \"mux_adh_407\"" {  } { { "logic.inc" "mux_adh_407" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 420 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664751 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "d mux_adl_413 " "Port \"d\" does not exist in macrofunction \"mux_adl_413\"" {  } { { "logic.inc" "mux_adl_413" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 419 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664751 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "i mux_adl_413 " "Port \"i\" does not exist in macrofunction \"mux_adl_413\"" {  } { { "logic.inc" "mux_adl_413" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 419 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664751 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "o mux_adl_413 " "Port \"o\" does not exist in macrofunction \"mux_adl_413\"" {  } { { "logic.inc" "mux_adl_413" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 419 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664751 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "s mux_adl_413 " "Port \"s\" does not exist in macrofunction \"mux_adl_413\"" {  } { { "logic.inc" "mux_adl_413" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 419 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664751 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "d mux_idb_1108 " "Port \"d\" does not exist in macrofunction \"mux_idb_1108\"" {  } { { "logic.inc" "mux_idb_1108" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 418 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664751 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "i mux_idb_1108 " "Port \"i\" does not exist in macrofunction \"mux_idb_1108\"" {  } { { "logic.inc" "mux_idb_1108" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 418 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664751 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "o mux_idb_1108 " "Port \"o\" does not exist in macrofunction \"mux_idb_1108\"" {  } { { "logic.inc" "mux_idb_1108" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 418 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664751 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "s mux_idb_1108 " "Port \"s\" does not exist in macrofunction \"mux_idb_1108\"" {  } { { "logic.inc" "mux_idb_1108" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 418 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664751 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "d mux_sb_54 " "Port \"d\" does not exist in macrofunction \"mux_sb_54\"" {  } { { "logic.inc" "mux_sb_54" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 417 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664751 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "i mux_sb_54 " "Port \"i\" does not exist in macrofunction \"mux_sb_54\"" {  } { { "logic.inc" "mux_sb_54" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 417 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664751 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "o mux_sb_54 " "Port \"o\" does not exist in macrofunction \"mux_sb_54\"" {  } { { "logic.inc" "mux_sb_54" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 417 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664751 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "s mux_sb_54 " "Port \"s\" does not exist in macrofunction \"mux_sb_54\"" {  } { { "logic.inc" "mux_sb_54" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 417 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664751 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "d mux_pch_502 " "Port \"d\" does not exist in macrofunction \"mux_pch_502\"" {  } { { "logic.inc" "mux_pch_502" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 409 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664752 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "i mux_pch_502 " "Port \"i\" does not exist in macrofunction \"mux_pch_502\"" {  } { { "logic.inc" "mux_pch_502" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 409 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664752 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "o mux_pch_502 " "Port \"o\" does not exist in macrofunction \"mux_pch_502\"" {  } { { "logic.inc" "mux_pch_502" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 409 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664752 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "s mux_pch_502 " "Port \"s\" does not exist in macrofunction \"mux_pch_502\"" {  } { { "logic.inc" "mux_pch_502" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 409 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664752 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "d mux_pcl_655 " "Port \"d\" does not exist in macrofunction \"mux_pcl_655\"" {  } { { "logic.inc" "mux_pcl_655" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 408 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664752 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "i mux_pcl_655 " "Port \"i\" does not exist in macrofunction \"mux_pcl_655\"" {  } { { "logic.inc" "mux_pcl_655" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 408 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664752 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "o mux_pcl_655 " "Port \"o\" does not exist in macrofunction \"mux_pcl_655\"" {  } { { "logic.inc" "mux_pcl_655" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 408 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664752 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "s mux_pcl_655 " "Port \"s\" does not exist in macrofunction \"mux_pcl_655\"" {  } { { "logic.inc" "mux_pcl_655" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 408 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664752 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "d mux_adh_1651 " "Port \"d\" does not exist in macrofunction \"mux_adh_1651\"" {  } { { "logic.inc" "mux_adh_1651" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 407 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664752 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "i mux_adh_1651 " "Port \"i\" does not exist in macrofunction \"mux_adh_1651\"" {  } { { "logic.inc" "mux_adh_1651" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 407 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664752 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "o mux_adh_1651 " "Port \"o\" does not exist in macrofunction \"mux_adh_1651\"" {  } { { "logic.inc" "mux_adh_1651" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 407 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664752 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "s mux_adh_1651 " "Port \"s\" does not exist in macrofunction \"mux_adh_1651\"" {  } { { "logic.inc" "mux_adh_1651" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 407 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664752 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "d mux_adl_1242 " "Port \"d\" does not exist in macrofunction \"mux_adl_1242\"" {  } { { "logic.inc" "mux_adl_1242" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 406 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664752 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "i mux_adl_1242 " "Port \"i\" does not exist in macrofunction \"mux_adl_1242\"" {  } { { "logic.inc" "mux_adl_1242" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 406 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664752 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "o mux_adl_1242 " "Port \"o\" does not exist in macrofunction \"mux_adl_1242\"" {  } { { "logic.inc" "mux_adl_1242" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 406 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664752 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "s mux_adl_1242 " "Port \"s\" does not exist in macrofunction \"mux_adl_1242\"" {  } { { "logic.inc" "mux_adl_1242" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 406 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664752 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "d mux_idb_1473 " "Port \"d\" does not exist in macrofunction \"mux_idb_1473\"" {  } { { "logic.inc" "mux_idb_1473" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 405 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664752 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "i mux_idb_1473 " "Port \"i\" does not exist in macrofunction \"mux_idb_1473\"" {  } { { "logic.inc" "mux_idb_1473" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 405 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664752 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "o mux_idb_1473 " "Port \"o\" does not exist in macrofunction \"mux_idb_1473\"" {  } { { "logic.inc" "mux_idb_1473" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 405 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664752 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "s mux_idb_1473 " "Port \"s\" does not exist in macrofunction \"mux_idb_1473\"" {  } { { "logic.inc" "mux_idb_1473" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 405 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664752 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "d mux_sb_1287 " "Port \"d\" does not exist in macrofunction \"mux_sb_1287\"" {  } { { "logic.inc" "mux_sb_1287" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 404 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664752 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "i mux_sb_1287 " "Port \"i\" does not exist in macrofunction \"mux_sb_1287\"" {  } { { "logic.inc" "mux_sb_1287" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 404 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664752 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "o mux_sb_1287 " "Port \"o\" does not exist in macrofunction \"mux_sb_1287\"" {  } { { "logic.inc" "mux_sb_1287" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 404 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664752 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "s mux_sb_1287 " "Port \"s\" does not exist in macrofunction \"mux_sb_1287\"" {  } { { "logic.inc" "mux_sb_1287" { Text "/home/lupin3se/intelFPGA_lite/22.1std/chip_6502/logic.inc" 404 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671267664752 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 288 s 418 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 288 errors, 418 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "425 " "Peak virtual memory: 425 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1671267664852 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Dec 17 18:01:04 2022 " "Processing ended: Sat Dec 17 18:01:04 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1671267664852 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1671267664852 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1671267664852 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1671267664852 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 290 s 418 s " "Quartus Prime Full Compilation was unsuccessful. 290 errors, 418 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1671267665473 ""}
