// Seed: 4172609202
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input logic id_1
    , id_11,
    output id_2,
    input logic id_3,
    input id_4,
    input id_5,
    input id_6,
    input id_7,
    input logic id_8,
    output id_9,
    output logic id_10
);
  assign id_2 = 1 - 1 * 1 * 1;
endmodule
