|--------------------------------------------------------------|
|- ispLEVER Classic 1.5.00.05.39.l1 Fitter Report File        -|
|- Copyright(C), 1992-2011, Lattice Semiconductor Corporation -|
|- All Rights Reserved.                                       -|
|--------------------------------------------------------------|




The Basic/Detailed Report Format can be selected in the dialog box
Tools->Fitter Report File Format...

Project_Summary
~~~~~~~~~~~~~~~
Project Name         :  mach64_verilog_project
Project Path         :  C:\Users\tmcphillips\Designs\Projects\MACH64\VerilogHDL\10_CPU_3
Project Fitted on    :  Sun Jan 29 17:07:57 2012

Device               :  M4064_32
Package              :  48
GLB Input Mux Size   :  10
Available Blocks     :  4
Speed                :  -7.5
Part Number          :  LC4064V-75T48I
Source Format        :  Pure_Verilog_HDL


// Project 'mach64_verilog_project' Fit Successfully! //


Compilation_Times
~~~~~~~~~~~~~~~~~
Prefit Time                     0 secs
Load Design Time                0.06 secs
Partition Time                  0.03 secs
Place Time                      0.00 secs
Route Time                      0.00 secs
Total Fit Time                  00:00:01


Design_Summary
~~~~~~~~~~~~~~
Total Input Pins                3
Total Logic Functions           28
  Total Output Pins             13
  Total Bidir I/O Pins          0
  Total Buried Nodes            15
Total Flip-Flops                22
  Total D Flip-Flops            21
  Total T Flip-Flops            1
  Total Latches                 0
Total Product Terms             94

Total Reserved Pins             0
Total Locked Pins               16
Total Locked Nodes              0

Total Unique Output Enables     0
Total Unique Clocks             12
Total Unique Clock Enables      2
Total Unique Resets             1
Total Unique Presets            0

Fmax Logic Levels               2


Device_Resource_Summary
~~~~~~~~~~~~~~~~~~~~~~~
                                 Device
                                 Total    Used   Not Used   Utilization
-----------------------------------------------------------------------
Dedicated Pins
  Clock/Input Pins                  4        1      3    -->    25
  I/O / Enable Pins                 2        0      2    -->     0
I/O Pins                           30       15     15    -->    50
Logic Functions                    64       28     36    -->    43
  Input Registers                  32        0     32    -->     0

GLB Inputs                        144       47     97    -->    32
Logical Product Terms             320       85    235    -->    26
Occupied GLBs                       4        4      0    -->   100
Macrocells                         64       28     36    -->    43

Control Product Terms:
  GLB Clock/Clock Enables           4        3      1    -->    75
  GLB Reset/Presets                 4        0      4    -->     0
  Macrocell Clocks                 64       12     52    -->    18
  Macrocell Clock Enables          64        6     58    -->     9
  Macrocell Enables                64        0     64    -->     0
  Macrocell Resets                 64        2     62    -->     3
  Macrocell Presets                64        0     64    -->     0

Global Routing Pool               100       25     75    -->    25
  GRP from IFB                     ..        2     ..    -->    ..
    (from input signals)           ..        2     ..    -->    ..
    (from output signals)          ..        0     ..    -->    ..
    (from bidir signals)           ..        0     ..    -->    ..
  GRP from MFB                     ..       23     ..    -->    ..
----------------------------------------------------------------------

<Note> 1 : The available PT is the product term that has not been used.
<Note> 2 : IFB is I/O feedback.
<Note> 3 : MFB is macrocell feedback.



GLB_Resource_Summary
~~~~~~~~~~~~~~~~~~~~
                                                                                     # of PT
               ---  Fanin  ---    I/O    Input  Macrocells       Macrocells   Logic  clusters
             Unique Shared Total  Pins    Regs Used Inaccessible  available    PTs   used
-------------------------------------------------------------------------------------------
Maximum
  GLB                      36      *(1)     8   --     --             16       80       16
-------------------------------------------------------------------------------------------
  GLB    A      2    16    18      7/8      0   14      0              2       46       14
  GLB    B      1     2     3      0/8      0    2      0             14        4        2
  GLB    C      2     7     9      3/8      0    4      0             12       10        4
  GLB    D      1    16    17      5/8      0    8      0              8       25        9
-------------------------------------------------------------------------------------------
TOTALS:         6    41    47     15/32     0   28      0             36       85       29

<Note> 1 : For ispMACH 4000 devices, the number of IOs depends on the GLB.
<Note> 2 : Four rightmost columns above reflect last status of the placement process.



GLB_Control_Summary
~~~~~~~~~~~~~~~~~~~
           Shared Shared | Mcell  Mcell  Mcell  Mcell  Mcell 
           Clk/CE Rst/Pr | Clock  CE     Enable Reset  Preset
------------------------------------------------------------------------------
Maximum
  GLB        1      1        16     16     16     16     16  
==============================================================================
  GLB    A   1      0         6      4      0      0      0
  GLB    B   0      0         0      0      0      0      0
  GLB    C   1      0         1      0      0      0      0
  GLB    D   1      0         5      2      0      2      0
------------------------------------------------------------------------------

<Note> 1 : For ispMACH 4000 devices, the number of output enables depends on the GLB.



Optimizer_and_Fitter_Options
~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Pin Assignment :                       Yes
Group Assignment :                     No
Pin Reservation :                      No

@Ignore_Project_Constraints :
  Pin Assignments :                    No
      Keep Block Assignment            --
      Keep Segment Assignment          --
  Group Assignments :                  No
  Macrocell Assignment :               No
      Keep Block Assignment            --
      Keep Segment Assignment          --

@Backannotate_Project_Constraints
  Pin Assignments :                    No
  Pin And Block Assignments :          No
  Pin, Macrocell and Block :           No

@Timing_Constraints :                  No

@Global_Project_Optimization :
  Balanced Partitioning :              Yes
  Spread Placement :                   Yes

  Note :
    Pack Design :
       Balanced Partitioning = No
       Spread Placement      = No
    Spread Design :
       Balanced Partitioning = Yes
       Spread Placement      = Yes


@Logic_Synthesis :
  Logic Reduction :                    Yes
  Node Collapsing :                    FMAX
  Fmax_Logic_Level :                   1
  D/T Synthesis :                      Yes
  XOR Synthesis :                      Yes
  Max. P-Term for Collapsing :         16
  Max. P-Term for Splitting :          80
  Max Symbols :                        24

@Utilization_options
  Max. % of Macrocells used :          100
@Usercode                               (HEX)
@IO_Types                              Default = LVCMOS18 (2)
@Output_Slew_Rate                      Default = FAST (2)
@Power                                 Default = HIGH (2)
@Pull                                  Default = PULLUP_UP (2)
@Fast_Bypass                           Default = None (2)
@ORP_Bypass                            Default = None
@Input_Registers                       Default = None (2)
@Register_Powerup                      Default = None

Device Options:
<Note> 1 : Reserved unused I/Os can be independently driven to Low or High, and does not
           follow the drive level set for the Global Configure Unused I/O Option.
<Note> 2 : For user-specified constraints on individual signals, refer to the Output,
           Bidir and Buried Signal Lists.



Pinout_Listing
~~~~~~~~~~~~~~
      | Pin   | Bank |GLB |Assigned|                 | Signal|
Pin No| Type  |Number|Pad |Pin     |     I/O Type    | Type  | Signal name
-------------------------------------------------------------------------------------------
1     | TDI   |   -  |    |        |                 |       |
2     |  I_O  |   0  |A10 |    *   |LVCMOS18         | Output|b_reg_1_
3     |  I_O  |   0  |A12 |    *   |LVCMOS18         | Output|b_reg_2_
4     |  I_O  |   0  |A14 |    *   |LVCMOS18         | Output|b_reg_3_
5     |GNDIO0 |   -  |    |        |                 |       |
6     |VCCIO0 |   -  |    |        |                 |       |
7     |  I_O  |   0  |B0  |        |                 |       |
8     |  I_O  |   0  |B2  |        |                 |       |
9     |  I_O  |   0  |B4  |        |                 |       |
10    |  I_O  |   0  |B6  |        |                 |       |
11    | TCK   |   -  |    |        |                 |       |
12    | VCC   |   -  |    |        |                 |       |
13    | GND   |   -  |    |        |                 |       |
14    |  I_O  |   0  |B8  |        |                 |       |
15    |  I_O  |   0  |B10 |        |                 |       |
16    |  I_O  |   0  |B12 |        |                 |       |
17    |  I_O  |   0  |B14 |        |                 |       |
18    |INCLK1 |   0  |    |    *   |LVCMOS18         | Input |oneMHzClock
19    |INCLK2 |   1  |    |        |                 |       |
20    |  I_O  |   1  |C0  |        |                 |       |
21    |  I_O  |   1  |C2  |        |                 |       |
22    |  I_O  |   1  |C4  |        |                 |       |
23    |  I_O  |   1  |C6  |        |                 |       |
24    |  I_O  |   1  |C8  |        |                 |       |
25    | TMS   |   -  |    |        |                 |       |
26    |  I_O  |   1  |C10 |    *   |LVCMOS18         | Output|pc_2_
27    |  I_O  |   1  |C12 |    *   |LVCMOS18         | Output|pc_1_
28    |  I_O  |   1  |C14 |    *   |LVCMOS18         | Output|pc_0_
29    |GNDIO1 |   -  |    |        |                 |       |
30    |VCCIO1 |   -  |    |        |                 |       |
31    |  I_O  |   1  |D0  |    *   |LVCMOS18         | Input |step
32    |  I_O  |   1  |D2  |    *   |LVCMOS18         | Input |reset_n
33    |  I_O  |   1  |D4  |        |                 |       |
34    |  I_O  |   1  |D6  |        |                 |       |
35    | TDO   |   -  |    |        |                 |       |
36    | VCC   |   -  |    |        |                 |       |
37    | GND   |   -  |    |        |                 |       |
38    |  I_O  |   1  |D8  |    *   |LVCMOS18         | Output|zf
39    |  I_O  |   1  |D10 |    *   |LVCMOS18         | Output|cf
40    |  I_O  |   1  |D12 |    *   |LVCMOS18         | Output|b_reg_0_
41    | I_O/OE|   1  |D14 |        |                 |       |
42    |INCLK3 |   1  |    |        |                 |       |
43    |INCLK0 |   0  |    |        |                 |       |
44    | I_O/OE|   0  |A0  |        |                 |       |
45    |  I_O  |   0  |A2  |    *   |LVCMOS18         | Output|a_reg_0_
46    |  I_O  |   0  |A4  |    *   |LVCMOS18         | Output|a_reg_1_
47    |  I_O  |   0  |A6  |    *   |LVCMOS18         | Output|a_reg_2_
48    |  I_O  |   0  |A8  |    *   |LVCMOS18         | Output|a_reg_3_
-------------------------------------------------------------------------------------------

<Note> GLB Pad : This notation refers to the GLB I/O pad number in the device.
<Note> Assigned Pin : user or dedicated input assignment (E.g. Clock pins).
<Note> Pin Type : 
          ClkIn : Dedicated input or clock pin 
           CLK  : Dedicated clock pin
           I_O  : Input/Output pin
           INP  : Dedicated input pin
           JTAG : JTAG Control and test pin
           NC   : No connected



Input_Signal_List
~~~~~~~~~~~~~~~~~
                Input
         Pin    Fanout
 Pin GLB Type           Pullup Signal
------------------------------------------
  18  -- INCLK    ----      Up oneMHzClock
  32   D  I/O   3 A-CD      Up reset_n
  31   D  I/O   2 --CD      Up step
------------------------------------------



Output_Signal_List
~~~~~~~~~~~~~~~~~~
          I         C      P R P       O Output
          N         L Mc   R E U C O F B Fanout
 Pin GLB  P LL PTs  S Type E S P E E P P         Slew Pullup Signal
---------------------------------------------------------------------
  45   A  7  1   3  2 DFF    * R *       2 A--D  Fast     Up a_reg_0_
  46   A  9  1   8  2 DFF    * R *       2 A--D  Fast     Up a_reg_1_
  47   A 10  1   8  3 DFF    * R *       2 A--D  Fast     Up a_reg_2_
  48   A 11  1   7  2 TFF    * R *       2 A--D  Fast     Up a_reg_3_
  40   D  0  -   0  1 COM                  ----  Fast     Up b_reg_0_
   2   A  0  -   0  1 COM                  ----  Fast     Up b_reg_1_
   3   A  0  -   0  1 COM                  ----  Fast     Up b_reg_2_
   4   A  0  -   0  1 COM                  ----  Fast     Up b_reg_3_
  39   D 11  1   6  2 DFF    * R *         ----  Fast     Up cf
  28   C  7  1   2  1 DFF    * R         4 ABCD  Fast     Up pc_0_
  27   C  5  1   2  1 DFF    * R         4 ABCD  Fast     Up pc_1_
  26   C  7  1   1  1 DFF    * R         4 ABCD  Fast     Up pc_2_
  38   D 11  1   6  2 DFF    * R *       1 --C-  Fast     Up zf
---------------------------------------------------------------------

<Note> CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        FP = Fast path used
       OBP = ORP bypass used



Bidir_Signal_List
~~~~~~~~~~~~~~~~~
          I         C      P R P       O Bidir
          N         L Mc   R E U C O F B Fanout
 Pin GLB  P LL PTs  S Type E S P E E P P         Slew Pullup Signal
-------------------------------------------------------------------
-------------------------------------------------------------------

<Note> CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        FP = Fast path used
       OBP = ORP bypass used



Buried_Signal_List
~~~~~~~~~~~~~~~~~~
        I         C      P R P       Node
        N         L Mc   R E U C I F Fanout
Mc GLB  P LL PTs  S Type E S P E R P         Signal
-------------------------------------------------------------------------
 3   B  3  -   2  1 COM              1 A---  a_reg_3__0
 5   A  2  1   3  1 DFF      R       1 A---  u0rs_u1rc_genblk1_0__uitff_q
 7   A  2  1   3  1 DFF      R       1 A---  u0rs_u1rc_genblk1_1__uitff_q
 9   A  2  1   3  1 DFF      R       1 A---  u0rs_u1rc_genblk1_2__uitff_q
10   A  2  1   3  1 DFF      R       1 A---  u0rs_u1rc_genblk1_3__uitff_q
11   A  2  1   3  1 DFF      R       1 A---  u0rs_u1rc_genblk1_4__uitff_q
12   A  2  1   3  1 DFF      R       2 A--D  u0rs_u1rc_genblk1_5__uitff_q
 7   D  2  1   2  1 DFF      R       1 ---D  u0rs_u1rc_genblk1_6__uitff_q
12   D  2  1   2  1 DFF      R       1 ---D  u0rs_u1rc_genblk1_7__uitff_q
 2   D  2  1   2  1 DFF      R       2 --CD  u0rs_u1rc_genblk1_8__uitff_q
13   A  1  1   2  1 DFF      R       1 A---  u0rs_u1rc_u0tff_q
 6   C  4  1   5  1 DFF      R       3 A-CD  u1pbd_state_0_
 3   D  5  1   4  1 DFF      R       1 ---D  u1pbd_state_1_
 5   D  5  1   3  1 DFF      R       3 A-CD  u1pbd_state_2_
 9   B  2  -   2  1 COM              1 ---D  zf_0
-------------------------------------------------------------------------

<Note> CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        IR = Input register
        FP = Fast path used
       OBP = ORP bypass used



PostFit_Equations
~~~~~~~~~~~~~~~~~
a_reg_0_.D = !a_reg_0_.Q & pc_0_.Q
    # !a_reg_0_.Q & pc_1_.Q ; (2 pterms, 3 signals)
a_reg_0_.C = !u1pbd_state_0_.Q & u1pbd_state_2_.Q ; (1 pterm, 2 signals)
a_reg_0_.CE = a_reg_3__0 ; (1 pterm, 1 signal)
a_reg_0_.AR = !reset_n ; (1 pterm, 1 signal)

a_reg_1_.D.X1 = a_reg_1_.Q & pc_1_.Q & pc_0_.Q
    # pc_2_.Q & a_reg_1_.Q & pc_0_.Q
    # !a_reg_0_.Q & !pc_1_.Q & !pc_0_.Q
    # !pc_2_.Q & !a_reg_1_.Q & !pc_1_.Q & pc_0_.Q
    # pc_2_.Q & a_reg_1_.Q & pc_1_.Q & !pc_0_.Q
    # !pc_2_.Q & !a_reg_1_.Q & pc_1_.Q & !pc_0_.Q ; (6 pterms, 5 signals)
a_reg_1_.D.X2 = a_reg_0_.Q ; (1 pterm, 1 signal)
a_reg_1_.C = !u1pbd_state_0_.Q & u1pbd_state_2_.Q ; (1 pterm, 2 signals)
a_reg_1_.CE = a_reg_3__0 ; (1 pterm, 1 signal)
a_reg_1_.AR = !reset_n ; (1 pterm, 1 signal)

a_reg_2_.D = !( !pc_2_.Q & !a_reg_2_.Q & a_reg_0_.Q
    # pc_2_.Q & !a_reg_2_.Q & !a_reg_1_.Q
    # !a_reg_2_.Q & a_reg_1_.Q & !a_reg_0_.Q
    # !pc_2_.Q & a_reg_2_.Q & !a_reg_1_.Q & !a_reg_0_.Q
    # pc_2_.Q & a_reg_2_.Q & a_reg_1_.Q & a_reg_0_.Q
    # !pc_1_.Q & !pc_0_.Q
    # pc_1_.Q & pc_0_.Q ) ; (7 pterms, 6 signals)
a_reg_2_.C = !u1pbd_state_0_.Q & u1pbd_state_2_.Q ; (1 pterm, 2 signals)
a_reg_2_.CE = a_reg_3__0 ; (1 pterm, 1 signal)
a_reg_2_.AR = !reset_n ; (1 pterm, 1 signal)

a_reg_3_.T = !pc_2_.Q & !a_reg_2_.Q & !a_reg_1_.Q & !a_reg_0_.Q & !pc_1_.Q
       & pc_0_.Q
    # !pc_2_.Q & !a_reg_2_.Q & !a_reg_1_.Q & !a_reg_0_.Q & pc_1_.Q & !pc_0_.Q
    # a_reg_2_.Q & a_reg_1_.Q & a_reg_0_.Q & pc_1_.Q & pc_0_.Q
    # pc_2_.Q & a_reg_2_.Q & a_reg_1_.Q & a_reg_0_.Q & pc_1_.Q
    # pc_2_.Q & a_reg_2_.Q & a_reg_1_.Q & a_reg_0_.Q & pc_0_.Q
    # !a_reg_3_.Q & !pc_1_.Q & !pc_0_.Q ; (6 pterms, 7 signals)
a_reg_3_.C = !u1pbd_state_0_.Q & u1pbd_state_2_.Q ; (1 pterm, 2 signals)
a_reg_3_.CE = a_reg_3__0 ; (1 pterm, 1 signal)
a_reg_3_.AR = !reset_n ; (1 pterm, 1 signal)

a_reg_3__0 = !pc_2_.Q & !pc_0_.Q
    # !pc_2_.Q & !pc_1_.Q ; (2 pterms, 3 signals)

b_reg_0_ = 0 ; (0 pterm, 0 signal)

b_reg_1_ = 0 ; (0 pterm, 0 signal)

b_reg_2_ = 0 ; (0 pterm, 0 signal)

b_reg_3_ = 0 ; (0 pterm, 0 signal)

cf.D = a_reg_3_.Q & a_reg_2_.Q & a_reg_1_.Q & a_reg_0_.Q & pc_1_.Q & pc_0_.Q
    # !a_reg_3_.Q & !pc_2_.Q & !a_reg_2_.Q & !a_reg_1_.Q & !a_reg_0_.Q
       & !pc_1_.Q
    # !a_reg_3_.Q & !pc_2_.Q & !a_reg_2_.Q & !a_reg_1_.Q & !a_reg_0_.Q
       & !pc_0_.Q
    # a_reg_3_.Q & pc_2_.Q & a_reg_2_.Q & a_reg_1_.Q & a_reg_0_.Q ; (4 pterms, 7 signals)
cf.C = !u1pbd_state_0_.Q & u1pbd_state_2_.Q ; (1 pterm, 2 signals)
cf.CE = zf_0 ; (1 pterm, 1 signal)
cf.AR = !reset_n ; (1 pterm, 1 signal)

pc_0_.D = !pc_2_.Q & !zf.Q & pc_1_.Q
    # !pc_2_.Q & !pc_0_.Q ; (2 pterms, 4 signals)
pc_0_.C = !u1pbd_state_0_.Q & u1pbd_state_2_.Q ; (1 pterm, 2 signals)
pc_0_.AR = !reset_n ; (1 pterm, 1 signal)

pc_1_.D = !pc_1_.Q & pc_0_.Q
    # pc_1_.Q & !pc_0_.Q ; (2 pterms, 2 signals)
pc_1_.C = !u1pbd_state_0_.Q & u1pbd_state_2_.Q ; (1 pterm, 2 signals)
pc_1_.AR = !reset_n ; (1 pterm, 1 signal)

pc_2_.D = !pc_2_.Q & zf.Q & pc_1_.Q & pc_0_.Q ; (1 pterm, 4 signals)
pc_2_.C = !u1pbd_state_0_.Q & u1pbd_state_2_.Q ; (1 pterm, 2 signals)
pc_2_.AR = !reset_n ; (1 pterm, 1 signal)

u0rs_u1rc_genblk1_0__uitff_q.D = !u0rs_u1rc_genblk1_0__uitff_q.Q ; (1 pterm, 1 signal)
u0rs_u1rc_genblk1_0__uitff_q.C = !u0rs_u1rc_u0tff_q.Q ; (1 pterm, 1 signal)

u0rs_u1rc_genblk1_1__uitff_q.D = !u0rs_u1rc_genblk1_1__uitff_q.Q ; (1 pterm, 1 signal)
u0rs_u1rc_genblk1_1__uitff_q.C = !u0rs_u1rc_genblk1_0__uitff_q.Q ; (1 pterm, 1 signal)

u0rs_u1rc_genblk1_2__uitff_q.D = !u0rs_u1rc_genblk1_2__uitff_q.Q ; (1 pterm, 1 signal)
u0rs_u1rc_genblk1_2__uitff_q.C = !u0rs_u1rc_genblk1_1__uitff_q.Q ; (1 pterm, 1 signal)

u0rs_u1rc_genblk1_3__uitff_q.D = !u0rs_u1rc_genblk1_3__uitff_q.Q ; (1 pterm, 1 signal)
u0rs_u1rc_genblk1_3__uitff_q.C = !u0rs_u1rc_genblk1_2__uitff_q.Q ; (1 pterm, 1 signal)

u0rs_u1rc_genblk1_4__uitff_q.D = !u0rs_u1rc_genblk1_4__uitff_q.Q ; (1 pterm, 1 signal)
u0rs_u1rc_genblk1_4__uitff_q.C = !u0rs_u1rc_genblk1_3__uitff_q.Q ; (1 pterm, 1 signal)

u0rs_u1rc_genblk1_5__uitff_q.D = !u0rs_u1rc_genblk1_5__uitff_q.Q ; (1 pterm, 1 signal)
u0rs_u1rc_genblk1_5__uitff_q.C = !u0rs_u1rc_genblk1_4__uitff_q.Q ; (1 pterm, 1 signal)

u0rs_u1rc_genblk1_6__uitff_q.D = !u0rs_u1rc_genblk1_6__uitff_q.Q ; (1 pterm, 1 signal)
u0rs_u1rc_genblk1_6__uitff_q.C = !u0rs_u1rc_genblk1_5__uitff_q.Q ; (1 pterm, 1 signal)

u0rs_u1rc_genblk1_7__uitff_q.D = !u0rs_u1rc_genblk1_7__uitff_q.Q ; (1 pterm, 1 signal)
u0rs_u1rc_genblk1_7__uitff_q.C = !u0rs_u1rc_genblk1_6__uitff_q.Q ; (1 pterm, 1 signal)

u0rs_u1rc_genblk1_8__uitff_q.D = !u0rs_u1rc_genblk1_8__uitff_q.Q ; (1 pterm, 1 signal)
u0rs_u1rc_genblk1_8__uitff_q.C = !u0rs_u1rc_genblk1_7__uitff_q.Q ; (1 pterm, 1 signal)

u0rs_u1rc_u0tff_q.D = !u0rs_u1rc_u0tff_q.Q ; (1 pterm, 1 signal)
u0rs_u1rc_u0tff_q.C = !oneMHzClock ; (1 pterm, 1 signal)

u1pbd_state_0_.D = !step & !u1pbd_state_0_.Q
    # !u1pbd_state_0_.Q & u1pbd_state_2_.Q
    # !step & u1pbd_state_2_.Q ; (3 pterms, 3 signals)
u1pbd_state_0_.C = u0rs_u1rc_genblk1_8__uitff_q.Q ; (1 pterm, 1 signal)

u1pbd_state_1_.D = !u1pbd_state_0_.Q & u1pbd_state_1_.Q & u1pbd_state_2_.Q
    # !step & u1pbd_state_0_.Q
    # !step & u1pbd_state_1_.Q ; (3 pterms, 4 signals)
u1pbd_state_1_.C = u0rs_u1rc_genblk1_8__uitff_q.Q ; (1 pterm, 1 signal)

u1pbd_state_2_.D = !step & u1pbd_state_0_.Q & u1pbd_state_1_.Q
    # !u1pbd_state_0_.Q & u1pbd_state_1_.Q & u1pbd_state_2_.Q ; (2 pterms, 4 signals)
u1pbd_state_2_.C = u0rs_u1rc_genblk1_8__uitff_q.Q ; (1 pterm, 1 signal)

zf.D = a_reg_3_.Q & a_reg_2_.Q & a_reg_1_.Q & a_reg_0_.Q & pc_1_.Q & pc_0_.Q
    # !a_reg_3_.Q & !pc_2_.Q & !a_reg_2_.Q & !a_reg_1_.Q & a_reg_0_.Q
       & !pc_1_.Q
    # !a_reg_3_.Q & !pc_2_.Q & !a_reg_2_.Q & !a_reg_1_.Q & a_reg_0_.Q
       & !pc_0_.Q
    # a_reg_3_.Q & pc_2_.Q & a_reg_2_.Q & a_reg_1_.Q & a_reg_0_.Q ; (4 pterms, 7 signals)
zf.C = !u1pbd_state_0_.Q & u1pbd_state_2_.Q ; (1 pterm, 2 signals)
zf.CE = zf_0 ; (1 pterm, 1 signal)
zf.AR = !reset_n ; (1 pterm, 1 signal)

zf_0 = pc_1_.Q & !pc_0_.Q
    # !pc_1_.Q & pc_0_.Q ; (2 pterms, 2 signals)




