
#####  START OF DSP REPORT FOR COMPILE POINT: MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RVc_0  #####

SNo     Instantiated     Instance_Name                                                                                              User_Attribute     MACC_Structure     MACC_Name                                                                                                   Primitive_Type     DOTP     P_REG(EN/ARST/SRST)     A_REG(EN/ARST/SRST)     B_REG(EN/ARST/SRST)     C_REG(EN/ARST/SRST)     D_REG(EN/ARST/SRST)     SUB_REG(EN/ARST/SRST)     B2_REG(EN/ARST/SRST)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
1       NO               MIV_RV32IMAF_L1_AHB_C0_0.MIV_RV32IMAF_L1_AHB_C0_0.ChiselTop0.tile.fpuOpt.sfma.genblk2\.fma._T_12[47:0]     Default            WideMult           MIV_RV32IMAF_L1_AHB_C0_0.MIV_RV32IMAF_L1_AHB_C0_0.ChiselTop0.tile.fpuOpt.sfma.genblk2\.fma.WideMult_0_0     MACC_PA            0        0(0/0/0)                0(0/0/0)                0(0/0/0)                0(0/0/0)                0(0/0/0)                0(0/0/0)                  0(0/0/0)            
                                                                                                                                                                          MIV_RV32IMAF_L1_AHB_C0_0.MIV_RV32IMAF_L1_AHB_C0_0.ChiselTop0.tile.fpuOpt.sfma.genblk2\.fma.WideMult_1_0     MACC_PA            0        0(0/0/0)                0(0/0/0)                0(0/0/0)                0(0/0/0)                0(0/0/0)                0(0/0/0)                  0(0/0/0)            
                                                                                                                                                                          MIV_RV32IMAF_L1_AHB_C0_0.MIV_RV32IMAF_L1_AHB_C0_0.ChiselTop0.tile.fpuOpt.sfma.genblk2\.fma.WideMult_1_1     MACC_PA            0        0(0/0/0)                0(0/0/0)                0(0/0/0)                0(0/0/0)                0(0/0/0)                0(0/0/0)                  0(0/0/0)            
                                                                                                                                                                          MIV_RV32IMAF_L1_AHB_C0_0.MIV_RV32IMAF_L1_AHB_C0_0.ChiselTop0.tile.fpuOpt.sfma.genblk2\.fma.WideMult_2_0     MACC_PA            0        0(0/0/0)                0(0/0/0)                0(0/0/0)                0(0/0/0)                0(0/0/0)                0(0/0/0)                  0(0/0/0)            
========================================================================================================================================================================================================================================================================================================================================================================================================================================================================================

#####  END OF DSP REPORT FOR COMPILE POINT: MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RVc_0  #####

