================================================================================ 
Commit: 52e61906e2acaeb35597c2f3af786fd9e2837190 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 9 14:17:07 2023 +0800 
-------------------------------------------------------------------------------- 
Update BIOS ID and FSP Version for 4175_00

[Feature Description]
Update PcdFspVersionRevision and PcdSiliconInitVersionRevision to 0xAD
Update PcdFspVersionBuild and PcdSiliconInitVersionBuild to 0x50
Update BIOS version to 4175_00

Package/Module:

[Impacted Platform]
Default ALL

Hsd-es-id: N/A
Original commit date: Fri Apr 28 14:38:15 2023 +0800
Change-Id: Iaf28e8c365f6ba866111a7f14699244769bfc33f
Original commit hash: 5e3416afb2f8b58353bab3ff1d4db18079296c5b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 369376189969e8422418205cd66d3267e486b466 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 9 14:17:05 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL-HX Update] Earlier pull up tbt PERST in debug bios

[Issue Description]
TBT controller disappear in pre OS after warm reset with
debug BIOS

[Resolution]
Earlier pull up tbt PERST in debug bios

Package/Module:
AlderLakeBoardPkg/RaptorLakeSBoards

[Impacted Platform]
RPL-HX Update

Hsd-es-id: 15013304035
Original commit date: Fri Apr 28 13:19:09 2023 +0800
Change-Id: Ie46ed57c5928afd845414f3c5c66ba4e73441c90
Original commit hash: d7988b58d9bd0fcdb49049356bcf0fd2c446e86b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/GpioTableRplSDdr5RvpPreMem.h
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: ef7b557114a8275ddbdaf741f4399af1f6f0155d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 9 14:17:03 2023 +0800 
-------------------------------------------------------------------------------- 
[BR][PEG]Support PEG slot BR FW capsule update

[Feature Description]
-Add new support type for PEG slot BR
-Add function for scan PEG slot base address

Package/Module: PlatSamplePkg

[Impacted Platform]
RPL-Hx Update

Hsd-es-id: 15013316705
Original commit date: Wed Apr 26 11:28:12 2023 +0800
Change-Id: I1c7437258e808ffa7708dade2d5bd8555e935ae4
Original commit hash: 87dcfda8af60e69fc30211f0e11471e12785109b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Include/TbtRetimerCommon.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvHr.c

================================================================================ 
Commit: 708e700d3d6ad5c544fdb39daee13583720b9bbf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 9 14:17:01 2023 +0800 
-------------------------------------------------------------------------------- 
Refine release note

[Feature Description]
Refine release note

Package/Module:
AlderLakePlatSamplePkg

[Impacted Platform]
RPL

Hsd-es-id: 15013243295
Original commit date: Thu Apr 13 13:56:49 2023 +0800
Change-Id: Ib367dad9600c31ea1fc1a4a5b712831db1c09733
Original commit hash: 69f5a322f25d72405d4d76bfb027009d1023a288

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 8196a069bc44becb38943115702efb42fb36f846 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 9 14:16:58 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL-Hx Update] Fix wrong name of PowerMeter rail.

[Issue Description]
The rail name "DRAM_VIN_BU" in Raptorlake S BGA Update,
correct it to "DRAM_VIN_BULK".

[Resolution]
Correct rail name.

Package/Module:
AlderLakeBoardPkg

[Impacted Platform]
RPL-Hx Update

Hsd-es-id: 15013313074
Original commit date: Mon Apr 24 17:51:57 2023 +0800
Change-Id: I5898d1a347dcc43c0c7e85bb0c889291faadee81
Original commit hash: cc8fa43f68f27455cb75788de1c098d46aa5f162

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PowerMeterAdlS.asl

================================================================================ 
Commit: 5560acf59fe5fa1aca2b244fd3c0389f370af8e5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 9 14:16:55 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL-HX update] Fix PEG2 wake pin configure wrong

[Issue Description]
PEG2 slot wake pin configure wrong in board RTD3 file

[Resolution]
Use P2WP instead of P1WP for CPU PEG2

Package/Module:
AlderLakeBoardPkg/Acpi

[Impacted Platform]
RPL-HX update

Hsd-es-id: 15013307543
Original commit date: Fri Apr 21 16:49:05 2023 +0800
Change-Id: Ida19db188f693be0d5de1d31b498df6f0a2c943e
Original commit hash: 27487a0d2ee9daba6836ffc1e9ec18d8ee75ebe0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplSBUpdRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplSBUpdRvpTbt1Rtd3.asl

================================================================================ 
Commit: 2d79769d27102c1e05eabd18c1878edc1ef6c60d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 9 14:16:53 2023 +0800 
-------------------------------------------------------------------------------- 
Update BIOS ID and FSP Version for 4162_00

[Feature Description]
Update PcdFspVersionRevision and PcdSiliconInitVersionRevision to 0xAC
Update PcdFspVersionBuild and PcdSiliconInitVersionBuild to 0x20
Update BIOS version to 4162_00

Package/Module:

[Impacted Platform]
Default ALL

Hsd-es-id: N/A
Original commit date: Tue Apr 18 18:36:04 2023 +0800
Change-Id: I9ca9d912ba373711168ee086fbd147a8036ae395
Original commit hash: 5939f3b6d2c6088da6257bc66754dda57976a2ce

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: c7d6e8c5befb9f8560a49286d6ca015a9162ebce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 9 14:16:51 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL-S]Microcode patch 0x00000116 update for RPL B0

[Feature Description]
Updated patch 0x000001116 for RPLS B0

Package/Module:
AlderLakeBoardPkg

[Impacted Platform]
RPL-S

Hsd-es-id: 15013270357
Original commit date: Tue Apr 18 13:36:25 2023 +0800
Change-Id: I7c7b883f60d326b3b2ff629c808b28ea255ce6bf
Original commit hash: 5b5a35a9e8b03d0c2eb8381eea818a88e6a00859

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 0898dded79add8345d53d6a190df4734248d434a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 9 14:16:48 2023 +0800 
-------------------------------------------------------------------------------- 
add lp5x smbios support

[Feature Description]
add lp5x smbios support

Package/Module: MRC

[Impacted Platform]
LP5x

Hsd-es-id: 15013273302
Original commit date: Tue Apr 18 14:50:57 2023 +0800
Change-Id: I2a17ef8690a0fabc1514839d0e0e27072badf965
Original commit hash: ed0d361283e285d209412f585ebd16d3cc8c8c68

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/DxeSmbiosMemoryLib/SmbiosType17.c

================================================================================ 
Commit: fdbd4e90954d738e289e30263eacf6e9f699c0ac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 9 14:16:46 2023 +0800 
-------------------------------------------------------------------------------- 
Sanitization Verification pop up is not observed after triggering Real
mode SSD erase with verification enabled

[Issue Description]
Sanitization Verification' pop up is not observed after triggering Real
mode SSD erase with verification enabled

[Resolution]
Update Storage verification result as Verification Not Selected if
Verification in not selected and verification Success\failure depending
upon the Storage Erase Result in Result summary as a Pop up

Package/Module:
PlatSamplePkg/Features/Rpe

[Impacted Platform]
RPL

Hsd-es-id: 16020178060
Original commit date: Mon Apr 3 13:51:15 2023 +0530
Change-Id: If3e659647d9b12401b13bec34f352e6024ca338a
Original commit hash: 88b01d30cf194c1af916583e94f7089a4b47926a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Rpe/Include/RemotePlatformErase.h
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c
AlderLakePlatSamplePkg/Features/Rpe/RpeEraseActions.c

================================================================================ 
Commit: d4935bfcb3dab866c84b4711c6fd0cdb10187d9e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 9 14:16:44 2023 +0800 
-------------------------------------------------------------------------------- 
BSOD-DPC WATCHDOG VIOLATION observed while booting when Platform Debug
Consent - Enabled (All Probes + TraceHub) in BIOS

[Issue Description]
BSOD due to slowness when loading OS because high memory range is UC
instead of WB which is caused by running out of dynamic MTRR entries.

[Resolution]
Reduce MTRR use when PDC is All, do not set TraceHub memory as UC.
It is concluded TraceHub memory does not need to be UC, and
verified trace to memory successfully.

Package/Module:
ClientOneSiliconPkg/IpBlock/TraceHub

[Impacted Platform]
ADL/RPL

Hsd-es-id: 15013177377
Original commit date: Mon Apr 10 19:18:10 2023 +0800
Change-Id: Id3ac96a1d4ff8efa851b9ae72dffd2c305be51e3
Original commit hash: 480969f313c38eb3eaa0afce77638c412699512a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiTraceHubLib/PeiTraceHubLib.c

================================================================================ 
Commit: 9506952e237d1390d1aaaa309b7c108b4ee8186f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 9 14:16:42 2023 +0800 
-------------------------------------------------------------------------------- 
Add uCode support for RPL-P J0 - 0x4115

[Feature Description]
Add uCode m_c0_b06a2_00004115.pdb for RPL-P J0

Package/Module:
uCode patch

[Impacted Platform]
U, H, P.

Hsd-es-id: 15013241253
Original commit date: Thu Apr 13 13:25:34 2023 +0800
Change-Id: I0f8b7f872bce95d1a5e9884877bd32bd9ca6d1a1
Original commit hash: e7092840b8d91cee0d8d2dda8e0fd93cc4892bcf

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: ef162d26d319f355f3c7217e957d600108e4bcac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 9 14:16:40 2023 +0800 
-------------------------------------------------------------------------------- 
[OC] Fix OC BIOS setup knob issues

[Issue Description]
TjMaxOffset setup knob callback is not work,it can't reset to
0 when user input a invalid value.
FastThrottleThreshold fails to return default 0, user receive
the incorrect popup. It should allow the user return to 0.

[Resolution]
Correct the callback behavior for TjMaxOffset &
FastThrottleThreshold

Package/Module:
AlderLakePlatSamplePkg/Setup

[Impacted Platform]
S

Hsd-es-id: 15013157610
Original commit date: Thu Apr 6 20:05:13 2023 +0800
Change-Id: I99fcd5192fdec5468fd48118df7db15459122986
Original commit hash: 135543ee122db137a34d3b66fdb40c51e503ba75

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/OverClockSetup.c
AlderLakePlatSamplePkg/Setup/OverClockSetup.hfr
AlderLakePlatSamplePkg/Setup/OverClockSetup.uni

================================================================================ 
Commit: c332531b1750ad5850c607ba05522de1583323a0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 9 14:16:37 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.157

Hsd-es-id: N/A
Original commit date: Mon Apr 10 22:04:46 2023 -0700
Original commit hash: 37c1b78816bbd2eeee92de4cd30f22495f1ba7d0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e0c65d3b5dc68f194c1e51ec185fd6d5e23568e2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 9 14:16:35 2023 +0800 
-------------------------------------------------------------------------------- 
DDR5 1Rx16 5600

[Feature Description]
DDR5 1Rx16 5600

Package/Module: MRC

[Impacted Platform]
DDR5

Hsd-es-id: 22017855414
Original commit date: Tue Apr 11 04:59:05 2023 +0800
Change-Id: I1624d7fc5e9a73ccdd7908a6b7bad447fbedb5fa
Original commit hash: f3a0ec85f36acb84b14a988370b7ab8ec36ed87c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 083fb2ac7da9a181f824ce006426afad85c80e87 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 9 14:16:33 2023 +0800 
-------------------------------------------------------------------------------- 
Update BIOS ID and FSP Version for 4151_00

[Feature Description]
Update PcdFspVersionRevision and PcdSiliconInitVersionRevision to 0xAB
Update BIOS version to 4151_00

Package/Module:

[Impacted Platform]
Default ALL

Hsd-es-id: N/A
Original commit date: Mon Apr 10 14:43:32 2023 +0800
Change-Id: Ib5a92bd27f160aeea5f160b28fe8d302d987df0a
Original commit hash: 08a093b25d32f523c5e0a21f017a39b8ce910bcc

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 35ad6f88ab83fa109caab01e6d36b392d856bea2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 9 14:16:31 2023 +0800 
-------------------------------------------------------------------------------- 
Resiliency BIOS flashmap change

[Feature Description]
- Resiliency BIOS flashmap change
- Include Solar.bin only for resiliency build to save FV space

Package/Module:
AlderLakeBoardPkg

[Impacted Platform]
RPL

Hsd-es-id: 15013174902
Original commit date: Mon Apr 10 18:21:28 2023 +0800
Change-Id: Ibd6284111f4102263d37ed72d3e0aecf328a4eea
Original commit hash: 13ebcdd5d91b4f7274132bb3be8bae715c76d6f8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeBoardPkg/Include/Fdf/FlashMapIncludeRes.fdf

================================================================================ 
Commit: db115c8069077012baeb26fd1f467cde6a993026 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 9 14:16:29 2023 +0800 
-------------------------------------------------------------------------------- 
PCIe: Execute code instead of actively waiting for 100 ms

[Feature Description]
Reduce the PCIe 100 ms delay by executing code instead of
actively waiting

Package/Module:
IpBlock/CpuPcieRp

[Impacted Platform]
RPL

Hsd-es-id: 14018816907
Original commit date: Fri Feb 24 10:47:55 2023 -0700
Change-Id: Iadfbe062257fdd26a8015234387f371bf7566d08
Original commit hash: 2b27a3772475f31e9d9186190ad88d442cd682d4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Library/PeiCpuPcieRpInitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/CpuPcieRpInitLibInternal.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieLinkTrain.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer3.c
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.c

================================================================================ 
Commit: 6202a7cfb1b58503c8c7f6fc179f3cf7df0e159c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 9 14:16:26 2023 +0800 
-------------------------------------------------------------------------------- 
Fix code quality issue in OneClickRecoveryHttpsSupport.c

[Issue Description]
Code quality issue related to the array index HandleCount being out of
range

[Resolution]
Addressed code quality issue by using correct index count

Package/Module: Features

[Impacted Platform]
ADL, RPL

Hsd-es-id: 15013170388
Original commit date: Mon Apr 10 11:44:18 2023 +0800
Change-Id: I8d6bddca49cb09f70c43693f4fdd0522d55f1ba8
Original commit hash: 8b9c539667e3a56583cbc5c833ae4bb4394dd03d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecoveryHttpsSupport.c

================================================================================ 
Commit: d2a280684820398cc1d28d192b2d15b2a5a161ce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 9 14:16:22 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL] Support Fast Thermal Throttle

[Feature Description]
Provide the option for user to specified value for max allowed
temperature to catch temperature spikes quickly. Support
FastThrottleThreshold in the range of 63 to 115 deg Celsius.

Default: 0
Range is from 63 to 115.

Package/Module:
C1S

[Impacted Platform]
RPLR

Hsd-es-id: 22016987284
Original commit date: Fri Mar 24 14:35:21 2023 +0800
Change-Id: I8114a6ea0944952a19d0548d7b0b33c37ca59d4c
Original commit hash: d4f5eb2ff8bb3d4d1ff35fbcc15131f4c510977b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/OemSetup.h
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/CpuSetup.c
AlderLakePlatSamplePkg/Setup/OverClockSetup.c
AlderLakePlatSamplePkg/Setup/OverClockSetup.hfr
AlderLakePlatSamplePkg/Setup/OverClockSetup.uni
AlderLakePlatSamplePkg/Setup/SetupCallbackExList.h
AlderLakePlatSamplePkg/Setup/SetupId.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/BaseOcFruLib.h
ClientOneSiliconPkg/Fru/AdlCpu/Overclocking/LibraryPrivate/BaseOcFruLib/BaseOcFruLib.c
ClientOneSiliconPkg/Include/ConfigBlock/Overclocking/OverclockingConfig.h
ClientOneSiliconPkg/IpBlock/Overclocking/IncludePrivate/OcMailbox.h
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcPolicyLib/PeiOcPolicyLib.c

================================================================================ 
Commit: 69a5bf01adddd49b4189fb6405799646c9d6870e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 9 14:16:18 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL] Support HwP Scalability Tracking in FSP

[Feature Description]
Only support this feature in FSP part.

Package/Module:
AlderLakeFspPkg/Library
ClientOneSiliconPkg/Cpu

[Impacted Platform]
U

Hsd-es-id: 15013083859
Original commit date: Mon Mar 27 10:57:05 2023 +0800
Change-Id: If30a73e96fef1b80584e4883be142f53ce282c80
Original commit hash: fb3961974d972c796e052f33403c089ba97ca193

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
AlderLakeFspPkg/Upd/FspsUpd.dsc
ClientOneSiliconPkg/Cpu/Include/ConfigBlock/CpuPowerMgmtBasicConfig.h
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicy.c
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PerformanceStates.c

================================================================================ 
Commit: 8a232227f9be5e728c1a0d6e4d47acf38b620e57 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 9 14:16:16 2023 +0800 
-------------------------------------------------------------------------------- 
Add 2 optional turbo configurations

[Feature Description]
Added 2 optional turbo configurations:
(1)Max Transient Turbo (2)1.2x TDP

Package/Module:ClientOneSiliconPkg
CatlowPlatSamplePkg

[Impacted Platform]
Catlow

Hsd-es-id: 15013000523
Original commit date: Thu Mar 23 19:29:07 2023 +0530
Change-Id: Iafe9391ae57e536c0feac57b3864b5a75fd018e8
Original commit hash: 0fe6b624b8e399dd0a2751ee424d1d07ae434623

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspsUpd.dsc
ClientOneSiliconPkg/Cpu/Include/ConfigBlock/CpuPowerMgmtTestConfig.h
ClientOneSiliconPkg/Cpu/Include/CpuPowerMgmt.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuInfoFruLib.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerLimits.c
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: d87e8ed600230155fe101561a11c8547f7601220 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 9 14:16:13 2023 +0800 
-------------------------------------------------------------------------------- 
Need dsdt update to help in fixing noise issue with 3.5mm-Jack-Headset

[Feature Description]
Update Disco for ALC711.

Package/Module:
SndwDevTopologyFeaturePkg

[Impacted Platform]
RPL

Hsd-es-id: 15013099028
Original commit date: Mon Apr 3 13:49:07 2023 +0200
Change-Id: I66d57eec9502baa40925deda3704061a50673fc8
Original commit hash: 90e2ef289c6737432b2b2a4e4bb881b5d6281eed

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaSoundWireDev/HdaSoundWireDev.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaSoundWireDev/HdaSoundWireTopologyRpl/AggregationAudioComposition.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaSoundWireDev/HdaSoundWireTopologyRpl/AudioFunction_1316_SPK1.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaSoundWireDev/HdaSoundWireTopologyRpl/AudioFunction_1316_SPK2.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaSoundWireDev/HdaSoundWireTopologyRpl/AudioFunction_711_HID.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaSoundWireDev/HdaSoundWireTopologyRpl/AudioFunction_711_UAJ.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaSoundWireDev/HdaSoundWireTopologyRpl/AudioFunction_714_MIC.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaSoundWireDev/HdaSoundWireTopologyRpl/HdaSoundWireConf0Alc1316Swd1Af04.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaSoundWireDev/HdaSoundWireTopologyRpl/HdaSoundWireConf0Alc1316Swd2.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaSoundWireDev/HdaSoundWireTopologyRpl/HdaSoundWireConf0Alc1316Swd2Af04.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaSoundWireDev/HdaSoundWireTopologyRpl/Peripheral_1316_SPK1.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaSoundWireDev/HdaSoundWireTopologyRpl/Peripheral_1316_SPK2.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaSoundWireDev/HdaSoundWireTopologyRpl/Peripheral_711.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaSoundWireDev/HdaSoundWireTopologyRpl/Peripheral_714.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaSoundWireDev/HdaSoundWireTopologyRpl/SndwDevTopologySt01Ssdt.asl

================================================================================ 
Commit: 6a93d01a6a8602cf70829360f7d7c170370c5d4e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 9 14:16:11 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.156

Hsd-es-id: N/A
Original commit date: Sat Apr 8 16:38:09 2023 -0700
Original commit hash: 1a2c9abc0f1e27d4a5af2d42a78314c666131cdd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7ca42e863da2ddac33689ce48704b9c2dd651694 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 9 14:16:09 2023 +0800 
-------------------------------------------------------------------------------- 
MrcBlockTrainResetToggle update for DDR5

[Feature Description]
MrcBlockTrainResetToggle update for DDR5
Keep BlockTrainRst as 1 during LCT and RMT command.

Package/Module: MRC

[Impacted Platform]
DDR5

Hsd-es-id: 22017845223
Original commit date: Wed Mar 15 07:02:26 2023 +0800
Change-Id: Iec9a70bf045c7ae0b371ea65ace811374930b196
Original commit hash: d67c7899b7ed5e90d60d01e20aad91faaadf4917

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: c37e8f8540db28582f2ff1c29a78c739367e7e15 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 9 14:16:07 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.155

Hsd-es-id: N/A
Original commit date: Tue Apr 4 23:29:50 2023 -0700
Original commit hash: 1c63c380260a66b95a92eddb4979ca65f1a56d2a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7d52b5f88bd7155eeec8953d3ef803406ef2d15c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 9 14:16:05 2023 +0800 
-------------------------------------------------------------------------------- 
LP5x High Frequency update

[Feature Description]
LP5x High Frequency update

Package/Module: MRC

[Impacted Platform]
LPDDR5/x

Hsd-es-id: 22017524358
Original commit date: Sat Feb 18 02:49:55 2023 +0800
Change-Id: Iadc981f4fa8b45727711fb60716d4112fe41e0d9
Original commit hash: 045414c06d6c9e91e8681a22413a78e275e64763

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

================================================================================ 
Commit: 238252933f1b1a673a920a0031481dcefc9fa7a0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 9 14:16:01 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.154

Hsd-es-id: N/A
Original commit date: Mon Apr 3 00:10:51 2023 -0700
Original commit hash: 06555477ded480f1b1b066dd0a7d99690585a67d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 11b121898a8c1440ddbc45e57bfb1934a33f14e4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 9 14:15:59 2023 +0800 
-------------------------------------------------------------------------------- 
Correct the value of serial_zq_between_sub_ch

[Feature Description]
Correct the value of serial_zq_between_sub_ch.
Set it as 1 for LP4 byte mode device.

Package/Module: MRC

[Impacted Platform]
LPDDR4

Hsd-es-id: 22017305749
Original commit date: Thu Mar 30 06:42:07 2023 +0800
Change-Id: I1c3f140467c64429f3e6739ad0dd27edc2444308
Original commit hash: 5853a9e44697e58b30aa5cf4459cee8be3d23ec5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterStructAdlExxx.h

================================================================================ 
Commit: 4eac798221c7af6ec9b03996d27a4d7294441b1b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 9 14:15:57 2023 +0800 
-------------------------------------------------------------------------------- 
Update BIOS ID and FSP Version for 4141_00

[Feature Description]
Update PcdFspVersionRevision and PcdSiliconInitVersionRevision to 0xAA
Update PcdFspVersionBuild and PcdSiliconInitVersionBuild to 0x10
Update BIOS version to 4141_00

Package/Module:

[Impacted Platform]
Default ALL

Hsd-es-id: N/A
Original commit date: Mon Apr 3 10:27:14 2023 +0800
Change-Id: I7e083fec2bbfdf00b7d59806a7468a299c43b88e
Original commit hash: 88387f8f76a42b56f63925c607b1c83b75010d1f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: e030aa24ca2f170c808be4fd29ce58f69ae2dcc8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 9 14:15:55 2023 +0800 
-------------------------------------------------------------------------------- 
RPL Hx update resiliency BIOS flash layout change

[Feature Description]
Fix RPL Hx update resiliency BIOS flash map cannot
accommodate BT Driver update - 3.5.3.2 version

Add the Resiliency Release BIOS FvOptional size
from 0x300000 to 0x320000, reduce FvAdvanced size
from 0x1F0000 to 0x1D0000.

Package/Module:
AlderLakeBoardPkg

[Impacted Platform]
RPL

Hsd-es-id: 15013133928
Original commit date: Mon Apr 3 11:25:48 2023 +0800
Change-Id: I7484b1041a39ea6b4b1e4417311b5a2387455c9e
Original commit hash: 65a0e91c770f90c33136a1761f71f2fb5fd09361

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeBoardPkg/Include/Fdf/FlashMapIncludeRes.fdf

================================================================================ 
Commit: 40ecff7ce93ee8f25d7dde97b10ac6f4fc0ee094 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 9 14:15:52 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL-Hx update] USB2.0 mapping update

[Feature Description]
BIOS update due to USB2.0 mapping change.
1.Vertical type A3 map to USB2 Port5
2.Vertical type A3 OC mapping to OC4
3.Vertical type A2 OC mapping to OC5

Package/Module:
AlderLakeBoardPkg

[Impacted Platform]
RPL-Hx Update

Hsd-es-id: 15013123211
Original commit date: Wed Mar 22 14:20:13 2023 +0800
Change-Id: Ifddc19235b33e6fadf14e315eca624e8aece97b6
Original commit hash: 411df1149302f84ba7b04500974baab234c2658b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciRplHxUpdateRvp.asl
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/SBCVpdStructurePcd/UsbOc/RplSUsbOC.dsc

================================================================================ 
Commit: 94f95254ddbefa97a218fa7da96fa427574de6f5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 9 14:15:50 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL] BT version update to 3.5.3.2

[Feature Description]
BT version update from 3.5.1.6 to be 3.5.3.2

Package/Module:
AlderLakeBoardPkg

[Impacted Platform]
RPL

Hsd-es-id: 16020095500
Original commit date: Fri Mar 31 03:41:30 2023 -0700
Change-Id: I91064cc6a46615013fcf8266d8c82387f47cd11f
Original commit hash: 59be3acbb4f68024870f2d2e58cabe141fe49020

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: a3a58e388940a1421ac1c29d2e14db03361f7d5f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 9 14:15:48 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL-HX] Update default setting to dtbt two port

[Issue Description]
Only one port under DTBT Controller enabled by default in bios menu

[Resolution]
Enbale two port under DTBT Controller

Package/Module:
AlderLakeBoardPkg/RaptorLakeSBoards

[Impacted Platform]
RPL-HX

Hsd-es-id: 15013108148
Original commit date: Wed Mar 29 17:34:02 2023 +0800
Change-Id: Ib3dddff723b176e1e5aa2a024621f7bb07389109
Original commit hash: d1652edf4b26d499d929f2898276c53176fe2a48

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/RaptorLakeSBoards/Include/RaptorLakeSBoardConfigPatchTable.h

================================================================================ 
Commit: bbf164b34773d70bb5e4d0c2efab6a19a493542b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 9 14:15:46 2023 +0800 
-------------------------------------------------------------------------------- 
Mac address pass through doesn't work properly after resetting.

[Issue Description]
SimpleNetworkProtocol retreives current MAC address before
BIOS sends AMT MAC passthrough command. The SNP MAC address
is not updated.

[Resolution]
Move sending AMT MAC passthrougth command to EndOfDxe event.

Package/Module:
AlderLakePlatSamplePkg/Features/Amt/AmtMacPassThrough

[Impacted Platform]
ADL, RPL

Hsd-es-id: 16020135537
Original commit date: Mon Mar 27 21:07:57 2023 +0800
Change-Id: I89e02c5e092022f96ac87fd56addc7c4850f2443
Original commit hash: 9633e5e17049ffb89335cbbc3017c15e6559aacb

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Amt/AmtMacPassThrough/AmtMacPassThrough.c
AlderLakePlatSamplePkg/Features/Amt/AmtMacPassThrough/AmtMacPassThrough.inf

================================================================================ 
Commit: d672ca8ddcdcd120925be3c713b67e3386e308d1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 9 14:15:44 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL-P]Set GPP_E15 & GPP_E16 as GpioHostDeepReset

[Feature Description]
The default PMode of GPP_E15 & GPP_E16 is natvie function with output
high. In order to avoid leakage, these two GPIOs should not be reset
to default through changing PadRstCfg to GpioHostDeepReset.
Don't override PadRstCfg in MipiCamConfigureGpio().

Package/Module:AlderLakeBoardPkg, AlderLakePlatSamplePkg

[Impacted Platform]
RPL-U, H

Hsd-es-id: 15013087195
Original commit date: Wed Mar 8 15:00:36 2023 +0800
Change-Id: I5af70631fabb21cff0aa0af0e406e07778a25900
Original commit hash: 0f5ef4bc21aed49a5add1619c6073c073ed17ac9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableRplPPostMem.dsc
AlderLakePlatSamplePkg/Library/PeiPlatformHookLib/PeiPlatformHooklib.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c

================================================================================ 
Commit: 7f9996aaad878d84007a4b724bbaed2639f73033 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 9 14:15:42 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL-S][Kombucha-R] MRRS set to 256B on PEG10
when link runs at Gen5 x16

[Feature Description]
MRRS set to 256B on PEG10 when link runs at Gen5 x16

Package/Module:
IpBlock/CpuPcieRp

[Impacted Platform]
RPL

Hsd-es-id: 16020034189
Original commit date: Tue Feb 7 11:49:13 2023 +0530
Change-Id: Ia6ec8f1697d6ebe0be0fc660afd06fbba60f42a1
Original commit hash: 834dc690e17c5bbdacf1d7100541bf33d7d2795f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/CpuPcieRegs.h
ClientOneSiliconPkg/Include/PcieRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PciExpressHelpersLibrary.c

================================================================================ 
Commit: 1f71bd2b4c4099f7d51afbc2bba1c769252ad734 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 9 14:15:40 2023 +0800 
-------------------------------------------------------------------------------- 
Adding Correction for Unlock System Agent Voltage For RPL-S SKUs with
Non-Z PCHs for better memory overclocking.

[Feature Description]
Adding coreection for Unlock System Agent Voltage For RPL-S SKUs with
Non-Z PCHs For Better Memory Overclocking, after verification with the
engineering pcode patch.

Package/Module: ClientOneSiliconPkg, AlderLakePlatSamplePkg

[Impacted Platform]
RPL Refresh

Hsd-es-id: 14018839076
Original commit date: Tue Feb 28 11:13:18 2023 -0800
Change-Id: If5b7433b280355fe165b6295873d2cc18f4d9a3a
Original commit hash: f74365cdeef9fa5309f764592babb0c51e820b27

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/CpuSetup.c
AlderLakePlatSamplePkg/Setup/OverClockSetup.hfr
ClientOneSiliconPkg/Cpu/Include/Library/CpuPlatformLib.h
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c

================================================================================ 
Commit: dd91a622729697dfd1166c0a6d3349e2583443b3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 9 14:15:37 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.153

Hsd-es-id: N/A
Original commit date: Mon Mar 27 15:55:29 2023 -0700
Original commit hash: 00df8f6afa5f499d5ba523518fd6b9c74fae058c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 582d225c37bc59cb979d213ee48052603c7eda08 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 9 14:15:35 2023 +0800 
-------------------------------------------------------------------------------- 
Update TOptParamOffsetString "DimmDcaQBclk"

[Feature Description]
Update TOptParamOffsetString "DimmDcaQBclk"

Package/Module: MRC

[Impacted Platform]
ALL

Hsd-es-id: 22017084928
Original commit date: Tue Mar 28 05:12:13 2023 +0800
Change-Id: I9793746e097f3e56d4a8fee1b39b22f7d925cf5c
Original commit hash: e3e228f789d85f5cdf02159e35c845bb61f36f46

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 865303f02aef507d2646839969dabd6f16a7e0d4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 9 14:15:32 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.152

Hsd-es-id: N/A
Original commit date: Thu Mar 23 16:49:36 2023 -0700
Original commit hash: 5accb6ca7146b4413bf9239a1843c1d1e59ed35b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1d70de17fdf85f251e6497713a3841eda686c9d2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 9 14:15:30 2023 +0800 
-------------------------------------------------------------------------------- 
Update TOptParamOffsetString

[Feature Description]
Update TOptParamOffsetString

Package/Module: MRC

[Impacted Platform]
ALL

Hsd-es-id: 14018985301
Original commit date: Fri Mar 24 05:21:49 2023 +0800
Change-Id: Ic30722a35dafbe7cad1450d3b53fe9550e54b2eb
Original commit hash: b8db4eddf4576450ecd9de3c9c90b6f3cd74ef26

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 98cab2685407e527e592bbbc854aa7521d3084be 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 9 14:15:27 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.151

Hsd-es-id: N/A
Original commit date: Thu Mar 23 16:14:50 2023 -0700
Original commit hash: da0e4d9e7a4888fe8f5c1b80a77b2b381e158ce8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a443361bcbe48b34d41923564168fd9ce6faefda 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 9 14:15:25 2023 +0800 
-------------------------------------------------------------------------------- 
Create a UPD to disable SaGV reordering on warm reboot

[Feature Description]
Create a UPD to disable SaGV reordering on warm reboot
Add it to partial headers also.

Package/Module: MemoryInit/Adl

[Impacted Platform]
ALL

Hsd-es-id: 15013028478
Original commit date: Mon Mar 20 11:57:10 2023 +0800
Change-Id: I235c0c1e189b5fa23d7c7aeab6425435caeda18b
Original commit hash: 231845a2372885923da09472e02c20700246be1a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakeFspPkg/Upd/UpdList/FSPM.txt
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c

================================================================================ 
Commit: 030a80b9069f4ab4edcdcba7f5054120f0bc9401 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 9 14:15:21 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.150

Hsd-es-id: N/A
Original commit date: Wed Mar 22 20:58:38 2023 -0700
Original commit hash: 5ebeebab6c51172f8a27662757338e58e88b3a9b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6fe661c2d3b9dccae057251dd28f13ae948c8712 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 9 14:15:19 2023 +0800 
-------------------------------------------------------------------------------- 
Add a UPD to reduce the size of BasicMemoryTests to speed up the boot

[Feature Description]
Add a UPD to reduce the size of BasicMemoryTests to speed up the boot
The upd name is LowerBasicMemTestSize.
By default, its value is 0.

Package/Module: MRC

[Impacted Platform]
ADL-P

Hsd-es-id: 15013009331
Original commit date: Fri Mar 10 10:07:52 2023 +0800
Change-Id: Idbce239d1336041f16c24d8a61d67d024f4d320e
Original commit hash: 104a918134143dd3857b286f12ea4990c1104d15

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/MemoryTest.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryTest.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 93fd3493e026f5b0d95d7699725e34f8be58991e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 9 14:15:15 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.149

Hsd-es-id: N/A
Original commit date: Sun Mar 19 17:20:57 2023 -0700
Original commit hash: b751e9563086284bb535e7fb6466bde4d553575c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b11930dd82bffd469f1464d17c69492c62e78963 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 9 14:15:13 2023 +0800 
-------------------------------------------------------------------------------- 
LPDDR5 SPD Column Bit Count is 10 in BG and 16B Mode

[Feature Description]
LPDDR5 SPD Column Bit Count is 10 in BG and 16B Mode.
LPDDR5 SPDs currently all report a column bit count of 11 bits. This
is correct for LPDDR5 devices operating in an 8 Bank (8B) bank
organization, but is incorrect for LPDDR5 devices operating in Bank
Group (BG) and 16 Bank (16B) mode. BG and 16B modes should be set to 10.

Package/Module: MRC

[Impacted Platform]
LPDDR5

Hsd-es-id: 22016980897
Original commit date: Wed Mar 15 14:31:40 2023 +0800
Change-Id: Ie8940871e25bc1bf99ad1019c0a6c3f84261f5fa
Original commit hash: 8ad7e429b24d052fceb1b60aaa45a60936efa4c8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 905b2c97e5d1ef4ca08f0105c528841b0df59471 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 9 14:15:11 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.148

Hsd-es-id: N/A
Original commit date: Sat Mar 18 23:17:40 2023 -0700
Original commit hash: 38d9d1381d9461a95215a55bdae217ad084c35e1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4dd4ccef3b9578a88a4350b374d6f58753174d84 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 9 14:15:09 2023 +0800 
-------------------------------------------------------------------------------- 
ddr5 bank mapping update

[Feature Description]
ddr5 bank mapping update

Package/Module: MRC

[Impacted Platform]
DDR5

Hsd-es-id: 22016576569
Original commit date: Mon Feb 6 16:30:15 2023 +0800
Change-Id: I015b674970aa9f902d26b823f42058aa2e9318d6
Original commit hash: ccb9afb49da1fe87cc8f33461e1fc86f96de9038

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: cbb5429146e680d21b43b248d6d82500338f43d3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 9 14:15:04 2023 +0800 
-------------------------------------------------------------------------------- 
Update BIOS FSP Version for 4115_01

[Feature Description]
Update PcdFspVersionRevision and PcdSiliconInitVersionRevision to 0xA7
Update PcdFspVersionBuild and PcdSiliconInitVersionBuild to 0x50

Package/Module:

[Impacted Platform]
Default ALL

Hsd-es-id: N/A
Original commit date: Mon Mar 27 23:03:07 2023 +0800
Change-Id: Ib9809d1235d4dc58ef0e3bbb3cb8185639af2d27
Original commit hash: d2c0e18a26caef4158c963e6e0f75543ea6193e0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 0a2cd1175aa2a18ee2f2ce5672e04389a08081ed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 9 14:15:02 2023 +0800 
-------------------------------------------------------------------------------- 
Update BIOS ID and FSP Version for 4131_00

[Feature Description]
Update PcdFspVersionRevision and PcdSiliconInitVersionRevision to 0xA9
Update PcdFspVersionBuild and PcdSiliconInitVersionBuild to 0x10
Update BIOS version to 4115_01

Package/Module:

[Impacted Platform]
Default ALL

Hsd-es-id: N/A
Original commit date: Mon Mar 27 22:04:55 2023 +0800
Change-Id: I223c8644ebbdbd0cc5c45e4194909fd034efda58
Original commit hash: 9e8bc68b1ece5023c0891399ab4360ac421822b1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc
