module wideexpr_00474(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = ((s5)<<<(5'sb00101))+((ctrl[7]?s1:-((+(s0))>>>((3'sb000)+(2'sb10)))));
  assign y1 = (ctrl[0]?-((ctrl[7]?5'sb10001:s4)):(((ctrl[3]?-(s6):$signed(s6)))-(2'sb10))|(+(6'sb111001)));
  assign y2 = (&(4'sb0111))<<<(($unsigned(s3))>>(-(3'sb011)));
  assign y3 = s4;
  assign y4 = (u6)>>>($signed(u1));
  assign y5 = {((~($signed({(ctrl[2]?s3:5'sb00011),({6'sb100000})>>>($signed(s0)),1'sb1})))>>>(((s4)^~($signed(($signed(2'sb01))+((3'sb110)^(s4)))))>>(+({1{$signed((s0)>=(2'sb10))}}))))-((-(2'sb01))<<<(-((ctrl[1]?{4{(+(u0))<<((ctrl[1]?s1:s0))}}:(u0)<<<((ctrl[7]?(6'b110100)+(1'sb0):(s0)>(s3))))))),(1'sb0)^((ctrl[4]?(s6)^~(s1):+(-({3{{5'sb11100,(ctrl[1]?2'b01:5'b11010),2'sb00}}}))))};
  assign y6 = ~|(1'b0);
  assign y7 = {4{(ctrl[0]?(s5)>>($signed((2'sb01)<<((ctrl[7]?{3{s3}}:2'sb10)))):+({(ctrl[6]?$signed((s6)^~(s0)):($signed(s3))>($signed((ctrl[7]?s1:s0))))}))}};
endmodule
