module NormaYEnsamble(
input logic signo,
input logic [24:0] mantisaSuma,
input logic [7:0] exponenteMayor,
output logic [7:0] exponenteFinal,
output logic [22:0] mantisaFinal,
output logic [31:0] resultado
);

logic [23:0] aux; 
assign aux = mantisaSuma[24:1];
assign mantisaFinal = aux[22:0];
assign exponenteFinal = exponenteMayor + mantisaSuma[24];
assign resultado = {signo,exponenteFinal,mantisaFinal};

endmodule
