Analysis & Synthesis report for Final_Project
Thu Nov 30 21:29:19 2023
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |toppiestLevel|topLevel:tL|controller:Control|curr_state
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for topLevel:tL|datapath:Data|Memory:Mem|RAM:Storage|altsyncram:altsyncram_component|altsyncram_0cs3:auto_generated
 16. Parameter Settings for User Entity Instance: topLevel:tL|datapath:Data|reg:PCReg
 17. Parameter Settings for User Entity Instance: topLevel:tL|datapath:Data|reg:MemDataReg
 18. Parameter Settings for User Entity Instance: topLevel:tL|datapath:Data|reg:RegA
 19. Parameter Settings for User Entity Instance: topLevel:tL|datapath:Data|reg:RegB
 20. Parameter Settings for User Entity Instance: topLevel:tL|datapath:Data|reg:ALUOut
 21. Parameter Settings for User Entity Instance: topLevel:tL|datapath:Data|reg:ScuffedOut
 22. Parameter Settings for User Entity Instance: topLevel:tL|datapath:Data|reg:RegLow
 23. Parameter Settings for User Entity Instance: topLevel:tL|datapath:Data|reg:RegHigh
 24. Parameter Settings for User Entity Instance: topLevel:tL|datapath:Data|mux2to1:CodeMux
 25. Parameter Settings for User Entity Instance: topLevel:tL|datapath:Data|mux2to1:RegDstMux
 26. Parameter Settings for User Entity Instance: topLevel:tL|datapath:Data|mux2to1:MemtoRegMux
 27. Parameter Settings for User Entity Instance: topLevel:tL|datapath:Data|mux2to1:RegAMux
 28. Parameter Settings for User Entity Instance: topLevel:tL|datapath:Data|mux3to1:PCSourceMux
 29. Parameter Settings for User Entity Instance: topLevel:tL|datapath:Data|mux3to1:ALUMux
 30. Parameter Settings for User Entity Instance: topLevel:tL|datapath:Data|mux4to1:RegBMux
 31. Parameter Settings for User Entity Instance: topLevel:tL|datapath:Data|shift_left_2:ShiftLeftBMux
 32. Parameter Settings for User Entity Instance: topLevel:tL|datapath:Data|shift_left_2:ShiftLeftPCMux
 33. Parameter Settings for User Entity Instance: topLevel:tL|datapath:Data|Memory:Mem|RAM:Storage|altsyncram:altsyncram_component
 34. Parameter Settings for User Entity Instance: topLevel:tL|datapath:Data|Memory:Mem|reg:InputPort0
 35. Parameter Settings for User Entity Instance: topLevel:tL|datapath:Data|Memory:Mem|reg:InputPort1
 36. Parameter Settings for User Entity Instance: topLevel:tL|datapath:Data|Memory:Mem|reg:OutputPort
 37. Parameter Settings for User Entity Instance: topLevel:tL|datapath:Data|Memory:Mem|reg:BaddrDelay
 38. Parameter Settings for Inferred Entity Instance: topLevel:tL|datapath:Data|ALU_Main:ALU|lpm_mult:Mult1
 39. Parameter Settings for Inferred Entity Instance: topLevel:tL|datapath:Data|ALU_Main:ALU|lpm_mult:Mult0
 40. altsyncram Parameter Settings by Entity Instance
 41. lpm_mult Parameter Settings by Entity Instance
 42. Port Connectivity Checks: "topLevel:tL|datapath:Data|Memory:Mem|reg:BaddrDelay"
 43. Port Connectivity Checks: "topLevel:tL|datapath:Data|Memory:Mem|reg:OutputPort"
 44. Port Connectivity Checks: "topLevel:tL|datapath:Data|Memory:Mem|reg:InputPort1"
 45. Port Connectivity Checks: "topLevel:tL|datapath:Data|Memory:Mem|reg:InputPort0"
 46. Port Connectivity Checks: "topLevel:tL|datapath:Data|shift_left_2:ShiftLeftPCMux"
 47. Port Connectivity Checks: "topLevel:tL|datapath:Data|mux4to1:RegBMux"
 48. Port Connectivity Checks: "topLevel:tL|datapath:Data|reg:ScuffedOut"
 49. Port Connectivity Checks: "topLevel:tL|datapath:Data|reg:ALUOut"
 50. Port Connectivity Checks: "topLevel:tL|datapath:Data|reg:RegB"
 51. Port Connectivity Checks: "topLevel:tL|datapath:Data|reg:RegA"
 52. Port Connectivity Checks: "topLevel:tL|datapath:Data|reg:MemDataReg"
 53. Port Connectivity Checks: "topLevel:tL"
 54. Post-Synthesis Netlist Statistics for Top Partition
 55. Elapsed Time Per Partition
 56. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Nov 30 21:29:19 2023       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; Final_Project                               ;
; Top-level Entity Name              ; toppiestLevel                               ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 4,192                                       ;
;     Total combinational functions  ; 3,065                                       ;
;     Dedicated logic registers      ; 1,406                                       ;
; Total registers                    ; 1406                                        ;
; Total pins                         ; 34                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 8,192                                       ;
; Embedded Multiplier 9-bit elements ; 16                                          ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; toppiestLevel      ; Final_Project      ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.1%      ;
;     Processor 6            ;   0.1%      ;
;     Processor 7            ;   0.1%      ;
;     Processor 8            ;   0.1%      ;
;     Processors 9-16        ;   0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                            ;
+--------------------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                 ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                                              ; Library ;
+--------------------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------+
; ../ToppiestLevel/toppiestLevel.vhd               ; yes             ; User VHDL File                         ; C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/ToppiestLevel/toppiestLevel.vhd               ;         ;
; ../ToppiestLevel/decoder7seg.vhd                 ; yes             ; User VHDL File                         ; C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/ToppiestLevel/decoder7seg.vhd                 ;         ;
; ../TopLevel/topLevel.vhd                         ; yes             ; User VHDL File                         ; C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/TopLevel/topLevel.vhd                         ;         ;
; ../Register File/register_file.vhd               ; yes             ; User VHDL File                         ; C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Register File/register_file.vhd               ;         ;
; ../Memory/Memory.vhd                             ; yes             ; User VHDL File                         ; C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd                             ;         ;
; ../Instruction Register/instruction_register.vhd ; yes             ; User VHDL File                         ; C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Instruction Register/instruction_register.vhd ;         ;
; ../Generic Components/zero_extend.vhd            ; yes             ; User VHDL File                         ; C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/zero_extend.vhd            ;         ;
; ../Generic Components/sign_extend.vhd            ; yes             ; User VHDL File                         ; C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/sign_extend.vhd            ;         ;
; ../Generic Components/shift_left_2.vhd           ; yes             ; User VHDL File                         ; C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/shift_left_2.vhd           ;         ;
; ../Generic Components/reg.vhd                    ; yes             ; User VHDL File                         ; C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/reg.vhd                    ;         ;
; ../Generic Components/mux4to1.vhd                ; yes             ; User VHDL File                         ; C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/mux4to1.vhd                ;         ;
; ../Generic Components/mux3to1.vhd                ; yes             ; User VHDL File                         ; C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/mux3to1.vhd                ;         ;
; ../Generic Components/mux2to1.vhd                ; yes             ; User VHDL File                         ; C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/mux2to1.vhd                ;         ;
; ../Generic Components/concat.vhd                 ; yes             ; User VHDL File                         ; C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/concat.vhd                 ;         ;
; ../Datapath/Datapath.vhd                         ; yes             ; User VHDL File                         ; C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Datapath/Datapath.vhd                         ;         ;
; ../Controller/controller.vhd                     ; yes             ; User VHDL File                         ; C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Controller/controller.vhd                     ;         ;
; ../ALU_Control/ALU_Control.vhd                   ; yes             ; User VHDL File                         ; C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/ALU_Control/ALU_Control.vhd                   ;         ;
; ../ALU/ALU_Main.vhd                              ; yes             ; User VHDL File                         ; C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/ALU/ALU_Main.vhd                              ;         ;
; RAM.vhd                                          ; yes             ; User Wizard-Generated File             ; C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/QProject/RAM.vhd                              ;         ;
; altsyncram.tdf                                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                                     ;         ;
; stratix_ram_block.inc                            ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                              ;         ;
; lpm_mux.inc                                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                                        ;         ;
; lpm_decode.inc                                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                                     ;         ;
; aglobal201.inc                                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                                     ;         ;
; a_rdenreg.inc                                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                      ;         ;
; altrom.inc                                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                                                         ;         ;
; altram.inc                                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                                                         ;         ;
; altdpram.inc                                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                                                       ;         ;
; db/altsyncram_0cs3.tdf                           ; yes             ; Auto-Generated Megafunction            ; C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/QProject/db/altsyncram_0cs3.tdf               ;         ;
; currenttestcase.mif                              ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/QProject/currenttestcase.mif                  ;         ;
; lpm_mult.tdf                                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf                                                       ;         ;
; lpm_add_sub.inc                                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                    ;         ;
; multcore.inc                                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.inc                                                       ;         ;
; bypassff.inc                                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/bypassff.inc                                                       ;         ;
; altshift.inc                                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift.inc                                                       ;         ;
; db/mult_qgs.tdf                                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/QProject/db/mult_qgs.tdf                      ;         ;
; db/mult_tns.tdf                                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/QProject/db/mult_tns.tdf                      ;         ;
+--------------------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 4,192     ;
;                                             ;           ;
; Total combinational functions               ; 3065      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 2343      ;
;     -- 3 input functions                    ; 614       ;
;     -- <=2 input functions                  ; 108       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 2773      ;
;     -- arithmetic mode                      ; 292       ;
;                                             ;           ;
; Total registers                             ; 1406      ;
;     -- Dedicated logic registers            ; 1406      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 34        ;
; Total memory bits                           ; 8192      ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 16        ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 1438      ;
; Total fan-out                               ; 17533     ;
; Average fan-out                             ; 3.82      ;
+---------------------------------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; Compilation Hierarchy Node                         ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                            ; Entity Name          ; Library Name ;
+----------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; |toppiestLevel                                     ; 3065 (0)            ; 1406 (0)                  ; 8192        ; 0          ; 16           ; 0       ; 8         ; 34   ; 0            ; 0          ; |toppiestLevel                                                                                                                 ; toppiestLevel        ; work         ;
;    |decoder7seg:dC0|                               ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toppiestLevel|decoder7seg:dC0                                                                                                 ; decoder7seg          ; work         ;
;    |decoder7seg:dC1|                               ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toppiestLevel|decoder7seg:dC1                                                                                                 ; decoder7seg          ; work         ;
;    |decoder7seg:dC2|                               ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toppiestLevel|decoder7seg:dC2                                                                                                 ; decoder7seg          ; work         ;
;    |topLevel:tL|                                   ; 3044 (0)            ; 1406 (0)                  ; 8192        ; 0          ; 16           ; 0       ; 8         ; 0    ; 0            ; 0          ; |toppiestLevel|topLevel:tL                                                                                                     ; topLevel             ; work         ;
;       |controller:Control|                         ; 38 (38)             ; 30 (30)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toppiestLevel|topLevel:tL|controller:Control                                                                                  ; controller           ; work         ;
;       |datapath:Data|                              ; 3006 (2)            ; 1376 (0)                  ; 8192        ; 0          ; 16           ; 0       ; 8         ; 0    ; 0            ; 0          ; |toppiestLevel|topLevel:tL|datapath:Data                                                                                       ; datapath             ; work         ;
;          |ALU_Control:ALUCtrl|                     ; 38 (38)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toppiestLevel|topLevel:tL|datapath:Data|ALU_Control:ALUCtrl                                                                   ; ALU_Control          ; work         ;
;          |ALU_Main:ALU|                            ; 1219 (1048)         ; 0 (0)                     ; 0           ; 0          ; 16           ; 0       ; 8         ; 0    ; 0            ; 0          ; |toppiestLevel|topLevel:tL|datapath:Data|ALU_Main:ALU                                                                          ; ALU_Main             ; work         ;
;             |lpm_mult:Mult0|                       ; 79 (0)              ; 0 (0)                     ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |toppiestLevel|topLevel:tL|datapath:Data|ALU_Main:ALU|lpm_mult:Mult0                                                           ; lpm_mult             ; work         ;
;                |mult_tns:auto_generated|           ; 79 (79)             ; 0 (0)                     ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |toppiestLevel|topLevel:tL|datapath:Data|ALU_Main:ALU|lpm_mult:Mult0|mult_tns:auto_generated                                   ; mult_tns             ; work         ;
;             |lpm_mult:Mult1|                       ; 92 (0)              ; 0 (0)                     ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |toppiestLevel|topLevel:tL|datapath:Data|ALU_Main:ALU|lpm_mult:Mult1                                                           ; lpm_mult             ; work         ;
;                |mult_qgs:auto_generated|           ; 92 (92)             ; 0 (0)                     ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |toppiestLevel|topLevel:tL|datapath:Data|ALU_Main:ALU|lpm_mult:Mult1|mult_qgs:auto_generated                                   ; mult_qgs             ; work         ;
;          |Memory:Mem|                              ; 92 (92)             ; 64 (0)                    ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toppiestLevel|topLevel:tL|datapath:Data|Memory:Mem                                                                            ; Memory               ; work         ;
;             |RAM:Storage|                          ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toppiestLevel|topLevel:tL|datapath:Data|Memory:Mem|RAM:Storage                                                                ; RAM                  ; work         ;
;                |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toppiestLevel|topLevel:tL|datapath:Data|Memory:Mem|RAM:Storage|altsyncram:altsyncram_component                                ; altsyncram           ; work         ;
;                   |altsyncram_0cs3:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toppiestLevel|topLevel:tL|datapath:Data|Memory:Mem|RAM:Storage|altsyncram:altsyncram_component|altsyncram_0cs3:auto_generated ; altsyncram_0cs3      ; work         ;
;             |reg:BaddrDelay|                       ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toppiestLevel|topLevel:tL|datapath:Data|Memory:Mem|reg:BaddrDelay                                                             ; reg                  ; work         ;
;             |reg:InputPort0|                       ; 0 (0)               ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toppiestLevel|topLevel:tL|datapath:Data|Memory:Mem|reg:InputPort0                                                             ; reg                  ; work         ;
;             |reg:InputPort1|                       ; 0 (0)               ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toppiestLevel|topLevel:tL|datapath:Data|Memory:Mem|reg:InputPort1                                                             ; reg                  ; work         ;
;             |reg:OutputPort|                       ; 0 (0)               ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toppiestLevel|topLevel:tL|datapath:Data|Memory:Mem|reg:OutputPort                                                             ; reg                  ; work         ;
;          |instruction_register:InstReg|            ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toppiestLevel|topLevel:tL|datapath:Data|instruction_register:InstReg                                                          ; instruction_register ; work         ;
;          |mux2to1:CodeMux|                         ; 35 (35)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toppiestLevel|topLevel:tL|datapath:Data|mux2to1:CodeMux                                                                       ; mux2to1              ; work         ;
;          |mux2to1:MemtoRegMux|                     ; 65 (65)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toppiestLevel|topLevel:tL|datapath:Data|mux2to1:MemtoRegMux                                                                   ; mux2to1              ; work         ;
;          |mux2to1:RegAMux|                         ; 33 (33)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toppiestLevel|topLevel:tL|datapath:Data|mux2to1:RegAMux                                                                       ; mux2to1              ; work         ;
;          |mux2to1:RegDstMux|                       ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toppiestLevel|topLevel:tL|datapath:Data|mux2to1:RegDstMux                                                                     ; mux2to1              ; work         ;
;          |mux3to1:ALUMux|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toppiestLevel|topLevel:tL|datapath:Data|mux3to1:ALUMux                                                                        ; mux3to1              ; work         ;
;          |mux3to1:PCSourceMux|                     ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toppiestLevel|topLevel:tL|datapath:Data|mux3to1:PCSourceMux                                                                   ; mux3to1              ; work         ;
;          |mux4to1:RegBMux|                         ; 54 (54)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toppiestLevel|topLevel:tL|datapath:Data|mux4to1:RegBMux                                                                       ; mux4to1              ; work         ;
;          |reg:ALUOut|                              ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toppiestLevel|topLevel:tL|datapath:Data|reg:ALUOut                                                                            ; reg                  ; work         ;
;          |reg:MemDataReg|                          ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toppiestLevel|topLevel:tL|datapath:Data|reg:MemDataReg                                                                        ; reg                  ; work         ;
;          |reg:PCReg|                               ; 31 (31)             ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toppiestLevel|topLevel:tL|datapath:Data|reg:PCReg                                                                             ; reg                  ; work         ;
;          |reg:RegB|                                ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toppiestLevel|topLevel:tL|datapath:Data|reg:RegB                                                                              ; reg                  ; work         ;
;          |reg:RegHigh|                             ; 2 (2)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toppiestLevel|topLevel:tL|datapath:Data|reg:RegHigh                                                                           ; reg                  ; work         ;
;          |reg:RegLow|                              ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toppiestLevel|topLevel:tL|datapath:Data|reg:RegLow                                                                            ; reg                  ; work         ;
;          |reg:ScuffedOut|                          ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toppiestLevel|topLevel:tL|datapath:Data|reg:ScuffedOut                                                                        ; reg                  ; work         ;
;          |register_file:RegFile|                   ; 1426 (1426)         ; 1056 (1056)               ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toppiestLevel|topLevel:tL|datapath:Data|register_file:RegFile                                                                 ; register_file        ; work         ;
+----------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+---------------------+
; Name                                                                                                                       ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                 ;
+----------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+---------------------+
; topLevel:tL|datapath:Data|Memory:Mem|RAM:Storage|altsyncram:altsyncram_component|altsyncram_0cs3:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 256          ; 32           ; --           ; --           ; 8192 ; CurrentTestCase.mif ;
+----------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+---------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 8           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 16          ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 5           ;
; Mixed Sign Embedded Multipliers       ; 2           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                             ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                 ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------+-----------------+
; Altera ; RAM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |toppiestLevel|topLevel:tL|datapath:Data|Memory:Mem|RAM:Storage ; RAM.vhd         ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |toppiestLevel|topLevel:tL|controller:Control|curr_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------+------------------+------------------+--------------------+--------------------+-------------------+-------------------+-------------------+-------------------+------------------+------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+--------------------+--------------------+--------------------+--------------------+-------------------+-------------------+-------------------+-------------------+---------------------+-------------------+-------------------+-----------------+--------------------+--------------------+
; Name                ; curr_state.jal_2 ; curr_state.jal_1 ; curr_state.sltui_2 ; curr_state.sltui_1 ; curr_state.slti_2 ; curr_state.slti_1 ; curr_state.xori_2 ; curr_state.xori_1 ; curr_state.ori_2 ; curr_state.ori_1 ; curr_state.andi_2 ; curr_state.andi_1 ; curr_state.subi_2 ; curr_state.subi_1 ; curr_state.addi_2 ; curr_state.addi_1 ; curr_state.rtype_2 ; curr_state.rtype_1 ; curr_state.store_2 ; curr_state.store_1 ; curr_state.load_4 ; curr_state.load_3 ; curr_state.load_2 ; curr_state.load_1 ; curr_state.branch_2 ; curr_state.branch ; curr_state.decode ; curr_state.jump ; curr_state.fetch_2 ; curr_state.fetch_1 ;
+---------------------+------------------+------------------+--------------------+--------------------+-------------------+-------------------+-------------------+-------------------+------------------+------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+--------------------+--------------------+--------------------+--------------------+-------------------+-------------------+-------------------+-------------------+---------------------+-------------------+-------------------+-----------------+--------------------+--------------------+
; curr_state.fetch_1  ; 0                ; 0                ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                   ; 0                 ; 0                 ; 0               ; 0                  ; 0                  ;
; curr_state.fetch_2  ; 0                ; 0                ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                   ; 0                 ; 0                 ; 0               ; 1                  ; 1                  ;
; curr_state.jump     ; 0                ; 0                ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                   ; 0                 ; 0                 ; 1               ; 0                  ; 1                  ;
; curr_state.decode   ; 0                ; 0                ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                   ; 0                 ; 1                 ; 0               ; 0                  ; 1                  ;
; curr_state.branch   ; 0                ; 0                ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                   ; 1                 ; 0                 ; 0               ; 0                  ; 1                  ;
; curr_state.branch_2 ; 0                ; 0                ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 1                   ; 0                 ; 0                 ; 0               ; 0                  ; 1                  ;
; curr_state.load_1   ; 0                ; 0                ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 1                 ; 0                   ; 0                 ; 0                 ; 0               ; 0                  ; 1                  ;
; curr_state.load_2   ; 0                ; 0                ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 1                 ; 0                 ; 0                   ; 0                 ; 0                 ; 0               ; 0                  ; 1                  ;
; curr_state.load_3   ; 0                ; 0                ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 1                 ; 0                 ; 0                 ; 0                   ; 0                 ; 0                 ; 0               ; 0                  ; 1                  ;
; curr_state.load_4   ; 0                ; 0                ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 1                 ; 0                 ; 0                 ; 0                 ; 0                   ; 0                 ; 0                 ; 0               ; 0                  ; 1                  ;
; curr_state.store_1  ; 0                ; 0                ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                  ; 0                  ; 1                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                   ; 0                 ; 0                 ; 0               ; 0                  ; 1                  ;
; curr_state.store_2  ; 0                ; 0                ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                  ; 1                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                   ; 0                 ; 0                 ; 0               ; 0                  ; 1                  ;
; curr_state.rtype_1  ; 0                ; 0                ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 1                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                   ; 0                 ; 0                 ; 0               ; 0                  ; 1                  ;
; curr_state.rtype_2  ; 0                ; 0                ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                   ; 0                 ; 0                 ; 0               ; 0                  ; 1                  ;
; curr_state.addi_1   ; 0                ; 0                ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                   ; 0                 ; 0                 ; 0               ; 0                  ; 1                  ;
; curr_state.addi_2   ; 0                ; 0                ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                   ; 0                 ; 0                 ; 0               ; 0                  ; 1                  ;
; curr_state.subi_1   ; 0                ; 0                ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                   ; 0                 ; 0                 ; 0               ; 0                  ; 1                  ;
; curr_state.subi_2   ; 0                ; 0                ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                   ; 0                 ; 0                 ; 0               ; 0                  ; 1                  ;
; curr_state.andi_1   ; 0                ; 0                ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                   ; 0                 ; 0                 ; 0               ; 0                  ; 1                  ;
; curr_state.andi_2   ; 0                ; 0                ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                   ; 0                 ; 0                 ; 0               ; 0                  ; 1                  ;
; curr_state.ori_1    ; 0                ; 0                ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 1                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                   ; 0                 ; 0                 ; 0               ; 0                  ; 1                  ;
; curr_state.ori_2    ; 0                ; 0                ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 1                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                   ; 0                 ; 0                 ; 0               ; 0                  ; 1                  ;
; curr_state.xori_1   ; 0                ; 0                ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 1                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                   ; 0                 ; 0                 ; 0               ; 0                  ; 1                  ;
; curr_state.xori_2   ; 0                ; 0                ; 0                  ; 0                  ; 0                 ; 0                 ; 1                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                   ; 0                 ; 0                 ; 0               ; 0                  ; 1                  ;
; curr_state.slti_1   ; 0                ; 0                ; 0                  ; 0                  ; 0                 ; 1                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                   ; 0                 ; 0                 ; 0               ; 0                  ; 1                  ;
; curr_state.slti_2   ; 0                ; 0                ; 0                  ; 0                  ; 1                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                   ; 0                 ; 0                 ; 0               ; 0                  ; 1                  ;
; curr_state.sltui_1  ; 0                ; 0                ; 0                  ; 1                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                   ; 0                 ; 0                 ; 0               ; 0                  ; 1                  ;
; curr_state.sltui_2  ; 0                ; 0                ; 1                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                   ; 0                 ; 0                 ; 0               ; 0                  ; 1                  ;
; curr_state.jal_1    ; 0                ; 1                ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                   ; 0                 ; 0                 ; 0               ; 0                  ; 1                  ;
; curr_state.jal_2    ; 1                ; 0                ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                   ; 0                 ; 0                 ; 0               ; 0                  ; 1                  ;
+---------------------+------------------+------------------+--------------------+--------------------+-------------------+-------------------+-------------------+-------------------+------------------+------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+--------------------+--------------------+--------------------+--------------------+-------------------+-------------------+-------------------+-------------------+---------------------+-------------------+-------------------+-----------------+--------------------+--------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                        ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------------------+
; Register name                                                         ; Reason for Removal                                                                ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------------------+
; topLevel:tL|datapath:Data|register_file:RegFile|regs[0][31]           ; Stuck at GND due to stuck port data_in                                            ;
; topLevel:tL|datapath:Data|register_file:RegFile|regs[0][30]           ; Stuck at GND due to stuck port data_in                                            ;
; topLevel:tL|datapath:Data|register_file:RegFile|regs[0][29]           ; Stuck at GND due to stuck port data_in                                            ;
; topLevel:tL|datapath:Data|register_file:RegFile|regs[0][28]           ; Stuck at GND due to stuck port data_in                                            ;
; topLevel:tL|datapath:Data|register_file:RegFile|regs[0][27]           ; Stuck at GND due to stuck port data_in                                            ;
; topLevel:tL|datapath:Data|register_file:RegFile|regs[0][26]           ; Stuck at GND due to stuck port data_in                                            ;
; topLevel:tL|datapath:Data|register_file:RegFile|regs[0][25]           ; Stuck at GND due to stuck port data_in                                            ;
; topLevel:tL|datapath:Data|register_file:RegFile|regs[0][24]           ; Stuck at GND due to stuck port data_in                                            ;
; topLevel:tL|datapath:Data|register_file:RegFile|regs[0][23]           ; Stuck at GND due to stuck port data_in                                            ;
; topLevel:tL|datapath:Data|register_file:RegFile|regs[0][22]           ; Stuck at GND due to stuck port data_in                                            ;
; topLevel:tL|datapath:Data|register_file:RegFile|regs[0][21]           ; Stuck at GND due to stuck port data_in                                            ;
; topLevel:tL|datapath:Data|register_file:RegFile|regs[0][20]           ; Stuck at GND due to stuck port data_in                                            ;
; topLevel:tL|datapath:Data|register_file:RegFile|regs[0][19]           ; Stuck at GND due to stuck port data_in                                            ;
; topLevel:tL|datapath:Data|register_file:RegFile|regs[0][18]           ; Stuck at GND due to stuck port data_in                                            ;
; topLevel:tL|datapath:Data|register_file:RegFile|regs[0][17]           ; Stuck at GND due to stuck port data_in                                            ;
; topLevel:tL|datapath:Data|register_file:RegFile|regs[0][16]           ; Stuck at GND due to stuck port data_in                                            ;
; topLevel:tL|datapath:Data|register_file:RegFile|regs[0][15]           ; Stuck at GND due to stuck port data_in                                            ;
; topLevel:tL|datapath:Data|register_file:RegFile|regs[0][14]           ; Stuck at GND due to stuck port data_in                                            ;
; topLevel:tL|datapath:Data|register_file:RegFile|regs[0][13]           ; Stuck at GND due to stuck port data_in                                            ;
; topLevel:tL|datapath:Data|register_file:RegFile|regs[0][12]           ; Stuck at GND due to stuck port data_in                                            ;
; topLevel:tL|datapath:Data|register_file:RegFile|regs[0][11]           ; Stuck at GND due to stuck port data_in                                            ;
; topLevel:tL|datapath:Data|register_file:RegFile|regs[0][10]           ; Stuck at GND due to stuck port data_in                                            ;
; topLevel:tL|datapath:Data|register_file:RegFile|regs[0][9]            ; Stuck at GND due to stuck port data_in                                            ;
; topLevel:tL|datapath:Data|register_file:RegFile|regs[0][8]            ; Stuck at GND due to stuck port data_in                                            ;
; topLevel:tL|datapath:Data|register_file:RegFile|regs[0][7]            ; Stuck at GND due to stuck port data_in                                            ;
; topLevel:tL|datapath:Data|register_file:RegFile|regs[0][6]            ; Stuck at GND due to stuck port data_in                                            ;
; topLevel:tL|datapath:Data|register_file:RegFile|regs[0][5]            ; Stuck at GND due to stuck port data_in                                            ;
; topLevel:tL|datapath:Data|register_file:RegFile|regs[0][4]            ; Stuck at GND due to stuck port data_in                                            ;
; topLevel:tL|datapath:Data|register_file:RegFile|regs[0][3]            ; Stuck at GND due to stuck port data_in                                            ;
; topLevel:tL|datapath:Data|register_file:RegFile|regs[0][2]            ; Stuck at GND due to stuck port data_in                                            ;
; topLevel:tL|datapath:Data|register_file:RegFile|regs[0][1]            ; Stuck at GND due to stuck port data_in                                            ;
; topLevel:tL|datapath:Data|register_file:RegFile|regs[0][0]            ; Stuck at GND due to stuck port data_in                                            ;
; topLevel:tL|datapath:Data|Memory:Mem|reg:InputPort1|output[10..31]    ; Stuck at GND due to stuck port data_in                                            ;
; topLevel:tL|datapath:Data|Memory:Mem|reg:InputPort0|output[10..31]    ; Stuck at GND due to stuck port data_in                                            ;
; topLevel:tL|datapath:Data|instruction_register:InstReg|out25_to_0[0]  ; Merged with topLevel:tL|datapath:Data|instruction_register:InstReg|out15_to_0[0]  ;
; topLevel:tL|datapath:Data|instruction_register:InstReg|out25_to_0[1]  ; Merged with topLevel:tL|datapath:Data|instruction_register:InstReg|out15_to_0[1]  ;
; topLevel:tL|datapath:Data|instruction_register:InstReg|out25_to_0[2]  ; Merged with topLevel:tL|datapath:Data|instruction_register:InstReg|out15_to_0[2]  ;
; topLevel:tL|datapath:Data|instruction_register:InstReg|out25_to_0[3]  ; Merged with topLevel:tL|datapath:Data|instruction_register:InstReg|out15_to_0[3]  ;
; topLevel:tL|datapath:Data|instruction_register:InstReg|out25_to_0[4]  ; Merged with topLevel:tL|datapath:Data|instruction_register:InstReg|out15_to_0[4]  ;
; topLevel:tL|datapath:Data|instruction_register:InstReg|out25_to_0[5]  ; Merged with topLevel:tL|datapath:Data|instruction_register:InstReg|out15_to_0[5]  ;
; topLevel:tL|datapath:Data|instruction_register:InstReg|out25_to_0[6]  ; Merged with topLevel:tL|datapath:Data|instruction_register:InstReg|out15_to_0[6]  ;
; topLevel:tL|datapath:Data|instruction_register:InstReg|out25_to_0[7]  ; Merged with topLevel:tL|datapath:Data|instruction_register:InstReg|out15_to_0[7]  ;
; topLevel:tL|datapath:Data|instruction_register:InstReg|out25_to_0[8]  ; Merged with topLevel:tL|datapath:Data|instruction_register:InstReg|out15_to_0[8]  ;
; topLevel:tL|datapath:Data|instruction_register:InstReg|out25_to_0[9]  ; Merged with topLevel:tL|datapath:Data|instruction_register:InstReg|out15_to_0[9]  ;
; topLevel:tL|datapath:Data|instruction_register:InstReg|out25_to_0[10] ; Merged with topLevel:tL|datapath:Data|instruction_register:InstReg|out15_to_0[10] ;
; topLevel:tL|datapath:Data|instruction_register:InstReg|out15_to_11[0] ; Merged with topLevel:tL|datapath:Data|instruction_register:InstReg|out15_to_0[11] ;
; topLevel:tL|datapath:Data|instruction_register:InstReg|out25_to_0[11] ; Merged with topLevel:tL|datapath:Data|instruction_register:InstReg|out15_to_0[11] ;
; topLevel:tL|datapath:Data|instruction_register:InstReg|out15_to_11[1] ; Merged with topLevel:tL|datapath:Data|instruction_register:InstReg|out15_to_0[12] ;
; topLevel:tL|datapath:Data|instruction_register:InstReg|out25_to_0[12] ; Merged with topLevel:tL|datapath:Data|instruction_register:InstReg|out15_to_0[12] ;
; topLevel:tL|datapath:Data|instruction_register:InstReg|out15_to_11[2] ; Merged with topLevel:tL|datapath:Data|instruction_register:InstReg|out15_to_0[13] ;
; topLevel:tL|datapath:Data|instruction_register:InstReg|out25_to_0[13] ; Merged with topLevel:tL|datapath:Data|instruction_register:InstReg|out15_to_0[13] ;
; topLevel:tL|datapath:Data|instruction_register:InstReg|out15_to_11[3] ; Merged with topLevel:tL|datapath:Data|instruction_register:InstReg|out15_to_0[14] ;
; topLevel:tL|datapath:Data|instruction_register:InstReg|out25_to_0[14] ; Merged with topLevel:tL|datapath:Data|instruction_register:InstReg|out15_to_0[14] ;
; topLevel:tL|datapath:Data|instruction_register:InstReg|out15_to_11[4] ; Merged with topLevel:tL|datapath:Data|instruction_register:InstReg|out15_to_0[15] ;
; topLevel:tL|datapath:Data|instruction_register:InstReg|out25_to_0[15] ; Merged with topLevel:tL|datapath:Data|instruction_register:InstReg|out15_to_0[15] ;
; topLevel:tL|datapath:Data|instruction_register:InstReg|out25_to_0[16] ; Merged with topLevel:tL|datapath:Data|instruction_register:InstReg|out20_to_16[0] ;
; topLevel:tL|datapath:Data|instruction_register:InstReg|out25_to_0[17] ; Merged with topLevel:tL|datapath:Data|instruction_register:InstReg|out20_to_16[1] ;
; topLevel:tL|datapath:Data|instruction_register:InstReg|out25_to_0[18] ; Merged with topLevel:tL|datapath:Data|instruction_register:InstReg|out20_to_16[2] ;
; topLevel:tL|datapath:Data|instruction_register:InstReg|out25_to_0[19] ; Merged with topLevel:tL|datapath:Data|instruction_register:InstReg|out20_to_16[3] ;
; topLevel:tL|datapath:Data|instruction_register:InstReg|out25_to_0[20] ; Merged with topLevel:tL|datapath:Data|instruction_register:InstReg|out20_to_16[4] ;
; topLevel:tL|datapath:Data|instruction_register:InstReg|out25_to_0[21] ; Merged with topLevel:tL|datapath:Data|instruction_register:InstReg|out25_to_21[0] ;
; topLevel:tL|datapath:Data|instruction_register:InstReg|out25_to_0[22] ; Merged with topLevel:tL|datapath:Data|instruction_register:InstReg|out25_to_21[1] ;
; topLevel:tL|datapath:Data|instruction_register:InstReg|out25_to_0[23] ; Merged with topLevel:tL|datapath:Data|instruction_register:InstReg|out25_to_21[2] ;
; topLevel:tL|datapath:Data|instruction_register:InstReg|out25_to_0[24] ; Merged with topLevel:tL|datapath:Data|instruction_register:InstReg|out25_to_21[3] ;
; topLevel:tL|datapath:Data|instruction_register:InstReg|out25_to_0[25] ; Merged with topLevel:tL|datapath:Data|instruction_register:InstReg|out25_to_21[4] ;
; Total Number of Removed Registers = 107                               ;                                                                                   ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1406  ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 50    ;
; Number of registers using Asynchronous Clear ; 1310  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1216  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |toppiestLevel|topLevel:tL|datapath:Data|register_file:RegFile|regs[31][4]  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |toppiestLevel|topLevel:tL|datapath:Data|reg:PCReg|output[1]                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |toppiestLevel|topLevel:tL|datapath:Data|reg:PCReg|output[31]               ;
; 3:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |toppiestLevel|topLevel:tL|datapath:Data|reg:PCReg|output[2]                ;
; 32:1               ; 32 bits   ; 672 LEs       ; 64 LEs               ; 608 LEs                ; Yes        ; |toppiestLevel|topLevel:tL|datapath:Data|reg:RegHigh|output[19]             ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; Yes        ; |toppiestLevel|topLevel:tL|datapath:Data|register_file:RegFile|rd_data0[8]  ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; Yes        ; |toppiestLevel|topLevel:tL|datapath:Data|register_file:RegFile|rd_data1[17] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |toppiestLevel|topLevel:tL|datapath:Data|ALU_Control:ALUCtrl|Mux17          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |toppiestLevel|topLevel:tL|datapath:Data|mux4to1:RegBMux|output[1]          ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |toppiestLevel|topLevel:tL|datapath:Data|mux4to1:RegBMux|output[8]          ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |toppiestLevel|topLevel:tL|datapath:Data|mux4to1:RegBMux|output[30]         ;
; 4:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; No         ; |toppiestLevel|topLevel:tL|datapath:Data|Memory:Mem|dataOut[31]             ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |toppiestLevel|topLevel:tL|datapath:Data|Memory:Mem|dataOut[8]              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |toppiestLevel|topLevel:tL|datapath:Data|mux2to1:MemtoRegMux|output[20]     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |toppiestLevel|topLevel:tL|datapath:Data|ALU_Main:ALU|Add0                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |toppiestLevel|topLevel:tL|datapath:Data|ALU_Main:ALU|Add0                  ;
; 23:1               ; 7 bits    ; 105 LEs       ; 70 LEs               ; 35 LEs                 ; No         ; |toppiestLevel|topLevel:tL|datapath:Data|ALU_Main:ALU|Mux14                 ;
; 22:1               ; 8 bits    ; 112 LEs       ; 80 LEs               ; 32 LEs                 ; No         ; |toppiestLevel|topLevel:tL|datapath:Data|ALU_Main:ALU|Mux21                 ;
; 24:1               ; 4 bits    ; 64 LEs        ; 44 LEs               ; 20 LEs                 ; No         ; |toppiestLevel|topLevel:tL|datapath:Data|ALU_Main:ALU|Mux6                  ;
; 23:1               ; 4 bits    ; 60 LEs        ; 40 LEs               ; 20 LEs                 ; No         ; |toppiestLevel|topLevel:tL|datapath:Data|ALU_Main:ALU|Mux26                 ;
; 25:1               ; 2 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; No         ; |toppiestLevel|topLevel:tL|datapath:Data|ALU_Main:ALU|Mux3                  ;
; 24:1               ; 2 bits    ; 32 LEs        ; 22 LEs               ; 10 LEs                 ; No         ; |toppiestLevel|topLevel:tL|datapath:Data|ALU_Main:ALU|Mux29                 ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; No         ; |toppiestLevel|topLevel:tL|datapath:Data|ALU_Main:ALU|Add0                  ;
; 3:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |toppiestLevel|topLevel:tL|datapath:Data|ALU_Main:ALU|Add0                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for topLevel:tL|datapath:Data|Memory:Mem|RAM:Storage|altsyncram:altsyncram_component|altsyncram_0cs3:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: topLevel:tL|datapath:Data|reg:PCReg ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; width          ; 32    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: topLevel:tL|datapath:Data|reg:MemDataReg ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: topLevel:tL|datapath:Data|reg:RegA ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; width          ; 32    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: topLevel:tL|datapath:Data|reg:RegB ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; width          ; 32    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: topLevel:tL|datapath:Data|reg:ALUOut ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; width          ; 32    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: topLevel:tL|datapath:Data|reg:ScuffedOut ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: topLevel:tL|datapath:Data|reg:RegLow ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; width          ; 32    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: topLevel:tL|datapath:Data|reg:RegHigh ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; width          ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: topLevel:tL|datapath:Data|mux2to1:CodeMux ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: topLevel:tL|datapath:Data|mux2to1:RegDstMux ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; width          ; 5     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: topLevel:tL|datapath:Data|mux2to1:MemtoRegMux ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: topLevel:tL|datapath:Data|mux2to1:RegAMux ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: topLevel:tL|datapath:Data|mux3to1:PCSourceMux ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: topLevel:tL|datapath:Data|mux3to1:ALUMux ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: topLevel:tL|datapath:Data|mux4to1:RegBMux ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: topLevel:tL|datapath:Data|shift_left_2:ShiftLeftBMux ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: topLevel:tL|datapath:Data|shift_left_2:ShiftLeftPCMux ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; width          ; 28    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: topLevel:tL|datapath:Data|Memory:Mem|RAM:Storage|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                              ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                           ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                           ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                    ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                    ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                    ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                                    ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                           ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; INIT_FILE                          ; CurrentTestCase.mif  ; Untyped                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                    ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                           ;
; CBXI_PARAMETER                     ; altsyncram_0cs3      ; Untyped                                                           ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: topLevel:tL|datapath:Data|Memory:Mem|reg:InputPort0 ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: topLevel:tL|datapath:Data|Memory:Mem|reg:InputPort1 ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: topLevel:tL|datapath:Data|Memory:Mem|reg:OutputPort ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: topLevel:tL|datapath:Data|Memory:Mem|reg:BaddrDelay ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: topLevel:tL|datapath:Data|ALU_Main:ALU|lpm_mult:Mult1 ;
+------------------------------------------------+----------+--------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                       ;
+------------------------------------------------+----------+--------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                             ;
; LPM_WIDTHA                                     ; 32       ; Untyped                                    ;
; LPM_WIDTHB                                     ; 32       ; Untyped                                    ;
; LPM_WIDTHP                                     ; 64       ; Untyped                                    ;
; LPM_WIDTHR                                     ; 64       ; Untyped                                    ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                    ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                                    ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                    ;
; LATENCY                                        ; 0        ; Untyped                                    ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                    ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                    ;
; USE_EAB                                        ; OFF      ; Untyped                                    ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                    ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                    ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                    ;
; CBXI_PARAMETER                                 ; mult_qgs ; Untyped                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                    ;
+------------------------------------------------+----------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: topLevel:tL|datapath:Data|ALU_Main:ALU|lpm_mult:Mult0 ;
+------------------------------------------------+----------+--------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                       ;
+------------------------------------------------+----------+--------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                             ;
; LPM_WIDTHA                                     ; 32       ; Untyped                                    ;
; LPM_WIDTHB                                     ; 32       ; Untyped                                    ;
; LPM_WIDTHP                                     ; 64       ; Untyped                                    ;
; LPM_WIDTHR                                     ; 64       ; Untyped                                    ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                    ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                    ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                    ;
; LATENCY                                        ; 0        ; Untyped                                    ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                    ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                    ;
; USE_EAB                                        ; OFF      ; Untyped                                    ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                    ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                    ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                    ;
; CBXI_PARAMETER                                 ; mult_tns ; Untyped                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                    ;
+------------------------------------------------+----------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                             ;
+-------------------------------------------+----------------------------------------------------------------------------------+
; Name                                      ; Value                                                                            ;
+-------------------------------------------+----------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                                ;
; Entity Instance                           ; topLevel:tL|datapath:Data|Memory:Mem|RAM:Storage|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                      ;
;     -- WIDTH_A                            ; 32                                                                               ;
;     -- NUMWORDS_A                         ; 256                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                ;
;     -- NUMWORDS_B                         ; 0                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                        ;
+-------------------------------------------+----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                ;
+---------------------------------------+-------------------------------------------------------+
; Name                                  ; Value                                                 ;
+---------------------------------------+-------------------------------------------------------+
; Number of entity instances            ; 2                                                     ;
; Entity Instance                       ; topLevel:tL|datapath:Data|ALU_Main:ALU|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 32                                                    ;
;     -- LPM_WIDTHB                     ; 32                                                    ;
;     -- LPM_WIDTHP                     ; 64                                                    ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                    ;
;     -- USE_EAB                        ; OFF                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                    ;
; Entity Instance                       ; topLevel:tL|datapath:Data|ALU_Main:ALU|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 32                                                    ;
;     -- LPM_WIDTHB                     ; 32                                                    ;
;     -- LPM_WIDTHP                     ; 64                                                    ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                    ;
;     -- USE_EAB                        ; OFF                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                    ;
+---------------------------------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "topLevel:tL|datapath:Data|Memory:Mem|reg:BaddrDelay" ;
+--------+-------+----------+-----------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                             ;
+--------+-------+----------+-----------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                        ;
+--------+-------+----------+-----------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "topLevel:tL|datapath:Data|Memory:Mem|reg:OutputPort" ;
+------+-------+----------+-------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                               ;
+------+-------+----------+-------------------------------------------------------+
; rst  ; Input ; Info     ; Stuck at GND                                          ;
+------+-------+----------+-------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "topLevel:tL|datapath:Data|Memory:Mem|reg:InputPort1" ;
+------+-------+----------+-------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                               ;
+------+-------+----------+-------------------------------------------------------+
; rst  ; Input ; Info     ; Stuck at GND                                          ;
+------+-------+----------+-------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "topLevel:tL|datapath:Data|Memory:Mem|reg:InputPort0" ;
+------+-------+----------+-------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                               ;
+------+-------+----------+-------------------------------------------------------+
; rst  ; Input ; Info     ; Stuck at GND                                          ;
+------+-------+----------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "topLevel:tL|datapath:Data|shift_left_2:ShiftLeftPCMux" ;
+---------------+-------+----------+------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                        ;
+---------------+-------+----------+------------------------------------------------+
; input[27..26] ; Input ; Info     ; Stuck at GND                                   ;
+---------------+-------+----------+------------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "topLevel:tL|datapath:Data|mux4to1:RegBMux" ;
+---------------+-------+----------+------------------------------------+
; Port          ; Type  ; Severity ; Details                            ;
+---------------+-------+----------+------------------------------------+
; input2[31..3] ; Input ; Info     ; Stuck at GND                       ;
; input2[1..0]  ; Input ; Info     ; Stuck at GND                       ;
; input2[2]     ; Input ; Info     ; Stuck at VCC                       ;
+---------------+-------+----------+------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "topLevel:tL|datapath:Data|reg:ScuffedOut" ;
+--------+-------+----------+------------------------------------------+
; Port   ; Type  ; Severity ; Details                                  ;
+--------+-------+----------+------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                             ;
+--------+-------+----------+------------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "topLevel:tL|datapath:Data|reg:ALUOut" ;
+--------+-------+----------+--------------------------------------+
; Port   ; Type  ; Severity ; Details                              ;
+--------+-------+----------+--------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                         ;
+--------+-------+----------+--------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "topLevel:tL|datapath:Data|reg:RegB" ;
+--------+-------+----------+------------------------------------+
; Port   ; Type  ; Severity ; Details                            ;
+--------+-------+----------+------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                       ;
+--------+-------+----------+------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "topLevel:tL|datapath:Data|reg:RegA"                                                   ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "topLevel:tL|datapath:Data|reg:MemDataReg" ;
+--------+-------+----------+------------------------------------------+
; Port   ; Type  ; Severity ; Details                                  ;
+--------+-------+----------+------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                             ;
+--------+-------+----------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "topLevel:tL"                                                                                ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; leds[31..12] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 34                          ;
; cycloneiii_ff         ; 1406                        ;
;     CLR               ; 190                         ;
;     ENA               ; 96                          ;
;     ENA CLR           ; 1070                        ;
;     ENA CLR SLD       ; 50                          ;
; cycloneiii_lcell_comb ; 3083                        ;
;     arith             ; 292                         ;
;         2 data inputs ; 38                          ;
;         3 data inputs ; 254                         ;
;     normal            ; 2791                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 20                          ;
;         2 data inputs ; 66                          ;
;         3 data inputs ; 360                         ;
;         4 data inputs ; 2343                        ;
; cycloneiii_mac_mult   ; 8                           ;
; cycloneiii_mac_out    ; 8                           ;
; cycloneiii_ram_block  ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 22.00                       ;
; Average LUT depth     ; 8.49                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:08     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Thu Nov 30 21:29:01 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Final_Project -c Final_Project
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/toppiestlevel/toppiestlevel.vhd
    Info (12022): Found design unit 1: toppiestLevel-logic File: C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/ToppiestLevel/toppiestLevel.vhd Line: 14
    Info (12023): Found entity 1: toppiestLevel File: C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/ToppiestLevel/toppiestLevel.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/toppiestlevel/decoder7seg.vhd
    Info (12022): Found design unit 1: decoder7seg-BHV File: C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/ToppiestLevel/decoder7seg.vhd Line: 10
    Info (12023): Found entity 1: decoder7seg File: C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/ToppiestLevel/decoder7seg.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/toplevel/toplevel_tb.vhd
    Info (12022): Found design unit 1: topLevel_tb-logic File: C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/TopLevel/topLevel_tb.vhd Line: 8
    Info (12023): Found entity 1: topLevel_tb File: C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/TopLevel/topLevel_tb.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/toplevel/toplevel.vhd
    Info (12022): Found design unit 1: topLevel-logic File: C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/TopLevel/topLevel.vhd Line: 15
    Info (12023): Found entity 1: topLevel File: C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/TopLevel/topLevel.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/register file/register_file.vhd
    Info (12022): Found design unit 1: register_file-logic File: C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Register File/register_file.vhd Line: 24
    Info (12023): Found entity 1: register_file File: C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Register File/register_file.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/memory/memory.vhd
    Info (12022): Found design unit 1: Memory-logic File: C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd Line: 26
    Info (12023): Found entity 1: Memory File: C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file /users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/instruction register/instruction_register.vhd
    Info (12022): Found design unit 1: instruction_register-logic File: C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Instruction Register/instruction_register.vhd Line: 19
    Info (12023): Found entity 1: instruction_register File: C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Instruction Register/instruction_register.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/generic components/zero_extend.vhd
    Info (12022): Found design unit 1: zero_extend-logic File: C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/zero_extend.vhd Line: 12
    Info (12023): Found entity 1: zero_extend File: C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/zero_extend.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/generic components/sign_extend.vhd
    Info (12022): Found design unit 1: sign_extend-logic File: C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/sign_extend.vhd Line: 13
    Info (12023): Found entity 1: sign_extend File: C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/sign_extend.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/generic components/shift_left_2.vhd
    Info (12022): Found design unit 1: shift_left_2-logic File: C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/shift_left_2.vhd Line: 15
    Info (12023): Found entity 1: shift_left_2 File: C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/shift_left_2.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/generic components/reg.vhd
    Info (12022): Found design unit 1: reg-logic File: C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/reg.vhd Line: 16
    Info (12023): Found entity 1: reg File: C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/reg.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/generic components/mux4to1.vhd
    Info (12022): Found design unit 1: mux4to1-logic File: C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/mux4to1.vhd Line: 20
    Info (12023): Found entity 1: mux4to1 File: C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/mux4to1.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/generic components/mux3to1.vhd
    Info (12022): Found design unit 1: mux3to1-logic File: C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/mux3to1.vhd Line: 19
    Info (12023): Found entity 1: mux3to1 File: C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/mux3to1.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/generic components/mux2to1.vhd
    Info (12022): Found design unit 1: mux2to1-logic File: C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/mux2to1.vhd Line: 18
    Info (12023): Found entity 1: mux2to1 File: C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/mux2to1.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/generic components/concat.vhd
    Info (12022): Found design unit 1: concat-logic File: C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/concat.vhd Line: 13
    Info (12023): Found entity 1: concat File: C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/concat.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/datapath/datapath.vhd
    Info (12022): Found design unit 1: datapath-logic File: C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Datapath/Datapath.vhd Line: 41
    Info (12023): Found entity 1: datapath File: C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Datapath/Datapath.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/controller/controller.vhd
    Info (12022): Found design unit 1: controller-logic File: C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Controller/controller.vhd Line: 33
    Info (12023): Found entity 1: controller File: C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Controller/controller.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/alu_control/alu_control.vhd
    Info (12022): Found design unit 1: ALU_Control-logic File: C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/ALU_Control/ALU_Control.vhd Line: 22
    Info (12023): Found entity 1: ALU_Control File: C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/ALU_Control/ALU_Control.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file /users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/alu/alu_main.vhd
    Info (12022): Found design unit 1: ALU_Main-logic File: C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/ALU/ALU_Main.vhd Line: 38
    Info (12023): Found entity 1: ALU_Main File: C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/ALU/ALU_Main.vhd Line: 28
Info (12021): Found 2 design units, including 1 entities, in source file ram.vhd
    Info (12022): Found design unit 1: ram-SYN File: C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/QProject/RAM.vhd Line: 55
    Info (12023): Found entity 1: RAM File: C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/QProject/RAM.vhd Line: 43
Info (12127): Elaborating entity "toppiestLevel" for the top level hierarchy
Info (12128): Elaborating entity "topLevel" for hierarchy "topLevel:tL" File: C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/ToppiestLevel/toppiestLevel.vhd Line: 26
Info (12128): Elaborating entity "controller" for hierarchy "topLevel:tL|controller:Control" File: C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/TopLevel/topLevel.vhd Line: 21
Info (12128): Elaborating entity "datapath" for hierarchy "topLevel:tL|datapath:Data" File: C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/TopLevel/topLevel.vhd Line: 43
Warning (10036): Verilog HDL or VHDL warning at Datapath.vhd(65): object "RegA_to_AMux" assigned a value but never read File: C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Datapath/Datapath.vhd Line: 65
Info (12128): Elaborating entity "reg" for hierarchy "topLevel:tL|datapath:Data|reg:PCReg" File: C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Datapath/Datapath.vhd Line: 105
Warning (10492): VHDL Process Statement warning at reg.vhd(22): signal "enable" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/reg.vhd Line: 22
Info (12128): Elaborating entity "mux2to1" for hierarchy "topLevel:tL|datapath:Data|mux2to1:CodeMux" File: C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Datapath/Datapath.vhd Line: 186
Info (12128): Elaborating entity "mux2to1" for hierarchy "topLevel:tL|datapath:Data|mux2to1:RegDstMux" File: C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Datapath/Datapath.vhd Line: 194
Info (12128): Elaborating entity "mux3to1" for hierarchy "topLevel:tL|datapath:Data|mux3to1:PCSourceMux" File: C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Datapath/Datapath.vhd Line: 223
Info (12128): Elaborating entity "mux4to1" for hierarchy "topLevel:tL|datapath:Data|mux4to1:RegBMux" File: C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Datapath/Datapath.vhd Line: 243
Info (12128): Elaborating entity "zero_extend" for hierarchy "topLevel:tL|datapath:Data|zero_extend:ZeroExtend" File: C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Datapath/Datapath.vhd Line: 258
Info (12128): Elaborating entity "sign_extend" for hierarchy "topLevel:tL|datapath:Data|sign_extend:SignExtend" File: C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Datapath/Datapath.vhd Line: 264
Info (12128): Elaborating entity "shift_left_2" for hierarchy "topLevel:tL|datapath:Data|shift_left_2:ShiftLeftBMux" File: C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Datapath/Datapath.vhd Line: 271
Info (12128): Elaborating entity "shift_left_2" for hierarchy "topLevel:tL|datapath:Data|shift_left_2:ShiftLeftPCMux" File: C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Datapath/Datapath.vhd Line: 277
Info (12128): Elaborating entity "concat" for hierarchy "topLevel:tL|datapath:Data|concat:PCConcat" File: C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Datapath/Datapath.vhd Line: 286
Info (12128): Elaborating entity "Memory" for hierarchy "topLevel:tL|datapath:Data|Memory:Mem" File: C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Datapath/Datapath.vhd Line: 299
Warning (10492): VHDL Process Statement warning at Memory.vhd(103): signal "SIG_baddr_delay" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd Line: 103
Warning (10492): VHDL Process Statement warning at Memory.vhd(104): signal "SIG_inPort_0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd Line: 104
Warning (10492): VHDL Process Statement warning at Memory.vhd(106): signal "SIG_baddr_delay" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd Line: 106
Warning (10492): VHDL Process Statement warning at Memory.vhd(107): signal "SIG_inPort_1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd Line: 107
Info (12128): Elaborating entity "RAM" for hierarchy "topLevel:tL|datapath:Data|Memory:Mem|RAM:Storage" File: C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd Line: 37
Info (12128): Elaborating entity "altsyncram" for hierarchy "topLevel:tL|datapath:Data|Memory:Mem|RAM:Storage|altsyncram:altsyncram_component" File: C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/QProject/RAM.vhd Line: 62
Info (12130): Elaborated megafunction instantiation "topLevel:tL|datapath:Data|Memory:Mem|RAM:Storage|altsyncram:altsyncram_component" File: C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/QProject/RAM.vhd Line: 62
Info (12133): Instantiated megafunction "topLevel:tL|datapath:Data|Memory:Mem|RAM:Storage|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/QProject/RAM.vhd Line: 62
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "CurrentTestCase.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0cs3.tdf
    Info (12023): Found entity 1: altsyncram_0cs3 File: C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/QProject/db/altsyncram_0cs3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_0cs3" for hierarchy "topLevel:tL|datapath:Data|Memory:Mem|RAM:Storage|altsyncram:altsyncram_component|altsyncram_0cs3:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "instruction_register" for hierarchy "topLevel:tL|datapath:Data|instruction_register:InstReg" File: C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Datapath/Datapath.vhd Line: 315
Warning (10492): VHDL Process Statement warning at instruction_register.vhd(31): signal "IR_Write" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Instruction Register/instruction_register.vhd Line: 31
Info (12128): Elaborating entity "register_file" for hierarchy "topLevel:tL|datapath:Data|register_file:RegFile" File: C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Datapath/Datapath.vhd Line: 329
Info (12128): Elaborating entity "ALU_Control" for hierarchy "topLevel:tL|datapath:Data|ALU_Control:ALUCtrl" File: C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Datapath/Datapath.vhd Line: 344
Info (12128): Elaborating entity "ALU_Main" for hierarchy "topLevel:tL|datapath:Data|ALU_Main:ALU" File: C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Datapath/Datapath.vhd Line: 355
Info (12128): Elaborating entity "decoder7seg" for hierarchy "decoder7seg:dC0" File: C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/ToppiestLevel/toppiestLevel.vhd Line: 36
Info (278001): Inferred 2 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "topLevel:tL|datapath:Data|ALU_Main:ALU|Mult1" File: C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/ALU/ALU_Main.vhd Line: 240
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "topLevel:tL|datapath:Data|ALU_Main:ALU|Mult0" File: C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/ALU/ALU_Main.vhd Line: 234
Info (12130): Elaborated megafunction instantiation "topLevel:tL|datapath:Data|ALU_Main:ALU|lpm_mult:Mult1" File: C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/ALU/ALU_Main.vhd Line: 240
Info (12133): Instantiated megafunction "topLevel:tL|datapath:Data|ALU_Main:ALU|lpm_mult:Mult1" with the following parameter: File: C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/ALU/ALU_Main.vhd Line: 240
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_qgs.tdf
    Info (12023): Found entity 1: mult_qgs File: C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/QProject/db/mult_qgs.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "topLevel:tL|datapath:Data|ALU_Main:ALU|lpm_mult:Mult0" File: C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/ALU/ALU_Main.vhd Line: 234
Info (12133): Instantiated megafunction "topLevel:tL|datapath:Data|ALU_Main:ALU|lpm_mult:Mult0" with the following parameter: File: C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/ALU/ALU_Main.vhd Line: 234
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_tns.tdf
    Info (12023): Found entity 1: mult_tns File: C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/QProject/db/mult_tns.tdf Line: 31
Info (13014): Ignored 470 buffer(s)
    Info (13019): Ignored 470 SOFT buffer(s)
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 4401 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 13 input pins
    Info (21059): Implemented 21 output pins
    Info (21061): Implemented 4319 logic cells
    Info (21064): Implemented 32 RAM segments
    Info (21062): Implemented 16 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 4893 megabytes
    Info: Processing ended: Thu Nov 30 21:29:19 2023
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:21


