<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p5047" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_5047{left:492px;bottom:69px;letter-spacing:0.1px;word-spacing:-0.02px;}
#t2_5047{left:803px;bottom:69px;letter-spacing:0.1px;word-spacing:-0.09px;}
#t3_5047{left:802px;bottom:1141px;letter-spacing:-0.18px;}
#t4_5047{left:69px;bottom:1089px;letter-spacing:0.11px;word-spacing:-0.04px;}
#t5_5047{left:247px;bottom:1089px;letter-spacing:0.1px;}
#t6_5047{left:87px;bottom:1076px;letter-spacing:0.1px;}
#t7_5047{left:136px;bottom:1076px;letter-spacing:0.1px;}
#t8_5047{left:87px;bottom:1062px;letter-spacing:0.1px;}
#t9_5047{left:218px;bottom:1062px;letter-spacing:0.09px;word-spacing:0.1px;}
#ta_5047{left:87px;bottom:1048px;letter-spacing:0.1px;word-spacing:0.01px;}
#tb_5047{left:132px;bottom:1048px;letter-spacing:0.09px;word-spacing:0.05px;}
#tc_5047{left:69px;bottom:1034px;letter-spacing:0.09px;}
#td_5047{left:87px;bottom:1021px;letter-spacing:0.1px;}
#te_5047{left:202px;bottom:1021px;letter-spacing:0.1px;word-spacing:0.01px;}
#tf_5047{left:69px;bottom:1007px;letter-spacing:0.09px;}
#tg_5047{left:87px;bottom:993px;letter-spacing:0.09px;}
#th_5047{left:191px;bottom:993px;letter-spacing:0.09px;}
#ti_5047{left:106px;bottom:979px;letter-spacing:0.09px;word-spacing:-1.18px;}
#tj_5047{left:106px;bottom:966px;letter-spacing:0.1px;}
#tk_5047{left:69px;bottom:952px;letter-spacing:0.1px;}
#tl_5047{left:108px;bottom:952px;letter-spacing:0.1px;}
#tm_5047{left:69px;bottom:915px;}
#tn_5047{left:69px;bottom:900px;letter-spacing:0.09px;}
#to_5047{left:179px;bottom:900px;letter-spacing:0.1px;}
#tp_5047{left:69px;bottom:886px;letter-spacing:0.1px;}
#tq_5047{left:87px;bottom:872px;letter-spacing:0.1px;}
#tr_5047{left:168px;bottom:872px;letter-spacing:0.1px;}
#ts_5047{left:87px;bottom:859px;letter-spacing:0.11px;word-spacing:-0.01px;}
#tt_5047{left:197px;bottom:859px;letter-spacing:0.09px;word-spacing:0.01px;}
#tu_5047{left:69px;bottom:845px;letter-spacing:0.09px;}
#tv_5047{left:195px;bottom:845px;letter-spacing:0.09px;word-spacing:0.1px;}
#tw_5047{left:69px;bottom:831px;letter-spacing:0.1px;word-spacing:-0.05px;}
#tx_5047{left:232px;bottom:831px;letter-spacing:0.1px;word-spacing:0.01px;}
#ty_5047{left:69px;bottom:817px;letter-spacing:0.09px;}
#tz_5047{left:87px;bottom:804px;letter-spacing:0.1px;}
#t10_5047{left:171px;bottom:804px;letter-spacing:0.09px;word-spacing:-0.04px;}
#t11_5047{left:69px;bottom:790px;letter-spacing:0.09px;}
#t12_5047{left:252px;bottom:790px;letter-spacing:0.09px;word-spacing:0.04px;}
#t13_5047{left:124px;bottom:776px;letter-spacing:0.09px;word-spacing:0.01px;}
#t14_5047{left:124px;bottom:762px;letter-spacing:0.1px;}
#t15_5047{left:69px;bottom:749px;letter-spacing:0.09px;}
#t16_5047{left:282px;bottom:749px;letter-spacing:0.1px;}
#t17_5047{left:69px;bottom:735px;letter-spacing:0.09px;}
#t18_5047{left:214px;bottom:735px;letter-spacing:0.1px;}
#t19_5047{left:69px;bottom:721px;letter-spacing:0.1px;word-spacing:-0.02px;}
#t1a_5047{left:87px;bottom:707px;letter-spacing:0.1px;}
#t1b_5047{left:168px;bottom:707px;letter-spacing:0.1px;}
#t1c_5047{left:87px;bottom:694px;letter-spacing:0.1px;}
#t1d_5047{left:201px;bottom:694px;letter-spacing:0.09px;}
#t1e_5047{left:69px;bottom:680px;letter-spacing:0.1px;word-spacing:-0.03px;}
#t1f_5047{left:217px;bottom:680px;letter-spacing:0.1px;}
#t1g_5047{left:87px;bottom:666px;letter-spacing:0.1px;}
#t1h_5047{left:162px;bottom:666px;letter-spacing:0.1px;}
#t1i_5047{left:87px;bottom:652px;letter-spacing:0.1px;}
#t1j_5047{left:191px;bottom:652px;letter-spacing:0.1px;}
#t1k_5047{left:69px;bottom:639px;letter-spacing:0.11px;}
#t1l_5047{left:87px;bottom:625px;letter-spacing:0.09px;word-spacing:-0.03px;}
#t1m_5047{left:233px;bottom:625px;letter-spacing:0.1px;word-spacing:0.01px;}
#t1n_5047{left:69px;bottom:611px;letter-spacing:0.11px;}
#t1o_5047{left:87px;bottom:597px;letter-spacing:0.09px;}
#t1p_5047{left:251px;bottom:597px;letter-spacing:0.1px;}
#t1q_5047{left:69px;bottom:584px;letter-spacing:0.1px;}
#t1r_5047{left:145px;bottom:584px;letter-spacing:0.1px;word-spacing:0.01px;}
#t1s_5047{left:69px;bottom:570px;letter-spacing:0.1px;word-spacing:0.01px;}
#t1t_5047{left:146px;bottom:570px;letter-spacing:0.09px;}
#t1u_5047{left:69px;bottom:556px;letter-spacing:0.1px;}
#t1v_5047{left:87px;bottom:542px;letter-spacing:0.1px;}
#t1w_5047{left:237px;bottom:542px;letter-spacing:0.1px;}
#t1x_5047{left:87px;bottom:529px;letter-spacing:0.1px;}
#t1y_5047{left:144px;bottom:529px;letter-spacing:0.09px;word-spacing:0.01px;}
#t1z_5047{left:87px;bottom:515px;letter-spacing:0.09px;}
#t20_5047{left:179px;bottom:515px;letter-spacing:0.09px;word-spacing:0.01px;}
#t21_5047{left:87px;bottom:501px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t22_5047{left:165px;bottom:501px;letter-spacing:0.1px;}
#t23_5047{left:87px;bottom:487px;letter-spacing:0.1px;}
#t24_5047{left:106px;bottom:474px;letter-spacing:0.11px;word-spacing:-0.1px;}
#t25_5047{left:198px;bottom:474px;letter-spacing:0.09px;word-spacing:0.01px;}
#t26_5047{left:106px;bottom:460px;letter-spacing:0.1px;word-spacing:0.01px;}
#t27_5047{left:199px;bottom:460px;letter-spacing:0.09px;word-spacing:0.01px;}
#t28_5047{left:87px;bottom:446px;letter-spacing:0.09px;}
#t29_5047{left:193px;bottom:446px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2a_5047{left:87px;bottom:432px;letter-spacing:0.11px;word-spacing:-0.1px;}
#t2b_5047{left:177px;bottom:432px;letter-spacing:0.1px;}
#t2c_5047{left:87px;bottom:419px;letter-spacing:0.12px;}
#t2d_5047{left:156px;bottom:419px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2e_5047{left:87px;bottom:405px;letter-spacing:0.11px;word-spacing:-0.1px;}
#t2f_5047{left:180px;bottom:405px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2g_5047{left:87px;bottom:391px;letter-spacing:0.12px;word-spacing:-0.1px;}
#t2h_5047{left:155px;bottom:391px;letter-spacing:0.1px;}
#t2i_5047{left:87px;bottom:377px;letter-spacing:0.1px;}
#t2j_5047{left:208px;bottom:377px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2k_5047{left:87px;bottom:364px;letter-spacing:0.09px;}
#t2l_5047{left:179px;bottom:364px;letter-spacing:0.1px;word-spacing:0.09px;}
#t2m_5047{left:87px;bottom:350px;letter-spacing:0.09px;}
#t2n_5047{left:197px;bottom:350px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2o_5047{left:87px;bottom:336px;letter-spacing:0.1px;word-spacing:0.01px;}
#t2p_5047{left:181px;bottom:336px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2q_5047{left:87px;bottom:322px;letter-spacing:0.1px;}
#t2r_5047{left:139px;bottom:322px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2s_5047{left:87px;bottom:309px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t2t_5047{left:176px;bottom:309px;letter-spacing:0.1px;}
#t2u_5047{left:87px;bottom:295px;letter-spacing:0.1px;}
#t2v_5047{left:235px;bottom:295px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2w_5047{left:69px;bottom:281px;letter-spacing:0.11px;}
#t2x_5047{left:87px;bottom:267px;letter-spacing:0.1px;}
#t2y_5047{left:183px;bottom:267px;letter-spacing:0.1px;}
#t2z_5047{left:87px;bottom:254px;letter-spacing:0.09px;}
#t30_5047{left:143px;bottom:254px;letter-spacing:0.09px;word-spacing:0.01px;}
#t31_5047{left:87px;bottom:240px;letter-spacing:0.09px;}
#t32_5047{left:157px;bottom:240px;letter-spacing:0.09px;}
#t33_5047{left:87px;bottom:226px;letter-spacing:0.09px;}
#t34_5047{left:113px;bottom:226px;letter-spacing:0.09px;}
#t35_5047{left:87px;bottom:212px;letter-spacing:0.1px;}
#t36_5047{left:196px;bottom:212px;letter-spacing:0.09px;word-spacing:0.01px;}
#t37_5047{left:69px;bottom:199px;letter-spacing:0.11px;}
#t38_5047{left:118px;bottom:199px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t39_5047{left:87px;bottom:185px;letter-spacing:0.09px;}
#t3a_5047{left:143px;bottom:185px;letter-spacing:0.09px;word-spacing:0.01px;}
#t3b_5047{left:87px;bottom:171px;letter-spacing:0.1px;}
#t3c_5047{left:188px;bottom:171px;letter-spacing:0.1px;word-spacing:0.09px;}
#t3d_5047{left:69px;bottom:157px;letter-spacing:0.11px;}
#t3e_5047{left:87px;bottom:144px;letter-spacing:0.11px;}
#t3f_5047{left:151px;bottom:144px;letter-spacing:0.1px;}
#t3g_5047{left:87px;bottom:130px;letter-spacing:0.09px;}
#t3h_5047{left:185px;bottom:130px;letter-spacing:0.1px;}
#t3i_5047{left:87px;bottom:116px;letter-spacing:0.1px;word-spacing:0.01px;}
#t3j_5047{left:154px;bottom:116px;letter-spacing:0.09px;}
#t3k_5047{left:490px;bottom:1089px;letter-spacing:0.09px;}
#t3l_5047{left:567px;bottom:1089px;letter-spacing:0.09px;word-spacing:0.01px;}
#t3m_5047{left:490px;bottom:1076px;letter-spacing:0.1px;word-spacing:0.01px;}
#t3n_5047{left:572px;bottom:1076px;letter-spacing:0.1px;}
#t3o_5047{left:490px;bottom:1062px;letter-spacing:0.11px;}
#t3p_5047{left:664px;bottom:1062px;letter-spacing:0.09px;word-spacing:0.01px;}
#t3q_5047{left:490px;bottom:1048px;letter-spacing:0.1px;}
#t3r_5047{left:594px;bottom:1048px;letter-spacing:0.09px;word-spacing:0.1px;}
#t3s_5047{left:490px;bottom:1034px;letter-spacing:0.1px;}
#t3t_5047{left:587px;bottom:1034px;letter-spacing:0.09px;word-spacing:0.01px;}
#t3u_5047{left:490px;bottom:1021px;letter-spacing:0.1px;}
#t3v_5047{left:508px;bottom:1007px;letter-spacing:0.09px;}
#t3w_5047{left:620px;bottom:1007px;letter-spacing:0.1px;}
#t3x_5047{left:472px;bottom:993px;letter-spacing:0.09px;}
#t3y_5047{left:545px;bottom:993px;letter-spacing:0.09px;word-spacing:0.03px;}
#t3z_5047{left:472px;bottom:979px;letter-spacing:0.09px;word-spacing:0.01px;}
#t40_5047{left:534px;bottom:979px;letter-spacing:0.1px;}
#t41_5047{left:472px;bottom:966px;letter-spacing:0.09px;word-spacing:0.01px;}
#t42_5047{left:560px;bottom:966px;letter-spacing:0.09px;word-spacing:0.01px;}
#t43_5047{left:472px;bottom:952px;letter-spacing:0.09px;word-spacing:-0.11px;}
#t44_5047{left:527px;bottom:938px;letter-spacing:0.09px;word-spacing:0.01px;}
#t45_5047{left:472px;bottom:924px;letter-spacing:0.09px;}
#t46_5047{left:559px;bottom:924px;letter-spacing:0.1px;}
#t47_5047{left:472px;bottom:911px;letter-spacing:0.1px;}
#t48_5047{left:490px;bottom:897px;letter-spacing:0.1px;}
#t49_5047{left:720px;bottom:897px;letter-spacing:0.08px;}
#t4a_5047{left:508px;bottom:883px;letter-spacing:0.1px;}
#t4b_5047{left:472px;bottom:869px;letter-spacing:0.1px;}
#t4c_5047{left:490px;bottom:856px;letter-spacing:0.09px;}
#t4d_5047{left:594px;bottom:856px;letter-spacing:0.09px;word-spacing:0.01px;}
#t4e_5047{left:472px;bottom:842px;letter-spacing:0.11px;}
#t4f_5047{left:490px;bottom:828px;letter-spacing:0.09px;}
#t4g_5047{left:594px;bottom:828px;letter-spacing:0.1px;}
#t4h_5047{left:472px;bottom:814px;letter-spacing:0.1px;}
#t4i_5047{left:527px;bottom:801px;letter-spacing:0.09px;}
#t4j_5047{left:567px;bottom:801px;letter-spacing:0.09px;}
#t4k_5047{left:472px;bottom:787px;letter-spacing:0.09px;word-spacing:0.01px;}
#t4l_5047{left:553px;bottom:787px;letter-spacing:0.09px;word-spacing:0.01px;}
#t4m_5047{left:527px;bottom:773px;letter-spacing:0.09px;word-spacing:0.01px;}
#t4n_5047{left:472px;bottom:759px;letter-spacing:0.09px;word-spacing:0.01px;}
#t4o_5047{left:585px;bottom:759px;letter-spacing:0.1px;}
#t4p_5047{left:472px;bottom:746px;letter-spacing:0.09px;}
#t4q_5047{left:587px;bottom:746px;letter-spacing:0.09px;word-spacing:0.01px;}
#t4r_5047{left:472px;bottom:732px;letter-spacing:0.1px;}
#t4s_5047{left:559px;bottom:732px;letter-spacing:0.09px;word-spacing:0.03px;}
#t4t_5047{left:527px;bottom:718px;letter-spacing:0.09px;}
#t4u_5047{left:472px;bottom:704px;letter-spacing:0.1px;}
#t4v_5047{left:567px;bottom:704px;letter-spacing:0.09px;word-spacing:0.01px;}
#t4w_5047{left:472px;bottom:691px;letter-spacing:0.1px;}
#t4x_5047{left:567px;bottom:691px;letter-spacing:0.1px;word-spacing:0.01px;}
#t4y_5047{left:472px;bottom:677px;letter-spacing:0.1px;}
#t4z_5047{left:569px;bottom:677px;letter-spacing:0.1px;}
#t50_5047{left:472px;bottom:663px;letter-spacing:0.11px;}
#t51_5047{left:684px;bottom:663px;letter-spacing:0.09px;word-spacing:0.01px;}
#t52_5047{left:472px;bottom:649px;letter-spacing:0.1px;}
#t53_5047{left:606px;bottom:649px;letter-spacing:0.1px;}
#t54_5047{left:472px;bottom:636px;letter-spacing:0.09px;word-spacing:0.01px;}
#t55_5047{left:600px;bottom:636px;letter-spacing:0.1px;}
#t56_5047{left:472px;bottom:622px;letter-spacing:0.09px;}
#t57_5047{left:623px;bottom:622px;letter-spacing:0.1px;word-spacing:0.01px;}
#t58_5047{left:472px;bottom:585px;}
#t59_5047{left:472px;bottom:570px;letter-spacing:0.08px;word-spacing:0.01px;}
#t5a_5047{left:490px;bottom:556px;letter-spacing:0.09px;}
#t5b_5047{left:597px;bottom:556px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t5c_5047{left:490px;bottom:542px;letter-spacing:0.09px;}
#t5d_5047{left:576px;bottom:542px;letter-spacing:0.09px;word-spacing:0.1px;}
#t5e_5047{left:490px;bottom:529px;letter-spacing:0.1px;}
#t5f_5047{left:590px;bottom:529px;letter-spacing:0.1px;}
#t5g_5047{left:472px;bottom:515px;letter-spacing:0.12px;}
#t5h_5047{left:569px;bottom:515px;letter-spacing:0.09px;word-spacing:0.01px;}
#t5i_5047{left:527px;bottom:501px;letter-spacing:0.09px;word-spacing:0.01px;}
#t5j_5047{left:527px;bottom:487px;letter-spacing:0.09px;word-spacing:0.01px;}
#t5k_5047{left:472px;bottom:474px;letter-spacing:0.12px;}
#t5l_5047{left:567px;bottom:474px;letter-spacing:0.09px;word-spacing:0.01px;}
#t5m_5047{left:527px;bottom:460px;letter-spacing:0.09px;word-spacing:0.01px;}
#t5n_5047{left:527px;bottom:446px;letter-spacing:0.09px;word-spacing:0.01px;}
#t5o_5047{left:472px;bottom:432px;letter-spacing:0.09px;word-spacing:-0.04px;}
#t5p_5047{left:490px;bottom:419px;letter-spacing:0.09px;}
#t5q_5047{left:561px;bottom:419px;letter-spacing:0.1px;}
#t5r_5047{left:490px;bottom:405px;letter-spacing:0.08px;word-spacing:0.01px;}
#t5s_5047{left:540px;bottom:405px;letter-spacing:0.09px;word-spacing:0.01px;}
#t5t_5047{left:472px;bottom:391px;letter-spacing:0.1px;word-spacing:-0.04px;}
#t5u_5047{left:490px;bottom:377px;letter-spacing:0.09px;word-spacing:-0.03px;}
#t5v_5047{left:649px;bottom:377px;letter-spacing:0.09px;word-spacing:0.01px;}
#t5w_5047{left:490px;bottom:364px;letter-spacing:0.09px;}
#t5x_5047{left:561px;bottom:364px;letter-spacing:0.09px;}
#t5y_5047{left:490px;bottom:350px;letter-spacing:0.08px;word-spacing:0.01px;}
#t5z_5047{left:540px;bottom:350px;letter-spacing:0.09px;word-spacing:0.01px;}
#t60_5047{left:490px;bottom:336px;letter-spacing:0.09px;}
#t61_5047{left:729px;bottom:336px;letter-spacing:0.1px;}
#t62_5047{left:490px;bottom:322px;letter-spacing:0.1px;}
#t63_5047{left:588px;bottom:322px;letter-spacing:0.1px;}
#t64_5047{left:490px;bottom:309px;letter-spacing:0.1px;word-spacing:0.01px;}
#t65_5047{left:584px;bottom:309px;letter-spacing:0.1px;}
#t66_5047{left:490px;bottom:295px;letter-spacing:0.09px;word-spacing:0.01px;}
#t67_5047{left:633px;bottom:295px;letter-spacing:0.1px;}
#t68_5047{left:472px;bottom:281px;letter-spacing:0.1px;}
#t69_5047{left:566px;bottom:281px;letter-spacing:0.09px;}
#t6a_5047{left:527px;bottom:267px;letter-spacing:0.09px;word-spacing:0.01px;}
#t6b_5047{left:472px;bottom:254px;letter-spacing:0.1px;}
#t6c_5047{left:566px;bottom:254px;letter-spacing:0.09px;word-spacing:0.01px;}
#t6d_5047{left:527px;bottom:240px;letter-spacing:0.09px;word-spacing:0.06px;}
#t6e_5047{left:472px;bottom:226px;letter-spacing:0.1px;}
#t6f_5047{left:568px;bottom:226px;letter-spacing:0.09px;word-spacing:0.03px;}
#t6g_5047{left:527px;bottom:212px;letter-spacing:0.09px;word-spacing:0.01px;}
#t6h_5047{left:472px;bottom:199px;letter-spacing:0.11px;}
#t6i_5047{left:490px;bottom:185px;letter-spacing:0.09px;word-spacing:0.01px;}
#t6j_5047{left:604px;bottom:185px;letter-spacing:0.1px;}
#t6k_5047{left:490px;bottom:171px;letter-spacing:0.1px;}
#t6l_5047{left:557px;bottom:171px;letter-spacing:0.1px;}
#t6m_5047{left:490px;bottom:157px;letter-spacing:0.1px;}
#t6n_5047{left:519px;bottom:157px;letter-spacing:0.1px;}
#t6o_5047{left:490px;bottom:144px;letter-spacing:0.1px;}
#t6p_5047{left:557px;bottom:144px;letter-spacing:0.09px;word-spacing:0.1px;}
#t6q_5047{left:490px;bottom:130px;letter-spacing:0.09px;word-spacing:0.01px;}
#t6r_5047{left:574px;bottom:130px;letter-spacing:0.09px;word-spacing:0.01px;}
#t6s_5047{left:490px;bottom:116px;letter-spacing:0.09px;}
#t6t_5047{left:625px;bottom:116px;letter-spacing:0.09px;word-spacing:0.01px;}

.s1_5047{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_5047{font-size:14px;font-family:Verdana-Bold_b5u;color:#0860A8;}
.s3_5047{font-size:12px;font-family:Arial_b5v;color:#000;}
.s4_5047{font-size:15px;font-family:Verdana-Bold_b5u;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts5047" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg5047Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg5047" style="-webkit-user-select: none;"><object width="935" height="1210" data="5047/5047.svg" type="image/svg+xml" id="pdf5047" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_5047" class="t s1_5047">Combined Volumes 1, 2A, 2B, 2C, 2D, 3A, 3B, 3C, 3D, and 4 </span><span id="t2_5047" class="t s1_5047">Index -23 </span>
<span id="t3_5047" class="t s2_5047">INDEX </span>
<span id="t4_5047" class="t s1_5047">Numeric underflow exception (#U)</span><span id="t5_5047" class="t s3_5047">, Vol.1-23-10 </span>
<span id="t6_5047" class="t s1_5047">overview</span><span id="t7_5047" class="t s3_5047">, Vol.1-4-22 </span>
<span id="t8_5047" class="t s1_5047">SSE and SSE2 extensions</span><span id="t9_5047" class="t s3_5047">, Vol.1-11-16 </span>
<span id="ta_5047" class="t s1_5047">x87 FPU</span><span id="tb_5047" class="t s3_5047">, Vol.1-8-4, Vol.1-8-29 </span>
<span id="tc_5047" class="t s1_5047">NV (invert) flag, PerfEvtSel0 MSR </span>
<span id="td_5047" class="t s1_5047">(P6 family processors)</span><span id="te_5047" class="t s3_5047">, Vol.3-20-5, Vol.3-20-135 </span>
<span id="tf_5047" class="t s1_5047">NW (not write-through) flag </span>
<span id="tg_5047" class="t s1_5047">CR0 control register</span><span id="th_5047" class="t s3_5047">, Vol.3-2-15, Vol.3-10-7, Vol.3-12-12, </span>
<span id="ti_5047" class="t s3_5047">Vol.3-12-13, Vol.3-12-16, Vol.3-12-32, Vol.1-23-18, Vol.1-23-19, </span>
<span id="tj_5047" class="t s3_5047">Vol.1-23-30 </span>
<span id="tk_5047" class="t s1_5047">NXE bit</span><span id="tl_5047" class="t s3_5047">, Vol.3-5-30 </span>
<span id="tm_5047" class="t s4_5047">O </span>
<span id="tn_5047" class="t s1_5047">Obsolete instructions</span><span id="to_5047" class="t s3_5047">, Vol.1-23-5, Vol.1-23-15 </span>
<span id="tp_5047" class="t s1_5047">OE (numeric overflow exception) flag </span>
<span id="tq_5047" class="t s1_5047">MXCSR register</span><span id="tr_5047" class="t s3_5047">, Vol.1-11-16 </span>
<span id="ts_5047" class="t s1_5047">x87 FPU status word</span><span id="tt_5047" class="t s3_5047">, Vol.1-8-5, Vol.1-8-29 </span>
<span id="tu_5047" class="t s1_5047">OF flag, EFLAGS register</span><span id="tv_5047" class="t s3_5047">, Vol.3-6-29 </span>
<span id="tw_5047" class="t s1_5047">OF (carry) flag, EFLAGS register</span><span id="tx_5047" class="t s3_5047">, Vol.2-3-501 </span>
<span id="ty_5047" class="t s1_5047">OF (overflow) flag </span>
<span id="tz_5047" class="t s1_5047">EFLAGS register</span><span id="t10_5047" class="t s3_5047">, Vol.1-3-16, Vol.1-6-18 </span>
<span id="t11_5047" class="t s1_5047">OF (overflow) flag, EFLAGS register</span><span id="t12_5047" class="t s3_5047">, Vol.1-A-1, Vol.2-3-32, Vol.2-3-516, </span>
<span id="t13_5047" class="t s3_5047">Vol.2-4-146, Vol.2-4-602, Vol.2-4-628, Vol.2-4-631, </span>
<span id="t14_5047" class="t s3_5047">Vol.2-4-674 </span>
<span id="t15_5047" class="t s1_5047">Offset (operand addressing, 64-bit mode)</span><span id="t16_5047" class="t s3_5047">, Vol.1-3-24 </span>
<span id="t17_5047" class="t s1_5047">Offset (operand addressing)</span><span id="t18_5047" class="t s3_5047">, Vol.1-3-22 </span>
<span id="t19_5047" class="t s1_5047">OM (numeric overflow exception) mask bit </span>
<span id="t1a_5047" class="t s1_5047">MXCSR register</span><span id="t1b_5047" class="t s3_5047">, Vol.1-11-16 </span>
<span id="t1c_5047" class="t s1_5047">x87 FPU control word</span><span id="t1d_5047" class="t s3_5047">, Vol.1-8-7, Vol.1-8-29 </span>
<span id="t1e_5047" class="t s1_5047">On die digital thermal sensor</span><span id="t1f_5047" class="t s3_5047">, Vol.3-15-42 </span>
<span id="t1g_5047" class="t s1_5047">relevant MSRs</span><span id="t1h_5047" class="t s3_5047">, Vol.3-15-42 </span>
<span id="t1i_5047" class="t s1_5047">sensor enumeration</span><span id="t1j_5047" class="t s3_5047">, Vol.3-15-42 </span>
<span id="t1k_5047" class="t s1_5047">On-Demand </span>
<span id="t1l_5047" class="t s1_5047">clock modulation enable bits</span><span id="t1m_5047" class="t s3_5047">, Vol.3-15-40 </span>
<span id="t1n_5047" class="t s1_5047">On-demand </span>
<span id="t1o_5047" class="t s1_5047">clock modulation duty cycle bits</span><span id="t1p_5047" class="t s3_5047">, Vol.3-15-40 </span>
<span id="t1q_5047" class="t s1_5047">On-die sensors</span><span id="t1r_5047" class="t s3_5047">, Vol.3-15-36 </span>
<span id="t1s_5047" class="t s1_5047">Opcode format</span><span id="t1t_5047" class="t s3_5047">, Vol.2-2-3 </span>
<span id="t1u_5047" class="t s1_5047">Opcodes </span>
<span id="t1v_5047" class="t s1_5047">addressing method codes for</span><span id="t1w_5047" class="t s3_5047">, Vol.1-A-1 </span>
<span id="t1x_5047" class="t s1_5047">extensions</span><span id="t1y_5047" class="t s3_5047">, Vol.1-A-17 </span>
<span id="t1z_5047" class="t s1_5047">extensions tables</span><span id="t20_5047" class="t s3_5047">, Vol.1-A-18 </span>
<span id="t21_5047" class="t s1_5047">group numbers</span><span id="t22_5047" class="t s3_5047">, Vol.1-A-17 </span>
<span id="t23_5047" class="t s1_5047">integers </span>
<span id="t24_5047" class="t s1_5047">one-byte opcodes</span><span id="t25_5047" class="t s3_5047">, Vol.1-A-7 </span>
<span id="t26_5047" class="t s1_5047">two-byte opcodes</span><span id="t27_5047" class="t s3_5047">, Vol.1-A-7 </span>
<span id="t28_5047" class="t s1_5047">key to abbreviations</span><span id="t29_5047" class="t s3_5047">, Vol.1-A-1 </span>
<span id="t2a_5047" class="t s1_5047">look-up examples</span><span id="t2b_5047" class="t s3_5047">, Vol.1-A-3, Vol.1-A-17, Vol.1-A-20 </span>
<span id="t2c_5047" class="t s1_5047">ModR/M byte</span><span id="t2d_5047" class="t s3_5047">, Vol.1-A-17 </span>
<span id="t2e_5047" class="t s1_5047">one-byte opcodes</span><span id="t2f_5047" class="t s3_5047">, Vol.1-A-3, Vol.1-A-7 </span>
<span id="t2g_5047" class="t s1_5047">opcode maps</span><span id="t2h_5047" class="t s3_5047">, Vol.1-A-1 </span>
<span id="t2i_5047" class="t s1_5047">operand type codes for</span><span id="t2j_5047" class="t s3_5047">, Vol.1-A-2 </span>
<span id="t2k_5047" class="t s1_5047">register codes for</span><span id="t2l_5047" class="t s3_5047">, Vol.1-A-3 </span>
<span id="t2m_5047" class="t s1_5047">superscripts in tables</span><span id="t2n_5047" class="t s3_5047">, Vol.1-A-6 </span>
<span id="t2o_5047" class="t s1_5047">two-byte opcodes</span><span id="t2p_5047" class="t s3_5047">, Vol.1-A-4, Vol.1-A-5, Vol.1-A-7 </span>
<span id="t2q_5047" class="t s1_5047">undefined</span><span id="t2r_5047" class="t s3_5047">, Vol.1-23-5 </span>
<span id="t2s_5047" class="t s1_5047">VMX instructions</span><span id="t2t_5047" class="t s3_5047">, Vol.1-B-112, Vol.1-B-113 </span>
<span id="t2u_5047" class="t s1_5047">x87 ESC instruction opcodes</span><span id="t2v_5047" class="t s3_5047">, Vol.1-A-20 </span>
<span id="t2w_5047" class="t s1_5047">Operand </span>
<span id="t2x_5047" class="t s1_5047">addressing, modes</span><span id="t2y_5047" class="t s3_5047">, Vol.1-3-19 </span>
<span id="t2z_5047" class="t s1_5047">instruction</span><span id="t30_5047" class="t s3_5047">, Vol.1-1-7 </span>
<span id="t31_5047" class="t s1_5047">size attribute</span><span id="t32_5047" class="t s3_5047">, Vol.1-3-18 </span>
<span id="t33_5047" class="t s1_5047">sizes</span><span id="t34_5047" class="t s3_5047">, Vol.1-3-9, Vol.1-3-19 </span>
<span id="t35_5047" class="t s1_5047">x87 FPU instructions</span><span id="t36_5047" class="t s3_5047">, Vol.1-8-15 </span>
<span id="t37_5047" class="t s1_5047">Operands</span><span id="t38_5047" class="t s3_5047">, Vol.2-1-6 </span>
<span id="t39_5047" class="t s1_5047">instruction</span><span id="t3a_5047" class="t s3_5047">, Vol.3-1-8, Vol.4-1-6 </span>
<span id="t3b_5047" class="t s1_5047">operand-size prefix</span><span id="t3c_5047" class="t s3_5047">, Vol.3-22-1 </span>
<span id="t3d_5047" class="t s1_5047">Operating modes </span>
<span id="t3e_5047" class="t s1_5047">64-bit mode</span><span id="t3f_5047" class="t s3_5047">, Vol.3-2-7 </span>
<span id="t3g_5047" class="t s1_5047">compatibility mode</span><span id="t3h_5047" class="t s3_5047">, Vol.3-2-7 </span>
<span id="t3i_5047" class="t s1_5047">IA-32e mode</span><span id="t3j_5047" class="t s3_5047">, Vol.3-2-7, Vol.3-2-8 </span>
<span id="t3k_5047" class="t s1_5047">introduction to</span><span id="t3l_5047" class="t s3_5047">, Vol.3-2-7 </span>
<span id="t3m_5047" class="t s1_5047">protected mode</span><span id="t3n_5047" class="t s3_5047">, Vol.3-2-7 </span>
<span id="t3o_5047" class="t s1_5047">SMM (system management mode)</span><span id="t3p_5047" class="t s3_5047">, Vol.3-2-7 </span>
<span id="t3q_5047" class="t s1_5047">transitions between</span><span id="t3r_5047" class="t s3_5047">, Vol.3-2-8 </span>
<span id="t3s_5047" class="t s1_5047">virtual-8086 mode</span><span id="t3t_5047" class="t s3_5047">, Vol.3-2-8 </span>
<span id="t3u_5047" class="t s1_5047">VMX operation </span>
<span id="t3v_5047" class="t s1_5047">enabling and entering</span><span id="t3w_5047" class="t s3_5047">, Vol.3-24-3 </span>
<span id="t3x_5047" class="t s1_5047">OR instruction</span><span id="t3y_5047" class="t s3_5047">, Vol.1-7-10, Vol.2-3-609, Vol.2-4-168, Vol.3-9-4 </span>
<span id="t3z_5047" class="t s1_5047">Ordering I/O</span><span id="t40_5047" class="t s3_5047">, Vol.1-19-5 </span>
<span id="t41_5047" class="t s1_5047">ORPD instruction</span><span id="t42_5047" class="t s3_5047">, Vol.1-11-7 </span>
<span id="t43_5047" class="t s1_5047">ORPS- Bitwise Logical OR of Packed Single Precision Floating-Point Values </span>
<span id="t44_5047" class="t s3_5047">, Vol.2-4-173 </span>
<span id="t45_5047" class="t s1_5047">ORPS instruction</span><span id="t46_5047" class="t s3_5047">, Vol.1-10-9 </span>
<span id="t47_5047" class="t s1_5047">OS (operating system mode) flag </span>
<span id="t48_5047" class="t s1_5047">PerfEvtSel0 and PerfEvtSel1 MSRs (P6 only)</span><span id="t49_5047" class="t s3_5047">, Vol.3-20-4, </span>
<span id="t4a_5047" class="t s3_5047">Vol.3-20-134 </span>
<span id="t4b_5047" class="t s1_5047">OSFXSR (FXSAVE/FXRSTOR support) flag </span>
<span id="t4c_5047" class="t s1_5047">CR4 control register</span><span id="t4d_5047" class="t s3_5047">, Vol.3-2-18, Vol.3-10-8, Vol.1-14-2 </span>
<span id="t4e_5047" class="t s1_5047">OSXMMEXCPT flag </span>
<span id="t4f_5047" class="t s1_5047">control register CR4</span><span id="t4g_5047" class="t s3_5047">, Vol.1-11-18 </span>
<span id="t4h_5047" class="t s1_5047">OSXMMEXCPT (SIMD floating-point exception support) flag, CR4 control </span>
<span id="t4i_5047" class="t s1_5047">register</span><span id="t4j_5047" class="t s3_5047">, Vol.3-2-18, Vol.3-6-53, Vol.3-10-8, Vol.1-14-3 </span>
<span id="t4k_5047" class="t s1_5047">OUT instruction</span><span id="t4l_5047" class="t s3_5047">, Vol.1-5-9, Vol.1-7-20, Vol.1-19-3, Vol.2-4-176, </span>
<span id="t4m_5047" class="t s3_5047">Vol.3-9-16, Vol.3-26-2 </span>
<span id="t4n_5047" class="t s1_5047">Out-of-spec status bit</span><span id="t4o_5047" class="t s3_5047">, Vol.3-15-43, Vol.3-15-46 </span>
<span id="t4p_5047" class="t s1_5047">Out-of-spec status log</span><span id="t4q_5047" class="t s3_5047">, Vol.3-15-43, Vol.3-15-46 </span>
<span id="t4r_5047" class="t s1_5047">OUTS instruction</span><span id="t4s_5047" class="t s3_5047">, Vol.1-5-9, Vol.1-7-20, Vol.1-19-3, Vol.2-4-178, </span>
<span id="t4t_5047" class="t s3_5047">Vol.2-4-555 </span>
<span id="t4u_5047" class="t s1_5047">OUTSB instruction</span><span id="t4v_5047" class="t s3_5047">, Vol.2-4-178 </span>
<span id="t4w_5047" class="t s1_5047">OUTSD instruction</span><span id="t4x_5047" class="t s3_5047">, Vol.2-4-178 </span>
<span id="t4y_5047" class="t s1_5047">OUTSW instruction</span><span id="t4z_5047" class="t s3_5047">, Vol.2-4-178 </span>
<span id="t50_5047" class="t s1_5047">OUTS/OUTSB/OUTSW/OUTSD instruction</span><span id="t51_5047" class="t s3_5047">, Vol.3-18-10, Vol.3-26-2 </span>
<span id="t52_5047" class="t s1_5047">Overflow exception (#OF)</span><span id="t53_5047" class="t s3_5047">, Vol.1-6-18, Vol.2-3-516, Vol.3-6-29 </span>
<span id="t54_5047" class="t s1_5047">Overflow, x87 FPU stack</span><span id="t55_5047" class="t s3_5047">, Vol.1-8-26 </span>
<span id="t56_5047" class="t s1_5047">Overheat interrupt enable bit</span><span id="t57_5047" class="t s3_5047">, Vol.3-15-44, Vol.3-15-47 </span>
<span id="t58_5047" class="t s4_5047">P </span>
<span id="t59_5047" class="t s1_5047">P (present) flag </span>
<span id="t5a_5047" class="t s1_5047">page-directory entry</span><span id="t5b_5047" class="t s3_5047">, Vol.3-6-44 </span>
<span id="t5c_5047" class="t s1_5047">page-table entry</span><span id="t5d_5047" class="t s3_5047">, Vol.3-6-44 </span>
<span id="t5e_5047" class="t s1_5047">segment descriptor</span><span id="t5f_5047" class="t s3_5047">, Vol.3-3-11 </span>
<span id="t5g_5047" class="t s1_5047">P5_MC_ADDR MSR</span><span id="t5h_5047" class="t s3_5047">, Vol.3-16-13, Vol.3-16-29, Vol.4-2-68, Vol.4-2-82, </span>
<span id="t5i_5047" class="t s3_5047">Vol.4-2-93, Vol.4-2-141, Vol.4-2-178, Vol.4-2-354, </span>
<span id="t5j_5047" class="t s3_5047">Vol.4-2-397, Vol.4-2-406, Vol.4-2-413, Vol.4-2-423 </span>
<span id="t5k_5047" class="t s1_5047">P5_MC_TYPE MSR</span><span id="t5l_5047" class="t s3_5047">, Vol.3-16-13, Vol.3-16-29, Vol.4-2-68, Vol.4-2-82, </span>
<span id="t5m_5047" class="t s3_5047">Vol.4-2-93, Vol.4-2-141, Vol.4-2-178, Vol.4-2-354, </span>
<span id="t5n_5047" class="t s3_5047">Vol.4-2-397, Vol.4-2-407, Vol.4-2-413, Vol.4-2-423 </span>
<span id="t5o_5047" class="t s1_5047">P6 family microarchitecture </span>
<span id="t5p_5047" class="t s1_5047">description of</span><span id="t5q_5047" class="t s3_5047">, Vol.1-2-7 </span>
<span id="t5r_5047" class="t s1_5047">history of</span><span id="t5s_5047" class="t s3_5047">, Vol.1-2-2 </span>
<span id="t5t_5047" class="t s1_5047">P6 family processors </span>
<span id="t5u_5047" class="t s1_5047">compatibility with FP software</span><span id="t5v_5047" class="t s3_5047">, Vol.1-23-7 </span>
<span id="t5w_5047" class="t s1_5047">description of</span><span id="t5x_5047" class="t s3_5047">, Vol.1-1-1, Vol.2-1-1, Vol.3-1-1, Vol.4-1-1 </span>
<span id="t5y_5047" class="t s1_5047">history of</span><span id="t5z_5047" class="t s3_5047">, Vol.1-2-2 </span>
<span id="t60_5047" class="t s1_5047">last branch, interrupt, and exception recording</span><span id="t61_5047" class="t s3_5047">, Vol.3-18-40 </span>
<span id="t62_5047" class="t s1_5047">machine encodings</span><span id="t63_5047" class="t s3_5047">, Vol.1-B-41 </span>
<span id="t64_5047" class="t s1_5047">MSR supported by</span><span id="t65_5047" class="t s3_5047">, Vol.4-2-413 </span>
<span id="t66_5047" class="t s1_5047">P6 family microarchitecture</span><span id="t67_5047" class="t s3_5047">, Vol.1-2-7 </span>
<span id="t68_5047" class="t s1_5047">PABSB instruction</span><span id="t69_5047" class="t s3_5047">, Vol.1-5-25, Vol.1-12-7, Vol.2-4-182, Vol.2-4-196, </span>
<span id="t6a_5047" class="t s3_5047">Vol.2-5-144, Vol.2-5-537, Vol.2-5-548, Vol.2-5-563 </span>
<span id="t6b_5047" class="t s1_5047">PABSD instruction</span><span id="t6c_5047" class="t s3_5047">, Vol.1-12-8, Vol.2-4-182, Vol.2-4-196, Vol.2-5-144, </span>
<span id="t6d_5047" class="t s3_5047">Vol.2-5-537, Vol.2-5-548, Vol.2-5-563 </span>
<span id="t6e_5047" class="t s1_5047">PABSW instruction</span><span id="t6f_5047" class="t s3_5047">, Vol.1-5-25, Vol.1-12-8, Vol.2-4-182, Vol.2-4-196, </span>
<span id="t6g_5047" class="t s3_5047">Vol.2-5-144, Vol.2-5-537, Vol.2-5-548, Vol.2-5-563 </span>
<span id="t6h_5047" class="t s1_5047">Packed </span>
<span id="t6i_5047" class="t s1_5047">BCD integer indefinite</span><span id="t6j_5047" class="t s3_5047">, Vol.1-4-11 </span>
<span id="t6k_5047" class="t s1_5047">BCD integers</span><span id="t6l_5047" class="t s3_5047">, Vol.1-4-10 </span>
<span id="t6m_5047" class="t s1_5047">bytes</span><span id="t6n_5047" class="t s3_5047">, Vol.1-9-3 </span>
<span id="t6o_5047" class="t s1_5047">doublewords</span><span id="t6p_5047" class="t s3_5047">, Vol.1-9-3 </span>
<span id="t6q_5047" class="t s1_5047">SIMD data types</span><span id="t6r_5047" class="t s3_5047">, Vol.1-4-8 </span>
<span id="t6s_5047" class="t s1_5047">SIMD floating-point values</span><span id="t6t_5047" class="t s3_5047">, Vol.1-4-8 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
