%MSG-i configureMessageFacility:  Early 25-Mar-2019 15:56:29 CDT pre-events configureMessageFacility.cc:286
Message Facility Application CorePropertySupervisorBase configured with: debugModules:["*"] destinations:{file:{append:false directory:"/home/mu2edaq/sync_demo/ots/srcs/otsdaq_mu2e/Data/Logs/CorePropertySupervisorBase" pattern:"CorePropertySupervisorBase-%?H%t-%p.log" seperator:"-" threshold:"DEBUG" timestamp_pattern:"%Y%m%d%H%M%S" type:"GenFile"} udp:{host:"192.168.157.6" port:30000 threshold:"DEBUG" type:"UDP"}}
%MSG
%MSG-i _TCPConnect:  DAQ 25-Mar-2019 15:56:29 CDT Booted TCPConnect.cc:334
Resolving host 192.168.157.6, on port 30000
%MSG
%MSG-i _TCPConnect:  DAQ 25-Mar-2019 15:56:29 CDT Booted TCPConnect.cc:241
Resolving ip mu2edaq05.fnal.gov
%MSG
%MSG-i configureMessageFacility:  DAQ 25-Mar-2019 15:56:30 CDT Booted configureMessageFacility.cc:286
Message Facility Application RunControlStateMachine configured with: debugModules:["*"] destinations:{file:{append:false directory:"/home/mu2edaq/sync_demo/ots/srcs/otsdaq_mu2e/Data/Logs/RunControlStateMachine" pattern:"RunControlStateMachine-%?H%t-%p.log" seperator:"-" threshold:"DEBUG" timestamp_pattern:"%Y%m%d%H%M%S" type:"GenFile"} udp:{host:"192.168.157.6" port:30000 threshold:"DEBUG" type:"UDP"}}
%MSG
%MSG-i configureMessageFacility:  DAQ 25-Mar-2019 15:56:30 CDT Booted configureMessageFacility.cc:286
Message Facility Application CoreSupervisorBase configured with: debugModules:["*"] destinations:{file:{append:false directory:"/home/mu2edaq/sync_demo/ots/srcs/otsdaq_mu2e/Data/Logs/CoreSupervisorBase" pattern:"CoreSupervisorBase-%?H%t-%p.log" seperator:"-" threshold:"DEBUG" timestamp_pattern:"%Y%m%d%H%M%S" type:"GenFile"} udp:{host:"192.168.157.6" port:30000 threshold:"DEBUG" type:"UDP"}}
%MSG
%MSG-i configureMessageFacility:  Early 25-Mar-2019 15:57:01 CDT pre-events configureMessageFacility.cc:286
Message Facility Application ROCCoreVInterface configured with: debugModules:["*"] destinations:{file:{append:false directory:"/home/mu2edaq/sync_demo/ots/srcs/otsdaq_mu2e/Data/Logs/ROCCoreVInterface" pattern:"ROCCoreVInterface-%?H%t-%p.log" seperator:"-" threshold:"DEBUG" timestamp_pattern:"%Y%m%d%H%M%S" type:"GenFile"} udp:{host:"192.168.157.6" port:30000 threshold:"DEBUG" type:"UDP"}}
%MSG
%MSG-i FE-ROCCoreVInterface:  Early 25-Mar-2019 15:57:01 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [28]	ROCCoreVInterface instantiated with link: 0 and EventWindowDelayOffset = 10
%MSG
%MSG-i configureMessageFacility:  Early 25-Mar-2019 15:57:01 CDT pre-events configureMessageFacility.cc:286
Message Facility Application ROCPolarFireCoreInterface configured with: debugModules:["*"] destinations:{file:{append:false directory:"/home/mu2edaq/sync_demo/ots/srcs/otsdaq_mu2e/Data/Logs/ROCPolarFireCoreInterface" pattern:"ROCPolarFireCoreInterface-%?H%t-%p.log" seperator:"-" threshold:"DEBUG" timestamp_pattern:"%Y%m%d%H%M%S" type:"GenFile"} udp:{host:"192.168.157.6" port:30000 threshold:"DEBUG" type:"UDP"}}
%MSG
%MSG-i FE-ROCPolarFireCoreInterface:  Early 25-Mar-2019 15:57:01 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCPolarFireCoreInterface_interface.cc [19]	ROCPolarFireCoreInterface instantiated with link: 0 and EventWindowDelayOffset = 10
%MSG
%MSG-i DTCFrontEndInterface:  Early 25-Mar-2019 15:57:01 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [130]	DTCFrontEndInterface instantiated with name: DTC0 dtc_location_in_chain_ = 0 talking to /dev/mu2e0
%MSG
%MSG-i DTCFrontEndInterface:  Early 25-Mar-2019 15:57:01 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [836]	Step 0: DTC0 reset FPGA...
%MSG
%MSG-i DTCFrontEndInterface:  Early 25-Mar-2019 15:57:04 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [842]	............. firmware version 19022016
%MSG
%MSG-i DTCFrontEndInterface:  Early 25-Mar-2019 15:57:08 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [856]	Step 1: DTC0 reset clock...
%MSG
%MSG-i DTCFrontEndInterface:  Early 25-Mar-2019 15:57:28 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [901]	Step 2: DTC0 configure Jitter Attenuator...
%MSG
%MSG-i DTCFrontEndInterface:  Early 25-Mar-2019 15:57:45 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [974]	Step 4: DTC0 wait for links...
%MSG
%MSG-i DTCFrontEndInterface:  Early 25-Mar-2019 15:57:57 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [984]	Step 5: DTC0 enable markers, Tx, Rx
%MSG
%MSG-i DTCFrontEndInterface:  Early 25-Mar-2019 15:57:57 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [1003]	Step 5: DTC0 configure ROCs
%MSG
%MSG-i FE-ROCPolarFireCoreInterface:  Early 25-Mar-2019 15:57:57 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCPolarFireCoreInterface_interface.cc [113]	......... setup to synchronize ROC clock with 40 MHz clock edge
%MSG
%MSG-i FE-ROCPolarFireCoreInterface:  Early 25-Mar-2019 15:57:57 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCPolarFireCoreInterface_interface.cc [121]	......... Set delay = 10, readback = 10... 
%MSG
%MSG-i FE-ROCPolarFireCoreInterface:  Early 25-Mar-2019 15:57:57 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCPolarFireCoreInterface_interface.cc [153]	......... reset DTC link loss counter ... 
%MSG
%MSG-i DTCFrontEndInterface:  Early 25-Mar-2019 15:58:02 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [1012]	Step 6: DTC0 configured
%MSG
%MSG-i DTCFrontEndInterface:  Early 25-Mar-2019 15:58:02 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [1017]	DTC0 links OK 0xc3
%MSG
%MSG-d FE-ROCPolarFireCoreInterface-DTC0_ROC0_PolarFire-DTC0_ROC0_PolarFire:   Early 25-Mar-2019 15:58:29 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [113]	Starting the high rate check... 
%MSG
%MSG-d FE-ROCPolarFireCoreInterface-DTC0_ROC0_PolarFire-DTC0_ROC0_PolarFire:   Early 25-Mar-2019 15:58:29 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [119]	Thread launched...
%MSG
%MSG-d FE-ROCCoreVInterface:  Early 25-Mar-2019 15:58:29 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [125]	DTC0_ROC0_PolarFireStarting the high rate check... 
%MSG
%MSG-d FE-ROCCoreVInterface:  Early 25-Mar-2019 15:58:29 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [141]	DTC0_ROC0_PolarFire0	 of 10000	x 10 :	 read register 6
%MSG
%MSG-d FE-ROCCoreVInterface:  Early 25-Mar-2019 15:58:29 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [141]	DTC0_ROC0_PolarFire0	 of 10000	x 95 :	 read register 7
%MSG
%MSG-d FE-ROCCoreVInterface:  Early 25-Mar-2019 15:58:30 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [141]	DTC0_ROC0_PolarFire1	 of 10000	x 37 :	 read register 6
%MSG
%MSG-d FE-ROCCoreVInterface:  Early 25-Mar-2019 15:58:30 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [141]	DTC0_ROC0_PolarFire1	 of 10000	x 78 :	 read register 7
%MSG
%MSG-d FE-ROCCoreVInterface:  Early 25-Mar-2019 15:58:30 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [141]	DTC0_ROC0_PolarFire2	 of 10000	x 87 :	 read register 6
%MSG
%MSG-d FE-ROCCoreVInterface:  Early 25-Mar-2019 15:58:30 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [141]	DTC0_ROC0_PolarFire2	 of 10000	x 96 :	 read register 7
%MSG
%MSG-d FE-ROCCoreVInterface:  Early 25-Mar-2019 15:58:31 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [141]	DTC0_ROC0_PolarFire3	 of 10000	x 63 :	 read register 6
%MSG
%MSG-d FE-ROCCoreVInterface:  Early 25-Mar-2019 15:58:31 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [141]	DTC0_ROC0_PolarFire3	 of 10000	x 84 :	 read register 7
%MSG
%MSG-d FE-ROCCoreVInterface:  Early 25-Mar-2019 15:58:31 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [141]	DTC0_ROC0_PolarFire4	 of 10000	x 64 :	 read register 6
%MSG
%MSG-d FE-ROCCoreVInterface:  Early 25-Mar-2019 15:58:31 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [141]	DTC0_ROC0_PolarFire4	 of 10000	x 63 :	 read register 7
%MSG
%MSG-d FE-ROCCoreVInterface:  Early 25-Mar-2019 15:58:31 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [141]	DTC0_ROC0_PolarFire5	 of 10000	x 55 :	 read register 6
%MSG
%MSG-d FE-ROCCoreVInterface:  Early 25-Mar-2019 15:58:32 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [141]	DTC0_ROC0_PolarFire5	 of 10000	x 45 :	 read register 7
%MSG
%MSG-d FE-ROCCoreVInterface:  Early 25-Mar-2019 15:58:32 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [141]	DTC0_ROC0_PolarFire6	 of 10000	x 72 :	 read register 6
%MSG
%MSG-d FE-ROCCoreVInterface:  Early 25-Mar-2019 15:58:32 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [141]	DTC0_ROC0_PolarFire6	 of 10000	x 36 :	 read register 7
%MSG
%MSG-d FE-ROCCoreVInterface:  Early 25-Mar-2019 15:58:32 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [141]	DTC0_ROC0_PolarFire7	 of 10000	x 6 :	 read register 6
%MSG
%MSG-d FE-ROCCoreVInterface:  Early 25-Mar-2019 15:58:32 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [141]	DTC0_ROC0_PolarFire7	 of 10000	x 32 :	 read register 7
%MSG
%MSG-d FE-ROCCoreVInterface:  Early 25-Mar-2019 15:58:32 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [141]	DTC0_ROC0_PolarFire8	 of 10000	x 32 :	 read register 6
%MSG
%MSG-d FE-ROCCoreVInterface:  Early 25-Mar-2019 15:58:32 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [154]	:FE-ROCCoreVInterface:otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [150]	DTC0_ROC0_PolarFire8	x 32 :	 read register 6. Mismatch on read 65535 vs 4860. Read failed on read number 933

%MSG
%MSG-d FE-ROCCoreVInterface:  Early 25-Mar-2019 15:58:32 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [167]	:FE-ROCCoreVInterface:otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [166]	DTC0_ROC0_PolarFireError caught. Check printouts!

%MSG
%MSG-i configureMessageFacility:  Early 25-Mar-2019 15:59:31 CDT pre-events configureMessageFacility.cc:286
Message Facility Application ROCCoreVInterface configured with: debugModules:["*"] destinations:{file:{append:false directory:"/home/mu2edaq/sync_demo/ots/srcs/otsdaq_mu2e/Data/Logs/ROCCoreVInterface" pattern:"ROCCoreVInterface-%?H%t-%p.log" seperator:"-" threshold:"DEBUG" timestamp_pattern:"%Y%m%d%H%M%S" type:"GenFile"} udp:{host:"192.168.157.6" port:30000 threshold:"DEBUG" type:"UDP"}}
%MSG
%MSG-i FE-ROCCoreVInterface:  Early 25-Mar-2019 15:59:31 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [28]	ROCCoreVInterface instantiated with link: 0 and EventWindowDelayOffset = 10
%MSG
%MSG-i configureMessageFacility:  Early 25-Mar-2019 15:59:31 CDT pre-events configureMessageFacility.cc:286
Message Facility Application ROCPolarFireCoreInterface configured with: debugModules:["*"] destinations:{file:{append:false directory:"/home/mu2edaq/sync_demo/ots/srcs/otsdaq_mu2e/Data/Logs/ROCPolarFireCoreInterface" pattern:"ROCPolarFireCoreInterface-%?H%t-%p.log" seperator:"-" threshold:"DEBUG" timestamp_pattern:"%Y%m%d%H%M%S" type:"GenFile"} udp:{host:"192.168.157.6" port:30000 threshold:"DEBUG" type:"UDP"}}
%MSG
%MSG-i FE-ROCPolarFireCoreInterface:  Early 25-Mar-2019 15:59:31 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCPolarFireCoreInterface_interface.cc [19]	ROCPolarFireCoreInterface instantiated with link: 0 and EventWindowDelayOffset = 10
%MSG
%MSG-i DTCFrontEndInterface:  Early 25-Mar-2019 15:59:31 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [130]	DTCFrontEndInterface instantiated with name: DTC0 dtc_location_in_chain_ = 0 talking to /dev/mu2e0
%MSG
%MSG-i DTCFrontEndInterface:  Early 25-Mar-2019 15:59:31 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [836]	Step 0: DTC0 reset FPGA...
%MSG
%MSG-i DTCFrontEndInterface:  Early 25-Mar-2019 15:59:34 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [842]	............. firmware version 19022016
%MSG
%MSG-i DTCFrontEndInterface:  Early 25-Mar-2019 15:59:38 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [856]	Step 1: DTC0 reset clock...
%MSG
%MSG-i DTCFrontEndInterface:  Early 25-Mar-2019 15:59:58 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [901]	Step 2: DTC0 configure Jitter Attenuator...
%MSG
%MSG-i DTCFrontEndInterface:  Early 25-Mar-2019 16:00:15 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [974]	Step 4: DTC0 wait for links...
%MSG
%MSG-d FE-ROCPolarFireCoreInterface-DTC0_ROC0_PolarFire-DTC0_ROC0_PolarFire:   Early 25-Mar-2019 16:00:38 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [113]	Starting the high rate check... 
%MSG
%MSG-d FE-ROCPolarFireCoreInterface-DTC0_ROC0_PolarFire-DTC0_ROC0_PolarFire:   Early 25-Mar-2019 16:00:38 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [119]	Thread launched...
%MSG
%MSG-d FE-ROCCoreVInterface:  Early 25-Mar-2019 16:00:38 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [125]	DTC0_ROC0_PolarFireStarting the high rate check... 
%MSG
%MSG-d FE-ROCCoreVInterface:  Early 25-Mar-2019 16:00:38 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [141]	DTC0_ROC0_PolarFire0	 of 10000	x 46 :	 read register 6
%MSG
%MSG-i DTCFrontEndInterface:  Early 25-Mar-2019 16:00:38 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [974]	Step 4: DTC0 wait for links...
%MSG
%MSG-d FE-ROCCoreVInterface:  Early 25-Mar-2019 16:00:38 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [154]	:FE-ROCCoreVInterface:otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [150]	DTC0_ROC0_PolarFire0	x 46 :	 read register 6. Mismatch on read 65535 vs 4860. Read failed on read number 1

%MSG
%MSG-d FE-ROCCoreVInterface:  Early 25-Mar-2019 16:00:38 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [167]	:FE-ROCCoreVInterface:otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [166]	DTC0_ROC0_PolarFireError caught. Check printouts!

%MSG
%MSG-i DTCFrontEndInterface:  Early 25-Mar-2019 16:00:38 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [984]	Step 5: DTC0 enable markers, Tx, Rx
%MSG
%MSG-i DTCFrontEndInterface:  Early 25-Mar-2019 16:00:38 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [1003]	Step 5: DTC0 configure ROCs
%MSG
%MSG-i FE-ROCPolarFireCoreInterface:  Early 25-Mar-2019 16:00:38 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCPolarFireCoreInterface_interface.cc [113]	......... setup to synchronize ROC clock with 40 MHz clock edge
%MSG
%MSG-i FE-ROCPolarFireCoreInterface:  Early 25-Mar-2019 16:00:38 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCPolarFireCoreInterface_interface.cc [121]	......... Set delay = 10, readback = 65535... 
%MSG
%MSG-d FE-ROCPolarFireCoreInterface-DTC0_ROC0_PolarFire-DTC0_ROC0_PolarFire:   Early 25-Mar-2019 16:00:38 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCPolarFireCoreInterface_interface.cc [158]	Error caught: :FE:ROCPolarFireCoreInterface:DTC0_ROC0_PolarFire:DTC0_ROC0_PolarFire:otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCPolarFireCoreInterface_interface.cc [135]	Bad read not 4860! val = 65535

%MSG
%MSG-i configureMessageFacility:  Early 25-Mar-2019 16:04:12 CDT pre-events configureMessageFacility.cc:286
Message Facility Application ROCCoreVInterface configured with: debugModules:["*"] destinations:{file:{append:false directory:"/home/mu2edaq/sync_demo/ots/srcs/otsdaq_mu2e/Data/Logs/ROCCoreVInterface" pattern:"ROCCoreVInterface-%?H%t-%p.log" seperator:"-" threshold:"DEBUG" timestamp_pattern:"%Y%m%d%H%M%S" type:"GenFile"} udp:{host:"192.168.157.6" port:30000 threshold:"DEBUG" type:"UDP"}}
%MSG
%MSG-i FE-ROCCoreVInterface:  Early 25-Mar-2019 16:04:12 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [28]	ROCCoreVInterface instantiated with link: 0 and EventWindowDelayOffset = 10
%MSG
%MSG-i configureMessageFacility:  Early 25-Mar-2019 16:04:12 CDT pre-events configureMessageFacility.cc:286
Message Facility Application ROCPolarFireCoreInterface configured with: debugModules:["*"] destinations:{file:{append:false directory:"/home/mu2edaq/sync_demo/ots/srcs/otsdaq_mu2e/Data/Logs/ROCPolarFireCoreInterface" pattern:"ROCPolarFireCoreInterface-%?H%t-%p.log" seperator:"-" threshold:"DEBUG" timestamp_pattern:"%Y%m%d%H%M%S" type:"GenFile"} udp:{host:"192.168.157.6" port:30000 threshold:"DEBUG" type:"UDP"}}
%MSG
%MSG-i FE-ROCPolarFireCoreInterface:  Early 25-Mar-2019 16:04:12 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCPolarFireCoreInterface_interface.cc [19]	ROCPolarFireCoreInterface instantiated with link: 0 and EventWindowDelayOffset = 10
%MSG
%MSG-i DTCFrontEndInterface:  Early 25-Mar-2019 16:04:12 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [130]	DTCFrontEndInterface instantiated with name: DTC0 dtc_location_in_chain_ = 0 talking to /dev/mu2e0
%MSG
%MSG-i DTCFrontEndInterface:  Early 25-Mar-2019 16:04:12 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [836]	Step 0: DTC0 reset FPGA...
%MSG
%MSG-i DTCFrontEndInterface:  Early 25-Mar-2019 16:04:15 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [842]	............. firmware version 19022016
%MSG
%MSG-i DTCFrontEndInterface:  Early 25-Mar-2019 16:04:19 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [856]	Step 1: DTC0 reset clock...
%MSG
%MSG-i DTCFrontEndInterface:  Early 25-Mar-2019 16:04:39 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [901]	Step 2: DTC0 configure Jitter Attenuator...
%MSG
%MSG-i DTCFrontEndInterface:  Early 25-Mar-2019 16:04:56 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [974]	Step 4: DTC0 wait for links...
%MSG
%MSG-i DTCFrontEndInterface:  Early 25-Mar-2019 16:05:08 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [984]	Step 5: DTC0 enable markers, Tx, Rx
%MSG
%MSG-i DTCFrontEndInterface:  Early 25-Mar-2019 16:05:08 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [1003]	Step 5: DTC0 configure ROCs
%MSG
%MSG-i FE-ROCPolarFireCoreInterface:  Early 25-Mar-2019 16:05:08 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCPolarFireCoreInterface_interface.cc [113]	......... setup to synchronize ROC clock with 40 MHz clock edge
%MSG
%MSG-i FE-ROCPolarFireCoreInterface:  Early 25-Mar-2019 16:05:08 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCPolarFireCoreInterface_interface.cc [121]	......... Set delay = 10, readback = 10... 
%MSG
%MSG-i FE-ROCPolarFireCoreInterface:  Early 25-Mar-2019 16:05:08 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCPolarFireCoreInterface_interface.cc [153]	......... reset DTC link loss counter ... 
%MSG
%MSG-i DTCFrontEndInterface:  Early 25-Mar-2019 16:05:13 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [1012]	Step 6: DTC0 configured
%MSG
%MSG-i DTCFrontEndInterface:  Early 25-Mar-2019 16:05:13 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [1017]	DTC0 links OK 0xc3
%MSG
%MSG-d FE-ROCPolarFireCoreInterface-DTC0_ROC0_PolarFire-DTC0_ROC0_PolarFire:   Early 25-Mar-2019 16:05:40 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [113]	Starting the high rate check... 
%MSG
%MSG-d FE-ROCPolarFireCoreInterface-DTC0_ROC0_PolarFire-DTC0_ROC0_PolarFire:   Early 25-Mar-2019 16:05:40 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [119]	Thread launched...
%MSG
%MSG-d FE-ROCCoreVInterface:  Early 25-Mar-2019 16:05:40 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [125]	DTC0_ROC0_PolarFireStarting the high rate check... 
%MSG
%MSG-d FE-ROCCoreVInterface:  Early 25-Mar-2019 16:05:40 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [141]	DTC0_ROC0_PolarFire0	 of 10000	x 18 :	 read register 6
%MSG
%MSG-d FE-ROCCoreVInterface:  Early 25-Mar-2019 16:05:40 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [141]	DTC0_ROC0_PolarFire0	 of 10000	x 79 :	 read register 7
%MSG
%MSG-d FE-ROCCoreVInterface:  Early 25-Mar-2019 16:05:40 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [154]	:FE-ROCCoreVInterface:otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [150]	DTC0_ROC0_PolarFire0	x 79 :	 read register 7. Mismatch on read 65535 vs 10. Read failed on read number 62

%MSG
%MSG-d FE-ROCCoreVInterface:  Early 25-Mar-2019 16:05:40 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [167]	:FE-ROCCoreVInterface:otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [166]	DTC0_ROC0_PolarFireError caught. Check printouts!

%MSG
%MSG-d FE-ROCPolarFireCoreInterface-DTC0_ROC0_PolarFire-DTC0_ROC0_PolarFire:   Early 25-Mar-2019 16:11:11 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [113]	Starting the high rate check... 
%MSG
%MSG-d FE-ROCPolarFireCoreInterface-DTC0_ROC0_PolarFire-DTC0_ROC0_PolarFire:   Early 25-Mar-2019 16:11:11 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [119]	Thread launched...
%MSG
%MSG-d FE-ROCCoreVInterface:  Early 25-Mar-2019 16:11:11 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [125]	DTC0_ROC0_PolarFireStarting the high rate check... 
%MSG
%MSG-d FE-ROCCoreVInterface:  Early 25-Mar-2019 16:11:11 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [141]	DTC0_ROC0_PolarFire0	 of 10000	x 14 :	 read register 6
%MSG
%MSG-d FE-ROCCoreVInterface:  Early 25-Mar-2019 16:11:11 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [154]	:FE-ROCCoreVInterface:otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [150]	DTC0_ROC0_PolarFire0	x 14 :	 read register 6. Mismatch on read 65535 vs 4860. Read failed on read number 1

%MSG
%MSG-d FE-ROCCoreVInterface:  Early 25-Mar-2019 16:11:11 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [167]	:FE-ROCCoreVInterface:otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [166]	DTC0_ROC0_PolarFireError caught. Check printouts!

%MSG
%MSG-d FE-ROCPolarFireCoreInterface-DTC0_ROC0_PolarFire-DTC0_ROC0_PolarFire:   Early 25-Mar-2019 16:11:32 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [113]	Starting the high rate check... 
%MSG
%MSG-d FE-ROCPolarFireCoreInterface-DTC0_ROC0_PolarFire-DTC0_ROC0_PolarFire:   Early 25-Mar-2019 16:11:32 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [119]	Thread launched...
%MSG
%MSG-d FE-ROCCoreVInterface:  Early 25-Mar-2019 16:11:32 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [125]	DTC0_ROC0_PolarFireStarting the high rate check... 
%MSG
%MSG-d FE-ROCCoreVInterface:  Early 25-Mar-2019 16:11:32 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [141]	DTC0_ROC0_PolarFire0	 of 10000	x 37 :	 read register 6
%MSG
%MSG-d FE-ROCCoreVInterface:  Early 25-Mar-2019 16:11:33 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [141]	DTC0_ROC0_PolarFire0	 of 10000	x 30 :	 read register 7
%MSG
%MSG-d FE-ROCCoreVInterface:  Early 25-Mar-2019 16:11:33 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [141]	DTC0_ROC0_PolarFire1	 of 10000	x 28 :	 read register 6
%MSG
%MSG-d FE-ROCCoreVInterface:  Early 25-Mar-2019 16:11:33 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [141]	DTC0_ROC0_PolarFire1	 of 10000	x 41 :	 read register 7
%MSG
%MSG-d FE-ROCCoreVInterface:  Early 25-Mar-2019 16:11:33 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [141]	DTC0_ROC0_PolarFire2	 of 10000	x 44 :	 read register 6
%MSG
%MSG-d FE-ROCCoreVInterface:  Early 25-Mar-2019 16:11:33 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [154]	:FE-ROCCoreVInterface:otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [150]	DTC0_ROC0_PolarFire2	x 44 :	 read register 6. Mismatch on read 65535 vs 4860. Read failed on read number 175

%MSG
%MSG-d FE-ROCCoreVInterface:  Early 25-Mar-2019 16:11:33 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [167]	:FE-ROCCoreVInterface:otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [166]	DTC0_ROC0_PolarFireError caught. Check printouts!

%MSG
%MSG-d FE-ROCPolarFireCoreInterface-DTC0_ROC0_PolarFire-DTC0_ROC0_PolarFire:   Early 25-Mar-2019 16:18:54 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [113]	Starting the high rate check... 
%MSG
%MSG-d FE-ROCPolarFireCoreInterface-DTC0_ROC0_PolarFire-DTC0_ROC0_PolarFire:   Early 25-Mar-2019 16:18:54 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [119]	Thread launched...
%MSG
%MSG-d FE-ROCCoreVInterface:  Early 25-Mar-2019 16:18:54 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [125]	DTC0_ROC0_PolarFireStarting the high rate check... 
%MSG
%MSG-d FE-ROCCoreVInterface:  Early 25-Mar-2019 16:18:54 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [141]	DTC0_ROC0_PolarFire0	 of 10000	x 85 :	 read register 6
%MSG
%MSG-d FE-ROCCoreVInterface:  Early 25-Mar-2019 16:18:54 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [141]	DTC0_ROC0_PolarFire0	 of 10000	x 47 :	 read register 7
%MSG
%MSG-d FE-ROCCoreVInterface:  Early 25-Mar-2019 16:18:54 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [141]	DTC0_ROC0_PolarFire1	 of 10000	x 65 :	 read register 6
%MSG
%MSG-d FE-ROCCoreVInterface:  Early 25-Mar-2019 16:18:55 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [141]	DTC0_ROC0_PolarFire1	 of 10000	x 51 :	 read register 7
%MSG
%MSG-d FE-ROCCoreVInterface:  Early 25-Mar-2019 16:18:55 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [141]	DTC0_ROC0_PolarFire2	 of 10000	x 23 :	 read register 6
%MSG
%MSG-d FE-ROCCoreVInterface:  Early 25-Mar-2019 16:18:55 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [141]	DTC0_ROC0_PolarFire2	 of 10000	x 24 :	 read register 7
%MSG
%MSG-d FE-ROCCoreVInterface:  Early 25-Mar-2019 16:18:55 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [141]	DTC0_ROC0_PolarFire3	 of 10000	x 21 :	 read register 6
%MSG
%MSG-d FE-ROCCoreVInterface:  Early 25-Mar-2019 16:18:55 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [141]	DTC0_ROC0_PolarFire3	 of 10000	x 56 :	 read register 7
%MSG
%MSG-d FE-ROCCoreVInterface:  Early 25-Mar-2019 16:18:55 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [141]	DTC0_ROC0_PolarFire4	 of 10000	x 84 :	 read register 6
%MSG
%MSG-d FE-ROCCoreVInterface:  Early 25-Mar-2019 16:18:55 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [154]	:FE-ROCCoreVInterface:otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [150]	DTC0_ROC0_PolarFire4	x 84 :	 read register 6. Mismatch on read 65535 vs 4860. Read failed on read number 386

%MSG
%MSG-d FE-ROCCoreVInterface:  Early 25-Mar-2019 16:18:55 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [167]	:FE-ROCCoreVInterface:otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [166]	DTC0_ROC0_PolarFireError caught. Check printouts!

%MSG
%MSG-d FE-ROCPolarFireCoreInterface-DTC0_ROC0_PolarFire-DTC0_ROC0_PolarFire:   Early 25-Mar-2019 16:18:59 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [113]	Starting the high rate check... 
%MSG
%MSG-d FE-ROCPolarFireCoreInterface-DTC0_ROC0_PolarFire-DTC0_ROC0_PolarFire:   Early 25-Mar-2019 16:18:59 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [119]	Thread launched...
%MSG
%MSG-d FE-ROCCoreVInterface:  Early 25-Mar-2019 16:18:59 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [125]	DTC0_ROC0_PolarFireStarting the high rate check... 
%MSG
%MSG-d FE-ROCCoreVInterface:  Early 25-Mar-2019 16:18:59 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [141]	DTC0_ROC0_PolarFire0	 of 10000	x 74 :	 read register 6
%MSG
%MSG-d FE-ROCCoreVInterface:  Early 25-Mar-2019 16:18:59 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [154]	:FE-ROCCoreVInterface:otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [150]	DTC0_ROC0_PolarFire0	x 74 :	 read register 6. Mismatch on read 65535 vs 4860. Read failed on read number 42

%MSG
%MSG-d FE-ROCCoreVInterface:  Early 25-Mar-2019 16:18:59 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [167]	:FE-ROCCoreVInterface:otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [166]	DTC0_ROC0_PolarFireError caught. Check printouts!

%MSG
%MSG-d FE-ROCPolarFireCoreInterface-DTC0_ROC0_PolarFire-DTC0_ROC0_PolarFire:   Early 25-Mar-2019 16:19:22 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [113]	Starting the high rate check... 
%MSG
%MSG-d FE-ROCPolarFireCoreInterface-DTC0_ROC0_PolarFire-DTC0_ROC0_PolarFire:   Early 25-Mar-2019 16:19:22 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [119]	Thread launched...
%MSG
%MSG-d FE-ROCCoreVInterface:  Early 25-Mar-2019 16:19:22 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [125]	DTC0_ROC0_PolarFireStarting the high rate check... 
%MSG
%MSG-d FE-ROCCoreVInterface:  Early 25-Mar-2019 16:19:22 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [141]	DTC0_ROC0_PolarFire0	 of 10000	x 90 :	 read register 6
%MSG
%MSG-d FE-ROCCoreVInterface:  Early 25-Mar-2019 16:19:23 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [141]	DTC0_ROC0_PolarFire0	 of 10000	x 40 :	 read register 7
%MSG
%MSG-d FE-ROCCoreVInterface:  Early 25-Mar-2019 16:19:23 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [141]	DTC0_ROC0_PolarFire1	 of 10000	x 33 :	 read register 6
%MSG
%MSG-d FE-ROCCoreVInterface:  Early 25-Mar-2019 16:19:23 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [141]	DTC0_ROC0_PolarFire1	 of 10000	x 86 :	 read register 7
%MSG
%MSG-d FE-ROCCoreVInterface:  Early 25-Mar-2019 16:19:23 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [141]	DTC0_ROC0_PolarFire2	 of 10000	x 93 :	 read register 6
%MSG
%MSG-d FE-ROCCoreVInterface:  Early 25-Mar-2019 16:19:23 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [141]	DTC0_ROC0_PolarFire2	 of 10000	x 91 :	 read register 7
%MSG
%MSG-d FE-ROCCoreVInterface:  Early 25-Mar-2019 16:19:24 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [141]	DTC0_ROC0_PolarFire3	 of 10000	x 38 :	 read register 6
%MSG
%MSG-d FE-ROCCoreVInterface:  Early 25-Mar-2019 16:19:24 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [141]	DTC0_ROC0_PolarFire3	 of 10000	x 7 :	 read register 7
%MSG
%MSG-d FE-ROCCoreVInterface:  Early 25-Mar-2019 16:19:24 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [141]	DTC0_ROC0_PolarFire4	 of 10000	x 26 :	 read register 6
%MSG
%MSG-d FE-ROCCoreVInterface:  Early 25-Mar-2019 16:19:24 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [141]	DTC0_ROC0_PolarFire4	 of 10000	x 60 :	 read register 7
%MSG
%MSG-d FE-ROCCoreVInterface:  Early 25-Mar-2019 16:19:24 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [141]	DTC0_ROC0_PolarFire5	 of 10000	x 32 :	 read register 6
%MSG
%MSG-d FE-ROCCoreVInterface:  Early 25-Mar-2019 16:19:24 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [141]	DTC0_ROC0_PolarFire5	 of 10000	x 88 :	 read register 7
%MSG
%MSG-d FE-ROCCoreVInterface:  Early 25-Mar-2019 16:19:24 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [141]	DTC0_ROC0_PolarFire6	 of 10000	x 51 :	 read register 6
%MSG
%MSG-d FE-ROCCoreVInterface:  Early 25-Mar-2019 16:19:25 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [141]	DTC0_ROC0_PolarFire6	 of 10000	x 48 :	 read register 7
%MSG
%MSG-d FE-ROCCoreVInterface:  Early 25-Mar-2019 16:19:25 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [141]	DTC0_ROC0_PolarFire7	 of 10000	x 56 :	 read register 6
%MSG
%MSG-d FE-ROCCoreVInterface:  Early 25-Mar-2019 16:19:25 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [141]	DTC0_ROC0_PolarFire7	 of 10000	x 79 :	 read register 7
%MSG
%MSG-d FE-ROCCoreVInterface:  Early 25-Mar-2019 16:19:25 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [141]	DTC0_ROC0_PolarFire8	 of 10000	x 63 :	 read register 6
%MSG
%MSG-d FE-ROCCoreVInterface:  Early 25-Mar-2019 16:19:25 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [154]	:FE-ROCCoreVInterface:otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [150]	DTC0_ROC0_PolarFire8	x 63 :	 read register 6. Mismatch on read 65535 vs 4860. Read failed on read number 969

%MSG
%MSG-d FE-ROCCoreVInterface:  Early 25-Mar-2019 16:19:25 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [167]	:FE-ROCCoreVInterface:otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [166]	DTC0_ROC0_PolarFireError caught. Check printouts!

%MSG
