#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000002319169e4e0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 23;
 .timescale 0 0;
v000002319171f3e0_0 .net "PC", 31 0, v0000023191715180_0;  1 drivers
v000002319171ebc0_0 .var "clk", 0 0;
v000002319171f0c0_0 .net "clkout", 0 0, L_00000231916ae5d0;  1 drivers
v000002319171fca0_0 .net "cycles_consumed", 31 0, v000002319171dd60_0;  1 drivers
v000002319171f700_0 .net "regs0", 31 0, L_000002319177d7b0;  1 drivers
v000002319171f5c0_0 .net "regs1", 31 0, L_000002319177ce10;  1 drivers
v000002319171fd40_0 .net "regs2", 31 0, L_000002319177cd30;  1 drivers
v000002319171f8e0_0 .net "regs3", 31 0, L_000002319177d580;  1 drivers
v000002319171ec60_0 .net "regs4", 31 0, L_000002319177d120;  1 drivers
v000002319171f160_0 .net "regs5", 31 0, L_000002319177d890;  1 drivers
v000002319171eda0_0 .var "rst", 0 0;
S_000002319169e800 .scope module, "cpu" "processor" 2 36, 3 4 0, S_000002319169e4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "regs0";
    .port_info 4 /OUTPUT 32 "regs1";
    .port_info 5 /OUTPUT 32 "regs2";
    .port_info 6 /OUTPUT 32 "regs3";
    .port_info 7 /OUTPUT 32 "regs4";
    .port_info 8 /OUTPUT 32 "regs5";
    .port_info 9 /OUTPUT 32 "cycles_consumed";
    .port_info 10 /OUTPUT 1 "clk";
P_00000231916b35c0 .param/l "RType" 0 4 2, C4<000000>;
P_00000231916b35f8 .param/l "add" 0 4 5, C4<100000>;
P_00000231916b3630 .param/l "addi" 0 4 8, C4<001000>;
P_00000231916b3668 .param/l "addu" 0 4 5, C4<100001>;
P_00000231916b36a0 .param/l "and_" 0 4 5, C4<100100>;
P_00000231916b36d8 .param/l "andi" 0 4 8, C4<001100>;
P_00000231916b3710 .param/l "beq" 0 4 10, C4<000100>;
P_00000231916b3748 .param/l "bge" 0 4 10, C4<001010>;
P_00000231916b3780 .param/l "bgt" 0 4 10, C4<001001>;
P_00000231916b37b8 .param/l "ble" 0 4 10, C4<000111>;
P_00000231916b37f0 .param/l "blt" 0 4 10, C4<000110>;
P_00000231916b3828 .param/l "bne" 0 4 10, C4<000101>;
P_00000231916b3860 .param/l "handler_addr" 0 3 7, C4<00000000000000000000001111101000>;
P_00000231916b3898 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000231916b38d0 .param/l "j" 0 4 12, C4<000010>;
P_00000231916b3908 .param/l "jal" 0 4 12, C4<000011>;
P_00000231916b3940 .param/l "jr" 0 4 6, C4<001000>;
P_00000231916b3978 .param/l "lw" 0 4 8, C4<100011>;
P_00000231916b39b0 .param/l "nor_" 0 4 5, C4<100111>;
P_00000231916b39e8 .param/l "or_" 0 4 5, C4<100101>;
P_00000231916b3a20 .param/l "ori" 0 4 8, C4<001101>;
P_00000231916b3a58 .param/l "sgt" 0 4 6, C4<101011>;
P_00000231916b3a90 .param/l "sll" 0 4 6, C4<000000>;
P_00000231916b3ac8 .param/l "slt" 0 4 5, C4<101010>;
P_00000231916b3b00 .param/l "slti" 0 4 8, C4<101010>;
P_00000231916b3b38 .param/l "srl" 0 4 6, C4<000010>;
P_00000231916b3b70 .param/l "sub" 0 4 5, C4<100010>;
P_00000231916b3ba8 .param/l "subu" 0 4 5, C4<100011>;
P_00000231916b3be0 .param/l "sw" 0 4 8, C4<101011>;
P_00000231916b3c18 .param/l "xor_" 0 4 5, C4<100110>;
P_00000231916b3c50 .param/l "xori" 0 4 8, C4<001110>;
L_00000231916ae950 .functor NOT 1, v000002319171eda0_0, C4<0>, C4<0>, C4<0>;
L_00000231916ae800 .functor NOT 1, v000002319171eda0_0, C4<0>, C4<0>, C4<0>;
L_00000231916aebf0 .functor NOT 1, v000002319171eda0_0, C4<0>, C4<0>, C4<0>;
L_00000231916ae8e0 .functor NOT 1, v000002319171eda0_0, C4<0>, C4<0>, C4<0>;
L_00000231916aeb80 .functor NOT 1, v000002319171eda0_0, C4<0>, C4<0>, C4<0>;
L_00000231916aec60 .functor NOT 1, v000002319171eda0_0, C4<0>, C4<0>, C4<0>;
L_00000231916ae170 .functor NOT 1, v000002319171eda0_0, C4<0>, C4<0>, C4<0>;
L_00000231916aed40 .functor NOT 1, v000002319171eda0_0, C4<0>, C4<0>, C4<0>;
L_00000231916ae5d0 .functor OR 1, v000002319171ebc0_0, v0000023191704870_0, C4<0>, C4<0>;
L_000002319177d740 .functor OR 1, L_000002319177b180, L_0000023191779560, C4<0>, C4<0>;
L_000002319177ca90 .functor AND 1, L_0000023191778fc0, L_000002319177a320, C4<1>, C4<1>;
L_000002319177d510 .functor NOT 1, v000002319171eda0_0, C4<0>, C4<0>, C4<0>;
L_000002319177d660 .functor OR 1, L_000002319177b2c0, L_000002319177b860, C4<0>, C4<0>;
L_000002319177d190 .functor OR 1, L_000002319177d660, L_000002319177bb80, C4<0>, C4<0>;
L_000002319177cfd0 .functor OR 1, L_000002319177b5e0, L_000002319177bcc0, C4<0>, C4<0>;
L_000002319177d6d0 .functor AND 1, L_000002319177bf40, L_000002319177cfd0, C4<1>, C4<1>;
L_000002319177d900 .functor OR 1, L_000002319177bfe0, L_000002319177c3a0, C4<0>, C4<0>;
L_000002319177cb70 .functor AND 1, L_000002319177b4a0, L_000002319177d900, C4<1>, C4<1>;
v00000231917152c0_0 .net "ALUOp", 3 0, v00000231916918e0_0;  1 drivers
v0000023191715860_0 .net "ALUResult", 31 0, v00000231917140a0_0;  1 drivers
v0000023191715900_0 .net "ALUSrc", 0 0, v0000023191691480_0;  1 drivers
v0000023191714320_0 .net "ALUin2", 31 0, L_000002319177b360;  1 drivers
v00000231917143c0_0 .net "MemReadEn", 0 0, v000002319168ff40_0;  1 drivers
v0000023191713ba0_0 .net "MemWriteEn", 0 0, v000002319167a2f0_0;  1 drivers
v0000023191715220_0 .net "MemtoReg", 0 0, v0000023191678ef0_0;  1 drivers
v0000023191714460_0 .net "PC", 31 0, v0000023191715180_0;  alias, 1 drivers
v0000023191713c40_0 .net "PCPlus1", 31 0, L_000002319177af00;  1 drivers
v00000231917159a0_0 .net "PCsrc", 1 0, v0000023191715720_0;  1 drivers
v0000023191713b00_0 .net "RegDst", 0 0, v0000023191704410_0;  1 drivers
v0000023191713ce0_0 .net "RegWriteEn", 0 0, v0000023191704b90_0;  1 drivers
v0000023191715360_0 .net "WriteRegister", 4 0, L_000002319177c260;  1 drivers
v0000023191713d80_0 .net *"_ivl_0", 0 0, L_00000231916ae950;  1 drivers
L_00000231917209f0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000023191713e20_0 .net/2u *"_ivl_10", 4 0, L_00000231917209f0;  1 drivers
L_0000023191721800 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023191715400_0 .net *"_ivl_101", 25 0, L_0000023191721800;  1 drivers
L_0000023191721848 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023191713f60_0 .net/2u *"_ivl_102", 31 0, L_0000023191721848;  1 drivers
v0000023191714c80_0 .net *"_ivl_104", 0 0, L_0000023191778fc0;  1 drivers
L_0000023191721890 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000023191714500_0 .net/2u *"_ivl_106", 5 0, L_0000023191721890;  1 drivers
v00000231917146e0_0 .net *"_ivl_108", 0 0, L_000002319177a320;  1 drivers
v0000023191714780_0 .net *"_ivl_111", 0 0, L_000002319177ca90;  1 drivers
v0000023191714d20_0 .net *"_ivl_113", 9 0, L_0000023191778f20;  1 drivers
v00000231917148c0_0 .net *"_ivl_114", 31 0, L_0000023191779d80;  1 drivers
L_00000231917218d8 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002319171ada0_0 .net *"_ivl_117", 21 0, L_00000231917218d8;  1 drivers
v000002319171ab20_0 .net *"_ivl_118", 31 0, L_000002319177abe0;  1 drivers
L_0000023191720a38 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002319171b700_0 .net/2u *"_ivl_12", 5 0, L_0000023191720a38;  1 drivers
v000002319171b660_0 .net *"_ivl_120", 31 0, L_0000023191778c00;  1 drivers
L_0000023191721920 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002319171ae40_0 .net/2u *"_ivl_124", 1 0, L_0000023191721920;  1 drivers
v000002319171b0c0_0 .net *"_ivl_126", 0 0, L_000002319177a3c0;  1 drivers
L_0000023191721968 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000002319171a300_0 .net/2u *"_ivl_128", 1 0, L_0000023191721968;  1 drivers
v000002319171bd40_0 .net *"_ivl_130", 0 0, L_0000023191778ca0;  1 drivers
L_00000231917219b0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000002319171b7a0_0 .net/2u *"_ivl_132", 1 0, L_00000231917219b0;  1 drivers
v000002319171aee0_0 .net *"_ivl_134", 0 0, L_0000023191779100;  1 drivers
L_00000231917219f8 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000002319171b340_0 .net/2u *"_ivl_136", 31 0, L_00000231917219f8;  1 drivers
L_0000023191721a40 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000002319171abc0_0 .net/2u *"_ivl_138", 31 0, L_0000023191721a40;  1 drivers
v000002319171ac60_0 .net *"_ivl_14", 0 0, L_000002319171fa20;  1 drivers
v000002319171aa80_0 .net *"_ivl_140", 31 0, L_00000231917791a0;  1 drivers
v000002319171a1c0_0 .net *"_ivl_142", 31 0, L_0000023191779420;  1 drivers
v000002319171ad00_0 .net *"_ivl_146", 0 0, L_000002319177d510;  1 drivers
L_0000023191721ad0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002319171af80_0 .net/2u *"_ivl_148", 31 0, L_0000023191721ad0;  1 drivers
L_0000023191721ba8 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000002319171bfc0_0 .net/2u *"_ivl_152", 5 0, L_0000023191721ba8;  1 drivers
v000002319171b3e0_0 .net *"_ivl_154", 0 0, L_000002319177b2c0;  1 drivers
L_0000023191721bf0 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000002319171b2a0_0 .net/2u *"_ivl_156", 5 0, L_0000023191721bf0;  1 drivers
v000002319171b020_0 .net *"_ivl_158", 0 0, L_000002319177b860;  1 drivers
L_0000023191720a80 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000002319171bc00_0 .net/2u *"_ivl_16", 4 0, L_0000023191720a80;  1 drivers
v000002319171b160_0 .net *"_ivl_161", 0 0, L_000002319177d660;  1 drivers
L_0000023191721c38 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000002319171b200_0 .net/2u *"_ivl_162", 5 0, L_0000023191721c38;  1 drivers
v000002319171bb60_0 .net *"_ivl_164", 0 0, L_000002319177bb80;  1 drivers
v000002319171b480_0 .net *"_ivl_167", 0 0, L_000002319177d190;  1 drivers
L_0000023191721c80 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002319171b520_0 .net/2u *"_ivl_168", 15 0, L_0000023191721c80;  1 drivers
v000002319171b5c0_0 .net *"_ivl_170", 31 0, L_000002319177bae0;  1 drivers
v000002319171a620_0 .net *"_ivl_173", 0 0, L_000002319177be00;  1 drivers
v000002319171bde0_0 .net *"_ivl_174", 15 0, L_000002319177bc20;  1 drivers
v000002319171bf20_0 .net *"_ivl_176", 31 0, L_000002319177b680;  1 drivers
v000002319171bca0_0 .net *"_ivl_180", 31 0, L_000002319177c1c0;  1 drivers
L_0000023191721cc8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002319171b840_0 .net *"_ivl_183", 25 0, L_0000023191721cc8;  1 drivers
L_0000023191721d10 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002319171b8e0_0 .net/2u *"_ivl_184", 31 0, L_0000023191721d10;  1 drivers
v000002319171c060_0 .net *"_ivl_186", 0 0, L_000002319177bf40;  1 drivers
L_0000023191721d58 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002319171be80_0 .net/2u *"_ivl_188", 5 0, L_0000023191721d58;  1 drivers
v000002319171a760_0 .net *"_ivl_19", 4 0, L_000002319171eee0;  1 drivers
v000002319171b980_0 .net *"_ivl_190", 0 0, L_000002319177b5e0;  1 drivers
L_0000023191721da0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002319171ba20_0 .net/2u *"_ivl_192", 5 0, L_0000023191721da0;  1 drivers
v000002319171bac0_0 .net *"_ivl_194", 0 0, L_000002319177bcc0;  1 drivers
v000002319171a260_0 .net *"_ivl_197", 0 0, L_000002319177cfd0;  1 drivers
v000002319171a3a0_0 .net *"_ivl_199", 0 0, L_000002319177d6d0;  1 drivers
L_00000231917209a8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002319171a440_0 .net/2u *"_ivl_2", 5 0, L_00000231917209a8;  1 drivers
v000002319171a4e0_0 .net *"_ivl_20", 4 0, L_000002319171f2a0;  1 drivers
L_0000023191721de8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002319171a580_0 .net/2u *"_ivl_200", 5 0, L_0000023191721de8;  1 drivers
v000002319171a6c0_0 .net *"_ivl_202", 0 0, L_000002319177bd60;  1 drivers
L_0000023191721e30 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002319171a800_0 .net/2u *"_ivl_204", 31 0, L_0000023191721e30;  1 drivers
v000002319171a8a0_0 .net *"_ivl_206", 31 0, L_000002319177c300;  1 drivers
v000002319171a9e0_0 .net *"_ivl_210", 31 0, L_000002319177c8a0;  1 drivers
L_0000023191721e78 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002319171a940_0 .net *"_ivl_213", 25 0, L_0000023191721e78;  1 drivers
L_0000023191721ec0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002319171d900_0 .net/2u *"_ivl_214", 31 0, L_0000023191721ec0;  1 drivers
v000002319171de00_0 .net *"_ivl_216", 0 0, L_000002319177b4a0;  1 drivers
L_0000023191721f08 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002319171c960_0 .net/2u *"_ivl_218", 5 0, L_0000023191721f08;  1 drivers
v000002319171dae0_0 .net *"_ivl_220", 0 0, L_000002319177bfe0;  1 drivers
L_0000023191721f50 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002319171dea0_0 .net/2u *"_ivl_222", 5 0, L_0000023191721f50;  1 drivers
v000002319171d680_0 .net *"_ivl_224", 0 0, L_000002319177c3a0;  1 drivers
v000002319171e760_0 .net *"_ivl_227", 0 0, L_000002319177d900;  1 drivers
v000002319171e440_0 .net *"_ivl_229", 0 0, L_000002319177cb70;  1 drivers
L_0000023191721f98 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002319171db80_0 .net/2u *"_ivl_230", 5 0, L_0000023191721f98;  1 drivers
v000002319171d040_0 .net *"_ivl_232", 0 0, L_000002319177b400;  1 drivers
v000002319171ca00_0 .net *"_ivl_234", 31 0, L_000002319177c440;  1 drivers
v000002319171e580_0 .net *"_ivl_24", 0 0, L_00000231916aebf0;  1 drivers
L_0000023191720ac8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002319171d0e0_0 .net/2u *"_ivl_26", 4 0, L_0000023191720ac8;  1 drivers
v000002319171da40_0 .net *"_ivl_29", 4 0, L_000002319171f660;  1 drivers
v000002319171cb40_0 .net *"_ivl_32", 0 0, L_00000231916ae8e0;  1 drivers
L_0000023191720b10 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002319171c320_0 .net/2u *"_ivl_34", 4 0, L_0000023191720b10;  1 drivers
v000002319171c5a0_0 .net *"_ivl_37", 4 0, L_0000023191720060;  1 drivers
v000002319171c3c0_0 .net *"_ivl_40", 0 0, L_00000231916aeb80;  1 drivers
L_0000023191720b58 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002319171c8c0_0 .net/2u *"_ivl_42", 15 0, L_0000023191720b58;  1 drivers
v000002319171cf00_0 .net *"_ivl_45", 15 0, L_000002319171fde0;  1 drivers
v000002319171e260_0 .net *"_ivl_48", 0 0, L_00000231916aec60;  1 drivers
v000002319171c640_0 .net *"_ivl_5", 5 0, L_000002319171ee40;  1 drivers
L_0000023191720ba0 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002319171d720_0 .net/2u *"_ivl_50", 36 0, L_0000023191720ba0;  1 drivers
L_0000023191720be8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002319171e080_0 .net/2u *"_ivl_52", 31 0, L_0000023191720be8;  1 drivers
v000002319171d180_0 .net *"_ivl_55", 4 0, L_000002319171ff20;  1 drivers
v000002319171d2c0_0 .net *"_ivl_56", 36 0, L_000002319171ffc0;  1 drivers
v000002319171caa0_0 .net *"_ivl_58", 36 0, L_0000023191778d40;  1 drivers
v000002319171e300_0 .net *"_ivl_62", 0 0, L_00000231916ae170;  1 drivers
L_0000023191720c30 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002319171c1e0_0 .net/2u *"_ivl_64", 5 0, L_0000023191720c30;  1 drivers
v000002319171c500_0 .net *"_ivl_67", 5 0, L_000002319177aaa0;  1 drivers
v000002319171d7c0_0 .net *"_ivl_70", 0 0, L_00000231916aed40;  1 drivers
L_0000023191720c78 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002319171cbe0_0 .net/2u *"_ivl_72", 57 0, L_0000023191720c78;  1 drivers
L_0000023191720cc0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002319171cc80_0 .net/2u *"_ivl_74", 31 0, L_0000023191720cc0;  1 drivers
v000002319171e800_0 .net *"_ivl_77", 25 0, L_000002319177afa0;  1 drivers
v000002319171c6e0_0 .net *"_ivl_78", 57 0, L_000002319177a0a0;  1 drivers
v000002319171d540_0 .net *"_ivl_8", 0 0, L_00000231916ae800;  1 drivers
v000002319171d220_0 .net *"_ivl_80", 57 0, L_000002319177a820;  1 drivers
L_0000023191721728 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002319171c460_0 .net/2u *"_ivl_84", 31 0, L_0000023191721728;  1 drivers
L_0000023191721770 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002319171e620_0 .net/2u *"_ivl_88", 5 0, L_0000023191721770;  1 drivers
v000002319171dc20_0 .net *"_ivl_90", 0 0, L_000002319177b180;  1 drivers
L_00000231917217b8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002319171d360_0 .net/2u *"_ivl_92", 5 0, L_00000231917217b8;  1 drivers
v000002319171d9a0_0 .net *"_ivl_94", 0 0, L_0000023191779560;  1 drivers
v000002319171cfa0_0 .net *"_ivl_97", 0 0, L_000002319177d740;  1 drivers
v000002319171d860_0 .net *"_ivl_98", 31 0, L_000002319177a280;  1 drivers
v000002319171cd20_0 .net "adderResult", 31 0, L_000002319177a960;  1 drivers
v000002319171e1c0_0 .net "address", 31 0, L_0000023191779a60;  1 drivers
v000002319171dcc0_0 .net "clk", 0 0, L_00000231916ae5d0;  alias, 1 drivers
v000002319171dd60_0 .var "cycles_consumed", 31 0;
v000002319171d5e0_0 .net "excep_flag", 0 0, L_0000023191779ce0;  1 drivers
v000002319171df40_0 .net "extImm", 31 0, L_000002319177c120;  1 drivers
v000002319171cdc0_0 .net "funct", 5 0, L_0000023191778de0;  1 drivers
v000002319171e8a0_0 .net "hlt", 0 0, v0000023191704870_0;  1 drivers
v000002319171dfe0_0 .net "imm", 15 0, L_000002319171fe80;  1 drivers
v000002319171e120_0 .net "immediate", 31 0, L_000002319177b720;  1 drivers
v000002319171d4a0_0 .net "input_clk", 0 0, v000002319171ebc0_0;  1 drivers
v000002319171e3a0_0 .net "instruction", 31 0, L_00000231917794c0;  1 drivers
v000002319171c780_0 .net "memoryReadData", 31 0, v0000023191714be0_0;  1 drivers
v000002319171e4e0_0 .net "nextPC", 31 0, L_000002319177a460;  1 drivers
v000002319171ce60_0 .net "opcode", 5 0, L_000002319171f480;  1 drivers
v000002319171c280_0 .net "rd", 4 0, L_000002319171ef80;  1 drivers
v000002319171c820_0 .net "readData1", 31 0, L_000002319177d430;  1 drivers
v000002319171e6c0_0 .net "readData1_w", 31 0, L_000002319177c4e0;  1 drivers
v000002319171d400_0 .net "readData2", 31 0, L_000002319177d4a0;  1 drivers
v000002319171e940_0 .net "regs0", 31 0, L_000002319177d7b0;  alias, 1 drivers
v000002319171f020_0 .net "regs1", 31 0, L_000002319177ce10;  alias, 1 drivers
v000002319171e9e0_0 .net "regs2", 31 0, L_000002319177cd30;  alias, 1 drivers
v000002319171f340_0 .net "regs3", 31 0, L_000002319177d580;  alias, 1 drivers
v000002319171f7a0_0 .net "regs4", 31 0, L_000002319177d120;  alias, 1 drivers
v000002319171ea80_0 .net "regs5", 31 0, L_000002319177d890;  alias, 1 drivers
v000002319171ed00_0 .net "rs", 4 0, L_000002319171fb60;  1 drivers
v000002319171fac0_0 .net "rst", 0 0, v000002319171eda0_0;  1 drivers
v000002319171f980_0 .net "rt", 4 0, L_000002319171fc00;  1 drivers
v000002319171eb20_0 .net "shamt", 31 0, L_00000231917792e0;  1 drivers
v000002319171f520_0 .net "wire_instruction", 31 0, L_000002319177d3c0;  1 drivers
v000002319171f840_0 .net "writeData", 31 0, L_000002319177b7c0;  1 drivers
v000002319171f200_0 .net "zero", 0 0, L_000002319177b220;  1 drivers
L_000002319171ee40 .part L_00000231917794c0, 26, 6;
L_000002319171f480 .functor MUXZ 6, L_000002319171ee40, L_00000231917209a8, L_00000231916ae950, C4<>;
L_000002319171fa20 .cmp/eq 6, L_000002319171f480, L_0000023191720a38;
L_000002319171eee0 .part L_00000231917794c0, 11, 5;
L_000002319171f2a0 .functor MUXZ 5, L_000002319171eee0, L_0000023191720a80, L_000002319171fa20, C4<>;
L_000002319171ef80 .functor MUXZ 5, L_000002319171f2a0, L_00000231917209f0, L_00000231916ae800, C4<>;
L_000002319171f660 .part L_00000231917794c0, 21, 5;
L_000002319171fb60 .functor MUXZ 5, L_000002319171f660, L_0000023191720ac8, L_00000231916aebf0, C4<>;
L_0000023191720060 .part L_00000231917794c0, 16, 5;
L_000002319171fc00 .functor MUXZ 5, L_0000023191720060, L_0000023191720b10, L_00000231916ae8e0, C4<>;
L_000002319171fde0 .part L_00000231917794c0, 0, 16;
L_000002319171fe80 .functor MUXZ 16, L_000002319171fde0, L_0000023191720b58, L_00000231916aeb80, C4<>;
L_000002319171ff20 .part L_00000231917794c0, 6, 5;
L_000002319171ffc0 .concat [ 5 32 0 0], L_000002319171ff20, L_0000023191720be8;
L_0000023191778d40 .functor MUXZ 37, L_000002319171ffc0, L_0000023191720ba0, L_00000231916aec60, C4<>;
L_00000231917792e0 .part L_0000023191778d40, 0, 32;
L_000002319177aaa0 .part L_00000231917794c0, 0, 6;
L_0000023191778de0 .functor MUXZ 6, L_000002319177aaa0, L_0000023191720c30, L_00000231916ae170, C4<>;
L_000002319177afa0 .part L_00000231917794c0, 0, 26;
L_000002319177a0a0 .concat [ 26 32 0 0], L_000002319177afa0, L_0000023191720cc0;
L_000002319177a820 .functor MUXZ 58, L_000002319177a0a0, L_0000023191720c78, L_00000231916aed40, C4<>;
L_0000023191779a60 .part L_000002319177a820, 0, 32;
L_000002319177af00 .arith/sum 32, v0000023191715180_0, L_0000023191721728;
L_000002319177b180 .cmp/eq 6, L_000002319171f480, L_0000023191721770;
L_0000023191779560 .cmp/eq 6, L_000002319171f480, L_00000231917217b8;
L_000002319177a280 .concat [ 6 26 0 0], L_000002319171f480, L_0000023191721800;
L_0000023191778fc0 .cmp/eq 32, L_000002319177a280, L_0000023191721848;
L_000002319177a320 .cmp/eq 6, L_0000023191778de0, L_0000023191721890;
L_0000023191778f20 .part L_000002319171fe80, 0, 10;
L_0000023191779d80 .concat [ 10 22 0 0], L_0000023191778f20, L_00000231917218d8;
L_000002319177abe0 .arith/sum 32, v0000023191715180_0, L_0000023191779d80;
L_0000023191778c00 .functor MUXZ 32, L_000002319177abe0, L_000002319177d430, L_000002319177ca90, C4<>;
L_000002319177a960 .functor MUXZ 32, L_0000023191778c00, L_0000023191779a60, L_000002319177d740, C4<>;
L_000002319177a3c0 .cmp/eq 2, v0000023191715720_0, L_0000023191721920;
L_0000023191778ca0 .cmp/eq 2, v0000023191715720_0, L_0000023191721968;
L_0000023191779100 .cmp/eq 2, v0000023191715720_0, L_00000231917219b0;
L_00000231917791a0 .functor MUXZ 32, L_0000023191721a40, L_00000231917219f8, L_0000023191779100, C4<>;
L_0000023191779420 .functor MUXZ 32, L_00000231917791a0, L_000002319177a960, L_0000023191778ca0, C4<>;
L_000002319177a460 .functor MUXZ 32, L_0000023191779420, L_000002319177af00, L_000002319177a3c0, C4<>;
L_00000231917794c0 .functor MUXZ 32, L_000002319177d3c0, L_0000023191721ad0, L_000002319177d510, C4<>;
L_000002319177b2c0 .cmp/eq 6, L_000002319171f480, L_0000023191721ba8;
L_000002319177b860 .cmp/eq 6, L_000002319171f480, L_0000023191721bf0;
L_000002319177bb80 .cmp/eq 6, L_000002319171f480, L_0000023191721c38;
L_000002319177bae0 .concat [ 16 16 0 0], L_000002319171fe80, L_0000023191721c80;
L_000002319177be00 .part L_000002319171fe80, 15, 1;
LS_000002319177bc20_0_0 .concat [ 1 1 1 1], L_000002319177be00, L_000002319177be00, L_000002319177be00, L_000002319177be00;
LS_000002319177bc20_0_4 .concat [ 1 1 1 1], L_000002319177be00, L_000002319177be00, L_000002319177be00, L_000002319177be00;
LS_000002319177bc20_0_8 .concat [ 1 1 1 1], L_000002319177be00, L_000002319177be00, L_000002319177be00, L_000002319177be00;
LS_000002319177bc20_0_12 .concat [ 1 1 1 1], L_000002319177be00, L_000002319177be00, L_000002319177be00, L_000002319177be00;
L_000002319177bc20 .concat [ 4 4 4 4], LS_000002319177bc20_0_0, LS_000002319177bc20_0_4, LS_000002319177bc20_0_8, LS_000002319177bc20_0_12;
L_000002319177b680 .concat [ 16 16 0 0], L_000002319171fe80, L_000002319177bc20;
L_000002319177c120 .functor MUXZ 32, L_000002319177b680, L_000002319177bae0, L_000002319177d190, C4<>;
L_000002319177c1c0 .concat [ 6 26 0 0], L_000002319171f480, L_0000023191721cc8;
L_000002319177bf40 .cmp/eq 32, L_000002319177c1c0, L_0000023191721d10;
L_000002319177b5e0 .cmp/eq 6, L_0000023191778de0, L_0000023191721d58;
L_000002319177bcc0 .cmp/eq 6, L_0000023191778de0, L_0000023191721da0;
L_000002319177bd60 .cmp/eq 6, L_000002319171f480, L_0000023191721de8;
L_000002319177c300 .functor MUXZ 32, L_000002319177c120, L_0000023191721e30, L_000002319177bd60, C4<>;
L_000002319177b720 .functor MUXZ 32, L_000002319177c300, L_00000231917792e0, L_000002319177d6d0, C4<>;
L_000002319177c8a0 .concat [ 6 26 0 0], L_000002319171f480, L_0000023191721e78;
L_000002319177b4a0 .cmp/eq 32, L_000002319177c8a0, L_0000023191721ec0;
L_000002319177bfe0 .cmp/eq 6, L_0000023191778de0, L_0000023191721f08;
L_000002319177c3a0 .cmp/eq 6, L_0000023191778de0, L_0000023191721f50;
L_000002319177b400 .cmp/eq 6, L_000002319171f480, L_0000023191721f98;
L_000002319177c440 .functor MUXZ 32, L_000002319177d430, v0000023191715180_0, L_000002319177b400, C4<>;
L_000002319177c4e0 .functor MUXZ 32, L_000002319177c440, L_000002319177d4a0, L_000002319177cb70, C4<>;
L_000002319177c580 .part v00000231917140a0_0, 0, 8;
S_000002319169e990 .scope module, "ALUMux" "mux2x1" 3 95, 5 1 0, S_000002319169e800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000231916a2b50 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002319177d820 .functor NOT 1, v0000023191691480_0, C4<0>, C4<0>, C4<0>;
v0000023191691840_0 .net *"_ivl_0", 0 0, L_000002319177d820;  1 drivers
v0000023191690b20_0 .net "in1", 31 0, L_000002319177d4a0;  alias, 1 drivers
v00000231916913e0_0 .net "in2", 31 0, L_000002319177b720;  alias, 1 drivers
v000002319168fe00_0 .net "out", 31 0, L_000002319177b360;  alias, 1 drivers
v0000023191690bc0_0 .net "s", 0 0, v0000023191691480_0;  alias, 1 drivers
L_000002319177b360 .functor MUXZ 32, L_000002319177b720, L_000002319177d4a0, L_000002319177d820, C4<>;
S_00000231916043f0 .scope module, "CU" "controlUnit" 3 79, 6 1 0, S_000002319169e800;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_0000023191703d20 .param/l "RType" 0 4 2, C4<000000>;
P_0000023191703d58 .param/l "add" 0 4 5, C4<100000>;
P_0000023191703d90 .param/l "addi" 0 4 8, C4<001000>;
P_0000023191703dc8 .param/l "addu" 0 4 5, C4<100001>;
P_0000023191703e00 .param/l "and_" 0 4 5, C4<100100>;
P_0000023191703e38 .param/l "andi" 0 4 8, C4<001100>;
P_0000023191703e70 .param/l "beq" 0 4 10, C4<000100>;
P_0000023191703ea8 .param/l "bge" 0 4 10, C4<001010>;
P_0000023191703ee0 .param/l "bgt" 0 4 10, C4<001001>;
P_0000023191703f18 .param/l "ble" 0 4 10, C4<000111>;
P_0000023191703f50 .param/l "blt" 0 4 10, C4<000110>;
P_0000023191703f88 .param/l "bne" 0 4 10, C4<000101>;
P_0000023191703fc0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000023191703ff8 .param/l "j" 0 4 12, C4<000010>;
P_0000023191704030 .param/l "jal" 0 4 12, C4<000011>;
P_0000023191704068 .param/l "jr" 0 4 6, C4<001000>;
P_00000231917040a0 .param/l "lw" 0 4 8, C4<100011>;
P_00000231917040d8 .param/l "nor_" 0 4 5, C4<100111>;
P_0000023191704110 .param/l "or_" 0 4 5, C4<100101>;
P_0000023191704148 .param/l "ori" 0 4 8, C4<001101>;
P_0000023191704180 .param/l "sgt" 0 4 6, C4<101011>;
P_00000231917041b8 .param/l "sll" 0 4 6, C4<000000>;
P_00000231917041f0 .param/l "slt" 0 4 5, C4<101010>;
P_0000023191704228 .param/l "slti" 0 4 8, C4<101010>;
P_0000023191704260 .param/l "srl" 0 4 6, C4<000010>;
P_0000023191704298 .param/l "sub" 0 4 5, C4<100010>;
P_00000231917042d0 .param/l "subu" 0 4 5, C4<100011>;
P_0000023191704308 .param/l "sw" 0 4 8, C4<101011>;
P_0000023191704340 .param/l "xor_" 0 4 5, C4<100110>;
P_0000023191704378 .param/l "xori" 0 4 8, C4<001110>;
v00000231916918e0_0 .var "ALUOp", 3 0;
v0000023191691480_0 .var "ALUSrc", 0 0;
v000002319168ff40_0 .var "MemReadEn", 0 0;
v000002319167a2f0_0 .var "MemWriteEn", 0 0;
v0000023191678ef0_0 .var "MemtoReg", 0 0;
v0000023191704410_0 .var "RegDst", 0 0;
v0000023191704b90_0 .var "RegWriteEn", 0 0;
v0000023191704a50_0 .net "funct", 5 0, L_0000023191778de0;  alias, 1 drivers
v0000023191704870_0 .var "hlt", 0 0;
v0000023191704c30_0 .net "opcode", 5 0, L_000002319171f480;  alias, 1 drivers
v0000023191705c70_0 .net "rst", 0 0, v000002319171eda0_0;  alias, 1 drivers
E_00000231916a2fd0 .event anyedge, v0000023191705c70_0, v0000023191704c30_0, v0000023191704a50_0;
S_0000023191604640 .scope module, "EDU" "exception_detect_unit" 3 56, 7 3 0, S_000002319169e800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /INPUT 6 "opcode";
    .port_info 2 /INPUT 6 "funct";
    .port_info 3 /OUTPUT 1 "excep_flag";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "rst";
P_00000231917063d0 .param/l "RType" 0 4 2, C4<000000>;
P_0000023191706408 .param/l "add" 0 4 5, C4<100000>;
P_0000023191706440 .param/l "addi" 0 4 8, C4<001000>;
P_0000023191706478 .param/l "addu" 0 4 5, C4<100001>;
P_00000231917064b0 .param/l "and_" 0 4 5, C4<100100>;
P_00000231917064e8 .param/l "andi" 0 4 8, C4<001100>;
P_0000023191706520 .param/l "beq" 0 4 10, C4<000100>;
P_0000023191706558 .param/l "bge" 0 4 10, C4<001010>;
P_0000023191706590 .param/l "bgt" 0 4 10, C4<001001>;
P_00000231917065c8 .param/l "ble" 0 4 10, C4<000111>;
P_0000023191706600 .param/l "blt" 0 4 10, C4<000110>;
P_0000023191706638 .param/l "bne" 0 4 10, C4<000101>;
P_0000023191706670 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000231917066a8 .param/l "j" 0 4 12, C4<000010>;
P_00000231917066e0 .param/l "jal" 0 4 12, C4<000011>;
P_0000023191706718 .param/l "jr" 0 4 6, C4<001000>;
P_0000023191706750 .param/l "lw" 0 4 8, C4<100011>;
P_0000023191706788 .param/l "nor_" 0 4 5, C4<100111>;
P_00000231917067c0 .param/l "or_" 0 4 5, C4<100101>;
P_00000231917067f8 .param/l "ori" 0 4 8, C4<001101>;
P_0000023191706830 .param/l "sgt" 0 4 6, C4<101011>;
P_0000023191706868 .param/l "sll" 0 4 6, C4<000000>;
P_00000231917068a0 .param/l "slt" 0 4 5, C4<101010>;
P_00000231917068d8 .param/l "slti" 0 4 8, C4<101010>;
P_0000023191706910 .param/l "srl" 0 4 6, C4<000010>;
P_0000023191706948 .param/l "sub" 0 4 5, C4<100010>;
P_0000023191706980 .param/l "subu" 0 4 5, C4<100011>;
P_00000231917069b8 .param/l "sw" 0 4 8, C4<101011>;
P_00000231917069f0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000023191706a28 .param/l "xori" 0 4 8, C4<001110>;
L_00000231916aee90 .functor NOT 1, v000002319171eda0_0, C4<0>, C4<0>, C4<0>;
L_00000231916ae6b0 .functor OR 1, L_0000023191779b00, L_000002319177a500, C4<0>, C4<0>;
L_00000231916aeaa0 .functor OR 1, L_00000231916ae6b0, L_0000023191779880, C4<0>, C4<0>;
L_00000231916aecd0 .functor OR 1, L_00000231916aeaa0, L_000002319177adc0, C4<0>, C4<0>;
L_00000231916ae480 .functor OR 1, L_00000231916aecd0, L_000002319177a000, C4<0>, C4<0>;
L_00000231916aea30 .functor OR 1, L_00000231916ae480, L_0000023191779600, C4<0>, C4<0>;
L_00000231916ae720 .functor OR 1, L_00000231916aea30, L_0000023191779740, C4<0>, C4<0>;
L_00000231916ae790 .functor OR 1, L_00000231916ae720, L_0000023191779240, C4<0>, C4<0>;
L_00000231916aef00 .functor OR 1, L_00000231916ae790, L_0000023191778b60, C4<0>, C4<0>;
L_00000231916ae9c0 .functor OR 1, L_00000231916aef00, L_000002319177a640, C4<0>, C4<0>;
L_00000231916aedb0 .functor OR 1, L_00000231916ae9c0, L_0000023191779e20, C4<0>, C4<0>;
L_00000231916ae4f0 .functor OR 1, L_00000231916aedb0, L_0000023191778a20, C4<0>, C4<0>;
L_00000231916aef70 .functor OR 1, L_00000231916ae4f0, L_0000023191779920, C4<0>, C4<0>;
L_00000231916aeb10 .functor OR 1, L_000002319177ad20, L_0000023191778ac0, C4<0>, C4<0>;
L_00000231916aefe0 .functor OR 1, L_00000231916aeb10, L_000002319177aa00, C4<0>, C4<0>;
L_00000231916ae100 .functor OR 1, L_00000231916aefe0, L_00000231917797e0, C4<0>, C4<0>;
L_00000231916ae1e0 .functor OR 1, L_00000231916ae100, L_000002319177a1e0, C4<0>, C4<0>;
L_00000231916ae2c0 .functor OR 1, L_00000231916ae1e0, L_0000023191779ec0, C4<0>, C4<0>;
L_00000231916ae330 .functor OR 1, L_00000231916ae2c0, L_000002319177b0e0, C4<0>, C4<0>;
L_00000231916ae560 .functor OR 1, L_00000231916ae330, L_0000023191779380, C4<0>, C4<0>;
L_00000231916ae870 .functor OR 1, L_00000231916ae560, L_0000023191779060, C4<0>, C4<0>;
L_000002319167ae90 .functor OR 1, L_00000231916ae870, L_0000023191778e80, C4<0>, C4<0>;
L_000002319177d040 .functor OR 1, L_000002319167ae90, L_000002319177a6e0, C4<0>, C4<0>;
L_000002319177d0b0 .functor OR 1, L_000002319177d040, L_00000231917799c0, C4<0>, C4<0>;
L_000002319177ca20 .functor OR 1, L_000002319177d0b0, L_000002319177ab40, C4<0>, C4<0>;
L_000002319177ce80 .functor OR 1, L_000002319177ca20, L_0000023191779f60, C4<0>, C4<0>;
L_000002319177cbe0 .functor OR 1, L_000002319177ce80, L_000002319177b040, C4<0>, C4<0>;
L_000002319177cb00 .functor OR 1, L_000002319177cbe0, L_0000023191779ba0, C4<0>, C4<0>;
v00000231917060d0_0 .net "PC", 31 0, v0000023191715180_0;  alias, 1 drivers
v0000023191704550_0 .net *"_ivl_0", 0 0, L_00000231916aee90;  1 drivers
v00000231917062b0_0 .net *"_ivl_10", 0 0, L_00000231917796a0;  1 drivers
v0000023191705b30_0 .net *"_ivl_100", 0 0, L_0000023191778ac0;  1 drivers
v0000023191705090_0 .net *"_ivl_103", 0 0, L_00000231916aeb10;  1 drivers
L_00000231917212a8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000023191705270_0 .net/2u *"_ivl_104", 5 0, L_00000231917212a8;  1 drivers
v0000023191704ff0_0 .net *"_ivl_106", 0 0, L_000002319177aa00;  1 drivers
v0000023191704cd0_0 .net *"_ivl_109", 0 0, L_00000231916aefe0;  1 drivers
L_00000231917212f0 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000023191706210_0 .net/2u *"_ivl_110", 5 0, L_00000231917212f0;  1 drivers
v0000023191704f50_0 .net *"_ivl_112", 0 0, L_00000231917797e0;  1 drivers
v0000023191705db0_0 .net *"_ivl_115", 0 0, L_00000231916ae100;  1 drivers
L_0000023191721338 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0000023191706170_0 .net/2u *"_ivl_116", 5 0, L_0000023191721338;  1 drivers
v0000023191705950_0 .net *"_ivl_118", 0 0, L_000002319177a1e0;  1 drivers
L_0000023191720de0 .functor BUFT 1, C4<100000>, C4<0>, C4<0>, C4<0>;
v0000023191705450_0 .net/2u *"_ivl_12", 5 0, L_0000023191720de0;  1 drivers
v0000023191705810_0 .net *"_ivl_121", 0 0, L_00000231916ae1e0;  1 drivers
L_0000023191721380 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0000023191704af0_0 .net/2u *"_ivl_122", 5 0, L_0000023191721380;  1 drivers
v0000023191705d10_0 .net *"_ivl_124", 0 0, L_0000023191779ec0;  1 drivers
v00000231917058b0_0 .net *"_ivl_127", 0 0, L_00000231916ae2c0;  1 drivers
L_00000231917213c8 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0000023191705130_0 .net/2u *"_ivl_128", 5 0, L_00000231917213c8;  1 drivers
v00000231917056d0_0 .net *"_ivl_130", 0 0, L_000002319177b0e0;  1 drivers
v0000023191705a90_0 .net *"_ivl_133", 0 0, L_00000231916ae330;  1 drivers
L_0000023191721410 .functor BUFT 1, C4<000101>, C4<0>, C4<0>, C4<0>;
v0000023191704d70_0 .net/2u *"_ivl_134", 5 0, L_0000023191721410;  1 drivers
v00000231917059f0_0 .net *"_ivl_136", 0 0, L_0000023191779380;  1 drivers
v00000231917054f0_0 .net *"_ivl_139", 0 0, L_00000231916ae560;  1 drivers
v00000231917051d0_0 .net *"_ivl_14", 0 0, L_0000023191779b00;  1 drivers
L_0000023191721458 .functor BUFT 1, C4<000110>, C4<0>, C4<0>, C4<0>;
v0000023191705bd0_0 .net/2u *"_ivl_140", 5 0, L_0000023191721458;  1 drivers
v0000023191705310_0 .net *"_ivl_142", 0 0, L_0000023191779060;  1 drivers
v0000023191705590_0 .net *"_ivl_145", 0 0, L_00000231916ae870;  1 drivers
L_00000231917214a0 .functor BUFT 1, C4<000111>, C4<0>, C4<0>, C4<0>;
v00000231917044b0_0 .net/2u *"_ivl_146", 5 0, L_00000231917214a0;  1 drivers
v0000023191705e50_0 .net *"_ivl_148", 0 0, L_0000023191778e80;  1 drivers
v00000231917045f0_0 .net *"_ivl_151", 0 0, L_000002319167ae90;  1 drivers
L_00000231917214e8 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v00000231917053b0_0 .net/2u *"_ivl_152", 5 0, L_00000231917214e8;  1 drivers
v0000023191706030_0 .net *"_ivl_154", 0 0, L_000002319177a6e0;  1 drivers
v0000023191704690_0 .net *"_ivl_157", 0 0, L_000002319177d040;  1 drivers
L_0000023191721530 .functor BUFT 1, C4<001010>, C4<0>, C4<0>, C4<0>;
v0000023191704910_0 .net/2u *"_ivl_158", 5 0, L_0000023191721530;  1 drivers
L_0000023191720e28 .functor BUFT 1, C4<100010>, C4<0>, C4<0>, C4<0>;
v00000231917049b0_0 .net/2u *"_ivl_16", 5 0, L_0000023191720e28;  1 drivers
v0000023191705ef0_0 .net *"_ivl_160", 0 0, L_00000231917799c0;  1 drivers
v0000023191704730_0 .net *"_ivl_163", 0 0, L_000002319177d0b0;  1 drivers
L_0000023191721578 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000023191705f90_0 .net/2u *"_ivl_164", 5 0, L_0000023191721578;  1 drivers
v0000023191704eb0_0 .net *"_ivl_166", 0 0, L_000002319177ab40;  1 drivers
v0000023191704e10_0 .net *"_ivl_169", 0 0, L_000002319177ca20;  1 drivers
L_00000231917215c0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000023191705770_0 .net/2u *"_ivl_170", 5 0, L_00000231917215c0;  1 drivers
v00000231917047d0_0 .net *"_ivl_172", 0 0, L_0000023191779f60;  1 drivers
v0000023191705630_0 .net *"_ivl_175", 0 0, L_000002319177ce80;  1 drivers
L_0000023191721608 .functor BUFT 1, C4<101010>, C4<0>, C4<0>, C4<0>;
v00000231917085a0_0 .net/2u *"_ivl_176", 5 0, L_0000023191721608;  1 drivers
v0000023191706b60_0 .net *"_ivl_178", 0 0, L_000002319177b040;  1 drivers
v0000023191707f60_0 .net *"_ivl_18", 0 0, L_000002319177a500;  1 drivers
v00000231917079c0_0 .net *"_ivl_181", 0 0, L_000002319177cbe0;  1 drivers
L_0000023191721650 .functor BUFT 1, C4<111111>, C4<0>, C4<0>, C4<0>;
v0000023191707c40_0 .net/2u *"_ivl_182", 5 0, L_0000023191721650;  1 drivers
v0000023191708960_0 .net *"_ivl_184", 0 0, L_0000023191779ba0;  1 drivers
v0000023191706de0_0 .net *"_ivl_187", 0 0, L_000002319177cb00;  1 drivers
L_0000023191721698 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023191708640_0 .net/2u *"_ivl_188", 0 0, L_0000023191721698;  1 drivers
L_00000231917216e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000023191707ec0_0 .net/2u *"_ivl_190", 0 0, L_00000231917216e0;  1 drivers
v0000023191706ac0_0 .net *"_ivl_192", 0 0, L_000002319177ae60;  1 drivers
v0000023191707880_0 .net *"_ivl_194", 0 0, L_0000023191779c40;  1 drivers
L_0000023191720d08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023191707ce0_0 .net/2u *"_ivl_2", 0 0, L_0000023191720d08;  1 drivers
v00000231917074c0_0 .net *"_ivl_21", 0 0, L_00000231916ae6b0;  1 drivers
L_0000023191720e70 .functor BUFT 1, C4<100001>, C4<0>, C4<0>, C4<0>;
v0000023191707560_0 .net/2u *"_ivl_22", 5 0, L_0000023191720e70;  1 drivers
v0000023191707ba0_0 .net *"_ivl_24", 0 0, L_0000023191779880;  1 drivers
v0000023191708820_0 .net *"_ivl_27", 0 0, L_00000231916aeaa0;  1 drivers
L_0000023191720eb8 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0000023191708460_0 .net/2u *"_ivl_28", 5 0, L_0000023191720eb8;  1 drivers
v0000023191706c00_0 .net *"_ivl_30", 0 0, L_000002319177adc0;  1 drivers
v0000023191707740_0 .net *"_ivl_33", 0 0, L_00000231916aecd0;  1 drivers
L_0000023191720f00 .functor BUFT 1, C4<100100>, C4<0>, C4<0>, C4<0>;
v0000023191707600_0 .net/2u *"_ivl_34", 5 0, L_0000023191720f00;  1 drivers
v00000231917086e0_0 .net *"_ivl_36", 0 0, L_000002319177a000;  1 drivers
v00000231917071a0_0 .net *"_ivl_39", 0 0, L_00000231916ae480;  1 drivers
v0000023191708280_0 .net *"_ivl_4", 31 0, L_000002319177ac80;  1 drivers
L_0000023191720f48 .functor BUFT 1, C4<100101>, C4<0>, C4<0>, C4<0>;
v0000023191707b00_0 .net/2u *"_ivl_40", 5 0, L_0000023191720f48;  1 drivers
v0000023191707380_0 .net *"_ivl_42", 0 0, L_0000023191779600;  1 drivers
v00000231917080a0_0 .net *"_ivl_45", 0 0, L_00000231916aea30;  1 drivers
L_0000023191720f90 .functor BUFT 1, C4<100110>, C4<0>, C4<0>, C4<0>;
v0000023191707920_0 .net/2u *"_ivl_46", 5 0, L_0000023191720f90;  1 drivers
v0000023191707d80_0 .net *"_ivl_48", 0 0, L_0000023191779740;  1 drivers
v00000231917076a0_0 .net *"_ivl_51", 0 0, L_00000231916ae720;  1 drivers
L_0000023191720fd8 .functor BUFT 1, C4<100111>, C4<0>, C4<0>, C4<0>;
v0000023191707a60_0 .net/2u *"_ivl_52", 5 0, L_0000023191720fd8;  1 drivers
v0000023191707060_0 .net *"_ivl_54", 0 0, L_0000023191779240;  1 drivers
v0000023191706e80_0 .net *"_ivl_57", 0 0, L_00000231916ae790;  1 drivers
L_0000023191721020 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000023191707e20_0 .net/2u *"_ivl_58", 5 0, L_0000023191721020;  1 drivers
v0000023191708780_0 .net *"_ivl_60", 0 0, L_0000023191778b60;  1 drivers
v00000231917077e0_0 .net *"_ivl_63", 0 0, L_00000231916aef00;  1 drivers
L_0000023191721068 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000231917088c0_0 .net/2u *"_ivl_64", 5 0, L_0000023191721068;  1 drivers
v0000023191708000_0 .net *"_ivl_66", 0 0, L_000002319177a640;  1 drivers
v0000023191708140_0 .net *"_ivl_69", 0 0, L_00000231916ae9c0;  1 drivers
L_0000023191720d50 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023191706fc0_0 .net *"_ivl_7", 25 0, L_0000023191720d50;  1 drivers
L_00000231917210b0 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v00000231917081e0_0 .net/2u *"_ivl_70", 5 0, L_00000231917210b0;  1 drivers
v0000023191708320_0 .net *"_ivl_72", 0 0, L_0000023191779e20;  1 drivers
v00000231917083c0_0 .net *"_ivl_75", 0 0, L_00000231916aedb0;  1 drivers
L_00000231917210f8 .functor BUFT 1, C4<101010>, C4<0>, C4<0>, C4<0>;
v0000023191708500_0 .net/2u *"_ivl_76", 5 0, L_00000231917210f8;  1 drivers
v0000023191706ca0_0 .net *"_ivl_78", 0 0, L_0000023191778a20;  1 drivers
L_0000023191720d98 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023191706d40_0 .net/2u *"_ivl_8", 31 0, L_0000023191720d98;  1 drivers
v0000023191706f20_0 .net *"_ivl_81", 0 0, L_00000231916ae4f0;  1 drivers
L_0000023191721140 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0000023191707100_0 .net/2u *"_ivl_82", 5 0, L_0000023191721140;  1 drivers
v0000023191707240_0 .net *"_ivl_84", 0 0, L_0000023191779920;  1 drivers
v00000231917072e0_0 .net *"_ivl_87", 0 0, L_00000231916aef70;  1 drivers
L_0000023191721188 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023191707420_0 .net/2u *"_ivl_88", 0 0, L_0000023191721188;  1 drivers
L_00000231917211d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002319170a470_0 .net/2u *"_ivl_90", 0 0, L_00000231917211d0;  1 drivers
v0000023191708fd0_0 .net *"_ivl_92", 0 0, L_000002319177a140;  1 drivers
L_0000023191721218 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000023191709c50_0 .net/2u *"_ivl_94", 5 0, L_0000023191721218;  1 drivers
v00000231917091b0_0 .net *"_ivl_96", 0 0, L_000002319177ad20;  1 drivers
L_0000023191721260 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0000023191709570_0 .net/2u *"_ivl_98", 5 0, L_0000023191721260;  1 drivers
v0000023191709250_0 .net "clk", 0 0, L_00000231916ae5d0;  alias, 1 drivers
v0000023191709b10_0 .net "excep_flag", 0 0, L_0000023191779ce0;  alias, 1 drivers
v0000023191709f70_0 .net "funct", 5 0, L_0000023191778de0;  alias, 1 drivers
v0000023191709390_0 .net "opcode", 5 0, L_000002319171f480;  alias, 1 drivers
v0000023191709bb0_0 .net "rst", 0 0, v000002319171eda0_0;  alias, 1 drivers
L_000002319177ac80 .concat [ 6 26 0 0], L_000002319171f480, L_0000023191720d50;
L_00000231917796a0 .cmp/eq 32, L_000002319177ac80, L_0000023191720d98;
L_0000023191779b00 .cmp/eq 6, L_0000023191778de0, L_0000023191720de0;
L_000002319177a500 .cmp/eq 6, L_0000023191778de0, L_0000023191720e28;
L_0000023191779880 .cmp/eq 6, L_0000023191778de0, L_0000023191720e70;
L_000002319177adc0 .cmp/eq 6, L_0000023191778de0, L_0000023191720eb8;
L_000002319177a000 .cmp/eq 6, L_0000023191778de0, L_0000023191720f00;
L_0000023191779600 .cmp/eq 6, L_0000023191778de0, L_0000023191720f48;
L_0000023191779740 .cmp/eq 6, L_0000023191778de0, L_0000023191720f90;
L_0000023191779240 .cmp/eq 6, L_0000023191778de0, L_0000023191720fd8;
L_0000023191778b60 .cmp/eq 6, L_0000023191778de0, L_0000023191721020;
L_000002319177a640 .cmp/eq 6, L_0000023191778de0, L_0000023191721068;
L_0000023191779e20 .cmp/eq 6, L_0000023191778de0, L_00000231917210b0;
L_0000023191778a20 .cmp/eq 6, L_0000023191778de0, L_00000231917210f8;
L_0000023191779920 .cmp/eq 6, L_0000023191778de0, L_0000023191721140;
L_000002319177a140 .functor MUXZ 1, L_00000231917211d0, L_0000023191721188, L_00000231916aef70, C4<>;
L_000002319177ad20 .cmp/eq 6, L_000002319171f480, L_0000023191721218;
L_0000023191778ac0 .cmp/eq 6, L_000002319171f480, L_0000023191721260;
L_000002319177aa00 .cmp/eq 6, L_000002319171f480, L_00000231917212a8;
L_00000231917797e0 .cmp/eq 6, L_000002319171f480, L_00000231917212f0;
L_000002319177a1e0 .cmp/eq 6, L_000002319171f480, L_0000023191721338;
L_0000023191779ec0 .cmp/eq 6, L_000002319171f480, L_0000023191721380;
L_000002319177b0e0 .cmp/eq 6, L_000002319171f480, L_00000231917213c8;
L_0000023191779380 .cmp/eq 6, L_000002319171f480, L_0000023191721410;
L_0000023191779060 .cmp/eq 6, L_000002319171f480, L_0000023191721458;
L_0000023191778e80 .cmp/eq 6, L_000002319171f480, L_00000231917214a0;
L_000002319177a6e0 .cmp/eq 6, L_000002319171f480, L_00000231917214e8;
L_00000231917799c0 .cmp/eq 6, L_000002319171f480, L_0000023191721530;
L_000002319177ab40 .cmp/eq 6, L_000002319171f480, L_0000023191721578;
L_0000023191779f60 .cmp/eq 6, L_000002319171f480, L_00000231917215c0;
L_000002319177b040 .cmp/eq 6, L_000002319171f480, L_0000023191721608;
L_0000023191779ba0 .cmp/eq 6, L_000002319171f480, L_0000023191721650;
L_000002319177ae60 .functor MUXZ 1, L_00000231917216e0, L_0000023191721698, L_000002319177cb00, C4<>;
L_0000023191779c40 .functor MUXZ 1, L_000002319177ae60, L_000002319177a140, L_00000231917796a0, C4<>;
L_0000023191779ce0 .functor MUXZ 1, L_0000023191779c40, L_0000023191720d08, L_00000231916aee90, C4<>;
S_0000023191627d30 .scope module, "InstMem" "IM" 3 75, 8 2 0, S_000002319169e800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "q";
L_000002319177d3c0 .functor BUFZ 32, L_000002319177a5a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000023191709cf0 .array "InstMem", 0 1023, 31 0;
v0000023191708ad0_0 .net *"_ivl_0", 31 0, L_000002319177a5a0;  1 drivers
v000002319170a0b0_0 .net *"_ivl_3", 9 0, L_000002319177a780;  1 drivers
v0000023191709890_0 .net *"_ivl_4", 11 0, L_000002319177a8c0;  1 drivers
L_0000023191721a88 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000231917099d0_0 .net *"_ivl_7", 1 0, L_0000023191721a88;  1 drivers
v0000023191709d90_0 .net "address", 31 0, v0000023191715180_0;  alias, 1 drivers
v0000023191709e30_0 .var/i "i", 31 0;
v000002319170a010_0 .net "q", 31 0, L_000002319177d3c0;  alias, 1 drivers
L_000002319177a5a0 .array/port v0000023191709cf0, L_000002319177a8c0;
L_000002319177a780 .part v0000023191715180_0, 0, 10;
L_000002319177a8c0 .concat [ 10 2 0 0], L_000002319177a780, L_0000023191721a88;
S_0000023191627ec0 .scope module, "RF" "registerFile" 3 85, 9 1 0, S_000002319169e800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
    .port_info 9 /OUTPUT 32 "regs0";
    .port_info 10 /OUTPUT 32 "regs1";
    .port_info 11 /OUTPUT 32 "regs2";
    .port_info 12 /OUTPUT 32 "regs3";
    .port_info 13 /OUTPUT 32 "regs4";
    .port_info 14 /OUTPUT 32 "regs5";
L_000002319177d430 .functor BUFZ 32, L_000002319177c080, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002319177d4a0 .functor BUFZ 32, L_000002319177b9a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000023191708e90_1 .array/port v0000023191708e90, 1;
L_000002319177d7b0 .functor BUFZ 32, v0000023191708e90_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000023191708e90_2 .array/port v0000023191708e90, 2;
L_000002319177ce10 .functor BUFZ 32, v0000023191708e90_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000023191708e90_3 .array/port v0000023191708e90, 3;
L_000002319177cd30 .functor BUFZ 32, v0000023191708e90_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000023191708e90_4 .array/port v0000023191708e90, 4;
L_000002319177d580 .functor BUFZ 32, v0000023191708e90_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000023191708e90_5 .array/port v0000023191708e90, 5;
L_000002319177d120 .functor BUFZ 32, v0000023191708e90_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000023191708e90_6 .array/port v0000023191708e90, 6;
L_000002319177d890 .functor BUFZ 32, v0000023191708e90_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000023191709070_0 .net *"_ivl_0", 31 0, L_000002319177c080;  1 drivers
v000002319170a150_0 .net *"_ivl_10", 6 0, L_000002319177ba40;  1 drivers
L_0000023191721b60 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023191708c10_0 .net *"_ivl_13", 1 0, L_0000023191721b60;  1 drivers
v000002319170a5b0_0 .net *"_ivl_2", 6 0, L_000002319177b900;  1 drivers
L_0000023191721b18 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002319170a650_0 .net *"_ivl_5", 1 0, L_0000023191721b18;  1 drivers
v000002319170a1f0_0 .net *"_ivl_8", 31 0, L_000002319177b9a0;  1 drivers
v00000231917096b0_0 .net "clk", 0 0, L_00000231916ae5d0;  alias, 1 drivers
v000002319170a290_0 .var/i "i", 31 0;
v000002319170a330_0 .net "readData1", 31 0, L_000002319177d430;  alias, 1 drivers
v0000023191709110_0 .net "readData2", 31 0, L_000002319177d4a0;  alias, 1 drivers
v000002319170a510_0 .net "readRegister1", 4 0, L_000002319171fb60;  alias, 1 drivers
v0000023191708b70_0 .net "readRegister2", 4 0, L_000002319171fc00;  alias, 1 drivers
v0000023191708e90 .array "registers", 31 0, 31 0;
v000002319170a3d0_0 .net "regs0", 31 0, L_000002319177d7b0;  alias, 1 drivers
v000002319170a6f0_0 .net "regs1", 31 0, L_000002319177ce10;  alias, 1 drivers
v000002319170a790_0 .net "regs2", 31 0, L_000002319177cd30;  alias, 1 drivers
v0000023191709610_0 .net "regs3", 31 0, L_000002319177d580;  alias, 1 drivers
v000002319170a830_0 .net "regs4", 31 0, L_000002319177d120;  alias, 1 drivers
v000002319170a8d0_0 .net "regs5", 31 0, L_000002319177d890;  alias, 1 drivers
v0000023191708cb0_0 .net "rst", 0 0, v000002319171eda0_0;  alias, 1 drivers
v00000231917097f0_0 .net "we", 0 0, v0000023191704b90_0;  alias, 1 drivers
v0000023191709750_0 .net "writeData", 31 0, L_000002319177b7c0;  alias, 1 drivers
v000002319170a970_0 .net "writeRegister", 4 0, L_000002319177c260;  alias, 1 drivers
E_00000231916a2890/0 .event negedge, v0000023191705c70_0;
E_00000231916a2890/1 .event posedge, v0000023191709250_0;
E_00000231916a2890 .event/or E_00000231916a2890/0, E_00000231916a2890/1;
L_000002319177c080 .array/port v0000023191708e90, L_000002319177b900;
L_000002319177b900 .concat [ 5 2 0 0], L_000002319171fb60, L_0000023191721b18;
L_000002319177b9a0 .array/port v0000023191708e90, L_000002319177ba40;
L_000002319177ba40 .concat [ 5 2 0 0], L_000002319171fc00, L_0000023191721b60;
S_000002319161f3c0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 9 29, 9 29 0, S_0000023191627ec0;
 .timescale 0 0;
v0000023191709ed0_0 .var/i "i", 31 0;
S_000002319161f550 .scope module, "RFMux" "mux2x1" 3 83, 5 1 0, S_000002319169e800;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_00000231916a2790 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000002319177d5f0 .functor NOT 1, v0000023191704410_0, C4<0>, C4<0>, C4<0>;
v0000023191708d50_0 .net *"_ivl_0", 0 0, L_000002319177d5f0;  1 drivers
v0000023191708df0_0 .net "in1", 4 0, L_000002319171fc00;  alias, 1 drivers
v0000023191708f30_0 .net "in2", 4 0, L_000002319171ef80;  alias, 1 drivers
v00000231917092f0_0 .net "out", 4 0, L_000002319177c260;  alias, 1 drivers
v0000023191709930_0 .net "s", 0 0, v0000023191704410_0;  alias, 1 drivers
L_000002319177c260 .functor MUXZ 5, L_000002319171ef80, L_000002319171fc00, L_000002319177d5f0, C4<>;
S_00000231916443e0 .scope module, "WBMux" "mux2x1" 3 106, 5 1 0, S_000002319169e800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000231916a2350 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002319177d270 .functor NOT 1, v0000023191678ef0_0, C4<0>, C4<0>, C4<0>;
v0000023191709430_0 .net *"_ivl_0", 0 0, L_000002319177d270;  1 drivers
v0000023191709a70_0 .net "in1", 31 0, v00000231917140a0_0;  alias, 1 drivers
v00000231917094d0_0 .net "in2", 31 0, v0000023191714be0_0;  alias, 1 drivers
v00000231917155e0_0 .net "out", 31 0, L_000002319177b7c0;  alias, 1 drivers
v00000231917154a0_0 .net "s", 0 0, v0000023191678ef0_0;  alias, 1 drivers
L_000002319177b7c0 .functor MUXZ 32, v0000023191714be0_0, v00000231917140a0_0, L_000002319177d270, C4<>;
S_0000023191644570 .scope module, "alu" "ALU" 3 100, 10 1 0, S_000002319169e800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_00000231915e6af0 .param/l "ADD" 0 10 12, C4<0000>;
P_00000231915e6b28 .param/l "AND" 0 10 12, C4<0010>;
P_00000231915e6b60 .param/l "NOR" 0 10 12, C4<0101>;
P_00000231915e6b98 .param/l "OR" 0 10 12, C4<0011>;
P_00000231915e6bd0 .param/l "SGT" 0 10 12, C4<0111>;
P_00000231915e6c08 .param/l "SLL" 0 10 12, C4<1000>;
P_00000231915e6c40 .param/l "SLT" 0 10 12, C4<0110>;
P_00000231915e6c78 .param/l "SRL" 0 10 12, C4<1001>;
P_00000231915e6cb0 .param/l "SUB" 0 10 12, C4<0001>;
P_00000231915e6ce8 .param/l "XOR" 0 10 12, C4<0100>;
P_00000231915e6d20 .param/l "data_width" 0 10 3, +C4<00000000000000000000000000100000>;
P_00000231915e6d58 .param/l "sel_width" 0 10 4, +C4<00000000000000000000000000000100>;
L_0000023191721fe0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023191714960_0 .net/2u *"_ivl_0", 31 0, L_0000023191721fe0;  1 drivers
v0000023191714aa0_0 .net "opSel", 3 0, v00000231916918e0_0;  alias, 1 drivers
v0000023191715680_0 .net "operand1", 31 0, L_000002319177c4e0;  alias, 1 drivers
v00000231917150e0_0 .net "operand2", 31 0, L_000002319177b360;  alias, 1 drivers
v00000231917140a0_0 .var "result", 31 0;
v0000023191714a00_0 .net "zero", 0 0, L_000002319177b220;  alias, 1 drivers
E_00000231916a2810 .event anyedge, v00000231916918e0_0, v0000023191715680_0, v000002319168fe00_0;
L_000002319177b220 .cmp/eq 32, v00000231917140a0_0, L_0000023191721fe0;
S_00000231915e6da0 .scope module, "branchcontroller" "BranchController" 3 54, 11 1 0, S_000002319169e800;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 2 "PCsrc";
P_0000023191715ac0 .param/l "RType" 0 4 2, C4<000000>;
P_0000023191715af8 .param/l "add" 0 4 5, C4<100000>;
P_0000023191715b30 .param/l "addi" 0 4 8, C4<001000>;
P_0000023191715b68 .param/l "addu" 0 4 5, C4<100001>;
P_0000023191715ba0 .param/l "and_" 0 4 5, C4<100100>;
P_0000023191715bd8 .param/l "andi" 0 4 8, C4<001100>;
P_0000023191715c10 .param/l "beq" 0 4 10, C4<000100>;
P_0000023191715c48 .param/l "bge" 0 4 10, C4<001010>;
P_0000023191715c80 .param/l "bgt" 0 4 10, C4<001001>;
P_0000023191715cb8 .param/l "ble" 0 4 10, C4<000111>;
P_0000023191715cf0 .param/l "blt" 0 4 10, C4<000110>;
P_0000023191715d28 .param/l "bne" 0 4 10, C4<000101>;
P_0000023191715d60 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000023191715d98 .param/l "j" 0 4 12, C4<000010>;
P_0000023191715dd0 .param/l "jal" 0 4 12, C4<000011>;
P_0000023191715e08 .param/l "jr" 0 4 6, C4<001000>;
P_0000023191715e40 .param/l "lw" 0 4 8, C4<100011>;
P_0000023191715e78 .param/l "nor_" 0 4 5, C4<100111>;
P_0000023191715eb0 .param/l "or_" 0 4 5, C4<100101>;
P_0000023191715ee8 .param/l "ori" 0 4 8, C4<001101>;
P_0000023191715f20 .param/l "sgt" 0 4 6, C4<101011>;
P_0000023191715f58 .param/l "sll" 0 4 6, C4<000000>;
P_0000023191715f90 .param/l "slt" 0 4 5, C4<101010>;
P_0000023191715fc8 .param/l "slti" 0 4 8, C4<101010>;
P_0000023191716000 .param/l "srl" 0 4 6, C4<000010>;
P_0000023191716038 .param/l "sub" 0 4 5, C4<100010>;
P_0000023191716070 .param/l "subu" 0 4 5, C4<100011>;
P_00000231917160a8 .param/l "sw" 0 4 8, C4<101011>;
P_00000231917160e0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000023191716118 .param/l "xori" 0 4 8, C4<001110>;
v0000023191715720_0 .var "PCsrc", 1 0;
v0000023191714dc0_0 .net "excep_flag", 0 0, L_0000023191779ce0;  alias, 1 drivers
v0000023191713ec0_0 .net "funct", 5 0, L_0000023191778de0;  alias, 1 drivers
v00000231917157c0_0 .net "opcode", 5 0, L_000002319171f480;  alias, 1 drivers
v0000023191714140_0 .net "operand1", 31 0, L_000002319177d430;  alias, 1 drivers
v0000023191714f00_0 .net "operand2", 31 0, L_000002319177b360;  alias, 1 drivers
v0000023191715540_0 .net "rst", 0 0, v000002319171eda0_0;  alias, 1 drivers
E_00000231916a2dd0/0 .event anyedge, v0000023191705c70_0, v0000023191709b10_0, v0000023191704c30_0, v000002319170a330_0;
E_00000231916a2dd0/1 .event anyedge, v000002319168fe00_0, v0000023191704a50_0;
E_00000231916a2dd0 .event/or E_00000231916a2dd0/0, E_00000231916a2dd0/1;
S_000002319161ae10 .scope module, "dataMem" "DM" 3 104, 12 2 0, S_000002319169e800;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v00000231917141e0 .array "DataMem", 0 1023, 31 0;
v0000023191714640_0 .net "address", 7 0, L_000002319177c580;  1 drivers
v0000023191714b40_0 .net "clock", 0 0, L_00000231916ae5d0;  alias, 1 drivers
v00000231917145a0_0 .net "data", 31 0, L_000002319177d4a0;  alias, 1 drivers
v0000023191714280_0 .var/i "i", 31 0;
v0000023191714be0_0 .var "q", 31 0;
v0000023191714e60_0 .net "rden", 0 0, v000002319168ff40_0;  alias, 1 drivers
v0000023191714fa0_0 .net "wren", 0 0, v000002319167a2f0_0;  alias, 1 drivers
E_00000231916a2a10 .event negedge, v0000023191709250_0;
S_000002319161afa0 .scope module, "pc" "programCounter" 3 72, 13 1 0, S_000002319169e800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_00000231916a2990 .param/l "initialaddr" 0 13 10, +C4<11111111111111111111111111111111>;
v0000023191714820_0 .net "PCin", 31 0, L_000002319177a460;  alias, 1 drivers
v0000023191715180_0 .var "PCout", 31 0;
v0000023191714000_0 .net "clk", 0 0, L_00000231916ae5d0;  alias, 1 drivers
v0000023191715040_0 .net "rst", 0 0, v000002319171eda0_0;  alias, 1 drivers
    .scope S_00000231915e6da0;
T_0 ;
    %wait E_00000231916a2dd0;
    %load/vec4 v0000023191715540_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000023191715720_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000023191714dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000023191715720_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v00000231917157c0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.14, 4;
    %load/vec4 v0000023191714140_0;
    %load/vec4 v0000023191714f00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.14;
    %flag_set/vec4 8;
    %jmp/1 T_0.13, 8;
    %load/vec4 v00000231917157c0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.15, 4;
    %load/vec4 v0000023191714140_0;
    %load/vec4 v0000023191714f00_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.15;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.13;
    %jmp/1 T_0.12, 8;
    %load/vec4 v00000231917157c0_0;
    %cmpi/e 6, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.16, 4;
    %load/vec4 v0000023191714140_0;
    %load/vec4 v0000023191714f00_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_0.16;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.12;
    %jmp/1 T_0.11, 8;
    %load/vec4 v00000231917157c0_0;
    %cmpi/e 7, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.17, 4;
    %load/vec4 v0000023191714140_0;
    %load/vec4 v0000023191714f00_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_0.17;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.11;
    %jmp/1 T_0.10, 8;
    %load/vec4 v00000231917157c0_0;
    %cmpi/e 9, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.18, 4;
    %load/vec4 v0000023191714f00_0;
    %load/vec4 v0000023191714140_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_0.18;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.10;
    %jmp/1 T_0.9, 8;
    %load/vec4 v00000231917157c0_0;
    %cmpi/e 10, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.19, 4;
    %load/vec4 v0000023191714f00_0;
    %load/vec4 v0000023191714140_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_0.19;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.9;
    %jmp/1 T_0.8, 8;
    %load/vec4 v00000231917157c0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v00000231917157c0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v00000231917157c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.20, 4;
    %load/vec4 v0000023191713ec0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.20;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.6;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000023191715720_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000023191715720_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002319161afa0;
T_1 ;
    %wait E_00000231916a2890;
    %load/vec4 v0000023191715040_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000023191715180_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000023191714820_0;
    %assign/vec4 v0000023191715180_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000023191627d30;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023191709e30_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000023191709e30_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000023191709e30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023191709cf0, 0, 4;
    %load/vec4 v0000023191709e30_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023191709e30_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 872546304, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023191709cf0, 0, 4;
    %pushi/vec4 538181642, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023191709cf0, 0, 4;
    %pushi/vec4 941555713, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023191709cf0, 0, 4;
    %pushi/vec4 805634048, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023191709cf0, 0, 4;
    %pushi/vec4 2359951360, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023191709cf0, 0, 4;
    %pushi/vec4 2360279040, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023191709cf0, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023191709cf0, 0, 4;
    %pushi/vec4 42125355, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023191709cf0, 0, 4;
    %pushi/vec4 390004747, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023191709cf0, 0, 4;
    %pushi/vec4 4204576, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023191709cf0, 0, 4;
    %pushi/vec4 2360344576, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023191709cf0, 0, 4;
    %pushi/vec4 34263083, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023191709cf0, 0, 4;
    %pushi/vec4 322961411, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023191709cf0, 0, 4;
    %pushi/vec4 33574949, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023191709cf0, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023191709cf0, 0, 4;
    %pushi/vec4 34592810, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023191709cf0, 0, 4;
    %pushi/vec4 325124086, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023191709cf0, 0, 4;
    %pushi/vec4 33585184, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023191709cf0, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023191709cf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023191709cf0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023191709cf0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023191709cf0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023191709cf0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023191709cf0, 0, 4;
    %end;
    .thread T_2;
    .scope S_00000231916043f0;
T_3 ;
    %wait E_00000231916a2fd0;
    %load/vec4 v0000023191705c70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0000023191704870_0, 0;
    %split/vec4 4;
    %assign/vec4 v00000231916918e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023191691480_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023191704b90_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002319167a2f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023191678ef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002319168ff40_0, 0;
    %assign/vec4 v0000023191704410_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000023191704870_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v00000231916918e0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000023191691480_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000023191704b90_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002319167a2f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000023191678ef0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002319168ff40_0, 0, 1;
    %store/vec4 v0000023191704410_0, 0, 1;
    %load/vec4 v0000023191704c30_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %jmp T_3.20;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023191704870_0, 0;
    %jmp T_3.20;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023191704410_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023191704b90_0, 0;
    %load/vec4 v0000023191704a50_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %jmp T_3.35;
T_3.21 ;
    %jmp T_3.35;
T_3.22 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000231916918e0_0, 0;
    %jmp T_3.35;
T_3.23 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000231916918e0_0, 0;
    %jmp T_3.35;
T_3.24 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000231916918e0_0, 0;
    %jmp T_3.35;
T_3.25 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000231916918e0_0, 0;
    %jmp T_3.35;
T_3.26 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000231916918e0_0, 0;
    %jmp T_3.35;
T_3.27 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000231916918e0_0, 0;
    %jmp T_3.35;
T_3.28 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000231916918e0_0, 0;
    %jmp T_3.35;
T_3.29 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000231916918e0_0, 0;
    %jmp T_3.35;
T_3.30 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000231916918e0_0, 0;
    %jmp T_3.35;
T_3.31 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000231916918e0_0, 0;
    %jmp T_3.35;
T_3.32 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023191691480_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000231916918e0_0, 0;
    %jmp T_3.35;
T_3.33 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023191691480_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000231916918e0_0, 0;
    %jmp T_3.35;
T_3.34 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000231916918e0_0, 0;
    %jmp T_3.35;
T_3.35 ;
    %pop/vec4 1;
    %jmp T_3.20;
T_3.4 ;
    %jmp T_3.20;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023191704b90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023191704410_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023191691480_0, 0;
    %jmp T_3.20;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023191704b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023191704410_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023191691480_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000231916918e0_0, 0;
    %jmp T_3.20;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023191704b90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023191691480_0, 0;
    %jmp T_3.20;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000231916918e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023191704b90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023191691480_0, 0;
    %jmp T_3.20;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000231916918e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023191704b90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023191691480_0, 0;
    %jmp T_3.20;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000231916918e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023191704b90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023191691480_0, 0;
    %jmp T_3.20;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002319168ff40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023191704b90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023191691480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023191678ef0_0, 0;
    %jmp T_3.20;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002319167a2f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023191691480_0, 0;
    %jmp T_3.20;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000231916918e0_0, 0;
    %jmp T_3.20;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000231916918e0_0, 0;
    %jmp T_3.20;
T_3.15 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000231916918e0_0, 0;
    %jmp T_3.20;
T_3.16 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000231916918e0_0, 0;
    %jmp T_3.20;
T_3.17 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000231916918e0_0, 0;
    %jmp T_3.20;
T_3.18 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000231916918e0_0, 0;
    %jmp T_3.20;
T_3.20 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000023191627ec0;
T_4 ;
    %wait E_00000231916a2890;
    %fork t_1, S_000002319161f3c0;
    %jmp t_0;
    .scope S_000002319161f3c0;
t_1 ;
    %load/vec4 v0000023191708cb0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023191709ed0_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000023191709ed0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000023191709ed0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023191708e90, 0, 4;
    %load/vec4 v0000023191709ed0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023191709ed0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000231917097f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000023191709750_0;
    %load/vec4 v000002319170a970_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023191708e90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023191708e90, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_0000023191627ec0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000023191627ec0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 9 61 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002319170a290_0, 0, 32;
T_5.0 ;
    %load/vec4 v000002319170a290_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000002319170a290_0;
    %ix/getv/s 4, v000002319170a290_0;
    %load/vec4a v0000023191708e90, 4;
    %ix/getv/s 4, v000002319170a290_0;
    %load/vec4a v0000023191708e90, 4;
    %vpi_call 9 63 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000002319170a290_0;
    %addi 1, 0, 32;
    %store/vec4 v000002319170a290_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000023191644570;
T_6 ;
    %wait E_00000231916a2810;
    %load/vec4 v0000023191714aa0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000231917140a0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0000023191715680_0;
    %load/vec4 v00000231917150e0_0;
    %add;
    %assign/vec4 v00000231917140a0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0000023191715680_0;
    %load/vec4 v00000231917150e0_0;
    %sub;
    %assign/vec4 v00000231917140a0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0000023191715680_0;
    %load/vec4 v00000231917150e0_0;
    %and;
    %assign/vec4 v00000231917140a0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0000023191715680_0;
    %load/vec4 v00000231917150e0_0;
    %or;
    %assign/vec4 v00000231917140a0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0000023191715680_0;
    %load/vec4 v00000231917150e0_0;
    %xor;
    %assign/vec4 v00000231917140a0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0000023191715680_0;
    %load/vec4 v00000231917150e0_0;
    %or;
    %inv;
    %assign/vec4 v00000231917140a0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0000023191715680_0;
    %load/vec4 v00000231917150e0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v00000231917140a0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v00000231917150e0_0;
    %load/vec4 v0000023191715680_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v00000231917140a0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0000023191715680_0;
    %ix/getv 4, v00000231917150e0_0;
    %shiftl 4;
    %assign/vec4 v00000231917140a0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0000023191715680_0;
    %ix/getv 4, v00000231917150e0_0;
    %shiftr 4;
    %assign/vec4 v00000231917140a0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000002319161ae10;
T_7 ;
    %wait E_00000231916a2a10;
    %load/vec4 v0000023191714e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000023191714640_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v00000231917141e0, 4;
    %assign/vec4 v0000023191714be0_0, 0;
T_7.0 ;
    %load/vec4 v0000023191714fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v00000231917145a0_0;
    %load/vec4 v0000023191714640_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000231917141e0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000002319161ae10;
T_8 ;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000231917141e0, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000231917141e0, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000231917141e0, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000231917141e0, 0, 4;
    %pushi/vec4 32, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000231917141e0, 0, 4;
    %pushi/vec4 25, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000231917141e0, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000231917141e0, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000231917141e0, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000231917141e0, 0, 4;
    %pushi/vec4 11, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000231917141e0, 0, 4;
    %end;
    .thread T_8;
    .scope S_000002319161ae10;
T_9 ;
    %delay 200004, 0;
    %vpi_call 12 31 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023191714280_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000023191714280_0;
    %cmpi/s 19, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v0000023191714280_0;
    %load/vec4a v00000231917141e0, 4;
    %vpi_call 12 33 "$display", "Mem[%d] = %d", &PV<v0000023191714280_0, 0, 5>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000023191714280_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023191714280_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000002319169e800;
T_10 ;
    %wait E_00000231916a2890;
    %load/vec4 v000002319171fac0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002319171dd60_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000002319171dd60_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002319171dd60_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000002319169e4e0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002319171ebc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002319171eda0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000002319169e4e0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000002319171ebc0_0;
    %inv;
    %assign/vec4 v000002319171ebc0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000002319169e4e0;
T_13 ;
    %vpi_call 2 42 "$dumpfile", "./Max&MinArray/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 43 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002319171eda0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002319171eda0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 49 "$display", "Number of cycles consumed: %d", v000002319171fca0_0 {0 0 0};
    %vpi_call 2 50 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//processor.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//exception_detection_unit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
