$date
  Tue Jun  2 14:24:03 2020
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module and3_tb $end
$var reg 1 ! a_signal $end
$var reg 1 " b_signal $end
$var reg 1 # c_signal $end
$var reg 1 $ d_signal $end
$scope module and3_cell $end
$var reg 1 % a $end
$var reg 1 & b $end
$var reg 1 ' c $end
$var reg 1 ( d $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
0$
0%
0&
0'
0(
#1000000
1#
1'
#2000000
1"
0#
1&
0'
#3000000
1#
1'
#4000000
1!
0"
0#
1%
0&
0'
#5000000
1#
1$
1'
1(
#6000000
1"
0#
0$
1&
0'
0(
#7000000
1#
1'
#8000000
