<!doctype html><html lang=zh-cn><head><meta charset=utf-8><meta http-equiv=x-ua-compatible content="IE=edge,chrome=1"><title>Linux内核在RISC-V架构下的内存屏障与原子操作 - crab2313's blog</title><meta name=renderer content="webkit"><meta name=viewport content="width=device-width,initial-scale=1,maximum-scale=1"><meta http-equiv=cache-control content="no-transform"><meta http-equiv=cache-control content="no-siteapp"><meta name=theme-color content="#f8f5ec"><meta name=msapplication-navbutton-color content="#f8f5ec"><meta name=apple-mobile-web-app-capable content="yes"><meta name=apple-mobile-web-app-status-bar-style content="#f8f5ec"><meta name=author content="crab2313"><meta name=description content="内存一致性模型是一个体系结构中至关重要的一部分，本质上为软件与硬件之间的契约。软件开发人员可以从内存一致性模型中得知硬件进行内存操作时可能的"><meta name=keywords content="blog,kernel"><meta name=generator content="Hugo 0.82.0 with theme even"><link rel=canonical href=crab2313.github.io/post/riscv-atomic-barrier-bitops/><link rel=apple-touch-icon sizes=180x180 href=/crab2313.github.io/apple-touch-icon.png><link rel=icon type=image/png sizes=32x32 href=/crab2313.github.io/favicon-32x32.png><link rel=icon type=image/png sizes=16x16 href=/crab2313.github.io/favicon-16x16.png><link rel=manifest href=/crab2313.github.io/manifest.json><link rel=mask-icon href=/crab2313.github.io/safari-pinned-tab.svg color=#5bbad5><link href=/crab2313.github.io/sass/main.min.39a3e01cac9473be1356f3572fcfe34b2e363efabad244a99a40f28a812c837e.css rel=stylesheet><link rel=stylesheet href=https://cdn.jsdelivr.net/npm/@fancyapps/fancybox@3.1.20/dist/jquery.fancybox.min.css integrity="sha256-7TyXnr2YU040zfSP+rEcz29ggW4j56/ujTPwjMzyqFY=" crossorigin=anonymous><meta property="og:title" content="Linux内核在RISC-V架构下的内存屏障与原子操作"><meta property="og:description" content="内存一致性模型是一个体系结构中至关重要的一部分，本质上为软件与硬件之间的契约。软件开发人员可以从内存一致性模型中得知硬件进行内存操作时可能的"><meta property="og:type" content="article"><meta property="og:url" content="crab2313.github.io/post/riscv-atomic-barrier-bitops/"><meta property="article:section" content="post"><meta property="article:published_time" content="2020-08-14T00:00:00+00:00"><meta property="article:modified_time" content="2020-08-14T00:00:00+00:00"><meta itemprop=name content="Linux内核在RISC-V架构下的内存屏障与原子操作"><meta itemprop=description content="内存一致性模型是一个体系结构中至关重要的一部分，本质上为软件与硬件之间的契约。软件开发人员可以从内存一致性模型中得知硬件进行内存操作时可能的"><meta itemprop=datePublished content="2020-08-14T00:00:00+00:00"><meta itemprop=dateModified content="2020-08-14T00:00:00+00:00"><meta itemprop=wordCount content="4017"><meta itemprop=keywords content="kernel,risc-v,isa,"><meta name=twitter:card content="summary"><meta name=twitter:title content="Linux内核在RISC-V架构下的内存屏障与原子操作"><meta name=twitter:description content="内存一致性模型是一个体系结构中至关重要的一部分，本质上为软件与硬件之间的契约。软件开发人员可以从内存一致性模型中得知硬件进行内存操作时可能的"><!--[if lte IE 9]><script src=https://cdnjs.cloudflare.com/ajax/libs/classlist/1.1.20170427/classList.min.js></script><![endif]--><!--[if lt IE 9]><script src=https://cdn.jsdelivr.net/npm/html5shiv@3.7.3/dist/html5shiv.min.js></script><script src=https://cdn.jsdelivr.net/npm/respond.js@1.4.2/dest/respond.min.js></script><![endif]--></head><body><div id=mobile-navbar class=mobile-navbar><div class=mobile-header-logo><a href=/crab2313.github.io/ class=logo>crab2313's blog</a></div><div class=mobile-navbar-icon><span></span><span></span><span></span></div></div><nav id=mobile-menu class="mobile-menu slideout-menu"><ul class=mobile-menu-list><a href=crab2313.github.io/><li class=mobile-menu-item>Home</li></a><a href=crab2313.github.io/post/><li class=mobile-menu-item>Archives</li></a><a href=crab2313.github.io/tags/><li class=mobile-menu-item>Tags</li></a><a href=crab2313.github.io/categories/><li class=mobile-menu-item>Categories</li></a></ul></nav><div class=container id=mobile-panel><header id=header class=header><div class=logo-wrapper><a href=/crab2313.github.io/ class=logo>crab2313's blog</a></div><nav class=site-navbar><ul id=menu class=menu><li class=menu-item><a class=menu-item-link href=crab2313.github.io/>Home</a></li><li class=menu-item><a class=menu-item-link href=crab2313.github.io/post/>Archives</a></li><li class=menu-item><a class=menu-item-link href=crab2313.github.io/tags/>Tags</a></li><li class=menu-item><a class=menu-item-link href=crab2313.github.io/categories/>Categories</a></li></ul></nav></header><main id=main class=main><div class=content-wrapper><div id=content class=content><article class=post><header class=post-header><h1 class=post-title>Linux内核在RISC-V架构下的内存屏障与原子操作</h1><div class=post-meta><span class=post-time>2020-08-14</span></div></header><div class=post-toc id=post-toc><h2 class=post-toc-title>文章目录</h2><div class="post-toc-content always-active"><nav id=TableOfContents><ul><li><ul><li><a href=#内存屏障>内存屏障</a><ul><li><a href=#mb--rmb--wmb>mb && rmb && wmb</a></li><li><a href=#smp_mb--smp_rmb--smp_wmb>smp_mb && smp_rmb && smp_wmb</a></li><li><a href=#smp_load_acquire--smp_store_release>smp_load_acquire && smp_store_release</a></li></ul></li><li><a href=#原子操作>原子操作</a><ul><li><a href=#指令简介>指令简介</a></li><li><a href=#无返回值原子操作函数>无返回值原子操作函数</a></li><li><a href=#有返回值原子操作函数>有返回值原子操作函数</a></li><li><a href=#atomic_fetch_add_unless--atomic_sub_if_positive>atomic_fetch_add_unless && atomic_sub_if_positive</a></li></ul></li></ul></li></ul></nav></div></div><div class=post-content><p>内存一致性模型是一个体系结构中至关重要的一部分，本质上为软件与硬件之间的契约。软件开发人员可以从内存一致性模型中得知硬件进行内存操作时可能的行为，这是多线程共享内存操作正确性的基石。RISC-V的内存模型被称作RVWMO（RISC-V Weak Memory Order），本质上是<code>Release Consistency</code>与<code>Relaxed Consistency</code>的结合体。本文试图从Linux对内存一致性模型的抽象API入手，分析这些抽象API的用法用例以及对应RISC-V体系结构的实现。</p><p>题外话，来总结一下想要理解这部分内容需要哪些知识储备：</p><ul><li>GCC內联汇编基础。上述提到的抽象API有很大一部分都是使用具体体系结构下的汇编代码实现，因此掌握GCC提供的扩展內联汇编是读懂对应实现的必要基础。建议看这本<a href=https://0xax.gitbooks.io/linux-insides/content/Theory/linux-theory-3.html>简易教程</a>和<a href=https://gcc.gnu.org/onlinedocs/gcc-10.2.0/gcc/Extended-Asm.html>GCC官方文档</a>。</li><li>计算机体系结构相关理论。这里没什么多说的，目前大部分体系结构手册都假定读者具有扎实的计算机体系结构理论基础。这里推荐<a href=https://www.morganclaypool.com/doi/10.2200/S00962ED2V01Y201910CAC049>《A Primer on Memory Consistency and Cache Coherence, 2nd》</a>，里面有引用一些paper，建议一读。</li><li>对应体系结构手册。说到底，内存一致性是体系结构不可分离的一部分，因此熟读体系结构手册是理解对应操作的有力途径。</li><li>阅读内核文档。内核的<code>memory-barrier.txt</code>、<code>atomic_t.txt</code>以及<code>atomic_bitops.txt</code>都是极其重要的说明文档。</li></ul><h2 id=内存屏障>内存屏障</h2><p>RISC-V的内存屏障全部由<code>fence</code>指令实现，第一次读RISC-V手册的人一般会难以相信<code>fence</code>的设计竟然这么简单。<code>fence</code>指令形式如下：</p><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre class=chroma><code><span class=lnt>1
</span></code></pre></td><td class=lntd><pre class=chroma><code class=language-asm data-lang=asm><span class=nf>fence</span> <span class=p>[</span><span class=no>iorw</span><span class=p>],</span> <span class=p>[</span><span class=no>iorw</span><span class=p>]</span>
</code></pre></td></tr></table></div></div><p>其中<code>[iorw]</code>为<code>iorw</code>中的任选几个字母，其中：</p><ul><li>i：设备内存输入（读取）</li><li>o: 设备内存输出（写入）</li><li>r：普通内存读取</li><li>w：普通内存写入</li></ul><p>整个指令<code>fence [set1], [set2]</code>的语义为：</p><ul><li>定义predecessor集合为该<code>fence</code>指令之前所有属于<code>[set1]</code>类型的指令之集合</li><li>定义successor集合为该<code>fence</code>指令之后所有属于<code>[set2]</code>类型的指令之集合</li><li>则其他RISC-V Hart或者外部设备不会观测到successor集合中的指令在predecessor集合中的指令之前发生</li></ul><p>Linux内核中，内存屏障相关的定义都在体系结构对应文件夹下的<code>include/asm/barrier.h</code>中。其中，对于<code>fence</code>指令的抽象如下：</p><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre class=chroma><code><span class=lnt>1
</span><span class=lnt>2
</span></code></pre></td><td class=lntd><pre class=chroma><code class=language-c data-lang=c><span class=cp>#define RISCV_FENCE(p, s) \
</span><span class=cp>	__asm__ __volatile__ (&#34;fence &#34; #p &#34;,&#34; #s : : : &#34;memory&#34;)
</span></code></pre></td></tr></table></div></div><p>很显然是一条简单的內联汇编，<code>__volatile__</code>与<code>memory</code>都是用于阻止编译器进行优化的常规操作。后续的实现都是围绕这个宏进行的。</p><p>内核中对这些宏的实现策略比较简单，基本原理如下：</p><ul><li>在<code>asm-generic</code>中的<code>barrier.h</code>中定义默认实现，如果目标架构没有对应实现，则启动默认实现</li><li>在<code>arch/include/asm/barrier.h</code>中定义架构特定实现，一般为内联汇编定义</li></ul><h3 id=mb--rmb--wmb>mb && rmb && wmb</h3><p>这三个操作与其对应的<code>smp_*</code>之间最大的区别就是需要对设备内存也生效，所以它们的实现如下：</p><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre class=chroma><code><span class=lnt>1
</span><span class=lnt>2
</span><span class=lnt>3
</span></code></pre></td><td class=lntd><pre class=chroma><code class=language-c data-lang=c><span class=cp>#define mb()		RISCV_FENCE(iorw,iorw)
</span><span class=cp>#define rmb()		RISCV_FENCE(ir,ir)
</span><span class=cp>#define wmb()		RISCV_FENCE(ow,ow)
</span></code></pre></td></tr></table></div></div><h3 id=smp_mb--smp_rmb--smp_wmb>smp_mb && smp_rmb && smp_wmb</h3><p>首先一定明确<code>smp_</code>前缀所代表的含义，即“用于SMP（symmetric multi-processor）的”。因此，在内核支持SMP时，它们被定义为其对应的<code>__smp_*</code>，反之则定义为<code>barrier()</code>，即普通的编译器内存屏障，防止编译器进行内存访问重排。前面也提到了，这几个操作并不需要考虑到设备内存，因此它们定义如下：</p><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre class=chroma><code><span class=lnt>1
</span><span class=lnt>2
</span><span class=lnt>3
</span></code></pre></td><td class=lntd><pre class=chroma><code class=language-c data-lang=c><span class=cp>#define __smp_mb()	RISCV_FENCE(rw,rw)
</span><span class=cp>#define __smp_rmb()	RISCV_FENCE(r,r)
</span><span class=cp>#define __smp_wmb()	RISCV_FENCE(w,w)
</span></code></pre></td></tr></table></div></div><h3 id=smp_load_acquire--smp_store_release>smp_load_acquire && smp_store_release</h3><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre class=chroma><code><span class=lnt> 1
</span><span class=lnt> 2
</span><span class=lnt> 3
</span><span class=lnt> 4
</span><span class=lnt> 5
</span><span class=lnt> 6
</span><span class=lnt> 7
</span><span class=lnt> 8
</span><span class=lnt> 9
</span><span class=lnt>10
</span><span class=lnt>11
</span><span class=lnt>12
</span><span class=lnt>13
</span><span class=lnt>14
</span></code></pre></td><td class=lntd><pre class=chroma><code class=language-c data-lang=c><span class=cp>#define __smp_store_release(p, v)					\
</span><span class=cp>do {									\
</span><span class=cp>	compiletime_assert_atomic_type(*p);				\
</span><span class=cp>	RISCV_FENCE(rw,w);						\
</span><span class=cp>	WRITE_ONCE(*p, v);						\
</span><span class=cp>} while (0)
</span><span class=cp></span>
<span class=cp>#define __smp_load_acquire(p)						\
</span><span class=cp>({									\
</span><span class=cp>	typeof(*p) ___p1 = READ_ONCE(*p);				\
</span><span class=cp>	compiletime_assert_atomic_type(*p);				\
</span><span class=cp>	RISCV_FENCE(r,rw);						\
</span><span class=cp>	___p1;								\
</span><span class=cp>})
</span></code></pre></td></tr></table></div></div><p>还是跟前面提到的一样，带<code>smp_</code>前缀的宏都是只在<code>CONFIG_SMP</code>开启时有定义，否则为空操作。<code>load acquire</code>的定义就是在这个<code>barrier</code>之后的读写不能出现在它之前，且<code>load acquire</code>是读取操作，所以自然使用<code>RISCV_FENCE(r, rw)</code>。<code>store release</code>同理。</p><h2 id=原子操作>原子操作</h2><p>可以从<code>arch/riscv/Kconfig</code>中看到RISC-V平台在非64位时会选择<code>CONFIG_GENERIC_ATOMIC64</code>，如下：</p><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre class=chroma><code><span class=lnt>1
</span><span class=lnt>2
</span><span class=lnt>3
</span><span class=lnt>4
</span><span class=lnt>5
</span><span class=lnt>6
</span><span class=lnt>7
</span><span class=lnt>8
</span></code></pre></td><td class=lntd><pre class=chroma><code class=language-fallback data-lang=fallback>config RISCV
        def_bool y
        select ARCH_CLOCKSOURCE_INIT
        select ARCH_SUPPORTS_ATOMIC_RMW
        ......
        select GENERIC_ATOMIC64 if !64BIT   &lt;== 
        select GENERIC_CLOCKEVENTS
        ......
</code></pre></td></tr></table></div></div><p>这点很好理解：在32位下RISC-V架构无法保证64位操作的原子性，因此内核使用通用的64位原子操作实现，通过自旋锁实现64位原子操作，这在<code>arch/riscv/include/asm/atomic.h</code>开头中有体现：</p><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre class=chroma><code><span class=lnt>1
</span><span class=lnt>2
</span><span class=lnt>3
</span><span class=lnt>4
</span><span class=lnt>5
</span><span class=lnt>6
</span><span class=lnt>7
</span></code></pre></td><td class=lntd><pre class=chroma><code class=language-c data-lang=c><span class=cp>#ifdef CONFIG_GENERIC_ATOMIC64
</span><span class=cp># include &lt;asm-generic/atomic64.h&gt;
</span><span class=cp>#else
</span><span class=cp># if (__riscv_xlen &lt; 64)
</span><span class=cp>#  error &#34;64-bit atomics require XLEN to be at least 64&#34;
</span><span class=cp># endif
</span><span class=cp>#endi
</span></code></pre></td></tr></table></div></div><p>原子变量的定义是跨平台的，位于<code>include/linux/types.h</code>中：</p><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre class=chroma><code><span class=lnt>1
</span><span class=lnt>2
</span><span class=lnt>3
</span><span class=lnt>4
</span><span class=lnt>5
</span><span class=lnt>6
</span><span class=lnt>7
</span><span class=lnt>8
</span><span class=lnt>9
</span></code></pre></td><td class=lntd><pre class=chroma><code class=language-c data-lang=c><span class=k>typedef</span> <span class=k>struct</span> <span class=p>{</span>
	<span class=kt>int</span> <span class=n>counter</span><span class=p>;</span>
<span class=p>}</span> <span class=n>atomic_t</span><span class=p>;</span>

<span class=cp>#ifdef CONFIG_64BIT
</span><span class=cp></span><span class=k>typedef</span> <span class=k>struct</span> <span class=p>{</span>
	<span class=n>s64</span> <span class=n>counter</span><span class=p>;</span>
<span class=p>}</span> <span class=n>atomic64_t</span><span class=p>;</span>
<span class=cp>#endif
</span></code></pre></td></tr></table></div></div><p>这个原子性由硬件保证，一般来说，一个架构的word大小数据在对齐访问的情况下是可以保证原子性的，具体需要翻看手册。随后是<code>fence</code>指令实现的<code>release acquire</code>语义：</p><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre class=chroma><code><span class=lnt>1
</span><span class=lnt>2
</span><span class=lnt>3
</span><span class=lnt>4
</span><span class=lnt>5
</span></code></pre></td><td class=lntd><pre class=chroma><code class=language-c data-lang=c><span class=cp>#define __atomic_acquire_fence()					\
</span><span class=cp>	__asm__ __volatile__(RISCV_ACQUIRE_BARRIER &#34;&#34; ::: &#34;memory&#34;)
</span><span class=cp></span>
<span class=cp>#define __atomic_release_fence()					\
</span><span class=cp>	__asm__ __volatile__(RISCV_RELEASE_BARRIER &#34;&#34; ::: &#34;memory&#34;);
</span></code></pre></td></tr></table></div></div><p>这个用于<code>atomic-fallback.h</code>中自动生成的函数。对于读写这种<code>non-RMW</code>操作，如你所见就是这么简单：</p><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre class=chroma><code><span class=lnt>1
</span><span class=lnt>2
</span><span class=lnt>3
</span><span class=lnt>4
</span><span class=lnt>5
</span><span class=lnt>6
</span><span class=lnt>7
</span><span class=lnt>8
</span></code></pre></td><td class=lntd><pre class=chroma><code class=language-c data-lang=c><span class=k>static</span> <span class=n>__always_inline</span> <span class=kt>int</span> <span class=nf>atomic_read</span><span class=p>(</span><span class=k>const</span> <span class=n>atomic_t</span> <span class=o>*</span><span class=n>v</span><span class=p>)</span>
<span class=p>{</span>
	<span class=k>return</span> <span class=n>READ_ONCE</span><span class=p>(</span><span class=n>v</span><span class=o>-&gt;</span><span class=n>counter</span><span class=p>);</span>
<span class=p>}</span>
<span class=k>static</span> <span class=n>__always_inline</span> <span class=kt>void</span> <span class=nf>atomic_set</span><span class=p>(</span><span class=n>atomic_t</span> <span class=o>*</span><span class=n>v</span><span class=p>,</span> <span class=kt>int</span> <span class=n>i</span><span class=p>)</span>
<span class=p>{</span>
	<span class=n>WRITE_ONCE</span><span class=p>(</span><span class=n>v</span><span class=o>-&gt;</span><span class=n>counter</span><span class=p>,</span> <span class=n>i</span><span class=p>);</span>
<span class=p>}</span>
</code></pre></td></tr></table></div></div><p>还是那句话，硬件保证原子性，内核只要保证生成的指令不走样就行了，这也是使用<code>READ_ONCE</code>和<code>WRITE_ONCE</code>的原因。接下来就是重头戏：对于<code>RMW</code>操作实现。RISC-V中定义了原子操作指令，即被称为<code>A</code>的扩展，Linux内核默认要求其已被实现。内核中通过內联汇编模板的方式实现这些操作，也算是比较简洁的了。</p><p>对于<code>RMW</code>类的原子操作，我们主要关注其：</p><ul><li>功能正确性</li><li>内存序正确性</li></ul><h3 id=指令简介>指令简介</h3><p>先来简单介绍一下RISC-V的原子操作指令。很简单，几句话就可以描述清楚：</p><ul><li>RISC-V的原子操作指令命名类如<code>amo{op}.{w/d}.{rl/aq/aqrl}</code>。第一部分描述功能，如<code>amoadd</code>和<code>amoswap</code>等等，其中<code>amo</code>是<code>atomic memory operation</code>的缩写。第二部分为操作数据的长度，w（word）表示32位，d（double word）表示32位。第三部分比较有意思，RISC-V的原子操作指令中encode了两位，分别<code>acquire</code>和<code>release</code>，使其具有了内存序属性，看得出来是对OS进行了高度优化的。</li><li>RISC-V的原子操作指令编码了三个寄存器：<code>rs1</code>、<code>rs2</code>和<code>rd</code>。其中<code>rs1</code>为原子变量的内存地址，<code>rs2</code>是该操作的另一个操作数（operand）。指令执行时，首先从<code>rs1</code>指向的内存中取出原子变量的值，保存在<code>rd</code>寄存器，然后与<code>rs2</code>进行操作，最后将结果保存回<code>rs1</code>指向的内存地址。这里注意RISC-V的原子操作可以将变量的地址保存在<code>rd</code>寄存器，如果不需要可用<code>zero</code>寄存器当作<code>rd</code>。</li></ul><h3 id=无返回值原子操作函数>无返回值原子操作函数</h3><p>顾名思义，就是没有返回值的<code>RMW</code>类原子操作函数，注意这类函数在内核中是没有内存序要求的。可以看到这类函数使用一个通用的模板生成：</p><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre class=chroma><code><span class=lnt> 1
</span><span class=lnt> 2
</span><span class=lnt> 3
</span><span class=lnt> 4
</span><span class=lnt> 5
</span><span class=lnt> 6
</span><span class=lnt> 7
</span><span class=lnt> 8
</span><span class=lnt> 9
</span><span class=lnt>10
</span></code></pre></td><td class=lntd><pre class=chroma><code class=language-c data-lang=c><span class=cp>#define ATOMIC_OP(op, asm_op, I, asm_type, c_type, prefix)		\
</span><span class=cp>static __always_inline							\
</span><span class=cp>void atomic##prefix##_##op(c_type i, atomic##prefix##_t *v)		\
</span><span class=cp>{									\
</span><span class=cp>	__asm__ __volatile__ (						\
</span><span class=cp>		&#34;	amo&#34; #asm_op &#34;.&#34; #asm_type &#34; zero, %1, %0&#34;	\
</span><span class=cp>		: &#34;+A&#34; (v-&gt;counter)					\
</span><span class=cp>		: &#34;r&#34; (I)						\
</span><span class=cp>		: &#34;memory&#34;);						\
</span><span class=cp>}			
</span></code></pre></td></tr></table></div></div><p>很简单，唯一需要注意的就是这个<code>+A</code>。从GCC官方的<a href=https://gcc.gnu.org/onlinedocs/gcc/Machine-Constraints.html#Machine-Constraints>文档</a>中可以看到，<code>A</code>是RISC-V中单独定义的，表示一个存放着内存地址的寄存器变量。且返回值寄存器被设置成<code>zero</code>，以示忽略。</p><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre class=chroma><code><span class=lnt> 1
</span><span class=lnt> 2
</span><span class=lnt> 3
</span><span class=lnt> 4
</span><span class=lnt> 5
</span><span class=lnt> 6
</span><span class=lnt> 7
</span><span class=lnt> 8
</span><span class=lnt> 9
</span><span class=lnt>10
</span></code></pre></td><td class=lntd><pre class=chroma><code class=language-c data-lang=c><span class=cp>#define ATOMIC_OPS(op, asm_op, I)					\
</span><span class=cp>        ATOMIC_OP (op, asm_op, I, w, int,   )				\
</span><span class=cp>        ATOMIC_OP (op, asm_op, I, d, s64, 64)
</span><span class=cp>#endif
</span><span class=cp></span>
<span class=n>ATOMIC_OPS</span><span class=p>(</span><span class=n>add</span><span class=p>,</span> <span class=n>add</span><span class=p>,</span>  <span class=n>i</span><span class=p>)</span>
<span class=n>ATOMIC_OPS</span><span class=p>(</span><span class=n>sub</span><span class=p>,</span> <span class=n>add</span><span class=p>,</span> <span class=o>-</span><span class=n>i</span><span class=p>)</span>
<span class=n>ATOMIC_OPS</span><span class=p>(</span><span class=n>and</span><span class=p>,</span> <span class=n>and</span><span class=p>,</span>  <span class=n>i</span><span class=p>)</span>
<span class=n>ATOMIC_OPS</span><span class=p>(</span> <span class=n>or</span><span class=p>,</span>  <span class=n>or</span><span class=p>,</span>  <span class=n>i</span><span class=p>)</span>
<span class=n>ATOMIC_OPS</span><span class=p>(</span><span class=n>xor</span><span class=p>,</span> <span class=n>xor</span><span class=p>,</span>  <span class=n>i</span><span class=p>)</span>
</code></pre></td></tr></table></div></div><h3 id=有返回值原子操作函数>有返回值原子操作函数</h3><p>内核中，有返回值原子操作函数分为<code>fetch</code>和<code>return</code>。这二者的区别为<code>fetch</code>返回原子变量原有的值，而<code>return</code>返回原子变量经过操作的值。我们可以从内核中的<code>atomic_t.txt</code>文档中知道，默认情况下，有返回值的原子操作函数都是有内存序的。且函数具有一些加了特殊后缀的变体，可以指定内存序语义，如<code>_relaxed</code>、<code>_acquire</code>和<code>_release</code>。</p><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre class=chroma><code><span class=lnt> 1
</span><span class=lnt> 2
</span><span class=lnt> 3
</span><span class=lnt> 4
</span><span class=lnt> 5
</span><span class=lnt> 6
</span><span class=lnt> 7
</span><span class=lnt> 8
</span><span class=lnt> 9
</span><span class=lnt>10
</span><span class=lnt>11
</span><span class=lnt>12
</span><span class=lnt>13
</span><span class=lnt>14
</span><span class=lnt>15
</span><span class=lnt>16
</span><span class=lnt>17
</span><span class=lnt>18
</span><span class=lnt>19
</span><span class=lnt>20
</span><span class=lnt>21
</span><span class=lnt>22
</span><span class=lnt>23
</span><span class=lnt>24
</span></code></pre></td><td class=lntd><pre class=chroma><code class=language-c data-lang=c><span class=cp>#define ATOMIC_FETCH_OP(op, asm_op, I, asm_type, c_type, prefix)	\
</span><span class=cp>static __always_inline							\
</span><span class=cp>c_type atomic##prefix##_fetch_##op##_relaxed(c_type i,			\
</span><span class=cp>					     atomic##prefix##_t *v)	\
</span><span class=cp>{									\
</span><span class=cp>	register c_type ret;						\
</span><span class=cp>	__asm__ __volatile__ (						\
</span><span class=cp>		&#34;	amo&#34; #asm_op &#34;.&#34; #asm_type &#34; %1, %2, %0&#34;	\
</span><span class=cp>		: &#34;+A&#34; (v-&gt;counter), &#34;=r&#34; (ret)				\
</span><span class=cp>		: &#34;r&#34; (I)						\
</span><span class=cp>		: &#34;memory&#34;);						\
</span><span class=cp>	return ret;							\
</span><span class=cp>}									\
</span><span class=cp>static __always_inline							\
</span><span class=cp>c_type atomic##prefix##_fetch_##op(c_type i, atomic##prefix##_t *v)	\
</span><span class=cp>{									\
</span><span class=cp>	register c_type ret;						\
</span><span class=cp>	__asm__ __volatile__ (						\
</span><span class=cp>		&#34;	amo&#34; #asm_op &#34;.&#34; #asm_type &#34;.aqrl  %1, %2, %0&#34;	\
</span><span class=cp>		: &#34;+A&#34; (v-&gt;counter), &#34;=r&#34; (ret)				\
</span><span class=cp>		: &#34;r&#34; (I)						\
</span><span class=cp>		: &#34;memory&#34;);						\
</span><span class=cp>	return ret;							\
</span><span class=cp>}
</span></code></pre></td></tr></table></div></div><p>可以看到<code>fetch</code>函数的內联汇编模板也分两套，对于<code>_relaxed</code>函数，没有加上<code>.aqrl</code>，即不指定内存序语义。<code>return</code>函数实际上就是<code>fetch</code>函数返回值经过重新计算得出，不再赘述，注意想清楚<code>atomic</code>的操作究竟在哪，就不会有<code>return</code>函数不是原子操作的错觉。</p><h3 id=atomic_fetch_add_unless--atomic_sub_if_positive>atomic_fetch_add_unless && atomic_sub_if_positive</h3><p>RISC-V结构下对这两个函数做了实现，且都是利用了<code>LR/SC</code>指令。先来看一下它们实现的功能：</p><ul><li><code>atomic_fetch_add_unless</code>有两个额外参数<code>a</code>和<code>u</code>，进行操作时，如果原子变量的值与<code>u</code>不相等，则将其加上<code>a</code>，并返回原先的值。</li><li><code>atomic_sub_if_positive</code>从名字上就可以看出来功能：如果原子变量的值是正的，则将其减去参数传入的值，并返回最后的结果。</li></ul><p>前面提到这两个操作是<code>LR/SC</code>指令实现的，那么先简介一下这对指令是如何工作的：</p><ul><li>LR指令是<code>load reserved</code>的缩写，它首先会读取一个内存地址的值，然后在该内存地址做标记。</li><li>SC指令是<code>store conditional</code>的缩写，它的作用写将一个值写入一个内存地址。对于同一个<code>HART</code>，<code>SC</code>首先检查标记的值是否正确，如果正确才进行写入操作，否则返回错误。注意无论如何对应地址的标记都会被<code>SC</code>指令清除。</li><li>LR和SC配合使用，其意义在于：如果SC指令成功执行，则意味着在LR到SC指令这一段时间内，没有其他的<code>HART</code>对这个地址进行访问（因为标记没有失效）。</li></ul><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre class=chroma><code><span class=lnt> 1
</span><span class=lnt> 2
</span><span class=lnt> 3
</span><span class=lnt> 4
</span><span class=lnt> 5
</span><span class=lnt> 6
</span><span class=lnt> 7
</span><span class=lnt> 8
</span><span class=lnt> 9
</span><span class=lnt>10
</span><span class=lnt>11
</span></code></pre></td><td class=lntd><pre class=chroma><code class=language-c data-lang=c>	<span class=n>__asm__</span> <span class=nf>__volatile__</span> <span class=p>(</span>
		<span class=s>&#34;0:	lr.w     %[p],  %[c]</span><span class=se>\n</span><span class=s>&#34;</span>
		<span class=s>&#34;	beq      %[p],  %[u], 1f</span><span class=se>\n</span><span class=s>&#34;</span>
		<span class=s>&#34;	add      %[rc], %[p], %[a]</span><span class=se>\n</span><span class=s>&#34;</span>
		<span class=s>&#34;	sc.w.rl  %[rc], %[rc], %[c]</span><span class=se>\n</span><span class=s>&#34;</span>
		<span class=s>&#34;	bnez     %[rc], 0b</span><span class=se>\n</span><span class=s>&#34;</span>
		<span class=s>&#34;	fence    rw, rw</span><span class=se>\n</span><span class=s>&#34;</span>
		<span class=s>&#34;1:</span><span class=se>\n</span><span class=s>&#34;</span>
		<span class=o>:</span> <span class=p>[</span><span class=n>p</span><span class=p>]</span><span class=s>&#34;=&amp;r&#34;</span> <span class=p>(</span><span class=n>prev</span><span class=p>),</span> <span class=p>[</span><span class=n>rc</span><span class=p>]</span><span class=s>&#34;=&amp;r&#34;</span> <span class=p>(</span><span class=n>rc</span><span class=p>),</span> <span class=p>[</span><span class=n>c</span><span class=p>]</span><span class=s>&#34;+A&#34;</span> <span class=p>(</span><span class=n>v</span><span class=o>-&gt;</span><span class=n>counter</span><span class=p>)</span>
		<span class=o>:</span> <span class=p>[</span><span class=n>a</span><span class=p>]</span><span class=s>&#34;r&#34;</span> <span class=p>(</span><span class=n>a</span><span class=p>),</span> <span class=p>[</span><span class=n>u</span><span class=p>]</span><span class=s>&#34;r&#34;</span> <span class=p>(</span><span class=n>u</span><span class=p>)</span>
		<span class=o>:</span> <span class=s>&#34;memory&#34;</span><span class=p>);</span>
</code></pre></td></tr></table></div></div><p>可以看到本质是通过循环调用<code>LR/SC</code>对，不断尝试，如果成功，则说明这段时间内没有人访问原子变量，操作成功独占，故而肯定是原子的。</p></div><div class=post-copyright><p class=copyright-item><span class=item-title>文章作者</span>
<span class=item-content>crab2313</span></p><p class=copyright-item><span class=item-title>上次更新</span>
<span class=item-content>2020-08-14</span></p></div><footer class=post-footer><div class=post-tags><a href=/crab2313.github.io/tags/kernel/>kernel</a>
<a href=/crab2313.github.io/tags/risc-v/>risc-v</a>
<a href=/crab2313.github.io/tags/isa/>isa</a></div><nav class=post-nav><a class=prev href=crab2313.github.io/post/mutter-a-kms/><i class="iconfont icon-left"></i>
<span class="prev-text nav-default">Mutter实现分析：Atomic Modesetting</span>
<span class="prev-text nav-mobile">上一篇</span></a>
<a class=next href=crab2313.github.io/post/riscv-setup-arch-exception/><span class="next-text nav-default">Linux内核在RISC-V架构下的setup_arch与异常处理</span>
<span class="next-text nav-mobile">下一篇</span>
<i class="iconfont icon-right"></i></a></nav></footer></article></div></div></main><footer id=footer class=footer><div class=social-links><a href=mailto:crab2313@gmail.com class="iconfont icon-email" title=email></a><a href=https://github.com/crab2313 class="iconfont icon-github" title=github></a><a href=https://gitlab.com/crab2313 class="iconfont icon-gitlab" title=gitlab></a><a href=https://space.bilibili.com/1310103 class="iconfont icon-bilibili" title=bilibili></a><a href=crab2313.github.io/index.xml type=application/rss+xml class="iconfont icon-rss" title=rss></a></div><div class=copyright><span class=power-by>由 <a class=hexo-link href=https://gohugo.io>Hugo</a> 强力驱动</span>
<span class=division>|</span>
<span class=theme-info>主题 -
<a class=theme-link href=https://github.com/olOwOlo/hugo-theme-even>Even</a></span>
<span class=copyright-year>&copy;
2017 -
2021<span class=heart><i class="iconfont icon-heart"></i></span><span>crab2313</span></span></div></footer><div class=back-to-top id=back-to-top><i class="iconfont icon-up"></i></div></div><script src=https://cdn.jsdelivr.net/npm/jquery@3.2.1/dist/jquery.min.js integrity="sha256-hwg4gsxgFZhOsEEamdOYGBf13FyQuiTwlAQgxVSNgt4=" crossorigin=anonymous></script><script src=https://cdn.jsdelivr.net/npm/slideout@1.0.1/dist/slideout.min.js integrity="sha256-t+zJ/g8/KXIJMjSVQdnibt4dlaDxc9zXr/9oNPeWqdg=" crossorigin=anonymous></script><script src=https://cdn.jsdelivr.net/npm/@fancyapps/fancybox@3.1.20/dist/jquery.fancybox.min.js integrity="sha256-XVLffZaxoWfGUEbdzuLi7pwaUJv1cecsQJQqGLe7axY=" crossorigin=anonymous></script><script type=text/javascript src=/crab2313.github.io/js/main.min.c99b103c33d1539acf3025e1913697534542c4a5aa5af0ccc20475ed2863603b.js></script><script type=text/javascript>window.MathJax={tex:{inlineMath:[['$','$'],['\\(','\\)']]}}</script><script async src=https://cdn.jsdelivr.net/npm/mathjax@3.0.5/es5/tex-mml-chtml.js integrity="sha256-HGLuEfFcsUJGhvB8cQ8nr0gai9EucOOaIxFw7qxmd+w=" crossorigin=anonymous></script></body></html>