OPENQASM 3.0;
include "stdgates.inc";
gate _circuit_42 _gate_q_0 {
  sdg _gate_q_0;
  sdg _gate_q_0;
}
gate _circuit_46 _gate_q_0 {
  s _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  s _gate_q_0;
  h _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
}
gate _circuit_45 _gate_q_0 {
  sdg _gate_q_0;
  h _gate_q_0;
  _circuit_46 _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
}
gate _circuit_51 _gate_q_0 {
  s _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  s _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
}
gate _circuit_54 _gate_q_0 {
}
gate _circuit_58 _gate_q_0 {
  s _gate_q_0;
  s _gate_q_0;
  s _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  s _gate_q_0;
  h _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
}
gate _circuit_57 _gate_q_0 {
  sdg _gate_q_0;
  h _gate_q_0;
  _circuit_58 _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
}
gate _circuit_63 _gate_q_0 {
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
}
gate _circuit_66 _gate_q_0 {
  s _gate_q_0;
}
gate _circuit_70 _gate_q_0 {
  s _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
}
gate _circuit_69 _gate_q_0 {
  sdg _gate_q_0;
  h _gate_q_0;
  _circuit_70 _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
}
gate _circuit_75 _gate_q_0 {
  sdg _gate_q_0;
}
gate _circuit_78 _gate_q_0 {
  h _gate_q_0;
  s _gate_q_0;
  s _gate_q_0;
  h _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
}
gate _circuit_82 _gate_q_0 {
  h _gate_q_0;
  s _gate_q_0;
  s _gate_q_0;
  h _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
}
gate _circuit_81 _gate_q_0 {
  sdg _gate_q_0;
  h _gate_q_0;
  _circuit_82 _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
}
gate _circuit_87 _gate_q_0 {
  s _gate_q_0;
  s _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  s _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
}
gate _circuit_90 _gate_q_0 {
  s _gate_q_0;
}
gate _circuit_94 _gate_q_0 {
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
}
gate _circuit_93 _gate_q_0 {
  sdg _gate_q_0;
  h _gate_q_0;
  _circuit_94 _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
}
gate _circuit_99 _gate_q_0 {
  sdg _gate_q_0;
  sdg _gate_q_0;
}
gate _circuit_102 _gate_q_0 {
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  sdg _gate_q_0;
  sdg _gate_q_0;
  sdg _gate_q_0;
}
gate _circuit_106 _gate_q_0 {
  s _gate_q_0;
  s _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  s _gate_q_0;
  h _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
}
gate _circuit_105 _gate_q_0 {
  sdg _gate_q_0;
  h _gate_q_0;
  _circuit_106 _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
}
gate _circuit_111 _gate_q_0 {
  s _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
}
gate _circuit_114 _gate_q_0 {
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  s _gate_q_0;
  h _gate_q_0;
  sdg _gate_q_0;
}
gate _circuit_118 _gate_q_0 {
  s _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
}
gate _circuit_117 _gate_q_0 {
  sdg _gate_q_0;
  h _gate_q_0;
  _circuit_118 _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
}
gate _circuit_123 _gate_q_0 {
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  sdg _gate_q_0;
  sdg _gate_q_0;
}
gate _circuit_126 _gate_q_0 {
  s _gate_q_0;
  s _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
}
gate _circuit_130 _gate_q_0 {
  s _gate_q_0;
  s _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
}
gate _circuit_129 _gate_q_0 {
  sdg _gate_q_0;
  h _gate_q_0;
  _circuit_130 _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
}
gate _circuit_135 _gate_q_0 {
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  sdg _gate_q_0;
  sdg _gate_q_0;
}
qubit[2] q;
_circuit_42 q[0];
_circuit_45 q[0];
_circuit_51 q[0];
_circuit_54 q[1];
_circuit_57 q[1];
_circuit_63 q[1];
cx q[0], q[1];
_circuit_66 q[0];
_circuit_69 q[0];
_circuit_75 q[0];
_circuit_78 q[1];
_circuit_81 q[1];
_circuit_87 q[1];
cx q[0], q[1];
_circuit_90 q[0];
_circuit_93 q[0];
_circuit_99 q[0];
_circuit_102 q[1];
_circuit_105 q[1];
_circuit_111 q[1];
cx q[0], q[1];
_circuit_114 q[0];
_circuit_117 q[0];
_circuit_123 q[0];
_circuit_126 q[1];
_circuit_129 q[1];
_circuit_135 q[1];
