|processor
clock => CU:Step1.clock
clock => BUFFREG:Step3.Clock
clock => BUFFREG:Step4.Clock
clock => BUFFREG:Step5.Clock
clock => BUFFREG:Step6.Clock
clock => BUFFREG:Step7.Clock
clock => PS:Step11.Clock
clock => IR:Step12.Clock
clock => InstructionAddressGenerator:Step14.clock
clock => MemoryInterface:Step17.clock
clock => IO_MemoryInterface:Step18.clock
clock => ClockCheck.DATAIN
clock => Registry:Step2.Clock
reset => CU:Step1.reset
reset => Registry:Step2.Reset
reset => BUFFREG:Step3.reset
reset => BUFFREG:Step4.reset
reset => BUFFREG:Step5.reset
reset => BUFFREG:Step6.reset
reset => BUFFREG:Step7.reset
reset => PS:Step11.reset
reset => IR:Step12.reset
reset => InstructionAddressGenerator:Step14.aclr
IOSwitch[0] => IO_MemoryInterface:Step18.SW[0]
IOSwitch[1] => IO_MemoryInterface:Step18.SW[1]
IOSwitch[2] => IO_MemoryInterface:Step18.SW[2]
IOSwitch[3] => IO_MemoryInterface:Step18.SW[3]
IOSwitch[4] => IO_MemoryInterface:Step18.SW[4]
IOSwitch[5] => IO_MemoryInterface:Step18.SW[5]
IOSwitch[6] => IO_MemoryInterface:Step18.SW[6]
IOSwitch[7] => IO_MemoryInterface:Step18.SW[7]
IOSwitch[8] => IO_MemoryInterface:Step18.SW[8]
IOSwitch[9] => IO_MemoryInterface:Step18.SW[9]
IOPush[0] => IO_MemoryInterface:Step18.KEY[0]
IOPush[1] => IO_MemoryInterface:Step18.KEY[1]
IOPush[2] => IO_MemoryInterface:Step18.KEY[2]
IOPush[3] => IO_MemoryInterface:Step18.KEY[3]
GPIOIn => IO_MemoryInterface:Step18.GPIOIn


|processor|CU:Step1
opCode[0] => process_0.IN0
opCode[0] => process_0.IN0
opCode[0] => Equal0.IN3
opCode[0] => Equal1.IN3
opCode[0] => Equal2.IN2
opCode[0] => Equal3.IN3
opCode[0] => Equal4.IN2
opCode[0] => Equal5.IN3
opCode[0] => Equal6.IN1
opCode[0] => Equal7.IN3
opCode[0] => Equal8.IN2
opCode[0] => Equal9.IN3
opCode[0] => Equal10.IN1
opCode[0] => Equal11.IN3
opCode[0] => Equal12.IN0
opCode[0] => process_0.IN0
opCode[0] => process_0.IN0
opCode[1] => process_0.IN1
opCode[1] => process_0.IN1
opCode[1] => Equal0.IN2
opCode[1] => Equal1.IN2
opCode[1] => Equal2.IN3
opCode[1] => Equal3.IN2
opCode[1] => Equal4.IN1
opCode[1] => Equal5.IN1
opCode[1] => Equal6.IN3
opCode[1] => Equal7.IN2
opCode[1] => Equal8.IN1
opCode[1] => Equal9.IN1
opCode[1] => Equal10.IN0
opCode[1] => Equal11.IN0
opCode[1] => Equal12.IN3
opCode[1] => process_0.IN1
opCode[1] => process_0.IN1
opCode[2] => process_0.IN0
opCode[2] => process_0.IN0
opCode[2] => Equal0.IN1
opCode[2] => Equal1.IN1
opCode[2] => Equal2.IN1
opCode[2] => Equal3.IN1
opCode[2] => Equal4.IN3
opCode[2] => Equal5.IN2
opCode[2] => Equal6.IN2
opCode[2] => Equal7.IN1
opCode[2] => Equal8.IN0
opCode[2] => Equal9.IN0
opCode[2] => Equal10.IN3
opCode[2] => Equal11.IN2
opCode[2] => Equal12.IN2
opCode[2] => process_0.IN0
opCode[2] => process_0.IN0
opCode[3] => process_0.IN1
opCode[3] => process_0.IN1
opCode[3] => Equal0.IN0
opCode[3] => Equal1.IN0
opCode[3] => Equal2.IN0
opCode[3] => Equal3.IN0
opCode[3] => Equal4.IN0
opCode[3] => Equal5.IN0
opCode[3] => Equal6.IN0
opCode[3] => Equal7.IN0
opCode[3] => Equal8.IN3
opCode[3] => Equal9.IN2
opCode[3] => Equal10.IN2
opCode[3] => Equal11.IN1
opCode[3] => Equal12.IN1
opCode[3] => process_0.IN1
opCode[3] => process_0.IN1
Cond[0] => cond_true.OUTPUTSELECT
Cond[0] => cond_true.OUTPUTSELECT
Cond[0] => cond_true.OUTPUTSELECT
Cond[0] => cond_true.OUTPUTSELECT
Cond[0] => cond_true.OUTPUTSELECT
Cond[0] => cond_true.OUTPUTSELECT
Cond[0] => cond_true.OUTPUTSELECT
Cond[0] => cond_true.OUTPUTSELECT
Cond[0] => cond_true.OUTPUTSELECT
Cond[0] => cond_true.OUTPUTSELECT
Cond[0] => cond_true.OUTPUTSELECT
Cond[0] => cond_true.OUTPUTSELECT
Cond[0] => cond_true.OUTPUTSELECT
Cond[0] => cond_true.OUTPUTSELECT
Cond[0] => cond_true.OUTPUTSELECT
Cond[0] => cond_true.OUTPUTSELECT
Cond[1] => cond_true.OUTPUTSELECT
Cond[1] => cond_true.OUTPUTSELECT
Cond[1] => cond_true.OUTPUTSELECT
Cond[1] => cond_true.OUTPUTSELECT
Cond[1] => cond_true.OUTPUTSELECT
Cond[1] => cond_true.OUTPUTSELECT
Cond[1] => cond_true.OUTPUTSELECT
Cond[1] => cond_true.OUTPUTSELECT
Cond[2] => cond_true.OUTPUTSELECT
Cond[2] => cond_true.OUTPUTSELECT
Cond[2] => cond_true.OUTPUTSELECT
Cond[2] => cond_true.OUTPUTSELECT
Cond[3] => cond_true.OUTPUTSELECT
Cond[3] => cond_true.OUTPUTSELECT
S => ps_enable.DATAB
S => ps_enable.DATAB
opx[0] => Equal17.IN2
opx[0] => Equal18.IN0
opx[0] => Equal19.IN2
opx[0] => Equal20.IN1
opx[0] => Equal21.IN2
opx[0] => Equal22.IN1
opx[1] => Equal17.IN1
opx[1] => Equal18.IN2
opx[1] => Equal19.IN0
opx[1] => Equal20.IN0
opx[1] => Equal21.IN1
opx[1] => Equal22.IN2
opx[2] => Equal17.IN0
opx[2] => Equal18.IN1
opx[2] => Equal19.IN1
opx[2] => Equal20.IN2
opx[2] => Equal21.IN0
opx[2] => Equal22.IN0
Immediate[0] => ~NO_FANOUT~
Immediate[1] => ~NO_FANOUT~
Immediate[2] => ~NO_FANOUT~
Immediate[3] => process_0.IN1
Immediate[4] => process_0.IN1
Immediate[5] => process_0.IN0
Immediate[6] => process_0.IN1
Immediate[6] => extend.OUTPUTSELECT
Immediate[6] => extend.OUTPUTSELECT
BLabel[0] => ~NO_FANOUT~
BLabel[1] => ~NO_FANOUT~
BLabel[2] => ~NO_FANOUT~
BLabel[3] => ~NO_FANOUT~
BLabel[4] => ~NO_FANOUT~
BLabel[5] => ~NO_FANOUT~
BLabel[6] => ~NO_FANOUT~
BLabel[7] => ~NO_FANOUT~
BLabel[8] => ~NO_FANOUT~
BLabel[9] => ~NO_FANOUT~
BLabel[10] => ~NO_FANOUT~
BLabel[11] => ~NO_FANOUT~
BLabel[12] => ~NO_FANOUT~
BLabel[13] => ~NO_FANOUT~
BLabel[14] => ~NO_FANOUT~
BLabel[15] => ~NO_FANOUT~
JConstant[0] => ~NO_FANOUT~
JConstant[1] => ~NO_FANOUT~
JConstant[2] => ~NO_FANOUT~
JConstant[3] => ~NO_FANOUT~
JConstant[4] => ~NO_FANOUT~
JConstant[5] => ~NO_FANOUT~
JConstant[6] => ~NO_FANOUT~
JConstant[7] => ~NO_FANOUT~
JConstant[8] => ~NO_FANOUT~
JConstant[9] => ~NO_FANOUT~
JConstant[10] => ~NO_FANOUT~
JConstant[11] => ~NO_FANOUT~
JConstant[12] => ~NO_FANOUT~
JConstant[13] => ~NO_FANOUT~
JConstant[14] => ~NO_FANOUT~
JConstant[15] => ~NO_FANOUT~
JConstant[16] => ~NO_FANOUT~
JConstant[17] => ~NO_FANOUT~
JConstant[18] => ~NO_FANOUT~
JConstant[19] => ~NO_FANOUT~
N => process_0.IN0
N => process_0.IN0
N => cond_true.DATAA
N => cond_true.DATAB
N => process_0.IN0
C => process_0.IN0
C => cond_true.DATAA
C => cond_true.DATAB
C => process_0.IN0
V => process_0.IN1
V => process_0.IN0
V => cond_true.DATAA
V => cond_true.DATAB
V => process_0.IN1
V => process_0.IN1
Z => process_0.IN1
Z => process_0.IN1
Z => cond_true.DATAA
Z => cond_true.DATAB
Z => process_0.IN1
Z => process_0.IN1
Z => process_0.IN1
mfc => process_0.IN1
mfc => y_select.OUTPUTSELECT
mfc => y_select.OUTPUTSELECT
mfc => pc_enable.DATAB
clock => mem_select~reg0.CLK
clock => ps_enable~reg0.CLK
clock => inc_select~reg0.CLK
clock => pc_enable~reg0.CLK
clock => pc_select~reg0.CLK
clock => Mem_write~reg0.CLK
clock => mem_read~reg0.CLK
clock => ma_select~reg0.CLK
clock => ir_enable~reg0.CLK
clock => extend[0]~reg0.CLK
clock => extend[1]~reg0.CLK
clock => b_inv~reg0.CLK
clock => a_inv~reg0.CLK
clock => b_select~reg0.CLK
clock => rf_write~reg0.CLK
clock => c_select[0]~reg0.CLK
clock => c_select[1]~reg0.CLK
clock => y_select[0]~reg0.CLK
clock => y_select[1]~reg0.CLK
clock => alu_op[0]~reg0.CLK
clock => alu_op[1]~reg0.CLK
clock => alu_op[2]~reg0.CLK
clock => wmfc.CLK
clock => Stage_output[0]~reg0.CLK
clock => Stage_output[1]~reg0.CLK
clock => Stage_output[2]~reg0.CLK
clock => Stage_output[3]~reg0.CLK
clock => Stage_output[4]~reg0.CLK
clock => Stage_output[5]~reg0.CLK
clock => Stage_output[6]~reg0.CLK
clock => Stage_output[7]~reg0.CLK
clock => Stage_output[8]~reg0.CLK
clock => Stage_output[9]~reg0.CLK
clock => Stage_output[10]~reg0.CLK
clock => Stage_output[11]~reg0.CLK
clock => Stage_output[12]~reg0.CLK
clock => Stage_output[13]~reg0.CLK
clock => Stage_output[14]~reg0.CLK
clock => Stage_output[15]~reg0.CLK
clock => Stage_output[16]~reg0.CLK
clock => Stage_output[17]~reg0.CLK
clock => Stage_output[18]~reg0.CLK
clock => Stage_output[19]~reg0.CLK
clock => Stage_output[20]~reg0.CLK
clock => Stage_output[21]~reg0.CLK
clock => Stage_output[22]~reg0.CLK
clock => Stage_output[23]~reg0.CLK
clock => Stage_output[24]~reg0.CLK
clock => Stage_output[25]~reg0.CLK
clock => Stage_output[26]~reg0.CLK
clock => Stage_output[27]~reg0.CLK
clock => Stage_output[28]~reg0.CLK
clock => Stage_output[29]~reg0.CLK
clock => Stage_output[30]~reg0.CLK
clock => Stage_output[31]~reg0.CLK
clock => stage[0].CLK
clock => stage[1].CLK
clock => stage[2].CLK
clock => stage[3].CLK
clock => stage[4].CLK
clock => stage[5].CLK
clock => stage[6].CLK
clock => stage[7].CLK
clock => stage[8].CLK
clock => stage[9].CLK
clock => stage[10].CLK
clock => stage[11].CLK
clock => stage[12].CLK
clock => stage[13].CLK
clock => stage[14].CLK
clock => stage[15].CLK
clock => stage[16].CLK
clock => stage[17].CLK
clock => stage[18].CLK
clock => stage[19].CLK
clock => stage[20].CLK
clock => stage[21].CLK
clock => stage[22].CLK
clock => stage[23].CLK
clock => stage[24].CLK
clock => stage[25].CLK
clock => stage[26].CLK
clock => stage[27].CLK
clock => stage[28].CLK
clock => stage[29].CLK
clock => stage[30].CLK
clock => stage[31].CLK
clock => cond_true.CLK
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
IOkey[0] => Equal24.IN3
IOkey[1] => Equal24.IN2
IOkey[2] => Equal24.IN1
IOkey[3] => Equal24.IN0


|processor|Registry:Step2
Reset => reg16:Register1.reset
Reset => reg16:Register2.reset
Reset => reg16:Register3.reset
Reset => reg16:Register4.reset
Reset => reg16:Register5.reset
Reset => reg16:Register6.reset
Reset => reg16:Register7.reset
Reset => reg16:Register8.reset
Reset => reg16:Register9.reset
Reset => reg16:Register10.reset
Reset => reg16:Register11.reset
Reset => reg16:Register12.reset
Reset => reg16:Register13.reset
Reset => reg16:Register14.reset
Reset => reg16:Register15.reset
Enable => comb.IN1
Enable => comb.IN1
Enable => comb.IN1
Enable => comb.IN1
Enable => comb.IN1
Enable => comb.IN1
Enable => comb.IN1
Enable => comb.IN1
Enable => comb.IN1
Enable => comb.IN1
Enable => comb.IN1
Enable => comb.IN1
Enable => comb.IN1
Enable => comb.IN1
Enable => comb.IN1
Clock => reg16:Register1.Clock
Clock => reg16:Register2.Clock
Clock => reg16:Register3.Clock
Clock => reg16:Register4.Clock
Clock => reg16:Register5.Clock
Clock => reg16:Register6.Clock
Clock => reg16:Register7.Clock
Clock => reg16:Register8.Clock
Clock => reg16:Register9.Clock
Clock => reg16:Register10.Clock
Clock => reg16:Register11.Clock
Clock => reg16:Register12.Clock
Clock => reg16:Register13.Clock
Clock => reg16:Register14.Clock
Clock => reg16:Register15.Clock
RegD[0] => decoder16:decoder.Sel[0]
RegD[1] => decoder16:decoder.Sel[1]
RegD[2] => decoder16:decoder.Sel[2]
RegD[3] => decoder16:decoder.Sel[3]
RegT[0] => mux16:MUXB.sel[0]
RegT[1] => mux16:MUXB.sel[1]
RegT[2] => mux16:MUXB.sel[2]
RegT[3] => mux16:MUXB.sel[3]
RegS[0] => mux16:MUXA.sel[0]
RegS[1] => mux16:MUXA.sel[1]
RegS[2] => mux16:MUXA.sel[2]
RegS[3] => mux16:MUXA.sel[3]
DataD[0] => reg16:Register1.data[0]
DataD[0] => reg16:Register2.data[0]
DataD[0] => reg16:Register3.data[0]
DataD[0] => reg16:Register4.data[0]
DataD[0] => reg16:Register5.data[0]
DataD[0] => reg16:Register6.data[0]
DataD[0] => reg16:Register7.data[0]
DataD[0] => reg16:Register8.data[0]
DataD[0] => reg16:Register9.data[0]
DataD[0] => reg16:Register10.data[0]
DataD[0] => reg16:Register11.data[0]
DataD[0] => reg16:Register12.data[0]
DataD[0] => reg16:Register13.data[0]
DataD[0] => reg16:Register14.data[0]
DataD[0] => reg16:Register15.data[0]
DataD[1] => reg16:Register1.data[1]
DataD[1] => reg16:Register2.data[1]
DataD[1] => reg16:Register3.data[1]
DataD[1] => reg16:Register4.data[1]
DataD[1] => reg16:Register5.data[1]
DataD[1] => reg16:Register6.data[1]
DataD[1] => reg16:Register7.data[1]
DataD[1] => reg16:Register8.data[1]
DataD[1] => reg16:Register9.data[1]
DataD[1] => reg16:Register10.data[1]
DataD[1] => reg16:Register11.data[1]
DataD[1] => reg16:Register12.data[1]
DataD[1] => reg16:Register13.data[1]
DataD[1] => reg16:Register14.data[1]
DataD[1] => reg16:Register15.data[1]
DataD[2] => reg16:Register1.data[2]
DataD[2] => reg16:Register2.data[2]
DataD[2] => reg16:Register3.data[2]
DataD[2] => reg16:Register4.data[2]
DataD[2] => reg16:Register5.data[2]
DataD[2] => reg16:Register6.data[2]
DataD[2] => reg16:Register7.data[2]
DataD[2] => reg16:Register8.data[2]
DataD[2] => reg16:Register9.data[2]
DataD[2] => reg16:Register10.data[2]
DataD[2] => reg16:Register11.data[2]
DataD[2] => reg16:Register12.data[2]
DataD[2] => reg16:Register13.data[2]
DataD[2] => reg16:Register14.data[2]
DataD[2] => reg16:Register15.data[2]
DataD[3] => reg16:Register1.data[3]
DataD[3] => reg16:Register2.data[3]
DataD[3] => reg16:Register3.data[3]
DataD[3] => reg16:Register4.data[3]
DataD[3] => reg16:Register5.data[3]
DataD[3] => reg16:Register6.data[3]
DataD[3] => reg16:Register7.data[3]
DataD[3] => reg16:Register8.data[3]
DataD[3] => reg16:Register9.data[3]
DataD[3] => reg16:Register10.data[3]
DataD[3] => reg16:Register11.data[3]
DataD[3] => reg16:Register12.data[3]
DataD[3] => reg16:Register13.data[3]
DataD[3] => reg16:Register14.data[3]
DataD[3] => reg16:Register15.data[3]
DataD[4] => reg16:Register1.data[4]
DataD[4] => reg16:Register2.data[4]
DataD[4] => reg16:Register3.data[4]
DataD[4] => reg16:Register4.data[4]
DataD[4] => reg16:Register5.data[4]
DataD[4] => reg16:Register6.data[4]
DataD[4] => reg16:Register7.data[4]
DataD[4] => reg16:Register8.data[4]
DataD[4] => reg16:Register9.data[4]
DataD[4] => reg16:Register10.data[4]
DataD[4] => reg16:Register11.data[4]
DataD[4] => reg16:Register12.data[4]
DataD[4] => reg16:Register13.data[4]
DataD[4] => reg16:Register14.data[4]
DataD[4] => reg16:Register15.data[4]
DataD[5] => reg16:Register1.data[5]
DataD[5] => reg16:Register2.data[5]
DataD[5] => reg16:Register3.data[5]
DataD[5] => reg16:Register4.data[5]
DataD[5] => reg16:Register5.data[5]
DataD[5] => reg16:Register6.data[5]
DataD[5] => reg16:Register7.data[5]
DataD[5] => reg16:Register8.data[5]
DataD[5] => reg16:Register9.data[5]
DataD[5] => reg16:Register10.data[5]
DataD[5] => reg16:Register11.data[5]
DataD[5] => reg16:Register12.data[5]
DataD[5] => reg16:Register13.data[5]
DataD[5] => reg16:Register14.data[5]
DataD[5] => reg16:Register15.data[5]
DataD[6] => reg16:Register1.data[6]
DataD[6] => reg16:Register2.data[6]
DataD[6] => reg16:Register3.data[6]
DataD[6] => reg16:Register4.data[6]
DataD[6] => reg16:Register5.data[6]
DataD[6] => reg16:Register6.data[6]
DataD[6] => reg16:Register7.data[6]
DataD[6] => reg16:Register8.data[6]
DataD[6] => reg16:Register9.data[6]
DataD[6] => reg16:Register10.data[6]
DataD[6] => reg16:Register11.data[6]
DataD[6] => reg16:Register12.data[6]
DataD[6] => reg16:Register13.data[6]
DataD[6] => reg16:Register14.data[6]
DataD[6] => reg16:Register15.data[6]
DataD[7] => reg16:Register1.data[7]
DataD[7] => reg16:Register2.data[7]
DataD[7] => reg16:Register3.data[7]
DataD[7] => reg16:Register4.data[7]
DataD[7] => reg16:Register5.data[7]
DataD[7] => reg16:Register6.data[7]
DataD[7] => reg16:Register7.data[7]
DataD[7] => reg16:Register8.data[7]
DataD[7] => reg16:Register9.data[7]
DataD[7] => reg16:Register10.data[7]
DataD[7] => reg16:Register11.data[7]
DataD[7] => reg16:Register12.data[7]
DataD[7] => reg16:Register13.data[7]
DataD[7] => reg16:Register14.data[7]
DataD[7] => reg16:Register15.data[7]
DataD[8] => reg16:Register1.data[8]
DataD[8] => reg16:Register2.data[8]
DataD[8] => reg16:Register3.data[8]
DataD[8] => reg16:Register4.data[8]
DataD[8] => reg16:Register5.data[8]
DataD[8] => reg16:Register6.data[8]
DataD[8] => reg16:Register7.data[8]
DataD[8] => reg16:Register8.data[8]
DataD[8] => reg16:Register9.data[8]
DataD[8] => reg16:Register10.data[8]
DataD[8] => reg16:Register11.data[8]
DataD[8] => reg16:Register12.data[8]
DataD[8] => reg16:Register13.data[8]
DataD[8] => reg16:Register14.data[8]
DataD[8] => reg16:Register15.data[8]
DataD[9] => reg16:Register1.data[9]
DataD[9] => reg16:Register2.data[9]
DataD[9] => reg16:Register3.data[9]
DataD[9] => reg16:Register4.data[9]
DataD[9] => reg16:Register5.data[9]
DataD[9] => reg16:Register6.data[9]
DataD[9] => reg16:Register7.data[9]
DataD[9] => reg16:Register8.data[9]
DataD[9] => reg16:Register9.data[9]
DataD[9] => reg16:Register10.data[9]
DataD[9] => reg16:Register11.data[9]
DataD[9] => reg16:Register12.data[9]
DataD[9] => reg16:Register13.data[9]
DataD[9] => reg16:Register14.data[9]
DataD[9] => reg16:Register15.data[9]
DataD[10] => reg16:Register1.data[10]
DataD[10] => reg16:Register2.data[10]
DataD[10] => reg16:Register3.data[10]
DataD[10] => reg16:Register4.data[10]
DataD[10] => reg16:Register5.data[10]
DataD[10] => reg16:Register6.data[10]
DataD[10] => reg16:Register7.data[10]
DataD[10] => reg16:Register8.data[10]
DataD[10] => reg16:Register9.data[10]
DataD[10] => reg16:Register10.data[10]
DataD[10] => reg16:Register11.data[10]
DataD[10] => reg16:Register12.data[10]
DataD[10] => reg16:Register13.data[10]
DataD[10] => reg16:Register14.data[10]
DataD[10] => reg16:Register15.data[10]
DataD[11] => reg16:Register1.data[11]
DataD[11] => reg16:Register2.data[11]
DataD[11] => reg16:Register3.data[11]
DataD[11] => reg16:Register4.data[11]
DataD[11] => reg16:Register5.data[11]
DataD[11] => reg16:Register6.data[11]
DataD[11] => reg16:Register7.data[11]
DataD[11] => reg16:Register8.data[11]
DataD[11] => reg16:Register9.data[11]
DataD[11] => reg16:Register10.data[11]
DataD[11] => reg16:Register11.data[11]
DataD[11] => reg16:Register12.data[11]
DataD[11] => reg16:Register13.data[11]
DataD[11] => reg16:Register14.data[11]
DataD[11] => reg16:Register15.data[11]
DataD[12] => reg16:Register1.data[12]
DataD[12] => reg16:Register2.data[12]
DataD[12] => reg16:Register3.data[12]
DataD[12] => reg16:Register4.data[12]
DataD[12] => reg16:Register5.data[12]
DataD[12] => reg16:Register6.data[12]
DataD[12] => reg16:Register7.data[12]
DataD[12] => reg16:Register8.data[12]
DataD[12] => reg16:Register9.data[12]
DataD[12] => reg16:Register10.data[12]
DataD[12] => reg16:Register11.data[12]
DataD[12] => reg16:Register12.data[12]
DataD[12] => reg16:Register13.data[12]
DataD[12] => reg16:Register14.data[12]
DataD[12] => reg16:Register15.data[12]
DataD[13] => reg16:Register1.data[13]
DataD[13] => reg16:Register2.data[13]
DataD[13] => reg16:Register3.data[13]
DataD[13] => reg16:Register4.data[13]
DataD[13] => reg16:Register5.data[13]
DataD[13] => reg16:Register6.data[13]
DataD[13] => reg16:Register7.data[13]
DataD[13] => reg16:Register8.data[13]
DataD[13] => reg16:Register9.data[13]
DataD[13] => reg16:Register10.data[13]
DataD[13] => reg16:Register11.data[13]
DataD[13] => reg16:Register12.data[13]
DataD[13] => reg16:Register13.data[13]
DataD[13] => reg16:Register14.data[13]
DataD[13] => reg16:Register15.data[13]
DataD[14] => reg16:Register1.data[14]
DataD[14] => reg16:Register2.data[14]
DataD[14] => reg16:Register3.data[14]
DataD[14] => reg16:Register4.data[14]
DataD[14] => reg16:Register5.data[14]
DataD[14] => reg16:Register6.data[14]
DataD[14] => reg16:Register7.data[14]
DataD[14] => reg16:Register8.data[14]
DataD[14] => reg16:Register9.data[14]
DataD[14] => reg16:Register10.data[14]
DataD[14] => reg16:Register11.data[14]
DataD[14] => reg16:Register12.data[14]
DataD[14] => reg16:Register13.data[14]
DataD[14] => reg16:Register14.data[14]
DataD[14] => reg16:Register15.data[14]
DataD[15] => reg16:Register1.data[15]
DataD[15] => reg16:Register2.data[15]
DataD[15] => reg16:Register3.data[15]
DataD[15] => reg16:Register4.data[15]
DataD[15] => reg16:Register5.data[15]
DataD[15] => reg16:Register6.data[15]
DataD[15] => reg16:Register7.data[15]
DataD[15] => reg16:Register8.data[15]
DataD[15] => reg16:Register9.data[15]
DataD[15] => reg16:Register10.data[15]
DataD[15] => reg16:Register11.data[15]
DataD[15] => reg16:Register12.data[15]
DataD[15] => reg16:Register13.data[15]
DataD[15] => reg16:Register14.data[15]
DataD[15] => reg16:Register15.data[15]


|processor|Registry:Step2|decoder16:decoder
Sel[0] => Mux0.IN19
Sel[0] => Mux1.IN19
Sel[0] => Mux2.IN19
Sel[0] => Mux3.IN19
Sel[0] => Mux4.IN19
Sel[0] => Mux5.IN19
Sel[0] => Mux6.IN19
Sel[0] => Mux7.IN19
Sel[0] => Mux8.IN19
Sel[0] => Mux9.IN19
Sel[0] => Mux10.IN19
Sel[0] => Mux11.IN19
Sel[0] => Mux12.IN19
Sel[0] => Mux13.IN19
Sel[0] => Mux14.IN19
Sel[0] => Mux15.IN19
Sel[1] => Mux0.IN18
Sel[1] => Mux1.IN18
Sel[1] => Mux2.IN18
Sel[1] => Mux3.IN18
Sel[1] => Mux4.IN18
Sel[1] => Mux5.IN18
Sel[1] => Mux6.IN18
Sel[1] => Mux7.IN18
Sel[1] => Mux8.IN18
Sel[1] => Mux9.IN18
Sel[1] => Mux10.IN18
Sel[1] => Mux11.IN18
Sel[1] => Mux12.IN18
Sel[1] => Mux13.IN18
Sel[1] => Mux14.IN18
Sel[1] => Mux15.IN18
Sel[2] => Mux0.IN17
Sel[2] => Mux1.IN17
Sel[2] => Mux2.IN17
Sel[2] => Mux3.IN17
Sel[2] => Mux4.IN17
Sel[2] => Mux5.IN17
Sel[2] => Mux6.IN17
Sel[2] => Mux7.IN17
Sel[2] => Mux8.IN17
Sel[2] => Mux9.IN17
Sel[2] => Mux10.IN17
Sel[2] => Mux11.IN17
Sel[2] => Mux12.IN17
Sel[2] => Mux13.IN17
Sel[2] => Mux14.IN17
Sel[2] => Mux15.IN17
Sel[3] => Mux0.IN16
Sel[3] => Mux1.IN16
Sel[3] => Mux2.IN16
Sel[3] => Mux3.IN16
Sel[3] => Mux4.IN16
Sel[3] => Mux5.IN16
Sel[3] => Mux6.IN16
Sel[3] => Mux7.IN16
Sel[3] => Mux8.IN16
Sel[3] => Mux9.IN16
Sel[3] => Mux10.IN16
Sel[3] => Mux11.IN16
Sel[3] => Mux12.IN16
Sel[3] => Mux13.IN16
Sel[3] => Mux14.IN16
Sel[3] => Mux15.IN16


|processor|Registry:Step2|Reg16:Register1
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
data[6] => output[6]~reg0.DATAIN
data[7] => output[7]~reg0.DATAIN
data[8] => output[8]~reg0.DATAIN
data[9] => output[9]~reg0.DATAIN
data[10] => output[10]~reg0.DATAIN
data[11] => output[11]~reg0.DATAIN
data[12] => output[12]~reg0.DATAIN
data[13] => output[13]~reg0.DATAIN
data[14] => output[14]~reg0.DATAIN
data[15] => output[15]~reg0.DATAIN
enable => output[15]~reg0.ENA
enable => output[14]~reg0.ENA
enable => output[13]~reg0.ENA
enable => output[12]~reg0.ENA
enable => output[11]~reg0.ENA
enable => output[10]~reg0.ENA
enable => output[9]~reg0.ENA
enable => output[8]~reg0.ENA
enable => output[7]~reg0.ENA
enable => output[6]~reg0.ENA
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
reset => output[6]~reg0.ACLR
reset => output[7]~reg0.ACLR
reset => output[8]~reg0.ACLR
reset => output[9]~reg0.ACLR
reset => output[10]~reg0.ACLR
reset => output[11]~reg0.ACLR
reset => output[12]~reg0.ACLR
reset => output[13]~reg0.ACLR
reset => output[14]~reg0.ACLR
reset => output[15]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
Clock => output[6]~reg0.CLK
Clock => output[7]~reg0.CLK
Clock => output[8]~reg0.CLK
Clock => output[9]~reg0.CLK
Clock => output[10]~reg0.CLK
Clock => output[11]~reg0.CLK
Clock => output[12]~reg0.CLK
Clock => output[13]~reg0.CLK
Clock => output[14]~reg0.CLK
Clock => output[15]~reg0.CLK


|processor|Registry:Step2|Reg16:Register2
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
data[6] => output[6]~reg0.DATAIN
data[7] => output[7]~reg0.DATAIN
data[8] => output[8]~reg0.DATAIN
data[9] => output[9]~reg0.DATAIN
data[10] => output[10]~reg0.DATAIN
data[11] => output[11]~reg0.DATAIN
data[12] => output[12]~reg0.DATAIN
data[13] => output[13]~reg0.DATAIN
data[14] => output[14]~reg0.DATAIN
data[15] => output[15]~reg0.DATAIN
enable => output[15]~reg0.ENA
enable => output[14]~reg0.ENA
enable => output[13]~reg0.ENA
enable => output[12]~reg0.ENA
enable => output[11]~reg0.ENA
enable => output[10]~reg0.ENA
enable => output[9]~reg0.ENA
enable => output[8]~reg0.ENA
enable => output[7]~reg0.ENA
enable => output[6]~reg0.ENA
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
reset => output[6]~reg0.ACLR
reset => output[7]~reg0.ACLR
reset => output[8]~reg0.ACLR
reset => output[9]~reg0.ACLR
reset => output[10]~reg0.ACLR
reset => output[11]~reg0.ACLR
reset => output[12]~reg0.ACLR
reset => output[13]~reg0.ACLR
reset => output[14]~reg0.ACLR
reset => output[15]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
Clock => output[6]~reg0.CLK
Clock => output[7]~reg0.CLK
Clock => output[8]~reg0.CLK
Clock => output[9]~reg0.CLK
Clock => output[10]~reg0.CLK
Clock => output[11]~reg0.CLK
Clock => output[12]~reg0.CLK
Clock => output[13]~reg0.CLK
Clock => output[14]~reg0.CLK
Clock => output[15]~reg0.CLK


|processor|Registry:Step2|Reg16:Register3
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
data[6] => output[6]~reg0.DATAIN
data[7] => output[7]~reg0.DATAIN
data[8] => output[8]~reg0.DATAIN
data[9] => output[9]~reg0.DATAIN
data[10] => output[10]~reg0.DATAIN
data[11] => output[11]~reg0.DATAIN
data[12] => output[12]~reg0.DATAIN
data[13] => output[13]~reg0.DATAIN
data[14] => output[14]~reg0.DATAIN
data[15] => output[15]~reg0.DATAIN
enable => output[15]~reg0.ENA
enable => output[14]~reg0.ENA
enable => output[13]~reg0.ENA
enable => output[12]~reg0.ENA
enable => output[11]~reg0.ENA
enable => output[10]~reg0.ENA
enable => output[9]~reg0.ENA
enable => output[8]~reg0.ENA
enable => output[7]~reg0.ENA
enable => output[6]~reg0.ENA
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
reset => output[6]~reg0.ACLR
reset => output[7]~reg0.ACLR
reset => output[8]~reg0.ACLR
reset => output[9]~reg0.ACLR
reset => output[10]~reg0.ACLR
reset => output[11]~reg0.ACLR
reset => output[12]~reg0.ACLR
reset => output[13]~reg0.ACLR
reset => output[14]~reg0.ACLR
reset => output[15]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
Clock => output[6]~reg0.CLK
Clock => output[7]~reg0.CLK
Clock => output[8]~reg0.CLK
Clock => output[9]~reg0.CLK
Clock => output[10]~reg0.CLK
Clock => output[11]~reg0.CLK
Clock => output[12]~reg0.CLK
Clock => output[13]~reg0.CLK
Clock => output[14]~reg0.CLK
Clock => output[15]~reg0.CLK


|processor|Registry:Step2|Reg16:Register4
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
data[6] => output[6]~reg0.DATAIN
data[7] => output[7]~reg0.DATAIN
data[8] => output[8]~reg0.DATAIN
data[9] => output[9]~reg0.DATAIN
data[10] => output[10]~reg0.DATAIN
data[11] => output[11]~reg0.DATAIN
data[12] => output[12]~reg0.DATAIN
data[13] => output[13]~reg0.DATAIN
data[14] => output[14]~reg0.DATAIN
data[15] => output[15]~reg0.DATAIN
enable => output[15]~reg0.ENA
enable => output[14]~reg0.ENA
enable => output[13]~reg0.ENA
enable => output[12]~reg0.ENA
enable => output[11]~reg0.ENA
enable => output[10]~reg0.ENA
enable => output[9]~reg0.ENA
enable => output[8]~reg0.ENA
enable => output[7]~reg0.ENA
enable => output[6]~reg0.ENA
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
reset => output[6]~reg0.ACLR
reset => output[7]~reg0.ACLR
reset => output[8]~reg0.ACLR
reset => output[9]~reg0.ACLR
reset => output[10]~reg0.ACLR
reset => output[11]~reg0.ACLR
reset => output[12]~reg0.ACLR
reset => output[13]~reg0.ACLR
reset => output[14]~reg0.ACLR
reset => output[15]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
Clock => output[6]~reg0.CLK
Clock => output[7]~reg0.CLK
Clock => output[8]~reg0.CLK
Clock => output[9]~reg0.CLK
Clock => output[10]~reg0.CLK
Clock => output[11]~reg0.CLK
Clock => output[12]~reg0.CLK
Clock => output[13]~reg0.CLK
Clock => output[14]~reg0.CLK
Clock => output[15]~reg0.CLK


|processor|Registry:Step2|Reg16:Register5
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
data[6] => output[6]~reg0.DATAIN
data[7] => output[7]~reg0.DATAIN
data[8] => output[8]~reg0.DATAIN
data[9] => output[9]~reg0.DATAIN
data[10] => output[10]~reg0.DATAIN
data[11] => output[11]~reg0.DATAIN
data[12] => output[12]~reg0.DATAIN
data[13] => output[13]~reg0.DATAIN
data[14] => output[14]~reg0.DATAIN
data[15] => output[15]~reg0.DATAIN
enable => output[15]~reg0.ENA
enable => output[14]~reg0.ENA
enable => output[13]~reg0.ENA
enable => output[12]~reg0.ENA
enable => output[11]~reg0.ENA
enable => output[10]~reg0.ENA
enable => output[9]~reg0.ENA
enable => output[8]~reg0.ENA
enable => output[7]~reg0.ENA
enable => output[6]~reg0.ENA
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
reset => output[6]~reg0.ACLR
reset => output[7]~reg0.ACLR
reset => output[8]~reg0.ACLR
reset => output[9]~reg0.ACLR
reset => output[10]~reg0.ACLR
reset => output[11]~reg0.ACLR
reset => output[12]~reg0.ACLR
reset => output[13]~reg0.ACLR
reset => output[14]~reg0.ACLR
reset => output[15]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
Clock => output[6]~reg0.CLK
Clock => output[7]~reg0.CLK
Clock => output[8]~reg0.CLK
Clock => output[9]~reg0.CLK
Clock => output[10]~reg0.CLK
Clock => output[11]~reg0.CLK
Clock => output[12]~reg0.CLK
Clock => output[13]~reg0.CLK
Clock => output[14]~reg0.CLK
Clock => output[15]~reg0.CLK


|processor|Registry:Step2|Reg16:Register6
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
data[6] => output[6]~reg0.DATAIN
data[7] => output[7]~reg0.DATAIN
data[8] => output[8]~reg0.DATAIN
data[9] => output[9]~reg0.DATAIN
data[10] => output[10]~reg0.DATAIN
data[11] => output[11]~reg0.DATAIN
data[12] => output[12]~reg0.DATAIN
data[13] => output[13]~reg0.DATAIN
data[14] => output[14]~reg0.DATAIN
data[15] => output[15]~reg0.DATAIN
enable => output[15]~reg0.ENA
enable => output[14]~reg0.ENA
enable => output[13]~reg0.ENA
enable => output[12]~reg0.ENA
enable => output[11]~reg0.ENA
enable => output[10]~reg0.ENA
enable => output[9]~reg0.ENA
enable => output[8]~reg0.ENA
enable => output[7]~reg0.ENA
enable => output[6]~reg0.ENA
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
reset => output[6]~reg0.ACLR
reset => output[7]~reg0.ACLR
reset => output[8]~reg0.ACLR
reset => output[9]~reg0.ACLR
reset => output[10]~reg0.ACLR
reset => output[11]~reg0.ACLR
reset => output[12]~reg0.ACLR
reset => output[13]~reg0.ACLR
reset => output[14]~reg0.ACLR
reset => output[15]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
Clock => output[6]~reg0.CLK
Clock => output[7]~reg0.CLK
Clock => output[8]~reg0.CLK
Clock => output[9]~reg0.CLK
Clock => output[10]~reg0.CLK
Clock => output[11]~reg0.CLK
Clock => output[12]~reg0.CLK
Clock => output[13]~reg0.CLK
Clock => output[14]~reg0.CLK
Clock => output[15]~reg0.CLK


|processor|Registry:Step2|Reg16:Register7
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
data[6] => output[6]~reg0.DATAIN
data[7] => output[7]~reg0.DATAIN
data[8] => output[8]~reg0.DATAIN
data[9] => output[9]~reg0.DATAIN
data[10] => output[10]~reg0.DATAIN
data[11] => output[11]~reg0.DATAIN
data[12] => output[12]~reg0.DATAIN
data[13] => output[13]~reg0.DATAIN
data[14] => output[14]~reg0.DATAIN
data[15] => output[15]~reg0.DATAIN
enable => output[15]~reg0.ENA
enable => output[14]~reg0.ENA
enable => output[13]~reg0.ENA
enable => output[12]~reg0.ENA
enable => output[11]~reg0.ENA
enable => output[10]~reg0.ENA
enable => output[9]~reg0.ENA
enable => output[8]~reg0.ENA
enable => output[7]~reg0.ENA
enable => output[6]~reg0.ENA
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
reset => output[6]~reg0.ACLR
reset => output[7]~reg0.ACLR
reset => output[8]~reg0.ACLR
reset => output[9]~reg0.ACLR
reset => output[10]~reg0.ACLR
reset => output[11]~reg0.ACLR
reset => output[12]~reg0.ACLR
reset => output[13]~reg0.ACLR
reset => output[14]~reg0.ACLR
reset => output[15]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
Clock => output[6]~reg0.CLK
Clock => output[7]~reg0.CLK
Clock => output[8]~reg0.CLK
Clock => output[9]~reg0.CLK
Clock => output[10]~reg0.CLK
Clock => output[11]~reg0.CLK
Clock => output[12]~reg0.CLK
Clock => output[13]~reg0.CLK
Clock => output[14]~reg0.CLK
Clock => output[15]~reg0.CLK


|processor|Registry:Step2|Reg16:Register8
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
data[6] => output[6]~reg0.DATAIN
data[7] => output[7]~reg0.DATAIN
data[8] => output[8]~reg0.DATAIN
data[9] => output[9]~reg0.DATAIN
data[10] => output[10]~reg0.DATAIN
data[11] => output[11]~reg0.DATAIN
data[12] => output[12]~reg0.DATAIN
data[13] => output[13]~reg0.DATAIN
data[14] => output[14]~reg0.DATAIN
data[15] => output[15]~reg0.DATAIN
enable => output[15]~reg0.ENA
enable => output[14]~reg0.ENA
enable => output[13]~reg0.ENA
enable => output[12]~reg0.ENA
enable => output[11]~reg0.ENA
enable => output[10]~reg0.ENA
enable => output[9]~reg0.ENA
enable => output[8]~reg0.ENA
enable => output[7]~reg0.ENA
enable => output[6]~reg0.ENA
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
reset => output[6]~reg0.ACLR
reset => output[7]~reg0.ACLR
reset => output[8]~reg0.ACLR
reset => output[9]~reg0.ACLR
reset => output[10]~reg0.ACLR
reset => output[11]~reg0.ACLR
reset => output[12]~reg0.ACLR
reset => output[13]~reg0.ACLR
reset => output[14]~reg0.ACLR
reset => output[15]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
Clock => output[6]~reg0.CLK
Clock => output[7]~reg0.CLK
Clock => output[8]~reg0.CLK
Clock => output[9]~reg0.CLK
Clock => output[10]~reg0.CLK
Clock => output[11]~reg0.CLK
Clock => output[12]~reg0.CLK
Clock => output[13]~reg0.CLK
Clock => output[14]~reg0.CLK
Clock => output[15]~reg0.CLK


|processor|Registry:Step2|Reg16:Register9
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
data[6] => output[6]~reg0.DATAIN
data[7] => output[7]~reg0.DATAIN
data[8] => output[8]~reg0.DATAIN
data[9] => output[9]~reg0.DATAIN
data[10] => output[10]~reg0.DATAIN
data[11] => output[11]~reg0.DATAIN
data[12] => output[12]~reg0.DATAIN
data[13] => output[13]~reg0.DATAIN
data[14] => output[14]~reg0.DATAIN
data[15] => output[15]~reg0.DATAIN
enable => output[15]~reg0.ENA
enable => output[14]~reg0.ENA
enable => output[13]~reg0.ENA
enable => output[12]~reg0.ENA
enable => output[11]~reg0.ENA
enable => output[10]~reg0.ENA
enable => output[9]~reg0.ENA
enable => output[8]~reg0.ENA
enable => output[7]~reg0.ENA
enable => output[6]~reg0.ENA
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
reset => output[6]~reg0.ACLR
reset => output[7]~reg0.ACLR
reset => output[8]~reg0.ACLR
reset => output[9]~reg0.ACLR
reset => output[10]~reg0.ACLR
reset => output[11]~reg0.ACLR
reset => output[12]~reg0.ACLR
reset => output[13]~reg0.ACLR
reset => output[14]~reg0.ACLR
reset => output[15]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
Clock => output[6]~reg0.CLK
Clock => output[7]~reg0.CLK
Clock => output[8]~reg0.CLK
Clock => output[9]~reg0.CLK
Clock => output[10]~reg0.CLK
Clock => output[11]~reg0.CLK
Clock => output[12]~reg0.CLK
Clock => output[13]~reg0.CLK
Clock => output[14]~reg0.CLK
Clock => output[15]~reg0.CLK


|processor|Registry:Step2|Reg16:Register10
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
data[6] => output[6]~reg0.DATAIN
data[7] => output[7]~reg0.DATAIN
data[8] => output[8]~reg0.DATAIN
data[9] => output[9]~reg0.DATAIN
data[10] => output[10]~reg0.DATAIN
data[11] => output[11]~reg0.DATAIN
data[12] => output[12]~reg0.DATAIN
data[13] => output[13]~reg0.DATAIN
data[14] => output[14]~reg0.DATAIN
data[15] => output[15]~reg0.DATAIN
enable => output[15]~reg0.ENA
enable => output[14]~reg0.ENA
enable => output[13]~reg0.ENA
enable => output[12]~reg0.ENA
enable => output[11]~reg0.ENA
enable => output[10]~reg0.ENA
enable => output[9]~reg0.ENA
enable => output[8]~reg0.ENA
enable => output[7]~reg0.ENA
enable => output[6]~reg0.ENA
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
reset => output[6]~reg0.ACLR
reset => output[7]~reg0.ACLR
reset => output[8]~reg0.ACLR
reset => output[9]~reg0.ACLR
reset => output[10]~reg0.ACLR
reset => output[11]~reg0.ACLR
reset => output[12]~reg0.ACLR
reset => output[13]~reg0.ACLR
reset => output[14]~reg0.ACLR
reset => output[15]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
Clock => output[6]~reg0.CLK
Clock => output[7]~reg0.CLK
Clock => output[8]~reg0.CLK
Clock => output[9]~reg0.CLK
Clock => output[10]~reg0.CLK
Clock => output[11]~reg0.CLK
Clock => output[12]~reg0.CLK
Clock => output[13]~reg0.CLK
Clock => output[14]~reg0.CLK
Clock => output[15]~reg0.CLK


|processor|Registry:Step2|Reg16:Register11
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
data[6] => output[6]~reg0.DATAIN
data[7] => output[7]~reg0.DATAIN
data[8] => output[8]~reg0.DATAIN
data[9] => output[9]~reg0.DATAIN
data[10] => output[10]~reg0.DATAIN
data[11] => output[11]~reg0.DATAIN
data[12] => output[12]~reg0.DATAIN
data[13] => output[13]~reg0.DATAIN
data[14] => output[14]~reg0.DATAIN
data[15] => output[15]~reg0.DATAIN
enable => output[15]~reg0.ENA
enable => output[14]~reg0.ENA
enable => output[13]~reg0.ENA
enable => output[12]~reg0.ENA
enable => output[11]~reg0.ENA
enable => output[10]~reg0.ENA
enable => output[9]~reg0.ENA
enable => output[8]~reg0.ENA
enable => output[7]~reg0.ENA
enable => output[6]~reg0.ENA
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
reset => output[6]~reg0.ACLR
reset => output[7]~reg0.ACLR
reset => output[8]~reg0.ACLR
reset => output[9]~reg0.ACLR
reset => output[10]~reg0.ACLR
reset => output[11]~reg0.ACLR
reset => output[12]~reg0.ACLR
reset => output[13]~reg0.ACLR
reset => output[14]~reg0.ACLR
reset => output[15]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
Clock => output[6]~reg0.CLK
Clock => output[7]~reg0.CLK
Clock => output[8]~reg0.CLK
Clock => output[9]~reg0.CLK
Clock => output[10]~reg0.CLK
Clock => output[11]~reg0.CLK
Clock => output[12]~reg0.CLK
Clock => output[13]~reg0.CLK
Clock => output[14]~reg0.CLK
Clock => output[15]~reg0.CLK


|processor|Registry:Step2|Reg16:Register12
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
data[6] => output[6]~reg0.DATAIN
data[7] => output[7]~reg0.DATAIN
data[8] => output[8]~reg0.DATAIN
data[9] => output[9]~reg0.DATAIN
data[10] => output[10]~reg0.DATAIN
data[11] => output[11]~reg0.DATAIN
data[12] => output[12]~reg0.DATAIN
data[13] => output[13]~reg0.DATAIN
data[14] => output[14]~reg0.DATAIN
data[15] => output[15]~reg0.DATAIN
enable => output[15]~reg0.ENA
enable => output[14]~reg0.ENA
enable => output[13]~reg0.ENA
enable => output[12]~reg0.ENA
enable => output[11]~reg0.ENA
enable => output[10]~reg0.ENA
enable => output[9]~reg0.ENA
enable => output[8]~reg0.ENA
enable => output[7]~reg0.ENA
enable => output[6]~reg0.ENA
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
reset => output[6]~reg0.ACLR
reset => output[7]~reg0.ACLR
reset => output[8]~reg0.ACLR
reset => output[9]~reg0.ACLR
reset => output[10]~reg0.ACLR
reset => output[11]~reg0.ACLR
reset => output[12]~reg0.ACLR
reset => output[13]~reg0.ACLR
reset => output[14]~reg0.ACLR
reset => output[15]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
Clock => output[6]~reg0.CLK
Clock => output[7]~reg0.CLK
Clock => output[8]~reg0.CLK
Clock => output[9]~reg0.CLK
Clock => output[10]~reg0.CLK
Clock => output[11]~reg0.CLK
Clock => output[12]~reg0.CLK
Clock => output[13]~reg0.CLK
Clock => output[14]~reg0.CLK
Clock => output[15]~reg0.CLK


|processor|Registry:Step2|Reg16:Register13
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
data[6] => output[6]~reg0.DATAIN
data[7] => output[7]~reg0.DATAIN
data[8] => output[8]~reg0.DATAIN
data[9] => output[9]~reg0.DATAIN
data[10] => output[10]~reg0.DATAIN
data[11] => output[11]~reg0.DATAIN
data[12] => output[12]~reg0.DATAIN
data[13] => output[13]~reg0.DATAIN
data[14] => output[14]~reg0.DATAIN
data[15] => output[15]~reg0.DATAIN
enable => output[15]~reg0.ENA
enable => output[14]~reg0.ENA
enable => output[13]~reg0.ENA
enable => output[12]~reg0.ENA
enable => output[11]~reg0.ENA
enable => output[10]~reg0.ENA
enable => output[9]~reg0.ENA
enable => output[8]~reg0.ENA
enable => output[7]~reg0.ENA
enable => output[6]~reg0.ENA
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
reset => output[6]~reg0.ACLR
reset => output[7]~reg0.ACLR
reset => output[8]~reg0.ACLR
reset => output[9]~reg0.ACLR
reset => output[10]~reg0.ACLR
reset => output[11]~reg0.ACLR
reset => output[12]~reg0.ACLR
reset => output[13]~reg0.ACLR
reset => output[14]~reg0.ACLR
reset => output[15]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
Clock => output[6]~reg0.CLK
Clock => output[7]~reg0.CLK
Clock => output[8]~reg0.CLK
Clock => output[9]~reg0.CLK
Clock => output[10]~reg0.CLK
Clock => output[11]~reg0.CLK
Clock => output[12]~reg0.CLK
Clock => output[13]~reg0.CLK
Clock => output[14]~reg0.CLK
Clock => output[15]~reg0.CLK


|processor|Registry:Step2|Reg16:Register14
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
data[6] => output[6]~reg0.DATAIN
data[7] => output[7]~reg0.DATAIN
data[8] => output[8]~reg0.DATAIN
data[9] => output[9]~reg0.DATAIN
data[10] => output[10]~reg0.DATAIN
data[11] => output[11]~reg0.DATAIN
data[12] => output[12]~reg0.DATAIN
data[13] => output[13]~reg0.DATAIN
data[14] => output[14]~reg0.DATAIN
data[15] => output[15]~reg0.DATAIN
enable => output[15]~reg0.ENA
enable => output[14]~reg0.ENA
enable => output[13]~reg0.ENA
enable => output[12]~reg0.ENA
enable => output[11]~reg0.ENA
enable => output[10]~reg0.ENA
enable => output[9]~reg0.ENA
enable => output[8]~reg0.ENA
enable => output[7]~reg0.ENA
enable => output[6]~reg0.ENA
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
reset => output[6]~reg0.ACLR
reset => output[7]~reg0.ACLR
reset => output[8]~reg0.ACLR
reset => output[9]~reg0.ACLR
reset => output[10]~reg0.ACLR
reset => output[11]~reg0.ACLR
reset => output[12]~reg0.ACLR
reset => output[13]~reg0.ACLR
reset => output[14]~reg0.ACLR
reset => output[15]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
Clock => output[6]~reg0.CLK
Clock => output[7]~reg0.CLK
Clock => output[8]~reg0.CLK
Clock => output[9]~reg0.CLK
Clock => output[10]~reg0.CLK
Clock => output[11]~reg0.CLK
Clock => output[12]~reg0.CLK
Clock => output[13]~reg0.CLK
Clock => output[14]~reg0.CLK
Clock => output[15]~reg0.CLK


|processor|Registry:Step2|Reg16:Register15
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
data[6] => output[6]~reg0.DATAIN
data[7] => output[7]~reg0.DATAIN
data[8] => output[8]~reg0.DATAIN
data[9] => output[9]~reg0.DATAIN
data[10] => output[10]~reg0.DATAIN
data[11] => output[11]~reg0.DATAIN
data[12] => output[12]~reg0.DATAIN
data[13] => output[13]~reg0.DATAIN
data[14] => output[14]~reg0.DATAIN
data[15] => output[15]~reg0.DATAIN
enable => output[15]~reg0.ENA
enable => output[14]~reg0.ENA
enable => output[13]~reg0.ENA
enable => output[12]~reg0.ENA
enable => output[11]~reg0.ENA
enable => output[10]~reg0.ENA
enable => output[9]~reg0.ENA
enable => output[8]~reg0.ENA
enable => output[7]~reg0.ENA
enable => output[6]~reg0.ENA
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
reset => output[6]~reg0.ACLR
reset => output[7]~reg0.ACLR
reset => output[8]~reg0.ACLR
reset => output[9]~reg0.ACLR
reset => output[10]~reg0.ACLR
reset => output[11]~reg0.ACLR
reset => output[12]~reg0.ACLR
reset => output[13]~reg0.ACLR
reset => output[14]~reg0.ACLR
reset => output[15]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
Clock => output[6]~reg0.CLK
Clock => output[7]~reg0.CLK
Clock => output[8]~reg0.CLK
Clock => output[9]~reg0.CLK
Clock => output[10]~reg0.CLK
Clock => output[11]~reg0.CLK
Clock => output[12]~reg0.CLK
Clock => output[13]~reg0.CLK
Clock => output[14]~reg0.CLK
Clock => output[15]~reg0.CLK


|processor|Registry:Step2|mux16:MUXA
d0[0] => Mux15.IN0
d0[1] => Mux14.IN0
d0[2] => Mux13.IN0
d0[3] => Mux12.IN0
d0[4] => Mux11.IN0
d0[5] => Mux10.IN0
d0[6] => Mux9.IN0
d0[7] => Mux8.IN0
d0[8] => Mux7.IN0
d0[9] => Mux6.IN0
d0[10] => Mux5.IN0
d0[11] => Mux4.IN0
d0[12] => Mux3.IN0
d0[13] => Mux2.IN0
d0[14] => Mux1.IN0
d0[15] => Mux0.IN0
d1[0] => Mux15.IN1
d1[1] => Mux14.IN1
d1[2] => Mux13.IN1
d1[3] => Mux12.IN1
d1[4] => Mux11.IN1
d1[5] => Mux10.IN1
d1[6] => Mux9.IN1
d1[7] => Mux8.IN1
d1[8] => Mux7.IN1
d1[9] => Mux6.IN1
d1[10] => Mux5.IN1
d1[11] => Mux4.IN1
d1[12] => Mux3.IN1
d1[13] => Mux2.IN1
d1[14] => Mux1.IN1
d1[15] => Mux0.IN1
d2[0] => Mux15.IN2
d2[1] => Mux14.IN2
d2[2] => Mux13.IN2
d2[3] => Mux12.IN2
d2[4] => Mux11.IN2
d2[5] => Mux10.IN2
d2[6] => Mux9.IN2
d2[7] => Mux8.IN2
d2[8] => Mux7.IN2
d2[9] => Mux6.IN2
d2[10] => Mux5.IN2
d2[11] => Mux4.IN2
d2[12] => Mux3.IN2
d2[13] => Mux2.IN2
d2[14] => Mux1.IN2
d2[15] => Mux0.IN2
d3[0] => Mux15.IN3
d3[1] => Mux14.IN3
d3[2] => Mux13.IN3
d3[3] => Mux12.IN3
d3[4] => Mux11.IN3
d3[5] => Mux10.IN3
d3[6] => Mux9.IN3
d3[7] => Mux8.IN3
d3[8] => Mux7.IN3
d3[9] => Mux6.IN3
d3[10] => Mux5.IN3
d3[11] => Mux4.IN3
d3[12] => Mux3.IN3
d3[13] => Mux2.IN3
d3[14] => Mux1.IN3
d3[15] => Mux0.IN3
d4[0] => Mux15.IN4
d4[1] => Mux14.IN4
d4[2] => Mux13.IN4
d4[3] => Mux12.IN4
d4[4] => Mux11.IN4
d4[5] => Mux10.IN4
d4[6] => Mux9.IN4
d4[7] => Mux8.IN4
d4[8] => Mux7.IN4
d4[9] => Mux6.IN4
d4[10] => Mux5.IN4
d4[11] => Mux4.IN4
d4[12] => Mux3.IN4
d4[13] => Mux2.IN4
d4[14] => Mux1.IN4
d4[15] => Mux0.IN4
d5[0] => Mux15.IN5
d5[1] => Mux14.IN5
d5[2] => Mux13.IN5
d5[3] => Mux12.IN5
d5[4] => Mux11.IN5
d5[5] => Mux10.IN5
d5[6] => Mux9.IN5
d5[7] => Mux8.IN5
d5[8] => Mux7.IN5
d5[9] => Mux6.IN5
d5[10] => Mux5.IN5
d5[11] => Mux4.IN5
d5[12] => Mux3.IN5
d5[13] => Mux2.IN5
d5[14] => Mux1.IN5
d5[15] => Mux0.IN5
d6[0] => Mux15.IN6
d6[1] => Mux14.IN6
d6[2] => Mux13.IN6
d6[3] => Mux12.IN6
d6[4] => Mux11.IN6
d6[5] => Mux10.IN6
d6[6] => Mux9.IN6
d6[7] => Mux8.IN6
d6[8] => Mux7.IN6
d6[9] => Mux6.IN6
d6[10] => Mux5.IN6
d6[11] => Mux4.IN6
d6[12] => Mux3.IN6
d6[13] => Mux2.IN6
d6[14] => Mux1.IN6
d6[15] => Mux0.IN6
d7[0] => Mux15.IN7
d7[1] => Mux14.IN7
d7[2] => Mux13.IN7
d7[3] => Mux12.IN7
d7[4] => Mux11.IN7
d7[5] => Mux10.IN7
d7[6] => Mux9.IN7
d7[7] => Mux8.IN7
d7[8] => Mux7.IN7
d7[9] => Mux6.IN7
d7[10] => Mux5.IN7
d7[11] => Mux4.IN7
d7[12] => Mux3.IN7
d7[13] => Mux2.IN7
d7[14] => Mux1.IN7
d7[15] => Mux0.IN7
d8[0] => Mux15.IN8
d8[1] => Mux14.IN8
d8[2] => Mux13.IN8
d8[3] => Mux12.IN8
d8[4] => Mux11.IN8
d8[5] => Mux10.IN8
d8[6] => Mux9.IN8
d8[7] => Mux8.IN8
d8[8] => Mux7.IN8
d8[9] => Mux6.IN8
d8[10] => Mux5.IN8
d8[11] => Mux4.IN8
d8[12] => Mux3.IN8
d8[13] => Mux2.IN8
d8[14] => Mux1.IN8
d8[15] => Mux0.IN8
d9[0] => Mux15.IN9
d9[1] => Mux14.IN9
d9[2] => Mux13.IN9
d9[3] => Mux12.IN9
d9[4] => Mux11.IN9
d9[5] => Mux10.IN9
d9[6] => Mux9.IN9
d9[7] => Mux8.IN9
d9[8] => Mux7.IN9
d9[9] => Mux6.IN9
d9[10] => Mux5.IN9
d9[11] => Mux4.IN9
d9[12] => Mux3.IN9
d9[13] => Mux2.IN9
d9[14] => Mux1.IN9
d9[15] => Mux0.IN9
d10[0] => Mux15.IN10
d10[1] => Mux14.IN10
d10[2] => Mux13.IN10
d10[3] => Mux12.IN10
d10[4] => Mux11.IN10
d10[5] => Mux10.IN10
d10[6] => Mux9.IN10
d10[7] => Mux8.IN10
d10[8] => Mux7.IN10
d10[9] => Mux6.IN10
d10[10] => Mux5.IN10
d10[11] => Mux4.IN10
d10[12] => Mux3.IN10
d10[13] => Mux2.IN10
d10[14] => Mux1.IN10
d10[15] => Mux0.IN10
d11[0] => Mux15.IN11
d11[1] => Mux14.IN11
d11[2] => Mux13.IN11
d11[3] => Mux12.IN11
d11[4] => Mux11.IN11
d11[5] => Mux10.IN11
d11[6] => Mux9.IN11
d11[7] => Mux8.IN11
d11[8] => Mux7.IN11
d11[9] => Mux6.IN11
d11[10] => Mux5.IN11
d11[11] => Mux4.IN11
d11[12] => Mux3.IN11
d11[13] => Mux2.IN11
d11[14] => Mux1.IN11
d11[15] => Mux0.IN11
d12[0] => Mux15.IN12
d12[1] => Mux14.IN12
d12[2] => Mux13.IN12
d12[3] => Mux12.IN12
d12[4] => Mux11.IN12
d12[5] => Mux10.IN12
d12[6] => Mux9.IN12
d12[7] => Mux8.IN12
d12[8] => Mux7.IN12
d12[9] => Mux6.IN12
d12[10] => Mux5.IN12
d12[11] => Mux4.IN12
d12[12] => Mux3.IN12
d12[13] => Mux2.IN12
d12[14] => Mux1.IN12
d12[15] => Mux0.IN12
d13[0] => Mux15.IN13
d13[1] => Mux14.IN13
d13[2] => Mux13.IN13
d13[3] => Mux12.IN13
d13[4] => Mux11.IN13
d13[5] => Mux10.IN13
d13[6] => Mux9.IN13
d13[7] => Mux8.IN13
d13[8] => Mux7.IN13
d13[9] => Mux6.IN13
d13[10] => Mux5.IN13
d13[11] => Mux4.IN13
d13[12] => Mux3.IN13
d13[13] => Mux2.IN13
d13[14] => Mux1.IN13
d13[15] => Mux0.IN13
d14[0] => Mux15.IN14
d14[1] => Mux14.IN14
d14[2] => Mux13.IN14
d14[3] => Mux12.IN14
d14[4] => Mux11.IN14
d14[5] => Mux10.IN14
d14[6] => Mux9.IN14
d14[7] => Mux8.IN14
d14[8] => Mux7.IN14
d14[9] => Mux6.IN14
d14[10] => Mux5.IN14
d14[11] => Mux4.IN14
d14[12] => Mux3.IN14
d14[13] => Mux2.IN14
d14[14] => Mux1.IN14
d14[15] => Mux0.IN14
d15[0] => Mux15.IN15
d15[1] => Mux14.IN15
d15[2] => Mux13.IN15
d15[3] => Mux12.IN15
d15[4] => Mux11.IN15
d15[5] => Mux10.IN15
d15[6] => Mux9.IN15
d15[7] => Mux8.IN15
d15[8] => Mux7.IN15
d15[9] => Mux6.IN15
d15[10] => Mux5.IN15
d15[11] => Mux4.IN15
d15[12] => Mux3.IN15
d15[13] => Mux2.IN15
d15[14] => Mux1.IN15
d15[15] => Mux0.IN15
sel[0] => Mux0.IN19
sel[0] => Mux1.IN19
sel[0] => Mux2.IN19
sel[0] => Mux3.IN19
sel[0] => Mux4.IN19
sel[0] => Mux5.IN19
sel[0] => Mux6.IN19
sel[0] => Mux7.IN19
sel[0] => Mux8.IN19
sel[0] => Mux9.IN19
sel[0] => Mux10.IN19
sel[0] => Mux11.IN19
sel[0] => Mux12.IN19
sel[0] => Mux13.IN19
sel[0] => Mux14.IN19
sel[0] => Mux15.IN19
sel[1] => Mux0.IN18
sel[1] => Mux1.IN18
sel[1] => Mux2.IN18
sel[1] => Mux3.IN18
sel[1] => Mux4.IN18
sel[1] => Mux5.IN18
sel[1] => Mux6.IN18
sel[1] => Mux7.IN18
sel[1] => Mux8.IN18
sel[1] => Mux9.IN18
sel[1] => Mux10.IN18
sel[1] => Mux11.IN18
sel[1] => Mux12.IN18
sel[1] => Mux13.IN18
sel[1] => Mux14.IN18
sel[1] => Mux15.IN18
sel[2] => Mux0.IN17
sel[2] => Mux1.IN17
sel[2] => Mux2.IN17
sel[2] => Mux3.IN17
sel[2] => Mux4.IN17
sel[2] => Mux5.IN17
sel[2] => Mux6.IN17
sel[2] => Mux7.IN17
sel[2] => Mux8.IN17
sel[2] => Mux9.IN17
sel[2] => Mux10.IN17
sel[2] => Mux11.IN17
sel[2] => Mux12.IN17
sel[2] => Mux13.IN17
sel[2] => Mux14.IN17
sel[2] => Mux15.IN17
sel[3] => Mux0.IN16
sel[3] => Mux1.IN16
sel[3] => Mux2.IN16
sel[3] => Mux3.IN16
sel[3] => Mux4.IN16
sel[3] => Mux5.IN16
sel[3] => Mux6.IN16
sel[3] => Mux7.IN16
sel[3] => Mux8.IN16
sel[3] => Mux9.IN16
sel[3] => Mux10.IN16
sel[3] => Mux11.IN16
sel[3] => Mux12.IN16
sel[3] => Mux13.IN16
sel[3] => Mux14.IN16
sel[3] => Mux15.IN16


|processor|Registry:Step2|mux16:MUXB
d0[0] => Mux15.IN0
d0[1] => Mux14.IN0
d0[2] => Mux13.IN0
d0[3] => Mux12.IN0
d0[4] => Mux11.IN0
d0[5] => Mux10.IN0
d0[6] => Mux9.IN0
d0[7] => Mux8.IN0
d0[8] => Mux7.IN0
d0[9] => Mux6.IN0
d0[10] => Mux5.IN0
d0[11] => Mux4.IN0
d0[12] => Mux3.IN0
d0[13] => Mux2.IN0
d0[14] => Mux1.IN0
d0[15] => Mux0.IN0
d1[0] => Mux15.IN1
d1[1] => Mux14.IN1
d1[2] => Mux13.IN1
d1[3] => Mux12.IN1
d1[4] => Mux11.IN1
d1[5] => Mux10.IN1
d1[6] => Mux9.IN1
d1[7] => Mux8.IN1
d1[8] => Mux7.IN1
d1[9] => Mux6.IN1
d1[10] => Mux5.IN1
d1[11] => Mux4.IN1
d1[12] => Mux3.IN1
d1[13] => Mux2.IN1
d1[14] => Mux1.IN1
d1[15] => Mux0.IN1
d2[0] => Mux15.IN2
d2[1] => Mux14.IN2
d2[2] => Mux13.IN2
d2[3] => Mux12.IN2
d2[4] => Mux11.IN2
d2[5] => Mux10.IN2
d2[6] => Mux9.IN2
d2[7] => Mux8.IN2
d2[8] => Mux7.IN2
d2[9] => Mux6.IN2
d2[10] => Mux5.IN2
d2[11] => Mux4.IN2
d2[12] => Mux3.IN2
d2[13] => Mux2.IN2
d2[14] => Mux1.IN2
d2[15] => Mux0.IN2
d3[0] => Mux15.IN3
d3[1] => Mux14.IN3
d3[2] => Mux13.IN3
d3[3] => Mux12.IN3
d3[4] => Mux11.IN3
d3[5] => Mux10.IN3
d3[6] => Mux9.IN3
d3[7] => Mux8.IN3
d3[8] => Mux7.IN3
d3[9] => Mux6.IN3
d3[10] => Mux5.IN3
d3[11] => Mux4.IN3
d3[12] => Mux3.IN3
d3[13] => Mux2.IN3
d3[14] => Mux1.IN3
d3[15] => Mux0.IN3
d4[0] => Mux15.IN4
d4[1] => Mux14.IN4
d4[2] => Mux13.IN4
d4[3] => Mux12.IN4
d4[4] => Mux11.IN4
d4[5] => Mux10.IN4
d4[6] => Mux9.IN4
d4[7] => Mux8.IN4
d4[8] => Mux7.IN4
d4[9] => Mux6.IN4
d4[10] => Mux5.IN4
d4[11] => Mux4.IN4
d4[12] => Mux3.IN4
d4[13] => Mux2.IN4
d4[14] => Mux1.IN4
d4[15] => Mux0.IN4
d5[0] => Mux15.IN5
d5[1] => Mux14.IN5
d5[2] => Mux13.IN5
d5[3] => Mux12.IN5
d5[4] => Mux11.IN5
d5[5] => Mux10.IN5
d5[6] => Mux9.IN5
d5[7] => Mux8.IN5
d5[8] => Mux7.IN5
d5[9] => Mux6.IN5
d5[10] => Mux5.IN5
d5[11] => Mux4.IN5
d5[12] => Mux3.IN5
d5[13] => Mux2.IN5
d5[14] => Mux1.IN5
d5[15] => Mux0.IN5
d6[0] => Mux15.IN6
d6[1] => Mux14.IN6
d6[2] => Mux13.IN6
d6[3] => Mux12.IN6
d6[4] => Mux11.IN6
d6[5] => Mux10.IN6
d6[6] => Mux9.IN6
d6[7] => Mux8.IN6
d6[8] => Mux7.IN6
d6[9] => Mux6.IN6
d6[10] => Mux5.IN6
d6[11] => Mux4.IN6
d6[12] => Mux3.IN6
d6[13] => Mux2.IN6
d6[14] => Mux1.IN6
d6[15] => Mux0.IN6
d7[0] => Mux15.IN7
d7[1] => Mux14.IN7
d7[2] => Mux13.IN7
d7[3] => Mux12.IN7
d7[4] => Mux11.IN7
d7[5] => Mux10.IN7
d7[6] => Mux9.IN7
d7[7] => Mux8.IN7
d7[8] => Mux7.IN7
d7[9] => Mux6.IN7
d7[10] => Mux5.IN7
d7[11] => Mux4.IN7
d7[12] => Mux3.IN7
d7[13] => Mux2.IN7
d7[14] => Mux1.IN7
d7[15] => Mux0.IN7
d8[0] => Mux15.IN8
d8[1] => Mux14.IN8
d8[2] => Mux13.IN8
d8[3] => Mux12.IN8
d8[4] => Mux11.IN8
d8[5] => Mux10.IN8
d8[6] => Mux9.IN8
d8[7] => Mux8.IN8
d8[8] => Mux7.IN8
d8[9] => Mux6.IN8
d8[10] => Mux5.IN8
d8[11] => Mux4.IN8
d8[12] => Mux3.IN8
d8[13] => Mux2.IN8
d8[14] => Mux1.IN8
d8[15] => Mux0.IN8
d9[0] => Mux15.IN9
d9[1] => Mux14.IN9
d9[2] => Mux13.IN9
d9[3] => Mux12.IN9
d9[4] => Mux11.IN9
d9[5] => Mux10.IN9
d9[6] => Mux9.IN9
d9[7] => Mux8.IN9
d9[8] => Mux7.IN9
d9[9] => Mux6.IN9
d9[10] => Mux5.IN9
d9[11] => Mux4.IN9
d9[12] => Mux3.IN9
d9[13] => Mux2.IN9
d9[14] => Mux1.IN9
d9[15] => Mux0.IN9
d10[0] => Mux15.IN10
d10[1] => Mux14.IN10
d10[2] => Mux13.IN10
d10[3] => Mux12.IN10
d10[4] => Mux11.IN10
d10[5] => Mux10.IN10
d10[6] => Mux9.IN10
d10[7] => Mux8.IN10
d10[8] => Mux7.IN10
d10[9] => Mux6.IN10
d10[10] => Mux5.IN10
d10[11] => Mux4.IN10
d10[12] => Mux3.IN10
d10[13] => Mux2.IN10
d10[14] => Mux1.IN10
d10[15] => Mux0.IN10
d11[0] => Mux15.IN11
d11[1] => Mux14.IN11
d11[2] => Mux13.IN11
d11[3] => Mux12.IN11
d11[4] => Mux11.IN11
d11[5] => Mux10.IN11
d11[6] => Mux9.IN11
d11[7] => Mux8.IN11
d11[8] => Mux7.IN11
d11[9] => Mux6.IN11
d11[10] => Mux5.IN11
d11[11] => Mux4.IN11
d11[12] => Mux3.IN11
d11[13] => Mux2.IN11
d11[14] => Mux1.IN11
d11[15] => Mux0.IN11
d12[0] => Mux15.IN12
d12[1] => Mux14.IN12
d12[2] => Mux13.IN12
d12[3] => Mux12.IN12
d12[4] => Mux11.IN12
d12[5] => Mux10.IN12
d12[6] => Mux9.IN12
d12[7] => Mux8.IN12
d12[8] => Mux7.IN12
d12[9] => Mux6.IN12
d12[10] => Mux5.IN12
d12[11] => Mux4.IN12
d12[12] => Mux3.IN12
d12[13] => Mux2.IN12
d12[14] => Mux1.IN12
d12[15] => Mux0.IN12
d13[0] => Mux15.IN13
d13[1] => Mux14.IN13
d13[2] => Mux13.IN13
d13[3] => Mux12.IN13
d13[4] => Mux11.IN13
d13[5] => Mux10.IN13
d13[6] => Mux9.IN13
d13[7] => Mux8.IN13
d13[8] => Mux7.IN13
d13[9] => Mux6.IN13
d13[10] => Mux5.IN13
d13[11] => Mux4.IN13
d13[12] => Mux3.IN13
d13[13] => Mux2.IN13
d13[14] => Mux1.IN13
d13[15] => Mux0.IN13
d14[0] => Mux15.IN14
d14[1] => Mux14.IN14
d14[2] => Mux13.IN14
d14[3] => Mux12.IN14
d14[4] => Mux11.IN14
d14[5] => Mux10.IN14
d14[6] => Mux9.IN14
d14[7] => Mux8.IN14
d14[8] => Mux7.IN14
d14[9] => Mux6.IN14
d14[10] => Mux5.IN14
d14[11] => Mux4.IN14
d14[12] => Mux3.IN14
d14[13] => Mux2.IN14
d14[14] => Mux1.IN14
d14[15] => Mux0.IN14
d15[0] => Mux15.IN15
d15[1] => Mux14.IN15
d15[2] => Mux13.IN15
d15[3] => Mux12.IN15
d15[4] => Mux11.IN15
d15[5] => Mux10.IN15
d15[6] => Mux9.IN15
d15[7] => Mux8.IN15
d15[8] => Mux7.IN15
d15[9] => Mux6.IN15
d15[10] => Mux5.IN15
d15[11] => Mux4.IN15
d15[12] => Mux3.IN15
d15[13] => Mux2.IN15
d15[14] => Mux1.IN15
d15[15] => Mux0.IN15
sel[0] => Mux0.IN19
sel[0] => Mux1.IN19
sel[0] => Mux2.IN19
sel[0] => Mux3.IN19
sel[0] => Mux4.IN19
sel[0] => Mux5.IN19
sel[0] => Mux6.IN19
sel[0] => Mux7.IN19
sel[0] => Mux8.IN19
sel[0] => Mux9.IN19
sel[0] => Mux10.IN19
sel[0] => Mux11.IN19
sel[0] => Mux12.IN19
sel[0] => Mux13.IN19
sel[0] => Mux14.IN19
sel[0] => Mux15.IN19
sel[1] => Mux0.IN18
sel[1] => Mux1.IN18
sel[1] => Mux2.IN18
sel[1] => Mux3.IN18
sel[1] => Mux4.IN18
sel[1] => Mux5.IN18
sel[1] => Mux6.IN18
sel[1] => Mux7.IN18
sel[1] => Mux8.IN18
sel[1] => Mux9.IN18
sel[1] => Mux10.IN18
sel[1] => Mux11.IN18
sel[1] => Mux12.IN18
sel[1] => Mux13.IN18
sel[1] => Mux14.IN18
sel[1] => Mux15.IN18
sel[2] => Mux0.IN17
sel[2] => Mux1.IN17
sel[2] => Mux2.IN17
sel[2] => Mux3.IN17
sel[2] => Mux4.IN17
sel[2] => Mux5.IN17
sel[2] => Mux6.IN17
sel[2] => Mux7.IN17
sel[2] => Mux8.IN17
sel[2] => Mux9.IN17
sel[2] => Mux10.IN17
sel[2] => Mux11.IN17
sel[2] => Mux12.IN17
sel[2] => Mux13.IN17
sel[2] => Mux14.IN17
sel[2] => Mux15.IN17
sel[3] => Mux0.IN16
sel[3] => Mux1.IN16
sel[3] => Mux2.IN16
sel[3] => Mux3.IN16
sel[3] => Mux4.IN16
sel[3] => Mux5.IN16
sel[3] => Mux6.IN16
sel[3] => Mux7.IN16
sel[3] => Mux8.IN16
sel[3] => Mux9.IN16
sel[3] => Mux10.IN16
sel[3] => Mux11.IN16
sel[3] => Mux12.IN16
sel[3] => Mux13.IN16
sel[3] => Mux14.IN16
sel[3] => Mux15.IN16


|processor|BUFFREG:Step3
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
data[6] => output[6]~reg0.DATAIN
data[7] => output[7]~reg0.DATAIN
data[8] => output[8]~reg0.DATAIN
data[9] => output[9]~reg0.DATAIN
data[10] => output[10]~reg0.DATAIN
data[11] => output[11]~reg0.DATAIN
data[12] => output[12]~reg0.DATAIN
data[13] => output[13]~reg0.DATAIN
data[14] => output[14]~reg0.DATAIN
data[15] => output[15]~reg0.DATAIN
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
reset => output[6]~reg0.ACLR
reset => output[7]~reg0.ACLR
reset => output[8]~reg0.ACLR
reset => output[9]~reg0.ACLR
reset => output[10]~reg0.ACLR
reset => output[11]~reg0.ACLR
reset => output[12]~reg0.ACLR
reset => output[13]~reg0.ACLR
reset => output[14]~reg0.ACLR
reset => output[15]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
Clock => output[6]~reg0.CLK
Clock => output[7]~reg0.CLK
Clock => output[8]~reg0.CLK
Clock => output[9]~reg0.CLK
Clock => output[10]~reg0.CLK
Clock => output[11]~reg0.CLK
Clock => output[12]~reg0.CLK
Clock => output[13]~reg0.CLK
Clock => output[14]~reg0.CLK
Clock => output[15]~reg0.CLK


|processor|BUFFREG:Step4
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
data[6] => output[6]~reg0.DATAIN
data[7] => output[7]~reg0.DATAIN
data[8] => output[8]~reg0.DATAIN
data[9] => output[9]~reg0.DATAIN
data[10] => output[10]~reg0.DATAIN
data[11] => output[11]~reg0.DATAIN
data[12] => output[12]~reg0.DATAIN
data[13] => output[13]~reg0.DATAIN
data[14] => output[14]~reg0.DATAIN
data[15] => output[15]~reg0.DATAIN
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
reset => output[6]~reg0.ACLR
reset => output[7]~reg0.ACLR
reset => output[8]~reg0.ACLR
reset => output[9]~reg0.ACLR
reset => output[10]~reg0.ACLR
reset => output[11]~reg0.ACLR
reset => output[12]~reg0.ACLR
reset => output[13]~reg0.ACLR
reset => output[14]~reg0.ACLR
reset => output[15]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
Clock => output[6]~reg0.CLK
Clock => output[7]~reg0.CLK
Clock => output[8]~reg0.CLK
Clock => output[9]~reg0.CLK
Clock => output[10]~reg0.CLK
Clock => output[11]~reg0.CLK
Clock => output[12]~reg0.CLK
Clock => output[13]~reg0.CLK
Clock => output[14]~reg0.CLK
Clock => output[15]~reg0.CLK


|processor|BUFFREG:Step5
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
data[6] => output[6]~reg0.DATAIN
data[7] => output[7]~reg0.DATAIN
data[8] => output[8]~reg0.DATAIN
data[9] => output[9]~reg0.DATAIN
data[10] => output[10]~reg0.DATAIN
data[11] => output[11]~reg0.DATAIN
data[12] => output[12]~reg0.DATAIN
data[13] => output[13]~reg0.DATAIN
data[14] => output[14]~reg0.DATAIN
data[15] => output[15]~reg0.DATAIN
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
reset => output[6]~reg0.ACLR
reset => output[7]~reg0.ACLR
reset => output[8]~reg0.ACLR
reset => output[9]~reg0.ACLR
reset => output[10]~reg0.ACLR
reset => output[11]~reg0.ACLR
reset => output[12]~reg0.ACLR
reset => output[13]~reg0.ACLR
reset => output[14]~reg0.ACLR
reset => output[15]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
Clock => output[6]~reg0.CLK
Clock => output[7]~reg0.CLK
Clock => output[8]~reg0.CLK
Clock => output[9]~reg0.CLK
Clock => output[10]~reg0.CLK
Clock => output[11]~reg0.CLK
Clock => output[12]~reg0.CLK
Clock => output[13]~reg0.CLK
Clock => output[14]~reg0.CLK
Clock => output[15]~reg0.CLK


|processor|BUFFREG:Step6
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
data[6] => output[6]~reg0.DATAIN
data[7] => output[7]~reg0.DATAIN
data[8] => output[8]~reg0.DATAIN
data[9] => output[9]~reg0.DATAIN
data[10] => output[10]~reg0.DATAIN
data[11] => output[11]~reg0.DATAIN
data[12] => output[12]~reg0.DATAIN
data[13] => output[13]~reg0.DATAIN
data[14] => output[14]~reg0.DATAIN
data[15] => output[15]~reg0.DATAIN
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
reset => output[6]~reg0.ACLR
reset => output[7]~reg0.ACLR
reset => output[8]~reg0.ACLR
reset => output[9]~reg0.ACLR
reset => output[10]~reg0.ACLR
reset => output[11]~reg0.ACLR
reset => output[12]~reg0.ACLR
reset => output[13]~reg0.ACLR
reset => output[14]~reg0.ACLR
reset => output[15]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
Clock => output[6]~reg0.CLK
Clock => output[7]~reg0.CLK
Clock => output[8]~reg0.CLK
Clock => output[9]~reg0.CLK
Clock => output[10]~reg0.CLK
Clock => output[11]~reg0.CLK
Clock => output[12]~reg0.CLK
Clock => output[13]~reg0.CLK
Clock => output[14]~reg0.CLK
Clock => output[15]~reg0.CLK


|processor|BUFFREG:Step7
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
data[6] => output[6]~reg0.DATAIN
data[7] => output[7]~reg0.DATAIN
data[8] => output[8]~reg0.DATAIN
data[9] => output[9]~reg0.DATAIN
data[10] => output[10]~reg0.DATAIN
data[11] => output[11]~reg0.DATAIN
data[12] => output[12]~reg0.DATAIN
data[13] => output[13]~reg0.DATAIN
data[14] => output[14]~reg0.DATAIN
data[15] => output[15]~reg0.DATAIN
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
reset => output[6]~reg0.ACLR
reset => output[7]~reg0.ACLR
reset => output[8]~reg0.ACLR
reset => output[9]~reg0.ACLR
reset => output[10]~reg0.ACLR
reset => output[11]~reg0.ACLR
reset => output[12]~reg0.ACLR
reset => output[13]~reg0.ACLR
reset => output[14]~reg0.ACLR
reset => output[15]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
Clock => output[6]~reg0.CLK
Clock => output[7]~reg0.CLK
Clock => output[8]~reg0.CLK
Clock => output[9]~reg0.CLK
Clock => output[10]~reg0.CLK
Clock => output[11]~reg0.CLK
Clock => output[12]~reg0.CLK
Clock => output[13]~reg0.CLK
Clock => output[14]~reg0.CLK
Clock => output[15]~reg0.CLK


|processor|MUXB:Step8
b_select => Selector0.IN3
b_select => Selector1.IN3
b_select => Selector2.IN3
b_select => Selector3.IN3
b_select => Selector4.IN3
b_select => Selector5.IN3
b_select => Selector6.IN3
b_select => Selector7.IN3
b_select => Selector8.IN3
b_select => Selector9.IN3
b_select => Selector10.IN3
b_select => Selector11.IN3
b_select => Selector12.IN3
b_select => Selector13.IN3
b_select => Selector14.IN3
b_select => Selector15.IN3
b_select => Selector0.IN1
b_select => Selector1.IN1
b_select => Selector2.IN1
b_select => Selector3.IN1
b_select => Selector4.IN1
b_select => Selector5.IN1
b_select => Selector6.IN1
b_select => Selector7.IN1
b_select => Selector8.IN1
b_select => Selector9.IN1
b_select => Selector10.IN1
b_select => Selector11.IN1
b_select => Selector12.IN1
b_select => Selector13.IN1
b_select => Selector14.IN1
b_select => Selector15.IN1
immediateB[0] => Selector15.IN4
immediateB[1] => Selector14.IN4
immediateB[2] => Selector13.IN4
immediateB[3] => Selector12.IN4
immediateB[4] => Selector11.IN4
immediateB[5] => Selector10.IN4
immediateB[6] => Selector9.IN4
immediateB[7] => Selector8.IN4
immediateB[8] => Selector7.IN4
immediateB[9] => Selector6.IN4
immediateB[10] => Selector5.IN4
immediateB[11] => Selector4.IN4
immediateB[12] => Selector3.IN4
immediateB[13] => Selector2.IN4
immediateB[14] => Selector1.IN4
immediateB[15] => Selector0.IN4
muxBin[0] => Selector15.IN5
muxBin[1] => Selector14.IN5
muxBin[2] => Selector13.IN5
muxBin[3] => Selector12.IN5
muxBin[4] => Selector11.IN5
muxBin[5] => Selector10.IN5
muxBin[6] => Selector9.IN5
muxBin[7] => Selector8.IN5
muxBin[8] => Selector7.IN5
muxBin[9] => Selector6.IN5
muxBin[10] => Selector5.IN5
muxBin[11] => Selector4.IN5
muxBin[12] => Selector3.IN5
muxBin[13] => Selector2.IN5
muxBin[14] => Selector1.IN5
muxBin[15] => Selector0.IN5


|processor|MUXY:Step9
y_select[0] => Mux0.IN2
y_select[0] => Mux1.IN2
y_select[0] => Mux2.IN2
y_select[0] => Mux3.IN2
y_select[0] => Mux4.IN2
y_select[0] => Mux5.IN2
y_select[0] => Mux6.IN2
y_select[0] => Mux7.IN2
y_select[0] => Mux8.IN2
y_select[0] => Mux9.IN2
y_select[0] => Mux10.IN2
y_select[0] => Mux11.IN2
y_select[0] => Mux12.IN2
y_select[0] => Mux13.IN2
y_select[0] => Mux14.IN2
y_select[0] => Mux15.IN2
y_select[1] => Mux0.IN1
y_select[1] => Mux1.IN1
y_select[1] => Mux2.IN1
y_select[1] => Mux3.IN1
y_select[1] => Mux4.IN1
y_select[1] => Mux5.IN1
y_select[1] => Mux6.IN1
y_select[1] => Mux7.IN1
y_select[1] => Mux8.IN1
y_select[1] => Mux9.IN1
y_select[1] => Mux10.IN1
y_select[1] => Mux11.IN1
y_select[1] => Mux12.IN1
y_select[1] => Mux13.IN1
y_select[1] => Mux14.IN1
y_select[1] => Mux15.IN1
muxYin[0] => Mux15.IN3
muxYin[1] => Mux14.IN3
muxYin[2] => Mux13.IN3
muxYin[3] => Mux12.IN3
muxYin[4] => Mux11.IN3
muxYin[5] => Mux10.IN3
muxYin[6] => Mux9.IN3
muxYin[7] => Mux8.IN3
muxYin[8] => Mux7.IN3
muxYin[9] => Mux6.IN3
muxYin[10] => Mux5.IN3
muxYin[11] => Mux4.IN3
muxYin[12] => Mux3.IN3
muxYin[13] => Mux2.IN3
muxYin[14] => Mux1.IN3
muxYin[15] => Mux0.IN3
memIn[0] => Mux15.IN4
memIn[1] => Mux14.IN4
memIn[2] => Mux13.IN4
memIn[3] => Mux12.IN4
memIn[4] => Mux11.IN4
memIn[5] => Mux10.IN4
memIn[6] => Mux9.IN4
memIn[7] => Mux8.IN4
memIn[8] => Mux7.IN4
memIn[9] => Mux6.IN4
memIn[10] => Mux5.IN4
memIn[11] => Mux4.IN4
memIn[12] => Mux3.IN4
memIn[13] => Mux2.IN4
memIn[14] => Mux1.IN4
memIn[15] => Mux0.IN4
ReturnA[0] => Mux15.IN5
ReturnA[1] => Mux14.IN5
ReturnA[2] => Mux13.IN5
ReturnA[3] => Mux12.IN5
ReturnA[4] => Mux11.IN5
ReturnA[5] => Mux10.IN5
ReturnA[6] => Mux9.IN5
ReturnA[7] => Mux8.IN5
ReturnA[8] => Mux7.IN5
ReturnA[9] => Mux6.IN5
ReturnA[10] => Mux5.IN5
ReturnA[11] => Mux4.IN5
ReturnA[12] => Mux3.IN5
ReturnA[13] => Mux2.IN5
ReturnA[14] => Mux1.IN5
ReturnA[15] => Mux0.IN5


|processor|ALU:Step10
A[0] => MUX:MUXA.VAR[0]
A[0] => MUX:MUXA.NVAR[0]
A[1] => MUX:MUXA.VAR[1]
A[1] => MUX:MUXA.NVAR[1]
A[2] => MUX:MUXA.VAR[2]
A[2] => MUX:MUXA.NVAR[2]
A[3] => MUX:MUXA.VAR[3]
A[3] => MUX:MUXA.NVAR[3]
A[4] => MUX:MUXA.VAR[4]
A[4] => MUX:MUXA.NVAR[4]
A[5] => MUX:MUXA.VAR[5]
A[5] => MUX:MUXA.NVAR[5]
A[6] => MUX:MUXA.VAR[6]
A[6] => MUX:MUXA.NVAR[6]
A[7] => MUX:MUXA.VAR[7]
A[7] => MUX:MUXA.NVAR[7]
A[8] => MUX:MUXA.VAR[8]
A[8] => MUX:MUXA.NVAR[8]
A[9] => MUX:MUXA.VAR[9]
A[9] => MUX:MUXA.NVAR[9]
A[10] => MUX:MUXA.VAR[10]
A[10] => MUX:MUXA.NVAR[10]
A[11] => MUX:MUXA.VAR[11]
A[11] => MUX:MUXA.NVAR[11]
A[12] => MUX:MUXA.VAR[12]
A[12] => MUX:MUXA.NVAR[12]
A[13] => MUX:MUXA.VAR[13]
A[13] => MUX:MUXA.NVAR[13]
A[14] => MUX:MUXA.VAR[14]
A[14] => MUX:MUXA.NVAR[14]
A[15] => MUX:MUXA.VAR[15]
A[15] => MUX:MUXA.NVAR[15]
B[0] => MUX:MUXB.VAR[0]
B[0] => MUX:MUXB.NVAR[0]
B[1] => MUX:MUXB.VAR[1]
B[1] => MUX:MUXB.NVAR[1]
B[2] => MUX:MUXB.VAR[2]
B[2] => MUX:MUXB.NVAR[2]
B[3] => MUX:MUXB.VAR[3]
B[3] => MUX:MUXB.NVAR[3]
B[4] => MUX:MUXB.VAR[4]
B[4] => MUX:MUXB.NVAR[4]
B[5] => MUX:MUXB.VAR[5]
B[5] => MUX:MUXB.NVAR[5]
B[6] => MUX:MUXB.VAR[6]
B[6] => MUX:MUXB.NVAR[6]
B[7] => MUX:MUXB.VAR[7]
B[7] => MUX:MUXB.NVAR[7]
B[8] => MUX:MUXB.VAR[8]
B[8] => MUX:MUXB.NVAR[8]
B[9] => MUX:MUXB.VAR[9]
B[9] => MUX:MUXB.NVAR[9]
B[10] => MUX:MUXB.VAR[10]
B[10] => MUX:MUXB.NVAR[10]
B[11] => MUX:MUXB.VAR[11]
B[11] => MUX:MUXB.NVAR[11]
B[12] => MUX:MUXB.VAR[12]
B[12] => MUX:MUXB.NVAR[12]
B[13] => MUX:MUXB.VAR[13]
B[13] => MUX:MUXB.NVAR[13]
B[14] => MUX:MUXB.VAR[14]
B[14] => MUX:MUXB.NVAR[14]
B[15] => MUX:MUXB.VAR[15]
B[15] => MUX:MUXB.NVAR[15]
alu_op[0] => MUX6TO1:MUXFINAL.alu_op[0]
alu_op[1] => MUX6TO1:MUXFINAL.alu_op[1]
alu_op[2] => MUX6TO1:MUXFINAL.alu_op[2]
A_inv => comb.IN0
A_inv => MUX:MUXA.SEL
B_inv => comb.IN1
B_inv => MUX:MUXB.SEL


|processor|ALU:Step10|MUX:MUXA
VAR[0] => Selector15.IN3
VAR[1] => Selector14.IN3
VAR[2] => Selector13.IN3
VAR[3] => Selector12.IN3
VAR[4] => Selector11.IN3
VAR[5] => Selector10.IN3
VAR[6] => Selector9.IN3
VAR[7] => Selector8.IN3
VAR[8] => Selector7.IN3
VAR[9] => Selector6.IN3
VAR[10] => Selector5.IN3
VAR[11] => Selector4.IN3
VAR[12] => Selector3.IN3
VAR[13] => Selector2.IN3
VAR[14] => Selector1.IN3
VAR[15] => Selector0.IN3
NVAR[0] => Selector15.IN4
NVAR[1] => Selector14.IN4
NVAR[2] => Selector13.IN4
NVAR[3] => Selector12.IN4
NVAR[4] => Selector11.IN4
NVAR[5] => Selector10.IN4
NVAR[6] => Selector9.IN4
NVAR[7] => Selector8.IN4
NVAR[8] => Selector7.IN4
NVAR[9] => Selector6.IN4
NVAR[10] => Selector5.IN4
NVAR[11] => Selector4.IN4
NVAR[12] => Selector3.IN4
NVAR[13] => Selector2.IN4
NVAR[14] => Selector1.IN4
NVAR[15] => Selector0.IN4
SEL => Selector0.IN5
SEL => Selector1.IN5
SEL => Selector2.IN5
SEL => Selector3.IN5
SEL => Selector4.IN5
SEL => Selector5.IN5
SEL => Selector6.IN5
SEL => Selector7.IN5
SEL => Selector8.IN5
SEL => Selector9.IN5
SEL => Selector10.IN5
SEL => Selector11.IN5
SEL => Selector12.IN5
SEL => Selector13.IN5
SEL => Selector14.IN5
SEL => Selector15.IN5
SEL => Selector0.IN1
SEL => Selector1.IN1
SEL => Selector2.IN1
SEL => Selector3.IN1
SEL => Selector4.IN1
SEL => Selector5.IN1
SEL => Selector6.IN1
SEL => Selector7.IN1
SEL => Selector8.IN1
SEL => Selector9.IN1
SEL => Selector10.IN1
SEL => Selector11.IN1
SEL => Selector12.IN1
SEL => Selector13.IN1
SEL => Selector14.IN1
SEL => Selector15.IN1


|processor|ALU:Step10|MUX:MUXB
VAR[0] => Selector15.IN3
VAR[1] => Selector14.IN3
VAR[2] => Selector13.IN3
VAR[3] => Selector12.IN3
VAR[4] => Selector11.IN3
VAR[5] => Selector10.IN3
VAR[6] => Selector9.IN3
VAR[7] => Selector8.IN3
VAR[8] => Selector7.IN3
VAR[9] => Selector6.IN3
VAR[10] => Selector5.IN3
VAR[11] => Selector4.IN3
VAR[12] => Selector3.IN3
VAR[13] => Selector2.IN3
VAR[14] => Selector1.IN3
VAR[15] => Selector0.IN3
NVAR[0] => Selector15.IN4
NVAR[1] => Selector14.IN4
NVAR[2] => Selector13.IN4
NVAR[3] => Selector12.IN4
NVAR[4] => Selector11.IN4
NVAR[5] => Selector10.IN4
NVAR[6] => Selector9.IN4
NVAR[7] => Selector8.IN4
NVAR[8] => Selector7.IN4
NVAR[9] => Selector6.IN4
NVAR[10] => Selector5.IN4
NVAR[11] => Selector4.IN4
NVAR[12] => Selector3.IN4
NVAR[13] => Selector2.IN4
NVAR[14] => Selector1.IN4
NVAR[15] => Selector0.IN4
SEL => Selector0.IN5
SEL => Selector1.IN5
SEL => Selector2.IN5
SEL => Selector3.IN5
SEL => Selector4.IN5
SEL => Selector5.IN5
SEL => Selector6.IN5
SEL => Selector7.IN5
SEL => Selector8.IN5
SEL => Selector9.IN5
SEL => Selector10.IN5
SEL => Selector11.IN5
SEL => Selector12.IN5
SEL => Selector13.IN5
SEL => Selector14.IN5
SEL => Selector15.IN5
SEL => Selector0.IN1
SEL => Selector1.IN1
SEL => Selector2.IN1
SEL => Selector3.IN1
SEL => Selector4.IN1
SEL => Selector5.IN1
SEL => Selector6.IN1
SEL => Selector7.IN1
SEL => Selector8.IN1
SEL => Selector9.IN1
SEL => Selector10.IN1
SEL => Selector11.IN1
SEL => Selector12.IN1
SEL => Selector13.IN1
SEL => Selector14.IN1
SEL => Selector15.IN1


|processor|ALU:Step10|FASTADDER:FASTADD
A[0] => FAST4BITADDER:add0to3.A[0]
A[1] => FAST4BITADDER:add0to3.A[1]
A[2] => FAST4BITADDER:add0to3.A[2]
A[3] => FAST4BITADDER:add0to3.A[3]
A[4] => FAST4BITADDER:add4to7.A[0]
A[5] => FAST4BITADDER:add4to7.A[1]
A[6] => FAST4BITADDER:add4to7.A[2]
A[7] => FAST4BITADDER:add4to7.A[3]
A[8] => FAST4BITADDER:add8to11.A[0]
A[9] => FAST4BITADDER:add8to11.A[1]
A[10] => FAST4BITADDER:add8to11.A[2]
A[11] => FAST4BITADDER:add8to11.A[3]
A[12] => FAST4BITADDER:add12to15.A[0]
A[13] => FAST4BITADDER:add12to15.A[1]
A[14] => FAST4BITADDER:add12to15.A[2]
A[15] => FAST4BITADDER:add12to15.A[3]
B[0] => FAST4BITADDER:add0to3.B[0]
B[1] => FAST4BITADDER:add0to3.B[1]
B[2] => FAST4BITADDER:add0to3.B[2]
B[3] => FAST4BITADDER:add0to3.B[3]
B[4] => FAST4BITADDER:add4to7.B[0]
B[5] => FAST4BITADDER:add4to7.B[1]
B[6] => FAST4BITADDER:add4to7.B[2]
B[7] => FAST4BITADDER:add4to7.B[3]
B[8] => FAST4BITADDER:add8to11.B[0]
B[9] => FAST4BITADDER:add8to11.B[1]
B[10] => FAST4BITADDER:add8to11.B[2]
B[11] => FAST4BITADDER:add8to11.B[3]
B[12] => FAST4BITADDER:add12to15.B[0]
B[13] => FAST4BITADDER:add12to15.B[1]
B[14] => FAST4BITADDER:add12to15.B[2]
B[15] => FAST4BITADDER:add12to15.B[3]
Cin => FAST4BITADDER:add0to3.CarryIn


|processor|ALU:Step10|FASTADDER:FASTADD|FAST4BITADDER:add0to3
A[0] => halfsum[0].IN0
A[0] => gen[0].IN0
A[0] => prop[0].IN0
A[1] => halfsum[1].IN0
A[1] => gen[1].IN0
A[1] => prop[1].IN0
A[2] => halfsum[2].IN0
A[2] => gen[2].IN0
A[2] => prop[2].IN0
A[3] => halfsum[3].IN0
A[3] => gen[3].IN0
A[3] => prop[3].IN0
B[0] => halfsum[0].IN1
B[0] => gen[0].IN1
B[0] => prop[0].IN1
B[1] => halfsum[1].IN1
B[1] => gen[1].IN1
B[1] => prop[1].IN1
B[2] => halfsum[2].IN1
B[2] => gen[2].IN1
B[2] => prop[2].IN1
B[3] => halfsum[3].IN1
B[3] => gen[3].IN1
B[3] => prop[3].IN1
CarryIn => C.IN1
CarryIn => S.IN1


|processor|ALU:Step10|FASTADDER:FASTADD|FAST4BITADDER:add4to7
A[0] => halfsum[0].IN0
A[0] => gen[0].IN0
A[0] => prop[0].IN0
A[1] => halfsum[1].IN0
A[1] => gen[1].IN0
A[1] => prop[1].IN0
A[2] => halfsum[2].IN0
A[2] => gen[2].IN0
A[2] => prop[2].IN0
A[3] => halfsum[3].IN0
A[3] => gen[3].IN0
A[3] => prop[3].IN0
B[0] => halfsum[0].IN1
B[0] => gen[0].IN1
B[0] => prop[0].IN1
B[1] => halfsum[1].IN1
B[1] => gen[1].IN1
B[1] => prop[1].IN1
B[2] => halfsum[2].IN1
B[2] => gen[2].IN1
B[2] => prop[2].IN1
B[3] => halfsum[3].IN1
B[3] => gen[3].IN1
B[3] => prop[3].IN1
CarryIn => C.IN1
CarryIn => S.IN1


|processor|ALU:Step10|FASTADDER:FASTADD|FAST4BITADDER:add8to11
A[0] => halfsum[0].IN0
A[0] => gen[0].IN0
A[0] => prop[0].IN0
A[1] => halfsum[1].IN0
A[1] => gen[1].IN0
A[1] => prop[1].IN0
A[2] => halfsum[2].IN0
A[2] => gen[2].IN0
A[2] => prop[2].IN0
A[3] => halfsum[3].IN0
A[3] => gen[3].IN0
A[3] => prop[3].IN0
B[0] => halfsum[0].IN1
B[0] => gen[0].IN1
B[0] => prop[0].IN1
B[1] => halfsum[1].IN1
B[1] => gen[1].IN1
B[1] => prop[1].IN1
B[2] => halfsum[2].IN1
B[2] => gen[2].IN1
B[2] => prop[2].IN1
B[3] => halfsum[3].IN1
B[3] => gen[3].IN1
B[3] => prop[3].IN1
CarryIn => C.IN1
CarryIn => S.IN1


|processor|ALU:Step10|FASTADDER:FASTADD|FAST4BITADDER:add12to15
A[0] => halfsum[0].IN0
A[0] => gen[0].IN0
A[0] => prop[0].IN0
A[1] => halfsum[1].IN0
A[1] => gen[1].IN0
A[1] => prop[1].IN0
A[2] => halfsum[2].IN0
A[2] => gen[2].IN0
A[2] => prop[2].IN0
A[3] => halfsum[3].IN0
A[3] => gen[3].IN0
A[3] => prop[3].IN0
B[0] => halfsum[0].IN1
B[0] => gen[0].IN1
B[0] => prop[0].IN1
B[1] => halfsum[1].IN1
B[1] => gen[1].IN1
B[1] => prop[1].IN1
B[2] => halfsum[2].IN1
B[2] => gen[2].IN1
B[2] => prop[2].IN1
B[3] => halfsum[3].IN1
B[3] => gen[3].IN1
B[3] => prop[3].IN1
CarryIn => C.IN1
CarryIn => S.IN1


|processor|ALU:Step10|MUX6TO1:MUXFINAL
alu_op[0] => Mux0.IN4
alu_op[0] => Mux1.IN4
alu_op[0] => Mux2.IN4
alu_op[0] => Mux3.IN4
alu_op[0] => Mux4.IN4
alu_op[0] => Mux5.IN4
alu_op[0] => Mux6.IN4
alu_op[0] => Mux7.IN4
alu_op[0] => Mux8.IN4
alu_op[0] => Mux9.IN4
alu_op[0] => Mux10.IN4
alu_op[0] => Mux11.IN4
alu_op[0] => Mux12.IN4
alu_op[0] => Mux13.IN4
alu_op[0] => Mux14.IN4
alu_op[0] => Mux15.IN4
alu_op[1] => Mux0.IN3
alu_op[1] => Mux1.IN3
alu_op[1] => Mux2.IN3
alu_op[1] => Mux3.IN3
alu_op[1] => Mux4.IN3
alu_op[1] => Mux5.IN3
alu_op[1] => Mux6.IN3
alu_op[1] => Mux7.IN3
alu_op[1] => Mux8.IN3
alu_op[1] => Mux9.IN3
alu_op[1] => Mux10.IN3
alu_op[1] => Mux11.IN3
alu_op[1] => Mux12.IN3
alu_op[1] => Mux13.IN3
alu_op[1] => Mux14.IN3
alu_op[1] => Mux15.IN3
alu_op[2] => Mux0.IN2
alu_op[2] => Mux1.IN2
alu_op[2] => Mux2.IN2
alu_op[2] => Mux3.IN2
alu_op[2] => Mux4.IN2
alu_op[2] => Mux5.IN2
alu_op[2] => Mux6.IN2
alu_op[2] => Mux7.IN2
alu_op[2] => Mux8.IN2
alu_op[2] => Mux9.IN2
alu_op[2] => Mux10.IN2
alu_op[2] => Mux11.IN2
alu_op[2] => Mux12.IN2
alu_op[2] => Mux13.IN2
alu_op[2] => Mux14.IN2
alu_op[2] => Mux15.IN2
in1[0] => Mux15.IN5
in1[1] => Mux14.IN5
in1[2] => Mux13.IN5
in1[3] => Mux12.IN5
in1[4] => Mux11.IN5
in1[5] => Mux10.IN5
in1[6] => Mux9.IN5
in1[7] => Mux8.IN5
in1[8] => Mux7.IN5
in1[9] => Mux6.IN5
in1[10] => Mux5.IN5
in1[11] => Mux4.IN5
in1[12] => Mux3.IN5
in1[13] => Mux2.IN5
in1[14] => Mux1.IN5
in1[15] => Mux0.IN5
in2[0] => Mux15.IN6
in2[1] => Mux14.IN6
in2[2] => Mux13.IN6
in2[3] => Mux12.IN6
in2[4] => Mux11.IN6
in2[5] => Mux10.IN6
in2[6] => Mux9.IN6
in2[7] => Mux8.IN6
in2[8] => Mux7.IN6
in2[9] => Mux6.IN6
in2[10] => Mux5.IN6
in2[11] => Mux4.IN6
in2[12] => Mux3.IN6
in2[13] => Mux2.IN6
in2[14] => Mux1.IN6
in2[15] => Mux0.IN6
in3[0] => Mux15.IN7
in3[1] => Mux14.IN7
in3[2] => Mux13.IN7
in3[3] => Mux12.IN7
in3[4] => Mux11.IN7
in3[5] => Mux10.IN7
in3[6] => Mux9.IN7
in3[7] => Mux8.IN7
in3[8] => Mux7.IN7
in3[9] => Mux6.IN7
in3[10] => Mux5.IN7
in3[11] => Mux4.IN7
in3[12] => Mux3.IN7
in3[13] => Mux2.IN7
in3[14] => Mux1.IN7
in3[15] => Mux0.IN7
in4[0] => Mux15.IN8
in4[1] => Mux14.IN8
in4[2] => Mux13.IN8
in4[3] => Mux12.IN8
in4[4] => Mux11.IN8
in4[5] => Mux10.IN8
in4[6] => Mux9.IN8
in4[7] => Mux8.IN8
in4[8] => Mux7.IN8
in4[9] => Mux6.IN8
in4[10] => Mux5.IN8
in4[11] => Mux4.IN8
in4[12] => Mux3.IN8
in4[13] => Mux2.IN8
in4[14] => Mux1.IN8
in4[15] => Mux0.IN8
in5[0] => Mux15.IN9
in5[1] => Mux14.IN9
in5[2] => Mux13.IN9
in5[3] => Mux12.IN9
in5[4] => Mux11.IN9
in5[5] => Mux10.IN9
in5[6] => Mux9.IN9
in5[7] => Mux8.IN9
in5[8] => Mux7.IN9
in5[9] => Mux6.IN9
in5[10] => Mux5.IN9
in5[11] => Mux4.IN9
in5[12] => Mux3.IN9
in5[13] => Mux2.IN9
in5[14] => Mux1.IN9
in5[15] => Mux0.IN9
in6[0] => Mux15.IN10
in6[1] => Mux14.IN10
in6[2] => Mux13.IN10
in6[3] => Mux12.IN10
in6[4] => Mux11.IN10
in6[5] => Mux10.IN10
in6[6] => Mux9.IN10
in6[7] => Mux8.IN10
in6[8] => Mux7.IN10
in6[9] => Mux6.IN10
in6[10] => Mux5.IN10
in6[11] => Mux4.IN10
in6[12] => Mux3.IN10
in6[13] => Mux2.IN10
in6[14] => Mux1.IN10
in6[15] => Mux0.IN10


|processor|ALU:Step10|FLAGLOGIC:FLAGCHECK
C14 => V.IN0
C15 => V.IN1
C15 => C.DATAIN
S[0] => Equal0.IN15
S[1] => Equal0.IN14
S[2] => Equal0.IN13
S[3] => Equal0.IN12
S[4] => Equal0.IN11
S[5] => Equal0.IN10
S[6] => Equal0.IN9
S[7] => Equal0.IN8
S[8] => Equal0.IN7
S[9] => Equal0.IN6
S[10] => Equal0.IN5
S[11] => Equal0.IN4
S[12] => Equal0.IN3
S[13] => Equal0.IN2
S[14] => Equal0.IN1
S[15] => N.DATAIN
S[15] => Equal0.IN0


|processor|PS:Step11
N => Nout~reg0.DATAIN
C => Cout~reg0.DATAIN
V => Vout~reg0.DATAIN
Z => Zout~reg0.DATAIN
Clock => Zout~reg0.CLK
Clock => Vout~reg0.CLK
Clock => Cout~reg0.CLK
Clock => Nout~reg0.CLK
reset => Zout~reg0.ACLR
reset => Vout~reg0.ACLR
reset => Cout~reg0.ACLR
reset => Nout~reg0.ACLR
enable => Nout~reg0.ENA
enable => Cout~reg0.ENA
enable => Vout~reg0.ENA
enable => Zout~reg0.ENA


|processor|IR:Step12
IRin[0] => Instruction[0]~reg0.DATAIN
IRin[1] => Instruction[1]~reg0.DATAIN
IRin[2] => Instruction[2]~reg0.DATAIN
IRin[3] => Instruction[3]~reg0.DATAIN
IRin[4] => Instruction[4]~reg0.DATAIN
IRin[5] => Instruction[5]~reg0.DATAIN
IRin[6] => Instruction[6]~reg0.DATAIN
IRin[7] => Instruction[7]~reg0.DATAIN
IRin[8] => Instruction[8]~reg0.DATAIN
IRin[9] => Instruction[9]~reg0.DATAIN
IRin[10] => Instruction[10]~reg0.DATAIN
IRin[11] => Instruction[11]~reg0.DATAIN
IRin[12] => Instruction[12]~reg0.DATAIN
IRin[13] => Instruction[13]~reg0.DATAIN
IRin[14] => Instruction[14]~reg0.DATAIN
IRin[15] => Instruction[15]~reg0.DATAIN
IRin[16] => Instruction[16]~reg0.DATAIN
IRin[17] => Instruction[17]~reg0.DATAIN
IRin[18] => Instruction[18]~reg0.DATAIN
IRin[19] => Instruction[19]~reg0.DATAIN
IRin[20] => Instruction[20]~reg0.DATAIN
IRin[21] => Instruction[21]~reg0.DATAIN
IRin[22] => Instruction[22]~reg0.DATAIN
IRin[23] => Instruction[23]~reg0.DATAIN
reset => Instruction[0]~reg0.ACLR
reset => Instruction[1]~reg0.ACLR
reset => Instruction[2]~reg0.ACLR
reset => Instruction[3]~reg0.ACLR
reset => Instruction[4]~reg0.ACLR
reset => Instruction[5]~reg0.ACLR
reset => Instruction[6]~reg0.ACLR
reset => Instruction[7]~reg0.ACLR
reset => Instruction[8]~reg0.ACLR
reset => Instruction[9]~reg0.ACLR
reset => Instruction[10]~reg0.ACLR
reset => Instruction[11]~reg0.ACLR
reset => Instruction[12]~reg0.ACLR
reset => Instruction[13]~reg0.ACLR
reset => Instruction[14]~reg0.ACLR
reset => Instruction[15]~reg0.ACLR
reset => Instruction[16]~reg0.ACLR
reset => Instruction[17]~reg0.ACLR
reset => Instruction[18]~reg0.ACLR
reset => Instruction[19]~reg0.ACLR
reset => Instruction[20]~reg0.ACLR
reset => Instruction[21]~reg0.ACLR
reset => Instruction[22]~reg0.ACLR
reset => Instruction[23]~reg0.ACLR
Clock => Instruction[0]~reg0.CLK
Clock => Instruction[1]~reg0.CLK
Clock => Instruction[2]~reg0.CLK
Clock => Instruction[3]~reg0.CLK
Clock => Instruction[4]~reg0.CLK
Clock => Instruction[5]~reg0.CLK
Clock => Instruction[6]~reg0.CLK
Clock => Instruction[7]~reg0.CLK
Clock => Instruction[8]~reg0.CLK
Clock => Instruction[9]~reg0.CLK
Clock => Instruction[10]~reg0.CLK
Clock => Instruction[11]~reg0.CLK
Clock => Instruction[12]~reg0.CLK
Clock => Instruction[13]~reg0.CLK
Clock => Instruction[14]~reg0.CLK
Clock => Instruction[15]~reg0.CLK
Clock => Instruction[16]~reg0.CLK
Clock => Instruction[17]~reg0.CLK
Clock => Instruction[18]~reg0.CLK
Clock => Instruction[19]~reg0.CLK
Clock => Instruction[20]~reg0.CLK
Clock => Instruction[21]~reg0.CLK
Clock => Instruction[22]~reg0.CLK
Clock => Instruction[23]~reg0.CLK
enable => Instruction[23]~reg0.ENA
enable => Instruction[22]~reg0.ENA
enable => Instruction[21]~reg0.ENA
enable => Instruction[20]~reg0.ENA
enable => Instruction[19]~reg0.ENA
enable => Instruction[18]~reg0.ENA
enable => Instruction[17]~reg0.ENA
enable => Instruction[16]~reg0.ENA
enable => Instruction[15]~reg0.ENA
enable => Instruction[14]~reg0.ENA
enable => Instruction[13]~reg0.ENA
enable => Instruction[12]~reg0.ENA
enable => Instruction[11]~reg0.ENA
enable => Instruction[10]~reg0.ENA
enable => Instruction[9]~reg0.ENA
enable => Instruction[8]~reg0.ENA
enable => Instruction[7]~reg0.ENA
enable => Instruction[6]~reg0.ENA
enable => Instruction[5]~reg0.ENA
enable => Instruction[4]~reg0.ENA
enable => Instruction[3]~reg0.ENA
enable => Instruction[2]~reg0.ENA
enable => Instruction[1]~reg0.ENA
enable => Instruction[0]~reg0.ENA


|processor|immediate:Step13
immed[0] => immedEx.DATAB
immed[0] => immedEx.DATAA
immed[0] => immedEx.DATAB
immed[1] => immedEx.DATAB
immed[1] => immedEx.DATAA
immed[1] => immedEx.DATAB
immed[2] => immedEx.DATAB
immed[2] => immedEx.DATAA
immed[2] => immedEx.DATAB
immed[3] => immedEx.DATAB
immed[3] => immedEx.DATAA
immed[3] => immedEx.DATAB
immed[4] => immedEx.DATAB
immed[4] => immedEx.DATAA
immed[4] => immedEx.DATAB
immed[5] => immedEx.DATAB
immed[5] => immedEx.DATAA
immed[5] => immedEx.DATAB
immed[6] => immedEx.DATAA
immed[6] => immedEx.DATAA
immed[6] => immedEx.DATAA
immed[6] => immedEx.DATAA
immed[6] => immedEx.DATAA
immed[6] => immedEx.DATAA
immed[6] => immedEx.DATAA
immed[6] => immedEx.DATAA
immed[6] => immedEx.DATAB
extend[0] => Equal0.IN1
extend[0] => Equal1.IN0
extend[1] => Equal0.IN0
extend[1] => Equal1.IN1


|processor|InstructionAddressGenerator:Step14
clock => PC:inst2.clock
clock => PC_Temp:inst4.clock
PC_enable => PC:inst2.enable
aclr => PC:inst2.aclr
aclr => PC_Temp:inst4.aclr
PC_select => MuxPC:inst3.sel
RA[0] => MuxPC:inst3.data0x[0]
RA[1] => MuxPC:inst3.data0x[1]
RA[2] => MuxPC:inst3.data0x[2]
RA[3] => MuxPC:inst3.data0x[3]
RA[4] => MuxPC:inst3.data0x[4]
RA[5] => MuxPC:inst3.data0x[5]
RA[6] => MuxPC:inst3.data0x[6]
RA[7] => MuxPC:inst3.data0x[7]
RA[8] => MuxPC:inst3.data0x[8]
RA[9] => MuxPC:inst3.data0x[9]
RA[10] => MuxPC:inst3.data0x[10]
RA[11] => MuxPC:inst3.data0x[11]
RA[12] => MuxPC:inst3.data0x[12]
RA[13] => MuxPC:inst3.data0x[13]
RA[14] => MuxPC:inst3.data0x[14]
RA[15] => MuxPC:inst3.data0x[15]
INC_select => MuxINC:inst.sel
Immediate[0] => MuxINC:inst.data1x[0]
Immediate[1] => MuxINC:inst.data1x[1]
Immediate[2] => MuxINC:inst.data1x[2]
Immediate[3] => MuxINC:inst.data1x[3]
Immediate[4] => MuxINC:inst.data1x[4]
Immediate[5] => MuxINC:inst.data1x[5]
Immediate[6] => MuxINC:inst.data1x[6]
Immediate[7] => MuxINC:inst.data1x[7]
Immediate[8] => MuxINC:inst.data1x[8]
Immediate[9] => MuxINC:inst.data1x[9]
Immediate[10] => MuxINC:inst.data1x[10]
Immediate[11] => MuxINC:inst.data1x[11]
Immediate[12] => MuxINC:inst.data1x[12]
Immediate[13] => MuxINC:inst.data1x[13]
Immediate[14] => MuxINC:inst.data1x[14]
Immediate[15] => MuxINC:inst.data1x[15]


|processor|InstructionAddressGenerator:Step14|PC:inst2
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
enable => lpm_ff:lpm_ff_component.enable


|processor|InstructionAddressGenerator:Step14|PC:inst2|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[15].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~


|processor|InstructionAddressGenerator:Step14|MuxPC:inst3
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data0x[9] => LPM_MUX:lpm_mux_component.DATA[0][9]
data0x[10] => LPM_MUX:lpm_mux_component.DATA[0][10]
data0x[11] => LPM_MUX:lpm_mux_component.DATA[0][11]
data0x[12] => LPM_MUX:lpm_mux_component.DATA[0][12]
data0x[13] => LPM_MUX:lpm_mux_component.DATA[0][13]
data0x[14] => LPM_MUX:lpm_mux_component.DATA[0][14]
data0x[15] => LPM_MUX:lpm_mux_component.DATA[0][15]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data1x[9] => LPM_MUX:lpm_mux_component.DATA[1][9]
data1x[10] => LPM_MUX:lpm_mux_component.DATA[1][10]
data1x[11] => LPM_MUX:lpm_mux_component.DATA[1][11]
data1x[12] => LPM_MUX:lpm_mux_component.DATA[1][12]
data1x[13] => LPM_MUX:lpm_mux_component.DATA[1][13]
data1x[14] => LPM_MUX:lpm_mux_component.DATA[1][14]
data1x[15] => LPM_MUX:lpm_mux_component.DATA[1][15]
sel => LPM_MUX:lpm_mux_component.SEL[0]


|processor|InstructionAddressGenerator:Step14|MuxPC:inst3|LPM_MUX:lpm_mux_component
data[0][0] => mux_m4e:auto_generated.data[0]
data[0][1] => mux_m4e:auto_generated.data[1]
data[0][2] => mux_m4e:auto_generated.data[2]
data[0][3] => mux_m4e:auto_generated.data[3]
data[0][4] => mux_m4e:auto_generated.data[4]
data[0][5] => mux_m4e:auto_generated.data[5]
data[0][6] => mux_m4e:auto_generated.data[6]
data[0][7] => mux_m4e:auto_generated.data[7]
data[0][8] => mux_m4e:auto_generated.data[8]
data[0][9] => mux_m4e:auto_generated.data[9]
data[0][10] => mux_m4e:auto_generated.data[10]
data[0][11] => mux_m4e:auto_generated.data[11]
data[0][12] => mux_m4e:auto_generated.data[12]
data[0][13] => mux_m4e:auto_generated.data[13]
data[0][14] => mux_m4e:auto_generated.data[14]
data[0][15] => mux_m4e:auto_generated.data[15]
data[1][0] => mux_m4e:auto_generated.data[16]
data[1][1] => mux_m4e:auto_generated.data[17]
data[1][2] => mux_m4e:auto_generated.data[18]
data[1][3] => mux_m4e:auto_generated.data[19]
data[1][4] => mux_m4e:auto_generated.data[20]
data[1][5] => mux_m4e:auto_generated.data[21]
data[1][6] => mux_m4e:auto_generated.data[22]
data[1][7] => mux_m4e:auto_generated.data[23]
data[1][8] => mux_m4e:auto_generated.data[24]
data[1][9] => mux_m4e:auto_generated.data[25]
data[1][10] => mux_m4e:auto_generated.data[26]
data[1][11] => mux_m4e:auto_generated.data[27]
data[1][12] => mux_m4e:auto_generated.data[28]
data[1][13] => mux_m4e:auto_generated.data[29]
data[1][14] => mux_m4e:auto_generated.data[30]
data[1][15] => mux_m4e:auto_generated.data[31]
sel[0] => mux_m4e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~


|processor|InstructionAddressGenerator:Step14|MuxPC:inst3|LPM_MUX:lpm_mux_component|mux_m4e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|processor|InstructionAddressGenerator:Step14|Adder:inst1
dataa[0] => lpm_add_sub:lpm_add_sub_component.dataa[0]
dataa[1] => lpm_add_sub:lpm_add_sub_component.dataa[1]
dataa[2] => lpm_add_sub:lpm_add_sub_component.dataa[2]
dataa[3] => lpm_add_sub:lpm_add_sub_component.dataa[3]
dataa[4] => lpm_add_sub:lpm_add_sub_component.dataa[4]
dataa[5] => lpm_add_sub:lpm_add_sub_component.dataa[5]
dataa[6] => lpm_add_sub:lpm_add_sub_component.dataa[6]
dataa[7] => lpm_add_sub:lpm_add_sub_component.dataa[7]
dataa[8] => lpm_add_sub:lpm_add_sub_component.dataa[8]
dataa[9] => lpm_add_sub:lpm_add_sub_component.dataa[9]
dataa[10] => lpm_add_sub:lpm_add_sub_component.dataa[10]
dataa[11] => lpm_add_sub:lpm_add_sub_component.dataa[11]
dataa[12] => lpm_add_sub:lpm_add_sub_component.dataa[12]
dataa[13] => lpm_add_sub:lpm_add_sub_component.dataa[13]
dataa[14] => lpm_add_sub:lpm_add_sub_component.dataa[14]
dataa[15] => lpm_add_sub:lpm_add_sub_component.dataa[15]
datab[0] => lpm_add_sub:lpm_add_sub_component.datab[0]
datab[1] => lpm_add_sub:lpm_add_sub_component.datab[1]
datab[2] => lpm_add_sub:lpm_add_sub_component.datab[2]
datab[3] => lpm_add_sub:lpm_add_sub_component.datab[3]
datab[4] => lpm_add_sub:lpm_add_sub_component.datab[4]
datab[5] => lpm_add_sub:lpm_add_sub_component.datab[5]
datab[6] => lpm_add_sub:lpm_add_sub_component.datab[6]
datab[7] => lpm_add_sub:lpm_add_sub_component.datab[7]
datab[8] => lpm_add_sub:lpm_add_sub_component.datab[8]
datab[9] => lpm_add_sub:lpm_add_sub_component.datab[9]
datab[10] => lpm_add_sub:lpm_add_sub_component.datab[10]
datab[11] => lpm_add_sub:lpm_add_sub_component.datab[11]
datab[12] => lpm_add_sub:lpm_add_sub_component.datab[12]
datab[13] => lpm_add_sub:lpm_add_sub_component.datab[13]
datab[14] => lpm_add_sub:lpm_add_sub_component.datab[14]
datab[15] => lpm_add_sub:lpm_add_sub_component.datab[15]


|processor|InstructionAddressGenerator:Step14|Adder:inst1|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_rlh:auto_generated.dataa[0]
dataa[1] => add_sub_rlh:auto_generated.dataa[1]
dataa[2] => add_sub_rlh:auto_generated.dataa[2]
dataa[3] => add_sub_rlh:auto_generated.dataa[3]
dataa[4] => add_sub_rlh:auto_generated.dataa[4]
dataa[5] => add_sub_rlh:auto_generated.dataa[5]
dataa[6] => add_sub_rlh:auto_generated.dataa[6]
dataa[7] => add_sub_rlh:auto_generated.dataa[7]
dataa[8] => add_sub_rlh:auto_generated.dataa[8]
dataa[9] => add_sub_rlh:auto_generated.dataa[9]
dataa[10] => add_sub_rlh:auto_generated.dataa[10]
dataa[11] => add_sub_rlh:auto_generated.dataa[11]
dataa[12] => add_sub_rlh:auto_generated.dataa[12]
dataa[13] => add_sub_rlh:auto_generated.dataa[13]
dataa[14] => add_sub_rlh:auto_generated.dataa[14]
dataa[15] => add_sub_rlh:auto_generated.dataa[15]
datab[0] => add_sub_rlh:auto_generated.datab[0]
datab[1] => add_sub_rlh:auto_generated.datab[1]
datab[2] => add_sub_rlh:auto_generated.datab[2]
datab[3] => add_sub_rlh:auto_generated.datab[3]
datab[4] => add_sub_rlh:auto_generated.datab[4]
datab[5] => add_sub_rlh:auto_generated.datab[5]
datab[6] => add_sub_rlh:auto_generated.datab[6]
datab[7] => add_sub_rlh:auto_generated.datab[7]
datab[8] => add_sub_rlh:auto_generated.datab[8]
datab[9] => add_sub_rlh:auto_generated.datab[9]
datab[10] => add_sub_rlh:auto_generated.datab[10]
datab[11] => add_sub_rlh:auto_generated.datab[11]
datab[12] => add_sub_rlh:auto_generated.datab[12]
datab[13] => add_sub_rlh:auto_generated.datab[13]
datab[14] => add_sub_rlh:auto_generated.datab[14]
datab[15] => add_sub_rlh:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~


|processor|InstructionAddressGenerator:Step14|Adder:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_rlh:auto_generated
dataa[0] => op_1.IN30
dataa[1] => op_1.IN28
dataa[2] => op_1.IN26
dataa[3] => op_1.IN24
dataa[4] => op_1.IN22
dataa[5] => op_1.IN20
dataa[6] => op_1.IN18
dataa[7] => op_1.IN16
dataa[8] => op_1.IN14
dataa[9] => op_1.IN12
dataa[10] => op_1.IN10
dataa[11] => op_1.IN8
dataa[12] => op_1.IN6
dataa[13] => op_1.IN4
dataa[14] => op_1.IN2
dataa[15] => op_1.IN0
datab[0] => op_1.IN31
datab[1] => op_1.IN29
datab[2] => op_1.IN27
datab[3] => op_1.IN25
datab[4] => op_1.IN23
datab[5] => op_1.IN21
datab[6] => op_1.IN19
datab[7] => op_1.IN17
datab[8] => op_1.IN15
datab[9] => op_1.IN13
datab[10] => op_1.IN11
datab[11] => op_1.IN9
datab[12] => op_1.IN7
datab[13] => op_1.IN5
datab[14] => op_1.IN3
datab[15] => op_1.IN1


|processor|InstructionAddressGenerator:Step14|MuxINC:inst
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data0x[9] => LPM_MUX:lpm_mux_component.DATA[0][9]
data0x[10] => LPM_MUX:lpm_mux_component.DATA[0][10]
data0x[11] => LPM_MUX:lpm_mux_component.DATA[0][11]
data0x[12] => LPM_MUX:lpm_mux_component.DATA[0][12]
data0x[13] => LPM_MUX:lpm_mux_component.DATA[0][13]
data0x[14] => LPM_MUX:lpm_mux_component.DATA[0][14]
data0x[15] => LPM_MUX:lpm_mux_component.DATA[0][15]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data1x[9] => LPM_MUX:lpm_mux_component.DATA[1][9]
data1x[10] => LPM_MUX:lpm_mux_component.DATA[1][10]
data1x[11] => LPM_MUX:lpm_mux_component.DATA[1][11]
data1x[12] => LPM_MUX:lpm_mux_component.DATA[1][12]
data1x[13] => LPM_MUX:lpm_mux_component.DATA[1][13]
data1x[14] => LPM_MUX:lpm_mux_component.DATA[1][14]
data1x[15] => LPM_MUX:lpm_mux_component.DATA[1][15]
sel => LPM_MUX:lpm_mux_component.SEL[0]


|processor|InstructionAddressGenerator:Step14|MuxINC:inst|LPM_MUX:lpm_mux_component
data[0][0] => mux_m4e:auto_generated.data[0]
data[0][1] => mux_m4e:auto_generated.data[1]
data[0][2] => mux_m4e:auto_generated.data[2]
data[0][3] => mux_m4e:auto_generated.data[3]
data[0][4] => mux_m4e:auto_generated.data[4]
data[0][5] => mux_m4e:auto_generated.data[5]
data[0][6] => mux_m4e:auto_generated.data[6]
data[0][7] => mux_m4e:auto_generated.data[7]
data[0][8] => mux_m4e:auto_generated.data[8]
data[0][9] => mux_m4e:auto_generated.data[9]
data[0][10] => mux_m4e:auto_generated.data[10]
data[0][11] => mux_m4e:auto_generated.data[11]
data[0][12] => mux_m4e:auto_generated.data[12]
data[0][13] => mux_m4e:auto_generated.data[13]
data[0][14] => mux_m4e:auto_generated.data[14]
data[0][15] => mux_m4e:auto_generated.data[15]
data[1][0] => mux_m4e:auto_generated.data[16]
data[1][1] => mux_m4e:auto_generated.data[17]
data[1][2] => mux_m4e:auto_generated.data[18]
data[1][3] => mux_m4e:auto_generated.data[19]
data[1][4] => mux_m4e:auto_generated.data[20]
data[1][5] => mux_m4e:auto_generated.data[21]
data[1][6] => mux_m4e:auto_generated.data[22]
data[1][7] => mux_m4e:auto_generated.data[23]
data[1][8] => mux_m4e:auto_generated.data[24]
data[1][9] => mux_m4e:auto_generated.data[25]
data[1][10] => mux_m4e:auto_generated.data[26]
data[1][11] => mux_m4e:auto_generated.data[27]
data[1][12] => mux_m4e:auto_generated.data[28]
data[1][13] => mux_m4e:auto_generated.data[29]
data[1][14] => mux_m4e:auto_generated.data[30]
data[1][15] => mux_m4e:auto_generated.data[31]
sel[0] => mux_m4e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~


|processor|InstructionAddressGenerator:Step14|MuxINC:inst|LPM_MUX:lpm_mux_component|mux_m4e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|processor|InstructionAddressGenerator:Step14|Const:inst5


|processor|InstructionAddressGenerator:Step14|Const:inst5|lpm_constant:lpm_constant_component


|processor|InstructionAddressGenerator:Step14|PC_Temp:inst4
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]


|processor|InstructionAddressGenerator:Step14|PC_Temp:inst4|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[15].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~


|processor|MUXma:Step15
ma_select => Selector0.IN3
ma_select => Selector1.IN3
ma_select => Selector2.IN3
ma_select => Selector3.IN3
ma_select => Selector4.IN3
ma_select => Selector5.IN3
ma_select => Selector6.IN3
ma_select => Selector7.IN3
ma_select => Selector8.IN3
ma_select => Selector9.IN3
ma_select => Selector10.IN3
ma_select => Selector11.IN3
ma_select => Selector12.IN3
ma_select => Selector13.IN3
ma_select => Selector14.IN3
ma_select => Selector15.IN3
ma_select => Selector0.IN1
ma_select => Selector1.IN1
ma_select => Selector2.IN1
ma_select => Selector3.IN1
ma_select => Selector4.IN1
ma_select => Selector5.IN1
ma_select => Selector6.IN1
ma_select => Selector7.IN1
ma_select => Selector8.IN1
ma_select => Selector9.IN1
ma_select => Selector10.IN1
ma_select => Selector11.IN1
ma_select => Selector12.IN1
ma_select => Selector13.IN1
ma_select => Selector14.IN1
ma_select => Selector15.IN1
RZin[0] => Selector15.IN4
RZin[1] => Selector14.IN4
RZin[2] => Selector13.IN4
RZin[3] => Selector12.IN4
RZin[4] => Selector11.IN4
RZin[5] => Selector10.IN4
RZin[6] => Selector9.IN4
RZin[7] => Selector8.IN4
RZin[8] => Selector7.IN4
RZin[9] => Selector6.IN4
RZin[10] => Selector5.IN4
RZin[11] => Selector4.IN4
RZin[12] => Selector3.IN4
RZin[13] => Selector2.IN4
RZin[14] => Selector1.IN4
RZin[15] => Selector0.IN4
IAGin[0] => Selector15.IN5
IAGin[1] => Selector14.IN5
IAGin[2] => Selector13.IN5
IAGin[3] => Selector12.IN5
IAGin[4] => Selector11.IN5
IAGin[5] => Selector10.IN5
IAGin[6] => Selector9.IN5
IAGin[7] => Selector8.IN5
IAGin[8] => Selector7.IN5
IAGin[9] => Selector6.IN5
IAGin[10] => Selector5.IN5
IAGin[11] => Selector4.IN5
IAGin[12] => Selector3.IN5
IAGin[13] => Selector2.IN5
IAGin[14] => Selector1.IN5
IAGin[15] => Selector0.IN5


|processor|MUXC:Step16
c_select[0] => Mux0.IN2
c_select[0] => Mux1.IN2
c_select[0] => Mux2.IN2
c_select[0] => Mux3.IN2
c_select[1] => Mux0.IN1
c_select[1] => Mux1.IN1
c_select[1] => Mux2.IN1
c_select[1] => Mux3.IN1
Rin[0] => Mux3.IN3
Rin[1] => Mux2.IN3
Rin[2] => Mux1.IN3
Rin[3] => Mux0.IN3
Din[0] => Mux3.IN4
Din[1] => Mux2.IN4
Din[2] => Mux1.IN4
Din[3] => Mux0.IN4
LiReg[0] => Mux3.IN5
LiReg[1] => Mux2.IN5
LiReg[2] => Mux1.IN5
LiReg[3] => Mux0.IN5


|processor|MemoryInterface:Step17
MEM_write => MainMemory:inst.wren
clock => inst1.IN0
Address[0] => MainMemory:inst.address[0]
Address[1] => MainMemory:inst.address[1]
Address[2] => MainMemory:inst.address[2]
Address[3] => MainMemory:inst.address[3]
Address[4] => MainMemory:inst.address[4]
Address[5] => MainMemory:inst.address[5]
Address[6] => MainMemory:inst.address[6]
Address[7] => MainMemory:inst.address[7]
Address[8] => MainMemory:inst.address[8]
Address[9] => MainMemory:inst.address[9]
Address[10] => ~NO_FANOUT~
Address[11] => ~NO_FANOUT~
Address[12] => ~NO_FANOUT~
Address[13] => ~NO_FANOUT~
Address[14] => ~NO_FANOUT~
Address[15] => ~NO_FANOUT~
DataIn[0] => MainMemory:inst.data[0]
DataIn[1] => MainMemory:inst.data[1]
DataIn[2] => MainMemory:inst.data[2]
DataIn[3] => MainMemory:inst.data[3]
DataIn[4] => MainMemory:inst.data[4]
DataIn[5] => MainMemory:inst.data[5]
DataIn[6] => MainMemory:inst.data[6]
DataIn[7] => MainMemory:inst.data[7]
DataIn[8] => MainMemory:inst.data[8]
DataIn[9] => MainMemory:inst.data[9]
DataIn[10] => MainMemory:inst.data[10]
DataIn[11] => MainMemory:inst.data[11]
DataIn[12] => MainMemory:inst.data[12]
DataIn[13] => MainMemory:inst.data[13]
DataIn[14] => MainMemory:inst.data[14]
DataIn[15] => MainMemory:inst.data[15]
DataIn[16] => MainMemory:inst.data[16]
DataIn[17] => MainMemory:inst.data[17]
DataIn[18] => MainMemory:inst.data[18]
DataIn[19] => MainMemory:inst.data[19]
DataIn[20] => MainMemory:inst.data[20]
DataIn[21] => MainMemory:inst.data[21]
DataIn[22] => MainMemory:inst.data[22]
DataIn[23] => MainMemory:inst.data[23]
MEM_read => ~NO_FANOUT~


|processor|MemoryInterface:Step17|Const:inst3


|processor|MemoryInterface:Step17|Const:inst3|lpm_constant:lpm_constant_component


|processor|MemoryInterface:Step17|MainMemory:inst
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
data[16] => altsyncram:altsyncram_component.data_a[16]
data[17] => altsyncram:altsyncram_component.data_a[17]
data[18] => altsyncram:altsyncram_component.data_a[18]
data[19] => altsyncram:altsyncram_component.data_a[19]
data[20] => altsyncram:altsyncram_component.data_a[20]
data[21] => altsyncram:altsyncram_component.data_a[21]
data[22] => altsyncram:altsyncram_component.data_a[22]
data[23] => altsyncram:altsyncram_component.data_a[23]
wren => altsyncram:altsyncram_component.wren_a


|processor|MemoryInterface:Step17|MainMemory:inst|altsyncram:altsyncram_component
wren_a => altsyncram_ghe1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ghe1:auto_generated.data_a[0]
data_a[1] => altsyncram_ghe1:auto_generated.data_a[1]
data_a[2] => altsyncram_ghe1:auto_generated.data_a[2]
data_a[3] => altsyncram_ghe1:auto_generated.data_a[3]
data_a[4] => altsyncram_ghe1:auto_generated.data_a[4]
data_a[5] => altsyncram_ghe1:auto_generated.data_a[5]
data_a[6] => altsyncram_ghe1:auto_generated.data_a[6]
data_a[7] => altsyncram_ghe1:auto_generated.data_a[7]
data_a[8] => altsyncram_ghe1:auto_generated.data_a[8]
data_a[9] => altsyncram_ghe1:auto_generated.data_a[9]
data_a[10] => altsyncram_ghe1:auto_generated.data_a[10]
data_a[11] => altsyncram_ghe1:auto_generated.data_a[11]
data_a[12] => altsyncram_ghe1:auto_generated.data_a[12]
data_a[13] => altsyncram_ghe1:auto_generated.data_a[13]
data_a[14] => altsyncram_ghe1:auto_generated.data_a[14]
data_a[15] => altsyncram_ghe1:auto_generated.data_a[15]
data_a[16] => altsyncram_ghe1:auto_generated.data_a[16]
data_a[17] => altsyncram_ghe1:auto_generated.data_a[17]
data_a[18] => altsyncram_ghe1:auto_generated.data_a[18]
data_a[19] => altsyncram_ghe1:auto_generated.data_a[19]
data_a[20] => altsyncram_ghe1:auto_generated.data_a[20]
data_a[21] => altsyncram_ghe1:auto_generated.data_a[21]
data_a[22] => altsyncram_ghe1:auto_generated.data_a[22]
data_a[23] => altsyncram_ghe1:auto_generated.data_a[23]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ghe1:auto_generated.address_a[0]
address_a[1] => altsyncram_ghe1:auto_generated.address_a[1]
address_a[2] => altsyncram_ghe1:auto_generated.address_a[2]
address_a[3] => altsyncram_ghe1:auto_generated.address_a[3]
address_a[4] => altsyncram_ghe1:auto_generated.address_a[4]
address_a[5] => altsyncram_ghe1:auto_generated.address_a[5]
address_a[6] => altsyncram_ghe1:auto_generated.address_a[6]
address_a[7] => altsyncram_ghe1:auto_generated.address_a[7]
address_a[8] => altsyncram_ghe1:auto_generated.address_a[8]
address_a[9] => altsyncram_ghe1:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ghe1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|processor|MemoryInterface:Step17|MainMemory:inst|altsyncram:altsyncram_component|altsyncram_ghe1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE


|processor|IO_MemoryInterface:Step18
mem_addr[0] => inst14.IN3
mem_addr[0] => MUX3_1:inst.SEL[0]
mem_addr[0] => inst6.IN0
mem_addr[0] => inst15.IN3
mem_addr[0] => inst17.IN3
mem_addr[0] => inst12.IN3
mem_addr[0] => inst3.IN3
mem_addr[1] => inst14.IN0
mem_addr[1] => MUX3_1:inst.SEL[1]
mem_addr[1] => inst13.IN0
mem_addr[1] => inst5.IN0
mem_addr[1] => inst16.IN0
mem_addr[1] => inst17.IN0
mem_addr[1] => inst3.IN0
mem_addr[2] => inst14.IN2
mem_addr[2] => MUX3_1:inst.SEL[2]
mem_addr[2] => inst4.IN0
mem_addr[2] => inst15.IN2
mem_addr[2] => inst16.IN2
mem_addr[2] => inst17.IN2
mem_addr[3] => inst14.IN1
mem_addr[3] => MUX3_1:inst.SEL[3]
mem_addr[3] => inst2.IN0
mem_write => inst14.IN4
mem_write => inst13.IN4
mem_write => inst15.IN4
mem_write => inst16.IN4
mem_write => inst17.IN4
mem_write => inst12.IN4
mem_write => inst3.IN4
clock => inst1.IN0
mem_data[0] => Reg_16:SWITCHES1.data[0]
mem_data[0] => Reg_16:HEX_DISPLAY.data[0]
mem_data[0] => Reg_16:HEX_DISPLAY10.data[0]
mem_data[0] => Reg_16:HEX_DISPLAY8.data[0]
mem_data[0] => Reg_16:HEX_DISPLAY9.data[0]
mem_data[0] => Reg_16:LED.data[0]
mem_data[0] => Reg_16:LED4.data[0]
mem_data[1] => Reg_16:SWITCHES1.data[1]
mem_data[1] => Reg_16:HEX_DISPLAY.data[1]
mem_data[1] => Reg_16:HEX_DISPLAY10.data[1]
mem_data[1] => Reg_16:HEX_DISPLAY8.data[1]
mem_data[1] => Reg_16:HEX_DISPLAY9.data[1]
mem_data[1] => Reg_16:LED.data[1]
mem_data[1] => Reg_16:LED4.data[1]
mem_data[2] => Reg_16:SWITCHES1.data[2]
mem_data[2] => Reg_16:HEX_DISPLAY.data[2]
mem_data[2] => Reg_16:HEX_DISPLAY10.data[2]
mem_data[2] => Reg_16:HEX_DISPLAY8.data[2]
mem_data[2] => Reg_16:HEX_DISPLAY9.data[2]
mem_data[2] => Reg_16:LED.data[2]
mem_data[2] => Reg_16:LED4.data[2]
mem_data[3] => Reg_16:SWITCHES1.data[3]
mem_data[3] => Reg_16:HEX_DISPLAY.data[3]
mem_data[3] => Reg_16:HEX_DISPLAY10.data[3]
mem_data[3] => Reg_16:HEX_DISPLAY8.data[3]
mem_data[3] => Reg_16:HEX_DISPLAY9.data[3]
mem_data[3] => Reg_16:LED.data[3]
mem_data[3] => Reg_16:LED4.data[3]
mem_data[4] => Reg_16:SWITCHES1.data[4]
mem_data[4] => Reg_16:HEX_DISPLAY.data[4]
mem_data[4] => Reg_16:HEX_DISPLAY10.data[4]
mem_data[4] => Reg_16:HEX_DISPLAY8.data[4]
mem_data[4] => Reg_16:HEX_DISPLAY9.data[4]
mem_data[4] => Reg_16:LED.data[4]
mem_data[4] => Reg_16:LED4.data[4]
mem_data[5] => Reg_16:SWITCHES1.data[5]
mem_data[5] => Reg_16:HEX_DISPLAY.data[5]
mem_data[5] => Reg_16:HEX_DISPLAY10.data[5]
mem_data[5] => Reg_16:HEX_DISPLAY8.data[5]
mem_data[5] => Reg_16:HEX_DISPLAY9.data[5]
mem_data[5] => Reg_16:LED.data[5]
mem_data[5] => Reg_16:LED4.data[5]
mem_data[6] => Reg_16:SWITCHES1.data[6]
mem_data[6] => Reg_16:HEX_DISPLAY.data[6]
mem_data[6] => Reg_16:HEX_DISPLAY10.data[6]
mem_data[6] => Reg_16:HEX_DISPLAY8.data[6]
mem_data[6] => Reg_16:HEX_DISPLAY9.data[6]
mem_data[6] => Reg_16:LED.data[6]
mem_data[6] => Reg_16:LED4.data[6]
mem_data[7] => Reg_16:SWITCHES1.data[7]
mem_data[7] => Reg_16:HEX_DISPLAY.data[7]
mem_data[7] => Reg_16:HEX_DISPLAY10.data[7]
mem_data[7] => Reg_16:HEX_DISPLAY8.data[7]
mem_data[7] => Reg_16:HEX_DISPLAY9.data[7]
mem_data[7] => Reg_16:LED.data[7]
mem_data[7] => Reg_16:LED4.data[7]
mem_data[8] => Reg_16:SWITCHES1.data[8]
mem_data[8] => Reg_16:HEX_DISPLAY.data[8]
mem_data[8] => Reg_16:HEX_DISPLAY10.data[8]
mem_data[8] => Reg_16:HEX_DISPLAY8.data[8]
mem_data[8] => Reg_16:HEX_DISPLAY9.data[8]
mem_data[8] => Reg_16:LED.data[8]
mem_data[8] => Reg_16:LED4.data[8]
mem_data[9] => Reg_16:SWITCHES1.data[9]
mem_data[9] => Reg_16:HEX_DISPLAY.data[9]
mem_data[9] => Reg_16:HEX_DISPLAY10.data[9]
mem_data[9] => Reg_16:HEX_DISPLAY8.data[9]
mem_data[9] => Reg_16:HEX_DISPLAY9.data[9]
mem_data[9] => Reg_16:LED.data[9]
mem_data[9] => Reg_16:LED4.data[9]
mem_data[10] => Reg_16:SWITCHES1.data[10]
mem_data[10] => Reg_16:HEX_DISPLAY.data[10]
mem_data[10] => Reg_16:HEX_DISPLAY10.data[10]
mem_data[10] => Reg_16:HEX_DISPLAY8.data[10]
mem_data[10] => Reg_16:HEX_DISPLAY9.data[10]
mem_data[10] => Reg_16:LED.data[10]
mem_data[10] => Reg_16:LED4.data[10]
mem_data[11] => Reg_16:SWITCHES1.data[11]
mem_data[11] => Reg_16:HEX_DISPLAY.data[11]
mem_data[11] => Reg_16:HEX_DISPLAY10.data[11]
mem_data[11] => Reg_16:HEX_DISPLAY8.data[11]
mem_data[11] => Reg_16:HEX_DISPLAY9.data[11]
mem_data[11] => Reg_16:LED.data[11]
mem_data[11] => Reg_16:LED4.data[11]
mem_data[12] => Reg_16:SWITCHES1.data[12]
mem_data[12] => Reg_16:HEX_DISPLAY.data[12]
mem_data[12] => Reg_16:HEX_DISPLAY10.data[12]
mem_data[12] => Reg_16:HEX_DISPLAY8.data[12]
mem_data[12] => Reg_16:HEX_DISPLAY9.data[12]
mem_data[12] => Reg_16:LED.data[12]
mem_data[12] => Reg_16:LED4.data[12]
mem_data[13] => Reg_16:SWITCHES1.data[13]
mem_data[13] => Reg_16:HEX_DISPLAY.data[13]
mem_data[13] => Reg_16:HEX_DISPLAY10.data[13]
mem_data[13] => Reg_16:HEX_DISPLAY8.data[13]
mem_data[13] => Reg_16:HEX_DISPLAY9.data[13]
mem_data[13] => Reg_16:LED.data[13]
mem_data[13] => Reg_16:LED4.data[13]
mem_data[14] => Reg_16:SWITCHES1.data[14]
mem_data[14] => Reg_16:HEX_DISPLAY.data[14]
mem_data[14] => Reg_16:HEX_DISPLAY10.data[14]
mem_data[14] => Reg_16:HEX_DISPLAY8.data[14]
mem_data[14] => Reg_16:HEX_DISPLAY9.data[14]
mem_data[14] => Reg_16:LED.data[14]
mem_data[14] => Reg_16:LED4.data[14]
mem_data[15] => Reg_16:SWITCHES1.data[15]
mem_data[15] => Reg_16:HEX_DISPLAY.data[15]
mem_data[15] => Reg_16:HEX_DISPLAY10.data[15]
mem_data[15] => Reg_16:HEX_DISPLAY8.data[15]
mem_data[15] => Reg_16:HEX_DISPLAY9.data[15]
mem_data[15] => Reg_16:LED.data[15]
mem_data[15] => Reg_16:LED4.data[15]
GPIOIn => Reg_16:PUSH_BUTTON11.data[0]
KEY[0] => Reg_16:PUSH_BUTTON.data[0]
KEY[1] => Reg_16:PUSH_BUTTON.data[1]
KEY[2] => Reg_16:PUSH_BUTTON.data[2]
KEY[3] => Reg_16:PUSH_BUTTON.data[3]
SW[0] => Reg_16:SWITCHES.data[0]
SW[1] => Reg_16:SWITCHES.data[1]
SW[2] => Reg_16:SWITCHES.data[2]
SW[3] => Reg_16:SWITCHES.data[3]
SW[4] => Reg_16:SWITCHES.data[4]
SW[5] => Reg_16:SWITCHES.data[5]
SW[6] => Reg_16:SWITCHES.data[6]
SW[7] => Reg_16:SWITCHES.data[7]
SW[8] => Reg_16:SWITCHES.data[8]
SW[9] => Reg_16:SWITCHES.data[9]


|processor|IO_MemoryInterface:Step18|Reg_16:SWITCHES1
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]


|processor|IO_MemoryInterface:Step18|Reg_16:SWITCHES1|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~


|processor|IO_MemoryInterface:Step18|MUX3_1:inst
PushIn[0] => Mux15.IN13
PushIn[1] => Mux14.IN13
PushIn[2] => Mux13.IN13
PushIn[3] => Mux12.IN13
PushIn[4] => Mux11.IN13
PushIn[5] => Mux10.IN13
PushIn[6] => Mux9.IN13
PushIn[7] => Mux8.IN13
PushIn[8] => Mux7.IN13
PushIn[9] => Mux6.IN13
PushIn[10] => Mux5.IN13
PushIn[11] => Mux4.IN13
PushIn[12] => Mux3.IN13
PushIn[13] => Mux2.IN13
PushIn[14] => Mux1.IN13
PushIn[15] => Mux0.IN13
SwitchIn[0] => Mux15.IN14
SwitchIn[1] => Mux14.IN14
SwitchIn[2] => Mux13.IN14
SwitchIn[3] => Mux12.IN14
SwitchIn[4] => Mux11.IN14
SwitchIn[5] => Mux10.IN14
SwitchIn[6] => Mux9.IN14
SwitchIn[7] => Mux8.IN14
SwitchIn[8] => Mux7.IN14
SwitchIn[9] => Mux6.IN14
SwitchIn[10] => Mux5.IN14
SwitchIn[11] => Mux4.IN14
SwitchIn[12] => Mux3.IN14
SwitchIn[13] => Mux2.IN14
SwitchIn[14] => Mux1.IN14
SwitchIn[15] => Mux0.IN14
GPIOIn[0] => Mux15.IN15
GPIOIn[1] => Mux14.IN15
GPIOIn[2] => Mux13.IN15
GPIOIn[3] => Mux12.IN15
GPIOIn[4] => Mux11.IN15
GPIOIn[5] => Mux10.IN15
GPIOIn[6] => Mux9.IN15
GPIOIn[7] => Mux8.IN15
GPIOIn[8] => Mux7.IN15
GPIOIn[9] => Mux6.IN15
GPIOIn[10] => Mux5.IN15
GPIOIn[11] => Mux4.IN15
GPIOIn[12] => Mux3.IN15
GPIOIn[13] => Mux2.IN15
GPIOIn[14] => Mux1.IN15
GPIOIn[15] => Mux0.IN15
SEL[0] => Mux0.IN19
SEL[0] => Mux1.IN19
SEL[0] => Mux2.IN19
SEL[0] => Mux3.IN19
SEL[0] => Mux4.IN19
SEL[0] => Mux5.IN19
SEL[0] => Mux6.IN19
SEL[0] => Mux7.IN19
SEL[0] => Mux8.IN19
SEL[0] => Mux9.IN19
SEL[0] => Mux10.IN19
SEL[0] => Mux11.IN19
SEL[0] => Mux12.IN19
SEL[0] => Mux13.IN19
SEL[0] => Mux14.IN19
SEL[0] => Mux15.IN19
SEL[1] => Mux0.IN18
SEL[1] => Mux1.IN18
SEL[1] => Mux2.IN18
SEL[1] => Mux3.IN18
SEL[1] => Mux4.IN18
SEL[1] => Mux5.IN18
SEL[1] => Mux6.IN18
SEL[1] => Mux7.IN18
SEL[1] => Mux8.IN18
SEL[1] => Mux9.IN18
SEL[1] => Mux10.IN18
SEL[1] => Mux11.IN18
SEL[1] => Mux12.IN18
SEL[1] => Mux13.IN18
SEL[1] => Mux14.IN18
SEL[1] => Mux15.IN18
SEL[2] => Mux0.IN17
SEL[2] => Mux1.IN17
SEL[2] => Mux2.IN17
SEL[2] => Mux3.IN17
SEL[2] => Mux4.IN17
SEL[2] => Mux5.IN17
SEL[2] => Mux6.IN17
SEL[2] => Mux7.IN17
SEL[2] => Mux8.IN17
SEL[2] => Mux9.IN17
SEL[2] => Mux10.IN17
SEL[2] => Mux11.IN17
SEL[2] => Mux12.IN17
SEL[2] => Mux13.IN17
SEL[2] => Mux14.IN17
SEL[2] => Mux15.IN17
SEL[3] => Mux0.IN16
SEL[3] => Mux1.IN16
SEL[3] => Mux2.IN16
SEL[3] => Mux3.IN16
SEL[3] => Mux4.IN16
SEL[3] => Mux5.IN16
SEL[3] => Mux6.IN16
SEL[3] => Mux7.IN16
SEL[3] => Mux8.IN16
SEL[3] => Mux9.IN16
SEL[3] => Mux10.IN16
SEL[3] => Mux11.IN16
SEL[3] => Mux12.IN16
SEL[3] => Mux13.IN16
SEL[3] => Mux14.IN16
SEL[3] => Mux15.IN16


|processor|IO_MemoryInterface:Step18|Reg_16:PUSH_BUTTON11
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]


|processor|IO_MemoryInterface:Step18|Reg_16:PUSH_BUTTON11|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~


|processor|IO_MemoryInterface:Step18|Reg_16:PUSH_BUTTON
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]


|processor|IO_MemoryInterface:Step18|Reg_16:PUSH_BUTTON|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~


|processor|IO_MemoryInterface:Step18|Reg_16:SWITCHES
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]


|processor|IO_MemoryInterface:Step18|Reg_16:SWITCHES|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~


|processor|IO_MemoryInterface:Step18|Reg_16:HEX_DISPLAY
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]


|processor|IO_MemoryInterface:Step18|Reg_16:HEX_DISPLAY|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~


|processor|IO_MemoryInterface:Step18|Reg_16:HEX_DISPLAY10
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]


|processor|IO_MemoryInterface:Step18|Reg_16:HEX_DISPLAY10|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~


|processor|IO_MemoryInterface:Step18|Reg_16:HEX_DISPLAY8
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]


|processor|IO_MemoryInterface:Step18|Reg_16:HEX_DISPLAY8|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~


|processor|IO_MemoryInterface:Step18|Reg_16:HEX_DISPLAY9
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]


|processor|IO_MemoryInterface:Step18|Reg_16:HEX_DISPLAY9|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~


|processor|IO_MemoryInterface:Step18|Reg_16:LED
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]


|processor|IO_MemoryInterface:Step18|Reg_16:LED|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~


|processor|IO_MemoryInterface:Step18|Reg_16:LED4
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]


|processor|IO_MemoryInterface:Step18|Reg_16:LED4|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~


|processor|MUXmem:Step19
mem_select => Selector0.IN3
mem_select => Selector1.IN3
mem_select => Selector2.IN3
mem_select => Selector3.IN3
mem_select => Selector4.IN3
mem_select => Selector5.IN3
mem_select => Selector6.IN3
mem_select => Selector7.IN3
mem_select => Selector8.IN3
mem_select => Selector9.IN3
mem_select => Selector10.IN3
mem_select => Selector11.IN3
mem_select => Selector12.IN3
mem_select => Selector13.IN3
mem_select => Selector14.IN3
mem_select => Selector15.IN3
mem_select => Selector0.IN1
mem_select => Selector1.IN1
mem_select => Selector2.IN1
mem_select => Selector3.IN1
mem_select => Selector4.IN1
mem_select => Selector5.IN1
mem_select => Selector6.IN1
mem_select => Selector7.IN1
mem_select => Selector8.IN1
mem_select => Selector9.IN1
mem_select => Selector10.IN1
mem_select => Selector11.IN1
mem_select => Selector12.IN1
mem_select => Selector13.IN1
mem_select => Selector14.IN1
mem_select => Selector15.IN1
MemData[0] => Selector15.IN4
MemData[1] => Selector14.IN4
MemData[2] => Selector13.IN4
MemData[3] => Selector12.IN4
MemData[4] => Selector11.IN4
MemData[5] => Selector10.IN4
MemData[6] => Selector9.IN4
MemData[7] => Selector8.IN4
MemData[8] => Selector7.IN4
MemData[9] => Selector6.IN4
MemData[10] => Selector5.IN4
MemData[11] => Selector4.IN4
MemData[12] => Selector3.IN4
MemData[13] => Selector2.IN4
MemData[14] => Selector1.IN4
MemData[15] => Selector0.IN4
IOMemData[0] => Selector15.IN5
IOMemData[1] => Selector14.IN5
IOMemData[2] => Selector13.IN5
IOMemData[3] => Selector12.IN5
IOMemData[4] => Selector11.IN5
IOMemData[5] => Selector10.IN5
IOMemData[6] => Selector9.IN5
IOMemData[7] => Selector8.IN5
IOMemData[8] => Selector7.IN5
IOMemData[9] => Selector6.IN5
IOMemData[10] => Selector5.IN5
IOMemData[11] => Selector4.IN5
IOMemData[12] => Selector3.IN5
IOMemData[13] => Selector2.IN5
IOMemData[14] => Selector1.IN5
IOMemData[15] => Selector0.IN5


