{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699465617734 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699465617734 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov  8 17:46:57 2023 " "Processing started: Wed Nov  8 17:46:57 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699465617734 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699465617734 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cyclicRecCheck_24bitParallel -c cyclicRecCheck_24bitParallel " "Command: quartus_map --read_settings_files=on --write_settings_files=off cyclicRecCheck_24bitParallel -c cyclicRecCheck_24bitParallel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699465617734 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1699465617900 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1699465617900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cyclicRecCheck_24bitParallel.vhd 4 2 " "Found 4 design units, including 2 entities, in source file cyclicRecCheck_24bitParallel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 remainder_algorithm-structure " "Found design unit 1: remainder_algorithm-structure" {  } { { "cyclicRecCheck_24bitParallel.vhd" "" { Text "/home/goncalo/repos/aad_proj_1/cyclicRecCheck_24bitParallel/cyclicRecCheck_24bitParallel.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699465622872 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 cyclicRecCheck_24bitParallel-structure " "Found design unit 2: cyclicRecCheck_24bitParallel-structure" {  } { { "cyclicRecCheck_24bitParallel.vhd" "" { Text "/home/goncalo/repos/aad_proj_1/cyclicRecCheck_24bitParallel/cyclicRecCheck_24bitParallel.vhd" 88 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699465622872 ""} { "Info" "ISGN_ENTITY_NAME" "1 remainder_algorithm " "Found entity 1: remainder_algorithm" {  } { { "cyclicRecCheck_24bitParallel.vhd" "" { Text "/home/goncalo/repos/aad_proj_1/cyclicRecCheck_24bitParallel/cyclicRecCheck_24bitParallel.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699465622872 ""} { "Info" "ISGN_ENTITY_NAME" "2 cyclicRecCheck_24bitParallel " "Found entity 2: cyclicRecCheck_24bitParallel" {  } { { "cyclicRecCheck_24bitParallel.vhd" "" { Text "/home/goncalo/repos/aad_proj_1/cyclicRecCheck_24bitParallel/cyclicRecCheck_24bitParallel.vhd" 83 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699465622872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699465622872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_logic.vhd 6 3 " "Found 6 design units, including 3 entities, in source file basic_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gateAnd2-logicFunction " "Found design unit 1: gateAnd2-logicFunction" {  } { { "basic_logic.vhd" "" { Text "/home/goncalo/repos/aad_proj_1/cyclicRecCheck_24bitParallel/basic_logic.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699465622873 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 gateOr2-logicFunction " "Found design unit 2: gateOr2-logicFunction" {  } { { "basic_logic.vhd" "" { Text "/home/goncalo/repos/aad_proj_1/cyclicRecCheck_24bitParallel/basic_logic.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699465622873 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 gateXOr2-logicFunction " "Found design unit 3: gateXOr2-logicFunction" {  } { { "basic_logic.vhd" "" { Text "/home/goncalo/repos/aad_proj_1/cyclicRecCheck_24bitParallel/basic_logic.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699465622873 ""} { "Info" "ISGN_ENTITY_NAME" "1 gateAnd2 " "Found entity 1: gateAnd2" {  } { { "basic_logic.vhd" "" { Text "/home/goncalo/repos/aad_proj_1/cyclicRecCheck_24bitParallel/basic_logic.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699465622873 ""} { "Info" "ISGN_ENTITY_NAME" "2 gateOr2 " "Found entity 2: gateOr2" {  } { { "basic_logic.vhd" "" { Text "/home/goncalo/repos/aad_proj_1/cyclicRecCheck_24bitParallel/basic_logic.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699465622873 ""} { "Info" "ISGN_ENTITY_NAME" "3 gateXOr2 " "Found entity 3: gateXOr2" {  } { { "basic_logic.vhd" "" { Text "/home/goncalo/repos/aad_proj_1/cyclicRecCheck_24bitParallel/basic_logic.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699465622873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699465622873 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cyclicRecCheck_24bitParallel " "Elaborating entity \"cyclicRecCheck_24bitParallel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1699465622918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "remainder_algorithm remainder_algorithm:remainderAlgo " "Elaborating entity \"remainder_algorithm\" for hierarchy \"remainder_algorithm:remainderAlgo\"" {  } { { "cyclicRecCheck_24bitParallel.vhd" "remainderAlgo" { Text "/home/goncalo/repos/aad_proj_1/cyclicRecCheck_24bitParallel/cyclicRecCheck_24bitParallel.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699465622926 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "output cyclicRecCheck_24bitParallel.vhd(10) " "VHDL Signal Declaration warning at cyclicRecCheck_24bitParallel.vhd(10): used implicit default value for signal \"output\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cyclicRecCheck_24bitParallel.vhd" "" { Text "/home/goncalo/repos/aad_proj_1/cyclicRecCheck_24bitParallel/cyclicRecCheck_24bitParallel.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1699465622927 "|cyclicRecCheck_24bitParallel|remainder_algorithm:remainderAlgo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "l4 cyclicRecCheck_24bitParallel.vhd(17) " "Verilog HDL or VHDL warning at cyclicRecCheck_24bitParallel.vhd(17): object \"l4\" assigned a value but never read" {  } { { "cyclicRecCheck_24bitParallel.vhd" "" { Text "/home/goncalo/repos/aad_proj_1/cyclicRecCheck_24bitParallel/cyclicRecCheck_24bitParallel.vhd" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699465622927 "|cyclicRecCheck_24bitParallel|remainder_algorithm:remainderAlgo"}
{ "Error" "EVRFX_VHDL_ERROR_INDEX_VALUE_IS_OUTSIDE_ARRAY_RANGE" "7 6 downto 0 l3 cyclicRecCheck_24bitParallel.vhd(68) " "VHDL error at cyclicRecCheck_24bitParallel.vhd(68): index value 7 is outside the range (6 downto 0) of object \"l3\"" {  } { { "cyclicRecCheck_24bitParallel.vhd" "" { Text "/home/goncalo/repos/aad_proj_1/cyclicRecCheck_24bitParallel/cyclicRecCheck_24bitParallel.vhd" 68 0 0 } }  } 0 10385 "VHDL error at %4!s!: index value %1!s! is outside the range (%2!s!) of object \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699465622928 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "remainder_algorithm:remainderAlgo " "Can't elaborate user hierarchy \"remainder_algorithm:remainderAlgo\"" {  } { { "cyclicRecCheck_24bitParallel.vhd" "remainderAlgo" { Text "/home/goncalo/repos/aad_proj_1/cyclicRecCheck_24bitParallel/cyclicRecCheck_24bitParallel.vhd" 97 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699465622928 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "468 " "Peak virtual memory: 468 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699465622991 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov  8 17:47:02 2023 " "Processing ended: Wed Nov  8 17:47:02 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699465622991 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699465622991 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699465622991 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699465622991 ""}
