// Seed: 2185463421
module module_0;
  wor id_1 = id_1;
  reg id_2, id_3;
  wire id_4;
  assign id_2 = $display(id_2 & -1, id_1);
  initial @(posedge id_2 or posedge -1'b0 or id_3) id_2 <= id_3;
  wire id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  input wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  always id_11 <= id_5;
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
  assign id_4 = -1;
  assign id_3 = "";
endmodule
