#ifndef __SYSDBG_HWIO_H__
#define __SYSDBG_HWIO_H__
/*
===========================================================================
*/
/**
  @file sysdbg_hwio.h
  @brief Auto-generated HWIO interface include file.

  Reference chip release:
    Amberwing [amberwing_v1.0_p3r64.0]

  This file contains HWIO register definitions for the following modules:
    MPM_WDOGR
    TCSR_REGS
    IMC_CSR
    APCS_HPSS0_HPSS_DBG
    APCS_HPSS1_HPSS_DBG
    APCS_HPSS2_HPSS_DBG
    APCS_HPSS3_HPSS_DBG
    APCS_HPSS4_HPSS_DBG
    APCS_HPSS5_HPSS_DBG
    APCS_HPSS6_HPSS_DBG
    APCS_HPSS7_HPSS_DBG
    AJU_IMC_DEBUG_UI
    APCS_APC[00-23]_APC_APC_STS
    IMC_QTMR_WDT_CTL
    IMC_QTMR_WDT_REF
    GBL_CTRL_CNTR
    APCS_WDC0_QTMR_WDT_CTL
    APCS_WDC1_QTMR_WDT_CTL
    TCSR_WARM_RESET_RETAIN_REGS
    APCS_APC[00-23]_DCVS_APC
    PCC_REG
    AJU_IMC_DEBUG_UI_CS_DEBUG_UI
    CTI4_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB
    IMC_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB
    ETR_ETFETB_ETFETB_CXTMC_F128W64K
    .*CXTMC_F128W64K
    S_GCCMS_REG
    N_GCCMS_REG

  'Include' filters applied:
  'Exclude' filters applied: RESERVED DUMMY
*/
/*
  ===========================================================================

  Copyright (c) 2017 Qualcomm Datacenter Technologies, Inc.
  All Rights Reserved.
  Confidential and Proprietary - Qualcomm Datacenter Technologies, Inc.

  Copyright (c) 2016 Qualcomm Technologies, Inc.
  All Rights Reserved.
  Confidential and Proprietary - Qualcomm Technologies, Inc.

  Export of this technology or software is regulated by the U.S. Government.
  Diversion contrary to U.S. law prohibited.

  All ideas, data and information contained in or disclosed by
  this document are confidential and proprietary information of
  Qualcomm Technologies Incorporated and all rights therein are expressly reserved.
  By accepting this material the recipient agrees that this material
  and the information contained therein are held in confidence and in
  trust and will not be used, copied, reproduced in whole or in part,
  nor its contents revealed in any manner to others without the express
  written permission of Qualcomm Technologies Incorporated.

  ===========================================================================

  $Header: $
  $DateTime: $
  $Author: $

  ===========================================================================
*/

#include <asm/mach/hal/msmhwiobase.h>

/*----------------------------------------------------------------------------
 * MODULE: MPM_WDOGR
 *--------------------------------------------------------------------------*/

#define MPM_WDOGR_REG_BASE                                     (MPM_BASE      + 0x00060000)

#define HWIO_MPM_QTMR_WDT_RR_ADDR                              (MPM_WDOGR_REG_BASE      + 0x00000000)
#define HWIO_MPM_QTMR_WDT_RR_RMSK                              0xffffffff
#define HWIO_MPM_QTMR_WDT_RR_OUT(v)      \
        out_dword(HWIO_MPM_QTMR_WDT_RR_ADDR,v)
#define HWIO_MPM_QTMR_WDT_RR_WRR_BMSK                          0xffffffff
#define HWIO_MPM_QTMR_WDT_RR_WRR_SHFT                                 0x0

#define HWIO_MPM_QTMR_WDT_REF_IIDR_ADDR                        (MPM_WDOGR_REG_BASE      + 0x00000fcc)
#define HWIO_MPM_QTMR_WDT_REF_IIDR_RMSK                        0xffffff7f
#define HWIO_MPM_QTMR_WDT_REF_IIDR_IN          \
        in_dword_masked(HWIO_MPM_QTMR_WDT_REF_IIDR_ADDR, HWIO_MPM_QTMR_WDT_REF_IIDR_RMSK)
#define HWIO_MPM_QTMR_WDT_REF_IIDR_INM(m)      \
        in_dword_masked(HWIO_MPM_QTMR_WDT_REF_IIDR_ADDR, m)
#define HWIO_MPM_QTMR_WDT_REF_IIDR_PDT_ID_BMSK                 0xfff00000
#define HWIO_MPM_QTMR_WDT_REF_IIDR_PDT_ID_SHFT                       0x14
#define HWIO_MPM_QTMR_WDT_REF_IIDR_ARCH_VERSION_BMSK              0xf0000
#define HWIO_MPM_QTMR_WDT_REF_IIDR_ARCH_VERSION_SHFT                 0x10
#define HWIO_MPM_QTMR_WDT_REF_IIDR_IMPL_REV_BMSK                   0xf000
#define HWIO_MPM_QTMR_WDT_REF_IIDR_IMPL_REV_SHFT                      0xc
#define HWIO_MPM_QTMR_WDT_REF_IIDR_JEP_CONT_CODE_BMSK               0xf00
#define HWIO_MPM_QTMR_WDT_REF_IIDR_JEP_CONT_CODE_SHFT                 0x8
#define HWIO_MPM_QTMR_WDT_REF_IIDR_JEP_ID_CODE_BMSK                  0x7f
#define HWIO_MPM_QTMR_WDT_REF_IIDR_JEP_ID_CODE_SHFT                   0x0

#define HWIO_MPM_QTMR_WDT_REF_PIDR2_ADDR                       (MPM_WDOGR_REG_BASE      + 0x00000fe8)
#define HWIO_MPM_QTMR_WDT_REF_PIDR2_RMSK                       0xffffffff
#define HWIO_MPM_QTMR_WDT_REF_PIDR2_IN          \
        in_dword_masked(HWIO_MPM_QTMR_WDT_REF_PIDR2_ADDR, HWIO_MPM_QTMR_WDT_REF_PIDR2_RMSK)
#define HWIO_MPM_QTMR_WDT_REF_PIDR2_INM(m)      \
        in_dword_masked(HWIO_MPM_QTMR_WDT_REF_PIDR2_ADDR, m)
#define HWIO_MPM_QTMR_WDT_REF_PIDR2_PIDR_FLD2_BMSK             0xffffff00
#define HWIO_MPM_QTMR_WDT_REF_PIDR2_PIDR_FLD2_SHFT                    0x8
#define HWIO_MPM_QTMR_WDT_REF_PIDR2_ARCH_VERSION_BMSK                0xf0
#define HWIO_MPM_QTMR_WDT_REF_PIDR2_ARCH_VERSION_SHFT                 0x4
#define HWIO_MPM_QTMR_WDT_REF_PIDR2_PIDR_FLD1_BMSK                    0xf
#define HWIO_MPM_QTMR_WDT_REF_PIDR2_PIDR_FLD1_SHFT                    0x0

#define HWIO_MPM_QTMR_WDT_REF_VERSION_ADDR                     (MPM_WDOGR_REG_BASE      + 0x00000fd0)
#define HWIO_MPM_QTMR_WDT_REF_VERSION_RMSK                     0xffffffff
#define HWIO_MPM_QTMR_WDT_REF_VERSION_IN          \
        in_dword_masked(HWIO_MPM_QTMR_WDT_REF_VERSION_ADDR, HWIO_MPM_QTMR_WDT_REF_VERSION_RMSK)
#define HWIO_MPM_QTMR_WDT_REF_VERSION_INM(m)      \
        in_dword_masked(HWIO_MPM_QTMR_WDT_REF_VERSION_ADDR, m)
#define HWIO_MPM_QTMR_WDT_REF_VERSION_MAJOR_BMSK               0xf0000000
#define HWIO_MPM_QTMR_WDT_REF_VERSION_MAJOR_SHFT                     0x1c
#define HWIO_MPM_QTMR_WDT_REF_VERSION_MINOR_BMSK                0xfff0000
#define HWIO_MPM_QTMR_WDT_REF_VERSION_MINOR_SHFT                     0x10
#define HWIO_MPM_QTMR_WDT_REF_VERSION_STEP_BMSK                    0xffff
#define HWIO_MPM_QTMR_WDT_REF_VERSION_STEP_SHFT                       0x0

/*----------------------------------------------------------------------------
 * MODULE: TCSR_REGS
 *--------------------------------------------------------------------------*/

#define TCSR_REGS_REG_BASE                                                (CORE_TOP_CSR_BASE      + 0x00010000)

#define HWIO_TCSR_XPU2_NSEC_INTR_MAP0_REG_ADDR                            (TCSR_REGS_REG_BASE      + 0x00000000)
#define HWIO_TCSR_XPU2_NSEC_INTR_MAP0_REG_RMSK                            0xfffffdff
#define HWIO_TCSR_XPU2_NSEC_INTR_MAP0_REG_IN          \
        in_dword_masked(HWIO_TCSR_XPU2_NSEC_INTR_MAP0_REG_ADDR, HWIO_TCSR_XPU2_NSEC_INTR_MAP0_REG_RMSK)
#define HWIO_TCSR_XPU2_NSEC_INTR_MAP0_REG_INM(m)      \
        in_dword_masked(HWIO_TCSR_XPU2_NSEC_INTR_MAP0_REG_ADDR, m)
#define HWIO_TCSR_XPU2_NSEC_INTR_MAP0_REG_EC_XPU2_BMSK                    0x80000000
#define HWIO_TCSR_XPU2_NSEC_INTR_MAP0_REG_EC_XPU2_SHFT                          0x1f
#define HWIO_TCSR_XPU2_NSEC_INTR_MAP0_REG_IMEM_BMSK                       0x40000000
#define HWIO_TCSR_XPU2_NSEC_INTR_MAP0_REG_IMEM_SHFT                             0x1e
#define HWIO_TCSR_XPU2_NSEC_INTR_MAP0_REG_QDSS_BMSK                       0x20000000
#define HWIO_TCSR_XPU2_NSEC_INTR_MAP0_REG_QDSS_SHFT                             0x1d
#define HWIO_TCSR_XPU2_NSEC_INTR_MAP0_REG_MPM_BMSK                        0x10000000
#define HWIO_TCSR_XPU2_NSEC_INTR_MAP0_REG_MPM_SHFT                              0x1c
#define HWIO_TCSR_XPU2_NSEC_INTR_MAP0_REG_MESSAGE_RAM_BMSK                 0x8000000
#define HWIO_TCSR_XPU2_NSEC_INTR_MAP0_REG_MESSAGE_RAM_SHFT                      0x1b
#define HWIO_TCSR_XPU2_NSEC_INTR_MAP0_REG_PMIC_ARB_2_BMSK                  0x4000000
#define HWIO_TCSR_XPU2_NSEC_INTR_MAP0_REG_PMIC_ARB_2_SHFT                       0x1a
#define HWIO_TCSR_XPU2_NSEC_INTR_MAP0_REG_PMIC_ARB_1_BMSK                  0x2000000
#define HWIO_TCSR_XPU2_NSEC_INTR_MAP0_REG_PMIC_ARB_1_SHFT                       0x19
#define HWIO_TCSR_XPU2_NSEC_INTR_MAP0_REG_PMIC_ARB_0_BMSK                  0x1000000
#define HWIO_TCSR_XPU2_NSEC_INTR_MAP0_REG_PMIC_ARB_0_SHFT                       0x18
#define HWIO_TCSR_XPU2_NSEC_INTR_MAP0_REG_FAN_TACH_BMSK                     0x800000
#define HWIO_TCSR_XPU2_NSEC_INTR_MAP0_REG_FAN_TACH_SHFT                         0x17
#define HWIO_TCSR_XPU2_NSEC_INTR_MAP0_REG_SECURITY_CONTROL_BMSK             0x400000
#define HWIO_TCSR_XPU2_NSEC_INTR_MAP0_REG_SECURITY_CONTROL_SHFT                 0x16
#define HWIO_TCSR_XPU2_NSEC_INTR_MAP0_REG_TLMM_BMSK                         0x200000
#define HWIO_TCSR_XPU2_NSEC_INTR_MAP0_REG_TLMM_SHFT                             0x15
#define HWIO_TCSR_XPU2_NSEC_INTR_MAP0_REG_CORE_TOP_CSR_BMSK                 0x100000
#define HWIO_TCSR_XPU2_NSEC_INTR_MAP0_REG_CORE_TOP_CSR_SHFT                     0x14
#define HWIO_TCSR_XPU2_NSEC_INTR_MAP0_REG_GCCMW_BMSK                         0x80000
#define HWIO_TCSR_XPU2_NSEC_INTR_MAP0_REG_GCCMW_SHFT                            0x13
#define HWIO_TCSR_XPU2_NSEC_INTR_MAP0_REG_GCCE_BMSK                          0x40000
#define HWIO_TCSR_XPU2_NSEC_INTR_MAP0_REG_GCCE_SHFT                             0x12
#define HWIO_TCSR_XPU2_NSEC_INTR_MAP0_REG_GCC_MS_S_BMSK                      0x20000
#define HWIO_TCSR_XPU2_NSEC_INTR_MAP0_REG_GCC_MS_S_SHFT                         0x11
#define HWIO_TCSR_XPU2_NSEC_INTR_MAP0_REG_GCC_MS_N_BMSK                      0x10000
#define HWIO_TCSR_XPU2_NSEC_INTR_MAP0_REG_GCC_MS_N_SHFT                         0x10
#define HWIO_TCSR_XPU2_NSEC_INTR_MAP0_REG_EMAC_SS_BMSK                        0x8000
#define HWIO_TCSR_XPU2_NSEC_INTR_MAP0_REG_EMAC_SS_SHFT                           0xf
#define HWIO_TCSR_XPU2_NSEC_INTR_MAP0_REG_HM_SS_BMSK                          0x4000
#define HWIO_TCSR_XPU2_NSEC_INTR_MAP0_REG_HM_SS_SHFT                             0xe
#define HWIO_TCSR_XPU2_NSEC_INTR_MAP0_REG_IMC_SS_BMSK                         0x2000
#define HWIO_TCSR_XPU2_NSEC_INTR_MAP0_REG_IMC_SS_SHFT                            0xd
#define HWIO_TCSR_XPU2_NSEC_INTR_MAP0_REG_PERIPH_SS_BMSK                      0x1000
#define HWIO_TCSR_XPU2_NSEC_INTR_MAP0_REG_PERIPH_SS_SHFT                         0xc
#define HWIO_TCSR_XPU2_NSEC_INTR_MAP0_REG_HDMA_SS_BMSK                         0x800
#define HWIO_TCSR_XPU2_NSEC_INTR_MAP0_REG_HDMA_SS_SHFT                           0xb
#define HWIO_TCSR_XPU2_NSEC_INTR_MAP0_REG_CRYPTO_SS_BMSK                       0x400
#define HWIO_TCSR_XPU2_NSEC_INTR_MAP0_REG_CRYPTO_SS_SHFT                         0xa
#define HWIO_TCSR_XPU2_NSEC_INTR_MAP0_REG_MDDR_SS_5_BMSK                       0x100
#define HWIO_TCSR_XPU2_NSEC_INTR_MAP0_REG_MDDR_SS_5_SHFT                         0x8
#define HWIO_TCSR_XPU2_NSEC_INTR_MAP0_REG_MDDR_SS_4_BMSK                        0x80
#define HWIO_TCSR_XPU2_NSEC_INTR_MAP0_REG_MDDR_SS_4_SHFT                         0x7
#define HWIO_TCSR_XPU2_NSEC_INTR_MAP0_REG_MDDR_SS_3_BMSK                        0x40
#define HWIO_TCSR_XPU2_NSEC_INTR_MAP0_REG_MDDR_SS_3_SHFT                         0x6
#define HWIO_TCSR_XPU2_NSEC_INTR_MAP0_REG_MDDR_SS_2_BMSK                        0x20
#define HWIO_TCSR_XPU2_NSEC_INTR_MAP0_REG_MDDR_SS_2_SHFT                         0x5
#define HWIO_TCSR_XPU2_NSEC_INTR_MAP0_REG_MDDR_SS_1_BMSK                        0x10
#define HWIO_TCSR_XPU2_NSEC_INTR_MAP0_REG_MDDR_SS_1_SHFT                         0x4
#define HWIO_TCSR_XPU2_NSEC_INTR_MAP0_REG_MDDR_SS_0_BMSK                         0x8
#define HWIO_TCSR_XPU2_NSEC_INTR_MAP0_REG_MDDR_SS_0_SHFT                         0x3
#define HWIO_TCSR_XPU2_NSEC_INTR_MAP0_REG_PCIE_SS_1_BMSK                         0x4
#define HWIO_TCSR_XPU2_NSEC_INTR_MAP0_REG_PCIE_SS_1_SHFT                         0x2
#define HWIO_TCSR_XPU2_NSEC_INTR_MAP0_REG_PCIE_SS_0_BMSK                         0x2
#define HWIO_TCSR_XPU2_NSEC_INTR_MAP0_REG_PCIE_SS_0_SHFT                         0x1
#define HWIO_TCSR_XPU2_NSEC_INTR_MAP0_REG_SATA_SS_BMSK                           0x1
#define HWIO_TCSR_XPU2_NSEC_INTR_MAP0_REG_SATA_SS_SHFT                           0x0

#define HWIO_TCSR_XPU2_NSEC_INTR_MAP1_REG_ADDR                            (TCSR_REGS_REG_BASE      + 0x00000004)
#define HWIO_TCSR_XPU2_NSEC_INTR_MAP1_REG_RMSK                                 0x1ff
#define HWIO_TCSR_XPU2_NSEC_INTR_MAP1_REG_IN          \
        in_dword_masked(HWIO_TCSR_XPU2_NSEC_INTR_MAP1_REG_ADDR, HWIO_TCSR_XPU2_NSEC_INTR_MAP1_REG_RMSK)
#define HWIO_TCSR_XPU2_NSEC_INTR_MAP1_REG_INM(m)      \
        in_dword_masked(HWIO_TCSR_XPU2_NSEC_INTR_MAP1_REG_ADDR, m)
#define HWIO_TCSR_XPU2_NSEC_INTR_MAP1_REG_SPHY1_XPU2_MPU_BMSK                   0x40
#define HWIO_TCSR_XPU2_NSEC_INTR_MAP1_REG_SPHY1_XPU2_MPU_SHFT                    0x6
#define HWIO_TCSR_XPU2_NSEC_INTR_MAP1_REG_SPHY0_XPU2_MPU_BMSK                   0x20
#define HWIO_TCSR_XPU2_NSEC_INTR_MAP1_REG_SPHY0_XPU2_MPU_SHFT                    0x5
#define HWIO_TCSR_XPU2_NSEC_INTR_MAP1_REG_NSFPB_XPU2_MPU_BMSK                   0x10
#define HWIO_TCSR_XPU2_NSEC_INTR_MAP1_REG_NSFPB_XPU2_MPU_SHFT                    0x4
#define HWIO_TCSR_XPU2_NSEC_INTR_MAP1_REG_NSFPB_XPU2_APU_BMSK                    0x8
#define HWIO_TCSR_XPU2_NSEC_INTR_MAP1_REG_NSFPB_XPU2_APU_SHFT                    0x3
#define HWIO_TCSR_XPU2_NSEC_INTR_MAP1_REG_WSFPB_XPU2_MPU_BMSK                    0x4
#define HWIO_TCSR_XPU2_NSEC_INTR_MAP1_REG_WSFPB_XPU2_MPU_SHFT                    0x2
#define HWIO_TCSR_XPU2_NSEC_INTR_MAP1_REG_WSFPB_XPU2_APU_BMSK                    0x2
#define HWIO_TCSR_XPU2_NSEC_INTR_MAP1_REG_WSFPB_XPU2_APU_SHFT                    0x1
#define HWIO_TCSR_XPU2_NSEC_INTR_MAP1_REG_CFG_XPU2_BMSK                          0x1
#define HWIO_TCSR_XPU2_NSEC_INTR_MAP1_REG_CFG_XPU2_SHFT                          0x0

#define HWIO_TCSR_VMIDMT_NSECCFG_INTR_MAP_REG_ADDR                        (TCSR_REGS_REG_BASE      + 0x00000008)
#define HWIO_TCSR_VMIDMT_NSECCFG_INTR_MAP_REG_RMSK                              0xff
#define HWIO_TCSR_VMIDMT_NSECCFG_INTR_MAP_REG_IN          \
        in_dword_masked(HWIO_TCSR_VMIDMT_NSECCFG_INTR_MAP_REG_ADDR, HWIO_TCSR_VMIDMT_NSECCFG_INTR_MAP_REG_RMSK)
#define HWIO_TCSR_VMIDMT_NSECCFG_INTR_MAP_REG_INM(m)      \
        in_dword_masked(HWIO_TCSR_VMIDMT_NSECCFG_INTR_MAP_REG_ADDR, m)
#define HWIO_TCSR_VMIDMT_NSECCFG_INTR_MAP_REG_QDSS_TRACE_BMSK                   0x20
#define HWIO_TCSR_VMIDMT_NSECCFG_INTR_MAP_REG_QDSS_TRACE_SHFT                    0x5
#define HWIO_TCSR_VMIDMT_NSECCFG_INTR_MAP_REG_QDSS_DAP_BMSK                     0x10
#define HWIO_TCSR_VMIDMT_NSECCFG_INTR_MAP_REG_QDSS_DAP_SHFT                      0x4
#define HWIO_TCSR_VMIDMT_NSECCFG_INTR_MAP_REG_QDSS_BAM_BMSK                      0x8
#define HWIO_TCSR_VMIDMT_NSECCFG_INTR_MAP_REG_QDSS_BAM_SHFT                      0x3
#define HWIO_TCSR_VMIDMT_NSECCFG_INTR_MAP_REG_CRYPTO_SS_BMSK                     0x4
#define HWIO_TCSR_VMIDMT_NSECCFG_INTR_MAP_REG_CRYPTO_SS_SHFT                     0x2
#define HWIO_TCSR_VMIDMT_NSECCFG_INTR_MAP_REG_EMAC_SS_BMSK                       0x2
#define HWIO_TCSR_VMIDMT_NSECCFG_INTR_MAP_REG_EMAC_SS_SHFT                       0x1
#define HWIO_TCSR_VMIDMT_NSECCFG_INTR_MAP_REG_PERIPH_SS_BMSK                     0x1
#define HWIO_TCSR_VMIDMT_NSECCFG_INTR_MAP_REG_PERIPH_SS_SHFT                     0x0

#define HWIO_TCSR_VMIDMT_NSECCL_INTR_MAP_REG_ADDR                         (TCSR_REGS_REG_BASE      + 0x0000000c)
#define HWIO_TCSR_VMIDMT_NSECCL_INTR_MAP_REG_RMSK                               0xff
#define HWIO_TCSR_VMIDMT_NSECCL_INTR_MAP_REG_IN          \
        in_dword_masked(HWIO_TCSR_VMIDMT_NSECCL_INTR_MAP_REG_ADDR, HWIO_TCSR_VMIDMT_NSECCL_INTR_MAP_REG_RMSK)
#define HWIO_TCSR_VMIDMT_NSECCL_INTR_MAP_REG_INM(m)      \
        in_dword_masked(HWIO_TCSR_VMIDMT_NSECCL_INTR_MAP_REG_ADDR, m)
#define HWIO_TCSR_VMIDMT_NSECCL_INTR_MAP_REG_QDSS_TRACE_BMSK                    0x20
#define HWIO_TCSR_VMIDMT_NSECCL_INTR_MAP_REG_QDSS_TRACE_SHFT                     0x5
#define HWIO_TCSR_VMIDMT_NSECCL_INTR_MAP_REG_QDSS_DAP_BMSK                      0x10
#define HWIO_TCSR_VMIDMT_NSECCL_INTR_MAP_REG_QDSS_DAP_SHFT                       0x4
#define HWIO_TCSR_VMIDMT_NSECCL_INTR_MAP_REG_QDSS_BAM_BMSK                       0x8
#define HWIO_TCSR_VMIDMT_NSECCL_INTR_MAP_REG_QDSS_BAM_SHFT                       0x3
#define HWIO_TCSR_VMIDMT_NSECCL_INTR_MAP_REG_CRYPTO_SS_BMSK                      0x4
#define HWIO_TCSR_VMIDMT_NSECCL_INTR_MAP_REG_CRYPTO_SS_SHFT                      0x2
#define HWIO_TCSR_VMIDMT_NSECCL_INTR_MAP_REG_EMAC_SS_BMSK                        0x2
#define HWIO_TCSR_VMIDMT_NSECCL_INTR_MAP_REG_EMAC_SS_SHFT                        0x1
#define HWIO_TCSR_VMIDMT_NSECCL_INTR_MAP_REG_PERIPH_SS_BMSK                      0x1
#define HWIO_TCSR_VMIDMT_NSECCL_INTR_MAP_REG_PERIPH_SS_SHFT                      0x0

#define HWIO_TCSR_TPDA_INTR_MAP_REG_ADDR                                  (TCSR_REGS_REG_BASE      + 0x00000010)
#define HWIO_TCSR_TPDA_INTR_MAP_REG_RMSK                                    0x1fffff
#define HWIO_TCSR_TPDA_INTR_MAP_REG_IN          \
        in_dword_masked(HWIO_TCSR_TPDA_INTR_MAP_REG_ADDR, HWIO_TCSR_TPDA_INTR_MAP_REG_RMSK)
#define HWIO_TCSR_TPDA_INTR_MAP_REG_INM(m)      \
        in_dword_masked(HWIO_TCSR_TPDA_INTR_MAP_REG_ADDR, m)
#define HWIO_TCSR_TPDA_INTR_MAP_REG_PERIPH_SS_BMSK                           0x40000
#define HWIO_TCSR_TPDA_INTR_MAP_REG_PERIPH_SS_SHFT                              0x12
#define HWIO_TCSR_TPDA_INTR_MAP_REG_EMAC_SS_BMSK                             0x20000
#define HWIO_TCSR_TPDA_INTR_MAP_REG_EMAC_SS_SHFT                                0x11
#define HWIO_TCSR_TPDA_INTR_MAP_REG_DEBUG_AJU_CPU_EVENTS_SE_BMSK             0x10000
#define HWIO_TCSR_TPDA_INTR_MAP_REG_DEBUG_AJU_CPU_EVENTS_SE_SHFT                0x10
#define HWIO_TCSR_TPDA_INTR_MAP_REG_DEBUG_AJU_CPU_EVENTS_SW_BMSK              0x8000
#define HWIO_TCSR_TPDA_INTR_MAP_REG_DEBUG_AJU_CPU_EVENTS_SW_SHFT                 0xf
#define HWIO_TCSR_TPDA_INTR_MAP_REG_DEBUG_AJU_CPU_EVENTS_NE_BMSK              0x4000
#define HWIO_TCSR_TPDA_INTR_MAP_REG_DEBUG_AJU_CPU_EVENTS_NE_SHFT                 0xe
#define HWIO_TCSR_TPDA_INTR_MAP_REG_DEBUG_AJU_CPU_EVENTS_NW_BMSK              0x2000
#define HWIO_TCSR_TPDA_INTR_MAP_REG_DEBUG_AJU_CPU_EVENTS_NW_SHFT                 0xd
#define HWIO_TCSR_TPDA_INTR_MAP_REG_DEBUG_AJU_DDR_5_BMSK                      0x1000
#define HWIO_TCSR_TPDA_INTR_MAP_REG_DEBUG_AJU_DDR_5_SHFT                         0xc
#define HWIO_TCSR_TPDA_INTR_MAP_REG_DEBUG_AJU_DDR_4_BMSK                       0x800
#define HWIO_TCSR_TPDA_INTR_MAP_REG_DEBUG_AJU_DDR_4_SHFT                         0xb
#define HWIO_TCSR_TPDA_INTR_MAP_REG_DEBUG_AJU_DDR_3_BMSK                       0x400
#define HWIO_TCSR_TPDA_INTR_MAP_REG_DEBUG_AJU_DDR_3_SHFT                         0xa
#define HWIO_TCSR_TPDA_INTR_MAP_REG_DEBUG_AJU_DDR_2_BMSK                       0x200
#define HWIO_TCSR_TPDA_INTR_MAP_REG_DEBUG_AJU_DDR_2_SHFT                         0x9
#define HWIO_TCSR_TPDA_INTR_MAP_REG_DEBUG_AJU_DDR_1_BMSK                       0x100
#define HWIO_TCSR_TPDA_INTR_MAP_REG_DEBUG_AJU_DDR_1_SHFT                         0x8
#define HWIO_TCSR_TPDA_INTR_MAP_REG_DEBUG_AJU_DDR_0_BMSK                        0x80
#define HWIO_TCSR_TPDA_INTR_MAP_REG_DEBUG_AJU_DDR_0_SHFT                         0x7
#define HWIO_TCSR_TPDA_INTR_MAP_REG_DEBUG_AJU_WEST_1_BMSK                       0x40
#define HWIO_TCSR_TPDA_INTR_MAP_REG_DEBUG_AJU_WEST_1_SHFT                        0x6
#define HWIO_TCSR_TPDA_INTR_MAP_REG_CRYPTO_SS_BMSK                              0x20
#define HWIO_TCSR_TPDA_INTR_MAP_REG_CRYPTO_SS_SHFT                               0x5
#define HWIO_TCSR_TPDA_INTR_MAP_REG_HDMA_SS_BMSK                                0x10
#define HWIO_TCSR_TPDA_INTR_MAP_REG_HDMA_SS_SHFT                                 0x4
#define HWIO_TCSR_TPDA_INTR_MAP_REG_IMC_SS_BMSK                                  0x8
#define HWIO_TCSR_TPDA_INTR_MAP_REG_IMC_SS_SHFT                                  0x3
#define HWIO_TCSR_TPDA_INTR_MAP_REG_SATA_SS_BMSK                                 0x4
#define HWIO_TCSR_TPDA_INTR_MAP_REG_SATA_SS_SHFT                                 0x2
#define HWIO_TCSR_TPDA_INTR_MAP_REG_PCIE_SS_1_BMSK                               0x2
#define HWIO_TCSR_TPDA_INTR_MAP_REG_PCIE_SS_1_SHFT                               0x1
#define HWIO_TCSR_TPDA_INTR_MAP_REG_PCIE_SS_0_BMSK                               0x1
#define HWIO_TCSR_TPDA_INTR_MAP_REG_PCIE_SS_0_SHFT                               0x0

#define HWIO_TCSR_HMSS_SU_PMON_INTR_MAP_REG_ADDR                          (TCSR_REGS_REG_BASE      + 0x00000018)
#define HWIO_TCSR_HMSS_SU_PMON_INTR_MAP_REG_RMSK                          0x9fffffff
#define HWIO_TCSR_HMSS_SU_PMON_INTR_MAP_REG_IN          \
        in_dword_masked(HWIO_TCSR_HMSS_SU_PMON_INTR_MAP_REG_ADDR, HWIO_TCSR_HMSS_SU_PMON_INTR_MAP_REG_RMSK)
#define HWIO_TCSR_HMSS_SU_PMON_INTR_MAP_REG_INM(m)      \
        in_dword_masked(HWIO_TCSR_HMSS_SU_PMON_INTR_MAP_REG_ADDR, m)
#define HWIO_TCSR_HMSS_SU_PMON_INTR_MAP_REG_MCSU_5_BMSK                   0x10000000
#define HWIO_TCSR_HMSS_SU_PMON_INTR_MAP_REG_MCSU_5_SHFT                         0x1c
#define HWIO_TCSR_HMSS_SU_PMON_INTR_MAP_REG_MCSU_4_BMSK                    0x8000000
#define HWIO_TCSR_HMSS_SU_PMON_INTR_MAP_REG_MCSU_4_SHFT                         0x1b
#define HWIO_TCSR_HMSS_SU_PMON_INTR_MAP_REG_MCSU_3_BMSK                    0x4000000
#define HWIO_TCSR_HMSS_SU_PMON_INTR_MAP_REG_MCSU_3_SHFT                         0x1a
#define HWIO_TCSR_HMSS_SU_PMON_INTR_MAP_REG_MCSU_2_BMSK                    0x2000000
#define HWIO_TCSR_HMSS_SU_PMON_INTR_MAP_REG_MCSU_2_SHFT                         0x19
#define HWIO_TCSR_HMSS_SU_PMON_INTR_MAP_REG_MCSU_1_BMSK                    0x1000000
#define HWIO_TCSR_HMSS_SU_PMON_INTR_MAP_REG_MCSU_1_SHFT                         0x18
#define HWIO_TCSR_HMSS_SU_PMON_INTR_MAP_REG_MCSU_0_BMSK                     0x800000
#define HWIO_TCSR_HMSS_SU_PMON_INTR_MAP_REG_MCSU_0_SHFT                         0x17
#define HWIO_TCSR_HMSS_SU_PMON_INTR_MAP_REG_MBSU_11_BMSK                    0x400000
#define HWIO_TCSR_HMSS_SU_PMON_INTR_MAP_REG_MBSU_11_SHFT                        0x16
#define HWIO_TCSR_HMSS_SU_PMON_INTR_MAP_REG_MBSU_10_BMSK                    0x200000
#define HWIO_TCSR_HMSS_SU_PMON_INTR_MAP_REG_MBSU_10_SHFT                        0x15
#define HWIO_TCSR_HMSS_SU_PMON_INTR_MAP_REG_MBSU_9_BMSK                     0x100000
#define HWIO_TCSR_HMSS_SU_PMON_INTR_MAP_REG_MBSU_9_SHFT                         0x14
#define HWIO_TCSR_HMSS_SU_PMON_INTR_MAP_REG_MBSU_8_BMSK                      0x80000
#define HWIO_TCSR_HMSS_SU_PMON_INTR_MAP_REG_MBSU_8_SHFT                         0x13
#define HWIO_TCSR_HMSS_SU_PMON_INTR_MAP_REG_MBSU_7_BMSK                      0x40000
#define HWIO_TCSR_HMSS_SU_PMON_INTR_MAP_REG_MBSU_7_SHFT                         0x12
#define HWIO_TCSR_HMSS_SU_PMON_INTR_MAP_REG_MBSU_6_BMSK                      0x20000
#define HWIO_TCSR_HMSS_SU_PMON_INTR_MAP_REG_MBSU_6_SHFT                         0x11
#define HWIO_TCSR_HMSS_SU_PMON_INTR_MAP_REG_MBSU_5_BMSK                      0x10000
#define HWIO_TCSR_HMSS_SU_PMON_INTR_MAP_REG_MBSU_5_SHFT                         0x10
#define HWIO_TCSR_HMSS_SU_PMON_INTR_MAP_REG_MBSU_4_BMSK                       0x8000
#define HWIO_TCSR_HMSS_SU_PMON_INTR_MAP_REG_MBSU_4_SHFT                          0xf
#define HWIO_TCSR_HMSS_SU_PMON_INTR_MAP_REG_MBSU_3_BMSK                       0x4000
#define HWIO_TCSR_HMSS_SU_PMON_INTR_MAP_REG_MBSU_3_SHFT                          0xe
#define HWIO_TCSR_HMSS_SU_PMON_INTR_MAP_REG_MBSU_2_BMSK                       0x2000
#define HWIO_TCSR_HMSS_SU_PMON_INTR_MAP_REG_MBSU_2_SHFT                          0xd
#define HWIO_TCSR_HMSS_SU_PMON_INTR_MAP_REG_MBSU_1_BMSK                       0x1000
#define HWIO_TCSR_HMSS_SU_PMON_INTR_MAP_REG_MBSU_1_SHFT                          0xc
#define HWIO_TCSR_HMSS_SU_PMON_INTR_MAP_REG_MBSU_0_BMSK                        0x800
#define HWIO_TCSR_HMSS_SU_PMON_INTR_MAP_REG_MBSU_0_SHFT                          0xb
#define HWIO_TCSR_HMSS_SU_PMON_INTR_MAP_REG_DMSU_5_BMSK                        0x400
#define HWIO_TCSR_HMSS_SU_PMON_INTR_MAP_REG_DMSU_5_SHFT                          0xa
#define HWIO_TCSR_HMSS_SU_PMON_INTR_MAP_REG_DMSU_4_BMSK                        0x200
#define HWIO_TCSR_HMSS_SU_PMON_INTR_MAP_REG_DMSU_4_SHFT                          0x9
#define HWIO_TCSR_HMSS_SU_PMON_INTR_MAP_REG_DMSU_3_BMSK                        0x100
#define HWIO_TCSR_HMSS_SU_PMON_INTR_MAP_REG_DMSU_3_SHFT                          0x8
#define HWIO_TCSR_HMSS_SU_PMON_INTR_MAP_REG_DMSU_2_BMSK                         0x80
#define HWIO_TCSR_HMSS_SU_PMON_INTR_MAP_REG_DMSU_2_SHFT                          0x7
#define HWIO_TCSR_HMSS_SU_PMON_INTR_MAP_REG_DMSU_1_BMSK                         0x40
#define HWIO_TCSR_HMSS_SU_PMON_INTR_MAP_REG_DMSU_1_SHFT                          0x6
#define HWIO_TCSR_HMSS_SU_PMON_INTR_MAP_REG_DMSU_0_BMSK                         0x20
#define HWIO_TCSR_HMSS_SU_PMON_INTR_MAP_REG_DMSU_0_SHFT                          0x5
#define HWIO_TCSR_HMSS_SU_PMON_INTR_MAP_REG_PBSU_4_BMSK                         0x10
#define HWIO_TCSR_HMSS_SU_PMON_INTR_MAP_REG_PBSU_4_SHFT                          0x4
#define HWIO_TCSR_HMSS_SU_PMON_INTR_MAP_REG_PBSU_3_BMSK                          0x8
#define HWIO_TCSR_HMSS_SU_PMON_INTR_MAP_REG_PBSU_3_SHFT                          0x3
#define HWIO_TCSR_HMSS_SU_PMON_INTR_MAP_REG_PBSU_2_BMSK                          0x4
#define HWIO_TCSR_HMSS_SU_PMON_INTR_MAP_REG_PBSU_2_SHFT                          0x2
#define HWIO_TCSR_HMSS_SU_PMON_INTR_MAP_REG_PBSU_1_BMSK                          0x2
#define HWIO_TCSR_HMSS_SU_PMON_INTR_MAP_REG_PBSU_1_SHFT                          0x1
#define HWIO_TCSR_HMSS_SU_PMON_INTR_MAP_REG_PBSU_0_BMSK                          0x1
#define HWIO_TCSR_HMSS_SU_PMON_INTR_MAP_REG_PBSU_0_SHFT                          0x0

#define HWIO_TCSR_HMSS_SU_ERROR_INTR_MAP_REG_ADDR                         (TCSR_REGS_REG_BASE      + 0x0000001c)
#define HWIO_TCSR_HMSS_SU_ERROR_INTR_MAP_REG_RMSK                         0xffffffff
#define HWIO_TCSR_HMSS_SU_ERROR_INTR_MAP_REG_IN          \
        in_dword_masked(HWIO_TCSR_HMSS_SU_ERROR_INTR_MAP_REG_ADDR, HWIO_TCSR_HMSS_SU_ERROR_INTR_MAP_REG_RMSK)
#define HWIO_TCSR_HMSS_SU_ERROR_INTR_MAP_REG_INM(m)      \
        in_dword_masked(HWIO_TCSR_HMSS_SU_ERROR_INTR_MAP_REG_ADDR, m)
#define HWIO_TCSR_HMSS_SU_ERROR_INTR_MAP_REG_TRSU_1_BMSK                  0x40000000
#define HWIO_TCSR_HMSS_SU_ERROR_INTR_MAP_REG_TRSU_1_SHFT                        0x1e
#define HWIO_TCSR_HMSS_SU_ERROR_INTR_MAP_REG_TRSU_0_BMSK                  0x20000000
#define HWIO_TCSR_HMSS_SU_ERROR_INTR_MAP_REG_TRSU_0_SHFT                        0x1d
#define HWIO_TCSR_HMSS_SU_ERROR_INTR_MAP_REG_MCSU_5_BMSK                  0x10000000
#define HWIO_TCSR_HMSS_SU_ERROR_INTR_MAP_REG_MCSU_5_SHFT                        0x1c
#define HWIO_TCSR_HMSS_SU_ERROR_INTR_MAP_REG_MCSU_4_BMSK                   0x8000000
#define HWIO_TCSR_HMSS_SU_ERROR_INTR_MAP_REG_MCSU_4_SHFT                        0x1b
#define HWIO_TCSR_HMSS_SU_ERROR_INTR_MAP_REG_MCSU_3_BMSK                   0x4000000
#define HWIO_TCSR_HMSS_SU_ERROR_INTR_MAP_REG_MCSU_3_SHFT                        0x1a
#define HWIO_TCSR_HMSS_SU_ERROR_INTR_MAP_REG_MCSU_2_BMSK                   0x2000000
#define HWIO_TCSR_HMSS_SU_ERROR_INTR_MAP_REG_MCSU_2_SHFT                        0x19
#define HWIO_TCSR_HMSS_SU_ERROR_INTR_MAP_REG_MCSU_1_BMSK                   0x1000000
#define HWIO_TCSR_HMSS_SU_ERROR_INTR_MAP_REG_MCSU_1_SHFT                        0x18
#define HWIO_TCSR_HMSS_SU_ERROR_INTR_MAP_REG_MCSU_0_BMSK                    0x800000
#define HWIO_TCSR_HMSS_SU_ERROR_INTR_MAP_REG_MCSU_0_SHFT                        0x17
#define HWIO_TCSR_HMSS_SU_ERROR_INTR_MAP_REG_MBSU_11_BMSK                   0x400000
#define HWIO_TCSR_HMSS_SU_ERROR_INTR_MAP_REG_MBSU_11_SHFT                       0x16
#define HWIO_TCSR_HMSS_SU_ERROR_INTR_MAP_REG_MBSU_10_BMSK                   0x200000
#define HWIO_TCSR_HMSS_SU_ERROR_INTR_MAP_REG_MBSU_10_SHFT                       0x15
#define HWIO_TCSR_HMSS_SU_ERROR_INTR_MAP_REG_MBSU_9_BMSK                    0x100000
#define HWIO_TCSR_HMSS_SU_ERROR_INTR_MAP_REG_MBSU_9_SHFT                        0x14
#define HWIO_TCSR_HMSS_SU_ERROR_INTR_MAP_REG_MBSU_8_BMSK                     0x80000
#define HWIO_TCSR_HMSS_SU_ERROR_INTR_MAP_REG_MBSU_8_SHFT                        0x13
#define HWIO_TCSR_HMSS_SU_ERROR_INTR_MAP_REG_MBSU_7_BMSK                     0x40000
#define HWIO_TCSR_HMSS_SU_ERROR_INTR_MAP_REG_MBSU_7_SHFT                        0x12
#define HWIO_TCSR_HMSS_SU_ERROR_INTR_MAP_REG_MBSU_6_BMSK                     0x20000
#define HWIO_TCSR_HMSS_SU_ERROR_INTR_MAP_REG_MBSU_6_SHFT                        0x11
#define HWIO_TCSR_HMSS_SU_ERROR_INTR_MAP_REG_MBSU_5_BMSK                     0x10000
#define HWIO_TCSR_HMSS_SU_ERROR_INTR_MAP_REG_MBSU_5_SHFT                        0x10
#define HWIO_TCSR_HMSS_SU_ERROR_INTR_MAP_REG_MBSU_4_BMSK                      0x8000
#define HWIO_TCSR_HMSS_SU_ERROR_INTR_MAP_REG_MBSU_4_SHFT                         0xf
#define HWIO_TCSR_HMSS_SU_ERROR_INTR_MAP_REG_MBSU_3_BMSK                      0x4000
#define HWIO_TCSR_HMSS_SU_ERROR_INTR_MAP_REG_MBSU_3_SHFT                         0xe
#define HWIO_TCSR_HMSS_SU_ERROR_INTR_MAP_REG_MBSU_2_BMSK                      0x2000
#define HWIO_TCSR_HMSS_SU_ERROR_INTR_MAP_REG_MBSU_2_SHFT                         0xd
#define HWIO_TCSR_HMSS_SU_ERROR_INTR_MAP_REG_MBSU_1_BMSK                      0x1000
#define HWIO_TCSR_HMSS_SU_ERROR_INTR_MAP_REG_MBSU_1_SHFT                         0xc
#define HWIO_TCSR_HMSS_SU_ERROR_INTR_MAP_REG_MBSU_0_BMSK                       0x800
#define HWIO_TCSR_HMSS_SU_ERROR_INTR_MAP_REG_MBSU_0_SHFT                         0xb
#define HWIO_TCSR_HMSS_SU_ERROR_INTR_MAP_REG_DMSU_5_BMSK                       0x400
#define HWIO_TCSR_HMSS_SU_ERROR_INTR_MAP_REG_DMSU_5_SHFT                         0xa
#define HWIO_TCSR_HMSS_SU_ERROR_INTR_MAP_REG_DMSU_4_BMSK                       0x200
#define HWIO_TCSR_HMSS_SU_ERROR_INTR_MAP_REG_DMSU_4_SHFT                         0x9
#define HWIO_TCSR_HMSS_SU_ERROR_INTR_MAP_REG_DMSU_3_BMSK                       0x100
#define HWIO_TCSR_HMSS_SU_ERROR_INTR_MAP_REG_DMSU_3_SHFT                         0x8
#define HWIO_TCSR_HMSS_SU_ERROR_INTR_MAP_REG_DMSU_2_BMSK                        0x80
#define HWIO_TCSR_HMSS_SU_ERROR_INTR_MAP_REG_DMSU_2_SHFT                         0x7
#define HWIO_TCSR_HMSS_SU_ERROR_INTR_MAP_REG_DMSU_1_BMSK                        0x40
#define HWIO_TCSR_HMSS_SU_ERROR_INTR_MAP_REG_DMSU_1_SHFT                         0x6
#define HWIO_TCSR_HMSS_SU_ERROR_INTR_MAP_REG_DMSU_0_BMSK                        0x20
#define HWIO_TCSR_HMSS_SU_ERROR_INTR_MAP_REG_DMSU_0_SHFT                         0x5
#define HWIO_TCSR_HMSS_SU_ERROR_INTR_MAP_REG_PBSU_4_BMSK                        0x10
#define HWIO_TCSR_HMSS_SU_ERROR_INTR_MAP_REG_PBSU_4_SHFT                         0x4
#define HWIO_TCSR_HMSS_SU_ERROR_INTR_MAP_REG_PBSU_3_BMSK                         0x8
#define HWIO_TCSR_HMSS_SU_ERROR_INTR_MAP_REG_PBSU_3_SHFT                         0x3
#define HWIO_TCSR_HMSS_SU_ERROR_INTR_MAP_REG_PBSU_2_BMSK                         0x4
#define HWIO_TCSR_HMSS_SU_ERROR_INTR_MAP_REG_PBSU_2_SHFT                         0x2
#define HWIO_TCSR_HMSS_SU_ERROR_INTR_MAP_REG_PBSU_1_BMSK                         0x2
#define HWIO_TCSR_HMSS_SU_ERROR_INTR_MAP_REG_PBSU_1_SHFT                         0x1
#define HWIO_TCSR_HMSS_SU_ERROR_INTR_MAP_REG_PBSU_0_BMSK                         0x1
#define HWIO_TCSR_HMSS_SU_ERROR_INTR_MAP_REG_PBSU_0_SHFT                         0x0

#define HWIO_TCSR_HMSS_L3_INFO_INTR_MAP_REG_ADDR                          (TCSR_REGS_REG_BASE      + 0x00000020)
#define HWIO_TCSR_HMSS_L3_INFO_INTR_MAP_REG_RMSK                              0x3fff
#define HWIO_TCSR_HMSS_L3_INFO_INTR_MAP_REG_IN          \
        in_dword_masked(HWIO_TCSR_HMSS_L3_INFO_INTR_MAP_REG_ADDR, HWIO_TCSR_HMSS_L3_INFO_INTR_MAP_REG_RMSK)
#define HWIO_TCSR_HMSS_L3_INFO_INTR_MAP_REG_INM(m)      \
        in_dword_masked(HWIO_TCSR_HMSS_L3_INFO_INTR_MAP_REG_ADDR, m)
#define HWIO_TCSR_HMSS_L3_INFO_INTR_MAP_REG_L3U_11_BMSK                        0x800
#define HWIO_TCSR_HMSS_L3_INFO_INTR_MAP_REG_L3U_11_SHFT                          0xb
#define HWIO_TCSR_HMSS_L3_INFO_INTR_MAP_REG_L3U_10_BMSK                        0x400
#define HWIO_TCSR_HMSS_L3_INFO_INTR_MAP_REG_L3U_10_SHFT                          0xa
#define HWIO_TCSR_HMSS_L3_INFO_INTR_MAP_REG_L3U_9_BMSK                         0x200
#define HWIO_TCSR_HMSS_L3_INFO_INTR_MAP_REG_L3U_9_SHFT                           0x9
#define HWIO_TCSR_HMSS_L3_INFO_INTR_MAP_REG_L3U_8_BMSK                         0x100
#define HWIO_TCSR_HMSS_L3_INFO_INTR_MAP_REG_L3U_8_SHFT                           0x8
#define HWIO_TCSR_HMSS_L3_INFO_INTR_MAP_REG_L3U_7_BMSK                          0x80
#define HWIO_TCSR_HMSS_L3_INFO_INTR_MAP_REG_L3U_7_SHFT                           0x7
#define HWIO_TCSR_HMSS_L3_INFO_INTR_MAP_REG_L3U_6_BMSK                          0x40
#define HWIO_TCSR_HMSS_L3_INFO_INTR_MAP_REG_L3U_6_SHFT                           0x6
#define HWIO_TCSR_HMSS_L3_INFO_INTR_MAP_REG_L3U_5_BMSK                          0x20
#define HWIO_TCSR_HMSS_L3_INFO_INTR_MAP_REG_L3U_5_SHFT                           0x5
#define HWIO_TCSR_HMSS_L3_INFO_INTR_MAP_REG_L3U_4_BMSK                          0x10
#define HWIO_TCSR_HMSS_L3_INFO_INTR_MAP_REG_L3U_4_SHFT                           0x4
#define HWIO_TCSR_HMSS_L3_INFO_INTR_MAP_REG_L3U_3_BMSK                           0x8
#define HWIO_TCSR_HMSS_L3_INFO_INTR_MAP_REG_L3U_3_SHFT                           0x3
#define HWIO_TCSR_HMSS_L3_INFO_INTR_MAP_REG_L3U_2_BMSK                           0x4
#define HWIO_TCSR_HMSS_L3_INFO_INTR_MAP_REG_L3U_2_SHFT                           0x2
#define HWIO_TCSR_HMSS_L3_INFO_INTR_MAP_REG_L3U_1_BMSK                           0x2
#define HWIO_TCSR_HMSS_L3_INFO_INTR_MAP_REG_L3U_1_SHFT                           0x1
#define HWIO_TCSR_HMSS_L3_INFO_INTR_MAP_REG_L3U_0_BMSK                           0x1
#define HWIO_TCSR_HMSS_L3_INFO_INTR_MAP_REG_L3U_0_SHFT                           0x0

#define HWIO_TCSR_HMSS_L3_PMON_INTR_MAP_REG_ADDR                          (TCSR_REGS_REG_BASE      + 0x00000024)
#define HWIO_TCSR_HMSS_L3_PMON_INTR_MAP_REG_RMSK                              0x3fff
#define HWIO_TCSR_HMSS_L3_PMON_INTR_MAP_REG_IN          \
        in_dword_masked(HWIO_TCSR_HMSS_L3_PMON_INTR_MAP_REG_ADDR, HWIO_TCSR_HMSS_L3_PMON_INTR_MAP_REG_RMSK)
#define HWIO_TCSR_HMSS_L3_PMON_INTR_MAP_REG_INM(m)      \
        in_dword_masked(HWIO_TCSR_HMSS_L3_PMON_INTR_MAP_REG_ADDR, m)
#define HWIO_TCSR_HMSS_L3_PMON_INTR_MAP_REG_L3U_11_BMSK                        0x800
#define HWIO_TCSR_HMSS_L3_PMON_INTR_MAP_REG_L3U_11_SHFT                          0xb
#define HWIO_TCSR_HMSS_L3_PMON_INTR_MAP_REG_L3U_10_BMSK                        0x400
#define HWIO_TCSR_HMSS_L3_PMON_INTR_MAP_REG_L3U_10_SHFT                          0xa
#define HWIO_TCSR_HMSS_L3_PMON_INTR_MAP_REG_L3U_9_BMSK                         0x200
#define HWIO_TCSR_HMSS_L3_PMON_INTR_MAP_REG_L3U_9_SHFT                           0x9
#define HWIO_TCSR_HMSS_L3_PMON_INTR_MAP_REG_L3U_8_BMSK                         0x100
#define HWIO_TCSR_HMSS_L3_PMON_INTR_MAP_REG_L3U_8_SHFT                           0x8
#define HWIO_TCSR_HMSS_L3_PMON_INTR_MAP_REG_L3U_7_BMSK                          0x80
#define HWIO_TCSR_HMSS_L3_PMON_INTR_MAP_REG_L3U_7_SHFT                           0x7
#define HWIO_TCSR_HMSS_L3_PMON_INTR_MAP_REG_L3U_6_BMSK                          0x40
#define HWIO_TCSR_HMSS_L3_PMON_INTR_MAP_REG_L3U_6_SHFT                           0x6
#define HWIO_TCSR_HMSS_L3_PMON_INTR_MAP_REG_L3U_5_BMSK                          0x20
#define HWIO_TCSR_HMSS_L3_PMON_INTR_MAP_REG_L3U_5_SHFT                           0x5
#define HWIO_TCSR_HMSS_L3_PMON_INTR_MAP_REG_L3U_4_BMSK                          0x10
#define HWIO_TCSR_HMSS_L3_PMON_INTR_MAP_REG_L3U_4_SHFT                           0x4
#define HWIO_TCSR_HMSS_L3_PMON_INTR_MAP_REG_L3U_3_BMSK                           0x8
#define HWIO_TCSR_HMSS_L3_PMON_INTR_MAP_REG_L3U_3_SHFT                           0x3
#define HWIO_TCSR_HMSS_L3_PMON_INTR_MAP_REG_L3U_2_BMSK                           0x4
#define HWIO_TCSR_HMSS_L3_PMON_INTR_MAP_REG_L3U_2_SHFT                           0x2
#define HWIO_TCSR_HMSS_L3_PMON_INTR_MAP_REG_L3U_1_BMSK                           0x2
#define HWIO_TCSR_HMSS_L3_PMON_INTR_MAP_REG_L3U_1_SHFT                           0x1
#define HWIO_TCSR_HMSS_L3_PMON_INTR_MAP_REG_L3U_0_BMSK                           0x1
#define HWIO_TCSR_HMSS_L3_PMON_INTR_MAP_REG_L3U_0_SHFT                           0x0

#define HWIO_TCSR_HMSS_L3_ERROR_INTR_MAP_REG_ADDR                         (TCSR_REGS_REG_BASE      + 0x00000028)
#define HWIO_TCSR_HMSS_L3_ERROR_INTR_MAP_REG_RMSK                             0x3fff
#define HWIO_TCSR_HMSS_L3_ERROR_INTR_MAP_REG_IN          \
        in_dword_masked(HWIO_TCSR_HMSS_L3_ERROR_INTR_MAP_REG_ADDR, HWIO_TCSR_HMSS_L3_ERROR_INTR_MAP_REG_RMSK)
#define HWIO_TCSR_HMSS_L3_ERROR_INTR_MAP_REG_INM(m)      \
        in_dword_masked(HWIO_TCSR_HMSS_L3_ERROR_INTR_MAP_REG_ADDR, m)
#define HWIO_TCSR_HMSS_L3_ERROR_INTR_MAP_REG_L3U_11_BMSK                       0x800
#define HWIO_TCSR_HMSS_L3_ERROR_INTR_MAP_REG_L3U_11_SHFT                         0xb
#define HWIO_TCSR_HMSS_L3_ERROR_INTR_MAP_REG_L3U_10_BMSK                       0x400
#define HWIO_TCSR_HMSS_L3_ERROR_INTR_MAP_REG_L3U_10_SHFT                         0xa
#define HWIO_TCSR_HMSS_L3_ERROR_INTR_MAP_REG_L3U_9_BMSK                        0x200
#define HWIO_TCSR_HMSS_L3_ERROR_INTR_MAP_REG_L3U_9_SHFT                          0x9
#define HWIO_TCSR_HMSS_L3_ERROR_INTR_MAP_REG_L3U_8_BMSK                        0x100
#define HWIO_TCSR_HMSS_L3_ERROR_INTR_MAP_REG_L3U_8_SHFT                          0x8
#define HWIO_TCSR_HMSS_L3_ERROR_INTR_MAP_REG_L3U_7_BMSK                         0x80
#define HWIO_TCSR_HMSS_L3_ERROR_INTR_MAP_REG_L3U_7_SHFT                          0x7
#define HWIO_TCSR_HMSS_L3_ERROR_INTR_MAP_REG_L3U_6_BMSK                         0x40
#define HWIO_TCSR_HMSS_L3_ERROR_INTR_MAP_REG_L3U_6_SHFT                          0x6
#define HWIO_TCSR_HMSS_L3_ERROR_INTR_MAP_REG_L3U_5_BMSK                         0x20
#define HWIO_TCSR_HMSS_L3_ERROR_INTR_MAP_REG_L3U_5_SHFT                          0x5
#define HWIO_TCSR_HMSS_L3_ERROR_INTR_MAP_REG_L3U_4_BMSK                         0x10
#define HWIO_TCSR_HMSS_L3_ERROR_INTR_MAP_REG_L3U_4_SHFT                          0x4
#define HWIO_TCSR_HMSS_L3_ERROR_INTR_MAP_REG_L3U_3_BMSK                          0x8
#define HWIO_TCSR_HMSS_L3_ERROR_INTR_MAP_REG_L3U_3_SHFT                          0x3
#define HWIO_TCSR_HMSS_L3_ERROR_INTR_MAP_REG_L3U_2_BMSK                          0x4
#define HWIO_TCSR_HMSS_L3_ERROR_INTR_MAP_REG_L3U_2_SHFT                          0x2
#define HWIO_TCSR_HMSS_L3_ERROR_INTR_MAP_REG_L3U_1_BMSK                          0x2
#define HWIO_TCSR_HMSS_L3_ERROR_INTR_MAP_REG_L3U_1_SHFT                          0x1
#define HWIO_TCSR_HMSS_L3_ERROR_INTR_MAP_REG_L3U_0_BMSK                          0x1
#define HWIO_TCSR_HMSS_L3_ERROR_INTR_MAP_REG_L3U_0_SHFT                          0x0

#define HWIO_TCSR_SFPB_INTR_MAP_REG_ADDR                                  (TCSR_REGS_REG_BASE      + 0x0000002c)
#define HWIO_TCSR_SFPB_INTR_MAP_REG_RMSK                                     0x3fff8
#define HWIO_TCSR_SFPB_INTR_MAP_REG_IN          \
        in_dword_masked(HWIO_TCSR_SFPB_INTR_MAP_REG_ADDR, HWIO_TCSR_SFPB_INTR_MAP_REG_RMSK)
#define HWIO_TCSR_SFPB_INTR_MAP_REG_INM(m)      \
        in_dword_masked(HWIO_TCSR_SFPB_INTR_MAP_REG_ADDR, m)
#define HWIO_TCSR_SFPB_INTR_MAP_REG_HMSS_WEST_BMSK                            0x8000
#define HWIO_TCSR_SFPB_INTR_MAP_REG_HMSS_WEST_SHFT                               0xf
#define HWIO_TCSR_SFPB_INTR_MAP_REG_HMSS_SW_BMSK                              0x4000
#define HWIO_TCSR_SFPB_INTR_MAP_REG_HMSS_SW_SHFT                                 0xe
#define HWIO_TCSR_SFPB_INTR_MAP_REG_HMSS_SE_BMSK                              0x2000
#define HWIO_TCSR_SFPB_INTR_MAP_REG_HMSS_SE_SHFT                                 0xd
#define HWIO_TCSR_SFPB_INTR_MAP_REG_HMSS_NW_BMSK                              0x1000
#define HWIO_TCSR_SFPB_INTR_MAP_REG_HMSS_NW_SHFT                                 0xc
#define HWIO_TCSR_SFPB_INTR_MAP_REG_HMSS_NE_BMSK                               0x800
#define HWIO_TCSR_SFPB_INTR_MAP_REG_HMSS_NE_SHFT                                 0xb
#define HWIO_TCSR_SFPB_INTR_MAP_REG_SFPB_SOUTHEAST_BMSK                        0x400
#define HWIO_TCSR_SFPB_INTR_MAP_REG_SFPB_SOUTHEAST_SHFT                          0xa
#define HWIO_TCSR_SFPB_INTR_MAP_REG_SFPB_WEST_BMSK                             0x200
#define HWIO_TCSR_SFPB_INTR_MAP_REG_SFPB_WEST_SHFT                               0x9
#define HWIO_TCSR_SFPB_INTR_MAP_REG_SFPB_SOUTH_2_BMSK                          0x100
#define HWIO_TCSR_SFPB_INTR_MAP_REG_SFPB_SOUTH_2_SHFT                            0x8
#define HWIO_TCSR_SFPB_INTR_MAP_REG_SFPB_SOUTH_1_BMSK                           0x80
#define HWIO_TCSR_SFPB_INTR_MAP_REG_SFPB_SOUTH_1_SHFT                            0x7
#define HWIO_TCSR_SFPB_INTR_MAP_REG_SFPB_NORTH_2_BMSK                           0x40
#define HWIO_TCSR_SFPB_INTR_MAP_REG_SFPB_NORTH_2_SHFT                            0x6
#define HWIO_TCSR_SFPB_INTR_MAP_REG_SFPB_NORTH_1_BMSK                           0x20
#define HWIO_TCSR_SFPB_INTR_MAP_REG_SFPB_NORTH_1_SHFT                            0x5
#define HWIO_TCSR_SFPB_INTR_MAP_REG_SFPB_PCIE_SS_1_BMSK                         0x10
#define HWIO_TCSR_SFPB_INTR_MAP_REG_SFPB_PCIE_SS_1_SHFT                          0x4
#define HWIO_TCSR_SFPB_INTR_MAP_REG_SFPB_PCIE_SS_0_BMSK                          0x8
#define HWIO_TCSR_SFPB_INTR_MAP_REG_SFPB_PCIE_SS_0_SHFT                          0x3

#define HWIO_TCSR_VBU_INTR_MAP_REG_ADDR                                   (TCSR_REGS_REG_BASE      + 0x00000030)
#define HWIO_TCSR_VBU_INTR_MAP_REG_RMSK                                         0xfe
#define HWIO_TCSR_VBU_INTR_MAP_REG_IN          \
        in_dword_masked(HWIO_TCSR_VBU_INTR_MAP_REG_ADDR, HWIO_TCSR_VBU_INTR_MAP_REG_RMSK)
#define HWIO_TCSR_VBU_INTR_MAP_REG_INM(m)      \
        in_dword_masked(HWIO_TCSR_VBU_INTR_MAP_REG_ADDR, m)
#define HWIO_TCSR_VBU_INTR_MAP_REG_CHIP_TOP_BMSK                                0x20
#define HWIO_TCSR_VBU_INTR_MAP_REG_CHIP_TOP_SHFT                                 0x5
#define HWIO_TCSR_VBU_INTR_MAP_REG_VBU_PCIE_SS_1_BMSK                           0x10
#define HWIO_TCSR_VBU_INTR_MAP_REG_VBU_PCIE_SS_1_SHFT                            0x4
#define HWIO_TCSR_VBU_INTR_MAP_REG_VBU_PCIE_SS_0_BMSK                            0x8
#define HWIO_TCSR_VBU_INTR_MAP_REG_VBU_PCIE_SS_0_SHFT                            0x3
#define HWIO_TCSR_VBU_INTR_MAP_REG_VBU_SATA_SS_BMSK                              0x4
#define HWIO_TCSR_VBU_INTR_MAP_REG_VBU_SATA_SS_SHFT                              0x2
#define HWIO_TCSR_VBU_INTR_MAP_REG_VBU_HDMA_SS_BMSK                              0x2
#define HWIO_TCSR_VBU_INTR_MAP_REG_VBU_HDMA_SS_SHFT                              0x1

#define HWIO_TCSR_FABRIC_INTR_MAP_REG_ADDR                                (TCSR_REGS_REG_BASE      + 0x00000034)
#define HWIO_TCSR_FABRIC_INTR_MAP_REG_RMSK                                      0x3f
#define HWIO_TCSR_FABRIC_INTR_MAP_REG_IN          \
        in_dword_masked(HWIO_TCSR_FABRIC_INTR_MAP_REG_ADDR, HWIO_TCSR_FABRIC_INTR_MAP_REG_RMSK)
#define HWIO_TCSR_FABRIC_INTR_MAP_REG_INM(m)      \
        in_dword_masked(HWIO_TCSR_FABRIC_INTR_MAP_REG_ADDR, m)
#define HWIO_TCSR_FABRIC_INTR_MAP_REG_IMC_FABRIC_BMSK                            0x8
#define HWIO_TCSR_FABRIC_INTR_MAP_REG_IMC_FABRIC_SHFT                            0x3
#define HWIO_TCSR_FABRIC_INTR_MAP_REG_PERIPH_FABRIC_BMSK                         0x4
#define HWIO_TCSR_FABRIC_INTR_MAP_REG_PERIPH_FABRIC_SHFT                         0x2
#define HWIO_TCSR_FABRIC_INTR_MAP_REG_CONFIG_FABRIC_BMSK                         0x2
#define HWIO_TCSR_FABRIC_INTR_MAP_REG_CONFIG_FABRIC_SHFT                         0x1
#define HWIO_TCSR_FABRIC_INTR_MAP_REG_SYSTEM_FABRIC_BMSK                         0x1
#define HWIO_TCSR_FABRIC_INTR_MAP_REG_SYSTEM_FABRIC_SHFT                         0x0

#define HWIO_TCSR_TPDM_TC_INTR_MAP_REG_ADDR                               (TCSR_REGS_REG_BASE      + 0x00000038)
#define HWIO_TCSR_TPDM_TC_INTR_MAP_REG_RMSK                                  0x3fe17
#define HWIO_TCSR_TPDM_TC_INTR_MAP_REG_IN          \
        in_dword_masked(HWIO_TCSR_TPDM_TC_INTR_MAP_REG_ADDR, HWIO_TCSR_TPDM_TC_INTR_MAP_REG_RMSK)
#define HWIO_TCSR_TPDM_TC_INTR_MAP_REG_INM(m)      \
        in_dword_masked(HWIO_TCSR_TPDM_TC_INTR_MAP_REG_ADDR, m)
#define HWIO_TCSR_TPDM_TC_INTR_MAP_REG_DEBUG_AJU_DDR_5_BMSK                   0x8000
#define HWIO_TCSR_TPDM_TC_INTR_MAP_REG_DEBUG_AJU_DDR_5_SHFT                      0xf
#define HWIO_TCSR_TPDM_TC_INTR_MAP_REG_DEBUG_AJU_DDR_4_BMSK                   0x4000
#define HWIO_TCSR_TPDM_TC_INTR_MAP_REG_DEBUG_AJU_DDR_4_SHFT                      0xe
#define HWIO_TCSR_TPDM_TC_INTR_MAP_REG_DEBUG_AJU_DDR_3_BMSK                   0x2000
#define HWIO_TCSR_TPDM_TC_INTR_MAP_REG_DEBUG_AJU_DDR_3_SHFT                      0xd
#define HWIO_TCSR_TPDM_TC_INTR_MAP_REG_DEBUG_AJU_DDR_2_BMSK                   0x1000
#define HWIO_TCSR_TPDM_TC_INTR_MAP_REG_DEBUG_AJU_DDR_2_SHFT                      0xc
#define HWIO_TCSR_TPDM_TC_INTR_MAP_REG_DEBUG_AJU_DDR_1_BMSK                    0x800
#define HWIO_TCSR_TPDM_TC_INTR_MAP_REG_DEBUG_AJU_DDR_1_SHFT                      0xb
#define HWIO_TCSR_TPDM_TC_INTR_MAP_REG_DEBUG_AJU_DDR_0_BMSK                    0x400
#define HWIO_TCSR_TPDM_TC_INTR_MAP_REG_DEBUG_AJU_DDR_0_SHFT                      0xa
#define HWIO_TCSR_TPDM_TC_INTR_MAP_REG_VBU_BMSK                                0x200
#define HWIO_TCSR_TPDM_TC_INTR_MAP_REG_VBU_SHFT                                  0x9
#define HWIO_TCSR_TPDM_TC_INTR_MAP_REG_HDMA_SS_BMSK                             0x10
#define HWIO_TCSR_TPDM_TC_INTR_MAP_REG_HDMA_SS_SHFT                              0x4
#define HWIO_TCSR_TPDM_TC_INTR_MAP_REG_SATA_SS_BMSK                              0x4
#define HWIO_TCSR_TPDM_TC_INTR_MAP_REG_SATA_SS_SHFT                              0x2
#define HWIO_TCSR_TPDM_TC_INTR_MAP_REG_PCIE_SS_1_BMSK                            0x2
#define HWIO_TCSR_TPDM_TC_INTR_MAP_REG_PCIE_SS_1_SHFT                            0x1
#define HWIO_TCSR_TPDM_TC_INTR_MAP_REG_PCIE_SS_0_BMSK                            0x1
#define HWIO_TCSR_TPDM_TC_INTR_MAP_REG_PCIE_SS_0_SHFT                            0x0

#define HWIO_TCSR_TPDM_BC_INTR_MAP_REG_ADDR                               (TCSR_REGS_REG_BASE      + 0x0000003c)
#define HWIO_TCSR_TPDM_BC_INTR_MAP_REG_RMSK                                  0xffe57
#define HWIO_TCSR_TPDM_BC_INTR_MAP_REG_IN          \
        in_dword_masked(HWIO_TCSR_TPDM_BC_INTR_MAP_REG_ADDR, HWIO_TCSR_TPDM_BC_INTR_MAP_REG_RMSK)
#define HWIO_TCSR_TPDM_BC_INTR_MAP_REG_INM(m)      \
        in_dword_masked(HWIO_TCSR_TPDM_BC_INTR_MAP_REG_ADDR, m)
#define HWIO_TCSR_TPDM_BC_INTR_MAP_REG_AJU_W_BMSK                            0x20000
#define HWIO_TCSR_TPDM_BC_INTR_MAP_REG_AJU_W_SHFT                               0x11
#define HWIO_TCSR_TPDM_BC_INTR_MAP_REG_IMC_SS_DEBUG_AJU_BMSK                 0x10000
#define HWIO_TCSR_TPDM_BC_INTR_MAP_REG_IMC_SS_DEBUG_AJU_SHFT                    0x10
#define HWIO_TCSR_TPDM_BC_INTR_MAP_REG_DEBUG_AJU_DDR_5_BMSK                   0x8000
#define HWIO_TCSR_TPDM_BC_INTR_MAP_REG_DEBUG_AJU_DDR_5_SHFT                      0xf
#define HWIO_TCSR_TPDM_BC_INTR_MAP_REG_DEBUG_AJU_DDR_4_BMSK                   0x4000
#define HWIO_TCSR_TPDM_BC_INTR_MAP_REG_DEBUG_AJU_DDR_4_SHFT                      0xe
#define HWIO_TCSR_TPDM_BC_INTR_MAP_REG_DEBUG_AJU_DDR_3_BMSK                   0x2000
#define HWIO_TCSR_TPDM_BC_INTR_MAP_REG_DEBUG_AJU_DDR_3_SHFT                      0xd
#define HWIO_TCSR_TPDM_BC_INTR_MAP_REG_DEBUG_AJU_DDR_2_BMSK                   0x1000
#define HWIO_TCSR_TPDM_BC_INTR_MAP_REG_DEBUG_AJU_DDR_2_SHFT                      0xc
#define HWIO_TCSR_TPDM_BC_INTR_MAP_REG_DEBUG_AJU_DDR_1_BMSK                    0x800
#define HWIO_TCSR_TPDM_BC_INTR_MAP_REG_DEBUG_AJU_DDR_1_SHFT                      0xb
#define HWIO_TCSR_TPDM_BC_INTR_MAP_REG_DEBUG_AJU_DDR_0_BMSK                    0x400
#define HWIO_TCSR_TPDM_BC_INTR_MAP_REG_DEBUG_AJU_DDR_0_SHFT                      0xa
#define HWIO_TCSR_TPDM_BC_INTR_MAP_REG_VBU_BMSK                                0x200
#define HWIO_TCSR_TPDM_BC_INTR_MAP_REG_VBU_SHFT                                  0x9
#define HWIO_TCSR_TPDM_BC_INTR_MAP_REG_PERIPH_SS_BMSK                           0x40
#define HWIO_TCSR_TPDM_BC_INTR_MAP_REG_PERIPH_SS_SHFT                            0x6
#define HWIO_TCSR_TPDM_BC_INTR_MAP_REG_HDMA_SS_BMSK                             0x10
#define HWIO_TCSR_TPDM_BC_INTR_MAP_REG_HDMA_SS_SHFT                              0x4
#define HWIO_TCSR_TPDM_BC_INTR_MAP_REG_SATA_SS_BMSK                              0x4
#define HWIO_TCSR_TPDM_BC_INTR_MAP_REG_SATA_SS_SHFT                              0x2
#define HWIO_TCSR_TPDM_BC_INTR_MAP_REG_PCIE_SS_1_BMSK                            0x2
#define HWIO_TCSR_TPDM_BC_INTR_MAP_REG_PCIE_SS_1_SHFT                            0x1
#define HWIO_TCSR_TPDM_BC_INTR_MAP_REG_PCIE_SS_0_BMSK                            0x1
#define HWIO_TCSR_TPDM_BC_INTR_MAP_REG_PCIE_SS_0_SHFT                            0x0

#define HWIO_TCSR_XPU2_MSA_INTR_MAP0_REG_ADDR                             (TCSR_REGS_REG_BASE      + 0x00010000)
#define HWIO_TCSR_XPU2_MSA_INTR_MAP0_REG_RMSK                             0xfffffdff
#define HWIO_TCSR_XPU2_MSA_INTR_MAP0_REG_IN          \
        in_dword_masked(HWIO_TCSR_XPU2_MSA_INTR_MAP0_REG_ADDR, HWIO_TCSR_XPU2_MSA_INTR_MAP0_REG_RMSK)
#define HWIO_TCSR_XPU2_MSA_INTR_MAP0_REG_INM(m)      \
        in_dword_masked(HWIO_TCSR_XPU2_MSA_INTR_MAP0_REG_ADDR, m)
#define HWIO_TCSR_XPU2_MSA_INTR_MAP0_REG_EC_XPU2_BMSK                     0x80000000
#define HWIO_TCSR_XPU2_MSA_INTR_MAP0_REG_EC_XPU2_SHFT                           0x1f
#define HWIO_TCSR_XPU2_MSA_INTR_MAP0_REG_IMEM_BMSK                        0x40000000
#define HWIO_TCSR_XPU2_MSA_INTR_MAP0_REG_IMEM_SHFT                              0x1e
#define HWIO_TCSR_XPU2_MSA_INTR_MAP0_REG_QDSS_BMSK                        0x20000000
#define HWIO_TCSR_XPU2_MSA_INTR_MAP0_REG_QDSS_SHFT                              0x1d
#define HWIO_TCSR_XPU2_MSA_INTR_MAP0_REG_MPM_BMSK                         0x10000000
#define HWIO_TCSR_XPU2_MSA_INTR_MAP0_REG_MPM_SHFT                               0x1c
#define HWIO_TCSR_XPU2_MSA_INTR_MAP0_REG_MESSAGE_RAM_BMSK                  0x8000000
#define HWIO_TCSR_XPU2_MSA_INTR_MAP0_REG_MESSAGE_RAM_SHFT                       0x1b
#define HWIO_TCSR_XPU2_MSA_INTR_MAP0_REG_PMIC_ARB_2_BMSK                   0x4000000
#define HWIO_TCSR_XPU2_MSA_INTR_MAP0_REG_PMIC_ARB_2_SHFT                        0x1a
#define HWIO_TCSR_XPU2_MSA_INTR_MAP0_REG_PMIC_ARB_1_BMSK                   0x2000000
#define HWIO_TCSR_XPU2_MSA_INTR_MAP0_REG_PMIC_ARB_1_SHFT                        0x19
#define HWIO_TCSR_XPU2_MSA_INTR_MAP0_REG_PMIC_ARB_0_BMSK                   0x1000000
#define HWIO_TCSR_XPU2_MSA_INTR_MAP0_REG_PMIC_ARB_0_SHFT                        0x18
#define HWIO_TCSR_XPU2_MSA_INTR_MAP0_REG_FAN_TACH_BMSK                      0x800000
#define HWIO_TCSR_XPU2_MSA_INTR_MAP0_REG_FAN_TACH_SHFT                          0x17
#define HWIO_TCSR_XPU2_MSA_INTR_MAP0_REG_SECURITY_CONTROL_BMSK              0x400000
#define HWIO_TCSR_XPU2_MSA_INTR_MAP0_REG_SECURITY_CONTROL_SHFT                  0x16
#define HWIO_TCSR_XPU2_MSA_INTR_MAP0_REG_TLMM_BMSK                          0x200000
#define HWIO_TCSR_XPU2_MSA_INTR_MAP0_REG_TLMM_SHFT                              0x15
#define HWIO_TCSR_XPU2_MSA_INTR_MAP0_REG_CORE_TOP_CSR_BMSK                  0x100000
#define HWIO_TCSR_XPU2_MSA_INTR_MAP0_REG_CORE_TOP_CSR_SHFT                      0x14
#define HWIO_TCSR_XPU2_MSA_INTR_MAP0_REG_GCCMW_BMSK                          0x80000
#define HWIO_TCSR_XPU2_MSA_INTR_MAP0_REG_GCCMW_SHFT                             0x13
#define HWIO_TCSR_XPU2_MSA_INTR_MAP0_REG_GCCE_BMSK                           0x40000
#define HWIO_TCSR_XPU2_MSA_INTR_MAP0_REG_GCCE_SHFT                              0x12
#define HWIO_TCSR_XPU2_MSA_INTR_MAP0_REG_GCC_MS_S_BMSK                       0x20000
#define HWIO_TCSR_XPU2_MSA_INTR_MAP0_REG_GCC_MS_S_SHFT                          0x11
#define HWIO_TCSR_XPU2_MSA_INTR_MAP0_REG_GCC_MS_N_BMSK                       0x10000
#define HWIO_TCSR_XPU2_MSA_INTR_MAP0_REG_GCC_MS_N_SHFT                          0x10
#define HWIO_TCSR_XPU2_MSA_INTR_MAP0_REG_EMAC_SS_BMSK                         0x8000
#define HWIO_TCSR_XPU2_MSA_INTR_MAP0_REG_EMAC_SS_SHFT                            0xf
#define HWIO_TCSR_XPU2_MSA_INTR_MAP0_REG_HM_SS_BMSK                           0x4000
#define HWIO_TCSR_XPU2_MSA_INTR_MAP0_REG_HM_SS_SHFT                              0xe
#define HWIO_TCSR_XPU2_MSA_INTR_MAP0_REG_IMC_SS_BMSK                          0x2000
#define HWIO_TCSR_XPU2_MSA_INTR_MAP0_REG_IMC_SS_SHFT                             0xd
#define HWIO_TCSR_XPU2_MSA_INTR_MAP0_REG_PERIPH_SS_BMSK                       0x1000
#define HWIO_TCSR_XPU2_MSA_INTR_MAP0_REG_PERIPH_SS_SHFT                          0xc
#define HWIO_TCSR_XPU2_MSA_INTR_MAP0_REG_HDMA_SS_BMSK                          0x800
#define HWIO_TCSR_XPU2_MSA_INTR_MAP0_REG_HDMA_SS_SHFT                            0xb
#define HWIO_TCSR_XPU2_MSA_INTR_MAP0_REG_CRYPTO_SS_BMSK                        0x400
#define HWIO_TCSR_XPU2_MSA_INTR_MAP0_REG_CRYPTO_SS_SHFT                          0xa
#define HWIO_TCSR_XPU2_MSA_INTR_MAP0_REG_MDDR_SS_5_BMSK                        0x100
#define HWIO_TCSR_XPU2_MSA_INTR_MAP0_REG_MDDR_SS_5_SHFT                          0x8
#define HWIO_TCSR_XPU2_MSA_INTR_MAP0_REG_MDDR_SS_4_BMSK                         0x80
#define HWIO_TCSR_XPU2_MSA_INTR_MAP0_REG_MDDR_SS_4_SHFT                          0x7
#define HWIO_TCSR_XPU2_MSA_INTR_MAP0_REG_MDDR_SS_3_BMSK                         0x40
#define HWIO_TCSR_XPU2_MSA_INTR_MAP0_REG_MDDR_SS_3_SHFT                          0x6
#define HWIO_TCSR_XPU2_MSA_INTR_MAP0_REG_MDDR_SS_2_BMSK                         0x20
#define HWIO_TCSR_XPU2_MSA_INTR_MAP0_REG_MDDR_SS_2_SHFT                          0x5
#define HWIO_TCSR_XPU2_MSA_INTR_MAP0_REG_MDDR_SS_1_BMSK                         0x10
#define HWIO_TCSR_XPU2_MSA_INTR_MAP0_REG_MDDR_SS_1_SHFT                          0x4
#define HWIO_TCSR_XPU2_MSA_INTR_MAP0_REG_MDDR_SS_0_BMSK                          0x8
#define HWIO_TCSR_XPU2_MSA_INTR_MAP0_REG_MDDR_SS_0_SHFT                          0x3
#define HWIO_TCSR_XPU2_MSA_INTR_MAP0_REG_PCIE_SS_1_BMSK                          0x4
#define HWIO_TCSR_XPU2_MSA_INTR_MAP0_REG_PCIE_SS_1_SHFT                          0x2
#define HWIO_TCSR_XPU2_MSA_INTR_MAP0_REG_PCIE_SS_0_BMSK                          0x2
#define HWIO_TCSR_XPU2_MSA_INTR_MAP0_REG_PCIE_SS_0_SHFT                          0x1
#define HWIO_TCSR_XPU2_MSA_INTR_MAP0_REG_SATA_SS_BMSK                            0x1
#define HWIO_TCSR_XPU2_MSA_INTR_MAP0_REG_SATA_SS_SHFT                            0x0

#define HWIO_TCSR_XPU2_MSA_INTR_MAP1_REG_ADDR                             (TCSR_REGS_REG_BASE      + 0x00010004)
#define HWIO_TCSR_XPU2_MSA_INTR_MAP1_REG_RMSK                                  0x1ff
#define HWIO_TCSR_XPU2_MSA_INTR_MAP1_REG_IN          \
        in_dword_masked(HWIO_TCSR_XPU2_MSA_INTR_MAP1_REG_ADDR, HWIO_TCSR_XPU2_MSA_INTR_MAP1_REG_RMSK)
#define HWIO_TCSR_XPU2_MSA_INTR_MAP1_REG_INM(m)      \
        in_dword_masked(HWIO_TCSR_XPU2_MSA_INTR_MAP1_REG_ADDR, m)
#define HWIO_TCSR_XPU2_MSA_INTR_MAP1_REG_SPHY1_XPU2_MPU_BMSK                    0x40
#define HWIO_TCSR_XPU2_MSA_INTR_MAP1_REG_SPHY1_XPU2_MPU_SHFT                     0x6
#define HWIO_TCSR_XPU2_MSA_INTR_MAP1_REG_SPHY0_XPU2_MPU_BMSK                    0x20
#define HWIO_TCSR_XPU2_MSA_INTR_MAP1_REG_SPHY0_XPU2_MPU_SHFT                     0x5
#define HWIO_TCSR_XPU2_MSA_INTR_MAP1_REG_NSFPB_XPU2_MPU_BMSK                    0x10
#define HWIO_TCSR_XPU2_MSA_INTR_MAP1_REG_NSFPB_XPU2_MPU_SHFT                     0x4
#define HWIO_TCSR_XPU2_MSA_INTR_MAP1_REG_NSFPB_XPU2_APU_BMSK                     0x8
#define HWIO_TCSR_XPU2_MSA_INTR_MAP1_REG_NSFPB_XPU2_APU_SHFT                     0x3
#define HWIO_TCSR_XPU2_MSA_INTR_MAP1_REG_WSFPB_XPU2_MPU_BMSK                     0x4
#define HWIO_TCSR_XPU2_MSA_INTR_MAP1_REG_WSFPB_XPU2_MPU_SHFT                     0x2
#define HWIO_TCSR_XPU2_MSA_INTR_MAP1_REG_WSFPB_XPU2_APU_BMSK                     0x2
#define HWIO_TCSR_XPU2_MSA_INTR_MAP1_REG_WSFPB_XPU2_APU_SHFT                     0x1
#define HWIO_TCSR_XPU2_MSA_INTR_MAP1_REG_CFG_XPU2_BMSK                           0x1
#define HWIO_TCSR_XPU2_MSA_INTR_MAP1_REG_CFG_XPU2_SHFT                           0x0

#define HWIO_TCSR_XPU2_SEC_INTR_MAP0_REG_ADDR                             (TCSR_REGS_REG_BASE      + 0x00020000)
#define HWIO_TCSR_XPU2_SEC_INTR_MAP0_REG_RMSK                             0xfffffdff
#define HWIO_TCSR_XPU2_SEC_INTR_MAP0_REG_IN          \
        in_dword_masked(HWIO_TCSR_XPU2_SEC_INTR_MAP0_REG_ADDR, HWIO_TCSR_XPU2_SEC_INTR_MAP0_REG_RMSK)
#define HWIO_TCSR_XPU2_SEC_INTR_MAP0_REG_INM(m)      \
        in_dword_masked(HWIO_TCSR_XPU2_SEC_INTR_MAP0_REG_ADDR, m)
#define HWIO_TCSR_XPU2_SEC_INTR_MAP0_REG_EC_XPU2_BMSK                     0x80000000
#define HWIO_TCSR_XPU2_SEC_INTR_MAP0_REG_EC_XPU2_SHFT                           0x1f
#define HWIO_TCSR_XPU2_SEC_INTR_MAP0_REG_IMEM_BMSK                        0x40000000
#define HWIO_TCSR_XPU2_SEC_INTR_MAP0_REG_IMEM_SHFT                              0x1e
#define HWIO_TCSR_XPU2_SEC_INTR_MAP0_REG_QDSS_BMSK                        0x20000000
#define HWIO_TCSR_XPU2_SEC_INTR_MAP0_REG_QDSS_SHFT                              0x1d
#define HWIO_TCSR_XPU2_SEC_INTR_MAP0_REG_MPM_BMSK                         0x10000000
#define HWIO_TCSR_XPU2_SEC_INTR_MAP0_REG_MPM_SHFT                               0x1c
#define HWIO_TCSR_XPU2_SEC_INTR_MAP0_REG_MESSAGE_RAM_BMSK                  0x8000000
#define HWIO_TCSR_XPU2_SEC_INTR_MAP0_REG_MESSAGE_RAM_SHFT                       0x1b
#define HWIO_TCSR_XPU2_SEC_INTR_MAP0_REG_PMIC_ARB_2_BMSK                   0x4000000
#define HWIO_TCSR_XPU2_SEC_INTR_MAP0_REG_PMIC_ARB_2_SHFT                        0x1a
#define HWIO_TCSR_XPU2_SEC_INTR_MAP0_REG_PMIC_ARB_1_BMSK                   0x2000000
#define HWIO_TCSR_XPU2_SEC_INTR_MAP0_REG_PMIC_ARB_1_SHFT                        0x19
#define HWIO_TCSR_XPU2_SEC_INTR_MAP0_REG_PMIC_ARB_0_BMSK                   0x1000000
#define HWIO_TCSR_XPU2_SEC_INTR_MAP0_REG_PMIC_ARB_0_SHFT                        0x18
#define HWIO_TCSR_XPU2_SEC_INTR_MAP0_REG_FAN_TACH_BMSK                      0x800000
#define HWIO_TCSR_XPU2_SEC_INTR_MAP0_REG_FAN_TACH_SHFT                          0x17
#define HWIO_TCSR_XPU2_SEC_INTR_MAP0_REG_SECURITY_CONTROL_BMSK              0x400000
#define HWIO_TCSR_XPU2_SEC_INTR_MAP0_REG_SECURITY_CONTROL_SHFT                  0x16
#define HWIO_TCSR_XPU2_SEC_INTR_MAP0_REG_TLMM_BMSK                          0x200000
#define HWIO_TCSR_XPU2_SEC_INTR_MAP0_REG_TLMM_SHFT                              0x15
#define HWIO_TCSR_XPU2_SEC_INTR_MAP0_REG_CORE_TOP_CSR_BMSK                  0x100000
#define HWIO_TCSR_XPU2_SEC_INTR_MAP0_REG_CORE_TOP_CSR_SHFT                      0x14
#define HWIO_TCSR_XPU2_SEC_INTR_MAP0_REG_GCCMW_BMSK                          0x80000
#define HWIO_TCSR_XPU2_SEC_INTR_MAP0_REG_GCCMW_SHFT                             0x13
#define HWIO_TCSR_XPU2_SEC_INTR_MAP0_REG_GCCE_BMSK                           0x40000
#define HWIO_TCSR_XPU2_SEC_INTR_MAP0_REG_GCCE_SHFT                              0x12
#define HWIO_TCSR_XPU2_SEC_INTR_MAP0_REG_GCC_MS_S_BMSK                       0x20000
#define HWIO_TCSR_XPU2_SEC_INTR_MAP0_REG_GCC_MS_S_SHFT                          0x11
#define HWIO_TCSR_XPU2_SEC_INTR_MAP0_REG_GCC_MS_N_BMSK                       0x10000
#define HWIO_TCSR_XPU2_SEC_INTR_MAP0_REG_GCC_MS_N_SHFT                          0x10
#define HWIO_TCSR_XPU2_SEC_INTR_MAP0_REG_EMAC_SS_BMSK                         0x8000
#define HWIO_TCSR_XPU2_SEC_INTR_MAP0_REG_EMAC_SS_SHFT                            0xf
#define HWIO_TCSR_XPU2_SEC_INTR_MAP0_REG_HM_SS_BMSK                           0x4000
#define HWIO_TCSR_XPU2_SEC_INTR_MAP0_REG_HM_SS_SHFT                              0xe
#define HWIO_TCSR_XPU2_SEC_INTR_MAP0_REG_IMC_SS_BMSK                          0x2000
#define HWIO_TCSR_XPU2_SEC_INTR_MAP0_REG_IMC_SS_SHFT                             0xd
#define HWIO_TCSR_XPU2_SEC_INTR_MAP0_REG_PERIPH_SS_BMSK                       0x1000
#define HWIO_TCSR_XPU2_SEC_INTR_MAP0_REG_PERIPH_SS_SHFT                          0xc
#define HWIO_TCSR_XPU2_SEC_INTR_MAP0_REG_HDMA_SS_BMSK                          0x800
#define HWIO_TCSR_XPU2_SEC_INTR_MAP0_REG_HDMA_SS_SHFT                            0xb
#define HWIO_TCSR_XPU2_SEC_INTR_MAP0_REG_CRYPTO_SS_BMSK                        0x400
#define HWIO_TCSR_XPU2_SEC_INTR_MAP0_REG_CRYPTO_SS_SHFT                          0xa
#define HWIO_TCSR_XPU2_SEC_INTR_MAP0_REG_MDDR_SS_5_BMSK                        0x100
#define HWIO_TCSR_XPU2_SEC_INTR_MAP0_REG_MDDR_SS_5_SHFT                          0x8
#define HWIO_TCSR_XPU2_SEC_INTR_MAP0_REG_MDDR_SS_4_BMSK                         0x80
#define HWIO_TCSR_XPU2_SEC_INTR_MAP0_REG_MDDR_SS_4_SHFT                          0x7
#define HWIO_TCSR_XPU2_SEC_INTR_MAP0_REG_MDDR_SS_3_BMSK                         0x40
#define HWIO_TCSR_XPU2_SEC_INTR_MAP0_REG_MDDR_SS_3_SHFT                          0x6
#define HWIO_TCSR_XPU2_SEC_INTR_MAP0_REG_MDDR_SS_2_BMSK                         0x20
#define HWIO_TCSR_XPU2_SEC_INTR_MAP0_REG_MDDR_SS_2_SHFT                          0x5
#define HWIO_TCSR_XPU2_SEC_INTR_MAP0_REG_MDDR_SS_1_BMSK                         0x10
#define HWIO_TCSR_XPU2_SEC_INTR_MAP0_REG_MDDR_SS_1_SHFT                          0x4
#define HWIO_TCSR_XPU2_SEC_INTR_MAP0_REG_MDDR_SS_0_BMSK                          0x8
#define HWIO_TCSR_XPU2_SEC_INTR_MAP0_REG_MDDR_SS_0_SHFT                          0x3
#define HWIO_TCSR_XPU2_SEC_INTR_MAP0_REG_PCIE_SS_1_BMSK                          0x4
#define HWIO_TCSR_XPU2_SEC_INTR_MAP0_REG_PCIE_SS_1_SHFT                          0x2
#define HWIO_TCSR_XPU2_SEC_INTR_MAP0_REG_PCIE_SS_0_BMSK                          0x2
#define HWIO_TCSR_XPU2_SEC_INTR_MAP0_REG_PCIE_SS_0_SHFT                          0x1
#define HWIO_TCSR_XPU2_SEC_INTR_MAP0_REG_SATA_SS_BMSK                            0x1
#define HWIO_TCSR_XPU2_SEC_INTR_MAP0_REG_SATA_SS_SHFT                            0x0

#define HWIO_TCSR_XPU2_SEC_INTR_MAP1_REG_ADDR                             (TCSR_REGS_REG_BASE      + 0x00020004)
#define HWIO_TCSR_XPU2_SEC_INTR_MAP1_REG_RMSK                                  0x1ff
#define HWIO_TCSR_XPU2_SEC_INTR_MAP1_REG_IN          \
        in_dword_masked(HWIO_TCSR_XPU2_SEC_INTR_MAP1_REG_ADDR, HWIO_TCSR_XPU2_SEC_INTR_MAP1_REG_RMSK)
#define HWIO_TCSR_XPU2_SEC_INTR_MAP1_REG_INM(m)      \
        in_dword_masked(HWIO_TCSR_XPU2_SEC_INTR_MAP1_REG_ADDR, m)
#define HWIO_TCSR_XPU2_SEC_INTR_MAP1_REG_SPHY1_XPU2_MPU_BMSK                    0x40
#define HWIO_TCSR_XPU2_SEC_INTR_MAP1_REG_SPHY1_XPU2_MPU_SHFT                     0x6
#define HWIO_TCSR_XPU2_SEC_INTR_MAP1_REG_SPHY0_XPU2_MPU_BMSK                    0x20
#define HWIO_TCSR_XPU2_SEC_INTR_MAP1_REG_SPHY0_XPU2_MPU_SHFT                     0x5
#define HWIO_TCSR_XPU2_SEC_INTR_MAP1_REG_NSFPB_XPU2_MPU_BMSK                    0x10
#define HWIO_TCSR_XPU2_SEC_INTR_MAP1_REG_NSFPB_XPU2_MPU_SHFT                     0x4
#define HWIO_TCSR_XPU2_SEC_INTR_MAP1_REG_NSFPB_XPU2_APU_BMSK                     0x8
#define HWIO_TCSR_XPU2_SEC_INTR_MAP1_REG_NSFPB_XPU2_APU_SHFT                     0x3
#define HWIO_TCSR_XPU2_SEC_INTR_MAP1_REG_WSFPB_XPU2_MPU_BMSK                     0x4
#define HWIO_TCSR_XPU2_SEC_INTR_MAP1_REG_WSFPB_XPU2_MPU_SHFT                     0x2
#define HWIO_TCSR_XPU2_SEC_INTR_MAP1_REG_WSFPB_XPU2_APU_BMSK                     0x2
#define HWIO_TCSR_XPU2_SEC_INTR_MAP1_REG_WSFPB_XPU2_APU_SHFT                     0x1
#define HWIO_TCSR_XPU2_SEC_INTR_MAP1_REG_CFG_XPU2_BMSK                           0x1
#define HWIO_TCSR_XPU2_SEC_INTR_MAP1_REG_CFG_XPU2_SHFT                           0x0

#define HWIO_TCSR_VMIDMT_SECCFG_INTR_MAP_REG_ADDR                         (TCSR_REGS_REG_BASE      + 0x00020008)
#define HWIO_TCSR_VMIDMT_SECCFG_INTR_MAP_REG_RMSK                               0xff
#define HWIO_TCSR_VMIDMT_SECCFG_INTR_MAP_REG_IN          \
        in_dword_masked(HWIO_TCSR_VMIDMT_SECCFG_INTR_MAP_REG_ADDR, HWIO_TCSR_VMIDMT_SECCFG_INTR_MAP_REG_RMSK)
#define HWIO_TCSR_VMIDMT_SECCFG_INTR_MAP_REG_INM(m)      \
        in_dword_masked(HWIO_TCSR_VMIDMT_SECCFG_INTR_MAP_REG_ADDR, m)
#define HWIO_TCSR_VMIDMT_SECCFG_INTR_MAP_REG_QDSS_TRACE_BMSK                    0x20
#define HWIO_TCSR_VMIDMT_SECCFG_INTR_MAP_REG_QDSS_TRACE_SHFT                     0x5
#define HWIO_TCSR_VMIDMT_SECCFG_INTR_MAP_REG_QDSS_DAP_BMSK                      0x10
#define HWIO_TCSR_VMIDMT_SECCFG_INTR_MAP_REG_QDSS_DAP_SHFT                       0x4
#define HWIO_TCSR_VMIDMT_SECCFG_INTR_MAP_REG_QDSS_BAM_BMSK                       0x8
#define HWIO_TCSR_VMIDMT_SECCFG_INTR_MAP_REG_QDSS_BAM_SHFT                       0x3
#define HWIO_TCSR_VMIDMT_SECCFG_INTR_MAP_REG_CRYPTO_SS_BMSK                      0x4
#define HWIO_TCSR_VMIDMT_SECCFG_INTR_MAP_REG_CRYPTO_SS_SHFT                      0x2
#define HWIO_TCSR_VMIDMT_SECCFG_INTR_MAP_REG_EMAC_SS_BMSK                        0x2
#define HWIO_TCSR_VMIDMT_SECCFG_INTR_MAP_REG_EMAC_SS_SHFT                        0x1
#define HWIO_TCSR_VMIDMT_SECCFG_INTR_MAP_REG_PERIPH_SS_BMSK                      0x1
#define HWIO_TCSR_VMIDMT_SECCFG_INTR_MAP_REG_PERIPH_SS_SHFT                      0x0

#define HWIO_TCSR_VMIDMT_SECCL_INTR_MAP_REG_ADDR                          (TCSR_REGS_REG_BASE      + 0x0002000c)
#define HWIO_TCSR_VMIDMT_SECCL_INTR_MAP_REG_RMSK                                0xff
#define HWIO_TCSR_VMIDMT_SECCL_INTR_MAP_REG_IN          \
        in_dword_masked(HWIO_TCSR_VMIDMT_SECCL_INTR_MAP_REG_ADDR, HWIO_TCSR_VMIDMT_SECCL_INTR_MAP_REG_RMSK)
#define HWIO_TCSR_VMIDMT_SECCL_INTR_MAP_REG_INM(m)      \
        in_dword_masked(HWIO_TCSR_VMIDMT_SECCL_INTR_MAP_REG_ADDR, m)
#define HWIO_TCSR_VMIDMT_SECCL_INTR_MAP_REG_QDSS_TRACE_BMSK                     0x20
#define HWIO_TCSR_VMIDMT_SECCL_INTR_MAP_REG_QDSS_TRACE_SHFT                      0x5
#define HWIO_TCSR_VMIDMT_SECCL_INTR_MAP_REG_QDSS_DAP_BMSK                       0x10
#define HWIO_TCSR_VMIDMT_SECCL_INTR_MAP_REG_QDSS_DAP_SHFT                        0x4
#define HWIO_TCSR_VMIDMT_SECCL_INTR_MAP_REG_QDSS_BAM_BMSK                        0x8
#define HWIO_TCSR_VMIDMT_SECCL_INTR_MAP_REG_QDSS_BAM_SHFT                        0x3
#define HWIO_TCSR_VMIDMT_SECCL_INTR_MAP_REG_CRYPTO_SS_BMSK                       0x4
#define HWIO_TCSR_VMIDMT_SECCL_INTR_MAP_REG_CRYPTO_SS_SHFT                       0x2
#define HWIO_TCSR_VMIDMT_SECCL_INTR_MAP_REG_EMAC_SS_BMSK                         0x2
#define HWIO_TCSR_VMIDMT_SECCL_INTR_MAP_REG_EMAC_SS_SHFT                         0x1
#define HWIO_TCSR_VMIDMT_SECCL_INTR_MAP_REG_PERIPH_SS_BMSK                       0x1
#define HWIO_TCSR_VMIDMT_SECCL_INTR_MAP_REG_PERIPH_SS_SHFT                       0x0

#define HWIO_TCSR_SOC_HW_VERSION_ADDR                                     (TCSR_REGS_REG_BASE      + 0x00030000)
#define HWIO_TCSR_SOC_HW_VERSION_RMSK                                     0xffffffff
#define HWIO_TCSR_SOC_HW_VERSION_IN          \
        in_dword_masked(HWIO_TCSR_SOC_HW_VERSION_ADDR, HWIO_TCSR_SOC_HW_VERSION_RMSK)
#define HWIO_TCSR_SOC_HW_VERSION_INM(m)      \
        in_dword_masked(HWIO_TCSR_SOC_HW_VERSION_ADDR, m)
#define HWIO_TCSR_SOC_HW_VERSION_FAMILY_MEMBER_BMSK                       0xf0000000
#define HWIO_TCSR_SOC_HW_VERSION_FAMILY_MEMBER_SHFT                             0x1c
#define HWIO_TCSR_SOC_HW_VERSION_DEVICE_MEMBER_BMSK                        0xfff0000
#define HWIO_TCSR_SOC_HW_VERSION_DEVICE_MEMBER_SHFT                             0x10
#define HWIO_TCSR_SOC_HW_VERSION_MAJOR_VERSION_BMSK                           0xff00
#define HWIO_TCSR_SOC_HW_VERSION_MAJOR_VERSION_SHFT                              0x8
#define HWIO_TCSR_SOC_HW_VERSION_MINOR_VERSION_BMSK                             0xff
#define HWIO_TCSR_SOC_HW_VERSION_MINOR_VERSION_SHFT                              0x0

#define HWIO_MEM_SVS_SEL_DIG_CX1_ADDR                                     (TCSR_REGS_REG_BASE      + 0x00040000)
#define HWIO_MEM_SVS_SEL_DIG_CX1_RMSK                                            0x1
#define HWIO_MEM_SVS_SEL_DIG_CX1_IN          \
        in_dword_masked(HWIO_MEM_SVS_SEL_DIG_CX1_ADDR, HWIO_MEM_SVS_SEL_DIG_CX1_RMSK)
#define HWIO_MEM_SVS_SEL_DIG_CX1_INM(m)      \
        in_dword_masked(HWIO_MEM_SVS_SEL_DIG_CX1_ADDR, m)
#define HWIO_MEM_SVS_SEL_DIG_CX1_OUT(v)      \
        out_dword(HWIO_MEM_SVS_SEL_DIG_CX1_ADDR,v)
#define HWIO_MEM_SVS_SEL_DIG_CX1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MEM_SVS_SEL_DIG_CX1_ADDR,m,v,HWIO_MEM_SVS_SEL_DIG_CX1_IN)
#define HWIO_MEM_SVS_SEL_DIG_CX1_MEM_SVS_SEL_DIG_CX1_BMSK                        0x1
#define HWIO_MEM_SVS_SEL_DIG_CX1_MEM_SVS_SEL_DIG_CX1_SHFT                        0x0

#define HWIO_MEM_SVS_SEL_CBF_CX2_ADDR                                     (TCSR_REGS_REG_BASE      + 0x00050000)
#define HWIO_MEM_SVS_SEL_CBF_CX2_RMSK                                            0x1
#define HWIO_MEM_SVS_SEL_CBF_CX2_IN          \
        in_dword_masked(HWIO_MEM_SVS_SEL_CBF_CX2_ADDR, HWIO_MEM_SVS_SEL_CBF_CX2_RMSK)
#define HWIO_MEM_SVS_SEL_CBF_CX2_INM(m)      \
        in_dword_masked(HWIO_MEM_SVS_SEL_CBF_CX2_ADDR, m)
#define HWIO_MEM_SVS_SEL_CBF_CX2_OUT(v)      \
        out_dword(HWIO_MEM_SVS_SEL_CBF_CX2_ADDR,v)
#define HWIO_MEM_SVS_SEL_CBF_CX2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MEM_SVS_SEL_CBF_CX2_ADDR,m,v,HWIO_MEM_SVS_SEL_CBF_CX2_IN)
#define HWIO_MEM_SVS_SEL_CBF_CX2_MEM_SVS_SEL_CBF_CX2_BMSK                        0x1
#define HWIO_MEM_SVS_SEL_CBF_CX2_MEM_SVS_SEL_CBF_CX2_SHFT                        0x0

#define HWIO_TIC_AHB2AHB_TESTBUS_SEL_ADDR                                 (TCSR_REGS_REG_BASE      + 0x00060000)
#define HWIO_TIC_AHB2AHB_TESTBUS_SEL_RMSK                                        0x3
#define HWIO_TIC_AHB2AHB_TESTBUS_SEL_IN          \
        in_dword_masked(HWIO_TIC_AHB2AHB_TESTBUS_SEL_ADDR, HWIO_TIC_AHB2AHB_TESTBUS_SEL_RMSK)
#define HWIO_TIC_AHB2AHB_TESTBUS_SEL_INM(m)      \
        in_dword_masked(HWIO_TIC_AHB2AHB_TESTBUS_SEL_ADDR, m)
#define HWIO_TIC_AHB2AHB_TESTBUS_SEL_OUT(v)      \
        out_dword(HWIO_TIC_AHB2AHB_TESTBUS_SEL_ADDR,v)
#define HWIO_TIC_AHB2AHB_TESTBUS_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TIC_AHB2AHB_TESTBUS_SEL_ADDR,m,v,HWIO_TIC_AHB2AHB_TESTBUS_SEL_IN)
#define HWIO_TIC_AHB2AHB_TESTBUS_SEL_TESTBUS_SEL_BMSK                            0x3
#define HWIO_TIC_AHB2AHB_TESTBUS_SEL_TESTBUS_SEL_SHFT                            0x0

#define HWIO_SPARE1_ADDR                                                  (TCSR_REGS_REG_BASE      + 0x00070000)
#define HWIO_SPARE1_RMSK                                                      0xffff
#define HWIO_SPARE1_IN          \
        in_dword_masked(HWIO_SPARE1_ADDR, HWIO_SPARE1_RMSK)
#define HWIO_SPARE1_INM(m)      \
        in_dword_masked(HWIO_SPARE1_ADDR, m)
#define HWIO_SPARE1_OUT(v)      \
        out_dword(HWIO_SPARE1_ADDR,v)
#define HWIO_SPARE1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SPARE1_ADDR,m,v,HWIO_SPARE1_IN)
#define HWIO_SPARE1_SPARE1_OUTPUT_BMSK                                        0xff00
#define HWIO_SPARE1_SPARE1_OUTPUT_SHFT                                           0x8
#define HWIO_SPARE1_SPARE1_INPUT_BMSK                                           0xff
#define HWIO_SPARE1_SPARE1_INPUT_SHFT                                            0x0

#define HWIO_SPARE2_ADDR                                                  (TCSR_REGS_REG_BASE      + 0x00080000)
#define HWIO_SPARE2_RMSK                                                      0xffff
#define HWIO_SPARE2_IN          \
        in_dword_masked(HWIO_SPARE2_ADDR, HWIO_SPARE2_RMSK)
#define HWIO_SPARE2_INM(m)      \
        in_dword_masked(HWIO_SPARE2_ADDR, m)
#define HWIO_SPARE2_OUT(v)      \
        out_dword(HWIO_SPARE2_ADDR,v)
#define HWIO_SPARE2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SPARE2_ADDR,m,v,HWIO_SPARE2_IN)
#define HWIO_SPARE2_SPARE2_OUTPUT_BMSK                                        0xff00
#define HWIO_SPARE2_SPARE2_OUTPUT_SHFT                                           0x8
#define HWIO_SPARE2_SPARE2_INPUT_BMSK                                           0xff
#define HWIO_SPARE2_SPARE2_INPUT_SHFT                                            0x0

#define HWIO_SPARE3_ADDR                                                  (TCSR_REGS_REG_BASE      + 0x00090000)
#define HWIO_SPARE3_RMSK                                                      0xffff
#define HWIO_SPARE3_IN          \
        in_dword_masked(HWIO_SPARE3_ADDR, HWIO_SPARE3_RMSK)
#define HWIO_SPARE3_INM(m)      \
        in_dword_masked(HWIO_SPARE3_ADDR, m)
#define HWIO_SPARE3_OUT(v)      \
        out_dword(HWIO_SPARE3_ADDR,v)
#define HWIO_SPARE3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SPARE3_ADDR,m,v,HWIO_SPARE3_IN)
#define HWIO_SPARE3_SPARE3_OUTPUT_BMSK                                        0xff00
#define HWIO_SPARE3_SPARE3_OUTPUT_SHFT                                           0x8
#define HWIO_SPARE3_SPARE3_INPUT_BMSK                                           0xff
#define HWIO_SPARE3_SPARE3_INPUT_SHFT                                            0x0

#define HWIO_RG10_SPARE1_ADDR                                             (TCSR_REGS_REG_BASE      + 0x000a0000)
#define HWIO_RG10_SPARE1_RMSK                                             0xffffffff
#define HWIO_RG10_SPARE1_IN          \
        in_dword_masked(HWIO_RG10_SPARE1_ADDR, HWIO_RG10_SPARE1_RMSK)
#define HWIO_RG10_SPARE1_INM(m)      \
        in_dword_masked(HWIO_RG10_SPARE1_ADDR, m)
#define HWIO_RG10_SPARE1_OUT(v)      \
        out_dword(HWIO_RG10_SPARE1_ADDR,v)
#define HWIO_RG10_SPARE1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_RG10_SPARE1_ADDR,m,v,HWIO_RG10_SPARE1_IN)
#define HWIO_RG10_SPARE1_SPARE_BMSK                                       0xffffffff
#define HWIO_RG10_SPARE1_SPARE_SHFT                                              0x0

#define HWIO_RG10_SPARE2_ADDR                                             (TCSR_REGS_REG_BASE      + 0x000a0004)
#define HWIO_RG10_SPARE2_RMSK                                             0xffffffff
#define HWIO_RG10_SPARE2_IN          \
        in_dword_masked(HWIO_RG10_SPARE2_ADDR, HWIO_RG10_SPARE2_RMSK)
#define HWIO_RG10_SPARE2_INM(m)      \
        in_dword_masked(HWIO_RG10_SPARE2_ADDR, m)
#define HWIO_RG10_SPARE2_OUT(v)      \
        out_dword(HWIO_RG10_SPARE2_ADDR,v)
#define HWIO_RG10_SPARE2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_RG10_SPARE2_ADDR,m,v,HWIO_RG10_SPARE2_IN)
#define HWIO_RG10_SPARE2_SPARE_BMSK                                       0xffffffff
#define HWIO_RG10_SPARE2_SPARE_SHFT                                              0x0

/*----------------------------------------------------------------------------
 * MODULE: IMC_CSR
 *--------------------------------------------------------------------------*/
#define IMC_CSR_REG_BASE                                                           (IMC_BASE      + 0x003c0000)

#define HWIO_IMC_HW_VERSION_ADDR                                                   (IMC_CSR_REG_BASE      + 0x00000008)
#define HWIO_IMC_HW_VERSION_RMSK                                                   0xffffffff
#define HWIO_IMC_HW_VERSION_IN          \
        in_dword_masked(HWIO_IMC_HW_VERSION_ADDR, HWIO_IMC_HW_VERSION_RMSK)
#define HWIO_IMC_HW_VERSION_INM(m)      \
        in_dword_masked(HWIO_IMC_HW_VERSION_ADDR, m)
#define HWIO_IMC_HW_VERSION_MAJOR_BMSK                                             0xf0000000
#define HWIO_IMC_HW_VERSION_MAJOR_SHFT                                                   0x1c
#define HWIO_IMC_HW_VERSION_MINOR_BMSK                                              0xfff0000
#define HWIO_IMC_HW_VERSION_MINOR_SHFT                                                   0x10
#define HWIO_IMC_HW_VERSION_STEP_BMSK                                                  0xffff
#define HWIO_IMC_HW_VERSION_STEP_SHFT                                                     0x0

#define HWIO_IMC_IPC_ADDR                                                          (IMC_CSR_REG_BASE      + 0x0000000c)
#define HWIO_IMC_IPC_RMSK                                                              0x7fff
#define HWIO_IMC_IPC_OUT(v)      \
        out_dword(HWIO_IMC_IPC_ADDR,v)
#define HWIO_IMC_IPC_RSRV_IPC_BMSK                                                     0x7c00
#define HWIO_IMC_IPC_RSRV_IPC_SHFT                                                        0xa
#define HWIO_IMC_IPC_APCS_TZ_IPC_BMSK                                                   0x3e0
#define HWIO_IMC_IPC_APCS_TZ_IPC_SHFT                                                     0x5
#define HWIO_IMC_IPC_APCS_HLOS_IPC_BMSK                                                  0x1f
#define HWIO_IMC_IPC_APCS_HLOS_IPC_SHFT                                                   0x0

#define HWIO_IMC_GPO_WDATA_ADDR                                                    (IMC_CSR_REG_BASE      + 0x00000010)
#define HWIO_IMC_GPO_WDATA_RMSK                                                    0xffffffff
#define HWIO_IMC_GPO_WDATA_IN          \
        in_dword_masked(HWIO_IMC_GPO_WDATA_ADDR, HWIO_IMC_GPO_WDATA_RMSK)
#define HWIO_IMC_GPO_WDATA_INM(m)      \
        in_dword_masked(HWIO_IMC_GPO_WDATA_ADDR, m)
#define HWIO_IMC_GPO_WDATA_OUT(v)      \
        out_dword(HWIO_IMC_GPO_WDATA_ADDR,v)
#define HWIO_IMC_GPO_WDATA_OUTM(m,v) \
        out_dword_masked_ns(HWIO_IMC_GPO_WDATA_ADDR,m,v,HWIO_IMC_GPO_WDATA_IN)
#define HWIO_IMC_GPO_WDATA_WDATA_BMSK                                              0xffffffff
#define HWIO_IMC_GPO_WDATA_WDATA_SHFT                                                     0x0

#define HWIO_IMC_GPO_WDSET_ADDR                                                    (IMC_CSR_REG_BASE      + 0x00000014)
#define HWIO_IMC_GPO_WDSET_RMSK                                                    0xffffffff
#define HWIO_IMC_GPO_WDSET_OUT(v)      \
        out_dword(HWIO_IMC_GPO_WDSET_ADDR,v)
#define HWIO_IMC_GPO_WDSET_WDSET_BMSK                                              0xffffffff
#define HWIO_IMC_GPO_WDSET_WDSET_SHFT                                                     0x0
#define HWIO_IMC_GPO_WDSET_WDSET_DON_T_SET_FVAL                                           0x0
#define HWIO_IMC_GPO_WDSET_WDSET_SET_FVAL                                                 0x1

#define HWIO_IMC_GPO_WDCLR_ADDR                                                    (IMC_CSR_REG_BASE      + 0x00000018)
#define HWIO_IMC_GPO_WDCLR_RMSK                                                    0xffffffff
#define HWIO_IMC_GPO_WDCLR_OUT(v)      \
        out_dword(HWIO_IMC_GPO_WDCLR_ADDR,v)
#define HWIO_IMC_GPO_WDCLR_WDCLR_BMSK                                              0xffffffff
#define HWIO_IMC_GPO_WDCLR_WDCLR_SHFT                                                     0x0
#define HWIO_IMC_GPO_WDCLR_WDCLR_DON_T_CLEAR_FVAL                                         0x0
#define HWIO_IMC_GPO_WDCLR_WDCLR_CLEAR_FVAL                                               0x1

#define HWIO_IMC_SPARE_REG0_ADDR                                                   (IMC_CSR_REG_BASE      + 0x00000020)
#define HWIO_IMC_SPARE_REG0_RMSK                                                   0xffffffff
#define HWIO_IMC_SPARE_REG0_IN          \
        in_dword_masked(HWIO_IMC_SPARE_REG0_ADDR, HWIO_IMC_SPARE_REG0_RMSK)
#define HWIO_IMC_SPARE_REG0_INM(m)      \
        in_dword_masked(HWIO_IMC_SPARE_REG0_ADDR, m)
#define HWIO_IMC_SPARE_REG0_OUT(v)      \
        out_dword(HWIO_IMC_SPARE_REG0_ADDR,v)
#define HWIO_IMC_SPARE_REG0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_IMC_SPARE_REG0_ADDR,m,v,HWIO_IMC_SPARE_REG0_IN)
#define HWIO_IMC_SPARE_REG0_WDATA_BMSK                                             0xffffffff
#define HWIO_IMC_SPARE_REG0_WDATA_SHFT                                                    0x0

#define HWIO_IMC_SPARE_REG1_ADDR                                                   (IMC_CSR_REG_BASE      + 0x00000024)
#define HWIO_IMC_SPARE_REG1_RMSK                                                   0xffffffff
#define HWIO_IMC_SPARE_REG1_IN          \
        in_dword_masked(HWIO_IMC_SPARE_REG1_ADDR, HWIO_IMC_SPARE_REG1_RMSK)
#define HWIO_IMC_SPARE_REG1_INM(m)      \
        in_dword_masked(HWIO_IMC_SPARE_REG1_ADDR, m)
#define HWIO_IMC_SPARE_REG1_OUT(v)      \
        out_dword(HWIO_IMC_SPARE_REG1_ADDR,v)
#define HWIO_IMC_SPARE_REG1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_IMC_SPARE_REG1_ADDR,m,v,HWIO_IMC_SPARE_REG1_IN)
#define HWIO_IMC_SPARE_REG1_WDATA_BMSK                                             0xffffffff
#define HWIO_IMC_SPARE_REG1_WDATA_SHFT                                                    0x0

#define HWIO_IMC_SPARE_REG2_ADDR                                                   (IMC_CSR_REG_BASE      + 0x00000028)
#define HWIO_IMC_SPARE_REG2_RMSK                                                   0xffffffff
#define HWIO_IMC_SPARE_REG2_IN          \
        in_dword_masked(HWIO_IMC_SPARE_REG2_ADDR, HWIO_IMC_SPARE_REG2_RMSK)
#define HWIO_IMC_SPARE_REG2_INM(m)      \
        in_dword_masked(HWIO_IMC_SPARE_REG2_ADDR, m)
#define HWIO_IMC_SPARE_REG2_OUT(v)      \
        out_dword(HWIO_IMC_SPARE_REG2_ADDR,v)
#define HWIO_IMC_SPARE_REG2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_IMC_SPARE_REG2_ADDR,m,v,HWIO_IMC_SPARE_REG2_IN)
#define HWIO_IMC_SPARE_REG2_WDATA_BMSK                                             0xffffffff
#define HWIO_IMC_SPARE_REG2_WDATA_SHFT                                                    0x0

#define HWIO_IMC_SPARE_REG3_ADDR                                                   (IMC_CSR_REG_BASE      + 0x0000002c)
#define HWIO_IMC_SPARE_REG3_RMSK                                                   0xffffffff
#define HWIO_IMC_SPARE_REG3_IN          \
        in_dword_masked(HWIO_IMC_SPARE_REG3_ADDR, HWIO_IMC_SPARE_REG3_RMSK)
#define HWIO_IMC_SPARE_REG3_INM(m)      \
        in_dword_masked(HWIO_IMC_SPARE_REG3_ADDR, m)
#define HWIO_IMC_SPARE_REG3_OUT(v)      \
        out_dword(HWIO_IMC_SPARE_REG3_ADDR,v)
#define HWIO_IMC_SPARE_REG3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_IMC_SPARE_REG3_ADDR,m,v,HWIO_IMC_SPARE_REG3_IN)
#define HWIO_IMC_SPARE_REG3_WDATA_BMSK                                             0xffffffff
#define HWIO_IMC_SPARE_REG3_WDATA_SHFT                                                    0x0

#define HWIO_CFGEND_ADDR                                                           (IMC_CSR_REG_BASE      + 0x00000030)
#define HWIO_CFGEND_RMSK                                                                  0x1
#define HWIO_CFGEND_IN          \
        in_dword_masked(HWIO_CFGEND_ADDR, HWIO_CFGEND_RMSK)
#define HWIO_CFGEND_INM(m)      \
        in_dword_masked(HWIO_CFGEND_ADDR, m)
#define HWIO_CFGEND_OUT(v)      \
        out_dword(HWIO_CFGEND_ADDR,v)
#define HWIO_CFGEND_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CFGEND_ADDR,m,v,HWIO_CFGEND_IN)
#define HWIO_CFGEND_CFGEND_BMSK                                                           0x1
#define HWIO_CFGEND_CFGEND_SHFT                                                           0x0
#define HWIO_CFGEND_CFGEND_EE_BIT_LOW_FVAL                                                0x0
#define HWIO_CFGEND_CFGEND_EE_BIT_HIGH_FVAL                                               0x1

#define HWIO_VINITHI_ADDR                                                          (IMC_CSR_REG_BASE      + 0x00000034)
#define HWIO_VINITHI_RMSK                                                                 0x1
#define HWIO_VINITHI_IN          \
        in_dword_masked(HWIO_VINITHI_ADDR, HWIO_VINITHI_RMSK)
#define HWIO_VINITHI_INM(m)      \
        in_dword_masked(HWIO_VINITHI_ADDR, m)
#define HWIO_VINITHI_OUT(v)      \
        out_dword(HWIO_VINITHI_ADDR,v)
#define HWIO_VINITHI_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VINITHI_ADDR,m,v,HWIO_VINITHI_IN)
#define HWIO_VINITHI_VINITHI_BMSK                                                         0x1
#define HWIO_VINITHI_VINITHI_SHFT                                                         0x0
#define HWIO_VINITHI_VINITHI_VEC_START_ADDR_0X00000000_FVAL                               0x0
#define HWIO_VINITHI_VINITHI_VEC_START_ADDR_0XFFFF0000_FVAL                               0x1

#define HWIO_CFGTE_ADDR                                                            (IMC_CSR_REG_BASE      + 0x00000038)
#define HWIO_CFGTE_RMSK                                                                   0x1
#define HWIO_CFGTE_IN          \
        in_dword_masked(HWIO_CFGTE_ADDR, HWIO_CFGTE_RMSK)
#define HWIO_CFGTE_INM(m)      \
        in_dword_masked(HWIO_CFGTE_ADDR, m)
#define HWIO_CFGTE_OUT(v)      \
        out_dword(HWIO_CFGTE_ADDR,v)
#define HWIO_CFGTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CFGTE_ADDR,m,v,HWIO_CFGTE_IN)
#define HWIO_CFGTE_CFGTE_BMSK                                                             0x1
#define HWIO_CFGTE_CFGTE_SHFT                                                             0x0
#define HWIO_CFGTE_CFGTE_TE_BIT_LOW_FVAL                                                  0x0
#define HWIO_CFGTE_CFGTE_TE_BIT_HIGH_FVAL                                                 0x1

#define HWIO_CP15SDISABLE_ADDR                                                     (IMC_CSR_REG_BASE      + 0x0000003c)
#define HWIO_CP15SDISABLE_RMSK                                                            0x1
#define HWIO_CP15SDISABLE_IN          \
        in_dword_masked(HWIO_CP15SDISABLE_ADDR, HWIO_CP15SDISABLE_RMSK)
#define HWIO_CP15SDISABLE_INM(m)      \
        in_dword_masked(HWIO_CP15SDISABLE_ADDR, m)
#define HWIO_CP15SDISABLE_OUT(v)      \
        out_dword(HWIO_CP15SDISABLE_ADDR,v)
#define HWIO_CP15SDISABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CP15SDISABLE_ADDR,m,v,HWIO_CP15SDISABLE_IN)
#define HWIO_CP15SDISABLE_CP15SDISABLE_BMSK                                               0x1
#define HWIO_CP15SDISABLE_CP15SDISABLE_SHFT                                               0x0

#define HWIO_CLUSTERIDAFF1_ADDR                                                    (IMC_CSR_REG_BASE      + 0x00000040)
#define HWIO_CLUSTERIDAFF1_RMSK                                                          0xff
#define HWIO_CLUSTERIDAFF1_IN          \
        in_dword_masked(HWIO_CLUSTERIDAFF1_ADDR, HWIO_CLUSTERIDAFF1_RMSK)
#define HWIO_CLUSTERIDAFF1_INM(m)      \
        in_dword_masked(HWIO_CLUSTERIDAFF1_ADDR, m)
#define HWIO_CLUSTERIDAFF1_OUT(v)      \
        out_dword(HWIO_CLUSTERIDAFF1_ADDR,v)
#define HWIO_CLUSTERIDAFF1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CLUSTERIDAFF1_ADDR,m,v,HWIO_CLUSTERIDAFF1_IN)
#define HWIO_CLUSTERIDAFF1_CLUSTERIDAFF1_BMSK                                            0xff
#define HWIO_CLUSTERIDAFF1_CLUSTERIDAFF1_SHFT                                             0x0

#define HWIO_CLUSTERIDAFF2_ADDR                                                    (IMC_CSR_REG_BASE      + 0x00000044)
#define HWIO_CLUSTERIDAFF2_RMSK                                                          0xff
#define HWIO_CLUSTERIDAFF2_IN          \
        in_dword_masked(HWIO_CLUSTERIDAFF2_ADDR, HWIO_CLUSTERIDAFF2_RMSK)
#define HWIO_CLUSTERIDAFF2_INM(m)      \
        in_dword_masked(HWIO_CLUSTERIDAFF2_ADDR, m)
#define HWIO_CLUSTERIDAFF2_OUT(v)      \
        out_dword(HWIO_CLUSTERIDAFF2_ADDR,v)
#define HWIO_CLUSTERIDAFF2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CLUSTERIDAFF2_ADDR,m,v,HWIO_CLUSTERIDAFF2_IN)
#define HWIO_CLUSTERIDAFF2_CLUSTERIDAFF2_BMSK                                            0xff
#define HWIO_CLUSTERIDAFF2_CLUSTERIDAFF2_SHFT                                             0x0

#define HWIO_AA64NAA32_ADDR                                                        (IMC_CSR_REG_BASE      + 0x00000048)
#define HWIO_AA64NAA32_RMSK                                                               0x1
#define HWIO_AA64NAA32_IN          \
        in_dword_masked(HWIO_AA64NAA32_ADDR, HWIO_AA64NAA32_RMSK)
#define HWIO_AA64NAA32_INM(m)      \
        in_dword_masked(HWIO_AA64NAA32_ADDR, m)
#define HWIO_AA64NAA32_OUT(v)      \
        out_dword(HWIO_AA64NAA32_ADDR,v)
#define HWIO_AA64NAA32_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AA64NAA32_ADDR,m,v,HWIO_AA64NAA32_IN)
#define HWIO_AA64NAA32_AA64NAA32_BMSK                                                     0x1
#define HWIO_AA64NAA32_AA64NAA32_SHFT                                                     0x0
#define HWIO_AA64NAA32_AA64NAA32_AARCH32_FVAL                                             0x0
#define HWIO_AA64NAA32_AA64NAA32_AARCH64_FVAL                                             0x1

#define HWIO_RVBARADDR0_UPPER_ADDR                                                 (IMC_CSR_REG_BASE      + 0x0000004c)
#define HWIO_RVBARADDR0_UPPER_RMSK                                                       0xff
#define HWIO_RVBARADDR0_UPPER_IN          \
        in_dword_masked(HWIO_RVBARADDR0_UPPER_ADDR, HWIO_RVBARADDR0_UPPER_RMSK)
#define HWIO_RVBARADDR0_UPPER_INM(m)      \
        in_dword_masked(HWIO_RVBARADDR0_UPPER_ADDR, m)
#define HWIO_RVBARADDR0_UPPER_OUT(v)      \
        out_dword(HWIO_RVBARADDR0_UPPER_ADDR,v)
#define HWIO_RVBARADDR0_UPPER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_RVBARADDR0_UPPER_ADDR,m,v,HWIO_RVBARADDR0_UPPER_IN)
#define HWIO_RVBARADDR0_UPPER_RVBARADDR0_BMSK                                            0xff
#define HWIO_RVBARADDR0_UPPER_RVBARADDR0_SHFT                                             0x0

#define HWIO_RVBARADDR0_LOWER_ADDR                                                 (IMC_CSR_REG_BASE      + 0x00000050)
#define HWIO_RVBARADDR0_LOWER_RMSK                                                 0xffffffff
#define HWIO_RVBARADDR0_LOWER_IN          \
        in_dword_masked(HWIO_RVBARADDR0_LOWER_ADDR, HWIO_RVBARADDR0_LOWER_RMSK)
#define HWIO_RVBARADDR0_LOWER_INM(m)      \
        in_dword_masked(HWIO_RVBARADDR0_LOWER_ADDR, m)
#define HWIO_RVBARADDR0_LOWER_OUT(v)      \
        out_dword(HWIO_RVBARADDR0_LOWER_ADDR,v)
#define HWIO_RVBARADDR0_LOWER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_RVBARADDR0_LOWER_ADDR,m,v,HWIO_RVBARADDR0_LOWER_IN)
#define HWIO_RVBARADDR0_LOWER_RVBARADDR0_BMSK                                      0xffffffff
#define HWIO_RVBARADDR0_LOWER_RVBARADDR0_SHFT                                             0x0

#define HWIO_PERIPHBASE_ADDR                                                       (IMC_CSR_REG_BASE      + 0x00000054)
#define HWIO_PERIPHBASE_RMSK                                                         0x3fffff
#define HWIO_PERIPHBASE_IN          \
        in_dword_masked(HWIO_PERIPHBASE_ADDR, HWIO_PERIPHBASE_RMSK)
#define HWIO_PERIPHBASE_INM(m)      \
        in_dword_masked(HWIO_PERIPHBASE_ADDR, m)
#define HWIO_PERIPHBASE_OUT(v)      \
        out_dword(HWIO_PERIPHBASE_ADDR,v)
#define HWIO_PERIPHBASE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPHBASE_ADDR,m,v,HWIO_PERIPHBASE_IN)
#define HWIO_PERIPHBASE_PERIPHBASE_BMSK                                              0x3fffff
#define HWIO_PERIPHBASE_PERIPHBASE_SHFT                                                   0x0

#define HWIO_GICCDISABLE_ADDR                                                      (IMC_CSR_REG_BASE      + 0x00000058)
#define HWIO_GICCDISABLE_RMSK                                                             0x1
#define HWIO_GICCDISABLE_IN          \
        in_dword_masked(HWIO_GICCDISABLE_ADDR, HWIO_GICCDISABLE_RMSK)
#define HWIO_GICCDISABLE_INM(m)      \
        in_dword_masked(HWIO_GICCDISABLE_ADDR, m)
#define HWIO_GICCDISABLE_OUT(v)      \
        out_dword(HWIO_GICCDISABLE_ADDR,v)
#define HWIO_GICCDISABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GICCDISABLE_ADDR,m,v,HWIO_GICCDISABLE_IN)
#define HWIO_GICCDISABLE_GICCDISABLE_BMSK                                                 0x1
#define HWIO_GICCDISABLE_GICCDISABLE_SHFT                                                 0x0
#define HWIO_GICCDISABLE_GICCDISABLE_ENABLE_FVAL                                          0x0
#define HWIO_GICCDISABLE_GICCDISABLE_DISABLE_FVAL                                         0x1

#define HWIO_BROADCASTCACHEMAINT_ADDR                                              (IMC_CSR_REG_BASE      + 0x0000005c)
#define HWIO_BROADCASTCACHEMAINT_RMSK                                                     0x1
#define HWIO_BROADCASTCACHEMAINT_IN          \
        in_dword_masked(HWIO_BROADCASTCACHEMAINT_ADDR, HWIO_BROADCASTCACHEMAINT_RMSK)
#define HWIO_BROADCASTCACHEMAINT_INM(m)      \
        in_dword_masked(HWIO_BROADCASTCACHEMAINT_ADDR, m)
#define HWIO_BROADCASTCACHEMAINT_OUT(v)      \
        out_dword(HWIO_BROADCASTCACHEMAINT_ADDR,v)
#define HWIO_BROADCASTCACHEMAINT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BROADCASTCACHEMAINT_ADDR,m,v,HWIO_BROADCASTCACHEMAINT_IN)
#define HWIO_BROADCASTCACHEMAINT_BROADCASTCACHEMAINT_BMSK                                 0x1
#define HWIO_BROADCASTCACHEMAINT_BROADCASTCACHEMAINT_SHFT                                 0x0
#define HWIO_BROADCASTCACHEMAINT_BROADCASTCACHEMAINT_CACHE_MAN_NOT_BROADCAST_FVAL         0x0
#define HWIO_BROADCASTCACHEMAINT_BROADCASTCACHEMAINT_CACHE_MAN_BROADCAST_FVAL             0x1

#define HWIO_BROADCASTINNER_ADDR                                                   (IMC_CSR_REG_BASE      + 0x00000060)
#define HWIO_BROADCASTINNER_RMSK                                                          0x1
#define HWIO_BROADCASTINNER_IN          \
        in_dword_masked(HWIO_BROADCASTINNER_ADDR, HWIO_BROADCASTINNER_RMSK)
#define HWIO_BROADCASTINNER_INM(m)      \
        in_dword_masked(HWIO_BROADCASTINNER_ADDR, m)
#define HWIO_BROADCASTINNER_OUT(v)      \
        out_dword(HWIO_BROADCASTINNER_ADDR,v)
#define HWIO_BROADCASTINNER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BROADCASTINNER_ADDR,m,v,HWIO_BROADCASTINNER_IN)
#define HWIO_BROADCASTINNER_BROADCASTINNER_BMSK                                           0x1
#define HWIO_BROADCASTINNER_BROADCASTINNER_SHFT                                           0x0
#define HWIO_BROADCASTINNER_BROADCASTINNER_INNER_SHARE_NOT_BROADCAST_FVAL                 0x0
#define HWIO_BROADCASTINNER_BROADCASTINNER_INNER_SHARE_BROADCAST_FVAL                     0x1

#define HWIO_BROADCASTOUTER_ADDR                                                   (IMC_CSR_REG_BASE      + 0x00000064)
#define HWIO_BROADCASTOUTER_RMSK                                                          0x1
#define HWIO_BROADCASTOUTER_IN          \
        in_dword_masked(HWIO_BROADCASTOUTER_ADDR, HWIO_BROADCASTOUTER_RMSK)
#define HWIO_BROADCASTOUTER_INM(m)      \
        in_dword_masked(HWIO_BROADCASTOUTER_ADDR, m)
#define HWIO_BROADCASTOUTER_OUT(v)      \
        out_dword(HWIO_BROADCASTOUTER_ADDR,v)
#define HWIO_BROADCASTOUTER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BROADCASTOUTER_ADDR,m,v,HWIO_BROADCASTOUTER_IN)
#define HWIO_BROADCASTOUTER_BROADCASTOUTER_BMSK                                           0x1
#define HWIO_BROADCASTOUTER_BROADCASTOUTER_SHFT                                           0x0
#define HWIO_BROADCASTOUTER_BROADCASTOUTER_OUTER_SHARE_NOT_BROADCAST_FVAL                 0x0
#define HWIO_BROADCASTOUTER_BROADCASTOUTER_OUTER_SHARE_BROADCAST_FVAL                     0x1

#define HWIO_SYSBARDISABLE_ADDR                                                    (IMC_CSR_REG_BASE      + 0x00000068)
#define HWIO_SYSBARDISABLE_RMSK                                                           0x1
#define HWIO_SYSBARDISABLE_IN          \
        in_dword_masked(HWIO_SYSBARDISABLE_ADDR, HWIO_SYSBARDISABLE_RMSK)
#define HWIO_SYSBARDISABLE_INM(m)      \
        in_dword_masked(HWIO_SYSBARDISABLE_ADDR, m)
#define HWIO_SYSBARDISABLE_OUT(v)      \
        out_dword(HWIO_SYSBARDISABLE_ADDR,v)
#define HWIO_SYSBARDISABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SYSBARDISABLE_ADDR,m,v,HWIO_SYSBARDISABLE_IN)
#define HWIO_SYSBARDISABLE_SYSBARDISABLE_BMSK                                             0x1
#define HWIO_SYSBARDISABLE_SYSBARDISABLE_SHFT                                             0x0
#define HWIO_SYSBARDISABLE_SYSBARDISABLE_BARRIER_NOT_BROADCAST_FVAL                       0x0
#define HWIO_SYSBARDISABLE_SYSBARDISABLE_BARRIER_BROADCAST_FVAL                           0x1

#define HWIO_ACINACTM_ADDR                                                         (IMC_CSR_REG_BASE      + 0x0000006c)
#define HWIO_ACINACTM_RMSK                                                                0x1
#define HWIO_ACINACTM_IN          \
        in_dword_masked(HWIO_ACINACTM_ADDR, HWIO_ACINACTM_RMSK)
#define HWIO_ACINACTM_INM(m)      \
        in_dword_masked(HWIO_ACINACTM_ADDR, m)
#define HWIO_ACINACTM_OUT(v)      \
        out_dword(HWIO_ACINACTM_ADDR,v)
#define HWIO_ACINACTM_OUTM(m,v) \
        out_dword_masked_ns(HWIO_ACINACTM_ADDR,m,v,HWIO_ACINACTM_IN)
#define HWIO_ACINACTM_ACINACTM_BMSK                                                       0x1
#define HWIO_ACINACTM_ACINACTM_SHFT                                                       0x0

#define HWIO_DBGROMADDR_ADDR                                                       (IMC_CSR_REG_BASE      + 0x00000070)
#define HWIO_DBGROMADDR_RMSK                                                        0xfffffff
#define HWIO_DBGROMADDR_IN          \
        in_dword_masked(HWIO_DBGROMADDR_ADDR, HWIO_DBGROMADDR_RMSK)
#define HWIO_DBGROMADDR_INM(m)      \
        in_dword_masked(HWIO_DBGROMADDR_ADDR, m)
#define HWIO_DBGROMADDR_OUT(v)      \
        out_dword(HWIO_DBGROMADDR_ADDR,v)
#define HWIO_DBGROMADDR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DBGROMADDR_ADDR,m,v,HWIO_DBGROMADDR_IN)
#define HWIO_DBGROMADDR_DBGROMADDR_BMSK                                             0xfffffff
#define HWIO_DBGROMADDR_DBGROMADDR_SHFT                                                   0x0

#define HWIO_DBGROMADDRV_ADDR                                                      (IMC_CSR_REG_BASE      + 0x00000074)
#define HWIO_DBGROMADDRV_RMSK                                                             0x1
#define HWIO_DBGROMADDRV_IN          \
        in_dword_masked(HWIO_DBGROMADDRV_ADDR, HWIO_DBGROMADDRV_RMSK)
#define HWIO_DBGROMADDRV_INM(m)      \
        in_dword_masked(HWIO_DBGROMADDRV_ADDR, m)
#define HWIO_DBGROMADDRV_OUT(v)      \
        out_dword(HWIO_DBGROMADDRV_ADDR,v)
#define HWIO_DBGROMADDRV_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DBGROMADDRV_ADDR,m,v,HWIO_DBGROMADDRV_IN)
#define HWIO_DBGROMADDRV_DBGROMADDRV_BMSK                                                 0x1
#define HWIO_DBGROMADDRV_DBGROMADDRV_SHFT                                                 0x0

#define HWIO_CRYPTODISABLE_ADDR                                                    (IMC_CSR_REG_BASE      + 0x00000078)
#define HWIO_CRYPTODISABLE_RMSK                                                           0x1
#define HWIO_CRYPTODISABLE_IN          \
        in_dword_masked(HWIO_CRYPTODISABLE_ADDR, HWIO_CRYPTODISABLE_RMSK)
#define HWIO_CRYPTODISABLE_INM(m)      \
        in_dword_masked(HWIO_CRYPTODISABLE_ADDR, m)
#define HWIO_CRYPTODISABLE_OUT(v)      \
        out_dword(HWIO_CRYPTODISABLE_ADDR,v)
#define HWIO_CRYPTODISABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CRYPTODISABLE_ADDR,m,v,HWIO_CRYPTODISABLE_IN)
#define HWIO_CRYPTODISABLE_CRYPTODISABLE_BMSK                                             0x1
#define HWIO_CRYPTODISABLE_CRYPTODISABLE_SHFT                                             0x0
#define HWIO_CRYPTODISABLE_CRYPTODISABLE_CRYPTO_EXTENTIOSN_ENABLED_FVAL                   0x0
#define HWIO_CRYPTODISABLE_CRYPTODISABLE_CRYPTO_EXTENTIOSN_DISABLED_FVAL                  0x1

#define HWIO_AHB2MSM_TIMEOUT_ADDR                                                  (IMC_CSR_REG_BASE      + 0x0000007c)
#define HWIO_AHB2MSM_TIMEOUT_RMSK                                                       0x1ff
#define HWIO_AHB2MSM_TIMEOUT_IN          \
        in_dword_masked(HWIO_AHB2MSM_TIMEOUT_ADDR, HWIO_AHB2MSM_TIMEOUT_RMSK)
#define HWIO_AHB2MSM_TIMEOUT_INM(m)      \
        in_dword_masked(HWIO_AHB2MSM_TIMEOUT_ADDR, m)
#define HWIO_AHB2MSM_TIMEOUT_OUT(v)      \
        out_dword(HWIO_AHB2MSM_TIMEOUT_ADDR,v)
#define HWIO_AHB2MSM_TIMEOUT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AHB2MSM_TIMEOUT_ADDR,m,v,HWIO_AHB2MSM_TIMEOUT_IN)
#define HWIO_AHB2MSM_TIMEOUT_AHB2MSM_TIMEOUT_EN_BMSK                                    0x100
#define HWIO_AHB2MSM_TIMEOUT_AHB2MSM_TIMEOUT_EN_SHFT                                      0x8
#define HWIO_AHB2MSM_TIMEOUT_AHB2MSM_TIMEOUT_VAL_BMSK                                    0xff
#define HWIO_AHB2MSM_TIMEOUT_AHB2MSM_TIMEOUT_VAL_SHFT                                     0x0

#define HWIO_SPM_DISABLE_HW_SHUTDOWN_ACK_ADDR                                      (IMC_CSR_REG_BASE      + 0x00000100)
#define HWIO_SPM_DISABLE_HW_SHUTDOWN_ACK_RMSK                                             0x1
#define HWIO_SPM_DISABLE_HW_SHUTDOWN_ACK_IN          \
        in_dword_masked(HWIO_SPM_DISABLE_HW_SHUTDOWN_ACK_ADDR, HWIO_SPM_DISABLE_HW_SHUTDOWN_ACK_RMSK)
#define HWIO_SPM_DISABLE_HW_SHUTDOWN_ACK_INM(m)      \
        in_dword_masked(HWIO_SPM_DISABLE_HW_SHUTDOWN_ACK_ADDR, m)
#define HWIO_SPM_DISABLE_HW_SHUTDOWN_ACK_OUT(v)      \
        out_dword(HWIO_SPM_DISABLE_HW_SHUTDOWN_ACK_ADDR,v)
#define HWIO_SPM_DISABLE_HW_SHUTDOWN_ACK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SPM_DISABLE_HW_SHUTDOWN_ACK_ADDR,m,v,HWIO_SPM_DISABLE_HW_SHUTDOWN_ACK_IN)
#define HWIO_SPM_DISABLE_HW_SHUTDOWN_ACK_DISABLE_HW_SHUTDOWN_ACK_BMSK                     0x1
#define HWIO_SPM_DISABLE_HW_SHUTDOWN_ACK_DISABLE_HW_SHUTDOWN_ACK_SHFT                     0x0
#define HWIO_SPM_DISABLE_HW_SHUTDOWN_ACK_DISABLE_HW_SHUTDOWN_ACK_ENABLE_HW_SHUTDOWN_ACK_FVAL        0x0
#define HWIO_SPM_DISABLE_HW_SHUTDOWN_ACK_DISABLE_HW_SHUTDOWN_ACK_DISABLE_HW_SHUTDOWN_ACK_FVAL        0x1

#define HWIO_SPM_CPU_STATUS_0_ADDR                                                 (IMC_CSR_REG_BASE      + 0x00000104)
#define HWIO_SPM_CPU_STATUS_0_RMSK                                                 0xffffffff
#define HWIO_SPM_CPU_STATUS_0_IN          \
        in_dword_masked(HWIO_SPM_CPU_STATUS_0_ADDR, HWIO_SPM_CPU_STATUS_0_RMSK)
#define HWIO_SPM_CPU_STATUS_0_INM(m)      \
        in_dword_masked(HWIO_SPM_CPU_STATUS_0_ADDR, m)
#define HWIO_SPM_CPU_STATUS_0_CPU_31_BMSK                                          0x80000000
#define HWIO_SPM_CPU_STATUS_0_CPU_31_SHFT                                                0x1f
#define HWIO_SPM_CPU_STATUS_0_CPU_31_SHUTDOWN_REQ_FVAL                                    0x0
#define HWIO_SPM_CPU_STATUS_0_CPU_31_BRINGUP_REQ_FVAL                                     0x1
#define HWIO_SPM_CPU_STATUS_0_CPU_30_BMSK                                          0x40000000
#define HWIO_SPM_CPU_STATUS_0_CPU_30_SHFT                                                0x1e
#define HWIO_SPM_CPU_STATUS_0_CPU_30_SHUTDOWN_REQ_FVAL                                    0x0
#define HWIO_SPM_CPU_STATUS_0_CPU_30_BRINGUP_REQ_FVAL                                     0x1
#define HWIO_SPM_CPU_STATUS_0_CPU_29_BMSK                                          0x20000000
#define HWIO_SPM_CPU_STATUS_0_CPU_29_SHFT                                                0x1d
#define HWIO_SPM_CPU_STATUS_0_CPU_29_SHUTDOWN_REQ_FVAL                                    0x0
#define HWIO_SPM_CPU_STATUS_0_CPU_29_BRINGUP_REQ_FVAL                                     0x1
#define HWIO_SPM_CPU_STATUS_0_CPU_28_BMSK                                          0x10000000
#define HWIO_SPM_CPU_STATUS_0_CPU_28_SHFT                                                0x1c
#define HWIO_SPM_CPU_STATUS_0_CPU_28_SHUTDOWN_REQ_FVAL                                    0x0
#define HWIO_SPM_CPU_STATUS_0_CPU_28_BRINGUP_REQ_FVAL                                     0x1
#define HWIO_SPM_CPU_STATUS_0_CPU_27_BMSK                                           0x8000000
#define HWIO_SPM_CPU_STATUS_0_CPU_27_SHFT                                                0x1b
#define HWIO_SPM_CPU_STATUS_0_CPU_27_SHUTDOWN_REQ_FVAL                                    0x0
#define HWIO_SPM_CPU_STATUS_0_CPU_27_BRINGUP_REQ_FVAL                                     0x1
#define HWIO_SPM_CPU_STATUS_0_CPU_26_BMSK                                           0x4000000
#define HWIO_SPM_CPU_STATUS_0_CPU_26_SHFT                                                0x1a
#define HWIO_SPM_CPU_STATUS_0_CPU_26_SHUTDOWN_REQ_FVAL                                    0x0
#define HWIO_SPM_CPU_STATUS_0_CPU_26_BRINGUP_REQ_FVAL                                     0x1
#define HWIO_SPM_CPU_STATUS_0_CPU_25_BMSK                                           0x2000000
#define HWIO_SPM_CPU_STATUS_0_CPU_25_SHFT                                                0x19
#define HWIO_SPM_CPU_STATUS_0_CPU_25_SHUTDOWN_REQ_FVAL                                    0x0
#define HWIO_SPM_CPU_STATUS_0_CPU_25_BRINGUP_REQ_FVAL                                     0x1
#define HWIO_SPM_CPU_STATUS_0_CPU_24_BMSK                                           0x1000000
#define HWIO_SPM_CPU_STATUS_0_CPU_24_SHFT                                                0x18
#define HWIO_SPM_CPU_STATUS_0_CPU_24_SHUTDOWN_REQ_FVAL                                    0x0
#define HWIO_SPM_CPU_STATUS_0_CPU_24_BRINGUP_REQ_FVAL                                     0x1
#define HWIO_SPM_CPU_STATUS_0_CPU_23_BMSK                                            0x800000
#define HWIO_SPM_CPU_STATUS_0_CPU_23_SHFT                                                0x17
#define HWIO_SPM_CPU_STATUS_0_CPU_23_SHUTDOWN_REQ_FVAL                                    0x0
#define HWIO_SPM_CPU_STATUS_0_CPU_23_BRINGUP_REQ_FVAL                                     0x1
#define HWIO_SPM_CPU_STATUS_0_CPU_22_BMSK                                            0x400000
#define HWIO_SPM_CPU_STATUS_0_CPU_22_SHFT                                                0x16
#define HWIO_SPM_CPU_STATUS_0_CPU_22_SHUTDOWN_REQ_FVAL                                    0x0
#define HWIO_SPM_CPU_STATUS_0_CPU_22_BRINGUP_REQ_FVAL                                     0x1
#define HWIO_SPM_CPU_STATUS_0_CPU_21_BMSK                                            0x200000
#define HWIO_SPM_CPU_STATUS_0_CPU_21_SHFT                                                0x15
#define HWIO_SPM_CPU_STATUS_0_CPU_21_SHUTDOWN_REQ_FVAL                                    0x0
#define HWIO_SPM_CPU_STATUS_0_CPU_21_BRINGUP_REQ_FVAL                                     0x1
#define HWIO_SPM_CPU_STATUS_0_CPU_20_BMSK                                            0x100000
#define HWIO_SPM_CPU_STATUS_0_CPU_20_SHFT                                                0x14
#define HWIO_SPM_CPU_STATUS_0_CPU_20_SHUTDOWN_REQ_FVAL                                    0x0
#define HWIO_SPM_CPU_STATUS_0_CPU_20_BRINGUP_REQ_FVAL                                     0x1
#define HWIO_SPM_CPU_STATUS_0_CPU_19_BMSK                                             0x80000
#define HWIO_SPM_CPU_STATUS_0_CPU_19_SHFT                                                0x13
#define HWIO_SPM_CPU_STATUS_0_CPU_19_SHUTDOWN_REQ_FVAL                                    0x0
#define HWIO_SPM_CPU_STATUS_0_CPU_19_BRINGUP_REQ_FVAL                                     0x1
#define HWIO_SPM_CPU_STATUS_0_CPU_18_BMSK                                             0x40000
#define HWIO_SPM_CPU_STATUS_0_CPU_18_SHFT                                                0x12
#define HWIO_SPM_CPU_STATUS_0_CPU_18_SHUTDOWN_REQ_FVAL                                    0x0
#define HWIO_SPM_CPU_STATUS_0_CPU_18_BRINGUP_REQ_FVAL                                     0x1
#define HWIO_SPM_CPU_STATUS_0_CPU_17_BMSK                                             0x20000
#define HWIO_SPM_CPU_STATUS_0_CPU_17_SHFT                                                0x11
#define HWIO_SPM_CPU_STATUS_0_CPU_17_SHUTDOWN_REQ_FVAL                                    0x0
#define HWIO_SPM_CPU_STATUS_0_CPU_17_BRINGUP_REQ_FVAL                                     0x1
#define HWIO_SPM_CPU_STATUS_0_CPU_16_BMSK                                             0x10000
#define HWIO_SPM_CPU_STATUS_0_CPU_16_SHFT                                                0x10
#define HWIO_SPM_CPU_STATUS_0_CPU_16_SHUTDOWN_REQ_FVAL                                    0x0
#define HWIO_SPM_CPU_STATUS_0_CPU_16_BRINGUP_REQ_FVAL                                     0x1
#define HWIO_SPM_CPU_STATUS_0_CPU_15_BMSK                                              0x8000
#define HWIO_SPM_CPU_STATUS_0_CPU_15_SHFT                                                 0xf
#define HWIO_SPM_CPU_STATUS_0_CPU_15_SHUTDOWN_REQ_FVAL                                    0x0
#define HWIO_SPM_CPU_STATUS_0_CPU_15_BRINGUP_REQ_FVAL                                     0x1
#define HWIO_SPM_CPU_STATUS_0_CPU_14_BMSK                                              0x4000
#define HWIO_SPM_CPU_STATUS_0_CPU_14_SHFT                                                 0xe
#define HWIO_SPM_CPU_STATUS_0_CPU_14_SHUTDOWN_REQ_FVAL                                    0x0
#define HWIO_SPM_CPU_STATUS_0_CPU_14_BRINGUP_REQ_FVAL                                     0x1
#define HWIO_SPM_CPU_STATUS_0_CPU_13_BMSK                                              0x2000
#define HWIO_SPM_CPU_STATUS_0_CPU_13_SHFT                                                 0xd
#define HWIO_SPM_CPU_STATUS_0_CPU_13_SHUTDOWN_REQ_FVAL                                    0x0
#define HWIO_SPM_CPU_STATUS_0_CPU_13_BRINGUP_REQ_FVAL                                     0x1
#define HWIO_SPM_CPU_STATUS_0_CPU_12_BMSK                                              0x1000
#define HWIO_SPM_CPU_STATUS_0_CPU_12_SHFT                                                 0xc
#define HWIO_SPM_CPU_STATUS_0_CPU_12_SHUTDOWN_REQ_FVAL                                    0x0
#define HWIO_SPM_CPU_STATUS_0_CPU_12_BRINGUP_REQ_FVAL                                     0x1
#define HWIO_SPM_CPU_STATUS_0_CPU_11_BMSK                                               0x800
#define HWIO_SPM_CPU_STATUS_0_CPU_11_SHFT                                                 0xb
#define HWIO_SPM_CPU_STATUS_0_CPU_11_SHUTDOWN_REQ_FVAL                                    0x0
#define HWIO_SPM_CPU_STATUS_0_CPU_11_BRINGUP_REQ_FVAL                                     0x1
#define HWIO_SPM_CPU_STATUS_0_CPU_10_BMSK                                               0x400
#define HWIO_SPM_CPU_STATUS_0_CPU_10_SHFT                                                 0xa
#define HWIO_SPM_CPU_STATUS_0_CPU_10_SHUTDOWN_REQ_FVAL                                    0x0
#define HWIO_SPM_CPU_STATUS_0_CPU_10_BRINGUP_REQ_FVAL                                     0x1
#define HWIO_SPM_CPU_STATUS_0_CPU_9_BMSK                                                0x200
#define HWIO_SPM_CPU_STATUS_0_CPU_9_SHFT                                                  0x9
#define HWIO_SPM_CPU_STATUS_0_CPU_9_SHUTDOWN_REQ_FVAL                                     0x0
#define HWIO_SPM_CPU_STATUS_0_CPU_9_BRINGUP_REQ_FVAL                                      0x1
#define HWIO_SPM_CPU_STATUS_0_CPU_8_BMSK                                                0x100
#define HWIO_SPM_CPU_STATUS_0_CPU_8_SHFT                                                  0x8
#define HWIO_SPM_CPU_STATUS_0_CPU_8_SHUTDOWN_REQ_FVAL                                     0x0
#define HWIO_SPM_CPU_STATUS_0_CPU_8_BRINGUP_REQ_FVAL                                      0x1
#define HWIO_SPM_CPU_STATUS_0_CPU_7_BMSK                                                 0x80
#define HWIO_SPM_CPU_STATUS_0_CPU_7_SHFT                                                  0x7
#define HWIO_SPM_CPU_STATUS_0_CPU_7_SHUTDOWN_REQ_FVAL                                     0x0
#define HWIO_SPM_CPU_STATUS_0_CPU_7_BRINGUP_REQ_FVAL                                      0x1
#define HWIO_SPM_CPU_STATUS_0_CPU_6_BMSK                                                 0x40
#define HWIO_SPM_CPU_STATUS_0_CPU_6_SHFT                                                  0x6
#define HWIO_SPM_CPU_STATUS_0_CPU_6_SHUTDOWN_REQ_FVAL                                     0x0
#define HWIO_SPM_CPU_STATUS_0_CPU_6_BRINGUP_REQ_FVAL                                      0x1
#define HWIO_SPM_CPU_STATUS_0_CPU_5_BMSK                                                 0x20
#define HWIO_SPM_CPU_STATUS_0_CPU_5_SHFT                                                  0x5
#define HWIO_SPM_CPU_STATUS_0_CPU_5_SHUTDOWN_REQ_FVAL                                     0x0
#define HWIO_SPM_CPU_STATUS_0_CPU_5_BRINGUP_REQ_FVAL                                      0x1
#define HWIO_SPM_CPU_STATUS_0_CPU_4_BMSK                                                 0x10
#define HWIO_SPM_CPU_STATUS_0_CPU_4_SHFT                                                  0x4
#define HWIO_SPM_CPU_STATUS_0_CPU_4_SHUTDOWN_REQ_FVAL                                     0x0
#define HWIO_SPM_CPU_STATUS_0_CPU_4_BRINGUP_REQ_FVAL                                      0x1
#define HWIO_SPM_CPU_STATUS_0_CPU_3_BMSK                                                  0x8
#define HWIO_SPM_CPU_STATUS_0_CPU_3_SHFT                                                  0x3
#define HWIO_SPM_CPU_STATUS_0_CPU_3_SHUTDOWN_REQ_FVAL                                     0x0
#define HWIO_SPM_CPU_STATUS_0_CPU_3_BRINGUP_REQ_FVAL                                      0x1
#define HWIO_SPM_CPU_STATUS_0_CPU_2_BMSK                                                  0x4
#define HWIO_SPM_CPU_STATUS_0_CPU_2_SHFT                                                  0x2
#define HWIO_SPM_CPU_STATUS_0_CPU_2_SHUTDOWN_REQ_FVAL                                     0x0
#define HWIO_SPM_CPU_STATUS_0_CPU_2_BRINGUP_REQ_FVAL                                      0x1
#define HWIO_SPM_CPU_STATUS_0_CPU_1_BMSK                                                  0x2
#define HWIO_SPM_CPU_STATUS_0_CPU_1_SHFT                                                  0x1
#define HWIO_SPM_CPU_STATUS_0_CPU_1_SHUTDOWN_REQ_FVAL                                     0x0
#define HWIO_SPM_CPU_STATUS_0_CPU_1_BRINGUP_REQ_FVAL                                      0x1
#define HWIO_SPM_CPU_STATUS_0_CPU_0_BMSK                                                  0x1
#define HWIO_SPM_CPU_STATUS_0_CPU_0_SHFT                                                  0x0
#define HWIO_SPM_CPU_STATUS_0_CPU_0_SHUTDOWN_REQ_FVAL                                     0x0
#define HWIO_SPM_CPU_STATUS_0_CPU_0_BRINGUP_REQ_FVAL                                      0x1

#define HWIO_SPM_CPU_STATUS_1_ADDR                                                 (IMC_CSR_REG_BASE      + 0x00000108)
#define HWIO_SPM_CPU_STATUS_1_RMSK                                                     0xffff
#define HWIO_SPM_CPU_STATUS_1_IN          \
        in_dword_masked(HWIO_SPM_CPU_STATUS_1_ADDR, HWIO_SPM_CPU_STATUS_1_RMSK)
#define HWIO_SPM_CPU_STATUS_1_INM(m)      \
        in_dword_masked(HWIO_SPM_CPU_STATUS_1_ADDR, m)
#define HWIO_SPM_CPU_STATUS_1_CPU_47_BMSK                                              0x8000
#define HWIO_SPM_CPU_STATUS_1_CPU_47_SHFT                                                 0xf
#define HWIO_SPM_CPU_STATUS_1_CPU_47_SHUTDOWN_REQ_FVAL                                    0x0
#define HWIO_SPM_CPU_STATUS_1_CPU_47_BRINGUP_REQ_FVAL                                     0x1
#define HWIO_SPM_CPU_STATUS_1_CPU_46_BMSK                                              0x4000
#define HWIO_SPM_CPU_STATUS_1_CPU_46_SHFT                                                 0xe
#define HWIO_SPM_CPU_STATUS_1_CPU_46_SHUTDOWN_REQ_FVAL                                    0x0
#define HWIO_SPM_CPU_STATUS_1_CPU_46_BRINGUP_REQ_FVAL                                     0x1
#define HWIO_SPM_CPU_STATUS_1_CPU_45_BMSK                                              0x2000
#define HWIO_SPM_CPU_STATUS_1_CPU_45_SHFT                                                 0xd
#define HWIO_SPM_CPU_STATUS_1_CPU_45_SHUTDOWN_REQ_FVAL                                    0x0
#define HWIO_SPM_CPU_STATUS_1_CPU_45_BRINGUP_REQ_FVAL                                     0x1
#define HWIO_SPM_CPU_STATUS_1_CPU_44_BMSK                                              0x1000
#define HWIO_SPM_CPU_STATUS_1_CPU_44_SHFT                                                 0xc
#define HWIO_SPM_CPU_STATUS_1_CPU_44_SHUTDOWN_REQ_FVAL                                    0x0
#define HWIO_SPM_CPU_STATUS_1_CPU_44_BRINGUP_REQ_FVAL                                     0x1
#define HWIO_SPM_CPU_STATUS_1_CPU_43_BMSK                                               0x800
#define HWIO_SPM_CPU_STATUS_1_CPU_43_SHFT                                                 0xb
#define HWIO_SPM_CPU_STATUS_1_CPU_43_SHUTDOWN_REQ_FVAL                                    0x0
#define HWIO_SPM_CPU_STATUS_1_CPU_43_BRINGUP_REQ_FVAL                                     0x1
#define HWIO_SPM_CPU_STATUS_1_CPU_42_BMSK                                               0x400
#define HWIO_SPM_CPU_STATUS_1_CPU_42_SHFT                                                 0xa
#define HWIO_SPM_CPU_STATUS_1_CPU_42_SHUTDOWN_REQ_FVAL                                    0x0
#define HWIO_SPM_CPU_STATUS_1_CPU_42_BRINGUP_REQ_FVAL                                     0x1
#define HWIO_SPM_CPU_STATUS_1_CPU_41_BMSK                                               0x200
#define HWIO_SPM_CPU_STATUS_1_CPU_41_SHFT                                                 0x9
#define HWIO_SPM_CPU_STATUS_1_CPU_41_SHUTDOWN_REQ_FVAL                                    0x0
#define HWIO_SPM_CPU_STATUS_1_CPU_41_BRINGUP_REQ_FVAL                                     0x1
#define HWIO_SPM_CPU_STATUS_1_CPU_40_BMSK                                               0x100
#define HWIO_SPM_CPU_STATUS_1_CPU_40_SHFT                                                 0x8
#define HWIO_SPM_CPU_STATUS_1_CPU_40_SHUTDOWN_REQ_FVAL                                    0x0
#define HWIO_SPM_CPU_STATUS_1_CPU_40_BRINGUP_REQ_FVAL                                     0x1
#define HWIO_SPM_CPU_STATUS_1_CPU_39_BMSK                                                0x80
#define HWIO_SPM_CPU_STATUS_1_CPU_39_SHFT                                                 0x7
#define HWIO_SPM_CPU_STATUS_1_CPU_39_SHUTDOWN_REQ_FVAL                                    0x0
#define HWIO_SPM_CPU_STATUS_1_CPU_39_BRINGUP_REQ_FVAL                                     0x1
#define HWIO_SPM_CPU_STATUS_1_CPU_38_BMSK                                                0x40
#define HWIO_SPM_CPU_STATUS_1_CPU_38_SHFT                                                 0x6
#define HWIO_SPM_CPU_STATUS_1_CPU_38_SHUTDOWN_REQ_FVAL                                    0x0
#define HWIO_SPM_CPU_STATUS_1_CPU_38_BRINGUP_REQ_FVAL                                     0x1
#define HWIO_SPM_CPU_STATUS_1_CPU_37_BMSK                                                0x20
#define HWIO_SPM_CPU_STATUS_1_CPU_37_SHFT                                                 0x5
#define HWIO_SPM_CPU_STATUS_1_CPU_37_SHUTDOWN_REQ_FVAL                                    0x0
#define HWIO_SPM_CPU_STATUS_1_CPU_37_BRINGUP_REQ_FVAL                                     0x1
#define HWIO_SPM_CPU_STATUS_1_CPU_36_BMSK                                                0x10
#define HWIO_SPM_CPU_STATUS_1_CPU_36_SHFT                                                 0x4
#define HWIO_SPM_CPU_STATUS_1_CPU_36_SHUTDOWN_REQ_FVAL                                    0x0
#define HWIO_SPM_CPU_STATUS_1_CPU_36_BRINGUP_REQ_FVAL                                     0x1
#define HWIO_SPM_CPU_STATUS_1_CPU_35_BMSK                                                 0x8
#define HWIO_SPM_CPU_STATUS_1_CPU_35_SHFT                                                 0x3
#define HWIO_SPM_CPU_STATUS_1_CPU_35_SHUTDOWN_REQ_FVAL                                    0x0
#define HWIO_SPM_CPU_STATUS_1_CPU_35_BRINGUP_REQ_FVAL                                     0x1
#define HWIO_SPM_CPU_STATUS_1_CPU_34_BMSK                                                 0x4
#define HWIO_SPM_CPU_STATUS_1_CPU_34_SHFT                                                 0x2
#define HWIO_SPM_CPU_STATUS_1_CPU_34_SHUTDOWN_REQ_FVAL                                    0x0
#define HWIO_SPM_CPU_STATUS_1_CPU_34_BRINGUP_REQ_FVAL                                     0x1
#define HWIO_SPM_CPU_STATUS_1_CPU_33_BMSK                                                 0x2
#define HWIO_SPM_CPU_STATUS_1_CPU_33_SHFT                                                 0x1
#define HWIO_SPM_CPU_STATUS_1_CPU_33_SHUTDOWN_REQ_FVAL                                    0x0
#define HWIO_SPM_CPU_STATUS_1_CPU_33_BRINGUP_REQ_FVAL                                     0x1
#define HWIO_SPM_CPU_STATUS_1_CPU_32_BMSK                                                 0x1
#define HWIO_SPM_CPU_STATUS_1_CPU_32_SHFT                                                 0x0
#define HWIO_SPM_CPU_STATUS_1_CPU_32_SHUTDOWN_REQ_FVAL                                    0x0
#define HWIO_SPM_CPU_STATUS_1_CPU_32_BRINGUP_REQ_FVAL                                     0x1

#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_ADDR                                     (IMC_CSR_REG_BASE      + 0x0000010c)
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_RMSK                                     0xffffffff
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_IN          \
        in_dword_masked(HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_ADDR, HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_RMSK)
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_INM(m)      \
        in_dword_masked(HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_ADDR, m)
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_31_BMSK                              0x80000000
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_31_SHFT                                    0x1f
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_31_NO_BRINGUP_REQ_FVAL                      0x0
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_31_BRINGUP_REQ_FVAL                         0x1
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_30_BMSK                              0x40000000
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_30_SHFT                                    0x1e
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_30_NO_BRINGUP_REQ_FVAL                      0x0
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_30_BRINGUP_REQ_FVAL                         0x1
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_29_BMSK                              0x20000000
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_29_SHFT                                    0x1d
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_29_NO_BRINGUP_REQ_FVAL                      0x0
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_29_BRINGUP_REQ_FVAL                         0x1
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_28_BMSK                              0x10000000
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_28_SHFT                                    0x1c
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_28_NO_BRINGUP_REQ_FVAL                      0x0
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_28_BRINGUP_REQ_FVAL                         0x1
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_27_BMSK                               0x8000000
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_27_SHFT                                    0x1b
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_27_NO_BRINGUP_REQ_FVAL                      0x0
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_27_BRINGUP_REQ_FVAL                         0x1
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_26_BMSK                               0x4000000
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_26_SHFT                                    0x1a
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_26_NO_BRINGUP_REQ_FVAL                      0x0
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_26_BRINGUP_REQ_FVAL                         0x1
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_25_BMSK                               0x2000000
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_25_SHFT                                    0x19
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_25_NO_BRINGUP_REQ_FVAL                      0x0
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_25_BRINGUP_REQ_FVAL                         0x1
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_24_BMSK                               0x1000000
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_24_SHFT                                    0x18
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_24_NO_BRINGUP_REQ_FVAL                      0x0
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_24_BRINGUP_REQ_FVAL                         0x1
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_23_BMSK                                0x800000
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_23_SHFT                                    0x17
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_23_NO_BRINGUP_REQ_FVAL                      0x0
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_23_BRINGUP_REQ_FVAL                         0x1
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_22_BMSK                                0x400000
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_22_SHFT                                    0x16
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_22_NO_BRINGUP_REQ_FVAL                      0x0
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_22_BRINGUP_REQ_FVAL                         0x1
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_21_BMSK                                0x200000
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_21_SHFT                                    0x15
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_21_NO_BRINGUP_REQ_FVAL                      0x0
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_21_BRINGUP_REQ_FVAL                         0x1
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_20_BMSK                                0x100000
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_20_SHFT                                    0x14
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_20_NO_BRINGUP_REQ_FVAL                      0x0
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_20_BRINGUP_REQ_FVAL                         0x1
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_19_BMSK                                 0x80000
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_19_SHFT                                    0x13
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_19_NO_BRINGUP_REQ_FVAL                      0x0
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_19_BRINGUP_REQ_FVAL                         0x1
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_18_BMSK                                 0x40000
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_18_SHFT                                    0x12
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_18_NO_BRINGUP_REQ_FVAL                      0x0
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_18_BRINGUP_REQ_FVAL                         0x1
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_17_BMSK                                 0x20000
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_17_SHFT                                    0x11
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_17_NO_BRINGUP_REQ_FVAL                      0x0
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_17_BRINGUP_REQ_FVAL                         0x1
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_16_BMSK                                 0x10000
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_16_SHFT                                    0x10
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_16_NO_BRINGUP_REQ_FVAL                      0x0
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_16_BRINGUP_REQ_FVAL                         0x1
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_15_BMSK                                  0x8000
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_15_SHFT                                     0xf
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_15_NO_BRINGUP_REQ_FVAL                      0x0
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_15_BRINGUP_REQ_FVAL                         0x1
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_14_BMSK                                  0x4000
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_14_SHFT                                     0xe
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_14_NO_BRINGUP_REQ_FVAL                      0x0
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_14_BRINGUP_REQ_FVAL                         0x1
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_13_BMSK                                  0x2000
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_13_SHFT                                     0xd
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_13_NO_BRINGUP_REQ_FVAL                      0x0
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_13_BRINGUP_REQ_FVAL                         0x1
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_12_BMSK                                  0x1000
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_12_SHFT                                     0xc
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_12_NO_BRINGUP_REQ_FVAL                      0x0
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_12_BRINGUP_REQ_FVAL                         0x1
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_11_BMSK                                   0x800
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_11_SHFT                                     0xb
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_11_NO_BRINGUP_REQ_FVAL                      0x0
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_11_BRINGUP_REQ_FVAL                         0x1
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_10_BMSK                                   0x400
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_10_SHFT                                     0xa
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_10_NO_BRINGUP_REQ_FVAL                      0x0
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_10_BRINGUP_REQ_FVAL                         0x1
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_9_BMSK                                    0x200
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_9_SHFT                                      0x9
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_9_NO_BRINGUP_REQ_FVAL                       0x0
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_9_BRINGUP_REQ_FVAL                          0x1
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_8_BMSK                                    0x100
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_8_SHFT                                      0x8
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_8_NO_BRINGUP_REQ_FVAL                       0x0
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_8_BRINGUP_REQ_FVAL                          0x1
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_7_BMSK                                     0x80
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_7_SHFT                                      0x7
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_7_NO_BRINGUP_REQ_FVAL                       0x0
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_7_BRINGUP_REQ_FVAL                          0x1
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_6_BMSK                                     0x40
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_6_SHFT                                      0x6
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_6_NO_BRINGUP_REQ_FVAL                       0x0
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_6_BRINGUP_REQ_FVAL                          0x1
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_5_BMSK                                     0x20
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_5_SHFT                                      0x5
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_5_NO_BRINGUP_REQ_FVAL                       0x0
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_5_BRINGUP_REQ_FVAL                          0x1
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_4_BMSK                                     0x10
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_4_SHFT                                      0x4
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_4_NO_BRINGUP_REQ_FVAL                       0x0
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_4_BRINGUP_REQ_FVAL                          0x1
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_3_BMSK                                      0x8
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_3_SHFT                                      0x3
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_3_NO_BRINGUP_REQ_FVAL                       0x0
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_3_BRINGUP_REQ_FVAL                          0x1
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_2_BMSK                                      0x4
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_2_SHFT                                      0x2
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_2_NO_BRINGUP_REQ_FVAL                       0x0
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_2_BRINGUP_REQ_FVAL                          0x1
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_1_BMSK                                      0x2
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_1_SHFT                                      0x1
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_1_NO_BRINGUP_REQ_FVAL                       0x0
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_1_BRINGUP_REQ_FVAL                          0x1
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_0_BMSK                                      0x1
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_0_SHFT                                      0x0
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_0_NO_BRINGUP_REQ_FVAL                       0x0
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_0_CPU_0_BRINGUP_REQ_FVAL                          0x1

#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_1_ADDR                                     (IMC_CSR_REG_BASE      + 0x00000110)
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_1_RMSK                                         0xffff
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_1_IN          \
        in_dword_masked(HWIO_SPM_CPU_BRINGUP_REQ_STATUS_1_ADDR, HWIO_SPM_CPU_BRINGUP_REQ_STATUS_1_RMSK)
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_1_INM(m)      \
        in_dword_masked(HWIO_SPM_CPU_BRINGUP_REQ_STATUS_1_ADDR, m)
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_1_CPU_47_BMSK                                  0x8000
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_1_CPU_47_SHFT                                     0xf
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_1_CPU_47_NO_BRINGUP_REQ_FVAL                      0x0
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_1_CPU_47_BRINGUP_REQ_FVAL                         0x1
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_1_CPU_46_BMSK                                  0x4000
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_1_CPU_46_SHFT                                     0xe
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_1_CPU_46_NO_BRINGUP_REQ_FVAL                      0x0
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_1_CPU_46_BRINGUP_REQ_FVAL                         0x1
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_1_CPU_45_BMSK                                  0x2000
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_1_CPU_45_SHFT                                     0xd
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_1_CPU_45_NO_BRINGUP_REQ_FVAL                      0x0
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_1_CPU_45_BRINGUP_REQ_FVAL                         0x1
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_1_CPU_44_BMSK                                  0x1000
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_1_CPU_44_SHFT                                     0xc
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_1_CPU_44_NO_BRINGUP_REQ_FVAL                      0x0
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_1_CPU_44_BRINGUP_REQ_FVAL                         0x1
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_1_CPU_43_BMSK                                   0x800
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_1_CPU_43_SHFT                                     0xb
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_1_CPU_43_NO_BRINGUP_REQ_FVAL                      0x0
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_1_CPU_43_BRINGUP_REQ_FVAL                         0x1
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_1_CPU_42_BMSK                                   0x400
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_1_CPU_42_SHFT                                     0xa
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_1_CPU_42_NO_BRINGUP_REQ_FVAL                      0x0
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_1_CPU_42_BRINGUP_REQ_FVAL                         0x1
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_1_CPU_41_BMSK                                   0x200
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_1_CPU_41_SHFT                                     0x9
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_1_CPU_41_NO_BRINGUP_REQ_FVAL                      0x0
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_1_CPU_41_BRINGUP_REQ_FVAL                         0x1
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_1_CPU_40_BMSK                                   0x100
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_1_CPU_40_SHFT                                     0x8
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_1_CPU_40_NO_BRINGUP_REQ_FVAL                      0x0
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_1_CPU_40_BRINGUP_REQ_FVAL                         0x1
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_1_CPU_39_BMSK                                    0x80
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_1_CPU_39_SHFT                                     0x7
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_1_CPU_39_NO_BRINGUP_REQ_FVAL                      0x0
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_1_CPU_39_BRINGUP_REQ_FVAL                         0x1
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_1_CPU_38_BMSK                                    0x40
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_1_CPU_38_SHFT                                     0x6
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_1_CPU_38_NO_BRINGUP_REQ_FVAL                      0x0
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_1_CPU_38_BRINGUP_REQ_FVAL                         0x1
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_1_CPU_37_BMSK                                    0x20
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_1_CPU_37_SHFT                                     0x5
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_1_CPU_37_NO_BRINGUP_REQ_FVAL                      0x0
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_1_CPU_37_BRINGUP_REQ_FVAL                         0x1
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_1_CPU_36_BMSK                                    0x10
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_1_CPU_36_SHFT                                     0x4
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_1_CPU_36_NO_BRINGUP_REQ_FVAL                      0x0
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_1_CPU_36_BRINGUP_REQ_FVAL                         0x1
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_1_CPU_35_BMSK                                     0x8
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_1_CPU_35_SHFT                                     0x3
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_1_CPU_35_NO_BRINGUP_REQ_FVAL                      0x0
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_1_CPU_35_BRINGUP_REQ_FVAL                         0x1
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_1_CPU_34_BMSK                                     0x4
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_1_CPU_34_SHFT                                     0x2
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_1_CPU_34_NO_BRINGUP_REQ_FVAL                      0x0
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_1_CPU_34_BRINGUP_REQ_FVAL                         0x1
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_1_CPU_33_BMSK                                     0x2
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_1_CPU_33_SHFT                                     0x1
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_1_CPU_33_NO_BRINGUP_REQ_FVAL                      0x0
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_1_CPU_33_BRINGUP_REQ_FVAL                         0x1
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_1_CPU_32_BMSK                                     0x1
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_1_CPU_32_SHFT                                     0x0
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_1_CPU_32_NO_BRINGUP_REQ_FVAL                      0x0
#define HWIO_SPM_CPU_BRINGUP_REQ_STATUS_1_CPU_32_BRINGUP_REQ_FVAL                         0x1

#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_ADDR                                    (IMC_CSR_REG_BASE      + 0x00000114)
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_RMSK                                    0xffffffff
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_IN          \
        in_dword_masked(HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_ADDR, HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_RMSK)
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_INM(m)      \
        in_dword_masked(HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_ADDR, m)
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_31_BMSK                             0x80000000
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_31_SHFT                                   0x1f
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_31_NO_SHUTDOWN_REQ_FVAL                    0x0
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_31_SHUTDOWN_REQ_FVAL                       0x1
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_30_BMSK                             0x40000000
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_30_SHFT                                   0x1e
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_30_NO_SHUTDOWN_REQ_FVAL                    0x0
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_30_SHUTDOWN_REQ_FVAL                       0x1
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_29_BMSK                             0x20000000
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_29_SHFT                                   0x1d
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_29_NO_SHUTDOWN_REQ_FVAL                    0x0
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_29_SHUTDOWN_REQ_FVAL                       0x1
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_28_BMSK                             0x10000000
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_28_SHFT                                   0x1c
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_28_NO_SHUTDOWN_REQ_FVAL                    0x0
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_28_SHUTDOWN_REQ_FVAL                       0x1
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_27_BMSK                              0x8000000
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_27_SHFT                                   0x1b
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_27_NO_SHUTDOWN_REQ_FVAL                    0x0
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_27_SHUTDOWN_REQ_FVAL                       0x1
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_26_BMSK                              0x4000000
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_26_SHFT                                   0x1a
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_26_NO_SHUTDOWN_REQ_FVAL                    0x0
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_26_SHUTDOWN_REQ_FVAL                       0x1
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_25_BMSK                              0x2000000
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_25_SHFT                                   0x19
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_25_NO_SHUTDOWN_REQ_FVAL                    0x0
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_25_SHUTDOWN_REQ_FVAL                       0x1
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_24_BMSK                              0x1000000
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_24_SHFT                                   0x18
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_24_NO_SHUTDOWN_REQ_FVAL                    0x0
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_24_SHUTDOWN_REQ_FVAL                       0x1
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_23_BMSK                               0x800000
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_23_SHFT                                   0x17
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_23_NO_SHUTDOWN_REQ_FVAL                    0x0
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_23_SHUTDOWN_REQ_FVAL                       0x1
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_22_BMSK                               0x400000
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_22_SHFT                                   0x16
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_22_NO_SHUTDOWN_REQ_FVAL                    0x0
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_22_SHUTDOWN_REQ_FVAL                       0x1
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_21_BMSK                               0x200000
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_21_SHFT                                   0x15
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_21_NO_SHUTDOWN_REQ_FVAL                    0x0
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_21_SHUTDOWN_REQ_FVAL                       0x1
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_20_BMSK                               0x100000
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_20_SHFT                                   0x14
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_20_NO_SHUTDOWN_REQ_FVAL                    0x0
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_20_SHUTDOWN_REQ_FVAL                       0x1
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_19_BMSK                                0x80000
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_19_SHFT                                   0x13
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_19_NO_SHUTDOWN_REQ_FVAL                    0x0
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_19_SHUTDOWN_REQ_FVAL                       0x1
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_18_BMSK                                0x40000
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_18_SHFT                                   0x12
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_18_NO_SHUTDOWN_REQ_FVAL                    0x0
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_18_SHUTDOWN_REQ_FVAL                       0x1
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_17_BMSK                                0x20000
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_17_SHFT                                   0x11
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_17_NO_SHUTDOWN_REQ_FVAL                    0x0
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_17_SHUTDOWN_REQ_FVAL                       0x1
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_16_BMSK                                0x10000
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_16_SHFT                                   0x10
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_16_NO_SHUTDOWN_REQ_FVAL                    0x0
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_16_SHUTDOWN_REQ_FVAL                       0x1
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_15_BMSK                                 0x8000
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_15_SHFT                                    0xf
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_15_NO_SHUTDOWN_REQ_FVAL                    0x0
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_15_SHUTDOWN_REQ_FVAL                       0x1
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_14_BMSK                                 0x4000
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_14_SHFT                                    0xe
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_14_NO_SHUTDOWN_REQ_FVAL                    0x0
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_14_SHUTDOWN_REQ_FVAL                       0x1
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_13_BMSK                                 0x2000
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_13_SHFT                                    0xd
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_13_NO_SHUTDOWN_REQ_FVAL                    0x0
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_13_SHUTDOWN_REQ_FVAL                       0x1
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_12_BMSK                                 0x1000
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_12_SHFT                                    0xc
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_12_NO_SHUTDOWN_REQ_FVAL                    0x0
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_12_SHUTDOWN_REQ_FVAL                       0x1
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_11_BMSK                                  0x800
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_11_SHFT                                    0xb
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_11_NO_SHUTDOWN_REQ_FVAL                    0x0
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_11_SHUTDOWN_REQ_FVAL                       0x1
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_10_BMSK                                  0x400
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_10_SHFT                                    0xa
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_10_NO_SHUTDOWN_REQ_FVAL                    0x0
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_10_SHUTDOWN_REQ_FVAL                       0x1
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_9_BMSK                                   0x200
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_9_SHFT                                     0x9
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_9_NO_SHUTDOWN_REQ_FVAL                     0x0
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_9_SHUTDOWN_REQ_FVAL                        0x1
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_8_BMSK                                   0x100
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_8_SHFT                                     0x8
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_8_NO_SHUTDOWN_REQ_FVAL                     0x0
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_8_SHUTDOWN_REQ_FVAL                        0x1
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_7_BMSK                                    0x80
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_7_SHFT                                     0x7
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_7_NO_SHUTDOWN_REQ_FVAL                     0x0
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_7_SHUTDOWN_REQ_FVAL                        0x1
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_6_BMSK                                    0x40
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_6_SHFT                                     0x6
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_6_NO_SHUTDOWN_REQ_FVAL                     0x0
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_6_SHUTDOWN_REQ_FVAL                        0x1
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_5_BMSK                                    0x20
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_5_SHFT                                     0x5
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_5_NO_SHUTDOWN_REQ_FVAL                     0x0
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_5_SHUTDOWN_REQ_FVAL                        0x1
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_4_BMSK                                    0x10
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_4_SHFT                                     0x4
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_4_NO_SHUTDOWN_REQ_FVAL                     0x0
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_4_SHUTDOWN_REQ_FVAL                        0x1
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_3_BMSK                                     0x8
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_3_SHFT                                     0x3
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_3_NO_SHUTDOWN_REQ_FVAL                     0x0
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_3_SHUTDOWN_REQ_FVAL                        0x1
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_2_BMSK                                     0x4
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_2_SHFT                                     0x2
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_2_NO_SHUTDOWN_REQ_FVAL                     0x0
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_2_SHUTDOWN_REQ_FVAL                        0x1
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_1_BMSK                                     0x2
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_1_SHFT                                     0x1
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_1_NO_SHUTDOWN_REQ_FVAL                     0x0
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_1_SHUTDOWN_REQ_FVAL                        0x1
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_0_BMSK                                     0x1
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_0_SHFT                                     0x0
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_0_NO_SHUTDOWN_REQ_FVAL                     0x0
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_0_CPU_0_SHUTDOWN_REQ_FVAL                        0x1

#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_1_ADDR                                    (IMC_CSR_REG_BASE      + 0x00000118)
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_1_RMSK                                        0xffff
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_1_IN          \
        in_dword_masked(HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_1_ADDR, HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_1_RMSK)
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_1_INM(m)      \
        in_dword_masked(HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_1_ADDR, m)
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_1_CPU_47_BMSK                                 0x8000
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_1_CPU_47_SHFT                                    0xf
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_1_CPU_47_NO_SHUTDOWN_REQ_FVAL                    0x0
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_1_CPU_47_SHUTDOWN_REQ_FVAL                       0x1
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_1_CPU_46_BMSK                                 0x4000
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_1_CPU_46_SHFT                                    0xe
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_1_CPU_46_NO_SHUTDOWN_REQ_FVAL                    0x0
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_1_CPU_46_SHUTDOWN_REQ_FVAL                       0x1
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_1_CPU_45_BMSK                                 0x2000
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_1_CPU_45_SHFT                                    0xd
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_1_CPU_45_NO_SHUTDOWN_REQ_FVAL                    0x0
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_1_CPU_45_SHUTDOWN_REQ_FVAL                       0x1
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_1_CPU_44_BMSK                                 0x1000
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_1_CPU_44_SHFT                                    0xc
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_1_CPU_44_NO_SHUTDOWN_REQ_FVAL                    0x0
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_1_CPU_44_SHUTDOWN_REQ_FVAL                       0x1
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_1_CPU_43_BMSK                                  0x800
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_1_CPU_43_SHFT                                    0xb
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_1_CPU_43_NO_SHUTDOWN_REQ_FVAL                    0x0
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_1_CPU_43_SHUTDOWN_REQ_FVAL                       0x1
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_1_CPU_42_BMSK                                  0x400
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_1_CPU_42_SHFT                                    0xa
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_1_CPU_42_NO_SHUTDOWN_REQ_FVAL                    0x0
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_1_CPU_42_SHUTDOWN_REQ_FVAL                       0x1
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_1_CPU_41_BMSK                                  0x200
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_1_CPU_41_SHFT                                    0x9
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_1_CPU_41_NO_SHUTDOWN_REQ_FVAL                    0x0
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_1_CPU_41_SHUTDOWN_REQ_FVAL                       0x1
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_1_CPU_40_BMSK                                  0x100
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_1_CPU_40_SHFT                                    0x8
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_1_CPU_40_NO_SHUTDOWN_REQ_FVAL                    0x0
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_1_CPU_40_SHUTDOWN_REQ_FVAL                       0x1
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_1_CPU_39_BMSK                                   0x80
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_1_CPU_39_SHFT                                    0x7
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_1_CPU_39_NO_SHUTDOWN_REQ_FVAL                    0x0
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_1_CPU_39_SHUTDOWN_REQ_FVAL                       0x1
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_1_CPU_38_BMSK                                   0x40
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_1_CPU_38_SHFT                                    0x6
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_1_CPU_38_NO_SHUTDOWN_REQ_FVAL                    0x0
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_1_CPU_38_SHUTDOWN_REQ_FVAL                       0x1
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_1_CPU_37_BMSK                                   0x20
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_1_CPU_37_SHFT                                    0x5
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_1_CPU_37_NO_SHUTDOWN_REQ_FVAL                    0x0
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_1_CPU_37_SHUTDOWN_REQ_FVAL                       0x1
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_1_CPU_36_BMSK                                   0x10
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_1_CPU_36_SHFT                                    0x4
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_1_CPU_36_NO_SHUTDOWN_REQ_FVAL                    0x0
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_1_CPU_36_SHUTDOWN_REQ_FVAL                       0x1
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_1_CPU_35_BMSK                                    0x8
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_1_CPU_35_SHFT                                    0x3
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_1_CPU_35_NO_SHUTDOWN_REQ_FVAL                    0x0
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_1_CPU_35_SHUTDOWN_REQ_FVAL                       0x1
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_1_CPU_34_BMSK                                    0x4
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_1_CPU_34_SHFT                                    0x2
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_1_CPU_34_NO_SHUTDOWN_REQ_FVAL                    0x0
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_1_CPU_34_SHUTDOWN_REQ_FVAL                       0x1
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_1_CPU_33_BMSK                                    0x2
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_1_CPU_33_SHFT                                    0x1
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_1_CPU_33_NO_SHUTDOWN_REQ_FVAL                    0x0
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_1_CPU_33_SHUTDOWN_REQ_FVAL                       0x1
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_1_CPU_32_BMSK                                    0x1
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_1_CPU_32_SHFT                                    0x0
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_1_CPU_32_NO_SHUTDOWN_REQ_FVAL                    0x0
#define HWIO_SPM_CPU_SHUTDOWN_REQ_STATUS_1_CPU_32_SHUTDOWN_REQ_FVAL                       0x1

#define HWIO_SPM_CPU_BRINGUP_ACK_0_ADDR                                            (IMC_CSR_REG_BASE      + 0x0000011c)
#define HWIO_SPM_CPU_BRINGUP_ACK_0_RMSK                                            0xffffffff
#define HWIO_SPM_CPU_BRINGUP_ACK_0_IN          \
        in_dword_masked(HWIO_SPM_CPU_BRINGUP_ACK_0_ADDR, HWIO_SPM_CPU_BRINGUP_ACK_0_RMSK)
#define HWIO_SPM_CPU_BRINGUP_ACK_0_INM(m)      \
        in_dword_masked(HWIO_SPM_CPU_BRINGUP_ACK_0_ADDR, m)
#define HWIO_SPM_CPU_BRINGUP_ACK_0_OUT(v)      \
        out_dword(HWIO_SPM_CPU_BRINGUP_ACK_0_ADDR,v)
#define HWIO_SPM_CPU_BRINGUP_ACK_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SPM_CPU_BRINGUP_ACK_0_ADDR,m,v,HWIO_SPM_CPU_BRINGUP_ACK_0_IN)
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_31_BMSK                                     0x80000000
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_31_SHFT                                           0x1f
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_31_NO_BRINGUP_ACK_FVAL                             0x0
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_31_BRINGUP_ACK_FVAL                                0x1
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_30_BMSK                                     0x40000000
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_30_SHFT                                           0x1e
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_30_NO_BRINGUP_ACK_FVAL                             0x0
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_30_BRINGUP_ACK_FVAL                                0x1
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_29_BMSK                                     0x20000000
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_29_SHFT                                           0x1d
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_29_NO_BRINGUP_ACK_FVAL                             0x0
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_29_BRINGUP_ACK_FVAL                                0x1
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_28_BMSK                                     0x10000000
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_28_SHFT                                           0x1c
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_28_NO_BRINGUP_ACK_FVAL                             0x0
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_28_BRINGUP_ACK_FVAL                                0x1
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_27_BMSK                                      0x8000000
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_27_SHFT                                           0x1b
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_27_NO_BRINGUP_ACK_FVAL                             0x0
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_27_BRINGUP_ACK_FVAL                                0x1
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_26_BMSK                                      0x4000000
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_26_SHFT                                           0x1a
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_26_NO_BRINGUP_ACK_FVAL                             0x0
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_26_BRINGUP_ACK_FVAL                                0x1
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_25_BMSK                                      0x2000000
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_25_SHFT                                           0x19
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_25_NO_BRINGUP_ACK_FVAL                             0x0
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_25_BRINGUP_ACK_FVAL                                0x1
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_24_BMSK                                      0x1000000
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_24_SHFT                                           0x18
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_24_NO_BRINGUP_ACK_FVAL                             0x0
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_24_BRINGUP_ACK_FVAL                                0x1
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_23_BMSK                                       0x800000
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_23_SHFT                                           0x17
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_23_NO_BRINGUP_ACK_FVAL                             0x0
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_23_BRINGUP_ACK_FVAL                                0x1
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_22_BMSK                                       0x400000
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_22_SHFT                                           0x16
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_22_NO_BRINGUP_ACK_FVAL                             0x0
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_22_BRINGUP_ACK_FVAL                                0x1
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_21_BMSK                                       0x200000
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_21_SHFT                                           0x15
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_21_NO_BRINGUP_ACK_FVAL                             0x0
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_21_BRINGUP_ACK_FVAL                                0x1
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_20_BMSK                                       0x100000
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_20_SHFT                                           0x14
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_20_NO_BRINGUP_ACK_FVAL                             0x0
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_20_BRINGUP_ACK_FVAL                                0x1
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_19_BMSK                                        0x80000
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_19_SHFT                                           0x13
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_19_NO_BRINGUP_ACK_FVAL                             0x0
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_19_BRINGUP_ACK_FVAL                                0x1
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_18_BMSK                                        0x40000
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_18_SHFT                                           0x12
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_18_NO_BRINGUP_ACK_FVAL                             0x0
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_18_BRINGUP_ACK_FVAL                                0x1
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_17_BMSK                                        0x20000
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_17_SHFT                                           0x11
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_17_NO_BRINGUP_ACK_FVAL                             0x0
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_17_BRINGUP_ACK_FVAL                                0x1
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_16_BMSK                                        0x10000
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_16_SHFT                                           0x10
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_16_NO_BRINGUP_ACK_FVAL                             0x0
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_16_BRINGUP_ACK_FVAL                                0x1
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_15_BMSK                                         0x8000
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_15_SHFT                                            0xf
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_15_NO_BRINGUP_ACK_FVAL                             0x0
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_15_BRINGUP_ACK_FVAL                                0x1
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_14_BMSK                                         0x4000
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_14_SHFT                                            0xe
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_14_NO_BRINGUP_ACK_FVAL                             0x0
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_14_BRINGUP_ACK_FVAL                                0x1
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_13_BMSK                                         0x2000
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_13_SHFT                                            0xd
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_13_NO_BRINGUP_ACK_FVAL                             0x0
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_13_BRINGUP_ACK_FVAL                                0x1
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_12_BMSK                                         0x1000
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_12_SHFT                                            0xc
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_12_NO_BRINGUP_ACK_FVAL                             0x0
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_12_BRINGUP_ACK_FVAL                                0x1
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_11_BMSK                                          0x800
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_11_SHFT                                            0xb
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_11_NO_BRINGUP_ACK_FVAL                             0x0
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_11_BRINGUP_ACK_FVAL                                0x1
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_10_BMSK                                          0x400
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_10_SHFT                                            0xa
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_10_NO_BRINGUP_ACK_FVAL                             0x0
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_10_BRINGUP_ACK_FVAL                                0x1
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_9_BMSK                                           0x200
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_9_SHFT                                             0x9
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_9_NO_BRINGUP_ACK_FVAL                              0x0
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_9_BRINGUP_ACK_FVAL                                 0x1
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_8_BMSK                                           0x100
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_8_SHFT                                             0x8
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_8_NO_BRINGUP_ACK_FVAL                              0x0
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_8_BRINGUP_ACK_FVAL                                 0x1
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_7_BMSK                                            0x80
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_7_SHFT                                             0x7
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_7_NO_BRINGUP_ACK_FVAL                              0x0
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_7_BRINGUP_ACK_FVAL                                 0x1
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_6_BMSK                                            0x40
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_6_SHFT                                             0x6
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_6_NO_BRINGUP_ACK_FVAL                              0x0
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_6_BRINGUP_ACK_FVAL                                 0x1
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_5_BMSK                                            0x20
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_5_SHFT                                             0x5
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_5_NO_BRINGUP_ACK_FVAL                              0x0
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_5_BRINGUP_ACK_FVAL                                 0x1
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_4_BMSK                                            0x10
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_4_SHFT                                             0x4
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_4_NO_BRINGUP_ACK_FVAL                              0x0
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_4_BRINGUP_ACK_FVAL                                 0x1
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_3_BMSK                                             0x8
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_3_SHFT                                             0x3
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_3_NO_BRINGUP_ACK_FVAL                              0x0
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_3_BRINGUP_ACK_FVAL                                 0x1
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_2_BMSK                                             0x4
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_2_SHFT                                             0x2
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_2_NO_BRINGUP_ACK_FVAL                              0x0
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_2_BRINGUP_ACK_FVAL                                 0x1
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_1_BMSK                                             0x2
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_1_SHFT                                             0x1
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_1_NO_BRINGUP_ACK_FVAL                              0x0
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_1_BRINGUP_ACK_FVAL                                 0x1
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_0_BMSK                                             0x1
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_0_SHFT                                             0x0
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_0_NO_BRINGUP_ACK_FVAL                              0x0
#define HWIO_SPM_CPU_BRINGUP_ACK_0_CPU_0_BRINGUP_ACK_FVAL                                 0x1

#define HWIO_SPM_CPU_BRINGUP_ACK_1_ADDR                                            (IMC_CSR_REG_BASE      + 0x00000120)
#define HWIO_SPM_CPU_BRINGUP_ACK_1_RMSK                                                0xffff
#define HWIO_SPM_CPU_BRINGUP_ACK_1_IN          \
        in_dword_masked(HWIO_SPM_CPU_BRINGUP_ACK_1_ADDR, HWIO_SPM_CPU_BRINGUP_ACK_1_RMSK)
#define HWIO_SPM_CPU_BRINGUP_ACK_1_INM(m)      \
        in_dword_masked(HWIO_SPM_CPU_BRINGUP_ACK_1_ADDR, m)
#define HWIO_SPM_CPU_BRINGUP_ACK_1_OUT(v)      \
        out_dword(HWIO_SPM_CPU_BRINGUP_ACK_1_ADDR,v)
#define HWIO_SPM_CPU_BRINGUP_ACK_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SPM_CPU_BRINGUP_ACK_1_ADDR,m,v,HWIO_SPM_CPU_BRINGUP_ACK_1_IN)
#define HWIO_SPM_CPU_BRINGUP_ACK_1_CPU_47_BMSK                                         0x8000
#define HWIO_SPM_CPU_BRINGUP_ACK_1_CPU_47_SHFT                                            0xf
#define HWIO_SPM_CPU_BRINGUP_ACK_1_CPU_47_NO_BRINGUP_ACK_FVAL                             0x0
#define HWIO_SPM_CPU_BRINGUP_ACK_1_CPU_47_BRINGUP_ACK_FVAL                                0x1
#define HWIO_SPM_CPU_BRINGUP_ACK_1_CPU_46_BMSK                                         0x4000
#define HWIO_SPM_CPU_BRINGUP_ACK_1_CPU_46_SHFT                                            0xe
#define HWIO_SPM_CPU_BRINGUP_ACK_1_CPU_46_NO_BRINGUP_ACK_FVAL                             0x0
#define HWIO_SPM_CPU_BRINGUP_ACK_1_CPU_46_BRINGUP_ACK_FVAL                                0x1
#define HWIO_SPM_CPU_BRINGUP_ACK_1_CPU_45_BMSK                                         0x2000
#define HWIO_SPM_CPU_BRINGUP_ACK_1_CPU_45_SHFT                                            0xd
#define HWIO_SPM_CPU_BRINGUP_ACK_1_CPU_45_NO_BRINGUP_ACK_FVAL                             0x0
#define HWIO_SPM_CPU_BRINGUP_ACK_1_CPU_45_BRINGUP_ACK_FVAL                                0x1
#define HWIO_SPM_CPU_BRINGUP_ACK_1_CPU_44_BMSK                                         0x1000
#define HWIO_SPM_CPU_BRINGUP_ACK_1_CPU_44_SHFT                                            0xc
#define HWIO_SPM_CPU_BRINGUP_ACK_1_CPU_44_NO_BRINGUP_ACK_FVAL                             0x0
#define HWIO_SPM_CPU_BRINGUP_ACK_1_CPU_44_BRINGUP_ACK_FVAL                                0x1
#define HWIO_SPM_CPU_BRINGUP_ACK_1_CPU_43_BMSK                                          0x800
#define HWIO_SPM_CPU_BRINGUP_ACK_1_CPU_43_SHFT                                            0xb
#define HWIO_SPM_CPU_BRINGUP_ACK_1_CPU_43_NO_BRINGUP_ACK_FVAL                             0x0
#define HWIO_SPM_CPU_BRINGUP_ACK_1_CPU_43_BRINGUP_ACK_FVAL                                0x1
#define HWIO_SPM_CPU_BRINGUP_ACK_1_CPU_42_BMSK                                          0x400
#define HWIO_SPM_CPU_BRINGUP_ACK_1_CPU_42_SHFT                                            0xa
#define HWIO_SPM_CPU_BRINGUP_ACK_1_CPU_42_NO_BRINGUP_ACK_FVAL                             0x0
#define HWIO_SPM_CPU_BRINGUP_ACK_1_CPU_42_BRINGUP_ACK_FVAL                                0x1
#define HWIO_SPM_CPU_BRINGUP_ACK_1_CPU_41_BMSK                                          0x200
#define HWIO_SPM_CPU_BRINGUP_ACK_1_CPU_41_SHFT                                            0x9
#define HWIO_SPM_CPU_BRINGUP_ACK_1_CPU_41_NO_BRINGUP_ACK_FVAL                             0x0
#define HWIO_SPM_CPU_BRINGUP_ACK_1_CPU_41_BRINGUP_ACK_FVAL                                0x1
#define HWIO_SPM_CPU_BRINGUP_ACK_1_CPU_40_BMSK                                          0x100
#define HWIO_SPM_CPU_BRINGUP_ACK_1_CPU_40_SHFT                                            0x8
#define HWIO_SPM_CPU_BRINGUP_ACK_1_CPU_40_NO_BRINGUP_ACK_FVAL                             0x0
#define HWIO_SPM_CPU_BRINGUP_ACK_1_CPU_40_BRINGUP_ACK_FVAL                                0x1
#define HWIO_SPM_CPU_BRINGUP_ACK_1_CPU_39_BMSK                                           0x80
#define HWIO_SPM_CPU_BRINGUP_ACK_1_CPU_39_SHFT                                            0x7
#define HWIO_SPM_CPU_BRINGUP_ACK_1_CPU_39_NO_BRINGUP_ACK_FVAL                             0x0
#define HWIO_SPM_CPU_BRINGUP_ACK_1_CPU_39_BRINGUP_ACK_FVAL                                0x1
#define HWIO_SPM_CPU_BRINGUP_ACK_1_CPU_38_BMSK                                           0x40
#define HWIO_SPM_CPU_BRINGUP_ACK_1_CPU_38_SHFT                                            0x6
#define HWIO_SPM_CPU_BRINGUP_ACK_1_CPU_38_NO_BRINGUP_ACK_FVAL                             0x0
#define HWIO_SPM_CPU_BRINGUP_ACK_1_CPU_38_BRINGUP_ACK_FVAL                                0x1
#define HWIO_SPM_CPU_BRINGUP_ACK_1_CPU_37_BMSK                                           0x20
#define HWIO_SPM_CPU_BRINGUP_ACK_1_CPU_37_SHFT                                            0x5
#define HWIO_SPM_CPU_BRINGUP_ACK_1_CPU_37_NO_BRINGUP_ACK_FVAL                             0x0
#define HWIO_SPM_CPU_BRINGUP_ACK_1_CPU_37_BRINGUP_ACK_FVAL                                0x1
#define HWIO_SPM_CPU_BRINGUP_ACK_1_CPU_36_BMSK                                           0x10
#define HWIO_SPM_CPU_BRINGUP_ACK_1_CPU_36_SHFT                                            0x4
#define HWIO_SPM_CPU_BRINGUP_ACK_1_CPU_36_NO_BRINGUP_ACK_FVAL                             0x0
#define HWIO_SPM_CPU_BRINGUP_ACK_1_CPU_36_BRINGUP_ACK_FVAL                                0x1
#define HWIO_SPM_CPU_BRINGUP_ACK_1_CPU_35_BMSK                                            0x8
#define HWIO_SPM_CPU_BRINGUP_ACK_1_CPU_35_SHFT                                            0x3
#define HWIO_SPM_CPU_BRINGUP_ACK_1_CPU_35_NO_BRINGUP_ACK_FVAL                             0x0
#define HWIO_SPM_CPU_BRINGUP_ACK_1_CPU_35_BRINGUP_ACK_FVAL                                0x1
#define HWIO_SPM_CPU_BRINGUP_ACK_1_CPU_34_BMSK                                            0x4
#define HWIO_SPM_CPU_BRINGUP_ACK_1_CPU_34_SHFT                                            0x2
#define HWIO_SPM_CPU_BRINGUP_ACK_1_CPU_34_NO_BRINGUP_ACK_FVAL                             0x0
#define HWIO_SPM_CPU_BRINGUP_ACK_1_CPU_34_BRINGUP_ACK_FVAL                                0x1
#define HWIO_SPM_CPU_BRINGUP_ACK_1_CPU_33_BMSK                                            0x2
#define HWIO_SPM_CPU_BRINGUP_ACK_1_CPU_33_SHFT                                            0x1
#define HWIO_SPM_CPU_BRINGUP_ACK_1_CPU_33_NO_BRINGUP_ACK_FVAL                             0x0
#define HWIO_SPM_CPU_BRINGUP_ACK_1_CPU_33_BRINGUP_ACK_FVAL                                0x1
#define HWIO_SPM_CPU_BRINGUP_ACK_1_CPU_32_BMSK                                            0x1
#define HWIO_SPM_CPU_BRINGUP_ACK_1_CPU_32_SHFT                                            0x0
#define HWIO_SPM_CPU_BRINGUP_ACK_1_CPU_32_NO_BRINGUP_ACK_FVAL                             0x0
#define HWIO_SPM_CPU_BRINGUP_ACK_1_CPU_32_BRINGUP_ACK_FVAL                                0x1

#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_ADDR                                           (IMC_CSR_REG_BASE      + 0x00000124)
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_RMSK                                           0xffffffff
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_IN          \
        in_dword_masked(HWIO_SPM_CPU_SHUTDOWN_ACK_0_ADDR, HWIO_SPM_CPU_SHUTDOWN_ACK_0_RMSK)
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_INM(m)      \
        in_dword_masked(HWIO_SPM_CPU_SHUTDOWN_ACK_0_ADDR, m)
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_OUT(v)      \
        out_dword(HWIO_SPM_CPU_SHUTDOWN_ACK_0_ADDR,v)
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SPM_CPU_SHUTDOWN_ACK_0_ADDR,m,v,HWIO_SPM_CPU_SHUTDOWN_ACK_0_IN)
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_31_BMSK                                    0x80000000
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_31_SHFT                                          0x1f
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_31_NO_SHUTDOWN_ACK_FVAL                           0x0
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_31_SHUTDOWN_ACK_FVAL                              0x1
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_30_BMSK                                    0x40000000
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_30_SHFT                                          0x1e
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_30_NO_SHUTDOWN_ACK_FVAL                           0x0
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_30_SHUTDOWN_ACK_FVAL                              0x1
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_29_BMSK                                    0x20000000
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_29_SHFT                                          0x1d
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_29_NO_SHUTDOWN_ACK_FVAL                           0x0
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_29_SHUTDOWN_ACK_FVAL                              0x1
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_28_BMSK                                    0x10000000
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_28_SHFT                                          0x1c
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_28_NO_SHUTDOWN_ACK_FVAL                           0x0
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_28_SHUTDOWN_ACK_FVAL                              0x1
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_27_BMSK                                     0x8000000
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_27_SHFT                                          0x1b
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_27_NO_SHUTDOWN_ACK_FVAL                           0x0
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_27_SHUTDOWN_ACK_FVAL                              0x1
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_26_BMSK                                     0x4000000
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_26_SHFT                                          0x1a
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_26_NO_SHUTDOWN_ACK_FVAL                           0x0
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_26_SHUTDOWN_ACK_FVAL                              0x1
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_25_BMSK                                     0x2000000
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_25_SHFT                                          0x19
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_25_NO_SHUTDOWN_ACK_FVAL                           0x0
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_25_SHUTDOWN_ACK_FVAL                              0x1
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_24_BMSK                                     0x1000000
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_24_SHFT                                          0x18
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_24_NO_SHUTDOWN_ACK_FVAL                           0x0
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_24_SHUTDOWN_ACK_FVAL                              0x1
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_23_BMSK                                      0x800000
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_23_SHFT                                          0x17
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_23_NO_SHUTDOWN_ACK_FVAL                           0x0
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_23_SHUTDOWN_ACK_FVAL                              0x1
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_22_BMSK                                      0x400000
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_22_SHFT                                          0x16
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_22_NO_SHUTDOWN_ACK_FVAL                           0x0
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_22_SHUTDOWN_ACK_FVAL                              0x1
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_21_BMSK                                      0x200000
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_21_SHFT                                          0x15
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_21_NO_SHUTDOWN_ACK_FVAL                           0x0
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_21_SHUTDOWN_ACK_FVAL                              0x1
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_20_BMSK                                      0x100000
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_20_SHFT                                          0x14
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_20_NO_SHUTDOWN_ACK_FVAL                           0x0
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_20_SHUTDOWN_ACK_FVAL                              0x1
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_19_BMSK                                       0x80000
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_19_SHFT                                          0x13
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_19_NO_SHUTDOWN_ACK_FVAL                           0x0
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_19_SHUTDOWN_ACK_FVAL                              0x1
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_18_BMSK                                       0x40000
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_18_SHFT                                          0x12
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_18_NO_SHUTDOWN_ACK_FVAL                           0x0
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_18_SHUTDOWN_ACK_FVAL                              0x1
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_17_BMSK                                       0x20000
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_17_SHFT                                          0x11
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_17_NO_SHUTDOWN_ACK_FVAL                           0x0
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_17_SHUTDOWN_ACK_FVAL                              0x1
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_16_BMSK                                       0x10000
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_16_SHFT                                          0x10
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_16_NO_SHUTDOWN_ACK_FVAL                           0x0
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_16_SHUTDOWN_ACK_FVAL                              0x1
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_15_BMSK                                        0x8000
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_15_SHFT                                           0xf
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_15_NO_SHUTDOWN_ACK_FVAL                           0x0
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_15_SHUTDOWN_ACK_FVAL                              0x1
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_14_BMSK                                        0x4000
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_14_SHFT                                           0xe
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_14_NO_SHUTDOWN_ACK_FVAL                           0x0
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_14_SHUTDOWN_ACK_FVAL                              0x1
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_13_BMSK                                        0x2000
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_13_SHFT                                           0xd
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_13_NO_SHUTDOWN_ACK_FVAL                           0x0
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_13_SHUTDOWN_ACK_FVAL                              0x1
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_12_BMSK                                        0x1000
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_12_SHFT                                           0xc
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_12_NO_SHUTDOWN_ACK_FVAL                           0x0
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_12_SHUTDOWN_ACK_FVAL                              0x1
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_11_BMSK                                         0x800
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_11_SHFT                                           0xb
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_11_NO_SHUTDOWN_ACK_FVAL                           0x0
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_11_SHUTDOWN_ACK_FVAL                              0x1
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_10_BMSK                                         0x400
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_10_SHFT                                           0xa
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_10_NO_SHUTDOWN_ACK_FVAL                           0x0
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_10_SHUTDOWN_ACK_FVAL                              0x1
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_9_BMSK                                          0x200
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_9_SHFT                                            0x9
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_9_NO_SHUTDOWN_ACK_FVAL                            0x0
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_9_SHUTDOWN_ACK_FVAL                               0x1
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_8_BMSK                                          0x100
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_8_SHFT                                            0x8
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_8_NO_SHUTDOWN_ACK_FVAL                            0x0
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_8_SHUTDOWN_ACK_FVAL                               0x1
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_7_BMSK                                           0x80
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_7_SHFT                                            0x7
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_7_NO_SHUTDOWN_ACK_FVAL                            0x0
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_7_SHUTDOWN_ACK_FVAL                               0x1
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_6_BMSK                                           0x40
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_6_SHFT                                            0x6
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_6_NO_SHUTDOWN_ACK_FVAL                            0x0
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_6_SHUTDOWN_ACK_FVAL                               0x1
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_5_BMSK                                           0x20
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_5_SHFT                                            0x5
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_5_NO_SHUTDOWN_ACK_FVAL                            0x0
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_5_SHUTDOWN_ACK_FVAL                               0x1
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_4_BMSK                                           0x10
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_4_SHFT                                            0x4
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_4_NO_SHUTDOWN_ACK_FVAL                            0x0
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_4_SHUTDOWN_ACK_FVAL                               0x1
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_3_BMSK                                            0x8
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_3_SHFT                                            0x3
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_3_NO_SHUTDOWN_ACK_FVAL                            0x0
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_3_SHUTDOWN_ACK_FVAL                               0x1
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_2_BMSK                                            0x4
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_2_SHFT                                            0x2
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_2_NO_SHUTDOWN_ACK_FVAL                            0x0
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_2_SHUTDOWN_ACK_FVAL                               0x1
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_1_BMSK                                            0x2
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_1_SHFT                                            0x1
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_1_NO_SHUTDOWN_ACK_FVAL                            0x0
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_1_SHUTDOWN_ACK_FVAL                               0x1
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_0_BMSK                                            0x1
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_0_SHFT                                            0x0
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_0_NO_SHUTDOWN_ACK_FVAL                            0x0
#define HWIO_SPM_CPU_SHUTDOWN_ACK_0_CPU_0_SHUTDOWN_ACK_FVAL                               0x1

#define HWIO_SPM_CPU_SHUTDOWN_ACK_1_ADDR                                           (IMC_CSR_REG_BASE      + 0x00000128)
#define HWIO_SPM_CPU_SHUTDOWN_ACK_1_RMSK                                               0xffff
#define HWIO_SPM_CPU_SHUTDOWN_ACK_1_IN          \
        in_dword_masked(HWIO_SPM_CPU_SHUTDOWN_ACK_1_ADDR, HWIO_SPM_CPU_SHUTDOWN_ACK_1_RMSK)
#define HWIO_SPM_CPU_SHUTDOWN_ACK_1_INM(m)      \
        in_dword_masked(HWIO_SPM_CPU_SHUTDOWN_ACK_1_ADDR, m)
#define HWIO_SPM_CPU_SHUTDOWN_ACK_1_OUT(v)      \
        out_dword(HWIO_SPM_CPU_SHUTDOWN_ACK_1_ADDR,v)
#define HWIO_SPM_CPU_SHUTDOWN_ACK_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SPM_CPU_SHUTDOWN_ACK_1_ADDR,m,v,HWIO_SPM_CPU_SHUTDOWN_ACK_1_IN)
#define HWIO_SPM_CPU_SHUTDOWN_ACK_1_CPU_47_BMSK                                        0x8000
#define HWIO_SPM_CPU_SHUTDOWN_ACK_1_CPU_47_SHFT                                           0xf
#define HWIO_SPM_CPU_SHUTDOWN_ACK_1_CPU_47_NO_SHUTDOWN_ACK_FVAL                           0x0
#define HWIO_SPM_CPU_SHUTDOWN_ACK_1_CPU_47_SHUTDOWN_ACK_FVAL                              0x1
#define HWIO_SPM_CPU_SHUTDOWN_ACK_1_CPU_46_BMSK                                        0x4000
#define HWIO_SPM_CPU_SHUTDOWN_ACK_1_CPU_46_SHFT                                           0xe
#define HWIO_SPM_CPU_SHUTDOWN_ACK_1_CPU_46_NO_SHUTDOWN_ACK_FVAL                           0x0
#define HWIO_SPM_CPU_SHUTDOWN_ACK_1_CPU_46_SHUTDOWN_ACK_FVAL                              0x1
#define HWIO_SPM_CPU_SHUTDOWN_ACK_1_CPU_45_BMSK                                        0x2000
#define HWIO_SPM_CPU_SHUTDOWN_ACK_1_CPU_45_SHFT                                           0xd
#define HWIO_SPM_CPU_SHUTDOWN_ACK_1_CPU_45_NO_SHUTDOWN_ACK_FVAL                           0x0
#define HWIO_SPM_CPU_SHUTDOWN_ACK_1_CPU_45_SHUTDOWN_ACK_FVAL                              0x1
#define HWIO_SPM_CPU_SHUTDOWN_ACK_1_CPU_44_BMSK                                        0x1000
#define HWIO_SPM_CPU_SHUTDOWN_ACK_1_CPU_44_SHFT                                           0xc
#define HWIO_SPM_CPU_SHUTDOWN_ACK_1_CPU_44_NO_SHUTDOWN_ACK_FVAL                           0x0
#define HWIO_SPM_CPU_SHUTDOWN_ACK_1_CPU_44_SHUTDOWN_ACK_FVAL                              0x1
#define HWIO_SPM_CPU_SHUTDOWN_ACK_1_CPU_43_BMSK                                         0x800
#define HWIO_SPM_CPU_SHUTDOWN_ACK_1_CPU_43_SHFT                                           0xb
#define HWIO_SPM_CPU_SHUTDOWN_ACK_1_CPU_43_NO_SHUTDOWN_ACK_FVAL                           0x0
#define HWIO_SPM_CPU_SHUTDOWN_ACK_1_CPU_43_SHUTDOWN_ACK_FVAL                              0x1
#define HWIO_SPM_CPU_SHUTDOWN_ACK_1_CPU_42_BMSK                                         0x400
#define HWIO_SPM_CPU_SHUTDOWN_ACK_1_CPU_42_SHFT                                           0xa
#define HWIO_SPM_CPU_SHUTDOWN_ACK_1_CPU_42_NO_SHUTDOWN_ACK_FVAL                           0x0
#define HWIO_SPM_CPU_SHUTDOWN_ACK_1_CPU_42_SHUTDOWN_ACK_FVAL                              0x1
#define HWIO_SPM_CPU_SHUTDOWN_ACK_1_CPU_41_BMSK                                         0x200
#define HWIO_SPM_CPU_SHUTDOWN_ACK_1_CPU_41_SHFT                                           0x9
#define HWIO_SPM_CPU_SHUTDOWN_ACK_1_CPU_41_NO_SHUTDOWN_ACK_FVAL                           0x0
#define HWIO_SPM_CPU_SHUTDOWN_ACK_1_CPU_41_SHUTDOWN_ACK_FVAL                              0x1
#define HWIO_SPM_CPU_SHUTDOWN_ACK_1_CPU_40_BMSK                                         0x100
#define HWIO_SPM_CPU_SHUTDOWN_ACK_1_CPU_40_SHFT                                           0x8
#define HWIO_SPM_CPU_SHUTDOWN_ACK_1_CPU_40_NO_SHUTDOWN_ACK_FVAL                           0x0
#define HWIO_SPM_CPU_SHUTDOWN_ACK_1_CPU_40_SHUTDOWN_ACK_FVAL                              0x1
#define HWIO_SPM_CPU_SHUTDOWN_ACK_1_CPU_39_BMSK                                          0x80
#define HWIO_SPM_CPU_SHUTDOWN_ACK_1_CPU_39_SHFT                                           0x7
#define HWIO_SPM_CPU_SHUTDOWN_ACK_1_CPU_39_NO_SHUTDOWN_ACK_FVAL                           0x0
#define HWIO_SPM_CPU_SHUTDOWN_ACK_1_CPU_39_SHUTDOWN_ACK_FVAL                              0x1
#define HWIO_SPM_CPU_SHUTDOWN_ACK_1_CPU_38_BMSK                                          0x40
#define HWIO_SPM_CPU_SHUTDOWN_ACK_1_CPU_38_SHFT                                           0x6
#define HWIO_SPM_CPU_SHUTDOWN_ACK_1_CPU_38_NO_SHUTDOWN_ACK_FVAL                           0x0
#define HWIO_SPM_CPU_SHUTDOWN_ACK_1_CPU_38_SHUTDOWN_ACK_FVAL                              0x1
#define HWIO_SPM_CPU_SHUTDOWN_ACK_1_CPU_37_BMSK                                          0x20
#define HWIO_SPM_CPU_SHUTDOWN_ACK_1_CPU_37_SHFT                                           0x5
#define HWIO_SPM_CPU_SHUTDOWN_ACK_1_CPU_37_NO_SHUTDOWN_ACK_FVAL                           0x0
#define HWIO_SPM_CPU_SHUTDOWN_ACK_1_CPU_37_SHUTDOWN_ACK_FVAL                              0x1
#define HWIO_SPM_CPU_SHUTDOWN_ACK_1_CPU_36_BMSK                                          0x10
#define HWIO_SPM_CPU_SHUTDOWN_ACK_1_CPU_36_SHFT                                           0x4
#define HWIO_SPM_CPU_SHUTDOWN_ACK_1_CPU_36_NO_SHUTDOWN_ACK_FVAL                           0x0
#define HWIO_SPM_CPU_SHUTDOWN_ACK_1_CPU_36_SHUTDOWN_ACK_FVAL                              0x1
#define HWIO_SPM_CPU_SHUTDOWN_ACK_1_CPU_35_BMSK                                           0x8
#define HWIO_SPM_CPU_SHUTDOWN_ACK_1_CPU_35_SHFT                                           0x3
#define HWIO_SPM_CPU_SHUTDOWN_ACK_1_CPU_35_NO_SHUTDOWN_ACK_FVAL                           0x0
#define HWIO_SPM_CPU_SHUTDOWN_ACK_1_CPU_35_SHUTDOWN_ACK_FVAL                              0x1
#define HWIO_SPM_CPU_SHUTDOWN_ACK_1_CPU_34_BMSK                                           0x4
#define HWIO_SPM_CPU_SHUTDOWN_ACK_1_CPU_34_SHFT                                           0x2
#define HWIO_SPM_CPU_SHUTDOWN_ACK_1_CPU_34_NO_SHUTDOWN_ACK_FVAL                           0x0
#define HWIO_SPM_CPU_SHUTDOWN_ACK_1_CPU_34_SHUTDOWN_ACK_FVAL                              0x1
#define HWIO_SPM_CPU_SHUTDOWN_ACK_1_CPU_33_BMSK                                           0x2
#define HWIO_SPM_CPU_SHUTDOWN_ACK_1_CPU_33_SHFT                                           0x1
#define HWIO_SPM_CPU_SHUTDOWN_ACK_1_CPU_33_NO_SHUTDOWN_ACK_FVAL                           0x0
#define HWIO_SPM_CPU_SHUTDOWN_ACK_1_CPU_33_SHUTDOWN_ACK_FVAL                              0x1
#define HWIO_SPM_CPU_SHUTDOWN_ACK_1_CPU_32_BMSK                                           0x1
#define HWIO_SPM_CPU_SHUTDOWN_ACK_1_CPU_32_SHFT                                           0x0
#define HWIO_SPM_CPU_SHUTDOWN_ACK_1_CPU_32_NO_SHUTDOWN_ACK_FVAL                           0x0
#define HWIO_SPM_CPU_SHUTDOWN_ACK_1_CPU_32_SHUTDOWN_ACK_FVAL                              0x1

#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_ADDR                                     (IMC_CSR_REG_BASE      + 0x0000012c)
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_RMSK                                     0xffffffff
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_IN          \
        in_dword_masked(HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_ADDR, HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_RMSK)
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_INM(m)      \
        in_dword_masked(HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_ADDR, m)
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_31_BMSK                              0x80000000
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_31_SHFT                                    0x1f
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_31_NO_SHUTDOWN_ACK_FVAL                     0x0
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_31_SHUTDOWN_ACK_FVAL                        0x1
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_30_BMSK                              0x40000000
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_30_SHFT                                    0x1e
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_30_NO_SHUTDOWN_ACK_FVAL                     0x0
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_30_SHUTDOWN_ACK_FVAL                        0x1
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_29_BMSK                              0x20000000
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_29_SHFT                                    0x1d
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_29_NO_SHUTDOWN_ACK_FVAL                     0x0
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_29_SHUTDOWN_ACK_FVAL                        0x1
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_28_BMSK                              0x10000000
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_28_SHFT                                    0x1c
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_28_NO_SHUTDOWN_ACK_FVAL                     0x0
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_28_SHUTDOWN_ACK_FVAL                        0x1
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_27_BMSK                               0x8000000
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_27_SHFT                                    0x1b
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_27_NO_SHUTDOWN_ACK_FVAL                     0x0
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_27_SHUTDOWN_ACK_FVAL                        0x1
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_26_BMSK                               0x4000000
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_26_SHFT                                    0x1a
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_26_NO_SHUTDOWN_ACK_FVAL                     0x0
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_26_SHUTDOWN_ACK_FVAL                        0x1
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_25_BMSK                               0x2000000
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_25_SHFT                                    0x19
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_25_NO_SHUTDOWN_ACK_FVAL                     0x0
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_25_SHUTDOWN_ACK_FVAL                        0x1
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_24_BMSK                               0x1000000
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_24_SHFT                                    0x18
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_24_NO_SHUTDOWN_ACK_FVAL                     0x0
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_24_SHUTDOWN_ACK_FVAL                        0x1
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_23_BMSK                                0x800000
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_23_SHFT                                    0x17
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_23_NO_SHUTDOWN_ACK_FVAL                     0x0
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_23_SHUTDOWN_ACK_FVAL                        0x1
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_22_BMSK                                0x400000
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_22_SHFT                                    0x16
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_22_NO_SHUTDOWN_ACK_FVAL                     0x0
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_22_SHUTDOWN_ACK_FVAL                        0x1
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_21_BMSK                                0x200000
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_21_SHFT                                    0x15
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_21_NO_SHUTDOWN_ACK_FVAL                     0x0
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_21_SHUTDOWN_ACK_FVAL                        0x1
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_20_BMSK                                0x100000
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_20_SHFT                                    0x14
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_20_NO_SHUTDOWN_ACK_FVAL                     0x0
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_20_SHUTDOWN_ACK_FVAL                        0x1
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_19_BMSK                                 0x80000
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_19_SHFT                                    0x13
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_19_NO_SHUTDOWN_ACK_FVAL                     0x0
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_19_SHUTDOWN_ACK_FVAL                        0x1
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_18_BMSK                                 0x40000
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_18_SHFT                                    0x12
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_18_NO_SHUTDOWN_ACK_FVAL                     0x0
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_18_SHUTDOWN_ACK_FVAL                        0x1
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_17_BMSK                                 0x20000
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_17_SHFT                                    0x11
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_17_NO_SHUTDOWN_ACK_FVAL                     0x0
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_17_SHUTDOWN_ACK_FVAL                        0x1
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_16_BMSK                                 0x10000
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_16_SHFT                                    0x10
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_16_NO_SHUTDOWN_ACK_FVAL                     0x0
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_16_SHUTDOWN_ACK_FVAL                        0x1
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_15_BMSK                                  0x8000
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_15_SHFT                                     0xf
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_15_NO_SHUTDOWN_ACK_FVAL                     0x0
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_15_SHUTDOWN_ACK_FVAL                        0x1
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_14_BMSK                                  0x4000
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_14_SHFT                                     0xe
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_14_NO_SHUTDOWN_ACK_FVAL                     0x0
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_14_SHUTDOWN_ACK_FVAL                        0x1
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_13_BMSK                                  0x2000
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_13_SHFT                                     0xd
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_13_NO_SHUTDOWN_ACK_FVAL                     0x0
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_13_SHUTDOWN_ACK_FVAL                        0x1
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_12_BMSK                                  0x1000
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_12_SHFT                                     0xc
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_12_NO_SHUTDOWN_ACK_FVAL                     0x0
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_12_SHUTDOWN_ACK_FVAL                        0x1
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_11_BMSK                                   0x800
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_11_SHFT                                     0xb
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_11_NO_SHUTDOWN_ACK_FVAL                     0x0
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_11_SHUTDOWN_ACK_FVAL                        0x1
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_10_BMSK                                   0x400
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_10_SHFT                                     0xa
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_10_NO_SHUTDOWN_ACK_FVAL                     0x0
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_10_SHUTDOWN_ACK_FVAL                        0x1
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_9_BMSK                                    0x200
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_9_SHFT                                      0x9
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_9_NO_SHUTDOWN_ACK_FVAL                      0x0
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_9_SHUTDOWN_ACK_FVAL                         0x1
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_8_BMSK                                    0x100
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_8_SHFT                                      0x8
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_8_NO_SHUTDOWN_ACK_FVAL                      0x0
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_8_SHUTDOWN_ACK_FVAL                         0x1
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_7_BMSK                                     0x80
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_7_SHFT                                      0x7
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_7_NO_SHUTDOWN_ACK_FVAL                      0x0
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_7_SHUTDOWN_ACK_FVAL                         0x1
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_6_BMSK                                     0x40
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_6_SHFT                                      0x6
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_6_NO_SHUTDOWN_ACK_FVAL                      0x0
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_6_SHUTDOWN_ACK_FVAL                         0x1
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_5_BMSK                                     0x20
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_5_SHFT                                      0x5
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_5_NO_SHUTDOWN_ACK_FVAL                      0x0
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_5_SHUTDOWN_ACK_FVAL                         0x1
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_4_BMSK                                     0x10
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_4_SHFT                                      0x4
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_4_NO_SHUTDOWN_ACK_FVAL                      0x0
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_4_SHUTDOWN_ACK_FVAL                         0x1
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_3_BMSK                                      0x8
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_3_SHFT                                      0x3
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_3_NO_SHUTDOWN_ACK_FVAL                      0x0
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_3_SHUTDOWN_ACK_FVAL                         0x1
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_2_BMSK                                      0x4
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_2_SHFT                                      0x2
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_2_NO_SHUTDOWN_ACK_FVAL                      0x0
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_2_SHUTDOWN_ACK_FVAL                         0x1
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_1_BMSK                                      0x2
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_1_SHFT                                      0x1
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_1_NO_SHUTDOWN_ACK_FVAL                      0x0
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_1_SHUTDOWN_ACK_FVAL                         0x1
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_0_BMSK                                      0x1
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_0_SHFT                                      0x0
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_0_NO_SHUTDOWN_ACK_FVAL                      0x0
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_0_CPU_0_SHUTDOWN_ACK_FVAL                         0x1

#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_1_ADDR                                     (IMC_CSR_REG_BASE      + 0x00000130)
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_1_RMSK                                         0xffff
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_1_IN          \
        in_dword_masked(HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_1_ADDR, HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_1_RMSK)
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_1_INM(m)      \
        in_dword_masked(HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_1_ADDR, m)
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_1_CPU_47_BMSK                                  0x8000
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_1_CPU_47_SHFT                                     0xf
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_1_CPU_47_NO_SHUTDOWN_ACK_FVAL                     0x0
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_1_CPU_47_SHUTDOWN_ACK_FVAL                        0x1
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_1_CPU_46_BMSK                                  0x4000
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_1_CPU_46_SHFT                                     0xe
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_1_CPU_46_NO_SHUTDOWN_ACK_FVAL                     0x0
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_1_CPU_46_SHUTDOWN_ACK_FVAL                        0x1
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_1_CPU_45_BMSK                                  0x2000
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_1_CPU_45_SHFT                                     0xd
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_1_CPU_45_NO_SHUTDOWN_ACK_FVAL                     0x0
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_1_CPU_45_SHUTDOWN_ACK_FVAL                        0x1
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_1_CPU_44_BMSK                                  0x1000
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_1_CPU_44_SHFT                                     0xc
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_1_CPU_44_NO_SHUTDOWN_ACK_FVAL                     0x0
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_1_CPU_44_SHUTDOWN_ACK_FVAL                        0x1
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_1_CPU_43_BMSK                                   0x800
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_1_CPU_43_SHFT                                     0xb
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_1_CPU_43_NO_SHUTDOWN_ACK_FVAL                     0x0
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_1_CPU_43_SHUTDOWN_ACK_FVAL                        0x1
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_1_CPU_42_BMSK                                   0x400
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_1_CPU_42_SHFT                                     0xa
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_1_CPU_42_NO_SHUTDOWN_ACK_FVAL                     0x0
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_1_CPU_42_SHUTDOWN_ACK_FVAL                        0x1
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_1_CPU_41_BMSK                                   0x200
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_1_CPU_41_SHFT                                     0x9
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_1_CPU_41_NO_SHUTDOWN_ACK_FVAL                     0x0
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_1_CPU_41_SHUTDOWN_ACK_FVAL                        0x1
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_1_CPU_40_BMSK                                   0x100
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_1_CPU_40_SHFT                                     0x8
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_1_CPU_40_NO_SHUTDOWN_ACK_FVAL                     0x0
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_1_CPU_40_SHUTDOWN_ACK_FVAL                        0x1
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_1_CPU_39_BMSK                                    0x80
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_1_CPU_39_SHFT                                     0x7
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_1_CPU_39_NO_SHUTDOWN_ACK_FVAL                     0x0
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_1_CPU_39_SHUTDOWN_ACK_FVAL                        0x1
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_1_CPU_38_BMSK                                    0x40
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_1_CPU_38_SHFT                                     0x6
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_1_CPU_38_NO_SHUTDOWN_ACK_FVAL                     0x0
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_1_CPU_38_SHUTDOWN_ACK_FVAL                        0x1
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_1_CPU_37_BMSK                                    0x20
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_1_CPU_37_SHFT                                     0x5
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_1_CPU_37_NO_SHUTDOWN_ACK_FVAL                     0x0
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_1_CPU_37_SHUTDOWN_ACK_FVAL                        0x1
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_1_CPU_36_BMSK                                    0x10
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_1_CPU_36_SHFT                                     0x4
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_1_CPU_36_NO_SHUTDOWN_ACK_FVAL                     0x0
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_1_CPU_36_SHUTDOWN_ACK_FVAL                        0x1
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_1_CPU_35_BMSK                                     0x8
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_1_CPU_35_SHFT                                     0x3
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_1_CPU_35_NO_SHUTDOWN_ACK_FVAL                     0x0
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_1_CPU_35_SHUTDOWN_ACK_FVAL                        0x1
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_1_CPU_34_BMSK                                     0x4
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_1_CPU_34_SHFT                                     0x2
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_1_CPU_34_NO_SHUTDOWN_ACK_FVAL                     0x0
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_1_CPU_34_SHUTDOWN_ACK_FVAL                        0x1
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_1_CPU_33_BMSK                                     0x2
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_1_CPU_33_SHFT                                     0x1
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_1_CPU_33_NO_SHUTDOWN_ACK_FVAL                     0x0
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_1_CPU_33_SHUTDOWN_ACK_FVAL                        0x1
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_1_CPU_32_BMSK                                     0x1
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_1_CPU_32_SHFT                                     0x0
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_1_CPU_32_NO_SHUTDOWN_ACK_FVAL                     0x0
#define HWIO_SPM_CPU_SHUTDOWN_ACK_GATED_1_CPU_32_SHUTDOWN_ACK_FVAL                        0x1

#define HWIO_SPM_L2_STATUS_ADDR                                                    (IMC_CSR_REG_BASE      + 0x00000134)
#define HWIO_SPM_L2_STATUS_RMSK                                                      0xffffff
#define HWIO_SPM_L2_STATUS_IN          \
        in_dword_masked(HWIO_SPM_L2_STATUS_ADDR, HWIO_SPM_L2_STATUS_RMSK)
#define HWIO_SPM_L2_STATUS_INM(m)      \
        in_dword_masked(HWIO_SPM_L2_STATUS_ADDR, m)
#define HWIO_SPM_L2_STATUS_L2_23_BMSK                                                0x800000
#define HWIO_SPM_L2_STATUS_L2_23_SHFT                                                    0x17
#define HWIO_SPM_L2_STATUS_L2_23_SHUTDOWN_REQ_FVAL                                        0x0
#define HWIO_SPM_L2_STATUS_L2_23_BRINGUP_REQ_FVAL                                         0x1
#define HWIO_SPM_L2_STATUS_L2_22_BMSK                                                0x400000
#define HWIO_SPM_L2_STATUS_L2_22_SHFT                                                    0x16
#define HWIO_SPM_L2_STATUS_L2_22_SHUTDOWN_REQ_FVAL                                        0x0
#define HWIO_SPM_L2_STATUS_L2_22_BRINGUP_REQ_FVAL                                         0x1
#define HWIO_SPM_L2_STATUS_L2_21_BMSK                                                0x200000
#define HWIO_SPM_L2_STATUS_L2_21_SHFT                                                    0x15
#define HWIO_SPM_L2_STATUS_L2_21_SHUTDOWN_REQ_FVAL                                        0x0
#define HWIO_SPM_L2_STATUS_L2_21_BRINGUP_REQ_FVAL                                         0x1
#define HWIO_SPM_L2_STATUS_L2_20_BMSK                                                0x100000
#define HWIO_SPM_L2_STATUS_L2_20_SHFT                                                    0x14
#define HWIO_SPM_L2_STATUS_L2_20_SHUTDOWN_REQ_FVAL                                        0x0
#define HWIO_SPM_L2_STATUS_L2_20_BRINGUP_REQ_FVAL                                         0x1
#define HWIO_SPM_L2_STATUS_L2_19_BMSK                                                 0x80000
#define HWIO_SPM_L2_STATUS_L2_19_SHFT                                                    0x13
#define HWIO_SPM_L2_STATUS_L2_19_SHUTDOWN_REQ_FVAL                                        0x0
#define HWIO_SPM_L2_STATUS_L2_19_BRINGUP_REQ_FVAL                                         0x1
#define HWIO_SPM_L2_STATUS_L2_18_BMSK                                                 0x40000
#define HWIO_SPM_L2_STATUS_L2_18_SHFT                                                    0x12
#define HWIO_SPM_L2_STATUS_L2_18_SHUTDOWN_REQ_FVAL                                        0x0
#define HWIO_SPM_L2_STATUS_L2_18_BRINGUP_REQ_FVAL                                         0x1
#define HWIO_SPM_L2_STATUS_L2_17_BMSK                                                 0x20000
#define HWIO_SPM_L2_STATUS_L2_17_SHFT                                                    0x11
#define HWIO_SPM_L2_STATUS_L2_17_SHUTDOWN_REQ_FVAL                                        0x0
#define HWIO_SPM_L2_STATUS_L2_17_BRINGUP_REQ_FVAL                                         0x1
#define HWIO_SPM_L2_STATUS_L2_16_BMSK                                                 0x10000
#define HWIO_SPM_L2_STATUS_L2_16_SHFT                                                    0x10
#define HWIO_SPM_L2_STATUS_L2_16_SHUTDOWN_REQ_FVAL                                        0x0
#define HWIO_SPM_L2_STATUS_L2_16_BRINGUP_REQ_FVAL                                         0x1
#define HWIO_SPM_L2_STATUS_L2_15_BMSK                                                  0x8000
#define HWIO_SPM_L2_STATUS_L2_15_SHFT                                                     0xf
#define HWIO_SPM_L2_STATUS_L2_15_SHUTDOWN_REQ_FVAL                                        0x0
#define HWIO_SPM_L2_STATUS_L2_15_BRINGUP_REQ_FVAL                                         0x1
#define HWIO_SPM_L2_STATUS_L2_14_BMSK                                                  0x4000
#define HWIO_SPM_L2_STATUS_L2_14_SHFT                                                     0xe
#define HWIO_SPM_L2_STATUS_L2_14_SHUTDOWN_REQ_FVAL                                        0x0
#define HWIO_SPM_L2_STATUS_L2_14_BRINGUP_REQ_FVAL                                         0x1
#define HWIO_SPM_L2_STATUS_L2_13_BMSK                                                  0x2000
#define HWIO_SPM_L2_STATUS_L2_13_SHFT                                                     0xd
#define HWIO_SPM_L2_STATUS_L2_13_SHUTDOWN_REQ_FVAL                                        0x0
#define HWIO_SPM_L2_STATUS_L2_13_BRINGUP_REQ_FVAL                                         0x1
#define HWIO_SPM_L2_STATUS_L2_12_BMSK                                                  0x1000
#define HWIO_SPM_L2_STATUS_L2_12_SHFT                                                     0xc
#define HWIO_SPM_L2_STATUS_L2_12_SHUTDOWN_REQ_FVAL                                        0x0
#define HWIO_SPM_L2_STATUS_L2_12_BRINGUP_REQ_FVAL                                         0x1
#define HWIO_SPM_L2_STATUS_L2_11_BMSK                                                   0x800
#define HWIO_SPM_L2_STATUS_L2_11_SHFT                                                     0xb
#define HWIO_SPM_L2_STATUS_L2_11_SHUTDOWN_REQ_FVAL                                        0x0
#define HWIO_SPM_L2_STATUS_L2_11_BRINGUP_REQ_FVAL                                         0x1
#define HWIO_SPM_L2_STATUS_L2_10_BMSK                                                   0x400
#define HWIO_SPM_L2_STATUS_L2_10_SHFT                                                     0xa
#define HWIO_SPM_L2_STATUS_L2_10_SHUTDOWN_REQ_FVAL                                        0x0
#define HWIO_SPM_L2_STATUS_L2_10_BRINGUP_REQ_FVAL                                         0x1
#define HWIO_SPM_L2_STATUS_L2_9_BMSK                                                    0x200
#define HWIO_SPM_L2_STATUS_L2_9_SHFT                                                      0x9
#define HWIO_SPM_L2_STATUS_L2_9_SHUTDOWN_REQ_FVAL                                         0x0
#define HWIO_SPM_L2_STATUS_L2_9_BRINGUP_REQ_FVAL                                          0x1
#define HWIO_SPM_L2_STATUS_L2_8_BMSK                                                    0x100
#define HWIO_SPM_L2_STATUS_L2_8_SHFT                                                      0x8
#define HWIO_SPM_L2_STATUS_L2_8_SHUTDOWN_REQ_FVAL                                         0x0
#define HWIO_SPM_L2_STATUS_L2_8_BRINGUP_REQ_FVAL                                          0x1
#define HWIO_SPM_L2_STATUS_L2_7_BMSK                                                     0x80
#define HWIO_SPM_L2_STATUS_L2_7_SHFT                                                      0x7
#define HWIO_SPM_L2_STATUS_L2_7_SHUTDOWN_REQ_FVAL                                         0x0
#define HWIO_SPM_L2_STATUS_L2_7_BRINGUP_REQ_FVAL                                          0x1
#define HWIO_SPM_L2_STATUS_L2_6_BMSK                                                     0x40
#define HWIO_SPM_L2_STATUS_L2_6_SHFT                                                      0x6
#define HWIO_SPM_L2_STATUS_L2_6_SHUTDOWN_REQ_FVAL                                         0x0
#define HWIO_SPM_L2_STATUS_L2_6_BRINGUP_REQ_FVAL                                          0x1
#define HWIO_SPM_L2_STATUS_L2_5_BMSK                                                     0x20
#define HWIO_SPM_L2_STATUS_L2_5_SHFT                                                      0x5
#define HWIO_SPM_L2_STATUS_L2_5_SHUTDOWN_REQ_FVAL                                         0x0
#define HWIO_SPM_L2_STATUS_L2_5_BRINGUP_REQ_FVAL                                          0x1
#define HWIO_SPM_L2_STATUS_L2_4_BMSK                                                     0x10
#define HWIO_SPM_L2_STATUS_L2_4_SHFT                                                      0x4
#define HWIO_SPM_L2_STATUS_L2_4_SHUTDOWN_REQ_FVAL                                         0x0
#define HWIO_SPM_L2_STATUS_L2_4_BRINGUP_REQ_FVAL                                          0x1
#define HWIO_SPM_L2_STATUS_L2_3_BMSK                                                      0x8
#define HWIO_SPM_L2_STATUS_L2_3_SHFT                                                      0x3
#define HWIO_SPM_L2_STATUS_L2_3_SHUTDOWN_REQ_FVAL                                         0x0
#define HWIO_SPM_L2_STATUS_L2_3_BRINGUP_REQ_FVAL                                          0x1
#define HWIO_SPM_L2_STATUS_L2_2_BMSK                                                      0x4
#define HWIO_SPM_L2_STATUS_L2_2_SHFT                                                      0x2
#define HWIO_SPM_L2_STATUS_L2_2_SHUTDOWN_REQ_FVAL                                         0x0
#define HWIO_SPM_L2_STATUS_L2_2_BRINGUP_REQ_FVAL                                          0x1
#define HWIO_SPM_L2_STATUS_L2_1_BMSK                                                      0x2
#define HWIO_SPM_L2_STATUS_L2_1_SHFT                                                      0x1
#define HWIO_SPM_L2_STATUS_L2_1_SHUTDOWN_REQ_FVAL                                         0x0
#define HWIO_SPM_L2_STATUS_L2_1_BRINGUP_REQ_FVAL                                          0x1
#define HWIO_SPM_L2_STATUS_L2_0_BMSK                                                      0x1
#define HWIO_SPM_L2_STATUS_L2_0_SHFT                                                      0x0
#define HWIO_SPM_L2_STATUS_L2_0_SHUTDOWN_REQ_FVAL                                         0x0
#define HWIO_SPM_L2_STATUS_L2_0_BRINGUP_REQ_FVAL                                          0x1

#define HWIO_SPM_L2_BRINGUP_REQ_STATUS_ADDR                                        (IMC_CSR_REG_BASE      + 0x00000138)
#define HWIO_SPM_L2_BRINGUP_REQ_STATUS_RMSK                                          0xffffff
#define HWIO_SPM_L2_BRINGUP_REQ_STATUS_IN          \
        in_dword_masked(HWIO_SPM_L2_BRINGUP_REQ_STATUS_ADDR, HWIO_SPM_L2_BRINGUP_REQ_STATUS_RMSK)
#define HWIO_SPM_L2_BRINGUP_REQ_STATUS_INM(m)      \
        in_dword_masked(HWIO_SPM_L2_BRINGUP_REQ_STATUS_ADDR, m)
#define HWIO_SPM_L2_BRINGUP_REQ_STATUS_L2_23_BMSK                                    0x800000
#define HWIO_SPM_L2_BRINGUP_REQ_STATUS_L2_23_SHFT                                        0x17
#define HWIO_SPM_L2_BRINGUP_REQ_STATUS_L2_23_NO_BRINGUP_REQ_FVAL                          0x0
#define HWIO_SPM_L2_BRINGUP_REQ_STATUS_L2_23_BRINGUP_REQ_FVAL                             0x1
#define HWIO_SPM_L2_BRINGUP_REQ_STATUS_L2_22_BMSK                                    0x400000
#define HWIO_SPM_L2_BRINGUP_REQ_STATUS_L2_22_SHFT                                        0x16
#define HWIO_SPM_L2_BRINGUP_REQ_STATUS_L2_22_NO_BRINGUP_REQ_FVAL                          0x0
#define HWIO_SPM_L2_BRINGUP_REQ_STATUS_L2_22_BRINGUP_REQ_FVAL                             0x1
#define HWIO_SPM_L2_BRINGUP_REQ_STATUS_L2_21_BMSK                                    0x200000
#define HWIO_SPM_L2_BRINGUP_REQ_STATUS_L2_21_SHFT                                        0x15
#define HWIO_SPM_L2_BRINGUP_REQ_STATUS_L2_21_NO_BRINGUP_REQ_FVAL                          0x0
#define HWIO_SPM_L2_BRINGUP_REQ_STATUS_L2_21_BRINGUP_REQ_FVAL                             0x1
#define HWIO_SPM_L2_BRINGUP_REQ_STATUS_L2_20_BMSK                                    0x100000
#define HWIO_SPM_L2_BRINGUP_REQ_STATUS_L2_20_SHFT                                        0x14
#define HWIO_SPM_L2_BRINGUP_REQ_STATUS_L2_20_NO_BRINGUP_REQ_FVAL                          0x0
#define HWIO_SPM_L2_BRINGUP_REQ_STATUS_L2_20_BRINGUP_REQ_FVAL                             0x1
#define HWIO_SPM_L2_BRINGUP_REQ_STATUS_L2_19_BMSK                                     0x80000
#define HWIO_SPM_L2_BRINGUP_REQ_STATUS_L2_19_SHFT                                        0x13
#define HWIO_SPM_L2_BRINGUP_REQ_STATUS_L2_19_NO_BRINGUP_REQ_FVAL                          0x0
#define HWIO_SPM_L2_BRINGUP_REQ_STATUS_L2_19_BRINGUP_REQ_FVAL                             0x1
#define HWIO_SPM_L2_BRINGUP_REQ_STATUS_L2_18_BMSK                                     0x40000
#define HWIO_SPM_L2_BRINGUP_REQ_STATUS_L2_18_SHFT                                        0x12
#define HWIO_SPM_L2_BRINGUP_REQ_STATUS_L2_18_NO_BRINGUP_REQ_FVAL                          0x0
#define HWIO_SPM_L2_BRINGUP_REQ_STATUS_L2_18_BRINGUP_REQ_FVAL                             0x1
#define HWIO_SPM_L2_BRINGUP_REQ_STATUS_L2_17_BMSK                                     0x20000
#define HWIO_SPM_L2_BRINGUP_REQ_STATUS_L2_17_SHFT                                        0x11
#define HWIO_SPM_L2_BRINGUP_REQ_STATUS_L2_17_NO_BRINGUP_REQ_FVAL                          0x0
#define HWIO_SPM_L2_BRINGUP_REQ_STATUS_L2_17_BRINGUP_REQ_FVAL                             0x1
#define HWIO_SPM_L2_BRINGUP_REQ_STATUS_L2_16_BMSK                                     0x10000
#define HWIO_SPM_L2_BRINGUP_REQ_STATUS_L2_16_SHFT                                        0x10
#define HWIO_SPM_L2_BRINGUP_REQ_STATUS_L2_16_NO_BRINGUP_REQ_FVAL                          0x0
#define HWIO_SPM_L2_BRINGUP_REQ_STATUS_L2_16_BRINGUP_REQ_FVAL                             0x1
#define HWIO_SPM_L2_BRINGUP_REQ_STATUS_L2_15_BMSK                                      0x8000
#define HWIO_SPM_L2_BRINGUP_REQ_STATUS_L2_15_SHFT                                         0xf
#define HWIO_SPM_L2_BRINGUP_REQ_STATUS_L2_15_NO_BRINGUP_REQ_FVAL                          0x0
#define HWIO_SPM_L2_BRINGUP_REQ_STATUS_L2_15_BRINGUP_REQ_FVAL                             0x1
#define HWIO_SPM_L2_BRINGUP_REQ_STATUS_L2_14_BMSK                                      0x4000
#define HWIO_SPM_L2_BRINGUP_REQ_STATUS_L2_14_SHFT                                         0xe
#define HWIO_SPM_L2_BRINGUP_REQ_STATUS_L2_14_NO_BRINGUP_REQ_FVAL                          0x0
#define HWIO_SPM_L2_BRINGUP_REQ_STATUS_L2_14_BRINGUP_REQ_FVAL                             0x1
#define HWIO_SPM_L2_BRINGUP_REQ_STATUS_L2_13_BMSK                                      0x2000
#define HWIO_SPM_L2_BRINGUP_REQ_STATUS_L2_13_SHFT                                         0xd
#define HWIO_SPM_L2_BRINGUP_REQ_STATUS_L2_13_NO_BRINGUP_REQ_FVAL                          0x0
#define HWIO_SPM_L2_BRINGUP_REQ_STATUS_L2_13_BRINGUP_REQ_FVAL                             0x1
#define HWIO_SPM_L2_BRINGUP_REQ_STATUS_L2_12_BMSK                                      0x1000
#define HWIO_SPM_L2_BRINGUP_REQ_STATUS_L2_12_SHFT                                         0xc
#define HWIO_SPM_L2_BRINGUP_REQ_STATUS_L2_12_NO_BRINGUP_REQ_FVAL                          0x0
#define HWIO_SPM_L2_BRINGUP_REQ_STATUS_L2_12_BRINGUP_REQ_FVAL                             0x1
#define HWIO_SPM_L2_BRINGUP_REQ_STATUS_L2_11_BMSK                                       0x800
#define HWIO_SPM_L2_BRINGUP_REQ_STATUS_L2_11_SHFT                                         0xb
#define HWIO_SPM_L2_BRINGUP_REQ_STATUS_L2_11_NO_BRINGUP_REQ_FVAL                          0x0
#define HWIO_SPM_L2_BRINGUP_REQ_STATUS_L2_11_BRINGUP_REQ_FVAL                             0x1
#define HWIO_SPM_L2_BRINGUP_REQ_STATUS_L2_10_BMSK                                       0x400
#define HWIO_SPM_L2_BRINGUP_REQ_STATUS_L2_10_SHFT                                         0xa
#define HWIO_SPM_L2_BRINGUP_REQ_STATUS_L2_10_NO_BRINGUP_REQ_FVAL                          0x0
#define HWIO_SPM_L2_BRINGUP_REQ_STATUS_L2_10_BRINGUP_REQ_FVAL                             0x1
#define HWIO_SPM_L2_BRINGUP_REQ_STATUS_L2_9_BMSK                                        0x200
#define HWIO_SPM_L2_BRINGUP_REQ_STATUS_L2_9_SHFT                                          0x9
#define HWIO_SPM_L2_BRINGUP_REQ_STATUS_L2_9_NO_BRINGUP_REQ_FVAL                           0x0
#define HWIO_SPM_L2_BRINGUP_REQ_STATUS_L2_9_BRINGUP_REQ_FVAL                              0x1
#define HWIO_SPM_L2_BRINGUP_REQ_STATUS_L2_8_BMSK                                        0x100
#define HWIO_SPM_L2_BRINGUP_REQ_STATUS_L2_8_SHFT                                          0x8
#define HWIO_SPM_L2_BRINGUP_REQ_STATUS_L2_8_NO_BRINGUP_REQ_FVAL                           0x0
#define HWIO_SPM_L2_BRINGUP_REQ_STATUS_L2_8_BRINGUP_REQ_FVAL                              0x1
#define HWIO_SPM_L2_BRINGUP_REQ_STATUS_L2_7_BMSK                                         0x80
#define HWIO_SPM_L2_BRINGUP_REQ_STATUS_L2_7_SHFT                                          0x7
#define HWIO_SPM_L2_BRINGUP_REQ_STATUS_L2_7_NO_BRINGUP_REQ_FVAL                           0x0
#define HWIO_SPM_L2_BRINGUP_REQ_STATUS_L2_7_BRINGUP_REQ_FVAL                              0x1
#define HWIO_SPM_L2_BRINGUP_REQ_STATUS_L2_6_BMSK                                         0x40
#define HWIO_SPM_L2_BRINGUP_REQ_STATUS_L2_6_SHFT                                          0x6
#define HWIO_SPM_L2_BRINGUP_REQ_STATUS_L2_6_NO_BRINGUP_REQ_FVAL                           0x0
#define HWIO_SPM_L2_BRINGUP_REQ_STATUS_L2_6_BRINGUP_REQ_FVAL                              0x1
#define HWIO_SPM_L2_BRINGUP_REQ_STATUS_L2_5_BMSK                                         0x20
#define HWIO_SPM_L2_BRINGUP_REQ_STATUS_L2_5_SHFT                                          0x5
#define HWIO_SPM_L2_BRINGUP_REQ_STATUS_L2_5_NO_BRINGUP_REQ_FVAL                           0x0
#define HWIO_SPM_L2_BRINGUP_REQ_STATUS_L2_5_BRINGUP_REQ_FVAL                              0x1
#define HWIO_SPM_L2_BRINGUP_REQ_STATUS_L2_4_BMSK                                         0x10
#define HWIO_SPM_L2_BRINGUP_REQ_STATUS_L2_4_SHFT                                          0x4
#define HWIO_SPM_L2_BRINGUP_REQ_STATUS_L2_4_NO_BRINGUP_REQ_FVAL                           0x0
#define HWIO_SPM_L2_BRINGUP_REQ_STATUS_L2_4_BRINGUP_REQ_FVAL                              0x1
#define HWIO_SPM_L2_BRINGUP_REQ_STATUS_L2_3_BMSK                                          0x8
#define HWIO_SPM_L2_BRINGUP_REQ_STATUS_L2_3_SHFT                                          0x3
#define HWIO_SPM_L2_BRINGUP_REQ_STATUS_L2_3_NO_BRINGUP_REQ_FVAL                           0x0
#define HWIO_SPM_L2_BRINGUP_REQ_STATUS_L2_3_BRINGUP_REQ_FVAL                              0x1
#define HWIO_SPM_L2_BRINGUP_REQ_STATUS_L2_2_BMSK                                          0x4
#define HWIO_SPM_L2_BRINGUP_REQ_STATUS_L2_2_SHFT                                          0x2
#define HWIO_SPM_L2_BRINGUP_REQ_STATUS_L2_2_NO_BRINGUP_REQ_FVAL                           0x0
#define HWIO_SPM_L2_BRINGUP_REQ_STATUS_L2_2_BRINGUP_REQ_FVAL                              0x1
#define HWIO_SPM_L2_BRINGUP_REQ_STATUS_L2_1_BMSK                                          0x2
#define HWIO_SPM_L2_BRINGUP_REQ_STATUS_L2_1_SHFT                                          0x1
#define HWIO_SPM_L2_BRINGUP_REQ_STATUS_L2_1_NO_BRINGUP_REQ_FVAL                           0x0
#define HWIO_SPM_L2_BRINGUP_REQ_STATUS_L2_1_BRINGUP_REQ_FVAL                              0x1
#define HWIO_SPM_L2_BRINGUP_REQ_STATUS_L2_0_BMSK                                          0x1
#define HWIO_SPM_L2_BRINGUP_REQ_STATUS_L2_0_SHFT                                          0x0
#define HWIO_SPM_L2_BRINGUP_REQ_STATUS_L2_0_NO_BRINGUP_REQ_FVAL                           0x0
#define HWIO_SPM_L2_BRINGUP_REQ_STATUS_L2_0_BRINGUP_REQ_FVAL                              0x1

#define HWIO_SPM_L2_SHUTDOWN_REQ_STATUS_ADDR                                       (IMC_CSR_REG_BASE      + 0x0000013c)
#define HWIO_SPM_L2_SHUTDOWN_REQ_STATUS_RMSK                                         0xffffff
#define HWIO_SPM_L2_SHUTDOWN_REQ_STATUS_IN          \
        in_dword_masked(HWIO_SPM_L2_SHUTDOWN_REQ_STATUS_ADDR, HWIO_SPM_L2_SHUTDOWN_REQ_STATUS_RMSK)
#define HWIO_SPM_L2_SHUTDOWN_REQ_STATUS_INM(m)      \
        in_dword_masked(HWIO_SPM_L2_SHUTDOWN_REQ_STATUS_ADDR, m)
#define HWIO_SPM_L2_SHUTDOWN_REQ_STATUS_L2_23_BMSK                                   0x800000
#define HWIO_SPM_L2_SHUTDOWN_REQ_STATUS_L2_23_SHFT                                       0x17
#define HWIO_SPM_L2_SHUTDOWN_REQ_STATUS_L2_23_NO_SHUTDOWN_REQ_FVAL                        0x0
#define HWIO_SPM_L2_SHUTDOWN_REQ_STATUS_L2_23_SHUTDOWN_REQ_FVAL                           0x1
#define HWIO_SPM_L2_SHUTDOWN_REQ_STATUS_L2_22_BMSK                                   0x400000
#define HWIO_SPM_L2_SHUTDOWN_REQ_STATUS_L2_22_SHFT                                       0x16
#define HWIO_SPM_L2_SHUTDOWN_REQ_STATUS_L2_22_NO_SHUTDOWN_REQ_FVAL                        0x0
#define HWIO_SPM_L2_SHUTDOWN_REQ_STATUS_L2_22_SHUTDOWN_REQ_FVAL                           0x1
#define HWIO_SPM_L2_SHUTDOWN_REQ_STATUS_L2_21_BMSK                                   0x200000
#define HWIO_SPM_L2_SHUTDOWN_REQ_STATUS_L2_21_SHFT                                       0x15
#define HWIO_SPM_L2_SHUTDOWN_REQ_STATUS_L2_21_NO_SHUTDOWN_REQ_FVAL                        0x0
#define HWIO_SPM_L2_SHUTDOWN_REQ_STATUS_L2_21_SHUTDOWN_REQ_FVAL                           0x1
#define HWIO_SPM_L2_SHUTDOWN_REQ_STATUS_L2_20_BMSK                                   0x100000
#define HWIO_SPM_L2_SHUTDOWN_REQ_STATUS_L2_20_SHFT                                       0x14
#define HWIO_SPM_L2_SHUTDOWN_REQ_STATUS_L2_20_NO_SHUTDOWN_REQ_FVAL                        0x0
#define HWIO_SPM_L2_SHUTDOWN_REQ_STATUS_L2_20_SHUTDOWN_REQ_FVAL                           0x1
#define HWIO_SPM_L2_SHUTDOWN_REQ_STATUS_L2_19_BMSK                                    0x80000
#define HWIO_SPM_L2_SHUTDOWN_REQ_STATUS_L2_19_SHFT                                       0x13
#define HWIO_SPM_L2_SHUTDOWN_REQ_STATUS_L2_19_NO_SHUTDOWN_REQ_FVAL                        0x0
#define HWIO_SPM_L2_SHUTDOWN_REQ_STATUS_L2_19_SHUTDOWN_REQ_FVAL                           0x1
#define HWIO_SPM_L2_SHUTDOWN_REQ_STATUS_L2_18_BMSK                                    0x40000
#define HWIO_SPM_L2_SHUTDOWN_REQ_STATUS_L2_18_SHFT                                       0x12
#define HWIO_SPM_L2_SHUTDOWN_REQ_STATUS_L2_18_NO_SHUTDOWN_REQ_FVAL                        0x0
#define HWIO_SPM_L2_SHUTDOWN_REQ_STATUS_L2_18_SHUTDOWN_REQ_FVAL                           0x1
#define HWIO_SPM_L2_SHUTDOWN_REQ_STATUS_L2_17_BMSK                                    0x20000
#define HWIO_SPM_L2_SHUTDOWN_REQ_STATUS_L2_17_SHFT                                       0x11
#define HWIO_SPM_L2_SHUTDOWN_REQ_STATUS_L2_17_NO_SHUTDOWN_REQ_FVAL                        0x0
#define HWIO_SPM_L2_SHUTDOWN_REQ_STATUS_L2_17_SHUTDOWN_REQ_FVAL                           0x1
#define HWIO_SPM_L2_SHUTDOWN_REQ_STATUS_L2_16_BMSK                                    0x10000
#define HWIO_SPM_L2_SHUTDOWN_REQ_STATUS_L2_16_SHFT                                       0x10
#define HWIO_SPM_L2_SHUTDOWN_REQ_STATUS_L2_16_NO_SHUTDOWN_REQ_FVAL                        0x0
#define HWIO_SPM_L2_SHUTDOWN_REQ_STATUS_L2_16_SHUTDOWN_REQ_FVAL                           0x1
#define HWIO_SPM_L2_SHUTDOWN_REQ_STATUS_L2_15_BMSK                                     0x8000
#define HWIO_SPM_L2_SHUTDOWN_REQ_STATUS_L2_15_SHFT                                        0xf
#define HWIO_SPM_L2_SHUTDOWN_REQ_STATUS_L2_15_NO_SHUTDOWN_REQ_FVAL                        0x0
#define HWIO_SPM_L2_SHUTDOWN_REQ_STATUS_L2_15_SHUTDOWN_REQ_FVAL                           0x1
#define HWIO_SPM_L2_SHUTDOWN_REQ_STATUS_L2_14_BMSK                                     0x4000
#define HWIO_SPM_L2_SHUTDOWN_REQ_STATUS_L2_14_SHFT                                        0xe
#define HWIO_SPM_L2_SHUTDOWN_REQ_STATUS_L2_14_NO_SHUTDOWN_REQ_FVAL                        0x0
#define HWIO_SPM_L2_SHUTDOWN_REQ_STATUS_L2_14_SHUTDOWN_REQ_FVAL                           0x1
#define HWIO_SPM_L2_SHUTDOWN_REQ_STATUS_L2_13_BMSK                                     0x2000
#define HWIO_SPM_L2_SHUTDOWN_REQ_STATUS_L2_13_SHFT                                        0xd
#define HWIO_SPM_L2_SHUTDOWN_REQ_STATUS_L2_13_NO_SHUTDOWN_REQ_FVAL                        0x0
#define HWIO_SPM_L2_SHUTDOWN_REQ_STATUS_L2_13_SHUTDOWN_REQ_FVAL                           0x1
#define HWIO_SPM_L2_SHUTDOWN_REQ_STATUS_L2_12_BMSK                                     0x1000
#define HWIO_SPM_L2_SHUTDOWN_REQ_STATUS_L2_12_SHFT                                        0xc
#define HWIO_SPM_L2_SHUTDOWN_REQ_STATUS_L2_12_NO_SHUTDOWN_REQ_FVAL                        0x0
#define HWIO_SPM_L2_SHUTDOWN_REQ_STATUS_L2_12_SHUTDOWN_REQ_FVAL                           0x1
#define HWIO_SPM_L2_SHUTDOWN_REQ_STATUS_L2_11_BMSK                                      0x800
#define HWIO_SPM_L2_SHUTDOWN_REQ_STATUS_L2_11_SHFT                                        0xb
#define HWIO_SPM_L2_SHUTDOWN_REQ_STATUS_L2_11_NO_SHUTDOWN_REQ_FVAL                        0x0
#define HWIO_SPM_L2_SHUTDOWN_REQ_STATUS_L2_11_SHUTDOWN_REQ_FVAL                           0x1
#define HWIO_SPM_L2_SHUTDOWN_REQ_STATUS_L2_10_BMSK                                      0x400
#define HWIO_SPM_L2_SHUTDOWN_REQ_STATUS_L2_10_SHFT                                        0xa
#define HWIO_SPM_L2_SHUTDOWN_REQ_STATUS_L2_10_NO_SHUTDOWN_REQ_FVAL                        0x0
#define HWIO_SPM_L2_SHUTDOWN_REQ_STATUS_L2_10_SHUTDOWN_REQ_FVAL                           0x1
#define HWIO_SPM_L2_SHUTDOWN_REQ_STATUS_L2_9_BMSK                                       0x200
#define HWIO_SPM_L2_SHUTDOWN_REQ_STATUS_L2_9_SHFT                                         0x9
#define HWIO_SPM_L2_SHUTDOWN_REQ_STATUS_L2_9_NO_SHUTDOWN_REQ_FVAL                         0x0
#define HWIO_SPM_L2_SHUTDOWN_REQ_STATUS_L2_9_SHUTDOWN_REQ_FVAL                            0x1
#define HWIO_SPM_L2_SHUTDOWN_REQ_STATUS_L2_8_BMSK                                       0x100
#define HWIO_SPM_L2_SHUTDOWN_REQ_STATUS_L2_8_SHFT                                         0x8
#define HWIO_SPM_L2_SHUTDOWN_REQ_STATUS_L2_8_NO_SHUTDOWN_REQ_FVAL                         0x0
#define HWIO_SPM_L2_SHUTDOWN_REQ_STATUS_L2_8_SHUTDOWN_REQ_FVAL                            0x1
#define HWIO_SPM_L2_SHUTDOWN_REQ_STATUS_L2_7_BMSK                                        0x80
#define HWIO_SPM_L2_SHUTDOWN_REQ_STATUS_L2_7_SHFT                                         0x7
#define HWIO_SPM_L2_SHUTDOWN_REQ_STATUS_L2_7_NO_SHUTDOWN_REQ_FVAL                         0x0
#define HWIO_SPM_L2_SHUTDOWN_REQ_STATUS_L2_7_SHUTDOWN_REQ_FVAL                            0x1
#define HWIO_SPM_L2_SHUTDOWN_REQ_STATUS_L2_6_BMSK                                        0x40
#define HWIO_SPM_L2_SHUTDOWN_REQ_STATUS_L2_6_SHFT                                         0x6
#define HWIO_SPM_L2_SHUTDOWN_REQ_STATUS_L2_6_NO_SHUTDOWN_REQ_FVAL                         0x0
#define HWIO_SPM_L2_SHUTDOWN_REQ_STATUS_L2_6_SHUTDOWN_REQ_FVAL                            0x1
#define HWIO_SPM_L2_SHUTDOWN_REQ_STATUS_L2_5_BMSK                                        0x20
#define HWIO_SPM_L2_SHUTDOWN_REQ_STATUS_L2_5_SHFT                                         0x5
#define HWIO_SPM_L2_SHUTDOWN_REQ_STATUS_L2_5_NO_SHUTDOWN_REQ_FVAL                         0x0
#define HWIO_SPM_L2_SHUTDOWN_REQ_STATUS_L2_5_SHUTDOWN_REQ_FVAL                            0x1
#define HWIO_SPM_L2_SHUTDOWN_REQ_STATUS_L2_4_BMSK                                        0x10
#define HWIO_SPM_L2_SHUTDOWN_REQ_STATUS_L2_4_SHFT                                         0x4
#define HWIO_SPM_L2_SHUTDOWN_REQ_STATUS_L2_4_NO_SHUTDOWN_REQ_FVAL                         0x0
#define HWIO_SPM_L2_SHUTDOWN_REQ_STATUS_L2_4_SHUTDOWN_REQ_FVAL                            0x1
#define HWIO_SPM_L2_SHUTDOWN_REQ_STATUS_L2_3_BMSK                                         0x8
#define HWIO_SPM_L2_SHUTDOWN_REQ_STATUS_L2_3_SHFT                                         0x3
#define HWIO_SPM_L2_SHUTDOWN_REQ_STATUS_L2_3_NO_SHUTDOWN_REQ_FVAL                         0x0
#define HWIO_SPM_L2_SHUTDOWN_REQ_STATUS_L2_3_SHUTDOWN_REQ_FVAL                            0x1
#define HWIO_SPM_L2_SHUTDOWN_REQ_STATUS_L2_2_BMSK                                         0x4
#define HWIO_SPM_L2_SHUTDOWN_REQ_STATUS_L2_2_SHFT                                         0x2
#define HWIO_SPM_L2_SHUTDOWN_REQ_STATUS_L2_2_NO_SHUTDOWN_REQ_FVAL                         0x0
#define HWIO_SPM_L2_SHUTDOWN_REQ_STATUS_L2_2_SHUTDOWN_REQ_FVAL                            0x1
#define HWIO_SPM_L2_SHUTDOWN_REQ_STATUS_L2_1_BMSK                                         0x2
#define HWIO_SPM_L2_SHUTDOWN_REQ_STATUS_L2_1_SHFT                                         0x1
#define HWIO_SPM_L2_SHUTDOWN_REQ_STATUS_L2_1_NO_SHUTDOWN_REQ_FVAL                         0x0
#define HWIO_SPM_L2_SHUTDOWN_REQ_STATUS_L2_1_SHUTDOWN_REQ_FVAL                            0x1
#define HWIO_SPM_L2_SHUTDOWN_REQ_STATUS_L2_0_BMSK                                         0x1
#define HWIO_SPM_L2_SHUTDOWN_REQ_STATUS_L2_0_SHFT                                         0x0
#define HWIO_SPM_L2_SHUTDOWN_REQ_STATUS_L2_0_NO_SHUTDOWN_REQ_FVAL                         0x0
#define HWIO_SPM_L2_SHUTDOWN_REQ_STATUS_L2_0_SHUTDOWN_REQ_FVAL                            0x1

#define HWIO_SPM_L2_BRINGUP_ACK_ADDR                                               (IMC_CSR_REG_BASE      + 0x00000140)
#define HWIO_SPM_L2_BRINGUP_ACK_RMSK                                                 0xffffff
#define HWIO_SPM_L2_BRINGUP_ACK_IN          \
        in_dword_masked(HWIO_SPM_L2_BRINGUP_ACK_ADDR, HWIO_SPM_L2_BRINGUP_ACK_RMSK)
#define HWIO_SPM_L2_BRINGUP_ACK_INM(m)      \
        in_dword_masked(HWIO_SPM_L2_BRINGUP_ACK_ADDR, m)
#define HWIO_SPM_L2_BRINGUP_ACK_OUT(v)      \
        out_dword(HWIO_SPM_L2_BRINGUP_ACK_ADDR,v)
#define HWIO_SPM_L2_BRINGUP_ACK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SPM_L2_BRINGUP_ACK_ADDR,m,v,HWIO_SPM_L2_BRINGUP_ACK_IN)
#define HWIO_SPM_L2_BRINGUP_ACK_L2_23_BMSK                                           0x800000
#define HWIO_SPM_L2_BRINGUP_ACK_L2_23_SHFT                                               0x17
#define HWIO_SPM_L2_BRINGUP_ACK_L2_23_NO_BRINGUP_ACK_FVAL                                 0x0
#define HWIO_SPM_L2_BRINGUP_ACK_L2_23_BRINGUP_ACK_FVAL                                    0x1
#define HWIO_SPM_L2_BRINGUP_ACK_L2_22_BMSK                                           0x400000
#define HWIO_SPM_L2_BRINGUP_ACK_L2_22_SHFT                                               0x16
#define HWIO_SPM_L2_BRINGUP_ACK_L2_22_NO_BRINGUP_ACK_FVAL                                 0x0
#define HWIO_SPM_L2_BRINGUP_ACK_L2_22_BRINGUP_ACK_FVAL                                    0x1
#define HWIO_SPM_L2_BRINGUP_ACK_L2_21_BMSK                                           0x200000
#define HWIO_SPM_L2_BRINGUP_ACK_L2_21_SHFT                                               0x15
#define HWIO_SPM_L2_BRINGUP_ACK_L2_21_NO_BRINGUP_ACK_FVAL                                 0x0
#define HWIO_SPM_L2_BRINGUP_ACK_L2_21_BRINGUP_ACK_FVAL                                    0x1
#define HWIO_SPM_L2_BRINGUP_ACK_L2_20_BMSK                                           0x100000
#define HWIO_SPM_L2_BRINGUP_ACK_L2_20_SHFT                                               0x14
#define HWIO_SPM_L2_BRINGUP_ACK_L2_20_NO_BRINGUP_ACK_FVAL                                 0x0
#define HWIO_SPM_L2_BRINGUP_ACK_L2_20_BRINGUP_ACK_FVAL                                    0x1
#define HWIO_SPM_L2_BRINGUP_ACK_L2_19_BMSK                                            0x80000
#define HWIO_SPM_L2_BRINGUP_ACK_L2_19_SHFT                                               0x13
#define HWIO_SPM_L2_BRINGUP_ACK_L2_19_NO_BRINGUP_ACK_FVAL                                 0x0
#define HWIO_SPM_L2_BRINGUP_ACK_L2_19_BRINGUP_ACK_FVAL                                    0x1
#define HWIO_SPM_L2_BRINGUP_ACK_L2_18_BMSK                                            0x40000
#define HWIO_SPM_L2_BRINGUP_ACK_L2_18_SHFT                                               0x12
#define HWIO_SPM_L2_BRINGUP_ACK_L2_18_NO_BRINGUP_ACK_FVAL                                 0x0
#define HWIO_SPM_L2_BRINGUP_ACK_L2_18_BRINGUP_ACK_FVAL                                    0x1
#define HWIO_SPM_L2_BRINGUP_ACK_L2_17_BMSK                                            0x20000
#define HWIO_SPM_L2_BRINGUP_ACK_L2_17_SHFT                                               0x11
#define HWIO_SPM_L2_BRINGUP_ACK_L2_17_NO_BRINGUP_ACK_FVAL                                 0x0
#define HWIO_SPM_L2_BRINGUP_ACK_L2_17_BRINGUP_ACK_FVAL                                    0x1
#define HWIO_SPM_L2_BRINGUP_ACK_L2_16_BMSK                                            0x10000
#define HWIO_SPM_L2_BRINGUP_ACK_L2_16_SHFT                                               0x10
#define HWIO_SPM_L2_BRINGUP_ACK_L2_16_NO_BRINGUP_ACK_FVAL                                 0x0
#define HWIO_SPM_L2_BRINGUP_ACK_L2_16_BRINGUP_ACK_FVAL                                    0x1
#define HWIO_SPM_L2_BRINGUP_ACK_L2_15_BMSK                                             0x8000
#define HWIO_SPM_L2_BRINGUP_ACK_L2_15_SHFT                                                0xf
#define HWIO_SPM_L2_BRINGUP_ACK_L2_15_NO_BRINGUP_ACK_FVAL                                 0x0
#define HWIO_SPM_L2_BRINGUP_ACK_L2_15_BRINGUP_ACK_FVAL                                    0x1
#define HWIO_SPM_L2_BRINGUP_ACK_L2_14_BMSK                                             0x4000
#define HWIO_SPM_L2_BRINGUP_ACK_L2_14_SHFT                                                0xe
#define HWIO_SPM_L2_BRINGUP_ACK_L2_14_NO_BRINGUP_ACK_FVAL                                 0x0
#define HWIO_SPM_L2_BRINGUP_ACK_L2_14_BRINGUP_ACK_FVAL                                    0x1
#define HWIO_SPM_L2_BRINGUP_ACK_L2_13_BMSK                                             0x2000
#define HWIO_SPM_L2_BRINGUP_ACK_L2_13_SHFT                                                0xd
#define HWIO_SPM_L2_BRINGUP_ACK_L2_13_NO_BRINGUP_ACK_FVAL                                 0x0
#define HWIO_SPM_L2_BRINGUP_ACK_L2_13_BRINGUP_ACK_FVAL                                    0x1
#define HWIO_SPM_L2_BRINGUP_ACK_L2_12_BMSK                                             0x1000
#define HWIO_SPM_L2_BRINGUP_ACK_L2_12_SHFT                                                0xc
#define HWIO_SPM_L2_BRINGUP_ACK_L2_12_NO_BRINGUP_ACK_FVAL                                 0x0
#define HWIO_SPM_L2_BRINGUP_ACK_L2_12_BRINGUP_ACK_FVAL                                    0x1
#define HWIO_SPM_L2_BRINGUP_ACK_L2_11_BMSK                                              0x800
#define HWIO_SPM_L2_BRINGUP_ACK_L2_11_SHFT                                                0xb
#define HWIO_SPM_L2_BRINGUP_ACK_L2_11_NO_BRINGUP_ACK_FVAL                                 0x0
#define HWIO_SPM_L2_BRINGUP_ACK_L2_11_BRINGUP_ACK_FVAL                                    0x1
#define HWIO_SPM_L2_BRINGUP_ACK_L2_10_BMSK                                              0x400
#define HWIO_SPM_L2_BRINGUP_ACK_L2_10_SHFT                                                0xa
#define HWIO_SPM_L2_BRINGUP_ACK_L2_10_NO_BRINGUP_ACK_FVAL                                 0x0
#define HWIO_SPM_L2_BRINGUP_ACK_L2_10_BRINGUP_ACK_FVAL                                    0x1
#define HWIO_SPM_L2_BRINGUP_ACK_L2_9_BMSK                                               0x200
#define HWIO_SPM_L2_BRINGUP_ACK_L2_9_SHFT                                                 0x9
#define HWIO_SPM_L2_BRINGUP_ACK_L2_9_NO_BRINGUP_ACK_FVAL                                  0x0
#define HWIO_SPM_L2_BRINGUP_ACK_L2_9_BRINGUP_ACK_FVAL                                     0x1
#define HWIO_SPM_L2_BRINGUP_ACK_L2_8_BMSK                                               0x100
#define HWIO_SPM_L2_BRINGUP_ACK_L2_8_SHFT                                                 0x8
#define HWIO_SPM_L2_BRINGUP_ACK_L2_8_NO_BRINGUP_ACK_FVAL                                  0x0
#define HWIO_SPM_L2_BRINGUP_ACK_L2_8_BRINGUP_ACK_FVAL                                     0x1
#define HWIO_SPM_L2_BRINGUP_ACK_L2_7_BMSK                                                0x80
#define HWIO_SPM_L2_BRINGUP_ACK_L2_7_SHFT                                                 0x7
#define HWIO_SPM_L2_BRINGUP_ACK_L2_7_NO_BRINGUP_ACK_FVAL                                  0x0
#define HWIO_SPM_L2_BRINGUP_ACK_L2_7_BRINGUP_ACK_FVAL                                     0x1
#define HWIO_SPM_L2_BRINGUP_ACK_L2_6_BMSK                                                0x40
#define HWIO_SPM_L2_BRINGUP_ACK_L2_6_SHFT                                                 0x6
#define HWIO_SPM_L2_BRINGUP_ACK_L2_6_NO_BRINGUP_ACK_FVAL                                  0x0
#define HWIO_SPM_L2_BRINGUP_ACK_L2_6_BRINGUP_ACK_FVAL                                     0x1
#define HWIO_SPM_L2_BRINGUP_ACK_L2_5_BMSK                                                0x20
#define HWIO_SPM_L2_BRINGUP_ACK_L2_5_SHFT                                                 0x5
#define HWIO_SPM_L2_BRINGUP_ACK_L2_5_NO_BRINGUP_ACK_FVAL                                  0x0
#define HWIO_SPM_L2_BRINGUP_ACK_L2_5_BRINGUP_ACK_FVAL                                     0x1
#define HWIO_SPM_L2_BRINGUP_ACK_L2_4_BMSK                                                0x10
#define HWIO_SPM_L2_BRINGUP_ACK_L2_4_SHFT                                                 0x4
#define HWIO_SPM_L2_BRINGUP_ACK_L2_4_NO_BRINGUP_ACK_FVAL                                  0x0
#define HWIO_SPM_L2_BRINGUP_ACK_L2_4_BRINGUP_ACK_FVAL                                     0x1
#define HWIO_SPM_L2_BRINGUP_ACK_L2_3_BMSK                                                 0x8
#define HWIO_SPM_L2_BRINGUP_ACK_L2_3_SHFT                                                 0x3
#define HWIO_SPM_L2_BRINGUP_ACK_L2_3_NO_BRINGUP_ACK_FVAL                                  0x0
#define HWIO_SPM_L2_BRINGUP_ACK_L2_3_BRINGUP_ACK_FVAL                                     0x1
#define HWIO_SPM_L2_BRINGUP_ACK_L2_2_BMSK                                                 0x4
#define HWIO_SPM_L2_BRINGUP_ACK_L2_2_SHFT                                                 0x2
#define HWIO_SPM_L2_BRINGUP_ACK_L2_2_NO_BRINGUP_ACK_FVAL                                  0x0
#define HWIO_SPM_L2_BRINGUP_ACK_L2_2_BRINGUP_ACK_FVAL                                     0x1
#define HWIO_SPM_L2_BRINGUP_ACK_L2_1_BMSK                                                 0x2
#define HWIO_SPM_L2_BRINGUP_ACK_L2_1_SHFT                                                 0x1
#define HWIO_SPM_L2_BRINGUP_ACK_L2_1_NO_BRINGUP_ACK_FVAL                                  0x0
#define HWIO_SPM_L2_BRINGUP_ACK_L2_1_BRINGUP_ACK_FVAL                                     0x1
#define HWIO_SPM_L2_BRINGUP_ACK_L2_0_BMSK                                                 0x1
#define HWIO_SPM_L2_BRINGUP_ACK_L2_0_SHFT                                                 0x0
#define HWIO_SPM_L2_BRINGUP_ACK_L2_0_NO_BRINGUP_ACK_FVAL                                  0x0
#define HWIO_SPM_L2_BRINGUP_ACK_L2_0_BRINGUP_ACK_FVAL                                     0x1

#define HWIO_SPM_L2_SHUTDOWN_ACK_ADDR                                              (IMC_CSR_REG_BASE      + 0x00000144)
#define HWIO_SPM_L2_SHUTDOWN_ACK_RMSK                                                0xffffff
#define HWIO_SPM_L2_SHUTDOWN_ACK_IN          \
        in_dword_masked(HWIO_SPM_L2_SHUTDOWN_ACK_ADDR, HWIO_SPM_L2_SHUTDOWN_ACK_RMSK)
#define HWIO_SPM_L2_SHUTDOWN_ACK_INM(m)      \
        in_dword_masked(HWIO_SPM_L2_SHUTDOWN_ACK_ADDR, m)
#define HWIO_SPM_L2_SHUTDOWN_ACK_OUT(v)      \
        out_dword(HWIO_SPM_L2_SHUTDOWN_ACK_ADDR,v)
#define HWIO_SPM_L2_SHUTDOWN_ACK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SPM_L2_SHUTDOWN_ACK_ADDR,m,v,HWIO_SPM_L2_SHUTDOWN_ACK_IN)
#define HWIO_SPM_L2_SHUTDOWN_ACK_L2_23_BMSK                                          0x800000
#define HWIO_SPM_L2_SHUTDOWN_ACK_L2_23_SHFT                                              0x17
#define HWIO_SPM_L2_SHUTDOWN_ACK_L2_23_NO_SHUTDOWN_ACK_FVAL                               0x0
#define HWIO_SPM_L2_SHUTDOWN_ACK_L2_23_SHUTDOWN_ACK_FVAL                                  0x1
#define HWIO_SPM_L2_SHUTDOWN_ACK_L2_22_BMSK                                          0x400000
#define HWIO_SPM_L2_SHUTDOWN_ACK_L2_22_SHFT                                              0x16
#define HWIO_SPM_L2_SHUTDOWN_ACK_L2_22_NO_SHUTDOWN_ACK_FVAL                               0x0
#define HWIO_SPM_L2_SHUTDOWN_ACK_L2_22_SHUTDOWN_ACK_FVAL                                  0x1
#define HWIO_SPM_L2_SHUTDOWN_ACK_L2_21_BMSK                                          0x200000
#define HWIO_SPM_L2_SHUTDOWN_ACK_L2_21_SHFT                                              0x15
#define HWIO_SPM_L2_SHUTDOWN_ACK_L2_21_NO_SHUTDOWN_ACK_FVAL                               0x0
#define HWIO_SPM_L2_SHUTDOWN_ACK_L2_21_SHUTDOWN_ACK_FVAL                                  0x1
#define HWIO_SPM_L2_SHUTDOWN_ACK_L2_20_BMSK                                          0x100000
#define HWIO_SPM_L2_SHUTDOWN_ACK_L2_20_SHFT                                              0x14
#define HWIO_SPM_L2_SHUTDOWN_ACK_L2_20_NO_SHUTDOWN_ACK_FVAL                               0x0
#define HWIO_SPM_L2_SHUTDOWN_ACK_L2_20_SHUTDOWN_ACK_FVAL                                  0x1
#define HWIO_SPM_L2_SHUTDOWN_ACK_L2_19_BMSK                                           0x80000
#define HWIO_SPM_L2_SHUTDOWN_ACK_L2_19_SHFT                                              0x13
#define HWIO_SPM_L2_SHUTDOWN_ACK_L2_19_NO_SHUTDOWN_ACK_FVAL                               0x0
#define HWIO_SPM_L2_SHUTDOWN_ACK_L2_19_SHUTDOWN_ACK_FVAL                                  0x1
#define HWIO_SPM_L2_SHUTDOWN_ACK_L2_18_BMSK                                           0x40000
#define HWIO_SPM_L2_SHUTDOWN_ACK_L2_18_SHFT                                              0x12
#define HWIO_SPM_L2_SHUTDOWN_ACK_L2_18_NO_SHUTDOWN_ACK_FVAL                               0x0
#define HWIO_SPM_L2_SHUTDOWN_ACK_L2_18_SHUTDOWN_ACK_FVAL                                  0x1
#define HWIO_SPM_L2_SHUTDOWN_ACK_L2_17_BMSK                                           0x20000
#define HWIO_SPM_L2_SHUTDOWN_ACK_L2_17_SHFT                                              0x11
#define HWIO_SPM_L2_SHUTDOWN_ACK_L2_17_NO_SHUTDOWN_ACK_FVAL                               0x0
#define HWIO_SPM_L2_SHUTDOWN_ACK_L2_17_SHUTDOWN_ACK_FVAL                                  0x1
#define HWIO_SPM_L2_SHUTDOWN_ACK_L2_16_BMSK                                           0x10000
#define HWIO_SPM_L2_SHUTDOWN_ACK_L2_16_SHFT                                              0x10
#define HWIO_SPM_L2_SHUTDOWN_ACK_L2_16_NO_SHUTDOWN_ACK_FVAL                               0x0
#define HWIO_SPM_L2_SHUTDOWN_ACK_L2_16_SHUTDOWN_ACK_FVAL                                  0x1
#define HWIO_SPM_L2_SHUTDOWN_ACK_L2_15_BMSK                                            0x8000
#define HWIO_SPM_L2_SHUTDOWN_ACK_L2_15_SHFT                                               0xf
#define HWIO_SPM_L2_SHUTDOWN_ACK_L2_15_NO_SHUTDOWN_ACK_FVAL                               0x0
#define HWIO_SPM_L2_SHUTDOWN_ACK_L2_15_SHUTDOWN_ACK_FVAL                                  0x1
#define HWIO_SPM_L2_SHUTDOWN_ACK_L2_14_BMSK                                            0x4000
#define HWIO_SPM_L2_SHUTDOWN_ACK_L2_14_SHFT                                               0xe
#define HWIO_SPM_L2_SHUTDOWN_ACK_L2_14_NO_SHUTDOWN_ACK_FVAL                               0x0
#define HWIO_SPM_L2_SHUTDOWN_ACK_L2_14_SHUTDOWN_ACK_FVAL                                  0x1
#define HWIO_SPM_L2_SHUTDOWN_ACK_L2_13_BMSK                                            0x2000
#define HWIO_SPM_L2_SHUTDOWN_ACK_L2_13_SHFT                                               0xd
#define HWIO_SPM_L2_SHUTDOWN_ACK_L2_13_NO_SHUTDOWN_ACK_FVAL                               0x0
#define HWIO_SPM_L2_SHUTDOWN_ACK_L2_13_SHUTDOWN_ACK_FVAL                                  0x1
#define HWIO_SPM_L2_SHUTDOWN_ACK_L2_12_BMSK                                            0x1000
#define HWIO_SPM_L2_SHUTDOWN_ACK_L2_12_SHFT                                               0xc
#define HWIO_SPM_L2_SHUTDOWN_ACK_L2_12_NO_SHUTDOWN_ACK_FVAL                               0x0
#define HWIO_SPM_L2_SHUTDOWN_ACK_L2_12_SHUTDOWN_ACK_FVAL                                  0x1
#define HWIO_SPM_L2_SHUTDOWN_ACK_L2_11_BMSK                                             0x800
#define HWIO_SPM_L2_SHUTDOWN_ACK_L2_11_SHFT                                               0xb
#define HWIO_SPM_L2_SHUTDOWN_ACK_L2_11_NO_SHUTDOWN_ACK_FVAL                               0x0
#define HWIO_SPM_L2_SHUTDOWN_ACK_L2_11_SHUTDOWN_ACK_FVAL                                  0x1
#define HWIO_SPM_L2_SHUTDOWN_ACK_L2_10_BMSK                                             0x400
#define HWIO_SPM_L2_SHUTDOWN_ACK_L2_10_SHFT                                               0xa
#define HWIO_SPM_L2_SHUTDOWN_ACK_L2_10_NO_SHUTDOWN_ACK_FVAL                               0x0
#define HWIO_SPM_L2_SHUTDOWN_ACK_L2_10_SHUTDOWN_ACK_FVAL                                  0x1
#define HWIO_SPM_L2_SHUTDOWN_ACK_L2_9_BMSK                                              0x200
#define HWIO_SPM_L2_SHUTDOWN_ACK_L2_9_SHFT                                                0x9
#define HWIO_SPM_L2_SHUTDOWN_ACK_L2_9_NO_SHUTDOWN_ACK_FVAL                                0x0
#define HWIO_SPM_L2_SHUTDOWN_ACK_L2_9_SHUTDOWN_ACK_FVAL                                   0x1
#define HWIO_SPM_L2_SHUTDOWN_ACK_L2_8_BMSK                                              0x100
#define HWIO_SPM_L2_SHUTDOWN_ACK_L2_8_SHFT                                                0x8
#define HWIO_SPM_L2_SHUTDOWN_ACK_L2_8_NO_SHUTDOWN_ACK_FVAL                                0x0
#define HWIO_SPM_L2_SHUTDOWN_ACK_L2_8_SHUTDOWN_ACK_FVAL                                   0x1
#define HWIO_SPM_L2_SHUTDOWN_ACK_L2_7_BMSK                                               0x80
#define HWIO_SPM_L2_SHUTDOWN_ACK_L2_7_SHFT                                                0x7
#define HWIO_SPM_L2_SHUTDOWN_ACK_L2_7_NO_SHUTDOWN_ACK_FVAL                                0x0
#define HWIO_SPM_L2_SHUTDOWN_ACK_L2_7_SHUTDOWN_ACK_FVAL                                   0x1
#define HWIO_SPM_L2_SHUTDOWN_ACK_L2_6_BMSK                                               0x40
#define HWIO_SPM_L2_SHUTDOWN_ACK_L2_6_SHFT                                                0x6
#define HWIO_SPM_L2_SHUTDOWN_ACK_L2_6_NO_SHUTDOWN_ACK_FVAL                                0x0
#define HWIO_SPM_L2_SHUTDOWN_ACK_L2_6_SHUTDOWN_ACK_FVAL                                   0x1
#define HWIO_SPM_L2_SHUTDOWN_ACK_L2_5_BMSK                                               0x20
#define HWIO_SPM_L2_SHUTDOWN_ACK_L2_5_SHFT                                                0x5
#define HWIO_SPM_L2_SHUTDOWN_ACK_L2_5_NO_SHUTDOWN_ACK_FVAL                                0x0
#define HWIO_SPM_L2_SHUTDOWN_ACK_L2_5_SHUTDOWN_ACK_FVAL                                   0x1
#define HWIO_SPM_L2_SHUTDOWN_ACK_L2_4_BMSK                                               0x10
#define HWIO_SPM_L2_SHUTDOWN_ACK_L2_4_SHFT                                                0x4
#define HWIO_SPM_L2_SHUTDOWN_ACK_L2_4_NO_SHUTDOWN_ACK_FVAL                                0x0
#define HWIO_SPM_L2_SHUTDOWN_ACK_L2_4_SHUTDOWN_ACK_FVAL                                   0x1
#define HWIO_SPM_L2_SHUTDOWN_ACK_L2_3_BMSK                                                0x8
#define HWIO_SPM_L2_SHUTDOWN_ACK_L2_3_SHFT                                                0x3
#define HWIO_SPM_L2_SHUTDOWN_ACK_L2_3_NO_SHUTDOWN_ACK_FVAL                                0x0
#define HWIO_SPM_L2_SHUTDOWN_ACK_L2_3_SHUTDOWN_ACK_FVAL                                   0x1
#define HWIO_SPM_L2_SHUTDOWN_ACK_L2_2_BMSK                                                0x4
#define HWIO_SPM_L2_SHUTDOWN_ACK_L2_2_SHFT                                                0x2
#define HWIO_SPM_L2_SHUTDOWN_ACK_L2_2_NO_SHUTDOWN_ACK_FVAL                                0x0
#define HWIO_SPM_L2_SHUTDOWN_ACK_L2_2_SHUTDOWN_ACK_FVAL                                   0x1
#define HWIO_SPM_L2_SHUTDOWN_ACK_L2_1_BMSK                                                0x2
#define HWIO_SPM_L2_SHUTDOWN_ACK_L2_1_SHFT                                                0x1
#define HWIO_SPM_L2_SHUTDOWN_ACK_L2_1_NO_SHUTDOWN_ACK_FVAL                                0x0
#define HWIO_SPM_L2_SHUTDOWN_ACK_L2_1_SHUTDOWN_ACK_FVAL                                   0x1
#define HWIO_SPM_L2_SHUTDOWN_ACK_L2_0_BMSK                                                0x1
#define HWIO_SPM_L2_SHUTDOWN_ACK_L2_0_SHFT                                                0x0
#define HWIO_SPM_L2_SHUTDOWN_ACK_L2_0_NO_SHUTDOWN_ACK_FVAL                                0x0
#define HWIO_SPM_L2_SHUTDOWN_ACK_L2_0_SHUTDOWN_ACK_FVAL                                   0x1

#define HWIO_SPM_L2_SHUTDOWN_ACK_GATED_ADDR                                        (IMC_CSR_REG_BASE      + 0x00000148)
#define HWIO_SPM_L2_SHUTDOWN_ACK_GATED_RMSK                                          0xffffff
#define HWIO_SPM_L2_SHUTDOWN_ACK_GATED_IN          \
        in_dword_masked(HWIO_SPM_L2_SHUTDOWN_ACK_GATED_ADDR, HWIO_SPM_L2_SHUTDOWN_ACK_GATED_RMSK)
#define HWIO_SPM_L2_SHUTDOWN_ACK_GATED_INM(m)      \
        in_dword_masked(HWIO_SPM_L2_SHUTDOWN_ACK_GATED_ADDR, m)
#define HWIO_SPM_L2_SHUTDOWN_ACK_GATED_L2_23_BMSK                                    0x800000
#define HWIO_SPM_L2_SHUTDOWN_ACK_GATED_L2_23_SHFT                                        0x17
#define HWIO_SPM_L2_SHUTDOWN_ACK_GATED_L2_23_NO_SHUTDOWN_ACK_FVAL                         0x0
#define HWIO_SPM_L2_SHUTDOWN_ACK_GATED_L2_23_SHUTDOWN_ACK_FVAL                            0x1
#define HWIO_SPM_L2_SHUTDOWN_ACK_GATED_L2_22_BMSK                                    0x400000
#define HWIO_SPM_L2_SHUTDOWN_ACK_GATED_L2_22_SHFT                                        0x16
#define HWIO_SPM_L2_SHUTDOWN_ACK_GATED_L2_22_NO_SHUTDOWN_ACK_FVAL                         0x0
#define HWIO_SPM_L2_SHUTDOWN_ACK_GATED_L2_22_SHUTDOWN_ACK_FVAL                            0x1
#define HWIO_SPM_L2_SHUTDOWN_ACK_GATED_L2_21_BMSK                                    0x200000
#define HWIO_SPM_L2_SHUTDOWN_ACK_GATED_L2_21_SHFT                                        0x15
#define HWIO_SPM_L2_SHUTDOWN_ACK_GATED_L2_21_NO_SHUTDOWN_ACK_FVAL                         0x0
#define HWIO_SPM_L2_SHUTDOWN_ACK_GATED_L2_21_SHUTDOWN_ACK_FVAL                            0x1
#define HWIO_SPM_L2_SHUTDOWN_ACK_GATED_L2_20_BMSK                                    0x100000
#define HWIO_SPM_L2_SHUTDOWN_ACK_GATED_L2_20_SHFT                                        0x14
#define HWIO_SPM_L2_SHUTDOWN_ACK_GATED_L2_20_NO_SHUTDOWN_ACK_FVAL                         0x0
#define HWIO_SPM_L2_SHUTDOWN_ACK_GATED_L2_20_SHUTDOWN_ACK_FVAL                            0x1
#define HWIO_SPM_L2_SHUTDOWN_ACK_GATED_L2_19_BMSK                                     0x80000
#define HWIO_SPM_L2_SHUTDOWN_ACK_GATED_L2_19_SHFT                                        0x13
#define HWIO_SPM_L2_SHUTDOWN_ACK_GATED_L2_19_NO_SHUTDOWN_ACK_FVAL                         0x0
#define HWIO_SPM_L2_SHUTDOWN_ACK_GATED_L2_19_SHUTDOWN_ACK_FVAL                            0x1
#define HWIO_SPM_L2_SHUTDOWN_ACK_GATED_L2_18_BMSK                                     0x40000
#define HWIO_SPM_L2_SHUTDOWN_ACK_GATED_L2_18_SHFT                                        0x12
#define HWIO_SPM_L2_SHUTDOWN_ACK_GATED_L2_18_NO_SHUTDOWN_ACK_FVAL                         0x0
#define HWIO_SPM_L2_SHUTDOWN_ACK_GATED_L2_18_SHUTDOWN_ACK_FVAL                            0x1
#define HWIO_SPM_L2_SHUTDOWN_ACK_GATED_L2_17_BMSK                                     0x20000
#define HWIO_SPM_L2_SHUTDOWN_ACK_GATED_L2_17_SHFT                                        0x11
#define HWIO_SPM_L2_SHUTDOWN_ACK_GATED_L2_17_NO_SHUTDOWN_ACK_FVAL                         0x0
#define HWIO_SPM_L2_SHUTDOWN_ACK_GATED_L2_17_SHUTDOWN_ACK_FVAL                            0x1
#define HWIO_SPM_L2_SHUTDOWN_ACK_GATED_L2_16_BMSK                                     0x10000
#define HWIO_SPM_L2_SHUTDOWN_ACK_GATED_L2_16_SHFT                                        0x10
#define HWIO_SPM_L2_SHUTDOWN_ACK_GATED_L2_16_NO_SHUTDOWN_ACK_FVAL                         0x0
#define HWIO_SPM_L2_SHUTDOWN_ACK_GATED_L2_16_SHUTDOWN_ACK_FVAL                            0x1
#define HWIO_SPM_L2_SHUTDOWN_ACK_GATED_L2_15_BMSK                                      0x8000
#define HWIO_SPM_L2_SHUTDOWN_ACK_GATED_L2_15_SHFT                                         0xf
#define HWIO_SPM_L2_SHUTDOWN_ACK_GATED_L2_15_NO_SHUTDOWN_ACK_FVAL                         0x0
#define HWIO_SPM_L2_SHUTDOWN_ACK_GATED_L2_15_SHUTDOWN_ACK_FVAL                            0x1
#define HWIO_SPM_L2_SHUTDOWN_ACK_GATED_L2_14_BMSK                                      0x4000
#define HWIO_SPM_L2_SHUTDOWN_ACK_GATED_L2_14_SHFT                                         0xe
#define HWIO_SPM_L2_SHUTDOWN_ACK_GATED_L2_14_NO_SHUTDOWN_ACK_FVAL                         0x0
#define HWIO_SPM_L2_SHUTDOWN_ACK_GATED_L2_14_SHUTDOWN_ACK_FVAL                            0x1
#define HWIO_SPM_L2_SHUTDOWN_ACK_GATED_L2_13_BMSK                                      0x2000
#define HWIO_SPM_L2_SHUTDOWN_ACK_GATED_L2_13_SHFT                                         0xd
#define HWIO_SPM_L2_SHUTDOWN_ACK_GATED_L2_13_NO_SHUTDOWN_ACK_FVAL                         0x0
#define HWIO_SPM_L2_SHUTDOWN_ACK_GATED_L2_13_SHUTDOWN_ACK_FVAL                            0x1
#define HWIO_SPM_L2_SHUTDOWN_ACK_GATED_L2_12_BMSK                                      0x1000
#define HWIO_SPM_L2_SHUTDOWN_ACK_GATED_L2_12_SHFT                                         0xc
#define HWIO_SPM_L2_SHUTDOWN_ACK_GATED_L2_12_NO_SHUTDOWN_ACK_FVAL                         0x0
#define HWIO_SPM_L2_SHUTDOWN_ACK_GATED_L2_12_SHUTDOWN_ACK_FVAL                            0x1
#define HWIO_SPM_L2_SHUTDOWN_ACK_GATED_L2_11_BMSK                                       0x800
#define HWIO_SPM_L2_SHUTDOWN_ACK_GATED_L2_11_SHFT                                         0xb
#define HWIO_SPM_L2_SHUTDOWN_ACK_GATED_L2_11_NO_SHUTDOWN_ACK_FVAL                         0x0
#define HWIO_SPM_L2_SHUTDOWN_ACK_GATED_L2_11_SHUTDOWN_ACK_FVAL                            0x1
#define HWIO_SPM_L2_SHUTDOWN_ACK_GATED_L2_10_BMSK                                       0x400
#define HWIO_SPM_L2_SHUTDOWN_ACK_GATED_L2_10_SHFT                                         0xa
#define HWIO_SPM_L2_SHUTDOWN_ACK_GATED_L2_10_NO_SHUTDOWN_ACK_FVAL                         0x0
#define HWIO_SPM_L2_SHUTDOWN_ACK_GATED_L2_10_SHUTDOWN_ACK_FVAL                            0x1
#define HWIO_SPM_L2_SHUTDOWN_ACK_GATED_L2_9_BMSK                                        0x200
#define HWIO_SPM_L2_SHUTDOWN_ACK_GATED_L2_9_SHFT                                          0x9
#define HWIO_SPM_L2_SHUTDOWN_ACK_GATED_L2_9_NO_SHUTDOWN_ACK_FVAL                          0x0
#define HWIO_SPM_L2_SHUTDOWN_ACK_GATED_L2_9_SHUTDOWN_ACK_FVAL                             0x1
#define HWIO_SPM_L2_SHUTDOWN_ACK_GATED_L2_8_BMSK                                        0x100
#define HWIO_SPM_L2_SHUTDOWN_ACK_GATED_L2_8_SHFT                                          0x8
#define HWIO_SPM_L2_SHUTDOWN_ACK_GATED_L2_8_NO_SHUTDOWN_ACK_FVAL                          0x0
#define HWIO_SPM_L2_SHUTDOWN_ACK_GATED_L2_8_SHUTDOWN_ACK_FVAL                             0x1
#define HWIO_SPM_L2_SHUTDOWN_ACK_GATED_L2_7_BMSK                                         0x80
#define HWIO_SPM_L2_SHUTDOWN_ACK_GATED_L2_7_SHFT                                          0x7
#define HWIO_SPM_L2_SHUTDOWN_ACK_GATED_L2_7_NO_SHUTDOWN_ACK_FVAL                          0x0
#define HWIO_SPM_L2_SHUTDOWN_ACK_GATED_L2_7_SHUTDOWN_ACK_FVAL                             0x1
#define HWIO_SPM_L2_SHUTDOWN_ACK_GATED_L2_6_BMSK                                         0x40
#define HWIO_SPM_L2_SHUTDOWN_ACK_GATED_L2_6_SHFT                                          0x6
#define HWIO_SPM_L2_SHUTDOWN_ACK_GATED_L2_6_NO_SHUTDOWN_ACK_FVAL                          0x0
#define HWIO_SPM_L2_SHUTDOWN_ACK_GATED_L2_6_SHUTDOWN_ACK_FVAL                             0x1
#define HWIO_SPM_L2_SHUTDOWN_ACK_GATED_L2_5_BMSK                                         0x20
#define HWIO_SPM_L2_SHUTDOWN_ACK_GATED_L2_5_SHFT                                          0x5
#define HWIO_SPM_L2_SHUTDOWN_ACK_GATED_L2_5_NO_SHUTDOWN_ACK_FVAL                          0x0
#define HWIO_SPM_L2_SHUTDOWN_ACK_GATED_L2_5_SHUTDOWN_ACK_FVAL                             0x1
#define HWIO_SPM_L2_SHUTDOWN_ACK_GATED_L2_4_BMSK                                         0x10
#define HWIO_SPM_L2_SHUTDOWN_ACK_GATED_L2_4_SHFT                                          0x4
#define HWIO_SPM_L2_SHUTDOWN_ACK_GATED_L2_4_NO_SHUTDOWN_ACK_FVAL                          0x0
#define HWIO_SPM_L2_SHUTDOWN_ACK_GATED_L2_4_SHUTDOWN_ACK_FVAL                             0x1
#define HWIO_SPM_L2_SHUTDOWN_ACK_GATED_L2_3_BMSK                                          0x8
#define HWIO_SPM_L2_SHUTDOWN_ACK_GATED_L2_3_SHFT                                          0x3
#define HWIO_SPM_L2_SHUTDOWN_ACK_GATED_L2_3_NO_SHUTDOWN_ACK_FVAL                          0x0
#define HWIO_SPM_L2_SHUTDOWN_ACK_GATED_L2_3_SHUTDOWN_ACK_FVAL                             0x1
#define HWIO_SPM_L2_SHUTDOWN_ACK_GATED_L2_2_BMSK                                          0x4
#define HWIO_SPM_L2_SHUTDOWN_ACK_GATED_L2_2_SHFT                                          0x2
#define HWIO_SPM_L2_SHUTDOWN_ACK_GATED_L2_2_NO_SHUTDOWN_ACK_FVAL                          0x0
#define HWIO_SPM_L2_SHUTDOWN_ACK_GATED_L2_2_SHUTDOWN_ACK_FVAL                             0x1
#define HWIO_SPM_L2_SHUTDOWN_ACK_GATED_L2_1_BMSK                                          0x2
#define HWIO_SPM_L2_SHUTDOWN_ACK_GATED_L2_1_SHFT                                          0x1
#define HWIO_SPM_L2_SHUTDOWN_ACK_GATED_L2_1_NO_SHUTDOWN_ACK_FVAL                          0x0
#define HWIO_SPM_L2_SHUTDOWN_ACK_GATED_L2_1_SHUTDOWN_ACK_FVAL                             0x1
#define HWIO_SPM_L2_SHUTDOWN_ACK_GATED_L2_0_BMSK                                          0x1
#define HWIO_SPM_L2_SHUTDOWN_ACK_GATED_L2_0_SHFT                                          0x0
#define HWIO_SPM_L2_SHUTDOWN_ACK_GATED_L2_0_NO_SHUTDOWN_ACK_FVAL                          0x0
#define HWIO_SPM_L2_SHUTDOWN_ACK_GATED_L2_0_SHUTDOWN_ACK_FVAL                             0x1

#define HWIO_SPM_APC_POWER_RAIL_STATUS_ADDR                                        (IMC_CSR_REG_BASE      + 0x0000014c)
#define HWIO_SPM_APC_POWER_RAIL_STATUS_RMSK                                              0xff
#define HWIO_SPM_APC_POWER_RAIL_STATUS_IN          \
        in_dword_masked(HWIO_SPM_APC_POWER_RAIL_STATUS_ADDR, HWIO_SPM_APC_POWER_RAIL_STATUS_RMSK)
#define HWIO_SPM_APC_POWER_RAIL_STATUS_INM(m)      \
        in_dword_masked(HWIO_SPM_APC_POWER_RAIL_STATUS_ADDR, m)
#define HWIO_SPM_APC_POWER_RAIL_STATUS_APC_POWER_RAIL_7_BMSK                             0x80
#define HWIO_SPM_APC_POWER_RAIL_STATUS_APC_POWER_RAIL_7_SHFT                              0x7
#define HWIO_SPM_APC_POWER_RAIL_STATUS_APC_POWER_RAIL_7_SHUTDOWN_REQ_FVAL                 0x0
#define HWIO_SPM_APC_POWER_RAIL_STATUS_APC_POWER_RAIL_7_BRINGUP_REQ_FVAL                  0x1
#define HWIO_SPM_APC_POWER_RAIL_STATUS_APC_POWER_RAIL_6_BMSK                             0x40
#define HWIO_SPM_APC_POWER_RAIL_STATUS_APC_POWER_RAIL_6_SHFT                              0x6
#define HWIO_SPM_APC_POWER_RAIL_STATUS_APC_POWER_RAIL_6_SHUTDOWN_REQ_FVAL                 0x0
#define HWIO_SPM_APC_POWER_RAIL_STATUS_APC_POWER_RAIL_6_BRINGUP_REQ_FVAL                  0x1
#define HWIO_SPM_APC_POWER_RAIL_STATUS_APC_POWER_RAIL_5_BMSK                             0x20
#define HWIO_SPM_APC_POWER_RAIL_STATUS_APC_POWER_RAIL_5_SHFT                              0x5
#define HWIO_SPM_APC_POWER_RAIL_STATUS_APC_POWER_RAIL_5_SHUTDOWN_REQ_FVAL                 0x0
#define HWIO_SPM_APC_POWER_RAIL_STATUS_APC_POWER_RAIL_5_BRINGUP_REQ_FVAL                  0x1
#define HWIO_SPM_APC_POWER_RAIL_STATUS_APC_POWER_RAIL_4_BMSK                             0x10
#define HWIO_SPM_APC_POWER_RAIL_STATUS_APC_POWER_RAIL_4_SHFT                              0x4
#define HWIO_SPM_APC_POWER_RAIL_STATUS_APC_POWER_RAIL_4_SHUTDOWN_REQ_FVAL                 0x0
#define HWIO_SPM_APC_POWER_RAIL_STATUS_APC_POWER_RAIL_4_BRINGUP_REQ_FVAL                  0x1
#define HWIO_SPM_APC_POWER_RAIL_STATUS_APC_POWER_RAIL_3_BMSK                              0x8
#define HWIO_SPM_APC_POWER_RAIL_STATUS_APC_POWER_RAIL_3_SHFT                              0x3
#define HWIO_SPM_APC_POWER_RAIL_STATUS_APC_POWER_RAIL_3_SHUTDOWN_REQ_FVAL                 0x0
#define HWIO_SPM_APC_POWER_RAIL_STATUS_APC_POWER_RAIL_3_BRINGUP_REQ_FVAL                  0x1
#define HWIO_SPM_APC_POWER_RAIL_STATUS_APC_POWER_RAIL_2_BMSK                              0x4
#define HWIO_SPM_APC_POWER_RAIL_STATUS_APC_POWER_RAIL_2_SHFT                              0x2
#define HWIO_SPM_APC_POWER_RAIL_STATUS_APC_POWER_RAIL_2_SHUTDOWN_REQ_FVAL                 0x0
#define HWIO_SPM_APC_POWER_RAIL_STATUS_APC_POWER_RAIL_2_BRINGUP_REQ_FVAL                  0x1
#define HWIO_SPM_APC_POWER_RAIL_STATUS_APC_POWER_RAIL_1_BMSK                              0x2
#define HWIO_SPM_APC_POWER_RAIL_STATUS_APC_POWER_RAIL_1_SHFT                              0x1
#define HWIO_SPM_APC_POWER_RAIL_STATUS_APC_POWER_RAIL_1_SHUTDOWN_REQ_FVAL                 0x0
#define HWIO_SPM_APC_POWER_RAIL_STATUS_APC_POWER_RAIL_1_BRINGUP_REQ_FVAL                  0x1
#define HWIO_SPM_APC_POWER_RAIL_STATUS_APC_POWER_RAIL_0_BMSK                              0x1
#define HWIO_SPM_APC_POWER_RAIL_STATUS_APC_POWER_RAIL_0_SHFT                              0x0
#define HWIO_SPM_APC_POWER_RAIL_STATUS_APC_POWER_RAIL_0_SHUTDOWN_REQ_FVAL                 0x0
#define HWIO_SPM_APC_POWER_RAIL_STATUS_APC_POWER_RAIL_0_BRINGUP_REQ_FVAL                  0x1

#define HWIO_SPM_APC_POWER_RAIL_BRINGUP_REQ_STATUS_ADDR                            (IMC_CSR_REG_BASE      + 0x00000150)
#define HWIO_SPM_APC_POWER_RAIL_BRINGUP_REQ_STATUS_RMSK                                  0xff
#define HWIO_SPM_APC_POWER_RAIL_BRINGUP_REQ_STATUS_IN          \
        in_dword_masked(HWIO_SPM_APC_POWER_RAIL_BRINGUP_REQ_STATUS_ADDR, HWIO_SPM_APC_POWER_RAIL_BRINGUP_REQ_STATUS_RMSK)
#define HWIO_SPM_APC_POWER_RAIL_BRINGUP_REQ_STATUS_INM(m)      \
        in_dword_masked(HWIO_SPM_APC_POWER_RAIL_BRINGUP_REQ_STATUS_ADDR, m)
#define HWIO_SPM_APC_POWER_RAIL_BRINGUP_REQ_STATUS_APC_POWER_RAIL_7_BMSK                 0x80
#define HWIO_SPM_APC_POWER_RAIL_BRINGUP_REQ_STATUS_APC_POWER_RAIL_7_SHFT                  0x7
#define HWIO_SPM_APC_POWER_RAIL_BRINGUP_REQ_STATUS_APC_POWER_RAIL_7_NO_BRINGUP_REQ_FVAL        0x0
#define HWIO_SPM_APC_POWER_RAIL_BRINGUP_REQ_STATUS_APC_POWER_RAIL_7_BRINGUP_REQ_FVAL        0x1
#define HWIO_SPM_APC_POWER_RAIL_BRINGUP_REQ_STATUS_APC_POWER_RAIL_6_BMSK                 0x40
#define HWIO_SPM_APC_POWER_RAIL_BRINGUP_REQ_STATUS_APC_POWER_RAIL_6_SHFT                  0x6
#define HWIO_SPM_APC_POWER_RAIL_BRINGUP_REQ_STATUS_APC_POWER_RAIL_6_NO_BRINGUP_REQ_FVAL        0x0
#define HWIO_SPM_APC_POWER_RAIL_BRINGUP_REQ_STATUS_APC_POWER_RAIL_6_BRINGUP_REQ_FVAL        0x1
#define HWIO_SPM_APC_POWER_RAIL_BRINGUP_REQ_STATUS_APC_POWER_RAIL_5_BMSK                 0x20
#define HWIO_SPM_APC_POWER_RAIL_BRINGUP_REQ_STATUS_APC_POWER_RAIL_5_SHFT                  0x5
#define HWIO_SPM_APC_POWER_RAIL_BRINGUP_REQ_STATUS_APC_POWER_RAIL_5_NO_BRINGUP_REQ_FVAL        0x0
#define HWIO_SPM_APC_POWER_RAIL_BRINGUP_REQ_STATUS_APC_POWER_RAIL_5_BRINGUP_REQ_FVAL        0x1
#define HWIO_SPM_APC_POWER_RAIL_BRINGUP_REQ_STATUS_APC_POWER_RAIL_4_BMSK                 0x10
#define HWIO_SPM_APC_POWER_RAIL_BRINGUP_REQ_STATUS_APC_POWER_RAIL_4_SHFT                  0x4
#define HWIO_SPM_APC_POWER_RAIL_BRINGUP_REQ_STATUS_APC_POWER_RAIL_4_NO_BRINGUP_REQ_FVAL        0x0
#define HWIO_SPM_APC_POWER_RAIL_BRINGUP_REQ_STATUS_APC_POWER_RAIL_4_BRINGUP_REQ_FVAL        0x1
#define HWIO_SPM_APC_POWER_RAIL_BRINGUP_REQ_STATUS_APC_POWER_RAIL_3_BMSK                  0x8
#define HWIO_SPM_APC_POWER_RAIL_BRINGUP_REQ_STATUS_APC_POWER_RAIL_3_SHFT                  0x3
#define HWIO_SPM_APC_POWER_RAIL_BRINGUP_REQ_STATUS_APC_POWER_RAIL_3_NO_BRINGUP_REQ_FVAL        0x0
#define HWIO_SPM_APC_POWER_RAIL_BRINGUP_REQ_STATUS_APC_POWER_RAIL_3_BRINGUP_REQ_FVAL        0x1
#define HWIO_SPM_APC_POWER_RAIL_BRINGUP_REQ_STATUS_APC_POWER_RAIL_2_BMSK                  0x4
#define HWIO_SPM_APC_POWER_RAIL_BRINGUP_REQ_STATUS_APC_POWER_RAIL_2_SHFT                  0x2
#define HWIO_SPM_APC_POWER_RAIL_BRINGUP_REQ_STATUS_APC_POWER_RAIL_2_NO_BRINGUP_REQ_FVAL        0x0
#define HWIO_SPM_APC_POWER_RAIL_BRINGUP_REQ_STATUS_APC_POWER_RAIL_2_BRINGUP_REQ_FVAL        0x1
#define HWIO_SPM_APC_POWER_RAIL_BRINGUP_REQ_STATUS_APC_POWER_RAIL_1_BMSK                  0x2
#define HWIO_SPM_APC_POWER_RAIL_BRINGUP_REQ_STATUS_APC_POWER_RAIL_1_SHFT                  0x1
#define HWIO_SPM_APC_POWER_RAIL_BRINGUP_REQ_STATUS_APC_POWER_RAIL_1_NO_BRINGUP_REQ_FVAL        0x0
#define HWIO_SPM_APC_POWER_RAIL_BRINGUP_REQ_STATUS_APC_POWER_RAIL_1_BRINGUP_REQ_FVAL        0x1
#define HWIO_SPM_APC_POWER_RAIL_BRINGUP_REQ_STATUS_APC_POWER_RAIL_0_BMSK                  0x1
#define HWIO_SPM_APC_POWER_RAIL_BRINGUP_REQ_STATUS_APC_POWER_RAIL_0_SHFT                  0x0
#define HWIO_SPM_APC_POWER_RAIL_BRINGUP_REQ_STATUS_APC_POWER_RAIL_0_NO_BRINGUP_REQ_FVAL        0x0
#define HWIO_SPM_APC_POWER_RAIL_BRINGUP_REQ_STATUS_APC_POWER_RAIL_0_BRINGUP_REQ_FVAL        0x1

#define HWIO_SPM_APC_POWER_RAIL_SHUTDOWN_REQ_STATUS_ADDR                           (IMC_CSR_REG_BASE      + 0x00000154)
#define HWIO_SPM_APC_POWER_RAIL_SHUTDOWN_REQ_STATUS_RMSK                                 0xff
#define HWIO_SPM_APC_POWER_RAIL_SHUTDOWN_REQ_STATUS_IN          \
        in_dword_masked(HWIO_SPM_APC_POWER_RAIL_SHUTDOWN_REQ_STATUS_ADDR, HWIO_SPM_APC_POWER_RAIL_SHUTDOWN_REQ_STATUS_RMSK)
#define HWIO_SPM_APC_POWER_RAIL_SHUTDOWN_REQ_STATUS_INM(m)      \
        in_dword_masked(HWIO_SPM_APC_POWER_RAIL_SHUTDOWN_REQ_STATUS_ADDR, m)
#define HWIO_SPM_APC_POWER_RAIL_SHUTDOWN_REQ_STATUS_APC_POWER_RAIL_7_BMSK                0x80
#define HWIO_SPM_APC_POWER_RAIL_SHUTDOWN_REQ_STATUS_APC_POWER_RAIL_7_SHFT                 0x7
#define HWIO_SPM_APC_POWER_RAIL_SHUTDOWN_REQ_STATUS_APC_POWER_RAIL_7_NO_SHUTDOWN_REQ_FVAL        0x0
#define HWIO_SPM_APC_POWER_RAIL_SHUTDOWN_REQ_STATUS_APC_POWER_RAIL_7_SHUTDOWN_REQ_FVAL        0x1
#define HWIO_SPM_APC_POWER_RAIL_SHUTDOWN_REQ_STATUS_APC_POWER_RAIL_6_BMSK                0x40
#define HWIO_SPM_APC_POWER_RAIL_SHUTDOWN_REQ_STATUS_APC_POWER_RAIL_6_SHFT                 0x6
#define HWIO_SPM_APC_POWER_RAIL_SHUTDOWN_REQ_STATUS_APC_POWER_RAIL_6_NO_SHUTDOWN_REQ_FVAL        0x0
#define HWIO_SPM_APC_POWER_RAIL_SHUTDOWN_REQ_STATUS_APC_POWER_RAIL_6_SHUTDOWN_REQ_FVAL        0x1
#define HWIO_SPM_APC_POWER_RAIL_SHUTDOWN_REQ_STATUS_APC_POWER_RAIL_5_BMSK                0x20
#define HWIO_SPM_APC_POWER_RAIL_SHUTDOWN_REQ_STATUS_APC_POWER_RAIL_5_SHFT                 0x5
#define HWIO_SPM_APC_POWER_RAIL_SHUTDOWN_REQ_STATUS_APC_POWER_RAIL_5_NO_SHUTDOWN_REQ_FVAL        0x0
#define HWIO_SPM_APC_POWER_RAIL_SHUTDOWN_REQ_STATUS_APC_POWER_RAIL_5_SHUTDOWN_REQ_FVAL        0x1
#define HWIO_SPM_APC_POWER_RAIL_SHUTDOWN_REQ_STATUS_APC_POWER_RAIL_4_BMSK                0x10
#define HWIO_SPM_APC_POWER_RAIL_SHUTDOWN_REQ_STATUS_APC_POWER_RAIL_4_SHFT                 0x4
#define HWIO_SPM_APC_POWER_RAIL_SHUTDOWN_REQ_STATUS_APC_POWER_RAIL_4_NO_SHUTDOWN_REQ_FVAL        0x0
#define HWIO_SPM_APC_POWER_RAIL_SHUTDOWN_REQ_STATUS_APC_POWER_RAIL_4_SHUTDOWN_REQ_FVAL        0x1
#define HWIO_SPM_APC_POWER_RAIL_SHUTDOWN_REQ_STATUS_APC_POWER_RAIL_3_BMSK                 0x8
#define HWIO_SPM_APC_POWER_RAIL_SHUTDOWN_REQ_STATUS_APC_POWER_RAIL_3_SHFT                 0x3
#define HWIO_SPM_APC_POWER_RAIL_SHUTDOWN_REQ_STATUS_APC_POWER_RAIL_3_NO_SHUTDOWN_REQ_FVAL        0x0
#define HWIO_SPM_APC_POWER_RAIL_SHUTDOWN_REQ_STATUS_APC_POWER_RAIL_3_SHUTDOWN_REQ_FVAL        0x1
#define HWIO_SPM_APC_POWER_RAIL_SHUTDOWN_REQ_STATUS_APC_POWER_RAIL_2_BMSK                 0x4
#define HWIO_SPM_APC_POWER_RAIL_SHUTDOWN_REQ_STATUS_APC_POWER_RAIL_2_SHFT                 0x2
#define HWIO_SPM_APC_POWER_RAIL_SHUTDOWN_REQ_STATUS_APC_POWER_RAIL_2_NO_SHUTDOWN_REQ_FVAL        0x0
#define HWIO_SPM_APC_POWER_RAIL_SHUTDOWN_REQ_STATUS_APC_POWER_RAIL_2_SHUTDOWN_REQ_FVAL        0x1
#define HWIO_SPM_APC_POWER_RAIL_SHUTDOWN_REQ_STATUS_APC_POWER_RAIL_1_BMSK                 0x2
#define HWIO_SPM_APC_POWER_RAIL_SHUTDOWN_REQ_STATUS_APC_POWER_RAIL_1_SHFT                 0x1
#define HWIO_SPM_APC_POWER_RAIL_SHUTDOWN_REQ_STATUS_APC_POWER_RAIL_1_NO_SHUTDOWN_REQ_FVAL        0x0
#define HWIO_SPM_APC_POWER_RAIL_SHUTDOWN_REQ_STATUS_APC_POWER_RAIL_1_SHUTDOWN_REQ_FVAL        0x1
#define HWIO_SPM_APC_POWER_RAIL_SHUTDOWN_REQ_STATUS_APC_POWER_RAIL_0_BMSK                 0x1
#define HWIO_SPM_APC_POWER_RAIL_SHUTDOWN_REQ_STATUS_APC_POWER_RAIL_0_SHFT                 0x0
#define HWIO_SPM_APC_POWER_RAIL_SHUTDOWN_REQ_STATUS_APC_POWER_RAIL_0_NO_SHUTDOWN_REQ_FVAL        0x0
#define HWIO_SPM_APC_POWER_RAIL_SHUTDOWN_REQ_STATUS_APC_POWER_RAIL_0_SHUTDOWN_REQ_FVAL        0x1

#define HWIO_SPM_APC_POWER_RAIL_BRINGUP_ACK_ADDR                                   (IMC_CSR_REG_BASE      + 0x00000158)
#define HWIO_SPM_APC_POWER_RAIL_BRINGUP_ACK_RMSK                                         0xff
#define HWIO_SPM_APC_POWER_RAIL_BRINGUP_ACK_IN          \
        in_dword_masked(HWIO_SPM_APC_POWER_RAIL_BRINGUP_ACK_ADDR, HWIO_SPM_APC_POWER_RAIL_BRINGUP_ACK_RMSK)
#define HWIO_SPM_APC_POWER_RAIL_BRINGUP_ACK_INM(m)      \
        in_dword_masked(HWIO_SPM_APC_POWER_RAIL_BRINGUP_ACK_ADDR, m)
#define HWIO_SPM_APC_POWER_RAIL_BRINGUP_ACK_OUT(v)      \
        out_dword(HWIO_SPM_APC_POWER_RAIL_BRINGUP_ACK_ADDR,v)
#define HWIO_SPM_APC_POWER_RAIL_BRINGUP_ACK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SPM_APC_POWER_RAIL_BRINGUP_ACK_ADDR,m,v,HWIO_SPM_APC_POWER_RAIL_BRINGUP_ACK_IN)
#define HWIO_SPM_APC_POWER_RAIL_BRINGUP_ACK_APC_POWER_RAIL_7_BMSK                        0x80
#define HWIO_SPM_APC_POWER_RAIL_BRINGUP_ACK_APC_POWER_RAIL_7_SHFT                         0x7
#define HWIO_SPM_APC_POWER_RAIL_BRINGUP_ACK_APC_POWER_RAIL_7_NO_BRINGUP_ACK_FVAL          0x0
#define HWIO_SPM_APC_POWER_RAIL_BRINGUP_ACK_APC_POWER_RAIL_7_BRINGUP_ACK_FVAL             0x1
#define HWIO_SPM_APC_POWER_RAIL_BRINGUP_ACK_APC_POWER_RAIL_6_BMSK                        0x40
#define HWIO_SPM_APC_POWER_RAIL_BRINGUP_ACK_APC_POWER_RAIL_6_SHFT                         0x6
#define HWIO_SPM_APC_POWER_RAIL_BRINGUP_ACK_APC_POWER_RAIL_6_NO_BRINGUP_ACK_FVAL          0x0
#define HWIO_SPM_APC_POWER_RAIL_BRINGUP_ACK_APC_POWER_RAIL_6_BRINGUP_ACK_FVAL             0x1
#define HWIO_SPM_APC_POWER_RAIL_BRINGUP_ACK_APC_POWER_RAIL_5_BMSK                        0x20
#define HWIO_SPM_APC_POWER_RAIL_BRINGUP_ACK_APC_POWER_RAIL_5_SHFT                         0x5
#define HWIO_SPM_APC_POWER_RAIL_BRINGUP_ACK_APC_POWER_RAIL_5_NO_BRINGUP_ACK_FVAL          0x0
#define HWIO_SPM_APC_POWER_RAIL_BRINGUP_ACK_APC_POWER_RAIL_5_BRINGUP_ACK_FVAL             0x1
#define HWIO_SPM_APC_POWER_RAIL_BRINGUP_ACK_APC_POWER_RAIL_4_BMSK                        0x10
#define HWIO_SPM_APC_POWER_RAIL_BRINGUP_ACK_APC_POWER_RAIL_4_SHFT                         0x4
#define HWIO_SPM_APC_POWER_RAIL_BRINGUP_ACK_APC_POWER_RAIL_4_NO_BRINGUP_ACK_FVAL          0x0
#define HWIO_SPM_APC_POWER_RAIL_BRINGUP_ACK_APC_POWER_RAIL_4_BRINGUP_ACK_FVAL             0x1
#define HWIO_SPM_APC_POWER_RAIL_BRINGUP_ACK_APC_POWER_RAIL_3_BMSK                         0x8
#define HWIO_SPM_APC_POWER_RAIL_BRINGUP_ACK_APC_POWER_RAIL_3_SHFT                         0x3
#define HWIO_SPM_APC_POWER_RAIL_BRINGUP_ACK_APC_POWER_RAIL_3_NO_BRINGUP_ACK_FVAL          0x0
#define HWIO_SPM_APC_POWER_RAIL_BRINGUP_ACK_APC_POWER_RAIL_3_BRINGUP_ACK_FVAL             0x1
#define HWIO_SPM_APC_POWER_RAIL_BRINGUP_ACK_APC_POWER_RAIL_2_BMSK                         0x4
#define HWIO_SPM_APC_POWER_RAIL_BRINGUP_ACK_APC_POWER_RAIL_2_SHFT                         0x2
#define HWIO_SPM_APC_POWER_RAIL_BRINGUP_ACK_APC_POWER_RAIL_2_NO_BRINGUP_ACK_FVAL          0x0
#define HWIO_SPM_APC_POWER_RAIL_BRINGUP_ACK_APC_POWER_RAIL_2_BRINGUP_ACK_FVAL             0x1
#define HWIO_SPM_APC_POWER_RAIL_BRINGUP_ACK_APC_POWER_RAIL_1_BMSK                         0x2
#define HWIO_SPM_APC_POWER_RAIL_BRINGUP_ACK_APC_POWER_RAIL_1_SHFT                         0x1
#define HWIO_SPM_APC_POWER_RAIL_BRINGUP_ACK_APC_POWER_RAIL_1_NO_BRINGUP_ACK_FVAL          0x0
#define HWIO_SPM_APC_POWER_RAIL_BRINGUP_ACK_APC_POWER_RAIL_1_BRINGUP_ACK_FVAL             0x1
#define HWIO_SPM_APC_POWER_RAIL_BRINGUP_ACK_APC_POWER_RAIL_0_BMSK                         0x1
#define HWIO_SPM_APC_POWER_RAIL_BRINGUP_ACK_APC_POWER_RAIL_0_SHFT                         0x0
#define HWIO_SPM_APC_POWER_RAIL_BRINGUP_ACK_APC_POWER_RAIL_0_NO_BRINGUP_ACK_FVAL          0x0
#define HWIO_SPM_APC_POWER_RAIL_BRINGUP_ACK_APC_POWER_RAIL_0_BRINGUP_ACK_FVAL             0x1

#define HWIO_SPM_APC_POWER_RAIL_SHUTDOWN_ACK_ADDR                                  (IMC_CSR_REG_BASE      + 0x0000015c)
#define HWIO_SPM_APC_POWER_RAIL_SHUTDOWN_ACK_RMSK                                        0xff
#define HWIO_SPM_APC_POWER_RAIL_SHUTDOWN_ACK_IN          \
        in_dword_masked(HWIO_SPM_APC_POWER_RAIL_SHUTDOWN_ACK_ADDR, HWIO_SPM_APC_POWER_RAIL_SHUTDOWN_ACK_RMSK)
#define HWIO_SPM_APC_POWER_RAIL_SHUTDOWN_ACK_INM(m)      \
        in_dword_masked(HWIO_SPM_APC_POWER_RAIL_SHUTDOWN_ACK_ADDR, m)
#define HWIO_SPM_APC_POWER_RAIL_SHUTDOWN_ACK_OUT(v)      \
        out_dword(HWIO_SPM_APC_POWER_RAIL_SHUTDOWN_ACK_ADDR,v)
#define HWIO_SPM_APC_POWER_RAIL_SHUTDOWN_ACK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SPM_APC_POWER_RAIL_SHUTDOWN_ACK_ADDR,m,v,HWIO_SPM_APC_POWER_RAIL_SHUTDOWN_ACK_IN)
#define HWIO_SPM_APC_POWER_RAIL_SHUTDOWN_ACK_APC_POWER_RAIL_7_BMSK                       0x80
#define HWIO_SPM_APC_POWER_RAIL_SHUTDOWN_ACK_APC_POWER_RAIL_7_SHFT                        0x7
#define HWIO_SPM_APC_POWER_RAIL_SHUTDOWN_ACK_APC_POWER_RAIL_7_NO_SHUTDOWN_ACK_FVAL        0x0
#define HWIO_SPM_APC_POWER_RAIL_SHUTDOWN_ACK_APC_POWER_RAIL_7_SHUTDOWN_ACK_FVAL           0x1
#define HWIO_SPM_APC_POWER_RAIL_SHUTDOWN_ACK_APC_POWER_RAIL_6_BMSK                       0x40
#define HWIO_SPM_APC_POWER_RAIL_SHUTDOWN_ACK_APC_POWER_RAIL_6_SHFT                        0x6
#define HWIO_SPM_APC_POWER_RAIL_SHUTDOWN_ACK_APC_POWER_RAIL_6_NO_SHUTDOWN_ACK_FVAL        0x0
#define HWIO_SPM_APC_POWER_RAIL_SHUTDOWN_ACK_APC_POWER_RAIL_6_SHUTDOWN_ACK_FVAL           0x1
#define HWIO_SPM_APC_POWER_RAIL_SHUTDOWN_ACK_APC_POWER_RAIL_5_BMSK                       0x20
#define HWIO_SPM_APC_POWER_RAIL_SHUTDOWN_ACK_APC_POWER_RAIL_5_SHFT                        0x5
#define HWIO_SPM_APC_POWER_RAIL_SHUTDOWN_ACK_APC_POWER_RAIL_5_NO_SHUTDOWN_ACK_FVAL        0x0
#define HWIO_SPM_APC_POWER_RAIL_SHUTDOWN_ACK_APC_POWER_RAIL_5_SHUTDOWN_ACK_FVAL           0x1
#define HWIO_SPM_APC_POWER_RAIL_SHUTDOWN_ACK_APC_POWER_RAIL_4_BMSK                       0x10
#define HWIO_SPM_APC_POWER_RAIL_SHUTDOWN_ACK_APC_POWER_RAIL_4_SHFT                        0x4
#define HWIO_SPM_APC_POWER_RAIL_SHUTDOWN_ACK_APC_POWER_RAIL_4_NO_SHUTDOWN_ACK_FVAL        0x0
#define HWIO_SPM_APC_POWER_RAIL_SHUTDOWN_ACK_APC_POWER_RAIL_4_SHUTDOWN_ACK_FVAL           0x1
#define HWIO_SPM_APC_POWER_RAIL_SHUTDOWN_ACK_APC_POWER_RAIL_3_BMSK                        0x8
#define HWIO_SPM_APC_POWER_RAIL_SHUTDOWN_ACK_APC_POWER_RAIL_3_SHFT                        0x3
#define HWIO_SPM_APC_POWER_RAIL_SHUTDOWN_ACK_APC_POWER_RAIL_3_NO_SHUTDOWN_ACK_FVAL        0x0
#define HWIO_SPM_APC_POWER_RAIL_SHUTDOWN_ACK_APC_POWER_RAIL_3_SHUTDOWN_ACK_FVAL           0x1
#define HWIO_SPM_APC_POWER_RAIL_SHUTDOWN_ACK_APC_POWER_RAIL_2_BMSK                        0x4
#define HWIO_SPM_APC_POWER_RAIL_SHUTDOWN_ACK_APC_POWER_RAIL_2_SHFT                        0x2
#define HWIO_SPM_APC_POWER_RAIL_SHUTDOWN_ACK_APC_POWER_RAIL_2_NO_SHUTDOWN_ACK_FVAL        0x0
#define HWIO_SPM_APC_POWER_RAIL_SHUTDOWN_ACK_APC_POWER_RAIL_2_SHUTDOWN_ACK_FVAL           0x1
#define HWIO_SPM_APC_POWER_RAIL_SHUTDOWN_ACK_APC_POWER_RAIL_1_BMSK                        0x2
#define HWIO_SPM_APC_POWER_RAIL_SHUTDOWN_ACK_APC_POWER_RAIL_1_SHFT                        0x1
#define HWIO_SPM_APC_POWER_RAIL_SHUTDOWN_ACK_APC_POWER_RAIL_1_NO_SHUTDOWN_ACK_FVAL        0x0
#define HWIO_SPM_APC_POWER_RAIL_SHUTDOWN_ACK_APC_POWER_RAIL_1_SHUTDOWN_ACK_FVAL           0x1
#define HWIO_SPM_APC_POWER_RAIL_SHUTDOWN_ACK_APC_POWER_RAIL_0_BMSK                        0x1
#define HWIO_SPM_APC_POWER_RAIL_SHUTDOWN_ACK_APC_POWER_RAIL_0_SHFT                        0x0
#define HWIO_SPM_APC_POWER_RAIL_SHUTDOWN_ACK_APC_POWER_RAIL_0_NO_SHUTDOWN_ACK_FVAL        0x0
#define HWIO_SPM_APC_POWER_RAIL_SHUTDOWN_ACK_APC_POWER_RAIL_0_SHUTDOWN_ACK_FVAL           0x1

#define HWIO_SPM_APC_POWER_RAIL_SHUTDOWN_ACK_GATED_ADDR                            (IMC_CSR_REG_BASE      + 0x00000160)
#define HWIO_SPM_APC_POWER_RAIL_SHUTDOWN_ACK_GATED_RMSK                                  0xff
#define HWIO_SPM_APC_POWER_RAIL_SHUTDOWN_ACK_GATED_IN          \
        in_dword_masked(HWIO_SPM_APC_POWER_RAIL_SHUTDOWN_ACK_GATED_ADDR, HWIO_SPM_APC_POWER_RAIL_SHUTDOWN_ACK_GATED_RMSK)
#define HWIO_SPM_APC_POWER_RAIL_SHUTDOWN_ACK_GATED_INM(m)      \
        in_dword_masked(HWIO_SPM_APC_POWER_RAIL_SHUTDOWN_ACK_GATED_ADDR, m)
#define HWIO_SPM_APC_POWER_RAIL_SHUTDOWN_ACK_GATED_APC_POWER_RAIL_7_BMSK                 0x80
#define HWIO_SPM_APC_POWER_RAIL_SHUTDOWN_ACK_GATED_APC_POWER_RAIL_7_SHFT                  0x7
#define HWIO_SPM_APC_POWER_RAIL_SHUTDOWN_ACK_GATED_APC_POWER_RAIL_7_NO_SHUTDOWN_ACK_FVAL        0x0
#define HWIO_SPM_APC_POWER_RAIL_SHUTDOWN_ACK_GATED_APC_POWER_RAIL_7_SHUTDOWN_ACK_FVAL        0x1
#define HWIO_SPM_APC_POWER_RAIL_SHUTDOWN_ACK_GATED_APC_POWER_RAIL_6_BMSK                 0x40
#define HWIO_SPM_APC_POWER_RAIL_SHUTDOWN_ACK_GATED_APC_POWER_RAIL_6_SHFT                  0x6
#define HWIO_SPM_APC_POWER_RAIL_SHUTDOWN_ACK_GATED_APC_POWER_RAIL_6_NO_SHUTDOWN_ACK_FVAL        0x0
#define HWIO_SPM_APC_POWER_RAIL_SHUTDOWN_ACK_GATED_APC_POWER_RAIL_6_SHUTDOWN_ACK_FVAL        0x1
#define HWIO_SPM_APC_POWER_RAIL_SHUTDOWN_ACK_GATED_APC_POWER_RAIL_5_BMSK                 0x20
#define HWIO_SPM_APC_POWER_RAIL_SHUTDOWN_ACK_GATED_APC_POWER_RAIL_5_SHFT                  0x5
#define HWIO_SPM_APC_POWER_RAIL_SHUTDOWN_ACK_GATED_APC_POWER_RAIL_5_NO_SHUTDOWN_ACK_FVAL        0x0
#define HWIO_SPM_APC_POWER_RAIL_SHUTDOWN_ACK_GATED_APC_POWER_RAIL_5_SHUTDOWN_ACK_FVAL        0x1
#define HWIO_SPM_APC_POWER_RAIL_SHUTDOWN_ACK_GATED_APC_POWER_RAIL_4_BMSK                 0x10
#define HWIO_SPM_APC_POWER_RAIL_SHUTDOWN_ACK_GATED_APC_POWER_RAIL_4_SHFT                  0x4
#define HWIO_SPM_APC_POWER_RAIL_SHUTDOWN_ACK_GATED_APC_POWER_RAIL_4_NO_SHUTDOWN_ACK_FVAL        0x0
#define HWIO_SPM_APC_POWER_RAIL_SHUTDOWN_ACK_GATED_APC_POWER_RAIL_4_SHUTDOWN_ACK_FVAL        0x1
#define HWIO_SPM_APC_POWER_RAIL_SHUTDOWN_ACK_GATED_APC_POWER_RAIL_3_BMSK                  0x8
#define HWIO_SPM_APC_POWER_RAIL_SHUTDOWN_ACK_GATED_APC_POWER_RAIL_3_SHFT                  0x3
#define HWIO_SPM_APC_POWER_RAIL_SHUTDOWN_ACK_GATED_APC_POWER_RAIL_3_NO_SHUTDOWN_ACK_FVAL        0x0
#define HWIO_SPM_APC_POWER_RAIL_SHUTDOWN_ACK_GATED_APC_POWER_RAIL_3_SHUTDOWN_ACK_FVAL        0x1
#define HWIO_SPM_APC_POWER_RAIL_SHUTDOWN_ACK_GATED_APC_POWER_RAIL_2_BMSK                  0x4
#define HWIO_SPM_APC_POWER_RAIL_SHUTDOWN_ACK_GATED_APC_POWER_RAIL_2_SHFT                  0x2
#define HWIO_SPM_APC_POWER_RAIL_SHUTDOWN_ACK_GATED_APC_POWER_RAIL_2_NO_SHUTDOWN_ACK_FVAL        0x0
#define HWIO_SPM_APC_POWER_RAIL_SHUTDOWN_ACK_GATED_APC_POWER_RAIL_2_SHUTDOWN_ACK_FVAL        0x1
#define HWIO_SPM_APC_POWER_RAIL_SHUTDOWN_ACK_GATED_APC_POWER_RAIL_1_BMSK                  0x2
#define HWIO_SPM_APC_POWER_RAIL_SHUTDOWN_ACK_GATED_APC_POWER_RAIL_1_SHFT                  0x1
#define HWIO_SPM_APC_POWER_RAIL_SHUTDOWN_ACK_GATED_APC_POWER_RAIL_1_NO_SHUTDOWN_ACK_FVAL        0x0
#define HWIO_SPM_APC_POWER_RAIL_SHUTDOWN_ACK_GATED_APC_POWER_RAIL_1_SHUTDOWN_ACK_FVAL        0x1
#define HWIO_SPM_APC_POWER_RAIL_SHUTDOWN_ACK_GATED_APC_POWER_RAIL_0_BMSK                  0x1
#define HWIO_SPM_APC_POWER_RAIL_SHUTDOWN_ACK_GATED_APC_POWER_RAIL_0_SHFT                  0x0
#define HWIO_SPM_APC_POWER_RAIL_SHUTDOWN_ACK_GATED_APC_POWER_RAIL_0_NO_SHUTDOWN_ACK_FVAL        0x0
#define HWIO_SPM_APC_POWER_RAIL_SHUTDOWN_ACK_GATED_APC_POWER_RAIL_0_SHUTDOWN_ACK_FVAL        0x1

#define HWIO_SPM_CBF_POWER_RAIL_STATUS_ADDR                                        (IMC_CSR_REG_BASE      + 0x00000164)
#define HWIO_SPM_CBF_POWER_RAIL_STATUS_RMSK                                               0x1
#define HWIO_SPM_CBF_POWER_RAIL_STATUS_IN          \
        in_dword_masked(HWIO_SPM_CBF_POWER_RAIL_STATUS_ADDR, HWIO_SPM_CBF_POWER_RAIL_STATUS_RMSK)
#define HWIO_SPM_CBF_POWER_RAIL_STATUS_INM(m)      \
        in_dword_masked(HWIO_SPM_CBF_POWER_RAIL_STATUS_ADDR, m)
#define HWIO_SPM_CBF_POWER_RAIL_STATUS_CBF_POWER_RAIL_BMSK                                0x1
#define HWIO_SPM_CBF_POWER_RAIL_STATUS_CBF_POWER_RAIL_SHFT                                0x0
#define HWIO_SPM_CBF_POWER_RAIL_STATUS_CBF_POWER_RAIL_SHUTDOWN_REQ_FVAL                   0x0
#define HWIO_SPM_CBF_POWER_RAIL_STATUS_CBF_POWER_RAIL_BRINGUP_REQ_FVAL                    0x1

#define HWIO_SPM_CBF_POWER_RAIL_BRINGUP_REQ_STATUS_ADDR                            (IMC_CSR_REG_BASE      + 0x00000168)
#define HWIO_SPM_CBF_POWER_RAIL_BRINGUP_REQ_STATUS_RMSK                                   0x1
#define HWIO_SPM_CBF_POWER_RAIL_BRINGUP_REQ_STATUS_IN          \
        in_dword_masked(HWIO_SPM_CBF_POWER_RAIL_BRINGUP_REQ_STATUS_ADDR, HWIO_SPM_CBF_POWER_RAIL_BRINGUP_REQ_STATUS_RMSK)
#define HWIO_SPM_CBF_POWER_RAIL_BRINGUP_REQ_STATUS_INM(m)      \
        in_dword_masked(HWIO_SPM_CBF_POWER_RAIL_BRINGUP_REQ_STATUS_ADDR, m)
#define HWIO_SPM_CBF_POWER_RAIL_BRINGUP_REQ_STATUS_CBF_POWER_RAIL_BMSK                    0x1
#define HWIO_SPM_CBF_POWER_RAIL_BRINGUP_REQ_STATUS_CBF_POWER_RAIL_SHFT                    0x0
#define HWIO_SPM_CBF_POWER_RAIL_BRINGUP_REQ_STATUS_CBF_POWER_RAIL_NO_BRINGUP_REQ_FVAL        0x0
#define HWIO_SPM_CBF_POWER_RAIL_BRINGUP_REQ_STATUS_CBF_POWER_RAIL_BRINGUP_REQ_FVAL        0x1

#define HWIO_SPM_CBF_POWER_RAIL_SHUTDOWN_REQ_STATUS_ADDR                           (IMC_CSR_REG_BASE      + 0x0000016c)
#define HWIO_SPM_CBF_POWER_RAIL_SHUTDOWN_REQ_STATUS_RMSK                                  0x1
#define HWIO_SPM_CBF_POWER_RAIL_SHUTDOWN_REQ_STATUS_IN          \
        in_dword_masked(HWIO_SPM_CBF_POWER_RAIL_SHUTDOWN_REQ_STATUS_ADDR, HWIO_SPM_CBF_POWER_RAIL_SHUTDOWN_REQ_STATUS_RMSK)
#define HWIO_SPM_CBF_POWER_RAIL_SHUTDOWN_REQ_STATUS_INM(m)      \
        in_dword_masked(HWIO_SPM_CBF_POWER_RAIL_SHUTDOWN_REQ_STATUS_ADDR, m)
#define HWIO_SPM_CBF_POWER_RAIL_SHUTDOWN_REQ_STATUS_CBF_POWER_RAIL_BMSK                   0x1
#define HWIO_SPM_CBF_POWER_RAIL_SHUTDOWN_REQ_STATUS_CBF_POWER_RAIL_SHFT                   0x0
#define HWIO_SPM_CBF_POWER_RAIL_SHUTDOWN_REQ_STATUS_CBF_POWER_RAIL_NO_SHUTDOWN_REQ_FVAL        0x0
#define HWIO_SPM_CBF_POWER_RAIL_SHUTDOWN_REQ_STATUS_CBF_POWER_RAIL_SHUTDOWN_REQ_FVAL        0x1

#define HWIO_SPM_CBF_POWER_RAIL_BRINGUP_ACK_ADDR                                   (IMC_CSR_REG_BASE      + 0x00000170)
#define HWIO_SPM_CBF_POWER_RAIL_BRINGUP_ACK_RMSK                                          0x1
#define HWIO_SPM_CBF_POWER_RAIL_BRINGUP_ACK_IN          \
        in_dword_masked(HWIO_SPM_CBF_POWER_RAIL_BRINGUP_ACK_ADDR, HWIO_SPM_CBF_POWER_RAIL_BRINGUP_ACK_RMSK)
#define HWIO_SPM_CBF_POWER_RAIL_BRINGUP_ACK_INM(m)      \
        in_dword_masked(HWIO_SPM_CBF_POWER_RAIL_BRINGUP_ACK_ADDR, m)
#define HWIO_SPM_CBF_POWER_RAIL_BRINGUP_ACK_OUT(v)      \
        out_dword(HWIO_SPM_CBF_POWER_RAIL_BRINGUP_ACK_ADDR,v)
#define HWIO_SPM_CBF_POWER_RAIL_BRINGUP_ACK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SPM_CBF_POWER_RAIL_BRINGUP_ACK_ADDR,m,v,HWIO_SPM_CBF_POWER_RAIL_BRINGUP_ACK_IN)
#define HWIO_SPM_CBF_POWER_RAIL_BRINGUP_ACK_CBF_POWER_RAIL_BMSK                           0x1
#define HWIO_SPM_CBF_POWER_RAIL_BRINGUP_ACK_CBF_POWER_RAIL_SHFT                           0x0
#define HWIO_SPM_CBF_POWER_RAIL_BRINGUP_ACK_CBF_POWER_RAIL_NO_BRINGUP_ACK_FVAL            0x0
#define HWIO_SPM_CBF_POWER_RAIL_BRINGUP_ACK_CBF_POWER_RAIL_BRINGUP_ACK_FVAL               0x1

#define HWIO_SPM_CBF_POWER_RAIL_SHUTDOWN_ACK_ADDR                                  (IMC_CSR_REG_BASE      + 0x00000174)
#define HWIO_SPM_CBF_POWER_RAIL_SHUTDOWN_ACK_RMSK                                         0x1
#define HWIO_SPM_CBF_POWER_RAIL_SHUTDOWN_ACK_IN          \
        in_dword_masked(HWIO_SPM_CBF_POWER_RAIL_SHUTDOWN_ACK_ADDR, HWIO_SPM_CBF_POWER_RAIL_SHUTDOWN_ACK_RMSK)
#define HWIO_SPM_CBF_POWER_RAIL_SHUTDOWN_ACK_INM(m)      \
        in_dword_masked(HWIO_SPM_CBF_POWER_RAIL_SHUTDOWN_ACK_ADDR, m)
#define HWIO_SPM_CBF_POWER_RAIL_SHUTDOWN_ACK_OUT(v)      \
        out_dword(HWIO_SPM_CBF_POWER_RAIL_SHUTDOWN_ACK_ADDR,v)
#define HWIO_SPM_CBF_POWER_RAIL_SHUTDOWN_ACK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SPM_CBF_POWER_RAIL_SHUTDOWN_ACK_ADDR,m,v,HWIO_SPM_CBF_POWER_RAIL_SHUTDOWN_ACK_IN)
#define HWIO_SPM_CBF_POWER_RAIL_SHUTDOWN_ACK_CBF_POWER_RAIL_BMSK                          0x1
#define HWIO_SPM_CBF_POWER_RAIL_SHUTDOWN_ACK_CBF_POWER_RAIL_SHFT                          0x0
#define HWIO_SPM_CBF_POWER_RAIL_SHUTDOWN_ACK_CBF_POWER_RAIL_NO_SHUTDOWN_ACK_FVAL          0x0
#define HWIO_SPM_CBF_POWER_RAIL_SHUTDOWN_ACK_CBF_POWER_RAIL_SHUTDOWN_ACK_FVAL             0x1

#define HWIO_SPM_CBF_POWER_RAIL_SHUTDOWN_ACK_GATED_ADDR                            (IMC_CSR_REG_BASE      + 0x00000178)
#define HWIO_SPM_CBF_POWER_RAIL_SHUTDOWN_ACK_GATED_RMSK                                   0x1
#define HWIO_SPM_CBF_POWER_RAIL_SHUTDOWN_ACK_GATED_IN          \
        in_dword_masked(HWIO_SPM_CBF_POWER_RAIL_SHUTDOWN_ACK_GATED_ADDR, HWIO_SPM_CBF_POWER_RAIL_SHUTDOWN_ACK_GATED_RMSK)
#define HWIO_SPM_CBF_POWER_RAIL_SHUTDOWN_ACK_GATED_INM(m)      \
        in_dword_masked(HWIO_SPM_CBF_POWER_RAIL_SHUTDOWN_ACK_GATED_ADDR, m)
#define HWIO_SPM_CBF_POWER_RAIL_SHUTDOWN_ACK_GATED_CBF_POWER_RAIL_BMSK                    0x1
#define HWIO_SPM_CBF_POWER_RAIL_SHUTDOWN_ACK_GATED_CBF_POWER_RAIL_SHFT                    0x0
#define HWIO_SPM_CBF_POWER_RAIL_SHUTDOWN_ACK_GATED_CBF_POWER_RAIL_NO_SHUTDOWN_ACK_FVAL        0x0
#define HWIO_SPM_CBF_POWER_RAIL_SHUTDOWN_ACK_GATED_CBF_POWER_RAIL_SHUTDOWN_ACK_FVAL        0x1

#define HWIO_DCVS_DDR_IRQ_COMBINE_ADDR                                             (IMC_CSR_REG_BASE      + 0x00000200)
#define HWIO_DCVS_DDR_IRQ_COMBINE_RMSK                                                    0x3
#define HWIO_DCVS_DDR_IRQ_COMBINE_IN          \
        in_dword_masked(HWIO_DCVS_DDR_IRQ_COMBINE_ADDR, HWIO_DCVS_DDR_IRQ_COMBINE_RMSK)
#define HWIO_DCVS_DDR_IRQ_COMBINE_INM(m)      \
        in_dword_masked(HWIO_DCVS_DDR_IRQ_COMBINE_ADDR, m)
#define HWIO_DCVS_DDR_IRQ_COMBINE_OUT(v)      \
        out_dword(HWIO_DCVS_DDR_IRQ_COMBINE_ADDR,v)
#define HWIO_DCVS_DDR_IRQ_COMBINE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DCVS_DDR_IRQ_COMBINE_ADDR,m,v,HWIO_DCVS_DDR_IRQ_COMBINE_IN)
#define HWIO_DCVS_DDR_IRQ_COMBINE_HDDRSS_UNDER_SUBSCRIBE_COMBINE_BMSK                     0x2
#define HWIO_DCVS_DDR_IRQ_COMBINE_HDDRSS_UNDER_SUBSCRIBE_COMBINE_SHFT                     0x1
#define HWIO_DCVS_DDR_IRQ_COMBINE_HDDRSS_UNDER_SUBSCRIBE_COMBINE_ALL_UNDER_SUBSCRIBE_FVAL        0x0
#define HWIO_DCVS_DDR_IRQ_COMBINE_HDDRSS_UNDER_SUBSCRIBE_COMBINE_ANY_UNDER_SUBSCRIBE_FVAL        0x1
#define HWIO_DCVS_DDR_IRQ_COMBINE_HDDRSS_OVER_SUBSCRIBE_COMBINE_BMSK                      0x1
#define HWIO_DCVS_DDR_IRQ_COMBINE_HDDRSS_OVER_SUBSCRIBE_COMBINE_SHFT                      0x0
#define HWIO_DCVS_DDR_IRQ_COMBINE_HDDRSS_OVER_SUBSCRIBE_COMBINE_ALL_OVER_SUBSCRIBE_FVAL        0x0
#define HWIO_DCVS_DDR_IRQ_COMBINE_HDDRSS_OVER_SUBSCRIBE_COMBINE_ANY_OVER_SUBSCRIBE_FVAL        0x1

#define HWIO_DCVS_DDR_OVER_SUBSCRIBED_STATUS_ADDR                                  (IMC_CSR_REG_BASE      + 0x00000204)
#define HWIO_DCVS_DDR_OVER_SUBSCRIBED_STATUS_RMSK                                        0x3f
#define HWIO_DCVS_DDR_OVER_SUBSCRIBED_STATUS_IN          \
        in_dword_masked(HWIO_DCVS_DDR_OVER_SUBSCRIBED_STATUS_ADDR, HWIO_DCVS_DDR_OVER_SUBSCRIBED_STATUS_RMSK)
#define HWIO_DCVS_DDR_OVER_SUBSCRIBED_STATUS_INM(m)      \
        in_dword_masked(HWIO_DCVS_DDR_OVER_SUBSCRIBED_STATUS_ADDR, m)
#define HWIO_DCVS_DDR_OVER_SUBSCRIBED_STATUS_HDDRSS_5_BMSK                               0x20
#define HWIO_DCVS_DDR_OVER_SUBSCRIBED_STATUS_HDDRSS_5_SHFT                                0x5
#define HWIO_DCVS_DDR_OVER_SUBSCRIBED_STATUS_HDDRSS_5_NOT_OVER_SUBSCRIBED_FVAL            0x0
#define HWIO_DCVS_DDR_OVER_SUBSCRIBED_STATUS_HDDRSS_5_OVER_SUBSCRIBED_FVAL                0x1
#define HWIO_DCVS_DDR_OVER_SUBSCRIBED_STATUS_HDDRSS_4_BMSK                               0x10
#define HWIO_DCVS_DDR_OVER_SUBSCRIBED_STATUS_HDDRSS_4_SHFT                                0x4
#define HWIO_DCVS_DDR_OVER_SUBSCRIBED_STATUS_HDDRSS_4_NOT_OVER_SUBSCRIBED_FVAL            0x0
#define HWIO_DCVS_DDR_OVER_SUBSCRIBED_STATUS_HDDRSS_4_OVER_SUBSCRIBED_FVAL                0x1
#define HWIO_DCVS_DDR_OVER_SUBSCRIBED_STATUS_HDDRSS_3_BMSK                                0x8
#define HWIO_DCVS_DDR_OVER_SUBSCRIBED_STATUS_HDDRSS_3_SHFT                                0x3
#define HWIO_DCVS_DDR_OVER_SUBSCRIBED_STATUS_HDDRSS_3_NOT_OVER_SUBSCRIBED_FVAL            0x0
#define HWIO_DCVS_DDR_OVER_SUBSCRIBED_STATUS_HDDRSS_3_OVER_SUBSCRIBED_FVAL                0x1
#define HWIO_DCVS_DDR_OVER_SUBSCRIBED_STATUS_HDDRSS_2_BMSK                                0x4
#define HWIO_DCVS_DDR_OVER_SUBSCRIBED_STATUS_HDDRSS_2_SHFT                                0x2
#define HWIO_DCVS_DDR_OVER_SUBSCRIBED_STATUS_HDDRSS_2_NOT_OVER_SUBSCRIBED_FVAL            0x0
#define HWIO_DCVS_DDR_OVER_SUBSCRIBED_STATUS_HDDRSS_2_OVER_SUBSCRIBED_FVAL                0x1
#define HWIO_DCVS_DDR_OVER_SUBSCRIBED_STATUS_HDDRSS_1_BMSK                                0x2
#define HWIO_DCVS_DDR_OVER_SUBSCRIBED_STATUS_HDDRSS_1_SHFT                                0x1
#define HWIO_DCVS_DDR_OVER_SUBSCRIBED_STATUS_HDDRSS_1_NOT_OVER_SUBSCRIBED_FVAL            0x0
#define HWIO_DCVS_DDR_OVER_SUBSCRIBED_STATUS_HDDRSS_1_OVER_SUBSCRIBED_FVAL                0x1
#define HWIO_DCVS_DDR_OVER_SUBSCRIBED_STATUS_HDDRSS_0_BMSK                                0x1
#define HWIO_DCVS_DDR_OVER_SUBSCRIBED_STATUS_HDDRSS_0_SHFT                                0x0
#define HWIO_DCVS_DDR_OVER_SUBSCRIBED_STATUS_HDDRSS_0_NOT_OVER_SUBSCRIBED_FVAL            0x0
#define HWIO_DCVS_DDR_OVER_SUBSCRIBED_STATUS_HDDRSS_0_OVER_SUBSCRIBED_FVAL                0x1

#define HWIO_DCVS_DDR_UNDER_SUBSCRIBED_STATUS_ADDR                                 (IMC_CSR_REG_BASE      + 0x00000208)
#define HWIO_DCVS_DDR_UNDER_SUBSCRIBED_STATUS_RMSK                                       0x3f
#define HWIO_DCVS_DDR_UNDER_SUBSCRIBED_STATUS_IN          \
        in_dword_masked(HWIO_DCVS_DDR_UNDER_SUBSCRIBED_STATUS_ADDR, HWIO_DCVS_DDR_UNDER_SUBSCRIBED_STATUS_RMSK)
#define HWIO_DCVS_DDR_UNDER_SUBSCRIBED_STATUS_INM(m)      \
        in_dword_masked(HWIO_DCVS_DDR_UNDER_SUBSCRIBED_STATUS_ADDR, m)
#define HWIO_DCVS_DDR_UNDER_SUBSCRIBED_STATUS_HDDRSS_5_BMSK                              0x20
#define HWIO_DCVS_DDR_UNDER_SUBSCRIBED_STATUS_HDDRSS_5_SHFT                               0x5
#define HWIO_DCVS_DDR_UNDER_SUBSCRIBED_STATUS_HDDRSS_5_NOT_UNDER_SUBSCRIBED_FVAL          0x0
#define HWIO_DCVS_DDR_UNDER_SUBSCRIBED_STATUS_HDDRSS_5_UNDER_SUBSCRIBED_FVAL              0x1
#define HWIO_DCVS_DDR_UNDER_SUBSCRIBED_STATUS_HDDRSS_4_BMSK                              0x10
#define HWIO_DCVS_DDR_UNDER_SUBSCRIBED_STATUS_HDDRSS_4_SHFT                               0x4
#define HWIO_DCVS_DDR_UNDER_SUBSCRIBED_STATUS_HDDRSS_4_NOT_UNDER_SUBSCRIBED_FVAL          0x0
#define HWIO_DCVS_DDR_UNDER_SUBSCRIBED_STATUS_HDDRSS_4_UNDER_SUBSCRIBED_FVAL              0x1
#define HWIO_DCVS_DDR_UNDER_SUBSCRIBED_STATUS_HDDRSS_3_BMSK                               0x8
#define HWIO_DCVS_DDR_UNDER_SUBSCRIBED_STATUS_HDDRSS_3_SHFT                               0x3
#define HWIO_DCVS_DDR_UNDER_SUBSCRIBED_STATUS_HDDRSS_3_NOT_UNDER_SUBSCRIBED_FVAL          0x0
#define HWIO_DCVS_DDR_UNDER_SUBSCRIBED_STATUS_HDDRSS_3_UNDER_SUBSCRIBED_FVAL              0x1
#define HWIO_DCVS_DDR_UNDER_SUBSCRIBED_STATUS_HDDRSS_2_BMSK                               0x4
#define HWIO_DCVS_DDR_UNDER_SUBSCRIBED_STATUS_HDDRSS_2_SHFT                               0x2
#define HWIO_DCVS_DDR_UNDER_SUBSCRIBED_STATUS_HDDRSS_2_NOT_UNDER_SUBSCRIBED_FVAL          0x0
#define HWIO_DCVS_DDR_UNDER_SUBSCRIBED_STATUS_HDDRSS_2_UNDER_SUBSCRIBED_FVAL              0x1
#define HWIO_DCVS_DDR_UNDER_SUBSCRIBED_STATUS_HDDRSS_1_BMSK                               0x2
#define HWIO_DCVS_DDR_UNDER_SUBSCRIBED_STATUS_HDDRSS_1_SHFT                               0x1
#define HWIO_DCVS_DDR_UNDER_SUBSCRIBED_STATUS_HDDRSS_1_NOT_UNDER_SUBSCRIBED_FVAL          0x0
#define HWIO_DCVS_DDR_UNDER_SUBSCRIBED_STATUS_HDDRSS_1_UNDER_SUBSCRIBED_FVAL              0x1
#define HWIO_DCVS_DDR_UNDER_SUBSCRIBED_STATUS_HDDRSS_0_BMSK                               0x1
#define HWIO_DCVS_DDR_UNDER_SUBSCRIBED_STATUS_HDDRSS_0_SHFT                               0x0
#define HWIO_DCVS_DDR_UNDER_SUBSCRIBED_STATUS_HDDRSS_0_NOT_UNDER_SUBSCRIBED_FVAL          0x0
#define HWIO_DCVS_DDR_UNDER_SUBSCRIBED_STATUS_HDDRSS_0_UNDER_SUBSCRIBED_FVAL              0x1

#define HWIO_DCVS_DDR_SUBSCRIBED_MASK_ADDR                                         (IMC_CSR_REG_BASE      + 0x0000020c)
#define HWIO_DCVS_DDR_SUBSCRIBED_MASK_RMSK                                               0x3f
#define HWIO_DCVS_DDR_SUBSCRIBED_MASK_IN          \
        in_dword_masked(HWIO_DCVS_DDR_SUBSCRIBED_MASK_ADDR, HWIO_DCVS_DDR_SUBSCRIBED_MASK_RMSK)
#define HWIO_DCVS_DDR_SUBSCRIBED_MASK_INM(m)      \
        in_dword_masked(HWIO_DCVS_DDR_SUBSCRIBED_MASK_ADDR, m)
#define HWIO_DCVS_DDR_SUBSCRIBED_MASK_OUT(v)      \
        out_dword(HWIO_DCVS_DDR_SUBSCRIBED_MASK_ADDR,v)
#define HWIO_DCVS_DDR_SUBSCRIBED_MASK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DCVS_DDR_SUBSCRIBED_MASK_ADDR,m,v,HWIO_DCVS_DDR_SUBSCRIBED_MASK_IN)
#define HWIO_DCVS_DDR_SUBSCRIBED_MASK_HDDRSS_5_BMSK                                      0x20
#define HWIO_DCVS_DDR_SUBSCRIBED_MASK_HDDRSS_5_SHFT                                       0x5
#define HWIO_DCVS_DDR_SUBSCRIBED_MASK_HDDRSS_5_DO_NOT_MASK_FVAL                           0x0
#define HWIO_DCVS_DDR_SUBSCRIBED_MASK_HDDRSS_5_MASK_FVAL                                  0x1
#define HWIO_DCVS_DDR_SUBSCRIBED_MASK_HDDRSS_4_BMSK                                      0x10
#define HWIO_DCVS_DDR_SUBSCRIBED_MASK_HDDRSS_4_SHFT                                       0x4
#define HWIO_DCVS_DDR_SUBSCRIBED_MASK_HDDRSS_4_DO_NOT_MASK_FVAL                           0x0
#define HWIO_DCVS_DDR_SUBSCRIBED_MASK_HDDRSS_4_MASK_FVAL                                  0x1
#define HWIO_DCVS_DDR_SUBSCRIBED_MASK_HDDRSS_3_BMSK                                       0x8
#define HWIO_DCVS_DDR_SUBSCRIBED_MASK_HDDRSS_3_SHFT                                       0x3
#define HWIO_DCVS_DDR_SUBSCRIBED_MASK_HDDRSS_3_DO_NOT_MASK_FVAL                           0x0
#define HWIO_DCVS_DDR_SUBSCRIBED_MASK_HDDRSS_3_MASK_FVAL                                  0x1
#define HWIO_DCVS_DDR_SUBSCRIBED_MASK_HDDRSS_2_BMSK                                       0x4
#define HWIO_DCVS_DDR_SUBSCRIBED_MASK_HDDRSS_2_SHFT                                       0x2
#define HWIO_DCVS_DDR_SUBSCRIBED_MASK_HDDRSS_2_DO_NOT_MASK_FVAL                           0x0
#define HWIO_DCVS_DDR_SUBSCRIBED_MASK_HDDRSS_2_MASK_FVAL                                  0x1
#define HWIO_DCVS_DDR_SUBSCRIBED_MASK_HDDRSS_1_BMSK                                       0x2
#define HWIO_DCVS_DDR_SUBSCRIBED_MASK_HDDRSS_1_SHFT                                       0x1
#define HWIO_DCVS_DDR_SUBSCRIBED_MASK_HDDRSS_1_DO_NOT_MASK_FVAL                           0x0
#define HWIO_DCVS_DDR_SUBSCRIBED_MASK_HDDRSS_1_MASK_FVAL                                  0x1
#define HWIO_DCVS_DDR_SUBSCRIBED_MASK_HDDRSS_0_BMSK                                       0x1
#define HWIO_DCVS_DDR_SUBSCRIBED_MASK_HDDRSS_0_SHFT                                       0x0
#define HWIO_DCVS_DDR_SUBSCRIBED_MASK_HDDRSS_0_DO_NOT_MASK_FVAL                           0x0
#define HWIO_DCVS_DDR_SUBSCRIBED_MASK_HDDRSS_0_MASK_FVAL                                  0x1

#define HWIO_DCVS_DDR_PERFORMANCE_INDEX_ADDR                                       (IMC_CSR_REG_BASE      + 0x00000210)
#define HWIO_DCVS_DDR_PERFORMANCE_INDEX_RMSK                                              0x7
#define HWIO_DCVS_DDR_PERFORMANCE_INDEX_IN          \
        in_dword_masked(HWIO_DCVS_DDR_PERFORMANCE_INDEX_ADDR, HWIO_DCVS_DDR_PERFORMANCE_INDEX_RMSK)
#define HWIO_DCVS_DDR_PERFORMANCE_INDEX_INM(m)      \
        in_dword_masked(HWIO_DCVS_DDR_PERFORMANCE_INDEX_ADDR, m)
#define HWIO_DCVS_DDR_PERFORMANCE_INDEX_OUT(v)      \
        out_dword(HWIO_DCVS_DDR_PERFORMANCE_INDEX_ADDR,v)
#define HWIO_DCVS_DDR_PERFORMANCE_INDEX_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DCVS_DDR_PERFORMANCE_INDEX_ADDR,m,v,HWIO_DCVS_DDR_PERFORMANCE_INDEX_IN)
#define HWIO_DCVS_DDR_PERFORMANCE_INDEX_INDEX_BMSK                                        0x7
#define HWIO_DCVS_DDR_PERFORMANCE_INDEX_INDEX_SHFT                                        0x0
#define HWIO_DCVS_DDR_PERFORMANCE_INDEX_INDEX_INDEX_0_FVAL                                0x0
#define HWIO_DCVS_DDR_PERFORMANCE_INDEX_INDEX_INDEX_1_FVAL                                0x1
#define HWIO_DCVS_DDR_PERFORMANCE_INDEX_INDEX_INDEX_2_FVAL                                0x2
#define HWIO_DCVS_DDR_PERFORMANCE_INDEX_INDEX_INDEX_3_FVAL                                0x3
#define HWIO_DCVS_DDR_PERFORMANCE_INDEX_INDEX_INDEX_4_FVAL                                0x4
#define HWIO_DCVS_DDR_PERFORMANCE_INDEX_INDEX_INDEX_5_FVAL                                0x5
#define HWIO_DCVS_DDR_PERFORMANCE_INDEX_INDEX_INDEX_6_FVAL                                0x6
#define HWIO_DCVS_DDR_PERFORMANCE_INDEX_INDEX_INDEX_7_FVAL                                0x7

#define HWIO_DCVS_DDR_COUNT_EN_ADDR                                                (IMC_CSR_REG_BASE      + 0x00000214)
#define HWIO_DCVS_DDR_COUNT_EN_RMSK                                                       0x3
#define HWIO_DCVS_DDR_COUNT_EN_IN          \
        in_dword_masked(HWIO_DCVS_DDR_COUNT_EN_ADDR, HWIO_DCVS_DDR_COUNT_EN_RMSK)
#define HWIO_DCVS_DDR_COUNT_EN_INM(m)      \
        in_dword_masked(HWIO_DCVS_DDR_COUNT_EN_ADDR, m)
#define HWIO_DCVS_DDR_COUNT_EN_OUT(v)      \
        out_dword(HWIO_DCVS_DDR_COUNT_EN_ADDR,v)
#define HWIO_DCVS_DDR_COUNT_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DCVS_DDR_COUNT_EN_ADDR,m,v,HWIO_DCVS_DDR_COUNT_EN_IN)
#define HWIO_DCVS_DDR_COUNT_EN_RESET_BMSK                                                 0x2
#define HWIO_DCVS_DDR_COUNT_EN_RESET_SHFT                                                 0x1
#define HWIO_DCVS_DDR_COUNT_EN_EN_BMSK                                                    0x1
#define HWIO_DCVS_DDR_COUNT_EN_EN_SHFT                                                    0x0

#define HWIO_DCVS_DDR_ACTIVE_COUNT_VAL_ADDR                                        (IMC_CSR_REG_BASE      + 0x00000218)
#define HWIO_DCVS_DDR_ACTIVE_COUNT_VAL_RMSK                                        0xffffffff
#define HWIO_DCVS_DDR_ACTIVE_COUNT_VAL_IN          \
        in_dword_masked(HWIO_DCVS_DDR_ACTIVE_COUNT_VAL_ADDR, HWIO_DCVS_DDR_ACTIVE_COUNT_VAL_RMSK)
#define HWIO_DCVS_DDR_ACTIVE_COUNT_VAL_INM(m)      \
        in_dword_masked(HWIO_DCVS_DDR_ACTIVE_COUNT_VAL_ADDR, m)
#define HWIO_DCVS_DDR_ACTIVE_COUNT_VAL_OUT(v)      \
        out_dword(HWIO_DCVS_DDR_ACTIVE_COUNT_VAL_ADDR,v)
#define HWIO_DCVS_DDR_ACTIVE_COUNT_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DCVS_DDR_ACTIVE_COUNT_VAL_ADDR,m,v,HWIO_DCVS_DDR_ACTIVE_COUNT_VAL_IN)
#define HWIO_DCVS_DDR_ACTIVE_COUNT_VAL_COUNT_VAL_BMSK                              0xffffffff
#define HWIO_DCVS_DDR_ACTIVE_COUNT_VAL_COUNT_VAL_SHFT                                     0x0

#define HWIO_DCVS_DDR_WAKE_COUNT_VAL_ADDR                                          (IMC_CSR_REG_BASE      + 0x0000021c)
#define HWIO_DCVS_DDR_WAKE_COUNT_VAL_RMSK                                          0xffffffff
#define HWIO_DCVS_DDR_WAKE_COUNT_VAL_IN          \
        in_dword_masked(HWIO_DCVS_DDR_WAKE_COUNT_VAL_ADDR, HWIO_DCVS_DDR_WAKE_COUNT_VAL_RMSK)
#define HWIO_DCVS_DDR_WAKE_COUNT_VAL_INM(m)      \
        in_dword_masked(HWIO_DCVS_DDR_WAKE_COUNT_VAL_ADDR, m)
#define HWIO_DCVS_DDR_WAKE_COUNT_VAL_OUT(v)      \
        out_dword(HWIO_DCVS_DDR_WAKE_COUNT_VAL_ADDR,v)
#define HWIO_DCVS_DDR_WAKE_COUNT_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DCVS_DDR_WAKE_COUNT_VAL_ADDR,m,v,HWIO_DCVS_DDR_WAKE_COUNT_VAL_IN)
#define HWIO_DCVS_DDR_WAKE_COUNT_VAL_COUNT_VAL_BMSK                                0xffffffff
#define HWIO_DCVS_DDR_WAKE_COUNT_VAL_COUNT_VAL_SHFT                                       0x0

#define HWIO_DCVS_DDR_CAPTURE_COUNT_VAL_ADDR                                       (IMC_CSR_REG_BASE      + 0x00000220)
#define HWIO_DCVS_DDR_CAPTURE_COUNT_VAL_RMSK                                       0xffffffff
#define HWIO_DCVS_DDR_CAPTURE_COUNT_VAL_IN          \
        in_dword_masked(HWIO_DCVS_DDR_CAPTURE_COUNT_VAL_ADDR, HWIO_DCVS_DDR_CAPTURE_COUNT_VAL_RMSK)
#define HWIO_DCVS_DDR_CAPTURE_COUNT_VAL_INM(m)      \
        in_dword_masked(HWIO_DCVS_DDR_CAPTURE_COUNT_VAL_ADDR, m)
#define HWIO_DCVS_DDR_CAPTURE_COUNT_VAL_OUT(v)      \
        out_dword(HWIO_DCVS_DDR_CAPTURE_COUNT_VAL_ADDR,v)
#define HWIO_DCVS_DDR_CAPTURE_COUNT_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DCVS_DDR_CAPTURE_COUNT_VAL_ADDR,m,v,HWIO_DCVS_DDR_CAPTURE_COUNT_VAL_IN)
#define HWIO_DCVS_DDR_CAPTURE_COUNT_VAL_COUNT_VAL_BMSK                             0xffffffff
#define HWIO_DCVS_DDR_CAPTURE_COUNT_VAL_COUNT_VAL_SHFT                                    0x0

#define HWIO_DCVS_RING_IRQ_COMBINE_ADDR                                            (IMC_CSR_REG_BASE      + 0x00000224)
#define HWIO_DCVS_RING_IRQ_COMBINE_RMSK                                                   0x3
#define HWIO_DCVS_RING_IRQ_COMBINE_IN          \
        in_dword_masked(HWIO_DCVS_RING_IRQ_COMBINE_ADDR, HWIO_DCVS_RING_IRQ_COMBINE_RMSK)
#define HWIO_DCVS_RING_IRQ_COMBINE_INM(m)      \
        in_dword_masked(HWIO_DCVS_RING_IRQ_COMBINE_ADDR, m)
#define HWIO_DCVS_RING_IRQ_COMBINE_OUT(v)      \
        out_dword(HWIO_DCVS_RING_IRQ_COMBINE_ADDR,v)
#define HWIO_DCVS_RING_IRQ_COMBINE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DCVS_RING_IRQ_COMBINE_ADDR,m,v,HWIO_DCVS_RING_IRQ_COMBINE_IN)
#define HWIO_DCVS_RING_IRQ_COMBINE_RING_UNDER_SUBSCRIBE_COMBINE_BMSK                      0x2
#define HWIO_DCVS_RING_IRQ_COMBINE_RING_UNDER_SUBSCRIBE_COMBINE_SHFT                      0x1
#define HWIO_DCVS_RING_IRQ_COMBINE_RING_UNDER_SUBSCRIBE_COMBINE_ALL_UNDER_SUBSCRIBE_FVAL        0x0
#define HWIO_DCVS_RING_IRQ_COMBINE_RING_UNDER_SUBSCRIBE_COMBINE_ANY_UNDER_SUBSCRIBE_FVAL        0x1
#define HWIO_DCVS_RING_IRQ_COMBINE_RING_OVER_SUBSCRIBE_COMBINE_BMSK                       0x1
#define HWIO_DCVS_RING_IRQ_COMBINE_RING_OVER_SUBSCRIBE_COMBINE_SHFT                       0x0
#define HWIO_DCVS_RING_IRQ_COMBINE_RING_OVER_SUBSCRIBE_COMBINE_ALL_OVER_SUBSCRIBE_FVAL        0x0
#define HWIO_DCVS_RING_IRQ_COMBINE_RING_OVER_SUBSCRIBE_COMBINE_ANY_OVER_SUBSCRIBE_FVAL        0x1

#define HWIO_DCVS_RING_OVER_SUBSCRIBED_STATUS_ADDR                                 (IMC_CSR_REG_BASE      + 0x00000228)
#define HWIO_DCVS_RING_OVER_SUBSCRIBED_STATUS_RMSK                                 0x1fffffff
#define HWIO_DCVS_RING_OVER_SUBSCRIBED_STATUS_IN          \
        in_dword_masked(HWIO_DCVS_RING_OVER_SUBSCRIBED_STATUS_ADDR, HWIO_DCVS_RING_OVER_SUBSCRIBED_STATUS_RMSK)
#define HWIO_DCVS_RING_OVER_SUBSCRIBED_STATUS_INM(m)      \
        in_dword_masked(HWIO_DCVS_RING_OVER_SUBSCRIBED_STATUS_ADDR, m)
#define HWIO_DCVS_RING_OVER_SUBSCRIBED_STATUS_PBSU4_BMSK                           0x10000000
#define HWIO_DCVS_RING_OVER_SUBSCRIBED_STATUS_PBSU4_SHFT                                 0x1c
#define HWIO_DCVS_RING_OVER_SUBSCRIBED_STATUS_PBSU4_NOT_OVER_SUBSCRIBED_FVAL              0x0
#define HWIO_DCVS_RING_OVER_SUBSCRIBED_STATUS_PBSU4_OVER_SUBSCRIBED_FVAL                  0x1
#define HWIO_DCVS_RING_OVER_SUBSCRIBED_STATUS_PBSU3_BMSK                            0x8000000
#define HWIO_DCVS_RING_OVER_SUBSCRIBED_STATUS_PBSU3_SHFT                                 0x1b
#define HWIO_DCVS_RING_OVER_SUBSCRIBED_STATUS_PBSU3_NOT_OVER_SUBSCRIBED_FVAL              0x0
#define HWIO_DCVS_RING_OVER_SUBSCRIBED_STATUS_PBSU3_OVER_SUBSCRIBED_FVAL                  0x1
#define HWIO_DCVS_RING_OVER_SUBSCRIBED_STATUS_PBSU2_BMSK                            0x4000000
#define HWIO_DCVS_RING_OVER_SUBSCRIBED_STATUS_PBSU2_SHFT                                 0x1a
#define HWIO_DCVS_RING_OVER_SUBSCRIBED_STATUS_PBSU2_NOT_OVER_SUBSCRIBED_FVAL              0x0
#define HWIO_DCVS_RING_OVER_SUBSCRIBED_STATUS_PBSU2_OVER_SUBSCRIBED_FVAL                  0x1
#define HWIO_DCVS_RING_OVER_SUBSCRIBED_STATUS_PBSU1_BMSK                            0x2000000
#define HWIO_DCVS_RING_OVER_SUBSCRIBED_STATUS_PBSU1_SHFT                                 0x19
#define HWIO_DCVS_RING_OVER_SUBSCRIBED_STATUS_PBSU1_NOT_OVER_SUBSCRIBED_FVAL              0x0
#define HWIO_DCVS_RING_OVER_SUBSCRIBED_STATUS_PBSU1_OVER_SUBSCRIBED_FVAL                  0x1
#define HWIO_DCVS_RING_OVER_SUBSCRIBED_STATUS_PBSU0_BMSK                            0x1000000
#define HWIO_DCVS_RING_OVER_SUBSCRIBED_STATUS_PBSU0_SHFT                                 0x18
#define HWIO_DCVS_RING_OVER_SUBSCRIBED_STATUS_PBSU0_NOT_OVER_SUBSCRIBED_FVAL              0x0
#define HWIO_DCVS_RING_OVER_SUBSCRIBED_STATUS_PBSU0_OVER_SUBSCRIBED_FVAL                  0x1
#define HWIO_DCVS_RING_OVER_SUBSCRIBED_STATUS_MCSU5_BMSK                             0x800000
#define HWIO_DCVS_RING_OVER_SUBSCRIBED_STATUS_MCSU5_SHFT                                 0x17
#define HWIO_DCVS_RING_OVER_SUBSCRIBED_STATUS_MCSU5_NOT_OVER_SUBSCRIBED_FVAL              0x0
#define HWIO_DCVS_RING_OVER_SUBSCRIBED_STATUS_MCSU5_OVER_SUBSCRIBED_FVAL                  0x1
#define HWIO_DCVS_RING_OVER_SUBSCRIBED_STATUS_MCSU4_BMSK                             0x400000
#define HWIO_DCVS_RING_OVER_SUBSCRIBED_STATUS_MCSU4_SHFT                                 0x16
#define HWIO_DCVS_RING_OVER_SUBSCRIBED_STATUS_MCSU4_NOT_OVER_SUBSCRIBED_FVAL              0x0
#define HWIO_DCVS_RING_OVER_SUBSCRIBED_STATUS_MCSU4_OVER_SUBSCRIBED_FVAL                  0x1
#define HWIO_DCVS_RING_OVER_SUBSCRIBED_STATUS_MCSU3_BMSK                             0x200000
#define HWIO_DCVS_RING_OVER_SUBSCRIBED_STATUS_MCSU3_SHFT                                 0x15
#define HWIO_DCVS_RING_OVER_SUBSCRIBED_STATUS_MCSU3_NOT_OVER_SUBSCRIBED_FVAL              0x0
#define HWIO_DCVS_RING_OVER_SUBSCRIBED_STATUS_MCSU3_OVER_SUBSCRIBED_FVAL                  0x1
#define HWIO_DCVS_RING_OVER_SUBSCRIBED_STATUS_MCSU2_BMSK                             0x100000
#define HWIO_DCVS_RING_OVER_SUBSCRIBED_STATUS_MCSU2_SHFT                                 0x14
#define HWIO_DCVS_RING_OVER_SUBSCRIBED_STATUS_MCSU2_NOT_OVER_SUBSCRIBED_FVAL              0x0
#define HWIO_DCVS_RING_OVER_SUBSCRIBED_STATUS_MCSU2_OVER_SUBSCRIBED_FVAL                  0x1
#define HWIO_DCVS_RING_OVER_SUBSCRIBED_STATUS_MCSU1_BMSK                              0x80000
#define HWIO_DCVS_RING_OVER_SUBSCRIBED_STATUS_MCSU1_SHFT                                 0x13
#define HWIO_DCVS_RING_OVER_SUBSCRIBED_STATUS_MCSU1_NOT_OVER_SUBSCRIBED_FVAL              0x0
#define HWIO_DCVS_RING_OVER_SUBSCRIBED_STATUS_MCSU1_OVER_SUBSCRIBED_FVAL                  0x1
#define HWIO_DCVS_RING_OVER_SUBSCRIBED_STATUS_MCSU0_BMSK                              0x40000
#define HWIO_DCVS_RING_OVER_SUBSCRIBED_STATUS_MCSU0_SHFT                                 0x12
#define HWIO_DCVS_RING_OVER_SUBSCRIBED_STATUS_MCSU0_NOT_OVER_SUBSCRIBED_FVAL              0x0
#define HWIO_DCVS_RING_OVER_SUBSCRIBED_STATUS_MCSU0_OVER_SUBSCRIBED_FVAL                  0x1
#define HWIO_DCVS_RING_OVER_SUBSCRIBED_STATUS_MBSU11_BMSK                             0x20000
#define HWIO_DCVS_RING_OVER_SUBSCRIBED_STATUS_MBSU11_SHFT                                0x11
#define HWIO_DCVS_RING_OVER_SUBSCRIBED_STATUS_MBSU11_NOT_OVER_SUBSCRIBED_FVAL             0x0
#define HWIO_DCVS_RING_OVER_SUBSCRIBED_STATUS_MBSU11_OVER_SUBSCRIBED_FVAL                 0x1
#define HWIO_DCVS_RING_OVER_SUBSCRIBED_STATUS_MBSU10_BMSK                             0x10000
#define HWIO_DCVS_RING_OVER_SUBSCRIBED_STATUS_MBSU10_SHFT                                0x10
#define HWIO_DCVS_RING_OVER_SUBSCRIBED_STATUS_MBSU10_NOT_OVER_SUBSCRIBED_FVAL             0x0
#define HWIO_DCVS_RING_OVER_SUBSCRIBED_STATUS_MBSU10_OVER_SUBSCRIBED_FVAL                 0x1
#define HWIO_DCVS_RING_OVER_SUBSCRIBED_STATUS_MBSU9_BMSK                               0x8000
#define HWIO_DCVS_RING_OVER_SUBSCRIBED_STATUS_MBSU9_SHFT                                  0xf
#define HWIO_DCVS_RING_OVER_SUBSCRIBED_STATUS_MBSU9_NOT_OVER_SUBSCRIBED_FVAL              0x0
#define HWIO_DCVS_RING_OVER_SUBSCRIBED_STATUS_MBSU9_OVER_SUBSCRIBED_FVAL                  0x1
#define HWIO_DCVS_RING_OVER_SUBSCRIBED_STATUS_MBSU8_BMSK                               0x4000
#define HWIO_DCVS_RING_OVER_SUBSCRIBED_STATUS_MBSU8_SHFT                                  0xe
#define HWIO_DCVS_RING_OVER_SUBSCRIBED_STATUS_MBSU8_NOT_OVER_SUBSCRIBED_FVAL              0x0
#define HWIO_DCVS_RING_OVER_SUBSCRIBED_STATUS_MBSU8_OVER_SUBSCRIBED_FVAL                  0x1
#define HWIO_DCVS_RING_OVER_SUBSCRIBED_STATUS_MBSU7_BMSK                               0x2000
#define HWIO_DCVS_RING_OVER_SUBSCRIBED_STATUS_MBSU7_SHFT                                  0xd
#define HWIO_DCVS_RING_OVER_SUBSCRIBED_STATUS_MBSU7_NOT_OVER_SUBSCRIBED_FVAL              0x0
#define HWIO_DCVS_RING_OVER_SUBSCRIBED_STATUS_MBSU7_OVER_SUBSCRIBED_FVAL                  0x1
#define HWIO_DCVS_RING_OVER_SUBSCRIBED_STATUS_MBSU6_BMSK                               0x1000
#define HWIO_DCVS_RING_OVER_SUBSCRIBED_STATUS_MBSU6_SHFT                                  0xc
#define HWIO_DCVS_RING_OVER_SUBSCRIBED_STATUS_MBSU6_NOT_OVER_SUBSCRIBED_FVAL              0x0
#define HWIO_DCVS_RING_OVER_SUBSCRIBED_STATUS_MBSU6_OVER_SUBSCRIBED_FVAL                  0x1
#define HWIO_DCVS_RING_OVER_SUBSCRIBED_STATUS_MBSU5_BMSK                                0x800
#define HWIO_DCVS_RING_OVER_SUBSCRIBED_STATUS_MBSU5_SHFT                                  0xb
#define HWIO_DCVS_RING_OVER_SUBSCRIBED_STATUS_MBSU5_NOT_OVER_SUBSCRIBED_FVAL              0x0
#define HWIO_DCVS_RING_OVER_SUBSCRIBED_STATUS_MBSU5_OVER_SUBSCRIBED_FVAL                  0x1
#define HWIO_DCVS_RING_OVER_SUBSCRIBED_STATUS_MBSU4_BMSK                                0x400
#define HWIO_DCVS_RING_OVER_SUBSCRIBED_STATUS_MBSU4_SHFT                                  0xa
#define HWIO_DCVS_RING_OVER_SUBSCRIBED_STATUS_MBSU4_NOT_OVER_SUBSCRIBED_FVAL              0x0
#define HWIO_DCVS_RING_OVER_SUBSCRIBED_STATUS_MBSU4_OVER_SUBSCRIBED_FVAL                  0x1
#define HWIO_DCVS_RING_OVER_SUBSCRIBED_STATUS_MBSU3_BMSK                                0x200
#define HWIO_DCVS_RING_OVER_SUBSCRIBED_STATUS_MBSU3_SHFT                                  0x9
#define HWIO_DCVS_RING_OVER_SUBSCRIBED_STATUS_MBSU3_NOT_OVER_SUBSCRIBED_FVAL              0x0
#define HWIO_DCVS_RING_OVER_SUBSCRIBED_STATUS_MBSU3_OVER_SUBSCRIBED_FVAL                  0x1
#define HWIO_DCVS_RING_OVER_SUBSCRIBED_STATUS_MBSU2_BMSK                                0x100
#define HWIO_DCVS_RING_OVER_SUBSCRIBED_STATUS_MBSU2_SHFT                                  0x8
#define HWIO_DCVS_RING_OVER_SUBSCRIBED_STATUS_MBSU2_NOT_OVER_SUBSCRIBED_FVAL              0x0
#define HWIO_DCVS_RING_OVER_SUBSCRIBED_STATUS_MBSU2_OVER_SUBSCRIBED_FVAL                  0x1
#define HWIO_DCVS_RING_OVER_SUBSCRIBED_STATUS_MBSU1_BMSK                                 0x80
#define HWIO_DCVS_RING_OVER_SUBSCRIBED_STATUS_MBSU1_SHFT                                  0x7
#define HWIO_DCVS_RING_OVER_SUBSCRIBED_STATUS_MBSU1_NOT_OVER_SUBSCRIBED_FVAL              0x0
#define HWIO_DCVS_RING_OVER_SUBSCRIBED_STATUS_MBSU1_OVER_SUBSCRIBED_FVAL                  0x1
#define HWIO_DCVS_RING_OVER_SUBSCRIBED_STATUS_MBSU0_BMSK                                 0x40
#define HWIO_DCVS_RING_OVER_SUBSCRIBED_STATUS_MBSU0_SHFT                                  0x6
#define HWIO_DCVS_RING_OVER_SUBSCRIBED_STATUS_MBSU0_NOT_OVER_SUBSCRIBED_FVAL              0x0
#define HWIO_DCVS_RING_OVER_SUBSCRIBED_STATUS_MBSU0_OVER_SUBSCRIBED_FVAL                  0x1
#define HWIO_DCVS_RING_OVER_SUBSCRIBED_STATUS_DMSU5_BMSK                                 0x20
#define HWIO_DCVS_RING_OVER_SUBSCRIBED_STATUS_DMSU5_SHFT                                  0x5
#define HWIO_DCVS_RING_OVER_SUBSCRIBED_STATUS_DMSU5_NOT_OVER_SUBSCRIBED_FVAL              0x0
#define HWIO_DCVS_RING_OVER_SUBSCRIBED_STATUS_DMSU5_OVER_SUBSCRIBED_FVAL                  0x1
#define HWIO_DCVS_RING_OVER_SUBSCRIBED_STATUS_DMSU4_BMSK                                 0x10
#define HWIO_DCVS_RING_OVER_SUBSCRIBED_STATUS_DMSU4_SHFT                                  0x4
#define HWIO_DCVS_RING_OVER_SUBSCRIBED_STATUS_DMSU4_NOT_OVER_SUBSCRIBED_FVAL              0x0
#define HWIO_DCVS_RING_OVER_SUBSCRIBED_STATUS_DMSU4_OVER_SUBSCRIBED_FVAL                  0x1
#define HWIO_DCVS_RING_OVER_SUBSCRIBED_STATUS_DMSU3_BMSK                                  0x8
#define HWIO_DCVS_RING_OVER_SUBSCRIBED_STATUS_DMSU3_SHFT                                  0x3
#define HWIO_DCVS_RING_OVER_SUBSCRIBED_STATUS_DMSU3_NOT_OVER_SUBSCRIBED_FVAL              0x0
#define HWIO_DCVS_RING_OVER_SUBSCRIBED_STATUS_DMSU3_OVER_SUBSCRIBED_FVAL                  0x1
#define HWIO_DCVS_RING_OVER_SUBSCRIBED_STATUS_DMSU2_BMSK                                  0x4
#define HWIO_DCVS_RING_OVER_SUBSCRIBED_STATUS_DMSU2_SHFT                                  0x2
#define HWIO_DCVS_RING_OVER_SUBSCRIBED_STATUS_DMSU2_NOT_OVER_SUBSCRIBED_FVAL              0x0
#define HWIO_DCVS_RING_OVER_SUBSCRIBED_STATUS_DMSU2_OVER_SUBSCRIBED_FVAL                  0x1
#define HWIO_DCVS_RING_OVER_SUBSCRIBED_STATUS_DMSU1_BMSK                                  0x2
#define HWIO_DCVS_RING_OVER_SUBSCRIBED_STATUS_DMSU1_SHFT                                  0x1
#define HWIO_DCVS_RING_OVER_SUBSCRIBED_STATUS_DMSU1_NOT_OVER_SUBSCRIBED_FVAL              0x0
#define HWIO_DCVS_RING_OVER_SUBSCRIBED_STATUS_DMSU1_OVER_SUBSCRIBED_FVAL                  0x1
#define HWIO_DCVS_RING_OVER_SUBSCRIBED_STATUS_DMSU0_BMSK                                  0x1
#define HWIO_DCVS_RING_OVER_SUBSCRIBED_STATUS_DMSU0_SHFT                                  0x0
#define HWIO_DCVS_RING_OVER_SUBSCRIBED_STATUS_DMSU0_NOT_OVER_SUBSCRIBED_FVAL              0x0
#define HWIO_DCVS_RING_OVER_SUBSCRIBED_STATUS_DMSU0_OVER_SUBSCRIBED_FVAL                  0x1

#define HWIO_DCVS_RING_UNDER_SUBSCRIBED_STATUS_ADDR                                (IMC_CSR_REG_BASE      + 0x0000022c)
#define HWIO_DCVS_RING_UNDER_SUBSCRIBED_STATUS_RMSK                                0x1fffffff
#define HWIO_DCVS_RING_UNDER_SUBSCRIBED_STATUS_IN          \
        in_dword_masked(HWIO_DCVS_RING_UNDER_SUBSCRIBED_STATUS_ADDR, HWIO_DCVS_RING_UNDER_SUBSCRIBED_STATUS_RMSK)
#define HWIO_DCVS_RING_UNDER_SUBSCRIBED_STATUS_INM(m)      \
        in_dword_masked(HWIO_DCVS_RING_UNDER_SUBSCRIBED_STATUS_ADDR, m)
#define HWIO_DCVS_RING_UNDER_SUBSCRIBED_STATUS_PBSU4_BMSK                          0x10000000
#define HWIO_DCVS_RING_UNDER_SUBSCRIBED_STATUS_PBSU4_SHFT                                0x1c
#define HWIO_DCVS_RING_UNDER_SUBSCRIBED_STATUS_PBSU4_NOT_UNDER_SUBSCRIBED_FVAL            0x0
#define HWIO_DCVS_RING_UNDER_SUBSCRIBED_STATUS_PBSU4_UNDER_SUBSCRIBED_FVAL                0x1
#define HWIO_DCVS_RING_UNDER_SUBSCRIBED_STATUS_PBSU3_BMSK                           0x8000000
#define HWIO_DCVS_RING_UNDER_SUBSCRIBED_STATUS_PBSU3_SHFT                                0x1b
#define HWIO_DCVS_RING_UNDER_SUBSCRIBED_STATUS_PBSU3_NOT_UNDER_SUBSCRIBED_FVAL            0x0
#define HWIO_DCVS_RING_UNDER_SUBSCRIBED_STATUS_PBSU3_UNDER_SUBSCRIBED_FVAL                0x1
#define HWIO_DCVS_RING_UNDER_SUBSCRIBED_STATUS_PBSU2_BMSK                           0x4000000
#define HWIO_DCVS_RING_UNDER_SUBSCRIBED_STATUS_PBSU2_SHFT                                0x1a
#define HWIO_DCVS_RING_UNDER_SUBSCRIBED_STATUS_PBSU2_NOT_UNDER_SUBSCRIBED_FVAL            0x0
#define HWIO_DCVS_RING_UNDER_SUBSCRIBED_STATUS_PBSU2_UNDER_SUBSCRIBED_FVAL                0x1
#define HWIO_DCVS_RING_UNDER_SUBSCRIBED_STATUS_PBSU1_BMSK                           0x2000000
#define HWIO_DCVS_RING_UNDER_SUBSCRIBED_STATUS_PBSU1_SHFT                                0x19
#define HWIO_DCVS_RING_UNDER_SUBSCRIBED_STATUS_PBSU1_NOT_UNDER_SUBSCRIBED_FVAL            0x0
#define HWIO_DCVS_RING_UNDER_SUBSCRIBED_STATUS_PBSU1_UNDER_SUBSCRIBED_FVAL                0x1
#define HWIO_DCVS_RING_UNDER_SUBSCRIBED_STATUS_PBSU0_BMSK                           0x1000000
#define HWIO_DCVS_RING_UNDER_SUBSCRIBED_STATUS_PBSU0_SHFT                                0x18
#define HWIO_DCVS_RING_UNDER_SUBSCRIBED_STATUS_PBSU0_NOT_UNDER_SUBSCRIBED_FVAL            0x0
#define HWIO_DCVS_RING_UNDER_SUBSCRIBED_STATUS_PBSU0_UNDER_SUBSCRIBED_FVAL                0x1
#define HWIO_DCVS_RING_UNDER_SUBSCRIBED_STATUS_MCSU5_BMSK                            0x800000
#define HWIO_DCVS_RING_UNDER_SUBSCRIBED_STATUS_MCSU5_SHFT                                0x17
#define HWIO_DCVS_RING_UNDER_SUBSCRIBED_STATUS_MCSU5_NOT_UNDER_SUBSCRIBED_FVAL            0x0
#define HWIO_DCVS_RING_UNDER_SUBSCRIBED_STATUS_MCSU5_UNDER_SUBSCRIBED_FVAL                0x1
#define HWIO_DCVS_RING_UNDER_SUBSCRIBED_STATUS_MCSU4_BMSK                            0x400000
#define HWIO_DCVS_RING_UNDER_SUBSCRIBED_STATUS_MCSU4_SHFT                                0x16
#define HWIO_DCVS_RING_UNDER_SUBSCRIBED_STATUS_MCSU4_NOT_UNDER_SUBSCRIBED_FVAL            0x0
#define HWIO_DCVS_RING_UNDER_SUBSCRIBED_STATUS_MCSU4_UNDER_SUBSCRIBED_FVAL                0x1
#define HWIO_DCVS_RING_UNDER_SUBSCRIBED_STATUS_MCSU3_BMSK                            0x200000
#define HWIO_DCVS_RING_UNDER_SUBSCRIBED_STATUS_MCSU3_SHFT                                0x15
#define HWIO_DCVS_RING_UNDER_SUBSCRIBED_STATUS_MCSU3_NOT_UNDER_SUBSCRIBED_FVAL            0x0
#define HWIO_DCVS_RING_UNDER_SUBSCRIBED_STATUS_MCSU3_UNDER_SUBSCRIBED_FVAL                0x1
#define HWIO_DCVS_RING_UNDER_SUBSCRIBED_STATUS_MCSU2_BMSK                            0x100000
#define HWIO_DCVS_RING_UNDER_SUBSCRIBED_STATUS_MCSU2_SHFT                                0x14
#define HWIO_DCVS_RING_UNDER_SUBSCRIBED_STATUS_MCSU2_NOT_UNDER_SUBSCRIBED_FVAL            0x0
#define HWIO_DCVS_RING_UNDER_SUBSCRIBED_STATUS_MCSU2_UNDER_SUBSCRIBED_FVAL                0x1
#define HWIO_DCVS_RING_UNDER_SUBSCRIBED_STATUS_MCSU1_BMSK                             0x80000
#define HWIO_DCVS_RING_UNDER_SUBSCRIBED_STATUS_MCSU1_SHFT                                0x13
#define HWIO_DCVS_RING_UNDER_SUBSCRIBED_STATUS_MCSU1_NOT_UNDER_SUBSCRIBED_FVAL            0x0
#define HWIO_DCVS_RING_UNDER_SUBSCRIBED_STATUS_MCSU1_UNDER_SUBSCRIBED_FVAL                0x1
#define HWIO_DCVS_RING_UNDER_SUBSCRIBED_STATUS_MCSU0_BMSK                             0x40000
#define HWIO_DCVS_RING_UNDER_SUBSCRIBED_STATUS_MCSU0_SHFT                                0x12
#define HWIO_DCVS_RING_UNDER_SUBSCRIBED_STATUS_MCSU0_NOT_UNDER_SUBSCRIBED_FVAL            0x0
#define HWIO_DCVS_RING_UNDER_SUBSCRIBED_STATUS_MCSU0_UNDER_SUBSCRIBED_FVAL                0x1
#define HWIO_DCVS_RING_UNDER_SUBSCRIBED_STATUS_MBSU11_BMSK                            0x20000
#define HWIO_DCVS_RING_UNDER_SUBSCRIBED_STATUS_MBSU11_SHFT                               0x11
#define HWIO_DCVS_RING_UNDER_SUBSCRIBED_STATUS_MBSU11_NOT_UNDER_SUBSCRIBED_FVAL           0x0
#define HWIO_DCVS_RING_UNDER_SUBSCRIBED_STATUS_MBSU11_UNDER_SUBSCRIBED_FVAL               0x1
#define HWIO_DCVS_RING_UNDER_SUBSCRIBED_STATUS_MBSU10_BMSK                            0x10000
#define HWIO_DCVS_RING_UNDER_SUBSCRIBED_STATUS_MBSU10_SHFT                               0x10
#define HWIO_DCVS_RING_UNDER_SUBSCRIBED_STATUS_MBSU10_NOT_UNDER_SUBSCRIBED_FVAL           0x0
#define HWIO_DCVS_RING_UNDER_SUBSCRIBED_STATUS_MBSU10_UNDER_SUBSCRIBED_FVAL               0x1
#define HWIO_DCVS_RING_UNDER_SUBSCRIBED_STATUS_MBSU9_BMSK                              0x8000
#define HWIO_DCVS_RING_UNDER_SUBSCRIBED_STATUS_MBSU9_SHFT                                 0xf
#define HWIO_DCVS_RING_UNDER_SUBSCRIBED_STATUS_MBSU9_NOT_UNDER_SUBSCRIBED_FVAL            0x0
#define HWIO_DCVS_RING_UNDER_SUBSCRIBED_STATUS_MBSU9_UNDER_SUBSCRIBED_FVAL                0x1
#define HWIO_DCVS_RING_UNDER_SUBSCRIBED_STATUS_MBSU8_BMSK                              0x4000
#define HWIO_DCVS_RING_UNDER_SUBSCRIBED_STATUS_MBSU8_SHFT                                 0xe
#define HWIO_DCVS_RING_UNDER_SUBSCRIBED_STATUS_MBSU8_NOT_UNDER_SUBSCRIBED_FVAL            0x0
#define HWIO_DCVS_RING_UNDER_SUBSCRIBED_STATUS_MBSU8_UNDER_SUBSCRIBED_FVAL                0x1
#define HWIO_DCVS_RING_UNDER_SUBSCRIBED_STATUS_MBSU7_BMSK                              0x2000
#define HWIO_DCVS_RING_UNDER_SUBSCRIBED_STATUS_MBSU7_SHFT                                 0xd
#define HWIO_DCVS_RING_UNDER_SUBSCRIBED_STATUS_MBSU7_NOT_UNDER_SUBSCRIBED_FVAL            0x0
#define HWIO_DCVS_RING_UNDER_SUBSCRIBED_STATUS_MBSU7_UNDER_SUBSCRIBED_FVAL                0x1
#define HWIO_DCVS_RING_UNDER_SUBSCRIBED_STATUS_MBSU6_BMSK                              0x1000
#define HWIO_DCVS_RING_UNDER_SUBSCRIBED_STATUS_MBSU6_SHFT                                 0xc
#define HWIO_DCVS_RING_UNDER_SUBSCRIBED_STATUS_MBSU6_NOT_UNDER_SUBSCRIBED_FVAL            0x0
#define HWIO_DCVS_RING_UNDER_SUBSCRIBED_STATUS_MBSU6_UNDER_SUBSCRIBED_FVAL                0x1
#define HWIO_DCVS_RING_UNDER_SUBSCRIBED_STATUS_MBSU5_BMSK                               0x800
#define HWIO_DCVS_RING_UNDER_SUBSCRIBED_STATUS_MBSU5_SHFT                                 0xb
#define HWIO_DCVS_RING_UNDER_SUBSCRIBED_STATUS_MBSU5_NOT_UNDER_SUBSCRIBED_FVAL            0x0
#define HWIO_DCVS_RING_UNDER_SUBSCRIBED_STATUS_MBSU5_UNDER_SUBSCRIBED_FVAL                0x1
#define HWIO_DCVS_RING_UNDER_SUBSCRIBED_STATUS_MBSU4_BMSK                               0x400
#define HWIO_DCVS_RING_UNDER_SUBSCRIBED_STATUS_MBSU4_SHFT                                 0xa
#define HWIO_DCVS_RING_UNDER_SUBSCRIBED_STATUS_MBSU4_NOT_UNDER_SUBSCRIBED_FVAL            0x0
#define HWIO_DCVS_RING_UNDER_SUBSCRIBED_STATUS_MBSU4_UNDER_SUBSCRIBED_FVAL                0x1
#define HWIO_DCVS_RING_UNDER_SUBSCRIBED_STATUS_MBSU3_BMSK                               0x200
#define HWIO_DCVS_RING_UNDER_SUBSCRIBED_STATUS_MBSU3_SHFT                                 0x9
#define HWIO_DCVS_RING_UNDER_SUBSCRIBED_STATUS_MBSU3_NOT_UNDER_SUBSCRIBED_FVAL            0x0
#define HWIO_DCVS_RING_UNDER_SUBSCRIBED_STATUS_MBSU3_UNDER_SUBSCRIBED_FVAL                0x1
#define HWIO_DCVS_RING_UNDER_SUBSCRIBED_STATUS_MBSU2_BMSK                               0x100
#define HWIO_DCVS_RING_UNDER_SUBSCRIBED_STATUS_MBSU2_SHFT                                 0x8
#define HWIO_DCVS_RING_UNDER_SUBSCRIBED_STATUS_MBSU2_NOT_UNDER_SUBSCRIBED_FVAL            0x0
#define HWIO_DCVS_RING_UNDER_SUBSCRIBED_STATUS_MBSU2_UNDER_SUBSCRIBED_FVAL                0x1
#define HWIO_DCVS_RING_UNDER_SUBSCRIBED_STATUS_MBSU1_BMSK                                0x80
#define HWIO_DCVS_RING_UNDER_SUBSCRIBED_STATUS_MBSU1_SHFT                                 0x7
#define HWIO_DCVS_RING_UNDER_SUBSCRIBED_STATUS_MBSU1_NOT_UNDER_SUBSCRIBED_FVAL            0x0
#define HWIO_DCVS_RING_UNDER_SUBSCRIBED_STATUS_MBSU1_UNDER_SUBSCRIBED_FVAL                0x1
#define HWIO_DCVS_RING_UNDER_SUBSCRIBED_STATUS_MBSU0_BMSK                                0x40
#define HWIO_DCVS_RING_UNDER_SUBSCRIBED_STATUS_MBSU0_SHFT                                 0x6
#define HWIO_DCVS_RING_UNDER_SUBSCRIBED_STATUS_MBSU0_NOT_UNDER_SUBSCRIBED_FVAL            0x0
#define HWIO_DCVS_RING_UNDER_SUBSCRIBED_STATUS_MBSU0_UNDER_SUBSCRIBED_FVAL                0x1
#define HWIO_DCVS_RING_UNDER_SUBSCRIBED_STATUS_DMSU5_BMSK                                0x20
#define HWIO_DCVS_RING_UNDER_SUBSCRIBED_STATUS_DMSU5_SHFT                                 0x5
#define HWIO_DCVS_RING_UNDER_SUBSCRIBED_STATUS_DMSU5_NOT_UNDER_SUBSCRIBED_FVAL            0x0
#define HWIO_DCVS_RING_UNDER_SUBSCRIBED_STATUS_DMSU5_UNDER_SUBSCRIBED_FVAL                0x1
#define HWIO_DCVS_RING_UNDER_SUBSCRIBED_STATUS_DMSU4_BMSK                                0x10
#define HWIO_DCVS_RING_UNDER_SUBSCRIBED_STATUS_DMSU4_SHFT                                 0x4
#define HWIO_DCVS_RING_UNDER_SUBSCRIBED_STATUS_DMSU4_NOT_UNDER_SUBSCRIBED_FVAL            0x0
#define HWIO_DCVS_RING_UNDER_SUBSCRIBED_STATUS_DMSU4_UNDER_SUBSCRIBED_FVAL                0x1
#define HWIO_DCVS_RING_UNDER_SUBSCRIBED_STATUS_DMSU3_BMSK                                 0x8
#define HWIO_DCVS_RING_UNDER_SUBSCRIBED_STATUS_DMSU3_SHFT                                 0x3
#define HWIO_DCVS_RING_UNDER_SUBSCRIBED_STATUS_DMSU3_NOT_UNDER_SUBSCRIBED_FVAL            0x0
#define HWIO_DCVS_RING_UNDER_SUBSCRIBED_STATUS_DMSU3_UNDER_SUBSCRIBED_FVAL                0x1
#define HWIO_DCVS_RING_UNDER_SUBSCRIBED_STATUS_DMSU2_BMSK                                 0x4
#define HWIO_DCVS_RING_UNDER_SUBSCRIBED_STATUS_DMSU2_SHFT                                 0x2
#define HWIO_DCVS_RING_UNDER_SUBSCRIBED_STATUS_DMSU2_NOT_UNDER_SUBSCRIBED_FVAL            0x0
#define HWIO_DCVS_RING_UNDER_SUBSCRIBED_STATUS_DMSU2_UNDER_SUBSCRIBED_FVAL                0x1
#define HWIO_DCVS_RING_UNDER_SUBSCRIBED_STATUS_DMSU1_BMSK                                 0x2
#define HWIO_DCVS_RING_UNDER_SUBSCRIBED_STATUS_DMSU1_SHFT                                 0x1
#define HWIO_DCVS_RING_UNDER_SUBSCRIBED_STATUS_DMSU1_NOT_UNDER_SUBSCRIBED_FVAL            0x0
#define HWIO_DCVS_RING_UNDER_SUBSCRIBED_STATUS_DMSU1_UNDER_SUBSCRIBED_FVAL                0x1
#define HWIO_DCVS_RING_UNDER_SUBSCRIBED_STATUS_DMSU0_BMSK                                 0x1
#define HWIO_DCVS_RING_UNDER_SUBSCRIBED_STATUS_DMSU0_SHFT                                 0x0
#define HWIO_DCVS_RING_UNDER_SUBSCRIBED_STATUS_DMSU0_NOT_UNDER_SUBSCRIBED_FVAL            0x0
#define HWIO_DCVS_RING_UNDER_SUBSCRIBED_STATUS_DMSU0_UNDER_SUBSCRIBED_FVAL                0x1

#define HWIO_DCVS_RING_SUBSCRIBED_MASK_ADDR                                        (IMC_CSR_REG_BASE      + 0x00000230)
#define HWIO_DCVS_RING_SUBSCRIBED_MASK_RMSK                                        0x1fffffff
#define HWIO_DCVS_RING_SUBSCRIBED_MASK_IN          \
        in_dword_masked(HWIO_DCVS_RING_SUBSCRIBED_MASK_ADDR, HWIO_DCVS_RING_SUBSCRIBED_MASK_RMSK)
#define HWIO_DCVS_RING_SUBSCRIBED_MASK_INM(m)      \
        in_dword_masked(HWIO_DCVS_RING_SUBSCRIBED_MASK_ADDR, m)
#define HWIO_DCVS_RING_SUBSCRIBED_MASK_OUT(v)      \
        out_dword(HWIO_DCVS_RING_SUBSCRIBED_MASK_ADDR,v)
#define HWIO_DCVS_RING_SUBSCRIBED_MASK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DCVS_RING_SUBSCRIBED_MASK_ADDR,m,v,HWIO_DCVS_RING_SUBSCRIBED_MASK_IN)
#define HWIO_DCVS_RING_SUBSCRIBED_MASK_PBSU4_BMSK                                  0x10000000
#define HWIO_DCVS_RING_SUBSCRIBED_MASK_PBSU4_SHFT                                        0x1c
#define HWIO_DCVS_RING_SUBSCRIBED_MASK_PBSU4_DO_NOT_MASK_FVAL                             0x0
#define HWIO_DCVS_RING_SUBSCRIBED_MASK_PBSU4_MASK_FVAL                                    0x1
#define HWIO_DCVS_RING_SUBSCRIBED_MASK_PBSU3_BMSK                                   0x8000000
#define HWIO_DCVS_RING_SUBSCRIBED_MASK_PBSU3_SHFT                                        0x1b
#define HWIO_DCVS_RING_SUBSCRIBED_MASK_PBSU3_DO_NOT_MASK_FVAL                             0x0
#define HWIO_DCVS_RING_SUBSCRIBED_MASK_PBSU3_MASK_FVAL                                    0x1
#define HWIO_DCVS_RING_SUBSCRIBED_MASK_PBSU2_BMSK                                   0x4000000
#define HWIO_DCVS_RING_SUBSCRIBED_MASK_PBSU2_SHFT                                        0x1a
#define HWIO_DCVS_RING_SUBSCRIBED_MASK_PBSU2_DO_NOT_MASK_FVAL                             0x0
#define HWIO_DCVS_RING_SUBSCRIBED_MASK_PBSU2_MASK_FVAL                                    0x1
#define HWIO_DCVS_RING_SUBSCRIBED_MASK_PBSU1_BMSK                                   0x2000000
#define HWIO_DCVS_RING_SUBSCRIBED_MASK_PBSU1_SHFT                                        0x19
#define HWIO_DCVS_RING_SUBSCRIBED_MASK_PBSU1_DO_NOT_MASK_FVAL                             0x0
#define HWIO_DCVS_RING_SUBSCRIBED_MASK_PBSU1_MASK_FVAL                                    0x1
#define HWIO_DCVS_RING_SUBSCRIBED_MASK_PBSU0_BMSK                                   0x1000000
#define HWIO_DCVS_RING_SUBSCRIBED_MASK_PBSU0_SHFT                                        0x18
#define HWIO_DCVS_RING_SUBSCRIBED_MASK_PBSU0_DO_NOT_MASK_FVAL                             0x0
#define HWIO_DCVS_RING_SUBSCRIBED_MASK_PBSU0_MASK_FVAL                                    0x1
#define HWIO_DCVS_RING_SUBSCRIBED_MASK_MCSU5_BMSK                                    0x800000
#define HWIO_DCVS_RING_SUBSCRIBED_MASK_MCSU5_SHFT                                        0x17
#define HWIO_DCVS_RING_SUBSCRIBED_MASK_MCSU5_DO_NOT_MASK_FVAL                             0x0
#define HWIO_DCVS_RING_SUBSCRIBED_MASK_MCSU5_MASK_FVAL                                    0x1
#define HWIO_DCVS_RING_SUBSCRIBED_MASK_MCSU4_BMSK                                    0x400000
#define HWIO_DCVS_RING_SUBSCRIBED_MASK_MCSU4_SHFT                                        0x16
#define HWIO_DCVS_RING_SUBSCRIBED_MASK_MCSU4_DO_NOT_MASK_FVAL                             0x0
#define HWIO_DCVS_RING_SUBSCRIBED_MASK_MCSU4_MASK_FVAL                                    0x1
#define HWIO_DCVS_RING_SUBSCRIBED_MASK_MCSU3_BMSK                                    0x200000
#define HWIO_DCVS_RING_SUBSCRIBED_MASK_MCSU3_SHFT                                        0x15
#define HWIO_DCVS_RING_SUBSCRIBED_MASK_MCSU3_DO_NOT_MASK_FVAL                             0x0
#define HWIO_DCVS_RING_SUBSCRIBED_MASK_MCSU3_MASK_FVAL                                    0x1
#define HWIO_DCVS_RING_SUBSCRIBED_MASK_MCSU2_BMSK                                    0x100000
#define HWIO_DCVS_RING_SUBSCRIBED_MASK_MCSU2_SHFT                                        0x14
#define HWIO_DCVS_RING_SUBSCRIBED_MASK_MCSU2_DO_NOT_MASK_FVAL                             0x0
#define HWIO_DCVS_RING_SUBSCRIBED_MASK_MCSU2_MASK_FVAL                                    0x1
#define HWIO_DCVS_RING_SUBSCRIBED_MASK_MCSU1_BMSK                                     0x80000
#define HWIO_DCVS_RING_SUBSCRIBED_MASK_MCSU1_SHFT                                        0x13
#define HWIO_DCVS_RING_SUBSCRIBED_MASK_MCSU1_DO_NOT_MASK_FVAL                             0x0
#define HWIO_DCVS_RING_SUBSCRIBED_MASK_MCSU1_MASK_FVAL                                    0x1
#define HWIO_DCVS_RING_SUBSCRIBED_MASK_MCSU0_BMSK                                     0x40000
#define HWIO_DCVS_RING_SUBSCRIBED_MASK_MCSU0_SHFT                                        0x12
#define HWIO_DCVS_RING_SUBSCRIBED_MASK_MCSU0_DO_NOT_MASK_FVAL                             0x0
#define HWIO_DCVS_RING_SUBSCRIBED_MASK_MCSU0_MASK_FVAL                                    0x1
#define HWIO_DCVS_RING_SUBSCRIBED_MASK_MBSU11_BMSK                                    0x20000
#define HWIO_DCVS_RING_SUBSCRIBED_MASK_MBSU11_SHFT                                       0x11
#define HWIO_DCVS_RING_SUBSCRIBED_MASK_MBSU11_DO_NOT_MASK_FVAL                            0x0
#define HWIO_DCVS_RING_SUBSCRIBED_MASK_MBSU11_MASK_FVAL                                   0x1
#define HWIO_DCVS_RING_SUBSCRIBED_MASK_MBSU10_BMSK                                    0x10000
#define HWIO_DCVS_RING_SUBSCRIBED_MASK_MBSU10_SHFT                                       0x10
#define HWIO_DCVS_RING_SUBSCRIBED_MASK_MBSU10_DO_NOT_MASK_FVAL                            0x0
#define HWIO_DCVS_RING_SUBSCRIBED_MASK_MBSU10_MASK_FVAL                                   0x1
#define HWIO_DCVS_RING_SUBSCRIBED_MASK_MBSU9_BMSK                                      0x8000
#define HWIO_DCVS_RING_SUBSCRIBED_MASK_MBSU9_SHFT                                         0xf
#define HWIO_DCVS_RING_SUBSCRIBED_MASK_MBSU9_DO_NOT_MASK_FVAL                             0x0
#define HWIO_DCVS_RING_SUBSCRIBED_MASK_MBSU9_MASK_FVAL                                    0x1
#define HWIO_DCVS_RING_SUBSCRIBED_MASK_MBSU8_BMSK                                      0x4000
#define HWIO_DCVS_RING_SUBSCRIBED_MASK_MBSU8_SHFT                                         0xe
#define HWIO_DCVS_RING_SUBSCRIBED_MASK_MBSU8_DO_NOT_MASK_FVAL                             0x0
#define HWIO_DCVS_RING_SUBSCRIBED_MASK_MBSU8_MASK_FVAL                                    0x1
#define HWIO_DCVS_RING_SUBSCRIBED_MASK_MBSU7_BMSK                                      0x2000
#define HWIO_DCVS_RING_SUBSCRIBED_MASK_MBSU7_SHFT                                         0xd
#define HWIO_DCVS_RING_SUBSCRIBED_MASK_MBSU7_DO_NOT_MASK_FVAL                             0x0
#define HWIO_DCVS_RING_SUBSCRIBED_MASK_MBSU7_MASK_FVAL                                    0x1
#define HWIO_DCVS_RING_SUBSCRIBED_MASK_MBSU6_BMSK                                      0x1000
#define HWIO_DCVS_RING_SUBSCRIBED_MASK_MBSU6_SHFT                                         0xc
#define HWIO_DCVS_RING_SUBSCRIBED_MASK_MBSU6_DO_NOT_MASK_FVAL                             0x0
#define HWIO_DCVS_RING_SUBSCRIBED_MASK_MBSU6_MASK_FVAL                                    0x1
#define HWIO_DCVS_RING_SUBSCRIBED_MASK_MBSU5_BMSK                                       0x800
#define HWIO_DCVS_RING_SUBSCRIBED_MASK_MBSU5_SHFT                                         0xb
#define HWIO_DCVS_RING_SUBSCRIBED_MASK_MBSU5_DO_NOT_MASK_FVAL                             0x0
#define HWIO_DCVS_RING_SUBSCRIBED_MASK_MBSU5_MASK_FVAL                                    0x1
#define HWIO_DCVS_RING_SUBSCRIBED_MASK_MBSU4_BMSK                                       0x400
#define HWIO_DCVS_RING_SUBSCRIBED_MASK_MBSU4_SHFT                                         0xa
#define HWIO_DCVS_RING_SUBSCRIBED_MASK_MBSU4_DO_NOT_MASK_FVAL                             0x0
#define HWIO_DCVS_RING_SUBSCRIBED_MASK_MBSU4_MASK_FVAL                                    0x1
#define HWIO_DCVS_RING_SUBSCRIBED_MASK_MBSU3_BMSK                                       0x200
#define HWIO_DCVS_RING_SUBSCRIBED_MASK_MBSU3_SHFT                                         0x9
#define HWIO_DCVS_RING_SUBSCRIBED_MASK_MBSU3_DO_NOT_MASK_FVAL                             0x0
#define HWIO_DCVS_RING_SUBSCRIBED_MASK_MBSU3_MASK_FVAL                                    0x1
#define HWIO_DCVS_RING_SUBSCRIBED_MASK_MBSU2_BMSK                                       0x100
#define HWIO_DCVS_RING_SUBSCRIBED_MASK_MBSU2_SHFT                                         0x8
#define HWIO_DCVS_RING_SUBSCRIBED_MASK_MBSU2_DO_NOT_MASK_FVAL                             0x0
#define HWIO_DCVS_RING_SUBSCRIBED_MASK_MBSU2_MASK_FVAL                                    0x1
#define HWIO_DCVS_RING_SUBSCRIBED_MASK_MBSU1_BMSK                                        0x80
#define HWIO_DCVS_RING_SUBSCRIBED_MASK_MBSU1_SHFT                                         0x7
#define HWIO_DCVS_RING_SUBSCRIBED_MASK_MBSU1_DO_NOT_MASK_FVAL                             0x0
#define HWIO_DCVS_RING_SUBSCRIBED_MASK_MBSU1_MASK_FVAL                                    0x1
#define HWIO_DCVS_RING_SUBSCRIBED_MASK_MBSU0_BMSK                                        0x40
#define HWIO_DCVS_RING_SUBSCRIBED_MASK_MBSU0_SHFT                                         0x6
#define HWIO_DCVS_RING_SUBSCRIBED_MASK_MBSU0_DO_NOT_MASK_FVAL                             0x0
#define HWIO_DCVS_RING_SUBSCRIBED_MASK_MBSU0_MASK_FVAL                                    0x1
#define HWIO_DCVS_RING_SUBSCRIBED_MASK_DMSU5_BMSK                                        0x20
#define HWIO_DCVS_RING_SUBSCRIBED_MASK_DMSU5_SHFT                                         0x5
#define HWIO_DCVS_RING_SUBSCRIBED_MASK_DMSU5_DO_NOT_MASK_FVAL                             0x0
#define HWIO_DCVS_RING_SUBSCRIBED_MASK_DMSU5_MASK_FVAL                                    0x1
#define HWIO_DCVS_RING_SUBSCRIBED_MASK_DMSU4_BMSK                                        0x10
#define HWIO_DCVS_RING_SUBSCRIBED_MASK_DMSU4_SHFT                                         0x4
#define HWIO_DCVS_RING_SUBSCRIBED_MASK_DMSU4_DO_NOT_MASK_FVAL                             0x0
#define HWIO_DCVS_RING_SUBSCRIBED_MASK_DMSU4_MASK_FVAL                                    0x1
#define HWIO_DCVS_RING_SUBSCRIBED_MASK_DMSU3_BMSK                                         0x8
#define HWIO_DCVS_RING_SUBSCRIBED_MASK_DMSU3_SHFT                                         0x3
#define HWIO_DCVS_RING_SUBSCRIBED_MASK_DMSU3_DO_NOT_MASK_FVAL                             0x0
#define HWIO_DCVS_RING_SUBSCRIBED_MASK_DMSU3_MASK_FVAL                                    0x1
#define HWIO_DCVS_RING_SUBSCRIBED_MASK_DMSU2_BMSK                                         0x4
#define HWIO_DCVS_RING_SUBSCRIBED_MASK_DMSU2_SHFT                                         0x2
#define HWIO_DCVS_RING_SUBSCRIBED_MASK_DMSU2_DO_NOT_MASK_FVAL                             0x0
#define HWIO_DCVS_RING_SUBSCRIBED_MASK_DMSU2_MASK_FVAL                                    0x1
#define HWIO_DCVS_RING_SUBSCRIBED_MASK_DMSU1_BMSK                                         0x2
#define HWIO_DCVS_RING_SUBSCRIBED_MASK_DMSU1_SHFT                                         0x1
#define HWIO_DCVS_RING_SUBSCRIBED_MASK_DMSU1_DO_NOT_MASK_FVAL                             0x0
#define HWIO_DCVS_RING_SUBSCRIBED_MASK_DMSU1_MASK_FVAL                                    0x1
#define HWIO_DCVS_RING_SUBSCRIBED_MASK_DMSU0_BMSK                                         0x1
#define HWIO_DCVS_RING_SUBSCRIBED_MASK_DMSU0_SHFT                                         0x0
#define HWIO_DCVS_RING_SUBSCRIBED_MASK_DMSU0_DO_NOT_MASK_FVAL                             0x0
#define HWIO_DCVS_RING_SUBSCRIBED_MASK_DMSU0_MASK_FVAL                                    0x1

#define HWIO_DCVS_RING_PERFORMANCE_INDEX_ADDR                                      (IMC_CSR_REG_BASE      + 0x00000234)
#define HWIO_DCVS_RING_PERFORMANCE_INDEX_RMSK                                             0x7
#define HWIO_DCVS_RING_PERFORMANCE_INDEX_IN          \
        in_dword_masked(HWIO_DCVS_RING_PERFORMANCE_INDEX_ADDR, HWIO_DCVS_RING_PERFORMANCE_INDEX_RMSK)
#define HWIO_DCVS_RING_PERFORMANCE_INDEX_INM(m)      \
        in_dword_masked(HWIO_DCVS_RING_PERFORMANCE_INDEX_ADDR, m)
#define HWIO_DCVS_RING_PERFORMANCE_INDEX_OUT(v)      \
        out_dword(HWIO_DCVS_RING_PERFORMANCE_INDEX_ADDR,v)
#define HWIO_DCVS_RING_PERFORMANCE_INDEX_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DCVS_RING_PERFORMANCE_INDEX_ADDR,m,v,HWIO_DCVS_RING_PERFORMANCE_INDEX_IN)
#define HWIO_DCVS_RING_PERFORMANCE_INDEX_INDEX_BMSK                                       0x7
#define HWIO_DCVS_RING_PERFORMANCE_INDEX_INDEX_SHFT                                       0x0
#define HWIO_DCVS_RING_PERFORMANCE_INDEX_INDEX_INDEX_0_FVAL                               0x0
#define HWIO_DCVS_RING_PERFORMANCE_INDEX_INDEX_INDEX_1_FVAL                               0x1
#define HWIO_DCVS_RING_PERFORMANCE_INDEX_INDEX_INDEX_2_FVAL                               0x2
#define HWIO_DCVS_RING_PERFORMANCE_INDEX_INDEX_INDEX_3_FVAL                               0x3
#define HWIO_DCVS_RING_PERFORMANCE_INDEX_INDEX_INDEX_4_FVAL                               0x4
#define HWIO_DCVS_RING_PERFORMANCE_INDEX_INDEX_INDEX_5_FVAL                               0x5
#define HWIO_DCVS_RING_PERFORMANCE_INDEX_INDEX_INDEX_6_FVAL                               0x6
#define HWIO_DCVS_RING_PERFORMANCE_INDEX_INDEX_INDEX_7_FVAL                               0x7

#define HWIO_DCVS_RING_COUNT_EN_ADDR                                               (IMC_CSR_REG_BASE      + 0x00000238)
#define HWIO_DCVS_RING_COUNT_EN_RMSK                                                      0x3
#define HWIO_DCVS_RING_COUNT_EN_IN          \
        in_dword_masked(HWIO_DCVS_RING_COUNT_EN_ADDR, HWIO_DCVS_RING_COUNT_EN_RMSK)
#define HWIO_DCVS_RING_COUNT_EN_INM(m)      \
        in_dword_masked(HWIO_DCVS_RING_COUNT_EN_ADDR, m)
#define HWIO_DCVS_RING_COUNT_EN_OUT(v)      \
        out_dword(HWIO_DCVS_RING_COUNT_EN_ADDR,v)
#define HWIO_DCVS_RING_COUNT_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DCVS_RING_COUNT_EN_ADDR,m,v,HWIO_DCVS_RING_COUNT_EN_IN)
#define HWIO_DCVS_RING_COUNT_EN_RESET_BMSK                                                0x2
#define HWIO_DCVS_RING_COUNT_EN_RESET_SHFT                                                0x1
#define HWIO_DCVS_RING_COUNT_EN_EN_BMSK                                                   0x1
#define HWIO_DCVS_RING_COUNT_EN_EN_SHFT                                                   0x0

#define HWIO_DCVS_RING_ACTIVE_COUNT_VAL_ADDR                                       (IMC_CSR_REG_BASE      + 0x0000023c)
#define HWIO_DCVS_RING_ACTIVE_COUNT_VAL_RMSK                                       0xffffffff
#define HWIO_DCVS_RING_ACTIVE_COUNT_VAL_IN          \
        in_dword_masked(HWIO_DCVS_RING_ACTIVE_COUNT_VAL_ADDR, HWIO_DCVS_RING_ACTIVE_COUNT_VAL_RMSK)
#define HWIO_DCVS_RING_ACTIVE_COUNT_VAL_INM(m)      \
        in_dword_masked(HWIO_DCVS_RING_ACTIVE_COUNT_VAL_ADDR, m)
#define HWIO_DCVS_RING_ACTIVE_COUNT_VAL_OUT(v)      \
        out_dword(HWIO_DCVS_RING_ACTIVE_COUNT_VAL_ADDR,v)
#define HWIO_DCVS_RING_ACTIVE_COUNT_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DCVS_RING_ACTIVE_COUNT_VAL_ADDR,m,v,HWIO_DCVS_RING_ACTIVE_COUNT_VAL_IN)
#define HWIO_DCVS_RING_ACTIVE_COUNT_VAL_COUNT_VAL_BMSK                             0xffffffff
#define HWIO_DCVS_RING_ACTIVE_COUNT_VAL_COUNT_VAL_SHFT                                    0x0

#define HWIO_DCVS_RING_WAKE_COUNT_VAL_ADDR                                         (IMC_CSR_REG_BASE      + 0x00000240)
#define HWIO_DCVS_RING_WAKE_COUNT_VAL_RMSK                                         0xffffffff
#define HWIO_DCVS_RING_WAKE_COUNT_VAL_IN          \
        in_dword_masked(HWIO_DCVS_RING_WAKE_COUNT_VAL_ADDR, HWIO_DCVS_RING_WAKE_COUNT_VAL_RMSK)
#define HWIO_DCVS_RING_WAKE_COUNT_VAL_INM(m)      \
        in_dword_masked(HWIO_DCVS_RING_WAKE_COUNT_VAL_ADDR, m)
#define HWIO_DCVS_RING_WAKE_COUNT_VAL_OUT(v)      \
        out_dword(HWIO_DCVS_RING_WAKE_COUNT_VAL_ADDR,v)
#define HWIO_DCVS_RING_WAKE_COUNT_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DCVS_RING_WAKE_COUNT_VAL_ADDR,m,v,HWIO_DCVS_RING_WAKE_COUNT_VAL_IN)
#define HWIO_DCVS_RING_WAKE_COUNT_VAL_COUNT_VAL_BMSK                               0xffffffff
#define HWIO_DCVS_RING_WAKE_COUNT_VAL_COUNT_VAL_SHFT                                      0x0

#define HWIO_DCVS_RING_CAPTURE_COUNT_VAL_ADDR                                      (IMC_CSR_REG_BASE      + 0x00000244)
#define HWIO_DCVS_RING_CAPTURE_COUNT_VAL_RMSK                                      0xffffffff
#define HWIO_DCVS_RING_CAPTURE_COUNT_VAL_IN          \
        in_dword_masked(HWIO_DCVS_RING_CAPTURE_COUNT_VAL_ADDR, HWIO_DCVS_RING_CAPTURE_COUNT_VAL_RMSK)
#define HWIO_DCVS_RING_CAPTURE_COUNT_VAL_INM(m)      \
        in_dword_masked(HWIO_DCVS_RING_CAPTURE_COUNT_VAL_ADDR, m)
#define HWIO_DCVS_RING_CAPTURE_COUNT_VAL_OUT(v)      \
        out_dword(HWIO_DCVS_RING_CAPTURE_COUNT_VAL_ADDR,v)
#define HWIO_DCVS_RING_CAPTURE_COUNT_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DCVS_RING_CAPTURE_COUNT_VAL_ADDR,m,v,HWIO_DCVS_RING_CAPTURE_COUNT_VAL_IN)
#define HWIO_DCVS_RING_CAPTURE_COUNT_VAL_COUNT_VAL_BMSK                            0xffffffff
#define HWIO_DCVS_RING_CAPTURE_COUNT_VAL_COUNT_VAL_SHFT                                   0x0

#define HWIO_IMC_MSA_CTRL_ADDR                                                     (IMC_CSR_REG_BASE      + 0x00000300)
#define HWIO_IMC_MSA_CTRL_RMSK                                                     0x80000003
#define HWIO_IMC_MSA_CTRL_IN          \
        in_dword_masked(HWIO_IMC_MSA_CTRL_ADDR, HWIO_IMC_MSA_CTRL_RMSK)
#define HWIO_IMC_MSA_CTRL_INM(m)      \
        in_dword_masked(HWIO_IMC_MSA_CTRL_ADDR, m)
#define HWIO_IMC_MSA_CTRL_OUT(v)      \
        out_dword(HWIO_IMC_MSA_CTRL_ADDR,v)
#define HWIO_IMC_MSA_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_IMC_MSA_CTRL_ADDR,m,v,HWIO_IMC_MSA_CTRL_IN)
#define HWIO_IMC_MSA_CTRL_MSA_CTRL_WRITTEN_BMSK                                    0x80000000
#define HWIO_IMC_MSA_CTRL_MSA_CTRL_WRITTEN_SHFT                                          0x1f
#define HWIO_IMC_MSA_CTRL_MSA_CTRL_WRITTEN_NOT_WRITTEN_FVAL                               0x0
#define HWIO_IMC_MSA_CTRL_MSA_CTRL_WRITTEN_WRITTEN_FVAL                                   0x1
#define HWIO_IMC_MSA_CTRL_MSA_EXTERNAL_ENA_BMSK                                           0x2
#define HWIO_IMC_MSA_CTRL_MSA_EXTERNAL_ENA_SHFT                                           0x1
#define HWIO_IMC_MSA_CTRL_MSA_EXTERNAL_ENA_QSMMU_DEASSERT_FVAL                            0x0
#define HWIO_IMC_MSA_CTRL_MSA_EXTERNAL_ENA_QSMMU_ASSERT_FVAL                              0x1
#define HWIO_IMC_MSA_CTRL_MSA_INTERNAL_ENA_BMSK                                           0x1
#define HWIO_IMC_MSA_CTRL_MSA_INTERNAL_ENA_SHFT                                           0x0
#define HWIO_IMC_MSA_CTRL_MSA_INTERNAL_ENA_CORTEXA53_DEASSERT_FVAL                        0x0
#define HWIO_IMC_MSA_CTRL_MSA_INTERNAL_ENA_CORTEXA53_ASSERT_FVAL                          0x1

#define HWIO_IMC_PROTNS_CTRL_ADDR                                                  (IMC_CSR_REG_BASE      + 0x00000304)
#define HWIO_IMC_PROTNS_CTRL_RMSK                                                  0x80000003
#define HWIO_IMC_PROTNS_CTRL_IN          \
        in_dword_masked(HWIO_IMC_PROTNS_CTRL_ADDR, HWIO_IMC_PROTNS_CTRL_RMSK)
#define HWIO_IMC_PROTNS_CTRL_INM(m)      \
        in_dword_masked(HWIO_IMC_PROTNS_CTRL_ADDR, m)
#define HWIO_IMC_PROTNS_CTRL_OUT(v)      \
        out_dword(HWIO_IMC_PROTNS_CTRL_ADDR,v)
#define HWIO_IMC_PROTNS_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_IMC_PROTNS_CTRL_ADDR,m,v,HWIO_IMC_PROTNS_CTRL_IN)
#define HWIO_IMC_PROTNS_CTRL_PROTNS_CTRL_WRITTEN_BMSK                              0x80000000
#define HWIO_IMC_PROTNS_CTRL_PROTNS_CTRL_WRITTEN_SHFT                                    0x1f
#define HWIO_IMC_PROTNS_CTRL_PROTNS_CTRL_WRITTEN_NOT_WRITTEN_FVAL                         0x0
#define HWIO_IMC_PROTNS_CTRL_PROTNS_CTRL_WRITTEN_WRITTEN_FVAL                             0x1
#define HWIO_IMC_PROTNS_CTRL_PROTNS_EXTERNAL_ENA_BMSK                                     0x2
#define HWIO_IMC_PROTNS_CTRL_PROTNS_EXTERNAL_ENA_SHFT                                     0x1
#define HWIO_IMC_PROTNS_CTRL_PROTNS_EXTERNAL_ENA_SFAB_BLOCK_FVAL                          0x0
#define HWIO_IMC_PROTNS_CTRL_PROTNS_EXTERNAL_ENA_SFAB_PASS_THRU_FVAL                      0x1
#define HWIO_IMC_PROTNS_CTRL_PROTNS_INTERNAL_ENA_BMSK                                     0x1
#define HWIO_IMC_PROTNS_CTRL_PROTNS_INTERNAL_ENA_SHFT                                     0x0
#define HWIO_IMC_PROTNS_CTRL_PROTNS_INTERNAL_ENA_CORTEXA53_BLOCK_FVAL                     0x0
#define HWIO_IMC_PROTNS_CTRL_PROTNS_INTERNAL_ENA_CORTEXA53_PASS_THRU_FVAL                 0x1

#define HWIO_WDOG_SYS_WDT_FREEZE_CTRL_ADDR                                         (IMC_CSR_REG_BASE      + 0x00000308)
#define HWIO_WDOG_SYS_WDT_FREEZE_CTRL_RMSK                                                0x1
#define HWIO_WDOG_SYS_WDT_FREEZE_CTRL_IN          \
        in_dword_masked(HWIO_WDOG_SYS_WDT_FREEZE_CTRL_ADDR, HWIO_WDOG_SYS_WDT_FREEZE_CTRL_RMSK)
#define HWIO_WDOG_SYS_WDT_FREEZE_CTRL_INM(m)      \
        in_dword_masked(HWIO_WDOG_SYS_WDT_FREEZE_CTRL_ADDR, m)
#define HWIO_WDOG_SYS_WDT_FREEZE_CTRL_OUT(v)      \
        out_dword(HWIO_WDOG_SYS_WDT_FREEZE_CTRL_ADDR,v)
#define HWIO_WDOG_SYS_WDT_FREEZE_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WDOG_SYS_WDT_FREEZE_CTRL_ADDR,m,v,HWIO_WDOG_SYS_WDT_FREEZE_CTRL_IN)
#define HWIO_WDOG_SYS_WDT_FREEZE_CTRL_SYS_WDT_FREEZE_BMSK                                 0x1
#define HWIO_WDOG_SYS_WDT_FREEZE_CTRL_SYS_WDT_FREEZE_SHFT                                 0x0
#define HWIO_WDOG_SYS_WDT_FREEZE_CTRL_SYS_WDT_FREEZE_DISENABLE_FVAL                       0x0
#define HWIO_WDOG_SYS_WDT_FREEZE_CTRL_SYS_WDT_FREEZE_ENABLE_FVAL                          0x1

#define HWIO_IMC_PROC_SLEEP_EN_ADDR                                                (IMC_CSR_REG_BASE      + 0x0000030c)
#define HWIO_IMC_PROC_SLEEP_EN_RMSK                                                       0x1
#define HWIO_IMC_PROC_SLEEP_EN_IN          \
        in_dword_masked(HWIO_IMC_PROC_SLEEP_EN_ADDR, HWIO_IMC_PROC_SLEEP_EN_RMSK)
#define HWIO_IMC_PROC_SLEEP_EN_INM(m)      \
        in_dword_masked(HWIO_IMC_PROC_SLEEP_EN_ADDR, m)
#define HWIO_IMC_PROC_SLEEP_EN_OUT(v)      \
        out_dword(HWIO_IMC_PROC_SLEEP_EN_ADDR,v)
#define HWIO_IMC_PROC_SLEEP_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_IMC_PROC_SLEEP_EN_ADDR,m,v,HWIO_IMC_PROC_SLEEP_EN_IN)
#define HWIO_IMC_PROC_SLEEP_EN_SLEEP_EN_BMSK                                              0x1
#define HWIO_IMC_PROC_SLEEP_EN_SLEEP_EN_SHFT                                              0x0
#define HWIO_IMC_PROC_SLEEP_EN_SLEEP_EN_DISENABLE_FVAL                                    0x0
#define HWIO_IMC_PROC_SLEEP_EN_SLEEP_EN_ENABLE_FVAL                                       0x1

#define HWIO_IMC_PROC_STANDBY_WF_STATUS_ADDR                                       (IMC_CSR_REG_BASE      + 0x00000310)
#define HWIO_IMC_PROC_STANDBY_WF_STATUS_RMSK                                              0x7
#define HWIO_IMC_PROC_STANDBY_WF_STATUS_IN          \
        in_dword_masked(HWIO_IMC_PROC_STANDBY_WF_STATUS_ADDR, HWIO_IMC_PROC_STANDBY_WF_STATUS_RMSK)
#define HWIO_IMC_PROC_STANDBY_WF_STATUS_INM(m)      \
        in_dword_masked(HWIO_IMC_PROC_STANDBY_WF_STATUS_ADDR, m)
#define HWIO_IMC_PROC_STANDBY_WF_STATUS_STANDBY_WFE_BMSK                                  0x4
#define HWIO_IMC_PROC_STANDBY_WF_STATUS_STANDBY_WFE_SHFT                                  0x2
#define HWIO_IMC_PROC_STANDBY_WF_STATUS_STANDBY_WFE_NO_WFE_FVAL                           0x0
#define HWIO_IMC_PROC_STANDBY_WF_STATUS_STANDBY_WFE_WFE_FVAL                              0x1
#define HWIO_IMC_PROC_STANDBY_WF_STATUS_STANDBY_WFI_L2_BMSK                               0x2
#define HWIO_IMC_PROC_STANDBY_WF_STATUS_STANDBY_WFI_L2_SHFT                               0x1
#define HWIO_IMC_PROC_STANDBY_WF_STATUS_STANDBY_WFI_L2_NO_L2_WFI_FVAL                     0x0
#define HWIO_IMC_PROC_STANDBY_WF_STATUS_STANDBY_WFI_L2_L2_WFI_FVAL                        0x1
#define HWIO_IMC_PROC_STANDBY_WF_STATUS_STANDBY_WFI_BMSK                                  0x1
#define HWIO_IMC_PROC_STANDBY_WF_STATUS_STANDBY_WFI_SHFT                                  0x0
#define HWIO_IMC_PROC_STANDBY_WF_STATUS_STANDBY_WFI_NO_CPU_WFI_FVAL                       0x0
#define HWIO_IMC_PROC_STANDBY_WF_STATUS_STANDBY_WFI_CPU_WFI_FVAL                          0x1

#define HWIO_QSMMU_MSA_TRANS_CHECK_ADDR                                            (IMC_CSR_REG_BASE      + 0x00000314)
#define HWIO_QSMMU_MSA_TRANS_CHECK_RMSK                                                   0x3
#define HWIO_QSMMU_MSA_TRANS_CHECK_IN          \
        in_dword_masked(HWIO_QSMMU_MSA_TRANS_CHECK_ADDR, HWIO_QSMMU_MSA_TRANS_CHECK_RMSK)
#define HWIO_QSMMU_MSA_TRANS_CHECK_INM(m)      \
        in_dword_masked(HWIO_QSMMU_MSA_TRANS_CHECK_ADDR, m)
#define HWIO_QSMMU_MSA_TRANS_CHECK_OUT(v)      \
        out_dword(HWIO_QSMMU_MSA_TRANS_CHECK_ADDR,v)
#define HWIO_QSMMU_MSA_TRANS_CHECK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QSMMU_MSA_TRANS_CHECK_ADDR,m,v,HWIO_QSMMU_MSA_TRANS_CHECK_IN)
#define HWIO_QSMMU_MSA_TRANS_CHECK_PERPH_CHECK_BMSK                                       0x2
#define HWIO_QSMMU_MSA_TRANS_CHECK_PERPH_CHECK_SHFT                                       0x1
#define HWIO_QSMMU_MSA_TRANS_CHECK_PERPH_CHECK_DISBALED_FVAL                              0x0
#define HWIO_QSMMU_MSA_TRANS_CHECK_PERPH_CHECK_ENABLED_FVAL                               0x1
#define HWIO_QSMMU_MSA_TRANS_CHECK_IMC_CHECK_BMSK                                         0x1
#define HWIO_QSMMU_MSA_TRANS_CHECK_IMC_CHECK_SHFT                                         0x0
#define HWIO_QSMMU_MSA_TRANS_CHECK_IMC_CHECK_DISBALED_FVAL                                0x0
#define HWIO_QSMMU_MSA_TRANS_CHECK_IMC_CHECK_ENABLED_FVAL                                 0x1

#define HWIO_QSMMU_MSA_TRANS_CHECK_ADDR_LOWER_ADDR                                 (IMC_CSR_REG_BASE      + 0x00000318)
#define HWIO_QSMMU_MSA_TRANS_CHECK_ADDR_LOWER_RMSK                                 0xffffffff
#define HWIO_QSMMU_MSA_TRANS_CHECK_ADDR_LOWER_IN          \
        in_dword_masked(HWIO_QSMMU_MSA_TRANS_CHECK_ADDR_LOWER_ADDR, HWIO_QSMMU_MSA_TRANS_CHECK_ADDR_LOWER_RMSK)
#define HWIO_QSMMU_MSA_TRANS_CHECK_ADDR_LOWER_INM(m)      \
        in_dword_masked(HWIO_QSMMU_MSA_TRANS_CHECK_ADDR_LOWER_ADDR, m)
#define HWIO_QSMMU_MSA_TRANS_CHECK_ADDR_LOWER_OUT(v)      \
        out_dword(HWIO_QSMMU_MSA_TRANS_CHECK_ADDR_LOWER_ADDR,v)
#define HWIO_QSMMU_MSA_TRANS_CHECK_ADDR_LOWER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QSMMU_MSA_TRANS_CHECK_ADDR_LOWER_ADDR,m,v,HWIO_QSMMU_MSA_TRANS_CHECK_ADDR_LOWER_IN)
#define HWIO_QSMMU_MSA_TRANS_CHECK_ADDR_LOWER_ADDR_LOWER_BMSK                      0xffffffff
#define HWIO_QSMMU_MSA_TRANS_CHECK_ADDR_LOWER_ADDR_LOWER_SHFT                             0x0

#define HWIO_QSMMU_MSA_TRANS_CHECK_ADDR_UPPER_ADDR                                 (IMC_CSR_REG_BASE      + 0x0000031c)
#define HWIO_QSMMU_MSA_TRANS_CHECK_ADDR_UPPER_RMSK                                 0xffffffff
#define HWIO_QSMMU_MSA_TRANS_CHECK_ADDR_UPPER_IN          \
        in_dword_masked(HWIO_QSMMU_MSA_TRANS_CHECK_ADDR_UPPER_ADDR, HWIO_QSMMU_MSA_TRANS_CHECK_ADDR_UPPER_RMSK)
#define HWIO_QSMMU_MSA_TRANS_CHECK_ADDR_UPPER_INM(m)      \
        in_dword_masked(HWIO_QSMMU_MSA_TRANS_CHECK_ADDR_UPPER_ADDR, m)
#define HWIO_QSMMU_MSA_TRANS_CHECK_ADDR_UPPER_OUT(v)      \
        out_dword(HWIO_QSMMU_MSA_TRANS_CHECK_ADDR_UPPER_ADDR,v)
#define HWIO_QSMMU_MSA_TRANS_CHECK_ADDR_UPPER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QSMMU_MSA_TRANS_CHECK_ADDR_UPPER_ADDR,m,v,HWIO_QSMMU_MSA_TRANS_CHECK_ADDR_UPPER_IN)
#define HWIO_QSMMU_MSA_TRANS_CHECK_ADDR_UPPER_ADDR_UPPER_BMSK                      0xffffffff
#define HWIO_QSMMU_MSA_TRANS_CHECK_ADDR_UPPER_ADDR_UPPER_SHFT                             0x0

/*----------------------------------------------------------------------------
 * MODULE: APCS_HPSS0_HPSS_DBG
 *--------------------------------------------------------------------------*/

#define APCS_HPSS0_HPSS_DBG_REG_BASE                                     (HMSS_PERIPH_BASE      + 0x00307000)

#define HWIO_APCS_HPSS0_WDOG_DIAG_EN_ADDR                                (APCS_HPSS0_HPSS_DBG_REG_BASE      + 0x00000000)
#define HWIO_APCS_HPSS0_WDOG_DIAG_EN_RMSK                                 0x3f30773
#define HWIO_APCS_HPSS0_WDOG_DIAG_EN_IN          \
        in_dword_masked(HWIO_APCS_HPSS0_WDOG_DIAG_EN_ADDR, HWIO_APCS_HPSS0_WDOG_DIAG_EN_RMSK)
#define HWIO_APCS_HPSS0_WDOG_DIAG_EN_INM(m)      \
        in_dword_masked(HWIO_APCS_HPSS0_WDOG_DIAG_EN_ADDR, m)
#define HWIO_APCS_HPSS0_WDOG_DIAG_EN_OUT(v)      \
        out_dword(HWIO_APCS_HPSS0_WDOG_DIAG_EN_ADDR,v)
#define HWIO_APCS_HPSS0_WDOG_DIAG_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_HPSS0_WDOG_DIAG_EN_ADDR,m,v,HWIO_APCS_HPSS0_WDOG_DIAG_EN_IN)
#define HWIO_APCS_HPSS0_WDOG_DIAG_EN_WDW_DSBL_LDO_BMSK                    0x2000000
#define HWIO_APCS_HPSS0_WDOG_DIAG_EN_WDW_DSBL_LDO_SHFT                         0x19
#define HWIO_APCS_HPSS0_WDOG_DIAG_EN_WDW_DSBL_NMM_BMSK                    0x1000000
#define HWIO_APCS_HPSS0_WDOG_DIAG_EN_WDW_DSBL_NMM_SHFT                         0x18
#define HWIO_APCS_HPSS0_WDOG_DIAG_EN_WDW_DSBL_DCVS_VOTE_BMSK               0x800000
#define HWIO_APCS_HPSS0_WDOG_DIAG_EN_WDW_DSBL_DCVS_VOTE_SHFT                   0x17
#define HWIO_APCS_HPSS0_WDOG_DIAG_EN_WDW_DSBL_DCVS_REQ_BMSK                0x400000
#define HWIO_APCS_HPSS0_WDOG_DIAG_EN_WDW_DSBL_DCVS_REQ_SHFT                    0x16
#define HWIO_APCS_HPSS0_WDOG_DIAG_EN_WDW_DSBL_CPR_BMSK                     0x200000
#define HWIO_APCS_HPSS0_WDOG_DIAG_EN_WDW_DSBL_CPR_SHFT                         0x15
#define HWIO_APCS_HPSS0_WDOG_DIAG_EN_WDW_DSBL_AVM_BMSK                     0x100000
#define HWIO_APCS_HPSS0_WDOG_DIAG_EN_WDW_DSBL_AVM_SHFT                         0x14
#define HWIO_APCS_HPSS0_WDOG_DIAG_EN_WDW_ENBL_FLM_THROTTLE_BMSK             0x20000
#define HWIO_APCS_HPSS0_WDOG_DIAG_EN_WDW_ENBL_FLM_THROTTLE_SHFT                0x11
#define HWIO_APCS_HPSS0_WDOG_DIAG_EN_WDW_ENBL_REDUCE_FREQ_BMSK              0x10000
#define HWIO_APCS_HPSS0_WDOG_DIAG_EN_WDW_ENBL_REDUCE_FREQ_SHFT                 0x10
#define HWIO_APCS_HPSS0_WDOG_DIAG_EN_SPM_SUDN_ACK_OVRRIDE_BMSK                0x400
#define HWIO_APCS_HPSS0_WDOG_DIAG_EN_SPM_SUDN_ACK_OVRRIDE_SHFT                  0xa
#define HWIO_APCS_HPSS0_WDOG_DIAG_EN_SPM_BGUP_ACK_OVRRIDE_BMSK                0x200
#define HWIO_APCS_HPSS0_WDOG_DIAG_EN_SPM_BGUP_ACK_OVRRIDE_SHFT                  0x9
#define HWIO_APCS_HPSS0_WDOG_DIAG_EN_SPM_EN_SHALLOW_BMSK                      0x100
#define HWIO_APCS_HPSS0_WDOG_DIAG_EN_SPM_EN_SHALLOW_SHFT                        0x8
#define HWIO_APCS_HPSS0_WDOG_DIAG_EN_SPM_EN_APC2_BMSK                          0x40
#define HWIO_APCS_HPSS0_WDOG_DIAG_EN_SPM_EN_APC2_SHFT                           0x6
#define HWIO_APCS_HPSS0_WDOG_DIAG_EN_SPM_EN_APC1_BMSK                          0x20
#define HWIO_APCS_HPSS0_WDOG_DIAG_EN_SPM_EN_APC1_SHFT                           0x5
#define HWIO_APCS_HPSS0_WDOG_DIAG_EN_SPM_EN_APC0_BMSK                          0x10
#define HWIO_APCS_HPSS0_WDOG_DIAG_EN_SPM_EN_APC0_SHFT                           0x4
#define HWIO_APCS_HPSS0_WDOG_DIAG_EN_WPRS_EN_BMSK                               0x2
#define HWIO_APCS_HPSS0_WDOG_DIAG_EN_WPRS_EN_SHFT                               0x1
#define HWIO_APCS_HPSS0_WDOG_DIAG_EN_WPRH_EN_BMSK                               0x1
#define HWIO_APCS_HPSS0_WDOG_DIAG_EN_WPRH_EN_SHFT                               0x0

#define HWIO_APCS_HPSS0_CHKBIT_ADDR                                      (APCS_HPSS0_HPSS_DBG_REG_BASE      + 0x00000004)
#define HWIO_APCS_HPSS0_CHKBIT_RMSK                                             0x7
#define HWIO_APCS_HPSS0_CHKBIT_IN          \
        in_dword_masked(HWIO_APCS_HPSS0_CHKBIT_ADDR, HWIO_APCS_HPSS0_CHKBIT_RMSK)
#define HWIO_APCS_HPSS0_CHKBIT_INM(m)      \
        in_dword_masked(HWIO_APCS_HPSS0_CHKBIT_ADDR, m)
#define HWIO_APCS_HPSS0_CHKBIT_OUT(v)      \
        out_dword(HWIO_APCS_HPSS0_CHKBIT_ADDR,v)
#define HWIO_APCS_HPSS0_CHKBIT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_HPSS0_CHKBIT_ADDR,m,v,HWIO_APCS_HPSS0_CHKBIT_IN)
#define HWIO_APCS_HPSS0_CHKBIT_WPRS_REQ_BMSK                                    0x4
#define HWIO_APCS_HPSS0_CHKBIT_WPRS_REQ_SHFT                                    0x2
#define HWIO_APCS_HPSS0_CHKBIT_WPRH_REQ_BMSK                                    0x2
#define HWIO_APCS_HPSS0_CHKBIT_WPRH_REQ_SHFT                                    0x1
#define HWIO_APCS_HPSS0_CHKBIT_APM_AON_OVRRIDE_BMSK                             0x1
#define HWIO_APCS_HPSS0_CHKBIT_APM_AON_OVRRIDE_SHFT                             0x0

#define HWIO_APCS_HPSS0_TEST_BUS_SEL_ADDR                                (APCS_HPSS0_HPSS_DBG_REG_BASE      + 0x00000008)
#define HWIO_APCS_HPSS0_TEST_BUS_SEL_RMSK                                0xffffffff
#define HWIO_APCS_HPSS0_TEST_BUS_SEL_IN          \
        in_dword_masked(HWIO_APCS_HPSS0_TEST_BUS_SEL_ADDR, HWIO_APCS_HPSS0_TEST_BUS_SEL_RMSK)
#define HWIO_APCS_HPSS0_TEST_BUS_SEL_INM(m)      \
        in_dword_masked(HWIO_APCS_HPSS0_TEST_BUS_SEL_ADDR, m)
#define HWIO_APCS_HPSS0_TEST_BUS_SEL_OUT(v)      \
        out_dword(HWIO_APCS_HPSS0_TEST_BUS_SEL_ADDR,v)
#define HWIO_APCS_HPSS0_TEST_BUS_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_HPSS0_TEST_BUS_SEL_ADDR,m,v,HWIO_APCS_HPSS0_TEST_BUS_SEL_IN)
#define HWIO_APCS_HPSS0_TEST_BUS_SEL_RSV_BMSK                            0xfc000000
#define HWIO_APCS_HPSS0_TEST_BUS_SEL_RSV_SHFT                                  0x1a
#define HWIO_APCS_HPSS0_TEST_BUS_SEL_SEL_APC2_IO_BMSK                     0x2000000
#define HWIO_APCS_HPSS0_TEST_BUS_SEL_SEL_APC2_IO_SHFT                          0x19
#define HWIO_APCS_HPSS0_TEST_BUS_SEL_SEL_APC1_IO_BMSK                     0x1000000
#define HWIO_APCS_HPSS0_TEST_BUS_SEL_SEL_APC1_IO_SHFT                          0x18
#define HWIO_APCS_HPSS0_TEST_BUS_SEL_SEL_APC0_IO_BMSK                      0x800000
#define HWIO_APCS_HPSS0_TEST_BUS_SEL_SEL_APC0_IO_SHFT                          0x17
#define HWIO_APCS_HPSS0_TEST_BUS_SEL_SEL_SMT_CPR_BMSK                      0x400000
#define HWIO_APCS_HPSS0_TEST_BUS_SEL_SEL_SMT_CPR_SHFT                          0x16
#define HWIO_APCS_HPSS0_TEST_BUS_SEL_SEL_ACC_CTL_BMSK                      0x200000
#define HWIO_APCS_HPSS0_TEST_BUS_SEL_SEL_ACC_CTL_SHFT                          0x15
#define HWIO_APCS_HPSS0_TEST_BUS_SEL_SEL_NMM_BMSK                          0x100000
#define HWIO_APCS_HPSS0_TEST_BUS_SEL_SEL_NMM_SHFT                              0x14
#define HWIO_APCS_HPSS0_TEST_BUS_SEL_SEL_DCVS_BMSK                          0x80000
#define HWIO_APCS_HPSS0_TEST_BUS_SEL_SEL_DCVS_SHFT                             0x13
#define HWIO_APCS_HPSS0_TEST_BUS_SEL_SEL_AVM_BMSK                           0x40000
#define HWIO_APCS_HPSS0_TEST_BUS_SEL_SEL_AVM_SHFT                              0x12
#define HWIO_APCS_HPSS0_TEST_BUS_SEL_SEL_FLM_BMSK                           0x20000
#define HWIO_APCS_HPSS0_TEST_BUS_SEL_SEL_FLM_SHFT                              0x11
#define HWIO_APCS_HPSS0_TEST_BUS_SEL_SEL_APC2_ODCM_STS_BMSK                 0x10000
#define HWIO_APCS_HPSS0_TEST_BUS_SEL_SEL_APC2_ODCM_STS_SHFT                    0x10
#define HWIO_APCS_HPSS0_TEST_BUS_SEL_SEL_APC1_ODCM_STS_BMSK                  0x8000
#define HWIO_APCS_HPSS0_TEST_BUS_SEL_SEL_APC1_ODCM_STS_SHFT                     0xf
#define HWIO_APCS_HPSS0_TEST_BUS_SEL_SEL_APC0_ODCM_STS_BMSK                  0x4000
#define HWIO_APCS_HPSS0_TEST_BUS_SEL_SEL_APC0_ODCM_STS_SHFT                     0xe
#define HWIO_APCS_HPSS0_TEST_BUS_SEL_SEL_ACTV_MODE_BMSK                      0x2000
#define HWIO_APCS_HPSS0_TEST_BUS_SEL_SEL_ACTV_MODE_SHFT                         0xd
#define HWIO_APCS_HPSS0_TEST_BUS_SEL_SEL_SER_STS_BMSK                        0x1000
#define HWIO_APCS_HPSS0_TEST_BUS_SEL_SEL_SER_STS_SHFT                           0xc
#define HWIO_APCS_HPSS0_TEST_BUS_SEL_SEL_GLB_CONST_BMSK                       0x800
#define HWIO_APCS_HPSS0_TEST_BUS_SEL_SEL_GLB_CONST_SHFT                         0xb
#define HWIO_APCS_HPSS0_TEST_BUS_SEL_SEL_APR_CPR3_BMSK                        0x400
#define HWIO_APCS_HPSS0_TEST_BUS_SEL_SEL_APR_CPR3_SHFT                          0xa
#define HWIO_APCS_HPSS0_TEST_BUS_SEL_SEL_APR_SAW_BMSK                         0x200
#define HWIO_APCS_HPSS0_TEST_BUS_SEL_SEL_APR_SAW_SHFT                           0x9
#define HWIO_APCS_HPSS0_TEST_BUS_SEL_SEL_APC2_L2_SAW_BMSK                     0x100
#define HWIO_APCS_HPSS0_TEST_BUS_SEL_SEL_APC2_L2_SAW_SHFT                       0x8
#define HWIO_APCS_HPSS0_TEST_BUS_SEL_SEL_APC2_C1_SAW_BMSK                      0x80
#define HWIO_APCS_HPSS0_TEST_BUS_SEL_SEL_APC2_C1_SAW_SHFT                       0x7
#define HWIO_APCS_HPSS0_TEST_BUS_SEL_SEL_APC2_C0_SAW_BMSK                      0x40
#define HWIO_APCS_HPSS0_TEST_BUS_SEL_SEL_APC2_C0_SAW_SHFT                       0x6
#define HWIO_APCS_HPSS0_TEST_BUS_SEL_SEL_APC1_L2_SAW_BMSK                      0x20
#define HWIO_APCS_HPSS0_TEST_BUS_SEL_SEL_APC1_L2_SAW_SHFT                       0x5
#define HWIO_APCS_HPSS0_TEST_BUS_SEL_SEL_APC1_C1_SAW_BMSK                      0x10
#define HWIO_APCS_HPSS0_TEST_BUS_SEL_SEL_APC1_C1_SAW_SHFT                       0x4
#define HWIO_APCS_HPSS0_TEST_BUS_SEL_SEL_APC1_C0_SAW_BMSK                       0x8
#define HWIO_APCS_HPSS0_TEST_BUS_SEL_SEL_APC1_C0_SAW_SHFT                       0x3
#define HWIO_APCS_HPSS0_TEST_BUS_SEL_SEL_APC0_L2_SAW_BMSK                       0x4
#define HWIO_APCS_HPSS0_TEST_BUS_SEL_SEL_APC0_L2_SAW_SHFT                       0x2
#define HWIO_APCS_HPSS0_TEST_BUS_SEL_SEL_APC0_C1_SAW_BMSK                       0x2
#define HWIO_APCS_HPSS0_TEST_BUS_SEL_SEL_APC0_C1_SAW_SHFT                       0x1
#define HWIO_APCS_HPSS0_TEST_BUS_SEL_SEL_APC0_C0_SAW_BMSK                       0x1
#define HWIO_APCS_HPSS0_TEST_BUS_SEL_SEL_APC0_C0_SAW_SHFT                       0x0

#define HWIO_APCS_HPSS0_PLL_TEST_CLK_SEL_ADDR                            (APCS_HPSS0_HPSS_DBG_REG_BASE      + 0x0000000c)
#define HWIO_APCS_HPSS0_PLL_TEST_CLK_SEL_RMSK                                   0xf
#define HWIO_APCS_HPSS0_PLL_TEST_CLK_SEL_IN          \
        in_dword_masked(HWIO_APCS_HPSS0_PLL_TEST_CLK_SEL_ADDR, HWIO_APCS_HPSS0_PLL_TEST_CLK_SEL_RMSK)
#define HWIO_APCS_HPSS0_PLL_TEST_CLK_SEL_INM(m)      \
        in_dword_masked(HWIO_APCS_HPSS0_PLL_TEST_CLK_SEL_ADDR, m)
#define HWIO_APCS_HPSS0_PLL_TEST_CLK_SEL_OUT(v)      \
        out_dword(HWIO_APCS_HPSS0_PLL_TEST_CLK_SEL_ADDR,v)
#define HWIO_APCS_HPSS0_PLL_TEST_CLK_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_HPSS0_PLL_TEST_CLK_SEL_ADDR,m,v,HWIO_APCS_HPSS0_PLL_TEST_CLK_SEL_IN)
#define HWIO_APCS_HPSS0_PLL_TEST_CLK_SEL_LVL2_SEL_BMSK                          0xc
#define HWIO_APCS_HPSS0_PLL_TEST_CLK_SEL_LVL2_SEL_SHFT                          0x2
#define HWIO_APCS_HPSS0_PLL_TEST_CLK_SEL_LVL1_SEL_BMSK                          0x3
#define HWIO_APCS_HPSS0_PLL_TEST_CLK_SEL_LVL1_SEL_SHFT                          0x0

#define HWIO_APCS_HPSS0_DBG_TEST_CLK_SEL_ADDR                            (APCS_HPSS0_HPSS_DBG_REG_BASE      + 0x00000010)
#define HWIO_APCS_HPSS0_DBG_TEST_CLK_SEL_RMSK                                  0x3f
#define HWIO_APCS_HPSS0_DBG_TEST_CLK_SEL_IN          \
        in_dword_masked(HWIO_APCS_HPSS0_DBG_TEST_CLK_SEL_ADDR, HWIO_APCS_HPSS0_DBG_TEST_CLK_SEL_RMSK)
#define HWIO_APCS_HPSS0_DBG_TEST_CLK_SEL_INM(m)      \
        in_dword_masked(HWIO_APCS_HPSS0_DBG_TEST_CLK_SEL_ADDR, m)
#define HWIO_APCS_HPSS0_DBG_TEST_CLK_SEL_OUT(v)      \
        out_dword(HWIO_APCS_HPSS0_DBG_TEST_CLK_SEL_ADDR,v)
#define HWIO_APCS_HPSS0_DBG_TEST_CLK_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_HPSS0_DBG_TEST_CLK_SEL_ADDR,m,v,HWIO_APCS_HPSS0_DBG_TEST_CLK_SEL_IN)
#define HWIO_APCS_HPSS0_DBG_TEST_CLK_SEL_LVL3_SEL_BMSK                         0x30
#define HWIO_APCS_HPSS0_DBG_TEST_CLK_SEL_LVL3_SEL_SHFT                          0x4
#define HWIO_APCS_HPSS0_DBG_TEST_CLK_SEL_LVL2_SEL_BMSK                          0xc
#define HWIO_APCS_HPSS0_DBG_TEST_CLK_SEL_LVL2_SEL_SHFT                          0x2
#define HWIO_APCS_HPSS0_DBG_TEST_CLK_SEL_LVL1_SEL_BMSK                          0x3
#define HWIO_APCS_HPSS0_DBG_TEST_CLK_SEL_LVL1_SEL_SHFT                          0x0

#define HWIO_APCS_HPSS0_ATEST0_EN_ADDR                                   (APCS_HPSS0_HPSS_DBG_REG_BASE      + 0x00000014)
#define HWIO_APCS_HPSS0_ATEST0_EN_RMSK                                        0x1ff
#define HWIO_APCS_HPSS0_ATEST0_EN_IN          \
        in_dword_masked(HWIO_APCS_HPSS0_ATEST0_EN_ADDR, HWIO_APCS_HPSS0_ATEST0_EN_RMSK)
#define HWIO_APCS_HPSS0_ATEST0_EN_INM(m)      \
        in_dword_masked(HWIO_APCS_HPSS0_ATEST0_EN_ADDR, m)
#define HWIO_APCS_HPSS0_ATEST0_EN_OUT(v)      \
        out_dword(HWIO_APCS_HPSS0_ATEST0_EN_ADDR,v)
#define HWIO_APCS_HPSS0_ATEST0_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_HPSS0_ATEST0_EN_ADDR,m,v,HWIO_APCS_HPSS0_ATEST0_EN_IN)
#define HWIO_APCS_HPSS0_ATEST0_EN_A2_ATEST0_EN_BMSK                           0x100
#define HWIO_APCS_HPSS0_ATEST0_EN_A2_ATEST0_EN_SHFT                             0x8
#define HWIO_APCS_HPSS0_ATEST0_EN_A2C1_ATEST0_EN_BMSK                          0x80
#define HWIO_APCS_HPSS0_ATEST0_EN_A2C1_ATEST0_EN_SHFT                           0x7
#define HWIO_APCS_HPSS0_ATEST0_EN_A2C0_ATEST0_EN_BMSK                          0x40
#define HWIO_APCS_HPSS0_ATEST0_EN_A2C0_ATEST0_EN_SHFT                           0x6
#define HWIO_APCS_HPSS0_ATEST0_EN_A1_ATEST0_EN_BMSK                            0x20
#define HWIO_APCS_HPSS0_ATEST0_EN_A1_ATEST0_EN_SHFT                             0x5
#define HWIO_APCS_HPSS0_ATEST0_EN_A1C1_ATEST0_EN_BMSK                          0x10
#define HWIO_APCS_HPSS0_ATEST0_EN_A1C1_ATEST0_EN_SHFT                           0x4
#define HWIO_APCS_HPSS0_ATEST0_EN_A1C0_ATEST0_EN_BMSK                           0x8
#define HWIO_APCS_HPSS0_ATEST0_EN_A1C0_ATEST0_EN_SHFT                           0x3
#define HWIO_APCS_HPSS0_ATEST0_EN_A0_ATEST0_EN_BMSK                             0x4
#define HWIO_APCS_HPSS0_ATEST0_EN_A0_ATEST0_EN_SHFT                             0x2
#define HWIO_APCS_HPSS0_ATEST0_EN_A0C1_ATEST0_EN_BMSK                           0x2
#define HWIO_APCS_HPSS0_ATEST0_EN_A0C1_ATEST0_EN_SHFT                           0x1
#define HWIO_APCS_HPSS0_ATEST0_EN_A0C0_ATEST0_EN_BMSK                           0x1
#define HWIO_APCS_HPSS0_ATEST0_EN_A0C0_ATEST0_EN_SHFT                           0x0

#define HWIO_APCS_HPSS0_ATEST1_EN_ADDR                                   (APCS_HPSS0_HPSS_DBG_REG_BASE      + 0x00000018)
#define HWIO_APCS_HPSS0_ATEST1_EN_RMSK                                        0x1ff
#define HWIO_APCS_HPSS0_ATEST1_EN_IN          \
        in_dword_masked(HWIO_APCS_HPSS0_ATEST1_EN_ADDR, HWIO_APCS_HPSS0_ATEST1_EN_RMSK)
#define HWIO_APCS_HPSS0_ATEST1_EN_INM(m)      \
        in_dword_masked(HWIO_APCS_HPSS0_ATEST1_EN_ADDR, m)
#define HWIO_APCS_HPSS0_ATEST1_EN_OUT(v)      \
        out_dword(HWIO_APCS_HPSS0_ATEST1_EN_ADDR,v)
#define HWIO_APCS_HPSS0_ATEST1_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_HPSS0_ATEST1_EN_ADDR,m,v,HWIO_APCS_HPSS0_ATEST1_EN_IN)
#define HWIO_APCS_HPSS0_ATEST1_EN_A2_ATEST1_EN_BMSK                           0x100
#define HWIO_APCS_HPSS0_ATEST1_EN_A2_ATEST1_EN_SHFT                             0x8
#define HWIO_APCS_HPSS0_ATEST1_EN_A2C1_ATEST1_EN_BMSK                          0x80
#define HWIO_APCS_HPSS0_ATEST1_EN_A2C1_ATEST1_EN_SHFT                           0x7
#define HWIO_APCS_HPSS0_ATEST1_EN_A2C0_ATEST1_EN_BMSK                          0x40
#define HWIO_APCS_HPSS0_ATEST1_EN_A2C0_ATEST1_EN_SHFT                           0x6
#define HWIO_APCS_HPSS0_ATEST1_EN_A1_ATEST1_EN_BMSK                            0x20
#define HWIO_APCS_HPSS0_ATEST1_EN_A1_ATEST1_EN_SHFT                             0x5
#define HWIO_APCS_HPSS0_ATEST1_EN_A1C1_ATEST1_EN_BMSK                          0x10
#define HWIO_APCS_HPSS0_ATEST1_EN_A1C1_ATEST1_EN_SHFT                           0x4
#define HWIO_APCS_HPSS0_ATEST1_EN_A1C0_ATEST1_EN_BMSK                           0x8
#define HWIO_APCS_HPSS0_ATEST1_EN_A1C0_ATEST1_EN_SHFT                           0x3
#define HWIO_APCS_HPSS0_ATEST1_EN_A0_ATEST1_EN_BMSK                             0x4
#define HWIO_APCS_HPSS0_ATEST1_EN_A0_ATEST1_EN_SHFT                             0x2
#define HWIO_APCS_HPSS0_ATEST1_EN_A0C1_ATEST1_EN_BMSK                           0x2
#define HWIO_APCS_HPSS0_ATEST1_EN_A0C1_ATEST1_EN_SHFT                           0x1
#define HWIO_APCS_HPSS0_ATEST1_EN_A0C0_ATEST1_EN_BMSK                           0x1
#define HWIO_APCS_HPSS0_ATEST1_EN_A0C0_ATEST1_EN_SHFT                           0x0

#define HWIO_APCS_HPSS0_ATEST_CFG_ADDR                                   (APCS_HPSS0_HPSS_DBG_REG_BASE      + 0x0000001c)
#define HWIO_APCS_HPSS0_ATEST_CFG_RMSK                                         0xff
#define HWIO_APCS_HPSS0_ATEST_CFG_IN          \
        in_dword_masked(HWIO_APCS_HPSS0_ATEST_CFG_ADDR, HWIO_APCS_HPSS0_ATEST_CFG_RMSK)
#define HWIO_APCS_HPSS0_ATEST_CFG_INM(m)      \
        in_dword_masked(HWIO_APCS_HPSS0_ATEST_CFG_ADDR, m)
#define HWIO_APCS_HPSS0_ATEST_CFG_OUT(v)      \
        out_dword(HWIO_APCS_HPSS0_ATEST_CFG_ADDR,v)
#define HWIO_APCS_HPSS0_ATEST_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_HPSS0_ATEST_CFG_ADDR,m,v,HWIO_APCS_HPSS0_ATEST_CFG_IN)
#define HWIO_APCS_HPSS0_ATEST_CFG_ATEST_CFG_BMSK                               0xff
#define HWIO_APCS_HPSS0_ATEST_CFG_ATEST_CFG_SHFT                                0x0

/*----------------------------------------------------------------------------
 * MODULE: APCS_HPSS1_HPSS_DBG
 *--------------------------------------------------------------------------*/

#define APCS_HPSS1_HPSS_DBG_REG_BASE                                     (HMSS_PERIPH_BASE      + 0x0030f000)

#define HWIO_APCS_HPSS1_WDOG_DIAG_EN_ADDR                                (APCS_HPSS1_HPSS_DBG_REG_BASE      + 0x00000000)
#define HWIO_APCS_HPSS1_WDOG_DIAG_EN_RMSK                                 0x3f30773
#define HWIO_APCS_HPSS1_WDOG_DIAG_EN_IN          \
        in_dword_masked(HWIO_APCS_HPSS1_WDOG_DIAG_EN_ADDR, HWIO_APCS_HPSS1_WDOG_DIAG_EN_RMSK)
#define HWIO_APCS_HPSS1_WDOG_DIAG_EN_INM(m)      \
        in_dword_masked(HWIO_APCS_HPSS1_WDOG_DIAG_EN_ADDR, m)
#define HWIO_APCS_HPSS1_WDOG_DIAG_EN_OUT(v)      \
        out_dword(HWIO_APCS_HPSS1_WDOG_DIAG_EN_ADDR,v)
#define HWIO_APCS_HPSS1_WDOG_DIAG_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_HPSS1_WDOG_DIAG_EN_ADDR,m,v,HWIO_APCS_HPSS1_WDOG_DIAG_EN_IN)
#define HWIO_APCS_HPSS1_WDOG_DIAG_EN_WDW_DSBL_LDO_BMSK                    0x2000000
#define HWIO_APCS_HPSS1_WDOG_DIAG_EN_WDW_DSBL_LDO_SHFT                         0x19
#define HWIO_APCS_HPSS1_WDOG_DIAG_EN_WDW_DSBL_NMM_BMSK                    0x1000000
#define HWIO_APCS_HPSS1_WDOG_DIAG_EN_WDW_DSBL_NMM_SHFT                         0x18
#define HWIO_APCS_HPSS1_WDOG_DIAG_EN_WDW_DSBL_DCVS_VOTE_BMSK               0x800000
#define HWIO_APCS_HPSS1_WDOG_DIAG_EN_WDW_DSBL_DCVS_VOTE_SHFT                   0x17
#define HWIO_APCS_HPSS1_WDOG_DIAG_EN_WDW_DSBL_DCVS_REQ_BMSK                0x400000
#define HWIO_APCS_HPSS1_WDOG_DIAG_EN_WDW_DSBL_DCVS_REQ_SHFT                    0x16
#define HWIO_APCS_HPSS1_WDOG_DIAG_EN_WDW_DSBL_CPR_BMSK                     0x200000
#define HWIO_APCS_HPSS1_WDOG_DIAG_EN_WDW_DSBL_CPR_SHFT                         0x15
#define HWIO_APCS_HPSS1_WDOG_DIAG_EN_WDW_DSBL_AVM_BMSK                     0x100000
#define HWIO_APCS_HPSS1_WDOG_DIAG_EN_WDW_DSBL_AVM_SHFT                         0x14
#define HWIO_APCS_HPSS1_WDOG_DIAG_EN_WDW_ENBL_FLM_THROTTLE_BMSK             0x20000
#define HWIO_APCS_HPSS1_WDOG_DIAG_EN_WDW_ENBL_FLM_THROTTLE_SHFT                0x11
#define HWIO_APCS_HPSS1_WDOG_DIAG_EN_WDW_ENBL_REDUCE_FREQ_BMSK              0x10000
#define HWIO_APCS_HPSS1_WDOG_DIAG_EN_WDW_ENBL_REDUCE_FREQ_SHFT                 0x10
#define HWIO_APCS_HPSS1_WDOG_DIAG_EN_SPM_SUDN_ACK_OVRRIDE_BMSK                0x400
#define HWIO_APCS_HPSS1_WDOG_DIAG_EN_SPM_SUDN_ACK_OVRRIDE_SHFT                  0xa
#define HWIO_APCS_HPSS1_WDOG_DIAG_EN_SPM_BGUP_ACK_OVRRIDE_BMSK                0x200
#define HWIO_APCS_HPSS1_WDOG_DIAG_EN_SPM_BGUP_ACK_OVRRIDE_SHFT                  0x9
#define HWIO_APCS_HPSS1_WDOG_DIAG_EN_SPM_EN_SHALLOW_BMSK                      0x100
#define HWIO_APCS_HPSS1_WDOG_DIAG_EN_SPM_EN_SHALLOW_SHFT                        0x8
#define HWIO_APCS_HPSS1_WDOG_DIAG_EN_SPM_EN_APC2_BMSK                          0x40
#define HWIO_APCS_HPSS1_WDOG_DIAG_EN_SPM_EN_APC2_SHFT                           0x6
#define HWIO_APCS_HPSS1_WDOG_DIAG_EN_SPM_EN_APC1_BMSK                          0x20
#define HWIO_APCS_HPSS1_WDOG_DIAG_EN_SPM_EN_APC1_SHFT                           0x5
#define HWIO_APCS_HPSS1_WDOG_DIAG_EN_SPM_EN_APC0_BMSK                          0x10
#define HWIO_APCS_HPSS1_WDOG_DIAG_EN_SPM_EN_APC0_SHFT                           0x4
#define HWIO_APCS_HPSS1_WDOG_DIAG_EN_WPRS_EN_BMSK                               0x2
#define HWIO_APCS_HPSS1_WDOG_DIAG_EN_WPRS_EN_SHFT                               0x1
#define HWIO_APCS_HPSS1_WDOG_DIAG_EN_WPRH_EN_BMSK                               0x1
#define HWIO_APCS_HPSS1_WDOG_DIAG_EN_WPRH_EN_SHFT                               0x0

#define HWIO_APCS_HPSS1_CHKBIT_ADDR                                      (APCS_HPSS1_HPSS_DBG_REG_BASE      + 0x00000004)
#define HWIO_APCS_HPSS1_CHKBIT_RMSK                                             0x7
#define HWIO_APCS_HPSS1_CHKBIT_IN          \
        in_dword_masked(HWIO_APCS_HPSS1_CHKBIT_ADDR, HWIO_APCS_HPSS1_CHKBIT_RMSK)
#define HWIO_APCS_HPSS1_CHKBIT_INM(m)      \
        in_dword_masked(HWIO_APCS_HPSS1_CHKBIT_ADDR, m)
#define HWIO_APCS_HPSS1_CHKBIT_OUT(v)      \
        out_dword(HWIO_APCS_HPSS1_CHKBIT_ADDR,v)
#define HWIO_APCS_HPSS1_CHKBIT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_HPSS1_CHKBIT_ADDR,m,v,HWIO_APCS_HPSS1_CHKBIT_IN)
#define HWIO_APCS_HPSS1_CHKBIT_WPRS_REQ_BMSK                                    0x4
#define HWIO_APCS_HPSS1_CHKBIT_WPRS_REQ_SHFT                                    0x2
#define HWIO_APCS_HPSS1_CHKBIT_WPRH_REQ_BMSK                                    0x2
#define HWIO_APCS_HPSS1_CHKBIT_WPRH_REQ_SHFT                                    0x1
#define HWIO_APCS_HPSS1_CHKBIT_APM_AON_OVRRIDE_BMSK                             0x1
#define HWIO_APCS_HPSS1_CHKBIT_APM_AON_OVRRIDE_SHFT                             0x0

#define HWIO_APCS_HPSS1_TEST_BUS_SEL_ADDR                                (APCS_HPSS1_HPSS_DBG_REG_BASE      + 0x00000008)
#define HWIO_APCS_HPSS1_TEST_BUS_SEL_RMSK                                0xffffffff
#define HWIO_APCS_HPSS1_TEST_BUS_SEL_IN          \
        in_dword_masked(HWIO_APCS_HPSS1_TEST_BUS_SEL_ADDR, HWIO_APCS_HPSS1_TEST_BUS_SEL_RMSK)
#define HWIO_APCS_HPSS1_TEST_BUS_SEL_INM(m)      \
        in_dword_masked(HWIO_APCS_HPSS1_TEST_BUS_SEL_ADDR, m)
#define HWIO_APCS_HPSS1_TEST_BUS_SEL_OUT(v)      \
        out_dword(HWIO_APCS_HPSS1_TEST_BUS_SEL_ADDR,v)
#define HWIO_APCS_HPSS1_TEST_BUS_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_HPSS1_TEST_BUS_SEL_ADDR,m,v,HWIO_APCS_HPSS1_TEST_BUS_SEL_IN)
#define HWIO_APCS_HPSS1_TEST_BUS_SEL_RSV_BMSK                            0xfc000000
#define HWIO_APCS_HPSS1_TEST_BUS_SEL_RSV_SHFT                                  0x1a
#define HWIO_APCS_HPSS1_TEST_BUS_SEL_SEL_APC2_IO_BMSK                     0x2000000
#define HWIO_APCS_HPSS1_TEST_BUS_SEL_SEL_APC2_IO_SHFT                          0x19
#define HWIO_APCS_HPSS1_TEST_BUS_SEL_SEL_APC1_IO_BMSK                     0x1000000
#define HWIO_APCS_HPSS1_TEST_BUS_SEL_SEL_APC1_IO_SHFT                          0x18
#define HWIO_APCS_HPSS1_TEST_BUS_SEL_SEL_APC0_IO_BMSK                      0x800000
#define HWIO_APCS_HPSS1_TEST_BUS_SEL_SEL_APC0_IO_SHFT                          0x17
#define HWIO_APCS_HPSS1_TEST_BUS_SEL_SEL_SMT_CPR_BMSK                      0x400000
#define HWIO_APCS_HPSS1_TEST_BUS_SEL_SEL_SMT_CPR_SHFT                          0x16
#define HWIO_APCS_HPSS1_TEST_BUS_SEL_SEL_ACC_CTL_BMSK                      0x200000
#define HWIO_APCS_HPSS1_TEST_BUS_SEL_SEL_ACC_CTL_SHFT                          0x15
#define HWIO_APCS_HPSS1_TEST_BUS_SEL_SEL_NMM_BMSK                          0x100000
#define HWIO_APCS_HPSS1_TEST_BUS_SEL_SEL_NMM_SHFT                              0x14
#define HWIO_APCS_HPSS1_TEST_BUS_SEL_SEL_DCVS_BMSK                          0x80000
#define HWIO_APCS_HPSS1_TEST_BUS_SEL_SEL_DCVS_SHFT                             0x13
#define HWIO_APCS_HPSS1_TEST_BUS_SEL_SEL_AVM_BMSK                           0x40000
#define HWIO_APCS_HPSS1_TEST_BUS_SEL_SEL_AVM_SHFT                              0x12
#define HWIO_APCS_HPSS1_TEST_BUS_SEL_SEL_FLM_BMSK                           0x20000
#define HWIO_APCS_HPSS1_TEST_BUS_SEL_SEL_FLM_SHFT                              0x11
#define HWIO_APCS_HPSS1_TEST_BUS_SEL_SEL_APC2_ODCM_STS_BMSK                 0x10000
#define HWIO_APCS_HPSS1_TEST_BUS_SEL_SEL_APC2_ODCM_STS_SHFT                    0x10
#define HWIO_APCS_HPSS1_TEST_BUS_SEL_SEL_APC1_ODCM_STS_BMSK                  0x8000
#define HWIO_APCS_HPSS1_TEST_BUS_SEL_SEL_APC1_ODCM_STS_SHFT                     0xf
#define HWIO_APCS_HPSS1_TEST_BUS_SEL_SEL_APC0_ODCM_STS_BMSK                  0x4000
#define HWIO_APCS_HPSS1_TEST_BUS_SEL_SEL_APC0_ODCM_STS_SHFT                     0xe
#define HWIO_APCS_HPSS1_TEST_BUS_SEL_SEL_ACTV_MODE_BMSK                      0x2000
#define HWIO_APCS_HPSS1_TEST_BUS_SEL_SEL_ACTV_MODE_SHFT                         0xd
#define HWIO_APCS_HPSS1_TEST_BUS_SEL_SEL_SER_STS_BMSK                        0x1000
#define HWIO_APCS_HPSS1_TEST_BUS_SEL_SEL_SER_STS_SHFT                           0xc
#define HWIO_APCS_HPSS1_TEST_BUS_SEL_SEL_GLB_CONST_BMSK                       0x800
#define HWIO_APCS_HPSS1_TEST_BUS_SEL_SEL_GLB_CONST_SHFT                         0xb
#define HWIO_APCS_HPSS1_TEST_BUS_SEL_SEL_APR_CPR3_BMSK                        0x400
#define HWIO_APCS_HPSS1_TEST_BUS_SEL_SEL_APR_CPR3_SHFT                          0xa
#define HWIO_APCS_HPSS1_TEST_BUS_SEL_SEL_APR_SAW_BMSK                         0x200
#define HWIO_APCS_HPSS1_TEST_BUS_SEL_SEL_APR_SAW_SHFT                           0x9
#define HWIO_APCS_HPSS1_TEST_BUS_SEL_SEL_APC2_L2_SAW_BMSK                     0x100
#define HWIO_APCS_HPSS1_TEST_BUS_SEL_SEL_APC2_L2_SAW_SHFT                       0x8
#define HWIO_APCS_HPSS1_TEST_BUS_SEL_SEL_APC2_C1_SAW_BMSK                      0x80
#define HWIO_APCS_HPSS1_TEST_BUS_SEL_SEL_APC2_C1_SAW_SHFT                       0x7
#define HWIO_APCS_HPSS1_TEST_BUS_SEL_SEL_APC2_C0_SAW_BMSK                      0x40
#define HWIO_APCS_HPSS1_TEST_BUS_SEL_SEL_APC2_C0_SAW_SHFT                       0x6
#define HWIO_APCS_HPSS1_TEST_BUS_SEL_SEL_APC1_L2_SAW_BMSK                      0x20
#define HWIO_APCS_HPSS1_TEST_BUS_SEL_SEL_APC1_L2_SAW_SHFT                       0x5
#define HWIO_APCS_HPSS1_TEST_BUS_SEL_SEL_APC1_C1_SAW_BMSK                      0x10
#define HWIO_APCS_HPSS1_TEST_BUS_SEL_SEL_APC1_C1_SAW_SHFT                       0x4
#define HWIO_APCS_HPSS1_TEST_BUS_SEL_SEL_APC1_C0_SAW_BMSK                       0x8
#define HWIO_APCS_HPSS1_TEST_BUS_SEL_SEL_APC1_C0_SAW_SHFT                       0x3
#define HWIO_APCS_HPSS1_TEST_BUS_SEL_SEL_APC0_L2_SAW_BMSK                       0x4
#define HWIO_APCS_HPSS1_TEST_BUS_SEL_SEL_APC0_L2_SAW_SHFT                       0x2
#define HWIO_APCS_HPSS1_TEST_BUS_SEL_SEL_APC0_C1_SAW_BMSK                       0x2
#define HWIO_APCS_HPSS1_TEST_BUS_SEL_SEL_APC0_C1_SAW_SHFT                       0x1
#define HWIO_APCS_HPSS1_TEST_BUS_SEL_SEL_APC0_C0_SAW_BMSK                       0x1
#define HWIO_APCS_HPSS1_TEST_BUS_SEL_SEL_APC0_C0_SAW_SHFT                       0x0

#define HWIO_APCS_HPSS1_PLL_TEST_CLK_SEL_ADDR                            (APCS_HPSS1_HPSS_DBG_REG_BASE      + 0x0000000c)
#define HWIO_APCS_HPSS1_PLL_TEST_CLK_SEL_RMSK                                   0xf
#define HWIO_APCS_HPSS1_PLL_TEST_CLK_SEL_IN          \
        in_dword_masked(HWIO_APCS_HPSS1_PLL_TEST_CLK_SEL_ADDR, HWIO_APCS_HPSS1_PLL_TEST_CLK_SEL_RMSK)
#define HWIO_APCS_HPSS1_PLL_TEST_CLK_SEL_INM(m)      \
        in_dword_masked(HWIO_APCS_HPSS1_PLL_TEST_CLK_SEL_ADDR, m)
#define HWIO_APCS_HPSS1_PLL_TEST_CLK_SEL_OUT(v)      \
        out_dword(HWIO_APCS_HPSS1_PLL_TEST_CLK_SEL_ADDR,v)
#define HWIO_APCS_HPSS1_PLL_TEST_CLK_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_HPSS1_PLL_TEST_CLK_SEL_ADDR,m,v,HWIO_APCS_HPSS1_PLL_TEST_CLK_SEL_IN)
#define HWIO_APCS_HPSS1_PLL_TEST_CLK_SEL_LVL2_SEL_BMSK                          0xc
#define HWIO_APCS_HPSS1_PLL_TEST_CLK_SEL_LVL2_SEL_SHFT                          0x2
#define HWIO_APCS_HPSS1_PLL_TEST_CLK_SEL_LVL1_SEL_BMSK                          0x3
#define HWIO_APCS_HPSS1_PLL_TEST_CLK_SEL_LVL1_SEL_SHFT                          0x0

#define HWIO_APCS_HPSS1_DBG_TEST_CLK_SEL_ADDR                            (APCS_HPSS1_HPSS_DBG_REG_BASE      + 0x00000010)
#define HWIO_APCS_HPSS1_DBG_TEST_CLK_SEL_RMSK                                  0x3f
#define HWIO_APCS_HPSS1_DBG_TEST_CLK_SEL_IN          \
        in_dword_masked(HWIO_APCS_HPSS1_DBG_TEST_CLK_SEL_ADDR, HWIO_APCS_HPSS1_DBG_TEST_CLK_SEL_RMSK)
#define HWIO_APCS_HPSS1_DBG_TEST_CLK_SEL_INM(m)      \
        in_dword_masked(HWIO_APCS_HPSS1_DBG_TEST_CLK_SEL_ADDR, m)
#define HWIO_APCS_HPSS1_DBG_TEST_CLK_SEL_OUT(v)      \
        out_dword(HWIO_APCS_HPSS1_DBG_TEST_CLK_SEL_ADDR,v)
#define HWIO_APCS_HPSS1_DBG_TEST_CLK_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_HPSS1_DBG_TEST_CLK_SEL_ADDR,m,v,HWIO_APCS_HPSS1_DBG_TEST_CLK_SEL_IN)
#define HWIO_APCS_HPSS1_DBG_TEST_CLK_SEL_LVL3_SEL_BMSK                         0x30
#define HWIO_APCS_HPSS1_DBG_TEST_CLK_SEL_LVL3_SEL_SHFT                          0x4
#define HWIO_APCS_HPSS1_DBG_TEST_CLK_SEL_LVL2_SEL_BMSK                          0xc
#define HWIO_APCS_HPSS1_DBG_TEST_CLK_SEL_LVL2_SEL_SHFT                          0x2
#define HWIO_APCS_HPSS1_DBG_TEST_CLK_SEL_LVL1_SEL_BMSK                          0x3
#define HWIO_APCS_HPSS1_DBG_TEST_CLK_SEL_LVL1_SEL_SHFT                          0x0

#define HWIO_APCS_HPSS1_ATEST0_EN_ADDR                                   (APCS_HPSS1_HPSS_DBG_REG_BASE      + 0x00000014)
#define HWIO_APCS_HPSS1_ATEST0_EN_RMSK                                        0x1ff
#define HWIO_APCS_HPSS1_ATEST0_EN_IN          \
        in_dword_masked(HWIO_APCS_HPSS1_ATEST0_EN_ADDR, HWIO_APCS_HPSS1_ATEST0_EN_RMSK)
#define HWIO_APCS_HPSS1_ATEST0_EN_INM(m)      \
        in_dword_masked(HWIO_APCS_HPSS1_ATEST0_EN_ADDR, m)
#define HWIO_APCS_HPSS1_ATEST0_EN_OUT(v)      \
        out_dword(HWIO_APCS_HPSS1_ATEST0_EN_ADDR,v)
#define HWIO_APCS_HPSS1_ATEST0_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_HPSS1_ATEST0_EN_ADDR,m,v,HWIO_APCS_HPSS1_ATEST0_EN_IN)
#define HWIO_APCS_HPSS1_ATEST0_EN_A2_ATEST0_EN_BMSK                           0x100
#define HWIO_APCS_HPSS1_ATEST0_EN_A2_ATEST0_EN_SHFT                             0x8
#define HWIO_APCS_HPSS1_ATEST0_EN_A2C1_ATEST0_EN_BMSK                          0x80
#define HWIO_APCS_HPSS1_ATEST0_EN_A2C1_ATEST0_EN_SHFT                           0x7
#define HWIO_APCS_HPSS1_ATEST0_EN_A2C0_ATEST0_EN_BMSK                          0x40
#define HWIO_APCS_HPSS1_ATEST0_EN_A2C0_ATEST0_EN_SHFT                           0x6
#define HWIO_APCS_HPSS1_ATEST0_EN_A1_ATEST0_EN_BMSK                            0x20
#define HWIO_APCS_HPSS1_ATEST0_EN_A1_ATEST0_EN_SHFT                             0x5
#define HWIO_APCS_HPSS1_ATEST0_EN_A1C1_ATEST0_EN_BMSK                          0x10
#define HWIO_APCS_HPSS1_ATEST0_EN_A1C1_ATEST0_EN_SHFT                           0x4
#define HWIO_APCS_HPSS1_ATEST0_EN_A1C0_ATEST0_EN_BMSK                           0x8
#define HWIO_APCS_HPSS1_ATEST0_EN_A1C0_ATEST0_EN_SHFT                           0x3
#define HWIO_APCS_HPSS1_ATEST0_EN_A0_ATEST0_EN_BMSK                             0x4
#define HWIO_APCS_HPSS1_ATEST0_EN_A0_ATEST0_EN_SHFT                             0x2
#define HWIO_APCS_HPSS1_ATEST0_EN_A0C1_ATEST0_EN_BMSK                           0x2
#define HWIO_APCS_HPSS1_ATEST0_EN_A0C1_ATEST0_EN_SHFT                           0x1
#define HWIO_APCS_HPSS1_ATEST0_EN_A0C0_ATEST0_EN_BMSK                           0x1
#define HWIO_APCS_HPSS1_ATEST0_EN_A0C0_ATEST0_EN_SHFT                           0x0

#define HWIO_APCS_HPSS1_ATEST1_EN_ADDR                                   (APCS_HPSS1_HPSS_DBG_REG_BASE      + 0x00000018)
#define HWIO_APCS_HPSS1_ATEST1_EN_RMSK                                        0x1ff
#define HWIO_APCS_HPSS1_ATEST1_EN_IN          \
        in_dword_masked(HWIO_APCS_HPSS1_ATEST1_EN_ADDR, HWIO_APCS_HPSS1_ATEST1_EN_RMSK)
#define HWIO_APCS_HPSS1_ATEST1_EN_INM(m)      \
        in_dword_masked(HWIO_APCS_HPSS1_ATEST1_EN_ADDR, m)
#define HWIO_APCS_HPSS1_ATEST1_EN_OUT(v)      \
        out_dword(HWIO_APCS_HPSS1_ATEST1_EN_ADDR,v)
#define HWIO_APCS_HPSS1_ATEST1_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_HPSS1_ATEST1_EN_ADDR,m,v,HWIO_APCS_HPSS1_ATEST1_EN_IN)
#define HWIO_APCS_HPSS1_ATEST1_EN_A2_ATEST1_EN_BMSK                           0x100
#define HWIO_APCS_HPSS1_ATEST1_EN_A2_ATEST1_EN_SHFT                             0x8
#define HWIO_APCS_HPSS1_ATEST1_EN_A2C1_ATEST1_EN_BMSK                          0x80
#define HWIO_APCS_HPSS1_ATEST1_EN_A2C1_ATEST1_EN_SHFT                           0x7
#define HWIO_APCS_HPSS1_ATEST1_EN_A2C0_ATEST1_EN_BMSK                          0x40
#define HWIO_APCS_HPSS1_ATEST1_EN_A2C0_ATEST1_EN_SHFT                           0x6
#define HWIO_APCS_HPSS1_ATEST1_EN_A1_ATEST1_EN_BMSK                            0x20
#define HWIO_APCS_HPSS1_ATEST1_EN_A1_ATEST1_EN_SHFT                             0x5
#define HWIO_APCS_HPSS1_ATEST1_EN_A1C1_ATEST1_EN_BMSK                          0x10
#define HWIO_APCS_HPSS1_ATEST1_EN_A1C1_ATEST1_EN_SHFT                           0x4
#define HWIO_APCS_HPSS1_ATEST1_EN_A1C0_ATEST1_EN_BMSK                           0x8
#define HWIO_APCS_HPSS1_ATEST1_EN_A1C0_ATEST1_EN_SHFT                           0x3
#define HWIO_APCS_HPSS1_ATEST1_EN_A0_ATEST1_EN_BMSK                             0x4
#define HWIO_APCS_HPSS1_ATEST1_EN_A0_ATEST1_EN_SHFT                             0x2
#define HWIO_APCS_HPSS1_ATEST1_EN_A0C1_ATEST1_EN_BMSK                           0x2
#define HWIO_APCS_HPSS1_ATEST1_EN_A0C1_ATEST1_EN_SHFT                           0x1
#define HWIO_APCS_HPSS1_ATEST1_EN_A0C0_ATEST1_EN_BMSK                           0x1
#define HWIO_APCS_HPSS1_ATEST1_EN_A0C0_ATEST1_EN_SHFT                           0x0

#define HWIO_APCS_HPSS1_ATEST_CFG_ADDR                                   (APCS_HPSS1_HPSS_DBG_REG_BASE      + 0x0000001c)
#define HWIO_APCS_HPSS1_ATEST_CFG_RMSK                                         0xff
#define HWIO_APCS_HPSS1_ATEST_CFG_IN          \
        in_dword_masked(HWIO_APCS_HPSS1_ATEST_CFG_ADDR, HWIO_APCS_HPSS1_ATEST_CFG_RMSK)
#define HWIO_APCS_HPSS1_ATEST_CFG_INM(m)      \
        in_dword_masked(HWIO_APCS_HPSS1_ATEST_CFG_ADDR, m)
#define HWIO_APCS_HPSS1_ATEST_CFG_OUT(v)      \
        out_dword(HWIO_APCS_HPSS1_ATEST_CFG_ADDR,v)
#define HWIO_APCS_HPSS1_ATEST_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_HPSS1_ATEST_CFG_ADDR,m,v,HWIO_APCS_HPSS1_ATEST_CFG_IN)
#define HWIO_APCS_HPSS1_ATEST_CFG_ATEST_CFG_BMSK                               0xff
#define HWIO_APCS_HPSS1_ATEST_CFG_ATEST_CFG_SHFT                                0x0

/*----------------------------------------------------------------------------
 * MODULE: APCS_HPSS2_HPSS_DBG
 *--------------------------------------------------------------------------*/

#define APCS_HPSS2_HPSS_DBG_REG_BASE                                     (HMSS_PERIPH_BASE      + 0x00317000)

#define HWIO_APCS_HPSS2_WDOG_DIAG_EN_ADDR                                (APCS_HPSS2_HPSS_DBG_REG_BASE      + 0x00000000)
#define HWIO_APCS_HPSS2_WDOG_DIAG_EN_RMSK                                 0x3f30773
#define HWIO_APCS_HPSS2_WDOG_DIAG_EN_IN          \
        in_dword_masked(HWIO_APCS_HPSS2_WDOG_DIAG_EN_ADDR, HWIO_APCS_HPSS2_WDOG_DIAG_EN_RMSK)
#define HWIO_APCS_HPSS2_WDOG_DIAG_EN_INM(m)      \
        in_dword_masked(HWIO_APCS_HPSS2_WDOG_DIAG_EN_ADDR, m)
#define HWIO_APCS_HPSS2_WDOG_DIAG_EN_OUT(v)      \
        out_dword(HWIO_APCS_HPSS2_WDOG_DIAG_EN_ADDR,v)
#define HWIO_APCS_HPSS2_WDOG_DIAG_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_HPSS2_WDOG_DIAG_EN_ADDR,m,v,HWIO_APCS_HPSS2_WDOG_DIAG_EN_IN)
#define HWIO_APCS_HPSS2_WDOG_DIAG_EN_WDW_DSBL_LDO_BMSK                    0x2000000
#define HWIO_APCS_HPSS2_WDOG_DIAG_EN_WDW_DSBL_LDO_SHFT                         0x19
#define HWIO_APCS_HPSS2_WDOG_DIAG_EN_WDW_DSBL_NMM_BMSK                    0x1000000
#define HWIO_APCS_HPSS2_WDOG_DIAG_EN_WDW_DSBL_NMM_SHFT                         0x18
#define HWIO_APCS_HPSS2_WDOG_DIAG_EN_WDW_DSBL_DCVS_VOTE_BMSK               0x800000
#define HWIO_APCS_HPSS2_WDOG_DIAG_EN_WDW_DSBL_DCVS_VOTE_SHFT                   0x17
#define HWIO_APCS_HPSS2_WDOG_DIAG_EN_WDW_DSBL_DCVS_REQ_BMSK                0x400000
#define HWIO_APCS_HPSS2_WDOG_DIAG_EN_WDW_DSBL_DCVS_REQ_SHFT                    0x16
#define HWIO_APCS_HPSS2_WDOG_DIAG_EN_WDW_DSBL_CPR_BMSK                     0x200000
#define HWIO_APCS_HPSS2_WDOG_DIAG_EN_WDW_DSBL_CPR_SHFT                         0x15
#define HWIO_APCS_HPSS2_WDOG_DIAG_EN_WDW_DSBL_AVM_BMSK                     0x100000
#define HWIO_APCS_HPSS2_WDOG_DIAG_EN_WDW_DSBL_AVM_SHFT                         0x14
#define HWIO_APCS_HPSS2_WDOG_DIAG_EN_WDW_ENBL_FLM_THROTTLE_BMSK             0x20000
#define HWIO_APCS_HPSS2_WDOG_DIAG_EN_WDW_ENBL_FLM_THROTTLE_SHFT                0x11
#define HWIO_APCS_HPSS2_WDOG_DIAG_EN_WDW_ENBL_REDUCE_FREQ_BMSK              0x10000
#define HWIO_APCS_HPSS2_WDOG_DIAG_EN_WDW_ENBL_REDUCE_FREQ_SHFT                 0x10
#define HWIO_APCS_HPSS2_WDOG_DIAG_EN_SPM_SUDN_ACK_OVRRIDE_BMSK                0x400
#define HWIO_APCS_HPSS2_WDOG_DIAG_EN_SPM_SUDN_ACK_OVRRIDE_SHFT                  0xa
#define HWIO_APCS_HPSS2_WDOG_DIAG_EN_SPM_BGUP_ACK_OVRRIDE_BMSK                0x200
#define HWIO_APCS_HPSS2_WDOG_DIAG_EN_SPM_BGUP_ACK_OVRRIDE_SHFT                  0x9
#define HWIO_APCS_HPSS2_WDOG_DIAG_EN_SPM_EN_SHALLOW_BMSK                      0x100
#define HWIO_APCS_HPSS2_WDOG_DIAG_EN_SPM_EN_SHALLOW_SHFT                        0x8
#define HWIO_APCS_HPSS2_WDOG_DIAG_EN_SPM_EN_APC2_BMSK                          0x40
#define HWIO_APCS_HPSS2_WDOG_DIAG_EN_SPM_EN_APC2_SHFT                           0x6
#define HWIO_APCS_HPSS2_WDOG_DIAG_EN_SPM_EN_APC1_BMSK                          0x20
#define HWIO_APCS_HPSS2_WDOG_DIAG_EN_SPM_EN_APC1_SHFT                           0x5
#define HWIO_APCS_HPSS2_WDOG_DIAG_EN_SPM_EN_APC0_BMSK                          0x10
#define HWIO_APCS_HPSS2_WDOG_DIAG_EN_SPM_EN_APC0_SHFT                           0x4
#define HWIO_APCS_HPSS2_WDOG_DIAG_EN_WPRS_EN_BMSK                               0x2
#define HWIO_APCS_HPSS2_WDOG_DIAG_EN_WPRS_EN_SHFT                               0x1
#define HWIO_APCS_HPSS2_WDOG_DIAG_EN_WPRH_EN_BMSK                               0x1
#define HWIO_APCS_HPSS2_WDOG_DIAG_EN_WPRH_EN_SHFT                               0x0

#define HWIO_APCS_HPSS2_CHKBIT_ADDR                                      (APCS_HPSS2_HPSS_DBG_REG_BASE      + 0x00000004)
#define HWIO_APCS_HPSS2_CHKBIT_RMSK                                             0x7
#define HWIO_APCS_HPSS2_CHKBIT_IN          \
        in_dword_masked(HWIO_APCS_HPSS2_CHKBIT_ADDR, HWIO_APCS_HPSS2_CHKBIT_RMSK)
#define HWIO_APCS_HPSS2_CHKBIT_INM(m)      \
        in_dword_masked(HWIO_APCS_HPSS2_CHKBIT_ADDR, m)
#define HWIO_APCS_HPSS2_CHKBIT_OUT(v)      \
        out_dword(HWIO_APCS_HPSS2_CHKBIT_ADDR,v)
#define HWIO_APCS_HPSS2_CHKBIT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_HPSS2_CHKBIT_ADDR,m,v,HWIO_APCS_HPSS2_CHKBIT_IN)
#define HWIO_APCS_HPSS2_CHKBIT_WPRS_REQ_BMSK                                    0x4
#define HWIO_APCS_HPSS2_CHKBIT_WPRS_REQ_SHFT                                    0x2
#define HWIO_APCS_HPSS2_CHKBIT_WPRH_REQ_BMSK                                    0x2
#define HWIO_APCS_HPSS2_CHKBIT_WPRH_REQ_SHFT                                    0x1
#define HWIO_APCS_HPSS2_CHKBIT_APM_AON_OVRRIDE_BMSK                             0x1
#define HWIO_APCS_HPSS2_CHKBIT_APM_AON_OVRRIDE_SHFT                             0x0

#define HWIO_APCS_HPSS2_TEST_BUS_SEL_ADDR                                (APCS_HPSS2_HPSS_DBG_REG_BASE      + 0x00000008)
#define HWIO_APCS_HPSS2_TEST_BUS_SEL_RMSK                                0xffffffff
#define HWIO_APCS_HPSS2_TEST_BUS_SEL_IN          \
        in_dword_masked(HWIO_APCS_HPSS2_TEST_BUS_SEL_ADDR, HWIO_APCS_HPSS2_TEST_BUS_SEL_RMSK)
#define HWIO_APCS_HPSS2_TEST_BUS_SEL_INM(m)      \
        in_dword_masked(HWIO_APCS_HPSS2_TEST_BUS_SEL_ADDR, m)
#define HWIO_APCS_HPSS2_TEST_BUS_SEL_OUT(v)      \
        out_dword(HWIO_APCS_HPSS2_TEST_BUS_SEL_ADDR,v)
#define HWIO_APCS_HPSS2_TEST_BUS_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_HPSS2_TEST_BUS_SEL_ADDR,m,v,HWIO_APCS_HPSS2_TEST_BUS_SEL_IN)
#define HWIO_APCS_HPSS2_TEST_BUS_SEL_RSV_BMSK                            0xfc000000
#define HWIO_APCS_HPSS2_TEST_BUS_SEL_RSV_SHFT                                  0x1a
#define HWIO_APCS_HPSS2_TEST_BUS_SEL_SEL_APC2_IO_BMSK                     0x2000000
#define HWIO_APCS_HPSS2_TEST_BUS_SEL_SEL_APC2_IO_SHFT                          0x19
#define HWIO_APCS_HPSS2_TEST_BUS_SEL_SEL_APC1_IO_BMSK                     0x1000000
#define HWIO_APCS_HPSS2_TEST_BUS_SEL_SEL_APC1_IO_SHFT                          0x18
#define HWIO_APCS_HPSS2_TEST_BUS_SEL_SEL_APC0_IO_BMSK                      0x800000
#define HWIO_APCS_HPSS2_TEST_BUS_SEL_SEL_APC0_IO_SHFT                          0x17
#define HWIO_APCS_HPSS2_TEST_BUS_SEL_SEL_SMT_CPR_BMSK                      0x400000
#define HWIO_APCS_HPSS2_TEST_BUS_SEL_SEL_SMT_CPR_SHFT                          0x16
#define HWIO_APCS_HPSS2_TEST_BUS_SEL_SEL_ACC_CTL_BMSK                      0x200000
#define HWIO_APCS_HPSS2_TEST_BUS_SEL_SEL_ACC_CTL_SHFT                          0x15
#define HWIO_APCS_HPSS2_TEST_BUS_SEL_SEL_NMM_BMSK                          0x100000
#define HWIO_APCS_HPSS2_TEST_BUS_SEL_SEL_NMM_SHFT                              0x14
#define HWIO_APCS_HPSS2_TEST_BUS_SEL_SEL_DCVS_BMSK                          0x80000
#define HWIO_APCS_HPSS2_TEST_BUS_SEL_SEL_DCVS_SHFT                             0x13
#define HWIO_APCS_HPSS2_TEST_BUS_SEL_SEL_AVM_BMSK                           0x40000
#define HWIO_APCS_HPSS2_TEST_BUS_SEL_SEL_AVM_SHFT                              0x12
#define HWIO_APCS_HPSS2_TEST_BUS_SEL_SEL_FLM_BMSK                           0x20000
#define HWIO_APCS_HPSS2_TEST_BUS_SEL_SEL_FLM_SHFT                              0x11
#define HWIO_APCS_HPSS2_TEST_BUS_SEL_SEL_APC2_ODCM_STS_BMSK                 0x10000
#define HWIO_APCS_HPSS2_TEST_BUS_SEL_SEL_APC2_ODCM_STS_SHFT                    0x10
#define HWIO_APCS_HPSS2_TEST_BUS_SEL_SEL_APC1_ODCM_STS_BMSK                  0x8000
#define HWIO_APCS_HPSS2_TEST_BUS_SEL_SEL_APC1_ODCM_STS_SHFT                     0xf
#define HWIO_APCS_HPSS2_TEST_BUS_SEL_SEL_APC0_ODCM_STS_BMSK                  0x4000
#define HWIO_APCS_HPSS2_TEST_BUS_SEL_SEL_APC0_ODCM_STS_SHFT                     0xe
#define HWIO_APCS_HPSS2_TEST_BUS_SEL_SEL_ACTV_MODE_BMSK                      0x2000
#define HWIO_APCS_HPSS2_TEST_BUS_SEL_SEL_ACTV_MODE_SHFT                         0xd
#define HWIO_APCS_HPSS2_TEST_BUS_SEL_SEL_SER_STS_BMSK                        0x1000
#define HWIO_APCS_HPSS2_TEST_BUS_SEL_SEL_SER_STS_SHFT                           0xc
#define HWIO_APCS_HPSS2_TEST_BUS_SEL_SEL_GLB_CONST_BMSK                       0x800
#define HWIO_APCS_HPSS2_TEST_BUS_SEL_SEL_GLB_CONST_SHFT                         0xb
#define HWIO_APCS_HPSS2_TEST_BUS_SEL_SEL_APR_CPR3_BMSK                        0x400
#define HWIO_APCS_HPSS2_TEST_BUS_SEL_SEL_APR_CPR3_SHFT                          0xa
#define HWIO_APCS_HPSS2_TEST_BUS_SEL_SEL_APR_SAW_BMSK                         0x200
#define HWIO_APCS_HPSS2_TEST_BUS_SEL_SEL_APR_SAW_SHFT                           0x9
#define HWIO_APCS_HPSS2_TEST_BUS_SEL_SEL_APC2_L2_SAW_BMSK                     0x100
#define HWIO_APCS_HPSS2_TEST_BUS_SEL_SEL_APC2_L2_SAW_SHFT                       0x8
#define HWIO_APCS_HPSS2_TEST_BUS_SEL_SEL_APC2_C1_SAW_BMSK                      0x80
#define HWIO_APCS_HPSS2_TEST_BUS_SEL_SEL_APC2_C1_SAW_SHFT                       0x7
#define HWIO_APCS_HPSS2_TEST_BUS_SEL_SEL_APC2_C0_SAW_BMSK                      0x40
#define HWIO_APCS_HPSS2_TEST_BUS_SEL_SEL_APC2_C0_SAW_SHFT                       0x6
#define HWIO_APCS_HPSS2_TEST_BUS_SEL_SEL_APC1_L2_SAW_BMSK                      0x20
#define HWIO_APCS_HPSS2_TEST_BUS_SEL_SEL_APC1_L2_SAW_SHFT                       0x5
#define HWIO_APCS_HPSS2_TEST_BUS_SEL_SEL_APC1_C1_SAW_BMSK                      0x10
#define HWIO_APCS_HPSS2_TEST_BUS_SEL_SEL_APC1_C1_SAW_SHFT                       0x4
#define HWIO_APCS_HPSS2_TEST_BUS_SEL_SEL_APC1_C0_SAW_BMSK                       0x8
#define HWIO_APCS_HPSS2_TEST_BUS_SEL_SEL_APC1_C0_SAW_SHFT                       0x3
#define HWIO_APCS_HPSS2_TEST_BUS_SEL_SEL_APC0_L2_SAW_BMSK                       0x4
#define HWIO_APCS_HPSS2_TEST_BUS_SEL_SEL_APC0_L2_SAW_SHFT                       0x2
#define HWIO_APCS_HPSS2_TEST_BUS_SEL_SEL_APC0_C1_SAW_BMSK                       0x2
#define HWIO_APCS_HPSS2_TEST_BUS_SEL_SEL_APC0_C1_SAW_SHFT                       0x1
#define HWIO_APCS_HPSS2_TEST_BUS_SEL_SEL_APC0_C0_SAW_BMSK                       0x1
#define HWIO_APCS_HPSS2_TEST_BUS_SEL_SEL_APC0_C0_SAW_SHFT                       0x0

#define HWIO_APCS_HPSS2_PLL_TEST_CLK_SEL_ADDR                            (APCS_HPSS2_HPSS_DBG_REG_BASE      + 0x0000000c)
#define HWIO_APCS_HPSS2_PLL_TEST_CLK_SEL_RMSK                                   0xf
#define HWIO_APCS_HPSS2_PLL_TEST_CLK_SEL_IN          \
        in_dword_masked(HWIO_APCS_HPSS2_PLL_TEST_CLK_SEL_ADDR, HWIO_APCS_HPSS2_PLL_TEST_CLK_SEL_RMSK)
#define HWIO_APCS_HPSS2_PLL_TEST_CLK_SEL_INM(m)      \
        in_dword_masked(HWIO_APCS_HPSS2_PLL_TEST_CLK_SEL_ADDR, m)
#define HWIO_APCS_HPSS2_PLL_TEST_CLK_SEL_OUT(v)      \
        out_dword(HWIO_APCS_HPSS2_PLL_TEST_CLK_SEL_ADDR,v)
#define HWIO_APCS_HPSS2_PLL_TEST_CLK_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_HPSS2_PLL_TEST_CLK_SEL_ADDR,m,v,HWIO_APCS_HPSS2_PLL_TEST_CLK_SEL_IN)
#define HWIO_APCS_HPSS2_PLL_TEST_CLK_SEL_LVL2_SEL_BMSK                          0xc
#define HWIO_APCS_HPSS2_PLL_TEST_CLK_SEL_LVL2_SEL_SHFT                          0x2
#define HWIO_APCS_HPSS2_PLL_TEST_CLK_SEL_LVL1_SEL_BMSK                          0x3
#define HWIO_APCS_HPSS2_PLL_TEST_CLK_SEL_LVL1_SEL_SHFT                          0x0

#define HWIO_APCS_HPSS2_DBG_TEST_CLK_SEL_ADDR                            (APCS_HPSS2_HPSS_DBG_REG_BASE      + 0x00000010)
#define HWIO_APCS_HPSS2_DBG_TEST_CLK_SEL_RMSK                                  0x3f
#define HWIO_APCS_HPSS2_DBG_TEST_CLK_SEL_IN          \
        in_dword_masked(HWIO_APCS_HPSS2_DBG_TEST_CLK_SEL_ADDR, HWIO_APCS_HPSS2_DBG_TEST_CLK_SEL_RMSK)
#define HWIO_APCS_HPSS2_DBG_TEST_CLK_SEL_INM(m)      \
        in_dword_masked(HWIO_APCS_HPSS2_DBG_TEST_CLK_SEL_ADDR, m)
#define HWIO_APCS_HPSS2_DBG_TEST_CLK_SEL_OUT(v)      \
        out_dword(HWIO_APCS_HPSS2_DBG_TEST_CLK_SEL_ADDR,v)
#define HWIO_APCS_HPSS2_DBG_TEST_CLK_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_HPSS2_DBG_TEST_CLK_SEL_ADDR,m,v,HWIO_APCS_HPSS2_DBG_TEST_CLK_SEL_IN)
#define HWIO_APCS_HPSS2_DBG_TEST_CLK_SEL_LVL3_SEL_BMSK                         0x30
#define HWIO_APCS_HPSS2_DBG_TEST_CLK_SEL_LVL3_SEL_SHFT                          0x4
#define HWIO_APCS_HPSS2_DBG_TEST_CLK_SEL_LVL2_SEL_BMSK                          0xc
#define HWIO_APCS_HPSS2_DBG_TEST_CLK_SEL_LVL2_SEL_SHFT                          0x2
#define HWIO_APCS_HPSS2_DBG_TEST_CLK_SEL_LVL1_SEL_BMSK                          0x3
#define HWIO_APCS_HPSS2_DBG_TEST_CLK_SEL_LVL1_SEL_SHFT                          0x0

#define HWIO_APCS_HPSS2_ATEST0_EN_ADDR                                   (APCS_HPSS2_HPSS_DBG_REG_BASE      + 0x00000014)
#define HWIO_APCS_HPSS2_ATEST0_EN_RMSK                                        0x1ff
#define HWIO_APCS_HPSS2_ATEST0_EN_IN          \
        in_dword_masked(HWIO_APCS_HPSS2_ATEST0_EN_ADDR, HWIO_APCS_HPSS2_ATEST0_EN_RMSK)
#define HWIO_APCS_HPSS2_ATEST0_EN_INM(m)      \
        in_dword_masked(HWIO_APCS_HPSS2_ATEST0_EN_ADDR, m)
#define HWIO_APCS_HPSS2_ATEST0_EN_OUT(v)      \
        out_dword(HWIO_APCS_HPSS2_ATEST0_EN_ADDR,v)
#define HWIO_APCS_HPSS2_ATEST0_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_HPSS2_ATEST0_EN_ADDR,m,v,HWIO_APCS_HPSS2_ATEST0_EN_IN)
#define HWIO_APCS_HPSS2_ATEST0_EN_A2_ATEST0_EN_BMSK                           0x100
#define HWIO_APCS_HPSS2_ATEST0_EN_A2_ATEST0_EN_SHFT                             0x8
#define HWIO_APCS_HPSS2_ATEST0_EN_A2C1_ATEST0_EN_BMSK                          0x80
#define HWIO_APCS_HPSS2_ATEST0_EN_A2C1_ATEST0_EN_SHFT                           0x7
#define HWIO_APCS_HPSS2_ATEST0_EN_A2C0_ATEST0_EN_BMSK                          0x40
#define HWIO_APCS_HPSS2_ATEST0_EN_A2C0_ATEST0_EN_SHFT                           0x6
#define HWIO_APCS_HPSS2_ATEST0_EN_A1_ATEST0_EN_BMSK                            0x20
#define HWIO_APCS_HPSS2_ATEST0_EN_A1_ATEST0_EN_SHFT                             0x5
#define HWIO_APCS_HPSS2_ATEST0_EN_A1C1_ATEST0_EN_BMSK                          0x10
#define HWIO_APCS_HPSS2_ATEST0_EN_A1C1_ATEST0_EN_SHFT                           0x4
#define HWIO_APCS_HPSS2_ATEST0_EN_A1C0_ATEST0_EN_BMSK                           0x8
#define HWIO_APCS_HPSS2_ATEST0_EN_A1C0_ATEST0_EN_SHFT                           0x3
#define HWIO_APCS_HPSS2_ATEST0_EN_A0_ATEST0_EN_BMSK                             0x4
#define HWIO_APCS_HPSS2_ATEST0_EN_A0_ATEST0_EN_SHFT                             0x2
#define HWIO_APCS_HPSS2_ATEST0_EN_A0C1_ATEST0_EN_BMSK                           0x2
#define HWIO_APCS_HPSS2_ATEST0_EN_A0C1_ATEST0_EN_SHFT                           0x1
#define HWIO_APCS_HPSS2_ATEST0_EN_A0C0_ATEST0_EN_BMSK                           0x1
#define HWIO_APCS_HPSS2_ATEST0_EN_A0C0_ATEST0_EN_SHFT                           0x0

#define HWIO_APCS_HPSS2_ATEST1_EN_ADDR                                   (APCS_HPSS2_HPSS_DBG_REG_BASE      + 0x00000018)
#define HWIO_APCS_HPSS2_ATEST1_EN_RMSK                                        0x1ff
#define HWIO_APCS_HPSS2_ATEST1_EN_IN          \
        in_dword_masked(HWIO_APCS_HPSS2_ATEST1_EN_ADDR, HWIO_APCS_HPSS2_ATEST1_EN_RMSK)
#define HWIO_APCS_HPSS2_ATEST1_EN_INM(m)      \
        in_dword_masked(HWIO_APCS_HPSS2_ATEST1_EN_ADDR, m)
#define HWIO_APCS_HPSS2_ATEST1_EN_OUT(v)      \
        out_dword(HWIO_APCS_HPSS2_ATEST1_EN_ADDR,v)
#define HWIO_APCS_HPSS2_ATEST1_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_HPSS2_ATEST1_EN_ADDR,m,v,HWIO_APCS_HPSS2_ATEST1_EN_IN)
#define HWIO_APCS_HPSS2_ATEST1_EN_A2_ATEST1_EN_BMSK                           0x100
#define HWIO_APCS_HPSS2_ATEST1_EN_A2_ATEST1_EN_SHFT                             0x8
#define HWIO_APCS_HPSS2_ATEST1_EN_A2C1_ATEST1_EN_BMSK                          0x80
#define HWIO_APCS_HPSS2_ATEST1_EN_A2C1_ATEST1_EN_SHFT                           0x7
#define HWIO_APCS_HPSS2_ATEST1_EN_A2C0_ATEST1_EN_BMSK                          0x40
#define HWIO_APCS_HPSS2_ATEST1_EN_A2C0_ATEST1_EN_SHFT                           0x6
#define HWIO_APCS_HPSS2_ATEST1_EN_A1_ATEST1_EN_BMSK                            0x20
#define HWIO_APCS_HPSS2_ATEST1_EN_A1_ATEST1_EN_SHFT                             0x5
#define HWIO_APCS_HPSS2_ATEST1_EN_A1C1_ATEST1_EN_BMSK                          0x10
#define HWIO_APCS_HPSS2_ATEST1_EN_A1C1_ATEST1_EN_SHFT                           0x4
#define HWIO_APCS_HPSS2_ATEST1_EN_A1C0_ATEST1_EN_BMSK                           0x8
#define HWIO_APCS_HPSS2_ATEST1_EN_A1C0_ATEST1_EN_SHFT                           0x3
#define HWIO_APCS_HPSS2_ATEST1_EN_A0_ATEST1_EN_BMSK                             0x4
#define HWIO_APCS_HPSS2_ATEST1_EN_A0_ATEST1_EN_SHFT                             0x2
#define HWIO_APCS_HPSS2_ATEST1_EN_A0C1_ATEST1_EN_BMSK                           0x2
#define HWIO_APCS_HPSS2_ATEST1_EN_A0C1_ATEST1_EN_SHFT                           0x1
#define HWIO_APCS_HPSS2_ATEST1_EN_A0C0_ATEST1_EN_BMSK                           0x1
#define HWIO_APCS_HPSS2_ATEST1_EN_A0C0_ATEST1_EN_SHFT                           0x0

#define HWIO_APCS_HPSS2_ATEST_CFG_ADDR                                   (APCS_HPSS2_HPSS_DBG_REG_BASE      + 0x0000001c)
#define HWIO_APCS_HPSS2_ATEST_CFG_RMSK                                         0xff
#define HWIO_APCS_HPSS2_ATEST_CFG_IN          \
        in_dword_masked(HWIO_APCS_HPSS2_ATEST_CFG_ADDR, HWIO_APCS_HPSS2_ATEST_CFG_RMSK)
#define HWIO_APCS_HPSS2_ATEST_CFG_INM(m)      \
        in_dword_masked(HWIO_APCS_HPSS2_ATEST_CFG_ADDR, m)
#define HWIO_APCS_HPSS2_ATEST_CFG_OUT(v)      \
        out_dword(HWIO_APCS_HPSS2_ATEST_CFG_ADDR,v)
#define HWIO_APCS_HPSS2_ATEST_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_HPSS2_ATEST_CFG_ADDR,m,v,HWIO_APCS_HPSS2_ATEST_CFG_IN)
#define HWIO_APCS_HPSS2_ATEST_CFG_ATEST_CFG_BMSK                               0xff
#define HWIO_APCS_HPSS2_ATEST_CFG_ATEST_CFG_SHFT                                0x0

/*----------------------------------------------------------------------------
 * MODULE: APCS_HPSS3_HPSS_DBG
 *--------------------------------------------------------------------------*/

#define APCS_HPSS3_HPSS_DBG_REG_BASE                                     (HMSS_PERIPH_BASE      + 0x0031f000)

#define HWIO_APCS_HPSS3_WDOG_DIAG_EN_ADDR                                (APCS_HPSS3_HPSS_DBG_REG_BASE      + 0x00000000)
#define HWIO_APCS_HPSS3_WDOG_DIAG_EN_RMSK                                 0x3f30773
#define HWIO_APCS_HPSS3_WDOG_DIAG_EN_IN          \
        in_dword_masked(HWIO_APCS_HPSS3_WDOG_DIAG_EN_ADDR, HWIO_APCS_HPSS3_WDOG_DIAG_EN_RMSK)
#define HWIO_APCS_HPSS3_WDOG_DIAG_EN_INM(m)      \
        in_dword_masked(HWIO_APCS_HPSS3_WDOG_DIAG_EN_ADDR, m)
#define HWIO_APCS_HPSS3_WDOG_DIAG_EN_OUT(v)      \
        out_dword(HWIO_APCS_HPSS3_WDOG_DIAG_EN_ADDR,v)
#define HWIO_APCS_HPSS3_WDOG_DIAG_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_HPSS3_WDOG_DIAG_EN_ADDR,m,v,HWIO_APCS_HPSS3_WDOG_DIAG_EN_IN)
#define HWIO_APCS_HPSS3_WDOG_DIAG_EN_WDW_DSBL_LDO_BMSK                    0x2000000
#define HWIO_APCS_HPSS3_WDOG_DIAG_EN_WDW_DSBL_LDO_SHFT                         0x19
#define HWIO_APCS_HPSS3_WDOG_DIAG_EN_WDW_DSBL_NMM_BMSK                    0x1000000
#define HWIO_APCS_HPSS3_WDOG_DIAG_EN_WDW_DSBL_NMM_SHFT                         0x18
#define HWIO_APCS_HPSS3_WDOG_DIAG_EN_WDW_DSBL_DCVS_VOTE_BMSK               0x800000
#define HWIO_APCS_HPSS3_WDOG_DIAG_EN_WDW_DSBL_DCVS_VOTE_SHFT                   0x17
#define HWIO_APCS_HPSS3_WDOG_DIAG_EN_WDW_DSBL_DCVS_REQ_BMSK                0x400000
#define HWIO_APCS_HPSS3_WDOG_DIAG_EN_WDW_DSBL_DCVS_REQ_SHFT                    0x16
#define HWIO_APCS_HPSS3_WDOG_DIAG_EN_WDW_DSBL_CPR_BMSK                     0x200000
#define HWIO_APCS_HPSS3_WDOG_DIAG_EN_WDW_DSBL_CPR_SHFT                         0x15
#define HWIO_APCS_HPSS3_WDOG_DIAG_EN_WDW_DSBL_AVM_BMSK                     0x100000
#define HWIO_APCS_HPSS3_WDOG_DIAG_EN_WDW_DSBL_AVM_SHFT                         0x14
#define HWIO_APCS_HPSS3_WDOG_DIAG_EN_WDW_ENBL_FLM_THROTTLE_BMSK             0x20000
#define HWIO_APCS_HPSS3_WDOG_DIAG_EN_WDW_ENBL_FLM_THROTTLE_SHFT                0x11
#define HWIO_APCS_HPSS3_WDOG_DIAG_EN_WDW_ENBL_REDUCE_FREQ_BMSK              0x10000
#define HWIO_APCS_HPSS3_WDOG_DIAG_EN_WDW_ENBL_REDUCE_FREQ_SHFT                 0x10
#define HWIO_APCS_HPSS3_WDOG_DIAG_EN_SPM_SUDN_ACK_OVRRIDE_BMSK                0x400
#define HWIO_APCS_HPSS3_WDOG_DIAG_EN_SPM_SUDN_ACK_OVRRIDE_SHFT                  0xa
#define HWIO_APCS_HPSS3_WDOG_DIAG_EN_SPM_BGUP_ACK_OVRRIDE_BMSK                0x200
#define HWIO_APCS_HPSS3_WDOG_DIAG_EN_SPM_BGUP_ACK_OVRRIDE_SHFT                  0x9
#define HWIO_APCS_HPSS3_WDOG_DIAG_EN_SPM_EN_SHALLOW_BMSK                      0x100
#define HWIO_APCS_HPSS3_WDOG_DIAG_EN_SPM_EN_SHALLOW_SHFT                        0x8
#define HWIO_APCS_HPSS3_WDOG_DIAG_EN_SPM_EN_APC2_BMSK                          0x40
#define HWIO_APCS_HPSS3_WDOG_DIAG_EN_SPM_EN_APC2_SHFT                           0x6
#define HWIO_APCS_HPSS3_WDOG_DIAG_EN_SPM_EN_APC1_BMSK                          0x20
#define HWIO_APCS_HPSS3_WDOG_DIAG_EN_SPM_EN_APC1_SHFT                           0x5
#define HWIO_APCS_HPSS3_WDOG_DIAG_EN_SPM_EN_APC0_BMSK                          0x10
#define HWIO_APCS_HPSS3_WDOG_DIAG_EN_SPM_EN_APC0_SHFT                           0x4
#define HWIO_APCS_HPSS3_WDOG_DIAG_EN_WPRS_EN_BMSK                               0x2
#define HWIO_APCS_HPSS3_WDOG_DIAG_EN_WPRS_EN_SHFT                               0x1
#define HWIO_APCS_HPSS3_WDOG_DIAG_EN_WPRH_EN_BMSK                               0x1
#define HWIO_APCS_HPSS3_WDOG_DIAG_EN_WPRH_EN_SHFT                               0x0

#define HWIO_APCS_HPSS3_CHKBIT_ADDR                                      (APCS_HPSS3_HPSS_DBG_REG_BASE      + 0x00000004)
#define HWIO_APCS_HPSS3_CHKBIT_RMSK                                             0x7
#define HWIO_APCS_HPSS3_CHKBIT_IN          \
        in_dword_masked(HWIO_APCS_HPSS3_CHKBIT_ADDR, HWIO_APCS_HPSS3_CHKBIT_RMSK)
#define HWIO_APCS_HPSS3_CHKBIT_INM(m)      \
        in_dword_masked(HWIO_APCS_HPSS3_CHKBIT_ADDR, m)
#define HWIO_APCS_HPSS3_CHKBIT_OUT(v)      \
        out_dword(HWIO_APCS_HPSS3_CHKBIT_ADDR,v)
#define HWIO_APCS_HPSS3_CHKBIT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_HPSS3_CHKBIT_ADDR,m,v,HWIO_APCS_HPSS3_CHKBIT_IN)
#define HWIO_APCS_HPSS3_CHKBIT_WPRS_REQ_BMSK                                    0x4
#define HWIO_APCS_HPSS3_CHKBIT_WPRS_REQ_SHFT                                    0x2
#define HWIO_APCS_HPSS3_CHKBIT_WPRH_REQ_BMSK                                    0x2
#define HWIO_APCS_HPSS3_CHKBIT_WPRH_REQ_SHFT                                    0x1
#define HWIO_APCS_HPSS3_CHKBIT_APM_AON_OVRRIDE_BMSK                             0x1
#define HWIO_APCS_HPSS3_CHKBIT_APM_AON_OVRRIDE_SHFT                             0x0

#define HWIO_APCS_HPSS3_TEST_BUS_SEL_ADDR                                (APCS_HPSS3_HPSS_DBG_REG_BASE      + 0x00000008)
#define HWIO_APCS_HPSS3_TEST_BUS_SEL_RMSK                                0xffffffff
#define HWIO_APCS_HPSS3_TEST_BUS_SEL_IN          \
        in_dword_masked(HWIO_APCS_HPSS3_TEST_BUS_SEL_ADDR, HWIO_APCS_HPSS3_TEST_BUS_SEL_RMSK)
#define HWIO_APCS_HPSS3_TEST_BUS_SEL_INM(m)      \
        in_dword_masked(HWIO_APCS_HPSS3_TEST_BUS_SEL_ADDR, m)
#define HWIO_APCS_HPSS3_TEST_BUS_SEL_OUT(v)      \
        out_dword(HWIO_APCS_HPSS3_TEST_BUS_SEL_ADDR,v)
#define HWIO_APCS_HPSS3_TEST_BUS_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_HPSS3_TEST_BUS_SEL_ADDR,m,v,HWIO_APCS_HPSS3_TEST_BUS_SEL_IN)
#define HWIO_APCS_HPSS3_TEST_BUS_SEL_RSV_BMSK                            0xfc000000
#define HWIO_APCS_HPSS3_TEST_BUS_SEL_RSV_SHFT                                  0x1a
#define HWIO_APCS_HPSS3_TEST_BUS_SEL_SEL_APC2_IO_BMSK                     0x2000000
#define HWIO_APCS_HPSS3_TEST_BUS_SEL_SEL_APC2_IO_SHFT                          0x19
#define HWIO_APCS_HPSS3_TEST_BUS_SEL_SEL_APC1_IO_BMSK                     0x1000000
#define HWIO_APCS_HPSS3_TEST_BUS_SEL_SEL_APC1_IO_SHFT                          0x18
#define HWIO_APCS_HPSS3_TEST_BUS_SEL_SEL_APC0_IO_BMSK                      0x800000
#define HWIO_APCS_HPSS3_TEST_BUS_SEL_SEL_APC0_IO_SHFT                          0x17
#define HWIO_APCS_HPSS3_TEST_BUS_SEL_SEL_SMT_CPR_BMSK                      0x400000
#define HWIO_APCS_HPSS3_TEST_BUS_SEL_SEL_SMT_CPR_SHFT                          0x16
#define HWIO_APCS_HPSS3_TEST_BUS_SEL_SEL_ACC_CTL_BMSK                      0x200000
#define HWIO_APCS_HPSS3_TEST_BUS_SEL_SEL_ACC_CTL_SHFT                          0x15
#define HWIO_APCS_HPSS3_TEST_BUS_SEL_SEL_NMM_BMSK                          0x100000
#define HWIO_APCS_HPSS3_TEST_BUS_SEL_SEL_NMM_SHFT                              0x14
#define HWIO_APCS_HPSS3_TEST_BUS_SEL_SEL_DCVS_BMSK                          0x80000
#define HWIO_APCS_HPSS3_TEST_BUS_SEL_SEL_DCVS_SHFT                             0x13
#define HWIO_APCS_HPSS3_TEST_BUS_SEL_SEL_AVM_BMSK                           0x40000
#define HWIO_APCS_HPSS3_TEST_BUS_SEL_SEL_AVM_SHFT                              0x12
#define HWIO_APCS_HPSS3_TEST_BUS_SEL_SEL_FLM_BMSK                           0x20000
#define HWIO_APCS_HPSS3_TEST_BUS_SEL_SEL_FLM_SHFT                              0x11
#define HWIO_APCS_HPSS3_TEST_BUS_SEL_SEL_APC2_ODCM_STS_BMSK                 0x10000
#define HWIO_APCS_HPSS3_TEST_BUS_SEL_SEL_APC2_ODCM_STS_SHFT                    0x10
#define HWIO_APCS_HPSS3_TEST_BUS_SEL_SEL_APC1_ODCM_STS_BMSK                  0x8000
#define HWIO_APCS_HPSS3_TEST_BUS_SEL_SEL_APC1_ODCM_STS_SHFT                     0xf
#define HWIO_APCS_HPSS3_TEST_BUS_SEL_SEL_APC0_ODCM_STS_BMSK                  0x4000
#define HWIO_APCS_HPSS3_TEST_BUS_SEL_SEL_APC0_ODCM_STS_SHFT                     0xe
#define HWIO_APCS_HPSS3_TEST_BUS_SEL_SEL_ACTV_MODE_BMSK                      0x2000
#define HWIO_APCS_HPSS3_TEST_BUS_SEL_SEL_ACTV_MODE_SHFT                         0xd
#define HWIO_APCS_HPSS3_TEST_BUS_SEL_SEL_SER_STS_BMSK                        0x1000
#define HWIO_APCS_HPSS3_TEST_BUS_SEL_SEL_SER_STS_SHFT                           0xc
#define HWIO_APCS_HPSS3_TEST_BUS_SEL_SEL_GLB_CONST_BMSK                       0x800
#define HWIO_APCS_HPSS3_TEST_BUS_SEL_SEL_GLB_CONST_SHFT                         0xb
#define HWIO_APCS_HPSS3_TEST_BUS_SEL_SEL_APR_CPR3_BMSK                        0x400
#define HWIO_APCS_HPSS3_TEST_BUS_SEL_SEL_APR_CPR3_SHFT                          0xa
#define HWIO_APCS_HPSS3_TEST_BUS_SEL_SEL_APR_SAW_BMSK                         0x200
#define HWIO_APCS_HPSS3_TEST_BUS_SEL_SEL_APR_SAW_SHFT                           0x9
#define HWIO_APCS_HPSS3_TEST_BUS_SEL_SEL_APC2_L2_SAW_BMSK                     0x100
#define HWIO_APCS_HPSS3_TEST_BUS_SEL_SEL_APC2_L2_SAW_SHFT                       0x8
#define HWIO_APCS_HPSS3_TEST_BUS_SEL_SEL_APC2_C1_SAW_BMSK                      0x80
#define HWIO_APCS_HPSS3_TEST_BUS_SEL_SEL_APC2_C1_SAW_SHFT                       0x7
#define HWIO_APCS_HPSS3_TEST_BUS_SEL_SEL_APC2_C0_SAW_BMSK                      0x40
#define HWIO_APCS_HPSS3_TEST_BUS_SEL_SEL_APC2_C0_SAW_SHFT                       0x6
#define HWIO_APCS_HPSS3_TEST_BUS_SEL_SEL_APC1_L2_SAW_BMSK                      0x20
#define HWIO_APCS_HPSS3_TEST_BUS_SEL_SEL_APC1_L2_SAW_SHFT                       0x5
#define HWIO_APCS_HPSS3_TEST_BUS_SEL_SEL_APC1_C1_SAW_BMSK                      0x10
#define HWIO_APCS_HPSS3_TEST_BUS_SEL_SEL_APC1_C1_SAW_SHFT                       0x4
#define HWIO_APCS_HPSS3_TEST_BUS_SEL_SEL_APC1_C0_SAW_BMSK                       0x8
#define HWIO_APCS_HPSS3_TEST_BUS_SEL_SEL_APC1_C0_SAW_SHFT                       0x3
#define HWIO_APCS_HPSS3_TEST_BUS_SEL_SEL_APC0_L2_SAW_BMSK                       0x4
#define HWIO_APCS_HPSS3_TEST_BUS_SEL_SEL_APC0_L2_SAW_SHFT                       0x2
#define HWIO_APCS_HPSS3_TEST_BUS_SEL_SEL_APC0_C1_SAW_BMSK                       0x2
#define HWIO_APCS_HPSS3_TEST_BUS_SEL_SEL_APC0_C1_SAW_SHFT                       0x1
#define HWIO_APCS_HPSS3_TEST_BUS_SEL_SEL_APC0_C0_SAW_BMSK                       0x1
#define HWIO_APCS_HPSS3_TEST_BUS_SEL_SEL_APC0_C0_SAW_SHFT                       0x0

#define HWIO_APCS_HPSS3_PLL_TEST_CLK_SEL_ADDR                            (APCS_HPSS3_HPSS_DBG_REG_BASE      + 0x0000000c)
#define HWIO_APCS_HPSS3_PLL_TEST_CLK_SEL_RMSK                                   0xf
#define HWIO_APCS_HPSS3_PLL_TEST_CLK_SEL_IN          \
        in_dword_masked(HWIO_APCS_HPSS3_PLL_TEST_CLK_SEL_ADDR, HWIO_APCS_HPSS3_PLL_TEST_CLK_SEL_RMSK)
#define HWIO_APCS_HPSS3_PLL_TEST_CLK_SEL_INM(m)      \
        in_dword_masked(HWIO_APCS_HPSS3_PLL_TEST_CLK_SEL_ADDR, m)
#define HWIO_APCS_HPSS3_PLL_TEST_CLK_SEL_OUT(v)      \
        out_dword(HWIO_APCS_HPSS3_PLL_TEST_CLK_SEL_ADDR,v)
#define HWIO_APCS_HPSS3_PLL_TEST_CLK_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_HPSS3_PLL_TEST_CLK_SEL_ADDR,m,v,HWIO_APCS_HPSS3_PLL_TEST_CLK_SEL_IN)
#define HWIO_APCS_HPSS3_PLL_TEST_CLK_SEL_LVL2_SEL_BMSK                          0xc
#define HWIO_APCS_HPSS3_PLL_TEST_CLK_SEL_LVL2_SEL_SHFT                          0x2
#define HWIO_APCS_HPSS3_PLL_TEST_CLK_SEL_LVL1_SEL_BMSK                          0x3
#define HWIO_APCS_HPSS3_PLL_TEST_CLK_SEL_LVL1_SEL_SHFT                          0x0

#define HWIO_APCS_HPSS3_DBG_TEST_CLK_SEL_ADDR                            (APCS_HPSS3_HPSS_DBG_REG_BASE      + 0x00000010)
#define HWIO_APCS_HPSS3_DBG_TEST_CLK_SEL_RMSK                                  0x3f
#define HWIO_APCS_HPSS3_DBG_TEST_CLK_SEL_IN          \
        in_dword_masked(HWIO_APCS_HPSS3_DBG_TEST_CLK_SEL_ADDR, HWIO_APCS_HPSS3_DBG_TEST_CLK_SEL_RMSK)
#define HWIO_APCS_HPSS3_DBG_TEST_CLK_SEL_INM(m)      \
        in_dword_masked(HWIO_APCS_HPSS3_DBG_TEST_CLK_SEL_ADDR, m)
#define HWIO_APCS_HPSS3_DBG_TEST_CLK_SEL_OUT(v)      \
        out_dword(HWIO_APCS_HPSS3_DBG_TEST_CLK_SEL_ADDR,v)
#define HWIO_APCS_HPSS3_DBG_TEST_CLK_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_HPSS3_DBG_TEST_CLK_SEL_ADDR,m,v,HWIO_APCS_HPSS3_DBG_TEST_CLK_SEL_IN)
#define HWIO_APCS_HPSS3_DBG_TEST_CLK_SEL_LVL3_SEL_BMSK                         0x30
#define HWIO_APCS_HPSS3_DBG_TEST_CLK_SEL_LVL3_SEL_SHFT                          0x4
#define HWIO_APCS_HPSS3_DBG_TEST_CLK_SEL_LVL2_SEL_BMSK                          0xc
#define HWIO_APCS_HPSS3_DBG_TEST_CLK_SEL_LVL2_SEL_SHFT                          0x2
#define HWIO_APCS_HPSS3_DBG_TEST_CLK_SEL_LVL1_SEL_BMSK                          0x3
#define HWIO_APCS_HPSS3_DBG_TEST_CLK_SEL_LVL1_SEL_SHFT                          0x0

#define HWIO_APCS_HPSS3_ATEST0_EN_ADDR                                   (APCS_HPSS3_HPSS_DBG_REG_BASE      + 0x00000014)
#define HWIO_APCS_HPSS3_ATEST0_EN_RMSK                                        0x1ff
#define HWIO_APCS_HPSS3_ATEST0_EN_IN          \
        in_dword_masked(HWIO_APCS_HPSS3_ATEST0_EN_ADDR, HWIO_APCS_HPSS3_ATEST0_EN_RMSK)
#define HWIO_APCS_HPSS3_ATEST0_EN_INM(m)      \
        in_dword_masked(HWIO_APCS_HPSS3_ATEST0_EN_ADDR, m)
#define HWIO_APCS_HPSS3_ATEST0_EN_OUT(v)      \
        out_dword(HWIO_APCS_HPSS3_ATEST0_EN_ADDR,v)
#define HWIO_APCS_HPSS3_ATEST0_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_HPSS3_ATEST0_EN_ADDR,m,v,HWIO_APCS_HPSS3_ATEST0_EN_IN)
#define HWIO_APCS_HPSS3_ATEST0_EN_A2_ATEST0_EN_BMSK                           0x100
#define HWIO_APCS_HPSS3_ATEST0_EN_A2_ATEST0_EN_SHFT                             0x8
#define HWIO_APCS_HPSS3_ATEST0_EN_A2C1_ATEST0_EN_BMSK                          0x80
#define HWIO_APCS_HPSS3_ATEST0_EN_A2C1_ATEST0_EN_SHFT                           0x7
#define HWIO_APCS_HPSS3_ATEST0_EN_A2C0_ATEST0_EN_BMSK                          0x40
#define HWIO_APCS_HPSS3_ATEST0_EN_A2C0_ATEST0_EN_SHFT                           0x6
#define HWIO_APCS_HPSS3_ATEST0_EN_A1_ATEST0_EN_BMSK                            0x20
#define HWIO_APCS_HPSS3_ATEST0_EN_A1_ATEST0_EN_SHFT                             0x5
#define HWIO_APCS_HPSS3_ATEST0_EN_A1C1_ATEST0_EN_BMSK                          0x10
#define HWIO_APCS_HPSS3_ATEST0_EN_A1C1_ATEST0_EN_SHFT                           0x4
#define HWIO_APCS_HPSS3_ATEST0_EN_A1C0_ATEST0_EN_BMSK                           0x8
#define HWIO_APCS_HPSS3_ATEST0_EN_A1C0_ATEST0_EN_SHFT                           0x3
#define HWIO_APCS_HPSS3_ATEST0_EN_A0_ATEST0_EN_BMSK                             0x4
#define HWIO_APCS_HPSS3_ATEST0_EN_A0_ATEST0_EN_SHFT                             0x2
#define HWIO_APCS_HPSS3_ATEST0_EN_A0C1_ATEST0_EN_BMSK                           0x2
#define HWIO_APCS_HPSS3_ATEST0_EN_A0C1_ATEST0_EN_SHFT                           0x1
#define HWIO_APCS_HPSS3_ATEST0_EN_A0C0_ATEST0_EN_BMSK                           0x1
#define HWIO_APCS_HPSS3_ATEST0_EN_A0C0_ATEST0_EN_SHFT                           0x0

#define HWIO_APCS_HPSS3_ATEST1_EN_ADDR                                   (APCS_HPSS3_HPSS_DBG_REG_BASE      + 0x00000018)
#define HWIO_APCS_HPSS3_ATEST1_EN_RMSK                                        0x1ff
#define HWIO_APCS_HPSS3_ATEST1_EN_IN          \
        in_dword_masked(HWIO_APCS_HPSS3_ATEST1_EN_ADDR, HWIO_APCS_HPSS3_ATEST1_EN_RMSK)
#define HWIO_APCS_HPSS3_ATEST1_EN_INM(m)      \
        in_dword_masked(HWIO_APCS_HPSS3_ATEST1_EN_ADDR, m)
#define HWIO_APCS_HPSS3_ATEST1_EN_OUT(v)      \
        out_dword(HWIO_APCS_HPSS3_ATEST1_EN_ADDR,v)
#define HWIO_APCS_HPSS3_ATEST1_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_HPSS3_ATEST1_EN_ADDR,m,v,HWIO_APCS_HPSS3_ATEST1_EN_IN)
#define HWIO_APCS_HPSS3_ATEST1_EN_A2_ATEST1_EN_BMSK                           0x100
#define HWIO_APCS_HPSS3_ATEST1_EN_A2_ATEST1_EN_SHFT                             0x8
#define HWIO_APCS_HPSS3_ATEST1_EN_A2C1_ATEST1_EN_BMSK                          0x80
#define HWIO_APCS_HPSS3_ATEST1_EN_A2C1_ATEST1_EN_SHFT                           0x7
#define HWIO_APCS_HPSS3_ATEST1_EN_A2C0_ATEST1_EN_BMSK                          0x40
#define HWIO_APCS_HPSS3_ATEST1_EN_A2C0_ATEST1_EN_SHFT                           0x6
#define HWIO_APCS_HPSS3_ATEST1_EN_A1_ATEST1_EN_BMSK                            0x20
#define HWIO_APCS_HPSS3_ATEST1_EN_A1_ATEST1_EN_SHFT                             0x5
#define HWIO_APCS_HPSS3_ATEST1_EN_A1C1_ATEST1_EN_BMSK                          0x10
#define HWIO_APCS_HPSS3_ATEST1_EN_A1C1_ATEST1_EN_SHFT                           0x4
#define HWIO_APCS_HPSS3_ATEST1_EN_A1C0_ATEST1_EN_BMSK                           0x8
#define HWIO_APCS_HPSS3_ATEST1_EN_A1C0_ATEST1_EN_SHFT                           0x3
#define HWIO_APCS_HPSS3_ATEST1_EN_A0_ATEST1_EN_BMSK                             0x4
#define HWIO_APCS_HPSS3_ATEST1_EN_A0_ATEST1_EN_SHFT                             0x2
#define HWIO_APCS_HPSS3_ATEST1_EN_A0C1_ATEST1_EN_BMSK                           0x2
#define HWIO_APCS_HPSS3_ATEST1_EN_A0C1_ATEST1_EN_SHFT                           0x1
#define HWIO_APCS_HPSS3_ATEST1_EN_A0C0_ATEST1_EN_BMSK                           0x1
#define HWIO_APCS_HPSS3_ATEST1_EN_A0C0_ATEST1_EN_SHFT                           0x0

#define HWIO_APCS_HPSS3_ATEST_CFG_ADDR                                   (APCS_HPSS3_HPSS_DBG_REG_BASE      + 0x0000001c)
#define HWIO_APCS_HPSS3_ATEST_CFG_RMSK                                         0xff
#define HWIO_APCS_HPSS3_ATEST_CFG_IN          \
        in_dword_masked(HWIO_APCS_HPSS3_ATEST_CFG_ADDR, HWIO_APCS_HPSS3_ATEST_CFG_RMSK)
#define HWIO_APCS_HPSS3_ATEST_CFG_INM(m)      \
        in_dword_masked(HWIO_APCS_HPSS3_ATEST_CFG_ADDR, m)
#define HWIO_APCS_HPSS3_ATEST_CFG_OUT(v)      \
        out_dword(HWIO_APCS_HPSS3_ATEST_CFG_ADDR,v)
#define HWIO_APCS_HPSS3_ATEST_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_HPSS3_ATEST_CFG_ADDR,m,v,HWIO_APCS_HPSS3_ATEST_CFG_IN)
#define HWIO_APCS_HPSS3_ATEST_CFG_ATEST_CFG_BMSK                               0xff
#define HWIO_APCS_HPSS3_ATEST_CFG_ATEST_CFG_SHFT                                0x0

/*----------------------------------------------------------------------------
 * MODULE: APCS_HPSS4_HPSS_DBG
 *--------------------------------------------------------------------------*/

#define APCS_HPSS4_HPSS_DBG_REG_BASE                                     (HMSS_PERIPH_BASE      + 0x00327000)

#define HWIO_APCS_HPSS4_WDOG_DIAG_EN_ADDR                                (APCS_HPSS4_HPSS_DBG_REG_BASE      + 0x00000000)
#define HWIO_APCS_HPSS4_WDOG_DIAG_EN_RMSK                                 0x3f30773
#define HWIO_APCS_HPSS4_WDOG_DIAG_EN_IN          \
        in_dword_masked(HWIO_APCS_HPSS4_WDOG_DIAG_EN_ADDR, HWIO_APCS_HPSS4_WDOG_DIAG_EN_RMSK)
#define HWIO_APCS_HPSS4_WDOG_DIAG_EN_INM(m)      \
        in_dword_masked(HWIO_APCS_HPSS4_WDOG_DIAG_EN_ADDR, m)
#define HWIO_APCS_HPSS4_WDOG_DIAG_EN_OUT(v)      \
        out_dword(HWIO_APCS_HPSS4_WDOG_DIAG_EN_ADDR,v)
#define HWIO_APCS_HPSS4_WDOG_DIAG_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_HPSS4_WDOG_DIAG_EN_ADDR,m,v,HWIO_APCS_HPSS4_WDOG_DIAG_EN_IN)
#define HWIO_APCS_HPSS4_WDOG_DIAG_EN_WDW_DSBL_LDO_BMSK                    0x2000000
#define HWIO_APCS_HPSS4_WDOG_DIAG_EN_WDW_DSBL_LDO_SHFT                         0x19
#define HWIO_APCS_HPSS4_WDOG_DIAG_EN_WDW_DSBL_NMM_BMSK                    0x1000000
#define HWIO_APCS_HPSS4_WDOG_DIAG_EN_WDW_DSBL_NMM_SHFT                         0x18
#define HWIO_APCS_HPSS4_WDOG_DIAG_EN_WDW_DSBL_DCVS_VOTE_BMSK               0x800000
#define HWIO_APCS_HPSS4_WDOG_DIAG_EN_WDW_DSBL_DCVS_VOTE_SHFT                   0x17
#define HWIO_APCS_HPSS4_WDOG_DIAG_EN_WDW_DSBL_DCVS_REQ_BMSK                0x400000
#define HWIO_APCS_HPSS4_WDOG_DIAG_EN_WDW_DSBL_DCVS_REQ_SHFT                    0x16
#define HWIO_APCS_HPSS4_WDOG_DIAG_EN_WDW_DSBL_CPR_BMSK                     0x200000
#define HWIO_APCS_HPSS4_WDOG_DIAG_EN_WDW_DSBL_CPR_SHFT                         0x15
#define HWIO_APCS_HPSS4_WDOG_DIAG_EN_WDW_DSBL_AVM_BMSK                     0x100000
#define HWIO_APCS_HPSS4_WDOG_DIAG_EN_WDW_DSBL_AVM_SHFT                         0x14
#define HWIO_APCS_HPSS4_WDOG_DIAG_EN_WDW_ENBL_FLM_THROTTLE_BMSK             0x20000
#define HWIO_APCS_HPSS4_WDOG_DIAG_EN_WDW_ENBL_FLM_THROTTLE_SHFT                0x11
#define HWIO_APCS_HPSS4_WDOG_DIAG_EN_WDW_ENBL_REDUCE_FREQ_BMSK              0x10000
#define HWIO_APCS_HPSS4_WDOG_DIAG_EN_WDW_ENBL_REDUCE_FREQ_SHFT                 0x10
#define HWIO_APCS_HPSS4_WDOG_DIAG_EN_SPM_SUDN_ACK_OVRRIDE_BMSK                0x400
#define HWIO_APCS_HPSS4_WDOG_DIAG_EN_SPM_SUDN_ACK_OVRRIDE_SHFT                  0xa
#define HWIO_APCS_HPSS4_WDOG_DIAG_EN_SPM_BGUP_ACK_OVRRIDE_BMSK                0x200
#define HWIO_APCS_HPSS4_WDOG_DIAG_EN_SPM_BGUP_ACK_OVRRIDE_SHFT                  0x9
#define HWIO_APCS_HPSS4_WDOG_DIAG_EN_SPM_EN_SHALLOW_BMSK                      0x100
#define HWIO_APCS_HPSS4_WDOG_DIAG_EN_SPM_EN_SHALLOW_SHFT                        0x8
#define HWIO_APCS_HPSS4_WDOG_DIAG_EN_SPM_EN_APC2_BMSK                          0x40
#define HWIO_APCS_HPSS4_WDOG_DIAG_EN_SPM_EN_APC2_SHFT                           0x6
#define HWIO_APCS_HPSS4_WDOG_DIAG_EN_SPM_EN_APC1_BMSK                          0x20
#define HWIO_APCS_HPSS4_WDOG_DIAG_EN_SPM_EN_APC1_SHFT                           0x5
#define HWIO_APCS_HPSS4_WDOG_DIAG_EN_SPM_EN_APC0_BMSK                          0x10
#define HWIO_APCS_HPSS4_WDOG_DIAG_EN_SPM_EN_APC0_SHFT                           0x4
#define HWIO_APCS_HPSS4_WDOG_DIAG_EN_WPRS_EN_BMSK                               0x2
#define HWIO_APCS_HPSS4_WDOG_DIAG_EN_WPRS_EN_SHFT                               0x1
#define HWIO_APCS_HPSS4_WDOG_DIAG_EN_WPRH_EN_BMSK                               0x1
#define HWIO_APCS_HPSS4_WDOG_DIAG_EN_WPRH_EN_SHFT                               0x0

#define HWIO_APCS_HPSS4_CHKBIT_ADDR                                      (APCS_HPSS4_HPSS_DBG_REG_BASE      + 0x00000004)
#define HWIO_APCS_HPSS4_CHKBIT_RMSK                                             0x7
#define HWIO_APCS_HPSS4_CHKBIT_IN          \
        in_dword_masked(HWIO_APCS_HPSS4_CHKBIT_ADDR, HWIO_APCS_HPSS4_CHKBIT_RMSK)
#define HWIO_APCS_HPSS4_CHKBIT_INM(m)      \
        in_dword_masked(HWIO_APCS_HPSS4_CHKBIT_ADDR, m)
#define HWIO_APCS_HPSS4_CHKBIT_OUT(v)      \
        out_dword(HWIO_APCS_HPSS4_CHKBIT_ADDR,v)
#define HWIO_APCS_HPSS4_CHKBIT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_HPSS4_CHKBIT_ADDR,m,v,HWIO_APCS_HPSS4_CHKBIT_IN)
#define HWIO_APCS_HPSS4_CHKBIT_WPRS_REQ_BMSK                                    0x4
#define HWIO_APCS_HPSS4_CHKBIT_WPRS_REQ_SHFT                                    0x2
#define HWIO_APCS_HPSS4_CHKBIT_WPRH_REQ_BMSK                                    0x2
#define HWIO_APCS_HPSS4_CHKBIT_WPRH_REQ_SHFT                                    0x1
#define HWIO_APCS_HPSS4_CHKBIT_APM_AON_OVRRIDE_BMSK                             0x1
#define HWIO_APCS_HPSS4_CHKBIT_APM_AON_OVRRIDE_SHFT                             0x0

#define HWIO_APCS_HPSS4_TEST_BUS_SEL_ADDR                                (APCS_HPSS4_HPSS_DBG_REG_BASE      + 0x00000008)
#define HWIO_APCS_HPSS4_TEST_BUS_SEL_RMSK                                0xffffffff
#define HWIO_APCS_HPSS4_TEST_BUS_SEL_IN          \
        in_dword_masked(HWIO_APCS_HPSS4_TEST_BUS_SEL_ADDR, HWIO_APCS_HPSS4_TEST_BUS_SEL_RMSK)
#define HWIO_APCS_HPSS4_TEST_BUS_SEL_INM(m)      \
        in_dword_masked(HWIO_APCS_HPSS4_TEST_BUS_SEL_ADDR, m)
#define HWIO_APCS_HPSS4_TEST_BUS_SEL_OUT(v)      \
        out_dword(HWIO_APCS_HPSS4_TEST_BUS_SEL_ADDR,v)
#define HWIO_APCS_HPSS4_TEST_BUS_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_HPSS4_TEST_BUS_SEL_ADDR,m,v,HWIO_APCS_HPSS4_TEST_BUS_SEL_IN)
#define HWIO_APCS_HPSS4_TEST_BUS_SEL_RSV_BMSK                            0xfc000000
#define HWIO_APCS_HPSS4_TEST_BUS_SEL_RSV_SHFT                                  0x1a
#define HWIO_APCS_HPSS4_TEST_BUS_SEL_SEL_APC2_IO_BMSK                     0x2000000
#define HWIO_APCS_HPSS4_TEST_BUS_SEL_SEL_APC2_IO_SHFT                          0x19
#define HWIO_APCS_HPSS4_TEST_BUS_SEL_SEL_APC1_IO_BMSK                     0x1000000
#define HWIO_APCS_HPSS4_TEST_BUS_SEL_SEL_APC1_IO_SHFT                          0x18
#define HWIO_APCS_HPSS4_TEST_BUS_SEL_SEL_APC0_IO_BMSK                      0x800000
#define HWIO_APCS_HPSS4_TEST_BUS_SEL_SEL_APC0_IO_SHFT                          0x17
#define HWIO_APCS_HPSS4_TEST_BUS_SEL_SEL_SMT_CPR_BMSK                      0x400000
#define HWIO_APCS_HPSS4_TEST_BUS_SEL_SEL_SMT_CPR_SHFT                          0x16
#define HWIO_APCS_HPSS4_TEST_BUS_SEL_SEL_ACC_CTL_BMSK                      0x200000
#define HWIO_APCS_HPSS4_TEST_BUS_SEL_SEL_ACC_CTL_SHFT                          0x15
#define HWIO_APCS_HPSS4_TEST_BUS_SEL_SEL_NMM_BMSK                          0x100000
#define HWIO_APCS_HPSS4_TEST_BUS_SEL_SEL_NMM_SHFT                              0x14
#define HWIO_APCS_HPSS4_TEST_BUS_SEL_SEL_DCVS_BMSK                          0x80000
#define HWIO_APCS_HPSS4_TEST_BUS_SEL_SEL_DCVS_SHFT                             0x13
#define HWIO_APCS_HPSS4_TEST_BUS_SEL_SEL_AVM_BMSK                           0x40000
#define HWIO_APCS_HPSS4_TEST_BUS_SEL_SEL_AVM_SHFT                              0x12
#define HWIO_APCS_HPSS4_TEST_BUS_SEL_SEL_FLM_BMSK                           0x20000
#define HWIO_APCS_HPSS4_TEST_BUS_SEL_SEL_FLM_SHFT                              0x11
#define HWIO_APCS_HPSS4_TEST_BUS_SEL_SEL_APC2_ODCM_STS_BMSK                 0x10000
#define HWIO_APCS_HPSS4_TEST_BUS_SEL_SEL_APC2_ODCM_STS_SHFT                    0x10
#define HWIO_APCS_HPSS4_TEST_BUS_SEL_SEL_APC1_ODCM_STS_BMSK                  0x8000
#define HWIO_APCS_HPSS4_TEST_BUS_SEL_SEL_APC1_ODCM_STS_SHFT                     0xf
#define HWIO_APCS_HPSS4_TEST_BUS_SEL_SEL_APC0_ODCM_STS_BMSK                  0x4000
#define HWIO_APCS_HPSS4_TEST_BUS_SEL_SEL_APC0_ODCM_STS_SHFT                     0xe
#define HWIO_APCS_HPSS4_TEST_BUS_SEL_SEL_ACTV_MODE_BMSK                      0x2000
#define HWIO_APCS_HPSS4_TEST_BUS_SEL_SEL_ACTV_MODE_SHFT                         0xd
#define HWIO_APCS_HPSS4_TEST_BUS_SEL_SEL_SER_STS_BMSK                        0x1000
#define HWIO_APCS_HPSS4_TEST_BUS_SEL_SEL_SER_STS_SHFT                           0xc
#define HWIO_APCS_HPSS4_TEST_BUS_SEL_SEL_GLB_CONST_BMSK                       0x800
#define HWIO_APCS_HPSS4_TEST_BUS_SEL_SEL_GLB_CONST_SHFT                         0xb
#define HWIO_APCS_HPSS4_TEST_BUS_SEL_SEL_APR_CPR3_BMSK                        0x400
#define HWIO_APCS_HPSS4_TEST_BUS_SEL_SEL_APR_CPR3_SHFT                          0xa
#define HWIO_APCS_HPSS4_TEST_BUS_SEL_SEL_APR_SAW_BMSK                         0x200
#define HWIO_APCS_HPSS4_TEST_BUS_SEL_SEL_APR_SAW_SHFT                           0x9
#define HWIO_APCS_HPSS4_TEST_BUS_SEL_SEL_APC2_L2_SAW_BMSK                     0x100
#define HWIO_APCS_HPSS4_TEST_BUS_SEL_SEL_APC2_L2_SAW_SHFT                       0x8
#define HWIO_APCS_HPSS4_TEST_BUS_SEL_SEL_APC2_C1_SAW_BMSK                      0x80
#define HWIO_APCS_HPSS4_TEST_BUS_SEL_SEL_APC2_C1_SAW_SHFT                       0x7
#define HWIO_APCS_HPSS4_TEST_BUS_SEL_SEL_APC2_C0_SAW_BMSK                      0x40
#define HWIO_APCS_HPSS4_TEST_BUS_SEL_SEL_APC2_C0_SAW_SHFT                       0x6
#define HWIO_APCS_HPSS4_TEST_BUS_SEL_SEL_APC1_L2_SAW_BMSK                      0x20
#define HWIO_APCS_HPSS4_TEST_BUS_SEL_SEL_APC1_L2_SAW_SHFT                       0x5
#define HWIO_APCS_HPSS4_TEST_BUS_SEL_SEL_APC1_C1_SAW_BMSK                      0x10
#define HWIO_APCS_HPSS4_TEST_BUS_SEL_SEL_APC1_C1_SAW_SHFT                       0x4
#define HWIO_APCS_HPSS4_TEST_BUS_SEL_SEL_APC1_C0_SAW_BMSK                       0x8
#define HWIO_APCS_HPSS4_TEST_BUS_SEL_SEL_APC1_C0_SAW_SHFT                       0x3
#define HWIO_APCS_HPSS4_TEST_BUS_SEL_SEL_APC0_L2_SAW_BMSK                       0x4
#define HWIO_APCS_HPSS4_TEST_BUS_SEL_SEL_APC0_L2_SAW_SHFT                       0x2
#define HWIO_APCS_HPSS4_TEST_BUS_SEL_SEL_APC0_C1_SAW_BMSK                       0x2
#define HWIO_APCS_HPSS4_TEST_BUS_SEL_SEL_APC0_C1_SAW_SHFT                       0x1
#define HWIO_APCS_HPSS4_TEST_BUS_SEL_SEL_APC0_C0_SAW_BMSK                       0x1
#define HWIO_APCS_HPSS4_TEST_BUS_SEL_SEL_APC0_C0_SAW_SHFT                       0x0

#define HWIO_APCS_HPSS4_PLL_TEST_CLK_SEL_ADDR                            (APCS_HPSS4_HPSS_DBG_REG_BASE      + 0x0000000c)
#define HWIO_APCS_HPSS4_PLL_TEST_CLK_SEL_RMSK                                   0xf
#define HWIO_APCS_HPSS4_PLL_TEST_CLK_SEL_IN          \
        in_dword_masked(HWIO_APCS_HPSS4_PLL_TEST_CLK_SEL_ADDR, HWIO_APCS_HPSS4_PLL_TEST_CLK_SEL_RMSK)
#define HWIO_APCS_HPSS4_PLL_TEST_CLK_SEL_INM(m)      \
        in_dword_masked(HWIO_APCS_HPSS4_PLL_TEST_CLK_SEL_ADDR, m)
#define HWIO_APCS_HPSS4_PLL_TEST_CLK_SEL_OUT(v)      \
        out_dword(HWIO_APCS_HPSS4_PLL_TEST_CLK_SEL_ADDR,v)
#define HWIO_APCS_HPSS4_PLL_TEST_CLK_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_HPSS4_PLL_TEST_CLK_SEL_ADDR,m,v,HWIO_APCS_HPSS4_PLL_TEST_CLK_SEL_IN)
#define HWIO_APCS_HPSS4_PLL_TEST_CLK_SEL_LVL2_SEL_BMSK                          0xc
#define HWIO_APCS_HPSS4_PLL_TEST_CLK_SEL_LVL2_SEL_SHFT                          0x2
#define HWIO_APCS_HPSS4_PLL_TEST_CLK_SEL_LVL1_SEL_BMSK                          0x3
#define HWIO_APCS_HPSS4_PLL_TEST_CLK_SEL_LVL1_SEL_SHFT                          0x0

#define HWIO_APCS_HPSS4_DBG_TEST_CLK_SEL_ADDR                            (APCS_HPSS4_HPSS_DBG_REG_BASE      + 0x00000010)
#define HWIO_APCS_HPSS4_DBG_TEST_CLK_SEL_RMSK                                  0x3f
#define HWIO_APCS_HPSS4_DBG_TEST_CLK_SEL_IN          \
        in_dword_masked(HWIO_APCS_HPSS4_DBG_TEST_CLK_SEL_ADDR, HWIO_APCS_HPSS4_DBG_TEST_CLK_SEL_RMSK)
#define HWIO_APCS_HPSS4_DBG_TEST_CLK_SEL_INM(m)      \
        in_dword_masked(HWIO_APCS_HPSS4_DBG_TEST_CLK_SEL_ADDR, m)
#define HWIO_APCS_HPSS4_DBG_TEST_CLK_SEL_OUT(v)      \
        out_dword(HWIO_APCS_HPSS4_DBG_TEST_CLK_SEL_ADDR,v)
#define HWIO_APCS_HPSS4_DBG_TEST_CLK_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_HPSS4_DBG_TEST_CLK_SEL_ADDR,m,v,HWIO_APCS_HPSS4_DBG_TEST_CLK_SEL_IN)
#define HWIO_APCS_HPSS4_DBG_TEST_CLK_SEL_LVL3_SEL_BMSK                         0x30
#define HWIO_APCS_HPSS4_DBG_TEST_CLK_SEL_LVL3_SEL_SHFT                          0x4
#define HWIO_APCS_HPSS4_DBG_TEST_CLK_SEL_LVL2_SEL_BMSK                          0xc
#define HWIO_APCS_HPSS4_DBG_TEST_CLK_SEL_LVL2_SEL_SHFT                          0x2
#define HWIO_APCS_HPSS4_DBG_TEST_CLK_SEL_LVL1_SEL_BMSK                          0x3
#define HWIO_APCS_HPSS4_DBG_TEST_CLK_SEL_LVL1_SEL_SHFT                          0x0

#define HWIO_APCS_HPSS4_ATEST0_EN_ADDR                                   (APCS_HPSS4_HPSS_DBG_REG_BASE      + 0x00000014)
#define HWIO_APCS_HPSS4_ATEST0_EN_RMSK                                        0x1ff
#define HWIO_APCS_HPSS4_ATEST0_EN_IN          \
        in_dword_masked(HWIO_APCS_HPSS4_ATEST0_EN_ADDR, HWIO_APCS_HPSS4_ATEST0_EN_RMSK)
#define HWIO_APCS_HPSS4_ATEST0_EN_INM(m)      \
        in_dword_masked(HWIO_APCS_HPSS4_ATEST0_EN_ADDR, m)
#define HWIO_APCS_HPSS4_ATEST0_EN_OUT(v)      \
        out_dword(HWIO_APCS_HPSS4_ATEST0_EN_ADDR,v)
#define HWIO_APCS_HPSS4_ATEST0_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_HPSS4_ATEST0_EN_ADDR,m,v,HWIO_APCS_HPSS4_ATEST0_EN_IN)
#define HWIO_APCS_HPSS4_ATEST0_EN_A2_ATEST0_EN_BMSK                           0x100
#define HWIO_APCS_HPSS4_ATEST0_EN_A2_ATEST0_EN_SHFT                             0x8
#define HWIO_APCS_HPSS4_ATEST0_EN_A2C1_ATEST0_EN_BMSK                          0x80
#define HWIO_APCS_HPSS4_ATEST0_EN_A2C1_ATEST0_EN_SHFT                           0x7
#define HWIO_APCS_HPSS4_ATEST0_EN_A2C0_ATEST0_EN_BMSK                          0x40
#define HWIO_APCS_HPSS4_ATEST0_EN_A2C0_ATEST0_EN_SHFT                           0x6
#define HWIO_APCS_HPSS4_ATEST0_EN_A1_ATEST0_EN_BMSK                            0x20
#define HWIO_APCS_HPSS4_ATEST0_EN_A1_ATEST0_EN_SHFT                             0x5
#define HWIO_APCS_HPSS4_ATEST0_EN_A1C1_ATEST0_EN_BMSK                          0x10
#define HWIO_APCS_HPSS4_ATEST0_EN_A1C1_ATEST0_EN_SHFT                           0x4
#define HWIO_APCS_HPSS4_ATEST0_EN_A1C0_ATEST0_EN_BMSK                           0x8
#define HWIO_APCS_HPSS4_ATEST0_EN_A1C0_ATEST0_EN_SHFT                           0x3
#define HWIO_APCS_HPSS4_ATEST0_EN_A0_ATEST0_EN_BMSK                             0x4
#define HWIO_APCS_HPSS4_ATEST0_EN_A0_ATEST0_EN_SHFT                             0x2
#define HWIO_APCS_HPSS4_ATEST0_EN_A0C1_ATEST0_EN_BMSK                           0x2
#define HWIO_APCS_HPSS4_ATEST0_EN_A0C1_ATEST0_EN_SHFT                           0x1
#define HWIO_APCS_HPSS4_ATEST0_EN_A0C0_ATEST0_EN_BMSK                           0x1
#define HWIO_APCS_HPSS4_ATEST0_EN_A0C0_ATEST0_EN_SHFT                           0x0

#define HWIO_APCS_HPSS4_ATEST1_EN_ADDR                                   (APCS_HPSS4_HPSS_DBG_REG_BASE      + 0x00000018)
#define HWIO_APCS_HPSS4_ATEST1_EN_RMSK                                        0x1ff
#define HWIO_APCS_HPSS4_ATEST1_EN_IN          \
        in_dword_masked(HWIO_APCS_HPSS4_ATEST1_EN_ADDR, HWIO_APCS_HPSS4_ATEST1_EN_RMSK)
#define HWIO_APCS_HPSS4_ATEST1_EN_INM(m)      \
        in_dword_masked(HWIO_APCS_HPSS4_ATEST1_EN_ADDR, m)
#define HWIO_APCS_HPSS4_ATEST1_EN_OUT(v)      \
        out_dword(HWIO_APCS_HPSS4_ATEST1_EN_ADDR,v)
#define HWIO_APCS_HPSS4_ATEST1_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_HPSS4_ATEST1_EN_ADDR,m,v,HWIO_APCS_HPSS4_ATEST1_EN_IN)
#define HWIO_APCS_HPSS4_ATEST1_EN_A2_ATEST1_EN_BMSK                           0x100
#define HWIO_APCS_HPSS4_ATEST1_EN_A2_ATEST1_EN_SHFT                             0x8
#define HWIO_APCS_HPSS4_ATEST1_EN_A2C1_ATEST1_EN_BMSK                          0x80
#define HWIO_APCS_HPSS4_ATEST1_EN_A2C1_ATEST1_EN_SHFT                           0x7
#define HWIO_APCS_HPSS4_ATEST1_EN_A2C0_ATEST1_EN_BMSK                          0x40
#define HWIO_APCS_HPSS4_ATEST1_EN_A2C0_ATEST1_EN_SHFT                           0x6
#define HWIO_APCS_HPSS4_ATEST1_EN_A1_ATEST1_EN_BMSK                            0x20
#define HWIO_APCS_HPSS4_ATEST1_EN_A1_ATEST1_EN_SHFT                             0x5
#define HWIO_APCS_HPSS4_ATEST1_EN_A1C1_ATEST1_EN_BMSK                          0x10
#define HWIO_APCS_HPSS4_ATEST1_EN_A1C1_ATEST1_EN_SHFT                           0x4
#define HWIO_APCS_HPSS4_ATEST1_EN_A1C0_ATEST1_EN_BMSK                           0x8
#define HWIO_APCS_HPSS4_ATEST1_EN_A1C0_ATEST1_EN_SHFT                           0x3
#define HWIO_APCS_HPSS4_ATEST1_EN_A0_ATEST1_EN_BMSK                             0x4
#define HWIO_APCS_HPSS4_ATEST1_EN_A0_ATEST1_EN_SHFT                             0x2
#define HWIO_APCS_HPSS4_ATEST1_EN_A0C1_ATEST1_EN_BMSK                           0x2
#define HWIO_APCS_HPSS4_ATEST1_EN_A0C1_ATEST1_EN_SHFT                           0x1
#define HWIO_APCS_HPSS4_ATEST1_EN_A0C0_ATEST1_EN_BMSK                           0x1
#define HWIO_APCS_HPSS4_ATEST1_EN_A0C0_ATEST1_EN_SHFT                           0x0

#define HWIO_APCS_HPSS4_ATEST_CFG_ADDR                                   (APCS_HPSS4_HPSS_DBG_REG_BASE      + 0x0000001c)
#define HWIO_APCS_HPSS4_ATEST_CFG_RMSK                                         0xff
#define HWIO_APCS_HPSS4_ATEST_CFG_IN          \
        in_dword_masked(HWIO_APCS_HPSS4_ATEST_CFG_ADDR, HWIO_APCS_HPSS4_ATEST_CFG_RMSK)
#define HWIO_APCS_HPSS4_ATEST_CFG_INM(m)      \
        in_dword_masked(HWIO_APCS_HPSS4_ATEST_CFG_ADDR, m)
#define HWIO_APCS_HPSS4_ATEST_CFG_OUT(v)      \
        out_dword(HWIO_APCS_HPSS4_ATEST_CFG_ADDR,v)
#define HWIO_APCS_HPSS4_ATEST_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_HPSS4_ATEST_CFG_ADDR,m,v,HWIO_APCS_HPSS4_ATEST_CFG_IN)
#define HWIO_APCS_HPSS4_ATEST_CFG_ATEST_CFG_BMSK                               0xff
#define HWIO_APCS_HPSS4_ATEST_CFG_ATEST_CFG_SHFT                                0x0

/*----------------------------------------------------------------------------
 * MODULE: APCS_HPSS5_HPSS_DBG
 *--------------------------------------------------------------------------*/

#define APCS_HPSS5_HPSS_DBG_REG_BASE                                     (HMSS_PERIPH_BASE      + 0x0032f000)

#define HWIO_APCS_HPSS5_WDOG_DIAG_EN_ADDR                                (APCS_HPSS5_HPSS_DBG_REG_BASE      + 0x00000000)
#define HWIO_APCS_HPSS5_WDOG_DIAG_EN_RMSK                                 0x3f30773
#define HWIO_APCS_HPSS5_WDOG_DIAG_EN_IN          \
        in_dword_masked(HWIO_APCS_HPSS5_WDOG_DIAG_EN_ADDR, HWIO_APCS_HPSS5_WDOG_DIAG_EN_RMSK)
#define HWIO_APCS_HPSS5_WDOG_DIAG_EN_INM(m)      \
        in_dword_masked(HWIO_APCS_HPSS5_WDOG_DIAG_EN_ADDR, m)
#define HWIO_APCS_HPSS5_WDOG_DIAG_EN_OUT(v)      \
        out_dword(HWIO_APCS_HPSS5_WDOG_DIAG_EN_ADDR,v)
#define HWIO_APCS_HPSS5_WDOG_DIAG_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_HPSS5_WDOG_DIAG_EN_ADDR,m,v,HWIO_APCS_HPSS5_WDOG_DIAG_EN_IN)
#define HWIO_APCS_HPSS5_WDOG_DIAG_EN_WDW_DSBL_LDO_BMSK                    0x2000000
#define HWIO_APCS_HPSS5_WDOG_DIAG_EN_WDW_DSBL_LDO_SHFT                         0x19
#define HWIO_APCS_HPSS5_WDOG_DIAG_EN_WDW_DSBL_NMM_BMSK                    0x1000000
#define HWIO_APCS_HPSS5_WDOG_DIAG_EN_WDW_DSBL_NMM_SHFT                         0x18
#define HWIO_APCS_HPSS5_WDOG_DIAG_EN_WDW_DSBL_DCVS_VOTE_BMSK               0x800000
#define HWIO_APCS_HPSS5_WDOG_DIAG_EN_WDW_DSBL_DCVS_VOTE_SHFT                   0x17
#define HWIO_APCS_HPSS5_WDOG_DIAG_EN_WDW_DSBL_DCVS_REQ_BMSK                0x400000
#define HWIO_APCS_HPSS5_WDOG_DIAG_EN_WDW_DSBL_DCVS_REQ_SHFT                    0x16
#define HWIO_APCS_HPSS5_WDOG_DIAG_EN_WDW_DSBL_CPR_BMSK                     0x200000
#define HWIO_APCS_HPSS5_WDOG_DIAG_EN_WDW_DSBL_CPR_SHFT                         0x15
#define HWIO_APCS_HPSS5_WDOG_DIAG_EN_WDW_DSBL_AVM_BMSK                     0x100000
#define HWIO_APCS_HPSS5_WDOG_DIAG_EN_WDW_DSBL_AVM_SHFT                         0x14
#define HWIO_APCS_HPSS5_WDOG_DIAG_EN_WDW_ENBL_FLM_THROTTLE_BMSK             0x20000
#define HWIO_APCS_HPSS5_WDOG_DIAG_EN_WDW_ENBL_FLM_THROTTLE_SHFT                0x11
#define HWIO_APCS_HPSS5_WDOG_DIAG_EN_WDW_ENBL_REDUCE_FREQ_BMSK              0x10000
#define HWIO_APCS_HPSS5_WDOG_DIAG_EN_WDW_ENBL_REDUCE_FREQ_SHFT                 0x10
#define HWIO_APCS_HPSS5_WDOG_DIAG_EN_SPM_SUDN_ACK_OVRRIDE_BMSK                0x400
#define HWIO_APCS_HPSS5_WDOG_DIAG_EN_SPM_SUDN_ACK_OVRRIDE_SHFT                  0xa
#define HWIO_APCS_HPSS5_WDOG_DIAG_EN_SPM_BGUP_ACK_OVRRIDE_BMSK                0x200
#define HWIO_APCS_HPSS5_WDOG_DIAG_EN_SPM_BGUP_ACK_OVRRIDE_SHFT                  0x9
#define HWIO_APCS_HPSS5_WDOG_DIAG_EN_SPM_EN_SHALLOW_BMSK                      0x100
#define HWIO_APCS_HPSS5_WDOG_DIAG_EN_SPM_EN_SHALLOW_SHFT                        0x8
#define HWIO_APCS_HPSS5_WDOG_DIAG_EN_SPM_EN_APC2_BMSK                          0x40
#define HWIO_APCS_HPSS5_WDOG_DIAG_EN_SPM_EN_APC2_SHFT                           0x6
#define HWIO_APCS_HPSS5_WDOG_DIAG_EN_SPM_EN_APC1_BMSK                          0x20
#define HWIO_APCS_HPSS5_WDOG_DIAG_EN_SPM_EN_APC1_SHFT                           0x5
#define HWIO_APCS_HPSS5_WDOG_DIAG_EN_SPM_EN_APC0_BMSK                          0x10
#define HWIO_APCS_HPSS5_WDOG_DIAG_EN_SPM_EN_APC0_SHFT                           0x4
#define HWIO_APCS_HPSS5_WDOG_DIAG_EN_WPRS_EN_BMSK                               0x2
#define HWIO_APCS_HPSS5_WDOG_DIAG_EN_WPRS_EN_SHFT                               0x1
#define HWIO_APCS_HPSS5_WDOG_DIAG_EN_WPRH_EN_BMSK                               0x1
#define HWIO_APCS_HPSS5_WDOG_DIAG_EN_WPRH_EN_SHFT                               0x0

#define HWIO_APCS_HPSS5_CHKBIT_ADDR                                      (APCS_HPSS5_HPSS_DBG_REG_BASE      + 0x00000004)
#define HWIO_APCS_HPSS5_CHKBIT_RMSK                                             0x7
#define HWIO_APCS_HPSS5_CHKBIT_IN          \
        in_dword_masked(HWIO_APCS_HPSS5_CHKBIT_ADDR, HWIO_APCS_HPSS5_CHKBIT_RMSK)
#define HWIO_APCS_HPSS5_CHKBIT_INM(m)      \
        in_dword_masked(HWIO_APCS_HPSS5_CHKBIT_ADDR, m)
#define HWIO_APCS_HPSS5_CHKBIT_OUT(v)      \
        out_dword(HWIO_APCS_HPSS5_CHKBIT_ADDR,v)
#define HWIO_APCS_HPSS5_CHKBIT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_HPSS5_CHKBIT_ADDR,m,v,HWIO_APCS_HPSS5_CHKBIT_IN)
#define HWIO_APCS_HPSS5_CHKBIT_WPRS_REQ_BMSK                                    0x4
#define HWIO_APCS_HPSS5_CHKBIT_WPRS_REQ_SHFT                                    0x2
#define HWIO_APCS_HPSS5_CHKBIT_WPRH_REQ_BMSK                                    0x2
#define HWIO_APCS_HPSS5_CHKBIT_WPRH_REQ_SHFT                                    0x1
#define HWIO_APCS_HPSS5_CHKBIT_APM_AON_OVRRIDE_BMSK                             0x1
#define HWIO_APCS_HPSS5_CHKBIT_APM_AON_OVRRIDE_SHFT                             0x0


#define HWIO_APCS_HPSS5_TEST_BUS_SEL_ADDR                                (APCS_HPSS5_HPSS_DBG_REG_BASE      + 0x00000008)
#define HWIO_APCS_HPSS5_TEST_BUS_SEL_RMSK                                0xffffffff
#define HWIO_APCS_HPSS5_TEST_BUS_SEL_IN          \
        in_dword_masked(HWIO_APCS_HPSS5_TEST_BUS_SEL_ADDR, HWIO_APCS_HPSS5_TEST_BUS_SEL_RMSK)
#define HWIO_APCS_HPSS5_TEST_BUS_SEL_INM(m)      \
        in_dword_masked(HWIO_APCS_HPSS5_TEST_BUS_SEL_ADDR, m)
#define HWIO_APCS_HPSS5_TEST_BUS_SEL_OUT(v)      \
        out_dword(HWIO_APCS_HPSS5_TEST_BUS_SEL_ADDR,v)
#define HWIO_APCS_HPSS5_TEST_BUS_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_HPSS5_TEST_BUS_SEL_ADDR,m,v,HWIO_APCS_HPSS5_TEST_BUS_SEL_IN)
#define HWIO_APCS_HPSS5_TEST_BUS_SEL_RSV_BMSK                            0xfc000000
#define HWIO_APCS_HPSS5_TEST_BUS_SEL_RSV_SHFT                                  0x1a
#define HWIO_APCS_HPSS5_TEST_BUS_SEL_SEL_APC2_IO_BMSK                     0x2000000
#define HWIO_APCS_HPSS5_TEST_BUS_SEL_SEL_APC2_IO_SHFT                          0x19
#define HWIO_APCS_HPSS5_TEST_BUS_SEL_SEL_APC1_IO_BMSK                     0x1000000
#define HWIO_APCS_HPSS5_TEST_BUS_SEL_SEL_APC1_IO_SHFT                          0x18
#define HWIO_APCS_HPSS5_TEST_BUS_SEL_SEL_APC0_IO_BMSK                      0x800000
#define HWIO_APCS_HPSS5_TEST_BUS_SEL_SEL_APC0_IO_SHFT                          0x17
#define HWIO_APCS_HPSS5_TEST_BUS_SEL_SEL_SMT_CPR_BMSK                      0x400000
#define HWIO_APCS_HPSS5_TEST_BUS_SEL_SEL_SMT_CPR_SHFT                          0x16
#define HWIO_APCS_HPSS5_TEST_BUS_SEL_SEL_ACC_CTL_BMSK                      0x200000
#define HWIO_APCS_HPSS5_TEST_BUS_SEL_SEL_ACC_CTL_SHFT                          0x15
#define HWIO_APCS_HPSS5_TEST_BUS_SEL_SEL_NMM_BMSK                          0x100000
#define HWIO_APCS_HPSS5_TEST_BUS_SEL_SEL_NMM_SHFT                              0x14
#define HWIO_APCS_HPSS5_TEST_BUS_SEL_SEL_DCVS_BMSK                          0x80000
#define HWIO_APCS_HPSS5_TEST_BUS_SEL_SEL_DCVS_SHFT                             0x13
#define HWIO_APCS_HPSS5_TEST_BUS_SEL_SEL_AVM_BMSK                           0x40000
#define HWIO_APCS_HPSS5_TEST_BUS_SEL_SEL_AVM_SHFT                              0x12
#define HWIO_APCS_HPSS5_TEST_BUS_SEL_SEL_FLM_BMSK                           0x20000
#define HWIO_APCS_HPSS5_TEST_BUS_SEL_SEL_FLM_SHFT                              0x11
#define HWIO_APCS_HPSS5_TEST_BUS_SEL_SEL_APC2_ODCM_STS_BMSK                 0x10000
#define HWIO_APCS_HPSS5_TEST_BUS_SEL_SEL_APC2_ODCM_STS_SHFT                    0x10
#define HWIO_APCS_HPSS5_TEST_BUS_SEL_SEL_APC1_ODCM_STS_BMSK                  0x8000
#define HWIO_APCS_HPSS5_TEST_BUS_SEL_SEL_APC1_ODCM_STS_SHFT                     0xf
#define HWIO_APCS_HPSS5_TEST_BUS_SEL_SEL_APC0_ODCM_STS_BMSK                  0x4000
#define HWIO_APCS_HPSS5_TEST_BUS_SEL_SEL_APC0_ODCM_STS_SHFT                     0xe
#define HWIO_APCS_HPSS5_TEST_BUS_SEL_SEL_ACTV_MODE_BMSK                      0x2000
#define HWIO_APCS_HPSS5_TEST_BUS_SEL_SEL_ACTV_MODE_SHFT                         0xd
#define HWIO_APCS_HPSS5_TEST_BUS_SEL_SEL_SER_STS_BMSK                        0x1000
#define HWIO_APCS_HPSS5_TEST_BUS_SEL_SEL_SER_STS_SHFT                           0xc
#define HWIO_APCS_HPSS5_TEST_BUS_SEL_SEL_GLB_CONST_BMSK                       0x800
#define HWIO_APCS_HPSS5_TEST_BUS_SEL_SEL_GLB_CONST_SHFT                         0xb
#define HWIO_APCS_HPSS5_TEST_BUS_SEL_SEL_APR_CPR3_BMSK                        0x400
#define HWIO_APCS_HPSS5_TEST_BUS_SEL_SEL_APR_CPR3_SHFT                          0xa
#define HWIO_APCS_HPSS5_TEST_BUS_SEL_SEL_APR_SAW_BMSK                         0x200
#define HWIO_APCS_HPSS5_TEST_BUS_SEL_SEL_APR_SAW_SHFT                           0x9
#define HWIO_APCS_HPSS5_TEST_BUS_SEL_SEL_APC2_L2_SAW_BMSK                     0x100
#define HWIO_APCS_HPSS5_TEST_BUS_SEL_SEL_APC2_L2_SAW_SHFT                       0x8
#define HWIO_APCS_HPSS5_TEST_BUS_SEL_SEL_APC2_C1_SAW_BMSK                      0x80
#define HWIO_APCS_HPSS5_TEST_BUS_SEL_SEL_APC2_C1_SAW_SHFT                       0x7
#define HWIO_APCS_HPSS5_TEST_BUS_SEL_SEL_APC2_C0_SAW_BMSK                      0x40
#define HWIO_APCS_HPSS5_TEST_BUS_SEL_SEL_APC2_C0_SAW_SHFT                       0x6
#define HWIO_APCS_HPSS5_TEST_BUS_SEL_SEL_APC1_L2_SAW_BMSK                      0x20
#define HWIO_APCS_HPSS5_TEST_BUS_SEL_SEL_APC1_L2_SAW_SHFT                       0x5
#define HWIO_APCS_HPSS5_TEST_BUS_SEL_SEL_APC1_C1_SAW_BMSK                      0x10
#define HWIO_APCS_HPSS5_TEST_BUS_SEL_SEL_APC1_C1_SAW_SHFT                       0x4
#define HWIO_APCS_HPSS5_TEST_BUS_SEL_SEL_APC1_C0_SAW_BMSK                       0x8
#define HWIO_APCS_HPSS5_TEST_BUS_SEL_SEL_APC1_C0_SAW_SHFT                       0x3
#define HWIO_APCS_HPSS5_TEST_BUS_SEL_SEL_APC0_L2_SAW_BMSK                       0x4
#define HWIO_APCS_HPSS5_TEST_BUS_SEL_SEL_APC0_L2_SAW_SHFT                       0x2
#define HWIO_APCS_HPSS5_TEST_BUS_SEL_SEL_APC0_C1_SAW_BMSK                       0x2
#define HWIO_APCS_HPSS5_TEST_BUS_SEL_SEL_APC0_C1_SAW_SHFT                       0x1
#define HWIO_APCS_HPSS5_TEST_BUS_SEL_SEL_APC0_C0_SAW_BMSK                       0x1
#define HWIO_APCS_HPSS5_TEST_BUS_SEL_SEL_APC0_C0_SAW_SHFT                       0x0

#define HWIO_APCS_HPSS5_PLL_TEST_CLK_SEL_ADDR                            (APCS_HPSS5_HPSS_DBG_REG_BASE      + 0x0000000c)
#define HWIO_APCS_HPSS5_PLL_TEST_CLK_SEL_RMSK                                   0xf
#define HWIO_APCS_HPSS5_PLL_TEST_CLK_SEL_IN          \
        in_dword_masked(HWIO_APCS_HPSS5_PLL_TEST_CLK_SEL_ADDR, HWIO_APCS_HPSS5_PLL_TEST_CLK_SEL_RMSK)
#define HWIO_APCS_HPSS5_PLL_TEST_CLK_SEL_INM(m)      \
        in_dword_masked(HWIO_APCS_HPSS5_PLL_TEST_CLK_SEL_ADDR, m)
#define HWIO_APCS_HPSS5_PLL_TEST_CLK_SEL_OUT(v)      \
        out_dword(HWIO_APCS_HPSS5_PLL_TEST_CLK_SEL_ADDR,v)
#define HWIO_APCS_HPSS5_PLL_TEST_CLK_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_HPSS5_PLL_TEST_CLK_SEL_ADDR,m,v,HWIO_APCS_HPSS5_PLL_TEST_CLK_SEL_IN)
#define HWIO_APCS_HPSS5_PLL_TEST_CLK_SEL_LVL2_SEL_BMSK                          0xc
#define HWIO_APCS_HPSS5_PLL_TEST_CLK_SEL_LVL2_SEL_SHFT                          0x2
#define HWIO_APCS_HPSS5_PLL_TEST_CLK_SEL_LVL1_SEL_BMSK                          0x3
#define HWIO_APCS_HPSS5_PLL_TEST_CLK_SEL_LVL1_SEL_SHFT                          0x0

#define HWIO_APCS_HPSS5_DBG_TEST_CLK_SEL_ADDR                            (APCS_HPSS5_HPSS_DBG_REG_BASE      + 0x00000010)
#define HWIO_APCS_HPSS5_DBG_TEST_CLK_SEL_RMSK                                  0x3f
#define HWIO_APCS_HPSS5_DBG_TEST_CLK_SEL_IN          \
        in_dword_masked(HWIO_APCS_HPSS5_DBG_TEST_CLK_SEL_ADDR, HWIO_APCS_HPSS5_DBG_TEST_CLK_SEL_RMSK)
#define HWIO_APCS_HPSS5_DBG_TEST_CLK_SEL_INM(m)      \
        in_dword_masked(HWIO_APCS_HPSS5_DBG_TEST_CLK_SEL_ADDR, m)
#define HWIO_APCS_HPSS5_DBG_TEST_CLK_SEL_OUT(v)      \
        out_dword(HWIO_APCS_HPSS5_DBG_TEST_CLK_SEL_ADDR,v)
#define HWIO_APCS_HPSS5_DBG_TEST_CLK_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_HPSS5_DBG_TEST_CLK_SEL_ADDR,m,v,HWIO_APCS_HPSS5_DBG_TEST_CLK_SEL_IN)
#define HWIO_APCS_HPSS5_DBG_TEST_CLK_SEL_LVL3_SEL_BMSK                         0x30
#define HWIO_APCS_HPSS5_DBG_TEST_CLK_SEL_LVL3_SEL_SHFT                          0x4
#define HWIO_APCS_HPSS5_DBG_TEST_CLK_SEL_LVL2_SEL_BMSK                          0xc
#define HWIO_APCS_HPSS5_DBG_TEST_CLK_SEL_LVL2_SEL_SHFT                          0x2
#define HWIO_APCS_HPSS5_DBG_TEST_CLK_SEL_LVL1_SEL_BMSK                          0x3
#define HWIO_APCS_HPSS5_DBG_TEST_CLK_SEL_LVL1_SEL_SHFT                          0x0

#define HWIO_APCS_HPSS5_ATEST0_EN_ADDR                                   (APCS_HPSS5_HPSS_DBG_REG_BASE      + 0x00000014)
#define HWIO_APCS_HPSS5_ATEST0_EN_RMSK                                        0x1ff
#define HWIO_APCS_HPSS5_ATEST0_EN_IN          \
        in_dword_masked(HWIO_APCS_HPSS5_ATEST0_EN_ADDR, HWIO_APCS_HPSS5_ATEST0_EN_RMSK)
#define HWIO_APCS_HPSS5_ATEST0_EN_INM(m)      \
        in_dword_masked(HWIO_APCS_HPSS5_ATEST0_EN_ADDR, m)
#define HWIO_APCS_HPSS5_ATEST0_EN_OUT(v)      \
        out_dword(HWIO_APCS_HPSS5_ATEST0_EN_ADDR,v)
#define HWIO_APCS_HPSS5_ATEST0_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_HPSS5_ATEST0_EN_ADDR,m,v,HWIO_APCS_HPSS5_ATEST0_EN_IN)
#define HWIO_APCS_HPSS5_ATEST0_EN_A2_ATEST0_EN_BMSK                           0x100
#define HWIO_APCS_HPSS5_ATEST0_EN_A2_ATEST0_EN_SHFT                             0x8
#define HWIO_APCS_HPSS5_ATEST0_EN_A2C1_ATEST0_EN_BMSK                          0x80
#define HWIO_APCS_HPSS5_ATEST0_EN_A2C1_ATEST0_EN_SHFT                           0x7
#define HWIO_APCS_HPSS5_ATEST0_EN_A2C0_ATEST0_EN_BMSK                          0x40
#define HWIO_APCS_HPSS5_ATEST0_EN_A2C0_ATEST0_EN_SHFT                           0x6
#define HWIO_APCS_HPSS5_ATEST0_EN_A1_ATEST0_EN_BMSK                            0x20
#define HWIO_APCS_HPSS5_ATEST0_EN_A1_ATEST0_EN_SHFT                             0x5
#define HWIO_APCS_HPSS5_ATEST0_EN_A1C1_ATEST0_EN_BMSK                          0x10
#define HWIO_APCS_HPSS5_ATEST0_EN_A1C1_ATEST0_EN_SHFT                           0x4
#define HWIO_APCS_HPSS5_ATEST0_EN_A1C0_ATEST0_EN_BMSK                           0x8
#define HWIO_APCS_HPSS5_ATEST0_EN_A1C0_ATEST0_EN_SHFT                           0x3
#define HWIO_APCS_HPSS5_ATEST0_EN_A0_ATEST0_EN_BMSK                             0x4
#define HWIO_APCS_HPSS5_ATEST0_EN_A0_ATEST0_EN_SHFT                             0x2
#define HWIO_APCS_HPSS5_ATEST0_EN_A0C1_ATEST0_EN_BMSK                           0x2
#define HWIO_APCS_HPSS5_ATEST0_EN_A0C1_ATEST0_EN_SHFT                           0x1
#define HWIO_APCS_HPSS5_ATEST0_EN_A0C0_ATEST0_EN_BMSK                           0x1
#define HWIO_APCS_HPSS5_ATEST0_EN_A0C0_ATEST0_EN_SHFT                           0x0

#define HWIO_APCS_HPSS5_ATEST1_EN_ADDR                                   (APCS_HPSS5_HPSS_DBG_REG_BASE      + 0x00000018)
#define HWIO_APCS_HPSS5_ATEST1_EN_RMSK                                        0x1ff
#define HWIO_APCS_HPSS5_ATEST1_EN_IN          \
        in_dword_masked(HWIO_APCS_HPSS5_ATEST1_EN_ADDR, HWIO_APCS_HPSS5_ATEST1_EN_RMSK)
#define HWIO_APCS_HPSS5_ATEST1_EN_INM(m)      \
        in_dword_masked(HWIO_APCS_HPSS5_ATEST1_EN_ADDR, m)
#define HWIO_APCS_HPSS5_ATEST1_EN_OUT(v)      \
        out_dword(HWIO_APCS_HPSS5_ATEST1_EN_ADDR,v)
#define HWIO_APCS_HPSS5_ATEST1_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_HPSS5_ATEST1_EN_ADDR,m,v,HWIO_APCS_HPSS5_ATEST1_EN_IN)
#define HWIO_APCS_HPSS5_ATEST1_EN_A2_ATEST1_EN_BMSK                           0x100
#define HWIO_APCS_HPSS5_ATEST1_EN_A2_ATEST1_EN_SHFT                             0x8
#define HWIO_APCS_HPSS5_ATEST1_EN_A2C1_ATEST1_EN_BMSK                          0x80
#define HWIO_APCS_HPSS5_ATEST1_EN_A2C1_ATEST1_EN_SHFT                           0x7
#define HWIO_APCS_HPSS5_ATEST1_EN_A2C0_ATEST1_EN_BMSK                          0x40
#define HWIO_APCS_HPSS5_ATEST1_EN_A2C0_ATEST1_EN_SHFT                           0x6
#define HWIO_APCS_HPSS5_ATEST1_EN_A1_ATEST1_EN_BMSK                            0x20
#define HWIO_APCS_HPSS5_ATEST1_EN_A1_ATEST1_EN_SHFT                             0x5
#define HWIO_APCS_HPSS5_ATEST1_EN_A1C1_ATEST1_EN_BMSK                          0x10
#define HWIO_APCS_HPSS5_ATEST1_EN_A1C1_ATEST1_EN_SHFT                           0x4
#define HWIO_APCS_HPSS5_ATEST1_EN_A1C0_ATEST1_EN_BMSK                           0x8
#define HWIO_APCS_HPSS5_ATEST1_EN_A1C0_ATEST1_EN_SHFT                           0x3
#define HWIO_APCS_HPSS5_ATEST1_EN_A0_ATEST1_EN_BMSK                             0x4
#define HWIO_APCS_HPSS5_ATEST1_EN_A0_ATEST1_EN_SHFT                             0x2
#define HWIO_APCS_HPSS5_ATEST1_EN_A0C1_ATEST1_EN_BMSK                           0x2
#define HWIO_APCS_HPSS5_ATEST1_EN_A0C1_ATEST1_EN_SHFT                           0x1
#define HWIO_APCS_HPSS5_ATEST1_EN_A0C0_ATEST1_EN_BMSK                           0x1
#define HWIO_APCS_HPSS5_ATEST1_EN_A0C0_ATEST1_EN_SHFT                           0x0

#define HWIO_APCS_HPSS5_ATEST_CFG_ADDR                                   (APCS_HPSS5_HPSS_DBG_REG_BASE      + 0x0000001c)
#define HWIO_APCS_HPSS5_ATEST_CFG_RMSK                                         0xff
#define HWIO_APCS_HPSS5_ATEST_CFG_IN          \
        in_dword_masked(HWIO_APCS_HPSS5_ATEST_CFG_ADDR, HWIO_APCS_HPSS5_ATEST_CFG_RMSK)
#define HWIO_APCS_HPSS5_ATEST_CFG_INM(m)      \
        in_dword_masked(HWIO_APCS_HPSS5_ATEST_CFG_ADDR, m)
#define HWIO_APCS_HPSS5_ATEST_CFG_OUT(v)      \
        out_dword(HWIO_APCS_HPSS5_ATEST_CFG_ADDR,v)
#define HWIO_APCS_HPSS5_ATEST_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_HPSS5_ATEST_CFG_ADDR,m,v,HWIO_APCS_HPSS5_ATEST_CFG_IN)
#define HWIO_APCS_HPSS5_ATEST_CFG_ATEST_CFG_BMSK                               0xff
#define HWIO_APCS_HPSS5_ATEST_CFG_ATEST_CFG_SHFT                                0x0

/*----------------------------------------------------------------------------
 * MODULE: APCS_HPSS6_HPSS_DBG
 *--------------------------------------------------------------------------*/

#define APCS_HPSS6_HPSS_DBG_REG_BASE                                     (HMSS_PERIPH_BASE      + 0x00337000)

#define HWIO_APCS_HPSS6_WDOG_DIAG_EN_ADDR                                (APCS_HPSS6_HPSS_DBG_REG_BASE      + 0x00000000)
#define HWIO_APCS_HPSS6_WDOG_DIAG_EN_RMSK                                 0x3f30773
#define HWIO_APCS_HPSS6_WDOG_DIAG_EN_IN          \
        in_dword_masked(HWIO_APCS_HPSS6_WDOG_DIAG_EN_ADDR, HWIO_APCS_HPSS6_WDOG_DIAG_EN_RMSK)
#define HWIO_APCS_HPSS6_WDOG_DIAG_EN_INM(m)      \
        in_dword_masked(HWIO_APCS_HPSS6_WDOG_DIAG_EN_ADDR, m)
#define HWIO_APCS_HPSS6_WDOG_DIAG_EN_OUT(v)      \
        out_dword(HWIO_APCS_HPSS6_WDOG_DIAG_EN_ADDR,v)
#define HWIO_APCS_HPSS6_WDOG_DIAG_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_HPSS6_WDOG_DIAG_EN_ADDR,m,v,HWIO_APCS_HPSS6_WDOG_DIAG_EN_IN)
#define HWIO_APCS_HPSS6_WDOG_DIAG_EN_WDW_DSBL_LDO_BMSK                    0x2000000
#define HWIO_APCS_HPSS6_WDOG_DIAG_EN_WDW_DSBL_LDO_SHFT                         0x19
#define HWIO_APCS_HPSS6_WDOG_DIAG_EN_WDW_DSBL_NMM_BMSK                    0x1000000
#define HWIO_APCS_HPSS6_WDOG_DIAG_EN_WDW_DSBL_NMM_SHFT                         0x18
#define HWIO_APCS_HPSS6_WDOG_DIAG_EN_WDW_DSBL_DCVS_VOTE_BMSK               0x800000
#define HWIO_APCS_HPSS6_WDOG_DIAG_EN_WDW_DSBL_DCVS_VOTE_SHFT                   0x17
#define HWIO_APCS_HPSS6_WDOG_DIAG_EN_WDW_DSBL_DCVS_REQ_BMSK                0x400000
#define HWIO_APCS_HPSS6_WDOG_DIAG_EN_WDW_DSBL_DCVS_REQ_SHFT                    0x16
#define HWIO_APCS_HPSS6_WDOG_DIAG_EN_WDW_DSBL_CPR_BMSK                     0x200000
#define HWIO_APCS_HPSS6_WDOG_DIAG_EN_WDW_DSBL_CPR_SHFT                         0x15
#define HWIO_APCS_HPSS6_WDOG_DIAG_EN_WDW_DSBL_AVM_BMSK                     0x100000
#define HWIO_APCS_HPSS6_WDOG_DIAG_EN_WDW_DSBL_AVM_SHFT                         0x14
#define HWIO_APCS_HPSS6_WDOG_DIAG_EN_WDW_ENBL_FLM_THROTTLE_BMSK             0x20000
#define HWIO_APCS_HPSS6_WDOG_DIAG_EN_WDW_ENBL_FLM_THROTTLE_SHFT                0x11
#define HWIO_APCS_HPSS6_WDOG_DIAG_EN_WDW_ENBL_REDUCE_FREQ_BMSK              0x10000
#define HWIO_APCS_HPSS6_WDOG_DIAG_EN_WDW_ENBL_REDUCE_FREQ_SHFT                 0x10
#define HWIO_APCS_HPSS6_WDOG_DIAG_EN_SPM_SUDN_ACK_OVRRIDE_BMSK                0x400
#define HWIO_APCS_HPSS6_WDOG_DIAG_EN_SPM_SUDN_ACK_OVRRIDE_SHFT                  0xa
#define HWIO_APCS_HPSS6_WDOG_DIAG_EN_SPM_BGUP_ACK_OVRRIDE_BMSK                0x200
#define HWIO_APCS_HPSS6_WDOG_DIAG_EN_SPM_BGUP_ACK_OVRRIDE_SHFT                  0x9
#define HWIO_APCS_HPSS6_WDOG_DIAG_EN_SPM_EN_SHALLOW_BMSK                      0x100
#define HWIO_APCS_HPSS6_WDOG_DIAG_EN_SPM_EN_SHALLOW_SHFT                        0x8
#define HWIO_APCS_HPSS6_WDOG_DIAG_EN_SPM_EN_APC2_BMSK                          0x40
#define HWIO_APCS_HPSS6_WDOG_DIAG_EN_SPM_EN_APC2_SHFT                           0x6
#define HWIO_APCS_HPSS6_WDOG_DIAG_EN_SPM_EN_APC1_BMSK                          0x20
#define HWIO_APCS_HPSS6_WDOG_DIAG_EN_SPM_EN_APC1_SHFT                           0x5
#define HWIO_APCS_HPSS6_WDOG_DIAG_EN_SPM_EN_APC0_BMSK                          0x10
#define HWIO_APCS_HPSS6_WDOG_DIAG_EN_SPM_EN_APC0_SHFT                           0x4
#define HWIO_APCS_HPSS6_WDOG_DIAG_EN_WPRS_EN_BMSK                               0x2
#define HWIO_APCS_HPSS6_WDOG_DIAG_EN_WPRS_EN_SHFT                               0x1
#define HWIO_APCS_HPSS6_WDOG_DIAG_EN_WPRH_EN_BMSK                               0x1
#define HWIO_APCS_HPSS6_WDOG_DIAG_EN_WPRH_EN_SHFT                               0x0

#define HWIO_APCS_HPSS6_CHKBIT_ADDR                                      (APCS_HPSS6_HPSS_DBG_REG_BASE      + 0x00000004)
#define HWIO_APCS_HPSS6_CHKBIT_RMSK                                             0x7
#define HWIO_APCS_HPSS6_CHKBIT_IN          \
        in_dword_masked(HWIO_APCS_HPSS6_CHKBIT_ADDR, HWIO_APCS_HPSS6_CHKBIT_RMSK)
#define HWIO_APCS_HPSS6_CHKBIT_INM(m)      \
        in_dword_masked(HWIO_APCS_HPSS6_CHKBIT_ADDR, m)
#define HWIO_APCS_HPSS6_CHKBIT_OUT(v)      \
        out_dword(HWIO_APCS_HPSS6_CHKBIT_ADDR,v)
#define HWIO_APCS_HPSS6_CHKBIT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_HPSS6_CHKBIT_ADDR,m,v,HWIO_APCS_HPSS6_CHKBIT_IN)
#define HWIO_APCS_HPSS6_CHKBIT_WPRS_REQ_BMSK                                    0x4
#define HWIO_APCS_HPSS6_CHKBIT_WPRS_REQ_SHFT                                    0x2
#define HWIO_APCS_HPSS6_CHKBIT_WPRH_REQ_BMSK                                    0x2
#define HWIO_APCS_HPSS6_CHKBIT_WPRH_REQ_SHFT                                    0x1
#define HWIO_APCS_HPSS6_CHKBIT_APM_AON_OVRRIDE_BMSK                             0x1
#define HWIO_APCS_HPSS6_CHKBIT_APM_AON_OVRRIDE_SHFT                             0x0

#define HWIO_APCS_HPSS6_TEST_BUS_SEL_ADDR                                (APCS_HPSS6_HPSS_DBG_REG_BASE      + 0x00000008)
#define HWIO_APCS_HPSS6_TEST_BUS_SEL_RMSK                                0xffffffff
#define HWIO_APCS_HPSS6_TEST_BUS_SEL_IN          \
        in_dword_masked(HWIO_APCS_HPSS6_TEST_BUS_SEL_ADDR, HWIO_APCS_HPSS6_TEST_BUS_SEL_RMSK)
#define HWIO_APCS_HPSS6_TEST_BUS_SEL_INM(m)      \
        in_dword_masked(HWIO_APCS_HPSS6_TEST_BUS_SEL_ADDR, m)
#define HWIO_APCS_HPSS6_TEST_BUS_SEL_OUT(v)      \
        out_dword(HWIO_APCS_HPSS6_TEST_BUS_SEL_ADDR,v)
#define HWIO_APCS_HPSS6_TEST_BUS_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_HPSS6_TEST_BUS_SEL_ADDR,m,v,HWIO_APCS_HPSS6_TEST_BUS_SEL_IN)
#define HWIO_APCS_HPSS6_TEST_BUS_SEL_RSV_BMSK                            0xfc000000
#define HWIO_APCS_HPSS6_TEST_BUS_SEL_RSV_SHFT                                  0x1a
#define HWIO_APCS_HPSS6_TEST_BUS_SEL_SEL_APC2_IO_BMSK                     0x2000000
#define HWIO_APCS_HPSS6_TEST_BUS_SEL_SEL_APC2_IO_SHFT                          0x19
#define HWIO_APCS_HPSS6_TEST_BUS_SEL_SEL_APC1_IO_BMSK                     0x1000000
#define HWIO_APCS_HPSS6_TEST_BUS_SEL_SEL_APC1_IO_SHFT                          0x18
#define HWIO_APCS_HPSS6_TEST_BUS_SEL_SEL_APC0_IO_BMSK                      0x800000
#define HWIO_APCS_HPSS6_TEST_BUS_SEL_SEL_APC0_IO_SHFT                          0x17
#define HWIO_APCS_HPSS6_TEST_BUS_SEL_SEL_SMT_CPR_BMSK                      0x400000
#define HWIO_APCS_HPSS6_TEST_BUS_SEL_SEL_SMT_CPR_SHFT                          0x16
#define HWIO_APCS_HPSS6_TEST_BUS_SEL_SEL_ACC_CTL_BMSK                      0x200000
#define HWIO_APCS_HPSS6_TEST_BUS_SEL_SEL_ACC_CTL_SHFT                          0x15
#define HWIO_APCS_HPSS6_TEST_BUS_SEL_SEL_NMM_BMSK                          0x100000
#define HWIO_APCS_HPSS6_TEST_BUS_SEL_SEL_NMM_SHFT                              0x14
#define HWIO_APCS_HPSS6_TEST_BUS_SEL_SEL_DCVS_BMSK                          0x80000
#define HWIO_APCS_HPSS6_TEST_BUS_SEL_SEL_DCVS_SHFT                             0x13
#define HWIO_APCS_HPSS6_TEST_BUS_SEL_SEL_AVM_BMSK                           0x40000
#define HWIO_APCS_HPSS6_TEST_BUS_SEL_SEL_AVM_SHFT                              0x12
#define HWIO_APCS_HPSS6_TEST_BUS_SEL_SEL_FLM_BMSK                           0x20000
#define HWIO_APCS_HPSS6_TEST_BUS_SEL_SEL_FLM_SHFT                              0x11
#define HWIO_APCS_HPSS6_TEST_BUS_SEL_SEL_APC2_ODCM_STS_BMSK                 0x10000
#define HWIO_APCS_HPSS6_TEST_BUS_SEL_SEL_APC2_ODCM_STS_SHFT                    0x10
#define HWIO_APCS_HPSS6_TEST_BUS_SEL_SEL_APC1_ODCM_STS_BMSK                  0x8000
#define HWIO_APCS_HPSS6_TEST_BUS_SEL_SEL_APC1_ODCM_STS_SHFT                     0xf
#define HWIO_APCS_HPSS6_TEST_BUS_SEL_SEL_APC0_ODCM_STS_BMSK                  0x4000
#define HWIO_APCS_HPSS6_TEST_BUS_SEL_SEL_APC0_ODCM_STS_SHFT                     0xe
#define HWIO_APCS_HPSS6_TEST_BUS_SEL_SEL_ACTV_MODE_BMSK                      0x2000
#define HWIO_APCS_HPSS6_TEST_BUS_SEL_SEL_ACTV_MODE_SHFT                         0xd
#define HWIO_APCS_HPSS6_TEST_BUS_SEL_SEL_SER_STS_BMSK                        0x1000
#define HWIO_APCS_HPSS6_TEST_BUS_SEL_SEL_SER_STS_SHFT                           0xc
#define HWIO_APCS_HPSS6_TEST_BUS_SEL_SEL_GLB_CONST_BMSK                       0x800
#define HWIO_APCS_HPSS6_TEST_BUS_SEL_SEL_GLB_CONST_SHFT                         0xb
#define HWIO_APCS_HPSS6_TEST_BUS_SEL_SEL_APR_CPR3_BMSK                        0x400
#define HWIO_APCS_HPSS6_TEST_BUS_SEL_SEL_APR_CPR3_SHFT                          0xa
#define HWIO_APCS_HPSS6_TEST_BUS_SEL_SEL_APR_SAW_BMSK                         0x200
#define HWIO_APCS_HPSS6_TEST_BUS_SEL_SEL_APR_SAW_SHFT                           0x9
#define HWIO_APCS_HPSS6_TEST_BUS_SEL_SEL_APC2_L2_SAW_BMSK                     0x100
#define HWIO_APCS_HPSS6_TEST_BUS_SEL_SEL_APC2_L2_SAW_SHFT                       0x8
#define HWIO_APCS_HPSS6_TEST_BUS_SEL_SEL_APC2_C1_SAW_BMSK                      0x80
#define HWIO_APCS_HPSS6_TEST_BUS_SEL_SEL_APC2_C1_SAW_SHFT                       0x7
#define HWIO_APCS_HPSS6_TEST_BUS_SEL_SEL_APC2_C0_SAW_BMSK                      0x40
#define HWIO_APCS_HPSS6_TEST_BUS_SEL_SEL_APC2_C0_SAW_SHFT                       0x6
#define HWIO_APCS_HPSS6_TEST_BUS_SEL_SEL_APC1_L2_SAW_BMSK                      0x20
#define HWIO_APCS_HPSS6_TEST_BUS_SEL_SEL_APC1_L2_SAW_SHFT                       0x5
#define HWIO_APCS_HPSS6_TEST_BUS_SEL_SEL_APC1_C1_SAW_BMSK                      0x10
#define HWIO_APCS_HPSS6_TEST_BUS_SEL_SEL_APC1_C1_SAW_SHFT                       0x4
#define HWIO_APCS_HPSS6_TEST_BUS_SEL_SEL_APC1_C0_SAW_BMSK                       0x8
#define HWIO_APCS_HPSS6_TEST_BUS_SEL_SEL_APC1_C0_SAW_SHFT                       0x3
#define HWIO_APCS_HPSS6_TEST_BUS_SEL_SEL_APC0_L2_SAW_BMSK                       0x4
#define HWIO_APCS_HPSS6_TEST_BUS_SEL_SEL_APC0_L2_SAW_SHFT                       0x2
#define HWIO_APCS_HPSS6_TEST_BUS_SEL_SEL_APC0_C1_SAW_BMSK                       0x2
#define HWIO_APCS_HPSS6_TEST_BUS_SEL_SEL_APC0_C1_SAW_SHFT                       0x1
#define HWIO_APCS_HPSS6_TEST_BUS_SEL_SEL_APC0_C0_SAW_BMSK                       0x1
#define HWIO_APCS_HPSS6_TEST_BUS_SEL_SEL_APC0_C0_SAW_SHFT                       0x0

#define HWIO_APCS_HPSS6_PLL_TEST_CLK_SEL_ADDR                            (APCS_HPSS6_HPSS_DBG_REG_BASE      + 0x0000000c)
#define HWIO_APCS_HPSS6_PLL_TEST_CLK_SEL_RMSK                                   0xf
#define HWIO_APCS_HPSS6_PLL_TEST_CLK_SEL_IN          \
        in_dword_masked(HWIO_APCS_HPSS6_PLL_TEST_CLK_SEL_ADDR, HWIO_APCS_HPSS6_PLL_TEST_CLK_SEL_RMSK)
#define HWIO_APCS_HPSS6_PLL_TEST_CLK_SEL_INM(m)      \
        in_dword_masked(HWIO_APCS_HPSS6_PLL_TEST_CLK_SEL_ADDR, m)
#define HWIO_APCS_HPSS6_PLL_TEST_CLK_SEL_OUT(v)      \
        out_dword(HWIO_APCS_HPSS6_PLL_TEST_CLK_SEL_ADDR,v)
#define HWIO_APCS_HPSS6_PLL_TEST_CLK_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_HPSS6_PLL_TEST_CLK_SEL_ADDR,m,v,HWIO_APCS_HPSS6_PLL_TEST_CLK_SEL_IN)
#define HWIO_APCS_HPSS6_PLL_TEST_CLK_SEL_LVL2_SEL_BMSK                          0xc
#define HWIO_APCS_HPSS6_PLL_TEST_CLK_SEL_LVL2_SEL_SHFT                          0x2
#define HWIO_APCS_HPSS6_PLL_TEST_CLK_SEL_LVL1_SEL_BMSK                          0x3
#define HWIO_APCS_HPSS6_PLL_TEST_CLK_SEL_LVL1_SEL_SHFT                          0x0

#define HWIO_APCS_HPSS6_DBG_TEST_CLK_SEL_ADDR                            (APCS_HPSS6_HPSS_DBG_REG_BASE      + 0x00000010)
#define HWIO_APCS_HPSS6_DBG_TEST_CLK_SEL_RMSK                                  0x3f
#define HWIO_APCS_HPSS6_DBG_TEST_CLK_SEL_IN          \
        in_dword_masked(HWIO_APCS_HPSS6_DBG_TEST_CLK_SEL_ADDR, HWIO_APCS_HPSS6_DBG_TEST_CLK_SEL_RMSK)
#define HWIO_APCS_HPSS6_DBG_TEST_CLK_SEL_INM(m)      \
        in_dword_masked(HWIO_APCS_HPSS6_DBG_TEST_CLK_SEL_ADDR, m)
#define HWIO_APCS_HPSS6_DBG_TEST_CLK_SEL_OUT(v)      \
        out_dword(HWIO_APCS_HPSS6_DBG_TEST_CLK_SEL_ADDR,v)
#define HWIO_APCS_HPSS6_DBG_TEST_CLK_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_HPSS6_DBG_TEST_CLK_SEL_ADDR,m,v,HWIO_APCS_HPSS6_DBG_TEST_CLK_SEL_IN)
#define HWIO_APCS_HPSS6_DBG_TEST_CLK_SEL_LVL3_SEL_BMSK                         0x30
#define HWIO_APCS_HPSS6_DBG_TEST_CLK_SEL_LVL3_SEL_SHFT                          0x4
#define HWIO_APCS_HPSS6_DBG_TEST_CLK_SEL_LVL2_SEL_BMSK                          0xc
#define HWIO_APCS_HPSS6_DBG_TEST_CLK_SEL_LVL2_SEL_SHFT                          0x2
#define HWIO_APCS_HPSS6_DBG_TEST_CLK_SEL_LVL1_SEL_BMSK                          0x3
#define HWIO_APCS_HPSS6_DBG_TEST_CLK_SEL_LVL1_SEL_SHFT                          0x0

#define HWIO_APCS_HPSS6_ATEST0_EN_ADDR                                   (APCS_HPSS6_HPSS_DBG_REG_BASE      + 0x00000014)
#define HWIO_APCS_HPSS6_ATEST0_EN_RMSK                                        0x1ff
#define HWIO_APCS_HPSS6_ATEST0_EN_IN          \
        in_dword_masked(HWIO_APCS_HPSS6_ATEST0_EN_ADDR, HWIO_APCS_HPSS6_ATEST0_EN_RMSK)
#define HWIO_APCS_HPSS6_ATEST0_EN_INM(m)      \
        in_dword_masked(HWIO_APCS_HPSS6_ATEST0_EN_ADDR, m)
#define HWIO_APCS_HPSS6_ATEST0_EN_OUT(v)      \
        out_dword(HWIO_APCS_HPSS6_ATEST0_EN_ADDR,v)
#define HWIO_APCS_HPSS6_ATEST0_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_HPSS6_ATEST0_EN_ADDR,m,v,HWIO_APCS_HPSS6_ATEST0_EN_IN)
#define HWIO_APCS_HPSS6_ATEST0_EN_A2_ATEST0_EN_BMSK                           0x100
#define HWIO_APCS_HPSS6_ATEST0_EN_A2_ATEST0_EN_SHFT                             0x8
#define HWIO_APCS_HPSS6_ATEST0_EN_A2C1_ATEST0_EN_BMSK                          0x80
#define HWIO_APCS_HPSS6_ATEST0_EN_A2C1_ATEST0_EN_SHFT                           0x7
#define HWIO_APCS_HPSS6_ATEST0_EN_A2C0_ATEST0_EN_BMSK                          0x40
#define HWIO_APCS_HPSS6_ATEST0_EN_A2C0_ATEST0_EN_SHFT                           0x6
#define HWIO_APCS_HPSS6_ATEST0_EN_A1_ATEST0_EN_BMSK                            0x20
#define HWIO_APCS_HPSS6_ATEST0_EN_A1_ATEST0_EN_SHFT                             0x5
#define HWIO_APCS_HPSS6_ATEST0_EN_A1C1_ATEST0_EN_BMSK                          0x10
#define HWIO_APCS_HPSS6_ATEST0_EN_A1C1_ATEST0_EN_SHFT                           0x4
#define HWIO_APCS_HPSS6_ATEST0_EN_A1C0_ATEST0_EN_BMSK                           0x8
#define HWIO_APCS_HPSS6_ATEST0_EN_A1C0_ATEST0_EN_SHFT                           0x3
#define HWIO_APCS_HPSS6_ATEST0_EN_A0_ATEST0_EN_BMSK                             0x4
#define HWIO_APCS_HPSS6_ATEST0_EN_A0_ATEST0_EN_SHFT                             0x2
#define HWIO_APCS_HPSS6_ATEST0_EN_A0C1_ATEST0_EN_BMSK                           0x2
#define HWIO_APCS_HPSS6_ATEST0_EN_A0C1_ATEST0_EN_SHFT                           0x1
#define HWIO_APCS_HPSS6_ATEST0_EN_A0C0_ATEST0_EN_BMSK                           0x1
#define HWIO_APCS_HPSS6_ATEST0_EN_A0C0_ATEST0_EN_SHFT                           0x0

#define HWIO_APCS_HPSS6_ATEST1_EN_ADDR                                   (APCS_HPSS6_HPSS_DBG_REG_BASE      + 0x00000018)
#define HWIO_APCS_HPSS6_ATEST1_EN_RMSK                                        0x1ff
#define HWIO_APCS_HPSS6_ATEST1_EN_IN          \
        in_dword_masked(HWIO_APCS_HPSS6_ATEST1_EN_ADDR, HWIO_APCS_HPSS6_ATEST1_EN_RMSK)
#define HWIO_APCS_HPSS6_ATEST1_EN_INM(m)      \
        in_dword_masked(HWIO_APCS_HPSS6_ATEST1_EN_ADDR, m)
#define HWIO_APCS_HPSS6_ATEST1_EN_OUT(v)      \
        out_dword(HWIO_APCS_HPSS6_ATEST1_EN_ADDR,v)
#define HWIO_APCS_HPSS6_ATEST1_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_HPSS6_ATEST1_EN_ADDR,m,v,HWIO_APCS_HPSS6_ATEST1_EN_IN)
#define HWIO_APCS_HPSS6_ATEST1_EN_A2_ATEST1_EN_BMSK                           0x100
#define HWIO_APCS_HPSS6_ATEST1_EN_A2_ATEST1_EN_SHFT                             0x8
#define HWIO_APCS_HPSS6_ATEST1_EN_A2C1_ATEST1_EN_BMSK                          0x80
#define HWIO_APCS_HPSS6_ATEST1_EN_A2C1_ATEST1_EN_SHFT                           0x7
#define HWIO_APCS_HPSS6_ATEST1_EN_A2C0_ATEST1_EN_BMSK                          0x40
#define HWIO_APCS_HPSS6_ATEST1_EN_A2C0_ATEST1_EN_SHFT                           0x6
#define HWIO_APCS_HPSS6_ATEST1_EN_A1_ATEST1_EN_BMSK                            0x20
#define HWIO_APCS_HPSS6_ATEST1_EN_A1_ATEST1_EN_SHFT                             0x5
#define HWIO_APCS_HPSS6_ATEST1_EN_A1C1_ATEST1_EN_BMSK                          0x10
#define HWIO_APCS_HPSS6_ATEST1_EN_A1C1_ATEST1_EN_SHFT                           0x4
#define HWIO_APCS_HPSS6_ATEST1_EN_A1C0_ATEST1_EN_BMSK                           0x8
#define HWIO_APCS_HPSS6_ATEST1_EN_A1C0_ATEST1_EN_SHFT                           0x3
#define HWIO_APCS_HPSS6_ATEST1_EN_A0_ATEST1_EN_BMSK                             0x4
#define HWIO_APCS_HPSS6_ATEST1_EN_A0_ATEST1_EN_SHFT                             0x2
#define HWIO_APCS_HPSS6_ATEST1_EN_A0C1_ATEST1_EN_BMSK                           0x2
#define HWIO_APCS_HPSS6_ATEST1_EN_A0C1_ATEST1_EN_SHFT                           0x1
#define HWIO_APCS_HPSS6_ATEST1_EN_A0C0_ATEST1_EN_BMSK                           0x1
#define HWIO_APCS_HPSS6_ATEST1_EN_A0C0_ATEST1_EN_SHFT                           0x0

#define HWIO_APCS_HPSS6_ATEST_CFG_ADDR                                   (APCS_HPSS6_HPSS_DBG_REG_BASE      + 0x0000001c)
#define HWIO_APCS_HPSS6_ATEST_CFG_RMSK                                         0xff
#define HWIO_APCS_HPSS6_ATEST_CFG_IN          \
        in_dword_masked(HWIO_APCS_HPSS6_ATEST_CFG_ADDR, HWIO_APCS_HPSS6_ATEST_CFG_RMSK)
#define HWIO_APCS_HPSS6_ATEST_CFG_INM(m)      \
        in_dword_masked(HWIO_APCS_HPSS6_ATEST_CFG_ADDR, m)
#define HWIO_APCS_HPSS6_ATEST_CFG_OUT(v)      \
        out_dword(HWIO_APCS_HPSS6_ATEST_CFG_ADDR,v)
#define HWIO_APCS_HPSS6_ATEST_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_HPSS6_ATEST_CFG_ADDR,m,v,HWIO_APCS_HPSS6_ATEST_CFG_IN)
#define HWIO_APCS_HPSS6_ATEST_CFG_ATEST_CFG_BMSK                               0xff
#define HWIO_APCS_HPSS6_ATEST_CFG_ATEST_CFG_SHFT                                0x0

/*----------------------------------------------------------------------------
 * MODULE: APCS_HPSS7_HPSS_DBG
 *--------------------------------------------------------------------------*/

#define APCS_HPSS7_HPSS_DBG_REG_BASE                                     (HMSS_PERIPH_BASE      + 0x0033f000)

#define HWIO_APCS_HPSS7_WDOG_DIAG_EN_ADDR                                (APCS_HPSS7_HPSS_DBG_REG_BASE      + 0x00000000)
#define HWIO_APCS_HPSS7_WDOG_DIAG_EN_RMSK                                 0x3f30773
#define HWIO_APCS_HPSS7_WDOG_DIAG_EN_IN          \
        in_dword_masked(HWIO_APCS_HPSS7_WDOG_DIAG_EN_ADDR, HWIO_APCS_HPSS7_WDOG_DIAG_EN_RMSK)
#define HWIO_APCS_HPSS7_WDOG_DIAG_EN_INM(m)      \
        in_dword_masked(HWIO_APCS_HPSS7_WDOG_DIAG_EN_ADDR, m)
#define HWIO_APCS_HPSS7_WDOG_DIAG_EN_OUT(v)      \
        out_dword(HWIO_APCS_HPSS7_WDOG_DIAG_EN_ADDR,v)
#define HWIO_APCS_HPSS7_WDOG_DIAG_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_HPSS7_WDOG_DIAG_EN_ADDR,m,v,HWIO_APCS_HPSS7_WDOG_DIAG_EN_IN)
#define HWIO_APCS_HPSS7_WDOG_DIAG_EN_WDW_DSBL_LDO_BMSK                    0x2000000
#define HWIO_APCS_HPSS7_WDOG_DIAG_EN_WDW_DSBL_LDO_SHFT                         0x19
#define HWIO_APCS_HPSS7_WDOG_DIAG_EN_WDW_DSBL_NMM_BMSK                    0x1000000
#define HWIO_APCS_HPSS7_WDOG_DIAG_EN_WDW_DSBL_NMM_SHFT                         0x18
#define HWIO_APCS_HPSS7_WDOG_DIAG_EN_WDW_DSBL_DCVS_VOTE_BMSK               0x800000
#define HWIO_APCS_HPSS7_WDOG_DIAG_EN_WDW_DSBL_DCVS_VOTE_SHFT                   0x17
#define HWIO_APCS_HPSS7_WDOG_DIAG_EN_WDW_DSBL_DCVS_REQ_BMSK                0x400000
#define HWIO_APCS_HPSS7_WDOG_DIAG_EN_WDW_DSBL_DCVS_REQ_SHFT                    0x16
#define HWIO_APCS_HPSS7_WDOG_DIAG_EN_WDW_DSBL_CPR_BMSK                     0x200000
#define HWIO_APCS_HPSS7_WDOG_DIAG_EN_WDW_DSBL_CPR_SHFT                         0x15
#define HWIO_APCS_HPSS7_WDOG_DIAG_EN_WDW_DSBL_AVM_BMSK                     0x100000
#define HWIO_APCS_HPSS7_WDOG_DIAG_EN_WDW_DSBL_AVM_SHFT                         0x14
#define HWIO_APCS_HPSS7_WDOG_DIAG_EN_WDW_ENBL_FLM_THROTTLE_BMSK             0x20000
#define HWIO_APCS_HPSS7_WDOG_DIAG_EN_WDW_ENBL_FLM_THROTTLE_SHFT                0x11
#define HWIO_APCS_HPSS7_WDOG_DIAG_EN_WDW_ENBL_REDUCE_FREQ_BMSK              0x10000
#define HWIO_APCS_HPSS7_WDOG_DIAG_EN_WDW_ENBL_REDUCE_FREQ_SHFT                 0x10
#define HWIO_APCS_HPSS7_WDOG_DIAG_EN_SPM_SUDN_ACK_OVRRIDE_BMSK                0x400
#define HWIO_APCS_HPSS7_WDOG_DIAG_EN_SPM_SUDN_ACK_OVRRIDE_SHFT                  0xa
#define HWIO_APCS_HPSS7_WDOG_DIAG_EN_SPM_BGUP_ACK_OVRRIDE_BMSK                0x200
#define HWIO_APCS_HPSS7_WDOG_DIAG_EN_SPM_BGUP_ACK_OVRRIDE_SHFT                  0x9
#define HWIO_APCS_HPSS7_WDOG_DIAG_EN_SPM_EN_SHALLOW_BMSK                      0x100
#define HWIO_APCS_HPSS7_WDOG_DIAG_EN_SPM_EN_SHALLOW_SHFT                        0x8
#define HWIO_APCS_HPSS7_WDOG_DIAG_EN_SPM_EN_APC2_BMSK                          0x40
#define HWIO_APCS_HPSS7_WDOG_DIAG_EN_SPM_EN_APC2_SHFT                           0x6
#define HWIO_APCS_HPSS7_WDOG_DIAG_EN_SPM_EN_APC1_BMSK                          0x20
#define HWIO_APCS_HPSS7_WDOG_DIAG_EN_SPM_EN_APC1_SHFT                           0x5
#define HWIO_APCS_HPSS7_WDOG_DIAG_EN_SPM_EN_APC0_BMSK                          0x10
#define HWIO_APCS_HPSS7_WDOG_DIAG_EN_SPM_EN_APC0_SHFT                           0x4
#define HWIO_APCS_HPSS7_WDOG_DIAG_EN_WPRS_EN_BMSK                               0x2
#define HWIO_APCS_HPSS7_WDOG_DIAG_EN_WPRS_EN_SHFT                               0x1
#define HWIO_APCS_HPSS7_WDOG_DIAG_EN_WPRH_EN_BMSK                               0x1
#define HWIO_APCS_HPSS7_WDOG_DIAG_EN_WPRH_EN_SHFT                               0x0

#define HWIO_APCS_HPSS7_CHKBIT_ADDR                                      (APCS_HPSS7_HPSS_DBG_REG_BASE      + 0x00000004)
#define HWIO_APCS_HPSS7_CHKBIT_RMSK                                             0x7
#define HWIO_APCS_HPSS7_CHKBIT_IN          \
        in_dword_masked(HWIO_APCS_HPSS7_CHKBIT_ADDR, HWIO_APCS_HPSS7_CHKBIT_RMSK)
#define HWIO_APCS_HPSS7_CHKBIT_INM(m)      \
        in_dword_masked(HWIO_APCS_HPSS7_CHKBIT_ADDR, m)
#define HWIO_APCS_HPSS7_CHKBIT_OUT(v)      \
        out_dword(HWIO_APCS_HPSS7_CHKBIT_ADDR,v)
#define HWIO_APCS_HPSS7_CHKBIT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_HPSS7_CHKBIT_ADDR,m,v,HWIO_APCS_HPSS7_CHKBIT_IN)
#define HWIO_APCS_HPSS7_CHKBIT_WPRS_REQ_BMSK                                    0x4
#define HWIO_APCS_HPSS7_CHKBIT_WPRS_REQ_SHFT                                    0x2
#define HWIO_APCS_HPSS7_CHKBIT_WPRH_REQ_BMSK                                    0x2
#define HWIO_APCS_HPSS7_CHKBIT_WPRH_REQ_SHFT                                    0x1
#define HWIO_APCS_HPSS7_CHKBIT_APM_AON_OVRRIDE_BMSK                             0x1
#define HWIO_APCS_HPSS7_CHKBIT_APM_AON_OVRRIDE_SHFT                             0x0

#define HWIO_APCS_HPSS7_TEST_BUS_SEL_ADDR                                (APCS_HPSS7_HPSS_DBG_REG_BASE      + 0x00000008)
#define HWIO_APCS_HPSS7_TEST_BUS_SEL_RMSK                                0xffffffff
#define HWIO_APCS_HPSS7_TEST_BUS_SEL_IN          \
        in_dword_masked(HWIO_APCS_HPSS7_TEST_BUS_SEL_ADDR, HWIO_APCS_HPSS7_TEST_BUS_SEL_RMSK)
#define HWIO_APCS_HPSS7_TEST_BUS_SEL_INM(m)      \
        in_dword_masked(HWIO_APCS_HPSS7_TEST_BUS_SEL_ADDR, m)
#define HWIO_APCS_HPSS7_TEST_BUS_SEL_OUT(v)      \
        out_dword(HWIO_APCS_HPSS7_TEST_BUS_SEL_ADDR,v)
#define HWIO_APCS_HPSS7_TEST_BUS_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_HPSS7_TEST_BUS_SEL_ADDR,m,v,HWIO_APCS_HPSS7_TEST_BUS_SEL_IN)
#define HWIO_APCS_HPSS7_TEST_BUS_SEL_RSV_BMSK                            0xfc000000
#define HWIO_APCS_HPSS7_TEST_BUS_SEL_RSV_SHFT                                  0x1a
#define HWIO_APCS_HPSS7_TEST_BUS_SEL_SEL_APC2_IO_BMSK                     0x2000000
#define HWIO_APCS_HPSS7_TEST_BUS_SEL_SEL_APC2_IO_SHFT                          0x19
#define HWIO_APCS_HPSS7_TEST_BUS_SEL_SEL_APC1_IO_BMSK                     0x1000000
#define HWIO_APCS_HPSS7_TEST_BUS_SEL_SEL_APC1_IO_SHFT                          0x18
#define HWIO_APCS_HPSS7_TEST_BUS_SEL_SEL_APC0_IO_BMSK                      0x800000
#define HWIO_APCS_HPSS7_TEST_BUS_SEL_SEL_APC0_IO_SHFT                          0x17
#define HWIO_APCS_HPSS7_TEST_BUS_SEL_SEL_SMT_CPR_BMSK                      0x400000
#define HWIO_APCS_HPSS7_TEST_BUS_SEL_SEL_SMT_CPR_SHFT                          0x16
#define HWIO_APCS_HPSS7_TEST_BUS_SEL_SEL_ACC_CTL_BMSK                      0x200000
#define HWIO_APCS_HPSS7_TEST_BUS_SEL_SEL_ACC_CTL_SHFT                          0x15
#define HWIO_APCS_HPSS7_TEST_BUS_SEL_SEL_NMM_BMSK                          0x100000
#define HWIO_APCS_HPSS7_TEST_BUS_SEL_SEL_NMM_SHFT                              0x14
#define HWIO_APCS_HPSS7_TEST_BUS_SEL_SEL_DCVS_BMSK                          0x80000
#define HWIO_APCS_HPSS7_TEST_BUS_SEL_SEL_DCVS_SHFT                             0x13
#define HWIO_APCS_HPSS7_TEST_BUS_SEL_SEL_AVM_BMSK                           0x40000
#define HWIO_APCS_HPSS7_TEST_BUS_SEL_SEL_AVM_SHFT                              0x12
#define HWIO_APCS_HPSS7_TEST_BUS_SEL_SEL_FLM_BMSK                           0x20000
#define HWIO_APCS_HPSS7_TEST_BUS_SEL_SEL_FLM_SHFT                              0x11
#define HWIO_APCS_HPSS7_TEST_BUS_SEL_SEL_APC2_ODCM_STS_BMSK                 0x10000
#define HWIO_APCS_HPSS7_TEST_BUS_SEL_SEL_APC2_ODCM_STS_SHFT                    0x10
#define HWIO_APCS_HPSS7_TEST_BUS_SEL_SEL_APC1_ODCM_STS_BMSK                  0x8000
#define HWIO_APCS_HPSS7_TEST_BUS_SEL_SEL_APC1_ODCM_STS_SHFT                     0xf
#define HWIO_APCS_HPSS7_TEST_BUS_SEL_SEL_APC0_ODCM_STS_BMSK                  0x4000
#define HWIO_APCS_HPSS7_TEST_BUS_SEL_SEL_APC0_ODCM_STS_SHFT                     0xe
#define HWIO_APCS_HPSS7_TEST_BUS_SEL_SEL_ACTV_MODE_BMSK                      0x2000
#define HWIO_APCS_HPSS7_TEST_BUS_SEL_SEL_ACTV_MODE_SHFT                         0xd
#define HWIO_APCS_HPSS7_TEST_BUS_SEL_SEL_SER_STS_BMSK                        0x1000
#define HWIO_APCS_HPSS7_TEST_BUS_SEL_SEL_SER_STS_SHFT                           0xc
#define HWIO_APCS_HPSS7_TEST_BUS_SEL_SEL_GLB_CONST_BMSK                       0x800
#define HWIO_APCS_HPSS7_TEST_BUS_SEL_SEL_GLB_CONST_SHFT                         0xb
#define HWIO_APCS_HPSS7_TEST_BUS_SEL_SEL_APR_CPR3_BMSK                        0x400
#define HWIO_APCS_HPSS7_TEST_BUS_SEL_SEL_APR_CPR3_SHFT                          0xa
#define HWIO_APCS_HPSS7_TEST_BUS_SEL_SEL_APR_SAW_BMSK                         0x200
#define HWIO_APCS_HPSS7_TEST_BUS_SEL_SEL_APR_SAW_SHFT                           0x9
#define HWIO_APCS_HPSS7_TEST_BUS_SEL_SEL_APC2_L2_SAW_BMSK                     0x100
#define HWIO_APCS_HPSS7_TEST_BUS_SEL_SEL_APC2_L2_SAW_SHFT                       0x8
#define HWIO_APCS_HPSS7_TEST_BUS_SEL_SEL_APC2_C1_SAW_BMSK                      0x80
#define HWIO_APCS_HPSS7_TEST_BUS_SEL_SEL_APC2_C1_SAW_SHFT                       0x7
#define HWIO_APCS_HPSS7_TEST_BUS_SEL_SEL_APC2_C0_SAW_BMSK                      0x40
#define HWIO_APCS_HPSS7_TEST_BUS_SEL_SEL_APC2_C0_SAW_SHFT                       0x6
#define HWIO_APCS_HPSS7_TEST_BUS_SEL_SEL_APC1_L2_SAW_BMSK                      0x20
#define HWIO_APCS_HPSS7_TEST_BUS_SEL_SEL_APC1_L2_SAW_SHFT                       0x5
#define HWIO_APCS_HPSS7_TEST_BUS_SEL_SEL_APC1_C1_SAW_BMSK                      0x10
#define HWIO_APCS_HPSS7_TEST_BUS_SEL_SEL_APC1_C1_SAW_SHFT                       0x4
#define HWIO_APCS_HPSS7_TEST_BUS_SEL_SEL_APC1_C0_SAW_BMSK                       0x8
#define HWIO_APCS_HPSS7_TEST_BUS_SEL_SEL_APC1_C0_SAW_SHFT                       0x3
#define HWIO_APCS_HPSS7_TEST_BUS_SEL_SEL_APC0_L2_SAW_BMSK                       0x4
#define HWIO_APCS_HPSS7_TEST_BUS_SEL_SEL_APC0_L2_SAW_SHFT                       0x2
#define HWIO_APCS_HPSS7_TEST_BUS_SEL_SEL_APC0_C1_SAW_BMSK                       0x2
#define HWIO_APCS_HPSS7_TEST_BUS_SEL_SEL_APC0_C1_SAW_SHFT                       0x1
#define HWIO_APCS_HPSS7_TEST_BUS_SEL_SEL_APC0_C0_SAW_BMSK                       0x1
#define HWIO_APCS_HPSS7_TEST_BUS_SEL_SEL_APC0_C0_SAW_SHFT                       0x0

#define HWIO_APCS_HPSS7_PLL_TEST_CLK_SEL_ADDR                            (APCS_HPSS7_HPSS_DBG_REG_BASE      + 0x0000000c)
#define HWIO_APCS_HPSS7_PLL_TEST_CLK_SEL_RMSK                                   0xf
#define HWIO_APCS_HPSS7_PLL_TEST_CLK_SEL_IN          \
        in_dword_masked(HWIO_APCS_HPSS7_PLL_TEST_CLK_SEL_ADDR, HWIO_APCS_HPSS7_PLL_TEST_CLK_SEL_RMSK)
#define HWIO_APCS_HPSS7_PLL_TEST_CLK_SEL_INM(m)      \
        in_dword_masked(HWIO_APCS_HPSS7_PLL_TEST_CLK_SEL_ADDR, m)
#define HWIO_APCS_HPSS7_PLL_TEST_CLK_SEL_OUT(v)      \
        out_dword(HWIO_APCS_HPSS7_PLL_TEST_CLK_SEL_ADDR,v)
#define HWIO_APCS_HPSS7_PLL_TEST_CLK_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_HPSS7_PLL_TEST_CLK_SEL_ADDR,m,v,HWIO_APCS_HPSS7_PLL_TEST_CLK_SEL_IN)
#define HWIO_APCS_HPSS7_PLL_TEST_CLK_SEL_LVL2_SEL_BMSK                          0xc
#define HWIO_APCS_HPSS7_PLL_TEST_CLK_SEL_LVL2_SEL_SHFT                          0x2
#define HWIO_APCS_HPSS7_PLL_TEST_CLK_SEL_LVL1_SEL_BMSK                          0x3
#define HWIO_APCS_HPSS7_PLL_TEST_CLK_SEL_LVL1_SEL_SHFT                          0x0

#define HWIO_APCS_HPSS7_DBG_TEST_CLK_SEL_ADDR                            (APCS_HPSS7_HPSS_DBG_REG_BASE      + 0x00000010)
#define HWIO_APCS_HPSS7_DBG_TEST_CLK_SEL_RMSK                                  0x3f
#define HWIO_APCS_HPSS7_DBG_TEST_CLK_SEL_IN          \
        in_dword_masked(HWIO_APCS_HPSS7_DBG_TEST_CLK_SEL_ADDR, HWIO_APCS_HPSS7_DBG_TEST_CLK_SEL_RMSK)
#define HWIO_APCS_HPSS7_DBG_TEST_CLK_SEL_INM(m)      \
        in_dword_masked(HWIO_APCS_HPSS7_DBG_TEST_CLK_SEL_ADDR, m)
#define HWIO_APCS_HPSS7_DBG_TEST_CLK_SEL_OUT(v)      \
        out_dword(HWIO_APCS_HPSS7_DBG_TEST_CLK_SEL_ADDR,v)
#define HWIO_APCS_HPSS7_DBG_TEST_CLK_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_HPSS7_DBG_TEST_CLK_SEL_ADDR,m,v,HWIO_APCS_HPSS7_DBG_TEST_CLK_SEL_IN)
#define HWIO_APCS_HPSS7_DBG_TEST_CLK_SEL_LVL3_SEL_BMSK                         0x30
#define HWIO_APCS_HPSS7_DBG_TEST_CLK_SEL_LVL3_SEL_SHFT                          0x4
#define HWIO_APCS_HPSS7_DBG_TEST_CLK_SEL_LVL2_SEL_BMSK                          0xc
#define HWIO_APCS_HPSS7_DBG_TEST_CLK_SEL_LVL2_SEL_SHFT                          0x2
#define HWIO_APCS_HPSS7_DBG_TEST_CLK_SEL_LVL1_SEL_BMSK                          0x3
#define HWIO_APCS_HPSS7_DBG_TEST_CLK_SEL_LVL1_SEL_SHFT                          0x0

#define HWIO_APCS_HPSS7_ATEST0_EN_ADDR                                   (APCS_HPSS7_HPSS_DBG_REG_BASE      + 0x00000014)
#define HWIO_APCS_HPSS7_ATEST0_EN_RMSK                                        0x1ff
#define HWIO_APCS_HPSS7_ATEST0_EN_IN          \
        in_dword_masked(HWIO_APCS_HPSS7_ATEST0_EN_ADDR, HWIO_APCS_HPSS7_ATEST0_EN_RMSK)
#define HWIO_APCS_HPSS7_ATEST0_EN_INM(m)      \
        in_dword_masked(HWIO_APCS_HPSS7_ATEST0_EN_ADDR, m)
#define HWIO_APCS_HPSS7_ATEST0_EN_OUT(v)      \
        out_dword(HWIO_APCS_HPSS7_ATEST0_EN_ADDR,v)
#define HWIO_APCS_HPSS7_ATEST0_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_HPSS7_ATEST0_EN_ADDR,m,v,HWIO_APCS_HPSS7_ATEST0_EN_IN)
#define HWIO_APCS_HPSS7_ATEST0_EN_A2_ATEST0_EN_BMSK                           0x100
#define HWIO_APCS_HPSS7_ATEST0_EN_A2_ATEST0_EN_SHFT                             0x8
#define HWIO_APCS_HPSS7_ATEST0_EN_A2C1_ATEST0_EN_BMSK                          0x80
#define HWIO_APCS_HPSS7_ATEST0_EN_A2C1_ATEST0_EN_SHFT                           0x7
#define HWIO_APCS_HPSS7_ATEST0_EN_A2C0_ATEST0_EN_BMSK                          0x40
#define HWIO_APCS_HPSS7_ATEST0_EN_A2C0_ATEST0_EN_SHFT                           0x6
#define HWIO_APCS_HPSS7_ATEST0_EN_A1_ATEST0_EN_BMSK                            0x20
#define HWIO_APCS_HPSS7_ATEST0_EN_A1_ATEST0_EN_SHFT                             0x5
#define HWIO_APCS_HPSS7_ATEST0_EN_A1C1_ATEST0_EN_BMSK                          0x10
#define HWIO_APCS_HPSS7_ATEST0_EN_A1C1_ATEST0_EN_SHFT                           0x4
#define HWIO_APCS_HPSS7_ATEST0_EN_A1C0_ATEST0_EN_BMSK                           0x8
#define HWIO_APCS_HPSS7_ATEST0_EN_A1C0_ATEST0_EN_SHFT                           0x3
#define HWIO_APCS_HPSS7_ATEST0_EN_A0_ATEST0_EN_BMSK                             0x4
#define HWIO_APCS_HPSS7_ATEST0_EN_A0_ATEST0_EN_SHFT                             0x2
#define HWIO_APCS_HPSS7_ATEST0_EN_A0C1_ATEST0_EN_BMSK                           0x2
#define HWIO_APCS_HPSS7_ATEST0_EN_A0C1_ATEST0_EN_SHFT                           0x1
#define HWIO_APCS_HPSS7_ATEST0_EN_A0C0_ATEST0_EN_BMSK                           0x1
#define HWIO_APCS_HPSS7_ATEST0_EN_A0C0_ATEST0_EN_SHFT                           0x0

#define HWIO_APCS_HPSS7_ATEST1_EN_ADDR                                   (APCS_HPSS7_HPSS_DBG_REG_BASE      + 0x00000018)
#define HWIO_APCS_HPSS7_ATEST1_EN_RMSK                                        0x1ff
#define HWIO_APCS_HPSS7_ATEST1_EN_IN          \
        in_dword_masked(HWIO_APCS_HPSS7_ATEST1_EN_ADDR, HWIO_APCS_HPSS7_ATEST1_EN_RMSK)
#define HWIO_APCS_HPSS7_ATEST1_EN_INM(m)      \
        in_dword_masked(HWIO_APCS_HPSS7_ATEST1_EN_ADDR, m)
#define HWIO_APCS_HPSS7_ATEST1_EN_OUT(v)      \
        out_dword(HWIO_APCS_HPSS7_ATEST1_EN_ADDR,v)
#define HWIO_APCS_HPSS7_ATEST1_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_HPSS7_ATEST1_EN_ADDR,m,v,HWIO_APCS_HPSS7_ATEST1_EN_IN)
#define HWIO_APCS_HPSS7_ATEST1_EN_A2_ATEST1_EN_BMSK                           0x100
#define HWIO_APCS_HPSS7_ATEST1_EN_A2_ATEST1_EN_SHFT                             0x8
#define HWIO_APCS_HPSS7_ATEST1_EN_A2C1_ATEST1_EN_BMSK                          0x80
#define HWIO_APCS_HPSS7_ATEST1_EN_A2C1_ATEST1_EN_SHFT                           0x7
#define HWIO_APCS_HPSS7_ATEST1_EN_A2C0_ATEST1_EN_BMSK                          0x40
#define HWIO_APCS_HPSS7_ATEST1_EN_A2C0_ATEST1_EN_SHFT                           0x6
#define HWIO_APCS_HPSS7_ATEST1_EN_A1_ATEST1_EN_BMSK                            0x20
#define HWIO_APCS_HPSS7_ATEST1_EN_A1_ATEST1_EN_SHFT                             0x5
#define HWIO_APCS_HPSS7_ATEST1_EN_A1C1_ATEST1_EN_BMSK                          0x10
#define HWIO_APCS_HPSS7_ATEST1_EN_A1C1_ATEST1_EN_SHFT                           0x4
#define HWIO_APCS_HPSS7_ATEST1_EN_A1C0_ATEST1_EN_BMSK                           0x8
#define HWIO_APCS_HPSS7_ATEST1_EN_A1C0_ATEST1_EN_SHFT                           0x3
#define HWIO_APCS_HPSS7_ATEST1_EN_A0_ATEST1_EN_BMSK                             0x4
#define HWIO_APCS_HPSS7_ATEST1_EN_A0_ATEST1_EN_SHFT                             0x2
#define HWIO_APCS_HPSS7_ATEST1_EN_A0C1_ATEST1_EN_BMSK                           0x2
#define HWIO_APCS_HPSS7_ATEST1_EN_A0C1_ATEST1_EN_SHFT                           0x1
#define HWIO_APCS_HPSS7_ATEST1_EN_A0C0_ATEST1_EN_BMSK                           0x1
#define HWIO_APCS_HPSS7_ATEST1_EN_A0C0_ATEST1_EN_SHFT                           0x0

#define HWIO_APCS_HPSS7_ATEST_CFG_ADDR                                   (APCS_HPSS7_HPSS_DBG_REG_BASE      + 0x0000001c)
#define HWIO_APCS_HPSS7_ATEST_CFG_RMSK                                         0xff
#define HWIO_APCS_HPSS7_ATEST_CFG_IN          \
        in_dword_masked(HWIO_APCS_HPSS7_ATEST_CFG_ADDR, HWIO_APCS_HPSS7_ATEST_CFG_RMSK)
#define HWIO_APCS_HPSS7_ATEST_CFG_INM(m)      \
        in_dword_masked(HWIO_APCS_HPSS7_ATEST_CFG_ADDR, m)
#define HWIO_APCS_HPSS7_ATEST_CFG_OUT(v)      \
        out_dword(HWIO_APCS_HPSS7_ATEST_CFG_ADDR,v)
#define HWIO_APCS_HPSS7_ATEST_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_HPSS7_ATEST_CFG_ADDR,m,v,HWIO_APCS_HPSS7_ATEST_CFG_IN)
#define HWIO_APCS_HPSS7_ATEST_CFG_ATEST_CFG_BMSK                               0xff
#define HWIO_APCS_HPSS7_ATEST_CFG_ATEST_CFG_SHFT                                0x0

/*----------------------------------------------------------------------------
 * MODULE: AJU_IMC_DEBUG_UI
 *--------------------------------------------------------------------------*/

#define AJU_IMC_DEBUG_UI_REG_BASE                                                              (QDSS_AMBERWING_BASE      + 0x01340000)

#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_SECURE_ADDR                                             (AJU_IMC_DEBUG_UI_REG_BASE      + 0x00000000)
#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_SECURE_RMSK                                             0xffffffff
#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_SECURE_IN          \
        in_dword_masked(HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_SECURE_ADDR, HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_SECURE_RMSK)
#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_SECURE_INM(m)      \
        in_dword_masked(HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_SECURE_ADDR, m)
#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_SECURE_RFU_BMSK                                         0xffffffff
#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_SECURE_RFU_SHFT                                                0x0

#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_CTL_ADDR                                                (AJU_IMC_DEBUG_UI_REG_BASE      + 0x00000004)
#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_CTL_RMSK                                                       0x1
#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_CTL_OUT(v)      \
        out_dword(HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_CTL_ADDR,v)
#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_CTL_CLEAR_CTL_BMSK                                             0x1
#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_CTL_CLEAR_CTL_SHFT                                             0x0

#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_CTL_MASK_ADDR                                           (AJU_IMC_DEBUG_UI_REG_BASE      + 0x00000008)
#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_CTL_MASK_RMSK                                              0xf0003
#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_CTL_MASK_IN          \
        in_dword_masked(HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_CTL_MASK_ADDR, HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_CTL_MASK_RMSK)
#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_CTL_MASK_INM(m)      \
        in_dword_masked(HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_CTL_MASK_ADDR, m)
#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_CTL_MASK_OUT(v)      \
        out_dword(HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_CTL_MASK_ADDR,v)
#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_CTL_MASK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_CTL_MASK_ADDR,m,v,HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_CTL_MASK_IN)
#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_CTL_MASK_HW_TRIG_MASK_BMSK                                 0xf0000
#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_CTL_MASK_HW_TRIG_MASK_SHFT                                    0x10
#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_CTL_MASK_COUNTER_TRIG_MASK_BMSK                                0x2
#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_CTL_MASK_COUNTER_TRIG_MASK_SHFT                                0x1
#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_CTL_MASK_SW_TRIG_MASK_BMSK                                     0x1
#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_CTL_MASK_SW_TRIG_MASK_SHFT                                     0x0

#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_SWTRIG_ADDR                                             (AJU_IMC_DEBUG_UI_REG_BASE      + 0x0000000c)
#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_SWTRIG_RMSK                                                    0x1
#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_SWTRIG_OUT(v)      \
        out_dword(HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_SWTRIG_ADDR,v)
#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_SWTRIG_SW_TRIG_BMSK                                            0x1
#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_SWTRIG_SW_TRIG_SHFT                                            0x0

#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_STATUS_ADDR                                             (AJU_IMC_DEBUG_UI_REG_BASE      + 0x00000010)
#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_STATUS_RMSK                                             0xfe003f3f
#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_STATUS_IN          \
        in_dword_masked(HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_STATUS_ADDR, HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_STATUS_RMSK)
#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_STATUS_INM(m)      \
        in_dword_masked(HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_STATUS_ADDR, m)
#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_STATUS_DEBUG_UI_DONE_STATE_BMSK                         0x80000000
#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_STATUS_DEBUG_UI_DONE_STATE_SHFT                               0x1f
#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_STATUS_DEBUG_UI_REG_PTR_BMSK                            0x7e000000
#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_STATUS_DEBUG_UI_REG_PTR_SHFT                                  0x19
#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_STATUS_HW_COMP_STATUS_BMSK                                  0x3c00
#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_STATUS_HW_COMP_STATUS_SHFT                                     0xa
#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_STATUS_CTR_COMP_STATUS_BMSK                                  0x200
#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_STATUS_CTR_COMP_STATUS_SHFT                                    0x9
#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_STATUS_SW_COMP_STATUS_BMSK                                   0x100
#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_STATUS_SW_COMP_STATUS_SHFT                                     0x8
#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_STATUS_HW_PEND_STATUS_BMSK                                    0x3c
#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_STATUS_HW_PEND_STATUS_SHFT                                     0x2
#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_STATUS_CTR_PEND_STATUS_BMSK                                    0x2
#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_STATUS_CTR_PEND_STATUS_SHFT                                    0x1
#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_STATUS_SW_PEND_STATUS_BMSK                                     0x1
#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_STATUS_SW_PEND_STATUS_SHFT                                     0x0

#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_CTR_VAL_ADDR                                            (AJU_IMC_DEBUG_UI_REG_BASE      + 0x00000018)
#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_CTR_VAL_RMSK                                            0xffffffff
#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_CTR_VAL_IN          \
        in_dword_masked(HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_CTR_VAL_ADDR, HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_CTR_VAL_RMSK)
#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_CTR_VAL_INM(m)      \
        in_dword_masked(HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_CTR_VAL_ADDR, m)
#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_CTR_VAL_OUT(v)      \
        out_dword(HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_CTR_VAL_ADDR,v)
#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_CTR_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_CTR_VAL_ADDR,m,v,HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_CTR_VAL_IN)
#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_CTR_VAL_TIMEOUT_CTR_VAL_BMSK                            0xffffffff
#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_CTR_VAL_TIMEOUT_CTR_VAL_SHFT                                   0x0

#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_CTR_EN_ADDR                                             (AJU_IMC_DEBUG_UI_REG_BASE      + 0x0000001c)
#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_CTR_EN_RMSK                                                    0x1
#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_CTR_EN_IN          \
        in_dword_masked(HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_CTR_EN_ADDR, HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_CTR_EN_RMSK)
#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_CTR_EN_INM(m)      \
        in_dword_masked(HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_CTR_EN_ADDR, m)
#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_CTR_EN_OUT(v)      \
        out_dword(HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_CTR_EN_ADDR,v)
#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_CTR_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_CTR_EN_ADDR,m,v,HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_CTR_EN_IN)
#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_CTR_EN_TIMEOUT_CTR_EN_BMSK                                     0x1
#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_CTR_EN_TIMEOUT_CTR_EN_SHFT                                     0x0

#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_NUM_ADDR_REGS_ADDR                                      (AJU_IMC_DEBUG_UI_REG_BASE      + 0x00000020)
#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_NUM_ADDR_REGS_RMSK                                            0x3f
#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_NUM_ADDR_REGS_IN          \
        in_dword_masked(HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_NUM_ADDR_REGS_ADDR, HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_NUM_ADDR_REGS_RMSK)
#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_NUM_ADDR_REGS_INM(m)      \
        in_dword_masked(HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_NUM_ADDR_REGS_ADDR, m)
#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_NUM_ADDR_REGS_OUT(v)      \
        out_dword(HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_NUM_ADDR_REGS_ADDR,v)
#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_NUM_ADDR_REGS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_NUM_ADDR_REGS_ADDR,m,v,HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_NUM_ADDR_REGS_IN)
#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_NUM_ADDR_REGS_NUM_APB_REGS_RD_BMSK                            0x3f
#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_NUM_ADDR_REGS_NUM_APB_REGS_RD_SHFT                             0x0

#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_CORTEXA53_DBGL1RSTDISABLE_ADDR                          (AJU_IMC_DEBUG_UI_REG_BASE      + 0x00000024)
#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_CORTEXA53_DBGL1RSTDISABLE_RMSK                                 0x1
#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_CORTEXA53_DBGL1RSTDISABLE_IN          \
        in_dword_masked(HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_CORTEXA53_DBGL1RSTDISABLE_ADDR, HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_CORTEXA53_DBGL1RSTDISABLE_RMSK)
#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_CORTEXA53_DBGL1RSTDISABLE_INM(m)      \
        in_dword_masked(HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_CORTEXA53_DBGL1RSTDISABLE_ADDR, m)
#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_CORTEXA53_DBGL1RSTDISABLE_OUT(v)      \
        out_dword(HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_CORTEXA53_DBGL1RSTDISABLE_ADDR,v)
#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_CORTEXA53_DBGL1RSTDISABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_CORTEXA53_DBGL1RSTDISABLE_ADDR,m,v,HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_CORTEXA53_DBGL1RSTDISABLE_IN)
#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_CORTEXA53_DBGL1RSTDISABLE_DBGL1RSTDISABLE_BMSK                 0x1
#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_CORTEXA53_DBGL1RSTDISABLE_DBGL1RSTDISABLE_SHFT                 0x0

#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_ADDR_0_ADDR                                             (AJU_IMC_DEBUG_UI_REG_BASE      + 0x00000030)
#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_ADDR_0_RMSK                                               0x3fffff
#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_ADDR_0_IN          \
        in_dword_masked(HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_ADDR_0_ADDR, HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_ADDR_0_RMSK)
#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_ADDR_0_INM(m)      \
        in_dword_masked(HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_ADDR_0_ADDR, m)
#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_ADDR_0_OUT(v)      \
        out_dword(HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_ADDR_0_ADDR,v)
#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_ADDR_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_ADDR_0_ADDR,m,v,HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_ADDR_0_IN)
#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_ADDR_0_DEBUG_UI_ADDR_BMSK                                 0x3fffff
#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_ADDR_0_DEBUG_UI_ADDR_SHFT                                      0x0

#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_ADDR_1_ADDR                                             (AJU_IMC_DEBUG_UI_REG_BASE      + 0x00000034)
#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_ADDR_1_RMSK                                               0x3fffff
#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_ADDR_1_IN          \
        in_dword_masked(HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_ADDR_1_ADDR, HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_ADDR_1_RMSK)
#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_ADDR_1_INM(m)      \
        in_dword_masked(HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_ADDR_1_ADDR, m)
#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_ADDR_1_OUT(v)      \
        out_dword(HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_ADDR_1_ADDR,v)
#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_ADDR_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_ADDR_1_ADDR,m,v,HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_ADDR_1_IN)
#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_ADDR_1_DEBUG_UI_ADDR_BMSK                                 0x3fffff
#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_ADDR_1_DEBUG_UI_ADDR_SHFT                                      0x0

#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_ADDR_2_ADDR                                             (AJU_IMC_DEBUG_UI_REG_BASE      + 0x00000038)
#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_ADDR_2_RMSK                                               0x3fffff
#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_ADDR_2_IN          \
        in_dword_masked(HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_ADDR_2_ADDR, HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_ADDR_2_RMSK)
#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_ADDR_2_INM(m)      \
        in_dword_masked(HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_ADDR_2_ADDR, m)
#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_ADDR_2_OUT(v)      \
        out_dword(HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_ADDR_2_ADDR,v)
#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_ADDR_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_ADDR_2_ADDR,m,v,HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_ADDR_2_IN)
#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_ADDR_2_DEBUG_UI_ADDR_BMSK                                 0x3fffff
#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_ADDR_2_DEBUG_UI_ADDR_SHFT                                      0x0

#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_ADDR_3_ADDR                                             (AJU_IMC_DEBUG_UI_REG_BASE      + 0x0000003c)
#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_ADDR_3_RMSK                                               0x3fffff
#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_ADDR_3_IN          \
        in_dword_masked(HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_ADDR_3_ADDR, HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_ADDR_3_RMSK)
#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_ADDR_3_INM(m)      \
        in_dword_masked(HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_ADDR_3_ADDR, m)
#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_ADDR_3_OUT(v)      \
        out_dword(HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_ADDR_3_ADDR,v)
#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_ADDR_3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_ADDR_3_ADDR,m,v,HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_ADDR_3_IN)
#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_ADDR_3_DEBUG_UI_ADDR_BMSK                                 0x3fffff
#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_ADDR_3_DEBUG_UI_ADDR_SHFT                                      0x0

#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_ADDR_n_ADDR(n)                                          (AJU_IMC_DEBUG_UI_REG_BASE      + 0x00000030 + 0x4 * (n))
#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_ADDR_n_RMSK                                               0x3fffff
#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_ADDR_n_MAXn                                                     63
#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_ADDR_n_INI(n)        \
        in_dword_masked(HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_ADDR_n_ADDR(n), HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_ADDR_n_RMSK)
#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_ADDR_n_INMI(n,mask)    \
        in_dword_masked(HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_ADDR_n_ADDR(n), mask)
#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_ADDR_n_OUTI(n,val)    \
        out_dword(HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_ADDR_n_ADDR(n),val)
#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_ADDR_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_ADDR_n_ADDR(n),mask,val,HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_ADDR_n_INI(n))
#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_ADDR_n_DEBUG_UI_ADDR_BMSK                                 0x3fffff
#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_ADDR_n_DEBUG_UI_ADDR_SHFT                                      0x0

#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_DATA_n_ADDR(n)                                          (AJU_IMC_DEBUG_UI_REG_BASE      + 0x00000130 + 0x4 * (n))
#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_DATA_n_RMSK                                             0xffffffff
#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_DATA_n_MAXn                                                     63
#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_DATA_n_INI(n)        \
        in_dword_masked(HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_DATA_n_ADDR(n), HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_DATA_n_RMSK)
#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_DATA_n_INMI(n,mask)    \
        in_dword_masked(HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_DATA_n_ADDR(n), mask)
#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_DATA_n_DEBUG_UI_DATA_BMSK                               0xffffffff
#define HWIO_AJU_IMC_DEBUG_UI_DEBUG_UI_DATA_n_DEBUG_UI_DATA_SHFT                                      0x0

/*----------------------------------------------------------------------------
 * MODULE: APCS_APC00_APC_APC_STS
 *--------------------------------------------------------------------------*/

#define APCS_APC00_APC_APC_STS_REG_BASE                                    (HMSS_PERIPH_BASE      + 0x002c4600)

#define HWIO_APCS_APC00_APC_PGSCTL_STS_ADDR                                (APCS_APC00_APC_APC_STS_REG_BASE      + 0x00000000)
#define HWIO_APCS_APC00_APC_PGSCTL_STS_RMSK                                   0xf03ff
#define HWIO_APCS_APC00_APC_PGSCTL_STS_IN          \
        in_dword_masked(HWIO_APCS_APC00_APC_PGSCTL_STS_ADDR, HWIO_APCS_APC00_APC_PGSCTL_STS_RMSK)
#define HWIO_APCS_APC00_APC_PGSCTL_STS_INM(m)      \
        in_dword_masked(HWIO_APCS_APC00_APC_PGSCTL_STS_ADDR, m)
#define HWIO_APCS_APC00_APC_PGSCTL_STS_TIMER_BMSK                             0xf0000
#define HWIO_APCS_APC00_APC_PGSCTL_STS_TIMER_SHFT                                0x10
#define HWIO_APCS_APC00_APC_PGSCTL_STS_OUT_CPU_MODE_BIT1_BMSK                   0x200
#define HWIO_APCS_APC00_APC_PGSCTL_STS_OUT_CPU_MODE_BIT1_SHFT                     0x9
#define HWIO_APCS_APC00_APC_PGSCTL_STS_FSM_CUR_STATE_BIT2_BMSK                  0x100
#define HWIO_APCS_APC00_APC_PGSCTL_STS_FSM_CUR_STATE_BIT2_SHFT                    0x8
#define HWIO_APCS_APC00_APC_PGSCTL_STS_OUT_CPR_BYPASS_BMSK                       0x80
#define HWIO_APCS_APC00_APC_PGSCTL_STS_OUT_CPR_BYPASS_SHFT                        0x7
#define HWIO_APCS_APC00_APC_PGSCTL_STS_OUT_FREEZE_BMSK                           0x40
#define HWIO_APCS_APC00_APC_PGSCTL_STS_OUT_FREEZE_SHFT                            0x6
#define HWIO_APCS_APC00_APC_PGSCTL_STS_FSM_CUR_STATE_BMSK                        0x30
#define HWIO_APCS_APC00_APC_PGSCTL_STS_FSM_CUR_STATE_SHFT                         0x4
#define HWIO_APCS_APC00_APC_PGSCTL_STS_OUT_L2_MODE_BMSK                           0x8
#define HWIO_APCS_APC00_APC_PGSCTL_STS_OUT_L2_MODE_SHFT                           0x3
#define HWIO_APCS_APC00_APC_PGSCTL_STS_OUT_CPU_MODE_BMSK                          0x4
#define HWIO_APCS_APC00_APC_PGSCTL_STS_OUT_CPU_MODE_SHFT                          0x2
#define HWIO_APCS_APC00_APC_PGSCTL_STS_NEW_MODE_BMSK                              0x2
#define HWIO_APCS_APC00_APC_PGSCTL_STS_NEW_MODE_SHFT                              0x1
#define HWIO_APCS_APC00_APC_PGSCTL_STS_CSR_MODE_BMSK                              0x1
#define HWIO_APCS_APC00_APC_PGSCTL_STS_CSR_MODE_SHFT                              0x0

#define HWIO_APCS_APC00_APC_DOMAIN_STS_ADDR                                (APCS_APC00_APC_APC_STS_REG_BASE      + 0x00000080)
#define HWIO_APCS_APC00_APC_DOMAIN_STS_RMSK                                  0x333333
#define HWIO_APCS_APC00_APC_DOMAIN_STS_IN          \
        in_dword_masked(HWIO_APCS_APC00_APC_DOMAIN_STS_ADDR, HWIO_APCS_APC00_APC_DOMAIN_STS_RMSK)
#define HWIO_APCS_APC00_APC_DOMAIN_STS_INM(m)      \
        in_dword_masked(HWIO_APCS_APC00_APC_DOMAIN_STS_ADDR, m)
#define HWIO_APCS_APC00_APC_DOMAIN_STS_L2_MAS_BMSK                           0x300000
#define HWIO_APCS_APC00_APC_DOMAIN_STS_L2_MAS_SHFT                               0x14
#define HWIO_APCS_APC00_APC_DOMAIN_STS_L2_PGS_BMSK                            0x30000
#define HWIO_APCS_APC00_APC_DOMAIN_STS_L2_PGS_SHFT                               0x10
#define HWIO_APCS_APC00_APC_DOMAIN_STS_CPU1_MAS_BMSK                           0x3000
#define HWIO_APCS_APC00_APC_DOMAIN_STS_CPU1_MAS_SHFT                              0xc
#define HWIO_APCS_APC00_APC_DOMAIN_STS_CPU1_PGS_BMSK                            0x300
#define HWIO_APCS_APC00_APC_DOMAIN_STS_CPU1_PGS_SHFT                              0x8
#define HWIO_APCS_APC00_APC_DOMAIN_STS_CPU0_MAS_BMSK                             0x30
#define HWIO_APCS_APC00_APC_DOMAIN_STS_CPU0_MAS_SHFT                              0x4
#define HWIO_APCS_APC00_APC_DOMAIN_STS_CPU0_PGS_BMSK                              0x3
#define HWIO_APCS_APC00_APC_DOMAIN_STS_CPU0_PGS_SHFT                              0x0

#define HWIO_APCS_APC00_APC_SYSRST_DIAG_STS_ADDR                           (APCS_APC00_APC_APC_STS_REG_BASE      + 0x000000c0)
#define HWIO_APCS_APC00_APC_SYSRST_DIAG_STS_RMSK                             0x3f3f3f
#define HWIO_APCS_APC00_APC_SYSRST_DIAG_STS_IN          \
        in_dword_masked(HWIO_APCS_APC00_APC_SYSRST_DIAG_STS_ADDR, HWIO_APCS_APC00_APC_SYSRST_DIAG_STS_RMSK)
#define HWIO_APCS_APC00_APC_SYSRST_DIAG_STS_INM(m)      \
        in_dword_masked(HWIO_APCS_APC00_APC_SYSRST_DIAG_STS_ADDR, m)
#define HWIO_APCS_APC00_APC_SYSRST_DIAG_STS_L2_D5_BMSK                       0x200000
#define HWIO_APCS_APC00_APC_SYSRST_DIAG_STS_L2_D5_SHFT                           0x15
#define HWIO_APCS_APC00_APC_SYSRST_DIAG_STS_L2_D4_BMSK                       0x100000
#define HWIO_APCS_APC00_APC_SYSRST_DIAG_STS_L2_D4_SHFT                           0x14
#define HWIO_APCS_APC00_APC_SYSRST_DIAG_STS_L2_D3_BMSK                        0x80000
#define HWIO_APCS_APC00_APC_SYSRST_DIAG_STS_L2_D3_SHFT                           0x13
#define HWIO_APCS_APC00_APC_SYSRST_DIAG_STS_L2_D2_BMSK                        0x40000
#define HWIO_APCS_APC00_APC_SYSRST_DIAG_STS_L2_D2_SHFT                           0x12
#define HWIO_APCS_APC00_APC_SYSRST_DIAG_STS_L2_D1_BMSK                        0x20000
#define HWIO_APCS_APC00_APC_SYSRST_DIAG_STS_L2_D1_SHFT                           0x11
#define HWIO_APCS_APC00_APC_SYSRST_DIAG_STS_L2_D0_BMSK                        0x10000
#define HWIO_APCS_APC00_APC_SYSRST_DIAG_STS_L2_D0_SHFT                           0x10
#define HWIO_APCS_APC00_APC_SYSRST_DIAG_STS_CPU1_C5_BMSK                       0x2000
#define HWIO_APCS_APC00_APC_SYSRST_DIAG_STS_CPU1_C5_SHFT                          0xd
#define HWIO_APCS_APC00_APC_SYSRST_DIAG_STS_CPU1_C4_BMSK                       0x1000
#define HWIO_APCS_APC00_APC_SYSRST_DIAG_STS_CPU1_C4_SHFT                          0xc
#define HWIO_APCS_APC00_APC_SYSRST_DIAG_STS_CPU1_C3_BMSK                        0x800
#define HWIO_APCS_APC00_APC_SYSRST_DIAG_STS_CPU1_C3_SHFT                          0xb
#define HWIO_APCS_APC00_APC_SYSRST_DIAG_STS_CPU1_C2_BMSK                        0x400
#define HWIO_APCS_APC00_APC_SYSRST_DIAG_STS_CPU1_C2_SHFT                          0xa
#define HWIO_APCS_APC00_APC_SYSRST_DIAG_STS_CPU1_C1_BMSK                        0x200
#define HWIO_APCS_APC00_APC_SYSRST_DIAG_STS_CPU1_C1_SHFT                          0x9
#define HWIO_APCS_APC00_APC_SYSRST_DIAG_STS_CPU1_C0_BMSK                        0x100
#define HWIO_APCS_APC00_APC_SYSRST_DIAG_STS_CPU1_C0_SHFT                          0x8
#define HWIO_APCS_APC00_APC_SYSRST_DIAG_STS_CPU0_C5_BMSK                         0x20
#define HWIO_APCS_APC00_APC_SYSRST_DIAG_STS_CPU0_C5_SHFT                          0x5
#define HWIO_APCS_APC00_APC_SYSRST_DIAG_STS_CPU0_C4_BMSK                         0x10
#define HWIO_APCS_APC00_APC_SYSRST_DIAG_STS_CPU0_C4_SHFT                          0x4
#define HWIO_APCS_APC00_APC_SYSRST_DIAG_STS_CPU0_C3_BMSK                          0x8
#define HWIO_APCS_APC00_APC_SYSRST_DIAG_STS_CPU0_C3_SHFT                          0x3
#define HWIO_APCS_APC00_APC_SYSRST_DIAG_STS_CPU0_C2_BMSK                          0x4
#define HWIO_APCS_APC00_APC_SYSRST_DIAG_STS_CPU0_C2_SHFT                          0x2
#define HWIO_APCS_APC00_APC_SYSRST_DIAG_STS_CPU0_C1_BMSK                          0x2
#define HWIO_APCS_APC00_APC_SYSRST_DIAG_STS_CPU0_C1_SHFT                          0x1
#define HWIO_APCS_APC00_APC_SYSRST_DIAG_STS_CPU0_C0_BMSK                          0x1
#define HWIO_APCS_APC00_APC_SYSRST_DIAG_STS_CPU0_C0_SHFT                          0x0

#define HWIO_APCS_APC00_APC_SYSRST_DIAG_STS_SPM_ADDR                       (APCS_APC00_APC_APC_STS_REG_BASE      + 0x000000c4)
#define HWIO_APCS_APC00_APC_SYSRST_DIAG_STS_SPM_RMSK                       0x1ff7fdff
#define HWIO_APCS_APC00_APC_SYSRST_DIAG_STS_SPM_IN          \
        in_dword_masked(HWIO_APCS_APC00_APC_SYSRST_DIAG_STS_SPM_ADDR, HWIO_APCS_APC00_APC_SYSRST_DIAG_STS_SPM_RMSK)
#define HWIO_APCS_APC00_APC_SYSRST_DIAG_STS_SPM_INM(m)      \
        in_dword_masked(HWIO_APCS_APC00_APC_SYSRST_DIAG_STS_SPM_ADDR, m)
#define HWIO_APCS_APC00_APC_SYSRST_DIAG_STS_SPM_L2_SPM_CMD_BMSK            0x1ff00000
#define HWIO_APCS_APC00_APC_SYSRST_DIAG_STS_SPM_L2_SPM_CMD_SHFT                  0x14
#define HWIO_APCS_APC00_APC_SYSRST_DIAG_STS_SPM_CPU1_SPM_CMD_BMSK             0x7fc00
#define HWIO_APCS_APC00_APC_SYSRST_DIAG_STS_SPM_CPU1_SPM_CMD_SHFT                 0xa
#define HWIO_APCS_APC00_APC_SYSRST_DIAG_STS_SPM_CPU0_SPM_CMD_BMSK               0x1ff
#define HWIO_APCS_APC00_APC_SYSRST_DIAG_STS_SPM_CPU0_SPM_CMD_SHFT                 0x0

/*----------------------------------------------------------------------------
 * MODULE: APCS_APC01_APC_APC_STS
 *--------------------------------------------------------------------------*/

#define APCS_APC01_APC_APC_STS_REG_BASE                                    (HMSS_PERIPH_BASE      + 0x002c4e00)

#define HWIO_APCS_APC01_APC_PGSCTL_STS_ADDR                                (APCS_APC01_APC_APC_STS_REG_BASE      + 0x00000000)
#define HWIO_APCS_APC01_APC_PGSCTL_STS_RMSK                                   0xf03ff
#define HWIO_APCS_APC01_APC_PGSCTL_STS_IN          \
        in_dword_masked(HWIO_APCS_APC01_APC_PGSCTL_STS_ADDR, HWIO_APCS_APC01_APC_PGSCTL_STS_RMSK)
#define HWIO_APCS_APC01_APC_PGSCTL_STS_INM(m)      \
        in_dword_masked(HWIO_APCS_APC01_APC_PGSCTL_STS_ADDR, m)
#define HWIO_APCS_APC01_APC_PGSCTL_STS_TIMER_BMSK                             0xf0000
#define HWIO_APCS_APC01_APC_PGSCTL_STS_TIMER_SHFT                                0x10
#define HWIO_APCS_APC01_APC_PGSCTL_STS_OUT_CPU_MODE_BIT1_BMSK                   0x200
#define HWIO_APCS_APC01_APC_PGSCTL_STS_OUT_CPU_MODE_BIT1_SHFT                     0x9
#define HWIO_APCS_APC01_APC_PGSCTL_STS_FSM_CUR_STATE_BIT2_BMSK                  0x100
#define HWIO_APCS_APC01_APC_PGSCTL_STS_FSM_CUR_STATE_BIT2_SHFT                    0x8
#define HWIO_APCS_APC01_APC_PGSCTL_STS_OUT_CPR_BYPASS_BMSK                       0x80
#define HWIO_APCS_APC01_APC_PGSCTL_STS_OUT_CPR_BYPASS_SHFT                        0x7
#define HWIO_APCS_APC01_APC_PGSCTL_STS_OUT_FREEZE_BMSK                           0x40
#define HWIO_APCS_APC01_APC_PGSCTL_STS_OUT_FREEZE_SHFT                            0x6
#define HWIO_APCS_APC01_APC_PGSCTL_STS_FSM_CUR_STATE_BMSK                        0x30
#define HWIO_APCS_APC01_APC_PGSCTL_STS_FSM_CUR_STATE_SHFT                         0x4
#define HWIO_APCS_APC01_APC_PGSCTL_STS_OUT_L2_MODE_BMSK                           0x8
#define HWIO_APCS_APC01_APC_PGSCTL_STS_OUT_L2_MODE_SHFT                           0x3
#define HWIO_APCS_APC01_APC_PGSCTL_STS_OUT_CPU_MODE_BMSK                          0x4
#define HWIO_APCS_APC01_APC_PGSCTL_STS_OUT_CPU_MODE_SHFT                          0x2
#define HWIO_APCS_APC01_APC_PGSCTL_STS_NEW_MODE_BMSK                              0x2
#define HWIO_APCS_APC01_APC_PGSCTL_STS_NEW_MODE_SHFT                              0x1
#define HWIO_APCS_APC01_APC_PGSCTL_STS_CSR_MODE_BMSK                              0x1
#define HWIO_APCS_APC01_APC_PGSCTL_STS_CSR_MODE_SHFT                              0x0

#define HWIO_APCS_APC01_APC_DOMAIN_STS_ADDR                                (APCS_APC01_APC_APC_STS_REG_BASE      + 0x00000080)
#define HWIO_APCS_APC01_APC_DOMAIN_STS_RMSK                                  0x333333
#define HWIO_APCS_APC01_APC_DOMAIN_STS_IN          \
        in_dword_masked(HWIO_APCS_APC01_APC_DOMAIN_STS_ADDR, HWIO_APCS_APC01_APC_DOMAIN_STS_RMSK)
#define HWIO_APCS_APC01_APC_DOMAIN_STS_INM(m)      \
        in_dword_masked(HWIO_APCS_APC01_APC_DOMAIN_STS_ADDR, m)
#define HWIO_APCS_APC01_APC_DOMAIN_STS_L2_MAS_BMSK                           0x300000
#define HWIO_APCS_APC01_APC_DOMAIN_STS_L2_MAS_SHFT                               0x14
#define HWIO_APCS_APC01_APC_DOMAIN_STS_L2_PGS_BMSK                            0x30000
#define HWIO_APCS_APC01_APC_DOMAIN_STS_L2_PGS_SHFT                               0x10
#define HWIO_APCS_APC01_APC_DOMAIN_STS_CPU1_MAS_BMSK                           0x3000
#define HWIO_APCS_APC01_APC_DOMAIN_STS_CPU1_MAS_SHFT                              0xc
#define HWIO_APCS_APC01_APC_DOMAIN_STS_CPU1_PGS_BMSK                            0x300
#define HWIO_APCS_APC01_APC_DOMAIN_STS_CPU1_PGS_SHFT                              0x8
#define HWIO_APCS_APC01_APC_DOMAIN_STS_CPU0_MAS_BMSK                             0x30
#define HWIO_APCS_APC01_APC_DOMAIN_STS_CPU0_MAS_SHFT                              0x4
#define HWIO_APCS_APC01_APC_DOMAIN_STS_CPU0_PGS_BMSK                              0x3
#define HWIO_APCS_APC01_APC_DOMAIN_STS_CPU0_PGS_SHFT                              0x0

#define HWIO_APCS_APC01_APC_SYSRST_DIAG_STS_ADDR                           (APCS_APC01_APC_APC_STS_REG_BASE      + 0x000000c0)
#define HWIO_APCS_APC01_APC_SYSRST_DIAG_STS_RMSK                             0x3f3f3f
#define HWIO_APCS_APC01_APC_SYSRST_DIAG_STS_IN          \
        in_dword_masked(HWIO_APCS_APC01_APC_SYSRST_DIAG_STS_ADDR, HWIO_APCS_APC01_APC_SYSRST_DIAG_STS_RMSK)
#define HWIO_APCS_APC01_APC_SYSRST_DIAG_STS_INM(m)      \
        in_dword_masked(HWIO_APCS_APC01_APC_SYSRST_DIAG_STS_ADDR, m)
#define HWIO_APCS_APC01_APC_SYSRST_DIAG_STS_L2_D5_BMSK                       0x200000
#define HWIO_APCS_APC01_APC_SYSRST_DIAG_STS_L2_D5_SHFT                           0x15
#define HWIO_APCS_APC01_APC_SYSRST_DIAG_STS_L2_D4_BMSK                       0x100000
#define HWIO_APCS_APC01_APC_SYSRST_DIAG_STS_L2_D4_SHFT                           0x14
#define HWIO_APCS_APC01_APC_SYSRST_DIAG_STS_L2_D3_BMSK                        0x80000
#define HWIO_APCS_APC01_APC_SYSRST_DIAG_STS_L2_D3_SHFT                           0x13
#define HWIO_APCS_APC01_APC_SYSRST_DIAG_STS_L2_D2_BMSK                        0x40000
#define HWIO_APCS_APC01_APC_SYSRST_DIAG_STS_L2_D2_SHFT                           0x12
#define HWIO_APCS_APC01_APC_SYSRST_DIAG_STS_L2_D1_BMSK                        0x20000
#define HWIO_APCS_APC01_APC_SYSRST_DIAG_STS_L2_D1_SHFT                           0x11
#define HWIO_APCS_APC01_APC_SYSRST_DIAG_STS_L2_D0_BMSK                        0x10000
#define HWIO_APCS_APC01_APC_SYSRST_DIAG_STS_L2_D0_SHFT                           0x10
#define HWIO_APCS_APC01_APC_SYSRST_DIAG_STS_CPU1_C5_BMSK                       0x2000
#define HWIO_APCS_APC01_APC_SYSRST_DIAG_STS_CPU1_C5_SHFT                          0xd
#define HWIO_APCS_APC01_APC_SYSRST_DIAG_STS_CPU1_C4_BMSK                       0x1000
#define HWIO_APCS_APC01_APC_SYSRST_DIAG_STS_CPU1_C4_SHFT                          0xc
#define HWIO_APCS_APC01_APC_SYSRST_DIAG_STS_CPU1_C3_BMSK                        0x800
#define HWIO_APCS_APC01_APC_SYSRST_DIAG_STS_CPU1_C3_SHFT                          0xb
#define HWIO_APCS_APC01_APC_SYSRST_DIAG_STS_CPU1_C2_BMSK                        0x400
#define HWIO_APCS_APC01_APC_SYSRST_DIAG_STS_CPU1_C2_SHFT                          0xa
#define HWIO_APCS_APC01_APC_SYSRST_DIAG_STS_CPU1_C1_BMSK                        0x200
#define HWIO_APCS_APC01_APC_SYSRST_DIAG_STS_CPU1_C1_SHFT                          0x9
#define HWIO_APCS_APC01_APC_SYSRST_DIAG_STS_CPU1_C0_BMSK                        0x100
#define HWIO_APCS_APC01_APC_SYSRST_DIAG_STS_CPU1_C0_SHFT                          0x8
#define HWIO_APCS_APC01_APC_SYSRST_DIAG_STS_CPU0_C5_BMSK                         0x20
#define HWIO_APCS_APC01_APC_SYSRST_DIAG_STS_CPU0_C5_SHFT                          0x5
#define HWIO_APCS_APC01_APC_SYSRST_DIAG_STS_CPU0_C4_BMSK                         0x10
#define HWIO_APCS_APC01_APC_SYSRST_DIAG_STS_CPU0_C4_SHFT                          0x4
#define HWIO_APCS_APC01_APC_SYSRST_DIAG_STS_CPU0_C3_BMSK                          0x8
#define HWIO_APCS_APC01_APC_SYSRST_DIAG_STS_CPU0_C3_SHFT                          0x3
#define HWIO_APCS_APC01_APC_SYSRST_DIAG_STS_CPU0_C2_BMSK                          0x4
#define HWIO_APCS_APC01_APC_SYSRST_DIAG_STS_CPU0_C2_SHFT                          0x2
#define HWIO_APCS_APC01_APC_SYSRST_DIAG_STS_CPU0_C1_BMSK                          0x2
#define HWIO_APCS_APC01_APC_SYSRST_DIAG_STS_CPU0_C1_SHFT                          0x1
#define HWIO_APCS_APC01_APC_SYSRST_DIAG_STS_CPU0_C0_BMSK                          0x1
#define HWIO_APCS_APC01_APC_SYSRST_DIAG_STS_CPU0_C0_SHFT                          0x0

#define HWIO_APCS_APC01_APC_SYSRST_DIAG_STS_SPM_ADDR                       (APCS_APC01_APC_APC_STS_REG_BASE      + 0x000000c4)
#define HWIO_APCS_APC01_APC_SYSRST_DIAG_STS_SPM_RMSK                       0x1ff7fdff
#define HWIO_APCS_APC01_APC_SYSRST_DIAG_STS_SPM_IN          \
        in_dword_masked(HWIO_APCS_APC01_APC_SYSRST_DIAG_STS_SPM_ADDR, HWIO_APCS_APC01_APC_SYSRST_DIAG_STS_SPM_RMSK)
#define HWIO_APCS_APC01_APC_SYSRST_DIAG_STS_SPM_INM(m)      \
        in_dword_masked(HWIO_APCS_APC01_APC_SYSRST_DIAG_STS_SPM_ADDR, m)
#define HWIO_APCS_APC01_APC_SYSRST_DIAG_STS_SPM_L2_SPM_CMD_BMSK            0x1ff00000
#define HWIO_APCS_APC01_APC_SYSRST_DIAG_STS_SPM_L2_SPM_CMD_SHFT                  0x14
#define HWIO_APCS_APC01_APC_SYSRST_DIAG_STS_SPM_CPU1_SPM_CMD_BMSK             0x7fc00
#define HWIO_APCS_APC01_APC_SYSRST_DIAG_STS_SPM_CPU1_SPM_CMD_SHFT                 0xa
#define HWIO_APCS_APC01_APC_SYSRST_DIAG_STS_SPM_CPU0_SPM_CMD_BMSK               0x1ff
#define HWIO_APCS_APC01_APC_SYSRST_DIAG_STS_SPM_CPU0_SPM_CMD_SHFT                 0x0

/*----------------------------------------------------------------------------
 * MODULE: APCS_APC02_APC_APC_STS
 *--------------------------------------------------------------------------*/

#define APCS_APC02_APC_APC_STS_REG_BASE                                    (HMSS_PERIPH_BASE      + 0x002c5600)

#define HWIO_APCS_APC02_APC_PGSCTL_STS_ADDR                                (APCS_APC02_APC_APC_STS_REG_BASE      + 0x00000000)
#define HWIO_APCS_APC02_APC_PGSCTL_STS_RMSK                                   0xf03ff
#define HWIO_APCS_APC02_APC_PGSCTL_STS_IN          \
        in_dword_masked(HWIO_APCS_APC02_APC_PGSCTL_STS_ADDR, HWIO_APCS_APC02_APC_PGSCTL_STS_RMSK)
#define HWIO_APCS_APC02_APC_PGSCTL_STS_INM(m)      \
        in_dword_masked(HWIO_APCS_APC02_APC_PGSCTL_STS_ADDR, m)
#define HWIO_APCS_APC02_APC_PGSCTL_STS_TIMER_BMSK                             0xf0000
#define HWIO_APCS_APC02_APC_PGSCTL_STS_TIMER_SHFT                                0x10
#define HWIO_APCS_APC02_APC_PGSCTL_STS_OUT_CPU_MODE_BIT1_BMSK                   0x200
#define HWIO_APCS_APC02_APC_PGSCTL_STS_OUT_CPU_MODE_BIT1_SHFT                     0x9
#define HWIO_APCS_APC02_APC_PGSCTL_STS_FSM_CUR_STATE_BIT2_BMSK                  0x100
#define HWIO_APCS_APC02_APC_PGSCTL_STS_FSM_CUR_STATE_BIT2_SHFT                    0x8
#define HWIO_APCS_APC02_APC_PGSCTL_STS_OUT_CPR_BYPASS_BMSK                       0x80
#define HWIO_APCS_APC02_APC_PGSCTL_STS_OUT_CPR_BYPASS_SHFT                        0x7
#define HWIO_APCS_APC02_APC_PGSCTL_STS_OUT_FREEZE_BMSK                           0x40
#define HWIO_APCS_APC02_APC_PGSCTL_STS_OUT_FREEZE_SHFT                            0x6
#define HWIO_APCS_APC02_APC_PGSCTL_STS_FSM_CUR_STATE_BMSK                        0x30
#define HWIO_APCS_APC02_APC_PGSCTL_STS_FSM_CUR_STATE_SHFT                         0x4
#define HWIO_APCS_APC02_APC_PGSCTL_STS_OUT_L2_MODE_BMSK                           0x8
#define HWIO_APCS_APC02_APC_PGSCTL_STS_OUT_L2_MODE_SHFT                           0x3
#define HWIO_APCS_APC02_APC_PGSCTL_STS_OUT_CPU_MODE_BMSK                          0x4
#define HWIO_APCS_APC02_APC_PGSCTL_STS_OUT_CPU_MODE_SHFT                          0x2
#define HWIO_APCS_APC02_APC_PGSCTL_STS_NEW_MODE_BMSK                              0x2
#define HWIO_APCS_APC02_APC_PGSCTL_STS_NEW_MODE_SHFT                              0x1
#define HWIO_APCS_APC02_APC_PGSCTL_STS_CSR_MODE_BMSK                              0x1
#define HWIO_APCS_APC02_APC_PGSCTL_STS_CSR_MODE_SHFT                              0x0

#define HWIO_APCS_APC02_APC_DOMAIN_STS_ADDR                                (APCS_APC02_APC_APC_STS_REG_BASE      + 0x00000080)
#define HWIO_APCS_APC02_APC_DOMAIN_STS_RMSK                                  0x333333
#define HWIO_APCS_APC02_APC_DOMAIN_STS_IN          \
        in_dword_masked(HWIO_APCS_APC02_APC_DOMAIN_STS_ADDR, HWIO_APCS_APC02_APC_DOMAIN_STS_RMSK)
#define HWIO_APCS_APC02_APC_DOMAIN_STS_INM(m)      \
        in_dword_masked(HWIO_APCS_APC02_APC_DOMAIN_STS_ADDR, m)
#define HWIO_APCS_APC02_APC_DOMAIN_STS_L2_MAS_BMSK                           0x300000
#define HWIO_APCS_APC02_APC_DOMAIN_STS_L2_MAS_SHFT                               0x14
#define HWIO_APCS_APC02_APC_DOMAIN_STS_L2_PGS_BMSK                            0x30000
#define HWIO_APCS_APC02_APC_DOMAIN_STS_L2_PGS_SHFT                               0x10
#define HWIO_APCS_APC02_APC_DOMAIN_STS_CPU1_MAS_BMSK                           0x3000
#define HWIO_APCS_APC02_APC_DOMAIN_STS_CPU1_MAS_SHFT                              0xc
#define HWIO_APCS_APC02_APC_DOMAIN_STS_CPU1_PGS_BMSK                            0x300
#define HWIO_APCS_APC02_APC_DOMAIN_STS_CPU1_PGS_SHFT                              0x8
#define HWIO_APCS_APC02_APC_DOMAIN_STS_CPU0_MAS_BMSK                             0x30
#define HWIO_APCS_APC02_APC_DOMAIN_STS_CPU0_MAS_SHFT                              0x4
#define HWIO_APCS_APC02_APC_DOMAIN_STS_CPU0_PGS_BMSK                              0x3
#define HWIO_APCS_APC02_APC_DOMAIN_STS_CPU0_PGS_SHFT                              0x0

#define HWIO_APCS_APC02_APC_SYSRST_DIAG_STS_ADDR                           (APCS_APC02_APC_APC_STS_REG_BASE      + 0x000000c0)
#define HWIO_APCS_APC02_APC_SYSRST_DIAG_STS_RMSK                             0x3f3f3f
#define HWIO_APCS_APC02_APC_SYSRST_DIAG_STS_IN          \
        in_dword_masked(HWIO_APCS_APC02_APC_SYSRST_DIAG_STS_ADDR, HWIO_APCS_APC02_APC_SYSRST_DIAG_STS_RMSK)
#define HWIO_APCS_APC02_APC_SYSRST_DIAG_STS_INM(m)      \
        in_dword_masked(HWIO_APCS_APC02_APC_SYSRST_DIAG_STS_ADDR, m)
#define HWIO_APCS_APC02_APC_SYSRST_DIAG_STS_L2_D5_BMSK                       0x200000
#define HWIO_APCS_APC02_APC_SYSRST_DIAG_STS_L2_D5_SHFT                           0x15
#define HWIO_APCS_APC02_APC_SYSRST_DIAG_STS_L2_D4_BMSK                       0x100000
#define HWIO_APCS_APC02_APC_SYSRST_DIAG_STS_L2_D4_SHFT                           0x14
#define HWIO_APCS_APC02_APC_SYSRST_DIAG_STS_L2_D3_BMSK                        0x80000
#define HWIO_APCS_APC02_APC_SYSRST_DIAG_STS_L2_D3_SHFT                           0x13
#define HWIO_APCS_APC02_APC_SYSRST_DIAG_STS_L2_D2_BMSK                        0x40000
#define HWIO_APCS_APC02_APC_SYSRST_DIAG_STS_L2_D2_SHFT                           0x12
#define HWIO_APCS_APC02_APC_SYSRST_DIAG_STS_L2_D1_BMSK                        0x20000
#define HWIO_APCS_APC02_APC_SYSRST_DIAG_STS_L2_D1_SHFT                           0x11
#define HWIO_APCS_APC02_APC_SYSRST_DIAG_STS_L2_D0_BMSK                        0x10000
#define HWIO_APCS_APC02_APC_SYSRST_DIAG_STS_L2_D0_SHFT                           0x10
#define HWIO_APCS_APC02_APC_SYSRST_DIAG_STS_CPU1_C5_BMSK                       0x2000
#define HWIO_APCS_APC02_APC_SYSRST_DIAG_STS_CPU1_C5_SHFT                          0xd
#define HWIO_APCS_APC02_APC_SYSRST_DIAG_STS_CPU1_C4_BMSK                       0x1000
#define HWIO_APCS_APC02_APC_SYSRST_DIAG_STS_CPU1_C4_SHFT                          0xc
#define HWIO_APCS_APC02_APC_SYSRST_DIAG_STS_CPU1_C3_BMSK                        0x800
#define HWIO_APCS_APC02_APC_SYSRST_DIAG_STS_CPU1_C3_SHFT                          0xb
#define HWIO_APCS_APC02_APC_SYSRST_DIAG_STS_CPU1_C2_BMSK                        0x400
#define HWIO_APCS_APC02_APC_SYSRST_DIAG_STS_CPU1_C2_SHFT                          0xa
#define HWIO_APCS_APC02_APC_SYSRST_DIAG_STS_CPU1_C1_BMSK                        0x200
#define HWIO_APCS_APC02_APC_SYSRST_DIAG_STS_CPU1_C1_SHFT                          0x9
#define HWIO_APCS_APC02_APC_SYSRST_DIAG_STS_CPU1_C0_BMSK                        0x100
#define HWIO_APCS_APC02_APC_SYSRST_DIAG_STS_CPU1_C0_SHFT                          0x8
#define HWIO_APCS_APC02_APC_SYSRST_DIAG_STS_CPU0_C5_BMSK                         0x20
#define HWIO_APCS_APC02_APC_SYSRST_DIAG_STS_CPU0_C5_SHFT                          0x5
#define HWIO_APCS_APC02_APC_SYSRST_DIAG_STS_CPU0_C4_BMSK                         0x10
#define HWIO_APCS_APC02_APC_SYSRST_DIAG_STS_CPU0_C4_SHFT                          0x4
#define HWIO_APCS_APC02_APC_SYSRST_DIAG_STS_CPU0_C3_BMSK                          0x8
#define HWIO_APCS_APC02_APC_SYSRST_DIAG_STS_CPU0_C3_SHFT                          0x3
#define HWIO_APCS_APC02_APC_SYSRST_DIAG_STS_CPU0_C2_BMSK                          0x4
#define HWIO_APCS_APC02_APC_SYSRST_DIAG_STS_CPU0_C2_SHFT                          0x2
#define HWIO_APCS_APC02_APC_SYSRST_DIAG_STS_CPU0_C1_BMSK                          0x2
#define HWIO_APCS_APC02_APC_SYSRST_DIAG_STS_CPU0_C1_SHFT                          0x1
#define HWIO_APCS_APC02_APC_SYSRST_DIAG_STS_CPU0_C0_BMSK                          0x1
#define HWIO_APCS_APC02_APC_SYSRST_DIAG_STS_CPU0_C0_SHFT                          0x0

#define HWIO_APCS_APC02_APC_SYSRST_DIAG_STS_SPM_ADDR                       (APCS_APC02_APC_APC_STS_REG_BASE      + 0x000000c4)
#define HWIO_APCS_APC02_APC_SYSRST_DIAG_STS_SPM_RMSK                       0x1ff7fdff
#define HWIO_APCS_APC02_APC_SYSRST_DIAG_STS_SPM_IN          \
        in_dword_masked(HWIO_APCS_APC02_APC_SYSRST_DIAG_STS_SPM_ADDR, HWIO_APCS_APC02_APC_SYSRST_DIAG_STS_SPM_RMSK)
#define HWIO_APCS_APC02_APC_SYSRST_DIAG_STS_SPM_INM(m)      \
        in_dword_masked(HWIO_APCS_APC02_APC_SYSRST_DIAG_STS_SPM_ADDR, m)
#define HWIO_APCS_APC02_APC_SYSRST_DIAG_STS_SPM_L2_SPM_CMD_BMSK            0x1ff00000
#define HWIO_APCS_APC02_APC_SYSRST_DIAG_STS_SPM_L2_SPM_CMD_SHFT                  0x14
#define HWIO_APCS_APC02_APC_SYSRST_DIAG_STS_SPM_CPU1_SPM_CMD_BMSK             0x7fc00
#define HWIO_APCS_APC02_APC_SYSRST_DIAG_STS_SPM_CPU1_SPM_CMD_SHFT                 0xa
#define HWIO_APCS_APC02_APC_SYSRST_DIAG_STS_SPM_CPU0_SPM_CMD_BMSK               0x1ff
#define HWIO_APCS_APC02_APC_SYSRST_DIAG_STS_SPM_CPU0_SPM_CMD_SHFT                 0x0

/*----------------------------------------------------------------------------
 * MODULE: APCS_APC03_APC_APC_STS
 *--------------------------------------------------------------------------*/

#define APCS_APC03_APC_APC_STS_REG_BASE                                    (HMSS_PERIPH_BASE      + 0x002cc600)

#define HWIO_APCS_APC03_APC_PGSCTL_STS_ADDR                                (APCS_APC03_APC_APC_STS_REG_BASE      + 0x00000000)
#define HWIO_APCS_APC03_APC_PGSCTL_STS_RMSK                                   0xf03ff
#define HWIO_APCS_APC03_APC_PGSCTL_STS_IN          \
        in_dword_masked(HWIO_APCS_APC03_APC_PGSCTL_STS_ADDR, HWIO_APCS_APC03_APC_PGSCTL_STS_RMSK)
#define HWIO_APCS_APC03_APC_PGSCTL_STS_INM(m)      \
        in_dword_masked(HWIO_APCS_APC03_APC_PGSCTL_STS_ADDR, m)
#define HWIO_APCS_APC03_APC_PGSCTL_STS_TIMER_BMSK                             0xf0000
#define HWIO_APCS_APC03_APC_PGSCTL_STS_TIMER_SHFT                                0x10
#define HWIO_APCS_APC03_APC_PGSCTL_STS_OUT_CPU_MODE_BIT1_BMSK                   0x200
#define HWIO_APCS_APC03_APC_PGSCTL_STS_OUT_CPU_MODE_BIT1_SHFT                     0x9
#define HWIO_APCS_APC03_APC_PGSCTL_STS_FSM_CUR_STATE_BIT2_BMSK                  0x100
#define HWIO_APCS_APC03_APC_PGSCTL_STS_FSM_CUR_STATE_BIT2_SHFT                    0x8
#define HWIO_APCS_APC03_APC_PGSCTL_STS_OUT_CPR_BYPASS_BMSK                       0x80
#define HWIO_APCS_APC03_APC_PGSCTL_STS_OUT_CPR_BYPASS_SHFT                        0x7
#define HWIO_APCS_APC03_APC_PGSCTL_STS_OUT_FREEZE_BMSK                           0x40
#define HWIO_APCS_APC03_APC_PGSCTL_STS_OUT_FREEZE_SHFT                            0x6
#define HWIO_APCS_APC03_APC_PGSCTL_STS_FSM_CUR_STATE_BMSK                        0x30
#define HWIO_APCS_APC03_APC_PGSCTL_STS_FSM_CUR_STATE_SHFT                         0x4
#define HWIO_APCS_APC03_APC_PGSCTL_STS_OUT_L2_MODE_BMSK                           0x8
#define HWIO_APCS_APC03_APC_PGSCTL_STS_OUT_L2_MODE_SHFT                           0x3
#define HWIO_APCS_APC03_APC_PGSCTL_STS_OUT_CPU_MODE_BMSK                          0x4
#define HWIO_APCS_APC03_APC_PGSCTL_STS_OUT_CPU_MODE_SHFT                          0x2
#define HWIO_APCS_APC03_APC_PGSCTL_STS_NEW_MODE_BMSK                              0x2
#define HWIO_APCS_APC03_APC_PGSCTL_STS_NEW_MODE_SHFT                              0x1
#define HWIO_APCS_APC03_APC_PGSCTL_STS_CSR_MODE_BMSK                              0x1
#define HWIO_APCS_APC03_APC_PGSCTL_STS_CSR_MODE_SHFT                              0x0

#define HWIO_APCS_APC03_APC_DOMAIN_STS_ADDR                                (APCS_APC03_APC_APC_STS_REG_BASE      + 0x00000080)
#define HWIO_APCS_APC03_APC_DOMAIN_STS_RMSK                                  0x333333
#define HWIO_APCS_APC03_APC_DOMAIN_STS_IN          \
        in_dword_masked(HWIO_APCS_APC03_APC_DOMAIN_STS_ADDR, HWIO_APCS_APC03_APC_DOMAIN_STS_RMSK)
#define HWIO_APCS_APC03_APC_DOMAIN_STS_INM(m)      \
        in_dword_masked(HWIO_APCS_APC03_APC_DOMAIN_STS_ADDR, m)
#define HWIO_APCS_APC03_APC_DOMAIN_STS_L2_MAS_BMSK                           0x300000
#define HWIO_APCS_APC03_APC_DOMAIN_STS_L2_MAS_SHFT                               0x14
#define HWIO_APCS_APC03_APC_DOMAIN_STS_L2_PGS_BMSK                            0x30000
#define HWIO_APCS_APC03_APC_DOMAIN_STS_L2_PGS_SHFT                               0x10
#define HWIO_APCS_APC03_APC_DOMAIN_STS_CPU1_MAS_BMSK                           0x3000
#define HWIO_APCS_APC03_APC_DOMAIN_STS_CPU1_MAS_SHFT                              0xc
#define HWIO_APCS_APC03_APC_DOMAIN_STS_CPU1_PGS_BMSK                            0x300
#define HWIO_APCS_APC03_APC_DOMAIN_STS_CPU1_PGS_SHFT                              0x8
#define HWIO_APCS_APC03_APC_DOMAIN_STS_CPU0_MAS_BMSK                             0x30
#define HWIO_APCS_APC03_APC_DOMAIN_STS_CPU0_MAS_SHFT                              0x4
#define HWIO_APCS_APC03_APC_DOMAIN_STS_CPU0_PGS_BMSK                              0x3
#define HWIO_APCS_APC03_APC_DOMAIN_STS_CPU0_PGS_SHFT                              0x0

#define HWIO_APCS_APC03_APC_SYSRST_DIAG_STS_ADDR                           (APCS_APC03_APC_APC_STS_REG_BASE      + 0x000000c0)
#define HWIO_APCS_APC03_APC_SYSRST_DIAG_STS_RMSK                             0x3f3f3f
#define HWIO_APCS_APC03_APC_SYSRST_DIAG_STS_IN          \
        in_dword_masked(HWIO_APCS_APC03_APC_SYSRST_DIAG_STS_ADDR, HWIO_APCS_APC03_APC_SYSRST_DIAG_STS_RMSK)
#define HWIO_APCS_APC03_APC_SYSRST_DIAG_STS_INM(m)      \
        in_dword_masked(HWIO_APCS_APC03_APC_SYSRST_DIAG_STS_ADDR, m)
#define HWIO_APCS_APC03_APC_SYSRST_DIAG_STS_L2_D5_BMSK                       0x200000
#define HWIO_APCS_APC03_APC_SYSRST_DIAG_STS_L2_D5_SHFT                           0x15
#define HWIO_APCS_APC03_APC_SYSRST_DIAG_STS_L2_D4_BMSK                       0x100000
#define HWIO_APCS_APC03_APC_SYSRST_DIAG_STS_L2_D4_SHFT                           0x14
#define HWIO_APCS_APC03_APC_SYSRST_DIAG_STS_L2_D3_BMSK                        0x80000
#define HWIO_APCS_APC03_APC_SYSRST_DIAG_STS_L2_D3_SHFT                           0x13
#define HWIO_APCS_APC03_APC_SYSRST_DIAG_STS_L2_D2_BMSK                        0x40000
#define HWIO_APCS_APC03_APC_SYSRST_DIAG_STS_L2_D2_SHFT                           0x12
#define HWIO_APCS_APC03_APC_SYSRST_DIAG_STS_L2_D1_BMSK                        0x20000
#define HWIO_APCS_APC03_APC_SYSRST_DIAG_STS_L2_D1_SHFT                           0x11
#define HWIO_APCS_APC03_APC_SYSRST_DIAG_STS_L2_D0_BMSK                        0x10000
#define HWIO_APCS_APC03_APC_SYSRST_DIAG_STS_L2_D0_SHFT                           0x10
#define HWIO_APCS_APC03_APC_SYSRST_DIAG_STS_CPU1_C5_BMSK                       0x2000
#define HWIO_APCS_APC03_APC_SYSRST_DIAG_STS_CPU1_C5_SHFT                          0xd
#define HWIO_APCS_APC03_APC_SYSRST_DIAG_STS_CPU1_C4_BMSK                       0x1000
#define HWIO_APCS_APC03_APC_SYSRST_DIAG_STS_CPU1_C4_SHFT                          0xc
#define HWIO_APCS_APC03_APC_SYSRST_DIAG_STS_CPU1_C3_BMSK                        0x800
#define HWIO_APCS_APC03_APC_SYSRST_DIAG_STS_CPU1_C3_SHFT                          0xb
#define HWIO_APCS_APC03_APC_SYSRST_DIAG_STS_CPU1_C2_BMSK                        0x400
#define HWIO_APCS_APC03_APC_SYSRST_DIAG_STS_CPU1_C2_SHFT                          0xa
#define HWIO_APCS_APC03_APC_SYSRST_DIAG_STS_CPU1_C1_BMSK                        0x200
#define HWIO_APCS_APC03_APC_SYSRST_DIAG_STS_CPU1_C1_SHFT                          0x9
#define HWIO_APCS_APC03_APC_SYSRST_DIAG_STS_CPU1_C0_BMSK                        0x100
#define HWIO_APCS_APC03_APC_SYSRST_DIAG_STS_CPU1_C0_SHFT                          0x8
#define HWIO_APCS_APC03_APC_SYSRST_DIAG_STS_CPU0_C5_BMSK                         0x20
#define HWIO_APCS_APC03_APC_SYSRST_DIAG_STS_CPU0_C5_SHFT                          0x5
#define HWIO_APCS_APC03_APC_SYSRST_DIAG_STS_CPU0_C4_BMSK                         0x10
#define HWIO_APCS_APC03_APC_SYSRST_DIAG_STS_CPU0_C4_SHFT                          0x4
#define HWIO_APCS_APC03_APC_SYSRST_DIAG_STS_CPU0_C3_BMSK                          0x8
#define HWIO_APCS_APC03_APC_SYSRST_DIAG_STS_CPU0_C3_SHFT                          0x3
#define HWIO_APCS_APC03_APC_SYSRST_DIAG_STS_CPU0_C2_BMSK                          0x4
#define HWIO_APCS_APC03_APC_SYSRST_DIAG_STS_CPU0_C2_SHFT                          0x2
#define HWIO_APCS_APC03_APC_SYSRST_DIAG_STS_CPU0_C1_BMSK                          0x2
#define HWIO_APCS_APC03_APC_SYSRST_DIAG_STS_CPU0_C1_SHFT                          0x1
#define HWIO_APCS_APC03_APC_SYSRST_DIAG_STS_CPU0_C0_BMSK                          0x1
#define HWIO_APCS_APC03_APC_SYSRST_DIAG_STS_CPU0_C0_SHFT                          0x0

#define HWIO_APCS_APC03_APC_SYSRST_DIAG_STS_SPM_ADDR                       (APCS_APC03_APC_APC_STS_REG_BASE      + 0x000000c4)
#define HWIO_APCS_APC03_APC_SYSRST_DIAG_STS_SPM_RMSK                       0x1ff7fdff
#define HWIO_APCS_APC03_APC_SYSRST_DIAG_STS_SPM_IN          \
        in_dword_masked(HWIO_APCS_APC03_APC_SYSRST_DIAG_STS_SPM_ADDR, HWIO_APCS_APC03_APC_SYSRST_DIAG_STS_SPM_RMSK)
#define HWIO_APCS_APC03_APC_SYSRST_DIAG_STS_SPM_INM(m)      \
        in_dword_masked(HWIO_APCS_APC03_APC_SYSRST_DIAG_STS_SPM_ADDR, m)
#define HWIO_APCS_APC03_APC_SYSRST_DIAG_STS_SPM_L2_SPM_CMD_BMSK            0x1ff00000
#define HWIO_APCS_APC03_APC_SYSRST_DIAG_STS_SPM_L2_SPM_CMD_SHFT                  0x14
#define HWIO_APCS_APC03_APC_SYSRST_DIAG_STS_SPM_CPU1_SPM_CMD_BMSK             0x7fc00
#define HWIO_APCS_APC03_APC_SYSRST_DIAG_STS_SPM_CPU1_SPM_CMD_SHFT                 0xa
#define HWIO_APCS_APC03_APC_SYSRST_DIAG_STS_SPM_CPU0_SPM_CMD_BMSK               0x1ff
#define HWIO_APCS_APC03_APC_SYSRST_DIAG_STS_SPM_CPU0_SPM_CMD_SHFT                 0x0

/*----------------------------------------------------------------------------
 * MODULE: APCS_APC04_APC_APC_STS
 *--------------------------------------------------------------------------*/

#define APCS_APC04_APC_APC_STS_REG_BASE                                    (HMSS_PERIPH_BASE      + 0x002cce00)

#define HWIO_APCS_APC04_APC_PGSCTL_STS_ADDR                                (APCS_APC04_APC_APC_STS_REG_BASE      + 0x00000000)
#define HWIO_APCS_APC04_APC_PGSCTL_STS_RMSK                                   0xf03ff
#define HWIO_APCS_APC04_APC_PGSCTL_STS_IN          \
        in_dword_masked(HWIO_APCS_APC04_APC_PGSCTL_STS_ADDR, HWIO_APCS_APC04_APC_PGSCTL_STS_RMSK)
#define HWIO_APCS_APC04_APC_PGSCTL_STS_INM(m)      \
        in_dword_masked(HWIO_APCS_APC04_APC_PGSCTL_STS_ADDR, m)
#define HWIO_APCS_APC04_APC_PGSCTL_STS_TIMER_BMSK                             0xf0000
#define HWIO_APCS_APC04_APC_PGSCTL_STS_TIMER_SHFT                                0x10
#define HWIO_APCS_APC04_APC_PGSCTL_STS_OUT_CPU_MODE_BIT1_BMSK                   0x200
#define HWIO_APCS_APC04_APC_PGSCTL_STS_OUT_CPU_MODE_BIT1_SHFT                     0x9
#define HWIO_APCS_APC04_APC_PGSCTL_STS_FSM_CUR_STATE_BIT2_BMSK                  0x100
#define HWIO_APCS_APC04_APC_PGSCTL_STS_FSM_CUR_STATE_BIT2_SHFT                    0x8
#define HWIO_APCS_APC04_APC_PGSCTL_STS_OUT_CPR_BYPASS_BMSK                       0x80
#define HWIO_APCS_APC04_APC_PGSCTL_STS_OUT_CPR_BYPASS_SHFT                        0x7
#define HWIO_APCS_APC04_APC_PGSCTL_STS_OUT_FREEZE_BMSK                           0x40
#define HWIO_APCS_APC04_APC_PGSCTL_STS_OUT_FREEZE_SHFT                            0x6
#define HWIO_APCS_APC04_APC_PGSCTL_STS_FSM_CUR_STATE_BMSK                        0x30
#define HWIO_APCS_APC04_APC_PGSCTL_STS_FSM_CUR_STATE_SHFT                         0x4
#define HWIO_APCS_APC04_APC_PGSCTL_STS_OUT_L2_MODE_BMSK                           0x8
#define HWIO_APCS_APC04_APC_PGSCTL_STS_OUT_L2_MODE_SHFT                           0x3
#define HWIO_APCS_APC04_APC_PGSCTL_STS_OUT_CPU_MODE_BMSK                          0x4
#define HWIO_APCS_APC04_APC_PGSCTL_STS_OUT_CPU_MODE_SHFT                          0x2
#define HWIO_APCS_APC04_APC_PGSCTL_STS_NEW_MODE_BMSK                              0x2
#define HWIO_APCS_APC04_APC_PGSCTL_STS_NEW_MODE_SHFT                              0x1
#define HWIO_APCS_APC04_APC_PGSCTL_STS_CSR_MODE_BMSK                              0x1
#define HWIO_APCS_APC04_APC_PGSCTL_STS_CSR_MODE_SHFT                              0x0

#define HWIO_APCS_APC04_APC_DOMAIN_STS_ADDR                                (APCS_APC04_APC_APC_STS_REG_BASE      + 0x00000080)
#define HWIO_APCS_APC04_APC_DOMAIN_STS_RMSK                                  0x333333
#define HWIO_APCS_APC04_APC_DOMAIN_STS_IN          \
        in_dword_masked(HWIO_APCS_APC04_APC_DOMAIN_STS_ADDR, HWIO_APCS_APC04_APC_DOMAIN_STS_RMSK)
#define HWIO_APCS_APC04_APC_DOMAIN_STS_INM(m)      \
        in_dword_masked(HWIO_APCS_APC04_APC_DOMAIN_STS_ADDR, m)
#define HWIO_APCS_APC04_APC_DOMAIN_STS_L2_MAS_BMSK                           0x300000
#define HWIO_APCS_APC04_APC_DOMAIN_STS_L2_MAS_SHFT                               0x14
#define HWIO_APCS_APC04_APC_DOMAIN_STS_L2_PGS_BMSK                            0x30000
#define HWIO_APCS_APC04_APC_DOMAIN_STS_L2_PGS_SHFT                               0x10
#define HWIO_APCS_APC04_APC_DOMAIN_STS_CPU1_MAS_BMSK                           0x3000
#define HWIO_APCS_APC04_APC_DOMAIN_STS_CPU1_MAS_SHFT                              0xc
#define HWIO_APCS_APC04_APC_DOMAIN_STS_CPU1_PGS_BMSK                            0x300
#define HWIO_APCS_APC04_APC_DOMAIN_STS_CPU1_PGS_SHFT                              0x8
#define HWIO_APCS_APC04_APC_DOMAIN_STS_CPU0_MAS_BMSK                             0x30
#define HWIO_APCS_APC04_APC_DOMAIN_STS_CPU0_MAS_SHFT                              0x4
#define HWIO_APCS_APC04_APC_DOMAIN_STS_CPU0_PGS_BMSK                              0x3
#define HWIO_APCS_APC04_APC_DOMAIN_STS_CPU0_PGS_SHFT                              0x0

#define HWIO_APCS_APC04_APC_SYSRST_DIAG_STS_ADDR                           (APCS_APC04_APC_APC_STS_REG_BASE      + 0x000000c0)
#define HWIO_APCS_APC04_APC_SYSRST_DIAG_STS_RMSK                             0x3f3f3f
#define HWIO_APCS_APC04_APC_SYSRST_DIAG_STS_IN          \
        in_dword_masked(HWIO_APCS_APC04_APC_SYSRST_DIAG_STS_ADDR, HWIO_APCS_APC04_APC_SYSRST_DIAG_STS_RMSK)
#define HWIO_APCS_APC04_APC_SYSRST_DIAG_STS_INM(m)      \
        in_dword_masked(HWIO_APCS_APC04_APC_SYSRST_DIAG_STS_ADDR, m)
#define HWIO_APCS_APC04_APC_SYSRST_DIAG_STS_L2_D5_BMSK                       0x200000
#define HWIO_APCS_APC04_APC_SYSRST_DIAG_STS_L2_D5_SHFT                           0x15
#define HWIO_APCS_APC04_APC_SYSRST_DIAG_STS_L2_D4_BMSK                       0x100000
#define HWIO_APCS_APC04_APC_SYSRST_DIAG_STS_L2_D4_SHFT                           0x14
#define HWIO_APCS_APC04_APC_SYSRST_DIAG_STS_L2_D3_BMSK                        0x80000
#define HWIO_APCS_APC04_APC_SYSRST_DIAG_STS_L2_D3_SHFT                           0x13
#define HWIO_APCS_APC04_APC_SYSRST_DIAG_STS_L2_D2_BMSK                        0x40000
#define HWIO_APCS_APC04_APC_SYSRST_DIAG_STS_L2_D2_SHFT                           0x12
#define HWIO_APCS_APC04_APC_SYSRST_DIAG_STS_L2_D1_BMSK                        0x20000
#define HWIO_APCS_APC04_APC_SYSRST_DIAG_STS_L2_D1_SHFT                           0x11
#define HWIO_APCS_APC04_APC_SYSRST_DIAG_STS_L2_D0_BMSK                        0x10000
#define HWIO_APCS_APC04_APC_SYSRST_DIAG_STS_L2_D0_SHFT                           0x10
#define HWIO_APCS_APC04_APC_SYSRST_DIAG_STS_CPU1_C5_BMSK                       0x2000
#define HWIO_APCS_APC04_APC_SYSRST_DIAG_STS_CPU1_C5_SHFT                          0xd
#define HWIO_APCS_APC04_APC_SYSRST_DIAG_STS_CPU1_C4_BMSK                       0x1000
#define HWIO_APCS_APC04_APC_SYSRST_DIAG_STS_CPU1_C4_SHFT                          0xc
#define HWIO_APCS_APC04_APC_SYSRST_DIAG_STS_CPU1_C3_BMSK                        0x800
#define HWIO_APCS_APC04_APC_SYSRST_DIAG_STS_CPU1_C3_SHFT                          0xb
#define HWIO_APCS_APC04_APC_SYSRST_DIAG_STS_CPU1_C2_BMSK                        0x400
#define HWIO_APCS_APC04_APC_SYSRST_DIAG_STS_CPU1_C2_SHFT                          0xa
#define HWIO_APCS_APC04_APC_SYSRST_DIAG_STS_CPU1_C1_BMSK                        0x200
#define HWIO_APCS_APC04_APC_SYSRST_DIAG_STS_CPU1_C1_SHFT                          0x9
#define HWIO_APCS_APC04_APC_SYSRST_DIAG_STS_CPU1_C0_BMSK                        0x100
#define HWIO_APCS_APC04_APC_SYSRST_DIAG_STS_CPU1_C0_SHFT                          0x8
#define HWIO_APCS_APC04_APC_SYSRST_DIAG_STS_CPU0_C5_BMSK                         0x20
#define HWIO_APCS_APC04_APC_SYSRST_DIAG_STS_CPU0_C5_SHFT                          0x5
#define HWIO_APCS_APC04_APC_SYSRST_DIAG_STS_CPU0_C4_BMSK                         0x10
#define HWIO_APCS_APC04_APC_SYSRST_DIAG_STS_CPU0_C4_SHFT                          0x4
#define HWIO_APCS_APC04_APC_SYSRST_DIAG_STS_CPU0_C3_BMSK                          0x8
#define HWIO_APCS_APC04_APC_SYSRST_DIAG_STS_CPU0_C3_SHFT                          0x3
#define HWIO_APCS_APC04_APC_SYSRST_DIAG_STS_CPU0_C2_BMSK                          0x4
#define HWIO_APCS_APC04_APC_SYSRST_DIAG_STS_CPU0_C2_SHFT                          0x2
#define HWIO_APCS_APC04_APC_SYSRST_DIAG_STS_CPU0_C1_BMSK                          0x2
#define HWIO_APCS_APC04_APC_SYSRST_DIAG_STS_CPU0_C1_SHFT                          0x1
#define HWIO_APCS_APC04_APC_SYSRST_DIAG_STS_CPU0_C0_BMSK                          0x1
#define HWIO_APCS_APC04_APC_SYSRST_DIAG_STS_CPU0_C0_SHFT                          0x0

#define HWIO_APCS_APC04_APC_SYSRST_DIAG_STS_SPM_ADDR                       (APCS_APC04_APC_APC_STS_REG_BASE      + 0x000000c4)
#define HWIO_APCS_APC04_APC_SYSRST_DIAG_STS_SPM_RMSK                       0x1ff7fdff
#define HWIO_APCS_APC04_APC_SYSRST_DIAG_STS_SPM_IN          \
        in_dword_masked(HWIO_APCS_APC04_APC_SYSRST_DIAG_STS_SPM_ADDR, HWIO_APCS_APC04_APC_SYSRST_DIAG_STS_SPM_RMSK)
#define HWIO_APCS_APC04_APC_SYSRST_DIAG_STS_SPM_INM(m)      \
        in_dword_masked(HWIO_APCS_APC04_APC_SYSRST_DIAG_STS_SPM_ADDR, m)
#define HWIO_APCS_APC04_APC_SYSRST_DIAG_STS_SPM_L2_SPM_CMD_BMSK            0x1ff00000
#define HWIO_APCS_APC04_APC_SYSRST_DIAG_STS_SPM_L2_SPM_CMD_SHFT                  0x14
#define HWIO_APCS_APC04_APC_SYSRST_DIAG_STS_SPM_CPU1_SPM_CMD_BMSK             0x7fc00
#define HWIO_APCS_APC04_APC_SYSRST_DIAG_STS_SPM_CPU1_SPM_CMD_SHFT                 0xa
#define HWIO_APCS_APC04_APC_SYSRST_DIAG_STS_SPM_CPU0_SPM_CMD_BMSK               0x1ff
#define HWIO_APCS_APC04_APC_SYSRST_DIAG_STS_SPM_CPU0_SPM_CMD_SHFT                 0x0

/*----------------------------------------------------------------------------
 * MODULE: APCS_APC05_APC_APC_STS
 *--------------------------------------------------------------------------*/

#define APCS_APC05_APC_APC_STS_REG_BASE                                    (HMSS_PERIPH_BASE      + 0x002cd600)

#define HWIO_APCS_APC05_APC_PGSCTL_STS_ADDR                                (APCS_APC05_APC_APC_STS_REG_BASE      + 0x00000000)
#define HWIO_APCS_APC05_APC_PGSCTL_STS_RMSK                                   0xf03ff
#define HWIO_APCS_APC05_APC_PGSCTL_STS_IN          \
        in_dword_masked(HWIO_APCS_APC05_APC_PGSCTL_STS_ADDR, HWIO_APCS_APC05_APC_PGSCTL_STS_RMSK)
#define HWIO_APCS_APC05_APC_PGSCTL_STS_INM(m)      \
        in_dword_masked(HWIO_APCS_APC05_APC_PGSCTL_STS_ADDR, m)
#define HWIO_APCS_APC05_APC_PGSCTL_STS_TIMER_BMSK                             0xf0000
#define HWIO_APCS_APC05_APC_PGSCTL_STS_TIMER_SHFT                                0x10
#define HWIO_APCS_APC05_APC_PGSCTL_STS_OUT_CPU_MODE_BIT1_BMSK                   0x200
#define HWIO_APCS_APC05_APC_PGSCTL_STS_OUT_CPU_MODE_BIT1_SHFT                     0x9
#define HWIO_APCS_APC05_APC_PGSCTL_STS_FSM_CUR_STATE_BIT2_BMSK                  0x100
#define HWIO_APCS_APC05_APC_PGSCTL_STS_FSM_CUR_STATE_BIT2_SHFT                    0x8
#define HWIO_APCS_APC05_APC_PGSCTL_STS_OUT_CPR_BYPASS_BMSK                       0x80
#define HWIO_APCS_APC05_APC_PGSCTL_STS_OUT_CPR_BYPASS_SHFT                        0x7
#define HWIO_APCS_APC05_APC_PGSCTL_STS_OUT_FREEZE_BMSK                           0x40
#define HWIO_APCS_APC05_APC_PGSCTL_STS_OUT_FREEZE_SHFT                            0x6
#define HWIO_APCS_APC05_APC_PGSCTL_STS_FSM_CUR_STATE_BMSK                        0x30
#define HWIO_APCS_APC05_APC_PGSCTL_STS_FSM_CUR_STATE_SHFT                         0x4
#define HWIO_APCS_APC05_APC_PGSCTL_STS_OUT_L2_MODE_BMSK                           0x8
#define HWIO_APCS_APC05_APC_PGSCTL_STS_OUT_L2_MODE_SHFT                           0x3
#define HWIO_APCS_APC05_APC_PGSCTL_STS_OUT_CPU_MODE_BMSK                          0x4
#define HWIO_APCS_APC05_APC_PGSCTL_STS_OUT_CPU_MODE_SHFT                          0x2
#define HWIO_APCS_APC05_APC_PGSCTL_STS_NEW_MODE_BMSK                              0x2
#define HWIO_APCS_APC05_APC_PGSCTL_STS_NEW_MODE_SHFT                              0x1
#define HWIO_APCS_APC05_APC_PGSCTL_STS_CSR_MODE_BMSK                              0x1
#define HWIO_APCS_APC05_APC_PGSCTL_STS_CSR_MODE_SHFT                              0x0

#define HWIO_APCS_APC05_APC_DOMAIN_STS_ADDR                                (APCS_APC05_APC_APC_STS_REG_BASE      + 0x00000080)
#define HWIO_APCS_APC05_APC_DOMAIN_STS_RMSK                                  0x333333
#define HWIO_APCS_APC05_APC_DOMAIN_STS_IN          \
        in_dword_masked(HWIO_APCS_APC05_APC_DOMAIN_STS_ADDR, HWIO_APCS_APC05_APC_DOMAIN_STS_RMSK)
#define HWIO_APCS_APC05_APC_DOMAIN_STS_INM(m)      \
        in_dword_masked(HWIO_APCS_APC05_APC_DOMAIN_STS_ADDR, m)
#define HWIO_APCS_APC05_APC_DOMAIN_STS_L2_MAS_BMSK                           0x300000
#define HWIO_APCS_APC05_APC_DOMAIN_STS_L2_MAS_SHFT                               0x14
#define HWIO_APCS_APC05_APC_DOMAIN_STS_L2_PGS_BMSK                            0x30000
#define HWIO_APCS_APC05_APC_DOMAIN_STS_L2_PGS_SHFT                               0x10
#define HWIO_APCS_APC05_APC_DOMAIN_STS_CPU1_MAS_BMSK                           0x3000
#define HWIO_APCS_APC05_APC_DOMAIN_STS_CPU1_MAS_SHFT                              0xc
#define HWIO_APCS_APC05_APC_DOMAIN_STS_CPU1_PGS_BMSK                            0x300
#define HWIO_APCS_APC05_APC_DOMAIN_STS_CPU1_PGS_SHFT                              0x8
#define HWIO_APCS_APC05_APC_DOMAIN_STS_CPU0_MAS_BMSK                             0x30
#define HWIO_APCS_APC05_APC_DOMAIN_STS_CPU0_MAS_SHFT                              0x4
#define HWIO_APCS_APC05_APC_DOMAIN_STS_CPU0_PGS_BMSK                              0x3
#define HWIO_APCS_APC05_APC_DOMAIN_STS_CPU0_PGS_SHFT                              0x0

#define HWIO_APCS_APC05_APC_SYSRST_DIAG_STS_ADDR                           (APCS_APC05_APC_APC_STS_REG_BASE      + 0x000000c0)
#define HWIO_APCS_APC05_APC_SYSRST_DIAG_STS_RMSK                             0x3f3f3f
#define HWIO_APCS_APC05_APC_SYSRST_DIAG_STS_IN          \
        in_dword_masked(HWIO_APCS_APC05_APC_SYSRST_DIAG_STS_ADDR, HWIO_APCS_APC05_APC_SYSRST_DIAG_STS_RMSK)
#define HWIO_APCS_APC05_APC_SYSRST_DIAG_STS_INM(m)      \
        in_dword_masked(HWIO_APCS_APC05_APC_SYSRST_DIAG_STS_ADDR, m)
#define HWIO_APCS_APC05_APC_SYSRST_DIAG_STS_L2_D5_BMSK                       0x200000
#define HWIO_APCS_APC05_APC_SYSRST_DIAG_STS_L2_D5_SHFT                           0x15
#define HWIO_APCS_APC05_APC_SYSRST_DIAG_STS_L2_D4_BMSK                       0x100000
#define HWIO_APCS_APC05_APC_SYSRST_DIAG_STS_L2_D4_SHFT                           0x14
#define HWIO_APCS_APC05_APC_SYSRST_DIAG_STS_L2_D3_BMSK                        0x80000
#define HWIO_APCS_APC05_APC_SYSRST_DIAG_STS_L2_D3_SHFT                           0x13
#define HWIO_APCS_APC05_APC_SYSRST_DIAG_STS_L2_D2_BMSK                        0x40000
#define HWIO_APCS_APC05_APC_SYSRST_DIAG_STS_L2_D2_SHFT                           0x12
#define HWIO_APCS_APC05_APC_SYSRST_DIAG_STS_L2_D1_BMSK                        0x20000
#define HWIO_APCS_APC05_APC_SYSRST_DIAG_STS_L2_D1_SHFT                           0x11
#define HWIO_APCS_APC05_APC_SYSRST_DIAG_STS_L2_D0_BMSK                        0x10000
#define HWIO_APCS_APC05_APC_SYSRST_DIAG_STS_L2_D0_SHFT                           0x10
#define HWIO_APCS_APC05_APC_SYSRST_DIAG_STS_CPU1_C5_BMSK                       0x2000
#define HWIO_APCS_APC05_APC_SYSRST_DIAG_STS_CPU1_C5_SHFT                          0xd
#define HWIO_APCS_APC05_APC_SYSRST_DIAG_STS_CPU1_C4_BMSK                       0x1000
#define HWIO_APCS_APC05_APC_SYSRST_DIAG_STS_CPU1_C4_SHFT                          0xc
#define HWIO_APCS_APC05_APC_SYSRST_DIAG_STS_CPU1_C3_BMSK                        0x800
#define HWIO_APCS_APC05_APC_SYSRST_DIAG_STS_CPU1_C3_SHFT                          0xb
#define HWIO_APCS_APC05_APC_SYSRST_DIAG_STS_CPU1_C2_BMSK                        0x400
#define HWIO_APCS_APC05_APC_SYSRST_DIAG_STS_CPU1_C2_SHFT                          0xa
#define HWIO_APCS_APC05_APC_SYSRST_DIAG_STS_CPU1_C1_BMSK                        0x200
#define HWIO_APCS_APC05_APC_SYSRST_DIAG_STS_CPU1_C1_SHFT                          0x9
#define HWIO_APCS_APC05_APC_SYSRST_DIAG_STS_CPU1_C0_BMSK                        0x100
#define HWIO_APCS_APC05_APC_SYSRST_DIAG_STS_CPU1_C0_SHFT                          0x8
#define HWIO_APCS_APC05_APC_SYSRST_DIAG_STS_CPU0_C5_BMSK                         0x20
#define HWIO_APCS_APC05_APC_SYSRST_DIAG_STS_CPU0_C5_SHFT                          0x5
#define HWIO_APCS_APC05_APC_SYSRST_DIAG_STS_CPU0_C4_BMSK                         0x10
#define HWIO_APCS_APC05_APC_SYSRST_DIAG_STS_CPU0_C4_SHFT                          0x4
#define HWIO_APCS_APC05_APC_SYSRST_DIAG_STS_CPU0_C3_BMSK                          0x8
#define HWIO_APCS_APC05_APC_SYSRST_DIAG_STS_CPU0_C3_SHFT                          0x3
#define HWIO_APCS_APC05_APC_SYSRST_DIAG_STS_CPU0_C2_BMSK                          0x4
#define HWIO_APCS_APC05_APC_SYSRST_DIAG_STS_CPU0_C2_SHFT                          0x2
#define HWIO_APCS_APC05_APC_SYSRST_DIAG_STS_CPU0_C1_BMSK                          0x2
#define HWIO_APCS_APC05_APC_SYSRST_DIAG_STS_CPU0_C1_SHFT                          0x1
#define HWIO_APCS_APC05_APC_SYSRST_DIAG_STS_CPU0_C0_BMSK                          0x1
#define HWIO_APCS_APC05_APC_SYSRST_DIAG_STS_CPU0_C0_SHFT                          0x0

#define HWIO_APCS_APC05_APC_SYSRST_DIAG_STS_SPM_ADDR                       (APCS_APC05_APC_APC_STS_REG_BASE      + 0x000000c4)
#define HWIO_APCS_APC05_APC_SYSRST_DIAG_STS_SPM_RMSK                       0x1ff7fdff
#define HWIO_APCS_APC05_APC_SYSRST_DIAG_STS_SPM_IN          \
        in_dword_masked(HWIO_APCS_APC05_APC_SYSRST_DIAG_STS_SPM_ADDR, HWIO_APCS_APC05_APC_SYSRST_DIAG_STS_SPM_RMSK)
#define HWIO_APCS_APC05_APC_SYSRST_DIAG_STS_SPM_INM(m)      \
        in_dword_masked(HWIO_APCS_APC05_APC_SYSRST_DIAG_STS_SPM_ADDR, m)
#define HWIO_APCS_APC05_APC_SYSRST_DIAG_STS_SPM_L2_SPM_CMD_BMSK            0x1ff00000
#define HWIO_APCS_APC05_APC_SYSRST_DIAG_STS_SPM_L2_SPM_CMD_SHFT                  0x14
#define HWIO_APCS_APC05_APC_SYSRST_DIAG_STS_SPM_CPU1_SPM_CMD_BMSK             0x7fc00
#define HWIO_APCS_APC05_APC_SYSRST_DIAG_STS_SPM_CPU1_SPM_CMD_SHFT                 0xa
#define HWIO_APCS_APC05_APC_SYSRST_DIAG_STS_SPM_CPU0_SPM_CMD_BMSK               0x1ff
#define HWIO_APCS_APC05_APC_SYSRST_DIAG_STS_SPM_CPU0_SPM_CMD_SHFT                 0x0

/*----------------------------------------------------------------------------
 * MODULE: APCS_APC06_APC_APC_STS
 *--------------------------------------------------------------------------*/

#define APCS_APC06_APC_APC_STS_REG_BASE                                    (HMSS_PERIPH_BASE      + 0x002d4600)

#define HWIO_APCS_APC06_APC_PGSCTL_STS_ADDR                                (APCS_APC06_APC_APC_STS_REG_BASE      + 0x00000000)
#define HWIO_APCS_APC06_APC_PGSCTL_STS_RMSK                                   0xf03ff
#define HWIO_APCS_APC06_APC_PGSCTL_STS_IN          \
        in_dword_masked(HWIO_APCS_APC06_APC_PGSCTL_STS_ADDR, HWIO_APCS_APC06_APC_PGSCTL_STS_RMSK)
#define HWIO_APCS_APC06_APC_PGSCTL_STS_INM(m)      \
        in_dword_masked(HWIO_APCS_APC06_APC_PGSCTL_STS_ADDR, m)
#define HWIO_APCS_APC06_APC_PGSCTL_STS_TIMER_BMSK                             0xf0000
#define HWIO_APCS_APC06_APC_PGSCTL_STS_TIMER_SHFT                                0x10
#define HWIO_APCS_APC06_APC_PGSCTL_STS_OUT_CPU_MODE_BIT1_BMSK                   0x200
#define HWIO_APCS_APC06_APC_PGSCTL_STS_OUT_CPU_MODE_BIT1_SHFT                     0x9
#define HWIO_APCS_APC06_APC_PGSCTL_STS_FSM_CUR_STATE_BIT2_BMSK                  0x100
#define HWIO_APCS_APC06_APC_PGSCTL_STS_FSM_CUR_STATE_BIT2_SHFT                    0x8
#define HWIO_APCS_APC06_APC_PGSCTL_STS_OUT_CPR_BYPASS_BMSK                       0x80
#define HWIO_APCS_APC06_APC_PGSCTL_STS_OUT_CPR_BYPASS_SHFT                        0x7
#define HWIO_APCS_APC06_APC_PGSCTL_STS_OUT_FREEZE_BMSK                           0x40
#define HWIO_APCS_APC06_APC_PGSCTL_STS_OUT_FREEZE_SHFT                            0x6
#define HWIO_APCS_APC06_APC_PGSCTL_STS_FSM_CUR_STATE_BMSK                        0x30
#define HWIO_APCS_APC06_APC_PGSCTL_STS_FSM_CUR_STATE_SHFT                         0x4
#define HWIO_APCS_APC06_APC_PGSCTL_STS_OUT_L2_MODE_BMSK                           0x8
#define HWIO_APCS_APC06_APC_PGSCTL_STS_OUT_L2_MODE_SHFT                           0x3
#define HWIO_APCS_APC06_APC_PGSCTL_STS_OUT_CPU_MODE_BMSK                          0x4
#define HWIO_APCS_APC06_APC_PGSCTL_STS_OUT_CPU_MODE_SHFT                          0x2
#define HWIO_APCS_APC06_APC_PGSCTL_STS_NEW_MODE_BMSK                              0x2
#define HWIO_APCS_APC06_APC_PGSCTL_STS_NEW_MODE_SHFT                              0x1
#define HWIO_APCS_APC06_APC_PGSCTL_STS_CSR_MODE_BMSK                              0x1
#define HWIO_APCS_APC06_APC_PGSCTL_STS_CSR_MODE_SHFT                              0x0

#define HWIO_APCS_APC06_APC_DOMAIN_STS_ADDR                                (APCS_APC06_APC_APC_STS_REG_BASE      + 0x00000080)
#define HWIO_APCS_APC06_APC_DOMAIN_STS_RMSK                                  0x333333
#define HWIO_APCS_APC06_APC_DOMAIN_STS_IN          \
        in_dword_masked(HWIO_APCS_APC06_APC_DOMAIN_STS_ADDR, HWIO_APCS_APC06_APC_DOMAIN_STS_RMSK)
#define HWIO_APCS_APC06_APC_DOMAIN_STS_INM(m)      \
        in_dword_masked(HWIO_APCS_APC06_APC_DOMAIN_STS_ADDR, m)
#define HWIO_APCS_APC06_APC_DOMAIN_STS_L2_MAS_BMSK                           0x300000
#define HWIO_APCS_APC06_APC_DOMAIN_STS_L2_MAS_SHFT                               0x14
#define HWIO_APCS_APC06_APC_DOMAIN_STS_L2_PGS_BMSK                            0x30000
#define HWIO_APCS_APC06_APC_DOMAIN_STS_L2_PGS_SHFT                               0x10
#define HWIO_APCS_APC06_APC_DOMAIN_STS_CPU1_MAS_BMSK                           0x3000
#define HWIO_APCS_APC06_APC_DOMAIN_STS_CPU1_MAS_SHFT                              0xc
#define HWIO_APCS_APC06_APC_DOMAIN_STS_CPU1_PGS_BMSK                            0x300
#define HWIO_APCS_APC06_APC_DOMAIN_STS_CPU1_PGS_SHFT                              0x8
#define HWIO_APCS_APC06_APC_DOMAIN_STS_CPU0_MAS_BMSK                             0x30
#define HWIO_APCS_APC06_APC_DOMAIN_STS_CPU0_MAS_SHFT                              0x4
#define HWIO_APCS_APC06_APC_DOMAIN_STS_CPU0_PGS_BMSK                              0x3
#define HWIO_APCS_APC06_APC_DOMAIN_STS_CPU0_PGS_SHFT                              0x0

#define HWIO_APCS_APC06_APC_SYSRST_DIAG_STS_ADDR                           (APCS_APC06_APC_APC_STS_REG_BASE      + 0x000000c0)
#define HWIO_APCS_APC06_APC_SYSRST_DIAG_STS_RMSK                             0x3f3f3f
#define HWIO_APCS_APC06_APC_SYSRST_DIAG_STS_IN          \
        in_dword_masked(HWIO_APCS_APC06_APC_SYSRST_DIAG_STS_ADDR, HWIO_APCS_APC06_APC_SYSRST_DIAG_STS_RMSK)
#define HWIO_APCS_APC06_APC_SYSRST_DIAG_STS_INM(m)      \
        in_dword_masked(HWIO_APCS_APC06_APC_SYSRST_DIAG_STS_ADDR, m)
#define HWIO_APCS_APC06_APC_SYSRST_DIAG_STS_L2_D5_BMSK                       0x200000
#define HWIO_APCS_APC06_APC_SYSRST_DIAG_STS_L2_D5_SHFT                           0x15
#define HWIO_APCS_APC06_APC_SYSRST_DIAG_STS_L2_D4_BMSK                       0x100000
#define HWIO_APCS_APC06_APC_SYSRST_DIAG_STS_L2_D4_SHFT                           0x14
#define HWIO_APCS_APC06_APC_SYSRST_DIAG_STS_L2_D3_BMSK                        0x80000
#define HWIO_APCS_APC06_APC_SYSRST_DIAG_STS_L2_D3_SHFT                           0x13
#define HWIO_APCS_APC06_APC_SYSRST_DIAG_STS_L2_D2_BMSK                        0x40000
#define HWIO_APCS_APC06_APC_SYSRST_DIAG_STS_L2_D2_SHFT                           0x12
#define HWIO_APCS_APC06_APC_SYSRST_DIAG_STS_L2_D1_BMSK                        0x20000
#define HWIO_APCS_APC06_APC_SYSRST_DIAG_STS_L2_D1_SHFT                           0x11
#define HWIO_APCS_APC06_APC_SYSRST_DIAG_STS_L2_D0_BMSK                        0x10000
#define HWIO_APCS_APC06_APC_SYSRST_DIAG_STS_L2_D0_SHFT                           0x10
#define HWIO_APCS_APC06_APC_SYSRST_DIAG_STS_CPU1_C5_BMSK                       0x2000
#define HWIO_APCS_APC06_APC_SYSRST_DIAG_STS_CPU1_C5_SHFT                          0xd
#define HWIO_APCS_APC06_APC_SYSRST_DIAG_STS_CPU1_C4_BMSK                       0x1000
#define HWIO_APCS_APC06_APC_SYSRST_DIAG_STS_CPU1_C4_SHFT                          0xc
#define HWIO_APCS_APC06_APC_SYSRST_DIAG_STS_CPU1_C3_BMSK                        0x800
#define HWIO_APCS_APC06_APC_SYSRST_DIAG_STS_CPU1_C3_SHFT                          0xb
#define HWIO_APCS_APC06_APC_SYSRST_DIAG_STS_CPU1_C2_BMSK                        0x400
#define HWIO_APCS_APC06_APC_SYSRST_DIAG_STS_CPU1_C2_SHFT                          0xa
#define HWIO_APCS_APC06_APC_SYSRST_DIAG_STS_CPU1_C1_BMSK                        0x200
#define HWIO_APCS_APC06_APC_SYSRST_DIAG_STS_CPU1_C1_SHFT                          0x9
#define HWIO_APCS_APC06_APC_SYSRST_DIAG_STS_CPU1_C0_BMSK                        0x100
#define HWIO_APCS_APC06_APC_SYSRST_DIAG_STS_CPU1_C0_SHFT                          0x8
#define HWIO_APCS_APC06_APC_SYSRST_DIAG_STS_CPU0_C5_BMSK                         0x20
#define HWIO_APCS_APC06_APC_SYSRST_DIAG_STS_CPU0_C5_SHFT                          0x5
#define HWIO_APCS_APC06_APC_SYSRST_DIAG_STS_CPU0_C4_BMSK                         0x10
#define HWIO_APCS_APC06_APC_SYSRST_DIAG_STS_CPU0_C4_SHFT                          0x4
#define HWIO_APCS_APC06_APC_SYSRST_DIAG_STS_CPU0_C3_BMSK                          0x8
#define HWIO_APCS_APC06_APC_SYSRST_DIAG_STS_CPU0_C3_SHFT                          0x3
#define HWIO_APCS_APC06_APC_SYSRST_DIAG_STS_CPU0_C2_BMSK                          0x4
#define HWIO_APCS_APC06_APC_SYSRST_DIAG_STS_CPU0_C2_SHFT                          0x2
#define HWIO_APCS_APC06_APC_SYSRST_DIAG_STS_CPU0_C1_BMSK                          0x2
#define HWIO_APCS_APC06_APC_SYSRST_DIAG_STS_CPU0_C1_SHFT                          0x1
#define HWIO_APCS_APC06_APC_SYSRST_DIAG_STS_CPU0_C0_BMSK                          0x1
#define HWIO_APCS_APC06_APC_SYSRST_DIAG_STS_CPU0_C0_SHFT                          0x0

#define HWIO_APCS_APC06_APC_SYSRST_DIAG_STS_SPM_ADDR                       (APCS_APC06_APC_APC_STS_REG_BASE      + 0x000000c4)
#define HWIO_APCS_APC06_APC_SYSRST_DIAG_STS_SPM_RMSK                       0x1ff7fdff
#define HWIO_APCS_APC06_APC_SYSRST_DIAG_STS_SPM_IN          \
        in_dword_masked(HWIO_APCS_APC06_APC_SYSRST_DIAG_STS_SPM_ADDR, HWIO_APCS_APC06_APC_SYSRST_DIAG_STS_SPM_RMSK)
#define HWIO_APCS_APC06_APC_SYSRST_DIAG_STS_SPM_INM(m)      \
        in_dword_masked(HWIO_APCS_APC06_APC_SYSRST_DIAG_STS_SPM_ADDR, m)
#define HWIO_APCS_APC06_APC_SYSRST_DIAG_STS_SPM_L2_SPM_CMD_BMSK            0x1ff00000
#define HWIO_APCS_APC06_APC_SYSRST_DIAG_STS_SPM_L2_SPM_CMD_SHFT                  0x14
#define HWIO_APCS_APC06_APC_SYSRST_DIAG_STS_SPM_CPU1_SPM_CMD_BMSK             0x7fc00
#define HWIO_APCS_APC06_APC_SYSRST_DIAG_STS_SPM_CPU1_SPM_CMD_SHFT                 0xa
#define HWIO_APCS_APC06_APC_SYSRST_DIAG_STS_SPM_CPU0_SPM_CMD_BMSK               0x1ff
#define HWIO_APCS_APC06_APC_SYSRST_DIAG_STS_SPM_CPU0_SPM_CMD_SHFT                 0x0

/*----------------------------------------------------------------------------
 * MODULE: APCS_APC07_APC_APC_STS
 *--------------------------------------------------------------------------*/

#define APCS_APC07_APC_APC_STS_REG_BASE                                    (HMSS_PERIPH_BASE      + 0x002d4e00)

#define HWIO_APCS_APC07_APC_PGSCTL_STS_ADDR                                (APCS_APC07_APC_APC_STS_REG_BASE      + 0x00000000)
#define HWIO_APCS_APC07_APC_PGSCTL_STS_RMSK                                   0xf03ff
#define HWIO_APCS_APC07_APC_PGSCTL_STS_IN          \
        in_dword_masked(HWIO_APCS_APC07_APC_PGSCTL_STS_ADDR, HWIO_APCS_APC07_APC_PGSCTL_STS_RMSK)
#define HWIO_APCS_APC07_APC_PGSCTL_STS_INM(m)      \
        in_dword_masked(HWIO_APCS_APC07_APC_PGSCTL_STS_ADDR, m)
#define HWIO_APCS_APC07_APC_PGSCTL_STS_TIMER_BMSK                             0xf0000
#define HWIO_APCS_APC07_APC_PGSCTL_STS_TIMER_SHFT                                0x10
#define HWIO_APCS_APC07_APC_PGSCTL_STS_OUT_CPU_MODE_BIT1_BMSK                   0x200
#define HWIO_APCS_APC07_APC_PGSCTL_STS_OUT_CPU_MODE_BIT1_SHFT                     0x9
#define HWIO_APCS_APC07_APC_PGSCTL_STS_FSM_CUR_STATE_BIT2_BMSK                  0x100
#define HWIO_APCS_APC07_APC_PGSCTL_STS_FSM_CUR_STATE_BIT2_SHFT                    0x8
#define HWIO_APCS_APC07_APC_PGSCTL_STS_OUT_CPR_BYPASS_BMSK                       0x80
#define HWIO_APCS_APC07_APC_PGSCTL_STS_OUT_CPR_BYPASS_SHFT                        0x7
#define HWIO_APCS_APC07_APC_PGSCTL_STS_OUT_FREEZE_BMSK                           0x40
#define HWIO_APCS_APC07_APC_PGSCTL_STS_OUT_FREEZE_SHFT                            0x6
#define HWIO_APCS_APC07_APC_PGSCTL_STS_FSM_CUR_STATE_BMSK                        0x30
#define HWIO_APCS_APC07_APC_PGSCTL_STS_FSM_CUR_STATE_SHFT                         0x4
#define HWIO_APCS_APC07_APC_PGSCTL_STS_OUT_L2_MODE_BMSK                           0x8
#define HWIO_APCS_APC07_APC_PGSCTL_STS_OUT_L2_MODE_SHFT                           0x3
#define HWIO_APCS_APC07_APC_PGSCTL_STS_OUT_CPU_MODE_BMSK                          0x4
#define HWIO_APCS_APC07_APC_PGSCTL_STS_OUT_CPU_MODE_SHFT                          0x2
#define HWIO_APCS_APC07_APC_PGSCTL_STS_NEW_MODE_BMSK                              0x2
#define HWIO_APCS_APC07_APC_PGSCTL_STS_NEW_MODE_SHFT                              0x1
#define HWIO_APCS_APC07_APC_PGSCTL_STS_CSR_MODE_BMSK                              0x1
#define HWIO_APCS_APC07_APC_PGSCTL_STS_CSR_MODE_SHFT                              0x0

#define HWIO_APCS_APC07_APC_DOMAIN_STS_ADDR                                (APCS_APC07_APC_APC_STS_REG_BASE      + 0x00000080)
#define HWIO_APCS_APC07_APC_DOMAIN_STS_RMSK                                  0x333333
#define HWIO_APCS_APC07_APC_DOMAIN_STS_IN          \
        in_dword_masked(HWIO_APCS_APC07_APC_DOMAIN_STS_ADDR, HWIO_APCS_APC07_APC_DOMAIN_STS_RMSK)
#define HWIO_APCS_APC07_APC_DOMAIN_STS_INM(m)      \
        in_dword_masked(HWIO_APCS_APC07_APC_DOMAIN_STS_ADDR, m)
#define HWIO_APCS_APC07_APC_DOMAIN_STS_L2_MAS_BMSK                           0x300000
#define HWIO_APCS_APC07_APC_DOMAIN_STS_L2_MAS_SHFT                               0x14
#define HWIO_APCS_APC07_APC_DOMAIN_STS_L2_PGS_BMSK                            0x30000
#define HWIO_APCS_APC07_APC_DOMAIN_STS_L2_PGS_SHFT                               0x10
#define HWIO_APCS_APC07_APC_DOMAIN_STS_CPU1_MAS_BMSK                           0x3000
#define HWIO_APCS_APC07_APC_DOMAIN_STS_CPU1_MAS_SHFT                              0xc
#define HWIO_APCS_APC07_APC_DOMAIN_STS_CPU1_PGS_BMSK                            0x300
#define HWIO_APCS_APC07_APC_DOMAIN_STS_CPU1_PGS_SHFT                              0x8
#define HWIO_APCS_APC07_APC_DOMAIN_STS_CPU0_MAS_BMSK                             0x30
#define HWIO_APCS_APC07_APC_DOMAIN_STS_CPU0_MAS_SHFT                              0x4
#define HWIO_APCS_APC07_APC_DOMAIN_STS_CPU0_PGS_BMSK                              0x3
#define HWIO_APCS_APC07_APC_DOMAIN_STS_CPU0_PGS_SHFT                              0x0

#define HWIO_APCS_APC07_APC_SYSRST_DIAG_STS_ADDR                           (APCS_APC07_APC_APC_STS_REG_BASE      + 0x000000c0)
#define HWIO_APCS_APC07_APC_SYSRST_DIAG_STS_RMSK                             0x3f3f3f
#define HWIO_APCS_APC07_APC_SYSRST_DIAG_STS_IN          \
        in_dword_masked(HWIO_APCS_APC07_APC_SYSRST_DIAG_STS_ADDR, HWIO_APCS_APC07_APC_SYSRST_DIAG_STS_RMSK)
#define HWIO_APCS_APC07_APC_SYSRST_DIAG_STS_INM(m)      \
        in_dword_masked(HWIO_APCS_APC07_APC_SYSRST_DIAG_STS_ADDR, m)
#define HWIO_APCS_APC07_APC_SYSRST_DIAG_STS_L2_D5_BMSK                       0x200000
#define HWIO_APCS_APC07_APC_SYSRST_DIAG_STS_L2_D5_SHFT                           0x15
#define HWIO_APCS_APC07_APC_SYSRST_DIAG_STS_L2_D4_BMSK                       0x100000
#define HWIO_APCS_APC07_APC_SYSRST_DIAG_STS_L2_D4_SHFT                           0x14
#define HWIO_APCS_APC07_APC_SYSRST_DIAG_STS_L2_D3_BMSK                        0x80000
#define HWIO_APCS_APC07_APC_SYSRST_DIAG_STS_L2_D3_SHFT                           0x13
#define HWIO_APCS_APC07_APC_SYSRST_DIAG_STS_L2_D2_BMSK                        0x40000
#define HWIO_APCS_APC07_APC_SYSRST_DIAG_STS_L2_D2_SHFT                           0x12
#define HWIO_APCS_APC07_APC_SYSRST_DIAG_STS_L2_D1_BMSK                        0x20000
#define HWIO_APCS_APC07_APC_SYSRST_DIAG_STS_L2_D1_SHFT                           0x11
#define HWIO_APCS_APC07_APC_SYSRST_DIAG_STS_L2_D0_BMSK                        0x10000
#define HWIO_APCS_APC07_APC_SYSRST_DIAG_STS_L2_D0_SHFT                           0x10
#define HWIO_APCS_APC07_APC_SYSRST_DIAG_STS_CPU1_C5_BMSK                       0x2000
#define HWIO_APCS_APC07_APC_SYSRST_DIAG_STS_CPU1_C5_SHFT                          0xd
#define HWIO_APCS_APC07_APC_SYSRST_DIAG_STS_CPU1_C4_BMSK                       0x1000
#define HWIO_APCS_APC07_APC_SYSRST_DIAG_STS_CPU1_C4_SHFT                          0xc
#define HWIO_APCS_APC07_APC_SYSRST_DIAG_STS_CPU1_C3_BMSK                        0x800
#define HWIO_APCS_APC07_APC_SYSRST_DIAG_STS_CPU1_C3_SHFT                          0xb
#define HWIO_APCS_APC07_APC_SYSRST_DIAG_STS_CPU1_C2_BMSK                        0x400
#define HWIO_APCS_APC07_APC_SYSRST_DIAG_STS_CPU1_C2_SHFT                          0xa
#define HWIO_APCS_APC07_APC_SYSRST_DIAG_STS_CPU1_C1_BMSK                        0x200
#define HWIO_APCS_APC07_APC_SYSRST_DIAG_STS_CPU1_C1_SHFT                          0x9
#define HWIO_APCS_APC07_APC_SYSRST_DIAG_STS_CPU1_C0_BMSK                        0x100
#define HWIO_APCS_APC07_APC_SYSRST_DIAG_STS_CPU1_C0_SHFT                          0x8
#define HWIO_APCS_APC07_APC_SYSRST_DIAG_STS_CPU0_C5_BMSK                         0x20
#define HWIO_APCS_APC07_APC_SYSRST_DIAG_STS_CPU0_C5_SHFT                          0x5
#define HWIO_APCS_APC07_APC_SYSRST_DIAG_STS_CPU0_C4_BMSK                         0x10
#define HWIO_APCS_APC07_APC_SYSRST_DIAG_STS_CPU0_C4_SHFT                          0x4
#define HWIO_APCS_APC07_APC_SYSRST_DIAG_STS_CPU0_C3_BMSK                          0x8
#define HWIO_APCS_APC07_APC_SYSRST_DIAG_STS_CPU0_C3_SHFT                          0x3
#define HWIO_APCS_APC07_APC_SYSRST_DIAG_STS_CPU0_C2_BMSK                          0x4
#define HWIO_APCS_APC07_APC_SYSRST_DIAG_STS_CPU0_C2_SHFT                          0x2
#define HWIO_APCS_APC07_APC_SYSRST_DIAG_STS_CPU0_C1_BMSK                          0x2
#define HWIO_APCS_APC07_APC_SYSRST_DIAG_STS_CPU0_C1_SHFT                          0x1
#define HWIO_APCS_APC07_APC_SYSRST_DIAG_STS_CPU0_C0_BMSK                          0x1
#define HWIO_APCS_APC07_APC_SYSRST_DIAG_STS_CPU0_C0_SHFT                          0x0

#define HWIO_APCS_APC07_APC_SYSRST_DIAG_STS_SPM_ADDR                       (APCS_APC07_APC_APC_STS_REG_BASE      + 0x000000c4)
#define HWIO_APCS_APC07_APC_SYSRST_DIAG_STS_SPM_RMSK                       0x1ff7fdff
#define HWIO_APCS_APC07_APC_SYSRST_DIAG_STS_SPM_IN          \
        in_dword_masked(HWIO_APCS_APC07_APC_SYSRST_DIAG_STS_SPM_ADDR, HWIO_APCS_APC07_APC_SYSRST_DIAG_STS_SPM_RMSK)
#define HWIO_APCS_APC07_APC_SYSRST_DIAG_STS_SPM_INM(m)      \
        in_dword_masked(HWIO_APCS_APC07_APC_SYSRST_DIAG_STS_SPM_ADDR, m)
#define HWIO_APCS_APC07_APC_SYSRST_DIAG_STS_SPM_L2_SPM_CMD_BMSK            0x1ff00000
#define HWIO_APCS_APC07_APC_SYSRST_DIAG_STS_SPM_L2_SPM_CMD_SHFT                  0x14
#define HWIO_APCS_APC07_APC_SYSRST_DIAG_STS_SPM_CPU1_SPM_CMD_BMSK             0x7fc00
#define HWIO_APCS_APC07_APC_SYSRST_DIAG_STS_SPM_CPU1_SPM_CMD_SHFT                 0xa
#define HWIO_APCS_APC07_APC_SYSRST_DIAG_STS_SPM_CPU0_SPM_CMD_BMSK               0x1ff
#define HWIO_APCS_APC07_APC_SYSRST_DIAG_STS_SPM_CPU0_SPM_CMD_SHFT                 0x0

/*----------------------------------------------------------------------------
 * MODULE: APCS_APC08_APC_APC_STS
 *--------------------------------------------------------------------------*/

#define APCS_APC08_APC_APC_STS_REG_BASE                                    (HMSS_PERIPH_BASE      + 0x002d5600)

#define HWIO_APCS_APC08_APC_PGSCTL_STS_ADDR                                (APCS_APC08_APC_APC_STS_REG_BASE      + 0x00000000)
#define HWIO_APCS_APC08_APC_PGSCTL_STS_RMSK                                   0xf03ff
#define HWIO_APCS_APC08_APC_PGSCTL_STS_IN          \
        in_dword_masked(HWIO_APCS_APC08_APC_PGSCTL_STS_ADDR, HWIO_APCS_APC08_APC_PGSCTL_STS_RMSK)
#define HWIO_APCS_APC08_APC_PGSCTL_STS_INM(m)      \
        in_dword_masked(HWIO_APCS_APC08_APC_PGSCTL_STS_ADDR, m)
#define HWIO_APCS_APC08_APC_PGSCTL_STS_TIMER_BMSK                             0xf0000
#define HWIO_APCS_APC08_APC_PGSCTL_STS_TIMER_SHFT                                0x10
#define HWIO_APCS_APC08_APC_PGSCTL_STS_OUT_CPU_MODE_BIT1_BMSK                   0x200
#define HWIO_APCS_APC08_APC_PGSCTL_STS_OUT_CPU_MODE_BIT1_SHFT                     0x9
#define HWIO_APCS_APC08_APC_PGSCTL_STS_FSM_CUR_STATE_BIT2_BMSK                  0x100
#define HWIO_APCS_APC08_APC_PGSCTL_STS_FSM_CUR_STATE_BIT2_SHFT                    0x8
#define HWIO_APCS_APC08_APC_PGSCTL_STS_OUT_CPR_BYPASS_BMSK                       0x80
#define HWIO_APCS_APC08_APC_PGSCTL_STS_OUT_CPR_BYPASS_SHFT                        0x7
#define HWIO_APCS_APC08_APC_PGSCTL_STS_OUT_FREEZE_BMSK                           0x40
#define HWIO_APCS_APC08_APC_PGSCTL_STS_OUT_FREEZE_SHFT                            0x6
#define HWIO_APCS_APC08_APC_PGSCTL_STS_FSM_CUR_STATE_BMSK                        0x30
#define HWIO_APCS_APC08_APC_PGSCTL_STS_FSM_CUR_STATE_SHFT                         0x4
#define HWIO_APCS_APC08_APC_PGSCTL_STS_OUT_L2_MODE_BMSK                           0x8
#define HWIO_APCS_APC08_APC_PGSCTL_STS_OUT_L2_MODE_SHFT                           0x3
#define HWIO_APCS_APC08_APC_PGSCTL_STS_OUT_CPU_MODE_BMSK                          0x4
#define HWIO_APCS_APC08_APC_PGSCTL_STS_OUT_CPU_MODE_SHFT                          0x2
#define HWIO_APCS_APC08_APC_PGSCTL_STS_NEW_MODE_BMSK                              0x2
#define HWIO_APCS_APC08_APC_PGSCTL_STS_NEW_MODE_SHFT                              0x1
#define HWIO_APCS_APC08_APC_PGSCTL_STS_CSR_MODE_BMSK                              0x1
#define HWIO_APCS_APC08_APC_PGSCTL_STS_CSR_MODE_SHFT                              0x0

#define HWIO_APCS_APC08_APC_DOMAIN_STS_ADDR                                (APCS_APC08_APC_APC_STS_REG_BASE      + 0x00000080)
#define HWIO_APCS_APC08_APC_DOMAIN_STS_RMSK                                  0x333333
#define HWIO_APCS_APC08_APC_DOMAIN_STS_IN          \
        in_dword_masked(HWIO_APCS_APC08_APC_DOMAIN_STS_ADDR, HWIO_APCS_APC08_APC_DOMAIN_STS_RMSK)
#define HWIO_APCS_APC08_APC_DOMAIN_STS_INM(m)      \
        in_dword_masked(HWIO_APCS_APC08_APC_DOMAIN_STS_ADDR, m)
#define HWIO_APCS_APC08_APC_DOMAIN_STS_L2_MAS_BMSK                           0x300000
#define HWIO_APCS_APC08_APC_DOMAIN_STS_L2_MAS_SHFT                               0x14
#define HWIO_APCS_APC08_APC_DOMAIN_STS_L2_PGS_BMSK                            0x30000
#define HWIO_APCS_APC08_APC_DOMAIN_STS_L2_PGS_SHFT                               0x10
#define HWIO_APCS_APC08_APC_DOMAIN_STS_CPU1_MAS_BMSK                           0x3000
#define HWIO_APCS_APC08_APC_DOMAIN_STS_CPU1_MAS_SHFT                              0xc
#define HWIO_APCS_APC08_APC_DOMAIN_STS_CPU1_PGS_BMSK                            0x300
#define HWIO_APCS_APC08_APC_DOMAIN_STS_CPU1_PGS_SHFT                              0x8
#define HWIO_APCS_APC08_APC_DOMAIN_STS_CPU0_MAS_BMSK                             0x30
#define HWIO_APCS_APC08_APC_DOMAIN_STS_CPU0_MAS_SHFT                              0x4
#define HWIO_APCS_APC08_APC_DOMAIN_STS_CPU0_PGS_BMSK                              0x3
#define HWIO_APCS_APC08_APC_DOMAIN_STS_CPU0_PGS_SHFT                              0x0

#define HWIO_APCS_APC08_APC_SYSRST_DIAG_STS_ADDR                           (APCS_APC08_APC_APC_STS_REG_BASE      + 0x000000c0)
#define HWIO_APCS_APC08_APC_SYSRST_DIAG_STS_RMSK                             0x3f3f3f
#define HWIO_APCS_APC08_APC_SYSRST_DIAG_STS_IN          \
        in_dword_masked(HWIO_APCS_APC08_APC_SYSRST_DIAG_STS_ADDR, HWIO_APCS_APC08_APC_SYSRST_DIAG_STS_RMSK)
#define HWIO_APCS_APC08_APC_SYSRST_DIAG_STS_INM(m)      \
        in_dword_masked(HWIO_APCS_APC08_APC_SYSRST_DIAG_STS_ADDR, m)
#define HWIO_APCS_APC08_APC_SYSRST_DIAG_STS_L2_D5_BMSK                       0x200000
#define HWIO_APCS_APC08_APC_SYSRST_DIAG_STS_L2_D5_SHFT                           0x15
#define HWIO_APCS_APC08_APC_SYSRST_DIAG_STS_L2_D4_BMSK                       0x100000
#define HWIO_APCS_APC08_APC_SYSRST_DIAG_STS_L2_D4_SHFT                           0x14
#define HWIO_APCS_APC08_APC_SYSRST_DIAG_STS_L2_D3_BMSK                        0x80000
#define HWIO_APCS_APC08_APC_SYSRST_DIAG_STS_L2_D3_SHFT                           0x13
#define HWIO_APCS_APC08_APC_SYSRST_DIAG_STS_L2_D2_BMSK                        0x40000
#define HWIO_APCS_APC08_APC_SYSRST_DIAG_STS_L2_D2_SHFT                           0x12
#define HWIO_APCS_APC08_APC_SYSRST_DIAG_STS_L2_D1_BMSK                        0x20000
#define HWIO_APCS_APC08_APC_SYSRST_DIAG_STS_L2_D1_SHFT                           0x11
#define HWIO_APCS_APC08_APC_SYSRST_DIAG_STS_L2_D0_BMSK                        0x10000
#define HWIO_APCS_APC08_APC_SYSRST_DIAG_STS_L2_D0_SHFT                           0x10
#define HWIO_APCS_APC08_APC_SYSRST_DIAG_STS_CPU1_C5_BMSK                       0x2000
#define HWIO_APCS_APC08_APC_SYSRST_DIAG_STS_CPU1_C5_SHFT                          0xd
#define HWIO_APCS_APC08_APC_SYSRST_DIAG_STS_CPU1_C4_BMSK                       0x1000
#define HWIO_APCS_APC08_APC_SYSRST_DIAG_STS_CPU1_C4_SHFT                          0xc
#define HWIO_APCS_APC08_APC_SYSRST_DIAG_STS_CPU1_C3_BMSK                        0x800
#define HWIO_APCS_APC08_APC_SYSRST_DIAG_STS_CPU1_C3_SHFT                          0xb
#define HWIO_APCS_APC08_APC_SYSRST_DIAG_STS_CPU1_C2_BMSK                        0x400
#define HWIO_APCS_APC08_APC_SYSRST_DIAG_STS_CPU1_C2_SHFT                          0xa
#define HWIO_APCS_APC08_APC_SYSRST_DIAG_STS_CPU1_C1_BMSK                        0x200
#define HWIO_APCS_APC08_APC_SYSRST_DIAG_STS_CPU1_C1_SHFT                          0x9
#define HWIO_APCS_APC08_APC_SYSRST_DIAG_STS_CPU1_C0_BMSK                        0x100
#define HWIO_APCS_APC08_APC_SYSRST_DIAG_STS_CPU1_C0_SHFT                          0x8
#define HWIO_APCS_APC08_APC_SYSRST_DIAG_STS_CPU0_C5_BMSK                         0x20
#define HWIO_APCS_APC08_APC_SYSRST_DIAG_STS_CPU0_C5_SHFT                          0x5
#define HWIO_APCS_APC08_APC_SYSRST_DIAG_STS_CPU0_C4_BMSK                         0x10
#define HWIO_APCS_APC08_APC_SYSRST_DIAG_STS_CPU0_C4_SHFT                          0x4
#define HWIO_APCS_APC08_APC_SYSRST_DIAG_STS_CPU0_C3_BMSK                          0x8
#define HWIO_APCS_APC08_APC_SYSRST_DIAG_STS_CPU0_C3_SHFT                          0x3
#define HWIO_APCS_APC08_APC_SYSRST_DIAG_STS_CPU0_C2_BMSK                          0x4
#define HWIO_APCS_APC08_APC_SYSRST_DIAG_STS_CPU0_C2_SHFT                          0x2
#define HWIO_APCS_APC08_APC_SYSRST_DIAG_STS_CPU0_C1_BMSK                          0x2
#define HWIO_APCS_APC08_APC_SYSRST_DIAG_STS_CPU0_C1_SHFT                          0x1
#define HWIO_APCS_APC08_APC_SYSRST_DIAG_STS_CPU0_C0_BMSK                          0x1
#define HWIO_APCS_APC08_APC_SYSRST_DIAG_STS_CPU0_C0_SHFT                          0x0

#define HWIO_APCS_APC08_APC_SYSRST_DIAG_STS_SPM_ADDR                       (APCS_APC08_APC_APC_STS_REG_BASE      + 0x000000c4)
#define HWIO_APCS_APC08_APC_SYSRST_DIAG_STS_SPM_RMSK                       0x1ff7fdff
#define HWIO_APCS_APC08_APC_SYSRST_DIAG_STS_SPM_IN          \
        in_dword_masked(HWIO_APCS_APC08_APC_SYSRST_DIAG_STS_SPM_ADDR, HWIO_APCS_APC08_APC_SYSRST_DIAG_STS_SPM_RMSK)
#define HWIO_APCS_APC08_APC_SYSRST_DIAG_STS_SPM_INM(m)      \
        in_dword_masked(HWIO_APCS_APC08_APC_SYSRST_DIAG_STS_SPM_ADDR, m)
#define HWIO_APCS_APC08_APC_SYSRST_DIAG_STS_SPM_L2_SPM_CMD_BMSK            0x1ff00000
#define HWIO_APCS_APC08_APC_SYSRST_DIAG_STS_SPM_L2_SPM_CMD_SHFT                  0x14
#define HWIO_APCS_APC08_APC_SYSRST_DIAG_STS_SPM_CPU1_SPM_CMD_BMSK             0x7fc00
#define HWIO_APCS_APC08_APC_SYSRST_DIAG_STS_SPM_CPU1_SPM_CMD_SHFT                 0xa
#define HWIO_APCS_APC08_APC_SYSRST_DIAG_STS_SPM_CPU0_SPM_CMD_BMSK               0x1ff
#define HWIO_APCS_APC08_APC_SYSRST_DIAG_STS_SPM_CPU0_SPM_CMD_SHFT                 0x0

/*----------------------------------------------------------------------------
 * MODULE: APCS_APC09_APC_APC_STS
 *--------------------------------------------------------------------------*/

#define APCS_APC09_APC_APC_STS_REG_BASE                                    (HMSS_PERIPH_BASE      + 0x002dc600)

#define HWIO_APCS_APC09_APC_PGSCTL_STS_ADDR                                (APCS_APC09_APC_APC_STS_REG_BASE      + 0x00000000)
#define HWIO_APCS_APC09_APC_PGSCTL_STS_RMSK                                   0xf03ff
#define HWIO_APCS_APC09_APC_PGSCTL_STS_IN          \
        in_dword_masked(HWIO_APCS_APC09_APC_PGSCTL_STS_ADDR, HWIO_APCS_APC09_APC_PGSCTL_STS_RMSK)
#define HWIO_APCS_APC09_APC_PGSCTL_STS_INM(m)      \
        in_dword_masked(HWIO_APCS_APC09_APC_PGSCTL_STS_ADDR, m)
#define HWIO_APCS_APC09_APC_PGSCTL_STS_TIMER_BMSK                             0xf0000
#define HWIO_APCS_APC09_APC_PGSCTL_STS_TIMER_SHFT                                0x10
#define HWIO_APCS_APC09_APC_PGSCTL_STS_OUT_CPU_MODE_BIT1_BMSK                   0x200
#define HWIO_APCS_APC09_APC_PGSCTL_STS_OUT_CPU_MODE_BIT1_SHFT                     0x9
#define HWIO_APCS_APC09_APC_PGSCTL_STS_FSM_CUR_STATE_BIT2_BMSK                  0x100
#define HWIO_APCS_APC09_APC_PGSCTL_STS_FSM_CUR_STATE_BIT2_SHFT                    0x8
#define HWIO_APCS_APC09_APC_PGSCTL_STS_OUT_CPR_BYPASS_BMSK                       0x80
#define HWIO_APCS_APC09_APC_PGSCTL_STS_OUT_CPR_BYPASS_SHFT                        0x7
#define HWIO_APCS_APC09_APC_PGSCTL_STS_OUT_FREEZE_BMSK                           0x40
#define HWIO_APCS_APC09_APC_PGSCTL_STS_OUT_FREEZE_SHFT                            0x6
#define HWIO_APCS_APC09_APC_PGSCTL_STS_FSM_CUR_STATE_BMSK                        0x30
#define HWIO_APCS_APC09_APC_PGSCTL_STS_FSM_CUR_STATE_SHFT                         0x4
#define HWIO_APCS_APC09_APC_PGSCTL_STS_OUT_L2_MODE_BMSK                           0x8
#define HWIO_APCS_APC09_APC_PGSCTL_STS_OUT_L2_MODE_SHFT                           0x3
#define HWIO_APCS_APC09_APC_PGSCTL_STS_OUT_CPU_MODE_BMSK                          0x4
#define HWIO_APCS_APC09_APC_PGSCTL_STS_OUT_CPU_MODE_SHFT                          0x2
#define HWIO_APCS_APC09_APC_PGSCTL_STS_NEW_MODE_BMSK                              0x2
#define HWIO_APCS_APC09_APC_PGSCTL_STS_NEW_MODE_SHFT                              0x1
#define HWIO_APCS_APC09_APC_PGSCTL_STS_CSR_MODE_BMSK                              0x1
#define HWIO_APCS_APC09_APC_PGSCTL_STS_CSR_MODE_SHFT                              0x0

#define HWIO_APCS_APC09_APC_DOMAIN_STS_ADDR                                (APCS_APC09_APC_APC_STS_REG_BASE      + 0x00000080)
#define HWIO_APCS_APC09_APC_DOMAIN_STS_RMSK                                  0x333333
#define HWIO_APCS_APC09_APC_DOMAIN_STS_IN          \
        in_dword_masked(HWIO_APCS_APC09_APC_DOMAIN_STS_ADDR, HWIO_APCS_APC09_APC_DOMAIN_STS_RMSK)
#define HWIO_APCS_APC09_APC_DOMAIN_STS_INM(m)      \
        in_dword_masked(HWIO_APCS_APC09_APC_DOMAIN_STS_ADDR, m)
#define HWIO_APCS_APC09_APC_DOMAIN_STS_L2_MAS_BMSK                           0x300000
#define HWIO_APCS_APC09_APC_DOMAIN_STS_L2_MAS_SHFT                               0x14
#define HWIO_APCS_APC09_APC_DOMAIN_STS_L2_PGS_BMSK                            0x30000
#define HWIO_APCS_APC09_APC_DOMAIN_STS_L2_PGS_SHFT                               0x10
#define HWIO_APCS_APC09_APC_DOMAIN_STS_CPU1_MAS_BMSK                           0x3000
#define HWIO_APCS_APC09_APC_DOMAIN_STS_CPU1_MAS_SHFT                              0xc
#define HWIO_APCS_APC09_APC_DOMAIN_STS_CPU1_PGS_BMSK                            0x300
#define HWIO_APCS_APC09_APC_DOMAIN_STS_CPU1_PGS_SHFT                              0x8
#define HWIO_APCS_APC09_APC_DOMAIN_STS_CPU0_MAS_BMSK                             0x30
#define HWIO_APCS_APC09_APC_DOMAIN_STS_CPU0_MAS_SHFT                              0x4
#define HWIO_APCS_APC09_APC_DOMAIN_STS_CPU0_PGS_BMSK                              0x3
#define HWIO_APCS_APC09_APC_DOMAIN_STS_CPU0_PGS_SHFT                              0x0

#define HWIO_APCS_APC09_APC_SYSRST_DIAG_STS_ADDR                           (APCS_APC09_APC_APC_STS_REG_BASE      + 0x000000c0)
#define HWIO_APCS_APC09_APC_SYSRST_DIAG_STS_RMSK                             0x3f3f3f
#define HWIO_APCS_APC09_APC_SYSRST_DIAG_STS_IN          \
        in_dword_masked(HWIO_APCS_APC09_APC_SYSRST_DIAG_STS_ADDR, HWIO_APCS_APC09_APC_SYSRST_DIAG_STS_RMSK)
#define HWIO_APCS_APC09_APC_SYSRST_DIAG_STS_INM(m)      \
        in_dword_masked(HWIO_APCS_APC09_APC_SYSRST_DIAG_STS_ADDR, m)
#define HWIO_APCS_APC09_APC_SYSRST_DIAG_STS_L2_D5_BMSK                       0x200000
#define HWIO_APCS_APC09_APC_SYSRST_DIAG_STS_L2_D5_SHFT                           0x15
#define HWIO_APCS_APC09_APC_SYSRST_DIAG_STS_L2_D4_BMSK                       0x100000
#define HWIO_APCS_APC09_APC_SYSRST_DIAG_STS_L2_D4_SHFT                           0x14
#define HWIO_APCS_APC09_APC_SYSRST_DIAG_STS_L2_D3_BMSK                        0x80000
#define HWIO_APCS_APC09_APC_SYSRST_DIAG_STS_L2_D3_SHFT                           0x13
#define HWIO_APCS_APC09_APC_SYSRST_DIAG_STS_L2_D2_BMSK                        0x40000
#define HWIO_APCS_APC09_APC_SYSRST_DIAG_STS_L2_D2_SHFT                           0x12
#define HWIO_APCS_APC09_APC_SYSRST_DIAG_STS_L2_D1_BMSK                        0x20000
#define HWIO_APCS_APC09_APC_SYSRST_DIAG_STS_L2_D1_SHFT                           0x11
#define HWIO_APCS_APC09_APC_SYSRST_DIAG_STS_L2_D0_BMSK                        0x10000
#define HWIO_APCS_APC09_APC_SYSRST_DIAG_STS_L2_D0_SHFT                           0x10
#define HWIO_APCS_APC09_APC_SYSRST_DIAG_STS_CPU1_C5_BMSK                       0x2000
#define HWIO_APCS_APC09_APC_SYSRST_DIAG_STS_CPU1_C5_SHFT                          0xd
#define HWIO_APCS_APC09_APC_SYSRST_DIAG_STS_CPU1_C4_BMSK                       0x1000
#define HWIO_APCS_APC09_APC_SYSRST_DIAG_STS_CPU1_C4_SHFT                          0xc
#define HWIO_APCS_APC09_APC_SYSRST_DIAG_STS_CPU1_C3_BMSK                        0x800
#define HWIO_APCS_APC09_APC_SYSRST_DIAG_STS_CPU1_C3_SHFT                          0xb
#define HWIO_APCS_APC09_APC_SYSRST_DIAG_STS_CPU1_C2_BMSK                        0x400
#define HWIO_APCS_APC09_APC_SYSRST_DIAG_STS_CPU1_C2_SHFT                          0xa
#define HWIO_APCS_APC09_APC_SYSRST_DIAG_STS_CPU1_C1_BMSK                        0x200
#define HWIO_APCS_APC09_APC_SYSRST_DIAG_STS_CPU1_C1_SHFT                          0x9
#define HWIO_APCS_APC09_APC_SYSRST_DIAG_STS_CPU1_C0_BMSK                        0x100
#define HWIO_APCS_APC09_APC_SYSRST_DIAG_STS_CPU1_C0_SHFT                          0x8
#define HWIO_APCS_APC09_APC_SYSRST_DIAG_STS_CPU0_C5_BMSK                         0x20
#define HWIO_APCS_APC09_APC_SYSRST_DIAG_STS_CPU0_C5_SHFT                          0x5
#define HWIO_APCS_APC09_APC_SYSRST_DIAG_STS_CPU0_C4_BMSK                         0x10
#define HWIO_APCS_APC09_APC_SYSRST_DIAG_STS_CPU0_C4_SHFT                          0x4
#define HWIO_APCS_APC09_APC_SYSRST_DIAG_STS_CPU0_C3_BMSK                          0x8
#define HWIO_APCS_APC09_APC_SYSRST_DIAG_STS_CPU0_C3_SHFT                          0x3
#define HWIO_APCS_APC09_APC_SYSRST_DIAG_STS_CPU0_C2_BMSK                          0x4
#define HWIO_APCS_APC09_APC_SYSRST_DIAG_STS_CPU0_C2_SHFT                          0x2
#define HWIO_APCS_APC09_APC_SYSRST_DIAG_STS_CPU0_C1_BMSK                          0x2
#define HWIO_APCS_APC09_APC_SYSRST_DIAG_STS_CPU0_C1_SHFT                          0x1
#define HWIO_APCS_APC09_APC_SYSRST_DIAG_STS_CPU0_C0_BMSK                          0x1
#define HWIO_APCS_APC09_APC_SYSRST_DIAG_STS_CPU0_C0_SHFT                          0x0

#define HWIO_APCS_APC09_APC_SYSRST_DIAG_STS_SPM_ADDR                       (APCS_APC09_APC_APC_STS_REG_BASE      + 0x000000c4)
#define HWIO_APCS_APC09_APC_SYSRST_DIAG_STS_SPM_RMSK                       0x1ff7fdff
#define HWIO_APCS_APC09_APC_SYSRST_DIAG_STS_SPM_IN          \
        in_dword_masked(HWIO_APCS_APC09_APC_SYSRST_DIAG_STS_SPM_ADDR, HWIO_APCS_APC09_APC_SYSRST_DIAG_STS_SPM_RMSK)
#define HWIO_APCS_APC09_APC_SYSRST_DIAG_STS_SPM_INM(m)      \
        in_dword_masked(HWIO_APCS_APC09_APC_SYSRST_DIAG_STS_SPM_ADDR, m)
#define HWIO_APCS_APC09_APC_SYSRST_DIAG_STS_SPM_L2_SPM_CMD_BMSK            0x1ff00000
#define HWIO_APCS_APC09_APC_SYSRST_DIAG_STS_SPM_L2_SPM_CMD_SHFT                  0x14
#define HWIO_APCS_APC09_APC_SYSRST_DIAG_STS_SPM_CPU1_SPM_CMD_BMSK             0x7fc00
#define HWIO_APCS_APC09_APC_SYSRST_DIAG_STS_SPM_CPU1_SPM_CMD_SHFT                 0xa
#define HWIO_APCS_APC09_APC_SYSRST_DIAG_STS_SPM_CPU0_SPM_CMD_BMSK               0x1ff
#define HWIO_APCS_APC09_APC_SYSRST_DIAG_STS_SPM_CPU0_SPM_CMD_SHFT                 0x0

/*----------------------------------------------------------------------------
 * MODULE: APCS_APC10_APC_APC_STS
 *--------------------------------------------------------------------------*/

#define APCS_APC10_APC_APC_STS_REG_BASE                                    (HMSS_PERIPH_BASE      + 0x002dce00)

#define HWIO_APCS_APC10_APC_PGSCTL_STS_ADDR                                (APCS_APC10_APC_APC_STS_REG_BASE      + 0x00000000)
#define HWIO_APCS_APC10_APC_PGSCTL_STS_RMSK                                   0xf03ff
#define HWIO_APCS_APC10_APC_PGSCTL_STS_IN          \
        in_dword_masked(HWIO_APCS_APC10_APC_PGSCTL_STS_ADDR, HWIO_APCS_APC10_APC_PGSCTL_STS_RMSK)
#define HWIO_APCS_APC10_APC_PGSCTL_STS_INM(m)      \
        in_dword_masked(HWIO_APCS_APC10_APC_PGSCTL_STS_ADDR, m)
#define HWIO_APCS_APC10_APC_PGSCTL_STS_TIMER_BMSK                             0xf0000
#define HWIO_APCS_APC10_APC_PGSCTL_STS_TIMER_SHFT                                0x10
#define HWIO_APCS_APC10_APC_PGSCTL_STS_OUT_CPU_MODE_BIT1_BMSK                   0x200
#define HWIO_APCS_APC10_APC_PGSCTL_STS_OUT_CPU_MODE_BIT1_SHFT                     0x9
#define HWIO_APCS_APC10_APC_PGSCTL_STS_FSM_CUR_STATE_BIT2_BMSK                  0x100
#define HWIO_APCS_APC10_APC_PGSCTL_STS_FSM_CUR_STATE_BIT2_SHFT                    0x8
#define HWIO_APCS_APC10_APC_PGSCTL_STS_OUT_CPR_BYPASS_BMSK                       0x80
#define HWIO_APCS_APC10_APC_PGSCTL_STS_OUT_CPR_BYPASS_SHFT                        0x7
#define HWIO_APCS_APC10_APC_PGSCTL_STS_OUT_FREEZE_BMSK                           0x40
#define HWIO_APCS_APC10_APC_PGSCTL_STS_OUT_FREEZE_SHFT                            0x6
#define HWIO_APCS_APC10_APC_PGSCTL_STS_FSM_CUR_STATE_BMSK                        0x30
#define HWIO_APCS_APC10_APC_PGSCTL_STS_FSM_CUR_STATE_SHFT                         0x4
#define HWIO_APCS_APC10_APC_PGSCTL_STS_OUT_L2_MODE_BMSK                           0x8
#define HWIO_APCS_APC10_APC_PGSCTL_STS_OUT_L2_MODE_SHFT                           0x3
#define HWIO_APCS_APC10_APC_PGSCTL_STS_OUT_CPU_MODE_BMSK                          0x4
#define HWIO_APCS_APC10_APC_PGSCTL_STS_OUT_CPU_MODE_SHFT                          0x2
#define HWIO_APCS_APC10_APC_PGSCTL_STS_NEW_MODE_BMSK                              0x2
#define HWIO_APCS_APC10_APC_PGSCTL_STS_NEW_MODE_SHFT                              0x1
#define HWIO_APCS_APC10_APC_PGSCTL_STS_CSR_MODE_BMSK                              0x1
#define HWIO_APCS_APC10_APC_PGSCTL_STS_CSR_MODE_SHFT                              0x0

#define HWIO_APCS_APC10_APC_DOMAIN_STS_ADDR                                (APCS_APC10_APC_APC_STS_REG_BASE      + 0x00000080)
#define HWIO_APCS_APC10_APC_DOMAIN_STS_RMSK                                  0x333333
#define HWIO_APCS_APC10_APC_DOMAIN_STS_IN          \
        in_dword_masked(HWIO_APCS_APC10_APC_DOMAIN_STS_ADDR, HWIO_APCS_APC10_APC_DOMAIN_STS_RMSK)
#define HWIO_APCS_APC10_APC_DOMAIN_STS_INM(m)      \
        in_dword_masked(HWIO_APCS_APC10_APC_DOMAIN_STS_ADDR, m)
#define HWIO_APCS_APC10_APC_DOMAIN_STS_L2_MAS_BMSK                           0x300000
#define HWIO_APCS_APC10_APC_DOMAIN_STS_L2_MAS_SHFT                               0x14
#define HWIO_APCS_APC10_APC_DOMAIN_STS_L2_PGS_BMSK                            0x30000
#define HWIO_APCS_APC10_APC_DOMAIN_STS_L2_PGS_SHFT                               0x10
#define HWIO_APCS_APC10_APC_DOMAIN_STS_CPU1_MAS_BMSK                           0x3000
#define HWIO_APCS_APC10_APC_DOMAIN_STS_CPU1_MAS_SHFT                              0xc
#define HWIO_APCS_APC10_APC_DOMAIN_STS_CPU1_PGS_BMSK                            0x300
#define HWIO_APCS_APC10_APC_DOMAIN_STS_CPU1_PGS_SHFT                              0x8
#define HWIO_APCS_APC10_APC_DOMAIN_STS_CPU0_MAS_BMSK                             0x30
#define HWIO_APCS_APC10_APC_DOMAIN_STS_CPU0_MAS_SHFT                              0x4
#define HWIO_APCS_APC10_APC_DOMAIN_STS_CPU0_PGS_BMSK                              0x3
#define HWIO_APCS_APC10_APC_DOMAIN_STS_CPU0_PGS_SHFT                              0x0

#define HWIO_APCS_APC10_APC_SYSRST_DIAG_STS_ADDR                           (APCS_APC10_APC_APC_STS_REG_BASE      + 0x000000c0)
#define HWIO_APCS_APC10_APC_SYSRST_DIAG_STS_RMSK                             0x3f3f3f
#define HWIO_APCS_APC10_APC_SYSRST_DIAG_STS_IN          \
        in_dword_masked(HWIO_APCS_APC10_APC_SYSRST_DIAG_STS_ADDR, HWIO_APCS_APC10_APC_SYSRST_DIAG_STS_RMSK)
#define HWIO_APCS_APC10_APC_SYSRST_DIAG_STS_INM(m)      \
        in_dword_masked(HWIO_APCS_APC10_APC_SYSRST_DIAG_STS_ADDR, m)
#define HWIO_APCS_APC10_APC_SYSRST_DIAG_STS_L2_D5_BMSK                       0x200000
#define HWIO_APCS_APC10_APC_SYSRST_DIAG_STS_L2_D5_SHFT                           0x15
#define HWIO_APCS_APC10_APC_SYSRST_DIAG_STS_L2_D4_BMSK                       0x100000
#define HWIO_APCS_APC10_APC_SYSRST_DIAG_STS_L2_D4_SHFT                           0x14
#define HWIO_APCS_APC10_APC_SYSRST_DIAG_STS_L2_D3_BMSK                        0x80000
#define HWIO_APCS_APC10_APC_SYSRST_DIAG_STS_L2_D3_SHFT                           0x13
#define HWIO_APCS_APC10_APC_SYSRST_DIAG_STS_L2_D2_BMSK                        0x40000
#define HWIO_APCS_APC10_APC_SYSRST_DIAG_STS_L2_D2_SHFT                           0x12
#define HWIO_APCS_APC10_APC_SYSRST_DIAG_STS_L2_D1_BMSK                        0x20000
#define HWIO_APCS_APC10_APC_SYSRST_DIAG_STS_L2_D1_SHFT                           0x11
#define HWIO_APCS_APC10_APC_SYSRST_DIAG_STS_L2_D0_BMSK                        0x10000
#define HWIO_APCS_APC10_APC_SYSRST_DIAG_STS_L2_D0_SHFT                           0x10
#define HWIO_APCS_APC10_APC_SYSRST_DIAG_STS_CPU1_C5_BMSK                       0x2000
#define HWIO_APCS_APC10_APC_SYSRST_DIAG_STS_CPU1_C5_SHFT                          0xd
#define HWIO_APCS_APC10_APC_SYSRST_DIAG_STS_CPU1_C4_BMSK                       0x1000
#define HWIO_APCS_APC10_APC_SYSRST_DIAG_STS_CPU1_C4_SHFT                          0xc
#define HWIO_APCS_APC10_APC_SYSRST_DIAG_STS_CPU1_C3_BMSK                        0x800
#define HWIO_APCS_APC10_APC_SYSRST_DIAG_STS_CPU1_C3_SHFT                          0xb
#define HWIO_APCS_APC10_APC_SYSRST_DIAG_STS_CPU1_C2_BMSK                        0x400
#define HWIO_APCS_APC10_APC_SYSRST_DIAG_STS_CPU1_C2_SHFT                          0xa
#define HWIO_APCS_APC10_APC_SYSRST_DIAG_STS_CPU1_C1_BMSK                        0x200
#define HWIO_APCS_APC10_APC_SYSRST_DIAG_STS_CPU1_C1_SHFT                          0x9
#define HWIO_APCS_APC10_APC_SYSRST_DIAG_STS_CPU1_C0_BMSK                        0x100
#define HWIO_APCS_APC10_APC_SYSRST_DIAG_STS_CPU1_C0_SHFT                          0x8
#define HWIO_APCS_APC10_APC_SYSRST_DIAG_STS_CPU0_C5_BMSK                         0x20
#define HWIO_APCS_APC10_APC_SYSRST_DIAG_STS_CPU0_C5_SHFT                          0x5
#define HWIO_APCS_APC10_APC_SYSRST_DIAG_STS_CPU0_C4_BMSK                         0x10
#define HWIO_APCS_APC10_APC_SYSRST_DIAG_STS_CPU0_C4_SHFT                          0x4
#define HWIO_APCS_APC10_APC_SYSRST_DIAG_STS_CPU0_C3_BMSK                          0x8
#define HWIO_APCS_APC10_APC_SYSRST_DIAG_STS_CPU0_C3_SHFT                          0x3
#define HWIO_APCS_APC10_APC_SYSRST_DIAG_STS_CPU0_C2_BMSK                          0x4
#define HWIO_APCS_APC10_APC_SYSRST_DIAG_STS_CPU0_C2_SHFT                          0x2
#define HWIO_APCS_APC10_APC_SYSRST_DIAG_STS_CPU0_C1_BMSK                          0x2
#define HWIO_APCS_APC10_APC_SYSRST_DIAG_STS_CPU0_C1_SHFT                          0x1
#define HWIO_APCS_APC10_APC_SYSRST_DIAG_STS_CPU0_C0_BMSK                          0x1
#define HWIO_APCS_APC10_APC_SYSRST_DIAG_STS_CPU0_C0_SHFT                          0x0

#define HWIO_APCS_APC10_APC_SYSRST_DIAG_STS_SPM_ADDR                       (APCS_APC10_APC_APC_STS_REG_BASE      + 0x000000c4)
#define HWIO_APCS_APC10_APC_SYSRST_DIAG_STS_SPM_RMSK                       0x1ff7fdff
#define HWIO_APCS_APC10_APC_SYSRST_DIAG_STS_SPM_IN          \
        in_dword_masked(HWIO_APCS_APC10_APC_SYSRST_DIAG_STS_SPM_ADDR, HWIO_APCS_APC10_APC_SYSRST_DIAG_STS_SPM_RMSK)
#define HWIO_APCS_APC10_APC_SYSRST_DIAG_STS_SPM_INM(m)      \
        in_dword_masked(HWIO_APCS_APC10_APC_SYSRST_DIAG_STS_SPM_ADDR, m)
#define HWIO_APCS_APC10_APC_SYSRST_DIAG_STS_SPM_L2_SPM_CMD_BMSK            0x1ff00000
#define HWIO_APCS_APC10_APC_SYSRST_DIAG_STS_SPM_L2_SPM_CMD_SHFT                  0x14
#define HWIO_APCS_APC10_APC_SYSRST_DIAG_STS_SPM_CPU1_SPM_CMD_BMSK             0x7fc00
#define HWIO_APCS_APC10_APC_SYSRST_DIAG_STS_SPM_CPU1_SPM_CMD_SHFT                 0xa
#define HWIO_APCS_APC10_APC_SYSRST_DIAG_STS_SPM_CPU0_SPM_CMD_BMSK               0x1ff
#define HWIO_APCS_APC10_APC_SYSRST_DIAG_STS_SPM_CPU0_SPM_CMD_SHFT                 0x0

/*----------------------------------------------------------------------------
 * MODULE: APCS_APC11_APC_APC_STS
 *--------------------------------------------------------------------------*/

#define APCS_APC11_APC_APC_STS_REG_BASE                                    (HMSS_PERIPH_BASE      + 0x002dd600)

#define HWIO_APCS_APC11_APC_PGSCTL_STS_ADDR                                (APCS_APC11_APC_APC_STS_REG_BASE      + 0x00000000)
#define HWIO_APCS_APC11_APC_PGSCTL_STS_RMSK                                   0xf03ff
#define HWIO_APCS_APC11_APC_PGSCTL_STS_IN          \
        in_dword_masked(HWIO_APCS_APC11_APC_PGSCTL_STS_ADDR, HWIO_APCS_APC11_APC_PGSCTL_STS_RMSK)
#define HWIO_APCS_APC11_APC_PGSCTL_STS_INM(m)      \
        in_dword_masked(HWIO_APCS_APC11_APC_PGSCTL_STS_ADDR, m)
#define HWIO_APCS_APC11_APC_PGSCTL_STS_TIMER_BMSK                             0xf0000
#define HWIO_APCS_APC11_APC_PGSCTL_STS_TIMER_SHFT                                0x10
#define HWIO_APCS_APC11_APC_PGSCTL_STS_OUT_CPU_MODE_BIT1_BMSK                   0x200
#define HWIO_APCS_APC11_APC_PGSCTL_STS_OUT_CPU_MODE_BIT1_SHFT                     0x9
#define HWIO_APCS_APC11_APC_PGSCTL_STS_FSM_CUR_STATE_BIT2_BMSK                  0x100
#define HWIO_APCS_APC11_APC_PGSCTL_STS_FSM_CUR_STATE_BIT2_SHFT                    0x8
#define HWIO_APCS_APC11_APC_PGSCTL_STS_OUT_CPR_BYPASS_BMSK                       0x80
#define HWIO_APCS_APC11_APC_PGSCTL_STS_OUT_CPR_BYPASS_SHFT                        0x7
#define HWIO_APCS_APC11_APC_PGSCTL_STS_OUT_FREEZE_BMSK                           0x40
#define HWIO_APCS_APC11_APC_PGSCTL_STS_OUT_FREEZE_SHFT                            0x6
#define HWIO_APCS_APC11_APC_PGSCTL_STS_FSM_CUR_STATE_BMSK                        0x30
#define HWIO_APCS_APC11_APC_PGSCTL_STS_FSM_CUR_STATE_SHFT                         0x4
#define HWIO_APCS_APC11_APC_PGSCTL_STS_OUT_L2_MODE_BMSK                           0x8
#define HWIO_APCS_APC11_APC_PGSCTL_STS_OUT_L2_MODE_SHFT                           0x3
#define HWIO_APCS_APC11_APC_PGSCTL_STS_OUT_CPU_MODE_BMSK                          0x4
#define HWIO_APCS_APC11_APC_PGSCTL_STS_OUT_CPU_MODE_SHFT                          0x2
#define HWIO_APCS_APC11_APC_PGSCTL_STS_NEW_MODE_BMSK                              0x2
#define HWIO_APCS_APC11_APC_PGSCTL_STS_NEW_MODE_SHFT                              0x1
#define HWIO_APCS_APC11_APC_PGSCTL_STS_CSR_MODE_BMSK                              0x1
#define HWIO_APCS_APC11_APC_PGSCTL_STS_CSR_MODE_SHFT                              0x0

#define HWIO_APCS_APC11_APC_DOMAIN_STS_ADDR                                (APCS_APC11_APC_APC_STS_REG_BASE      + 0x00000080)
#define HWIO_APCS_APC11_APC_DOMAIN_STS_RMSK                                  0x333333
#define HWIO_APCS_APC11_APC_DOMAIN_STS_IN          \
        in_dword_masked(HWIO_APCS_APC11_APC_DOMAIN_STS_ADDR, HWIO_APCS_APC11_APC_DOMAIN_STS_RMSK)
#define HWIO_APCS_APC11_APC_DOMAIN_STS_INM(m)      \
        in_dword_masked(HWIO_APCS_APC11_APC_DOMAIN_STS_ADDR, m)
#define HWIO_APCS_APC11_APC_DOMAIN_STS_L2_MAS_BMSK                           0x300000
#define HWIO_APCS_APC11_APC_DOMAIN_STS_L2_MAS_SHFT                               0x14
#define HWIO_APCS_APC11_APC_DOMAIN_STS_L2_PGS_BMSK                            0x30000
#define HWIO_APCS_APC11_APC_DOMAIN_STS_L2_PGS_SHFT                               0x10
#define HWIO_APCS_APC11_APC_DOMAIN_STS_CPU1_MAS_BMSK                           0x3000
#define HWIO_APCS_APC11_APC_DOMAIN_STS_CPU1_MAS_SHFT                              0xc
#define HWIO_APCS_APC11_APC_DOMAIN_STS_CPU1_PGS_BMSK                            0x300
#define HWIO_APCS_APC11_APC_DOMAIN_STS_CPU1_PGS_SHFT                              0x8
#define HWIO_APCS_APC11_APC_DOMAIN_STS_CPU0_MAS_BMSK                             0x30
#define HWIO_APCS_APC11_APC_DOMAIN_STS_CPU0_MAS_SHFT                              0x4
#define HWIO_APCS_APC11_APC_DOMAIN_STS_CPU0_PGS_BMSK                              0x3
#define HWIO_APCS_APC11_APC_DOMAIN_STS_CPU0_PGS_SHFT                              0x0

#define HWIO_APCS_APC11_APC_SYSRST_DIAG_STS_ADDR                           (APCS_APC11_APC_APC_STS_REG_BASE      + 0x000000c0)
#define HWIO_APCS_APC11_APC_SYSRST_DIAG_STS_RMSK                             0x3f3f3f
#define HWIO_APCS_APC11_APC_SYSRST_DIAG_STS_IN          \
        in_dword_masked(HWIO_APCS_APC11_APC_SYSRST_DIAG_STS_ADDR, HWIO_APCS_APC11_APC_SYSRST_DIAG_STS_RMSK)
#define HWIO_APCS_APC11_APC_SYSRST_DIAG_STS_INM(m)      \
        in_dword_masked(HWIO_APCS_APC11_APC_SYSRST_DIAG_STS_ADDR, m)
#define HWIO_APCS_APC11_APC_SYSRST_DIAG_STS_L2_D5_BMSK                       0x200000
#define HWIO_APCS_APC11_APC_SYSRST_DIAG_STS_L2_D5_SHFT                           0x15
#define HWIO_APCS_APC11_APC_SYSRST_DIAG_STS_L2_D4_BMSK                       0x100000
#define HWIO_APCS_APC11_APC_SYSRST_DIAG_STS_L2_D4_SHFT                           0x14
#define HWIO_APCS_APC11_APC_SYSRST_DIAG_STS_L2_D3_BMSK                        0x80000
#define HWIO_APCS_APC11_APC_SYSRST_DIAG_STS_L2_D3_SHFT                           0x13
#define HWIO_APCS_APC11_APC_SYSRST_DIAG_STS_L2_D2_BMSK                        0x40000
#define HWIO_APCS_APC11_APC_SYSRST_DIAG_STS_L2_D2_SHFT                           0x12
#define HWIO_APCS_APC11_APC_SYSRST_DIAG_STS_L2_D1_BMSK                        0x20000
#define HWIO_APCS_APC11_APC_SYSRST_DIAG_STS_L2_D1_SHFT                           0x11
#define HWIO_APCS_APC11_APC_SYSRST_DIAG_STS_L2_D0_BMSK                        0x10000
#define HWIO_APCS_APC11_APC_SYSRST_DIAG_STS_L2_D0_SHFT                           0x10
#define HWIO_APCS_APC11_APC_SYSRST_DIAG_STS_CPU1_C5_BMSK                       0x2000
#define HWIO_APCS_APC11_APC_SYSRST_DIAG_STS_CPU1_C5_SHFT                          0xd
#define HWIO_APCS_APC11_APC_SYSRST_DIAG_STS_CPU1_C4_BMSK                       0x1000
#define HWIO_APCS_APC11_APC_SYSRST_DIAG_STS_CPU1_C4_SHFT                          0xc
#define HWIO_APCS_APC11_APC_SYSRST_DIAG_STS_CPU1_C3_BMSK                        0x800
#define HWIO_APCS_APC11_APC_SYSRST_DIAG_STS_CPU1_C3_SHFT                          0xb
#define HWIO_APCS_APC11_APC_SYSRST_DIAG_STS_CPU1_C2_BMSK                        0x400
#define HWIO_APCS_APC11_APC_SYSRST_DIAG_STS_CPU1_C2_SHFT                          0xa
#define HWIO_APCS_APC11_APC_SYSRST_DIAG_STS_CPU1_C1_BMSK                        0x200
#define HWIO_APCS_APC11_APC_SYSRST_DIAG_STS_CPU1_C1_SHFT                          0x9
#define HWIO_APCS_APC11_APC_SYSRST_DIAG_STS_CPU1_C0_BMSK                        0x100
#define HWIO_APCS_APC11_APC_SYSRST_DIAG_STS_CPU1_C0_SHFT                          0x8
#define HWIO_APCS_APC11_APC_SYSRST_DIAG_STS_CPU0_C5_BMSK                         0x20
#define HWIO_APCS_APC11_APC_SYSRST_DIAG_STS_CPU0_C5_SHFT                          0x5
#define HWIO_APCS_APC11_APC_SYSRST_DIAG_STS_CPU0_C4_BMSK                         0x10
#define HWIO_APCS_APC11_APC_SYSRST_DIAG_STS_CPU0_C4_SHFT                          0x4
#define HWIO_APCS_APC11_APC_SYSRST_DIAG_STS_CPU0_C3_BMSK                          0x8
#define HWIO_APCS_APC11_APC_SYSRST_DIAG_STS_CPU0_C3_SHFT                          0x3
#define HWIO_APCS_APC11_APC_SYSRST_DIAG_STS_CPU0_C2_BMSK                          0x4
#define HWIO_APCS_APC11_APC_SYSRST_DIAG_STS_CPU0_C2_SHFT                          0x2
#define HWIO_APCS_APC11_APC_SYSRST_DIAG_STS_CPU0_C1_BMSK                          0x2
#define HWIO_APCS_APC11_APC_SYSRST_DIAG_STS_CPU0_C1_SHFT                          0x1
#define HWIO_APCS_APC11_APC_SYSRST_DIAG_STS_CPU0_C0_BMSK                          0x1
#define HWIO_APCS_APC11_APC_SYSRST_DIAG_STS_CPU0_C0_SHFT                          0x0

#define HWIO_APCS_APC11_APC_SYSRST_DIAG_STS_SPM_ADDR                       (APCS_APC11_APC_APC_STS_REG_BASE      + 0x000000c4)
#define HWIO_APCS_APC11_APC_SYSRST_DIAG_STS_SPM_RMSK                       0x1ff7fdff
#define HWIO_APCS_APC11_APC_SYSRST_DIAG_STS_SPM_IN          \
        in_dword_masked(HWIO_APCS_APC11_APC_SYSRST_DIAG_STS_SPM_ADDR, HWIO_APCS_APC11_APC_SYSRST_DIAG_STS_SPM_RMSK)
#define HWIO_APCS_APC11_APC_SYSRST_DIAG_STS_SPM_INM(m)      \
        in_dword_masked(HWIO_APCS_APC11_APC_SYSRST_DIAG_STS_SPM_ADDR, m)
#define HWIO_APCS_APC11_APC_SYSRST_DIAG_STS_SPM_L2_SPM_CMD_BMSK            0x1ff00000
#define HWIO_APCS_APC11_APC_SYSRST_DIAG_STS_SPM_L2_SPM_CMD_SHFT                  0x14
#define HWIO_APCS_APC11_APC_SYSRST_DIAG_STS_SPM_CPU1_SPM_CMD_BMSK             0x7fc00
#define HWIO_APCS_APC11_APC_SYSRST_DIAG_STS_SPM_CPU1_SPM_CMD_SHFT                 0xa
#define HWIO_APCS_APC11_APC_SYSRST_DIAG_STS_SPM_CPU0_SPM_CMD_BMSK               0x1ff
#define HWIO_APCS_APC11_APC_SYSRST_DIAG_STS_SPM_CPU0_SPM_CMD_SHFT                 0x0

/*----------------------------------------------------------------------------
 * MODULE: APCS_APC12_APC_APC_STS
 *--------------------------------------------------------------------------*/

#define APCS_APC12_APC_APC_STS_REG_BASE                                    (HMSS_PERIPH_BASE      + 0x002e4600)

#define HWIO_APCS_APC12_APC_PGSCTL_STS_ADDR                                (APCS_APC12_APC_APC_STS_REG_BASE      + 0x00000000)
#define HWIO_APCS_APC12_APC_PGSCTL_STS_RMSK                                   0xf03ff
#define HWIO_APCS_APC12_APC_PGSCTL_STS_IN          \
        in_dword_masked(HWIO_APCS_APC12_APC_PGSCTL_STS_ADDR, HWIO_APCS_APC12_APC_PGSCTL_STS_RMSK)
#define HWIO_APCS_APC12_APC_PGSCTL_STS_INM(m)      \
        in_dword_masked(HWIO_APCS_APC12_APC_PGSCTL_STS_ADDR, m)
#define HWIO_APCS_APC12_APC_PGSCTL_STS_TIMER_BMSK                             0xf0000
#define HWIO_APCS_APC12_APC_PGSCTL_STS_TIMER_SHFT                                0x10
#define HWIO_APCS_APC12_APC_PGSCTL_STS_OUT_CPU_MODE_BIT1_BMSK                   0x200
#define HWIO_APCS_APC12_APC_PGSCTL_STS_OUT_CPU_MODE_BIT1_SHFT                     0x9
#define HWIO_APCS_APC12_APC_PGSCTL_STS_FSM_CUR_STATE_BIT2_BMSK                  0x100
#define HWIO_APCS_APC12_APC_PGSCTL_STS_FSM_CUR_STATE_BIT2_SHFT                    0x8
#define HWIO_APCS_APC12_APC_PGSCTL_STS_OUT_CPR_BYPASS_BMSK                       0x80
#define HWIO_APCS_APC12_APC_PGSCTL_STS_OUT_CPR_BYPASS_SHFT                        0x7
#define HWIO_APCS_APC12_APC_PGSCTL_STS_OUT_FREEZE_BMSK                           0x40
#define HWIO_APCS_APC12_APC_PGSCTL_STS_OUT_FREEZE_SHFT                            0x6
#define HWIO_APCS_APC12_APC_PGSCTL_STS_FSM_CUR_STATE_BMSK                        0x30
#define HWIO_APCS_APC12_APC_PGSCTL_STS_FSM_CUR_STATE_SHFT                         0x4
#define HWIO_APCS_APC12_APC_PGSCTL_STS_OUT_L2_MODE_BMSK                           0x8
#define HWIO_APCS_APC12_APC_PGSCTL_STS_OUT_L2_MODE_SHFT                           0x3
#define HWIO_APCS_APC12_APC_PGSCTL_STS_OUT_CPU_MODE_BMSK                          0x4
#define HWIO_APCS_APC12_APC_PGSCTL_STS_OUT_CPU_MODE_SHFT                          0x2
#define HWIO_APCS_APC12_APC_PGSCTL_STS_NEW_MODE_BMSK                              0x2
#define HWIO_APCS_APC12_APC_PGSCTL_STS_NEW_MODE_SHFT                              0x1
#define HWIO_APCS_APC12_APC_PGSCTL_STS_CSR_MODE_BMSK                              0x1
#define HWIO_APCS_APC12_APC_PGSCTL_STS_CSR_MODE_SHFT                              0x0

#define HWIO_APCS_APC12_APC_DOMAIN_STS_ADDR                                (APCS_APC12_APC_APC_STS_REG_BASE      + 0x00000080)
#define HWIO_APCS_APC12_APC_DOMAIN_STS_RMSK                                  0x333333
#define HWIO_APCS_APC12_APC_DOMAIN_STS_IN          \
        in_dword_masked(HWIO_APCS_APC12_APC_DOMAIN_STS_ADDR, HWIO_APCS_APC12_APC_DOMAIN_STS_RMSK)
#define HWIO_APCS_APC12_APC_DOMAIN_STS_INM(m)      \
        in_dword_masked(HWIO_APCS_APC12_APC_DOMAIN_STS_ADDR, m)
#define HWIO_APCS_APC12_APC_DOMAIN_STS_L2_MAS_BMSK                           0x300000
#define HWIO_APCS_APC12_APC_DOMAIN_STS_L2_MAS_SHFT                               0x14
#define HWIO_APCS_APC12_APC_DOMAIN_STS_L2_PGS_BMSK                            0x30000
#define HWIO_APCS_APC12_APC_DOMAIN_STS_L2_PGS_SHFT                               0x10
#define HWIO_APCS_APC12_APC_DOMAIN_STS_CPU1_MAS_BMSK                           0x3000
#define HWIO_APCS_APC12_APC_DOMAIN_STS_CPU1_MAS_SHFT                              0xc
#define HWIO_APCS_APC12_APC_DOMAIN_STS_CPU1_PGS_BMSK                            0x300
#define HWIO_APCS_APC12_APC_DOMAIN_STS_CPU1_PGS_SHFT                              0x8
#define HWIO_APCS_APC12_APC_DOMAIN_STS_CPU0_MAS_BMSK                             0x30
#define HWIO_APCS_APC12_APC_DOMAIN_STS_CPU0_MAS_SHFT                              0x4
#define HWIO_APCS_APC12_APC_DOMAIN_STS_CPU0_PGS_BMSK                              0x3
#define HWIO_APCS_APC12_APC_DOMAIN_STS_CPU0_PGS_SHFT                              0x0

#define HWIO_APCS_APC12_APC_SYSRST_DIAG_STS_ADDR                           (APCS_APC12_APC_APC_STS_REG_BASE      + 0x000000c0)
#define HWIO_APCS_APC12_APC_SYSRST_DIAG_STS_RMSK                             0x3f3f3f
#define HWIO_APCS_APC12_APC_SYSRST_DIAG_STS_IN          \
        in_dword_masked(HWIO_APCS_APC12_APC_SYSRST_DIAG_STS_ADDR, HWIO_APCS_APC12_APC_SYSRST_DIAG_STS_RMSK)
#define HWIO_APCS_APC12_APC_SYSRST_DIAG_STS_INM(m)      \
        in_dword_masked(HWIO_APCS_APC12_APC_SYSRST_DIAG_STS_ADDR, m)
#define HWIO_APCS_APC12_APC_SYSRST_DIAG_STS_L2_D5_BMSK                       0x200000
#define HWIO_APCS_APC12_APC_SYSRST_DIAG_STS_L2_D5_SHFT                           0x15
#define HWIO_APCS_APC12_APC_SYSRST_DIAG_STS_L2_D4_BMSK                       0x100000
#define HWIO_APCS_APC12_APC_SYSRST_DIAG_STS_L2_D4_SHFT                           0x14
#define HWIO_APCS_APC12_APC_SYSRST_DIAG_STS_L2_D3_BMSK                        0x80000
#define HWIO_APCS_APC12_APC_SYSRST_DIAG_STS_L2_D3_SHFT                           0x13
#define HWIO_APCS_APC12_APC_SYSRST_DIAG_STS_L2_D2_BMSK                        0x40000
#define HWIO_APCS_APC12_APC_SYSRST_DIAG_STS_L2_D2_SHFT                           0x12
#define HWIO_APCS_APC12_APC_SYSRST_DIAG_STS_L2_D1_BMSK                        0x20000
#define HWIO_APCS_APC12_APC_SYSRST_DIAG_STS_L2_D1_SHFT                           0x11
#define HWIO_APCS_APC12_APC_SYSRST_DIAG_STS_L2_D0_BMSK                        0x10000
#define HWIO_APCS_APC12_APC_SYSRST_DIAG_STS_L2_D0_SHFT                           0x10
#define HWIO_APCS_APC12_APC_SYSRST_DIAG_STS_CPU1_C5_BMSK                       0x2000
#define HWIO_APCS_APC12_APC_SYSRST_DIAG_STS_CPU1_C5_SHFT                          0xd
#define HWIO_APCS_APC12_APC_SYSRST_DIAG_STS_CPU1_C4_BMSK                       0x1000
#define HWIO_APCS_APC12_APC_SYSRST_DIAG_STS_CPU1_C4_SHFT                          0xc
#define HWIO_APCS_APC12_APC_SYSRST_DIAG_STS_CPU1_C3_BMSK                        0x800
#define HWIO_APCS_APC12_APC_SYSRST_DIAG_STS_CPU1_C3_SHFT                          0xb
#define HWIO_APCS_APC12_APC_SYSRST_DIAG_STS_CPU1_C2_BMSK                        0x400
#define HWIO_APCS_APC12_APC_SYSRST_DIAG_STS_CPU1_C2_SHFT                          0xa
#define HWIO_APCS_APC12_APC_SYSRST_DIAG_STS_CPU1_C1_BMSK                        0x200
#define HWIO_APCS_APC12_APC_SYSRST_DIAG_STS_CPU1_C1_SHFT                          0x9
#define HWIO_APCS_APC12_APC_SYSRST_DIAG_STS_CPU1_C0_BMSK                        0x100
#define HWIO_APCS_APC12_APC_SYSRST_DIAG_STS_CPU1_C0_SHFT                          0x8
#define HWIO_APCS_APC12_APC_SYSRST_DIAG_STS_CPU0_C5_BMSK                         0x20
#define HWIO_APCS_APC12_APC_SYSRST_DIAG_STS_CPU0_C5_SHFT                          0x5
#define HWIO_APCS_APC12_APC_SYSRST_DIAG_STS_CPU0_C4_BMSK                         0x10
#define HWIO_APCS_APC12_APC_SYSRST_DIAG_STS_CPU0_C4_SHFT                          0x4
#define HWIO_APCS_APC12_APC_SYSRST_DIAG_STS_CPU0_C3_BMSK                          0x8
#define HWIO_APCS_APC12_APC_SYSRST_DIAG_STS_CPU0_C3_SHFT                          0x3
#define HWIO_APCS_APC12_APC_SYSRST_DIAG_STS_CPU0_C2_BMSK                          0x4
#define HWIO_APCS_APC12_APC_SYSRST_DIAG_STS_CPU0_C2_SHFT                          0x2
#define HWIO_APCS_APC12_APC_SYSRST_DIAG_STS_CPU0_C1_BMSK                          0x2
#define HWIO_APCS_APC12_APC_SYSRST_DIAG_STS_CPU0_C1_SHFT                          0x1
#define HWIO_APCS_APC12_APC_SYSRST_DIAG_STS_CPU0_C0_BMSK                          0x1
#define HWIO_APCS_APC12_APC_SYSRST_DIAG_STS_CPU0_C0_SHFT                          0x0

#define HWIO_APCS_APC12_APC_SYSRST_DIAG_STS_SPM_ADDR                       (APCS_APC12_APC_APC_STS_REG_BASE      + 0x000000c4)
#define HWIO_APCS_APC12_APC_SYSRST_DIAG_STS_SPM_RMSK                       0x1ff7fdff
#define HWIO_APCS_APC12_APC_SYSRST_DIAG_STS_SPM_IN          \
        in_dword_masked(HWIO_APCS_APC12_APC_SYSRST_DIAG_STS_SPM_ADDR, HWIO_APCS_APC12_APC_SYSRST_DIAG_STS_SPM_RMSK)
#define HWIO_APCS_APC12_APC_SYSRST_DIAG_STS_SPM_INM(m)      \
        in_dword_masked(HWIO_APCS_APC12_APC_SYSRST_DIAG_STS_SPM_ADDR, m)
#define HWIO_APCS_APC12_APC_SYSRST_DIAG_STS_SPM_L2_SPM_CMD_BMSK            0x1ff00000
#define HWIO_APCS_APC12_APC_SYSRST_DIAG_STS_SPM_L2_SPM_CMD_SHFT                  0x14
#define HWIO_APCS_APC12_APC_SYSRST_DIAG_STS_SPM_CPU1_SPM_CMD_BMSK             0x7fc00
#define HWIO_APCS_APC12_APC_SYSRST_DIAG_STS_SPM_CPU1_SPM_CMD_SHFT                 0xa
#define HWIO_APCS_APC12_APC_SYSRST_DIAG_STS_SPM_CPU0_SPM_CMD_BMSK               0x1ff
#define HWIO_APCS_APC12_APC_SYSRST_DIAG_STS_SPM_CPU0_SPM_CMD_SHFT                 0x0

/*----------------------------------------------------------------------------
 * MODULE: APCS_APC13_APC_APC_STS
 *--------------------------------------------------------------------------*/

#define APCS_APC13_APC_APC_STS_REG_BASE                                    (HMSS_PERIPH_BASE      + 0x002e4e00)

#define HWIO_APCS_APC13_APC_PGSCTL_STS_ADDR                                (APCS_APC13_APC_APC_STS_REG_BASE      + 0x00000000)
#define HWIO_APCS_APC13_APC_PGSCTL_STS_RMSK                                   0xf03ff
#define HWIO_APCS_APC13_APC_PGSCTL_STS_IN          \
        in_dword_masked(HWIO_APCS_APC13_APC_PGSCTL_STS_ADDR, HWIO_APCS_APC13_APC_PGSCTL_STS_RMSK)
#define HWIO_APCS_APC13_APC_PGSCTL_STS_INM(m)      \
        in_dword_masked(HWIO_APCS_APC13_APC_PGSCTL_STS_ADDR, m)
#define HWIO_APCS_APC13_APC_PGSCTL_STS_TIMER_BMSK                             0xf0000
#define HWIO_APCS_APC13_APC_PGSCTL_STS_TIMER_SHFT                                0x10
#define HWIO_APCS_APC13_APC_PGSCTL_STS_OUT_CPU_MODE_BIT1_BMSK                   0x200
#define HWIO_APCS_APC13_APC_PGSCTL_STS_OUT_CPU_MODE_BIT1_SHFT                     0x9
#define HWIO_APCS_APC13_APC_PGSCTL_STS_FSM_CUR_STATE_BIT2_BMSK                  0x100
#define HWIO_APCS_APC13_APC_PGSCTL_STS_FSM_CUR_STATE_BIT2_SHFT                    0x8
#define HWIO_APCS_APC13_APC_PGSCTL_STS_OUT_CPR_BYPASS_BMSK                       0x80
#define HWIO_APCS_APC13_APC_PGSCTL_STS_OUT_CPR_BYPASS_SHFT                        0x7
#define HWIO_APCS_APC13_APC_PGSCTL_STS_OUT_FREEZE_BMSK                           0x40
#define HWIO_APCS_APC13_APC_PGSCTL_STS_OUT_FREEZE_SHFT                            0x6
#define HWIO_APCS_APC13_APC_PGSCTL_STS_FSM_CUR_STATE_BMSK                        0x30
#define HWIO_APCS_APC13_APC_PGSCTL_STS_FSM_CUR_STATE_SHFT                         0x4
#define HWIO_APCS_APC13_APC_PGSCTL_STS_OUT_L2_MODE_BMSK                           0x8
#define HWIO_APCS_APC13_APC_PGSCTL_STS_OUT_L2_MODE_SHFT                           0x3
#define HWIO_APCS_APC13_APC_PGSCTL_STS_OUT_CPU_MODE_BMSK                          0x4
#define HWIO_APCS_APC13_APC_PGSCTL_STS_OUT_CPU_MODE_SHFT                          0x2
#define HWIO_APCS_APC13_APC_PGSCTL_STS_NEW_MODE_BMSK                              0x2
#define HWIO_APCS_APC13_APC_PGSCTL_STS_NEW_MODE_SHFT                              0x1
#define HWIO_APCS_APC13_APC_PGSCTL_STS_CSR_MODE_BMSK                              0x1
#define HWIO_APCS_APC13_APC_PGSCTL_STS_CSR_MODE_SHFT                              0x0

#define HWIO_APCS_APC13_APC_DOMAIN_STS_ADDR                                (APCS_APC13_APC_APC_STS_REG_BASE      + 0x00000080)
#define HWIO_APCS_APC13_APC_DOMAIN_STS_RMSK                                  0x333333
#define HWIO_APCS_APC13_APC_DOMAIN_STS_IN          \
        in_dword_masked(HWIO_APCS_APC13_APC_DOMAIN_STS_ADDR, HWIO_APCS_APC13_APC_DOMAIN_STS_RMSK)
#define HWIO_APCS_APC13_APC_DOMAIN_STS_INM(m)      \
        in_dword_masked(HWIO_APCS_APC13_APC_DOMAIN_STS_ADDR, m)
#define HWIO_APCS_APC13_APC_DOMAIN_STS_L2_MAS_BMSK                           0x300000
#define HWIO_APCS_APC13_APC_DOMAIN_STS_L2_MAS_SHFT                               0x14
#define HWIO_APCS_APC13_APC_DOMAIN_STS_L2_PGS_BMSK                            0x30000
#define HWIO_APCS_APC13_APC_DOMAIN_STS_L2_PGS_SHFT                               0x10
#define HWIO_APCS_APC13_APC_DOMAIN_STS_CPU1_MAS_BMSK                           0x3000
#define HWIO_APCS_APC13_APC_DOMAIN_STS_CPU1_MAS_SHFT                              0xc
#define HWIO_APCS_APC13_APC_DOMAIN_STS_CPU1_PGS_BMSK                            0x300
#define HWIO_APCS_APC13_APC_DOMAIN_STS_CPU1_PGS_SHFT                              0x8
#define HWIO_APCS_APC13_APC_DOMAIN_STS_CPU0_MAS_BMSK                             0x30
#define HWIO_APCS_APC13_APC_DOMAIN_STS_CPU0_MAS_SHFT                              0x4
#define HWIO_APCS_APC13_APC_DOMAIN_STS_CPU0_PGS_BMSK                              0x3
#define HWIO_APCS_APC13_APC_DOMAIN_STS_CPU0_PGS_SHFT                              0x0

#define HWIO_APCS_APC13_APC_SYSRST_DIAG_STS_ADDR                           (APCS_APC13_APC_APC_STS_REG_BASE      + 0x000000c0)
#define HWIO_APCS_APC13_APC_SYSRST_DIAG_STS_RMSK                             0x3f3f3f
#define HWIO_APCS_APC13_APC_SYSRST_DIAG_STS_IN          \
        in_dword_masked(HWIO_APCS_APC13_APC_SYSRST_DIAG_STS_ADDR, HWIO_APCS_APC13_APC_SYSRST_DIAG_STS_RMSK)
#define HWIO_APCS_APC13_APC_SYSRST_DIAG_STS_INM(m)      \
        in_dword_masked(HWIO_APCS_APC13_APC_SYSRST_DIAG_STS_ADDR, m)
#define HWIO_APCS_APC13_APC_SYSRST_DIAG_STS_L2_D5_BMSK                       0x200000
#define HWIO_APCS_APC13_APC_SYSRST_DIAG_STS_L2_D5_SHFT                           0x15
#define HWIO_APCS_APC13_APC_SYSRST_DIAG_STS_L2_D4_BMSK                       0x100000
#define HWIO_APCS_APC13_APC_SYSRST_DIAG_STS_L2_D4_SHFT                           0x14
#define HWIO_APCS_APC13_APC_SYSRST_DIAG_STS_L2_D3_BMSK                        0x80000
#define HWIO_APCS_APC13_APC_SYSRST_DIAG_STS_L2_D3_SHFT                           0x13
#define HWIO_APCS_APC13_APC_SYSRST_DIAG_STS_L2_D2_BMSK                        0x40000
#define HWIO_APCS_APC13_APC_SYSRST_DIAG_STS_L2_D2_SHFT                           0x12
#define HWIO_APCS_APC13_APC_SYSRST_DIAG_STS_L2_D1_BMSK                        0x20000
#define HWIO_APCS_APC13_APC_SYSRST_DIAG_STS_L2_D1_SHFT                           0x11
#define HWIO_APCS_APC13_APC_SYSRST_DIAG_STS_L2_D0_BMSK                        0x10000
#define HWIO_APCS_APC13_APC_SYSRST_DIAG_STS_L2_D0_SHFT                           0x10
#define HWIO_APCS_APC13_APC_SYSRST_DIAG_STS_CPU1_C5_BMSK                       0x2000
#define HWIO_APCS_APC13_APC_SYSRST_DIAG_STS_CPU1_C5_SHFT                          0xd
#define HWIO_APCS_APC13_APC_SYSRST_DIAG_STS_CPU1_C4_BMSK                       0x1000
#define HWIO_APCS_APC13_APC_SYSRST_DIAG_STS_CPU1_C4_SHFT                          0xc
#define HWIO_APCS_APC13_APC_SYSRST_DIAG_STS_CPU1_C3_BMSK                        0x800
#define HWIO_APCS_APC13_APC_SYSRST_DIAG_STS_CPU1_C3_SHFT                          0xb
#define HWIO_APCS_APC13_APC_SYSRST_DIAG_STS_CPU1_C2_BMSK                        0x400
#define HWIO_APCS_APC13_APC_SYSRST_DIAG_STS_CPU1_C2_SHFT                          0xa
#define HWIO_APCS_APC13_APC_SYSRST_DIAG_STS_CPU1_C1_BMSK                        0x200
#define HWIO_APCS_APC13_APC_SYSRST_DIAG_STS_CPU1_C1_SHFT                          0x9
#define HWIO_APCS_APC13_APC_SYSRST_DIAG_STS_CPU1_C0_BMSK                        0x100
#define HWIO_APCS_APC13_APC_SYSRST_DIAG_STS_CPU1_C0_SHFT                          0x8
#define HWIO_APCS_APC13_APC_SYSRST_DIAG_STS_CPU0_C5_BMSK                         0x20
#define HWIO_APCS_APC13_APC_SYSRST_DIAG_STS_CPU0_C5_SHFT                          0x5
#define HWIO_APCS_APC13_APC_SYSRST_DIAG_STS_CPU0_C4_BMSK                         0x10
#define HWIO_APCS_APC13_APC_SYSRST_DIAG_STS_CPU0_C4_SHFT                          0x4
#define HWIO_APCS_APC13_APC_SYSRST_DIAG_STS_CPU0_C3_BMSK                          0x8
#define HWIO_APCS_APC13_APC_SYSRST_DIAG_STS_CPU0_C3_SHFT                          0x3
#define HWIO_APCS_APC13_APC_SYSRST_DIAG_STS_CPU0_C2_BMSK                          0x4
#define HWIO_APCS_APC13_APC_SYSRST_DIAG_STS_CPU0_C2_SHFT                          0x2
#define HWIO_APCS_APC13_APC_SYSRST_DIAG_STS_CPU0_C1_BMSK                          0x2
#define HWIO_APCS_APC13_APC_SYSRST_DIAG_STS_CPU0_C1_SHFT                          0x1
#define HWIO_APCS_APC13_APC_SYSRST_DIAG_STS_CPU0_C0_BMSK                          0x1
#define HWIO_APCS_APC13_APC_SYSRST_DIAG_STS_CPU0_C0_SHFT                          0x0

#define HWIO_APCS_APC13_APC_SYSRST_DIAG_STS_SPM_ADDR                       (APCS_APC13_APC_APC_STS_REG_BASE      + 0x000000c4)
#define HWIO_APCS_APC13_APC_SYSRST_DIAG_STS_SPM_RMSK                       0x1ff7fdff
#define HWIO_APCS_APC13_APC_SYSRST_DIAG_STS_SPM_IN          \
        in_dword_masked(HWIO_APCS_APC13_APC_SYSRST_DIAG_STS_SPM_ADDR, HWIO_APCS_APC13_APC_SYSRST_DIAG_STS_SPM_RMSK)
#define HWIO_APCS_APC13_APC_SYSRST_DIAG_STS_SPM_INM(m)      \
        in_dword_masked(HWIO_APCS_APC13_APC_SYSRST_DIAG_STS_SPM_ADDR, m)
#define HWIO_APCS_APC13_APC_SYSRST_DIAG_STS_SPM_L2_SPM_CMD_BMSK            0x1ff00000
#define HWIO_APCS_APC13_APC_SYSRST_DIAG_STS_SPM_L2_SPM_CMD_SHFT                  0x14
#define HWIO_APCS_APC13_APC_SYSRST_DIAG_STS_SPM_CPU1_SPM_CMD_BMSK             0x7fc00
#define HWIO_APCS_APC13_APC_SYSRST_DIAG_STS_SPM_CPU1_SPM_CMD_SHFT                 0xa
#define HWIO_APCS_APC13_APC_SYSRST_DIAG_STS_SPM_CPU0_SPM_CMD_BMSK               0x1ff
#define HWIO_APCS_APC13_APC_SYSRST_DIAG_STS_SPM_CPU0_SPM_CMD_SHFT                 0x0

/*----------------------------------------------------------------------------
 * MODULE: APCS_APC14_APC_APC_STS
 *--------------------------------------------------------------------------*/

#define APCS_APC14_APC_APC_STS_REG_BASE                                    (HMSS_PERIPH_BASE      + 0x002e5600)

#define HWIO_APCS_APC14_APC_PGSCTL_STS_ADDR                                (APCS_APC14_APC_APC_STS_REG_BASE      + 0x00000000)
#define HWIO_APCS_APC14_APC_PGSCTL_STS_RMSK                                   0xf03ff
#define HWIO_APCS_APC14_APC_PGSCTL_STS_IN          \
        in_dword_masked(HWIO_APCS_APC14_APC_PGSCTL_STS_ADDR, HWIO_APCS_APC14_APC_PGSCTL_STS_RMSK)
#define HWIO_APCS_APC14_APC_PGSCTL_STS_INM(m)      \
        in_dword_masked(HWIO_APCS_APC14_APC_PGSCTL_STS_ADDR, m)
#define HWIO_APCS_APC14_APC_PGSCTL_STS_TIMER_BMSK                             0xf0000
#define HWIO_APCS_APC14_APC_PGSCTL_STS_TIMER_SHFT                                0x10
#define HWIO_APCS_APC14_APC_PGSCTL_STS_OUT_CPU_MODE_BIT1_BMSK                   0x200
#define HWIO_APCS_APC14_APC_PGSCTL_STS_OUT_CPU_MODE_BIT1_SHFT                     0x9
#define HWIO_APCS_APC14_APC_PGSCTL_STS_FSM_CUR_STATE_BIT2_BMSK                  0x100
#define HWIO_APCS_APC14_APC_PGSCTL_STS_FSM_CUR_STATE_BIT2_SHFT                    0x8
#define HWIO_APCS_APC14_APC_PGSCTL_STS_OUT_CPR_BYPASS_BMSK                       0x80
#define HWIO_APCS_APC14_APC_PGSCTL_STS_OUT_CPR_BYPASS_SHFT                        0x7
#define HWIO_APCS_APC14_APC_PGSCTL_STS_OUT_FREEZE_BMSK                           0x40
#define HWIO_APCS_APC14_APC_PGSCTL_STS_OUT_FREEZE_SHFT                            0x6
#define HWIO_APCS_APC14_APC_PGSCTL_STS_FSM_CUR_STATE_BMSK                        0x30
#define HWIO_APCS_APC14_APC_PGSCTL_STS_FSM_CUR_STATE_SHFT                         0x4
#define HWIO_APCS_APC14_APC_PGSCTL_STS_OUT_L2_MODE_BMSK                           0x8
#define HWIO_APCS_APC14_APC_PGSCTL_STS_OUT_L2_MODE_SHFT                           0x3
#define HWIO_APCS_APC14_APC_PGSCTL_STS_OUT_CPU_MODE_BMSK                          0x4
#define HWIO_APCS_APC14_APC_PGSCTL_STS_OUT_CPU_MODE_SHFT                          0x2
#define HWIO_APCS_APC14_APC_PGSCTL_STS_NEW_MODE_BMSK                              0x2
#define HWIO_APCS_APC14_APC_PGSCTL_STS_NEW_MODE_SHFT                              0x1
#define HWIO_APCS_APC14_APC_PGSCTL_STS_CSR_MODE_BMSK                              0x1
#define HWIO_APCS_APC14_APC_PGSCTL_STS_CSR_MODE_SHFT                              0x0

#define HWIO_APCS_APC14_APC_DOMAIN_STS_ADDR                                (APCS_APC14_APC_APC_STS_REG_BASE      + 0x00000080)
#define HWIO_APCS_APC14_APC_DOMAIN_STS_RMSK                                  0x333333
#define HWIO_APCS_APC14_APC_DOMAIN_STS_IN          \
        in_dword_masked(HWIO_APCS_APC14_APC_DOMAIN_STS_ADDR, HWIO_APCS_APC14_APC_DOMAIN_STS_RMSK)
#define HWIO_APCS_APC14_APC_DOMAIN_STS_INM(m)      \
        in_dword_masked(HWIO_APCS_APC14_APC_DOMAIN_STS_ADDR, m)
#define HWIO_APCS_APC14_APC_DOMAIN_STS_L2_MAS_BMSK                           0x300000
#define HWIO_APCS_APC14_APC_DOMAIN_STS_L2_MAS_SHFT                               0x14
#define HWIO_APCS_APC14_APC_DOMAIN_STS_L2_PGS_BMSK                            0x30000
#define HWIO_APCS_APC14_APC_DOMAIN_STS_L2_PGS_SHFT                               0x10
#define HWIO_APCS_APC14_APC_DOMAIN_STS_CPU1_MAS_BMSK                           0x3000
#define HWIO_APCS_APC14_APC_DOMAIN_STS_CPU1_MAS_SHFT                              0xc
#define HWIO_APCS_APC14_APC_DOMAIN_STS_CPU1_PGS_BMSK                            0x300
#define HWIO_APCS_APC14_APC_DOMAIN_STS_CPU1_PGS_SHFT                              0x8
#define HWIO_APCS_APC14_APC_DOMAIN_STS_CPU0_MAS_BMSK                             0x30
#define HWIO_APCS_APC14_APC_DOMAIN_STS_CPU0_MAS_SHFT                              0x4
#define HWIO_APCS_APC14_APC_DOMAIN_STS_CPU0_PGS_BMSK                              0x3
#define HWIO_APCS_APC14_APC_DOMAIN_STS_CPU0_PGS_SHFT                              0x0

#define HWIO_APCS_APC14_APC_SYSRST_DIAG_STS_ADDR                           (APCS_APC14_APC_APC_STS_REG_BASE      + 0x000000c0)
#define HWIO_APCS_APC14_APC_SYSRST_DIAG_STS_RMSK                             0x3f3f3f
#define HWIO_APCS_APC14_APC_SYSRST_DIAG_STS_IN          \
        in_dword_masked(HWIO_APCS_APC14_APC_SYSRST_DIAG_STS_ADDR, HWIO_APCS_APC14_APC_SYSRST_DIAG_STS_RMSK)
#define HWIO_APCS_APC14_APC_SYSRST_DIAG_STS_INM(m)      \
        in_dword_masked(HWIO_APCS_APC14_APC_SYSRST_DIAG_STS_ADDR, m)
#define HWIO_APCS_APC14_APC_SYSRST_DIAG_STS_L2_D5_BMSK                       0x200000
#define HWIO_APCS_APC14_APC_SYSRST_DIAG_STS_L2_D5_SHFT                           0x15
#define HWIO_APCS_APC14_APC_SYSRST_DIAG_STS_L2_D4_BMSK                       0x100000
#define HWIO_APCS_APC14_APC_SYSRST_DIAG_STS_L2_D4_SHFT                           0x14
#define HWIO_APCS_APC14_APC_SYSRST_DIAG_STS_L2_D3_BMSK                        0x80000
#define HWIO_APCS_APC14_APC_SYSRST_DIAG_STS_L2_D3_SHFT                           0x13
#define HWIO_APCS_APC14_APC_SYSRST_DIAG_STS_L2_D2_BMSK                        0x40000
#define HWIO_APCS_APC14_APC_SYSRST_DIAG_STS_L2_D2_SHFT                           0x12
#define HWIO_APCS_APC14_APC_SYSRST_DIAG_STS_L2_D1_BMSK                        0x20000
#define HWIO_APCS_APC14_APC_SYSRST_DIAG_STS_L2_D1_SHFT                           0x11
#define HWIO_APCS_APC14_APC_SYSRST_DIAG_STS_L2_D0_BMSK                        0x10000
#define HWIO_APCS_APC14_APC_SYSRST_DIAG_STS_L2_D0_SHFT                           0x10
#define HWIO_APCS_APC14_APC_SYSRST_DIAG_STS_CPU1_C5_BMSK                       0x2000
#define HWIO_APCS_APC14_APC_SYSRST_DIAG_STS_CPU1_C5_SHFT                          0xd
#define HWIO_APCS_APC14_APC_SYSRST_DIAG_STS_CPU1_C4_BMSK                       0x1000
#define HWIO_APCS_APC14_APC_SYSRST_DIAG_STS_CPU1_C4_SHFT                          0xc
#define HWIO_APCS_APC14_APC_SYSRST_DIAG_STS_CPU1_C3_BMSK                        0x800
#define HWIO_APCS_APC14_APC_SYSRST_DIAG_STS_CPU1_C3_SHFT                          0xb
#define HWIO_APCS_APC14_APC_SYSRST_DIAG_STS_CPU1_C2_BMSK                        0x400
#define HWIO_APCS_APC14_APC_SYSRST_DIAG_STS_CPU1_C2_SHFT                          0xa
#define HWIO_APCS_APC14_APC_SYSRST_DIAG_STS_CPU1_C1_BMSK                        0x200
#define HWIO_APCS_APC14_APC_SYSRST_DIAG_STS_CPU1_C1_SHFT                          0x9
#define HWIO_APCS_APC14_APC_SYSRST_DIAG_STS_CPU1_C0_BMSK                        0x100
#define HWIO_APCS_APC14_APC_SYSRST_DIAG_STS_CPU1_C0_SHFT                          0x8
#define HWIO_APCS_APC14_APC_SYSRST_DIAG_STS_CPU0_C5_BMSK                         0x20
#define HWIO_APCS_APC14_APC_SYSRST_DIAG_STS_CPU0_C5_SHFT                          0x5
#define HWIO_APCS_APC14_APC_SYSRST_DIAG_STS_CPU0_C4_BMSK                         0x10
#define HWIO_APCS_APC14_APC_SYSRST_DIAG_STS_CPU0_C4_SHFT                          0x4
#define HWIO_APCS_APC14_APC_SYSRST_DIAG_STS_CPU0_C3_BMSK                          0x8
#define HWIO_APCS_APC14_APC_SYSRST_DIAG_STS_CPU0_C3_SHFT                          0x3
#define HWIO_APCS_APC14_APC_SYSRST_DIAG_STS_CPU0_C2_BMSK                          0x4
#define HWIO_APCS_APC14_APC_SYSRST_DIAG_STS_CPU0_C2_SHFT                          0x2
#define HWIO_APCS_APC14_APC_SYSRST_DIAG_STS_CPU0_C1_BMSK                          0x2
#define HWIO_APCS_APC14_APC_SYSRST_DIAG_STS_CPU0_C1_SHFT                          0x1
#define HWIO_APCS_APC14_APC_SYSRST_DIAG_STS_CPU0_C0_BMSK                          0x1
#define HWIO_APCS_APC14_APC_SYSRST_DIAG_STS_CPU0_C0_SHFT                          0x0

#define HWIO_APCS_APC14_APC_SYSRST_DIAG_STS_SPM_ADDR                       (APCS_APC14_APC_APC_STS_REG_BASE      + 0x000000c4)
#define HWIO_APCS_APC14_APC_SYSRST_DIAG_STS_SPM_RMSK                       0x1ff7fdff
#define HWIO_APCS_APC14_APC_SYSRST_DIAG_STS_SPM_IN          \
        in_dword_masked(HWIO_APCS_APC14_APC_SYSRST_DIAG_STS_SPM_ADDR, HWIO_APCS_APC14_APC_SYSRST_DIAG_STS_SPM_RMSK)
#define HWIO_APCS_APC14_APC_SYSRST_DIAG_STS_SPM_INM(m)      \
        in_dword_masked(HWIO_APCS_APC14_APC_SYSRST_DIAG_STS_SPM_ADDR, m)
#define HWIO_APCS_APC14_APC_SYSRST_DIAG_STS_SPM_L2_SPM_CMD_BMSK            0x1ff00000
#define HWIO_APCS_APC14_APC_SYSRST_DIAG_STS_SPM_L2_SPM_CMD_SHFT                  0x14
#define HWIO_APCS_APC14_APC_SYSRST_DIAG_STS_SPM_CPU1_SPM_CMD_BMSK             0x7fc00
#define HWIO_APCS_APC14_APC_SYSRST_DIAG_STS_SPM_CPU1_SPM_CMD_SHFT                 0xa
#define HWIO_APCS_APC14_APC_SYSRST_DIAG_STS_SPM_CPU0_SPM_CMD_BMSK               0x1ff
#define HWIO_APCS_APC14_APC_SYSRST_DIAG_STS_SPM_CPU0_SPM_CMD_SHFT                 0x0

/*----------------------------------------------------------------------------
 * MODULE: APCS_APC15_APC_APC_STS
 *--------------------------------------------------------------------------*/

#define APCS_APC15_APC_APC_STS_REG_BASE                                    (HMSS_PERIPH_BASE      + 0x002ec600)

#define HWIO_APCS_APC15_APC_PGSCTL_STS_ADDR                                (APCS_APC15_APC_APC_STS_REG_BASE      + 0x00000000)
#define HWIO_APCS_APC15_APC_PGSCTL_STS_RMSK                                   0xf03ff
#define HWIO_APCS_APC15_APC_PGSCTL_STS_IN          \
        in_dword_masked(HWIO_APCS_APC15_APC_PGSCTL_STS_ADDR, HWIO_APCS_APC15_APC_PGSCTL_STS_RMSK)
#define HWIO_APCS_APC15_APC_PGSCTL_STS_INM(m)      \
        in_dword_masked(HWIO_APCS_APC15_APC_PGSCTL_STS_ADDR, m)
#define HWIO_APCS_APC15_APC_PGSCTL_STS_TIMER_BMSK                             0xf0000
#define HWIO_APCS_APC15_APC_PGSCTL_STS_TIMER_SHFT                                0x10
#define HWIO_APCS_APC15_APC_PGSCTL_STS_OUT_CPU_MODE_BIT1_BMSK                   0x200
#define HWIO_APCS_APC15_APC_PGSCTL_STS_OUT_CPU_MODE_BIT1_SHFT                     0x9
#define HWIO_APCS_APC15_APC_PGSCTL_STS_FSM_CUR_STATE_BIT2_BMSK                  0x100
#define HWIO_APCS_APC15_APC_PGSCTL_STS_FSM_CUR_STATE_BIT2_SHFT                    0x8
#define HWIO_APCS_APC15_APC_PGSCTL_STS_OUT_CPR_BYPASS_BMSK                       0x80
#define HWIO_APCS_APC15_APC_PGSCTL_STS_OUT_CPR_BYPASS_SHFT                        0x7
#define HWIO_APCS_APC15_APC_PGSCTL_STS_OUT_FREEZE_BMSK                           0x40
#define HWIO_APCS_APC15_APC_PGSCTL_STS_OUT_FREEZE_SHFT                            0x6
#define HWIO_APCS_APC15_APC_PGSCTL_STS_FSM_CUR_STATE_BMSK                        0x30
#define HWIO_APCS_APC15_APC_PGSCTL_STS_FSM_CUR_STATE_SHFT                         0x4
#define HWIO_APCS_APC15_APC_PGSCTL_STS_OUT_L2_MODE_BMSK                           0x8
#define HWIO_APCS_APC15_APC_PGSCTL_STS_OUT_L2_MODE_SHFT                           0x3
#define HWIO_APCS_APC15_APC_PGSCTL_STS_OUT_CPU_MODE_BMSK                          0x4
#define HWIO_APCS_APC15_APC_PGSCTL_STS_OUT_CPU_MODE_SHFT                          0x2
#define HWIO_APCS_APC15_APC_PGSCTL_STS_NEW_MODE_BMSK                              0x2
#define HWIO_APCS_APC15_APC_PGSCTL_STS_NEW_MODE_SHFT                              0x1
#define HWIO_APCS_APC15_APC_PGSCTL_STS_CSR_MODE_BMSK                              0x1
#define HWIO_APCS_APC15_APC_PGSCTL_STS_CSR_MODE_SHFT                              0x0

#define HWIO_APCS_APC15_APC_DOMAIN_STS_ADDR                                (APCS_APC15_APC_APC_STS_REG_BASE      + 0x00000080)
#define HWIO_APCS_APC15_APC_DOMAIN_STS_RMSK                                  0x333333
#define HWIO_APCS_APC15_APC_DOMAIN_STS_IN          \
        in_dword_masked(HWIO_APCS_APC15_APC_DOMAIN_STS_ADDR, HWIO_APCS_APC15_APC_DOMAIN_STS_RMSK)
#define HWIO_APCS_APC15_APC_DOMAIN_STS_INM(m)      \
        in_dword_masked(HWIO_APCS_APC15_APC_DOMAIN_STS_ADDR, m)
#define HWIO_APCS_APC15_APC_DOMAIN_STS_L2_MAS_BMSK                           0x300000
#define HWIO_APCS_APC15_APC_DOMAIN_STS_L2_MAS_SHFT                               0x14
#define HWIO_APCS_APC15_APC_DOMAIN_STS_L2_PGS_BMSK                            0x30000
#define HWIO_APCS_APC15_APC_DOMAIN_STS_L2_PGS_SHFT                               0x10
#define HWIO_APCS_APC15_APC_DOMAIN_STS_CPU1_MAS_BMSK                           0x3000
#define HWIO_APCS_APC15_APC_DOMAIN_STS_CPU1_MAS_SHFT                              0xc
#define HWIO_APCS_APC15_APC_DOMAIN_STS_CPU1_PGS_BMSK                            0x300
#define HWIO_APCS_APC15_APC_DOMAIN_STS_CPU1_PGS_SHFT                              0x8
#define HWIO_APCS_APC15_APC_DOMAIN_STS_CPU0_MAS_BMSK                             0x30
#define HWIO_APCS_APC15_APC_DOMAIN_STS_CPU0_MAS_SHFT                              0x4
#define HWIO_APCS_APC15_APC_DOMAIN_STS_CPU0_PGS_BMSK                              0x3
#define HWIO_APCS_APC15_APC_DOMAIN_STS_CPU0_PGS_SHFT                              0x0

#define HWIO_APCS_APC15_APC_SYSRST_DIAG_STS_ADDR                           (APCS_APC15_APC_APC_STS_REG_BASE      + 0x000000c0)
#define HWIO_APCS_APC15_APC_SYSRST_DIAG_STS_RMSK                             0x3f3f3f
#define HWIO_APCS_APC15_APC_SYSRST_DIAG_STS_IN          \
        in_dword_masked(HWIO_APCS_APC15_APC_SYSRST_DIAG_STS_ADDR, HWIO_APCS_APC15_APC_SYSRST_DIAG_STS_RMSK)
#define HWIO_APCS_APC15_APC_SYSRST_DIAG_STS_INM(m)      \
        in_dword_masked(HWIO_APCS_APC15_APC_SYSRST_DIAG_STS_ADDR, m)
#define HWIO_APCS_APC15_APC_SYSRST_DIAG_STS_L2_D5_BMSK                       0x200000
#define HWIO_APCS_APC15_APC_SYSRST_DIAG_STS_L2_D5_SHFT                           0x15
#define HWIO_APCS_APC15_APC_SYSRST_DIAG_STS_L2_D4_BMSK                       0x100000
#define HWIO_APCS_APC15_APC_SYSRST_DIAG_STS_L2_D4_SHFT                           0x14
#define HWIO_APCS_APC15_APC_SYSRST_DIAG_STS_L2_D3_BMSK                        0x80000
#define HWIO_APCS_APC15_APC_SYSRST_DIAG_STS_L2_D3_SHFT                           0x13
#define HWIO_APCS_APC15_APC_SYSRST_DIAG_STS_L2_D2_BMSK                        0x40000
#define HWIO_APCS_APC15_APC_SYSRST_DIAG_STS_L2_D2_SHFT                           0x12
#define HWIO_APCS_APC15_APC_SYSRST_DIAG_STS_L2_D1_BMSK                        0x20000
#define HWIO_APCS_APC15_APC_SYSRST_DIAG_STS_L2_D1_SHFT                           0x11
#define HWIO_APCS_APC15_APC_SYSRST_DIAG_STS_L2_D0_BMSK                        0x10000
#define HWIO_APCS_APC15_APC_SYSRST_DIAG_STS_L2_D0_SHFT                           0x10
#define HWIO_APCS_APC15_APC_SYSRST_DIAG_STS_CPU1_C5_BMSK                       0x2000
#define HWIO_APCS_APC15_APC_SYSRST_DIAG_STS_CPU1_C5_SHFT                          0xd
#define HWIO_APCS_APC15_APC_SYSRST_DIAG_STS_CPU1_C4_BMSK                       0x1000
#define HWIO_APCS_APC15_APC_SYSRST_DIAG_STS_CPU1_C4_SHFT                          0xc
#define HWIO_APCS_APC15_APC_SYSRST_DIAG_STS_CPU1_C3_BMSK                        0x800
#define HWIO_APCS_APC15_APC_SYSRST_DIAG_STS_CPU1_C3_SHFT                          0xb
#define HWIO_APCS_APC15_APC_SYSRST_DIAG_STS_CPU1_C2_BMSK                        0x400
#define HWIO_APCS_APC15_APC_SYSRST_DIAG_STS_CPU1_C2_SHFT                          0xa
#define HWIO_APCS_APC15_APC_SYSRST_DIAG_STS_CPU1_C1_BMSK                        0x200
#define HWIO_APCS_APC15_APC_SYSRST_DIAG_STS_CPU1_C1_SHFT                          0x9
#define HWIO_APCS_APC15_APC_SYSRST_DIAG_STS_CPU1_C0_BMSK                        0x100
#define HWIO_APCS_APC15_APC_SYSRST_DIAG_STS_CPU1_C0_SHFT                          0x8
#define HWIO_APCS_APC15_APC_SYSRST_DIAG_STS_CPU0_C5_BMSK                         0x20
#define HWIO_APCS_APC15_APC_SYSRST_DIAG_STS_CPU0_C5_SHFT                          0x5
#define HWIO_APCS_APC15_APC_SYSRST_DIAG_STS_CPU0_C4_BMSK                         0x10
#define HWIO_APCS_APC15_APC_SYSRST_DIAG_STS_CPU0_C4_SHFT                          0x4
#define HWIO_APCS_APC15_APC_SYSRST_DIAG_STS_CPU0_C3_BMSK                          0x8
#define HWIO_APCS_APC15_APC_SYSRST_DIAG_STS_CPU0_C3_SHFT                          0x3
#define HWIO_APCS_APC15_APC_SYSRST_DIAG_STS_CPU0_C2_BMSK                          0x4
#define HWIO_APCS_APC15_APC_SYSRST_DIAG_STS_CPU0_C2_SHFT                          0x2
#define HWIO_APCS_APC15_APC_SYSRST_DIAG_STS_CPU0_C1_BMSK                          0x2
#define HWIO_APCS_APC15_APC_SYSRST_DIAG_STS_CPU0_C1_SHFT                          0x1
#define HWIO_APCS_APC15_APC_SYSRST_DIAG_STS_CPU0_C0_BMSK                          0x1
#define HWIO_APCS_APC15_APC_SYSRST_DIAG_STS_CPU0_C0_SHFT                          0x0

#define HWIO_APCS_APC15_APC_SYSRST_DIAG_STS_SPM_ADDR                       (APCS_APC15_APC_APC_STS_REG_BASE      + 0x000000c4)
#define HWIO_APCS_APC15_APC_SYSRST_DIAG_STS_SPM_RMSK                       0x1ff7fdff
#define HWIO_APCS_APC15_APC_SYSRST_DIAG_STS_SPM_IN          \
        in_dword_masked(HWIO_APCS_APC15_APC_SYSRST_DIAG_STS_SPM_ADDR, HWIO_APCS_APC15_APC_SYSRST_DIAG_STS_SPM_RMSK)
#define HWIO_APCS_APC15_APC_SYSRST_DIAG_STS_SPM_INM(m)      \
        in_dword_masked(HWIO_APCS_APC15_APC_SYSRST_DIAG_STS_SPM_ADDR, m)
#define HWIO_APCS_APC15_APC_SYSRST_DIAG_STS_SPM_L2_SPM_CMD_BMSK            0x1ff00000
#define HWIO_APCS_APC15_APC_SYSRST_DIAG_STS_SPM_L2_SPM_CMD_SHFT                  0x14
#define HWIO_APCS_APC15_APC_SYSRST_DIAG_STS_SPM_CPU1_SPM_CMD_BMSK             0x7fc00
#define HWIO_APCS_APC15_APC_SYSRST_DIAG_STS_SPM_CPU1_SPM_CMD_SHFT                 0xa
#define HWIO_APCS_APC15_APC_SYSRST_DIAG_STS_SPM_CPU0_SPM_CMD_BMSK               0x1ff
#define HWIO_APCS_APC15_APC_SYSRST_DIAG_STS_SPM_CPU0_SPM_CMD_SHFT                 0x0

/*----------------------------------------------------------------------------
 * MODULE: APCS_APC16_APC_APC_STS
 *--------------------------------------------------------------------------*/

#define APCS_APC16_APC_APC_STS_REG_BASE                                    (HMSS_PERIPH_BASE      + 0x002ece00)

#define HWIO_APCS_APC16_APC_PGSCTL_STS_ADDR                                (APCS_APC16_APC_APC_STS_REG_BASE      + 0x00000000)
#define HWIO_APCS_APC16_APC_PGSCTL_STS_RMSK                                   0xf03ff
#define HWIO_APCS_APC16_APC_PGSCTL_STS_IN          \
        in_dword_masked(HWIO_APCS_APC16_APC_PGSCTL_STS_ADDR, HWIO_APCS_APC16_APC_PGSCTL_STS_RMSK)
#define HWIO_APCS_APC16_APC_PGSCTL_STS_INM(m)      \
        in_dword_masked(HWIO_APCS_APC16_APC_PGSCTL_STS_ADDR, m)
#define HWIO_APCS_APC16_APC_PGSCTL_STS_TIMER_BMSK                             0xf0000
#define HWIO_APCS_APC16_APC_PGSCTL_STS_TIMER_SHFT                                0x10
#define HWIO_APCS_APC16_APC_PGSCTL_STS_OUT_CPU_MODE_BIT1_BMSK                   0x200
#define HWIO_APCS_APC16_APC_PGSCTL_STS_OUT_CPU_MODE_BIT1_SHFT                     0x9
#define HWIO_APCS_APC16_APC_PGSCTL_STS_FSM_CUR_STATE_BIT2_BMSK                  0x100
#define HWIO_APCS_APC16_APC_PGSCTL_STS_FSM_CUR_STATE_BIT2_SHFT                    0x8
#define HWIO_APCS_APC16_APC_PGSCTL_STS_OUT_CPR_BYPASS_BMSK                       0x80
#define HWIO_APCS_APC16_APC_PGSCTL_STS_OUT_CPR_BYPASS_SHFT                        0x7
#define HWIO_APCS_APC16_APC_PGSCTL_STS_OUT_FREEZE_BMSK                           0x40
#define HWIO_APCS_APC16_APC_PGSCTL_STS_OUT_FREEZE_SHFT                            0x6
#define HWIO_APCS_APC16_APC_PGSCTL_STS_FSM_CUR_STATE_BMSK                        0x30
#define HWIO_APCS_APC16_APC_PGSCTL_STS_FSM_CUR_STATE_SHFT                         0x4
#define HWIO_APCS_APC16_APC_PGSCTL_STS_OUT_L2_MODE_BMSK                           0x8
#define HWIO_APCS_APC16_APC_PGSCTL_STS_OUT_L2_MODE_SHFT                           0x3
#define HWIO_APCS_APC16_APC_PGSCTL_STS_OUT_CPU_MODE_BMSK                          0x4
#define HWIO_APCS_APC16_APC_PGSCTL_STS_OUT_CPU_MODE_SHFT                          0x2
#define HWIO_APCS_APC16_APC_PGSCTL_STS_NEW_MODE_BMSK                              0x2
#define HWIO_APCS_APC16_APC_PGSCTL_STS_NEW_MODE_SHFT                              0x1
#define HWIO_APCS_APC16_APC_PGSCTL_STS_CSR_MODE_BMSK                              0x1
#define HWIO_APCS_APC16_APC_PGSCTL_STS_CSR_MODE_SHFT                              0x0

#define HWIO_APCS_APC16_APC_DOMAIN_STS_ADDR                                (APCS_APC16_APC_APC_STS_REG_BASE      + 0x00000080)
#define HWIO_APCS_APC16_APC_DOMAIN_STS_RMSK                                  0x333333
#define HWIO_APCS_APC16_APC_DOMAIN_STS_IN          \
        in_dword_masked(HWIO_APCS_APC16_APC_DOMAIN_STS_ADDR, HWIO_APCS_APC16_APC_DOMAIN_STS_RMSK)
#define HWIO_APCS_APC16_APC_DOMAIN_STS_INM(m)      \
        in_dword_masked(HWIO_APCS_APC16_APC_DOMAIN_STS_ADDR, m)
#define HWIO_APCS_APC16_APC_DOMAIN_STS_L2_MAS_BMSK                           0x300000
#define HWIO_APCS_APC16_APC_DOMAIN_STS_L2_MAS_SHFT                               0x14
#define HWIO_APCS_APC16_APC_DOMAIN_STS_L2_PGS_BMSK                            0x30000
#define HWIO_APCS_APC16_APC_DOMAIN_STS_L2_PGS_SHFT                               0x10
#define HWIO_APCS_APC16_APC_DOMAIN_STS_CPU1_MAS_BMSK                           0x3000
#define HWIO_APCS_APC16_APC_DOMAIN_STS_CPU1_MAS_SHFT                              0xc
#define HWIO_APCS_APC16_APC_DOMAIN_STS_CPU1_PGS_BMSK                            0x300
#define HWIO_APCS_APC16_APC_DOMAIN_STS_CPU1_PGS_SHFT                              0x8
#define HWIO_APCS_APC16_APC_DOMAIN_STS_CPU0_MAS_BMSK                             0x30
#define HWIO_APCS_APC16_APC_DOMAIN_STS_CPU0_MAS_SHFT                              0x4
#define HWIO_APCS_APC16_APC_DOMAIN_STS_CPU0_PGS_BMSK                              0x3
#define HWIO_APCS_APC16_APC_DOMAIN_STS_CPU0_PGS_SHFT                              0x0

#define HWIO_APCS_APC16_APC_SYSRST_DIAG_STS_ADDR                           (APCS_APC16_APC_APC_STS_REG_BASE      + 0x000000c0)
#define HWIO_APCS_APC16_APC_SYSRST_DIAG_STS_RMSK                             0x3f3f3f
#define HWIO_APCS_APC16_APC_SYSRST_DIAG_STS_IN          \
        in_dword_masked(HWIO_APCS_APC16_APC_SYSRST_DIAG_STS_ADDR, HWIO_APCS_APC16_APC_SYSRST_DIAG_STS_RMSK)
#define HWIO_APCS_APC16_APC_SYSRST_DIAG_STS_INM(m)      \
        in_dword_masked(HWIO_APCS_APC16_APC_SYSRST_DIAG_STS_ADDR, m)
#define HWIO_APCS_APC16_APC_SYSRST_DIAG_STS_L2_D5_BMSK                       0x200000
#define HWIO_APCS_APC16_APC_SYSRST_DIAG_STS_L2_D5_SHFT                           0x15
#define HWIO_APCS_APC16_APC_SYSRST_DIAG_STS_L2_D4_BMSK                       0x100000
#define HWIO_APCS_APC16_APC_SYSRST_DIAG_STS_L2_D4_SHFT                           0x14
#define HWIO_APCS_APC16_APC_SYSRST_DIAG_STS_L2_D3_BMSK                        0x80000
#define HWIO_APCS_APC16_APC_SYSRST_DIAG_STS_L2_D3_SHFT                           0x13
#define HWIO_APCS_APC16_APC_SYSRST_DIAG_STS_L2_D2_BMSK                        0x40000
#define HWIO_APCS_APC16_APC_SYSRST_DIAG_STS_L2_D2_SHFT                           0x12
#define HWIO_APCS_APC16_APC_SYSRST_DIAG_STS_L2_D1_BMSK                        0x20000
#define HWIO_APCS_APC16_APC_SYSRST_DIAG_STS_L2_D1_SHFT                           0x11
#define HWIO_APCS_APC16_APC_SYSRST_DIAG_STS_L2_D0_BMSK                        0x10000
#define HWIO_APCS_APC16_APC_SYSRST_DIAG_STS_L2_D0_SHFT                           0x10
#define HWIO_APCS_APC16_APC_SYSRST_DIAG_STS_CPU1_C5_BMSK                       0x2000
#define HWIO_APCS_APC16_APC_SYSRST_DIAG_STS_CPU1_C5_SHFT                          0xd
#define HWIO_APCS_APC16_APC_SYSRST_DIAG_STS_CPU1_C4_BMSK                       0x1000
#define HWIO_APCS_APC16_APC_SYSRST_DIAG_STS_CPU1_C4_SHFT                          0xc
#define HWIO_APCS_APC16_APC_SYSRST_DIAG_STS_CPU1_C3_BMSK                        0x800
#define HWIO_APCS_APC16_APC_SYSRST_DIAG_STS_CPU1_C3_SHFT                          0xb
#define HWIO_APCS_APC16_APC_SYSRST_DIAG_STS_CPU1_C2_BMSK                        0x400
#define HWIO_APCS_APC16_APC_SYSRST_DIAG_STS_CPU1_C2_SHFT                          0xa
#define HWIO_APCS_APC16_APC_SYSRST_DIAG_STS_CPU1_C1_BMSK                        0x200
#define HWIO_APCS_APC16_APC_SYSRST_DIAG_STS_CPU1_C1_SHFT                          0x9
#define HWIO_APCS_APC16_APC_SYSRST_DIAG_STS_CPU1_C0_BMSK                        0x100
#define HWIO_APCS_APC16_APC_SYSRST_DIAG_STS_CPU1_C0_SHFT                          0x8
#define HWIO_APCS_APC16_APC_SYSRST_DIAG_STS_CPU0_C5_BMSK                         0x20
#define HWIO_APCS_APC16_APC_SYSRST_DIAG_STS_CPU0_C5_SHFT                          0x5
#define HWIO_APCS_APC16_APC_SYSRST_DIAG_STS_CPU0_C4_BMSK                         0x10
#define HWIO_APCS_APC16_APC_SYSRST_DIAG_STS_CPU0_C4_SHFT                          0x4
#define HWIO_APCS_APC16_APC_SYSRST_DIAG_STS_CPU0_C3_BMSK                          0x8
#define HWIO_APCS_APC16_APC_SYSRST_DIAG_STS_CPU0_C3_SHFT                          0x3
#define HWIO_APCS_APC16_APC_SYSRST_DIAG_STS_CPU0_C2_BMSK                          0x4
#define HWIO_APCS_APC16_APC_SYSRST_DIAG_STS_CPU0_C2_SHFT                          0x2
#define HWIO_APCS_APC16_APC_SYSRST_DIAG_STS_CPU0_C1_BMSK                          0x2
#define HWIO_APCS_APC16_APC_SYSRST_DIAG_STS_CPU0_C1_SHFT                          0x1
#define HWIO_APCS_APC16_APC_SYSRST_DIAG_STS_CPU0_C0_BMSK                          0x1
#define HWIO_APCS_APC16_APC_SYSRST_DIAG_STS_CPU0_C0_SHFT                          0x0

#define HWIO_APCS_APC16_APC_SYSRST_DIAG_STS_SPM_ADDR                       (APCS_APC16_APC_APC_STS_REG_BASE      + 0x000000c4)
#define HWIO_APCS_APC16_APC_SYSRST_DIAG_STS_SPM_RMSK                       0x1ff7fdff
#define HWIO_APCS_APC16_APC_SYSRST_DIAG_STS_SPM_IN          \
        in_dword_masked(HWIO_APCS_APC16_APC_SYSRST_DIAG_STS_SPM_ADDR, HWIO_APCS_APC16_APC_SYSRST_DIAG_STS_SPM_RMSK)
#define HWIO_APCS_APC16_APC_SYSRST_DIAG_STS_SPM_INM(m)      \
        in_dword_masked(HWIO_APCS_APC16_APC_SYSRST_DIAG_STS_SPM_ADDR, m)
#define HWIO_APCS_APC16_APC_SYSRST_DIAG_STS_SPM_L2_SPM_CMD_BMSK            0x1ff00000
#define HWIO_APCS_APC16_APC_SYSRST_DIAG_STS_SPM_L2_SPM_CMD_SHFT                  0x14
#define HWIO_APCS_APC16_APC_SYSRST_DIAG_STS_SPM_CPU1_SPM_CMD_BMSK             0x7fc00
#define HWIO_APCS_APC16_APC_SYSRST_DIAG_STS_SPM_CPU1_SPM_CMD_SHFT                 0xa
#define HWIO_APCS_APC16_APC_SYSRST_DIAG_STS_SPM_CPU0_SPM_CMD_BMSK               0x1ff
#define HWIO_APCS_APC16_APC_SYSRST_DIAG_STS_SPM_CPU0_SPM_CMD_SHFT                 0x0

/*----------------------------------------------------------------------------
 * MODULE: APCS_APC17_APC_APC_STS
 *--------------------------------------------------------------------------*/

#define APCS_APC17_APC_APC_STS_REG_BASE                                    (HMSS_PERIPH_BASE      + 0x002ed600)

#define HWIO_APCS_APC17_APC_PGSCTL_STS_ADDR                                (APCS_APC17_APC_APC_STS_REG_BASE      + 0x00000000)
#define HWIO_APCS_APC17_APC_PGSCTL_STS_RMSK                                   0xf03ff
#define HWIO_APCS_APC17_APC_PGSCTL_STS_IN          \
        in_dword_masked(HWIO_APCS_APC17_APC_PGSCTL_STS_ADDR, HWIO_APCS_APC17_APC_PGSCTL_STS_RMSK)
#define HWIO_APCS_APC17_APC_PGSCTL_STS_INM(m)      \
        in_dword_masked(HWIO_APCS_APC17_APC_PGSCTL_STS_ADDR, m)
#define HWIO_APCS_APC17_APC_PGSCTL_STS_TIMER_BMSK                             0xf0000
#define HWIO_APCS_APC17_APC_PGSCTL_STS_TIMER_SHFT                                0x10
#define HWIO_APCS_APC17_APC_PGSCTL_STS_OUT_CPU_MODE_BIT1_BMSK                   0x200
#define HWIO_APCS_APC17_APC_PGSCTL_STS_OUT_CPU_MODE_BIT1_SHFT                     0x9
#define HWIO_APCS_APC17_APC_PGSCTL_STS_FSM_CUR_STATE_BIT2_BMSK                  0x100
#define HWIO_APCS_APC17_APC_PGSCTL_STS_FSM_CUR_STATE_BIT2_SHFT                    0x8
#define HWIO_APCS_APC17_APC_PGSCTL_STS_OUT_CPR_BYPASS_BMSK                       0x80
#define HWIO_APCS_APC17_APC_PGSCTL_STS_OUT_CPR_BYPASS_SHFT                        0x7
#define HWIO_APCS_APC17_APC_PGSCTL_STS_OUT_FREEZE_BMSK                           0x40
#define HWIO_APCS_APC17_APC_PGSCTL_STS_OUT_FREEZE_SHFT                            0x6
#define HWIO_APCS_APC17_APC_PGSCTL_STS_FSM_CUR_STATE_BMSK                        0x30
#define HWIO_APCS_APC17_APC_PGSCTL_STS_FSM_CUR_STATE_SHFT                         0x4
#define HWIO_APCS_APC17_APC_PGSCTL_STS_OUT_L2_MODE_BMSK                           0x8
#define HWIO_APCS_APC17_APC_PGSCTL_STS_OUT_L2_MODE_SHFT                           0x3
#define HWIO_APCS_APC17_APC_PGSCTL_STS_OUT_CPU_MODE_BMSK                          0x4
#define HWIO_APCS_APC17_APC_PGSCTL_STS_OUT_CPU_MODE_SHFT                          0x2
#define HWIO_APCS_APC17_APC_PGSCTL_STS_NEW_MODE_BMSK                              0x2
#define HWIO_APCS_APC17_APC_PGSCTL_STS_NEW_MODE_SHFT                              0x1
#define HWIO_APCS_APC17_APC_PGSCTL_STS_CSR_MODE_BMSK                              0x1
#define HWIO_APCS_APC17_APC_PGSCTL_STS_CSR_MODE_SHFT                              0x0

#define HWIO_APCS_APC17_APC_DOMAIN_STS_ADDR                                (APCS_APC17_APC_APC_STS_REG_BASE      + 0x00000080)
#define HWIO_APCS_APC17_APC_DOMAIN_STS_RMSK                                  0x333333
#define HWIO_APCS_APC17_APC_DOMAIN_STS_IN          \
        in_dword_masked(HWIO_APCS_APC17_APC_DOMAIN_STS_ADDR, HWIO_APCS_APC17_APC_DOMAIN_STS_RMSK)
#define HWIO_APCS_APC17_APC_DOMAIN_STS_INM(m)      \
        in_dword_masked(HWIO_APCS_APC17_APC_DOMAIN_STS_ADDR, m)
#define HWIO_APCS_APC17_APC_DOMAIN_STS_L2_MAS_BMSK                           0x300000
#define HWIO_APCS_APC17_APC_DOMAIN_STS_L2_MAS_SHFT                               0x14
#define HWIO_APCS_APC17_APC_DOMAIN_STS_L2_PGS_BMSK                            0x30000
#define HWIO_APCS_APC17_APC_DOMAIN_STS_L2_PGS_SHFT                               0x10
#define HWIO_APCS_APC17_APC_DOMAIN_STS_CPU1_MAS_BMSK                           0x3000
#define HWIO_APCS_APC17_APC_DOMAIN_STS_CPU1_MAS_SHFT                              0xc
#define HWIO_APCS_APC17_APC_DOMAIN_STS_CPU1_PGS_BMSK                            0x300
#define HWIO_APCS_APC17_APC_DOMAIN_STS_CPU1_PGS_SHFT                              0x8
#define HWIO_APCS_APC17_APC_DOMAIN_STS_CPU0_MAS_BMSK                             0x30
#define HWIO_APCS_APC17_APC_DOMAIN_STS_CPU0_MAS_SHFT                              0x4
#define HWIO_APCS_APC17_APC_DOMAIN_STS_CPU0_PGS_BMSK                              0x3
#define HWIO_APCS_APC17_APC_DOMAIN_STS_CPU0_PGS_SHFT                              0x0

#define HWIO_APCS_APC17_APC_SYSRST_DIAG_STS_ADDR                           (APCS_APC17_APC_APC_STS_REG_BASE      + 0x000000c0)
#define HWIO_APCS_APC17_APC_SYSRST_DIAG_STS_RMSK                             0x3f3f3f
#define HWIO_APCS_APC17_APC_SYSRST_DIAG_STS_IN          \
        in_dword_masked(HWIO_APCS_APC17_APC_SYSRST_DIAG_STS_ADDR, HWIO_APCS_APC17_APC_SYSRST_DIAG_STS_RMSK)
#define HWIO_APCS_APC17_APC_SYSRST_DIAG_STS_INM(m)      \
        in_dword_masked(HWIO_APCS_APC17_APC_SYSRST_DIAG_STS_ADDR, m)
#define HWIO_APCS_APC17_APC_SYSRST_DIAG_STS_L2_D5_BMSK                       0x200000
#define HWIO_APCS_APC17_APC_SYSRST_DIAG_STS_L2_D5_SHFT                           0x15
#define HWIO_APCS_APC17_APC_SYSRST_DIAG_STS_L2_D4_BMSK                       0x100000
#define HWIO_APCS_APC17_APC_SYSRST_DIAG_STS_L2_D4_SHFT                           0x14
#define HWIO_APCS_APC17_APC_SYSRST_DIAG_STS_L2_D3_BMSK                        0x80000
#define HWIO_APCS_APC17_APC_SYSRST_DIAG_STS_L2_D3_SHFT                           0x13
#define HWIO_APCS_APC17_APC_SYSRST_DIAG_STS_L2_D2_BMSK                        0x40000
#define HWIO_APCS_APC17_APC_SYSRST_DIAG_STS_L2_D2_SHFT                           0x12
#define HWIO_APCS_APC17_APC_SYSRST_DIAG_STS_L2_D1_BMSK                        0x20000
#define HWIO_APCS_APC17_APC_SYSRST_DIAG_STS_L2_D1_SHFT                           0x11
#define HWIO_APCS_APC17_APC_SYSRST_DIAG_STS_L2_D0_BMSK                        0x10000
#define HWIO_APCS_APC17_APC_SYSRST_DIAG_STS_L2_D0_SHFT                           0x10
#define HWIO_APCS_APC17_APC_SYSRST_DIAG_STS_CPU1_C5_BMSK                       0x2000
#define HWIO_APCS_APC17_APC_SYSRST_DIAG_STS_CPU1_C5_SHFT                          0xd
#define HWIO_APCS_APC17_APC_SYSRST_DIAG_STS_CPU1_C4_BMSK                       0x1000
#define HWIO_APCS_APC17_APC_SYSRST_DIAG_STS_CPU1_C4_SHFT                          0xc
#define HWIO_APCS_APC17_APC_SYSRST_DIAG_STS_CPU1_C3_BMSK                        0x800
#define HWIO_APCS_APC17_APC_SYSRST_DIAG_STS_CPU1_C3_SHFT                          0xb
#define HWIO_APCS_APC17_APC_SYSRST_DIAG_STS_CPU1_C2_BMSK                        0x400
#define HWIO_APCS_APC17_APC_SYSRST_DIAG_STS_CPU1_C2_SHFT                          0xa
#define HWIO_APCS_APC17_APC_SYSRST_DIAG_STS_CPU1_C1_BMSK                        0x200
#define HWIO_APCS_APC17_APC_SYSRST_DIAG_STS_CPU1_C1_SHFT                          0x9
#define HWIO_APCS_APC17_APC_SYSRST_DIAG_STS_CPU1_C0_BMSK                        0x100
#define HWIO_APCS_APC17_APC_SYSRST_DIAG_STS_CPU1_C0_SHFT                          0x8
#define HWIO_APCS_APC17_APC_SYSRST_DIAG_STS_CPU0_C5_BMSK                         0x20
#define HWIO_APCS_APC17_APC_SYSRST_DIAG_STS_CPU0_C5_SHFT                          0x5
#define HWIO_APCS_APC17_APC_SYSRST_DIAG_STS_CPU0_C4_BMSK                         0x10
#define HWIO_APCS_APC17_APC_SYSRST_DIAG_STS_CPU0_C4_SHFT                          0x4
#define HWIO_APCS_APC17_APC_SYSRST_DIAG_STS_CPU0_C3_BMSK                          0x8
#define HWIO_APCS_APC17_APC_SYSRST_DIAG_STS_CPU0_C3_SHFT                          0x3
#define HWIO_APCS_APC17_APC_SYSRST_DIAG_STS_CPU0_C2_BMSK                          0x4
#define HWIO_APCS_APC17_APC_SYSRST_DIAG_STS_CPU0_C2_SHFT                          0x2
#define HWIO_APCS_APC17_APC_SYSRST_DIAG_STS_CPU0_C1_BMSK                          0x2
#define HWIO_APCS_APC17_APC_SYSRST_DIAG_STS_CPU0_C1_SHFT                          0x1
#define HWIO_APCS_APC17_APC_SYSRST_DIAG_STS_CPU0_C0_BMSK                          0x1
#define HWIO_APCS_APC17_APC_SYSRST_DIAG_STS_CPU0_C0_SHFT                          0x0

#define HWIO_APCS_APC17_APC_SYSRST_DIAG_STS_SPM_ADDR                       (APCS_APC17_APC_APC_STS_REG_BASE      + 0x000000c4)
#define HWIO_APCS_APC17_APC_SYSRST_DIAG_STS_SPM_RMSK                       0x1ff7fdff
#define HWIO_APCS_APC17_APC_SYSRST_DIAG_STS_SPM_IN          \
        in_dword_masked(HWIO_APCS_APC17_APC_SYSRST_DIAG_STS_SPM_ADDR, HWIO_APCS_APC17_APC_SYSRST_DIAG_STS_SPM_RMSK)
#define HWIO_APCS_APC17_APC_SYSRST_DIAG_STS_SPM_INM(m)      \
        in_dword_masked(HWIO_APCS_APC17_APC_SYSRST_DIAG_STS_SPM_ADDR, m)
#define HWIO_APCS_APC17_APC_SYSRST_DIAG_STS_SPM_L2_SPM_CMD_BMSK            0x1ff00000
#define HWIO_APCS_APC17_APC_SYSRST_DIAG_STS_SPM_L2_SPM_CMD_SHFT                  0x14
#define HWIO_APCS_APC17_APC_SYSRST_DIAG_STS_SPM_CPU1_SPM_CMD_BMSK             0x7fc00
#define HWIO_APCS_APC17_APC_SYSRST_DIAG_STS_SPM_CPU1_SPM_CMD_SHFT                 0xa
#define HWIO_APCS_APC17_APC_SYSRST_DIAG_STS_SPM_CPU0_SPM_CMD_BMSK               0x1ff
#define HWIO_APCS_APC17_APC_SYSRST_DIAG_STS_SPM_CPU0_SPM_CMD_SHFT                 0x0

/*----------------------------------------------------------------------------
 * MODULE: APCS_APC18_APC_APC_STS
 *--------------------------------------------------------------------------*/

#define APCS_APC18_APC_APC_STS_REG_BASE                                    (HMSS_PERIPH_BASE      + 0x002f4600)

#define HWIO_APCS_APC18_APC_PGSCTL_STS_ADDR                                (APCS_APC18_APC_APC_STS_REG_BASE      + 0x00000000)
#define HWIO_APCS_APC18_APC_PGSCTL_STS_RMSK                                   0xf03ff
#define HWIO_APCS_APC18_APC_PGSCTL_STS_IN          \
        in_dword_masked(HWIO_APCS_APC18_APC_PGSCTL_STS_ADDR, HWIO_APCS_APC18_APC_PGSCTL_STS_RMSK)
#define HWIO_APCS_APC18_APC_PGSCTL_STS_INM(m)      \
        in_dword_masked(HWIO_APCS_APC18_APC_PGSCTL_STS_ADDR, m)
#define HWIO_APCS_APC18_APC_PGSCTL_STS_TIMER_BMSK                             0xf0000
#define HWIO_APCS_APC18_APC_PGSCTL_STS_TIMER_SHFT                                0x10
#define HWIO_APCS_APC18_APC_PGSCTL_STS_OUT_CPU_MODE_BIT1_BMSK                   0x200
#define HWIO_APCS_APC18_APC_PGSCTL_STS_OUT_CPU_MODE_BIT1_SHFT                     0x9
#define HWIO_APCS_APC18_APC_PGSCTL_STS_FSM_CUR_STATE_BIT2_BMSK                  0x100
#define HWIO_APCS_APC18_APC_PGSCTL_STS_FSM_CUR_STATE_BIT2_SHFT                    0x8
#define HWIO_APCS_APC18_APC_PGSCTL_STS_OUT_CPR_BYPASS_BMSK                       0x80
#define HWIO_APCS_APC18_APC_PGSCTL_STS_OUT_CPR_BYPASS_SHFT                        0x7
#define HWIO_APCS_APC18_APC_PGSCTL_STS_OUT_FREEZE_BMSK                           0x40
#define HWIO_APCS_APC18_APC_PGSCTL_STS_OUT_FREEZE_SHFT                            0x6
#define HWIO_APCS_APC18_APC_PGSCTL_STS_FSM_CUR_STATE_BMSK                        0x30
#define HWIO_APCS_APC18_APC_PGSCTL_STS_FSM_CUR_STATE_SHFT                         0x4
#define HWIO_APCS_APC18_APC_PGSCTL_STS_OUT_L2_MODE_BMSK                           0x8
#define HWIO_APCS_APC18_APC_PGSCTL_STS_OUT_L2_MODE_SHFT                           0x3
#define HWIO_APCS_APC18_APC_PGSCTL_STS_OUT_CPU_MODE_BMSK                          0x4
#define HWIO_APCS_APC18_APC_PGSCTL_STS_OUT_CPU_MODE_SHFT                          0x2
#define HWIO_APCS_APC18_APC_PGSCTL_STS_NEW_MODE_BMSK                              0x2
#define HWIO_APCS_APC18_APC_PGSCTL_STS_NEW_MODE_SHFT                              0x1
#define HWIO_APCS_APC18_APC_PGSCTL_STS_CSR_MODE_BMSK                              0x1
#define HWIO_APCS_APC18_APC_PGSCTL_STS_CSR_MODE_SHFT                              0x0

#define HWIO_APCS_APC18_APC_DOMAIN_STS_ADDR                                (APCS_APC18_APC_APC_STS_REG_BASE      + 0x00000080)
#define HWIO_APCS_APC18_APC_DOMAIN_STS_RMSK                                  0x333333
#define HWIO_APCS_APC18_APC_DOMAIN_STS_IN          \
        in_dword_masked(HWIO_APCS_APC18_APC_DOMAIN_STS_ADDR, HWIO_APCS_APC18_APC_DOMAIN_STS_RMSK)
#define HWIO_APCS_APC18_APC_DOMAIN_STS_INM(m)      \
        in_dword_masked(HWIO_APCS_APC18_APC_DOMAIN_STS_ADDR, m)
#define HWIO_APCS_APC18_APC_DOMAIN_STS_L2_MAS_BMSK                           0x300000
#define HWIO_APCS_APC18_APC_DOMAIN_STS_L2_MAS_SHFT                               0x14
#define HWIO_APCS_APC18_APC_DOMAIN_STS_L2_PGS_BMSK                            0x30000
#define HWIO_APCS_APC18_APC_DOMAIN_STS_L2_PGS_SHFT                               0x10
#define HWIO_APCS_APC18_APC_DOMAIN_STS_CPU1_MAS_BMSK                           0x3000
#define HWIO_APCS_APC18_APC_DOMAIN_STS_CPU1_MAS_SHFT                              0xc
#define HWIO_APCS_APC18_APC_DOMAIN_STS_CPU1_PGS_BMSK                            0x300
#define HWIO_APCS_APC18_APC_DOMAIN_STS_CPU1_PGS_SHFT                              0x8
#define HWIO_APCS_APC18_APC_DOMAIN_STS_CPU0_MAS_BMSK                             0x30
#define HWIO_APCS_APC18_APC_DOMAIN_STS_CPU0_MAS_SHFT                              0x4
#define HWIO_APCS_APC18_APC_DOMAIN_STS_CPU0_PGS_BMSK                              0x3
#define HWIO_APCS_APC18_APC_DOMAIN_STS_CPU0_PGS_SHFT                              0x0

#define HWIO_APCS_APC18_APC_SYSRST_DIAG_STS_ADDR                           (APCS_APC18_APC_APC_STS_REG_BASE      + 0x000000c0)
#define HWIO_APCS_APC18_APC_SYSRST_DIAG_STS_RMSK                             0x3f3f3f
#define HWIO_APCS_APC18_APC_SYSRST_DIAG_STS_IN          \
        in_dword_masked(HWIO_APCS_APC18_APC_SYSRST_DIAG_STS_ADDR, HWIO_APCS_APC18_APC_SYSRST_DIAG_STS_RMSK)
#define HWIO_APCS_APC18_APC_SYSRST_DIAG_STS_INM(m)      \
        in_dword_masked(HWIO_APCS_APC18_APC_SYSRST_DIAG_STS_ADDR, m)
#define HWIO_APCS_APC18_APC_SYSRST_DIAG_STS_L2_D5_BMSK                       0x200000
#define HWIO_APCS_APC18_APC_SYSRST_DIAG_STS_L2_D5_SHFT                           0x15
#define HWIO_APCS_APC18_APC_SYSRST_DIAG_STS_L2_D4_BMSK                       0x100000
#define HWIO_APCS_APC18_APC_SYSRST_DIAG_STS_L2_D4_SHFT                           0x14
#define HWIO_APCS_APC18_APC_SYSRST_DIAG_STS_L2_D3_BMSK                        0x80000
#define HWIO_APCS_APC18_APC_SYSRST_DIAG_STS_L2_D3_SHFT                           0x13
#define HWIO_APCS_APC18_APC_SYSRST_DIAG_STS_L2_D2_BMSK                        0x40000
#define HWIO_APCS_APC18_APC_SYSRST_DIAG_STS_L2_D2_SHFT                           0x12
#define HWIO_APCS_APC18_APC_SYSRST_DIAG_STS_L2_D1_BMSK                        0x20000
#define HWIO_APCS_APC18_APC_SYSRST_DIAG_STS_L2_D1_SHFT                           0x11
#define HWIO_APCS_APC18_APC_SYSRST_DIAG_STS_L2_D0_BMSK                        0x10000
#define HWIO_APCS_APC18_APC_SYSRST_DIAG_STS_L2_D0_SHFT                           0x10
#define HWIO_APCS_APC18_APC_SYSRST_DIAG_STS_CPU1_C5_BMSK                       0x2000
#define HWIO_APCS_APC18_APC_SYSRST_DIAG_STS_CPU1_C5_SHFT                          0xd
#define HWIO_APCS_APC18_APC_SYSRST_DIAG_STS_CPU1_C4_BMSK                       0x1000
#define HWIO_APCS_APC18_APC_SYSRST_DIAG_STS_CPU1_C4_SHFT                          0xc
#define HWIO_APCS_APC18_APC_SYSRST_DIAG_STS_CPU1_C3_BMSK                        0x800
#define HWIO_APCS_APC18_APC_SYSRST_DIAG_STS_CPU1_C3_SHFT                          0xb
#define HWIO_APCS_APC18_APC_SYSRST_DIAG_STS_CPU1_C2_BMSK                        0x400
#define HWIO_APCS_APC18_APC_SYSRST_DIAG_STS_CPU1_C2_SHFT                          0xa
#define HWIO_APCS_APC18_APC_SYSRST_DIAG_STS_CPU1_C1_BMSK                        0x200
#define HWIO_APCS_APC18_APC_SYSRST_DIAG_STS_CPU1_C1_SHFT                          0x9
#define HWIO_APCS_APC18_APC_SYSRST_DIAG_STS_CPU1_C0_BMSK                        0x100
#define HWIO_APCS_APC18_APC_SYSRST_DIAG_STS_CPU1_C0_SHFT                          0x8
#define HWIO_APCS_APC18_APC_SYSRST_DIAG_STS_CPU0_C5_BMSK                         0x20
#define HWIO_APCS_APC18_APC_SYSRST_DIAG_STS_CPU0_C5_SHFT                          0x5
#define HWIO_APCS_APC18_APC_SYSRST_DIAG_STS_CPU0_C4_BMSK                         0x10
#define HWIO_APCS_APC18_APC_SYSRST_DIAG_STS_CPU0_C4_SHFT                          0x4
#define HWIO_APCS_APC18_APC_SYSRST_DIAG_STS_CPU0_C3_BMSK                          0x8
#define HWIO_APCS_APC18_APC_SYSRST_DIAG_STS_CPU0_C3_SHFT                          0x3
#define HWIO_APCS_APC18_APC_SYSRST_DIAG_STS_CPU0_C2_BMSK                          0x4
#define HWIO_APCS_APC18_APC_SYSRST_DIAG_STS_CPU0_C2_SHFT                          0x2
#define HWIO_APCS_APC18_APC_SYSRST_DIAG_STS_CPU0_C1_BMSK                          0x2
#define HWIO_APCS_APC18_APC_SYSRST_DIAG_STS_CPU0_C1_SHFT                          0x1
#define HWIO_APCS_APC18_APC_SYSRST_DIAG_STS_CPU0_C0_BMSK                          0x1
#define HWIO_APCS_APC18_APC_SYSRST_DIAG_STS_CPU0_C0_SHFT                          0x0

#define HWIO_APCS_APC18_APC_SYSRST_DIAG_STS_SPM_ADDR                       (APCS_APC18_APC_APC_STS_REG_BASE      + 0x000000c4)
#define HWIO_APCS_APC18_APC_SYSRST_DIAG_STS_SPM_RMSK                       0x1ff7fdff
#define HWIO_APCS_APC18_APC_SYSRST_DIAG_STS_SPM_IN          \
        in_dword_masked(HWIO_APCS_APC18_APC_SYSRST_DIAG_STS_SPM_ADDR, HWIO_APCS_APC18_APC_SYSRST_DIAG_STS_SPM_RMSK)
#define HWIO_APCS_APC18_APC_SYSRST_DIAG_STS_SPM_INM(m)      \
        in_dword_masked(HWIO_APCS_APC18_APC_SYSRST_DIAG_STS_SPM_ADDR, m)
#define HWIO_APCS_APC18_APC_SYSRST_DIAG_STS_SPM_L2_SPM_CMD_BMSK            0x1ff00000
#define HWIO_APCS_APC18_APC_SYSRST_DIAG_STS_SPM_L2_SPM_CMD_SHFT                  0x14
#define HWIO_APCS_APC18_APC_SYSRST_DIAG_STS_SPM_CPU1_SPM_CMD_BMSK             0x7fc00
#define HWIO_APCS_APC18_APC_SYSRST_DIAG_STS_SPM_CPU1_SPM_CMD_SHFT                 0xa
#define HWIO_APCS_APC18_APC_SYSRST_DIAG_STS_SPM_CPU0_SPM_CMD_BMSK               0x1ff
#define HWIO_APCS_APC18_APC_SYSRST_DIAG_STS_SPM_CPU0_SPM_CMD_SHFT                 0x0

/*----------------------------------------------------------------------------
 * MODULE: APCS_APC19_APC_APC_STS
 *--------------------------------------------------------------------------*/

#define APCS_APC19_APC_APC_STS_REG_BASE                                    (HMSS_PERIPH_BASE      + 0x002f4e00)

#define HWIO_APCS_APC19_APC_PGSCTL_STS_ADDR                                (APCS_APC19_APC_APC_STS_REG_BASE      + 0x00000000)
#define HWIO_APCS_APC19_APC_PGSCTL_STS_RMSK                                   0xf03ff
#define HWIO_APCS_APC19_APC_PGSCTL_STS_IN          \
        in_dword_masked(HWIO_APCS_APC19_APC_PGSCTL_STS_ADDR, HWIO_APCS_APC19_APC_PGSCTL_STS_RMSK)
#define HWIO_APCS_APC19_APC_PGSCTL_STS_INM(m)      \
        in_dword_masked(HWIO_APCS_APC19_APC_PGSCTL_STS_ADDR, m)
#define HWIO_APCS_APC19_APC_PGSCTL_STS_TIMER_BMSK                             0xf0000
#define HWIO_APCS_APC19_APC_PGSCTL_STS_TIMER_SHFT                                0x10
#define HWIO_APCS_APC19_APC_PGSCTL_STS_OUT_CPU_MODE_BIT1_BMSK                   0x200
#define HWIO_APCS_APC19_APC_PGSCTL_STS_OUT_CPU_MODE_BIT1_SHFT                     0x9
#define HWIO_APCS_APC19_APC_PGSCTL_STS_FSM_CUR_STATE_BIT2_BMSK                  0x100
#define HWIO_APCS_APC19_APC_PGSCTL_STS_FSM_CUR_STATE_BIT2_SHFT                    0x8
#define HWIO_APCS_APC19_APC_PGSCTL_STS_OUT_CPR_BYPASS_BMSK                       0x80
#define HWIO_APCS_APC19_APC_PGSCTL_STS_OUT_CPR_BYPASS_SHFT                        0x7
#define HWIO_APCS_APC19_APC_PGSCTL_STS_OUT_FREEZE_BMSK                           0x40
#define HWIO_APCS_APC19_APC_PGSCTL_STS_OUT_FREEZE_SHFT                            0x6
#define HWIO_APCS_APC19_APC_PGSCTL_STS_FSM_CUR_STATE_BMSK                        0x30
#define HWIO_APCS_APC19_APC_PGSCTL_STS_FSM_CUR_STATE_SHFT                         0x4
#define HWIO_APCS_APC19_APC_PGSCTL_STS_OUT_L2_MODE_BMSK                           0x8
#define HWIO_APCS_APC19_APC_PGSCTL_STS_OUT_L2_MODE_SHFT                           0x3
#define HWIO_APCS_APC19_APC_PGSCTL_STS_OUT_CPU_MODE_BMSK                          0x4
#define HWIO_APCS_APC19_APC_PGSCTL_STS_OUT_CPU_MODE_SHFT                          0x2
#define HWIO_APCS_APC19_APC_PGSCTL_STS_NEW_MODE_BMSK                              0x2
#define HWIO_APCS_APC19_APC_PGSCTL_STS_NEW_MODE_SHFT                              0x1
#define HWIO_APCS_APC19_APC_PGSCTL_STS_CSR_MODE_BMSK                              0x1
#define HWIO_APCS_APC19_APC_PGSCTL_STS_CSR_MODE_SHFT                              0x0

#define HWIO_APCS_APC19_APC_DOMAIN_STS_ADDR                                (APCS_APC19_APC_APC_STS_REG_BASE      + 0x00000080)
#define HWIO_APCS_APC19_APC_DOMAIN_STS_RMSK                                  0x333333
#define HWIO_APCS_APC19_APC_DOMAIN_STS_IN          \
        in_dword_masked(HWIO_APCS_APC19_APC_DOMAIN_STS_ADDR, HWIO_APCS_APC19_APC_DOMAIN_STS_RMSK)
#define HWIO_APCS_APC19_APC_DOMAIN_STS_INM(m)      \
        in_dword_masked(HWIO_APCS_APC19_APC_DOMAIN_STS_ADDR, m)
#define HWIO_APCS_APC19_APC_DOMAIN_STS_L2_MAS_BMSK                           0x300000
#define HWIO_APCS_APC19_APC_DOMAIN_STS_L2_MAS_SHFT                               0x14
#define HWIO_APCS_APC19_APC_DOMAIN_STS_L2_PGS_BMSK                            0x30000
#define HWIO_APCS_APC19_APC_DOMAIN_STS_L2_PGS_SHFT                               0x10
#define HWIO_APCS_APC19_APC_DOMAIN_STS_CPU1_MAS_BMSK                           0x3000
#define HWIO_APCS_APC19_APC_DOMAIN_STS_CPU1_MAS_SHFT                              0xc
#define HWIO_APCS_APC19_APC_DOMAIN_STS_CPU1_PGS_BMSK                            0x300
#define HWIO_APCS_APC19_APC_DOMAIN_STS_CPU1_PGS_SHFT                              0x8
#define HWIO_APCS_APC19_APC_DOMAIN_STS_CPU0_MAS_BMSK                             0x30
#define HWIO_APCS_APC19_APC_DOMAIN_STS_CPU0_MAS_SHFT                              0x4
#define HWIO_APCS_APC19_APC_DOMAIN_STS_CPU0_PGS_BMSK                              0x3
#define HWIO_APCS_APC19_APC_DOMAIN_STS_CPU0_PGS_SHFT                              0x0

#define HWIO_APCS_APC19_APC_SYSRST_DIAG_STS_ADDR                           (APCS_APC19_APC_APC_STS_REG_BASE      + 0x000000c0)
#define HWIO_APCS_APC19_APC_SYSRST_DIAG_STS_RMSK                             0x3f3f3f
#define HWIO_APCS_APC19_APC_SYSRST_DIAG_STS_IN          \
        in_dword_masked(HWIO_APCS_APC19_APC_SYSRST_DIAG_STS_ADDR, HWIO_APCS_APC19_APC_SYSRST_DIAG_STS_RMSK)
#define HWIO_APCS_APC19_APC_SYSRST_DIAG_STS_INM(m)      \
        in_dword_masked(HWIO_APCS_APC19_APC_SYSRST_DIAG_STS_ADDR, m)
#define HWIO_APCS_APC19_APC_SYSRST_DIAG_STS_L2_D5_BMSK                       0x200000
#define HWIO_APCS_APC19_APC_SYSRST_DIAG_STS_L2_D5_SHFT                           0x15
#define HWIO_APCS_APC19_APC_SYSRST_DIAG_STS_L2_D4_BMSK                       0x100000
#define HWIO_APCS_APC19_APC_SYSRST_DIAG_STS_L2_D4_SHFT                           0x14
#define HWIO_APCS_APC19_APC_SYSRST_DIAG_STS_L2_D3_BMSK                        0x80000
#define HWIO_APCS_APC19_APC_SYSRST_DIAG_STS_L2_D3_SHFT                           0x13
#define HWIO_APCS_APC19_APC_SYSRST_DIAG_STS_L2_D2_BMSK                        0x40000
#define HWIO_APCS_APC19_APC_SYSRST_DIAG_STS_L2_D2_SHFT                           0x12
#define HWIO_APCS_APC19_APC_SYSRST_DIAG_STS_L2_D1_BMSK                        0x20000
#define HWIO_APCS_APC19_APC_SYSRST_DIAG_STS_L2_D1_SHFT                           0x11
#define HWIO_APCS_APC19_APC_SYSRST_DIAG_STS_L2_D0_BMSK                        0x10000
#define HWIO_APCS_APC19_APC_SYSRST_DIAG_STS_L2_D0_SHFT                           0x10
#define HWIO_APCS_APC19_APC_SYSRST_DIAG_STS_CPU1_C5_BMSK                       0x2000
#define HWIO_APCS_APC19_APC_SYSRST_DIAG_STS_CPU1_C5_SHFT                          0xd
#define HWIO_APCS_APC19_APC_SYSRST_DIAG_STS_CPU1_C4_BMSK                       0x1000
#define HWIO_APCS_APC19_APC_SYSRST_DIAG_STS_CPU1_C4_SHFT                          0xc
#define HWIO_APCS_APC19_APC_SYSRST_DIAG_STS_CPU1_C3_BMSK                        0x800
#define HWIO_APCS_APC19_APC_SYSRST_DIAG_STS_CPU1_C3_SHFT                          0xb
#define HWIO_APCS_APC19_APC_SYSRST_DIAG_STS_CPU1_C2_BMSK                        0x400
#define HWIO_APCS_APC19_APC_SYSRST_DIAG_STS_CPU1_C2_SHFT                          0xa
#define HWIO_APCS_APC19_APC_SYSRST_DIAG_STS_CPU1_C1_BMSK                        0x200
#define HWIO_APCS_APC19_APC_SYSRST_DIAG_STS_CPU1_C1_SHFT                          0x9
#define HWIO_APCS_APC19_APC_SYSRST_DIAG_STS_CPU1_C0_BMSK                        0x100
#define HWIO_APCS_APC19_APC_SYSRST_DIAG_STS_CPU1_C0_SHFT                          0x8
#define HWIO_APCS_APC19_APC_SYSRST_DIAG_STS_CPU0_C5_BMSK                         0x20
#define HWIO_APCS_APC19_APC_SYSRST_DIAG_STS_CPU0_C5_SHFT                          0x5
#define HWIO_APCS_APC19_APC_SYSRST_DIAG_STS_CPU0_C4_BMSK                         0x10
#define HWIO_APCS_APC19_APC_SYSRST_DIAG_STS_CPU0_C4_SHFT                          0x4
#define HWIO_APCS_APC19_APC_SYSRST_DIAG_STS_CPU0_C3_BMSK                          0x8
#define HWIO_APCS_APC19_APC_SYSRST_DIAG_STS_CPU0_C3_SHFT                          0x3
#define HWIO_APCS_APC19_APC_SYSRST_DIAG_STS_CPU0_C2_BMSK                          0x4
#define HWIO_APCS_APC19_APC_SYSRST_DIAG_STS_CPU0_C2_SHFT                          0x2
#define HWIO_APCS_APC19_APC_SYSRST_DIAG_STS_CPU0_C1_BMSK                          0x2
#define HWIO_APCS_APC19_APC_SYSRST_DIAG_STS_CPU0_C1_SHFT                          0x1
#define HWIO_APCS_APC19_APC_SYSRST_DIAG_STS_CPU0_C0_BMSK                          0x1
#define HWIO_APCS_APC19_APC_SYSRST_DIAG_STS_CPU0_C0_SHFT                          0x0

#define HWIO_APCS_APC19_APC_SYSRST_DIAG_STS_SPM_ADDR                       (APCS_APC19_APC_APC_STS_REG_BASE      + 0x000000c4)
#define HWIO_APCS_APC19_APC_SYSRST_DIAG_STS_SPM_RMSK                       0x1ff7fdff
#define HWIO_APCS_APC19_APC_SYSRST_DIAG_STS_SPM_IN          \
        in_dword_masked(HWIO_APCS_APC19_APC_SYSRST_DIAG_STS_SPM_ADDR, HWIO_APCS_APC19_APC_SYSRST_DIAG_STS_SPM_RMSK)
#define HWIO_APCS_APC19_APC_SYSRST_DIAG_STS_SPM_INM(m)      \
        in_dword_masked(HWIO_APCS_APC19_APC_SYSRST_DIAG_STS_SPM_ADDR, m)
#define HWIO_APCS_APC19_APC_SYSRST_DIAG_STS_SPM_L2_SPM_CMD_BMSK            0x1ff00000
#define HWIO_APCS_APC19_APC_SYSRST_DIAG_STS_SPM_L2_SPM_CMD_SHFT                  0x14
#define HWIO_APCS_APC19_APC_SYSRST_DIAG_STS_SPM_CPU1_SPM_CMD_BMSK             0x7fc00
#define HWIO_APCS_APC19_APC_SYSRST_DIAG_STS_SPM_CPU1_SPM_CMD_SHFT                 0xa
#define HWIO_APCS_APC19_APC_SYSRST_DIAG_STS_SPM_CPU0_SPM_CMD_BMSK               0x1ff
#define HWIO_APCS_APC19_APC_SYSRST_DIAG_STS_SPM_CPU0_SPM_CMD_SHFT                 0x0

/*----------------------------------------------------------------------------
 * MODULE: APCS_APC20_APC_APC_STS
 *--------------------------------------------------------------------------*/

#define APCS_APC20_APC_APC_STS_REG_BASE                                    (HMSS_PERIPH_BASE      + 0x002f5600)

#define HWIO_APCS_APC20_APC_PGSCTL_STS_ADDR                                (APCS_APC20_APC_APC_STS_REG_BASE      + 0x00000000)
#define HWIO_APCS_APC20_APC_PGSCTL_STS_RMSK                                   0xf03ff
#define HWIO_APCS_APC20_APC_PGSCTL_STS_IN          \
        in_dword_masked(HWIO_APCS_APC20_APC_PGSCTL_STS_ADDR, HWIO_APCS_APC20_APC_PGSCTL_STS_RMSK)
#define HWIO_APCS_APC20_APC_PGSCTL_STS_INM(m)      \
        in_dword_masked(HWIO_APCS_APC20_APC_PGSCTL_STS_ADDR, m)
#define HWIO_APCS_APC20_APC_PGSCTL_STS_TIMER_BMSK                             0xf0000
#define HWIO_APCS_APC20_APC_PGSCTL_STS_TIMER_SHFT                                0x10
#define HWIO_APCS_APC20_APC_PGSCTL_STS_OUT_CPU_MODE_BIT1_BMSK                   0x200
#define HWIO_APCS_APC20_APC_PGSCTL_STS_OUT_CPU_MODE_BIT1_SHFT                     0x9
#define HWIO_APCS_APC20_APC_PGSCTL_STS_FSM_CUR_STATE_BIT2_BMSK                  0x100
#define HWIO_APCS_APC20_APC_PGSCTL_STS_FSM_CUR_STATE_BIT2_SHFT                    0x8
#define HWIO_APCS_APC20_APC_PGSCTL_STS_OUT_CPR_BYPASS_BMSK                       0x80
#define HWIO_APCS_APC20_APC_PGSCTL_STS_OUT_CPR_BYPASS_SHFT                        0x7
#define HWIO_APCS_APC20_APC_PGSCTL_STS_OUT_FREEZE_BMSK                           0x40
#define HWIO_APCS_APC20_APC_PGSCTL_STS_OUT_FREEZE_SHFT                            0x6
#define HWIO_APCS_APC20_APC_PGSCTL_STS_FSM_CUR_STATE_BMSK                        0x30
#define HWIO_APCS_APC20_APC_PGSCTL_STS_FSM_CUR_STATE_SHFT                         0x4
#define HWIO_APCS_APC20_APC_PGSCTL_STS_OUT_L2_MODE_BMSK                           0x8
#define HWIO_APCS_APC20_APC_PGSCTL_STS_OUT_L2_MODE_SHFT                           0x3
#define HWIO_APCS_APC20_APC_PGSCTL_STS_OUT_CPU_MODE_BMSK                          0x4
#define HWIO_APCS_APC20_APC_PGSCTL_STS_OUT_CPU_MODE_SHFT                          0x2
#define HWIO_APCS_APC20_APC_PGSCTL_STS_NEW_MODE_BMSK                              0x2
#define HWIO_APCS_APC20_APC_PGSCTL_STS_NEW_MODE_SHFT                              0x1
#define HWIO_APCS_APC20_APC_PGSCTL_STS_CSR_MODE_BMSK                              0x1
#define HWIO_APCS_APC20_APC_PGSCTL_STS_CSR_MODE_SHFT                              0x0

#define HWIO_APCS_APC20_APC_DOMAIN_STS_ADDR                                (APCS_APC20_APC_APC_STS_REG_BASE      + 0x00000080)
#define HWIO_APCS_APC20_APC_DOMAIN_STS_RMSK                                  0x333333
#define HWIO_APCS_APC20_APC_DOMAIN_STS_IN          \
        in_dword_masked(HWIO_APCS_APC20_APC_DOMAIN_STS_ADDR, HWIO_APCS_APC20_APC_DOMAIN_STS_RMSK)
#define HWIO_APCS_APC20_APC_DOMAIN_STS_INM(m)      \
        in_dword_masked(HWIO_APCS_APC20_APC_DOMAIN_STS_ADDR, m)
#define HWIO_APCS_APC20_APC_DOMAIN_STS_L2_MAS_BMSK                           0x300000
#define HWIO_APCS_APC20_APC_DOMAIN_STS_L2_MAS_SHFT                               0x14
#define HWIO_APCS_APC20_APC_DOMAIN_STS_L2_PGS_BMSK                            0x30000
#define HWIO_APCS_APC20_APC_DOMAIN_STS_L2_PGS_SHFT                               0x10
#define HWIO_APCS_APC20_APC_DOMAIN_STS_CPU1_MAS_BMSK                           0x3000
#define HWIO_APCS_APC20_APC_DOMAIN_STS_CPU1_MAS_SHFT                              0xc
#define HWIO_APCS_APC20_APC_DOMAIN_STS_CPU1_PGS_BMSK                            0x300
#define HWIO_APCS_APC20_APC_DOMAIN_STS_CPU1_PGS_SHFT                              0x8
#define HWIO_APCS_APC20_APC_DOMAIN_STS_CPU0_MAS_BMSK                             0x30
#define HWIO_APCS_APC20_APC_DOMAIN_STS_CPU0_MAS_SHFT                              0x4
#define HWIO_APCS_APC20_APC_DOMAIN_STS_CPU0_PGS_BMSK                              0x3
#define HWIO_APCS_APC20_APC_DOMAIN_STS_CPU0_PGS_SHFT                              0x0

#define HWIO_APCS_APC20_APC_SYSRST_DIAG_STS_ADDR                           (APCS_APC20_APC_APC_STS_REG_BASE      + 0x000000c0)
#define HWIO_APCS_APC20_APC_SYSRST_DIAG_STS_RMSK                             0x3f3f3f
#define HWIO_APCS_APC20_APC_SYSRST_DIAG_STS_IN          \
        in_dword_masked(HWIO_APCS_APC20_APC_SYSRST_DIAG_STS_ADDR, HWIO_APCS_APC20_APC_SYSRST_DIAG_STS_RMSK)
#define HWIO_APCS_APC20_APC_SYSRST_DIAG_STS_INM(m)      \
        in_dword_masked(HWIO_APCS_APC20_APC_SYSRST_DIAG_STS_ADDR, m)
#define HWIO_APCS_APC20_APC_SYSRST_DIAG_STS_L2_D5_BMSK                       0x200000
#define HWIO_APCS_APC20_APC_SYSRST_DIAG_STS_L2_D5_SHFT                           0x15
#define HWIO_APCS_APC20_APC_SYSRST_DIAG_STS_L2_D4_BMSK                       0x100000
#define HWIO_APCS_APC20_APC_SYSRST_DIAG_STS_L2_D4_SHFT                           0x14
#define HWIO_APCS_APC20_APC_SYSRST_DIAG_STS_L2_D3_BMSK                        0x80000
#define HWIO_APCS_APC20_APC_SYSRST_DIAG_STS_L2_D3_SHFT                           0x13
#define HWIO_APCS_APC20_APC_SYSRST_DIAG_STS_L2_D2_BMSK                        0x40000
#define HWIO_APCS_APC20_APC_SYSRST_DIAG_STS_L2_D2_SHFT                           0x12
#define HWIO_APCS_APC20_APC_SYSRST_DIAG_STS_L2_D1_BMSK                        0x20000
#define HWIO_APCS_APC20_APC_SYSRST_DIAG_STS_L2_D1_SHFT                           0x11
#define HWIO_APCS_APC20_APC_SYSRST_DIAG_STS_L2_D0_BMSK                        0x10000
#define HWIO_APCS_APC20_APC_SYSRST_DIAG_STS_L2_D0_SHFT                           0x10
#define HWIO_APCS_APC20_APC_SYSRST_DIAG_STS_CPU1_C5_BMSK                       0x2000
#define HWIO_APCS_APC20_APC_SYSRST_DIAG_STS_CPU1_C5_SHFT                          0xd
#define HWIO_APCS_APC20_APC_SYSRST_DIAG_STS_CPU1_C4_BMSK                       0x1000
#define HWIO_APCS_APC20_APC_SYSRST_DIAG_STS_CPU1_C4_SHFT                          0xc
#define HWIO_APCS_APC20_APC_SYSRST_DIAG_STS_CPU1_C3_BMSK                        0x800
#define HWIO_APCS_APC20_APC_SYSRST_DIAG_STS_CPU1_C3_SHFT                          0xb
#define HWIO_APCS_APC20_APC_SYSRST_DIAG_STS_CPU1_C2_BMSK                        0x400
#define HWIO_APCS_APC20_APC_SYSRST_DIAG_STS_CPU1_C2_SHFT                          0xa
#define HWIO_APCS_APC20_APC_SYSRST_DIAG_STS_CPU1_C1_BMSK                        0x200
#define HWIO_APCS_APC20_APC_SYSRST_DIAG_STS_CPU1_C1_SHFT                          0x9
#define HWIO_APCS_APC20_APC_SYSRST_DIAG_STS_CPU1_C0_BMSK                        0x100
#define HWIO_APCS_APC20_APC_SYSRST_DIAG_STS_CPU1_C0_SHFT                          0x8
#define HWIO_APCS_APC20_APC_SYSRST_DIAG_STS_CPU0_C5_BMSK                         0x20
#define HWIO_APCS_APC20_APC_SYSRST_DIAG_STS_CPU0_C5_SHFT                          0x5
#define HWIO_APCS_APC20_APC_SYSRST_DIAG_STS_CPU0_C4_BMSK                         0x10
#define HWIO_APCS_APC20_APC_SYSRST_DIAG_STS_CPU0_C4_SHFT                          0x4
#define HWIO_APCS_APC20_APC_SYSRST_DIAG_STS_CPU0_C3_BMSK                          0x8
#define HWIO_APCS_APC20_APC_SYSRST_DIAG_STS_CPU0_C3_SHFT                          0x3
#define HWIO_APCS_APC20_APC_SYSRST_DIAG_STS_CPU0_C2_BMSK                          0x4
#define HWIO_APCS_APC20_APC_SYSRST_DIAG_STS_CPU0_C2_SHFT                          0x2
#define HWIO_APCS_APC20_APC_SYSRST_DIAG_STS_CPU0_C1_BMSK                          0x2
#define HWIO_APCS_APC20_APC_SYSRST_DIAG_STS_CPU0_C1_SHFT                          0x1
#define HWIO_APCS_APC20_APC_SYSRST_DIAG_STS_CPU0_C0_BMSK                          0x1
#define HWIO_APCS_APC20_APC_SYSRST_DIAG_STS_CPU0_C0_SHFT                          0x0

#define HWIO_APCS_APC20_APC_SYSRST_DIAG_STS_SPM_ADDR                       (APCS_APC20_APC_APC_STS_REG_BASE      + 0x000000c4)
#define HWIO_APCS_APC20_APC_SYSRST_DIAG_STS_SPM_RMSK                       0x1ff7fdff
#define HWIO_APCS_APC20_APC_SYSRST_DIAG_STS_SPM_IN          \
        in_dword_masked(HWIO_APCS_APC20_APC_SYSRST_DIAG_STS_SPM_ADDR, HWIO_APCS_APC20_APC_SYSRST_DIAG_STS_SPM_RMSK)
#define HWIO_APCS_APC20_APC_SYSRST_DIAG_STS_SPM_INM(m)      \
        in_dword_masked(HWIO_APCS_APC20_APC_SYSRST_DIAG_STS_SPM_ADDR, m)
#define HWIO_APCS_APC20_APC_SYSRST_DIAG_STS_SPM_L2_SPM_CMD_BMSK            0x1ff00000
#define HWIO_APCS_APC20_APC_SYSRST_DIAG_STS_SPM_L2_SPM_CMD_SHFT                  0x14
#define HWIO_APCS_APC20_APC_SYSRST_DIAG_STS_SPM_CPU1_SPM_CMD_BMSK             0x7fc00
#define HWIO_APCS_APC20_APC_SYSRST_DIAG_STS_SPM_CPU1_SPM_CMD_SHFT                 0xa
#define HWIO_APCS_APC20_APC_SYSRST_DIAG_STS_SPM_CPU0_SPM_CMD_BMSK               0x1ff
#define HWIO_APCS_APC20_APC_SYSRST_DIAG_STS_SPM_CPU0_SPM_CMD_SHFT                 0x0

/*----------------------------------------------------------------------------
 * MODULE: APCS_APC21_APC_APC_STS
 *--------------------------------------------------------------------------*/

#define APCS_APC21_APC_APC_STS_REG_BASE                                    (HMSS_PERIPH_BASE      + 0x002fc600)

#define HWIO_APCS_APC21_APC_PGSCTL_STS_ADDR                                (APCS_APC21_APC_APC_STS_REG_BASE      + 0x00000000)
#define HWIO_APCS_APC21_APC_PGSCTL_STS_RMSK                                   0xf03ff
#define HWIO_APCS_APC21_APC_PGSCTL_STS_IN          \
        in_dword_masked(HWIO_APCS_APC21_APC_PGSCTL_STS_ADDR, HWIO_APCS_APC21_APC_PGSCTL_STS_RMSK)
#define HWIO_APCS_APC21_APC_PGSCTL_STS_INM(m)      \
        in_dword_masked(HWIO_APCS_APC21_APC_PGSCTL_STS_ADDR, m)
#define HWIO_APCS_APC21_APC_PGSCTL_STS_TIMER_BMSK                             0xf0000
#define HWIO_APCS_APC21_APC_PGSCTL_STS_TIMER_SHFT                                0x10
#define HWIO_APCS_APC21_APC_PGSCTL_STS_OUT_CPU_MODE_BIT1_BMSK                   0x200
#define HWIO_APCS_APC21_APC_PGSCTL_STS_OUT_CPU_MODE_BIT1_SHFT                     0x9
#define HWIO_APCS_APC21_APC_PGSCTL_STS_FSM_CUR_STATE_BIT2_BMSK                  0x100
#define HWIO_APCS_APC21_APC_PGSCTL_STS_FSM_CUR_STATE_BIT2_SHFT                    0x8
#define HWIO_APCS_APC21_APC_PGSCTL_STS_OUT_CPR_BYPASS_BMSK                       0x80
#define HWIO_APCS_APC21_APC_PGSCTL_STS_OUT_CPR_BYPASS_SHFT                        0x7
#define HWIO_APCS_APC21_APC_PGSCTL_STS_OUT_FREEZE_BMSK                           0x40
#define HWIO_APCS_APC21_APC_PGSCTL_STS_OUT_FREEZE_SHFT                            0x6
#define HWIO_APCS_APC21_APC_PGSCTL_STS_FSM_CUR_STATE_BMSK                        0x30
#define HWIO_APCS_APC21_APC_PGSCTL_STS_FSM_CUR_STATE_SHFT                         0x4
#define HWIO_APCS_APC21_APC_PGSCTL_STS_OUT_L2_MODE_BMSK                           0x8
#define HWIO_APCS_APC21_APC_PGSCTL_STS_OUT_L2_MODE_SHFT                           0x3
#define HWIO_APCS_APC21_APC_PGSCTL_STS_OUT_CPU_MODE_BMSK                          0x4
#define HWIO_APCS_APC21_APC_PGSCTL_STS_OUT_CPU_MODE_SHFT                          0x2
#define HWIO_APCS_APC21_APC_PGSCTL_STS_NEW_MODE_BMSK                              0x2
#define HWIO_APCS_APC21_APC_PGSCTL_STS_NEW_MODE_SHFT                              0x1
#define HWIO_APCS_APC21_APC_PGSCTL_STS_CSR_MODE_BMSK                              0x1
#define HWIO_APCS_APC21_APC_PGSCTL_STS_CSR_MODE_SHFT                              0x0

#define HWIO_APCS_APC21_APC_DOMAIN_STS_ADDR                                (APCS_APC21_APC_APC_STS_REG_BASE      + 0x00000080)
#define HWIO_APCS_APC21_APC_DOMAIN_STS_RMSK                                  0x333333
#define HWIO_APCS_APC21_APC_DOMAIN_STS_IN          \
        in_dword_masked(HWIO_APCS_APC21_APC_DOMAIN_STS_ADDR, HWIO_APCS_APC21_APC_DOMAIN_STS_RMSK)
#define HWIO_APCS_APC21_APC_DOMAIN_STS_INM(m)      \
        in_dword_masked(HWIO_APCS_APC21_APC_DOMAIN_STS_ADDR, m)
#define HWIO_APCS_APC21_APC_DOMAIN_STS_L2_MAS_BMSK                           0x300000
#define HWIO_APCS_APC21_APC_DOMAIN_STS_L2_MAS_SHFT                               0x14
#define HWIO_APCS_APC21_APC_DOMAIN_STS_L2_PGS_BMSK                            0x30000
#define HWIO_APCS_APC21_APC_DOMAIN_STS_L2_PGS_SHFT                               0x10
#define HWIO_APCS_APC21_APC_DOMAIN_STS_CPU1_MAS_BMSK                           0x3000
#define HWIO_APCS_APC21_APC_DOMAIN_STS_CPU1_MAS_SHFT                              0xc
#define HWIO_APCS_APC21_APC_DOMAIN_STS_CPU1_PGS_BMSK                            0x300
#define HWIO_APCS_APC21_APC_DOMAIN_STS_CPU1_PGS_SHFT                              0x8
#define HWIO_APCS_APC21_APC_DOMAIN_STS_CPU0_MAS_BMSK                             0x30
#define HWIO_APCS_APC21_APC_DOMAIN_STS_CPU0_MAS_SHFT                              0x4
#define HWIO_APCS_APC21_APC_DOMAIN_STS_CPU0_PGS_BMSK                              0x3
#define HWIO_APCS_APC21_APC_DOMAIN_STS_CPU0_PGS_SHFT                              0x0

#define HWIO_APCS_APC21_APC_SYSRST_DIAG_STS_ADDR                           (APCS_APC21_APC_APC_STS_REG_BASE      + 0x000000c0)
#define HWIO_APCS_APC21_APC_SYSRST_DIAG_STS_RMSK                             0x3f3f3f
#define HWIO_APCS_APC21_APC_SYSRST_DIAG_STS_IN          \
        in_dword_masked(HWIO_APCS_APC21_APC_SYSRST_DIAG_STS_ADDR, HWIO_APCS_APC21_APC_SYSRST_DIAG_STS_RMSK)
#define HWIO_APCS_APC21_APC_SYSRST_DIAG_STS_INM(m)      \
        in_dword_masked(HWIO_APCS_APC21_APC_SYSRST_DIAG_STS_ADDR, m)
#define HWIO_APCS_APC21_APC_SYSRST_DIAG_STS_L2_D5_BMSK                       0x200000
#define HWIO_APCS_APC21_APC_SYSRST_DIAG_STS_L2_D5_SHFT                           0x15
#define HWIO_APCS_APC21_APC_SYSRST_DIAG_STS_L2_D4_BMSK                       0x100000
#define HWIO_APCS_APC21_APC_SYSRST_DIAG_STS_L2_D4_SHFT                           0x14
#define HWIO_APCS_APC21_APC_SYSRST_DIAG_STS_L2_D3_BMSK                        0x80000
#define HWIO_APCS_APC21_APC_SYSRST_DIAG_STS_L2_D3_SHFT                           0x13
#define HWIO_APCS_APC21_APC_SYSRST_DIAG_STS_L2_D2_BMSK                        0x40000
#define HWIO_APCS_APC21_APC_SYSRST_DIAG_STS_L2_D2_SHFT                           0x12
#define HWIO_APCS_APC21_APC_SYSRST_DIAG_STS_L2_D1_BMSK                        0x20000
#define HWIO_APCS_APC21_APC_SYSRST_DIAG_STS_L2_D1_SHFT                           0x11
#define HWIO_APCS_APC21_APC_SYSRST_DIAG_STS_L2_D0_BMSK                        0x10000
#define HWIO_APCS_APC21_APC_SYSRST_DIAG_STS_L2_D0_SHFT                           0x10
#define HWIO_APCS_APC21_APC_SYSRST_DIAG_STS_CPU1_C5_BMSK                       0x2000
#define HWIO_APCS_APC21_APC_SYSRST_DIAG_STS_CPU1_C5_SHFT                          0xd
#define HWIO_APCS_APC21_APC_SYSRST_DIAG_STS_CPU1_C4_BMSK                       0x1000
#define HWIO_APCS_APC21_APC_SYSRST_DIAG_STS_CPU1_C4_SHFT                          0xc
#define HWIO_APCS_APC21_APC_SYSRST_DIAG_STS_CPU1_C3_BMSK                        0x800
#define HWIO_APCS_APC21_APC_SYSRST_DIAG_STS_CPU1_C3_SHFT                          0xb
#define HWIO_APCS_APC21_APC_SYSRST_DIAG_STS_CPU1_C2_BMSK                        0x400
#define HWIO_APCS_APC21_APC_SYSRST_DIAG_STS_CPU1_C2_SHFT                          0xa
#define HWIO_APCS_APC21_APC_SYSRST_DIAG_STS_CPU1_C1_BMSK                        0x200
#define HWIO_APCS_APC21_APC_SYSRST_DIAG_STS_CPU1_C1_SHFT                          0x9
#define HWIO_APCS_APC21_APC_SYSRST_DIAG_STS_CPU1_C0_BMSK                        0x100
#define HWIO_APCS_APC21_APC_SYSRST_DIAG_STS_CPU1_C0_SHFT                          0x8
#define HWIO_APCS_APC21_APC_SYSRST_DIAG_STS_CPU0_C5_BMSK                         0x20
#define HWIO_APCS_APC21_APC_SYSRST_DIAG_STS_CPU0_C5_SHFT                          0x5
#define HWIO_APCS_APC21_APC_SYSRST_DIAG_STS_CPU0_C4_BMSK                         0x10
#define HWIO_APCS_APC21_APC_SYSRST_DIAG_STS_CPU0_C4_SHFT                          0x4
#define HWIO_APCS_APC21_APC_SYSRST_DIAG_STS_CPU0_C3_BMSK                          0x8
#define HWIO_APCS_APC21_APC_SYSRST_DIAG_STS_CPU0_C3_SHFT                          0x3
#define HWIO_APCS_APC21_APC_SYSRST_DIAG_STS_CPU0_C2_BMSK                          0x4
#define HWIO_APCS_APC21_APC_SYSRST_DIAG_STS_CPU0_C2_SHFT                          0x2
#define HWIO_APCS_APC21_APC_SYSRST_DIAG_STS_CPU0_C1_BMSK                          0x2
#define HWIO_APCS_APC21_APC_SYSRST_DIAG_STS_CPU0_C1_SHFT                          0x1
#define HWIO_APCS_APC21_APC_SYSRST_DIAG_STS_CPU0_C0_BMSK                          0x1
#define HWIO_APCS_APC21_APC_SYSRST_DIAG_STS_CPU0_C0_SHFT                          0x0

#define HWIO_APCS_APC21_APC_SYSRST_DIAG_STS_SPM_ADDR                       (APCS_APC21_APC_APC_STS_REG_BASE      + 0x000000c4)
#define HWIO_APCS_APC21_APC_SYSRST_DIAG_STS_SPM_RMSK                       0x1ff7fdff
#define HWIO_APCS_APC21_APC_SYSRST_DIAG_STS_SPM_IN          \
        in_dword_masked(HWIO_APCS_APC21_APC_SYSRST_DIAG_STS_SPM_ADDR, HWIO_APCS_APC21_APC_SYSRST_DIAG_STS_SPM_RMSK)
#define HWIO_APCS_APC21_APC_SYSRST_DIAG_STS_SPM_INM(m)      \
        in_dword_masked(HWIO_APCS_APC21_APC_SYSRST_DIAG_STS_SPM_ADDR, m)
#define HWIO_APCS_APC21_APC_SYSRST_DIAG_STS_SPM_L2_SPM_CMD_BMSK            0x1ff00000
#define HWIO_APCS_APC21_APC_SYSRST_DIAG_STS_SPM_L2_SPM_CMD_SHFT                  0x14
#define HWIO_APCS_APC21_APC_SYSRST_DIAG_STS_SPM_CPU1_SPM_CMD_BMSK             0x7fc00
#define HWIO_APCS_APC21_APC_SYSRST_DIAG_STS_SPM_CPU1_SPM_CMD_SHFT                 0xa
#define HWIO_APCS_APC21_APC_SYSRST_DIAG_STS_SPM_CPU0_SPM_CMD_BMSK               0x1ff
#define HWIO_APCS_APC21_APC_SYSRST_DIAG_STS_SPM_CPU0_SPM_CMD_SHFT                 0x0

/*----------------------------------------------------------------------------
 * MODULE: APCS_APC22_APC_APC_STS
 *--------------------------------------------------------------------------*/

#define APCS_APC22_APC_APC_STS_REG_BASE                                    (HMSS_PERIPH_BASE      + 0x002fce00)

#define HWIO_APCS_APC22_APC_PGSCTL_STS_ADDR                                (APCS_APC22_APC_APC_STS_REG_BASE      + 0x00000000)
#define HWIO_APCS_APC22_APC_PGSCTL_STS_RMSK                                   0xf03ff
#define HWIO_APCS_APC22_APC_PGSCTL_STS_IN          \
        in_dword_masked(HWIO_APCS_APC22_APC_PGSCTL_STS_ADDR, HWIO_APCS_APC22_APC_PGSCTL_STS_RMSK)
#define HWIO_APCS_APC22_APC_PGSCTL_STS_INM(m)      \
        in_dword_masked(HWIO_APCS_APC22_APC_PGSCTL_STS_ADDR, m)
#define HWIO_APCS_APC22_APC_PGSCTL_STS_TIMER_BMSK                             0xf0000
#define HWIO_APCS_APC22_APC_PGSCTL_STS_TIMER_SHFT                                0x10
#define HWIO_APCS_APC22_APC_PGSCTL_STS_OUT_CPU_MODE_BIT1_BMSK                   0x200
#define HWIO_APCS_APC22_APC_PGSCTL_STS_OUT_CPU_MODE_BIT1_SHFT                     0x9
#define HWIO_APCS_APC22_APC_PGSCTL_STS_FSM_CUR_STATE_BIT2_BMSK                  0x100
#define HWIO_APCS_APC22_APC_PGSCTL_STS_FSM_CUR_STATE_BIT2_SHFT                    0x8
#define HWIO_APCS_APC22_APC_PGSCTL_STS_OUT_CPR_BYPASS_BMSK                       0x80
#define HWIO_APCS_APC22_APC_PGSCTL_STS_OUT_CPR_BYPASS_SHFT                        0x7
#define HWIO_APCS_APC22_APC_PGSCTL_STS_OUT_FREEZE_BMSK                           0x40
#define HWIO_APCS_APC22_APC_PGSCTL_STS_OUT_FREEZE_SHFT                            0x6
#define HWIO_APCS_APC22_APC_PGSCTL_STS_FSM_CUR_STATE_BMSK                        0x30
#define HWIO_APCS_APC22_APC_PGSCTL_STS_FSM_CUR_STATE_SHFT                         0x4
#define HWIO_APCS_APC22_APC_PGSCTL_STS_OUT_L2_MODE_BMSK                           0x8
#define HWIO_APCS_APC22_APC_PGSCTL_STS_OUT_L2_MODE_SHFT                           0x3
#define HWIO_APCS_APC22_APC_PGSCTL_STS_OUT_CPU_MODE_BMSK                          0x4
#define HWIO_APCS_APC22_APC_PGSCTL_STS_OUT_CPU_MODE_SHFT                          0x2
#define HWIO_APCS_APC22_APC_PGSCTL_STS_NEW_MODE_BMSK                              0x2
#define HWIO_APCS_APC22_APC_PGSCTL_STS_NEW_MODE_SHFT                              0x1
#define HWIO_APCS_APC22_APC_PGSCTL_STS_CSR_MODE_BMSK                              0x1
#define HWIO_APCS_APC22_APC_PGSCTL_STS_CSR_MODE_SHFT                              0x0

#define HWIO_APCS_APC22_APC_DOMAIN_STS_ADDR                                (APCS_APC22_APC_APC_STS_REG_BASE      + 0x00000080)
#define HWIO_APCS_APC22_APC_DOMAIN_STS_RMSK                                  0x333333
#define HWIO_APCS_APC22_APC_DOMAIN_STS_IN          \
        in_dword_masked(HWIO_APCS_APC22_APC_DOMAIN_STS_ADDR, HWIO_APCS_APC22_APC_DOMAIN_STS_RMSK)
#define HWIO_APCS_APC22_APC_DOMAIN_STS_INM(m)      \
        in_dword_masked(HWIO_APCS_APC22_APC_DOMAIN_STS_ADDR, m)
#define HWIO_APCS_APC22_APC_DOMAIN_STS_L2_MAS_BMSK                           0x300000
#define HWIO_APCS_APC22_APC_DOMAIN_STS_L2_MAS_SHFT                               0x14
#define HWIO_APCS_APC22_APC_DOMAIN_STS_L2_PGS_BMSK                            0x30000
#define HWIO_APCS_APC22_APC_DOMAIN_STS_L2_PGS_SHFT                               0x10
#define HWIO_APCS_APC22_APC_DOMAIN_STS_CPU1_MAS_BMSK                           0x3000
#define HWIO_APCS_APC22_APC_DOMAIN_STS_CPU1_MAS_SHFT                              0xc
#define HWIO_APCS_APC22_APC_DOMAIN_STS_CPU1_PGS_BMSK                            0x300
#define HWIO_APCS_APC22_APC_DOMAIN_STS_CPU1_PGS_SHFT                              0x8
#define HWIO_APCS_APC22_APC_DOMAIN_STS_CPU0_MAS_BMSK                             0x30
#define HWIO_APCS_APC22_APC_DOMAIN_STS_CPU0_MAS_SHFT                              0x4
#define HWIO_APCS_APC22_APC_DOMAIN_STS_CPU0_PGS_BMSK                              0x3
#define HWIO_APCS_APC22_APC_DOMAIN_STS_CPU0_PGS_SHFT                              0x0

#define HWIO_APCS_APC22_APC_SYSRST_DIAG_STS_ADDR                           (APCS_APC22_APC_APC_STS_REG_BASE      + 0x000000c0)
#define HWIO_APCS_APC22_APC_SYSRST_DIAG_STS_RMSK                             0x3f3f3f
#define HWIO_APCS_APC22_APC_SYSRST_DIAG_STS_IN          \
        in_dword_masked(HWIO_APCS_APC22_APC_SYSRST_DIAG_STS_ADDR, HWIO_APCS_APC22_APC_SYSRST_DIAG_STS_RMSK)
#define HWIO_APCS_APC22_APC_SYSRST_DIAG_STS_INM(m)      \
        in_dword_masked(HWIO_APCS_APC22_APC_SYSRST_DIAG_STS_ADDR, m)
#define HWIO_APCS_APC22_APC_SYSRST_DIAG_STS_L2_D5_BMSK                       0x200000
#define HWIO_APCS_APC22_APC_SYSRST_DIAG_STS_L2_D5_SHFT                           0x15
#define HWIO_APCS_APC22_APC_SYSRST_DIAG_STS_L2_D4_BMSK                       0x100000
#define HWIO_APCS_APC22_APC_SYSRST_DIAG_STS_L2_D4_SHFT                           0x14
#define HWIO_APCS_APC22_APC_SYSRST_DIAG_STS_L2_D3_BMSK                        0x80000
#define HWIO_APCS_APC22_APC_SYSRST_DIAG_STS_L2_D3_SHFT                           0x13
#define HWIO_APCS_APC22_APC_SYSRST_DIAG_STS_L2_D2_BMSK                        0x40000
#define HWIO_APCS_APC22_APC_SYSRST_DIAG_STS_L2_D2_SHFT                           0x12
#define HWIO_APCS_APC22_APC_SYSRST_DIAG_STS_L2_D1_BMSK                        0x20000
#define HWIO_APCS_APC22_APC_SYSRST_DIAG_STS_L2_D1_SHFT                           0x11
#define HWIO_APCS_APC22_APC_SYSRST_DIAG_STS_L2_D0_BMSK                        0x10000
#define HWIO_APCS_APC22_APC_SYSRST_DIAG_STS_L2_D0_SHFT                           0x10
#define HWIO_APCS_APC22_APC_SYSRST_DIAG_STS_CPU1_C5_BMSK                       0x2000
#define HWIO_APCS_APC22_APC_SYSRST_DIAG_STS_CPU1_C5_SHFT                          0xd
#define HWIO_APCS_APC22_APC_SYSRST_DIAG_STS_CPU1_C4_BMSK                       0x1000
#define HWIO_APCS_APC22_APC_SYSRST_DIAG_STS_CPU1_C4_SHFT                          0xc
#define HWIO_APCS_APC22_APC_SYSRST_DIAG_STS_CPU1_C3_BMSK                        0x800
#define HWIO_APCS_APC22_APC_SYSRST_DIAG_STS_CPU1_C3_SHFT                          0xb
#define HWIO_APCS_APC22_APC_SYSRST_DIAG_STS_CPU1_C2_BMSK                        0x400
#define HWIO_APCS_APC22_APC_SYSRST_DIAG_STS_CPU1_C2_SHFT                          0xa
#define HWIO_APCS_APC22_APC_SYSRST_DIAG_STS_CPU1_C1_BMSK                        0x200
#define HWIO_APCS_APC22_APC_SYSRST_DIAG_STS_CPU1_C1_SHFT                          0x9
#define HWIO_APCS_APC22_APC_SYSRST_DIAG_STS_CPU1_C0_BMSK                        0x100
#define HWIO_APCS_APC22_APC_SYSRST_DIAG_STS_CPU1_C0_SHFT                          0x8
#define HWIO_APCS_APC22_APC_SYSRST_DIAG_STS_CPU0_C5_BMSK                         0x20
#define HWIO_APCS_APC22_APC_SYSRST_DIAG_STS_CPU0_C5_SHFT                          0x5
#define HWIO_APCS_APC22_APC_SYSRST_DIAG_STS_CPU0_C4_BMSK                         0x10
#define HWIO_APCS_APC22_APC_SYSRST_DIAG_STS_CPU0_C4_SHFT                          0x4
#define HWIO_APCS_APC22_APC_SYSRST_DIAG_STS_CPU0_C3_BMSK                          0x8
#define HWIO_APCS_APC22_APC_SYSRST_DIAG_STS_CPU0_C3_SHFT                          0x3
#define HWIO_APCS_APC22_APC_SYSRST_DIAG_STS_CPU0_C2_BMSK                          0x4
#define HWIO_APCS_APC22_APC_SYSRST_DIAG_STS_CPU0_C2_SHFT                          0x2
#define HWIO_APCS_APC22_APC_SYSRST_DIAG_STS_CPU0_C1_BMSK                          0x2
#define HWIO_APCS_APC22_APC_SYSRST_DIAG_STS_CPU0_C1_SHFT                          0x1
#define HWIO_APCS_APC22_APC_SYSRST_DIAG_STS_CPU0_C0_BMSK                          0x1
#define HWIO_APCS_APC22_APC_SYSRST_DIAG_STS_CPU0_C0_SHFT                          0x0

#define HWIO_APCS_APC22_APC_SYSRST_DIAG_STS_SPM_ADDR                       (APCS_APC22_APC_APC_STS_REG_BASE      + 0x000000c4)
#define HWIO_APCS_APC22_APC_SYSRST_DIAG_STS_SPM_RMSK                       0x1ff7fdff
#define HWIO_APCS_APC22_APC_SYSRST_DIAG_STS_SPM_IN          \
        in_dword_masked(HWIO_APCS_APC22_APC_SYSRST_DIAG_STS_SPM_ADDR, HWIO_APCS_APC22_APC_SYSRST_DIAG_STS_SPM_RMSK)
#define HWIO_APCS_APC22_APC_SYSRST_DIAG_STS_SPM_INM(m)      \
        in_dword_masked(HWIO_APCS_APC22_APC_SYSRST_DIAG_STS_SPM_ADDR, m)
#define HWIO_APCS_APC22_APC_SYSRST_DIAG_STS_SPM_L2_SPM_CMD_BMSK            0x1ff00000
#define HWIO_APCS_APC22_APC_SYSRST_DIAG_STS_SPM_L2_SPM_CMD_SHFT                  0x14
#define HWIO_APCS_APC22_APC_SYSRST_DIAG_STS_SPM_CPU1_SPM_CMD_BMSK             0x7fc00
#define HWIO_APCS_APC22_APC_SYSRST_DIAG_STS_SPM_CPU1_SPM_CMD_SHFT                 0xa
#define HWIO_APCS_APC22_APC_SYSRST_DIAG_STS_SPM_CPU0_SPM_CMD_BMSK               0x1ff
#define HWIO_APCS_APC22_APC_SYSRST_DIAG_STS_SPM_CPU0_SPM_CMD_SHFT                 0x0

/*----------------------------------------------------------------------------
 * MODULE: APCS_APC23_APC_APC_STS
 *--------------------------------------------------------------------------*/

#define APCS_APC23_APC_APC_STS_REG_BASE                                    (HMSS_PERIPH_BASE      + 0x002fd600)

#define HWIO_APCS_APC23_APC_PGSCTL_STS_ADDR                                (APCS_APC23_APC_APC_STS_REG_BASE      + 0x00000000)
#define HWIO_APCS_APC23_APC_PGSCTL_STS_RMSK                                   0xf03ff
#define HWIO_APCS_APC23_APC_PGSCTL_STS_IN          \
        in_dword_masked(HWIO_APCS_APC23_APC_PGSCTL_STS_ADDR, HWIO_APCS_APC23_APC_PGSCTL_STS_RMSK)
#define HWIO_APCS_APC23_APC_PGSCTL_STS_INM(m)      \
        in_dword_masked(HWIO_APCS_APC23_APC_PGSCTL_STS_ADDR, m)
#define HWIO_APCS_APC23_APC_PGSCTL_STS_TIMER_BMSK                             0xf0000
#define HWIO_APCS_APC23_APC_PGSCTL_STS_TIMER_SHFT                                0x10
#define HWIO_APCS_APC23_APC_PGSCTL_STS_OUT_CPU_MODE_BIT1_BMSK                   0x200
#define HWIO_APCS_APC23_APC_PGSCTL_STS_OUT_CPU_MODE_BIT1_SHFT                     0x9
#define HWIO_APCS_APC23_APC_PGSCTL_STS_FSM_CUR_STATE_BIT2_BMSK                  0x100
#define HWIO_APCS_APC23_APC_PGSCTL_STS_FSM_CUR_STATE_BIT2_SHFT                    0x8
#define HWIO_APCS_APC23_APC_PGSCTL_STS_OUT_CPR_BYPASS_BMSK                       0x80
#define HWIO_APCS_APC23_APC_PGSCTL_STS_OUT_CPR_BYPASS_SHFT                        0x7
#define HWIO_APCS_APC23_APC_PGSCTL_STS_OUT_FREEZE_BMSK                           0x40
#define HWIO_APCS_APC23_APC_PGSCTL_STS_OUT_FREEZE_SHFT                            0x6
#define HWIO_APCS_APC23_APC_PGSCTL_STS_FSM_CUR_STATE_BMSK                        0x30
#define HWIO_APCS_APC23_APC_PGSCTL_STS_FSM_CUR_STATE_SHFT                         0x4
#define HWIO_APCS_APC23_APC_PGSCTL_STS_OUT_L2_MODE_BMSK                           0x8
#define HWIO_APCS_APC23_APC_PGSCTL_STS_OUT_L2_MODE_SHFT                           0x3
#define HWIO_APCS_APC23_APC_PGSCTL_STS_OUT_CPU_MODE_BMSK                          0x4
#define HWIO_APCS_APC23_APC_PGSCTL_STS_OUT_CPU_MODE_SHFT                          0x2
#define HWIO_APCS_APC23_APC_PGSCTL_STS_NEW_MODE_BMSK                              0x2
#define HWIO_APCS_APC23_APC_PGSCTL_STS_NEW_MODE_SHFT                              0x1
#define HWIO_APCS_APC23_APC_PGSCTL_STS_CSR_MODE_BMSK                              0x1
#define HWIO_APCS_APC23_APC_PGSCTL_STS_CSR_MODE_SHFT                              0x0

#define HWIO_APCS_APC23_APC_DOMAIN_STS_ADDR                                (APCS_APC23_APC_APC_STS_REG_BASE      + 0x00000080)
#define HWIO_APCS_APC23_APC_DOMAIN_STS_RMSK                                  0x333333
#define HWIO_APCS_APC23_APC_DOMAIN_STS_IN          \
        in_dword_masked(HWIO_APCS_APC23_APC_DOMAIN_STS_ADDR, HWIO_APCS_APC23_APC_DOMAIN_STS_RMSK)
#define HWIO_APCS_APC23_APC_DOMAIN_STS_INM(m)      \
        in_dword_masked(HWIO_APCS_APC23_APC_DOMAIN_STS_ADDR, m)
#define HWIO_APCS_APC23_APC_DOMAIN_STS_L2_MAS_BMSK                           0x300000
#define HWIO_APCS_APC23_APC_DOMAIN_STS_L2_MAS_SHFT                               0x14
#define HWIO_APCS_APC23_APC_DOMAIN_STS_L2_PGS_BMSK                            0x30000
#define HWIO_APCS_APC23_APC_DOMAIN_STS_L2_PGS_SHFT                               0x10
#define HWIO_APCS_APC23_APC_DOMAIN_STS_CPU1_MAS_BMSK                           0x3000
#define HWIO_APCS_APC23_APC_DOMAIN_STS_CPU1_MAS_SHFT                              0xc
#define HWIO_APCS_APC23_APC_DOMAIN_STS_CPU1_PGS_BMSK                            0x300
#define HWIO_APCS_APC23_APC_DOMAIN_STS_CPU1_PGS_SHFT                              0x8
#define HWIO_APCS_APC23_APC_DOMAIN_STS_CPU0_MAS_BMSK                             0x30
#define HWIO_APCS_APC23_APC_DOMAIN_STS_CPU0_MAS_SHFT                              0x4
#define HWIO_APCS_APC23_APC_DOMAIN_STS_CPU0_PGS_BMSK                              0x3
#define HWIO_APCS_APC23_APC_DOMAIN_STS_CPU0_PGS_SHFT                              0x0

#define HWIO_APCS_APC23_APC_SYSRST_DIAG_STS_ADDR                           (APCS_APC23_APC_APC_STS_REG_BASE      + 0x000000c0)
#define HWIO_APCS_APC23_APC_SYSRST_DIAG_STS_RMSK                             0x3f3f3f
#define HWIO_APCS_APC23_APC_SYSRST_DIAG_STS_IN          \
        in_dword_masked(HWIO_APCS_APC23_APC_SYSRST_DIAG_STS_ADDR, HWIO_APCS_APC23_APC_SYSRST_DIAG_STS_RMSK)
#define HWIO_APCS_APC23_APC_SYSRST_DIAG_STS_INM(m)      \
        in_dword_masked(HWIO_APCS_APC23_APC_SYSRST_DIAG_STS_ADDR, m)
#define HWIO_APCS_APC23_APC_SYSRST_DIAG_STS_L2_D5_BMSK                       0x200000
#define HWIO_APCS_APC23_APC_SYSRST_DIAG_STS_L2_D5_SHFT                           0x15
#define HWIO_APCS_APC23_APC_SYSRST_DIAG_STS_L2_D4_BMSK                       0x100000
#define HWIO_APCS_APC23_APC_SYSRST_DIAG_STS_L2_D4_SHFT                           0x14
#define HWIO_APCS_APC23_APC_SYSRST_DIAG_STS_L2_D3_BMSK                        0x80000
#define HWIO_APCS_APC23_APC_SYSRST_DIAG_STS_L2_D3_SHFT                           0x13
#define HWIO_APCS_APC23_APC_SYSRST_DIAG_STS_L2_D2_BMSK                        0x40000
#define HWIO_APCS_APC23_APC_SYSRST_DIAG_STS_L2_D2_SHFT                           0x12
#define HWIO_APCS_APC23_APC_SYSRST_DIAG_STS_L2_D1_BMSK                        0x20000
#define HWIO_APCS_APC23_APC_SYSRST_DIAG_STS_L2_D1_SHFT                           0x11
#define HWIO_APCS_APC23_APC_SYSRST_DIAG_STS_L2_D0_BMSK                        0x10000
#define HWIO_APCS_APC23_APC_SYSRST_DIAG_STS_L2_D0_SHFT                           0x10
#define HWIO_APCS_APC23_APC_SYSRST_DIAG_STS_CPU1_C5_BMSK                       0x2000
#define HWIO_APCS_APC23_APC_SYSRST_DIAG_STS_CPU1_C5_SHFT                          0xd
#define HWIO_APCS_APC23_APC_SYSRST_DIAG_STS_CPU1_C4_BMSK                       0x1000
#define HWIO_APCS_APC23_APC_SYSRST_DIAG_STS_CPU1_C4_SHFT                          0xc
#define HWIO_APCS_APC23_APC_SYSRST_DIAG_STS_CPU1_C3_BMSK                        0x800
#define HWIO_APCS_APC23_APC_SYSRST_DIAG_STS_CPU1_C3_SHFT                          0xb
#define HWIO_APCS_APC23_APC_SYSRST_DIAG_STS_CPU1_C2_BMSK                        0x400
#define HWIO_APCS_APC23_APC_SYSRST_DIAG_STS_CPU1_C2_SHFT                          0xa
#define HWIO_APCS_APC23_APC_SYSRST_DIAG_STS_CPU1_C1_BMSK                        0x200
#define HWIO_APCS_APC23_APC_SYSRST_DIAG_STS_CPU1_C1_SHFT                          0x9
#define HWIO_APCS_APC23_APC_SYSRST_DIAG_STS_CPU1_C0_BMSK                        0x100
#define HWIO_APCS_APC23_APC_SYSRST_DIAG_STS_CPU1_C0_SHFT                          0x8
#define HWIO_APCS_APC23_APC_SYSRST_DIAG_STS_CPU0_C5_BMSK                         0x20
#define HWIO_APCS_APC23_APC_SYSRST_DIAG_STS_CPU0_C5_SHFT                          0x5
#define HWIO_APCS_APC23_APC_SYSRST_DIAG_STS_CPU0_C4_BMSK                         0x10
#define HWIO_APCS_APC23_APC_SYSRST_DIAG_STS_CPU0_C4_SHFT                          0x4
#define HWIO_APCS_APC23_APC_SYSRST_DIAG_STS_CPU0_C3_BMSK                          0x8
#define HWIO_APCS_APC23_APC_SYSRST_DIAG_STS_CPU0_C3_SHFT                          0x3
#define HWIO_APCS_APC23_APC_SYSRST_DIAG_STS_CPU0_C2_BMSK                          0x4
#define HWIO_APCS_APC23_APC_SYSRST_DIAG_STS_CPU0_C2_SHFT                          0x2
#define HWIO_APCS_APC23_APC_SYSRST_DIAG_STS_CPU0_C1_BMSK                          0x2
#define HWIO_APCS_APC23_APC_SYSRST_DIAG_STS_CPU0_C1_SHFT                          0x1
#define HWIO_APCS_APC23_APC_SYSRST_DIAG_STS_CPU0_C0_BMSK                          0x1
#define HWIO_APCS_APC23_APC_SYSRST_DIAG_STS_CPU0_C0_SHFT                          0x0

#define HWIO_APCS_APC23_APC_SYSRST_DIAG_STS_SPM_ADDR                       (APCS_APC23_APC_APC_STS_REG_BASE      + 0x000000c4)
#define HWIO_APCS_APC23_APC_SYSRST_DIAG_STS_SPM_RMSK                       0x1ff7fdff
#define HWIO_APCS_APC23_APC_SYSRST_DIAG_STS_SPM_IN          \
        in_dword_masked(HWIO_APCS_APC23_APC_SYSRST_DIAG_STS_SPM_ADDR, HWIO_APCS_APC23_APC_SYSRST_DIAG_STS_SPM_RMSK)
#define HWIO_APCS_APC23_APC_SYSRST_DIAG_STS_SPM_INM(m)      \
        in_dword_masked(HWIO_APCS_APC23_APC_SYSRST_DIAG_STS_SPM_ADDR, m)
#define HWIO_APCS_APC23_APC_SYSRST_DIAG_STS_SPM_L2_SPM_CMD_BMSK            0x1ff00000
#define HWIO_APCS_APC23_APC_SYSRST_DIAG_STS_SPM_L2_SPM_CMD_SHFT                  0x14
#define HWIO_APCS_APC23_APC_SYSRST_DIAG_STS_SPM_CPU1_SPM_CMD_BMSK             0x7fc00
#define HWIO_APCS_APC23_APC_SYSRST_DIAG_STS_SPM_CPU1_SPM_CMD_SHFT                 0xa
#define HWIO_APCS_APC23_APC_SYSRST_DIAG_STS_SPM_CPU0_SPM_CMD_BMSK               0x1ff
#define HWIO_APCS_APC23_APC_SYSRST_DIAG_STS_SPM_CPU0_SPM_CMD_SHFT                 0x0

/*----------------------------------------------------------------------------
 * MODULE: IMC_QTMR_WDT_CTL
 *--------------------------------------------------------------------------*/

#define IMC_QTMR_WDT_CTL_REG_BASE                              (IMC_BASE      + 0x00340000)

#define HWIO_IMC_QTMR_WDT_CSR_ADDR                             (IMC_QTMR_WDT_CTL_REG_BASE      + 0x00000000)
#define HWIO_IMC_QTMR_WDT_CSR_RMSK                                    0xf
#define HWIO_IMC_QTMR_WDT_CSR_IN          \
        in_dword_masked(HWIO_IMC_QTMR_WDT_CSR_ADDR, HWIO_IMC_QTMR_WDT_CSR_RMSK)
#define HWIO_IMC_QTMR_WDT_CSR_INM(m)      \
        in_dword_masked(HWIO_IMC_QTMR_WDT_CSR_ADDR, m)
#define HWIO_IMC_QTMR_WDT_CSR_OUT(v)      \
        out_dword(HWIO_IMC_QTMR_WDT_CSR_ADDR,v)
#define HWIO_IMC_QTMR_WDT_CSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_IMC_QTMR_WDT_CSR_ADDR,m,v,HWIO_IMC_QTMR_WDT_CSR_IN)
#define HWIO_IMC_QTMR_WDT_CSR_WDT_FREEZE_EN_BMSK                      0x8
#define HWIO_IMC_QTMR_WDT_CSR_WDT_FREEZE_EN_SHFT                      0x3
#define HWIO_IMC_QTMR_WDT_CSR_WS1_BMSK                                0x4
#define HWIO_IMC_QTMR_WDT_CSR_WS1_SHFT                                0x2
#define HWIO_IMC_QTMR_WDT_CSR_WS0_BMSK                                0x2
#define HWIO_IMC_QTMR_WDT_CSR_WS0_SHFT                                0x1
#define HWIO_IMC_QTMR_WDT_CSR_WDT_EN_BMSK                             0x1
#define HWIO_IMC_QTMR_WDT_CSR_WDT_EN_SHFT                             0x0

#define HWIO_IMC_QTMR_WDT_OFFSET_ADDR                          (IMC_QTMR_WDT_CTL_REG_BASE      + 0x00000008)
#define HWIO_IMC_QTMR_WDT_OFFSET_RMSK                          0xffffffff
#define HWIO_IMC_QTMR_WDT_OFFSET_IN          \
        in_dword_masked(HWIO_IMC_QTMR_WDT_OFFSET_ADDR, HWIO_IMC_QTMR_WDT_OFFSET_RMSK)
#define HWIO_IMC_QTMR_WDT_OFFSET_INM(m)      \
        in_dword_masked(HWIO_IMC_QTMR_WDT_OFFSET_ADDR, m)
#define HWIO_IMC_QTMR_WDT_OFFSET_OUT(v)      \
        out_dword(HWIO_IMC_QTMR_WDT_OFFSET_ADDR,v)
#define HWIO_IMC_QTMR_WDT_OFFSET_OUTM(m,v) \
        out_dword_masked_ns(HWIO_IMC_QTMR_WDT_OFFSET_ADDR,m,v,HWIO_IMC_QTMR_WDT_OFFSET_IN)
#define HWIO_IMC_QTMR_WDT_OFFSET_WDT_OFFSET_BMSK               0xffffffff
#define HWIO_IMC_QTMR_WDT_OFFSET_WDT_OFFSET_SHFT                      0x0

#define HWIO_IMC_QTMR_WDT_CVAL_LO_ADDR                         (IMC_QTMR_WDT_CTL_REG_BASE      + 0x00000010)
#define HWIO_IMC_QTMR_WDT_CVAL_LO_RMSK                         0xffffffff
#define HWIO_IMC_QTMR_WDT_CVAL_LO_IN          \
        in_dword_masked(HWIO_IMC_QTMR_WDT_CVAL_LO_ADDR, HWIO_IMC_QTMR_WDT_CVAL_LO_RMSK)
#define HWIO_IMC_QTMR_WDT_CVAL_LO_INM(m)      \
        in_dword_masked(HWIO_IMC_QTMR_WDT_CVAL_LO_ADDR, m)
#define HWIO_IMC_QTMR_WDT_CVAL_LO_OUT(v)      \
        out_dword(HWIO_IMC_QTMR_WDT_CVAL_LO_ADDR,v)
#define HWIO_IMC_QTMR_WDT_CVAL_LO_OUTM(m,v) \
        out_dword_masked_ns(HWIO_IMC_QTMR_WDT_CVAL_LO_ADDR,m,v,HWIO_IMC_QTMR_WDT_CVAL_LO_IN)
#define HWIO_IMC_QTMR_WDT_CVAL_LO_CVAL_LO_BMSK                 0xffffffff
#define HWIO_IMC_QTMR_WDT_CVAL_LO_CVAL_LO_SHFT                        0x0

#define HWIO_IMC_QTMR_WDT_CVAL_HI_ADDR                         (IMC_QTMR_WDT_CTL_REG_BASE      + 0x00000014)
#define HWIO_IMC_QTMR_WDT_CVAL_HI_RMSK                           0xffffff
#define HWIO_IMC_QTMR_WDT_CVAL_HI_IN          \
        in_dword_masked(HWIO_IMC_QTMR_WDT_CVAL_HI_ADDR, HWIO_IMC_QTMR_WDT_CVAL_HI_RMSK)
#define HWIO_IMC_QTMR_WDT_CVAL_HI_INM(m)      \
        in_dword_masked(HWIO_IMC_QTMR_WDT_CVAL_HI_ADDR, m)
#define HWIO_IMC_QTMR_WDT_CVAL_HI_OUT(v)      \
        out_dword(HWIO_IMC_QTMR_WDT_CVAL_HI_ADDR,v)
#define HWIO_IMC_QTMR_WDT_CVAL_HI_OUTM(m,v) \
        out_dword_masked_ns(HWIO_IMC_QTMR_WDT_CVAL_HI_ADDR,m,v,HWIO_IMC_QTMR_WDT_CVAL_HI_IN)
#define HWIO_IMC_QTMR_WDT_CVAL_HI_CVAL_HI_BMSK                   0xffffff
#define HWIO_IMC_QTMR_WDT_CVAL_HI_CVAL_HI_SHFT                        0x0

#define HWIO_IMC_QTMR_WDT_CTL_IIDR_ADDR                        (IMC_QTMR_WDT_CTL_REG_BASE      + 0x00000fcc)
#define HWIO_IMC_QTMR_WDT_CTL_IIDR_RMSK                        0xffffff7f
#define HWIO_IMC_QTMR_WDT_CTL_IIDR_IN          \
        in_dword_masked(HWIO_IMC_QTMR_WDT_CTL_IIDR_ADDR, HWIO_IMC_QTMR_WDT_CTL_IIDR_RMSK)
#define HWIO_IMC_QTMR_WDT_CTL_IIDR_INM(m)      \
        in_dword_masked(HWIO_IMC_QTMR_WDT_CTL_IIDR_ADDR, m)
#define HWIO_IMC_QTMR_WDT_CTL_IIDR_PDT_ID_BMSK                 0xfff00000
#define HWIO_IMC_QTMR_WDT_CTL_IIDR_PDT_ID_SHFT                       0x14
#define HWIO_IMC_QTMR_WDT_CTL_IIDR_ARCH_VERSION_BMSK              0xf0000
#define HWIO_IMC_QTMR_WDT_CTL_IIDR_ARCH_VERSION_SHFT                 0x10
#define HWIO_IMC_QTMR_WDT_CTL_IIDR_IMPL_REV_BMSK                   0xf000
#define HWIO_IMC_QTMR_WDT_CTL_IIDR_IMPL_REV_SHFT                      0xc
#define HWIO_IMC_QTMR_WDT_CTL_IIDR_JEP_CONT_CODE_BMSK               0xf00
#define HWIO_IMC_QTMR_WDT_CTL_IIDR_JEP_CONT_CODE_SHFT                 0x8
#define HWIO_IMC_QTMR_WDT_CTL_IIDR_JEP_ID_CODE_BMSK                  0x7f
#define HWIO_IMC_QTMR_WDT_CTL_IIDR_JEP_ID_CODE_SHFT                   0x0

#define HWIO_IMC_QTMR_WDT_CTL_PIDR2_ADDR                       (IMC_QTMR_WDT_CTL_REG_BASE      + 0x00000fe8)
#define HWIO_IMC_QTMR_WDT_CTL_PIDR2_RMSK                       0xffffffff
#define HWIO_IMC_QTMR_WDT_CTL_PIDR2_IN          \
        in_dword_masked(HWIO_IMC_QTMR_WDT_CTL_PIDR2_ADDR, HWIO_IMC_QTMR_WDT_CTL_PIDR2_RMSK)
#define HWIO_IMC_QTMR_WDT_CTL_PIDR2_INM(m)      \
        in_dword_masked(HWIO_IMC_QTMR_WDT_CTL_PIDR2_ADDR, m)
#define HWIO_IMC_QTMR_WDT_CTL_PIDR2_PIDR_FLD2_BMSK             0xffffff00
#define HWIO_IMC_QTMR_WDT_CTL_PIDR2_PIDR_FLD2_SHFT                    0x8
#define HWIO_IMC_QTMR_WDT_CTL_PIDR2_ARCH_REV_BMSK                    0xf0
#define HWIO_IMC_QTMR_WDT_CTL_PIDR2_ARCH_REV_SHFT                     0x4
#define HWIO_IMC_QTMR_WDT_CTL_PIDR2_PIDR_FLD1_BMSK                    0xf
#define HWIO_IMC_QTMR_WDT_CTL_PIDR2_PIDR_FLD1_SHFT                    0x0

#define HWIO_IMC_QTMR_WDT_CTL_VERSION_ADDR                     (IMC_QTMR_WDT_CTL_REG_BASE      + 0x00000fd0)
#define HWIO_IMC_QTMR_WDT_CTL_VERSION_RMSK                     0xffffffff
#define HWIO_IMC_QTMR_WDT_CTL_VERSION_IN          \
        in_dword_masked(HWIO_IMC_QTMR_WDT_CTL_VERSION_ADDR, HWIO_IMC_QTMR_WDT_CTL_VERSION_RMSK)
#define HWIO_IMC_QTMR_WDT_CTL_VERSION_INM(m)      \
        in_dword_masked(HWIO_IMC_QTMR_WDT_CTL_VERSION_ADDR, m)
#define HWIO_IMC_QTMR_WDT_CTL_VERSION_MAJOR_BMSK               0xf0000000
#define HWIO_IMC_QTMR_WDT_CTL_VERSION_MAJOR_SHFT                     0x1c
#define HWIO_IMC_QTMR_WDT_CTL_VERSION_MINOR_BMSK                0xfff0000
#define HWIO_IMC_QTMR_WDT_CTL_VERSION_MINOR_SHFT                     0x10
#define HWIO_IMC_QTMR_WDT_CTL_VERSION_STEP_BMSK                    0xffff
#define HWIO_IMC_QTMR_WDT_CTL_VERSION_STEP_SHFT                       0x0

/*----------------------------------------------------------------------------
 * MODULE: IMC_QTMR_WDT_REF
 *--------------------------------------------------------------------------*/

#define IMC_QTMR_WDT_REF_REG_BASE                              (IMC_BASE      + 0x00380000)

#define HWIO_IMC_QTMR_WDT_RR_ADDR                              (IMC_QTMR_WDT_REF_REG_BASE      + 0x00000000)
#define HWIO_IMC_QTMR_WDT_RR_RMSK                              0xffffffff
#define HWIO_IMC_QTMR_WDT_RR_OUT(v)      \
        out_dword(HWIO_IMC_QTMR_WDT_RR_ADDR,v)
#define HWIO_IMC_QTMR_WDT_RR_WRR_BMSK                          0xffffffff
#define HWIO_IMC_QTMR_WDT_RR_WRR_SHFT                                 0x0

#define HWIO_IMC_QTMR_WDT_REF_IIDR_ADDR                        (IMC_QTMR_WDT_REF_REG_BASE      + 0x00000fcc)
#define HWIO_IMC_QTMR_WDT_REF_IIDR_RMSK                        0xffffff7f
#define HWIO_IMC_QTMR_WDT_REF_IIDR_IN          \
        in_dword_masked(HWIO_IMC_QTMR_WDT_REF_IIDR_ADDR, HWIO_IMC_QTMR_WDT_REF_IIDR_RMSK)
#define HWIO_IMC_QTMR_WDT_REF_IIDR_INM(m)      \
        in_dword_masked(HWIO_IMC_QTMR_WDT_REF_IIDR_ADDR, m)
#define HWIO_IMC_QTMR_WDT_REF_IIDR_PDT_ID_BMSK                 0xfff00000
#define HWIO_IMC_QTMR_WDT_REF_IIDR_PDT_ID_SHFT                       0x14
#define HWIO_IMC_QTMR_WDT_REF_IIDR_ARCH_VERSION_BMSK              0xf0000
#define HWIO_IMC_QTMR_WDT_REF_IIDR_ARCH_VERSION_SHFT                 0x10
#define HWIO_IMC_QTMR_WDT_REF_IIDR_IMPL_REV_BMSK                   0xf000
#define HWIO_IMC_QTMR_WDT_REF_IIDR_IMPL_REV_SHFT                      0xc
#define HWIO_IMC_QTMR_WDT_REF_IIDR_JEP_CONT_CODE_BMSK               0xf00
#define HWIO_IMC_QTMR_WDT_REF_IIDR_JEP_CONT_CODE_SHFT                 0x8
#define HWIO_IMC_QTMR_WDT_REF_IIDR_JEP_ID_CODE_BMSK                  0x7f
#define HWIO_IMC_QTMR_WDT_REF_IIDR_JEP_ID_CODE_SHFT                   0x0

#define HWIO_IMC_QTMR_WDT_REF_PIDR2_ADDR                       (IMC_QTMR_WDT_REF_REG_BASE      + 0x00000fe8)
#define HWIO_IMC_QTMR_WDT_REF_PIDR2_RMSK                       0xffffffff
#define HWIO_IMC_QTMR_WDT_REF_PIDR2_IN          \
        in_dword_masked(HWIO_IMC_QTMR_WDT_REF_PIDR2_ADDR, HWIO_IMC_QTMR_WDT_REF_PIDR2_RMSK)
#define HWIO_IMC_QTMR_WDT_REF_PIDR2_INM(m)      \
        in_dword_masked(HWIO_IMC_QTMR_WDT_REF_PIDR2_ADDR, m)
#define HWIO_IMC_QTMR_WDT_REF_PIDR2_PIDR_FLD2_BMSK             0xffffff00
#define HWIO_IMC_QTMR_WDT_REF_PIDR2_PIDR_FLD2_SHFT                    0x8
#define HWIO_IMC_QTMR_WDT_REF_PIDR2_ARCH_VERSION_BMSK                0xf0
#define HWIO_IMC_QTMR_WDT_REF_PIDR2_ARCH_VERSION_SHFT                 0x4
#define HWIO_IMC_QTMR_WDT_REF_PIDR2_PIDR_FLD1_BMSK                    0xf
#define HWIO_IMC_QTMR_WDT_REF_PIDR2_PIDR_FLD1_SHFT                    0x0

#define HWIO_IMC_QTMR_WDT_REF_VERSION_ADDR                     (IMC_QTMR_WDT_REF_REG_BASE      + 0x00000fd0)
#define HWIO_IMC_QTMR_WDT_REF_VERSION_RMSK                     0xffffffff
#define HWIO_IMC_QTMR_WDT_REF_VERSION_IN          \
        in_dword_masked(HWIO_IMC_QTMR_WDT_REF_VERSION_ADDR, HWIO_IMC_QTMR_WDT_REF_VERSION_RMSK)
#define HWIO_IMC_QTMR_WDT_REF_VERSION_INM(m)      \
        in_dword_masked(HWIO_IMC_QTMR_WDT_REF_VERSION_ADDR, m)
#define HWIO_IMC_QTMR_WDT_REF_VERSION_MAJOR_BMSK               0xf0000000
#define HWIO_IMC_QTMR_WDT_REF_VERSION_MAJOR_SHFT                     0x1c
#define HWIO_IMC_QTMR_WDT_REF_VERSION_MINOR_BMSK                0xfff0000
#define HWIO_IMC_QTMR_WDT_REF_VERSION_MINOR_SHFT                     0x10
#define HWIO_IMC_QTMR_WDT_REF_VERSION_STEP_BMSK                    0xffff
#define HWIO_IMC_QTMR_WDT_REF_VERSION_STEP_SHFT                       0x0

/*----------------------------------------------------------------------------
 * MODULE: GBL_CTRL_CNTR
 *--------------------------------------------------------------------------*/

#define GBL_CTRL_CNTR_REG_BASE                           (MPM_BASE      + 0x00010000)

#define HWIO_MPM_CONTROL_CNTCR_ADDR                      (GBL_CTRL_CNTR_REG_BASE      + 0x00000000)
#define HWIO_MPM_CONTROL_CNTCR_RMSK                           0x103
#define HWIO_MPM_CONTROL_CNTCR_IN          \
        in_dword_masked(HWIO_MPM_CONTROL_CNTCR_ADDR, HWIO_MPM_CONTROL_CNTCR_RMSK)
#define HWIO_MPM_CONTROL_CNTCR_INM(m)      \
        in_dword_masked(HWIO_MPM_CONTROL_CNTCR_ADDR, m)
#define HWIO_MPM_CONTROL_CNTCR_OUT(v)      \
        out_dword(HWIO_MPM_CONTROL_CNTCR_ADDR,v)
#define HWIO_MPM_CONTROL_CNTCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MPM_CONTROL_CNTCR_ADDR,m,v,HWIO_MPM_CONTROL_CNTCR_IN)
#define HWIO_MPM_CONTROL_CNTCR_FCREQ_BMSK                     0x100
#define HWIO_MPM_CONTROL_CNTCR_FCREQ_SHFT                       0x8
#define HWIO_MPM_CONTROL_CNTCR_HDBG_BMSK                        0x2
#define HWIO_MPM_CONTROL_CNTCR_HDBG_SHFT                        0x1
#define HWIO_MPM_CONTROL_CNTCR_EN_BMSK                          0x1
#define HWIO_MPM_CONTROL_CNTCR_EN_SHFT                          0x0

#define HWIO_MPM_CONTROL_CNTSR_ADDR                      (GBL_CTRL_CNTR_REG_BASE      + 0x00000004)
#define HWIO_MPM_CONTROL_CNTSR_RMSK                           0x102
#define HWIO_MPM_CONTROL_CNTSR_IN          \
        in_dword_masked(HWIO_MPM_CONTROL_CNTSR_ADDR, HWIO_MPM_CONTROL_CNTSR_RMSK)
#define HWIO_MPM_CONTROL_CNTSR_INM(m)      \
        in_dword_masked(HWIO_MPM_CONTROL_CNTSR_ADDR, m)
#define HWIO_MPM_CONTROL_CNTSR_FCACK_BMSK                     0x100
#define HWIO_MPM_CONTROL_CNTSR_FCACK_SHFT                       0x8
#define HWIO_MPM_CONTROL_CNTSR_HDBG_BMSK                        0x2
#define HWIO_MPM_CONTROL_CNTSR_HDBG_SHFT                        0x1

#define HWIO_MPM_CONTROL_CNTCV_LO_ADDR                   (GBL_CTRL_CNTR_REG_BASE      + 0x00000008)
#define HWIO_MPM_CONTROL_CNTCV_LO_RMSK                   0xffffffff
#define HWIO_MPM_CONTROL_CNTCV_LO_IN          \
        in_dword_masked(HWIO_MPM_CONTROL_CNTCV_LO_ADDR, HWIO_MPM_CONTROL_CNTCV_LO_RMSK)
#define HWIO_MPM_CONTROL_CNTCV_LO_INM(m)      \
        in_dword_masked(HWIO_MPM_CONTROL_CNTCV_LO_ADDR, m)
#define HWIO_MPM_CONTROL_CNTCV_LO_OUT(v)      \
        out_dword(HWIO_MPM_CONTROL_CNTCV_LO_ADDR,v)
#define HWIO_MPM_CONTROL_CNTCV_LO_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MPM_CONTROL_CNTCV_LO_ADDR,m,v,HWIO_MPM_CONTROL_CNTCV_LO_IN)
#define HWIO_MPM_CONTROL_CNTCV_LO_LOAD_VAL_BMSK          0xffffffff
#define HWIO_MPM_CONTROL_CNTCV_LO_LOAD_VAL_SHFT                 0x0

#define HWIO_MPM_CONTROL_CNTCV_HI_ADDR                   (GBL_CTRL_CNTR_REG_BASE      + 0x0000000c)
#define HWIO_MPM_CONTROL_CNTCV_HI_RMSK                     0xffffff
#define HWIO_MPM_CONTROL_CNTCV_HI_IN          \
        in_dword_masked(HWIO_MPM_CONTROL_CNTCV_HI_ADDR, HWIO_MPM_CONTROL_CNTCV_HI_RMSK)
#define HWIO_MPM_CONTROL_CNTCV_HI_INM(m)      \
        in_dword_masked(HWIO_MPM_CONTROL_CNTCV_HI_ADDR, m)
#define HWIO_MPM_CONTROL_CNTCV_HI_OUT(v)      \
        out_dword(HWIO_MPM_CONTROL_CNTCV_HI_ADDR,v)
#define HWIO_MPM_CONTROL_CNTCV_HI_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MPM_CONTROL_CNTCV_HI_ADDR,m,v,HWIO_MPM_CONTROL_CNTCV_HI_IN)
#define HWIO_MPM_CONTROL_CNTCV_HI_LOAD_VAL_BMSK            0xffffff
#define HWIO_MPM_CONTROL_CNTCV_HI_LOAD_VAL_SHFT                 0x0

#define HWIO_MPM_CONTROL_CNTFID0_ADDR                    (GBL_CTRL_CNTR_REG_BASE      + 0x00000020)
#define HWIO_MPM_CONTROL_CNTFID0_RMSK                    0xffffffff
#define HWIO_MPM_CONTROL_CNTFID0_IN          \
        in_dword_masked(HWIO_MPM_CONTROL_CNTFID0_ADDR, HWIO_MPM_CONTROL_CNTFID0_RMSK)
#define HWIO_MPM_CONTROL_CNTFID0_INM(m)      \
        in_dword_masked(HWIO_MPM_CONTROL_CNTFID0_ADDR, m)
#define HWIO_MPM_CONTROL_CNTFID0_OUT(v)      \
        out_dword(HWIO_MPM_CONTROL_CNTFID0_ADDR,v)
#define HWIO_MPM_CONTROL_CNTFID0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MPM_CONTROL_CNTFID0_ADDR,m,v,HWIO_MPM_CONTROL_CNTFID0_IN)
#define HWIO_MPM_CONTROL_CNTFID0_FREQ_BMSK               0xffffffff
#define HWIO_MPM_CONTROL_CNTFID0_FREQ_SHFT                      0x0

/*----------------------------------------------------------------------------
 * MODULE: APCS_WDC0_QTMR_WDT_CTL
 *--------------------------------------------------------------------------*/

#define APCS_WDC0_QTMR_WDT_CTL_REG_BASE                              (HMSS_PERIPH_BASE      + 0x00a10000)

#define HWIO_APCS_WDC0_QTMR_WDT_CSR_ADDR                             (APCS_WDC0_QTMR_WDT_CTL_REG_BASE      + 0x00000000)
#define HWIO_APCS_WDC0_QTMR_WDT_CSR_RMSK                                    0xf
#define HWIO_APCS_WDC0_QTMR_WDT_CSR_IN          \
        in_dword_masked(HWIO_APCS_WDC0_QTMR_WDT_CSR_ADDR, HWIO_APCS_WDC0_QTMR_WDT_CSR_RMSK)
#define HWIO_APCS_WDC0_QTMR_WDT_CSR_INM(m)      \
        in_dword_masked(HWIO_APCS_WDC0_QTMR_WDT_CSR_ADDR, m)
#define HWIO_APCS_WDC0_QTMR_WDT_CSR_OUT(v)      \
        out_dword(HWIO_APCS_WDC0_QTMR_WDT_CSR_ADDR,v)
#define HWIO_APCS_WDC0_QTMR_WDT_CSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_WDC0_QTMR_WDT_CSR_ADDR,m,v,HWIO_APCS_WDC0_QTMR_WDT_CSR_IN)
#define HWIO_APCS_WDC0_QTMR_WDT_CSR_WDT_FREEZE_EN_BMSK                      0x8
#define HWIO_APCS_WDC0_QTMR_WDT_CSR_WDT_FREEZE_EN_SHFT                      0x3
#define HWIO_APCS_WDC0_QTMR_WDT_CSR_WS1_BMSK                                0x4
#define HWIO_APCS_WDC0_QTMR_WDT_CSR_WS1_SHFT                                0x2
#define HWIO_APCS_WDC0_QTMR_WDT_CSR_WS0_BMSK                                0x2
#define HWIO_APCS_WDC0_QTMR_WDT_CSR_WS0_SHFT                                0x1
#define HWIO_APCS_WDC0_QTMR_WDT_CSR_WDT_EN_BMSK                             0x1
#define HWIO_APCS_WDC0_QTMR_WDT_CSR_WDT_EN_SHFT                             0x0

#define HWIO_APCS_WDC0_QTMR_WDT_OFFSET_ADDR                          (APCS_WDC0_QTMR_WDT_CTL_REG_BASE      + 0x00000008)
#define HWIO_APCS_WDC0_QTMR_WDT_OFFSET_RMSK                          0xffffffff
#define HWIO_APCS_WDC0_QTMR_WDT_OFFSET_IN          \
        in_dword_masked(HWIO_APCS_WDC0_QTMR_WDT_OFFSET_ADDR, HWIO_APCS_WDC0_QTMR_WDT_OFFSET_RMSK)
#define HWIO_APCS_WDC0_QTMR_WDT_OFFSET_INM(m)      \
        in_dword_masked(HWIO_APCS_WDC0_QTMR_WDT_OFFSET_ADDR, m)
#define HWIO_APCS_WDC0_QTMR_WDT_OFFSET_OUT(v)      \
        out_dword(HWIO_APCS_WDC0_QTMR_WDT_OFFSET_ADDR,v)
#define HWIO_APCS_WDC0_QTMR_WDT_OFFSET_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_WDC0_QTMR_WDT_OFFSET_ADDR,m,v,HWIO_APCS_WDC0_QTMR_WDT_OFFSET_IN)
#define HWIO_APCS_WDC0_QTMR_WDT_OFFSET_WDT_OFFSET_BMSK               0xffffffff
#define HWIO_APCS_WDC0_QTMR_WDT_OFFSET_WDT_OFFSET_SHFT                      0x0

#define HWIO_APCS_WDC0_QTMR_WDT_CVAL_LO_ADDR                         (APCS_WDC0_QTMR_WDT_CTL_REG_BASE      + 0x00000010)
#define HWIO_APCS_WDC0_QTMR_WDT_CVAL_LO_RMSK                         0xffffffff
#define HWIO_APCS_WDC0_QTMR_WDT_CVAL_LO_IN          \
        in_dword_masked(HWIO_APCS_WDC0_QTMR_WDT_CVAL_LO_ADDR, HWIO_APCS_WDC0_QTMR_WDT_CVAL_LO_RMSK)
#define HWIO_APCS_WDC0_QTMR_WDT_CVAL_LO_INM(m)      \
        in_dword_masked(HWIO_APCS_WDC0_QTMR_WDT_CVAL_LO_ADDR, m)
#define HWIO_APCS_WDC0_QTMR_WDT_CVAL_LO_OUT(v)      \
        out_dword(HWIO_APCS_WDC0_QTMR_WDT_CVAL_LO_ADDR,v)
#define HWIO_APCS_WDC0_QTMR_WDT_CVAL_LO_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_WDC0_QTMR_WDT_CVAL_LO_ADDR,m,v,HWIO_APCS_WDC0_QTMR_WDT_CVAL_LO_IN)
#define HWIO_APCS_WDC0_QTMR_WDT_CVAL_LO_CVAL_LO_BMSK                 0xffffffff
#define HWIO_APCS_WDC0_QTMR_WDT_CVAL_LO_CVAL_LO_SHFT                        0x0

#define HWIO_APCS_WDC0_QTMR_WDT_CVAL_HI_ADDR                         (APCS_WDC0_QTMR_WDT_CTL_REG_BASE      + 0x00000014)
#define HWIO_APCS_WDC0_QTMR_WDT_CVAL_HI_RMSK                           0xffffff
#define HWIO_APCS_WDC0_QTMR_WDT_CVAL_HI_IN          \
        in_dword_masked(HWIO_APCS_WDC0_QTMR_WDT_CVAL_HI_ADDR, HWIO_APCS_WDC0_QTMR_WDT_CVAL_HI_RMSK)
#define HWIO_APCS_WDC0_QTMR_WDT_CVAL_HI_INM(m)      \
        in_dword_masked(HWIO_APCS_WDC0_QTMR_WDT_CVAL_HI_ADDR, m)
#define HWIO_APCS_WDC0_QTMR_WDT_CVAL_HI_OUT(v)      \
        out_dword(HWIO_APCS_WDC0_QTMR_WDT_CVAL_HI_ADDR,v)
#define HWIO_APCS_WDC0_QTMR_WDT_CVAL_HI_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_WDC0_QTMR_WDT_CVAL_HI_ADDR,m,v,HWIO_APCS_WDC0_QTMR_WDT_CVAL_HI_IN)
#define HWIO_APCS_WDC0_QTMR_WDT_CVAL_HI_CVAL_HI_BMSK                   0xffffff
#define HWIO_APCS_WDC0_QTMR_WDT_CVAL_HI_CVAL_HI_SHFT                        0x0

#define HWIO_APCS_WDC0_QTMR_WDT_CTL_IIDR_ADDR                        (APCS_WDC0_QTMR_WDT_CTL_REG_BASE      + 0x00000fcc)
#define HWIO_APCS_WDC0_QTMR_WDT_CTL_IIDR_RMSK                        0xffffff7f
#define HWIO_APCS_WDC0_QTMR_WDT_CTL_IIDR_IN          \
        in_dword_masked(HWIO_APCS_WDC0_QTMR_WDT_CTL_IIDR_ADDR, HWIO_APCS_WDC0_QTMR_WDT_CTL_IIDR_RMSK)
#define HWIO_APCS_WDC0_QTMR_WDT_CTL_IIDR_INM(m)      \
        in_dword_masked(HWIO_APCS_WDC0_QTMR_WDT_CTL_IIDR_ADDR, m)
#define HWIO_APCS_WDC0_QTMR_WDT_CTL_IIDR_PDT_ID_BMSK                 0xfff00000
#define HWIO_APCS_WDC0_QTMR_WDT_CTL_IIDR_PDT_ID_SHFT                       0x14
#define HWIO_APCS_WDC0_QTMR_WDT_CTL_IIDR_ARCH_VERSION_BMSK              0xf0000
#define HWIO_APCS_WDC0_QTMR_WDT_CTL_IIDR_ARCH_VERSION_SHFT                 0x10
#define HWIO_APCS_WDC0_QTMR_WDT_CTL_IIDR_IMPL_REV_BMSK                   0xf000
#define HWIO_APCS_WDC0_QTMR_WDT_CTL_IIDR_IMPL_REV_SHFT                      0xc
#define HWIO_APCS_WDC0_QTMR_WDT_CTL_IIDR_JEP_CONT_CODE_BMSK               0xf00
#define HWIO_APCS_WDC0_QTMR_WDT_CTL_IIDR_JEP_CONT_CODE_SHFT                 0x8
#define HWIO_APCS_WDC0_QTMR_WDT_CTL_IIDR_JEP_ID_CODE_BMSK                  0x7f
#define HWIO_APCS_WDC0_QTMR_WDT_CTL_IIDR_JEP_ID_CODE_SHFT                   0x0

#define HWIO_APCS_WDC0_QTMR_WDT_CTL_PIDR2_ADDR                       (APCS_WDC0_QTMR_WDT_CTL_REG_BASE      + 0x00000fe8)
#define HWIO_APCS_WDC0_QTMR_WDT_CTL_PIDR2_RMSK                       0xffffffff
#define HWIO_APCS_WDC0_QTMR_WDT_CTL_PIDR2_IN          \
        in_dword_masked(HWIO_APCS_WDC0_QTMR_WDT_CTL_PIDR2_ADDR, HWIO_APCS_WDC0_QTMR_WDT_CTL_PIDR2_RMSK)
#define HWIO_APCS_WDC0_QTMR_WDT_CTL_PIDR2_INM(m)      \
        in_dword_masked(HWIO_APCS_WDC0_QTMR_WDT_CTL_PIDR2_ADDR, m)
#define HWIO_APCS_WDC0_QTMR_WDT_CTL_PIDR2_PIDR_FLD2_BMSK             0xffffff00
#define HWIO_APCS_WDC0_QTMR_WDT_CTL_PIDR2_PIDR_FLD2_SHFT                    0x8
#define HWIO_APCS_WDC0_QTMR_WDT_CTL_PIDR2_ARCH_REV_BMSK                    0xf0
#define HWIO_APCS_WDC0_QTMR_WDT_CTL_PIDR2_ARCH_REV_SHFT                     0x4
#define HWIO_APCS_WDC0_QTMR_WDT_CTL_PIDR2_PIDR_FLD1_BMSK                    0xf
#define HWIO_APCS_WDC0_QTMR_WDT_CTL_PIDR2_PIDR_FLD1_SHFT                    0x0

#define HWIO_APCS_WDC0_QTMR_WDT_CTL_VERSION_ADDR                     (APCS_WDC0_QTMR_WDT_CTL_REG_BASE      + 0x00000fd0)
#define HWIO_APCS_WDC0_QTMR_WDT_CTL_VERSION_RMSK                     0xffffffff
#define HWIO_APCS_WDC0_QTMR_WDT_CTL_VERSION_IN          \
        in_dword_masked(HWIO_APCS_WDC0_QTMR_WDT_CTL_VERSION_ADDR, HWIO_APCS_WDC0_QTMR_WDT_CTL_VERSION_RMSK)
#define HWIO_APCS_WDC0_QTMR_WDT_CTL_VERSION_INM(m)      \
        in_dword_masked(HWIO_APCS_WDC0_QTMR_WDT_CTL_VERSION_ADDR, m)
#define HWIO_APCS_WDC0_QTMR_WDT_CTL_VERSION_MAJOR_BMSK               0xf0000000
#define HWIO_APCS_WDC0_QTMR_WDT_CTL_VERSION_MAJOR_SHFT                     0x1c
#define HWIO_APCS_WDC0_QTMR_WDT_CTL_VERSION_MINOR_BMSK                0xfff0000
#define HWIO_APCS_WDC0_QTMR_WDT_CTL_VERSION_MINOR_SHFT                     0x10
#define HWIO_APCS_WDC0_QTMR_WDT_CTL_VERSION_STEP_BMSK                    0xffff
#define HWIO_APCS_WDC0_QTMR_WDT_CTL_VERSION_STEP_SHFT                       0x0

/*----------------------------------------------------------------------------
 * MODULE: APCS_WDC1_QTMR_WDT_CTL
 *--------------------------------------------------------------------------*/

#define APCS_WDC1_QTMR_WDT_CTL_REG_BASE                              (HMSS_PERIPH_BASE      + 0x00a30000)

#define HWIO_APCS_WDC1_QTMR_WDT_CSR_ADDR                             (APCS_WDC1_QTMR_WDT_CTL_REG_BASE      + 0x00000000)
#define HWIO_APCS_WDC1_QTMR_WDT_CSR_RMSK                                    0xf
#define HWIO_APCS_WDC1_QTMR_WDT_CSR_IN          \
        in_dword_masked(HWIO_APCS_WDC1_QTMR_WDT_CSR_ADDR, HWIO_APCS_WDC1_QTMR_WDT_CSR_RMSK)
#define HWIO_APCS_WDC1_QTMR_WDT_CSR_INM(m)      \
        in_dword_masked(HWIO_APCS_WDC1_QTMR_WDT_CSR_ADDR, m)
#define HWIO_APCS_WDC1_QTMR_WDT_CSR_OUT(v)      \
        out_dword(HWIO_APCS_WDC1_QTMR_WDT_CSR_ADDR,v)
#define HWIO_APCS_WDC1_QTMR_WDT_CSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_WDC1_QTMR_WDT_CSR_ADDR,m,v,HWIO_APCS_WDC1_QTMR_WDT_CSR_IN)
#define HWIO_APCS_WDC1_QTMR_WDT_CSR_WDT_FREEZE_EN_BMSK                      0x8
#define HWIO_APCS_WDC1_QTMR_WDT_CSR_WDT_FREEZE_EN_SHFT                      0x3
#define HWIO_APCS_WDC1_QTMR_WDT_CSR_WS1_BMSK                                0x4
#define HWIO_APCS_WDC1_QTMR_WDT_CSR_WS1_SHFT                                0x2
#define HWIO_APCS_WDC1_QTMR_WDT_CSR_WS0_BMSK                                0x2
#define HWIO_APCS_WDC1_QTMR_WDT_CSR_WS0_SHFT                                0x1
#define HWIO_APCS_WDC1_QTMR_WDT_CSR_WDT_EN_BMSK                             0x1
#define HWIO_APCS_WDC1_QTMR_WDT_CSR_WDT_EN_SHFT                             0x0

#define HWIO_APCS_WDC1_QTMR_WDT_OFFSET_ADDR                          (APCS_WDC1_QTMR_WDT_CTL_REG_BASE      + 0x00000008)
#define HWIO_APCS_WDC1_QTMR_WDT_OFFSET_RMSK                          0xffffffff
#define HWIO_APCS_WDC1_QTMR_WDT_OFFSET_IN          \
        in_dword_masked(HWIO_APCS_WDC1_QTMR_WDT_OFFSET_ADDR, HWIO_APCS_WDC1_QTMR_WDT_OFFSET_RMSK)
#define HWIO_APCS_WDC1_QTMR_WDT_OFFSET_INM(m)      \
        in_dword_masked(HWIO_APCS_WDC1_QTMR_WDT_OFFSET_ADDR, m)
#define HWIO_APCS_WDC1_QTMR_WDT_OFFSET_OUT(v)      \
        out_dword(HWIO_APCS_WDC1_QTMR_WDT_OFFSET_ADDR,v)
#define HWIO_APCS_WDC1_QTMR_WDT_OFFSET_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_WDC1_QTMR_WDT_OFFSET_ADDR,m,v,HWIO_APCS_WDC1_QTMR_WDT_OFFSET_IN)
#define HWIO_APCS_WDC1_QTMR_WDT_OFFSET_WDT_OFFSET_BMSK               0xffffffff
#define HWIO_APCS_WDC1_QTMR_WDT_OFFSET_WDT_OFFSET_SHFT                      0x0

#define HWIO_APCS_WDC1_QTMR_WDT_CVAL_LO_ADDR                         (APCS_WDC1_QTMR_WDT_CTL_REG_BASE      + 0x00000010)
#define HWIO_APCS_WDC1_QTMR_WDT_CVAL_LO_RMSK                         0xffffffff
#define HWIO_APCS_WDC1_QTMR_WDT_CVAL_LO_IN          \
        in_dword_masked(HWIO_APCS_WDC1_QTMR_WDT_CVAL_LO_ADDR, HWIO_APCS_WDC1_QTMR_WDT_CVAL_LO_RMSK)
#define HWIO_APCS_WDC1_QTMR_WDT_CVAL_LO_INM(m)      \
        in_dword_masked(HWIO_APCS_WDC1_QTMR_WDT_CVAL_LO_ADDR, m)
#define HWIO_APCS_WDC1_QTMR_WDT_CVAL_LO_OUT(v)      \
        out_dword(HWIO_APCS_WDC1_QTMR_WDT_CVAL_LO_ADDR,v)
#define HWIO_APCS_WDC1_QTMR_WDT_CVAL_LO_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_WDC1_QTMR_WDT_CVAL_LO_ADDR,m,v,HWIO_APCS_WDC1_QTMR_WDT_CVAL_LO_IN)
#define HWIO_APCS_WDC1_QTMR_WDT_CVAL_LO_CVAL_LO_BMSK                 0xffffffff
#define HWIO_APCS_WDC1_QTMR_WDT_CVAL_LO_CVAL_LO_SHFT                        0x0

#define HWIO_APCS_WDC1_QTMR_WDT_CVAL_HI_ADDR                         (APCS_WDC1_QTMR_WDT_CTL_REG_BASE      + 0x00000014)
#define HWIO_APCS_WDC1_QTMR_WDT_CVAL_HI_RMSK                           0xffffff
#define HWIO_APCS_WDC1_QTMR_WDT_CVAL_HI_IN          \
        in_dword_masked(HWIO_APCS_WDC1_QTMR_WDT_CVAL_HI_ADDR, HWIO_APCS_WDC1_QTMR_WDT_CVAL_HI_RMSK)
#define HWIO_APCS_WDC1_QTMR_WDT_CVAL_HI_INM(m)      \
        in_dword_masked(HWIO_APCS_WDC1_QTMR_WDT_CVAL_HI_ADDR, m)
#define HWIO_APCS_WDC1_QTMR_WDT_CVAL_HI_OUT(v)      \
        out_dword(HWIO_APCS_WDC1_QTMR_WDT_CVAL_HI_ADDR,v)
#define HWIO_APCS_WDC1_QTMR_WDT_CVAL_HI_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_WDC1_QTMR_WDT_CVAL_HI_ADDR,m,v,HWIO_APCS_WDC1_QTMR_WDT_CVAL_HI_IN)
#define HWIO_APCS_WDC1_QTMR_WDT_CVAL_HI_CVAL_HI_BMSK                   0xffffff
#define HWIO_APCS_WDC1_QTMR_WDT_CVAL_HI_CVAL_HI_SHFT                        0x0

#define HWIO_APCS_WDC1_QTMR_WDT_CTL_IIDR_ADDR                        (APCS_WDC1_QTMR_WDT_CTL_REG_BASE      + 0x00000fcc)
#define HWIO_APCS_WDC1_QTMR_WDT_CTL_IIDR_RMSK                        0xffffff7f
#define HWIO_APCS_WDC1_QTMR_WDT_CTL_IIDR_IN          \
        in_dword_masked(HWIO_APCS_WDC1_QTMR_WDT_CTL_IIDR_ADDR, HWIO_APCS_WDC1_QTMR_WDT_CTL_IIDR_RMSK)
#define HWIO_APCS_WDC1_QTMR_WDT_CTL_IIDR_INM(m)      \
        in_dword_masked(HWIO_APCS_WDC1_QTMR_WDT_CTL_IIDR_ADDR, m)
#define HWIO_APCS_WDC1_QTMR_WDT_CTL_IIDR_PDT_ID_BMSK                 0xfff00000
#define HWIO_APCS_WDC1_QTMR_WDT_CTL_IIDR_PDT_ID_SHFT                       0x14
#define HWIO_APCS_WDC1_QTMR_WDT_CTL_IIDR_ARCH_VERSION_BMSK              0xf0000
#define HWIO_APCS_WDC1_QTMR_WDT_CTL_IIDR_ARCH_VERSION_SHFT                 0x10
#define HWIO_APCS_WDC1_QTMR_WDT_CTL_IIDR_IMPL_REV_BMSK                   0xf000
#define HWIO_APCS_WDC1_QTMR_WDT_CTL_IIDR_IMPL_REV_SHFT                      0xc
#define HWIO_APCS_WDC1_QTMR_WDT_CTL_IIDR_JEP_CONT_CODE_BMSK               0xf00
#define HWIO_APCS_WDC1_QTMR_WDT_CTL_IIDR_JEP_CONT_CODE_SHFT                 0x8
#define HWIO_APCS_WDC1_QTMR_WDT_CTL_IIDR_JEP_ID_CODE_BMSK                  0x7f
#define HWIO_APCS_WDC1_QTMR_WDT_CTL_IIDR_JEP_ID_CODE_SHFT                   0x0

#define HWIO_APCS_WDC1_QTMR_WDT_CTL_PIDR2_ADDR                       (APCS_WDC1_QTMR_WDT_CTL_REG_BASE      + 0x00000fe8)
#define HWIO_APCS_WDC1_QTMR_WDT_CTL_PIDR2_RMSK                       0xffffffff
#define HWIO_APCS_WDC1_QTMR_WDT_CTL_PIDR2_IN          \
        in_dword_masked(HWIO_APCS_WDC1_QTMR_WDT_CTL_PIDR2_ADDR, HWIO_APCS_WDC1_QTMR_WDT_CTL_PIDR2_RMSK)
#define HWIO_APCS_WDC1_QTMR_WDT_CTL_PIDR2_INM(m)      \
        in_dword_masked(HWIO_APCS_WDC1_QTMR_WDT_CTL_PIDR2_ADDR, m)
#define HWIO_APCS_WDC1_QTMR_WDT_CTL_PIDR2_PIDR_FLD2_BMSK             0xffffff00
#define HWIO_APCS_WDC1_QTMR_WDT_CTL_PIDR2_PIDR_FLD2_SHFT                    0x8
#define HWIO_APCS_WDC1_QTMR_WDT_CTL_PIDR2_ARCH_REV_BMSK                    0xf0
#define HWIO_APCS_WDC1_QTMR_WDT_CTL_PIDR2_ARCH_REV_SHFT                     0x4
#define HWIO_APCS_WDC1_QTMR_WDT_CTL_PIDR2_PIDR_FLD1_BMSK                    0xf
#define HWIO_APCS_WDC1_QTMR_WDT_CTL_PIDR2_PIDR_FLD1_SHFT                    0x0

#define HWIO_APCS_WDC1_QTMR_WDT_CTL_VERSION_ADDR                     (APCS_WDC1_QTMR_WDT_CTL_REG_BASE      + 0x00000fd0)
#define HWIO_APCS_WDC1_QTMR_WDT_CTL_VERSION_RMSK                     0xffffffff
#define HWIO_APCS_WDC1_QTMR_WDT_CTL_VERSION_IN          \
        in_dword_masked(HWIO_APCS_WDC1_QTMR_WDT_CTL_VERSION_ADDR, HWIO_APCS_WDC1_QTMR_WDT_CTL_VERSION_RMSK)
#define HWIO_APCS_WDC1_QTMR_WDT_CTL_VERSION_INM(m)      \
        in_dword_masked(HWIO_APCS_WDC1_QTMR_WDT_CTL_VERSION_ADDR, m)
#define HWIO_APCS_WDC1_QTMR_WDT_CTL_VERSION_MAJOR_BMSK               0xf0000000
#define HWIO_APCS_WDC1_QTMR_WDT_CTL_VERSION_MAJOR_SHFT                     0x1c
#define HWIO_APCS_WDC1_QTMR_WDT_CTL_VERSION_MINOR_BMSK                0xfff0000
#define HWIO_APCS_WDC1_QTMR_WDT_CTL_VERSION_MINOR_SHFT                     0x10
#define HWIO_APCS_WDC1_QTMR_WDT_CTL_VERSION_STEP_BMSK                    0xffff
#define HWIO_APCS_WDC1_QTMR_WDT_CTL_VERSION_STEP_SHFT                       0x0

/*----------------------------------------------------------------------------
 * MODULE: TCSR_WARM_RESET_RETAIN_REGS
 *--------------------------------------------------------------------------*/

#define TCSR_WARM_RESET_RETAIN_REGS_REG_BASE                              (CORE_TOP_CSR_BASE      + 0x000c0000)

#define HWIO_TCSR_BOOT_MISC_DETECT_ADDR                                   (TCSR_WARM_RESET_RETAIN_REGS_REG_BASE      + 0x00000000)
#define HWIO_TCSR_BOOT_MISC_DETECT_RMSK                                   0xffffffff
#define HWIO_TCSR_BOOT_MISC_DETECT_IN          \
        in_dword_masked(HWIO_TCSR_BOOT_MISC_DETECT_ADDR, HWIO_TCSR_BOOT_MISC_DETECT_RMSK)
#define HWIO_TCSR_BOOT_MISC_DETECT_INM(m)      \
        in_dword_masked(HWIO_TCSR_BOOT_MISC_DETECT_ADDR, m)
#define HWIO_TCSR_BOOT_MISC_DETECT_OUT(v)      \
        out_dword(HWIO_TCSR_BOOT_MISC_DETECT_ADDR,v)
#define HWIO_TCSR_BOOT_MISC_DETECT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_BOOT_MISC_DETECT_ADDR,m,v,HWIO_TCSR_BOOT_MISC_DETECT_IN)
#define HWIO_TCSR_BOOT_MISC_DETECT_BOOT_MISC_DETECT_BMSK                  0xffffffff
#define HWIO_TCSR_BOOT_MISC_DETECT_BOOT_MISC_DETECT_SHFT                         0x0

#define HWIO_RG11_SPARE1_ADDR                                             (TCSR_WARM_RESET_RETAIN_REGS_REG_BASE      + 0x00000010)
#define HWIO_RG11_SPARE1_RMSK                                             0xffffffff
#define HWIO_RG11_SPARE1_IN          \
        in_dword_masked(HWIO_RG11_SPARE1_ADDR, HWIO_RG11_SPARE1_RMSK)
#define HWIO_RG11_SPARE1_INM(m)      \
        in_dword_masked(HWIO_RG11_SPARE1_ADDR, m)
#define HWIO_RG11_SPARE1_OUT(v)      \
        out_dword(HWIO_RG11_SPARE1_ADDR,v)
#define HWIO_RG11_SPARE1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_RG11_SPARE1_ADDR,m,v,HWIO_RG11_SPARE1_IN)
#define HWIO_RG11_SPARE1_SPARE_BMSK                                       0xffffffff
#define HWIO_RG11_SPARE1_SPARE_SHFT                                              0x0

#define HWIO_RG11_SPARE2_ADDR                                             (TCSR_WARM_RESET_RETAIN_REGS_REG_BASE      + 0x00000014)
#define HWIO_RG11_SPARE2_RMSK                                             0xffffffff
#define HWIO_RG11_SPARE2_IN          \
        in_dword_masked(HWIO_RG11_SPARE2_ADDR, HWIO_RG11_SPARE2_RMSK)
#define HWIO_RG11_SPARE2_INM(m)      \
        in_dword_masked(HWIO_RG11_SPARE2_ADDR, m)
#define HWIO_RG11_SPARE2_OUT(v)      \
        out_dword(HWIO_RG11_SPARE2_ADDR,v)
#define HWIO_RG11_SPARE2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_RG11_SPARE2_ADDR,m,v,HWIO_RG11_SPARE2_IN)
#define HWIO_RG11_SPARE2_SPARE_BMSK                                       0xffffffff
#define HWIO_RG11_SPARE2_SPARE_SHFT                                              0x0

#define HWIO_TCSR_RESET_DEBUG_SW_ENTRY_ADDR                               (TCSR_WARM_RESET_RETAIN_REGS_REG_BASE      + 0x00010000)
#define HWIO_TCSR_RESET_DEBUG_SW_ENTRY_RMSK                               0xffffffff
#define HWIO_TCSR_RESET_DEBUG_SW_ENTRY_IN          \
        in_dword_masked(HWIO_TCSR_RESET_DEBUG_SW_ENTRY_ADDR, HWIO_TCSR_RESET_DEBUG_SW_ENTRY_RMSK)
#define HWIO_TCSR_RESET_DEBUG_SW_ENTRY_INM(m)      \
        in_dword_masked(HWIO_TCSR_RESET_DEBUG_SW_ENTRY_ADDR, m)
#define HWIO_TCSR_RESET_DEBUG_SW_ENTRY_OUT(v)      \
        out_dword(HWIO_TCSR_RESET_DEBUG_SW_ENTRY_ADDR,v)
#define HWIO_TCSR_RESET_DEBUG_SW_ENTRY_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_RESET_DEBUG_SW_ENTRY_ADDR,m,v,HWIO_TCSR_RESET_DEBUG_SW_ENTRY_IN)
#define HWIO_TCSR_RESET_DEBUG_SW_ENTRY_RESET_DEBUG_SW_ENTRY_BMSK          0xffffffff
#define HWIO_TCSR_RESET_DEBUG_SW_ENTRY_RESET_DEBUG_SW_ENTRY_SHFT                 0x0

#define HWIO_RG12_SPARE1_ADDR                                             (TCSR_WARM_RESET_RETAIN_REGS_REG_BASE      + 0x00010010)
#define HWIO_RG12_SPARE1_RMSK                                             0xffffffff
#define HWIO_RG12_SPARE1_IN          \
        in_dword_masked(HWIO_RG12_SPARE1_ADDR, HWIO_RG12_SPARE1_RMSK)
#define HWIO_RG12_SPARE1_INM(m)      \
        in_dword_masked(HWIO_RG12_SPARE1_ADDR, m)
#define HWIO_RG12_SPARE1_OUT(v)      \
        out_dword(HWIO_RG12_SPARE1_ADDR,v)
#define HWIO_RG12_SPARE1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_RG12_SPARE1_ADDR,m,v,HWIO_RG12_SPARE1_IN)
#define HWIO_RG12_SPARE1_SPARE_BMSK                                       0xffffffff
#define HWIO_RG12_SPARE1_SPARE_SHFT                                              0x0

#define HWIO_RG12_SPARE2_ADDR                                             (TCSR_WARM_RESET_RETAIN_REGS_REG_BASE      + 0x00010014)
#define HWIO_RG12_SPARE2_RMSK                                             0xffffffff
#define HWIO_RG12_SPARE2_IN          \
        in_dword_masked(HWIO_RG12_SPARE2_ADDR, HWIO_RG12_SPARE2_RMSK)
#define HWIO_RG12_SPARE2_INM(m)      \
        in_dword_masked(HWIO_RG12_SPARE2_ADDR, m)
#define HWIO_RG12_SPARE2_OUT(v)      \
        out_dword(HWIO_RG12_SPARE2_ADDR,v)
#define HWIO_RG12_SPARE2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_RG12_SPARE2_ADDR,m,v,HWIO_RG12_SPARE2_IN)
#define HWIO_RG12_SPARE2_SPARE_BMSK                                       0xffffffff
#define HWIO_RG12_SPARE2_SPARE_SHFT                                              0x0

#define HWIO_TCSR_TZ_WONCE_n_ADDR(n)                                      (TCSR_WARM_RESET_RETAIN_REGS_REG_BASE      + 0x00020000 + 0x4 * (n))
#define HWIO_TCSR_TZ_WONCE_n_RMSK                                         0xffffffff
#define HWIO_TCSR_TZ_WONCE_n_MAXn                                                  3
#define HWIO_TCSR_TZ_WONCE_n_INI(n)        \
        in_dword_masked(HWIO_TCSR_TZ_WONCE_n_ADDR(n), HWIO_TCSR_TZ_WONCE_n_RMSK)
#define HWIO_TCSR_TZ_WONCE_n_INMI(n,mask)    \
        in_dword_masked(HWIO_TCSR_TZ_WONCE_n_ADDR(n), mask)
#define HWIO_TCSR_TZ_WONCE_n_OUTI(n,val)    \
        out_dword(HWIO_TCSR_TZ_WONCE_n_ADDR(n),val)
#define HWIO_TCSR_TZ_WONCE_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_TCSR_TZ_WONCE_n_ADDR(n),mask,val,HWIO_TCSR_TZ_WONCE_n_INI(n))
#define HWIO_TCSR_TZ_WONCE_n_TZ_WONCE_ADDRESS_BMSK                        0xffffffff
#define HWIO_TCSR_TZ_WONCE_n_TZ_WONCE_ADDRESS_SHFT                               0x0

#define HWIO_RG14_SPARE1_ADDR                                             (TCSR_WARM_RESET_RETAIN_REGS_REG_BASE      + 0x00030010)
#define HWIO_RG14_SPARE1_RMSK                                             0xffffffff
#define HWIO_RG14_SPARE1_IN          \
        in_dword_masked(HWIO_RG14_SPARE1_ADDR, HWIO_RG14_SPARE1_RMSK)
#define HWIO_RG14_SPARE1_INM(m)      \
        in_dword_masked(HWIO_RG14_SPARE1_ADDR, m)
#define HWIO_RG14_SPARE1_OUT(v)      \
        out_dword(HWIO_RG14_SPARE1_ADDR,v)
#define HWIO_RG14_SPARE1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_RG14_SPARE1_ADDR,m,v,HWIO_RG14_SPARE1_IN)
#define HWIO_RG14_SPARE1_SPARE_BMSK                                       0xffffffff
#define HWIO_RG14_SPARE1_SPARE_SHFT                                              0x0

#define HWIO_RG14_SPARE2_ADDR                                             (TCSR_WARM_RESET_RETAIN_REGS_REG_BASE      + 0x00030014)
#define HWIO_RG14_SPARE2_RMSK                                             0xffffffff
#define HWIO_RG14_SPARE2_IN          \
        in_dword_masked(HWIO_RG14_SPARE2_ADDR, HWIO_RG14_SPARE2_RMSK)
#define HWIO_RG14_SPARE2_INM(m)      \
        in_dword_masked(HWIO_RG14_SPARE2_ADDR, m)
#define HWIO_RG14_SPARE2_OUT(v)      \
        out_dword(HWIO_RG14_SPARE2_ADDR,v)
#define HWIO_RG14_SPARE2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_RG14_SPARE2_ADDR,m,v,HWIO_RG14_SPARE2_IN)
#define HWIO_RG14_SPARE2_SPARE_BMSK                                       0xffffffff
#define HWIO_RG14_SPARE2_SPARE_SHFT                                              0x0

/*----------------------------------------------------------------------------
 * MODULE: APCS_APC00_DCVS_APC
 *--------------------------------------------------------------------------*/

#define APCS_APC00_DCVS_APC_REG_BASE                                       (HMSS_PERIPH_BASE      + 0x00244600)

#define HWIO_APCS_APC00_DCVS_CTL_ADDR                                      (APCS_APC00_DCVS_APC_REG_BASE      + 0x00000000)
#define HWIO_APCS_APC00_DCVS_CTL_RMSK                                      0x80030001
#define HWIO_APCS_APC00_DCVS_CTL_ATTR                                             0x3
#define HWIO_APCS_APC00_DCVS_CTL_IN          \
        in_dword_masked(HWIO_APCS_APC00_DCVS_CTL_ADDR, HWIO_APCS_APC00_DCVS_CTL_RMSK)
#define HWIO_APCS_APC00_DCVS_CTL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC00_DCVS_CTL_ADDR, m)
#define HWIO_APCS_APC00_DCVS_CTL_OUT(v)      \
        out_dword(HWIO_APCS_APC00_DCVS_CTL_ADDR,v)
#define HWIO_APCS_APC00_DCVS_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC00_DCVS_CTL_ADDR,m,v,HWIO_APCS_APC00_DCVS_CTL_IN)
#define HWIO_APCS_APC00_DCVS_CTL_BUSY_BMSK                                 0x80000000
#define HWIO_APCS_APC00_DCVS_CTL_BUSY_SHFT                                       0x1f
#define HWIO_APCS_APC00_DCVS_CTL_IRQ_EN_BMSK                                  0x20000
#define HWIO_APCS_APC00_DCVS_CTL_IRQ_EN_SHFT                                     0x11
#define HWIO_APCS_APC00_DCVS_CTL_CSM_EN_BMSK                                  0x10000
#define HWIO_APCS_APC00_DCVS_CTL_CSM_EN_SHFT                                     0x10
#define HWIO_APCS_APC00_DCVS_CTL_REQ_BMSK                                         0x1
#define HWIO_APCS_APC00_DCVS_CTL_REQ_SHFT                                         0x0

#define HWIO_APCS_APC00_DCVS_CEIL_VLVL_ADDR                                (APCS_APC00_DCVS_APC_REG_BASE      + 0x00000004)
#define HWIO_APCS_APC00_DCVS_CEIL_VLVL_RMSK                                      0xff
#define HWIO_APCS_APC00_DCVS_CEIL_VLVL_ATTR                                       0x3
#define HWIO_APCS_APC00_DCVS_CEIL_VLVL_IN          \
        in_dword_masked(HWIO_APCS_APC00_DCVS_CEIL_VLVL_ADDR, HWIO_APCS_APC00_DCVS_CEIL_VLVL_RMSK)
#define HWIO_APCS_APC00_DCVS_CEIL_VLVL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC00_DCVS_CEIL_VLVL_ADDR, m)
#define HWIO_APCS_APC00_DCVS_CEIL_VLVL_OUT(v)      \
        out_dword(HWIO_APCS_APC00_DCVS_CEIL_VLVL_ADDR,v)
#define HWIO_APCS_APC00_DCVS_CEIL_VLVL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC00_DCVS_CEIL_VLVL_ADDR,m,v,HWIO_APCS_APC00_DCVS_CEIL_VLVL_IN)
#define HWIO_APCS_APC00_DCVS_CEIL_VLVL_CEILING_VLVL_BMSK                         0xff
#define HWIO_APCS_APC00_DCVS_CEIL_VLVL_CEILING_VLVL_SHFT                          0x0

#define HWIO_APCS_APC00_DCVS_FLOOR_VLVL_ADDR                               (APCS_APC00_DCVS_APC_REG_BASE      + 0x00000008)
#define HWIO_APCS_APC00_DCVS_FLOOR_VLVL_RMSK                                     0xff
#define HWIO_APCS_APC00_DCVS_FLOOR_VLVL_ATTR                                      0x3
#define HWIO_APCS_APC00_DCVS_FLOOR_VLVL_IN          \
        in_dword_masked(HWIO_APCS_APC00_DCVS_FLOOR_VLVL_ADDR, HWIO_APCS_APC00_DCVS_FLOOR_VLVL_RMSK)
#define HWIO_APCS_APC00_DCVS_FLOOR_VLVL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC00_DCVS_FLOOR_VLVL_ADDR, m)
#define HWIO_APCS_APC00_DCVS_FLOOR_VLVL_OUT(v)      \
        out_dword(HWIO_APCS_APC00_DCVS_FLOOR_VLVL_ADDR,v)
#define HWIO_APCS_APC00_DCVS_FLOOR_VLVL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC00_DCVS_FLOOR_VLVL_ADDR,m,v,HWIO_APCS_APC00_DCVS_FLOOR_VLVL_IN)
#define HWIO_APCS_APC00_DCVS_FLOOR_VLVL_FLOOR_VLVL_BMSK                          0xff
#define HWIO_APCS_APC00_DCVS_FLOOR_VLVL_FLOOR_VLVL_SHFT                           0x0

#define HWIO_APCS_APC00_DCVS_SAFE_LVAL_ADDR                                (APCS_APC00_DCVS_APC_REG_BASE      + 0x0000000c)
#define HWIO_APCS_APC00_DCVS_SAFE_LVAL_RMSK                                      0xff
#define HWIO_APCS_APC00_DCVS_SAFE_LVAL_ATTR                                       0x3
#define HWIO_APCS_APC00_DCVS_SAFE_LVAL_IN          \
        in_dword_masked(HWIO_APCS_APC00_DCVS_SAFE_LVAL_ADDR, HWIO_APCS_APC00_DCVS_SAFE_LVAL_RMSK)
#define HWIO_APCS_APC00_DCVS_SAFE_LVAL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC00_DCVS_SAFE_LVAL_ADDR, m)
#define HWIO_APCS_APC00_DCVS_SAFE_LVAL_OUT(v)      \
        out_dword(HWIO_APCS_APC00_DCVS_SAFE_LVAL_ADDR,v)
#define HWIO_APCS_APC00_DCVS_SAFE_LVAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC00_DCVS_SAFE_LVAL_ADDR,m,v,HWIO_APCS_APC00_DCVS_SAFE_LVAL_IN)
#define HWIO_APCS_APC00_DCVS_SAFE_LVAL_SAFE_LVAL_BMSK                            0xff
#define HWIO_APCS_APC00_DCVS_SAFE_LVAL_SAFE_LVAL_SHFT                             0x0

#define HWIO_APCS_APC00_DCVS_VOTE_CTL_ADDR                                 (APCS_APC00_DCVS_APC_REG_BASE      + 0x00000010)
#define HWIO_APCS_APC00_DCVS_VOTE_CTL_RMSK                                 0xffff0073
#define HWIO_APCS_APC00_DCVS_VOTE_CTL_ATTR                                        0x3
#define HWIO_APCS_APC00_DCVS_VOTE_CTL_IN          \
        in_dword_masked(HWIO_APCS_APC00_DCVS_VOTE_CTL_ADDR, HWIO_APCS_APC00_DCVS_VOTE_CTL_RMSK)
#define HWIO_APCS_APC00_DCVS_VOTE_CTL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC00_DCVS_VOTE_CTL_ADDR, m)
#define HWIO_APCS_APC00_DCVS_VOTE_CTL_OUT(v)      \
        out_dword(HWIO_APCS_APC00_DCVS_VOTE_CTL_ADDR,v)
#define HWIO_APCS_APC00_DCVS_VOTE_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC00_DCVS_VOTE_CTL_ADDR,m,v,HWIO_APCS_APC00_DCVS_VOTE_CTL_IN)
#define HWIO_APCS_APC00_DCVS_VOTE_CTL_HYST_DLY_BMSK                        0xffff0000
#define HWIO_APCS_APC00_DCVS_VOTE_CTL_HYST_DLY_SHFT                              0x10
#define HWIO_APCS_APC00_DCVS_VOTE_CTL_PWR_STATE_THRESHOLD_BMSK                   0x70
#define HWIO_APCS_APC00_DCVS_VOTE_CTL_PWR_STATE_THRESHOLD_SHFT                    0x4
#define HWIO_APCS_APC00_DCVS_VOTE_CTL_SW_VOTE_VAL_BMSK                            0x2
#define HWIO_APCS_APC00_DCVS_VOTE_CTL_SW_VOTE_VAL_SHFT                            0x1
#define HWIO_APCS_APC00_DCVS_VOTE_CTL_VOTE_EN_BMSK                                0x1
#define HWIO_APCS_APC00_DCVS_VOTE_CTL_VOTE_EN_SHFT                                0x0

#define HWIO_APCS_APC00_APC_PWR_GATE_MODE_ADDR                             (APCS_APC00_DCVS_APC_REG_BASE      + 0x00000020)
#define HWIO_APCS_APC00_APC_PWR_GATE_MODE_RMSK                                    0x1
#define HWIO_APCS_APC00_APC_PWR_GATE_MODE_ATTR                                    0x3
#define HWIO_APCS_APC00_APC_PWR_GATE_MODE_IN          \
        in_dword_masked(HWIO_APCS_APC00_APC_PWR_GATE_MODE_ADDR, HWIO_APCS_APC00_APC_PWR_GATE_MODE_RMSK)
#define HWIO_APCS_APC00_APC_PWR_GATE_MODE_INM(m)      \
        in_dword_masked(HWIO_APCS_APC00_APC_PWR_GATE_MODE_ADDR, m)
#define HWIO_APCS_APC00_APC_PWR_GATE_MODE_OUT(v)      \
        out_dword(HWIO_APCS_APC00_APC_PWR_GATE_MODE_ADDR,v)
#define HWIO_APCS_APC00_APC_PWR_GATE_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC00_APC_PWR_GATE_MODE_ADDR,m,v,HWIO_APCS_APC00_APC_PWR_GATE_MODE_IN)
#define HWIO_APCS_APC00_APC_PWR_GATE_MODE_MODE_BMSK                               0x1
#define HWIO_APCS_APC00_APC_PWR_GATE_MODE_MODE_SHFT                               0x0

#define HWIO_APCS_APC00_APC_LDO_VREF_FUNC_ADDR                             (APCS_APC00_DCVS_APC_REG_BASE      + 0x00000024)
#define HWIO_APCS_APC00_APC_LDO_VREF_FUNC_RMSK                                   0x7f
#define HWIO_APCS_APC00_APC_LDO_VREF_FUNC_ATTR                                    0x3
#define HWIO_APCS_APC00_APC_LDO_VREF_FUNC_IN          \
        in_dword_masked(HWIO_APCS_APC00_APC_LDO_VREF_FUNC_ADDR, HWIO_APCS_APC00_APC_LDO_VREF_FUNC_RMSK)
#define HWIO_APCS_APC00_APC_LDO_VREF_FUNC_INM(m)      \
        in_dword_masked(HWIO_APCS_APC00_APC_LDO_VREF_FUNC_ADDR, m)
#define HWIO_APCS_APC00_APC_LDO_VREF_FUNC_OUT(v)      \
        out_dword(HWIO_APCS_APC00_APC_LDO_VREF_FUNC_ADDR,v)
#define HWIO_APCS_APC00_APC_LDO_VREF_FUNC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC00_APC_LDO_VREF_FUNC_ADDR,m,v,HWIO_APCS_APC00_APC_LDO_VREF_FUNC_IN)
#define HWIO_APCS_APC00_APC_LDO_VREF_FUNC_VREF_LDO_BMSK                          0x7f
#define HWIO_APCS_APC00_APC_LDO_VREF_FUNC_VREF_LDO_SHFT                           0x0

#define HWIO_APCS_APC00_APC_LDO_VREF_RET_ADDR                              (APCS_APC00_DCVS_APC_REG_BASE      + 0x00000028)
#define HWIO_APCS_APC00_APC_LDO_VREF_RET_RMSK                                    0x7f
#define HWIO_APCS_APC00_APC_LDO_VREF_RET_ATTR                                     0x3
#define HWIO_APCS_APC00_APC_LDO_VREF_RET_IN          \
        in_dword_masked(HWIO_APCS_APC00_APC_LDO_VREF_RET_ADDR, HWIO_APCS_APC00_APC_LDO_VREF_RET_RMSK)
#define HWIO_APCS_APC00_APC_LDO_VREF_RET_INM(m)      \
        in_dword_masked(HWIO_APCS_APC00_APC_LDO_VREF_RET_ADDR, m)
#define HWIO_APCS_APC00_APC_LDO_VREF_RET_OUT(v)      \
        out_dword(HWIO_APCS_APC00_APC_LDO_VREF_RET_ADDR,v)
#define HWIO_APCS_APC00_APC_LDO_VREF_RET_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC00_APC_LDO_VREF_RET_ADDR,m,v,HWIO_APCS_APC00_APC_LDO_VREF_RET_IN)
#define HWIO_APCS_APC00_APC_LDO_VREF_RET_VREF_RET_BMSK                           0x7f
#define HWIO_APCS_APC00_APC_LDO_VREF_RET_VREF_RET_SHFT                            0x0

#define HWIO_APCS_APC00_APC_LDO_ACC_SEL_ADDR                               (APCS_APC00_DCVS_APC_REG_BASE      + 0x00000030)
#define HWIO_APCS_APC00_APC_LDO_ACC_SEL_RMSK                                     0x13
#define HWIO_APCS_APC00_APC_LDO_ACC_SEL_ATTR                                      0x3
#define HWIO_APCS_APC00_APC_LDO_ACC_SEL_IN          \
        in_dword_masked(HWIO_APCS_APC00_APC_LDO_ACC_SEL_ADDR, HWIO_APCS_APC00_APC_LDO_ACC_SEL_RMSK)
#define HWIO_APCS_APC00_APC_LDO_ACC_SEL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC00_APC_LDO_ACC_SEL_ADDR, m)
#define HWIO_APCS_APC00_APC_LDO_ACC_SEL_OUT(v)      \
        out_dword(HWIO_APCS_APC00_APC_LDO_ACC_SEL_ADDR,v)
#define HWIO_APCS_APC00_APC_LDO_ACC_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC00_APC_LDO_ACC_SEL_ADDR,m,v,HWIO_APCS_APC00_APC_LDO_ACC_SEL_IN)
#define HWIO_APCS_APC00_APC_LDO_ACC_SEL_PERF_MUX_SEL_BMSK                        0x10
#define HWIO_APCS_APC00_APC_LDO_ACC_SEL_PERF_MUX_SEL_SHFT                         0x4
#define HWIO_APCS_APC00_APC_LDO_ACC_SEL_L2_MODE_BMSK                              0x2
#define HWIO_APCS_APC00_APC_LDO_ACC_SEL_L2_MODE_SHFT                              0x1
#define HWIO_APCS_APC00_APC_LDO_ACC_SEL_CPU_MODE_BMSK                             0x1
#define HWIO_APCS_APC00_APC_LDO_ACC_SEL_CPU_MODE_SHFT                             0x0

#define HWIO_APCS_APC00_APC_PGS_RET_DIS_ADDR                               (APCS_APC00_DCVS_APC_REG_BASE      + 0x00000034)
#define HWIO_APCS_APC00_APC_PGS_RET_DIS_RMSK                                      0x7
#define HWIO_APCS_APC00_APC_PGS_RET_DIS_ATTR                                      0x3
#define HWIO_APCS_APC00_APC_PGS_RET_DIS_IN          \
        in_dword_masked(HWIO_APCS_APC00_APC_PGS_RET_DIS_ADDR, HWIO_APCS_APC00_APC_PGS_RET_DIS_RMSK)
#define HWIO_APCS_APC00_APC_PGS_RET_DIS_INM(m)      \
        in_dword_masked(HWIO_APCS_APC00_APC_PGS_RET_DIS_ADDR, m)
#define HWIO_APCS_APC00_APC_PGS_RET_DIS_OUT(v)      \
        out_dword(HWIO_APCS_APC00_APC_PGS_RET_DIS_ADDR,v)
#define HWIO_APCS_APC00_APC_PGS_RET_DIS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC00_APC_PGS_RET_DIS_ADDR,m,v,HWIO_APCS_APC00_APC_PGS_RET_DIS_IN)
#define HWIO_APCS_APC00_APC_PGS_RET_DIS_L2_PGS_RET_SLP_DIS_BMSK                   0x4
#define HWIO_APCS_APC00_APC_PGS_RET_DIS_L2_PGS_RET_SLP_DIS_SHFT                   0x2
#define HWIO_APCS_APC00_APC_PGS_RET_DIS_CPU1_PGS_RET_SLP_DIS_BMSK                 0x2
#define HWIO_APCS_APC00_APC_PGS_RET_DIS_CPU1_PGS_RET_SLP_DIS_SHFT                 0x1
#define HWIO_APCS_APC00_APC_PGS_RET_DIS_CPU0_PGS_RET_SLP_DIS_BMSK                 0x1
#define HWIO_APCS_APC00_APC_PGS_RET_DIS_CPU0_PGS_RET_SLP_DIS_SHFT                 0x0

#define HWIO_APCS_APC00_APC_MAS_RET_DIS_ADDR                               (APCS_APC00_DCVS_APC_REG_BASE      + 0x00000038)
#define HWIO_APCS_APC00_APC_MAS_RET_DIS_RMSK                                      0x7
#define HWIO_APCS_APC00_APC_MAS_RET_DIS_ATTR                                      0x3
#define HWIO_APCS_APC00_APC_MAS_RET_DIS_IN          \
        in_dword_masked(HWIO_APCS_APC00_APC_MAS_RET_DIS_ADDR, HWIO_APCS_APC00_APC_MAS_RET_DIS_RMSK)
#define HWIO_APCS_APC00_APC_MAS_RET_DIS_INM(m)      \
        in_dword_masked(HWIO_APCS_APC00_APC_MAS_RET_DIS_ADDR, m)
#define HWIO_APCS_APC00_APC_MAS_RET_DIS_OUT(v)      \
        out_dword(HWIO_APCS_APC00_APC_MAS_RET_DIS_ADDR,v)
#define HWIO_APCS_APC00_APC_MAS_RET_DIS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC00_APC_MAS_RET_DIS_ADDR,m,v,HWIO_APCS_APC00_APC_MAS_RET_DIS_IN)
#define HWIO_APCS_APC00_APC_MAS_RET_DIS_L2_MAS_RET_SLP_DIS_BMSK                   0x4
#define HWIO_APCS_APC00_APC_MAS_RET_DIS_L2_MAS_RET_SLP_DIS_SHFT                   0x2
#define HWIO_APCS_APC00_APC_MAS_RET_DIS_CPU1_MAS_RET_SLP_DIS_BMSK                 0x2
#define HWIO_APCS_APC00_APC_MAS_RET_DIS_CPU1_MAS_RET_SLP_DIS_SHFT                 0x1
#define HWIO_APCS_APC00_APC_MAS_RET_DIS_CPU0_MAS_RET_SLP_DIS_BMSK                 0x1
#define HWIO_APCS_APC00_APC_MAS_RET_DIS_CPU0_MAS_RET_SLP_DIS_SHFT                 0x0

/*----------------------------------------------------------------------------
 * MODULE: APCS_APC01_DCVS_APC
 *--------------------------------------------------------------------------*/

#define APCS_APC01_DCVS_APC_REG_BASE                                       (HMSS_PERIPH_BASE      + 0x00244e00)

#define HWIO_APCS_APC01_DCVS_CTL_ADDR                                      (APCS_APC01_DCVS_APC_REG_BASE      + 0x00000000)
#define HWIO_APCS_APC01_DCVS_CTL_RMSK                                      0x80030001
#define HWIO_APCS_APC01_DCVS_CTL_ATTR                                             0x3
#define HWIO_APCS_APC01_DCVS_CTL_IN          \
        in_dword_masked(HWIO_APCS_APC01_DCVS_CTL_ADDR, HWIO_APCS_APC01_DCVS_CTL_RMSK)
#define HWIO_APCS_APC01_DCVS_CTL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC01_DCVS_CTL_ADDR, m)
#define HWIO_APCS_APC01_DCVS_CTL_OUT(v)      \
        out_dword(HWIO_APCS_APC01_DCVS_CTL_ADDR,v)
#define HWIO_APCS_APC01_DCVS_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC01_DCVS_CTL_ADDR,m,v,HWIO_APCS_APC01_DCVS_CTL_IN)
#define HWIO_APCS_APC01_DCVS_CTL_BUSY_BMSK                                 0x80000000
#define HWIO_APCS_APC01_DCVS_CTL_BUSY_SHFT                                       0x1f
#define HWIO_APCS_APC01_DCVS_CTL_IRQ_EN_BMSK                                  0x20000
#define HWIO_APCS_APC01_DCVS_CTL_IRQ_EN_SHFT                                     0x11
#define HWIO_APCS_APC01_DCVS_CTL_CSM_EN_BMSK                                  0x10000
#define HWIO_APCS_APC01_DCVS_CTL_CSM_EN_SHFT                                     0x10
#define HWIO_APCS_APC01_DCVS_CTL_REQ_BMSK                                         0x1
#define HWIO_APCS_APC01_DCVS_CTL_REQ_SHFT                                         0x0

#define HWIO_APCS_APC01_DCVS_CEIL_VLVL_ADDR                                (APCS_APC01_DCVS_APC_REG_BASE      + 0x00000004)
#define HWIO_APCS_APC01_DCVS_CEIL_VLVL_RMSK                                      0xff
#define HWIO_APCS_APC01_DCVS_CEIL_VLVL_ATTR                                       0x3
#define HWIO_APCS_APC01_DCVS_CEIL_VLVL_IN          \
        in_dword_masked(HWIO_APCS_APC01_DCVS_CEIL_VLVL_ADDR, HWIO_APCS_APC01_DCVS_CEIL_VLVL_RMSK)
#define HWIO_APCS_APC01_DCVS_CEIL_VLVL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC01_DCVS_CEIL_VLVL_ADDR, m)
#define HWIO_APCS_APC01_DCVS_CEIL_VLVL_OUT(v)      \
        out_dword(HWIO_APCS_APC01_DCVS_CEIL_VLVL_ADDR,v)
#define HWIO_APCS_APC01_DCVS_CEIL_VLVL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC01_DCVS_CEIL_VLVL_ADDR,m,v,HWIO_APCS_APC01_DCVS_CEIL_VLVL_IN)
#define HWIO_APCS_APC01_DCVS_CEIL_VLVL_CEILING_VLVL_BMSK                         0xff
#define HWIO_APCS_APC01_DCVS_CEIL_VLVL_CEILING_VLVL_SHFT                          0x0

#define HWIO_APCS_APC01_DCVS_FLOOR_VLVL_ADDR                               (APCS_APC01_DCVS_APC_REG_BASE      + 0x00000008)
#define HWIO_APCS_APC01_DCVS_FLOOR_VLVL_RMSK                                     0xff
#define HWIO_APCS_APC01_DCVS_FLOOR_VLVL_ATTR                                      0x3
#define HWIO_APCS_APC01_DCVS_FLOOR_VLVL_IN          \
        in_dword_masked(HWIO_APCS_APC01_DCVS_FLOOR_VLVL_ADDR, HWIO_APCS_APC01_DCVS_FLOOR_VLVL_RMSK)
#define HWIO_APCS_APC01_DCVS_FLOOR_VLVL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC01_DCVS_FLOOR_VLVL_ADDR, m)
#define HWIO_APCS_APC01_DCVS_FLOOR_VLVL_OUT(v)      \
        out_dword(HWIO_APCS_APC01_DCVS_FLOOR_VLVL_ADDR,v)
#define HWIO_APCS_APC01_DCVS_FLOOR_VLVL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC01_DCVS_FLOOR_VLVL_ADDR,m,v,HWIO_APCS_APC01_DCVS_FLOOR_VLVL_IN)
#define HWIO_APCS_APC01_DCVS_FLOOR_VLVL_FLOOR_VLVL_BMSK                          0xff
#define HWIO_APCS_APC01_DCVS_FLOOR_VLVL_FLOOR_VLVL_SHFT                           0x0

#define HWIO_APCS_APC01_DCVS_SAFE_LVAL_ADDR                                (APCS_APC01_DCVS_APC_REG_BASE      + 0x0000000c)
#define HWIO_APCS_APC01_DCVS_SAFE_LVAL_RMSK                                      0xff
#define HWIO_APCS_APC01_DCVS_SAFE_LVAL_ATTR                                       0x3
#define HWIO_APCS_APC01_DCVS_SAFE_LVAL_IN          \
        in_dword_masked(HWIO_APCS_APC01_DCVS_SAFE_LVAL_ADDR, HWIO_APCS_APC01_DCVS_SAFE_LVAL_RMSK)
#define HWIO_APCS_APC01_DCVS_SAFE_LVAL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC01_DCVS_SAFE_LVAL_ADDR, m)
#define HWIO_APCS_APC01_DCVS_SAFE_LVAL_OUT(v)      \
        out_dword(HWIO_APCS_APC01_DCVS_SAFE_LVAL_ADDR,v)
#define HWIO_APCS_APC01_DCVS_SAFE_LVAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC01_DCVS_SAFE_LVAL_ADDR,m,v,HWIO_APCS_APC01_DCVS_SAFE_LVAL_IN)
#define HWIO_APCS_APC01_DCVS_SAFE_LVAL_SAFE_LVAL_BMSK                            0xff
#define HWIO_APCS_APC01_DCVS_SAFE_LVAL_SAFE_LVAL_SHFT                             0x0

#define HWIO_APCS_APC01_DCVS_VOTE_CTL_ADDR                                 (APCS_APC01_DCVS_APC_REG_BASE      + 0x00000010)
#define HWIO_APCS_APC01_DCVS_VOTE_CTL_RMSK                                 0xffff0073
#define HWIO_APCS_APC01_DCVS_VOTE_CTL_ATTR                                        0x3
#define HWIO_APCS_APC01_DCVS_VOTE_CTL_IN          \
        in_dword_masked(HWIO_APCS_APC01_DCVS_VOTE_CTL_ADDR, HWIO_APCS_APC01_DCVS_VOTE_CTL_RMSK)
#define HWIO_APCS_APC01_DCVS_VOTE_CTL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC01_DCVS_VOTE_CTL_ADDR, m)
#define HWIO_APCS_APC01_DCVS_VOTE_CTL_OUT(v)      \
        out_dword(HWIO_APCS_APC01_DCVS_VOTE_CTL_ADDR,v)
#define HWIO_APCS_APC01_DCVS_VOTE_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC01_DCVS_VOTE_CTL_ADDR,m,v,HWIO_APCS_APC01_DCVS_VOTE_CTL_IN)
#define HWIO_APCS_APC01_DCVS_VOTE_CTL_HYST_DLY_BMSK                        0xffff0000
#define HWIO_APCS_APC01_DCVS_VOTE_CTL_HYST_DLY_SHFT                              0x10
#define HWIO_APCS_APC01_DCVS_VOTE_CTL_PWR_STATE_THRESHOLD_BMSK                   0x70
#define HWIO_APCS_APC01_DCVS_VOTE_CTL_PWR_STATE_THRESHOLD_SHFT                    0x4
#define HWIO_APCS_APC01_DCVS_VOTE_CTL_SW_VOTE_VAL_BMSK                            0x2
#define HWIO_APCS_APC01_DCVS_VOTE_CTL_SW_VOTE_VAL_SHFT                            0x1
#define HWIO_APCS_APC01_DCVS_VOTE_CTL_VOTE_EN_BMSK                                0x1
#define HWIO_APCS_APC01_DCVS_VOTE_CTL_VOTE_EN_SHFT                                0x0

#define HWIO_APCS_APC01_APC_PWR_GATE_MODE_ADDR                             (APCS_APC01_DCVS_APC_REG_BASE      + 0x00000020)
#define HWIO_APCS_APC01_APC_PWR_GATE_MODE_RMSK                                    0x1
#define HWIO_APCS_APC01_APC_PWR_GATE_MODE_ATTR                                    0x3
#define HWIO_APCS_APC01_APC_PWR_GATE_MODE_IN          \
        in_dword_masked(HWIO_APCS_APC01_APC_PWR_GATE_MODE_ADDR, HWIO_APCS_APC01_APC_PWR_GATE_MODE_RMSK)
#define HWIO_APCS_APC01_APC_PWR_GATE_MODE_INM(m)      \
        in_dword_masked(HWIO_APCS_APC01_APC_PWR_GATE_MODE_ADDR, m)
#define HWIO_APCS_APC01_APC_PWR_GATE_MODE_OUT(v)      \
        out_dword(HWIO_APCS_APC01_APC_PWR_GATE_MODE_ADDR,v)
#define HWIO_APCS_APC01_APC_PWR_GATE_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC01_APC_PWR_GATE_MODE_ADDR,m,v,HWIO_APCS_APC01_APC_PWR_GATE_MODE_IN)
#define HWIO_APCS_APC01_APC_PWR_GATE_MODE_MODE_BMSK                               0x1
#define HWIO_APCS_APC01_APC_PWR_GATE_MODE_MODE_SHFT                               0x0

#define HWIO_APCS_APC01_APC_LDO_VREF_FUNC_ADDR                             (APCS_APC01_DCVS_APC_REG_BASE      + 0x00000024)
#define HWIO_APCS_APC01_APC_LDO_VREF_FUNC_RMSK                                   0x7f
#define HWIO_APCS_APC01_APC_LDO_VREF_FUNC_ATTR                                    0x3
#define HWIO_APCS_APC01_APC_LDO_VREF_FUNC_IN          \
        in_dword_masked(HWIO_APCS_APC01_APC_LDO_VREF_FUNC_ADDR, HWIO_APCS_APC01_APC_LDO_VREF_FUNC_RMSK)
#define HWIO_APCS_APC01_APC_LDO_VREF_FUNC_INM(m)      \
        in_dword_masked(HWIO_APCS_APC01_APC_LDO_VREF_FUNC_ADDR, m)
#define HWIO_APCS_APC01_APC_LDO_VREF_FUNC_OUT(v)      \
        out_dword(HWIO_APCS_APC01_APC_LDO_VREF_FUNC_ADDR,v)
#define HWIO_APCS_APC01_APC_LDO_VREF_FUNC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC01_APC_LDO_VREF_FUNC_ADDR,m,v,HWIO_APCS_APC01_APC_LDO_VREF_FUNC_IN)
#define HWIO_APCS_APC01_APC_LDO_VREF_FUNC_VREF_LDO_BMSK                          0x7f
#define HWIO_APCS_APC01_APC_LDO_VREF_FUNC_VREF_LDO_SHFT                           0x0

#define HWIO_APCS_APC01_APC_LDO_VREF_RET_ADDR                              (APCS_APC01_DCVS_APC_REG_BASE      + 0x00000028)
#define HWIO_APCS_APC01_APC_LDO_VREF_RET_RMSK                                    0x7f
#define HWIO_APCS_APC01_APC_LDO_VREF_RET_ATTR                                     0x3
#define HWIO_APCS_APC01_APC_LDO_VREF_RET_IN          \
        in_dword_masked(HWIO_APCS_APC01_APC_LDO_VREF_RET_ADDR, HWIO_APCS_APC01_APC_LDO_VREF_RET_RMSK)
#define HWIO_APCS_APC01_APC_LDO_VREF_RET_INM(m)      \
        in_dword_masked(HWIO_APCS_APC01_APC_LDO_VREF_RET_ADDR, m)
#define HWIO_APCS_APC01_APC_LDO_VREF_RET_OUT(v)      \
        out_dword(HWIO_APCS_APC01_APC_LDO_VREF_RET_ADDR,v)
#define HWIO_APCS_APC01_APC_LDO_VREF_RET_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC01_APC_LDO_VREF_RET_ADDR,m,v,HWIO_APCS_APC01_APC_LDO_VREF_RET_IN)
#define HWIO_APCS_APC01_APC_LDO_VREF_RET_VREF_RET_BMSK                           0x7f
#define HWIO_APCS_APC01_APC_LDO_VREF_RET_VREF_RET_SHFT                            0x0

#define HWIO_APCS_APC01_APC_LDO_ACC_SEL_ADDR                               (APCS_APC01_DCVS_APC_REG_BASE      + 0x00000030)
#define HWIO_APCS_APC01_APC_LDO_ACC_SEL_RMSK                                     0x13
#define HWIO_APCS_APC01_APC_LDO_ACC_SEL_ATTR                                      0x3
#define HWIO_APCS_APC01_APC_LDO_ACC_SEL_IN          \
        in_dword_masked(HWIO_APCS_APC01_APC_LDO_ACC_SEL_ADDR, HWIO_APCS_APC01_APC_LDO_ACC_SEL_RMSK)
#define HWIO_APCS_APC01_APC_LDO_ACC_SEL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC01_APC_LDO_ACC_SEL_ADDR, m)
#define HWIO_APCS_APC01_APC_LDO_ACC_SEL_OUT(v)      \
        out_dword(HWIO_APCS_APC01_APC_LDO_ACC_SEL_ADDR,v)
#define HWIO_APCS_APC01_APC_LDO_ACC_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC01_APC_LDO_ACC_SEL_ADDR,m,v,HWIO_APCS_APC01_APC_LDO_ACC_SEL_IN)
#define HWIO_APCS_APC01_APC_LDO_ACC_SEL_PERF_MUX_SEL_BMSK                        0x10
#define HWIO_APCS_APC01_APC_LDO_ACC_SEL_PERF_MUX_SEL_SHFT                         0x4
#define HWIO_APCS_APC01_APC_LDO_ACC_SEL_L2_MODE_BMSK                              0x2
#define HWIO_APCS_APC01_APC_LDO_ACC_SEL_L2_MODE_SHFT                              0x1
#define HWIO_APCS_APC01_APC_LDO_ACC_SEL_CPU_MODE_BMSK                             0x1
#define HWIO_APCS_APC01_APC_LDO_ACC_SEL_CPU_MODE_SHFT                             0x0

#define HWIO_APCS_APC01_APC_PGS_RET_DIS_ADDR                               (APCS_APC01_DCVS_APC_REG_BASE      + 0x00000034)
#define HWIO_APCS_APC01_APC_PGS_RET_DIS_RMSK                                      0x7
#define HWIO_APCS_APC01_APC_PGS_RET_DIS_ATTR                                      0x3
#define HWIO_APCS_APC01_APC_PGS_RET_DIS_IN          \
        in_dword_masked(HWIO_APCS_APC01_APC_PGS_RET_DIS_ADDR, HWIO_APCS_APC01_APC_PGS_RET_DIS_RMSK)
#define HWIO_APCS_APC01_APC_PGS_RET_DIS_INM(m)      \
        in_dword_masked(HWIO_APCS_APC01_APC_PGS_RET_DIS_ADDR, m)
#define HWIO_APCS_APC01_APC_PGS_RET_DIS_OUT(v)      \
        out_dword(HWIO_APCS_APC01_APC_PGS_RET_DIS_ADDR,v)
#define HWIO_APCS_APC01_APC_PGS_RET_DIS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC01_APC_PGS_RET_DIS_ADDR,m,v,HWIO_APCS_APC01_APC_PGS_RET_DIS_IN)
#define HWIO_APCS_APC01_APC_PGS_RET_DIS_L2_PGS_RET_SLP_DIS_BMSK                   0x4
#define HWIO_APCS_APC01_APC_PGS_RET_DIS_L2_PGS_RET_SLP_DIS_SHFT                   0x2
#define HWIO_APCS_APC01_APC_PGS_RET_DIS_CPU1_PGS_RET_SLP_DIS_BMSK                 0x2
#define HWIO_APCS_APC01_APC_PGS_RET_DIS_CPU1_PGS_RET_SLP_DIS_SHFT                 0x1
#define HWIO_APCS_APC01_APC_PGS_RET_DIS_CPU0_PGS_RET_SLP_DIS_BMSK                 0x1
#define HWIO_APCS_APC01_APC_PGS_RET_DIS_CPU0_PGS_RET_SLP_DIS_SHFT                 0x0

#define HWIO_APCS_APC01_APC_MAS_RET_DIS_ADDR                               (APCS_APC01_DCVS_APC_REG_BASE      + 0x00000038)
#define HWIO_APCS_APC01_APC_MAS_RET_DIS_RMSK                                      0x7
#define HWIO_APCS_APC01_APC_MAS_RET_DIS_ATTR                                      0x3
#define HWIO_APCS_APC01_APC_MAS_RET_DIS_IN          \
        in_dword_masked(HWIO_APCS_APC01_APC_MAS_RET_DIS_ADDR, HWIO_APCS_APC01_APC_MAS_RET_DIS_RMSK)
#define HWIO_APCS_APC01_APC_MAS_RET_DIS_INM(m)      \
        in_dword_masked(HWIO_APCS_APC01_APC_MAS_RET_DIS_ADDR, m)
#define HWIO_APCS_APC01_APC_MAS_RET_DIS_OUT(v)      \
        out_dword(HWIO_APCS_APC01_APC_MAS_RET_DIS_ADDR,v)
#define HWIO_APCS_APC01_APC_MAS_RET_DIS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC01_APC_MAS_RET_DIS_ADDR,m,v,HWIO_APCS_APC01_APC_MAS_RET_DIS_IN)
#define HWIO_APCS_APC01_APC_MAS_RET_DIS_L2_MAS_RET_SLP_DIS_BMSK                   0x4
#define HWIO_APCS_APC01_APC_MAS_RET_DIS_L2_MAS_RET_SLP_DIS_SHFT                   0x2
#define HWIO_APCS_APC01_APC_MAS_RET_DIS_CPU1_MAS_RET_SLP_DIS_BMSK                 0x2
#define HWIO_APCS_APC01_APC_MAS_RET_DIS_CPU1_MAS_RET_SLP_DIS_SHFT                 0x1
#define HWIO_APCS_APC01_APC_MAS_RET_DIS_CPU0_MAS_RET_SLP_DIS_BMSK                 0x1
#define HWIO_APCS_APC01_APC_MAS_RET_DIS_CPU0_MAS_RET_SLP_DIS_SHFT                 0x0

/*----------------------------------------------------------------------------
 * MODULE: APCS_APC02_DCVS_APC
 *--------------------------------------------------------------------------*/

#define APCS_APC02_DCVS_APC_REG_BASE                                       (HMSS_PERIPH_BASE      + 0x00245600)

#define HWIO_APCS_APC02_DCVS_CTL_ADDR                                      (APCS_APC02_DCVS_APC_REG_BASE      + 0x00000000)
#define HWIO_APCS_APC02_DCVS_CTL_RMSK                                      0x80030001
#define HWIO_APCS_APC02_DCVS_CTL_ATTR                                             0x3
#define HWIO_APCS_APC02_DCVS_CTL_IN          \
        in_dword_masked(HWIO_APCS_APC02_DCVS_CTL_ADDR, HWIO_APCS_APC02_DCVS_CTL_RMSK)
#define HWIO_APCS_APC02_DCVS_CTL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC02_DCVS_CTL_ADDR, m)
#define HWIO_APCS_APC02_DCVS_CTL_OUT(v)      \
        out_dword(HWIO_APCS_APC02_DCVS_CTL_ADDR,v)
#define HWIO_APCS_APC02_DCVS_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC02_DCVS_CTL_ADDR,m,v,HWIO_APCS_APC02_DCVS_CTL_IN)
#define HWIO_APCS_APC02_DCVS_CTL_BUSY_BMSK                                 0x80000000
#define HWIO_APCS_APC02_DCVS_CTL_BUSY_SHFT                                       0x1f
#define HWIO_APCS_APC02_DCVS_CTL_IRQ_EN_BMSK                                  0x20000
#define HWIO_APCS_APC02_DCVS_CTL_IRQ_EN_SHFT                                     0x11
#define HWIO_APCS_APC02_DCVS_CTL_CSM_EN_BMSK                                  0x10000
#define HWIO_APCS_APC02_DCVS_CTL_CSM_EN_SHFT                                     0x10
#define HWIO_APCS_APC02_DCVS_CTL_REQ_BMSK                                         0x1
#define HWIO_APCS_APC02_DCVS_CTL_REQ_SHFT                                         0x0

#define HWIO_APCS_APC02_DCVS_CEIL_VLVL_ADDR                                (APCS_APC02_DCVS_APC_REG_BASE      + 0x00000004)
#define HWIO_APCS_APC02_DCVS_CEIL_VLVL_RMSK                                      0xff
#define HWIO_APCS_APC02_DCVS_CEIL_VLVL_ATTR                                       0x3
#define HWIO_APCS_APC02_DCVS_CEIL_VLVL_IN          \
        in_dword_masked(HWIO_APCS_APC02_DCVS_CEIL_VLVL_ADDR, HWIO_APCS_APC02_DCVS_CEIL_VLVL_RMSK)
#define HWIO_APCS_APC02_DCVS_CEIL_VLVL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC02_DCVS_CEIL_VLVL_ADDR, m)
#define HWIO_APCS_APC02_DCVS_CEIL_VLVL_OUT(v)      \
        out_dword(HWIO_APCS_APC02_DCVS_CEIL_VLVL_ADDR,v)
#define HWIO_APCS_APC02_DCVS_CEIL_VLVL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC02_DCVS_CEIL_VLVL_ADDR,m,v,HWIO_APCS_APC02_DCVS_CEIL_VLVL_IN)
#define HWIO_APCS_APC02_DCVS_CEIL_VLVL_CEILING_VLVL_BMSK                         0xff
#define HWIO_APCS_APC02_DCVS_CEIL_VLVL_CEILING_VLVL_SHFT                          0x0

#define HWIO_APCS_APC02_DCVS_FLOOR_VLVL_ADDR                               (APCS_APC02_DCVS_APC_REG_BASE      + 0x00000008)
#define HWIO_APCS_APC02_DCVS_FLOOR_VLVL_RMSK                                     0xff
#define HWIO_APCS_APC02_DCVS_FLOOR_VLVL_ATTR                                      0x3
#define HWIO_APCS_APC02_DCVS_FLOOR_VLVL_IN          \
        in_dword_masked(HWIO_APCS_APC02_DCVS_FLOOR_VLVL_ADDR, HWIO_APCS_APC02_DCVS_FLOOR_VLVL_RMSK)
#define HWIO_APCS_APC02_DCVS_FLOOR_VLVL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC02_DCVS_FLOOR_VLVL_ADDR, m)
#define HWIO_APCS_APC02_DCVS_FLOOR_VLVL_OUT(v)      \
        out_dword(HWIO_APCS_APC02_DCVS_FLOOR_VLVL_ADDR,v)
#define HWIO_APCS_APC02_DCVS_FLOOR_VLVL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC02_DCVS_FLOOR_VLVL_ADDR,m,v,HWIO_APCS_APC02_DCVS_FLOOR_VLVL_IN)
#define HWIO_APCS_APC02_DCVS_FLOOR_VLVL_FLOOR_VLVL_BMSK                          0xff
#define HWIO_APCS_APC02_DCVS_FLOOR_VLVL_FLOOR_VLVL_SHFT                           0x0

#define HWIO_APCS_APC02_DCVS_SAFE_LVAL_ADDR                                (APCS_APC02_DCVS_APC_REG_BASE      + 0x0000000c)
#define HWIO_APCS_APC02_DCVS_SAFE_LVAL_RMSK                                      0xff
#define HWIO_APCS_APC02_DCVS_SAFE_LVAL_ATTR                                       0x3
#define HWIO_APCS_APC02_DCVS_SAFE_LVAL_IN          \
        in_dword_masked(HWIO_APCS_APC02_DCVS_SAFE_LVAL_ADDR, HWIO_APCS_APC02_DCVS_SAFE_LVAL_RMSK)
#define HWIO_APCS_APC02_DCVS_SAFE_LVAL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC02_DCVS_SAFE_LVAL_ADDR, m)
#define HWIO_APCS_APC02_DCVS_SAFE_LVAL_OUT(v)      \
        out_dword(HWIO_APCS_APC02_DCVS_SAFE_LVAL_ADDR,v)
#define HWIO_APCS_APC02_DCVS_SAFE_LVAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC02_DCVS_SAFE_LVAL_ADDR,m,v,HWIO_APCS_APC02_DCVS_SAFE_LVAL_IN)
#define HWIO_APCS_APC02_DCVS_SAFE_LVAL_SAFE_LVAL_BMSK                            0xff
#define HWIO_APCS_APC02_DCVS_SAFE_LVAL_SAFE_LVAL_SHFT                             0x0

#define HWIO_APCS_APC02_DCVS_VOTE_CTL_ADDR                                 (APCS_APC02_DCVS_APC_REG_BASE      + 0x00000010)
#define HWIO_APCS_APC02_DCVS_VOTE_CTL_RMSK                                 0xffff0073
#define HWIO_APCS_APC02_DCVS_VOTE_CTL_ATTR                                        0x3
#define HWIO_APCS_APC02_DCVS_VOTE_CTL_IN          \
        in_dword_masked(HWIO_APCS_APC02_DCVS_VOTE_CTL_ADDR, HWIO_APCS_APC02_DCVS_VOTE_CTL_RMSK)
#define HWIO_APCS_APC02_DCVS_VOTE_CTL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC02_DCVS_VOTE_CTL_ADDR, m)
#define HWIO_APCS_APC02_DCVS_VOTE_CTL_OUT(v)      \
        out_dword(HWIO_APCS_APC02_DCVS_VOTE_CTL_ADDR,v)
#define HWIO_APCS_APC02_DCVS_VOTE_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC02_DCVS_VOTE_CTL_ADDR,m,v,HWIO_APCS_APC02_DCVS_VOTE_CTL_IN)
#define HWIO_APCS_APC02_DCVS_VOTE_CTL_HYST_DLY_BMSK                        0xffff0000
#define HWIO_APCS_APC02_DCVS_VOTE_CTL_HYST_DLY_SHFT                              0x10
#define HWIO_APCS_APC02_DCVS_VOTE_CTL_PWR_STATE_THRESHOLD_BMSK                   0x70
#define HWIO_APCS_APC02_DCVS_VOTE_CTL_PWR_STATE_THRESHOLD_SHFT                    0x4
#define HWIO_APCS_APC02_DCVS_VOTE_CTL_SW_VOTE_VAL_BMSK                            0x2
#define HWIO_APCS_APC02_DCVS_VOTE_CTL_SW_VOTE_VAL_SHFT                            0x1
#define HWIO_APCS_APC02_DCVS_VOTE_CTL_VOTE_EN_BMSK                                0x1
#define HWIO_APCS_APC02_DCVS_VOTE_CTL_VOTE_EN_SHFT                                0x0

#define HWIO_APCS_APC02_APC_PWR_GATE_MODE_ADDR                             (APCS_APC02_DCVS_APC_REG_BASE      + 0x00000020)
#define HWIO_APCS_APC02_APC_PWR_GATE_MODE_RMSK                                    0x1
#define HWIO_APCS_APC02_APC_PWR_GATE_MODE_ATTR                                    0x3
#define HWIO_APCS_APC02_APC_PWR_GATE_MODE_IN          \
        in_dword_masked(HWIO_APCS_APC02_APC_PWR_GATE_MODE_ADDR, HWIO_APCS_APC02_APC_PWR_GATE_MODE_RMSK)
#define HWIO_APCS_APC02_APC_PWR_GATE_MODE_INM(m)      \
        in_dword_masked(HWIO_APCS_APC02_APC_PWR_GATE_MODE_ADDR, m)
#define HWIO_APCS_APC02_APC_PWR_GATE_MODE_OUT(v)      \
        out_dword(HWIO_APCS_APC02_APC_PWR_GATE_MODE_ADDR,v)
#define HWIO_APCS_APC02_APC_PWR_GATE_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC02_APC_PWR_GATE_MODE_ADDR,m,v,HWIO_APCS_APC02_APC_PWR_GATE_MODE_IN)
#define HWIO_APCS_APC02_APC_PWR_GATE_MODE_MODE_BMSK                               0x1
#define HWIO_APCS_APC02_APC_PWR_GATE_MODE_MODE_SHFT                               0x0

#define HWIO_APCS_APC02_APC_LDO_VREF_FUNC_ADDR                             (APCS_APC02_DCVS_APC_REG_BASE      + 0x00000024)
#define HWIO_APCS_APC02_APC_LDO_VREF_FUNC_RMSK                                   0x7f
#define HWIO_APCS_APC02_APC_LDO_VREF_FUNC_ATTR                                    0x3
#define HWIO_APCS_APC02_APC_LDO_VREF_FUNC_IN          \
        in_dword_masked(HWIO_APCS_APC02_APC_LDO_VREF_FUNC_ADDR, HWIO_APCS_APC02_APC_LDO_VREF_FUNC_RMSK)
#define HWIO_APCS_APC02_APC_LDO_VREF_FUNC_INM(m)      \
        in_dword_masked(HWIO_APCS_APC02_APC_LDO_VREF_FUNC_ADDR, m)
#define HWIO_APCS_APC02_APC_LDO_VREF_FUNC_OUT(v)      \
        out_dword(HWIO_APCS_APC02_APC_LDO_VREF_FUNC_ADDR,v)
#define HWIO_APCS_APC02_APC_LDO_VREF_FUNC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC02_APC_LDO_VREF_FUNC_ADDR,m,v,HWIO_APCS_APC02_APC_LDO_VREF_FUNC_IN)
#define HWIO_APCS_APC02_APC_LDO_VREF_FUNC_VREF_LDO_BMSK                          0x7f
#define HWIO_APCS_APC02_APC_LDO_VREF_FUNC_VREF_LDO_SHFT                           0x0

#define HWIO_APCS_APC02_APC_LDO_VREF_RET_ADDR                              (APCS_APC02_DCVS_APC_REG_BASE      + 0x00000028)
#define HWIO_APCS_APC02_APC_LDO_VREF_RET_RMSK                                    0x7f
#define HWIO_APCS_APC02_APC_LDO_VREF_RET_ATTR                                     0x3
#define HWIO_APCS_APC02_APC_LDO_VREF_RET_IN          \
        in_dword_masked(HWIO_APCS_APC02_APC_LDO_VREF_RET_ADDR, HWIO_APCS_APC02_APC_LDO_VREF_RET_RMSK)
#define HWIO_APCS_APC02_APC_LDO_VREF_RET_INM(m)      \
        in_dword_masked(HWIO_APCS_APC02_APC_LDO_VREF_RET_ADDR, m)
#define HWIO_APCS_APC02_APC_LDO_VREF_RET_OUT(v)      \
        out_dword(HWIO_APCS_APC02_APC_LDO_VREF_RET_ADDR,v)
#define HWIO_APCS_APC02_APC_LDO_VREF_RET_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC02_APC_LDO_VREF_RET_ADDR,m,v,HWIO_APCS_APC02_APC_LDO_VREF_RET_IN)
#define HWIO_APCS_APC02_APC_LDO_VREF_RET_VREF_RET_BMSK                           0x7f
#define HWIO_APCS_APC02_APC_LDO_VREF_RET_VREF_RET_SHFT                            0x0

#define HWIO_APCS_APC02_APC_LDO_ACC_SEL_ADDR                               (APCS_APC02_DCVS_APC_REG_BASE      + 0x00000030)
#define HWIO_APCS_APC02_APC_LDO_ACC_SEL_RMSK                                     0x13
#define HWIO_APCS_APC02_APC_LDO_ACC_SEL_ATTR                                      0x3
#define HWIO_APCS_APC02_APC_LDO_ACC_SEL_IN          \
        in_dword_masked(HWIO_APCS_APC02_APC_LDO_ACC_SEL_ADDR, HWIO_APCS_APC02_APC_LDO_ACC_SEL_RMSK)
#define HWIO_APCS_APC02_APC_LDO_ACC_SEL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC02_APC_LDO_ACC_SEL_ADDR, m)
#define HWIO_APCS_APC02_APC_LDO_ACC_SEL_OUT(v)      \
        out_dword(HWIO_APCS_APC02_APC_LDO_ACC_SEL_ADDR,v)
#define HWIO_APCS_APC02_APC_LDO_ACC_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC02_APC_LDO_ACC_SEL_ADDR,m,v,HWIO_APCS_APC02_APC_LDO_ACC_SEL_IN)
#define HWIO_APCS_APC02_APC_LDO_ACC_SEL_PERF_MUX_SEL_BMSK                        0x10
#define HWIO_APCS_APC02_APC_LDO_ACC_SEL_PERF_MUX_SEL_SHFT                         0x4
#define HWIO_APCS_APC02_APC_LDO_ACC_SEL_L2_MODE_BMSK                              0x2
#define HWIO_APCS_APC02_APC_LDO_ACC_SEL_L2_MODE_SHFT                              0x1
#define HWIO_APCS_APC02_APC_LDO_ACC_SEL_CPU_MODE_BMSK                             0x1
#define HWIO_APCS_APC02_APC_LDO_ACC_SEL_CPU_MODE_SHFT                             0x0

#define HWIO_APCS_APC02_APC_PGS_RET_DIS_ADDR                               (APCS_APC02_DCVS_APC_REG_BASE      + 0x00000034)
#define HWIO_APCS_APC02_APC_PGS_RET_DIS_RMSK                                      0x7
#define HWIO_APCS_APC02_APC_PGS_RET_DIS_ATTR                                      0x3
#define HWIO_APCS_APC02_APC_PGS_RET_DIS_IN          \
        in_dword_masked(HWIO_APCS_APC02_APC_PGS_RET_DIS_ADDR, HWIO_APCS_APC02_APC_PGS_RET_DIS_RMSK)
#define HWIO_APCS_APC02_APC_PGS_RET_DIS_INM(m)      \
        in_dword_masked(HWIO_APCS_APC02_APC_PGS_RET_DIS_ADDR, m)
#define HWIO_APCS_APC02_APC_PGS_RET_DIS_OUT(v)      \
        out_dword(HWIO_APCS_APC02_APC_PGS_RET_DIS_ADDR,v)
#define HWIO_APCS_APC02_APC_PGS_RET_DIS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC02_APC_PGS_RET_DIS_ADDR,m,v,HWIO_APCS_APC02_APC_PGS_RET_DIS_IN)
#define HWIO_APCS_APC02_APC_PGS_RET_DIS_L2_PGS_RET_SLP_DIS_BMSK                   0x4
#define HWIO_APCS_APC02_APC_PGS_RET_DIS_L2_PGS_RET_SLP_DIS_SHFT                   0x2
#define HWIO_APCS_APC02_APC_PGS_RET_DIS_CPU1_PGS_RET_SLP_DIS_BMSK                 0x2
#define HWIO_APCS_APC02_APC_PGS_RET_DIS_CPU1_PGS_RET_SLP_DIS_SHFT                 0x1
#define HWIO_APCS_APC02_APC_PGS_RET_DIS_CPU0_PGS_RET_SLP_DIS_BMSK                 0x1
#define HWIO_APCS_APC02_APC_PGS_RET_DIS_CPU0_PGS_RET_SLP_DIS_SHFT                 0x0

#define HWIO_APCS_APC02_APC_MAS_RET_DIS_ADDR                               (APCS_APC02_DCVS_APC_REG_BASE      + 0x00000038)
#define HWIO_APCS_APC02_APC_MAS_RET_DIS_RMSK                                      0x7
#define HWIO_APCS_APC02_APC_MAS_RET_DIS_ATTR                                      0x3
#define HWIO_APCS_APC02_APC_MAS_RET_DIS_IN          \
        in_dword_masked(HWIO_APCS_APC02_APC_MAS_RET_DIS_ADDR, HWIO_APCS_APC02_APC_MAS_RET_DIS_RMSK)
#define HWIO_APCS_APC02_APC_MAS_RET_DIS_INM(m)      \
        in_dword_masked(HWIO_APCS_APC02_APC_MAS_RET_DIS_ADDR, m)
#define HWIO_APCS_APC02_APC_MAS_RET_DIS_OUT(v)      \
        out_dword(HWIO_APCS_APC02_APC_MAS_RET_DIS_ADDR,v)
#define HWIO_APCS_APC02_APC_MAS_RET_DIS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC02_APC_MAS_RET_DIS_ADDR,m,v,HWIO_APCS_APC02_APC_MAS_RET_DIS_IN)
#define HWIO_APCS_APC02_APC_MAS_RET_DIS_L2_MAS_RET_SLP_DIS_BMSK                   0x4
#define HWIO_APCS_APC02_APC_MAS_RET_DIS_L2_MAS_RET_SLP_DIS_SHFT                   0x2
#define HWIO_APCS_APC02_APC_MAS_RET_DIS_CPU1_MAS_RET_SLP_DIS_BMSK                 0x2
#define HWIO_APCS_APC02_APC_MAS_RET_DIS_CPU1_MAS_RET_SLP_DIS_SHFT                 0x1
#define HWIO_APCS_APC02_APC_MAS_RET_DIS_CPU0_MAS_RET_SLP_DIS_BMSK                 0x1
#define HWIO_APCS_APC02_APC_MAS_RET_DIS_CPU0_MAS_RET_SLP_DIS_SHFT                 0x0

/*----------------------------------------------------------------------------
 * MODULE: APCS_APC03_DCVS_APC
 *--------------------------------------------------------------------------*/

#define APCS_APC03_DCVS_APC_REG_BASE                                       (HMSS_PERIPH_BASE      + 0x0024c600)

#define HWIO_APCS_APC03_DCVS_CTL_ADDR                                      (APCS_APC03_DCVS_APC_REG_BASE      + 0x00000000)
#define HWIO_APCS_APC03_DCVS_CTL_RMSK                                      0x80030001
#define HWIO_APCS_APC03_DCVS_CTL_ATTR                                             0x3
#define HWIO_APCS_APC03_DCVS_CTL_IN          \
        in_dword_masked(HWIO_APCS_APC03_DCVS_CTL_ADDR, HWIO_APCS_APC03_DCVS_CTL_RMSK)
#define HWIO_APCS_APC03_DCVS_CTL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC03_DCVS_CTL_ADDR, m)
#define HWIO_APCS_APC03_DCVS_CTL_OUT(v)      \
        out_dword(HWIO_APCS_APC03_DCVS_CTL_ADDR,v)
#define HWIO_APCS_APC03_DCVS_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC03_DCVS_CTL_ADDR,m,v,HWIO_APCS_APC03_DCVS_CTL_IN)
#define HWIO_APCS_APC03_DCVS_CTL_BUSY_BMSK                                 0x80000000
#define HWIO_APCS_APC03_DCVS_CTL_BUSY_SHFT                                       0x1f
#define HWIO_APCS_APC03_DCVS_CTL_IRQ_EN_BMSK                                  0x20000
#define HWIO_APCS_APC03_DCVS_CTL_IRQ_EN_SHFT                                     0x11
#define HWIO_APCS_APC03_DCVS_CTL_CSM_EN_BMSK                                  0x10000
#define HWIO_APCS_APC03_DCVS_CTL_CSM_EN_SHFT                                     0x10
#define HWIO_APCS_APC03_DCVS_CTL_REQ_BMSK                                         0x1
#define HWIO_APCS_APC03_DCVS_CTL_REQ_SHFT                                         0x0

#define HWIO_APCS_APC03_DCVS_CEIL_VLVL_ADDR                                (APCS_APC03_DCVS_APC_REG_BASE      + 0x00000004)
#define HWIO_APCS_APC03_DCVS_CEIL_VLVL_RMSK                                      0xff
#define HWIO_APCS_APC03_DCVS_CEIL_VLVL_ATTR                                       0x3
#define HWIO_APCS_APC03_DCVS_CEIL_VLVL_IN          \
        in_dword_masked(HWIO_APCS_APC03_DCVS_CEIL_VLVL_ADDR, HWIO_APCS_APC03_DCVS_CEIL_VLVL_RMSK)
#define HWIO_APCS_APC03_DCVS_CEIL_VLVL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC03_DCVS_CEIL_VLVL_ADDR, m)
#define HWIO_APCS_APC03_DCVS_CEIL_VLVL_OUT(v)      \
        out_dword(HWIO_APCS_APC03_DCVS_CEIL_VLVL_ADDR,v)
#define HWIO_APCS_APC03_DCVS_CEIL_VLVL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC03_DCVS_CEIL_VLVL_ADDR,m,v,HWIO_APCS_APC03_DCVS_CEIL_VLVL_IN)
#define HWIO_APCS_APC03_DCVS_CEIL_VLVL_CEILING_VLVL_BMSK                         0xff
#define HWIO_APCS_APC03_DCVS_CEIL_VLVL_CEILING_VLVL_SHFT                          0x0

#define HWIO_APCS_APC03_DCVS_FLOOR_VLVL_ADDR                               (APCS_APC03_DCVS_APC_REG_BASE      + 0x00000008)
#define HWIO_APCS_APC03_DCVS_FLOOR_VLVL_RMSK                                     0xff
#define HWIO_APCS_APC03_DCVS_FLOOR_VLVL_ATTR                                      0x3
#define HWIO_APCS_APC03_DCVS_FLOOR_VLVL_IN          \
        in_dword_masked(HWIO_APCS_APC03_DCVS_FLOOR_VLVL_ADDR, HWIO_APCS_APC03_DCVS_FLOOR_VLVL_RMSK)
#define HWIO_APCS_APC03_DCVS_FLOOR_VLVL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC03_DCVS_FLOOR_VLVL_ADDR, m)
#define HWIO_APCS_APC03_DCVS_FLOOR_VLVL_OUT(v)      \
        out_dword(HWIO_APCS_APC03_DCVS_FLOOR_VLVL_ADDR,v)
#define HWIO_APCS_APC03_DCVS_FLOOR_VLVL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC03_DCVS_FLOOR_VLVL_ADDR,m,v,HWIO_APCS_APC03_DCVS_FLOOR_VLVL_IN)
#define HWIO_APCS_APC03_DCVS_FLOOR_VLVL_FLOOR_VLVL_BMSK                          0xff
#define HWIO_APCS_APC03_DCVS_FLOOR_VLVL_FLOOR_VLVL_SHFT                           0x0

#define HWIO_APCS_APC03_DCVS_SAFE_LVAL_ADDR                                (APCS_APC03_DCVS_APC_REG_BASE      + 0x0000000c)
#define HWIO_APCS_APC03_DCVS_SAFE_LVAL_RMSK                                      0xff
#define HWIO_APCS_APC03_DCVS_SAFE_LVAL_ATTR                                       0x3
#define HWIO_APCS_APC03_DCVS_SAFE_LVAL_IN          \
        in_dword_masked(HWIO_APCS_APC03_DCVS_SAFE_LVAL_ADDR, HWIO_APCS_APC03_DCVS_SAFE_LVAL_RMSK)
#define HWIO_APCS_APC03_DCVS_SAFE_LVAL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC03_DCVS_SAFE_LVAL_ADDR, m)
#define HWIO_APCS_APC03_DCVS_SAFE_LVAL_OUT(v)      \
        out_dword(HWIO_APCS_APC03_DCVS_SAFE_LVAL_ADDR,v)
#define HWIO_APCS_APC03_DCVS_SAFE_LVAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC03_DCVS_SAFE_LVAL_ADDR,m,v,HWIO_APCS_APC03_DCVS_SAFE_LVAL_IN)
#define HWIO_APCS_APC03_DCVS_SAFE_LVAL_SAFE_LVAL_BMSK                            0xff
#define HWIO_APCS_APC03_DCVS_SAFE_LVAL_SAFE_LVAL_SHFT                             0x0

#define HWIO_APCS_APC03_DCVS_VOTE_CTL_ADDR                                 (APCS_APC03_DCVS_APC_REG_BASE      + 0x00000010)
#define HWIO_APCS_APC03_DCVS_VOTE_CTL_RMSK                                 0xffff0073
#define HWIO_APCS_APC03_DCVS_VOTE_CTL_ATTR                                        0x3
#define HWIO_APCS_APC03_DCVS_VOTE_CTL_IN          \
        in_dword_masked(HWIO_APCS_APC03_DCVS_VOTE_CTL_ADDR, HWIO_APCS_APC03_DCVS_VOTE_CTL_RMSK)
#define HWIO_APCS_APC03_DCVS_VOTE_CTL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC03_DCVS_VOTE_CTL_ADDR, m)
#define HWIO_APCS_APC03_DCVS_VOTE_CTL_OUT(v)      \
        out_dword(HWIO_APCS_APC03_DCVS_VOTE_CTL_ADDR,v)
#define HWIO_APCS_APC03_DCVS_VOTE_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC03_DCVS_VOTE_CTL_ADDR,m,v,HWIO_APCS_APC03_DCVS_VOTE_CTL_IN)
#define HWIO_APCS_APC03_DCVS_VOTE_CTL_HYST_DLY_BMSK                        0xffff0000
#define HWIO_APCS_APC03_DCVS_VOTE_CTL_HYST_DLY_SHFT                              0x10
#define HWIO_APCS_APC03_DCVS_VOTE_CTL_PWR_STATE_THRESHOLD_BMSK                   0x70
#define HWIO_APCS_APC03_DCVS_VOTE_CTL_PWR_STATE_THRESHOLD_SHFT                    0x4
#define HWIO_APCS_APC03_DCVS_VOTE_CTL_SW_VOTE_VAL_BMSK                            0x2
#define HWIO_APCS_APC03_DCVS_VOTE_CTL_SW_VOTE_VAL_SHFT                            0x1
#define HWIO_APCS_APC03_DCVS_VOTE_CTL_VOTE_EN_BMSK                                0x1
#define HWIO_APCS_APC03_DCVS_VOTE_CTL_VOTE_EN_SHFT                                0x0

#define HWIO_APCS_APC03_APC_PWR_GATE_MODE_ADDR                             (APCS_APC03_DCVS_APC_REG_BASE      + 0x00000020)
#define HWIO_APCS_APC03_APC_PWR_GATE_MODE_RMSK                                    0x1
#define HWIO_APCS_APC03_APC_PWR_GATE_MODE_ATTR                                    0x3
#define HWIO_APCS_APC03_APC_PWR_GATE_MODE_IN          \
        in_dword_masked(HWIO_APCS_APC03_APC_PWR_GATE_MODE_ADDR, HWIO_APCS_APC03_APC_PWR_GATE_MODE_RMSK)
#define HWIO_APCS_APC03_APC_PWR_GATE_MODE_INM(m)      \
        in_dword_masked(HWIO_APCS_APC03_APC_PWR_GATE_MODE_ADDR, m)
#define HWIO_APCS_APC03_APC_PWR_GATE_MODE_OUT(v)      \
        out_dword(HWIO_APCS_APC03_APC_PWR_GATE_MODE_ADDR,v)
#define HWIO_APCS_APC03_APC_PWR_GATE_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC03_APC_PWR_GATE_MODE_ADDR,m,v,HWIO_APCS_APC03_APC_PWR_GATE_MODE_IN)
#define HWIO_APCS_APC03_APC_PWR_GATE_MODE_MODE_BMSK                               0x1
#define HWIO_APCS_APC03_APC_PWR_GATE_MODE_MODE_SHFT                               0x0

#define HWIO_APCS_APC03_APC_LDO_VREF_FUNC_ADDR                             (APCS_APC03_DCVS_APC_REG_BASE      + 0x00000024)
#define HWIO_APCS_APC03_APC_LDO_VREF_FUNC_RMSK                                   0x7f
#define HWIO_APCS_APC03_APC_LDO_VREF_FUNC_ATTR                                    0x3
#define HWIO_APCS_APC03_APC_LDO_VREF_FUNC_IN          \
        in_dword_masked(HWIO_APCS_APC03_APC_LDO_VREF_FUNC_ADDR, HWIO_APCS_APC03_APC_LDO_VREF_FUNC_RMSK)
#define HWIO_APCS_APC03_APC_LDO_VREF_FUNC_INM(m)      \
        in_dword_masked(HWIO_APCS_APC03_APC_LDO_VREF_FUNC_ADDR, m)
#define HWIO_APCS_APC03_APC_LDO_VREF_FUNC_OUT(v)      \
        out_dword(HWIO_APCS_APC03_APC_LDO_VREF_FUNC_ADDR,v)
#define HWIO_APCS_APC03_APC_LDO_VREF_FUNC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC03_APC_LDO_VREF_FUNC_ADDR,m,v,HWIO_APCS_APC03_APC_LDO_VREF_FUNC_IN)
#define HWIO_APCS_APC03_APC_LDO_VREF_FUNC_VREF_LDO_BMSK                          0x7f
#define HWIO_APCS_APC03_APC_LDO_VREF_FUNC_VREF_LDO_SHFT                           0x0

#define HWIO_APCS_APC03_APC_LDO_VREF_RET_ADDR                              (APCS_APC03_DCVS_APC_REG_BASE      + 0x00000028)
#define HWIO_APCS_APC03_APC_LDO_VREF_RET_RMSK                                    0x7f
#define HWIO_APCS_APC03_APC_LDO_VREF_RET_ATTR                                     0x3
#define HWIO_APCS_APC03_APC_LDO_VREF_RET_IN          \
        in_dword_masked(HWIO_APCS_APC03_APC_LDO_VREF_RET_ADDR, HWIO_APCS_APC03_APC_LDO_VREF_RET_RMSK)
#define HWIO_APCS_APC03_APC_LDO_VREF_RET_INM(m)      \
        in_dword_masked(HWIO_APCS_APC03_APC_LDO_VREF_RET_ADDR, m)
#define HWIO_APCS_APC03_APC_LDO_VREF_RET_OUT(v)      \
        out_dword(HWIO_APCS_APC03_APC_LDO_VREF_RET_ADDR,v)
#define HWIO_APCS_APC03_APC_LDO_VREF_RET_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC03_APC_LDO_VREF_RET_ADDR,m,v,HWIO_APCS_APC03_APC_LDO_VREF_RET_IN)
#define HWIO_APCS_APC03_APC_LDO_VREF_RET_VREF_RET_BMSK                           0x7f
#define HWIO_APCS_APC03_APC_LDO_VREF_RET_VREF_RET_SHFT                            0x0

#define HWIO_APCS_APC03_APC_LDO_ACC_SEL_ADDR                               (APCS_APC03_DCVS_APC_REG_BASE      + 0x00000030)
#define HWIO_APCS_APC03_APC_LDO_ACC_SEL_RMSK                                     0x13
#define HWIO_APCS_APC03_APC_LDO_ACC_SEL_ATTR                                      0x3
#define HWIO_APCS_APC03_APC_LDO_ACC_SEL_IN          \
        in_dword_masked(HWIO_APCS_APC03_APC_LDO_ACC_SEL_ADDR, HWIO_APCS_APC03_APC_LDO_ACC_SEL_RMSK)
#define HWIO_APCS_APC03_APC_LDO_ACC_SEL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC03_APC_LDO_ACC_SEL_ADDR, m)
#define HWIO_APCS_APC03_APC_LDO_ACC_SEL_OUT(v)      \
        out_dword(HWIO_APCS_APC03_APC_LDO_ACC_SEL_ADDR,v)
#define HWIO_APCS_APC03_APC_LDO_ACC_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC03_APC_LDO_ACC_SEL_ADDR,m,v,HWIO_APCS_APC03_APC_LDO_ACC_SEL_IN)
#define HWIO_APCS_APC03_APC_LDO_ACC_SEL_PERF_MUX_SEL_BMSK                        0x10
#define HWIO_APCS_APC03_APC_LDO_ACC_SEL_PERF_MUX_SEL_SHFT                         0x4
#define HWIO_APCS_APC03_APC_LDO_ACC_SEL_L2_MODE_BMSK                              0x2
#define HWIO_APCS_APC03_APC_LDO_ACC_SEL_L2_MODE_SHFT                              0x1
#define HWIO_APCS_APC03_APC_LDO_ACC_SEL_CPU_MODE_BMSK                             0x1
#define HWIO_APCS_APC03_APC_LDO_ACC_SEL_CPU_MODE_SHFT                             0x0

#define HWIO_APCS_APC03_APC_PGS_RET_DIS_ADDR                               (APCS_APC03_DCVS_APC_REG_BASE      + 0x00000034)
#define HWIO_APCS_APC03_APC_PGS_RET_DIS_RMSK                                      0x7
#define HWIO_APCS_APC03_APC_PGS_RET_DIS_ATTR                                      0x3
#define HWIO_APCS_APC03_APC_PGS_RET_DIS_IN          \
        in_dword_masked(HWIO_APCS_APC03_APC_PGS_RET_DIS_ADDR, HWIO_APCS_APC03_APC_PGS_RET_DIS_RMSK)
#define HWIO_APCS_APC03_APC_PGS_RET_DIS_INM(m)      \
        in_dword_masked(HWIO_APCS_APC03_APC_PGS_RET_DIS_ADDR, m)
#define HWIO_APCS_APC03_APC_PGS_RET_DIS_OUT(v)      \
        out_dword(HWIO_APCS_APC03_APC_PGS_RET_DIS_ADDR,v)
#define HWIO_APCS_APC03_APC_PGS_RET_DIS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC03_APC_PGS_RET_DIS_ADDR,m,v,HWIO_APCS_APC03_APC_PGS_RET_DIS_IN)
#define HWIO_APCS_APC03_APC_PGS_RET_DIS_L2_PGS_RET_SLP_DIS_BMSK                   0x4
#define HWIO_APCS_APC03_APC_PGS_RET_DIS_L2_PGS_RET_SLP_DIS_SHFT                   0x2
#define HWIO_APCS_APC03_APC_PGS_RET_DIS_CPU1_PGS_RET_SLP_DIS_BMSK                 0x2
#define HWIO_APCS_APC03_APC_PGS_RET_DIS_CPU1_PGS_RET_SLP_DIS_SHFT                 0x1
#define HWIO_APCS_APC03_APC_PGS_RET_DIS_CPU0_PGS_RET_SLP_DIS_BMSK                 0x1
#define HWIO_APCS_APC03_APC_PGS_RET_DIS_CPU0_PGS_RET_SLP_DIS_SHFT                 0x0

#define HWIO_APCS_APC03_APC_MAS_RET_DIS_ADDR                               (APCS_APC03_DCVS_APC_REG_BASE      + 0x00000038)
#define HWIO_APCS_APC03_APC_MAS_RET_DIS_RMSK                                      0x7
#define HWIO_APCS_APC03_APC_MAS_RET_DIS_ATTR                                      0x3
#define HWIO_APCS_APC03_APC_MAS_RET_DIS_IN          \
        in_dword_masked(HWIO_APCS_APC03_APC_MAS_RET_DIS_ADDR, HWIO_APCS_APC03_APC_MAS_RET_DIS_RMSK)
#define HWIO_APCS_APC03_APC_MAS_RET_DIS_INM(m)      \
        in_dword_masked(HWIO_APCS_APC03_APC_MAS_RET_DIS_ADDR, m)
#define HWIO_APCS_APC03_APC_MAS_RET_DIS_OUT(v)      \
        out_dword(HWIO_APCS_APC03_APC_MAS_RET_DIS_ADDR,v)
#define HWIO_APCS_APC03_APC_MAS_RET_DIS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC03_APC_MAS_RET_DIS_ADDR,m,v,HWIO_APCS_APC03_APC_MAS_RET_DIS_IN)
#define HWIO_APCS_APC03_APC_MAS_RET_DIS_L2_MAS_RET_SLP_DIS_BMSK                   0x4
#define HWIO_APCS_APC03_APC_MAS_RET_DIS_L2_MAS_RET_SLP_DIS_SHFT                   0x2
#define HWIO_APCS_APC03_APC_MAS_RET_DIS_CPU1_MAS_RET_SLP_DIS_BMSK                 0x2
#define HWIO_APCS_APC03_APC_MAS_RET_DIS_CPU1_MAS_RET_SLP_DIS_SHFT                 0x1
#define HWIO_APCS_APC03_APC_MAS_RET_DIS_CPU0_MAS_RET_SLP_DIS_BMSK                 0x1
#define HWIO_APCS_APC03_APC_MAS_RET_DIS_CPU0_MAS_RET_SLP_DIS_SHFT                 0x0

/*----------------------------------------------------------------------------
 * MODULE: APCS_APC04_DCVS_APC
 *--------------------------------------------------------------------------*/

#define APCS_APC04_DCVS_APC_REG_BASE                                       (HMSS_PERIPH_BASE      + 0x0024ce00)

#define HWIO_APCS_APC04_DCVS_CTL_ADDR                                      (APCS_APC04_DCVS_APC_REG_BASE      + 0x00000000)
#define HWIO_APCS_APC04_DCVS_CTL_RMSK                                      0x80030001
#define HWIO_APCS_APC04_DCVS_CTL_ATTR                                             0x3
#define HWIO_APCS_APC04_DCVS_CTL_IN          \
        in_dword_masked(HWIO_APCS_APC04_DCVS_CTL_ADDR, HWIO_APCS_APC04_DCVS_CTL_RMSK)
#define HWIO_APCS_APC04_DCVS_CTL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC04_DCVS_CTL_ADDR, m)
#define HWIO_APCS_APC04_DCVS_CTL_OUT(v)      \
        out_dword(HWIO_APCS_APC04_DCVS_CTL_ADDR,v)
#define HWIO_APCS_APC04_DCVS_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC04_DCVS_CTL_ADDR,m,v,HWIO_APCS_APC04_DCVS_CTL_IN)
#define HWIO_APCS_APC04_DCVS_CTL_BUSY_BMSK                                 0x80000000
#define HWIO_APCS_APC04_DCVS_CTL_BUSY_SHFT                                       0x1f
#define HWIO_APCS_APC04_DCVS_CTL_IRQ_EN_BMSK                                  0x20000
#define HWIO_APCS_APC04_DCVS_CTL_IRQ_EN_SHFT                                     0x11
#define HWIO_APCS_APC04_DCVS_CTL_CSM_EN_BMSK                                  0x10000
#define HWIO_APCS_APC04_DCVS_CTL_CSM_EN_SHFT                                     0x10
#define HWIO_APCS_APC04_DCVS_CTL_REQ_BMSK                                         0x1
#define HWIO_APCS_APC04_DCVS_CTL_REQ_SHFT                                         0x0

#define HWIO_APCS_APC04_DCVS_CEIL_VLVL_ADDR                                (APCS_APC04_DCVS_APC_REG_BASE      + 0x00000004)
#define HWIO_APCS_APC04_DCVS_CEIL_VLVL_RMSK                                      0xff
#define HWIO_APCS_APC04_DCVS_CEIL_VLVL_ATTR                                       0x3
#define HWIO_APCS_APC04_DCVS_CEIL_VLVL_IN          \
        in_dword_masked(HWIO_APCS_APC04_DCVS_CEIL_VLVL_ADDR, HWIO_APCS_APC04_DCVS_CEIL_VLVL_RMSK)
#define HWIO_APCS_APC04_DCVS_CEIL_VLVL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC04_DCVS_CEIL_VLVL_ADDR, m)
#define HWIO_APCS_APC04_DCVS_CEIL_VLVL_OUT(v)      \
        out_dword(HWIO_APCS_APC04_DCVS_CEIL_VLVL_ADDR,v)
#define HWIO_APCS_APC04_DCVS_CEIL_VLVL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC04_DCVS_CEIL_VLVL_ADDR,m,v,HWIO_APCS_APC04_DCVS_CEIL_VLVL_IN)
#define HWIO_APCS_APC04_DCVS_CEIL_VLVL_CEILING_VLVL_BMSK                         0xff
#define HWIO_APCS_APC04_DCVS_CEIL_VLVL_CEILING_VLVL_SHFT                          0x0

#define HWIO_APCS_APC04_DCVS_FLOOR_VLVL_ADDR                               (APCS_APC04_DCVS_APC_REG_BASE      + 0x00000008)
#define HWIO_APCS_APC04_DCVS_FLOOR_VLVL_RMSK                                     0xff
#define HWIO_APCS_APC04_DCVS_FLOOR_VLVL_ATTR                                      0x3
#define HWIO_APCS_APC04_DCVS_FLOOR_VLVL_IN          \
        in_dword_masked(HWIO_APCS_APC04_DCVS_FLOOR_VLVL_ADDR, HWIO_APCS_APC04_DCVS_FLOOR_VLVL_RMSK)
#define HWIO_APCS_APC04_DCVS_FLOOR_VLVL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC04_DCVS_FLOOR_VLVL_ADDR, m)
#define HWIO_APCS_APC04_DCVS_FLOOR_VLVL_OUT(v)      \
        out_dword(HWIO_APCS_APC04_DCVS_FLOOR_VLVL_ADDR,v)
#define HWIO_APCS_APC04_DCVS_FLOOR_VLVL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC04_DCVS_FLOOR_VLVL_ADDR,m,v,HWIO_APCS_APC04_DCVS_FLOOR_VLVL_IN)
#define HWIO_APCS_APC04_DCVS_FLOOR_VLVL_FLOOR_VLVL_BMSK                          0xff
#define HWIO_APCS_APC04_DCVS_FLOOR_VLVL_FLOOR_VLVL_SHFT                           0x0

#define HWIO_APCS_APC04_DCVS_SAFE_LVAL_ADDR                                (APCS_APC04_DCVS_APC_REG_BASE      + 0x0000000c)
#define HWIO_APCS_APC04_DCVS_SAFE_LVAL_RMSK                                      0xff
#define HWIO_APCS_APC04_DCVS_SAFE_LVAL_ATTR                                       0x3
#define HWIO_APCS_APC04_DCVS_SAFE_LVAL_IN          \
        in_dword_masked(HWIO_APCS_APC04_DCVS_SAFE_LVAL_ADDR, HWIO_APCS_APC04_DCVS_SAFE_LVAL_RMSK)
#define HWIO_APCS_APC04_DCVS_SAFE_LVAL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC04_DCVS_SAFE_LVAL_ADDR, m)
#define HWIO_APCS_APC04_DCVS_SAFE_LVAL_OUT(v)      \
        out_dword(HWIO_APCS_APC04_DCVS_SAFE_LVAL_ADDR,v)
#define HWIO_APCS_APC04_DCVS_SAFE_LVAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC04_DCVS_SAFE_LVAL_ADDR,m,v,HWIO_APCS_APC04_DCVS_SAFE_LVAL_IN)
#define HWIO_APCS_APC04_DCVS_SAFE_LVAL_SAFE_LVAL_BMSK                            0xff
#define HWIO_APCS_APC04_DCVS_SAFE_LVAL_SAFE_LVAL_SHFT                             0x0

#define HWIO_APCS_APC04_DCVS_VOTE_CTL_ADDR                                 (APCS_APC04_DCVS_APC_REG_BASE      + 0x00000010)
#define HWIO_APCS_APC04_DCVS_VOTE_CTL_RMSK                                 0xffff0073
#define HWIO_APCS_APC04_DCVS_VOTE_CTL_ATTR                                        0x3
#define HWIO_APCS_APC04_DCVS_VOTE_CTL_IN          \
        in_dword_masked(HWIO_APCS_APC04_DCVS_VOTE_CTL_ADDR, HWIO_APCS_APC04_DCVS_VOTE_CTL_RMSK)
#define HWIO_APCS_APC04_DCVS_VOTE_CTL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC04_DCVS_VOTE_CTL_ADDR, m)
#define HWIO_APCS_APC04_DCVS_VOTE_CTL_OUT(v)      \
        out_dword(HWIO_APCS_APC04_DCVS_VOTE_CTL_ADDR,v)
#define HWIO_APCS_APC04_DCVS_VOTE_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC04_DCVS_VOTE_CTL_ADDR,m,v,HWIO_APCS_APC04_DCVS_VOTE_CTL_IN)
#define HWIO_APCS_APC04_DCVS_VOTE_CTL_HYST_DLY_BMSK                        0xffff0000
#define HWIO_APCS_APC04_DCVS_VOTE_CTL_HYST_DLY_SHFT                              0x10
#define HWIO_APCS_APC04_DCVS_VOTE_CTL_PWR_STATE_THRESHOLD_BMSK                   0x70
#define HWIO_APCS_APC04_DCVS_VOTE_CTL_PWR_STATE_THRESHOLD_SHFT                    0x4
#define HWIO_APCS_APC04_DCVS_VOTE_CTL_SW_VOTE_VAL_BMSK                            0x2
#define HWIO_APCS_APC04_DCVS_VOTE_CTL_SW_VOTE_VAL_SHFT                            0x1
#define HWIO_APCS_APC04_DCVS_VOTE_CTL_VOTE_EN_BMSK                                0x1
#define HWIO_APCS_APC04_DCVS_VOTE_CTL_VOTE_EN_SHFT                                0x0

#define HWIO_APCS_APC04_APC_PWR_GATE_MODE_ADDR                             (APCS_APC04_DCVS_APC_REG_BASE      + 0x00000020)
#define HWIO_APCS_APC04_APC_PWR_GATE_MODE_RMSK                                    0x1
#define HWIO_APCS_APC04_APC_PWR_GATE_MODE_ATTR                                    0x3
#define HWIO_APCS_APC04_APC_PWR_GATE_MODE_IN          \
        in_dword_masked(HWIO_APCS_APC04_APC_PWR_GATE_MODE_ADDR, HWIO_APCS_APC04_APC_PWR_GATE_MODE_RMSK)
#define HWIO_APCS_APC04_APC_PWR_GATE_MODE_INM(m)      \
        in_dword_masked(HWIO_APCS_APC04_APC_PWR_GATE_MODE_ADDR, m)
#define HWIO_APCS_APC04_APC_PWR_GATE_MODE_OUT(v)      \
        out_dword(HWIO_APCS_APC04_APC_PWR_GATE_MODE_ADDR,v)
#define HWIO_APCS_APC04_APC_PWR_GATE_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC04_APC_PWR_GATE_MODE_ADDR,m,v,HWIO_APCS_APC04_APC_PWR_GATE_MODE_IN)
#define HWIO_APCS_APC04_APC_PWR_GATE_MODE_MODE_BMSK                               0x1
#define HWIO_APCS_APC04_APC_PWR_GATE_MODE_MODE_SHFT                               0x0

#define HWIO_APCS_APC04_APC_LDO_VREF_FUNC_ADDR                             (APCS_APC04_DCVS_APC_REG_BASE      + 0x00000024)
#define HWIO_APCS_APC04_APC_LDO_VREF_FUNC_RMSK                                   0x7f
#define HWIO_APCS_APC04_APC_LDO_VREF_FUNC_ATTR                                    0x3
#define HWIO_APCS_APC04_APC_LDO_VREF_FUNC_IN          \
        in_dword_masked(HWIO_APCS_APC04_APC_LDO_VREF_FUNC_ADDR, HWIO_APCS_APC04_APC_LDO_VREF_FUNC_RMSK)
#define HWIO_APCS_APC04_APC_LDO_VREF_FUNC_INM(m)      \
        in_dword_masked(HWIO_APCS_APC04_APC_LDO_VREF_FUNC_ADDR, m)
#define HWIO_APCS_APC04_APC_LDO_VREF_FUNC_OUT(v)      \
        out_dword(HWIO_APCS_APC04_APC_LDO_VREF_FUNC_ADDR,v)
#define HWIO_APCS_APC04_APC_LDO_VREF_FUNC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC04_APC_LDO_VREF_FUNC_ADDR,m,v,HWIO_APCS_APC04_APC_LDO_VREF_FUNC_IN)
#define HWIO_APCS_APC04_APC_LDO_VREF_FUNC_VREF_LDO_BMSK                          0x7f
#define HWIO_APCS_APC04_APC_LDO_VREF_FUNC_VREF_LDO_SHFT                           0x0

#define HWIO_APCS_APC04_APC_LDO_VREF_RET_ADDR                              (APCS_APC04_DCVS_APC_REG_BASE      + 0x00000028)
#define HWIO_APCS_APC04_APC_LDO_VREF_RET_RMSK                                    0x7f
#define HWIO_APCS_APC04_APC_LDO_VREF_RET_ATTR                                     0x3
#define HWIO_APCS_APC04_APC_LDO_VREF_RET_IN          \
        in_dword_masked(HWIO_APCS_APC04_APC_LDO_VREF_RET_ADDR, HWIO_APCS_APC04_APC_LDO_VREF_RET_RMSK)
#define HWIO_APCS_APC04_APC_LDO_VREF_RET_INM(m)      \
        in_dword_masked(HWIO_APCS_APC04_APC_LDO_VREF_RET_ADDR, m)
#define HWIO_APCS_APC04_APC_LDO_VREF_RET_OUT(v)      \
        out_dword(HWIO_APCS_APC04_APC_LDO_VREF_RET_ADDR,v)
#define HWIO_APCS_APC04_APC_LDO_VREF_RET_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC04_APC_LDO_VREF_RET_ADDR,m,v,HWIO_APCS_APC04_APC_LDO_VREF_RET_IN)
#define HWIO_APCS_APC04_APC_LDO_VREF_RET_VREF_RET_BMSK                           0x7f
#define HWIO_APCS_APC04_APC_LDO_VREF_RET_VREF_RET_SHFT                            0x0

#define HWIO_APCS_APC04_APC_LDO_ACC_SEL_ADDR                               (APCS_APC04_DCVS_APC_REG_BASE      + 0x00000030)
#define HWIO_APCS_APC04_APC_LDO_ACC_SEL_RMSK                                     0x13
#define HWIO_APCS_APC04_APC_LDO_ACC_SEL_ATTR                                      0x3
#define HWIO_APCS_APC04_APC_LDO_ACC_SEL_IN          \
        in_dword_masked(HWIO_APCS_APC04_APC_LDO_ACC_SEL_ADDR, HWIO_APCS_APC04_APC_LDO_ACC_SEL_RMSK)
#define HWIO_APCS_APC04_APC_LDO_ACC_SEL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC04_APC_LDO_ACC_SEL_ADDR, m)
#define HWIO_APCS_APC04_APC_LDO_ACC_SEL_OUT(v)      \
        out_dword(HWIO_APCS_APC04_APC_LDO_ACC_SEL_ADDR,v)
#define HWIO_APCS_APC04_APC_LDO_ACC_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC04_APC_LDO_ACC_SEL_ADDR,m,v,HWIO_APCS_APC04_APC_LDO_ACC_SEL_IN)
#define HWIO_APCS_APC04_APC_LDO_ACC_SEL_PERF_MUX_SEL_BMSK                        0x10
#define HWIO_APCS_APC04_APC_LDO_ACC_SEL_PERF_MUX_SEL_SHFT                         0x4
#define HWIO_APCS_APC04_APC_LDO_ACC_SEL_L2_MODE_BMSK                              0x2
#define HWIO_APCS_APC04_APC_LDO_ACC_SEL_L2_MODE_SHFT                              0x1
#define HWIO_APCS_APC04_APC_LDO_ACC_SEL_CPU_MODE_BMSK                             0x1
#define HWIO_APCS_APC04_APC_LDO_ACC_SEL_CPU_MODE_SHFT                             0x0

#define HWIO_APCS_APC04_APC_PGS_RET_DIS_ADDR                               (APCS_APC04_DCVS_APC_REG_BASE      + 0x00000034)
#define HWIO_APCS_APC04_APC_PGS_RET_DIS_RMSK                                      0x7
#define HWIO_APCS_APC04_APC_PGS_RET_DIS_ATTR                                      0x3
#define HWIO_APCS_APC04_APC_PGS_RET_DIS_IN          \
        in_dword_masked(HWIO_APCS_APC04_APC_PGS_RET_DIS_ADDR, HWIO_APCS_APC04_APC_PGS_RET_DIS_RMSK)
#define HWIO_APCS_APC04_APC_PGS_RET_DIS_INM(m)      \
        in_dword_masked(HWIO_APCS_APC04_APC_PGS_RET_DIS_ADDR, m)
#define HWIO_APCS_APC04_APC_PGS_RET_DIS_OUT(v)      \
        out_dword(HWIO_APCS_APC04_APC_PGS_RET_DIS_ADDR,v)
#define HWIO_APCS_APC04_APC_PGS_RET_DIS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC04_APC_PGS_RET_DIS_ADDR,m,v,HWIO_APCS_APC04_APC_PGS_RET_DIS_IN)
#define HWIO_APCS_APC04_APC_PGS_RET_DIS_L2_PGS_RET_SLP_DIS_BMSK                   0x4
#define HWIO_APCS_APC04_APC_PGS_RET_DIS_L2_PGS_RET_SLP_DIS_SHFT                   0x2
#define HWIO_APCS_APC04_APC_PGS_RET_DIS_CPU1_PGS_RET_SLP_DIS_BMSK                 0x2
#define HWIO_APCS_APC04_APC_PGS_RET_DIS_CPU1_PGS_RET_SLP_DIS_SHFT                 0x1
#define HWIO_APCS_APC04_APC_PGS_RET_DIS_CPU0_PGS_RET_SLP_DIS_BMSK                 0x1
#define HWIO_APCS_APC04_APC_PGS_RET_DIS_CPU0_PGS_RET_SLP_DIS_SHFT                 0x0

#define HWIO_APCS_APC04_APC_MAS_RET_DIS_ADDR                               (APCS_APC04_DCVS_APC_REG_BASE      + 0x00000038)
#define HWIO_APCS_APC04_APC_MAS_RET_DIS_RMSK                                      0x7
#define HWIO_APCS_APC04_APC_MAS_RET_DIS_ATTR                                      0x3
#define HWIO_APCS_APC04_APC_MAS_RET_DIS_IN          \
        in_dword_masked(HWIO_APCS_APC04_APC_MAS_RET_DIS_ADDR, HWIO_APCS_APC04_APC_MAS_RET_DIS_RMSK)
#define HWIO_APCS_APC04_APC_MAS_RET_DIS_INM(m)      \
        in_dword_masked(HWIO_APCS_APC04_APC_MAS_RET_DIS_ADDR, m)
#define HWIO_APCS_APC04_APC_MAS_RET_DIS_OUT(v)      \
        out_dword(HWIO_APCS_APC04_APC_MAS_RET_DIS_ADDR,v)
#define HWIO_APCS_APC04_APC_MAS_RET_DIS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC04_APC_MAS_RET_DIS_ADDR,m,v,HWIO_APCS_APC04_APC_MAS_RET_DIS_IN)
#define HWIO_APCS_APC04_APC_MAS_RET_DIS_L2_MAS_RET_SLP_DIS_BMSK                   0x4
#define HWIO_APCS_APC04_APC_MAS_RET_DIS_L2_MAS_RET_SLP_DIS_SHFT                   0x2
#define HWIO_APCS_APC04_APC_MAS_RET_DIS_CPU1_MAS_RET_SLP_DIS_BMSK                 0x2
#define HWIO_APCS_APC04_APC_MAS_RET_DIS_CPU1_MAS_RET_SLP_DIS_SHFT                 0x1
#define HWIO_APCS_APC04_APC_MAS_RET_DIS_CPU0_MAS_RET_SLP_DIS_BMSK                 0x1
#define HWIO_APCS_APC04_APC_MAS_RET_DIS_CPU0_MAS_RET_SLP_DIS_SHFT                 0x0

/*----------------------------------------------------------------------------
 * MODULE: APCS_APC05_DCVS_APC
 *--------------------------------------------------------------------------*/

#define APCS_APC05_DCVS_APC_REG_BASE                                       (HMSS_PERIPH_BASE      + 0x0024d600)

#define HWIO_APCS_APC05_DCVS_CTL_ADDR                                      (APCS_APC05_DCVS_APC_REG_BASE      + 0x00000000)
#define HWIO_APCS_APC05_DCVS_CTL_RMSK                                      0x80030001
#define HWIO_APCS_APC05_DCVS_CTL_ATTR                                             0x3
#define HWIO_APCS_APC05_DCVS_CTL_IN          \
        in_dword_masked(HWIO_APCS_APC05_DCVS_CTL_ADDR, HWIO_APCS_APC05_DCVS_CTL_RMSK)
#define HWIO_APCS_APC05_DCVS_CTL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC05_DCVS_CTL_ADDR, m)
#define HWIO_APCS_APC05_DCVS_CTL_OUT(v)      \
        out_dword(HWIO_APCS_APC05_DCVS_CTL_ADDR,v)
#define HWIO_APCS_APC05_DCVS_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC05_DCVS_CTL_ADDR,m,v,HWIO_APCS_APC05_DCVS_CTL_IN)
#define HWIO_APCS_APC05_DCVS_CTL_BUSY_BMSK                                 0x80000000
#define HWIO_APCS_APC05_DCVS_CTL_BUSY_SHFT                                       0x1f
#define HWIO_APCS_APC05_DCVS_CTL_IRQ_EN_BMSK                                  0x20000
#define HWIO_APCS_APC05_DCVS_CTL_IRQ_EN_SHFT                                     0x11
#define HWIO_APCS_APC05_DCVS_CTL_CSM_EN_BMSK                                  0x10000
#define HWIO_APCS_APC05_DCVS_CTL_CSM_EN_SHFT                                     0x10
#define HWIO_APCS_APC05_DCVS_CTL_REQ_BMSK                                         0x1
#define HWIO_APCS_APC05_DCVS_CTL_REQ_SHFT                                         0x0

#define HWIO_APCS_APC05_DCVS_CEIL_VLVL_ADDR                                (APCS_APC05_DCVS_APC_REG_BASE      + 0x00000004)
#define HWIO_APCS_APC05_DCVS_CEIL_VLVL_RMSK                                      0xff
#define HWIO_APCS_APC05_DCVS_CEIL_VLVL_ATTR                                       0x3
#define HWIO_APCS_APC05_DCVS_CEIL_VLVL_IN          \
        in_dword_masked(HWIO_APCS_APC05_DCVS_CEIL_VLVL_ADDR, HWIO_APCS_APC05_DCVS_CEIL_VLVL_RMSK)
#define HWIO_APCS_APC05_DCVS_CEIL_VLVL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC05_DCVS_CEIL_VLVL_ADDR, m)
#define HWIO_APCS_APC05_DCVS_CEIL_VLVL_OUT(v)      \
        out_dword(HWIO_APCS_APC05_DCVS_CEIL_VLVL_ADDR,v)
#define HWIO_APCS_APC05_DCVS_CEIL_VLVL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC05_DCVS_CEIL_VLVL_ADDR,m,v,HWIO_APCS_APC05_DCVS_CEIL_VLVL_IN)
#define HWIO_APCS_APC05_DCVS_CEIL_VLVL_CEILING_VLVL_BMSK                         0xff
#define HWIO_APCS_APC05_DCVS_CEIL_VLVL_CEILING_VLVL_SHFT                          0x0

#define HWIO_APCS_APC05_DCVS_FLOOR_VLVL_ADDR                               (APCS_APC05_DCVS_APC_REG_BASE      + 0x00000008)
#define HWIO_APCS_APC05_DCVS_FLOOR_VLVL_RMSK                                     0xff
#define HWIO_APCS_APC05_DCVS_FLOOR_VLVL_ATTR                                      0x3
#define HWIO_APCS_APC05_DCVS_FLOOR_VLVL_IN          \
        in_dword_masked(HWIO_APCS_APC05_DCVS_FLOOR_VLVL_ADDR, HWIO_APCS_APC05_DCVS_FLOOR_VLVL_RMSK)
#define HWIO_APCS_APC05_DCVS_FLOOR_VLVL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC05_DCVS_FLOOR_VLVL_ADDR, m)
#define HWIO_APCS_APC05_DCVS_FLOOR_VLVL_OUT(v)      \
        out_dword(HWIO_APCS_APC05_DCVS_FLOOR_VLVL_ADDR,v)
#define HWIO_APCS_APC05_DCVS_FLOOR_VLVL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC05_DCVS_FLOOR_VLVL_ADDR,m,v,HWIO_APCS_APC05_DCVS_FLOOR_VLVL_IN)
#define HWIO_APCS_APC05_DCVS_FLOOR_VLVL_FLOOR_VLVL_BMSK                          0xff
#define HWIO_APCS_APC05_DCVS_FLOOR_VLVL_FLOOR_VLVL_SHFT                           0x0

#define HWIO_APCS_APC05_DCVS_SAFE_LVAL_ADDR                                (APCS_APC05_DCVS_APC_REG_BASE      + 0x0000000c)
#define HWIO_APCS_APC05_DCVS_SAFE_LVAL_RMSK                                      0xff
#define HWIO_APCS_APC05_DCVS_SAFE_LVAL_ATTR                                       0x3
#define HWIO_APCS_APC05_DCVS_SAFE_LVAL_IN          \
        in_dword_masked(HWIO_APCS_APC05_DCVS_SAFE_LVAL_ADDR, HWIO_APCS_APC05_DCVS_SAFE_LVAL_RMSK)
#define HWIO_APCS_APC05_DCVS_SAFE_LVAL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC05_DCVS_SAFE_LVAL_ADDR, m)
#define HWIO_APCS_APC05_DCVS_SAFE_LVAL_OUT(v)      \
        out_dword(HWIO_APCS_APC05_DCVS_SAFE_LVAL_ADDR,v)
#define HWIO_APCS_APC05_DCVS_SAFE_LVAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC05_DCVS_SAFE_LVAL_ADDR,m,v,HWIO_APCS_APC05_DCVS_SAFE_LVAL_IN)
#define HWIO_APCS_APC05_DCVS_SAFE_LVAL_SAFE_LVAL_BMSK                            0xff
#define HWIO_APCS_APC05_DCVS_SAFE_LVAL_SAFE_LVAL_SHFT                             0x0

#define HWIO_APCS_APC05_DCVS_VOTE_CTL_ADDR                                 (APCS_APC05_DCVS_APC_REG_BASE      + 0x00000010)
#define HWIO_APCS_APC05_DCVS_VOTE_CTL_RMSK                                 0xffff0073
#define HWIO_APCS_APC05_DCVS_VOTE_CTL_ATTR                                        0x3
#define HWIO_APCS_APC05_DCVS_VOTE_CTL_IN          \
        in_dword_masked(HWIO_APCS_APC05_DCVS_VOTE_CTL_ADDR, HWIO_APCS_APC05_DCVS_VOTE_CTL_RMSK)
#define HWIO_APCS_APC05_DCVS_VOTE_CTL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC05_DCVS_VOTE_CTL_ADDR, m)
#define HWIO_APCS_APC05_DCVS_VOTE_CTL_OUT(v)      \
        out_dword(HWIO_APCS_APC05_DCVS_VOTE_CTL_ADDR,v)
#define HWIO_APCS_APC05_DCVS_VOTE_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC05_DCVS_VOTE_CTL_ADDR,m,v,HWIO_APCS_APC05_DCVS_VOTE_CTL_IN)
#define HWIO_APCS_APC05_DCVS_VOTE_CTL_HYST_DLY_BMSK                        0xffff0000
#define HWIO_APCS_APC05_DCVS_VOTE_CTL_HYST_DLY_SHFT                              0x10
#define HWIO_APCS_APC05_DCVS_VOTE_CTL_PWR_STATE_THRESHOLD_BMSK                   0x70
#define HWIO_APCS_APC05_DCVS_VOTE_CTL_PWR_STATE_THRESHOLD_SHFT                    0x4
#define HWIO_APCS_APC05_DCVS_VOTE_CTL_SW_VOTE_VAL_BMSK                            0x2
#define HWIO_APCS_APC05_DCVS_VOTE_CTL_SW_VOTE_VAL_SHFT                            0x1
#define HWIO_APCS_APC05_DCVS_VOTE_CTL_VOTE_EN_BMSK                                0x1
#define HWIO_APCS_APC05_DCVS_VOTE_CTL_VOTE_EN_SHFT                                0x0

#define HWIO_APCS_APC05_APC_PWR_GATE_MODE_ADDR                             (APCS_APC05_DCVS_APC_REG_BASE      + 0x00000020)
#define HWIO_APCS_APC05_APC_PWR_GATE_MODE_RMSK                                    0x1
#define HWIO_APCS_APC05_APC_PWR_GATE_MODE_ATTR                                    0x3
#define HWIO_APCS_APC05_APC_PWR_GATE_MODE_IN          \
        in_dword_masked(HWIO_APCS_APC05_APC_PWR_GATE_MODE_ADDR, HWIO_APCS_APC05_APC_PWR_GATE_MODE_RMSK)
#define HWIO_APCS_APC05_APC_PWR_GATE_MODE_INM(m)      \
        in_dword_masked(HWIO_APCS_APC05_APC_PWR_GATE_MODE_ADDR, m)
#define HWIO_APCS_APC05_APC_PWR_GATE_MODE_OUT(v)      \
        out_dword(HWIO_APCS_APC05_APC_PWR_GATE_MODE_ADDR,v)
#define HWIO_APCS_APC05_APC_PWR_GATE_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC05_APC_PWR_GATE_MODE_ADDR,m,v,HWIO_APCS_APC05_APC_PWR_GATE_MODE_IN)
#define HWIO_APCS_APC05_APC_PWR_GATE_MODE_MODE_BMSK                               0x1
#define HWIO_APCS_APC05_APC_PWR_GATE_MODE_MODE_SHFT                               0x0

#define HWIO_APCS_APC05_APC_LDO_VREF_FUNC_ADDR                             (APCS_APC05_DCVS_APC_REG_BASE      + 0x00000024)
#define HWIO_APCS_APC05_APC_LDO_VREF_FUNC_RMSK                                   0x7f
#define HWIO_APCS_APC05_APC_LDO_VREF_FUNC_ATTR                                    0x3
#define HWIO_APCS_APC05_APC_LDO_VREF_FUNC_IN          \
        in_dword_masked(HWIO_APCS_APC05_APC_LDO_VREF_FUNC_ADDR, HWIO_APCS_APC05_APC_LDO_VREF_FUNC_RMSK)
#define HWIO_APCS_APC05_APC_LDO_VREF_FUNC_INM(m)      \
        in_dword_masked(HWIO_APCS_APC05_APC_LDO_VREF_FUNC_ADDR, m)
#define HWIO_APCS_APC05_APC_LDO_VREF_FUNC_OUT(v)      \
        out_dword(HWIO_APCS_APC05_APC_LDO_VREF_FUNC_ADDR,v)
#define HWIO_APCS_APC05_APC_LDO_VREF_FUNC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC05_APC_LDO_VREF_FUNC_ADDR,m,v,HWIO_APCS_APC05_APC_LDO_VREF_FUNC_IN)
#define HWIO_APCS_APC05_APC_LDO_VREF_FUNC_VREF_LDO_BMSK                          0x7f
#define HWIO_APCS_APC05_APC_LDO_VREF_FUNC_VREF_LDO_SHFT                           0x0

#define HWIO_APCS_APC05_APC_LDO_VREF_RET_ADDR                              (APCS_APC05_DCVS_APC_REG_BASE      + 0x00000028)
#define HWIO_APCS_APC05_APC_LDO_VREF_RET_RMSK                                    0x7f
#define HWIO_APCS_APC05_APC_LDO_VREF_RET_ATTR                                     0x3
#define HWIO_APCS_APC05_APC_LDO_VREF_RET_IN          \
        in_dword_masked(HWIO_APCS_APC05_APC_LDO_VREF_RET_ADDR, HWIO_APCS_APC05_APC_LDO_VREF_RET_RMSK)
#define HWIO_APCS_APC05_APC_LDO_VREF_RET_INM(m)      \
        in_dword_masked(HWIO_APCS_APC05_APC_LDO_VREF_RET_ADDR, m)
#define HWIO_APCS_APC05_APC_LDO_VREF_RET_OUT(v)      \
        out_dword(HWIO_APCS_APC05_APC_LDO_VREF_RET_ADDR,v)
#define HWIO_APCS_APC05_APC_LDO_VREF_RET_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC05_APC_LDO_VREF_RET_ADDR,m,v,HWIO_APCS_APC05_APC_LDO_VREF_RET_IN)
#define HWIO_APCS_APC05_APC_LDO_VREF_RET_VREF_RET_BMSK                           0x7f
#define HWIO_APCS_APC05_APC_LDO_VREF_RET_VREF_RET_SHFT                            0x0

#define HWIO_APCS_APC05_APC_LDO_ACC_SEL_ADDR                               (APCS_APC05_DCVS_APC_REG_BASE      + 0x00000030)
#define HWIO_APCS_APC05_APC_LDO_ACC_SEL_RMSK                                     0x13
#define HWIO_APCS_APC05_APC_LDO_ACC_SEL_ATTR                                      0x3
#define HWIO_APCS_APC05_APC_LDO_ACC_SEL_IN          \
        in_dword_masked(HWIO_APCS_APC05_APC_LDO_ACC_SEL_ADDR, HWIO_APCS_APC05_APC_LDO_ACC_SEL_RMSK)
#define HWIO_APCS_APC05_APC_LDO_ACC_SEL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC05_APC_LDO_ACC_SEL_ADDR, m)
#define HWIO_APCS_APC05_APC_LDO_ACC_SEL_OUT(v)      \
        out_dword(HWIO_APCS_APC05_APC_LDO_ACC_SEL_ADDR,v)
#define HWIO_APCS_APC05_APC_LDO_ACC_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC05_APC_LDO_ACC_SEL_ADDR,m,v,HWIO_APCS_APC05_APC_LDO_ACC_SEL_IN)
#define HWIO_APCS_APC05_APC_LDO_ACC_SEL_PERF_MUX_SEL_BMSK                        0x10
#define HWIO_APCS_APC05_APC_LDO_ACC_SEL_PERF_MUX_SEL_SHFT                         0x4
#define HWIO_APCS_APC05_APC_LDO_ACC_SEL_L2_MODE_BMSK                              0x2
#define HWIO_APCS_APC05_APC_LDO_ACC_SEL_L2_MODE_SHFT                              0x1
#define HWIO_APCS_APC05_APC_LDO_ACC_SEL_CPU_MODE_BMSK                             0x1
#define HWIO_APCS_APC05_APC_LDO_ACC_SEL_CPU_MODE_SHFT                             0x0

#define HWIO_APCS_APC05_APC_PGS_RET_DIS_ADDR                               (APCS_APC05_DCVS_APC_REG_BASE      + 0x00000034)
#define HWIO_APCS_APC05_APC_PGS_RET_DIS_RMSK                                      0x7
#define HWIO_APCS_APC05_APC_PGS_RET_DIS_ATTR                                      0x3
#define HWIO_APCS_APC05_APC_PGS_RET_DIS_IN          \
        in_dword_masked(HWIO_APCS_APC05_APC_PGS_RET_DIS_ADDR, HWIO_APCS_APC05_APC_PGS_RET_DIS_RMSK)
#define HWIO_APCS_APC05_APC_PGS_RET_DIS_INM(m)      \
        in_dword_masked(HWIO_APCS_APC05_APC_PGS_RET_DIS_ADDR, m)
#define HWIO_APCS_APC05_APC_PGS_RET_DIS_OUT(v)      \
        out_dword(HWIO_APCS_APC05_APC_PGS_RET_DIS_ADDR,v)
#define HWIO_APCS_APC05_APC_PGS_RET_DIS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC05_APC_PGS_RET_DIS_ADDR,m,v,HWIO_APCS_APC05_APC_PGS_RET_DIS_IN)
#define HWIO_APCS_APC05_APC_PGS_RET_DIS_L2_PGS_RET_SLP_DIS_BMSK                   0x4
#define HWIO_APCS_APC05_APC_PGS_RET_DIS_L2_PGS_RET_SLP_DIS_SHFT                   0x2
#define HWIO_APCS_APC05_APC_PGS_RET_DIS_CPU1_PGS_RET_SLP_DIS_BMSK                 0x2
#define HWIO_APCS_APC05_APC_PGS_RET_DIS_CPU1_PGS_RET_SLP_DIS_SHFT                 0x1
#define HWIO_APCS_APC05_APC_PGS_RET_DIS_CPU0_PGS_RET_SLP_DIS_BMSK                 0x1
#define HWIO_APCS_APC05_APC_PGS_RET_DIS_CPU0_PGS_RET_SLP_DIS_SHFT                 0x0

#define HWIO_APCS_APC05_APC_MAS_RET_DIS_ADDR                               (APCS_APC05_DCVS_APC_REG_BASE      + 0x00000038)
#define HWIO_APCS_APC05_APC_MAS_RET_DIS_RMSK                                      0x7
#define HWIO_APCS_APC05_APC_MAS_RET_DIS_ATTR                                      0x3
#define HWIO_APCS_APC05_APC_MAS_RET_DIS_IN          \
        in_dword_masked(HWIO_APCS_APC05_APC_MAS_RET_DIS_ADDR, HWIO_APCS_APC05_APC_MAS_RET_DIS_RMSK)
#define HWIO_APCS_APC05_APC_MAS_RET_DIS_INM(m)      \
        in_dword_masked(HWIO_APCS_APC05_APC_MAS_RET_DIS_ADDR, m)
#define HWIO_APCS_APC05_APC_MAS_RET_DIS_OUT(v)      \
        out_dword(HWIO_APCS_APC05_APC_MAS_RET_DIS_ADDR,v)
#define HWIO_APCS_APC05_APC_MAS_RET_DIS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC05_APC_MAS_RET_DIS_ADDR,m,v,HWIO_APCS_APC05_APC_MAS_RET_DIS_IN)
#define HWIO_APCS_APC05_APC_MAS_RET_DIS_L2_MAS_RET_SLP_DIS_BMSK                   0x4
#define HWIO_APCS_APC05_APC_MAS_RET_DIS_L2_MAS_RET_SLP_DIS_SHFT                   0x2
#define HWIO_APCS_APC05_APC_MAS_RET_DIS_CPU1_MAS_RET_SLP_DIS_BMSK                 0x2
#define HWIO_APCS_APC05_APC_MAS_RET_DIS_CPU1_MAS_RET_SLP_DIS_SHFT                 0x1
#define HWIO_APCS_APC05_APC_MAS_RET_DIS_CPU0_MAS_RET_SLP_DIS_BMSK                 0x1
#define HWIO_APCS_APC05_APC_MAS_RET_DIS_CPU0_MAS_RET_SLP_DIS_SHFT                 0x0

/*----------------------------------------------------------------------------
 * MODULE: APCS_APC06_DCVS_APC
 *--------------------------------------------------------------------------*/

#define APCS_APC06_DCVS_APC_REG_BASE                                       (HMSS_PERIPH_BASE      + 0x00254600)

#define HWIO_APCS_APC06_DCVS_CTL_ADDR                                      (APCS_APC06_DCVS_APC_REG_BASE      + 0x00000000)
#define HWIO_APCS_APC06_DCVS_CTL_RMSK                                      0x80030001
#define HWIO_APCS_APC06_DCVS_CTL_ATTR                                             0x3
#define HWIO_APCS_APC06_DCVS_CTL_IN          \
        in_dword_masked(HWIO_APCS_APC06_DCVS_CTL_ADDR, HWIO_APCS_APC06_DCVS_CTL_RMSK)
#define HWIO_APCS_APC06_DCVS_CTL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC06_DCVS_CTL_ADDR, m)
#define HWIO_APCS_APC06_DCVS_CTL_OUT(v)      \
        out_dword(HWIO_APCS_APC06_DCVS_CTL_ADDR,v)
#define HWIO_APCS_APC06_DCVS_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC06_DCVS_CTL_ADDR,m,v,HWIO_APCS_APC06_DCVS_CTL_IN)
#define HWIO_APCS_APC06_DCVS_CTL_BUSY_BMSK                                 0x80000000
#define HWIO_APCS_APC06_DCVS_CTL_BUSY_SHFT                                       0x1f
#define HWIO_APCS_APC06_DCVS_CTL_IRQ_EN_BMSK                                  0x20000
#define HWIO_APCS_APC06_DCVS_CTL_IRQ_EN_SHFT                                     0x11
#define HWIO_APCS_APC06_DCVS_CTL_CSM_EN_BMSK                                  0x10000
#define HWIO_APCS_APC06_DCVS_CTL_CSM_EN_SHFT                                     0x10
#define HWIO_APCS_APC06_DCVS_CTL_REQ_BMSK                                         0x1
#define HWIO_APCS_APC06_DCVS_CTL_REQ_SHFT                                         0x0

#define HWIO_APCS_APC06_DCVS_CEIL_VLVL_ADDR                                (APCS_APC06_DCVS_APC_REG_BASE      + 0x00000004)
#define HWIO_APCS_APC06_DCVS_CEIL_VLVL_RMSK                                      0xff
#define HWIO_APCS_APC06_DCVS_CEIL_VLVL_ATTR                                       0x3
#define HWIO_APCS_APC06_DCVS_CEIL_VLVL_IN          \
        in_dword_masked(HWIO_APCS_APC06_DCVS_CEIL_VLVL_ADDR, HWIO_APCS_APC06_DCVS_CEIL_VLVL_RMSK)
#define HWIO_APCS_APC06_DCVS_CEIL_VLVL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC06_DCVS_CEIL_VLVL_ADDR, m)
#define HWIO_APCS_APC06_DCVS_CEIL_VLVL_OUT(v)      \
        out_dword(HWIO_APCS_APC06_DCVS_CEIL_VLVL_ADDR,v)
#define HWIO_APCS_APC06_DCVS_CEIL_VLVL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC06_DCVS_CEIL_VLVL_ADDR,m,v,HWIO_APCS_APC06_DCVS_CEIL_VLVL_IN)
#define HWIO_APCS_APC06_DCVS_CEIL_VLVL_CEILING_VLVL_BMSK                         0xff
#define HWIO_APCS_APC06_DCVS_CEIL_VLVL_CEILING_VLVL_SHFT                          0x0

#define HWIO_APCS_APC06_DCVS_FLOOR_VLVL_ADDR                               (APCS_APC06_DCVS_APC_REG_BASE      + 0x00000008)
#define HWIO_APCS_APC06_DCVS_FLOOR_VLVL_RMSK                                     0xff
#define HWIO_APCS_APC06_DCVS_FLOOR_VLVL_ATTR                                      0x3
#define HWIO_APCS_APC06_DCVS_FLOOR_VLVL_IN          \
        in_dword_masked(HWIO_APCS_APC06_DCVS_FLOOR_VLVL_ADDR, HWIO_APCS_APC06_DCVS_FLOOR_VLVL_RMSK)
#define HWIO_APCS_APC06_DCVS_FLOOR_VLVL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC06_DCVS_FLOOR_VLVL_ADDR, m)
#define HWIO_APCS_APC06_DCVS_FLOOR_VLVL_OUT(v)      \
        out_dword(HWIO_APCS_APC06_DCVS_FLOOR_VLVL_ADDR,v)
#define HWIO_APCS_APC06_DCVS_FLOOR_VLVL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC06_DCVS_FLOOR_VLVL_ADDR,m,v,HWIO_APCS_APC06_DCVS_FLOOR_VLVL_IN)
#define HWIO_APCS_APC06_DCVS_FLOOR_VLVL_FLOOR_VLVL_BMSK                          0xff
#define HWIO_APCS_APC06_DCVS_FLOOR_VLVL_FLOOR_VLVL_SHFT                           0x0

#define HWIO_APCS_APC06_DCVS_SAFE_LVAL_ADDR                                (APCS_APC06_DCVS_APC_REG_BASE      + 0x0000000c)
#define HWIO_APCS_APC06_DCVS_SAFE_LVAL_RMSK                                      0xff
#define HWIO_APCS_APC06_DCVS_SAFE_LVAL_ATTR                                       0x3
#define HWIO_APCS_APC06_DCVS_SAFE_LVAL_IN          \
        in_dword_masked(HWIO_APCS_APC06_DCVS_SAFE_LVAL_ADDR, HWIO_APCS_APC06_DCVS_SAFE_LVAL_RMSK)
#define HWIO_APCS_APC06_DCVS_SAFE_LVAL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC06_DCVS_SAFE_LVAL_ADDR, m)
#define HWIO_APCS_APC06_DCVS_SAFE_LVAL_OUT(v)      \
        out_dword(HWIO_APCS_APC06_DCVS_SAFE_LVAL_ADDR,v)
#define HWIO_APCS_APC06_DCVS_SAFE_LVAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC06_DCVS_SAFE_LVAL_ADDR,m,v,HWIO_APCS_APC06_DCVS_SAFE_LVAL_IN)
#define HWIO_APCS_APC06_DCVS_SAFE_LVAL_SAFE_LVAL_BMSK                            0xff
#define HWIO_APCS_APC06_DCVS_SAFE_LVAL_SAFE_LVAL_SHFT                             0x0

#define HWIO_APCS_APC06_DCVS_VOTE_CTL_ADDR                                 (APCS_APC06_DCVS_APC_REG_BASE      + 0x00000010)
#define HWIO_APCS_APC06_DCVS_VOTE_CTL_RMSK                                 0xffff0073
#define HWIO_APCS_APC06_DCVS_VOTE_CTL_ATTR                                        0x3
#define HWIO_APCS_APC06_DCVS_VOTE_CTL_IN          \
        in_dword_masked(HWIO_APCS_APC06_DCVS_VOTE_CTL_ADDR, HWIO_APCS_APC06_DCVS_VOTE_CTL_RMSK)
#define HWIO_APCS_APC06_DCVS_VOTE_CTL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC06_DCVS_VOTE_CTL_ADDR, m)
#define HWIO_APCS_APC06_DCVS_VOTE_CTL_OUT(v)      \
        out_dword(HWIO_APCS_APC06_DCVS_VOTE_CTL_ADDR,v)
#define HWIO_APCS_APC06_DCVS_VOTE_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC06_DCVS_VOTE_CTL_ADDR,m,v,HWIO_APCS_APC06_DCVS_VOTE_CTL_IN)
#define HWIO_APCS_APC06_DCVS_VOTE_CTL_HYST_DLY_BMSK                        0xffff0000
#define HWIO_APCS_APC06_DCVS_VOTE_CTL_HYST_DLY_SHFT                              0x10
#define HWIO_APCS_APC06_DCVS_VOTE_CTL_PWR_STATE_THRESHOLD_BMSK                   0x70
#define HWIO_APCS_APC06_DCVS_VOTE_CTL_PWR_STATE_THRESHOLD_SHFT                    0x4
#define HWIO_APCS_APC06_DCVS_VOTE_CTL_SW_VOTE_VAL_BMSK                            0x2
#define HWIO_APCS_APC06_DCVS_VOTE_CTL_SW_VOTE_VAL_SHFT                            0x1
#define HWIO_APCS_APC06_DCVS_VOTE_CTL_VOTE_EN_BMSK                                0x1
#define HWIO_APCS_APC06_DCVS_VOTE_CTL_VOTE_EN_SHFT                                0x0

#define HWIO_APCS_APC06_APC_PWR_GATE_MODE_ADDR                             (APCS_APC06_DCVS_APC_REG_BASE      + 0x00000020)
#define HWIO_APCS_APC06_APC_PWR_GATE_MODE_RMSK                                    0x1
#define HWIO_APCS_APC06_APC_PWR_GATE_MODE_ATTR                                    0x3
#define HWIO_APCS_APC06_APC_PWR_GATE_MODE_IN          \
        in_dword_masked(HWIO_APCS_APC06_APC_PWR_GATE_MODE_ADDR, HWIO_APCS_APC06_APC_PWR_GATE_MODE_RMSK)
#define HWIO_APCS_APC06_APC_PWR_GATE_MODE_INM(m)      \
        in_dword_masked(HWIO_APCS_APC06_APC_PWR_GATE_MODE_ADDR, m)
#define HWIO_APCS_APC06_APC_PWR_GATE_MODE_OUT(v)      \
        out_dword(HWIO_APCS_APC06_APC_PWR_GATE_MODE_ADDR,v)
#define HWIO_APCS_APC06_APC_PWR_GATE_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC06_APC_PWR_GATE_MODE_ADDR,m,v,HWIO_APCS_APC06_APC_PWR_GATE_MODE_IN)
#define HWIO_APCS_APC06_APC_PWR_GATE_MODE_MODE_BMSK                               0x1
#define HWIO_APCS_APC06_APC_PWR_GATE_MODE_MODE_SHFT                               0x0

#define HWIO_APCS_APC06_APC_LDO_VREF_FUNC_ADDR                             (APCS_APC06_DCVS_APC_REG_BASE      + 0x00000024)
#define HWIO_APCS_APC06_APC_LDO_VREF_FUNC_RMSK                                   0x7f
#define HWIO_APCS_APC06_APC_LDO_VREF_FUNC_ATTR                                    0x3
#define HWIO_APCS_APC06_APC_LDO_VREF_FUNC_IN          \
        in_dword_masked(HWIO_APCS_APC06_APC_LDO_VREF_FUNC_ADDR, HWIO_APCS_APC06_APC_LDO_VREF_FUNC_RMSK)
#define HWIO_APCS_APC06_APC_LDO_VREF_FUNC_INM(m)      \
        in_dword_masked(HWIO_APCS_APC06_APC_LDO_VREF_FUNC_ADDR, m)
#define HWIO_APCS_APC06_APC_LDO_VREF_FUNC_OUT(v)      \
        out_dword(HWIO_APCS_APC06_APC_LDO_VREF_FUNC_ADDR,v)
#define HWIO_APCS_APC06_APC_LDO_VREF_FUNC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC06_APC_LDO_VREF_FUNC_ADDR,m,v,HWIO_APCS_APC06_APC_LDO_VREF_FUNC_IN)
#define HWIO_APCS_APC06_APC_LDO_VREF_FUNC_VREF_LDO_BMSK                          0x7f
#define HWIO_APCS_APC06_APC_LDO_VREF_FUNC_VREF_LDO_SHFT                           0x0

#define HWIO_APCS_APC06_APC_LDO_VREF_RET_ADDR                              (APCS_APC06_DCVS_APC_REG_BASE      + 0x00000028)
#define HWIO_APCS_APC06_APC_LDO_VREF_RET_RMSK                                    0x7f
#define HWIO_APCS_APC06_APC_LDO_VREF_RET_ATTR                                     0x3
#define HWIO_APCS_APC06_APC_LDO_VREF_RET_IN          \
        in_dword_masked(HWIO_APCS_APC06_APC_LDO_VREF_RET_ADDR, HWIO_APCS_APC06_APC_LDO_VREF_RET_RMSK)
#define HWIO_APCS_APC06_APC_LDO_VREF_RET_INM(m)      \
        in_dword_masked(HWIO_APCS_APC06_APC_LDO_VREF_RET_ADDR, m)
#define HWIO_APCS_APC06_APC_LDO_VREF_RET_OUT(v)      \
        out_dword(HWIO_APCS_APC06_APC_LDO_VREF_RET_ADDR,v)
#define HWIO_APCS_APC06_APC_LDO_VREF_RET_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC06_APC_LDO_VREF_RET_ADDR,m,v,HWIO_APCS_APC06_APC_LDO_VREF_RET_IN)
#define HWIO_APCS_APC06_APC_LDO_VREF_RET_VREF_RET_BMSK                           0x7f
#define HWIO_APCS_APC06_APC_LDO_VREF_RET_VREF_RET_SHFT                            0x0

#define HWIO_APCS_APC06_APC_LDO_ACC_SEL_ADDR                               (APCS_APC06_DCVS_APC_REG_BASE      + 0x00000030)
#define HWIO_APCS_APC06_APC_LDO_ACC_SEL_RMSK                                     0x13
#define HWIO_APCS_APC06_APC_LDO_ACC_SEL_ATTR                                      0x3
#define HWIO_APCS_APC06_APC_LDO_ACC_SEL_IN          \
        in_dword_masked(HWIO_APCS_APC06_APC_LDO_ACC_SEL_ADDR, HWIO_APCS_APC06_APC_LDO_ACC_SEL_RMSK)
#define HWIO_APCS_APC06_APC_LDO_ACC_SEL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC06_APC_LDO_ACC_SEL_ADDR, m)
#define HWIO_APCS_APC06_APC_LDO_ACC_SEL_OUT(v)      \
        out_dword(HWIO_APCS_APC06_APC_LDO_ACC_SEL_ADDR,v)
#define HWIO_APCS_APC06_APC_LDO_ACC_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC06_APC_LDO_ACC_SEL_ADDR,m,v,HWIO_APCS_APC06_APC_LDO_ACC_SEL_IN)
#define HWIO_APCS_APC06_APC_LDO_ACC_SEL_PERF_MUX_SEL_BMSK                        0x10
#define HWIO_APCS_APC06_APC_LDO_ACC_SEL_PERF_MUX_SEL_SHFT                         0x4
#define HWIO_APCS_APC06_APC_LDO_ACC_SEL_L2_MODE_BMSK                              0x2
#define HWIO_APCS_APC06_APC_LDO_ACC_SEL_L2_MODE_SHFT                              0x1
#define HWIO_APCS_APC06_APC_LDO_ACC_SEL_CPU_MODE_BMSK                             0x1
#define HWIO_APCS_APC06_APC_LDO_ACC_SEL_CPU_MODE_SHFT                             0x0

#define HWIO_APCS_APC06_APC_PGS_RET_DIS_ADDR                               (APCS_APC06_DCVS_APC_REG_BASE      + 0x00000034)
#define HWIO_APCS_APC06_APC_PGS_RET_DIS_RMSK                                      0x7
#define HWIO_APCS_APC06_APC_PGS_RET_DIS_ATTR                                      0x3
#define HWIO_APCS_APC06_APC_PGS_RET_DIS_IN          \
        in_dword_masked(HWIO_APCS_APC06_APC_PGS_RET_DIS_ADDR, HWIO_APCS_APC06_APC_PGS_RET_DIS_RMSK)
#define HWIO_APCS_APC06_APC_PGS_RET_DIS_INM(m)      \
        in_dword_masked(HWIO_APCS_APC06_APC_PGS_RET_DIS_ADDR, m)
#define HWIO_APCS_APC06_APC_PGS_RET_DIS_OUT(v)      \
        out_dword(HWIO_APCS_APC06_APC_PGS_RET_DIS_ADDR,v)
#define HWIO_APCS_APC06_APC_PGS_RET_DIS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC06_APC_PGS_RET_DIS_ADDR,m,v,HWIO_APCS_APC06_APC_PGS_RET_DIS_IN)
#define HWIO_APCS_APC06_APC_PGS_RET_DIS_L2_PGS_RET_SLP_DIS_BMSK                   0x4
#define HWIO_APCS_APC06_APC_PGS_RET_DIS_L2_PGS_RET_SLP_DIS_SHFT                   0x2
#define HWIO_APCS_APC06_APC_PGS_RET_DIS_CPU1_PGS_RET_SLP_DIS_BMSK                 0x2
#define HWIO_APCS_APC06_APC_PGS_RET_DIS_CPU1_PGS_RET_SLP_DIS_SHFT                 0x1
#define HWIO_APCS_APC06_APC_PGS_RET_DIS_CPU0_PGS_RET_SLP_DIS_BMSK                 0x1
#define HWIO_APCS_APC06_APC_PGS_RET_DIS_CPU0_PGS_RET_SLP_DIS_SHFT                 0x0

#define HWIO_APCS_APC06_APC_MAS_RET_DIS_ADDR                               (APCS_APC06_DCVS_APC_REG_BASE      + 0x00000038)
#define HWIO_APCS_APC06_APC_MAS_RET_DIS_RMSK                                      0x7
#define HWIO_APCS_APC06_APC_MAS_RET_DIS_ATTR                                      0x3
#define HWIO_APCS_APC06_APC_MAS_RET_DIS_IN          \
        in_dword_masked(HWIO_APCS_APC06_APC_MAS_RET_DIS_ADDR, HWIO_APCS_APC06_APC_MAS_RET_DIS_RMSK)
#define HWIO_APCS_APC06_APC_MAS_RET_DIS_INM(m)      \
        in_dword_masked(HWIO_APCS_APC06_APC_MAS_RET_DIS_ADDR, m)
#define HWIO_APCS_APC06_APC_MAS_RET_DIS_OUT(v)      \
        out_dword(HWIO_APCS_APC06_APC_MAS_RET_DIS_ADDR,v)
#define HWIO_APCS_APC06_APC_MAS_RET_DIS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC06_APC_MAS_RET_DIS_ADDR,m,v,HWIO_APCS_APC06_APC_MAS_RET_DIS_IN)
#define HWIO_APCS_APC06_APC_MAS_RET_DIS_L2_MAS_RET_SLP_DIS_BMSK                   0x4
#define HWIO_APCS_APC06_APC_MAS_RET_DIS_L2_MAS_RET_SLP_DIS_SHFT                   0x2
#define HWIO_APCS_APC06_APC_MAS_RET_DIS_CPU1_MAS_RET_SLP_DIS_BMSK                 0x2
#define HWIO_APCS_APC06_APC_MAS_RET_DIS_CPU1_MAS_RET_SLP_DIS_SHFT                 0x1
#define HWIO_APCS_APC06_APC_MAS_RET_DIS_CPU0_MAS_RET_SLP_DIS_BMSK                 0x1
#define HWIO_APCS_APC06_APC_MAS_RET_DIS_CPU0_MAS_RET_SLP_DIS_SHFT                 0x0

/*----------------------------------------------------------------------------
 * MODULE: APCS_APC07_DCVS_APC
 *--------------------------------------------------------------------------*/

#define APCS_APC07_DCVS_APC_REG_BASE                                       (HMSS_PERIPH_BASE      + 0x00254e00)

#define HWIO_APCS_APC07_DCVS_CTL_ADDR                                      (APCS_APC07_DCVS_APC_REG_BASE      + 0x00000000)
#define HWIO_APCS_APC07_DCVS_CTL_RMSK                                      0x80030001
#define HWIO_APCS_APC07_DCVS_CTL_ATTR                                             0x3
#define HWIO_APCS_APC07_DCVS_CTL_IN          \
        in_dword_masked(HWIO_APCS_APC07_DCVS_CTL_ADDR, HWIO_APCS_APC07_DCVS_CTL_RMSK)
#define HWIO_APCS_APC07_DCVS_CTL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC07_DCVS_CTL_ADDR, m)
#define HWIO_APCS_APC07_DCVS_CTL_OUT(v)      \
        out_dword(HWIO_APCS_APC07_DCVS_CTL_ADDR,v)
#define HWIO_APCS_APC07_DCVS_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC07_DCVS_CTL_ADDR,m,v,HWIO_APCS_APC07_DCVS_CTL_IN)
#define HWIO_APCS_APC07_DCVS_CTL_BUSY_BMSK                                 0x80000000
#define HWIO_APCS_APC07_DCVS_CTL_BUSY_SHFT                                       0x1f
#define HWIO_APCS_APC07_DCVS_CTL_IRQ_EN_BMSK                                  0x20000
#define HWIO_APCS_APC07_DCVS_CTL_IRQ_EN_SHFT                                     0x11
#define HWIO_APCS_APC07_DCVS_CTL_CSM_EN_BMSK                                  0x10000
#define HWIO_APCS_APC07_DCVS_CTL_CSM_EN_SHFT                                     0x10
#define HWIO_APCS_APC07_DCVS_CTL_REQ_BMSK                                         0x1
#define HWIO_APCS_APC07_DCVS_CTL_REQ_SHFT                                         0x0

#define HWIO_APCS_APC07_DCVS_CEIL_VLVL_ADDR                                (APCS_APC07_DCVS_APC_REG_BASE      + 0x00000004)
#define HWIO_APCS_APC07_DCVS_CEIL_VLVL_RMSK                                      0xff
#define HWIO_APCS_APC07_DCVS_CEIL_VLVL_ATTR                                       0x3
#define HWIO_APCS_APC07_DCVS_CEIL_VLVL_IN          \
        in_dword_masked(HWIO_APCS_APC07_DCVS_CEIL_VLVL_ADDR, HWIO_APCS_APC07_DCVS_CEIL_VLVL_RMSK)
#define HWIO_APCS_APC07_DCVS_CEIL_VLVL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC07_DCVS_CEIL_VLVL_ADDR, m)
#define HWIO_APCS_APC07_DCVS_CEIL_VLVL_OUT(v)      \
        out_dword(HWIO_APCS_APC07_DCVS_CEIL_VLVL_ADDR,v)
#define HWIO_APCS_APC07_DCVS_CEIL_VLVL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC07_DCVS_CEIL_VLVL_ADDR,m,v,HWIO_APCS_APC07_DCVS_CEIL_VLVL_IN)
#define HWIO_APCS_APC07_DCVS_CEIL_VLVL_CEILING_VLVL_BMSK                         0xff
#define HWIO_APCS_APC07_DCVS_CEIL_VLVL_CEILING_VLVL_SHFT                          0x0

#define HWIO_APCS_APC07_DCVS_FLOOR_VLVL_ADDR                               (APCS_APC07_DCVS_APC_REG_BASE      + 0x00000008)
#define HWIO_APCS_APC07_DCVS_FLOOR_VLVL_RMSK                                     0xff
#define HWIO_APCS_APC07_DCVS_FLOOR_VLVL_ATTR                                      0x3
#define HWIO_APCS_APC07_DCVS_FLOOR_VLVL_IN          \
        in_dword_masked(HWIO_APCS_APC07_DCVS_FLOOR_VLVL_ADDR, HWIO_APCS_APC07_DCVS_FLOOR_VLVL_RMSK)
#define HWIO_APCS_APC07_DCVS_FLOOR_VLVL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC07_DCVS_FLOOR_VLVL_ADDR, m)
#define HWIO_APCS_APC07_DCVS_FLOOR_VLVL_OUT(v)      \
        out_dword(HWIO_APCS_APC07_DCVS_FLOOR_VLVL_ADDR,v)
#define HWIO_APCS_APC07_DCVS_FLOOR_VLVL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC07_DCVS_FLOOR_VLVL_ADDR,m,v,HWIO_APCS_APC07_DCVS_FLOOR_VLVL_IN)
#define HWIO_APCS_APC07_DCVS_FLOOR_VLVL_FLOOR_VLVL_BMSK                          0xff
#define HWIO_APCS_APC07_DCVS_FLOOR_VLVL_FLOOR_VLVL_SHFT                           0x0

#define HWIO_APCS_APC07_DCVS_SAFE_LVAL_ADDR                                (APCS_APC07_DCVS_APC_REG_BASE      + 0x0000000c)
#define HWIO_APCS_APC07_DCVS_SAFE_LVAL_RMSK                                      0xff
#define HWIO_APCS_APC07_DCVS_SAFE_LVAL_ATTR                                       0x3
#define HWIO_APCS_APC07_DCVS_SAFE_LVAL_IN          \
        in_dword_masked(HWIO_APCS_APC07_DCVS_SAFE_LVAL_ADDR, HWIO_APCS_APC07_DCVS_SAFE_LVAL_RMSK)
#define HWIO_APCS_APC07_DCVS_SAFE_LVAL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC07_DCVS_SAFE_LVAL_ADDR, m)
#define HWIO_APCS_APC07_DCVS_SAFE_LVAL_OUT(v)      \
        out_dword(HWIO_APCS_APC07_DCVS_SAFE_LVAL_ADDR,v)
#define HWIO_APCS_APC07_DCVS_SAFE_LVAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC07_DCVS_SAFE_LVAL_ADDR,m,v,HWIO_APCS_APC07_DCVS_SAFE_LVAL_IN)
#define HWIO_APCS_APC07_DCVS_SAFE_LVAL_SAFE_LVAL_BMSK                            0xff
#define HWIO_APCS_APC07_DCVS_SAFE_LVAL_SAFE_LVAL_SHFT                             0x0

#define HWIO_APCS_APC07_DCVS_VOTE_CTL_ADDR                                 (APCS_APC07_DCVS_APC_REG_BASE      + 0x00000010)
#define HWIO_APCS_APC07_DCVS_VOTE_CTL_RMSK                                 0xffff0073
#define HWIO_APCS_APC07_DCVS_VOTE_CTL_ATTR                                        0x3
#define HWIO_APCS_APC07_DCVS_VOTE_CTL_IN          \
        in_dword_masked(HWIO_APCS_APC07_DCVS_VOTE_CTL_ADDR, HWIO_APCS_APC07_DCVS_VOTE_CTL_RMSK)
#define HWIO_APCS_APC07_DCVS_VOTE_CTL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC07_DCVS_VOTE_CTL_ADDR, m)
#define HWIO_APCS_APC07_DCVS_VOTE_CTL_OUT(v)      \
        out_dword(HWIO_APCS_APC07_DCVS_VOTE_CTL_ADDR,v)
#define HWIO_APCS_APC07_DCVS_VOTE_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC07_DCVS_VOTE_CTL_ADDR,m,v,HWIO_APCS_APC07_DCVS_VOTE_CTL_IN)
#define HWIO_APCS_APC07_DCVS_VOTE_CTL_HYST_DLY_BMSK                        0xffff0000
#define HWIO_APCS_APC07_DCVS_VOTE_CTL_HYST_DLY_SHFT                              0x10
#define HWIO_APCS_APC07_DCVS_VOTE_CTL_PWR_STATE_THRESHOLD_BMSK                   0x70
#define HWIO_APCS_APC07_DCVS_VOTE_CTL_PWR_STATE_THRESHOLD_SHFT                    0x4
#define HWIO_APCS_APC07_DCVS_VOTE_CTL_SW_VOTE_VAL_BMSK                            0x2
#define HWIO_APCS_APC07_DCVS_VOTE_CTL_SW_VOTE_VAL_SHFT                            0x1
#define HWIO_APCS_APC07_DCVS_VOTE_CTL_VOTE_EN_BMSK                                0x1
#define HWIO_APCS_APC07_DCVS_VOTE_CTL_VOTE_EN_SHFT                                0x0

#define HWIO_APCS_APC07_APC_PWR_GATE_MODE_ADDR                             (APCS_APC07_DCVS_APC_REG_BASE      + 0x00000020)
#define HWIO_APCS_APC07_APC_PWR_GATE_MODE_RMSK                                    0x1
#define HWIO_APCS_APC07_APC_PWR_GATE_MODE_ATTR                                    0x3
#define HWIO_APCS_APC07_APC_PWR_GATE_MODE_IN          \
        in_dword_masked(HWIO_APCS_APC07_APC_PWR_GATE_MODE_ADDR, HWIO_APCS_APC07_APC_PWR_GATE_MODE_RMSK)
#define HWIO_APCS_APC07_APC_PWR_GATE_MODE_INM(m)      \
        in_dword_masked(HWIO_APCS_APC07_APC_PWR_GATE_MODE_ADDR, m)
#define HWIO_APCS_APC07_APC_PWR_GATE_MODE_OUT(v)      \
        out_dword(HWIO_APCS_APC07_APC_PWR_GATE_MODE_ADDR,v)
#define HWIO_APCS_APC07_APC_PWR_GATE_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC07_APC_PWR_GATE_MODE_ADDR,m,v,HWIO_APCS_APC07_APC_PWR_GATE_MODE_IN)
#define HWIO_APCS_APC07_APC_PWR_GATE_MODE_MODE_BMSK                               0x1
#define HWIO_APCS_APC07_APC_PWR_GATE_MODE_MODE_SHFT                               0x0

#define HWIO_APCS_APC07_APC_LDO_VREF_FUNC_ADDR                             (APCS_APC07_DCVS_APC_REG_BASE      + 0x00000024)
#define HWIO_APCS_APC07_APC_LDO_VREF_FUNC_RMSK                                   0x7f
#define HWIO_APCS_APC07_APC_LDO_VREF_FUNC_ATTR                                    0x3
#define HWIO_APCS_APC07_APC_LDO_VREF_FUNC_IN          \
        in_dword_masked(HWIO_APCS_APC07_APC_LDO_VREF_FUNC_ADDR, HWIO_APCS_APC07_APC_LDO_VREF_FUNC_RMSK)
#define HWIO_APCS_APC07_APC_LDO_VREF_FUNC_INM(m)      \
        in_dword_masked(HWIO_APCS_APC07_APC_LDO_VREF_FUNC_ADDR, m)
#define HWIO_APCS_APC07_APC_LDO_VREF_FUNC_OUT(v)      \
        out_dword(HWIO_APCS_APC07_APC_LDO_VREF_FUNC_ADDR,v)
#define HWIO_APCS_APC07_APC_LDO_VREF_FUNC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC07_APC_LDO_VREF_FUNC_ADDR,m,v,HWIO_APCS_APC07_APC_LDO_VREF_FUNC_IN)
#define HWIO_APCS_APC07_APC_LDO_VREF_FUNC_VREF_LDO_BMSK                          0x7f
#define HWIO_APCS_APC07_APC_LDO_VREF_FUNC_VREF_LDO_SHFT                           0x0

#define HWIO_APCS_APC07_APC_LDO_VREF_RET_ADDR                              (APCS_APC07_DCVS_APC_REG_BASE      + 0x00000028)
#define HWIO_APCS_APC07_APC_LDO_VREF_RET_RMSK                                    0x7f
#define HWIO_APCS_APC07_APC_LDO_VREF_RET_ATTR                                     0x3
#define HWIO_APCS_APC07_APC_LDO_VREF_RET_IN          \
        in_dword_masked(HWIO_APCS_APC07_APC_LDO_VREF_RET_ADDR, HWIO_APCS_APC07_APC_LDO_VREF_RET_RMSK)
#define HWIO_APCS_APC07_APC_LDO_VREF_RET_INM(m)      \
        in_dword_masked(HWIO_APCS_APC07_APC_LDO_VREF_RET_ADDR, m)
#define HWIO_APCS_APC07_APC_LDO_VREF_RET_OUT(v)      \
        out_dword(HWIO_APCS_APC07_APC_LDO_VREF_RET_ADDR,v)
#define HWIO_APCS_APC07_APC_LDO_VREF_RET_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC07_APC_LDO_VREF_RET_ADDR,m,v,HWIO_APCS_APC07_APC_LDO_VREF_RET_IN)
#define HWIO_APCS_APC07_APC_LDO_VREF_RET_VREF_RET_BMSK                           0x7f
#define HWIO_APCS_APC07_APC_LDO_VREF_RET_VREF_RET_SHFT                            0x0

#define HWIO_APCS_APC07_APC_LDO_ACC_SEL_ADDR                               (APCS_APC07_DCVS_APC_REG_BASE      + 0x00000030)
#define HWIO_APCS_APC07_APC_LDO_ACC_SEL_RMSK                                     0x13
#define HWIO_APCS_APC07_APC_LDO_ACC_SEL_ATTR                                      0x3
#define HWIO_APCS_APC07_APC_LDO_ACC_SEL_IN          \
        in_dword_masked(HWIO_APCS_APC07_APC_LDO_ACC_SEL_ADDR, HWIO_APCS_APC07_APC_LDO_ACC_SEL_RMSK)
#define HWIO_APCS_APC07_APC_LDO_ACC_SEL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC07_APC_LDO_ACC_SEL_ADDR, m)
#define HWIO_APCS_APC07_APC_LDO_ACC_SEL_OUT(v)      \
        out_dword(HWIO_APCS_APC07_APC_LDO_ACC_SEL_ADDR,v)
#define HWIO_APCS_APC07_APC_LDO_ACC_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC07_APC_LDO_ACC_SEL_ADDR,m,v,HWIO_APCS_APC07_APC_LDO_ACC_SEL_IN)
#define HWIO_APCS_APC07_APC_LDO_ACC_SEL_PERF_MUX_SEL_BMSK                        0x10
#define HWIO_APCS_APC07_APC_LDO_ACC_SEL_PERF_MUX_SEL_SHFT                         0x4
#define HWIO_APCS_APC07_APC_LDO_ACC_SEL_L2_MODE_BMSK                              0x2
#define HWIO_APCS_APC07_APC_LDO_ACC_SEL_L2_MODE_SHFT                              0x1
#define HWIO_APCS_APC07_APC_LDO_ACC_SEL_CPU_MODE_BMSK                             0x1
#define HWIO_APCS_APC07_APC_LDO_ACC_SEL_CPU_MODE_SHFT                             0x0

#define HWIO_APCS_APC07_APC_PGS_RET_DIS_ADDR                               (APCS_APC07_DCVS_APC_REG_BASE      + 0x00000034)
#define HWIO_APCS_APC07_APC_PGS_RET_DIS_RMSK                                      0x7
#define HWIO_APCS_APC07_APC_PGS_RET_DIS_ATTR                                      0x3
#define HWIO_APCS_APC07_APC_PGS_RET_DIS_IN          \
        in_dword_masked(HWIO_APCS_APC07_APC_PGS_RET_DIS_ADDR, HWIO_APCS_APC07_APC_PGS_RET_DIS_RMSK)
#define HWIO_APCS_APC07_APC_PGS_RET_DIS_INM(m)      \
        in_dword_masked(HWIO_APCS_APC07_APC_PGS_RET_DIS_ADDR, m)
#define HWIO_APCS_APC07_APC_PGS_RET_DIS_OUT(v)      \
        out_dword(HWIO_APCS_APC07_APC_PGS_RET_DIS_ADDR,v)
#define HWIO_APCS_APC07_APC_PGS_RET_DIS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC07_APC_PGS_RET_DIS_ADDR,m,v,HWIO_APCS_APC07_APC_PGS_RET_DIS_IN)
#define HWIO_APCS_APC07_APC_PGS_RET_DIS_L2_PGS_RET_SLP_DIS_BMSK                   0x4
#define HWIO_APCS_APC07_APC_PGS_RET_DIS_L2_PGS_RET_SLP_DIS_SHFT                   0x2
#define HWIO_APCS_APC07_APC_PGS_RET_DIS_CPU1_PGS_RET_SLP_DIS_BMSK                 0x2
#define HWIO_APCS_APC07_APC_PGS_RET_DIS_CPU1_PGS_RET_SLP_DIS_SHFT                 0x1
#define HWIO_APCS_APC07_APC_PGS_RET_DIS_CPU0_PGS_RET_SLP_DIS_BMSK                 0x1
#define HWIO_APCS_APC07_APC_PGS_RET_DIS_CPU0_PGS_RET_SLP_DIS_SHFT                 0x0

#define HWIO_APCS_APC07_APC_MAS_RET_DIS_ADDR                               (APCS_APC07_DCVS_APC_REG_BASE      + 0x00000038)
#define HWIO_APCS_APC07_APC_MAS_RET_DIS_RMSK                                      0x7
#define HWIO_APCS_APC07_APC_MAS_RET_DIS_ATTR                                      0x3
#define HWIO_APCS_APC07_APC_MAS_RET_DIS_IN          \
        in_dword_masked(HWIO_APCS_APC07_APC_MAS_RET_DIS_ADDR, HWIO_APCS_APC07_APC_MAS_RET_DIS_RMSK)
#define HWIO_APCS_APC07_APC_MAS_RET_DIS_INM(m)      \
        in_dword_masked(HWIO_APCS_APC07_APC_MAS_RET_DIS_ADDR, m)
#define HWIO_APCS_APC07_APC_MAS_RET_DIS_OUT(v)      \
        out_dword(HWIO_APCS_APC07_APC_MAS_RET_DIS_ADDR,v)
#define HWIO_APCS_APC07_APC_MAS_RET_DIS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC07_APC_MAS_RET_DIS_ADDR,m,v,HWIO_APCS_APC07_APC_MAS_RET_DIS_IN)
#define HWIO_APCS_APC07_APC_MAS_RET_DIS_L2_MAS_RET_SLP_DIS_BMSK                   0x4
#define HWIO_APCS_APC07_APC_MAS_RET_DIS_L2_MAS_RET_SLP_DIS_SHFT                   0x2
#define HWIO_APCS_APC07_APC_MAS_RET_DIS_CPU1_MAS_RET_SLP_DIS_BMSK                 0x2
#define HWIO_APCS_APC07_APC_MAS_RET_DIS_CPU1_MAS_RET_SLP_DIS_SHFT                 0x1
#define HWIO_APCS_APC07_APC_MAS_RET_DIS_CPU0_MAS_RET_SLP_DIS_BMSK                 0x1
#define HWIO_APCS_APC07_APC_MAS_RET_DIS_CPU0_MAS_RET_SLP_DIS_SHFT                 0x0

/*----------------------------------------------------------------------------
 * MODULE: APCS_APC08_DCVS_APC
 *--------------------------------------------------------------------------*/

#define APCS_APC08_DCVS_APC_REG_BASE                                       (HMSS_PERIPH_BASE      + 0x00255600)

#define HWIO_APCS_APC08_DCVS_CTL_ADDR                                      (APCS_APC08_DCVS_APC_REG_BASE      + 0x00000000)
#define HWIO_APCS_APC08_DCVS_CTL_RMSK                                      0x80030001
#define HWIO_APCS_APC08_DCVS_CTL_ATTR                                             0x3
#define HWIO_APCS_APC08_DCVS_CTL_IN          \
        in_dword_masked(HWIO_APCS_APC08_DCVS_CTL_ADDR, HWIO_APCS_APC08_DCVS_CTL_RMSK)
#define HWIO_APCS_APC08_DCVS_CTL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC08_DCVS_CTL_ADDR, m)
#define HWIO_APCS_APC08_DCVS_CTL_OUT(v)      \
        out_dword(HWIO_APCS_APC08_DCVS_CTL_ADDR,v)
#define HWIO_APCS_APC08_DCVS_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC08_DCVS_CTL_ADDR,m,v,HWIO_APCS_APC08_DCVS_CTL_IN)
#define HWIO_APCS_APC08_DCVS_CTL_BUSY_BMSK                                 0x80000000
#define HWIO_APCS_APC08_DCVS_CTL_BUSY_SHFT                                       0x1f
#define HWIO_APCS_APC08_DCVS_CTL_IRQ_EN_BMSK                                  0x20000
#define HWIO_APCS_APC08_DCVS_CTL_IRQ_EN_SHFT                                     0x11
#define HWIO_APCS_APC08_DCVS_CTL_CSM_EN_BMSK                                  0x10000
#define HWIO_APCS_APC08_DCVS_CTL_CSM_EN_SHFT                                     0x10
#define HWIO_APCS_APC08_DCVS_CTL_REQ_BMSK                                         0x1
#define HWIO_APCS_APC08_DCVS_CTL_REQ_SHFT                                         0x0

#define HWIO_APCS_APC08_DCVS_CEIL_VLVL_ADDR                                (APCS_APC08_DCVS_APC_REG_BASE      + 0x00000004)
#define HWIO_APCS_APC08_DCVS_CEIL_VLVL_RMSK                                      0xff
#define HWIO_APCS_APC08_DCVS_CEIL_VLVL_ATTR                                       0x3
#define HWIO_APCS_APC08_DCVS_CEIL_VLVL_IN          \
        in_dword_masked(HWIO_APCS_APC08_DCVS_CEIL_VLVL_ADDR, HWIO_APCS_APC08_DCVS_CEIL_VLVL_RMSK)
#define HWIO_APCS_APC08_DCVS_CEIL_VLVL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC08_DCVS_CEIL_VLVL_ADDR, m)
#define HWIO_APCS_APC08_DCVS_CEIL_VLVL_OUT(v)      \
        out_dword(HWIO_APCS_APC08_DCVS_CEIL_VLVL_ADDR,v)
#define HWIO_APCS_APC08_DCVS_CEIL_VLVL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC08_DCVS_CEIL_VLVL_ADDR,m,v,HWIO_APCS_APC08_DCVS_CEIL_VLVL_IN)
#define HWIO_APCS_APC08_DCVS_CEIL_VLVL_CEILING_VLVL_BMSK                         0xff
#define HWIO_APCS_APC08_DCVS_CEIL_VLVL_CEILING_VLVL_SHFT                          0x0

#define HWIO_APCS_APC08_DCVS_FLOOR_VLVL_ADDR                               (APCS_APC08_DCVS_APC_REG_BASE      + 0x00000008)
#define HWIO_APCS_APC08_DCVS_FLOOR_VLVL_RMSK                                     0xff
#define HWIO_APCS_APC08_DCVS_FLOOR_VLVL_ATTR                                      0x3
#define HWIO_APCS_APC08_DCVS_FLOOR_VLVL_IN          \
        in_dword_masked(HWIO_APCS_APC08_DCVS_FLOOR_VLVL_ADDR, HWIO_APCS_APC08_DCVS_FLOOR_VLVL_RMSK)
#define HWIO_APCS_APC08_DCVS_FLOOR_VLVL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC08_DCVS_FLOOR_VLVL_ADDR, m)
#define HWIO_APCS_APC08_DCVS_FLOOR_VLVL_OUT(v)      \
        out_dword(HWIO_APCS_APC08_DCVS_FLOOR_VLVL_ADDR,v)
#define HWIO_APCS_APC08_DCVS_FLOOR_VLVL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC08_DCVS_FLOOR_VLVL_ADDR,m,v,HWIO_APCS_APC08_DCVS_FLOOR_VLVL_IN)
#define HWIO_APCS_APC08_DCVS_FLOOR_VLVL_FLOOR_VLVL_BMSK                          0xff
#define HWIO_APCS_APC08_DCVS_FLOOR_VLVL_FLOOR_VLVL_SHFT                           0x0

#define HWIO_APCS_APC08_DCVS_SAFE_LVAL_ADDR                                (APCS_APC08_DCVS_APC_REG_BASE      + 0x0000000c)
#define HWIO_APCS_APC08_DCVS_SAFE_LVAL_RMSK                                      0xff
#define HWIO_APCS_APC08_DCVS_SAFE_LVAL_ATTR                                       0x3
#define HWIO_APCS_APC08_DCVS_SAFE_LVAL_IN          \
        in_dword_masked(HWIO_APCS_APC08_DCVS_SAFE_LVAL_ADDR, HWIO_APCS_APC08_DCVS_SAFE_LVAL_RMSK)
#define HWIO_APCS_APC08_DCVS_SAFE_LVAL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC08_DCVS_SAFE_LVAL_ADDR, m)
#define HWIO_APCS_APC08_DCVS_SAFE_LVAL_OUT(v)      \
        out_dword(HWIO_APCS_APC08_DCVS_SAFE_LVAL_ADDR,v)
#define HWIO_APCS_APC08_DCVS_SAFE_LVAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC08_DCVS_SAFE_LVAL_ADDR,m,v,HWIO_APCS_APC08_DCVS_SAFE_LVAL_IN)
#define HWIO_APCS_APC08_DCVS_SAFE_LVAL_SAFE_LVAL_BMSK                            0xff
#define HWIO_APCS_APC08_DCVS_SAFE_LVAL_SAFE_LVAL_SHFT                             0x0

#define HWIO_APCS_APC08_DCVS_VOTE_CTL_ADDR                                 (APCS_APC08_DCVS_APC_REG_BASE      + 0x00000010)
#define HWIO_APCS_APC08_DCVS_VOTE_CTL_RMSK                                 0xffff0073
#define HWIO_APCS_APC08_DCVS_VOTE_CTL_ATTR                                        0x3
#define HWIO_APCS_APC08_DCVS_VOTE_CTL_IN          \
        in_dword_masked(HWIO_APCS_APC08_DCVS_VOTE_CTL_ADDR, HWIO_APCS_APC08_DCVS_VOTE_CTL_RMSK)
#define HWIO_APCS_APC08_DCVS_VOTE_CTL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC08_DCVS_VOTE_CTL_ADDR, m)
#define HWIO_APCS_APC08_DCVS_VOTE_CTL_OUT(v)      \
        out_dword(HWIO_APCS_APC08_DCVS_VOTE_CTL_ADDR,v)
#define HWIO_APCS_APC08_DCVS_VOTE_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC08_DCVS_VOTE_CTL_ADDR,m,v,HWIO_APCS_APC08_DCVS_VOTE_CTL_IN)
#define HWIO_APCS_APC08_DCVS_VOTE_CTL_HYST_DLY_BMSK                        0xffff0000
#define HWIO_APCS_APC08_DCVS_VOTE_CTL_HYST_DLY_SHFT                              0x10
#define HWIO_APCS_APC08_DCVS_VOTE_CTL_PWR_STATE_THRESHOLD_BMSK                   0x70
#define HWIO_APCS_APC08_DCVS_VOTE_CTL_PWR_STATE_THRESHOLD_SHFT                    0x4
#define HWIO_APCS_APC08_DCVS_VOTE_CTL_SW_VOTE_VAL_BMSK                            0x2
#define HWIO_APCS_APC08_DCVS_VOTE_CTL_SW_VOTE_VAL_SHFT                            0x1
#define HWIO_APCS_APC08_DCVS_VOTE_CTL_VOTE_EN_BMSK                                0x1
#define HWIO_APCS_APC08_DCVS_VOTE_CTL_VOTE_EN_SHFT                                0x0

#define HWIO_APCS_APC08_APC_PWR_GATE_MODE_ADDR                             (APCS_APC08_DCVS_APC_REG_BASE      + 0x00000020)
#define HWIO_APCS_APC08_APC_PWR_GATE_MODE_RMSK                                    0x1
#define HWIO_APCS_APC08_APC_PWR_GATE_MODE_ATTR                                    0x3
#define HWIO_APCS_APC08_APC_PWR_GATE_MODE_IN          \
        in_dword_masked(HWIO_APCS_APC08_APC_PWR_GATE_MODE_ADDR, HWIO_APCS_APC08_APC_PWR_GATE_MODE_RMSK)
#define HWIO_APCS_APC08_APC_PWR_GATE_MODE_INM(m)      \
        in_dword_masked(HWIO_APCS_APC08_APC_PWR_GATE_MODE_ADDR, m)
#define HWIO_APCS_APC08_APC_PWR_GATE_MODE_OUT(v)      \
        out_dword(HWIO_APCS_APC08_APC_PWR_GATE_MODE_ADDR,v)
#define HWIO_APCS_APC08_APC_PWR_GATE_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC08_APC_PWR_GATE_MODE_ADDR,m,v,HWIO_APCS_APC08_APC_PWR_GATE_MODE_IN)
#define HWIO_APCS_APC08_APC_PWR_GATE_MODE_MODE_BMSK                               0x1
#define HWIO_APCS_APC08_APC_PWR_GATE_MODE_MODE_SHFT                               0x0

#define HWIO_APCS_APC08_APC_LDO_VREF_FUNC_ADDR                             (APCS_APC08_DCVS_APC_REG_BASE      + 0x00000024)
#define HWIO_APCS_APC08_APC_LDO_VREF_FUNC_RMSK                                   0x7f
#define HWIO_APCS_APC08_APC_LDO_VREF_FUNC_ATTR                                    0x3
#define HWIO_APCS_APC08_APC_LDO_VREF_FUNC_IN          \
        in_dword_masked(HWIO_APCS_APC08_APC_LDO_VREF_FUNC_ADDR, HWIO_APCS_APC08_APC_LDO_VREF_FUNC_RMSK)
#define HWIO_APCS_APC08_APC_LDO_VREF_FUNC_INM(m)      \
        in_dword_masked(HWIO_APCS_APC08_APC_LDO_VREF_FUNC_ADDR, m)
#define HWIO_APCS_APC08_APC_LDO_VREF_FUNC_OUT(v)      \
        out_dword(HWIO_APCS_APC08_APC_LDO_VREF_FUNC_ADDR,v)
#define HWIO_APCS_APC08_APC_LDO_VREF_FUNC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC08_APC_LDO_VREF_FUNC_ADDR,m,v,HWIO_APCS_APC08_APC_LDO_VREF_FUNC_IN)
#define HWIO_APCS_APC08_APC_LDO_VREF_FUNC_VREF_LDO_BMSK                          0x7f
#define HWIO_APCS_APC08_APC_LDO_VREF_FUNC_VREF_LDO_SHFT                           0x0

#define HWIO_APCS_APC08_APC_LDO_VREF_RET_ADDR                              (APCS_APC08_DCVS_APC_REG_BASE      + 0x00000028)
#define HWIO_APCS_APC08_APC_LDO_VREF_RET_RMSK                                    0x7f
#define HWIO_APCS_APC08_APC_LDO_VREF_RET_ATTR                                     0x3
#define HWIO_APCS_APC08_APC_LDO_VREF_RET_IN          \
        in_dword_masked(HWIO_APCS_APC08_APC_LDO_VREF_RET_ADDR, HWIO_APCS_APC08_APC_LDO_VREF_RET_RMSK)
#define HWIO_APCS_APC08_APC_LDO_VREF_RET_INM(m)      \
        in_dword_masked(HWIO_APCS_APC08_APC_LDO_VREF_RET_ADDR, m)
#define HWIO_APCS_APC08_APC_LDO_VREF_RET_OUT(v)      \
        out_dword(HWIO_APCS_APC08_APC_LDO_VREF_RET_ADDR,v)
#define HWIO_APCS_APC08_APC_LDO_VREF_RET_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC08_APC_LDO_VREF_RET_ADDR,m,v,HWIO_APCS_APC08_APC_LDO_VREF_RET_IN)
#define HWIO_APCS_APC08_APC_LDO_VREF_RET_VREF_RET_BMSK                           0x7f
#define HWIO_APCS_APC08_APC_LDO_VREF_RET_VREF_RET_SHFT                            0x0

#define HWIO_APCS_APC08_APC_LDO_ACC_SEL_ADDR                               (APCS_APC08_DCVS_APC_REG_BASE      + 0x00000030)
#define HWIO_APCS_APC08_APC_LDO_ACC_SEL_RMSK                                     0x13
#define HWIO_APCS_APC08_APC_LDO_ACC_SEL_ATTR                                      0x3
#define HWIO_APCS_APC08_APC_LDO_ACC_SEL_IN          \
        in_dword_masked(HWIO_APCS_APC08_APC_LDO_ACC_SEL_ADDR, HWIO_APCS_APC08_APC_LDO_ACC_SEL_RMSK)
#define HWIO_APCS_APC08_APC_LDO_ACC_SEL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC08_APC_LDO_ACC_SEL_ADDR, m)
#define HWIO_APCS_APC08_APC_LDO_ACC_SEL_OUT(v)      \
        out_dword(HWIO_APCS_APC08_APC_LDO_ACC_SEL_ADDR,v)
#define HWIO_APCS_APC08_APC_LDO_ACC_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC08_APC_LDO_ACC_SEL_ADDR,m,v,HWIO_APCS_APC08_APC_LDO_ACC_SEL_IN)
#define HWIO_APCS_APC08_APC_LDO_ACC_SEL_PERF_MUX_SEL_BMSK                        0x10
#define HWIO_APCS_APC08_APC_LDO_ACC_SEL_PERF_MUX_SEL_SHFT                         0x4
#define HWIO_APCS_APC08_APC_LDO_ACC_SEL_L2_MODE_BMSK                              0x2
#define HWIO_APCS_APC08_APC_LDO_ACC_SEL_L2_MODE_SHFT                              0x1
#define HWIO_APCS_APC08_APC_LDO_ACC_SEL_CPU_MODE_BMSK                             0x1
#define HWIO_APCS_APC08_APC_LDO_ACC_SEL_CPU_MODE_SHFT                             0x0

#define HWIO_APCS_APC08_APC_PGS_RET_DIS_ADDR                               (APCS_APC08_DCVS_APC_REG_BASE      + 0x00000034)
#define HWIO_APCS_APC08_APC_PGS_RET_DIS_RMSK                                      0x7
#define HWIO_APCS_APC08_APC_PGS_RET_DIS_ATTR                                      0x3
#define HWIO_APCS_APC08_APC_PGS_RET_DIS_IN          \
        in_dword_masked(HWIO_APCS_APC08_APC_PGS_RET_DIS_ADDR, HWIO_APCS_APC08_APC_PGS_RET_DIS_RMSK)
#define HWIO_APCS_APC08_APC_PGS_RET_DIS_INM(m)      \
        in_dword_masked(HWIO_APCS_APC08_APC_PGS_RET_DIS_ADDR, m)
#define HWIO_APCS_APC08_APC_PGS_RET_DIS_OUT(v)      \
        out_dword(HWIO_APCS_APC08_APC_PGS_RET_DIS_ADDR,v)
#define HWIO_APCS_APC08_APC_PGS_RET_DIS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC08_APC_PGS_RET_DIS_ADDR,m,v,HWIO_APCS_APC08_APC_PGS_RET_DIS_IN)
#define HWIO_APCS_APC08_APC_PGS_RET_DIS_L2_PGS_RET_SLP_DIS_BMSK                   0x4
#define HWIO_APCS_APC08_APC_PGS_RET_DIS_L2_PGS_RET_SLP_DIS_SHFT                   0x2
#define HWIO_APCS_APC08_APC_PGS_RET_DIS_CPU1_PGS_RET_SLP_DIS_BMSK                 0x2
#define HWIO_APCS_APC08_APC_PGS_RET_DIS_CPU1_PGS_RET_SLP_DIS_SHFT                 0x1
#define HWIO_APCS_APC08_APC_PGS_RET_DIS_CPU0_PGS_RET_SLP_DIS_BMSK                 0x1
#define HWIO_APCS_APC08_APC_PGS_RET_DIS_CPU0_PGS_RET_SLP_DIS_SHFT                 0x0

#define HWIO_APCS_APC08_APC_MAS_RET_DIS_ADDR                               (APCS_APC08_DCVS_APC_REG_BASE      + 0x00000038)
#define HWIO_APCS_APC08_APC_MAS_RET_DIS_RMSK                                      0x7
#define HWIO_APCS_APC08_APC_MAS_RET_DIS_ATTR                                      0x3
#define HWIO_APCS_APC08_APC_MAS_RET_DIS_IN          \
        in_dword_masked(HWIO_APCS_APC08_APC_MAS_RET_DIS_ADDR, HWIO_APCS_APC08_APC_MAS_RET_DIS_RMSK)
#define HWIO_APCS_APC08_APC_MAS_RET_DIS_INM(m)      \
        in_dword_masked(HWIO_APCS_APC08_APC_MAS_RET_DIS_ADDR, m)
#define HWIO_APCS_APC08_APC_MAS_RET_DIS_OUT(v)      \
        out_dword(HWIO_APCS_APC08_APC_MAS_RET_DIS_ADDR,v)
#define HWIO_APCS_APC08_APC_MAS_RET_DIS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC08_APC_MAS_RET_DIS_ADDR,m,v,HWIO_APCS_APC08_APC_MAS_RET_DIS_IN)
#define HWIO_APCS_APC08_APC_MAS_RET_DIS_L2_MAS_RET_SLP_DIS_BMSK                   0x4
#define HWIO_APCS_APC08_APC_MAS_RET_DIS_L2_MAS_RET_SLP_DIS_SHFT                   0x2
#define HWIO_APCS_APC08_APC_MAS_RET_DIS_CPU1_MAS_RET_SLP_DIS_BMSK                 0x2
#define HWIO_APCS_APC08_APC_MAS_RET_DIS_CPU1_MAS_RET_SLP_DIS_SHFT                 0x1
#define HWIO_APCS_APC08_APC_MAS_RET_DIS_CPU0_MAS_RET_SLP_DIS_BMSK                 0x1
#define HWIO_APCS_APC08_APC_MAS_RET_DIS_CPU0_MAS_RET_SLP_DIS_SHFT                 0x0

/*----------------------------------------------------------------------------
 * MODULE: APCS_APC09_DCVS_APC
 *--------------------------------------------------------------------------*/

#define APCS_APC09_DCVS_APC_REG_BASE                                       (HMSS_PERIPH_BASE      + 0x0025c600)

#define HWIO_APCS_APC09_DCVS_CTL_ADDR                                      (APCS_APC09_DCVS_APC_REG_BASE      + 0x00000000)
#define HWIO_APCS_APC09_DCVS_CTL_RMSK                                      0x80030001
#define HWIO_APCS_APC09_DCVS_CTL_ATTR                                             0x3
#define HWIO_APCS_APC09_DCVS_CTL_IN          \
        in_dword_masked(HWIO_APCS_APC09_DCVS_CTL_ADDR, HWIO_APCS_APC09_DCVS_CTL_RMSK)
#define HWIO_APCS_APC09_DCVS_CTL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC09_DCVS_CTL_ADDR, m)
#define HWIO_APCS_APC09_DCVS_CTL_OUT(v)      \
        out_dword(HWIO_APCS_APC09_DCVS_CTL_ADDR,v)
#define HWIO_APCS_APC09_DCVS_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC09_DCVS_CTL_ADDR,m,v,HWIO_APCS_APC09_DCVS_CTL_IN)
#define HWIO_APCS_APC09_DCVS_CTL_BUSY_BMSK                                 0x80000000
#define HWIO_APCS_APC09_DCVS_CTL_BUSY_SHFT                                       0x1f
#define HWIO_APCS_APC09_DCVS_CTL_IRQ_EN_BMSK                                  0x20000
#define HWIO_APCS_APC09_DCVS_CTL_IRQ_EN_SHFT                                     0x11
#define HWIO_APCS_APC09_DCVS_CTL_CSM_EN_BMSK                                  0x10000
#define HWIO_APCS_APC09_DCVS_CTL_CSM_EN_SHFT                                     0x10
#define HWIO_APCS_APC09_DCVS_CTL_REQ_BMSK                                         0x1
#define HWIO_APCS_APC09_DCVS_CTL_REQ_SHFT                                         0x0

#define HWIO_APCS_APC09_DCVS_CEIL_VLVL_ADDR                                (APCS_APC09_DCVS_APC_REG_BASE      + 0x00000004)
#define HWIO_APCS_APC09_DCVS_CEIL_VLVL_RMSK                                      0xff
#define HWIO_APCS_APC09_DCVS_CEIL_VLVL_ATTR                                       0x3
#define HWIO_APCS_APC09_DCVS_CEIL_VLVL_IN          \
        in_dword_masked(HWIO_APCS_APC09_DCVS_CEIL_VLVL_ADDR, HWIO_APCS_APC09_DCVS_CEIL_VLVL_RMSK)
#define HWIO_APCS_APC09_DCVS_CEIL_VLVL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC09_DCVS_CEIL_VLVL_ADDR, m)
#define HWIO_APCS_APC09_DCVS_CEIL_VLVL_OUT(v)      \
        out_dword(HWIO_APCS_APC09_DCVS_CEIL_VLVL_ADDR,v)
#define HWIO_APCS_APC09_DCVS_CEIL_VLVL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC09_DCVS_CEIL_VLVL_ADDR,m,v,HWIO_APCS_APC09_DCVS_CEIL_VLVL_IN)
#define HWIO_APCS_APC09_DCVS_CEIL_VLVL_CEILING_VLVL_BMSK                         0xff
#define HWIO_APCS_APC09_DCVS_CEIL_VLVL_CEILING_VLVL_SHFT                          0x0

#define HWIO_APCS_APC09_DCVS_FLOOR_VLVL_ADDR                               (APCS_APC09_DCVS_APC_REG_BASE      + 0x00000008)
#define HWIO_APCS_APC09_DCVS_FLOOR_VLVL_RMSK                                     0xff
#define HWIO_APCS_APC09_DCVS_FLOOR_VLVL_ATTR                                      0x3
#define HWIO_APCS_APC09_DCVS_FLOOR_VLVL_IN          \
        in_dword_masked(HWIO_APCS_APC09_DCVS_FLOOR_VLVL_ADDR, HWIO_APCS_APC09_DCVS_FLOOR_VLVL_RMSK)
#define HWIO_APCS_APC09_DCVS_FLOOR_VLVL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC09_DCVS_FLOOR_VLVL_ADDR, m)
#define HWIO_APCS_APC09_DCVS_FLOOR_VLVL_OUT(v)      \
        out_dword(HWIO_APCS_APC09_DCVS_FLOOR_VLVL_ADDR,v)
#define HWIO_APCS_APC09_DCVS_FLOOR_VLVL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC09_DCVS_FLOOR_VLVL_ADDR,m,v,HWIO_APCS_APC09_DCVS_FLOOR_VLVL_IN)
#define HWIO_APCS_APC09_DCVS_FLOOR_VLVL_FLOOR_VLVL_BMSK                          0xff
#define HWIO_APCS_APC09_DCVS_FLOOR_VLVL_FLOOR_VLVL_SHFT                           0x0

#define HWIO_APCS_APC09_DCVS_SAFE_LVAL_ADDR                                (APCS_APC09_DCVS_APC_REG_BASE      + 0x0000000c)
#define HWIO_APCS_APC09_DCVS_SAFE_LVAL_RMSK                                      0xff
#define HWIO_APCS_APC09_DCVS_SAFE_LVAL_ATTR                                       0x3
#define HWIO_APCS_APC09_DCVS_SAFE_LVAL_IN          \
        in_dword_masked(HWIO_APCS_APC09_DCVS_SAFE_LVAL_ADDR, HWIO_APCS_APC09_DCVS_SAFE_LVAL_RMSK)
#define HWIO_APCS_APC09_DCVS_SAFE_LVAL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC09_DCVS_SAFE_LVAL_ADDR, m)
#define HWIO_APCS_APC09_DCVS_SAFE_LVAL_OUT(v)      \
        out_dword(HWIO_APCS_APC09_DCVS_SAFE_LVAL_ADDR,v)
#define HWIO_APCS_APC09_DCVS_SAFE_LVAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC09_DCVS_SAFE_LVAL_ADDR,m,v,HWIO_APCS_APC09_DCVS_SAFE_LVAL_IN)
#define HWIO_APCS_APC09_DCVS_SAFE_LVAL_SAFE_LVAL_BMSK                            0xff
#define HWIO_APCS_APC09_DCVS_SAFE_LVAL_SAFE_LVAL_SHFT                             0x0

#define HWIO_APCS_APC09_DCVS_VOTE_CTL_ADDR                                 (APCS_APC09_DCVS_APC_REG_BASE      + 0x00000010)
#define HWIO_APCS_APC09_DCVS_VOTE_CTL_RMSK                                 0xffff0073
#define HWIO_APCS_APC09_DCVS_VOTE_CTL_ATTR                                        0x3
#define HWIO_APCS_APC09_DCVS_VOTE_CTL_IN          \
        in_dword_masked(HWIO_APCS_APC09_DCVS_VOTE_CTL_ADDR, HWIO_APCS_APC09_DCVS_VOTE_CTL_RMSK)
#define HWIO_APCS_APC09_DCVS_VOTE_CTL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC09_DCVS_VOTE_CTL_ADDR, m)
#define HWIO_APCS_APC09_DCVS_VOTE_CTL_OUT(v)      \
        out_dword(HWIO_APCS_APC09_DCVS_VOTE_CTL_ADDR,v)
#define HWIO_APCS_APC09_DCVS_VOTE_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC09_DCVS_VOTE_CTL_ADDR,m,v,HWIO_APCS_APC09_DCVS_VOTE_CTL_IN)
#define HWIO_APCS_APC09_DCVS_VOTE_CTL_HYST_DLY_BMSK                        0xffff0000
#define HWIO_APCS_APC09_DCVS_VOTE_CTL_HYST_DLY_SHFT                              0x10
#define HWIO_APCS_APC09_DCVS_VOTE_CTL_PWR_STATE_THRESHOLD_BMSK                   0x70
#define HWIO_APCS_APC09_DCVS_VOTE_CTL_PWR_STATE_THRESHOLD_SHFT                    0x4
#define HWIO_APCS_APC09_DCVS_VOTE_CTL_SW_VOTE_VAL_BMSK                            0x2
#define HWIO_APCS_APC09_DCVS_VOTE_CTL_SW_VOTE_VAL_SHFT                            0x1
#define HWIO_APCS_APC09_DCVS_VOTE_CTL_VOTE_EN_BMSK                                0x1
#define HWIO_APCS_APC09_DCVS_VOTE_CTL_VOTE_EN_SHFT                                0x0

#define HWIO_APCS_APC09_APC_PWR_GATE_MODE_ADDR                             (APCS_APC09_DCVS_APC_REG_BASE      + 0x00000020)
#define HWIO_APCS_APC09_APC_PWR_GATE_MODE_RMSK                                    0x1
#define HWIO_APCS_APC09_APC_PWR_GATE_MODE_ATTR                                    0x3
#define HWIO_APCS_APC09_APC_PWR_GATE_MODE_IN          \
        in_dword_masked(HWIO_APCS_APC09_APC_PWR_GATE_MODE_ADDR, HWIO_APCS_APC09_APC_PWR_GATE_MODE_RMSK)
#define HWIO_APCS_APC09_APC_PWR_GATE_MODE_INM(m)      \
        in_dword_masked(HWIO_APCS_APC09_APC_PWR_GATE_MODE_ADDR, m)
#define HWIO_APCS_APC09_APC_PWR_GATE_MODE_OUT(v)      \
        out_dword(HWIO_APCS_APC09_APC_PWR_GATE_MODE_ADDR,v)
#define HWIO_APCS_APC09_APC_PWR_GATE_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC09_APC_PWR_GATE_MODE_ADDR,m,v,HWIO_APCS_APC09_APC_PWR_GATE_MODE_IN)
#define HWIO_APCS_APC09_APC_PWR_GATE_MODE_MODE_BMSK                               0x1
#define HWIO_APCS_APC09_APC_PWR_GATE_MODE_MODE_SHFT                               0x0

#define HWIO_APCS_APC09_APC_LDO_VREF_FUNC_ADDR                             (APCS_APC09_DCVS_APC_REG_BASE      + 0x00000024)
#define HWIO_APCS_APC09_APC_LDO_VREF_FUNC_RMSK                                   0x7f
#define HWIO_APCS_APC09_APC_LDO_VREF_FUNC_ATTR                                    0x3
#define HWIO_APCS_APC09_APC_LDO_VREF_FUNC_IN          \
        in_dword_masked(HWIO_APCS_APC09_APC_LDO_VREF_FUNC_ADDR, HWIO_APCS_APC09_APC_LDO_VREF_FUNC_RMSK)
#define HWIO_APCS_APC09_APC_LDO_VREF_FUNC_INM(m)      \
        in_dword_masked(HWIO_APCS_APC09_APC_LDO_VREF_FUNC_ADDR, m)
#define HWIO_APCS_APC09_APC_LDO_VREF_FUNC_OUT(v)      \
        out_dword(HWIO_APCS_APC09_APC_LDO_VREF_FUNC_ADDR,v)
#define HWIO_APCS_APC09_APC_LDO_VREF_FUNC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC09_APC_LDO_VREF_FUNC_ADDR,m,v,HWIO_APCS_APC09_APC_LDO_VREF_FUNC_IN)
#define HWIO_APCS_APC09_APC_LDO_VREF_FUNC_VREF_LDO_BMSK                          0x7f
#define HWIO_APCS_APC09_APC_LDO_VREF_FUNC_VREF_LDO_SHFT                           0x0

#define HWIO_APCS_APC09_APC_LDO_VREF_RET_ADDR                              (APCS_APC09_DCVS_APC_REG_BASE      + 0x00000028)
#define HWIO_APCS_APC09_APC_LDO_VREF_RET_RMSK                                    0x7f
#define HWIO_APCS_APC09_APC_LDO_VREF_RET_ATTR                                     0x3
#define HWIO_APCS_APC09_APC_LDO_VREF_RET_IN          \
        in_dword_masked(HWIO_APCS_APC09_APC_LDO_VREF_RET_ADDR, HWIO_APCS_APC09_APC_LDO_VREF_RET_RMSK)
#define HWIO_APCS_APC09_APC_LDO_VREF_RET_INM(m)      \
        in_dword_masked(HWIO_APCS_APC09_APC_LDO_VREF_RET_ADDR, m)
#define HWIO_APCS_APC09_APC_LDO_VREF_RET_OUT(v)      \
        out_dword(HWIO_APCS_APC09_APC_LDO_VREF_RET_ADDR,v)
#define HWIO_APCS_APC09_APC_LDO_VREF_RET_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC09_APC_LDO_VREF_RET_ADDR,m,v,HWIO_APCS_APC09_APC_LDO_VREF_RET_IN)
#define HWIO_APCS_APC09_APC_LDO_VREF_RET_VREF_RET_BMSK                           0x7f
#define HWIO_APCS_APC09_APC_LDO_VREF_RET_VREF_RET_SHFT                            0x0

#define HWIO_APCS_APC09_APC_LDO_ACC_SEL_ADDR                               (APCS_APC09_DCVS_APC_REG_BASE      + 0x00000030)
#define HWIO_APCS_APC09_APC_LDO_ACC_SEL_RMSK                                     0x13
#define HWIO_APCS_APC09_APC_LDO_ACC_SEL_ATTR                                      0x3
#define HWIO_APCS_APC09_APC_LDO_ACC_SEL_IN          \
        in_dword_masked(HWIO_APCS_APC09_APC_LDO_ACC_SEL_ADDR, HWIO_APCS_APC09_APC_LDO_ACC_SEL_RMSK)
#define HWIO_APCS_APC09_APC_LDO_ACC_SEL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC09_APC_LDO_ACC_SEL_ADDR, m)
#define HWIO_APCS_APC09_APC_LDO_ACC_SEL_OUT(v)      \
        out_dword(HWIO_APCS_APC09_APC_LDO_ACC_SEL_ADDR,v)
#define HWIO_APCS_APC09_APC_LDO_ACC_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC09_APC_LDO_ACC_SEL_ADDR,m,v,HWIO_APCS_APC09_APC_LDO_ACC_SEL_IN)
#define HWIO_APCS_APC09_APC_LDO_ACC_SEL_PERF_MUX_SEL_BMSK                        0x10
#define HWIO_APCS_APC09_APC_LDO_ACC_SEL_PERF_MUX_SEL_SHFT                         0x4
#define HWIO_APCS_APC09_APC_LDO_ACC_SEL_L2_MODE_BMSK                              0x2
#define HWIO_APCS_APC09_APC_LDO_ACC_SEL_L2_MODE_SHFT                              0x1
#define HWIO_APCS_APC09_APC_LDO_ACC_SEL_CPU_MODE_BMSK                             0x1
#define HWIO_APCS_APC09_APC_LDO_ACC_SEL_CPU_MODE_SHFT                             0x0

#define HWIO_APCS_APC09_APC_PGS_RET_DIS_ADDR                               (APCS_APC09_DCVS_APC_REG_BASE      + 0x00000034)
#define HWIO_APCS_APC09_APC_PGS_RET_DIS_RMSK                                      0x7
#define HWIO_APCS_APC09_APC_PGS_RET_DIS_ATTR                                      0x3
#define HWIO_APCS_APC09_APC_PGS_RET_DIS_IN          \
        in_dword_masked(HWIO_APCS_APC09_APC_PGS_RET_DIS_ADDR, HWIO_APCS_APC09_APC_PGS_RET_DIS_RMSK)
#define HWIO_APCS_APC09_APC_PGS_RET_DIS_INM(m)      \
        in_dword_masked(HWIO_APCS_APC09_APC_PGS_RET_DIS_ADDR, m)
#define HWIO_APCS_APC09_APC_PGS_RET_DIS_OUT(v)      \
        out_dword(HWIO_APCS_APC09_APC_PGS_RET_DIS_ADDR,v)
#define HWIO_APCS_APC09_APC_PGS_RET_DIS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC09_APC_PGS_RET_DIS_ADDR,m,v,HWIO_APCS_APC09_APC_PGS_RET_DIS_IN)
#define HWIO_APCS_APC09_APC_PGS_RET_DIS_L2_PGS_RET_SLP_DIS_BMSK                   0x4
#define HWIO_APCS_APC09_APC_PGS_RET_DIS_L2_PGS_RET_SLP_DIS_SHFT                   0x2
#define HWIO_APCS_APC09_APC_PGS_RET_DIS_CPU1_PGS_RET_SLP_DIS_BMSK                 0x2
#define HWIO_APCS_APC09_APC_PGS_RET_DIS_CPU1_PGS_RET_SLP_DIS_SHFT                 0x1
#define HWIO_APCS_APC09_APC_PGS_RET_DIS_CPU0_PGS_RET_SLP_DIS_BMSK                 0x1
#define HWIO_APCS_APC09_APC_PGS_RET_DIS_CPU0_PGS_RET_SLP_DIS_SHFT                 0x0

#define HWIO_APCS_APC09_APC_MAS_RET_DIS_ADDR                               (APCS_APC09_DCVS_APC_REG_BASE      + 0x00000038)
#define HWIO_APCS_APC09_APC_MAS_RET_DIS_RMSK                                      0x7
#define HWIO_APCS_APC09_APC_MAS_RET_DIS_ATTR                                      0x3
#define HWIO_APCS_APC09_APC_MAS_RET_DIS_IN          \
        in_dword_masked(HWIO_APCS_APC09_APC_MAS_RET_DIS_ADDR, HWIO_APCS_APC09_APC_MAS_RET_DIS_RMSK)
#define HWIO_APCS_APC09_APC_MAS_RET_DIS_INM(m)      \
        in_dword_masked(HWIO_APCS_APC09_APC_MAS_RET_DIS_ADDR, m)
#define HWIO_APCS_APC09_APC_MAS_RET_DIS_OUT(v)      \
        out_dword(HWIO_APCS_APC09_APC_MAS_RET_DIS_ADDR,v)
#define HWIO_APCS_APC09_APC_MAS_RET_DIS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC09_APC_MAS_RET_DIS_ADDR,m,v,HWIO_APCS_APC09_APC_MAS_RET_DIS_IN)
#define HWIO_APCS_APC09_APC_MAS_RET_DIS_L2_MAS_RET_SLP_DIS_BMSK                   0x4
#define HWIO_APCS_APC09_APC_MAS_RET_DIS_L2_MAS_RET_SLP_DIS_SHFT                   0x2
#define HWIO_APCS_APC09_APC_MAS_RET_DIS_CPU1_MAS_RET_SLP_DIS_BMSK                 0x2
#define HWIO_APCS_APC09_APC_MAS_RET_DIS_CPU1_MAS_RET_SLP_DIS_SHFT                 0x1
#define HWIO_APCS_APC09_APC_MAS_RET_DIS_CPU0_MAS_RET_SLP_DIS_BMSK                 0x1
#define HWIO_APCS_APC09_APC_MAS_RET_DIS_CPU0_MAS_RET_SLP_DIS_SHFT                 0x0

/*----------------------------------------------------------------------------
 * MODULE: APCS_APC10_DCVS_APC
 *--------------------------------------------------------------------------*/

#define APCS_APC10_DCVS_APC_REG_BASE                                       (HMSS_PERIPH_BASE      + 0x0025ce00)

#define HWIO_APCS_APC10_DCVS_CTL_ADDR                                      (APCS_APC10_DCVS_APC_REG_BASE      + 0x00000000)
#define HWIO_APCS_APC10_DCVS_CTL_RMSK                                      0x80030001
#define HWIO_APCS_APC10_DCVS_CTL_ATTR                                             0x3
#define HWIO_APCS_APC10_DCVS_CTL_IN          \
        in_dword_masked(HWIO_APCS_APC10_DCVS_CTL_ADDR, HWIO_APCS_APC10_DCVS_CTL_RMSK)
#define HWIO_APCS_APC10_DCVS_CTL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC10_DCVS_CTL_ADDR, m)
#define HWIO_APCS_APC10_DCVS_CTL_OUT(v)      \
        out_dword(HWIO_APCS_APC10_DCVS_CTL_ADDR,v)
#define HWIO_APCS_APC10_DCVS_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC10_DCVS_CTL_ADDR,m,v,HWIO_APCS_APC10_DCVS_CTL_IN)
#define HWIO_APCS_APC10_DCVS_CTL_BUSY_BMSK                                 0x80000000
#define HWIO_APCS_APC10_DCVS_CTL_BUSY_SHFT                                       0x1f
#define HWIO_APCS_APC10_DCVS_CTL_IRQ_EN_BMSK                                  0x20000
#define HWIO_APCS_APC10_DCVS_CTL_IRQ_EN_SHFT                                     0x11
#define HWIO_APCS_APC10_DCVS_CTL_CSM_EN_BMSK                                  0x10000
#define HWIO_APCS_APC10_DCVS_CTL_CSM_EN_SHFT                                     0x10
#define HWIO_APCS_APC10_DCVS_CTL_REQ_BMSK                                         0x1
#define HWIO_APCS_APC10_DCVS_CTL_REQ_SHFT                                         0x0

#define HWIO_APCS_APC10_DCVS_CEIL_VLVL_ADDR                                (APCS_APC10_DCVS_APC_REG_BASE      + 0x00000004)
#define HWIO_APCS_APC10_DCVS_CEIL_VLVL_RMSK                                      0xff
#define HWIO_APCS_APC10_DCVS_CEIL_VLVL_ATTR                                       0x3
#define HWIO_APCS_APC10_DCVS_CEIL_VLVL_IN          \
        in_dword_masked(HWIO_APCS_APC10_DCVS_CEIL_VLVL_ADDR, HWIO_APCS_APC10_DCVS_CEIL_VLVL_RMSK)
#define HWIO_APCS_APC10_DCVS_CEIL_VLVL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC10_DCVS_CEIL_VLVL_ADDR, m)
#define HWIO_APCS_APC10_DCVS_CEIL_VLVL_OUT(v)      \
        out_dword(HWIO_APCS_APC10_DCVS_CEIL_VLVL_ADDR,v)
#define HWIO_APCS_APC10_DCVS_CEIL_VLVL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC10_DCVS_CEIL_VLVL_ADDR,m,v,HWIO_APCS_APC10_DCVS_CEIL_VLVL_IN)
#define HWIO_APCS_APC10_DCVS_CEIL_VLVL_CEILING_VLVL_BMSK                         0xff
#define HWIO_APCS_APC10_DCVS_CEIL_VLVL_CEILING_VLVL_SHFT                          0x0

#define HWIO_APCS_APC10_DCVS_FLOOR_VLVL_ADDR                               (APCS_APC10_DCVS_APC_REG_BASE      + 0x00000008)
#define HWIO_APCS_APC10_DCVS_FLOOR_VLVL_RMSK                                     0xff
#define HWIO_APCS_APC10_DCVS_FLOOR_VLVL_ATTR                                      0x3
#define HWIO_APCS_APC10_DCVS_FLOOR_VLVL_IN          \
        in_dword_masked(HWIO_APCS_APC10_DCVS_FLOOR_VLVL_ADDR, HWIO_APCS_APC10_DCVS_FLOOR_VLVL_RMSK)
#define HWIO_APCS_APC10_DCVS_FLOOR_VLVL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC10_DCVS_FLOOR_VLVL_ADDR, m)
#define HWIO_APCS_APC10_DCVS_FLOOR_VLVL_OUT(v)      \
        out_dword(HWIO_APCS_APC10_DCVS_FLOOR_VLVL_ADDR,v)
#define HWIO_APCS_APC10_DCVS_FLOOR_VLVL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC10_DCVS_FLOOR_VLVL_ADDR,m,v,HWIO_APCS_APC10_DCVS_FLOOR_VLVL_IN)
#define HWIO_APCS_APC10_DCVS_FLOOR_VLVL_FLOOR_VLVL_BMSK                          0xff
#define HWIO_APCS_APC10_DCVS_FLOOR_VLVL_FLOOR_VLVL_SHFT                           0x0

#define HWIO_APCS_APC10_DCVS_SAFE_LVAL_ADDR                                (APCS_APC10_DCVS_APC_REG_BASE      + 0x0000000c)
#define HWIO_APCS_APC10_DCVS_SAFE_LVAL_RMSK                                      0xff
#define HWIO_APCS_APC10_DCVS_SAFE_LVAL_ATTR                                       0x3
#define HWIO_APCS_APC10_DCVS_SAFE_LVAL_IN          \
        in_dword_masked(HWIO_APCS_APC10_DCVS_SAFE_LVAL_ADDR, HWIO_APCS_APC10_DCVS_SAFE_LVAL_RMSK)
#define HWIO_APCS_APC10_DCVS_SAFE_LVAL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC10_DCVS_SAFE_LVAL_ADDR, m)
#define HWIO_APCS_APC10_DCVS_SAFE_LVAL_OUT(v)      \
        out_dword(HWIO_APCS_APC10_DCVS_SAFE_LVAL_ADDR,v)
#define HWIO_APCS_APC10_DCVS_SAFE_LVAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC10_DCVS_SAFE_LVAL_ADDR,m,v,HWIO_APCS_APC10_DCVS_SAFE_LVAL_IN)
#define HWIO_APCS_APC10_DCVS_SAFE_LVAL_SAFE_LVAL_BMSK                            0xff
#define HWIO_APCS_APC10_DCVS_SAFE_LVAL_SAFE_LVAL_SHFT                             0x0

#define HWIO_APCS_APC10_DCVS_VOTE_CTL_ADDR                                 (APCS_APC10_DCVS_APC_REG_BASE      + 0x00000010)
#define HWIO_APCS_APC10_DCVS_VOTE_CTL_RMSK                                 0xffff0073
#define HWIO_APCS_APC10_DCVS_VOTE_CTL_ATTR                                        0x3
#define HWIO_APCS_APC10_DCVS_VOTE_CTL_IN          \
        in_dword_masked(HWIO_APCS_APC10_DCVS_VOTE_CTL_ADDR, HWIO_APCS_APC10_DCVS_VOTE_CTL_RMSK)
#define HWIO_APCS_APC10_DCVS_VOTE_CTL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC10_DCVS_VOTE_CTL_ADDR, m)
#define HWIO_APCS_APC10_DCVS_VOTE_CTL_OUT(v)      \
        out_dword(HWIO_APCS_APC10_DCVS_VOTE_CTL_ADDR,v)
#define HWIO_APCS_APC10_DCVS_VOTE_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC10_DCVS_VOTE_CTL_ADDR,m,v,HWIO_APCS_APC10_DCVS_VOTE_CTL_IN)
#define HWIO_APCS_APC10_DCVS_VOTE_CTL_HYST_DLY_BMSK                        0xffff0000
#define HWIO_APCS_APC10_DCVS_VOTE_CTL_HYST_DLY_SHFT                              0x10
#define HWIO_APCS_APC10_DCVS_VOTE_CTL_PWR_STATE_THRESHOLD_BMSK                   0x70
#define HWIO_APCS_APC10_DCVS_VOTE_CTL_PWR_STATE_THRESHOLD_SHFT                    0x4
#define HWIO_APCS_APC10_DCVS_VOTE_CTL_SW_VOTE_VAL_BMSK                            0x2
#define HWIO_APCS_APC10_DCVS_VOTE_CTL_SW_VOTE_VAL_SHFT                            0x1
#define HWIO_APCS_APC10_DCVS_VOTE_CTL_VOTE_EN_BMSK                                0x1
#define HWIO_APCS_APC10_DCVS_VOTE_CTL_VOTE_EN_SHFT                                0x0

#define HWIO_APCS_APC10_APC_PWR_GATE_MODE_ADDR                             (APCS_APC10_DCVS_APC_REG_BASE      + 0x00000020)
#define HWIO_APCS_APC10_APC_PWR_GATE_MODE_RMSK                                    0x1
#define HWIO_APCS_APC10_APC_PWR_GATE_MODE_ATTR                                    0x3
#define HWIO_APCS_APC10_APC_PWR_GATE_MODE_IN          \
        in_dword_masked(HWIO_APCS_APC10_APC_PWR_GATE_MODE_ADDR, HWIO_APCS_APC10_APC_PWR_GATE_MODE_RMSK)
#define HWIO_APCS_APC10_APC_PWR_GATE_MODE_INM(m)      \
        in_dword_masked(HWIO_APCS_APC10_APC_PWR_GATE_MODE_ADDR, m)
#define HWIO_APCS_APC10_APC_PWR_GATE_MODE_OUT(v)      \
        out_dword(HWIO_APCS_APC10_APC_PWR_GATE_MODE_ADDR,v)
#define HWIO_APCS_APC10_APC_PWR_GATE_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC10_APC_PWR_GATE_MODE_ADDR,m,v,HWIO_APCS_APC10_APC_PWR_GATE_MODE_IN)
#define HWIO_APCS_APC10_APC_PWR_GATE_MODE_MODE_BMSK                               0x1
#define HWIO_APCS_APC10_APC_PWR_GATE_MODE_MODE_SHFT                               0x0

#define HWIO_APCS_APC10_APC_LDO_VREF_FUNC_ADDR                             (APCS_APC10_DCVS_APC_REG_BASE      + 0x00000024)
#define HWIO_APCS_APC10_APC_LDO_VREF_FUNC_RMSK                                   0x7f
#define HWIO_APCS_APC10_APC_LDO_VREF_FUNC_ATTR                                    0x3
#define HWIO_APCS_APC10_APC_LDO_VREF_FUNC_IN          \
        in_dword_masked(HWIO_APCS_APC10_APC_LDO_VREF_FUNC_ADDR, HWIO_APCS_APC10_APC_LDO_VREF_FUNC_RMSK)
#define HWIO_APCS_APC10_APC_LDO_VREF_FUNC_INM(m)      \
        in_dword_masked(HWIO_APCS_APC10_APC_LDO_VREF_FUNC_ADDR, m)
#define HWIO_APCS_APC10_APC_LDO_VREF_FUNC_OUT(v)      \
        out_dword(HWIO_APCS_APC10_APC_LDO_VREF_FUNC_ADDR,v)
#define HWIO_APCS_APC10_APC_LDO_VREF_FUNC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC10_APC_LDO_VREF_FUNC_ADDR,m,v,HWIO_APCS_APC10_APC_LDO_VREF_FUNC_IN)
#define HWIO_APCS_APC10_APC_LDO_VREF_FUNC_VREF_LDO_BMSK                          0x7f
#define HWIO_APCS_APC10_APC_LDO_VREF_FUNC_VREF_LDO_SHFT                           0x0

#define HWIO_APCS_APC10_APC_LDO_VREF_RET_ADDR                              (APCS_APC10_DCVS_APC_REG_BASE      + 0x00000028)
#define HWIO_APCS_APC10_APC_LDO_VREF_RET_RMSK                                    0x7f
#define HWIO_APCS_APC10_APC_LDO_VREF_RET_ATTR                                     0x3
#define HWIO_APCS_APC10_APC_LDO_VREF_RET_IN          \
        in_dword_masked(HWIO_APCS_APC10_APC_LDO_VREF_RET_ADDR, HWIO_APCS_APC10_APC_LDO_VREF_RET_RMSK)
#define HWIO_APCS_APC10_APC_LDO_VREF_RET_INM(m)      \
        in_dword_masked(HWIO_APCS_APC10_APC_LDO_VREF_RET_ADDR, m)
#define HWIO_APCS_APC10_APC_LDO_VREF_RET_OUT(v)      \
        out_dword(HWIO_APCS_APC10_APC_LDO_VREF_RET_ADDR,v)
#define HWIO_APCS_APC10_APC_LDO_VREF_RET_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC10_APC_LDO_VREF_RET_ADDR,m,v,HWIO_APCS_APC10_APC_LDO_VREF_RET_IN)
#define HWIO_APCS_APC10_APC_LDO_VREF_RET_VREF_RET_BMSK                           0x7f
#define HWIO_APCS_APC10_APC_LDO_VREF_RET_VREF_RET_SHFT                            0x0

#define HWIO_APCS_APC10_APC_LDO_ACC_SEL_ADDR                               (APCS_APC10_DCVS_APC_REG_BASE      + 0x00000030)
#define HWIO_APCS_APC10_APC_LDO_ACC_SEL_RMSK                                     0x13
#define HWIO_APCS_APC10_APC_LDO_ACC_SEL_ATTR                                      0x3
#define HWIO_APCS_APC10_APC_LDO_ACC_SEL_IN          \
        in_dword_masked(HWIO_APCS_APC10_APC_LDO_ACC_SEL_ADDR, HWIO_APCS_APC10_APC_LDO_ACC_SEL_RMSK)
#define HWIO_APCS_APC10_APC_LDO_ACC_SEL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC10_APC_LDO_ACC_SEL_ADDR, m)
#define HWIO_APCS_APC10_APC_LDO_ACC_SEL_OUT(v)      \
        out_dword(HWIO_APCS_APC10_APC_LDO_ACC_SEL_ADDR,v)
#define HWIO_APCS_APC10_APC_LDO_ACC_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC10_APC_LDO_ACC_SEL_ADDR,m,v,HWIO_APCS_APC10_APC_LDO_ACC_SEL_IN)
#define HWIO_APCS_APC10_APC_LDO_ACC_SEL_PERF_MUX_SEL_BMSK                        0x10
#define HWIO_APCS_APC10_APC_LDO_ACC_SEL_PERF_MUX_SEL_SHFT                         0x4
#define HWIO_APCS_APC10_APC_LDO_ACC_SEL_L2_MODE_BMSK                              0x2
#define HWIO_APCS_APC10_APC_LDO_ACC_SEL_L2_MODE_SHFT                              0x1
#define HWIO_APCS_APC10_APC_LDO_ACC_SEL_CPU_MODE_BMSK                             0x1
#define HWIO_APCS_APC10_APC_LDO_ACC_SEL_CPU_MODE_SHFT                             0x0

#define HWIO_APCS_APC10_APC_PGS_RET_DIS_ADDR                               (APCS_APC10_DCVS_APC_REG_BASE      + 0x00000034)
#define HWIO_APCS_APC10_APC_PGS_RET_DIS_RMSK                                      0x7
#define HWIO_APCS_APC10_APC_PGS_RET_DIS_ATTR                                      0x3
#define HWIO_APCS_APC10_APC_PGS_RET_DIS_IN          \
        in_dword_masked(HWIO_APCS_APC10_APC_PGS_RET_DIS_ADDR, HWIO_APCS_APC10_APC_PGS_RET_DIS_RMSK)
#define HWIO_APCS_APC10_APC_PGS_RET_DIS_INM(m)      \
        in_dword_masked(HWIO_APCS_APC10_APC_PGS_RET_DIS_ADDR, m)
#define HWIO_APCS_APC10_APC_PGS_RET_DIS_OUT(v)      \
        out_dword(HWIO_APCS_APC10_APC_PGS_RET_DIS_ADDR,v)
#define HWIO_APCS_APC10_APC_PGS_RET_DIS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC10_APC_PGS_RET_DIS_ADDR,m,v,HWIO_APCS_APC10_APC_PGS_RET_DIS_IN)
#define HWIO_APCS_APC10_APC_PGS_RET_DIS_L2_PGS_RET_SLP_DIS_BMSK                   0x4
#define HWIO_APCS_APC10_APC_PGS_RET_DIS_L2_PGS_RET_SLP_DIS_SHFT                   0x2
#define HWIO_APCS_APC10_APC_PGS_RET_DIS_CPU1_PGS_RET_SLP_DIS_BMSK                 0x2
#define HWIO_APCS_APC10_APC_PGS_RET_DIS_CPU1_PGS_RET_SLP_DIS_SHFT                 0x1
#define HWIO_APCS_APC10_APC_PGS_RET_DIS_CPU0_PGS_RET_SLP_DIS_BMSK                 0x1
#define HWIO_APCS_APC10_APC_PGS_RET_DIS_CPU0_PGS_RET_SLP_DIS_SHFT                 0x0

#define HWIO_APCS_APC10_APC_MAS_RET_DIS_ADDR                               (APCS_APC10_DCVS_APC_REG_BASE      + 0x00000038)
#define HWIO_APCS_APC10_APC_MAS_RET_DIS_RMSK                                      0x7
#define HWIO_APCS_APC10_APC_MAS_RET_DIS_ATTR                                      0x3
#define HWIO_APCS_APC10_APC_MAS_RET_DIS_IN          \
        in_dword_masked(HWIO_APCS_APC10_APC_MAS_RET_DIS_ADDR, HWIO_APCS_APC10_APC_MAS_RET_DIS_RMSK)
#define HWIO_APCS_APC10_APC_MAS_RET_DIS_INM(m)      \
        in_dword_masked(HWIO_APCS_APC10_APC_MAS_RET_DIS_ADDR, m)
#define HWIO_APCS_APC10_APC_MAS_RET_DIS_OUT(v)      \
        out_dword(HWIO_APCS_APC10_APC_MAS_RET_DIS_ADDR,v)
#define HWIO_APCS_APC10_APC_MAS_RET_DIS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC10_APC_MAS_RET_DIS_ADDR,m,v,HWIO_APCS_APC10_APC_MAS_RET_DIS_IN)
#define HWIO_APCS_APC10_APC_MAS_RET_DIS_L2_MAS_RET_SLP_DIS_BMSK                   0x4
#define HWIO_APCS_APC10_APC_MAS_RET_DIS_L2_MAS_RET_SLP_DIS_SHFT                   0x2
#define HWIO_APCS_APC10_APC_MAS_RET_DIS_CPU1_MAS_RET_SLP_DIS_BMSK                 0x2
#define HWIO_APCS_APC10_APC_MAS_RET_DIS_CPU1_MAS_RET_SLP_DIS_SHFT                 0x1
#define HWIO_APCS_APC10_APC_MAS_RET_DIS_CPU0_MAS_RET_SLP_DIS_BMSK                 0x1
#define HWIO_APCS_APC10_APC_MAS_RET_DIS_CPU0_MAS_RET_SLP_DIS_SHFT                 0x0

/*----------------------------------------------------------------------------
 * MODULE: APCS_APC11_DCVS_APC
 *--------------------------------------------------------------------------*/

#define APCS_APC11_DCVS_APC_REG_BASE                                       (HMSS_PERIPH_BASE      + 0x0025d600)

#define HWIO_APCS_APC11_DCVS_CTL_ADDR                                      (APCS_APC11_DCVS_APC_REG_BASE      + 0x00000000)
#define HWIO_APCS_APC11_DCVS_CTL_RMSK                                      0x80030001
#define HWIO_APCS_APC11_DCVS_CTL_ATTR                                             0x3
#define HWIO_APCS_APC11_DCVS_CTL_IN          \
        in_dword_masked(HWIO_APCS_APC11_DCVS_CTL_ADDR, HWIO_APCS_APC11_DCVS_CTL_RMSK)
#define HWIO_APCS_APC11_DCVS_CTL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC11_DCVS_CTL_ADDR, m)
#define HWIO_APCS_APC11_DCVS_CTL_OUT(v)      \
        out_dword(HWIO_APCS_APC11_DCVS_CTL_ADDR,v)
#define HWIO_APCS_APC11_DCVS_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC11_DCVS_CTL_ADDR,m,v,HWIO_APCS_APC11_DCVS_CTL_IN)
#define HWIO_APCS_APC11_DCVS_CTL_BUSY_BMSK                                 0x80000000
#define HWIO_APCS_APC11_DCVS_CTL_BUSY_SHFT                                       0x1f
#define HWIO_APCS_APC11_DCVS_CTL_IRQ_EN_BMSK                                  0x20000
#define HWIO_APCS_APC11_DCVS_CTL_IRQ_EN_SHFT                                     0x11
#define HWIO_APCS_APC11_DCVS_CTL_CSM_EN_BMSK                                  0x10000
#define HWIO_APCS_APC11_DCVS_CTL_CSM_EN_SHFT                                     0x10
#define HWIO_APCS_APC11_DCVS_CTL_REQ_BMSK                                         0x1
#define HWIO_APCS_APC11_DCVS_CTL_REQ_SHFT                                         0x0

#define HWIO_APCS_APC11_DCVS_CEIL_VLVL_ADDR                                (APCS_APC11_DCVS_APC_REG_BASE      + 0x00000004)
#define HWIO_APCS_APC11_DCVS_CEIL_VLVL_RMSK                                      0xff
#define HWIO_APCS_APC11_DCVS_CEIL_VLVL_ATTR                                       0x3
#define HWIO_APCS_APC11_DCVS_CEIL_VLVL_IN          \
        in_dword_masked(HWIO_APCS_APC11_DCVS_CEIL_VLVL_ADDR, HWIO_APCS_APC11_DCVS_CEIL_VLVL_RMSK)
#define HWIO_APCS_APC11_DCVS_CEIL_VLVL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC11_DCVS_CEIL_VLVL_ADDR, m)
#define HWIO_APCS_APC11_DCVS_CEIL_VLVL_OUT(v)      \
        out_dword(HWIO_APCS_APC11_DCVS_CEIL_VLVL_ADDR,v)
#define HWIO_APCS_APC11_DCVS_CEIL_VLVL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC11_DCVS_CEIL_VLVL_ADDR,m,v,HWIO_APCS_APC11_DCVS_CEIL_VLVL_IN)
#define HWIO_APCS_APC11_DCVS_CEIL_VLVL_CEILING_VLVL_BMSK                         0xff
#define HWIO_APCS_APC11_DCVS_CEIL_VLVL_CEILING_VLVL_SHFT                          0x0

#define HWIO_APCS_APC11_DCVS_FLOOR_VLVL_ADDR                               (APCS_APC11_DCVS_APC_REG_BASE      + 0x00000008)
#define HWIO_APCS_APC11_DCVS_FLOOR_VLVL_RMSK                                     0xff
#define HWIO_APCS_APC11_DCVS_FLOOR_VLVL_ATTR                                      0x3
#define HWIO_APCS_APC11_DCVS_FLOOR_VLVL_IN          \
        in_dword_masked(HWIO_APCS_APC11_DCVS_FLOOR_VLVL_ADDR, HWIO_APCS_APC11_DCVS_FLOOR_VLVL_RMSK)
#define HWIO_APCS_APC11_DCVS_FLOOR_VLVL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC11_DCVS_FLOOR_VLVL_ADDR, m)
#define HWIO_APCS_APC11_DCVS_FLOOR_VLVL_OUT(v)      \
        out_dword(HWIO_APCS_APC11_DCVS_FLOOR_VLVL_ADDR,v)
#define HWIO_APCS_APC11_DCVS_FLOOR_VLVL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC11_DCVS_FLOOR_VLVL_ADDR,m,v,HWIO_APCS_APC11_DCVS_FLOOR_VLVL_IN)
#define HWIO_APCS_APC11_DCVS_FLOOR_VLVL_FLOOR_VLVL_BMSK                          0xff
#define HWIO_APCS_APC11_DCVS_FLOOR_VLVL_FLOOR_VLVL_SHFT                           0x0

#define HWIO_APCS_APC11_DCVS_SAFE_LVAL_ADDR                                (APCS_APC11_DCVS_APC_REG_BASE      + 0x0000000c)
#define HWIO_APCS_APC11_DCVS_SAFE_LVAL_RMSK                                      0xff
#define HWIO_APCS_APC11_DCVS_SAFE_LVAL_ATTR                                       0x3
#define HWIO_APCS_APC11_DCVS_SAFE_LVAL_IN          \
        in_dword_masked(HWIO_APCS_APC11_DCVS_SAFE_LVAL_ADDR, HWIO_APCS_APC11_DCVS_SAFE_LVAL_RMSK)
#define HWIO_APCS_APC11_DCVS_SAFE_LVAL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC11_DCVS_SAFE_LVAL_ADDR, m)
#define HWIO_APCS_APC11_DCVS_SAFE_LVAL_OUT(v)      \
        out_dword(HWIO_APCS_APC11_DCVS_SAFE_LVAL_ADDR,v)
#define HWIO_APCS_APC11_DCVS_SAFE_LVAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC11_DCVS_SAFE_LVAL_ADDR,m,v,HWIO_APCS_APC11_DCVS_SAFE_LVAL_IN)
#define HWIO_APCS_APC11_DCVS_SAFE_LVAL_SAFE_LVAL_BMSK                            0xff
#define HWIO_APCS_APC11_DCVS_SAFE_LVAL_SAFE_LVAL_SHFT                             0x0

#define HWIO_APCS_APC11_DCVS_VOTE_CTL_ADDR                                 (APCS_APC11_DCVS_APC_REG_BASE      + 0x00000010)
#define HWIO_APCS_APC11_DCVS_VOTE_CTL_RMSK                                 0xffff0073
#define HWIO_APCS_APC11_DCVS_VOTE_CTL_ATTR                                        0x3
#define HWIO_APCS_APC11_DCVS_VOTE_CTL_IN          \
        in_dword_masked(HWIO_APCS_APC11_DCVS_VOTE_CTL_ADDR, HWIO_APCS_APC11_DCVS_VOTE_CTL_RMSK)
#define HWIO_APCS_APC11_DCVS_VOTE_CTL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC11_DCVS_VOTE_CTL_ADDR, m)
#define HWIO_APCS_APC11_DCVS_VOTE_CTL_OUT(v)      \
        out_dword(HWIO_APCS_APC11_DCVS_VOTE_CTL_ADDR,v)
#define HWIO_APCS_APC11_DCVS_VOTE_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC11_DCVS_VOTE_CTL_ADDR,m,v,HWIO_APCS_APC11_DCVS_VOTE_CTL_IN)
#define HWIO_APCS_APC11_DCVS_VOTE_CTL_HYST_DLY_BMSK                        0xffff0000
#define HWIO_APCS_APC11_DCVS_VOTE_CTL_HYST_DLY_SHFT                              0x10
#define HWIO_APCS_APC11_DCVS_VOTE_CTL_PWR_STATE_THRESHOLD_BMSK                   0x70
#define HWIO_APCS_APC11_DCVS_VOTE_CTL_PWR_STATE_THRESHOLD_SHFT                    0x4
#define HWIO_APCS_APC11_DCVS_VOTE_CTL_SW_VOTE_VAL_BMSK                            0x2
#define HWIO_APCS_APC11_DCVS_VOTE_CTL_SW_VOTE_VAL_SHFT                            0x1
#define HWIO_APCS_APC11_DCVS_VOTE_CTL_VOTE_EN_BMSK                                0x1
#define HWIO_APCS_APC11_DCVS_VOTE_CTL_VOTE_EN_SHFT                                0x0

#define HWIO_APCS_APC11_APC_PWR_GATE_MODE_ADDR                             (APCS_APC11_DCVS_APC_REG_BASE      + 0x00000020)
#define HWIO_APCS_APC11_APC_PWR_GATE_MODE_RMSK                                    0x1
#define HWIO_APCS_APC11_APC_PWR_GATE_MODE_ATTR                                    0x3
#define HWIO_APCS_APC11_APC_PWR_GATE_MODE_IN          \
        in_dword_masked(HWIO_APCS_APC11_APC_PWR_GATE_MODE_ADDR, HWIO_APCS_APC11_APC_PWR_GATE_MODE_RMSK)
#define HWIO_APCS_APC11_APC_PWR_GATE_MODE_INM(m)      \
        in_dword_masked(HWIO_APCS_APC11_APC_PWR_GATE_MODE_ADDR, m)
#define HWIO_APCS_APC11_APC_PWR_GATE_MODE_OUT(v)      \
        out_dword(HWIO_APCS_APC11_APC_PWR_GATE_MODE_ADDR,v)
#define HWIO_APCS_APC11_APC_PWR_GATE_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC11_APC_PWR_GATE_MODE_ADDR,m,v,HWIO_APCS_APC11_APC_PWR_GATE_MODE_IN)
#define HWIO_APCS_APC11_APC_PWR_GATE_MODE_MODE_BMSK                               0x1
#define HWIO_APCS_APC11_APC_PWR_GATE_MODE_MODE_SHFT                               0x0

#define HWIO_APCS_APC11_APC_LDO_VREF_FUNC_ADDR                             (APCS_APC11_DCVS_APC_REG_BASE      + 0x00000024)
#define HWIO_APCS_APC11_APC_LDO_VREF_FUNC_RMSK                                   0x7f
#define HWIO_APCS_APC11_APC_LDO_VREF_FUNC_ATTR                                    0x3
#define HWIO_APCS_APC11_APC_LDO_VREF_FUNC_IN          \
        in_dword_masked(HWIO_APCS_APC11_APC_LDO_VREF_FUNC_ADDR, HWIO_APCS_APC11_APC_LDO_VREF_FUNC_RMSK)
#define HWIO_APCS_APC11_APC_LDO_VREF_FUNC_INM(m)      \
        in_dword_masked(HWIO_APCS_APC11_APC_LDO_VREF_FUNC_ADDR, m)
#define HWIO_APCS_APC11_APC_LDO_VREF_FUNC_OUT(v)      \
        out_dword(HWIO_APCS_APC11_APC_LDO_VREF_FUNC_ADDR,v)
#define HWIO_APCS_APC11_APC_LDO_VREF_FUNC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC11_APC_LDO_VREF_FUNC_ADDR,m,v,HWIO_APCS_APC11_APC_LDO_VREF_FUNC_IN)
#define HWIO_APCS_APC11_APC_LDO_VREF_FUNC_VREF_LDO_BMSK                          0x7f
#define HWIO_APCS_APC11_APC_LDO_VREF_FUNC_VREF_LDO_SHFT                           0x0

#define HWIO_APCS_APC11_APC_LDO_VREF_RET_ADDR                              (APCS_APC11_DCVS_APC_REG_BASE      + 0x00000028)
#define HWIO_APCS_APC11_APC_LDO_VREF_RET_RMSK                                    0x7f
#define HWIO_APCS_APC11_APC_LDO_VREF_RET_ATTR                                     0x3
#define HWIO_APCS_APC11_APC_LDO_VREF_RET_IN          \
        in_dword_masked(HWIO_APCS_APC11_APC_LDO_VREF_RET_ADDR, HWIO_APCS_APC11_APC_LDO_VREF_RET_RMSK)
#define HWIO_APCS_APC11_APC_LDO_VREF_RET_INM(m)      \
        in_dword_masked(HWIO_APCS_APC11_APC_LDO_VREF_RET_ADDR, m)
#define HWIO_APCS_APC11_APC_LDO_VREF_RET_OUT(v)      \
        out_dword(HWIO_APCS_APC11_APC_LDO_VREF_RET_ADDR,v)
#define HWIO_APCS_APC11_APC_LDO_VREF_RET_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC11_APC_LDO_VREF_RET_ADDR,m,v,HWIO_APCS_APC11_APC_LDO_VREF_RET_IN)
#define HWIO_APCS_APC11_APC_LDO_VREF_RET_VREF_RET_BMSK                           0x7f
#define HWIO_APCS_APC11_APC_LDO_VREF_RET_VREF_RET_SHFT                            0x0

#define HWIO_APCS_APC11_APC_LDO_ACC_SEL_ADDR                               (APCS_APC11_DCVS_APC_REG_BASE      + 0x00000030)
#define HWIO_APCS_APC11_APC_LDO_ACC_SEL_RMSK                                     0x13
#define HWIO_APCS_APC11_APC_LDO_ACC_SEL_ATTR                                      0x3
#define HWIO_APCS_APC11_APC_LDO_ACC_SEL_IN          \
        in_dword_masked(HWIO_APCS_APC11_APC_LDO_ACC_SEL_ADDR, HWIO_APCS_APC11_APC_LDO_ACC_SEL_RMSK)
#define HWIO_APCS_APC11_APC_LDO_ACC_SEL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC11_APC_LDO_ACC_SEL_ADDR, m)
#define HWIO_APCS_APC11_APC_LDO_ACC_SEL_OUT(v)      \
        out_dword(HWIO_APCS_APC11_APC_LDO_ACC_SEL_ADDR,v)
#define HWIO_APCS_APC11_APC_LDO_ACC_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC11_APC_LDO_ACC_SEL_ADDR,m,v,HWIO_APCS_APC11_APC_LDO_ACC_SEL_IN)
#define HWIO_APCS_APC11_APC_LDO_ACC_SEL_PERF_MUX_SEL_BMSK                        0x10
#define HWIO_APCS_APC11_APC_LDO_ACC_SEL_PERF_MUX_SEL_SHFT                         0x4
#define HWIO_APCS_APC11_APC_LDO_ACC_SEL_L2_MODE_BMSK                              0x2
#define HWIO_APCS_APC11_APC_LDO_ACC_SEL_L2_MODE_SHFT                              0x1
#define HWIO_APCS_APC11_APC_LDO_ACC_SEL_CPU_MODE_BMSK                             0x1
#define HWIO_APCS_APC11_APC_LDO_ACC_SEL_CPU_MODE_SHFT                             0x0

#define HWIO_APCS_APC11_APC_PGS_RET_DIS_ADDR                               (APCS_APC11_DCVS_APC_REG_BASE      + 0x00000034)
#define HWIO_APCS_APC11_APC_PGS_RET_DIS_RMSK                                      0x7
#define HWIO_APCS_APC11_APC_PGS_RET_DIS_ATTR                                      0x3
#define HWIO_APCS_APC11_APC_PGS_RET_DIS_IN          \
        in_dword_masked(HWIO_APCS_APC11_APC_PGS_RET_DIS_ADDR, HWIO_APCS_APC11_APC_PGS_RET_DIS_RMSK)
#define HWIO_APCS_APC11_APC_PGS_RET_DIS_INM(m)      \
        in_dword_masked(HWIO_APCS_APC11_APC_PGS_RET_DIS_ADDR, m)
#define HWIO_APCS_APC11_APC_PGS_RET_DIS_OUT(v)      \
        out_dword(HWIO_APCS_APC11_APC_PGS_RET_DIS_ADDR,v)
#define HWIO_APCS_APC11_APC_PGS_RET_DIS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC11_APC_PGS_RET_DIS_ADDR,m,v,HWIO_APCS_APC11_APC_PGS_RET_DIS_IN)
#define HWIO_APCS_APC11_APC_PGS_RET_DIS_L2_PGS_RET_SLP_DIS_BMSK                   0x4
#define HWIO_APCS_APC11_APC_PGS_RET_DIS_L2_PGS_RET_SLP_DIS_SHFT                   0x2
#define HWIO_APCS_APC11_APC_PGS_RET_DIS_CPU1_PGS_RET_SLP_DIS_BMSK                 0x2
#define HWIO_APCS_APC11_APC_PGS_RET_DIS_CPU1_PGS_RET_SLP_DIS_SHFT                 0x1
#define HWIO_APCS_APC11_APC_PGS_RET_DIS_CPU0_PGS_RET_SLP_DIS_BMSK                 0x1
#define HWIO_APCS_APC11_APC_PGS_RET_DIS_CPU0_PGS_RET_SLP_DIS_SHFT                 0x0

#define HWIO_APCS_APC11_APC_MAS_RET_DIS_ADDR                               (APCS_APC11_DCVS_APC_REG_BASE      + 0x00000038)
#define HWIO_APCS_APC11_APC_MAS_RET_DIS_RMSK                                      0x7
#define HWIO_APCS_APC11_APC_MAS_RET_DIS_ATTR                                      0x3
#define HWIO_APCS_APC11_APC_MAS_RET_DIS_IN          \
        in_dword_masked(HWIO_APCS_APC11_APC_MAS_RET_DIS_ADDR, HWIO_APCS_APC11_APC_MAS_RET_DIS_RMSK)
#define HWIO_APCS_APC11_APC_MAS_RET_DIS_INM(m)      \
        in_dword_masked(HWIO_APCS_APC11_APC_MAS_RET_DIS_ADDR, m)
#define HWIO_APCS_APC11_APC_MAS_RET_DIS_OUT(v)      \
        out_dword(HWIO_APCS_APC11_APC_MAS_RET_DIS_ADDR,v)
#define HWIO_APCS_APC11_APC_MAS_RET_DIS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC11_APC_MAS_RET_DIS_ADDR,m,v,HWIO_APCS_APC11_APC_MAS_RET_DIS_IN)
#define HWIO_APCS_APC11_APC_MAS_RET_DIS_L2_MAS_RET_SLP_DIS_BMSK                   0x4
#define HWIO_APCS_APC11_APC_MAS_RET_DIS_L2_MAS_RET_SLP_DIS_SHFT                   0x2
#define HWIO_APCS_APC11_APC_MAS_RET_DIS_CPU1_MAS_RET_SLP_DIS_BMSK                 0x2
#define HWIO_APCS_APC11_APC_MAS_RET_DIS_CPU1_MAS_RET_SLP_DIS_SHFT                 0x1
#define HWIO_APCS_APC11_APC_MAS_RET_DIS_CPU0_MAS_RET_SLP_DIS_BMSK                 0x1
#define HWIO_APCS_APC11_APC_MAS_RET_DIS_CPU0_MAS_RET_SLP_DIS_SHFT                 0x0

/*----------------------------------------------------------------------------
 * MODULE: APCS_APC12_DCVS_APC
 *--------------------------------------------------------------------------*/

#define APCS_APC12_DCVS_APC_REG_BASE                                       (HMSS_PERIPH_BASE      + 0x00264600)

#define HWIO_APCS_APC12_DCVS_CTL_ADDR                                      (APCS_APC12_DCVS_APC_REG_BASE      + 0x00000000)
#define HWIO_APCS_APC12_DCVS_CTL_RMSK                                      0x80030001
#define HWIO_APCS_APC12_DCVS_CTL_ATTR                                             0x3
#define HWIO_APCS_APC12_DCVS_CTL_IN          \
        in_dword_masked(HWIO_APCS_APC12_DCVS_CTL_ADDR, HWIO_APCS_APC12_DCVS_CTL_RMSK)
#define HWIO_APCS_APC12_DCVS_CTL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC12_DCVS_CTL_ADDR, m)
#define HWIO_APCS_APC12_DCVS_CTL_OUT(v)      \
        out_dword(HWIO_APCS_APC12_DCVS_CTL_ADDR,v)
#define HWIO_APCS_APC12_DCVS_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC12_DCVS_CTL_ADDR,m,v,HWIO_APCS_APC12_DCVS_CTL_IN)
#define HWIO_APCS_APC12_DCVS_CTL_BUSY_BMSK                                 0x80000000
#define HWIO_APCS_APC12_DCVS_CTL_BUSY_SHFT                                       0x1f
#define HWIO_APCS_APC12_DCVS_CTL_IRQ_EN_BMSK                                  0x20000
#define HWIO_APCS_APC12_DCVS_CTL_IRQ_EN_SHFT                                     0x11
#define HWIO_APCS_APC12_DCVS_CTL_CSM_EN_BMSK                                  0x10000
#define HWIO_APCS_APC12_DCVS_CTL_CSM_EN_SHFT                                     0x10
#define HWIO_APCS_APC12_DCVS_CTL_REQ_BMSK                                         0x1
#define HWIO_APCS_APC12_DCVS_CTL_REQ_SHFT                                         0x0

#define HWIO_APCS_APC12_DCVS_CEIL_VLVL_ADDR                                (APCS_APC12_DCVS_APC_REG_BASE      + 0x00000004)
#define HWIO_APCS_APC12_DCVS_CEIL_VLVL_RMSK                                      0xff
#define HWIO_APCS_APC12_DCVS_CEIL_VLVL_ATTR                                       0x3
#define HWIO_APCS_APC12_DCVS_CEIL_VLVL_IN          \
        in_dword_masked(HWIO_APCS_APC12_DCVS_CEIL_VLVL_ADDR, HWIO_APCS_APC12_DCVS_CEIL_VLVL_RMSK)
#define HWIO_APCS_APC12_DCVS_CEIL_VLVL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC12_DCVS_CEIL_VLVL_ADDR, m)
#define HWIO_APCS_APC12_DCVS_CEIL_VLVL_OUT(v)      \
        out_dword(HWIO_APCS_APC12_DCVS_CEIL_VLVL_ADDR,v)
#define HWIO_APCS_APC12_DCVS_CEIL_VLVL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC12_DCVS_CEIL_VLVL_ADDR,m,v,HWIO_APCS_APC12_DCVS_CEIL_VLVL_IN)
#define HWIO_APCS_APC12_DCVS_CEIL_VLVL_CEILING_VLVL_BMSK                         0xff
#define HWIO_APCS_APC12_DCVS_CEIL_VLVL_CEILING_VLVL_SHFT                          0x0

#define HWIO_APCS_APC12_DCVS_FLOOR_VLVL_ADDR                               (APCS_APC12_DCVS_APC_REG_BASE      + 0x00000008)
#define HWIO_APCS_APC12_DCVS_FLOOR_VLVL_RMSK                                     0xff
#define HWIO_APCS_APC12_DCVS_FLOOR_VLVL_ATTR                                      0x3
#define HWIO_APCS_APC12_DCVS_FLOOR_VLVL_IN          \
        in_dword_masked(HWIO_APCS_APC12_DCVS_FLOOR_VLVL_ADDR, HWIO_APCS_APC12_DCVS_FLOOR_VLVL_RMSK)
#define HWIO_APCS_APC12_DCVS_FLOOR_VLVL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC12_DCVS_FLOOR_VLVL_ADDR, m)
#define HWIO_APCS_APC12_DCVS_FLOOR_VLVL_OUT(v)      \
        out_dword(HWIO_APCS_APC12_DCVS_FLOOR_VLVL_ADDR,v)
#define HWIO_APCS_APC12_DCVS_FLOOR_VLVL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC12_DCVS_FLOOR_VLVL_ADDR,m,v,HWIO_APCS_APC12_DCVS_FLOOR_VLVL_IN)
#define HWIO_APCS_APC12_DCVS_FLOOR_VLVL_FLOOR_VLVL_BMSK                          0xff
#define HWIO_APCS_APC12_DCVS_FLOOR_VLVL_FLOOR_VLVL_SHFT                           0x0

#define HWIO_APCS_APC12_DCVS_SAFE_LVAL_ADDR                                (APCS_APC12_DCVS_APC_REG_BASE      + 0x0000000c)
#define HWIO_APCS_APC12_DCVS_SAFE_LVAL_RMSK                                      0xff
#define HWIO_APCS_APC12_DCVS_SAFE_LVAL_ATTR                                       0x3
#define HWIO_APCS_APC12_DCVS_SAFE_LVAL_IN          \
        in_dword_masked(HWIO_APCS_APC12_DCVS_SAFE_LVAL_ADDR, HWIO_APCS_APC12_DCVS_SAFE_LVAL_RMSK)
#define HWIO_APCS_APC12_DCVS_SAFE_LVAL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC12_DCVS_SAFE_LVAL_ADDR, m)
#define HWIO_APCS_APC12_DCVS_SAFE_LVAL_OUT(v)      \
        out_dword(HWIO_APCS_APC12_DCVS_SAFE_LVAL_ADDR,v)
#define HWIO_APCS_APC12_DCVS_SAFE_LVAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC12_DCVS_SAFE_LVAL_ADDR,m,v,HWIO_APCS_APC12_DCVS_SAFE_LVAL_IN)
#define HWIO_APCS_APC12_DCVS_SAFE_LVAL_SAFE_LVAL_BMSK                            0xff
#define HWIO_APCS_APC12_DCVS_SAFE_LVAL_SAFE_LVAL_SHFT                             0x0

#define HWIO_APCS_APC12_DCVS_VOTE_CTL_ADDR                                 (APCS_APC12_DCVS_APC_REG_BASE      + 0x00000010)
#define HWIO_APCS_APC12_DCVS_VOTE_CTL_RMSK                                 0xffff0073
#define HWIO_APCS_APC12_DCVS_VOTE_CTL_ATTR                                        0x3
#define HWIO_APCS_APC12_DCVS_VOTE_CTL_IN          \
        in_dword_masked(HWIO_APCS_APC12_DCVS_VOTE_CTL_ADDR, HWIO_APCS_APC12_DCVS_VOTE_CTL_RMSK)
#define HWIO_APCS_APC12_DCVS_VOTE_CTL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC12_DCVS_VOTE_CTL_ADDR, m)
#define HWIO_APCS_APC12_DCVS_VOTE_CTL_OUT(v)      \
        out_dword(HWIO_APCS_APC12_DCVS_VOTE_CTL_ADDR,v)
#define HWIO_APCS_APC12_DCVS_VOTE_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC12_DCVS_VOTE_CTL_ADDR,m,v,HWIO_APCS_APC12_DCVS_VOTE_CTL_IN)
#define HWIO_APCS_APC12_DCVS_VOTE_CTL_HYST_DLY_BMSK                        0xffff0000
#define HWIO_APCS_APC12_DCVS_VOTE_CTL_HYST_DLY_SHFT                              0x10
#define HWIO_APCS_APC12_DCVS_VOTE_CTL_PWR_STATE_THRESHOLD_BMSK                   0x70
#define HWIO_APCS_APC12_DCVS_VOTE_CTL_PWR_STATE_THRESHOLD_SHFT                    0x4
#define HWIO_APCS_APC12_DCVS_VOTE_CTL_SW_VOTE_VAL_BMSK                            0x2
#define HWIO_APCS_APC12_DCVS_VOTE_CTL_SW_VOTE_VAL_SHFT                            0x1
#define HWIO_APCS_APC12_DCVS_VOTE_CTL_VOTE_EN_BMSK                                0x1
#define HWIO_APCS_APC12_DCVS_VOTE_CTL_VOTE_EN_SHFT                                0x0

#define HWIO_APCS_APC12_APC_PWR_GATE_MODE_ADDR                             (APCS_APC12_DCVS_APC_REG_BASE      + 0x00000020)
#define HWIO_APCS_APC12_APC_PWR_GATE_MODE_RMSK                                    0x1
#define HWIO_APCS_APC12_APC_PWR_GATE_MODE_ATTR                                    0x3
#define HWIO_APCS_APC12_APC_PWR_GATE_MODE_IN          \
        in_dword_masked(HWIO_APCS_APC12_APC_PWR_GATE_MODE_ADDR, HWIO_APCS_APC12_APC_PWR_GATE_MODE_RMSK)
#define HWIO_APCS_APC12_APC_PWR_GATE_MODE_INM(m)      \
        in_dword_masked(HWIO_APCS_APC12_APC_PWR_GATE_MODE_ADDR, m)
#define HWIO_APCS_APC12_APC_PWR_GATE_MODE_OUT(v)      \
        out_dword(HWIO_APCS_APC12_APC_PWR_GATE_MODE_ADDR,v)
#define HWIO_APCS_APC12_APC_PWR_GATE_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC12_APC_PWR_GATE_MODE_ADDR,m,v,HWIO_APCS_APC12_APC_PWR_GATE_MODE_IN)
#define HWIO_APCS_APC12_APC_PWR_GATE_MODE_MODE_BMSK                               0x1
#define HWIO_APCS_APC12_APC_PWR_GATE_MODE_MODE_SHFT                               0x0

#define HWIO_APCS_APC12_APC_LDO_VREF_FUNC_ADDR                             (APCS_APC12_DCVS_APC_REG_BASE      + 0x00000024)
#define HWIO_APCS_APC12_APC_LDO_VREF_FUNC_RMSK                                   0x7f
#define HWIO_APCS_APC12_APC_LDO_VREF_FUNC_ATTR                                    0x3
#define HWIO_APCS_APC12_APC_LDO_VREF_FUNC_IN          \
        in_dword_masked(HWIO_APCS_APC12_APC_LDO_VREF_FUNC_ADDR, HWIO_APCS_APC12_APC_LDO_VREF_FUNC_RMSK)
#define HWIO_APCS_APC12_APC_LDO_VREF_FUNC_INM(m)      \
        in_dword_masked(HWIO_APCS_APC12_APC_LDO_VREF_FUNC_ADDR, m)
#define HWIO_APCS_APC12_APC_LDO_VREF_FUNC_OUT(v)      \
        out_dword(HWIO_APCS_APC12_APC_LDO_VREF_FUNC_ADDR,v)
#define HWIO_APCS_APC12_APC_LDO_VREF_FUNC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC12_APC_LDO_VREF_FUNC_ADDR,m,v,HWIO_APCS_APC12_APC_LDO_VREF_FUNC_IN)
#define HWIO_APCS_APC12_APC_LDO_VREF_FUNC_VREF_LDO_BMSK                          0x7f
#define HWIO_APCS_APC12_APC_LDO_VREF_FUNC_VREF_LDO_SHFT                           0x0

#define HWIO_APCS_APC12_APC_LDO_VREF_RET_ADDR                              (APCS_APC12_DCVS_APC_REG_BASE      + 0x00000028)
#define HWIO_APCS_APC12_APC_LDO_VREF_RET_RMSK                                    0x7f
#define HWIO_APCS_APC12_APC_LDO_VREF_RET_ATTR                                     0x3
#define HWIO_APCS_APC12_APC_LDO_VREF_RET_IN          \
        in_dword_masked(HWIO_APCS_APC12_APC_LDO_VREF_RET_ADDR, HWIO_APCS_APC12_APC_LDO_VREF_RET_RMSK)
#define HWIO_APCS_APC12_APC_LDO_VREF_RET_INM(m)      \
        in_dword_masked(HWIO_APCS_APC12_APC_LDO_VREF_RET_ADDR, m)
#define HWIO_APCS_APC12_APC_LDO_VREF_RET_OUT(v)      \
        out_dword(HWIO_APCS_APC12_APC_LDO_VREF_RET_ADDR,v)
#define HWIO_APCS_APC12_APC_LDO_VREF_RET_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC12_APC_LDO_VREF_RET_ADDR,m,v,HWIO_APCS_APC12_APC_LDO_VREF_RET_IN)
#define HWIO_APCS_APC12_APC_LDO_VREF_RET_VREF_RET_BMSK                           0x7f
#define HWIO_APCS_APC12_APC_LDO_VREF_RET_VREF_RET_SHFT                            0x0

#define HWIO_APCS_APC12_APC_LDO_ACC_SEL_ADDR                               (APCS_APC12_DCVS_APC_REG_BASE      + 0x00000030)
#define HWIO_APCS_APC12_APC_LDO_ACC_SEL_RMSK                                     0x13
#define HWIO_APCS_APC12_APC_LDO_ACC_SEL_ATTR                                      0x3
#define HWIO_APCS_APC12_APC_LDO_ACC_SEL_IN          \
        in_dword_masked(HWIO_APCS_APC12_APC_LDO_ACC_SEL_ADDR, HWIO_APCS_APC12_APC_LDO_ACC_SEL_RMSK)
#define HWIO_APCS_APC12_APC_LDO_ACC_SEL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC12_APC_LDO_ACC_SEL_ADDR, m)
#define HWIO_APCS_APC12_APC_LDO_ACC_SEL_OUT(v)      \
        out_dword(HWIO_APCS_APC12_APC_LDO_ACC_SEL_ADDR,v)
#define HWIO_APCS_APC12_APC_LDO_ACC_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC12_APC_LDO_ACC_SEL_ADDR,m,v,HWIO_APCS_APC12_APC_LDO_ACC_SEL_IN)
#define HWIO_APCS_APC12_APC_LDO_ACC_SEL_PERF_MUX_SEL_BMSK                        0x10
#define HWIO_APCS_APC12_APC_LDO_ACC_SEL_PERF_MUX_SEL_SHFT                         0x4
#define HWIO_APCS_APC12_APC_LDO_ACC_SEL_L2_MODE_BMSK                              0x2
#define HWIO_APCS_APC12_APC_LDO_ACC_SEL_L2_MODE_SHFT                              0x1
#define HWIO_APCS_APC12_APC_LDO_ACC_SEL_CPU_MODE_BMSK                             0x1
#define HWIO_APCS_APC12_APC_LDO_ACC_SEL_CPU_MODE_SHFT                             0x0

#define HWIO_APCS_APC12_APC_PGS_RET_DIS_ADDR                               (APCS_APC12_DCVS_APC_REG_BASE      + 0x00000034)
#define HWIO_APCS_APC12_APC_PGS_RET_DIS_RMSK                                      0x7
#define HWIO_APCS_APC12_APC_PGS_RET_DIS_ATTR                                      0x3
#define HWIO_APCS_APC12_APC_PGS_RET_DIS_IN          \
        in_dword_masked(HWIO_APCS_APC12_APC_PGS_RET_DIS_ADDR, HWIO_APCS_APC12_APC_PGS_RET_DIS_RMSK)
#define HWIO_APCS_APC12_APC_PGS_RET_DIS_INM(m)      \
        in_dword_masked(HWIO_APCS_APC12_APC_PGS_RET_DIS_ADDR, m)
#define HWIO_APCS_APC12_APC_PGS_RET_DIS_OUT(v)      \
        out_dword(HWIO_APCS_APC12_APC_PGS_RET_DIS_ADDR,v)
#define HWIO_APCS_APC12_APC_PGS_RET_DIS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC12_APC_PGS_RET_DIS_ADDR,m,v,HWIO_APCS_APC12_APC_PGS_RET_DIS_IN)
#define HWIO_APCS_APC12_APC_PGS_RET_DIS_L2_PGS_RET_SLP_DIS_BMSK                   0x4
#define HWIO_APCS_APC12_APC_PGS_RET_DIS_L2_PGS_RET_SLP_DIS_SHFT                   0x2
#define HWIO_APCS_APC12_APC_PGS_RET_DIS_CPU1_PGS_RET_SLP_DIS_BMSK                 0x2
#define HWIO_APCS_APC12_APC_PGS_RET_DIS_CPU1_PGS_RET_SLP_DIS_SHFT                 0x1
#define HWIO_APCS_APC12_APC_PGS_RET_DIS_CPU0_PGS_RET_SLP_DIS_BMSK                 0x1
#define HWIO_APCS_APC12_APC_PGS_RET_DIS_CPU0_PGS_RET_SLP_DIS_SHFT                 0x0

#define HWIO_APCS_APC12_APC_MAS_RET_DIS_ADDR                               (APCS_APC12_DCVS_APC_REG_BASE      + 0x00000038)
#define HWIO_APCS_APC12_APC_MAS_RET_DIS_RMSK                                      0x7
#define HWIO_APCS_APC12_APC_MAS_RET_DIS_ATTR                                      0x3
#define HWIO_APCS_APC12_APC_MAS_RET_DIS_IN          \
        in_dword_masked(HWIO_APCS_APC12_APC_MAS_RET_DIS_ADDR, HWIO_APCS_APC12_APC_MAS_RET_DIS_RMSK)
#define HWIO_APCS_APC12_APC_MAS_RET_DIS_INM(m)      \
        in_dword_masked(HWIO_APCS_APC12_APC_MAS_RET_DIS_ADDR, m)
#define HWIO_APCS_APC12_APC_MAS_RET_DIS_OUT(v)      \
        out_dword(HWIO_APCS_APC12_APC_MAS_RET_DIS_ADDR,v)
#define HWIO_APCS_APC12_APC_MAS_RET_DIS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC12_APC_MAS_RET_DIS_ADDR,m,v,HWIO_APCS_APC12_APC_MAS_RET_DIS_IN)
#define HWIO_APCS_APC12_APC_MAS_RET_DIS_L2_MAS_RET_SLP_DIS_BMSK                   0x4
#define HWIO_APCS_APC12_APC_MAS_RET_DIS_L2_MAS_RET_SLP_DIS_SHFT                   0x2
#define HWIO_APCS_APC12_APC_MAS_RET_DIS_CPU1_MAS_RET_SLP_DIS_BMSK                 0x2
#define HWIO_APCS_APC12_APC_MAS_RET_DIS_CPU1_MAS_RET_SLP_DIS_SHFT                 0x1
#define HWIO_APCS_APC12_APC_MAS_RET_DIS_CPU0_MAS_RET_SLP_DIS_BMSK                 0x1
#define HWIO_APCS_APC12_APC_MAS_RET_DIS_CPU0_MAS_RET_SLP_DIS_SHFT                 0x0

/*----------------------------------------------------------------------------
 * MODULE: APCS_APC13_DCVS_APC
 *--------------------------------------------------------------------------*/

#define APCS_APC13_DCVS_APC_REG_BASE                                       (HMSS_PERIPH_BASE      + 0x00264e00)

#define HWIO_APCS_APC13_DCVS_CTL_ADDR                                      (APCS_APC13_DCVS_APC_REG_BASE      + 0x00000000)
#define HWIO_APCS_APC13_DCVS_CTL_RMSK                                      0x80030001
#define HWIO_APCS_APC13_DCVS_CTL_ATTR                                             0x3
#define HWIO_APCS_APC13_DCVS_CTL_IN          \
        in_dword_masked(HWIO_APCS_APC13_DCVS_CTL_ADDR, HWIO_APCS_APC13_DCVS_CTL_RMSK)
#define HWIO_APCS_APC13_DCVS_CTL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC13_DCVS_CTL_ADDR, m)
#define HWIO_APCS_APC13_DCVS_CTL_OUT(v)      \
        out_dword(HWIO_APCS_APC13_DCVS_CTL_ADDR,v)
#define HWIO_APCS_APC13_DCVS_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC13_DCVS_CTL_ADDR,m,v,HWIO_APCS_APC13_DCVS_CTL_IN)
#define HWIO_APCS_APC13_DCVS_CTL_BUSY_BMSK                                 0x80000000
#define HWIO_APCS_APC13_DCVS_CTL_BUSY_SHFT                                       0x1f
#define HWIO_APCS_APC13_DCVS_CTL_IRQ_EN_BMSK                                  0x20000
#define HWIO_APCS_APC13_DCVS_CTL_IRQ_EN_SHFT                                     0x11
#define HWIO_APCS_APC13_DCVS_CTL_CSM_EN_BMSK                                  0x10000
#define HWIO_APCS_APC13_DCVS_CTL_CSM_EN_SHFT                                     0x10
#define HWIO_APCS_APC13_DCVS_CTL_REQ_BMSK                                         0x1
#define HWIO_APCS_APC13_DCVS_CTL_REQ_SHFT                                         0x0

#define HWIO_APCS_APC13_DCVS_CEIL_VLVL_ADDR                                (APCS_APC13_DCVS_APC_REG_BASE      + 0x00000004)
#define HWIO_APCS_APC13_DCVS_CEIL_VLVL_RMSK                                      0xff
#define HWIO_APCS_APC13_DCVS_CEIL_VLVL_ATTR                                       0x3
#define HWIO_APCS_APC13_DCVS_CEIL_VLVL_IN          \
        in_dword_masked(HWIO_APCS_APC13_DCVS_CEIL_VLVL_ADDR, HWIO_APCS_APC13_DCVS_CEIL_VLVL_RMSK)
#define HWIO_APCS_APC13_DCVS_CEIL_VLVL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC13_DCVS_CEIL_VLVL_ADDR, m)
#define HWIO_APCS_APC13_DCVS_CEIL_VLVL_OUT(v)      \
        out_dword(HWIO_APCS_APC13_DCVS_CEIL_VLVL_ADDR,v)
#define HWIO_APCS_APC13_DCVS_CEIL_VLVL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC13_DCVS_CEIL_VLVL_ADDR,m,v,HWIO_APCS_APC13_DCVS_CEIL_VLVL_IN)
#define HWIO_APCS_APC13_DCVS_CEIL_VLVL_CEILING_VLVL_BMSK                         0xff
#define HWIO_APCS_APC13_DCVS_CEIL_VLVL_CEILING_VLVL_SHFT                          0x0

#define HWIO_APCS_APC13_DCVS_FLOOR_VLVL_ADDR                               (APCS_APC13_DCVS_APC_REG_BASE      + 0x00000008)
#define HWIO_APCS_APC13_DCVS_FLOOR_VLVL_RMSK                                     0xff
#define HWIO_APCS_APC13_DCVS_FLOOR_VLVL_ATTR                                      0x3
#define HWIO_APCS_APC13_DCVS_FLOOR_VLVL_IN          \
        in_dword_masked(HWIO_APCS_APC13_DCVS_FLOOR_VLVL_ADDR, HWIO_APCS_APC13_DCVS_FLOOR_VLVL_RMSK)
#define HWIO_APCS_APC13_DCVS_FLOOR_VLVL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC13_DCVS_FLOOR_VLVL_ADDR, m)
#define HWIO_APCS_APC13_DCVS_FLOOR_VLVL_OUT(v)      \
        out_dword(HWIO_APCS_APC13_DCVS_FLOOR_VLVL_ADDR,v)
#define HWIO_APCS_APC13_DCVS_FLOOR_VLVL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC13_DCVS_FLOOR_VLVL_ADDR,m,v,HWIO_APCS_APC13_DCVS_FLOOR_VLVL_IN)
#define HWIO_APCS_APC13_DCVS_FLOOR_VLVL_FLOOR_VLVL_BMSK                          0xff
#define HWIO_APCS_APC13_DCVS_FLOOR_VLVL_FLOOR_VLVL_SHFT                           0x0

#define HWIO_APCS_APC13_DCVS_SAFE_LVAL_ADDR                                (APCS_APC13_DCVS_APC_REG_BASE      + 0x0000000c)
#define HWIO_APCS_APC13_DCVS_SAFE_LVAL_RMSK                                      0xff
#define HWIO_APCS_APC13_DCVS_SAFE_LVAL_ATTR                                       0x3
#define HWIO_APCS_APC13_DCVS_SAFE_LVAL_IN          \
        in_dword_masked(HWIO_APCS_APC13_DCVS_SAFE_LVAL_ADDR, HWIO_APCS_APC13_DCVS_SAFE_LVAL_RMSK)
#define HWIO_APCS_APC13_DCVS_SAFE_LVAL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC13_DCVS_SAFE_LVAL_ADDR, m)
#define HWIO_APCS_APC13_DCVS_SAFE_LVAL_OUT(v)      \
        out_dword(HWIO_APCS_APC13_DCVS_SAFE_LVAL_ADDR,v)
#define HWIO_APCS_APC13_DCVS_SAFE_LVAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC13_DCVS_SAFE_LVAL_ADDR,m,v,HWIO_APCS_APC13_DCVS_SAFE_LVAL_IN)
#define HWIO_APCS_APC13_DCVS_SAFE_LVAL_SAFE_LVAL_BMSK                            0xff
#define HWIO_APCS_APC13_DCVS_SAFE_LVAL_SAFE_LVAL_SHFT                             0x0

#define HWIO_APCS_APC13_DCVS_VOTE_CTL_ADDR                                 (APCS_APC13_DCVS_APC_REG_BASE      + 0x00000010)
#define HWIO_APCS_APC13_DCVS_VOTE_CTL_RMSK                                 0xffff0073
#define HWIO_APCS_APC13_DCVS_VOTE_CTL_ATTR                                        0x3
#define HWIO_APCS_APC13_DCVS_VOTE_CTL_IN          \
        in_dword_masked(HWIO_APCS_APC13_DCVS_VOTE_CTL_ADDR, HWIO_APCS_APC13_DCVS_VOTE_CTL_RMSK)
#define HWIO_APCS_APC13_DCVS_VOTE_CTL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC13_DCVS_VOTE_CTL_ADDR, m)
#define HWIO_APCS_APC13_DCVS_VOTE_CTL_OUT(v)      \
        out_dword(HWIO_APCS_APC13_DCVS_VOTE_CTL_ADDR,v)
#define HWIO_APCS_APC13_DCVS_VOTE_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC13_DCVS_VOTE_CTL_ADDR,m,v,HWIO_APCS_APC13_DCVS_VOTE_CTL_IN)
#define HWIO_APCS_APC13_DCVS_VOTE_CTL_HYST_DLY_BMSK                        0xffff0000
#define HWIO_APCS_APC13_DCVS_VOTE_CTL_HYST_DLY_SHFT                              0x10
#define HWIO_APCS_APC13_DCVS_VOTE_CTL_PWR_STATE_THRESHOLD_BMSK                   0x70
#define HWIO_APCS_APC13_DCVS_VOTE_CTL_PWR_STATE_THRESHOLD_SHFT                    0x4
#define HWIO_APCS_APC13_DCVS_VOTE_CTL_SW_VOTE_VAL_BMSK                            0x2
#define HWIO_APCS_APC13_DCVS_VOTE_CTL_SW_VOTE_VAL_SHFT                            0x1
#define HWIO_APCS_APC13_DCVS_VOTE_CTL_VOTE_EN_BMSK                                0x1
#define HWIO_APCS_APC13_DCVS_VOTE_CTL_VOTE_EN_SHFT                                0x0

#define HWIO_APCS_APC13_APC_PWR_GATE_MODE_ADDR                             (APCS_APC13_DCVS_APC_REG_BASE      + 0x00000020)
#define HWIO_APCS_APC13_APC_PWR_GATE_MODE_RMSK                                    0x1
#define HWIO_APCS_APC13_APC_PWR_GATE_MODE_ATTR                                    0x3
#define HWIO_APCS_APC13_APC_PWR_GATE_MODE_IN          \
        in_dword_masked(HWIO_APCS_APC13_APC_PWR_GATE_MODE_ADDR, HWIO_APCS_APC13_APC_PWR_GATE_MODE_RMSK)
#define HWIO_APCS_APC13_APC_PWR_GATE_MODE_INM(m)      \
        in_dword_masked(HWIO_APCS_APC13_APC_PWR_GATE_MODE_ADDR, m)
#define HWIO_APCS_APC13_APC_PWR_GATE_MODE_OUT(v)      \
        out_dword(HWIO_APCS_APC13_APC_PWR_GATE_MODE_ADDR,v)
#define HWIO_APCS_APC13_APC_PWR_GATE_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC13_APC_PWR_GATE_MODE_ADDR,m,v,HWIO_APCS_APC13_APC_PWR_GATE_MODE_IN)
#define HWIO_APCS_APC13_APC_PWR_GATE_MODE_MODE_BMSK                               0x1
#define HWIO_APCS_APC13_APC_PWR_GATE_MODE_MODE_SHFT                               0x0

#define HWIO_APCS_APC13_APC_LDO_VREF_FUNC_ADDR                             (APCS_APC13_DCVS_APC_REG_BASE      + 0x00000024)
#define HWIO_APCS_APC13_APC_LDO_VREF_FUNC_RMSK                                   0x7f
#define HWIO_APCS_APC13_APC_LDO_VREF_FUNC_ATTR                                    0x3
#define HWIO_APCS_APC13_APC_LDO_VREF_FUNC_IN          \
        in_dword_masked(HWIO_APCS_APC13_APC_LDO_VREF_FUNC_ADDR, HWIO_APCS_APC13_APC_LDO_VREF_FUNC_RMSK)
#define HWIO_APCS_APC13_APC_LDO_VREF_FUNC_INM(m)      \
        in_dword_masked(HWIO_APCS_APC13_APC_LDO_VREF_FUNC_ADDR, m)
#define HWIO_APCS_APC13_APC_LDO_VREF_FUNC_OUT(v)      \
        out_dword(HWIO_APCS_APC13_APC_LDO_VREF_FUNC_ADDR,v)
#define HWIO_APCS_APC13_APC_LDO_VREF_FUNC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC13_APC_LDO_VREF_FUNC_ADDR,m,v,HWIO_APCS_APC13_APC_LDO_VREF_FUNC_IN)
#define HWIO_APCS_APC13_APC_LDO_VREF_FUNC_VREF_LDO_BMSK                          0x7f
#define HWIO_APCS_APC13_APC_LDO_VREF_FUNC_VREF_LDO_SHFT                           0x0

#define HWIO_APCS_APC13_APC_LDO_VREF_RET_ADDR                              (APCS_APC13_DCVS_APC_REG_BASE      + 0x00000028)
#define HWIO_APCS_APC13_APC_LDO_VREF_RET_RMSK                                    0x7f
#define HWIO_APCS_APC13_APC_LDO_VREF_RET_ATTR                                     0x3
#define HWIO_APCS_APC13_APC_LDO_VREF_RET_IN          \
        in_dword_masked(HWIO_APCS_APC13_APC_LDO_VREF_RET_ADDR, HWIO_APCS_APC13_APC_LDO_VREF_RET_RMSK)
#define HWIO_APCS_APC13_APC_LDO_VREF_RET_INM(m)      \
        in_dword_masked(HWIO_APCS_APC13_APC_LDO_VREF_RET_ADDR, m)
#define HWIO_APCS_APC13_APC_LDO_VREF_RET_OUT(v)      \
        out_dword(HWIO_APCS_APC13_APC_LDO_VREF_RET_ADDR,v)
#define HWIO_APCS_APC13_APC_LDO_VREF_RET_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC13_APC_LDO_VREF_RET_ADDR,m,v,HWIO_APCS_APC13_APC_LDO_VREF_RET_IN)
#define HWIO_APCS_APC13_APC_LDO_VREF_RET_VREF_RET_BMSK                           0x7f
#define HWIO_APCS_APC13_APC_LDO_VREF_RET_VREF_RET_SHFT                            0x0

#define HWIO_APCS_APC13_APC_LDO_ACC_SEL_ADDR                               (APCS_APC13_DCVS_APC_REG_BASE      + 0x00000030)
#define HWIO_APCS_APC13_APC_LDO_ACC_SEL_RMSK                                     0x13
#define HWIO_APCS_APC13_APC_LDO_ACC_SEL_ATTR                                      0x3
#define HWIO_APCS_APC13_APC_LDO_ACC_SEL_IN          \
        in_dword_masked(HWIO_APCS_APC13_APC_LDO_ACC_SEL_ADDR, HWIO_APCS_APC13_APC_LDO_ACC_SEL_RMSK)
#define HWIO_APCS_APC13_APC_LDO_ACC_SEL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC13_APC_LDO_ACC_SEL_ADDR, m)
#define HWIO_APCS_APC13_APC_LDO_ACC_SEL_OUT(v)      \
        out_dword(HWIO_APCS_APC13_APC_LDO_ACC_SEL_ADDR,v)
#define HWIO_APCS_APC13_APC_LDO_ACC_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC13_APC_LDO_ACC_SEL_ADDR,m,v,HWIO_APCS_APC13_APC_LDO_ACC_SEL_IN)
#define HWIO_APCS_APC13_APC_LDO_ACC_SEL_PERF_MUX_SEL_BMSK                        0x10
#define HWIO_APCS_APC13_APC_LDO_ACC_SEL_PERF_MUX_SEL_SHFT                         0x4
#define HWIO_APCS_APC13_APC_LDO_ACC_SEL_L2_MODE_BMSK                              0x2
#define HWIO_APCS_APC13_APC_LDO_ACC_SEL_L2_MODE_SHFT                              0x1
#define HWIO_APCS_APC13_APC_LDO_ACC_SEL_CPU_MODE_BMSK                             0x1
#define HWIO_APCS_APC13_APC_LDO_ACC_SEL_CPU_MODE_SHFT                             0x0

#define HWIO_APCS_APC13_APC_PGS_RET_DIS_ADDR                               (APCS_APC13_DCVS_APC_REG_BASE      + 0x00000034)
#define HWIO_APCS_APC13_APC_PGS_RET_DIS_RMSK                                      0x7
#define HWIO_APCS_APC13_APC_PGS_RET_DIS_ATTR                                      0x3
#define HWIO_APCS_APC13_APC_PGS_RET_DIS_IN          \
        in_dword_masked(HWIO_APCS_APC13_APC_PGS_RET_DIS_ADDR, HWIO_APCS_APC13_APC_PGS_RET_DIS_RMSK)
#define HWIO_APCS_APC13_APC_PGS_RET_DIS_INM(m)      \
        in_dword_masked(HWIO_APCS_APC13_APC_PGS_RET_DIS_ADDR, m)
#define HWIO_APCS_APC13_APC_PGS_RET_DIS_OUT(v)      \
        out_dword(HWIO_APCS_APC13_APC_PGS_RET_DIS_ADDR,v)
#define HWIO_APCS_APC13_APC_PGS_RET_DIS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC13_APC_PGS_RET_DIS_ADDR,m,v,HWIO_APCS_APC13_APC_PGS_RET_DIS_IN)
#define HWIO_APCS_APC13_APC_PGS_RET_DIS_L2_PGS_RET_SLP_DIS_BMSK                   0x4
#define HWIO_APCS_APC13_APC_PGS_RET_DIS_L2_PGS_RET_SLP_DIS_SHFT                   0x2
#define HWIO_APCS_APC13_APC_PGS_RET_DIS_CPU1_PGS_RET_SLP_DIS_BMSK                 0x2
#define HWIO_APCS_APC13_APC_PGS_RET_DIS_CPU1_PGS_RET_SLP_DIS_SHFT                 0x1
#define HWIO_APCS_APC13_APC_PGS_RET_DIS_CPU0_PGS_RET_SLP_DIS_BMSK                 0x1
#define HWIO_APCS_APC13_APC_PGS_RET_DIS_CPU0_PGS_RET_SLP_DIS_SHFT                 0x0

#define HWIO_APCS_APC13_APC_MAS_RET_DIS_ADDR                               (APCS_APC13_DCVS_APC_REG_BASE      + 0x00000038)
#define HWIO_APCS_APC13_APC_MAS_RET_DIS_RMSK                                      0x7
#define HWIO_APCS_APC13_APC_MAS_RET_DIS_ATTR                                      0x3
#define HWIO_APCS_APC13_APC_MAS_RET_DIS_IN          \
        in_dword_masked(HWIO_APCS_APC13_APC_MAS_RET_DIS_ADDR, HWIO_APCS_APC13_APC_MAS_RET_DIS_RMSK)
#define HWIO_APCS_APC13_APC_MAS_RET_DIS_INM(m)      \
        in_dword_masked(HWIO_APCS_APC13_APC_MAS_RET_DIS_ADDR, m)
#define HWIO_APCS_APC13_APC_MAS_RET_DIS_OUT(v)      \
        out_dword(HWIO_APCS_APC13_APC_MAS_RET_DIS_ADDR,v)
#define HWIO_APCS_APC13_APC_MAS_RET_DIS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC13_APC_MAS_RET_DIS_ADDR,m,v,HWIO_APCS_APC13_APC_MAS_RET_DIS_IN)
#define HWIO_APCS_APC13_APC_MAS_RET_DIS_L2_MAS_RET_SLP_DIS_BMSK                   0x4
#define HWIO_APCS_APC13_APC_MAS_RET_DIS_L2_MAS_RET_SLP_DIS_SHFT                   0x2
#define HWIO_APCS_APC13_APC_MAS_RET_DIS_CPU1_MAS_RET_SLP_DIS_BMSK                 0x2
#define HWIO_APCS_APC13_APC_MAS_RET_DIS_CPU1_MAS_RET_SLP_DIS_SHFT                 0x1
#define HWIO_APCS_APC13_APC_MAS_RET_DIS_CPU0_MAS_RET_SLP_DIS_BMSK                 0x1
#define HWIO_APCS_APC13_APC_MAS_RET_DIS_CPU0_MAS_RET_SLP_DIS_SHFT                 0x0

/*----------------------------------------------------------------------------
 * MODULE: APCS_APC14_DCVS_APC
 *--------------------------------------------------------------------------*/

#define APCS_APC14_DCVS_APC_REG_BASE                                       (HMSS_PERIPH_BASE      + 0x00265600)

#define HWIO_APCS_APC14_DCVS_CTL_ADDR                                      (APCS_APC14_DCVS_APC_REG_BASE      + 0x00000000)
#define HWIO_APCS_APC14_DCVS_CTL_RMSK                                      0x80030001
#define HWIO_APCS_APC14_DCVS_CTL_ATTR                                             0x3
#define HWIO_APCS_APC14_DCVS_CTL_IN          \
        in_dword_masked(HWIO_APCS_APC14_DCVS_CTL_ADDR, HWIO_APCS_APC14_DCVS_CTL_RMSK)
#define HWIO_APCS_APC14_DCVS_CTL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC14_DCVS_CTL_ADDR, m)
#define HWIO_APCS_APC14_DCVS_CTL_OUT(v)      \
        out_dword(HWIO_APCS_APC14_DCVS_CTL_ADDR,v)
#define HWIO_APCS_APC14_DCVS_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC14_DCVS_CTL_ADDR,m,v,HWIO_APCS_APC14_DCVS_CTL_IN)
#define HWIO_APCS_APC14_DCVS_CTL_BUSY_BMSK                                 0x80000000
#define HWIO_APCS_APC14_DCVS_CTL_BUSY_SHFT                                       0x1f
#define HWIO_APCS_APC14_DCVS_CTL_IRQ_EN_BMSK                                  0x20000
#define HWIO_APCS_APC14_DCVS_CTL_IRQ_EN_SHFT                                     0x11
#define HWIO_APCS_APC14_DCVS_CTL_CSM_EN_BMSK                                  0x10000
#define HWIO_APCS_APC14_DCVS_CTL_CSM_EN_SHFT                                     0x10
#define HWIO_APCS_APC14_DCVS_CTL_REQ_BMSK                                         0x1
#define HWIO_APCS_APC14_DCVS_CTL_REQ_SHFT                                         0x0

#define HWIO_APCS_APC14_DCVS_CEIL_VLVL_ADDR                                (APCS_APC14_DCVS_APC_REG_BASE      + 0x00000004)
#define HWIO_APCS_APC14_DCVS_CEIL_VLVL_RMSK                                      0xff
#define HWIO_APCS_APC14_DCVS_CEIL_VLVL_ATTR                                       0x3
#define HWIO_APCS_APC14_DCVS_CEIL_VLVL_IN          \
        in_dword_masked(HWIO_APCS_APC14_DCVS_CEIL_VLVL_ADDR, HWIO_APCS_APC14_DCVS_CEIL_VLVL_RMSK)
#define HWIO_APCS_APC14_DCVS_CEIL_VLVL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC14_DCVS_CEIL_VLVL_ADDR, m)
#define HWIO_APCS_APC14_DCVS_CEIL_VLVL_OUT(v)      \
        out_dword(HWIO_APCS_APC14_DCVS_CEIL_VLVL_ADDR,v)
#define HWIO_APCS_APC14_DCVS_CEIL_VLVL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC14_DCVS_CEIL_VLVL_ADDR,m,v,HWIO_APCS_APC14_DCVS_CEIL_VLVL_IN)
#define HWIO_APCS_APC14_DCVS_CEIL_VLVL_CEILING_VLVL_BMSK                         0xff
#define HWIO_APCS_APC14_DCVS_CEIL_VLVL_CEILING_VLVL_SHFT                          0x0

#define HWIO_APCS_APC14_DCVS_FLOOR_VLVL_ADDR                               (APCS_APC14_DCVS_APC_REG_BASE      + 0x00000008)
#define HWIO_APCS_APC14_DCVS_FLOOR_VLVL_RMSK                                     0xff
#define HWIO_APCS_APC14_DCVS_FLOOR_VLVL_ATTR                                      0x3
#define HWIO_APCS_APC14_DCVS_FLOOR_VLVL_IN          \
        in_dword_masked(HWIO_APCS_APC14_DCVS_FLOOR_VLVL_ADDR, HWIO_APCS_APC14_DCVS_FLOOR_VLVL_RMSK)
#define HWIO_APCS_APC14_DCVS_FLOOR_VLVL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC14_DCVS_FLOOR_VLVL_ADDR, m)
#define HWIO_APCS_APC14_DCVS_FLOOR_VLVL_OUT(v)      \
        out_dword(HWIO_APCS_APC14_DCVS_FLOOR_VLVL_ADDR,v)
#define HWIO_APCS_APC14_DCVS_FLOOR_VLVL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC14_DCVS_FLOOR_VLVL_ADDR,m,v,HWIO_APCS_APC14_DCVS_FLOOR_VLVL_IN)
#define HWIO_APCS_APC14_DCVS_FLOOR_VLVL_FLOOR_VLVL_BMSK                          0xff
#define HWIO_APCS_APC14_DCVS_FLOOR_VLVL_FLOOR_VLVL_SHFT                           0x0

#define HWIO_APCS_APC14_DCVS_SAFE_LVAL_ADDR                                (APCS_APC14_DCVS_APC_REG_BASE      + 0x0000000c)
#define HWIO_APCS_APC14_DCVS_SAFE_LVAL_RMSK                                      0xff
#define HWIO_APCS_APC14_DCVS_SAFE_LVAL_ATTR                                       0x3
#define HWIO_APCS_APC14_DCVS_SAFE_LVAL_IN          \
        in_dword_masked(HWIO_APCS_APC14_DCVS_SAFE_LVAL_ADDR, HWIO_APCS_APC14_DCVS_SAFE_LVAL_RMSK)
#define HWIO_APCS_APC14_DCVS_SAFE_LVAL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC14_DCVS_SAFE_LVAL_ADDR, m)
#define HWIO_APCS_APC14_DCVS_SAFE_LVAL_OUT(v)      \
        out_dword(HWIO_APCS_APC14_DCVS_SAFE_LVAL_ADDR,v)
#define HWIO_APCS_APC14_DCVS_SAFE_LVAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC14_DCVS_SAFE_LVAL_ADDR,m,v,HWIO_APCS_APC14_DCVS_SAFE_LVAL_IN)
#define HWIO_APCS_APC14_DCVS_SAFE_LVAL_SAFE_LVAL_BMSK                            0xff
#define HWIO_APCS_APC14_DCVS_SAFE_LVAL_SAFE_LVAL_SHFT                             0x0

#define HWIO_APCS_APC14_DCVS_VOTE_CTL_ADDR                                 (APCS_APC14_DCVS_APC_REG_BASE      + 0x00000010)
#define HWIO_APCS_APC14_DCVS_VOTE_CTL_RMSK                                 0xffff0073
#define HWIO_APCS_APC14_DCVS_VOTE_CTL_ATTR                                        0x3
#define HWIO_APCS_APC14_DCVS_VOTE_CTL_IN          \
        in_dword_masked(HWIO_APCS_APC14_DCVS_VOTE_CTL_ADDR, HWIO_APCS_APC14_DCVS_VOTE_CTL_RMSK)
#define HWIO_APCS_APC14_DCVS_VOTE_CTL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC14_DCVS_VOTE_CTL_ADDR, m)
#define HWIO_APCS_APC14_DCVS_VOTE_CTL_OUT(v)      \
        out_dword(HWIO_APCS_APC14_DCVS_VOTE_CTL_ADDR,v)
#define HWIO_APCS_APC14_DCVS_VOTE_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC14_DCVS_VOTE_CTL_ADDR,m,v,HWIO_APCS_APC14_DCVS_VOTE_CTL_IN)
#define HWIO_APCS_APC14_DCVS_VOTE_CTL_HYST_DLY_BMSK                        0xffff0000
#define HWIO_APCS_APC14_DCVS_VOTE_CTL_HYST_DLY_SHFT                              0x10
#define HWIO_APCS_APC14_DCVS_VOTE_CTL_PWR_STATE_THRESHOLD_BMSK                   0x70
#define HWIO_APCS_APC14_DCVS_VOTE_CTL_PWR_STATE_THRESHOLD_SHFT                    0x4
#define HWIO_APCS_APC14_DCVS_VOTE_CTL_SW_VOTE_VAL_BMSK                            0x2
#define HWIO_APCS_APC14_DCVS_VOTE_CTL_SW_VOTE_VAL_SHFT                            0x1
#define HWIO_APCS_APC14_DCVS_VOTE_CTL_VOTE_EN_BMSK                                0x1
#define HWIO_APCS_APC14_DCVS_VOTE_CTL_VOTE_EN_SHFT                                0x0

#define HWIO_APCS_APC14_APC_PWR_GATE_MODE_ADDR                             (APCS_APC14_DCVS_APC_REG_BASE      + 0x00000020)
#define HWIO_APCS_APC14_APC_PWR_GATE_MODE_RMSK                                    0x1
#define HWIO_APCS_APC14_APC_PWR_GATE_MODE_ATTR                                    0x3
#define HWIO_APCS_APC14_APC_PWR_GATE_MODE_IN          \
        in_dword_masked(HWIO_APCS_APC14_APC_PWR_GATE_MODE_ADDR, HWIO_APCS_APC14_APC_PWR_GATE_MODE_RMSK)
#define HWIO_APCS_APC14_APC_PWR_GATE_MODE_INM(m)      \
        in_dword_masked(HWIO_APCS_APC14_APC_PWR_GATE_MODE_ADDR, m)
#define HWIO_APCS_APC14_APC_PWR_GATE_MODE_OUT(v)      \
        out_dword(HWIO_APCS_APC14_APC_PWR_GATE_MODE_ADDR,v)
#define HWIO_APCS_APC14_APC_PWR_GATE_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC14_APC_PWR_GATE_MODE_ADDR,m,v,HWIO_APCS_APC14_APC_PWR_GATE_MODE_IN)
#define HWIO_APCS_APC14_APC_PWR_GATE_MODE_MODE_BMSK                               0x1
#define HWIO_APCS_APC14_APC_PWR_GATE_MODE_MODE_SHFT                               0x0

#define HWIO_APCS_APC14_APC_LDO_VREF_FUNC_ADDR                             (APCS_APC14_DCVS_APC_REG_BASE      + 0x00000024)
#define HWIO_APCS_APC14_APC_LDO_VREF_FUNC_RMSK                                   0x7f
#define HWIO_APCS_APC14_APC_LDO_VREF_FUNC_ATTR                                    0x3
#define HWIO_APCS_APC14_APC_LDO_VREF_FUNC_IN          \
        in_dword_masked(HWIO_APCS_APC14_APC_LDO_VREF_FUNC_ADDR, HWIO_APCS_APC14_APC_LDO_VREF_FUNC_RMSK)
#define HWIO_APCS_APC14_APC_LDO_VREF_FUNC_INM(m)      \
        in_dword_masked(HWIO_APCS_APC14_APC_LDO_VREF_FUNC_ADDR, m)
#define HWIO_APCS_APC14_APC_LDO_VREF_FUNC_OUT(v)      \
        out_dword(HWIO_APCS_APC14_APC_LDO_VREF_FUNC_ADDR,v)
#define HWIO_APCS_APC14_APC_LDO_VREF_FUNC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC14_APC_LDO_VREF_FUNC_ADDR,m,v,HWIO_APCS_APC14_APC_LDO_VREF_FUNC_IN)
#define HWIO_APCS_APC14_APC_LDO_VREF_FUNC_VREF_LDO_BMSK                          0x7f
#define HWIO_APCS_APC14_APC_LDO_VREF_FUNC_VREF_LDO_SHFT                           0x0

#define HWIO_APCS_APC14_APC_LDO_VREF_RET_ADDR                              (APCS_APC14_DCVS_APC_REG_BASE      + 0x00000028)
#define HWIO_APCS_APC14_APC_LDO_VREF_RET_RMSK                                    0x7f
#define HWIO_APCS_APC14_APC_LDO_VREF_RET_ATTR                                     0x3
#define HWIO_APCS_APC14_APC_LDO_VREF_RET_IN          \
        in_dword_masked(HWIO_APCS_APC14_APC_LDO_VREF_RET_ADDR, HWIO_APCS_APC14_APC_LDO_VREF_RET_RMSK)
#define HWIO_APCS_APC14_APC_LDO_VREF_RET_INM(m)      \
        in_dword_masked(HWIO_APCS_APC14_APC_LDO_VREF_RET_ADDR, m)
#define HWIO_APCS_APC14_APC_LDO_VREF_RET_OUT(v)      \
        out_dword(HWIO_APCS_APC14_APC_LDO_VREF_RET_ADDR,v)
#define HWIO_APCS_APC14_APC_LDO_VREF_RET_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC14_APC_LDO_VREF_RET_ADDR,m,v,HWIO_APCS_APC14_APC_LDO_VREF_RET_IN)
#define HWIO_APCS_APC14_APC_LDO_VREF_RET_VREF_RET_BMSK                           0x7f
#define HWIO_APCS_APC14_APC_LDO_VREF_RET_VREF_RET_SHFT                            0x0

#define HWIO_APCS_APC14_APC_LDO_ACC_SEL_ADDR                               (APCS_APC14_DCVS_APC_REG_BASE      + 0x00000030)
#define HWIO_APCS_APC14_APC_LDO_ACC_SEL_RMSK                                     0x13
#define HWIO_APCS_APC14_APC_LDO_ACC_SEL_ATTR                                      0x3
#define HWIO_APCS_APC14_APC_LDO_ACC_SEL_IN          \
        in_dword_masked(HWIO_APCS_APC14_APC_LDO_ACC_SEL_ADDR, HWIO_APCS_APC14_APC_LDO_ACC_SEL_RMSK)
#define HWIO_APCS_APC14_APC_LDO_ACC_SEL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC14_APC_LDO_ACC_SEL_ADDR, m)
#define HWIO_APCS_APC14_APC_LDO_ACC_SEL_OUT(v)      \
        out_dword(HWIO_APCS_APC14_APC_LDO_ACC_SEL_ADDR,v)
#define HWIO_APCS_APC14_APC_LDO_ACC_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC14_APC_LDO_ACC_SEL_ADDR,m,v,HWIO_APCS_APC14_APC_LDO_ACC_SEL_IN)
#define HWIO_APCS_APC14_APC_LDO_ACC_SEL_PERF_MUX_SEL_BMSK                        0x10
#define HWIO_APCS_APC14_APC_LDO_ACC_SEL_PERF_MUX_SEL_SHFT                         0x4
#define HWIO_APCS_APC14_APC_LDO_ACC_SEL_L2_MODE_BMSK                              0x2
#define HWIO_APCS_APC14_APC_LDO_ACC_SEL_L2_MODE_SHFT                              0x1
#define HWIO_APCS_APC14_APC_LDO_ACC_SEL_CPU_MODE_BMSK                             0x1
#define HWIO_APCS_APC14_APC_LDO_ACC_SEL_CPU_MODE_SHFT                             0x0

#define HWIO_APCS_APC14_APC_PGS_RET_DIS_ADDR                               (APCS_APC14_DCVS_APC_REG_BASE      + 0x00000034)
#define HWIO_APCS_APC14_APC_PGS_RET_DIS_RMSK                                      0x7
#define HWIO_APCS_APC14_APC_PGS_RET_DIS_ATTR                                      0x3
#define HWIO_APCS_APC14_APC_PGS_RET_DIS_IN          \
        in_dword_masked(HWIO_APCS_APC14_APC_PGS_RET_DIS_ADDR, HWIO_APCS_APC14_APC_PGS_RET_DIS_RMSK)
#define HWIO_APCS_APC14_APC_PGS_RET_DIS_INM(m)      \
        in_dword_masked(HWIO_APCS_APC14_APC_PGS_RET_DIS_ADDR, m)
#define HWIO_APCS_APC14_APC_PGS_RET_DIS_OUT(v)      \
        out_dword(HWIO_APCS_APC14_APC_PGS_RET_DIS_ADDR,v)
#define HWIO_APCS_APC14_APC_PGS_RET_DIS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC14_APC_PGS_RET_DIS_ADDR,m,v,HWIO_APCS_APC14_APC_PGS_RET_DIS_IN)
#define HWIO_APCS_APC14_APC_PGS_RET_DIS_L2_PGS_RET_SLP_DIS_BMSK                   0x4
#define HWIO_APCS_APC14_APC_PGS_RET_DIS_L2_PGS_RET_SLP_DIS_SHFT                   0x2
#define HWIO_APCS_APC14_APC_PGS_RET_DIS_CPU1_PGS_RET_SLP_DIS_BMSK                 0x2
#define HWIO_APCS_APC14_APC_PGS_RET_DIS_CPU1_PGS_RET_SLP_DIS_SHFT                 0x1
#define HWIO_APCS_APC14_APC_PGS_RET_DIS_CPU0_PGS_RET_SLP_DIS_BMSK                 0x1
#define HWIO_APCS_APC14_APC_PGS_RET_DIS_CPU0_PGS_RET_SLP_DIS_SHFT                 0x0

#define HWIO_APCS_APC14_APC_MAS_RET_DIS_ADDR                               (APCS_APC14_DCVS_APC_REG_BASE      + 0x00000038)
#define HWIO_APCS_APC14_APC_MAS_RET_DIS_RMSK                                      0x7
#define HWIO_APCS_APC14_APC_MAS_RET_DIS_ATTR                                      0x3
#define HWIO_APCS_APC14_APC_MAS_RET_DIS_IN          \
        in_dword_masked(HWIO_APCS_APC14_APC_MAS_RET_DIS_ADDR, HWIO_APCS_APC14_APC_MAS_RET_DIS_RMSK)
#define HWIO_APCS_APC14_APC_MAS_RET_DIS_INM(m)      \
        in_dword_masked(HWIO_APCS_APC14_APC_MAS_RET_DIS_ADDR, m)
#define HWIO_APCS_APC14_APC_MAS_RET_DIS_OUT(v)      \
        out_dword(HWIO_APCS_APC14_APC_MAS_RET_DIS_ADDR,v)
#define HWIO_APCS_APC14_APC_MAS_RET_DIS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC14_APC_MAS_RET_DIS_ADDR,m,v,HWIO_APCS_APC14_APC_MAS_RET_DIS_IN)
#define HWIO_APCS_APC14_APC_MAS_RET_DIS_L2_MAS_RET_SLP_DIS_BMSK                   0x4
#define HWIO_APCS_APC14_APC_MAS_RET_DIS_L2_MAS_RET_SLP_DIS_SHFT                   0x2
#define HWIO_APCS_APC14_APC_MAS_RET_DIS_CPU1_MAS_RET_SLP_DIS_BMSK                 0x2
#define HWIO_APCS_APC14_APC_MAS_RET_DIS_CPU1_MAS_RET_SLP_DIS_SHFT                 0x1
#define HWIO_APCS_APC14_APC_MAS_RET_DIS_CPU0_MAS_RET_SLP_DIS_BMSK                 0x1
#define HWIO_APCS_APC14_APC_MAS_RET_DIS_CPU0_MAS_RET_SLP_DIS_SHFT                 0x0

/*----------------------------------------------------------------------------
 * MODULE: APCS_APC15_DCVS_APC
 *--------------------------------------------------------------------------*/

#define APCS_APC15_DCVS_APC_REG_BASE                                       (HMSS_PERIPH_BASE      + 0x0026c600)

#define HWIO_APCS_APC15_DCVS_CTL_ADDR                                      (APCS_APC15_DCVS_APC_REG_BASE      + 0x00000000)
#define HWIO_APCS_APC15_DCVS_CTL_RMSK                                      0x80030001
#define HWIO_APCS_APC15_DCVS_CTL_ATTR                                             0x3
#define HWIO_APCS_APC15_DCVS_CTL_IN          \
        in_dword_masked(HWIO_APCS_APC15_DCVS_CTL_ADDR, HWIO_APCS_APC15_DCVS_CTL_RMSK)
#define HWIO_APCS_APC15_DCVS_CTL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC15_DCVS_CTL_ADDR, m)
#define HWIO_APCS_APC15_DCVS_CTL_OUT(v)      \
        out_dword(HWIO_APCS_APC15_DCVS_CTL_ADDR,v)
#define HWIO_APCS_APC15_DCVS_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC15_DCVS_CTL_ADDR,m,v,HWIO_APCS_APC15_DCVS_CTL_IN)
#define HWIO_APCS_APC15_DCVS_CTL_BUSY_BMSK                                 0x80000000
#define HWIO_APCS_APC15_DCVS_CTL_BUSY_SHFT                                       0x1f
#define HWIO_APCS_APC15_DCVS_CTL_IRQ_EN_BMSK                                  0x20000
#define HWIO_APCS_APC15_DCVS_CTL_IRQ_EN_SHFT                                     0x11
#define HWIO_APCS_APC15_DCVS_CTL_CSM_EN_BMSK                                  0x10000
#define HWIO_APCS_APC15_DCVS_CTL_CSM_EN_SHFT                                     0x10
#define HWIO_APCS_APC15_DCVS_CTL_REQ_BMSK                                         0x1
#define HWIO_APCS_APC15_DCVS_CTL_REQ_SHFT                                         0x0

#define HWIO_APCS_APC15_DCVS_CEIL_VLVL_ADDR                                (APCS_APC15_DCVS_APC_REG_BASE      + 0x00000004)
#define HWIO_APCS_APC15_DCVS_CEIL_VLVL_RMSK                                      0xff
#define HWIO_APCS_APC15_DCVS_CEIL_VLVL_ATTR                                       0x3
#define HWIO_APCS_APC15_DCVS_CEIL_VLVL_IN          \
        in_dword_masked(HWIO_APCS_APC15_DCVS_CEIL_VLVL_ADDR, HWIO_APCS_APC15_DCVS_CEIL_VLVL_RMSK)
#define HWIO_APCS_APC15_DCVS_CEIL_VLVL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC15_DCVS_CEIL_VLVL_ADDR, m)
#define HWIO_APCS_APC15_DCVS_CEIL_VLVL_OUT(v)      \
        out_dword(HWIO_APCS_APC15_DCVS_CEIL_VLVL_ADDR,v)
#define HWIO_APCS_APC15_DCVS_CEIL_VLVL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC15_DCVS_CEIL_VLVL_ADDR,m,v,HWIO_APCS_APC15_DCVS_CEIL_VLVL_IN)
#define HWIO_APCS_APC15_DCVS_CEIL_VLVL_CEILING_VLVL_BMSK                         0xff
#define HWIO_APCS_APC15_DCVS_CEIL_VLVL_CEILING_VLVL_SHFT                          0x0

#define HWIO_APCS_APC15_DCVS_FLOOR_VLVL_ADDR                               (APCS_APC15_DCVS_APC_REG_BASE      + 0x00000008)
#define HWIO_APCS_APC15_DCVS_FLOOR_VLVL_RMSK                                     0xff
#define HWIO_APCS_APC15_DCVS_FLOOR_VLVL_ATTR                                      0x3
#define HWIO_APCS_APC15_DCVS_FLOOR_VLVL_IN          \
        in_dword_masked(HWIO_APCS_APC15_DCVS_FLOOR_VLVL_ADDR, HWIO_APCS_APC15_DCVS_FLOOR_VLVL_RMSK)
#define HWIO_APCS_APC15_DCVS_FLOOR_VLVL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC15_DCVS_FLOOR_VLVL_ADDR, m)
#define HWIO_APCS_APC15_DCVS_FLOOR_VLVL_OUT(v)      \
        out_dword(HWIO_APCS_APC15_DCVS_FLOOR_VLVL_ADDR,v)
#define HWIO_APCS_APC15_DCVS_FLOOR_VLVL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC15_DCVS_FLOOR_VLVL_ADDR,m,v,HWIO_APCS_APC15_DCVS_FLOOR_VLVL_IN)
#define HWIO_APCS_APC15_DCVS_FLOOR_VLVL_FLOOR_VLVL_BMSK                          0xff
#define HWIO_APCS_APC15_DCVS_FLOOR_VLVL_FLOOR_VLVL_SHFT                           0x0

#define HWIO_APCS_APC15_DCVS_SAFE_LVAL_ADDR                                (APCS_APC15_DCVS_APC_REG_BASE      + 0x0000000c)
#define HWIO_APCS_APC15_DCVS_SAFE_LVAL_RMSK                                      0xff
#define HWIO_APCS_APC15_DCVS_SAFE_LVAL_ATTR                                       0x3
#define HWIO_APCS_APC15_DCVS_SAFE_LVAL_IN          \
        in_dword_masked(HWIO_APCS_APC15_DCVS_SAFE_LVAL_ADDR, HWIO_APCS_APC15_DCVS_SAFE_LVAL_RMSK)
#define HWIO_APCS_APC15_DCVS_SAFE_LVAL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC15_DCVS_SAFE_LVAL_ADDR, m)
#define HWIO_APCS_APC15_DCVS_SAFE_LVAL_OUT(v)      \
        out_dword(HWIO_APCS_APC15_DCVS_SAFE_LVAL_ADDR,v)
#define HWIO_APCS_APC15_DCVS_SAFE_LVAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC15_DCVS_SAFE_LVAL_ADDR,m,v,HWIO_APCS_APC15_DCVS_SAFE_LVAL_IN)
#define HWIO_APCS_APC15_DCVS_SAFE_LVAL_SAFE_LVAL_BMSK                            0xff
#define HWIO_APCS_APC15_DCVS_SAFE_LVAL_SAFE_LVAL_SHFT                             0x0

#define HWIO_APCS_APC15_DCVS_VOTE_CTL_ADDR                                 (APCS_APC15_DCVS_APC_REG_BASE      + 0x00000010)
#define HWIO_APCS_APC15_DCVS_VOTE_CTL_RMSK                                 0xffff0073
#define HWIO_APCS_APC15_DCVS_VOTE_CTL_ATTR                                        0x3
#define HWIO_APCS_APC15_DCVS_VOTE_CTL_IN          \
        in_dword_masked(HWIO_APCS_APC15_DCVS_VOTE_CTL_ADDR, HWIO_APCS_APC15_DCVS_VOTE_CTL_RMSK)
#define HWIO_APCS_APC15_DCVS_VOTE_CTL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC15_DCVS_VOTE_CTL_ADDR, m)
#define HWIO_APCS_APC15_DCVS_VOTE_CTL_OUT(v)      \
        out_dword(HWIO_APCS_APC15_DCVS_VOTE_CTL_ADDR,v)
#define HWIO_APCS_APC15_DCVS_VOTE_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC15_DCVS_VOTE_CTL_ADDR,m,v,HWIO_APCS_APC15_DCVS_VOTE_CTL_IN)
#define HWIO_APCS_APC15_DCVS_VOTE_CTL_HYST_DLY_BMSK                        0xffff0000
#define HWIO_APCS_APC15_DCVS_VOTE_CTL_HYST_DLY_SHFT                              0x10
#define HWIO_APCS_APC15_DCVS_VOTE_CTL_PWR_STATE_THRESHOLD_BMSK                   0x70
#define HWIO_APCS_APC15_DCVS_VOTE_CTL_PWR_STATE_THRESHOLD_SHFT                    0x4
#define HWIO_APCS_APC15_DCVS_VOTE_CTL_SW_VOTE_VAL_BMSK                            0x2
#define HWIO_APCS_APC15_DCVS_VOTE_CTL_SW_VOTE_VAL_SHFT                            0x1
#define HWIO_APCS_APC15_DCVS_VOTE_CTL_VOTE_EN_BMSK                                0x1
#define HWIO_APCS_APC15_DCVS_VOTE_CTL_VOTE_EN_SHFT                                0x0

#define HWIO_APCS_APC15_APC_PWR_GATE_MODE_ADDR                             (APCS_APC15_DCVS_APC_REG_BASE      + 0x00000020)
#define HWIO_APCS_APC15_APC_PWR_GATE_MODE_RMSK                                    0x1
#define HWIO_APCS_APC15_APC_PWR_GATE_MODE_ATTR                                    0x3
#define HWIO_APCS_APC15_APC_PWR_GATE_MODE_IN          \
        in_dword_masked(HWIO_APCS_APC15_APC_PWR_GATE_MODE_ADDR, HWIO_APCS_APC15_APC_PWR_GATE_MODE_RMSK)
#define HWIO_APCS_APC15_APC_PWR_GATE_MODE_INM(m)      \
        in_dword_masked(HWIO_APCS_APC15_APC_PWR_GATE_MODE_ADDR, m)
#define HWIO_APCS_APC15_APC_PWR_GATE_MODE_OUT(v)      \
        out_dword(HWIO_APCS_APC15_APC_PWR_GATE_MODE_ADDR,v)
#define HWIO_APCS_APC15_APC_PWR_GATE_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC15_APC_PWR_GATE_MODE_ADDR,m,v,HWIO_APCS_APC15_APC_PWR_GATE_MODE_IN)
#define HWIO_APCS_APC15_APC_PWR_GATE_MODE_MODE_BMSK                               0x1
#define HWIO_APCS_APC15_APC_PWR_GATE_MODE_MODE_SHFT                               0x0

#define HWIO_APCS_APC15_APC_LDO_VREF_FUNC_ADDR                             (APCS_APC15_DCVS_APC_REG_BASE      + 0x00000024)
#define HWIO_APCS_APC15_APC_LDO_VREF_FUNC_RMSK                                   0x7f
#define HWIO_APCS_APC15_APC_LDO_VREF_FUNC_ATTR                                    0x3
#define HWIO_APCS_APC15_APC_LDO_VREF_FUNC_IN          \
        in_dword_masked(HWIO_APCS_APC15_APC_LDO_VREF_FUNC_ADDR, HWIO_APCS_APC15_APC_LDO_VREF_FUNC_RMSK)
#define HWIO_APCS_APC15_APC_LDO_VREF_FUNC_INM(m)      \
        in_dword_masked(HWIO_APCS_APC15_APC_LDO_VREF_FUNC_ADDR, m)
#define HWIO_APCS_APC15_APC_LDO_VREF_FUNC_OUT(v)      \
        out_dword(HWIO_APCS_APC15_APC_LDO_VREF_FUNC_ADDR,v)
#define HWIO_APCS_APC15_APC_LDO_VREF_FUNC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC15_APC_LDO_VREF_FUNC_ADDR,m,v,HWIO_APCS_APC15_APC_LDO_VREF_FUNC_IN)
#define HWIO_APCS_APC15_APC_LDO_VREF_FUNC_VREF_LDO_BMSK                          0x7f
#define HWIO_APCS_APC15_APC_LDO_VREF_FUNC_VREF_LDO_SHFT                           0x0

#define HWIO_APCS_APC15_APC_LDO_VREF_RET_ADDR                              (APCS_APC15_DCVS_APC_REG_BASE      + 0x00000028)
#define HWIO_APCS_APC15_APC_LDO_VREF_RET_RMSK                                    0x7f
#define HWIO_APCS_APC15_APC_LDO_VREF_RET_ATTR                                     0x3
#define HWIO_APCS_APC15_APC_LDO_VREF_RET_IN          \
        in_dword_masked(HWIO_APCS_APC15_APC_LDO_VREF_RET_ADDR, HWIO_APCS_APC15_APC_LDO_VREF_RET_RMSK)
#define HWIO_APCS_APC15_APC_LDO_VREF_RET_INM(m)      \
        in_dword_masked(HWIO_APCS_APC15_APC_LDO_VREF_RET_ADDR, m)
#define HWIO_APCS_APC15_APC_LDO_VREF_RET_OUT(v)      \
        out_dword(HWIO_APCS_APC15_APC_LDO_VREF_RET_ADDR,v)
#define HWIO_APCS_APC15_APC_LDO_VREF_RET_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC15_APC_LDO_VREF_RET_ADDR,m,v,HWIO_APCS_APC15_APC_LDO_VREF_RET_IN)
#define HWIO_APCS_APC15_APC_LDO_VREF_RET_VREF_RET_BMSK                           0x7f
#define HWIO_APCS_APC15_APC_LDO_VREF_RET_VREF_RET_SHFT                            0x0

#define HWIO_APCS_APC15_APC_LDO_ACC_SEL_ADDR                               (APCS_APC15_DCVS_APC_REG_BASE      + 0x00000030)
#define HWIO_APCS_APC15_APC_LDO_ACC_SEL_RMSK                                     0x13
#define HWIO_APCS_APC15_APC_LDO_ACC_SEL_ATTR                                      0x3
#define HWIO_APCS_APC15_APC_LDO_ACC_SEL_IN          \
        in_dword_masked(HWIO_APCS_APC15_APC_LDO_ACC_SEL_ADDR, HWIO_APCS_APC15_APC_LDO_ACC_SEL_RMSK)
#define HWIO_APCS_APC15_APC_LDO_ACC_SEL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC15_APC_LDO_ACC_SEL_ADDR, m)
#define HWIO_APCS_APC15_APC_LDO_ACC_SEL_OUT(v)      \
        out_dword(HWIO_APCS_APC15_APC_LDO_ACC_SEL_ADDR,v)
#define HWIO_APCS_APC15_APC_LDO_ACC_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC15_APC_LDO_ACC_SEL_ADDR,m,v,HWIO_APCS_APC15_APC_LDO_ACC_SEL_IN)
#define HWIO_APCS_APC15_APC_LDO_ACC_SEL_PERF_MUX_SEL_BMSK                        0x10
#define HWIO_APCS_APC15_APC_LDO_ACC_SEL_PERF_MUX_SEL_SHFT                         0x4
#define HWIO_APCS_APC15_APC_LDO_ACC_SEL_L2_MODE_BMSK                              0x2
#define HWIO_APCS_APC15_APC_LDO_ACC_SEL_L2_MODE_SHFT                              0x1
#define HWIO_APCS_APC15_APC_LDO_ACC_SEL_CPU_MODE_BMSK                             0x1
#define HWIO_APCS_APC15_APC_LDO_ACC_SEL_CPU_MODE_SHFT                             0x0

#define HWIO_APCS_APC15_APC_PGS_RET_DIS_ADDR                               (APCS_APC15_DCVS_APC_REG_BASE      + 0x00000034)
#define HWIO_APCS_APC15_APC_PGS_RET_DIS_RMSK                                      0x7
#define HWIO_APCS_APC15_APC_PGS_RET_DIS_ATTR                                      0x3
#define HWIO_APCS_APC15_APC_PGS_RET_DIS_IN          \
        in_dword_masked(HWIO_APCS_APC15_APC_PGS_RET_DIS_ADDR, HWIO_APCS_APC15_APC_PGS_RET_DIS_RMSK)
#define HWIO_APCS_APC15_APC_PGS_RET_DIS_INM(m)      \
        in_dword_masked(HWIO_APCS_APC15_APC_PGS_RET_DIS_ADDR, m)
#define HWIO_APCS_APC15_APC_PGS_RET_DIS_OUT(v)      \
        out_dword(HWIO_APCS_APC15_APC_PGS_RET_DIS_ADDR,v)
#define HWIO_APCS_APC15_APC_PGS_RET_DIS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC15_APC_PGS_RET_DIS_ADDR,m,v,HWIO_APCS_APC15_APC_PGS_RET_DIS_IN)
#define HWIO_APCS_APC15_APC_PGS_RET_DIS_L2_PGS_RET_SLP_DIS_BMSK                   0x4
#define HWIO_APCS_APC15_APC_PGS_RET_DIS_L2_PGS_RET_SLP_DIS_SHFT                   0x2
#define HWIO_APCS_APC15_APC_PGS_RET_DIS_CPU1_PGS_RET_SLP_DIS_BMSK                 0x2
#define HWIO_APCS_APC15_APC_PGS_RET_DIS_CPU1_PGS_RET_SLP_DIS_SHFT                 0x1
#define HWIO_APCS_APC15_APC_PGS_RET_DIS_CPU0_PGS_RET_SLP_DIS_BMSK                 0x1
#define HWIO_APCS_APC15_APC_PGS_RET_DIS_CPU0_PGS_RET_SLP_DIS_SHFT                 0x0

#define HWIO_APCS_APC15_APC_MAS_RET_DIS_ADDR                               (APCS_APC15_DCVS_APC_REG_BASE      + 0x00000038)
#define HWIO_APCS_APC15_APC_MAS_RET_DIS_RMSK                                      0x7
#define HWIO_APCS_APC15_APC_MAS_RET_DIS_ATTR                                      0x3
#define HWIO_APCS_APC15_APC_MAS_RET_DIS_IN          \
        in_dword_masked(HWIO_APCS_APC15_APC_MAS_RET_DIS_ADDR, HWIO_APCS_APC15_APC_MAS_RET_DIS_RMSK)
#define HWIO_APCS_APC15_APC_MAS_RET_DIS_INM(m)      \
        in_dword_masked(HWIO_APCS_APC15_APC_MAS_RET_DIS_ADDR, m)
#define HWIO_APCS_APC15_APC_MAS_RET_DIS_OUT(v)      \
        out_dword(HWIO_APCS_APC15_APC_MAS_RET_DIS_ADDR,v)
#define HWIO_APCS_APC15_APC_MAS_RET_DIS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC15_APC_MAS_RET_DIS_ADDR,m,v,HWIO_APCS_APC15_APC_MAS_RET_DIS_IN)
#define HWIO_APCS_APC15_APC_MAS_RET_DIS_L2_MAS_RET_SLP_DIS_BMSK                   0x4
#define HWIO_APCS_APC15_APC_MAS_RET_DIS_L2_MAS_RET_SLP_DIS_SHFT                   0x2
#define HWIO_APCS_APC15_APC_MAS_RET_DIS_CPU1_MAS_RET_SLP_DIS_BMSK                 0x2
#define HWIO_APCS_APC15_APC_MAS_RET_DIS_CPU1_MAS_RET_SLP_DIS_SHFT                 0x1
#define HWIO_APCS_APC15_APC_MAS_RET_DIS_CPU0_MAS_RET_SLP_DIS_BMSK                 0x1
#define HWIO_APCS_APC15_APC_MAS_RET_DIS_CPU0_MAS_RET_SLP_DIS_SHFT                 0x0

/*----------------------------------------------------------------------------
 * MODULE: APCS_APC16_DCVS_APC
 *--------------------------------------------------------------------------*/

#define APCS_APC16_DCVS_APC_REG_BASE                                       (HMSS_PERIPH_BASE      + 0x0026ce00)

#define HWIO_APCS_APC16_DCVS_CTL_ADDR                                      (APCS_APC16_DCVS_APC_REG_BASE      + 0x00000000)
#define HWIO_APCS_APC16_DCVS_CTL_RMSK                                      0x80030001
#define HWIO_APCS_APC16_DCVS_CTL_ATTR                                             0x3
#define HWIO_APCS_APC16_DCVS_CTL_IN          \
        in_dword_masked(HWIO_APCS_APC16_DCVS_CTL_ADDR, HWIO_APCS_APC16_DCVS_CTL_RMSK)
#define HWIO_APCS_APC16_DCVS_CTL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC16_DCVS_CTL_ADDR, m)
#define HWIO_APCS_APC16_DCVS_CTL_OUT(v)      \
        out_dword(HWIO_APCS_APC16_DCVS_CTL_ADDR,v)
#define HWIO_APCS_APC16_DCVS_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC16_DCVS_CTL_ADDR,m,v,HWIO_APCS_APC16_DCVS_CTL_IN)
#define HWIO_APCS_APC16_DCVS_CTL_BUSY_BMSK                                 0x80000000
#define HWIO_APCS_APC16_DCVS_CTL_BUSY_SHFT                                       0x1f
#define HWIO_APCS_APC16_DCVS_CTL_IRQ_EN_BMSK                                  0x20000
#define HWIO_APCS_APC16_DCVS_CTL_IRQ_EN_SHFT                                     0x11
#define HWIO_APCS_APC16_DCVS_CTL_CSM_EN_BMSK                                  0x10000
#define HWIO_APCS_APC16_DCVS_CTL_CSM_EN_SHFT                                     0x10
#define HWIO_APCS_APC16_DCVS_CTL_REQ_BMSK                                         0x1
#define HWIO_APCS_APC16_DCVS_CTL_REQ_SHFT                                         0x0

#define HWIO_APCS_APC16_DCVS_CEIL_VLVL_ADDR                                (APCS_APC16_DCVS_APC_REG_BASE      + 0x00000004)
#define HWIO_APCS_APC16_DCVS_CEIL_VLVL_RMSK                                      0xff
#define HWIO_APCS_APC16_DCVS_CEIL_VLVL_ATTR                                       0x3
#define HWIO_APCS_APC16_DCVS_CEIL_VLVL_IN          \
        in_dword_masked(HWIO_APCS_APC16_DCVS_CEIL_VLVL_ADDR, HWIO_APCS_APC16_DCVS_CEIL_VLVL_RMSK)
#define HWIO_APCS_APC16_DCVS_CEIL_VLVL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC16_DCVS_CEIL_VLVL_ADDR, m)
#define HWIO_APCS_APC16_DCVS_CEIL_VLVL_OUT(v)      \
        out_dword(HWIO_APCS_APC16_DCVS_CEIL_VLVL_ADDR,v)
#define HWIO_APCS_APC16_DCVS_CEIL_VLVL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC16_DCVS_CEIL_VLVL_ADDR,m,v,HWIO_APCS_APC16_DCVS_CEIL_VLVL_IN)
#define HWIO_APCS_APC16_DCVS_CEIL_VLVL_CEILING_VLVL_BMSK                         0xff
#define HWIO_APCS_APC16_DCVS_CEIL_VLVL_CEILING_VLVL_SHFT                          0x0

#define HWIO_APCS_APC16_DCVS_FLOOR_VLVL_ADDR                               (APCS_APC16_DCVS_APC_REG_BASE      + 0x00000008)
#define HWIO_APCS_APC16_DCVS_FLOOR_VLVL_RMSK                                     0xff
#define HWIO_APCS_APC16_DCVS_FLOOR_VLVL_ATTR                                      0x3
#define HWIO_APCS_APC16_DCVS_FLOOR_VLVL_IN          \
        in_dword_masked(HWIO_APCS_APC16_DCVS_FLOOR_VLVL_ADDR, HWIO_APCS_APC16_DCVS_FLOOR_VLVL_RMSK)
#define HWIO_APCS_APC16_DCVS_FLOOR_VLVL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC16_DCVS_FLOOR_VLVL_ADDR, m)
#define HWIO_APCS_APC16_DCVS_FLOOR_VLVL_OUT(v)      \
        out_dword(HWIO_APCS_APC16_DCVS_FLOOR_VLVL_ADDR,v)
#define HWIO_APCS_APC16_DCVS_FLOOR_VLVL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC16_DCVS_FLOOR_VLVL_ADDR,m,v,HWIO_APCS_APC16_DCVS_FLOOR_VLVL_IN)
#define HWIO_APCS_APC16_DCVS_FLOOR_VLVL_FLOOR_VLVL_BMSK                          0xff
#define HWIO_APCS_APC16_DCVS_FLOOR_VLVL_FLOOR_VLVL_SHFT                           0x0

#define HWIO_APCS_APC16_DCVS_SAFE_LVAL_ADDR                                (APCS_APC16_DCVS_APC_REG_BASE      + 0x0000000c)
#define HWIO_APCS_APC16_DCVS_SAFE_LVAL_RMSK                                      0xff
#define HWIO_APCS_APC16_DCVS_SAFE_LVAL_ATTR                                       0x3
#define HWIO_APCS_APC16_DCVS_SAFE_LVAL_IN          \
        in_dword_masked(HWIO_APCS_APC16_DCVS_SAFE_LVAL_ADDR, HWIO_APCS_APC16_DCVS_SAFE_LVAL_RMSK)
#define HWIO_APCS_APC16_DCVS_SAFE_LVAL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC16_DCVS_SAFE_LVAL_ADDR, m)
#define HWIO_APCS_APC16_DCVS_SAFE_LVAL_OUT(v)      \
        out_dword(HWIO_APCS_APC16_DCVS_SAFE_LVAL_ADDR,v)
#define HWIO_APCS_APC16_DCVS_SAFE_LVAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC16_DCVS_SAFE_LVAL_ADDR,m,v,HWIO_APCS_APC16_DCVS_SAFE_LVAL_IN)
#define HWIO_APCS_APC16_DCVS_SAFE_LVAL_SAFE_LVAL_BMSK                            0xff
#define HWIO_APCS_APC16_DCVS_SAFE_LVAL_SAFE_LVAL_SHFT                             0x0

#define HWIO_APCS_APC16_DCVS_VOTE_CTL_ADDR                                 (APCS_APC16_DCVS_APC_REG_BASE      + 0x00000010)
#define HWIO_APCS_APC16_DCVS_VOTE_CTL_RMSK                                 0xffff0073
#define HWIO_APCS_APC16_DCVS_VOTE_CTL_ATTR                                        0x3
#define HWIO_APCS_APC16_DCVS_VOTE_CTL_IN          \
        in_dword_masked(HWIO_APCS_APC16_DCVS_VOTE_CTL_ADDR, HWIO_APCS_APC16_DCVS_VOTE_CTL_RMSK)
#define HWIO_APCS_APC16_DCVS_VOTE_CTL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC16_DCVS_VOTE_CTL_ADDR, m)
#define HWIO_APCS_APC16_DCVS_VOTE_CTL_OUT(v)      \
        out_dword(HWIO_APCS_APC16_DCVS_VOTE_CTL_ADDR,v)
#define HWIO_APCS_APC16_DCVS_VOTE_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC16_DCVS_VOTE_CTL_ADDR,m,v,HWIO_APCS_APC16_DCVS_VOTE_CTL_IN)
#define HWIO_APCS_APC16_DCVS_VOTE_CTL_HYST_DLY_BMSK                        0xffff0000
#define HWIO_APCS_APC16_DCVS_VOTE_CTL_HYST_DLY_SHFT                              0x10
#define HWIO_APCS_APC16_DCVS_VOTE_CTL_PWR_STATE_THRESHOLD_BMSK                   0x70
#define HWIO_APCS_APC16_DCVS_VOTE_CTL_PWR_STATE_THRESHOLD_SHFT                    0x4
#define HWIO_APCS_APC16_DCVS_VOTE_CTL_SW_VOTE_VAL_BMSK                            0x2
#define HWIO_APCS_APC16_DCVS_VOTE_CTL_SW_VOTE_VAL_SHFT                            0x1
#define HWIO_APCS_APC16_DCVS_VOTE_CTL_VOTE_EN_BMSK                                0x1
#define HWIO_APCS_APC16_DCVS_VOTE_CTL_VOTE_EN_SHFT                                0x0

#define HWIO_APCS_APC16_APC_PWR_GATE_MODE_ADDR                             (APCS_APC16_DCVS_APC_REG_BASE      + 0x00000020)
#define HWIO_APCS_APC16_APC_PWR_GATE_MODE_RMSK                                    0x1
#define HWIO_APCS_APC16_APC_PWR_GATE_MODE_ATTR                                    0x3
#define HWIO_APCS_APC16_APC_PWR_GATE_MODE_IN          \
        in_dword_masked(HWIO_APCS_APC16_APC_PWR_GATE_MODE_ADDR, HWIO_APCS_APC16_APC_PWR_GATE_MODE_RMSK)
#define HWIO_APCS_APC16_APC_PWR_GATE_MODE_INM(m)      \
        in_dword_masked(HWIO_APCS_APC16_APC_PWR_GATE_MODE_ADDR, m)
#define HWIO_APCS_APC16_APC_PWR_GATE_MODE_OUT(v)      \
        out_dword(HWIO_APCS_APC16_APC_PWR_GATE_MODE_ADDR,v)
#define HWIO_APCS_APC16_APC_PWR_GATE_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC16_APC_PWR_GATE_MODE_ADDR,m,v,HWIO_APCS_APC16_APC_PWR_GATE_MODE_IN)
#define HWIO_APCS_APC16_APC_PWR_GATE_MODE_MODE_BMSK                               0x1
#define HWIO_APCS_APC16_APC_PWR_GATE_MODE_MODE_SHFT                               0x0

#define HWIO_APCS_APC16_APC_LDO_VREF_FUNC_ADDR                             (APCS_APC16_DCVS_APC_REG_BASE      + 0x00000024)
#define HWIO_APCS_APC16_APC_LDO_VREF_FUNC_RMSK                                   0x7f
#define HWIO_APCS_APC16_APC_LDO_VREF_FUNC_ATTR                                    0x3
#define HWIO_APCS_APC16_APC_LDO_VREF_FUNC_IN          \
        in_dword_masked(HWIO_APCS_APC16_APC_LDO_VREF_FUNC_ADDR, HWIO_APCS_APC16_APC_LDO_VREF_FUNC_RMSK)
#define HWIO_APCS_APC16_APC_LDO_VREF_FUNC_INM(m)      \
        in_dword_masked(HWIO_APCS_APC16_APC_LDO_VREF_FUNC_ADDR, m)
#define HWIO_APCS_APC16_APC_LDO_VREF_FUNC_OUT(v)      \
        out_dword(HWIO_APCS_APC16_APC_LDO_VREF_FUNC_ADDR,v)
#define HWIO_APCS_APC16_APC_LDO_VREF_FUNC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC16_APC_LDO_VREF_FUNC_ADDR,m,v,HWIO_APCS_APC16_APC_LDO_VREF_FUNC_IN)
#define HWIO_APCS_APC16_APC_LDO_VREF_FUNC_VREF_LDO_BMSK                          0x7f
#define HWIO_APCS_APC16_APC_LDO_VREF_FUNC_VREF_LDO_SHFT                           0x0

#define HWIO_APCS_APC16_APC_LDO_VREF_RET_ADDR                              (APCS_APC16_DCVS_APC_REG_BASE      + 0x00000028)
#define HWIO_APCS_APC16_APC_LDO_VREF_RET_RMSK                                    0x7f
#define HWIO_APCS_APC16_APC_LDO_VREF_RET_ATTR                                     0x3
#define HWIO_APCS_APC16_APC_LDO_VREF_RET_IN          \
        in_dword_masked(HWIO_APCS_APC16_APC_LDO_VREF_RET_ADDR, HWIO_APCS_APC16_APC_LDO_VREF_RET_RMSK)
#define HWIO_APCS_APC16_APC_LDO_VREF_RET_INM(m)      \
        in_dword_masked(HWIO_APCS_APC16_APC_LDO_VREF_RET_ADDR, m)
#define HWIO_APCS_APC16_APC_LDO_VREF_RET_OUT(v)      \
        out_dword(HWIO_APCS_APC16_APC_LDO_VREF_RET_ADDR,v)
#define HWIO_APCS_APC16_APC_LDO_VREF_RET_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC16_APC_LDO_VREF_RET_ADDR,m,v,HWIO_APCS_APC16_APC_LDO_VREF_RET_IN)
#define HWIO_APCS_APC16_APC_LDO_VREF_RET_VREF_RET_BMSK                           0x7f
#define HWIO_APCS_APC16_APC_LDO_VREF_RET_VREF_RET_SHFT                            0x0

#define HWIO_APCS_APC16_APC_LDO_ACC_SEL_ADDR                               (APCS_APC16_DCVS_APC_REG_BASE      + 0x00000030)
#define HWIO_APCS_APC16_APC_LDO_ACC_SEL_RMSK                                     0x13
#define HWIO_APCS_APC16_APC_LDO_ACC_SEL_ATTR                                      0x3
#define HWIO_APCS_APC16_APC_LDO_ACC_SEL_IN          \
        in_dword_masked(HWIO_APCS_APC16_APC_LDO_ACC_SEL_ADDR, HWIO_APCS_APC16_APC_LDO_ACC_SEL_RMSK)
#define HWIO_APCS_APC16_APC_LDO_ACC_SEL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC16_APC_LDO_ACC_SEL_ADDR, m)
#define HWIO_APCS_APC16_APC_LDO_ACC_SEL_OUT(v)      \
        out_dword(HWIO_APCS_APC16_APC_LDO_ACC_SEL_ADDR,v)
#define HWIO_APCS_APC16_APC_LDO_ACC_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC16_APC_LDO_ACC_SEL_ADDR,m,v,HWIO_APCS_APC16_APC_LDO_ACC_SEL_IN)
#define HWIO_APCS_APC16_APC_LDO_ACC_SEL_PERF_MUX_SEL_BMSK                        0x10
#define HWIO_APCS_APC16_APC_LDO_ACC_SEL_PERF_MUX_SEL_SHFT                         0x4
#define HWIO_APCS_APC16_APC_LDO_ACC_SEL_L2_MODE_BMSK                              0x2
#define HWIO_APCS_APC16_APC_LDO_ACC_SEL_L2_MODE_SHFT                              0x1
#define HWIO_APCS_APC16_APC_LDO_ACC_SEL_CPU_MODE_BMSK                             0x1
#define HWIO_APCS_APC16_APC_LDO_ACC_SEL_CPU_MODE_SHFT                             0x0

#define HWIO_APCS_APC16_APC_PGS_RET_DIS_ADDR                               (APCS_APC16_DCVS_APC_REG_BASE      + 0x00000034)
#define HWIO_APCS_APC16_APC_PGS_RET_DIS_RMSK                                      0x7
#define HWIO_APCS_APC16_APC_PGS_RET_DIS_ATTR                                      0x3
#define HWIO_APCS_APC16_APC_PGS_RET_DIS_IN          \
        in_dword_masked(HWIO_APCS_APC16_APC_PGS_RET_DIS_ADDR, HWIO_APCS_APC16_APC_PGS_RET_DIS_RMSK)
#define HWIO_APCS_APC16_APC_PGS_RET_DIS_INM(m)      \
        in_dword_masked(HWIO_APCS_APC16_APC_PGS_RET_DIS_ADDR, m)
#define HWIO_APCS_APC16_APC_PGS_RET_DIS_OUT(v)      \
        out_dword(HWIO_APCS_APC16_APC_PGS_RET_DIS_ADDR,v)
#define HWIO_APCS_APC16_APC_PGS_RET_DIS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC16_APC_PGS_RET_DIS_ADDR,m,v,HWIO_APCS_APC16_APC_PGS_RET_DIS_IN)
#define HWIO_APCS_APC16_APC_PGS_RET_DIS_L2_PGS_RET_SLP_DIS_BMSK                   0x4
#define HWIO_APCS_APC16_APC_PGS_RET_DIS_L2_PGS_RET_SLP_DIS_SHFT                   0x2
#define HWIO_APCS_APC16_APC_PGS_RET_DIS_CPU1_PGS_RET_SLP_DIS_BMSK                 0x2
#define HWIO_APCS_APC16_APC_PGS_RET_DIS_CPU1_PGS_RET_SLP_DIS_SHFT                 0x1
#define HWIO_APCS_APC16_APC_PGS_RET_DIS_CPU0_PGS_RET_SLP_DIS_BMSK                 0x1
#define HWIO_APCS_APC16_APC_PGS_RET_DIS_CPU0_PGS_RET_SLP_DIS_SHFT                 0x0

#define HWIO_APCS_APC16_APC_MAS_RET_DIS_ADDR                               (APCS_APC16_DCVS_APC_REG_BASE      + 0x00000038)
#define HWIO_APCS_APC16_APC_MAS_RET_DIS_RMSK                                      0x7
#define HWIO_APCS_APC16_APC_MAS_RET_DIS_ATTR                                      0x3
#define HWIO_APCS_APC16_APC_MAS_RET_DIS_IN          \
        in_dword_masked(HWIO_APCS_APC16_APC_MAS_RET_DIS_ADDR, HWIO_APCS_APC16_APC_MAS_RET_DIS_RMSK)
#define HWIO_APCS_APC16_APC_MAS_RET_DIS_INM(m)      \
        in_dword_masked(HWIO_APCS_APC16_APC_MAS_RET_DIS_ADDR, m)
#define HWIO_APCS_APC16_APC_MAS_RET_DIS_OUT(v)      \
        out_dword(HWIO_APCS_APC16_APC_MAS_RET_DIS_ADDR,v)
#define HWIO_APCS_APC16_APC_MAS_RET_DIS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC16_APC_MAS_RET_DIS_ADDR,m,v,HWIO_APCS_APC16_APC_MAS_RET_DIS_IN)
#define HWIO_APCS_APC16_APC_MAS_RET_DIS_L2_MAS_RET_SLP_DIS_BMSK                   0x4
#define HWIO_APCS_APC16_APC_MAS_RET_DIS_L2_MAS_RET_SLP_DIS_SHFT                   0x2
#define HWIO_APCS_APC16_APC_MAS_RET_DIS_CPU1_MAS_RET_SLP_DIS_BMSK                 0x2
#define HWIO_APCS_APC16_APC_MAS_RET_DIS_CPU1_MAS_RET_SLP_DIS_SHFT                 0x1
#define HWIO_APCS_APC16_APC_MAS_RET_DIS_CPU0_MAS_RET_SLP_DIS_BMSK                 0x1
#define HWIO_APCS_APC16_APC_MAS_RET_DIS_CPU0_MAS_RET_SLP_DIS_SHFT                 0x0

/*----------------------------------------------------------------------------
 * MODULE: APCS_APC17_DCVS_APC
 *--------------------------------------------------------------------------*/

#define APCS_APC17_DCVS_APC_REG_BASE                                       (HMSS_PERIPH_BASE      + 0x0026d600)

#define HWIO_APCS_APC17_DCVS_CTL_ADDR                                      (APCS_APC17_DCVS_APC_REG_BASE      + 0x00000000)
#define HWIO_APCS_APC17_DCVS_CTL_RMSK                                      0x80030001
#define HWIO_APCS_APC17_DCVS_CTL_ATTR                                             0x3
#define HWIO_APCS_APC17_DCVS_CTL_IN          \
        in_dword_masked(HWIO_APCS_APC17_DCVS_CTL_ADDR, HWIO_APCS_APC17_DCVS_CTL_RMSK)
#define HWIO_APCS_APC17_DCVS_CTL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC17_DCVS_CTL_ADDR, m)
#define HWIO_APCS_APC17_DCVS_CTL_OUT(v)      \
        out_dword(HWIO_APCS_APC17_DCVS_CTL_ADDR,v)
#define HWIO_APCS_APC17_DCVS_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC17_DCVS_CTL_ADDR,m,v,HWIO_APCS_APC17_DCVS_CTL_IN)
#define HWIO_APCS_APC17_DCVS_CTL_BUSY_BMSK                                 0x80000000
#define HWIO_APCS_APC17_DCVS_CTL_BUSY_SHFT                                       0x1f
#define HWIO_APCS_APC17_DCVS_CTL_IRQ_EN_BMSK                                  0x20000
#define HWIO_APCS_APC17_DCVS_CTL_IRQ_EN_SHFT                                     0x11
#define HWIO_APCS_APC17_DCVS_CTL_CSM_EN_BMSK                                  0x10000
#define HWIO_APCS_APC17_DCVS_CTL_CSM_EN_SHFT                                     0x10
#define HWIO_APCS_APC17_DCVS_CTL_REQ_BMSK                                         0x1
#define HWIO_APCS_APC17_DCVS_CTL_REQ_SHFT                                         0x0

#define HWIO_APCS_APC17_DCVS_CEIL_VLVL_ADDR                                (APCS_APC17_DCVS_APC_REG_BASE      + 0x00000004)
#define HWIO_APCS_APC17_DCVS_CEIL_VLVL_RMSK                                      0xff
#define HWIO_APCS_APC17_DCVS_CEIL_VLVL_ATTR                                       0x3
#define HWIO_APCS_APC17_DCVS_CEIL_VLVL_IN          \
        in_dword_masked(HWIO_APCS_APC17_DCVS_CEIL_VLVL_ADDR, HWIO_APCS_APC17_DCVS_CEIL_VLVL_RMSK)
#define HWIO_APCS_APC17_DCVS_CEIL_VLVL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC17_DCVS_CEIL_VLVL_ADDR, m)
#define HWIO_APCS_APC17_DCVS_CEIL_VLVL_OUT(v)      \
        out_dword(HWIO_APCS_APC17_DCVS_CEIL_VLVL_ADDR,v)
#define HWIO_APCS_APC17_DCVS_CEIL_VLVL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC17_DCVS_CEIL_VLVL_ADDR,m,v,HWIO_APCS_APC17_DCVS_CEIL_VLVL_IN)
#define HWIO_APCS_APC17_DCVS_CEIL_VLVL_CEILING_VLVL_BMSK                         0xff
#define HWIO_APCS_APC17_DCVS_CEIL_VLVL_CEILING_VLVL_SHFT                          0x0

#define HWIO_APCS_APC17_DCVS_FLOOR_VLVL_ADDR                               (APCS_APC17_DCVS_APC_REG_BASE      + 0x00000008)
#define HWIO_APCS_APC17_DCVS_FLOOR_VLVL_RMSK                                     0xff
#define HWIO_APCS_APC17_DCVS_FLOOR_VLVL_ATTR                                      0x3
#define HWIO_APCS_APC17_DCVS_FLOOR_VLVL_IN          \
        in_dword_masked(HWIO_APCS_APC17_DCVS_FLOOR_VLVL_ADDR, HWIO_APCS_APC17_DCVS_FLOOR_VLVL_RMSK)
#define HWIO_APCS_APC17_DCVS_FLOOR_VLVL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC17_DCVS_FLOOR_VLVL_ADDR, m)
#define HWIO_APCS_APC17_DCVS_FLOOR_VLVL_OUT(v)      \
        out_dword(HWIO_APCS_APC17_DCVS_FLOOR_VLVL_ADDR,v)
#define HWIO_APCS_APC17_DCVS_FLOOR_VLVL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC17_DCVS_FLOOR_VLVL_ADDR,m,v,HWIO_APCS_APC17_DCVS_FLOOR_VLVL_IN)
#define HWIO_APCS_APC17_DCVS_FLOOR_VLVL_FLOOR_VLVL_BMSK                          0xff
#define HWIO_APCS_APC17_DCVS_FLOOR_VLVL_FLOOR_VLVL_SHFT                           0x0

#define HWIO_APCS_APC17_DCVS_SAFE_LVAL_ADDR                                (APCS_APC17_DCVS_APC_REG_BASE      + 0x0000000c)
#define HWIO_APCS_APC17_DCVS_SAFE_LVAL_RMSK                                      0xff
#define HWIO_APCS_APC17_DCVS_SAFE_LVAL_ATTR                                       0x3
#define HWIO_APCS_APC17_DCVS_SAFE_LVAL_IN          \
        in_dword_masked(HWIO_APCS_APC17_DCVS_SAFE_LVAL_ADDR, HWIO_APCS_APC17_DCVS_SAFE_LVAL_RMSK)
#define HWIO_APCS_APC17_DCVS_SAFE_LVAL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC17_DCVS_SAFE_LVAL_ADDR, m)
#define HWIO_APCS_APC17_DCVS_SAFE_LVAL_OUT(v)      \
        out_dword(HWIO_APCS_APC17_DCVS_SAFE_LVAL_ADDR,v)
#define HWIO_APCS_APC17_DCVS_SAFE_LVAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC17_DCVS_SAFE_LVAL_ADDR,m,v,HWIO_APCS_APC17_DCVS_SAFE_LVAL_IN)
#define HWIO_APCS_APC17_DCVS_SAFE_LVAL_SAFE_LVAL_BMSK                            0xff
#define HWIO_APCS_APC17_DCVS_SAFE_LVAL_SAFE_LVAL_SHFT                             0x0

#define HWIO_APCS_APC17_DCVS_VOTE_CTL_ADDR                                 (APCS_APC17_DCVS_APC_REG_BASE      + 0x00000010)
#define HWIO_APCS_APC17_DCVS_VOTE_CTL_RMSK                                 0xffff0073
#define HWIO_APCS_APC17_DCVS_VOTE_CTL_ATTR                                        0x3
#define HWIO_APCS_APC17_DCVS_VOTE_CTL_IN          \
        in_dword_masked(HWIO_APCS_APC17_DCVS_VOTE_CTL_ADDR, HWIO_APCS_APC17_DCVS_VOTE_CTL_RMSK)
#define HWIO_APCS_APC17_DCVS_VOTE_CTL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC17_DCVS_VOTE_CTL_ADDR, m)
#define HWIO_APCS_APC17_DCVS_VOTE_CTL_OUT(v)      \
        out_dword(HWIO_APCS_APC17_DCVS_VOTE_CTL_ADDR,v)
#define HWIO_APCS_APC17_DCVS_VOTE_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC17_DCVS_VOTE_CTL_ADDR,m,v,HWIO_APCS_APC17_DCVS_VOTE_CTL_IN)
#define HWIO_APCS_APC17_DCVS_VOTE_CTL_HYST_DLY_BMSK                        0xffff0000
#define HWIO_APCS_APC17_DCVS_VOTE_CTL_HYST_DLY_SHFT                              0x10
#define HWIO_APCS_APC17_DCVS_VOTE_CTL_PWR_STATE_THRESHOLD_BMSK                   0x70
#define HWIO_APCS_APC17_DCVS_VOTE_CTL_PWR_STATE_THRESHOLD_SHFT                    0x4
#define HWIO_APCS_APC17_DCVS_VOTE_CTL_SW_VOTE_VAL_BMSK                            0x2
#define HWIO_APCS_APC17_DCVS_VOTE_CTL_SW_VOTE_VAL_SHFT                            0x1
#define HWIO_APCS_APC17_DCVS_VOTE_CTL_VOTE_EN_BMSK                                0x1
#define HWIO_APCS_APC17_DCVS_VOTE_CTL_VOTE_EN_SHFT                                0x0

#define HWIO_APCS_APC17_APC_PWR_GATE_MODE_ADDR                             (APCS_APC17_DCVS_APC_REG_BASE      + 0x00000020)
#define HWIO_APCS_APC17_APC_PWR_GATE_MODE_RMSK                                    0x1
#define HWIO_APCS_APC17_APC_PWR_GATE_MODE_ATTR                                    0x3
#define HWIO_APCS_APC17_APC_PWR_GATE_MODE_IN          \
        in_dword_masked(HWIO_APCS_APC17_APC_PWR_GATE_MODE_ADDR, HWIO_APCS_APC17_APC_PWR_GATE_MODE_RMSK)
#define HWIO_APCS_APC17_APC_PWR_GATE_MODE_INM(m)      \
        in_dword_masked(HWIO_APCS_APC17_APC_PWR_GATE_MODE_ADDR, m)
#define HWIO_APCS_APC17_APC_PWR_GATE_MODE_OUT(v)      \
        out_dword(HWIO_APCS_APC17_APC_PWR_GATE_MODE_ADDR,v)
#define HWIO_APCS_APC17_APC_PWR_GATE_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC17_APC_PWR_GATE_MODE_ADDR,m,v,HWIO_APCS_APC17_APC_PWR_GATE_MODE_IN)
#define HWIO_APCS_APC17_APC_PWR_GATE_MODE_MODE_BMSK                               0x1
#define HWIO_APCS_APC17_APC_PWR_GATE_MODE_MODE_SHFT                               0x0

#define HWIO_APCS_APC17_APC_LDO_VREF_FUNC_ADDR                             (APCS_APC17_DCVS_APC_REG_BASE      + 0x00000024)
#define HWIO_APCS_APC17_APC_LDO_VREF_FUNC_RMSK                                   0x7f
#define HWIO_APCS_APC17_APC_LDO_VREF_FUNC_ATTR                                    0x3
#define HWIO_APCS_APC17_APC_LDO_VREF_FUNC_IN          \
        in_dword_masked(HWIO_APCS_APC17_APC_LDO_VREF_FUNC_ADDR, HWIO_APCS_APC17_APC_LDO_VREF_FUNC_RMSK)
#define HWIO_APCS_APC17_APC_LDO_VREF_FUNC_INM(m)      \
        in_dword_masked(HWIO_APCS_APC17_APC_LDO_VREF_FUNC_ADDR, m)
#define HWIO_APCS_APC17_APC_LDO_VREF_FUNC_OUT(v)      \
        out_dword(HWIO_APCS_APC17_APC_LDO_VREF_FUNC_ADDR,v)
#define HWIO_APCS_APC17_APC_LDO_VREF_FUNC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC17_APC_LDO_VREF_FUNC_ADDR,m,v,HWIO_APCS_APC17_APC_LDO_VREF_FUNC_IN)
#define HWIO_APCS_APC17_APC_LDO_VREF_FUNC_VREF_LDO_BMSK                          0x7f
#define HWIO_APCS_APC17_APC_LDO_VREF_FUNC_VREF_LDO_SHFT                           0x0

#define HWIO_APCS_APC17_APC_LDO_VREF_RET_ADDR                              (APCS_APC17_DCVS_APC_REG_BASE      + 0x00000028)
#define HWIO_APCS_APC17_APC_LDO_VREF_RET_RMSK                                    0x7f
#define HWIO_APCS_APC17_APC_LDO_VREF_RET_ATTR                                     0x3
#define HWIO_APCS_APC17_APC_LDO_VREF_RET_IN          \
        in_dword_masked(HWIO_APCS_APC17_APC_LDO_VREF_RET_ADDR, HWIO_APCS_APC17_APC_LDO_VREF_RET_RMSK)
#define HWIO_APCS_APC17_APC_LDO_VREF_RET_INM(m)      \
        in_dword_masked(HWIO_APCS_APC17_APC_LDO_VREF_RET_ADDR, m)
#define HWIO_APCS_APC17_APC_LDO_VREF_RET_OUT(v)      \
        out_dword(HWIO_APCS_APC17_APC_LDO_VREF_RET_ADDR,v)
#define HWIO_APCS_APC17_APC_LDO_VREF_RET_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC17_APC_LDO_VREF_RET_ADDR,m,v,HWIO_APCS_APC17_APC_LDO_VREF_RET_IN)
#define HWIO_APCS_APC17_APC_LDO_VREF_RET_VREF_RET_BMSK                           0x7f
#define HWIO_APCS_APC17_APC_LDO_VREF_RET_VREF_RET_SHFT                            0x0

#define HWIO_APCS_APC17_APC_LDO_ACC_SEL_ADDR                               (APCS_APC17_DCVS_APC_REG_BASE      + 0x00000030)
#define HWIO_APCS_APC17_APC_LDO_ACC_SEL_RMSK                                     0x13
#define HWIO_APCS_APC17_APC_LDO_ACC_SEL_ATTR                                      0x3
#define HWIO_APCS_APC17_APC_LDO_ACC_SEL_IN          \
        in_dword_masked(HWIO_APCS_APC17_APC_LDO_ACC_SEL_ADDR, HWIO_APCS_APC17_APC_LDO_ACC_SEL_RMSK)
#define HWIO_APCS_APC17_APC_LDO_ACC_SEL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC17_APC_LDO_ACC_SEL_ADDR, m)
#define HWIO_APCS_APC17_APC_LDO_ACC_SEL_OUT(v)      \
        out_dword(HWIO_APCS_APC17_APC_LDO_ACC_SEL_ADDR,v)
#define HWIO_APCS_APC17_APC_LDO_ACC_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC17_APC_LDO_ACC_SEL_ADDR,m,v,HWIO_APCS_APC17_APC_LDO_ACC_SEL_IN)
#define HWIO_APCS_APC17_APC_LDO_ACC_SEL_PERF_MUX_SEL_BMSK                        0x10
#define HWIO_APCS_APC17_APC_LDO_ACC_SEL_PERF_MUX_SEL_SHFT                         0x4
#define HWIO_APCS_APC17_APC_LDO_ACC_SEL_L2_MODE_BMSK                              0x2
#define HWIO_APCS_APC17_APC_LDO_ACC_SEL_L2_MODE_SHFT                              0x1
#define HWIO_APCS_APC17_APC_LDO_ACC_SEL_CPU_MODE_BMSK                             0x1
#define HWIO_APCS_APC17_APC_LDO_ACC_SEL_CPU_MODE_SHFT                             0x0

#define HWIO_APCS_APC17_APC_PGS_RET_DIS_ADDR                               (APCS_APC17_DCVS_APC_REG_BASE      + 0x00000034)
#define HWIO_APCS_APC17_APC_PGS_RET_DIS_RMSK                                      0x7
#define HWIO_APCS_APC17_APC_PGS_RET_DIS_ATTR                                      0x3
#define HWIO_APCS_APC17_APC_PGS_RET_DIS_IN          \
        in_dword_masked(HWIO_APCS_APC17_APC_PGS_RET_DIS_ADDR, HWIO_APCS_APC17_APC_PGS_RET_DIS_RMSK)
#define HWIO_APCS_APC17_APC_PGS_RET_DIS_INM(m)      \
        in_dword_masked(HWIO_APCS_APC17_APC_PGS_RET_DIS_ADDR, m)
#define HWIO_APCS_APC17_APC_PGS_RET_DIS_OUT(v)      \
        out_dword(HWIO_APCS_APC17_APC_PGS_RET_DIS_ADDR,v)
#define HWIO_APCS_APC17_APC_PGS_RET_DIS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC17_APC_PGS_RET_DIS_ADDR,m,v,HWIO_APCS_APC17_APC_PGS_RET_DIS_IN)
#define HWIO_APCS_APC17_APC_PGS_RET_DIS_L2_PGS_RET_SLP_DIS_BMSK                   0x4
#define HWIO_APCS_APC17_APC_PGS_RET_DIS_L2_PGS_RET_SLP_DIS_SHFT                   0x2
#define HWIO_APCS_APC17_APC_PGS_RET_DIS_CPU1_PGS_RET_SLP_DIS_BMSK                 0x2
#define HWIO_APCS_APC17_APC_PGS_RET_DIS_CPU1_PGS_RET_SLP_DIS_SHFT                 0x1
#define HWIO_APCS_APC17_APC_PGS_RET_DIS_CPU0_PGS_RET_SLP_DIS_BMSK                 0x1
#define HWIO_APCS_APC17_APC_PGS_RET_DIS_CPU0_PGS_RET_SLP_DIS_SHFT                 0x0

#define HWIO_APCS_APC17_APC_MAS_RET_DIS_ADDR                               (APCS_APC17_DCVS_APC_REG_BASE      + 0x00000038)
#define HWIO_APCS_APC17_APC_MAS_RET_DIS_RMSK                                      0x7
#define HWIO_APCS_APC17_APC_MAS_RET_DIS_ATTR                                      0x3
#define HWIO_APCS_APC17_APC_MAS_RET_DIS_IN          \
        in_dword_masked(HWIO_APCS_APC17_APC_MAS_RET_DIS_ADDR, HWIO_APCS_APC17_APC_MAS_RET_DIS_RMSK)
#define HWIO_APCS_APC17_APC_MAS_RET_DIS_INM(m)      \
        in_dword_masked(HWIO_APCS_APC17_APC_MAS_RET_DIS_ADDR, m)
#define HWIO_APCS_APC17_APC_MAS_RET_DIS_OUT(v)      \
        out_dword(HWIO_APCS_APC17_APC_MAS_RET_DIS_ADDR,v)
#define HWIO_APCS_APC17_APC_MAS_RET_DIS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC17_APC_MAS_RET_DIS_ADDR,m,v,HWIO_APCS_APC17_APC_MAS_RET_DIS_IN)
#define HWIO_APCS_APC17_APC_MAS_RET_DIS_L2_MAS_RET_SLP_DIS_BMSK                   0x4
#define HWIO_APCS_APC17_APC_MAS_RET_DIS_L2_MAS_RET_SLP_DIS_SHFT                   0x2
#define HWIO_APCS_APC17_APC_MAS_RET_DIS_CPU1_MAS_RET_SLP_DIS_BMSK                 0x2
#define HWIO_APCS_APC17_APC_MAS_RET_DIS_CPU1_MAS_RET_SLP_DIS_SHFT                 0x1
#define HWIO_APCS_APC17_APC_MAS_RET_DIS_CPU0_MAS_RET_SLP_DIS_BMSK                 0x1
#define HWIO_APCS_APC17_APC_MAS_RET_DIS_CPU0_MAS_RET_SLP_DIS_SHFT                 0x0

/*----------------------------------------------------------------------------
 * MODULE: APCS_APC18_DCVS_APC
 *--------------------------------------------------------------------------*/

#define APCS_APC18_DCVS_APC_REG_BASE                                       (HMSS_PERIPH_BASE      + 0x00274600)

#define HWIO_APCS_APC18_DCVS_CTL_ADDR                                      (APCS_APC18_DCVS_APC_REG_BASE      + 0x00000000)
#define HWIO_APCS_APC18_DCVS_CTL_RMSK                                      0x80030001
#define HWIO_APCS_APC18_DCVS_CTL_ATTR                                             0x3
#define HWIO_APCS_APC18_DCVS_CTL_IN          \
        in_dword_masked(HWIO_APCS_APC18_DCVS_CTL_ADDR, HWIO_APCS_APC18_DCVS_CTL_RMSK)
#define HWIO_APCS_APC18_DCVS_CTL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC18_DCVS_CTL_ADDR, m)
#define HWIO_APCS_APC18_DCVS_CTL_OUT(v)      \
        out_dword(HWIO_APCS_APC18_DCVS_CTL_ADDR,v)
#define HWIO_APCS_APC18_DCVS_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC18_DCVS_CTL_ADDR,m,v,HWIO_APCS_APC18_DCVS_CTL_IN)
#define HWIO_APCS_APC18_DCVS_CTL_BUSY_BMSK                                 0x80000000
#define HWIO_APCS_APC18_DCVS_CTL_BUSY_SHFT                                       0x1f
#define HWIO_APCS_APC18_DCVS_CTL_IRQ_EN_BMSK                                  0x20000
#define HWIO_APCS_APC18_DCVS_CTL_IRQ_EN_SHFT                                     0x11
#define HWIO_APCS_APC18_DCVS_CTL_CSM_EN_BMSK                                  0x10000
#define HWIO_APCS_APC18_DCVS_CTL_CSM_EN_SHFT                                     0x10
#define HWIO_APCS_APC18_DCVS_CTL_REQ_BMSK                                         0x1
#define HWIO_APCS_APC18_DCVS_CTL_REQ_SHFT                                         0x0

#define HWIO_APCS_APC18_DCVS_CEIL_VLVL_ADDR                                (APCS_APC18_DCVS_APC_REG_BASE      + 0x00000004)
#define HWIO_APCS_APC18_DCVS_CEIL_VLVL_RMSK                                      0xff
#define HWIO_APCS_APC18_DCVS_CEIL_VLVL_ATTR                                       0x3
#define HWIO_APCS_APC18_DCVS_CEIL_VLVL_IN          \
        in_dword_masked(HWIO_APCS_APC18_DCVS_CEIL_VLVL_ADDR, HWIO_APCS_APC18_DCVS_CEIL_VLVL_RMSK)
#define HWIO_APCS_APC18_DCVS_CEIL_VLVL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC18_DCVS_CEIL_VLVL_ADDR, m)
#define HWIO_APCS_APC18_DCVS_CEIL_VLVL_OUT(v)      \
        out_dword(HWIO_APCS_APC18_DCVS_CEIL_VLVL_ADDR,v)
#define HWIO_APCS_APC18_DCVS_CEIL_VLVL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC18_DCVS_CEIL_VLVL_ADDR,m,v,HWIO_APCS_APC18_DCVS_CEIL_VLVL_IN)
#define HWIO_APCS_APC18_DCVS_CEIL_VLVL_CEILING_VLVL_BMSK                         0xff
#define HWIO_APCS_APC18_DCVS_CEIL_VLVL_CEILING_VLVL_SHFT                          0x0

#define HWIO_APCS_APC18_DCVS_FLOOR_VLVL_ADDR                               (APCS_APC18_DCVS_APC_REG_BASE      + 0x00000008)
#define HWIO_APCS_APC18_DCVS_FLOOR_VLVL_RMSK                                     0xff
#define HWIO_APCS_APC18_DCVS_FLOOR_VLVL_ATTR                                      0x3
#define HWIO_APCS_APC18_DCVS_FLOOR_VLVL_IN          \
        in_dword_masked(HWIO_APCS_APC18_DCVS_FLOOR_VLVL_ADDR, HWIO_APCS_APC18_DCVS_FLOOR_VLVL_RMSK)
#define HWIO_APCS_APC18_DCVS_FLOOR_VLVL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC18_DCVS_FLOOR_VLVL_ADDR, m)
#define HWIO_APCS_APC18_DCVS_FLOOR_VLVL_OUT(v)      \
        out_dword(HWIO_APCS_APC18_DCVS_FLOOR_VLVL_ADDR,v)
#define HWIO_APCS_APC18_DCVS_FLOOR_VLVL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC18_DCVS_FLOOR_VLVL_ADDR,m,v,HWIO_APCS_APC18_DCVS_FLOOR_VLVL_IN)
#define HWIO_APCS_APC18_DCVS_FLOOR_VLVL_FLOOR_VLVL_BMSK                          0xff
#define HWIO_APCS_APC18_DCVS_FLOOR_VLVL_FLOOR_VLVL_SHFT                           0x0

#define HWIO_APCS_APC18_DCVS_SAFE_LVAL_ADDR                                (APCS_APC18_DCVS_APC_REG_BASE      + 0x0000000c)
#define HWIO_APCS_APC18_DCVS_SAFE_LVAL_RMSK                                      0xff
#define HWIO_APCS_APC18_DCVS_SAFE_LVAL_ATTR                                       0x3
#define HWIO_APCS_APC18_DCVS_SAFE_LVAL_IN          \
        in_dword_masked(HWIO_APCS_APC18_DCVS_SAFE_LVAL_ADDR, HWIO_APCS_APC18_DCVS_SAFE_LVAL_RMSK)
#define HWIO_APCS_APC18_DCVS_SAFE_LVAL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC18_DCVS_SAFE_LVAL_ADDR, m)
#define HWIO_APCS_APC18_DCVS_SAFE_LVAL_OUT(v)      \
        out_dword(HWIO_APCS_APC18_DCVS_SAFE_LVAL_ADDR,v)
#define HWIO_APCS_APC18_DCVS_SAFE_LVAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC18_DCVS_SAFE_LVAL_ADDR,m,v,HWIO_APCS_APC18_DCVS_SAFE_LVAL_IN)
#define HWIO_APCS_APC18_DCVS_SAFE_LVAL_SAFE_LVAL_BMSK                            0xff
#define HWIO_APCS_APC18_DCVS_SAFE_LVAL_SAFE_LVAL_SHFT                             0x0

#define HWIO_APCS_APC18_DCVS_VOTE_CTL_ADDR                                 (APCS_APC18_DCVS_APC_REG_BASE      + 0x00000010)
#define HWIO_APCS_APC18_DCVS_VOTE_CTL_RMSK                                 0xffff0073
#define HWIO_APCS_APC18_DCVS_VOTE_CTL_ATTR                                        0x3
#define HWIO_APCS_APC18_DCVS_VOTE_CTL_IN          \
        in_dword_masked(HWIO_APCS_APC18_DCVS_VOTE_CTL_ADDR, HWIO_APCS_APC18_DCVS_VOTE_CTL_RMSK)
#define HWIO_APCS_APC18_DCVS_VOTE_CTL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC18_DCVS_VOTE_CTL_ADDR, m)
#define HWIO_APCS_APC18_DCVS_VOTE_CTL_OUT(v)      \
        out_dword(HWIO_APCS_APC18_DCVS_VOTE_CTL_ADDR,v)
#define HWIO_APCS_APC18_DCVS_VOTE_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC18_DCVS_VOTE_CTL_ADDR,m,v,HWIO_APCS_APC18_DCVS_VOTE_CTL_IN)
#define HWIO_APCS_APC18_DCVS_VOTE_CTL_HYST_DLY_BMSK                        0xffff0000
#define HWIO_APCS_APC18_DCVS_VOTE_CTL_HYST_DLY_SHFT                              0x10
#define HWIO_APCS_APC18_DCVS_VOTE_CTL_PWR_STATE_THRESHOLD_BMSK                   0x70
#define HWIO_APCS_APC18_DCVS_VOTE_CTL_PWR_STATE_THRESHOLD_SHFT                    0x4
#define HWIO_APCS_APC18_DCVS_VOTE_CTL_SW_VOTE_VAL_BMSK                            0x2
#define HWIO_APCS_APC18_DCVS_VOTE_CTL_SW_VOTE_VAL_SHFT                            0x1
#define HWIO_APCS_APC18_DCVS_VOTE_CTL_VOTE_EN_BMSK                                0x1
#define HWIO_APCS_APC18_DCVS_VOTE_CTL_VOTE_EN_SHFT                                0x0

#define HWIO_APCS_APC18_APC_PWR_GATE_MODE_ADDR                             (APCS_APC18_DCVS_APC_REG_BASE      + 0x00000020)
#define HWIO_APCS_APC18_APC_PWR_GATE_MODE_RMSK                                    0x1
#define HWIO_APCS_APC18_APC_PWR_GATE_MODE_ATTR                                    0x3
#define HWIO_APCS_APC18_APC_PWR_GATE_MODE_IN          \
        in_dword_masked(HWIO_APCS_APC18_APC_PWR_GATE_MODE_ADDR, HWIO_APCS_APC18_APC_PWR_GATE_MODE_RMSK)
#define HWIO_APCS_APC18_APC_PWR_GATE_MODE_INM(m)      \
        in_dword_masked(HWIO_APCS_APC18_APC_PWR_GATE_MODE_ADDR, m)
#define HWIO_APCS_APC18_APC_PWR_GATE_MODE_OUT(v)      \
        out_dword(HWIO_APCS_APC18_APC_PWR_GATE_MODE_ADDR,v)
#define HWIO_APCS_APC18_APC_PWR_GATE_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC18_APC_PWR_GATE_MODE_ADDR,m,v,HWIO_APCS_APC18_APC_PWR_GATE_MODE_IN)
#define HWIO_APCS_APC18_APC_PWR_GATE_MODE_MODE_BMSK                               0x1
#define HWIO_APCS_APC18_APC_PWR_GATE_MODE_MODE_SHFT                               0x0

#define HWIO_APCS_APC18_APC_LDO_VREF_FUNC_ADDR                             (APCS_APC18_DCVS_APC_REG_BASE      + 0x00000024)
#define HWIO_APCS_APC18_APC_LDO_VREF_FUNC_RMSK                                   0x7f
#define HWIO_APCS_APC18_APC_LDO_VREF_FUNC_ATTR                                    0x3
#define HWIO_APCS_APC18_APC_LDO_VREF_FUNC_IN          \
        in_dword_masked(HWIO_APCS_APC18_APC_LDO_VREF_FUNC_ADDR, HWIO_APCS_APC18_APC_LDO_VREF_FUNC_RMSK)
#define HWIO_APCS_APC18_APC_LDO_VREF_FUNC_INM(m)      \
        in_dword_masked(HWIO_APCS_APC18_APC_LDO_VREF_FUNC_ADDR, m)
#define HWIO_APCS_APC18_APC_LDO_VREF_FUNC_OUT(v)      \
        out_dword(HWIO_APCS_APC18_APC_LDO_VREF_FUNC_ADDR,v)
#define HWIO_APCS_APC18_APC_LDO_VREF_FUNC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC18_APC_LDO_VREF_FUNC_ADDR,m,v,HWIO_APCS_APC18_APC_LDO_VREF_FUNC_IN)
#define HWIO_APCS_APC18_APC_LDO_VREF_FUNC_VREF_LDO_BMSK                          0x7f
#define HWIO_APCS_APC18_APC_LDO_VREF_FUNC_VREF_LDO_SHFT                           0x0

#define HWIO_APCS_APC18_APC_LDO_VREF_RET_ADDR                              (APCS_APC18_DCVS_APC_REG_BASE      + 0x00000028)
#define HWIO_APCS_APC18_APC_LDO_VREF_RET_RMSK                                    0x7f
#define HWIO_APCS_APC18_APC_LDO_VREF_RET_ATTR                                     0x3
#define HWIO_APCS_APC18_APC_LDO_VREF_RET_IN          \
        in_dword_masked(HWIO_APCS_APC18_APC_LDO_VREF_RET_ADDR, HWIO_APCS_APC18_APC_LDO_VREF_RET_RMSK)
#define HWIO_APCS_APC18_APC_LDO_VREF_RET_INM(m)      \
        in_dword_masked(HWIO_APCS_APC18_APC_LDO_VREF_RET_ADDR, m)
#define HWIO_APCS_APC18_APC_LDO_VREF_RET_OUT(v)      \
        out_dword(HWIO_APCS_APC18_APC_LDO_VREF_RET_ADDR,v)
#define HWIO_APCS_APC18_APC_LDO_VREF_RET_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC18_APC_LDO_VREF_RET_ADDR,m,v,HWIO_APCS_APC18_APC_LDO_VREF_RET_IN)
#define HWIO_APCS_APC18_APC_LDO_VREF_RET_VREF_RET_BMSK                           0x7f
#define HWIO_APCS_APC18_APC_LDO_VREF_RET_VREF_RET_SHFT                            0x0

#define HWIO_APCS_APC18_APC_LDO_ACC_SEL_ADDR                               (APCS_APC18_DCVS_APC_REG_BASE      + 0x00000030)
#define HWIO_APCS_APC18_APC_LDO_ACC_SEL_RMSK                                     0x13
#define HWIO_APCS_APC18_APC_LDO_ACC_SEL_ATTR                                      0x3
#define HWIO_APCS_APC18_APC_LDO_ACC_SEL_IN          \
        in_dword_masked(HWIO_APCS_APC18_APC_LDO_ACC_SEL_ADDR, HWIO_APCS_APC18_APC_LDO_ACC_SEL_RMSK)
#define HWIO_APCS_APC18_APC_LDO_ACC_SEL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC18_APC_LDO_ACC_SEL_ADDR, m)
#define HWIO_APCS_APC18_APC_LDO_ACC_SEL_OUT(v)      \
        out_dword(HWIO_APCS_APC18_APC_LDO_ACC_SEL_ADDR,v)
#define HWIO_APCS_APC18_APC_LDO_ACC_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC18_APC_LDO_ACC_SEL_ADDR,m,v,HWIO_APCS_APC18_APC_LDO_ACC_SEL_IN)
#define HWIO_APCS_APC18_APC_LDO_ACC_SEL_PERF_MUX_SEL_BMSK                        0x10
#define HWIO_APCS_APC18_APC_LDO_ACC_SEL_PERF_MUX_SEL_SHFT                         0x4
#define HWIO_APCS_APC18_APC_LDO_ACC_SEL_L2_MODE_BMSK                              0x2
#define HWIO_APCS_APC18_APC_LDO_ACC_SEL_L2_MODE_SHFT                              0x1
#define HWIO_APCS_APC18_APC_LDO_ACC_SEL_CPU_MODE_BMSK                             0x1
#define HWIO_APCS_APC18_APC_LDO_ACC_SEL_CPU_MODE_SHFT                             0x0

#define HWIO_APCS_APC18_APC_PGS_RET_DIS_ADDR                               (APCS_APC18_DCVS_APC_REG_BASE      + 0x00000034)
#define HWIO_APCS_APC18_APC_PGS_RET_DIS_RMSK                                      0x7
#define HWIO_APCS_APC18_APC_PGS_RET_DIS_ATTR                                      0x3
#define HWIO_APCS_APC18_APC_PGS_RET_DIS_IN          \
        in_dword_masked(HWIO_APCS_APC18_APC_PGS_RET_DIS_ADDR, HWIO_APCS_APC18_APC_PGS_RET_DIS_RMSK)
#define HWIO_APCS_APC18_APC_PGS_RET_DIS_INM(m)      \
        in_dword_masked(HWIO_APCS_APC18_APC_PGS_RET_DIS_ADDR, m)
#define HWIO_APCS_APC18_APC_PGS_RET_DIS_OUT(v)      \
        out_dword(HWIO_APCS_APC18_APC_PGS_RET_DIS_ADDR,v)
#define HWIO_APCS_APC18_APC_PGS_RET_DIS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC18_APC_PGS_RET_DIS_ADDR,m,v,HWIO_APCS_APC18_APC_PGS_RET_DIS_IN)
#define HWIO_APCS_APC18_APC_PGS_RET_DIS_L2_PGS_RET_SLP_DIS_BMSK                   0x4
#define HWIO_APCS_APC18_APC_PGS_RET_DIS_L2_PGS_RET_SLP_DIS_SHFT                   0x2
#define HWIO_APCS_APC18_APC_PGS_RET_DIS_CPU1_PGS_RET_SLP_DIS_BMSK                 0x2
#define HWIO_APCS_APC18_APC_PGS_RET_DIS_CPU1_PGS_RET_SLP_DIS_SHFT                 0x1
#define HWIO_APCS_APC18_APC_PGS_RET_DIS_CPU0_PGS_RET_SLP_DIS_BMSK                 0x1
#define HWIO_APCS_APC18_APC_PGS_RET_DIS_CPU0_PGS_RET_SLP_DIS_SHFT                 0x0

#define HWIO_APCS_APC18_APC_MAS_RET_DIS_ADDR                               (APCS_APC18_DCVS_APC_REG_BASE      + 0x00000038)
#define HWIO_APCS_APC18_APC_MAS_RET_DIS_RMSK                                      0x7
#define HWIO_APCS_APC18_APC_MAS_RET_DIS_ATTR                                      0x3
#define HWIO_APCS_APC18_APC_MAS_RET_DIS_IN          \
        in_dword_masked(HWIO_APCS_APC18_APC_MAS_RET_DIS_ADDR, HWIO_APCS_APC18_APC_MAS_RET_DIS_RMSK)
#define HWIO_APCS_APC18_APC_MAS_RET_DIS_INM(m)      \
        in_dword_masked(HWIO_APCS_APC18_APC_MAS_RET_DIS_ADDR, m)
#define HWIO_APCS_APC18_APC_MAS_RET_DIS_OUT(v)      \
        out_dword(HWIO_APCS_APC18_APC_MAS_RET_DIS_ADDR,v)
#define HWIO_APCS_APC18_APC_MAS_RET_DIS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC18_APC_MAS_RET_DIS_ADDR,m,v,HWIO_APCS_APC18_APC_MAS_RET_DIS_IN)
#define HWIO_APCS_APC18_APC_MAS_RET_DIS_L2_MAS_RET_SLP_DIS_BMSK                   0x4
#define HWIO_APCS_APC18_APC_MAS_RET_DIS_L2_MAS_RET_SLP_DIS_SHFT                   0x2
#define HWIO_APCS_APC18_APC_MAS_RET_DIS_CPU1_MAS_RET_SLP_DIS_BMSK                 0x2
#define HWIO_APCS_APC18_APC_MAS_RET_DIS_CPU1_MAS_RET_SLP_DIS_SHFT                 0x1
#define HWIO_APCS_APC18_APC_MAS_RET_DIS_CPU0_MAS_RET_SLP_DIS_BMSK                 0x1
#define HWIO_APCS_APC18_APC_MAS_RET_DIS_CPU0_MAS_RET_SLP_DIS_SHFT                 0x0

/*----------------------------------------------------------------------------
 * MODULE: APCS_APC19_DCVS_APC
 *--------------------------------------------------------------------------*/

#define APCS_APC19_DCVS_APC_REG_BASE                                       (HMSS_PERIPH_BASE      + 0x00274e00)

#define HWIO_APCS_APC19_DCVS_CTL_ADDR                                      (APCS_APC19_DCVS_APC_REG_BASE      + 0x00000000)
#define HWIO_APCS_APC19_DCVS_CTL_RMSK                                      0x80030001
#define HWIO_APCS_APC19_DCVS_CTL_ATTR                                             0x3
#define HWIO_APCS_APC19_DCVS_CTL_IN          \
        in_dword_masked(HWIO_APCS_APC19_DCVS_CTL_ADDR, HWIO_APCS_APC19_DCVS_CTL_RMSK)
#define HWIO_APCS_APC19_DCVS_CTL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC19_DCVS_CTL_ADDR, m)
#define HWIO_APCS_APC19_DCVS_CTL_OUT(v)      \
        out_dword(HWIO_APCS_APC19_DCVS_CTL_ADDR,v)
#define HWIO_APCS_APC19_DCVS_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC19_DCVS_CTL_ADDR,m,v,HWIO_APCS_APC19_DCVS_CTL_IN)
#define HWIO_APCS_APC19_DCVS_CTL_BUSY_BMSK                                 0x80000000
#define HWIO_APCS_APC19_DCVS_CTL_BUSY_SHFT                                       0x1f
#define HWIO_APCS_APC19_DCVS_CTL_IRQ_EN_BMSK                                  0x20000
#define HWIO_APCS_APC19_DCVS_CTL_IRQ_EN_SHFT                                     0x11
#define HWIO_APCS_APC19_DCVS_CTL_CSM_EN_BMSK                                  0x10000
#define HWIO_APCS_APC19_DCVS_CTL_CSM_EN_SHFT                                     0x10
#define HWIO_APCS_APC19_DCVS_CTL_REQ_BMSK                                         0x1
#define HWIO_APCS_APC19_DCVS_CTL_REQ_SHFT                                         0x0

#define HWIO_APCS_APC19_DCVS_CEIL_VLVL_ADDR                                (APCS_APC19_DCVS_APC_REG_BASE      + 0x00000004)
#define HWIO_APCS_APC19_DCVS_CEIL_VLVL_RMSK                                      0xff
#define HWIO_APCS_APC19_DCVS_CEIL_VLVL_ATTR                                       0x3
#define HWIO_APCS_APC19_DCVS_CEIL_VLVL_IN          \
        in_dword_masked(HWIO_APCS_APC19_DCVS_CEIL_VLVL_ADDR, HWIO_APCS_APC19_DCVS_CEIL_VLVL_RMSK)
#define HWIO_APCS_APC19_DCVS_CEIL_VLVL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC19_DCVS_CEIL_VLVL_ADDR, m)
#define HWIO_APCS_APC19_DCVS_CEIL_VLVL_OUT(v)      \
        out_dword(HWIO_APCS_APC19_DCVS_CEIL_VLVL_ADDR,v)
#define HWIO_APCS_APC19_DCVS_CEIL_VLVL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC19_DCVS_CEIL_VLVL_ADDR,m,v,HWIO_APCS_APC19_DCVS_CEIL_VLVL_IN)
#define HWIO_APCS_APC19_DCVS_CEIL_VLVL_CEILING_VLVL_BMSK                         0xff
#define HWIO_APCS_APC19_DCVS_CEIL_VLVL_CEILING_VLVL_SHFT                          0x0

#define HWIO_APCS_APC19_DCVS_FLOOR_VLVL_ADDR                               (APCS_APC19_DCVS_APC_REG_BASE      + 0x00000008)
#define HWIO_APCS_APC19_DCVS_FLOOR_VLVL_RMSK                                     0xff
#define HWIO_APCS_APC19_DCVS_FLOOR_VLVL_ATTR                                      0x3
#define HWIO_APCS_APC19_DCVS_FLOOR_VLVL_IN          \
        in_dword_masked(HWIO_APCS_APC19_DCVS_FLOOR_VLVL_ADDR, HWIO_APCS_APC19_DCVS_FLOOR_VLVL_RMSK)
#define HWIO_APCS_APC19_DCVS_FLOOR_VLVL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC19_DCVS_FLOOR_VLVL_ADDR, m)
#define HWIO_APCS_APC19_DCVS_FLOOR_VLVL_OUT(v)      \
        out_dword(HWIO_APCS_APC19_DCVS_FLOOR_VLVL_ADDR,v)
#define HWIO_APCS_APC19_DCVS_FLOOR_VLVL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC19_DCVS_FLOOR_VLVL_ADDR,m,v,HWIO_APCS_APC19_DCVS_FLOOR_VLVL_IN)
#define HWIO_APCS_APC19_DCVS_FLOOR_VLVL_FLOOR_VLVL_BMSK                          0xff
#define HWIO_APCS_APC19_DCVS_FLOOR_VLVL_FLOOR_VLVL_SHFT                           0x0

#define HWIO_APCS_APC19_DCVS_SAFE_LVAL_ADDR                                (APCS_APC19_DCVS_APC_REG_BASE      + 0x0000000c)
#define HWIO_APCS_APC19_DCVS_SAFE_LVAL_RMSK                                      0xff
#define HWIO_APCS_APC19_DCVS_SAFE_LVAL_ATTR                                       0x3
#define HWIO_APCS_APC19_DCVS_SAFE_LVAL_IN          \
        in_dword_masked(HWIO_APCS_APC19_DCVS_SAFE_LVAL_ADDR, HWIO_APCS_APC19_DCVS_SAFE_LVAL_RMSK)
#define HWIO_APCS_APC19_DCVS_SAFE_LVAL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC19_DCVS_SAFE_LVAL_ADDR, m)
#define HWIO_APCS_APC19_DCVS_SAFE_LVAL_OUT(v)      \
        out_dword(HWIO_APCS_APC19_DCVS_SAFE_LVAL_ADDR,v)
#define HWIO_APCS_APC19_DCVS_SAFE_LVAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC19_DCVS_SAFE_LVAL_ADDR,m,v,HWIO_APCS_APC19_DCVS_SAFE_LVAL_IN)
#define HWIO_APCS_APC19_DCVS_SAFE_LVAL_SAFE_LVAL_BMSK                            0xff
#define HWIO_APCS_APC19_DCVS_SAFE_LVAL_SAFE_LVAL_SHFT                             0x0

#define HWIO_APCS_APC19_DCVS_VOTE_CTL_ADDR                                 (APCS_APC19_DCVS_APC_REG_BASE      + 0x00000010)
#define HWIO_APCS_APC19_DCVS_VOTE_CTL_RMSK                                 0xffff0073
#define HWIO_APCS_APC19_DCVS_VOTE_CTL_ATTR                                        0x3
#define HWIO_APCS_APC19_DCVS_VOTE_CTL_IN          \
        in_dword_masked(HWIO_APCS_APC19_DCVS_VOTE_CTL_ADDR, HWIO_APCS_APC19_DCVS_VOTE_CTL_RMSK)
#define HWIO_APCS_APC19_DCVS_VOTE_CTL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC19_DCVS_VOTE_CTL_ADDR, m)
#define HWIO_APCS_APC19_DCVS_VOTE_CTL_OUT(v)      \
        out_dword(HWIO_APCS_APC19_DCVS_VOTE_CTL_ADDR,v)
#define HWIO_APCS_APC19_DCVS_VOTE_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC19_DCVS_VOTE_CTL_ADDR,m,v,HWIO_APCS_APC19_DCVS_VOTE_CTL_IN)
#define HWIO_APCS_APC19_DCVS_VOTE_CTL_HYST_DLY_BMSK                        0xffff0000
#define HWIO_APCS_APC19_DCVS_VOTE_CTL_HYST_DLY_SHFT                              0x10
#define HWIO_APCS_APC19_DCVS_VOTE_CTL_PWR_STATE_THRESHOLD_BMSK                   0x70
#define HWIO_APCS_APC19_DCVS_VOTE_CTL_PWR_STATE_THRESHOLD_SHFT                    0x4
#define HWIO_APCS_APC19_DCVS_VOTE_CTL_SW_VOTE_VAL_BMSK                            0x2
#define HWIO_APCS_APC19_DCVS_VOTE_CTL_SW_VOTE_VAL_SHFT                            0x1
#define HWIO_APCS_APC19_DCVS_VOTE_CTL_VOTE_EN_BMSK                                0x1
#define HWIO_APCS_APC19_DCVS_VOTE_CTL_VOTE_EN_SHFT                                0x0

#define HWIO_APCS_APC19_APC_PWR_GATE_MODE_ADDR                             (APCS_APC19_DCVS_APC_REG_BASE      + 0x00000020)
#define HWIO_APCS_APC19_APC_PWR_GATE_MODE_RMSK                                    0x1
#define HWIO_APCS_APC19_APC_PWR_GATE_MODE_ATTR                                    0x3
#define HWIO_APCS_APC19_APC_PWR_GATE_MODE_IN          \
        in_dword_masked(HWIO_APCS_APC19_APC_PWR_GATE_MODE_ADDR, HWIO_APCS_APC19_APC_PWR_GATE_MODE_RMSK)
#define HWIO_APCS_APC19_APC_PWR_GATE_MODE_INM(m)      \
        in_dword_masked(HWIO_APCS_APC19_APC_PWR_GATE_MODE_ADDR, m)
#define HWIO_APCS_APC19_APC_PWR_GATE_MODE_OUT(v)      \
        out_dword(HWIO_APCS_APC19_APC_PWR_GATE_MODE_ADDR,v)
#define HWIO_APCS_APC19_APC_PWR_GATE_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC19_APC_PWR_GATE_MODE_ADDR,m,v,HWIO_APCS_APC19_APC_PWR_GATE_MODE_IN)
#define HWIO_APCS_APC19_APC_PWR_GATE_MODE_MODE_BMSK                               0x1
#define HWIO_APCS_APC19_APC_PWR_GATE_MODE_MODE_SHFT                               0x0

#define HWIO_APCS_APC19_APC_LDO_VREF_FUNC_ADDR                             (APCS_APC19_DCVS_APC_REG_BASE      + 0x00000024)
#define HWIO_APCS_APC19_APC_LDO_VREF_FUNC_RMSK                                   0x7f
#define HWIO_APCS_APC19_APC_LDO_VREF_FUNC_ATTR                                    0x3
#define HWIO_APCS_APC19_APC_LDO_VREF_FUNC_IN          \
        in_dword_masked(HWIO_APCS_APC19_APC_LDO_VREF_FUNC_ADDR, HWIO_APCS_APC19_APC_LDO_VREF_FUNC_RMSK)
#define HWIO_APCS_APC19_APC_LDO_VREF_FUNC_INM(m)      \
        in_dword_masked(HWIO_APCS_APC19_APC_LDO_VREF_FUNC_ADDR, m)
#define HWIO_APCS_APC19_APC_LDO_VREF_FUNC_OUT(v)      \
        out_dword(HWIO_APCS_APC19_APC_LDO_VREF_FUNC_ADDR,v)
#define HWIO_APCS_APC19_APC_LDO_VREF_FUNC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC19_APC_LDO_VREF_FUNC_ADDR,m,v,HWIO_APCS_APC19_APC_LDO_VREF_FUNC_IN)
#define HWIO_APCS_APC19_APC_LDO_VREF_FUNC_VREF_LDO_BMSK                          0x7f
#define HWIO_APCS_APC19_APC_LDO_VREF_FUNC_VREF_LDO_SHFT                           0x0

#define HWIO_APCS_APC19_APC_LDO_VREF_RET_ADDR                              (APCS_APC19_DCVS_APC_REG_BASE      + 0x00000028)
#define HWIO_APCS_APC19_APC_LDO_VREF_RET_RMSK                                    0x7f
#define HWIO_APCS_APC19_APC_LDO_VREF_RET_ATTR                                     0x3
#define HWIO_APCS_APC19_APC_LDO_VREF_RET_IN          \
        in_dword_masked(HWIO_APCS_APC19_APC_LDO_VREF_RET_ADDR, HWIO_APCS_APC19_APC_LDO_VREF_RET_RMSK)
#define HWIO_APCS_APC19_APC_LDO_VREF_RET_INM(m)      \
        in_dword_masked(HWIO_APCS_APC19_APC_LDO_VREF_RET_ADDR, m)
#define HWIO_APCS_APC19_APC_LDO_VREF_RET_OUT(v)      \
        out_dword(HWIO_APCS_APC19_APC_LDO_VREF_RET_ADDR,v)
#define HWIO_APCS_APC19_APC_LDO_VREF_RET_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC19_APC_LDO_VREF_RET_ADDR,m,v,HWIO_APCS_APC19_APC_LDO_VREF_RET_IN)
#define HWIO_APCS_APC19_APC_LDO_VREF_RET_VREF_RET_BMSK                           0x7f
#define HWIO_APCS_APC19_APC_LDO_VREF_RET_VREF_RET_SHFT                            0x0

#define HWIO_APCS_APC19_APC_LDO_ACC_SEL_ADDR                               (APCS_APC19_DCVS_APC_REG_BASE      + 0x00000030)
#define HWIO_APCS_APC19_APC_LDO_ACC_SEL_RMSK                                     0x13
#define HWIO_APCS_APC19_APC_LDO_ACC_SEL_ATTR                                      0x3
#define HWIO_APCS_APC19_APC_LDO_ACC_SEL_IN          \
        in_dword_masked(HWIO_APCS_APC19_APC_LDO_ACC_SEL_ADDR, HWIO_APCS_APC19_APC_LDO_ACC_SEL_RMSK)
#define HWIO_APCS_APC19_APC_LDO_ACC_SEL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC19_APC_LDO_ACC_SEL_ADDR, m)
#define HWIO_APCS_APC19_APC_LDO_ACC_SEL_OUT(v)      \
        out_dword(HWIO_APCS_APC19_APC_LDO_ACC_SEL_ADDR,v)
#define HWIO_APCS_APC19_APC_LDO_ACC_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC19_APC_LDO_ACC_SEL_ADDR,m,v,HWIO_APCS_APC19_APC_LDO_ACC_SEL_IN)
#define HWIO_APCS_APC19_APC_LDO_ACC_SEL_PERF_MUX_SEL_BMSK                        0x10
#define HWIO_APCS_APC19_APC_LDO_ACC_SEL_PERF_MUX_SEL_SHFT                         0x4
#define HWIO_APCS_APC19_APC_LDO_ACC_SEL_L2_MODE_BMSK                              0x2
#define HWIO_APCS_APC19_APC_LDO_ACC_SEL_L2_MODE_SHFT                              0x1
#define HWIO_APCS_APC19_APC_LDO_ACC_SEL_CPU_MODE_BMSK                             0x1
#define HWIO_APCS_APC19_APC_LDO_ACC_SEL_CPU_MODE_SHFT                             0x0

#define HWIO_APCS_APC19_APC_PGS_RET_DIS_ADDR                               (APCS_APC19_DCVS_APC_REG_BASE      + 0x00000034)
#define HWIO_APCS_APC19_APC_PGS_RET_DIS_RMSK                                      0x7
#define HWIO_APCS_APC19_APC_PGS_RET_DIS_ATTR                                      0x3
#define HWIO_APCS_APC19_APC_PGS_RET_DIS_IN          \
        in_dword_masked(HWIO_APCS_APC19_APC_PGS_RET_DIS_ADDR, HWIO_APCS_APC19_APC_PGS_RET_DIS_RMSK)
#define HWIO_APCS_APC19_APC_PGS_RET_DIS_INM(m)      \
        in_dword_masked(HWIO_APCS_APC19_APC_PGS_RET_DIS_ADDR, m)
#define HWIO_APCS_APC19_APC_PGS_RET_DIS_OUT(v)      \
        out_dword(HWIO_APCS_APC19_APC_PGS_RET_DIS_ADDR,v)
#define HWIO_APCS_APC19_APC_PGS_RET_DIS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC19_APC_PGS_RET_DIS_ADDR,m,v,HWIO_APCS_APC19_APC_PGS_RET_DIS_IN)
#define HWIO_APCS_APC19_APC_PGS_RET_DIS_L2_PGS_RET_SLP_DIS_BMSK                   0x4
#define HWIO_APCS_APC19_APC_PGS_RET_DIS_L2_PGS_RET_SLP_DIS_SHFT                   0x2
#define HWIO_APCS_APC19_APC_PGS_RET_DIS_CPU1_PGS_RET_SLP_DIS_BMSK                 0x2
#define HWIO_APCS_APC19_APC_PGS_RET_DIS_CPU1_PGS_RET_SLP_DIS_SHFT                 0x1
#define HWIO_APCS_APC19_APC_PGS_RET_DIS_CPU0_PGS_RET_SLP_DIS_BMSK                 0x1
#define HWIO_APCS_APC19_APC_PGS_RET_DIS_CPU0_PGS_RET_SLP_DIS_SHFT                 0x0

#define HWIO_APCS_APC19_APC_MAS_RET_DIS_ADDR                               (APCS_APC19_DCVS_APC_REG_BASE      + 0x00000038)
#define HWIO_APCS_APC19_APC_MAS_RET_DIS_RMSK                                      0x7
#define HWIO_APCS_APC19_APC_MAS_RET_DIS_ATTR                                      0x3
#define HWIO_APCS_APC19_APC_MAS_RET_DIS_IN          \
        in_dword_masked(HWIO_APCS_APC19_APC_MAS_RET_DIS_ADDR, HWIO_APCS_APC19_APC_MAS_RET_DIS_RMSK)
#define HWIO_APCS_APC19_APC_MAS_RET_DIS_INM(m)      \
        in_dword_masked(HWIO_APCS_APC19_APC_MAS_RET_DIS_ADDR, m)
#define HWIO_APCS_APC19_APC_MAS_RET_DIS_OUT(v)      \
        out_dword(HWIO_APCS_APC19_APC_MAS_RET_DIS_ADDR,v)
#define HWIO_APCS_APC19_APC_MAS_RET_DIS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC19_APC_MAS_RET_DIS_ADDR,m,v,HWIO_APCS_APC19_APC_MAS_RET_DIS_IN)
#define HWIO_APCS_APC19_APC_MAS_RET_DIS_L2_MAS_RET_SLP_DIS_BMSK                   0x4
#define HWIO_APCS_APC19_APC_MAS_RET_DIS_L2_MAS_RET_SLP_DIS_SHFT                   0x2
#define HWIO_APCS_APC19_APC_MAS_RET_DIS_CPU1_MAS_RET_SLP_DIS_BMSK                 0x2
#define HWIO_APCS_APC19_APC_MAS_RET_DIS_CPU1_MAS_RET_SLP_DIS_SHFT                 0x1
#define HWIO_APCS_APC19_APC_MAS_RET_DIS_CPU0_MAS_RET_SLP_DIS_BMSK                 0x1
#define HWIO_APCS_APC19_APC_MAS_RET_DIS_CPU0_MAS_RET_SLP_DIS_SHFT                 0x0

/*----------------------------------------------------------------------------
 * MODULE: APCS_APC20_DCVS_APC
 *--------------------------------------------------------------------------*/

#define APCS_APC20_DCVS_APC_REG_BASE                                       (HMSS_PERIPH_BASE      + 0x00275600)

#define HWIO_APCS_APC20_DCVS_CTL_ADDR                                      (APCS_APC20_DCVS_APC_REG_BASE      + 0x00000000)
#define HWIO_APCS_APC20_DCVS_CTL_RMSK                                      0x80030001
#define HWIO_APCS_APC20_DCVS_CTL_ATTR                                             0x3
#define HWIO_APCS_APC20_DCVS_CTL_IN          \
        in_dword_masked(HWIO_APCS_APC20_DCVS_CTL_ADDR, HWIO_APCS_APC20_DCVS_CTL_RMSK)
#define HWIO_APCS_APC20_DCVS_CTL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC20_DCVS_CTL_ADDR, m)
#define HWIO_APCS_APC20_DCVS_CTL_OUT(v)      \
        out_dword(HWIO_APCS_APC20_DCVS_CTL_ADDR,v)
#define HWIO_APCS_APC20_DCVS_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC20_DCVS_CTL_ADDR,m,v,HWIO_APCS_APC20_DCVS_CTL_IN)
#define HWIO_APCS_APC20_DCVS_CTL_BUSY_BMSK                                 0x80000000
#define HWIO_APCS_APC20_DCVS_CTL_BUSY_SHFT                                       0x1f
#define HWIO_APCS_APC20_DCVS_CTL_IRQ_EN_BMSK                                  0x20000
#define HWIO_APCS_APC20_DCVS_CTL_IRQ_EN_SHFT                                     0x11
#define HWIO_APCS_APC20_DCVS_CTL_CSM_EN_BMSK                                  0x10000
#define HWIO_APCS_APC20_DCVS_CTL_CSM_EN_SHFT                                     0x10
#define HWIO_APCS_APC20_DCVS_CTL_REQ_BMSK                                         0x1
#define HWIO_APCS_APC20_DCVS_CTL_REQ_SHFT                                         0x0

#define HWIO_APCS_APC20_DCVS_CEIL_VLVL_ADDR                                (APCS_APC20_DCVS_APC_REG_BASE      + 0x00000004)
#define HWIO_APCS_APC20_DCVS_CEIL_VLVL_RMSK                                      0xff
#define HWIO_APCS_APC20_DCVS_CEIL_VLVL_ATTR                                       0x3
#define HWIO_APCS_APC20_DCVS_CEIL_VLVL_IN          \
        in_dword_masked(HWIO_APCS_APC20_DCVS_CEIL_VLVL_ADDR, HWIO_APCS_APC20_DCVS_CEIL_VLVL_RMSK)
#define HWIO_APCS_APC20_DCVS_CEIL_VLVL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC20_DCVS_CEIL_VLVL_ADDR, m)
#define HWIO_APCS_APC20_DCVS_CEIL_VLVL_OUT(v)      \
        out_dword(HWIO_APCS_APC20_DCVS_CEIL_VLVL_ADDR,v)
#define HWIO_APCS_APC20_DCVS_CEIL_VLVL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC20_DCVS_CEIL_VLVL_ADDR,m,v,HWIO_APCS_APC20_DCVS_CEIL_VLVL_IN)
#define HWIO_APCS_APC20_DCVS_CEIL_VLVL_CEILING_VLVL_BMSK                         0xff
#define HWIO_APCS_APC20_DCVS_CEIL_VLVL_CEILING_VLVL_SHFT                          0x0

#define HWIO_APCS_APC20_DCVS_FLOOR_VLVL_ADDR                               (APCS_APC20_DCVS_APC_REG_BASE      + 0x00000008)
#define HWIO_APCS_APC20_DCVS_FLOOR_VLVL_RMSK                                     0xff
#define HWIO_APCS_APC20_DCVS_FLOOR_VLVL_ATTR                                      0x3
#define HWIO_APCS_APC20_DCVS_FLOOR_VLVL_IN          \
        in_dword_masked(HWIO_APCS_APC20_DCVS_FLOOR_VLVL_ADDR, HWIO_APCS_APC20_DCVS_FLOOR_VLVL_RMSK)
#define HWIO_APCS_APC20_DCVS_FLOOR_VLVL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC20_DCVS_FLOOR_VLVL_ADDR, m)
#define HWIO_APCS_APC20_DCVS_FLOOR_VLVL_OUT(v)      \
        out_dword(HWIO_APCS_APC20_DCVS_FLOOR_VLVL_ADDR,v)
#define HWIO_APCS_APC20_DCVS_FLOOR_VLVL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC20_DCVS_FLOOR_VLVL_ADDR,m,v,HWIO_APCS_APC20_DCVS_FLOOR_VLVL_IN)
#define HWIO_APCS_APC20_DCVS_FLOOR_VLVL_FLOOR_VLVL_BMSK                          0xff
#define HWIO_APCS_APC20_DCVS_FLOOR_VLVL_FLOOR_VLVL_SHFT                           0x0

#define HWIO_APCS_APC20_DCVS_SAFE_LVAL_ADDR                                (APCS_APC20_DCVS_APC_REG_BASE      + 0x0000000c)
#define HWIO_APCS_APC20_DCVS_SAFE_LVAL_RMSK                                      0xff
#define HWIO_APCS_APC20_DCVS_SAFE_LVAL_ATTR                                       0x3
#define HWIO_APCS_APC20_DCVS_SAFE_LVAL_IN          \
        in_dword_masked(HWIO_APCS_APC20_DCVS_SAFE_LVAL_ADDR, HWIO_APCS_APC20_DCVS_SAFE_LVAL_RMSK)
#define HWIO_APCS_APC20_DCVS_SAFE_LVAL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC20_DCVS_SAFE_LVAL_ADDR, m)
#define HWIO_APCS_APC20_DCVS_SAFE_LVAL_OUT(v)      \
        out_dword(HWIO_APCS_APC20_DCVS_SAFE_LVAL_ADDR,v)
#define HWIO_APCS_APC20_DCVS_SAFE_LVAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC20_DCVS_SAFE_LVAL_ADDR,m,v,HWIO_APCS_APC20_DCVS_SAFE_LVAL_IN)
#define HWIO_APCS_APC20_DCVS_SAFE_LVAL_SAFE_LVAL_BMSK                            0xff
#define HWIO_APCS_APC20_DCVS_SAFE_LVAL_SAFE_LVAL_SHFT                             0x0

#define HWIO_APCS_APC20_DCVS_VOTE_CTL_ADDR                                 (APCS_APC20_DCVS_APC_REG_BASE      + 0x00000010)
#define HWIO_APCS_APC20_DCVS_VOTE_CTL_RMSK                                 0xffff0073
#define HWIO_APCS_APC20_DCVS_VOTE_CTL_ATTR                                        0x3
#define HWIO_APCS_APC20_DCVS_VOTE_CTL_IN          \
        in_dword_masked(HWIO_APCS_APC20_DCVS_VOTE_CTL_ADDR, HWIO_APCS_APC20_DCVS_VOTE_CTL_RMSK)
#define HWIO_APCS_APC20_DCVS_VOTE_CTL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC20_DCVS_VOTE_CTL_ADDR, m)
#define HWIO_APCS_APC20_DCVS_VOTE_CTL_OUT(v)      \
        out_dword(HWIO_APCS_APC20_DCVS_VOTE_CTL_ADDR,v)
#define HWIO_APCS_APC20_DCVS_VOTE_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC20_DCVS_VOTE_CTL_ADDR,m,v,HWIO_APCS_APC20_DCVS_VOTE_CTL_IN)
#define HWIO_APCS_APC20_DCVS_VOTE_CTL_HYST_DLY_BMSK                        0xffff0000
#define HWIO_APCS_APC20_DCVS_VOTE_CTL_HYST_DLY_SHFT                              0x10
#define HWIO_APCS_APC20_DCVS_VOTE_CTL_PWR_STATE_THRESHOLD_BMSK                   0x70
#define HWIO_APCS_APC20_DCVS_VOTE_CTL_PWR_STATE_THRESHOLD_SHFT                    0x4
#define HWIO_APCS_APC20_DCVS_VOTE_CTL_SW_VOTE_VAL_BMSK                            0x2
#define HWIO_APCS_APC20_DCVS_VOTE_CTL_SW_VOTE_VAL_SHFT                            0x1
#define HWIO_APCS_APC20_DCVS_VOTE_CTL_VOTE_EN_BMSK                                0x1
#define HWIO_APCS_APC20_DCVS_VOTE_CTL_VOTE_EN_SHFT                                0x0

#define HWIO_APCS_APC20_APC_PWR_GATE_MODE_ADDR                             (APCS_APC20_DCVS_APC_REG_BASE      + 0x00000020)
#define HWIO_APCS_APC20_APC_PWR_GATE_MODE_RMSK                                    0x1
#define HWIO_APCS_APC20_APC_PWR_GATE_MODE_ATTR                                    0x3
#define HWIO_APCS_APC20_APC_PWR_GATE_MODE_IN          \
        in_dword_masked(HWIO_APCS_APC20_APC_PWR_GATE_MODE_ADDR, HWIO_APCS_APC20_APC_PWR_GATE_MODE_RMSK)
#define HWIO_APCS_APC20_APC_PWR_GATE_MODE_INM(m)      \
        in_dword_masked(HWIO_APCS_APC20_APC_PWR_GATE_MODE_ADDR, m)
#define HWIO_APCS_APC20_APC_PWR_GATE_MODE_OUT(v)      \
        out_dword(HWIO_APCS_APC20_APC_PWR_GATE_MODE_ADDR,v)
#define HWIO_APCS_APC20_APC_PWR_GATE_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC20_APC_PWR_GATE_MODE_ADDR,m,v,HWIO_APCS_APC20_APC_PWR_GATE_MODE_IN)
#define HWIO_APCS_APC20_APC_PWR_GATE_MODE_MODE_BMSK                               0x1
#define HWIO_APCS_APC20_APC_PWR_GATE_MODE_MODE_SHFT                               0x0

#define HWIO_APCS_APC20_APC_LDO_VREF_FUNC_ADDR                             (APCS_APC20_DCVS_APC_REG_BASE      + 0x00000024)
#define HWIO_APCS_APC20_APC_LDO_VREF_FUNC_RMSK                                   0x7f
#define HWIO_APCS_APC20_APC_LDO_VREF_FUNC_ATTR                                    0x3
#define HWIO_APCS_APC20_APC_LDO_VREF_FUNC_IN          \
        in_dword_masked(HWIO_APCS_APC20_APC_LDO_VREF_FUNC_ADDR, HWIO_APCS_APC20_APC_LDO_VREF_FUNC_RMSK)
#define HWIO_APCS_APC20_APC_LDO_VREF_FUNC_INM(m)      \
        in_dword_masked(HWIO_APCS_APC20_APC_LDO_VREF_FUNC_ADDR, m)
#define HWIO_APCS_APC20_APC_LDO_VREF_FUNC_OUT(v)      \
        out_dword(HWIO_APCS_APC20_APC_LDO_VREF_FUNC_ADDR,v)
#define HWIO_APCS_APC20_APC_LDO_VREF_FUNC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC20_APC_LDO_VREF_FUNC_ADDR,m,v,HWIO_APCS_APC20_APC_LDO_VREF_FUNC_IN)
#define HWIO_APCS_APC20_APC_LDO_VREF_FUNC_VREF_LDO_BMSK                          0x7f
#define HWIO_APCS_APC20_APC_LDO_VREF_FUNC_VREF_LDO_SHFT                           0x0

#define HWIO_APCS_APC20_APC_LDO_VREF_RET_ADDR                              (APCS_APC20_DCVS_APC_REG_BASE      + 0x00000028)
#define HWIO_APCS_APC20_APC_LDO_VREF_RET_RMSK                                    0x7f
#define HWIO_APCS_APC20_APC_LDO_VREF_RET_ATTR                                     0x3
#define HWIO_APCS_APC20_APC_LDO_VREF_RET_IN          \
        in_dword_masked(HWIO_APCS_APC20_APC_LDO_VREF_RET_ADDR, HWIO_APCS_APC20_APC_LDO_VREF_RET_RMSK)
#define HWIO_APCS_APC20_APC_LDO_VREF_RET_INM(m)      \
        in_dword_masked(HWIO_APCS_APC20_APC_LDO_VREF_RET_ADDR, m)
#define HWIO_APCS_APC20_APC_LDO_VREF_RET_OUT(v)      \
        out_dword(HWIO_APCS_APC20_APC_LDO_VREF_RET_ADDR,v)
#define HWIO_APCS_APC20_APC_LDO_VREF_RET_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC20_APC_LDO_VREF_RET_ADDR,m,v,HWIO_APCS_APC20_APC_LDO_VREF_RET_IN)
#define HWIO_APCS_APC20_APC_LDO_VREF_RET_VREF_RET_BMSK                           0x7f
#define HWIO_APCS_APC20_APC_LDO_VREF_RET_VREF_RET_SHFT                            0x0

#define HWIO_APCS_APC20_APC_LDO_ACC_SEL_ADDR                               (APCS_APC20_DCVS_APC_REG_BASE      + 0x00000030)
#define HWIO_APCS_APC20_APC_LDO_ACC_SEL_RMSK                                     0x13
#define HWIO_APCS_APC20_APC_LDO_ACC_SEL_ATTR                                      0x3
#define HWIO_APCS_APC20_APC_LDO_ACC_SEL_IN          \
        in_dword_masked(HWIO_APCS_APC20_APC_LDO_ACC_SEL_ADDR, HWIO_APCS_APC20_APC_LDO_ACC_SEL_RMSK)
#define HWIO_APCS_APC20_APC_LDO_ACC_SEL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC20_APC_LDO_ACC_SEL_ADDR, m)
#define HWIO_APCS_APC20_APC_LDO_ACC_SEL_OUT(v)      \
        out_dword(HWIO_APCS_APC20_APC_LDO_ACC_SEL_ADDR,v)
#define HWIO_APCS_APC20_APC_LDO_ACC_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC20_APC_LDO_ACC_SEL_ADDR,m,v,HWIO_APCS_APC20_APC_LDO_ACC_SEL_IN)
#define HWIO_APCS_APC20_APC_LDO_ACC_SEL_PERF_MUX_SEL_BMSK                        0x10
#define HWIO_APCS_APC20_APC_LDO_ACC_SEL_PERF_MUX_SEL_SHFT                         0x4
#define HWIO_APCS_APC20_APC_LDO_ACC_SEL_L2_MODE_BMSK                              0x2
#define HWIO_APCS_APC20_APC_LDO_ACC_SEL_L2_MODE_SHFT                              0x1
#define HWIO_APCS_APC20_APC_LDO_ACC_SEL_CPU_MODE_BMSK                             0x1
#define HWIO_APCS_APC20_APC_LDO_ACC_SEL_CPU_MODE_SHFT                             0x0

#define HWIO_APCS_APC20_APC_PGS_RET_DIS_ADDR                               (APCS_APC20_DCVS_APC_REG_BASE      + 0x00000034)
#define HWIO_APCS_APC20_APC_PGS_RET_DIS_RMSK                                      0x7
#define HWIO_APCS_APC20_APC_PGS_RET_DIS_ATTR                                      0x3
#define HWIO_APCS_APC20_APC_PGS_RET_DIS_IN          \
        in_dword_masked(HWIO_APCS_APC20_APC_PGS_RET_DIS_ADDR, HWIO_APCS_APC20_APC_PGS_RET_DIS_RMSK)
#define HWIO_APCS_APC20_APC_PGS_RET_DIS_INM(m)      \
        in_dword_masked(HWIO_APCS_APC20_APC_PGS_RET_DIS_ADDR, m)
#define HWIO_APCS_APC20_APC_PGS_RET_DIS_OUT(v)      \
        out_dword(HWIO_APCS_APC20_APC_PGS_RET_DIS_ADDR,v)
#define HWIO_APCS_APC20_APC_PGS_RET_DIS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC20_APC_PGS_RET_DIS_ADDR,m,v,HWIO_APCS_APC20_APC_PGS_RET_DIS_IN)
#define HWIO_APCS_APC20_APC_PGS_RET_DIS_L2_PGS_RET_SLP_DIS_BMSK                   0x4
#define HWIO_APCS_APC20_APC_PGS_RET_DIS_L2_PGS_RET_SLP_DIS_SHFT                   0x2
#define HWIO_APCS_APC20_APC_PGS_RET_DIS_CPU1_PGS_RET_SLP_DIS_BMSK                 0x2
#define HWIO_APCS_APC20_APC_PGS_RET_DIS_CPU1_PGS_RET_SLP_DIS_SHFT                 0x1
#define HWIO_APCS_APC20_APC_PGS_RET_DIS_CPU0_PGS_RET_SLP_DIS_BMSK                 0x1
#define HWIO_APCS_APC20_APC_PGS_RET_DIS_CPU0_PGS_RET_SLP_DIS_SHFT                 0x0

#define HWIO_APCS_APC20_APC_MAS_RET_DIS_ADDR                               (APCS_APC20_DCVS_APC_REG_BASE      + 0x00000038)
#define HWIO_APCS_APC20_APC_MAS_RET_DIS_RMSK                                      0x7
#define HWIO_APCS_APC20_APC_MAS_RET_DIS_ATTR                                      0x3
#define HWIO_APCS_APC20_APC_MAS_RET_DIS_IN          \
        in_dword_masked(HWIO_APCS_APC20_APC_MAS_RET_DIS_ADDR, HWIO_APCS_APC20_APC_MAS_RET_DIS_RMSK)
#define HWIO_APCS_APC20_APC_MAS_RET_DIS_INM(m)      \
        in_dword_masked(HWIO_APCS_APC20_APC_MAS_RET_DIS_ADDR, m)
#define HWIO_APCS_APC20_APC_MAS_RET_DIS_OUT(v)      \
        out_dword(HWIO_APCS_APC20_APC_MAS_RET_DIS_ADDR,v)
#define HWIO_APCS_APC20_APC_MAS_RET_DIS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC20_APC_MAS_RET_DIS_ADDR,m,v,HWIO_APCS_APC20_APC_MAS_RET_DIS_IN)
#define HWIO_APCS_APC20_APC_MAS_RET_DIS_L2_MAS_RET_SLP_DIS_BMSK                   0x4
#define HWIO_APCS_APC20_APC_MAS_RET_DIS_L2_MAS_RET_SLP_DIS_SHFT                   0x2
#define HWIO_APCS_APC20_APC_MAS_RET_DIS_CPU1_MAS_RET_SLP_DIS_BMSK                 0x2
#define HWIO_APCS_APC20_APC_MAS_RET_DIS_CPU1_MAS_RET_SLP_DIS_SHFT                 0x1
#define HWIO_APCS_APC20_APC_MAS_RET_DIS_CPU0_MAS_RET_SLP_DIS_BMSK                 0x1
#define HWIO_APCS_APC20_APC_MAS_RET_DIS_CPU0_MAS_RET_SLP_DIS_SHFT                 0x0

/*----------------------------------------------------------------------------
 * MODULE: APCS_APC21_DCVS_APC
 *--------------------------------------------------------------------------*/

#define APCS_APC21_DCVS_APC_REG_BASE                                       (HMSS_PERIPH_BASE      + 0x0027c600)

#define HWIO_APCS_APC21_DCVS_CTL_ADDR                                      (APCS_APC21_DCVS_APC_REG_BASE      + 0x00000000)
#define HWIO_APCS_APC21_DCVS_CTL_RMSK                                      0x80030001
#define HWIO_APCS_APC21_DCVS_CTL_ATTR                                             0x3
#define HWIO_APCS_APC21_DCVS_CTL_IN          \
        in_dword_masked(HWIO_APCS_APC21_DCVS_CTL_ADDR, HWIO_APCS_APC21_DCVS_CTL_RMSK)
#define HWIO_APCS_APC21_DCVS_CTL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC21_DCVS_CTL_ADDR, m)
#define HWIO_APCS_APC21_DCVS_CTL_OUT(v)      \
        out_dword(HWIO_APCS_APC21_DCVS_CTL_ADDR,v)
#define HWIO_APCS_APC21_DCVS_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC21_DCVS_CTL_ADDR,m,v,HWIO_APCS_APC21_DCVS_CTL_IN)
#define HWIO_APCS_APC21_DCVS_CTL_BUSY_BMSK                                 0x80000000
#define HWIO_APCS_APC21_DCVS_CTL_BUSY_SHFT                                       0x1f
#define HWIO_APCS_APC21_DCVS_CTL_IRQ_EN_BMSK                                  0x20000
#define HWIO_APCS_APC21_DCVS_CTL_IRQ_EN_SHFT                                     0x11
#define HWIO_APCS_APC21_DCVS_CTL_CSM_EN_BMSK                                  0x10000
#define HWIO_APCS_APC21_DCVS_CTL_CSM_EN_SHFT                                     0x10
#define HWIO_APCS_APC21_DCVS_CTL_REQ_BMSK                                         0x1
#define HWIO_APCS_APC21_DCVS_CTL_REQ_SHFT                                         0x0

#define HWIO_APCS_APC21_DCVS_CEIL_VLVL_ADDR                                (APCS_APC21_DCVS_APC_REG_BASE      + 0x00000004)
#define HWIO_APCS_APC21_DCVS_CEIL_VLVL_RMSK                                      0xff
#define HWIO_APCS_APC21_DCVS_CEIL_VLVL_ATTR                                       0x3
#define HWIO_APCS_APC21_DCVS_CEIL_VLVL_IN          \
        in_dword_masked(HWIO_APCS_APC21_DCVS_CEIL_VLVL_ADDR, HWIO_APCS_APC21_DCVS_CEIL_VLVL_RMSK)
#define HWIO_APCS_APC21_DCVS_CEIL_VLVL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC21_DCVS_CEIL_VLVL_ADDR, m)
#define HWIO_APCS_APC21_DCVS_CEIL_VLVL_OUT(v)      \
        out_dword(HWIO_APCS_APC21_DCVS_CEIL_VLVL_ADDR,v)
#define HWIO_APCS_APC21_DCVS_CEIL_VLVL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC21_DCVS_CEIL_VLVL_ADDR,m,v,HWIO_APCS_APC21_DCVS_CEIL_VLVL_IN)
#define HWIO_APCS_APC21_DCVS_CEIL_VLVL_CEILING_VLVL_BMSK                         0xff
#define HWIO_APCS_APC21_DCVS_CEIL_VLVL_CEILING_VLVL_SHFT                          0x0

#define HWIO_APCS_APC21_DCVS_FLOOR_VLVL_ADDR                               (APCS_APC21_DCVS_APC_REG_BASE      + 0x00000008)
#define HWIO_APCS_APC21_DCVS_FLOOR_VLVL_RMSK                                     0xff
#define HWIO_APCS_APC21_DCVS_FLOOR_VLVL_ATTR                                      0x3
#define HWIO_APCS_APC21_DCVS_FLOOR_VLVL_IN          \
        in_dword_masked(HWIO_APCS_APC21_DCVS_FLOOR_VLVL_ADDR, HWIO_APCS_APC21_DCVS_FLOOR_VLVL_RMSK)
#define HWIO_APCS_APC21_DCVS_FLOOR_VLVL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC21_DCVS_FLOOR_VLVL_ADDR, m)
#define HWIO_APCS_APC21_DCVS_FLOOR_VLVL_OUT(v)      \
        out_dword(HWIO_APCS_APC21_DCVS_FLOOR_VLVL_ADDR,v)
#define HWIO_APCS_APC21_DCVS_FLOOR_VLVL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC21_DCVS_FLOOR_VLVL_ADDR,m,v,HWIO_APCS_APC21_DCVS_FLOOR_VLVL_IN)
#define HWIO_APCS_APC21_DCVS_FLOOR_VLVL_FLOOR_VLVL_BMSK                          0xff
#define HWIO_APCS_APC21_DCVS_FLOOR_VLVL_FLOOR_VLVL_SHFT                           0x0

#define HWIO_APCS_APC21_DCVS_SAFE_LVAL_ADDR                                (APCS_APC21_DCVS_APC_REG_BASE      + 0x0000000c)
#define HWIO_APCS_APC21_DCVS_SAFE_LVAL_RMSK                                      0xff
#define HWIO_APCS_APC21_DCVS_SAFE_LVAL_ATTR                                       0x3
#define HWIO_APCS_APC21_DCVS_SAFE_LVAL_IN          \
        in_dword_masked(HWIO_APCS_APC21_DCVS_SAFE_LVAL_ADDR, HWIO_APCS_APC21_DCVS_SAFE_LVAL_RMSK)
#define HWIO_APCS_APC21_DCVS_SAFE_LVAL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC21_DCVS_SAFE_LVAL_ADDR, m)
#define HWIO_APCS_APC21_DCVS_SAFE_LVAL_OUT(v)      \
        out_dword(HWIO_APCS_APC21_DCVS_SAFE_LVAL_ADDR,v)
#define HWIO_APCS_APC21_DCVS_SAFE_LVAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC21_DCVS_SAFE_LVAL_ADDR,m,v,HWIO_APCS_APC21_DCVS_SAFE_LVAL_IN)
#define HWIO_APCS_APC21_DCVS_SAFE_LVAL_SAFE_LVAL_BMSK                            0xff
#define HWIO_APCS_APC21_DCVS_SAFE_LVAL_SAFE_LVAL_SHFT                             0x0

#define HWIO_APCS_APC21_DCVS_VOTE_CTL_ADDR                                 (APCS_APC21_DCVS_APC_REG_BASE      + 0x00000010)
#define HWIO_APCS_APC21_DCVS_VOTE_CTL_RMSK                                 0xffff0073
#define HWIO_APCS_APC21_DCVS_VOTE_CTL_ATTR                                        0x3
#define HWIO_APCS_APC21_DCVS_VOTE_CTL_IN          \
        in_dword_masked(HWIO_APCS_APC21_DCVS_VOTE_CTL_ADDR, HWIO_APCS_APC21_DCVS_VOTE_CTL_RMSK)
#define HWIO_APCS_APC21_DCVS_VOTE_CTL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC21_DCVS_VOTE_CTL_ADDR, m)
#define HWIO_APCS_APC21_DCVS_VOTE_CTL_OUT(v)      \
        out_dword(HWIO_APCS_APC21_DCVS_VOTE_CTL_ADDR,v)
#define HWIO_APCS_APC21_DCVS_VOTE_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC21_DCVS_VOTE_CTL_ADDR,m,v,HWIO_APCS_APC21_DCVS_VOTE_CTL_IN)
#define HWIO_APCS_APC21_DCVS_VOTE_CTL_HYST_DLY_BMSK                        0xffff0000
#define HWIO_APCS_APC21_DCVS_VOTE_CTL_HYST_DLY_SHFT                              0x10
#define HWIO_APCS_APC21_DCVS_VOTE_CTL_PWR_STATE_THRESHOLD_BMSK                   0x70
#define HWIO_APCS_APC21_DCVS_VOTE_CTL_PWR_STATE_THRESHOLD_SHFT                    0x4
#define HWIO_APCS_APC21_DCVS_VOTE_CTL_SW_VOTE_VAL_BMSK                            0x2
#define HWIO_APCS_APC21_DCVS_VOTE_CTL_SW_VOTE_VAL_SHFT                            0x1
#define HWIO_APCS_APC21_DCVS_VOTE_CTL_VOTE_EN_BMSK                                0x1
#define HWIO_APCS_APC21_DCVS_VOTE_CTL_VOTE_EN_SHFT                                0x0

#define HWIO_APCS_APC21_APC_PWR_GATE_MODE_ADDR                             (APCS_APC21_DCVS_APC_REG_BASE      + 0x00000020)
#define HWIO_APCS_APC21_APC_PWR_GATE_MODE_RMSK                                    0x1
#define HWIO_APCS_APC21_APC_PWR_GATE_MODE_ATTR                                    0x3
#define HWIO_APCS_APC21_APC_PWR_GATE_MODE_IN          \
        in_dword_masked(HWIO_APCS_APC21_APC_PWR_GATE_MODE_ADDR, HWIO_APCS_APC21_APC_PWR_GATE_MODE_RMSK)
#define HWIO_APCS_APC21_APC_PWR_GATE_MODE_INM(m)      \
        in_dword_masked(HWIO_APCS_APC21_APC_PWR_GATE_MODE_ADDR, m)
#define HWIO_APCS_APC21_APC_PWR_GATE_MODE_OUT(v)      \
        out_dword(HWIO_APCS_APC21_APC_PWR_GATE_MODE_ADDR,v)
#define HWIO_APCS_APC21_APC_PWR_GATE_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC21_APC_PWR_GATE_MODE_ADDR,m,v,HWIO_APCS_APC21_APC_PWR_GATE_MODE_IN)
#define HWIO_APCS_APC21_APC_PWR_GATE_MODE_MODE_BMSK                               0x1
#define HWIO_APCS_APC21_APC_PWR_GATE_MODE_MODE_SHFT                               0x0

#define HWIO_APCS_APC21_APC_LDO_VREF_FUNC_ADDR                             (APCS_APC21_DCVS_APC_REG_BASE      + 0x00000024)
#define HWIO_APCS_APC21_APC_LDO_VREF_FUNC_RMSK                                   0x7f
#define HWIO_APCS_APC21_APC_LDO_VREF_FUNC_ATTR                                    0x3
#define HWIO_APCS_APC21_APC_LDO_VREF_FUNC_IN          \
        in_dword_masked(HWIO_APCS_APC21_APC_LDO_VREF_FUNC_ADDR, HWIO_APCS_APC21_APC_LDO_VREF_FUNC_RMSK)
#define HWIO_APCS_APC21_APC_LDO_VREF_FUNC_INM(m)      \
        in_dword_masked(HWIO_APCS_APC21_APC_LDO_VREF_FUNC_ADDR, m)
#define HWIO_APCS_APC21_APC_LDO_VREF_FUNC_OUT(v)      \
        out_dword(HWIO_APCS_APC21_APC_LDO_VREF_FUNC_ADDR,v)
#define HWIO_APCS_APC21_APC_LDO_VREF_FUNC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC21_APC_LDO_VREF_FUNC_ADDR,m,v,HWIO_APCS_APC21_APC_LDO_VREF_FUNC_IN)
#define HWIO_APCS_APC21_APC_LDO_VREF_FUNC_VREF_LDO_BMSK                          0x7f
#define HWIO_APCS_APC21_APC_LDO_VREF_FUNC_VREF_LDO_SHFT                           0x0

#define HWIO_APCS_APC21_APC_LDO_VREF_RET_ADDR                              (APCS_APC21_DCVS_APC_REG_BASE      + 0x00000028)
#define HWIO_APCS_APC21_APC_LDO_VREF_RET_RMSK                                    0x7f
#define HWIO_APCS_APC21_APC_LDO_VREF_RET_ATTR                                     0x3
#define HWIO_APCS_APC21_APC_LDO_VREF_RET_IN          \
        in_dword_masked(HWIO_APCS_APC21_APC_LDO_VREF_RET_ADDR, HWIO_APCS_APC21_APC_LDO_VREF_RET_RMSK)
#define HWIO_APCS_APC21_APC_LDO_VREF_RET_INM(m)      \
        in_dword_masked(HWIO_APCS_APC21_APC_LDO_VREF_RET_ADDR, m)
#define HWIO_APCS_APC21_APC_LDO_VREF_RET_OUT(v)      \
        out_dword(HWIO_APCS_APC21_APC_LDO_VREF_RET_ADDR,v)
#define HWIO_APCS_APC21_APC_LDO_VREF_RET_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC21_APC_LDO_VREF_RET_ADDR,m,v,HWIO_APCS_APC21_APC_LDO_VREF_RET_IN)
#define HWIO_APCS_APC21_APC_LDO_VREF_RET_VREF_RET_BMSK                           0x7f
#define HWIO_APCS_APC21_APC_LDO_VREF_RET_VREF_RET_SHFT                            0x0

#define HWIO_APCS_APC21_APC_LDO_ACC_SEL_ADDR                               (APCS_APC21_DCVS_APC_REG_BASE      + 0x00000030)
#define HWIO_APCS_APC21_APC_LDO_ACC_SEL_RMSK                                     0x13
#define HWIO_APCS_APC21_APC_LDO_ACC_SEL_ATTR                                      0x3
#define HWIO_APCS_APC21_APC_LDO_ACC_SEL_IN          \
        in_dword_masked(HWIO_APCS_APC21_APC_LDO_ACC_SEL_ADDR, HWIO_APCS_APC21_APC_LDO_ACC_SEL_RMSK)
#define HWIO_APCS_APC21_APC_LDO_ACC_SEL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC21_APC_LDO_ACC_SEL_ADDR, m)
#define HWIO_APCS_APC21_APC_LDO_ACC_SEL_OUT(v)      \
        out_dword(HWIO_APCS_APC21_APC_LDO_ACC_SEL_ADDR,v)
#define HWIO_APCS_APC21_APC_LDO_ACC_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC21_APC_LDO_ACC_SEL_ADDR,m,v,HWIO_APCS_APC21_APC_LDO_ACC_SEL_IN)
#define HWIO_APCS_APC21_APC_LDO_ACC_SEL_PERF_MUX_SEL_BMSK                        0x10
#define HWIO_APCS_APC21_APC_LDO_ACC_SEL_PERF_MUX_SEL_SHFT                         0x4
#define HWIO_APCS_APC21_APC_LDO_ACC_SEL_L2_MODE_BMSK                              0x2
#define HWIO_APCS_APC21_APC_LDO_ACC_SEL_L2_MODE_SHFT                              0x1
#define HWIO_APCS_APC21_APC_LDO_ACC_SEL_CPU_MODE_BMSK                             0x1
#define HWIO_APCS_APC21_APC_LDO_ACC_SEL_CPU_MODE_SHFT                             0x0

#define HWIO_APCS_APC21_APC_PGS_RET_DIS_ADDR                               (APCS_APC21_DCVS_APC_REG_BASE      + 0x00000034)
#define HWIO_APCS_APC21_APC_PGS_RET_DIS_RMSK                                      0x7
#define HWIO_APCS_APC21_APC_PGS_RET_DIS_ATTR                                      0x3
#define HWIO_APCS_APC21_APC_PGS_RET_DIS_IN          \
        in_dword_masked(HWIO_APCS_APC21_APC_PGS_RET_DIS_ADDR, HWIO_APCS_APC21_APC_PGS_RET_DIS_RMSK)
#define HWIO_APCS_APC21_APC_PGS_RET_DIS_INM(m)      \
        in_dword_masked(HWIO_APCS_APC21_APC_PGS_RET_DIS_ADDR, m)
#define HWIO_APCS_APC21_APC_PGS_RET_DIS_OUT(v)      \
        out_dword(HWIO_APCS_APC21_APC_PGS_RET_DIS_ADDR,v)
#define HWIO_APCS_APC21_APC_PGS_RET_DIS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC21_APC_PGS_RET_DIS_ADDR,m,v,HWIO_APCS_APC21_APC_PGS_RET_DIS_IN)
#define HWIO_APCS_APC21_APC_PGS_RET_DIS_L2_PGS_RET_SLP_DIS_BMSK                   0x4
#define HWIO_APCS_APC21_APC_PGS_RET_DIS_L2_PGS_RET_SLP_DIS_SHFT                   0x2
#define HWIO_APCS_APC21_APC_PGS_RET_DIS_CPU1_PGS_RET_SLP_DIS_BMSK                 0x2
#define HWIO_APCS_APC21_APC_PGS_RET_DIS_CPU1_PGS_RET_SLP_DIS_SHFT                 0x1
#define HWIO_APCS_APC21_APC_PGS_RET_DIS_CPU0_PGS_RET_SLP_DIS_BMSK                 0x1
#define HWIO_APCS_APC21_APC_PGS_RET_DIS_CPU0_PGS_RET_SLP_DIS_SHFT                 0x0

#define HWIO_APCS_APC21_APC_MAS_RET_DIS_ADDR                               (APCS_APC21_DCVS_APC_REG_BASE      + 0x00000038)
#define HWIO_APCS_APC21_APC_MAS_RET_DIS_RMSK                                      0x7
#define HWIO_APCS_APC21_APC_MAS_RET_DIS_ATTR                                      0x3
#define HWIO_APCS_APC21_APC_MAS_RET_DIS_IN          \
        in_dword_masked(HWIO_APCS_APC21_APC_MAS_RET_DIS_ADDR, HWIO_APCS_APC21_APC_MAS_RET_DIS_RMSK)
#define HWIO_APCS_APC21_APC_MAS_RET_DIS_INM(m)      \
        in_dword_masked(HWIO_APCS_APC21_APC_MAS_RET_DIS_ADDR, m)
#define HWIO_APCS_APC21_APC_MAS_RET_DIS_OUT(v)      \
        out_dword(HWIO_APCS_APC21_APC_MAS_RET_DIS_ADDR,v)
#define HWIO_APCS_APC21_APC_MAS_RET_DIS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC21_APC_MAS_RET_DIS_ADDR,m,v,HWIO_APCS_APC21_APC_MAS_RET_DIS_IN)
#define HWIO_APCS_APC21_APC_MAS_RET_DIS_L2_MAS_RET_SLP_DIS_BMSK                   0x4
#define HWIO_APCS_APC21_APC_MAS_RET_DIS_L2_MAS_RET_SLP_DIS_SHFT                   0x2
#define HWIO_APCS_APC21_APC_MAS_RET_DIS_CPU1_MAS_RET_SLP_DIS_BMSK                 0x2
#define HWIO_APCS_APC21_APC_MAS_RET_DIS_CPU1_MAS_RET_SLP_DIS_SHFT                 0x1
#define HWIO_APCS_APC21_APC_MAS_RET_DIS_CPU0_MAS_RET_SLP_DIS_BMSK                 0x1
#define HWIO_APCS_APC21_APC_MAS_RET_DIS_CPU0_MAS_RET_SLP_DIS_SHFT                 0x0

/*----------------------------------------------------------------------------
 * MODULE: APCS_APC22_DCVS_APC
 *--------------------------------------------------------------------------*/

#define APCS_APC22_DCVS_APC_REG_BASE                                       (HMSS_PERIPH_BASE      + 0x0027ce00)

#define HWIO_APCS_APC22_DCVS_CTL_ADDR                                      (APCS_APC22_DCVS_APC_REG_BASE      + 0x00000000)
#define HWIO_APCS_APC22_DCVS_CTL_RMSK                                      0x80030001
#define HWIO_APCS_APC22_DCVS_CTL_ATTR                                             0x3
#define HWIO_APCS_APC22_DCVS_CTL_IN          \
        in_dword_masked(HWIO_APCS_APC22_DCVS_CTL_ADDR, HWIO_APCS_APC22_DCVS_CTL_RMSK)
#define HWIO_APCS_APC22_DCVS_CTL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC22_DCVS_CTL_ADDR, m)
#define HWIO_APCS_APC22_DCVS_CTL_OUT(v)      \
        out_dword(HWIO_APCS_APC22_DCVS_CTL_ADDR,v)
#define HWIO_APCS_APC22_DCVS_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC22_DCVS_CTL_ADDR,m,v,HWIO_APCS_APC22_DCVS_CTL_IN)
#define HWIO_APCS_APC22_DCVS_CTL_BUSY_BMSK                                 0x80000000
#define HWIO_APCS_APC22_DCVS_CTL_BUSY_SHFT                                       0x1f
#define HWIO_APCS_APC22_DCVS_CTL_IRQ_EN_BMSK                                  0x20000
#define HWIO_APCS_APC22_DCVS_CTL_IRQ_EN_SHFT                                     0x11
#define HWIO_APCS_APC22_DCVS_CTL_CSM_EN_BMSK                                  0x10000
#define HWIO_APCS_APC22_DCVS_CTL_CSM_EN_SHFT                                     0x10
#define HWIO_APCS_APC22_DCVS_CTL_REQ_BMSK                                         0x1
#define HWIO_APCS_APC22_DCVS_CTL_REQ_SHFT                                         0x0

#define HWIO_APCS_APC22_DCVS_CEIL_VLVL_ADDR                                (APCS_APC22_DCVS_APC_REG_BASE      + 0x00000004)
#define HWIO_APCS_APC22_DCVS_CEIL_VLVL_RMSK                                      0xff
#define HWIO_APCS_APC22_DCVS_CEIL_VLVL_ATTR                                       0x3
#define HWIO_APCS_APC22_DCVS_CEIL_VLVL_IN          \
        in_dword_masked(HWIO_APCS_APC22_DCVS_CEIL_VLVL_ADDR, HWIO_APCS_APC22_DCVS_CEIL_VLVL_RMSK)
#define HWIO_APCS_APC22_DCVS_CEIL_VLVL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC22_DCVS_CEIL_VLVL_ADDR, m)
#define HWIO_APCS_APC22_DCVS_CEIL_VLVL_OUT(v)      \
        out_dword(HWIO_APCS_APC22_DCVS_CEIL_VLVL_ADDR,v)
#define HWIO_APCS_APC22_DCVS_CEIL_VLVL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC22_DCVS_CEIL_VLVL_ADDR,m,v,HWIO_APCS_APC22_DCVS_CEIL_VLVL_IN)
#define HWIO_APCS_APC22_DCVS_CEIL_VLVL_CEILING_VLVL_BMSK                         0xff
#define HWIO_APCS_APC22_DCVS_CEIL_VLVL_CEILING_VLVL_SHFT                          0x0

#define HWIO_APCS_APC22_DCVS_FLOOR_VLVL_ADDR                               (APCS_APC22_DCVS_APC_REG_BASE      + 0x00000008)
#define HWIO_APCS_APC22_DCVS_FLOOR_VLVL_RMSK                                     0xff
#define HWIO_APCS_APC22_DCVS_FLOOR_VLVL_ATTR                                      0x3
#define HWIO_APCS_APC22_DCVS_FLOOR_VLVL_IN          \
        in_dword_masked(HWIO_APCS_APC22_DCVS_FLOOR_VLVL_ADDR, HWIO_APCS_APC22_DCVS_FLOOR_VLVL_RMSK)
#define HWIO_APCS_APC22_DCVS_FLOOR_VLVL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC22_DCVS_FLOOR_VLVL_ADDR, m)
#define HWIO_APCS_APC22_DCVS_FLOOR_VLVL_OUT(v)      \
        out_dword(HWIO_APCS_APC22_DCVS_FLOOR_VLVL_ADDR,v)
#define HWIO_APCS_APC22_DCVS_FLOOR_VLVL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC22_DCVS_FLOOR_VLVL_ADDR,m,v,HWIO_APCS_APC22_DCVS_FLOOR_VLVL_IN)
#define HWIO_APCS_APC22_DCVS_FLOOR_VLVL_FLOOR_VLVL_BMSK                          0xff
#define HWIO_APCS_APC22_DCVS_FLOOR_VLVL_FLOOR_VLVL_SHFT                           0x0

#define HWIO_APCS_APC22_DCVS_SAFE_LVAL_ADDR                                (APCS_APC22_DCVS_APC_REG_BASE      + 0x0000000c)
#define HWIO_APCS_APC22_DCVS_SAFE_LVAL_RMSK                                      0xff
#define HWIO_APCS_APC22_DCVS_SAFE_LVAL_ATTR                                       0x3
#define HWIO_APCS_APC22_DCVS_SAFE_LVAL_IN          \
        in_dword_masked(HWIO_APCS_APC22_DCVS_SAFE_LVAL_ADDR, HWIO_APCS_APC22_DCVS_SAFE_LVAL_RMSK)
#define HWIO_APCS_APC22_DCVS_SAFE_LVAL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC22_DCVS_SAFE_LVAL_ADDR, m)
#define HWIO_APCS_APC22_DCVS_SAFE_LVAL_OUT(v)      \
        out_dword(HWIO_APCS_APC22_DCVS_SAFE_LVAL_ADDR,v)
#define HWIO_APCS_APC22_DCVS_SAFE_LVAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC22_DCVS_SAFE_LVAL_ADDR,m,v,HWIO_APCS_APC22_DCVS_SAFE_LVAL_IN)
#define HWIO_APCS_APC22_DCVS_SAFE_LVAL_SAFE_LVAL_BMSK                            0xff
#define HWIO_APCS_APC22_DCVS_SAFE_LVAL_SAFE_LVAL_SHFT                             0x0

#define HWIO_APCS_APC22_DCVS_VOTE_CTL_ADDR                                 (APCS_APC22_DCVS_APC_REG_BASE      + 0x00000010)
#define HWIO_APCS_APC22_DCVS_VOTE_CTL_RMSK                                 0xffff0073
#define HWIO_APCS_APC22_DCVS_VOTE_CTL_ATTR                                        0x3
#define HWIO_APCS_APC22_DCVS_VOTE_CTL_IN          \
        in_dword_masked(HWIO_APCS_APC22_DCVS_VOTE_CTL_ADDR, HWIO_APCS_APC22_DCVS_VOTE_CTL_RMSK)
#define HWIO_APCS_APC22_DCVS_VOTE_CTL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC22_DCVS_VOTE_CTL_ADDR, m)
#define HWIO_APCS_APC22_DCVS_VOTE_CTL_OUT(v)      \
        out_dword(HWIO_APCS_APC22_DCVS_VOTE_CTL_ADDR,v)
#define HWIO_APCS_APC22_DCVS_VOTE_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC22_DCVS_VOTE_CTL_ADDR,m,v,HWIO_APCS_APC22_DCVS_VOTE_CTL_IN)
#define HWIO_APCS_APC22_DCVS_VOTE_CTL_HYST_DLY_BMSK                        0xffff0000
#define HWIO_APCS_APC22_DCVS_VOTE_CTL_HYST_DLY_SHFT                              0x10
#define HWIO_APCS_APC22_DCVS_VOTE_CTL_PWR_STATE_THRESHOLD_BMSK                   0x70
#define HWIO_APCS_APC22_DCVS_VOTE_CTL_PWR_STATE_THRESHOLD_SHFT                    0x4
#define HWIO_APCS_APC22_DCVS_VOTE_CTL_SW_VOTE_VAL_BMSK                            0x2
#define HWIO_APCS_APC22_DCVS_VOTE_CTL_SW_VOTE_VAL_SHFT                            0x1
#define HWIO_APCS_APC22_DCVS_VOTE_CTL_VOTE_EN_BMSK                                0x1
#define HWIO_APCS_APC22_DCVS_VOTE_CTL_VOTE_EN_SHFT                                0x0

#define HWIO_APCS_APC22_APC_PWR_GATE_MODE_ADDR                             (APCS_APC22_DCVS_APC_REG_BASE      + 0x00000020)
#define HWIO_APCS_APC22_APC_PWR_GATE_MODE_RMSK                                    0x1
#define HWIO_APCS_APC22_APC_PWR_GATE_MODE_ATTR                                    0x3
#define HWIO_APCS_APC22_APC_PWR_GATE_MODE_IN          \
        in_dword_masked(HWIO_APCS_APC22_APC_PWR_GATE_MODE_ADDR, HWIO_APCS_APC22_APC_PWR_GATE_MODE_RMSK)
#define HWIO_APCS_APC22_APC_PWR_GATE_MODE_INM(m)      \
        in_dword_masked(HWIO_APCS_APC22_APC_PWR_GATE_MODE_ADDR, m)
#define HWIO_APCS_APC22_APC_PWR_GATE_MODE_OUT(v)      \
        out_dword(HWIO_APCS_APC22_APC_PWR_GATE_MODE_ADDR,v)
#define HWIO_APCS_APC22_APC_PWR_GATE_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC22_APC_PWR_GATE_MODE_ADDR,m,v,HWIO_APCS_APC22_APC_PWR_GATE_MODE_IN)
#define HWIO_APCS_APC22_APC_PWR_GATE_MODE_MODE_BMSK                               0x1
#define HWIO_APCS_APC22_APC_PWR_GATE_MODE_MODE_SHFT                               0x0

#define HWIO_APCS_APC22_APC_LDO_VREF_FUNC_ADDR                             (APCS_APC22_DCVS_APC_REG_BASE      + 0x00000024)
#define HWIO_APCS_APC22_APC_LDO_VREF_FUNC_RMSK                                   0x7f
#define HWIO_APCS_APC22_APC_LDO_VREF_FUNC_ATTR                                    0x3
#define HWIO_APCS_APC22_APC_LDO_VREF_FUNC_IN          \
        in_dword_masked(HWIO_APCS_APC22_APC_LDO_VREF_FUNC_ADDR, HWIO_APCS_APC22_APC_LDO_VREF_FUNC_RMSK)
#define HWIO_APCS_APC22_APC_LDO_VREF_FUNC_INM(m)      \
        in_dword_masked(HWIO_APCS_APC22_APC_LDO_VREF_FUNC_ADDR, m)
#define HWIO_APCS_APC22_APC_LDO_VREF_FUNC_OUT(v)      \
        out_dword(HWIO_APCS_APC22_APC_LDO_VREF_FUNC_ADDR,v)
#define HWIO_APCS_APC22_APC_LDO_VREF_FUNC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC22_APC_LDO_VREF_FUNC_ADDR,m,v,HWIO_APCS_APC22_APC_LDO_VREF_FUNC_IN)
#define HWIO_APCS_APC22_APC_LDO_VREF_FUNC_VREF_LDO_BMSK                          0x7f
#define HWIO_APCS_APC22_APC_LDO_VREF_FUNC_VREF_LDO_SHFT                           0x0

#define HWIO_APCS_APC22_APC_LDO_VREF_RET_ADDR                              (APCS_APC22_DCVS_APC_REG_BASE      + 0x00000028)
#define HWIO_APCS_APC22_APC_LDO_VREF_RET_RMSK                                    0x7f
#define HWIO_APCS_APC22_APC_LDO_VREF_RET_ATTR                                     0x3
#define HWIO_APCS_APC22_APC_LDO_VREF_RET_IN          \
        in_dword_masked(HWIO_APCS_APC22_APC_LDO_VREF_RET_ADDR, HWIO_APCS_APC22_APC_LDO_VREF_RET_RMSK)
#define HWIO_APCS_APC22_APC_LDO_VREF_RET_INM(m)      \
        in_dword_masked(HWIO_APCS_APC22_APC_LDO_VREF_RET_ADDR, m)
#define HWIO_APCS_APC22_APC_LDO_VREF_RET_OUT(v)      \
        out_dword(HWIO_APCS_APC22_APC_LDO_VREF_RET_ADDR,v)
#define HWIO_APCS_APC22_APC_LDO_VREF_RET_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC22_APC_LDO_VREF_RET_ADDR,m,v,HWIO_APCS_APC22_APC_LDO_VREF_RET_IN)
#define HWIO_APCS_APC22_APC_LDO_VREF_RET_VREF_RET_BMSK                           0x7f
#define HWIO_APCS_APC22_APC_LDO_VREF_RET_VREF_RET_SHFT                            0x0

#define HWIO_APCS_APC22_APC_LDO_ACC_SEL_ADDR                               (APCS_APC22_DCVS_APC_REG_BASE      + 0x00000030)
#define HWIO_APCS_APC22_APC_LDO_ACC_SEL_RMSK                                     0x13
#define HWIO_APCS_APC22_APC_LDO_ACC_SEL_ATTR                                      0x3
#define HWIO_APCS_APC22_APC_LDO_ACC_SEL_IN          \
        in_dword_masked(HWIO_APCS_APC22_APC_LDO_ACC_SEL_ADDR, HWIO_APCS_APC22_APC_LDO_ACC_SEL_RMSK)
#define HWIO_APCS_APC22_APC_LDO_ACC_SEL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC22_APC_LDO_ACC_SEL_ADDR, m)
#define HWIO_APCS_APC22_APC_LDO_ACC_SEL_OUT(v)      \
        out_dword(HWIO_APCS_APC22_APC_LDO_ACC_SEL_ADDR,v)
#define HWIO_APCS_APC22_APC_LDO_ACC_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC22_APC_LDO_ACC_SEL_ADDR,m,v,HWIO_APCS_APC22_APC_LDO_ACC_SEL_IN)
#define HWIO_APCS_APC22_APC_LDO_ACC_SEL_PERF_MUX_SEL_BMSK                        0x10
#define HWIO_APCS_APC22_APC_LDO_ACC_SEL_PERF_MUX_SEL_SHFT                         0x4
#define HWIO_APCS_APC22_APC_LDO_ACC_SEL_L2_MODE_BMSK                              0x2
#define HWIO_APCS_APC22_APC_LDO_ACC_SEL_L2_MODE_SHFT                              0x1
#define HWIO_APCS_APC22_APC_LDO_ACC_SEL_CPU_MODE_BMSK                             0x1
#define HWIO_APCS_APC22_APC_LDO_ACC_SEL_CPU_MODE_SHFT                             0x0

#define HWIO_APCS_APC22_APC_PGS_RET_DIS_ADDR                               (APCS_APC22_DCVS_APC_REG_BASE      + 0x00000034)
#define HWIO_APCS_APC22_APC_PGS_RET_DIS_RMSK                                      0x7
#define HWIO_APCS_APC22_APC_PGS_RET_DIS_ATTR                                      0x3
#define HWIO_APCS_APC22_APC_PGS_RET_DIS_IN          \
        in_dword_masked(HWIO_APCS_APC22_APC_PGS_RET_DIS_ADDR, HWIO_APCS_APC22_APC_PGS_RET_DIS_RMSK)
#define HWIO_APCS_APC22_APC_PGS_RET_DIS_INM(m)      \
        in_dword_masked(HWIO_APCS_APC22_APC_PGS_RET_DIS_ADDR, m)
#define HWIO_APCS_APC22_APC_PGS_RET_DIS_OUT(v)      \
        out_dword(HWIO_APCS_APC22_APC_PGS_RET_DIS_ADDR,v)
#define HWIO_APCS_APC22_APC_PGS_RET_DIS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC22_APC_PGS_RET_DIS_ADDR,m,v,HWIO_APCS_APC22_APC_PGS_RET_DIS_IN)
#define HWIO_APCS_APC22_APC_PGS_RET_DIS_L2_PGS_RET_SLP_DIS_BMSK                   0x4
#define HWIO_APCS_APC22_APC_PGS_RET_DIS_L2_PGS_RET_SLP_DIS_SHFT                   0x2
#define HWIO_APCS_APC22_APC_PGS_RET_DIS_CPU1_PGS_RET_SLP_DIS_BMSK                 0x2
#define HWIO_APCS_APC22_APC_PGS_RET_DIS_CPU1_PGS_RET_SLP_DIS_SHFT                 0x1
#define HWIO_APCS_APC22_APC_PGS_RET_DIS_CPU0_PGS_RET_SLP_DIS_BMSK                 0x1
#define HWIO_APCS_APC22_APC_PGS_RET_DIS_CPU0_PGS_RET_SLP_DIS_SHFT                 0x0

#define HWIO_APCS_APC22_APC_MAS_RET_DIS_ADDR                               (APCS_APC22_DCVS_APC_REG_BASE      + 0x00000038)
#define HWIO_APCS_APC22_APC_MAS_RET_DIS_RMSK                                      0x7
#define HWIO_APCS_APC22_APC_MAS_RET_DIS_ATTR                                      0x3
#define HWIO_APCS_APC22_APC_MAS_RET_DIS_IN          \
        in_dword_masked(HWIO_APCS_APC22_APC_MAS_RET_DIS_ADDR, HWIO_APCS_APC22_APC_MAS_RET_DIS_RMSK)
#define HWIO_APCS_APC22_APC_MAS_RET_DIS_INM(m)      \
        in_dword_masked(HWIO_APCS_APC22_APC_MAS_RET_DIS_ADDR, m)
#define HWIO_APCS_APC22_APC_MAS_RET_DIS_OUT(v)      \
        out_dword(HWIO_APCS_APC22_APC_MAS_RET_DIS_ADDR,v)
#define HWIO_APCS_APC22_APC_MAS_RET_DIS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC22_APC_MAS_RET_DIS_ADDR,m,v,HWIO_APCS_APC22_APC_MAS_RET_DIS_IN)
#define HWIO_APCS_APC22_APC_MAS_RET_DIS_L2_MAS_RET_SLP_DIS_BMSK                   0x4
#define HWIO_APCS_APC22_APC_MAS_RET_DIS_L2_MAS_RET_SLP_DIS_SHFT                   0x2
#define HWIO_APCS_APC22_APC_MAS_RET_DIS_CPU1_MAS_RET_SLP_DIS_BMSK                 0x2
#define HWIO_APCS_APC22_APC_MAS_RET_DIS_CPU1_MAS_RET_SLP_DIS_SHFT                 0x1
#define HWIO_APCS_APC22_APC_MAS_RET_DIS_CPU0_MAS_RET_SLP_DIS_BMSK                 0x1
#define HWIO_APCS_APC22_APC_MAS_RET_DIS_CPU0_MAS_RET_SLP_DIS_SHFT                 0x0

/*----------------------------------------------------------------------------
 * MODULE: APCS_APC23_DCVS_APC
 *--------------------------------------------------------------------------*/

#define APCS_APC23_DCVS_APC_REG_BASE                                       (HMSS_PERIPH_BASE      + 0x0027d600)

#define HWIO_APCS_APC23_DCVS_CTL_ADDR                                      (APCS_APC23_DCVS_APC_REG_BASE      + 0x00000000)
#define HWIO_APCS_APC23_DCVS_CTL_RMSK                                      0x80030001
#define HWIO_APCS_APC23_DCVS_CTL_ATTR                                             0x3
#define HWIO_APCS_APC23_DCVS_CTL_IN          \
        in_dword_masked(HWIO_APCS_APC23_DCVS_CTL_ADDR, HWIO_APCS_APC23_DCVS_CTL_RMSK)
#define HWIO_APCS_APC23_DCVS_CTL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC23_DCVS_CTL_ADDR, m)
#define HWIO_APCS_APC23_DCVS_CTL_OUT(v)      \
        out_dword(HWIO_APCS_APC23_DCVS_CTL_ADDR,v)
#define HWIO_APCS_APC23_DCVS_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC23_DCVS_CTL_ADDR,m,v,HWIO_APCS_APC23_DCVS_CTL_IN)
#define HWIO_APCS_APC23_DCVS_CTL_BUSY_BMSK                                 0x80000000
#define HWIO_APCS_APC23_DCVS_CTL_BUSY_SHFT                                       0x1f
#define HWIO_APCS_APC23_DCVS_CTL_IRQ_EN_BMSK                                  0x20000
#define HWIO_APCS_APC23_DCVS_CTL_IRQ_EN_SHFT                                     0x11
#define HWIO_APCS_APC23_DCVS_CTL_CSM_EN_BMSK                                  0x10000
#define HWIO_APCS_APC23_DCVS_CTL_CSM_EN_SHFT                                     0x10
#define HWIO_APCS_APC23_DCVS_CTL_REQ_BMSK                                         0x1
#define HWIO_APCS_APC23_DCVS_CTL_REQ_SHFT                                         0x0

#define HWIO_APCS_APC23_DCVS_CEIL_VLVL_ADDR                                (APCS_APC23_DCVS_APC_REG_BASE      + 0x00000004)
#define HWIO_APCS_APC23_DCVS_CEIL_VLVL_RMSK                                      0xff
#define HWIO_APCS_APC23_DCVS_CEIL_VLVL_ATTR                                       0x3
#define HWIO_APCS_APC23_DCVS_CEIL_VLVL_IN          \
        in_dword_masked(HWIO_APCS_APC23_DCVS_CEIL_VLVL_ADDR, HWIO_APCS_APC23_DCVS_CEIL_VLVL_RMSK)
#define HWIO_APCS_APC23_DCVS_CEIL_VLVL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC23_DCVS_CEIL_VLVL_ADDR, m)
#define HWIO_APCS_APC23_DCVS_CEIL_VLVL_OUT(v)      \
        out_dword(HWIO_APCS_APC23_DCVS_CEIL_VLVL_ADDR,v)
#define HWIO_APCS_APC23_DCVS_CEIL_VLVL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC23_DCVS_CEIL_VLVL_ADDR,m,v,HWIO_APCS_APC23_DCVS_CEIL_VLVL_IN)
#define HWIO_APCS_APC23_DCVS_CEIL_VLVL_CEILING_VLVL_BMSK                         0xff
#define HWIO_APCS_APC23_DCVS_CEIL_VLVL_CEILING_VLVL_SHFT                          0x0

#define HWIO_APCS_APC23_DCVS_FLOOR_VLVL_ADDR                               (APCS_APC23_DCVS_APC_REG_BASE      + 0x00000008)
#define HWIO_APCS_APC23_DCVS_FLOOR_VLVL_RMSK                                     0xff
#define HWIO_APCS_APC23_DCVS_FLOOR_VLVL_ATTR                                      0x3
#define HWIO_APCS_APC23_DCVS_FLOOR_VLVL_IN          \
        in_dword_masked(HWIO_APCS_APC23_DCVS_FLOOR_VLVL_ADDR, HWIO_APCS_APC23_DCVS_FLOOR_VLVL_RMSK)
#define HWIO_APCS_APC23_DCVS_FLOOR_VLVL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC23_DCVS_FLOOR_VLVL_ADDR, m)
#define HWIO_APCS_APC23_DCVS_FLOOR_VLVL_OUT(v)      \
        out_dword(HWIO_APCS_APC23_DCVS_FLOOR_VLVL_ADDR,v)
#define HWIO_APCS_APC23_DCVS_FLOOR_VLVL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC23_DCVS_FLOOR_VLVL_ADDR,m,v,HWIO_APCS_APC23_DCVS_FLOOR_VLVL_IN)
#define HWIO_APCS_APC23_DCVS_FLOOR_VLVL_FLOOR_VLVL_BMSK                          0xff
#define HWIO_APCS_APC23_DCVS_FLOOR_VLVL_FLOOR_VLVL_SHFT                           0x0

#define HWIO_APCS_APC23_DCVS_SAFE_LVAL_ADDR                                (APCS_APC23_DCVS_APC_REG_BASE      + 0x0000000c)
#define HWIO_APCS_APC23_DCVS_SAFE_LVAL_RMSK                                      0xff
#define HWIO_APCS_APC23_DCVS_SAFE_LVAL_ATTR                                       0x3
#define HWIO_APCS_APC23_DCVS_SAFE_LVAL_IN          \
        in_dword_masked(HWIO_APCS_APC23_DCVS_SAFE_LVAL_ADDR, HWIO_APCS_APC23_DCVS_SAFE_LVAL_RMSK)
#define HWIO_APCS_APC23_DCVS_SAFE_LVAL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC23_DCVS_SAFE_LVAL_ADDR, m)
#define HWIO_APCS_APC23_DCVS_SAFE_LVAL_OUT(v)      \
        out_dword(HWIO_APCS_APC23_DCVS_SAFE_LVAL_ADDR,v)
#define HWIO_APCS_APC23_DCVS_SAFE_LVAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC23_DCVS_SAFE_LVAL_ADDR,m,v,HWIO_APCS_APC23_DCVS_SAFE_LVAL_IN)
#define HWIO_APCS_APC23_DCVS_SAFE_LVAL_SAFE_LVAL_BMSK                            0xff
#define HWIO_APCS_APC23_DCVS_SAFE_LVAL_SAFE_LVAL_SHFT                             0x0

#define HWIO_APCS_APC23_DCVS_VOTE_CTL_ADDR                                 (APCS_APC23_DCVS_APC_REG_BASE      + 0x00000010)
#define HWIO_APCS_APC23_DCVS_VOTE_CTL_RMSK                                 0xffff0073
#define HWIO_APCS_APC23_DCVS_VOTE_CTL_ATTR                                        0x3
#define HWIO_APCS_APC23_DCVS_VOTE_CTL_IN          \
        in_dword_masked(HWIO_APCS_APC23_DCVS_VOTE_CTL_ADDR, HWIO_APCS_APC23_DCVS_VOTE_CTL_RMSK)
#define HWIO_APCS_APC23_DCVS_VOTE_CTL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC23_DCVS_VOTE_CTL_ADDR, m)
#define HWIO_APCS_APC23_DCVS_VOTE_CTL_OUT(v)      \
        out_dword(HWIO_APCS_APC23_DCVS_VOTE_CTL_ADDR,v)
#define HWIO_APCS_APC23_DCVS_VOTE_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC23_DCVS_VOTE_CTL_ADDR,m,v,HWIO_APCS_APC23_DCVS_VOTE_CTL_IN)
#define HWIO_APCS_APC23_DCVS_VOTE_CTL_HYST_DLY_BMSK                        0xffff0000
#define HWIO_APCS_APC23_DCVS_VOTE_CTL_HYST_DLY_SHFT                              0x10
#define HWIO_APCS_APC23_DCVS_VOTE_CTL_PWR_STATE_THRESHOLD_BMSK                   0x70
#define HWIO_APCS_APC23_DCVS_VOTE_CTL_PWR_STATE_THRESHOLD_SHFT                    0x4
#define HWIO_APCS_APC23_DCVS_VOTE_CTL_SW_VOTE_VAL_BMSK                            0x2
#define HWIO_APCS_APC23_DCVS_VOTE_CTL_SW_VOTE_VAL_SHFT                            0x1
#define HWIO_APCS_APC23_DCVS_VOTE_CTL_VOTE_EN_BMSK                                0x1
#define HWIO_APCS_APC23_DCVS_VOTE_CTL_VOTE_EN_SHFT                                0x0

#define HWIO_APCS_APC23_APC_PWR_GATE_MODE_ADDR                             (APCS_APC23_DCVS_APC_REG_BASE      + 0x00000020)
#define HWIO_APCS_APC23_APC_PWR_GATE_MODE_RMSK                                    0x1
#define HWIO_APCS_APC23_APC_PWR_GATE_MODE_ATTR                                    0x3
#define HWIO_APCS_APC23_APC_PWR_GATE_MODE_IN          \
        in_dword_masked(HWIO_APCS_APC23_APC_PWR_GATE_MODE_ADDR, HWIO_APCS_APC23_APC_PWR_GATE_MODE_RMSK)
#define HWIO_APCS_APC23_APC_PWR_GATE_MODE_INM(m)      \
        in_dword_masked(HWIO_APCS_APC23_APC_PWR_GATE_MODE_ADDR, m)
#define HWIO_APCS_APC23_APC_PWR_GATE_MODE_OUT(v)      \
        out_dword(HWIO_APCS_APC23_APC_PWR_GATE_MODE_ADDR,v)
#define HWIO_APCS_APC23_APC_PWR_GATE_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC23_APC_PWR_GATE_MODE_ADDR,m,v,HWIO_APCS_APC23_APC_PWR_GATE_MODE_IN)
#define HWIO_APCS_APC23_APC_PWR_GATE_MODE_MODE_BMSK                               0x1
#define HWIO_APCS_APC23_APC_PWR_GATE_MODE_MODE_SHFT                               0x0

#define HWIO_APCS_APC23_APC_LDO_VREF_FUNC_ADDR                             (APCS_APC23_DCVS_APC_REG_BASE      + 0x00000024)
#define HWIO_APCS_APC23_APC_LDO_VREF_FUNC_RMSK                                   0x7f
#define HWIO_APCS_APC23_APC_LDO_VREF_FUNC_ATTR                                    0x3
#define HWIO_APCS_APC23_APC_LDO_VREF_FUNC_IN          \
        in_dword_masked(HWIO_APCS_APC23_APC_LDO_VREF_FUNC_ADDR, HWIO_APCS_APC23_APC_LDO_VREF_FUNC_RMSK)
#define HWIO_APCS_APC23_APC_LDO_VREF_FUNC_INM(m)      \
        in_dword_masked(HWIO_APCS_APC23_APC_LDO_VREF_FUNC_ADDR, m)
#define HWIO_APCS_APC23_APC_LDO_VREF_FUNC_OUT(v)      \
        out_dword(HWIO_APCS_APC23_APC_LDO_VREF_FUNC_ADDR,v)
#define HWIO_APCS_APC23_APC_LDO_VREF_FUNC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC23_APC_LDO_VREF_FUNC_ADDR,m,v,HWIO_APCS_APC23_APC_LDO_VREF_FUNC_IN)
#define HWIO_APCS_APC23_APC_LDO_VREF_FUNC_VREF_LDO_BMSK                          0x7f
#define HWIO_APCS_APC23_APC_LDO_VREF_FUNC_VREF_LDO_SHFT                           0x0

#define HWIO_APCS_APC23_APC_LDO_VREF_RET_ADDR                              (APCS_APC23_DCVS_APC_REG_BASE      + 0x00000028)
#define HWIO_APCS_APC23_APC_LDO_VREF_RET_RMSK                                    0x7f
#define HWIO_APCS_APC23_APC_LDO_VREF_RET_ATTR                                     0x3
#define HWIO_APCS_APC23_APC_LDO_VREF_RET_IN          \
        in_dword_masked(HWIO_APCS_APC23_APC_LDO_VREF_RET_ADDR, HWIO_APCS_APC23_APC_LDO_VREF_RET_RMSK)
#define HWIO_APCS_APC23_APC_LDO_VREF_RET_INM(m)      \
        in_dword_masked(HWIO_APCS_APC23_APC_LDO_VREF_RET_ADDR, m)
#define HWIO_APCS_APC23_APC_LDO_VREF_RET_OUT(v)      \
        out_dword(HWIO_APCS_APC23_APC_LDO_VREF_RET_ADDR,v)
#define HWIO_APCS_APC23_APC_LDO_VREF_RET_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC23_APC_LDO_VREF_RET_ADDR,m,v,HWIO_APCS_APC23_APC_LDO_VREF_RET_IN)
#define HWIO_APCS_APC23_APC_LDO_VREF_RET_VREF_RET_BMSK                           0x7f
#define HWIO_APCS_APC23_APC_LDO_VREF_RET_VREF_RET_SHFT                            0x0

#define HWIO_APCS_APC23_APC_LDO_ACC_SEL_ADDR                               (APCS_APC23_DCVS_APC_REG_BASE      + 0x00000030)
#define HWIO_APCS_APC23_APC_LDO_ACC_SEL_RMSK                                     0x13
#define HWIO_APCS_APC23_APC_LDO_ACC_SEL_ATTR                                      0x3
#define HWIO_APCS_APC23_APC_LDO_ACC_SEL_IN          \
        in_dword_masked(HWIO_APCS_APC23_APC_LDO_ACC_SEL_ADDR, HWIO_APCS_APC23_APC_LDO_ACC_SEL_RMSK)
#define HWIO_APCS_APC23_APC_LDO_ACC_SEL_INM(m)      \
        in_dword_masked(HWIO_APCS_APC23_APC_LDO_ACC_SEL_ADDR, m)
#define HWIO_APCS_APC23_APC_LDO_ACC_SEL_OUT(v)      \
        out_dword(HWIO_APCS_APC23_APC_LDO_ACC_SEL_ADDR,v)
#define HWIO_APCS_APC23_APC_LDO_ACC_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC23_APC_LDO_ACC_SEL_ADDR,m,v,HWIO_APCS_APC23_APC_LDO_ACC_SEL_IN)
#define HWIO_APCS_APC23_APC_LDO_ACC_SEL_PERF_MUX_SEL_BMSK                        0x10
#define HWIO_APCS_APC23_APC_LDO_ACC_SEL_PERF_MUX_SEL_SHFT                         0x4
#define HWIO_APCS_APC23_APC_LDO_ACC_SEL_L2_MODE_BMSK                              0x2
#define HWIO_APCS_APC23_APC_LDO_ACC_SEL_L2_MODE_SHFT                              0x1
#define HWIO_APCS_APC23_APC_LDO_ACC_SEL_CPU_MODE_BMSK                             0x1
#define HWIO_APCS_APC23_APC_LDO_ACC_SEL_CPU_MODE_SHFT                             0x0

#define HWIO_APCS_APC23_APC_PGS_RET_DIS_ADDR                               (APCS_APC23_DCVS_APC_REG_BASE      + 0x00000034)
#define HWIO_APCS_APC23_APC_PGS_RET_DIS_RMSK                                      0x7
#define HWIO_APCS_APC23_APC_PGS_RET_DIS_ATTR                                      0x3
#define HWIO_APCS_APC23_APC_PGS_RET_DIS_IN          \
        in_dword_masked(HWIO_APCS_APC23_APC_PGS_RET_DIS_ADDR, HWIO_APCS_APC23_APC_PGS_RET_DIS_RMSK)
#define HWIO_APCS_APC23_APC_PGS_RET_DIS_INM(m)      \
        in_dword_masked(HWIO_APCS_APC23_APC_PGS_RET_DIS_ADDR, m)
#define HWIO_APCS_APC23_APC_PGS_RET_DIS_OUT(v)      \
        out_dword(HWIO_APCS_APC23_APC_PGS_RET_DIS_ADDR,v)
#define HWIO_APCS_APC23_APC_PGS_RET_DIS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC23_APC_PGS_RET_DIS_ADDR,m,v,HWIO_APCS_APC23_APC_PGS_RET_DIS_IN)
#define HWIO_APCS_APC23_APC_PGS_RET_DIS_L2_PGS_RET_SLP_DIS_BMSK                   0x4
#define HWIO_APCS_APC23_APC_PGS_RET_DIS_L2_PGS_RET_SLP_DIS_SHFT                   0x2
#define HWIO_APCS_APC23_APC_PGS_RET_DIS_CPU1_PGS_RET_SLP_DIS_BMSK                 0x2
#define HWIO_APCS_APC23_APC_PGS_RET_DIS_CPU1_PGS_RET_SLP_DIS_SHFT                 0x1
#define HWIO_APCS_APC23_APC_PGS_RET_DIS_CPU0_PGS_RET_SLP_DIS_BMSK                 0x1
#define HWIO_APCS_APC23_APC_PGS_RET_DIS_CPU0_PGS_RET_SLP_DIS_SHFT                 0x0

#define HWIO_APCS_APC23_APC_MAS_RET_DIS_ADDR                               (APCS_APC23_DCVS_APC_REG_BASE      + 0x00000038)
#define HWIO_APCS_APC23_APC_MAS_RET_DIS_RMSK                                      0x7
#define HWIO_APCS_APC23_APC_MAS_RET_DIS_ATTR                                      0x3
#define HWIO_APCS_APC23_APC_MAS_RET_DIS_IN          \
        in_dword_masked(HWIO_APCS_APC23_APC_MAS_RET_DIS_ADDR, HWIO_APCS_APC23_APC_MAS_RET_DIS_RMSK)
#define HWIO_APCS_APC23_APC_MAS_RET_DIS_INM(m)      \
        in_dword_masked(HWIO_APCS_APC23_APC_MAS_RET_DIS_ADDR, m)
#define HWIO_APCS_APC23_APC_MAS_RET_DIS_OUT(v)      \
        out_dword(HWIO_APCS_APC23_APC_MAS_RET_DIS_ADDR,v)
#define HWIO_APCS_APC23_APC_MAS_RET_DIS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_APC23_APC_MAS_RET_DIS_ADDR,m,v,HWIO_APCS_APC23_APC_MAS_RET_DIS_IN)
#define HWIO_APCS_APC23_APC_MAS_RET_DIS_L2_MAS_RET_SLP_DIS_BMSK                   0x4
#define HWIO_APCS_APC23_APC_MAS_RET_DIS_L2_MAS_RET_SLP_DIS_SHFT                   0x2
#define HWIO_APCS_APC23_APC_MAS_RET_DIS_CPU1_MAS_RET_SLP_DIS_BMSK                 0x2
#define HWIO_APCS_APC23_APC_MAS_RET_DIS_CPU1_MAS_RET_SLP_DIS_SHFT                 0x1
#define HWIO_APCS_APC23_APC_MAS_RET_DIS_CPU0_MAS_RET_SLP_DIS_BMSK                 0x1
#define HWIO_APCS_APC23_APC_MAS_RET_DIS_CPU0_MAS_RET_SLP_DIS_SHFT                 0x0

/*----------------------------------------------------------------------------
 * MODULE: PCC_REG
 *--------------------------------------------------------------------------*/

#define PCC_REG_REG_BASE                                                          (PERIPH_SS_BASE      + 0x02c00000)

#define HWIO_PCC_BLSP0_BCR_ADDR                                                   (PCC_REG_REG_BASE      + 0x00000000)
#define HWIO_PCC_BLSP0_BCR_RMSK                                                          0x1
#define HWIO_PCC_BLSP0_BCR_IN          \
        in_dword_masked(HWIO_PCC_BLSP0_BCR_ADDR, HWIO_PCC_BLSP0_BCR_RMSK)
#define HWIO_PCC_BLSP0_BCR_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP0_BCR_ADDR, m)
#define HWIO_PCC_BLSP0_BCR_OUT(v)      \
        out_dword(HWIO_PCC_BLSP0_BCR_ADDR,v)
#define HWIO_PCC_BLSP0_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP0_BCR_ADDR,m,v,HWIO_PCC_BLSP0_BCR_IN)
#define HWIO_PCC_BLSP0_BCR_BLK_ARES_BMSK                                                 0x1
#define HWIO_PCC_BLSP0_BCR_BLK_ARES_SHFT                                                 0x0

#define HWIO_PCC_PFAB_BLSP0_FCLK_CBCR_ADDR                                        (PCC_REG_REG_BASE      + 0x0000001c)
#define HWIO_PCC_PFAB_BLSP0_FCLK_CBCR_RMSK                                        0x80000001
#define HWIO_PCC_PFAB_BLSP0_FCLK_CBCR_IN          \
        in_dword_masked(HWIO_PCC_PFAB_BLSP0_FCLK_CBCR_ADDR, HWIO_PCC_PFAB_BLSP0_FCLK_CBCR_RMSK)
#define HWIO_PCC_PFAB_BLSP0_FCLK_CBCR_INM(m)      \
        in_dword_masked(HWIO_PCC_PFAB_BLSP0_FCLK_CBCR_ADDR, m)
#define HWIO_PCC_PFAB_BLSP0_FCLK_CBCR_OUT(v)      \
        out_dword(HWIO_PCC_PFAB_BLSP0_FCLK_CBCR_ADDR,v)
#define HWIO_PCC_PFAB_BLSP0_FCLK_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_PFAB_BLSP0_FCLK_CBCR_ADDR,m,v,HWIO_PCC_PFAB_BLSP0_FCLK_CBCR_IN)
#define HWIO_PCC_PFAB_BLSP0_FCLK_CBCR_CLK_OFF_BMSK                                0x80000000
#define HWIO_PCC_PFAB_BLSP0_FCLK_CBCR_CLK_OFF_SHFT                                      0x1f
#define HWIO_PCC_PFAB_BLSP0_FCLK_CBCR_CLK_ENABLE_BMSK                                    0x1
#define HWIO_PCC_PFAB_BLSP0_FCLK_CBCR_CLK_ENABLE_SHFT                                    0x0

#define HWIO_PCC_BLSP0_AHB_CBCR_ADDR                                              (PCC_REG_REG_BASE      + 0x00000020)
#define HWIO_PCC_BLSP0_AHB_CBCR_RMSK                                              0x80007ff1
#define HWIO_PCC_BLSP0_AHB_CBCR_IN          \
        in_dword_masked(HWIO_PCC_BLSP0_AHB_CBCR_ADDR, HWIO_PCC_BLSP0_AHB_CBCR_RMSK)
#define HWIO_PCC_BLSP0_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP0_AHB_CBCR_ADDR, m)
#define HWIO_PCC_BLSP0_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_PCC_BLSP0_AHB_CBCR_ADDR,v)
#define HWIO_PCC_BLSP0_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP0_AHB_CBCR_ADDR,m,v,HWIO_PCC_BLSP0_AHB_CBCR_IN)
#define HWIO_PCC_BLSP0_AHB_CBCR_CLK_OFF_BMSK                                      0x80000000
#define HWIO_PCC_BLSP0_AHB_CBCR_CLK_OFF_SHFT                                            0x1f
#define HWIO_PCC_BLSP0_AHB_CBCR_FORCE_MEM_CORE_ON_BMSK                                0x4000
#define HWIO_PCC_BLSP0_AHB_CBCR_FORCE_MEM_CORE_ON_SHFT                                   0xe
#define HWIO_PCC_BLSP0_AHB_CBCR_FORCE_MEM_PERIPH_ON_BMSK                              0x2000
#define HWIO_PCC_BLSP0_AHB_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                 0xd
#define HWIO_PCC_BLSP0_AHB_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                             0x1000
#define HWIO_PCC_BLSP0_AHB_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                0xc
#define HWIO_PCC_BLSP0_AHB_CBCR_WAKEUP_BMSK                                            0xf00
#define HWIO_PCC_BLSP0_AHB_CBCR_WAKEUP_SHFT                                              0x8
#define HWIO_PCC_BLSP0_AHB_CBCR_SLEEP_BMSK                                              0xf0
#define HWIO_PCC_BLSP0_AHB_CBCR_SLEEP_SHFT                                               0x4
#define HWIO_PCC_BLSP0_AHB_CBCR_CLK_ENABLE_BMSK                                          0x1
#define HWIO_PCC_BLSP0_AHB_CBCR_CLK_ENABLE_SHFT                                          0x0

#define HWIO_PCC_BLSP0_SLEEP_CBCR_ADDR                                            (PCC_REG_REG_BASE      + 0x00000024)
#define HWIO_PCC_BLSP0_SLEEP_CBCR_RMSK                                            0x80000001
#define HWIO_PCC_BLSP0_SLEEP_CBCR_IN          \
        in_dword_masked(HWIO_PCC_BLSP0_SLEEP_CBCR_ADDR, HWIO_PCC_BLSP0_SLEEP_CBCR_RMSK)
#define HWIO_PCC_BLSP0_SLEEP_CBCR_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP0_SLEEP_CBCR_ADDR, m)
#define HWIO_PCC_BLSP0_SLEEP_CBCR_OUT(v)      \
        out_dword(HWIO_PCC_BLSP0_SLEEP_CBCR_ADDR,v)
#define HWIO_PCC_BLSP0_SLEEP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP0_SLEEP_CBCR_ADDR,m,v,HWIO_PCC_BLSP0_SLEEP_CBCR_IN)
#define HWIO_PCC_BLSP0_SLEEP_CBCR_CLK_OFF_BMSK                                    0x80000000
#define HWIO_PCC_BLSP0_SLEEP_CBCR_CLK_OFF_SHFT                                          0x1f
#define HWIO_PCC_BLSP0_SLEEP_CBCR_CLK_ENABLE_BMSK                                        0x1
#define HWIO_PCC_BLSP0_SLEEP_CBCR_CLK_ENABLE_SHFT                                        0x0

#define HWIO_PCC_BLSP0_QUP0_BCR_ADDR                                              (PCC_REG_REG_BASE      + 0x00010000)
#define HWIO_PCC_BLSP0_QUP0_BCR_RMSK                                                     0x1
#define HWIO_PCC_BLSP0_QUP0_BCR_IN          \
        in_dword_masked(HWIO_PCC_BLSP0_QUP0_BCR_ADDR, HWIO_PCC_BLSP0_QUP0_BCR_RMSK)
#define HWIO_PCC_BLSP0_QUP0_BCR_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP0_QUP0_BCR_ADDR, m)
#define HWIO_PCC_BLSP0_QUP0_BCR_OUT(v)      \
        out_dword(HWIO_PCC_BLSP0_QUP0_BCR_ADDR,v)
#define HWIO_PCC_BLSP0_QUP0_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP0_QUP0_BCR_ADDR,m,v,HWIO_PCC_BLSP0_QUP0_BCR_IN)
#define HWIO_PCC_BLSP0_QUP0_BCR_BLK_ARES_BMSK                                            0x1
#define HWIO_PCC_BLSP0_QUP0_BCR_BLK_ARES_SHFT                                            0x0

#define HWIO_PCC_BLSP0_QUP0_SPI_CMD_RCGR_ADDR                                     (PCC_REG_REG_BASE      + 0x00010004)
#define HWIO_PCC_BLSP0_QUP0_SPI_CMD_RCGR_RMSK                                     0x800000f3
#define HWIO_PCC_BLSP0_QUP0_SPI_CMD_RCGR_IN          \
        in_dword_masked(HWIO_PCC_BLSP0_QUP0_SPI_CMD_RCGR_ADDR, HWIO_PCC_BLSP0_QUP0_SPI_CMD_RCGR_RMSK)
#define HWIO_PCC_BLSP0_QUP0_SPI_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP0_QUP0_SPI_CMD_RCGR_ADDR, m)
#define HWIO_PCC_BLSP0_QUP0_SPI_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_PCC_BLSP0_QUP0_SPI_CMD_RCGR_ADDR,v)
#define HWIO_PCC_BLSP0_QUP0_SPI_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP0_QUP0_SPI_CMD_RCGR_ADDR,m,v,HWIO_PCC_BLSP0_QUP0_SPI_CMD_RCGR_IN)
#define HWIO_PCC_BLSP0_QUP0_SPI_CMD_RCGR_ROOT_OFF_BMSK                            0x80000000
#define HWIO_PCC_BLSP0_QUP0_SPI_CMD_RCGR_ROOT_OFF_SHFT                                  0x1f
#define HWIO_PCC_BLSP0_QUP0_SPI_CMD_RCGR_DIRTY_D_BMSK                                   0x80
#define HWIO_PCC_BLSP0_QUP0_SPI_CMD_RCGR_DIRTY_D_SHFT                                    0x7
#define HWIO_PCC_BLSP0_QUP0_SPI_CMD_RCGR_DIRTY_M_BMSK                                   0x40
#define HWIO_PCC_BLSP0_QUP0_SPI_CMD_RCGR_DIRTY_M_SHFT                                    0x6
#define HWIO_PCC_BLSP0_QUP0_SPI_CMD_RCGR_DIRTY_N_BMSK                                   0x20
#define HWIO_PCC_BLSP0_QUP0_SPI_CMD_RCGR_DIRTY_N_SHFT                                    0x5
#define HWIO_PCC_BLSP0_QUP0_SPI_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                            0x10
#define HWIO_PCC_BLSP0_QUP0_SPI_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                             0x4
#define HWIO_PCC_BLSP0_QUP0_SPI_CMD_RCGR_ROOT_EN_BMSK                                    0x2
#define HWIO_PCC_BLSP0_QUP0_SPI_CMD_RCGR_ROOT_EN_SHFT                                    0x1
#define HWIO_PCC_BLSP0_QUP0_SPI_CMD_RCGR_UPDATE_BMSK                                     0x1
#define HWIO_PCC_BLSP0_QUP0_SPI_CMD_RCGR_UPDATE_SHFT                                     0x0

#define HWIO_PCC_BLSP0_QUP0_SPI_CFG_RCGR_ADDR                                     (PCC_REG_REG_BASE      + 0x00010008)
#define HWIO_PCC_BLSP0_QUP0_SPI_CFG_RCGR_RMSK                                         0x371f
#define HWIO_PCC_BLSP0_QUP0_SPI_CFG_RCGR_IN          \
        in_dword_masked(HWIO_PCC_BLSP0_QUP0_SPI_CFG_RCGR_ADDR, HWIO_PCC_BLSP0_QUP0_SPI_CFG_RCGR_RMSK)
#define HWIO_PCC_BLSP0_QUP0_SPI_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP0_QUP0_SPI_CFG_RCGR_ADDR, m)
#define HWIO_PCC_BLSP0_QUP0_SPI_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_PCC_BLSP0_QUP0_SPI_CFG_RCGR_ADDR,v)
#define HWIO_PCC_BLSP0_QUP0_SPI_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP0_QUP0_SPI_CFG_RCGR_ADDR,m,v,HWIO_PCC_BLSP0_QUP0_SPI_CFG_RCGR_IN)
#define HWIO_PCC_BLSP0_QUP0_SPI_CFG_RCGR_MODE_BMSK                                    0x3000
#define HWIO_PCC_BLSP0_QUP0_SPI_CFG_RCGR_MODE_SHFT                                       0xc
#define HWIO_PCC_BLSP0_QUP0_SPI_CFG_RCGR_SRC_SEL_BMSK                                  0x700
#define HWIO_PCC_BLSP0_QUP0_SPI_CFG_RCGR_SRC_SEL_SHFT                                    0x8
#define HWIO_PCC_BLSP0_QUP0_SPI_CFG_RCGR_SRC_DIV_BMSK                                   0x1f
#define HWIO_PCC_BLSP0_QUP0_SPI_CFG_RCGR_SRC_DIV_SHFT                                    0x0

#define HWIO_PCC_BLSP0_QUP0_SPI_M_ADDR                                            (PCC_REG_REG_BASE      + 0x0001000c)
#define HWIO_PCC_BLSP0_QUP0_SPI_M_RMSK                                                  0xff
#define HWIO_PCC_BLSP0_QUP0_SPI_M_IN          \
        in_dword_masked(HWIO_PCC_BLSP0_QUP0_SPI_M_ADDR, HWIO_PCC_BLSP0_QUP0_SPI_M_RMSK)
#define HWIO_PCC_BLSP0_QUP0_SPI_M_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP0_QUP0_SPI_M_ADDR, m)
#define HWIO_PCC_BLSP0_QUP0_SPI_M_OUT(v)      \
        out_dword(HWIO_PCC_BLSP0_QUP0_SPI_M_ADDR,v)
#define HWIO_PCC_BLSP0_QUP0_SPI_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP0_QUP0_SPI_M_ADDR,m,v,HWIO_PCC_BLSP0_QUP0_SPI_M_IN)
#define HWIO_PCC_BLSP0_QUP0_SPI_M_M_BMSK                                                0xff
#define HWIO_PCC_BLSP0_QUP0_SPI_M_M_SHFT                                                 0x0

#define HWIO_PCC_BLSP0_QUP0_SPI_N_ADDR                                            (PCC_REG_REG_BASE      + 0x00010010)
#define HWIO_PCC_BLSP0_QUP0_SPI_N_RMSK                                                  0xff
#define HWIO_PCC_BLSP0_QUP0_SPI_N_IN          \
        in_dword_masked(HWIO_PCC_BLSP0_QUP0_SPI_N_ADDR, HWIO_PCC_BLSP0_QUP0_SPI_N_RMSK)
#define HWIO_PCC_BLSP0_QUP0_SPI_N_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP0_QUP0_SPI_N_ADDR, m)
#define HWIO_PCC_BLSP0_QUP0_SPI_N_OUT(v)      \
        out_dword(HWIO_PCC_BLSP0_QUP0_SPI_N_ADDR,v)
#define HWIO_PCC_BLSP0_QUP0_SPI_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP0_QUP0_SPI_N_ADDR,m,v,HWIO_PCC_BLSP0_QUP0_SPI_N_IN)
#define HWIO_PCC_BLSP0_QUP0_SPI_N_N_BMSK                                                0xff
#define HWIO_PCC_BLSP0_QUP0_SPI_N_N_SHFT                                                 0x0

#define HWIO_PCC_BLSP0_QUP0_SPI_D_ADDR                                            (PCC_REG_REG_BASE      + 0x00010014)
#define HWIO_PCC_BLSP0_QUP0_SPI_D_RMSK                                                  0xff
#define HWIO_PCC_BLSP0_QUP0_SPI_D_IN          \
        in_dword_masked(HWIO_PCC_BLSP0_QUP0_SPI_D_ADDR, HWIO_PCC_BLSP0_QUP0_SPI_D_RMSK)
#define HWIO_PCC_BLSP0_QUP0_SPI_D_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP0_QUP0_SPI_D_ADDR, m)
#define HWIO_PCC_BLSP0_QUP0_SPI_D_OUT(v)      \
        out_dword(HWIO_PCC_BLSP0_QUP0_SPI_D_ADDR,v)
#define HWIO_PCC_BLSP0_QUP0_SPI_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP0_QUP0_SPI_D_ADDR,m,v,HWIO_PCC_BLSP0_QUP0_SPI_D_IN)
#define HWIO_PCC_BLSP0_QUP0_SPI_D_D_BMSK                                                0xff
#define HWIO_PCC_BLSP0_QUP0_SPI_D_D_SHFT                                                 0x0

#define HWIO_PCC_BLSP0_QUP0_SPI_APPS_CBCR_ADDR                                    (PCC_REG_REG_BASE      + 0x00010018)
#define HWIO_PCC_BLSP0_QUP0_SPI_APPS_CBCR_RMSK                                    0x80000001
#define HWIO_PCC_BLSP0_QUP0_SPI_APPS_CBCR_IN          \
        in_dword_masked(HWIO_PCC_BLSP0_QUP0_SPI_APPS_CBCR_ADDR, HWIO_PCC_BLSP0_QUP0_SPI_APPS_CBCR_RMSK)
#define HWIO_PCC_BLSP0_QUP0_SPI_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP0_QUP0_SPI_APPS_CBCR_ADDR, m)
#define HWIO_PCC_BLSP0_QUP0_SPI_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_PCC_BLSP0_QUP0_SPI_APPS_CBCR_ADDR,v)
#define HWIO_PCC_BLSP0_QUP0_SPI_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP0_QUP0_SPI_APPS_CBCR_ADDR,m,v,HWIO_PCC_BLSP0_QUP0_SPI_APPS_CBCR_IN)
#define HWIO_PCC_BLSP0_QUP0_SPI_APPS_CBCR_CLK_OFF_BMSK                            0x80000000
#define HWIO_PCC_BLSP0_QUP0_SPI_APPS_CBCR_CLK_OFF_SHFT                                  0x1f
#define HWIO_PCC_BLSP0_QUP0_SPI_APPS_CBCR_CLK_ENABLE_BMSK                                0x1
#define HWIO_PCC_BLSP0_QUP0_SPI_APPS_CBCR_CLK_ENABLE_SHFT                                0x0

#define HWIO_PCC_BLSP0_QUP1_BCR_ADDR                                              (PCC_REG_REG_BASE      + 0x00020000)
#define HWIO_PCC_BLSP0_QUP1_BCR_RMSK                                                     0x1
#define HWIO_PCC_BLSP0_QUP1_BCR_IN          \
        in_dword_masked(HWIO_PCC_BLSP0_QUP1_BCR_ADDR, HWIO_PCC_BLSP0_QUP1_BCR_RMSK)
#define HWIO_PCC_BLSP0_QUP1_BCR_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP0_QUP1_BCR_ADDR, m)
#define HWIO_PCC_BLSP0_QUP1_BCR_OUT(v)      \
        out_dword(HWIO_PCC_BLSP0_QUP1_BCR_ADDR,v)
#define HWIO_PCC_BLSP0_QUP1_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP0_QUP1_BCR_ADDR,m,v,HWIO_PCC_BLSP0_QUP1_BCR_IN)
#define HWIO_PCC_BLSP0_QUP1_BCR_BLK_ARES_BMSK                                            0x1
#define HWIO_PCC_BLSP0_QUP1_BCR_BLK_ARES_SHFT                                            0x0

#define HWIO_PCC_BLSP0_QUP1_SPI_CMD_RCGR_ADDR                                     (PCC_REG_REG_BASE      + 0x00020004)
#define HWIO_PCC_BLSP0_QUP1_SPI_CMD_RCGR_RMSK                                     0x800000f3
#define HWIO_PCC_BLSP0_QUP1_SPI_CMD_RCGR_IN          \
        in_dword_masked(HWIO_PCC_BLSP0_QUP1_SPI_CMD_RCGR_ADDR, HWIO_PCC_BLSP0_QUP1_SPI_CMD_RCGR_RMSK)
#define HWIO_PCC_BLSP0_QUP1_SPI_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP0_QUP1_SPI_CMD_RCGR_ADDR, m)
#define HWIO_PCC_BLSP0_QUP1_SPI_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_PCC_BLSP0_QUP1_SPI_CMD_RCGR_ADDR,v)
#define HWIO_PCC_BLSP0_QUP1_SPI_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP0_QUP1_SPI_CMD_RCGR_ADDR,m,v,HWIO_PCC_BLSP0_QUP1_SPI_CMD_RCGR_IN)
#define HWIO_PCC_BLSP0_QUP1_SPI_CMD_RCGR_ROOT_OFF_BMSK                            0x80000000
#define HWIO_PCC_BLSP0_QUP1_SPI_CMD_RCGR_ROOT_OFF_SHFT                                  0x1f
#define HWIO_PCC_BLSP0_QUP1_SPI_CMD_RCGR_DIRTY_D_BMSK                                   0x80
#define HWIO_PCC_BLSP0_QUP1_SPI_CMD_RCGR_DIRTY_D_SHFT                                    0x7
#define HWIO_PCC_BLSP0_QUP1_SPI_CMD_RCGR_DIRTY_M_BMSK                                   0x40
#define HWIO_PCC_BLSP0_QUP1_SPI_CMD_RCGR_DIRTY_M_SHFT                                    0x6
#define HWIO_PCC_BLSP0_QUP1_SPI_CMD_RCGR_DIRTY_N_BMSK                                   0x20
#define HWIO_PCC_BLSP0_QUP1_SPI_CMD_RCGR_DIRTY_N_SHFT                                    0x5
#define HWIO_PCC_BLSP0_QUP1_SPI_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                            0x10
#define HWIO_PCC_BLSP0_QUP1_SPI_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                             0x4
#define HWIO_PCC_BLSP0_QUP1_SPI_CMD_RCGR_ROOT_EN_BMSK                                    0x2
#define HWIO_PCC_BLSP0_QUP1_SPI_CMD_RCGR_ROOT_EN_SHFT                                    0x1
#define HWIO_PCC_BLSP0_QUP1_SPI_CMD_RCGR_UPDATE_BMSK                                     0x1
#define HWIO_PCC_BLSP0_QUP1_SPI_CMD_RCGR_UPDATE_SHFT                                     0x0

#define HWIO_PCC_BLSP0_QUP1_SPI_CFG_RCGR_ADDR                                     (PCC_REG_REG_BASE      + 0x00020008)
#define HWIO_PCC_BLSP0_QUP1_SPI_CFG_RCGR_RMSK                                         0x371f
#define HWIO_PCC_BLSP0_QUP1_SPI_CFG_RCGR_IN          \
        in_dword_masked(HWIO_PCC_BLSP0_QUP1_SPI_CFG_RCGR_ADDR, HWIO_PCC_BLSP0_QUP1_SPI_CFG_RCGR_RMSK)
#define HWIO_PCC_BLSP0_QUP1_SPI_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP0_QUP1_SPI_CFG_RCGR_ADDR, m)
#define HWIO_PCC_BLSP0_QUP1_SPI_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_PCC_BLSP0_QUP1_SPI_CFG_RCGR_ADDR,v)
#define HWIO_PCC_BLSP0_QUP1_SPI_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP0_QUP1_SPI_CFG_RCGR_ADDR,m,v,HWIO_PCC_BLSP0_QUP1_SPI_CFG_RCGR_IN)
#define HWIO_PCC_BLSP0_QUP1_SPI_CFG_RCGR_MODE_BMSK                                    0x3000
#define HWIO_PCC_BLSP0_QUP1_SPI_CFG_RCGR_MODE_SHFT                                       0xc
#define HWIO_PCC_BLSP0_QUP1_SPI_CFG_RCGR_SRC_SEL_BMSK                                  0x700
#define HWIO_PCC_BLSP0_QUP1_SPI_CFG_RCGR_SRC_SEL_SHFT                                    0x8
#define HWIO_PCC_BLSP0_QUP1_SPI_CFG_RCGR_SRC_DIV_BMSK                                   0x1f
#define HWIO_PCC_BLSP0_QUP1_SPI_CFG_RCGR_SRC_DIV_SHFT                                    0x0

#define HWIO_PCC_BLSP0_QUP1_SPI_M_ADDR                                            (PCC_REG_REG_BASE      + 0x0002000c)
#define HWIO_PCC_BLSP0_QUP1_SPI_M_RMSK                                                  0xff
#define HWIO_PCC_BLSP0_QUP1_SPI_M_IN          \
        in_dword_masked(HWIO_PCC_BLSP0_QUP1_SPI_M_ADDR, HWIO_PCC_BLSP0_QUP1_SPI_M_RMSK)
#define HWIO_PCC_BLSP0_QUP1_SPI_M_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP0_QUP1_SPI_M_ADDR, m)
#define HWIO_PCC_BLSP0_QUP1_SPI_M_OUT(v)      \
        out_dword(HWIO_PCC_BLSP0_QUP1_SPI_M_ADDR,v)
#define HWIO_PCC_BLSP0_QUP1_SPI_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP0_QUP1_SPI_M_ADDR,m,v,HWIO_PCC_BLSP0_QUP1_SPI_M_IN)
#define HWIO_PCC_BLSP0_QUP1_SPI_M_M_BMSK                                                0xff
#define HWIO_PCC_BLSP0_QUP1_SPI_M_M_SHFT                                                 0x0

#define HWIO_PCC_BLSP0_QUP1_SPI_N_ADDR                                            (PCC_REG_REG_BASE      + 0x00020010)
#define HWIO_PCC_BLSP0_QUP1_SPI_N_RMSK                                                  0xff
#define HWIO_PCC_BLSP0_QUP1_SPI_N_IN          \
        in_dword_masked(HWIO_PCC_BLSP0_QUP1_SPI_N_ADDR, HWIO_PCC_BLSP0_QUP1_SPI_N_RMSK)
#define HWIO_PCC_BLSP0_QUP1_SPI_N_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP0_QUP1_SPI_N_ADDR, m)
#define HWIO_PCC_BLSP0_QUP1_SPI_N_OUT(v)      \
        out_dword(HWIO_PCC_BLSP0_QUP1_SPI_N_ADDR,v)
#define HWIO_PCC_BLSP0_QUP1_SPI_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP0_QUP1_SPI_N_ADDR,m,v,HWIO_PCC_BLSP0_QUP1_SPI_N_IN)
#define HWIO_PCC_BLSP0_QUP1_SPI_N_N_BMSK                                                0xff
#define HWIO_PCC_BLSP0_QUP1_SPI_N_N_SHFT                                                 0x0

#define HWIO_PCC_BLSP0_QUP1_SPI_D_ADDR                                            (PCC_REG_REG_BASE      + 0x00020014)
#define HWIO_PCC_BLSP0_QUP1_SPI_D_RMSK                                                  0xff
#define HWIO_PCC_BLSP0_QUP1_SPI_D_IN          \
        in_dword_masked(HWIO_PCC_BLSP0_QUP1_SPI_D_ADDR, HWIO_PCC_BLSP0_QUP1_SPI_D_RMSK)
#define HWIO_PCC_BLSP0_QUP1_SPI_D_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP0_QUP1_SPI_D_ADDR, m)
#define HWIO_PCC_BLSP0_QUP1_SPI_D_OUT(v)      \
        out_dword(HWIO_PCC_BLSP0_QUP1_SPI_D_ADDR,v)
#define HWIO_PCC_BLSP0_QUP1_SPI_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP0_QUP1_SPI_D_ADDR,m,v,HWIO_PCC_BLSP0_QUP1_SPI_D_IN)
#define HWIO_PCC_BLSP0_QUP1_SPI_D_D_BMSK                                                0xff
#define HWIO_PCC_BLSP0_QUP1_SPI_D_D_SHFT                                                 0x0

#define HWIO_PCC_BLSP0_QUP1_SPI_APPS_CBCR_ADDR                                    (PCC_REG_REG_BASE      + 0x00020018)
#define HWIO_PCC_BLSP0_QUP1_SPI_APPS_CBCR_RMSK                                    0x80000001
#define HWIO_PCC_BLSP0_QUP1_SPI_APPS_CBCR_IN          \
        in_dword_masked(HWIO_PCC_BLSP0_QUP1_SPI_APPS_CBCR_ADDR, HWIO_PCC_BLSP0_QUP1_SPI_APPS_CBCR_RMSK)
#define HWIO_PCC_BLSP0_QUP1_SPI_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP0_QUP1_SPI_APPS_CBCR_ADDR, m)
#define HWIO_PCC_BLSP0_QUP1_SPI_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_PCC_BLSP0_QUP1_SPI_APPS_CBCR_ADDR,v)
#define HWIO_PCC_BLSP0_QUP1_SPI_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP0_QUP1_SPI_APPS_CBCR_ADDR,m,v,HWIO_PCC_BLSP0_QUP1_SPI_APPS_CBCR_IN)
#define HWIO_PCC_BLSP0_QUP1_SPI_APPS_CBCR_CLK_OFF_BMSK                            0x80000000
#define HWIO_PCC_BLSP0_QUP1_SPI_APPS_CBCR_CLK_OFF_SHFT                                  0x1f
#define HWIO_PCC_BLSP0_QUP1_SPI_APPS_CBCR_CLK_ENABLE_BMSK                                0x1
#define HWIO_PCC_BLSP0_QUP1_SPI_APPS_CBCR_CLK_ENABLE_SHFT                                0x0

#define HWIO_PCC_BLSP0_UART0_BCR_ADDR                                             (PCC_REG_REG_BASE      + 0x00030000)
#define HWIO_PCC_BLSP0_UART0_BCR_RMSK                                                    0x1
#define HWIO_PCC_BLSP0_UART0_BCR_IN          \
        in_dword_masked(HWIO_PCC_BLSP0_UART0_BCR_ADDR, HWIO_PCC_BLSP0_UART0_BCR_RMSK)
#define HWIO_PCC_BLSP0_UART0_BCR_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP0_UART0_BCR_ADDR, m)
#define HWIO_PCC_BLSP0_UART0_BCR_OUT(v)      \
        out_dword(HWIO_PCC_BLSP0_UART0_BCR_ADDR,v)
#define HWIO_PCC_BLSP0_UART0_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP0_UART0_BCR_ADDR,m,v,HWIO_PCC_BLSP0_UART0_BCR_IN)
#define HWIO_PCC_BLSP0_UART0_BCR_BLK_ARES_BMSK                                           0x1
#define HWIO_PCC_BLSP0_UART0_BCR_BLK_ARES_SHFT                                           0x0

#define HWIO_PCC_BLSP0_UART0_CMD_RCGR_ADDR                                        (PCC_REG_REG_BASE      + 0x00030004)
#define HWIO_PCC_BLSP0_UART0_CMD_RCGR_RMSK                                        0x800000f3
#define HWIO_PCC_BLSP0_UART0_CMD_RCGR_IN          \
        in_dword_masked(HWIO_PCC_BLSP0_UART0_CMD_RCGR_ADDR, HWIO_PCC_BLSP0_UART0_CMD_RCGR_RMSK)
#define HWIO_PCC_BLSP0_UART0_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP0_UART0_CMD_RCGR_ADDR, m)
#define HWIO_PCC_BLSP0_UART0_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_PCC_BLSP0_UART0_CMD_RCGR_ADDR,v)
#define HWIO_PCC_BLSP0_UART0_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP0_UART0_CMD_RCGR_ADDR,m,v,HWIO_PCC_BLSP0_UART0_CMD_RCGR_IN)
#define HWIO_PCC_BLSP0_UART0_CMD_RCGR_ROOT_OFF_BMSK                               0x80000000
#define HWIO_PCC_BLSP0_UART0_CMD_RCGR_ROOT_OFF_SHFT                                     0x1f
#define HWIO_PCC_BLSP0_UART0_CMD_RCGR_DIRTY_D_BMSK                                      0x80
#define HWIO_PCC_BLSP0_UART0_CMD_RCGR_DIRTY_D_SHFT                                       0x7
#define HWIO_PCC_BLSP0_UART0_CMD_RCGR_DIRTY_M_BMSK                                      0x40
#define HWIO_PCC_BLSP0_UART0_CMD_RCGR_DIRTY_M_SHFT                                       0x6
#define HWIO_PCC_BLSP0_UART0_CMD_RCGR_DIRTY_N_BMSK                                      0x20
#define HWIO_PCC_BLSP0_UART0_CMD_RCGR_DIRTY_N_SHFT                                       0x5
#define HWIO_PCC_BLSP0_UART0_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                               0x10
#define HWIO_PCC_BLSP0_UART0_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                0x4
#define HWIO_PCC_BLSP0_UART0_CMD_RCGR_ROOT_EN_BMSK                                       0x2
#define HWIO_PCC_BLSP0_UART0_CMD_RCGR_ROOT_EN_SHFT                                       0x1
#define HWIO_PCC_BLSP0_UART0_CMD_RCGR_UPDATE_BMSK                                        0x1
#define HWIO_PCC_BLSP0_UART0_CMD_RCGR_UPDATE_SHFT                                        0x0

#define HWIO_PCC_BLSP0_UART0_CFG_RCGR_ADDR                                        (PCC_REG_REG_BASE      + 0x00030008)
#define HWIO_PCC_BLSP0_UART0_CFG_RCGR_RMSK                                            0x371f
#define HWIO_PCC_BLSP0_UART0_CFG_RCGR_IN          \
        in_dword_masked(HWIO_PCC_BLSP0_UART0_CFG_RCGR_ADDR, HWIO_PCC_BLSP0_UART0_CFG_RCGR_RMSK)
#define HWIO_PCC_BLSP0_UART0_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP0_UART0_CFG_RCGR_ADDR, m)
#define HWIO_PCC_BLSP0_UART0_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_PCC_BLSP0_UART0_CFG_RCGR_ADDR,v)
#define HWIO_PCC_BLSP0_UART0_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP0_UART0_CFG_RCGR_ADDR,m,v,HWIO_PCC_BLSP0_UART0_CFG_RCGR_IN)
#define HWIO_PCC_BLSP0_UART0_CFG_RCGR_MODE_BMSK                                       0x3000
#define HWIO_PCC_BLSP0_UART0_CFG_RCGR_MODE_SHFT                                          0xc
#define HWIO_PCC_BLSP0_UART0_CFG_RCGR_SRC_SEL_BMSK                                     0x700
#define HWIO_PCC_BLSP0_UART0_CFG_RCGR_SRC_SEL_SHFT                                       0x8
#define HWIO_PCC_BLSP0_UART0_CFG_RCGR_SRC_DIV_BMSK                                      0x1f
#define HWIO_PCC_BLSP0_UART0_CFG_RCGR_SRC_DIV_SHFT                                       0x0

#define HWIO_PCC_BLSP0_UART0_M_ADDR                                               (PCC_REG_REG_BASE      + 0x0003000c)
#define HWIO_PCC_BLSP0_UART0_M_RMSK                                                   0xffff
#define HWIO_PCC_BLSP0_UART0_M_IN          \
        in_dword_masked(HWIO_PCC_BLSP0_UART0_M_ADDR, HWIO_PCC_BLSP0_UART0_M_RMSK)
#define HWIO_PCC_BLSP0_UART0_M_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP0_UART0_M_ADDR, m)
#define HWIO_PCC_BLSP0_UART0_M_OUT(v)      \
        out_dword(HWIO_PCC_BLSP0_UART0_M_ADDR,v)
#define HWIO_PCC_BLSP0_UART0_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP0_UART0_M_ADDR,m,v,HWIO_PCC_BLSP0_UART0_M_IN)
#define HWIO_PCC_BLSP0_UART0_M_M_BMSK                                                 0xffff
#define HWIO_PCC_BLSP0_UART0_M_M_SHFT                                                    0x0

#define HWIO_PCC_BLSP0_UART0_N_ADDR                                               (PCC_REG_REG_BASE      + 0x00030010)
#define HWIO_PCC_BLSP0_UART0_N_RMSK                                                   0xffff
#define HWIO_PCC_BLSP0_UART0_N_IN          \
        in_dword_masked(HWIO_PCC_BLSP0_UART0_N_ADDR, HWIO_PCC_BLSP0_UART0_N_RMSK)
#define HWIO_PCC_BLSP0_UART0_N_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP0_UART0_N_ADDR, m)
#define HWIO_PCC_BLSP0_UART0_N_OUT(v)      \
        out_dword(HWIO_PCC_BLSP0_UART0_N_ADDR,v)
#define HWIO_PCC_BLSP0_UART0_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP0_UART0_N_ADDR,m,v,HWIO_PCC_BLSP0_UART0_N_IN)
#define HWIO_PCC_BLSP0_UART0_N_N_BMSK                                                 0xffff
#define HWIO_PCC_BLSP0_UART0_N_N_SHFT                                                    0x0

#define HWIO_PCC_BLSP0_UART0_D_ADDR                                               (PCC_REG_REG_BASE      + 0x00030014)
#define HWIO_PCC_BLSP0_UART0_D_RMSK                                                   0xffff
#define HWIO_PCC_BLSP0_UART0_D_IN          \
        in_dword_masked(HWIO_PCC_BLSP0_UART0_D_ADDR, HWIO_PCC_BLSP0_UART0_D_RMSK)
#define HWIO_PCC_BLSP0_UART0_D_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP0_UART0_D_ADDR, m)
#define HWIO_PCC_BLSP0_UART0_D_OUT(v)      \
        out_dword(HWIO_PCC_BLSP0_UART0_D_ADDR,v)
#define HWIO_PCC_BLSP0_UART0_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP0_UART0_D_ADDR,m,v,HWIO_PCC_BLSP0_UART0_D_IN)
#define HWIO_PCC_BLSP0_UART0_D_D_BMSK                                                 0xffff
#define HWIO_PCC_BLSP0_UART0_D_D_SHFT                                                    0x0

#define HWIO_PCC_BLSP0_UART0_APPS_CBCR_ADDR                                       (PCC_REG_REG_BASE      + 0x00030018)
#define HWIO_PCC_BLSP0_UART0_APPS_CBCR_RMSK                                       0x80000001
#define HWIO_PCC_BLSP0_UART0_APPS_CBCR_IN          \
        in_dword_masked(HWIO_PCC_BLSP0_UART0_APPS_CBCR_ADDR, HWIO_PCC_BLSP0_UART0_APPS_CBCR_RMSK)
#define HWIO_PCC_BLSP0_UART0_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP0_UART0_APPS_CBCR_ADDR, m)
#define HWIO_PCC_BLSP0_UART0_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_PCC_BLSP0_UART0_APPS_CBCR_ADDR,v)
#define HWIO_PCC_BLSP0_UART0_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP0_UART0_APPS_CBCR_ADDR,m,v,HWIO_PCC_BLSP0_UART0_APPS_CBCR_IN)
#define HWIO_PCC_BLSP0_UART0_APPS_CBCR_CLK_OFF_BMSK                               0x80000000
#define HWIO_PCC_BLSP0_UART0_APPS_CBCR_CLK_OFF_SHFT                                     0x1f
#define HWIO_PCC_BLSP0_UART0_APPS_CBCR_CLK_ENABLE_BMSK                                   0x1
#define HWIO_PCC_BLSP0_UART0_APPS_CBCR_CLK_ENABLE_SHFT                                   0x0

#define HWIO_PCC_BLSP0_UART1_BCR_ADDR                                             (PCC_REG_REG_BASE      + 0x00040000)
#define HWIO_PCC_BLSP0_UART1_BCR_RMSK                                                    0x1
#define HWIO_PCC_BLSP0_UART1_BCR_IN          \
        in_dword_masked(HWIO_PCC_BLSP0_UART1_BCR_ADDR, HWIO_PCC_BLSP0_UART1_BCR_RMSK)
#define HWIO_PCC_BLSP0_UART1_BCR_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP0_UART1_BCR_ADDR, m)
#define HWIO_PCC_BLSP0_UART1_BCR_OUT(v)      \
        out_dword(HWIO_PCC_BLSP0_UART1_BCR_ADDR,v)
#define HWIO_PCC_BLSP0_UART1_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP0_UART1_BCR_ADDR,m,v,HWIO_PCC_BLSP0_UART1_BCR_IN)
#define HWIO_PCC_BLSP0_UART1_BCR_BLK_ARES_BMSK                                           0x1
#define HWIO_PCC_BLSP0_UART1_BCR_BLK_ARES_SHFT                                           0x0

#define HWIO_PCC_BLSP0_UART1_CMD_RCGR_ADDR                                        (PCC_REG_REG_BASE      + 0x00040004)
#define HWIO_PCC_BLSP0_UART1_CMD_RCGR_RMSK                                        0x800000f3
#define HWIO_PCC_BLSP0_UART1_CMD_RCGR_IN          \
        in_dword_masked(HWIO_PCC_BLSP0_UART1_CMD_RCGR_ADDR, HWIO_PCC_BLSP0_UART1_CMD_RCGR_RMSK)
#define HWIO_PCC_BLSP0_UART1_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP0_UART1_CMD_RCGR_ADDR, m)
#define HWIO_PCC_BLSP0_UART1_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_PCC_BLSP0_UART1_CMD_RCGR_ADDR,v)
#define HWIO_PCC_BLSP0_UART1_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP0_UART1_CMD_RCGR_ADDR,m,v,HWIO_PCC_BLSP0_UART1_CMD_RCGR_IN)
#define HWIO_PCC_BLSP0_UART1_CMD_RCGR_ROOT_OFF_BMSK                               0x80000000
#define HWIO_PCC_BLSP0_UART1_CMD_RCGR_ROOT_OFF_SHFT                                     0x1f
#define HWIO_PCC_BLSP0_UART1_CMD_RCGR_DIRTY_D_BMSK                                      0x80
#define HWIO_PCC_BLSP0_UART1_CMD_RCGR_DIRTY_D_SHFT                                       0x7
#define HWIO_PCC_BLSP0_UART1_CMD_RCGR_DIRTY_M_BMSK                                      0x40
#define HWIO_PCC_BLSP0_UART1_CMD_RCGR_DIRTY_M_SHFT                                       0x6
#define HWIO_PCC_BLSP0_UART1_CMD_RCGR_DIRTY_N_BMSK                                      0x20
#define HWIO_PCC_BLSP0_UART1_CMD_RCGR_DIRTY_N_SHFT                                       0x5
#define HWIO_PCC_BLSP0_UART1_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                               0x10
#define HWIO_PCC_BLSP0_UART1_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                0x4
#define HWIO_PCC_BLSP0_UART1_CMD_RCGR_ROOT_EN_BMSK                                       0x2
#define HWIO_PCC_BLSP0_UART1_CMD_RCGR_ROOT_EN_SHFT                                       0x1
#define HWIO_PCC_BLSP0_UART1_CMD_RCGR_UPDATE_BMSK                                        0x1
#define HWIO_PCC_BLSP0_UART1_CMD_RCGR_UPDATE_SHFT                                        0x0

#define HWIO_PCC_BLSP0_UART1_CFG_RCGR_ADDR                                        (PCC_REG_REG_BASE      + 0x00040008)
#define HWIO_PCC_BLSP0_UART1_CFG_RCGR_RMSK                                            0x371f
#define HWIO_PCC_BLSP0_UART1_CFG_RCGR_IN          \
        in_dword_masked(HWIO_PCC_BLSP0_UART1_CFG_RCGR_ADDR, HWIO_PCC_BLSP0_UART1_CFG_RCGR_RMSK)
#define HWIO_PCC_BLSP0_UART1_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP0_UART1_CFG_RCGR_ADDR, m)
#define HWIO_PCC_BLSP0_UART1_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_PCC_BLSP0_UART1_CFG_RCGR_ADDR,v)
#define HWIO_PCC_BLSP0_UART1_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP0_UART1_CFG_RCGR_ADDR,m,v,HWIO_PCC_BLSP0_UART1_CFG_RCGR_IN)
#define HWIO_PCC_BLSP0_UART1_CFG_RCGR_MODE_BMSK                                       0x3000
#define HWIO_PCC_BLSP0_UART1_CFG_RCGR_MODE_SHFT                                          0xc
#define HWIO_PCC_BLSP0_UART1_CFG_RCGR_SRC_SEL_BMSK                                     0x700
#define HWIO_PCC_BLSP0_UART1_CFG_RCGR_SRC_SEL_SHFT                                       0x8
#define HWIO_PCC_BLSP0_UART1_CFG_RCGR_SRC_DIV_BMSK                                      0x1f
#define HWIO_PCC_BLSP0_UART1_CFG_RCGR_SRC_DIV_SHFT                                       0x0

#define HWIO_PCC_BLSP0_UART1_M_ADDR                                               (PCC_REG_REG_BASE      + 0x0004000c)
#define HWIO_PCC_BLSP0_UART1_M_RMSK                                                   0xffff
#define HWIO_PCC_BLSP0_UART1_M_IN          \
        in_dword_masked(HWIO_PCC_BLSP0_UART1_M_ADDR, HWIO_PCC_BLSP0_UART1_M_RMSK)
#define HWIO_PCC_BLSP0_UART1_M_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP0_UART1_M_ADDR, m)
#define HWIO_PCC_BLSP0_UART1_M_OUT(v)      \
        out_dword(HWIO_PCC_BLSP0_UART1_M_ADDR,v)
#define HWIO_PCC_BLSP0_UART1_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP0_UART1_M_ADDR,m,v,HWIO_PCC_BLSP0_UART1_M_IN)
#define HWIO_PCC_BLSP0_UART1_M_M_BMSK                                                 0xffff
#define HWIO_PCC_BLSP0_UART1_M_M_SHFT                                                    0x0

#define HWIO_PCC_BLSP0_UART1_N_ADDR                                               (PCC_REG_REG_BASE      + 0x00040010)
#define HWIO_PCC_BLSP0_UART1_N_RMSK                                                   0xffff
#define HWIO_PCC_BLSP0_UART1_N_IN          \
        in_dword_masked(HWIO_PCC_BLSP0_UART1_N_ADDR, HWIO_PCC_BLSP0_UART1_N_RMSK)
#define HWIO_PCC_BLSP0_UART1_N_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP0_UART1_N_ADDR, m)
#define HWIO_PCC_BLSP0_UART1_N_OUT(v)      \
        out_dword(HWIO_PCC_BLSP0_UART1_N_ADDR,v)
#define HWIO_PCC_BLSP0_UART1_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP0_UART1_N_ADDR,m,v,HWIO_PCC_BLSP0_UART1_N_IN)
#define HWIO_PCC_BLSP0_UART1_N_N_BMSK                                                 0xffff
#define HWIO_PCC_BLSP0_UART1_N_N_SHFT                                                    0x0

#define HWIO_PCC_BLSP0_UART1_D_ADDR                                               (PCC_REG_REG_BASE      + 0x00040014)
#define HWIO_PCC_BLSP0_UART1_D_RMSK                                                   0xffff
#define HWIO_PCC_BLSP0_UART1_D_IN          \
        in_dword_masked(HWIO_PCC_BLSP0_UART1_D_ADDR, HWIO_PCC_BLSP0_UART1_D_RMSK)
#define HWIO_PCC_BLSP0_UART1_D_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP0_UART1_D_ADDR, m)
#define HWIO_PCC_BLSP0_UART1_D_OUT(v)      \
        out_dword(HWIO_PCC_BLSP0_UART1_D_ADDR,v)
#define HWIO_PCC_BLSP0_UART1_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP0_UART1_D_ADDR,m,v,HWIO_PCC_BLSP0_UART1_D_IN)
#define HWIO_PCC_BLSP0_UART1_D_D_BMSK                                                 0xffff
#define HWIO_PCC_BLSP0_UART1_D_D_SHFT                                                    0x0

#define HWIO_PCC_BLSP0_UART1_APPS_CBCR_ADDR                                       (PCC_REG_REG_BASE      + 0x00040018)
#define HWIO_PCC_BLSP0_UART1_APPS_CBCR_RMSK                                       0x80000001
#define HWIO_PCC_BLSP0_UART1_APPS_CBCR_IN          \
        in_dword_masked(HWIO_PCC_BLSP0_UART1_APPS_CBCR_ADDR, HWIO_PCC_BLSP0_UART1_APPS_CBCR_RMSK)
#define HWIO_PCC_BLSP0_UART1_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP0_UART1_APPS_CBCR_ADDR, m)
#define HWIO_PCC_BLSP0_UART1_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_PCC_BLSP0_UART1_APPS_CBCR_ADDR,v)
#define HWIO_PCC_BLSP0_UART1_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP0_UART1_APPS_CBCR_ADDR,m,v,HWIO_PCC_BLSP0_UART1_APPS_CBCR_IN)
#define HWIO_PCC_BLSP0_UART1_APPS_CBCR_CLK_OFF_BMSK                               0x80000000
#define HWIO_PCC_BLSP0_UART1_APPS_CBCR_CLK_OFF_SHFT                                     0x1f
#define HWIO_PCC_BLSP0_UART1_APPS_CBCR_CLK_ENABLE_BMSK                                   0x1
#define HWIO_PCC_BLSP0_UART1_APPS_CBCR_CLK_ENABLE_SHFT                                   0x0

#define HWIO_PCC_BLSP0_UART2_BCR_ADDR                                             (PCC_REG_REG_BASE      + 0x00050000)
#define HWIO_PCC_BLSP0_UART2_BCR_RMSK                                                    0x1
#define HWIO_PCC_BLSP0_UART2_BCR_IN          \
        in_dword_masked(HWIO_PCC_BLSP0_UART2_BCR_ADDR, HWIO_PCC_BLSP0_UART2_BCR_RMSK)
#define HWIO_PCC_BLSP0_UART2_BCR_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP0_UART2_BCR_ADDR, m)
#define HWIO_PCC_BLSP0_UART2_BCR_OUT(v)      \
        out_dword(HWIO_PCC_BLSP0_UART2_BCR_ADDR,v)
#define HWIO_PCC_BLSP0_UART2_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP0_UART2_BCR_ADDR,m,v,HWIO_PCC_BLSP0_UART2_BCR_IN)
#define HWIO_PCC_BLSP0_UART2_BCR_BLK_ARES_BMSK                                           0x1
#define HWIO_PCC_BLSP0_UART2_BCR_BLK_ARES_SHFT                                           0x0

#define HWIO_PCC_BLSP0_UART2_CMD_RCGR_ADDR                                        (PCC_REG_REG_BASE      + 0x00050004)
#define HWIO_PCC_BLSP0_UART2_CMD_RCGR_RMSK                                        0x800000f3
#define HWIO_PCC_BLSP0_UART2_CMD_RCGR_IN          \
        in_dword_masked(HWIO_PCC_BLSP0_UART2_CMD_RCGR_ADDR, HWIO_PCC_BLSP0_UART2_CMD_RCGR_RMSK)
#define HWIO_PCC_BLSP0_UART2_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP0_UART2_CMD_RCGR_ADDR, m)
#define HWIO_PCC_BLSP0_UART2_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_PCC_BLSP0_UART2_CMD_RCGR_ADDR,v)
#define HWIO_PCC_BLSP0_UART2_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP0_UART2_CMD_RCGR_ADDR,m,v,HWIO_PCC_BLSP0_UART2_CMD_RCGR_IN)
#define HWIO_PCC_BLSP0_UART2_CMD_RCGR_ROOT_OFF_BMSK                               0x80000000
#define HWIO_PCC_BLSP0_UART2_CMD_RCGR_ROOT_OFF_SHFT                                     0x1f
#define HWIO_PCC_BLSP0_UART2_CMD_RCGR_DIRTY_D_BMSK                                      0x80
#define HWIO_PCC_BLSP0_UART2_CMD_RCGR_DIRTY_D_SHFT                                       0x7
#define HWIO_PCC_BLSP0_UART2_CMD_RCGR_DIRTY_M_BMSK                                      0x40
#define HWIO_PCC_BLSP0_UART2_CMD_RCGR_DIRTY_M_SHFT                                       0x6
#define HWIO_PCC_BLSP0_UART2_CMD_RCGR_DIRTY_N_BMSK                                      0x20
#define HWIO_PCC_BLSP0_UART2_CMD_RCGR_DIRTY_N_SHFT                                       0x5
#define HWIO_PCC_BLSP0_UART2_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                               0x10
#define HWIO_PCC_BLSP0_UART2_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                0x4
#define HWIO_PCC_BLSP0_UART2_CMD_RCGR_ROOT_EN_BMSK                                       0x2
#define HWIO_PCC_BLSP0_UART2_CMD_RCGR_ROOT_EN_SHFT                                       0x1
#define HWIO_PCC_BLSP0_UART2_CMD_RCGR_UPDATE_BMSK                                        0x1
#define HWIO_PCC_BLSP0_UART2_CMD_RCGR_UPDATE_SHFT                                        0x0

#define HWIO_PCC_BLSP0_UART2_CFG_RCGR_ADDR                                        (PCC_REG_REG_BASE      + 0x00050008)
#define HWIO_PCC_BLSP0_UART2_CFG_RCGR_RMSK                                            0x371f
#define HWIO_PCC_BLSP0_UART2_CFG_RCGR_IN          \
        in_dword_masked(HWIO_PCC_BLSP0_UART2_CFG_RCGR_ADDR, HWIO_PCC_BLSP0_UART2_CFG_RCGR_RMSK)
#define HWIO_PCC_BLSP0_UART2_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP0_UART2_CFG_RCGR_ADDR, m)
#define HWIO_PCC_BLSP0_UART2_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_PCC_BLSP0_UART2_CFG_RCGR_ADDR,v)
#define HWIO_PCC_BLSP0_UART2_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP0_UART2_CFG_RCGR_ADDR,m,v,HWIO_PCC_BLSP0_UART2_CFG_RCGR_IN)
#define HWIO_PCC_BLSP0_UART2_CFG_RCGR_MODE_BMSK                                       0x3000
#define HWIO_PCC_BLSP0_UART2_CFG_RCGR_MODE_SHFT                                          0xc
#define HWIO_PCC_BLSP0_UART2_CFG_RCGR_SRC_SEL_BMSK                                     0x700
#define HWIO_PCC_BLSP0_UART2_CFG_RCGR_SRC_SEL_SHFT                                       0x8
#define HWIO_PCC_BLSP0_UART2_CFG_RCGR_SRC_DIV_BMSK                                      0x1f
#define HWIO_PCC_BLSP0_UART2_CFG_RCGR_SRC_DIV_SHFT                                       0x0

#define HWIO_PCC_BLSP0_UART2_M_ADDR                                               (PCC_REG_REG_BASE      + 0x0005000c)
#define HWIO_PCC_BLSP0_UART2_M_RMSK                                                   0xffff
#define HWIO_PCC_BLSP0_UART2_M_IN          \
        in_dword_masked(HWIO_PCC_BLSP0_UART2_M_ADDR, HWIO_PCC_BLSP0_UART2_M_RMSK)
#define HWIO_PCC_BLSP0_UART2_M_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP0_UART2_M_ADDR, m)
#define HWIO_PCC_BLSP0_UART2_M_OUT(v)      \
        out_dword(HWIO_PCC_BLSP0_UART2_M_ADDR,v)
#define HWIO_PCC_BLSP0_UART2_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP0_UART2_M_ADDR,m,v,HWIO_PCC_BLSP0_UART2_M_IN)
#define HWIO_PCC_BLSP0_UART2_M_M_BMSK                                                 0xffff
#define HWIO_PCC_BLSP0_UART2_M_M_SHFT                                                    0x0

#define HWIO_PCC_BLSP0_UART2_N_ADDR                                               (PCC_REG_REG_BASE      + 0x00050010)
#define HWIO_PCC_BLSP0_UART2_N_RMSK                                                   0xffff
#define HWIO_PCC_BLSP0_UART2_N_IN          \
        in_dword_masked(HWIO_PCC_BLSP0_UART2_N_ADDR, HWIO_PCC_BLSP0_UART2_N_RMSK)
#define HWIO_PCC_BLSP0_UART2_N_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP0_UART2_N_ADDR, m)
#define HWIO_PCC_BLSP0_UART2_N_OUT(v)      \
        out_dword(HWIO_PCC_BLSP0_UART2_N_ADDR,v)
#define HWIO_PCC_BLSP0_UART2_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP0_UART2_N_ADDR,m,v,HWIO_PCC_BLSP0_UART2_N_IN)
#define HWIO_PCC_BLSP0_UART2_N_N_BMSK                                                 0xffff
#define HWIO_PCC_BLSP0_UART2_N_N_SHFT                                                    0x0

#define HWIO_PCC_BLSP0_UART2_D_ADDR                                               (PCC_REG_REG_BASE      + 0x00050014)
#define HWIO_PCC_BLSP0_UART2_D_RMSK                                                   0xffff
#define HWIO_PCC_BLSP0_UART2_D_IN          \
        in_dword_masked(HWIO_PCC_BLSP0_UART2_D_ADDR, HWIO_PCC_BLSP0_UART2_D_RMSK)
#define HWIO_PCC_BLSP0_UART2_D_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP0_UART2_D_ADDR, m)
#define HWIO_PCC_BLSP0_UART2_D_OUT(v)      \
        out_dword(HWIO_PCC_BLSP0_UART2_D_ADDR,v)
#define HWIO_PCC_BLSP0_UART2_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP0_UART2_D_ADDR,m,v,HWIO_PCC_BLSP0_UART2_D_IN)
#define HWIO_PCC_BLSP0_UART2_D_D_BMSK                                                 0xffff
#define HWIO_PCC_BLSP0_UART2_D_D_SHFT                                                    0x0

#define HWIO_PCC_BLSP0_UART2_APPS_CBCR_ADDR                                       (PCC_REG_REG_BASE      + 0x00050018)
#define HWIO_PCC_BLSP0_UART2_APPS_CBCR_RMSK                                       0x80000001
#define HWIO_PCC_BLSP0_UART2_APPS_CBCR_IN          \
        in_dword_masked(HWIO_PCC_BLSP0_UART2_APPS_CBCR_ADDR, HWIO_PCC_BLSP0_UART2_APPS_CBCR_RMSK)
#define HWIO_PCC_BLSP0_UART2_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP0_UART2_APPS_CBCR_ADDR, m)
#define HWIO_PCC_BLSP0_UART2_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_PCC_BLSP0_UART2_APPS_CBCR_ADDR,v)
#define HWIO_PCC_BLSP0_UART2_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP0_UART2_APPS_CBCR_ADDR,m,v,HWIO_PCC_BLSP0_UART2_APPS_CBCR_IN)
#define HWIO_PCC_BLSP0_UART2_APPS_CBCR_CLK_OFF_BMSK                               0x80000000
#define HWIO_PCC_BLSP0_UART2_APPS_CBCR_CLK_OFF_SHFT                                     0x1f
#define HWIO_PCC_BLSP0_UART2_APPS_CBCR_CLK_ENABLE_BMSK                                   0x1
#define HWIO_PCC_BLSP0_UART2_APPS_CBCR_CLK_ENABLE_SHFT                                   0x0

#define HWIO_PCC_BLSP0_UART3_BCR_ADDR                                             (PCC_REG_REG_BASE      + 0x00060000)
#define HWIO_PCC_BLSP0_UART3_BCR_RMSK                                                    0x1
#define HWIO_PCC_BLSP0_UART3_BCR_IN          \
        in_dword_masked(HWIO_PCC_BLSP0_UART3_BCR_ADDR, HWIO_PCC_BLSP0_UART3_BCR_RMSK)
#define HWIO_PCC_BLSP0_UART3_BCR_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP0_UART3_BCR_ADDR, m)
#define HWIO_PCC_BLSP0_UART3_BCR_OUT(v)      \
        out_dword(HWIO_PCC_BLSP0_UART3_BCR_ADDR,v)
#define HWIO_PCC_BLSP0_UART3_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP0_UART3_BCR_ADDR,m,v,HWIO_PCC_BLSP0_UART3_BCR_IN)
#define HWIO_PCC_BLSP0_UART3_BCR_BLK_ARES_BMSK                                           0x1
#define HWIO_PCC_BLSP0_UART3_BCR_BLK_ARES_SHFT                                           0x0

#define HWIO_PCC_BLSP0_UART3_CMD_RCGR_ADDR                                        (PCC_REG_REG_BASE      + 0x00060004)
#define HWIO_PCC_BLSP0_UART3_CMD_RCGR_RMSK                                        0x800000f3
#define HWIO_PCC_BLSP0_UART3_CMD_RCGR_IN          \
        in_dword_masked(HWIO_PCC_BLSP0_UART3_CMD_RCGR_ADDR, HWIO_PCC_BLSP0_UART3_CMD_RCGR_RMSK)
#define HWIO_PCC_BLSP0_UART3_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP0_UART3_CMD_RCGR_ADDR, m)
#define HWIO_PCC_BLSP0_UART3_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_PCC_BLSP0_UART3_CMD_RCGR_ADDR,v)
#define HWIO_PCC_BLSP0_UART3_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP0_UART3_CMD_RCGR_ADDR,m,v,HWIO_PCC_BLSP0_UART3_CMD_RCGR_IN)
#define HWIO_PCC_BLSP0_UART3_CMD_RCGR_ROOT_OFF_BMSK                               0x80000000
#define HWIO_PCC_BLSP0_UART3_CMD_RCGR_ROOT_OFF_SHFT                                     0x1f
#define HWIO_PCC_BLSP0_UART3_CMD_RCGR_DIRTY_D_BMSK                                      0x80
#define HWIO_PCC_BLSP0_UART3_CMD_RCGR_DIRTY_D_SHFT                                       0x7
#define HWIO_PCC_BLSP0_UART3_CMD_RCGR_DIRTY_M_BMSK                                      0x40
#define HWIO_PCC_BLSP0_UART3_CMD_RCGR_DIRTY_M_SHFT                                       0x6
#define HWIO_PCC_BLSP0_UART3_CMD_RCGR_DIRTY_N_BMSK                                      0x20
#define HWIO_PCC_BLSP0_UART3_CMD_RCGR_DIRTY_N_SHFT                                       0x5
#define HWIO_PCC_BLSP0_UART3_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                               0x10
#define HWIO_PCC_BLSP0_UART3_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                0x4
#define HWIO_PCC_BLSP0_UART3_CMD_RCGR_ROOT_EN_BMSK                                       0x2
#define HWIO_PCC_BLSP0_UART3_CMD_RCGR_ROOT_EN_SHFT                                       0x1
#define HWIO_PCC_BLSP0_UART3_CMD_RCGR_UPDATE_BMSK                                        0x1
#define HWIO_PCC_BLSP0_UART3_CMD_RCGR_UPDATE_SHFT                                        0x0

#define HWIO_PCC_BLSP0_UART3_CFG_RCGR_ADDR                                        (PCC_REG_REG_BASE      + 0x00060008)
#define HWIO_PCC_BLSP0_UART3_CFG_RCGR_RMSK                                            0x371f
#define HWIO_PCC_BLSP0_UART3_CFG_RCGR_IN          \
        in_dword_masked(HWIO_PCC_BLSP0_UART3_CFG_RCGR_ADDR, HWIO_PCC_BLSP0_UART3_CFG_RCGR_RMSK)
#define HWIO_PCC_BLSP0_UART3_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP0_UART3_CFG_RCGR_ADDR, m)
#define HWIO_PCC_BLSP0_UART3_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_PCC_BLSP0_UART3_CFG_RCGR_ADDR,v)
#define HWIO_PCC_BLSP0_UART3_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP0_UART3_CFG_RCGR_ADDR,m,v,HWIO_PCC_BLSP0_UART3_CFG_RCGR_IN)
#define HWIO_PCC_BLSP0_UART3_CFG_RCGR_MODE_BMSK                                       0x3000
#define HWIO_PCC_BLSP0_UART3_CFG_RCGR_MODE_SHFT                                          0xc
#define HWIO_PCC_BLSP0_UART3_CFG_RCGR_SRC_SEL_BMSK                                     0x700
#define HWIO_PCC_BLSP0_UART3_CFG_RCGR_SRC_SEL_SHFT                                       0x8
#define HWIO_PCC_BLSP0_UART3_CFG_RCGR_SRC_DIV_BMSK                                      0x1f
#define HWIO_PCC_BLSP0_UART3_CFG_RCGR_SRC_DIV_SHFT                                       0x0

#define HWIO_PCC_BLSP0_UART3_M_ADDR                                               (PCC_REG_REG_BASE      + 0x0006000c)
#define HWIO_PCC_BLSP0_UART3_M_RMSK                                                   0xffff
#define HWIO_PCC_BLSP0_UART3_M_IN          \
        in_dword_masked(HWIO_PCC_BLSP0_UART3_M_ADDR, HWIO_PCC_BLSP0_UART3_M_RMSK)
#define HWIO_PCC_BLSP0_UART3_M_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP0_UART3_M_ADDR, m)
#define HWIO_PCC_BLSP0_UART3_M_OUT(v)      \
        out_dword(HWIO_PCC_BLSP0_UART3_M_ADDR,v)
#define HWIO_PCC_BLSP0_UART3_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP0_UART3_M_ADDR,m,v,HWIO_PCC_BLSP0_UART3_M_IN)
#define HWIO_PCC_BLSP0_UART3_M_M_BMSK                                                 0xffff
#define HWIO_PCC_BLSP0_UART3_M_M_SHFT                                                    0x0

#define HWIO_PCC_BLSP0_UART3_N_ADDR                                               (PCC_REG_REG_BASE      + 0x00060010)
#define HWIO_PCC_BLSP0_UART3_N_RMSK                                                   0xffff
#define HWIO_PCC_BLSP0_UART3_N_IN          \
        in_dword_masked(HWIO_PCC_BLSP0_UART3_N_ADDR, HWIO_PCC_BLSP0_UART3_N_RMSK)
#define HWIO_PCC_BLSP0_UART3_N_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP0_UART3_N_ADDR, m)
#define HWIO_PCC_BLSP0_UART3_N_OUT(v)      \
        out_dword(HWIO_PCC_BLSP0_UART3_N_ADDR,v)
#define HWIO_PCC_BLSP0_UART3_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP0_UART3_N_ADDR,m,v,HWIO_PCC_BLSP0_UART3_N_IN)
#define HWIO_PCC_BLSP0_UART3_N_N_BMSK                                                 0xffff
#define HWIO_PCC_BLSP0_UART3_N_N_SHFT                                                    0x0

#define HWIO_PCC_BLSP0_UART3_D_ADDR                                               (PCC_REG_REG_BASE      + 0x00060014)
#define HWIO_PCC_BLSP0_UART3_D_RMSK                                                   0xffff
#define HWIO_PCC_BLSP0_UART3_D_IN          \
        in_dword_masked(HWIO_PCC_BLSP0_UART3_D_ADDR, HWIO_PCC_BLSP0_UART3_D_RMSK)
#define HWIO_PCC_BLSP0_UART3_D_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP0_UART3_D_ADDR, m)
#define HWIO_PCC_BLSP0_UART3_D_OUT(v)      \
        out_dword(HWIO_PCC_BLSP0_UART3_D_ADDR,v)
#define HWIO_PCC_BLSP0_UART3_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP0_UART3_D_ADDR,m,v,HWIO_PCC_BLSP0_UART3_D_IN)
#define HWIO_PCC_BLSP0_UART3_D_D_BMSK                                                 0xffff
#define HWIO_PCC_BLSP0_UART3_D_D_SHFT                                                    0x0

#define HWIO_PCC_BLSP0_UART3_APPS_CBCR_ADDR                                       (PCC_REG_REG_BASE      + 0x00060018)
#define HWIO_PCC_BLSP0_UART3_APPS_CBCR_RMSK                                       0x80000001
#define HWIO_PCC_BLSP0_UART3_APPS_CBCR_IN          \
        in_dword_masked(HWIO_PCC_BLSP0_UART3_APPS_CBCR_ADDR, HWIO_PCC_BLSP0_UART3_APPS_CBCR_RMSK)
#define HWIO_PCC_BLSP0_UART3_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP0_UART3_APPS_CBCR_ADDR, m)
#define HWIO_PCC_BLSP0_UART3_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_PCC_BLSP0_UART3_APPS_CBCR_ADDR,v)
#define HWIO_PCC_BLSP0_UART3_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP0_UART3_APPS_CBCR_ADDR,m,v,HWIO_PCC_BLSP0_UART3_APPS_CBCR_IN)
#define HWIO_PCC_BLSP0_UART3_APPS_CBCR_CLK_OFF_BMSK                               0x80000000
#define HWIO_PCC_BLSP0_UART3_APPS_CBCR_CLK_OFF_SHFT                                     0x1f
#define HWIO_PCC_BLSP0_UART3_APPS_CBCR_CLK_ENABLE_BMSK                                   0x1
#define HWIO_PCC_BLSP0_UART3_APPS_CBCR_CLK_ENABLE_SHFT                                   0x0

#define HWIO_PCC_BLSP1_BCR_ADDR                                                   (PCC_REG_REG_BASE      + 0x00070000)
#define HWIO_PCC_BLSP1_BCR_RMSK                                                          0x1
#define HWIO_PCC_BLSP1_BCR_IN          \
        in_dword_masked(HWIO_PCC_BLSP1_BCR_ADDR, HWIO_PCC_BLSP1_BCR_RMSK)
#define HWIO_PCC_BLSP1_BCR_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP1_BCR_ADDR, m)
#define HWIO_PCC_BLSP1_BCR_OUT(v)      \
        out_dword(HWIO_PCC_BLSP1_BCR_ADDR,v)
#define HWIO_PCC_BLSP1_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP1_BCR_ADDR,m,v,HWIO_PCC_BLSP1_BCR_IN)
#define HWIO_PCC_BLSP1_BCR_BLK_ARES_BMSK                                                 0x1
#define HWIO_PCC_BLSP1_BCR_BLK_ARES_SHFT                                                 0x0

#define HWIO_PCC_PFAB_BLSP1_FCLK_CBCR_ADDR                                        (PCC_REG_REG_BASE      + 0x00070014)
#define HWIO_PCC_PFAB_BLSP1_FCLK_CBCR_RMSK                                        0x80000001
#define HWIO_PCC_PFAB_BLSP1_FCLK_CBCR_IN          \
        in_dword_masked(HWIO_PCC_PFAB_BLSP1_FCLK_CBCR_ADDR, HWIO_PCC_PFAB_BLSP1_FCLK_CBCR_RMSK)
#define HWIO_PCC_PFAB_BLSP1_FCLK_CBCR_INM(m)      \
        in_dword_masked(HWIO_PCC_PFAB_BLSP1_FCLK_CBCR_ADDR, m)
#define HWIO_PCC_PFAB_BLSP1_FCLK_CBCR_OUT(v)      \
        out_dword(HWIO_PCC_PFAB_BLSP1_FCLK_CBCR_ADDR,v)
#define HWIO_PCC_PFAB_BLSP1_FCLK_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_PFAB_BLSP1_FCLK_CBCR_ADDR,m,v,HWIO_PCC_PFAB_BLSP1_FCLK_CBCR_IN)
#define HWIO_PCC_PFAB_BLSP1_FCLK_CBCR_CLK_OFF_BMSK                                0x80000000
#define HWIO_PCC_PFAB_BLSP1_FCLK_CBCR_CLK_OFF_SHFT                                      0x1f
#define HWIO_PCC_PFAB_BLSP1_FCLK_CBCR_CLK_ENABLE_BMSK                                    0x1
#define HWIO_PCC_PFAB_BLSP1_FCLK_CBCR_CLK_ENABLE_SHFT                                    0x0

#define HWIO_PCC_BLSP1_AHB_CBCR_ADDR                                              (PCC_REG_REG_BASE      + 0x00070018)
#define HWIO_PCC_BLSP1_AHB_CBCR_RMSK                                              0x80007ff1
#define HWIO_PCC_BLSP1_AHB_CBCR_IN          \
        in_dword_masked(HWIO_PCC_BLSP1_AHB_CBCR_ADDR, HWIO_PCC_BLSP1_AHB_CBCR_RMSK)
#define HWIO_PCC_BLSP1_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP1_AHB_CBCR_ADDR, m)
#define HWIO_PCC_BLSP1_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_PCC_BLSP1_AHB_CBCR_ADDR,v)
#define HWIO_PCC_BLSP1_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP1_AHB_CBCR_ADDR,m,v,HWIO_PCC_BLSP1_AHB_CBCR_IN)
#define HWIO_PCC_BLSP1_AHB_CBCR_CLK_OFF_BMSK                                      0x80000000
#define HWIO_PCC_BLSP1_AHB_CBCR_CLK_OFF_SHFT                                            0x1f
#define HWIO_PCC_BLSP1_AHB_CBCR_FORCE_MEM_CORE_ON_BMSK                                0x4000
#define HWIO_PCC_BLSP1_AHB_CBCR_FORCE_MEM_CORE_ON_SHFT                                   0xe
#define HWIO_PCC_BLSP1_AHB_CBCR_FORCE_MEM_PERIPH_ON_BMSK                              0x2000
#define HWIO_PCC_BLSP1_AHB_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                 0xd
#define HWIO_PCC_BLSP1_AHB_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                             0x1000
#define HWIO_PCC_BLSP1_AHB_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                0xc
#define HWIO_PCC_BLSP1_AHB_CBCR_WAKEUP_BMSK                                            0xf00
#define HWIO_PCC_BLSP1_AHB_CBCR_WAKEUP_SHFT                                              0x8
#define HWIO_PCC_BLSP1_AHB_CBCR_SLEEP_BMSK                                              0xf0
#define HWIO_PCC_BLSP1_AHB_CBCR_SLEEP_SHFT                                               0x4
#define HWIO_PCC_BLSP1_AHB_CBCR_CLK_ENABLE_BMSK                                          0x1
#define HWIO_PCC_BLSP1_AHB_CBCR_CLK_ENABLE_SHFT                                          0x0

#define HWIO_PCC_BLSP1_SLEEP_CBCR_ADDR                                            (PCC_REG_REG_BASE      + 0x00070024)
#define HWIO_PCC_BLSP1_SLEEP_CBCR_RMSK                                            0x80000001
#define HWIO_PCC_BLSP1_SLEEP_CBCR_IN          \
        in_dword_masked(HWIO_PCC_BLSP1_SLEEP_CBCR_ADDR, HWIO_PCC_BLSP1_SLEEP_CBCR_RMSK)
#define HWIO_PCC_BLSP1_SLEEP_CBCR_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP1_SLEEP_CBCR_ADDR, m)
#define HWIO_PCC_BLSP1_SLEEP_CBCR_OUT(v)      \
        out_dword(HWIO_PCC_BLSP1_SLEEP_CBCR_ADDR,v)
#define HWIO_PCC_BLSP1_SLEEP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP1_SLEEP_CBCR_ADDR,m,v,HWIO_PCC_BLSP1_SLEEP_CBCR_IN)
#define HWIO_PCC_BLSP1_SLEEP_CBCR_CLK_OFF_BMSK                                    0x80000000
#define HWIO_PCC_BLSP1_SLEEP_CBCR_CLK_OFF_SHFT                                          0x1f
#define HWIO_PCC_BLSP1_SLEEP_CBCR_CLK_ENABLE_BMSK                                        0x1
#define HWIO_PCC_BLSP1_SLEEP_CBCR_CLK_ENABLE_SHFT                                        0x0

#define HWIO_PCC_BLSP1_QUP0_BCR_ADDR                                              (PCC_REG_REG_BASE      + 0x00080000)
#define HWIO_PCC_BLSP1_QUP0_BCR_RMSK                                                     0x1
#define HWIO_PCC_BLSP1_QUP0_BCR_IN          \
        in_dword_masked(HWIO_PCC_BLSP1_QUP0_BCR_ADDR, HWIO_PCC_BLSP1_QUP0_BCR_RMSK)
#define HWIO_PCC_BLSP1_QUP0_BCR_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP1_QUP0_BCR_ADDR, m)
#define HWIO_PCC_BLSP1_QUP0_BCR_OUT(v)      \
        out_dword(HWIO_PCC_BLSP1_QUP0_BCR_ADDR,v)
#define HWIO_PCC_BLSP1_QUP0_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP1_QUP0_BCR_ADDR,m,v,HWIO_PCC_BLSP1_QUP0_BCR_IN)
#define HWIO_PCC_BLSP1_QUP0_BCR_BLK_ARES_BMSK                                            0x1
#define HWIO_PCC_BLSP1_QUP0_BCR_BLK_ARES_SHFT                                            0x0

#define HWIO_PCC_BLSP1_QUP0_I2C_CFG_RCGR_ADDR                                     (PCC_REG_REG_BASE      + 0x00080004)
#define HWIO_PCC_BLSP1_QUP0_I2C_CFG_RCGR_RMSK                                          0x71f
#define HWIO_PCC_BLSP1_QUP0_I2C_CFG_RCGR_IN          \
        in_dword_masked(HWIO_PCC_BLSP1_QUP0_I2C_CFG_RCGR_ADDR, HWIO_PCC_BLSP1_QUP0_I2C_CFG_RCGR_RMSK)
#define HWIO_PCC_BLSP1_QUP0_I2C_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP1_QUP0_I2C_CFG_RCGR_ADDR, m)
#define HWIO_PCC_BLSP1_QUP0_I2C_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_PCC_BLSP1_QUP0_I2C_CFG_RCGR_ADDR,v)
#define HWIO_PCC_BLSP1_QUP0_I2C_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP1_QUP0_I2C_CFG_RCGR_ADDR,m,v,HWIO_PCC_BLSP1_QUP0_I2C_CFG_RCGR_IN)
#define HWIO_PCC_BLSP1_QUP0_I2C_CFG_RCGR_SRC_SEL_BMSK                                  0x700
#define HWIO_PCC_BLSP1_QUP0_I2C_CFG_RCGR_SRC_SEL_SHFT                                    0x8
#define HWIO_PCC_BLSP1_QUP0_I2C_CFG_RCGR_SRC_DIV_BMSK                                   0x1f
#define HWIO_PCC_BLSP1_QUP0_I2C_CFG_RCGR_SRC_DIV_SHFT                                    0x0

#define HWIO_PCC_BLSP1_QUP0_I2C_CMD_RCGR_ADDR                                     (PCC_REG_REG_BASE      + 0x00080008)
#define HWIO_PCC_BLSP1_QUP0_I2C_CMD_RCGR_RMSK                                     0x80000013
#define HWIO_PCC_BLSP1_QUP0_I2C_CMD_RCGR_IN          \
        in_dword_masked(HWIO_PCC_BLSP1_QUP0_I2C_CMD_RCGR_ADDR, HWIO_PCC_BLSP1_QUP0_I2C_CMD_RCGR_RMSK)
#define HWIO_PCC_BLSP1_QUP0_I2C_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP1_QUP0_I2C_CMD_RCGR_ADDR, m)
#define HWIO_PCC_BLSP1_QUP0_I2C_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_PCC_BLSP1_QUP0_I2C_CMD_RCGR_ADDR,v)
#define HWIO_PCC_BLSP1_QUP0_I2C_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP1_QUP0_I2C_CMD_RCGR_ADDR,m,v,HWIO_PCC_BLSP1_QUP0_I2C_CMD_RCGR_IN)
#define HWIO_PCC_BLSP1_QUP0_I2C_CMD_RCGR_ROOT_OFF_BMSK                            0x80000000
#define HWIO_PCC_BLSP1_QUP0_I2C_CMD_RCGR_ROOT_OFF_SHFT                                  0x1f
#define HWIO_PCC_BLSP1_QUP0_I2C_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                            0x10
#define HWIO_PCC_BLSP1_QUP0_I2C_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                             0x4
#define HWIO_PCC_BLSP1_QUP0_I2C_CMD_RCGR_ROOT_EN_BMSK                                    0x2
#define HWIO_PCC_BLSP1_QUP0_I2C_CMD_RCGR_ROOT_EN_SHFT                                    0x1
#define HWIO_PCC_BLSP1_QUP0_I2C_CMD_RCGR_UPDATE_BMSK                                     0x1
#define HWIO_PCC_BLSP1_QUP0_I2C_CMD_RCGR_UPDATE_SHFT                                     0x0

#define HWIO_PCC_BLSP1_QUP0_I2C_APPS_CBCR_ADDR                                    (PCC_REG_REG_BASE      + 0x0008000c)
#define HWIO_PCC_BLSP1_QUP0_I2C_APPS_CBCR_RMSK                                    0x80000001
#define HWIO_PCC_BLSP1_QUP0_I2C_APPS_CBCR_IN          \
        in_dword_masked(HWIO_PCC_BLSP1_QUP0_I2C_APPS_CBCR_ADDR, HWIO_PCC_BLSP1_QUP0_I2C_APPS_CBCR_RMSK)
#define HWIO_PCC_BLSP1_QUP0_I2C_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP1_QUP0_I2C_APPS_CBCR_ADDR, m)
#define HWIO_PCC_BLSP1_QUP0_I2C_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_PCC_BLSP1_QUP0_I2C_APPS_CBCR_ADDR,v)
#define HWIO_PCC_BLSP1_QUP0_I2C_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP1_QUP0_I2C_APPS_CBCR_ADDR,m,v,HWIO_PCC_BLSP1_QUP0_I2C_APPS_CBCR_IN)
#define HWIO_PCC_BLSP1_QUP0_I2C_APPS_CBCR_CLK_OFF_BMSK                            0x80000000
#define HWIO_PCC_BLSP1_QUP0_I2C_APPS_CBCR_CLK_OFF_SHFT                                  0x1f
#define HWIO_PCC_BLSP1_QUP0_I2C_APPS_CBCR_CLK_ENABLE_BMSK                                0x1
#define HWIO_PCC_BLSP1_QUP0_I2C_APPS_CBCR_CLK_ENABLE_SHFT                                0x0

#define HWIO_PCC_BLSP1_QUP1_BCR_ADDR                                              (PCC_REG_REG_BASE      + 0x00090000)
#define HWIO_PCC_BLSP1_QUP1_BCR_RMSK                                                     0x1
#define HWIO_PCC_BLSP1_QUP1_BCR_IN          \
        in_dword_masked(HWIO_PCC_BLSP1_QUP1_BCR_ADDR, HWIO_PCC_BLSP1_QUP1_BCR_RMSK)
#define HWIO_PCC_BLSP1_QUP1_BCR_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP1_QUP1_BCR_ADDR, m)
#define HWIO_PCC_BLSP1_QUP1_BCR_OUT(v)      \
        out_dword(HWIO_PCC_BLSP1_QUP1_BCR_ADDR,v)
#define HWIO_PCC_BLSP1_QUP1_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP1_QUP1_BCR_ADDR,m,v,HWIO_PCC_BLSP1_QUP1_BCR_IN)
#define HWIO_PCC_BLSP1_QUP1_BCR_BLK_ARES_BMSK                                            0x1
#define HWIO_PCC_BLSP1_QUP1_BCR_BLK_ARES_SHFT                                            0x0

#define HWIO_PCC_BLSP1_QUP1_I2C_CMD_RCGR_ADDR                                     (PCC_REG_REG_BASE      + 0x00090004)
#define HWIO_PCC_BLSP1_QUP1_I2C_CMD_RCGR_RMSK                                     0x80000013
#define HWIO_PCC_BLSP1_QUP1_I2C_CMD_RCGR_IN          \
        in_dword_masked(HWIO_PCC_BLSP1_QUP1_I2C_CMD_RCGR_ADDR, HWIO_PCC_BLSP1_QUP1_I2C_CMD_RCGR_RMSK)
#define HWIO_PCC_BLSP1_QUP1_I2C_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP1_QUP1_I2C_CMD_RCGR_ADDR, m)
#define HWIO_PCC_BLSP1_QUP1_I2C_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_PCC_BLSP1_QUP1_I2C_CMD_RCGR_ADDR,v)
#define HWIO_PCC_BLSP1_QUP1_I2C_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP1_QUP1_I2C_CMD_RCGR_ADDR,m,v,HWIO_PCC_BLSP1_QUP1_I2C_CMD_RCGR_IN)
#define HWIO_PCC_BLSP1_QUP1_I2C_CMD_RCGR_ROOT_OFF_BMSK                            0x80000000
#define HWIO_PCC_BLSP1_QUP1_I2C_CMD_RCGR_ROOT_OFF_SHFT                                  0x1f
#define HWIO_PCC_BLSP1_QUP1_I2C_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                            0x10
#define HWIO_PCC_BLSP1_QUP1_I2C_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                             0x4
#define HWIO_PCC_BLSP1_QUP1_I2C_CMD_RCGR_ROOT_EN_BMSK                                    0x2
#define HWIO_PCC_BLSP1_QUP1_I2C_CMD_RCGR_ROOT_EN_SHFT                                    0x1
#define HWIO_PCC_BLSP1_QUP1_I2C_CMD_RCGR_UPDATE_BMSK                                     0x1
#define HWIO_PCC_BLSP1_QUP1_I2C_CMD_RCGR_UPDATE_SHFT                                     0x0

#define HWIO_PCC_BLSP1_QUP1_I2C_CFG_RCGR_ADDR                                     (PCC_REG_REG_BASE      + 0x00090008)
#define HWIO_PCC_BLSP1_QUP1_I2C_CFG_RCGR_RMSK                                          0x71f
#define HWIO_PCC_BLSP1_QUP1_I2C_CFG_RCGR_IN          \
        in_dword_masked(HWIO_PCC_BLSP1_QUP1_I2C_CFG_RCGR_ADDR, HWIO_PCC_BLSP1_QUP1_I2C_CFG_RCGR_RMSK)
#define HWIO_PCC_BLSP1_QUP1_I2C_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP1_QUP1_I2C_CFG_RCGR_ADDR, m)
#define HWIO_PCC_BLSP1_QUP1_I2C_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_PCC_BLSP1_QUP1_I2C_CFG_RCGR_ADDR,v)
#define HWIO_PCC_BLSP1_QUP1_I2C_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP1_QUP1_I2C_CFG_RCGR_ADDR,m,v,HWIO_PCC_BLSP1_QUP1_I2C_CFG_RCGR_IN)
#define HWIO_PCC_BLSP1_QUP1_I2C_CFG_RCGR_SRC_SEL_BMSK                                  0x700
#define HWIO_PCC_BLSP1_QUP1_I2C_CFG_RCGR_SRC_SEL_SHFT                                    0x8
#define HWIO_PCC_BLSP1_QUP1_I2C_CFG_RCGR_SRC_DIV_BMSK                                   0x1f
#define HWIO_PCC_BLSP1_QUP1_I2C_CFG_RCGR_SRC_DIV_SHFT                                    0x0

#define HWIO_PCC_BLSP1_QUP1_I2C_APPS_CBCR_ADDR                                    (PCC_REG_REG_BASE      + 0x0009000c)
#define HWIO_PCC_BLSP1_QUP1_I2C_APPS_CBCR_RMSK                                    0x80000001
#define HWIO_PCC_BLSP1_QUP1_I2C_APPS_CBCR_IN          \
        in_dword_masked(HWIO_PCC_BLSP1_QUP1_I2C_APPS_CBCR_ADDR, HWIO_PCC_BLSP1_QUP1_I2C_APPS_CBCR_RMSK)
#define HWIO_PCC_BLSP1_QUP1_I2C_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP1_QUP1_I2C_APPS_CBCR_ADDR, m)
#define HWIO_PCC_BLSP1_QUP1_I2C_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_PCC_BLSP1_QUP1_I2C_APPS_CBCR_ADDR,v)
#define HWIO_PCC_BLSP1_QUP1_I2C_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP1_QUP1_I2C_APPS_CBCR_ADDR,m,v,HWIO_PCC_BLSP1_QUP1_I2C_APPS_CBCR_IN)
#define HWIO_PCC_BLSP1_QUP1_I2C_APPS_CBCR_CLK_OFF_BMSK                            0x80000000
#define HWIO_PCC_BLSP1_QUP1_I2C_APPS_CBCR_CLK_OFF_SHFT                                  0x1f
#define HWIO_PCC_BLSP1_QUP1_I2C_APPS_CBCR_CLK_ENABLE_BMSK                                0x1
#define HWIO_PCC_BLSP1_QUP1_I2C_APPS_CBCR_CLK_ENABLE_SHFT                                0x0

#define HWIO_PCC_BLSP1_QUP2_BCR_ADDR                                              (PCC_REG_REG_BASE      + 0x000a0000)
#define HWIO_PCC_BLSP1_QUP2_BCR_RMSK                                                     0x1
#define HWIO_PCC_BLSP1_QUP2_BCR_IN          \
        in_dword_masked(HWIO_PCC_BLSP1_QUP2_BCR_ADDR, HWIO_PCC_BLSP1_QUP2_BCR_RMSK)
#define HWIO_PCC_BLSP1_QUP2_BCR_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP1_QUP2_BCR_ADDR, m)
#define HWIO_PCC_BLSP1_QUP2_BCR_OUT(v)      \
        out_dword(HWIO_PCC_BLSP1_QUP2_BCR_ADDR,v)
#define HWIO_PCC_BLSP1_QUP2_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP1_QUP2_BCR_ADDR,m,v,HWIO_PCC_BLSP1_QUP2_BCR_IN)
#define HWIO_PCC_BLSP1_QUP2_BCR_BLK_ARES_BMSK                                            0x1
#define HWIO_PCC_BLSP1_QUP2_BCR_BLK_ARES_SHFT                                            0x0

#define HWIO_PCC_BLSP1_QUP2_I2C_CMD_RCGR_ADDR                                     (PCC_REG_REG_BASE      + 0x000a0004)
#define HWIO_PCC_BLSP1_QUP2_I2C_CMD_RCGR_RMSK                                     0x80000013
#define HWIO_PCC_BLSP1_QUP2_I2C_CMD_RCGR_IN          \
        in_dword_masked(HWIO_PCC_BLSP1_QUP2_I2C_CMD_RCGR_ADDR, HWIO_PCC_BLSP1_QUP2_I2C_CMD_RCGR_RMSK)
#define HWIO_PCC_BLSP1_QUP2_I2C_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP1_QUP2_I2C_CMD_RCGR_ADDR, m)
#define HWIO_PCC_BLSP1_QUP2_I2C_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_PCC_BLSP1_QUP2_I2C_CMD_RCGR_ADDR,v)
#define HWIO_PCC_BLSP1_QUP2_I2C_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP1_QUP2_I2C_CMD_RCGR_ADDR,m,v,HWIO_PCC_BLSP1_QUP2_I2C_CMD_RCGR_IN)
#define HWIO_PCC_BLSP1_QUP2_I2C_CMD_RCGR_ROOT_OFF_BMSK                            0x80000000
#define HWIO_PCC_BLSP1_QUP2_I2C_CMD_RCGR_ROOT_OFF_SHFT                                  0x1f
#define HWIO_PCC_BLSP1_QUP2_I2C_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                            0x10
#define HWIO_PCC_BLSP1_QUP2_I2C_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                             0x4
#define HWIO_PCC_BLSP1_QUP2_I2C_CMD_RCGR_ROOT_EN_BMSK                                    0x2
#define HWIO_PCC_BLSP1_QUP2_I2C_CMD_RCGR_ROOT_EN_SHFT                                    0x1
#define HWIO_PCC_BLSP1_QUP2_I2C_CMD_RCGR_UPDATE_BMSK                                     0x1
#define HWIO_PCC_BLSP1_QUP2_I2C_CMD_RCGR_UPDATE_SHFT                                     0x0

#define HWIO_PCC_BLSP1_QUP2_I2C_CFG_RCGR_ADDR                                     (PCC_REG_REG_BASE      + 0x000a0008)
#define HWIO_PCC_BLSP1_QUP2_I2C_CFG_RCGR_RMSK                                          0x71f
#define HWIO_PCC_BLSP1_QUP2_I2C_CFG_RCGR_IN          \
        in_dword_masked(HWIO_PCC_BLSP1_QUP2_I2C_CFG_RCGR_ADDR, HWIO_PCC_BLSP1_QUP2_I2C_CFG_RCGR_RMSK)
#define HWIO_PCC_BLSP1_QUP2_I2C_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP1_QUP2_I2C_CFG_RCGR_ADDR, m)
#define HWIO_PCC_BLSP1_QUP2_I2C_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_PCC_BLSP1_QUP2_I2C_CFG_RCGR_ADDR,v)
#define HWIO_PCC_BLSP1_QUP2_I2C_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP1_QUP2_I2C_CFG_RCGR_ADDR,m,v,HWIO_PCC_BLSP1_QUP2_I2C_CFG_RCGR_IN)
#define HWIO_PCC_BLSP1_QUP2_I2C_CFG_RCGR_SRC_SEL_BMSK                                  0x700
#define HWIO_PCC_BLSP1_QUP2_I2C_CFG_RCGR_SRC_SEL_SHFT                                    0x8
#define HWIO_PCC_BLSP1_QUP2_I2C_CFG_RCGR_SRC_DIV_BMSK                                   0x1f
#define HWIO_PCC_BLSP1_QUP2_I2C_CFG_RCGR_SRC_DIV_SHFT                                    0x0

#define HWIO_PCC_BLSP1_QUP2_I2C_APPS_CBCR_ADDR                                    (PCC_REG_REG_BASE      + 0x000a000c)
#define HWIO_PCC_BLSP1_QUP2_I2C_APPS_CBCR_RMSK                                    0x80000001
#define HWIO_PCC_BLSP1_QUP2_I2C_APPS_CBCR_IN          \
        in_dword_masked(HWIO_PCC_BLSP1_QUP2_I2C_APPS_CBCR_ADDR, HWIO_PCC_BLSP1_QUP2_I2C_APPS_CBCR_RMSK)
#define HWIO_PCC_BLSP1_QUP2_I2C_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP1_QUP2_I2C_APPS_CBCR_ADDR, m)
#define HWIO_PCC_BLSP1_QUP2_I2C_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_PCC_BLSP1_QUP2_I2C_APPS_CBCR_ADDR,v)
#define HWIO_PCC_BLSP1_QUP2_I2C_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP1_QUP2_I2C_APPS_CBCR_ADDR,m,v,HWIO_PCC_BLSP1_QUP2_I2C_APPS_CBCR_IN)
#define HWIO_PCC_BLSP1_QUP2_I2C_APPS_CBCR_CLK_OFF_BMSK                            0x80000000
#define HWIO_PCC_BLSP1_QUP2_I2C_APPS_CBCR_CLK_OFF_SHFT                                  0x1f
#define HWIO_PCC_BLSP1_QUP2_I2C_APPS_CBCR_CLK_ENABLE_BMSK                                0x1
#define HWIO_PCC_BLSP1_QUP2_I2C_APPS_CBCR_CLK_ENABLE_SHFT                                0x0

#define HWIO_PCC_BLSP1_QUP3_BCR_ADDR                                              (PCC_REG_REG_BASE      + 0x000b0000)
#define HWIO_PCC_BLSP1_QUP3_BCR_RMSK                                                     0x1
#define HWIO_PCC_BLSP1_QUP3_BCR_IN          \
        in_dword_masked(HWIO_PCC_BLSP1_QUP3_BCR_ADDR, HWIO_PCC_BLSP1_QUP3_BCR_RMSK)
#define HWIO_PCC_BLSP1_QUP3_BCR_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP1_QUP3_BCR_ADDR, m)
#define HWIO_PCC_BLSP1_QUP3_BCR_OUT(v)      \
        out_dword(HWIO_PCC_BLSP1_QUP3_BCR_ADDR,v)
#define HWIO_PCC_BLSP1_QUP3_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP1_QUP3_BCR_ADDR,m,v,HWIO_PCC_BLSP1_QUP3_BCR_IN)
#define HWIO_PCC_BLSP1_QUP3_BCR_BLK_ARES_BMSK                                            0x1
#define HWIO_PCC_BLSP1_QUP3_BCR_BLK_ARES_SHFT                                            0x0

#define HWIO_PCC_BLSP1_QUP3_I2C_CMD_RCGR_ADDR                                     (PCC_REG_REG_BASE      + 0x000b0004)
#define HWIO_PCC_BLSP1_QUP3_I2C_CMD_RCGR_RMSK                                     0x80000013
#define HWIO_PCC_BLSP1_QUP3_I2C_CMD_RCGR_IN          \
        in_dword_masked(HWIO_PCC_BLSP1_QUP3_I2C_CMD_RCGR_ADDR, HWIO_PCC_BLSP1_QUP3_I2C_CMD_RCGR_RMSK)
#define HWIO_PCC_BLSP1_QUP3_I2C_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP1_QUP3_I2C_CMD_RCGR_ADDR, m)
#define HWIO_PCC_BLSP1_QUP3_I2C_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_PCC_BLSP1_QUP3_I2C_CMD_RCGR_ADDR,v)
#define HWIO_PCC_BLSP1_QUP3_I2C_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP1_QUP3_I2C_CMD_RCGR_ADDR,m,v,HWIO_PCC_BLSP1_QUP3_I2C_CMD_RCGR_IN)
#define HWIO_PCC_BLSP1_QUP3_I2C_CMD_RCGR_ROOT_OFF_BMSK                            0x80000000
#define HWIO_PCC_BLSP1_QUP3_I2C_CMD_RCGR_ROOT_OFF_SHFT                                  0x1f
#define HWIO_PCC_BLSP1_QUP3_I2C_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                            0x10
#define HWIO_PCC_BLSP1_QUP3_I2C_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                             0x4
#define HWIO_PCC_BLSP1_QUP3_I2C_CMD_RCGR_ROOT_EN_BMSK                                    0x2
#define HWIO_PCC_BLSP1_QUP3_I2C_CMD_RCGR_ROOT_EN_SHFT                                    0x1
#define HWIO_PCC_BLSP1_QUP3_I2C_CMD_RCGR_UPDATE_BMSK                                     0x1
#define HWIO_PCC_BLSP1_QUP3_I2C_CMD_RCGR_UPDATE_SHFT                                     0x0

#define HWIO_PCC_BLSP1_QUP3_I2C_CFG_RCGR_ADDR                                     (PCC_REG_REG_BASE      + 0x000b0008)
#define HWIO_PCC_BLSP1_QUP3_I2C_CFG_RCGR_RMSK                                          0x71f
#define HWIO_PCC_BLSP1_QUP3_I2C_CFG_RCGR_IN          \
        in_dword_masked(HWIO_PCC_BLSP1_QUP3_I2C_CFG_RCGR_ADDR, HWIO_PCC_BLSP1_QUP3_I2C_CFG_RCGR_RMSK)
#define HWIO_PCC_BLSP1_QUP3_I2C_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP1_QUP3_I2C_CFG_RCGR_ADDR, m)
#define HWIO_PCC_BLSP1_QUP3_I2C_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_PCC_BLSP1_QUP3_I2C_CFG_RCGR_ADDR,v)
#define HWIO_PCC_BLSP1_QUP3_I2C_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP1_QUP3_I2C_CFG_RCGR_ADDR,m,v,HWIO_PCC_BLSP1_QUP3_I2C_CFG_RCGR_IN)
#define HWIO_PCC_BLSP1_QUP3_I2C_CFG_RCGR_SRC_SEL_BMSK                                  0x700
#define HWIO_PCC_BLSP1_QUP3_I2C_CFG_RCGR_SRC_SEL_SHFT                                    0x8
#define HWIO_PCC_BLSP1_QUP3_I2C_CFG_RCGR_SRC_DIV_BMSK                                   0x1f
#define HWIO_PCC_BLSP1_QUP3_I2C_CFG_RCGR_SRC_DIV_SHFT                                    0x0

#define HWIO_PCC_BLSP1_QUP3_I2C_APPS_CBCR_ADDR                                    (PCC_REG_REG_BASE      + 0x000b000c)
#define HWIO_PCC_BLSP1_QUP3_I2C_APPS_CBCR_RMSK                                    0x80000001
#define HWIO_PCC_BLSP1_QUP3_I2C_APPS_CBCR_IN          \
        in_dword_masked(HWIO_PCC_BLSP1_QUP3_I2C_APPS_CBCR_ADDR, HWIO_PCC_BLSP1_QUP3_I2C_APPS_CBCR_RMSK)
#define HWIO_PCC_BLSP1_QUP3_I2C_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP1_QUP3_I2C_APPS_CBCR_ADDR, m)
#define HWIO_PCC_BLSP1_QUP3_I2C_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_PCC_BLSP1_QUP3_I2C_APPS_CBCR_ADDR,v)
#define HWIO_PCC_BLSP1_QUP3_I2C_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP1_QUP3_I2C_APPS_CBCR_ADDR,m,v,HWIO_PCC_BLSP1_QUP3_I2C_APPS_CBCR_IN)
#define HWIO_PCC_BLSP1_QUP3_I2C_APPS_CBCR_CLK_OFF_BMSK                            0x80000000
#define HWIO_PCC_BLSP1_QUP3_I2C_APPS_CBCR_CLK_OFF_SHFT                                  0x1f
#define HWIO_PCC_BLSP1_QUP3_I2C_APPS_CBCR_CLK_ENABLE_BMSK                                0x1
#define HWIO_PCC_BLSP1_QUP3_I2C_APPS_CBCR_CLK_ENABLE_SHFT                                0x0

#define HWIO_PCC_BLSP2_BCR_ADDR                                                   (PCC_REG_REG_BASE      + 0x000c0000)
#define HWIO_PCC_BLSP2_BCR_RMSK                                                          0x1
#define HWIO_PCC_BLSP2_BCR_IN          \
        in_dword_masked(HWIO_PCC_BLSP2_BCR_ADDR, HWIO_PCC_BLSP2_BCR_RMSK)
#define HWIO_PCC_BLSP2_BCR_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP2_BCR_ADDR, m)
#define HWIO_PCC_BLSP2_BCR_OUT(v)      \
        out_dword(HWIO_PCC_BLSP2_BCR_ADDR,v)
#define HWIO_PCC_BLSP2_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP2_BCR_ADDR,m,v,HWIO_PCC_BLSP2_BCR_IN)
#define HWIO_PCC_BLSP2_BCR_BLK_ARES_BMSK                                                 0x1
#define HWIO_PCC_BLSP2_BCR_BLK_ARES_SHFT                                                 0x0

#define HWIO_PCC_PFAB_BLSP2_FCLK_CBCR_ADDR                                        (PCC_REG_REG_BASE      + 0x000c0014)
#define HWIO_PCC_PFAB_BLSP2_FCLK_CBCR_RMSK                                        0x80000001
#define HWIO_PCC_PFAB_BLSP2_FCLK_CBCR_IN          \
        in_dword_masked(HWIO_PCC_PFAB_BLSP2_FCLK_CBCR_ADDR, HWIO_PCC_PFAB_BLSP2_FCLK_CBCR_RMSK)
#define HWIO_PCC_PFAB_BLSP2_FCLK_CBCR_INM(m)      \
        in_dword_masked(HWIO_PCC_PFAB_BLSP2_FCLK_CBCR_ADDR, m)
#define HWIO_PCC_PFAB_BLSP2_FCLK_CBCR_OUT(v)      \
        out_dword(HWIO_PCC_PFAB_BLSP2_FCLK_CBCR_ADDR,v)
#define HWIO_PCC_PFAB_BLSP2_FCLK_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_PFAB_BLSP2_FCLK_CBCR_ADDR,m,v,HWIO_PCC_PFAB_BLSP2_FCLK_CBCR_IN)
#define HWIO_PCC_PFAB_BLSP2_FCLK_CBCR_CLK_OFF_BMSK                                0x80000000
#define HWIO_PCC_PFAB_BLSP2_FCLK_CBCR_CLK_OFF_SHFT                                      0x1f
#define HWIO_PCC_PFAB_BLSP2_FCLK_CBCR_CLK_ENABLE_BMSK                                    0x1
#define HWIO_PCC_PFAB_BLSP2_FCLK_CBCR_CLK_ENABLE_SHFT                                    0x0

#define HWIO_PCC_BLSP2_AHB_CBCR_ADDR                                              (PCC_REG_REG_BASE      + 0x000c0018)
#define HWIO_PCC_BLSP2_AHB_CBCR_RMSK                                              0x80007ff1
#define HWIO_PCC_BLSP2_AHB_CBCR_IN          \
        in_dword_masked(HWIO_PCC_BLSP2_AHB_CBCR_ADDR, HWIO_PCC_BLSP2_AHB_CBCR_RMSK)
#define HWIO_PCC_BLSP2_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP2_AHB_CBCR_ADDR, m)
#define HWIO_PCC_BLSP2_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_PCC_BLSP2_AHB_CBCR_ADDR,v)
#define HWIO_PCC_BLSP2_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP2_AHB_CBCR_ADDR,m,v,HWIO_PCC_BLSP2_AHB_CBCR_IN)
#define HWIO_PCC_BLSP2_AHB_CBCR_CLK_OFF_BMSK                                      0x80000000
#define HWIO_PCC_BLSP2_AHB_CBCR_CLK_OFF_SHFT                                            0x1f
#define HWIO_PCC_BLSP2_AHB_CBCR_FORCE_MEM_CORE_ON_BMSK                                0x4000
#define HWIO_PCC_BLSP2_AHB_CBCR_FORCE_MEM_CORE_ON_SHFT                                   0xe
#define HWIO_PCC_BLSP2_AHB_CBCR_FORCE_MEM_PERIPH_ON_BMSK                              0x2000
#define HWIO_PCC_BLSP2_AHB_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                 0xd
#define HWIO_PCC_BLSP2_AHB_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                             0x1000
#define HWIO_PCC_BLSP2_AHB_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                0xc
#define HWIO_PCC_BLSP2_AHB_CBCR_WAKEUP_BMSK                                            0xf00
#define HWIO_PCC_BLSP2_AHB_CBCR_WAKEUP_SHFT                                              0x8
#define HWIO_PCC_BLSP2_AHB_CBCR_SLEEP_BMSK                                              0xf0
#define HWIO_PCC_BLSP2_AHB_CBCR_SLEEP_SHFT                                               0x4
#define HWIO_PCC_BLSP2_AHB_CBCR_CLK_ENABLE_BMSK                                          0x1
#define HWIO_PCC_BLSP2_AHB_CBCR_CLK_ENABLE_SHFT                                          0x0

#define HWIO_PCC_BLSP2_SLEEP_CBCR_ADDR                                            (PCC_REG_REG_BASE      + 0x000c0024)
#define HWIO_PCC_BLSP2_SLEEP_CBCR_RMSK                                            0x80000001
#define HWIO_PCC_BLSP2_SLEEP_CBCR_IN          \
        in_dword_masked(HWIO_PCC_BLSP2_SLEEP_CBCR_ADDR, HWIO_PCC_BLSP2_SLEEP_CBCR_RMSK)
#define HWIO_PCC_BLSP2_SLEEP_CBCR_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP2_SLEEP_CBCR_ADDR, m)
#define HWIO_PCC_BLSP2_SLEEP_CBCR_OUT(v)      \
        out_dword(HWIO_PCC_BLSP2_SLEEP_CBCR_ADDR,v)
#define HWIO_PCC_BLSP2_SLEEP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP2_SLEEP_CBCR_ADDR,m,v,HWIO_PCC_BLSP2_SLEEP_CBCR_IN)
#define HWIO_PCC_BLSP2_SLEEP_CBCR_CLK_OFF_BMSK                                    0x80000000
#define HWIO_PCC_BLSP2_SLEEP_CBCR_CLK_OFF_SHFT                                          0x1f
#define HWIO_PCC_BLSP2_SLEEP_CBCR_CLK_ENABLE_BMSK                                        0x1
#define HWIO_PCC_BLSP2_SLEEP_CBCR_CLK_ENABLE_SHFT                                        0x0

#define HWIO_PCC_BLSP2_QUP0_BCR_ADDR                                              (PCC_REG_REG_BASE      + 0x000d0000)
#define HWIO_PCC_BLSP2_QUP0_BCR_RMSK                                                     0x1
#define HWIO_PCC_BLSP2_QUP0_BCR_IN          \
        in_dword_masked(HWIO_PCC_BLSP2_QUP0_BCR_ADDR, HWIO_PCC_BLSP2_QUP0_BCR_RMSK)
#define HWIO_PCC_BLSP2_QUP0_BCR_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP2_QUP0_BCR_ADDR, m)
#define HWIO_PCC_BLSP2_QUP0_BCR_OUT(v)      \
        out_dword(HWIO_PCC_BLSP2_QUP0_BCR_ADDR,v)
#define HWIO_PCC_BLSP2_QUP0_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP2_QUP0_BCR_ADDR,m,v,HWIO_PCC_BLSP2_QUP0_BCR_IN)
#define HWIO_PCC_BLSP2_QUP0_BCR_BLK_ARES_BMSK                                            0x1
#define HWIO_PCC_BLSP2_QUP0_BCR_BLK_ARES_SHFT                                            0x0

#define HWIO_PCC_BLSP2_QUP0_I2C_CMD_RCGR_ADDR                                     (PCC_REG_REG_BASE      + 0x000d0004)
#define HWIO_PCC_BLSP2_QUP0_I2C_CMD_RCGR_RMSK                                     0x80000013
#define HWIO_PCC_BLSP2_QUP0_I2C_CMD_RCGR_IN          \
        in_dword_masked(HWIO_PCC_BLSP2_QUP0_I2C_CMD_RCGR_ADDR, HWIO_PCC_BLSP2_QUP0_I2C_CMD_RCGR_RMSK)
#define HWIO_PCC_BLSP2_QUP0_I2C_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP2_QUP0_I2C_CMD_RCGR_ADDR, m)
#define HWIO_PCC_BLSP2_QUP0_I2C_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_PCC_BLSP2_QUP0_I2C_CMD_RCGR_ADDR,v)
#define HWIO_PCC_BLSP2_QUP0_I2C_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP2_QUP0_I2C_CMD_RCGR_ADDR,m,v,HWIO_PCC_BLSP2_QUP0_I2C_CMD_RCGR_IN)
#define HWIO_PCC_BLSP2_QUP0_I2C_CMD_RCGR_ROOT_OFF_BMSK                            0x80000000
#define HWIO_PCC_BLSP2_QUP0_I2C_CMD_RCGR_ROOT_OFF_SHFT                                  0x1f
#define HWIO_PCC_BLSP2_QUP0_I2C_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                            0x10
#define HWIO_PCC_BLSP2_QUP0_I2C_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                             0x4
#define HWIO_PCC_BLSP2_QUP0_I2C_CMD_RCGR_ROOT_EN_BMSK                                    0x2
#define HWIO_PCC_BLSP2_QUP0_I2C_CMD_RCGR_ROOT_EN_SHFT                                    0x1
#define HWIO_PCC_BLSP2_QUP0_I2C_CMD_RCGR_UPDATE_BMSK                                     0x1
#define HWIO_PCC_BLSP2_QUP0_I2C_CMD_RCGR_UPDATE_SHFT                                     0x0

#define HWIO_PCC_BLSP2_QUP0_I2C_CFG_RCGR_ADDR                                     (PCC_REG_REG_BASE      + 0x000d0008)
#define HWIO_PCC_BLSP2_QUP0_I2C_CFG_RCGR_RMSK                                          0x71f
#define HWIO_PCC_BLSP2_QUP0_I2C_CFG_RCGR_IN          \
        in_dword_masked(HWIO_PCC_BLSP2_QUP0_I2C_CFG_RCGR_ADDR, HWIO_PCC_BLSP2_QUP0_I2C_CFG_RCGR_RMSK)
#define HWIO_PCC_BLSP2_QUP0_I2C_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP2_QUP0_I2C_CFG_RCGR_ADDR, m)
#define HWIO_PCC_BLSP2_QUP0_I2C_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_PCC_BLSP2_QUP0_I2C_CFG_RCGR_ADDR,v)
#define HWIO_PCC_BLSP2_QUP0_I2C_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP2_QUP0_I2C_CFG_RCGR_ADDR,m,v,HWIO_PCC_BLSP2_QUP0_I2C_CFG_RCGR_IN)
#define HWIO_PCC_BLSP2_QUP0_I2C_CFG_RCGR_SRC_SEL_BMSK                                  0x700
#define HWIO_PCC_BLSP2_QUP0_I2C_CFG_RCGR_SRC_SEL_SHFT                                    0x8
#define HWIO_PCC_BLSP2_QUP0_I2C_CFG_RCGR_SRC_DIV_BMSK                                   0x1f
#define HWIO_PCC_BLSP2_QUP0_I2C_CFG_RCGR_SRC_DIV_SHFT                                    0x0

#define HWIO_PCC_BLSP2_QUP0_I2C_APPS_CBCR_ADDR                                    (PCC_REG_REG_BASE      + 0x000d000c)
#define HWIO_PCC_BLSP2_QUP0_I2C_APPS_CBCR_RMSK                                    0x80000001
#define HWIO_PCC_BLSP2_QUP0_I2C_APPS_CBCR_IN          \
        in_dword_masked(HWIO_PCC_BLSP2_QUP0_I2C_APPS_CBCR_ADDR, HWIO_PCC_BLSP2_QUP0_I2C_APPS_CBCR_RMSK)
#define HWIO_PCC_BLSP2_QUP0_I2C_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP2_QUP0_I2C_APPS_CBCR_ADDR, m)
#define HWIO_PCC_BLSP2_QUP0_I2C_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_PCC_BLSP2_QUP0_I2C_APPS_CBCR_ADDR,v)
#define HWIO_PCC_BLSP2_QUP0_I2C_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP2_QUP0_I2C_APPS_CBCR_ADDR,m,v,HWIO_PCC_BLSP2_QUP0_I2C_APPS_CBCR_IN)
#define HWIO_PCC_BLSP2_QUP0_I2C_APPS_CBCR_CLK_OFF_BMSK                            0x80000000
#define HWIO_PCC_BLSP2_QUP0_I2C_APPS_CBCR_CLK_OFF_SHFT                                  0x1f
#define HWIO_PCC_BLSP2_QUP0_I2C_APPS_CBCR_CLK_ENABLE_BMSK                                0x1
#define HWIO_PCC_BLSP2_QUP0_I2C_APPS_CBCR_CLK_ENABLE_SHFT                                0x0

#define HWIO_PCC_BLSP2_QUP1_BCR_ADDR                                              (PCC_REG_REG_BASE      + 0x000e0000)
#define HWIO_PCC_BLSP2_QUP1_BCR_RMSK                                                     0x1
#define HWIO_PCC_BLSP2_QUP1_BCR_IN          \
        in_dword_masked(HWIO_PCC_BLSP2_QUP1_BCR_ADDR, HWIO_PCC_BLSP2_QUP1_BCR_RMSK)
#define HWIO_PCC_BLSP2_QUP1_BCR_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP2_QUP1_BCR_ADDR, m)
#define HWIO_PCC_BLSP2_QUP1_BCR_OUT(v)      \
        out_dword(HWIO_PCC_BLSP2_QUP1_BCR_ADDR,v)
#define HWIO_PCC_BLSP2_QUP1_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP2_QUP1_BCR_ADDR,m,v,HWIO_PCC_BLSP2_QUP1_BCR_IN)
#define HWIO_PCC_BLSP2_QUP1_BCR_BLK_ARES_BMSK                                            0x1
#define HWIO_PCC_BLSP2_QUP1_BCR_BLK_ARES_SHFT                                            0x0

#define HWIO_PCC_BLSP2_QUP1_I2C_CMD_RCGR_ADDR                                     (PCC_REG_REG_BASE      + 0x000e0004)
#define HWIO_PCC_BLSP2_QUP1_I2C_CMD_RCGR_RMSK                                     0x80000013
#define HWIO_PCC_BLSP2_QUP1_I2C_CMD_RCGR_IN          \
        in_dword_masked(HWIO_PCC_BLSP2_QUP1_I2C_CMD_RCGR_ADDR, HWIO_PCC_BLSP2_QUP1_I2C_CMD_RCGR_RMSK)
#define HWIO_PCC_BLSP2_QUP1_I2C_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP2_QUP1_I2C_CMD_RCGR_ADDR, m)
#define HWIO_PCC_BLSP2_QUP1_I2C_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_PCC_BLSP2_QUP1_I2C_CMD_RCGR_ADDR,v)
#define HWIO_PCC_BLSP2_QUP1_I2C_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP2_QUP1_I2C_CMD_RCGR_ADDR,m,v,HWIO_PCC_BLSP2_QUP1_I2C_CMD_RCGR_IN)
#define HWIO_PCC_BLSP2_QUP1_I2C_CMD_RCGR_ROOT_OFF_BMSK                            0x80000000
#define HWIO_PCC_BLSP2_QUP1_I2C_CMD_RCGR_ROOT_OFF_SHFT                                  0x1f
#define HWIO_PCC_BLSP2_QUP1_I2C_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                            0x10
#define HWIO_PCC_BLSP2_QUP1_I2C_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                             0x4
#define HWIO_PCC_BLSP2_QUP1_I2C_CMD_RCGR_ROOT_EN_BMSK                                    0x2
#define HWIO_PCC_BLSP2_QUP1_I2C_CMD_RCGR_ROOT_EN_SHFT                                    0x1
#define HWIO_PCC_BLSP2_QUP1_I2C_CMD_RCGR_UPDATE_BMSK                                     0x1
#define HWIO_PCC_BLSP2_QUP1_I2C_CMD_RCGR_UPDATE_SHFT                                     0x0

#define HWIO_PCC_BLSP2_QUP1_I2C_CFG_RCGR_ADDR                                     (PCC_REG_REG_BASE      + 0x000e0008)
#define HWIO_PCC_BLSP2_QUP1_I2C_CFG_RCGR_RMSK                                          0x71f
#define HWIO_PCC_BLSP2_QUP1_I2C_CFG_RCGR_IN          \
        in_dword_masked(HWIO_PCC_BLSP2_QUP1_I2C_CFG_RCGR_ADDR, HWIO_PCC_BLSP2_QUP1_I2C_CFG_RCGR_RMSK)
#define HWIO_PCC_BLSP2_QUP1_I2C_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP2_QUP1_I2C_CFG_RCGR_ADDR, m)
#define HWIO_PCC_BLSP2_QUP1_I2C_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_PCC_BLSP2_QUP1_I2C_CFG_RCGR_ADDR,v)
#define HWIO_PCC_BLSP2_QUP1_I2C_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP2_QUP1_I2C_CFG_RCGR_ADDR,m,v,HWIO_PCC_BLSP2_QUP1_I2C_CFG_RCGR_IN)
#define HWIO_PCC_BLSP2_QUP1_I2C_CFG_RCGR_SRC_SEL_BMSK                                  0x700
#define HWIO_PCC_BLSP2_QUP1_I2C_CFG_RCGR_SRC_SEL_SHFT                                    0x8
#define HWIO_PCC_BLSP2_QUP1_I2C_CFG_RCGR_SRC_DIV_BMSK                                   0x1f
#define HWIO_PCC_BLSP2_QUP1_I2C_CFG_RCGR_SRC_DIV_SHFT                                    0x0

#define HWIO_PCC_BLSP2_QUP1_I2C_APPS_CBCR_ADDR                                    (PCC_REG_REG_BASE      + 0x000e000c)
#define HWIO_PCC_BLSP2_QUP1_I2C_APPS_CBCR_RMSK                                    0x80000001
#define HWIO_PCC_BLSP2_QUP1_I2C_APPS_CBCR_IN          \
        in_dword_masked(HWIO_PCC_BLSP2_QUP1_I2C_APPS_CBCR_ADDR, HWIO_PCC_BLSP2_QUP1_I2C_APPS_CBCR_RMSK)
#define HWIO_PCC_BLSP2_QUP1_I2C_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP2_QUP1_I2C_APPS_CBCR_ADDR, m)
#define HWIO_PCC_BLSP2_QUP1_I2C_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_PCC_BLSP2_QUP1_I2C_APPS_CBCR_ADDR,v)
#define HWIO_PCC_BLSP2_QUP1_I2C_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP2_QUP1_I2C_APPS_CBCR_ADDR,m,v,HWIO_PCC_BLSP2_QUP1_I2C_APPS_CBCR_IN)
#define HWIO_PCC_BLSP2_QUP1_I2C_APPS_CBCR_CLK_OFF_BMSK                            0x80000000
#define HWIO_PCC_BLSP2_QUP1_I2C_APPS_CBCR_CLK_OFF_SHFT                                  0x1f
#define HWIO_PCC_BLSP2_QUP1_I2C_APPS_CBCR_CLK_ENABLE_BMSK                                0x1
#define HWIO_PCC_BLSP2_QUP1_I2C_APPS_CBCR_CLK_ENABLE_SHFT                                0x0

#define HWIO_PCC_BLSP2_QUP2_BCR_ADDR                                              (PCC_REG_REG_BASE      + 0x000f0000)
#define HWIO_PCC_BLSP2_QUP2_BCR_RMSK                                                     0x1
#define HWIO_PCC_BLSP2_QUP2_BCR_IN          \
        in_dword_masked(HWIO_PCC_BLSP2_QUP2_BCR_ADDR, HWIO_PCC_BLSP2_QUP2_BCR_RMSK)
#define HWIO_PCC_BLSP2_QUP2_BCR_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP2_QUP2_BCR_ADDR, m)
#define HWIO_PCC_BLSP2_QUP2_BCR_OUT(v)      \
        out_dword(HWIO_PCC_BLSP2_QUP2_BCR_ADDR,v)
#define HWIO_PCC_BLSP2_QUP2_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP2_QUP2_BCR_ADDR,m,v,HWIO_PCC_BLSP2_QUP2_BCR_IN)
#define HWIO_PCC_BLSP2_QUP2_BCR_BLK_ARES_BMSK                                            0x1
#define HWIO_PCC_BLSP2_QUP2_BCR_BLK_ARES_SHFT                                            0x0

#define HWIO_PCC_BLSP2_QUP2_I2C_CMD_RCGR_ADDR                                     (PCC_REG_REG_BASE      + 0x000f0004)
#define HWIO_PCC_BLSP2_QUP2_I2C_CMD_RCGR_RMSK                                     0x80000013
#define HWIO_PCC_BLSP2_QUP2_I2C_CMD_RCGR_IN          \
        in_dword_masked(HWIO_PCC_BLSP2_QUP2_I2C_CMD_RCGR_ADDR, HWIO_PCC_BLSP2_QUP2_I2C_CMD_RCGR_RMSK)
#define HWIO_PCC_BLSP2_QUP2_I2C_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP2_QUP2_I2C_CMD_RCGR_ADDR, m)
#define HWIO_PCC_BLSP2_QUP2_I2C_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_PCC_BLSP2_QUP2_I2C_CMD_RCGR_ADDR,v)
#define HWIO_PCC_BLSP2_QUP2_I2C_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP2_QUP2_I2C_CMD_RCGR_ADDR,m,v,HWIO_PCC_BLSP2_QUP2_I2C_CMD_RCGR_IN)
#define HWIO_PCC_BLSP2_QUP2_I2C_CMD_RCGR_ROOT_OFF_BMSK                            0x80000000
#define HWIO_PCC_BLSP2_QUP2_I2C_CMD_RCGR_ROOT_OFF_SHFT                                  0x1f
#define HWIO_PCC_BLSP2_QUP2_I2C_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                            0x10
#define HWIO_PCC_BLSP2_QUP2_I2C_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                             0x4
#define HWIO_PCC_BLSP2_QUP2_I2C_CMD_RCGR_ROOT_EN_BMSK                                    0x2
#define HWIO_PCC_BLSP2_QUP2_I2C_CMD_RCGR_ROOT_EN_SHFT                                    0x1
#define HWIO_PCC_BLSP2_QUP2_I2C_CMD_RCGR_UPDATE_BMSK                                     0x1
#define HWIO_PCC_BLSP2_QUP2_I2C_CMD_RCGR_UPDATE_SHFT                                     0x0

#define HWIO_PCC_BLSP2_QUP2_I2C_CFG_RCGR_ADDR                                     (PCC_REG_REG_BASE      + 0x000f0008)
#define HWIO_PCC_BLSP2_QUP2_I2C_CFG_RCGR_RMSK                                          0x71f
#define HWIO_PCC_BLSP2_QUP2_I2C_CFG_RCGR_IN          \
        in_dword_masked(HWIO_PCC_BLSP2_QUP2_I2C_CFG_RCGR_ADDR, HWIO_PCC_BLSP2_QUP2_I2C_CFG_RCGR_RMSK)
#define HWIO_PCC_BLSP2_QUP2_I2C_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP2_QUP2_I2C_CFG_RCGR_ADDR, m)
#define HWIO_PCC_BLSP2_QUP2_I2C_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_PCC_BLSP2_QUP2_I2C_CFG_RCGR_ADDR,v)
#define HWIO_PCC_BLSP2_QUP2_I2C_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP2_QUP2_I2C_CFG_RCGR_ADDR,m,v,HWIO_PCC_BLSP2_QUP2_I2C_CFG_RCGR_IN)
#define HWIO_PCC_BLSP2_QUP2_I2C_CFG_RCGR_SRC_SEL_BMSK                                  0x700
#define HWIO_PCC_BLSP2_QUP2_I2C_CFG_RCGR_SRC_SEL_SHFT                                    0x8
#define HWIO_PCC_BLSP2_QUP2_I2C_CFG_RCGR_SRC_DIV_BMSK                                   0x1f
#define HWIO_PCC_BLSP2_QUP2_I2C_CFG_RCGR_SRC_DIV_SHFT                                    0x0

#define HWIO_PCC_BLSP2_QUP2_I2C_APPS_CBCR_ADDR                                    (PCC_REG_REG_BASE      + 0x000f000c)
#define HWIO_PCC_BLSP2_QUP2_I2C_APPS_CBCR_RMSK                                    0x80000001
#define HWIO_PCC_BLSP2_QUP2_I2C_APPS_CBCR_IN          \
        in_dword_masked(HWIO_PCC_BLSP2_QUP2_I2C_APPS_CBCR_ADDR, HWIO_PCC_BLSP2_QUP2_I2C_APPS_CBCR_RMSK)
#define HWIO_PCC_BLSP2_QUP2_I2C_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP2_QUP2_I2C_APPS_CBCR_ADDR, m)
#define HWIO_PCC_BLSP2_QUP2_I2C_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_PCC_BLSP2_QUP2_I2C_APPS_CBCR_ADDR,v)
#define HWIO_PCC_BLSP2_QUP2_I2C_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP2_QUP2_I2C_APPS_CBCR_ADDR,m,v,HWIO_PCC_BLSP2_QUP2_I2C_APPS_CBCR_IN)
#define HWIO_PCC_BLSP2_QUP2_I2C_APPS_CBCR_CLK_OFF_BMSK                            0x80000000
#define HWIO_PCC_BLSP2_QUP2_I2C_APPS_CBCR_CLK_OFF_SHFT                                  0x1f
#define HWIO_PCC_BLSP2_QUP2_I2C_APPS_CBCR_CLK_ENABLE_BMSK                                0x1
#define HWIO_PCC_BLSP2_QUP2_I2C_APPS_CBCR_CLK_ENABLE_SHFT                                0x0

#define HWIO_PCC_BLSP2_QUP3_BCR_ADDR                                              (PCC_REG_REG_BASE      + 0x00100000)
#define HWIO_PCC_BLSP2_QUP3_BCR_RMSK                                                     0x1
#define HWIO_PCC_BLSP2_QUP3_BCR_IN          \
        in_dword_masked(HWIO_PCC_BLSP2_QUP3_BCR_ADDR, HWIO_PCC_BLSP2_QUP3_BCR_RMSK)
#define HWIO_PCC_BLSP2_QUP3_BCR_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP2_QUP3_BCR_ADDR, m)
#define HWIO_PCC_BLSP2_QUP3_BCR_OUT(v)      \
        out_dword(HWIO_PCC_BLSP2_QUP3_BCR_ADDR,v)
#define HWIO_PCC_BLSP2_QUP3_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP2_QUP3_BCR_ADDR,m,v,HWIO_PCC_BLSP2_QUP3_BCR_IN)
#define HWIO_PCC_BLSP2_QUP3_BCR_BLK_ARES_BMSK                                            0x1
#define HWIO_PCC_BLSP2_QUP3_BCR_BLK_ARES_SHFT                                            0x0

#define HWIO_PCC_BLSP2_QUP3_I2C_CMD_RCGR_ADDR                                     (PCC_REG_REG_BASE      + 0x00100004)
#define HWIO_PCC_BLSP2_QUP3_I2C_CMD_RCGR_RMSK                                     0x80000013
#define HWIO_PCC_BLSP2_QUP3_I2C_CMD_RCGR_IN          \
        in_dword_masked(HWIO_PCC_BLSP2_QUP3_I2C_CMD_RCGR_ADDR, HWIO_PCC_BLSP2_QUP3_I2C_CMD_RCGR_RMSK)
#define HWIO_PCC_BLSP2_QUP3_I2C_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP2_QUP3_I2C_CMD_RCGR_ADDR, m)
#define HWIO_PCC_BLSP2_QUP3_I2C_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_PCC_BLSP2_QUP3_I2C_CMD_RCGR_ADDR,v)
#define HWIO_PCC_BLSP2_QUP3_I2C_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP2_QUP3_I2C_CMD_RCGR_ADDR,m,v,HWIO_PCC_BLSP2_QUP3_I2C_CMD_RCGR_IN)
#define HWIO_PCC_BLSP2_QUP3_I2C_CMD_RCGR_ROOT_OFF_BMSK                            0x80000000
#define HWIO_PCC_BLSP2_QUP3_I2C_CMD_RCGR_ROOT_OFF_SHFT                                  0x1f
#define HWIO_PCC_BLSP2_QUP3_I2C_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                            0x10
#define HWIO_PCC_BLSP2_QUP3_I2C_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                             0x4
#define HWIO_PCC_BLSP2_QUP3_I2C_CMD_RCGR_ROOT_EN_BMSK                                    0x2
#define HWIO_PCC_BLSP2_QUP3_I2C_CMD_RCGR_ROOT_EN_SHFT                                    0x1
#define HWIO_PCC_BLSP2_QUP3_I2C_CMD_RCGR_UPDATE_BMSK                                     0x1
#define HWIO_PCC_BLSP2_QUP3_I2C_CMD_RCGR_UPDATE_SHFT                                     0x0

#define HWIO_PCC_BLSP2_QUP3_I2C_CFG_RCGR_ADDR                                     (PCC_REG_REG_BASE      + 0x00100008)
#define HWIO_PCC_BLSP2_QUP3_I2C_CFG_RCGR_RMSK                                          0x71f
#define HWIO_PCC_BLSP2_QUP3_I2C_CFG_RCGR_IN          \
        in_dword_masked(HWIO_PCC_BLSP2_QUP3_I2C_CFG_RCGR_ADDR, HWIO_PCC_BLSP2_QUP3_I2C_CFG_RCGR_RMSK)
#define HWIO_PCC_BLSP2_QUP3_I2C_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP2_QUP3_I2C_CFG_RCGR_ADDR, m)
#define HWIO_PCC_BLSP2_QUP3_I2C_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_PCC_BLSP2_QUP3_I2C_CFG_RCGR_ADDR,v)
#define HWIO_PCC_BLSP2_QUP3_I2C_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP2_QUP3_I2C_CFG_RCGR_ADDR,m,v,HWIO_PCC_BLSP2_QUP3_I2C_CFG_RCGR_IN)
#define HWIO_PCC_BLSP2_QUP3_I2C_CFG_RCGR_SRC_SEL_BMSK                                  0x700
#define HWIO_PCC_BLSP2_QUP3_I2C_CFG_RCGR_SRC_SEL_SHFT                                    0x8
#define HWIO_PCC_BLSP2_QUP3_I2C_CFG_RCGR_SRC_DIV_BMSK                                   0x1f
#define HWIO_PCC_BLSP2_QUP3_I2C_CFG_RCGR_SRC_DIV_SHFT                                    0x0

#define HWIO_PCC_BLSP2_QUP3_I2C_APPS_CBCR_ADDR                                    (PCC_REG_REG_BASE      + 0x0010000c)
#define HWIO_PCC_BLSP2_QUP3_I2C_APPS_CBCR_RMSK                                    0x80000001
#define HWIO_PCC_BLSP2_QUP3_I2C_APPS_CBCR_IN          \
        in_dword_masked(HWIO_PCC_BLSP2_QUP3_I2C_APPS_CBCR_ADDR, HWIO_PCC_BLSP2_QUP3_I2C_APPS_CBCR_RMSK)
#define HWIO_PCC_BLSP2_QUP3_I2C_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP2_QUP3_I2C_APPS_CBCR_ADDR, m)
#define HWIO_PCC_BLSP2_QUP3_I2C_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_PCC_BLSP2_QUP3_I2C_APPS_CBCR_ADDR,v)
#define HWIO_PCC_BLSP2_QUP3_I2C_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP2_QUP3_I2C_APPS_CBCR_ADDR,m,v,HWIO_PCC_BLSP2_QUP3_I2C_APPS_CBCR_IN)
#define HWIO_PCC_BLSP2_QUP3_I2C_APPS_CBCR_CLK_OFF_BMSK                            0x80000000
#define HWIO_PCC_BLSP2_QUP3_I2C_APPS_CBCR_CLK_OFF_SHFT                                  0x1f
#define HWIO_PCC_BLSP2_QUP3_I2C_APPS_CBCR_CLK_ENABLE_BMSK                                0x1
#define HWIO_PCC_BLSP2_QUP3_I2C_APPS_CBCR_CLK_ENABLE_SHFT                                0x0

#define HWIO_PCC_BLSP3_BCR_ADDR                                                   (PCC_REG_REG_BASE      + 0x00110000)
#define HWIO_PCC_BLSP3_BCR_RMSK                                                          0x1
#define HWIO_PCC_BLSP3_BCR_IN          \
        in_dword_masked(HWIO_PCC_BLSP3_BCR_ADDR, HWIO_PCC_BLSP3_BCR_RMSK)
#define HWIO_PCC_BLSP3_BCR_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP3_BCR_ADDR, m)
#define HWIO_PCC_BLSP3_BCR_OUT(v)      \
        out_dword(HWIO_PCC_BLSP3_BCR_ADDR,v)
#define HWIO_PCC_BLSP3_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP3_BCR_ADDR,m,v,HWIO_PCC_BLSP3_BCR_IN)
#define HWIO_PCC_BLSP3_BCR_BLK_ARES_BMSK                                                 0x1
#define HWIO_PCC_BLSP3_BCR_BLK_ARES_SHFT                                                 0x0

#define HWIO_PCC_PFAB_BLSP3_FCLK_CBCR_ADDR                                        (PCC_REG_REG_BASE      + 0x0011001c)
#define HWIO_PCC_PFAB_BLSP3_FCLK_CBCR_RMSK                                        0x80000001
#define HWIO_PCC_PFAB_BLSP3_FCLK_CBCR_IN          \
        in_dword_masked(HWIO_PCC_PFAB_BLSP3_FCLK_CBCR_ADDR, HWIO_PCC_PFAB_BLSP3_FCLK_CBCR_RMSK)
#define HWIO_PCC_PFAB_BLSP3_FCLK_CBCR_INM(m)      \
        in_dword_masked(HWIO_PCC_PFAB_BLSP3_FCLK_CBCR_ADDR, m)
#define HWIO_PCC_PFAB_BLSP3_FCLK_CBCR_OUT(v)      \
        out_dword(HWIO_PCC_PFAB_BLSP3_FCLK_CBCR_ADDR,v)
#define HWIO_PCC_PFAB_BLSP3_FCLK_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_PFAB_BLSP3_FCLK_CBCR_ADDR,m,v,HWIO_PCC_PFAB_BLSP3_FCLK_CBCR_IN)
#define HWIO_PCC_PFAB_BLSP3_FCLK_CBCR_CLK_OFF_BMSK                                0x80000000
#define HWIO_PCC_PFAB_BLSP3_FCLK_CBCR_CLK_OFF_SHFT                                      0x1f
#define HWIO_PCC_PFAB_BLSP3_FCLK_CBCR_CLK_ENABLE_BMSK                                    0x1
#define HWIO_PCC_PFAB_BLSP3_FCLK_CBCR_CLK_ENABLE_SHFT                                    0x0

#define HWIO_PCC_BLSP3_AHB_CBCR_ADDR                                              (PCC_REG_REG_BASE      + 0x00110020)
#define HWIO_PCC_BLSP3_AHB_CBCR_RMSK                                              0x80007ff1
#define HWIO_PCC_BLSP3_AHB_CBCR_IN          \
        in_dword_masked(HWIO_PCC_BLSP3_AHB_CBCR_ADDR, HWIO_PCC_BLSP3_AHB_CBCR_RMSK)
#define HWIO_PCC_BLSP3_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP3_AHB_CBCR_ADDR, m)
#define HWIO_PCC_BLSP3_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_PCC_BLSP3_AHB_CBCR_ADDR,v)
#define HWIO_PCC_BLSP3_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP3_AHB_CBCR_ADDR,m,v,HWIO_PCC_BLSP3_AHB_CBCR_IN)
#define HWIO_PCC_BLSP3_AHB_CBCR_CLK_OFF_BMSK                                      0x80000000
#define HWIO_PCC_BLSP3_AHB_CBCR_CLK_OFF_SHFT                                            0x1f
#define HWIO_PCC_BLSP3_AHB_CBCR_FORCE_MEM_CORE_ON_BMSK                                0x4000
#define HWIO_PCC_BLSP3_AHB_CBCR_FORCE_MEM_CORE_ON_SHFT                                   0xe
#define HWIO_PCC_BLSP3_AHB_CBCR_FORCE_MEM_PERIPH_ON_BMSK                              0x2000
#define HWIO_PCC_BLSP3_AHB_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                 0xd
#define HWIO_PCC_BLSP3_AHB_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                             0x1000
#define HWIO_PCC_BLSP3_AHB_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                0xc
#define HWIO_PCC_BLSP3_AHB_CBCR_WAKEUP_BMSK                                            0xf00
#define HWIO_PCC_BLSP3_AHB_CBCR_WAKEUP_SHFT                                              0x8
#define HWIO_PCC_BLSP3_AHB_CBCR_SLEEP_BMSK                                              0xf0
#define HWIO_PCC_BLSP3_AHB_CBCR_SLEEP_SHFT                                               0x4
#define HWIO_PCC_BLSP3_AHB_CBCR_CLK_ENABLE_BMSK                                          0x1
#define HWIO_PCC_BLSP3_AHB_CBCR_CLK_ENABLE_SHFT                                          0x0

#define HWIO_PCC_BLSP3_SLEEP_CBCR_ADDR                                            (PCC_REG_REG_BASE      + 0x00110024)
#define HWIO_PCC_BLSP3_SLEEP_CBCR_RMSK                                            0x80000001
#define HWIO_PCC_BLSP3_SLEEP_CBCR_IN          \
        in_dword_masked(HWIO_PCC_BLSP3_SLEEP_CBCR_ADDR, HWIO_PCC_BLSP3_SLEEP_CBCR_RMSK)
#define HWIO_PCC_BLSP3_SLEEP_CBCR_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP3_SLEEP_CBCR_ADDR, m)
#define HWIO_PCC_BLSP3_SLEEP_CBCR_OUT(v)      \
        out_dword(HWIO_PCC_BLSP3_SLEEP_CBCR_ADDR,v)
#define HWIO_PCC_BLSP3_SLEEP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP3_SLEEP_CBCR_ADDR,m,v,HWIO_PCC_BLSP3_SLEEP_CBCR_IN)
#define HWIO_PCC_BLSP3_SLEEP_CBCR_CLK_OFF_BMSK                                    0x80000000
#define HWIO_PCC_BLSP3_SLEEP_CBCR_CLK_OFF_SHFT                                          0x1f
#define HWIO_PCC_BLSP3_SLEEP_CBCR_CLK_ENABLE_BMSK                                        0x1
#define HWIO_PCC_BLSP3_SLEEP_CBCR_CLK_ENABLE_SHFT                                        0x0

#define HWIO_PCC_BLSP3_QUP0_BCR_ADDR                                              (PCC_REG_REG_BASE      + 0x00120000)
#define HWIO_PCC_BLSP3_QUP0_BCR_RMSK                                                     0x1
#define HWIO_PCC_BLSP3_QUP0_BCR_IN          \
        in_dword_masked(HWIO_PCC_BLSP3_QUP0_BCR_ADDR, HWIO_PCC_BLSP3_QUP0_BCR_RMSK)
#define HWIO_PCC_BLSP3_QUP0_BCR_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP3_QUP0_BCR_ADDR, m)
#define HWIO_PCC_BLSP3_QUP0_BCR_OUT(v)      \
        out_dword(HWIO_PCC_BLSP3_QUP0_BCR_ADDR,v)
#define HWIO_PCC_BLSP3_QUP0_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP3_QUP0_BCR_ADDR,m,v,HWIO_PCC_BLSP3_QUP0_BCR_IN)
#define HWIO_PCC_BLSP3_QUP0_BCR_BLK_ARES_BMSK                                            0x1
#define HWIO_PCC_BLSP3_QUP0_BCR_BLK_ARES_SHFT                                            0x0

#define HWIO_PCC_BLSP3_QUP0_SPI_CMD_RCGR_ADDR                                     (PCC_REG_REG_BASE      + 0x00120004)
#define HWIO_PCC_BLSP3_QUP0_SPI_CMD_RCGR_RMSK                                     0x800000f3
#define HWIO_PCC_BLSP3_QUP0_SPI_CMD_RCGR_IN          \
        in_dword_masked(HWIO_PCC_BLSP3_QUP0_SPI_CMD_RCGR_ADDR, HWIO_PCC_BLSP3_QUP0_SPI_CMD_RCGR_RMSK)
#define HWIO_PCC_BLSP3_QUP0_SPI_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP3_QUP0_SPI_CMD_RCGR_ADDR, m)
#define HWIO_PCC_BLSP3_QUP0_SPI_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_PCC_BLSP3_QUP0_SPI_CMD_RCGR_ADDR,v)
#define HWIO_PCC_BLSP3_QUP0_SPI_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP3_QUP0_SPI_CMD_RCGR_ADDR,m,v,HWIO_PCC_BLSP3_QUP0_SPI_CMD_RCGR_IN)
#define HWIO_PCC_BLSP3_QUP0_SPI_CMD_RCGR_ROOT_OFF_BMSK                            0x80000000
#define HWIO_PCC_BLSP3_QUP0_SPI_CMD_RCGR_ROOT_OFF_SHFT                                  0x1f
#define HWIO_PCC_BLSP3_QUP0_SPI_CMD_RCGR_DIRTY_D_BMSK                                   0x80
#define HWIO_PCC_BLSP3_QUP0_SPI_CMD_RCGR_DIRTY_D_SHFT                                    0x7
#define HWIO_PCC_BLSP3_QUP0_SPI_CMD_RCGR_DIRTY_M_BMSK                                   0x40
#define HWIO_PCC_BLSP3_QUP0_SPI_CMD_RCGR_DIRTY_M_SHFT                                    0x6
#define HWIO_PCC_BLSP3_QUP0_SPI_CMD_RCGR_DIRTY_N_BMSK                                   0x20
#define HWIO_PCC_BLSP3_QUP0_SPI_CMD_RCGR_DIRTY_N_SHFT                                    0x5
#define HWIO_PCC_BLSP3_QUP0_SPI_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                            0x10
#define HWIO_PCC_BLSP3_QUP0_SPI_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                             0x4
#define HWIO_PCC_BLSP3_QUP0_SPI_CMD_RCGR_ROOT_EN_BMSK                                    0x2
#define HWIO_PCC_BLSP3_QUP0_SPI_CMD_RCGR_ROOT_EN_SHFT                                    0x1
#define HWIO_PCC_BLSP3_QUP0_SPI_CMD_RCGR_UPDATE_BMSK                                     0x1
#define HWIO_PCC_BLSP3_QUP0_SPI_CMD_RCGR_UPDATE_SHFT                                     0x0

#define HWIO_PCC_BLSP3_QUP0_SPI_CFG_RCGR_ADDR                                     (PCC_REG_REG_BASE      + 0x00120008)
#define HWIO_PCC_BLSP3_QUP0_SPI_CFG_RCGR_RMSK                                         0x371f
#define HWIO_PCC_BLSP3_QUP0_SPI_CFG_RCGR_IN          \
        in_dword_masked(HWIO_PCC_BLSP3_QUP0_SPI_CFG_RCGR_ADDR, HWIO_PCC_BLSP3_QUP0_SPI_CFG_RCGR_RMSK)
#define HWIO_PCC_BLSP3_QUP0_SPI_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP3_QUP0_SPI_CFG_RCGR_ADDR, m)
#define HWIO_PCC_BLSP3_QUP0_SPI_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_PCC_BLSP3_QUP0_SPI_CFG_RCGR_ADDR,v)
#define HWIO_PCC_BLSP3_QUP0_SPI_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP3_QUP0_SPI_CFG_RCGR_ADDR,m,v,HWIO_PCC_BLSP3_QUP0_SPI_CFG_RCGR_IN)
#define HWIO_PCC_BLSP3_QUP0_SPI_CFG_RCGR_MODE_BMSK                                    0x3000
#define HWIO_PCC_BLSP3_QUP0_SPI_CFG_RCGR_MODE_SHFT                                       0xc
#define HWIO_PCC_BLSP3_QUP0_SPI_CFG_RCGR_SRC_SEL_BMSK                                  0x700
#define HWIO_PCC_BLSP3_QUP0_SPI_CFG_RCGR_SRC_SEL_SHFT                                    0x8
#define HWIO_PCC_BLSP3_QUP0_SPI_CFG_RCGR_SRC_DIV_BMSK                                   0x1f
#define HWIO_PCC_BLSP3_QUP0_SPI_CFG_RCGR_SRC_DIV_SHFT                                    0x0

#define HWIO_PCC_BLSP3_QUP0_SPI_M_ADDR                                            (PCC_REG_REG_BASE      + 0x0012000c)
#define HWIO_PCC_BLSP3_QUP0_SPI_M_RMSK                                                  0xff
#define HWIO_PCC_BLSP3_QUP0_SPI_M_IN          \
        in_dword_masked(HWIO_PCC_BLSP3_QUP0_SPI_M_ADDR, HWIO_PCC_BLSP3_QUP0_SPI_M_RMSK)
#define HWIO_PCC_BLSP3_QUP0_SPI_M_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP3_QUP0_SPI_M_ADDR, m)
#define HWIO_PCC_BLSP3_QUP0_SPI_M_OUT(v)      \
        out_dword(HWIO_PCC_BLSP3_QUP0_SPI_M_ADDR,v)
#define HWIO_PCC_BLSP3_QUP0_SPI_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP3_QUP0_SPI_M_ADDR,m,v,HWIO_PCC_BLSP3_QUP0_SPI_M_IN)
#define HWIO_PCC_BLSP3_QUP0_SPI_M_M_BMSK                                                0xff
#define HWIO_PCC_BLSP3_QUP0_SPI_M_M_SHFT                                                 0x0

#define HWIO_PCC_BLSP3_QUP0_SPI_N_ADDR                                            (PCC_REG_REG_BASE      + 0x00120010)
#define HWIO_PCC_BLSP3_QUP0_SPI_N_RMSK                                                  0xff
#define HWIO_PCC_BLSP3_QUP0_SPI_N_IN          \
        in_dword_masked(HWIO_PCC_BLSP3_QUP0_SPI_N_ADDR, HWIO_PCC_BLSP3_QUP0_SPI_N_RMSK)
#define HWIO_PCC_BLSP3_QUP0_SPI_N_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP3_QUP0_SPI_N_ADDR, m)
#define HWIO_PCC_BLSP3_QUP0_SPI_N_OUT(v)      \
        out_dword(HWIO_PCC_BLSP3_QUP0_SPI_N_ADDR,v)
#define HWIO_PCC_BLSP3_QUP0_SPI_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP3_QUP0_SPI_N_ADDR,m,v,HWIO_PCC_BLSP3_QUP0_SPI_N_IN)
#define HWIO_PCC_BLSP3_QUP0_SPI_N_N_BMSK                                                0xff
#define HWIO_PCC_BLSP3_QUP0_SPI_N_N_SHFT                                                 0x0

#define HWIO_PCC_BLSP3_QUP0_SPI_D_ADDR                                            (PCC_REG_REG_BASE      + 0x00120014)
#define HWIO_PCC_BLSP3_QUP0_SPI_D_RMSK                                                  0xff
#define HWIO_PCC_BLSP3_QUP0_SPI_D_IN          \
        in_dword_masked(HWIO_PCC_BLSP3_QUP0_SPI_D_ADDR, HWIO_PCC_BLSP3_QUP0_SPI_D_RMSK)
#define HWIO_PCC_BLSP3_QUP0_SPI_D_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP3_QUP0_SPI_D_ADDR, m)
#define HWIO_PCC_BLSP3_QUP0_SPI_D_OUT(v)      \
        out_dword(HWIO_PCC_BLSP3_QUP0_SPI_D_ADDR,v)
#define HWIO_PCC_BLSP3_QUP0_SPI_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP3_QUP0_SPI_D_ADDR,m,v,HWIO_PCC_BLSP3_QUP0_SPI_D_IN)
#define HWIO_PCC_BLSP3_QUP0_SPI_D_D_BMSK                                                0xff
#define HWIO_PCC_BLSP3_QUP0_SPI_D_D_SHFT                                                 0x0

#define HWIO_PCC_BLSP3_QUP0_SPI_APPS_CBCR_ADDR                                    (PCC_REG_REG_BASE      + 0x00120018)
#define HWIO_PCC_BLSP3_QUP0_SPI_APPS_CBCR_RMSK                                    0x80000001
#define HWIO_PCC_BLSP3_QUP0_SPI_APPS_CBCR_IN          \
        in_dword_masked(HWIO_PCC_BLSP3_QUP0_SPI_APPS_CBCR_ADDR, HWIO_PCC_BLSP3_QUP0_SPI_APPS_CBCR_RMSK)
#define HWIO_PCC_BLSP3_QUP0_SPI_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP3_QUP0_SPI_APPS_CBCR_ADDR, m)
#define HWIO_PCC_BLSP3_QUP0_SPI_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_PCC_BLSP3_QUP0_SPI_APPS_CBCR_ADDR,v)
#define HWIO_PCC_BLSP3_QUP0_SPI_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP3_QUP0_SPI_APPS_CBCR_ADDR,m,v,HWIO_PCC_BLSP3_QUP0_SPI_APPS_CBCR_IN)
#define HWIO_PCC_BLSP3_QUP0_SPI_APPS_CBCR_CLK_OFF_BMSK                            0x80000000
#define HWIO_PCC_BLSP3_QUP0_SPI_APPS_CBCR_CLK_OFF_SHFT                                  0x1f
#define HWIO_PCC_BLSP3_QUP0_SPI_APPS_CBCR_CLK_ENABLE_BMSK                                0x1
#define HWIO_PCC_BLSP3_QUP0_SPI_APPS_CBCR_CLK_ENABLE_SHFT                                0x0

#define HWIO_PCC_BLSP3_QUP1_BCR_ADDR                                              (PCC_REG_REG_BASE      + 0x00130000)
#define HWIO_PCC_BLSP3_QUP1_BCR_RMSK                                                     0x1
#define HWIO_PCC_BLSP3_QUP1_BCR_IN          \
        in_dword_masked(HWIO_PCC_BLSP3_QUP1_BCR_ADDR, HWIO_PCC_BLSP3_QUP1_BCR_RMSK)
#define HWIO_PCC_BLSP3_QUP1_BCR_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP3_QUP1_BCR_ADDR, m)
#define HWIO_PCC_BLSP3_QUP1_BCR_OUT(v)      \
        out_dword(HWIO_PCC_BLSP3_QUP1_BCR_ADDR,v)
#define HWIO_PCC_BLSP3_QUP1_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP3_QUP1_BCR_ADDR,m,v,HWIO_PCC_BLSP3_QUP1_BCR_IN)
#define HWIO_PCC_BLSP3_QUP1_BCR_BLK_ARES_BMSK                                            0x1
#define HWIO_PCC_BLSP3_QUP1_BCR_BLK_ARES_SHFT                                            0x0

#define HWIO_PCC_BLSP3_QUP1_SPI_CMD_RCGR_ADDR                                     (PCC_REG_REG_BASE      + 0x00130004)
#define HWIO_PCC_BLSP3_QUP1_SPI_CMD_RCGR_RMSK                                     0x800000f3
#define HWIO_PCC_BLSP3_QUP1_SPI_CMD_RCGR_IN          \
        in_dword_masked(HWIO_PCC_BLSP3_QUP1_SPI_CMD_RCGR_ADDR, HWIO_PCC_BLSP3_QUP1_SPI_CMD_RCGR_RMSK)
#define HWIO_PCC_BLSP3_QUP1_SPI_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP3_QUP1_SPI_CMD_RCGR_ADDR, m)
#define HWIO_PCC_BLSP3_QUP1_SPI_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_PCC_BLSP3_QUP1_SPI_CMD_RCGR_ADDR,v)
#define HWIO_PCC_BLSP3_QUP1_SPI_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP3_QUP1_SPI_CMD_RCGR_ADDR,m,v,HWIO_PCC_BLSP3_QUP1_SPI_CMD_RCGR_IN)
#define HWIO_PCC_BLSP3_QUP1_SPI_CMD_RCGR_ROOT_OFF_BMSK                            0x80000000
#define HWIO_PCC_BLSP3_QUP1_SPI_CMD_RCGR_ROOT_OFF_SHFT                                  0x1f
#define HWIO_PCC_BLSP3_QUP1_SPI_CMD_RCGR_DIRTY_D_BMSK                                   0x80
#define HWIO_PCC_BLSP3_QUP1_SPI_CMD_RCGR_DIRTY_D_SHFT                                    0x7
#define HWIO_PCC_BLSP3_QUP1_SPI_CMD_RCGR_DIRTY_M_BMSK                                   0x40
#define HWIO_PCC_BLSP3_QUP1_SPI_CMD_RCGR_DIRTY_M_SHFT                                    0x6
#define HWIO_PCC_BLSP3_QUP1_SPI_CMD_RCGR_DIRTY_N_BMSK                                   0x20
#define HWIO_PCC_BLSP3_QUP1_SPI_CMD_RCGR_DIRTY_N_SHFT                                    0x5
#define HWIO_PCC_BLSP3_QUP1_SPI_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                            0x10
#define HWIO_PCC_BLSP3_QUP1_SPI_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                             0x4
#define HWIO_PCC_BLSP3_QUP1_SPI_CMD_RCGR_ROOT_EN_BMSK                                    0x2
#define HWIO_PCC_BLSP3_QUP1_SPI_CMD_RCGR_ROOT_EN_SHFT                                    0x1
#define HWIO_PCC_BLSP3_QUP1_SPI_CMD_RCGR_UPDATE_BMSK                                     0x1
#define HWIO_PCC_BLSP3_QUP1_SPI_CMD_RCGR_UPDATE_SHFT                                     0x0

#define HWIO_PCC_BLSP3_QUP1_SPI_CFG_RCGR_ADDR                                     (PCC_REG_REG_BASE      + 0x00130008)
#define HWIO_PCC_BLSP3_QUP1_SPI_CFG_RCGR_RMSK                                         0x371f
#define HWIO_PCC_BLSP3_QUP1_SPI_CFG_RCGR_IN          \
        in_dword_masked(HWIO_PCC_BLSP3_QUP1_SPI_CFG_RCGR_ADDR, HWIO_PCC_BLSP3_QUP1_SPI_CFG_RCGR_RMSK)
#define HWIO_PCC_BLSP3_QUP1_SPI_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP3_QUP1_SPI_CFG_RCGR_ADDR, m)
#define HWIO_PCC_BLSP3_QUP1_SPI_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_PCC_BLSP3_QUP1_SPI_CFG_RCGR_ADDR,v)
#define HWIO_PCC_BLSP3_QUP1_SPI_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP3_QUP1_SPI_CFG_RCGR_ADDR,m,v,HWIO_PCC_BLSP3_QUP1_SPI_CFG_RCGR_IN)
#define HWIO_PCC_BLSP3_QUP1_SPI_CFG_RCGR_MODE_BMSK                                    0x3000
#define HWIO_PCC_BLSP3_QUP1_SPI_CFG_RCGR_MODE_SHFT                                       0xc
#define HWIO_PCC_BLSP3_QUP1_SPI_CFG_RCGR_SRC_SEL_BMSK                                  0x700
#define HWIO_PCC_BLSP3_QUP1_SPI_CFG_RCGR_SRC_SEL_SHFT                                    0x8
#define HWIO_PCC_BLSP3_QUP1_SPI_CFG_RCGR_SRC_DIV_BMSK                                   0x1f
#define HWIO_PCC_BLSP3_QUP1_SPI_CFG_RCGR_SRC_DIV_SHFT                                    0x0

#define HWIO_PCC_BLSP3_QUP1_SPI_M_ADDR                                            (PCC_REG_REG_BASE      + 0x0013000c)
#define HWIO_PCC_BLSP3_QUP1_SPI_M_RMSK                                                  0xff
#define HWIO_PCC_BLSP3_QUP1_SPI_M_IN          \
        in_dword_masked(HWIO_PCC_BLSP3_QUP1_SPI_M_ADDR, HWIO_PCC_BLSP3_QUP1_SPI_M_RMSK)
#define HWIO_PCC_BLSP3_QUP1_SPI_M_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP3_QUP1_SPI_M_ADDR, m)
#define HWIO_PCC_BLSP3_QUP1_SPI_M_OUT(v)      \
        out_dword(HWIO_PCC_BLSP3_QUP1_SPI_M_ADDR,v)
#define HWIO_PCC_BLSP3_QUP1_SPI_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP3_QUP1_SPI_M_ADDR,m,v,HWIO_PCC_BLSP3_QUP1_SPI_M_IN)
#define HWIO_PCC_BLSP3_QUP1_SPI_M_M_BMSK                                                0xff
#define HWIO_PCC_BLSP3_QUP1_SPI_M_M_SHFT                                                 0x0

#define HWIO_PCC_BLSP3_QUP1_SPI_N_ADDR                                            (PCC_REG_REG_BASE      + 0x00130010)
#define HWIO_PCC_BLSP3_QUP1_SPI_N_RMSK                                                  0xff
#define HWIO_PCC_BLSP3_QUP1_SPI_N_IN          \
        in_dword_masked(HWIO_PCC_BLSP3_QUP1_SPI_N_ADDR, HWIO_PCC_BLSP3_QUP1_SPI_N_RMSK)
#define HWIO_PCC_BLSP3_QUP1_SPI_N_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP3_QUP1_SPI_N_ADDR, m)
#define HWIO_PCC_BLSP3_QUP1_SPI_N_OUT(v)      \
        out_dword(HWIO_PCC_BLSP3_QUP1_SPI_N_ADDR,v)
#define HWIO_PCC_BLSP3_QUP1_SPI_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP3_QUP1_SPI_N_ADDR,m,v,HWIO_PCC_BLSP3_QUP1_SPI_N_IN)
#define HWIO_PCC_BLSP3_QUP1_SPI_N_N_BMSK                                                0xff
#define HWIO_PCC_BLSP3_QUP1_SPI_N_N_SHFT                                                 0x0

#define HWIO_PCC_BLSP3_QUP1_SPI_D_ADDR                                            (PCC_REG_REG_BASE      + 0x00130014)
#define HWIO_PCC_BLSP3_QUP1_SPI_D_RMSK                                                  0xff
#define HWIO_PCC_BLSP3_QUP1_SPI_D_IN          \
        in_dword_masked(HWIO_PCC_BLSP3_QUP1_SPI_D_ADDR, HWIO_PCC_BLSP3_QUP1_SPI_D_RMSK)
#define HWIO_PCC_BLSP3_QUP1_SPI_D_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP3_QUP1_SPI_D_ADDR, m)
#define HWIO_PCC_BLSP3_QUP1_SPI_D_OUT(v)      \
        out_dword(HWIO_PCC_BLSP3_QUP1_SPI_D_ADDR,v)
#define HWIO_PCC_BLSP3_QUP1_SPI_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP3_QUP1_SPI_D_ADDR,m,v,HWIO_PCC_BLSP3_QUP1_SPI_D_IN)
#define HWIO_PCC_BLSP3_QUP1_SPI_D_D_BMSK                                                0xff
#define HWIO_PCC_BLSP3_QUP1_SPI_D_D_SHFT                                                 0x0

#define HWIO_PCC_BLSP3_QUP1_SPI_APPS_CBCR_ADDR                                    (PCC_REG_REG_BASE      + 0x00130018)
#define HWIO_PCC_BLSP3_QUP1_SPI_APPS_CBCR_RMSK                                    0x80000001
#define HWIO_PCC_BLSP3_QUP1_SPI_APPS_CBCR_IN          \
        in_dword_masked(HWIO_PCC_BLSP3_QUP1_SPI_APPS_CBCR_ADDR, HWIO_PCC_BLSP3_QUP1_SPI_APPS_CBCR_RMSK)
#define HWIO_PCC_BLSP3_QUP1_SPI_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP3_QUP1_SPI_APPS_CBCR_ADDR, m)
#define HWIO_PCC_BLSP3_QUP1_SPI_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_PCC_BLSP3_QUP1_SPI_APPS_CBCR_ADDR,v)
#define HWIO_PCC_BLSP3_QUP1_SPI_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP3_QUP1_SPI_APPS_CBCR_ADDR,m,v,HWIO_PCC_BLSP3_QUP1_SPI_APPS_CBCR_IN)
#define HWIO_PCC_BLSP3_QUP1_SPI_APPS_CBCR_CLK_OFF_BMSK                            0x80000000
#define HWIO_PCC_BLSP3_QUP1_SPI_APPS_CBCR_CLK_OFF_SHFT                                  0x1f
#define HWIO_PCC_BLSP3_QUP1_SPI_APPS_CBCR_CLK_ENABLE_BMSK                                0x1
#define HWIO_PCC_BLSP3_QUP1_SPI_APPS_CBCR_CLK_ENABLE_SHFT                                0x0

#define HWIO_PCC_BLSP3_UART0_BCR_ADDR                                             (PCC_REG_REG_BASE      + 0x00140000)
#define HWIO_PCC_BLSP3_UART0_BCR_RMSK                                                    0x1
#define HWIO_PCC_BLSP3_UART0_BCR_IN          \
        in_dword_masked(HWIO_PCC_BLSP3_UART0_BCR_ADDR, HWIO_PCC_BLSP3_UART0_BCR_RMSK)
#define HWIO_PCC_BLSP3_UART0_BCR_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP3_UART0_BCR_ADDR, m)
#define HWIO_PCC_BLSP3_UART0_BCR_OUT(v)      \
        out_dword(HWIO_PCC_BLSP3_UART0_BCR_ADDR,v)
#define HWIO_PCC_BLSP3_UART0_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP3_UART0_BCR_ADDR,m,v,HWIO_PCC_BLSP3_UART0_BCR_IN)
#define HWIO_PCC_BLSP3_UART0_BCR_BLK_ARES_BMSK                                           0x1
#define HWIO_PCC_BLSP3_UART0_BCR_BLK_ARES_SHFT                                           0x0

#define HWIO_PCC_BLSP3_UART0_CMD_RCGR_ADDR                                        (PCC_REG_REG_BASE      + 0x00140004)
#define HWIO_PCC_BLSP3_UART0_CMD_RCGR_RMSK                                        0x800000f3
#define HWIO_PCC_BLSP3_UART0_CMD_RCGR_IN          \
        in_dword_masked(HWIO_PCC_BLSP3_UART0_CMD_RCGR_ADDR, HWIO_PCC_BLSP3_UART0_CMD_RCGR_RMSK)
#define HWIO_PCC_BLSP3_UART0_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP3_UART0_CMD_RCGR_ADDR, m)
#define HWIO_PCC_BLSP3_UART0_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_PCC_BLSP3_UART0_CMD_RCGR_ADDR,v)
#define HWIO_PCC_BLSP3_UART0_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP3_UART0_CMD_RCGR_ADDR,m,v,HWIO_PCC_BLSP3_UART0_CMD_RCGR_IN)
#define HWIO_PCC_BLSP3_UART0_CMD_RCGR_ROOT_OFF_BMSK                               0x80000000
#define HWIO_PCC_BLSP3_UART0_CMD_RCGR_ROOT_OFF_SHFT                                     0x1f
#define HWIO_PCC_BLSP3_UART0_CMD_RCGR_DIRTY_D_BMSK                                      0x80
#define HWIO_PCC_BLSP3_UART0_CMD_RCGR_DIRTY_D_SHFT                                       0x7
#define HWIO_PCC_BLSP3_UART0_CMD_RCGR_DIRTY_M_BMSK                                      0x40
#define HWIO_PCC_BLSP3_UART0_CMD_RCGR_DIRTY_M_SHFT                                       0x6
#define HWIO_PCC_BLSP3_UART0_CMD_RCGR_DIRTY_N_BMSK                                      0x20
#define HWIO_PCC_BLSP3_UART0_CMD_RCGR_DIRTY_N_SHFT                                       0x5
#define HWIO_PCC_BLSP3_UART0_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                               0x10
#define HWIO_PCC_BLSP3_UART0_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                0x4
#define HWIO_PCC_BLSP3_UART0_CMD_RCGR_ROOT_EN_BMSK                                       0x2
#define HWIO_PCC_BLSP3_UART0_CMD_RCGR_ROOT_EN_SHFT                                       0x1
#define HWIO_PCC_BLSP3_UART0_CMD_RCGR_UPDATE_BMSK                                        0x1
#define HWIO_PCC_BLSP3_UART0_CMD_RCGR_UPDATE_SHFT                                        0x0

#define HWIO_PCC_BLSP3_UART0_CFG_RCGR_ADDR                                        (PCC_REG_REG_BASE      + 0x00140008)
#define HWIO_PCC_BLSP3_UART0_CFG_RCGR_RMSK                                            0x371f
#define HWIO_PCC_BLSP3_UART0_CFG_RCGR_IN          \
        in_dword_masked(HWIO_PCC_BLSP3_UART0_CFG_RCGR_ADDR, HWIO_PCC_BLSP3_UART0_CFG_RCGR_RMSK)
#define HWIO_PCC_BLSP3_UART0_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP3_UART0_CFG_RCGR_ADDR, m)
#define HWIO_PCC_BLSP3_UART0_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_PCC_BLSP3_UART0_CFG_RCGR_ADDR,v)
#define HWIO_PCC_BLSP3_UART0_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP3_UART0_CFG_RCGR_ADDR,m,v,HWIO_PCC_BLSP3_UART0_CFG_RCGR_IN)
#define HWIO_PCC_BLSP3_UART0_CFG_RCGR_MODE_BMSK                                       0x3000
#define HWIO_PCC_BLSP3_UART0_CFG_RCGR_MODE_SHFT                                          0xc
#define HWIO_PCC_BLSP3_UART0_CFG_RCGR_SRC_SEL_BMSK                                     0x700
#define HWIO_PCC_BLSP3_UART0_CFG_RCGR_SRC_SEL_SHFT                                       0x8
#define HWIO_PCC_BLSP3_UART0_CFG_RCGR_SRC_DIV_BMSK                                      0x1f
#define HWIO_PCC_BLSP3_UART0_CFG_RCGR_SRC_DIV_SHFT                                       0x0

#define HWIO_PCC_BLSP3_UART0_M_ADDR                                               (PCC_REG_REG_BASE      + 0x0014000c)
#define HWIO_PCC_BLSP3_UART0_M_RMSK                                                   0xffff
#define HWIO_PCC_BLSP3_UART0_M_IN          \
        in_dword_masked(HWIO_PCC_BLSP3_UART0_M_ADDR, HWIO_PCC_BLSP3_UART0_M_RMSK)
#define HWIO_PCC_BLSP3_UART0_M_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP3_UART0_M_ADDR, m)
#define HWIO_PCC_BLSP3_UART0_M_OUT(v)      \
        out_dword(HWIO_PCC_BLSP3_UART0_M_ADDR,v)
#define HWIO_PCC_BLSP3_UART0_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP3_UART0_M_ADDR,m,v,HWIO_PCC_BLSP3_UART0_M_IN)
#define HWIO_PCC_BLSP3_UART0_M_M_BMSK                                                 0xffff
#define HWIO_PCC_BLSP3_UART0_M_M_SHFT                                                    0x0

#define HWIO_PCC_BLSP3_UART0_N_ADDR                                               (PCC_REG_REG_BASE      + 0x00140010)
#define HWIO_PCC_BLSP3_UART0_N_RMSK                                                   0xffff
#define HWIO_PCC_BLSP3_UART0_N_IN          \
        in_dword_masked(HWIO_PCC_BLSP3_UART0_N_ADDR, HWIO_PCC_BLSP3_UART0_N_RMSK)
#define HWIO_PCC_BLSP3_UART0_N_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP3_UART0_N_ADDR, m)
#define HWIO_PCC_BLSP3_UART0_N_OUT(v)      \
        out_dword(HWIO_PCC_BLSP3_UART0_N_ADDR,v)
#define HWIO_PCC_BLSP3_UART0_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP3_UART0_N_ADDR,m,v,HWIO_PCC_BLSP3_UART0_N_IN)
#define HWIO_PCC_BLSP3_UART0_N_N_BMSK                                                 0xffff
#define HWIO_PCC_BLSP3_UART0_N_N_SHFT                                                    0x0

#define HWIO_PCC_BLSP3_UART0_D_ADDR                                               (PCC_REG_REG_BASE      + 0x00140014)
#define HWIO_PCC_BLSP3_UART0_D_RMSK                                                   0xffff
#define HWIO_PCC_BLSP3_UART0_D_IN          \
        in_dword_masked(HWIO_PCC_BLSP3_UART0_D_ADDR, HWIO_PCC_BLSP3_UART0_D_RMSK)
#define HWIO_PCC_BLSP3_UART0_D_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP3_UART0_D_ADDR, m)
#define HWIO_PCC_BLSP3_UART0_D_OUT(v)      \
        out_dword(HWIO_PCC_BLSP3_UART0_D_ADDR,v)
#define HWIO_PCC_BLSP3_UART0_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP3_UART0_D_ADDR,m,v,HWIO_PCC_BLSP3_UART0_D_IN)
#define HWIO_PCC_BLSP3_UART0_D_D_BMSK                                                 0xffff
#define HWIO_PCC_BLSP3_UART0_D_D_SHFT                                                    0x0

#define HWIO_PCC_BLSP3_UART0_APPS_CBCR_ADDR                                       (PCC_REG_REG_BASE      + 0x00140018)
#define HWIO_PCC_BLSP3_UART0_APPS_CBCR_RMSK                                       0x80000001
#define HWIO_PCC_BLSP3_UART0_APPS_CBCR_IN          \
        in_dword_masked(HWIO_PCC_BLSP3_UART0_APPS_CBCR_ADDR, HWIO_PCC_BLSP3_UART0_APPS_CBCR_RMSK)
#define HWIO_PCC_BLSP3_UART0_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP3_UART0_APPS_CBCR_ADDR, m)
#define HWIO_PCC_BLSP3_UART0_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_PCC_BLSP3_UART0_APPS_CBCR_ADDR,v)
#define HWIO_PCC_BLSP3_UART0_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP3_UART0_APPS_CBCR_ADDR,m,v,HWIO_PCC_BLSP3_UART0_APPS_CBCR_IN)
#define HWIO_PCC_BLSP3_UART0_APPS_CBCR_CLK_OFF_BMSK                               0x80000000
#define HWIO_PCC_BLSP3_UART0_APPS_CBCR_CLK_OFF_SHFT                                     0x1f
#define HWIO_PCC_BLSP3_UART0_APPS_CBCR_CLK_ENABLE_BMSK                                   0x1
#define HWIO_PCC_BLSP3_UART0_APPS_CBCR_CLK_ENABLE_SHFT                                   0x0

#define HWIO_PCC_BLSP3_UART1_BCR_ADDR                                             (PCC_REG_REG_BASE      + 0x00150000)
#define HWIO_PCC_BLSP3_UART1_BCR_RMSK                                                    0x1
#define HWIO_PCC_BLSP3_UART1_BCR_IN          \
        in_dword_masked(HWIO_PCC_BLSP3_UART1_BCR_ADDR, HWIO_PCC_BLSP3_UART1_BCR_RMSK)
#define HWIO_PCC_BLSP3_UART1_BCR_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP3_UART1_BCR_ADDR, m)
#define HWIO_PCC_BLSP3_UART1_BCR_OUT(v)      \
        out_dword(HWIO_PCC_BLSP3_UART1_BCR_ADDR,v)
#define HWIO_PCC_BLSP3_UART1_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP3_UART1_BCR_ADDR,m,v,HWIO_PCC_BLSP3_UART1_BCR_IN)
#define HWIO_PCC_BLSP3_UART1_BCR_BLK_ARES_BMSK                                           0x1
#define HWIO_PCC_BLSP3_UART1_BCR_BLK_ARES_SHFT                                           0x0

#define HWIO_PCC_BLSP3_UART1_CMD_RCGR_ADDR                                        (PCC_REG_REG_BASE      + 0x00150004)
#define HWIO_PCC_BLSP3_UART1_CMD_RCGR_RMSK                                        0x800000f3
#define HWIO_PCC_BLSP3_UART1_CMD_RCGR_IN          \
        in_dword_masked(HWIO_PCC_BLSP3_UART1_CMD_RCGR_ADDR, HWIO_PCC_BLSP3_UART1_CMD_RCGR_RMSK)
#define HWIO_PCC_BLSP3_UART1_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP3_UART1_CMD_RCGR_ADDR, m)
#define HWIO_PCC_BLSP3_UART1_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_PCC_BLSP3_UART1_CMD_RCGR_ADDR,v)
#define HWIO_PCC_BLSP3_UART1_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP3_UART1_CMD_RCGR_ADDR,m,v,HWIO_PCC_BLSP3_UART1_CMD_RCGR_IN)
#define HWIO_PCC_BLSP3_UART1_CMD_RCGR_ROOT_OFF_BMSK                               0x80000000
#define HWIO_PCC_BLSP3_UART1_CMD_RCGR_ROOT_OFF_SHFT                                     0x1f
#define HWIO_PCC_BLSP3_UART1_CMD_RCGR_DIRTY_D_BMSK                                      0x80
#define HWIO_PCC_BLSP3_UART1_CMD_RCGR_DIRTY_D_SHFT                                       0x7
#define HWIO_PCC_BLSP3_UART1_CMD_RCGR_DIRTY_M_BMSK                                      0x40
#define HWIO_PCC_BLSP3_UART1_CMD_RCGR_DIRTY_M_SHFT                                       0x6
#define HWIO_PCC_BLSP3_UART1_CMD_RCGR_DIRTY_N_BMSK                                      0x20
#define HWIO_PCC_BLSP3_UART1_CMD_RCGR_DIRTY_N_SHFT                                       0x5
#define HWIO_PCC_BLSP3_UART1_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                               0x10
#define HWIO_PCC_BLSP3_UART1_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                0x4
#define HWIO_PCC_BLSP3_UART1_CMD_RCGR_ROOT_EN_BMSK                                       0x2
#define HWIO_PCC_BLSP3_UART1_CMD_RCGR_ROOT_EN_SHFT                                       0x1
#define HWIO_PCC_BLSP3_UART1_CMD_RCGR_UPDATE_BMSK                                        0x1
#define HWIO_PCC_BLSP3_UART1_CMD_RCGR_UPDATE_SHFT                                        0x0

#define HWIO_PCC_BLSP3_UART1_CFG_RCGR_ADDR                                        (PCC_REG_REG_BASE      + 0x00150008)
#define HWIO_PCC_BLSP3_UART1_CFG_RCGR_RMSK                                            0x371f
#define HWIO_PCC_BLSP3_UART1_CFG_RCGR_IN          \
        in_dword_masked(HWIO_PCC_BLSP3_UART1_CFG_RCGR_ADDR, HWIO_PCC_BLSP3_UART1_CFG_RCGR_RMSK)
#define HWIO_PCC_BLSP3_UART1_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP3_UART1_CFG_RCGR_ADDR, m)
#define HWIO_PCC_BLSP3_UART1_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_PCC_BLSP3_UART1_CFG_RCGR_ADDR,v)
#define HWIO_PCC_BLSP3_UART1_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP3_UART1_CFG_RCGR_ADDR,m,v,HWIO_PCC_BLSP3_UART1_CFG_RCGR_IN)
#define HWIO_PCC_BLSP3_UART1_CFG_RCGR_MODE_BMSK                                       0x3000
#define HWIO_PCC_BLSP3_UART1_CFG_RCGR_MODE_SHFT                                          0xc
#define HWIO_PCC_BLSP3_UART1_CFG_RCGR_SRC_SEL_BMSK                                     0x700
#define HWIO_PCC_BLSP3_UART1_CFG_RCGR_SRC_SEL_SHFT                                       0x8
#define HWIO_PCC_BLSP3_UART1_CFG_RCGR_SRC_DIV_BMSK                                      0x1f
#define HWIO_PCC_BLSP3_UART1_CFG_RCGR_SRC_DIV_SHFT                                       0x0

#define HWIO_PCC_BLSP3_UART1_M_ADDR                                               (PCC_REG_REG_BASE      + 0x0015000c)
#define HWIO_PCC_BLSP3_UART1_M_RMSK                                                   0xffff
#define HWIO_PCC_BLSP3_UART1_M_IN          \
        in_dword_masked(HWIO_PCC_BLSP3_UART1_M_ADDR, HWIO_PCC_BLSP3_UART1_M_RMSK)
#define HWIO_PCC_BLSP3_UART1_M_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP3_UART1_M_ADDR, m)
#define HWIO_PCC_BLSP3_UART1_M_OUT(v)      \
        out_dword(HWIO_PCC_BLSP3_UART1_M_ADDR,v)
#define HWIO_PCC_BLSP3_UART1_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP3_UART1_M_ADDR,m,v,HWIO_PCC_BLSP3_UART1_M_IN)
#define HWIO_PCC_BLSP3_UART1_M_M_BMSK                                                 0xffff
#define HWIO_PCC_BLSP3_UART1_M_M_SHFT                                                    0x0

#define HWIO_PCC_BLSP3_UART1_N_ADDR                                               (PCC_REG_REG_BASE      + 0x00150010)
#define HWIO_PCC_BLSP3_UART1_N_RMSK                                                   0xffff
#define HWIO_PCC_BLSP3_UART1_N_IN          \
        in_dword_masked(HWIO_PCC_BLSP3_UART1_N_ADDR, HWIO_PCC_BLSP3_UART1_N_RMSK)
#define HWIO_PCC_BLSP3_UART1_N_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP3_UART1_N_ADDR, m)
#define HWIO_PCC_BLSP3_UART1_N_OUT(v)      \
        out_dword(HWIO_PCC_BLSP3_UART1_N_ADDR,v)
#define HWIO_PCC_BLSP3_UART1_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP3_UART1_N_ADDR,m,v,HWIO_PCC_BLSP3_UART1_N_IN)
#define HWIO_PCC_BLSP3_UART1_N_N_BMSK                                                 0xffff
#define HWIO_PCC_BLSP3_UART1_N_N_SHFT                                                    0x0

#define HWIO_PCC_BLSP3_UART1_D_ADDR                                               (PCC_REG_REG_BASE      + 0x00150014)
#define HWIO_PCC_BLSP3_UART1_D_RMSK                                                   0xffff
#define HWIO_PCC_BLSP3_UART1_D_IN          \
        in_dword_masked(HWIO_PCC_BLSP3_UART1_D_ADDR, HWIO_PCC_BLSP3_UART1_D_RMSK)
#define HWIO_PCC_BLSP3_UART1_D_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP3_UART1_D_ADDR, m)
#define HWIO_PCC_BLSP3_UART1_D_OUT(v)      \
        out_dword(HWIO_PCC_BLSP3_UART1_D_ADDR,v)
#define HWIO_PCC_BLSP3_UART1_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP3_UART1_D_ADDR,m,v,HWIO_PCC_BLSP3_UART1_D_IN)
#define HWIO_PCC_BLSP3_UART1_D_D_BMSK                                                 0xffff
#define HWIO_PCC_BLSP3_UART1_D_D_SHFT                                                    0x0

#define HWIO_PCC_BLSP3_UART1_APPS_CBCR_ADDR                                       (PCC_REG_REG_BASE      + 0x00150018)
#define HWIO_PCC_BLSP3_UART1_APPS_CBCR_RMSK                                       0x80000001
#define HWIO_PCC_BLSP3_UART1_APPS_CBCR_IN          \
        in_dword_masked(HWIO_PCC_BLSP3_UART1_APPS_CBCR_ADDR, HWIO_PCC_BLSP3_UART1_APPS_CBCR_RMSK)
#define HWIO_PCC_BLSP3_UART1_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP3_UART1_APPS_CBCR_ADDR, m)
#define HWIO_PCC_BLSP3_UART1_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_PCC_BLSP3_UART1_APPS_CBCR_ADDR,v)
#define HWIO_PCC_BLSP3_UART1_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP3_UART1_APPS_CBCR_ADDR,m,v,HWIO_PCC_BLSP3_UART1_APPS_CBCR_IN)
#define HWIO_PCC_BLSP3_UART1_APPS_CBCR_CLK_OFF_BMSK                               0x80000000
#define HWIO_PCC_BLSP3_UART1_APPS_CBCR_CLK_OFF_SHFT                                     0x1f
#define HWIO_PCC_BLSP3_UART1_APPS_CBCR_CLK_ENABLE_BMSK                                   0x1
#define HWIO_PCC_BLSP3_UART1_APPS_CBCR_CLK_ENABLE_SHFT                                   0x0

#define HWIO_PCC_BLSP3_UART2_BCR_ADDR                                             (PCC_REG_REG_BASE      + 0x00160000)
#define HWIO_PCC_BLSP3_UART2_BCR_RMSK                                                    0x1
#define HWIO_PCC_BLSP3_UART2_BCR_IN          \
        in_dword_masked(HWIO_PCC_BLSP3_UART2_BCR_ADDR, HWIO_PCC_BLSP3_UART2_BCR_RMSK)
#define HWIO_PCC_BLSP3_UART2_BCR_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP3_UART2_BCR_ADDR, m)
#define HWIO_PCC_BLSP3_UART2_BCR_OUT(v)      \
        out_dword(HWIO_PCC_BLSP3_UART2_BCR_ADDR,v)
#define HWIO_PCC_BLSP3_UART2_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP3_UART2_BCR_ADDR,m,v,HWIO_PCC_BLSP3_UART2_BCR_IN)
#define HWIO_PCC_BLSP3_UART2_BCR_BLK_ARES_BMSK                                           0x1
#define HWIO_PCC_BLSP3_UART2_BCR_BLK_ARES_SHFT                                           0x0

#define HWIO_PCC_BLSP3_UART2_CMD_RCGR_ADDR                                        (PCC_REG_REG_BASE      + 0x00160004)
#define HWIO_PCC_BLSP3_UART2_CMD_RCGR_RMSK                                        0x800000f3
#define HWIO_PCC_BLSP3_UART2_CMD_RCGR_IN          \
        in_dword_masked(HWIO_PCC_BLSP3_UART2_CMD_RCGR_ADDR, HWIO_PCC_BLSP3_UART2_CMD_RCGR_RMSK)
#define HWIO_PCC_BLSP3_UART2_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP3_UART2_CMD_RCGR_ADDR, m)
#define HWIO_PCC_BLSP3_UART2_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_PCC_BLSP3_UART2_CMD_RCGR_ADDR,v)
#define HWIO_PCC_BLSP3_UART2_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP3_UART2_CMD_RCGR_ADDR,m,v,HWIO_PCC_BLSP3_UART2_CMD_RCGR_IN)
#define HWIO_PCC_BLSP3_UART2_CMD_RCGR_ROOT_OFF_BMSK                               0x80000000
#define HWIO_PCC_BLSP3_UART2_CMD_RCGR_ROOT_OFF_SHFT                                     0x1f
#define HWIO_PCC_BLSP3_UART2_CMD_RCGR_DIRTY_D_BMSK                                      0x80
#define HWIO_PCC_BLSP3_UART2_CMD_RCGR_DIRTY_D_SHFT                                       0x7
#define HWIO_PCC_BLSP3_UART2_CMD_RCGR_DIRTY_M_BMSK                                      0x40
#define HWIO_PCC_BLSP3_UART2_CMD_RCGR_DIRTY_M_SHFT                                       0x6
#define HWIO_PCC_BLSP3_UART2_CMD_RCGR_DIRTY_N_BMSK                                      0x20
#define HWIO_PCC_BLSP3_UART2_CMD_RCGR_DIRTY_N_SHFT                                       0x5
#define HWIO_PCC_BLSP3_UART2_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                               0x10
#define HWIO_PCC_BLSP3_UART2_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                0x4
#define HWIO_PCC_BLSP3_UART2_CMD_RCGR_ROOT_EN_BMSK                                       0x2
#define HWIO_PCC_BLSP3_UART2_CMD_RCGR_ROOT_EN_SHFT                                       0x1
#define HWIO_PCC_BLSP3_UART2_CMD_RCGR_UPDATE_BMSK                                        0x1
#define HWIO_PCC_BLSP3_UART2_CMD_RCGR_UPDATE_SHFT                                        0x0

#define HWIO_PCC_BLSP3_UART2_CFG_RCGR_ADDR                                        (PCC_REG_REG_BASE      + 0x00160008)
#define HWIO_PCC_BLSP3_UART2_CFG_RCGR_RMSK                                            0x371f
#define HWIO_PCC_BLSP3_UART2_CFG_RCGR_IN          \
        in_dword_masked(HWIO_PCC_BLSP3_UART2_CFG_RCGR_ADDR, HWIO_PCC_BLSP3_UART2_CFG_RCGR_RMSK)
#define HWIO_PCC_BLSP3_UART2_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP3_UART2_CFG_RCGR_ADDR, m)
#define HWIO_PCC_BLSP3_UART2_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_PCC_BLSP3_UART2_CFG_RCGR_ADDR,v)
#define HWIO_PCC_BLSP3_UART2_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP3_UART2_CFG_RCGR_ADDR,m,v,HWIO_PCC_BLSP3_UART2_CFG_RCGR_IN)
#define HWIO_PCC_BLSP3_UART2_CFG_RCGR_MODE_BMSK                                       0x3000
#define HWIO_PCC_BLSP3_UART2_CFG_RCGR_MODE_SHFT                                          0xc
#define HWIO_PCC_BLSP3_UART2_CFG_RCGR_SRC_SEL_BMSK                                     0x700
#define HWIO_PCC_BLSP3_UART2_CFG_RCGR_SRC_SEL_SHFT                                       0x8
#define HWIO_PCC_BLSP3_UART2_CFG_RCGR_SRC_DIV_BMSK                                      0x1f
#define HWIO_PCC_BLSP3_UART2_CFG_RCGR_SRC_DIV_SHFT                                       0x0

#define HWIO_PCC_BLSP3_UART2_M_ADDR                                               (PCC_REG_REG_BASE      + 0x0016000c)
#define HWIO_PCC_BLSP3_UART2_M_RMSK                                                   0xffff
#define HWIO_PCC_BLSP3_UART2_M_IN          \
        in_dword_masked(HWIO_PCC_BLSP3_UART2_M_ADDR, HWIO_PCC_BLSP3_UART2_M_RMSK)
#define HWIO_PCC_BLSP3_UART2_M_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP3_UART2_M_ADDR, m)
#define HWIO_PCC_BLSP3_UART2_M_OUT(v)      \
        out_dword(HWIO_PCC_BLSP3_UART2_M_ADDR,v)
#define HWIO_PCC_BLSP3_UART2_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP3_UART2_M_ADDR,m,v,HWIO_PCC_BLSP3_UART2_M_IN)
#define HWIO_PCC_BLSP3_UART2_M_M_BMSK                                                 0xffff
#define HWIO_PCC_BLSP3_UART2_M_M_SHFT                                                    0x0

#define HWIO_PCC_BLSP3_UART2_N_ADDR                                               (PCC_REG_REG_BASE      + 0x00160010)
#define HWIO_PCC_BLSP3_UART2_N_RMSK                                                   0xffff
#define HWIO_PCC_BLSP3_UART2_N_IN          \
        in_dword_masked(HWIO_PCC_BLSP3_UART2_N_ADDR, HWIO_PCC_BLSP3_UART2_N_RMSK)
#define HWIO_PCC_BLSP3_UART2_N_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP3_UART2_N_ADDR, m)
#define HWIO_PCC_BLSP3_UART2_N_OUT(v)      \
        out_dword(HWIO_PCC_BLSP3_UART2_N_ADDR,v)
#define HWIO_PCC_BLSP3_UART2_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP3_UART2_N_ADDR,m,v,HWIO_PCC_BLSP3_UART2_N_IN)
#define HWIO_PCC_BLSP3_UART2_N_N_BMSK                                                 0xffff
#define HWIO_PCC_BLSP3_UART2_N_N_SHFT                                                    0x0

#define HWIO_PCC_BLSP3_UART2_D_ADDR                                               (PCC_REG_REG_BASE      + 0x00160014)
#define HWIO_PCC_BLSP3_UART2_D_RMSK                                                   0xffff
#define HWIO_PCC_BLSP3_UART2_D_IN          \
        in_dword_masked(HWIO_PCC_BLSP3_UART2_D_ADDR, HWIO_PCC_BLSP3_UART2_D_RMSK)
#define HWIO_PCC_BLSP3_UART2_D_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP3_UART2_D_ADDR, m)
#define HWIO_PCC_BLSP3_UART2_D_OUT(v)      \
        out_dword(HWIO_PCC_BLSP3_UART2_D_ADDR,v)
#define HWIO_PCC_BLSP3_UART2_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP3_UART2_D_ADDR,m,v,HWIO_PCC_BLSP3_UART2_D_IN)
#define HWIO_PCC_BLSP3_UART2_D_D_BMSK                                                 0xffff
#define HWIO_PCC_BLSP3_UART2_D_D_SHFT                                                    0x0

#define HWIO_PCC_BLSP3_UART2_APPS_CBCR_ADDR                                       (PCC_REG_REG_BASE      + 0x00160018)
#define HWIO_PCC_BLSP3_UART2_APPS_CBCR_RMSK                                       0x80000001
#define HWIO_PCC_BLSP3_UART2_APPS_CBCR_IN          \
        in_dword_masked(HWIO_PCC_BLSP3_UART2_APPS_CBCR_ADDR, HWIO_PCC_BLSP3_UART2_APPS_CBCR_RMSK)
#define HWIO_PCC_BLSP3_UART2_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP3_UART2_APPS_CBCR_ADDR, m)
#define HWIO_PCC_BLSP3_UART2_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_PCC_BLSP3_UART2_APPS_CBCR_ADDR,v)
#define HWIO_PCC_BLSP3_UART2_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP3_UART2_APPS_CBCR_ADDR,m,v,HWIO_PCC_BLSP3_UART2_APPS_CBCR_IN)
#define HWIO_PCC_BLSP3_UART2_APPS_CBCR_CLK_OFF_BMSK                               0x80000000
#define HWIO_PCC_BLSP3_UART2_APPS_CBCR_CLK_OFF_SHFT                                     0x1f
#define HWIO_PCC_BLSP3_UART2_APPS_CBCR_CLK_ENABLE_BMSK                                   0x1
#define HWIO_PCC_BLSP3_UART2_APPS_CBCR_CLK_ENABLE_SHFT                                   0x0

#define HWIO_PCC_BLSP3_UART3_BCR_ADDR                                             (PCC_REG_REG_BASE      + 0x00170000)
#define HWIO_PCC_BLSP3_UART3_BCR_RMSK                                                    0x1
#define HWIO_PCC_BLSP3_UART3_BCR_IN          \
        in_dword_masked(HWIO_PCC_BLSP3_UART3_BCR_ADDR, HWIO_PCC_BLSP3_UART3_BCR_RMSK)
#define HWIO_PCC_BLSP3_UART3_BCR_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP3_UART3_BCR_ADDR, m)
#define HWIO_PCC_BLSP3_UART3_BCR_OUT(v)      \
        out_dword(HWIO_PCC_BLSP3_UART3_BCR_ADDR,v)
#define HWIO_PCC_BLSP3_UART3_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP3_UART3_BCR_ADDR,m,v,HWIO_PCC_BLSP3_UART3_BCR_IN)
#define HWIO_PCC_BLSP3_UART3_BCR_BLK_ARES_BMSK                                           0x1
#define HWIO_PCC_BLSP3_UART3_BCR_BLK_ARES_SHFT                                           0x0

#define HWIO_PCC_BLSP3_UART3_CMD_RCGR_ADDR                                        (PCC_REG_REG_BASE      + 0x00170004)
#define HWIO_PCC_BLSP3_UART3_CMD_RCGR_RMSK                                        0x800000f3
#define HWIO_PCC_BLSP3_UART3_CMD_RCGR_IN          \
        in_dword_masked(HWIO_PCC_BLSP3_UART3_CMD_RCGR_ADDR, HWIO_PCC_BLSP3_UART3_CMD_RCGR_RMSK)
#define HWIO_PCC_BLSP3_UART3_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP3_UART3_CMD_RCGR_ADDR, m)
#define HWIO_PCC_BLSP3_UART3_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_PCC_BLSP3_UART3_CMD_RCGR_ADDR,v)
#define HWIO_PCC_BLSP3_UART3_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP3_UART3_CMD_RCGR_ADDR,m,v,HWIO_PCC_BLSP3_UART3_CMD_RCGR_IN)
#define HWIO_PCC_BLSP3_UART3_CMD_RCGR_ROOT_OFF_BMSK                               0x80000000
#define HWIO_PCC_BLSP3_UART3_CMD_RCGR_ROOT_OFF_SHFT                                     0x1f
#define HWIO_PCC_BLSP3_UART3_CMD_RCGR_DIRTY_D_BMSK                                      0x80
#define HWIO_PCC_BLSP3_UART3_CMD_RCGR_DIRTY_D_SHFT                                       0x7
#define HWIO_PCC_BLSP3_UART3_CMD_RCGR_DIRTY_M_BMSK                                      0x40
#define HWIO_PCC_BLSP3_UART3_CMD_RCGR_DIRTY_M_SHFT                                       0x6
#define HWIO_PCC_BLSP3_UART3_CMD_RCGR_DIRTY_N_BMSK                                      0x20
#define HWIO_PCC_BLSP3_UART3_CMD_RCGR_DIRTY_N_SHFT                                       0x5
#define HWIO_PCC_BLSP3_UART3_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                               0x10
#define HWIO_PCC_BLSP3_UART3_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                0x4
#define HWIO_PCC_BLSP3_UART3_CMD_RCGR_ROOT_EN_BMSK                                       0x2
#define HWIO_PCC_BLSP3_UART3_CMD_RCGR_ROOT_EN_SHFT                                       0x1
#define HWIO_PCC_BLSP3_UART3_CMD_RCGR_UPDATE_BMSK                                        0x1
#define HWIO_PCC_BLSP3_UART3_CMD_RCGR_UPDATE_SHFT                                        0x0

#define HWIO_PCC_BLSP3_UART3_CFG_RCGR_ADDR                                        (PCC_REG_REG_BASE      + 0x00170008)
#define HWIO_PCC_BLSP3_UART3_CFG_RCGR_RMSK                                            0x371f
#define HWIO_PCC_BLSP3_UART3_CFG_RCGR_IN          \
        in_dword_masked(HWIO_PCC_BLSP3_UART3_CFG_RCGR_ADDR, HWIO_PCC_BLSP3_UART3_CFG_RCGR_RMSK)
#define HWIO_PCC_BLSP3_UART3_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP3_UART3_CFG_RCGR_ADDR, m)
#define HWIO_PCC_BLSP3_UART3_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_PCC_BLSP3_UART3_CFG_RCGR_ADDR,v)
#define HWIO_PCC_BLSP3_UART3_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP3_UART3_CFG_RCGR_ADDR,m,v,HWIO_PCC_BLSP3_UART3_CFG_RCGR_IN)
#define HWIO_PCC_BLSP3_UART3_CFG_RCGR_MODE_BMSK                                       0x3000
#define HWIO_PCC_BLSP3_UART3_CFG_RCGR_MODE_SHFT                                          0xc
#define HWIO_PCC_BLSP3_UART3_CFG_RCGR_SRC_SEL_BMSK                                     0x700
#define HWIO_PCC_BLSP3_UART3_CFG_RCGR_SRC_SEL_SHFT                                       0x8
#define HWIO_PCC_BLSP3_UART3_CFG_RCGR_SRC_DIV_BMSK                                      0x1f
#define HWIO_PCC_BLSP3_UART3_CFG_RCGR_SRC_DIV_SHFT                                       0x0

#define HWIO_PCC_BLSP3_UART3_M_ADDR                                               (PCC_REG_REG_BASE      + 0x0017000c)
#define HWIO_PCC_BLSP3_UART3_M_RMSK                                                   0xffff
#define HWIO_PCC_BLSP3_UART3_M_IN          \
        in_dword_masked(HWIO_PCC_BLSP3_UART3_M_ADDR, HWIO_PCC_BLSP3_UART3_M_RMSK)
#define HWIO_PCC_BLSP3_UART3_M_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP3_UART3_M_ADDR, m)
#define HWIO_PCC_BLSP3_UART3_M_OUT(v)      \
        out_dword(HWIO_PCC_BLSP3_UART3_M_ADDR,v)
#define HWIO_PCC_BLSP3_UART3_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP3_UART3_M_ADDR,m,v,HWIO_PCC_BLSP3_UART3_M_IN)
#define HWIO_PCC_BLSP3_UART3_M_M_BMSK                                                 0xffff
#define HWIO_PCC_BLSP3_UART3_M_M_SHFT                                                    0x0

#define HWIO_PCC_BLSP3_UART3_N_ADDR                                               (PCC_REG_REG_BASE      + 0x00170010)
#define HWIO_PCC_BLSP3_UART3_N_RMSK                                                   0xffff
#define HWIO_PCC_BLSP3_UART3_N_IN          \
        in_dword_masked(HWIO_PCC_BLSP3_UART3_N_ADDR, HWIO_PCC_BLSP3_UART3_N_RMSK)
#define HWIO_PCC_BLSP3_UART3_N_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP3_UART3_N_ADDR, m)
#define HWIO_PCC_BLSP3_UART3_N_OUT(v)      \
        out_dword(HWIO_PCC_BLSP3_UART3_N_ADDR,v)
#define HWIO_PCC_BLSP3_UART3_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP3_UART3_N_ADDR,m,v,HWIO_PCC_BLSP3_UART3_N_IN)
#define HWIO_PCC_BLSP3_UART3_N_N_BMSK                                                 0xffff
#define HWIO_PCC_BLSP3_UART3_N_N_SHFT                                                    0x0

#define HWIO_PCC_BLSP3_UART3_D_ADDR                                               (PCC_REG_REG_BASE      + 0x00170014)
#define HWIO_PCC_BLSP3_UART3_D_RMSK                                                   0xffff
#define HWIO_PCC_BLSP3_UART3_D_IN          \
        in_dword_masked(HWIO_PCC_BLSP3_UART3_D_ADDR, HWIO_PCC_BLSP3_UART3_D_RMSK)
#define HWIO_PCC_BLSP3_UART3_D_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP3_UART3_D_ADDR, m)
#define HWIO_PCC_BLSP3_UART3_D_OUT(v)      \
        out_dword(HWIO_PCC_BLSP3_UART3_D_ADDR,v)
#define HWIO_PCC_BLSP3_UART3_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP3_UART3_D_ADDR,m,v,HWIO_PCC_BLSP3_UART3_D_IN)
#define HWIO_PCC_BLSP3_UART3_D_D_BMSK                                                 0xffff
#define HWIO_PCC_BLSP3_UART3_D_D_SHFT                                                    0x0

#define HWIO_PCC_BLSP3_UART3_APPS_CBCR_ADDR                                       (PCC_REG_REG_BASE      + 0x00170018)
#define HWIO_PCC_BLSP3_UART3_APPS_CBCR_RMSK                                       0x80000001
#define HWIO_PCC_BLSP3_UART3_APPS_CBCR_IN          \
        in_dword_masked(HWIO_PCC_BLSP3_UART3_APPS_CBCR_ADDR, HWIO_PCC_BLSP3_UART3_APPS_CBCR_RMSK)
#define HWIO_PCC_BLSP3_UART3_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_PCC_BLSP3_UART3_APPS_CBCR_ADDR, m)
#define HWIO_PCC_BLSP3_UART3_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_PCC_BLSP3_UART3_APPS_CBCR_ADDR,v)
#define HWIO_PCC_BLSP3_UART3_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_BLSP3_UART3_APPS_CBCR_ADDR,m,v,HWIO_PCC_BLSP3_UART3_APPS_CBCR_IN)
#define HWIO_PCC_BLSP3_UART3_APPS_CBCR_CLK_OFF_BMSK                               0x80000000
#define HWIO_PCC_BLSP3_UART3_APPS_CBCR_CLK_OFF_SHFT                                     0x1f
#define HWIO_PCC_BLSP3_UART3_APPS_CBCR_CLK_ENABLE_BMSK                                   0x1
#define HWIO_PCC_BLSP3_UART3_APPS_CBCR_CLK_ENABLE_SHFT                                   0x0

#define HWIO_PCC_I2C_SLAVE_BCR_ADDR                                               (PCC_REG_REG_BASE      + 0x00180000)
#define HWIO_PCC_I2C_SLAVE_BCR_RMSK                                                      0x1
#define HWIO_PCC_I2C_SLAVE_BCR_IN          \
        in_dword_masked(HWIO_PCC_I2C_SLAVE_BCR_ADDR, HWIO_PCC_I2C_SLAVE_BCR_RMSK)
#define HWIO_PCC_I2C_SLAVE_BCR_INM(m)      \
        in_dword_masked(HWIO_PCC_I2C_SLAVE_BCR_ADDR, m)
#define HWIO_PCC_I2C_SLAVE_BCR_OUT(v)      \
        out_dword(HWIO_PCC_I2C_SLAVE_BCR_ADDR,v)
#define HWIO_PCC_I2C_SLAVE_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_I2C_SLAVE_BCR_ADDR,m,v,HWIO_PCC_I2C_SLAVE_BCR_IN)
#define HWIO_PCC_I2C_SLAVE_BCR_BLK_ARES_BMSK                                             0x1
#define HWIO_PCC_I2C_SLAVE_BCR_BLK_ARES_SHFT                                             0x0

#define HWIO_PCC_I2C0_SLV_AHB_CBCR_ADDR                                           (PCC_REG_REG_BASE      + 0x00180004)
#define HWIO_PCC_I2C0_SLV_AHB_CBCR_RMSK                                           0x80000001
#define HWIO_PCC_I2C0_SLV_AHB_CBCR_IN          \
        in_dword_masked(HWIO_PCC_I2C0_SLV_AHB_CBCR_ADDR, HWIO_PCC_I2C0_SLV_AHB_CBCR_RMSK)
#define HWIO_PCC_I2C0_SLV_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_PCC_I2C0_SLV_AHB_CBCR_ADDR, m)
#define HWIO_PCC_I2C0_SLV_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_PCC_I2C0_SLV_AHB_CBCR_ADDR,v)
#define HWIO_PCC_I2C0_SLV_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_I2C0_SLV_AHB_CBCR_ADDR,m,v,HWIO_PCC_I2C0_SLV_AHB_CBCR_IN)
#define HWIO_PCC_I2C0_SLV_AHB_CBCR_CLK_OFF_BMSK                                   0x80000000
#define HWIO_PCC_I2C0_SLV_AHB_CBCR_CLK_OFF_SHFT                                         0x1f
#define HWIO_PCC_I2C0_SLV_AHB_CBCR_CLK_ENABLE_BMSK                                       0x1
#define HWIO_PCC_I2C0_SLV_AHB_CBCR_CLK_ENABLE_SHFT                                       0x0

#define HWIO_PCC_I2C1_SLV_AHB_CBCR_ADDR                                           (PCC_REG_REG_BASE      + 0x00180008)
#define HWIO_PCC_I2C1_SLV_AHB_CBCR_RMSK                                           0x80000001
#define HWIO_PCC_I2C1_SLV_AHB_CBCR_IN          \
        in_dword_masked(HWIO_PCC_I2C1_SLV_AHB_CBCR_ADDR, HWIO_PCC_I2C1_SLV_AHB_CBCR_RMSK)
#define HWIO_PCC_I2C1_SLV_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_PCC_I2C1_SLV_AHB_CBCR_ADDR, m)
#define HWIO_PCC_I2C1_SLV_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_PCC_I2C1_SLV_AHB_CBCR_ADDR,v)
#define HWIO_PCC_I2C1_SLV_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_I2C1_SLV_AHB_CBCR_ADDR,m,v,HWIO_PCC_I2C1_SLV_AHB_CBCR_IN)
#define HWIO_PCC_I2C1_SLV_AHB_CBCR_CLK_OFF_BMSK                                   0x80000000
#define HWIO_PCC_I2C1_SLV_AHB_CBCR_CLK_OFF_SHFT                                         0x1f
#define HWIO_PCC_I2C1_SLV_AHB_CBCR_CLK_ENABLE_BMSK                                       0x1
#define HWIO_PCC_I2C1_SLV_AHB_CBCR_CLK_ENABLE_SHFT                                       0x0

#define HWIO_PCC_I2C2_SLV_AHB_CBCR_ADDR                                           (PCC_REG_REG_BASE      + 0x0018000c)
#define HWIO_PCC_I2C2_SLV_AHB_CBCR_RMSK                                           0x80000001
#define HWIO_PCC_I2C2_SLV_AHB_CBCR_IN          \
        in_dword_masked(HWIO_PCC_I2C2_SLV_AHB_CBCR_ADDR, HWIO_PCC_I2C2_SLV_AHB_CBCR_RMSK)
#define HWIO_PCC_I2C2_SLV_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_PCC_I2C2_SLV_AHB_CBCR_ADDR, m)
#define HWIO_PCC_I2C2_SLV_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_PCC_I2C2_SLV_AHB_CBCR_ADDR,v)
#define HWIO_PCC_I2C2_SLV_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_I2C2_SLV_AHB_CBCR_ADDR,m,v,HWIO_PCC_I2C2_SLV_AHB_CBCR_IN)
#define HWIO_PCC_I2C2_SLV_AHB_CBCR_CLK_OFF_BMSK                                   0x80000000
#define HWIO_PCC_I2C2_SLV_AHB_CBCR_CLK_OFF_SHFT                                         0x1f
#define HWIO_PCC_I2C2_SLV_AHB_CBCR_CLK_ENABLE_BMSK                                       0x1
#define HWIO_PCC_I2C2_SLV_AHB_CBCR_CLK_ENABLE_SHFT                                       0x0

#define HWIO_PCC_I2C3_SLV_AHB_CBCR_ADDR                                           (PCC_REG_REG_BASE      + 0x00180010)
#define HWIO_PCC_I2C3_SLV_AHB_CBCR_RMSK                                           0x80000001
#define HWIO_PCC_I2C3_SLV_AHB_CBCR_IN          \
        in_dword_masked(HWIO_PCC_I2C3_SLV_AHB_CBCR_ADDR, HWIO_PCC_I2C3_SLV_AHB_CBCR_RMSK)
#define HWIO_PCC_I2C3_SLV_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_PCC_I2C3_SLV_AHB_CBCR_ADDR, m)
#define HWIO_PCC_I2C3_SLV_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_PCC_I2C3_SLV_AHB_CBCR_ADDR,v)
#define HWIO_PCC_I2C3_SLV_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_I2C3_SLV_AHB_CBCR_ADDR,m,v,HWIO_PCC_I2C3_SLV_AHB_CBCR_IN)
#define HWIO_PCC_I2C3_SLV_AHB_CBCR_CLK_OFF_BMSK                                   0x80000000
#define HWIO_PCC_I2C3_SLV_AHB_CBCR_CLK_OFF_SHFT                                         0x1f
#define HWIO_PCC_I2C3_SLV_AHB_CBCR_CLK_ENABLE_BMSK                                       0x1
#define HWIO_PCC_I2C3_SLV_AHB_CBCR_CLK_ENABLE_SHFT                                       0x0

#define HWIO_PCC_PFAB_I2CSPI_FCLK_CBCR_ADDR                                       (PCC_REG_REG_BASE      + 0x00180014)
#define HWIO_PCC_PFAB_I2CSPI_FCLK_CBCR_RMSK                                       0x80000001
#define HWIO_PCC_PFAB_I2CSPI_FCLK_CBCR_IN          \
        in_dword_masked(HWIO_PCC_PFAB_I2CSPI_FCLK_CBCR_ADDR, HWIO_PCC_PFAB_I2CSPI_FCLK_CBCR_RMSK)
#define HWIO_PCC_PFAB_I2CSPI_FCLK_CBCR_INM(m)      \
        in_dword_masked(HWIO_PCC_PFAB_I2CSPI_FCLK_CBCR_ADDR, m)
#define HWIO_PCC_PFAB_I2CSPI_FCLK_CBCR_OUT(v)      \
        out_dword(HWIO_PCC_PFAB_I2CSPI_FCLK_CBCR_ADDR,v)
#define HWIO_PCC_PFAB_I2CSPI_FCLK_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_PFAB_I2CSPI_FCLK_CBCR_ADDR,m,v,HWIO_PCC_PFAB_I2CSPI_FCLK_CBCR_IN)
#define HWIO_PCC_PFAB_I2CSPI_FCLK_CBCR_CLK_OFF_BMSK                               0x80000000
#define HWIO_PCC_PFAB_I2CSPI_FCLK_CBCR_CLK_OFF_SHFT                                     0x1f
#define HWIO_PCC_PFAB_I2CSPI_FCLK_CBCR_CLK_ENABLE_BMSK                                   0x1
#define HWIO_PCC_PFAB_I2CSPI_FCLK_CBCR_CLK_ENABLE_SHFT                                   0x0

#define HWIO_PCC_I2CSPI_S_AHB_CBCR_ADDR                                           (PCC_REG_REG_BASE      + 0x0018001c)
#define HWIO_PCC_I2CSPI_S_AHB_CBCR_RMSK                                           0x80000001
#define HWIO_PCC_I2CSPI_S_AHB_CBCR_IN          \
        in_dword_masked(HWIO_PCC_I2CSPI_S_AHB_CBCR_ADDR, HWIO_PCC_I2CSPI_S_AHB_CBCR_RMSK)
#define HWIO_PCC_I2CSPI_S_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_PCC_I2CSPI_S_AHB_CBCR_ADDR, m)
#define HWIO_PCC_I2CSPI_S_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_PCC_I2CSPI_S_AHB_CBCR_ADDR,v)
#define HWIO_PCC_I2CSPI_S_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_I2CSPI_S_AHB_CBCR_ADDR,m,v,HWIO_PCC_I2CSPI_S_AHB_CBCR_IN)
#define HWIO_PCC_I2CSPI_S_AHB_CBCR_CLK_OFF_BMSK                                   0x80000000
#define HWIO_PCC_I2CSPI_S_AHB_CBCR_CLK_OFF_SHFT                                         0x1f
#define HWIO_PCC_I2CSPI_S_AHB_CBCR_CLK_ENABLE_BMSK                                       0x1
#define HWIO_PCC_I2CSPI_S_AHB_CBCR_CLK_ENABLE_SHFT                                       0x0

#define HWIO_PCC_PDM_BCR_ADDR                                                     (PCC_REG_REG_BASE      + 0x001a0000)
#define HWIO_PCC_PDM_BCR_RMSK                                                            0x1
#define HWIO_PCC_PDM_BCR_IN          \
        in_dword_masked(HWIO_PCC_PDM_BCR_ADDR, HWIO_PCC_PDM_BCR_RMSK)
#define HWIO_PCC_PDM_BCR_INM(m)      \
        in_dword_masked(HWIO_PCC_PDM_BCR_ADDR, m)
#define HWIO_PCC_PDM_BCR_OUT(v)      \
        out_dword(HWIO_PCC_PDM_BCR_ADDR,v)
#define HWIO_PCC_PDM_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_PDM_BCR_ADDR,m,v,HWIO_PCC_PDM_BCR_IN)
#define HWIO_PCC_PDM_BCR_BLK_ARES_BMSK                                                   0x1
#define HWIO_PCC_PDM_BCR_BLK_ARES_SHFT                                                   0x0

#define HWIO_PCC_PDM2_CMD_RCGR_ADDR                                               (PCC_REG_REG_BASE      + 0x001a0004)
#define HWIO_PCC_PDM2_CMD_RCGR_RMSK                                               0x80000013
#define HWIO_PCC_PDM2_CMD_RCGR_IN          \
        in_dword_masked(HWIO_PCC_PDM2_CMD_RCGR_ADDR, HWIO_PCC_PDM2_CMD_RCGR_RMSK)
#define HWIO_PCC_PDM2_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_PCC_PDM2_CMD_RCGR_ADDR, m)
#define HWIO_PCC_PDM2_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_PCC_PDM2_CMD_RCGR_ADDR,v)
#define HWIO_PCC_PDM2_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_PDM2_CMD_RCGR_ADDR,m,v,HWIO_PCC_PDM2_CMD_RCGR_IN)
#define HWIO_PCC_PDM2_CMD_RCGR_ROOT_OFF_BMSK                                      0x80000000
#define HWIO_PCC_PDM2_CMD_RCGR_ROOT_OFF_SHFT                                            0x1f
#define HWIO_PCC_PDM2_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                      0x10
#define HWIO_PCC_PDM2_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                       0x4
#define HWIO_PCC_PDM2_CMD_RCGR_ROOT_EN_BMSK                                              0x2
#define HWIO_PCC_PDM2_CMD_RCGR_ROOT_EN_SHFT                                              0x1
#define HWIO_PCC_PDM2_CMD_RCGR_UPDATE_BMSK                                               0x1
#define HWIO_PCC_PDM2_CMD_RCGR_UPDATE_SHFT                                               0x0

#define HWIO_PCC_PDM2_CFG_RCGR_ADDR                                               (PCC_REG_REG_BASE      + 0x001a0008)
#define HWIO_PCC_PDM2_CFG_RCGR_RMSK                                                    0x71f
#define HWIO_PCC_PDM2_CFG_RCGR_IN          \
        in_dword_masked(HWIO_PCC_PDM2_CFG_RCGR_ADDR, HWIO_PCC_PDM2_CFG_RCGR_RMSK)
#define HWIO_PCC_PDM2_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_PCC_PDM2_CFG_RCGR_ADDR, m)
#define HWIO_PCC_PDM2_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_PCC_PDM2_CFG_RCGR_ADDR,v)
#define HWIO_PCC_PDM2_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_PDM2_CFG_RCGR_ADDR,m,v,HWIO_PCC_PDM2_CFG_RCGR_IN)
#define HWIO_PCC_PDM2_CFG_RCGR_SRC_SEL_BMSK                                            0x700
#define HWIO_PCC_PDM2_CFG_RCGR_SRC_SEL_SHFT                                              0x8
#define HWIO_PCC_PDM2_CFG_RCGR_SRC_DIV_BMSK                                             0x1f
#define HWIO_PCC_PDM2_CFG_RCGR_SRC_DIV_SHFT                                              0x0

#define HWIO_PCC_PDM2_CBCR_ADDR                                                   (PCC_REG_REG_BASE      + 0x001a000c)
#define HWIO_PCC_PDM2_CBCR_RMSK                                                   0x80000001
#define HWIO_PCC_PDM2_CBCR_IN          \
        in_dword_masked(HWIO_PCC_PDM2_CBCR_ADDR, HWIO_PCC_PDM2_CBCR_RMSK)
#define HWIO_PCC_PDM2_CBCR_INM(m)      \
        in_dword_masked(HWIO_PCC_PDM2_CBCR_ADDR, m)
#define HWIO_PCC_PDM2_CBCR_OUT(v)      \
        out_dword(HWIO_PCC_PDM2_CBCR_ADDR,v)
#define HWIO_PCC_PDM2_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_PDM2_CBCR_ADDR,m,v,HWIO_PCC_PDM2_CBCR_IN)
#define HWIO_PCC_PDM2_CBCR_CLK_OFF_BMSK                                           0x80000000
#define HWIO_PCC_PDM2_CBCR_CLK_OFF_SHFT                                                 0x1f
#define HWIO_PCC_PDM2_CBCR_CLK_ENABLE_BMSK                                               0x1
#define HWIO_PCC_PDM2_CBCR_CLK_ENABLE_SHFT                                               0x0

#define HWIO_PCC_PDM_AHB_CBCR_ADDR                                                (PCC_REG_REG_BASE      + 0x001a0010)
#define HWIO_PCC_PDM_AHB_CBCR_RMSK                                                0x80000001
#define HWIO_PCC_PDM_AHB_CBCR_IN          \
        in_dword_masked(HWIO_PCC_PDM_AHB_CBCR_ADDR, HWIO_PCC_PDM_AHB_CBCR_RMSK)
#define HWIO_PCC_PDM_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_PCC_PDM_AHB_CBCR_ADDR, m)
#define HWIO_PCC_PDM_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_PCC_PDM_AHB_CBCR_ADDR,v)
#define HWIO_PCC_PDM_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_PDM_AHB_CBCR_ADDR,m,v,HWIO_PCC_PDM_AHB_CBCR_IN)
#define HWIO_PCC_PDM_AHB_CBCR_CLK_OFF_BMSK                                        0x80000000
#define HWIO_PCC_PDM_AHB_CBCR_CLK_OFF_SHFT                                              0x1f
#define HWIO_PCC_PDM_AHB_CBCR_CLK_ENABLE_BMSK                                            0x1
#define HWIO_PCC_PDM_AHB_CBCR_CLK_ENABLE_SHFT                                            0x0

#define HWIO_PCC_PDM_XO4_CDIVR_ADDR                                               (PCC_REG_REG_BASE      + 0x001a0014)
#define HWIO_PCC_PDM_XO4_CDIVR_RMSK                                                  0x30000
#define HWIO_PCC_PDM_XO4_CDIVR_IN          \
        in_dword_masked(HWIO_PCC_PDM_XO4_CDIVR_ADDR, HWIO_PCC_PDM_XO4_CDIVR_RMSK)
#define HWIO_PCC_PDM_XO4_CDIVR_INM(m)      \
        in_dword_masked(HWIO_PCC_PDM_XO4_CDIVR_ADDR, m)
#define HWIO_PCC_PDM_XO4_CDIVR_OUT(v)      \
        out_dword(HWIO_PCC_PDM_XO4_CDIVR_ADDR,v)
#define HWIO_PCC_PDM_XO4_CDIVR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_PDM_XO4_CDIVR_ADDR,m,v,HWIO_PCC_PDM_XO4_CDIVR_IN)
#define HWIO_PCC_PDM_XO4_CDIVR_CLK_DIV_BMSK                                          0x30000
#define HWIO_PCC_PDM_XO4_CDIVR_CLK_DIV_SHFT                                             0x10

#define HWIO_PCC_PDM_XO4_CBCR_ADDR                                                (PCC_REG_REG_BASE      + 0x001a0018)
#define HWIO_PCC_PDM_XO4_CBCR_RMSK                                                0x80000001
#define HWIO_PCC_PDM_XO4_CBCR_IN          \
        in_dword_masked(HWIO_PCC_PDM_XO4_CBCR_ADDR, HWIO_PCC_PDM_XO4_CBCR_RMSK)
#define HWIO_PCC_PDM_XO4_CBCR_INM(m)      \
        in_dword_masked(HWIO_PCC_PDM_XO4_CBCR_ADDR, m)
#define HWIO_PCC_PDM_XO4_CBCR_OUT(v)      \
        out_dword(HWIO_PCC_PDM_XO4_CBCR_ADDR,v)
#define HWIO_PCC_PDM_XO4_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_PDM_XO4_CBCR_ADDR,m,v,HWIO_PCC_PDM_XO4_CBCR_IN)
#define HWIO_PCC_PDM_XO4_CBCR_CLK_OFF_BMSK                                        0x80000000
#define HWIO_PCC_PDM_XO4_CBCR_CLK_OFF_SHFT                                              0x1f
#define HWIO_PCC_PDM_XO4_CBCR_CLK_ENABLE_BMSK                                            0x1
#define HWIO_PCC_PDM_XO4_CBCR_CLK_ENABLE_SHFT                                            0x0

#define HWIO_PCC_PERIPH_SPI_BCR_ADDR                                              (PCC_REG_REG_BASE      + 0x001b0000)
#define HWIO_PCC_PERIPH_SPI_BCR_RMSK                                                     0x1
#define HWIO_PCC_PERIPH_SPI_BCR_IN          \
        in_dword_masked(HWIO_PCC_PERIPH_SPI_BCR_ADDR, HWIO_PCC_PERIPH_SPI_BCR_RMSK)
#define HWIO_PCC_PERIPH_SPI_BCR_INM(m)      \
        in_dword_masked(HWIO_PCC_PERIPH_SPI_BCR_ADDR, m)
#define HWIO_PCC_PERIPH_SPI_BCR_OUT(v)      \
        out_dword(HWIO_PCC_PERIPH_SPI_BCR_ADDR,v)
#define HWIO_PCC_PERIPH_SPI_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_PERIPH_SPI_BCR_ADDR,m,v,HWIO_PCC_PERIPH_SPI_BCR_IN)
#define HWIO_PCC_PERIPH_SPI_BCR_BLK_ARES_BMSK                                            0x1
#define HWIO_PCC_PERIPH_SPI_BCR_BLK_ARES_SHFT                                            0x0

#define HWIO_PCC_PRNG0_BCR_ADDR                                                   (PCC_REG_REG_BASE      + 0x001c0000)
#define HWIO_PCC_PRNG0_BCR_RMSK                                                          0x1
#define HWIO_PCC_PRNG0_BCR_IN          \
        in_dword_masked(HWIO_PCC_PRNG0_BCR_ADDR, HWIO_PCC_PRNG0_BCR_RMSK)
#define HWIO_PCC_PRNG0_BCR_INM(m)      \
        in_dword_masked(HWIO_PCC_PRNG0_BCR_ADDR, m)
#define HWIO_PCC_PRNG0_BCR_OUT(v)      \
        out_dword(HWIO_PCC_PRNG0_BCR_ADDR,v)
#define HWIO_PCC_PRNG0_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_PRNG0_BCR_ADDR,m,v,HWIO_PCC_PRNG0_BCR_IN)
#define HWIO_PCC_PRNG0_BCR_BLK_ARES_BMSK                                                 0x1
#define HWIO_PCC_PRNG0_BCR_BLK_ARES_SHFT                                                 0x0

#define HWIO_PCC_RNG0_AHB_CBCR_ADDR                                               (PCC_REG_REG_BASE      + 0x001c0004)
#define HWIO_PCC_RNG0_AHB_CBCR_RMSK                                               0x80000001
#define HWIO_PCC_RNG0_AHB_CBCR_IN          \
        in_dword_masked(HWIO_PCC_RNG0_AHB_CBCR_ADDR, HWIO_PCC_RNG0_AHB_CBCR_RMSK)
#define HWIO_PCC_RNG0_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_PCC_RNG0_AHB_CBCR_ADDR, m)
#define HWIO_PCC_RNG0_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_PCC_RNG0_AHB_CBCR_ADDR,v)
#define HWIO_PCC_RNG0_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_RNG0_AHB_CBCR_ADDR,m,v,HWIO_PCC_RNG0_AHB_CBCR_IN)
#define HWIO_PCC_RNG0_AHB_CBCR_CLK_OFF_BMSK                                       0x80000000
#define HWIO_PCC_RNG0_AHB_CBCR_CLK_OFF_SHFT                                             0x1f
#define HWIO_PCC_RNG0_AHB_CBCR_CLK_ENABLE_BMSK                                           0x1
#define HWIO_PCC_RNG0_AHB_CBCR_CLK_ENABLE_SHFT                                           0x0

#define HWIO_PCC_PRNG1_BCR_ADDR                                                   (PCC_REG_REG_BASE      + 0x001d0000)
#define HWIO_PCC_PRNG1_BCR_RMSK                                                          0x1
#define HWIO_PCC_PRNG1_BCR_IN          \
        in_dword_masked(HWIO_PCC_PRNG1_BCR_ADDR, HWIO_PCC_PRNG1_BCR_RMSK)
#define HWIO_PCC_PRNG1_BCR_INM(m)      \
        in_dword_masked(HWIO_PCC_PRNG1_BCR_ADDR, m)
#define HWIO_PCC_PRNG1_BCR_OUT(v)      \
        out_dword(HWIO_PCC_PRNG1_BCR_ADDR,v)
#define HWIO_PCC_PRNG1_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_PRNG1_BCR_ADDR,m,v,HWIO_PCC_PRNG1_BCR_IN)
#define HWIO_PCC_PRNG1_BCR_BLK_ARES_BMSK                                                 0x1
#define HWIO_PCC_PRNG1_BCR_BLK_ARES_SHFT                                                 0x0

#define HWIO_PCC_RNG1_AHB_CBCR_ADDR                                               (PCC_REG_REG_BASE      + 0x001d0004)
#define HWIO_PCC_RNG1_AHB_CBCR_RMSK                                               0x80000001
#define HWIO_PCC_RNG1_AHB_CBCR_IN          \
        in_dword_masked(HWIO_PCC_RNG1_AHB_CBCR_ADDR, HWIO_PCC_RNG1_AHB_CBCR_RMSK)
#define HWIO_PCC_RNG1_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_PCC_RNG1_AHB_CBCR_ADDR, m)
#define HWIO_PCC_RNG1_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_PCC_RNG1_AHB_CBCR_ADDR,v)
#define HWIO_PCC_RNG1_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_RNG1_AHB_CBCR_ADDR,m,v,HWIO_PCC_RNG1_AHB_CBCR_IN)
#define HWIO_PCC_RNG1_AHB_CBCR_CLK_OFF_BMSK                                       0x80000000
#define HWIO_PCC_RNG1_AHB_CBCR_CLK_OFF_SHFT                                             0x1f
#define HWIO_PCC_RNG1_AHB_CBCR_CLK_ENABLE_BMSK                                           0x1
#define HWIO_PCC_RNG1_AHB_CBCR_CLK_ENABLE_SHFT                                           0x0

#define HWIO_PCC_PERIPH_FAB_BCR_ADDR                                              (PCC_REG_REG_BASE      + 0x001e0000)
#define HWIO_PCC_PERIPH_FAB_BCR_RMSK                                                     0x1
#define HWIO_PCC_PERIPH_FAB_BCR_IN          \
        in_dword_masked(HWIO_PCC_PERIPH_FAB_BCR_ADDR, HWIO_PCC_PERIPH_FAB_BCR_RMSK)
#define HWIO_PCC_PERIPH_FAB_BCR_INM(m)      \
        in_dword_masked(HWIO_PCC_PERIPH_FAB_BCR_ADDR, m)
#define HWIO_PCC_PERIPH_FAB_BCR_OUT(v)      \
        out_dword(HWIO_PCC_PERIPH_FAB_BCR_ADDR,v)
#define HWIO_PCC_PERIPH_FAB_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_PERIPH_FAB_BCR_ADDR,m,v,HWIO_PCC_PERIPH_FAB_BCR_IN)
#define HWIO_PCC_PERIPH_FAB_BCR_BLK_ARES_BMSK                                            0x1
#define HWIO_PCC_PERIPH_FAB_BCR_BLK_ARES_SHFT                                            0x0

#define HWIO_PCC_PERIPH_FAB_CMD_RCGR_ADDR                                         (PCC_REG_REG_BASE      + 0x001e0004)
#define HWIO_PCC_PERIPH_FAB_CMD_RCGR_RMSK                                         0x80000013
#define HWIO_PCC_PERIPH_FAB_CMD_RCGR_IN          \
        in_dword_masked(HWIO_PCC_PERIPH_FAB_CMD_RCGR_ADDR, HWIO_PCC_PERIPH_FAB_CMD_RCGR_RMSK)
#define HWIO_PCC_PERIPH_FAB_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_PCC_PERIPH_FAB_CMD_RCGR_ADDR, m)
#define HWIO_PCC_PERIPH_FAB_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_PCC_PERIPH_FAB_CMD_RCGR_ADDR,v)
#define HWIO_PCC_PERIPH_FAB_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_PERIPH_FAB_CMD_RCGR_ADDR,m,v,HWIO_PCC_PERIPH_FAB_CMD_RCGR_IN)
#define HWIO_PCC_PERIPH_FAB_CMD_RCGR_ROOT_OFF_BMSK                                0x80000000
#define HWIO_PCC_PERIPH_FAB_CMD_RCGR_ROOT_OFF_SHFT                                      0x1f
#define HWIO_PCC_PERIPH_FAB_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                0x10
#define HWIO_PCC_PERIPH_FAB_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                 0x4
#define HWIO_PCC_PERIPH_FAB_CMD_RCGR_ROOT_EN_BMSK                                        0x2
#define HWIO_PCC_PERIPH_FAB_CMD_RCGR_ROOT_EN_SHFT                                        0x1
#define HWIO_PCC_PERIPH_FAB_CMD_RCGR_UPDATE_BMSK                                         0x1
#define HWIO_PCC_PERIPH_FAB_CMD_RCGR_UPDATE_SHFT                                         0x0

#define HWIO_PCC_PERIPH_FAB_CFG_RCGR_ADDR                                         (PCC_REG_REG_BASE      + 0x001e0008)
#define HWIO_PCC_PERIPH_FAB_CFG_RCGR_RMSK                                              0x71f
#define HWIO_PCC_PERIPH_FAB_CFG_RCGR_IN          \
        in_dword_masked(HWIO_PCC_PERIPH_FAB_CFG_RCGR_ADDR, HWIO_PCC_PERIPH_FAB_CFG_RCGR_RMSK)
#define HWIO_PCC_PERIPH_FAB_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_PCC_PERIPH_FAB_CFG_RCGR_ADDR, m)
#define HWIO_PCC_PERIPH_FAB_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_PCC_PERIPH_FAB_CFG_RCGR_ADDR,v)
#define HWIO_PCC_PERIPH_FAB_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_PERIPH_FAB_CFG_RCGR_ADDR,m,v,HWIO_PCC_PERIPH_FAB_CFG_RCGR_IN)
#define HWIO_PCC_PERIPH_FAB_CFG_RCGR_SRC_SEL_BMSK                                      0x700
#define HWIO_PCC_PERIPH_FAB_CFG_RCGR_SRC_SEL_SHFT                                        0x8
#define HWIO_PCC_PERIPH_FAB_CFG_RCGR_SRC_DIV_BMSK                                       0x1f
#define HWIO_PCC_PERIPH_FAB_CFG_RCGR_SRC_DIV_SHFT                                        0x0

#define HWIO_PCC_PFAB_CORE_CBCR_ADDR                                              (PCC_REG_REG_BASE      + 0x001e0010)
#define HWIO_PCC_PFAB_CORE_CBCR_RMSK                                              0x80000001
#define HWIO_PCC_PFAB_CORE_CBCR_IN          \
        in_dword_masked(HWIO_PCC_PFAB_CORE_CBCR_ADDR, HWIO_PCC_PFAB_CORE_CBCR_RMSK)
#define HWIO_PCC_PFAB_CORE_CBCR_INM(m)      \
        in_dword_masked(HWIO_PCC_PFAB_CORE_CBCR_ADDR, m)
#define HWIO_PCC_PFAB_CORE_CBCR_OUT(v)      \
        out_dword(HWIO_PCC_PFAB_CORE_CBCR_ADDR,v)
#define HWIO_PCC_PFAB_CORE_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_PFAB_CORE_CBCR_ADDR,m,v,HWIO_PCC_PFAB_CORE_CBCR_IN)
#define HWIO_PCC_PFAB_CORE_CBCR_CLK_OFF_BMSK                                      0x80000000
#define HWIO_PCC_PFAB_CORE_CBCR_CLK_OFF_SHFT                                            0x1f
#define HWIO_PCC_PFAB_CORE_CBCR_CLK_ENABLE_BMSK                                          0x1
#define HWIO_PCC_PFAB_CORE_CBCR_CLK_ENABLE_SHFT                                          0x0

#define HWIO_PCC_PFAB_SFAB_FCLK_CBCR_ADDR                                         (PCC_REG_REG_BASE      + 0x001e0028)
#define HWIO_PCC_PFAB_SFAB_FCLK_CBCR_RMSK                                         0x80000001
#define HWIO_PCC_PFAB_SFAB_FCLK_CBCR_IN          \
        in_dword_masked(HWIO_PCC_PFAB_SFAB_FCLK_CBCR_ADDR, HWIO_PCC_PFAB_SFAB_FCLK_CBCR_RMSK)
#define HWIO_PCC_PFAB_SFAB_FCLK_CBCR_INM(m)      \
        in_dword_masked(HWIO_PCC_PFAB_SFAB_FCLK_CBCR_ADDR, m)
#define HWIO_PCC_PFAB_SFAB_FCLK_CBCR_OUT(v)      \
        out_dword(HWIO_PCC_PFAB_SFAB_FCLK_CBCR_ADDR,v)
#define HWIO_PCC_PFAB_SFAB_FCLK_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_PFAB_SFAB_FCLK_CBCR_ADDR,m,v,HWIO_PCC_PFAB_SFAB_FCLK_CBCR_IN)
#define HWIO_PCC_PFAB_SFAB_FCLK_CBCR_CLK_OFF_BMSK                                 0x80000000
#define HWIO_PCC_PFAB_SFAB_FCLK_CBCR_CLK_OFF_SHFT                                       0x1f
#define HWIO_PCC_PFAB_SFAB_FCLK_CBCR_CLK_ENABLE_BMSK                                     0x1
#define HWIO_PCC_PFAB_SFAB_FCLK_CBCR_CLK_ENABLE_SHFT                                     0x0

#define HWIO_PCC_PFAB_SFAB_M_AXI_CBCR_ADDR                                        (PCC_REG_REG_BASE      + 0x001e002c)
#define HWIO_PCC_PFAB_SFAB_M_AXI_CBCR_RMSK                                        0x80000001
#define HWIO_PCC_PFAB_SFAB_M_AXI_CBCR_IN          \
        in_dword_masked(HWIO_PCC_PFAB_SFAB_M_AXI_CBCR_ADDR, HWIO_PCC_PFAB_SFAB_M_AXI_CBCR_RMSK)
#define HWIO_PCC_PFAB_SFAB_M_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_PCC_PFAB_SFAB_M_AXI_CBCR_ADDR, m)
#define HWIO_PCC_PFAB_SFAB_M_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_PCC_PFAB_SFAB_M_AXI_CBCR_ADDR,v)
#define HWIO_PCC_PFAB_SFAB_M_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_PFAB_SFAB_M_AXI_CBCR_ADDR,m,v,HWIO_PCC_PFAB_SFAB_M_AXI_CBCR_IN)
#define HWIO_PCC_PFAB_SFAB_M_AXI_CBCR_CLK_OFF_BMSK                                0x80000000
#define HWIO_PCC_PFAB_SFAB_M_AXI_CBCR_CLK_OFF_SHFT                                      0x1f
#define HWIO_PCC_PFAB_SFAB_M_AXI_CBCR_CLK_ENABLE_BMSK                                    0x1
#define HWIO_PCC_PFAB_SFAB_M_AXI_CBCR_CLK_ENABLE_SHFT                                    0x0

#define HWIO_PCC_PFAB_UPHY_XPU_AHB_FCLK_CBCR_ADDR                                 (PCC_REG_REG_BASE      + 0x001e0030)
#define HWIO_PCC_PFAB_UPHY_XPU_AHB_FCLK_CBCR_RMSK                                 0x80000001
#define HWIO_PCC_PFAB_UPHY_XPU_AHB_FCLK_CBCR_IN          \
        in_dword_masked(HWIO_PCC_PFAB_UPHY_XPU_AHB_FCLK_CBCR_ADDR, HWIO_PCC_PFAB_UPHY_XPU_AHB_FCLK_CBCR_RMSK)
#define HWIO_PCC_PFAB_UPHY_XPU_AHB_FCLK_CBCR_INM(m)      \
        in_dword_masked(HWIO_PCC_PFAB_UPHY_XPU_AHB_FCLK_CBCR_ADDR, m)
#define HWIO_PCC_PFAB_UPHY_XPU_AHB_FCLK_CBCR_OUT(v)      \
        out_dword(HWIO_PCC_PFAB_UPHY_XPU_AHB_FCLK_CBCR_ADDR,v)
#define HWIO_PCC_PFAB_UPHY_XPU_AHB_FCLK_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_PFAB_UPHY_XPU_AHB_FCLK_CBCR_ADDR,m,v,HWIO_PCC_PFAB_UPHY_XPU_AHB_FCLK_CBCR_IN)
#define HWIO_PCC_PFAB_UPHY_XPU_AHB_FCLK_CBCR_CLK_OFF_BMSK                         0x80000000
#define HWIO_PCC_PFAB_UPHY_XPU_AHB_FCLK_CBCR_CLK_OFF_SHFT                               0x1f
#define HWIO_PCC_PFAB_UPHY_XPU_AHB_FCLK_CBCR_CLK_ENABLE_BMSK                             0x1
#define HWIO_PCC_PFAB_UPHY_XPU_AHB_FCLK_CBCR_CLK_ENABLE_SHFT                             0x0

#define HWIO_PCC_PRNG_AHB_CBCR_ADDR                                               (PCC_REG_REG_BASE      + 0x001d0044)
#define HWIO_PCC_PRNG_AHB_CBCR_RMSK                                               0x80000001
#define HWIO_PCC_PRNG_AHB_CBCR_IN          \
        in_dword_masked(HWIO_PCC_PRNG_AHB_CBCR_ADDR, HWIO_PCC_PRNG_AHB_CBCR_RMSK)
#define HWIO_PCC_PRNG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_PCC_PRNG_AHB_CBCR_ADDR, m)
#define HWIO_PCC_PRNG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_PCC_PRNG_AHB_CBCR_ADDR,v)
#define HWIO_PCC_PRNG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_PRNG_AHB_CBCR_ADDR,m,v,HWIO_PCC_PRNG_AHB_CBCR_IN)
#define HWIO_PCC_PRNG_AHB_CBCR_CLK_OFF_BMSK                                       0x80000000
#define HWIO_PCC_PRNG_AHB_CBCR_CLK_OFF_SHFT                                             0x1f
#define HWIO_PCC_PRNG_AHB_CBCR_CLK_ENABLE_BMSK                                           0x1
#define HWIO_PCC_PRNG_AHB_CBCR_CLK_ENABLE_SHFT                                           0x0

#define HWIO_PCC_PFAB_PRNG_FCLK_CBCR_ADDR                                         (PCC_REG_REG_BASE      + 0x001d0048)
#define HWIO_PCC_PFAB_PRNG_FCLK_CBCR_RMSK                                         0x80000001
#define HWIO_PCC_PFAB_PRNG_FCLK_CBCR_IN          \
        in_dword_masked(HWIO_PCC_PFAB_PRNG_FCLK_CBCR_ADDR, HWIO_PCC_PFAB_PRNG_FCLK_CBCR_RMSK)
#define HWIO_PCC_PFAB_PRNG_FCLK_CBCR_INM(m)      \
        in_dword_masked(HWIO_PCC_PFAB_PRNG_FCLK_CBCR_ADDR, m)
#define HWIO_PCC_PFAB_PRNG_FCLK_CBCR_OUT(v)      \
        out_dword(HWIO_PCC_PFAB_PRNG_FCLK_CBCR_ADDR,v)
#define HWIO_PCC_PFAB_PRNG_FCLK_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_PFAB_PRNG_FCLK_CBCR_ADDR,m,v,HWIO_PCC_PFAB_PRNG_FCLK_CBCR_IN)
#define HWIO_PCC_PFAB_PRNG_FCLK_CBCR_CLK_OFF_BMSK                                 0x80000000
#define HWIO_PCC_PFAB_PRNG_FCLK_CBCR_CLK_OFF_SHFT                                       0x1f
#define HWIO_PCC_PFAB_PRNG_FCLK_CBCR_CLK_ENABLE_BMSK                                     0x1
#define HWIO_PCC_PFAB_PRNG_FCLK_CBCR_CLK_ENABLE_SHFT                                     0x0

#define HWIO_PCC_PFAB_CFG_AHB_CBCR_ADDR                                           (PCC_REG_REG_BASE      + 0x001e0050)
#define HWIO_PCC_PFAB_CFG_AHB_CBCR_RMSK                                           0x80000001
#define HWIO_PCC_PFAB_CFG_AHB_CBCR_IN          \
        in_dword_masked(HWIO_PCC_PFAB_CFG_AHB_CBCR_ADDR, HWIO_PCC_PFAB_CFG_AHB_CBCR_RMSK)
#define HWIO_PCC_PFAB_CFG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_PCC_PFAB_CFG_AHB_CBCR_ADDR, m)
#define HWIO_PCC_PFAB_CFG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_PCC_PFAB_CFG_AHB_CBCR_ADDR,v)
#define HWIO_PCC_PFAB_CFG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_PFAB_CFG_AHB_CBCR_ADDR,m,v,HWIO_PCC_PFAB_CFG_AHB_CBCR_IN)
#define HWIO_PCC_PFAB_CFG_AHB_CBCR_CLK_OFF_BMSK                                   0x80000000
#define HWIO_PCC_PFAB_CFG_AHB_CBCR_CLK_OFF_SHFT                                         0x1f
#define HWIO_PCC_PFAB_CFG_AHB_CBCR_CLK_ENABLE_BMSK                                       0x1
#define HWIO_PCC_PFAB_CFG_AHB_CBCR_CLK_ENABLE_SHFT                                       0x0

#define HWIO_PCC_SFAB_PFAB_QSMMUV3_CLIENT_CBCR_ADDR                               (PCC_REG_REG_BASE      + 0x001e0054)
#define HWIO_PCC_SFAB_PFAB_QSMMUV3_CLIENT_CBCR_RMSK                               0x80007ff1
#define HWIO_PCC_SFAB_PFAB_QSMMUV3_CLIENT_CBCR_IN          \
        in_dword_masked(HWIO_PCC_SFAB_PFAB_QSMMUV3_CLIENT_CBCR_ADDR, HWIO_PCC_SFAB_PFAB_QSMMUV3_CLIENT_CBCR_RMSK)
#define HWIO_PCC_SFAB_PFAB_QSMMUV3_CLIENT_CBCR_INM(m)      \
        in_dword_masked(HWIO_PCC_SFAB_PFAB_QSMMUV3_CLIENT_CBCR_ADDR, m)
#define HWIO_PCC_SFAB_PFAB_QSMMUV3_CLIENT_CBCR_OUT(v)      \
        out_dword(HWIO_PCC_SFAB_PFAB_QSMMUV3_CLIENT_CBCR_ADDR,v)
#define HWIO_PCC_SFAB_PFAB_QSMMUV3_CLIENT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_SFAB_PFAB_QSMMUV3_CLIENT_CBCR_ADDR,m,v,HWIO_PCC_SFAB_PFAB_QSMMUV3_CLIENT_CBCR_IN)
#define HWIO_PCC_SFAB_PFAB_QSMMUV3_CLIENT_CBCR_CLK_OFF_BMSK                       0x80000000
#define HWIO_PCC_SFAB_PFAB_QSMMUV3_CLIENT_CBCR_CLK_OFF_SHFT                             0x1f
#define HWIO_PCC_SFAB_PFAB_QSMMUV3_CLIENT_CBCR_FORCE_MEM_CORE_ON_BMSK                 0x4000
#define HWIO_PCC_SFAB_PFAB_QSMMUV3_CLIENT_CBCR_FORCE_MEM_CORE_ON_SHFT                    0xe
#define HWIO_PCC_SFAB_PFAB_QSMMUV3_CLIENT_CBCR_FORCE_MEM_PERIPH_ON_BMSK               0x2000
#define HWIO_PCC_SFAB_PFAB_QSMMUV3_CLIENT_CBCR_FORCE_MEM_PERIPH_ON_SHFT                  0xd
#define HWIO_PCC_SFAB_PFAB_QSMMUV3_CLIENT_CBCR_FORCE_MEM_PERIPH_OFF_BMSK              0x1000
#define HWIO_PCC_SFAB_PFAB_QSMMUV3_CLIENT_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                 0xc
#define HWIO_PCC_SFAB_PFAB_QSMMUV3_CLIENT_CBCR_WAKEUP_BMSK                             0xf00
#define HWIO_PCC_SFAB_PFAB_QSMMUV3_CLIENT_CBCR_WAKEUP_SHFT                               0x8
#define HWIO_PCC_SFAB_PFAB_QSMMUV3_CLIENT_CBCR_SLEEP_BMSK                               0xf0
#define HWIO_PCC_SFAB_PFAB_QSMMUV3_CLIENT_CBCR_SLEEP_SHFT                                0x4
#define HWIO_PCC_SFAB_PFAB_QSMMUV3_CLIENT_CBCR_CLK_ENABLE_BMSK                           0x1
#define HWIO_PCC_SFAB_PFAB_QSMMUV3_CLIENT_CBCR_CLK_ENABLE_SHFT                           0x0

#define HWIO_PCC_SDCC0_BCR_ADDR                                                   (PCC_REG_REG_BASE      + 0x001f0000)
#define HWIO_PCC_SDCC0_BCR_RMSK                                                          0x1
#define HWIO_PCC_SDCC0_BCR_IN          \
        in_dword_masked(HWIO_PCC_SDCC0_BCR_ADDR, HWIO_PCC_SDCC0_BCR_RMSK)
#define HWIO_PCC_SDCC0_BCR_INM(m)      \
        in_dword_masked(HWIO_PCC_SDCC0_BCR_ADDR, m)
#define HWIO_PCC_SDCC0_BCR_OUT(v)      \
        out_dword(HWIO_PCC_SDCC0_BCR_ADDR,v)
#define HWIO_PCC_SDCC0_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_SDCC0_BCR_ADDR,m,v,HWIO_PCC_SDCC0_BCR_IN)
#define HWIO_PCC_SDCC0_BCR_BLK_ARES_BMSK                                                 0x1
#define HWIO_PCC_SDCC0_BCR_BLK_ARES_SHFT                                                 0x0

#define HWIO_PCC_SDCC0_APPS_CMD_RCGR_ADDR                                         (PCC_REG_REG_BASE      + 0x001f0004)
#define HWIO_PCC_SDCC0_APPS_CMD_RCGR_RMSK                                         0x800000f3
#define HWIO_PCC_SDCC0_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_PCC_SDCC0_APPS_CMD_RCGR_ADDR, HWIO_PCC_SDCC0_APPS_CMD_RCGR_RMSK)
#define HWIO_PCC_SDCC0_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_PCC_SDCC0_APPS_CMD_RCGR_ADDR, m)
#define HWIO_PCC_SDCC0_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_PCC_SDCC0_APPS_CMD_RCGR_ADDR,v)
#define HWIO_PCC_SDCC0_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_SDCC0_APPS_CMD_RCGR_ADDR,m,v,HWIO_PCC_SDCC0_APPS_CMD_RCGR_IN)
#define HWIO_PCC_SDCC0_APPS_CMD_RCGR_ROOT_OFF_BMSK                                0x80000000
#define HWIO_PCC_SDCC0_APPS_CMD_RCGR_ROOT_OFF_SHFT                                      0x1f
#define HWIO_PCC_SDCC0_APPS_CMD_RCGR_DIRTY_D_BMSK                                       0x80
#define HWIO_PCC_SDCC0_APPS_CMD_RCGR_DIRTY_D_SHFT                                        0x7
#define HWIO_PCC_SDCC0_APPS_CMD_RCGR_DIRTY_M_BMSK                                       0x40
#define HWIO_PCC_SDCC0_APPS_CMD_RCGR_DIRTY_M_SHFT                                        0x6
#define HWIO_PCC_SDCC0_APPS_CMD_RCGR_DIRTY_N_BMSK                                       0x20
#define HWIO_PCC_SDCC0_APPS_CMD_RCGR_DIRTY_N_SHFT                                        0x5
#define HWIO_PCC_SDCC0_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                0x10
#define HWIO_PCC_SDCC0_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                 0x4
#define HWIO_PCC_SDCC0_APPS_CMD_RCGR_ROOT_EN_BMSK                                        0x2
#define HWIO_PCC_SDCC0_APPS_CMD_RCGR_ROOT_EN_SHFT                                        0x1
#define HWIO_PCC_SDCC0_APPS_CMD_RCGR_UPDATE_BMSK                                         0x1
#define HWIO_PCC_SDCC0_APPS_CMD_RCGR_UPDATE_SHFT                                         0x0

#define HWIO_PCC_SDCC0_APPS_CFG_RCGR_ADDR                                         (PCC_REG_REG_BASE      + 0x001f0008)
#define HWIO_PCC_SDCC0_APPS_CFG_RCGR_RMSK                                             0x371f
#define HWIO_PCC_SDCC0_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_PCC_SDCC0_APPS_CFG_RCGR_ADDR, HWIO_PCC_SDCC0_APPS_CFG_RCGR_RMSK)
#define HWIO_PCC_SDCC0_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_PCC_SDCC0_APPS_CFG_RCGR_ADDR, m)
#define HWIO_PCC_SDCC0_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_PCC_SDCC0_APPS_CFG_RCGR_ADDR,v)
#define HWIO_PCC_SDCC0_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_SDCC0_APPS_CFG_RCGR_ADDR,m,v,HWIO_PCC_SDCC0_APPS_CFG_RCGR_IN)
#define HWIO_PCC_SDCC0_APPS_CFG_RCGR_MODE_BMSK                                        0x3000
#define HWIO_PCC_SDCC0_APPS_CFG_RCGR_MODE_SHFT                                           0xc
#define HWIO_PCC_SDCC0_APPS_CFG_RCGR_SRC_SEL_BMSK                                      0x700
#define HWIO_PCC_SDCC0_APPS_CFG_RCGR_SRC_SEL_SHFT                                        0x8
#define HWIO_PCC_SDCC0_APPS_CFG_RCGR_SRC_DIV_BMSK                                       0x1f
#define HWIO_PCC_SDCC0_APPS_CFG_RCGR_SRC_DIV_SHFT                                        0x0

#define HWIO_PCC_SDCC0_APPS_M_ADDR                                                (PCC_REG_REG_BASE      + 0x001f000c)
#define HWIO_PCC_SDCC0_APPS_M_RMSK                                                      0xff
#define HWIO_PCC_SDCC0_APPS_M_IN          \
        in_dword_masked(HWIO_PCC_SDCC0_APPS_M_ADDR, HWIO_PCC_SDCC0_APPS_M_RMSK)
#define HWIO_PCC_SDCC0_APPS_M_INM(m)      \
        in_dword_masked(HWIO_PCC_SDCC0_APPS_M_ADDR, m)
#define HWIO_PCC_SDCC0_APPS_M_OUT(v)      \
        out_dword(HWIO_PCC_SDCC0_APPS_M_ADDR,v)
#define HWIO_PCC_SDCC0_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_SDCC0_APPS_M_ADDR,m,v,HWIO_PCC_SDCC0_APPS_M_IN)
#define HWIO_PCC_SDCC0_APPS_M_M_BMSK                                                    0xff
#define HWIO_PCC_SDCC0_APPS_M_M_SHFT                                                     0x0

#define HWIO_PCC_SDCC0_APPS_N_ADDR                                                (PCC_REG_REG_BASE      + 0x001f0010)
#define HWIO_PCC_SDCC0_APPS_N_RMSK                                                      0xff
#define HWIO_PCC_SDCC0_APPS_N_IN          \
        in_dword_masked(HWIO_PCC_SDCC0_APPS_N_ADDR, HWIO_PCC_SDCC0_APPS_N_RMSK)
#define HWIO_PCC_SDCC0_APPS_N_INM(m)      \
        in_dword_masked(HWIO_PCC_SDCC0_APPS_N_ADDR, m)
#define HWIO_PCC_SDCC0_APPS_N_OUT(v)      \
        out_dword(HWIO_PCC_SDCC0_APPS_N_ADDR,v)
#define HWIO_PCC_SDCC0_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_SDCC0_APPS_N_ADDR,m,v,HWIO_PCC_SDCC0_APPS_N_IN)
#define HWIO_PCC_SDCC0_APPS_N_N_BMSK                                                    0xff
#define HWIO_PCC_SDCC0_APPS_N_N_SHFT                                                     0x0

#define HWIO_PCC_SDCC0_APPS_D_ADDR                                                (PCC_REG_REG_BASE      + 0x001f0014)
#define HWIO_PCC_SDCC0_APPS_D_RMSK                                                      0xff
#define HWIO_PCC_SDCC0_APPS_D_IN          \
        in_dword_masked(HWIO_PCC_SDCC0_APPS_D_ADDR, HWIO_PCC_SDCC0_APPS_D_RMSK)
#define HWIO_PCC_SDCC0_APPS_D_INM(m)      \
        in_dword_masked(HWIO_PCC_SDCC0_APPS_D_ADDR, m)
#define HWIO_PCC_SDCC0_APPS_D_OUT(v)      \
        out_dword(HWIO_PCC_SDCC0_APPS_D_ADDR,v)
#define HWIO_PCC_SDCC0_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_SDCC0_APPS_D_ADDR,m,v,HWIO_PCC_SDCC0_APPS_D_IN)
#define HWIO_PCC_SDCC0_APPS_D_D_BMSK                                                    0xff
#define HWIO_PCC_SDCC0_APPS_D_D_SHFT                                                     0x0

#define HWIO_PCC_SDCC0_AXI_CBCR_ADDR                                              (PCC_REG_REG_BASE      + 0x001f0018)
#define HWIO_PCC_SDCC0_AXI_CBCR_RMSK                                              0x80000001
#define HWIO_PCC_SDCC0_AXI_CBCR_IN          \
        in_dword_masked(HWIO_PCC_SDCC0_AXI_CBCR_ADDR, HWIO_PCC_SDCC0_AXI_CBCR_RMSK)
#define HWIO_PCC_SDCC0_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_PCC_SDCC0_AXI_CBCR_ADDR, m)
#define HWIO_PCC_SDCC0_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_PCC_SDCC0_AXI_CBCR_ADDR,v)
#define HWIO_PCC_SDCC0_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_SDCC0_AXI_CBCR_ADDR,m,v,HWIO_PCC_SDCC0_AXI_CBCR_IN)
#define HWIO_PCC_SDCC0_AXI_CBCR_CLK_OFF_BMSK                                      0x80000000
#define HWIO_PCC_SDCC0_AXI_CBCR_CLK_OFF_SHFT                                            0x1f
#define HWIO_PCC_SDCC0_AXI_CBCR_CLK_ENABLE_BMSK                                          0x1
#define HWIO_PCC_SDCC0_AXI_CBCR_CLK_ENABLE_SHFT                                          0x0

#define HWIO_PCC_SDCC0_AHB_CBCR_ADDR                                              (PCC_REG_REG_BASE      + 0x001f001c)
#define HWIO_PCC_SDCC0_AHB_CBCR_RMSK                                              0x80007ff1
#define HWIO_PCC_SDCC0_AHB_CBCR_IN          \
        in_dword_masked(HWIO_PCC_SDCC0_AHB_CBCR_ADDR, HWIO_PCC_SDCC0_AHB_CBCR_RMSK)
#define HWIO_PCC_SDCC0_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_PCC_SDCC0_AHB_CBCR_ADDR, m)
#define HWIO_PCC_SDCC0_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_PCC_SDCC0_AHB_CBCR_ADDR,v)
#define HWIO_PCC_SDCC0_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_SDCC0_AHB_CBCR_ADDR,m,v,HWIO_PCC_SDCC0_AHB_CBCR_IN)
#define HWIO_PCC_SDCC0_AHB_CBCR_CLK_OFF_BMSK                                      0x80000000
#define HWIO_PCC_SDCC0_AHB_CBCR_CLK_OFF_SHFT                                            0x1f
#define HWIO_PCC_SDCC0_AHB_CBCR_FORCE_MEM_CORE_ON_BMSK                                0x4000
#define HWIO_PCC_SDCC0_AHB_CBCR_FORCE_MEM_CORE_ON_SHFT                                   0xe
#define HWIO_PCC_SDCC0_AHB_CBCR_FORCE_MEM_PERIPH_ON_BMSK                              0x2000
#define HWIO_PCC_SDCC0_AHB_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                 0xd
#define HWIO_PCC_SDCC0_AHB_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                             0x1000
#define HWIO_PCC_SDCC0_AHB_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                0xc
#define HWIO_PCC_SDCC0_AHB_CBCR_WAKEUP_BMSK                                            0xf00
#define HWIO_PCC_SDCC0_AHB_CBCR_WAKEUP_SHFT                                              0x8
#define HWIO_PCC_SDCC0_AHB_CBCR_SLEEP_BMSK                                              0xf0
#define HWIO_PCC_SDCC0_AHB_CBCR_SLEEP_SHFT                                               0x4
#define HWIO_PCC_SDCC0_AHB_CBCR_CLK_ENABLE_BMSK                                          0x1
#define HWIO_PCC_SDCC0_AHB_CBCR_CLK_ENABLE_SHFT                                          0x0

#define HWIO_PCC_SDCC0_APPS_CBCR_ADDR                                             (PCC_REG_REG_BASE      + 0x001f0020)
#define HWIO_PCC_SDCC0_APPS_CBCR_RMSK                                             0x80007ff1
#define HWIO_PCC_SDCC0_APPS_CBCR_IN          \
        in_dword_masked(HWIO_PCC_SDCC0_APPS_CBCR_ADDR, HWIO_PCC_SDCC0_APPS_CBCR_RMSK)
#define HWIO_PCC_SDCC0_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_PCC_SDCC0_APPS_CBCR_ADDR, m)
#define HWIO_PCC_SDCC0_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_PCC_SDCC0_APPS_CBCR_ADDR,v)
#define HWIO_PCC_SDCC0_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_SDCC0_APPS_CBCR_ADDR,m,v,HWIO_PCC_SDCC0_APPS_CBCR_IN)
#define HWIO_PCC_SDCC0_APPS_CBCR_CLK_OFF_BMSK                                     0x80000000
#define HWIO_PCC_SDCC0_APPS_CBCR_CLK_OFF_SHFT                                           0x1f
#define HWIO_PCC_SDCC0_APPS_CBCR_FORCE_MEM_CORE_ON_BMSK                               0x4000
#define HWIO_PCC_SDCC0_APPS_CBCR_FORCE_MEM_CORE_ON_SHFT                                  0xe
#define HWIO_PCC_SDCC0_APPS_CBCR_FORCE_MEM_PERIPH_ON_BMSK                             0x2000
#define HWIO_PCC_SDCC0_APPS_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                0xd
#define HWIO_PCC_SDCC0_APPS_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                            0x1000
#define HWIO_PCC_SDCC0_APPS_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                               0xc
#define HWIO_PCC_SDCC0_APPS_CBCR_WAKEUP_BMSK                                           0xf00
#define HWIO_PCC_SDCC0_APPS_CBCR_WAKEUP_SHFT                                             0x8
#define HWIO_PCC_SDCC0_APPS_CBCR_SLEEP_BMSK                                             0xf0
#define HWIO_PCC_SDCC0_APPS_CBCR_SLEEP_SHFT                                              0x4
#define HWIO_PCC_SDCC0_APPS_CBCR_CLK_ENABLE_BMSK                                         0x1
#define HWIO_PCC_SDCC0_APPS_CBCR_CLK_ENABLE_SHFT                                         0x0

#define HWIO_PCC_PFAB_SDCC0_FCLK_CBCR_ADDR                                        (PCC_REG_REG_BASE      + 0x001f0030)
#define HWIO_PCC_PFAB_SDCC0_FCLK_CBCR_RMSK                                        0x80000001
#define HWIO_PCC_PFAB_SDCC0_FCLK_CBCR_IN          \
        in_dword_masked(HWIO_PCC_PFAB_SDCC0_FCLK_CBCR_ADDR, HWIO_PCC_PFAB_SDCC0_FCLK_CBCR_RMSK)
#define HWIO_PCC_PFAB_SDCC0_FCLK_CBCR_INM(m)      \
        in_dword_masked(HWIO_PCC_PFAB_SDCC0_FCLK_CBCR_ADDR, m)
#define HWIO_PCC_PFAB_SDCC0_FCLK_CBCR_OUT(v)      \
        out_dword(HWIO_PCC_PFAB_SDCC0_FCLK_CBCR_ADDR,v)
#define HWIO_PCC_PFAB_SDCC0_FCLK_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_PFAB_SDCC0_FCLK_CBCR_ADDR,m,v,HWIO_PCC_PFAB_SDCC0_FCLK_CBCR_IN)
#define HWIO_PCC_PFAB_SDCC0_FCLK_CBCR_CLK_OFF_BMSK                                0x80000000
#define HWIO_PCC_PFAB_SDCC0_FCLK_CBCR_CLK_OFF_SHFT                                      0x1f
#define HWIO_PCC_PFAB_SDCC0_FCLK_CBCR_CLK_ENABLE_BMSK                                    0x1
#define HWIO_PCC_PFAB_SDCC0_FCLK_CBCR_CLK_ENABLE_SHFT                                    0x0

#define HWIO_PCC_SDCC1_BCR_ADDR                                                   (PCC_REG_REG_BASE      + 0x00200000)
#define HWIO_PCC_SDCC1_BCR_RMSK                                                          0x1
#define HWIO_PCC_SDCC1_BCR_IN          \
        in_dword_masked(HWIO_PCC_SDCC1_BCR_ADDR, HWIO_PCC_SDCC1_BCR_RMSK)
#define HWIO_PCC_SDCC1_BCR_INM(m)      \
        in_dword_masked(HWIO_PCC_SDCC1_BCR_ADDR, m)
#define HWIO_PCC_SDCC1_BCR_OUT(v)      \
        out_dword(HWIO_PCC_SDCC1_BCR_ADDR,v)
#define HWIO_PCC_SDCC1_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_SDCC1_BCR_ADDR,m,v,HWIO_PCC_SDCC1_BCR_IN)
#define HWIO_PCC_SDCC1_BCR_BLK_ARES_BMSK                                                 0x1
#define HWIO_PCC_SDCC1_BCR_BLK_ARES_SHFT                                                 0x0

#define HWIO_PCC_SDCC1_APPS_CMD_RCGR_ADDR                                         (PCC_REG_REG_BASE      + 0x00200004)
#define HWIO_PCC_SDCC1_APPS_CMD_RCGR_RMSK                                         0x800000f3
#define HWIO_PCC_SDCC1_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_PCC_SDCC1_APPS_CMD_RCGR_ADDR, HWIO_PCC_SDCC1_APPS_CMD_RCGR_RMSK)
#define HWIO_PCC_SDCC1_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_PCC_SDCC1_APPS_CMD_RCGR_ADDR, m)
#define HWIO_PCC_SDCC1_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_PCC_SDCC1_APPS_CMD_RCGR_ADDR,v)
#define HWIO_PCC_SDCC1_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_SDCC1_APPS_CMD_RCGR_ADDR,m,v,HWIO_PCC_SDCC1_APPS_CMD_RCGR_IN)
#define HWIO_PCC_SDCC1_APPS_CMD_RCGR_ROOT_OFF_BMSK                                0x80000000
#define HWIO_PCC_SDCC1_APPS_CMD_RCGR_ROOT_OFF_SHFT                                      0x1f
#define HWIO_PCC_SDCC1_APPS_CMD_RCGR_DIRTY_D_BMSK                                       0x80
#define HWIO_PCC_SDCC1_APPS_CMD_RCGR_DIRTY_D_SHFT                                        0x7
#define HWIO_PCC_SDCC1_APPS_CMD_RCGR_DIRTY_M_BMSK                                       0x40
#define HWIO_PCC_SDCC1_APPS_CMD_RCGR_DIRTY_M_SHFT                                        0x6
#define HWIO_PCC_SDCC1_APPS_CMD_RCGR_DIRTY_N_BMSK                                       0x20
#define HWIO_PCC_SDCC1_APPS_CMD_RCGR_DIRTY_N_SHFT                                        0x5
#define HWIO_PCC_SDCC1_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                0x10
#define HWIO_PCC_SDCC1_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                 0x4
#define HWIO_PCC_SDCC1_APPS_CMD_RCGR_ROOT_EN_BMSK                                        0x2
#define HWIO_PCC_SDCC1_APPS_CMD_RCGR_ROOT_EN_SHFT                                        0x1
#define HWIO_PCC_SDCC1_APPS_CMD_RCGR_UPDATE_BMSK                                         0x1
#define HWIO_PCC_SDCC1_APPS_CMD_RCGR_UPDATE_SHFT                                         0x0

#define HWIO_PCC_SDCC1_APPS_CFG_RCGR_ADDR                                         (PCC_REG_REG_BASE      + 0x00200008)
#define HWIO_PCC_SDCC1_APPS_CFG_RCGR_RMSK                                             0x371f
#define HWIO_PCC_SDCC1_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_PCC_SDCC1_APPS_CFG_RCGR_ADDR, HWIO_PCC_SDCC1_APPS_CFG_RCGR_RMSK)
#define HWIO_PCC_SDCC1_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_PCC_SDCC1_APPS_CFG_RCGR_ADDR, m)
#define HWIO_PCC_SDCC1_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_PCC_SDCC1_APPS_CFG_RCGR_ADDR,v)
#define HWIO_PCC_SDCC1_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_SDCC1_APPS_CFG_RCGR_ADDR,m,v,HWIO_PCC_SDCC1_APPS_CFG_RCGR_IN)
#define HWIO_PCC_SDCC1_APPS_CFG_RCGR_MODE_BMSK                                        0x3000
#define HWIO_PCC_SDCC1_APPS_CFG_RCGR_MODE_SHFT                                           0xc
#define HWIO_PCC_SDCC1_APPS_CFG_RCGR_SRC_SEL_BMSK                                      0x700
#define HWIO_PCC_SDCC1_APPS_CFG_RCGR_SRC_SEL_SHFT                                        0x8
#define HWIO_PCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_BMSK                                       0x1f
#define HWIO_PCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_SHFT                                        0x0

#define HWIO_PCC_SDCC1_APPS_M_ADDR                                                (PCC_REG_REG_BASE      + 0x0020000c)
#define HWIO_PCC_SDCC1_APPS_M_RMSK                                                      0xff
#define HWIO_PCC_SDCC1_APPS_M_IN          \
        in_dword_masked(HWIO_PCC_SDCC1_APPS_M_ADDR, HWIO_PCC_SDCC1_APPS_M_RMSK)
#define HWIO_PCC_SDCC1_APPS_M_INM(m)      \
        in_dword_masked(HWIO_PCC_SDCC1_APPS_M_ADDR, m)
#define HWIO_PCC_SDCC1_APPS_M_OUT(v)      \
        out_dword(HWIO_PCC_SDCC1_APPS_M_ADDR,v)
#define HWIO_PCC_SDCC1_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_SDCC1_APPS_M_ADDR,m,v,HWIO_PCC_SDCC1_APPS_M_IN)
#define HWIO_PCC_SDCC1_APPS_M_M_BMSK                                                    0xff
#define HWIO_PCC_SDCC1_APPS_M_M_SHFT                                                     0x0

#define HWIO_PCC_SDCC1_APPS_N_ADDR                                                (PCC_REG_REG_BASE      + 0x00200010)
#define HWIO_PCC_SDCC1_APPS_N_RMSK                                                      0xff
#define HWIO_PCC_SDCC1_APPS_N_IN          \
        in_dword_masked(HWIO_PCC_SDCC1_APPS_N_ADDR, HWIO_PCC_SDCC1_APPS_N_RMSK)
#define HWIO_PCC_SDCC1_APPS_N_INM(m)      \
        in_dword_masked(HWIO_PCC_SDCC1_APPS_N_ADDR, m)
#define HWIO_PCC_SDCC1_APPS_N_OUT(v)      \
        out_dword(HWIO_PCC_SDCC1_APPS_N_ADDR,v)
#define HWIO_PCC_SDCC1_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_SDCC1_APPS_N_ADDR,m,v,HWIO_PCC_SDCC1_APPS_N_IN)
#define HWIO_PCC_SDCC1_APPS_N_N_BMSK                                                    0xff
#define HWIO_PCC_SDCC1_APPS_N_N_SHFT                                                     0x0

#define HWIO_PCC_SDCC1_APPS_D_ADDR                                                (PCC_REG_REG_BASE      + 0x00200014)
#define HWIO_PCC_SDCC1_APPS_D_RMSK                                                      0xff
#define HWIO_PCC_SDCC1_APPS_D_IN          \
        in_dword_masked(HWIO_PCC_SDCC1_APPS_D_ADDR, HWIO_PCC_SDCC1_APPS_D_RMSK)
#define HWIO_PCC_SDCC1_APPS_D_INM(m)      \
        in_dword_masked(HWIO_PCC_SDCC1_APPS_D_ADDR, m)
#define HWIO_PCC_SDCC1_APPS_D_OUT(v)      \
        out_dword(HWIO_PCC_SDCC1_APPS_D_ADDR,v)
#define HWIO_PCC_SDCC1_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_SDCC1_APPS_D_ADDR,m,v,HWIO_PCC_SDCC1_APPS_D_IN)
#define HWIO_PCC_SDCC1_APPS_D_D_BMSK                                                    0xff
#define HWIO_PCC_SDCC1_APPS_D_D_SHFT                                                     0x0

#define HWIO_PCC_SDCC1_AXI_CBCR_ADDR                                              (PCC_REG_REG_BASE      + 0x00200018)
#define HWIO_PCC_SDCC1_AXI_CBCR_RMSK                                              0x80000001
#define HWIO_PCC_SDCC1_AXI_CBCR_IN          \
        in_dword_masked(HWIO_PCC_SDCC1_AXI_CBCR_ADDR, HWIO_PCC_SDCC1_AXI_CBCR_RMSK)
#define HWIO_PCC_SDCC1_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_PCC_SDCC1_AXI_CBCR_ADDR, m)
#define HWIO_PCC_SDCC1_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_PCC_SDCC1_AXI_CBCR_ADDR,v)
#define HWIO_PCC_SDCC1_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_SDCC1_AXI_CBCR_ADDR,m,v,HWIO_PCC_SDCC1_AXI_CBCR_IN)
#define HWIO_PCC_SDCC1_AXI_CBCR_CLK_OFF_BMSK                                      0x80000000
#define HWIO_PCC_SDCC1_AXI_CBCR_CLK_OFF_SHFT                                            0x1f
#define HWIO_PCC_SDCC1_AXI_CBCR_CLK_ENABLE_BMSK                                          0x1
#define HWIO_PCC_SDCC1_AXI_CBCR_CLK_ENABLE_SHFT                                          0x0

#define HWIO_PCC_SDCC1_AHB_CBCR_ADDR                                              (PCC_REG_REG_BASE      + 0x0020001c)
#define HWIO_PCC_SDCC1_AHB_CBCR_RMSK                                              0x80007ff1
#define HWIO_PCC_SDCC1_AHB_CBCR_IN          \
        in_dword_masked(HWIO_PCC_SDCC1_AHB_CBCR_ADDR, HWIO_PCC_SDCC1_AHB_CBCR_RMSK)
#define HWIO_PCC_SDCC1_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_PCC_SDCC1_AHB_CBCR_ADDR, m)
#define HWIO_PCC_SDCC1_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_PCC_SDCC1_AHB_CBCR_ADDR,v)
#define HWIO_PCC_SDCC1_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_SDCC1_AHB_CBCR_ADDR,m,v,HWIO_PCC_SDCC1_AHB_CBCR_IN)
#define HWIO_PCC_SDCC1_AHB_CBCR_CLK_OFF_BMSK                                      0x80000000
#define HWIO_PCC_SDCC1_AHB_CBCR_CLK_OFF_SHFT                                            0x1f
#define HWIO_PCC_SDCC1_AHB_CBCR_FORCE_MEM_CORE_ON_BMSK                                0x4000
#define HWIO_PCC_SDCC1_AHB_CBCR_FORCE_MEM_CORE_ON_SHFT                                   0xe
#define HWIO_PCC_SDCC1_AHB_CBCR_FORCE_MEM_PERIPH_ON_BMSK                              0x2000
#define HWIO_PCC_SDCC1_AHB_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                 0xd
#define HWIO_PCC_SDCC1_AHB_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                             0x1000
#define HWIO_PCC_SDCC1_AHB_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                0xc
#define HWIO_PCC_SDCC1_AHB_CBCR_WAKEUP_BMSK                                            0xf00
#define HWIO_PCC_SDCC1_AHB_CBCR_WAKEUP_SHFT                                              0x8
#define HWIO_PCC_SDCC1_AHB_CBCR_SLEEP_BMSK                                              0xf0
#define HWIO_PCC_SDCC1_AHB_CBCR_SLEEP_SHFT                                               0x4
#define HWIO_PCC_SDCC1_AHB_CBCR_CLK_ENABLE_BMSK                                          0x1
#define HWIO_PCC_SDCC1_AHB_CBCR_CLK_ENABLE_SHFT                                          0x0

#define HWIO_PCC_SDCC1_APPS_CBCR_ADDR                                             (PCC_REG_REG_BASE      + 0x00200020)
#define HWIO_PCC_SDCC1_APPS_CBCR_RMSK                                             0x80007ff1
#define HWIO_PCC_SDCC1_APPS_CBCR_IN          \
        in_dword_masked(HWIO_PCC_SDCC1_APPS_CBCR_ADDR, HWIO_PCC_SDCC1_APPS_CBCR_RMSK)
#define HWIO_PCC_SDCC1_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_PCC_SDCC1_APPS_CBCR_ADDR, m)
#define HWIO_PCC_SDCC1_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_PCC_SDCC1_APPS_CBCR_ADDR,v)
#define HWIO_PCC_SDCC1_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_SDCC1_APPS_CBCR_ADDR,m,v,HWIO_PCC_SDCC1_APPS_CBCR_IN)
#define HWIO_PCC_SDCC1_APPS_CBCR_CLK_OFF_BMSK                                     0x80000000
#define HWIO_PCC_SDCC1_APPS_CBCR_CLK_OFF_SHFT                                           0x1f
#define HWIO_PCC_SDCC1_APPS_CBCR_FORCE_MEM_CORE_ON_BMSK                               0x4000
#define HWIO_PCC_SDCC1_APPS_CBCR_FORCE_MEM_CORE_ON_SHFT                                  0xe
#define HWIO_PCC_SDCC1_APPS_CBCR_FORCE_MEM_PERIPH_ON_BMSK                             0x2000
#define HWIO_PCC_SDCC1_APPS_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                0xd
#define HWIO_PCC_SDCC1_APPS_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                            0x1000
#define HWIO_PCC_SDCC1_APPS_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                               0xc
#define HWIO_PCC_SDCC1_APPS_CBCR_WAKEUP_BMSK                                           0xf00
#define HWIO_PCC_SDCC1_APPS_CBCR_WAKEUP_SHFT                                             0x8
#define HWIO_PCC_SDCC1_APPS_CBCR_SLEEP_BMSK                                             0xf0
#define HWIO_PCC_SDCC1_APPS_CBCR_SLEEP_SHFT                                              0x4
#define HWIO_PCC_SDCC1_APPS_CBCR_CLK_ENABLE_BMSK                                         0x1
#define HWIO_PCC_SDCC1_APPS_CBCR_CLK_ENABLE_SHFT                                         0x0

#define HWIO_PCC_PFAB_SDCC1_FCLK_CBCR_ADDR                                        (PCC_REG_REG_BASE      + 0x00200030)
#define HWIO_PCC_PFAB_SDCC1_FCLK_CBCR_RMSK                                        0x80000001
#define HWIO_PCC_PFAB_SDCC1_FCLK_CBCR_IN          \
        in_dword_masked(HWIO_PCC_PFAB_SDCC1_FCLK_CBCR_ADDR, HWIO_PCC_PFAB_SDCC1_FCLK_CBCR_RMSK)
#define HWIO_PCC_PFAB_SDCC1_FCLK_CBCR_INM(m)      \
        in_dword_masked(HWIO_PCC_PFAB_SDCC1_FCLK_CBCR_ADDR, m)
#define HWIO_PCC_PFAB_SDCC1_FCLK_CBCR_OUT(v)      \
        out_dword(HWIO_PCC_PFAB_SDCC1_FCLK_CBCR_ADDR,v)
#define HWIO_PCC_PFAB_SDCC1_FCLK_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_PFAB_SDCC1_FCLK_CBCR_ADDR,m,v,HWIO_PCC_PFAB_SDCC1_FCLK_CBCR_IN)
#define HWIO_PCC_PFAB_SDCC1_FCLK_CBCR_CLK_OFF_BMSK                                0x80000000
#define HWIO_PCC_PFAB_SDCC1_FCLK_CBCR_CLK_OFF_SHFT                                      0x1f
#define HWIO_PCC_PFAB_SDCC1_FCLK_CBCR_CLK_ENABLE_BMSK                                    0x1
#define HWIO_PCC_PFAB_SDCC1_FCLK_CBCR_CLK_ENABLE_SHFT                                    0x0

#define HWIO_PCC_SDCC2_BCR_ADDR                                                   (PCC_REG_REG_BASE      + 0x00210000)
#define HWIO_PCC_SDCC2_BCR_RMSK                                                          0x1
#define HWIO_PCC_SDCC2_BCR_IN          \
        in_dword_masked(HWIO_PCC_SDCC2_BCR_ADDR, HWIO_PCC_SDCC2_BCR_RMSK)
#define HWIO_PCC_SDCC2_BCR_INM(m)      \
        in_dword_masked(HWIO_PCC_SDCC2_BCR_ADDR, m)
#define HWIO_PCC_SDCC2_BCR_OUT(v)      \
        out_dword(HWIO_PCC_SDCC2_BCR_ADDR,v)
#define HWIO_PCC_SDCC2_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_SDCC2_BCR_ADDR,m,v,HWIO_PCC_SDCC2_BCR_IN)
#define HWIO_PCC_SDCC2_BCR_BLK_ARES_BMSK                                                 0x1
#define HWIO_PCC_SDCC2_BCR_BLK_ARES_SHFT                                                 0x0

#define HWIO_PCC_SDCC2_APPS_CMD_RCGR_ADDR                                         (PCC_REG_REG_BASE      + 0x00210004)
#define HWIO_PCC_SDCC2_APPS_CMD_RCGR_RMSK                                         0x800000f3
#define HWIO_PCC_SDCC2_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_PCC_SDCC2_APPS_CMD_RCGR_ADDR, HWIO_PCC_SDCC2_APPS_CMD_RCGR_RMSK)
#define HWIO_PCC_SDCC2_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_PCC_SDCC2_APPS_CMD_RCGR_ADDR, m)
#define HWIO_PCC_SDCC2_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_PCC_SDCC2_APPS_CMD_RCGR_ADDR,v)
#define HWIO_PCC_SDCC2_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_SDCC2_APPS_CMD_RCGR_ADDR,m,v,HWIO_PCC_SDCC2_APPS_CMD_RCGR_IN)
#define HWIO_PCC_SDCC2_APPS_CMD_RCGR_ROOT_OFF_BMSK                                0x80000000
#define HWIO_PCC_SDCC2_APPS_CMD_RCGR_ROOT_OFF_SHFT                                      0x1f
#define HWIO_PCC_SDCC2_APPS_CMD_RCGR_DIRTY_D_BMSK                                       0x80
#define HWIO_PCC_SDCC2_APPS_CMD_RCGR_DIRTY_D_SHFT                                        0x7
#define HWIO_PCC_SDCC2_APPS_CMD_RCGR_DIRTY_M_BMSK                                       0x40
#define HWIO_PCC_SDCC2_APPS_CMD_RCGR_DIRTY_M_SHFT                                        0x6
#define HWIO_PCC_SDCC2_APPS_CMD_RCGR_DIRTY_N_BMSK                                       0x20
#define HWIO_PCC_SDCC2_APPS_CMD_RCGR_DIRTY_N_SHFT                                        0x5
#define HWIO_PCC_SDCC2_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                0x10
#define HWIO_PCC_SDCC2_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                 0x4
#define HWIO_PCC_SDCC2_APPS_CMD_RCGR_ROOT_EN_BMSK                                        0x2
#define HWIO_PCC_SDCC2_APPS_CMD_RCGR_ROOT_EN_SHFT                                        0x1
#define HWIO_PCC_SDCC2_APPS_CMD_RCGR_UPDATE_BMSK                                         0x1
#define HWIO_PCC_SDCC2_APPS_CMD_RCGR_UPDATE_SHFT                                         0x0

#define HWIO_PCC_SDCC2_APPS_CFG_RCGR_ADDR                                         (PCC_REG_REG_BASE      + 0x00210008)
#define HWIO_PCC_SDCC2_APPS_CFG_RCGR_RMSK                                             0x371f
#define HWIO_PCC_SDCC2_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_PCC_SDCC2_APPS_CFG_RCGR_ADDR, HWIO_PCC_SDCC2_APPS_CFG_RCGR_RMSK)
#define HWIO_PCC_SDCC2_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_PCC_SDCC2_APPS_CFG_RCGR_ADDR, m)
#define HWIO_PCC_SDCC2_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_PCC_SDCC2_APPS_CFG_RCGR_ADDR,v)
#define HWIO_PCC_SDCC2_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_SDCC2_APPS_CFG_RCGR_ADDR,m,v,HWIO_PCC_SDCC2_APPS_CFG_RCGR_IN)
#define HWIO_PCC_SDCC2_APPS_CFG_RCGR_MODE_BMSK                                        0x3000
#define HWIO_PCC_SDCC2_APPS_CFG_RCGR_MODE_SHFT                                           0xc
#define HWIO_PCC_SDCC2_APPS_CFG_RCGR_SRC_SEL_BMSK                                      0x700
#define HWIO_PCC_SDCC2_APPS_CFG_RCGR_SRC_SEL_SHFT                                        0x8
#define HWIO_PCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_BMSK                                       0x1f
#define HWIO_PCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_SHFT                                        0x0

#define HWIO_PCC_SDCC2_APPS_M_ADDR                                                (PCC_REG_REG_BASE      + 0x0021000c)
#define HWIO_PCC_SDCC2_APPS_M_RMSK                                                      0xff
#define HWIO_PCC_SDCC2_APPS_M_IN          \
        in_dword_masked(HWIO_PCC_SDCC2_APPS_M_ADDR, HWIO_PCC_SDCC2_APPS_M_RMSK)
#define HWIO_PCC_SDCC2_APPS_M_INM(m)      \
        in_dword_masked(HWIO_PCC_SDCC2_APPS_M_ADDR, m)
#define HWIO_PCC_SDCC2_APPS_M_OUT(v)      \
        out_dword(HWIO_PCC_SDCC2_APPS_M_ADDR,v)
#define HWIO_PCC_SDCC2_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_SDCC2_APPS_M_ADDR,m,v,HWIO_PCC_SDCC2_APPS_M_IN)
#define HWIO_PCC_SDCC2_APPS_M_M_BMSK                                                    0xff
#define HWIO_PCC_SDCC2_APPS_M_M_SHFT                                                     0x0

#define HWIO_PCC_SDCC2_APPS_N_ADDR                                                (PCC_REG_REG_BASE      + 0x00210010)
#define HWIO_PCC_SDCC2_APPS_N_RMSK                                                      0xff
#define HWIO_PCC_SDCC2_APPS_N_IN          \
        in_dword_masked(HWIO_PCC_SDCC2_APPS_N_ADDR, HWIO_PCC_SDCC2_APPS_N_RMSK)
#define HWIO_PCC_SDCC2_APPS_N_INM(m)      \
        in_dword_masked(HWIO_PCC_SDCC2_APPS_N_ADDR, m)
#define HWIO_PCC_SDCC2_APPS_N_OUT(v)      \
        out_dword(HWIO_PCC_SDCC2_APPS_N_ADDR,v)
#define HWIO_PCC_SDCC2_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_SDCC2_APPS_N_ADDR,m,v,HWIO_PCC_SDCC2_APPS_N_IN)
#define HWIO_PCC_SDCC2_APPS_N_N_BMSK                                                    0xff
#define HWIO_PCC_SDCC2_APPS_N_N_SHFT                                                     0x0

#define HWIO_PCC_SDCC2_APPS_D_ADDR                                                (PCC_REG_REG_BASE      + 0x00210014)
#define HWIO_PCC_SDCC2_APPS_D_RMSK                                                      0xff
#define HWIO_PCC_SDCC2_APPS_D_IN          \
        in_dword_masked(HWIO_PCC_SDCC2_APPS_D_ADDR, HWIO_PCC_SDCC2_APPS_D_RMSK)
#define HWIO_PCC_SDCC2_APPS_D_INM(m)      \
        in_dword_masked(HWIO_PCC_SDCC2_APPS_D_ADDR, m)
#define HWIO_PCC_SDCC2_APPS_D_OUT(v)      \
        out_dword(HWIO_PCC_SDCC2_APPS_D_ADDR,v)
#define HWIO_PCC_SDCC2_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_SDCC2_APPS_D_ADDR,m,v,HWIO_PCC_SDCC2_APPS_D_IN)
#define HWIO_PCC_SDCC2_APPS_D_D_BMSK                                                    0xff
#define HWIO_PCC_SDCC2_APPS_D_D_SHFT                                                     0x0

#define HWIO_PCC_SDCC2_AXI_CBCR_ADDR                                              (PCC_REG_REG_BASE      + 0x00210018)
#define HWIO_PCC_SDCC2_AXI_CBCR_RMSK                                              0x80000001
#define HWIO_PCC_SDCC2_AXI_CBCR_IN          \
        in_dword_masked(HWIO_PCC_SDCC2_AXI_CBCR_ADDR, HWIO_PCC_SDCC2_AXI_CBCR_RMSK)
#define HWIO_PCC_SDCC2_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_PCC_SDCC2_AXI_CBCR_ADDR, m)
#define HWIO_PCC_SDCC2_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_PCC_SDCC2_AXI_CBCR_ADDR,v)
#define HWIO_PCC_SDCC2_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_SDCC2_AXI_CBCR_ADDR,m,v,HWIO_PCC_SDCC2_AXI_CBCR_IN)
#define HWIO_PCC_SDCC2_AXI_CBCR_CLK_OFF_BMSK                                      0x80000000
#define HWIO_PCC_SDCC2_AXI_CBCR_CLK_OFF_SHFT                                            0x1f
#define HWIO_PCC_SDCC2_AXI_CBCR_CLK_ENABLE_BMSK                                          0x1
#define HWIO_PCC_SDCC2_AXI_CBCR_CLK_ENABLE_SHFT                                          0x0

#define HWIO_PCC_SDCC2_AHB_CBCR_ADDR                                              (PCC_REG_REG_BASE      + 0x0021001c)
#define HWIO_PCC_SDCC2_AHB_CBCR_RMSK                                              0x80007ff1
#define HWIO_PCC_SDCC2_AHB_CBCR_IN          \
        in_dword_masked(HWIO_PCC_SDCC2_AHB_CBCR_ADDR, HWIO_PCC_SDCC2_AHB_CBCR_RMSK)
#define HWIO_PCC_SDCC2_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_PCC_SDCC2_AHB_CBCR_ADDR, m)
#define HWIO_PCC_SDCC2_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_PCC_SDCC2_AHB_CBCR_ADDR,v)
#define HWIO_PCC_SDCC2_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_SDCC2_AHB_CBCR_ADDR,m,v,HWIO_PCC_SDCC2_AHB_CBCR_IN)
#define HWIO_PCC_SDCC2_AHB_CBCR_CLK_OFF_BMSK                                      0x80000000
#define HWIO_PCC_SDCC2_AHB_CBCR_CLK_OFF_SHFT                                            0x1f
#define HWIO_PCC_SDCC2_AHB_CBCR_FORCE_MEM_CORE_ON_BMSK                                0x4000
#define HWIO_PCC_SDCC2_AHB_CBCR_FORCE_MEM_CORE_ON_SHFT                                   0xe
#define HWIO_PCC_SDCC2_AHB_CBCR_FORCE_MEM_PERIPH_ON_BMSK                              0x2000
#define HWIO_PCC_SDCC2_AHB_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                 0xd
#define HWIO_PCC_SDCC2_AHB_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                             0x1000
#define HWIO_PCC_SDCC2_AHB_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                0xc
#define HWIO_PCC_SDCC2_AHB_CBCR_WAKEUP_BMSK                                            0xf00
#define HWIO_PCC_SDCC2_AHB_CBCR_WAKEUP_SHFT                                              0x8
#define HWIO_PCC_SDCC2_AHB_CBCR_SLEEP_BMSK                                              0xf0
#define HWIO_PCC_SDCC2_AHB_CBCR_SLEEP_SHFT                                               0x4
#define HWIO_PCC_SDCC2_AHB_CBCR_CLK_ENABLE_BMSK                                          0x1
#define HWIO_PCC_SDCC2_AHB_CBCR_CLK_ENABLE_SHFT                                          0x0

#define HWIO_PCC_SDCC2_APPS_CBCR_ADDR                                             (PCC_REG_REG_BASE      + 0x00210020)
#define HWIO_PCC_SDCC2_APPS_CBCR_RMSK                                             0x80007ff1
#define HWIO_PCC_SDCC2_APPS_CBCR_IN          \
        in_dword_masked(HWIO_PCC_SDCC2_APPS_CBCR_ADDR, HWIO_PCC_SDCC2_APPS_CBCR_RMSK)
#define HWIO_PCC_SDCC2_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_PCC_SDCC2_APPS_CBCR_ADDR, m)
#define HWIO_PCC_SDCC2_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_PCC_SDCC2_APPS_CBCR_ADDR,v)
#define HWIO_PCC_SDCC2_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_SDCC2_APPS_CBCR_ADDR,m,v,HWIO_PCC_SDCC2_APPS_CBCR_IN)
#define HWIO_PCC_SDCC2_APPS_CBCR_CLK_OFF_BMSK                                     0x80000000
#define HWIO_PCC_SDCC2_APPS_CBCR_CLK_OFF_SHFT                                           0x1f
#define HWIO_PCC_SDCC2_APPS_CBCR_FORCE_MEM_CORE_ON_BMSK                               0x4000
#define HWIO_PCC_SDCC2_APPS_CBCR_FORCE_MEM_CORE_ON_SHFT                                  0xe
#define HWIO_PCC_SDCC2_APPS_CBCR_FORCE_MEM_PERIPH_ON_BMSK                             0x2000
#define HWIO_PCC_SDCC2_APPS_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                0xd
#define HWIO_PCC_SDCC2_APPS_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                            0x1000
#define HWIO_PCC_SDCC2_APPS_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                               0xc
#define HWIO_PCC_SDCC2_APPS_CBCR_WAKEUP_BMSK                                           0xf00
#define HWIO_PCC_SDCC2_APPS_CBCR_WAKEUP_SHFT                                             0x8
#define HWIO_PCC_SDCC2_APPS_CBCR_SLEEP_BMSK                                             0xf0
#define HWIO_PCC_SDCC2_APPS_CBCR_SLEEP_SHFT                                              0x4
#define HWIO_PCC_SDCC2_APPS_CBCR_CLK_ENABLE_BMSK                                         0x1
#define HWIO_PCC_SDCC2_APPS_CBCR_CLK_ENABLE_SHFT                                         0x0

#define HWIO_PCC_PFAB_SDCC2_FCLK_CBCR_ADDR                                        (PCC_REG_REG_BASE      + 0x00210030)
#define HWIO_PCC_PFAB_SDCC2_FCLK_CBCR_RMSK                                        0x80000001
#define HWIO_PCC_PFAB_SDCC2_FCLK_CBCR_IN          \
        in_dword_masked(HWIO_PCC_PFAB_SDCC2_FCLK_CBCR_ADDR, HWIO_PCC_PFAB_SDCC2_FCLK_CBCR_RMSK)
#define HWIO_PCC_PFAB_SDCC2_FCLK_CBCR_INM(m)      \
        in_dword_masked(HWIO_PCC_PFAB_SDCC2_FCLK_CBCR_ADDR, m)
#define HWIO_PCC_PFAB_SDCC2_FCLK_CBCR_OUT(v)      \
        out_dword(HWIO_PCC_PFAB_SDCC2_FCLK_CBCR_ADDR,v)
#define HWIO_PCC_PFAB_SDCC2_FCLK_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_PFAB_SDCC2_FCLK_CBCR_ADDR,m,v,HWIO_PCC_PFAB_SDCC2_FCLK_CBCR_IN)
#define HWIO_PCC_PFAB_SDCC2_FCLK_CBCR_CLK_OFF_BMSK                                0x80000000
#define HWIO_PCC_PFAB_SDCC2_FCLK_CBCR_CLK_OFF_SHFT                                      0x1f
#define HWIO_PCC_PFAB_SDCC2_FCLK_CBCR_CLK_ENABLE_BMSK                                    0x1
#define HWIO_PCC_PFAB_SDCC2_FCLK_CBCR_CLK_ENABLE_SHFT                                    0x0

#define HWIO_PCC_SDCC3_BCR_ADDR                                                   (PCC_REG_REG_BASE      + 0x00220000)
#define HWIO_PCC_SDCC3_BCR_RMSK                                                          0x1
#define HWIO_PCC_SDCC3_BCR_IN          \
        in_dword_masked(HWIO_PCC_SDCC3_BCR_ADDR, HWIO_PCC_SDCC3_BCR_RMSK)
#define HWIO_PCC_SDCC3_BCR_INM(m)      \
        in_dword_masked(HWIO_PCC_SDCC3_BCR_ADDR, m)
#define HWIO_PCC_SDCC3_BCR_OUT(v)      \
        out_dword(HWIO_PCC_SDCC3_BCR_ADDR,v)
#define HWIO_PCC_SDCC3_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_SDCC3_BCR_ADDR,m,v,HWIO_PCC_SDCC3_BCR_IN)
#define HWIO_PCC_SDCC3_BCR_BLK_ARES_BMSK                                                 0x1
#define HWIO_PCC_SDCC3_BCR_BLK_ARES_SHFT                                                 0x0

#define HWIO_PCC_SDCC3_APPS_CMD_RCGR_ADDR                                         (PCC_REG_REG_BASE      + 0x00220004)
#define HWIO_PCC_SDCC3_APPS_CMD_RCGR_RMSK                                         0x800000f3
#define HWIO_PCC_SDCC3_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_PCC_SDCC3_APPS_CMD_RCGR_ADDR, HWIO_PCC_SDCC3_APPS_CMD_RCGR_RMSK)
#define HWIO_PCC_SDCC3_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_PCC_SDCC3_APPS_CMD_RCGR_ADDR, m)
#define HWIO_PCC_SDCC3_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_PCC_SDCC3_APPS_CMD_RCGR_ADDR,v)
#define HWIO_PCC_SDCC3_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_SDCC3_APPS_CMD_RCGR_ADDR,m,v,HWIO_PCC_SDCC3_APPS_CMD_RCGR_IN)
#define HWIO_PCC_SDCC3_APPS_CMD_RCGR_ROOT_OFF_BMSK                                0x80000000
#define HWIO_PCC_SDCC3_APPS_CMD_RCGR_ROOT_OFF_SHFT                                      0x1f
#define HWIO_PCC_SDCC3_APPS_CMD_RCGR_DIRTY_D_BMSK                                       0x80
#define HWIO_PCC_SDCC3_APPS_CMD_RCGR_DIRTY_D_SHFT                                        0x7
#define HWIO_PCC_SDCC3_APPS_CMD_RCGR_DIRTY_M_BMSK                                       0x40
#define HWIO_PCC_SDCC3_APPS_CMD_RCGR_DIRTY_M_SHFT                                        0x6
#define HWIO_PCC_SDCC3_APPS_CMD_RCGR_DIRTY_N_BMSK                                       0x20
#define HWIO_PCC_SDCC3_APPS_CMD_RCGR_DIRTY_N_SHFT                                        0x5
#define HWIO_PCC_SDCC3_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                0x10
#define HWIO_PCC_SDCC3_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                 0x4
#define HWIO_PCC_SDCC3_APPS_CMD_RCGR_ROOT_EN_BMSK                                        0x2
#define HWIO_PCC_SDCC3_APPS_CMD_RCGR_ROOT_EN_SHFT                                        0x1
#define HWIO_PCC_SDCC3_APPS_CMD_RCGR_UPDATE_BMSK                                         0x1
#define HWIO_PCC_SDCC3_APPS_CMD_RCGR_UPDATE_SHFT                                         0x0

#define HWIO_PCC_SDCC3_APPS_CFG_RCGR_ADDR                                         (PCC_REG_REG_BASE      + 0x00220008)
#define HWIO_PCC_SDCC3_APPS_CFG_RCGR_RMSK                                             0x371f
#define HWIO_PCC_SDCC3_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_PCC_SDCC3_APPS_CFG_RCGR_ADDR, HWIO_PCC_SDCC3_APPS_CFG_RCGR_RMSK)
#define HWIO_PCC_SDCC3_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_PCC_SDCC3_APPS_CFG_RCGR_ADDR, m)
#define HWIO_PCC_SDCC3_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_PCC_SDCC3_APPS_CFG_RCGR_ADDR,v)
#define HWIO_PCC_SDCC3_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_SDCC3_APPS_CFG_RCGR_ADDR,m,v,HWIO_PCC_SDCC3_APPS_CFG_RCGR_IN)
#define HWIO_PCC_SDCC3_APPS_CFG_RCGR_MODE_BMSK                                        0x3000
#define HWIO_PCC_SDCC3_APPS_CFG_RCGR_MODE_SHFT                                           0xc
#define HWIO_PCC_SDCC3_APPS_CFG_RCGR_SRC_SEL_BMSK                                      0x700
#define HWIO_PCC_SDCC3_APPS_CFG_RCGR_SRC_SEL_SHFT                                        0x8
#define HWIO_PCC_SDCC3_APPS_CFG_RCGR_SRC_DIV_BMSK                                       0x1f
#define HWIO_PCC_SDCC3_APPS_CFG_RCGR_SRC_DIV_SHFT                                        0x0

#define HWIO_PCC_SDCC3_APPS_M_ADDR                                                (PCC_REG_REG_BASE      + 0x0022000c)
#define HWIO_PCC_SDCC3_APPS_M_RMSK                                                      0xff
#define HWIO_PCC_SDCC3_APPS_M_IN          \
        in_dword_masked(HWIO_PCC_SDCC3_APPS_M_ADDR, HWIO_PCC_SDCC3_APPS_M_RMSK)
#define HWIO_PCC_SDCC3_APPS_M_INM(m)      \
        in_dword_masked(HWIO_PCC_SDCC3_APPS_M_ADDR, m)
#define HWIO_PCC_SDCC3_APPS_M_OUT(v)      \
        out_dword(HWIO_PCC_SDCC3_APPS_M_ADDR,v)
#define HWIO_PCC_SDCC3_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_SDCC3_APPS_M_ADDR,m,v,HWIO_PCC_SDCC3_APPS_M_IN)
#define HWIO_PCC_SDCC3_APPS_M_M_BMSK                                                    0xff
#define HWIO_PCC_SDCC3_APPS_M_M_SHFT                                                     0x0

#define HWIO_PCC_SDCC3_APPS_N_ADDR                                                (PCC_REG_REG_BASE      + 0x00220010)
#define HWIO_PCC_SDCC3_APPS_N_RMSK                                                      0xff
#define HWIO_PCC_SDCC3_APPS_N_IN          \
        in_dword_masked(HWIO_PCC_SDCC3_APPS_N_ADDR, HWIO_PCC_SDCC3_APPS_N_RMSK)
#define HWIO_PCC_SDCC3_APPS_N_INM(m)      \
        in_dword_masked(HWIO_PCC_SDCC3_APPS_N_ADDR, m)
#define HWIO_PCC_SDCC3_APPS_N_OUT(v)      \
        out_dword(HWIO_PCC_SDCC3_APPS_N_ADDR,v)
#define HWIO_PCC_SDCC3_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_SDCC3_APPS_N_ADDR,m,v,HWIO_PCC_SDCC3_APPS_N_IN)
#define HWIO_PCC_SDCC3_APPS_N_N_BMSK                                                    0xff
#define HWIO_PCC_SDCC3_APPS_N_N_SHFT                                                     0x0

#define HWIO_PCC_SDCC3_APPS_D_ADDR                                                (PCC_REG_REG_BASE      + 0x00220014)
#define HWIO_PCC_SDCC3_APPS_D_RMSK                                                      0xff
#define HWIO_PCC_SDCC3_APPS_D_IN          \
        in_dword_masked(HWIO_PCC_SDCC3_APPS_D_ADDR, HWIO_PCC_SDCC3_APPS_D_RMSK)
#define HWIO_PCC_SDCC3_APPS_D_INM(m)      \
        in_dword_masked(HWIO_PCC_SDCC3_APPS_D_ADDR, m)
#define HWIO_PCC_SDCC3_APPS_D_OUT(v)      \
        out_dword(HWIO_PCC_SDCC3_APPS_D_ADDR,v)
#define HWIO_PCC_SDCC3_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_SDCC3_APPS_D_ADDR,m,v,HWIO_PCC_SDCC3_APPS_D_IN)
#define HWIO_PCC_SDCC3_APPS_D_D_BMSK                                                    0xff
#define HWIO_PCC_SDCC3_APPS_D_D_SHFT                                                     0x0

#define HWIO_PCC_SDCC3_AXI_CBCR_ADDR                                              (PCC_REG_REG_BASE      + 0x00220018)
#define HWIO_PCC_SDCC3_AXI_CBCR_RMSK                                              0x80000001
#define HWIO_PCC_SDCC3_AXI_CBCR_IN          \
        in_dword_masked(HWIO_PCC_SDCC3_AXI_CBCR_ADDR, HWIO_PCC_SDCC3_AXI_CBCR_RMSK)
#define HWIO_PCC_SDCC3_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_PCC_SDCC3_AXI_CBCR_ADDR, m)
#define HWIO_PCC_SDCC3_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_PCC_SDCC3_AXI_CBCR_ADDR,v)
#define HWIO_PCC_SDCC3_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_SDCC3_AXI_CBCR_ADDR,m,v,HWIO_PCC_SDCC3_AXI_CBCR_IN)
#define HWIO_PCC_SDCC3_AXI_CBCR_CLK_OFF_BMSK                                      0x80000000
#define HWIO_PCC_SDCC3_AXI_CBCR_CLK_OFF_SHFT                                            0x1f
#define HWIO_PCC_SDCC3_AXI_CBCR_CLK_ENABLE_BMSK                                          0x1
#define HWIO_PCC_SDCC3_AXI_CBCR_CLK_ENABLE_SHFT                                          0x0

#define HWIO_PCC_SDCC3_AHB_CBCR_ADDR                                              (PCC_REG_REG_BASE      + 0x0022001c)
#define HWIO_PCC_SDCC3_AHB_CBCR_RMSK                                              0x80007ff1
#define HWIO_PCC_SDCC3_AHB_CBCR_IN          \
        in_dword_masked(HWIO_PCC_SDCC3_AHB_CBCR_ADDR, HWIO_PCC_SDCC3_AHB_CBCR_RMSK)
#define HWIO_PCC_SDCC3_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_PCC_SDCC3_AHB_CBCR_ADDR, m)
#define HWIO_PCC_SDCC3_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_PCC_SDCC3_AHB_CBCR_ADDR,v)
#define HWIO_PCC_SDCC3_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_SDCC3_AHB_CBCR_ADDR,m,v,HWIO_PCC_SDCC3_AHB_CBCR_IN)
#define HWIO_PCC_SDCC3_AHB_CBCR_CLK_OFF_BMSK                                      0x80000000
#define HWIO_PCC_SDCC3_AHB_CBCR_CLK_OFF_SHFT                                            0x1f
#define HWIO_PCC_SDCC3_AHB_CBCR_FORCE_MEM_CORE_ON_BMSK                                0x4000
#define HWIO_PCC_SDCC3_AHB_CBCR_FORCE_MEM_CORE_ON_SHFT                                   0xe
#define HWIO_PCC_SDCC3_AHB_CBCR_FORCE_MEM_PERIPH_ON_BMSK                              0x2000
#define HWIO_PCC_SDCC3_AHB_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                 0xd
#define HWIO_PCC_SDCC3_AHB_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                             0x1000
#define HWIO_PCC_SDCC3_AHB_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                0xc
#define HWIO_PCC_SDCC3_AHB_CBCR_WAKEUP_BMSK                                            0xf00
#define HWIO_PCC_SDCC3_AHB_CBCR_WAKEUP_SHFT                                              0x8
#define HWIO_PCC_SDCC3_AHB_CBCR_SLEEP_BMSK                                              0xf0
#define HWIO_PCC_SDCC3_AHB_CBCR_SLEEP_SHFT                                               0x4
#define HWIO_PCC_SDCC3_AHB_CBCR_CLK_ENABLE_BMSK                                          0x1
#define HWIO_PCC_SDCC3_AHB_CBCR_CLK_ENABLE_SHFT                                          0x0

#define HWIO_PCC_SDCC3_APPS_CBCR_ADDR                                             (PCC_REG_REG_BASE      + 0x00220020)
#define HWIO_PCC_SDCC3_APPS_CBCR_RMSK                                             0x80007ff1
#define HWIO_PCC_SDCC3_APPS_CBCR_IN          \
        in_dword_masked(HWIO_PCC_SDCC3_APPS_CBCR_ADDR, HWIO_PCC_SDCC3_APPS_CBCR_RMSK)
#define HWIO_PCC_SDCC3_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_PCC_SDCC3_APPS_CBCR_ADDR, m)
#define HWIO_PCC_SDCC3_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_PCC_SDCC3_APPS_CBCR_ADDR,v)
#define HWIO_PCC_SDCC3_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_SDCC3_APPS_CBCR_ADDR,m,v,HWIO_PCC_SDCC3_APPS_CBCR_IN)
#define HWIO_PCC_SDCC3_APPS_CBCR_CLK_OFF_BMSK                                     0x80000000
#define HWIO_PCC_SDCC3_APPS_CBCR_CLK_OFF_SHFT                                           0x1f
#define HWIO_PCC_SDCC3_APPS_CBCR_FORCE_MEM_CORE_ON_BMSK                               0x4000
#define HWIO_PCC_SDCC3_APPS_CBCR_FORCE_MEM_CORE_ON_SHFT                                  0xe
#define HWIO_PCC_SDCC3_APPS_CBCR_FORCE_MEM_PERIPH_ON_BMSK                             0x2000
#define HWIO_PCC_SDCC3_APPS_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                0xd
#define HWIO_PCC_SDCC3_APPS_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                            0x1000
#define HWIO_PCC_SDCC3_APPS_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                               0xc
#define HWIO_PCC_SDCC3_APPS_CBCR_WAKEUP_BMSK                                           0xf00
#define HWIO_PCC_SDCC3_APPS_CBCR_WAKEUP_SHFT                                             0x8
#define HWIO_PCC_SDCC3_APPS_CBCR_SLEEP_BMSK                                             0xf0
#define HWIO_PCC_SDCC3_APPS_CBCR_SLEEP_SHFT                                              0x4
#define HWIO_PCC_SDCC3_APPS_CBCR_CLK_ENABLE_BMSK                                         0x1
#define HWIO_PCC_SDCC3_APPS_CBCR_CLK_ENABLE_SHFT                                         0x0

#define HWIO_PCC_PFAB_SDCC3_FCLK_CBCR_ADDR                                        (PCC_REG_REG_BASE      + 0x00220030)
#define HWIO_PCC_PFAB_SDCC3_FCLK_CBCR_RMSK                                        0x80000001
#define HWIO_PCC_PFAB_SDCC3_FCLK_CBCR_IN          \
        in_dword_masked(HWIO_PCC_PFAB_SDCC3_FCLK_CBCR_ADDR, HWIO_PCC_PFAB_SDCC3_FCLK_CBCR_RMSK)
#define HWIO_PCC_PFAB_SDCC3_FCLK_CBCR_INM(m)      \
        in_dword_masked(HWIO_PCC_PFAB_SDCC3_FCLK_CBCR_ADDR, m)
#define HWIO_PCC_PFAB_SDCC3_FCLK_CBCR_OUT(v)      \
        out_dword(HWIO_PCC_PFAB_SDCC3_FCLK_CBCR_ADDR,v)
#define HWIO_PCC_PFAB_SDCC3_FCLK_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_PFAB_SDCC3_FCLK_CBCR_ADDR,m,v,HWIO_PCC_PFAB_SDCC3_FCLK_CBCR_IN)
#define HWIO_PCC_PFAB_SDCC3_FCLK_CBCR_CLK_OFF_BMSK                                0x80000000
#define HWIO_PCC_PFAB_SDCC3_FCLK_CBCR_CLK_OFF_SHFT                                      0x1f
#define HWIO_PCC_PFAB_SDCC3_FCLK_CBCR_CLK_ENABLE_BMSK                                    0x1
#define HWIO_PCC_PFAB_SDCC3_FCLK_CBCR_CLK_ENABLE_SHFT                                    0x0

#define HWIO_PCC_SPI_SLAVE_BCR_ADDR                                               (PCC_REG_REG_BASE      + 0x00240000)
#define HWIO_PCC_SPI_SLAVE_BCR_RMSK                                                      0x1
#define HWIO_PCC_SPI_SLAVE_BCR_IN          \
        in_dword_masked(HWIO_PCC_SPI_SLAVE_BCR_ADDR, HWIO_PCC_SPI_SLAVE_BCR_RMSK)
#define HWIO_PCC_SPI_SLAVE_BCR_INM(m)      \
        in_dword_masked(HWIO_PCC_SPI_SLAVE_BCR_ADDR, m)
#define HWIO_PCC_SPI_SLAVE_BCR_OUT(v)      \
        out_dword(HWIO_PCC_SPI_SLAVE_BCR_ADDR,v)
#define HWIO_PCC_SPI_SLAVE_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_SPI_SLAVE_BCR_ADDR,m,v,HWIO_PCC_SPI_SLAVE_BCR_IN)
#define HWIO_PCC_SPI_SLAVE_BCR_BLK_ARES_BMSK                                             0x1
#define HWIO_PCC_SPI_SLAVE_BCR_BLK_ARES_SHFT                                             0x0

#define HWIO_PCC_PERIPH_SPI_CMD_RCGR_ADDR                                         (PCC_REG_REG_BASE      + 0x00240004)
#define HWIO_PCC_PERIPH_SPI_CMD_RCGR_RMSK                                         0x80000013
#define HWIO_PCC_PERIPH_SPI_CMD_RCGR_IN          \
        in_dword_masked(HWIO_PCC_PERIPH_SPI_CMD_RCGR_ADDR, HWIO_PCC_PERIPH_SPI_CMD_RCGR_RMSK)
#define HWIO_PCC_PERIPH_SPI_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_PCC_PERIPH_SPI_CMD_RCGR_ADDR, m)
#define HWIO_PCC_PERIPH_SPI_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_PCC_PERIPH_SPI_CMD_RCGR_ADDR,v)
#define HWIO_PCC_PERIPH_SPI_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_PERIPH_SPI_CMD_RCGR_ADDR,m,v,HWIO_PCC_PERIPH_SPI_CMD_RCGR_IN)
#define HWIO_PCC_PERIPH_SPI_CMD_RCGR_ROOT_OFF_BMSK                                0x80000000
#define HWIO_PCC_PERIPH_SPI_CMD_RCGR_ROOT_OFF_SHFT                                      0x1f
#define HWIO_PCC_PERIPH_SPI_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                0x10
#define HWIO_PCC_PERIPH_SPI_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                 0x4
#define HWIO_PCC_PERIPH_SPI_CMD_RCGR_ROOT_EN_BMSK                                        0x2
#define HWIO_PCC_PERIPH_SPI_CMD_RCGR_ROOT_EN_SHFT                                        0x1
#define HWIO_PCC_PERIPH_SPI_CMD_RCGR_UPDATE_BMSK                                         0x1
#define HWIO_PCC_PERIPH_SPI_CMD_RCGR_UPDATE_SHFT                                         0x0

#define HWIO_PCC_PERIPH_SPI_CFG_RCGR_ADDR                                         (PCC_REG_REG_BASE      + 0x00240008)
#define HWIO_PCC_PERIPH_SPI_CFG_RCGR_RMSK                                              0x71f
#define HWIO_PCC_PERIPH_SPI_CFG_RCGR_IN          \
        in_dword_masked(HWIO_PCC_PERIPH_SPI_CFG_RCGR_ADDR, HWIO_PCC_PERIPH_SPI_CFG_RCGR_RMSK)
#define HWIO_PCC_PERIPH_SPI_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_PCC_PERIPH_SPI_CFG_RCGR_ADDR, m)
#define HWIO_PCC_PERIPH_SPI_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_PCC_PERIPH_SPI_CFG_RCGR_ADDR,v)
#define HWIO_PCC_PERIPH_SPI_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_PERIPH_SPI_CFG_RCGR_ADDR,m,v,HWIO_PCC_PERIPH_SPI_CFG_RCGR_IN)
#define HWIO_PCC_PERIPH_SPI_CFG_RCGR_SRC_SEL_BMSK                                      0x700
#define HWIO_PCC_PERIPH_SPI_CFG_RCGR_SRC_SEL_SHFT                                        0x8
#define HWIO_PCC_PERIPH_SPI_CFG_RCGR_SRC_DIV_BMSK                                       0x1f
#define HWIO_PCC_PERIPH_SPI_CFG_RCGR_SRC_DIV_SHFT                                        0x0

#define HWIO_PCC_PERIPH_SPI_CORE_CBCR_ADDR                                        (PCC_REG_REG_BASE      + 0x0024000c)
#define HWIO_PCC_PERIPH_SPI_CORE_CBCR_RMSK                                        0x80000001
#define HWIO_PCC_PERIPH_SPI_CORE_CBCR_IN          \
        in_dword_masked(HWIO_PCC_PERIPH_SPI_CORE_CBCR_ADDR, HWIO_PCC_PERIPH_SPI_CORE_CBCR_RMSK)
#define HWIO_PCC_PERIPH_SPI_CORE_CBCR_INM(m)      \
        in_dword_masked(HWIO_PCC_PERIPH_SPI_CORE_CBCR_ADDR, m)
#define HWIO_PCC_PERIPH_SPI_CORE_CBCR_OUT(v)      \
        out_dword(HWIO_PCC_PERIPH_SPI_CORE_CBCR_ADDR,v)
#define HWIO_PCC_PERIPH_SPI_CORE_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_PERIPH_SPI_CORE_CBCR_ADDR,m,v,HWIO_PCC_PERIPH_SPI_CORE_CBCR_IN)
#define HWIO_PCC_PERIPH_SPI_CORE_CBCR_CLK_OFF_BMSK                                0x80000000
#define HWIO_PCC_PERIPH_SPI_CORE_CBCR_CLK_OFF_SHFT                                      0x1f
#define HWIO_PCC_PERIPH_SPI_CORE_CBCR_CLK_ENABLE_BMSK                                    0x1
#define HWIO_PCC_PERIPH_SPI_CORE_CBCR_CLK_ENABLE_SHFT                                    0x0

#define HWIO_PCC_SPI_AHB_M_CBCR_ADDR                                              (PCC_REG_REG_BASE      + 0x00240010)
#define HWIO_PCC_SPI_AHB_M_CBCR_RMSK                                              0x80000001
#define HWIO_PCC_SPI_AHB_M_CBCR_IN          \
        in_dword_masked(HWIO_PCC_SPI_AHB_M_CBCR_ADDR, HWIO_PCC_SPI_AHB_M_CBCR_RMSK)
#define HWIO_PCC_SPI_AHB_M_CBCR_INM(m)      \
        in_dword_masked(HWIO_PCC_SPI_AHB_M_CBCR_ADDR, m)
#define HWIO_PCC_SPI_AHB_M_CBCR_OUT(v)      \
        out_dword(HWIO_PCC_SPI_AHB_M_CBCR_ADDR,v)
#define HWIO_PCC_SPI_AHB_M_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_SPI_AHB_M_CBCR_ADDR,m,v,HWIO_PCC_SPI_AHB_M_CBCR_IN)
#define HWIO_PCC_SPI_AHB_M_CBCR_CLK_OFF_BMSK                                      0x80000000
#define HWIO_PCC_SPI_AHB_M_CBCR_CLK_OFF_SHFT                                            0x1f
#define HWIO_PCC_SPI_AHB_M_CBCR_CLK_ENABLE_BMSK                                          0x1
#define HWIO_PCC_SPI_AHB_M_CBCR_CLK_ENABLE_SHFT                                          0x0

#define HWIO_PCC_SPI_SLV_AHB_CBCR_ADDR                                            (PCC_REG_REG_BASE      + 0x00240014)
#define HWIO_PCC_SPI_SLV_AHB_CBCR_RMSK                                            0x80000001
#define HWIO_PCC_SPI_SLV_AHB_CBCR_IN          \
        in_dword_masked(HWIO_PCC_SPI_SLV_AHB_CBCR_ADDR, HWIO_PCC_SPI_SLV_AHB_CBCR_RMSK)
#define HWIO_PCC_SPI_SLV_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_PCC_SPI_SLV_AHB_CBCR_ADDR, m)
#define HWIO_PCC_SPI_SLV_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_PCC_SPI_SLV_AHB_CBCR_ADDR,v)
#define HWIO_PCC_SPI_SLV_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_SPI_SLV_AHB_CBCR_ADDR,m,v,HWIO_PCC_SPI_SLV_AHB_CBCR_IN)
#define HWIO_PCC_SPI_SLV_AHB_CBCR_CLK_OFF_BMSK                                    0x80000000
#define HWIO_PCC_SPI_SLV_AHB_CBCR_CLK_OFF_SHFT                                          0x1f
#define HWIO_PCC_SPI_SLV_AHB_CBCR_CLK_ENABLE_BMSK                                        0x1
#define HWIO_PCC_SPI_SLV_AHB_CBCR_CLK_ENABLE_SHFT                                        0x0

#define HWIO_PCC_USB2_MSTR_CMD_RCGR_ADDR                                          (PCC_REG_REG_BASE      + 0x00260000)
#define HWIO_PCC_USB2_MSTR_CMD_RCGR_RMSK                                          0x80000013
#define HWIO_PCC_USB2_MSTR_CMD_RCGR_IN          \
        in_dword_masked(HWIO_PCC_USB2_MSTR_CMD_RCGR_ADDR, HWIO_PCC_USB2_MSTR_CMD_RCGR_RMSK)
#define HWIO_PCC_USB2_MSTR_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_PCC_USB2_MSTR_CMD_RCGR_ADDR, m)
#define HWIO_PCC_USB2_MSTR_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_PCC_USB2_MSTR_CMD_RCGR_ADDR,v)
#define HWIO_PCC_USB2_MSTR_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_USB2_MSTR_CMD_RCGR_ADDR,m,v,HWIO_PCC_USB2_MSTR_CMD_RCGR_IN)
#define HWIO_PCC_USB2_MSTR_CMD_RCGR_ROOT_OFF_BMSK                                 0x80000000
#define HWIO_PCC_USB2_MSTR_CMD_RCGR_ROOT_OFF_SHFT                                       0x1f
#define HWIO_PCC_USB2_MSTR_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                 0x10
#define HWIO_PCC_USB2_MSTR_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                  0x4
#define HWIO_PCC_USB2_MSTR_CMD_RCGR_ROOT_EN_BMSK                                         0x2
#define HWIO_PCC_USB2_MSTR_CMD_RCGR_ROOT_EN_SHFT                                         0x1
#define HWIO_PCC_USB2_MSTR_CMD_RCGR_UPDATE_BMSK                                          0x1
#define HWIO_PCC_USB2_MSTR_CMD_RCGR_UPDATE_SHFT                                          0x0

#define HWIO_PCC_USB2_MSTR_CFG_RCGR_ADDR                                          (PCC_REG_REG_BASE      + 0x00260004)
#define HWIO_PCC_USB2_MSTR_CFG_RCGR_RMSK                                               0x71f
#define HWIO_PCC_USB2_MSTR_CFG_RCGR_IN          \
        in_dword_masked(HWIO_PCC_USB2_MSTR_CFG_RCGR_ADDR, HWIO_PCC_USB2_MSTR_CFG_RCGR_RMSK)
#define HWIO_PCC_USB2_MSTR_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_PCC_USB2_MSTR_CFG_RCGR_ADDR, m)
#define HWIO_PCC_USB2_MSTR_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_PCC_USB2_MSTR_CFG_RCGR_ADDR,v)
#define HWIO_PCC_USB2_MSTR_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_USB2_MSTR_CFG_RCGR_ADDR,m,v,HWIO_PCC_USB2_MSTR_CFG_RCGR_IN)
#define HWIO_PCC_USB2_MSTR_CFG_RCGR_SRC_SEL_BMSK                                       0x700
#define HWIO_PCC_USB2_MSTR_CFG_RCGR_SRC_SEL_SHFT                                         0x8
#define HWIO_PCC_USB2_MSTR_CFG_RCGR_SRC_DIV_BMSK                                        0x1f
#define HWIO_PCC_USB2_MSTR_CFG_RCGR_SRC_DIV_SHFT                                         0x0

#define HWIO_PCC_USB2_MSTR_AHB_CBCR_ADDR                                          (PCC_REG_REG_BASE      + 0x00260008)
#define HWIO_PCC_USB2_MSTR_AHB_CBCR_RMSK                                          0x80000001
#define HWIO_PCC_USB2_MSTR_AHB_CBCR_IN          \
        in_dword_masked(HWIO_PCC_USB2_MSTR_AHB_CBCR_ADDR, HWIO_PCC_USB2_MSTR_AHB_CBCR_RMSK)
#define HWIO_PCC_USB2_MSTR_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_PCC_USB2_MSTR_AHB_CBCR_ADDR, m)
#define HWIO_PCC_USB2_MSTR_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_PCC_USB2_MSTR_AHB_CBCR_ADDR,v)
#define HWIO_PCC_USB2_MSTR_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_USB2_MSTR_AHB_CBCR_ADDR,m,v,HWIO_PCC_USB2_MSTR_AHB_CBCR_IN)
#define HWIO_PCC_USB2_MSTR_AHB_CBCR_CLK_OFF_BMSK                                  0x80000000
#define HWIO_PCC_USB2_MSTR_AHB_CBCR_CLK_OFF_SHFT                                        0x1f
#define HWIO_PCC_USB2_MSTR_AHB_CBCR_CLK_ENABLE_BMSK                                      0x1
#define HWIO_PCC_USB2_MSTR_AHB_CBCR_CLK_ENABLE_SHFT                                      0x0

#define HWIO_PCC_USB2_0_BCR_ADDR                                                  (PCC_REG_REG_BASE      + 0x00270000)
#define HWIO_PCC_USB2_0_BCR_RMSK                                                         0x1
#define HWIO_PCC_USB2_0_BCR_IN          \
        in_dword_masked(HWIO_PCC_USB2_0_BCR_ADDR, HWIO_PCC_USB2_0_BCR_RMSK)
#define HWIO_PCC_USB2_0_BCR_INM(m)      \
        in_dword_masked(HWIO_PCC_USB2_0_BCR_ADDR, m)
#define HWIO_PCC_USB2_0_BCR_OUT(v)      \
        out_dword(HWIO_PCC_USB2_0_BCR_ADDR,v)
#define HWIO_PCC_USB2_0_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_USB2_0_BCR_ADDR,m,v,HWIO_PCC_USB2_0_BCR_IN)
#define HWIO_PCC_USB2_0_BCR_BLK_ARES_BMSK                                                0x1
#define HWIO_PCC_USB2_0_BCR_BLK_ARES_SHFT                                                0x0

#define HWIO_PCC_USB2_0_PHY_AHB_CBCR_ADDR                                         (PCC_REG_REG_BASE      + 0x00270008)
#define HWIO_PCC_USB2_0_PHY_AHB_CBCR_RMSK                                         0x80000001
#define HWIO_PCC_USB2_0_PHY_AHB_CBCR_IN          \
        in_dword_masked(HWIO_PCC_USB2_0_PHY_AHB_CBCR_ADDR, HWIO_PCC_USB2_0_PHY_AHB_CBCR_RMSK)
#define HWIO_PCC_USB2_0_PHY_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_PCC_USB2_0_PHY_AHB_CBCR_ADDR, m)
#define HWIO_PCC_USB2_0_PHY_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_PCC_USB2_0_PHY_AHB_CBCR_ADDR,v)
#define HWIO_PCC_USB2_0_PHY_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_USB2_0_PHY_AHB_CBCR_ADDR,m,v,HWIO_PCC_USB2_0_PHY_AHB_CBCR_IN)
#define HWIO_PCC_USB2_0_PHY_AHB_CBCR_CLK_OFF_BMSK                                 0x80000000
#define HWIO_PCC_USB2_0_PHY_AHB_CBCR_CLK_OFF_SHFT                                       0x1f
#define HWIO_PCC_USB2_0_PHY_AHB_CBCR_CLK_ENABLE_BMSK                                     0x1
#define HWIO_PCC_USB2_0_PHY_AHB_CBCR_CLK_ENABLE_SHFT                                     0x0

#define HWIO_PCC_USB2_0_MSTR_CBCR_ADDR                                            (PCC_REG_REG_BASE      + 0x0027000c)
#define HWIO_PCC_USB2_0_MSTR_CBCR_RMSK                                            0x80007ff1
#define HWIO_PCC_USB2_0_MSTR_CBCR_IN          \
        in_dword_masked(HWIO_PCC_USB2_0_MSTR_CBCR_ADDR, HWIO_PCC_USB2_0_MSTR_CBCR_RMSK)
#define HWIO_PCC_USB2_0_MSTR_CBCR_INM(m)      \
        in_dword_masked(HWIO_PCC_USB2_0_MSTR_CBCR_ADDR, m)
#define HWIO_PCC_USB2_0_MSTR_CBCR_OUT(v)      \
        out_dword(HWIO_PCC_USB2_0_MSTR_CBCR_ADDR,v)
#define HWIO_PCC_USB2_0_MSTR_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_USB2_0_MSTR_CBCR_ADDR,m,v,HWIO_PCC_USB2_0_MSTR_CBCR_IN)
#define HWIO_PCC_USB2_0_MSTR_CBCR_CLK_OFF_BMSK                                    0x80000000
#define HWIO_PCC_USB2_0_MSTR_CBCR_CLK_OFF_SHFT                                          0x1f
#define HWIO_PCC_USB2_0_MSTR_CBCR_FORCE_MEM_CORE_ON_BMSK                              0x4000
#define HWIO_PCC_USB2_0_MSTR_CBCR_FORCE_MEM_CORE_ON_SHFT                                 0xe
#define HWIO_PCC_USB2_0_MSTR_CBCR_FORCE_MEM_PERIPH_ON_BMSK                            0x2000
#define HWIO_PCC_USB2_0_MSTR_CBCR_FORCE_MEM_PERIPH_ON_SHFT                               0xd
#define HWIO_PCC_USB2_0_MSTR_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                           0x1000
#define HWIO_PCC_USB2_0_MSTR_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                              0xc
#define HWIO_PCC_USB2_0_MSTR_CBCR_WAKEUP_BMSK                                          0xf00
#define HWIO_PCC_USB2_0_MSTR_CBCR_WAKEUP_SHFT                                            0x8
#define HWIO_PCC_USB2_0_MSTR_CBCR_SLEEP_BMSK                                            0xf0
#define HWIO_PCC_USB2_0_MSTR_CBCR_SLEEP_SHFT                                             0x4
#define HWIO_PCC_USB2_0_MSTR_CBCR_CLK_ENABLE_BMSK                                        0x1
#define HWIO_PCC_USB2_0_MSTR_CBCR_CLK_ENABLE_SHFT                                        0x0

#define HWIO_PCC_USB2_0_SLEEP_CBCR_ADDR                                           (PCC_REG_REG_BASE      + 0x00270010)
#define HWIO_PCC_USB2_0_SLEEP_CBCR_RMSK                                           0x80000001
#define HWIO_PCC_USB2_0_SLEEP_CBCR_IN          \
        in_dword_masked(HWIO_PCC_USB2_0_SLEEP_CBCR_ADDR, HWIO_PCC_USB2_0_SLEEP_CBCR_RMSK)
#define HWIO_PCC_USB2_0_SLEEP_CBCR_INM(m)      \
        in_dword_masked(HWIO_PCC_USB2_0_SLEEP_CBCR_ADDR, m)
#define HWIO_PCC_USB2_0_SLEEP_CBCR_OUT(v)      \
        out_dword(HWIO_PCC_USB2_0_SLEEP_CBCR_ADDR,v)
#define HWIO_PCC_USB2_0_SLEEP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_USB2_0_SLEEP_CBCR_ADDR,m,v,HWIO_PCC_USB2_0_SLEEP_CBCR_IN)
#define HWIO_PCC_USB2_0_SLEEP_CBCR_CLK_OFF_BMSK                                   0x80000000
#define HWIO_PCC_USB2_0_SLEEP_CBCR_CLK_OFF_SHFT                                         0x1f
#define HWIO_PCC_USB2_0_SLEEP_CBCR_CLK_ENABLE_BMSK                                       0x1
#define HWIO_PCC_USB2_0_SLEEP_CBCR_CLK_ENABLE_SHFT                                       0x0

#define HWIO_PCC_USB2_0_MOCK_UTMI_CBCR_ADDR                                       (PCC_REG_REG_BASE      + 0x00270014)
#define HWIO_PCC_USB2_0_MOCK_UTMI_CBCR_RMSK                                       0x80000001
#define HWIO_PCC_USB2_0_MOCK_UTMI_CBCR_IN          \
        in_dword_masked(HWIO_PCC_USB2_0_MOCK_UTMI_CBCR_ADDR, HWIO_PCC_USB2_0_MOCK_UTMI_CBCR_RMSK)
#define HWIO_PCC_USB2_0_MOCK_UTMI_CBCR_INM(m)      \
        in_dword_masked(HWIO_PCC_USB2_0_MOCK_UTMI_CBCR_ADDR, m)
#define HWIO_PCC_USB2_0_MOCK_UTMI_CBCR_OUT(v)      \
        out_dword(HWIO_PCC_USB2_0_MOCK_UTMI_CBCR_ADDR,v)
#define HWIO_PCC_USB2_0_MOCK_UTMI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_USB2_0_MOCK_UTMI_CBCR_ADDR,m,v,HWIO_PCC_USB2_0_MOCK_UTMI_CBCR_IN)
#define HWIO_PCC_USB2_0_MOCK_UTMI_CBCR_CLK_OFF_BMSK                               0x80000000
#define HWIO_PCC_USB2_0_MOCK_UTMI_CBCR_CLK_OFF_SHFT                                     0x1f
#define HWIO_PCC_USB2_0_MOCK_UTMI_CBCR_CLK_ENABLE_BMSK                                   0x1
#define HWIO_PCC_USB2_0_MOCK_UTMI_CBCR_CLK_ENABLE_SHFT                                   0x0

#define HWIO_PCC_USB2_0_PHY_RESETR_ADDR                                           (PCC_REG_REG_BASE      + 0x00270100)
#define HWIO_PCC_USB2_0_PHY_RESETR_RMSK                                                  0x3
#define HWIO_PCC_USB2_0_PHY_RESETR_IN          \
        in_dword_masked(HWIO_PCC_USB2_0_PHY_RESETR_ADDR, HWIO_PCC_USB2_0_PHY_RESETR_RMSK)
#define HWIO_PCC_USB2_0_PHY_RESETR_INM(m)      \
        in_dword_masked(HWIO_PCC_USB2_0_PHY_RESETR_ADDR, m)
#define HWIO_PCC_USB2_0_PHY_RESETR_OUT(v)      \
        out_dword(HWIO_PCC_USB2_0_PHY_RESETR_ADDR,v)
#define HWIO_PCC_USB2_0_PHY_RESETR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_USB2_0_PHY_RESETR_ADDR,m,v,HWIO_PCC_USB2_0_PHY_RESETR_IN)
#define HWIO_PCC_USB2_0_PHY_RESETR_HS_PHY_ARES_BMSK                                      0x2
#define HWIO_PCC_USB2_0_PHY_RESETR_HS_PHY_ARES_SHFT                                      0x1
#define HWIO_PCC_USB2_0_PHY_RESETR_PHY_ARES_BMSK                                         0x1
#define HWIO_PCC_USB2_0_PHY_RESETR_PHY_ARES_SHFT                                         0x0

#define HWIO_PCC_USB2_0_PHY_SLEEP_CBCR_ADDR                                       (PCC_REG_REG_BASE      + 0x00270104)
#define HWIO_PCC_USB2_0_PHY_SLEEP_CBCR_RMSK                                       0x80000001
#define HWIO_PCC_USB2_0_PHY_SLEEP_CBCR_IN          \
        in_dword_masked(HWIO_PCC_USB2_0_PHY_SLEEP_CBCR_ADDR, HWIO_PCC_USB2_0_PHY_SLEEP_CBCR_RMSK)
#define HWIO_PCC_USB2_0_PHY_SLEEP_CBCR_INM(m)      \
        in_dword_masked(HWIO_PCC_USB2_0_PHY_SLEEP_CBCR_ADDR, m)
#define HWIO_PCC_USB2_0_PHY_SLEEP_CBCR_OUT(v)      \
        out_dword(HWIO_PCC_USB2_0_PHY_SLEEP_CBCR_ADDR,v)
#define HWIO_PCC_USB2_0_PHY_SLEEP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_USB2_0_PHY_SLEEP_CBCR_ADDR,m,v,HWIO_PCC_USB2_0_PHY_SLEEP_CBCR_IN)
#define HWIO_PCC_USB2_0_PHY_SLEEP_CBCR_CLK_OFF_BMSK                               0x80000000
#define HWIO_PCC_USB2_0_PHY_SLEEP_CBCR_CLK_OFF_SHFT                                     0x1f
#define HWIO_PCC_USB2_0_PHY_SLEEP_CBCR_CLK_ENABLE_BMSK                                   0x1
#define HWIO_PCC_USB2_0_PHY_SLEEP_CBCR_CLK_ENABLE_SHFT                                   0x0

#define HWIO_PCC_USB2_1_BCR_ADDR                                                  (PCC_REG_REG_BASE      + 0x00280000)
#define HWIO_PCC_USB2_1_BCR_RMSK                                                         0x1
#define HWIO_PCC_USB2_1_BCR_IN          \
        in_dword_masked(HWIO_PCC_USB2_1_BCR_ADDR, HWIO_PCC_USB2_1_BCR_RMSK)
#define HWIO_PCC_USB2_1_BCR_INM(m)      \
        in_dword_masked(HWIO_PCC_USB2_1_BCR_ADDR, m)
#define HWIO_PCC_USB2_1_BCR_OUT(v)      \
        out_dword(HWIO_PCC_USB2_1_BCR_ADDR,v)
#define HWIO_PCC_USB2_1_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_USB2_1_BCR_ADDR,m,v,HWIO_PCC_USB2_1_BCR_IN)
#define HWIO_PCC_USB2_1_BCR_BLK_ARES_BMSK                                                0x1
#define HWIO_PCC_USB2_1_BCR_BLK_ARES_SHFT                                                0x0

#define HWIO_PCC_USB2_1_PHY_AHB_CBCR_ADDR                                         (PCC_REG_REG_BASE      + 0x00280008)
#define HWIO_PCC_USB2_1_PHY_AHB_CBCR_RMSK                                         0x80000001
#define HWIO_PCC_USB2_1_PHY_AHB_CBCR_IN          \
        in_dword_masked(HWIO_PCC_USB2_1_PHY_AHB_CBCR_ADDR, HWIO_PCC_USB2_1_PHY_AHB_CBCR_RMSK)
#define HWIO_PCC_USB2_1_PHY_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_PCC_USB2_1_PHY_AHB_CBCR_ADDR, m)
#define HWIO_PCC_USB2_1_PHY_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_PCC_USB2_1_PHY_AHB_CBCR_ADDR,v)
#define HWIO_PCC_USB2_1_PHY_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_USB2_1_PHY_AHB_CBCR_ADDR,m,v,HWIO_PCC_USB2_1_PHY_AHB_CBCR_IN)
#define HWIO_PCC_USB2_1_PHY_AHB_CBCR_CLK_OFF_BMSK                                 0x80000000
#define HWIO_PCC_USB2_1_PHY_AHB_CBCR_CLK_OFF_SHFT                                       0x1f
#define HWIO_PCC_USB2_1_PHY_AHB_CBCR_CLK_ENABLE_BMSK                                     0x1
#define HWIO_PCC_USB2_1_PHY_AHB_CBCR_CLK_ENABLE_SHFT                                     0x0

#define HWIO_PCC_USB2_1_MSTR_CBCR_ADDR                                            (PCC_REG_REG_BASE      + 0x0028000c)
#define HWIO_PCC_USB2_1_MSTR_CBCR_RMSK                                            0x80007ff1
#define HWIO_PCC_USB2_1_MSTR_CBCR_IN          \
        in_dword_masked(HWIO_PCC_USB2_1_MSTR_CBCR_ADDR, HWIO_PCC_USB2_1_MSTR_CBCR_RMSK)
#define HWIO_PCC_USB2_1_MSTR_CBCR_INM(m)      \
        in_dword_masked(HWIO_PCC_USB2_1_MSTR_CBCR_ADDR, m)
#define HWIO_PCC_USB2_1_MSTR_CBCR_OUT(v)      \
        out_dword(HWIO_PCC_USB2_1_MSTR_CBCR_ADDR,v)
#define HWIO_PCC_USB2_1_MSTR_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_USB2_1_MSTR_CBCR_ADDR,m,v,HWIO_PCC_USB2_1_MSTR_CBCR_IN)
#define HWIO_PCC_USB2_1_MSTR_CBCR_CLK_OFF_BMSK                                    0x80000000
#define HWIO_PCC_USB2_1_MSTR_CBCR_CLK_OFF_SHFT                                          0x1f
#define HWIO_PCC_USB2_1_MSTR_CBCR_FORCE_MEM_CORE_ON_BMSK                              0x4000
#define HWIO_PCC_USB2_1_MSTR_CBCR_FORCE_MEM_CORE_ON_SHFT                                 0xe
#define HWIO_PCC_USB2_1_MSTR_CBCR_FORCE_MEM_PERIPH_ON_BMSK                            0x2000
#define HWIO_PCC_USB2_1_MSTR_CBCR_FORCE_MEM_PERIPH_ON_SHFT                               0xd
#define HWIO_PCC_USB2_1_MSTR_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                           0x1000
#define HWIO_PCC_USB2_1_MSTR_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                              0xc
#define HWIO_PCC_USB2_1_MSTR_CBCR_WAKEUP_BMSK                                          0xf00
#define HWIO_PCC_USB2_1_MSTR_CBCR_WAKEUP_SHFT                                            0x8
#define HWIO_PCC_USB2_1_MSTR_CBCR_SLEEP_BMSK                                            0xf0
#define HWIO_PCC_USB2_1_MSTR_CBCR_SLEEP_SHFT                                             0x4
#define HWIO_PCC_USB2_1_MSTR_CBCR_CLK_ENABLE_BMSK                                        0x1
#define HWIO_PCC_USB2_1_MSTR_CBCR_CLK_ENABLE_SHFT                                        0x0

#define HWIO_PCC_USB2_1_SLEEP_0_CBCR_ADDR                                         (PCC_REG_REG_BASE      + 0x00280010)
#define HWIO_PCC_USB2_1_SLEEP_0_CBCR_RMSK                                         0x80000001
#define HWIO_PCC_USB2_1_SLEEP_0_CBCR_IN          \
        in_dword_masked(HWIO_PCC_USB2_1_SLEEP_0_CBCR_ADDR, HWIO_PCC_USB2_1_SLEEP_0_CBCR_RMSK)
#define HWIO_PCC_USB2_1_SLEEP_0_CBCR_INM(m)      \
        in_dword_masked(HWIO_PCC_USB2_1_SLEEP_0_CBCR_ADDR, m)
#define HWIO_PCC_USB2_1_SLEEP_0_CBCR_OUT(v)      \
        out_dword(HWIO_PCC_USB2_1_SLEEP_0_CBCR_ADDR,v)
#define HWIO_PCC_USB2_1_SLEEP_0_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_USB2_1_SLEEP_0_CBCR_ADDR,m,v,HWIO_PCC_USB2_1_SLEEP_0_CBCR_IN)
#define HWIO_PCC_USB2_1_SLEEP_0_CBCR_CLK_OFF_BMSK                                 0x80000000
#define HWIO_PCC_USB2_1_SLEEP_0_CBCR_CLK_OFF_SHFT                                       0x1f
#define HWIO_PCC_USB2_1_SLEEP_0_CBCR_CLK_ENABLE_BMSK                                     0x1
#define HWIO_PCC_USB2_1_SLEEP_0_CBCR_CLK_ENABLE_SHFT                                     0x0

#define HWIO_PCC_USB2_1_SLEEP_CBCR_ADDR                                           (PCC_REG_REG_BASE      + 0x003a0060)
#define HWIO_PCC_USB2_1_SLEEP_CBCR_RMSK                                           0x80000001
#define HWIO_PCC_USB2_1_SLEEP_CBCR_IN          \
        in_dword_masked(HWIO_PCC_USB2_1_SLEEP_CBCR_ADDR, HWIO_PCC_USB2_1_SLEEP_CBCR_RMSK)
#define HWIO_PCC_USB2_1_SLEEP_CBCR_INM(m)      \
        in_dword_masked(HWIO_PCC_USB2_1_SLEEP_CBCR_ADDR, m)
#define HWIO_PCC_USB2_1_SLEEP_CBCR_OUT(v)      \
        out_dword(HWIO_PCC_USB2_1_SLEEP_CBCR_ADDR,v)
#define HWIO_PCC_USB2_1_SLEEP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_USB2_1_SLEEP_CBCR_ADDR,m,v,HWIO_PCC_USB2_1_SLEEP_CBCR_IN)
#define HWIO_PCC_USB2_1_SLEEP_CBCR_CLK_OFF_BMSK                                   0x80000000
#define HWIO_PCC_USB2_1_SLEEP_CBCR_CLK_OFF_SHFT                                         0x1f
#define HWIO_PCC_USB2_1_SLEEP_CBCR_CLK_ENABLE_BMSK                                       0x1
#define HWIO_PCC_USB2_1_SLEEP_CBCR_CLK_ENABLE_SHFT                                       0x0

#define HWIO_PCC_USB2_1_MOCK_UTMI_CBCR_ADDR                                       (PCC_REG_REG_BASE      + 0x00280014)
#define HWIO_PCC_USB2_1_MOCK_UTMI_CBCR_RMSK                                       0x80000001
#define HWIO_PCC_USB2_1_MOCK_UTMI_CBCR_IN          \
        in_dword_masked(HWIO_PCC_USB2_1_MOCK_UTMI_CBCR_ADDR, HWIO_PCC_USB2_1_MOCK_UTMI_CBCR_RMSK)
#define HWIO_PCC_USB2_1_MOCK_UTMI_CBCR_INM(m)      \
        in_dword_masked(HWIO_PCC_USB2_1_MOCK_UTMI_CBCR_ADDR, m)
#define HWIO_PCC_USB2_1_MOCK_UTMI_CBCR_OUT(v)      \
        out_dword(HWIO_PCC_USB2_1_MOCK_UTMI_CBCR_ADDR,v)
#define HWIO_PCC_USB2_1_MOCK_UTMI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_USB2_1_MOCK_UTMI_CBCR_ADDR,m,v,HWIO_PCC_USB2_1_MOCK_UTMI_CBCR_IN)
#define HWIO_PCC_USB2_1_MOCK_UTMI_CBCR_CLK_OFF_BMSK                               0x80000000
#define HWIO_PCC_USB2_1_MOCK_UTMI_CBCR_CLK_OFF_SHFT                                     0x1f
#define HWIO_PCC_USB2_1_MOCK_UTMI_CBCR_CLK_ENABLE_BMSK                                   0x1
#define HWIO_PCC_USB2_1_MOCK_UTMI_CBCR_CLK_ENABLE_SHFT                                   0x0

#define HWIO_PCC_USB2_1_PHY_RESETR_ADDR                                           (PCC_REG_REG_BASE      + 0x00280100)
#define HWIO_PCC_USB2_1_PHY_RESETR_RMSK                                                  0x3
#define HWIO_PCC_USB2_1_PHY_RESETR_IN          \
        in_dword_masked(HWIO_PCC_USB2_1_PHY_RESETR_ADDR, HWIO_PCC_USB2_1_PHY_RESETR_RMSK)
#define HWIO_PCC_USB2_1_PHY_RESETR_INM(m)      \
        in_dword_masked(HWIO_PCC_USB2_1_PHY_RESETR_ADDR, m)
#define HWIO_PCC_USB2_1_PHY_RESETR_OUT(v)      \
        out_dword(HWIO_PCC_USB2_1_PHY_RESETR_ADDR,v)
#define HWIO_PCC_USB2_1_PHY_RESETR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_USB2_1_PHY_RESETR_ADDR,m,v,HWIO_PCC_USB2_1_PHY_RESETR_IN)
#define HWIO_PCC_USB2_1_PHY_RESETR_HS_PHY_ARES_BMSK                                      0x2
#define HWIO_PCC_USB2_1_PHY_RESETR_HS_PHY_ARES_SHFT                                      0x1
#define HWIO_PCC_USB2_1_PHY_RESETR_PHY_ARES_BMSK                                         0x1
#define HWIO_PCC_USB2_1_PHY_RESETR_PHY_ARES_SHFT                                         0x0

#define HWIO_PCC_USB2_1_PHY_SLEEP_CBCR_ADDR                                       (PCC_REG_REG_BASE      + 0x00280104)
#define HWIO_PCC_USB2_1_PHY_SLEEP_CBCR_RMSK                                       0x80000001
#define HWIO_PCC_USB2_1_PHY_SLEEP_CBCR_IN          \
        in_dword_masked(HWIO_PCC_USB2_1_PHY_SLEEP_CBCR_ADDR, HWIO_PCC_USB2_1_PHY_SLEEP_CBCR_RMSK)
#define HWIO_PCC_USB2_1_PHY_SLEEP_CBCR_INM(m)      \
        in_dword_masked(HWIO_PCC_USB2_1_PHY_SLEEP_CBCR_ADDR, m)
#define HWIO_PCC_USB2_1_PHY_SLEEP_CBCR_OUT(v)      \
        out_dword(HWIO_PCC_USB2_1_PHY_SLEEP_CBCR_ADDR,v)
#define HWIO_PCC_USB2_1_PHY_SLEEP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_USB2_1_PHY_SLEEP_CBCR_ADDR,m,v,HWIO_PCC_USB2_1_PHY_SLEEP_CBCR_IN)
#define HWIO_PCC_USB2_1_PHY_SLEEP_CBCR_CLK_OFF_BMSK                               0x80000000
#define HWIO_PCC_USB2_1_PHY_SLEEP_CBCR_CLK_OFF_SHFT                                     0x1f
#define HWIO_PCC_USB2_1_PHY_SLEEP_CBCR_CLK_ENABLE_BMSK                                   0x1
#define HWIO_PCC_USB2_1_PHY_SLEEP_CBCR_CLK_ENABLE_SHFT                                   0x0

#define HWIO_PCC_USB2_2_BCR_ADDR                                                  (PCC_REG_REG_BASE      + 0x00290000)
#define HWIO_PCC_USB2_2_BCR_RMSK                                                         0x1
#define HWIO_PCC_USB2_2_BCR_IN          \
        in_dword_masked(HWIO_PCC_USB2_2_BCR_ADDR, HWIO_PCC_USB2_2_BCR_RMSK)
#define HWIO_PCC_USB2_2_BCR_INM(m)      \
        in_dword_masked(HWIO_PCC_USB2_2_BCR_ADDR, m)
#define HWIO_PCC_USB2_2_BCR_OUT(v)      \
        out_dword(HWIO_PCC_USB2_2_BCR_ADDR,v)
#define HWIO_PCC_USB2_2_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_USB2_2_BCR_ADDR,m,v,HWIO_PCC_USB2_2_BCR_IN)
#define HWIO_PCC_USB2_2_BCR_BLK_ARES_BMSK                                                0x1
#define HWIO_PCC_USB2_2_BCR_BLK_ARES_SHFT                                                0x0

#define HWIO_PCC_USB2_2_PHY_AHB_CBCR_ADDR                                         (PCC_REG_REG_BASE      + 0x00290008)
#define HWIO_PCC_USB2_2_PHY_AHB_CBCR_RMSK                                         0x80000001
#define HWIO_PCC_USB2_2_PHY_AHB_CBCR_IN          \
        in_dword_masked(HWIO_PCC_USB2_2_PHY_AHB_CBCR_ADDR, HWIO_PCC_USB2_2_PHY_AHB_CBCR_RMSK)
#define HWIO_PCC_USB2_2_PHY_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_PCC_USB2_2_PHY_AHB_CBCR_ADDR, m)
#define HWIO_PCC_USB2_2_PHY_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_PCC_USB2_2_PHY_AHB_CBCR_ADDR,v)
#define HWIO_PCC_USB2_2_PHY_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_USB2_2_PHY_AHB_CBCR_ADDR,m,v,HWIO_PCC_USB2_2_PHY_AHB_CBCR_IN)
#define HWIO_PCC_USB2_2_PHY_AHB_CBCR_CLK_OFF_BMSK                                 0x80000000
#define HWIO_PCC_USB2_2_PHY_AHB_CBCR_CLK_OFF_SHFT                                       0x1f
#define HWIO_PCC_USB2_2_PHY_AHB_CBCR_CLK_ENABLE_BMSK                                     0x1
#define HWIO_PCC_USB2_2_PHY_AHB_CBCR_CLK_ENABLE_SHFT                                     0x0

#define HWIO_PCC_USB2_2_MSTR_CBCR_ADDR                                            (PCC_REG_REG_BASE      + 0x0029000c)
#define HWIO_PCC_USB2_2_MSTR_CBCR_RMSK                                            0x80007ff1
#define HWIO_PCC_USB2_2_MSTR_CBCR_IN          \
        in_dword_masked(HWIO_PCC_USB2_2_MSTR_CBCR_ADDR, HWIO_PCC_USB2_2_MSTR_CBCR_RMSK)
#define HWIO_PCC_USB2_2_MSTR_CBCR_INM(m)      \
        in_dword_masked(HWIO_PCC_USB2_2_MSTR_CBCR_ADDR, m)
#define HWIO_PCC_USB2_2_MSTR_CBCR_OUT(v)      \
        out_dword(HWIO_PCC_USB2_2_MSTR_CBCR_ADDR,v)
#define HWIO_PCC_USB2_2_MSTR_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_USB2_2_MSTR_CBCR_ADDR,m,v,HWIO_PCC_USB2_2_MSTR_CBCR_IN)
#define HWIO_PCC_USB2_2_MSTR_CBCR_CLK_OFF_BMSK                                    0x80000000
#define HWIO_PCC_USB2_2_MSTR_CBCR_CLK_OFF_SHFT                                          0x1f
#define HWIO_PCC_USB2_2_MSTR_CBCR_FORCE_MEM_CORE_ON_BMSK                              0x4000
#define HWIO_PCC_USB2_2_MSTR_CBCR_FORCE_MEM_CORE_ON_SHFT                                 0xe
#define HWIO_PCC_USB2_2_MSTR_CBCR_FORCE_MEM_PERIPH_ON_BMSK                            0x2000
#define HWIO_PCC_USB2_2_MSTR_CBCR_FORCE_MEM_PERIPH_ON_SHFT                               0xd
#define HWIO_PCC_USB2_2_MSTR_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                           0x1000
#define HWIO_PCC_USB2_2_MSTR_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                              0xc
#define HWIO_PCC_USB2_2_MSTR_CBCR_WAKEUP_BMSK                                          0xf00
#define HWIO_PCC_USB2_2_MSTR_CBCR_WAKEUP_SHFT                                            0x8
#define HWIO_PCC_USB2_2_MSTR_CBCR_SLEEP_BMSK                                            0xf0
#define HWIO_PCC_USB2_2_MSTR_CBCR_SLEEP_SHFT                                             0x4
#define HWIO_PCC_USB2_2_MSTR_CBCR_CLK_ENABLE_BMSK                                        0x1
#define HWIO_PCC_USB2_2_MSTR_CBCR_CLK_ENABLE_SHFT                                        0x0

#define HWIO_PCC_USB2_2_SLEEP_CBCR_ADDR                                           (PCC_REG_REG_BASE      + 0x00290010)
#define HWIO_PCC_USB2_2_SLEEP_CBCR_RMSK                                           0x80000001
#define HWIO_PCC_USB2_2_SLEEP_CBCR_IN          \
        in_dword_masked(HWIO_PCC_USB2_2_SLEEP_CBCR_ADDR, HWIO_PCC_USB2_2_SLEEP_CBCR_RMSK)
#define HWIO_PCC_USB2_2_SLEEP_CBCR_INM(m)      \
        in_dword_masked(HWIO_PCC_USB2_2_SLEEP_CBCR_ADDR, m)
#define HWIO_PCC_USB2_2_SLEEP_CBCR_OUT(v)      \
        out_dword(HWIO_PCC_USB2_2_SLEEP_CBCR_ADDR,v)
#define HWIO_PCC_USB2_2_SLEEP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_USB2_2_SLEEP_CBCR_ADDR,m,v,HWIO_PCC_USB2_2_SLEEP_CBCR_IN)
#define HWIO_PCC_USB2_2_SLEEP_CBCR_CLK_OFF_BMSK                                   0x80000000
#define HWIO_PCC_USB2_2_SLEEP_CBCR_CLK_OFF_SHFT                                         0x1f
#define HWIO_PCC_USB2_2_SLEEP_CBCR_CLK_ENABLE_BMSK                                       0x1
#define HWIO_PCC_USB2_2_SLEEP_CBCR_CLK_ENABLE_SHFT                                       0x0

#define HWIO_PCC_USB2_2_MOCK_UTMI_CBCR_ADDR                                       (PCC_REG_REG_BASE      + 0x00290014)
#define HWIO_PCC_USB2_2_MOCK_UTMI_CBCR_RMSK                                       0x80000001
#define HWIO_PCC_USB2_2_MOCK_UTMI_CBCR_IN          \
        in_dword_masked(HWIO_PCC_USB2_2_MOCK_UTMI_CBCR_ADDR, HWIO_PCC_USB2_2_MOCK_UTMI_CBCR_RMSK)
#define HWIO_PCC_USB2_2_MOCK_UTMI_CBCR_INM(m)      \
        in_dword_masked(HWIO_PCC_USB2_2_MOCK_UTMI_CBCR_ADDR, m)
#define HWIO_PCC_USB2_2_MOCK_UTMI_CBCR_OUT(v)      \
        out_dword(HWIO_PCC_USB2_2_MOCK_UTMI_CBCR_ADDR,v)
#define HWIO_PCC_USB2_2_MOCK_UTMI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_USB2_2_MOCK_UTMI_CBCR_ADDR,m,v,HWIO_PCC_USB2_2_MOCK_UTMI_CBCR_IN)
#define HWIO_PCC_USB2_2_MOCK_UTMI_CBCR_CLK_OFF_BMSK                               0x80000000
#define HWIO_PCC_USB2_2_MOCK_UTMI_CBCR_CLK_OFF_SHFT                                     0x1f
#define HWIO_PCC_USB2_2_MOCK_UTMI_CBCR_CLK_ENABLE_BMSK                                   0x1
#define HWIO_PCC_USB2_2_MOCK_UTMI_CBCR_CLK_ENABLE_SHFT                                   0x0

#define HWIO_PCC_USB2_2_PHY_RESETR_ADDR                                           (PCC_REG_REG_BASE      + 0x00290100)
#define HWIO_PCC_USB2_2_PHY_RESETR_RMSK                                                  0x3
#define HWIO_PCC_USB2_2_PHY_RESETR_IN          \
        in_dword_masked(HWIO_PCC_USB2_2_PHY_RESETR_ADDR, HWIO_PCC_USB2_2_PHY_RESETR_RMSK)
#define HWIO_PCC_USB2_2_PHY_RESETR_INM(m)      \
        in_dword_masked(HWIO_PCC_USB2_2_PHY_RESETR_ADDR, m)
#define HWIO_PCC_USB2_2_PHY_RESETR_OUT(v)      \
        out_dword(HWIO_PCC_USB2_2_PHY_RESETR_ADDR,v)
#define HWIO_PCC_USB2_2_PHY_RESETR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_USB2_2_PHY_RESETR_ADDR,m,v,HWIO_PCC_USB2_2_PHY_RESETR_IN)
#define HWIO_PCC_USB2_2_PHY_RESETR_HS_PHY_ARES_BMSK                                      0x2
#define HWIO_PCC_USB2_2_PHY_RESETR_HS_PHY_ARES_SHFT                                      0x1
#define HWIO_PCC_USB2_2_PHY_RESETR_PHY_ARES_BMSK                                         0x1
#define HWIO_PCC_USB2_2_PHY_RESETR_PHY_ARES_SHFT                                         0x0

#define HWIO_PCC_USB2_2_PHY_SLEEP_CBCR_ADDR                                       (PCC_REG_REG_BASE      + 0x00290104)
#define HWIO_PCC_USB2_2_PHY_SLEEP_CBCR_RMSK                                       0x80000001
#define HWIO_PCC_USB2_2_PHY_SLEEP_CBCR_IN          \
        in_dword_masked(HWIO_PCC_USB2_2_PHY_SLEEP_CBCR_ADDR, HWIO_PCC_USB2_2_PHY_SLEEP_CBCR_RMSK)
#define HWIO_PCC_USB2_2_PHY_SLEEP_CBCR_INM(m)      \
        in_dword_masked(HWIO_PCC_USB2_2_PHY_SLEEP_CBCR_ADDR, m)
#define HWIO_PCC_USB2_2_PHY_SLEEP_CBCR_OUT(v)      \
        out_dword(HWIO_PCC_USB2_2_PHY_SLEEP_CBCR_ADDR,v)
#define HWIO_PCC_USB2_2_PHY_SLEEP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_USB2_2_PHY_SLEEP_CBCR_ADDR,m,v,HWIO_PCC_USB2_2_PHY_SLEEP_CBCR_IN)
#define HWIO_PCC_USB2_2_PHY_SLEEP_CBCR_CLK_OFF_BMSK                               0x80000000
#define HWIO_PCC_USB2_2_PHY_SLEEP_CBCR_CLK_OFF_SHFT                                     0x1f
#define HWIO_PCC_USB2_2_PHY_SLEEP_CBCR_CLK_ENABLE_BMSK                                   0x1
#define HWIO_PCC_USB2_2_PHY_SLEEP_CBCR_CLK_ENABLE_SHFT                                   0x0

#define HWIO_PCC_USB2_3_BCR_ADDR                                                  (PCC_REG_REG_BASE      + 0x002a0000)
#define HWIO_PCC_USB2_3_BCR_RMSK                                                         0x1
#define HWIO_PCC_USB2_3_BCR_IN          \
        in_dword_masked(HWIO_PCC_USB2_3_BCR_ADDR, HWIO_PCC_USB2_3_BCR_RMSK)
#define HWIO_PCC_USB2_3_BCR_INM(m)      \
        in_dword_masked(HWIO_PCC_USB2_3_BCR_ADDR, m)
#define HWIO_PCC_USB2_3_BCR_OUT(v)      \
        out_dword(HWIO_PCC_USB2_3_BCR_ADDR,v)
#define HWIO_PCC_USB2_3_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_USB2_3_BCR_ADDR,m,v,HWIO_PCC_USB2_3_BCR_IN)
#define HWIO_PCC_USB2_3_BCR_BLK_ARES_BMSK                                                0x1
#define HWIO_PCC_USB2_3_BCR_BLK_ARES_SHFT                                                0x0

#define HWIO_PCC_USB2_3_PHY_AHB_CBCR_ADDR                                         (PCC_REG_REG_BASE      + 0x002a0008)
#define HWIO_PCC_USB2_3_PHY_AHB_CBCR_RMSK                                         0x80000001
#define HWIO_PCC_USB2_3_PHY_AHB_CBCR_IN          \
        in_dword_masked(HWIO_PCC_USB2_3_PHY_AHB_CBCR_ADDR, HWIO_PCC_USB2_3_PHY_AHB_CBCR_RMSK)
#define HWIO_PCC_USB2_3_PHY_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_PCC_USB2_3_PHY_AHB_CBCR_ADDR, m)
#define HWIO_PCC_USB2_3_PHY_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_PCC_USB2_3_PHY_AHB_CBCR_ADDR,v)
#define HWIO_PCC_USB2_3_PHY_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_USB2_3_PHY_AHB_CBCR_ADDR,m,v,HWIO_PCC_USB2_3_PHY_AHB_CBCR_IN)
#define HWIO_PCC_USB2_3_PHY_AHB_CBCR_CLK_OFF_BMSK                                 0x80000000
#define HWIO_PCC_USB2_3_PHY_AHB_CBCR_CLK_OFF_SHFT                                       0x1f
#define HWIO_PCC_USB2_3_PHY_AHB_CBCR_CLK_ENABLE_BMSK                                     0x1
#define HWIO_PCC_USB2_3_PHY_AHB_CBCR_CLK_ENABLE_SHFT                                     0x0

#define HWIO_PCC_USB2_3_MSTR_CBCR_ADDR                                            (PCC_REG_REG_BASE      + 0x002a000c)
#define HWIO_PCC_USB2_3_MSTR_CBCR_RMSK                                            0x80007ff1
#define HWIO_PCC_USB2_3_MSTR_CBCR_IN          \
        in_dword_masked(HWIO_PCC_USB2_3_MSTR_CBCR_ADDR, HWIO_PCC_USB2_3_MSTR_CBCR_RMSK)
#define HWIO_PCC_USB2_3_MSTR_CBCR_INM(m)      \
        in_dword_masked(HWIO_PCC_USB2_3_MSTR_CBCR_ADDR, m)
#define HWIO_PCC_USB2_3_MSTR_CBCR_OUT(v)      \
        out_dword(HWIO_PCC_USB2_3_MSTR_CBCR_ADDR,v)
#define HWIO_PCC_USB2_3_MSTR_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_USB2_3_MSTR_CBCR_ADDR,m,v,HWIO_PCC_USB2_3_MSTR_CBCR_IN)
#define HWIO_PCC_USB2_3_MSTR_CBCR_CLK_OFF_BMSK                                    0x80000000
#define HWIO_PCC_USB2_3_MSTR_CBCR_CLK_OFF_SHFT                                          0x1f
#define HWIO_PCC_USB2_3_MSTR_CBCR_FORCE_MEM_CORE_ON_BMSK                              0x4000
#define HWIO_PCC_USB2_3_MSTR_CBCR_FORCE_MEM_CORE_ON_SHFT                                 0xe
#define HWIO_PCC_USB2_3_MSTR_CBCR_FORCE_MEM_PERIPH_ON_BMSK                            0x2000
#define HWIO_PCC_USB2_3_MSTR_CBCR_FORCE_MEM_PERIPH_ON_SHFT                               0xd
#define HWIO_PCC_USB2_3_MSTR_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                           0x1000
#define HWIO_PCC_USB2_3_MSTR_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                              0xc
#define HWIO_PCC_USB2_3_MSTR_CBCR_WAKEUP_BMSK                                          0xf00
#define HWIO_PCC_USB2_3_MSTR_CBCR_WAKEUP_SHFT                                            0x8
#define HWIO_PCC_USB2_3_MSTR_CBCR_SLEEP_BMSK                                            0xf0
#define HWIO_PCC_USB2_3_MSTR_CBCR_SLEEP_SHFT                                             0x4
#define HWIO_PCC_USB2_3_MSTR_CBCR_CLK_ENABLE_BMSK                                        0x1
#define HWIO_PCC_USB2_3_MSTR_CBCR_CLK_ENABLE_SHFT                                        0x0

#define HWIO_PCC_USB2_3_SLEEP_CBCR_ADDR                                           (PCC_REG_REG_BASE      + 0x002a0010)
#define HWIO_PCC_USB2_3_SLEEP_CBCR_RMSK                                           0x80000001
#define HWIO_PCC_USB2_3_SLEEP_CBCR_IN          \
        in_dword_masked(HWIO_PCC_USB2_3_SLEEP_CBCR_ADDR, HWIO_PCC_USB2_3_SLEEP_CBCR_RMSK)
#define HWIO_PCC_USB2_3_SLEEP_CBCR_INM(m)      \
        in_dword_masked(HWIO_PCC_USB2_3_SLEEP_CBCR_ADDR, m)
#define HWIO_PCC_USB2_3_SLEEP_CBCR_OUT(v)      \
        out_dword(HWIO_PCC_USB2_3_SLEEP_CBCR_ADDR,v)
#define HWIO_PCC_USB2_3_SLEEP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_USB2_3_SLEEP_CBCR_ADDR,m,v,HWIO_PCC_USB2_3_SLEEP_CBCR_IN)
#define HWIO_PCC_USB2_3_SLEEP_CBCR_CLK_OFF_BMSK                                   0x80000000
#define HWIO_PCC_USB2_3_SLEEP_CBCR_CLK_OFF_SHFT                                         0x1f
#define HWIO_PCC_USB2_3_SLEEP_CBCR_CLK_ENABLE_BMSK                                       0x1
#define HWIO_PCC_USB2_3_SLEEP_CBCR_CLK_ENABLE_SHFT                                       0x0

#define HWIO_PCC_USB2_3_MOCK_UTMI_CBCR_ADDR                                       (PCC_REG_REG_BASE      + 0x002a0014)
#define HWIO_PCC_USB2_3_MOCK_UTMI_CBCR_RMSK                                       0x80000001
#define HWIO_PCC_USB2_3_MOCK_UTMI_CBCR_IN          \
        in_dword_masked(HWIO_PCC_USB2_3_MOCK_UTMI_CBCR_ADDR, HWIO_PCC_USB2_3_MOCK_UTMI_CBCR_RMSK)
#define HWIO_PCC_USB2_3_MOCK_UTMI_CBCR_INM(m)      \
        in_dword_masked(HWIO_PCC_USB2_3_MOCK_UTMI_CBCR_ADDR, m)
#define HWIO_PCC_USB2_3_MOCK_UTMI_CBCR_OUT(v)      \
        out_dword(HWIO_PCC_USB2_3_MOCK_UTMI_CBCR_ADDR,v)
#define HWIO_PCC_USB2_3_MOCK_UTMI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_USB2_3_MOCK_UTMI_CBCR_ADDR,m,v,HWIO_PCC_USB2_3_MOCK_UTMI_CBCR_IN)
#define HWIO_PCC_USB2_3_MOCK_UTMI_CBCR_CLK_OFF_BMSK                               0x80000000
#define HWIO_PCC_USB2_3_MOCK_UTMI_CBCR_CLK_OFF_SHFT                                     0x1f
#define HWIO_PCC_USB2_3_MOCK_UTMI_CBCR_CLK_ENABLE_BMSK                                   0x1
#define HWIO_PCC_USB2_3_MOCK_UTMI_CBCR_CLK_ENABLE_SHFT                                   0x0

#define HWIO_PCC_USB2_3_PHY_RESETR_ADDR                                           (PCC_REG_REG_BASE      + 0x002a0100)
#define HWIO_PCC_USB2_3_PHY_RESETR_RMSK                                                  0x3
#define HWIO_PCC_USB2_3_PHY_RESETR_IN          \
        in_dword_masked(HWIO_PCC_USB2_3_PHY_RESETR_ADDR, HWIO_PCC_USB2_3_PHY_RESETR_RMSK)
#define HWIO_PCC_USB2_3_PHY_RESETR_INM(m)      \
        in_dword_masked(HWIO_PCC_USB2_3_PHY_RESETR_ADDR, m)
#define HWIO_PCC_USB2_3_PHY_RESETR_OUT(v)      \
        out_dword(HWIO_PCC_USB2_3_PHY_RESETR_ADDR,v)
#define HWIO_PCC_USB2_3_PHY_RESETR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_USB2_3_PHY_RESETR_ADDR,m,v,HWIO_PCC_USB2_3_PHY_RESETR_IN)
#define HWIO_PCC_USB2_3_PHY_RESETR_HS_PHY_ARES_BMSK                                      0x2
#define HWIO_PCC_USB2_3_PHY_RESETR_HS_PHY_ARES_SHFT                                      0x1
#define HWIO_PCC_USB2_3_PHY_RESETR_PHY_ARES_BMSK                                         0x1
#define HWIO_PCC_USB2_3_PHY_RESETR_PHY_ARES_SHFT                                         0x0

#define HWIO_PCC_USB2_3_PHY_SLEEP_CBCR_ADDR                                       (PCC_REG_REG_BASE      + 0x002a0104)
#define HWIO_PCC_USB2_3_PHY_SLEEP_CBCR_RMSK                                       0x80000001
#define HWIO_PCC_USB2_3_PHY_SLEEP_CBCR_IN          \
        in_dword_masked(HWIO_PCC_USB2_3_PHY_SLEEP_CBCR_ADDR, HWIO_PCC_USB2_3_PHY_SLEEP_CBCR_RMSK)
#define HWIO_PCC_USB2_3_PHY_SLEEP_CBCR_INM(m)      \
        in_dword_masked(HWIO_PCC_USB2_3_PHY_SLEEP_CBCR_ADDR, m)
#define HWIO_PCC_USB2_3_PHY_SLEEP_CBCR_OUT(v)      \
        out_dword(HWIO_PCC_USB2_3_PHY_SLEEP_CBCR_ADDR,v)
#define HWIO_PCC_USB2_3_PHY_SLEEP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_USB2_3_PHY_SLEEP_CBCR_ADDR,m,v,HWIO_PCC_USB2_3_PHY_SLEEP_CBCR_IN)
#define HWIO_PCC_USB2_3_PHY_SLEEP_CBCR_CLK_OFF_BMSK                               0x80000000
#define HWIO_PCC_USB2_3_PHY_SLEEP_CBCR_CLK_OFF_SHFT                                     0x1f
#define HWIO_PCC_USB2_3_PHY_SLEEP_CBCR_CLK_ENABLE_BMSK                                   0x1
#define HWIO_PCC_USB2_3_PHY_SLEEP_CBCR_CLK_ENABLE_SHFT                                   0x0

#define HWIO_PCC_PFAB_USB2_FCLK_CBCR_ADDR                                         (PCC_REG_REG_BASE      + 0x002b0000)
#define HWIO_PCC_PFAB_USB2_FCLK_CBCR_RMSK                                         0x80000001
#define HWIO_PCC_PFAB_USB2_FCLK_CBCR_IN          \
        in_dword_masked(HWIO_PCC_PFAB_USB2_FCLK_CBCR_ADDR, HWIO_PCC_PFAB_USB2_FCLK_CBCR_RMSK)
#define HWIO_PCC_PFAB_USB2_FCLK_CBCR_INM(m)      \
        in_dword_masked(HWIO_PCC_PFAB_USB2_FCLK_CBCR_ADDR, m)
#define HWIO_PCC_PFAB_USB2_FCLK_CBCR_OUT(v)      \
        out_dword(HWIO_PCC_PFAB_USB2_FCLK_CBCR_ADDR,v)
#define HWIO_PCC_PFAB_USB2_FCLK_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_PFAB_USB2_FCLK_CBCR_ADDR,m,v,HWIO_PCC_PFAB_USB2_FCLK_CBCR_IN)
#define HWIO_PCC_PFAB_USB2_FCLK_CBCR_CLK_OFF_BMSK                                 0x80000000
#define HWIO_PCC_PFAB_USB2_FCLK_CBCR_CLK_OFF_SHFT                                       0x1f
#define HWIO_PCC_PFAB_USB2_FCLK_CBCR_CLK_ENABLE_BMSK                                     0x1
#define HWIO_PCC_PFAB_USB2_FCLK_CBCR_CLK_ENABLE_SHFT                                     0x0

#define HWIO_PCC_AHB2MSM_PFAB_CFG_AHB_CBCR_ADDR                                   (PCC_REG_REG_BASE      + 0x003a0008)
#define HWIO_PCC_AHB2MSM_PFAB_CFG_AHB_CBCR_RMSK                                   0x80000001
#define HWIO_PCC_AHB2MSM_PFAB_CFG_AHB_CBCR_IN          \
        in_dword_masked(HWIO_PCC_AHB2MSM_PFAB_CFG_AHB_CBCR_ADDR, HWIO_PCC_AHB2MSM_PFAB_CFG_AHB_CBCR_RMSK)
#define HWIO_PCC_AHB2MSM_PFAB_CFG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_PCC_AHB2MSM_PFAB_CFG_AHB_CBCR_ADDR, m)
#define HWIO_PCC_AHB2MSM_PFAB_CFG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_PCC_AHB2MSM_PFAB_CFG_AHB_CBCR_ADDR,v)
#define HWIO_PCC_AHB2MSM_PFAB_CFG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_AHB2MSM_PFAB_CFG_AHB_CBCR_ADDR,m,v,HWIO_PCC_AHB2MSM_PFAB_CFG_AHB_CBCR_IN)
#define HWIO_PCC_AHB2MSM_PFAB_CFG_AHB_CBCR_CLK_OFF_BMSK                           0x80000000
#define HWIO_PCC_AHB2MSM_PFAB_CFG_AHB_CBCR_CLK_OFF_SHFT                                 0x1f
#define HWIO_PCC_AHB2MSM_PFAB_CFG_AHB_CBCR_CLK_ENABLE_BMSK                               0x1
#define HWIO_PCC_AHB2MSM_PFAB_CFG_AHB_CBCR_CLK_ENABLE_SHFT                               0x0

#define HWIO_PCC_I2C_XO_CBCR_ADDR                                                 (PCC_REG_REG_BASE      + 0x003a001c)
#define HWIO_PCC_I2C_XO_CBCR_RMSK                                                 0x80000001
#define HWIO_PCC_I2C_XO_CBCR_IN          \
        in_dword_masked(HWIO_PCC_I2C_XO_CBCR_ADDR, HWIO_PCC_I2C_XO_CBCR_RMSK)
#define HWIO_PCC_I2C_XO_CBCR_INM(m)      \
        in_dword_masked(HWIO_PCC_I2C_XO_CBCR_ADDR, m)
#define HWIO_PCC_I2C_XO_CBCR_OUT(v)      \
        out_dword(HWIO_PCC_I2C_XO_CBCR_ADDR,v)
#define HWIO_PCC_I2C_XO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_I2C_XO_CBCR_ADDR,m,v,HWIO_PCC_I2C_XO_CBCR_IN)
#define HWIO_PCC_I2C_XO_CBCR_CLK_OFF_BMSK                                         0x80000000
#define HWIO_PCC_I2C_XO_CBCR_CLK_OFF_SHFT                                               0x1f
#define HWIO_PCC_I2C_XO_CBCR_CLK_ENABLE_BMSK                                             0x1
#define HWIO_PCC_I2C_XO_CBCR_CLK_ENABLE_SHFT                                             0x0

#define HWIO_PCC_IM_SLEEP_CBCR_ADDR                                               (PCC_REG_REG_BASE      + 0x003a0020)
#define HWIO_PCC_IM_SLEEP_CBCR_RMSK                                               0x80000001
#define HWIO_PCC_IM_SLEEP_CBCR_IN          \
        in_dword_masked(HWIO_PCC_IM_SLEEP_CBCR_ADDR, HWIO_PCC_IM_SLEEP_CBCR_RMSK)
#define HWIO_PCC_IM_SLEEP_CBCR_INM(m)      \
        in_dword_masked(HWIO_PCC_IM_SLEEP_CBCR_ADDR, m)
#define HWIO_PCC_IM_SLEEP_CBCR_OUT(v)      \
        out_dword(HWIO_PCC_IM_SLEEP_CBCR_ADDR,v)
#define HWIO_PCC_IM_SLEEP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_IM_SLEEP_CBCR_ADDR,m,v,HWIO_PCC_IM_SLEEP_CBCR_IN)
#define HWIO_PCC_IM_SLEEP_CBCR_CLK_OFF_BMSK                                       0x80000000
#define HWIO_PCC_IM_SLEEP_CBCR_CLK_OFF_SHFT                                             0x1f
#define HWIO_PCC_IM_SLEEP_CBCR_CLK_ENABLE_BMSK                                           0x1
#define HWIO_PCC_IM_SLEEP_CBCR_CLK_ENABLE_SHFT                                           0x0

#define HWIO_PCC_XO_CBCR_ADDR                                                     (PCC_REG_REG_BASE      + 0x003a0074)
#define HWIO_PCC_XO_CBCR_RMSK                                                     0x80000001
#define HWIO_PCC_XO_CBCR_IN          \
        in_dword_masked(HWIO_PCC_XO_CBCR_ADDR, HWIO_PCC_XO_CBCR_RMSK)
#define HWIO_PCC_XO_CBCR_INM(m)      \
        in_dword_masked(HWIO_PCC_XO_CBCR_ADDR, m)
#define HWIO_PCC_XO_CBCR_OUT(v)      \
        out_dword(HWIO_PCC_XO_CBCR_ADDR,v)
#define HWIO_PCC_XO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_XO_CBCR_ADDR,m,v,HWIO_PCC_XO_CBCR_IN)
#define HWIO_PCC_XO_CBCR_CLK_OFF_BMSK                                             0x80000000
#define HWIO_PCC_XO_CBCR_CLK_OFF_SHFT                                                   0x1f
#define HWIO_PCC_XO_CBCR_CLK_ENABLE_BMSK                                                 0x1
#define HWIO_PCC_XO_CBCR_CLK_ENABLE_SHFT                                                 0x0

#define HWIO_PCC_PERIPH_RESETR_ADDR                                               (PCC_REG_REG_BASE      + 0x003a0078)
#define HWIO_PCC_PERIPH_RESETR_RMSK                                                      0x1
#define HWIO_PCC_PERIPH_RESETR_IN          \
        in_dword_masked(HWIO_PCC_PERIPH_RESETR_ADDR, HWIO_PCC_PERIPH_RESETR_RMSK)
#define HWIO_PCC_PERIPH_RESETR_INM(m)      \
        in_dword_masked(HWIO_PCC_PERIPH_RESETR_ADDR, m)
#define HWIO_PCC_PERIPH_RESETR_OUT(v)      \
        out_dword(HWIO_PCC_PERIPH_RESETR_ADDR,v)
#define HWIO_PCC_PERIPH_RESETR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCC_PERIPH_RESETR_ADDR,m,v,HWIO_PCC_PERIPH_RESETR_IN)
#define HWIO_PCC_PERIPH_RESETR_CLIENT_MMU_ARES_BMSK                                      0x1
#define HWIO_PCC_PERIPH_RESETR_CLIENT_MMU_ARES_SHFT                                      0x0

/*----------------------------------------------------------------------------
 * MODULE: AJU_IMC_DEBUG_UI_CS_DEBUG_UI
 *--------------------------------------------------------------------------*/

#define AJU_IMC_DEBUG_UI_CS_DEBUG_UI_REG_BASE                                         (QDSS_AMBERWING_BASE      + 0x01340f00)

#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_ITCTL_ADDR                                  (AJU_IMC_DEBUG_UI_CS_DEBUG_UI_REG_BASE      + 0x00000000)
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_ITCTL_RMSK                                  0xffffffff
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_ITCTL_IN          \
        in_dword_masked(HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_ITCTL_ADDR, HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_ITCTL_RMSK)
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_ITCTL_INM(m)      \
        in_dword_masked(HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_ITCTL_ADDR, m)
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_ITCTL_RFU_BMSK                              0xffffffff
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_ITCTL_RFU_SHFT                                     0x0

#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_CLAIMSET_ADDR                               (AJU_IMC_DEBUG_UI_CS_DEBUG_UI_REG_BASE      + 0x000000a0)
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_CLAIMSET_RMSK                               0xffffffff
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_CLAIMSET_IN          \
        in_dword_masked(HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_CLAIMSET_ADDR, HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_CLAIMSET_RMSK)
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_CLAIMSET_INM(m)      \
        in_dword_masked(HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_CLAIMSET_ADDR, m)
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_CLAIMSET_RFU_BMSK                           0xffffffff
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_CLAIMSET_RFU_SHFT                                  0x0

#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_CLAIMCLR_ADDR                               (AJU_IMC_DEBUG_UI_CS_DEBUG_UI_REG_BASE      + 0x000000a4)
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_CLAIMCLR_RMSK                               0xffffffff
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_CLAIMCLR_IN          \
        in_dword_masked(HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_CLAIMCLR_ADDR, HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_CLAIMCLR_RMSK)
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_CLAIMCLR_INM(m)      \
        in_dword_masked(HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_CLAIMCLR_ADDR, m)
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_CLAIMCLR_RFU_BMSK                           0xffffffff
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_CLAIMCLR_RFU_SHFT                                  0x0

#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_LOCKACCESS_ADDR                             (AJU_IMC_DEBUG_UI_CS_DEBUG_UI_REG_BASE      + 0x000000b0)
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_LOCKACCESS_RMSK                             0xffffffff
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_LOCKACCESS_OUT(v)      \
        out_dword(HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_LOCKACCESS_ADDR,v)
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_LOCKACCESS_LOCKACCESS_BMSK                  0xffffffff
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_LOCKACCESS_LOCKACCESS_SHFT                         0x0

#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_LOCKSTATUS_ADDR                             (AJU_IMC_DEBUG_UI_CS_DEBUG_UI_REG_BASE      + 0x000000b4)
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_LOCKSTATUS_RMSK                             0xffffffff
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_LOCKSTATUS_IN          \
        in_dword_masked(HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_LOCKSTATUS_ADDR, HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_LOCKSTATUS_RMSK)
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_LOCKSTATUS_INM(m)      \
        in_dword_masked(HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_LOCKSTATUS_ADDR, m)
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_LOCKSTATUS_RFU_BMSK                         0xfffffff8
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_LOCKSTATUS_RFU_SHFT                                0x3
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_LOCKSTATUS_FIELD_8_BIT_LOCK_BMSK                   0x4
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_LOCKSTATUS_FIELD_8_BIT_LOCK_SHFT                   0x2
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_LOCKSTATUS_ACCESS_BMSK                             0x2
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_LOCKSTATUS_ACCESS_SHFT                             0x1
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_LOCKSTATUS_LOCK_CONTROL_BMSK                       0x1
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_LOCKSTATUS_LOCK_CONTROL_SHFT                       0x0

#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_AUTHSTATUS_ADDR                             (AJU_IMC_DEBUG_UI_CS_DEBUG_UI_REG_BASE      + 0x000000b8)
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_AUTHSTATUS_RMSK                             0xffffffff
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_AUTHSTATUS_IN          \
        in_dword_masked(HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_AUTHSTATUS_ADDR, HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_AUTHSTATUS_RMSK)
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_AUTHSTATUS_INM(m)      \
        in_dword_masked(HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_AUTHSTATUS_ADDR, m)
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_AUTHSTATUS_RFU_BMSK                         0xffffffff
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_AUTHSTATUS_RFU_SHFT                                0x0

#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_DEVICEID_ADDR                               (AJU_IMC_DEBUG_UI_CS_DEBUG_UI_REG_BASE      + 0x000000c8)
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_DEVICEID_RMSK                               0xffffffff
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_DEVICEID_IN          \
        in_dword_masked(HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_DEVICEID_ADDR, HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_DEVICEID_RMSK)
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_DEVICEID_INM(m)      \
        in_dword_masked(HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_DEVICEID_ADDR, m)
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_DEVICEID_RFU_BMSK                           0xffffff00
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_DEVICEID_RFU_SHFT                                  0x8
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_DEVICEID_DEVID_BMSK                               0xff
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_DEVICEID_DEVID_SHFT                                0x0

#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_DEVICETYPE_ADDR                             (AJU_IMC_DEBUG_UI_CS_DEBUG_UI_REG_BASE      + 0x000000cc)
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_DEVICETYPE_RMSK                             0xffffffff
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_DEVICETYPE_IN          \
        in_dword_masked(HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_DEVICETYPE_ADDR, HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_DEVICETYPE_RMSK)
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_DEVICETYPE_INM(m)      \
        in_dword_masked(HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_DEVICETYPE_ADDR, m)
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_DEVICETYPE_RFU_BMSK                         0xffffff00
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_DEVICETYPE_RFU_SHFT                                0x8
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_DEVICETYPE_SUBTYPE_BMSK                           0xf0
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_DEVICETYPE_SUBTYPE_SHFT                            0x4
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_DEVICETYPE_MAJTYPE_BMSK                            0xf
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_DEVICETYPE_MAJTYPE_SHFT                            0x0

#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_PERIPHID4_ADDR                              (AJU_IMC_DEBUG_UI_CS_DEBUG_UI_REG_BASE      + 0x000000d0)
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_PERIPHID4_RMSK                              0xffffffff
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_PERIPHID4_IN          \
        in_dword_masked(HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_PERIPHID4_ADDR, HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_PERIPHID4_RMSK)
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_PERIPHID4_INM(m)      \
        in_dword_masked(HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_PERIPHID4_ADDR, m)
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_PERIPHID4_RFU_BMSK                          0xffffff00
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_PERIPHID4_RFU_SHFT                                 0x8
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_PERIPHID4_FIELD_4KB_COUNT_BMSK                    0xf0
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_PERIPHID4_FIELD_4KB_COUNT_SHFT                     0x4
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_PERIPHID4_JEP106_CONTINUATION_BMSK                 0xf
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_PERIPHID4_JEP106_CONTINUATION_SHFT                 0x0

#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_PERIPHID5_ADDR                              (AJU_IMC_DEBUG_UI_CS_DEBUG_UI_REG_BASE      + 0x000000d4)
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_PERIPHID5_RMSK                              0xffffffff
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_PERIPHID5_IN          \
        in_dword_masked(HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_PERIPHID5_ADDR, HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_PERIPHID5_RMSK)
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_PERIPHID5_INM(m)      \
        in_dword_masked(HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_PERIPHID5_ADDR, m)
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_PERIPHID5_RFU_BMSK                          0xffffffff
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_PERIPHID5_RFU_SHFT                                 0x0

#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_PERIPHID6_ADDR                              (AJU_IMC_DEBUG_UI_CS_DEBUG_UI_REG_BASE      + 0x000000d8)
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_PERIPHID6_RMSK                              0xffffffff
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_PERIPHID6_IN          \
        in_dword_masked(HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_PERIPHID6_ADDR, HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_PERIPHID6_RMSK)
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_PERIPHID6_INM(m)      \
        in_dword_masked(HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_PERIPHID6_ADDR, m)
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_PERIPHID6_RFU_BMSK                          0xffffffff
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_PERIPHID6_RFU_SHFT                                 0x0

#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_PERIPHID7_ADDR                              (AJU_IMC_DEBUG_UI_CS_DEBUG_UI_REG_BASE      + 0x000000dc)
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_PERIPHID7_RMSK                              0xffffffff
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_PERIPHID7_IN          \
        in_dword_masked(HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_PERIPHID7_ADDR, HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_PERIPHID7_RMSK)
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_PERIPHID7_INM(m)      \
        in_dword_masked(HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_PERIPHID7_ADDR, m)
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_PERIPHID7_RFU_BMSK                          0xffffffff
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_PERIPHID7_RFU_SHFT                                 0x0

#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_PERIPHID0_ADDR                              (AJU_IMC_DEBUG_UI_CS_DEBUG_UI_REG_BASE      + 0x000000e0)
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_PERIPHID0_RMSK                              0xffffffff
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_PERIPHID0_IN          \
        in_dword_masked(HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_PERIPHID0_ADDR, HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_PERIPHID0_RMSK)
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_PERIPHID0_INM(m)      \
        in_dword_masked(HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_PERIPHID0_ADDR, m)
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_PERIPHID0_RFU_BMSK                          0xffffff00
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_PERIPHID0_RFU_SHFT                                 0x8
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_PERIPHID0_PARTNUM_BMSK                            0xff
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_PERIPHID0_PARTNUM_SHFT                             0x0

#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_PERIPHID1_ADDR                              (AJU_IMC_DEBUG_UI_CS_DEBUG_UI_REG_BASE      + 0x000000e4)
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_PERIPHID1_RMSK                              0xffffffff
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_PERIPHID1_IN          \
        in_dword_masked(HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_PERIPHID1_ADDR, HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_PERIPHID1_RMSK)
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_PERIPHID1_INM(m)      \
        in_dword_masked(HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_PERIPHID1_ADDR, m)
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_PERIPHID1_RFU_BMSK                          0xffffff00
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_PERIPHID1_RFU_SHFT                                 0x8
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_PERIPHID1_JEP106_IDENTITY_3_0_BMSK                0xf0
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_PERIPHID1_JEP106_IDENTITY_3_0_SHFT                 0x4
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_PERIPHID1_PARTNUM_BMSK                             0xf
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_PERIPHID1_PARTNUM_SHFT                             0x0

#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_PERIPHID2_ADDR                              (AJU_IMC_DEBUG_UI_CS_DEBUG_UI_REG_BASE      + 0x000000e8)
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_PERIPHID2_RMSK                              0xffffffff
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_PERIPHID2_IN          \
        in_dword_masked(HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_PERIPHID2_ADDR, HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_PERIPHID2_RMSK)
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_PERIPHID2_INM(m)      \
        in_dword_masked(HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_PERIPHID2_ADDR, m)
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_PERIPHID2_RFU_BMSK                          0xffffff00
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_PERIPHID2_RFU_SHFT                                 0x8
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_PERIPHID2_MAJREV_BMSK                             0xf0
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_PERIPHID2_MAJREV_SHFT                              0x4
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_PERIPHID2_JEDEC_BMSK                               0x8
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_PERIPHID2_JEDEC_SHFT                               0x3
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_PERIPHID2_JEP106_IDENTITY_6_4_BMSK                 0x7
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_PERIPHID2_JEP106_IDENTITY_6_4_SHFT                 0x0

#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_PERIPHID3_ADDR                              (AJU_IMC_DEBUG_UI_CS_DEBUG_UI_REG_BASE      + 0x000000ec)
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_PERIPHID3_RMSK                              0xffffffff
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_PERIPHID3_IN          \
        in_dword_masked(HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_PERIPHID3_ADDR, HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_PERIPHID3_RMSK)
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_PERIPHID3_INM(m)      \
        in_dword_masked(HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_PERIPHID3_ADDR, m)
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_PERIPHID3_RFU_BMSK                          0xffffff00
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_PERIPHID3_RFU_SHFT                                 0x8
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_PERIPHID3_REV_AND_BMSK                            0xf0
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_PERIPHID3_REV_AND_SHFT                             0x4
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_PERIPHID3_CUSTOMER_MODIFIED_BMSK                   0xf
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_PERIPHID3_CUSTOMER_MODIFIED_SHFT                   0x0

#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_COMPID0_ADDR                                (AJU_IMC_DEBUG_UI_CS_DEBUG_UI_REG_BASE      + 0x000000f0)
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_COMPID0_RMSK                                0xffffffff
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_COMPID0_IN          \
        in_dword_masked(HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_COMPID0_ADDR, HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_COMPID0_RMSK)
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_COMPID0_INM(m)      \
        in_dword_masked(HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_COMPID0_ADDR, m)
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_COMPID0_RFU_BMSK                            0xffffff00
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_COMPID0_RFU_SHFT                                   0x8
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_COMPID0_PREAMBLE_7_0_BMSK                         0xff
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_COMPID0_PREAMBLE_7_0_SHFT                          0x0

#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_COMPID1_ADDR                                (AJU_IMC_DEBUG_UI_CS_DEBUG_UI_REG_BASE      + 0x000000f4)
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_COMPID1_RMSK                                0xffffffff
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_COMPID1_IN          \
        in_dword_masked(HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_COMPID1_ADDR, HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_COMPID1_RMSK)
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_COMPID1_INM(m)      \
        in_dword_masked(HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_COMPID1_ADDR, m)
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_COMPID1_RFU_BMSK                            0xffffff00
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_COMPID1_RFU_SHFT                                   0x8
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_COMPID1_PREAMBLE_15_12_BMSK                       0xf0
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_COMPID1_PREAMBLE_15_12_SHFT                        0x4
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_COMPID1_PREAMBLE_11_8_BMSK                         0xf
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_COMPID1_PREAMBLE_11_8_SHFT                         0x0

#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_COMPID2_ADDR                                (AJU_IMC_DEBUG_UI_CS_DEBUG_UI_REG_BASE      + 0x000000f8)
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_COMPID2_RMSK                                0xffffffff
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_COMPID2_IN          \
        in_dword_masked(HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_COMPID2_ADDR, HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_COMPID2_RMSK)
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_COMPID2_INM(m)      \
        in_dword_masked(HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_COMPID2_ADDR, m)
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_COMPID2_RFU_BMSK                            0xffffff00
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_COMPID2_RFU_SHFT                                   0x8
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_COMPID2_PREAMBLE_23_16_BMSK                       0xff
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_COMPID2_PREAMBLE_23_16_SHFT                        0x0

#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_COMPID3_ADDR                                (AJU_IMC_DEBUG_UI_CS_DEBUG_UI_REG_BASE      + 0x000000fc)
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_COMPID3_RMSK                                0xffffffff
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_COMPID3_IN          \
        in_dword_masked(HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_COMPID3_ADDR, HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_COMPID3_RMSK)
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_COMPID3_INM(m)      \
        in_dword_masked(HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_COMPID3_ADDR, m)
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_COMPID3_RFU_BMSK                            0xffffff00
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_COMPID3_RFU_SHFT                                   0x8
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_COMPID3_PREAMBLE_31_24_BMSK                       0xff
#define HWIO_AJU_IMC_DEBUG_UI_CS_DEBUG_UI_COMPID3_PREAMBLE_31_24_SHFT                        0x0

/*----------------------------------------------------------------------------
 * MODULE: CTI4_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB
 *--------------------------------------------------------------------------*/

#define CTI4_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE (QDSS_AMBERWING_BASE      + 0x00140000)

#define HWIO_CTI4_CTICONTROL_ADDR                              (CTI4_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE      + 0x00000000)
#define HWIO_CTI4_CTICONTROL_RMSK                                     0x1
#define HWIO_CTI4_CTICONTROL_IN          \
        in_dword_masked(HWIO_CTI4_CTICONTROL_ADDR, HWIO_CTI4_CTICONTROL_RMSK)
#define HWIO_CTI4_CTICONTROL_INM(m)      \
        in_dword_masked(HWIO_CTI4_CTICONTROL_ADDR, m)
#define HWIO_CTI4_CTICONTROL_OUT(v)      \
        out_dword(HWIO_CTI4_CTICONTROL_ADDR,v)
#define HWIO_CTI4_CTICONTROL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CTI4_CTICONTROL_ADDR,m,v,HWIO_CTI4_CTICONTROL_IN)
#define HWIO_CTI4_CTICONTROL_GLBEN_BMSK                               0x1
#define HWIO_CTI4_CTICONTROL_GLBEN_SHFT                               0x0

#define HWIO_CTI4_CTIINTACK_ADDR                               (CTI4_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE      + 0x00000010)
#define HWIO_CTI4_CTIINTACK_RMSK                                     0xff
#define HWIO_CTI4_CTIINTACK_OUT(v)      \
        out_dword(HWIO_CTI4_CTIINTACK_ADDR,v)
#define HWIO_CTI4_CTIINTACK_INTACK_BMSK                              0xff
#define HWIO_CTI4_CTIINTACK_INTACK_SHFT                               0x0

#define HWIO_CTI4_CTIAPPSET_ADDR                               (CTI4_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE      + 0x00000014)
#define HWIO_CTI4_CTIAPPSET_RMSK                                     0xff
#define HWIO_CTI4_CTIAPPSET_OUT(v)      \
        out_dword(HWIO_CTI4_CTIAPPSET_ADDR,v)
#define HWIO_CTI4_CTIAPPSET_APPSET_BMSK                              0xff
#define HWIO_CTI4_CTIAPPSET_APPSET_SHFT                               0x0

#define HWIO_CTI4_CTIAPPCLEAR_ADDR                             (CTI4_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE      + 0x00000018)
#define HWIO_CTI4_CTIAPPCLEAR_RMSK                                   0xff
#define HWIO_CTI4_CTIAPPCLEAR_OUT(v)      \
        out_dword(HWIO_CTI4_CTIAPPCLEAR_ADDR,v)
#define HWIO_CTI4_CTIAPPCLEAR_APPCLEAR_BMSK                          0xff
#define HWIO_CTI4_CTIAPPCLEAR_APPCLEAR_SHFT                           0x0

#define HWIO_CTI4_CTIAPPPULSE_ADDR                             (CTI4_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE      + 0x0000001c)
#define HWIO_CTI4_CTIAPPPULSE_RMSK                                   0xff
#define HWIO_CTI4_CTIAPPPULSE_OUT(v)      \
        out_dword(HWIO_CTI4_CTIAPPPULSE_ADDR,v)
#define HWIO_CTI4_CTIAPPPULSE_APPULSE_BMSK                           0xff
#define HWIO_CTI4_CTIAPPPULSE_APPULSE_SHFT                            0x0

#define HWIO_CTI4_CTIINEN0_ADDR                                (CTI4_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE      + 0x00000020)
#define HWIO_CTI4_CTIINEN0_RMSK                                      0xff
#define HWIO_CTI4_CTIINEN0_IN          \
        in_dword_masked(HWIO_CTI4_CTIINEN0_ADDR, HWIO_CTI4_CTIINEN0_RMSK)
#define HWIO_CTI4_CTIINEN0_INM(m)      \
        in_dword_masked(HWIO_CTI4_CTIINEN0_ADDR, m)
#define HWIO_CTI4_CTIINEN0_OUT(v)      \
        out_dword(HWIO_CTI4_CTIINEN0_ADDR,v)
#define HWIO_CTI4_CTIINEN0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CTI4_CTIINEN0_ADDR,m,v,HWIO_CTI4_CTIINEN0_IN)
#define HWIO_CTI4_CTIINEN0_TRIGINEN_BMSK                             0xff
#define HWIO_CTI4_CTIINEN0_TRIGINEN_SHFT                              0x0

#define HWIO_CTI4_CTIINEN1_ADDR                                (CTI4_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE      + 0x00000024)
#define HWIO_CTI4_CTIINEN1_RMSK                                      0xff
#define HWIO_CTI4_CTIINEN1_IN          \
        in_dword_masked(HWIO_CTI4_CTIINEN1_ADDR, HWIO_CTI4_CTIINEN1_RMSK)
#define HWIO_CTI4_CTIINEN1_INM(m)      \
        in_dword_masked(HWIO_CTI4_CTIINEN1_ADDR, m)
#define HWIO_CTI4_CTIINEN1_OUT(v)      \
        out_dword(HWIO_CTI4_CTIINEN1_ADDR,v)
#define HWIO_CTI4_CTIINEN1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CTI4_CTIINEN1_ADDR,m,v,HWIO_CTI4_CTIINEN1_IN)
#define HWIO_CTI4_CTIINEN1_TRIGINEN_BMSK                             0xff
#define HWIO_CTI4_CTIINEN1_TRIGINEN_SHFT                              0x0

#define HWIO_CTI4_CTIINEN2_ADDR                                (CTI4_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE      + 0x00000028)
#define HWIO_CTI4_CTIINEN2_RMSK                                      0xff
#define HWIO_CTI4_CTIINEN2_IN          \
        in_dword_masked(HWIO_CTI4_CTIINEN2_ADDR, HWIO_CTI4_CTIINEN2_RMSK)
#define HWIO_CTI4_CTIINEN2_INM(m)      \
        in_dword_masked(HWIO_CTI4_CTIINEN2_ADDR, m)
#define HWIO_CTI4_CTIINEN2_OUT(v)      \
        out_dword(HWIO_CTI4_CTIINEN2_ADDR,v)
#define HWIO_CTI4_CTIINEN2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CTI4_CTIINEN2_ADDR,m,v,HWIO_CTI4_CTIINEN2_IN)
#define HWIO_CTI4_CTIINEN2_TRIGINEN_BMSK                             0xff
#define HWIO_CTI4_CTIINEN2_TRIGINEN_SHFT                              0x0

#define HWIO_CTI4_CTIINEN3_ADDR                                (CTI4_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE      + 0x0000002c)
#define HWIO_CTI4_CTIINEN3_RMSK                                      0xff
#define HWIO_CTI4_CTIINEN3_IN          \
        in_dword_masked(HWIO_CTI4_CTIINEN3_ADDR, HWIO_CTI4_CTIINEN3_RMSK)
#define HWIO_CTI4_CTIINEN3_INM(m)      \
        in_dword_masked(HWIO_CTI4_CTIINEN3_ADDR, m)
#define HWIO_CTI4_CTIINEN3_OUT(v)      \
        out_dword(HWIO_CTI4_CTIINEN3_ADDR,v)
#define HWIO_CTI4_CTIINEN3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CTI4_CTIINEN3_ADDR,m,v,HWIO_CTI4_CTIINEN3_IN)
#define HWIO_CTI4_CTIINEN3_TRIGINEN_BMSK                             0xff
#define HWIO_CTI4_CTIINEN3_TRIGINEN_SHFT                              0x0

#define HWIO_CTI4_CTIINEN4_ADDR                                (CTI4_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE      + 0x00000030)
#define HWIO_CTI4_CTIINEN4_RMSK                                      0xff
#define HWIO_CTI4_CTIINEN4_IN          \
        in_dword_masked(HWIO_CTI4_CTIINEN4_ADDR, HWIO_CTI4_CTIINEN4_RMSK)
#define HWIO_CTI4_CTIINEN4_INM(m)      \
        in_dword_masked(HWIO_CTI4_CTIINEN4_ADDR, m)
#define HWIO_CTI4_CTIINEN4_OUT(v)      \
        out_dword(HWIO_CTI4_CTIINEN4_ADDR,v)
#define HWIO_CTI4_CTIINEN4_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CTI4_CTIINEN4_ADDR,m,v,HWIO_CTI4_CTIINEN4_IN)
#define HWIO_CTI4_CTIINEN4_TRIGINEN_BMSK                             0xff
#define HWIO_CTI4_CTIINEN4_TRIGINEN_SHFT                              0x0

#define HWIO_CTI4_CTIINEN5_ADDR                                (CTI4_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE      + 0x00000034)
#define HWIO_CTI4_CTIINEN5_RMSK                                      0xff
#define HWIO_CTI4_CTIINEN5_IN          \
        in_dword_masked(HWIO_CTI4_CTIINEN5_ADDR, HWIO_CTI4_CTIINEN5_RMSK)
#define HWIO_CTI4_CTIINEN5_INM(m)      \
        in_dword_masked(HWIO_CTI4_CTIINEN5_ADDR, m)
#define HWIO_CTI4_CTIINEN5_OUT(v)      \
        out_dword(HWIO_CTI4_CTIINEN5_ADDR,v)
#define HWIO_CTI4_CTIINEN5_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CTI4_CTIINEN5_ADDR,m,v,HWIO_CTI4_CTIINEN5_IN)
#define HWIO_CTI4_CTIINEN5_TRIGINEN_BMSK                             0xff
#define HWIO_CTI4_CTIINEN5_TRIGINEN_SHFT                              0x0

#define HWIO_CTI4_CTIINEN6_ADDR                                (CTI4_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE      + 0x00000038)
#define HWIO_CTI4_CTIINEN6_RMSK                                      0xff
#define HWIO_CTI4_CTIINEN6_IN          \
        in_dword_masked(HWIO_CTI4_CTIINEN6_ADDR, HWIO_CTI4_CTIINEN6_RMSK)
#define HWIO_CTI4_CTIINEN6_INM(m)      \
        in_dword_masked(HWIO_CTI4_CTIINEN6_ADDR, m)
#define HWIO_CTI4_CTIINEN6_OUT(v)      \
        out_dword(HWIO_CTI4_CTIINEN6_ADDR,v)
#define HWIO_CTI4_CTIINEN6_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CTI4_CTIINEN6_ADDR,m,v,HWIO_CTI4_CTIINEN6_IN)
#define HWIO_CTI4_CTIINEN6_TRIGINEN_BMSK                             0xff
#define HWIO_CTI4_CTIINEN6_TRIGINEN_SHFT                              0x0

#define HWIO_CTI4_CTIINEN7_ADDR                                (CTI4_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE      + 0x0000003c)
#define HWIO_CTI4_CTIINEN7_RMSK                                      0xff
#define HWIO_CTI4_CTIINEN7_IN          \
        in_dword_masked(HWIO_CTI4_CTIINEN7_ADDR, HWIO_CTI4_CTIINEN7_RMSK)
#define HWIO_CTI4_CTIINEN7_INM(m)      \
        in_dword_masked(HWIO_CTI4_CTIINEN7_ADDR, m)
#define HWIO_CTI4_CTIINEN7_OUT(v)      \
        out_dword(HWIO_CTI4_CTIINEN7_ADDR,v)
#define HWIO_CTI4_CTIINEN7_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CTI4_CTIINEN7_ADDR,m,v,HWIO_CTI4_CTIINEN7_IN)
#define HWIO_CTI4_CTIINEN7_TRIGINEN_BMSK                             0xff
#define HWIO_CTI4_CTIINEN7_TRIGINEN_SHFT                              0x0

#define HWIO_CTI4_CTIOUTEN0_ADDR                               (CTI4_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE      + 0x000000a0)
#define HWIO_CTI4_CTIOUTEN0_RMSK                                     0xff
#define HWIO_CTI4_CTIOUTEN0_IN          \
        in_dword_masked(HWIO_CTI4_CTIOUTEN0_ADDR, HWIO_CTI4_CTIOUTEN0_RMSK)
#define HWIO_CTI4_CTIOUTEN0_INM(m)      \
        in_dword_masked(HWIO_CTI4_CTIOUTEN0_ADDR, m)
#define HWIO_CTI4_CTIOUTEN0_OUT(v)      \
        out_dword(HWIO_CTI4_CTIOUTEN0_ADDR,v)
#define HWIO_CTI4_CTIOUTEN0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CTI4_CTIOUTEN0_ADDR,m,v,HWIO_CTI4_CTIOUTEN0_IN)
#define HWIO_CTI4_CTIOUTEN0_TRIGOUTEN_BMSK                           0xff
#define HWIO_CTI4_CTIOUTEN0_TRIGOUTEN_SHFT                            0x0

#define HWIO_CTI4_CTIOUTEN1_ADDR                               (CTI4_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE      + 0x000000a4)
#define HWIO_CTI4_CTIOUTEN1_RMSK                                     0xff
#define HWIO_CTI4_CTIOUTEN1_IN          \
        in_dword_masked(HWIO_CTI4_CTIOUTEN1_ADDR, HWIO_CTI4_CTIOUTEN1_RMSK)
#define HWIO_CTI4_CTIOUTEN1_INM(m)      \
        in_dword_masked(HWIO_CTI4_CTIOUTEN1_ADDR, m)
#define HWIO_CTI4_CTIOUTEN1_OUT(v)      \
        out_dword(HWIO_CTI4_CTIOUTEN1_ADDR,v)
#define HWIO_CTI4_CTIOUTEN1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CTI4_CTIOUTEN1_ADDR,m,v,HWIO_CTI4_CTIOUTEN1_IN)
#define HWIO_CTI4_CTIOUTEN1_TRIGOUTEN_BMSK                           0xff
#define HWIO_CTI4_CTIOUTEN1_TRIGOUTEN_SHFT                            0x0

#define HWIO_CTI4_CTIOUTEN2_ADDR                               (CTI4_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE      + 0x000000a8)
#define HWIO_CTI4_CTIOUTEN2_RMSK                                     0xff
#define HWIO_CTI4_CTIOUTEN2_IN          \
        in_dword_masked(HWIO_CTI4_CTIOUTEN2_ADDR, HWIO_CTI4_CTIOUTEN2_RMSK)
#define HWIO_CTI4_CTIOUTEN2_INM(m)      \
        in_dword_masked(HWIO_CTI4_CTIOUTEN2_ADDR, m)
#define HWIO_CTI4_CTIOUTEN2_OUT(v)      \
        out_dword(HWIO_CTI4_CTIOUTEN2_ADDR,v)
#define HWIO_CTI4_CTIOUTEN2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CTI4_CTIOUTEN2_ADDR,m,v,HWIO_CTI4_CTIOUTEN2_IN)
#define HWIO_CTI4_CTIOUTEN2_TRIGOUTEN_BMSK                           0xff
#define HWIO_CTI4_CTIOUTEN2_TRIGOUTEN_SHFT                            0x0

#define HWIO_CTI4_CTIOUTEN3_ADDR                               (CTI4_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE      + 0x000000ac)
#define HWIO_CTI4_CTIOUTEN3_RMSK                                     0xff
#define HWIO_CTI4_CTIOUTEN3_IN          \
        in_dword_masked(HWIO_CTI4_CTIOUTEN3_ADDR, HWIO_CTI4_CTIOUTEN3_RMSK)
#define HWIO_CTI4_CTIOUTEN3_INM(m)      \
        in_dword_masked(HWIO_CTI4_CTIOUTEN3_ADDR, m)
#define HWIO_CTI4_CTIOUTEN3_OUT(v)      \
        out_dword(HWIO_CTI4_CTIOUTEN3_ADDR,v)
#define HWIO_CTI4_CTIOUTEN3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CTI4_CTIOUTEN3_ADDR,m,v,HWIO_CTI4_CTIOUTEN3_IN)
#define HWIO_CTI4_CTIOUTEN3_TRIGOUTEN_BMSK                           0xff
#define HWIO_CTI4_CTIOUTEN3_TRIGOUTEN_SHFT                            0x0

#define HWIO_CTI4_CTIOUTEN4_ADDR                               (CTI4_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE      + 0x000000b0)
#define HWIO_CTI4_CTIOUTEN4_RMSK                                     0xff
#define HWIO_CTI4_CTIOUTEN4_IN          \
        in_dword_masked(HWIO_CTI4_CTIOUTEN4_ADDR, HWIO_CTI4_CTIOUTEN4_RMSK)
#define HWIO_CTI4_CTIOUTEN4_INM(m)      \
        in_dword_masked(HWIO_CTI4_CTIOUTEN4_ADDR, m)
#define HWIO_CTI4_CTIOUTEN4_OUT(v)      \
        out_dword(HWIO_CTI4_CTIOUTEN4_ADDR,v)
#define HWIO_CTI4_CTIOUTEN4_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CTI4_CTIOUTEN4_ADDR,m,v,HWIO_CTI4_CTIOUTEN4_IN)
#define HWIO_CTI4_CTIOUTEN4_TRIGOUTEN_BMSK                           0xff
#define HWIO_CTI4_CTIOUTEN4_TRIGOUTEN_SHFT                            0x0

#define HWIO_CTI4_CTIOUTEN5_ADDR                               (CTI4_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE      + 0x000000b4)
#define HWIO_CTI4_CTIOUTEN5_RMSK                                     0xff
#define HWIO_CTI4_CTIOUTEN5_IN          \
        in_dword_masked(HWIO_CTI4_CTIOUTEN5_ADDR, HWIO_CTI4_CTIOUTEN5_RMSK)
#define HWIO_CTI4_CTIOUTEN5_INM(m)      \
        in_dword_masked(HWIO_CTI4_CTIOUTEN5_ADDR, m)
#define HWIO_CTI4_CTIOUTEN5_OUT(v)      \
        out_dword(HWIO_CTI4_CTIOUTEN5_ADDR,v)
#define HWIO_CTI4_CTIOUTEN5_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CTI4_CTIOUTEN5_ADDR,m,v,HWIO_CTI4_CTIOUTEN5_IN)
#define HWIO_CTI4_CTIOUTEN5_TRIGOUTEN_BMSK                           0xff
#define HWIO_CTI4_CTIOUTEN5_TRIGOUTEN_SHFT                            0x0

#define HWIO_CTI4_CTIOUTEN6_ADDR                               (CTI4_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE      + 0x000000b8)
#define HWIO_CTI4_CTIOUTEN6_RMSK                                     0xff
#define HWIO_CTI4_CTIOUTEN6_IN          \
        in_dword_masked(HWIO_CTI4_CTIOUTEN6_ADDR, HWIO_CTI4_CTIOUTEN6_RMSK)
#define HWIO_CTI4_CTIOUTEN6_INM(m)      \
        in_dword_masked(HWIO_CTI4_CTIOUTEN6_ADDR, m)
#define HWIO_CTI4_CTIOUTEN6_OUT(v)      \
        out_dword(HWIO_CTI4_CTIOUTEN6_ADDR,v)
#define HWIO_CTI4_CTIOUTEN6_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CTI4_CTIOUTEN6_ADDR,m,v,HWIO_CTI4_CTIOUTEN6_IN)
#define HWIO_CTI4_CTIOUTEN6_TRIGOUTEN_BMSK                           0xff
#define HWIO_CTI4_CTIOUTEN6_TRIGOUTEN_SHFT                            0x0

#define HWIO_CTI4_CTIOUTEN7_ADDR                               (CTI4_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE      + 0x000000bc)
#define HWIO_CTI4_CTIOUTEN7_RMSK                                     0xff
#define HWIO_CTI4_CTIOUTEN7_IN          \
        in_dword_masked(HWIO_CTI4_CTIOUTEN7_ADDR, HWIO_CTI4_CTIOUTEN7_RMSK)
#define HWIO_CTI4_CTIOUTEN7_INM(m)      \
        in_dword_masked(HWIO_CTI4_CTIOUTEN7_ADDR, m)
#define HWIO_CTI4_CTIOUTEN7_OUT(v)      \
        out_dword(HWIO_CTI4_CTIOUTEN7_ADDR,v)
#define HWIO_CTI4_CTIOUTEN7_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CTI4_CTIOUTEN7_ADDR,m,v,HWIO_CTI4_CTIOUTEN7_IN)
#define HWIO_CTI4_CTIOUTEN7_TRIGOUTEN_BMSK                           0xff
#define HWIO_CTI4_CTIOUTEN7_TRIGOUTEN_SHFT                            0x0

#define HWIO_CTI4_CTITRIGINSTATUS_ADDR                         (CTI4_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE      + 0x00000130)
#define HWIO_CTI4_CTITRIGINSTATUS_RMSK                               0xff
#define HWIO_CTI4_CTITRIGINSTATUS_IN          \
        in_dword_masked(HWIO_CTI4_CTITRIGINSTATUS_ADDR, HWIO_CTI4_CTITRIGINSTATUS_RMSK)
#define HWIO_CTI4_CTITRIGINSTATUS_INM(m)      \
        in_dword_masked(HWIO_CTI4_CTITRIGINSTATUS_ADDR, m)
#define HWIO_CTI4_CTITRIGINSTATUS_TRIGINSTATUS_BMSK                  0xff
#define HWIO_CTI4_CTITRIGINSTATUS_TRIGINSTATUS_SHFT                   0x0

#define HWIO_CTI4_CTITRIGOUTSTATUS_ADDR                        (CTI4_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE      + 0x00000134)
#define HWIO_CTI4_CTITRIGOUTSTATUS_RMSK                              0xff
#define HWIO_CTI4_CTITRIGOUTSTATUS_IN          \
        in_dword_masked(HWIO_CTI4_CTITRIGOUTSTATUS_ADDR, HWIO_CTI4_CTITRIGOUTSTATUS_RMSK)
#define HWIO_CTI4_CTITRIGOUTSTATUS_INM(m)      \
        in_dword_masked(HWIO_CTI4_CTITRIGOUTSTATUS_ADDR, m)
#define HWIO_CTI4_CTITRIGOUTSTATUS_TRIGOUTSTATUS_BMSK                0xff
#define HWIO_CTI4_CTITRIGOUTSTATUS_TRIGOUTSTATUS_SHFT                 0x0

#define HWIO_CTI4_CTICHINSTATUS_ADDR                           (CTI4_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE      + 0x00000138)
#define HWIO_CTI4_CTICHINSTATUS_RMSK                                 0xff
#define HWIO_CTI4_CTICHINSTATUS_IN          \
        in_dword_masked(HWIO_CTI4_CTICHINSTATUS_ADDR, HWIO_CTI4_CTICHINSTATUS_RMSK)
#define HWIO_CTI4_CTICHINSTATUS_INM(m)      \
        in_dword_masked(HWIO_CTI4_CTICHINSTATUS_ADDR, m)
#define HWIO_CTI4_CTICHINSTATUS_CTICHINSTATUS_BMSK                   0xff
#define HWIO_CTI4_CTICHINSTATUS_CTICHINSTATUS_SHFT                    0x0

#define HWIO_CTI4_CTICHOUTSTATUS_ADDR                          (CTI4_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE      + 0x0000013c)
#define HWIO_CTI4_CTICHOUTSTATUS_RMSK                                0xff
#define HWIO_CTI4_CTICHOUTSTATUS_IN          \
        in_dword_masked(HWIO_CTI4_CTICHOUTSTATUS_ADDR, HWIO_CTI4_CTICHOUTSTATUS_RMSK)
#define HWIO_CTI4_CTICHOUTSTATUS_INM(m)      \
        in_dword_masked(HWIO_CTI4_CTICHOUTSTATUS_ADDR, m)
#define HWIO_CTI4_CTICHOUTSTATUS_CTICHOUTSTATUS_BMSK                 0xff
#define HWIO_CTI4_CTICHOUTSTATUS_CTICHOUTSTATUS_SHFT                  0x0

#define HWIO_CTI4_CTIGATE_ADDR                                 (CTI4_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE      + 0x00000140)
#define HWIO_CTI4_CTIGATE_RMSK                                       0xff
#define HWIO_CTI4_CTIGATE_IN          \
        in_dword_masked(HWIO_CTI4_CTIGATE_ADDR, HWIO_CTI4_CTIGATE_RMSK)
#define HWIO_CTI4_CTIGATE_INM(m)      \
        in_dword_masked(HWIO_CTI4_CTIGATE_ADDR, m)
#define HWIO_CTI4_CTIGATE_OUT(v)      \
        out_dword(HWIO_CTI4_CTIGATE_ADDR,v)
#define HWIO_CTI4_CTIGATE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CTI4_CTIGATE_ADDR,m,v,HWIO_CTI4_CTIGATE_IN)
#define HWIO_CTI4_CTIGATE_CTIGATEEN7_BMSK                            0x80
#define HWIO_CTI4_CTIGATE_CTIGATEEN7_SHFT                             0x7
#define HWIO_CTI4_CTIGATE_CTIGATEEN6_BMSK                            0x40
#define HWIO_CTI4_CTIGATE_CTIGATEEN6_SHFT                             0x6
#define HWIO_CTI4_CTIGATE_CTIGATEEN5_BMSK                            0x20
#define HWIO_CTI4_CTIGATE_CTIGATEEN5_SHFT                             0x5
#define HWIO_CTI4_CTIGATE_CTIGATEEN4_BMSK                            0x10
#define HWIO_CTI4_CTIGATE_CTIGATEEN4_SHFT                             0x4
#define HWIO_CTI4_CTIGATE_CTIGATEEN3_BMSK                             0x8
#define HWIO_CTI4_CTIGATE_CTIGATEEN3_SHFT                             0x3
#define HWIO_CTI4_CTIGATE_CTIGATEEN2_BMSK                             0x4
#define HWIO_CTI4_CTIGATE_CTIGATEEN2_SHFT                             0x2
#define HWIO_CTI4_CTIGATE_CTIGATEEN1_BMSK                             0x2
#define HWIO_CTI4_CTIGATE_CTIGATEEN1_SHFT                             0x1
#define HWIO_CTI4_CTIGATE_CTIGATEEN0_BMSK                             0x1
#define HWIO_CTI4_CTIGATE_CTIGATEEN0_SHFT                             0x0

#define HWIO_CTI4_ASICCTL_ADDR                                 (CTI4_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE      + 0x00000144)
#define HWIO_CTI4_ASICCTL_RMSK                                 0xffffffff
#define HWIO_CTI4_ASICCTL_IN          \
        in_dword_masked(HWIO_CTI4_ASICCTL_ADDR, HWIO_CTI4_ASICCTL_RMSK)
#define HWIO_CTI4_ASICCTL_INM(m)      \
        in_dword_masked(HWIO_CTI4_ASICCTL_ADDR, m)
#define HWIO_CTI4_ASICCTL_OUT(v)      \
        out_dword(HWIO_CTI4_ASICCTL_ADDR,v)
#define HWIO_CTI4_ASICCTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CTI4_ASICCTL_ADDR,m,v,HWIO_CTI4_ASICCTL_IN)
#define HWIO_CTI4_ASICCTL_ASICCTL_BMSK                         0xffffffff
#define HWIO_CTI4_ASICCTL_ASICCTL_SHFT                                0x0

#define HWIO_CTI4_ITCHINACK_ADDR                               (CTI4_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE      + 0x00000edc)
#define HWIO_CTI4_ITCHINACK_RMSK                                     0xff
#define HWIO_CTI4_ITCHINACK_OUT(v)      \
        out_dword(HWIO_CTI4_ITCHINACK_ADDR,v)
#define HWIO_CTI4_ITCHINACK_CTCHINACK_BMSK                           0xff
#define HWIO_CTI4_ITCHINACK_CTCHINACK_SHFT                            0x0

#define HWIO_CTI4_ITTRIGINACK_ADDR                             (CTI4_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE      + 0x00000ee0)
#define HWIO_CTI4_ITTRIGINACK_RMSK                                   0xff
#define HWIO_CTI4_ITTRIGINACK_OUT(v)      \
        out_dword(HWIO_CTI4_ITTRIGINACK_ADDR,v)
#define HWIO_CTI4_ITTRIGINACK_CTTRIGINACK_BMSK                       0xff
#define HWIO_CTI4_ITTRIGINACK_CTTRIGINACK_SHFT                        0x0

#define HWIO_CTI4_ITCHOUT_ADDR                                 (CTI4_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE      + 0x00000ee4)
#define HWIO_CTI4_ITCHOUT_RMSK                                       0xff
#define HWIO_CTI4_ITCHOUT_OUT(v)      \
        out_dword(HWIO_CTI4_ITCHOUT_ADDR,v)
#define HWIO_CTI4_ITCHOUT_CTCHOUT_BMSK                               0xff
#define HWIO_CTI4_ITCHOUT_CTCHOUT_SHFT                                0x0

#define HWIO_CTI4_ITTRIGOUT_ADDR                               (CTI4_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE      + 0x00000ee8)
#define HWIO_CTI4_ITTRIGOUT_RMSK                                     0xff
#define HWIO_CTI4_ITTRIGOUT_OUT(v)      \
        out_dword(HWIO_CTI4_ITTRIGOUT_ADDR,v)
#define HWIO_CTI4_ITTRIGOUT_CTTRIGOUT_BMSK                           0xff
#define HWIO_CTI4_ITTRIGOUT_CTTRIGOUT_SHFT                            0x0

#define HWIO_CTI4_ITCHOUTACK_ADDR                              (CTI4_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE      + 0x00000eec)
#define HWIO_CTI4_ITCHOUTACK_RMSK                                    0xff
#define HWIO_CTI4_ITCHOUTACK_IN          \
        in_dword_masked(HWIO_CTI4_ITCHOUTACK_ADDR, HWIO_CTI4_ITCHOUTACK_RMSK)
#define HWIO_CTI4_ITCHOUTACK_INM(m)      \
        in_dword_masked(HWIO_CTI4_ITCHOUTACK_ADDR, m)
#define HWIO_CTI4_ITCHOUTACK_CTCHOUTACK_BMSK                         0xff
#define HWIO_CTI4_ITCHOUTACK_CTCHOUTACK_SHFT                          0x0

#define HWIO_CTI4_ITTRIGOUTACK_ADDR                            (CTI4_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE      + 0x00000ef0)
#define HWIO_CTI4_ITTRIGOUTACK_RMSK                                  0xff
#define HWIO_CTI4_ITTRIGOUTACK_IN          \
        in_dword_masked(HWIO_CTI4_ITTRIGOUTACK_ADDR, HWIO_CTI4_ITTRIGOUTACK_RMSK)
#define HWIO_CTI4_ITTRIGOUTACK_INM(m)      \
        in_dword_masked(HWIO_CTI4_ITTRIGOUTACK_ADDR, m)
#define HWIO_CTI4_ITTRIGOUTACK_CTTRIGOUTACK_BMSK                     0xff
#define HWIO_CTI4_ITTRIGOUTACK_CTTRIGOUTACK_SHFT                      0x0

#define HWIO_CTI4_ITCHIN_ADDR                                  (CTI4_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE      + 0x00000ef4)
#define HWIO_CTI4_ITCHIN_RMSK                                        0xff
#define HWIO_CTI4_ITCHIN_IN          \
        in_dword_masked(HWIO_CTI4_ITCHIN_ADDR, HWIO_CTI4_ITCHIN_RMSK)
#define HWIO_CTI4_ITCHIN_INM(m)      \
        in_dword_masked(HWIO_CTI4_ITCHIN_ADDR, m)
#define HWIO_CTI4_ITCHIN_CTCHIN_BMSK                                 0xff
#define HWIO_CTI4_ITCHIN_CTCHIN_SHFT                                  0x0

#define HWIO_CTI4_ITTRIGIN_ADDR                                (CTI4_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE      + 0x00000ef8)
#define HWIO_CTI4_ITTRIGIN_RMSK                                      0xff
#define HWIO_CTI4_ITTRIGIN_IN          \
        in_dword_masked(HWIO_CTI4_ITTRIGIN_ADDR, HWIO_CTI4_ITTRIGIN_RMSK)
#define HWIO_CTI4_ITTRIGIN_INM(m)      \
        in_dword_masked(HWIO_CTI4_ITTRIGIN_ADDR, m)
#define HWIO_CTI4_ITTRIGIN_CTTRIGIN_BMSK                             0xff
#define HWIO_CTI4_ITTRIGIN_CTTRIGIN_SHFT                              0x0

#define HWIO_CTI4_ITCTRL_ADDR                                  (CTI4_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE      + 0x00000f00)
#define HWIO_CTI4_ITCTRL_RMSK                                         0x1
#define HWIO_CTI4_ITCTRL_IN          \
        in_dword_masked(HWIO_CTI4_ITCTRL_ADDR, HWIO_CTI4_ITCTRL_RMSK)
#define HWIO_CTI4_ITCTRL_INM(m)      \
        in_dword_masked(HWIO_CTI4_ITCTRL_ADDR, m)
#define HWIO_CTI4_ITCTRL_OUT(v)      \
        out_dword(HWIO_CTI4_ITCTRL_ADDR,v)
#define HWIO_CTI4_ITCTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CTI4_ITCTRL_ADDR,m,v,HWIO_CTI4_ITCTRL_IN)
#define HWIO_CTI4_ITCTRL_INTEGRATION_MODE_BMSK                        0x1
#define HWIO_CTI4_ITCTRL_INTEGRATION_MODE_SHFT                        0x0

#define HWIO_CTI4_CLAIMSET_ADDR                                (CTI4_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE      + 0x00000fa0)
#define HWIO_CTI4_CLAIMSET_RMSK                                       0xf
#define HWIO_CTI4_CLAIMSET_IN          \
        in_dword_masked(HWIO_CTI4_CLAIMSET_ADDR, HWIO_CTI4_CLAIMSET_RMSK)
#define HWIO_CTI4_CLAIMSET_INM(m)      \
        in_dword_masked(HWIO_CTI4_CLAIMSET_ADDR, m)
#define HWIO_CTI4_CLAIMSET_OUT(v)      \
        out_dword(HWIO_CTI4_CLAIMSET_ADDR,v)
#define HWIO_CTI4_CLAIMSET_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CTI4_CLAIMSET_ADDR,m,v,HWIO_CTI4_CLAIMSET_IN)
#define HWIO_CTI4_CLAIMSET_CLAIMSET_BMSK                              0xf
#define HWIO_CTI4_CLAIMSET_CLAIMSET_SHFT                              0x0

#define HWIO_CTI4_CLAIMCLR_ADDR                                (CTI4_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE      + 0x00000fa4)
#define HWIO_CTI4_CLAIMCLR_RMSK                                       0xf
#define HWIO_CTI4_CLAIMCLR_IN          \
        in_dword_masked(HWIO_CTI4_CLAIMCLR_ADDR, HWIO_CTI4_CLAIMCLR_RMSK)
#define HWIO_CTI4_CLAIMCLR_INM(m)      \
        in_dword_masked(HWIO_CTI4_CLAIMCLR_ADDR, m)
#define HWIO_CTI4_CLAIMCLR_OUT(v)      \
        out_dword(HWIO_CTI4_CLAIMCLR_ADDR,v)
#define HWIO_CTI4_CLAIMCLR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CTI4_CLAIMCLR_ADDR,m,v,HWIO_CTI4_CLAIMCLR_IN)
#define HWIO_CTI4_CLAIMCLR_CLAIMCLR_BMSK                              0xf
#define HWIO_CTI4_CLAIMCLR_CLAIMCLR_SHFT                              0x0

#define HWIO_CTI4_DEVAFF0_ADDR                                 (CTI4_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE      + 0x00000fa8)
#define HWIO_CTI4_DEVAFF0_RMSK                                 0xffffffff
#define HWIO_CTI4_DEVAFF0_IN          \
        in_dword_masked(HWIO_CTI4_DEVAFF0_ADDR, HWIO_CTI4_DEVAFF0_RMSK)
#define HWIO_CTI4_DEVAFF0_INM(m)      \
        in_dword_masked(HWIO_CTI4_DEVAFF0_ADDR, m)
#define HWIO_CTI4_DEVAFF0_VAL_BMSK                             0xffffffff
#define HWIO_CTI4_DEVAFF0_VAL_SHFT                                    0x0

#define HWIO_CTI4_DEVAFF1_ADDR                                 (CTI4_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE      + 0x00000fac)
#define HWIO_CTI4_DEVAFF1_RMSK                                 0xffffffff
#define HWIO_CTI4_DEVAFF1_IN          \
        in_dword_masked(HWIO_CTI4_DEVAFF1_ADDR, HWIO_CTI4_DEVAFF1_RMSK)
#define HWIO_CTI4_DEVAFF1_INM(m)      \
        in_dword_masked(HWIO_CTI4_DEVAFF1_ADDR, m)
#define HWIO_CTI4_DEVAFF1_VAL_BMSK                             0xffffffff
#define HWIO_CTI4_DEVAFF1_VAL_SHFT                                    0x0

#define HWIO_CTI4_LAR_ADDR                                     (CTI4_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE      + 0x00000fb0)
#define HWIO_CTI4_LAR_RMSK                                     0xffffffff
#define HWIO_CTI4_LAR_OUT(v)      \
        out_dword(HWIO_CTI4_LAR_ADDR,v)
#define HWIO_CTI4_LAR_ACCESS_W_BMSK                            0xffffffff
#define HWIO_CTI4_LAR_ACCESS_W_SHFT                                   0x0

#define HWIO_CTI4_LSR_ADDR                                     (CTI4_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE      + 0x00000fb4)
#define HWIO_CTI4_LSR_RMSK                                            0x7
#define HWIO_CTI4_LSR_IN          \
        in_dword_masked(HWIO_CTI4_LSR_ADDR, HWIO_CTI4_LSR_RMSK)
#define HWIO_CTI4_LSR_INM(m)      \
        in_dword_masked(HWIO_CTI4_LSR_ADDR, m)
#define HWIO_CTI4_LSR_NTT_BMSK                                        0x4
#define HWIO_CTI4_LSR_NTT_SHFT                                        0x2
#define HWIO_CTI4_LSR_SLK_BMSK                                        0x2
#define HWIO_CTI4_LSR_SLK_SHFT                                        0x1
#define HWIO_CTI4_LSR_SLI_BMSK                                        0x1
#define HWIO_CTI4_LSR_SLI_SHFT                                        0x0

#define HWIO_CTI4_AUTHSTATUS_ADDR                              (CTI4_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE      + 0x00000fb8)
#define HWIO_CTI4_AUTHSTATUS_RMSK                                    0xff
#define HWIO_CTI4_AUTHSTATUS_IN          \
        in_dword_masked(HWIO_CTI4_AUTHSTATUS_ADDR, HWIO_CTI4_AUTHSTATUS_RMSK)
#define HWIO_CTI4_AUTHSTATUS_INM(m)      \
        in_dword_masked(HWIO_CTI4_AUTHSTATUS_ADDR, m)
#define HWIO_CTI4_AUTHSTATUS_SNID_BMSK                               0xc0
#define HWIO_CTI4_AUTHSTATUS_SNID_SHFT                                0x6
#define HWIO_CTI4_AUTHSTATUS_SID_BMSK                                0x30
#define HWIO_CTI4_AUTHSTATUS_SID_SHFT                                 0x4
#define HWIO_CTI4_AUTHSTATUS_NSNID_BMSK                               0xc
#define HWIO_CTI4_AUTHSTATUS_NSNID_SHFT                               0x2
#define HWIO_CTI4_AUTHSTATUS_NSID_BMSK                                0x3
#define HWIO_CTI4_AUTHSTATUS_NSID_SHFT                                0x0

#define HWIO_CTI4_DEVARCH_ADDR                                 (CTI4_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE      + 0x00000fbc)
#define HWIO_CTI4_DEVARCH_RMSK                                 0xffffffff
#define HWIO_CTI4_DEVARCH_IN          \
        in_dword_masked(HWIO_CTI4_DEVARCH_ADDR, HWIO_CTI4_DEVARCH_RMSK)
#define HWIO_CTI4_DEVARCH_INM(m)      \
        in_dword_masked(HWIO_CTI4_DEVARCH_ADDR, m)
#define HWIO_CTI4_DEVARCH_ARCHITECT_BMSK                       0xffe00000
#define HWIO_CTI4_DEVARCH_ARCHITECT_SHFT                             0x15
#define HWIO_CTI4_DEVARCH_PRESENT_BMSK                           0x100000
#define HWIO_CTI4_DEVARCH_PRESENT_SHFT                               0x14
#define HWIO_CTI4_DEVARCH_REVISION_BMSK                           0xf0000
#define HWIO_CTI4_DEVARCH_REVISION_SHFT                              0x10
#define HWIO_CTI4_DEVARCH_ARCHID_BMSK                              0xffff
#define HWIO_CTI4_DEVARCH_ARCHID_SHFT                                 0x0

#define HWIO_CTI4_DEVID2_ADDR                                  (CTI4_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE      + 0x00000fc0)
#define HWIO_CTI4_DEVID2_RMSK                                         0x1
#define HWIO_CTI4_DEVID2_IN          \
        in_dword_masked(HWIO_CTI4_DEVID2_ADDR, HWIO_CTI4_DEVID2_RMSK)
#define HWIO_CTI4_DEVID2_INM(m)      \
        in_dword_masked(HWIO_CTI4_DEVID2_ADDR, m)
#define HWIO_CTI4_DEVID2_IMPLDEF_BMSK                                 0x1
#define HWIO_CTI4_DEVID2_IMPLDEF_SHFT                                 0x0

#define HWIO_CTI4_DEVID1_ADDR                                  (CTI4_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE      + 0x00000fc4)
#define HWIO_CTI4_DEVID1_RMSK                                         0x1
#define HWIO_CTI4_DEVID1_IN          \
        in_dword_masked(HWIO_CTI4_DEVID1_ADDR, HWIO_CTI4_DEVID1_RMSK)
#define HWIO_CTI4_DEVID1_INM(m)      \
        in_dword_masked(HWIO_CTI4_DEVID1_ADDR, m)
#define HWIO_CTI4_DEVID1_IMPLDEF_BMSK                                 0x1
#define HWIO_CTI4_DEVID1_IMPLDEF_SHFT                                 0x0

#define HWIO_CTI4_DEVID_ADDR                                   (CTI4_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE      + 0x00000fc8)
#define HWIO_CTI4_DEVID_RMSK                                     0x3fff1f
#define HWIO_CTI4_DEVID_IN          \
        in_dword_masked(HWIO_CTI4_DEVID_ADDR, HWIO_CTI4_DEVID_RMSK)
#define HWIO_CTI4_DEVID_INM(m)      \
        in_dword_masked(HWIO_CTI4_DEVID_ADDR, m)
#define HWIO_CTI4_DEVID_NUMCH_BMSK                               0x3f0000
#define HWIO_CTI4_DEVID_NUMCH_SHFT                                   0x10
#define HWIO_CTI4_DEVID_NUMTRIG_BMSK                               0xff00
#define HWIO_CTI4_DEVID_NUMTRIG_SHFT                                  0x8
#define HWIO_CTI4_DEVID_EXTMUXNUM_BMSK                               0x1f
#define HWIO_CTI4_DEVID_EXTMUXNUM_SHFT                                0x0

#define HWIO_CTI4_DEVTYPE_ADDR                                 (CTI4_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE      + 0x00000fcc)
#define HWIO_CTI4_DEVTYPE_RMSK                                       0xff
#define HWIO_CTI4_DEVTYPE_IN          \
        in_dword_masked(HWIO_CTI4_DEVTYPE_ADDR, HWIO_CTI4_DEVTYPE_RMSK)
#define HWIO_CTI4_DEVTYPE_INM(m)      \
        in_dword_masked(HWIO_CTI4_DEVTYPE_ADDR, m)
#define HWIO_CTI4_DEVTYPE_SUB_TYPE_BMSK                              0xf0
#define HWIO_CTI4_DEVTYPE_SUB_TYPE_SHFT                               0x4
#define HWIO_CTI4_DEVTYPE_MAJOR_TYPE_BMSK                             0xf
#define HWIO_CTI4_DEVTYPE_MAJOR_TYPE_SHFT                             0x0

#define HWIO_CTI4_PIDR0_ADDR                                   (CTI4_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE      + 0x00000fe0)
#define HWIO_CTI4_PIDR0_RMSK                                         0xff
#define HWIO_CTI4_PIDR0_IN          \
        in_dword_masked(HWIO_CTI4_PIDR0_ADDR, HWIO_CTI4_PIDR0_RMSK)
#define HWIO_CTI4_PIDR0_INM(m)      \
        in_dword_masked(HWIO_CTI4_PIDR0_ADDR, m)
#define HWIO_CTI4_PIDR0_PART_0_BMSK                                  0xff
#define HWIO_CTI4_PIDR0_PART_0_SHFT                                   0x0

#define HWIO_CTI4_PIDR1_ADDR                                   (CTI4_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE      + 0x00000fe4)
#define HWIO_CTI4_PIDR1_RMSK                                         0xff
#define HWIO_CTI4_PIDR1_IN          \
        in_dword_masked(HWIO_CTI4_PIDR1_ADDR, HWIO_CTI4_PIDR1_RMSK)
#define HWIO_CTI4_PIDR1_INM(m)      \
        in_dword_masked(HWIO_CTI4_PIDR1_ADDR, m)
#define HWIO_CTI4_PIDR1_DES_0_BMSK                                   0xf0
#define HWIO_CTI4_PIDR1_DES_0_SHFT                                    0x4
#define HWIO_CTI4_PIDR1_PART_1_BMSK                                   0xf
#define HWIO_CTI4_PIDR1_PART_1_SHFT                                   0x0

#define HWIO_CTI4_PIDR2_ADDR                                   (CTI4_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE      + 0x00000fe8)
#define HWIO_CTI4_PIDR2_RMSK                                         0xff
#define HWIO_CTI4_PIDR2_IN          \
        in_dword_masked(HWIO_CTI4_PIDR2_ADDR, HWIO_CTI4_PIDR2_RMSK)
#define HWIO_CTI4_PIDR2_INM(m)      \
        in_dword_masked(HWIO_CTI4_PIDR2_ADDR, m)
#define HWIO_CTI4_PIDR2_REVISION_BMSK                                0xf0
#define HWIO_CTI4_PIDR2_REVISION_SHFT                                 0x4
#define HWIO_CTI4_PIDR2_JEDEC_BMSK                                    0x8
#define HWIO_CTI4_PIDR2_JEDEC_SHFT                                    0x3
#define HWIO_CTI4_PIDR2_DES_1_BMSK                                    0x7
#define HWIO_CTI4_PIDR2_DES_1_SHFT                                    0x0

#define HWIO_CTI4_PIDR3_ADDR                                   (CTI4_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE      + 0x00000fec)
#define HWIO_CTI4_PIDR3_RMSK                                         0xff
#define HWIO_CTI4_PIDR3_IN          \
        in_dword_masked(HWIO_CTI4_PIDR3_ADDR, HWIO_CTI4_PIDR3_RMSK)
#define HWIO_CTI4_PIDR3_INM(m)      \
        in_dword_masked(HWIO_CTI4_PIDR3_ADDR, m)
#define HWIO_CTI4_PIDR3_REVAND_BMSK                                  0xf0
#define HWIO_CTI4_PIDR3_REVAND_SHFT                                   0x4
#define HWIO_CTI4_PIDR3_CMOD_BMSK                                     0xf
#define HWIO_CTI4_PIDR3_CMOD_SHFT                                     0x0

#define HWIO_CTI4_PIDR4_ADDR                                   (CTI4_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE      + 0x00000fd0)
#define HWIO_CTI4_PIDR4_RMSK                                         0xff
#define HWIO_CTI4_PIDR4_IN          \
        in_dword_masked(HWIO_CTI4_PIDR4_ADDR, HWIO_CTI4_PIDR4_RMSK)
#define HWIO_CTI4_PIDR4_INM(m)      \
        in_dword_masked(HWIO_CTI4_PIDR4_ADDR, m)
#define HWIO_CTI4_PIDR4_SIZE_BMSK                                    0xf0
#define HWIO_CTI4_PIDR4_SIZE_SHFT                                     0x4
#define HWIO_CTI4_PIDR4_DES_2_BMSK                                    0xf
#define HWIO_CTI4_PIDR4_DES_2_SHFT                                    0x0

#define HWIO_CTI4_PIDR5_ADDR                                   (CTI4_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE      + 0x00000fd4)
#define HWIO_CTI4_PIDR5_RMSK                                   0xffffffff
#define HWIO_CTI4_PIDR5_IN          \
        in_dword_masked(HWIO_CTI4_PIDR5_ADDR, HWIO_CTI4_PIDR5_RMSK)
#define HWIO_CTI4_PIDR5_INM(m)      \
        in_dword_masked(HWIO_CTI4_PIDR5_ADDR, m)
#define HWIO_CTI4_PIDR5_OUT(v)      \
        out_dword(HWIO_CTI4_PIDR5_ADDR,v)
#define HWIO_CTI4_PIDR5_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CTI4_PIDR5_ADDR,m,v,HWIO_CTI4_PIDR5_IN)
#define HWIO_CTI4_PIDR5_PERIPHID5_BMSK                         0xffffffff
#define HWIO_CTI4_PIDR5_PERIPHID5_SHFT                                0x0

#define HWIO_CTI4_PIDR6_ADDR                                   (CTI4_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE      + 0x00000fd8)
#define HWIO_CTI4_PIDR6_RMSK                                   0xffffffff
#define HWIO_CTI4_PIDR6_IN          \
        in_dword_masked(HWIO_CTI4_PIDR6_ADDR, HWIO_CTI4_PIDR6_RMSK)
#define HWIO_CTI4_PIDR6_INM(m)      \
        in_dword_masked(HWIO_CTI4_PIDR6_ADDR, m)
#define HWIO_CTI4_PIDR6_OUT(v)      \
        out_dword(HWIO_CTI4_PIDR6_ADDR,v)
#define HWIO_CTI4_PIDR6_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CTI4_PIDR6_ADDR,m,v,HWIO_CTI4_PIDR6_IN)
#define HWIO_CTI4_PIDR6_PERIPHID6_BMSK                         0xffffffff
#define HWIO_CTI4_PIDR6_PERIPHID6_SHFT                                0x0

#define HWIO_CTI4_PIDR7_ADDR                                   (CTI4_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE      + 0x00000fdc)
#define HWIO_CTI4_PIDR7_RMSK                                   0xffffffff
#define HWIO_CTI4_PIDR7_IN          \
        in_dword_masked(HWIO_CTI4_PIDR7_ADDR, HWIO_CTI4_PIDR7_RMSK)
#define HWIO_CTI4_PIDR7_INM(m)      \
        in_dword_masked(HWIO_CTI4_PIDR7_ADDR, m)
#define HWIO_CTI4_PIDR7_OUT(v)      \
        out_dword(HWIO_CTI4_PIDR7_ADDR,v)
#define HWIO_CTI4_PIDR7_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CTI4_PIDR7_ADDR,m,v,HWIO_CTI4_PIDR7_IN)
#define HWIO_CTI4_PIDR7_PERIPHID7_BMSK                         0xffffffff
#define HWIO_CTI4_PIDR7_PERIPHID7_SHFT                                0x0

#define HWIO_CTI4_CIDR0_ADDR                                   (CTI4_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE      + 0x00000ff0)
#define HWIO_CTI4_CIDR0_RMSK                                         0xff
#define HWIO_CTI4_CIDR0_IN          \
        in_dword_masked(HWIO_CTI4_CIDR0_ADDR, HWIO_CTI4_CIDR0_RMSK)
#define HWIO_CTI4_CIDR0_INM(m)      \
        in_dword_masked(HWIO_CTI4_CIDR0_ADDR, m)
#define HWIO_CTI4_CIDR0_PRMBL_0_BMSK                                 0xff
#define HWIO_CTI4_CIDR0_PRMBL_0_SHFT                                  0x0

#define HWIO_CTI4_CIDR1_ADDR                                   (CTI4_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE      + 0x00000ff4)
#define HWIO_CTI4_CIDR1_RMSK                                         0xff
#define HWIO_CTI4_CIDR1_IN          \
        in_dword_masked(HWIO_CTI4_CIDR1_ADDR, HWIO_CTI4_CIDR1_RMSK)
#define HWIO_CTI4_CIDR1_INM(m)      \
        in_dword_masked(HWIO_CTI4_CIDR1_ADDR, m)
#define HWIO_CTI4_CIDR1_CLASS_BMSK                                   0xf0
#define HWIO_CTI4_CIDR1_CLASS_SHFT                                    0x4
#define HWIO_CTI4_CIDR1_PRMBL_1_BMSK                                  0xf
#define HWIO_CTI4_CIDR1_PRMBL_1_SHFT                                  0x0

#define HWIO_CTI4_CIDR2_ADDR                                   (CTI4_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE      + 0x00000ff8)
#define HWIO_CTI4_CIDR2_RMSK                                         0xff
#define HWIO_CTI4_CIDR2_IN          \
        in_dword_masked(HWIO_CTI4_CIDR2_ADDR, HWIO_CTI4_CIDR2_RMSK)
#define HWIO_CTI4_CIDR2_INM(m)      \
        in_dword_masked(HWIO_CTI4_CIDR2_ADDR, m)
#define HWIO_CTI4_CIDR2_PRMBL_2_BMSK                                 0xff
#define HWIO_CTI4_CIDR2_PRMBL_2_SHFT                                  0x0

#define HWIO_CTI4_CIDR3_ADDR                                   (CTI4_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE      + 0x00000ffc)
#define HWIO_CTI4_CIDR3_RMSK                                         0xff
#define HWIO_CTI4_CIDR3_IN          \
        in_dword_masked(HWIO_CTI4_CIDR3_ADDR, HWIO_CTI4_CIDR3_RMSK)
#define HWIO_CTI4_CIDR3_INM(m)      \
        in_dword_masked(HWIO_CTI4_CIDR3_ADDR, m)
#define HWIO_CTI4_CIDR3_PRMBL_3_BMSK                                 0xff
#define HWIO_CTI4_CIDR3_PRMBL_3_SHFT                                  0x0

/*----------------------------------------------------------------------------
 * MODULE: IMC_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB
 *--------------------------------------------------------------------------*/

#define IMC_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE (QDSS_AMBERWING_BASE      + 0x013b0000)

#define HWIO_IMC_CTI3_CTICONTROL_ADDR                              (IMC_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE      + 0x00000000)
#define HWIO_IMC_CTI3_CTICONTROL_RMSK                                     0x1
#define HWIO_IMC_CTI3_CTICONTROL_IN          \
        in_dword_masked(HWIO_IMC_CTI3_CTICONTROL_ADDR, HWIO_IMC_CTI3_CTICONTROL_RMSK)
#define HWIO_IMC_CTI3_CTICONTROL_INM(m)      \
        in_dword_masked(HWIO_IMC_CTI3_CTICONTROL_ADDR, m)
#define HWIO_IMC_CTI3_CTICONTROL_OUT(v)      \
        out_dword(HWIO_IMC_CTI3_CTICONTROL_ADDR,v)
#define HWIO_IMC_CTI3_CTICONTROL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_IMC_CTI3_CTICONTROL_ADDR,m,v,HWIO_IMC_CTI3_CTICONTROL_IN)
#define HWIO_IMC_CTI3_CTICONTROL_GLBEN_BMSK                               0x1
#define HWIO_IMC_CTI3_CTICONTROL_GLBEN_SHFT                               0x0

#define HWIO_IMC_CTI3_CTIINTACK_ADDR                               (IMC_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE      + 0x00000010)
#define HWIO_IMC_CTI3_CTIINTACK_RMSK                                     0xff
#define HWIO_IMC_CTI3_CTIINTACK_OUT(v)      \
        out_dword(HWIO_IMC_CTI3_CTIINTACK_ADDR,v)
#define HWIO_IMC_CTI3_CTIINTACK_INTACK_BMSK                              0xff
#define HWIO_IMC_CTI3_CTIINTACK_INTACK_SHFT                               0x0

#define HWIO_IMC_CTI3_CTIAPPSET_ADDR                               (IMC_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE      + 0x00000014)
#define HWIO_IMC_CTI3_CTIAPPSET_RMSK                                     0xff
#define HWIO_IMC_CTI3_CTIAPPSET_OUT(v)      \
        out_dword(HWIO_IMC_CTI3_CTIAPPSET_ADDR,v)
#define HWIO_IMC_CTI3_CTIAPPSET_APPSET_BMSK                              0xff
#define HWIO_IMC_CTI3_CTIAPPSET_APPSET_SHFT                               0x0

#define HWIO_IMC_CTI3_CTIAPPCLEAR_ADDR                             (IMC_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE      + 0x00000018)
#define HWIO_IMC_CTI3_CTIAPPCLEAR_RMSK                                   0xff
#define HWIO_IMC_CTI3_CTIAPPCLEAR_OUT(v)      \
        out_dword(HWIO_IMC_CTI3_CTIAPPCLEAR_ADDR,v)
#define HWIO_IMC_CTI3_CTIAPPCLEAR_APPCLEAR_BMSK                          0xff
#define HWIO_IMC_CTI3_CTIAPPCLEAR_APPCLEAR_SHFT                           0x0

#define HWIO_IMC_CTI3_CTIAPPPULSE_ADDR                             (IMC_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE      + 0x0000001c)
#define HWIO_IMC_CTI3_CTIAPPPULSE_RMSK                                   0xff
#define HWIO_IMC_CTI3_CTIAPPPULSE_OUT(v)      \
        out_dword(HWIO_IMC_CTI3_CTIAPPPULSE_ADDR,v)
#define HWIO_IMC_CTI3_CTIAPPPULSE_APPULSE_BMSK                           0xff
#define HWIO_IMC_CTI3_CTIAPPPULSE_APPULSE_SHFT                            0x0

#define HWIO_IMC_CTI3_CTIINEN0_ADDR                                (IMC_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE      + 0x00000020)
#define HWIO_IMC_CTI3_CTIINEN0_RMSK                                      0xff
#define HWIO_IMC_CTI3_CTIINEN0_IN          \
        in_dword_masked(HWIO_IMC_CTI3_CTIINEN0_ADDR, HWIO_IMC_CTI3_CTIINEN0_RMSK)
#define HWIO_IMC_CTI3_CTIINEN0_INM(m)      \
        in_dword_masked(HWIO_IMC_CTI3_CTIINEN0_ADDR, m)
#define HWIO_IMC_CTI3_CTIINEN0_OUT(v)      \
        out_dword(HWIO_IMC_CTI3_CTIINEN0_ADDR,v)
#define HWIO_IMC_CTI3_CTIINEN0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_IMC_CTI3_CTIINEN0_ADDR,m,v,HWIO_IMC_CTI3_CTIINEN0_IN)
#define HWIO_IMC_CTI3_CTIINEN0_TRIGINEN_BMSK                             0xff
#define HWIO_IMC_CTI3_CTIINEN0_TRIGINEN_SHFT                              0x0

#define HWIO_IMC_CTI3_CTIINEN1_ADDR                                (IMC_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE      + 0x00000024)
#define HWIO_IMC_CTI3_CTIINEN1_RMSK                                      0xff
#define HWIO_IMC_CTI3_CTIINEN1_IN          \
        in_dword_masked(HWIO_IMC_CTI3_CTIINEN1_ADDR, HWIO_IMC_CTI3_CTIINEN1_RMSK)
#define HWIO_IMC_CTI3_CTIINEN1_INM(m)      \
        in_dword_masked(HWIO_IMC_CTI3_CTIINEN1_ADDR, m)
#define HWIO_IMC_CTI3_CTIINEN1_OUT(v)      \
        out_dword(HWIO_IMC_CTI3_CTIINEN1_ADDR,v)
#define HWIO_IMC_CTI3_CTIINEN1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_IMC_CTI3_CTIINEN1_ADDR,m,v,HWIO_IMC_CTI3_CTIINEN1_IN)
#define HWIO_IMC_CTI3_CTIINEN1_TRIGINEN_BMSK                             0xff
#define HWIO_IMC_CTI3_CTIINEN1_TRIGINEN_SHFT                              0x0

#define HWIO_IMC_CTI3_CTIINEN2_ADDR                                (IMC_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE      + 0x00000028)
#define HWIO_IMC_CTI3_CTIINEN2_RMSK                                      0xff
#define HWIO_IMC_CTI3_CTIINEN2_IN          \
        in_dword_masked(HWIO_IMC_CTI3_CTIINEN2_ADDR, HWIO_IMC_CTI3_CTIINEN2_RMSK)
#define HWIO_IMC_CTI3_CTIINEN2_INM(m)      \
        in_dword_masked(HWIO_IMC_CTI3_CTIINEN2_ADDR, m)
#define HWIO_IMC_CTI3_CTIINEN2_OUT(v)      \
        out_dword(HWIO_IMC_CTI3_CTIINEN2_ADDR,v)
#define HWIO_IMC_CTI3_CTIINEN2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_IMC_CTI3_CTIINEN2_ADDR,m,v,HWIO_IMC_CTI3_CTIINEN2_IN)
#define HWIO_IMC_CTI3_CTIINEN2_TRIGINEN_BMSK                             0xff
#define HWIO_IMC_CTI3_CTIINEN2_TRIGINEN_SHFT                              0x0

#define HWIO_IMC_CTI3_CTIINEN3_ADDR                                (IMC_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE      + 0x0000002c)
#define HWIO_IMC_CTI3_CTIINEN3_RMSK                                      0xff
#define HWIO_IMC_CTI3_CTIINEN3_IN          \
        in_dword_masked(HWIO_IMC_CTI3_CTIINEN3_ADDR, HWIO_IMC_CTI3_CTIINEN3_RMSK)
#define HWIO_IMC_CTI3_CTIINEN3_INM(m)      \
        in_dword_masked(HWIO_IMC_CTI3_CTIINEN3_ADDR, m)
#define HWIO_IMC_CTI3_CTIINEN3_OUT(v)      \
        out_dword(HWIO_IMC_CTI3_CTIINEN3_ADDR,v)
#define HWIO_IMC_CTI3_CTIINEN3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_IMC_CTI3_CTIINEN3_ADDR,m,v,HWIO_IMC_CTI3_CTIINEN3_IN)
#define HWIO_IMC_CTI3_CTIINEN3_TRIGINEN_BMSK                             0xff
#define HWIO_IMC_CTI3_CTIINEN3_TRIGINEN_SHFT                              0x0

#define HWIO_IMC_CTI3_CTIINEN4_ADDR                                (IMC_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE      + 0x00000030)
#define HWIO_IMC_CTI3_CTIINEN4_RMSK                                      0xff
#define HWIO_IMC_CTI3_CTIINEN4_IN          \
        in_dword_masked(HWIO_IMC_CTI3_CTIINEN4_ADDR, HWIO_IMC_CTI3_CTIINEN4_RMSK)
#define HWIO_IMC_CTI3_CTIINEN4_INM(m)      \
        in_dword_masked(HWIO_IMC_CTI3_CTIINEN4_ADDR, m)
#define HWIO_IMC_CTI3_CTIINEN4_OUT(v)      \
        out_dword(HWIO_IMC_CTI3_CTIINEN4_ADDR,v)
#define HWIO_IMC_CTI3_CTIINEN4_OUTM(m,v) \
        out_dword_masked_ns(HWIO_IMC_CTI3_CTIINEN4_ADDR,m,v,HWIO_IMC_CTI3_CTIINEN4_IN)
#define HWIO_IMC_CTI3_CTIINEN4_TRIGINEN_BMSK                             0xff
#define HWIO_IMC_CTI3_CTIINEN4_TRIGINEN_SHFT                              0x0

#define HWIO_IMC_CTI3_CTIINEN5_ADDR                                (IMC_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE      + 0x00000034)
#define HWIO_IMC_CTI3_CTIINEN5_RMSK                                      0xff
#define HWIO_IMC_CTI3_CTIINEN5_IN          \
        in_dword_masked(HWIO_IMC_CTI3_CTIINEN5_ADDR, HWIO_IMC_CTI3_CTIINEN5_RMSK)
#define HWIO_IMC_CTI3_CTIINEN5_INM(m)      \
        in_dword_masked(HWIO_IMC_CTI3_CTIINEN5_ADDR, m)
#define HWIO_IMC_CTI3_CTIINEN5_OUT(v)      \
        out_dword(HWIO_IMC_CTI3_CTIINEN5_ADDR,v)
#define HWIO_IMC_CTI3_CTIINEN5_OUTM(m,v) \
        out_dword_masked_ns(HWIO_IMC_CTI3_CTIINEN5_ADDR,m,v,HWIO_IMC_CTI3_CTIINEN5_IN)
#define HWIO_IMC_CTI3_CTIINEN5_TRIGINEN_BMSK                             0xff
#define HWIO_IMC_CTI3_CTIINEN5_TRIGINEN_SHFT                              0x0

#define HWIO_IMC_CTI3_CTIINEN6_ADDR                                (IMC_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE      + 0x00000038)
#define HWIO_IMC_CTI3_CTIINEN6_RMSK                                      0xff
#define HWIO_IMC_CTI3_CTIINEN6_IN          \
        in_dword_masked(HWIO_IMC_CTI3_CTIINEN6_ADDR, HWIO_IMC_CTI3_CTIINEN6_RMSK)
#define HWIO_IMC_CTI3_CTIINEN6_INM(m)      \
        in_dword_masked(HWIO_IMC_CTI3_CTIINEN6_ADDR, m)
#define HWIO_IMC_CTI3_CTIINEN6_OUT(v)      \
        out_dword(HWIO_IMC_CTI3_CTIINEN6_ADDR,v)
#define HWIO_IMC_CTI3_CTIINEN6_OUTM(m,v) \
        out_dword_masked_ns(HWIO_IMC_CTI3_CTIINEN6_ADDR,m,v,HWIO_IMC_CTI3_CTIINEN6_IN)
#define HWIO_IMC_CTI3_CTIINEN6_TRIGINEN_BMSK                             0xff
#define HWIO_IMC_CTI3_CTIINEN6_TRIGINEN_SHFT                              0x0

#define HWIO_IMC_CTI3_CTIINEN7_ADDR                                (IMC_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE      + 0x0000003c)
#define HWIO_IMC_CTI3_CTIINEN7_RMSK                                      0xff
#define HWIO_IMC_CTI3_CTIINEN7_IN          \
        in_dword_masked(HWIO_IMC_CTI3_CTIINEN7_ADDR, HWIO_IMC_CTI3_CTIINEN7_RMSK)
#define HWIO_IMC_CTI3_CTIINEN7_INM(m)      \
        in_dword_masked(HWIO_IMC_CTI3_CTIINEN7_ADDR, m)
#define HWIO_IMC_CTI3_CTIINEN7_OUT(v)      \
        out_dword(HWIO_IMC_CTI3_CTIINEN7_ADDR,v)
#define HWIO_IMC_CTI3_CTIINEN7_OUTM(m,v) \
        out_dword_masked_ns(HWIO_IMC_CTI3_CTIINEN7_ADDR,m,v,HWIO_IMC_CTI3_CTIINEN7_IN)
#define HWIO_IMC_CTI3_CTIINEN7_TRIGINEN_BMSK                             0xff
#define HWIO_IMC_CTI3_CTIINEN7_TRIGINEN_SHFT                              0x0

#define HWIO_IMC_CTI3_CTIOUTEN0_ADDR                               (IMC_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE      + 0x000000a0)
#define HWIO_IMC_CTI3_CTIOUTEN0_RMSK                                     0xff
#define HWIO_IMC_CTI3_CTIOUTEN0_IN          \
        in_dword_masked(HWIO_IMC_CTI3_CTIOUTEN0_ADDR, HWIO_IMC_CTI3_CTIOUTEN0_RMSK)
#define HWIO_IMC_CTI3_CTIOUTEN0_INM(m)      \
        in_dword_masked(HWIO_IMC_CTI3_CTIOUTEN0_ADDR, m)
#define HWIO_IMC_CTI3_CTIOUTEN0_OUT(v)      \
        out_dword(HWIO_IMC_CTI3_CTIOUTEN0_ADDR,v)
#define HWIO_IMC_CTI3_CTIOUTEN0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_IMC_CTI3_CTIOUTEN0_ADDR,m,v,HWIO_IMC_CTI3_CTIOUTEN0_IN)
#define HWIO_IMC_CTI3_CTIOUTEN0_TRIGOUTEN_BMSK                           0xff
#define HWIO_IMC_CTI3_CTIOUTEN0_TRIGOUTEN_SHFT                            0x0

#define HWIO_IMC_CTI3_CTIOUTEN1_ADDR                               (IMC_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE      + 0x000000a4)
#define HWIO_IMC_CTI3_CTIOUTEN1_RMSK                                     0xff
#define HWIO_IMC_CTI3_CTIOUTEN1_IN          \
        in_dword_masked(HWIO_IMC_CTI3_CTIOUTEN1_ADDR, HWIO_IMC_CTI3_CTIOUTEN1_RMSK)
#define HWIO_IMC_CTI3_CTIOUTEN1_INM(m)      \
        in_dword_masked(HWIO_IMC_CTI3_CTIOUTEN1_ADDR, m)
#define HWIO_IMC_CTI3_CTIOUTEN1_OUT(v)      \
        out_dword(HWIO_IMC_CTI3_CTIOUTEN1_ADDR,v)
#define HWIO_IMC_CTI3_CTIOUTEN1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_IMC_CTI3_CTIOUTEN1_ADDR,m,v,HWIO_IMC_CTI3_CTIOUTEN1_IN)
#define HWIO_IMC_CTI3_CTIOUTEN1_TRIGOUTEN_BMSK                           0xff
#define HWIO_IMC_CTI3_CTIOUTEN1_TRIGOUTEN_SHFT                            0x0

#define HWIO_IMC_CTI3_CTIOUTEN2_ADDR                               (IMC_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE      + 0x000000a8)
#define HWIO_IMC_CTI3_CTIOUTEN2_RMSK                                     0xff
#define HWIO_IMC_CTI3_CTIOUTEN2_IN          \
        in_dword_masked(HWIO_IMC_CTI3_CTIOUTEN2_ADDR, HWIO_IMC_CTI3_CTIOUTEN2_RMSK)
#define HWIO_IMC_CTI3_CTIOUTEN2_INM(m)      \
        in_dword_masked(HWIO_IMC_CTI3_CTIOUTEN2_ADDR, m)
#define HWIO_IMC_CTI3_CTIOUTEN2_OUT(v)      \
        out_dword(HWIO_IMC_CTI3_CTIOUTEN2_ADDR,v)
#define HWIO_IMC_CTI3_CTIOUTEN2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_IMC_CTI3_CTIOUTEN2_ADDR,m,v,HWIO_IMC_CTI3_CTIOUTEN2_IN)
#define HWIO_IMC_CTI3_CTIOUTEN2_TRIGOUTEN_BMSK                           0xff
#define HWIO_IMC_CTI3_CTIOUTEN2_TRIGOUTEN_SHFT                            0x0

#define HWIO_IMC_CTI3_CTIOUTEN3_ADDR                               (IMC_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE      + 0x000000ac)
#define HWIO_IMC_CTI3_CTIOUTEN3_RMSK                                     0xff
#define HWIO_IMC_CTI3_CTIOUTEN3_IN          \
        in_dword_masked(HWIO_IMC_CTI3_CTIOUTEN3_ADDR, HWIO_IMC_CTI3_CTIOUTEN3_RMSK)
#define HWIO_IMC_CTI3_CTIOUTEN3_INM(m)      \
        in_dword_masked(HWIO_IMC_CTI3_CTIOUTEN3_ADDR, m)
#define HWIO_IMC_CTI3_CTIOUTEN3_OUT(v)      \
        out_dword(HWIO_IMC_CTI3_CTIOUTEN3_ADDR,v)
#define HWIO_IMC_CTI3_CTIOUTEN3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_IMC_CTI3_CTIOUTEN3_ADDR,m,v,HWIO_IMC_CTI3_CTIOUTEN3_IN)
#define HWIO_IMC_CTI3_CTIOUTEN3_TRIGOUTEN_BMSK                           0xff
#define HWIO_IMC_CTI3_CTIOUTEN3_TRIGOUTEN_SHFT                            0x0

#define HWIO_IMC_CTI3_CTIOUTEN4_ADDR                               (IMC_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE      + 0x000000b0)
#define HWIO_IMC_CTI3_CTIOUTEN4_RMSK                                     0xff
#define HWIO_IMC_CTI3_CTIOUTEN4_IN          \
        in_dword_masked(HWIO_IMC_CTI3_CTIOUTEN4_ADDR, HWIO_IMC_CTI3_CTIOUTEN4_RMSK)
#define HWIO_IMC_CTI3_CTIOUTEN4_INM(m)      \
        in_dword_masked(HWIO_IMC_CTI3_CTIOUTEN4_ADDR, m)
#define HWIO_IMC_CTI3_CTIOUTEN4_OUT(v)      \
        out_dword(HWIO_IMC_CTI3_CTIOUTEN4_ADDR,v)
#define HWIO_IMC_CTI3_CTIOUTEN4_OUTM(m,v) \
        out_dword_masked_ns(HWIO_IMC_CTI3_CTIOUTEN4_ADDR,m,v,HWIO_IMC_CTI3_CTIOUTEN4_IN)
#define HWIO_IMC_CTI3_CTIOUTEN4_TRIGOUTEN_BMSK                           0xff
#define HWIO_IMC_CTI3_CTIOUTEN4_TRIGOUTEN_SHFT                            0x0

#define HWIO_IMC_CTI3_CTIOUTEN5_ADDR                               (IMC_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE      + 0x000000b4)
#define HWIO_IMC_CTI3_CTIOUTEN5_RMSK                                     0xff
#define HWIO_IMC_CTI3_CTIOUTEN5_IN          \
        in_dword_masked(HWIO_IMC_CTI3_CTIOUTEN5_ADDR, HWIO_IMC_CTI3_CTIOUTEN5_RMSK)
#define HWIO_IMC_CTI3_CTIOUTEN5_INM(m)      \
        in_dword_masked(HWIO_IMC_CTI3_CTIOUTEN5_ADDR, m)
#define HWIO_IMC_CTI3_CTIOUTEN5_OUT(v)      \
        out_dword(HWIO_IMC_CTI3_CTIOUTEN5_ADDR,v)
#define HWIO_IMC_CTI3_CTIOUTEN5_OUTM(m,v) \
        out_dword_masked_ns(HWIO_IMC_CTI3_CTIOUTEN5_ADDR,m,v,HWIO_IMC_CTI3_CTIOUTEN5_IN)
#define HWIO_IMC_CTI3_CTIOUTEN5_TRIGOUTEN_BMSK                           0xff
#define HWIO_IMC_CTI3_CTIOUTEN5_TRIGOUTEN_SHFT                            0x0

#define HWIO_IMC_CTI3_CTIOUTEN6_ADDR                               (IMC_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE      + 0x000000b8)
#define HWIO_IMC_CTI3_CTIOUTEN6_RMSK                                     0xff
#define HWIO_IMC_CTI3_CTIOUTEN6_IN          \
        in_dword_masked(HWIO_IMC_CTI3_CTIOUTEN6_ADDR, HWIO_IMC_CTI3_CTIOUTEN6_RMSK)
#define HWIO_IMC_CTI3_CTIOUTEN6_INM(m)      \
        in_dword_masked(HWIO_IMC_CTI3_CTIOUTEN6_ADDR, m)
#define HWIO_IMC_CTI3_CTIOUTEN6_OUT(v)      \
        out_dword(HWIO_IMC_CTI3_CTIOUTEN6_ADDR,v)
#define HWIO_IMC_CTI3_CTIOUTEN6_OUTM(m,v) \
        out_dword_masked_ns(HWIO_IMC_CTI3_CTIOUTEN6_ADDR,m,v,HWIO_IMC_CTI3_CTIOUTEN6_IN)
#define HWIO_IMC_CTI3_CTIOUTEN6_TRIGOUTEN_BMSK                           0xff
#define HWIO_IMC_CTI3_CTIOUTEN6_TRIGOUTEN_SHFT                            0x0

#define HWIO_IMC_CTI3_CTIOUTEN7_ADDR                               (IMC_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE      + 0x000000bc)
#define HWIO_IMC_CTI3_CTIOUTEN7_RMSK                                     0xff
#define HWIO_IMC_CTI3_CTIOUTEN7_IN          \
        in_dword_masked(HWIO_IMC_CTI3_CTIOUTEN7_ADDR, HWIO_IMC_CTI3_CTIOUTEN7_RMSK)
#define HWIO_IMC_CTI3_CTIOUTEN7_INM(m)      \
        in_dword_masked(HWIO_IMC_CTI3_CTIOUTEN7_ADDR, m)
#define HWIO_IMC_CTI3_CTIOUTEN7_OUT(v)      \
        out_dword(HWIO_IMC_CTI3_CTIOUTEN7_ADDR,v)
#define HWIO_IMC_CTI3_CTIOUTEN7_OUTM(m,v) \
        out_dword_masked_ns(HWIO_IMC_CTI3_CTIOUTEN7_ADDR,m,v,HWIO_IMC_CTI3_CTIOUTEN7_IN)
#define HWIO_IMC_CTI3_CTIOUTEN7_TRIGOUTEN_BMSK                           0xff
#define HWIO_IMC_CTI3_CTIOUTEN7_TRIGOUTEN_SHFT                            0x0

#define HWIO_IMC_CTI3_CTITRIGINSTATUS_ADDR                         (IMC_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE      + 0x00000130)
#define HWIO_IMC_CTI3_CTITRIGINSTATUS_RMSK                               0xff
#define HWIO_IMC_CTI3_CTITRIGINSTATUS_IN          \
        in_dword_masked(HWIO_IMC_CTI3_CTITRIGINSTATUS_ADDR, HWIO_IMC_CTI3_CTITRIGINSTATUS_RMSK)
#define HWIO_IMC_CTI3_CTITRIGINSTATUS_INM(m)      \
        in_dword_masked(HWIO_IMC_CTI3_CTITRIGINSTATUS_ADDR, m)
#define HWIO_IMC_CTI3_CTITRIGINSTATUS_TRIGINSTATUS_BMSK                  0xff
#define HWIO_IMC_CTI3_CTITRIGINSTATUS_TRIGINSTATUS_SHFT                   0x0

#define HWIO_IMC_CTI3_CTITRIGOUTSTATUS_ADDR                        (IMC_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE      + 0x00000134)
#define HWIO_IMC_CTI3_CTITRIGOUTSTATUS_RMSK                              0xff
#define HWIO_IMC_CTI3_CTITRIGOUTSTATUS_IN          \
        in_dword_masked(HWIO_IMC_CTI3_CTITRIGOUTSTATUS_ADDR, HWIO_IMC_CTI3_CTITRIGOUTSTATUS_RMSK)
#define HWIO_IMC_CTI3_CTITRIGOUTSTATUS_INM(m)      \
        in_dword_masked(HWIO_IMC_CTI3_CTITRIGOUTSTATUS_ADDR, m)
#define HWIO_IMC_CTI3_CTITRIGOUTSTATUS_TRIGOUTSTATUS_BMSK                0xff
#define HWIO_IMC_CTI3_CTITRIGOUTSTATUS_TRIGOUTSTATUS_SHFT                 0x0

#define HWIO_IMC_CTI3_CTICHINSTATUS_ADDR                           (IMC_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE      + 0x00000138)
#define HWIO_IMC_CTI3_CTICHINSTATUS_RMSK                                 0xff
#define HWIO_IMC_CTI3_CTICHINSTATUS_IN          \
        in_dword_masked(HWIO_IMC_CTI3_CTICHINSTATUS_ADDR, HWIO_IMC_CTI3_CTICHINSTATUS_RMSK)
#define HWIO_IMC_CTI3_CTICHINSTATUS_INM(m)      \
        in_dword_masked(HWIO_IMC_CTI3_CTICHINSTATUS_ADDR, m)
#define HWIO_IMC_CTI3_CTICHINSTATUS_CTICHINSTATUS_BMSK                   0xff
#define HWIO_IMC_CTI3_CTICHINSTATUS_CTICHINSTATUS_SHFT                    0x0

#define HWIO_IMC_CTI3_CTICHOUTSTATUS_ADDR                          (IMC_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE      + 0x0000013c)
#define HWIO_IMC_CTI3_CTICHOUTSTATUS_RMSK                                0xff
#define HWIO_IMC_CTI3_CTICHOUTSTATUS_IN          \
        in_dword_masked(HWIO_IMC_CTI3_CTICHOUTSTATUS_ADDR, HWIO_IMC_CTI3_CTICHOUTSTATUS_RMSK)
#define HWIO_IMC_CTI3_CTICHOUTSTATUS_INM(m)      \
        in_dword_masked(HWIO_IMC_CTI3_CTICHOUTSTATUS_ADDR, m)
#define HWIO_IMC_CTI3_CTICHOUTSTATUS_CTICHOUTSTATUS_BMSK                 0xff
#define HWIO_IMC_CTI3_CTICHOUTSTATUS_CTICHOUTSTATUS_SHFT                  0x0

#define HWIO_IMC_CTI3_CTIGATE_ADDR                                 (IMC_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE      + 0x00000140)
#define HWIO_IMC_CTI3_CTIGATE_RMSK                                       0xff
#define HWIO_IMC_CTI3_CTIGATE_IN          \
        in_dword_masked(HWIO_IMC_CTI3_CTIGATE_ADDR, HWIO_IMC_CTI3_CTIGATE_RMSK)
#define HWIO_IMC_CTI3_CTIGATE_INM(m)      \
        in_dword_masked(HWIO_IMC_CTI3_CTIGATE_ADDR, m)
#define HWIO_IMC_CTI3_CTIGATE_OUT(v)      \
        out_dword(HWIO_IMC_CTI3_CTIGATE_ADDR,v)
#define HWIO_IMC_CTI3_CTIGATE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_IMC_CTI3_CTIGATE_ADDR,m,v,HWIO_IMC_CTI3_CTIGATE_IN)
#define HWIO_IMC_CTI3_CTIGATE_CTIGATEEN7_BMSK                            0x80
#define HWIO_IMC_CTI3_CTIGATE_CTIGATEEN7_SHFT                             0x7
#define HWIO_IMC_CTI3_CTIGATE_CTIGATEEN6_BMSK                            0x40
#define HWIO_IMC_CTI3_CTIGATE_CTIGATEEN6_SHFT                             0x6
#define HWIO_IMC_CTI3_CTIGATE_CTIGATEEN5_BMSK                            0x20
#define HWIO_IMC_CTI3_CTIGATE_CTIGATEEN5_SHFT                             0x5
#define HWIO_IMC_CTI3_CTIGATE_CTIGATEEN4_BMSK                            0x10
#define HWIO_IMC_CTI3_CTIGATE_CTIGATEEN4_SHFT                             0x4
#define HWIO_IMC_CTI3_CTIGATE_CTIGATEEN3_BMSK                             0x8
#define HWIO_IMC_CTI3_CTIGATE_CTIGATEEN3_SHFT                             0x3
#define HWIO_IMC_CTI3_CTIGATE_CTIGATEEN2_BMSK                             0x4
#define HWIO_IMC_CTI3_CTIGATE_CTIGATEEN2_SHFT                             0x2
#define HWIO_IMC_CTI3_CTIGATE_CTIGATEEN1_BMSK                             0x2
#define HWIO_IMC_CTI3_CTIGATE_CTIGATEEN1_SHFT                             0x1
#define HWIO_IMC_CTI3_CTIGATE_CTIGATEEN0_BMSK                             0x1
#define HWIO_IMC_CTI3_CTIGATE_CTIGATEEN0_SHFT                             0x0

#define HWIO_IMC_CTI3_ASICCTL_ADDR                                 (IMC_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE      + 0x00000144)
#define HWIO_IMC_CTI3_ASICCTL_RMSK                                 0xffffffff
#define HWIO_IMC_CTI3_ASICCTL_IN          \
        in_dword_masked(HWIO_IMC_CTI3_ASICCTL_ADDR, HWIO_IMC_CTI3_ASICCTL_RMSK)
#define HWIO_IMC_CTI3_ASICCTL_INM(m)      \
        in_dword_masked(HWIO_IMC_CTI3_ASICCTL_ADDR, m)
#define HWIO_IMC_CTI3_ASICCTL_OUT(v)      \
        out_dword(HWIO_IMC_CTI3_ASICCTL_ADDR,v)
#define HWIO_IMC_CTI3_ASICCTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_IMC_CTI3_ASICCTL_ADDR,m,v,HWIO_IMC_CTI3_ASICCTL_IN)
#define HWIO_IMC_CTI3_ASICCTL_ASICCTL_BMSK                         0xffffffff
#define HWIO_IMC_CTI3_ASICCTL_ASICCTL_SHFT                                0x0

#define HWIO_IMC_CTI3_ITCHINACK_ADDR                               (IMC_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE      + 0x00000edc)
#define HWIO_IMC_CTI3_ITCHINACK_RMSK                                     0xff
#define HWIO_IMC_CTI3_ITCHINACK_OUT(v)      \
        out_dword(HWIO_IMC_CTI3_ITCHINACK_ADDR,v)
#define HWIO_IMC_CTI3_ITCHINACK_CTCHINACK_BMSK                           0xff
#define HWIO_IMC_CTI3_ITCHINACK_CTCHINACK_SHFT                            0x0

#define HWIO_IMC_CTI3_ITTRIGINACK_ADDR                             (IMC_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE      + 0x00000ee0)
#define HWIO_IMC_CTI3_ITTRIGINACK_RMSK                                   0xff
#define HWIO_IMC_CTI3_ITTRIGINACK_OUT(v)      \
        out_dword(HWIO_IMC_CTI3_ITTRIGINACK_ADDR,v)
#define HWIO_IMC_CTI3_ITTRIGINACK_CTTRIGINACK_BMSK                       0xff
#define HWIO_IMC_CTI3_ITTRIGINACK_CTTRIGINACK_SHFT                        0x0

#define HWIO_IMC_CTI3_ITCHOUT_ADDR                                 (IMC_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE      + 0x00000ee4)
#define HWIO_IMC_CTI3_ITCHOUT_RMSK                                       0xff
#define HWIO_IMC_CTI3_ITCHOUT_OUT(v)      \
        out_dword(HWIO_IMC_CTI3_ITCHOUT_ADDR,v)
#define HWIO_IMC_CTI3_ITCHOUT_CTCHOUT_BMSK                               0xff
#define HWIO_IMC_CTI3_ITCHOUT_CTCHOUT_SHFT                                0x0

#define HWIO_IMC_CTI3_ITTRIGOUT_ADDR                               (IMC_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE      + 0x00000ee8)
#define HWIO_IMC_CTI3_ITTRIGOUT_RMSK                                     0xff
#define HWIO_IMC_CTI3_ITTRIGOUT_OUT(v)      \
        out_dword(HWIO_IMC_CTI3_ITTRIGOUT_ADDR,v)
#define HWIO_IMC_CTI3_ITTRIGOUT_CTTRIGOUT_BMSK                           0xff
#define HWIO_IMC_CTI3_ITTRIGOUT_CTTRIGOUT_SHFT                            0x0

#define HWIO_IMC_CTI3_ITCHOUTACK_ADDR                              (IMC_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE      + 0x00000eec)
#define HWIO_IMC_CTI3_ITCHOUTACK_RMSK                                    0xff
#define HWIO_IMC_CTI3_ITCHOUTACK_IN          \
        in_dword_masked(HWIO_IMC_CTI3_ITCHOUTACK_ADDR, HWIO_IMC_CTI3_ITCHOUTACK_RMSK)
#define HWIO_IMC_CTI3_ITCHOUTACK_INM(m)      \
        in_dword_masked(HWIO_IMC_CTI3_ITCHOUTACK_ADDR, m)
#define HWIO_IMC_CTI3_ITCHOUTACK_CTCHOUTACK_BMSK                         0xff
#define HWIO_IMC_CTI3_ITCHOUTACK_CTCHOUTACK_SHFT                          0x0

#define HWIO_IMC_CTI3_ITTRIGOUTACK_ADDR                            (IMC_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE      + 0x00000ef0)
#define HWIO_IMC_CTI3_ITTRIGOUTACK_RMSK                                  0xff
#define HWIO_IMC_CTI3_ITTRIGOUTACK_IN          \
        in_dword_masked(HWIO_IMC_CTI3_ITTRIGOUTACK_ADDR, HWIO_IMC_CTI3_ITTRIGOUTACK_RMSK)
#define HWIO_IMC_CTI3_ITTRIGOUTACK_INM(m)      \
        in_dword_masked(HWIO_IMC_CTI3_ITTRIGOUTACK_ADDR, m)
#define HWIO_IMC_CTI3_ITTRIGOUTACK_CTTRIGOUTACK_BMSK                     0xff
#define HWIO_IMC_CTI3_ITTRIGOUTACK_CTTRIGOUTACK_SHFT                      0x0

#define HWIO_IMC_CTI3_ITCHIN_ADDR                                  (IMC_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE      + 0x00000ef4)
#define HWIO_IMC_CTI3_ITCHIN_RMSK                                        0xff
#define HWIO_IMC_CTI3_ITCHIN_IN          \
        in_dword_masked(HWIO_IMC_CTI3_ITCHIN_ADDR, HWIO_IMC_CTI3_ITCHIN_RMSK)
#define HWIO_IMC_CTI3_ITCHIN_INM(m)      \
        in_dword_masked(HWIO_IMC_CTI3_ITCHIN_ADDR, m)
#define HWIO_IMC_CTI3_ITCHIN_CTCHIN_BMSK                                 0xff
#define HWIO_IMC_CTI3_ITCHIN_CTCHIN_SHFT                                  0x0

#define HWIO_IMC_CTI3_ITTRIGIN_ADDR                                (IMC_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE      + 0x00000ef8)
#define HWIO_IMC_CTI3_ITTRIGIN_RMSK                                      0xff
#define HWIO_IMC_CTI3_ITTRIGIN_IN          \
        in_dword_masked(HWIO_IMC_CTI3_ITTRIGIN_ADDR, HWIO_IMC_CTI3_ITTRIGIN_RMSK)
#define HWIO_IMC_CTI3_ITTRIGIN_INM(m)      \
        in_dword_masked(HWIO_IMC_CTI3_ITTRIGIN_ADDR, m)
#define HWIO_IMC_CTI3_ITTRIGIN_CTTRIGIN_BMSK                             0xff
#define HWIO_IMC_CTI3_ITTRIGIN_CTTRIGIN_SHFT                              0x0

#define HWIO_IMC_CTI3_ITCTRL_ADDR                                  (IMC_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE      + 0x00000f00)
#define HWIO_IMC_CTI3_ITCTRL_RMSK                                         0x1
#define HWIO_IMC_CTI3_ITCTRL_IN          \
        in_dword_masked(HWIO_IMC_CTI3_ITCTRL_ADDR, HWIO_IMC_CTI3_ITCTRL_RMSK)
#define HWIO_IMC_CTI3_ITCTRL_INM(m)      \
        in_dword_masked(HWIO_IMC_CTI3_ITCTRL_ADDR, m)
#define HWIO_IMC_CTI3_ITCTRL_OUT(v)      \
        out_dword(HWIO_IMC_CTI3_ITCTRL_ADDR,v)
#define HWIO_IMC_CTI3_ITCTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_IMC_CTI3_ITCTRL_ADDR,m,v,HWIO_IMC_CTI3_ITCTRL_IN)
#define HWIO_IMC_CTI3_ITCTRL_INTEGRATION_MODE_BMSK                        0x1
#define HWIO_IMC_CTI3_ITCTRL_INTEGRATION_MODE_SHFT                        0x0

#define HWIO_IMC_CTI3_CLAIMSET_ADDR                                (IMC_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE      + 0x00000fa0)
#define HWIO_IMC_CTI3_CLAIMSET_RMSK                                       0xf
#define HWIO_IMC_CTI3_CLAIMSET_IN          \
        in_dword_masked(HWIO_IMC_CTI3_CLAIMSET_ADDR, HWIO_IMC_CTI3_CLAIMSET_RMSK)
#define HWIO_IMC_CTI3_CLAIMSET_INM(m)      \
        in_dword_masked(HWIO_IMC_CTI3_CLAIMSET_ADDR, m)
#define HWIO_IMC_CTI3_CLAIMSET_OUT(v)      \
        out_dword(HWIO_IMC_CTI3_CLAIMSET_ADDR,v)
#define HWIO_IMC_CTI3_CLAIMSET_OUTM(m,v) \
        out_dword_masked_ns(HWIO_IMC_CTI3_CLAIMSET_ADDR,m,v,HWIO_IMC_CTI3_CLAIMSET_IN)
#define HWIO_IMC_CTI3_CLAIMSET_CLAIMSET_BMSK                              0xf
#define HWIO_IMC_CTI3_CLAIMSET_CLAIMSET_SHFT                              0x0

#define HWIO_IMC_CTI3_CLAIMCLR_ADDR                                (IMC_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE      + 0x00000fa4)
#define HWIO_IMC_CTI3_CLAIMCLR_RMSK                                       0xf
#define HWIO_IMC_CTI3_CLAIMCLR_IN          \
        in_dword_masked(HWIO_IMC_CTI3_CLAIMCLR_ADDR, HWIO_IMC_CTI3_CLAIMCLR_RMSK)
#define HWIO_IMC_CTI3_CLAIMCLR_INM(m)      \
        in_dword_masked(HWIO_IMC_CTI3_CLAIMCLR_ADDR, m)
#define HWIO_IMC_CTI3_CLAIMCLR_OUT(v)      \
        out_dword(HWIO_IMC_CTI3_CLAIMCLR_ADDR,v)
#define HWIO_IMC_CTI3_CLAIMCLR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_IMC_CTI3_CLAIMCLR_ADDR,m,v,HWIO_IMC_CTI3_CLAIMCLR_IN)
#define HWIO_IMC_CTI3_CLAIMCLR_CLAIMCLR_BMSK                              0xf
#define HWIO_IMC_CTI3_CLAIMCLR_CLAIMCLR_SHFT                              0x0

#define HWIO_IMC_CTI3_DEVAFF0_ADDR                                 (IMC_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE      + 0x00000fa8)
#define HWIO_IMC_CTI3_DEVAFF0_RMSK                                 0xffffffff
#define HWIO_IMC_CTI3_DEVAFF0_IN          \
        in_dword_masked(HWIO_IMC_CTI3_DEVAFF0_ADDR, HWIO_IMC_CTI3_DEVAFF0_RMSK)
#define HWIO_IMC_CTI3_DEVAFF0_INM(m)      \
        in_dword_masked(HWIO_IMC_CTI3_DEVAFF0_ADDR, m)
#define HWIO_IMC_CTI3_DEVAFF0_VAL_BMSK                             0xffffffff
#define HWIO_IMC_CTI3_DEVAFF0_VAL_SHFT                                    0x0

#define HWIO_IMC_CTI3_DEVAFF1_ADDR                                 (IMC_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE      + 0x00000fac)
#define HWIO_IMC_CTI3_DEVAFF1_RMSK                                 0xffffffff
#define HWIO_IMC_CTI3_DEVAFF1_IN          \
        in_dword_masked(HWIO_IMC_CTI3_DEVAFF1_ADDR, HWIO_IMC_CTI3_DEVAFF1_RMSK)
#define HWIO_IMC_CTI3_DEVAFF1_INM(m)      \
        in_dword_masked(HWIO_IMC_CTI3_DEVAFF1_ADDR, m)
#define HWIO_IMC_CTI3_DEVAFF1_VAL_BMSK                             0xffffffff
#define HWIO_IMC_CTI3_DEVAFF1_VAL_SHFT                                    0x0

#define HWIO_IMC_CTI3_LAR_ADDR                                     (IMC_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE      + 0x00000fb0)
#define HWIO_IMC_CTI3_LAR_RMSK                                     0xffffffff
#define HWIO_IMC_CTI3_LAR_OUT(v)      \
        out_dword(HWIO_IMC_CTI3_LAR_ADDR,v)
#define HWIO_IMC_CTI3_LAR_ACCESS_W_BMSK                            0xffffffff
#define HWIO_IMC_CTI3_LAR_ACCESS_W_SHFT                                   0x0

#define HWIO_IMC_CTI3_LSR_ADDR                                     (IMC_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE      + 0x00000fb4)
#define HWIO_IMC_CTI3_LSR_RMSK                                            0x7
#define HWIO_IMC_CTI3_LSR_IN          \
        in_dword_masked(HWIO_IMC_CTI3_LSR_ADDR, HWIO_IMC_CTI3_LSR_RMSK)
#define HWIO_IMC_CTI3_LSR_INM(m)      \
        in_dword_masked(HWIO_IMC_CTI3_LSR_ADDR, m)
#define HWIO_IMC_CTI3_LSR_NTT_BMSK                                        0x4
#define HWIO_IMC_CTI3_LSR_NTT_SHFT                                        0x2
#define HWIO_IMC_CTI3_LSR_SLK_BMSK                                        0x2
#define HWIO_IMC_CTI3_LSR_SLK_SHFT                                        0x1
#define HWIO_IMC_CTI3_LSR_SLI_BMSK                                        0x1
#define HWIO_IMC_CTI3_LSR_SLI_SHFT                                        0x0

#define HWIO_IMC_CTI3_AUTHSTATUS_ADDR                              (IMC_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE      + 0x00000fb8)
#define HWIO_IMC_CTI3_AUTHSTATUS_RMSK                                    0xff
#define HWIO_IMC_CTI3_AUTHSTATUS_IN          \
        in_dword_masked(HWIO_IMC_CTI3_AUTHSTATUS_ADDR, HWIO_IMC_CTI3_AUTHSTATUS_RMSK)
#define HWIO_IMC_CTI3_AUTHSTATUS_INM(m)      \
        in_dword_masked(HWIO_IMC_CTI3_AUTHSTATUS_ADDR, m)
#define HWIO_IMC_CTI3_AUTHSTATUS_SNID_BMSK                               0xc0
#define HWIO_IMC_CTI3_AUTHSTATUS_SNID_SHFT                                0x6
#define HWIO_IMC_CTI3_AUTHSTATUS_SID_BMSK                                0x30
#define HWIO_IMC_CTI3_AUTHSTATUS_SID_SHFT                                 0x4
#define HWIO_IMC_CTI3_AUTHSTATUS_NSNID_BMSK                               0xc
#define HWIO_IMC_CTI3_AUTHSTATUS_NSNID_SHFT                               0x2
#define HWIO_IMC_CTI3_AUTHSTATUS_NSID_BMSK                                0x3
#define HWIO_IMC_CTI3_AUTHSTATUS_NSID_SHFT                                0x0

#define HWIO_IMC_CTI3_DEVARCH_ADDR                                 (IMC_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE      + 0x00000fbc)
#define HWIO_IMC_CTI3_DEVARCH_RMSK                                 0xffffffff
#define HWIO_IMC_CTI3_DEVARCH_IN          \
        in_dword_masked(HWIO_IMC_CTI3_DEVARCH_ADDR, HWIO_IMC_CTI3_DEVARCH_RMSK)
#define HWIO_IMC_CTI3_DEVARCH_INM(m)      \
        in_dword_masked(HWIO_IMC_CTI3_DEVARCH_ADDR, m)
#define HWIO_IMC_CTI3_DEVARCH_ARCHITECT_BMSK                       0xffe00000
#define HWIO_IMC_CTI3_DEVARCH_ARCHITECT_SHFT                             0x15
#define HWIO_IMC_CTI3_DEVARCH_PRESENT_BMSK                           0x100000
#define HWIO_IMC_CTI3_DEVARCH_PRESENT_SHFT                               0x14
#define HWIO_IMC_CTI3_DEVARCH_REVISION_BMSK                           0xf0000
#define HWIO_IMC_CTI3_DEVARCH_REVISION_SHFT                              0x10
#define HWIO_IMC_CTI3_DEVARCH_ARCHID_BMSK                              0xffff
#define HWIO_IMC_CTI3_DEVARCH_ARCHID_SHFT                                 0x0

#define HWIO_IMC_CTI3_DEVID2_ADDR                                  (IMC_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE      + 0x00000fc0)
#define HWIO_IMC_CTI3_DEVID2_RMSK                                         0x1
#define HWIO_IMC_CTI3_DEVID2_IN          \
        in_dword_masked(HWIO_IMC_CTI3_DEVID2_ADDR, HWIO_IMC_CTI3_DEVID2_RMSK)
#define HWIO_IMC_CTI3_DEVID2_INM(m)      \
        in_dword_masked(HWIO_IMC_CTI3_DEVID2_ADDR, m)
#define HWIO_IMC_CTI3_DEVID2_IMPLDEF_BMSK                                 0x1
#define HWIO_IMC_CTI3_DEVID2_IMPLDEF_SHFT                                 0x0

#define HWIO_IMC_CTI3_DEVID1_ADDR                                  (IMC_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE      + 0x00000fc4)
#define HWIO_IMC_CTI3_DEVID1_RMSK                                         0x1
#define HWIO_IMC_CTI3_DEVID1_IN          \
        in_dword_masked(HWIO_IMC_CTI3_DEVID1_ADDR, HWIO_IMC_CTI3_DEVID1_RMSK)
#define HWIO_IMC_CTI3_DEVID1_INM(m)      \
        in_dword_masked(HWIO_IMC_CTI3_DEVID1_ADDR, m)
#define HWIO_IMC_CTI3_DEVID1_IMPLDEF_BMSK                                 0x1
#define HWIO_IMC_CTI3_DEVID1_IMPLDEF_SHFT                                 0x0

#define HWIO_IMC_CTI3_DEVID_ADDR                                   (IMC_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE      + 0x00000fc8)
#define HWIO_IMC_CTI3_DEVID_RMSK                                     0x3fff1f
#define HWIO_IMC_CTI3_DEVID_IN          \
        in_dword_masked(HWIO_IMC_CTI3_DEVID_ADDR, HWIO_IMC_CTI3_DEVID_RMSK)
#define HWIO_IMC_CTI3_DEVID_INM(m)      \
        in_dword_masked(HWIO_IMC_CTI3_DEVID_ADDR, m)
#define HWIO_IMC_CTI3_DEVID_NUMCH_BMSK                               0x3f0000
#define HWIO_IMC_CTI3_DEVID_NUMCH_SHFT                                   0x10
#define HWIO_IMC_CTI3_DEVID_NUMTRIG_BMSK                               0xff00
#define HWIO_IMC_CTI3_DEVID_NUMTRIG_SHFT                                  0x8
#define HWIO_IMC_CTI3_DEVID_EXTMUXNUM_BMSK                               0x1f
#define HWIO_IMC_CTI3_DEVID_EXTMUXNUM_SHFT                                0x0

#define HWIO_IMC_CTI3_DEVTYPE_ADDR                                 (IMC_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE      + 0x00000fcc)
#define HWIO_IMC_CTI3_DEVTYPE_RMSK                                       0xff
#define HWIO_IMC_CTI3_DEVTYPE_IN          \
        in_dword_masked(HWIO_IMC_CTI3_DEVTYPE_ADDR, HWIO_IMC_CTI3_DEVTYPE_RMSK)
#define HWIO_IMC_CTI3_DEVTYPE_INM(m)      \
        in_dword_masked(HWIO_IMC_CTI3_DEVTYPE_ADDR, m)
#define HWIO_IMC_CTI3_DEVTYPE_SUB_TYPE_BMSK                              0xf0
#define HWIO_IMC_CTI3_DEVTYPE_SUB_TYPE_SHFT                               0x4
#define HWIO_IMC_CTI3_DEVTYPE_MAJOR_TYPE_BMSK                             0xf
#define HWIO_IMC_CTI3_DEVTYPE_MAJOR_TYPE_SHFT                             0x0

#define HWIO_IMC_CTI3_PIDR0_ADDR                                   (IMC_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE      + 0x00000fe0)
#define HWIO_IMC_CTI3_PIDR0_RMSK                                         0xff
#define HWIO_IMC_CTI3_PIDR0_IN          \
        in_dword_masked(HWIO_IMC_CTI3_PIDR0_ADDR, HWIO_IMC_CTI3_PIDR0_RMSK)
#define HWIO_IMC_CTI3_PIDR0_INM(m)      \
        in_dword_masked(HWIO_IMC_CTI3_PIDR0_ADDR, m)
#define HWIO_IMC_CTI3_PIDR0_PART_0_BMSK                                  0xff
#define HWIO_IMC_CTI3_PIDR0_PART_0_SHFT                                   0x0

#define HWIO_IMC_CTI3_PIDR1_ADDR                                   (IMC_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE      + 0x00000fe4)
#define HWIO_IMC_CTI3_PIDR1_RMSK                                         0xff
#define HWIO_IMC_CTI3_PIDR1_IN          \
        in_dword_masked(HWIO_IMC_CTI3_PIDR1_ADDR, HWIO_IMC_CTI3_PIDR1_RMSK)
#define HWIO_IMC_CTI3_PIDR1_INM(m)      \
        in_dword_masked(HWIO_IMC_CTI3_PIDR1_ADDR, m)
#define HWIO_IMC_CTI3_PIDR1_DES_0_BMSK                                   0xf0
#define HWIO_IMC_CTI3_PIDR1_DES_0_SHFT                                    0x4
#define HWIO_IMC_CTI3_PIDR1_PART_1_BMSK                                   0xf
#define HWIO_IMC_CTI3_PIDR1_PART_1_SHFT                                   0x0

#define HWIO_IMC_CTI3_PIDR2_ADDR                                   (IMC_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE      + 0x00000fe8)
#define HWIO_IMC_CTI3_PIDR2_RMSK                                         0xff
#define HWIO_IMC_CTI3_PIDR2_IN          \
        in_dword_masked(HWIO_IMC_CTI3_PIDR2_ADDR, HWIO_IMC_CTI3_PIDR2_RMSK)
#define HWIO_IMC_CTI3_PIDR2_INM(m)      \
        in_dword_masked(HWIO_IMC_CTI3_PIDR2_ADDR, m)
#define HWIO_IMC_CTI3_PIDR2_REVISION_BMSK                                0xf0
#define HWIO_IMC_CTI3_PIDR2_REVISION_SHFT                                 0x4
#define HWIO_IMC_CTI3_PIDR2_JEDEC_BMSK                                    0x8
#define HWIO_IMC_CTI3_PIDR2_JEDEC_SHFT                                    0x3
#define HWIO_IMC_CTI3_PIDR2_DES_1_BMSK                                    0x7
#define HWIO_IMC_CTI3_PIDR2_DES_1_SHFT                                    0x0

#define HWIO_IMC_CTI3_PIDR3_ADDR                                   (IMC_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE      + 0x00000fec)
#define HWIO_IMC_CTI3_PIDR3_RMSK                                         0xff
#define HWIO_IMC_CTI3_PIDR3_IN          \
        in_dword_masked(HWIO_IMC_CTI3_PIDR3_ADDR, HWIO_IMC_CTI3_PIDR3_RMSK)
#define HWIO_IMC_CTI3_PIDR3_INM(m)      \
        in_dword_masked(HWIO_IMC_CTI3_PIDR3_ADDR, m)
#define HWIO_IMC_CTI3_PIDR3_REVAND_BMSK                                  0xf0
#define HWIO_IMC_CTI3_PIDR3_REVAND_SHFT                                   0x4
#define HWIO_IMC_CTI3_PIDR3_CMOD_BMSK                                     0xf
#define HWIO_IMC_CTI3_PIDR3_CMOD_SHFT                                     0x0

#define HWIO_IMC_CTI3_PIDR4_ADDR                                   (IMC_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE      + 0x00000fd0)
#define HWIO_IMC_CTI3_PIDR4_RMSK                                         0xff
#define HWIO_IMC_CTI3_PIDR4_IN          \
        in_dword_masked(HWIO_IMC_CTI3_PIDR4_ADDR, HWIO_IMC_CTI3_PIDR4_RMSK)
#define HWIO_IMC_CTI3_PIDR4_INM(m)      \
        in_dword_masked(HWIO_IMC_CTI3_PIDR4_ADDR, m)
#define HWIO_IMC_CTI3_PIDR4_SIZE_BMSK                                    0xf0
#define HWIO_IMC_CTI3_PIDR4_SIZE_SHFT                                     0x4
#define HWIO_IMC_CTI3_PIDR4_DES_2_BMSK                                    0xf
#define HWIO_IMC_CTI3_PIDR4_DES_2_SHFT                                    0x0

#define HWIO_IMC_CTI3_PIDR5_ADDR                                   (IMC_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE      + 0x00000fd4)
#define HWIO_IMC_CTI3_PIDR5_RMSK                                   0xffffffff
#define HWIO_IMC_CTI3_PIDR5_IN          \
        in_dword_masked(HWIO_IMC_CTI3_PIDR5_ADDR, HWIO_IMC_CTI3_PIDR5_RMSK)
#define HWIO_IMC_CTI3_PIDR5_INM(m)      \
        in_dword_masked(HWIO_IMC_CTI3_PIDR5_ADDR, m)
#define HWIO_IMC_CTI3_PIDR5_OUT(v)      \
        out_dword(HWIO_IMC_CTI3_PIDR5_ADDR,v)
#define HWIO_IMC_CTI3_PIDR5_OUTM(m,v) \
        out_dword_masked_ns(HWIO_IMC_CTI3_PIDR5_ADDR,m,v,HWIO_IMC_CTI3_PIDR5_IN)
#define HWIO_IMC_CTI3_PIDR5_PERIPHID5_BMSK                         0xffffffff
#define HWIO_IMC_CTI3_PIDR5_PERIPHID5_SHFT                                0x0

#define HWIO_IMC_CTI3_PIDR6_ADDR                                   (IMC_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE      + 0x00000fd8)
#define HWIO_IMC_CTI3_PIDR6_RMSK                                   0xffffffff
#define HWIO_IMC_CTI3_PIDR6_IN          \
        in_dword_masked(HWIO_IMC_CTI3_PIDR6_ADDR, HWIO_IMC_CTI3_PIDR6_RMSK)
#define HWIO_IMC_CTI3_PIDR6_INM(m)      \
        in_dword_masked(HWIO_IMC_CTI3_PIDR6_ADDR, m)
#define HWIO_IMC_CTI3_PIDR6_OUT(v)      \
        out_dword(HWIO_IMC_CTI3_PIDR6_ADDR,v)
#define HWIO_IMC_CTI3_PIDR6_OUTM(m,v) \
        out_dword_masked_ns(HWIO_IMC_CTI3_PIDR6_ADDR,m,v,HWIO_IMC_CTI3_PIDR6_IN)
#define HWIO_IMC_CTI3_PIDR6_PERIPHID6_BMSK                         0xffffffff
#define HWIO_IMC_CTI3_PIDR6_PERIPHID6_SHFT                                0x0

#define HWIO_IMC_CTI3_PIDR7_ADDR                                   (IMC_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE      + 0x00000fdc)
#define HWIO_IMC_CTI3_PIDR7_RMSK                                   0xffffffff
#define HWIO_IMC_CTI3_PIDR7_IN          \
        in_dword_masked(HWIO_IMC_CTI3_PIDR7_ADDR, HWIO_IMC_CTI3_PIDR7_RMSK)
#define HWIO_IMC_CTI3_PIDR7_INM(m)      \
        in_dword_masked(HWIO_IMC_CTI3_PIDR7_ADDR, m)
#define HWIO_IMC_CTI3_PIDR7_OUT(v)      \
        out_dword(HWIO_IMC_CTI3_PIDR7_ADDR,v)
#define HWIO_IMC_CTI3_PIDR7_OUTM(m,v) \
        out_dword_masked_ns(HWIO_IMC_CTI3_PIDR7_ADDR,m,v,HWIO_IMC_CTI3_PIDR7_IN)
#define HWIO_IMC_CTI3_PIDR7_PERIPHID7_BMSK                         0xffffffff
#define HWIO_IMC_CTI3_PIDR7_PERIPHID7_SHFT                                0x0

#define HWIO_IMC_CTI3_CIDR0_ADDR                                   (IMC_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE      + 0x00000ff0)
#define HWIO_IMC_CTI3_CIDR0_RMSK                                         0xff
#define HWIO_IMC_CTI3_CIDR0_IN          \
        in_dword_masked(HWIO_IMC_CTI3_CIDR0_ADDR, HWIO_IMC_CTI3_CIDR0_RMSK)
#define HWIO_IMC_CTI3_CIDR0_INM(m)      \
        in_dword_masked(HWIO_IMC_CTI3_CIDR0_ADDR, m)
#define HWIO_IMC_CTI3_CIDR0_PRMBL_0_BMSK                                 0xff
#define HWIO_IMC_CTI3_CIDR0_PRMBL_0_SHFT                                  0x0

#define HWIO_IMC_CTI3_CIDR1_ADDR                                   (IMC_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE      + 0x00000ff4)
#define HWIO_IMC_CTI3_CIDR1_RMSK                                         0xff
#define HWIO_IMC_CTI3_CIDR1_IN          \
        in_dword_masked(HWIO_IMC_CTI3_CIDR1_ADDR, HWIO_IMC_CTI3_CIDR1_RMSK)
#define HWIO_IMC_CTI3_CIDR1_INM(m)      \
        in_dword_masked(HWIO_IMC_CTI3_CIDR1_ADDR, m)
#define HWIO_IMC_CTI3_CIDR1_CLASS_BMSK                                   0xf0
#define HWIO_IMC_CTI3_CIDR1_CLASS_SHFT                                    0x4
#define HWIO_IMC_CTI3_CIDR1_PRMBL_1_BMSK                                  0xf
#define HWIO_IMC_CTI3_CIDR1_PRMBL_1_SHFT                                  0x0

#define HWIO_IMC_CTI3_CIDR2_ADDR                                   (IMC_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE      + 0x00000ff8)
#define HWIO_IMC_CTI3_CIDR2_RMSK                                         0xff
#define HWIO_IMC_CTI3_CIDR2_IN          \
        in_dword_masked(HWIO_IMC_CTI3_CIDR2_ADDR, HWIO_IMC_CTI3_CIDR2_RMSK)
#define HWIO_IMC_CTI3_CIDR2_INM(m)      \
        in_dword_masked(HWIO_IMC_CTI3_CIDR2_ADDR, m)
#define HWIO_IMC_CTI3_CIDR2_PRMBL_2_BMSK                                 0xff
#define HWIO_IMC_CTI3_CIDR2_PRMBL_2_SHFT                                  0x0

#define HWIO_IMC_CTI3_CIDR3_ADDR                                   (IMC_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE      + 0x00000ffc)
#define HWIO_IMC_CTI3_CIDR3_RMSK                                         0xff
#define HWIO_IMC_CTI3_CIDR3_IN          \
        in_dword_masked(HWIO_IMC_CTI3_CIDR3_ADDR, HWIO_IMC_CTI3_CIDR3_RMSK)
#define HWIO_IMC_CTI3_CIDR3_INM(m)      \
        in_dword_masked(HWIO_IMC_CTI3_CIDR3_ADDR, m)
#define HWIO_IMC_CTI3_CIDR3_PRMBL_3_BMSK                                 0xff
#define HWIO_IMC_CTI3_CIDR3_PRMBL_3_SHFT                                  0x0

/*----------------------------------------------------------------------------
 * MODULE: ETR_ETFETB_ETFETB_CXTMC_F128W64K
 *--------------------------------------------------------------------------*/

#define ETR_ETFETB_ETFETB_CXTMC_F128W64K_REG_BASE                     (QDSS_AMBERWING_BASE      + 0x00870000)

#define HWIO_ETR_ETFETB_RSZ_ADDR                                      (ETR_ETFETB_ETFETB_CXTMC_F128W64K_REG_BASE      + 0x00000004)
#define HWIO_ETR_ETFETB_RSZ_RMSK                                      0x7fffffff
#define HWIO_ETR_ETFETB_RSZ_IN          \
        in_dword_masked(HWIO_ETR_ETFETB_RSZ_ADDR, HWIO_ETR_ETFETB_RSZ_RMSK)
#define HWIO_ETR_ETFETB_RSZ_INM(m)      \
        in_dword_masked(HWIO_ETR_ETFETB_RSZ_ADDR, m)
#define HWIO_ETR_ETFETB_RSZ_RSZ_BMSK                                  0x7fffffff
#define HWIO_ETR_ETFETB_RSZ_RSZ_SHFT                                         0x0

#define HWIO_ETR_ETFETB_STS_ADDR                                      (ETR_ETFETB_ETFETB_CXTMC_F128W64K_REG_BASE      + 0x0000000c)
#define HWIO_ETR_ETFETB_STS_RMSK                                            0x1f
#define HWIO_ETR_ETFETB_STS_IN          \
        in_dword_masked(HWIO_ETR_ETFETB_STS_ADDR, HWIO_ETR_ETFETB_STS_RMSK)
#define HWIO_ETR_ETFETB_STS_INM(m)      \
        in_dword_masked(HWIO_ETR_ETFETB_STS_ADDR, m)
#define HWIO_ETR_ETFETB_STS_EMPTY_BMSK                                      0x10
#define HWIO_ETR_ETFETB_STS_EMPTY_SHFT                                       0x4
#define HWIO_ETR_ETFETB_STS_FTEMPTY_BMSK                                     0x8
#define HWIO_ETR_ETFETB_STS_FTEMPTY_SHFT                                     0x3
#define HWIO_ETR_ETFETB_STS_TMCREADY_BMSK                                    0x4
#define HWIO_ETR_ETFETB_STS_TMCREADY_SHFT                                    0x2
#define HWIO_ETR_ETFETB_STS_TRIGGERED_BMSK                                   0x2
#define HWIO_ETR_ETFETB_STS_TRIGGERED_SHFT                                   0x1
#define HWIO_ETR_ETFETB_STS_FULL_BMSK                                        0x1
#define HWIO_ETR_ETFETB_STS_FULL_SHFT                                        0x0

#define HWIO_ETR_ETFETB_RRD_ADDR                                      (ETR_ETFETB_ETFETB_CXTMC_F128W64K_REG_BASE      + 0x00000010)
#define HWIO_ETR_ETFETB_RRD_RMSK                                      0xffffffff
#define HWIO_ETR_ETFETB_RRD_IN          \
        in_dword_masked(HWIO_ETR_ETFETB_RRD_ADDR, HWIO_ETR_ETFETB_RRD_RMSK)
#define HWIO_ETR_ETFETB_RRD_INM(m)      \
        in_dword_masked(HWIO_ETR_ETFETB_RRD_ADDR, m)
#define HWIO_ETR_ETFETB_RRD_RRD_BMSK                                  0xffffffff
#define HWIO_ETR_ETFETB_RRD_RRD_SHFT                                         0x0

#define HWIO_ETR_ETFETB_RRP_ADDR                                      (ETR_ETFETB_ETFETB_CXTMC_F128W64K_REG_BASE      + 0x00000014)
#define HWIO_ETR_ETFETB_RRP_RMSK                                          0xffff
#define HWIO_ETR_ETFETB_RRP_IN          \
        in_dword_masked(HWIO_ETR_ETFETB_RRP_ADDR, HWIO_ETR_ETFETB_RRP_RMSK)
#define HWIO_ETR_ETFETB_RRP_INM(m)      \
        in_dword_masked(HWIO_ETR_ETFETB_RRP_ADDR, m)
#define HWIO_ETR_ETFETB_RRP_OUT(v)      \
        out_dword(HWIO_ETR_ETFETB_RRP_ADDR,v)
#define HWIO_ETR_ETFETB_RRP_OUTM(m,v) \
        out_dword_masked_ns(HWIO_ETR_ETFETB_RRP_ADDR,m,v,HWIO_ETR_ETFETB_RRP_IN)
#define HWIO_ETR_ETFETB_RRP_RRP_BMSK                                      0xffff
#define HWIO_ETR_ETFETB_RRP_RRP_SHFT                                         0x0

#define HWIO_ETR_ETFETB_RWP_ADDR                                      (ETR_ETFETB_ETFETB_CXTMC_F128W64K_REG_BASE      + 0x00000018)
#define HWIO_ETR_ETFETB_RWP_RMSK                                          0xffff
#define HWIO_ETR_ETFETB_RWP_IN          \
        in_dword_masked(HWIO_ETR_ETFETB_RWP_ADDR, HWIO_ETR_ETFETB_RWP_RMSK)
#define HWIO_ETR_ETFETB_RWP_INM(m)      \
        in_dword_masked(HWIO_ETR_ETFETB_RWP_ADDR, m)
#define HWIO_ETR_ETFETB_RWP_OUT(v)      \
        out_dword(HWIO_ETR_ETFETB_RWP_ADDR,v)
#define HWIO_ETR_ETFETB_RWP_OUTM(m,v) \
        out_dword_masked_ns(HWIO_ETR_ETFETB_RWP_ADDR,m,v,HWIO_ETR_ETFETB_RWP_IN)
#define HWIO_ETR_ETFETB_RWP_RWP_BMSK                                      0xffff
#define HWIO_ETR_ETFETB_RWP_RWP_SHFT                                         0x0

#define HWIO_ETR_ETFETB_TRG_ADDR                                      (ETR_ETFETB_ETFETB_CXTMC_F128W64K_REG_BASE      + 0x0000001c)
#define HWIO_ETR_ETFETB_TRG_RMSK                                          0x3fff
#define HWIO_ETR_ETFETB_TRG_IN          \
        in_dword_masked(HWIO_ETR_ETFETB_TRG_ADDR, HWIO_ETR_ETFETB_TRG_RMSK)
#define HWIO_ETR_ETFETB_TRG_INM(m)      \
        in_dword_masked(HWIO_ETR_ETFETB_TRG_ADDR, m)
#define HWIO_ETR_ETFETB_TRG_OUT(v)      \
        out_dword(HWIO_ETR_ETFETB_TRG_ADDR,v)
#define HWIO_ETR_ETFETB_TRG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_ETR_ETFETB_TRG_ADDR,m,v,HWIO_ETR_ETFETB_TRG_IN)
#define HWIO_ETR_ETFETB_TRG_TRG_BMSK                                      0x3fff
#define HWIO_ETR_ETFETB_TRG_TRG_SHFT                                         0x0

#define HWIO_ETR_ETFETB_CTL_ADDR                                      (ETR_ETFETB_ETFETB_CXTMC_F128W64K_REG_BASE      + 0x00000020)
#define HWIO_ETR_ETFETB_CTL_RMSK                                             0x1
#define HWIO_ETR_ETFETB_CTL_IN          \
        in_dword_masked(HWIO_ETR_ETFETB_CTL_ADDR, HWIO_ETR_ETFETB_CTL_RMSK)
#define HWIO_ETR_ETFETB_CTL_INM(m)      \
        in_dword_masked(HWIO_ETR_ETFETB_CTL_ADDR, m)
#define HWIO_ETR_ETFETB_CTL_OUT(v)      \
        out_dword(HWIO_ETR_ETFETB_CTL_ADDR,v)
#define HWIO_ETR_ETFETB_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_ETR_ETFETB_CTL_ADDR,m,v,HWIO_ETR_ETFETB_CTL_IN)
#define HWIO_ETR_ETFETB_CTL_TRACECAPTEN_BMSK                                 0x1
#define HWIO_ETR_ETFETB_CTL_TRACECAPTEN_SHFT                                 0x0

#define HWIO_ETR_ETFETB_RWD_ADDR                                      (ETR_ETFETB_ETFETB_CXTMC_F128W64K_REG_BASE      + 0x00000024)
#define HWIO_ETR_ETFETB_RWD_RMSK                                      0xffffffff
#define HWIO_ETR_ETFETB_RWD_OUT(v)      \
        out_dword(HWIO_ETR_ETFETB_RWD_ADDR,v)
#define HWIO_ETR_ETFETB_RWD_RWD_BMSK                                  0xffffffff
#define HWIO_ETR_ETFETB_RWD_RWD_SHFT                                         0x0

#define HWIO_ETR_ETFETB_MODE_ADDR                                     (ETR_ETFETB_ETFETB_CXTMC_F128W64K_REG_BASE      + 0x00000028)
#define HWIO_ETR_ETFETB_MODE_RMSK                                            0x3
#define HWIO_ETR_ETFETB_MODE_IN          \
        in_dword_masked(HWIO_ETR_ETFETB_MODE_ADDR, HWIO_ETR_ETFETB_MODE_RMSK)
#define HWIO_ETR_ETFETB_MODE_INM(m)      \
        in_dword_masked(HWIO_ETR_ETFETB_MODE_ADDR, m)
#define HWIO_ETR_ETFETB_MODE_OUT(v)      \
        out_dword(HWIO_ETR_ETFETB_MODE_ADDR,v)
#define HWIO_ETR_ETFETB_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_ETR_ETFETB_MODE_ADDR,m,v,HWIO_ETR_ETFETB_MODE_IN)
#define HWIO_ETR_ETFETB_MODE_MODE_BMSK                                       0x3
#define HWIO_ETR_ETFETB_MODE_MODE_SHFT                                       0x0

#define HWIO_ETR_ETFETB_LBUFLEVEL_ADDR                                (ETR_ETFETB_ETFETB_CXTMC_F128W64K_REG_BASE      + 0x0000002c)
#define HWIO_ETR_ETFETB_LBUFLEVEL_RMSK                                    0x7fff
#define HWIO_ETR_ETFETB_LBUFLEVEL_IN          \
        in_dword_masked(HWIO_ETR_ETFETB_LBUFLEVEL_ADDR, HWIO_ETR_ETFETB_LBUFLEVEL_RMSK)
#define HWIO_ETR_ETFETB_LBUFLEVEL_INM(m)      \
        in_dword_masked(HWIO_ETR_ETFETB_LBUFLEVEL_ADDR, m)
#define HWIO_ETR_ETFETB_LBUFLEVEL_LBUFLEVEL_BMSK                          0x7fff
#define HWIO_ETR_ETFETB_LBUFLEVEL_LBUFLEVEL_SHFT                             0x0

#define HWIO_ETR_ETFETB_CBUFLEVEL_ADDR                                (ETR_ETFETB_ETFETB_CXTMC_F128W64K_REG_BASE      + 0x00000030)
#define HWIO_ETR_ETFETB_CBUFLEVEL_RMSK                                    0x7fff
#define HWIO_ETR_ETFETB_CBUFLEVEL_IN          \
        in_dword_masked(HWIO_ETR_ETFETB_CBUFLEVEL_ADDR, HWIO_ETR_ETFETB_CBUFLEVEL_RMSK)
#define HWIO_ETR_ETFETB_CBUFLEVEL_INM(m)      \
        in_dword_masked(HWIO_ETR_ETFETB_CBUFLEVEL_ADDR, m)
#define HWIO_ETR_ETFETB_CBUFLEVEL_CBUFLEVEL_BMSK                          0x7fff
#define HWIO_ETR_ETFETB_CBUFLEVEL_CBUFLEVEL_SHFT                             0x0

#define HWIO_ETR_ETFETB_BUFWM_ADDR                                    (ETR_ETFETB_ETFETB_CXTMC_F128W64K_REG_BASE      + 0x00000034)
#define HWIO_ETR_ETFETB_BUFWM_RMSK                                        0x3fff
#define HWIO_ETR_ETFETB_BUFWM_IN          \
        in_dword_masked(HWIO_ETR_ETFETB_BUFWM_ADDR, HWIO_ETR_ETFETB_BUFWM_RMSK)
#define HWIO_ETR_ETFETB_BUFWM_INM(m)      \
        in_dword_masked(HWIO_ETR_ETFETB_BUFWM_ADDR, m)
#define HWIO_ETR_ETFETB_BUFWM_OUT(v)      \
        out_dword(HWIO_ETR_ETFETB_BUFWM_ADDR,v)
#define HWIO_ETR_ETFETB_BUFWM_OUTM(m,v) \
        out_dword_masked_ns(HWIO_ETR_ETFETB_BUFWM_ADDR,m,v,HWIO_ETR_ETFETB_BUFWM_IN)
#define HWIO_ETR_ETFETB_BUFWM_BUFWM_BMSK                                  0x3fff
#define HWIO_ETR_ETFETB_BUFWM_BUFWM_SHFT                                     0x0

#define HWIO_ETR_ETFETB_FFSR_ADDR                                     (ETR_ETFETB_ETFETB_CXTMC_F128W64K_REG_BASE      + 0x00000300)
#define HWIO_ETR_ETFETB_FFSR_RMSK                                            0x3
#define HWIO_ETR_ETFETB_FFSR_IN          \
        in_dword_masked(HWIO_ETR_ETFETB_FFSR_ADDR, HWIO_ETR_ETFETB_FFSR_RMSK)
#define HWIO_ETR_ETFETB_FFSR_INM(m)      \
        in_dword_masked(HWIO_ETR_ETFETB_FFSR_ADDR, m)
#define HWIO_ETR_ETFETB_FFSR_FTSTOPPED_BMSK                                  0x2
#define HWIO_ETR_ETFETB_FFSR_FTSTOPPED_SHFT                                  0x1
#define HWIO_ETR_ETFETB_FFSR_FLINPROG_BMSK                                   0x1
#define HWIO_ETR_ETFETB_FFSR_FLINPROG_SHFT                                   0x0

#define HWIO_ETR_ETFETB_FFCR_ADDR                                     (ETR_ETFETB_ETFETB_CXTMC_F128W64K_REG_BASE      + 0x00000304)
#define HWIO_ETR_ETFETB_FFCR_RMSK                                         0x7773
#define HWIO_ETR_ETFETB_FFCR_IN          \
        in_dword_masked(HWIO_ETR_ETFETB_FFCR_ADDR, HWIO_ETR_ETFETB_FFCR_RMSK)
#define HWIO_ETR_ETFETB_FFCR_INM(m)      \
        in_dword_masked(HWIO_ETR_ETFETB_FFCR_ADDR, m)
#define HWIO_ETR_ETFETB_FFCR_OUT(v)      \
        out_dword(HWIO_ETR_ETFETB_FFCR_ADDR,v)
#define HWIO_ETR_ETFETB_FFCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_ETR_ETFETB_FFCR_ADDR,m,v,HWIO_ETR_ETFETB_FFCR_IN)
#define HWIO_ETR_ETFETB_FFCR_DRAINBUFFER_BMSK                             0x4000
#define HWIO_ETR_ETFETB_FFCR_DRAINBUFFER_SHFT                                0xe
#define HWIO_ETR_ETFETB_FFCR_STOPONTRIGEVT_BMSK                           0x2000
#define HWIO_ETR_ETFETB_FFCR_STOPONTRIGEVT_SHFT                              0xd
#define HWIO_ETR_ETFETB_FFCR_STOPONFL_BMSK                                0x1000
#define HWIO_ETR_ETFETB_FFCR_STOPONFL_SHFT                                   0xc
#define HWIO_ETR_ETFETB_FFCR_TRIGONFL_BMSK                                 0x400
#define HWIO_ETR_ETFETB_FFCR_TRIGONFL_SHFT                                   0xa
#define HWIO_ETR_ETFETB_FFCR_TRIGONTRIGEVT_BMSK                            0x200
#define HWIO_ETR_ETFETB_FFCR_TRIGONTRIGEVT_SHFT                              0x9
#define HWIO_ETR_ETFETB_FFCR_TRIGONTRIGIN_BMSK                             0x100
#define HWIO_ETR_ETFETB_FFCR_TRIGONTRIGIN_SHFT                               0x8
#define HWIO_ETR_ETFETB_FFCR_FLUSHMAN_BMSK                                  0x40
#define HWIO_ETR_ETFETB_FFCR_FLUSHMAN_SHFT                                   0x6
#define HWIO_ETR_ETFETB_FFCR_FONTRIGEVT_BMSK                                0x20
#define HWIO_ETR_ETFETB_FFCR_FONTRIGEVT_SHFT                                 0x5
#define HWIO_ETR_ETFETB_FFCR_FONFLIN_BMSK                                   0x10
#define HWIO_ETR_ETFETB_FFCR_FONFLIN_SHFT                                    0x4
#define HWIO_ETR_ETFETB_FFCR_ENTI_BMSK                                       0x2
#define HWIO_ETR_ETFETB_FFCR_ENTI_SHFT                                       0x1
#define HWIO_ETR_ETFETB_FFCR_ENFT_BMSK                                       0x1
#define HWIO_ETR_ETFETB_FFCR_ENFT_SHFT                                       0x0

#define HWIO_ETR_ETFETB_PSCR_ADDR                                     (ETR_ETFETB_ETFETB_CXTMC_F128W64K_REG_BASE      + 0x00000308)
#define HWIO_ETR_ETFETB_PSCR_RMSK                                           0x1f
#define HWIO_ETR_ETFETB_PSCR_IN          \
        in_dword_masked(HWIO_ETR_ETFETB_PSCR_ADDR, HWIO_ETR_ETFETB_PSCR_RMSK)
#define HWIO_ETR_ETFETB_PSCR_INM(m)      \
        in_dword_masked(HWIO_ETR_ETFETB_PSCR_ADDR, m)
#define HWIO_ETR_ETFETB_PSCR_OUT(v)      \
        out_dword(HWIO_ETR_ETFETB_PSCR_ADDR,v)
#define HWIO_ETR_ETFETB_PSCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_ETR_ETFETB_PSCR_ADDR,m,v,HWIO_ETR_ETFETB_PSCR_IN)
#define HWIO_ETR_ETFETB_PSCR_PSCOUNT_BMSK                                   0x1f
#define HWIO_ETR_ETFETB_PSCR_PSCOUNT_SHFT                                    0x0

#define HWIO_ETR_ETFETB_ITATBMDATA0_ADDR                              (ETR_ETFETB_ETFETB_CXTMC_F128W64K_REG_BASE      + 0x00000ed0)
#define HWIO_ETR_ETFETB_ITATBMDATA0_RMSK                                 0x1ffff
#define HWIO_ETR_ETFETB_ITATBMDATA0_OUT(v)      \
        out_dword(HWIO_ETR_ETFETB_ITATBMDATA0_ADDR,v)
#define HWIO_ETR_ETFETB_ITATBMDATA0_ATDATAMBIT127_BMSK                   0x10000
#define HWIO_ETR_ETFETB_ITATBMDATA0_ATDATAMBIT127_SHFT                      0x10
#define HWIO_ETR_ETFETB_ITATBMDATA0_ATDATAMBIT119_BMSK                    0x8000
#define HWIO_ETR_ETFETB_ITATBMDATA0_ATDATAMBIT119_SHFT                       0xf
#define HWIO_ETR_ETFETB_ITATBMDATA0_ATDATAMBIT111_BMSK                    0x4000
#define HWIO_ETR_ETFETB_ITATBMDATA0_ATDATAMBIT111_SHFT                       0xe
#define HWIO_ETR_ETFETB_ITATBMDATA0_ATDATAMBIT103_BMSK                    0x2000
#define HWIO_ETR_ETFETB_ITATBMDATA0_ATDATAMBIT103_SHFT                       0xd
#define HWIO_ETR_ETFETB_ITATBMDATA0_ATDATAMBIT95_BMSK                     0x1000
#define HWIO_ETR_ETFETB_ITATBMDATA0_ATDATAMBIT95_SHFT                        0xc
#define HWIO_ETR_ETFETB_ITATBMDATA0_ATDATAMBIT87_BMSK                      0x800
#define HWIO_ETR_ETFETB_ITATBMDATA0_ATDATAMBIT87_SHFT                        0xb
#define HWIO_ETR_ETFETB_ITATBMDATA0_ATDATAMBIT79_BMSK                      0x400
#define HWIO_ETR_ETFETB_ITATBMDATA0_ATDATAMBIT79_SHFT                        0xa
#define HWIO_ETR_ETFETB_ITATBMDATA0_ATDATAMBIT71_BMSK                      0x200
#define HWIO_ETR_ETFETB_ITATBMDATA0_ATDATAMBIT71_SHFT                        0x9
#define HWIO_ETR_ETFETB_ITATBMDATA0_ATDATAMBIT63_BMSK                      0x100
#define HWIO_ETR_ETFETB_ITATBMDATA0_ATDATAMBIT63_SHFT                        0x8
#define HWIO_ETR_ETFETB_ITATBMDATA0_ATDATAMBIT55_BMSK                       0x80
#define HWIO_ETR_ETFETB_ITATBMDATA0_ATDATAMBIT55_SHFT                        0x7
#define HWIO_ETR_ETFETB_ITATBMDATA0_ATDATAMBIT47_BMSK                       0x40
#define HWIO_ETR_ETFETB_ITATBMDATA0_ATDATAMBIT47_SHFT                        0x6
#define HWIO_ETR_ETFETB_ITATBMDATA0_ATDATAMBIT39_BMSK                       0x20
#define HWIO_ETR_ETFETB_ITATBMDATA0_ATDATAMBIT39_SHFT                        0x5
#define HWIO_ETR_ETFETB_ITATBMDATA0_ATDATAMBIT31_BMSK                       0x10
#define HWIO_ETR_ETFETB_ITATBMDATA0_ATDATAMBIT31_SHFT                        0x4
#define HWIO_ETR_ETFETB_ITATBMDATA0_ATDATAMBIT23_BMSK                        0x8
#define HWIO_ETR_ETFETB_ITATBMDATA0_ATDATAMBIT23_SHFT                        0x3
#define HWIO_ETR_ETFETB_ITATBMDATA0_ATDATAMBIT15_BMSK                        0x4
#define HWIO_ETR_ETFETB_ITATBMDATA0_ATDATAMBIT15_SHFT                        0x2
#define HWIO_ETR_ETFETB_ITATBMDATA0_ATDATAMBIT7_BMSK                         0x2
#define HWIO_ETR_ETFETB_ITATBMDATA0_ATDATAMBIT7_SHFT                         0x1
#define HWIO_ETR_ETFETB_ITATBMDATA0_ATDATAMBIT0_BMSK                         0x1
#define HWIO_ETR_ETFETB_ITATBMDATA0_ATDATAMBIT0_SHFT                         0x0

#define HWIO_ETR_ETFETB_ITATBMCTR2_ADDR                               (ETR_ETFETB_ETFETB_CXTMC_F128W64K_REG_BASE      + 0x00000ed4)
#define HWIO_ETR_ETFETB_ITATBMCTR2_RMSK                                      0x7
#define HWIO_ETR_ETFETB_ITATBMCTR2_IN          \
        in_dword_masked(HWIO_ETR_ETFETB_ITATBMCTR2_ADDR, HWIO_ETR_ETFETB_ITATBMCTR2_RMSK)
#define HWIO_ETR_ETFETB_ITATBMCTR2_INM(m)      \
        in_dword_masked(HWIO_ETR_ETFETB_ITATBMCTR2_ADDR, m)
#define HWIO_ETR_ETFETB_ITATBMCTR2_SYNCREQM_BMSK                             0x4
#define HWIO_ETR_ETFETB_ITATBMCTR2_SYNCREQM_SHFT                             0x2
#define HWIO_ETR_ETFETB_ITATBMCTR2_AFVALIDM_BMSK                             0x2
#define HWIO_ETR_ETFETB_ITATBMCTR2_AFVALIDM_SHFT                             0x1
#define HWIO_ETR_ETFETB_ITATBMCTR2_ATREADYM_BMSK                             0x1
#define HWIO_ETR_ETFETB_ITATBMCTR2_ATREADYM_SHFT                             0x0

#define HWIO_ETR_ETFETB_ITATBMCTR1_ADDR                               (ETR_ETFETB_ETFETB_CXTMC_F128W64K_REG_BASE      + 0x00000ed8)
#define HWIO_ETR_ETFETB_ITATBMCTR1_RMSK                                     0x7f
#define HWIO_ETR_ETFETB_ITATBMCTR1_OUT(v)      \
        out_dword(HWIO_ETR_ETFETB_ITATBMCTR1_ADDR,v)
#define HWIO_ETR_ETFETB_ITATBMCTR1_ATIDM_BMSK                               0x7f
#define HWIO_ETR_ETFETB_ITATBMCTR1_ATIDM_SHFT                                0x0

#define HWIO_ETR_ETFETB_ITATBMCTR0_ADDR                               (ETR_ETFETB_ETFETB_CXTMC_F128W64K_REG_BASE      + 0x00000edc)
#define HWIO_ETR_ETFETB_ITATBMCTR0_RMSK                                    0xf03
#define HWIO_ETR_ETFETB_ITATBMCTR0_OUT(v)      \
        out_dword(HWIO_ETR_ETFETB_ITATBMCTR0_ADDR,v)
#define HWIO_ETR_ETFETB_ITATBMCTR0_ATBYTESM_BMSK                           0xf00
#define HWIO_ETR_ETFETB_ITATBMCTR0_ATBYTESM_SHFT                             0x8
#define HWIO_ETR_ETFETB_ITATBMCTR0_AFREADYM_BMSK                             0x2
#define HWIO_ETR_ETFETB_ITATBMCTR0_AFREADYM_SHFT                             0x1
#define HWIO_ETR_ETFETB_ITATBMCTR0_ATVALIDM_BMSK                             0x1
#define HWIO_ETR_ETFETB_ITATBMCTR0_ATVALIDM_SHFT                             0x0

#define HWIO_ETR_ETFETB_ITMISCOP0_ADDR                                (ETR_ETFETB_ETFETB_CXTMC_F128W64K_REG_BASE      + 0x00000ee0)
#define HWIO_ETR_ETFETB_ITMISCOP0_RMSK                                       0x3
#define HWIO_ETR_ETFETB_ITMISCOP0_OUT(v)      \
        out_dword(HWIO_ETR_ETFETB_ITMISCOP0_ADDR,v)
#define HWIO_ETR_ETFETB_ITMISCOP0_FULL_BMSK                                  0x2
#define HWIO_ETR_ETFETB_ITMISCOP0_FULL_SHFT                                  0x1
#define HWIO_ETR_ETFETB_ITMISCOP0_ACQCOMP_BMSK                               0x1
#define HWIO_ETR_ETFETB_ITMISCOP0_ACQCOMP_SHFT                               0x0

#define HWIO_ETR_ETFETB_ITTRFLIN_ADDR                                 (ETR_ETFETB_ETFETB_CXTMC_F128W64K_REG_BASE      + 0x00000ee8)
#define HWIO_ETR_ETFETB_ITTRFLIN_RMSK                                        0x3
#define HWIO_ETR_ETFETB_ITTRFLIN_IN          \
        in_dword_masked(HWIO_ETR_ETFETB_ITTRFLIN_ADDR, HWIO_ETR_ETFETB_ITTRFLIN_RMSK)
#define HWIO_ETR_ETFETB_ITTRFLIN_INM(m)      \
        in_dword_masked(HWIO_ETR_ETFETB_ITTRFLIN_ADDR, m)
#define HWIO_ETR_ETFETB_ITTRFLIN_FLUSHIN_BMSK                                0x2
#define HWIO_ETR_ETFETB_ITTRFLIN_FLUSHIN_SHFT                                0x1
#define HWIO_ETR_ETFETB_ITTRFLIN_TRIGIN_BMSK                                 0x1
#define HWIO_ETR_ETFETB_ITTRFLIN_TRIGIN_SHFT                                 0x0

#define HWIO_ETR_ETFETB_ITATBDATA0_ADDR                               (ETR_ETFETB_ETFETB_CXTMC_F128W64K_REG_BASE      + 0x00000eec)
#define HWIO_ETR_ETFETB_ITATBDATA0_RMSK                                  0x1ffff
#define HWIO_ETR_ETFETB_ITATBDATA0_IN          \
        in_dword_masked(HWIO_ETR_ETFETB_ITATBDATA0_ADDR, HWIO_ETR_ETFETB_ITATBDATA0_RMSK)
#define HWIO_ETR_ETFETB_ITATBDATA0_INM(m)      \
        in_dword_masked(HWIO_ETR_ETFETB_ITATBDATA0_ADDR, m)
#define HWIO_ETR_ETFETB_ITATBDATA0_ATDATASBIT127_BMSK                    0x10000
#define HWIO_ETR_ETFETB_ITATBDATA0_ATDATASBIT127_SHFT                       0x10
#define HWIO_ETR_ETFETB_ITATBDATA0_ATDATASBIT119_BMSK                     0x8000
#define HWIO_ETR_ETFETB_ITATBDATA0_ATDATASBIT119_SHFT                        0xf
#define HWIO_ETR_ETFETB_ITATBDATA0_ATDATASBIT111_BMSK                     0x4000
#define HWIO_ETR_ETFETB_ITATBDATA0_ATDATASBIT111_SHFT                        0xe
#define HWIO_ETR_ETFETB_ITATBDATA0_ATDATASBIT103_BMSK                     0x2000
#define HWIO_ETR_ETFETB_ITATBDATA0_ATDATASBIT103_SHFT                        0xd
#define HWIO_ETR_ETFETB_ITATBDATA0_ATDATASBIT95_BMSK                      0x1000
#define HWIO_ETR_ETFETB_ITATBDATA0_ATDATASBIT95_SHFT                         0xc
#define HWIO_ETR_ETFETB_ITATBDATA0_ATDATASBIT87_BMSK                       0x800
#define HWIO_ETR_ETFETB_ITATBDATA0_ATDATASBIT87_SHFT                         0xb
#define HWIO_ETR_ETFETB_ITATBDATA0_ATDATASBIT79_BMSK                       0x400
#define HWIO_ETR_ETFETB_ITATBDATA0_ATDATASBIT79_SHFT                         0xa
#define HWIO_ETR_ETFETB_ITATBDATA0_ATDATASBIT71_BMSK                       0x200
#define HWIO_ETR_ETFETB_ITATBDATA0_ATDATASBIT71_SHFT                         0x9
#define HWIO_ETR_ETFETB_ITATBDATA0_ATDATASBIT63_BMSK                       0x100
#define HWIO_ETR_ETFETB_ITATBDATA0_ATDATASBIT63_SHFT                         0x8
#define HWIO_ETR_ETFETB_ITATBDATA0_ATDATASBIT55_BMSK                        0x80
#define HWIO_ETR_ETFETB_ITATBDATA0_ATDATASBIT55_SHFT                         0x7
#define HWIO_ETR_ETFETB_ITATBDATA0_ATDATASBIT47_BMSK                        0x40
#define HWIO_ETR_ETFETB_ITATBDATA0_ATDATASBIT47_SHFT                         0x6
#define HWIO_ETR_ETFETB_ITATBDATA0_ATDATASBIT39_BMSK                        0x20
#define HWIO_ETR_ETFETB_ITATBDATA0_ATDATASBIT39_SHFT                         0x5
#define HWIO_ETR_ETFETB_ITATBDATA0_ATDATASBIT31_BMSK                        0x10
#define HWIO_ETR_ETFETB_ITATBDATA0_ATDATASBIT31_SHFT                         0x4
#define HWIO_ETR_ETFETB_ITATBDATA0_ATDATASBIT23_BMSK                         0x8
#define HWIO_ETR_ETFETB_ITATBDATA0_ATDATASBIT23_SHFT                         0x3
#define HWIO_ETR_ETFETB_ITATBDATA0_ATDATASBIT15_BMSK                         0x4
#define HWIO_ETR_ETFETB_ITATBDATA0_ATDATASBIT15_SHFT                         0x2
#define HWIO_ETR_ETFETB_ITATBDATA0_ATDATASBIT7_BMSK                          0x2
#define HWIO_ETR_ETFETB_ITATBDATA0_ATDATASBIT7_SHFT                          0x1
#define HWIO_ETR_ETFETB_ITATBDATA0_ATDATASBIT0_BMSK                          0x1
#define HWIO_ETR_ETFETB_ITATBDATA0_ATDATASBIT0_SHFT                          0x0

#define HWIO_ETR_ETFETB_ITATBCTR2_ADDR                                (ETR_ETFETB_ETFETB_CXTMC_F128W64K_REG_BASE      + 0x00000ef0)
#define HWIO_ETR_ETFETB_ITATBCTR2_RMSK                                       0x7
#define HWIO_ETR_ETFETB_ITATBCTR2_OUT(v)      \
        out_dword(HWIO_ETR_ETFETB_ITATBCTR2_ADDR,v)
#define HWIO_ETR_ETFETB_ITATBCTR2_SYNCREQS_BMSK                              0x4
#define HWIO_ETR_ETFETB_ITATBCTR2_SYNCREQS_SHFT                              0x2
#define HWIO_ETR_ETFETB_ITATBCTR2_AFVALIDS_BMSK                              0x2
#define HWIO_ETR_ETFETB_ITATBCTR2_AFVALIDS_SHFT                              0x1
#define HWIO_ETR_ETFETB_ITATBCTR2_ATREADYS_BMSK                              0x1
#define HWIO_ETR_ETFETB_ITATBCTR2_ATREADYS_SHFT                              0x0

#define HWIO_ETR_ETFETB_ITATBCTR1_ADDR                                (ETR_ETFETB_ETFETB_CXTMC_F128W64K_REG_BASE      + 0x00000ef4)
#define HWIO_ETR_ETFETB_ITATBCTR1_RMSK                                      0x7f
#define HWIO_ETR_ETFETB_ITATBCTR1_IN          \
        in_dword_masked(HWIO_ETR_ETFETB_ITATBCTR1_ADDR, HWIO_ETR_ETFETB_ITATBCTR1_RMSK)
#define HWIO_ETR_ETFETB_ITATBCTR1_INM(m)      \
        in_dword_masked(HWIO_ETR_ETFETB_ITATBCTR1_ADDR, m)
#define HWIO_ETR_ETFETB_ITATBCTR1_ATIDS_BMSK                                0x7f
#define HWIO_ETR_ETFETB_ITATBCTR1_ATIDS_SHFT                                 0x0

#define HWIO_ETR_ETFETB_ITATBCTR0_ADDR                                (ETR_ETFETB_ETFETB_CXTMC_F128W64K_REG_BASE      + 0x00000ef8)
#define HWIO_ETR_ETFETB_ITATBCTR0_RMSK                                     0xf03
#define HWIO_ETR_ETFETB_ITATBCTR0_IN          \
        in_dword_masked(HWIO_ETR_ETFETB_ITATBCTR0_ADDR, HWIO_ETR_ETFETB_ITATBCTR0_RMSK)
#define HWIO_ETR_ETFETB_ITATBCTR0_INM(m)      \
        in_dword_masked(HWIO_ETR_ETFETB_ITATBCTR0_ADDR, m)
#define HWIO_ETR_ETFETB_ITATBCTR0_ATBYTESS_BMSK                            0xf00
#define HWIO_ETR_ETFETB_ITATBCTR0_ATBYTESS_SHFT                              0x8
#define HWIO_ETR_ETFETB_ITATBCTR0_AFREADYS_BMSK                              0x2
#define HWIO_ETR_ETFETB_ITATBCTR0_AFREADYS_SHFT                              0x1
#define HWIO_ETR_ETFETB_ITATBCTR0_ATVALIDS_BMSK                              0x1
#define HWIO_ETR_ETFETB_ITATBCTR0_ATVALIDS_SHFT                              0x0

#define HWIO_ETR_ETFETB_ITCTRL_ADDR                                   (ETR_ETFETB_ETFETB_CXTMC_F128W64K_REG_BASE      + 0x00000f00)
#define HWIO_ETR_ETFETB_ITCTRL_RMSK                                          0x1
#define HWIO_ETR_ETFETB_ITCTRL_IN          \
        in_dword_masked(HWIO_ETR_ETFETB_ITCTRL_ADDR, HWIO_ETR_ETFETB_ITCTRL_RMSK)
#define HWIO_ETR_ETFETB_ITCTRL_INM(m)      \
        in_dword_masked(HWIO_ETR_ETFETB_ITCTRL_ADDR, m)
#define HWIO_ETR_ETFETB_ITCTRL_OUT(v)      \
        out_dword(HWIO_ETR_ETFETB_ITCTRL_ADDR,v)
#define HWIO_ETR_ETFETB_ITCTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_ETR_ETFETB_ITCTRL_ADDR,m,v,HWIO_ETR_ETFETB_ITCTRL_IN)
#define HWIO_ETR_ETFETB_ITCTRL_INTEGRATION_MODE_BMSK                         0x1
#define HWIO_ETR_ETFETB_ITCTRL_INTEGRATION_MODE_SHFT                         0x0

#define HWIO_ETR_ETFETB_CLAIMSET_ADDR                                 (ETR_ETFETB_ETFETB_CXTMC_F128W64K_REG_BASE      + 0x00000fa0)
#define HWIO_ETR_ETFETB_CLAIMSET_RMSK                                        0xf
#define HWIO_ETR_ETFETB_CLAIMSET_IN          \
        in_dword_masked(HWIO_ETR_ETFETB_CLAIMSET_ADDR, HWIO_ETR_ETFETB_CLAIMSET_RMSK)
#define HWIO_ETR_ETFETB_CLAIMSET_INM(m)      \
        in_dword_masked(HWIO_ETR_ETFETB_CLAIMSET_ADDR, m)
#define HWIO_ETR_ETFETB_CLAIMSET_OUT(v)      \
        out_dword(HWIO_ETR_ETFETB_CLAIMSET_ADDR,v)
#define HWIO_ETR_ETFETB_CLAIMSET_OUTM(m,v) \
        out_dword_masked_ns(HWIO_ETR_ETFETB_CLAIMSET_ADDR,m,v,HWIO_ETR_ETFETB_CLAIMSET_IN)
#define HWIO_ETR_ETFETB_CLAIMSET_CLAIMSET_BMSK                               0xf
#define HWIO_ETR_ETFETB_CLAIMSET_CLAIMSET_SHFT                               0x0

#define HWIO_ETR_ETFETB_CLAIMCLR_ADDR                                 (ETR_ETFETB_ETFETB_CXTMC_F128W64K_REG_BASE      + 0x00000fa4)
#define HWIO_ETR_ETFETB_CLAIMCLR_RMSK                                        0xf
#define HWIO_ETR_ETFETB_CLAIMCLR_IN          \
        in_dword_masked(HWIO_ETR_ETFETB_CLAIMCLR_ADDR, HWIO_ETR_ETFETB_CLAIMCLR_RMSK)
#define HWIO_ETR_ETFETB_CLAIMCLR_INM(m)      \
        in_dword_masked(HWIO_ETR_ETFETB_CLAIMCLR_ADDR, m)
#define HWIO_ETR_ETFETB_CLAIMCLR_OUT(v)      \
        out_dword(HWIO_ETR_ETFETB_CLAIMCLR_ADDR,v)
#define HWIO_ETR_ETFETB_CLAIMCLR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_ETR_ETFETB_CLAIMCLR_ADDR,m,v,HWIO_ETR_ETFETB_CLAIMCLR_IN)
#define HWIO_ETR_ETFETB_CLAIMCLR_CLAIMCLR_BMSK                               0xf
#define HWIO_ETR_ETFETB_CLAIMCLR_CLAIMCLR_SHFT                               0x0

#define HWIO_ETR_ETFETB_LAR_ADDR                                      (ETR_ETFETB_ETFETB_CXTMC_F128W64K_REG_BASE      + 0x00000fb0)
#define HWIO_ETR_ETFETB_LAR_RMSK                                      0xffffffff
#define HWIO_ETR_ETFETB_LAR_OUT(v)      \
        out_dword(HWIO_ETR_ETFETB_LAR_ADDR,v)
#define HWIO_ETR_ETFETB_LAR_ACCESS_W_BMSK                             0xffffffff
#define HWIO_ETR_ETFETB_LAR_ACCESS_W_SHFT                                    0x0

#define HWIO_ETR_ETFETB_LSR_ADDR                                      (ETR_ETFETB_ETFETB_CXTMC_F128W64K_REG_BASE      + 0x00000fb4)
#define HWIO_ETR_ETFETB_LSR_RMSK                                             0x7
#define HWIO_ETR_ETFETB_LSR_IN          \
        in_dword_masked(HWIO_ETR_ETFETB_LSR_ADDR, HWIO_ETR_ETFETB_LSR_RMSK)
#define HWIO_ETR_ETFETB_LSR_INM(m)      \
        in_dword_masked(HWIO_ETR_ETFETB_LSR_ADDR, m)
#define HWIO_ETR_ETFETB_LSR_LOCKTYPE_BMSK                                    0x4
#define HWIO_ETR_ETFETB_LSR_LOCKTYPE_SHFT                                    0x2
#define HWIO_ETR_ETFETB_LSR_LOCKGRANT_BMSK                                   0x2
#define HWIO_ETR_ETFETB_LSR_LOCKGRANT_SHFT                                   0x1
#define HWIO_ETR_ETFETB_LSR_LOCKEXIST_BMSK                                   0x1
#define HWIO_ETR_ETFETB_LSR_LOCKEXIST_SHFT                                   0x0

#define HWIO_ETR_ETFETB_AUTHSTATUS_ADDR                               (ETR_ETFETB_ETFETB_CXTMC_F128W64K_REG_BASE      + 0x00000fb8)
#define HWIO_ETR_ETFETB_AUTHSTATUS_RMSK                                     0xff
#define HWIO_ETR_ETFETB_AUTHSTATUS_IN          \
        in_dword_masked(HWIO_ETR_ETFETB_AUTHSTATUS_ADDR, HWIO_ETR_ETFETB_AUTHSTATUS_RMSK)
#define HWIO_ETR_ETFETB_AUTHSTATUS_INM(m)      \
        in_dword_masked(HWIO_ETR_ETFETB_AUTHSTATUS_ADDR, m)
#define HWIO_ETR_ETFETB_AUTHSTATUS_SNID_BMSK                                0xc0
#define HWIO_ETR_ETFETB_AUTHSTATUS_SNID_SHFT                                 0x6
#define HWIO_ETR_ETFETB_AUTHSTATUS_SID_BMSK                                 0x30
#define HWIO_ETR_ETFETB_AUTHSTATUS_SID_SHFT                                  0x4
#define HWIO_ETR_ETFETB_AUTHSTATUS_NSNID_BMSK                                0xc
#define HWIO_ETR_ETFETB_AUTHSTATUS_NSNID_SHFT                                0x2
#define HWIO_ETR_ETFETB_AUTHSTATUS_NSID_BMSK                                 0x3
#define HWIO_ETR_ETFETB_AUTHSTATUS_NSID_SHFT                                 0x0

#define HWIO_ETR_ETFETB_DEVID_ADDR                                    (ETR_ETFETB_ETFETB_CXTMC_F128W64K_REG_BASE      + 0x00000fc8)
#define HWIO_ETR_ETFETB_DEVID_RMSK                                         0x7ff
#define HWIO_ETR_ETFETB_DEVID_IN          \
        in_dword_masked(HWIO_ETR_ETFETB_DEVID_ADDR, HWIO_ETR_ETFETB_DEVID_RMSK)
#define HWIO_ETR_ETFETB_DEVID_INM(m)      \
        in_dword_masked(HWIO_ETR_ETFETB_DEVID_ADDR, m)
#define HWIO_ETR_ETFETB_DEVID_MEMWIDTH_BMSK                                0x700
#define HWIO_ETR_ETFETB_DEVID_MEMWIDTH_SHFT                                  0x8
#define HWIO_ETR_ETFETB_DEVID_CONFIGTYPE_BMSK                               0xc0
#define HWIO_ETR_ETFETB_DEVID_CONFIGTYPE_SHFT                                0x6
#define HWIO_ETR_ETFETB_DEVID_CLKSCHEME_BMSK                                0x20
#define HWIO_ETR_ETFETB_DEVID_CLKSCHEME_SHFT                                 0x5
#define HWIO_ETR_ETFETB_DEVID_ATBINPORTCOUNT_BMSK                           0x1f
#define HWIO_ETR_ETFETB_DEVID_ATBINPORTCOUNT_SHFT                            0x0

#define HWIO_ETR_ETFETB_DEVTYPE_ADDR                                  (ETR_ETFETB_ETFETB_CXTMC_F128W64K_REG_BASE      + 0x00000fcc)
#define HWIO_ETR_ETFETB_DEVTYPE_RMSK                                        0xff
#define HWIO_ETR_ETFETB_DEVTYPE_IN          \
        in_dword_masked(HWIO_ETR_ETFETB_DEVTYPE_ADDR, HWIO_ETR_ETFETB_DEVTYPE_RMSK)
#define HWIO_ETR_ETFETB_DEVTYPE_INM(m)      \
        in_dword_masked(HWIO_ETR_ETFETB_DEVTYPE_ADDR, m)
#define HWIO_ETR_ETFETB_DEVTYPE_SUB_TYPE_BMSK                               0xf0
#define HWIO_ETR_ETFETB_DEVTYPE_SUB_TYPE_SHFT                                0x4
#define HWIO_ETR_ETFETB_DEVTYPE_MAJOR_TYPE_BMSK                              0xf
#define HWIO_ETR_ETFETB_DEVTYPE_MAJOR_TYPE_SHFT                              0x0

#define HWIO_ETR_ETFETB_PERIPHID0_ADDR                                (ETR_ETFETB_ETFETB_CXTMC_F128W64K_REG_BASE      + 0x00000fe0)
#define HWIO_ETR_ETFETB_PERIPHID0_RMSK                                      0xff
#define HWIO_ETR_ETFETB_PERIPHID0_IN          \
        in_dword_masked(HWIO_ETR_ETFETB_PERIPHID0_ADDR, HWIO_ETR_ETFETB_PERIPHID0_RMSK)
#define HWIO_ETR_ETFETB_PERIPHID0_INM(m)      \
        in_dword_masked(HWIO_ETR_ETFETB_PERIPHID0_ADDR, m)
#define HWIO_ETR_ETFETB_PERIPHID0_PART_NUMBER_BITS7TO0_BMSK                 0xff
#define HWIO_ETR_ETFETB_PERIPHID0_PART_NUMBER_BITS7TO0_SHFT                  0x0

#define HWIO_ETR_ETFETB_PERIPHID1_ADDR                                (ETR_ETFETB_ETFETB_CXTMC_F128W64K_REG_BASE      + 0x00000fe4)
#define HWIO_ETR_ETFETB_PERIPHID1_RMSK                                      0xff
#define HWIO_ETR_ETFETB_PERIPHID1_IN          \
        in_dword_masked(HWIO_ETR_ETFETB_PERIPHID1_ADDR, HWIO_ETR_ETFETB_PERIPHID1_RMSK)
#define HWIO_ETR_ETFETB_PERIPHID1_INM(m)      \
        in_dword_masked(HWIO_ETR_ETFETB_PERIPHID1_ADDR, m)
#define HWIO_ETR_ETFETB_PERIPHID1_JEP106_BITS3TO0_BMSK                      0xf0
#define HWIO_ETR_ETFETB_PERIPHID1_JEP106_BITS3TO0_SHFT                       0x4
#define HWIO_ETR_ETFETB_PERIPHID1_PART_NUMBER_BITS11TO8_BMSK                 0xf
#define HWIO_ETR_ETFETB_PERIPHID1_PART_NUMBER_BITS11TO8_SHFT                 0x0

#define HWIO_ETR_ETFETB_PERIPHID2_ADDR                                (ETR_ETFETB_ETFETB_CXTMC_F128W64K_REG_BASE      + 0x00000fe8)
#define HWIO_ETR_ETFETB_PERIPHID2_RMSK                                      0xff
#define HWIO_ETR_ETFETB_PERIPHID2_IN          \
        in_dword_masked(HWIO_ETR_ETFETB_PERIPHID2_ADDR, HWIO_ETR_ETFETB_PERIPHID2_RMSK)
#define HWIO_ETR_ETFETB_PERIPHID2_INM(m)      \
        in_dword_masked(HWIO_ETR_ETFETB_PERIPHID2_ADDR, m)
#define HWIO_ETR_ETFETB_PERIPHID2_REVISION_BMSK                             0xf0
#define HWIO_ETR_ETFETB_PERIPHID2_REVISION_SHFT                              0x4
#define HWIO_ETR_ETFETB_PERIPHID2_JEDEC_BMSK                                 0x8
#define HWIO_ETR_ETFETB_PERIPHID2_JEDEC_SHFT                                 0x3
#define HWIO_ETR_ETFETB_PERIPHID2_JEP106_BITS6TO4_BMSK                       0x7
#define HWIO_ETR_ETFETB_PERIPHID2_JEP106_BITS6TO4_SHFT                       0x0

#define HWIO_ETR_ETFETB_PERIPHID3_ADDR                                (ETR_ETFETB_ETFETB_CXTMC_F128W64K_REG_BASE      + 0x00000fec)
#define HWIO_ETR_ETFETB_PERIPHID3_RMSK                                      0xff
#define HWIO_ETR_ETFETB_PERIPHID3_IN          \
        in_dword_masked(HWIO_ETR_ETFETB_PERIPHID3_ADDR, HWIO_ETR_ETFETB_PERIPHID3_RMSK)
#define HWIO_ETR_ETFETB_PERIPHID3_INM(m)      \
        in_dword_masked(HWIO_ETR_ETFETB_PERIPHID3_ADDR, m)
#define HWIO_ETR_ETFETB_PERIPHID3_REVAND_BMSK                               0xf0
#define HWIO_ETR_ETFETB_PERIPHID3_REVAND_SHFT                                0x4
#define HWIO_ETR_ETFETB_PERIPHID3_CUSTOMER_MODIFIED_BMSK                     0xf
#define HWIO_ETR_ETFETB_PERIPHID3_CUSTOMER_MODIFIED_SHFT                     0x0

#define HWIO_ETR_ETFETB_PERIPHID4_ADDR                                (ETR_ETFETB_ETFETB_CXTMC_F128W64K_REG_BASE      + 0x00000fd0)
#define HWIO_ETR_ETFETB_PERIPHID4_RMSK                                      0xff
#define HWIO_ETR_ETFETB_PERIPHID4_IN          \
        in_dword_masked(HWIO_ETR_ETFETB_PERIPHID4_ADDR, HWIO_ETR_ETFETB_PERIPHID4_RMSK)
#define HWIO_ETR_ETFETB_PERIPHID4_INM(m)      \
        in_dword_masked(HWIO_ETR_ETFETB_PERIPHID4_ADDR, m)
#define HWIO_ETR_ETFETB_PERIPHID4_FOURKB_COUNT_BMSK                         0xf0
#define HWIO_ETR_ETFETB_PERIPHID4_FOURKB_COUNT_SHFT                          0x4
#define HWIO_ETR_ETFETB_PERIPHID4_JEP106_CONT_BMSK                           0xf
#define HWIO_ETR_ETFETB_PERIPHID4_JEP106_CONT_SHFT                           0x0

#define HWIO_ETR_ETFETB_PERIPHID5_ADDR                                (ETR_ETFETB_ETFETB_CXTMC_F128W64K_REG_BASE      + 0x00000fd4)
#define HWIO_ETR_ETFETB_PERIPHID5_RMSK                                0xffffffff
#define HWIO_ETR_ETFETB_PERIPHID5_IN          \
        in_dword_masked(HWIO_ETR_ETFETB_PERIPHID5_ADDR, HWIO_ETR_ETFETB_PERIPHID5_RMSK)
#define HWIO_ETR_ETFETB_PERIPHID5_INM(m)      \
        in_dword_masked(HWIO_ETR_ETFETB_PERIPHID5_ADDR, m)
#define HWIO_ETR_ETFETB_PERIPHID5_OUT(v)      \
        out_dword(HWIO_ETR_ETFETB_PERIPHID5_ADDR,v)
#define HWIO_ETR_ETFETB_PERIPHID5_OUTM(m,v) \
        out_dword_masked_ns(HWIO_ETR_ETFETB_PERIPHID5_ADDR,m,v,HWIO_ETR_ETFETB_PERIPHID5_IN)
#define HWIO_ETR_ETFETB_PERIPHID5_PERIPHID5_BMSK                      0xffffffff
#define HWIO_ETR_ETFETB_PERIPHID5_PERIPHID5_SHFT                             0x0

#define HWIO_ETR_ETFETB_PERIPHID6_ADDR                                (ETR_ETFETB_ETFETB_CXTMC_F128W64K_REG_BASE      + 0x00000fd8)
#define HWIO_ETR_ETFETB_PERIPHID6_RMSK                                0xffffffff
#define HWIO_ETR_ETFETB_PERIPHID6_IN          \
        in_dword_masked(HWIO_ETR_ETFETB_PERIPHID6_ADDR, HWIO_ETR_ETFETB_PERIPHID6_RMSK)
#define HWIO_ETR_ETFETB_PERIPHID6_INM(m)      \
        in_dword_masked(HWIO_ETR_ETFETB_PERIPHID6_ADDR, m)
#define HWIO_ETR_ETFETB_PERIPHID6_OUT(v)      \
        out_dword(HWIO_ETR_ETFETB_PERIPHID6_ADDR,v)
#define HWIO_ETR_ETFETB_PERIPHID6_OUTM(m,v) \
        out_dword_masked_ns(HWIO_ETR_ETFETB_PERIPHID6_ADDR,m,v,HWIO_ETR_ETFETB_PERIPHID6_IN)
#define HWIO_ETR_ETFETB_PERIPHID6_PERIPHID6_BMSK                      0xffffffff
#define HWIO_ETR_ETFETB_PERIPHID6_PERIPHID6_SHFT                             0x0

#define HWIO_ETR_ETFETB_PERIPHID7_ADDR                                (ETR_ETFETB_ETFETB_CXTMC_F128W64K_REG_BASE      + 0x00000fdc)
#define HWIO_ETR_ETFETB_PERIPHID7_RMSK                                0xffffffff
#define HWIO_ETR_ETFETB_PERIPHID7_IN          \
        in_dword_masked(HWIO_ETR_ETFETB_PERIPHID7_ADDR, HWIO_ETR_ETFETB_PERIPHID7_RMSK)
#define HWIO_ETR_ETFETB_PERIPHID7_INM(m)      \
        in_dword_masked(HWIO_ETR_ETFETB_PERIPHID7_ADDR, m)
#define HWIO_ETR_ETFETB_PERIPHID7_OUT(v)      \
        out_dword(HWIO_ETR_ETFETB_PERIPHID7_ADDR,v)
#define HWIO_ETR_ETFETB_PERIPHID7_OUTM(m,v) \
        out_dword_masked_ns(HWIO_ETR_ETFETB_PERIPHID7_ADDR,m,v,HWIO_ETR_ETFETB_PERIPHID7_IN)
#define HWIO_ETR_ETFETB_PERIPHID7_PERIPHID7_BMSK                      0xffffffff
#define HWIO_ETR_ETFETB_PERIPHID7_PERIPHID7_SHFT                             0x0

#define HWIO_ETR_ETFETB_COMPID0_ADDR                                  (ETR_ETFETB_ETFETB_CXTMC_F128W64K_REG_BASE      + 0x00000ff0)
#define HWIO_ETR_ETFETB_COMPID0_RMSK                                        0xff
#define HWIO_ETR_ETFETB_COMPID0_IN          \
        in_dword_masked(HWIO_ETR_ETFETB_COMPID0_ADDR, HWIO_ETR_ETFETB_COMPID0_RMSK)
#define HWIO_ETR_ETFETB_COMPID0_INM(m)      \
        in_dword_masked(HWIO_ETR_ETFETB_COMPID0_ADDR, m)
#define HWIO_ETR_ETFETB_COMPID0_PREAMBLE_BMSK                               0xff
#define HWIO_ETR_ETFETB_COMPID0_PREAMBLE_SHFT                                0x0

#define HWIO_ETR_ETFETB_COMPID1_ADDR                                  (ETR_ETFETB_ETFETB_CXTMC_F128W64K_REG_BASE      + 0x00000ff4)
#define HWIO_ETR_ETFETB_COMPID1_RMSK                                        0xff
#define HWIO_ETR_ETFETB_COMPID1_IN          \
        in_dword_masked(HWIO_ETR_ETFETB_COMPID1_ADDR, HWIO_ETR_ETFETB_COMPID1_RMSK)
#define HWIO_ETR_ETFETB_COMPID1_INM(m)      \
        in_dword_masked(HWIO_ETR_ETFETB_COMPID1_ADDR, m)
#define HWIO_ETR_ETFETB_COMPID1_CLASS_BMSK                                  0xf0
#define HWIO_ETR_ETFETB_COMPID1_CLASS_SHFT                                   0x4
#define HWIO_ETR_ETFETB_COMPID1_PREAMBLE_BMSK                                0xf
#define HWIO_ETR_ETFETB_COMPID1_PREAMBLE_SHFT                                0x0

#define HWIO_ETR_ETFETB_COMPID2_ADDR                                  (ETR_ETFETB_ETFETB_CXTMC_F128W64K_REG_BASE      + 0x00000ff8)
#define HWIO_ETR_ETFETB_COMPID2_RMSK                                        0xff
#define HWIO_ETR_ETFETB_COMPID2_IN          \
        in_dword_masked(HWIO_ETR_ETFETB_COMPID2_ADDR, HWIO_ETR_ETFETB_COMPID2_RMSK)
#define HWIO_ETR_ETFETB_COMPID2_INM(m)      \
        in_dword_masked(HWIO_ETR_ETFETB_COMPID2_ADDR, m)
#define HWIO_ETR_ETFETB_COMPID2_PREAMBLE_BMSK                               0xff
#define HWIO_ETR_ETFETB_COMPID2_PREAMBLE_SHFT                                0x0

#define HWIO_ETR_ETFETB_COMPID3_ADDR                                  (ETR_ETFETB_ETFETB_CXTMC_F128W64K_REG_BASE      + 0x00000ffc)
#define HWIO_ETR_ETFETB_COMPID3_RMSK                                        0xff
#define HWIO_ETR_ETFETB_COMPID3_IN          \
        in_dword_masked(HWIO_ETR_ETFETB_COMPID3_ADDR, HWIO_ETR_ETFETB_COMPID3_RMSK)
#define HWIO_ETR_ETFETB_COMPID3_INM(m)      \
        in_dword_masked(HWIO_ETR_ETFETB_COMPID3_ADDR, m)
#define HWIO_ETR_ETFETB_COMPID3_PREAMBLE_BMSK                               0xff
#define HWIO_ETR_ETFETB_COMPID3_PREAMBLE_SHFT                                0x0

/*----------------------------------------------------------------------------
 * MODULE: CPU_EVENTS_E0_ETB1_TMC_CXTMC_F128W64K
 *--------------------------------------------------------------------------*/

#define CPU_EVENTS_E0_ETB1_TMC_CXTMC_F128W64K_REG_BASE                            (QDSS_AMBERWING_BASE      + 0x016c0000)

#define HWIO_CPU_EVENTS_E0_ETB1_TMC_RSZ_ADDR                                      (CPU_EVENTS_E0_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000004)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_RSZ_RMSK                                      0x7fffffff
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_RSZ_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB1_TMC_RSZ_ADDR, HWIO_CPU_EVENTS_E0_ETB1_TMC_RSZ_RMSK)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_RSZ_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB1_TMC_RSZ_ADDR, m)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_RSZ_RSZ_BMSK                                  0x7fffffff
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_RSZ_RSZ_SHFT                                         0x0

#define HWIO_CPU_EVENTS_E0_ETB1_TMC_STS_ADDR                                      (CPU_EVENTS_E0_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x0000000c)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_STS_RMSK                                            0x1f
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_STS_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB1_TMC_STS_ADDR, HWIO_CPU_EVENTS_E0_ETB1_TMC_STS_RMSK)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_STS_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB1_TMC_STS_ADDR, m)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_STS_EMPTY_BMSK                                      0x10
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_STS_EMPTY_SHFT                                       0x4
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_STS_FTEMPTY_BMSK                                     0x8
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_STS_FTEMPTY_SHFT                                     0x3
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_STS_TMCREADY_BMSK                                    0x4
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_STS_TMCREADY_SHFT                                    0x2
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_STS_TRIGGERED_BMSK                                   0x2
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_STS_TRIGGERED_SHFT                                   0x1
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_STS_FULL_BMSK                                        0x1
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_STS_FULL_SHFT                                        0x0

#define HWIO_CPU_EVENTS_E0_ETB1_TMC_RRD_ADDR                                      (CPU_EVENTS_E0_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000010)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_RRD_RMSK                                      0xffffffff
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_RRD_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB1_TMC_RRD_ADDR, HWIO_CPU_EVENTS_E0_ETB1_TMC_RRD_RMSK)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_RRD_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB1_TMC_RRD_ADDR, m)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_RRD_RRD_BMSK                                  0xffffffff
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_RRD_RRD_SHFT                                         0x0

#define HWIO_CPU_EVENTS_E0_ETB1_TMC_RRP_ADDR                                      (CPU_EVENTS_E0_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000014)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_RRP_RMSK                                          0xffff
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_RRP_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB1_TMC_RRP_ADDR, HWIO_CPU_EVENTS_E0_ETB1_TMC_RRP_RMSK)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_RRP_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB1_TMC_RRP_ADDR, m)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_RRP_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_E0_ETB1_TMC_RRP_ADDR,v)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_RRP_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CPU_EVENTS_E0_ETB1_TMC_RRP_ADDR,m,v,HWIO_CPU_EVENTS_E0_ETB1_TMC_RRP_IN)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_RRP_RRP_BMSK                                      0xffff
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_RRP_RRP_SHFT                                         0x0

#define HWIO_CPU_EVENTS_E0_ETB1_TMC_RWP_ADDR                                      (CPU_EVENTS_E0_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000018)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_RWP_RMSK                                          0xffff
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_RWP_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB1_TMC_RWP_ADDR, HWIO_CPU_EVENTS_E0_ETB1_TMC_RWP_RMSK)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_RWP_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB1_TMC_RWP_ADDR, m)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_RWP_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_E0_ETB1_TMC_RWP_ADDR,v)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_RWP_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CPU_EVENTS_E0_ETB1_TMC_RWP_ADDR,m,v,HWIO_CPU_EVENTS_E0_ETB1_TMC_RWP_IN)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_RWP_RWP_BMSK                                      0xffff
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_RWP_RWP_SHFT                                         0x0

#define HWIO_CPU_EVENTS_E0_ETB1_TMC_TRG_ADDR                                      (CPU_EVENTS_E0_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x0000001c)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_TRG_RMSK                                          0x3fff
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_TRG_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB1_TMC_TRG_ADDR, HWIO_CPU_EVENTS_E0_ETB1_TMC_TRG_RMSK)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_TRG_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB1_TMC_TRG_ADDR, m)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_TRG_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_E0_ETB1_TMC_TRG_ADDR,v)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_TRG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CPU_EVENTS_E0_ETB1_TMC_TRG_ADDR,m,v,HWIO_CPU_EVENTS_E0_ETB1_TMC_TRG_IN)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_TRG_TRG_BMSK                                      0x3fff
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_TRG_TRG_SHFT                                         0x0

#define HWIO_CPU_EVENTS_E0_ETB1_TMC_CTL_ADDR                                      (CPU_EVENTS_E0_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000020)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_CTL_RMSK                                             0x1
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_CTL_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB1_TMC_CTL_ADDR, HWIO_CPU_EVENTS_E0_ETB1_TMC_CTL_RMSK)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_CTL_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB1_TMC_CTL_ADDR, m)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_CTL_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_E0_ETB1_TMC_CTL_ADDR,v)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CPU_EVENTS_E0_ETB1_TMC_CTL_ADDR,m,v,HWIO_CPU_EVENTS_E0_ETB1_TMC_CTL_IN)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_CTL_TRACECAPTEN_BMSK                                 0x1
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_CTL_TRACECAPTEN_SHFT                                 0x0

#define HWIO_CPU_EVENTS_E0_ETB1_TMC_RWD_ADDR                                      (CPU_EVENTS_E0_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000024)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_RWD_RMSK                                      0xffffffff
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_RWD_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_E0_ETB1_TMC_RWD_ADDR,v)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_RWD_RWD_BMSK                                  0xffffffff
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_RWD_RWD_SHFT                                         0x0

#define HWIO_CPU_EVENTS_E0_ETB1_TMC_MODE_ADDR                                     (CPU_EVENTS_E0_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000028)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_MODE_RMSK                                            0x3
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_MODE_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB1_TMC_MODE_ADDR, HWIO_CPU_EVENTS_E0_ETB1_TMC_MODE_RMSK)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_MODE_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB1_TMC_MODE_ADDR, m)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_MODE_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_E0_ETB1_TMC_MODE_ADDR,v)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CPU_EVENTS_E0_ETB1_TMC_MODE_ADDR,m,v,HWIO_CPU_EVENTS_E0_ETB1_TMC_MODE_IN)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_MODE_MODE_BMSK                                       0x3
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_MODE_MODE_SHFT                                       0x0

#define HWIO_CPU_EVENTS_E0_ETB1_TMC_LBUFLEVEL_ADDR                                (CPU_EVENTS_E0_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x0000002c)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_LBUFLEVEL_RMSK                                    0x7fff
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_LBUFLEVEL_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB1_TMC_LBUFLEVEL_ADDR, HWIO_CPU_EVENTS_E0_ETB1_TMC_LBUFLEVEL_RMSK)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_LBUFLEVEL_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB1_TMC_LBUFLEVEL_ADDR, m)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_LBUFLEVEL_LBUFLEVEL_BMSK                          0x7fff
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_LBUFLEVEL_LBUFLEVEL_SHFT                             0x0

#define HWIO_CPU_EVENTS_E0_ETB1_TMC_CBUFLEVEL_ADDR                                (CPU_EVENTS_E0_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000030)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_CBUFLEVEL_RMSK                                    0x7fff
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_CBUFLEVEL_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB1_TMC_CBUFLEVEL_ADDR, HWIO_CPU_EVENTS_E0_ETB1_TMC_CBUFLEVEL_RMSK)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_CBUFLEVEL_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB1_TMC_CBUFLEVEL_ADDR, m)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_CBUFLEVEL_CBUFLEVEL_BMSK                          0x7fff
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_CBUFLEVEL_CBUFLEVEL_SHFT                             0x0

#define HWIO_CPU_EVENTS_E0_ETB1_TMC_BUFWM_ADDR                                    (CPU_EVENTS_E0_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000034)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_BUFWM_RMSK                                        0x3fff
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_BUFWM_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB1_TMC_BUFWM_ADDR, HWIO_CPU_EVENTS_E0_ETB1_TMC_BUFWM_RMSK)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_BUFWM_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB1_TMC_BUFWM_ADDR, m)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_BUFWM_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_E0_ETB1_TMC_BUFWM_ADDR,v)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_BUFWM_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CPU_EVENTS_E0_ETB1_TMC_BUFWM_ADDR,m,v,HWIO_CPU_EVENTS_E0_ETB1_TMC_BUFWM_IN)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_BUFWM_BUFWM_BMSK                                  0x3fff
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_BUFWM_BUFWM_SHFT                                     0x0

#define HWIO_CPU_EVENTS_E0_ETB1_TMC_FFSR_ADDR                                     (CPU_EVENTS_E0_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000300)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_FFSR_RMSK                                            0x3
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_FFSR_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB1_TMC_FFSR_ADDR, HWIO_CPU_EVENTS_E0_ETB1_TMC_FFSR_RMSK)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_FFSR_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB1_TMC_FFSR_ADDR, m)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_FFSR_FTSTOPPED_BMSK                                  0x2
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_FFSR_FTSTOPPED_SHFT                                  0x1
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_FFSR_FLINPROG_BMSK                                   0x1
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_FFSR_FLINPROG_SHFT                                   0x0

#define HWIO_CPU_EVENTS_E0_ETB1_TMC_FFCR_ADDR                                     (CPU_EVENTS_E0_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000304)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_FFCR_RMSK                                         0x7773
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_FFCR_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB1_TMC_FFCR_ADDR, HWIO_CPU_EVENTS_E0_ETB1_TMC_FFCR_RMSK)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_FFCR_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB1_TMC_FFCR_ADDR, m)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_FFCR_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_E0_ETB1_TMC_FFCR_ADDR,v)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_FFCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CPU_EVENTS_E0_ETB1_TMC_FFCR_ADDR,m,v,HWIO_CPU_EVENTS_E0_ETB1_TMC_FFCR_IN)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_FFCR_DRAINBUFFER_BMSK                             0x4000
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_FFCR_DRAINBUFFER_SHFT                                0xe
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_FFCR_STOPONTRIGEVT_BMSK                           0x2000
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_FFCR_STOPONTRIGEVT_SHFT                              0xd
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_FFCR_STOPONFL_BMSK                                0x1000
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_FFCR_STOPONFL_SHFT                                   0xc
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_FFCR_TRIGONFL_BMSK                                 0x400
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_FFCR_TRIGONFL_SHFT                                   0xa
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_FFCR_TRIGONTRIGEVT_BMSK                            0x200
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_FFCR_TRIGONTRIGEVT_SHFT                              0x9
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_FFCR_TRIGONTRIGIN_BMSK                             0x100
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_FFCR_TRIGONTRIGIN_SHFT                               0x8
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_FFCR_FLUSHMAN_BMSK                                  0x40
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_FFCR_FLUSHMAN_SHFT                                   0x6
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_FFCR_FONTRIGEVT_BMSK                                0x20
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_FFCR_FONTRIGEVT_SHFT                                 0x5
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_FFCR_FONFLIN_BMSK                                   0x10
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_FFCR_FONFLIN_SHFT                                    0x4
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_FFCR_ENTI_BMSK                                       0x2
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_FFCR_ENTI_SHFT                                       0x1
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_FFCR_ENFT_BMSK                                       0x1
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_FFCR_ENFT_SHFT                                       0x0

#define HWIO_CPU_EVENTS_E0_ETB1_TMC_PSCR_ADDR                                     (CPU_EVENTS_E0_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000308)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_PSCR_RMSK                                           0x1f
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_PSCR_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB1_TMC_PSCR_ADDR, HWIO_CPU_EVENTS_E0_ETB1_TMC_PSCR_RMSK)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_PSCR_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB1_TMC_PSCR_ADDR, m)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_PSCR_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_E0_ETB1_TMC_PSCR_ADDR,v)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_PSCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CPU_EVENTS_E0_ETB1_TMC_PSCR_ADDR,m,v,HWIO_CPU_EVENTS_E0_ETB1_TMC_PSCR_IN)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_PSCR_PSCOUNT_BMSK                                   0x1f
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_PSCR_PSCOUNT_SHFT                                    0x0

#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBMDATA0_ADDR                              (CPU_EVENTS_E0_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000ed0)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBMDATA0_RMSK                                 0x1ffff
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBMDATA0_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBMDATA0_ADDR,v)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBMDATA0_ATDATAMBIT127_BMSK                   0x10000
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBMDATA0_ATDATAMBIT127_SHFT                      0x10
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBMDATA0_ATDATAMBIT119_BMSK                    0x8000
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBMDATA0_ATDATAMBIT119_SHFT                       0xf
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBMDATA0_ATDATAMBIT111_BMSK                    0x4000
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBMDATA0_ATDATAMBIT111_SHFT                       0xe
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBMDATA0_ATDATAMBIT103_BMSK                    0x2000
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBMDATA0_ATDATAMBIT103_SHFT                       0xd
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBMDATA0_ATDATAMBIT95_BMSK                     0x1000
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBMDATA0_ATDATAMBIT95_SHFT                        0xc
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBMDATA0_ATDATAMBIT87_BMSK                      0x800
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBMDATA0_ATDATAMBIT87_SHFT                        0xb
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBMDATA0_ATDATAMBIT79_BMSK                      0x400
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBMDATA0_ATDATAMBIT79_SHFT                        0xa
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBMDATA0_ATDATAMBIT71_BMSK                      0x200
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBMDATA0_ATDATAMBIT71_SHFT                        0x9
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBMDATA0_ATDATAMBIT63_BMSK                      0x100
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBMDATA0_ATDATAMBIT63_SHFT                        0x8
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBMDATA0_ATDATAMBIT55_BMSK                       0x80
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBMDATA0_ATDATAMBIT55_SHFT                        0x7
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBMDATA0_ATDATAMBIT47_BMSK                       0x40
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBMDATA0_ATDATAMBIT47_SHFT                        0x6
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBMDATA0_ATDATAMBIT39_BMSK                       0x20
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBMDATA0_ATDATAMBIT39_SHFT                        0x5
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBMDATA0_ATDATAMBIT31_BMSK                       0x10
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBMDATA0_ATDATAMBIT31_SHFT                        0x4
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBMDATA0_ATDATAMBIT23_BMSK                        0x8
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBMDATA0_ATDATAMBIT23_SHFT                        0x3
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBMDATA0_ATDATAMBIT15_BMSK                        0x4
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBMDATA0_ATDATAMBIT15_SHFT                        0x2
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBMDATA0_ATDATAMBIT7_BMSK                         0x2
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBMDATA0_ATDATAMBIT7_SHFT                         0x1
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBMDATA0_ATDATAMBIT0_BMSK                         0x1
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBMDATA0_ATDATAMBIT0_SHFT                         0x0

#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBMCTR2_ADDR                               (CPU_EVENTS_E0_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000ed4)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBMCTR2_RMSK                                      0x7
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBMCTR2_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBMCTR2_ADDR, HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBMCTR2_RMSK)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBMCTR2_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBMCTR2_ADDR, m)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBMCTR2_SYNCREQM_BMSK                             0x4
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBMCTR2_SYNCREQM_SHFT                             0x2
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBMCTR2_AFVALIDM_BMSK                             0x2
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBMCTR2_AFVALIDM_SHFT                             0x1
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBMCTR2_ATREADYM_BMSK                             0x1
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBMCTR2_ATREADYM_SHFT                             0x0

#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBMCTR1_ADDR                               (CPU_EVENTS_E0_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000ed8)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBMCTR1_RMSK                                     0x7f
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBMCTR1_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBMCTR1_ADDR,v)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBMCTR1_ATIDM_BMSK                               0x7f
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBMCTR1_ATIDM_SHFT                                0x0

#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBMCTR0_ADDR                               (CPU_EVENTS_E0_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000edc)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBMCTR0_RMSK                                    0xf03
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBMCTR0_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBMCTR0_ADDR,v)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBMCTR0_ATBYTESM_BMSK                           0xf00
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBMCTR0_ATBYTESM_SHFT                             0x8
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBMCTR0_AFREADYM_BMSK                             0x2
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBMCTR0_AFREADYM_SHFT                             0x1
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBMCTR0_ATVALIDM_BMSK                             0x1
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBMCTR0_ATVALIDM_SHFT                             0x0

#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITMISCOP0_ADDR                                (CPU_EVENTS_E0_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000ee0)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITMISCOP0_RMSK                                       0x3
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITMISCOP0_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_E0_ETB1_TMC_ITMISCOP0_ADDR,v)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITMISCOP0_FULL_BMSK                                  0x2
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITMISCOP0_FULL_SHFT                                  0x1
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITMISCOP0_ACQCOMP_BMSK                               0x1
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITMISCOP0_ACQCOMP_SHFT                               0x0

#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITTRFLIN_ADDR                                 (CPU_EVENTS_E0_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000ee8)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITTRFLIN_RMSK                                        0x3
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITTRFLIN_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB1_TMC_ITTRFLIN_ADDR, HWIO_CPU_EVENTS_E0_ETB1_TMC_ITTRFLIN_RMSK)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITTRFLIN_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB1_TMC_ITTRFLIN_ADDR, m)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITTRFLIN_FLUSHIN_BMSK                                0x2
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITTRFLIN_FLUSHIN_SHFT                                0x1
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITTRFLIN_TRIGIN_BMSK                                 0x1
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITTRFLIN_TRIGIN_SHFT                                 0x0

#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBDATA0_ADDR                               (CPU_EVENTS_E0_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000eec)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBDATA0_RMSK                                  0x1ffff
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBDATA0_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBDATA0_ADDR, HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBDATA0_RMSK)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBDATA0_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBDATA0_ADDR, m)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBDATA0_ATDATASBIT127_BMSK                    0x10000
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBDATA0_ATDATASBIT127_SHFT                       0x10
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBDATA0_ATDATASBIT119_BMSK                     0x8000
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBDATA0_ATDATASBIT119_SHFT                        0xf
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBDATA0_ATDATASBIT111_BMSK                     0x4000
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBDATA0_ATDATASBIT111_SHFT                        0xe
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBDATA0_ATDATASBIT103_BMSK                     0x2000
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBDATA0_ATDATASBIT103_SHFT                        0xd
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBDATA0_ATDATASBIT95_BMSK                      0x1000
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBDATA0_ATDATASBIT95_SHFT                         0xc
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBDATA0_ATDATASBIT87_BMSK                       0x800
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBDATA0_ATDATASBIT87_SHFT                         0xb
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBDATA0_ATDATASBIT79_BMSK                       0x400
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBDATA0_ATDATASBIT79_SHFT                         0xa
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBDATA0_ATDATASBIT71_BMSK                       0x200
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBDATA0_ATDATASBIT71_SHFT                         0x9
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBDATA0_ATDATASBIT63_BMSK                       0x100
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBDATA0_ATDATASBIT63_SHFT                         0x8
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBDATA0_ATDATASBIT55_BMSK                        0x80
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBDATA0_ATDATASBIT55_SHFT                         0x7
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBDATA0_ATDATASBIT47_BMSK                        0x40
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBDATA0_ATDATASBIT47_SHFT                         0x6
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBDATA0_ATDATASBIT39_BMSK                        0x20
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBDATA0_ATDATASBIT39_SHFT                         0x5
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBDATA0_ATDATASBIT31_BMSK                        0x10
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBDATA0_ATDATASBIT31_SHFT                         0x4
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBDATA0_ATDATASBIT23_BMSK                         0x8
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBDATA0_ATDATASBIT23_SHFT                         0x3
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBDATA0_ATDATASBIT15_BMSK                         0x4
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBDATA0_ATDATASBIT15_SHFT                         0x2
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBDATA0_ATDATASBIT7_BMSK                          0x2
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBDATA0_ATDATASBIT7_SHFT                          0x1
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBDATA0_ATDATASBIT0_BMSK                          0x1
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBDATA0_ATDATASBIT0_SHFT                          0x0

#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBCTR2_ADDR                                (CPU_EVENTS_E0_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000ef0)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBCTR2_RMSK                                       0x7
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBCTR2_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBCTR2_ADDR,v)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBCTR2_SYNCREQS_BMSK                              0x4
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBCTR2_SYNCREQS_SHFT                              0x2
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBCTR2_AFVALIDS_BMSK                              0x2
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBCTR2_AFVALIDS_SHFT                              0x1
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBCTR2_ATREADYS_BMSK                              0x1
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBCTR2_ATREADYS_SHFT                              0x0

#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBCTR1_ADDR                                (CPU_EVENTS_E0_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000ef4)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBCTR1_RMSK                                      0x7f
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBCTR1_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBCTR1_ADDR, HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBCTR1_RMSK)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBCTR1_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBCTR1_ADDR, m)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBCTR1_ATIDS_BMSK                                0x7f
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBCTR1_ATIDS_SHFT                                 0x0

#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBCTR0_ADDR                                (CPU_EVENTS_E0_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000ef8)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBCTR0_RMSK                                     0xf03
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBCTR0_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBCTR0_ADDR, HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBCTR0_RMSK)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBCTR0_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBCTR0_ADDR, m)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBCTR0_ATBYTESS_BMSK                            0xf00
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBCTR0_ATBYTESS_SHFT                              0x8
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBCTR0_AFREADYS_BMSK                              0x2
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBCTR0_AFREADYS_SHFT                              0x1
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBCTR0_ATVALIDS_BMSK                              0x1
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITATBCTR0_ATVALIDS_SHFT                              0x0

#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITCTRL_ADDR                                   (CPU_EVENTS_E0_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000f00)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITCTRL_RMSK                                          0x1
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITCTRL_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB1_TMC_ITCTRL_ADDR, HWIO_CPU_EVENTS_E0_ETB1_TMC_ITCTRL_RMSK)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITCTRL_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB1_TMC_ITCTRL_ADDR, m)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITCTRL_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_E0_ETB1_TMC_ITCTRL_ADDR,v)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITCTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CPU_EVENTS_E0_ETB1_TMC_ITCTRL_ADDR,m,v,HWIO_CPU_EVENTS_E0_ETB1_TMC_ITCTRL_IN)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITCTRL_INTEGRATION_MODE_BMSK                         0x1
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_ITCTRL_INTEGRATION_MODE_SHFT                         0x0

#define HWIO_CPU_EVENTS_E0_ETB1_TMC_CLAIMSET_ADDR                                 (CPU_EVENTS_E0_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000fa0)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_CLAIMSET_RMSK                                        0xf
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_CLAIMSET_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB1_TMC_CLAIMSET_ADDR, HWIO_CPU_EVENTS_E0_ETB1_TMC_CLAIMSET_RMSK)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_CLAIMSET_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB1_TMC_CLAIMSET_ADDR, m)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_CLAIMSET_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_E0_ETB1_TMC_CLAIMSET_ADDR,v)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_CLAIMSET_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CPU_EVENTS_E0_ETB1_TMC_CLAIMSET_ADDR,m,v,HWIO_CPU_EVENTS_E0_ETB1_TMC_CLAIMSET_IN)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_CLAIMSET_CLAIMSET_BMSK                               0xf
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_CLAIMSET_CLAIMSET_SHFT                               0x0

#define HWIO_CPU_EVENTS_E0_ETB1_TMC_CLAIMCLR_ADDR                                 (CPU_EVENTS_E0_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000fa4)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_CLAIMCLR_RMSK                                        0xf
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_CLAIMCLR_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB1_TMC_CLAIMCLR_ADDR, HWIO_CPU_EVENTS_E0_ETB1_TMC_CLAIMCLR_RMSK)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_CLAIMCLR_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB1_TMC_CLAIMCLR_ADDR, m)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_CLAIMCLR_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_E0_ETB1_TMC_CLAIMCLR_ADDR,v)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_CLAIMCLR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CPU_EVENTS_E0_ETB1_TMC_CLAIMCLR_ADDR,m,v,HWIO_CPU_EVENTS_E0_ETB1_TMC_CLAIMCLR_IN)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_CLAIMCLR_CLAIMCLR_BMSK                               0xf
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_CLAIMCLR_CLAIMCLR_SHFT                               0x0

#define HWIO_CPU_EVENTS_E0_ETB1_TMC_LAR_ADDR                                      (CPU_EVENTS_E0_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000fb0)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_LAR_RMSK                                      0xffffffff
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_LAR_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_E0_ETB1_TMC_LAR_ADDR,v)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_LAR_ACCESS_W_BMSK                             0xffffffff
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_LAR_ACCESS_W_SHFT                                    0x0

#define HWIO_CPU_EVENTS_E0_ETB1_TMC_LSR_ADDR                                      (CPU_EVENTS_E0_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000fb4)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_LSR_RMSK                                             0x7
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_LSR_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB1_TMC_LSR_ADDR, HWIO_CPU_EVENTS_E0_ETB1_TMC_LSR_RMSK)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_LSR_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB1_TMC_LSR_ADDR, m)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_LSR_LOCKTYPE_BMSK                                    0x4
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_LSR_LOCKTYPE_SHFT                                    0x2
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_LSR_LOCKGRANT_BMSK                                   0x2
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_LSR_LOCKGRANT_SHFT                                   0x1
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_LSR_LOCKEXIST_BMSK                                   0x1
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_LSR_LOCKEXIST_SHFT                                   0x0

#define HWIO_CPU_EVENTS_E0_ETB1_TMC_AUTHSTATUS_ADDR                               (CPU_EVENTS_E0_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000fb8)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_AUTHSTATUS_RMSK                                     0xff
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_AUTHSTATUS_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB1_TMC_AUTHSTATUS_ADDR, HWIO_CPU_EVENTS_E0_ETB1_TMC_AUTHSTATUS_RMSK)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_AUTHSTATUS_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB1_TMC_AUTHSTATUS_ADDR, m)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_AUTHSTATUS_SNID_BMSK                                0xc0
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_AUTHSTATUS_SNID_SHFT                                 0x6
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_AUTHSTATUS_SID_BMSK                                 0x30
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_AUTHSTATUS_SID_SHFT                                  0x4
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_AUTHSTATUS_NSNID_BMSK                                0xc
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_AUTHSTATUS_NSNID_SHFT                                0x2
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_AUTHSTATUS_NSID_BMSK                                 0x3
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_AUTHSTATUS_NSID_SHFT                                 0x0

#define HWIO_CPU_EVENTS_E0_ETB1_TMC_DEVID_ADDR                                    (CPU_EVENTS_E0_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000fc8)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_DEVID_RMSK                                         0x7ff
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_DEVID_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB1_TMC_DEVID_ADDR, HWIO_CPU_EVENTS_E0_ETB1_TMC_DEVID_RMSK)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_DEVID_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB1_TMC_DEVID_ADDR, m)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_DEVID_MEMWIDTH_BMSK                                0x700
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_DEVID_MEMWIDTH_SHFT                                  0x8
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_DEVID_CONFIGTYPE_BMSK                               0xc0
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_DEVID_CONFIGTYPE_SHFT                                0x6
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_DEVID_CLKSCHEME_BMSK                                0x20
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_DEVID_CLKSCHEME_SHFT                                 0x5
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_DEVID_ATBINPORTCOUNT_BMSK                           0x1f
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_DEVID_ATBINPORTCOUNT_SHFT                            0x0

#define HWIO_CPU_EVENTS_E0_ETB1_TMC_DEVTYPE_ADDR                                  (CPU_EVENTS_E0_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000fcc)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_DEVTYPE_RMSK                                        0xff
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_DEVTYPE_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB1_TMC_DEVTYPE_ADDR, HWIO_CPU_EVENTS_E0_ETB1_TMC_DEVTYPE_RMSK)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_DEVTYPE_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB1_TMC_DEVTYPE_ADDR, m)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_DEVTYPE_SUB_TYPE_BMSK                               0xf0
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_DEVTYPE_SUB_TYPE_SHFT                                0x4
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_DEVTYPE_MAJOR_TYPE_BMSK                              0xf
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_DEVTYPE_MAJOR_TYPE_SHFT                              0x0

#define HWIO_CPU_EVENTS_E0_ETB1_TMC_PERIPHID0_ADDR                                (CPU_EVENTS_E0_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000fe0)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_PERIPHID0_RMSK                                      0xff
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_PERIPHID0_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB1_TMC_PERIPHID0_ADDR, HWIO_CPU_EVENTS_E0_ETB1_TMC_PERIPHID0_RMSK)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_PERIPHID0_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB1_TMC_PERIPHID0_ADDR, m)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_PERIPHID0_PART_NUMBER_BITS7TO0_BMSK                 0xff
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_PERIPHID0_PART_NUMBER_BITS7TO0_SHFT                  0x0

#define HWIO_CPU_EVENTS_E0_ETB1_TMC_PERIPHID1_ADDR                                (CPU_EVENTS_E0_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000fe4)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_PERIPHID1_RMSK                                      0xff
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_PERIPHID1_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB1_TMC_PERIPHID1_ADDR, HWIO_CPU_EVENTS_E0_ETB1_TMC_PERIPHID1_RMSK)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_PERIPHID1_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB1_TMC_PERIPHID1_ADDR, m)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_PERIPHID1_JEP106_BITS3TO0_BMSK                      0xf0
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_PERIPHID1_JEP106_BITS3TO0_SHFT                       0x4
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_PERIPHID1_PART_NUMBER_BITS11TO8_BMSK                 0xf
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_PERIPHID1_PART_NUMBER_BITS11TO8_SHFT                 0x0

#define HWIO_CPU_EVENTS_E0_ETB1_TMC_PERIPHID2_ADDR                                (CPU_EVENTS_E0_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000fe8)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_PERIPHID2_RMSK                                      0xff
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_PERIPHID2_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB1_TMC_PERIPHID2_ADDR, HWIO_CPU_EVENTS_E0_ETB1_TMC_PERIPHID2_RMSK)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_PERIPHID2_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB1_TMC_PERIPHID2_ADDR, m)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_PERIPHID2_REVISION_BMSK                             0xf0
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_PERIPHID2_REVISION_SHFT                              0x4
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_PERIPHID2_JEDEC_BMSK                                 0x8
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_PERIPHID2_JEDEC_SHFT                                 0x3
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_PERIPHID2_JEP106_BITS6TO4_BMSK                       0x7
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_PERIPHID2_JEP106_BITS6TO4_SHFT                       0x0

#define HWIO_CPU_EVENTS_E0_ETB1_TMC_PERIPHID3_ADDR                                (CPU_EVENTS_E0_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000fec)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_PERIPHID3_RMSK                                      0xff
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_PERIPHID3_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB1_TMC_PERIPHID3_ADDR, HWIO_CPU_EVENTS_E0_ETB1_TMC_PERIPHID3_RMSK)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_PERIPHID3_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB1_TMC_PERIPHID3_ADDR, m)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_PERIPHID3_REVAND_BMSK                               0xf0
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_PERIPHID3_REVAND_SHFT                                0x4
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_PERIPHID3_CUSTOMER_MODIFIED_BMSK                     0xf
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_PERIPHID3_CUSTOMER_MODIFIED_SHFT                     0x0

#define HWIO_CPU_EVENTS_E0_ETB1_TMC_PERIPHID4_ADDR                                (CPU_EVENTS_E0_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000fd0)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_PERIPHID4_RMSK                                      0xff
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_PERIPHID4_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB1_TMC_PERIPHID4_ADDR, HWIO_CPU_EVENTS_E0_ETB1_TMC_PERIPHID4_RMSK)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_PERIPHID4_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB1_TMC_PERIPHID4_ADDR, m)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_PERIPHID4_FOURKB_COUNT_BMSK                         0xf0
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_PERIPHID4_FOURKB_COUNT_SHFT                          0x4
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_PERIPHID4_JEP106_CONT_BMSK                           0xf
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_PERIPHID4_JEP106_CONT_SHFT                           0x0

#define HWIO_CPU_EVENTS_E0_ETB1_TMC_PERIPHID5_ADDR                                (CPU_EVENTS_E0_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000fd4)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_PERIPHID5_RMSK                                0xffffffff
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_PERIPHID5_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB1_TMC_PERIPHID5_ADDR, HWIO_CPU_EVENTS_E0_ETB1_TMC_PERIPHID5_RMSK)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_PERIPHID5_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB1_TMC_PERIPHID5_ADDR, m)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_PERIPHID5_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_E0_ETB1_TMC_PERIPHID5_ADDR,v)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_PERIPHID5_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CPU_EVENTS_E0_ETB1_TMC_PERIPHID5_ADDR,m,v,HWIO_CPU_EVENTS_E0_ETB1_TMC_PERIPHID5_IN)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_PERIPHID5_PERIPHID5_BMSK                      0xffffffff
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_PERIPHID5_PERIPHID5_SHFT                             0x0

#define HWIO_CPU_EVENTS_E0_ETB1_TMC_PERIPHID6_ADDR                                (CPU_EVENTS_E0_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000fd8)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_PERIPHID6_RMSK                                0xffffffff
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_PERIPHID6_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB1_TMC_PERIPHID6_ADDR, HWIO_CPU_EVENTS_E0_ETB1_TMC_PERIPHID6_RMSK)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_PERIPHID6_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB1_TMC_PERIPHID6_ADDR, m)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_PERIPHID6_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_E0_ETB1_TMC_PERIPHID6_ADDR,v)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_PERIPHID6_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CPU_EVENTS_E0_ETB1_TMC_PERIPHID6_ADDR,m,v,HWIO_CPU_EVENTS_E0_ETB1_TMC_PERIPHID6_IN)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_PERIPHID6_PERIPHID6_BMSK                      0xffffffff
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_PERIPHID6_PERIPHID6_SHFT                             0x0

#define HWIO_CPU_EVENTS_E0_ETB1_TMC_PERIPHID7_ADDR                                (CPU_EVENTS_E0_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000fdc)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_PERIPHID7_RMSK                                0xffffffff
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_PERIPHID7_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB1_TMC_PERIPHID7_ADDR, HWIO_CPU_EVENTS_E0_ETB1_TMC_PERIPHID7_RMSK)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_PERIPHID7_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB1_TMC_PERIPHID7_ADDR, m)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_PERIPHID7_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_E0_ETB1_TMC_PERIPHID7_ADDR,v)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_PERIPHID7_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CPU_EVENTS_E0_ETB1_TMC_PERIPHID7_ADDR,m,v,HWIO_CPU_EVENTS_E0_ETB1_TMC_PERIPHID7_IN)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_PERIPHID7_PERIPHID7_BMSK                      0xffffffff
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_PERIPHID7_PERIPHID7_SHFT                             0x0

#define HWIO_CPU_EVENTS_E0_ETB1_TMC_COMPID0_ADDR                                  (CPU_EVENTS_E0_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000ff0)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_COMPID0_RMSK                                        0xff
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_COMPID0_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB1_TMC_COMPID0_ADDR, HWIO_CPU_EVENTS_E0_ETB1_TMC_COMPID0_RMSK)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_COMPID0_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB1_TMC_COMPID0_ADDR, m)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_COMPID0_PREAMBLE_BMSK                               0xff
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_COMPID0_PREAMBLE_SHFT                                0x0

#define HWIO_CPU_EVENTS_E0_ETB1_TMC_COMPID1_ADDR                                  (CPU_EVENTS_E0_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000ff4)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_COMPID1_RMSK                                        0xff
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_COMPID1_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB1_TMC_COMPID1_ADDR, HWIO_CPU_EVENTS_E0_ETB1_TMC_COMPID1_RMSK)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_COMPID1_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB1_TMC_COMPID1_ADDR, m)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_COMPID1_CLASS_BMSK                                  0xf0
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_COMPID1_CLASS_SHFT                                   0x4
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_COMPID1_PREAMBLE_BMSK                                0xf
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_COMPID1_PREAMBLE_SHFT                                0x0

#define HWIO_CPU_EVENTS_E0_ETB1_TMC_COMPID2_ADDR                                  (CPU_EVENTS_E0_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000ff8)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_COMPID2_RMSK                                        0xff
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_COMPID2_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB1_TMC_COMPID2_ADDR, HWIO_CPU_EVENTS_E0_ETB1_TMC_COMPID2_RMSK)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_COMPID2_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB1_TMC_COMPID2_ADDR, m)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_COMPID2_PREAMBLE_BMSK                               0xff
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_COMPID2_PREAMBLE_SHFT                                0x0

#define HWIO_CPU_EVENTS_E0_ETB1_TMC_COMPID3_ADDR                                  (CPU_EVENTS_E0_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000ffc)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_COMPID3_RMSK                                        0xff
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_COMPID3_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB1_TMC_COMPID3_ADDR, HWIO_CPU_EVENTS_E0_ETB1_TMC_COMPID3_RMSK)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_COMPID3_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB1_TMC_COMPID3_ADDR, m)
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_COMPID3_PREAMBLE_BMSK                               0xff
#define HWIO_CPU_EVENTS_E0_ETB1_TMC_COMPID3_PREAMBLE_SHFT                                0x0

/*----------------------------------------------------------------------------
 * MODULE: CPU_EVENTS_E0_ETB2_TMC_CXTMC_F128W64K
 *--------------------------------------------------------------------------*/

#define CPU_EVENTS_E0_ETB2_TMC_CXTMC_F128W64K_REG_BASE                            (QDSS_AMBERWING_BASE      + 0x016d0000)

#define HWIO_CPU_EVENTS_E0_ETB2_TMC_RSZ_ADDR                                      (CPU_EVENTS_E0_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000004)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_RSZ_RMSK                                      0x7fffffff
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_RSZ_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB2_TMC_RSZ_ADDR, HWIO_CPU_EVENTS_E0_ETB2_TMC_RSZ_RMSK)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_RSZ_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB2_TMC_RSZ_ADDR, m)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_RSZ_RSZ_BMSK                                  0x7fffffff
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_RSZ_RSZ_SHFT                                         0x0

#define HWIO_CPU_EVENTS_E0_ETB2_TMC_STS_ADDR                                      (CPU_EVENTS_E0_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x0000000c)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_STS_RMSK                                            0x1f
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_STS_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB2_TMC_STS_ADDR, HWIO_CPU_EVENTS_E0_ETB2_TMC_STS_RMSK)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_STS_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB2_TMC_STS_ADDR, m)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_STS_EMPTY_BMSK                                      0x10
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_STS_EMPTY_SHFT                                       0x4
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_STS_FTEMPTY_BMSK                                     0x8
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_STS_FTEMPTY_SHFT                                     0x3
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_STS_TMCREADY_BMSK                                    0x4
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_STS_TMCREADY_SHFT                                    0x2
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_STS_TRIGGERED_BMSK                                   0x2
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_STS_TRIGGERED_SHFT                                   0x1
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_STS_FULL_BMSK                                        0x1
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_STS_FULL_SHFT                                        0x0

#define HWIO_CPU_EVENTS_E0_ETB2_TMC_RRD_ADDR                                      (CPU_EVENTS_E0_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000010)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_RRD_RMSK                                      0xffffffff
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_RRD_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB2_TMC_RRD_ADDR, HWIO_CPU_EVENTS_E0_ETB2_TMC_RRD_RMSK)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_RRD_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB2_TMC_RRD_ADDR, m)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_RRD_RRD_BMSK                                  0xffffffff
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_RRD_RRD_SHFT                                         0x0

#define HWIO_CPU_EVENTS_E0_ETB2_TMC_RRP_ADDR                                      (CPU_EVENTS_E0_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000014)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_RRP_RMSK                                          0xffff
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_RRP_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB2_TMC_RRP_ADDR, HWIO_CPU_EVENTS_E0_ETB2_TMC_RRP_RMSK)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_RRP_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB2_TMC_RRP_ADDR, m)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_RRP_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_E0_ETB2_TMC_RRP_ADDR,v)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_RRP_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CPU_EVENTS_E0_ETB2_TMC_RRP_ADDR,m,v,HWIO_CPU_EVENTS_E0_ETB2_TMC_RRP_IN)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_RRP_RRP_BMSK                                      0xffff
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_RRP_RRP_SHFT                                         0x0

#define HWIO_CPU_EVENTS_E0_ETB2_TMC_RWP_ADDR                                      (CPU_EVENTS_E0_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000018)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_RWP_RMSK                                          0xffff
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_RWP_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB2_TMC_RWP_ADDR, HWIO_CPU_EVENTS_E0_ETB2_TMC_RWP_RMSK)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_RWP_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB2_TMC_RWP_ADDR, m)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_RWP_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_E0_ETB2_TMC_RWP_ADDR,v)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_RWP_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CPU_EVENTS_E0_ETB2_TMC_RWP_ADDR,m,v,HWIO_CPU_EVENTS_E0_ETB2_TMC_RWP_IN)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_RWP_RWP_BMSK                                      0xffff
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_RWP_RWP_SHFT                                         0x0

#define HWIO_CPU_EVENTS_E0_ETB2_TMC_TRG_ADDR                                      (CPU_EVENTS_E0_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x0000001c)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_TRG_RMSK                                          0x3fff
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_TRG_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB2_TMC_TRG_ADDR, HWIO_CPU_EVENTS_E0_ETB2_TMC_TRG_RMSK)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_TRG_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB2_TMC_TRG_ADDR, m)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_TRG_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_E0_ETB2_TMC_TRG_ADDR,v)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_TRG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CPU_EVENTS_E0_ETB2_TMC_TRG_ADDR,m,v,HWIO_CPU_EVENTS_E0_ETB2_TMC_TRG_IN)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_TRG_TRG_BMSK                                      0x3fff
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_TRG_TRG_SHFT                                         0x0

#define HWIO_CPU_EVENTS_E0_ETB2_TMC_CTL_ADDR                                      (CPU_EVENTS_E0_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000020)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_CTL_RMSK                                             0x1
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_CTL_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB2_TMC_CTL_ADDR, HWIO_CPU_EVENTS_E0_ETB2_TMC_CTL_RMSK)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_CTL_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB2_TMC_CTL_ADDR, m)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_CTL_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_E0_ETB2_TMC_CTL_ADDR,v)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CPU_EVENTS_E0_ETB2_TMC_CTL_ADDR,m,v,HWIO_CPU_EVENTS_E0_ETB2_TMC_CTL_IN)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_CTL_TRACECAPTEN_BMSK                                 0x1
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_CTL_TRACECAPTEN_SHFT                                 0x0

#define HWIO_CPU_EVENTS_E0_ETB2_TMC_RWD_ADDR                                      (CPU_EVENTS_E0_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000024)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_RWD_RMSK                                      0xffffffff
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_RWD_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_E0_ETB2_TMC_RWD_ADDR,v)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_RWD_RWD_BMSK                                  0xffffffff
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_RWD_RWD_SHFT                                         0x0

#define HWIO_CPU_EVENTS_E0_ETB2_TMC_MODE_ADDR                                     (CPU_EVENTS_E0_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000028)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_MODE_RMSK                                            0x3
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_MODE_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB2_TMC_MODE_ADDR, HWIO_CPU_EVENTS_E0_ETB2_TMC_MODE_RMSK)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_MODE_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB2_TMC_MODE_ADDR, m)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_MODE_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_E0_ETB2_TMC_MODE_ADDR,v)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CPU_EVENTS_E0_ETB2_TMC_MODE_ADDR,m,v,HWIO_CPU_EVENTS_E0_ETB2_TMC_MODE_IN)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_MODE_MODE_BMSK                                       0x3
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_MODE_MODE_SHFT                                       0x0

#define HWIO_CPU_EVENTS_E0_ETB2_TMC_LBUFLEVEL_ADDR                                (CPU_EVENTS_E0_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x0000002c)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_LBUFLEVEL_RMSK                                    0x7fff
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_LBUFLEVEL_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB2_TMC_LBUFLEVEL_ADDR, HWIO_CPU_EVENTS_E0_ETB2_TMC_LBUFLEVEL_RMSK)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_LBUFLEVEL_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB2_TMC_LBUFLEVEL_ADDR, m)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_LBUFLEVEL_LBUFLEVEL_BMSK                          0x7fff
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_LBUFLEVEL_LBUFLEVEL_SHFT                             0x0

#define HWIO_CPU_EVENTS_E0_ETB2_TMC_CBUFLEVEL_ADDR                                (CPU_EVENTS_E0_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000030)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_CBUFLEVEL_RMSK                                    0x7fff
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_CBUFLEVEL_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB2_TMC_CBUFLEVEL_ADDR, HWIO_CPU_EVENTS_E0_ETB2_TMC_CBUFLEVEL_RMSK)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_CBUFLEVEL_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB2_TMC_CBUFLEVEL_ADDR, m)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_CBUFLEVEL_CBUFLEVEL_BMSK                          0x7fff
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_CBUFLEVEL_CBUFLEVEL_SHFT                             0x0

#define HWIO_CPU_EVENTS_E0_ETB2_TMC_BUFWM_ADDR                                    (CPU_EVENTS_E0_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000034)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_BUFWM_RMSK                                        0x3fff
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_BUFWM_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB2_TMC_BUFWM_ADDR, HWIO_CPU_EVENTS_E0_ETB2_TMC_BUFWM_RMSK)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_BUFWM_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB2_TMC_BUFWM_ADDR, m)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_BUFWM_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_E0_ETB2_TMC_BUFWM_ADDR,v)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_BUFWM_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CPU_EVENTS_E0_ETB2_TMC_BUFWM_ADDR,m,v,HWIO_CPU_EVENTS_E0_ETB2_TMC_BUFWM_IN)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_BUFWM_BUFWM_BMSK                                  0x3fff
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_BUFWM_BUFWM_SHFT                                     0x0

#define HWIO_CPU_EVENTS_E0_ETB2_TMC_FFSR_ADDR                                     (CPU_EVENTS_E0_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000300)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_FFSR_RMSK                                            0x3
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_FFSR_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB2_TMC_FFSR_ADDR, HWIO_CPU_EVENTS_E0_ETB2_TMC_FFSR_RMSK)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_FFSR_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB2_TMC_FFSR_ADDR, m)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_FFSR_FTSTOPPED_BMSK                                  0x2
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_FFSR_FTSTOPPED_SHFT                                  0x1
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_FFSR_FLINPROG_BMSK                                   0x1
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_FFSR_FLINPROG_SHFT                                   0x0

#define HWIO_CPU_EVENTS_E0_ETB2_TMC_FFCR_ADDR                                     (CPU_EVENTS_E0_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000304)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_FFCR_RMSK                                         0x7773
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_FFCR_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB2_TMC_FFCR_ADDR, HWIO_CPU_EVENTS_E0_ETB2_TMC_FFCR_RMSK)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_FFCR_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB2_TMC_FFCR_ADDR, m)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_FFCR_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_E0_ETB2_TMC_FFCR_ADDR,v)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_FFCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CPU_EVENTS_E0_ETB2_TMC_FFCR_ADDR,m,v,HWIO_CPU_EVENTS_E0_ETB2_TMC_FFCR_IN)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_FFCR_DRAINBUFFER_BMSK                             0x4000
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_FFCR_DRAINBUFFER_SHFT                                0xe
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_FFCR_STOPONTRIGEVT_BMSK                           0x2000
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_FFCR_STOPONTRIGEVT_SHFT                              0xd
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_FFCR_STOPONFL_BMSK                                0x1000
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_FFCR_STOPONFL_SHFT                                   0xc
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_FFCR_TRIGONFL_BMSK                                 0x400
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_FFCR_TRIGONFL_SHFT                                   0xa
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_FFCR_TRIGONTRIGEVT_BMSK                            0x200
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_FFCR_TRIGONTRIGEVT_SHFT                              0x9
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_FFCR_TRIGONTRIGIN_BMSK                             0x100
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_FFCR_TRIGONTRIGIN_SHFT                               0x8
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_FFCR_FLUSHMAN_BMSK                                  0x40
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_FFCR_FLUSHMAN_SHFT                                   0x6
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_FFCR_FONTRIGEVT_BMSK                                0x20
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_FFCR_FONTRIGEVT_SHFT                                 0x5
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_FFCR_FONFLIN_BMSK                                   0x10
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_FFCR_FONFLIN_SHFT                                    0x4
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_FFCR_ENTI_BMSK                                       0x2
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_FFCR_ENTI_SHFT                                       0x1
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_FFCR_ENFT_BMSK                                       0x1
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_FFCR_ENFT_SHFT                                       0x0

#define HWIO_CPU_EVENTS_E0_ETB2_TMC_PSCR_ADDR                                     (CPU_EVENTS_E0_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000308)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_PSCR_RMSK                                           0x1f
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_PSCR_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB2_TMC_PSCR_ADDR, HWIO_CPU_EVENTS_E0_ETB2_TMC_PSCR_RMSK)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_PSCR_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB2_TMC_PSCR_ADDR, m)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_PSCR_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_E0_ETB2_TMC_PSCR_ADDR,v)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_PSCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CPU_EVENTS_E0_ETB2_TMC_PSCR_ADDR,m,v,HWIO_CPU_EVENTS_E0_ETB2_TMC_PSCR_IN)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_PSCR_PSCOUNT_BMSK                                   0x1f
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_PSCR_PSCOUNT_SHFT                                    0x0

#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBMDATA0_ADDR                              (CPU_EVENTS_E0_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000ed0)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBMDATA0_RMSK                                 0x1ffff
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBMDATA0_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBMDATA0_ADDR,v)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBMDATA0_ATDATAMBIT127_BMSK                   0x10000
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBMDATA0_ATDATAMBIT127_SHFT                      0x10
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBMDATA0_ATDATAMBIT119_BMSK                    0x8000
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBMDATA0_ATDATAMBIT119_SHFT                       0xf
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBMDATA0_ATDATAMBIT111_BMSK                    0x4000
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBMDATA0_ATDATAMBIT111_SHFT                       0xe
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBMDATA0_ATDATAMBIT103_BMSK                    0x2000
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBMDATA0_ATDATAMBIT103_SHFT                       0xd
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBMDATA0_ATDATAMBIT95_BMSK                     0x1000
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBMDATA0_ATDATAMBIT95_SHFT                        0xc
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBMDATA0_ATDATAMBIT87_BMSK                      0x800
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBMDATA0_ATDATAMBIT87_SHFT                        0xb
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBMDATA0_ATDATAMBIT79_BMSK                      0x400
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBMDATA0_ATDATAMBIT79_SHFT                        0xa
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBMDATA0_ATDATAMBIT71_BMSK                      0x200
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBMDATA0_ATDATAMBIT71_SHFT                        0x9
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBMDATA0_ATDATAMBIT63_BMSK                      0x100
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBMDATA0_ATDATAMBIT63_SHFT                        0x8
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBMDATA0_ATDATAMBIT55_BMSK                       0x80
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBMDATA0_ATDATAMBIT55_SHFT                        0x7
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBMDATA0_ATDATAMBIT47_BMSK                       0x40
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBMDATA0_ATDATAMBIT47_SHFT                        0x6
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBMDATA0_ATDATAMBIT39_BMSK                       0x20
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBMDATA0_ATDATAMBIT39_SHFT                        0x5
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBMDATA0_ATDATAMBIT31_BMSK                       0x10
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBMDATA0_ATDATAMBIT31_SHFT                        0x4
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBMDATA0_ATDATAMBIT23_BMSK                        0x8
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBMDATA0_ATDATAMBIT23_SHFT                        0x3
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBMDATA0_ATDATAMBIT15_BMSK                        0x4
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBMDATA0_ATDATAMBIT15_SHFT                        0x2
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBMDATA0_ATDATAMBIT7_BMSK                         0x2
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBMDATA0_ATDATAMBIT7_SHFT                         0x1
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBMDATA0_ATDATAMBIT0_BMSK                         0x1
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBMDATA0_ATDATAMBIT0_SHFT                         0x0

#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBMCTR2_ADDR                               (CPU_EVENTS_E0_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000ed4)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBMCTR2_RMSK                                      0x7
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBMCTR2_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBMCTR2_ADDR, HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBMCTR2_RMSK)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBMCTR2_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBMCTR2_ADDR, m)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBMCTR2_SYNCREQM_BMSK                             0x4
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBMCTR2_SYNCREQM_SHFT                             0x2
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBMCTR2_AFVALIDM_BMSK                             0x2
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBMCTR2_AFVALIDM_SHFT                             0x1
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBMCTR2_ATREADYM_BMSK                             0x1
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBMCTR2_ATREADYM_SHFT                             0x0

#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBMCTR1_ADDR                               (CPU_EVENTS_E0_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000ed8)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBMCTR1_RMSK                                     0x7f
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBMCTR1_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBMCTR1_ADDR,v)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBMCTR1_ATIDM_BMSK                               0x7f
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBMCTR1_ATIDM_SHFT                                0x0

#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBMCTR0_ADDR                               (CPU_EVENTS_E0_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000edc)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBMCTR0_RMSK                                    0xf03
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBMCTR0_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBMCTR0_ADDR,v)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBMCTR0_ATBYTESM_BMSK                           0xf00
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBMCTR0_ATBYTESM_SHFT                             0x8
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBMCTR0_AFREADYM_BMSK                             0x2
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBMCTR0_AFREADYM_SHFT                             0x1
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBMCTR0_ATVALIDM_BMSK                             0x1
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBMCTR0_ATVALIDM_SHFT                             0x0

#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITMISCOP0_ADDR                                (CPU_EVENTS_E0_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000ee0)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITMISCOP0_RMSK                                       0x3
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITMISCOP0_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_E0_ETB2_TMC_ITMISCOP0_ADDR,v)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITMISCOP0_FULL_BMSK                                  0x2
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITMISCOP0_FULL_SHFT                                  0x1
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITMISCOP0_ACQCOMP_BMSK                               0x1
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITMISCOP0_ACQCOMP_SHFT                               0x0

#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITTRFLIN_ADDR                                 (CPU_EVENTS_E0_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000ee8)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITTRFLIN_RMSK                                        0x3
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITTRFLIN_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB2_TMC_ITTRFLIN_ADDR, HWIO_CPU_EVENTS_E0_ETB2_TMC_ITTRFLIN_RMSK)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITTRFLIN_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB2_TMC_ITTRFLIN_ADDR, m)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITTRFLIN_FLUSHIN_BMSK                                0x2
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITTRFLIN_FLUSHIN_SHFT                                0x1
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITTRFLIN_TRIGIN_BMSK                                 0x1
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITTRFLIN_TRIGIN_SHFT                                 0x0

#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBDATA0_ADDR                               (CPU_EVENTS_E0_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000eec)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBDATA0_RMSK                                  0x1ffff
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBDATA0_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBDATA0_ADDR, HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBDATA0_RMSK)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBDATA0_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBDATA0_ADDR, m)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBDATA0_ATDATASBIT127_BMSK                    0x10000
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBDATA0_ATDATASBIT127_SHFT                       0x10
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBDATA0_ATDATASBIT119_BMSK                     0x8000
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBDATA0_ATDATASBIT119_SHFT                        0xf
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBDATA0_ATDATASBIT111_BMSK                     0x4000
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBDATA0_ATDATASBIT111_SHFT                        0xe
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBDATA0_ATDATASBIT103_BMSK                     0x2000
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBDATA0_ATDATASBIT103_SHFT                        0xd
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBDATA0_ATDATASBIT95_BMSK                      0x1000
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBDATA0_ATDATASBIT95_SHFT                         0xc
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBDATA0_ATDATASBIT87_BMSK                       0x800
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBDATA0_ATDATASBIT87_SHFT                         0xb
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBDATA0_ATDATASBIT79_BMSK                       0x400
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBDATA0_ATDATASBIT79_SHFT                         0xa
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBDATA0_ATDATASBIT71_BMSK                       0x200
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBDATA0_ATDATASBIT71_SHFT                         0x9
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBDATA0_ATDATASBIT63_BMSK                       0x100
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBDATA0_ATDATASBIT63_SHFT                         0x8
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBDATA0_ATDATASBIT55_BMSK                        0x80
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBDATA0_ATDATASBIT55_SHFT                         0x7
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBDATA0_ATDATASBIT47_BMSK                        0x40
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBDATA0_ATDATASBIT47_SHFT                         0x6
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBDATA0_ATDATASBIT39_BMSK                        0x20
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBDATA0_ATDATASBIT39_SHFT                         0x5
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBDATA0_ATDATASBIT31_BMSK                        0x10
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBDATA0_ATDATASBIT31_SHFT                         0x4
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBDATA0_ATDATASBIT23_BMSK                         0x8
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBDATA0_ATDATASBIT23_SHFT                         0x3
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBDATA0_ATDATASBIT15_BMSK                         0x4
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBDATA0_ATDATASBIT15_SHFT                         0x2
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBDATA0_ATDATASBIT7_BMSK                          0x2
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBDATA0_ATDATASBIT7_SHFT                          0x1
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBDATA0_ATDATASBIT0_BMSK                          0x1
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBDATA0_ATDATASBIT0_SHFT                          0x0

#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBCTR2_ADDR                                (CPU_EVENTS_E0_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000ef0)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBCTR2_RMSK                                       0x7
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBCTR2_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBCTR2_ADDR,v)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBCTR2_SYNCREQS_BMSK                              0x4
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBCTR2_SYNCREQS_SHFT                              0x2
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBCTR2_AFVALIDS_BMSK                              0x2
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBCTR2_AFVALIDS_SHFT                              0x1
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBCTR2_ATREADYS_BMSK                              0x1
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBCTR2_ATREADYS_SHFT                              0x0

#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBCTR1_ADDR                                (CPU_EVENTS_E0_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000ef4)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBCTR1_RMSK                                      0x7f
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBCTR1_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBCTR1_ADDR, HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBCTR1_RMSK)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBCTR1_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBCTR1_ADDR, m)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBCTR1_ATIDS_BMSK                                0x7f
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBCTR1_ATIDS_SHFT                                 0x0

#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBCTR0_ADDR                                (CPU_EVENTS_E0_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000ef8)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBCTR0_RMSK                                     0xf03
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBCTR0_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBCTR0_ADDR, HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBCTR0_RMSK)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBCTR0_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBCTR0_ADDR, m)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBCTR0_ATBYTESS_BMSK                            0xf00
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBCTR0_ATBYTESS_SHFT                              0x8
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBCTR0_AFREADYS_BMSK                              0x2
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBCTR0_AFREADYS_SHFT                              0x1
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBCTR0_ATVALIDS_BMSK                              0x1
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITATBCTR0_ATVALIDS_SHFT                              0x0

#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITCTRL_ADDR                                   (CPU_EVENTS_E0_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000f00)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITCTRL_RMSK                                          0x1
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITCTRL_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB2_TMC_ITCTRL_ADDR, HWIO_CPU_EVENTS_E0_ETB2_TMC_ITCTRL_RMSK)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITCTRL_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB2_TMC_ITCTRL_ADDR, m)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITCTRL_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_E0_ETB2_TMC_ITCTRL_ADDR,v)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITCTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CPU_EVENTS_E0_ETB2_TMC_ITCTRL_ADDR,m,v,HWIO_CPU_EVENTS_E0_ETB2_TMC_ITCTRL_IN)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITCTRL_INTEGRATION_MODE_BMSK                         0x1
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_ITCTRL_INTEGRATION_MODE_SHFT                         0x0

#define HWIO_CPU_EVENTS_E0_ETB2_TMC_CLAIMSET_ADDR                                 (CPU_EVENTS_E0_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000fa0)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_CLAIMSET_RMSK                                        0xf
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_CLAIMSET_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB2_TMC_CLAIMSET_ADDR, HWIO_CPU_EVENTS_E0_ETB2_TMC_CLAIMSET_RMSK)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_CLAIMSET_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB2_TMC_CLAIMSET_ADDR, m)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_CLAIMSET_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_E0_ETB2_TMC_CLAIMSET_ADDR,v)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_CLAIMSET_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CPU_EVENTS_E0_ETB2_TMC_CLAIMSET_ADDR,m,v,HWIO_CPU_EVENTS_E0_ETB2_TMC_CLAIMSET_IN)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_CLAIMSET_CLAIMSET_BMSK                               0xf
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_CLAIMSET_CLAIMSET_SHFT                               0x0

#define HWIO_CPU_EVENTS_E0_ETB2_TMC_CLAIMCLR_ADDR                                 (CPU_EVENTS_E0_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000fa4)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_CLAIMCLR_RMSK                                        0xf
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_CLAIMCLR_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB2_TMC_CLAIMCLR_ADDR, HWIO_CPU_EVENTS_E0_ETB2_TMC_CLAIMCLR_RMSK)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_CLAIMCLR_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB2_TMC_CLAIMCLR_ADDR, m)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_CLAIMCLR_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_E0_ETB2_TMC_CLAIMCLR_ADDR,v)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_CLAIMCLR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CPU_EVENTS_E0_ETB2_TMC_CLAIMCLR_ADDR,m,v,HWIO_CPU_EVENTS_E0_ETB2_TMC_CLAIMCLR_IN)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_CLAIMCLR_CLAIMCLR_BMSK                               0xf
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_CLAIMCLR_CLAIMCLR_SHFT                               0x0

#define HWIO_CPU_EVENTS_E0_ETB2_TMC_LAR_ADDR                                      (CPU_EVENTS_E0_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000fb0)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_LAR_RMSK                                      0xffffffff
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_LAR_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_E0_ETB2_TMC_LAR_ADDR,v)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_LAR_ACCESS_W_BMSK                             0xffffffff
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_LAR_ACCESS_W_SHFT                                    0x0

#define HWIO_CPU_EVENTS_E0_ETB2_TMC_LSR_ADDR                                      (CPU_EVENTS_E0_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000fb4)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_LSR_RMSK                                             0x7
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_LSR_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB2_TMC_LSR_ADDR, HWIO_CPU_EVENTS_E0_ETB2_TMC_LSR_RMSK)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_LSR_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB2_TMC_LSR_ADDR, m)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_LSR_LOCKTYPE_BMSK                                    0x4
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_LSR_LOCKTYPE_SHFT                                    0x2
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_LSR_LOCKGRANT_BMSK                                   0x2
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_LSR_LOCKGRANT_SHFT                                   0x1
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_LSR_LOCKEXIST_BMSK                                   0x1
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_LSR_LOCKEXIST_SHFT                                   0x0

#define HWIO_CPU_EVENTS_E0_ETB2_TMC_AUTHSTATUS_ADDR                               (CPU_EVENTS_E0_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000fb8)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_AUTHSTATUS_RMSK                                     0xff
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_AUTHSTATUS_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB2_TMC_AUTHSTATUS_ADDR, HWIO_CPU_EVENTS_E0_ETB2_TMC_AUTHSTATUS_RMSK)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_AUTHSTATUS_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB2_TMC_AUTHSTATUS_ADDR, m)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_AUTHSTATUS_SNID_BMSK                                0xc0
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_AUTHSTATUS_SNID_SHFT                                 0x6
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_AUTHSTATUS_SID_BMSK                                 0x30
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_AUTHSTATUS_SID_SHFT                                  0x4
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_AUTHSTATUS_NSNID_BMSK                                0xc
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_AUTHSTATUS_NSNID_SHFT                                0x2
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_AUTHSTATUS_NSID_BMSK                                 0x3
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_AUTHSTATUS_NSID_SHFT                                 0x0

#define HWIO_CPU_EVENTS_E0_ETB2_TMC_DEVID_ADDR                                    (CPU_EVENTS_E0_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000fc8)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_DEVID_RMSK                                         0x7ff
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_DEVID_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB2_TMC_DEVID_ADDR, HWIO_CPU_EVENTS_E0_ETB2_TMC_DEVID_RMSK)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_DEVID_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB2_TMC_DEVID_ADDR, m)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_DEVID_MEMWIDTH_BMSK                                0x700
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_DEVID_MEMWIDTH_SHFT                                  0x8
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_DEVID_CONFIGTYPE_BMSK                               0xc0
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_DEVID_CONFIGTYPE_SHFT                                0x6
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_DEVID_CLKSCHEME_BMSK                                0x20
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_DEVID_CLKSCHEME_SHFT                                 0x5
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_DEVID_ATBINPORTCOUNT_BMSK                           0x1f
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_DEVID_ATBINPORTCOUNT_SHFT                            0x0

#define HWIO_CPU_EVENTS_E0_ETB2_TMC_DEVTYPE_ADDR                                  (CPU_EVENTS_E0_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000fcc)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_DEVTYPE_RMSK                                        0xff
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_DEVTYPE_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB2_TMC_DEVTYPE_ADDR, HWIO_CPU_EVENTS_E0_ETB2_TMC_DEVTYPE_RMSK)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_DEVTYPE_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB2_TMC_DEVTYPE_ADDR, m)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_DEVTYPE_SUB_TYPE_BMSK                               0xf0
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_DEVTYPE_SUB_TYPE_SHFT                                0x4
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_DEVTYPE_MAJOR_TYPE_BMSK                              0xf
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_DEVTYPE_MAJOR_TYPE_SHFT                              0x0

#define HWIO_CPU_EVENTS_E0_ETB2_TMC_PERIPHID0_ADDR                                (CPU_EVENTS_E0_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000fe0)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_PERIPHID0_RMSK                                      0xff
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_PERIPHID0_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB2_TMC_PERIPHID0_ADDR, HWIO_CPU_EVENTS_E0_ETB2_TMC_PERIPHID0_RMSK)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_PERIPHID0_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB2_TMC_PERIPHID0_ADDR, m)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_PERIPHID0_PART_NUMBER_BITS7TO0_BMSK                 0xff
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_PERIPHID0_PART_NUMBER_BITS7TO0_SHFT                  0x0

#define HWIO_CPU_EVENTS_E0_ETB2_TMC_PERIPHID1_ADDR                                (CPU_EVENTS_E0_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000fe4)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_PERIPHID1_RMSK                                      0xff
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_PERIPHID1_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB2_TMC_PERIPHID1_ADDR, HWIO_CPU_EVENTS_E0_ETB2_TMC_PERIPHID1_RMSK)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_PERIPHID1_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB2_TMC_PERIPHID1_ADDR, m)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_PERIPHID1_JEP106_BITS3TO0_BMSK                      0xf0
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_PERIPHID1_JEP106_BITS3TO0_SHFT                       0x4
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_PERIPHID1_PART_NUMBER_BITS11TO8_BMSK                 0xf
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_PERIPHID1_PART_NUMBER_BITS11TO8_SHFT                 0x0

#define HWIO_CPU_EVENTS_E0_ETB2_TMC_PERIPHID2_ADDR                                (CPU_EVENTS_E0_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000fe8)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_PERIPHID2_RMSK                                      0xff
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_PERIPHID2_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB2_TMC_PERIPHID2_ADDR, HWIO_CPU_EVENTS_E0_ETB2_TMC_PERIPHID2_RMSK)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_PERIPHID2_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB2_TMC_PERIPHID2_ADDR, m)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_PERIPHID2_REVISION_BMSK                             0xf0
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_PERIPHID2_REVISION_SHFT                              0x4
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_PERIPHID2_JEDEC_BMSK                                 0x8
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_PERIPHID2_JEDEC_SHFT                                 0x3
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_PERIPHID2_JEP106_BITS6TO4_BMSK                       0x7
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_PERIPHID2_JEP106_BITS6TO4_SHFT                       0x0

#define HWIO_CPU_EVENTS_E0_ETB2_TMC_PERIPHID3_ADDR                                (CPU_EVENTS_E0_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000fec)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_PERIPHID3_RMSK                                      0xff
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_PERIPHID3_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB2_TMC_PERIPHID3_ADDR, HWIO_CPU_EVENTS_E0_ETB2_TMC_PERIPHID3_RMSK)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_PERIPHID3_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB2_TMC_PERIPHID3_ADDR, m)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_PERIPHID3_REVAND_BMSK                               0xf0
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_PERIPHID3_REVAND_SHFT                                0x4
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_PERIPHID3_CUSTOMER_MODIFIED_BMSK                     0xf
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_PERIPHID3_CUSTOMER_MODIFIED_SHFT                     0x0

#define HWIO_CPU_EVENTS_E0_ETB2_TMC_PERIPHID4_ADDR                                (CPU_EVENTS_E0_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000fd0)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_PERIPHID4_RMSK                                      0xff
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_PERIPHID4_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB2_TMC_PERIPHID4_ADDR, HWIO_CPU_EVENTS_E0_ETB2_TMC_PERIPHID4_RMSK)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_PERIPHID4_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB2_TMC_PERIPHID4_ADDR, m)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_PERIPHID4_FOURKB_COUNT_BMSK                         0xf0
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_PERIPHID4_FOURKB_COUNT_SHFT                          0x4
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_PERIPHID4_JEP106_CONT_BMSK                           0xf
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_PERIPHID4_JEP106_CONT_SHFT                           0x0

#define HWIO_CPU_EVENTS_E0_ETB2_TMC_PERIPHID5_ADDR                                (CPU_EVENTS_E0_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000fd4)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_PERIPHID5_RMSK                                0xffffffff
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_PERIPHID5_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB2_TMC_PERIPHID5_ADDR, HWIO_CPU_EVENTS_E0_ETB2_TMC_PERIPHID5_RMSK)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_PERIPHID5_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB2_TMC_PERIPHID5_ADDR, m)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_PERIPHID5_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_E0_ETB2_TMC_PERIPHID5_ADDR,v)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_PERIPHID5_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CPU_EVENTS_E0_ETB2_TMC_PERIPHID5_ADDR,m,v,HWIO_CPU_EVENTS_E0_ETB2_TMC_PERIPHID5_IN)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_PERIPHID5_PERIPHID5_BMSK                      0xffffffff
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_PERIPHID5_PERIPHID5_SHFT                             0x0

#define HWIO_CPU_EVENTS_E0_ETB2_TMC_PERIPHID6_ADDR                                (CPU_EVENTS_E0_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000fd8)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_PERIPHID6_RMSK                                0xffffffff
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_PERIPHID6_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB2_TMC_PERIPHID6_ADDR, HWIO_CPU_EVENTS_E0_ETB2_TMC_PERIPHID6_RMSK)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_PERIPHID6_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB2_TMC_PERIPHID6_ADDR, m)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_PERIPHID6_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_E0_ETB2_TMC_PERIPHID6_ADDR,v)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_PERIPHID6_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CPU_EVENTS_E0_ETB2_TMC_PERIPHID6_ADDR,m,v,HWIO_CPU_EVENTS_E0_ETB2_TMC_PERIPHID6_IN)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_PERIPHID6_PERIPHID6_BMSK                      0xffffffff
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_PERIPHID6_PERIPHID6_SHFT                             0x0

#define HWIO_CPU_EVENTS_E0_ETB2_TMC_PERIPHID7_ADDR                                (CPU_EVENTS_E0_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000fdc)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_PERIPHID7_RMSK                                0xffffffff
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_PERIPHID7_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB2_TMC_PERIPHID7_ADDR, HWIO_CPU_EVENTS_E0_ETB2_TMC_PERIPHID7_RMSK)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_PERIPHID7_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB2_TMC_PERIPHID7_ADDR, m)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_PERIPHID7_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_E0_ETB2_TMC_PERIPHID7_ADDR,v)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_PERIPHID7_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CPU_EVENTS_E0_ETB2_TMC_PERIPHID7_ADDR,m,v,HWIO_CPU_EVENTS_E0_ETB2_TMC_PERIPHID7_IN)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_PERIPHID7_PERIPHID7_BMSK                      0xffffffff
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_PERIPHID7_PERIPHID7_SHFT                             0x0

#define HWIO_CPU_EVENTS_E0_ETB2_TMC_COMPID0_ADDR                                  (CPU_EVENTS_E0_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000ff0)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_COMPID0_RMSK                                        0xff
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_COMPID0_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB2_TMC_COMPID0_ADDR, HWIO_CPU_EVENTS_E0_ETB2_TMC_COMPID0_RMSK)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_COMPID0_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB2_TMC_COMPID0_ADDR, m)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_COMPID0_PREAMBLE_BMSK                               0xff
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_COMPID0_PREAMBLE_SHFT                                0x0

#define HWIO_CPU_EVENTS_E0_ETB2_TMC_COMPID1_ADDR                                  (CPU_EVENTS_E0_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000ff4)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_COMPID1_RMSK                                        0xff
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_COMPID1_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB2_TMC_COMPID1_ADDR, HWIO_CPU_EVENTS_E0_ETB2_TMC_COMPID1_RMSK)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_COMPID1_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB2_TMC_COMPID1_ADDR, m)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_COMPID1_CLASS_BMSK                                  0xf0
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_COMPID1_CLASS_SHFT                                   0x4
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_COMPID1_PREAMBLE_BMSK                                0xf
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_COMPID1_PREAMBLE_SHFT                                0x0

#define HWIO_CPU_EVENTS_E0_ETB2_TMC_COMPID2_ADDR                                  (CPU_EVENTS_E0_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000ff8)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_COMPID2_RMSK                                        0xff
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_COMPID2_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB2_TMC_COMPID2_ADDR, HWIO_CPU_EVENTS_E0_ETB2_TMC_COMPID2_RMSK)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_COMPID2_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB2_TMC_COMPID2_ADDR, m)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_COMPID2_PREAMBLE_BMSK                               0xff
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_COMPID2_PREAMBLE_SHFT                                0x0

#define HWIO_CPU_EVENTS_E0_ETB2_TMC_COMPID3_ADDR                                  (CPU_EVENTS_E0_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000ffc)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_COMPID3_RMSK                                        0xff
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_COMPID3_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB2_TMC_COMPID3_ADDR, HWIO_CPU_EVENTS_E0_ETB2_TMC_COMPID3_RMSK)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_COMPID3_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E0_ETB2_TMC_COMPID3_ADDR, m)
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_COMPID3_PREAMBLE_BMSK                               0xff
#define HWIO_CPU_EVENTS_E0_ETB2_TMC_COMPID3_PREAMBLE_SHFT                                0x0

/*----------------------------------------------------------------------------
 * MODULE: CPU_EVENTS_E1_ETB1_TMC_CXTMC_F128W64K
 *--------------------------------------------------------------------------*/

#define CPU_EVENTS_E1_ETB1_TMC_CXTMC_F128W64K_REG_BASE                            (QDSS_AMBERWING_BASE      + 0x01cc0000)

#define HWIO_CPU_EVENTS_E1_ETB1_TMC_RSZ_ADDR                                      (CPU_EVENTS_E1_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000004)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_RSZ_RMSK                                      0x7fffffff
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_RSZ_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB1_TMC_RSZ_ADDR, HWIO_CPU_EVENTS_E1_ETB1_TMC_RSZ_RMSK)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_RSZ_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB1_TMC_RSZ_ADDR, m)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_RSZ_RSZ_BMSK                                  0x7fffffff
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_RSZ_RSZ_SHFT                                         0x0

#define HWIO_CPU_EVENTS_E1_ETB1_TMC_STS_ADDR                                      (CPU_EVENTS_E1_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x0000000c)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_STS_RMSK                                            0x1f
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_STS_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB1_TMC_STS_ADDR, HWIO_CPU_EVENTS_E1_ETB1_TMC_STS_RMSK)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_STS_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB1_TMC_STS_ADDR, m)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_STS_EMPTY_BMSK                                      0x10
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_STS_EMPTY_SHFT                                       0x4
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_STS_FTEMPTY_BMSK                                     0x8
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_STS_FTEMPTY_SHFT                                     0x3
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_STS_TMCREADY_BMSK                                    0x4
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_STS_TMCREADY_SHFT                                    0x2
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_STS_TRIGGERED_BMSK                                   0x2
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_STS_TRIGGERED_SHFT                                   0x1
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_STS_FULL_BMSK                                        0x1
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_STS_FULL_SHFT                                        0x0

#define HWIO_CPU_EVENTS_E1_ETB1_TMC_RRD_ADDR                                      (CPU_EVENTS_E1_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000010)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_RRD_RMSK                                      0xffffffff
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_RRD_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB1_TMC_RRD_ADDR, HWIO_CPU_EVENTS_E1_ETB1_TMC_RRD_RMSK)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_RRD_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB1_TMC_RRD_ADDR, m)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_RRD_RRD_BMSK                                  0xffffffff
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_RRD_RRD_SHFT                                         0x0

#define HWIO_CPU_EVENTS_E1_ETB1_TMC_RRP_ADDR                                      (CPU_EVENTS_E1_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000014)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_RRP_RMSK                                          0xffff
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_RRP_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB1_TMC_RRP_ADDR, HWIO_CPU_EVENTS_E1_ETB1_TMC_RRP_RMSK)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_RRP_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB1_TMC_RRP_ADDR, m)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_RRP_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_E1_ETB1_TMC_RRP_ADDR,v)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_RRP_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CPU_EVENTS_E1_ETB1_TMC_RRP_ADDR,m,v,HWIO_CPU_EVENTS_E1_ETB1_TMC_RRP_IN)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_RRP_RRP_BMSK                                      0xffff
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_RRP_RRP_SHFT                                         0x0

#define HWIO_CPU_EVENTS_E1_ETB1_TMC_RWP_ADDR                                      (CPU_EVENTS_E1_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000018)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_RWP_RMSK                                          0xffff
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_RWP_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB1_TMC_RWP_ADDR, HWIO_CPU_EVENTS_E1_ETB1_TMC_RWP_RMSK)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_RWP_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB1_TMC_RWP_ADDR, m)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_RWP_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_E1_ETB1_TMC_RWP_ADDR,v)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_RWP_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CPU_EVENTS_E1_ETB1_TMC_RWP_ADDR,m,v,HWIO_CPU_EVENTS_E1_ETB1_TMC_RWP_IN)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_RWP_RWP_BMSK                                      0xffff
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_RWP_RWP_SHFT                                         0x0

#define HWIO_CPU_EVENTS_E1_ETB1_TMC_TRG_ADDR                                      (CPU_EVENTS_E1_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x0000001c)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_TRG_RMSK                                          0x3fff
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_TRG_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB1_TMC_TRG_ADDR, HWIO_CPU_EVENTS_E1_ETB1_TMC_TRG_RMSK)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_TRG_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB1_TMC_TRG_ADDR, m)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_TRG_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_E1_ETB1_TMC_TRG_ADDR,v)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_TRG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CPU_EVENTS_E1_ETB1_TMC_TRG_ADDR,m,v,HWIO_CPU_EVENTS_E1_ETB1_TMC_TRG_IN)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_TRG_TRG_BMSK                                      0x3fff
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_TRG_TRG_SHFT                                         0x0

#define HWIO_CPU_EVENTS_E1_ETB1_TMC_CTL_ADDR                                      (CPU_EVENTS_E1_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000020)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_CTL_RMSK                                             0x1
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_CTL_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB1_TMC_CTL_ADDR, HWIO_CPU_EVENTS_E1_ETB1_TMC_CTL_RMSK)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_CTL_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB1_TMC_CTL_ADDR, m)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_CTL_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_E1_ETB1_TMC_CTL_ADDR,v)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CPU_EVENTS_E1_ETB1_TMC_CTL_ADDR,m,v,HWIO_CPU_EVENTS_E1_ETB1_TMC_CTL_IN)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_CTL_TRACECAPTEN_BMSK                                 0x1
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_CTL_TRACECAPTEN_SHFT                                 0x0

#define HWIO_CPU_EVENTS_E1_ETB1_TMC_RWD_ADDR                                      (CPU_EVENTS_E1_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000024)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_RWD_RMSK                                      0xffffffff
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_RWD_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_E1_ETB1_TMC_RWD_ADDR,v)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_RWD_RWD_BMSK                                  0xffffffff
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_RWD_RWD_SHFT                                         0x0

#define HWIO_CPU_EVENTS_E1_ETB1_TMC_MODE_ADDR                                     (CPU_EVENTS_E1_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000028)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_MODE_RMSK                                            0x3
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_MODE_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB1_TMC_MODE_ADDR, HWIO_CPU_EVENTS_E1_ETB1_TMC_MODE_RMSK)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_MODE_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB1_TMC_MODE_ADDR, m)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_MODE_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_E1_ETB1_TMC_MODE_ADDR,v)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CPU_EVENTS_E1_ETB1_TMC_MODE_ADDR,m,v,HWIO_CPU_EVENTS_E1_ETB1_TMC_MODE_IN)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_MODE_MODE_BMSK                                       0x3
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_MODE_MODE_SHFT                                       0x0

#define HWIO_CPU_EVENTS_E1_ETB1_TMC_LBUFLEVEL_ADDR                                (CPU_EVENTS_E1_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x0000002c)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_LBUFLEVEL_RMSK                                    0x7fff
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_LBUFLEVEL_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB1_TMC_LBUFLEVEL_ADDR, HWIO_CPU_EVENTS_E1_ETB1_TMC_LBUFLEVEL_RMSK)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_LBUFLEVEL_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB1_TMC_LBUFLEVEL_ADDR, m)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_LBUFLEVEL_LBUFLEVEL_BMSK                          0x7fff
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_LBUFLEVEL_LBUFLEVEL_SHFT                             0x0

#define HWIO_CPU_EVENTS_E1_ETB1_TMC_CBUFLEVEL_ADDR                                (CPU_EVENTS_E1_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000030)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_CBUFLEVEL_RMSK                                    0x7fff
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_CBUFLEVEL_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB1_TMC_CBUFLEVEL_ADDR, HWIO_CPU_EVENTS_E1_ETB1_TMC_CBUFLEVEL_RMSK)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_CBUFLEVEL_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB1_TMC_CBUFLEVEL_ADDR, m)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_CBUFLEVEL_CBUFLEVEL_BMSK                          0x7fff
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_CBUFLEVEL_CBUFLEVEL_SHFT                             0x0

#define HWIO_CPU_EVENTS_E1_ETB1_TMC_BUFWM_ADDR                                    (CPU_EVENTS_E1_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000034)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_BUFWM_RMSK                                        0x3fff
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_BUFWM_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB1_TMC_BUFWM_ADDR, HWIO_CPU_EVENTS_E1_ETB1_TMC_BUFWM_RMSK)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_BUFWM_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB1_TMC_BUFWM_ADDR, m)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_BUFWM_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_E1_ETB1_TMC_BUFWM_ADDR,v)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_BUFWM_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CPU_EVENTS_E1_ETB1_TMC_BUFWM_ADDR,m,v,HWIO_CPU_EVENTS_E1_ETB1_TMC_BUFWM_IN)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_BUFWM_BUFWM_BMSK                                  0x3fff
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_BUFWM_BUFWM_SHFT                                     0x0

#define HWIO_CPU_EVENTS_E1_ETB1_TMC_FFSR_ADDR                                     (CPU_EVENTS_E1_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000300)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_FFSR_RMSK                                            0x3
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_FFSR_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB1_TMC_FFSR_ADDR, HWIO_CPU_EVENTS_E1_ETB1_TMC_FFSR_RMSK)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_FFSR_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB1_TMC_FFSR_ADDR, m)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_FFSR_FTSTOPPED_BMSK                                  0x2
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_FFSR_FTSTOPPED_SHFT                                  0x1
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_FFSR_FLINPROG_BMSK                                   0x1
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_FFSR_FLINPROG_SHFT                                   0x0

#define HWIO_CPU_EVENTS_E1_ETB1_TMC_FFCR_ADDR                                     (CPU_EVENTS_E1_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000304)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_FFCR_RMSK                                         0x7773
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_FFCR_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB1_TMC_FFCR_ADDR, HWIO_CPU_EVENTS_E1_ETB1_TMC_FFCR_RMSK)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_FFCR_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB1_TMC_FFCR_ADDR, m)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_FFCR_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_E1_ETB1_TMC_FFCR_ADDR,v)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_FFCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CPU_EVENTS_E1_ETB1_TMC_FFCR_ADDR,m,v,HWIO_CPU_EVENTS_E1_ETB1_TMC_FFCR_IN)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_FFCR_DRAINBUFFER_BMSK                             0x4000
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_FFCR_DRAINBUFFER_SHFT                                0xe
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_FFCR_STOPONTRIGEVT_BMSK                           0x2000
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_FFCR_STOPONTRIGEVT_SHFT                              0xd
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_FFCR_STOPONFL_BMSK                                0x1000
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_FFCR_STOPONFL_SHFT                                   0xc
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_FFCR_TRIGONFL_BMSK                                 0x400
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_FFCR_TRIGONFL_SHFT                                   0xa
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_FFCR_TRIGONTRIGEVT_BMSK                            0x200
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_FFCR_TRIGONTRIGEVT_SHFT                              0x9
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_FFCR_TRIGONTRIGIN_BMSK                             0x100
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_FFCR_TRIGONTRIGIN_SHFT                               0x8
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_FFCR_FLUSHMAN_BMSK                                  0x40
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_FFCR_FLUSHMAN_SHFT                                   0x6
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_FFCR_FONTRIGEVT_BMSK                                0x20
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_FFCR_FONTRIGEVT_SHFT                                 0x5
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_FFCR_FONFLIN_BMSK                                   0x10
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_FFCR_FONFLIN_SHFT                                    0x4
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_FFCR_ENTI_BMSK                                       0x2
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_FFCR_ENTI_SHFT                                       0x1
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_FFCR_ENFT_BMSK                                       0x1
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_FFCR_ENFT_SHFT                                       0x0

#define HWIO_CPU_EVENTS_E1_ETB1_TMC_PSCR_ADDR                                     (CPU_EVENTS_E1_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000308)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_PSCR_RMSK                                           0x1f
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_PSCR_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB1_TMC_PSCR_ADDR, HWIO_CPU_EVENTS_E1_ETB1_TMC_PSCR_RMSK)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_PSCR_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB1_TMC_PSCR_ADDR, m)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_PSCR_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_E1_ETB1_TMC_PSCR_ADDR,v)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_PSCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CPU_EVENTS_E1_ETB1_TMC_PSCR_ADDR,m,v,HWIO_CPU_EVENTS_E1_ETB1_TMC_PSCR_IN)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_PSCR_PSCOUNT_BMSK                                   0x1f
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_PSCR_PSCOUNT_SHFT                                    0x0

#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBMDATA0_ADDR                              (CPU_EVENTS_E1_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000ed0)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBMDATA0_RMSK                                 0x1ffff
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBMDATA0_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBMDATA0_ADDR,v)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBMDATA0_ATDATAMBIT127_BMSK                   0x10000
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBMDATA0_ATDATAMBIT127_SHFT                      0x10
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBMDATA0_ATDATAMBIT119_BMSK                    0x8000
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBMDATA0_ATDATAMBIT119_SHFT                       0xf
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBMDATA0_ATDATAMBIT111_BMSK                    0x4000
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBMDATA0_ATDATAMBIT111_SHFT                       0xe
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBMDATA0_ATDATAMBIT103_BMSK                    0x2000
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBMDATA0_ATDATAMBIT103_SHFT                       0xd
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBMDATA0_ATDATAMBIT95_BMSK                     0x1000
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBMDATA0_ATDATAMBIT95_SHFT                        0xc
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBMDATA0_ATDATAMBIT87_BMSK                      0x800
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBMDATA0_ATDATAMBIT87_SHFT                        0xb
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBMDATA0_ATDATAMBIT79_BMSK                      0x400
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBMDATA0_ATDATAMBIT79_SHFT                        0xa
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBMDATA0_ATDATAMBIT71_BMSK                      0x200
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBMDATA0_ATDATAMBIT71_SHFT                        0x9
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBMDATA0_ATDATAMBIT63_BMSK                      0x100
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBMDATA0_ATDATAMBIT63_SHFT                        0x8
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBMDATA0_ATDATAMBIT55_BMSK                       0x80
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBMDATA0_ATDATAMBIT55_SHFT                        0x7
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBMDATA0_ATDATAMBIT47_BMSK                       0x40
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBMDATA0_ATDATAMBIT47_SHFT                        0x6
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBMDATA0_ATDATAMBIT39_BMSK                       0x20
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBMDATA0_ATDATAMBIT39_SHFT                        0x5
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBMDATA0_ATDATAMBIT31_BMSK                       0x10
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBMDATA0_ATDATAMBIT31_SHFT                        0x4
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBMDATA0_ATDATAMBIT23_BMSK                        0x8
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBMDATA0_ATDATAMBIT23_SHFT                        0x3
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBMDATA0_ATDATAMBIT15_BMSK                        0x4
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBMDATA0_ATDATAMBIT15_SHFT                        0x2
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBMDATA0_ATDATAMBIT7_BMSK                         0x2
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBMDATA0_ATDATAMBIT7_SHFT                         0x1
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBMDATA0_ATDATAMBIT0_BMSK                         0x1
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBMDATA0_ATDATAMBIT0_SHFT                         0x0

#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBMCTR2_ADDR                               (CPU_EVENTS_E1_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000ed4)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBMCTR2_RMSK                                      0x7
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBMCTR2_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBMCTR2_ADDR, HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBMCTR2_RMSK)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBMCTR2_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBMCTR2_ADDR, m)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBMCTR2_SYNCREQM_BMSK                             0x4
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBMCTR2_SYNCREQM_SHFT                             0x2
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBMCTR2_AFVALIDM_BMSK                             0x2
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBMCTR2_AFVALIDM_SHFT                             0x1
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBMCTR2_ATREADYM_BMSK                             0x1
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBMCTR2_ATREADYM_SHFT                             0x0

#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBMCTR1_ADDR                               (CPU_EVENTS_E1_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000ed8)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBMCTR1_RMSK                                     0x7f
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBMCTR1_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBMCTR1_ADDR,v)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBMCTR1_ATIDM_BMSK                               0x7f
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBMCTR1_ATIDM_SHFT                                0x0

#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBMCTR0_ADDR                               (CPU_EVENTS_E1_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000edc)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBMCTR0_RMSK                                    0xf03
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBMCTR0_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBMCTR0_ADDR,v)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBMCTR0_ATBYTESM_BMSK                           0xf00
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBMCTR0_ATBYTESM_SHFT                             0x8
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBMCTR0_AFREADYM_BMSK                             0x2
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBMCTR0_AFREADYM_SHFT                             0x1
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBMCTR0_ATVALIDM_BMSK                             0x1
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBMCTR0_ATVALIDM_SHFT                             0x0

#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITMISCOP0_ADDR                                (CPU_EVENTS_E1_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000ee0)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITMISCOP0_RMSK                                       0x3
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITMISCOP0_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_E1_ETB1_TMC_ITMISCOP0_ADDR,v)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITMISCOP0_FULL_BMSK                                  0x2
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITMISCOP0_FULL_SHFT                                  0x1
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITMISCOP0_ACQCOMP_BMSK                               0x1
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITMISCOP0_ACQCOMP_SHFT                               0x0

#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITTRFLIN_ADDR                                 (CPU_EVENTS_E1_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000ee8)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITTRFLIN_RMSK                                        0x3
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITTRFLIN_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB1_TMC_ITTRFLIN_ADDR, HWIO_CPU_EVENTS_E1_ETB1_TMC_ITTRFLIN_RMSK)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITTRFLIN_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB1_TMC_ITTRFLIN_ADDR, m)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITTRFLIN_FLUSHIN_BMSK                                0x2
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITTRFLIN_FLUSHIN_SHFT                                0x1
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITTRFLIN_TRIGIN_BMSK                                 0x1
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITTRFLIN_TRIGIN_SHFT                                 0x0

#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBDATA0_ADDR                               (CPU_EVENTS_E1_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000eec)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBDATA0_RMSK                                  0x1ffff
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBDATA0_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBDATA0_ADDR, HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBDATA0_RMSK)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBDATA0_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBDATA0_ADDR, m)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBDATA0_ATDATASBIT127_BMSK                    0x10000
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBDATA0_ATDATASBIT127_SHFT                       0x10
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBDATA0_ATDATASBIT119_BMSK                     0x8000
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBDATA0_ATDATASBIT119_SHFT                        0xf
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBDATA0_ATDATASBIT111_BMSK                     0x4000
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBDATA0_ATDATASBIT111_SHFT                        0xe
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBDATA0_ATDATASBIT103_BMSK                     0x2000
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBDATA0_ATDATASBIT103_SHFT                        0xd
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBDATA0_ATDATASBIT95_BMSK                      0x1000
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBDATA0_ATDATASBIT95_SHFT                         0xc
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBDATA0_ATDATASBIT87_BMSK                       0x800
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBDATA0_ATDATASBIT87_SHFT                         0xb
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBDATA0_ATDATASBIT79_BMSK                       0x400
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBDATA0_ATDATASBIT79_SHFT                         0xa
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBDATA0_ATDATASBIT71_BMSK                       0x200
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBDATA0_ATDATASBIT71_SHFT                         0x9
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBDATA0_ATDATASBIT63_BMSK                       0x100
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBDATA0_ATDATASBIT63_SHFT                         0x8
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBDATA0_ATDATASBIT55_BMSK                        0x80
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBDATA0_ATDATASBIT55_SHFT                         0x7
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBDATA0_ATDATASBIT47_BMSK                        0x40
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBDATA0_ATDATASBIT47_SHFT                         0x6
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBDATA0_ATDATASBIT39_BMSK                        0x20
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBDATA0_ATDATASBIT39_SHFT                         0x5
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBDATA0_ATDATASBIT31_BMSK                        0x10
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBDATA0_ATDATASBIT31_SHFT                         0x4
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBDATA0_ATDATASBIT23_BMSK                         0x8
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBDATA0_ATDATASBIT23_SHFT                         0x3
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBDATA0_ATDATASBIT15_BMSK                         0x4
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBDATA0_ATDATASBIT15_SHFT                         0x2
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBDATA0_ATDATASBIT7_BMSK                          0x2
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBDATA0_ATDATASBIT7_SHFT                          0x1
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBDATA0_ATDATASBIT0_BMSK                          0x1
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBDATA0_ATDATASBIT0_SHFT                          0x0

#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBCTR2_ADDR                                (CPU_EVENTS_E1_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000ef0)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBCTR2_RMSK                                       0x7
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBCTR2_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBCTR2_ADDR,v)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBCTR2_SYNCREQS_BMSK                              0x4
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBCTR2_SYNCREQS_SHFT                              0x2
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBCTR2_AFVALIDS_BMSK                              0x2
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBCTR2_AFVALIDS_SHFT                              0x1
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBCTR2_ATREADYS_BMSK                              0x1
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBCTR2_ATREADYS_SHFT                              0x0

#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBCTR1_ADDR                                (CPU_EVENTS_E1_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000ef4)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBCTR1_RMSK                                      0x7f
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBCTR1_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBCTR1_ADDR, HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBCTR1_RMSK)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBCTR1_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBCTR1_ADDR, m)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBCTR1_ATIDS_BMSK                                0x7f
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBCTR1_ATIDS_SHFT                                 0x0

#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBCTR0_ADDR                                (CPU_EVENTS_E1_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000ef8)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBCTR0_RMSK                                     0xf03
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBCTR0_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBCTR0_ADDR, HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBCTR0_RMSK)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBCTR0_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBCTR0_ADDR, m)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBCTR0_ATBYTESS_BMSK                            0xf00
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBCTR0_ATBYTESS_SHFT                              0x8
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBCTR0_AFREADYS_BMSK                              0x2
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBCTR0_AFREADYS_SHFT                              0x1
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBCTR0_ATVALIDS_BMSK                              0x1
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITATBCTR0_ATVALIDS_SHFT                              0x0

#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITCTRL_ADDR                                   (CPU_EVENTS_E1_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000f00)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITCTRL_RMSK                                          0x1
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITCTRL_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB1_TMC_ITCTRL_ADDR, HWIO_CPU_EVENTS_E1_ETB1_TMC_ITCTRL_RMSK)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITCTRL_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB1_TMC_ITCTRL_ADDR, m)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITCTRL_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_E1_ETB1_TMC_ITCTRL_ADDR,v)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITCTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CPU_EVENTS_E1_ETB1_TMC_ITCTRL_ADDR,m,v,HWIO_CPU_EVENTS_E1_ETB1_TMC_ITCTRL_IN)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITCTRL_INTEGRATION_MODE_BMSK                         0x1
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_ITCTRL_INTEGRATION_MODE_SHFT                         0x0

#define HWIO_CPU_EVENTS_E1_ETB1_TMC_CLAIMSET_ADDR                                 (CPU_EVENTS_E1_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000fa0)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_CLAIMSET_RMSK                                        0xf
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_CLAIMSET_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB1_TMC_CLAIMSET_ADDR, HWIO_CPU_EVENTS_E1_ETB1_TMC_CLAIMSET_RMSK)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_CLAIMSET_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB1_TMC_CLAIMSET_ADDR, m)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_CLAIMSET_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_E1_ETB1_TMC_CLAIMSET_ADDR,v)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_CLAIMSET_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CPU_EVENTS_E1_ETB1_TMC_CLAIMSET_ADDR,m,v,HWIO_CPU_EVENTS_E1_ETB1_TMC_CLAIMSET_IN)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_CLAIMSET_CLAIMSET_BMSK                               0xf
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_CLAIMSET_CLAIMSET_SHFT                               0x0

#define HWIO_CPU_EVENTS_E1_ETB1_TMC_CLAIMCLR_ADDR                                 (CPU_EVENTS_E1_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000fa4)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_CLAIMCLR_RMSK                                        0xf
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_CLAIMCLR_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB1_TMC_CLAIMCLR_ADDR, HWIO_CPU_EVENTS_E1_ETB1_TMC_CLAIMCLR_RMSK)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_CLAIMCLR_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB1_TMC_CLAIMCLR_ADDR, m)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_CLAIMCLR_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_E1_ETB1_TMC_CLAIMCLR_ADDR,v)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_CLAIMCLR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CPU_EVENTS_E1_ETB1_TMC_CLAIMCLR_ADDR,m,v,HWIO_CPU_EVENTS_E1_ETB1_TMC_CLAIMCLR_IN)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_CLAIMCLR_CLAIMCLR_BMSK                               0xf
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_CLAIMCLR_CLAIMCLR_SHFT                               0x0

#define HWIO_CPU_EVENTS_E1_ETB1_TMC_LAR_ADDR                                      (CPU_EVENTS_E1_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000fb0)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_LAR_RMSK                                      0xffffffff
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_LAR_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_E1_ETB1_TMC_LAR_ADDR,v)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_LAR_ACCESS_W_BMSK                             0xffffffff
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_LAR_ACCESS_W_SHFT                                    0x0

#define HWIO_CPU_EVENTS_E1_ETB1_TMC_LSR_ADDR                                      (CPU_EVENTS_E1_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000fb4)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_LSR_RMSK                                             0x7
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_LSR_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB1_TMC_LSR_ADDR, HWIO_CPU_EVENTS_E1_ETB1_TMC_LSR_RMSK)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_LSR_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB1_TMC_LSR_ADDR, m)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_LSR_LOCKTYPE_BMSK                                    0x4
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_LSR_LOCKTYPE_SHFT                                    0x2
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_LSR_LOCKGRANT_BMSK                                   0x2
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_LSR_LOCKGRANT_SHFT                                   0x1
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_LSR_LOCKEXIST_BMSK                                   0x1
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_LSR_LOCKEXIST_SHFT                                   0x0

#define HWIO_CPU_EVENTS_E1_ETB1_TMC_AUTHSTATUS_ADDR                               (CPU_EVENTS_E1_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000fb8)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_AUTHSTATUS_RMSK                                     0xff
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_AUTHSTATUS_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB1_TMC_AUTHSTATUS_ADDR, HWIO_CPU_EVENTS_E1_ETB1_TMC_AUTHSTATUS_RMSK)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_AUTHSTATUS_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB1_TMC_AUTHSTATUS_ADDR, m)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_AUTHSTATUS_SNID_BMSK                                0xc0
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_AUTHSTATUS_SNID_SHFT                                 0x6
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_AUTHSTATUS_SID_BMSK                                 0x30
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_AUTHSTATUS_SID_SHFT                                  0x4
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_AUTHSTATUS_NSNID_BMSK                                0xc
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_AUTHSTATUS_NSNID_SHFT                                0x2
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_AUTHSTATUS_NSID_BMSK                                 0x3
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_AUTHSTATUS_NSID_SHFT                                 0x0

#define HWIO_CPU_EVENTS_E1_ETB1_TMC_DEVID_ADDR                                    (CPU_EVENTS_E1_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000fc8)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_DEVID_RMSK                                         0x7ff
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_DEVID_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB1_TMC_DEVID_ADDR, HWIO_CPU_EVENTS_E1_ETB1_TMC_DEVID_RMSK)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_DEVID_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB1_TMC_DEVID_ADDR, m)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_DEVID_MEMWIDTH_BMSK                                0x700
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_DEVID_MEMWIDTH_SHFT                                  0x8
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_DEVID_CONFIGTYPE_BMSK                               0xc0
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_DEVID_CONFIGTYPE_SHFT                                0x6
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_DEVID_CLKSCHEME_BMSK                                0x20
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_DEVID_CLKSCHEME_SHFT                                 0x5
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_DEVID_ATBINPORTCOUNT_BMSK                           0x1f
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_DEVID_ATBINPORTCOUNT_SHFT                            0x0

#define HWIO_CPU_EVENTS_E1_ETB1_TMC_DEVTYPE_ADDR                                  (CPU_EVENTS_E1_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000fcc)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_DEVTYPE_RMSK                                        0xff
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_DEVTYPE_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB1_TMC_DEVTYPE_ADDR, HWIO_CPU_EVENTS_E1_ETB1_TMC_DEVTYPE_RMSK)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_DEVTYPE_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB1_TMC_DEVTYPE_ADDR, m)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_DEVTYPE_SUB_TYPE_BMSK                               0xf0
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_DEVTYPE_SUB_TYPE_SHFT                                0x4
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_DEVTYPE_MAJOR_TYPE_BMSK                              0xf
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_DEVTYPE_MAJOR_TYPE_SHFT                              0x0

#define HWIO_CPU_EVENTS_E1_ETB1_TMC_PERIPHID0_ADDR                                (CPU_EVENTS_E1_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000fe0)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_PERIPHID0_RMSK                                      0xff
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_PERIPHID0_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB1_TMC_PERIPHID0_ADDR, HWIO_CPU_EVENTS_E1_ETB1_TMC_PERIPHID0_RMSK)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_PERIPHID0_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB1_TMC_PERIPHID0_ADDR, m)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_PERIPHID0_PART_NUMBER_BITS7TO0_BMSK                 0xff
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_PERIPHID0_PART_NUMBER_BITS7TO0_SHFT                  0x0

#define HWIO_CPU_EVENTS_E1_ETB1_TMC_PERIPHID1_ADDR                                (CPU_EVENTS_E1_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000fe4)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_PERIPHID1_RMSK                                      0xff
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_PERIPHID1_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB1_TMC_PERIPHID1_ADDR, HWIO_CPU_EVENTS_E1_ETB1_TMC_PERIPHID1_RMSK)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_PERIPHID1_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB1_TMC_PERIPHID1_ADDR, m)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_PERIPHID1_JEP106_BITS3TO0_BMSK                      0xf0
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_PERIPHID1_JEP106_BITS3TO0_SHFT                       0x4
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_PERIPHID1_PART_NUMBER_BITS11TO8_BMSK                 0xf
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_PERIPHID1_PART_NUMBER_BITS11TO8_SHFT                 0x0

#define HWIO_CPU_EVENTS_E1_ETB1_TMC_PERIPHID2_ADDR                                (CPU_EVENTS_E1_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000fe8)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_PERIPHID2_RMSK                                      0xff
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_PERIPHID2_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB1_TMC_PERIPHID2_ADDR, HWIO_CPU_EVENTS_E1_ETB1_TMC_PERIPHID2_RMSK)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_PERIPHID2_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB1_TMC_PERIPHID2_ADDR, m)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_PERIPHID2_REVISION_BMSK                             0xf0
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_PERIPHID2_REVISION_SHFT                              0x4
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_PERIPHID2_JEDEC_BMSK                                 0x8
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_PERIPHID2_JEDEC_SHFT                                 0x3
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_PERIPHID2_JEP106_BITS6TO4_BMSK                       0x7
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_PERIPHID2_JEP106_BITS6TO4_SHFT                       0x0

#define HWIO_CPU_EVENTS_E1_ETB1_TMC_PERIPHID3_ADDR                                (CPU_EVENTS_E1_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000fec)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_PERIPHID3_RMSK                                      0xff
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_PERIPHID3_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB1_TMC_PERIPHID3_ADDR, HWIO_CPU_EVENTS_E1_ETB1_TMC_PERIPHID3_RMSK)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_PERIPHID3_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB1_TMC_PERIPHID3_ADDR, m)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_PERIPHID3_REVAND_BMSK                               0xf0
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_PERIPHID3_REVAND_SHFT                                0x4
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_PERIPHID3_CUSTOMER_MODIFIED_BMSK                     0xf
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_PERIPHID3_CUSTOMER_MODIFIED_SHFT                     0x0

#define HWIO_CPU_EVENTS_E1_ETB1_TMC_PERIPHID4_ADDR                                (CPU_EVENTS_E1_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000fd0)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_PERIPHID4_RMSK                                      0xff
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_PERIPHID4_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB1_TMC_PERIPHID4_ADDR, HWIO_CPU_EVENTS_E1_ETB1_TMC_PERIPHID4_RMSK)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_PERIPHID4_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB1_TMC_PERIPHID4_ADDR, m)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_PERIPHID4_FOURKB_COUNT_BMSK                         0xf0
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_PERIPHID4_FOURKB_COUNT_SHFT                          0x4
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_PERIPHID4_JEP106_CONT_BMSK                           0xf
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_PERIPHID4_JEP106_CONT_SHFT                           0x0

#define HWIO_CPU_EVENTS_E1_ETB1_TMC_PERIPHID5_ADDR                                (CPU_EVENTS_E1_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000fd4)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_PERIPHID5_RMSK                                0xffffffff
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_PERIPHID5_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB1_TMC_PERIPHID5_ADDR, HWIO_CPU_EVENTS_E1_ETB1_TMC_PERIPHID5_RMSK)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_PERIPHID5_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB1_TMC_PERIPHID5_ADDR, m)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_PERIPHID5_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_E1_ETB1_TMC_PERIPHID5_ADDR,v)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_PERIPHID5_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CPU_EVENTS_E1_ETB1_TMC_PERIPHID5_ADDR,m,v,HWIO_CPU_EVENTS_E1_ETB1_TMC_PERIPHID5_IN)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_PERIPHID5_PERIPHID5_BMSK                      0xffffffff
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_PERIPHID5_PERIPHID5_SHFT                             0x0

#define HWIO_CPU_EVENTS_E1_ETB1_TMC_PERIPHID6_ADDR                                (CPU_EVENTS_E1_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000fd8)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_PERIPHID6_RMSK                                0xffffffff
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_PERIPHID6_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB1_TMC_PERIPHID6_ADDR, HWIO_CPU_EVENTS_E1_ETB1_TMC_PERIPHID6_RMSK)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_PERIPHID6_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB1_TMC_PERIPHID6_ADDR, m)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_PERIPHID6_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_E1_ETB1_TMC_PERIPHID6_ADDR,v)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_PERIPHID6_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CPU_EVENTS_E1_ETB1_TMC_PERIPHID6_ADDR,m,v,HWIO_CPU_EVENTS_E1_ETB1_TMC_PERIPHID6_IN)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_PERIPHID6_PERIPHID6_BMSK                      0xffffffff
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_PERIPHID6_PERIPHID6_SHFT                             0x0

#define HWIO_CPU_EVENTS_E1_ETB1_TMC_PERIPHID7_ADDR                                (CPU_EVENTS_E1_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000fdc)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_PERIPHID7_RMSK                                0xffffffff
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_PERIPHID7_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB1_TMC_PERIPHID7_ADDR, HWIO_CPU_EVENTS_E1_ETB1_TMC_PERIPHID7_RMSK)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_PERIPHID7_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB1_TMC_PERIPHID7_ADDR, m)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_PERIPHID7_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_E1_ETB1_TMC_PERIPHID7_ADDR,v)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_PERIPHID7_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CPU_EVENTS_E1_ETB1_TMC_PERIPHID7_ADDR,m,v,HWIO_CPU_EVENTS_E1_ETB1_TMC_PERIPHID7_IN)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_PERIPHID7_PERIPHID7_BMSK                      0xffffffff
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_PERIPHID7_PERIPHID7_SHFT                             0x0

#define HWIO_CPU_EVENTS_E1_ETB1_TMC_COMPID0_ADDR                                  (CPU_EVENTS_E1_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000ff0)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_COMPID0_RMSK                                        0xff
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_COMPID0_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB1_TMC_COMPID0_ADDR, HWIO_CPU_EVENTS_E1_ETB1_TMC_COMPID0_RMSK)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_COMPID0_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB1_TMC_COMPID0_ADDR, m)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_COMPID0_PREAMBLE_BMSK                               0xff
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_COMPID0_PREAMBLE_SHFT                                0x0

#define HWIO_CPU_EVENTS_E1_ETB1_TMC_COMPID1_ADDR                                  (CPU_EVENTS_E1_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000ff4)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_COMPID1_RMSK                                        0xff
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_COMPID1_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB1_TMC_COMPID1_ADDR, HWIO_CPU_EVENTS_E1_ETB1_TMC_COMPID1_RMSK)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_COMPID1_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB1_TMC_COMPID1_ADDR, m)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_COMPID1_CLASS_BMSK                                  0xf0
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_COMPID1_CLASS_SHFT                                   0x4
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_COMPID1_PREAMBLE_BMSK                                0xf
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_COMPID1_PREAMBLE_SHFT                                0x0

#define HWIO_CPU_EVENTS_E1_ETB1_TMC_COMPID2_ADDR                                  (CPU_EVENTS_E1_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000ff8)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_COMPID2_RMSK                                        0xff
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_COMPID2_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB1_TMC_COMPID2_ADDR, HWIO_CPU_EVENTS_E1_ETB1_TMC_COMPID2_RMSK)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_COMPID2_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB1_TMC_COMPID2_ADDR, m)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_COMPID2_PREAMBLE_BMSK                               0xff
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_COMPID2_PREAMBLE_SHFT                                0x0

#define HWIO_CPU_EVENTS_E1_ETB1_TMC_COMPID3_ADDR                                  (CPU_EVENTS_E1_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000ffc)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_COMPID3_RMSK                                        0xff
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_COMPID3_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB1_TMC_COMPID3_ADDR, HWIO_CPU_EVENTS_E1_ETB1_TMC_COMPID3_RMSK)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_COMPID3_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB1_TMC_COMPID3_ADDR, m)
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_COMPID3_PREAMBLE_BMSK                               0xff
#define HWIO_CPU_EVENTS_E1_ETB1_TMC_COMPID3_PREAMBLE_SHFT                                0x0

/*----------------------------------------------------------------------------
 * MODULE: CPU_EVENTS_E1_ETB2_TMC_CXTMC_F128W64K
 *--------------------------------------------------------------------------*/

#define CPU_EVENTS_E1_ETB2_TMC_CXTMC_F128W64K_REG_BASE                            (QDSS_AMBERWING_BASE      + 0x01cd0000)

#define HWIO_CPU_EVENTS_E1_ETB2_TMC_RSZ_ADDR                                      (CPU_EVENTS_E1_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000004)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_RSZ_RMSK                                      0x7fffffff
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_RSZ_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB2_TMC_RSZ_ADDR, HWIO_CPU_EVENTS_E1_ETB2_TMC_RSZ_RMSK)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_RSZ_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB2_TMC_RSZ_ADDR, m)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_RSZ_RSZ_BMSK                                  0x7fffffff
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_RSZ_RSZ_SHFT                                         0x0

#define HWIO_CPU_EVENTS_E1_ETB2_TMC_STS_ADDR                                      (CPU_EVENTS_E1_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x0000000c)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_STS_RMSK                                            0x1f
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_STS_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB2_TMC_STS_ADDR, HWIO_CPU_EVENTS_E1_ETB2_TMC_STS_RMSK)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_STS_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB2_TMC_STS_ADDR, m)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_STS_EMPTY_BMSK                                      0x10
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_STS_EMPTY_SHFT                                       0x4
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_STS_FTEMPTY_BMSK                                     0x8
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_STS_FTEMPTY_SHFT                                     0x3
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_STS_TMCREADY_BMSK                                    0x4
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_STS_TMCREADY_SHFT                                    0x2
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_STS_TRIGGERED_BMSK                                   0x2
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_STS_TRIGGERED_SHFT                                   0x1
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_STS_FULL_BMSK                                        0x1
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_STS_FULL_SHFT                                        0x0

#define HWIO_CPU_EVENTS_E1_ETB2_TMC_RRD_ADDR                                      (CPU_EVENTS_E1_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000010)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_RRD_RMSK                                      0xffffffff
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_RRD_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB2_TMC_RRD_ADDR, HWIO_CPU_EVENTS_E1_ETB2_TMC_RRD_RMSK)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_RRD_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB2_TMC_RRD_ADDR, m)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_RRD_RRD_BMSK                                  0xffffffff
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_RRD_RRD_SHFT                                         0x0

#define HWIO_CPU_EVENTS_E1_ETB2_TMC_RRP_ADDR                                      (CPU_EVENTS_E1_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000014)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_RRP_RMSK                                          0xffff
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_RRP_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB2_TMC_RRP_ADDR, HWIO_CPU_EVENTS_E1_ETB2_TMC_RRP_RMSK)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_RRP_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB2_TMC_RRP_ADDR, m)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_RRP_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_E1_ETB2_TMC_RRP_ADDR,v)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_RRP_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CPU_EVENTS_E1_ETB2_TMC_RRP_ADDR,m,v,HWIO_CPU_EVENTS_E1_ETB2_TMC_RRP_IN)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_RRP_RRP_BMSK                                      0xffff
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_RRP_RRP_SHFT                                         0x0

#define HWIO_CPU_EVENTS_E1_ETB2_TMC_RWP_ADDR                                      (CPU_EVENTS_E1_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000018)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_RWP_RMSK                                          0xffff
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_RWP_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB2_TMC_RWP_ADDR, HWIO_CPU_EVENTS_E1_ETB2_TMC_RWP_RMSK)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_RWP_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB2_TMC_RWP_ADDR, m)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_RWP_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_E1_ETB2_TMC_RWP_ADDR,v)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_RWP_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CPU_EVENTS_E1_ETB2_TMC_RWP_ADDR,m,v,HWIO_CPU_EVENTS_E1_ETB2_TMC_RWP_IN)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_RWP_RWP_BMSK                                      0xffff
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_RWP_RWP_SHFT                                         0x0

#define HWIO_CPU_EVENTS_E1_ETB2_TMC_TRG_ADDR                                      (CPU_EVENTS_E1_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x0000001c)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_TRG_RMSK                                          0x3fff
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_TRG_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB2_TMC_TRG_ADDR, HWIO_CPU_EVENTS_E1_ETB2_TMC_TRG_RMSK)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_TRG_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB2_TMC_TRG_ADDR, m)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_TRG_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_E1_ETB2_TMC_TRG_ADDR,v)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_TRG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CPU_EVENTS_E1_ETB2_TMC_TRG_ADDR,m,v,HWIO_CPU_EVENTS_E1_ETB2_TMC_TRG_IN)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_TRG_TRG_BMSK                                      0x3fff
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_TRG_TRG_SHFT                                         0x0

#define HWIO_CPU_EVENTS_E1_ETB2_TMC_CTL_ADDR                                      (CPU_EVENTS_E1_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000020)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_CTL_RMSK                                             0x1
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_CTL_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB2_TMC_CTL_ADDR, HWIO_CPU_EVENTS_E1_ETB2_TMC_CTL_RMSK)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_CTL_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB2_TMC_CTL_ADDR, m)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_CTL_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_E1_ETB2_TMC_CTL_ADDR,v)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CPU_EVENTS_E1_ETB2_TMC_CTL_ADDR,m,v,HWIO_CPU_EVENTS_E1_ETB2_TMC_CTL_IN)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_CTL_TRACECAPTEN_BMSK                                 0x1
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_CTL_TRACECAPTEN_SHFT                                 0x0

#define HWIO_CPU_EVENTS_E1_ETB2_TMC_RWD_ADDR                                      (CPU_EVENTS_E1_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000024)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_RWD_RMSK                                      0xffffffff
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_RWD_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_E1_ETB2_TMC_RWD_ADDR,v)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_RWD_RWD_BMSK                                  0xffffffff
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_RWD_RWD_SHFT                                         0x0

#define HWIO_CPU_EVENTS_E1_ETB2_TMC_MODE_ADDR                                     (CPU_EVENTS_E1_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000028)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_MODE_RMSK                                            0x3
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_MODE_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB2_TMC_MODE_ADDR, HWIO_CPU_EVENTS_E1_ETB2_TMC_MODE_RMSK)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_MODE_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB2_TMC_MODE_ADDR, m)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_MODE_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_E1_ETB2_TMC_MODE_ADDR,v)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CPU_EVENTS_E1_ETB2_TMC_MODE_ADDR,m,v,HWIO_CPU_EVENTS_E1_ETB2_TMC_MODE_IN)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_MODE_MODE_BMSK                                       0x3
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_MODE_MODE_SHFT                                       0x0

#define HWIO_CPU_EVENTS_E1_ETB2_TMC_LBUFLEVEL_ADDR                                (CPU_EVENTS_E1_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x0000002c)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_LBUFLEVEL_RMSK                                    0x7fff
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_LBUFLEVEL_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB2_TMC_LBUFLEVEL_ADDR, HWIO_CPU_EVENTS_E1_ETB2_TMC_LBUFLEVEL_RMSK)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_LBUFLEVEL_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB2_TMC_LBUFLEVEL_ADDR, m)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_LBUFLEVEL_LBUFLEVEL_BMSK                          0x7fff
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_LBUFLEVEL_LBUFLEVEL_SHFT                             0x0

#define HWIO_CPU_EVENTS_E1_ETB2_TMC_CBUFLEVEL_ADDR                                (CPU_EVENTS_E1_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000030)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_CBUFLEVEL_RMSK                                    0x7fff
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_CBUFLEVEL_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB2_TMC_CBUFLEVEL_ADDR, HWIO_CPU_EVENTS_E1_ETB2_TMC_CBUFLEVEL_RMSK)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_CBUFLEVEL_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB2_TMC_CBUFLEVEL_ADDR, m)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_CBUFLEVEL_CBUFLEVEL_BMSK                          0x7fff
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_CBUFLEVEL_CBUFLEVEL_SHFT                             0x0

#define HWIO_CPU_EVENTS_E1_ETB2_TMC_BUFWM_ADDR                                    (CPU_EVENTS_E1_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000034)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_BUFWM_RMSK                                        0x3fff
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_BUFWM_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB2_TMC_BUFWM_ADDR, HWIO_CPU_EVENTS_E1_ETB2_TMC_BUFWM_RMSK)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_BUFWM_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB2_TMC_BUFWM_ADDR, m)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_BUFWM_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_E1_ETB2_TMC_BUFWM_ADDR,v)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_BUFWM_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CPU_EVENTS_E1_ETB2_TMC_BUFWM_ADDR,m,v,HWIO_CPU_EVENTS_E1_ETB2_TMC_BUFWM_IN)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_BUFWM_BUFWM_BMSK                                  0x3fff
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_BUFWM_BUFWM_SHFT                                     0x0

#define HWIO_CPU_EVENTS_E1_ETB2_TMC_FFSR_ADDR                                     (CPU_EVENTS_E1_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000300)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_FFSR_RMSK                                            0x3
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_FFSR_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB2_TMC_FFSR_ADDR, HWIO_CPU_EVENTS_E1_ETB2_TMC_FFSR_RMSK)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_FFSR_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB2_TMC_FFSR_ADDR, m)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_FFSR_FTSTOPPED_BMSK                                  0x2
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_FFSR_FTSTOPPED_SHFT                                  0x1
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_FFSR_FLINPROG_BMSK                                   0x1
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_FFSR_FLINPROG_SHFT                                   0x0

#define HWIO_CPU_EVENTS_E1_ETB2_TMC_FFCR_ADDR                                     (CPU_EVENTS_E1_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000304)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_FFCR_RMSK                                         0x7773
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_FFCR_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB2_TMC_FFCR_ADDR, HWIO_CPU_EVENTS_E1_ETB2_TMC_FFCR_RMSK)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_FFCR_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB2_TMC_FFCR_ADDR, m)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_FFCR_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_E1_ETB2_TMC_FFCR_ADDR,v)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_FFCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CPU_EVENTS_E1_ETB2_TMC_FFCR_ADDR,m,v,HWIO_CPU_EVENTS_E1_ETB2_TMC_FFCR_IN)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_FFCR_DRAINBUFFER_BMSK                             0x4000
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_FFCR_DRAINBUFFER_SHFT                                0xe
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_FFCR_STOPONTRIGEVT_BMSK                           0x2000
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_FFCR_STOPONTRIGEVT_SHFT                              0xd
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_FFCR_STOPONFL_BMSK                                0x1000
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_FFCR_STOPONFL_SHFT                                   0xc
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_FFCR_TRIGONFL_BMSK                                 0x400
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_FFCR_TRIGONFL_SHFT                                   0xa
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_FFCR_TRIGONTRIGEVT_BMSK                            0x200
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_FFCR_TRIGONTRIGEVT_SHFT                              0x9
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_FFCR_TRIGONTRIGIN_BMSK                             0x100
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_FFCR_TRIGONTRIGIN_SHFT                               0x8
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_FFCR_FLUSHMAN_BMSK                                  0x40
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_FFCR_FLUSHMAN_SHFT                                   0x6
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_FFCR_FONTRIGEVT_BMSK                                0x20
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_FFCR_FONTRIGEVT_SHFT                                 0x5
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_FFCR_FONFLIN_BMSK                                   0x10
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_FFCR_FONFLIN_SHFT                                    0x4
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_FFCR_ENTI_BMSK                                       0x2
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_FFCR_ENTI_SHFT                                       0x1
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_FFCR_ENFT_BMSK                                       0x1
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_FFCR_ENFT_SHFT                                       0x0

#define HWIO_CPU_EVENTS_E1_ETB2_TMC_PSCR_ADDR                                     (CPU_EVENTS_E1_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000308)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_PSCR_RMSK                                           0x1f
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_PSCR_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB2_TMC_PSCR_ADDR, HWIO_CPU_EVENTS_E1_ETB2_TMC_PSCR_RMSK)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_PSCR_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB2_TMC_PSCR_ADDR, m)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_PSCR_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_E1_ETB2_TMC_PSCR_ADDR,v)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_PSCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CPU_EVENTS_E1_ETB2_TMC_PSCR_ADDR,m,v,HWIO_CPU_EVENTS_E1_ETB2_TMC_PSCR_IN)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_PSCR_PSCOUNT_BMSK                                   0x1f
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_PSCR_PSCOUNT_SHFT                                    0x0

#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBMDATA0_ADDR                              (CPU_EVENTS_E1_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000ed0)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBMDATA0_RMSK                                 0x1ffff
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBMDATA0_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBMDATA0_ADDR,v)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBMDATA0_ATDATAMBIT127_BMSK                   0x10000
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBMDATA0_ATDATAMBIT127_SHFT                      0x10
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBMDATA0_ATDATAMBIT119_BMSK                    0x8000
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBMDATA0_ATDATAMBIT119_SHFT                       0xf
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBMDATA0_ATDATAMBIT111_BMSK                    0x4000
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBMDATA0_ATDATAMBIT111_SHFT                       0xe
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBMDATA0_ATDATAMBIT103_BMSK                    0x2000
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBMDATA0_ATDATAMBIT103_SHFT                       0xd
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBMDATA0_ATDATAMBIT95_BMSK                     0x1000
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBMDATA0_ATDATAMBIT95_SHFT                        0xc
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBMDATA0_ATDATAMBIT87_BMSK                      0x800
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBMDATA0_ATDATAMBIT87_SHFT                        0xb
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBMDATA0_ATDATAMBIT79_BMSK                      0x400
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBMDATA0_ATDATAMBIT79_SHFT                        0xa
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBMDATA0_ATDATAMBIT71_BMSK                      0x200
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBMDATA0_ATDATAMBIT71_SHFT                        0x9
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBMDATA0_ATDATAMBIT63_BMSK                      0x100
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBMDATA0_ATDATAMBIT63_SHFT                        0x8
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBMDATA0_ATDATAMBIT55_BMSK                       0x80
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBMDATA0_ATDATAMBIT55_SHFT                        0x7
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBMDATA0_ATDATAMBIT47_BMSK                       0x40
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBMDATA0_ATDATAMBIT47_SHFT                        0x6
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBMDATA0_ATDATAMBIT39_BMSK                       0x20
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBMDATA0_ATDATAMBIT39_SHFT                        0x5
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBMDATA0_ATDATAMBIT31_BMSK                       0x10
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBMDATA0_ATDATAMBIT31_SHFT                        0x4
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBMDATA0_ATDATAMBIT23_BMSK                        0x8
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBMDATA0_ATDATAMBIT23_SHFT                        0x3
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBMDATA0_ATDATAMBIT15_BMSK                        0x4
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBMDATA0_ATDATAMBIT15_SHFT                        0x2
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBMDATA0_ATDATAMBIT7_BMSK                         0x2
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBMDATA0_ATDATAMBIT7_SHFT                         0x1
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBMDATA0_ATDATAMBIT0_BMSK                         0x1
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBMDATA0_ATDATAMBIT0_SHFT                         0x0

#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBMCTR2_ADDR                               (CPU_EVENTS_E1_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000ed4)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBMCTR2_RMSK                                      0x7
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBMCTR2_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBMCTR2_ADDR, HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBMCTR2_RMSK)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBMCTR2_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBMCTR2_ADDR, m)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBMCTR2_SYNCREQM_BMSK                             0x4
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBMCTR2_SYNCREQM_SHFT                             0x2
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBMCTR2_AFVALIDM_BMSK                             0x2
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBMCTR2_AFVALIDM_SHFT                             0x1
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBMCTR2_ATREADYM_BMSK                             0x1
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBMCTR2_ATREADYM_SHFT                             0x0

#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBMCTR1_ADDR                               (CPU_EVENTS_E1_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000ed8)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBMCTR1_RMSK                                     0x7f
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBMCTR1_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBMCTR1_ADDR,v)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBMCTR1_ATIDM_BMSK                               0x7f
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBMCTR1_ATIDM_SHFT                                0x0

#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBMCTR0_ADDR                               (CPU_EVENTS_E1_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000edc)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBMCTR0_RMSK                                    0xf03
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBMCTR0_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBMCTR0_ADDR,v)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBMCTR0_ATBYTESM_BMSK                           0xf00
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBMCTR0_ATBYTESM_SHFT                             0x8
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBMCTR0_AFREADYM_BMSK                             0x2
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBMCTR0_AFREADYM_SHFT                             0x1
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBMCTR0_ATVALIDM_BMSK                             0x1
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBMCTR0_ATVALIDM_SHFT                             0x0

#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITMISCOP0_ADDR                                (CPU_EVENTS_E1_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000ee0)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITMISCOP0_RMSK                                       0x3
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITMISCOP0_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_E1_ETB2_TMC_ITMISCOP0_ADDR,v)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITMISCOP0_FULL_BMSK                                  0x2
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITMISCOP0_FULL_SHFT                                  0x1
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITMISCOP0_ACQCOMP_BMSK                               0x1
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITMISCOP0_ACQCOMP_SHFT                               0x0

#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITTRFLIN_ADDR                                 (CPU_EVENTS_E1_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000ee8)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITTRFLIN_RMSK                                        0x3
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITTRFLIN_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB2_TMC_ITTRFLIN_ADDR, HWIO_CPU_EVENTS_E1_ETB2_TMC_ITTRFLIN_RMSK)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITTRFLIN_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB2_TMC_ITTRFLIN_ADDR, m)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITTRFLIN_FLUSHIN_BMSK                                0x2
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITTRFLIN_FLUSHIN_SHFT                                0x1
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITTRFLIN_TRIGIN_BMSK                                 0x1
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITTRFLIN_TRIGIN_SHFT                                 0x0

#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBDATA0_ADDR                               (CPU_EVENTS_E1_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000eec)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBDATA0_RMSK                                  0x1ffff
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBDATA0_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBDATA0_ADDR, HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBDATA0_RMSK)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBDATA0_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBDATA0_ADDR, m)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBDATA0_ATDATASBIT127_BMSK                    0x10000
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBDATA0_ATDATASBIT127_SHFT                       0x10
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBDATA0_ATDATASBIT119_BMSK                     0x8000
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBDATA0_ATDATASBIT119_SHFT                        0xf
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBDATA0_ATDATASBIT111_BMSK                     0x4000
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBDATA0_ATDATASBIT111_SHFT                        0xe
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBDATA0_ATDATASBIT103_BMSK                     0x2000
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBDATA0_ATDATASBIT103_SHFT                        0xd
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBDATA0_ATDATASBIT95_BMSK                      0x1000
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBDATA0_ATDATASBIT95_SHFT                         0xc
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBDATA0_ATDATASBIT87_BMSK                       0x800
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBDATA0_ATDATASBIT87_SHFT                         0xb
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBDATA0_ATDATASBIT79_BMSK                       0x400
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBDATA0_ATDATASBIT79_SHFT                         0xa
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBDATA0_ATDATASBIT71_BMSK                       0x200
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBDATA0_ATDATASBIT71_SHFT                         0x9
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBDATA0_ATDATASBIT63_BMSK                       0x100
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBDATA0_ATDATASBIT63_SHFT                         0x8
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBDATA0_ATDATASBIT55_BMSK                        0x80
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBDATA0_ATDATASBIT55_SHFT                         0x7
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBDATA0_ATDATASBIT47_BMSK                        0x40
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBDATA0_ATDATASBIT47_SHFT                         0x6
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBDATA0_ATDATASBIT39_BMSK                        0x20
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBDATA0_ATDATASBIT39_SHFT                         0x5
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBDATA0_ATDATASBIT31_BMSK                        0x10
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBDATA0_ATDATASBIT31_SHFT                         0x4
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBDATA0_ATDATASBIT23_BMSK                         0x8
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBDATA0_ATDATASBIT23_SHFT                         0x3
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBDATA0_ATDATASBIT15_BMSK                         0x4
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBDATA0_ATDATASBIT15_SHFT                         0x2
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBDATA0_ATDATASBIT7_BMSK                          0x2
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBDATA0_ATDATASBIT7_SHFT                          0x1
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBDATA0_ATDATASBIT0_BMSK                          0x1
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBDATA0_ATDATASBIT0_SHFT                          0x0

#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBCTR2_ADDR                                (CPU_EVENTS_E1_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000ef0)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBCTR2_RMSK                                       0x7
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBCTR2_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBCTR2_ADDR,v)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBCTR2_SYNCREQS_BMSK                              0x4
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBCTR2_SYNCREQS_SHFT                              0x2
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBCTR2_AFVALIDS_BMSK                              0x2
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBCTR2_AFVALIDS_SHFT                              0x1
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBCTR2_ATREADYS_BMSK                              0x1
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBCTR2_ATREADYS_SHFT                              0x0

#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBCTR1_ADDR                                (CPU_EVENTS_E1_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000ef4)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBCTR1_RMSK                                      0x7f
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBCTR1_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBCTR1_ADDR, HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBCTR1_RMSK)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBCTR1_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBCTR1_ADDR, m)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBCTR1_ATIDS_BMSK                                0x7f
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBCTR1_ATIDS_SHFT                                 0x0

#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBCTR0_ADDR                                (CPU_EVENTS_E1_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000ef8)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBCTR0_RMSK                                     0xf03
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBCTR0_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBCTR0_ADDR, HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBCTR0_RMSK)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBCTR0_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBCTR0_ADDR, m)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBCTR0_ATBYTESS_BMSK                            0xf00
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBCTR0_ATBYTESS_SHFT                              0x8
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBCTR0_AFREADYS_BMSK                              0x2
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBCTR0_AFREADYS_SHFT                              0x1
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBCTR0_ATVALIDS_BMSK                              0x1
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITATBCTR0_ATVALIDS_SHFT                              0x0

#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITCTRL_ADDR                                   (CPU_EVENTS_E1_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000f00)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITCTRL_RMSK                                          0x1
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITCTRL_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB2_TMC_ITCTRL_ADDR, HWIO_CPU_EVENTS_E1_ETB2_TMC_ITCTRL_RMSK)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITCTRL_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB2_TMC_ITCTRL_ADDR, m)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITCTRL_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_E1_ETB2_TMC_ITCTRL_ADDR,v)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITCTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CPU_EVENTS_E1_ETB2_TMC_ITCTRL_ADDR,m,v,HWIO_CPU_EVENTS_E1_ETB2_TMC_ITCTRL_IN)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITCTRL_INTEGRATION_MODE_BMSK                         0x1
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_ITCTRL_INTEGRATION_MODE_SHFT                         0x0

#define HWIO_CPU_EVENTS_E1_ETB2_TMC_CLAIMSET_ADDR                                 (CPU_EVENTS_E1_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000fa0)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_CLAIMSET_RMSK                                        0xf
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_CLAIMSET_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB2_TMC_CLAIMSET_ADDR, HWIO_CPU_EVENTS_E1_ETB2_TMC_CLAIMSET_RMSK)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_CLAIMSET_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB2_TMC_CLAIMSET_ADDR, m)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_CLAIMSET_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_E1_ETB2_TMC_CLAIMSET_ADDR,v)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_CLAIMSET_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CPU_EVENTS_E1_ETB2_TMC_CLAIMSET_ADDR,m,v,HWIO_CPU_EVENTS_E1_ETB2_TMC_CLAIMSET_IN)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_CLAIMSET_CLAIMSET_BMSK                               0xf
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_CLAIMSET_CLAIMSET_SHFT                               0x0

#define HWIO_CPU_EVENTS_E1_ETB2_TMC_CLAIMCLR_ADDR                                 (CPU_EVENTS_E1_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000fa4)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_CLAIMCLR_RMSK                                        0xf
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_CLAIMCLR_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB2_TMC_CLAIMCLR_ADDR, HWIO_CPU_EVENTS_E1_ETB2_TMC_CLAIMCLR_RMSK)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_CLAIMCLR_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB2_TMC_CLAIMCLR_ADDR, m)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_CLAIMCLR_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_E1_ETB2_TMC_CLAIMCLR_ADDR,v)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_CLAIMCLR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CPU_EVENTS_E1_ETB2_TMC_CLAIMCLR_ADDR,m,v,HWIO_CPU_EVENTS_E1_ETB2_TMC_CLAIMCLR_IN)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_CLAIMCLR_CLAIMCLR_BMSK                               0xf
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_CLAIMCLR_CLAIMCLR_SHFT                               0x0

#define HWIO_CPU_EVENTS_E1_ETB2_TMC_LAR_ADDR                                      (CPU_EVENTS_E1_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000fb0)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_LAR_RMSK                                      0xffffffff
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_LAR_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_E1_ETB2_TMC_LAR_ADDR,v)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_LAR_ACCESS_W_BMSK                             0xffffffff
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_LAR_ACCESS_W_SHFT                                    0x0

#define HWIO_CPU_EVENTS_E1_ETB2_TMC_LSR_ADDR                                      (CPU_EVENTS_E1_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000fb4)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_LSR_RMSK                                             0x7
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_LSR_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB2_TMC_LSR_ADDR, HWIO_CPU_EVENTS_E1_ETB2_TMC_LSR_RMSK)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_LSR_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB2_TMC_LSR_ADDR, m)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_LSR_LOCKTYPE_BMSK                                    0x4
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_LSR_LOCKTYPE_SHFT                                    0x2
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_LSR_LOCKGRANT_BMSK                                   0x2
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_LSR_LOCKGRANT_SHFT                                   0x1
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_LSR_LOCKEXIST_BMSK                                   0x1
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_LSR_LOCKEXIST_SHFT                                   0x0

#define HWIO_CPU_EVENTS_E1_ETB2_TMC_AUTHSTATUS_ADDR                               (CPU_EVENTS_E1_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000fb8)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_AUTHSTATUS_RMSK                                     0xff
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_AUTHSTATUS_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB2_TMC_AUTHSTATUS_ADDR, HWIO_CPU_EVENTS_E1_ETB2_TMC_AUTHSTATUS_RMSK)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_AUTHSTATUS_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB2_TMC_AUTHSTATUS_ADDR, m)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_AUTHSTATUS_SNID_BMSK                                0xc0
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_AUTHSTATUS_SNID_SHFT                                 0x6
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_AUTHSTATUS_SID_BMSK                                 0x30
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_AUTHSTATUS_SID_SHFT                                  0x4
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_AUTHSTATUS_NSNID_BMSK                                0xc
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_AUTHSTATUS_NSNID_SHFT                                0x2
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_AUTHSTATUS_NSID_BMSK                                 0x3
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_AUTHSTATUS_NSID_SHFT                                 0x0

#define HWIO_CPU_EVENTS_E1_ETB2_TMC_DEVID_ADDR                                    (CPU_EVENTS_E1_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000fc8)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_DEVID_RMSK                                         0x7ff
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_DEVID_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB2_TMC_DEVID_ADDR, HWIO_CPU_EVENTS_E1_ETB2_TMC_DEVID_RMSK)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_DEVID_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB2_TMC_DEVID_ADDR, m)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_DEVID_MEMWIDTH_BMSK                                0x700
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_DEVID_MEMWIDTH_SHFT                                  0x8
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_DEVID_CONFIGTYPE_BMSK                               0xc0
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_DEVID_CONFIGTYPE_SHFT                                0x6
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_DEVID_CLKSCHEME_BMSK                                0x20
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_DEVID_CLKSCHEME_SHFT                                 0x5
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_DEVID_ATBINPORTCOUNT_BMSK                           0x1f
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_DEVID_ATBINPORTCOUNT_SHFT                            0x0

#define HWIO_CPU_EVENTS_E1_ETB2_TMC_DEVTYPE_ADDR                                  (CPU_EVENTS_E1_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000fcc)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_DEVTYPE_RMSK                                        0xff
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_DEVTYPE_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB2_TMC_DEVTYPE_ADDR, HWIO_CPU_EVENTS_E1_ETB2_TMC_DEVTYPE_RMSK)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_DEVTYPE_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB2_TMC_DEVTYPE_ADDR, m)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_DEVTYPE_SUB_TYPE_BMSK                               0xf0
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_DEVTYPE_SUB_TYPE_SHFT                                0x4
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_DEVTYPE_MAJOR_TYPE_BMSK                              0xf
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_DEVTYPE_MAJOR_TYPE_SHFT                              0x0

#define HWIO_CPU_EVENTS_E1_ETB2_TMC_PERIPHID0_ADDR                                (CPU_EVENTS_E1_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000fe0)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_PERIPHID0_RMSK                                      0xff
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_PERIPHID0_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB2_TMC_PERIPHID0_ADDR, HWIO_CPU_EVENTS_E1_ETB2_TMC_PERIPHID0_RMSK)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_PERIPHID0_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB2_TMC_PERIPHID0_ADDR, m)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_PERIPHID0_PART_NUMBER_BITS7TO0_BMSK                 0xff
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_PERIPHID0_PART_NUMBER_BITS7TO0_SHFT                  0x0

#define HWIO_CPU_EVENTS_E1_ETB2_TMC_PERIPHID1_ADDR                                (CPU_EVENTS_E1_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000fe4)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_PERIPHID1_RMSK                                      0xff
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_PERIPHID1_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB2_TMC_PERIPHID1_ADDR, HWIO_CPU_EVENTS_E1_ETB2_TMC_PERIPHID1_RMSK)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_PERIPHID1_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB2_TMC_PERIPHID1_ADDR, m)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_PERIPHID1_JEP106_BITS3TO0_BMSK                      0xf0
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_PERIPHID1_JEP106_BITS3TO0_SHFT                       0x4
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_PERIPHID1_PART_NUMBER_BITS11TO8_BMSK                 0xf
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_PERIPHID1_PART_NUMBER_BITS11TO8_SHFT                 0x0

#define HWIO_CPU_EVENTS_E1_ETB2_TMC_PERIPHID2_ADDR                                (CPU_EVENTS_E1_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000fe8)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_PERIPHID2_RMSK                                      0xff
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_PERIPHID2_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB2_TMC_PERIPHID2_ADDR, HWIO_CPU_EVENTS_E1_ETB2_TMC_PERIPHID2_RMSK)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_PERIPHID2_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB2_TMC_PERIPHID2_ADDR, m)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_PERIPHID2_REVISION_BMSK                             0xf0
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_PERIPHID2_REVISION_SHFT                              0x4
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_PERIPHID2_JEDEC_BMSK                                 0x8
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_PERIPHID2_JEDEC_SHFT                                 0x3
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_PERIPHID2_JEP106_BITS6TO4_BMSK                       0x7
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_PERIPHID2_JEP106_BITS6TO4_SHFT                       0x0

#define HWIO_CPU_EVENTS_E1_ETB2_TMC_PERIPHID3_ADDR                                (CPU_EVENTS_E1_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000fec)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_PERIPHID3_RMSK                                      0xff
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_PERIPHID3_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB2_TMC_PERIPHID3_ADDR, HWIO_CPU_EVENTS_E1_ETB2_TMC_PERIPHID3_RMSK)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_PERIPHID3_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB2_TMC_PERIPHID3_ADDR, m)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_PERIPHID3_REVAND_BMSK                               0xf0
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_PERIPHID3_REVAND_SHFT                                0x4
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_PERIPHID3_CUSTOMER_MODIFIED_BMSK                     0xf
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_PERIPHID3_CUSTOMER_MODIFIED_SHFT                     0x0

#define HWIO_CPU_EVENTS_E1_ETB2_TMC_PERIPHID4_ADDR                                (CPU_EVENTS_E1_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000fd0)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_PERIPHID4_RMSK                                      0xff
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_PERIPHID4_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB2_TMC_PERIPHID4_ADDR, HWIO_CPU_EVENTS_E1_ETB2_TMC_PERIPHID4_RMSK)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_PERIPHID4_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB2_TMC_PERIPHID4_ADDR, m)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_PERIPHID4_FOURKB_COUNT_BMSK                         0xf0
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_PERIPHID4_FOURKB_COUNT_SHFT                          0x4
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_PERIPHID4_JEP106_CONT_BMSK                           0xf
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_PERIPHID4_JEP106_CONT_SHFT                           0x0

#define HWIO_CPU_EVENTS_E1_ETB2_TMC_PERIPHID5_ADDR                                (CPU_EVENTS_E1_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000fd4)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_PERIPHID5_RMSK                                0xffffffff
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_PERIPHID5_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB2_TMC_PERIPHID5_ADDR, HWIO_CPU_EVENTS_E1_ETB2_TMC_PERIPHID5_RMSK)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_PERIPHID5_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB2_TMC_PERIPHID5_ADDR, m)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_PERIPHID5_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_E1_ETB2_TMC_PERIPHID5_ADDR,v)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_PERIPHID5_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CPU_EVENTS_E1_ETB2_TMC_PERIPHID5_ADDR,m,v,HWIO_CPU_EVENTS_E1_ETB2_TMC_PERIPHID5_IN)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_PERIPHID5_PERIPHID5_BMSK                      0xffffffff
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_PERIPHID5_PERIPHID5_SHFT                             0x0

#define HWIO_CPU_EVENTS_E1_ETB2_TMC_PERIPHID6_ADDR                                (CPU_EVENTS_E1_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000fd8)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_PERIPHID6_RMSK                                0xffffffff
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_PERIPHID6_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB2_TMC_PERIPHID6_ADDR, HWIO_CPU_EVENTS_E1_ETB2_TMC_PERIPHID6_RMSK)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_PERIPHID6_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB2_TMC_PERIPHID6_ADDR, m)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_PERIPHID6_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_E1_ETB2_TMC_PERIPHID6_ADDR,v)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_PERIPHID6_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CPU_EVENTS_E1_ETB2_TMC_PERIPHID6_ADDR,m,v,HWIO_CPU_EVENTS_E1_ETB2_TMC_PERIPHID6_IN)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_PERIPHID6_PERIPHID6_BMSK                      0xffffffff
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_PERIPHID6_PERIPHID6_SHFT                             0x0

#define HWIO_CPU_EVENTS_E1_ETB2_TMC_PERIPHID7_ADDR                                (CPU_EVENTS_E1_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000fdc)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_PERIPHID7_RMSK                                0xffffffff
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_PERIPHID7_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB2_TMC_PERIPHID7_ADDR, HWIO_CPU_EVENTS_E1_ETB2_TMC_PERIPHID7_RMSK)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_PERIPHID7_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB2_TMC_PERIPHID7_ADDR, m)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_PERIPHID7_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_E1_ETB2_TMC_PERIPHID7_ADDR,v)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_PERIPHID7_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CPU_EVENTS_E1_ETB2_TMC_PERIPHID7_ADDR,m,v,HWIO_CPU_EVENTS_E1_ETB2_TMC_PERIPHID7_IN)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_PERIPHID7_PERIPHID7_BMSK                      0xffffffff
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_PERIPHID7_PERIPHID7_SHFT                             0x0

#define HWIO_CPU_EVENTS_E1_ETB2_TMC_COMPID0_ADDR                                  (CPU_EVENTS_E1_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000ff0)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_COMPID0_RMSK                                        0xff
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_COMPID0_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB2_TMC_COMPID0_ADDR, HWIO_CPU_EVENTS_E1_ETB2_TMC_COMPID0_RMSK)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_COMPID0_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB2_TMC_COMPID0_ADDR, m)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_COMPID0_PREAMBLE_BMSK                               0xff
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_COMPID0_PREAMBLE_SHFT                                0x0

#define HWIO_CPU_EVENTS_E1_ETB2_TMC_COMPID1_ADDR                                  (CPU_EVENTS_E1_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000ff4)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_COMPID1_RMSK                                        0xff
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_COMPID1_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB2_TMC_COMPID1_ADDR, HWIO_CPU_EVENTS_E1_ETB2_TMC_COMPID1_RMSK)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_COMPID1_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB2_TMC_COMPID1_ADDR, m)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_COMPID1_CLASS_BMSK                                  0xf0
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_COMPID1_CLASS_SHFT                                   0x4
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_COMPID1_PREAMBLE_BMSK                                0xf
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_COMPID1_PREAMBLE_SHFT                                0x0

#define HWIO_CPU_EVENTS_E1_ETB2_TMC_COMPID2_ADDR                                  (CPU_EVENTS_E1_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000ff8)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_COMPID2_RMSK                                        0xff
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_COMPID2_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB2_TMC_COMPID2_ADDR, HWIO_CPU_EVENTS_E1_ETB2_TMC_COMPID2_RMSK)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_COMPID2_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB2_TMC_COMPID2_ADDR, m)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_COMPID2_PREAMBLE_BMSK                               0xff
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_COMPID2_PREAMBLE_SHFT                                0x0

#define HWIO_CPU_EVENTS_E1_ETB2_TMC_COMPID3_ADDR                                  (CPU_EVENTS_E1_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000ffc)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_COMPID3_RMSK                                        0xff
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_COMPID3_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB2_TMC_COMPID3_ADDR, HWIO_CPU_EVENTS_E1_ETB2_TMC_COMPID3_RMSK)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_COMPID3_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_E1_ETB2_TMC_COMPID3_ADDR, m)
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_COMPID3_PREAMBLE_BMSK                               0xff
#define HWIO_CPU_EVENTS_E1_ETB2_TMC_COMPID3_PREAMBLE_SHFT                                0x0

/*----------------------------------------------------------------------------
 * MODULE: CPU_EVENTS_W0_ETB1_TMC_CXTMC_F128W64K
 *--------------------------------------------------------------------------*/

#define CPU_EVENTS_W0_ETB1_TMC_CXTMC_F128W64K_REG_BASE                            (QDSS_AMBERWING_BASE      + 0x032c0000)

#define HWIO_CPU_EVENTS_W0_ETB1_TMC_RSZ_ADDR                                      (CPU_EVENTS_W0_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000004)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_RSZ_RMSK                                      0x7fffffff
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_RSZ_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB1_TMC_RSZ_ADDR, HWIO_CPU_EVENTS_W0_ETB1_TMC_RSZ_RMSK)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_RSZ_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB1_TMC_RSZ_ADDR, m)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_RSZ_RSZ_BMSK                                  0x7fffffff
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_RSZ_RSZ_SHFT                                         0x0

#define HWIO_CPU_EVENTS_W0_ETB1_TMC_STS_ADDR                                      (CPU_EVENTS_W0_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x0000000c)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_STS_RMSK                                            0x1f
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_STS_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB1_TMC_STS_ADDR, HWIO_CPU_EVENTS_W0_ETB1_TMC_STS_RMSK)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_STS_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB1_TMC_STS_ADDR, m)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_STS_EMPTY_BMSK                                      0x10
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_STS_EMPTY_SHFT                                       0x4
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_STS_FTEMPTY_BMSK                                     0x8
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_STS_FTEMPTY_SHFT                                     0x3
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_STS_TMCREADY_BMSK                                    0x4
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_STS_TMCREADY_SHFT                                    0x2
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_STS_TRIGGERED_BMSK                                   0x2
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_STS_TRIGGERED_SHFT                                   0x1
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_STS_FULL_BMSK                                        0x1
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_STS_FULL_SHFT                                        0x0

#define HWIO_CPU_EVENTS_W0_ETB1_TMC_RRD_ADDR                                      (CPU_EVENTS_W0_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000010)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_RRD_RMSK                                      0xffffffff
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_RRD_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB1_TMC_RRD_ADDR, HWIO_CPU_EVENTS_W0_ETB1_TMC_RRD_RMSK)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_RRD_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB1_TMC_RRD_ADDR, m)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_RRD_RRD_BMSK                                  0xffffffff
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_RRD_RRD_SHFT                                         0x0

#define HWIO_CPU_EVENTS_W0_ETB1_TMC_RRP_ADDR                                      (CPU_EVENTS_W0_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000014)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_RRP_RMSK                                          0xffff
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_RRP_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB1_TMC_RRP_ADDR, HWIO_CPU_EVENTS_W0_ETB1_TMC_RRP_RMSK)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_RRP_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB1_TMC_RRP_ADDR, m)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_RRP_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_W0_ETB1_TMC_RRP_ADDR,v)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_RRP_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CPU_EVENTS_W0_ETB1_TMC_RRP_ADDR,m,v,HWIO_CPU_EVENTS_W0_ETB1_TMC_RRP_IN)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_RRP_RRP_BMSK                                      0xffff
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_RRP_RRP_SHFT                                         0x0

#define HWIO_CPU_EVENTS_W0_ETB1_TMC_RWP_ADDR                                      (CPU_EVENTS_W0_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000018)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_RWP_RMSK                                          0xffff
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_RWP_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB1_TMC_RWP_ADDR, HWIO_CPU_EVENTS_W0_ETB1_TMC_RWP_RMSK)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_RWP_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB1_TMC_RWP_ADDR, m)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_RWP_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_W0_ETB1_TMC_RWP_ADDR,v)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_RWP_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CPU_EVENTS_W0_ETB1_TMC_RWP_ADDR,m,v,HWIO_CPU_EVENTS_W0_ETB1_TMC_RWP_IN)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_RWP_RWP_BMSK                                      0xffff
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_RWP_RWP_SHFT                                         0x0

#define HWIO_CPU_EVENTS_W0_ETB1_TMC_TRG_ADDR                                      (CPU_EVENTS_W0_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x0000001c)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_TRG_RMSK                                          0x3fff
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_TRG_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB1_TMC_TRG_ADDR, HWIO_CPU_EVENTS_W0_ETB1_TMC_TRG_RMSK)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_TRG_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB1_TMC_TRG_ADDR, m)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_TRG_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_W0_ETB1_TMC_TRG_ADDR,v)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_TRG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CPU_EVENTS_W0_ETB1_TMC_TRG_ADDR,m,v,HWIO_CPU_EVENTS_W0_ETB1_TMC_TRG_IN)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_TRG_TRG_BMSK                                      0x3fff
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_TRG_TRG_SHFT                                         0x0

#define HWIO_CPU_EVENTS_W0_ETB1_TMC_CTL_ADDR                                      (CPU_EVENTS_W0_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000020)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_CTL_RMSK                                             0x1
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_CTL_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB1_TMC_CTL_ADDR, HWIO_CPU_EVENTS_W0_ETB1_TMC_CTL_RMSK)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_CTL_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB1_TMC_CTL_ADDR, m)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_CTL_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_W0_ETB1_TMC_CTL_ADDR,v)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CPU_EVENTS_W0_ETB1_TMC_CTL_ADDR,m,v,HWIO_CPU_EVENTS_W0_ETB1_TMC_CTL_IN)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_CTL_TRACECAPTEN_BMSK                                 0x1
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_CTL_TRACECAPTEN_SHFT                                 0x0

#define HWIO_CPU_EVENTS_W0_ETB1_TMC_RWD_ADDR                                      (CPU_EVENTS_W0_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000024)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_RWD_RMSK                                      0xffffffff
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_RWD_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_W0_ETB1_TMC_RWD_ADDR,v)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_RWD_RWD_BMSK                                  0xffffffff
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_RWD_RWD_SHFT                                         0x0

#define HWIO_CPU_EVENTS_W0_ETB1_TMC_MODE_ADDR                                     (CPU_EVENTS_W0_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000028)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_MODE_RMSK                                            0x3
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_MODE_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB1_TMC_MODE_ADDR, HWIO_CPU_EVENTS_W0_ETB1_TMC_MODE_RMSK)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_MODE_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB1_TMC_MODE_ADDR, m)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_MODE_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_W0_ETB1_TMC_MODE_ADDR,v)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CPU_EVENTS_W0_ETB1_TMC_MODE_ADDR,m,v,HWIO_CPU_EVENTS_W0_ETB1_TMC_MODE_IN)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_MODE_MODE_BMSK                                       0x3
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_MODE_MODE_SHFT                                       0x0

#define HWIO_CPU_EVENTS_W0_ETB1_TMC_LBUFLEVEL_ADDR                                (CPU_EVENTS_W0_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x0000002c)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_LBUFLEVEL_RMSK                                    0x7fff
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_LBUFLEVEL_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB1_TMC_LBUFLEVEL_ADDR, HWIO_CPU_EVENTS_W0_ETB1_TMC_LBUFLEVEL_RMSK)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_LBUFLEVEL_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB1_TMC_LBUFLEVEL_ADDR, m)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_LBUFLEVEL_LBUFLEVEL_BMSK                          0x7fff
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_LBUFLEVEL_LBUFLEVEL_SHFT                             0x0

#define HWIO_CPU_EVENTS_W0_ETB1_TMC_CBUFLEVEL_ADDR                                (CPU_EVENTS_W0_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000030)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_CBUFLEVEL_RMSK                                    0x7fff
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_CBUFLEVEL_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB1_TMC_CBUFLEVEL_ADDR, HWIO_CPU_EVENTS_W0_ETB1_TMC_CBUFLEVEL_RMSK)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_CBUFLEVEL_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB1_TMC_CBUFLEVEL_ADDR, m)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_CBUFLEVEL_CBUFLEVEL_BMSK                          0x7fff
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_CBUFLEVEL_CBUFLEVEL_SHFT                             0x0

#define HWIO_CPU_EVENTS_W0_ETB1_TMC_BUFWM_ADDR                                    (CPU_EVENTS_W0_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000034)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_BUFWM_RMSK                                        0x3fff
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_BUFWM_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB1_TMC_BUFWM_ADDR, HWIO_CPU_EVENTS_W0_ETB1_TMC_BUFWM_RMSK)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_BUFWM_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB1_TMC_BUFWM_ADDR, m)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_BUFWM_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_W0_ETB1_TMC_BUFWM_ADDR,v)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_BUFWM_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CPU_EVENTS_W0_ETB1_TMC_BUFWM_ADDR,m,v,HWIO_CPU_EVENTS_W0_ETB1_TMC_BUFWM_IN)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_BUFWM_BUFWM_BMSK                                  0x3fff
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_BUFWM_BUFWM_SHFT                                     0x0

#define HWIO_CPU_EVENTS_W0_ETB1_TMC_FFSR_ADDR                                     (CPU_EVENTS_W0_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000300)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_FFSR_RMSK                                            0x3
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_FFSR_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB1_TMC_FFSR_ADDR, HWIO_CPU_EVENTS_W0_ETB1_TMC_FFSR_RMSK)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_FFSR_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB1_TMC_FFSR_ADDR, m)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_FFSR_FTSTOPPED_BMSK                                  0x2
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_FFSR_FTSTOPPED_SHFT                                  0x1
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_FFSR_FLINPROG_BMSK                                   0x1
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_FFSR_FLINPROG_SHFT                                   0x0

#define HWIO_CPU_EVENTS_W0_ETB1_TMC_FFCR_ADDR                                     (CPU_EVENTS_W0_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000304)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_FFCR_RMSK                                         0x7773
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_FFCR_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB1_TMC_FFCR_ADDR, HWIO_CPU_EVENTS_W0_ETB1_TMC_FFCR_RMSK)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_FFCR_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB1_TMC_FFCR_ADDR, m)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_FFCR_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_W0_ETB1_TMC_FFCR_ADDR,v)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_FFCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CPU_EVENTS_W0_ETB1_TMC_FFCR_ADDR,m,v,HWIO_CPU_EVENTS_W0_ETB1_TMC_FFCR_IN)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_FFCR_DRAINBUFFER_BMSK                             0x4000
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_FFCR_DRAINBUFFER_SHFT                                0xe
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_FFCR_STOPONTRIGEVT_BMSK                           0x2000
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_FFCR_STOPONTRIGEVT_SHFT                              0xd
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_FFCR_STOPONFL_BMSK                                0x1000
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_FFCR_STOPONFL_SHFT                                   0xc
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_FFCR_TRIGONFL_BMSK                                 0x400
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_FFCR_TRIGONFL_SHFT                                   0xa
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_FFCR_TRIGONTRIGEVT_BMSK                            0x200
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_FFCR_TRIGONTRIGEVT_SHFT                              0x9
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_FFCR_TRIGONTRIGIN_BMSK                             0x100
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_FFCR_TRIGONTRIGIN_SHFT                               0x8
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_FFCR_FLUSHMAN_BMSK                                  0x40
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_FFCR_FLUSHMAN_SHFT                                   0x6
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_FFCR_FONTRIGEVT_BMSK                                0x20
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_FFCR_FONTRIGEVT_SHFT                                 0x5
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_FFCR_FONFLIN_BMSK                                   0x10
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_FFCR_FONFLIN_SHFT                                    0x4
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_FFCR_ENTI_BMSK                                       0x2
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_FFCR_ENTI_SHFT                                       0x1
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_FFCR_ENFT_BMSK                                       0x1
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_FFCR_ENFT_SHFT                                       0x0

#define HWIO_CPU_EVENTS_W0_ETB1_TMC_PSCR_ADDR                                     (CPU_EVENTS_W0_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000308)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_PSCR_RMSK                                           0x1f
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_PSCR_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB1_TMC_PSCR_ADDR, HWIO_CPU_EVENTS_W0_ETB1_TMC_PSCR_RMSK)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_PSCR_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB1_TMC_PSCR_ADDR, m)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_PSCR_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_W0_ETB1_TMC_PSCR_ADDR,v)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_PSCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CPU_EVENTS_W0_ETB1_TMC_PSCR_ADDR,m,v,HWIO_CPU_EVENTS_W0_ETB1_TMC_PSCR_IN)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_PSCR_PSCOUNT_BMSK                                   0x1f
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_PSCR_PSCOUNT_SHFT                                    0x0

#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBMDATA0_ADDR                              (CPU_EVENTS_W0_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000ed0)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBMDATA0_RMSK                                 0x1ffff
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBMDATA0_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBMDATA0_ADDR,v)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBMDATA0_ATDATAMBIT127_BMSK                   0x10000
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBMDATA0_ATDATAMBIT127_SHFT                      0x10
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBMDATA0_ATDATAMBIT119_BMSK                    0x8000
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBMDATA0_ATDATAMBIT119_SHFT                       0xf
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBMDATA0_ATDATAMBIT111_BMSK                    0x4000
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBMDATA0_ATDATAMBIT111_SHFT                       0xe
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBMDATA0_ATDATAMBIT103_BMSK                    0x2000
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBMDATA0_ATDATAMBIT103_SHFT                       0xd
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBMDATA0_ATDATAMBIT95_BMSK                     0x1000
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBMDATA0_ATDATAMBIT95_SHFT                        0xc
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBMDATA0_ATDATAMBIT87_BMSK                      0x800
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBMDATA0_ATDATAMBIT87_SHFT                        0xb
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBMDATA0_ATDATAMBIT79_BMSK                      0x400
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBMDATA0_ATDATAMBIT79_SHFT                        0xa
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBMDATA0_ATDATAMBIT71_BMSK                      0x200
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBMDATA0_ATDATAMBIT71_SHFT                        0x9
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBMDATA0_ATDATAMBIT63_BMSK                      0x100
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBMDATA0_ATDATAMBIT63_SHFT                        0x8
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBMDATA0_ATDATAMBIT55_BMSK                       0x80
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBMDATA0_ATDATAMBIT55_SHFT                        0x7
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBMDATA0_ATDATAMBIT47_BMSK                       0x40
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBMDATA0_ATDATAMBIT47_SHFT                        0x6
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBMDATA0_ATDATAMBIT39_BMSK                       0x20
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBMDATA0_ATDATAMBIT39_SHFT                        0x5
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBMDATA0_ATDATAMBIT31_BMSK                       0x10
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBMDATA0_ATDATAMBIT31_SHFT                        0x4
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBMDATA0_ATDATAMBIT23_BMSK                        0x8
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBMDATA0_ATDATAMBIT23_SHFT                        0x3
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBMDATA0_ATDATAMBIT15_BMSK                        0x4
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBMDATA0_ATDATAMBIT15_SHFT                        0x2
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBMDATA0_ATDATAMBIT7_BMSK                         0x2
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBMDATA0_ATDATAMBIT7_SHFT                         0x1
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBMDATA0_ATDATAMBIT0_BMSK                         0x1
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBMDATA0_ATDATAMBIT0_SHFT                         0x0

#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBMCTR2_ADDR                               (CPU_EVENTS_W0_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000ed4)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBMCTR2_RMSK                                      0x7
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBMCTR2_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBMCTR2_ADDR, HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBMCTR2_RMSK)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBMCTR2_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBMCTR2_ADDR, m)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBMCTR2_SYNCREQM_BMSK                             0x4
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBMCTR2_SYNCREQM_SHFT                             0x2
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBMCTR2_AFVALIDM_BMSK                             0x2
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBMCTR2_AFVALIDM_SHFT                             0x1
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBMCTR2_ATREADYM_BMSK                             0x1
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBMCTR2_ATREADYM_SHFT                             0x0

#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBMCTR1_ADDR                               (CPU_EVENTS_W0_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000ed8)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBMCTR1_RMSK                                     0x7f
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBMCTR1_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBMCTR1_ADDR,v)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBMCTR1_ATIDM_BMSK                               0x7f
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBMCTR1_ATIDM_SHFT                                0x0

#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBMCTR0_ADDR                               (CPU_EVENTS_W0_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000edc)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBMCTR0_RMSK                                    0xf03
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBMCTR0_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBMCTR0_ADDR,v)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBMCTR0_ATBYTESM_BMSK                           0xf00
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBMCTR0_ATBYTESM_SHFT                             0x8
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBMCTR0_AFREADYM_BMSK                             0x2
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBMCTR0_AFREADYM_SHFT                             0x1
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBMCTR0_ATVALIDM_BMSK                             0x1
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBMCTR0_ATVALIDM_SHFT                             0x0

#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITMISCOP0_ADDR                                (CPU_EVENTS_W0_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000ee0)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITMISCOP0_RMSK                                       0x3
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITMISCOP0_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_W0_ETB1_TMC_ITMISCOP0_ADDR,v)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITMISCOP0_FULL_BMSK                                  0x2
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITMISCOP0_FULL_SHFT                                  0x1
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITMISCOP0_ACQCOMP_BMSK                               0x1
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITMISCOP0_ACQCOMP_SHFT                               0x0

#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITTRFLIN_ADDR                                 (CPU_EVENTS_W0_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000ee8)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITTRFLIN_RMSK                                        0x3
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITTRFLIN_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB1_TMC_ITTRFLIN_ADDR, HWIO_CPU_EVENTS_W0_ETB1_TMC_ITTRFLIN_RMSK)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITTRFLIN_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB1_TMC_ITTRFLIN_ADDR, m)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITTRFLIN_FLUSHIN_BMSK                                0x2
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITTRFLIN_FLUSHIN_SHFT                                0x1
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITTRFLIN_TRIGIN_BMSK                                 0x1
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITTRFLIN_TRIGIN_SHFT                                 0x0

#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBDATA0_ADDR                               (CPU_EVENTS_W0_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000eec)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBDATA0_RMSK                                  0x1ffff
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBDATA0_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBDATA0_ADDR, HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBDATA0_RMSK)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBDATA0_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBDATA0_ADDR, m)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBDATA0_ATDATASBIT127_BMSK                    0x10000
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBDATA0_ATDATASBIT127_SHFT                       0x10
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBDATA0_ATDATASBIT119_BMSK                     0x8000
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBDATA0_ATDATASBIT119_SHFT                        0xf
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBDATA0_ATDATASBIT111_BMSK                     0x4000
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBDATA0_ATDATASBIT111_SHFT                        0xe
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBDATA0_ATDATASBIT103_BMSK                     0x2000
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBDATA0_ATDATASBIT103_SHFT                        0xd
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBDATA0_ATDATASBIT95_BMSK                      0x1000
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBDATA0_ATDATASBIT95_SHFT                         0xc
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBDATA0_ATDATASBIT87_BMSK                       0x800
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBDATA0_ATDATASBIT87_SHFT                         0xb
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBDATA0_ATDATASBIT79_BMSK                       0x400
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBDATA0_ATDATASBIT79_SHFT                         0xa
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBDATA0_ATDATASBIT71_BMSK                       0x200
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBDATA0_ATDATASBIT71_SHFT                         0x9
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBDATA0_ATDATASBIT63_BMSK                       0x100
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBDATA0_ATDATASBIT63_SHFT                         0x8
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBDATA0_ATDATASBIT55_BMSK                        0x80
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBDATA0_ATDATASBIT55_SHFT                         0x7
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBDATA0_ATDATASBIT47_BMSK                        0x40
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBDATA0_ATDATASBIT47_SHFT                         0x6
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBDATA0_ATDATASBIT39_BMSK                        0x20
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBDATA0_ATDATASBIT39_SHFT                         0x5
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBDATA0_ATDATASBIT31_BMSK                        0x10
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBDATA0_ATDATASBIT31_SHFT                         0x4
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBDATA0_ATDATASBIT23_BMSK                         0x8
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBDATA0_ATDATASBIT23_SHFT                         0x3
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBDATA0_ATDATASBIT15_BMSK                         0x4
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBDATA0_ATDATASBIT15_SHFT                         0x2
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBDATA0_ATDATASBIT7_BMSK                          0x2
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBDATA0_ATDATASBIT7_SHFT                          0x1
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBDATA0_ATDATASBIT0_BMSK                          0x1
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBDATA0_ATDATASBIT0_SHFT                          0x0

#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBCTR2_ADDR                                (CPU_EVENTS_W0_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000ef0)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBCTR2_RMSK                                       0x7
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBCTR2_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBCTR2_ADDR,v)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBCTR2_SYNCREQS_BMSK                              0x4
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBCTR2_SYNCREQS_SHFT                              0x2
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBCTR2_AFVALIDS_BMSK                              0x2
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBCTR2_AFVALIDS_SHFT                              0x1
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBCTR2_ATREADYS_BMSK                              0x1
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBCTR2_ATREADYS_SHFT                              0x0

#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBCTR1_ADDR                                (CPU_EVENTS_W0_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000ef4)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBCTR1_RMSK                                      0x7f
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBCTR1_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBCTR1_ADDR, HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBCTR1_RMSK)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBCTR1_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBCTR1_ADDR, m)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBCTR1_ATIDS_BMSK                                0x7f
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBCTR1_ATIDS_SHFT                                 0x0

#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBCTR0_ADDR                                (CPU_EVENTS_W0_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000ef8)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBCTR0_RMSK                                     0xf03
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBCTR0_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBCTR0_ADDR, HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBCTR0_RMSK)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBCTR0_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBCTR0_ADDR, m)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBCTR0_ATBYTESS_BMSK                            0xf00
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBCTR0_ATBYTESS_SHFT                              0x8
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBCTR0_AFREADYS_BMSK                              0x2
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBCTR0_AFREADYS_SHFT                              0x1
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBCTR0_ATVALIDS_BMSK                              0x1
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITATBCTR0_ATVALIDS_SHFT                              0x0

#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITCTRL_ADDR                                   (CPU_EVENTS_W0_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000f00)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITCTRL_RMSK                                          0x1
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITCTRL_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB1_TMC_ITCTRL_ADDR, HWIO_CPU_EVENTS_W0_ETB1_TMC_ITCTRL_RMSK)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITCTRL_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB1_TMC_ITCTRL_ADDR, m)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITCTRL_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_W0_ETB1_TMC_ITCTRL_ADDR,v)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITCTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CPU_EVENTS_W0_ETB1_TMC_ITCTRL_ADDR,m,v,HWIO_CPU_EVENTS_W0_ETB1_TMC_ITCTRL_IN)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITCTRL_INTEGRATION_MODE_BMSK                         0x1
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_ITCTRL_INTEGRATION_MODE_SHFT                         0x0

#define HWIO_CPU_EVENTS_W0_ETB1_TMC_CLAIMSET_ADDR                                 (CPU_EVENTS_W0_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000fa0)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_CLAIMSET_RMSK                                        0xf
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_CLAIMSET_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB1_TMC_CLAIMSET_ADDR, HWIO_CPU_EVENTS_W0_ETB1_TMC_CLAIMSET_RMSK)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_CLAIMSET_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB1_TMC_CLAIMSET_ADDR, m)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_CLAIMSET_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_W0_ETB1_TMC_CLAIMSET_ADDR,v)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_CLAIMSET_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CPU_EVENTS_W0_ETB1_TMC_CLAIMSET_ADDR,m,v,HWIO_CPU_EVENTS_W0_ETB1_TMC_CLAIMSET_IN)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_CLAIMSET_CLAIMSET_BMSK                               0xf
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_CLAIMSET_CLAIMSET_SHFT                               0x0

#define HWIO_CPU_EVENTS_W0_ETB1_TMC_CLAIMCLR_ADDR                                 (CPU_EVENTS_W0_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000fa4)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_CLAIMCLR_RMSK                                        0xf
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_CLAIMCLR_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB1_TMC_CLAIMCLR_ADDR, HWIO_CPU_EVENTS_W0_ETB1_TMC_CLAIMCLR_RMSK)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_CLAIMCLR_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB1_TMC_CLAIMCLR_ADDR, m)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_CLAIMCLR_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_W0_ETB1_TMC_CLAIMCLR_ADDR,v)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_CLAIMCLR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CPU_EVENTS_W0_ETB1_TMC_CLAIMCLR_ADDR,m,v,HWIO_CPU_EVENTS_W0_ETB1_TMC_CLAIMCLR_IN)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_CLAIMCLR_CLAIMCLR_BMSK                               0xf
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_CLAIMCLR_CLAIMCLR_SHFT                               0x0

#define HWIO_CPU_EVENTS_W0_ETB1_TMC_LAR_ADDR                                      (CPU_EVENTS_W0_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000fb0)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_LAR_RMSK                                      0xffffffff
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_LAR_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_W0_ETB1_TMC_LAR_ADDR,v)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_LAR_ACCESS_W_BMSK                             0xffffffff
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_LAR_ACCESS_W_SHFT                                    0x0

#define HWIO_CPU_EVENTS_W0_ETB1_TMC_LSR_ADDR                                      (CPU_EVENTS_W0_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000fb4)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_LSR_RMSK                                             0x7
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_LSR_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB1_TMC_LSR_ADDR, HWIO_CPU_EVENTS_W0_ETB1_TMC_LSR_RMSK)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_LSR_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB1_TMC_LSR_ADDR, m)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_LSR_LOCKTYPE_BMSK                                    0x4
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_LSR_LOCKTYPE_SHFT                                    0x2
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_LSR_LOCKGRANT_BMSK                                   0x2
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_LSR_LOCKGRANT_SHFT                                   0x1
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_LSR_LOCKEXIST_BMSK                                   0x1
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_LSR_LOCKEXIST_SHFT                                   0x0

#define HWIO_CPU_EVENTS_W0_ETB1_TMC_AUTHSTATUS_ADDR                               (CPU_EVENTS_W0_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000fb8)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_AUTHSTATUS_RMSK                                     0xff
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_AUTHSTATUS_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB1_TMC_AUTHSTATUS_ADDR, HWIO_CPU_EVENTS_W0_ETB1_TMC_AUTHSTATUS_RMSK)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_AUTHSTATUS_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB1_TMC_AUTHSTATUS_ADDR, m)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_AUTHSTATUS_SNID_BMSK                                0xc0
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_AUTHSTATUS_SNID_SHFT                                 0x6
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_AUTHSTATUS_SID_BMSK                                 0x30
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_AUTHSTATUS_SID_SHFT                                  0x4
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_AUTHSTATUS_NSNID_BMSK                                0xc
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_AUTHSTATUS_NSNID_SHFT                                0x2
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_AUTHSTATUS_NSID_BMSK                                 0x3
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_AUTHSTATUS_NSID_SHFT                                 0x0

#define HWIO_CPU_EVENTS_W0_ETB1_TMC_DEVID_ADDR                                    (CPU_EVENTS_W0_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000fc8)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_DEVID_RMSK                                         0x7ff
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_DEVID_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB1_TMC_DEVID_ADDR, HWIO_CPU_EVENTS_W0_ETB1_TMC_DEVID_RMSK)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_DEVID_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB1_TMC_DEVID_ADDR, m)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_DEVID_MEMWIDTH_BMSK                                0x700
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_DEVID_MEMWIDTH_SHFT                                  0x8
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_DEVID_CONFIGTYPE_BMSK                               0xc0
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_DEVID_CONFIGTYPE_SHFT                                0x6
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_DEVID_CLKSCHEME_BMSK                                0x20
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_DEVID_CLKSCHEME_SHFT                                 0x5
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_DEVID_ATBINPORTCOUNT_BMSK                           0x1f
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_DEVID_ATBINPORTCOUNT_SHFT                            0x0

#define HWIO_CPU_EVENTS_W0_ETB1_TMC_DEVTYPE_ADDR                                  (CPU_EVENTS_W0_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000fcc)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_DEVTYPE_RMSK                                        0xff
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_DEVTYPE_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB1_TMC_DEVTYPE_ADDR, HWIO_CPU_EVENTS_W0_ETB1_TMC_DEVTYPE_RMSK)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_DEVTYPE_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB1_TMC_DEVTYPE_ADDR, m)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_DEVTYPE_SUB_TYPE_BMSK                               0xf0
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_DEVTYPE_SUB_TYPE_SHFT                                0x4
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_DEVTYPE_MAJOR_TYPE_BMSK                              0xf
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_DEVTYPE_MAJOR_TYPE_SHFT                              0x0

#define HWIO_CPU_EVENTS_W0_ETB1_TMC_PERIPHID0_ADDR                                (CPU_EVENTS_W0_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000fe0)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_PERIPHID0_RMSK                                      0xff
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_PERIPHID0_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB1_TMC_PERIPHID0_ADDR, HWIO_CPU_EVENTS_W0_ETB1_TMC_PERIPHID0_RMSK)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_PERIPHID0_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB1_TMC_PERIPHID0_ADDR, m)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_PERIPHID0_PART_NUMBER_BITS7TO0_BMSK                 0xff
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_PERIPHID0_PART_NUMBER_BITS7TO0_SHFT                  0x0

#define HWIO_CPU_EVENTS_W0_ETB1_TMC_PERIPHID1_ADDR                                (CPU_EVENTS_W0_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000fe4)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_PERIPHID1_RMSK                                      0xff
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_PERIPHID1_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB1_TMC_PERIPHID1_ADDR, HWIO_CPU_EVENTS_W0_ETB1_TMC_PERIPHID1_RMSK)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_PERIPHID1_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB1_TMC_PERIPHID1_ADDR, m)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_PERIPHID1_JEP106_BITS3TO0_BMSK                      0xf0
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_PERIPHID1_JEP106_BITS3TO0_SHFT                       0x4
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_PERIPHID1_PART_NUMBER_BITS11TO8_BMSK                 0xf
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_PERIPHID1_PART_NUMBER_BITS11TO8_SHFT                 0x0

#define HWIO_CPU_EVENTS_W0_ETB1_TMC_PERIPHID2_ADDR                                (CPU_EVENTS_W0_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000fe8)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_PERIPHID2_RMSK                                      0xff
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_PERIPHID2_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB1_TMC_PERIPHID2_ADDR, HWIO_CPU_EVENTS_W0_ETB1_TMC_PERIPHID2_RMSK)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_PERIPHID2_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB1_TMC_PERIPHID2_ADDR, m)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_PERIPHID2_REVISION_BMSK                             0xf0
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_PERIPHID2_REVISION_SHFT                              0x4
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_PERIPHID2_JEDEC_BMSK                                 0x8
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_PERIPHID2_JEDEC_SHFT                                 0x3
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_PERIPHID2_JEP106_BITS6TO4_BMSK                       0x7
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_PERIPHID2_JEP106_BITS6TO4_SHFT                       0x0

#define HWIO_CPU_EVENTS_W0_ETB1_TMC_PERIPHID3_ADDR                                (CPU_EVENTS_W0_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000fec)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_PERIPHID3_RMSK                                      0xff
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_PERIPHID3_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB1_TMC_PERIPHID3_ADDR, HWIO_CPU_EVENTS_W0_ETB1_TMC_PERIPHID3_RMSK)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_PERIPHID3_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB1_TMC_PERIPHID3_ADDR, m)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_PERIPHID3_REVAND_BMSK                               0xf0
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_PERIPHID3_REVAND_SHFT                                0x4
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_PERIPHID3_CUSTOMER_MODIFIED_BMSK                     0xf
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_PERIPHID3_CUSTOMER_MODIFIED_SHFT                     0x0

#define HWIO_CPU_EVENTS_W0_ETB1_TMC_PERIPHID4_ADDR                                (CPU_EVENTS_W0_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000fd0)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_PERIPHID4_RMSK                                      0xff
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_PERIPHID4_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB1_TMC_PERIPHID4_ADDR, HWIO_CPU_EVENTS_W0_ETB1_TMC_PERIPHID4_RMSK)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_PERIPHID4_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB1_TMC_PERIPHID4_ADDR, m)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_PERIPHID4_FOURKB_COUNT_BMSK                         0xf0
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_PERIPHID4_FOURKB_COUNT_SHFT                          0x4
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_PERIPHID4_JEP106_CONT_BMSK                           0xf
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_PERIPHID4_JEP106_CONT_SHFT                           0x0

#define HWIO_CPU_EVENTS_W0_ETB1_TMC_PERIPHID5_ADDR                                (CPU_EVENTS_W0_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000fd4)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_PERIPHID5_RMSK                                0xffffffff
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_PERIPHID5_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB1_TMC_PERIPHID5_ADDR, HWIO_CPU_EVENTS_W0_ETB1_TMC_PERIPHID5_RMSK)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_PERIPHID5_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB1_TMC_PERIPHID5_ADDR, m)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_PERIPHID5_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_W0_ETB1_TMC_PERIPHID5_ADDR,v)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_PERIPHID5_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CPU_EVENTS_W0_ETB1_TMC_PERIPHID5_ADDR,m,v,HWIO_CPU_EVENTS_W0_ETB1_TMC_PERIPHID5_IN)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_PERIPHID5_PERIPHID5_BMSK                      0xffffffff
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_PERIPHID5_PERIPHID5_SHFT                             0x0

#define HWIO_CPU_EVENTS_W0_ETB1_TMC_PERIPHID6_ADDR                                (CPU_EVENTS_W0_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000fd8)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_PERIPHID6_RMSK                                0xffffffff
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_PERIPHID6_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB1_TMC_PERIPHID6_ADDR, HWIO_CPU_EVENTS_W0_ETB1_TMC_PERIPHID6_RMSK)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_PERIPHID6_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB1_TMC_PERIPHID6_ADDR, m)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_PERIPHID6_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_W0_ETB1_TMC_PERIPHID6_ADDR,v)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_PERIPHID6_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CPU_EVENTS_W0_ETB1_TMC_PERIPHID6_ADDR,m,v,HWIO_CPU_EVENTS_W0_ETB1_TMC_PERIPHID6_IN)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_PERIPHID6_PERIPHID6_BMSK                      0xffffffff
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_PERIPHID6_PERIPHID6_SHFT                             0x0

#define HWIO_CPU_EVENTS_W0_ETB1_TMC_PERIPHID7_ADDR                                (CPU_EVENTS_W0_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000fdc)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_PERIPHID7_RMSK                                0xffffffff
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_PERIPHID7_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB1_TMC_PERIPHID7_ADDR, HWIO_CPU_EVENTS_W0_ETB1_TMC_PERIPHID7_RMSK)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_PERIPHID7_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB1_TMC_PERIPHID7_ADDR, m)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_PERIPHID7_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_W0_ETB1_TMC_PERIPHID7_ADDR,v)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_PERIPHID7_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CPU_EVENTS_W0_ETB1_TMC_PERIPHID7_ADDR,m,v,HWIO_CPU_EVENTS_W0_ETB1_TMC_PERIPHID7_IN)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_PERIPHID7_PERIPHID7_BMSK                      0xffffffff
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_PERIPHID7_PERIPHID7_SHFT                             0x0

#define HWIO_CPU_EVENTS_W0_ETB1_TMC_COMPID0_ADDR                                  (CPU_EVENTS_W0_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000ff0)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_COMPID0_RMSK                                        0xff
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_COMPID0_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB1_TMC_COMPID0_ADDR, HWIO_CPU_EVENTS_W0_ETB1_TMC_COMPID0_RMSK)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_COMPID0_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB1_TMC_COMPID0_ADDR, m)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_COMPID0_PREAMBLE_BMSK                               0xff
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_COMPID0_PREAMBLE_SHFT                                0x0

#define HWIO_CPU_EVENTS_W0_ETB1_TMC_COMPID1_ADDR                                  (CPU_EVENTS_W0_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000ff4)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_COMPID1_RMSK                                        0xff
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_COMPID1_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB1_TMC_COMPID1_ADDR, HWIO_CPU_EVENTS_W0_ETB1_TMC_COMPID1_RMSK)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_COMPID1_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB1_TMC_COMPID1_ADDR, m)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_COMPID1_CLASS_BMSK                                  0xf0
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_COMPID1_CLASS_SHFT                                   0x4
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_COMPID1_PREAMBLE_BMSK                                0xf
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_COMPID1_PREAMBLE_SHFT                                0x0

#define HWIO_CPU_EVENTS_W0_ETB1_TMC_COMPID2_ADDR                                  (CPU_EVENTS_W0_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000ff8)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_COMPID2_RMSK                                        0xff
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_COMPID2_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB1_TMC_COMPID2_ADDR, HWIO_CPU_EVENTS_W0_ETB1_TMC_COMPID2_RMSK)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_COMPID2_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB1_TMC_COMPID2_ADDR, m)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_COMPID2_PREAMBLE_BMSK                               0xff
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_COMPID2_PREAMBLE_SHFT                                0x0

#define HWIO_CPU_EVENTS_W0_ETB1_TMC_COMPID3_ADDR                                  (CPU_EVENTS_W0_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000ffc)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_COMPID3_RMSK                                        0xff
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_COMPID3_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB1_TMC_COMPID3_ADDR, HWIO_CPU_EVENTS_W0_ETB1_TMC_COMPID3_RMSK)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_COMPID3_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB1_TMC_COMPID3_ADDR, m)
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_COMPID3_PREAMBLE_BMSK                               0xff
#define HWIO_CPU_EVENTS_W0_ETB1_TMC_COMPID3_PREAMBLE_SHFT                                0x0

/*----------------------------------------------------------------------------
 * MODULE: CPU_EVENTS_W0_ETB2_TMC_CXTMC_F128W64K
 *--------------------------------------------------------------------------*/

#define CPU_EVENTS_W0_ETB2_TMC_CXTMC_F128W64K_REG_BASE                            (QDSS_AMBERWING_BASE      + 0x032d0000)

#define HWIO_CPU_EVENTS_W0_ETB2_TMC_RSZ_ADDR                                      (CPU_EVENTS_W0_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000004)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_RSZ_RMSK                                      0x7fffffff
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_RSZ_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB2_TMC_RSZ_ADDR, HWIO_CPU_EVENTS_W0_ETB2_TMC_RSZ_RMSK)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_RSZ_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB2_TMC_RSZ_ADDR, m)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_RSZ_RSZ_BMSK                                  0x7fffffff
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_RSZ_RSZ_SHFT                                         0x0

#define HWIO_CPU_EVENTS_W0_ETB2_TMC_STS_ADDR                                      (CPU_EVENTS_W0_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x0000000c)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_STS_RMSK                                            0x1f
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_STS_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB2_TMC_STS_ADDR, HWIO_CPU_EVENTS_W0_ETB2_TMC_STS_RMSK)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_STS_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB2_TMC_STS_ADDR, m)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_STS_EMPTY_BMSK                                      0x10
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_STS_EMPTY_SHFT                                       0x4
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_STS_FTEMPTY_BMSK                                     0x8
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_STS_FTEMPTY_SHFT                                     0x3
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_STS_TMCREADY_BMSK                                    0x4
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_STS_TMCREADY_SHFT                                    0x2
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_STS_TRIGGERED_BMSK                                   0x2
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_STS_TRIGGERED_SHFT                                   0x1
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_STS_FULL_BMSK                                        0x1
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_STS_FULL_SHFT                                        0x0

#define HWIO_CPU_EVENTS_W0_ETB2_TMC_RRD_ADDR                                      (CPU_EVENTS_W0_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000010)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_RRD_RMSK                                      0xffffffff
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_RRD_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB2_TMC_RRD_ADDR, HWIO_CPU_EVENTS_W0_ETB2_TMC_RRD_RMSK)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_RRD_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB2_TMC_RRD_ADDR, m)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_RRD_RRD_BMSK                                  0xffffffff
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_RRD_RRD_SHFT                                         0x0

#define HWIO_CPU_EVENTS_W0_ETB2_TMC_RRP_ADDR                                      (CPU_EVENTS_W0_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000014)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_RRP_RMSK                                          0xffff
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_RRP_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB2_TMC_RRP_ADDR, HWIO_CPU_EVENTS_W0_ETB2_TMC_RRP_RMSK)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_RRP_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB2_TMC_RRP_ADDR, m)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_RRP_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_W0_ETB2_TMC_RRP_ADDR,v)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_RRP_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CPU_EVENTS_W0_ETB2_TMC_RRP_ADDR,m,v,HWIO_CPU_EVENTS_W0_ETB2_TMC_RRP_IN)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_RRP_RRP_BMSK                                      0xffff
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_RRP_RRP_SHFT                                         0x0

#define HWIO_CPU_EVENTS_W0_ETB2_TMC_RWP_ADDR                                      (CPU_EVENTS_W0_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000018)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_RWP_RMSK                                          0xffff
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_RWP_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB2_TMC_RWP_ADDR, HWIO_CPU_EVENTS_W0_ETB2_TMC_RWP_RMSK)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_RWP_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB2_TMC_RWP_ADDR, m)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_RWP_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_W0_ETB2_TMC_RWP_ADDR,v)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_RWP_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CPU_EVENTS_W0_ETB2_TMC_RWP_ADDR,m,v,HWIO_CPU_EVENTS_W0_ETB2_TMC_RWP_IN)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_RWP_RWP_BMSK                                      0xffff
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_RWP_RWP_SHFT                                         0x0

#define HWIO_CPU_EVENTS_W0_ETB2_TMC_TRG_ADDR                                      (CPU_EVENTS_W0_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x0000001c)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_TRG_RMSK                                          0x3fff
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_TRG_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB2_TMC_TRG_ADDR, HWIO_CPU_EVENTS_W0_ETB2_TMC_TRG_RMSK)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_TRG_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB2_TMC_TRG_ADDR, m)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_TRG_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_W0_ETB2_TMC_TRG_ADDR,v)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_TRG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CPU_EVENTS_W0_ETB2_TMC_TRG_ADDR,m,v,HWIO_CPU_EVENTS_W0_ETB2_TMC_TRG_IN)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_TRG_TRG_BMSK                                      0x3fff
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_TRG_TRG_SHFT                                         0x0

#define HWIO_CPU_EVENTS_W0_ETB2_TMC_CTL_ADDR                                      (CPU_EVENTS_W0_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000020)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_CTL_RMSK                                             0x1
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_CTL_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB2_TMC_CTL_ADDR, HWIO_CPU_EVENTS_W0_ETB2_TMC_CTL_RMSK)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_CTL_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB2_TMC_CTL_ADDR, m)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_CTL_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_W0_ETB2_TMC_CTL_ADDR,v)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CPU_EVENTS_W0_ETB2_TMC_CTL_ADDR,m,v,HWIO_CPU_EVENTS_W0_ETB2_TMC_CTL_IN)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_CTL_TRACECAPTEN_BMSK                                 0x1
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_CTL_TRACECAPTEN_SHFT                                 0x0

#define HWIO_CPU_EVENTS_W0_ETB2_TMC_RWD_ADDR                                      (CPU_EVENTS_W0_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000024)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_RWD_RMSK                                      0xffffffff
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_RWD_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_W0_ETB2_TMC_RWD_ADDR,v)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_RWD_RWD_BMSK                                  0xffffffff
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_RWD_RWD_SHFT                                         0x0

#define HWIO_CPU_EVENTS_W0_ETB2_TMC_MODE_ADDR                                     (CPU_EVENTS_W0_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000028)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_MODE_RMSK                                            0x3
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_MODE_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB2_TMC_MODE_ADDR, HWIO_CPU_EVENTS_W0_ETB2_TMC_MODE_RMSK)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_MODE_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB2_TMC_MODE_ADDR, m)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_MODE_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_W0_ETB2_TMC_MODE_ADDR,v)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CPU_EVENTS_W0_ETB2_TMC_MODE_ADDR,m,v,HWIO_CPU_EVENTS_W0_ETB2_TMC_MODE_IN)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_MODE_MODE_BMSK                                       0x3
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_MODE_MODE_SHFT                                       0x0

#define HWIO_CPU_EVENTS_W0_ETB2_TMC_LBUFLEVEL_ADDR                                (CPU_EVENTS_W0_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x0000002c)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_LBUFLEVEL_RMSK                                    0x7fff
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_LBUFLEVEL_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB2_TMC_LBUFLEVEL_ADDR, HWIO_CPU_EVENTS_W0_ETB2_TMC_LBUFLEVEL_RMSK)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_LBUFLEVEL_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB2_TMC_LBUFLEVEL_ADDR, m)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_LBUFLEVEL_LBUFLEVEL_BMSK                          0x7fff
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_LBUFLEVEL_LBUFLEVEL_SHFT                             0x0

#define HWIO_CPU_EVENTS_W0_ETB2_TMC_CBUFLEVEL_ADDR                                (CPU_EVENTS_W0_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000030)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_CBUFLEVEL_RMSK                                    0x7fff
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_CBUFLEVEL_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB2_TMC_CBUFLEVEL_ADDR, HWIO_CPU_EVENTS_W0_ETB2_TMC_CBUFLEVEL_RMSK)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_CBUFLEVEL_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB2_TMC_CBUFLEVEL_ADDR, m)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_CBUFLEVEL_CBUFLEVEL_BMSK                          0x7fff
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_CBUFLEVEL_CBUFLEVEL_SHFT                             0x0

#define HWIO_CPU_EVENTS_W0_ETB2_TMC_BUFWM_ADDR                                    (CPU_EVENTS_W0_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000034)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_BUFWM_RMSK                                        0x3fff
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_BUFWM_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB2_TMC_BUFWM_ADDR, HWIO_CPU_EVENTS_W0_ETB2_TMC_BUFWM_RMSK)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_BUFWM_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB2_TMC_BUFWM_ADDR, m)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_BUFWM_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_W0_ETB2_TMC_BUFWM_ADDR,v)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_BUFWM_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CPU_EVENTS_W0_ETB2_TMC_BUFWM_ADDR,m,v,HWIO_CPU_EVENTS_W0_ETB2_TMC_BUFWM_IN)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_BUFWM_BUFWM_BMSK                                  0x3fff
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_BUFWM_BUFWM_SHFT                                     0x0

#define HWIO_CPU_EVENTS_W0_ETB2_TMC_FFSR_ADDR                                     (CPU_EVENTS_W0_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000300)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_FFSR_RMSK                                            0x3
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_FFSR_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB2_TMC_FFSR_ADDR, HWIO_CPU_EVENTS_W0_ETB2_TMC_FFSR_RMSK)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_FFSR_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB2_TMC_FFSR_ADDR, m)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_FFSR_FTSTOPPED_BMSK                                  0x2
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_FFSR_FTSTOPPED_SHFT                                  0x1
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_FFSR_FLINPROG_BMSK                                   0x1
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_FFSR_FLINPROG_SHFT                                   0x0

#define HWIO_CPU_EVENTS_W0_ETB2_TMC_FFCR_ADDR                                     (CPU_EVENTS_W0_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000304)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_FFCR_RMSK                                         0x7773
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_FFCR_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB2_TMC_FFCR_ADDR, HWIO_CPU_EVENTS_W0_ETB2_TMC_FFCR_RMSK)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_FFCR_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB2_TMC_FFCR_ADDR, m)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_FFCR_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_W0_ETB2_TMC_FFCR_ADDR,v)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_FFCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CPU_EVENTS_W0_ETB2_TMC_FFCR_ADDR,m,v,HWIO_CPU_EVENTS_W0_ETB2_TMC_FFCR_IN)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_FFCR_DRAINBUFFER_BMSK                             0x4000
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_FFCR_DRAINBUFFER_SHFT                                0xe
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_FFCR_STOPONTRIGEVT_BMSK                           0x2000
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_FFCR_STOPONTRIGEVT_SHFT                              0xd
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_FFCR_STOPONFL_BMSK                                0x1000
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_FFCR_STOPONFL_SHFT                                   0xc
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_FFCR_TRIGONFL_BMSK                                 0x400
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_FFCR_TRIGONFL_SHFT                                   0xa
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_FFCR_TRIGONTRIGEVT_BMSK                            0x200
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_FFCR_TRIGONTRIGEVT_SHFT                              0x9
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_FFCR_TRIGONTRIGIN_BMSK                             0x100
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_FFCR_TRIGONTRIGIN_SHFT                               0x8
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_FFCR_FLUSHMAN_BMSK                                  0x40
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_FFCR_FLUSHMAN_SHFT                                   0x6
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_FFCR_FONTRIGEVT_BMSK                                0x20
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_FFCR_FONTRIGEVT_SHFT                                 0x5
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_FFCR_FONFLIN_BMSK                                   0x10
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_FFCR_FONFLIN_SHFT                                    0x4
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_FFCR_ENTI_BMSK                                       0x2
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_FFCR_ENTI_SHFT                                       0x1
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_FFCR_ENFT_BMSK                                       0x1
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_FFCR_ENFT_SHFT                                       0x0

#define HWIO_CPU_EVENTS_W0_ETB2_TMC_PSCR_ADDR                                     (CPU_EVENTS_W0_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000308)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_PSCR_RMSK                                           0x1f
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_PSCR_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB2_TMC_PSCR_ADDR, HWIO_CPU_EVENTS_W0_ETB2_TMC_PSCR_RMSK)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_PSCR_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB2_TMC_PSCR_ADDR, m)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_PSCR_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_W0_ETB2_TMC_PSCR_ADDR,v)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_PSCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CPU_EVENTS_W0_ETB2_TMC_PSCR_ADDR,m,v,HWIO_CPU_EVENTS_W0_ETB2_TMC_PSCR_IN)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_PSCR_PSCOUNT_BMSK                                   0x1f
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_PSCR_PSCOUNT_SHFT                                    0x0

#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBMDATA0_ADDR                              (CPU_EVENTS_W0_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000ed0)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBMDATA0_RMSK                                 0x1ffff
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBMDATA0_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBMDATA0_ADDR,v)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBMDATA0_ATDATAMBIT127_BMSK                   0x10000
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBMDATA0_ATDATAMBIT127_SHFT                      0x10
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBMDATA0_ATDATAMBIT119_BMSK                    0x8000
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBMDATA0_ATDATAMBIT119_SHFT                       0xf
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBMDATA0_ATDATAMBIT111_BMSK                    0x4000
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBMDATA0_ATDATAMBIT111_SHFT                       0xe
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBMDATA0_ATDATAMBIT103_BMSK                    0x2000
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBMDATA0_ATDATAMBIT103_SHFT                       0xd
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBMDATA0_ATDATAMBIT95_BMSK                     0x1000
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBMDATA0_ATDATAMBIT95_SHFT                        0xc
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBMDATA0_ATDATAMBIT87_BMSK                      0x800
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBMDATA0_ATDATAMBIT87_SHFT                        0xb
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBMDATA0_ATDATAMBIT79_BMSK                      0x400
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBMDATA0_ATDATAMBIT79_SHFT                        0xa
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBMDATA0_ATDATAMBIT71_BMSK                      0x200
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBMDATA0_ATDATAMBIT71_SHFT                        0x9
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBMDATA0_ATDATAMBIT63_BMSK                      0x100
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBMDATA0_ATDATAMBIT63_SHFT                        0x8
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBMDATA0_ATDATAMBIT55_BMSK                       0x80
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBMDATA0_ATDATAMBIT55_SHFT                        0x7
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBMDATA0_ATDATAMBIT47_BMSK                       0x40
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBMDATA0_ATDATAMBIT47_SHFT                        0x6
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBMDATA0_ATDATAMBIT39_BMSK                       0x20
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBMDATA0_ATDATAMBIT39_SHFT                        0x5
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBMDATA0_ATDATAMBIT31_BMSK                       0x10
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBMDATA0_ATDATAMBIT31_SHFT                        0x4
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBMDATA0_ATDATAMBIT23_BMSK                        0x8
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBMDATA0_ATDATAMBIT23_SHFT                        0x3
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBMDATA0_ATDATAMBIT15_BMSK                        0x4
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBMDATA0_ATDATAMBIT15_SHFT                        0x2
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBMDATA0_ATDATAMBIT7_BMSK                         0x2
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBMDATA0_ATDATAMBIT7_SHFT                         0x1
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBMDATA0_ATDATAMBIT0_BMSK                         0x1
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBMDATA0_ATDATAMBIT0_SHFT                         0x0

#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBMCTR2_ADDR                               (CPU_EVENTS_W0_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000ed4)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBMCTR2_RMSK                                      0x7
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBMCTR2_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBMCTR2_ADDR, HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBMCTR2_RMSK)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBMCTR2_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBMCTR2_ADDR, m)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBMCTR2_SYNCREQM_BMSK                             0x4
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBMCTR2_SYNCREQM_SHFT                             0x2
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBMCTR2_AFVALIDM_BMSK                             0x2
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBMCTR2_AFVALIDM_SHFT                             0x1
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBMCTR2_ATREADYM_BMSK                             0x1
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBMCTR2_ATREADYM_SHFT                             0x0

#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBMCTR1_ADDR                               (CPU_EVENTS_W0_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000ed8)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBMCTR1_RMSK                                     0x7f
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBMCTR1_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBMCTR1_ADDR,v)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBMCTR1_ATIDM_BMSK                               0x7f
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBMCTR1_ATIDM_SHFT                                0x0

#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBMCTR0_ADDR                               (CPU_EVENTS_W0_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000edc)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBMCTR0_RMSK                                    0xf03
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBMCTR0_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBMCTR0_ADDR,v)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBMCTR0_ATBYTESM_BMSK                           0xf00
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBMCTR0_ATBYTESM_SHFT                             0x8
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBMCTR0_AFREADYM_BMSK                             0x2
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBMCTR0_AFREADYM_SHFT                             0x1
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBMCTR0_ATVALIDM_BMSK                             0x1
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBMCTR0_ATVALIDM_SHFT                             0x0

#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITMISCOP0_ADDR                                (CPU_EVENTS_W0_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000ee0)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITMISCOP0_RMSK                                       0x3
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITMISCOP0_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_W0_ETB2_TMC_ITMISCOP0_ADDR,v)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITMISCOP0_FULL_BMSK                                  0x2
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITMISCOP0_FULL_SHFT                                  0x1
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITMISCOP0_ACQCOMP_BMSK                               0x1
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITMISCOP0_ACQCOMP_SHFT                               0x0

#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITTRFLIN_ADDR                                 (CPU_EVENTS_W0_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000ee8)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITTRFLIN_RMSK                                        0x3
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITTRFLIN_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB2_TMC_ITTRFLIN_ADDR, HWIO_CPU_EVENTS_W0_ETB2_TMC_ITTRFLIN_RMSK)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITTRFLIN_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB2_TMC_ITTRFLIN_ADDR, m)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITTRFLIN_FLUSHIN_BMSK                                0x2
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITTRFLIN_FLUSHIN_SHFT                                0x1
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITTRFLIN_TRIGIN_BMSK                                 0x1
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITTRFLIN_TRIGIN_SHFT                                 0x0

#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBDATA0_ADDR                               (CPU_EVENTS_W0_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000eec)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBDATA0_RMSK                                  0x1ffff
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBDATA0_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBDATA0_ADDR, HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBDATA0_RMSK)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBDATA0_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBDATA0_ADDR, m)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBDATA0_ATDATASBIT127_BMSK                    0x10000
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBDATA0_ATDATASBIT127_SHFT                       0x10
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBDATA0_ATDATASBIT119_BMSK                     0x8000
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBDATA0_ATDATASBIT119_SHFT                        0xf
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBDATA0_ATDATASBIT111_BMSK                     0x4000
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBDATA0_ATDATASBIT111_SHFT                        0xe
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBDATA0_ATDATASBIT103_BMSK                     0x2000
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBDATA0_ATDATASBIT103_SHFT                        0xd
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBDATA0_ATDATASBIT95_BMSK                      0x1000
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBDATA0_ATDATASBIT95_SHFT                         0xc
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBDATA0_ATDATASBIT87_BMSK                       0x800
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBDATA0_ATDATASBIT87_SHFT                         0xb
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBDATA0_ATDATASBIT79_BMSK                       0x400
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBDATA0_ATDATASBIT79_SHFT                         0xa
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBDATA0_ATDATASBIT71_BMSK                       0x200
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBDATA0_ATDATASBIT71_SHFT                         0x9
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBDATA0_ATDATASBIT63_BMSK                       0x100
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBDATA0_ATDATASBIT63_SHFT                         0x8
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBDATA0_ATDATASBIT55_BMSK                        0x80
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBDATA0_ATDATASBIT55_SHFT                         0x7
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBDATA0_ATDATASBIT47_BMSK                        0x40
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBDATA0_ATDATASBIT47_SHFT                         0x6
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBDATA0_ATDATASBIT39_BMSK                        0x20
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBDATA0_ATDATASBIT39_SHFT                         0x5
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBDATA0_ATDATASBIT31_BMSK                        0x10
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBDATA0_ATDATASBIT31_SHFT                         0x4
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBDATA0_ATDATASBIT23_BMSK                         0x8
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBDATA0_ATDATASBIT23_SHFT                         0x3
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBDATA0_ATDATASBIT15_BMSK                         0x4
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBDATA0_ATDATASBIT15_SHFT                         0x2
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBDATA0_ATDATASBIT7_BMSK                          0x2
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBDATA0_ATDATASBIT7_SHFT                          0x1
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBDATA0_ATDATASBIT0_BMSK                          0x1
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBDATA0_ATDATASBIT0_SHFT                          0x0

#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBCTR2_ADDR                                (CPU_EVENTS_W0_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000ef0)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBCTR2_RMSK                                       0x7
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBCTR2_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBCTR2_ADDR,v)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBCTR2_SYNCREQS_BMSK                              0x4
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBCTR2_SYNCREQS_SHFT                              0x2
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBCTR2_AFVALIDS_BMSK                              0x2
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBCTR2_AFVALIDS_SHFT                              0x1
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBCTR2_ATREADYS_BMSK                              0x1
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBCTR2_ATREADYS_SHFT                              0x0

#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBCTR1_ADDR                                (CPU_EVENTS_W0_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000ef4)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBCTR1_RMSK                                      0x7f
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBCTR1_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBCTR1_ADDR, HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBCTR1_RMSK)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBCTR1_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBCTR1_ADDR, m)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBCTR1_ATIDS_BMSK                                0x7f
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBCTR1_ATIDS_SHFT                                 0x0

#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBCTR0_ADDR                                (CPU_EVENTS_W0_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000ef8)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBCTR0_RMSK                                     0xf03
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBCTR0_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBCTR0_ADDR, HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBCTR0_RMSK)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBCTR0_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBCTR0_ADDR, m)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBCTR0_ATBYTESS_BMSK                            0xf00
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBCTR0_ATBYTESS_SHFT                              0x8
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBCTR0_AFREADYS_BMSK                              0x2
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBCTR0_AFREADYS_SHFT                              0x1
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBCTR0_ATVALIDS_BMSK                              0x1
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITATBCTR0_ATVALIDS_SHFT                              0x0

#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITCTRL_ADDR                                   (CPU_EVENTS_W0_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000f00)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITCTRL_RMSK                                          0x1
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITCTRL_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB2_TMC_ITCTRL_ADDR, HWIO_CPU_EVENTS_W0_ETB2_TMC_ITCTRL_RMSK)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITCTRL_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB2_TMC_ITCTRL_ADDR, m)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITCTRL_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_W0_ETB2_TMC_ITCTRL_ADDR,v)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITCTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CPU_EVENTS_W0_ETB2_TMC_ITCTRL_ADDR,m,v,HWIO_CPU_EVENTS_W0_ETB2_TMC_ITCTRL_IN)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITCTRL_INTEGRATION_MODE_BMSK                         0x1
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_ITCTRL_INTEGRATION_MODE_SHFT                         0x0

#define HWIO_CPU_EVENTS_W0_ETB2_TMC_CLAIMSET_ADDR                                 (CPU_EVENTS_W0_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000fa0)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_CLAIMSET_RMSK                                        0xf
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_CLAIMSET_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB2_TMC_CLAIMSET_ADDR, HWIO_CPU_EVENTS_W0_ETB2_TMC_CLAIMSET_RMSK)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_CLAIMSET_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB2_TMC_CLAIMSET_ADDR, m)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_CLAIMSET_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_W0_ETB2_TMC_CLAIMSET_ADDR,v)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_CLAIMSET_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CPU_EVENTS_W0_ETB2_TMC_CLAIMSET_ADDR,m,v,HWIO_CPU_EVENTS_W0_ETB2_TMC_CLAIMSET_IN)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_CLAIMSET_CLAIMSET_BMSK                               0xf
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_CLAIMSET_CLAIMSET_SHFT                               0x0

#define HWIO_CPU_EVENTS_W0_ETB2_TMC_CLAIMCLR_ADDR                                 (CPU_EVENTS_W0_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000fa4)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_CLAIMCLR_RMSK                                        0xf
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_CLAIMCLR_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB2_TMC_CLAIMCLR_ADDR, HWIO_CPU_EVENTS_W0_ETB2_TMC_CLAIMCLR_RMSK)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_CLAIMCLR_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB2_TMC_CLAIMCLR_ADDR, m)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_CLAIMCLR_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_W0_ETB2_TMC_CLAIMCLR_ADDR,v)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_CLAIMCLR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CPU_EVENTS_W0_ETB2_TMC_CLAIMCLR_ADDR,m,v,HWIO_CPU_EVENTS_W0_ETB2_TMC_CLAIMCLR_IN)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_CLAIMCLR_CLAIMCLR_BMSK                               0xf
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_CLAIMCLR_CLAIMCLR_SHFT                               0x0

#define HWIO_CPU_EVENTS_W0_ETB2_TMC_LAR_ADDR                                      (CPU_EVENTS_W0_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000fb0)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_LAR_RMSK                                      0xffffffff
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_LAR_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_W0_ETB2_TMC_LAR_ADDR,v)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_LAR_ACCESS_W_BMSK                             0xffffffff
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_LAR_ACCESS_W_SHFT                                    0x0

#define HWIO_CPU_EVENTS_W0_ETB2_TMC_LSR_ADDR                                      (CPU_EVENTS_W0_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000fb4)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_LSR_RMSK                                             0x7
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_LSR_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB2_TMC_LSR_ADDR, HWIO_CPU_EVENTS_W0_ETB2_TMC_LSR_RMSK)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_LSR_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB2_TMC_LSR_ADDR, m)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_LSR_LOCKTYPE_BMSK                                    0x4
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_LSR_LOCKTYPE_SHFT                                    0x2
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_LSR_LOCKGRANT_BMSK                                   0x2
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_LSR_LOCKGRANT_SHFT                                   0x1
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_LSR_LOCKEXIST_BMSK                                   0x1
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_LSR_LOCKEXIST_SHFT                                   0x0

#define HWIO_CPU_EVENTS_W0_ETB2_TMC_AUTHSTATUS_ADDR                               (CPU_EVENTS_W0_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000fb8)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_AUTHSTATUS_RMSK                                     0xff
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_AUTHSTATUS_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB2_TMC_AUTHSTATUS_ADDR, HWIO_CPU_EVENTS_W0_ETB2_TMC_AUTHSTATUS_RMSK)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_AUTHSTATUS_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB2_TMC_AUTHSTATUS_ADDR, m)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_AUTHSTATUS_SNID_BMSK                                0xc0
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_AUTHSTATUS_SNID_SHFT                                 0x6
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_AUTHSTATUS_SID_BMSK                                 0x30
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_AUTHSTATUS_SID_SHFT                                  0x4
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_AUTHSTATUS_NSNID_BMSK                                0xc
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_AUTHSTATUS_NSNID_SHFT                                0x2
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_AUTHSTATUS_NSID_BMSK                                 0x3
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_AUTHSTATUS_NSID_SHFT                                 0x0

#define HWIO_CPU_EVENTS_W0_ETB2_TMC_DEVID_ADDR                                    (CPU_EVENTS_W0_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000fc8)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_DEVID_RMSK                                         0x7ff
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_DEVID_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB2_TMC_DEVID_ADDR, HWIO_CPU_EVENTS_W0_ETB2_TMC_DEVID_RMSK)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_DEVID_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB2_TMC_DEVID_ADDR, m)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_DEVID_MEMWIDTH_BMSK                                0x700
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_DEVID_MEMWIDTH_SHFT                                  0x8
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_DEVID_CONFIGTYPE_BMSK                               0xc0
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_DEVID_CONFIGTYPE_SHFT                                0x6
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_DEVID_CLKSCHEME_BMSK                                0x20
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_DEVID_CLKSCHEME_SHFT                                 0x5
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_DEVID_ATBINPORTCOUNT_BMSK                           0x1f
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_DEVID_ATBINPORTCOUNT_SHFT                            0x0

#define HWIO_CPU_EVENTS_W0_ETB2_TMC_DEVTYPE_ADDR                                  (CPU_EVENTS_W0_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000fcc)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_DEVTYPE_RMSK                                        0xff
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_DEVTYPE_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB2_TMC_DEVTYPE_ADDR, HWIO_CPU_EVENTS_W0_ETB2_TMC_DEVTYPE_RMSK)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_DEVTYPE_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB2_TMC_DEVTYPE_ADDR, m)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_DEVTYPE_SUB_TYPE_BMSK                               0xf0
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_DEVTYPE_SUB_TYPE_SHFT                                0x4
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_DEVTYPE_MAJOR_TYPE_BMSK                              0xf
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_DEVTYPE_MAJOR_TYPE_SHFT                              0x0

#define HWIO_CPU_EVENTS_W0_ETB2_TMC_PERIPHID0_ADDR                                (CPU_EVENTS_W0_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000fe0)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_PERIPHID0_RMSK                                      0xff
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_PERIPHID0_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB2_TMC_PERIPHID0_ADDR, HWIO_CPU_EVENTS_W0_ETB2_TMC_PERIPHID0_RMSK)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_PERIPHID0_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB2_TMC_PERIPHID0_ADDR, m)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_PERIPHID0_PART_NUMBER_BITS7TO0_BMSK                 0xff
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_PERIPHID0_PART_NUMBER_BITS7TO0_SHFT                  0x0

#define HWIO_CPU_EVENTS_W0_ETB2_TMC_PERIPHID1_ADDR                                (CPU_EVENTS_W0_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000fe4)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_PERIPHID1_RMSK                                      0xff
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_PERIPHID1_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB2_TMC_PERIPHID1_ADDR, HWIO_CPU_EVENTS_W0_ETB2_TMC_PERIPHID1_RMSK)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_PERIPHID1_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB2_TMC_PERIPHID1_ADDR, m)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_PERIPHID1_JEP106_BITS3TO0_BMSK                      0xf0
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_PERIPHID1_JEP106_BITS3TO0_SHFT                       0x4
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_PERIPHID1_PART_NUMBER_BITS11TO8_BMSK                 0xf
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_PERIPHID1_PART_NUMBER_BITS11TO8_SHFT                 0x0

#define HWIO_CPU_EVENTS_W0_ETB2_TMC_PERIPHID2_ADDR                                (CPU_EVENTS_W0_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000fe8)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_PERIPHID2_RMSK                                      0xff
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_PERIPHID2_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB2_TMC_PERIPHID2_ADDR, HWIO_CPU_EVENTS_W0_ETB2_TMC_PERIPHID2_RMSK)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_PERIPHID2_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB2_TMC_PERIPHID2_ADDR, m)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_PERIPHID2_REVISION_BMSK                             0xf0
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_PERIPHID2_REVISION_SHFT                              0x4
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_PERIPHID2_JEDEC_BMSK                                 0x8
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_PERIPHID2_JEDEC_SHFT                                 0x3
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_PERIPHID2_JEP106_BITS6TO4_BMSK                       0x7
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_PERIPHID2_JEP106_BITS6TO4_SHFT                       0x0

#define HWIO_CPU_EVENTS_W0_ETB2_TMC_PERIPHID3_ADDR                                (CPU_EVENTS_W0_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000fec)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_PERIPHID3_RMSK                                      0xff
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_PERIPHID3_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB2_TMC_PERIPHID3_ADDR, HWIO_CPU_EVENTS_W0_ETB2_TMC_PERIPHID3_RMSK)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_PERIPHID3_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB2_TMC_PERIPHID3_ADDR, m)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_PERIPHID3_REVAND_BMSK                               0xf0
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_PERIPHID3_REVAND_SHFT                                0x4
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_PERIPHID3_CUSTOMER_MODIFIED_BMSK                     0xf
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_PERIPHID3_CUSTOMER_MODIFIED_SHFT                     0x0

#define HWIO_CPU_EVENTS_W0_ETB2_TMC_PERIPHID4_ADDR                                (CPU_EVENTS_W0_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000fd0)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_PERIPHID4_RMSK                                      0xff
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_PERIPHID4_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB2_TMC_PERIPHID4_ADDR, HWIO_CPU_EVENTS_W0_ETB2_TMC_PERIPHID4_RMSK)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_PERIPHID4_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB2_TMC_PERIPHID4_ADDR, m)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_PERIPHID4_FOURKB_COUNT_BMSK                         0xf0
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_PERIPHID4_FOURKB_COUNT_SHFT                          0x4
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_PERIPHID4_JEP106_CONT_BMSK                           0xf
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_PERIPHID4_JEP106_CONT_SHFT                           0x0

#define HWIO_CPU_EVENTS_W0_ETB2_TMC_PERIPHID5_ADDR                                (CPU_EVENTS_W0_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000fd4)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_PERIPHID5_RMSK                                0xffffffff
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_PERIPHID5_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB2_TMC_PERIPHID5_ADDR, HWIO_CPU_EVENTS_W0_ETB2_TMC_PERIPHID5_RMSK)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_PERIPHID5_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB2_TMC_PERIPHID5_ADDR, m)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_PERIPHID5_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_W0_ETB2_TMC_PERIPHID5_ADDR,v)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_PERIPHID5_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CPU_EVENTS_W0_ETB2_TMC_PERIPHID5_ADDR,m,v,HWIO_CPU_EVENTS_W0_ETB2_TMC_PERIPHID5_IN)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_PERIPHID5_PERIPHID5_BMSK                      0xffffffff
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_PERIPHID5_PERIPHID5_SHFT                             0x0

#define HWIO_CPU_EVENTS_W0_ETB2_TMC_PERIPHID6_ADDR                                (CPU_EVENTS_W0_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000fd8)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_PERIPHID6_RMSK                                0xffffffff
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_PERIPHID6_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB2_TMC_PERIPHID6_ADDR, HWIO_CPU_EVENTS_W0_ETB2_TMC_PERIPHID6_RMSK)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_PERIPHID6_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB2_TMC_PERIPHID6_ADDR, m)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_PERIPHID6_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_W0_ETB2_TMC_PERIPHID6_ADDR,v)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_PERIPHID6_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CPU_EVENTS_W0_ETB2_TMC_PERIPHID6_ADDR,m,v,HWIO_CPU_EVENTS_W0_ETB2_TMC_PERIPHID6_IN)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_PERIPHID6_PERIPHID6_BMSK                      0xffffffff
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_PERIPHID6_PERIPHID6_SHFT                             0x0

#define HWIO_CPU_EVENTS_W0_ETB2_TMC_PERIPHID7_ADDR                                (CPU_EVENTS_W0_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000fdc)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_PERIPHID7_RMSK                                0xffffffff
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_PERIPHID7_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB2_TMC_PERIPHID7_ADDR, HWIO_CPU_EVENTS_W0_ETB2_TMC_PERIPHID7_RMSK)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_PERIPHID7_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB2_TMC_PERIPHID7_ADDR, m)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_PERIPHID7_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_W0_ETB2_TMC_PERIPHID7_ADDR,v)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_PERIPHID7_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CPU_EVENTS_W0_ETB2_TMC_PERIPHID7_ADDR,m,v,HWIO_CPU_EVENTS_W0_ETB2_TMC_PERIPHID7_IN)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_PERIPHID7_PERIPHID7_BMSK                      0xffffffff
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_PERIPHID7_PERIPHID7_SHFT                             0x0

#define HWIO_CPU_EVENTS_W0_ETB2_TMC_COMPID0_ADDR                                  (CPU_EVENTS_W0_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000ff0)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_COMPID0_RMSK                                        0xff
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_COMPID0_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB2_TMC_COMPID0_ADDR, HWIO_CPU_EVENTS_W0_ETB2_TMC_COMPID0_RMSK)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_COMPID0_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB2_TMC_COMPID0_ADDR, m)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_COMPID0_PREAMBLE_BMSK                               0xff
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_COMPID0_PREAMBLE_SHFT                                0x0

#define HWIO_CPU_EVENTS_W0_ETB2_TMC_COMPID1_ADDR                                  (CPU_EVENTS_W0_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000ff4)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_COMPID1_RMSK                                        0xff
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_COMPID1_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB2_TMC_COMPID1_ADDR, HWIO_CPU_EVENTS_W0_ETB2_TMC_COMPID1_RMSK)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_COMPID1_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB2_TMC_COMPID1_ADDR, m)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_COMPID1_CLASS_BMSK                                  0xf0
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_COMPID1_CLASS_SHFT                                   0x4
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_COMPID1_PREAMBLE_BMSK                                0xf
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_COMPID1_PREAMBLE_SHFT                                0x0

#define HWIO_CPU_EVENTS_W0_ETB2_TMC_COMPID2_ADDR                                  (CPU_EVENTS_W0_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000ff8)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_COMPID2_RMSK                                        0xff
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_COMPID2_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB2_TMC_COMPID2_ADDR, HWIO_CPU_EVENTS_W0_ETB2_TMC_COMPID2_RMSK)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_COMPID2_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB2_TMC_COMPID2_ADDR, m)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_COMPID2_PREAMBLE_BMSK                               0xff
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_COMPID2_PREAMBLE_SHFT                                0x0

#define HWIO_CPU_EVENTS_W0_ETB2_TMC_COMPID3_ADDR                                  (CPU_EVENTS_W0_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000ffc)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_COMPID3_RMSK                                        0xff
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_COMPID3_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB2_TMC_COMPID3_ADDR, HWIO_CPU_EVENTS_W0_ETB2_TMC_COMPID3_RMSK)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_COMPID3_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W0_ETB2_TMC_COMPID3_ADDR, m)
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_COMPID3_PREAMBLE_BMSK                               0xff
#define HWIO_CPU_EVENTS_W0_ETB2_TMC_COMPID3_PREAMBLE_SHFT                                0x0

/*----------------------------------------------------------------------------
 * MODULE: CPU_EVENTS_W1_ETB1_TMC_CXTMC_F128W64K
 *--------------------------------------------------------------------------*/

#define CPU_EVENTS_W1_ETB1_TMC_CXTMC_F128W64K_REG_BASE                            (QDSS_AMBERWING_BASE      + 0x034c0000)

#define HWIO_CPU_EVENTS_W1_ETB1_TMC_RSZ_ADDR                                      (CPU_EVENTS_W1_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000004)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_RSZ_RMSK                                      0x7fffffff
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_RSZ_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB1_TMC_RSZ_ADDR, HWIO_CPU_EVENTS_W1_ETB1_TMC_RSZ_RMSK)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_RSZ_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB1_TMC_RSZ_ADDR, m)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_RSZ_RSZ_BMSK                                  0x7fffffff
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_RSZ_RSZ_SHFT                                         0x0

#define HWIO_CPU_EVENTS_W1_ETB1_TMC_STS_ADDR                                      (CPU_EVENTS_W1_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x0000000c)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_STS_RMSK                                            0x1f
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_STS_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB1_TMC_STS_ADDR, HWIO_CPU_EVENTS_W1_ETB1_TMC_STS_RMSK)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_STS_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB1_TMC_STS_ADDR, m)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_STS_EMPTY_BMSK                                      0x10
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_STS_EMPTY_SHFT                                       0x4
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_STS_FTEMPTY_BMSK                                     0x8
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_STS_FTEMPTY_SHFT                                     0x3
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_STS_TMCREADY_BMSK                                    0x4
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_STS_TMCREADY_SHFT                                    0x2
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_STS_TRIGGERED_BMSK                                   0x2
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_STS_TRIGGERED_SHFT                                   0x1
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_STS_FULL_BMSK                                        0x1
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_STS_FULL_SHFT                                        0x0

#define HWIO_CPU_EVENTS_W1_ETB1_TMC_RRD_ADDR                                      (CPU_EVENTS_W1_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000010)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_RRD_RMSK                                      0xffffffff
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_RRD_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB1_TMC_RRD_ADDR, HWIO_CPU_EVENTS_W1_ETB1_TMC_RRD_RMSK)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_RRD_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB1_TMC_RRD_ADDR, m)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_RRD_RRD_BMSK                                  0xffffffff
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_RRD_RRD_SHFT                                         0x0

#define HWIO_CPU_EVENTS_W1_ETB1_TMC_RRP_ADDR                                      (CPU_EVENTS_W1_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000014)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_RRP_RMSK                                          0xffff
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_RRP_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB1_TMC_RRP_ADDR, HWIO_CPU_EVENTS_W1_ETB1_TMC_RRP_RMSK)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_RRP_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB1_TMC_RRP_ADDR, m)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_RRP_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_W1_ETB1_TMC_RRP_ADDR,v)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_RRP_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CPU_EVENTS_W1_ETB1_TMC_RRP_ADDR,m,v,HWIO_CPU_EVENTS_W1_ETB1_TMC_RRP_IN)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_RRP_RRP_BMSK                                      0xffff
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_RRP_RRP_SHFT                                         0x0

#define HWIO_CPU_EVENTS_W1_ETB1_TMC_RWP_ADDR                                      (CPU_EVENTS_W1_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000018)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_RWP_RMSK                                          0xffff
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_RWP_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB1_TMC_RWP_ADDR, HWIO_CPU_EVENTS_W1_ETB1_TMC_RWP_RMSK)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_RWP_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB1_TMC_RWP_ADDR, m)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_RWP_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_W1_ETB1_TMC_RWP_ADDR,v)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_RWP_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CPU_EVENTS_W1_ETB1_TMC_RWP_ADDR,m,v,HWIO_CPU_EVENTS_W1_ETB1_TMC_RWP_IN)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_RWP_RWP_BMSK                                      0xffff
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_RWP_RWP_SHFT                                         0x0

#define HWIO_CPU_EVENTS_W1_ETB1_TMC_TRG_ADDR                                      (CPU_EVENTS_W1_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x0000001c)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_TRG_RMSK                                          0x3fff
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_TRG_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB1_TMC_TRG_ADDR, HWIO_CPU_EVENTS_W1_ETB1_TMC_TRG_RMSK)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_TRG_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB1_TMC_TRG_ADDR, m)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_TRG_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_W1_ETB1_TMC_TRG_ADDR,v)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_TRG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CPU_EVENTS_W1_ETB1_TMC_TRG_ADDR,m,v,HWIO_CPU_EVENTS_W1_ETB1_TMC_TRG_IN)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_TRG_TRG_BMSK                                      0x3fff
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_TRG_TRG_SHFT                                         0x0

#define HWIO_CPU_EVENTS_W1_ETB1_TMC_CTL_ADDR                                      (CPU_EVENTS_W1_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000020)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_CTL_RMSK                                             0x1
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_CTL_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB1_TMC_CTL_ADDR, HWIO_CPU_EVENTS_W1_ETB1_TMC_CTL_RMSK)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_CTL_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB1_TMC_CTL_ADDR, m)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_CTL_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_W1_ETB1_TMC_CTL_ADDR,v)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CPU_EVENTS_W1_ETB1_TMC_CTL_ADDR,m,v,HWIO_CPU_EVENTS_W1_ETB1_TMC_CTL_IN)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_CTL_TRACECAPTEN_BMSK                                 0x1
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_CTL_TRACECAPTEN_SHFT                                 0x0

#define HWIO_CPU_EVENTS_W1_ETB1_TMC_RWD_ADDR                                      (CPU_EVENTS_W1_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000024)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_RWD_RMSK                                      0xffffffff
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_RWD_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_W1_ETB1_TMC_RWD_ADDR,v)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_RWD_RWD_BMSK                                  0xffffffff
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_RWD_RWD_SHFT                                         0x0

#define HWIO_CPU_EVENTS_W1_ETB1_TMC_MODE_ADDR                                     (CPU_EVENTS_W1_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000028)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_MODE_RMSK                                            0x3
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_MODE_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB1_TMC_MODE_ADDR, HWIO_CPU_EVENTS_W1_ETB1_TMC_MODE_RMSK)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_MODE_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB1_TMC_MODE_ADDR, m)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_MODE_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_W1_ETB1_TMC_MODE_ADDR,v)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CPU_EVENTS_W1_ETB1_TMC_MODE_ADDR,m,v,HWIO_CPU_EVENTS_W1_ETB1_TMC_MODE_IN)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_MODE_MODE_BMSK                                       0x3
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_MODE_MODE_SHFT                                       0x0

#define HWIO_CPU_EVENTS_W1_ETB1_TMC_LBUFLEVEL_ADDR                                (CPU_EVENTS_W1_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x0000002c)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_LBUFLEVEL_RMSK                                    0x7fff
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_LBUFLEVEL_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB1_TMC_LBUFLEVEL_ADDR, HWIO_CPU_EVENTS_W1_ETB1_TMC_LBUFLEVEL_RMSK)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_LBUFLEVEL_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB1_TMC_LBUFLEVEL_ADDR, m)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_LBUFLEVEL_LBUFLEVEL_BMSK                          0x7fff
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_LBUFLEVEL_LBUFLEVEL_SHFT                             0x0

#define HWIO_CPU_EVENTS_W1_ETB1_TMC_CBUFLEVEL_ADDR                                (CPU_EVENTS_W1_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000030)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_CBUFLEVEL_RMSK                                    0x7fff
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_CBUFLEVEL_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB1_TMC_CBUFLEVEL_ADDR, HWIO_CPU_EVENTS_W1_ETB1_TMC_CBUFLEVEL_RMSK)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_CBUFLEVEL_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB1_TMC_CBUFLEVEL_ADDR, m)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_CBUFLEVEL_CBUFLEVEL_BMSK                          0x7fff
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_CBUFLEVEL_CBUFLEVEL_SHFT                             0x0

#define HWIO_CPU_EVENTS_W1_ETB1_TMC_BUFWM_ADDR                                    (CPU_EVENTS_W1_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000034)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_BUFWM_RMSK                                        0x3fff
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_BUFWM_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB1_TMC_BUFWM_ADDR, HWIO_CPU_EVENTS_W1_ETB1_TMC_BUFWM_RMSK)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_BUFWM_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB1_TMC_BUFWM_ADDR, m)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_BUFWM_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_W1_ETB1_TMC_BUFWM_ADDR,v)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_BUFWM_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CPU_EVENTS_W1_ETB1_TMC_BUFWM_ADDR,m,v,HWIO_CPU_EVENTS_W1_ETB1_TMC_BUFWM_IN)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_BUFWM_BUFWM_BMSK                                  0x3fff
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_BUFWM_BUFWM_SHFT                                     0x0

#define HWIO_CPU_EVENTS_W1_ETB1_TMC_FFSR_ADDR                                     (CPU_EVENTS_W1_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000300)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_FFSR_RMSK                                            0x3
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_FFSR_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB1_TMC_FFSR_ADDR, HWIO_CPU_EVENTS_W1_ETB1_TMC_FFSR_RMSK)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_FFSR_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB1_TMC_FFSR_ADDR, m)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_FFSR_FTSTOPPED_BMSK                                  0x2
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_FFSR_FTSTOPPED_SHFT                                  0x1
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_FFSR_FLINPROG_BMSK                                   0x1
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_FFSR_FLINPROG_SHFT                                   0x0

#define HWIO_CPU_EVENTS_W1_ETB1_TMC_FFCR_ADDR                                     (CPU_EVENTS_W1_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000304)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_FFCR_RMSK                                         0x7773
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_FFCR_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB1_TMC_FFCR_ADDR, HWIO_CPU_EVENTS_W1_ETB1_TMC_FFCR_RMSK)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_FFCR_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB1_TMC_FFCR_ADDR, m)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_FFCR_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_W1_ETB1_TMC_FFCR_ADDR,v)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_FFCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CPU_EVENTS_W1_ETB1_TMC_FFCR_ADDR,m,v,HWIO_CPU_EVENTS_W1_ETB1_TMC_FFCR_IN)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_FFCR_DRAINBUFFER_BMSK                             0x4000
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_FFCR_DRAINBUFFER_SHFT                                0xe
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_FFCR_STOPONTRIGEVT_BMSK                           0x2000
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_FFCR_STOPONTRIGEVT_SHFT                              0xd
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_FFCR_STOPONFL_BMSK                                0x1000
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_FFCR_STOPONFL_SHFT                                   0xc
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_FFCR_TRIGONFL_BMSK                                 0x400
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_FFCR_TRIGONFL_SHFT                                   0xa
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_FFCR_TRIGONTRIGEVT_BMSK                            0x200
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_FFCR_TRIGONTRIGEVT_SHFT                              0x9
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_FFCR_TRIGONTRIGIN_BMSK                             0x100
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_FFCR_TRIGONTRIGIN_SHFT                               0x8
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_FFCR_FLUSHMAN_BMSK                                  0x40
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_FFCR_FLUSHMAN_SHFT                                   0x6
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_FFCR_FONTRIGEVT_BMSK                                0x20
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_FFCR_FONTRIGEVT_SHFT                                 0x5
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_FFCR_FONFLIN_BMSK                                   0x10
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_FFCR_FONFLIN_SHFT                                    0x4
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_FFCR_ENTI_BMSK                                       0x2
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_FFCR_ENTI_SHFT                                       0x1
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_FFCR_ENFT_BMSK                                       0x1
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_FFCR_ENFT_SHFT                                       0x0

#define HWIO_CPU_EVENTS_W1_ETB1_TMC_PSCR_ADDR                                     (CPU_EVENTS_W1_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000308)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_PSCR_RMSK                                           0x1f
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_PSCR_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB1_TMC_PSCR_ADDR, HWIO_CPU_EVENTS_W1_ETB1_TMC_PSCR_RMSK)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_PSCR_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB1_TMC_PSCR_ADDR, m)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_PSCR_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_W1_ETB1_TMC_PSCR_ADDR,v)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_PSCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CPU_EVENTS_W1_ETB1_TMC_PSCR_ADDR,m,v,HWIO_CPU_EVENTS_W1_ETB1_TMC_PSCR_IN)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_PSCR_PSCOUNT_BMSK                                   0x1f
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_PSCR_PSCOUNT_SHFT                                    0x0

#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBMDATA0_ADDR                              (CPU_EVENTS_W1_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000ed0)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBMDATA0_RMSK                                 0x1ffff
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBMDATA0_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBMDATA0_ADDR,v)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBMDATA0_ATDATAMBIT127_BMSK                   0x10000
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBMDATA0_ATDATAMBIT127_SHFT                      0x10
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBMDATA0_ATDATAMBIT119_BMSK                    0x8000
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBMDATA0_ATDATAMBIT119_SHFT                       0xf
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBMDATA0_ATDATAMBIT111_BMSK                    0x4000
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBMDATA0_ATDATAMBIT111_SHFT                       0xe
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBMDATA0_ATDATAMBIT103_BMSK                    0x2000
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBMDATA0_ATDATAMBIT103_SHFT                       0xd
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBMDATA0_ATDATAMBIT95_BMSK                     0x1000
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBMDATA0_ATDATAMBIT95_SHFT                        0xc
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBMDATA0_ATDATAMBIT87_BMSK                      0x800
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBMDATA0_ATDATAMBIT87_SHFT                        0xb
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBMDATA0_ATDATAMBIT79_BMSK                      0x400
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBMDATA0_ATDATAMBIT79_SHFT                        0xa
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBMDATA0_ATDATAMBIT71_BMSK                      0x200
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBMDATA0_ATDATAMBIT71_SHFT                        0x9
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBMDATA0_ATDATAMBIT63_BMSK                      0x100
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBMDATA0_ATDATAMBIT63_SHFT                        0x8
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBMDATA0_ATDATAMBIT55_BMSK                       0x80
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBMDATA0_ATDATAMBIT55_SHFT                        0x7
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBMDATA0_ATDATAMBIT47_BMSK                       0x40
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBMDATA0_ATDATAMBIT47_SHFT                        0x6
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBMDATA0_ATDATAMBIT39_BMSK                       0x20
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBMDATA0_ATDATAMBIT39_SHFT                        0x5
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBMDATA0_ATDATAMBIT31_BMSK                       0x10
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBMDATA0_ATDATAMBIT31_SHFT                        0x4
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBMDATA0_ATDATAMBIT23_BMSK                        0x8
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBMDATA0_ATDATAMBIT23_SHFT                        0x3
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBMDATA0_ATDATAMBIT15_BMSK                        0x4
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBMDATA0_ATDATAMBIT15_SHFT                        0x2
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBMDATA0_ATDATAMBIT7_BMSK                         0x2
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBMDATA0_ATDATAMBIT7_SHFT                         0x1
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBMDATA0_ATDATAMBIT0_BMSK                         0x1
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBMDATA0_ATDATAMBIT0_SHFT                         0x0

#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBMCTR2_ADDR                               (CPU_EVENTS_W1_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000ed4)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBMCTR2_RMSK                                      0x7
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBMCTR2_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBMCTR2_ADDR, HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBMCTR2_RMSK)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBMCTR2_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBMCTR2_ADDR, m)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBMCTR2_SYNCREQM_BMSK                             0x4
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBMCTR2_SYNCREQM_SHFT                             0x2
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBMCTR2_AFVALIDM_BMSK                             0x2
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBMCTR2_AFVALIDM_SHFT                             0x1
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBMCTR2_ATREADYM_BMSK                             0x1
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBMCTR2_ATREADYM_SHFT                             0x0

#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBMCTR1_ADDR                               (CPU_EVENTS_W1_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000ed8)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBMCTR1_RMSK                                     0x7f
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBMCTR1_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBMCTR1_ADDR,v)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBMCTR1_ATIDM_BMSK                               0x7f
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBMCTR1_ATIDM_SHFT                                0x0

#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBMCTR0_ADDR                               (CPU_EVENTS_W1_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000edc)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBMCTR0_RMSK                                    0xf03
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBMCTR0_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBMCTR0_ADDR,v)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBMCTR0_ATBYTESM_BMSK                           0xf00
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBMCTR0_ATBYTESM_SHFT                             0x8
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBMCTR0_AFREADYM_BMSK                             0x2
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBMCTR0_AFREADYM_SHFT                             0x1
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBMCTR0_ATVALIDM_BMSK                             0x1
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBMCTR0_ATVALIDM_SHFT                             0x0

#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITMISCOP0_ADDR                                (CPU_EVENTS_W1_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000ee0)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITMISCOP0_RMSK                                       0x3
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITMISCOP0_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_W1_ETB1_TMC_ITMISCOP0_ADDR,v)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITMISCOP0_FULL_BMSK                                  0x2
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITMISCOP0_FULL_SHFT                                  0x1
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITMISCOP0_ACQCOMP_BMSK                               0x1
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITMISCOP0_ACQCOMP_SHFT                               0x0

#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITTRFLIN_ADDR                                 (CPU_EVENTS_W1_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000ee8)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITTRFLIN_RMSK                                        0x3
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITTRFLIN_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB1_TMC_ITTRFLIN_ADDR, HWIO_CPU_EVENTS_W1_ETB1_TMC_ITTRFLIN_RMSK)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITTRFLIN_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB1_TMC_ITTRFLIN_ADDR, m)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITTRFLIN_FLUSHIN_BMSK                                0x2
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITTRFLIN_FLUSHIN_SHFT                                0x1
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITTRFLIN_TRIGIN_BMSK                                 0x1
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITTRFLIN_TRIGIN_SHFT                                 0x0

#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBDATA0_ADDR                               (CPU_EVENTS_W1_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000eec)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBDATA0_RMSK                                  0x1ffff
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBDATA0_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBDATA0_ADDR, HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBDATA0_RMSK)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBDATA0_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBDATA0_ADDR, m)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBDATA0_ATDATASBIT127_BMSK                    0x10000
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBDATA0_ATDATASBIT127_SHFT                       0x10
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBDATA0_ATDATASBIT119_BMSK                     0x8000
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBDATA0_ATDATASBIT119_SHFT                        0xf
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBDATA0_ATDATASBIT111_BMSK                     0x4000
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBDATA0_ATDATASBIT111_SHFT                        0xe
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBDATA0_ATDATASBIT103_BMSK                     0x2000
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBDATA0_ATDATASBIT103_SHFT                        0xd
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBDATA0_ATDATASBIT95_BMSK                      0x1000
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBDATA0_ATDATASBIT95_SHFT                         0xc
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBDATA0_ATDATASBIT87_BMSK                       0x800
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBDATA0_ATDATASBIT87_SHFT                         0xb
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBDATA0_ATDATASBIT79_BMSK                       0x400
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBDATA0_ATDATASBIT79_SHFT                         0xa
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBDATA0_ATDATASBIT71_BMSK                       0x200
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBDATA0_ATDATASBIT71_SHFT                         0x9
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBDATA0_ATDATASBIT63_BMSK                       0x100
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBDATA0_ATDATASBIT63_SHFT                         0x8
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBDATA0_ATDATASBIT55_BMSK                        0x80
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBDATA0_ATDATASBIT55_SHFT                         0x7
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBDATA0_ATDATASBIT47_BMSK                        0x40
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBDATA0_ATDATASBIT47_SHFT                         0x6
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBDATA0_ATDATASBIT39_BMSK                        0x20
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBDATA0_ATDATASBIT39_SHFT                         0x5
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBDATA0_ATDATASBIT31_BMSK                        0x10
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBDATA0_ATDATASBIT31_SHFT                         0x4
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBDATA0_ATDATASBIT23_BMSK                         0x8
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBDATA0_ATDATASBIT23_SHFT                         0x3
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBDATA0_ATDATASBIT15_BMSK                         0x4
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBDATA0_ATDATASBIT15_SHFT                         0x2
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBDATA0_ATDATASBIT7_BMSK                          0x2
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBDATA0_ATDATASBIT7_SHFT                          0x1
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBDATA0_ATDATASBIT0_BMSK                          0x1
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBDATA0_ATDATASBIT0_SHFT                          0x0

#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBCTR2_ADDR                                (CPU_EVENTS_W1_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000ef0)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBCTR2_RMSK                                       0x7
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBCTR2_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBCTR2_ADDR,v)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBCTR2_SYNCREQS_BMSK                              0x4
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBCTR2_SYNCREQS_SHFT                              0x2
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBCTR2_AFVALIDS_BMSK                              0x2
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBCTR2_AFVALIDS_SHFT                              0x1
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBCTR2_ATREADYS_BMSK                              0x1
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBCTR2_ATREADYS_SHFT                              0x0

#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBCTR1_ADDR                                (CPU_EVENTS_W1_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000ef4)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBCTR1_RMSK                                      0x7f
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBCTR1_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBCTR1_ADDR, HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBCTR1_RMSK)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBCTR1_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBCTR1_ADDR, m)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBCTR1_ATIDS_BMSK                                0x7f
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBCTR1_ATIDS_SHFT                                 0x0

#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBCTR0_ADDR                                (CPU_EVENTS_W1_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000ef8)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBCTR0_RMSK                                     0xf03
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBCTR0_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBCTR0_ADDR, HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBCTR0_RMSK)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBCTR0_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBCTR0_ADDR, m)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBCTR0_ATBYTESS_BMSK                            0xf00
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBCTR0_ATBYTESS_SHFT                              0x8
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBCTR0_AFREADYS_BMSK                              0x2
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBCTR0_AFREADYS_SHFT                              0x1
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBCTR0_ATVALIDS_BMSK                              0x1
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITATBCTR0_ATVALIDS_SHFT                              0x0

#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITCTRL_ADDR                                   (CPU_EVENTS_W1_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000f00)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITCTRL_RMSK                                          0x1
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITCTRL_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB1_TMC_ITCTRL_ADDR, HWIO_CPU_EVENTS_W1_ETB1_TMC_ITCTRL_RMSK)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITCTRL_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB1_TMC_ITCTRL_ADDR, m)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITCTRL_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_W1_ETB1_TMC_ITCTRL_ADDR,v)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITCTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CPU_EVENTS_W1_ETB1_TMC_ITCTRL_ADDR,m,v,HWIO_CPU_EVENTS_W1_ETB1_TMC_ITCTRL_IN)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITCTRL_INTEGRATION_MODE_BMSK                         0x1
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_ITCTRL_INTEGRATION_MODE_SHFT                         0x0

#define HWIO_CPU_EVENTS_W1_ETB1_TMC_CLAIMSET_ADDR                                 (CPU_EVENTS_W1_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000fa0)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_CLAIMSET_RMSK                                        0xf
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_CLAIMSET_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB1_TMC_CLAIMSET_ADDR, HWIO_CPU_EVENTS_W1_ETB1_TMC_CLAIMSET_RMSK)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_CLAIMSET_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB1_TMC_CLAIMSET_ADDR, m)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_CLAIMSET_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_W1_ETB1_TMC_CLAIMSET_ADDR,v)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_CLAIMSET_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CPU_EVENTS_W1_ETB1_TMC_CLAIMSET_ADDR,m,v,HWIO_CPU_EVENTS_W1_ETB1_TMC_CLAIMSET_IN)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_CLAIMSET_CLAIMSET_BMSK                               0xf
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_CLAIMSET_CLAIMSET_SHFT                               0x0

#define HWIO_CPU_EVENTS_W1_ETB1_TMC_CLAIMCLR_ADDR                                 (CPU_EVENTS_W1_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000fa4)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_CLAIMCLR_RMSK                                        0xf
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_CLAIMCLR_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB1_TMC_CLAIMCLR_ADDR, HWIO_CPU_EVENTS_W1_ETB1_TMC_CLAIMCLR_RMSK)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_CLAIMCLR_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB1_TMC_CLAIMCLR_ADDR, m)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_CLAIMCLR_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_W1_ETB1_TMC_CLAIMCLR_ADDR,v)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_CLAIMCLR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CPU_EVENTS_W1_ETB1_TMC_CLAIMCLR_ADDR,m,v,HWIO_CPU_EVENTS_W1_ETB1_TMC_CLAIMCLR_IN)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_CLAIMCLR_CLAIMCLR_BMSK                               0xf
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_CLAIMCLR_CLAIMCLR_SHFT                               0x0

#define HWIO_CPU_EVENTS_W1_ETB1_TMC_LAR_ADDR                                      (CPU_EVENTS_W1_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000fb0)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_LAR_RMSK                                      0xffffffff
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_LAR_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_W1_ETB1_TMC_LAR_ADDR,v)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_LAR_ACCESS_W_BMSK                             0xffffffff
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_LAR_ACCESS_W_SHFT                                    0x0

#define HWIO_CPU_EVENTS_W1_ETB1_TMC_LSR_ADDR                                      (CPU_EVENTS_W1_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000fb4)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_LSR_RMSK                                             0x7
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_LSR_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB1_TMC_LSR_ADDR, HWIO_CPU_EVENTS_W1_ETB1_TMC_LSR_RMSK)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_LSR_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB1_TMC_LSR_ADDR, m)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_LSR_LOCKTYPE_BMSK                                    0x4
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_LSR_LOCKTYPE_SHFT                                    0x2
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_LSR_LOCKGRANT_BMSK                                   0x2
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_LSR_LOCKGRANT_SHFT                                   0x1
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_LSR_LOCKEXIST_BMSK                                   0x1
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_LSR_LOCKEXIST_SHFT                                   0x0

#define HWIO_CPU_EVENTS_W1_ETB1_TMC_AUTHSTATUS_ADDR                               (CPU_EVENTS_W1_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000fb8)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_AUTHSTATUS_RMSK                                     0xff
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_AUTHSTATUS_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB1_TMC_AUTHSTATUS_ADDR, HWIO_CPU_EVENTS_W1_ETB1_TMC_AUTHSTATUS_RMSK)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_AUTHSTATUS_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB1_TMC_AUTHSTATUS_ADDR, m)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_AUTHSTATUS_SNID_BMSK                                0xc0
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_AUTHSTATUS_SNID_SHFT                                 0x6
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_AUTHSTATUS_SID_BMSK                                 0x30
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_AUTHSTATUS_SID_SHFT                                  0x4
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_AUTHSTATUS_NSNID_BMSK                                0xc
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_AUTHSTATUS_NSNID_SHFT                                0x2
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_AUTHSTATUS_NSID_BMSK                                 0x3
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_AUTHSTATUS_NSID_SHFT                                 0x0

#define HWIO_CPU_EVENTS_W1_ETB1_TMC_DEVID_ADDR                                    (CPU_EVENTS_W1_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000fc8)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_DEVID_RMSK                                         0x7ff
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_DEVID_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB1_TMC_DEVID_ADDR, HWIO_CPU_EVENTS_W1_ETB1_TMC_DEVID_RMSK)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_DEVID_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB1_TMC_DEVID_ADDR, m)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_DEVID_MEMWIDTH_BMSK                                0x700
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_DEVID_MEMWIDTH_SHFT                                  0x8
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_DEVID_CONFIGTYPE_BMSK                               0xc0
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_DEVID_CONFIGTYPE_SHFT                                0x6
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_DEVID_CLKSCHEME_BMSK                                0x20
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_DEVID_CLKSCHEME_SHFT                                 0x5
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_DEVID_ATBINPORTCOUNT_BMSK                           0x1f
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_DEVID_ATBINPORTCOUNT_SHFT                            0x0

#define HWIO_CPU_EVENTS_W1_ETB1_TMC_DEVTYPE_ADDR                                  (CPU_EVENTS_W1_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000fcc)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_DEVTYPE_RMSK                                        0xff
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_DEVTYPE_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB1_TMC_DEVTYPE_ADDR, HWIO_CPU_EVENTS_W1_ETB1_TMC_DEVTYPE_RMSK)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_DEVTYPE_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB1_TMC_DEVTYPE_ADDR, m)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_DEVTYPE_SUB_TYPE_BMSK                               0xf0
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_DEVTYPE_SUB_TYPE_SHFT                                0x4
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_DEVTYPE_MAJOR_TYPE_BMSK                              0xf
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_DEVTYPE_MAJOR_TYPE_SHFT                              0x0

#define HWIO_CPU_EVENTS_W1_ETB1_TMC_PERIPHID0_ADDR                                (CPU_EVENTS_W1_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000fe0)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_PERIPHID0_RMSK                                      0xff
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_PERIPHID0_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB1_TMC_PERIPHID0_ADDR, HWIO_CPU_EVENTS_W1_ETB1_TMC_PERIPHID0_RMSK)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_PERIPHID0_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB1_TMC_PERIPHID0_ADDR, m)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_PERIPHID0_PART_NUMBER_BITS7TO0_BMSK                 0xff
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_PERIPHID0_PART_NUMBER_BITS7TO0_SHFT                  0x0

#define HWIO_CPU_EVENTS_W1_ETB1_TMC_PERIPHID1_ADDR                                (CPU_EVENTS_W1_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000fe4)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_PERIPHID1_RMSK                                      0xff
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_PERIPHID1_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB1_TMC_PERIPHID1_ADDR, HWIO_CPU_EVENTS_W1_ETB1_TMC_PERIPHID1_RMSK)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_PERIPHID1_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB1_TMC_PERIPHID1_ADDR, m)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_PERIPHID1_JEP106_BITS3TO0_BMSK                      0xf0
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_PERIPHID1_JEP106_BITS3TO0_SHFT                       0x4
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_PERIPHID1_PART_NUMBER_BITS11TO8_BMSK                 0xf
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_PERIPHID1_PART_NUMBER_BITS11TO8_SHFT                 0x0

#define HWIO_CPU_EVENTS_W1_ETB1_TMC_PERIPHID2_ADDR                                (CPU_EVENTS_W1_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000fe8)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_PERIPHID2_RMSK                                      0xff
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_PERIPHID2_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB1_TMC_PERIPHID2_ADDR, HWIO_CPU_EVENTS_W1_ETB1_TMC_PERIPHID2_RMSK)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_PERIPHID2_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB1_TMC_PERIPHID2_ADDR, m)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_PERIPHID2_REVISION_BMSK                             0xf0
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_PERIPHID2_REVISION_SHFT                              0x4
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_PERIPHID2_JEDEC_BMSK                                 0x8
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_PERIPHID2_JEDEC_SHFT                                 0x3
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_PERIPHID2_JEP106_BITS6TO4_BMSK                       0x7
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_PERIPHID2_JEP106_BITS6TO4_SHFT                       0x0

#define HWIO_CPU_EVENTS_W1_ETB1_TMC_PERIPHID3_ADDR                                (CPU_EVENTS_W1_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000fec)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_PERIPHID3_RMSK                                      0xff
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_PERIPHID3_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB1_TMC_PERIPHID3_ADDR, HWIO_CPU_EVENTS_W1_ETB1_TMC_PERIPHID3_RMSK)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_PERIPHID3_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB1_TMC_PERIPHID3_ADDR, m)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_PERIPHID3_REVAND_BMSK                               0xf0
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_PERIPHID3_REVAND_SHFT                                0x4
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_PERIPHID3_CUSTOMER_MODIFIED_BMSK                     0xf
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_PERIPHID3_CUSTOMER_MODIFIED_SHFT                     0x0

#define HWIO_CPU_EVENTS_W1_ETB1_TMC_PERIPHID4_ADDR                                (CPU_EVENTS_W1_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000fd0)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_PERIPHID4_RMSK                                      0xff
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_PERIPHID4_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB1_TMC_PERIPHID4_ADDR, HWIO_CPU_EVENTS_W1_ETB1_TMC_PERIPHID4_RMSK)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_PERIPHID4_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB1_TMC_PERIPHID4_ADDR, m)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_PERIPHID4_FOURKB_COUNT_BMSK                         0xf0
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_PERIPHID4_FOURKB_COUNT_SHFT                          0x4
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_PERIPHID4_JEP106_CONT_BMSK                           0xf
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_PERIPHID4_JEP106_CONT_SHFT                           0x0

#define HWIO_CPU_EVENTS_W1_ETB1_TMC_PERIPHID5_ADDR                                (CPU_EVENTS_W1_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000fd4)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_PERIPHID5_RMSK                                0xffffffff
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_PERIPHID5_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB1_TMC_PERIPHID5_ADDR, HWIO_CPU_EVENTS_W1_ETB1_TMC_PERIPHID5_RMSK)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_PERIPHID5_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB1_TMC_PERIPHID5_ADDR, m)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_PERIPHID5_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_W1_ETB1_TMC_PERIPHID5_ADDR,v)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_PERIPHID5_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CPU_EVENTS_W1_ETB1_TMC_PERIPHID5_ADDR,m,v,HWIO_CPU_EVENTS_W1_ETB1_TMC_PERIPHID5_IN)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_PERIPHID5_PERIPHID5_BMSK                      0xffffffff
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_PERIPHID5_PERIPHID5_SHFT                             0x0

#define HWIO_CPU_EVENTS_W1_ETB1_TMC_PERIPHID6_ADDR                                (CPU_EVENTS_W1_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000fd8)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_PERIPHID6_RMSK                                0xffffffff
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_PERIPHID6_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB1_TMC_PERIPHID6_ADDR, HWIO_CPU_EVENTS_W1_ETB1_TMC_PERIPHID6_RMSK)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_PERIPHID6_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB1_TMC_PERIPHID6_ADDR, m)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_PERIPHID6_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_W1_ETB1_TMC_PERIPHID6_ADDR,v)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_PERIPHID6_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CPU_EVENTS_W1_ETB1_TMC_PERIPHID6_ADDR,m,v,HWIO_CPU_EVENTS_W1_ETB1_TMC_PERIPHID6_IN)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_PERIPHID6_PERIPHID6_BMSK                      0xffffffff
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_PERIPHID6_PERIPHID6_SHFT                             0x0

#define HWIO_CPU_EVENTS_W1_ETB1_TMC_PERIPHID7_ADDR                                (CPU_EVENTS_W1_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000fdc)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_PERIPHID7_RMSK                                0xffffffff
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_PERIPHID7_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB1_TMC_PERIPHID7_ADDR, HWIO_CPU_EVENTS_W1_ETB1_TMC_PERIPHID7_RMSK)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_PERIPHID7_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB1_TMC_PERIPHID7_ADDR, m)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_PERIPHID7_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_W1_ETB1_TMC_PERIPHID7_ADDR,v)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_PERIPHID7_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CPU_EVENTS_W1_ETB1_TMC_PERIPHID7_ADDR,m,v,HWIO_CPU_EVENTS_W1_ETB1_TMC_PERIPHID7_IN)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_PERIPHID7_PERIPHID7_BMSK                      0xffffffff
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_PERIPHID7_PERIPHID7_SHFT                             0x0

#define HWIO_CPU_EVENTS_W1_ETB1_TMC_COMPID0_ADDR                                  (CPU_EVENTS_W1_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000ff0)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_COMPID0_RMSK                                        0xff
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_COMPID0_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB1_TMC_COMPID0_ADDR, HWIO_CPU_EVENTS_W1_ETB1_TMC_COMPID0_RMSK)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_COMPID0_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB1_TMC_COMPID0_ADDR, m)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_COMPID0_PREAMBLE_BMSK                               0xff
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_COMPID0_PREAMBLE_SHFT                                0x0

#define HWIO_CPU_EVENTS_W1_ETB1_TMC_COMPID1_ADDR                                  (CPU_EVENTS_W1_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000ff4)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_COMPID1_RMSK                                        0xff
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_COMPID1_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB1_TMC_COMPID1_ADDR, HWIO_CPU_EVENTS_W1_ETB1_TMC_COMPID1_RMSK)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_COMPID1_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB1_TMC_COMPID1_ADDR, m)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_COMPID1_CLASS_BMSK                                  0xf0
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_COMPID1_CLASS_SHFT                                   0x4
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_COMPID1_PREAMBLE_BMSK                                0xf
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_COMPID1_PREAMBLE_SHFT                                0x0

#define HWIO_CPU_EVENTS_W1_ETB1_TMC_COMPID2_ADDR                                  (CPU_EVENTS_W1_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000ff8)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_COMPID2_RMSK                                        0xff
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_COMPID2_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB1_TMC_COMPID2_ADDR, HWIO_CPU_EVENTS_W1_ETB1_TMC_COMPID2_RMSK)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_COMPID2_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB1_TMC_COMPID2_ADDR, m)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_COMPID2_PREAMBLE_BMSK                               0xff
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_COMPID2_PREAMBLE_SHFT                                0x0

#define HWIO_CPU_EVENTS_W1_ETB1_TMC_COMPID3_ADDR                                  (CPU_EVENTS_W1_ETB1_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000ffc)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_COMPID3_RMSK                                        0xff
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_COMPID3_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB1_TMC_COMPID3_ADDR, HWIO_CPU_EVENTS_W1_ETB1_TMC_COMPID3_RMSK)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_COMPID3_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB1_TMC_COMPID3_ADDR, m)
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_COMPID3_PREAMBLE_BMSK                               0xff
#define HWIO_CPU_EVENTS_W1_ETB1_TMC_COMPID3_PREAMBLE_SHFT                                0x0

/*----------------------------------------------------------------------------
 * MODULE: CPU_EVENTS_W1_ETB2_TMC_CXTMC_F128W64K
 *--------------------------------------------------------------------------*/

#define CPU_EVENTS_W1_ETB2_TMC_CXTMC_F128W64K_REG_BASE                            (QDSS_AMBERWING_BASE      + 0x034d0000)

#define HWIO_CPU_EVENTS_W1_ETB2_TMC_RSZ_ADDR                                      (CPU_EVENTS_W1_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000004)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_RSZ_RMSK                                      0x7fffffff
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_RSZ_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB2_TMC_RSZ_ADDR, HWIO_CPU_EVENTS_W1_ETB2_TMC_RSZ_RMSK)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_RSZ_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB2_TMC_RSZ_ADDR, m)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_RSZ_RSZ_BMSK                                  0x7fffffff
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_RSZ_RSZ_SHFT                                         0x0

#define HWIO_CPU_EVENTS_W1_ETB2_TMC_STS_ADDR                                      (CPU_EVENTS_W1_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x0000000c)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_STS_RMSK                                            0x1f
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_STS_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB2_TMC_STS_ADDR, HWIO_CPU_EVENTS_W1_ETB2_TMC_STS_RMSK)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_STS_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB2_TMC_STS_ADDR, m)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_STS_EMPTY_BMSK                                      0x10
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_STS_EMPTY_SHFT                                       0x4
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_STS_FTEMPTY_BMSK                                     0x8
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_STS_FTEMPTY_SHFT                                     0x3
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_STS_TMCREADY_BMSK                                    0x4
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_STS_TMCREADY_SHFT                                    0x2
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_STS_TRIGGERED_BMSK                                   0x2
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_STS_TRIGGERED_SHFT                                   0x1
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_STS_FULL_BMSK                                        0x1
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_STS_FULL_SHFT                                        0x0

#define HWIO_CPU_EVENTS_W1_ETB2_TMC_RRD_ADDR                                      (CPU_EVENTS_W1_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000010)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_RRD_RMSK                                      0xffffffff
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_RRD_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB2_TMC_RRD_ADDR, HWIO_CPU_EVENTS_W1_ETB2_TMC_RRD_RMSK)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_RRD_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB2_TMC_RRD_ADDR, m)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_RRD_RRD_BMSK                                  0xffffffff
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_RRD_RRD_SHFT                                         0x0

#define HWIO_CPU_EVENTS_W1_ETB2_TMC_RRP_ADDR                                      (CPU_EVENTS_W1_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000014)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_RRP_RMSK                                          0xffff
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_RRP_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB2_TMC_RRP_ADDR, HWIO_CPU_EVENTS_W1_ETB2_TMC_RRP_RMSK)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_RRP_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB2_TMC_RRP_ADDR, m)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_RRP_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_W1_ETB2_TMC_RRP_ADDR,v)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_RRP_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CPU_EVENTS_W1_ETB2_TMC_RRP_ADDR,m,v,HWIO_CPU_EVENTS_W1_ETB2_TMC_RRP_IN)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_RRP_RRP_BMSK                                      0xffff
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_RRP_RRP_SHFT                                         0x0

#define HWIO_CPU_EVENTS_W1_ETB2_TMC_RWP_ADDR                                      (CPU_EVENTS_W1_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000018)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_RWP_RMSK                                          0xffff
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_RWP_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB2_TMC_RWP_ADDR, HWIO_CPU_EVENTS_W1_ETB2_TMC_RWP_RMSK)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_RWP_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB2_TMC_RWP_ADDR, m)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_RWP_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_W1_ETB2_TMC_RWP_ADDR,v)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_RWP_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CPU_EVENTS_W1_ETB2_TMC_RWP_ADDR,m,v,HWIO_CPU_EVENTS_W1_ETB2_TMC_RWP_IN)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_RWP_RWP_BMSK                                      0xffff
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_RWP_RWP_SHFT                                         0x0

#define HWIO_CPU_EVENTS_W1_ETB2_TMC_TRG_ADDR                                      (CPU_EVENTS_W1_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x0000001c)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_TRG_RMSK                                          0x3fff
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_TRG_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB2_TMC_TRG_ADDR, HWIO_CPU_EVENTS_W1_ETB2_TMC_TRG_RMSK)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_TRG_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB2_TMC_TRG_ADDR, m)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_TRG_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_W1_ETB2_TMC_TRG_ADDR,v)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_TRG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CPU_EVENTS_W1_ETB2_TMC_TRG_ADDR,m,v,HWIO_CPU_EVENTS_W1_ETB2_TMC_TRG_IN)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_TRG_TRG_BMSK                                      0x3fff
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_TRG_TRG_SHFT                                         0x0

#define HWIO_CPU_EVENTS_W1_ETB2_TMC_CTL_ADDR                                      (CPU_EVENTS_W1_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000020)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_CTL_RMSK                                             0x1
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_CTL_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB2_TMC_CTL_ADDR, HWIO_CPU_EVENTS_W1_ETB2_TMC_CTL_RMSK)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_CTL_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB2_TMC_CTL_ADDR, m)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_CTL_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_W1_ETB2_TMC_CTL_ADDR,v)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CPU_EVENTS_W1_ETB2_TMC_CTL_ADDR,m,v,HWIO_CPU_EVENTS_W1_ETB2_TMC_CTL_IN)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_CTL_TRACECAPTEN_BMSK                                 0x1
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_CTL_TRACECAPTEN_SHFT                                 0x0

#define HWIO_CPU_EVENTS_W1_ETB2_TMC_RWD_ADDR                                      (CPU_EVENTS_W1_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000024)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_RWD_RMSK                                      0xffffffff
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_RWD_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_W1_ETB2_TMC_RWD_ADDR,v)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_RWD_RWD_BMSK                                  0xffffffff
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_RWD_RWD_SHFT                                         0x0

#define HWIO_CPU_EVENTS_W1_ETB2_TMC_MODE_ADDR                                     (CPU_EVENTS_W1_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000028)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_MODE_RMSK                                            0x3
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_MODE_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB2_TMC_MODE_ADDR, HWIO_CPU_EVENTS_W1_ETB2_TMC_MODE_RMSK)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_MODE_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB2_TMC_MODE_ADDR, m)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_MODE_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_W1_ETB2_TMC_MODE_ADDR,v)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CPU_EVENTS_W1_ETB2_TMC_MODE_ADDR,m,v,HWIO_CPU_EVENTS_W1_ETB2_TMC_MODE_IN)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_MODE_MODE_BMSK                                       0x3
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_MODE_MODE_SHFT                                       0x0

#define HWIO_CPU_EVENTS_W1_ETB2_TMC_LBUFLEVEL_ADDR                                (CPU_EVENTS_W1_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x0000002c)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_LBUFLEVEL_RMSK                                    0x7fff
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_LBUFLEVEL_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB2_TMC_LBUFLEVEL_ADDR, HWIO_CPU_EVENTS_W1_ETB2_TMC_LBUFLEVEL_RMSK)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_LBUFLEVEL_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB2_TMC_LBUFLEVEL_ADDR, m)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_LBUFLEVEL_LBUFLEVEL_BMSK                          0x7fff
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_LBUFLEVEL_LBUFLEVEL_SHFT                             0x0

#define HWIO_CPU_EVENTS_W1_ETB2_TMC_CBUFLEVEL_ADDR                                (CPU_EVENTS_W1_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000030)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_CBUFLEVEL_RMSK                                    0x7fff
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_CBUFLEVEL_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB2_TMC_CBUFLEVEL_ADDR, HWIO_CPU_EVENTS_W1_ETB2_TMC_CBUFLEVEL_RMSK)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_CBUFLEVEL_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB2_TMC_CBUFLEVEL_ADDR, m)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_CBUFLEVEL_CBUFLEVEL_BMSK                          0x7fff
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_CBUFLEVEL_CBUFLEVEL_SHFT                             0x0

#define HWIO_CPU_EVENTS_W1_ETB2_TMC_BUFWM_ADDR                                    (CPU_EVENTS_W1_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000034)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_BUFWM_RMSK                                        0x3fff
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_BUFWM_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB2_TMC_BUFWM_ADDR, HWIO_CPU_EVENTS_W1_ETB2_TMC_BUFWM_RMSK)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_BUFWM_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB2_TMC_BUFWM_ADDR, m)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_BUFWM_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_W1_ETB2_TMC_BUFWM_ADDR,v)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_BUFWM_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CPU_EVENTS_W1_ETB2_TMC_BUFWM_ADDR,m,v,HWIO_CPU_EVENTS_W1_ETB2_TMC_BUFWM_IN)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_BUFWM_BUFWM_BMSK                                  0x3fff
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_BUFWM_BUFWM_SHFT                                     0x0

#define HWIO_CPU_EVENTS_W1_ETB2_TMC_FFSR_ADDR                                     (CPU_EVENTS_W1_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000300)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_FFSR_RMSK                                            0x3
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_FFSR_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB2_TMC_FFSR_ADDR, HWIO_CPU_EVENTS_W1_ETB2_TMC_FFSR_RMSK)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_FFSR_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB2_TMC_FFSR_ADDR, m)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_FFSR_FTSTOPPED_BMSK                                  0x2
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_FFSR_FTSTOPPED_SHFT                                  0x1
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_FFSR_FLINPROG_BMSK                                   0x1
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_FFSR_FLINPROG_SHFT                                   0x0

#define HWIO_CPU_EVENTS_W1_ETB2_TMC_FFCR_ADDR                                     (CPU_EVENTS_W1_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000304)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_FFCR_RMSK                                         0x7773
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_FFCR_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB2_TMC_FFCR_ADDR, HWIO_CPU_EVENTS_W1_ETB2_TMC_FFCR_RMSK)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_FFCR_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB2_TMC_FFCR_ADDR, m)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_FFCR_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_W1_ETB2_TMC_FFCR_ADDR,v)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_FFCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CPU_EVENTS_W1_ETB2_TMC_FFCR_ADDR,m,v,HWIO_CPU_EVENTS_W1_ETB2_TMC_FFCR_IN)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_FFCR_DRAINBUFFER_BMSK                             0x4000
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_FFCR_DRAINBUFFER_SHFT                                0xe
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_FFCR_STOPONTRIGEVT_BMSK                           0x2000
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_FFCR_STOPONTRIGEVT_SHFT                              0xd
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_FFCR_STOPONFL_BMSK                                0x1000
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_FFCR_STOPONFL_SHFT                                   0xc
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_FFCR_TRIGONFL_BMSK                                 0x400
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_FFCR_TRIGONFL_SHFT                                   0xa
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_FFCR_TRIGONTRIGEVT_BMSK                            0x200
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_FFCR_TRIGONTRIGEVT_SHFT                              0x9
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_FFCR_TRIGONTRIGIN_BMSK                             0x100
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_FFCR_TRIGONTRIGIN_SHFT                               0x8
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_FFCR_FLUSHMAN_BMSK                                  0x40
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_FFCR_FLUSHMAN_SHFT                                   0x6
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_FFCR_FONTRIGEVT_BMSK                                0x20
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_FFCR_FONTRIGEVT_SHFT                                 0x5
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_FFCR_FONFLIN_BMSK                                   0x10
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_FFCR_FONFLIN_SHFT                                    0x4
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_FFCR_ENTI_BMSK                                       0x2
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_FFCR_ENTI_SHFT                                       0x1
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_FFCR_ENFT_BMSK                                       0x1
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_FFCR_ENFT_SHFT                                       0x0

#define HWIO_CPU_EVENTS_W1_ETB2_TMC_PSCR_ADDR                                     (CPU_EVENTS_W1_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000308)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_PSCR_RMSK                                           0x1f
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_PSCR_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB2_TMC_PSCR_ADDR, HWIO_CPU_EVENTS_W1_ETB2_TMC_PSCR_RMSK)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_PSCR_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB2_TMC_PSCR_ADDR, m)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_PSCR_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_W1_ETB2_TMC_PSCR_ADDR,v)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_PSCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CPU_EVENTS_W1_ETB2_TMC_PSCR_ADDR,m,v,HWIO_CPU_EVENTS_W1_ETB2_TMC_PSCR_IN)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_PSCR_PSCOUNT_BMSK                                   0x1f
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_PSCR_PSCOUNT_SHFT                                    0x0

#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBMDATA0_ADDR                              (CPU_EVENTS_W1_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000ed0)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBMDATA0_RMSK                                 0x1ffff
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBMDATA0_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBMDATA0_ADDR,v)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBMDATA0_ATDATAMBIT127_BMSK                   0x10000
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBMDATA0_ATDATAMBIT127_SHFT                      0x10
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBMDATA0_ATDATAMBIT119_BMSK                    0x8000
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBMDATA0_ATDATAMBIT119_SHFT                       0xf
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBMDATA0_ATDATAMBIT111_BMSK                    0x4000
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBMDATA0_ATDATAMBIT111_SHFT                       0xe
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBMDATA0_ATDATAMBIT103_BMSK                    0x2000
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBMDATA0_ATDATAMBIT103_SHFT                       0xd
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBMDATA0_ATDATAMBIT95_BMSK                     0x1000
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBMDATA0_ATDATAMBIT95_SHFT                        0xc
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBMDATA0_ATDATAMBIT87_BMSK                      0x800
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBMDATA0_ATDATAMBIT87_SHFT                        0xb
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBMDATA0_ATDATAMBIT79_BMSK                      0x400
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBMDATA0_ATDATAMBIT79_SHFT                        0xa
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBMDATA0_ATDATAMBIT71_BMSK                      0x200
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBMDATA0_ATDATAMBIT71_SHFT                        0x9
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBMDATA0_ATDATAMBIT63_BMSK                      0x100
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBMDATA0_ATDATAMBIT63_SHFT                        0x8
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBMDATA0_ATDATAMBIT55_BMSK                       0x80
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBMDATA0_ATDATAMBIT55_SHFT                        0x7
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBMDATA0_ATDATAMBIT47_BMSK                       0x40
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBMDATA0_ATDATAMBIT47_SHFT                        0x6
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBMDATA0_ATDATAMBIT39_BMSK                       0x20
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBMDATA0_ATDATAMBIT39_SHFT                        0x5
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBMDATA0_ATDATAMBIT31_BMSK                       0x10
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBMDATA0_ATDATAMBIT31_SHFT                        0x4
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBMDATA0_ATDATAMBIT23_BMSK                        0x8
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBMDATA0_ATDATAMBIT23_SHFT                        0x3
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBMDATA0_ATDATAMBIT15_BMSK                        0x4
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBMDATA0_ATDATAMBIT15_SHFT                        0x2
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBMDATA0_ATDATAMBIT7_BMSK                         0x2
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBMDATA0_ATDATAMBIT7_SHFT                         0x1
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBMDATA0_ATDATAMBIT0_BMSK                         0x1
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBMDATA0_ATDATAMBIT0_SHFT                         0x0

#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBMCTR2_ADDR                               (CPU_EVENTS_W1_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000ed4)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBMCTR2_RMSK                                      0x7
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBMCTR2_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBMCTR2_ADDR, HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBMCTR2_RMSK)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBMCTR2_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBMCTR2_ADDR, m)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBMCTR2_SYNCREQM_BMSK                             0x4
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBMCTR2_SYNCREQM_SHFT                             0x2
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBMCTR2_AFVALIDM_BMSK                             0x2
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBMCTR2_AFVALIDM_SHFT                             0x1
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBMCTR2_ATREADYM_BMSK                             0x1
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBMCTR2_ATREADYM_SHFT                             0x0

#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBMCTR1_ADDR                               (CPU_EVENTS_W1_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000ed8)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBMCTR1_RMSK                                     0x7f
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBMCTR1_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBMCTR1_ADDR,v)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBMCTR1_ATIDM_BMSK                               0x7f
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBMCTR1_ATIDM_SHFT                                0x0

#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBMCTR0_ADDR                               (CPU_EVENTS_W1_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000edc)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBMCTR0_RMSK                                    0xf03
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBMCTR0_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBMCTR0_ADDR,v)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBMCTR0_ATBYTESM_BMSK                           0xf00
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBMCTR0_ATBYTESM_SHFT                             0x8
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBMCTR0_AFREADYM_BMSK                             0x2
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBMCTR0_AFREADYM_SHFT                             0x1
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBMCTR0_ATVALIDM_BMSK                             0x1
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBMCTR0_ATVALIDM_SHFT                             0x0

#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITMISCOP0_ADDR                                (CPU_EVENTS_W1_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000ee0)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITMISCOP0_RMSK                                       0x3
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITMISCOP0_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_W1_ETB2_TMC_ITMISCOP0_ADDR,v)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITMISCOP0_FULL_BMSK                                  0x2
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITMISCOP0_FULL_SHFT                                  0x1
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITMISCOP0_ACQCOMP_BMSK                               0x1
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITMISCOP0_ACQCOMP_SHFT                               0x0

#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITTRFLIN_ADDR                                 (CPU_EVENTS_W1_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000ee8)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITTRFLIN_RMSK                                        0x3
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITTRFLIN_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB2_TMC_ITTRFLIN_ADDR, HWIO_CPU_EVENTS_W1_ETB2_TMC_ITTRFLIN_RMSK)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITTRFLIN_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB2_TMC_ITTRFLIN_ADDR, m)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITTRFLIN_FLUSHIN_BMSK                                0x2
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITTRFLIN_FLUSHIN_SHFT                                0x1
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITTRFLIN_TRIGIN_BMSK                                 0x1
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITTRFLIN_TRIGIN_SHFT                                 0x0

#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBDATA0_ADDR                               (CPU_EVENTS_W1_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000eec)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBDATA0_RMSK                                  0x1ffff
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBDATA0_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBDATA0_ADDR, HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBDATA0_RMSK)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBDATA0_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBDATA0_ADDR, m)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBDATA0_ATDATASBIT127_BMSK                    0x10000
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBDATA0_ATDATASBIT127_SHFT                       0x10
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBDATA0_ATDATASBIT119_BMSK                     0x8000
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBDATA0_ATDATASBIT119_SHFT                        0xf
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBDATA0_ATDATASBIT111_BMSK                     0x4000
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBDATA0_ATDATASBIT111_SHFT                        0xe
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBDATA0_ATDATASBIT103_BMSK                     0x2000
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBDATA0_ATDATASBIT103_SHFT                        0xd
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBDATA0_ATDATASBIT95_BMSK                      0x1000
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBDATA0_ATDATASBIT95_SHFT                         0xc
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBDATA0_ATDATASBIT87_BMSK                       0x800
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBDATA0_ATDATASBIT87_SHFT                         0xb
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBDATA0_ATDATASBIT79_BMSK                       0x400
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBDATA0_ATDATASBIT79_SHFT                         0xa
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBDATA0_ATDATASBIT71_BMSK                       0x200
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBDATA0_ATDATASBIT71_SHFT                         0x9
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBDATA0_ATDATASBIT63_BMSK                       0x100
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBDATA0_ATDATASBIT63_SHFT                         0x8
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBDATA0_ATDATASBIT55_BMSK                        0x80
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBDATA0_ATDATASBIT55_SHFT                         0x7
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBDATA0_ATDATASBIT47_BMSK                        0x40
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBDATA0_ATDATASBIT47_SHFT                         0x6
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBDATA0_ATDATASBIT39_BMSK                        0x20
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBDATA0_ATDATASBIT39_SHFT                         0x5
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBDATA0_ATDATASBIT31_BMSK                        0x10
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBDATA0_ATDATASBIT31_SHFT                         0x4
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBDATA0_ATDATASBIT23_BMSK                         0x8
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBDATA0_ATDATASBIT23_SHFT                         0x3
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBDATA0_ATDATASBIT15_BMSK                         0x4
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBDATA0_ATDATASBIT15_SHFT                         0x2
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBDATA0_ATDATASBIT7_BMSK                          0x2
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBDATA0_ATDATASBIT7_SHFT                          0x1
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBDATA0_ATDATASBIT0_BMSK                          0x1
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBDATA0_ATDATASBIT0_SHFT                          0x0

#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBCTR2_ADDR                                (CPU_EVENTS_W1_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000ef0)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBCTR2_RMSK                                       0x7
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBCTR2_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBCTR2_ADDR,v)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBCTR2_SYNCREQS_BMSK                              0x4
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBCTR2_SYNCREQS_SHFT                              0x2
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBCTR2_AFVALIDS_BMSK                              0x2
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBCTR2_AFVALIDS_SHFT                              0x1
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBCTR2_ATREADYS_BMSK                              0x1
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBCTR2_ATREADYS_SHFT                              0x0

#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBCTR1_ADDR                                (CPU_EVENTS_W1_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000ef4)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBCTR1_RMSK                                      0x7f
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBCTR1_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBCTR1_ADDR, HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBCTR1_RMSK)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBCTR1_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBCTR1_ADDR, m)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBCTR1_ATIDS_BMSK                                0x7f
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBCTR1_ATIDS_SHFT                                 0x0

#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBCTR0_ADDR                                (CPU_EVENTS_W1_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000ef8)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBCTR0_RMSK                                     0xf03
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBCTR0_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBCTR0_ADDR, HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBCTR0_RMSK)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBCTR0_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBCTR0_ADDR, m)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBCTR0_ATBYTESS_BMSK                            0xf00
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBCTR0_ATBYTESS_SHFT                              0x8
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBCTR0_AFREADYS_BMSK                              0x2
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBCTR0_AFREADYS_SHFT                              0x1
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBCTR0_ATVALIDS_BMSK                              0x1
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITATBCTR0_ATVALIDS_SHFT                              0x0

#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITCTRL_ADDR                                   (CPU_EVENTS_W1_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000f00)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITCTRL_RMSK                                          0x1
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITCTRL_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB2_TMC_ITCTRL_ADDR, HWIO_CPU_EVENTS_W1_ETB2_TMC_ITCTRL_RMSK)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITCTRL_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB2_TMC_ITCTRL_ADDR, m)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITCTRL_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_W1_ETB2_TMC_ITCTRL_ADDR,v)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITCTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CPU_EVENTS_W1_ETB2_TMC_ITCTRL_ADDR,m,v,HWIO_CPU_EVENTS_W1_ETB2_TMC_ITCTRL_IN)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITCTRL_INTEGRATION_MODE_BMSK                         0x1
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_ITCTRL_INTEGRATION_MODE_SHFT                         0x0

#define HWIO_CPU_EVENTS_W1_ETB2_TMC_CLAIMSET_ADDR                                 (CPU_EVENTS_W1_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000fa0)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_CLAIMSET_RMSK                                        0xf
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_CLAIMSET_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB2_TMC_CLAIMSET_ADDR, HWIO_CPU_EVENTS_W1_ETB2_TMC_CLAIMSET_RMSK)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_CLAIMSET_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB2_TMC_CLAIMSET_ADDR, m)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_CLAIMSET_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_W1_ETB2_TMC_CLAIMSET_ADDR,v)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_CLAIMSET_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CPU_EVENTS_W1_ETB2_TMC_CLAIMSET_ADDR,m,v,HWIO_CPU_EVENTS_W1_ETB2_TMC_CLAIMSET_IN)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_CLAIMSET_CLAIMSET_BMSK                               0xf
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_CLAIMSET_CLAIMSET_SHFT                               0x0

#define HWIO_CPU_EVENTS_W1_ETB2_TMC_CLAIMCLR_ADDR                                 (CPU_EVENTS_W1_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000fa4)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_CLAIMCLR_RMSK                                        0xf
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_CLAIMCLR_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB2_TMC_CLAIMCLR_ADDR, HWIO_CPU_EVENTS_W1_ETB2_TMC_CLAIMCLR_RMSK)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_CLAIMCLR_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB2_TMC_CLAIMCLR_ADDR, m)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_CLAIMCLR_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_W1_ETB2_TMC_CLAIMCLR_ADDR,v)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_CLAIMCLR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CPU_EVENTS_W1_ETB2_TMC_CLAIMCLR_ADDR,m,v,HWIO_CPU_EVENTS_W1_ETB2_TMC_CLAIMCLR_IN)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_CLAIMCLR_CLAIMCLR_BMSK                               0xf
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_CLAIMCLR_CLAIMCLR_SHFT                               0x0

#define HWIO_CPU_EVENTS_W1_ETB2_TMC_LAR_ADDR                                      (CPU_EVENTS_W1_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000fb0)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_LAR_RMSK                                      0xffffffff
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_LAR_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_W1_ETB2_TMC_LAR_ADDR,v)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_LAR_ACCESS_W_BMSK                             0xffffffff
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_LAR_ACCESS_W_SHFT                                    0x0

#define HWIO_CPU_EVENTS_W1_ETB2_TMC_LSR_ADDR                                      (CPU_EVENTS_W1_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000fb4)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_LSR_RMSK                                             0x7
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_LSR_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB2_TMC_LSR_ADDR, HWIO_CPU_EVENTS_W1_ETB2_TMC_LSR_RMSK)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_LSR_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB2_TMC_LSR_ADDR, m)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_LSR_LOCKTYPE_BMSK                                    0x4
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_LSR_LOCKTYPE_SHFT                                    0x2
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_LSR_LOCKGRANT_BMSK                                   0x2
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_LSR_LOCKGRANT_SHFT                                   0x1
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_LSR_LOCKEXIST_BMSK                                   0x1
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_LSR_LOCKEXIST_SHFT                                   0x0

#define HWIO_CPU_EVENTS_W1_ETB2_TMC_AUTHSTATUS_ADDR                               (CPU_EVENTS_W1_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000fb8)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_AUTHSTATUS_RMSK                                     0xff
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_AUTHSTATUS_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB2_TMC_AUTHSTATUS_ADDR, HWIO_CPU_EVENTS_W1_ETB2_TMC_AUTHSTATUS_RMSK)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_AUTHSTATUS_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB2_TMC_AUTHSTATUS_ADDR, m)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_AUTHSTATUS_SNID_BMSK                                0xc0
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_AUTHSTATUS_SNID_SHFT                                 0x6
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_AUTHSTATUS_SID_BMSK                                 0x30
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_AUTHSTATUS_SID_SHFT                                  0x4
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_AUTHSTATUS_NSNID_BMSK                                0xc
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_AUTHSTATUS_NSNID_SHFT                                0x2
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_AUTHSTATUS_NSID_BMSK                                 0x3
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_AUTHSTATUS_NSID_SHFT                                 0x0

#define HWIO_CPU_EVENTS_W1_ETB2_TMC_DEVID_ADDR                                    (CPU_EVENTS_W1_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000fc8)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_DEVID_RMSK                                         0x7ff
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_DEVID_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB2_TMC_DEVID_ADDR, HWIO_CPU_EVENTS_W1_ETB2_TMC_DEVID_RMSK)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_DEVID_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB2_TMC_DEVID_ADDR, m)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_DEVID_MEMWIDTH_BMSK                                0x700
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_DEVID_MEMWIDTH_SHFT                                  0x8
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_DEVID_CONFIGTYPE_BMSK                               0xc0
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_DEVID_CONFIGTYPE_SHFT                                0x6
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_DEVID_CLKSCHEME_BMSK                                0x20
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_DEVID_CLKSCHEME_SHFT                                 0x5
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_DEVID_ATBINPORTCOUNT_BMSK                           0x1f
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_DEVID_ATBINPORTCOUNT_SHFT                            0x0

#define HWIO_CPU_EVENTS_W1_ETB2_TMC_DEVTYPE_ADDR                                  (CPU_EVENTS_W1_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000fcc)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_DEVTYPE_RMSK                                        0xff
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_DEVTYPE_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB2_TMC_DEVTYPE_ADDR, HWIO_CPU_EVENTS_W1_ETB2_TMC_DEVTYPE_RMSK)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_DEVTYPE_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB2_TMC_DEVTYPE_ADDR, m)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_DEVTYPE_SUB_TYPE_BMSK                               0xf0
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_DEVTYPE_SUB_TYPE_SHFT                                0x4
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_DEVTYPE_MAJOR_TYPE_BMSK                              0xf
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_DEVTYPE_MAJOR_TYPE_SHFT                              0x0

#define HWIO_CPU_EVENTS_W1_ETB2_TMC_PERIPHID0_ADDR                                (CPU_EVENTS_W1_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000fe0)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_PERIPHID0_RMSK                                      0xff
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_PERIPHID0_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB2_TMC_PERIPHID0_ADDR, HWIO_CPU_EVENTS_W1_ETB2_TMC_PERIPHID0_RMSK)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_PERIPHID0_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB2_TMC_PERIPHID0_ADDR, m)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_PERIPHID0_PART_NUMBER_BITS7TO0_BMSK                 0xff
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_PERIPHID0_PART_NUMBER_BITS7TO0_SHFT                  0x0

#define HWIO_CPU_EVENTS_W1_ETB2_TMC_PERIPHID1_ADDR                                (CPU_EVENTS_W1_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000fe4)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_PERIPHID1_RMSK                                      0xff
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_PERIPHID1_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB2_TMC_PERIPHID1_ADDR, HWIO_CPU_EVENTS_W1_ETB2_TMC_PERIPHID1_RMSK)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_PERIPHID1_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB2_TMC_PERIPHID1_ADDR, m)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_PERIPHID1_JEP106_BITS3TO0_BMSK                      0xf0
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_PERIPHID1_JEP106_BITS3TO0_SHFT                       0x4
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_PERIPHID1_PART_NUMBER_BITS11TO8_BMSK                 0xf
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_PERIPHID1_PART_NUMBER_BITS11TO8_SHFT                 0x0

#define HWIO_CPU_EVENTS_W1_ETB2_TMC_PERIPHID2_ADDR                                (CPU_EVENTS_W1_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000fe8)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_PERIPHID2_RMSK                                      0xff
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_PERIPHID2_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB2_TMC_PERIPHID2_ADDR, HWIO_CPU_EVENTS_W1_ETB2_TMC_PERIPHID2_RMSK)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_PERIPHID2_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB2_TMC_PERIPHID2_ADDR, m)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_PERIPHID2_REVISION_BMSK                             0xf0
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_PERIPHID2_REVISION_SHFT                              0x4
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_PERIPHID2_JEDEC_BMSK                                 0x8
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_PERIPHID2_JEDEC_SHFT                                 0x3
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_PERIPHID2_JEP106_BITS6TO4_BMSK                       0x7
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_PERIPHID2_JEP106_BITS6TO4_SHFT                       0x0

#define HWIO_CPU_EVENTS_W1_ETB2_TMC_PERIPHID3_ADDR                                (CPU_EVENTS_W1_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000fec)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_PERIPHID3_RMSK                                      0xff
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_PERIPHID3_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB2_TMC_PERIPHID3_ADDR, HWIO_CPU_EVENTS_W1_ETB2_TMC_PERIPHID3_RMSK)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_PERIPHID3_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB2_TMC_PERIPHID3_ADDR, m)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_PERIPHID3_REVAND_BMSK                               0xf0
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_PERIPHID3_REVAND_SHFT                                0x4
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_PERIPHID3_CUSTOMER_MODIFIED_BMSK                     0xf
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_PERIPHID3_CUSTOMER_MODIFIED_SHFT                     0x0

#define HWIO_CPU_EVENTS_W1_ETB2_TMC_PERIPHID4_ADDR                                (CPU_EVENTS_W1_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000fd0)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_PERIPHID4_RMSK                                      0xff
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_PERIPHID4_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB2_TMC_PERIPHID4_ADDR, HWIO_CPU_EVENTS_W1_ETB2_TMC_PERIPHID4_RMSK)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_PERIPHID4_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB2_TMC_PERIPHID4_ADDR, m)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_PERIPHID4_FOURKB_COUNT_BMSK                         0xf0
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_PERIPHID4_FOURKB_COUNT_SHFT                          0x4
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_PERIPHID4_JEP106_CONT_BMSK                           0xf
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_PERIPHID4_JEP106_CONT_SHFT                           0x0

#define HWIO_CPU_EVENTS_W1_ETB2_TMC_PERIPHID5_ADDR                                (CPU_EVENTS_W1_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000fd4)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_PERIPHID5_RMSK                                0xffffffff
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_PERIPHID5_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB2_TMC_PERIPHID5_ADDR, HWIO_CPU_EVENTS_W1_ETB2_TMC_PERIPHID5_RMSK)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_PERIPHID5_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB2_TMC_PERIPHID5_ADDR, m)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_PERIPHID5_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_W1_ETB2_TMC_PERIPHID5_ADDR,v)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_PERIPHID5_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CPU_EVENTS_W1_ETB2_TMC_PERIPHID5_ADDR,m,v,HWIO_CPU_EVENTS_W1_ETB2_TMC_PERIPHID5_IN)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_PERIPHID5_PERIPHID5_BMSK                      0xffffffff
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_PERIPHID5_PERIPHID5_SHFT                             0x0

#define HWIO_CPU_EVENTS_W1_ETB2_TMC_PERIPHID6_ADDR                                (CPU_EVENTS_W1_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000fd8)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_PERIPHID6_RMSK                                0xffffffff
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_PERIPHID6_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB2_TMC_PERIPHID6_ADDR, HWIO_CPU_EVENTS_W1_ETB2_TMC_PERIPHID6_RMSK)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_PERIPHID6_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB2_TMC_PERIPHID6_ADDR, m)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_PERIPHID6_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_W1_ETB2_TMC_PERIPHID6_ADDR,v)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_PERIPHID6_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CPU_EVENTS_W1_ETB2_TMC_PERIPHID6_ADDR,m,v,HWIO_CPU_EVENTS_W1_ETB2_TMC_PERIPHID6_IN)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_PERIPHID6_PERIPHID6_BMSK                      0xffffffff
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_PERIPHID6_PERIPHID6_SHFT                             0x0

#define HWIO_CPU_EVENTS_W1_ETB2_TMC_PERIPHID7_ADDR                                (CPU_EVENTS_W1_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000fdc)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_PERIPHID7_RMSK                                0xffffffff
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_PERIPHID7_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB2_TMC_PERIPHID7_ADDR, HWIO_CPU_EVENTS_W1_ETB2_TMC_PERIPHID7_RMSK)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_PERIPHID7_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB2_TMC_PERIPHID7_ADDR, m)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_PERIPHID7_OUT(v)      \
        out_dword(HWIO_CPU_EVENTS_W1_ETB2_TMC_PERIPHID7_ADDR,v)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_PERIPHID7_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CPU_EVENTS_W1_ETB2_TMC_PERIPHID7_ADDR,m,v,HWIO_CPU_EVENTS_W1_ETB2_TMC_PERIPHID7_IN)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_PERIPHID7_PERIPHID7_BMSK                      0xffffffff
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_PERIPHID7_PERIPHID7_SHFT                             0x0

#define HWIO_CPU_EVENTS_W1_ETB2_TMC_COMPID0_ADDR                                  (CPU_EVENTS_W1_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000ff0)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_COMPID0_RMSK                                        0xff
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_COMPID0_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB2_TMC_COMPID0_ADDR, HWIO_CPU_EVENTS_W1_ETB2_TMC_COMPID0_RMSK)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_COMPID0_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB2_TMC_COMPID0_ADDR, m)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_COMPID0_PREAMBLE_BMSK                               0xff
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_COMPID0_PREAMBLE_SHFT                                0x0

#define HWIO_CPU_EVENTS_W1_ETB2_TMC_COMPID1_ADDR                                  (CPU_EVENTS_W1_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000ff4)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_COMPID1_RMSK                                        0xff
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_COMPID1_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB2_TMC_COMPID1_ADDR, HWIO_CPU_EVENTS_W1_ETB2_TMC_COMPID1_RMSK)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_COMPID1_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB2_TMC_COMPID1_ADDR, m)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_COMPID1_CLASS_BMSK                                  0xf0
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_COMPID1_CLASS_SHFT                                   0x4
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_COMPID1_PREAMBLE_BMSK                                0xf
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_COMPID1_PREAMBLE_SHFT                                0x0

#define HWIO_CPU_EVENTS_W1_ETB2_TMC_COMPID2_ADDR                                  (CPU_EVENTS_W1_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000ff8)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_COMPID2_RMSK                                        0xff
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_COMPID2_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB2_TMC_COMPID2_ADDR, HWIO_CPU_EVENTS_W1_ETB2_TMC_COMPID2_RMSK)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_COMPID2_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB2_TMC_COMPID2_ADDR, m)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_COMPID2_PREAMBLE_BMSK                               0xff
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_COMPID2_PREAMBLE_SHFT                                0x0

#define HWIO_CPU_EVENTS_W1_ETB2_TMC_COMPID3_ADDR                                  (CPU_EVENTS_W1_ETB2_TMC_CXTMC_F128W64K_REG_BASE      + 0x00000ffc)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_COMPID3_RMSK                                        0xff
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_COMPID3_IN          \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB2_TMC_COMPID3_ADDR, HWIO_CPU_EVENTS_W1_ETB2_TMC_COMPID3_RMSK)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_COMPID3_INM(m)      \
        in_dword_masked(HWIO_CPU_EVENTS_W1_ETB2_TMC_COMPID3_ADDR, m)
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_COMPID3_PREAMBLE_BMSK                               0xff
#define HWIO_CPU_EVENTS_W1_ETB2_TMC_COMPID3_PREAMBLE_SHFT                                0x0

/*----------------------------------------------------------------------------
 * MODULE: ETR_ETFETB_ETFETB_CXTMC_F128W64K
 *--------------------------------------------------------------------------*/

#define ETR_ETFETB_ETFETB_CXTMC_F128W64K_REG_BASE                     (QDSS_AMBERWING_BASE      + 0x00870000)

#define HWIO_ETR_ETFETB_RSZ_ADDR                                      (ETR_ETFETB_ETFETB_CXTMC_F128W64K_REG_BASE      + 0x00000004)
#define HWIO_ETR_ETFETB_RSZ_RMSK                                      0x7fffffff
#define HWIO_ETR_ETFETB_RSZ_IN          \
        in_dword_masked(HWIO_ETR_ETFETB_RSZ_ADDR, HWIO_ETR_ETFETB_RSZ_RMSK)
#define HWIO_ETR_ETFETB_RSZ_INM(m)      \
        in_dword_masked(HWIO_ETR_ETFETB_RSZ_ADDR, m)
#define HWIO_ETR_ETFETB_RSZ_RSZ_BMSK                                  0x7fffffff
#define HWIO_ETR_ETFETB_RSZ_RSZ_SHFT                                         0x0

#define HWIO_ETR_ETFETB_STS_ADDR                                      (ETR_ETFETB_ETFETB_CXTMC_F128W64K_REG_BASE      + 0x0000000c)
#define HWIO_ETR_ETFETB_STS_RMSK                                            0x1f
#define HWIO_ETR_ETFETB_STS_IN          \
        in_dword_masked(HWIO_ETR_ETFETB_STS_ADDR, HWIO_ETR_ETFETB_STS_RMSK)
#define HWIO_ETR_ETFETB_STS_INM(m)      \
        in_dword_masked(HWIO_ETR_ETFETB_STS_ADDR, m)
#define HWIO_ETR_ETFETB_STS_EMPTY_BMSK                                      0x10
#define HWIO_ETR_ETFETB_STS_EMPTY_SHFT                                       0x4
#define HWIO_ETR_ETFETB_STS_FTEMPTY_BMSK                                     0x8
#define HWIO_ETR_ETFETB_STS_FTEMPTY_SHFT                                     0x3
#define HWIO_ETR_ETFETB_STS_TMCREADY_BMSK                                    0x4
#define HWIO_ETR_ETFETB_STS_TMCREADY_SHFT                                    0x2
#define HWIO_ETR_ETFETB_STS_TRIGGERED_BMSK                                   0x2
#define HWIO_ETR_ETFETB_STS_TRIGGERED_SHFT                                   0x1
#define HWIO_ETR_ETFETB_STS_FULL_BMSK                                        0x1
#define HWIO_ETR_ETFETB_STS_FULL_SHFT                                        0x0

#define HWIO_ETR_ETFETB_RRD_ADDR                                      (ETR_ETFETB_ETFETB_CXTMC_F128W64K_REG_BASE      + 0x00000010)
#define HWIO_ETR_ETFETB_RRD_RMSK                                      0xffffffff
#define HWIO_ETR_ETFETB_RRD_IN          \
        in_dword_masked(HWIO_ETR_ETFETB_RRD_ADDR, HWIO_ETR_ETFETB_RRD_RMSK)
#define HWIO_ETR_ETFETB_RRD_INM(m)      \
        in_dword_masked(HWIO_ETR_ETFETB_RRD_ADDR, m)
#define HWIO_ETR_ETFETB_RRD_RRD_BMSK                                  0xffffffff
#define HWIO_ETR_ETFETB_RRD_RRD_SHFT                                         0x0

#define HWIO_ETR_ETFETB_RRP_ADDR                                      (ETR_ETFETB_ETFETB_CXTMC_F128W64K_REG_BASE      + 0x00000014)
#define HWIO_ETR_ETFETB_RRP_RMSK                                          0xffff
#define HWIO_ETR_ETFETB_RRP_IN          \
        in_dword_masked(HWIO_ETR_ETFETB_RRP_ADDR, HWIO_ETR_ETFETB_RRP_RMSK)
#define HWIO_ETR_ETFETB_RRP_INM(m)      \
        in_dword_masked(HWIO_ETR_ETFETB_RRP_ADDR, m)
#define HWIO_ETR_ETFETB_RRP_OUT(v)      \
        out_dword(HWIO_ETR_ETFETB_RRP_ADDR,v)
#define HWIO_ETR_ETFETB_RRP_OUTM(m,v) \
        out_dword_masked_ns(HWIO_ETR_ETFETB_RRP_ADDR,m,v,HWIO_ETR_ETFETB_RRP_IN)
#define HWIO_ETR_ETFETB_RRP_RRP_BMSK                                      0xffff
#define HWIO_ETR_ETFETB_RRP_RRP_SHFT                                         0x0

#define HWIO_ETR_ETFETB_RWP_ADDR                                      (ETR_ETFETB_ETFETB_CXTMC_F128W64K_REG_BASE      + 0x00000018)
#define HWIO_ETR_ETFETB_RWP_RMSK                                          0xffff
#define HWIO_ETR_ETFETB_RWP_IN          \
        in_dword_masked(HWIO_ETR_ETFETB_RWP_ADDR, HWIO_ETR_ETFETB_RWP_RMSK)
#define HWIO_ETR_ETFETB_RWP_INM(m)      \
        in_dword_masked(HWIO_ETR_ETFETB_RWP_ADDR, m)
#define HWIO_ETR_ETFETB_RWP_OUT(v)      \
        out_dword(HWIO_ETR_ETFETB_RWP_ADDR,v)
#define HWIO_ETR_ETFETB_RWP_OUTM(m,v) \
        out_dword_masked_ns(HWIO_ETR_ETFETB_RWP_ADDR,m,v,HWIO_ETR_ETFETB_RWP_IN)
#define HWIO_ETR_ETFETB_RWP_RWP_BMSK                                      0xffff
#define HWIO_ETR_ETFETB_RWP_RWP_SHFT                                         0x0

#define HWIO_ETR_ETFETB_TRG_ADDR                                      (ETR_ETFETB_ETFETB_CXTMC_F128W64K_REG_BASE      + 0x0000001c)
#define HWIO_ETR_ETFETB_TRG_RMSK                                          0x3fff
#define HWIO_ETR_ETFETB_TRG_IN          \
        in_dword_masked(HWIO_ETR_ETFETB_TRG_ADDR, HWIO_ETR_ETFETB_TRG_RMSK)
#define HWIO_ETR_ETFETB_TRG_INM(m)      \
        in_dword_masked(HWIO_ETR_ETFETB_TRG_ADDR, m)
#define HWIO_ETR_ETFETB_TRG_OUT(v)      \
        out_dword(HWIO_ETR_ETFETB_TRG_ADDR,v)
#define HWIO_ETR_ETFETB_TRG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_ETR_ETFETB_TRG_ADDR,m,v,HWIO_ETR_ETFETB_TRG_IN)
#define HWIO_ETR_ETFETB_TRG_TRG_BMSK                                      0x3fff
#define HWIO_ETR_ETFETB_TRG_TRG_SHFT                                         0x0

#define HWIO_ETR_ETFETB_CTL_ADDR                                      (ETR_ETFETB_ETFETB_CXTMC_F128W64K_REG_BASE      + 0x00000020)
#define HWIO_ETR_ETFETB_CTL_RMSK                                             0x1
#define HWIO_ETR_ETFETB_CTL_IN          \
        in_dword_masked(HWIO_ETR_ETFETB_CTL_ADDR, HWIO_ETR_ETFETB_CTL_RMSK)
#define HWIO_ETR_ETFETB_CTL_INM(m)      \
        in_dword_masked(HWIO_ETR_ETFETB_CTL_ADDR, m)
#define HWIO_ETR_ETFETB_CTL_OUT(v)      \
        out_dword(HWIO_ETR_ETFETB_CTL_ADDR,v)
#define HWIO_ETR_ETFETB_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_ETR_ETFETB_CTL_ADDR,m,v,HWIO_ETR_ETFETB_CTL_IN)
#define HWIO_ETR_ETFETB_CTL_TRACECAPTEN_BMSK                                 0x1
#define HWIO_ETR_ETFETB_CTL_TRACECAPTEN_SHFT                                 0x0

#define HWIO_ETR_ETFETB_RWD_ADDR                                      (ETR_ETFETB_ETFETB_CXTMC_F128W64K_REG_BASE      + 0x00000024)
#define HWIO_ETR_ETFETB_RWD_RMSK                                      0xffffffff
#define HWIO_ETR_ETFETB_RWD_OUT(v)      \
        out_dword(HWIO_ETR_ETFETB_RWD_ADDR,v)
#define HWIO_ETR_ETFETB_RWD_RWD_BMSK                                  0xffffffff
#define HWIO_ETR_ETFETB_RWD_RWD_SHFT                                         0x0

#define HWIO_ETR_ETFETB_MODE_ADDR                                     (ETR_ETFETB_ETFETB_CXTMC_F128W64K_REG_BASE      + 0x00000028)
#define HWIO_ETR_ETFETB_MODE_RMSK                                            0x3
#define HWIO_ETR_ETFETB_MODE_IN          \
        in_dword_masked(HWIO_ETR_ETFETB_MODE_ADDR, HWIO_ETR_ETFETB_MODE_RMSK)
#define HWIO_ETR_ETFETB_MODE_INM(m)      \
        in_dword_masked(HWIO_ETR_ETFETB_MODE_ADDR, m)
#define HWIO_ETR_ETFETB_MODE_OUT(v)      \
        out_dword(HWIO_ETR_ETFETB_MODE_ADDR,v)
#define HWIO_ETR_ETFETB_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_ETR_ETFETB_MODE_ADDR,m,v,HWIO_ETR_ETFETB_MODE_IN)
#define HWIO_ETR_ETFETB_MODE_MODE_BMSK                                       0x3
#define HWIO_ETR_ETFETB_MODE_MODE_SHFT                                       0x0

#define HWIO_ETR_ETFETB_LBUFLEVEL_ADDR                                (ETR_ETFETB_ETFETB_CXTMC_F128W64K_REG_BASE      + 0x0000002c)
#define HWIO_ETR_ETFETB_LBUFLEVEL_RMSK                                    0x7fff
#define HWIO_ETR_ETFETB_LBUFLEVEL_IN          \
        in_dword_masked(HWIO_ETR_ETFETB_LBUFLEVEL_ADDR, HWIO_ETR_ETFETB_LBUFLEVEL_RMSK)
#define HWIO_ETR_ETFETB_LBUFLEVEL_INM(m)      \
        in_dword_masked(HWIO_ETR_ETFETB_LBUFLEVEL_ADDR, m)
#define HWIO_ETR_ETFETB_LBUFLEVEL_LBUFLEVEL_BMSK                          0x7fff
#define HWIO_ETR_ETFETB_LBUFLEVEL_LBUFLEVEL_SHFT                             0x0

#define HWIO_ETR_ETFETB_CBUFLEVEL_ADDR                                (ETR_ETFETB_ETFETB_CXTMC_F128W64K_REG_BASE      + 0x00000030)
#define HWIO_ETR_ETFETB_CBUFLEVEL_RMSK                                    0x7fff
#define HWIO_ETR_ETFETB_CBUFLEVEL_IN          \
        in_dword_masked(HWIO_ETR_ETFETB_CBUFLEVEL_ADDR, HWIO_ETR_ETFETB_CBUFLEVEL_RMSK)
#define HWIO_ETR_ETFETB_CBUFLEVEL_INM(m)      \
        in_dword_masked(HWIO_ETR_ETFETB_CBUFLEVEL_ADDR, m)
#define HWIO_ETR_ETFETB_CBUFLEVEL_CBUFLEVEL_BMSK                          0x7fff
#define HWIO_ETR_ETFETB_CBUFLEVEL_CBUFLEVEL_SHFT                             0x0

#define HWIO_ETR_ETFETB_BUFWM_ADDR                                    (ETR_ETFETB_ETFETB_CXTMC_F128W64K_REG_BASE      + 0x00000034)
#define HWIO_ETR_ETFETB_BUFWM_RMSK                                        0x3fff
#define HWIO_ETR_ETFETB_BUFWM_IN          \
        in_dword_masked(HWIO_ETR_ETFETB_BUFWM_ADDR, HWIO_ETR_ETFETB_BUFWM_RMSK)
#define HWIO_ETR_ETFETB_BUFWM_INM(m)      \
        in_dword_masked(HWIO_ETR_ETFETB_BUFWM_ADDR, m)
#define HWIO_ETR_ETFETB_BUFWM_OUT(v)      \
        out_dword(HWIO_ETR_ETFETB_BUFWM_ADDR,v)
#define HWIO_ETR_ETFETB_BUFWM_OUTM(m,v) \
        out_dword_masked_ns(HWIO_ETR_ETFETB_BUFWM_ADDR,m,v,HWIO_ETR_ETFETB_BUFWM_IN)
#define HWIO_ETR_ETFETB_BUFWM_BUFWM_BMSK                                  0x3fff
#define HWIO_ETR_ETFETB_BUFWM_BUFWM_SHFT                                     0x0

#define HWIO_ETR_ETFETB_FFSR_ADDR                                     (ETR_ETFETB_ETFETB_CXTMC_F128W64K_REG_BASE      + 0x00000300)
#define HWIO_ETR_ETFETB_FFSR_RMSK                                            0x3
#define HWIO_ETR_ETFETB_FFSR_IN          \
        in_dword_masked(HWIO_ETR_ETFETB_FFSR_ADDR, HWIO_ETR_ETFETB_FFSR_RMSK)
#define HWIO_ETR_ETFETB_FFSR_INM(m)      \
        in_dword_masked(HWIO_ETR_ETFETB_FFSR_ADDR, m)
#define HWIO_ETR_ETFETB_FFSR_FTSTOPPED_BMSK                                  0x2
#define HWIO_ETR_ETFETB_FFSR_FTSTOPPED_SHFT                                  0x1
#define HWIO_ETR_ETFETB_FFSR_FLINPROG_BMSK                                   0x1
#define HWIO_ETR_ETFETB_FFSR_FLINPROG_SHFT                                   0x0

#define HWIO_ETR_ETFETB_FFCR_ADDR                                     (ETR_ETFETB_ETFETB_CXTMC_F128W64K_REG_BASE      + 0x00000304)
#define HWIO_ETR_ETFETB_FFCR_RMSK                                         0x7773
#define HWIO_ETR_ETFETB_FFCR_IN          \
        in_dword_masked(HWIO_ETR_ETFETB_FFCR_ADDR, HWIO_ETR_ETFETB_FFCR_RMSK)
#define HWIO_ETR_ETFETB_FFCR_INM(m)      \
        in_dword_masked(HWIO_ETR_ETFETB_FFCR_ADDR, m)
#define HWIO_ETR_ETFETB_FFCR_OUT(v)      \
        out_dword(HWIO_ETR_ETFETB_FFCR_ADDR,v)
#define HWIO_ETR_ETFETB_FFCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_ETR_ETFETB_FFCR_ADDR,m,v,HWIO_ETR_ETFETB_FFCR_IN)
#define HWIO_ETR_ETFETB_FFCR_DRAINBUFFER_BMSK                             0x4000
#define HWIO_ETR_ETFETB_FFCR_DRAINBUFFER_SHFT                                0xe
#define HWIO_ETR_ETFETB_FFCR_STOPONTRIGEVT_BMSK                           0x2000
#define HWIO_ETR_ETFETB_FFCR_STOPONTRIGEVT_SHFT                              0xd
#define HWIO_ETR_ETFETB_FFCR_STOPONFL_BMSK                                0x1000
#define HWIO_ETR_ETFETB_FFCR_STOPONFL_SHFT                                   0xc
#define HWIO_ETR_ETFETB_FFCR_TRIGONFL_BMSK                                 0x400
#define HWIO_ETR_ETFETB_FFCR_TRIGONFL_SHFT                                   0xa
#define HWIO_ETR_ETFETB_FFCR_TRIGONTRIGEVT_BMSK                            0x200
#define HWIO_ETR_ETFETB_FFCR_TRIGONTRIGEVT_SHFT                              0x9
#define HWIO_ETR_ETFETB_FFCR_TRIGONTRIGIN_BMSK                             0x100
#define HWIO_ETR_ETFETB_FFCR_TRIGONTRIGIN_SHFT                               0x8
#define HWIO_ETR_ETFETB_FFCR_FLUSHMAN_BMSK                                  0x40
#define HWIO_ETR_ETFETB_FFCR_FLUSHMAN_SHFT                                   0x6
#define HWIO_ETR_ETFETB_FFCR_FONTRIGEVT_BMSK                                0x20
#define HWIO_ETR_ETFETB_FFCR_FONTRIGEVT_SHFT                                 0x5
#define HWIO_ETR_ETFETB_FFCR_FONFLIN_BMSK                                   0x10
#define HWIO_ETR_ETFETB_FFCR_FONFLIN_SHFT                                    0x4
#define HWIO_ETR_ETFETB_FFCR_ENTI_BMSK                                       0x2
#define HWIO_ETR_ETFETB_FFCR_ENTI_SHFT                                       0x1
#define HWIO_ETR_ETFETB_FFCR_ENFT_BMSK                                       0x1
#define HWIO_ETR_ETFETB_FFCR_ENFT_SHFT                                       0x0

#define HWIO_ETR_ETFETB_PSCR_ADDR                                     (ETR_ETFETB_ETFETB_CXTMC_F128W64K_REG_BASE      + 0x00000308)
#define HWIO_ETR_ETFETB_PSCR_RMSK                                           0x1f
#define HWIO_ETR_ETFETB_PSCR_IN          \
        in_dword_masked(HWIO_ETR_ETFETB_PSCR_ADDR, HWIO_ETR_ETFETB_PSCR_RMSK)
#define HWIO_ETR_ETFETB_PSCR_INM(m)      \
        in_dword_masked(HWIO_ETR_ETFETB_PSCR_ADDR, m)
#define HWIO_ETR_ETFETB_PSCR_OUT(v)      \
        out_dword(HWIO_ETR_ETFETB_PSCR_ADDR,v)
#define HWIO_ETR_ETFETB_PSCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_ETR_ETFETB_PSCR_ADDR,m,v,HWIO_ETR_ETFETB_PSCR_IN)
#define HWIO_ETR_ETFETB_PSCR_PSCOUNT_BMSK                                   0x1f
#define HWIO_ETR_ETFETB_PSCR_PSCOUNT_SHFT                                    0x0

#define HWIO_ETR_ETFETB_ITATBMDATA0_ADDR                              (ETR_ETFETB_ETFETB_CXTMC_F128W64K_REG_BASE      + 0x00000ed0)
#define HWIO_ETR_ETFETB_ITATBMDATA0_RMSK                                 0x1ffff
#define HWIO_ETR_ETFETB_ITATBMDATA0_OUT(v)      \
        out_dword(HWIO_ETR_ETFETB_ITATBMDATA0_ADDR,v)
#define HWIO_ETR_ETFETB_ITATBMDATA0_ATDATAMBIT127_BMSK                   0x10000
#define HWIO_ETR_ETFETB_ITATBMDATA0_ATDATAMBIT127_SHFT                      0x10
#define HWIO_ETR_ETFETB_ITATBMDATA0_ATDATAMBIT119_BMSK                    0x8000
#define HWIO_ETR_ETFETB_ITATBMDATA0_ATDATAMBIT119_SHFT                       0xf
#define HWIO_ETR_ETFETB_ITATBMDATA0_ATDATAMBIT111_BMSK                    0x4000
#define HWIO_ETR_ETFETB_ITATBMDATA0_ATDATAMBIT111_SHFT                       0xe
#define HWIO_ETR_ETFETB_ITATBMDATA0_ATDATAMBIT103_BMSK                    0x2000
#define HWIO_ETR_ETFETB_ITATBMDATA0_ATDATAMBIT103_SHFT                       0xd
#define HWIO_ETR_ETFETB_ITATBMDATA0_ATDATAMBIT95_BMSK                     0x1000
#define HWIO_ETR_ETFETB_ITATBMDATA0_ATDATAMBIT95_SHFT                        0xc
#define HWIO_ETR_ETFETB_ITATBMDATA0_ATDATAMBIT87_BMSK                      0x800
#define HWIO_ETR_ETFETB_ITATBMDATA0_ATDATAMBIT87_SHFT                        0xb
#define HWIO_ETR_ETFETB_ITATBMDATA0_ATDATAMBIT79_BMSK                      0x400
#define HWIO_ETR_ETFETB_ITATBMDATA0_ATDATAMBIT79_SHFT                        0xa
#define HWIO_ETR_ETFETB_ITATBMDATA0_ATDATAMBIT71_BMSK                      0x200
#define HWIO_ETR_ETFETB_ITATBMDATA0_ATDATAMBIT71_SHFT                        0x9
#define HWIO_ETR_ETFETB_ITATBMDATA0_ATDATAMBIT63_BMSK                      0x100
#define HWIO_ETR_ETFETB_ITATBMDATA0_ATDATAMBIT63_SHFT                        0x8
#define HWIO_ETR_ETFETB_ITATBMDATA0_ATDATAMBIT55_BMSK                       0x80
#define HWIO_ETR_ETFETB_ITATBMDATA0_ATDATAMBIT55_SHFT                        0x7
#define HWIO_ETR_ETFETB_ITATBMDATA0_ATDATAMBIT47_BMSK                       0x40
#define HWIO_ETR_ETFETB_ITATBMDATA0_ATDATAMBIT47_SHFT                        0x6
#define HWIO_ETR_ETFETB_ITATBMDATA0_ATDATAMBIT39_BMSK                       0x20
#define HWIO_ETR_ETFETB_ITATBMDATA0_ATDATAMBIT39_SHFT                        0x5
#define HWIO_ETR_ETFETB_ITATBMDATA0_ATDATAMBIT31_BMSK                       0x10
#define HWIO_ETR_ETFETB_ITATBMDATA0_ATDATAMBIT31_SHFT                        0x4
#define HWIO_ETR_ETFETB_ITATBMDATA0_ATDATAMBIT23_BMSK                        0x8
#define HWIO_ETR_ETFETB_ITATBMDATA0_ATDATAMBIT23_SHFT                        0x3
#define HWIO_ETR_ETFETB_ITATBMDATA0_ATDATAMBIT15_BMSK                        0x4
#define HWIO_ETR_ETFETB_ITATBMDATA0_ATDATAMBIT15_SHFT                        0x2
#define HWIO_ETR_ETFETB_ITATBMDATA0_ATDATAMBIT7_BMSK                         0x2
#define HWIO_ETR_ETFETB_ITATBMDATA0_ATDATAMBIT7_SHFT                         0x1
#define HWIO_ETR_ETFETB_ITATBMDATA0_ATDATAMBIT0_BMSK                         0x1
#define HWIO_ETR_ETFETB_ITATBMDATA0_ATDATAMBIT0_SHFT                         0x0

#define HWIO_ETR_ETFETB_ITATBMCTR2_ADDR                               (ETR_ETFETB_ETFETB_CXTMC_F128W64K_REG_BASE      + 0x00000ed4)
#define HWIO_ETR_ETFETB_ITATBMCTR2_RMSK                                      0x7
#define HWIO_ETR_ETFETB_ITATBMCTR2_IN          \
        in_dword_masked(HWIO_ETR_ETFETB_ITATBMCTR2_ADDR, HWIO_ETR_ETFETB_ITATBMCTR2_RMSK)
#define HWIO_ETR_ETFETB_ITATBMCTR2_INM(m)      \
        in_dword_masked(HWIO_ETR_ETFETB_ITATBMCTR2_ADDR, m)
#define HWIO_ETR_ETFETB_ITATBMCTR2_SYNCREQM_BMSK                             0x4
#define HWIO_ETR_ETFETB_ITATBMCTR2_SYNCREQM_SHFT                             0x2
#define HWIO_ETR_ETFETB_ITATBMCTR2_AFVALIDM_BMSK                             0x2
#define HWIO_ETR_ETFETB_ITATBMCTR2_AFVALIDM_SHFT                             0x1
#define HWIO_ETR_ETFETB_ITATBMCTR2_ATREADYM_BMSK                             0x1
#define HWIO_ETR_ETFETB_ITATBMCTR2_ATREADYM_SHFT                             0x0

#define HWIO_ETR_ETFETB_ITATBMCTR1_ADDR                               (ETR_ETFETB_ETFETB_CXTMC_F128W64K_REG_BASE      + 0x00000ed8)
#define HWIO_ETR_ETFETB_ITATBMCTR1_RMSK                                     0x7f
#define HWIO_ETR_ETFETB_ITATBMCTR1_OUT(v)      \
        out_dword(HWIO_ETR_ETFETB_ITATBMCTR1_ADDR,v)
#define HWIO_ETR_ETFETB_ITATBMCTR1_ATIDM_BMSK                               0x7f
#define HWIO_ETR_ETFETB_ITATBMCTR1_ATIDM_SHFT                                0x0

#define HWIO_ETR_ETFETB_ITATBMCTR0_ADDR                               (ETR_ETFETB_ETFETB_CXTMC_F128W64K_REG_BASE      + 0x00000edc)
#define HWIO_ETR_ETFETB_ITATBMCTR0_RMSK                                    0xf03
#define HWIO_ETR_ETFETB_ITATBMCTR0_OUT(v)      \
        out_dword(HWIO_ETR_ETFETB_ITATBMCTR0_ADDR,v)
#define HWIO_ETR_ETFETB_ITATBMCTR0_ATBYTESM_BMSK                           0xf00
#define HWIO_ETR_ETFETB_ITATBMCTR0_ATBYTESM_SHFT                             0x8
#define HWIO_ETR_ETFETB_ITATBMCTR0_AFREADYM_BMSK                             0x2
#define HWIO_ETR_ETFETB_ITATBMCTR0_AFREADYM_SHFT                             0x1
#define HWIO_ETR_ETFETB_ITATBMCTR0_ATVALIDM_BMSK                             0x1
#define HWIO_ETR_ETFETB_ITATBMCTR0_ATVALIDM_SHFT                             0x0

#define HWIO_ETR_ETFETB_ITMISCOP0_ADDR                                (ETR_ETFETB_ETFETB_CXTMC_F128W64K_REG_BASE      + 0x00000ee0)
#define HWIO_ETR_ETFETB_ITMISCOP0_RMSK                                       0x3
#define HWIO_ETR_ETFETB_ITMISCOP0_OUT(v)      \
        out_dword(HWIO_ETR_ETFETB_ITMISCOP0_ADDR,v)
#define HWIO_ETR_ETFETB_ITMISCOP0_FULL_BMSK                                  0x2
#define HWIO_ETR_ETFETB_ITMISCOP0_FULL_SHFT                                  0x1
#define HWIO_ETR_ETFETB_ITMISCOP0_ACQCOMP_BMSK                               0x1
#define HWIO_ETR_ETFETB_ITMISCOP0_ACQCOMP_SHFT                               0x0

#define HWIO_ETR_ETFETB_ITTRFLIN_ADDR                                 (ETR_ETFETB_ETFETB_CXTMC_F128W64K_REG_BASE      + 0x00000ee8)
#define HWIO_ETR_ETFETB_ITTRFLIN_RMSK                                        0x3
#define HWIO_ETR_ETFETB_ITTRFLIN_IN          \
        in_dword_masked(HWIO_ETR_ETFETB_ITTRFLIN_ADDR, HWIO_ETR_ETFETB_ITTRFLIN_RMSK)
#define HWIO_ETR_ETFETB_ITTRFLIN_INM(m)      \
        in_dword_masked(HWIO_ETR_ETFETB_ITTRFLIN_ADDR, m)
#define HWIO_ETR_ETFETB_ITTRFLIN_FLUSHIN_BMSK                                0x2
#define HWIO_ETR_ETFETB_ITTRFLIN_FLUSHIN_SHFT                                0x1
#define HWIO_ETR_ETFETB_ITTRFLIN_TRIGIN_BMSK                                 0x1
#define HWIO_ETR_ETFETB_ITTRFLIN_TRIGIN_SHFT                                 0x0

#define HWIO_ETR_ETFETB_ITATBDATA0_ADDR                               (ETR_ETFETB_ETFETB_CXTMC_F128W64K_REG_BASE      + 0x00000eec)
#define HWIO_ETR_ETFETB_ITATBDATA0_RMSK                                  0x1ffff
#define HWIO_ETR_ETFETB_ITATBDATA0_IN          \
        in_dword_masked(HWIO_ETR_ETFETB_ITATBDATA0_ADDR, HWIO_ETR_ETFETB_ITATBDATA0_RMSK)
#define HWIO_ETR_ETFETB_ITATBDATA0_INM(m)      \
        in_dword_masked(HWIO_ETR_ETFETB_ITATBDATA0_ADDR, m)
#define HWIO_ETR_ETFETB_ITATBDATA0_ATDATASBIT127_BMSK                    0x10000
#define HWIO_ETR_ETFETB_ITATBDATA0_ATDATASBIT127_SHFT                       0x10
#define HWIO_ETR_ETFETB_ITATBDATA0_ATDATASBIT119_BMSK                     0x8000
#define HWIO_ETR_ETFETB_ITATBDATA0_ATDATASBIT119_SHFT                        0xf
#define HWIO_ETR_ETFETB_ITATBDATA0_ATDATASBIT111_BMSK                     0x4000
#define HWIO_ETR_ETFETB_ITATBDATA0_ATDATASBIT111_SHFT                        0xe
#define HWIO_ETR_ETFETB_ITATBDATA0_ATDATASBIT103_BMSK                     0x2000
#define HWIO_ETR_ETFETB_ITATBDATA0_ATDATASBIT103_SHFT                        0xd
#define HWIO_ETR_ETFETB_ITATBDATA0_ATDATASBIT95_BMSK                      0x1000
#define HWIO_ETR_ETFETB_ITATBDATA0_ATDATASBIT95_SHFT                         0xc
#define HWIO_ETR_ETFETB_ITATBDATA0_ATDATASBIT87_BMSK                       0x800
#define HWIO_ETR_ETFETB_ITATBDATA0_ATDATASBIT87_SHFT                         0xb
#define HWIO_ETR_ETFETB_ITATBDATA0_ATDATASBIT79_BMSK                       0x400
#define HWIO_ETR_ETFETB_ITATBDATA0_ATDATASBIT79_SHFT                         0xa
#define HWIO_ETR_ETFETB_ITATBDATA0_ATDATASBIT71_BMSK                       0x200
#define HWIO_ETR_ETFETB_ITATBDATA0_ATDATASBIT71_SHFT                         0x9
#define HWIO_ETR_ETFETB_ITATBDATA0_ATDATASBIT63_BMSK                       0x100
#define HWIO_ETR_ETFETB_ITATBDATA0_ATDATASBIT63_SHFT                         0x8
#define HWIO_ETR_ETFETB_ITATBDATA0_ATDATASBIT55_BMSK                        0x80
#define HWIO_ETR_ETFETB_ITATBDATA0_ATDATASBIT55_SHFT                         0x7
#define HWIO_ETR_ETFETB_ITATBDATA0_ATDATASBIT47_BMSK                        0x40
#define HWIO_ETR_ETFETB_ITATBDATA0_ATDATASBIT47_SHFT                         0x6
#define HWIO_ETR_ETFETB_ITATBDATA0_ATDATASBIT39_BMSK                        0x20
#define HWIO_ETR_ETFETB_ITATBDATA0_ATDATASBIT39_SHFT                         0x5
#define HWIO_ETR_ETFETB_ITATBDATA0_ATDATASBIT31_BMSK                        0x10
#define HWIO_ETR_ETFETB_ITATBDATA0_ATDATASBIT31_SHFT                         0x4
#define HWIO_ETR_ETFETB_ITATBDATA0_ATDATASBIT23_BMSK                         0x8
#define HWIO_ETR_ETFETB_ITATBDATA0_ATDATASBIT23_SHFT                         0x3
#define HWIO_ETR_ETFETB_ITATBDATA0_ATDATASBIT15_BMSK                         0x4
#define HWIO_ETR_ETFETB_ITATBDATA0_ATDATASBIT15_SHFT                         0x2
#define HWIO_ETR_ETFETB_ITATBDATA0_ATDATASBIT7_BMSK                          0x2
#define HWIO_ETR_ETFETB_ITATBDATA0_ATDATASBIT7_SHFT                          0x1
#define HWIO_ETR_ETFETB_ITATBDATA0_ATDATASBIT0_BMSK                          0x1
#define HWIO_ETR_ETFETB_ITATBDATA0_ATDATASBIT0_SHFT                          0x0

#define HWIO_ETR_ETFETB_ITATBCTR2_ADDR                                (ETR_ETFETB_ETFETB_CXTMC_F128W64K_REG_BASE      + 0x00000ef0)
#define HWIO_ETR_ETFETB_ITATBCTR2_RMSK                                       0x7
#define HWIO_ETR_ETFETB_ITATBCTR2_OUT(v)      \
        out_dword(HWIO_ETR_ETFETB_ITATBCTR2_ADDR,v)
#define HWIO_ETR_ETFETB_ITATBCTR2_SYNCREQS_BMSK                              0x4
#define HWIO_ETR_ETFETB_ITATBCTR2_SYNCREQS_SHFT                              0x2
#define HWIO_ETR_ETFETB_ITATBCTR2_AFVALIDS_BMSK                              0x2
#define HWIO_ETR_ETFETB_ITATBCTR2_AFVALIDS_SHFT                              0x1
#define HWIO_ETR_ETFETB_ITATBCTR2_ATREADYS_BMSK                              0x1
#define HWIO_ETR_ETFETB_ITATBCTR2_ATREADYS_SHFT                              0x0

#define HWIO_ETR_ETFETB_ITATBCTR1_ADDR                                (ETR_ETFETB_ETFETB_CXTMC_F128W64K_REG_BASE      + 0x00000ef4)
#define HWIO_ETR_ETFETB_ITATBCTR1_RMSK                                      0x7f
#define HWIO_ETR_ETFETB_ITATBCTR1_IN          \
        in_dword_masked(HWIO_ETR_ETFETB_ITATBCTR1_ADDR, HWIO_ETR_ETFETB_ITATBCTR1_RMSK)
#define HWIO_ETR_ETFETB_ITATBCTR1_INM(m)      \
        in_dword_masked(HWIO_ETR_ETFETB_ITATBCTR1_ADDR, m)
#define HWIO_ETR_ETFETB_ITATBCTR1_ATIDS_BMSK                                0x7f
#define HWIO_ETR_ETFETB_ITATBCTR1_ATIDS_SHFT                                 0x0

#define HWIO_ETR_ETFETB_ITATBCTR0_ADDR                                (ETR_ETFETB_ETFETB_CXTMC_F128W64K_REG_BASE      + 0x00000ef8)
#define HWIO_ETR_ETFETB_ITATBCTR0_RMSK                                     0xf03
#define HWIO_ETR_ETFETB_ITATBCTR0_IN          \
        in_dword_masked(HWIO_ETR_ETFETB_ITATBCTR0_ADDR, HWIO_ETR_ETFETB_ITATBCTR0_RMSK)
#define HWIO_ETR_ETFETB_ITATBCTR0_INM(m)      \
        in_dword_masked(HWIO_ETR_ETFETB_ITATBCTR0_ADDR, m)
#define HWIO_ETR_ETFETB_ITATBCTR0_ATBYTESS_BMSK                            0xf00
#define HWIO_ETR_ETFETB_ITATBCTR0_ATBYTESS_SHFT                              0x8
#define HWIO_ETR_ETFETB_ITATBCTR0_AFREADYS_BMSK                              0x2
#define HWIO_ETR_ETFETB_ITATBCTR0_AFREADYS_SHFT                              0x1
#define HWIO_ETR_ETFETB_ITATBCTR0_ATVALIDS_BMSK                              0x1
#define HWIO_ETR_ETFETB_ITATBCTR0_ATVALIDS_SHFT                              0x0

#define HWIO_ETR_ETFETB_ITCTRL_ADDR                                   (ETR_ETFETB_ETFETB_CXTMC_F128W64K_REG_BASE      + 0x00000f00)
#define HWIO_ETR_ETFETB_ITCTRL_RMSK                                          0x1
#define HWIO_ETR_ETFETB_ITCTRL_IN          \
        in_dword_masked(HWIO_ETR_ETFETB_ITCTRL_ADDR, HWIO_ETR_ETFETB_ITCTRL_RMSK)
#define HWIO_ETR_ETFETB_ITCTRL_INM(m)      \
        in_dword_masked(HWIO_ETR_ETFETB_ITCTRL_ADDR, m)
#define HWIO_ETR_ETFETB_ITCTRL_OUT(v)      \
        out_dword(HWIO_ETR_ETFETB_ITCTRL_ADDR,v)
#define HWIO_ETR_ETFETB_ITCTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_ETR_ETFETB_ITCTRL_ADDR,m,v,HWIO_ETR_ETFETB_ITCTRL_IN)
#define HWIO_ETR_ETFETB_ITCTRL_INTEGRATION_MODE_BMSK                         0x1
#define HWIO_ETR_ETFETB_ITCTRL_INTEGRATION_MODE_SHFT                         0x0

#define HWIO_ETR_ETFETB_CLAIMSET_ADDR                                 (ETR_ETFETB_ETFETB_CXTMC_F128W64K_REG_BASE      + 0x00000fa0)
#define HWIO_ETR_ETFETB_CLAIMSET_RMSK                                        0xf
#define HWIO_ETR_ETFETB_CLAIMSET_IN          \
        in_dword_masked(HWIO_ETR_ETFETB_CLAIMSET_ADDR, HWIO_ETR_ETFETB_CLAIMSET_RMSK)
#define HWIO_ETR_ETFETB_CLAIMSET_INM(m)      \
        in_dword_masked(HWIO_ETR_ETFETB_CLAIMSET_ADDR, m)
#define HWIO_ETR_ETFETB_CLAIMSET_OUT(v)      \
        out_dword(HWIO_ETR_ETFETB_CLAIMSET_ADDR,v)
#define HWIO_ETR_ETFETB_CLAIMSET_OUTM(m,v) \
        out_dword_masked_ns(HWIO_ETR_ETFETB_CLAIMSET_ADDR,m,v,HWIO_ETR_ETFETB_CLAIMSET_IN)
#define HWIO_ETR_ETFETB_CLAIMSET_CLAIMSET_BMSK                               0xf
#define HWIO_ETR_ETFETB_CLAIMSET_CLAIMSET_SHFT                               0x0

#define HWIO_ETR_ETFETB_CLAIMCLR_ADDR                                 (ETR_ETFETB_ETFETB_CXTMC_F128W64K_REG_BASE      + 0x00000fa4)
#define HWIO_ETR_ETFETB_CLAIMCLR_RMSK                                        0xf
#define HWIO_ETR_ETFETB_CLAIMCLR_IN          \
        in_dword_masked(HWIO_ETR_ETFETB_CLAIMCLR_ADDR, HWIO_ETR_ETFETB_CLAIMCLR_RMSK)
#define HWIO_ETR_ETFETB_CLAIMCLR_INM(m)      \
        in_dword_masked(HWIO_ETR_ETFETB_CLAIMCLR_ADDR, m)
#define HWIO_ETR_ETFETB_CLAIMCLR_OUT(v)      \
        out_dword(HWIO_ETR_ETFETB_CLAIMCLR_ADDR,v)
#define HWIO_ETR_ETFETB_CLAIMCLR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_ETR_ETFETB_CLAIMCLR_ADDR,m,v,HWIO_ETR_ETFETB_CLAIMCLR_IN)
#define HWIO_ETR_ETFETB_CLAIMCLR_CLAIMCLR_BMSK                               0xf
#define HWIO_ETR_ETFETB_CLAIMCLR_CLAIMCLR_SHFT                               0x0

#define HWIO_ETR_ETFETB_LAR_ADDR                                      (ETR_ETFETB_ETFETB_CXTMC_F128W64K_REG_BASE      + 0x00000fb0)
#define HWIO_ETR_ETFETB_LAR_RMSK                                      0xffffffff
#define HWIO_ETR_ETFETB_LAR_OUT(v)      \
        out_dword(HWIO_ETR_ETFETB_LAR_ADDR,v)
#define HWIO_ETR_ETFETB_LAR_ACCESS_W_BMSK                             0xffffffff
#define HWIO_ETR_ETFETB_LAR_ACCESS_W_SHFT                                    0x0

#define HWIO_ETR_ETFETB_LSR_ADDR                                      (ETR_ETFETB_ETFETB_CXTMC_F128W64K_REG_BASE      + 0x00000fb4)
#define HWIO_ETR_ETFETB_LSR_RMSK                                             0x7
#define HWIO_ETR_ETFETB_LSR_IN          \
        in_dword_masked(HWIO_ETR_ETFETB_LSR_ADDR, HWIO_ETR_ETFETB_LSR_RMSK)
#define HWIO_ETR_ETFETB_LSR_INM(m)      \
        in_dword_masked(HWIO_ETR_ETFETB_LSR_ADDR, m)
#define HWIO_ETR_ETFETB_LSR_LOCKTYPE_BMSK                                    0x4
#define HWIO_ETR_ETFETB_LSR_LOCKTYPE_SHFT                                    0x2
#define HWIO_ETR_ETFETB_LSR_LOCKGRANT_BMSK                                   0x2
#define HWIO_ETR_ETFETB_LSR_LOCKGRANT_SHFT                                   0x1
#define HWIO_ETR_ETFETB_LSR_LOCKEXIST_BMSK                                   0x1
#define HWIO_ETR_ETFETB_LSR_LOCKEXIST_SHFT                                   0x0

#define HWIO_ETR_ETFETB_AUTHSTATUS_ADDR                               (ETR_ETFETB_ETFETB_CXTMC_F128W64K_REG_BASE      + 0x00000fb8)
#define HWIO_ETR_ETFETB_AUTHSTATUS_RMSK                                     0xff
#define HWIO_ETR_ETFETB_AUTHSTATUS_IN          \
        in_dword_masked(HWIO_ETR_ETFETB_AUTHSTATUS_ADDR, HWIO_ETR_ETFETB_AUTHSTATUS_RMSK)
#define HWIO_ETR_ETFETB_AUTHSTATUS_INM(m)      \
        in_dword_masked(HWIO_ETR_ETFETB_AUTHSTATUS_ADDR, m)
#define HWIO_ETR_ETFETB_AUTHSTATUS_SNID_BMSK                                0xc0
#define HWIO_ETR_ETFETB_AUTHSTATUS_SNID_SHFT                                 0x6
#define HWIO_ETR_ETFETB_AUTHSTATUS_SID_BMSK                                 0x30
#define HWIO_ETR_ETFETB_AUTHSTATUS_SID_SHFT                                  0x4
#define HWIO_ETR_ETFETB_AUTHSTATUS_NSNID_BMSK                                0xc
#define HWIO_ETR_ETFETB_AUTHSTATUS_NSNID_SHFT                                0x2
#define HWIO_ETR_ETFETB_AUTHSTATUS_NSID_BMSK                                 0x3
#define HWIO_ETR_ETFETB_AUTHSTATUS_NSID_SHFT                                 0x0

#define HWIO_ETR_ETFETB_DEVID_ADDR                                    (ETR_ETFETB_ETFETB_CXTMC_F128W64K_REG_BASE      + 0x00000fc8)
#define HWIO_ETR_ETFETB_DEVID_RMSK                                         0x7ff
#define HWIO_ETR_ETFETB_DEVID_IN          \
        in_dword_masked(HWIO_ETR_ETFETB_DEVID_ADDR, HWIO_ETR_ETFETB_DEVID_RMSK)
#define HWIO_ETR_ETFETB_DEVID_INM(m)      \
        in_dword_masked(HWIO_ETR_ETFETB_DEVID_ADDR, m)
#define HWIO_ETR_ETFETB_DEVID_MEMWIDTH_BMSK                                0x700
#define HWIO_ETR_ETFETB_DEVID_MEMWIDTH_SHFT                                  0x8
#define HWIO_ETR_ETFETB_DEVID_CONFIGTYPE_BMSK                               0xc0
#define HWIO_ETR_ETFETB_DEVID_CONFIGTYPE_SHFT                                0x6
#define HWIO_ETR_ETFETB_DEVID_CLKSCHEME_BMSK                                0x20
#define HWIO_ETR_ETFETB_DEVID_CLKSCHEME_SHFT                                 0x5
#define HWIO_ETR_ETFETB_DEVID_ATBINPORTCOUNT_BMSK                           0x1f
#define HWIO_ETR_ETFETB_DEVID_ATBINPORTCOUNT_SHFT                            0x0

#define HWIO_ETR_ETFETB_DEVTYPE_ADDR                                  (ETR_ETFETB_ETFETB_CXTMC_F128W64K_REG_BASE      + 0x00000fcc)
#define HWIO_ETR_ETFETB_DEVTYPE_RMSK                                        0xff
#define HWIO_ETR_ETFETB_DEVTYPE_IN          \
        in_dword_masked(HWIO_ETR_ETFETB_DEVTYPE_ADDR, HWIO_ETR_ETFETB_DEVTYPE_RMSK)
#define HWIO_ETR_ETFETB_DEVTYPE_INM(m)      \
        in_dword_masked(HWIO_ETR_ETFETB_DEVTYPE_ADDR, m)
#define HWIO_ETR_ETFETB_DEVTYPE_SUB_TYPE_BMSK                               0xf0
#define HWIO_ETR_ETFETB_DEVTYPE_SUB_TYPE_SHFT                                0x4
#define HWIO_ETR_ETFETB_DEVTYPE_MAJOR_TYPE_BMSK                              0xf
#define HWIO_ETR_ETFETB_DEVTYPE_MAJOR_TYPE_SHFT                              0x0

#define HWIO_ETR_ETFETB_PERIPHID0_ADDR                                (ETR_ETFETB_ETFETB_CXTMC_F128W64K_REG_BASE      + 0x00000fe0)
#define HWIO_ETR_ETFETB_PERIPHID0_RMSK                                      0xff
#define HWIO_ETR_ETFETB_PERIPHID0_IN          \
        in_dword_masked(HWIO_ETR_ETFETB_PERIPHID0_ADDR, HWIO_ETR_ETFETB_PERIPHID0_RMSK)
#define HWIO_ETR_ETFETB_PERIPHID0_INM(m)      \
        in_dword_masked(HWIO_ETR_ETFETB_PERIPHID0_ADDR, m)
#define HWIO_ETR_ETFETB_PERIPHID0_PART_NUMBER_BITS7TO0_BMSK                 0xff
#define HWIO_ETR_ETFETB_PERIPHID0_PART_NUMBER_BITS7TO0_SHFT                  0x0

#define HWIO_ETR_ETFETB_PERIPHID1_ADDR                                (ETR_ETFETB_ETFETB_CXTMC_F128W64K_REG_BASE      + 0x00000fe4)
#define HWIO_ETR_ETFETB_PERIPHID1_RMSK                                      0xff
#define HWIO_ETR_ETFETB_PERIPHID1_IN          \
        in_dword_masked(HWIO_ETR_ETFETB_PERIPHID1_ADDR, HWIO_ETR_ETFETB_PERIPHID1_RMSK)
#define HWIO_ETR_ETFETB_PERIPHID1_INM(m)      \
        in_dword_masked(HWIO_ETR_ETFETB_PERIPHID1_ADDR, m)
#define HWIO_ETR_ETFETB_PERIPHID1_JEP106_BITS3TO0_BMSK                      0xf0
#define HWIO_ETR_ETFETB_PERIPHID1_JEP106_BITS3TO0_SHFT                       0x4
#define HWIO_ETR_ETFETB_PERIPHID1_PART_NUMBER_BITS11TO8_BMSK                 0xf
#define HWIO_ETR_ETFETB_PERIPHID1_PART_NUMBER_BITS11TO8_SHFT                 0x0

#define HWIO_ETR_ETFETB_PERIPHID2_ADDR                                (ETR_ETFETB_ETFETB_CXTMC_F128W64K_REG_BASE      + 0x00000fe8)
#define HWIO_ETR_ETFETB_PERIPHID2_RMSK                                      0xff
#define HWIO_ETR_ETFETB_PERIPHID2_IN          \
        in_dword_masked(HWIO_ETR_ETFETB_PERIPHID2_ADDR, HWIO_ETR_ETFETB_PERIPHID2_RMSK)
#define HWIO_ETR_ETFETB_PERIPHID2_INM(m)      \
        in_dword_masked(HWIO_ETR_ETFETB_PERIPHID2_ADDR, m)
#define HWIO_ETR_ETFETB_PERIPHID2_REVISION_BMSK                             0xf0
#define HWIO_ETR_ETFETB_PERIPHID2_REVISION_SHFT                              0x4
#define HWIO_ETR_ETFETB_PERIPHID2_JEDEC_BMSK                                 0x8
#define HWIO_ETR_ETFETB_PERIPHID2_JEDEC_SHFT                                 0x3
#define HWIO_ETR_ETFETB_PERIPHID2_JEP106_BITS6TO4_BMSK                       0x7
#define HWIO_ETR_ETFETB_PERIPHID2_JEP106_BITS6TO4_SHFT                       0x0

#define HWIO_ETR_ETFETB_PERIPHID3_ADDR                                (ETR_ETFETB_ETFETB_CXTMC_F128W64K_REG_BASE      + 0x00000fec)
#define HWIO_ETR_ETFETB_PERIPHID3_RMSK                                      0xff
#define HWIO_ETR_ETFETB_PERIPHID3_IN          \
        in_dword_masked(HWIO_ETR_ETFETB_PERIPHID3_ADDR, HWIO_ETR_ETFETB_PERIPHID3_RMSK)
#define HWIO_ETR_ETFETB_PERIPHID3_INM(m)      \
        in_dword_masked(HWIO_ETR_ETFETB_PERIPHID3_ADDR, m)
#define HWIO_ETR_ETFETB_PERIPHID3_REVAND_BMSK                               0xf0
#define HWIO_ETR_ETFETB_PERIPHID3_REVAND_SHFT                                0x4
#define HWIO_ETR_ETFETB_PERIPHID3_CUSTOMER_MODIFIED_BMSK                     0xf
#define HWIO_ETR_ETFETB_PERIPHID3_CUSTOMER_MODIFIED_SHFT                     0x0

#define HWIO_ETR_ETFETB_PERIPHID4_ADDR                                (ETR_ETFETB_ETFETB_CXTMC_F128W64K_REG_BASE      + 0x00000fd0)
#define HWIO_ETR_ETFETB_PERIPHID4_RMSK                                      0xff
#define HWIO_ETR_ETFETB_PERIPHID4_IN          \
        in_dword_masked(HWIO_ETR_ETFETB_PERIPHID4_ADDR, HWIO_ETR_ETFETB_PERIPHID4_RMSK)
#define HWIO_ETR_ETFETB_PERIPHID4_INM(m)      \
        in_dword_masked(HWIO_ETR_ETFETB_PERIPHID4_ADDR, m)
#define HWIO_ETR_ETFETB_PERIPHID4_FOURKB_COUNT_BMSK                         0xf0
#define HWIO_ETR_ETFETB_PERIPHID4_FOURKB_COUNT_SHFT                          0x4
#define HWIO_ETR_ETFETB_PERIPHID4_JEP106_CONT_BMSK                           0xf
#define HWIO_ETR_ETFETB_PERIPHID4_JEP106_CONT_SHFT                           0x0

#define HWIO_ETR_ETFETB_PERIPHID5_ADDR                                (ETR_ETFETB_ETFETB_CXTMC_F128W64K_REG_BASE      + 0x00000fd4)
#define HWIO_ETR_ETFETB_PERIPHID5_RMSK                                0xffffffff
#define HWIO_ETR_ETFETB_PERIPHID5_IN          \
        in_dword_masked(HWIO_ETR_ETFETB_PERIPHID5_ADDR, HWIO_ETR_ETFETB_PERIPHID5_RMSK)
#define HWIO_ETR_ETFETB_PERIPHID5_INM(m)      \
        in_dword_masked(HWIO_ETR_ETFETB_PERIPHID5_ADDR, m)
#define HWIO_ETR_ETFETB_PERIPHID5_OUT(v)      \
        out_dword(HWIO_ETR_ETFETB_PERIPHID5_ADDR,v)
#define HWIO_ETR_ETFETB_PERIPHID5_OUTM(m,v) \
        out_dword_masked_ns(HWIO_ETR_ETFETB_PERIPHID5_ADDR,m,v,HWIO_ETR_ETFETB_PERIPHID5_IN)
#define HWIO_ETR_ETFETB_PERIPHID5_PERIPHID5_BMSK                      0xffffffff
#define HWIO_ETR_ETFETB_PERIPHID5_PERIPHID5_SHFT                             0x0

#define HWIO_ETR_ETFETB_PERIPHID6_ADDR                                (ETR_ETFETB_ETFETB_CXTMC_F128W64K_REG_BASE      + 0x00000fd8)
#define HWIO_ETR_ETFETB_PERIPHID6_RMSK                                0xffffffff
#define HWIO_ETR_ETFETB_PERIPHID6_IN          \
        in_dword_masked(HWIO_ETR_ETFETB_PERIPHID6_ADDR, HWIO_ETR_ETFETB_PERIPHID6_RMSK)
#define HWIO_ETR_ETFETB_PERIPHID6_INM(m)      \
        in_dword_masked(HWIO_ETR_ETFETB_PERIPHID6_ADDR, m)
#define HWIO_ETR_ETFETB_PERIPHID6_OUT(v)      \
        out_dword(HWIO_ETR_ETFETB_PERIPHID6_ADDR,v)
#define HWIO_ETR_ETFETB_PERIPHID6_OUTM(m,v) \
        out_dword_masked_ns(HWIO_ETR_ETFETB_PERIPHID6_ADDR,m,v,HWIO_ETR_ETFETB_PERIPHID6_IN)
#define HWIO_ETR_ETFETB_PERIPHID6_PERIPHID6_BMSK                      0xffffffff
#define HWIO_ETR_ETFETB_PERIPHID6_PERIPHID6_SHFT                             0x0

#define HWIO_ETR_ETFETB_PERIPHID7_ADDR                                (ETR_ETFETB_ETFETB_CXTMC_F128W64K_REG_BASE      + 0x00000fdc)
#define HWIO_ETR_ETFETB_PERIPHID7_RMSK                                0xffffffff
#define HWIO_ETR_ETFETB_PERIPHID7_IN          \
        in_dword_masked(HWIO_ETR_ETFETB_PERIPHID7_ADDR, HWIO_ETR_ETFETB_PERIPHID7_RMSK)
#define HWIO_ETR_ETFETB_PERIPHID7_INM(m)      \
        in_dword_masked(HWIO_ETR_ETFETB_PERIPHID7_ADDR, m)
#define HWIO_ETR_ETFETB_PERIPHID7_OUT(v)      \
        out_dword(HWIO_ETR_ETFETB_PERIPHID7_ADDR,v)
#define HWIO_ETR_ETFETB_PERIPHID7_OUTM(m,v) \
        out_dword_masked_ns(HWIO_ETR_ETFETB_PERIPHID7_ADDR,m,v,HWIO_ETR_ETFETB_PERIPHID7_IN)
#define HWIO_ETR_ETFETB_PERIPHID7_PERIPHID7_BMSK                      0xffffffff
#define HWIO_ETR_ETFETB_PERIPHID7_PERIPHID7_SHFT                             0x0

#define HWIO_ETR_ETFETB_COMPID0_ADDR                                  (ETR_ETFETB_ETFETB_CXTMC_F128W64K_REG_BASE      + 0x00000ff0)
#define HWIO_ETR_ETFETB_COMPID0_RMSK                                        0xff
#define HWIO_ETR_ETFETB_COMPID0_IN          \
        in_dword_masked(HWIO_ETR_ETFETB_COMPID0_ADDR, HWIO_ETR_ETFETB_COMPID0_RMSK)
#define HWIO_ETR_ETFETB_COMPID0_INM(m)      \
        in_dword_masked(HWIO_ETR_ETFETB_COMPID0_ADDR, m)
#define HWIO_ETR_ETFETB_COMPID0_PREAMBLE_BMSK                               0xff
#define HWIO_ETR_ETFETB_COMPID0_PREAMBLE_SHFT                                0x0

#define HWIO_ETR_ETFETB_COMPID1_ADDR                                  (ETR_ETFETB_ETFETB_CXTMC_F128W64K_REG_BASE      + 0x00000ff4)
#define HWIO_ETR_ETFETB_COMPID1_RMSK                                        0xff
#define HWIO_ETR_ETFETB_COMPID1_IN          \
        in_dword_masked(HWIO_ETR_ETFETB_COMPID1_ADDR, HWIO_ETR_ETFETB_COMPID1_RMSK)
#define HWIO_ETR_ETFETB_COMPID1_INM(m)      \
        in_dword_masked(HWIO_ETR_ETFETB_COMPID1_ADDR, m)
#define HWIO_ETR_ETFETB_COMPID1_CLASS_BMSK                                  0xf0
#define HWIO_ETR_ETFETB_COMPID1_CLASS_SHFT                                   0x4
#define HWIO_ETR_ETFETB_COMPID1_PREAMBLE_BMSK                                0xf
#define HWIO_ETR_ETFETB_COMPID1_PREAMBLE_SHFT                                0x0

#define HWIO_ETR_ETFETB_COMPID2_ADDR                                  (ETR_ETFETB_ETFETB_CXTMC_F128W64K_REG_BASE      + 0x00000ff8)
#define HWIO_ETR_ETFETB_COMPID2_RMSK                                        0xff
#define HWIO_ETR_ETFETB_COMPID2_IN          \
        in_dword_masked(HWIO_ETR_ETFETB_COMPID2_ADDR, HWIO_ETR_ETFETB_COMPID2_RMSK)
#define HWIO_ETR_ETFETB_COMPID2_INM(m)      \
        in_dword_masked(HWIO_ETR_ETFETB_COMPID2_ADDR, m)
#define HWIO_ETR_ETFETB_COMPID2_PREAMBLE_BMSK                               0xff
#define HWIO_ETR_ETFETB_COMPID2_PREAMBLE_SHFT                                0x0

#define HWIO_ETR_ETFETB_COMPID3_ADDR                                  (ETR_ETFETB_ETFETB_CXTMC_F128W64K_REG_BASE      + 0x00000ffc)
#define HWIO_ETR_ETFETB_COMPID3_RMSK                                        0xff
#define HWIO_ETR_ETFETB_COMPID3_IN          \
        in_dword_masked(HWIO_ETR_ETFETB_COMPID3_ADDR, HWIO_ETR_ETFETB_COMPID3_RMSK)
#define HWIO_ETR_ETFETB_COMPID3_INM(m)      \
        in_dword_masked(HWIO_ETR_ETFETB_COMPID3_ADDR, m)
#define HWIO_ETR_ETFETB_COMPID3_PREAMBLE_BMSK                               0xff
#define HWIO_ETR_ETFETB_COMPID3_PREAMBLE_SHFT                                0x0

/*----------------------------------------------------------------------------
 * MODULE: S_GCCMS_REG
 *--------------------------------------------------------------------------*/

#define S_GCCMS_REG_REG_BASE                                                                       (S_GCCMS_BASE      + 0x00000000)

#define HWIO_S_GCCMS_MDDR0_PLL1_MODE_ADDR                                                          (S_GCCMS_REG_REG_BASE      + 0x00010000)
#define HWIO_S_GCCMS_MDDR0_PLL1_MODE_RMSK                                                          0xffffffff
#define HWIO_S_GCCMS_MDDR0_PLL1_MODE_IN          \
        in_dword_masked(HWIO_S_GCCMS_MDDR0_PLL1_MODE_ADDR, HWIO_S_GCCMS_MDDR0_PLL1_MODE_RMSK)
#define HWIO_S_GCCMS_MDDR0_PLL1_MODE_INM(m)      \
        in_dword_masked(HWIO_S_GCCMS_MDDR0_PLL1_MODE_ADDR, m)
#define HWIO_S_GCCMS_MDDR0_PLL1_MODE_OUT(v)      \
        out_dword(HWIO_S_GCCMS_MDDR0_PLL1_MODE_ADDR,v)
#define HWIO_S_GCCMS_MDDR0_PLL1_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_S_GCCMS_MDDR0_PLL1_MODE_ADDR,m,v,HWIO_S_GCCMS_MDDR0_PLL1_MODE_IN)
#define HWIO_S_GCCMS_MDDR0_PLL1_MODE_LOCK_DET_BMSK                                                 0x80000000
#define HWIO_S_GCCMS_MDDR0_PLL1_MODE_LOCK_DET_SHFT                                                       0x1f
#define HWIO_S_GCCMS_MDDR0_PLL1_MODE_UNDEFINED_30_25_BMSK                                          0x7e000000
#define HWIO_S_GCCMS_MDDR0_PLL1_MODE_UNDEFINED_30_25_SHFT                                                0x19
#define HWIO_S_GCCMS_MDDR0_PLL1_MODE_APC_PDN_BMSK                                                   0x1000000
#define HWIO_S_GCCMS_MDDR0_PLL1_MODE_APC_PDN_SHFT                                                        0x18
#define HWIO_S_GCCMS_MDDR0_PLL1_MODE_UNDEFINED_23_4_BMSK                                             0xfffff0
#define HWIO_S_GCCMS_MDDR0_PLL1_MODE_UNDEFINED_23_4_SHFT                                                  0x4
#define HWIO_S_GCCMS_MDDR0_PLL1_MODE_PLLTEST_BMSK                                                         0x8
#define HWIO_S_GCCMS_MDDR0_PLL1_MODE_PLLTEST_SHFT                                                         0x3
#define HWIO_S_GCCMS_MDDR0_PLL1_MODE_RESET_N_BMSK                                                         0x4
#define HWIO_S_GCCMS_MDDR0_PLL1_MODE_RESET_N_SHFT                                                         0x2
#define HWIO_S_GCCMS_MDDR0_PLL1_MODE_BYPASSNL_BMSK                                                        0x2
#define HWIO_S_GCCMS_MDDR0_PLL1_MODE_BYPASSNL_SHFT                                                        0x1
#define HWIO_S_GCCMS_MDDR0_PLL1_MODE_OUTCTRL_BMSK                                                         0x1
#define HWIO_S_GCCMS_MDDR0_PLL1_MODE_OUTCTRL_SHFT                                                         0x0

#define HWIO_S_GCCMS_MDDR0_PLL1_L_VAL_ADDR                                                         (S_GCCMS_REG_REG_BASE      + 0x00010008)
#define HWIO_S_GCCMS_MDDR0_PLL1_L_VAL_RMSK                                                         0xffffffff
#define HWIO_S_GCCMS_MDDR0_PLL1_L_VAL_IN          \
        in_dword_masked(HWIO_S_GCCMS_MDDR0_PLL1_L_VAL_ADDR, HWIO_S_GCCMS_MDDR0_PLL1_L_VAL_RMSK)
#define HWIO_S_GCCMS_MDDR0_PLL1_L_VAL_INM(m)      \
        in_dword_masked(HWIO_S_GCCMS_MDDR0_PLL1_L_VAL_ADDR, m)
#define HWIO_S_GCCMS_MDDR0_PLL1_L_VAL_OUT(v)      \
        out_dword(HWIO_S_GCCMS_MDDR0_PLL1_L_VAL_ADDR,v)
#define HWIO_S_GCCMS_MDDR0_PLL1_L_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_S_GCCMS_MDDR0_PLL1_L_VAL_ADDR,m,v,HWIO_S_GCCMS_MDDR0_PLL1_L_VAL_IN)
#define HWIO_S_GCCMS_MDDR0_PLL1_L_VAL_UNDEFINED_31_8_BMSK                                          0xffffff00
#define HWIO_S_GCCMS_MDDR0_PLL1_L_VAL_UNDEFINED_31_8_SHFT                                                 0x8
#define HWIO_S_GCCMS_MDDR0_PLL1_L_VAL_L_VAL_BMSK                                                         0xff
#define HWIO_S_GCCMS_MDDR0_PLL1_L_VAL_L_VAL_SHFT                                                          0x0

#define HWIO_S_GCCMS_MDDR0_PLL1_ALPHA_VAL_ADDR                                                     (S_GCCMS_REG_REG_BASE      + 0x00010010)
#define HWIO_S_GCCMS_MDDR0_PLL1_ALPHA_VAL_RMSK                                                     0xffffffff
#define HWIO_S_GCCMS_MDDR0_PLL1_ALPHA_VAL_IN          \
        in_dword_masked(HWIO_S_GCCMS_MDDR0_PLL1_ALPHA_VAL_ADDR, HWIO_S_GCCMS_MDDR0_PLL1_ALPHA_VAL_RMSK)
#define HWIO_S_GCCMS_MDDR0_PLL1_ALPHA_VAL_INM(m)      \
        in_dword_masked(HWIO_S_GCCMS_MDDR0_PLL1_ALPHA_VAL_ADDR, m)
#define HWIO_S_GCCMS_MDDR0_PLL1_ALPHA_VAL_OUT(v)      \
        out_dword(HWIO_S_GCCMS_MDDR0_PLL1_ALPHA_VAL_ADDR,v)
#define HWIO_S_GCCMS_MDDR0_PLL1_ALPHA_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_S_GCCMS_MDDR0_PLL1_ALPHA_VAL_ADDR,m,v,HWIO_S_GCCMS_MDDR0_PLL1_ALPHA_VAL_IN)
#define HWIO_S_GCCMS_MDDR0_PLL1_ALPHA_VAL_UNDEFINED_31_16_BMSK                                     0xffff0000
#define HWIO_S_GCCMS_MDDR0_PLL1_ALPHA_VAL_UNDEFINED_31_16_SHFT                                           0x10
#define HWIO_S_GCCMS_MDDR0_PLL1_ALPHA_VAL_ALPHA_VAL_BMSK                                               0xffff
#define HWIO_S_GCCMS_MDDR0_PLL1_ALPHA_VAL_ALPHA_VAL_SHFT                                                  0x0

#define HWIO_S_GCCMS_MDDR0_PLL1_USER_CTL_ADDR                                                      (S_GCCMS_REG_REG_BASE      + 0x00010018)
#define HWIO_S_GCCMS_MDDR0_PLL1_USER_CTL_RMSK                                                      0xffffffff
#define HWIO_S_GCCMS_MDDR0_PLL1_USER_CTL_IN          \
        in_dword_masked(HWIO_S_GCCMS_MDDR0_PLL1_USER_CTL_ADDR, HWIO_S_GCCMS_MDDR0_PLL1_USER_CTL_RMSK)
#define HWIO_S_GCCMS_MDDR0_PLL1_USER_CTL_INM(m)      \
        in_dword_masked(HWIO_S_GCCMS_MDDR0_PLL1_USER_CTL_ADDR, m)
#define HWIO_S_GCCMS_MDDR0_PLL1_USER_CTL_OUT(v)      \
        out_dword(HWIO_S_GCCMS_MDDR0_PLL1_USER_CTL_ADDR,v)
#define HWIO_S_GCCMS_MDDR0_PLL1_USER_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_S_GCCMS_MDDR0_PLL1_USER_CTL_ADDR,m,v,HWIO_S_GCCMS_MDDR0_PLL1_USER_CTL_IN)
#define HWIO_S_GCCMS_MDDR0_PLL1_USER_CTL_SPARE_BITS31_28_BMSK                                      0xf0000000
#define HWIO_S_GCCMS_MDDR0_PLL1_USER_CTL_SPARE_BITS31_28_SHFT                                            0x1c
#define HWIO_S_GCCMS_MDDR0_PLL1_USER_CTL_SSC_EN_BMSK                                                0x8000000
#define HWIO_S_GCCMS_MDDR0_PLL1_USER_CTL_SSC_EN_SHFT                                                     0x1b
#define HWIO_S_GCCMS_MDDR0_PLL1_USER_CTL_SPARE_BIT26_BMSK                                           0x4000000
#define HWIO_S_GCCMS_MDDR0_PLL1_USER_CTL_SPARE_BIT26_SHFT                                                0x1a
#define HWIO_S_GCCMS_MDDR0_PLL1_USER_CTL_ALPHA_MODE_BMSK                                            0x2000000
#define HWIO_S_GCCMS_MDDR0_PLL1_USER_CTL_ALPHA_MODE_SHFT                                                 0x19
#define HWIO_S_GCCMS_MDDR0_PLL1_USER_CTL_MN_EN_BMSK                                                 0x1000000
#define HWIO_S_GCCMS_MDDR0_PLL1_USER_CTL_MN_EN_SHFT                                                      0x18
#define HWIO_S_GCCMS_MDDR0_PLL1_USER_CTL_SPARE_BITS23_21_BMSK                                        0xe00000
#define HWIO_S_GCCMS_MDDR0_PLL1_USER_CTL_SPARE_BITS23_21_SHFT                                            0x15
#define HWIO_S_GCCMS_MDDR0_PLL1_USER_CTL_DCO_POST_DIV2_BMSK                                          0x100000
#define HWIO_S_GCCMS_MDDR0_PLL1_USER_CTL_DCO_POST_DIV2_SHFT                                              0x14
#define HWIO_S_GCCMS_MDDR0_PLL1_USER_CTL_SPARE_BITS19_13_BMSK                                         0xfe000
#define HWIO_S_GCCMS_MDDR0_PLL1_USER_CTL_SPARE_BITS19_13_SHFT                                             0xd
#define HWIO_S_GCCMS_MDDR0_PLL1_USER_CTL_PREDIV2_EN_BMSK                                               0x1000
#define HWIO_S_GCCMS_MDDR0_PLL1_USER_CTL_PREDIV2_EN_SHFT                                                  0xc
#define HWIO_S_GCCMS_MDDR0_PLL1_USER_CTL_SPARE_BITS11_10_BMSK                                           0xc00
#define HWIO_S_GCCMS_MDDR0_PLL1_USER_CTL_SPARE_BITS11_10_SHFT                                             0xa
#define HWIO_S_GCCMS_MDDR0_PLL1_USER_CTL_POSTDIV_CTL_BMSK                                               0x300
#define HWIO_S_GCCMS_MDDR0_PLL1_USER_CTL_POSTDIV_CTL_SHFT                                                 0x8
#define HWIO_S_GCCMS_MDDR0_PLL1_USER_CTL_INV_OUTPUT_BMSK                                                 0x80
#define HWIO_S_GCCMS_MDDR0_PLL1_USER_CTL_INV_OUTPUT_SHFT                                                  0x7
#define HWIO_S_GCCMS_MDDR0_PLL1_USER_CTL_SPARE_BITS_6_5_BMSK                                             0x60
#define HWIO_S_GCCMS_MDDR0_PLL1_USER_CTL_SPARE_BITS_6_5_SHFT                                              0x5
#define HWIO_S_GCCMS_MDDR0_PLL1_USER_CTL_LVTEST_EN_BMSK                                                  0x10
#define HWIO_S_GCCMS_MDDR0_PLL1_USER_CTL_LVTEST_EN_SHFT                                                   0x4
#define HWIO_S_GCCMS_MDDR0_PLL1_USER_CTL_LVEARLY_EN_BMSK                                                  0x8
#define HWIO_S_GCCMS_MDDR0_PLL1_USER_CTL_LVEARLY_EN_SHFT                                                  0x3
#define HWIO_S_GCCMS_MDDR0_PLL1_USER_CTL_LVAUX2_EN_BMSK                                                   0x4
#define HWIO_S_GCCMS_MDDR0_PLL1_USER_CTL_LVAUX2_EN_SHFT                                                   0x2
#define HWIO_S_GCCMS_MDDR0_PLL1_USER_CTL_LVAUX_EN_BMSK                                                    0x2
#define HWIO_S_GCCMS_MDDR0_PLL1_USER_CTL_LVAUX_EN_SHFT                                                    0x1
#define HWIO_S_GCCMS_MDDR0_PLL1_USER_CTL_LVMAIN_EN_BMSK                                                   0x1
#define HWIO_S_GCCMS_MDDR0_PLL1_USER_CTL_LVMAIN_EN_SHFT                                                   0x0

#define HWIO_S_GCCMS_MDDR0_PLL1_CONFIG_CTL_LO_ADDR                                                 (S_GCCMS_REG_REG_BASE      + 0x00010020)
#define HWIO_S_GCCMS_MDDR0_PLL1_CONFIG_CTL_LO_RMSK                                                 0xffbfffff
#define HWIO_S_GCCMS_MDDR0_PLL1_CONFIG_CTL_LO_IN          \
        in_dword_masked(HWIO_S_GCCMS_MDDR0_PLL1_CONFIG_CTL_LO_ADDR, HWIO_S_GCCMS_MDDR0_PLL1_CONFIG_CTL_LO_RMSK)
#define HWIO_S_GCCMS_MDDR0_PLL1_CONFIG_CTL_LO_INM(m)      \
        in_dword_masked(HWIO_S_GCCMS_MDDR0_PLL1_CONFIG_CTL_LO_ADDR, m)
#define HWIO_S_GCCMS_MDDR0_PLL1_CONFIG_CTL_LO_OUT(v)      \
        out_dword(HWIO_S_GCCMS_MDDR0_PLL1_CONFIG_CTL_LO_ADDR,v)
#define HWIO_S_GCCMS_MDDR0_PLL1_CONFIG_CTL_LO_OUTM(m,v) \
        out_dword_masked_ns(HWIO_S_GCCMS_MDDR0_PLL1_CONFIG_CTL_LO_ADDR,m,v,HWIO_S_GCCMS_MDDR0_PLL1_CONFIG_CTL_LO_IN)
#define HWIO_S_GCCMS_MDDR0_PLL1_CONFIG_CTL_LO_COMM_MODE_BMSK                                       0xc0000000
#define HWIO_S_GCCMS_MDDR0_PLL1_CONFIG_CTL_LO_COMM_MODE_SHFT                                             0x1e
#define HWIO_S_GCCMS_MDDR0_PLL1_CONFIG_CTL_LO_SAR_REF_BMSK                                         0x30000000
#define HWIO_S_GCCMS_MDDR0_PLL1_CONFIG_CTL_LO_SAR_REF_SHFT                                               0x1c
#define HWIO_S_GCCMS_MDDR0_PLL1_CONFIG_CTL_LO_SAR_DEL_BMSK                                          0x8000000
#define HWIO_S_GCCMS_MDDR0_PLL1_CONFIG_CTL_LO_SAR_DEL_SHFT                                               0x1b
#define HWIO_S_GCCMS_MDDR0_PLL1_CONFIG_CTL_LO_ICP_REF_SEL_BMSK                                      0x4000000
#define HWIO_S_GCCMS_MDDR0_PLL1_CONFIG_CTL_LO_ICP_REF_SEL_SHFT                                           0x1a
#define HWIO_S_GCCMS_MDDR0_PLL1_CONFIG_CTL_LO_REF_TRIM_BMSK                                         0x3800000
#define HWIO_S_GCCMS_MDDR0_PLL1_CONFIG_CTL_LO_REF_TRIM_SHFT                                              0x17
#define HWIO_S_GCCMS_MDDR0_PLL1_CONFIG_CTL_LO_FBC_ALPHA_CAL_SEL_BMSK                                 0x300000
#define HWIO_S_GCCMS_MDDR0_PLL1_CONFIG_CTL_LO_FBC_ALPHA_CAL_SEL_SHFT                                     0x14
#define HWIO_S_GCCMS_MDDR0_PLL1_CONFIG_CTL_LO_BBC_BETA_CAL_SEL_BMSK                                   0xc0000
#define HWIO_S_GCCMS_MDDR0_PLL1_CONFIG_CTL_LO_BBC_BETA_CAL_SEL_SHFT                                      0x12
#define HWIO_S_GCCMS_MDDR0_PLL1_CONFIG_CTL_LO_BBC_DOUBLET_LEN_SEL_BMSK                                0x30000
#define HWIO_S_GCCMS_MDDR0_PLL1_CONFIG_CTL_LO_BBC_DOUBLET_LEN_SEL_SHFT                                   0x10
#define HWIO_S_GCCMS_MDDR0_PLL1_CONFIG_CTL_LO_BBC_UPDATE_LEN_SEL_BMSK                                  0xc000
#define HWIO_S_GCCMS_MDDR0_PLL1_CONFIG_CTL_LO_BBC_UPDATE_LEN_SEL_SHFT                                     0xe
#define HWIO_S_GCCMS_MDDR0_PLL1_CONFIG_CTL_LO_P_FFA_SEL_BMSK                                           0x3c00
#define HWIO_S_GCCMS_MDDR0_PLL1_CONFIG_CTL_LO_P_FFA_SEL_SHFT                                              0xa
#define HWIO_S_GCCMS_MDDR0_PLL1_CONFIG_CTL_LO_K_P_TM_SEL_BMSK                                           0x300
#define HWIO_S_GCCMS_MDDR0_PLL1_CONFIG_CTL_LO_K_P_TM_SEL_SHFT                                             0x8
#define HWIO_S_GCCMS_MDDR0_PLL1_CONFIG_CTL_LO_K_I_TM_SEL_BMSK                                            0xc0
#define HWIO_S_GCCMS_MDDR0_PLL1_CONFIG_CTL_LO_K_I_TM_SEL_SHFT                                             0x6
#define HWIO_S_GCCMS_MDDR0_PLL1_CONFIG_CTL_LO_K_P_FFA_SEL_BMSK                                           0x30
#define HWIO_S_GCCMS_MDDR0_PLL1_CONFIG_CTL_LO_K_P_FFA_SEL_SHFT                                            0x4
#define HWIO_S_GCCMS_MDDR0_PLL1_CONFIG_CTL_LO_K_I_FFA_SEL_BMSK                                            0xc
#define HWIO_S_GCCMS_MDDR0_PLL1_CONFIG_CTL_LO_K_I_FFA_SEL_SHFT                                            0x2
#define HWIO_S_GCCMS_MDDR0_PLL1_CONFIG_CTL_LO_PFD_DZSEL_BMSK                                              0x3
#define HWIO_S_GCCMS_MDDR0_PLL1_CONFIG_CTL_LO_PFD_DZSEL_SHFT                                              0x0

#define HWIO_S_GCCMS_MDDR0_PLL1_CONFIG_CTL_HI_ADDR                                                 (S_GCCMS_REG_REG_BASE      + 0x00010024)
#define HWIO_S_GCCMS_MDDR0_PLL1_CONFIG_CTL_HI_RMSK                                                 0xfffffbff
#define HWIO_S_GCCMS_MDDR0_PLL1_CONFIG_CTL_HI_IN          \
        in_dword_masked(HWIO_S_GCCMS_MDDR0_PLL1_CONFIG_CTL_HI_ADDR, HWIO_S_GCCMS_MDDR0_PLL1_CONFIG_CTL_HI_RMSK)
#define HWIO_S_GCCMS_MDDR0_PLL1_CONFIG_CTL_HI_INM(m)      \
        in_dword_masked(HWIO_S_GCCMS_MDDR0_PLL1_CONFIG_CTL_HI_ADDR, m)
#define HWIO_S_GCCMS_MDDR0_PLL1_CONFIG_CTL_HI_OUT(v)      \
        out_dword(HWIO_S_GCCMS_MDDR0_PLL1_CONFIG_CTL_HI_ADDR,v)
#define HWIO_S_GCCMS_MDDR0_PLL1_CONFIG_CTL_HI_OUTM(m,v) \
        out_dword_masked_ns(HWIO_S_GCCMS_MDDR0_PLL1_CONFIG_CTL_HI_ADDR,m,v,HWIO_S_GCCMS_MDDR0_PLL1_CONFIG_CTL_HI_IN)
#define HWIO_S_GCCMS_MDDR0_PLL1_CONFIG_CTL_HI_RSV_BMSK                                             0xffffe000
#define HWIO_S_GCCMS_MDDR0_PLL1_CONFIG_CTL_HI_RSV_SHFT                                                    0xd
#define HWIO_S_GCCMS_MDDR0_PLL1_CONFIG_CTL_HI_DUTY_CYCLE_CTRL_OVERRIDE_BMSK                            0x1000
#define HWIO_S_GCCMS_MDDR0_PLL1_CONFIG_CTL_HI_DUTY_CYCLE_CTRL_OVERRIDE_SHFT                               0xc
#define HWIO_S_GCCMS_MDDR0_PLL1_CONFIG_CTL_HI_CFA_GLITCH_DETECT_BYPASS_BMSK                             0x800
#define HWIO_S_GCCMS_MDDR0_PLL1_CONFIG_CTL_HI_CFA_GLITCH_DETECT_BYPASS_SHFT                               0xb
#define HWIO_S_GCCMS_MDDR0_PLL1_CONFIG_CTL_HI_DUTY_CYCLE_ADJ_BMSK                                       0x3c0
#define HWIO_S_GCCMS_MDDR0_PLL1_CONFIG_CTL_HI_DUTY_CYCLE_ADJ_SHFT                                         0x6
#define HWIO_S_GCCMS_MDDR0_PLL1_CONFIG_CTL_HI_DUTY_CYCLE_EN_BMSK                                         0x20
#define HWIO_S_GCCMS_MDDR0_PLL1_CONFIG_CTL_HI_DUTY_CYCLE_EN_SHFT                                          0x5
#define HWIO_S_GCCMS_MDDR0_PLL1_CONFIG_CTL_HI_DROOP_EN_DLY_BMSK                                          0x18
#define HWIO_S_GCCMS_MDDR0_PLL1_CONFIG_CTL_HI_DROOP_EN_DLY_SHFT                                           0x3
#define HWIO_S_GCCMS_MDDR0_PLL1_CONFIG_CTL_HI_ENABLE_LOW_JITTER_MODE_BMSK                                 0x4
#define HWIO_S_GCCMS_MDDR0_PLL1_CONFIG_CTL_HI_ENABLE_LOW_JITTER_MODE_SHFT                                 0x2
#define HWIO_S_GCCMS_MDDR0_PLL1_CONFIG_CTL_HI_CHARGE_PUMP_REF_ADJ_BMSK                                    0x3
#define HWIO_S_GCCMS_MDDR0_PLL1_CONFIG_CTL_HI_CHARGE_PUMP_REF_ADJ_SHFT                                    0x0

#define HWIO_S_GCCMS_MDDR0_PLL1_STATUS_ADDR                                                        (S_GCCMS_REG_REG_BASE      + 0x00010028)
#define HWIO_S_GCCMS_MDDR0_PLL1_STATUS_RMSK                                                        0xffffffff
#define HWIO_S_GCCMS_MDDR0_PLL1_STATUS_IN          \
        in_dword_masked(HWIO_S_GCCMS_MDDR0_PLL1_STATUS_ADDR, HWIO_S_GCCMS_MDDR0_PLL1_STATUS_RMSK)
#define HWIO_S_GCCMS_MDDR0_PLL1_STATUS_INM(m)      \
        in_dword_masked(HWIO_S_GCCMS_MDDR0_PLL1_STATUS_ADDR, m)
#define HWIO_S_GCCMS_MDDR0_PLL1_STATUS_STATUS_BMSK                                                 0xffffffff
#define HWIO_S_GCCMS_MDDR0_PLL1_STATUS_STATUS_SHFT                                                        0x0

#define HWIO_S_GCCMS_MDDR0_PLL1_TEST_CTL_LO_ADDR                                                   (S_GCCMS_REG_REG_BASE      + 0x00010030)
#define HWIO_S_GCCMS_MDDR0_PLL1_TEST_CTL_LO_RMSK                                                   0xfffff7ff
#define HWIO_S_GCCMS_MDDR0_PLL1_TEST_CTL_LO_IN          \
        in_dword_masked(HWIO_S_GCCMS_MDDR0_PLL1_TEST_CTL_LO_ADDR, HWIO_S_GCCMS_MDDR0_PLL1_TEST_CTL_LO_RMSK)
#define HWIO_S_GCCMS_MDDR0_PLL1_TEST_CTL_LO_INM(m)      \
        in_dword_masked(HWIO_S_GCCMS_MDDR0_PLL1_TEST_CTL_LO_ADDR, m)
#define HWIO_S_GCCMS_MDDR0_PLL1_TEST_CTL_LO_OUT(v)      \
        out_dword(HWIO_S_GCCMS_MDDR0_PLL1_TEST_CTL_LO_ADDR,v)
#define HWIO_S_GCCMS_MDDR0_PLL1_TEST_CTL_LO_OUTM(m,v) \
        out_dword_masked_ns(HWIO_S_GCCMS_MDDR0_PLL1_TEST_CTL_LO_ADDR,m,v,HWIO_S_GCCMS_MDDR0_PLL1_TEST_CTL_LO_IN)
#define HWIO_S_GCCMS_MDDR0_PLL1_TEST_CTL_LO_D_FINE_OVERRIDE_VALUE_0_BMSK                           0xe0000000
#define HWIO_S_GCCMS_MDDR0_PLL1_TEST_CTL_LO_D_FINE_OVERRIDE_VALUE_0_SHFT                                 0x1d
#define HWIO_S_GCCMS_MDDR0_PLL1_TEST_CTL_LO_LOCK_THRESHOLD_SEL_D_FINE_OVERRIDE_VAL_BMSK            0x18000000
#define HWIO_S_GCCMS_MDDR0_PLL1_TEST_CTL_LO_LOCK_THRESHOLD_SEL_D_FINE_OVERRIDE_VAL_SHFT                  0x1b
#define HWIO_S_GCCMS_MDDR0_PLL1_TEST_CTL_LO_LOCK_FAILURE_TIMEOUT_D_FINE_OVERRIDE_VAL_BMSK           0x4000000
#define HWIO_S_GCCMS_MDDR0_PLL1_TEST_CTL_LO_LOCK_FAILURE_TIMEOUT_D_FINE_OVERRIDE_VAL_SHFT                0x1a
#define HWIO_S_GCCMS_MDDR0_PLL1_TEST_CTL_LO_D_FINE_OVERRIDE_BMSK                                    0x2000000
#define HWIO_S_GCCMS_MDDR0_PLL1_TEST_CTL_LO_D_FINE_OVERRIDE_SHFT                                         0x19
#define HWIO_S_GCCMS_MDDR0_PLL1_TEST_CTL_LO_G_BWC_OVERRIDE_VALUE_BMSK                               0x1fc0000
#define HWIO_S_GCCMS_MDDR0_PLL1_TEST_CTL_LO_G_BWC_OVERRIDE_VALUE_SHFT                                    0x12
#define HWIO_S_GCCMS_MDDR0_PLL1_TEST_CTL_LO_G_BWC_OVERRIDE_BMSK                                       0x20000
#define HWIO_S_GCCMS_MDDR0_PLL1_TEST_CTL_LO_G_BWC_OVERRIDE_SHFT                                          0x11
#define HWIO_S_GCCMS_MDDR0_PLL1_TEST_CTL_LO_STAY_IN_CFA_BMSK                                          0x10000
#define HWIO_S_GCCMS_MDDR0_PLL1_TEST_CTL_LO_STAY_IN_CFA_SHFT                                             0x10
#define HWIO_S_GCCMS_MDDR0_PLL1_TEST_CTL_LO_SKIP_FFA_BMSK                                              0x8000
#define HWIO_S_GCCMS_MDDR0_PLL1_TEST_CTL_LO_SKIP_FFA_SHFT                                                 0xf
#define HWIO_S_GCCMS_MDDR0_PLL1_TEST_CTL_LO_SKIP_CFA_BMSK                                              0x4000
#define HWIO_S_GCCMS_MDDR0_PLL1_TEST_CTL_LO_SKIP_CFA_SHFT                                                 0xe
#define HWIO_S_GCCMS_MDDR0_PLL1_TEST_CTL_LO_RESET_FFA_TM_ACCUM_BMSK                                    0x2000
#define HWIO_S_GCCMS_MDDR0_PLL1_TEST_CTL_LO_RESET_FFA_TM_ACCUM_SHFT                                       0xd
#define HWIO_S_GCCMS_MDDR0_PLL1_TEST_CTL_LO_RESET_CFA_ACCUM_BMSK                                       0x1000
#define HWIO_S_GCCMS_MDDR0_PLL1_TEST_CTL_LO_RESET_CFA_ACCUM_SHFT                                          0xc
#define HWIO_S_GCCMS_MDDR0_PLL1_TEST_CTL_LO_DISABLE_LFSR_BMSK                                           0x400
#define HWIO_S_GCCMS_MDDR0_PLL1_TEST_CTL_LO_DISABLE_LFSR_SHFT                                             0xa
#define HWIO_S_GCCMS_MDDR0_PLL1_TEST_CTL_LO_ENABLE_BBC_BMSK                                             0x200
#define HWIO_S_GCCMS_MDDR0_PLL1_TEST_CTL_LO_ENABLE_BBC_SHFT                                               0x9
#define HWIO_S_GCCMS_MDDR0_PLL1_TEST_CTL_LO_PLL_STATUS_SEL_BMSK                                         0x1c0
#define HWIO_S_GCCMS_MDDR0_PLL1_TEST_CTL_LO_PLL_STATUS_SEL_SHFT                                           0x6
#define HWIO_S_GCCMS_MDDR0_PLL1_TEST_CTL_LO_DTEST_SEL_BMSK                                               0x20
#define HWIO_S_GCCMS_MDDR0_PLL1_TEST_CTL_LO_DTEST_SEL_SHFT                                                0x5
#define HWIO_S_GCCMS_MDDR0_PLL1_TEST_CTL_LO_BYP_TESTAMP_BMSK                                             0x10
#define HWIO_S_GCCMS_MDDR0_PLL1_TEST_CTL_LO_BYP_TESTAMP_SHFT                                              0x4
#define HWIO_S_GCCMS_MDDR0_PLL1_TEST_CTL_LO_ATEST1_SEL_NMOSC_CFG_BMSK                                     0x8
#define HWIO_S_GCCMS_MDDR0_PLL1_TEST_CTL_LO_ATEST1_SEL_NMOSC_CFG_SHFT                                     0x3
#define HWIO_S_GCCMS_MDDR0_PLL1_TEST_CTL_LO_ATEST0_SEL_NMOSC_CFG_BMSK                                     0x4
#define HWIO_S_GCCMS_MDDR0_PLL1_TEST_CTL_LO_ATEST0_SEL_NMOSC_CFG_SHFT                                     0x2
#define HWIO_S_GCCMS_MDDR0_PLL1_TEST_CTL_LO_ATEST1_EN_BMSK                                                0x2
#define HWIO_S_GCCMS_MDDR0_PLL1_TEST_CTL_LO_ATEST1_EN_SHFT                                                0x1
#define HWIO_S_GCCMS_MDDR0_PLL1_TEST_CTL_LO_ATEST0_EN_BMSK                                                0x1
#define HWIO_S_GCCMS_MDDR0_PLL1_TEST_CTL_LO_ATEST0_EN_SHFT                                                0x0

#define HWIO_S_GCCMS_MDDR0_PLL1_TEST_CTL_HI_ADDR                                                   (S_GCCMS_REG_REG_BASE      + 0x00010034)
#define HWIO_S_GCCMS_MDDR0_PLL1_TEST_CTL_HI_RMSK                                                   0xffffffff
#define HWIO_S_GCCMS_MDDR0_PLL1_TEST_CTL_HI_IN          \
        in_dword_masked(HWIO_S_GCCMS_MDDR0_PLL1_TEST_CTL_HI_ADDR, HWIO_S_GCCMS_MDDR0_PLL1_TEST_CTL_HI_RMSK)
#define HWIO_S_GCCMS_MDDR0_PLL1_TEST_CTL_HI_INM(m)      \
        in_dword_masked(HWIO_S_GCCMS_MDDR0_PLL1_TEST_CTL_HI_ADDR, m)
#define HWIO_S_GCCMS_MDDR0_PLL1_TEST_CTL_HI_OUT(v)      \
        out_dword(HWIO_S_GCCMS_MDDR0_PLL1_TEST_CTL_HI_ADDR,v)
#define HWIO_S_GCCMS_MDDR0_PLL1_TEST_CTL_HI_OUTM(m,v) \
        out_dword_masked_ns(HWIO_S_GCCMS_MDDR0_PLL1_TEST_CTL_HI_ADDR,m,v,HWIO_S_GCCMS_MDDR0_PLL1_TEST_CTL_HI_IN)
#define HWIO_S_GCCMS_MDDR0_PLL1_TEST_CTL_HI_FLIPY_BMSK                                             0x80000000
#define HWIO_S_GCCMS_MDDR0_PLL1_TEST_CTL_HI_FLIPY_SHFT                                                   0x1f
#define HWIO_S_GCCMS_MDDR0_PLL1_TEST_CTL_HI_CHARGE_PUMP_POWER_DOWN_BMSK                            0x40000000
#define HWIO_S_GCCMS_MDDR0_PLL1_TEST_CTL_HI_CHARGE_PUMP_POWER_DOWN_SHFT                                  0x1e
#define HWIO_S_GCCMS_MDDR0_PLL1_TEST_CTL_HI_ENABLE_FBC_BMSK                                        0x20000000
#define HWIO_S_GCCMS_MDDR0_PLL1_TEST_CTL_HI_ENABLE_FBC_SHFT                                              0x1d
#define HWIO_S_GCCMS_MDDR0_PLL1_TEST_CTL_HI_PTUNE_OVERRIDE_VALUE_BMSK                              0x1c000000
#define HWIO_S_GCCMS_MDDR0_PLL1_TEST_CTL_HI_PTUNE_OVERRIDE_VALUE_SHFT                                    0x1a
#define HWIO_S_GCCMS_MDDR0_PLL1_TEST_CTL_HI_PTUNE_OVERRIDE_BMSK                                     0x2000000
#define HWIO_S_GCCMS_MDDR0_PLL1_TEST_CTL_HI_PTUNE_OVERRIDE_SHFT                                          0x19
#define HWIO_S_GCCMS_MDDR0_PLL1_TEST_CTL_HI_DIV_DC_SEL_BMSK                                         0x1000000
#define HWIO_S_GCCMS_MDDR0_PLL1_TEST_CTL_HI_DIV_DC_SEL_SHFT                                              0x18
#define HWIO_S_GCCMS_MDDR0_PLL1_TEST_CTL_HI_SSC_MODE_NGEN_CFG_BMSK                                   0x800000
#define HWIO_S_GCCMS_MDDR0_PLL1_TEST_CTL_HI_SSC_MODE_NGEN_CFG_SHFT                                       0x17
#define HWIO_S_GCCMS_MDDR0_PLL1_TEST_CTL_HI_NGEN_CFG_BMSK                                            0x400000
#define HWIO_S_GCCMS_MDDR0_PLL1_TEST_CTL_HI_NGEN_CFG_SHFT                                                0x16
#define HWIO_S_GCCMS_MDDR0_PLL1_TEST_CTL_HI_NGEN_EN_BMSK                                             0x200000
#define HWIO_S_GCCMS_MDDR0_PLL1_TEST_CTL_HI_NGEN_EN_SHFT                                                 0x15
#define HWIO_S_GCCMS_MDDR0_PLL1_TEST_CTL_HI_CHARGE_PUMP_BIAS_BYPASS_BMSK                             0x100000
#define HWIO_S_GCCMS_MDDR0_PLL1_TEST_CTL_HI_CHARGE_PUMP_BIAS_BYPASS_SHFT                                 0x14
#define HWIO_S_GCCMS_MDDR0_PLL1_TEST_CTL_HI_ENABLE_DEM_IN_DCO_DAC_BMSK                                0x80000
#define HWIO_S_GCCMS_MDDR0_PLL1_TEST_CTL_HI_ENABLE_DEM_IN_DCO_DAC_SHFT                                   0x13
#define HWIO_S_GCCMS_MDDR0_PLL1_TEST_CTL_HI_NMOSC_EN_BMSK                                             0x40000
#define HWIO_S_GCCMS_MDDR0_PLL1_TEST_CTL_HI_NMOSC_EN_SHFT                                                0x12
#define HWIO_S_GCCMS_MDDR0_PLL1_TEST_CTL_HI_LV_TEST_SEL_BMSK                                          0x20000
#define HWIO_S_GCCMS_MDDR0_PLL1_TEST_CTL_HI_LV_TEST_SEL_SHFT                                             0x11
#define HWIO_S_GCCMS_MDDR0_PLL1_TEST_CTL_HI_SHMOO_EN_BMSK                                             0x10000
#define HWIO_S_GCCMS_MDDR0_PLL1_TEST_CTL_HI_SHMOO_EN_SHFT                                                0x10
#define HWIO_S_GCCMS_MDDR0_PLL1_TEST_CTL_HI_ADC_TEST_CLK_SEL_BMSK                                      0x8000
#define HWIO_S_GCCMS_MDDR0_PLL1_TEST_CTL_HI_ADC_TEST_CLK_SEL_SHFT                                         0xf
#define HWIO_S_GCCMS_MDDR0_PLL1_TEST_CTL_HI_SEL_GLITCH_FILTER_IN_CTUNE_PATH_BMSK                       0x4000
#define HWIO_S_GCCMS_MDDR0_PLL1_TEST_CTL_HI_SEL_GLITCH_FILTER_IN_CTUNE_PATH_SHFT                          0xe
#define HWIO_S_GCCMS_MDDR0_PLL1_TEST_CTL_HI_D_EXT_SEL_BMSK                                             0x2000
#define HWIO_S_GCCMS_MDDR0_PLL1_TEST_CTL_HI_D_EXT_SEL_SHFT                                                0xd
#define HWIO_S_GCCMS_MDDR0_PLL1_TEST_CTL_HI_D_EXT_VAL_BMSK                                             0x1ff0
#define HWIO_S_GCCMS_MDDR0_PLL1_TEST_CTL_HI_D_EXT_VAL_SHFT                                                0x4
#define HWIO_S_GCCMS_MDDR0_PLL1_TEST_CTL_HI_ENTER_OLC_MODE_SEL_BMSK                                       0x8
#define HWIO_S_GCCMS_MDDR0_PLL1_TEST_CTL_HI_ENTER_OLC_MODE_SEL_SHFT                                       0x3
#define HWIO_S_GCCMS_MDDR0_PLL1_TEST_CTL_HI_D_FINE_OVERRIDE_VALUE_1_BMSK                                  0x7
#define HWIO_S_GCCMS_MDDR0_PLL1_TEST_CTL_HI_D_FINE_OVERRIDE_VALUE_1_SHFT                                  0x0

#define HWIO_S_GCCMS_MDDR0_PLL1_SSC_DELTA_ALPHA_ADDR                                               (S_GCCMS_REG_REG_BASE      + 0x00010044)
#define HWIO_S_GCCMS_MDDR0_PLL1_SSC_DELTA_ALPHA_RMSK                                               0xffffffff
#define HWIO_S_GCCMS_MDDR0_PLL1_SSC_DELTA_ALPHA_IN          \
        in_dword_masked(HWIO_S_GCCMS_MDDR0_PLL1_SSC_DELTA_ALPHA_ADDR, HWIO_S_GCCMS_MDDR0_PLL1_SSC_DELTA_ALPHA_RMSK)
#define HWIO_S_GCCMS_MDDR0_PLL1_SSC_DELTA_ALPHA_INM(m)      \
        in_dword_masked(HWIO_S_GCCMS_MDDR0_PLL1_SSC_DELTA_ALPHA_ADDR, m)
#define HWIO_S_GCCMS_MDDR0_PLL1_SSC_DELTA_ALPHA_OUT(v)      \
        out_dword(HWIO_S_GCCMS_MDDR0_PLL1_SSC_DELTA_ALPHA_ADDR,v)
#define HWIO_S_GCCMS_MDDR0_PLL1_SSC_DELTA_ALPHA_OUTM(m,v) \
        out_dword_masked_ns(HWIO_S_GCCMS_MDDR0_PLL1_SSC_DELTA_ALPHA_ADDR,m,v,HWIO_S_GCCMS_MDDR0_PLL1_SSC_DELTA_ALPHA_IN)
#define HWIO_S_GCCMS_MDDR0_PLL1_SSC_DELTA_ALPHA_UNDEFINED_31_8_BMSK                                0xffffff00
#define HWIO_S_GCCMS_MDDR0_PLL1_SSC_DELTA_ALPHA_UNDEFINED_31_8_SHFT                                       0x8
#define HWIO_S_GCCMS_MDDR0_PLL1_SSC_DELTA_ALPHA_VAL_BMSK                                                 0xff
#define HWIO_S_GCCMS_MDDR0_PLL1_SSC_DELTA_ALPHA_VAL_SHFT                                                  0x0

#define HWIO_S_GCCMS_MDDR0_PLL1_SSC_UPDATE_RATE_ADDR                                               (S_GCCMS_REG_REG_BASE      + 0x00010050)
#define HWIO_S_GCCMS_MDDR0_PLL1_SSC_UPDATE_RATE_RMSK                                               0xffffffff
#define HWIO_S_GCCMS_MDDR0_PLL1_SSC_UPDATE_RATE_IN          \
        in_dword_masked(HWIO_S_GCCMS_MDDR0_PLL1_SSC_UPDATE_RATE_ADDR, HWIO_S_GCCMS_MDDR0_PLL1_SSC_UPDATE_RATE_RMSK)
#define HWIO_S_GCCMS_MDDR0_PLL1_SSC_UPDATE_RATE_INM(m)      \
        in_dword_masked(HWIO_S_GCCMS_MDDR0_PLL1_SSC_UPDATE_RATE_ADDR, m)
#define HWIO_S_GCCMS_MDDR0_PLL1_SSC_UPDATE_RATE_OUT(v)      \
        out_dword(HWIO_S_GCCMS_MDDR0_PLL1_SSC_UPDATE_RATE_ADDR,v)
#define HWIO_S_GCCMS_MDDR0_PLL1_SSC_UPDATE_RATE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_S_GCCMS_MDDR0_PLL1_SSC_UPDATE_RATE_ADDR,m,v,HWIO_S_GCCMS_MDDR0_PLL1_SSC_UPDATE_RATE_IN)
#define HWIO_S_GCCMS_MDDR0_PLL1_SSC_UPDATE_RATE_UNDEFINED_31_8_BMSK                                0xffffff00
#define HWIO_S_GCCMS_MDDR0_PLL1_SSC_UPDATE_RATE_UNDEFINED_31_8_SHFT                                       0x8
#define HWIO_S_GCCMS_MDDR0_PLL1_SSC_UPDATE_RATE_VAL_BMSK                                                 0xff
#define HWIO_S_GCCMS_MDDR0_PLL1_SSC_UPDATE_RATE_VAL_SHFT                                                  0x0

#define HWIO_S_GCCMS_MDDR0_PLL1_BIST_CTL_ADDR                                                      (S_GCCMS_REG_REG_BASE      + 0x00010054)
#define HWIO_S_GCCMS_MDDR0_PLL1_BIST_CTL_RMSK                                                      0xffffffff
#define HWIO_S_GCCMS_MDDR0_PLL1_BIST_CTL_IN          \
        in_dword_masked(HWIO_S_GCCMS_MDDR0_PLL1_BIST_CTL_ADDR, HWIO_S_GCCMS_MDDR0_PLL1_BIST_CTL_RMSK)
#define HWIO_S_GCCMS_MDDR0_PLL1_BIST_CTL_INM(m)      \
        in_dword_masked(HWIO_S_GCCMS_MDDR0_PLL1_BIST_CTL_ADDR, m)
#define HWIO_S_GCCMS_MDDR0_PLL1_BIST_CTL_OUT(v)      \
        out_dword(HWIO_S_GCCMS_MDDR0_PLL1_BIST_CTL_ADDR,v)
#define HWIO_S_GCCMS_MDDR0_PLL1_BIST_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_S_GCCMS_MDDR0_PLL1_BIST_CTL_ADDR,m,v,HWIO_S_GCCMS_MDDR0_PLL1_BIST_CTL_IN)
#define HWIO_S_GCCMS_MDDR0_PLL1_BIST_CTL_RESERBED_BITS31_12_BMSK                                   0xfffff000
#define HWIO_S_GCCMS_MDDR0_PLL1_BIST_CTL_RESERBED_BITS31_12_SHFT                                          0xc
#define HWIO_S_GCCMS_MDDR0_PLL1_BIST_CTL_BIST_CTL_BMSK                                                  0xfff
#define HWIO_S_GCCMS_MDDR0_PLL1_BIST_CTL_BIST_CTL_SHFT                                                    0x0

#define HWIO_S_GCCMS_MDDR1_PLL1_MODE_ADDR                                                          (S_GCCMS_REG_REG_BASE      + 0x00030000)
#define HWIO_S_GCCMS_MDDR1_PLL1_MODE_RMSK                                                          0xffffffff
#define HWIO_S_GCCMS_MDDR1_PLL1_MODE_IN          \
        in_dword_masked(HWIO_S_GCCMS_MDDR1_PLL1_MODE_ADDR, HWIO_S_GCCMS_MDDR1_PLL1_MODE_RMSK)
#define HWIO_S_GCCMS_MDDR1_PLL1_MODE_INM(m)      \
        in_dword_masked(HWIO_S_GCCMS_MDDR1_PLL1_MODE_ADDR, m)
#define HWIO_S_GCCMS_MDDR1_PLL1_MODE_OUT(v)      \
        out_dword(HWIO_S_GCCMS_MDDR1_PLL1_MODE_ADDR,v)
#define HWIO_S_GCCMS_MDDR1_PLL1_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_S_GCCMS_MDDR1_PLL1_MODE_ADDR,m,v,HWIO_S_GCCMS_MDDR1_PLL1_MODE_IN)
#define HWIO_S_GCCMS_MDDR1_PLL1_MODE_LOCK_DET_BMSK                                                 0x80000000
#define HWIO_S_GCCMS_MDDR1_PLL1_MODE_LOCK_DET_SHFT                                                       0x1f
#define HWIO_S_GCCMS_MDDR1_PLL1_MODE_UNDEFINED_30_25_BMSK                                          0x7e000000
#define HWIO_S_GCCMS_MDDR1_PLL1_MODE_UNDEFINED_30_25_SHFT                                                0x19
#define HWIO_S_GCCMS_MDDR1_PLL1_MODE_APC_PDN_BMSK                                                   0x1000000
#define HWIO_S_GCCMS_MDDR1_PLL1_MODE_APC_PDN_SHFT                                                        0x18
#define HWIO_S_GCCMS_MDDR1_PLL1_MODE_UNDEFINED_23_4_BMSK                                             0xfffff0
#define HWIO_S_GCCMS_MDDR1_PLL1_MODE_UNDEFINED_23_4_SHFT                                                  0x4
#define HWIO_S_GCCMS_MDDR1_PLL1_MODE_PLLTEST_BMSK                                                         0x8
#define HWIO_S_GCCMS_MDDR1_PLL1_MODE_PLLTEST_SHFT                                                         0x3
#define HWIO_S_GCCMS_MDDR1_PLL1_MODE_RESET_N_BMSK                                                         0x4
#define HWIO_S_GCCMS_MDDR1_PLL1_MODE_RESET_N_SHFT                                                         0x2
#define HWIO_S_GCCMS_MDDR1_PLL1_MODE_BYPASSNL_BMSK                                                        0x2
#define HWIO_S_GCCMS_MDDR1_PLL1_MODE_BYPASSNL_SHFT                                                        0x1
#define HWIO_S_GCCMS_MDDR1_PLL1_MODE_OUTCTRL_BMSK                                                         0x1
#define HWIO_S_GCCMS_MDDR1_PLL1_MODE_OUTCTRL_SHFT                                                         0x0

#define HWIO_S_GCCMS_MDDR1_PLL1_L_VAL_ADDR                                                         (S_GCCMS_REG_REG_BASE      + 0x00030008)
#define HWIO_S_GCCMS_MDDR1_PLL1_L_VAL_RMSK                                                         0xffffffff
#define HWIO_S_GCCMS_MDDR1_PLL1_L_VAL_IN          \
        in_dword_masked(HWIO_S_GCCMS_MDDR1_PLL1_L_VAL_ADDR, HWIO_S_GCCMS_MDDR1_PLL1_L_VAL_RMSK)
#define HWIO_S_GCCMS_MDDR1_PLL1_L_VAL_INM(m)      \
        in_dword_masked(HWIO_S_GCCMS_MDDR1_PLL1_L_VAL_ADDR, m)
#define HWIO_S_GCCMS_MDDR1_PLL1_L_VAL_OUT(v)      \
        out_dword(HWIO_S_GCCMS_MDDR1_PLL1_L_VAL_ADDR,v)
#define HWIO_S_GCCMS_MDDR1_PLL1_L_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_S_GCCMS_MDDR1_PLL1_L_VAL_ADDR,m,v,HWIO_S_GCCMS_MDDR1_PLL1_L_VAL_IN)
#define HWIO_S_GCCMS_MDDR1_PLL1_L_VAL_UNDEFINED_31_8_BMSK                                          0xffffff00
#define HWIO_S_GCCMS_MDDR1_PLL1_L_VAL_UNDEFINED_31_8_SHFT                                                 0x8
#define HWIO_S_GCCMS_MDDR1_PLL1_L_VAL_L_VAL_BMSK                                                         0xff
#define HWIO_S_GCCMS_MDDR1_PLL1_L_VAL_L_VAL_SHFT                                                          0x0

#define HWIO_S_GCCMS_MDDR1_PLL1_ALPHA_VAL_ADDR                                                     (S_GCCMS_REG_REG_BASE      + 0x00030010)
#define HWIO_S_GCCMS_MDDR1_PLL1_ALPHA_VAL_RMSK                                                     0xffffffff
#define HWIO_S_GCCMS_MDDR1_PLL1_ALPHA_VAL_IN          \
        in_dword_masked(HWIO_S_GCCMS_MDDR1_PLL1_ALPHA_VAL_ADDR, HWIO_S_GCCMS_MDDR1_PLL1_ALPHA_VAL_RMSK)
#define HWIO_S_GCCMS_MDDR1_PLL1_ALPHA_VAL_INM(m)      \
        in_dword_masked(HWIO_S_GCCMS_MDDR1_PLL1_ALPHA_VAL_ADDR, m)
#define HWIO_S_GCCMS_MDDR1_PLL1_ALPHA_VAL_OUT(v)      \
        out_dword(HWIO_S_GCCMS_MDDR1_PLL1_ALPHA_VAL_ADDR,v)
#define HWIO_S_GCCMS_MDDR1_PLL1_ALPHA_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_S_GCCMS_MDDR1_PLL1_ALPHA_VAL_ADDR,m,v,HWIO_S_GCCMS_MDDR1_PLL1_ALPHA_VAL_IN)
#define HWIO_S_GCCMS_MDDR1_PLL1_ALPHA_VAL_UNDEFINED_31_16_BMSK                                     0xffff0000
#define HWIO_S_GCCMS_MDDR1_PLL1_ALPHA_VAL_UNDEFINED_31_16_SHFT                                           0x10
#define HWIO_S_GCCMS_MDDR1_PLL1_ALPHA_VAL_ALPHA_VAL_BMSK                                               0xffff
#define HWIO_S_GCCMS_MDDR1_PLL1_ALPHA_VAL_ALPHA_VAL_SHFT                                                  0x0

#define HWIO_S_GCCMS_MDDR1_PLL1_USER_CTL_ADDR                                                      (S_GCCMS_REG_REG_BASE      + 0x00030018)
#define HWIO_S_GCCMS_MDDR1_PLL1_USER_CTL_RMSK                                                      0xffffffff
#define HWIO_S_GCCMS_MDDR1_PLL1_USER_CTL_IN          \
        in_dword_masked(HWIO_S_GCCMS_MDDR1_PLL1_USER_CTL_ADDR, HWIO_S_GCCMS_MDDR1_PLL1_USER_CTL_RMSK)
#define HWIO_S_GCCMS_MDDR1_PLL1_USER_CTL_INM(m)      \
        in_dword_masked(HWIO_S_GCCMS_MDDR1_PLL1_USER_CTL_ADDR, m)
#define HWIO_S_GCCMS_MDDR1_PLL1_USER_CTL_OUT(v)      \
        out_dword(HWIO_S_GCCMS_MDDR1_PLL1_USER_CTL_ADDR,v)
#define HWIO_S_GCCMS_MDDR1_PLL1_USER_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_S_GCCMS_MDDR1_PLL1_USER_CTL_ADDR,m,v,HWIO_S_GCCMS_MDDR1_PLL1_USER_CTL_IN)
#define HWIO_S_GCCMS_MDDR1_PLL1_USER_CTL_SPARE_BITS31_28_BMSK                                      0xf0000000
#define HWIO_S_GCCMS_MDDR1_PLL1_USER_CTL_SPARE_BITS31_28_SHFT                                            0x1c
#define HWIO_S_GCCMS_MDDR1_PLL1_USER_CTL_SSC_EN_BMSK                                                0x8000000
#define HWIO_S_GCCMS_MDDR1_PLL1_USER_CTL_SSC_EN_SHFT                                                     0x1b
#define HWIO_S_GCCMS_MDDR1_PLL1_USER_CTL_SPARE_BIT26_BMSK                                           0x4000000
#define HWIO_S_GCCMS_MDDR1_PLL1_USER_CTL_SPARE_BIT26_SHFT                                                0x1a
#define HWIO_S_GCCMS_MDDR1_PLL1_USER_CTL_ALPHA_MODE_BMSK                                            0x2000000
#define HWIO_S_GCCMS_MDDR1_PLL1_USER_CTL_ALPHA_MODE_SHFT                                                 0x19
#define HWIO_S_GCCMS_MDDR1_PLL1_USER_CTL_MN_EN_BMSK                                                 0x1000000
#define HWIO_S_GCCMS_MDDR1_PLL1_USER_CTL_MN_EN_SHFT                                                      0x18
#define HWIO_S_GCCMS_MDDR1_PLL1_USER_CTL_SPARE_BITS23_21_BMSK                                        0xe00000
#define HWIO_S_GCCMS_MDDR1_PLL1_USER_CTL_SPARE_BITS23_21_SHFT                                            0x15
#define HWIO_S_GCCMS_MDDR1_PLL1_USER_CTL_DCO_POST_DIV2_BMSK                                          0x100000
#define HWIO_S_GCCMS_MDDR1_PLL1_USER_CTL_DCO_POST_DIV2_SHFT                                              0x14
#define HWIO_S_GCCMS_MDDR1_PLL1_USER_CTL_SPARE_BITS19_13_BMSK                                         0xfe000
#define HWIO_S_GCCMS_MDDR1_PLL1_USER_CTL_SPARE_BITS19_13_SHFT                                             0xd
#define HWIO_S_GCCMS_MDDR1_PLL1_USER_CTL_PREDIV2_EN_BMSK                                               0x1000
#define HWIO_S_GCCMS_MDDR1_PLL1_USER_CTL_PREDIV2_EN_SHFT                                                  0xc
#define HWIO_S_GCCMS_MDDR1_PLL1_USER_CTL_SPARE_BITS11_10_BMSK                                           0xc00
#define HWIO_S_GCCMS_MDDR1_PLL1_USER_CTL_SPARE_BITS11_10_SHFT                                             0xa
#define HWIO_S_GCCMS_MDDR1_PLL1_USER_CTL_POSTDIV_CTL_BMSK                                               0x300
#define HWIO_S_GCCMS_MDDR1_PLL1_USER_CTL_POSTDIV_CTL_SHFT                                                 0x8
#define HWIO_S_GCCMS_MDDR1_PLL1_USER_CTL_INV_OUTPUT_BMSK                                                 0x80
#define HWIO_S_GCCMS_MDDR1_PLL1_USER_CTL_INV_OUTPUT_SHFT                                                  0x7
#define HWIO_S_GCCMS_MDDR1_PLL1_USER_CTL_SPARE_BITS_6_5_BMSK                                             0x60
#define HWIO_S_GCCMS_MDDR1_PLL1_USER_CTL_SPARE_BITS_6_5_SHFT                                              0x5
#define HWIO_S_GCCMS_MDDR1_PLL1_USER_CTL_LVTEST_EN_BMSK                                                  0x10
#define HWIO_S_GCCMS_MDDR1_PLL1_USER_CTL_LVTEST_EN_SHFT                                                   0x4
#define HWIO_S_GCCMS_MDDR1_PLL1_USER_CTL_LVEARLY_EN_BMSK                                                  0x8
#define HWIO_S_GCCMS_MDDR1_PLL1_USER_CTL_LVEARLY_EN_SHFT                                                  0x3
#define HWIO_S_GCCMS_MDDR1_PLL1_USER_CTL_LVAUX2_EN_BMSK                                                   0x4
#define HWIO_S_GCCMS_MDDR1_PLL1_USER_CTL_LVAUX2_EN_SHFT                                                   0x2
#define HWIO_S_GCCMS_MDDR1_PLL1_USER_CTL_LVAUX_EN_BMSK                                                    0x2
#define HWIO_S_GCCMS_MDDR1_PLL1_USER_CTL_LVAUX_EN_SHFT                                                    0x1
#define HWIO_S_GCCMS_MDDR1_PLL1_USER_CTL_LVMAIN_EN_BMSK                                                   0x1
#define HWIO_S_GCCMS_MDDR1_PLL1_USER_CTL_LVMAIN_EN_SHFT                                                   0x0

#define HWIO_S_GCCMS_MDDR1_PLL1_CONFIG_CTL_LO_ADDR                                                 (S_GCCMS_REG_REG_BASE      + 0x00030020)
#define HWIO_S_GCCMS_MDDR1_PLL1_CONFIG_CTL_LO_RMSK                                                 0xffbfffff
#define HWIO_S_GCCMS_MDDR1_PLL1_CONFIG_CTL_LO_IN          \
        in_dword_masked(HWIO_S_GCCMS_MDDR1_PLL1_CONFIG_CTL_LO_ADDR, HWIO_S_GCCMS_MDDR1_PLL1_CONFIG_CTL_LO_RMSK)
#define HWIO_S_GCCMS_MDDR1_PLL1_CONFIG_CTL_LO_INM(m)      \
        in_dword_masked(HWIO_S_GCCMS_MDDR1_PLL1_CONFIG_CTL_LO_ADDR, m)
#define HWIO_S_GCCMS_MDDR1_PLL1_CONFIG_CTL_LO_OUT(v)      \
        out_dword(HWIO_S_GCCMS_MDDR1_PLL1_CONFIG_CTL_LO_ADDR,v)
#define HWIO_S_GCCMS_MDDR1_PLL1_CONFIG_CTL_LO_OUTM(m,v) \
        out_dword_masked_ns(HWIO_S_GCCMS_MDDR1_PLL1_CONFIG_CTL_LO_ADDR,m,v,HWIO_S_GCCMS_MDDR1_PLL1_CONFIG_CTL_LO_IN)
#define HWIO_S_GCCMS_MDDR1_PLL1_CONFIG_CTL_LO_COMM_MODE_BMSK                                       0xc0000000
#define HWIO_S_GCCMS_MDDR1_PLL1_CONFIG_CTL_LO_COMM_MODE_SHFT                                             0x1e
#define HWIO_S_GCCMS_MDDR1_PLL1_CONFIG_CTL_LO_SAR_REF_BMSK                                         0x30000000
#define HWIO_S_GCCMS_MDDR1_PLL1_CONFIG_CTL_LO_SAR_REF_SHFT                                               0x1c
#define HWIO_S_GCCMS_MDDR1_PLL1_CONFIG_CTL_LO_SAR_DEL_BMSK                                          0x8000000
#define HWIO_S_GCCMS_MDDR1_PLL1_CONFIG_CTL_LO_SAR_DEL_SHFT                                               0x1b
#define HWIO_S_GCCMS_MDDR1_PLL1_CONFIG_CTL_LO_ICP_REF_SEL_BMSK                                      0x4000000
#define HWIO_S_GCCMS_MDDR1_PLL1_CONFIG_CTL_LO_ICP_REF_SEL_SHFT                                           0x1a
#define HWIO_S_GCCMS_MDDR1_PLL1_CONFIG_CTL_LO_REF_TRIM_BMSK                                         0x3800000
#define HWIO_S_GCCMS_MDDR1_PLL1_CONFIG_CTL_LO_REF_TRIM_SHFT                                              0x17
#define HWIO_S_GCCMS_MDDR1_PLL1_CONFIG_CTL_LO_FBC_ALPHA_CAL_SEL_BMSK                                 0x300000
#define HWIO_S_GCCMS_MDDR1_PLL1_CONFIG_CTL_LO_FBC_ALPHA_CAL_SEL_SHFT                                     0x14
#define HWIO_S_GCCMS_MDDR1_PLL1_CONFIG_CTL_LO_BBC_BETA_CAL_SEL_BMSK                                   0xc0000
#define HWIO_S_GCCMS_MDDR1_PLL1_CONFIG_CTL_LO_BBC_BETA_CAL_SEL_SHFT                                      0x12
#define HWIO_S_GCCMS_MDDR1_PLL1_CONFIG_CTL_LO_BBC_DOUBLET_LEN_SEL_BMSK                                0x30000
#define HWIO_S_GCCMS_MDDR1_PLL1_CONFIG_CTL_LO_BBC_DOUBLET_LEN_SEL_SHFT                                   0x10
#define HWIO_S_GCCMS_MDDR1_PLL1_CONFIG_CTL_LO_BBC_UPDATE_LEN_SEL_BMSK                                  0xc000
#define HWIO_S_GCCMS_MDDR1_PLL1_CONFIG_CTL_LO_BBC_UPDATE_LEN_SEL_SHFT                                     0xe
#define HWIO_S_GCCMS_MDDR1_PLL1_CONFIG_CTL_LO_P_FFA_SEL_BMSK                                           0x3c00
#define HWIO_S_GCCMS_MDDR1_PLL1_CONFIG_CTL_LO_P_FFA_SEL_SHFT                                              0xa
#define HWIO_S_GCCMS_MDDR1_PLL1_CONFIG_CTL_LO_K_P_TM_SEL_BMSK                                           0x300
#define HWIO_S_GCCMS_MDDR1_PLL1_CONFIG_CTL_LO_K_P_TM_SEL_SHFT                                             0x8
#define HWIO_S_GCCMS_MDDR1_PLL1_CONFIG_CTL_LO_K_I_TM_SEL_BMSK                                            0xc0
#define HWIO_S_GCCMS_MDDR1_PLL1_CONFIG_CTL_LO_K_I_TM_SEL_SHFT                                             0x6
#define HWIO_S_GCCMS_MDDR1_PLL1_CONFIG_CTL_LO_K_P_FFA_SEL_BMSK                                           0x30
#define HWIO_S_GCCMS_MDDR1_PLL1_CONFIG_CTL_LO_K_P_FFA_SEL_SHFT                                            0x4
#define HWIO_S_GCCMS_MDDR1_PLL1_CONFIG_CTL_LO_K_I_FFA_SEL_BMSK                                            0xc
#define HWIO_S_GCCMS_MDDR1_PLL1_CONFIG_CTL_LO_K_I_FFA_SEL_SHFT                                            0x2
#define HWIO_S_GCCMS_MDDR1_PLL1_CONFIG_CTL_LO_PFD_DZSEL_BMSK                                              0x3
#define HWIO_S_GCCMS_MDDR1_PLL1_CONFIG_CTL_LO_PFD_DZSEL_SHFT                                              0x0

#define HWIO_S_GCCMS_MDDR1_PLL1_CONFIG_CTL_HI_ADDR                                                 (S_GCCMS_REG_REG_BASE      + 0x00030024)
#define HWIO_S_GCCMS_MDDR1_PLL1_CONFIG_CTL_HI_RMSK                                                 0xfffffbff
#define HWIO_S_GCCMS_MDDR1_PLL1_CONFIG_CTL_HI_IN          \
        in_dword_masked(HWIO_S_GCCMS_MDDR1_PLL1_CONFIG_CTL_HI_ADDR, HWIO_S_GCCMS_MDDR1_PLL1_CONFIG_CTL_HI_RMSK)
#define HWIO_S_GCCMS_MDDR1_PLL1_CONFIG_CTL_HI_INM(m)      \
        in_dword_masked(HWIO_S_GCCMS_MDDR1_PLL1_CONFIG_CTL_HI_ADDR, m)
#define HWIO_S_GCCMS_MDDR1_PLL1_CONFIG_CTL_HI_OUT(v)      \
        out_dword(HWIO_S_GCCMS_MDDR1_PLL1_CONFIG_CTL_HI_ADDR,v)
#define HWIO_S_GCCMS_MDDR1_PLL1_CONFIG_CTL_HI_OUTM(m,v) \
        out_dword_masked_ns(HWIO_S_GCCMS_MDDR1_PLL1_CONFIG_CTL_HI_ADDR,m,v,HWIO_S_GCCMS_MDDR1_PLL1_CONFIG_CTL_HI_IN)
#define HWIO_S_GCCMS_MDDR1_PLL1_CONFIG_CTL_HI_RSV_BMSK                                             0xffffe000
#define HWIO_S_GCCMS_MDDR1_PLL1_CONFIG_CTL_HI_RSV_SHFT                                                    0xd
#define HWIO_S_GCCMS_MDDR1_PLL1_CONFIG_CTL_HI_DUTY_CYCLE_CTRL_OVERRIDE_BMSK                            0x1000
#define HWIO_S_GCCMS_MDDR1_PLL1_CONFIG_CTL_HI_DUTY_CYCLE_CTRL_OVERRIDE_SHFT                               0xc
#define HWIO_S_GCCMS_MDDR1_PLL1_CONFIG_CTL_HI_CFA_GLITCH_DETECT_BYPASS_BMSK                             0x800
#define HWIO_S_GCCMS_MDDR1_PLL1_CONFIG_CTL_HI_CFA_GLITCH_DETECT_BYPASS_SHFT                               0xb
#define HWIO_S_GCCMS_MDDR1_PLL1_CONFIG_CTL_HI_DUTY_CYCLE_ADJ_BMSK                                       0x3c0
#define HWIO_S_GCCMS_MDDR1_PLL1_CONFIG_CTL_HI_DUTY_CYCLE_ADJ_SHFT                                         0x6
#define HWIO_S_GCCMS_MDDR1_PLL1_CONFIG_CTL_HI_DUTY_CYCLE_EN_BMSK                                         0x20
#define HWIO_S_GCCMS_MDDR1_PLL1_CONFIG_CTL_HI_DUTY_CYCLE_EN_SHFT                                          0x5
#define HWIO_S_GCCMS_MDDR1_PLL1_CONFIG_CTL_HI_DROOP_EN_DLY_BMSK                                          0x18
#define HWIO_S_GCCMS_MDDR1_PLL1_CONFIG_CTL_HI_DROOP_EN_DLY_SHFT                                           0x3
#define HWIO_S_GCCMS_MDDR1_PLL1_CONFIG_CTL_HI_ENABLE_LOW_JITTER_MODE_BMSK                                 0x4
#define HWIO_S_GCCMS_MDDR1_PLL1_CONFIG_CTL_HI_ENABLE_LOW_JITTER_MODE_SHFT                                 0x2
#define HWIO_S_GCCMS_MDDR1_PLL1_CONFIG_CTL_HI_CHARGE_PUMP_REF_ADJ_BMSK                                    0x3
#define HWIO_S_GCCMS_MDDR1_PLL1_CONFIG_CTL_HI_CHARGE_PUMP_REF_ADJ_SHFT                                    0x0

#define HWIO_S_GCCMS_MDDR1_PLL1_STATUS_ADDR                                                        (S_GCCMS_REG_REG_BASE      + 0x00030028)
#define HWIO_S_GCCMS_MDDR1_PLL1_STATUS_RMSK                                                        0xffffffff
#define HWIO_S_GCCMS_MDDR1_PLL1_STATUS_IN          \
        in_dword_masked(HWIO_S_GCCMS_MDDR1_PLL1_STATUS_ADDR, HWIO_S_GCCMS_MDDR1_PLL1_STATUS_RMSK)
#define HWIO_S_GCCMS_MDDR1_PLL1_STATUS_INM(m)      \
        in_dword_masked(HWIO_S_GCCMS_MDDR1_PLL1_STATUS_ADDR, m)
#define HWIO_S_GCCMS_MDDR1_PLL1_STATUS_STATUS_BMSK                                                 0xffffffff
#define HWIO_S_GCCMS_MDDR1_PLL1_STATUS_STATUS_SHFT                                                        0x0

#define HWIO_S_GCCMS_MDDR1_PLL1_TEST_CTL_LO_ADDR                                                   (S_GCCMS_REG_REG_BASE      + 0x00030030)
#define HWIO_S_GCCMS_MDDR1_PLL1_TEST_CTL_LO_RMSK                                                   0xfffff7ff
#define HWIO_S_GCCMS_MDDR1_PLL1_TEST_CTL_LO_IN          \
        in_dword_masked(HWIO_S_GCCMS_MDDR1_PLL1_TEST_CTL_LO_ADDR, HWIO_S_GCCMS_MDDR1_PLL1_TEST_CTL_LO_RMSK)
#define HWIO_S_GCCMS_MDDR1_PLL1_TEST_CTL_LO_INM(m)      \
        in_dword_masked(HWIO_S_GCCMS_MDDR1_PLL1_TEST_CTL_LO_ADDR, m)
#define HWIO_S_GCCMS_MDDR1_PLL1_TEST_CTL_LO_OUT(v)      \
        out_dword(HWIO_S_GCCMS_MDDR1_PLL1_TEST_CTL_LO_ADDR,v)
#define HWIO_S_GCCMS_MDDR1_PLL1_TEST_CTL_LO_OUTM(m,v) \
        out_dword_masked_ns(HWIO_S_GCCMS_MDDR1_PLL1_TEST_CTL_LO_ADDR,m,v,HWIO_S_GCCMS_MDDR1_PLL1_TEST_CTL_LO_IN)
#define HWIO_S_GCCMS_MDDR1_PLL1_TEST_CTL_LO_D_FINE_OVERRIDE_VALUE_0_BMSK                           0xe0000000
#define HWIO_S_GCCMS_MDDR1_PLL1_TEST_CTL_LO_D_FINE_OVERRIDE_VALUE_0_SHFT                                 0x1d
#define HWIO_S_GCCMS_MDDR1_PLL1_TEST_CTL_LO_LOCK_THRESHOLD_SEL_D_FINE_OVERRIDE_VAL_BMSK            0x18000000
#define HWIO_S_GCCMS_MDDR1_PLL1_TEST_CTL_LO_LOCK_THRESHOLD_SEL_D_FINE_OVERRIDE_VAL_SHFT                  0x1b
#define HWIO_S_GCCMS_MDDR1_PLL1_TEST_CTL_LO_LOCK_FAILURE_TIMEOUT_D_FINE_OVERRIDE_VAL_BMSK           0x4000000
#define HWIO_S_GCCMS_MDDR1_PLL1_TEST_CTL_LO_LOCK_FAILURE_TIMEOUT_D_FINE_OVERRIDE_VAL_SHFT                0x1a
#define HWIO_S_GCCMS_MDDR1_PLL1_TEST_CTL_LO_D_FINE_OVERRIDE_BMSK                                    0x2000000
#define HWIO_S_GCCMS_MDDR1_PLL1_TEST_CTL_LO_D_FINE_OVERRIDE_SHFT                                         0x19
#define HWIO_S_GCCMS_MDDR1_PLL1_TEST_CTL_LO_G_BWC_OVERRIDE_VALUE_BMSK                               0x1fc0000
#define HWIO_S_GCCMS_MDDR1_PLL1_TEST_CTL_LO_G_BWC_OVERRIDE_VALUE_SHFT                                    0x12
#define HWIO_S_GCCMS_MDDR1_PLL1_TEST_CTL_LO_G_BWC_OVERRIDE_BMSK                                       0x20000
#define HWIO_S_GCCMS_MDDR1_PLL1_TEST_CTL_LO_G_BWC_OVERRIDE_SHFT                                          0x11
#define HWIO_S_GCCMS_MDDR1_PLL1_TEST_CTL_LO_STAY_IN_CFA_BMSK                                          0x10000
#define HWIO_S_GCCMS_MDDR1_PLL1_TEST_CTL_LO_STAY_IN_CFA_SHFT                                             0x10
#define HWIO_S_GCCMS_MDDR1_PLL1_TEST_CTL_LO_SKIP_FFA_BMSK                                              0x8000
#define HWIO_S_GCCMS_MDDR1_PLL1_TEST_CTL_LO_SKIP_FFA_SHFT                                                 0xf
#define HWIO_S_GCCMS_MDDR1_PLL1_TEST_CTL_LO_SKIP_CFA_BMSK                                              0x4000
#define HWIO_S_GCCMS_MDDR1_PLL1_TEST_CTL_LO_SKIP_CFA_SHFT                                                 0xe
#define HWIO_S_GCCMS_MDDR1_PLL1_TEST_CTL_LO_RESET_FFA_TM_ACCUM_BMSK                                    0x2000
#define HWIO_S_GCCMS_MDDR1_PLL1_TEST_CTL_LO_RESET_FFA_TM_ACCUM_SHFT                                       0xd
#define HWIO_S_GCCMS_MDDR1_PLL1_TEST_CTL_LO_RESET_CFA_ACCUM_BMSK                                       0x1000
#define HWIO_S_GCCMS_MDDR1_PLL1_TEST_CTL_LO_RESET_CFA_ACCUM_SHFT                                          0xc
#define HWIO_S_GCCMS_MDDR1_PLL1_TEST_CTL_LO_DISABLE_LFSR_BMSK                                           0x400
#define HWIO_S_GCCMS_MDDR1_PLL1_TEST_CTL_LO_DISABLE_LFSR_SHFT                                             0xa
#define HWIO_S_GCCMS_MDDR1_PLL1_TEST_CTL_LO_ENABLE_BBC_BMSK                                             0x200
#define HWIO_S_GCCMS_MDDR1_PLL1_TEST_CTL_LO_ENABLE_BBC_SHFT                                               0x9
#define HWIO_S_GCCMS_MDDR1_PLL1_TEST_CTL_LO_PLL_STATUS_SEL_BMSK                                         0x1c0
#define HWIO_S_GCCMS_MDDR1_PLL1_TEST_CTL_LO_PLL_STATUS_SEL_SHFT                                           0x6
#define HWIO_S_GCCMS_MDDR1_PLL1_TEST_CTL_LO_DTEST_SEL_BMSK                                               0x20
#define HWIO_S_GCCMS_MDDR1_PLL1_TEST_CTL_LO_DTEST_SEL_SHFT                                                0x5
#define HWIO_S_GCCMS_MDDR1_PLL1_TEST_CTL_LO_BYP_TESTAMP_BMSK                                             0x10
#define HWIO_S_GCCMS_MDDR1_PLL1_TEST_CTL_LO_BYP_TESTAMP_SHFT                                              0x4
#define HWIO_S_GCCMS_MDDR1_PLL1_TEST_CTL_LO_ATEST1_SEL_NMOSC_CFG_BMSK                                     0x8
#define HWIO_S_GCCMS_MDDR1_PLL1_TEST_CTL_LO_ATEST1_SEL_NMOSC_CFG_SHFT                                     0x3
#define HWIO_S_GCCMS_MDDR1_PLL1_TEST_CTL_LO_ATEST0_SEL_NMOSC_CFG_BMSK                                     0x4
#define HWIO_S_GCCMS_MDDR1_PLL1_TEST_CTL_LO_ATEST0_SEL_NMOSC_CFG_SHFT                                     0x2
#define HWIO_S_GCCMS_MDDR1_PLL1_TEST_CTL_LO_ATEST1_EN_BMSK                                                0x2
#define HWIO_S_GCCMS_MDDR1_PLL1_TEST_CTL_LO_ATEST1_EN_SHFT                                                0x1
#define HWIO_S_GCCMS_MDDR1_PLL1_TEST_CTL_LO_ATEST0_EN_BMSK                                                0x1
#define HWIO_S_GCCMS_MDDR1_PLL1_TEST_CTL_LO_ATEST0_EN_SHFT                                                0x0

#define HWIO_S_GCCMS_MDDR1_PLL1_TEST_CTL_HI_ADDR                                                   (S_GCCMS_REG_REG_BASE      + 0x00030034)
#define HWIO_S_GCCMS_MDDR1_PLL1_TEST_CTL_HI_RMSK                                                   0xffffffff
#define HWIO_S_GCCMS_MDDR1_PLL1_TEST_CTL_HI_IN          \
        in_dword_masked(HWIO_S_GCCMS_MDDR1_PLL1_TEST_CTL_HI_ADDR, HWIO_S_GCCMS_MDDR1_PLL1_TEST_CTL_HI_RMSK)
#define HWIO_S_GCCMS_MDDR1_PLL1_TEST_CTL_HI_INM(m)      \
        in_dword_masked(HWIO_S_GCCMS_MDDR1_PLL1_TEST_CTL_HI_ADDR, m)
#define HWIO_S_GCCMS_MDDR1_PLL1_TEST_CTL_HI_OUT(v)      \
        out_dword(HWIO_S_GCCMS_MDDR1_PLL1_TEST_CTL_HI_ADDR,v)
#define HWIO_S_GCCMS_MDDR1_PLL1_TEST_CTL_HI_OUTM(m,v) \
        out_dword_masked_ns(HWIO_S_GCCMS_MDDR1_PLL1_TEST_CTL_HI_ADDR,m,v,HWIO_S_GCCMS_MDDR1_PLL1_TEST_CTL_HI_IN)
#define HWIO_S_GCCMS_MDDR1_PLL1_TEST_CTL_HI_FLIPY_BMSK                                             0x80000000
#define HWIO_S_GCCMS_MDDR1_PLL1_TEST_CTL_HI_FLIPY_SHFT                                                   0x1f
#define HWIO_S_GCCMS_MDDR1_PLL1_TEST_CTL_HI_CHARGE_PUMP_POWER_DOWN_BMSK                            0x40000000
#define HWIO_S_GCCMS_MDDR1_PLL1_TEST_CTL_HI_CHARGE_PUMP_POWER_DOWN_SHFT                                  0x1e
#define HWIO_S_GCCMS_MDDR1_PLL1_TEST_CTL_HI_ENABLE_FBC_BMSK                                        0x20000000
#define HWIO_S_GCCMS_MDDR1_PLL1_TEST_CTL_HI_ENABLE_FBC_SHFT                                              0x1d
#define HWIO_S_GCCMS_MDDR1_PLL1_TEST_CTL_HI_PTUNE_OVERRIDE_VALUE_BMSK                              0x1c000000
#define HWIO_S_GCCMS_MDDR1_PLL1_TEST_CTL_HI_PTUNE_OVERRIDE_VALUE_SHFT                                    0x1a
#define HWIO_S_GCCMS_MDDR1_PLL1_TEST_CTL_HI_PTUNE_OVERRIDE_BMSK                                     0x2000000
#define HWIO_S_GCCMS_MDDR1_PLL1_TEST_CTL_HI_PTUNE_OVERRIDE_SHFT                                          0x19
#define HWIO_S_GCCMS_MDDR1_PLL1_TEST_CTL_HI_DIV_DC_SEL_BMSK                                         0x1000000
#define HWIO_S_GCCMS_MDDR1_PLL1_TEST_CTL_HI_DIV_DC_SEL_SHFT                                              0x18
#define HWIO_S_GCCMS_MDDR1_PLL1_TEST_CTL_HI_SSC_MODE_NGEN_CFG_BMSK                                   0x800000
#define HWIO_S_GCCMS_MDDR1_PLL1_TEST_CTL_HI_SSC_MODE_NGEN_CFG_SHFT                                       0x17
#define HWIO_S_GCCMS_MDDR1_PLL1_TEST_CTL_HI_NGEN_CFG_BMSK                                            0x400000
#define HWIO_S_GCCMS_MDDR1_PLL1_TEST_CTL_HI_NGEN_CFG_SHFT                                                0x16
#define HWIO_S_GCCMS_MDDR1_PLL1_TEST_CTL_HI_NGEN_EN_BMSK                                             0x200000
#define HWIO_S_GCCMS_MDDR1_PLL1_TEST_CTL_HI_NGEN_EN_SHFT                                                 0x15
#define HWIO_S_GCCMS_MDDR1_PLL1_TEST_CTL_HI_CHARGE_PUMP_BIAS_BYPASS_BMSK                             0x100000
#define HWIO_S_GCCMS_MDDR1_PLL1_TEST_CTL_HI_CHARGE_PUMP_BIAS_BYPASS_SHFT                                 0x14
#define HWIO_S_GCCMS_MDDR1_PLL1_TEST_CTL_HI_ENABLE_DEM_IN_DCO_DAC_BMSK                                0x80000
#define HWIO_S_GCCMS_MDDR1_PLL1_TEST_CTL_HI_ENABLE_DEM_IN_DCO_DAC_SHFT                                   0x13
#define HWIO_S_GCCMS_MDDR1_PLL1_TEST_CTL_HI_NMOSC_EN_BMSK                                             0x40000
#define HWIO_S_GCCMS_MDDR1_PLL1_TEST_CTL_HI_NMOSC_EN_SHFT                                                0x12
#define HWIO_S_GCCMS_MDDR1_PLL1_TEST_CTL_HI_LV_TEST_SEL_BMSK                                          0x20000
#define HWIO_S_GCCMS_MDDR1_PLL1_TEST_CTL_HI_LV_TEST_SEL_SHFT                                             0x11
#define HWIO_S_GCCMS_MDDR1_PLL1_TEST_CTL_HI_SHMOO_EN_BMSK                                             0x10000
#define HWIO_S_GCCMS_MDDR1_PLL1_TEST_CTL_HI_SHMOO_EN_SHFT                                                0x10
#define HWIO_S_GCCMS_MDDR1_PLL1_TEST_CTL_HI_ADC_TEST_CLK_SEL_BMSK                                      0x8000
#define HWIO_S_GCCMS_MDDR1_PLL1_TEST_CTL_HI_ADC_TEST_CLK_SEL_SHFT                                         0xf
#define HWIO_S_GCCMS_MDDR1_PLL1_TEST_CTL_HI_SEL_GLITCH_FILTER_IN_CTUNE_PATH_BMSK                       0x4000
#define HWIO_S_GCCMS_MDDR1_PLL1_TEST_CTL_HI_SEL_GLITCH_FILTER_IN_CTUNE_PATH_SHFT                          0xe
#define HWIO_S_GCCMS_MDDR1_PLL1_TEST_CTL_HI_D_EXT_SEL_BMSK                                             0x2000
#define HWIO_S_GCCMS_MDDR1_PLL1_TEST_CTL_HI_D_EXT_SEL_SHFT                                                0xd
#define HWIO_S_GCCMS_MDDR1_PLL1_TEST_CTL_HI_D_EXT_VAL_BMSK                                             0x1ff0
#define HWIO_S_GCCMS_MDDR1_PLL1_TEST_CTL_HI_D_EXT_VAL_SHFT                                                0x4
#define HWIO_S_GCCMS_MDDR1_PLL1_TEST_CTL_HI_ENTER_OLC_MODE_SEL_BMSK                                       0x8
#define HWIO_S_GCCMS_MDDR1_PLL1_TEST_CTL_HI_ENTER_OLC_MODE_SEL_SHFT                                       0x3
#define HWIO_S_GCCMS_MDDR1_PLL1_TEST_CTL_HI_D_FINE_OVERRIDE_VALUE_1_BMSK                                  0x7
#define HWIO_S_GCCMS_MDDR1_PLL1_TEST_CTL_HI_D_FINE_OVERRIDE_VALUE_1_SHFT                                  0x0

#define HWIO_S_GCCMS_MDDR1_PLL1_SSC_DELTA_ALPHA_ADDR                                               (S_GCCMS_REG_REG_BASE      + 0x00030044)
#define HWIO_S_GCCMS_MDDR1_PLL1_SSC_DELTA_ALPHA_RMSK                                               0xffffffff
#define HWIO_S_GCCMS_MDDR1_PLL1_SSC_DELTA_ALPHA_IN          \
        in_dword_masked(HWIO_S_GCCMS_MDDR1_PLL1_SSC_DELTA_ALPHA_ADDR, HWIO_S_GCCMS_MDDR1_PLL1_SSC_DELTA_ALPHA_RMSK)
#define HWIO_S_GCCMS_MDDR1_PLL1_SSC_DELTA_ALPHA_INM(m)      \
        in_dword_masked(HWIO_S_GCCMS_MDDR1_PLL1_SSC_DELTA_ALPHA_ADDR, m)
#define HWIO_S_GCCMS_MDDR1_PLL1_SSC_DELTA_ALPHA_OUT(v)      \
        out_dword(HWIO_S_GCCMS_MDDR1_PLL1_SSC_DELTA_ALPHA_ADDR,v)
#define HWIO_S_GCCMS_MDDR1_PLL1_SSC_DELTA_ALPHA_OUTM(m,v) \
        out_dword_masked_ns(HWIO_S_GCCMS_MDDR1_PLL1_SSC_DELTA_ALPHA_ADDR,m,v,HWIO_S_GCCMS_MDDR1_PLL1_SSC_DELTA_ALPHA_IN)
#define HWIO_S_GCCMS_MDDR1_PLL1_SSC_DELTA_ALPHA_UNDEFINED_31_8_BMSK                                0xffffff00
#define HWIO_S_GCCMS_MDDR1_PLL1_SSC_DELTA_ALPHA_UNDEFINED_31_8_SHFT                                       0x8
#define HWIO_S_GCCMS_MDDR1_PLL1_SSC_DELTA_ALPHA_VAL_BMSK                                                 0xff
#define HWIO_S_GCCMS_MDDR1_PLL1_SSC_DELTA_ALPHA_VAL_SHFT                                                  0x0

#define HWIO_S_GCCMS_MDDR1_PLL1_SSC_UPDATE_RATE_ADDR                                               (S_GCCMS_REG_REG_BASE      + 0x00030050)
#define HWIO_S_GCCMS_MDDR1_PLL1_SSC_UPDATE_RATE_RMSK                                               0xffffffff
#define HWIO_S_GCCMS_MDDR1_PLL1_SSC_UPDATE_RATE_IN          \
        in_dword_masked(HWIO_S_GCCMS_MDDR1_PLL1_SSC_UPDATE_RATE_ADDR, HWIO_S_GCCMS_MDDR1_PLL1_SSC_UPDATE_RATE_RMSK)
#define HWIO_S_GCCMS_MDDR1_PLL1_SSC_UPDATE_RATE_INM(m)      \
        in_dword_masked(HWIO_S_GCCMS_MDDR1_PLL1_SSC_UPDATE_RATE_ADDR, m)
#define HWIO_S_GCCMS_MDDR1_PLL1_SSC_UPDATE_RATE_OUT(v)      \
        out_dword(HWIO_S_GCCMS_MDDR1_PLL1_SSC_UPDATE_RATE_ADDR,v)
#define HWIO_S_GCCMS_MDDR1_PLL1_SSC_UPDATE_RATE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_S_GCCMS_MDDR1_PLL1_SSC_UPDATE_RATE_ADDR,m,v,HWIO_S_GCCMS_MDDR1_PLL1_SSC_UPDATE_RATE_IN)
#define HWIO_S_GCCMS_MDDR1_PLL1_SSC_UPDATE_RATE_UNDEFINED_31_8_BMSK                                0xffffff00
#define HWIO_S_GCCMS_MDDR1_PLL1_SSC_UPDATE_RATE_UNDEFINED_31_8_SHFT                                       0x8
#define HWIO_S_GCCMS_MDDR1_PLL1_SSC_UPDATE_RATE_VAL_BMSK                                                 0xff
#define HWIO_S_GCCMS_MDDR1_PLL1_SSC_UPDATE_RATE_VAL_SHFT                                                  0x0

#define HWIO_S_GCCMS_MDDR1_PLL1_BIST_CTL_ADDR                                                      (S_GCCMS_REG_REG_BASE      + 0x00030054)
#define HWIO_S_GCCMS_MDDR1_PLL1_BIST_CTL_RMSK                                                      0xffffffff
#define HWIO_S_GCCMS_MDDR1_PLL1_BIST_CTL_IN          \
        in_dword_masked(HWIO_S_GCCMS_MDDR1_PLL1_BIST_CTL_ADDR, HWIO_S_GCCMS_MDDR1_PLL1_BIST_CTL_RMSK)
#define HWIO_S_GCCMS_MDDR1_PLL1_BIST_CTL_INM(m)      \
        in_dword_masked(HWIO_S_GCCMS_MDDR1_PLL1_BIST_CTL_ADDR, m)
#define HWIO_S_GCCMS_MDDR1_PLL1_BIST_CTL_OUT(v)      \
        out_dword(HWIO_S_GCCMS_MDDR1_PLL1_BIST_CTL_ADDR,v)
#define HWIO_S_GCCMS_MDDR1_PLL1_BIST_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_S_GCCMS_MDDR1_PLL1_BIST_CTL_ADDR,m,v,HWIO_S_GCCMS_MDDR1_PLL1_BIST_CTL_IN)
#define HWIO_S_GCCMS_MDDR1_PLL1_BIST_CTL_RESERBED_BITS31_12_BMSK                                   0xfffff000
#define HWIO_S_GCCMS_MDDR1_PLL1_BIST_CTL_RESERBED_BITS31_12_SHFT                                          0xc
#define HWIO_S_GCCMS_MDDR1_PLL1_BIST_CTL_BIST_CTL_BMSK                                                  0xfff
#define HWIO_S_GCCMS_MDDR1_PLL1_BIST_CTL_BIST_CTL_SHFT                                                    0x0

#define HWIO_S_GCCMS_MDDR2_PLL1_MODE_ADDR                                                          (S_GCCMS_REG_REG_BASE      + 0x00050000)
#define HWIO_S_GCCMS_MDDR2_PLL1_MODE_RMSK                                                          0xffffffff
#define HWIO_S_GCCMS_MDDR2_PLL1_MODE_IN          \
        in_dword_masked(HWIO_S_GCCMS_MDDR2_PLL1_MODE_ADDR, HWIO_S_GCCMS_MDDR2_PLL1_MODE_RMSK)
#define HWIO_S_GCCMS_MDDR2_PLL1_MODE_INM(m)      \
        in_dword_masked(HWIO_S_GCCMS_MDDR2_PLL1_MODE_ADDR, m)
#define HWIO_S_GCCMS_MDDR2_PLL1_MODE_OUT(v)      \
        out_dword(HWIO_S_GCCMS_MDDR2_PLL1_MODE_ADDR,v)
#define HWIO_S_GCCMS_MDDR2_PLL1_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_S_GCCMS_MDDR2_PLL1_MODE_ADDR,m,v,HWIO_S_GCCMS_MDDR2_PLL1_MODE_IN)
#define HWIO_S_GCCMS_MDDR2_PLL1_MODE_LOCK_DET_BMSK                                                 0x80000000
#define HWIO_S_GCCMS_MDDR2_PLL1_MODE_LOCK_DET_SHFT                                                       0x1f
#define HWIO_S_GCCMS_MDDR2_PLL1_MODE_UNDEFINED_30_25_BMSK                                          0x7e000000
#define HWIO_S_GCCMS_MDDR2_PLL1_MODE_UNDEFINED_30_25_SHFT                                                0x19
#define HWIO_S_GCCMS_MDDR2_PLL1_MODE_APC_PDN_BMSK                                                   0x1000000
#define HWIO_S_GCCMS_MDDR2_PLL1_MODE_APC_PDN_SHFT                                                        0x18
#define HWIO_S_GCCMS_MDDR2_PLL1_MODE_UNDEFINED_23_4_BMSK                                             0xfffff0
#define HWIO_S_GCCMS_MDDR2_PLL1_MODE_UNDEFINED_23_4_SHFT                                                  0x4
#define HWIO_S_GCCMS_MDDR2_PLL1_MODE_PLLTEST_BMSK                                                         0x8
#define HWIO_S_GCCMS_MDDR2_PLL1_MODE_PLLTEST_SHFT                                                         0x3
#define HWIO_S_GCCMS_MDDR2_PLL1_MODE_RESET_N_BMSK                                                         0x4
#define HWIO_S_GCCMS_MDDR2_PLL1_MODE_RESET_N_SHFT                                                         0x2
#define HWIO_S_GCCMS_MDDR2_PLL1_MODE_BYPASSNL_BMSK                                                        0x2
#define HWIO_S_GCCMS_MDDR2_PLL1_MODE_BYPASSNL_SHFT                                                        0x1
#define HWIO_S_GCCMS_MDDR2_PLL1_MODE_OUTCTRL_BMSK                                                         0x1
#define HWIO_S_GCCMS_MDDR2_PLL1_MODE_OUTCTRL_SHFT                                                         0x0

#define HWIO_S_GCCMS_MDDR2_PLL1_L_VAL_ADDR                                                         (S_GCCMS_REG_REG_BASE      + 0x00050008)
#define HWIO_S_GCCMS_MDDR2_PLL1_L_VAL_RMSK                                                         0xffffffff
#define HWIO_S_GCCMS_MDDR2_PLL1_L_VAL_IN          \
        in_dword_masked(HWIO_S_GCCMS_MDDR2_PLL1_L_VAL_ADDR, HWIO_S_GCCMS_MDDR2_PLL1_L_VAL_RMSK)
#define HWIO_S_GCCMS_MDDR2_PLL1_L_VAL_INM(m)      \
        in_dword_masked(HWIO_S_GCCMS_MDDR2_PLL1_L_VAL_ADDR, m)
#define HWIO_S_GCCMS_MDDR2_PLL1_L_VAL_OUT(v)      \
        out_dword(HWIO_S_GCCMS_MDDR2_PLL1_L_VAL_ADDR,v)
#define HWIO_S_GCCMS_MDDR2_PLL1_L_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_S_GCCMS_MDDR2_PLL1_L_VAL_ADDR,m,v,HWIO_S_GCCMS_MDDR2_PLL1_L_VAL_IN)
#define HWIO_S_GCCMS_MDDR2_PLL1_L_VAL_UNDEFINED_31_8_BMSK                                          0xffffff00
#define HWIO_S_GCCMS_MDDR2_PLL1_L_VAL_UNDEFINED_31_8_SHFT                                                 0x8
#define HWIO_S_GCCMS_MDDR2_PLL1_L_VAL_L_VAL_BMSK                                                         0xff
#define HWIO_S_GCCMS_MDDR2_PLL1_L_VAL_L_VAL_SHFT                                                          0x0

#define HWIO_S_GCCMS_MDDR2_PLL1_ALPHA_VAL_ADDR                                                     (S_GCCMS_REG_REG_BASE      + 0x00050010)
#define HWIO_S_GCCMS_MDDR2_PLL1_ALPHA_VAL_RMSK                                                     0xffffffff
#define HWIO_S_GCCMS_MDDR2_PLL1_ALPHA_VAL_IN          \
        in_dword_masked(HWIO_S_GCCMS_MDDR2_PLL1_ALPHA_VAL_ADDR, HWIO_S_GCCMS_MDDR2_PLL1_ALPHA_VAL_RMSK)
#define HWIO_S_GCCMS_MDDR2_PLL1_ALPHA_VAL_INM(m)      \
        in_dword_masked(HWIO_S_GCCMS_MDDR2_PLL1_ALPHA_VAL_ADDR, m)
#define HWIO_S_GCCMS_MDDR2_PLL1_ALPHA_VAL_OUT(v)      \
        out_dword(HWIO_S_GCCMS_MDDR2_PLL1_ALPHA_VAL_ADDR,v)
#define HWIO_S_GCCMS_MDDR2_PLL1_ALPHA_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_S_GCCMS_MDDR2_PLL1_ALPHA_VAL_ADDR,m,v,HWIO_S_GCCMS_MDDR2_PLL1_ALPHA_VAL_IN)
#define HWIO_S_GCCMS_MDDR2_PLL1_ALPHA_VAL_UNDEFINED_31_16_BMSK                                     0xffff0000
#define HWIO_S_GCCMS_MDDR2_PLL1_ALPHA_VAL_UNDEFINED_31_16_SHFT                                           0x10
#define HWIO_S_GCCMS_MDDR2_PLL1_ALPHA_VAL_ALPHA_VAL_BMSK                                               0xffff
#define HWIO_S_GCCMS_MDDR2_PLL1_ALPHA_VAL_ALPHA_VAL_SHFT                                                  0x0

#define HWIO_S_GCCMS_MDDR2_PLL1_USER_CTL_ADDR                                                      (S_GCCMS_REG_REG_BASE      + 0x00050018)
#define HWIO_S_GCCMS_MDDR2_PLL1_USER_CTL_RMSK                                                      0xffffffff
#define HWIO_S_GCCMS_MDDR2_PLL1_USER_CTL_IN          \
        in_dword_masked(HWIO_S_GCCMS_MDDR2_PLL1_USER_CTL_ADDR, HWIO_S_GCCMS_MDDR2_PLL1_USER_CTL_RMSK)
#define HWIO_S_GCCMS_MDDR2_PLL1_USER_CTL_INM(m)      \
        in_dword_masked(HWIO_S_GCCMS_MDDR2_PLL1_USER_CTL_ADDR, m)
#define HWIO_S_GCCMS_MDDR2_PLL1_USER_CTL_OUT(v)      \
        out_dword(HWIO_S_GCCMS_MDDR2_PLL1_USER_CTL_ADDR,v)
#define HWIO_S_GCCMS_MDDR2_PLL1_USER_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_S_GCCMS_MDDR2_PLL1_USER_CTL_ADDR,m,v,HWIO_S_GCCMS_MDDR2_PLL1_USER_CTL_IN)
#define HWIO_S_GCCMS_MDDR2_PLL1_USER_CTL_SPARE_BITS31_28_BMSK                                      0xf0000000
#define HWIO_S_GCCMS_MDDR2_PLL1_USER_CTL_SPARE_BITS31_28_SHFT                                            0x1c
#define HWIO_S_GCCMS_MDDR2_PLL1_USER_CTL_SSC_EN_BMSK                                                0x8000000
#define HWIO_S_GCCMS_MDDR2_PLL1_USER_CTL_SSC_EN_SHFT                                                     0x1b
#define HWIO_S_GCCMS_MDDR2_PLL1_USER_CTL_SPARE_BIT26_BMSK                                           0x4000000
#define HWIO_S_GCCMS_MDDR2_PLL1_USER_CTL_SPARE_BIT26_SHFT                                                0x1a
#define HWIO_S_GCCMS_MDDR2_PLL1_USER_CTL_ALPHA_MODE_BMSK                                            0x2000000
#define HWIO_S_GCCMS_MDDR2_PLL1_USER_CTL_ALPHA_MODE_SHFT                                                 0x19
#define HWIO_S_GCCMS_MDDR2_PLL1_USER_CTL_MN_EN_BMSK                                                 0x1000000
#define HWIO_S_GCCMS_MDDR2_PLL1_USER_CTL_MN_EN_SHFT                                                      0x18
#define HWIO_S_GCCMS_MDDR2_PLL1_USER_CTL_SPARE_BITS23_21_BMSK                                        0xe00000
#define HWIO_S_GCCMS_MDDR2_PLL1_USER_CTL_SPARE_BITS23_21_SHFT                                            0x15
#define HWIO_S_GCCMS_MDDR2_PLL1_USER_CTL_DCO_POST_DIV2_BMSK                                          0x100000
#define HWIO_S_GCCMS_MDDR2_PLL1_USER_CTL_DCO_POST_DIV2_SHFT                                              0x14
#define HWIO_S_GCCMS_MDDR2_PLL1_USER_CTL_SPARE_BITS19_13_BMSK                                         0xfe000
#define HWIO_S_GCCMS_MDDR2_PLL1_USER_CTL_SPARE_BITS19_13_SHFT                                             0xd
#define HWIO_S_GCCMS_MDDR2_PLL1_USER_CTL_PREDIV2_EN_BMSK                                               0x1000
#define HWIO_S_GCCMS_MDDR2_PLL1_USER_CTL_PREDIV2_EN_SHFT                                                  0xc
#define HWIO_S_GCCMS_MDDR2_PLL1_USER_CTL_SPARE_BITS11_10_BMSK                                           0xc00
#define HWIO_S_GCCMS_MDDR2_PLL1_USER_CTL_SPARE_BITS11_10_SHFT                                             0xa
#define HWIO_S_GCCMS_MDDR2_PLL1_USER_CTL_POSTDIV_CTL_BMSK                                               0x300
#define HWIO_S_GCCMS_MDDR2_PLL1_USER_CTL_POSTDIV_CTL_SHFT                                                 0x8
#define HWIO_S_GCCMS_MDDR2_PLL1_USER_CTL_INV_OUTPUT_BMSK                                                 0x80
#define HWIO_S_GCCMS_MDDR2_PLL1_USER_CTL_INV_OUTPUT_SHFT                                                  0x7
#define HWIO_S_GCCMS_MDDR2_PLL1_USER_CTL_SPARE_BITS_6_5_BMSK                                             0x60
#define HWIO_S_GCCMS_MDDR2_PLL1_USER_CTL_SPARE_BITS_6_5_SHFT                                              0x5
#define HWIO_S_GCCMS_MDDR2_PLL1_USER_CTL_LVTEST_EN_BMSK                                                  0x10
#define HWIO_S_GCCMS_MDDR2_PLL1_USER_CTL_LVTEST_EN_SHFT                                                   0x4
#define HWIO_S_GCCMS_MDDR2_PLL1_USER_CTL_LVEARLY_EN_BMSK                                                  0x8
#define HWIO_S_GCCMS_MDDR2_PLL1_USER_CTL_LVEARLY_EN_SHFT                                                  0x3
#define HWIO_S_GCCMS_MDDR2_PLL1_USER_CTL_LVAUX2_EN_BMSK                                                   0x4
#define HWIO_S_GCCMS_MDDR2_PLL1_USER_CTL_LVAUX2_EN_SHFT                                                   0x2
#define HWIO_S_GCCMS_MDDR2_PLL1_USER_CTL_LVAUX_EN_BMSK                                                    0x2
#define HWIO_S_GCCMS_MDDR2_PLL1_USER_CTL_LVAUX_EN_SHFT                                                    0x1
#define HWIO_S_GCCMS_MDDR2_PLL1_USER_CTL_LVMAIN_EN_BMSK                                                   0x1
#define HWIO_S_GCCMS_MDDR2_PLL1_USER_CTL_LVMAIN_EN_SHFT                                                   0x0

#define HWIO_S_GCCMS_MDDR2_PLL1_CONFIG_CTL_LO_ADDR                                                 (S_GCCMS_REG_REG_BASE      + 0x00050020)
#define HWIO_S_GCCMS_MDDR2_PLL1_CONFIG_CTL_LO_RMSK                                                 0xffbfffff
#define HWIO_S_GCCMS_MDDR2_PLL1_CONFIG_CTL_LO_IN          \
        in_dword_masked(HWIO_S_GCCMS_MDDR2_PLL1_CONFIG_CTL_LO_ADDR, HWIO_S_GCCMS_MDDR2_PLL1_CONFIG_CTL_LO_RMSK)
#define HWIO_S_GCCMS_MDDR2_PLL1_CONFIG_CTL_LO_INM(m)      \
        in_dword_masked(HWIO_S_GCCMS_MDDR2_PLL1_CONFIG_CTL_LO_ADDR, m)
#define HWIO_S_GCCMS_MDDR2_PLL1_CONFIG_CTL_LO_OUT(v)      \
        out_dword(HWIO_S_GCCMS_MDDR2_PLL1_CONFIG_CTL_LO_ADDR,v)
#define HWIO_S_GCCMS_MDDR2_PLL1_CONFIG_CTL_LO_OUTM(m,v) \
        out_dword_masked_ns(HWIO_S_GCCMS_MDDR2_PLL1_CONFIG_CTL_LO_ADDR,m,v,HWIO_S_GCCMS_MDDR2_PLL1_CONFIG_CTL_LO_IN)
#define HWIO_S_GCCMS_MDDR2_PLL1_CONFIG_CTL_LO_COMM_MODE_BMSK                                       0xc0000000
#define HWIO_S_GCCMS_MDDR2_PLL1_CONFIG_CTL_LO_COMM_MODE_SHFT                                             0x1e
#define HWIO_S_GCCMS_MDDR2_PLL1_CONFIG_CTL_LO_SAR_REF_BMSK                                         0x30000000
#define HWIO_S_GCCMS_MDDR2_PLL1_CONFIG_CTL_LO_SAR_REF_SHFT                                               0x1c
#define HWIO_S_GCCMS_MDDR2_PLL1_CONFIG_CTL_LO_SAR_DEL_BMSK                                          0x8000000
#define HWIO_S_GCCMS_MDDR2_PLL1_CONFIG_CTL_LO_SAR_DEL_SHFT                                               0x1b
#define HWIO_S_GCCMS_MDDR2_PLL1_CONFIG_CTL_LO_ICP_REF_SEL_BMSK                                      0x4000000
#define HWIO_S_GCCMS_MDDR2_PLL1_CONFIG_CTL_LO_ICP_REF_SEL_SHFT                                           0x1a
#define HWIO_S_GCCMS_MDDR2_PLL1_CONFIG_CTL_LO_REF_TRIM_BMSK                                         0x3800000
#define HWIO_S_GCCMS_MDDR2_PLL1_CONFIG_CTL_LO_REF_TRIM_SHFT                                              0x17
#define HWIO_S_GCCMS_MDDR2_PLL1_CONFIG_CTL_LO_FBC_ALPHA_CAL_SEL_BMSK                                 0x300000
#define HWIO_S_GCCMS_MDDR2_PLL1_CONFIG_CTL_LO_FBC_ALPHA_CAL_SEL_SHFT                                     0x14
#define HWIO_S_GCCMS_MDDR2_PLL1_CONFIG_CTL_LO_BBC_BETA_CAL_SEL_BMSK                                   0xc0000
#define HWIO_S_GCCMS_MDDR2_PLL1_CONFIG_CTL_LO_BBC_BETA_CAL_SEL_SHFT                                      0x12
#define HWIO_S_GCCMS_MDDR2_PLL1_CONFIG_CTL_LO_BBC_DOUBLET_LEN_SEL_BMSK                                0x30000
#define HWIO_S_GCCMS_MDDR2_PLL1_CONFIG_CTL_LO_BBC_DOUBLET_LEN_SEL_SHFT                                   0x10
#define HWIO_S_GCCMS_MDDR2_PLL1_CONFIG_CTL_LO_BBC_UPDATE_LEN_SEL_BMSK                                  0xc000
#define HWIO_S_GCCMS_MDDR2_PLL1_CONFIG_CTL_LO_BBC_UPDATE_LEN_SEL_SHFT                                     0xe
#define HWIO_S_GCCMS_MDDR2_PLL1_CONFIG_CTL_LO_P_FFA_SEL_BMSK                                           0x3c00
#define HWIO_S_GCCMS_MDDR2_PLL1_CONFIG_CTL_LO_P_FFA_SEL_SHFT                                              0xa
#define HWIO_S_GCCMS_MDDR2_PLL1_CONFIG_CTL_LO_K_P_TM_SEL_BMSK                                           0x300
#define HWIO_S_GCCMS_MDDR2_PLL1_CONFIG_CTL_LO_K_P_TM_SEL_SHFT                                             0x8
#define HWIO_S_GCCMS_MDDR2_PLL1_CONFIG_CTL_LO_K_I_TM_SEL_BMSK                                            0xc0
#define HWIO_S_GCCMS_MDDR2_PLL1_CONFIG_CTL_LO_K_I_TM_SEL_SHFT                                             0x6
#define HWIO_S_GCCMS_MDDR2_PLL1_CONFIG_CTL_LO_K_P_FFA_SEL_BMSK                                           0x30
#define HWIO_S_GCCMS_MDDR2_PLL1_CONFIG_CTL_LO_K_P_FFA_SEL_SHFT                                            0x4
#define HWIO_S_GCCMS_MDDR2_PLL1_CONFIG_CTL_LO_K_I_FFA_SEL_BMSK                                            0xc
#define HWIO_S_GCCMS_MDDR2_PLL1_CONFIG_CTL_LO_K_I_FFA_SEL_SHFT                                            0x2
#define HWIO_S_GCCMS_MDDR2_PLL1_CONFIG_CTL_LO_PFD_DZSEL_BMSK                                              0x3
#define HWIO_S_GCCMS_MDDR2_PLL1_CONFIG_CTL_LO_PFD_DZSEL_SHFT                                              0x0

#define HWIO_S_GCCMS_MDDR2_PLL1_CONFIG_CTL_HI_ADDR                                                 (S_GCCMS_REG_REG_BASE      + 0x00050024)
#define HWIO_S_GCCMS_MDDR2_PLL1_CONFIG_CTL_HI_RMSK                                                 0xfffffbff
#define HWIO_S_GCCMS_MDDR2_PLL1_CONFIG_CTL_HI_IN          \
        in_dword_masked(HWIO_S_GCCMS_MDDR2_PLL1_CONFIG_CTL_HI_ADDR, HWIO_S_GCCMS_MDDR2_PLL1_CONFIG_CTL_HI_RMSK)
#define HWIO_S_GCCMS_MDDR2_PLL1_CONFIG_CTL_HI_INM(m)      \
        in_dword_masked(HWIO_S_GCCMS_MDDR2_PLL1_CONFIG_CTL_HI_ADDR, m)
#define HWIO_S_GCCMS_MDDR2_PLL1_CONFIG_CTL_HI_OUT(v)      \
        out_dword(HWIO_S_GCCMS_MDDR2_PLL1_CONFIG_CTL_HI_ADDR,v)
#define HWIO_S_GCCMS_MDDR2_PLL1_CONFIG_CTL_HI_OUTM(m,v) \
        out_dword_masked_ns(HWIO_S_GCCMS_MDDR2_PLL1_CONFIG_CTL_HI_ADDR,m,v,HWIO_S_GCCMS_MDDR2_PLL1_CONFIG_CTL_HI_IN)
#define HWIO_S_GCCMS_MDDR2_PLL1_CONFIG_CTL_HI_RSV_BMSK                                             0xffffe000
#define HWIO_S_GCCMS_MDDR2_PLL1_CONFIG_CTL_HI_RSV_SHFT                                                    0xd
#define HWIO_S_GCCMS_MDDR2_PLL1_CONFIG_CTL_HI_DUTY_CYCLE_CTRL_OVERRIDE_BMSK                            0x1000
#define HWIO_S_GCCMS_MDDR2_PLL1_CONFIG_CTL_HI_DUTY_CYCLE_CTRL_OVERRIDE_SHFT                               0xc
#define HWIO_S_GCCMS_MDDR2_PLL1_CONFIG_CTL_HI_CFA_GLITCH_DETECT_BYPASS_BMSK                             0x800
#define HWIO_S_GCCMS_MDDR2_PLL1_CONFIG_CTL_HI_CFA_GLITCH_DETECT_BYPASS_SHFT                               0xb
#define HWIO_S_GCCMS_MDDR2_PLL1_CONFIG_CTL_HI_DUTY_CYCLE_ADJ_BMSK                                       0x3c0
#define HWIO_S_GCCMS_MDDR2_PLL1_CONFIG_CTL_HI_DUTY_CYCLE_ADJ_SHFT                                         0x6
#define HWIO_S_GCCMS_MDDR2_PLL1_CONFIG_CTL_HI_DUTY_CYCLE_EN_BMSK                                         0x20
#define HWIO_S_GCCMS_MDDR2_PLL1_CONFIG_CTL_HI_DUTY_CYCLE_EN_SHFT                                          0x5
#define HWIO_S_GCCMS_MDDR2_PLL1_CONFIG_CTL_HI_DROOP_EN_DLY_BMSK                                          0x18
#define HWIO_S_GCCMS_MDDR2_PLL1_CONFIG_CTL_HI_DROOP_EN_DLY_SHFT                                           0x3
#define HWIO_S_GCCMS_MDDR2_PLL1_CONFIG_CTL_HI_ENABLE_LOW_JITTER_MODE_BMSK                                 0x4
#define HWIO_S_GCCMS_MDDR2_PLL1_CONFIG_CTL_HI_ENABLE_LOW_JITTER_MODE_SHFT                                 0x2
#define HWIO_S_GCCMS_MDDR2_PLL1_CONFIG_CTL_HI_CHARGE_PUMP_REF_ADJ_BMSK                                    0x3
#define HWIO_S_GCCMS_MDDR2_PLL1_CONFIG_CTL_HI_CHARGE_PUMP_REF_ADJ_SHFT                                    0x0

#define HWIO_S_GCCMS_MDDR2_PLL1_STATUS_ADDR                                                        (S_GCCMS_REG_REG_BASE      + 0x00050028)
#define HWIO_S_GCCMS_MDDR2_PLL1_STATUS_RMSK                                                        0xffffffff
#define HWIO_S_GCCMS_MDDR2_PLL1_STATUS_IN          \
        in_dword_masked(HWIO_S_GCCMS_MDDR2_PLL1_STATUS_ADDR, HWIO_S_GCCMS_MDDR2_PLL1_STATUS_RMSK)
#define HWIO_S_GCCMS_MDDR2_PLL1_STATUS_INM(m)      \
        in_dword_masked(HWIO_S_GCCMS_MDDR2_PLL1_STATUS_ADDR, m)
#define HWIO_S_GCCMS_MDDR2_PLL1_STATUS_STATUS_BMSK                                                 0xffffffff
#define HWIO_S_GCCMS_MDDR2_PLL1_STATUS_STATUS_SHFT                                                        0x0

#define HWIO_S_GCCMS_MDDR2_PLL1_TEST_CTL_LO_ADDR                                                   (S_GCCMS_REG_REG_BASE      + 0x00050030)
#define HWIO_S_GCCMS_MDDR2_PLL1_TEST_CTL_LO_RMSK                                                   0xfffff7ff
#define HWIO_S_GCCMS_MDDR2_PLL1_TEST_CTL_LO_IN          \
        in_dword_masked(HWIO_S_GCCMS_MDDR2_PLL1_TEST_CTL_LO_ADDR, HWIO_S_GCCMS_MDDR2_PLL1_TEST_CTL_LO_RMSK)
#define HWIO_S_GCCMS_MDDR2_PLL1_TEST_CTL_LO_INM(m)      \
        in_dword_masked(HWIO_S_GCCMS_MDDR2_PLL1_TEST_CTL_LO_ADDR, m)
#define HWIO_S_GCCMS_MDDR2_PLL1_TEST_CTL_LO_OUT(v)      \
        out_dword(HWIO_S_GCCMS_MDDR2_PLL1_TEST_CTL_LO_ADDR,v)
#define HWIO_S_GCCMS_MDDR2_PLL1_TEST_CTL_LO_OUTM(m,v) \
        out_dword_masked_ns(HWIO_S_GCCMS_MDDR2_PLL1_TEST_CTL_LO_ADDR,m,v,HWIO_S_GCCMS_MDDR2_PLL1_TEST_CTL_LO_IN)
#define HWIO_S_GCCMS_MDDR2_PLL1_TEST_CTL_LO_D_FINE_OVERRIDE_VALUE_0_BMSK                           0xe0000000
#define HWIO_S_GCCMS_MDDR2_PLL1_TEST_CTL_LO_D_FINE_OVERRIDE_VALUE_0_SHFT                                 0x1d
#define HWIO_S_GCCMS_MDDR2_PLL1_TEST_CTL_LO_LOCK_THRESHOLD_SEL_D_FINE_OVERRIDE_VAL_BMSK            0x18000000
#define HWIO_S_GCCMS_MDDR2_PLL1_TEST_CTL_LO_LOCK_THRESHOLD_SEL_D_FINE_OVERRIDE_VAL_SHFT                  0x1b
#define HWIO_S_GCCMS_MDDR2_PLL1_TEST_CTL_LO_LOCK_FAILURE_TIMEOUT_D_FINE_OVERRIDE_VAL_BMSK           0x4000000
#define HWIO_S_GCCMS_MDDR2_PLL1_TEST_CTL_LO_LOCK_FAILURE_TIMEOUT_D_FINE_OVERRIDE_VAL_SHFT                0x1a
#define HWIO_S_GCCMS_MDDR2_PLL1_TEST_CTL_LO_D_FINE_OVERRIDE_BMSK                                    0x2000000
#define HWIO_S_GCCMS_MDDR2_PLL1_TEST_CTL_LO_D_FINE_OVERRIDE_SHFT                                         0x19
#define HWIO_S_GCCMS_MDDR2_PLL1_TEST_CTL_LO_G_BWC_OVERRIDE_VALUE_BMSK                               0x1fc0000
#define HWIO_S_GCCMS_MDDR2_PLL1_TEST_CTL_LO_G_BWC_OVERRIDE_VALUE_SHFT                                    0x12
#define HWIO_S_GCCMS_MDDR2_PLL1_TEST_CTL_LO_G_BWC_OVERRIDE_BMSK                                       0x20000
#define HWIO_S_GCCMS_MDDR2_PLL1_TEST_CTL_LO_G_BWC_OVERRIDE_SHFT                                          0x11
#define HWIO_S_GCCMS_MDDR2_PLL1_TEST_CTL_LO_STAY_IN_CFA_BMSK                                          0x10000
#define HWIO_S_GCCMS_MDDR2_PLL1_TEST_CTL_LO_STAY_IN_CFA_SHFT                                             0x10
#define HWIO_S_GCCMS_MDDR2_PLL1_TEST_CTL_LO_SKIP_FFA_BMSK                                              0x8000
#define HWIO_S_GCCMS_MDDR2_PLL1_TEST_CTL_LO_SKIP_FFA_SHFT                                                 0xf
#define HWIO_S_GCCMS_MDDR2_PLL1_TEST_CTL_LO_SKIP_CFA_BMSK                                              0x4000
#define HWIO_S_GCCMS_MDDR2_PLL1_TEST_CTL_LO_SKIP_CFA_SHFT                                                 0xe
#define HWIO_S_GCCMS_MDDR2_PLL1_TEST_CTL_LO_RESET_FFA_TM_ACCUM_BMSK                                    0x2000
#define HWIO_S_GCCMS_MDDR2_PLL1_TEST_CTL_LO_RESET_FFA_TM_ACCUM_SHFT                                       0xd
#define HWIO_S_GCCMS_MDDR2_PLL1_TEST_CTL_LO_RESET_CFA_ACCUM_BMSK                                       0x1000
#define HWIO_S_GCCMS_MDDR2_PLL1_TEST_CTL_LO_RESET_CFA_ACCUM_SHFT                                          0xc
#define HWIO_S_GCCMS_MDDR2_PLL1_TEST_CTL_LO_DISABLE_LFSR_BMSK                                           0x400
#define HWIO_S_GCCMS_MDDR2_PLL1_TEST_CTL_LO_DISABLE_LFSR_SHFT                                             0xa
#define HWIO_S_GCCMS_MDDR2_PLL1_TEST_CTL_LO_ENABLE_BBC_BMSK                                             0x200
#define HWIO_S_GCCMS_MDDR2_PLL1_TEST_CTL_LO_ENABLE_BBC_SHFT                                               0x9
#define HWIO_S_GCCMS_MDDR2_PLL1_TEST_CTL_LO_PLL_STATUS_SEL_BMSK                                         0x1c0
#define HWIO_S_GCCMS_MDDR2_PLL1_TEST_CTL_LO_PLL_STATUS_SEL_SHFT                                           0x6
#define HWIO_S_GCCMS_MDDR2_PLL1_TEST_CTL_LO_DTEST_SEL_BMSK                                               0x20
#define HWIO_S_GCCMS_MDDR2_PLL1_TEST_CTL_LO_DTEST_SEL_SHFT                                                0x5
#define HWIO_S_GCCMS_MDDR2_PLL1_TEST_CTL_LO_BYP_TESTAMP_BMSK                                             0x10
#define HWIO_S_GCCMS_MDDR2_PLL1_TEST_CTL_LO_BYP_TESTAMP_SHFT                                              0x4
#define HWIO_S_GCCMS_MDDR2_PLL1_TEST_CTL_LO_ATEST1_SEL_NMOSC_CFG_BMSK                                     0x8
#define HWIO_S_GCCMS_MDDR2_PLL1_TEST_CTL_LO_ATEST1_SEL_NMOSC_CFG_SHFT                                     0x3
#define HWIO_S_GCCMS_MDDR2_PLL1_TEST_CTL_LO_ATEST0_SEL_NMOSC_CFG_BMSK                                     0x4
#define HWIO_S_GCCMS_MDDR2_PLL1_TEST_CTL_LO_ATEST0_SEL_NMOSC_CFG_SHFT                                     0x2
#define HWIO_S_GCCMS_MDDR2_PLL1_TEST_CTL_LO_ATEST1_EN_BMSK                                                0x2
#define HWIO_S_GCCMS_MDDR2_PLL1_TEST_CTL_LO_ATEST1_EN_SHFT                                                0x1
#define HWIO_S_GCCMS_MDDR2_PLL1_TEST_CTL_LO_ATEST0_EN_BMSK                                                0x1
#define HWIO_S_GCCMS_MDDR2_PLL1_TEST_CTL_LO_ATEST0_EN_SHFT                                                0x0

#define HWIO_S_GCCMS_MDDR2_PLL1_TEST_CTL_HI_ADDR                                                   (S_GCCMS_REG_REG_BASE      + 0x00050034)
#define HWIO_S_GCCMS_MDDR2_PLL1_TEST_CTL_HI_RMSK                                                   0xffffffff
#define HWIO_S_GCCMS_MDDR2_PLL1_TEST_CTL_HI_IN          \
        in_dword_masked(HWIO_S_GCCMS_MDDR2_PLL1_TEST_CTL_HI_ADDR, HWIO_S_GCCMS_MDDR2_PLL1_TEST_CTL_HI_RMSK)
#define HWIO_S_GCCMS_MDDR2_PLL1_TEST_CTL_HI_INM(m)      \
        in_dword_masked(HWIO_S_GCCMS_MDDR2_PLL1_TEST_CTL_HI_ADDR, m)
#define HWIO_S_GCCMS_MDDR2_PLL1_TEST_CTL_HI_OUT(v)      \
        out_dword(HWIO_S_GCCMS_MDDR2_PLL1_TEST_CTL_HI_ADDR,v)
#define HWIO_S_GCCMS_MDDR2_PLL1_TEST_CTL_HI_OUTM(m,v) \
        out_dword_masked_ns(HWIO_S_GCCMS_MDDR2_PLL1_TEST_CTL_HI_ADDR,m,v,HWIO_S_GCCMS_MDDR2_PLL1_TEST_CTL_HI_IN)
#define HWIO_S_GCCMS_MDDR2_PLL1_TEST_CTL_HI_FLIPY_BMSK                                             0x80000000
#define HWIO_S_GCCMS_MDDR2_PLL1_TEST_CTL_HI_FLIPY_SHFT                                                   0x1f
#define HWIO_S_GCCMS_MDDR2_PLL1_TEST_CTL_HI_CHARGE_PUMP_POWER_DOWN_BMSK                            0x40000000
#define HWIO_S_GCCMS_MDDR2_PLL1_TEST_CTL_HI_CHARGE_PUMP_POWER_DOWN_SHFT                                  0x1e
#define HWIO_S_GCCMS_MDDR2_PLL1_TEST_CTL_HI_ENABLE_FBC_BMSK                                        0x20000000
#define HWIO_S_GCCMS_MDDR2_PLL1_TEST_CTL_HI_ENABLE_FBC_SHFT                                              0x1d
#define HWIO_S_GCCMS_MDDR2_PLL1_TEST_CTL_HI_PTUNE_OVERRIDE_VALUE_BMSK                              0x1c000000
#define HWIO_S_GCCMS_MDDR2_PLL1_TEST_CTL_HI_PTUNE_OVERRIDE_VALUE_SHFT                                    0x1a
#define HWIO_S_GCCMS_MDDR2_PLL1_TEST_CTL_HI_PTUNE_OVERRIDE_BMSK                                     0x2000000
#define HWIO_S_GCCMS_MDDR2_PLL1_TEST_CTL_HI_PTUNE_OVERRIDE_SHFT                                          0x19
#define HWIO_S_GCCMS_MDDR2_PLL1_TEST_CTL_HI_DIV_DC_SEL_BMSK                                         0x1000000
#define HWIO_S_GCCMS_MDDR2_PLL1_TEST_CTL_HI_DIV_DC_SEL_SHFT                                              0x18
#define HWIO_S_GCCMS_MDDR2_PLL1_TEST_CTL_HI_SSC_MODE_NGEN_CFG_BMSK                                   0x800000
#define HWIO_S_GCCMS_MDDR2_PLL1_TEST_CTL_HI_SSC_MODE_NGEN_CFG_SHFT                                       0x17
#define HWIO_S_GCCMS_MDDR2_PLL1_TEST_CTL_HI_NGEN_CFG_BMSK                                            0x400000
#define HWIO_S_GCCMS_MDDR2_PLL1_TEST_CTL_HI_NGEN_CFG_SHFT                                                0x16
#define HWIO_S_GCCMS_MDDR2_PLL1_TEST_CTL_HI_NGEN_EN_BMSK                                             0x200000
#define HWIO_S_GCCMS_MDDR2_PLL1_TEST_CTL_HI_NGEN_EN_SHFT                                                 0x15
#define HWIO_S_GCCMS_MDDR2_PLL1_TEST_CTL_HI_CHARGE_PUMP_BIAS_BYPASS_BMSK                             0x100000
#define HWIO_S_GCCMS_MDDR2_PLL1_TEST_CTL_HI_CHARGE_PUMP_BIAS_BYPASS_SHFT                                 0x14
#define HWIO_S_GCCMS_MDDR2_PLL1_TEST_CTL_HI_ENABLE_DEM_IN_DCO_DAC_BMSK                                0x80000
#define HWIO_S_GCCMS_MDDR2_PLL1_TEST_CTL_HI_ENABLE_DEM_IN_DCO_DAC_SHFT                                   0x13
#define HWIO_S_GCCMS_MDDR2_PLL1_TEST_CTL_HI_NMOSC_EN_BMSK                                             0x40000
#define HWIO_S_GCCMS_MDDR2_PLL1_TEST_CTL_HI_NMOSC_EN_SHFT                                                0x12
#define HWIO_S_GCCMS_MDDR2_PLL1_TEST_CTL_HI_LV_TEST_SEL_BMSK                                          0x20000
#define HWIO_S_GCCMS_MDDR2_PLL1_TEST_CTL_HI_LV_TEST_SEL_SHFT                                             0x11
#define HWIO_S_GCCMS_MDDR2_PLL1_TEST_CTL_HI_SHMOO_EN_BMSK                                             0x10000
#define HWIO_S_GCCMS_MDDR2_PLL1_TEST_CTL_HI_SHMOO_EN_SHFT                                                0x10
#define HWIO_S_GCCMS_MDDR2_PLL1_TEST_CTL_HI_ADC_TEST_CLK_SEL_BMSK                                      0x8000
#define HWIO_S_GCCMS_MDDR2_PLL1_TEST_CTL_HI_ADC_TEST_CLK_SEL_SHFT                                         0xf
#define HWIO_S_GCCMS_MDDR2_PLL1_TEST_CTL_HI_SEL_GLITCH_FILTER_IN_CTUNE_PATH_BMSK                       0x4000
#define HWIO_S_GCCMS_MDDR2_PLL1_TEST_CTL_HI_SEL_GLITCH_FILTER_IN_CTUNE_PATH_SHFT                          0xe
#define HWIO_S_GCCMS_MDDR2_PLL1_TEST_CTL_HI_D_EXT_SEL_BMSK                                             0x2000
#define HWIO_S_GCCMS_MDDR2_PLL1_TEST_CTL_HI_D_EXT_SEL_SHFT                                                0xd
#define HWIO_S_GCCMS_MDDR2_PLL1_TEST_CTL_HI_D_EXT_VAL_BMSK                                             0x1ff0
#define HWIO_S_GCCMS_MDDR2_PLL1_TEST_CTL_HI_D_EXT_VAL_SHFT                                                0x4
#define HWIO_S_GCCMS_MDDR2_PLL1_TEST_CTL_HI_ENTER_OLC_MODE_SEL_BMSK                                       0x8
#define HWIO_S_GCCMS_MDDR2_PLL1_TEST_CTL_HI_ENTER_OLC_MODE_SEL_SHFT                                       0x3
#define HWIO_S_GCCMS_MDDR2_PLL1_TEST_CTL_HI_D_FINE_OVERRIDE_VALUE_1_BMSK                                  0x7
#define HWIO_S_GCCMS_MDDR2_PLL1_TEST_CTL_HI_D_FINE_OVERRIDE_VALUE_1_SHFT                                  0x0

#define HWIO_S_GCCMS_MDDR2_PLL1_SSC_DELTA_ALPHA_ADDR                                               (S_GCCMS_REG_REG_BASE      + 0x00050044)
#define HWIO_S_GCCMS_MDDR2_PLL1_SSC_DELTA_ALPHA_RMSK                                               0xffffffff
#define HWIO_S_GCCMS_MDDR2_PLL1_SSC_DELTA_ALPHA_IN          \
        in_dword_masked(HWIO_S_GCCMS_MDDR2_PLL1_SSC_DELTA_ALPHA_ADDR, HWIO_S_GCCMS_MDDR2_PLL1_SSC_DELTA_ALPHA_RMSK)
#define HWIO_S_GCCMS_MDDR2_PLL1_SSC_DELTA_ALPHA_INM(m)      \
        in_dword_masked(HWIO_S_GCCMS_MDDR2_PLL1_SSC_DELTA_ALPHA_ADDR, m)
#define HWIO_S_GCCMS_MDDR2_PLL1_SSC_DELTA_ALPHA_OUT(v)      \
        out_dword(HWIO_S_GCCMS_MDDR2_PLL1_SSC_DELTA_ALPHA_ADDR,v)
#define HWIO_S_GCCMS_MDDR2_PLL1_SSC_DELTA_ALPHA_OUTM(m,v) \
        out_dword_masked_ns(HWIO_S_GCCMS_MDDR2_PLL1_SSC_DELTA_ALPHA_ADDR,m,v,HWIO_S_GCCMS_MDDR2_PLL1_SSC_DELTA_ALPHA_IN)
#define HWIO_S_GCCMS_MDDR2_PLL1_SSC_DELTA_ALPHA_UNDEFINED_31_8_BMSK                                0xffffff00
#define HWIO_S_GCCMS_MDDR2_PLL1_SSC_DELTA_ALPHA_UNDEFINED_31_8_SHFT                                       0x8
#define HWIO_S_GCCMS_MDDR2_PLL1_SSC_DELTA_ALPHA_VAL_BMSK                                                 0xff
#define HWIO_S_GCCMS_MDDR2_PLL1_SSC_DELTA_ALPHA_VAL_SHFT                                                  0x0

#define HWIO_S_GCCMS_MDDR2_PLL1_SSC_UPDATE_RATE_ADDR                                               (S_GCCMS_REG_REG_BASE      + 0x00050050)
#define HWIO_S_GCCMS_MDDR2_PLL1_SSC_UPDATE_RATE_RMSK                                               0xffffffff
#define HWIO_S_GCCMS_MDDR2_PLL1_SSC_UPDATE_RATE_IN          \
        in_dword_masked(HWIO_S_GCCMS_MDDR2_PLL1_SSC_UPDATE_RATE_ADDR, HWIO_S_GCCMS_MDDR2_PLL1_SSC_UPDATE_RATE_RMSK)
#define HWIO_S_GCCMS_MDDR2_PLL1_SSC_UPDATE_RATE_INM(m)      \
        in_dword_masked(HWIO_S_GCCMS_MDDR2_PLL1_SSC_UPDATE_RATE_ADDR, m)
#define HWIO_S_GCCMS_MDDR2_PLL1_SSC_UPDATE_RATE_OUT(v)      \
        out_dword(HWIO_S_GCCMS_MDDR2_PLL1_SSC_UPDATE_RATE_ADDR,v)
#define HWIO_S_GCCMS_MDDR2_PLL1_SSC_UPDATE_RATE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_S_GCCMS_MDDR2_PLL1_SSC_UPDATE_RATE_ADDR,m,v,HWIO_S_GCCMS_MDDR2_PLL1_SSC_UPDATE_RATE_IN)
#define HWIO_S_GCCMS_MDDR2_PLL1_SSC_UPDATE_RATE_UNDEFINED_31_8_BMSK                                0xffffff00
#define HWIO_S_GCCMS_MDDR2_PLL1_SSC_UPDATE_RATE_UNDEFINED_31_8_SHFT                                       0x8
#define HWIO_S_GCCMS_MDDR2_PLL1_SSC_UPDATE_RATE_VAL_BMSK                                                 0xff
#define HWIO_S_GCCMS_MDDR2_PLL1_SSC_UPDATE_RATE_VAL_SHFT                                                  0x0

#define HWIO_S_GCCMS_MDDR2_PLL1_BIST_CTL_ADDR                                                      (S_GCCMS_REG_REG_BASE      + 0x00050054)
#define HWIO_S_GCCMS_MDDR2_PLL1_BIST_CTL_RMSK                                                      0xffffffff
#define HWIO_S_GCCMS_MDDR2_PLL1_BIST_CTL_IN          \
        in_dword_masked(HWIO_S_GCCMS_MDDR2_PLL1_BIST_CTL_ADDR, HWIO_S_GCCMS_MDDR2_PLL1_BIST_CTL_RMSK)
#define HWIO_S_GCCMS_MDDR2_PLL1_BIST_CTL_INM(m)      \
        in_dword_masked(HWIO_S_GCCMS_MDDR2_PLL1_BIST_CTL_ADDR, m)
#define HWIO_S_GCCMS_MDDR2_PLL1_BIST_CTL_OUT(v)      \
        out_dword(HWIO_S_GCCMS_MDDR2_PLL1_BIST_CTL_ADDR,v)
#define HWIO_S_GCCMS_MDDR2_PLL1_BIST_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_S_GCCMS_MDDR2_PLL1_BIST_CTL_ADDR,m,v,HWIO_S_GCCMS_MDDR2_PLL1_BIST_CTL_IN)
#define HWIO_S_GCCMS_MDDR2_PLL1_BIST_CTL_RESERBED_BITS31_12_BMSK                                   0xfffff000
#define HWIO_S_GCCMS_MDDR2_PLL1_BIST_CTL_RESERBED_BITS31_12_SHFT                                          0xc
#define HWIO_S_GCCMS_MDDR2_PLL1_BIST_CTL_BIST_CTL_BMSK                                                  0xfff
#define HWIO_S_GCCMS_MDDR2_PLL1_BIST_CTL_BIST_CTL_SHFT                                                    0x0

#define HWIO_S_GCCMS_AHB_CBCR_ADDR                                                                 (S_GCCMS_REG_REG_BASE      + 0x00080000)
#define HWIO_S_GCCMS_AHB_CBCR_RMSK                                                                 0x80000001
#define HWIO_S_GCCMS_AHB_CBCR_IN          \
        in_dword_masked(HWIO_S_GCCMS_AHB_CBCR_ADDR, HWIO_S_GCCMS_AHB_CBCR_RMSK)
#define HWIO_S_GCCMS_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_S_GCCMS_AHB_CBCR_ADDR, m)
#define HWIO_S_GCCMS_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_S_GCCMS_AHB_CBCR_ADDR,v)
#define HWIO_S_GCCMS_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_S_GCCMS_AHB_CBCR_ADDR,m,v,HWIO_S_GCCMS_AHB_CBCR_IN)
#define HWIO_S_GCCMS_AHB_CBCR_CLK_OFF_BMSK                                                         0x80000000
#define HWIO_S_GCCMS_AHB_CBCR_CLK_OFF_SHFT                                                               0x1f
#define HWIO_S_GCCMS_AHB_CBCR_CLK_ENABLE_BMSK                                                             0x1
#define HWIO_S_GCCMS_AHB_CBCR_CLK_ENABLE_SHFT                                                             0x0

#define HWIO_S_GCCMS_IM_SLEEP_CBCR_ADDR                                                            (S_GCCMS_REG_REG_BASE      + 0x00080004)
#define HWIO_S_GCCMS_IM_SLEEP_CBCR_RMSK                                                            0x80000001
#define HWIO_S_GCCMS_IM_SLEEP_CBCR_IN          \
        in_dword_masked(HWIO_S_GCCMS_IM_SLEEP_CBCR_ADDR, HWIO_S_GCCMS_IM_SLEEP_CBCR_RMSK)
#define HWIO_S_GCCMS_IM_SLEEP_CBCR_INM(m)      \
        in_dword_masked(HWIO_S_GCCMS_IM_SLEEP_CBCR_ADDR, m)
#define HWIO_S_GCCMS_IM_SLEEP_CBCR_OUT(v)      \
        out_dword(HWIO_S_GCCMS_IM_SLEEP_CBCR_ADDR,v)
#define HWIO_S_GCCMS_IM_SLEEP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_S_GCCMS_IM_SLEEP_CBCR_ADDR,m,v,HWIO_S_GCCMS_IM_SLEEP_CBCR_IN)
#define HWIO_S_GCCMS_IM_SLEEP_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_S_GCCMS_IM_SLEEP_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_S_GCCMS_IM_SLEEP_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_S_GCCMS_IM_SLEEP_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_S_GCCMS_XO_DIV4_CBCR_ADDR                                                             (S_GCCMS_REG_REG_BASE      + 0x00080008)
#define HWIO_S_GCCMS_XO_DIV4_CBCR_RMSK                                                             0x80000001
#define HWIO_S_GCCMS_XO_DIV4_CBCR_IN          \
        in_dword_masked(HWIO_S_GCCMS_XO_DIV4_CBCR_ADDR, HWIO_S_GCCMS_XO_DIV4_CBCR_RMSK)
#define HWIO_S_GCCMS_XO_DIV4_CBCR_INM(m)      \
        in_dword_masked(HWIO_S_GCCMS_XO_DIV4_CBCR_ADDR, m)
#define HWIO_S_GCCMS_XO_DIV4_CBCR_OUT(v)      \
        out_dword(HWIO_S_GCCMS_XO_DIV4_CBCR_ADDR,v)
#define HWIO_S_GCCMS_XO_DIV4_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_S_GCCMS_XO_DIV4_CBCR_ADDR,m,v,HWIO_S_GCCMS_XO_DIV4_CBCR_IN)
#define HWIO_S_GCCMS_XO_DIV4_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_S_GCCMS_XO_DIV4_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_S_GCCMS_XO_DIV4_CBCR_CLK_ENABLE_BMSK                                                         0x1
#define HWIO_S_GCCMS_XO_DIV4_CBCR_CLK_ENABLE_SHFT                                                         0x0

#define HWIO_S_GCCMS_MDDR_0_BCR_ADDR                                                               (S_GCCMS_REG_REG_BASE      + 0x000a0000)
#define HWIO_S_GCCMS_MDDR_0_BCR_RMSK                                                                      0x1
#define HWIO_S_GCCMS_MDDR_0_BCR_IN          \
        in_dword_masked(HWIO_S_GCCMS_MDDR_0_BCR_ADDR, HWIO_S_GCCMS_MDDR_0_BCR_RMSK)
#define HWIO_S_GCCMS_MDDR_0_BCR_INM(m)      \
        in_dword_masked(HWIO_S_GCCMS_MDDR_0_BCR_ADDR, m)
#define HWIO_S_GCCMS_MDDR_0_BCR_OUT(v)      \
        out_dword(HWIO_S_GCCMS_MDDR_0_BCR_ADDR,v)
#define HWIO_S_GCCMS_MDDR_0_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_S_GCCMS_MDDR_0_BCR_ADDR,m,v,HWIO_S_GCCMS_MDDR_0_BCR_IN)
#define HWIO_S_GCCMS_MDDR_0_BCR_BLK_ARES_BMSK                                                             0x1
#define HWIO_S_GCCMS_MDDR_0_BCR_BLK_ARES_SHFT                                                             0x0

#define HWIO_S_GCCMS_MDDR0_RESETR_ADDR                                                             (S_GCCMS_REG_REG_BASE      + 0x000a0014)
#define HWIO_S_GCCMS_MDDR0_RESETR_RMSK                                                                    0x7
#define HWIO_S_GCCMS_MDDR0_RESETR_IN          \
        in_dword_masked(HWIO_S_GCCMS_MDDR0_RESETR_ADDR, HWIO_S_GCCMS_MDDR0_RESETR_RMSK)
#define HWIO_S_GCCMS_MDDR0_RESETR_INM(m)      \
        in_dword_masked(HWIO_S_GCCMS_MDDR0_RESETR_ADDR, m)
#define HWIO_S_GCCMS_MDDR0_RESETR_OUT(v)      \
        out_dword(HWIO_S_GCCMS_MDDR0_RESETR_ADDR,v)
#define HWIO_S_GCCMS_MDDR0_RESETR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_S_GCCMS_MDDR0_RESETR_ADDR,m,v,HWIO_S_GCCMS_MDDR0_RESETR_IN)
#define HWIO_S_GCCMS_MDDR0_RESETR_CORE_ARES_BMSK                                                          0x4
#define HWIO_S_GCCMS_MDDR0_RESETR_CORE_ARES_SHFT                                                          0x2
#define HWIO_S_GCCMS_MDDR0_RESETR_APB_ARES_BMSK                                                           0x2
#define HWIO_S_GCCMS_MDDR0_RESETR_APB_ARES_SHFT                                                           0x1
#define HWIO_S_GCCMS_MDDR0_RESETR_PHY_ARES_BMSK                                                           0x1
#define HWIO_S_GCCMS_MDDR0_RESETR_PHY_ARES_SHFT                                                           0x0

#define HWIO_S_GCCMS_MDDR_0_CGF4R_ADDR                                                             (S_GCCMS_REG_REG_BASE      + 0x000a0018)
#define HWIO_S_GCCMS_MDDR_0_CGF4R_RMSK                                                                  0x1f3
#define HWIO_S_GCCMS_MDDR_0_CGF4R_IN          \
        in_dword_masked(HWIO_S_GCCMS_MDDR_0_CGF4R_ADDR, HWIO_S_GCCMS_MDDR_0_CGF4R_RMSK)
#define HWIO_S_GCCMS_MDDR_0_CGF4R_INM(m)      \
        in_dword_masked(HWIO_S_GCCMS_MDDR_0_CGF4R_ADDR, m)
#define HWIO_S_GCCMS_MDDR_0_CGF4R_OUT(v)      \
        out_dword(HWIO_S_GCCMS_MDDR_0_CGF4R_ADDR,v)
#define HWIO_S_GCCMS_MDDR_0_CGF4R_OUTM(m,v) \
        out_dword_masked_ns(HWIO_S_GCCMS_MDDR_0_CGF4R_ADDR,m,v,HWIO_S_GCCMS_MDDR_0_CGF4R_IN)
#define HWIO_S_GCCMS_MDDR_0_CGF4R_ROOT_EN_BMSK                                                          0x100
#define HWIO_S_GCCMS_MDDR_0_CGF4R_ROOT_EN_SHFT                                                            0x8
#define HWIO_S_GCCMS_MDDR_0_CGF4R_MUX_SEL_STATUS_BMSK                                                    0xf0
#define HWIO_S_GCCMS_MDDR_0_CGF4R_MUX_SEL_STATUS_SHFT                                                     0x4
#define HWIO_S_GCCMS_MDDR_0_CGF4R_MUX_SEL_BMSK                                                            0x3
#define HWIO_S_GCCMS_MDDR_0_CGF4R_MUX_SEL_SHFT                                                            0x0

#define HWIO_S_GCCMS_MDDR0_2X_CBCR_ADDR                                                            (S_GCCMS_REG_REG_BASE      + 0x000a0020)
#define HWIO_S_GCCMS_MDDR0_2X_CBCR_RMSK                                                            0x80000001
#define HWIO_S_GCCMS_MDDR0_2X_CBCR_IN          \
        in_dword_masked(HWIO_S_GCCMS_MDDR0_2X_CBCR_ADDR, HWIO_S_GCCMS_MDDR0_2X_CBCR_RMSK)
#define HWIO_S_GCCMS_MDDR0_2X_CBCR_INM(m)      \
        in_dword_masked(HWIO_S_GCCMS_MDDR0_2X_CBCR_ADDR, m)
#define HWIO_S_GCCMS_MDDR0_2X_CBCR_OUT(v)      \
        out_dword(HWIO_S_GCCMS_MDDR0_2X_CBCR_ADDR,v)
#define HWIO_S_GCCMS_MDDR0_2X_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_S_GCCMS_MDDR0_2X_CBCR_ADDR,m,v,HWIO_S_GCCMS_MDDR0_2X_CBCR_IN)
#define HWIO_S_GCCMS_MDDR0_2X_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_S_GCCMS_MDDR0_2X_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_S_GCCMS_MDDR0_2X_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_S_GCCMS_MDDR0_2X_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_S_GCCMS_MDDR0_MISC_ADDR                                                               (S_GCCMS_REG_REG_BASE      + 0x000a0030)
#define HWIO_S_GCCMS_MDDR0_MISC_RMSK                                                                      0x1
#define HWIO_S_GCCMS_MDDR0_MISC_IN          \
        in_dword_masked(HWIO_S_GCCMS_MDDR0_MISC_ADDR, HWIO_S_GCCMS_MDDR0_MISC_RMSK)
#define HWIO_S_GCCMS_MDDR0_MISC_INM(m)      \
        in_dword_masked(HWIO_S_GCCMS_MDDR0_MISC_ADDR, m)
#define HWIO_S_GCCMS_MDDR0_MISC_OUT(v)      \
        out_dword(HWIO_S_GCCMS_MDDR0_MISC_ADDR,v)
#define HWIO_S_GCCMS_MDDR0_MISC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_S_GCCMS_MDDR0_MISC_ADDR,m,v,HWIO_S_GCCMS_MDDR0_MISC_IN)
#define HWIO_S_GCCMS_MDDR0_MISC_CORE_CLK_EN_BMSK                                                          0x1
#define HWIO_S_GCCMS_MDDR0_MISC_CORE_CLK_EN_SHFT                                                          0x0

#define HWIO_S_GCCMS_MDDR0_CLKGEN_MISC_ADDR                                                        (S_GCCMS_REG_REG_BASE      + 0x000a0038)
#define HWIO_S_GCCMS_MDDR0_CLKGEN_MISC_RMSK                                                               0x1
#define HWIO_S_GCCMS_MDDR0_CLKGEN_MISC_IN          \
        in_dword_masked(HWIO_S_GCCMS_MDDR0_CLKGEN_MISC_ADDR, HWIO_S_GCCMS_MDDR0_CLKGEN_MISC_RMSK)
#define HWIO_S_GCCMS_MDDR0_CLKGEN_MISC_INM(m)      \
        in_dword_masked(HWIO_S_GCCMS_MDDR0_CLKGEN_MISC_ADDR, m)
#define HWIO_S_GCCMS_MDDR0_CLKGEN_MISC_OUT(v)      \
        out_dword(HWIO_S_GCCMS_MDDR0_CLKGEN_MISC_ADDR,v)
#define HWIO_S_GCCMS_MDDR0_CLKGEN_MISC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_S_GCCMS_MDDR0_CLKGEN_MISC_ADDR,m,v,HWIO_S_GCCMS_MDDR0_CLKGEN_MISC_IN)
#define HWIO_S_GCCMS_MDDR0_CLKGEN_MISC_PCIE_CLKGEN_PWRDN_B_BMSK                                           0x1
#define HWIO_S_GCCMS_MDDR0_CLKGEN_MISC_PCIE_CLKGEN_PWRDN_B_SHFT                                           0x0

#define HWIO_S_GCCMS_MDDR0_SLEEP_CBCR_ADDR                                                         (S_GCCMS_REG_REG_BASE      + 0x000a0040)
#define HWIO_S_GCCMS_MDDR0_SLEEP_CBCR_RMSK                                                         0x80000001
#define HWIO_S_GCCMS_MDDR0_SLEEP_CBCR_IN          \
        in_dword_masked(HWIO_S_GCCMS_MDDR0_SLEEP_CBCR_ADDR, HWIO_S_GCCMS_MDDR0_SLEEP_CBCR_RMSK)
#define HWIO_S_GCCMS_MDDR0_SLEEP_CBCR_INM(m)      \
        in_dword_masked(HWIO_S_GCCMS_MDDR0_SLEEP_CBCR_ADDR, m)
#define HWIO_S_GCCMS_MDDR0_SLEEP_CBCR_OUT(v)      \
        out_dword(HWIO_S_GCCMS_MDDR0_SLEEP_CBCR_ADDR,v)
#define HWIO_S_GCCMS_MDDR0_SLEEP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_S_GCCMS_MDDR0_SLEEP_CBCR_ADDR,m,v,HWIO_S_GCCMS_MDDR0_SLEEP_CBCR_IN)
#define HWIO_S_GCCMS_MDDR0_SLEEP_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_S_GCCMS_MDDR0_SLEEP_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_S_GCCMS_MDDR0_SLEEP_CBCR_CLK_ENABLE_BMSK                                                     0x1
#define HWIO_S_GCCMS_MDDR0_SLEEP_CBCR_CLK_ENABLE_SHFT                                                     0x0

#define HWIO_S_GCCMS_MDDR0_XO_CBCR_ADDR                                                            (S_GCCMS_REG_REG_BASE      + 0x000a0044)
#define HWIO_S_GCCMS_MDDR0_XO_CBCR_RMSK                                                            0x80000001
#define HWIO_S_GCCMS_MDDR0_XO_CBCR_IN          \
        in_dword_masked(HWIO_S_GCCMS_MDDR0_XO_CBCR_ADDR, HWIO_S_GCCMS_MDDR0_XO_CBCR_RMSK)
#define HWIO_S_GCCMS_MDDR0_XO_CBCR_INM(m)      \
        in_dword_masked(HWIO_S_GCCMS_MDDR0_XO_CBCR_ADDR, m)
#define HWIO_S_GCCMS_MDDR0_XO_CBCR_OUT(v)      \
        out_dword(HWIO_S_GCCMS_MDDR0_XO_CBCR_ADDR,v)
#define HWIO_S_GCCMS_MDDR0_XO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_S_GCCMS_MDDR0_XO_CBCR_ADDR,m,v,HWIO_S_GCCMS_MDDR0_XO_CBCR_IN)
#define HWIO_S_GCCMS_MDDR0_XO_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_S_GCCMS_MDDR0_XO_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_S_GCCMS_MDDR0_XO_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_S_GCCMS_MDDR0_XO_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_S_GCCMS_MDDR_1_BCR_ADDR                                                               (S_GCCMS_REG_REG_BASE      + 0x000b0000)
#define HWIO_S_GCCMS_MDDR_1_BCR_RMSK                                                                      0x1
#define HWIO_S_GCCMS_MDDR_1_BCR_IN          \
        in_dword_masked(HWIO_S_GCCMS_MDDR_1_BCR_ADDR, HWIO_S_GCCMS_MDDR_1_BCR_RMSK)
#define HWIO_S_GCCMS_MDDR_1_BCR_INM(m)      \
        in_dword_masked(HWIO_S_GCCMS_MDDR_1_BCR_ADDR, m)
#define HWIO_S_GCCMS_MDDR_1_BCR_OUT(v)      \
        out_dword(HWIO_S_GCCMS_MDDR_1_BCR_ADDR,v)
#define HWIO_S_GCCMS_MDDR_1_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_S_GCCMS_MDDR_1_BCR_ADDR,m,v,HWIO_S_GCCMS_MDDR_1_BCR_IN)
#define HWIO_S_GCCMS_MDDR_1_BCR_BLK_ARES_BMSK                                                             0x1
#define HWIO_S_GCCMS_MDDR_1_BCR_BLK_ARES_SHFT                                                             0x0

#define HWIO_S_GCCMS_MDDR1_RESETR_ADDR                                                             (S_GCCMS_REG_REG_BASE      + 0x000b0014)
#define HWIO_S_GCCMS_MDDR1_RESETR_RMSK                                                                    0x7
#define HWIO_S_GCCMS_MDDR1_RESETR_IN          \
        in_dword_masked(HWIO_S_GCCMS_MDDR1_RESETR_ADDR, HWIO_S_GCCMS_MDDR1_RESETR_RMSK)
#define HWIO_S_GCCMS_MDDR1_RESETR_INM(m)      \
        in_dword_masked(HWIO_S_GCCMS_MDDR1_RESETR_ADDR, m)
#define HWIO_S_GCCMS_MDDR1_RESETR_OUT(v)      \
        out_dword(HWIO_S_GCCMS_MDDR1_RESETR_ADDR,v)
#define HWIO_S_GCCMS_MDDR1_RESETR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_S_GCCMS_MDDR1_RESETR_ADDR,m,v,HWIO_S_GCCMS_MDDR1_RESETR_IN)
#define HWIO_S_GCCMS_MDDR1_RESETR_CORE_ARES_BMSK                                                          0x4
#define HWIO_S_GCCMS_MDDR1_RESETR_CORE_ARES_SHFT                                                          0x2
#define HWIO_S_GCCMS_MDDR1_RESETR_APB_ARES_BMSK                                                           0x2
#define HWIO_S_GCCMS_MDDR1_RESETR_APB_ARES_SHFT                                                           0x1
#define HWIO_S_GCCMS_MDDR1_RESETR_PHY_ARES_BMSK                                                           0x1
#define HWIO_S_GCCMS_MDDR1_RESETR_PHY_ARES_SHFT                                                           0x0

#define HWIO_S_GCCMS_MDDR1_2X_CBCR_ADDR                                                            (S_GCCMS_REG_REG_BASE      + 0x000b0020)
#define HWIO_S_GCCMS_MDDR1_2X_CBCR_RMSK                                                            0x80000001
#define HWIO_S_GCCMS_MDDR1_2X_CBCR_IN          \
        in_dword_masked(HWIO_S_GCCMS_MDDR1_2X_CBCR_ADDR, HWIO_S_GCCMS_MDDR1_2X_CBCR_RMSK)
#define HWIO_S_GCCMS_MDDR1_2X_CBCR_INM(m)      \
        in_dword_masked(HWIO_S_GCCMS_MDDR1_2X_CBCR_ADDR, m)
#define HWIO_S_GCCMS_MDDR1_2X_CBCR_OUT(v)      \
        out_dword(HWIO_S_GCCMS_MDDR1_2X_CBCR_ADDR,v)
#define HWIO_S_GCCMS_MDDR1_2X_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_S_GCCMS_MDDR1_2X_CBCR_ADDR,m,v,HWIO_S_GCCMS_MDDR1_2X_CBCR_IN)
#define HWIO_S_GCCMS_MDDR1_2X_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_S_GCCMS_MDDR1_2X_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_S_GCCMS_MDDR1_2X_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_S_GCCMS_MDDR1_2X_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_S_GCCMS_MDDR1_MISC_ADDR                                                               (S_GCCMS_REG_REG_BASE      + 0x000b0030)
#define HWIO_S_GCCMS_MDDR1_MISC_RMSK                                                                      0x1
#define HWIO_S_GCCMS_MDDR1_MISC_IN          \
        in_dword_masked(HWIO_S_GCCMS_MDDR1_MISC_ADDR, HWIO_S_GCCMS_MDDR1_MISC_RMSK)
#define HWIO_S_GCCMS_MDDR1_MISC_INM(m)      \
        in_dword_masked(HWIO_S_GCCMS_MDDR1_MISC_ADDR, m)
#define HWIO_S_GCCMS_MDDR1_MISC_OUT(v)      \
        out_dword(HWIO_S_GCCMS_MDDR1_MISC_ADDR,v)
#define HWIO_S_GCCMS_MDDR1_MISC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_S_GCCMS_MDDR1_MISC_ADDR,m,v,HWIO_S_GCCMS_MDDR1_MISC_IN)
#define HWIO_S_GCCMS_MDDR1_MISC_CORE_CLK_EN_BMSK                                                          0x1
#define HWIO_S_GCCMS_MDDR1_MISC_CORE_CLK_EN_SHFT                                                          0x0

#define HWIO_S_GCCMS_MDDR1_CLKGEN_MISC_ADDR                                                        (S_GCCMS_REG_REG_BASE      + 0x000b0038)
#define HWIO_S_GCCMS_MDDR1_CLKGEN_MISC_RMSK                                                               0x1
#define HWIO_S_GCCMS_MDDR1_CLKGEN_MISC_IN          \
        in_dword_masked(HWIO_S_GCCMS_MDDR1_CLKGEN_MISC_ADDR, HWIO_S_GCCMS_MDDR1_CLKGEN_MISC_RMSK)
#define HWIO_S_GCCMS_MDDR1_CLKGEN_MISC_INM(m)      \
        in_dword_masked(HWIO_S_GCCMS_MDDR1_CLKGEN_MISC_ADDR, m)
#define HWIO_S_GCCMS_MDDR1_CLKGEN_MISC_OUT(v)      \
        out_dword(HWIO_S_GCCMS_MDDR1_CLKGEN_MISC_ADDR,v)
#define HWIO_S_GCCMS_MDDR1_CLKGEN_MISC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_S_GCCMS_MDDR1_CLKGEN_MISC_ADDR,m,v,HWIO_S_GCCMS_MDDR1_CLKGEN_MISC_IN)
#define HWIO_S_GCCMS_MDDR1_CLKGEN_MISC_PCIE_CLKGEN_PWRDN_B_BMSK                                           0x1
#define HWIO_S_GCCMS_MDDR1_CLKGEN_MISC_PCIE_CLKGEN_PWRDN_B_SHFT                                           0x0

#define HWIO_S_GCCMS_MDDR1_SLEEP_CBCR_ADDR                                                         (S_GCCMS_REG_REG_BASE      + 0x000b0040)
#define HWIO_S_GCCMS_MDDR1_SLEEP_CBCR_RMSK                                                         0x80000001
#define HWIO_S_GCCMS_MDDR1_SLEEP_CBCR_IN          \
        in_dword_masked(HWIO_S_GCCMS_MDDR1_SLEEP_CBCR_ADDR, HWIO_S_GCCMS_MDDR1_SLEEP_CBCR_RMSK)
#define HWIO_S_GCCMS_MDDR1_SLEEP_CBCR_INM(m)      \
        in_dword_masked(HWIO_S_GCCMS_MDDR1_SLEEP_CBCR_ADDR, m)
#define HWIO_S_GCCMS_MDDR1_SLEEP_CBCR_OUT(v)      \
        out_dword(HWIO_S_GCCMS_MDDR1_SLEEP_CBCR_ADDR,v)
#define HWIO_S_GCCMS_MDDR1_SLEEP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_S_GCCMS_MDDR1_SLEEP_CBCR_ADDR,m,v,HWIO_S_GCCMS_MDDR1_SLEEP_CBCR_IN)
#define HWIO_S_GCCMS_MDDR1_SLEEP_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_S_GCCMS_MDDR1_SLEEP_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_S_GCCMS_MDDR1_SLEEP_CBCR_CLK_ENABLE_BMSK                                                     0x1
#define HWIO_S_GCCMS_MDDR1_SLEEP_CBCR_CLK_ENABLE_SHFT                                                     0x0

#define HWIO_S_GCCMS_MDDR1_XO_CBCR_ADDR                                                            (S_GCCMS_REG_REG_BASE      + 0x000b0044)
#define HWIO_S_GCCMS_MDDR1_XO_CBCR_RMSK                                                            0x80000001
#define HWIO_S_GCCMS_MDDR1_XO_CBCR_IN          \
        in_dword_masked(HWIO_S_GCCMS_MDDR1_XO_CBCR_ADDR, HWIO_S_GCCMS_MDDR1_XO_CBCR_RMSK)
#define HWIO_S_GCCMS_MDDR1_XO_CBCR_INM(m)      \
        in_dword_masked(HWIO_S_GCCMS_MDDR1_XO_CBCR_ADDR, m)
#define HWIO_S_GCCMS_MDDR1_XO_CBCR_OUT(v)      \
        out_dword(HWIO_S_GCCMS_MDDR1_XO_CBCR_ADDR,v)
#define HWIO_S_GCCMS_MDDR1_XO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_S_GCCMS_MDDR1_XO_CBCR_ADDR,m,v,HWIO_S_GCCMS_MDDR1_XO_CBCR_IN)
#define HWIO_S_GCCMS_MDDR1_XO_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_S_GCCMS_MDDR1_XO_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_S_GCCMS_MDDR1_XO_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_S_GCCMS_MDDR1_XO_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_S_GCCMS_MDDR_1_CGF4R_ADDR                                                             (S_GCCMS_REG_REG_BASE      + 0x000b0048)
#define HWIO_S_GCCMS_MDDR_1_CGF4R_RMSK                                                                  0x1f3
#define HWIO_S_GCCMS_MDDR_1_CGF4R_IN          \
        in_dword_masked(HWIO_S_GCCMS_MDDR_1_CGF4R_ADDR, HWIO_S_GCCMS_MDDR_1_CGF4R_RMSK)
#define HWIO_S_GCCMS_MDDR_1_CGF4R_INM(m)      \
        in_dword_masked(HWIO_S_GCCMS_MDDR_1_CGF4R_ADDR, m)
#define HWIO_S_GCCMS_MDDR_1_CGF4R_OUT(v)      \
        out_dword(HWIO_S_GCCMS_MDDR_1_CGF4R_ADDR,v)
#define HWIO_S_GCCMS_MDDR_1_CGF4R_OUTM(m,v) \
        out_dword_masked_ns(HWIO_S_GCCMS_MDDR_1_CGF4R_ADDR,m,v,HWIO_S_GCCMS_MDDR_1_CGF4R_IN)
#define HWIO_S_GCCMS_MDDR_1_CGF4R_ROOT_EN_BMSK                                                          0x100
#define HWIO_S_GCCMS_MDDR_1_CGF4R_ROOT_EN_SHFT                                                            0x8
#define HWIO_S_GCCMS_MDDR_1_CGF4R_MUX_SEL_STATUS_BMSK                                                    0xf0
#define HWIO_S_GCCMS_MDDR_1_CGF4R_MUX_SEL_STATUS_SHFT                                                     0x4
#define HWIO_S_GCCMS_MDDR_1_CGF4R_MUX_SEL_BMSK                                                            0x3
#define HWIO_S_GCCMS_MDDR_1_CGF4R_MUX_SEL_SHFT                                                            0x0

#define HWIO_S_GCCMS_MDDR_2_BCR_ADDR                                                               (S_GCCMS_REG_REG_BASE      + 0x000c0000)
#define HWIO_S_GCCMS_MDDR_2_BCR_RMSK                                                                      0x1
#define HWIO_S_GCCMS_MDDR_2_BCR_IN          \
        in_dword_masked(HWIO_S_GCCMS_MDDR_2_BCR_ADDR, HWIO_S_GCCMS_MDDR_2_BCR_RMSK)
#define HWIO_S_GCCMS_MDDR_2_BCR_INM(m)      \
        in_dword_masked(HWIO_S_GCCMS_MDDR_2_BCR_ADDR, m)
#define HWIO_S_GCCMS_MDDR_2_BCR_OUT(v)      \
        out_dword(HWIO_S_GCCMS_MDDR_2_BCR_ADDR,v)
#define HWIO_S_GCCMS_MDDR_2_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_S_GCCMS_MDDR_2_BCR_ADDR,m,v,HWIO_S_GCCMS_MDDR_2_BCR_IN)
#define HWIO_S_GCCMS_MDDR_2_BCR_BLK_ARES_BMSK                                                             0x1
#define HWIO_S_GCCMS_MDDR_2_BCR_BLK_ARES_SHFT                                                             0x0

#define HWIO_S_GCCMS_MDDR2_RESETR_ADDR                                                             (S_GCCMS_REG_REG_BASE      + 0x000c0014)
#define HWIO_S_GCCMS_MDDR2_RESETR_RMSK                                                                    0x7
#define HWIO_S_GCCMS_MDDR2_RESETR_IN          \
        in_dword_masked(HWIO_S_GCCMS_MDDR2_RESETR_ADDR, HWIO_S_GCCMS_MDDR2_RESETR_RMSK)
#define HWIO_S_GCCMS_MDDR2_RESETR_INM(m)      \
        in_dword_masked(HWIO_S_GCCMS_MDDR2_RESETR_ADDR, m)
#define HWIO_S_GCCMS_MDDR2_RESETR_OUT(v)      \
        out_dword(HWIO_S_GCCMS_MDDR2_RESETR_ADDR,v)
#define HWIO_S_GCCMS_MDDR2_RESETR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_S_GCCMS_MDDR2_RESETR_ADDR,m,v,HWIO_S_GCCMS_MDDR2_RESETR_IN)
#define HWIO_S_GCCMS_MDDR2_RESETR_CORE_ARES_BMSK                                                          0x4
#define HWIO_S_GCCMS_MDDR2_RESETR_CORE_ARES_SHFT                                                          0x2
#define HWIO_S_GCCMS_MDDR2_RESETR_APB_ARES_BMSK                                                           0x2
#define HWIO_S_GCCMS_MDDR2_RESETR_APB_ARES_SHFT                                                           0x1
#define HWIO_S_GCCMS_MDDR2_RESETR_PHY_ARES_BMSK                                                           0x1
#define HWIO_S_GCCMS_MDDR2_RESETR_PHY_ARES_SHFT                                                           0x0

#define HWIO_S_GCCMS_MDDR2_2X_CBCR_ADDR                                                            (S_GCCMS_REG_REG_BASE      + 0x000c0020)
#define HWIO_S_GCCMS_MDDR2_2X_CBCR_RMSK                                                            0x80000001
#define HWIO_S_GCCMS_MDDR2_2X_CBCR_IN          \
        in_dword_masked(HWIO_S_GCCMS_MDDR2_2X_CBCR_ADDR, HWIO_S_GCCMS_MDDR2_2X_CBCR_RMSK)
#define HWIO_S_GCCMS_MDDR2_2X_CBCR_INM(m)      \
        in_dword_masked(HWIO_S_GCCMS_MDDR2_2X_CBCR_ADDR, m)
#define HWIO_S_GCCMS_MDDR2_2X_CBCR_OUT(v)      \
        out_dword(HWIO_S_GCCMS_MDDR2_2X_CBCR_ADDR,v)
#define HWIO_S_GCCMS_MDDR2_2X_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_S_GCCMS_MDDR2_2X_CBCR_ADDR,m,v,HWIO_S_GCCMS_MDDR2_2X_CBCR_IN)
#define HWIO_S_GCCMS_MDDR2_2X_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_S_GCCMS_MDDR2_2X_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_S_GCCMS_MDDR2_2X_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_S_GCCMS_MDDR2_2X_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_S_GCCMS_MDDR2_MISC_ADDR                                                               (S_GCCMS_REG_REG_BASE      + 0x000c0030)
#define HWIO_S_GCCMS_MDDR2_MISC_RMSK                                                                      0x1
#define HWIO_S_GCCMS_MDDR2_MISC_IN          \
        in_dword_masked(HWIO_S_GCCMS_MDDR2_MISC_ADDR, HWIO_S_GCCMS_MDDR2_MISC_RMSK)
#define HWIO_S_GCCMS_MDDR2_MISC_INM(m)      \
        in_dword_masked(HWIO_S_GCCMS_MDDR2_MISC_ADDR, m)
#define HWIO_S_GCCMS_MDDR2_MISC_OUT(v)      \
        out_dword(HWIO_S_GCCMS_MDDR2_MISC_ADDR,v)
#define HWIO_S_GCCMS_MDDR2_MISC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_S_GCCMS_MDDR2_MISC_ADDR,m,v,HWIO_S_GCCMS_MDDR2_MISC_IN)
#define HWIO_S_GCCMS_MDDR2_MISC_CORE_CLK_EN_BMSK                                                          0x1
#define HWIO_S_GCCMS_MDDR2_MISC_CORE_CLK_EN_SHFT                                                          0x0

#define HWIO_S_GCCMS_MDDR2_CLKGEN_MISC_ADDR                                                        (S_GCCMS_REG_REG_BASE      + 0x000c0038)
#define HWIO_S_GCCMS_MDDR2_CLKGEN_MISC_RMSK                                                               0x1
#define HWIO_S_GCCMS_MDDR2_CLKGEN_MISC_IN          \
        in_dword_masked(HWIO_S_GCCMS_MDDR2_CLKGEN_MISC_ADDR, HWIO_S_GCCMS_MDDR2_CLKGEN_MISC_RMSK)
#define HWIO_S_GCCMS_MDDR2_CLKGEN_MISC_INM(m)      \
        in_dword_masked(HWIO_S_GCCMS_MDDR2_CLKGEN_MISC_ADDR, m)
#define HWIO_S_GCCMS_MDDR2_CLKGEN_MISC_OUT(v)      \
        out_dword(HWIO_S_GCCMS_MDDR2_CLKGEN_MISC_ADDR,v)
#define HWIO_S_GCCMS_MDDR2_CLKGEN_MISC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_S_GCCMS_MDDR2_CLKGEN_MISC_ADDR,m,v,HWIO_S_GCCMS_MDDR2_CLKGEN_MISC_IN)
#define HWIO_S_GCCMS_MDDR2_CLKGEN_MISC_PCIE_CLKGEN_PWRDN_B_BMSK                                           0x1
#define HWIO_S_GCCMS_MDDR2_CLKGEN_MISC_PCIE_CLKGEN_PWRDN_B_SHFT                                           0x0

#define HWIO_S_GCCMS_MDDR2_SLEEP_CBCR_ADDR                                                         (S_GCCMS_REG_REG_BASE      + 0x000c0040)
#define HWIO_S_GCCMS_MDDR2_SLEEP_CBCR_RMSK                                                         0x80000001
#define HWIO_S_GCCMS_MDDR2_SLEEP_CBCR_IN          \
        in_dword_masked(HWIO_S_GCCMS_MDDR2_SLEEP_CBCR_ADDR, HWIO_S_GCCMS_MDDR2_SLEEP_CBCR_RMSK)
#define HWIO_S_GCCMS_MDDR2_SLEEP_CBCR_INM(m)      \
        in_dword_masked(HWIO_S_GCCMS_MDDR2_SLEEP_CBCR_ADDR, m)
#define HWIO_S_GCCMS_MDDR2_SLEEP_CBCR_OUT(v)      \
        out_dword(HWIO_S_GCCMS_MDDR2_SLEEP_CBCR_ADDR,v)
#define HWIO_S_GCCMS_MDDR2_SLEEP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_S_GCCMS_MDDR2_SLEEP_CBCR_ADDR,m,v,HWIO_S_GCCMS_MDDR2_SLEEP_CBCR_IN)
#define HWIO_S_GCCMS_MDDR2_SLEEP_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_S_GCCMS_MDDR2_SLEEP_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_S_GCCMS_MDDR2_SLEEP_CBCR_CLK_ENABLE_BMSK                                                     0x1
#define HWIO_S_GCCMS_MDDR2_SLEEP_CBCR_CLK_ENABLE_SHFT                                                     0x0

#define HWIO_S_GCCMS_MDDR2_XO_CBCR_ADDR                                                            (S_GCCMS_REG_REG_BASE      + 0x000c0044)
#define HWIO_S_GCCMS_MDDR2_XO_CBCR_RMSK                                                            0x80000001
#define HWIO_S_GCCMS_MDDR2_XO_CBCR_IN          \
        in_dword_masked(HWIO_S_GCCMS_MDDR2_XO_CBCR_ADDR, HWIO_S_GCCMS_MDDR2_XO_CBCR_RMSK)
#define HWIO_S_GCCMS_MDDR2_XO_CBCR_INM(m)      \
        in_dword_masked(HWIO_S_GCCMS_MDDR2_XO_CBCR_ADDR, m)
#define HWIO_S_GCCMS_MDDR2_XO_CBCR_OUT(v)      \
        out_dword(HWIO_S_GCCMS_MDDR2_XO_CBCR_ADDR,v)
#define HWIO_S_GCCMS_MDDR2_XO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_S_GCCMS_MDDR2_XO_CBCR_ADDR,m,v,HWIO_S_GCCMS_MDDR2_XO_CBCR_IN)
#define HWIO_S_GCCMS_MDDR2_XO_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_S_GCCMS_MDDR2_XO_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_S_GCCMS_MDDR2_XO_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_S_GCCMS_MDDR2_XO_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_S_GCCMS_MDDR_2_CGF4R_ADDR                                                             (S_GCCMS_REG_REG_BASE      + 0x000c0048)
#define HWIO_S_GCCMS_MDDR_2_CGF4R_RMSK                                                                  0x1f3
#define HWIO_S_GCCMS_MDDR_2_CGF4R_IN          \
        in_dword_masked(HWIO_S_GCCMS_MDDR_2_CGF4R_ADDR, HWIO_S_GCCMS_MDDR_2_CGF4R_RMSK)
#define HWIO_S_GCCMS_MDDR_2_CGF4R_INM(m)      \
        in_dword_masked(HWIO_S_GCCMS_MDDR_2_CGF4R_ADDR, m)
#define HWIO_S_GCCMS_MDDR_2_CGF4R_OUT(v)      \
        out_dword(HWIO_S_GCCMS_MDDR_2_CGF4R_ADDR,v)
#define HWIO_S_GCCMS_MDDR_2_CGF4R_OUTM(m,v) \
        out_dword_masked_ns(HWIO_S_GCCMS_MDDR_2_CGF4R_ADDR,m,v,HWIO_S_GCCMS_MDDR_2_CGF4R_IN)
#define HWIO_S_GCCMS_MDDR_2_CGF4R_ROOT_EN_BMSK                                                          0x100
#define HWIO_S_GCCMS_MDDR_2_CGF4R_ROOT_EN_SHFT                                                            0x8
#define HWIO_S_GCCMS_MDDR_2_CGF4R_MUX_SEL_STATUS_BMSK                                                    0xf0
#define HWIO_S_GCCMS_MDDR_2_CGF4R_MUX_SEL_STATUS_SHFT                                                     0x4
#define HWIO_S_GCCMS_MDDR_2_CGF4R_MUX_SEL_BMSK                                                            0x3
#define HWIO_S_GCCMS_MDDR_2_CGF4R_MUX_SEL_SHFT                                                            0x0

/*----------------------------------------------------------------------------
 * MODULE: N_GCCMS_REG
 *--------------------------------------------------------------------------*/

#define N_GCCMS_REG_REG_BASE                                                                       (N_GCCMS_BASE      + 0x00000000)

#define HWIO_N_GCCMS_MDDR0_PLL1_MODE_ADDR                                                          (N_GCCMS_REG_REG_BASE      + 0x00010000)
#define HWIO_N_GCCMS_MDDR0_PLL1_MODE_RMSK                                                          0xffffffff
#define HWIO_N_GCCMS_MDDR0_PLL1_MODE_IN          \
        in_dword_masked(HWIO_N_GCCMS_MDDR0_PLL1_MODE_ADDR, HWIO_N_GCCMS_MDDR0_PLL1_MODE_RMSK)
#define HWIO_N_GCCMS_MDDR0_PLL1_MODE_INM(m)      \
        in_dword_masked(HWIO_N_GCCMS_MDDR0_PLL1_MODE_ADDR, m)
#define HWIO_N_GCCMS_MDDR0_PLL1_MODE_OUT(v)      \
        out_dword(HWIO_N_GCCMS_MDDR0_PLL1_MODE_ADDR,v)
#define HWIO_N_GCCMS_MDDR0_PLL1_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_N_GCCMS_MDDR0_PLL1_MODE_ADDR,m,v,HWIO_N_GCCMS_MDDR0_PLL1_MODE_IN)
#define HWIO_N_GCCMS_MDDR0_PLL1_MODE_LOCK_DET_BMSK                                                 0x80000000
#define HWIO_N_GCCMS_MDDR0_PLL1_MODE_LOCK_DET_SHFT                                                       0x1f
#define HWIO_N_GCCMS_MDDR0_PLL1_MODE_UNDEFINED_30_25_BMSK                                          0x7e000000
#define HWIO_N_GCCMS_MDDR0_PLL1_MODE_UNDEFINED_30_25_SHFT                                                0x19
#define HWIO_N_GCCMS_MDDR0_PLL1_MODE_APC_PDN_BMSK                                                   0x1000000
#define HWIO_N_GCCMS_MDDR0_PLL1_MODE_APC_PDN_SHFT                                                        0x18
#define HWIO_N_GCCMS_MDDR0_PLL1_MODE_UNDEFINED_23_4_BMSK                                             0xfffff0
#define HWIO_N_GCCMS_MDDR0_PLL1_MODE_UNDEFINED_23_4_SHFT                                                  0x4
#define HWIO_N_GCCMS_MDDR0_PLL1_MODE_PLLTEST_BMSK                                                         0x8
#define HWIO_N_GCCMS_MDDR0_PLL1_MODE_PLLTEST_SHFT                                                         0x3
#define HWIO_N_GCCMS_MDDR0_PLL1_MODE_RESET_N_BMSK                                                         0x4
#define HWIO_N_GCCMS_MDDR0_PLL1_MODE_RESET_N_SHFT                                                         0x2
#define HWIO_N_GCCMS_MDDR0_PLL1_MODE_BYPASSNL_BMSK                                                        0x2
#define HWIO_N_GCCMS_MDDR0_PLL1_MODE_BYPASSNL_SHFT                                                        0x1
#define HWIO_N_GCCMS_MDDR0_PLL1_MODE_OUTCTRL_BMSK                                                         0x1
#define HWIO_N_GCCMS_MDDR0_PLL1_MODE_OUTCTRL_SHFT                                                         0x0

#define HWIO_N_GCCMS_MDDR0_PLL1_L_VAL_ADDR                                                         (N_GCCMS_REG_REG_BASE      + 0x00010008)
#define HWIO_N_GCCMS_MDDR0_PLL1_L_VAL_RMSK                                                         0xffffffff
#define HWIO_N_GCCMS_MDDR0_PLL1_L_VAL_IN          \
        in_dword_masked(HWIO_N_GCCMS_MDDR0_PLL1_L_VAL_ADDR, HWIO_N_GCCMS_MDDR0_PLL1_L_VAL_RMSK)
#define HWIO_N_GCCMS_MDDR0_PLL1_L_VAL_INM(m)      \
        in_dword_masked(HWIO_N_GCCMS_MDDR0_PLL1_L_VAL_ADDR, m)
#define HWIO_N_GCCMS_MDDR0_PLL1_L_VAL_OUT(v)      \
        out_dword(HWIO_N_GCCMS_MDDR0_PLL1_L_VAL_ADDR,v)
#define HWIO_N_GCCMS_MDDR0_PLL1_L_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_N_GCCMS_MDDR0_PLL1_L_VAL_ADDR,m,v,HWIO_N_GCCMS_MDDR0_PLL1_L_VAL_IN)
#define HWIO_N_GCCMS_MDDR0_PLL1_L_VAL_UNDEFINED_31_8_BMSK                                          0xffffff00
#define HWIO_N_GCCMS_MDDR0_PLL1_L_VAL_UNDEFINED_31_8_SHFT                                                 0x8
#define HWIO_N_GCCMS_MDDR0_PLL1_L_VAL_L_VAL_BMSK                                                         0xff
#define HWIO_N_GCCMS_MDDR0_PLL1_L_VAL_L_VAL_SHFT                                                          0x0

#define HWIO_N_GCCMS_MDDR0_PLL1_ALPHA_VAL_ADDR                                                     (N_GCCMS_REG_REG_BASE      + 0x00010010)
#define HWIO_N_GCCMS_MDDR0_PLL1_ALPHA_VAL_RMSK                                                     0xffffffff
#define HWIO_N_GCCMS_MDDR0_PLL1_ALPHA_VAL_IN          \
        in_dword_masked(HWIO_N_GCCMS_MDDR0_PLL1_ALPHA_VAL_ADDR, HWIO_N_GCCMS_MDDR0_PLL1_ALPHA_VAL_RMSK)
#define HWIO_N_GCCMS_MDDR0_PLL1_ALPHA_VAL_INM(m)      \
        in_dword_masked(HWIO_N_GCCMS_MDDR0_PLL1_ALPHA_VAL_ADDR, m)
#define HWIO_N_GCCMS_MDDR0_PLL1_ALPHA_VAL_OUT(v)      \
        out_dword(HWIO_N_GCCMS_MDDR0_PLL1_ALPHA_VAL_ADDR,v)
#define HWIO_N_GCCMS_MDDR0_PLL1_ALPHA_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_N_GCCMS_MDDR0_PLL1_ALPHA_VAL_ADDR,m,v,HWIO_N_GCCMS_MDDR0_PLL1_ALPHA_VAL_IN)
#define HWIO_N_GCCMS_MDDR0_PLL1_ALPHA_VAL_UNDEFINED_31_16_BMSK                                     0xffff0000
#define HWIO_N_GCCMS_MDDR0_PLL1_ALPHA_VAL_UNDEFINED_31_16_SHFT                                           0x10
#define HWIO_N_GCCMS_MDDR0_PLL1_ALPHA_VAL_ALPHA_VAL_BMSK                                               0xffff
#define HWIO_N_GCCMS_MDDR0_PLL1_ALPHA_VAL_ALPHA_VAL_SHFT                                                  0x0

#define HWIO_N_GCCMS_MDDR0_PLL1_USER_CTL_ADDR                                                      (N_GCCMS_REG_REG_BASE      + 0x00010018)
#define HWIO_N_GCCMS_MDDR0_PLL1_USER_CTL_RMSK                                                      0xffffffff
#define HWIO_N_GCCMS_MDDR0_PLL1_USER_CTL_IN          \
        in_dword_masked(HWIO_N_GCCMS_MDDR0_PLL1_USER_CTL_ADDR, HWIO_N_GCCMS_MDDR0_PLL1_USER_CTL_RMSK)
#define HWIO_N_GCCMS_MDDR0_PLL1_USER_CTL_INM(m)      \
        in_dword_masked(HWIO_N_GCCMS_MDDR0_PLL1_USER_CTL_ADDR, m)
#define HWIO_N_GCCMS_MDDR0_PLL1_USER_CTL_OUT(v)      \
        out_dword(HWIO_N_GCCMS_MDDR0_PLL1_USER_CTL_ADDR,v)
#define HWIO_N_GCCMS_MDDR0_PLL1_USER_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_N_GCCMS_MDDR0_PLL1_USER_CTL_ADDR,m,v,HWIO_N_GCCMS_MDDR0_PLL1_USER_CTL_IN)
#define HWIO_N_GCCMS_MDDR0_PLL1_USER_CTL_SPARE_BITS31_28_BMSK                                      0xf0000000
#define HWIO_N_GCCMS_MDDR0_PLL1_USER_CTL_SPARE_BITS31_28_SHFT                                            0x1c
#define HWIO_N_GCCMS_MDDR0_PLL1_USER_CTL_SSC_EN_BMSK                                                0x8000000
#define HWIO_N_GCCMS_MDDR0_PLL1_USER_CTL_SSC_EN_SHFT                                                     0x1b
#define HWIO_N_GCCMS_MDDR0_PLL1_USER_CTL_SPARE_BIT26_BMSK                                           0x4000000
#define HWIO_N_GCCMS_MDDR0_PLL1_USER_CTL_SPARE_BIT26_SHFT                                                0x1a
#define HWIO_N_GCCMS_MDDR0_PLL1_USER_CTL_ALPHA_MODE_BMSK                                            0x2000000
#define HWIO_N_GCCMS_MDDR0_PLL1_USER_CTL_ALPHA_MODE_SHFT                                                 0x19
#define HWIO_N_GCCMS_MDDR0_PLL1_USER_CTL_MN_EN_BMSK                                                 0x1000000
#define HWIO_N_GCCMS_MDDR0_PLL1_USER_CTL_MN_EN_SHFT                                                      0x18
#define HWIO_N_GCCMS_MDDR0_PLL1_USER_CTL_SPARE_BITS23_21_BMSK                                        0xe00000
#define HWIO_N_GCCMS_MDDR0_PLL1_USER_CTL_SPARE_BITS23_21_SHFT                                            0x15
#define HWIO_N_GCCMS_MDDR0_PLL1_USER_CTL_DCO_POST_DIV2_BMSK                                          0x100000
#define HWIO_N_GCCMS_MDDR0_PLL1_USER_CTL_DCO_POST_DIV2_SHFT                                              0x14
#define HWIO_N_GCCMS_MDDR0_PLL1_USER_CTL_SPARE_BITS19_13_BMSK                                         0xfe000
#define HWIO_N_GCCMS_MDDR0_PLL1_USER_CTL_SPARE_BITS19_13_SHFT                                             0xd
#define HWIO_N_GCCMS_MDDR0_PLL1_USER_CTL_PREDIV2_EN_BMSK                                               0x1000
#define HWIO_N_GCCMS_MDDR0_PLL1_USER_CTL_PREDIV2_EN_SHFT                                                  0xc
#define HWIO_N_GCCMS_MDDR0_PLL1_USER_CTL_SPARE_BITS11_10_BMSK                                           0xc00
#define HWIO_N_GCCMS_MDDR0_PLL1_USER_CTL_SPARE_BITS11_10_SHFT                                             0xa
#define HWIO_N_GCCMS_MDDR0_PLL1_USER_CTL_POSTDIV_CTL_BMSK                                               0x300
#define HWIO_N_GCCMS_MDDR0_PLL1_USER_CTL_POSTDIV_CTL_SHFT                                                 0x8
#define HWIO_N_GCCMS_MDDR0_PLL1_USER_CTL_INV_OUTPUT_BMSK                                                 0x80
#define HWIO_N_GCCMS_MDDR0_PLL1_USER_CTL_INV_OUTPUT_SHFT                                                  0x7
#define HWIO_N_GCCMS_MDDR0_PLL1_USER_CTL_SPARE_BITS_6_5_BMSK                                             0x60
#define HWIO_N_GCCMS_MDDR0_PLL1_USER_CTL_SPARE_BITS_6_5_SHFT                                              0x5
#define HWIO_N_GCCMS_MDDR0_PLL1_USER_CTL_LVTEST_EN_BMSK                                                  0x10
#define HWIO_N_GCCMS_MDDR0_PLL1_USER_CTL_LVTEST_EN_SHFT                                                   0x4
#define HWIO_N_GCCMS_MDDR0_PLL1_USER_CTL_LVEARLY_EN_BMSK                                                  0x8
#define HWIO_N_GCCMS_MDDR0_PLL1_USER_CTL_LVEARLY_EN_SHFT                                                  0x3
#define HWIO_N_GCCMS_MDDR0_PLL1_USER_CTL_LVAUX2_EN_BMSK                                                   0x4
#define HWIO_N_GCCMS_MDDR0_PLL1_USER_CTL_LVAUX2_EN_SHFT                                                   0x2
#define HWIO_N_GCCMS_MDDR0_PLL1_USER_CTL_LVAUX_EN_BMSK                                                    0x2
#define HWIO_N_GCCMS_MDDR0_PLL1_USER_CTL_LVAUX_EN_SHFT                                                    0x1
#define HWIO_N_GCCMS_MDDR0_PLL1_USER_CTL_LVMAIN_EN_BMSK                                                   0x1
#define HWIO_N_GCCMS_MDDR0_PLL1_USER_CTL_LVMAIN_EN_SHFT                                                   0x0

#define HWIO_N_GCCMS_MDDR0_PLL1_CONFIG_CTL_LO_ADDR                                                 (N_GCCMS_REG_REG_BASE      + 0x00010020)
#define HWIO_N_GCCMS_MDDR0_PLL1_CONFIG_CTL_LO_RMSK                                                 0xffbfffff
#define HWIO_N_GCCMS_MDDR0_PLL1_CONFIG_CTL_LO_IN          \
        in_dword_masked(HWIO_N_GCCMS_MDDR0_PLL1_CONFIG_CTL_LO_ADDR, HWIO_N_GCCMS_MDDR0_PLL1_CONFIG_CTL_LO_RMSK)
#define HWIO_N_GCCMS_MDDR0_PLL1_CONFIG_CTL_LO_INM(m)      \
        in_dword_masked(HWIO_N_GCCMS_MDDR0_PLL1_CONFIG_CTL_LO_ADDR, m)
#define HWIO_N_GCCMS_MDDR0_PLL1_CONFIG_CTL_LO_OUT(v)      \
        out_dword(HWIO_N_GCCMS_MDDR0_PLL1_CONFIG_CTL_LO_ADDR,v)
#define HWIO_N_GCCMS_MDDR0_PLL1_CONFIG_CTL_LO_OUTM(m,v) \
        out_dword_masked_ns(HWIO_N_GCCMS_MDDR0_PLL1_CONFIG_CTL_LO_ADDR,m,v,HWIO_N_GCCMS_MDDR0_PLL1_CONFIG_CTL_LO_IN)
#define HWIO_N_GCCMS_MDDR0_PLL1_CONFIG_CTL_LO_COMM_MODE_BMSK                                       0xc0000000
#define HWIO_N_GCCMS_MDDR0_PLL1_CONFIG_CTL_LO_COMM_MODE_SHFT                                             0x1e
#define HWIO_N_GCCMS_MDDR0_PLL1_CONFIG_CTL_LO_SAR_REF_BMSK                                         0x30000000
#define HWIO_N_GCCMS_MDDR0_PLL1_CONFIG_CTL_LO_SAR_REF_SHFT                                               0x1c
#define HWIO_N_GCCMS_MDDR0_PLL1_CONFIG_CTL_LO_SAR_DEL_BMSK                                          0x8000000
#define HWIO_N_GCCMS_MDDR0_PLL1_CONFIG_CTL_LO_SAR_DEL_SHFT                                               0x1b
#define HWIO_N_GCCMS_MDDR0_PLL1_CONFIG_CTL_LO_ICP_REF_SEL_BMSK                                      0x4000000
#define HWIO_N_GCCMS_MDDR0_PLL1_CONFIG_CTL_LO_ICP_REF_SEL_SHFT                                           0x1a
#define HWIO_N_GCCMS_MDDR0_PLL1_CONFIG_CTL_LO_REF_TRIM_BMSK                                         0x3800000
#define HWIO_N_GCCMS_MDDR0_PLL1_CONFIG_CTL_LO_REF_TRIM_SHFT                                              0x17
#define HWIO_N_GCCMS_MDDR0_PLL1_CONFIG_CTL_LO_FBC_ALPHA_CAL_SEL_BMSK                                 0x300000
#define HWIO_N_GCCMS_MDDR0_PLL1_CONFIG_CTL_LO_FBC_ALPHA_CAL_SEL_SHFT                                     0x14
#define HWIO_N_GCCMS_MDDR0_PLL1_CONFIG_CTL_LO_BBC_BETA_CAL_SEL_BMSK                                   0xc0000
#define HWIO_N_GCCMS_MDDR0_PLL1_CONFIG_CTL_LO_BBC_BETA_CAL_SEL_SHFT                                      0x12
#define HWIO_N_GCCMS_MDDR0_PLL1_CONFIG_CTL_LO_BBC_DOUBLET_LEN_SEL_BMSK                                0x30000
#define HWIO_N_GCCMS_MDDR0_PLL1_CONFIG_CTL_LO_BBC_DOUBLET_LEN_SEL_SHFT                                   0x10
#define HWIO_N_GCCMS_MDDR0_PLL1_CONFIG_CTL_LO_BBC_UPDATE_LEN_SEL_BMSK                                  0xc000
#define HWIO_N_GCCMS_MDDR0_PLL1_CONFIG_CTL_LO_BBC_UPDATE_LEN_SEL_SHFT                                     0xe
#define HWIO_N_GCCMS_MDDR0_PLL1_CONFIG_CTL_LO_P_FFA_SEL_BMSK                                           0x3c00
#define HWIO_N_GCCMS_MDDR0_PLL1_CONFIG_CTL_LO_P_FFA_SEL_SHFT                                              0xa
#define HWIO_N_GCCMS_MDDR0_PLL1_CONFIG_CTL_LO_K_P_TM_SEL_BMSK                                           0x300
#define HWIO_N_GCCMS_MDDR0_PLL1_CONFIG_CTL_LO_K_P_TM_SEL_SHFT                                             0x8
#define HWIO_N_GCCMS_MDDR0_PLL1_CONFIG_CTL_LO_K_I_TM_SEL_BMSK                                            0xc0
#define HWIO_N_GCCMS_MDDR0_PLL1_CONFIG_CTL_LO_K_I_TM_SEL_SHFT                                             0x6
#define HWIO_N_GCCMS_MDDR0_PLL1_CONFIG_CTL_LO_K_P_FFA_SEL_BMSK                                           0x30
#define HWIO_N_GCCMS_MDDR0_PLL1_CONFIG_CTL_LO_K_P_FFA_SEL_SHFT                                            0x4
#define HWIO_N_GCCMS_MDDR0_PLL1_CONFIG_CTL_LO_K_I_FFA_SEL_BMSK                                            0xc
#define HWIO_N_GCCMS_MDDR0_PLL1_CONFIG_CTL_LO_K_I_FFA_SEL_SHFT                                            0x2
#define HWIO_N_GCCMS_MDDR0_PLL1_CONFIG_CTL_LO_PFD_DZSEL_BMSK                                              0x3
#define HWIO_N_GCCMS_MDDR0_PLL1_CONFIG_CTL_LO_PFD_DZSEL_SHFT                                              0x0

#define HWIO_N_GCCMS_MDDR0_PLL1_CONFIG_CTL_HI_ADDR                                                 (N_GCCMS_REG_REG_BASE      + 0x00010024)
#define HWIO_N_GCCMS_MDDR0_PLL1_CONFIG_CTL_HI_RMSK                                                 0xfffffbff
#define HWIO_N_GCCMS_MDDR0_PLL1_CONFIG_CTL_HI_IN          \
        in_dword_masked(HWIO_N_GCCMS_MDDR0_PLL1_CONFIG_CTL_HI_ADDR, HWIO_N_GCCMS_MDDR0_PLL1_CONFIG_CTL_HI_RMSK)
#define HWIO_N_GCCMS_MDDR0_PLL1_CONFIG_CTL_HI_INM(m)      \
        in_dword_masked(HWIO_N_GCCMS_MDDR0_PLL1_CONFIG_CTL_HI_ADDR, m)
#define HWIO_N_GCCMS_MDDR0_PLL1_CONFIG_CTL_HI_OUT(v)      \
        out_dword(HWIO_N_GCCMS_MDDR0_PLL1_CONFIG_CTL_HI_ADDR,v)
#define HWIO_N_GCCMS_MDDR0_PLL1_CONFIG_CTL_HI_OUTM(m,v) \
        out_dword_masked_ns(HWIO_N_GCCMS_MDDR0_PLL1_CONFIG_CTL_HI_ADDR,m,v,HWIO_N_GCCMS_MDDR0_PLL1_CONFIG_CTL_HI_IN)
#define HWIO_N_GCCMS_MDDR0_PLL1_CONFIG_CTL_HI_RSV_BMSK                                             0xffffe000
#define HWIO_N_GCCMS_MDDR0_PLL1_CONFIG_CTL_HI_RSV_SHFT                                                    0xd
#define HWIO_N_GCCMS_MDDR0_PLL1_CONFIG_CTL_HI_DUTY_CYCLE_CTRL_OVERRIDE_BMSK                            0x1000
#define HWIO_N_GCCMS_MDDR0_PLL1_CONFIG_CTL_HI_DUTY_CYCLE_CTRL_OVERRIDE_SHFT                               0xc
#define HWIO_N_GCCMS_MDDR0_PLL1_CONFIG_CTL_HI_CFA_GLITCH_DETECT_BYPASS_BMSK                             0x800
#define HWIO_N_GCCMS_MDDR0_PLL1_CONFIG_CTL_HI_CFA_GLITCH_DETECT_BYPASS_SHFT                               0xb
#define HWIO_N_GCCMS_MDDR0_PLL1_CONFIG_CTL_HI_DUTY_CYCLE_ADJ_BMSK                                       0x3c0
#define HWIO_N_GCCMS_MDDR0_PLL1_CONFIG_CTL_HI_DUTY_CYCLE_ADJ_SHFT                                         0x6
#define HWIO_N_GCCMS_MDDR0_PLL1_CONFIG_CTL_HI_DUTY_CYCLE_EN_BMSK                                         0x20
#define HWIO_N_GCCMS_MDDR0_PLL1_CONFIG_CTL_HI_DUTY_CYCLE_EN_SHFT                                          0x5
#define HWIO_N_GCCMS_MDDR0_PLL1_CONFIG_CTL_HI_DROOP_EN_DLY_BMSK                                          0x18
#define HWIO_N_GCCMS_MDDR0_PLL1_CONFIG_CTL_HI_DROOP_EN_DLY_SHFT                                           0x3
#define HWIO_N_GCCMS_MDDR0_PLL1_CONFIG_CTL_HI_ENABLE_LOW_JITTER_MODE_BMSK                                 0x4
#define HWIO_N_GCCMS_MDDR0_PLL1_CONFIG_CTL_HI_ENABLE_LOW_JITTER_MODE_SHFT                                 0x2
#define HWIO_N_GCCMS_MDDR0_PLL1_CONFIG_CTL_HI_CHARGE_PUMP_REF_ADJ_BMSK                                    0x3
#define HWIO_N_GCCMS_MDDR0_PLL1_CONFIG_CTL_HI_CHARGE_PUMP_REF_ADJ_SHFT                                    0x0

#define HWIO_N_GCCMS_MDDR0_PLL1_STATUS_ADDR                                                        (N_GCCMS_REG_REG_BASE      + 0x00010028)
#define HWIO_N_GCCMS_MDDR0_PLL1_STATUS_RMSK                                                        0xffffffff
#define HWIO_N_GCCMS_MDDR0_PLL1_STATUS_IN          \
        in_dword_masked(HWIO_N_GCCMS_MDDR0_PLL1_STATUS_ADDR, HWIO_N_GCCMS_MDDR0_PLL1_STATUS_RMSK)
#define HWIO_N_GCCMS_MDDR0_PLL1_STATUS_INM(m)      \
        in_dword_masked(HWIO_N_GCCMS_MDDR0_PLL1_STATUS_ADDR, m)
#define HWIO_N_GCCMS_MDDR0_PLL1_STATUS_STATUS_BMSK                                                 0xffffffff
#define HWIO_N_GCCMS_MDDR0_PLL1_STATUS_STATUS_SHFT                                                        0x0

#define HWIO_N_GCCMS_MDDR0_PLL1_TEST_CTL_LO_ADDR                                                   (N_GCCMS_REG_REG_BASE      + 0x00010030)
#define HWIO_N_GCCMS_MDDR0_PLL1_TEST_CTL_LO_RMSK                                                   0xfffff7ff
#define HWIO_N_GCCMS_MDDR0_PLL1_TEST_CTL_LO_IN          \
        in_dword_masked(HWIO_N_GCCMS_MDDR0_PLL1_TEST_CTL_LO_ADDR, HWIO_N_GCCMS_MDDR0_PLL1_TEST_CTL_LO_RMSK)
#define HWIO_N_GCCMS_MDDR0_PLL1_TEST_CTL_LO_INM(m)      \
        in_dword_masked(HWIO_N_GCCMS_MDDR0_PLL1_TEST_CTL_LO_ADDR, m)
#define HWIO_N_GCCMS_MDDR0_PLL1_TEST_CTL_LO_OUT(v)      \
        out_dword(HWIO_N_GCCMS_MDDR0_PLL1_TEST_CTL_LO_ADDR,v)
#define HWIO_N_GCCMS_MDDR0_PLL1_TEST_CTL_LO_OUTM(m,v) \
        out_dword_masked_ns(HWIO_N_GCCMS_MDDR0_PLL1_TEST_CTL_LO_ADDR,m,v,HWIO_N_GCCMS_MDDR0_PLL1_TEST_CTL_LO_IN)
#define HWIO_N_GCCMS_MDDR0_PLL1_TEST_CTL_LO_D_FINE_OVERRIDE_VALUE_0_BMSK                           0xe0000000
#define HWIO_N_GCCMS_MDDR0_PLL1_TEST_CTL_LO_D_FINE_OVERRIDE_VALUE_0_SHFT                                 0x1d
#define HWIO_N_GCCMS_MDDR0_PLL1_TEST_CTL_LO_LOCK_THRESHOLD_SEL_D_FINE_OVERRIDE_VAL_BMSK            0x18000000
#define HWIO_N_GCCMS_MDDR0_PLL1_TEST_CTL_LO_LOCK_THRESHOLD_SEL_D_FINE_OVERRIDE_VAL_SHFT                  0x1b
#define HWIO_N_GCCMS_MDDR0_PLL1_TEST_CTL_LO_LOCK_FAILURE_TIMEOUT_D_FINE_OVERRIDE_VAL_BMSK           0x4000000
#define HWIO_N_GCCMS_MDDR0_PLL1_TEST_CTL_LO_LOCK_FAILURE_TIMEOUT_D_FINE_OVERRIDE_VAL_SHFT                0x1a
#define HWIO_N_GCCMS_MDDR0_PLL1_TEST_CTL_LO_D_FINE_OVERRIDE_BMSK                                    0x2000000
#define HWIO_N_GCCMS_MDDR0_PLL1_TEST_CTL_LO_D_FINE_OVERRIDE_SHFT                                         0x19
#define HWIO_N_GCCMS_MDDR0_PLL1_TEST_CTL_LO_G_BWC_OVERRIDE_VALUE_BMSK                               0x1fc0000
#define HWIO_N_GCCMS_MDDR0_PLL1_TEST_CTL_LO_G_BWC_OVERRIDE_VALUE_SHFT                                    0x12
#define HWIO_N_GCCMS_MDDR0_PLL1_TEST_CTL_LO_G_BWC_OVERRIDE_BMSK                                       0x20000
#define HWIO_N_GCCMS_MDDR0_PLL1_TEST_CTL_LO_G_BWC_OVERRIDE_SHFT                                          0x11
#define HWIO_N_GCCMS_MDDR0_PLL1_TEST_CTL_LO_STAY_IN_CFA_BMSK                                          0x10000
#define HWIO_N_GCCMS_MDDR0_PLL1_TEST_CTL_LO_STAY_IN_CFA_SHFT                                             0x10
#define HWIO_N_GCCMS_MDDR0_PLL1_TEST_CTL_LO_SKIP_FFA_BMSK                                              0x8000
#define HWIO_N_GCCMS_MDDR0_PLL1_TEST_CTL_LO_SKIP_FFA_SHFT                                                 0xf
#define HWIO_N_GCCMS_MDDR0_PLL1_TEST_CTL_LO_SKIP_CFA_BMSK                                              0x4000
#define HWIO_N_GCCMS_MDDR0_PLL1_TEST_CTL_LO_SKIP_CFA_SHFT                                                 0xe
#define HWIO_N_GCCMS_MDDR0_PLL1_TEST_CTL_LO_RESET_FFA_TM_ACCUM_BMSK                                    0x2000
#define HWIO_N_GCCMS_MDDR0_PLL1_TEST_CTL_LO_RESET_FFA_TM_ACCUM_SHFT                                       0xd
#define HWIO_N_GCCMS_MDDR0_PLL1_TEST_CTL_LO_RESET_CFA_ACCUM_BMSK                                       0x1000
#define HWIO_N_GCCMS_MDDR0_PLL1_TEST_CTL_LO_RESET_CFA_ACCUM_SHFT                                          0xc
#define HWIO_N_GCCMS_MDDR0_PLL1_TEST_CTL_LO_DISABLE_LFSR_BMSK                                           0x400
#define HWIO_N_GCCMS_MDDR0_PLL1_TEST_CTL_LO_DISABLE_LFSR_SHFT                                             0xa
#define HWIO_N_GCCMS_MDDR0_PLL1_TEST_CTL_LO_ENABLE_BBC_BMSK                                             0x200
#define HWIO_N_GCCMS_MDDR0_PLL1_TEST_CTL_LO_ENABLE_BBC_SHFT                                               0x9
#define HWIO_N_GCCMS_MDDR0_PLL1_TEST_CTL_LO_PLL_STATUS_SEL_BMSK                                         0x1c0
#define HWIO_N_GCCMS_MDDR0_PLL1_TEST_CTL_LO_PLL_STATUS_SEL_SHFT                                           0x6
#define HWIO_N_GCCMS_MDDR0_PLL1_TEST_CTL_LO_DTEST_SEL_BMSK                                               0x20
#define HWIO_N_GCCMS_MDDR0_PLL1_TEST_CTL_LO_DTEST_SEL_SHFT                                                0x5
#define HWIO_N_GCCMS_MDDR0_PLL1_TEST_CTL_LO_BYP_TESTAMP_BMSK                                             0x10
#define HWIO_N_GCCMS_MDDR0_PLL1_TEST_CTL_LO_BYP_TESTAMP_SHFT                                              0x4
#define HWIO_N_GCCMS_MDDR0_PLL1_TEST_CTL_LO_ATEST1_SEL_NMOSC_CFG_BMSK                                     0x8
#define HWIO_N_GCCMS_MDDR0_PLL1_TEST_CTL_LO_ATEST1_SEL_NMOSC_CFG_SHFT                                     0x3
#define HWIO_N_GCCMS_MDDR0_PLL1_TEST_CTL_LO_ATEST0_SEL_NMOSC_CFG_BMSK                                     0x4
#define HWIO_N_GCCMS_MDDR0_PLL1_TEST_CTL_LO_ATEST0_SEL_NMOSC_CFG_SHFT                                     0x2
#define HWIO_N_GCCMS_MDDR0_PLL1_TEST_CTL_LO_ATEST1_EN_BMSK                                                0x2
#define HWIO_N_GCCMS_MDDR0_PLL1_TEST_CTL_LO_ATEST1_EN_SHFT                                                0x1
#define HWIO_N_GCCMS_MDDR0_PLL1_TEST_CTL_LO_ATEST0_EN_BMSK                                                0x1
#define HWIO_N_GCCMS_MDDR0_PLL1_TEST_CTL_LO_ATEST0_EN_SHFT                                                0x0

#define HWIO_N_GCCMS_MDDR0_PLL1_TEST_CTL_HI_ADDR                                                   (N_GCCMS_REG_REG_BASE      + 0x00010034)
#define HWIO_N_GCCMS_MDDR0_PLL1_TEST_CTL_HI_RMSK                                                   0xffffffff
#define HWIO_N_GCCMS_MDDR0_PLL1_TEST_CTL_HI_IN          \
        in_dword_masked(HWIO_N_GCCMS_MDDR0_PLL1_TEST_CTL_HI_ADDR, HWIO_N_GCCMS_MDDR0_PLL1_TEST_CTL_HI_RMSK)
#define HWIO_N_GCCMS_MDDR0_PLL1_TEST_CTL_HI_INM(m)      \
        in_dword_masked(HWIO_N_GCCMS_MDDR0_PLL1_TEST_CTL_HI_ADDR, m)
#define HWIO_N_GCCMS_MDDR0_PLL1_TEST_CTL_HI_OUT(v)      \
        out_dword(HWIO_N_GCCMS_MDDR0_PLL1_TEST_CTL_HI_ADDR,v)
#define HWIO_N_GCCMS_MDDR0_PLL1_TEST_CTL_HI_OUTM(m,v) \
        out_dword_masked_ns(HWIO_N_GCCMS_MDDR0_PLL1_TEST_CTL_HI_ADDR,m,v,HWIO_N_GCCMS_MDDR0_PLL1_TEST_CTL_HI_IN)
#define HWIO_N_GCCMS_MDDR0_PLL1_TEST_CTL_HI_FLIPY_BMSK                                             0x80000000
#define HWIO_N_GCCMS_MDDR0_PLL1_TEST_CTL_HI_FLIPY_SHFT                                                   0x1f
#define HWIO_N_GCCMS_MDDR0_PLL1_TEST_CTL_HI_CHARGE_PUMP_POWER_DOWN_BMSK                            0x40000000
#define HWIO_N_GCCMS_MDDR0_PLL1_TEST_CTL_HI_CHARGE_PUMP_POWER_DOWN_SHFT                                  0x1e
#define HWIO_N_GCCMS_MDDR0_PLL1_TEST_CTL_HI_ENABLE_FBC_BMSK                                        0x20000000
#define HWIO_N_GCCMS_MDDR0_PLL1_TEST_CTL_HI_ENABLE_FBC_SHFT                                              0x1d
#define HWIO_N_GCCMS_MDDR0_PLL1_TEST_CTL_HI_PTUNE_OVERRIDE_VALUE_BMSK                              0x1c000000
#define HWIO_N_GCCMS_MDDR0_PLL1_TEST_CTL_HI_PTUNE_OVERRIDE_VALUE_SHFT                                    0x1a
#define HWIO_N_GCCMS_MDDR0_PLL1_TEST_CTL_HI_PTUNE_OVERRIDE_BMSK                                     0x2000000
#define HWIO_N_GCCMS_MDDR0_PLL1_TEST_CTL_HI_PTUNE_OVERRIDE_SHFT                                          0x19
#define HWIO_N_GCCMS_MDDR0_PLL1_TEST_CTL_HI_DIV_DC_SEL_BMSK                                         0x1000000
#define HWIO_N_GCCMS_MDDR0_PLL1_TEST_CTL_HI_DIV_DC_SEL_SHFT                                              0x18
#define HWIO_N_GCCMS_MDDR0_PLL1_TEST_CTL_HI_SSC_MODE_NGEN_CFG_BMSK                                   0x800000
#define HWIO_N_GCCMS_MDDR0_PLL1_TEST_CTL_HI_SSC_MODE_NGEN_CFG_SHFT                                       0x17
#define HWIO_N_GCCMS_MDDR0_PLL1_TEST_CTL_HI_NGEN_CFG_BMSK                                            0x400000
#define HWIO_N_GCCMS_MDDR0_PLL1_TEST_CTL_HI_NGEN_CFG_SHFT                                                0x16
#define HWIO_N_GCCMS_MDDR0_PLL1_TEST_CTL_HI_NGEN_EN_BMSK                                             0x200000
#define HWIO_N_GCCMS_MDDR0_PLL1_TEST_CTL_HI_NGEN_EN_SHFT                                                 0x15
#define HWIO_N_GCCMS_MDDR0_PLL1_TEST_CTL_HI_CHARGE_PUMP_BIAS_BYPASS_BMSK                             0x100000
#define HWIO_N_GCCMS_MDDR0_PLL1_TEST_CTL_HI_CHARGE_PUMP_BIAS_BYPASS_SHFT                                 0x14
#define HWIO_N_GCCMS_MDDR0_PLL1_TEST_CTL_HI_ENABLE_DEM_IN_DCO_DAC_BMSK                                0x80000
#define HWIO_N_GCCMS_MDDR0_PLL1_TEST_CTL_HI_ENABLE_DEM_IN_DCO_DAC_SHFT                                   0x13
#define HWIO_N_GCCMS_MDDR0_PLL1_TEST_CTL_HI_NMOSC_EN_BMSK                                             0x40000
#define HWIO_N_GCCMS_MDDR0_PLL1_TEST_CTL_HI_NMOSC_EN_SHFT                                                0x12
#define HWIO_N_GCCMS_MDDR0_PLL1_TEST_CTL_HI_LV_TEST_SEL_BMSK                                          0x20000
#define HWIO_N_GCCMS_MDDR0_PLL1_TEST_CTL_HI_LV_TEST_SEL_SHFT                                             0x11
#define HWIO_N_GCCMS_MDDR0_PLL1_TEST_CTL_HI_SHMOO_EN_BMSK                                             0x10000
#define HWIO_N_GCCMS_MDDR0_PLL1_TEST_CTL_HI_SHMOO_EN_SHFT                                                0x10
#define HWIO_N_GCCMS_MDDR0_PLL1_TEST_CTL_HI_ADC_TEST_CLK_SEL_BMSK                                      0x8000
#define HWIO_N_GCCMS_MDDR0_PLL1_TEST_CTL_HI_ADC_TEST_CLK_SEL_SHFT                                         0xf
#define HWIO_N_GCCMS_MDDR0_PLL1_TEST_CTL_HI_SEL_GLITCH_FILTER_IN_CTUNE_PATH_BMSK                       0x4000
#define HWIO_N_GCCMS_MDDR0_PLL1_TEST_CTL_HI_SEL_GLITCH_FILTER_IN_CTUNE_PATH_SHFT                          0xe
#define HWIO_N_GCCMS_MDDR0_PLL1_TEST_CTL_HI_D_EXT_SEL_BMSK                                             0x2000
#define HWIO_N_GCCMS_MDDR0_PLL1_TEST_CTL_HI_D_EXT_SEL_SHFT                                                0xd
#define HWIO_N_GCCMS_MDDR0_PLL1_TEST_CTL_HI_D_EXT_VAL_BMSK                                             0x1ff0
#define HWIO_N_GCCMS_MDDR0_PLL1_TEST_CTL_HI_D_EXT_VAL_SHFT                                                0x4
#define HWIO_N_GCCMS_MDDR0_PLL1_TEST_CTL_HI_ENTER_OLC_MODE_SEL_BMSK                                       0x8
#define HWIO_N_GCCMS_MDDR0_PLL1_TEST_CTL_HI_ENTER_OLC_MODE_SEL_SHFT                                       0x3
#define HWIO_N_GCCMS_MDDR0_PLL1_TEST_CTL_HI_D_FINE_OVERRIDE_VALUE_1_BMSK                                  0x7
#define HWIO_N_GCCMS_MDDR0_PLL1_TEST_CTL_HI_D_FINE_OVERRIDE_VALUE_1_SHFT                                  0x0

#define HWIO_N_GCCMS_MDDR0_PLL1_SSC_DELTA_ALPHA_ADDR                                               (N_GCCMS_REG_REG_BASE      + 0x00010044)
#define HWIO_N_GCCMS_MDDR0_PLL1_SSC_DELTA_ALPHA_RMSK                                               0xffffffff
#define HWIO_N_GCCMS_MDDR0_PLL1_SSC_DELTA_ALPHA_IN          \
        in_dword_masked(HWIO_N_GCCMS_MDDR0_PLL1_SSC_DELTA_ALPHA_ADDR, HWIO_N_GCCMS_MDDR0_PLL1_SSC_DELTA_ALPHA_RMSK)
#define HWIO_N_GCCMS_MDDR0_PLL1_SSC_DELTA_ALPHA_INM(m)      \
        in_dword_masked(HWIO_N_GCCMS_MDDR0_PLL1_SSC_DELTA_ALPHA_ADDR, m)
#define HWIO_N_GCCMS_MDDR0_PLL1_SSC_DELTA_ALPHA_OUT(v)      \
        out_dword(HWIO_N_GCCMS_MDDR0_PLL1_SSC_DELTA_ALPHA_ADDR,v)
#define HWIO_N_GCCMS_MDDR0_PLL1_SSC_DELTA_ALPHA_OUTM(m,v) \
        out_dword_masked_ns(HWIO_N_GCCMS_MDDR0_PLL1_SSC_DELTA_ALPHA_ADDR,m,v,HWIO_N_GCCMS_MDDR0_PLL1_SSC_DELTA_ALPHA_IN)
#define HWIO_N_GCCMS_MDDR0_PLL1_SSC_DELTA_ALPHA_UNDEFINED_31_8_BMSK                                0xffffff00
#define HWIO_N_GCCMS_MDDR0_PLL1_SSC_DELTA_ALPHA_UNDEFINED_31_8_SHFT                                       0x8
#define HWIO_N_GCCMS_MDDR0_PLL1_SSC_DELTA_ALPHA_VAL_BMSK                                                 0xff
#define HWIO_N_GCCMS_MDDR0_PLL1_SSC_DELTA_ALPHA_VAL_SHFT                                                  0x0

#define HWIO_N_GCCMS_MDDR0_PLL1_SSC_UPDATE_RATE_ADDR                                               (N_GCCMS_REG_REG_BASE      + 0x00010050)
#define HWIO_N_GCCMS_MDDR0_PLL1_SSC_UPDATE_RATE_RMSK                                               0xffffffff
#define HWIO_N_GCCMS_MDDR0_PLL1_SSC_UPDATE_RATE_IN          \
        in_dword_masked(HWIO_N_GCCMS_MDDR0_PLL1_SSC_UPDATE_RATE_ADDR, HWIO_N_GCCMS_MDDR0_PLL1_SSC_UPDATE_RATE_RMSK)
#define HWIO_N_GCCMS_MDDR0_PLL1_SSC_UPDATE_RATE_INM(m)      \
        in_dword_masked(HWIO_N_GCCMS_MDDR0_PLL1_SSC_UPDATE_RATE_ADDR, m)
#define HWIO_N_GCCMS_MDDR0_PLL1_SSC_UPDATE_RATE_OUT(v)      \
        out_dword(HWIO_N_GCCMS_MDDR0_PLL1_SSC_UPDATE_RATE_ADDR,v)
#define HWIO_N_GCCMS_MDDR0_PLL1_SSC_UPDATE_RATE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_N_GCCMS_MDDR0_PLL1_SSC_UPDATE_RATE_ADDR,m,v,HWIO_N_GCCMS_MDDR0_PLL1_SSC_UPDATE_RATE_IN)
#define HWIO_N_GCCMS_MDDR0_PLL1_SSC_UPDATE_RATE_UNDEFINED_31_8_BMSK                                0xffffff00
#define HWIO_N_GCCMS_MDDR0_PLL1_SSC_UPDATE_RATE_UNDEFINED_31_8_SHFT                                       0x8
#define HWIO_N_GCCMS_MDDR0_PLL1_SSC_UPDATE_RATE_VAL_BMSK                                                 0xff
#define HWIO_N_GCCMS_MDDR0_PLL1_SSC_UPDATE_RATE_VAL_SHFT                                                  0x0

#define HWIO_N_GCCMS_MDDR0_PLL1_BIST_CTL_ADDR                                                      (N_GCCMS_REG_REG_BASE      + 0x00010054)
#define HWIO_N_GCCMS_MDDR0_PLL1_BIST_CTL_RMSK                                                      0xffffffff
#define HWIO_N_GCCMS_MDDR0_PLL1_BIST_CTL_IN          \
        in_dword_masked(HWIO_N_GCCMS_MDDR0_PLL1_BIST_CTL_ADDR, HWIO_N_GCCMS_MDDR0_PLL1_BIST_CTL_RMSK)
#define HWIO_N_GCCMS_MDDR0_PLL1_BIST_CTL_INM(m)      \
        in_dword_masked(HWIO_N_GCCMS_MDDR0_PLL1_BIST_CTL_ADDR, m)
#define HWIO_N_GCCMS_MDDR0_PLL1_BIST_CTL_OUT(v)      \
        out_dword(HWIO_N_GCCMS_MDDR0_PLL1_BIST_CTL_ADDR,v)
#define HWIO_N_GCCMS_MDDR0_PLL1_BIST_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_N_GCCMS_MDDR0_PLL1_BIST_CTL_ADDR,m,v,HWIO_N_GCCMS_MDDR0_PLL1_BIST_CTL_IN)
#define HWIO_N_GCCMS_MDDR0_PLL1_BIST_CTL_RESERBED_BITS31_12_BMSK                                   0xfffff000
#define HWIO_N_GCCMS_MDDR0_PLL1_BIST_CTL_RESERBED_BITS31_12_SHFT                                          0xc
#define HWIO_N_GCCMS_MDDR0_PLL1_BIST_CTL_BIST_CTL_BMSK                                                  0xfff
#define HWIO_N_GCCMS_MDDR0_PLL1_BIST_CTL_BIST_CTL_SHFT                                                    0x0

#define HWIO_N_GCCMS_MDDR1_PLL1_MODE_ADDR                                                          (N_GCCMS_REG_REG_BASE      + 0x00030000)
#define HWIO_N_GCCMS_MDDR1_PLL1_MODE_RMSK                                                          0xffffffff
#define HWIO_N_GCCMS_MDDR1_PLL1_MODE_IN          \
        in_dword_masked(HWIO_N_GCCMS_MDDR1_PLL1_MODE_ADDR, HWIO_N_GCCMS_MDDR1_PLL1_MODE_RMSK)
#define HWIO_N_GCCMS_MDDR1_PLL1_MODE_INM(m)      \
        in_dword_masked(HWIO_N_GCCMS_MDDR1_PLL1_MODE_ADDR, m)
#define HWIO_N_GCCMS_MDDR1_PLL1_MODE_OUT(v)      \
        out_dword(HWIO_N_GCCMS_MDDR1_PLL1_MODE_ADDR,v)
#define HWIO_N_GCCMS_MDDR1_PLL1_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_N_GCCMS_MDDR1_PLL1_MODE_ADDR,m,v,HWIO_N_GCCMS_MDDR1_PLL1_MODE_IN)
#define HWIO_N_GCCMS_MDDR1_PLL1_MODE_LOCK_DET_BMSK                                                 0x80000000
#define HWIO_N_GCCMS_MDDR1_PLL1_MODE_LOCK_DET_SHFT                                                       0x1f
#define HWIO_N_GCCMS_MDDR1_PLL1_MODE_UNDEFINED_30_25_BMSK                                          0x7e000000
#define HWIO_N_GCCMS_MDDR1_PLL1_MODE_UNDEFINED_30_25_SHFT                                                0x19
#define HWIO_N_GCCMS_MDDR1_PLL1_MODE_APC_PDN_BMSK                                                   0x1000000
#define HWIO_N_GCCMS_MDDR1_PLL1_MODE_APC_PDN_SHFT                                                        0x18
#define HWIO_N_GCCMS_MDDR1_PLL1_MODE_UNDEFINED_23_4_BMSK                                             0xfffff0
#define HWIO_N_GCCMS_MDDR1_PLL1_MODE_UNDEFINED_23_4_SHFT                                                  0x4
#define HWIO_N_GCCMS_MDDR1_PLL1_MODE_PLLTEST_BMSK                                                         0x8
#define HWIO_N_GCCMS_MDDR1_PLL1_MODE_PLLTEST_SHFT                                                         0x3
#define HWIO_N_GCCMS_MDDR1_PLL1_MODE_RESET_N_BMSK                                                         0x4
#define HWIO_N_GCCMS_MDDR1_PLL1_MODE_RESET_N_SHFT                                                         0x2
#define HWIO_N_GCCMS_MDDR1_PLL1_MODE_BYPASSNL_BMSK                                                        0x2
#define HWIO_N_GCCMS_MDDR1_PLL1_MODE_BYPASSNL_SHFT                                                        0x1
#define HWIO_N_GCCMS_MDDR1_PLL1_MODE_OUTCTRL_BMSK                                                         0x1
#define HWIO_N_GCCMS_MDDR1_PLL1_MODE_OUTCTRL_SHFT                                                         0x0

#define HWIO_N_GCCMS_MDDR1_PLL1_L_VAL_ADDR                                                         (N_GCCMS_REG_REG_BASE      + 0x00030008)
#define HWIO_N_GCCMS_MDDR1_PLL1_L_VAL_RMSK                                                         0xffffffff
#define HWIO_N_GCCMS_MDDR1_PLL1_L_VAL_IN          \
        in_dword_masked(HWIO_N_GCCMS_MDDR1_PLL1_L_VAL_ADDR, HWIO_N_GCCMS_MDDR1_PLL1_L_VAL_RMSK)
#define HWIO_N_GCCMS_MDDR1_PLL1_L_VAL_INM(m)      \
        in_dword_masked(HWIO_N_GCCMS_MDDR1_PLL1_L_VAL_ADDR, m)
#define HWIO_N_GCCMS_MDDR1_PLL1_L_VAL_OUT(v)      \
        out_dword(HWIO_N_GCCMS_MDDR1_PLL1_L_VAL_ADDR,v)
#define HWIO_N_GCCMS_MDDR1_PLL1_L_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_N_GCCMS_MDDR1_PLL1_L_VAL_ADDR,m,v,HWIO_N_GCCMS_MDDR1_PLL1_L_VAL_IN)
#define HWIO_N_GCCMS_MDDR1_PLL1_L_VAL_UNDEFINED_31_8_BMSK                                          0xffffff00
#define HWIO_N_GCCMS_MDDR1_PLL1_L_VAL_UNDEFINED_31_8_SHFT                                                 0x8
#define HWIO_N_GCCMS_MDDR1_PLL1_L_VAL_L_VAL_BMSK                                                         0xff
#define HWIO_N_GCCMS_MDDR1_PLL1_L_VAL_L_VAL_SHFT                                                          0x0

#define HWIO_N_GCCMS_MDDR1_PLL1_ALPHA_VAL_ADDR                                                     (N_GCCMS_REG_REG_BASE      + 0x00030010)
#define HWIO_N_GCCMS_MDDR1_PLL1_ALPHA_VAL_RMSK                                                     0xffffffff
#define HWIO_N_GCCMS_MDDR1_PLL1_ALPHA_VAL_IN          \
        in_dword_masked(HWIO_N_GCCMS_MDDR1_PLL1_ALPHA_VAL_ADDR, HWIO_N_GCCMS_MDDR1_PLL1_ALPHA_VAL_RMSK)
#define HWIO_N_GCCMS_MDDR1_PLL1_ALPHA_VAL_INM(m)      \
        in_dword_masked(HWIO_N_GCCMS_MDDR1_PLL1_ALPHA_VAL_ADDR, m)
#define HWIO_N_GCCMS_MDDR1_PLL1_ALPHA_VAL_OUT(v)      \
        out_dword(HWIO_N_GCCMS_MDDR1_PLL1_ALPHA_VAL_ADDR,v)
#define HWIO_N_GCCMS_MDDR1_PLL1_ALPHA_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_N_GCCMS_MDDR1_PLL1_ALPHA_VAL_ADDR,m,v,HWIO_N_GCCMS_MDDR1_PLL1_ALPHA_VAL_IN)
#define HWIO_N_GCCMS_MDDR1_PLL1_ALPHA_VAL_UNDEFINED_31_16_BMSK                                     0xffff0000
#define HWIO_N_GCCMS_MDDR1_PLL1_ALPHA_VAL_UNDEFINED_31_16_SHFT                                           0x10
#define HWIO_N_GCCMS_MDDR1_PLL1_ALPHA_VAL_ALPHA_VAL_BMSK                                               0xffff
#define HWIO_N_GCCMS_MDDR1_PLL1_ALPHA_VAL_ALPHA_VAL_SHFT                                                  0x0

#define HWIO_N_GCCMS_MDDR1_PLL1_USER_CTL_ADDR                                                      (N_GCCMS_REG_REG_BASE      + 0x00030018)
#define HWIO_N_GCCMS_MDDR1_PLL1_USER_CTL_RMSK                                                      0xffffffff
#define HWIO_N_GCCMS_MDDR1_PLL1_USER_CTL_IN          \
        in_dword_masked(HWIO_N_GCCMS_MDDR1_PLL1_USER_CTL_ADDR, HWIO_N_GCCMS_MDDR1_PLL1_USER_CTL_RMSK)
#define HWIO_N_GCCMS_MDDR1_PLL1_USER_CTL_INM(m)      \
        in_dword_masked(HWIO_N_GCCMS_MDDR1_PLL1_USER_CTL_ADDR, m)
#define HWIO_N_GCCMS_MDDR1_PLL1_USER_CTL_OUT(v)      \
        out_dword(HWIO_N_GCCMS_MDDR1_PLL1_USER_CTL_ADDR,v)
#define HWIO_N_GCCMS_MDDR1_PLL1_USER_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_N_GCCMS_MDDR1_PLL1_USER_CTL_ADDR,m,v,HWIO_N_GCCMS_MDDR1_PLL1_USER_CTL_IN)
#define HWIO_N_GCCMS_MDDR1_PLL1_USER_CTL_SPARE_BITS31_28_BMSK                                      0xf0000000
#define HWIO_N_GCCMS_MDDR1_PLL1_USER_CTL_SPARE_BITS31_28_SHFT                                            0x1c
#define HWIO_N_GCCMS_MDDR1_PLL1_USER_CTL_SSC_EN_BMSK                                                0x8000000
#define HWIO_N_GCCMS_MDDR1_PLL1_USER_CTL_SSC_EN_SHFT                                                     0x1b
#define HWIO_N_GCCMS_MDDR1_PLL1_USER_CTL_SPARE_BIT26_BMSK                                           0x4000000
#define HWIO_N_GCCMS_MDDR1_PLL1_USER_CTL_SPARE_BIT26_SHFT                                                0x1a
#define HWIO_N_GCCMS_MDDR1_PLL1_USER_CTL_ALPHA_MODE_BMSK                                            0x2000000
#define HWIO_N_GCCMS_MDDR1_PLL1_USER_CTL_ALPHA_MODE_SHFT                                                 0x19
#define HWIO_N_GCCMS_MDDR1_PLL1_USER_CTL_MN_EN_BMSK                                                 0x1000000
#define HWIO_N_GCCMS_MDDR1_PLL1_USER_CTL_MN_EN_SHFT                                                      0x18
#define HWIO_N_GCCMS_MDDR1_PLL1_USER_CTL_SPARE_BITS23_21_BMSK                                        0xe00000
#define HWIO_N_GCCMS_MDDR1_PLL1_USER_CTL_SPARE_BITS23_21_SHFT                                            0x15
#define HWIO_N_GCCMS_MDDR1_PLL1_USER_CTL_DCO_POST_DIV2_BMSK                                          0x100000
#define HWIO_N_GCCMS_MDDR1_PLL1_USER_CTL_DCO_POST_DIV2_SHFT                                              0x14
#define HWIO_N_GCCMS_MDDR1_PLL1_USER_CTL_SPARE_BITS19_13_BMSK                                         0xfe000
#define HWIO_N_GCCMS_MDDR1_PLL1_USER_CTL_SPARE_BITS19_13_SHFT                                             0xd
#define HWIO_N_GCCMS_MDDR1_PLL1_USER_CTL_PREDIV2_EN_BMSK                                               0x1000
#define HWIO_N_GCCMS_MDDR1_PLL1_USER_CTL_PREDIV2_EN_SHFT                                                  0xc
#define HWIO_N_GCCMS_MDDR1_PLL1_USER_CTL_SPARE_BITS11_10_BMSK                                           0xc00
#define HWIO_N_GCCMS_MDDR1_PLL1_USER_CTL_SPARE_BITS11_10_SHFT                                             0xa
#define HWIO_N_GCCMS_MDDR1_PLL1_USER_CTL_POSTDIV_CTL_BMSK                                               0x300
#define HWIO_N_GCCMS_MDDR1_PLL1_USER_CTL_POSTDIV_CTL_SHFT                                                 0x8
#define HWIO_N_GCCMS_MDDR1_PLL1_USER_CTL_INV_OUTPUT_BMSK                                                 0x80
#define HWIO_N_GCCMS_MDDR1_PLL1_USER_CTL_INV_OUTPUT_SHFT                                                  0x7
#define HWIO_N_GCCMS_MDDR1_PLL1_USER_CTL_SPARE_BITS_6_5_BMSK                                             0x60
#define HWIO_N_GCCMS_MDDR1_PLL1_USER_CTL_SPARE_BITS_6_5_SHFT                                              0x5
#define HWIO_N_GCCMS_MDDR1_PLL1_USER_CTL_LVTEST_EN_BMSK                                                  0x10
#define HWIO_N_GCCMS_MDDR1_PLL1_USER_CTL_LVTEST_EN_SHFT                                                   0x4
#define HWIO_N_GCCMS_MDDR1_PLL1_USER_CTL_LVEARLY_EN_BMSK                                                  0x8
#define HWIO_N_GCCMS_MDDR1_PLL1_USER_CTL_LVEARLY_EN_SHFT                                                  0x3
#define HWIO_N_GCCMS_MDDR1_PLL1_USER_CTL_LVAUX2_EN_BMSK                                                   0x4
#define HWIO_N_GCCMS_MDDR1_PLL1_USER_CTL_LVAUX2_EN_SHFT                                                   0x2
#define HWIO_N_GCCMS_MDDR1_PLL1_USER_CTL_LVAUX_EN_BMSK                                                    0x2
#define HWIO_N_GCCMS_MDDR1_PLL1_USER_CTL_LVAUX_EN_SHFT                                                    0x1
#define HWIO_N_GCCMS_MDDR1_PLL1_USER_CTL_LVMAIN_EN_BMSK                                                   0x1
#define HWIO_N_GCCMS_MDDR1_PLL1_USER_CTL_LVMAIN_EN_SHFT                                                   0x0

#define HWIO_N_GCCMS_MDDR1_PLL1_CONFIG_CTL_LO_ADDR                                                 (N_GCCMS_REG_REG_BASE      + 0x00030020)
#define HWIO_N_GCCMS_MDDR1_PLL1_CONFIG_CTL_LO_RMSK                                                 0xffbfffff
#define HWIO_N_GCCMS_MDDR1_PLL1_CONFIG_CTL_LO_IN          \
        in_dword_masked(HWIO_N_GCCMS_MDDR1_PLL1_CONFIG_CTL_LO_ADDR, HWIO_N_GCCMS_MDDR1_PLL1_CONFIG_CTL_LO_RMSK)
#define HWIO_N_GCCMS_MDDR1_PLL1_CONFIG_CTL_LO_INM(m)      \
        in_dword_masked(HWIO_N_GCCMS_MDDR1_PLL1_CONFIG_CTL_LO_ADDR, m)
#define HWIO_N_GCCMS_MDDR1_PLL1_CONFIG_CTL_LO_OUT(v)      \
        out_dword(HWIO_N_GCCMS_MDDR1_PLL1_CONFIG_CTL_LO_ADDR,v)
#define HWIO_N_GCCMS_MDDR1_PLL1_CONFIG_CTL_LO_OUTM(m,v) \
        out_dword_masked_ns(HWIO_N_GCCMS_MDDR1_PLL1_CONFIG_CTL_LO_ADDR,m,v,HWIO_N_GCCMS_MDDR1_PLL1_CONFIG_CTL_LO_IN)
#define HWIO_N_GCCMS_MDDR1_PLL1_CONFIG_CTL_LO_COMM_MODE_BMSK                                       0xc0000000
#define HWIO_N_GCCMS_MDDR1_PLL1_CONFIG_CTL_LO_COMM_MODE_SHFT                                             0x1e
#define HWIO_N_GCCMS_MDDR1_PLL1_CONFIG_CTL_LO_SAR_REF_BMSK                                         0x30000000
#define HWIO_N_GCCMS_MDDR1_PLL1_CONFIG_CTL_LO_SAR_REF_SHFT                                               0x1c
#define HWIO_N_GCCMS_MDDR1_PLL1_CONFIG_CTL_LO_SAR_DEL_BMSK                                          0x8000000
#define HWIO_N_GCCMS_MDDR1_PLL1_CONFIG_CTL_LO_SAR_DEL_SHFT                                               0x1b
#define HWIO_N_GCCMS_MDDR1_PLL1_CONFIG_CTL_LO_ICP_REF_SEL_BMSK                                      0x4000000
#define HWIO_N_GCCMS_MDDR1_PLL1_CONFIG_CTL_LO_ICP_REF_SEL_SHFT                                           0x1a
#define HWIO_N_GCCMS_MDDR1_PLL1_CONFIG_CTL_LO_REF_TRIM_BMSK                                         0x3800000
#define HWIO_N_GCCMS_MDDR1_PLL1_CONFIG_CTL_LO_REF_TRIM_SHFT                                              0x17
#define HWIO_N_GCCMS_MDDR1_PLL1_CONFIG_CTL_LO_FBC_ALPHA_CAL_SEL_BMSK                                 0x300000
#define HWIO_N_GCCMS_MDDR1_PLL1_CONFIG_CTL_LO_FBC_ALPHA_CAL_SEL_SHFT                                     0x14
#define HWIO_N_GCCMS_MDDR1_PLL1_CONFIG_CTL_LO_BBC_BETA_CAL_SEL_BMSK                                   0xc0000
#define HWIO_N_GCCMS_MDDR1_PLL1_CONFIG_CTL_LO_BBC_BETA_CAL_SEL_SHFT                                      0x12
#define HWIO_N_GCCMS_MDDR1_PLL1_CONFIG_CTL_LO_BBC_DOUBLET_LEN_SEL_BMSK                                0x30000
#define HWIO_N_GCCMS_MDDR1_PLL1_CONFIG_CTL_LO_BBC_DOUBLET_LEN_SEL_SHFT                                   0x10
#define HWIO_N_GCCMS_MDDR1_PLL1_CONFIG_CTL_LO_BBC_UPDATE_LEN_SEL_BMSK                                  0xc000
#define HWIO_N_GCCMS_MDDR1_PLL1_CONFIG_CTL_LO_BBC_UPDATE_LEN_SEL_SHFT                                     0xe
#define HWIO_N_GCCMS_MDDR1_PLL1_CONFIG_CTL_LO_P_FFA_SEL_BMSK                                           0x3c00
#define HWIO_N_GCCMS_MDDR1_PLL1_CONFIG_CTL_LO_P_FFA_SEL_SHFT                                              0xa
#define HWIO_N_GCCMS_MDDR1_PLL1_CONFIG_CTL_LO_K_P_TM_SEL_BMSK                                           0x300
#define HWIO_N_GCCMS_MDDR1_PLL1_CONFIG_CTL_LO_K_P_TM_SEL_SHFT                                             0x8
#define HWIO_N_GCCMS_MDDR1_PLL1_CONFIG_CTL_LO_K_I_TM_SEL_BMSK                                            0xc0
#define HWIO_N_GCCMS_MDDR1_PLL1_CONFIG_CTL_LO_K_I_TM_SEL_SHFT                                             0x6
#define HWIO_N_GCCMS_MDDR1_PLL1_CONFIG_CTL_LO_K_P_FFA_SEL_BMSK                                           0x30
#define HWIO_N_GCCMS_MDDR1_PLL1_CONFIG_CTL_LO_K_P_FFA_SEL_SHFT                                            0x4
#define HWIO_N_GCCMS_MDDR1_PLL1_CONFIG_CTL_LO_K_I_FFA_SEL_BMSK                                            0xc
#define HWIO_N_GCCMS_MDDR1_PLL1_CONFIG_CTL_LO_K_I_FFA_SEL_SHFT                                            0x2
#define HWIO_N_GCCMS_MDDR1_PLL1_CONFIG_CTL_LO_PFD_DZSEL_BMSK                                              0x3
#define HWIO_N_GCCMS_MDDR1_PLL1_CONFIG_CTL_LO_PFD_DZSEL_SHFT                                              0x0

#define HWIO_N_GCCMS_MDDR1_PLL1_CONFIG_CTL_HI_ADDR                                                 (N_GCCMS_REG_REG_BASE      + 0x00030024)
#define HWIO_N_GCCMS_MDDR1_PLL1_CONFIG_CTL_HI_RMSK                                                 0xfffffbff
#define HWIO_N_GCCMS_MDDR1_PLL1_CONFIG_CTL_HI_IN          \
        in_dword_masked(HWIO_N_GCCMS_MDDR1_PLL1_CONFIG_CTL_HI_ADDR, HWIO_N_GCCMS_MDDR1_PLL1_CONFIG_CTL_HI_RMSK)
#define HWIO_N_GCCMS_MDDR1_PLL1_CONFIG_CTL_HI_INM(m)      \
        in_dword_masked(HWIO_N_GCCMS_MDDR1_PLL1_CONFIG_CTL_HI_ADDR, m)
#define HWIO_N_GCCMS_MDDR1_PLL1_CONFIG_CTL_HI_OUT(v)      \
        out_dword(HWIO_N_GCCMS_MDDR1_PLL1_CONFIG_CTL_HI_ADDR,v)
#define HWIO_N_GCCMS_MDDR1_PLL1_CONFIG_CTL_HI_OUTM(m,v) \
        out_dword_masked_ns(HWIO_N_GCCMS_MDDR1_PLL1_CONFIG_CTL_HI_ADDR,m,v,HWIO_N_GCCMS_MDDR1_PLL1_CONFIG_CTL_HI_IN)
#define HWIO_N_GCCMS_MDDR1_PLL1_CONFIG_CTL_HI_RSV_BMSK                                             0xffffe000
#define HWIO_N_GCCMS_MDDR1_PLL1_CONFIG_CTL_HI_RSV_SHFT                                                    0xd
#define HWIO_N_GCCMS_MDDR1_PLL1_CONFIG_CTL_HI_DUTY_CYCLE_CTRL_OVERRIDE_BMSK                            0x1000
#define HWIO_N_GCCMS_MDDR1_PLL1_CONFIG_CTL_HI_DUTY_CYCLE_CTRL_OVERRIDE_SHFT                               0xc
#define HWIO_N_GCCMS_MDDR1_PLL1_CONFIG_CTL_HI_CFA_GLITCH_DETECT_BYPASS_BMSK                             0x800
#define HWIO_N_GCCMS_MDDR1_PLL1_CONFIG_CTL_HI_CFA_GLITCH_DETECT_BYPASS_SHFT                               0xb
#define HWIO_N_GCCMS_MDDR1_PLL1_CONFIG_CTL_HI_DUTY_CYCLE_ADJ_BMSK                                       0x3c0
#define HWIO_N_GCCMS_MDDR1_PLL1_CONFIG_CTL_HI_DUTY_CYCLE_ADJ_SHFT                                         0x6
#define HWIO_N_GCCMS_MDDR1_PLL1_CONFIG_CTL_HI_DUTY_CYCLE_EN_BMSK                                         0x20
#define HWIO_N_GCCMS_MDDR1_PLL1_CONFIG_CTL_HI_DUTY_CYCLE_EN_SHFT                                          0x5
#define HWIO_N_GCCMS_MDDR1_PLL1_CONFIG_CTL_HI_DROOP_EN_DLY_BMSK                                          0x18
#define HWIO_N_GCCMS_MDDR1_PLL1_CONFIG_CTL_HI_DROOP_EN_DLY_SHFT                                           0x3
#define HWIO_N_GCCMS_MDDR1_PLL1_CONFIG_CTL_HI_ENABLE_LOW_JITTER_MODE_BMSK                                 0x4
#define HWIO_N_GCCMS_MDDR1_PLL1_CONFIG_CTL_HI_ENABLE_LOW_JITTER_MODE_SHFT                                 0x2
#define HWIO_N_GCCMS_MDDR1_PLL1_CONFIG_CTL_HI_CHARGE_PUMP_REF_ADJ_BMSK                                    0x3
#define HWIO_N_GCCMS_MDDR1_PLL1_CONFIG_CTL_HI_CHARGE_PUMP_REF_ADJ_SHFT                                    0x0

#define HWIO_N_GCCMS_MDDR1_PLL1_STATUS_ADDR                                                        (N_GCCMS_REG_REG_BASE      + 0x00030028)
#define HWIO_N_GCCMS_MDDR1_PLL1_STATUS_RMSK                                                        0xffffffff
#define HWIO_N_GCCMS_MDDR1_PLL1_STATUS_IN          \
        in_dword_masked(HWIO_N_GCCMS_MDDR1_PLL1_STATUS_ADDR, HWIO_N_GCCMS_MDDR1_PLL1_STATUS_RMSK)
#define HWIO_N_GCCMS_MDDR1_PLL1_STATUS_INM(m)      \
        in_dword_masked(HWIO_N_GCCMS_MDDR1_PLL1_STATUS_ADDR, m)
#define HWIO_N_GCCMS_MDDR1_PLL1_STATUS_STATUS_BMSK                                                 0xffffffff
#define HWIO_N_GCCMS_MDDR1_PLL1_STATUS_STATUS_SHFT                                                        0x0

#define HWIO_N_GCCMS_MDDR1_PLL1_TEST_CTL_LO_ADDR                                                   (N_GCCMS_REG_REG_BASE      + 0x00030030)
#define HWIO_N_GCCMS_MDDR1_PLL1_TEST_CTL_LO_RMSK                                                   0xfffff7ff
#define HWIO_N_GCCMS_MDDR1_PLL1_TEST_CTL_LO_IN          \
        in_dword_masked(HWIO_N_GCCMS_MDDR1_PLL1_TEST_CTL_LO_ADDR, HWIO_N_GCCMS_MDDR1_PLL1_TEST_CTL_LO_RMSK)
#define HWIO_N_GCCMS_MDDR1_PLL1_TEST_CTL_LO_INM(m)      \
        in_dword_masked(HWIO_N_GCCMS_MDDR1_PLL1_TEST_CTL_LO_ADDR, m)
#define HWIO_N_GCCMS_MDDR1_PLL1_TEST_CTL_LO_OUT(v)      \
        out_dword(HWIO_N_GCCMS_MDDR1_PLL1_TEST_CTL_LO_ADDR,v)
#define HWIO_N_GCCMS_MDDR1_PLL1_TEST_CTL_LO_OUTM(m,v) \
        out_dword_masked_ns(HWIO_N_GCCMS_MDDR1_PLL1_TEST_CTL_LO_ADDR,m,v,HWIO_N_GCCMS_MDDR1_PLL1_TEST_CTL_LO_IN)
#define HWIO_N_GCCMS_MDDR1_PLL1_TEST_CTL_LO_D_FINE_OVERRIDE_VALUE_0_BMSK                           0xe0000000
#define HWIO_N_GCCMS_MDDR1_PLL1_TEST_CTL_LO_D_FINE_OVERRIDE_VALUE_0_SHFT                                 0x1d
#define HWIO_N_GCCMS_MDDR1_PLL1_TEST_CTL_LO_LOCK_THRESHOLD_SEL_D_FINE_OVERRIDE_VAL_BMSK            0x18000000
#define HWIO_N_GCCMS_MDDR1_PLL1_TEST_CTL_LO_LOCK_THRESHOLD_SEL_D_FINE_OVERRIDE_VAL_SHFT                  0x1b
#define HWIO_N_GCCMS_MDDR1_PLL1_TEST_CTL_LO_LOCK_FAILURE_TIMEOUT_D_FINE_OVERRIDE_VAL_BMSK           0x4000000
#define HWIO_N_GCCMS_MDDR1_PLL1_TEST_CTL_LO_LOCK_FAILURE_TIMEOUT_D_FINE_OVERRIDE_VAL_SHFT                0x1a
#define HWIO_N_GCCMS_MDDR1_PLL1_TEST_CTL_LO_D_FINE_OVERRIDE_BMSK                                    0x2000000
#define HWIO_N_GCCMS_MDDR1_PLL1_TEST_CTL_LO_D_FINE_OVERRIDE_SHFT                                         0x19
#define HWIO_N_GCCMS_MDDR1_PLL1_TEST_CTL_LO_G_BWC_OVERRIDE_VALUE_BMSK                               0x1fc0000
#define HWIO_N_GCCMS_MDDR1_PLL1_TEST_CTL_LO_G_BWC_OVERRIDE_VALUE_SHFT                                    0x12
#define HWIO_N_GCCMS_MDDR1_PLL1_TEST_CTL_LO_G_BWC_OVERRIDE_BMSK                                       0x20000
#define HWIO_N_GCCMS_MDDR1_PLL1_TEST_CTL_LO_G_BWC_OVERRIDE_SHFT                                          0x11
#define HWIO_N_GCCMS_MDDR1_PLL1_TEST_CTL_LO_STAY_IN_CFA_BMSK                                          0x10000
#define HWIO_N_GCCMS_MDDR1_PLL1_TEST_CTL_LO_STAY_IN_CFA_SHFT                                             0x10
#define HWIO_N_GCCMS_MDDR1_PLL1_TEST_CTL_LO_SKIP_FFA_BMSK                                              0x8000
#define HWIO_N_GCCMS_MDDR1_PLL1_TEST_CTL_LO_SKIP_FFA_SHFT                                                 0xf
#define HWIO_N_GCCMS_MDDR1_PLL1_TEST_CTL_LO_SKIP_CFA_BMSK                                              0x4000
#define HWIO_N_GCCMS_MDDR1_PLL1_TEST_CTL_LO_SKIP_CFA_SHFT                                                 0xe
#define HWIO_N_GCCMS_MDDR1_PLL1_TEST_CTL_LO_RESET_FFA_TM_ACCUM_BMSK                                    0x2000
#define HWIO_N_GCCMS_MDDR1_PLL1_TEST_CTL_LO_RESET_FFA_TM_ACCUM_SHFT                                       0xd
#define HWIO_N_GCCMS_MDDR1_PLL1_TEST_CTL_LO_RESET_CFA_ACCUM_BMSK                                       0x1000
#define HWIO_N_GCCMS_MDDR1_PLL1_TEST_CTL_LO_RESET_CFA_ACCUM_SHFT                                          0xc
#define HWIO_N_GCCMS_MDDR1_PLL1_TEST_CTL_LO_DISABLE_LFSR_BMSK                                           0x400
#define HWIO_N_GCCMS_MDDR1_PLL1_TEST_CTL_LO_DISABLE_LFSR_SHFT                                             0xa
#define HWIO_N_GCCMS_MDDR1_PLL1_TEST_CTL_LO_ENABLE_BBC_BMSK                                             0x200
#define HWIO_N_GCCMS_MDDR1_PLL1_TEST_CTL_LO_ENABLE_BBC_SHFT                                               0x9
#define HWIO_N_GCCMS_MDDR1_PLL1_TEST_CTL_LO_PLL_STATUS_SEL_BMSK                                         0x1c0
#define HWIO_N_GCCMS_MDDR1_PLL1_TEST_CTL_LO_PLL_STATUS_SEL_SHFT                                           0x6
#define HWIO_N_GCCMS_MDDR1_PLL1_TEST_CTL_LO_DTEST_SEL_BMSK                                               0x20
#define HWIO_N_GCCMS_MDDR1_PLL1_TEST_CTL_LO_DTEST_SEL_SHFT                                                0x5
#define HWIO_N_GCCMS_MDDR1_PLL1_TEST_CTL_LO_BYP_TESTAMP_BMSK                                             0x10
#define HWIO_N_GCCMS_MDDR1_PLL1_TEST_CTL_LO_BYP_TESTAMP_SHFT                                              0x4
#define HWIO_N_GCCMS_MDDR1_PLL1_TEST_CTL_LO_ATEST1_SEL_NMOSC_CFG_BMSK                                     0x8
#define HWIO_N_GCCMS_MDDR1_PLL1_TEST_CTL_LO_ATEST1_SEL_NMOSC_CFG_SHFT                                     0x3
#define HWIO_N_GCCMS_MDDR1_PLL1_TEST_CTL_LO_ATEST0_SEL_NMOSC_CFG_BMSK                                     0x4
#define HWIO_N_GCCMS_MDDR1_PLL1_TEST_CTL_LO_ATEST0_SEL_NMOSC_CFG_SHFT                                     0x2
#define HWIO_N_GCCMS_MDDR1_PLL1_TEST_CTL_LO_ATEST1_EN_BMSK                                                0x2
#define HWIO_N_GCCMS_MDDR1_PLL1_TEST_CTL_LO_ATEST1_EN_SHFT                                                0x1
#define HWIO_N_GCCMS_MDDR1_PLL1_TEST_CTL_LO_ATEST0_EN_BMSK                                                0x1
#define HWIO_N_GCCMS_MDDR1_PLL1_TEST_CTL_LO_ATEST0_EN_SHFT                                                0x0

#define HWIO_N_GCCMS_MDDR1_PLL1_TEST_CTL_HI_ADDR                                                   (N_GCCMS_REG_REG_BASE      + 0x00030034)
#define HWIO_N_GCCMS_MDDR1_PLL1_TEST_CTL_HI_RMSK                                                   0xffffffff
#define HWIO_N_GCCMS_MDDR1_PLL1_TEST_CTL_HI_IN          \
        in_dword_masked(HWIO_N_GCCMS_MDDR1_PLL1_TEST_CTL_HI_ADDR, HWIO_N_GCCMS_MDDR1_PLL1_TEST_CTL_HI_RMSK)
#define HWIO_N_GCCMS_MDDR1_PLL1_TEST_CTL_HI_INM(m)      \
        in_dword_masked(HWIO_N_GCCMS_MDDR1_PLL1_TEST_CTL_HI_ADDR, m)
#define HWIO_N_GCCMS_MDDR1_PLL1_TEST_CTL_HI_OUT(v)      \
        out_dword(HWIO_N_GCCMS_MDDR1_PLL1_TEST_CTL_HI_ADDR,v)
#define HWIO_N_GCCMS_MDDR1_PLL1_TEST_CTL_HI_OUTM(m,v) \
        out_dword_masked_ns(HWIO_N_GCCMS_MDDR1_PLL1_TEST_CTL_HI_ADDR,m,v,HWIO_N_GCCMS_MDDR1_PLL1_TEST_CTL_HI_IN)
#define HWIO_N_GCCMS_MDDR1_PLL1_TEST_CTL_HI_FLIPY_BMSK                                             0x80000000
#define HWIO_N_GCCMS_MDDR1_PLL1_TEST_CTL_HI_FLIPY_SHFT                                                   0x1f
#define HWIO_N_GCCMS_MDDR1_PLL1_TEST_CTL_HI_CHARGE_PUMP_POWER_DOWN_BMSK                            0x40000000
#define HWIO_N_GCCMS_MDDR1_PLL1_TEST_CTL_HI_CHARGE_PUMP_POWER_DOWN_SHFT                                  0x1e
#define HWIO_N_GCCMS_MDDR1_PLL1_TEST_CTL_HI_ENABLE_FBC_BMSK                                        0x20000000
#define HWIO_N_GCCMS_MDDR1_PLL1_TEST_CTL_HI_ENABLE_FBC_SHFT                                              0x1d
#define HWIO_N_GCCMS_MDDR1_PLL1_TEST_CTL_HI_PTUNE_OVERRIDE_VALUE_BMSK                              0x1c000000
#define HWIO_N_GCCMS_MDDR1_PLL1_TEST_CTL_HI_PTUNE_OVERRIDE_VALUE_SHFT                                    0x1a
#define HWIO_N_GCCMS_MDDR1_PLL1_TEST_CTL_HI_PTUNE_OVERRIDE_BMSK                                     0x2000000
#define HWIO_N_GCCMS_MDDR1_PLL1_TEST_CTL_HI_PTUNE_OVERRIDE_SHFT                                          0x19
#define HWIO_N_GCCMS_MDDR1_PLL1_TEST_CTL_HI_DIV_DC_SEL_BMSK                                         0x1000000
#define HWIO_N_GCCMS_MDDR1_PLL1_TEST_CTL_HI_DIV_DC_SEL_SHFT                                              0x18
#define HWIO_N_GCCMS_MDDR1_PLL1_TEST_CTL_HI_SSC_MODE_NGEN_CFG_BMSK                                   0x800000
#define HWIO_N_GCCMS_MDDR1_PLL1_TEST_CTL_HI_SSC_MODE_NGEN_CFG_SHFT                                       0x17
#define HWIO_N_GCCMS_MDDR1_PLL1_TEST_CTL_HI_NGEN_CFG_BMSK                                            0x400000
#define HWIO_N_GCCMS_MDDR1_PLL1_TEST_CTL_HI_NGEN_CFG_SHFT                                                0x16
#define HWIO_N_GCCMS_MDDR1_PLL1_TEST_CTL_HI_NGEN_EN_BMSK                                             0x200000
#define HWIO_N_GCCMS_MDDR1_PLL1_TEST_CTL_HI_NGEN_EN_SHFT                                                 0x15
#define HWIO_N_GCCMS_MDDR1_PLL1_TEST_CTL_HI_CHARGE_PUMP_BIAS_BYPASS_BMSK                             0x100000
#define HWIO_N_GCCMS_MDDR1_PLL1_TEST_CTL_HI_CHARGE_PUMP_BIAS_BYPASS_SHFT                                 0x14
#define HWIO_N_GCCMS_MDDR1_PLL1_TEST_CTL_HI_ENABLE_DEM_IN_DCO_DAC_BMSK                                0x80000
#define HWIO_N_GCCMS_MDDR1_PLL1_TEST_CTL_HI_ENABLE_DEM_IN_DCO_DAC_SHFT                                   0x13
#define HWIO_N_GCCMS_MDDR1_PLL1_TEST_CTL_HI_NMOSC_EN_BMSK                                             0x40000
#define HWIO_N_GCCMS_MDDR1_PLL1_TEST_CTL_HI_NMOSC_EN_SHFT                                                0x12
#define HWIO_N_GCCMS_MDDR1_PLL1_TEST_CTL_HI_LV_TEST_SEL_BMSK                                          0x20000
#define HWIO_N_GCCMS_MDDR1_PLL1_TEST_CTL_HI_LV_TEST_SEL_SHFT                                             0x11
#define HWIO_N_GCCMS_MDDR1_PLL1_TEST_CTL_HI_SHMOO_EN_BMSK                                             0x10000
#define HWIO_N_GCCMS_MDDR1_PLL1_TEST_CTL_HI_SHMOO_EN_SHFT                                                0x10
#define HWIO_N_GCCMS_MDDR1_PLL1_TEST_CTL_HI_ADC_TEST_CLK_SEL_BMSK                                      0x8000
#define HWIO_N_GCCMS_MDDR1_PLL1_TEST_CTL_HI_ADC_TEST_CLK_SEL_SHFT                                         0xf
#define HWIO_N_GCCMS_MDDR1_PLL1_TEST_CTL_HI_SEL_GLITCH_FILTER_IN_CTUNE_PATH_BMSK                       0x4000
#define HWIO_N_GCCMS_MDDR1_PLL1_TEST_CTL_HI_SEL_GLITCH_FILTER_IN_CTUNE_PATH_SHFT                          0xe
#define HWIO_N_GCCMS_MDDR1_PLL1_TEST_CTL_HI_D_EXT_SEL_BMSK                                             0x2000
#define HWIO_N_GCCMS_MDDR1_PLL1_TEST_CTL_HI_D_EXT_SEL_SHFT                                                0xd
#define HWIO_N_GCCMS_MDDR1_PLL1_TEST_CTL_HI_D_EXT_VAL_BMSK                                             0x1ff0
#define HWIO_N_GCCMS_MDDR1_PLL1_TEST_CTL_HI_D_EXT_VAL_SHFT                                                0x4
#define HWIO_N_GCCMS_MDDR1_PLL1_TEST_CTL_HI_ENTER_OLC_MODE_SEL_BMSK                                       0x8
#define HWIO_N_GCCMS_MDDR1_PLL1_TEST_CTL_HI_ENTER_OLC_MODE_SEL_SHFT                                       0x3
#define HWIO_N_GCCMS_MDDR1_PLL1_TEST_CTL_HI_D_FINE_OVERRIDE_VALUE_1_BMSK                                  0x7
#define HWIO_N_GCCMS_MDDR1_PLL1_TEST_CTL_HI_D_FINE_OVERRIDE_VALUE_1_SHFT                                  0x0

#define HWIO_N_GCCMS_MDDR1_PLL1_SSC_DELTA_ALPHA_ADDR                                               (N_GCCMS_REG_REG_BASE      + 0x00030044)
#define HWIO_N_GCCMS_MDDR1_PLL1_SSC_DELTA_ALPHA_RMSK                                               0xffffffff
#define HWIO_N_GCCMS_MDDR1_PLL1_SSC_DELTA_ALPHA_IN          \
        in_dword_masked(HWIO_N_GCCMS_MDDR1_PLL1_SSC_DELTA_ALPHA_ADDR, HWIO_N_GCCMS_MDDR1_PLL1_SSC_DELTA_ALPHA_RMSK)
#define HWIO_N_GCCMS_MDDR1_PLL1_SSC_DELTA_ALPHA_INM(m)      \
        in_dword_masked(HWIO_N_GCCMS_MDDR1_PLL1_SSC_DELTA_ALPHA_ADDR, m)
#define HWIO_N_GCCMS_MDDR1_PLL1_SSC_DELTA_ALPHA_OUT(v)      \
        out_dword(HWIO_N_GCCMS_MDDR1_PLL1_SSC_DELTA_ALPHA_ADDR,v)
#define HWIO_N_GCCMS_MDDR1_PLL1_SSC_DELTA_ALPHA_OUTM(m,v) \
        out_dword_masked_ns(HWIO_N_GCCMS_MDDR1_PLL1_SSC_DELTA_ALPHA_ADDR,m,v,HWIO_N_GCCMS_MDDR1_PLL1_SSC_DELTA_ALPHA_IN)
#define HWIO_N_GCCMS_MDDR1_PLL1_SSC_DELTA_ALPHA_UNDEFINED_31_8_BMSK                                0xffffff00
#define HWIO_N_GCCMS_MDDR1_PLL1_SSC_DELTA_ALPHA_UNDEFINED_31_8_SHFT                                       0x8
#define HWIO_N_GCCMS_MDDR1_PLL1_SSC_DELTA_ALPHA_VAL_BMSK                                                 0xff
#define HWIO_N_GCCMS_MDDR1_PLL1_SSC_DELTA_ALPHA_VAL_SHFT                                                  0x0

#define HWIO_N_GCCMS_MDDR1_PLL1_SSC_UPDATE_RATE_ADDR                                               (N_GCCMS_REG_REG_BASE      + 0x00030050)
#define HWIO_N_GCCMS_MDDR1_PLL1_SSC_UPDATE_RATE_RMSK                                               0xffffffff
#define HWIO_N_GCCMS_MDDR1_PLL1_SSC_UPDATE_RATE_IN          \
        in_dword_masked(HWIO_N_GCCMS_MDDR1_PLL1_SSC_UPDATE_RATE_ADDR, HWIO_N_GCCMS_MDDR1_PLL1_SSC_UPDATE_RATE_RMSK)
#define HWIO_N_GCCMS_MDDR1_PLL1_SSC_UPDATE_RATE_INM(m)      \
        in_dword_masked(HWIO_N_GCCMS_MDDR1_PLL1_SSC_UPDATE_RATE_ADDR, m)
#define HWIO_N_GCCMS_MDDR1_PLL1_SSC_UPDATE_RATE_OUT(v)      \
        out_dword(HWIO_N_GCCMS_MDDR1_PLL1_SSC_UPDATE_RATE_ADDR,v)
#define HWIO_N_GCCMS_MDDR1_PLL1_SSC_UPDATE_RATE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_N_GCCMS_MDDR1_PLL1_SSC_UPDATE_RATE_ADDR,m,v,HWIO_N_GCCMS_MDDR1_PLL1_SSC_UPDATE_RATE_IN)
#define HWIO_N_GCCMS_MDDR1_PLL1_SSC_UPDATE_RATE_UNDEFINED_31_8_BMSK                                0xffffff00
#define HWIO_N_GCCMS_MDDR1_PLL1_SSC_UPDATE_RATE_UNDEFINED_31_8_SHFT                                       0x8
#define HWIO_N_GCCMS_MDDR1_PLL1_SSC_UPDATE_RATE_VAL_BMSK                                                 0xff
#define HWIO_N_GCCMS_MDDR1_PLL1_SSC_UPDATE_RATE_VAL_SHFT                                                  0x0

#define HWIO_N_GCCMS_MDDR1_PLL1_BIST_CTL_ADDR                                                      (N_GCCMS_REG_REG_BASE      + 0x00030054)
#define HWIO_N_GCCMS_MDDR1_PLL1_BIST_CTL_RMSK                                                      0xffffffff
#define HWIO_N_GCCMS_MDDR1_PLL1_BIST_CTL_IN          \
        in_dword_masked(HWIO_N_GCCMS_MDDR1_PLL1_BIST_CTL_ADDR, HWIO_N_GCCMS_MDDR1_PLL1_BIST_CTL_RMSK)
#define HWIO_N_GCCMS_MDDR1_PLL1_BIST_CTL_INM(m)      \
        in_dword_masked(HWIO_N_GCCMS_MDDR1_PLL1_BIST_CTL_ADDR, m)
#define HWIO_N_GCCMS_MDDR1_PLL1_BIST_CTL_OUT(v)      \
        out_dword(HWIO_N_GCCMS_MDDR1_PLL1_BIST_CTL_ADDR,v)
#define HWIO_N_GCCMS_MDDR1_PLL1_BIST_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_N_GCCMS_MDDR1_PLL1_BIST_CTL_ADDR,m,v,HWIO_N_GCCMS_MDDR1_PLL1_BIST_CTL_IN)
#define HWIO_N_GCCMS_MDDR1_PLL1_BIST_CTL_RESERBED_BITS31_12_BMSK                                   0xfffff000
#define HWIO_N_GCCMS_MDDR1_PLL1_BIST_CTL_RESERBED_BITS31_12_SHFT                                          0xc
#define HWIO_N_GCCMS_MDDR1_PLL1_BIST_CTL_BIST_CTL_BMSK                                                  0xfff
#define HWIO_N_GCCMS_MDDR1_PLL1_BIST_CTL_BIST_CTL_SHFT                                                    0x0

#define HWIO_N_GCCMS_MDDR2_PLL1_MODE_ADDR                                                          (N_GCCMS_REG_REG_BASE      + 0x00050000)
#define HWIO_N_GCCMS_MDDR2_PLL1_MODE_RMSK                                                          0xffffffff
#define HWIO_N_GCCMS_MDDR2_PLL1_MODE_IN          \
        in_dword_masked(HWIO_N_GCCMS_MDDR2_PLL1_MODE_ADDR, HWIO_N_GCCMS_MDDR2_PLL1_MODE_RMSK)
#define HWIO_N_GCCMS_MDDR2_PLL1_MODE_INM(m)      \
        in_dword_masked(HWIO_N_GCCMS_MDDR2_PLL1_MODE_ADDR, m)
#define HWIO_N_GCCMS_MDDR2_PLL1_MODE_OUT(v)      \
        out_dword(HWIO_N_GCCMS_MDDR2_PLL1_MODE_ADDR,v)
#define HWIO_N_GCCMS_MDDR2_PLL1_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_N_GCCMS_MDDR2_PLL1_MODE_ADDR,m,v,HWIO_N_GCCMS_MDDR2_PLL1_MODE_IN)
#define HWIO_N_GCCMS_MDDR2_PLL1_MODE_LOCK_DET_BMSK                                                 0x80000000
#define HWIO_N_GCCMS_MDDR2_PLL1_MODE_LOCK_DET_SHFT                                                       0x1f
#define HWIO_N_GCCMS_MDDR2_PLL1_MODE_UNDEFINED_30_25_BMSK                                          0x7e000000
#define HWIO_N_GCCMS_MDDR2_PLL1_MODE_UNDEFINED_30_25_SHFT                                                0x19
#define HWIO_N_GCCMS_MDDR2_PLL1_MODE_APC_PDN_BMSK                                                   0x1000000
#define HWIO_N_GCCMS_MDDR2_PLL1_MODE_APC_PDN_SHFT                                                        0x18
#define HWIO_N_GCCMS_MDDR2_PLL1_MODE_UNDEFINED_23_4_BMSK                                             0xfffff0
#define HWIO_N_GCCMS_MDDR2_PLL1_MODE_UNDEFINED_23_4_SHFT                                                  0x4
#define HWIO_N_GCCMS_MDDR2_PLL1_MODE_PLLTEST_BMSK                                                         0x8
#define HWIO_N_GCCMS_MDDR2_PLL1_MODE_PLLTEST_SHFT                                                         0x3
#define HWIO_N_GCCMS_MDDR2_PLL1_MODE_RESET_N_BMSK                                                         0x4
#define HWIO_N_GCCMS_MDDR2_PLL1_MODE_RESET_N_SHFT                                                         0x2
#define HWIO_N_GCCMS_MDDR2_PLL1_MODE_BYPASSNL_BMSK                                                        0x2
#define HWIO_N_GCCMS_MDDR2_PLL1_MODE_BYPASSNL_SHFT                                                        0x1
#define HWIO_N_GCCMS_MDDR2_PLL1_MODE_OUTCTRL_BMSK                                                         0x1
#define HWIO_N_GCCMS_MDDR2_PLL1_MODE_OUTCTRL_SHFT                                                         0x0

#define HWIO_N_GCCMS_MDDR2_PLL1_L_VAL_ADDR                                                         (N_GCCMS_REG_REG_BASE      + 0x00050008)
#define HWIO_N_GCCMS_MDDR2_PLL1_L_VAL_RMSK                                                         0xffffffff
#define HWIO_N_GCCMS_MDDR2_PLL1_L_VAL_IN          \
        in_dword_masked(HWIO_N_GCCMS_MDDR2_PLL1_L_VAL_ADDR, HWIO_N_GCCMS_MDDR2_PLL1_L_VAL_RMSK)
#define HWIO_N_GCCMS_MDDR2_PLL1_L_VAL_INM(m)      \
        in_dword_masked(HWIO_N_GCCMS_MDDR2_PLL1_L_VAL_ADDR, m)
#define HWIO_N_GCCMS_MDDR2_PLL1_L_VAL_OUT(v)      \
        out_dword(HWIO_N_GCCMS_MDDR2_PLL1_L_VAL_ADDR,v)
#define HWIO_N_GCCMS_MDDR2_PLL1_L_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_N_GCCMS_MDDR2_PLL1_L_VAL_ADDR,m,v,HWIO_N_GCCMS_MDDR2_PLL1_L_VAL_IN)
#define HWIO_N_GCCMS_MDDR2_PLL1_L_VAL_UNDEFINED_31_8_BMSK                                          0xffffff00
#define HWIO_N_GCCMS_MDDR2_PLL1_L_VAL_UNDEFINED_31_8_SHFT                                                 0x8
#define HWIO_N_GCCMS_MDDR2_PLL1_L_VAL_L_VAL_BMSK                                                         0xff
#define HWIO_N_GCCMS_MDDR2_PLL1_L_VAL_L_VAL_SHFT                                                          0x0

#define HWIO_N_GCCMS_MDDR2_PLL1_ALPHA_VAL_ADDR                                                     (N_GCCMS_REG_REG_BASE      + 0x00050010)
#define HWIO_N_GCCMS_MDDR2_PLL1_ALPHA_VAL_RMSK                                                     0xffffffff
#define HWIO_N_GCCMS_MDDR2_PLL1_ALPHA_VAL_IN          \
        in_dword_masked(HWIO_N_GCCMS_MDDR2_PLL1_ALPHA_VAL_ADDR, HWIO_N_GCCMS_MDDR2_PLL1_ALPHA_VAL_RMSK)
#define HWIO_N_GCCMS_MDDR2_PLL1_ALPHA_VAL_INM(m)      \
        in_dword_masked(HWIO_N_GCCMS_MDDR2_PLL1_ALPHA_VAL_ADDR, m)
#define HWIO_N_GCCMS_MDDR2_PLL1_ALPHA_VAL_OUT(v)      \
        out_dword(HWIO_N_GCCMS_MDDR2_PLL1_ALPHA_VAL_ADDR,v)
#define HWIO_N_GCCMS_MDDR2_PLL1_ALPHA_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_N_GCCMS_MDDR2_PLL1_ALPHA_VAL_ADDR,m,v,HWIO_N_GCCMS_MDDR2_PLL1_ALPHA_VAL_IN)
#define HWIO_N_GCCMS_MDDR2_PLL1_ALPHA_VAL_UNDEFINED_31_16_BMSK                                     0xffff0000
#define HWIO_N_GCCMS_MDDR2_PLL1_ALPHA_VAL_UNDEFINED_31_16_SHFT                                           0x10
#define HWIO_N_GCCMS_MDDR2_PLL1_ALPHA_VAL_ALPHA_VAL_BMSK                                               0xffff
#define HWIO_N_GCCMS_MDDR2_PLL1_ALPHA_VAL_ALPHA_VAL_SHFT                                                  0x0

#define HWIO_N_GCCMS_MDDR2_PLL1_USER_CTL_ADDR                                                      (N_GCCMS_REG_REG_BASE      + 0x00050018)
#define HWIO_N_GCCMS_MDDR2_PLL1_USER_CTL_RMSK                                                      0xffffffff
#define HWIO_N_GCCMS_MDDR2_PLL1_USER_CTL_IN          \
        in_dword_masked(HWIO_N_GCCMS_MDDR2_PLL1_USER_CTL_ADDR, HWIO_N_GCCMS_MDDR2_PLL1_USER_CTL_RMSK)
#define HWIO_N_GCCMS_MDDR2_PLL1_USER_CTL_INM(m)      \
        in_dword_masked(HWIO_N_GCCMS_MDDR2_PLL1_USER_CTL_ADDR, m)
#define HWIO_N_GCCMS_MDDR2_PLL1_USER_CTL_OUT(v)      \
        out_dword(HWIO_N_GCCMS_MDDR2_PLL1_USER_CTL_ADDR,v)
#define HWIO_N_GCCMS_MDDR2_PLL1_USER_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_N_GCCMS_MDDR2_PLL1_USER_CTL_ADDR,m,v,HWIO_N_GCCMS_MDDR2_PLL1_USER_CTL_IN)
#define HWIO_N_GCCMS_MDDR2_PLL1_USER_CTL_SPARE_BITS31_28_BMSK                                      0xf0000000
#define HWIO_N_GCCMS_MDDR2_PLL1_USER_CTL_SPARE_BITS31_28_SHFT                                            0x1c
#define HWIO_N_GCCMS_MDDR2_PLL1_USER_CTL_SSC_EN_BMSK                                                0x8000000
#define HWIO_N_GCCMS_MDDR2_PLL1_USER_CTL_SSC_EN_SHFT                                                     0x1b
#define HWIO_N_GCCMS_MDDR2_PLL1_USER_CTL_SPARE_BIT26_BMSK                                           0x4000000
#define HWIO_N_GCCMS_MDDR2_PLL1_USER_CTL_SPARE_BIT26_SHFT                                                0x1a
#define HWIO_N_GCCMS_MDDR2_PLL1_USER_CTL_ALPHA_MODE_BMSK                                            0x2000000
#define HWIO_N_GCCMS_MDDR2_PLL1_USER_CTL_ALPHA_MODE_SHFT                                                 0x19
#define HWIO_N_GCCMS_MDDR2_PLL1_USER_CTL_MN_EN_BMSK                                                 0x1000000
#define HWIO_N_GCCMS_MDDR2_PLL1_USER_CTL_MN_EN_SHFT                                                      0x18
#define HWIO_N_GCCMS_MDDR2_PLL1_USER_CTL_SPARE_BITS23_21_BMSK                                        0xe00000
#define HWIO_N_GCCMS_MDDR2_PLL1_USER_CTL_SPARE_BITS23_21_SHFT                                            0x15
#define HWIO_N_GCCMS_MDDR2_PLL1_USER_CTL_DCO_POST_DIV2_BMSK                                          0x100000
#define HWIO_N_GCCMS_MDDR2_PLL1_USER_CTL_DCO_POST_DIV2_SHFT                                              0x14
#define HWIO_N_GCCMS_MDDR2_PLL1_USER_CTL_SPARE_BITS19_13_BMSK                                         0xfe000
#define HWIO_N_GCCMS_MDDR2_PLL1_USER_CTL_SPARE_BITS19_13_SHFT                                             0xd
#define HWIO_N_GCCMS_MDDR2_PLL1_USER_CTL_PREDIV2_EN_BMSK                                               0x1000
#define HWIO_N_GCCMS_MDDR2_PLL1_USER_CTL_PREDIV2_EN_SHFT                                                  0xc
#define HWIO_N_GCCMS_MDDR2_PLL1_USER_CTL_SPARE_BITS11_10_BMSK                                           0xc00
#define HWIO_N_GCCMS_MDDR2_PLL1_USER_CTL_SPARE_BITS11_10_SHFT                                             0xa
#define HWIO_N_GCCMS_MDDR2_PLL1_USER_CTL_POSTDIV_CTL_BMSK                                               0x300
#define HWIO_N_GCCMS_MDDR2_PLL1_USER_CTL_POSTDIV_CTL_SHFT                                                 0x8
#define HWIO_N_GCCMS_MDDR2_PLL1_USER_CTL_INV_OUTPUT_BMSK                                                 0x80
#define HWIO_N_GCCMS_MDDR2_PLL1_USER_CTL_INV_OUTPUT_SHFT                                                  0x7
#define HWIO_N_GCCMS_MDDR2_PLL1_USER_CTL_SPARE_BITS_6_5_BMSK                                             0x60
#define HWIO_N_GCCMS_MDDR2_PLL1_USER_CTL_SPARE_BITS_6_5_SHFT                                              0x5
#define HWIO_N_GCCMS_MDDR2_PLL1_USER_CTL_LVTEST_EN_BMSK                                                  0x10
#define HWIO_N_GCCMS_MDDR2_PLL1_USER_CTL_LVTEST_EN_SHFT                                                   0x4
#define HWIO_N_GCCMS_MDDR2_PLL1_USER_CTL_LVEARLY_EN_BMSK                                                  0x8
#define HWIO_N_GCCMS_MDDR2_PLL1_USER_CTL_LVEARLY_EN_SHFT                                                  0x3
#define HWIO_N_GCCMS_MDDR2_PLL1_USER_CTL_LVAUX2_EN_BMSK                                                   0x4
#define HWIO_N_GCCMS_MDDR2_PLL1_USER_CTL_LVAUX2_EN_SHFT                                                   0x2
#define HWIO_N_GCCMS_MDDR2_PLL1_USER_CTL_LVAUX_EN_BMSK                                                    0x2
#define HWIO_N_GCCMS_MDDR2_PLL1_USER_CTL_LVAUX_EN_SHFT                                                    0x1
#define HWIO_N_GCCMS_MDDR2_PLL1_USER_CTL_LVMAIN_EN_BMSK                                                   0x1
#define HWIO_N_GCCMS_MDDR2_PLL1_USER_CTL_LVMAIN_EN_SHFT                                                   0x0

#define HWIO_N_GCCMS_MDDR2_PLL1_CONFIG_CTL_LO_ADDR                                                 (N_GCCMS_REG_REG_BASE      + 0x00050020)
#define HWIO_N_GCCMS_MDDR2_PLL1_CONFIG_CTL_LO_RMSK                                                 0xffbfffff
#define HWIO_N_GCCMS_MDDR2_PLL1_CONFIG_CTL_LO_IN          \
        in_dword_masked(HWIO_N_GCCMS_MDDR2_PLL1_CONFIG_CTL_LO_ADDR, HWIO_N_GCCMS_MDDR2_PLL1_CONFIG_CTL_LO_RMSK)
#define HWIO_N_GCCMS_MDDR2_PLL1_CONFIG_CTL_LO_INM(m)      \
        in_dword_masked(HWIO_N_GCCMS_MDDR2_PLL1_CONFIG_CTL_LO_ADDR, m)
#define HWIO_N_GCCMS_MDDR2_PLL1_CONFIG_CTL_LO_OUT(v)      \
        out_dword(HWIO_N_GCCMS_MDDR2_PLL1_CONFIG_CTL_LO_ADDR,v)
#define HWIO_N_GCCMS_MDDR2_PLL1_CONFIG_CTL_LO_OUTM(m,v) \
        out_dword_masked_ns(HWIO_N_GCCMS_MDDR2_PLL1_CONFIG_CTL_LO_ADDR,m,v,HWIO_N_GCCMS_MDDR2_PLL1_CONFIG_CTL_LO_IN)
#define HWIO_N_GCCMS_MDDR2_PLL1_CONFIG_CTL_LO_COMM_MODE_BMSK                                       0xc0000000
#define HWIO_N_GCCMS_MDDR2_PLL1_CONFIG_CTL_LO_COMM_MODE_SHFT                                             0x1e
#define HWIO_N_GCCMS_MDDR2_PLL1_CONFIG_CTL_LO_SAR_REF_BMSK                                         0x30000000
#define HWIO_N_GCCMS_MDDR2_PLL1_CONFIG_CTL_LO_SAR_REF_SHFT                                               0x1c
#define HWIO_N_GCCMS_MDDR2_PLL1_CONFIG_CTL_LO_SAR_DEL_BMSK                                          0x8000000
#define HWIO_N_GCCMS_MDDR2_PLL1_CONFIG_CTL_LO_SAR_DEL_SHFT                                               0x1b
#define HWIO_N_GCCMS_MDDR2_PLL1_CONFIG_CTL_LO_ICP_REF_SEL_BMSK                                      0x4000000
#define HWIO_N_GCCMS_MDDR2_PLL1_CONFIG_CTL_LO_ICP_REF_SEL_SHFT                                           0x1a
#define HWIO_N_GCCMS_MDDR2_PLL1_CONFIG_CTL_LO_REF_TRIM_BMSK                                         0x3800000
#define HWIO_N_GCCMS_MDDR2_PLL1_CONFIG_CTL_LO_REF_TRIM_SHFT                                              0x17
#define HWIO_N_GCCMS_MDDR2_PLL1_CONFIG_CTL_LO_FBC_ALPHA_CAL_SEL_BMSK                                 0x300000
#define HWIO_N_GCCMS_MDDR2_PLL1_CONFIG_CTL_LO_FBC_ALPHA_CAL_SEL_SHFT                                     0x14
#define HWIO_N_GCCMS_MDDR2_PLL1_CONFIG_CTL_LO_BBC_BETA_CAL_SEL_BMSK                                   0xc0000
#define HWIO_N_GCCMS_MDDR2_PLL1_CONFIG_CTL_LO_BBC_BETA_CAL_SEL_SHFT                                      0x12
#define HWIO_N_GCCMS_MDDR2_PLL1_CONFIG_CTL_LO_BBC_DOUBLET_LEN_SEL_BMSK                                0x30000
#define HWIO_N_GCCMS_MDDR2_PLL1_CONFIG_CTL_LO_BBC_DOUBLET_LEN_SEL_SHFT                                   0x10
#define HWIO_N_GCCMS_MDDR2_PLL1_CONFIG_CTL_LO_BBC_UPDATE_LEN_SEL_BMSK                                  0xc000
#define HWIO_N_GCCMS_MDDR2_PLL1_CONFIG_CTL_LO_BBC_UPDATE_LEN_SEL_SHFT                                     0xe
#define HWIO_N_GCCMS_MDDR2_PLL1_CONFIG_CTL_LO_P_FFA_SEL_BMSK                                           0x3c00
#define HWIO_N_GCCMS_MDDR2_PLL1_CONFIG_CTL_LO_P_FFA_SEL_SHFT                                              0xa
#define HWIO_N_GCCMS_MDDR2_PLL1_CONFIG_CTL_LO_K_P_TM_SEL_BMSK                                           0x300
#define HWIO_N_GCCMS_MDDR2_PLL1_CONFIG_CTL_LO_K_P_TM_SEL_SHFT                                             0x8
#define HWIO_N_GCCMS_MDDR2_PLL1_CONFIG_CTL_LO_K_I_TM_SEL_BMSK                                            0xc0
#define HWIO_N_GCCMS_MDDR2_PLL1_CONFIG_CTL_LO_K_I_TM_SEL_SHFT                                             0x6
#define HWIO_N_GCCMS_MDDR2_PLL1_CONFIG_CTL_LO_K_P_FFA_SEL_BMSK                                           0x30
#define HWIO_N_GCCMS_MDDR2_PLL1_CONFIG_CTL_LO_K_P_FFA_SEL_SHFT                                            0x4
#define HWIO_N_GCCMS_MDDR2_PLL1_CONFIG_CTL_LO_K_I_FFA_SEL_BMSK                                            0xc
#define HWIO_N_GCCMS_MDDR2_PLL1_CONFIG_CTL_LO_K_I_FFA_SEL_SHFT                                            0x2
#define HWIO_N_GCCMS_MDDR2_PLL1_CONFIG_CTL_LO_PFD_DZSEL_BMSK                                              0x3
#define HWIO_N_GCCMS_MDDR2_PLL1_CONFIG_CTL_LO_PFD_DZSEL_SHFT                                              0x0

#define HWIO_N_GCCMS_MDDR2_PLL1_CONFIG_CTL_HI_ADDR                                                 (N_GCCMS_REG_REG_BASE      + 0x00050024)
#define HWIO_N_GCCMS_MDDR2_PLL1_CONFIG_CTL_HI_RMSK                                                 0xfffffbff
#define HWIO_N_GCCMS_MDDR2_PLL1_CONFIG_CTL_HI_IN          \
        in_dword_masked(HWIO_N_GCCMS_MDDR2_PLL1_CONFIG_CTL_HI_ADDR, HWIO_N_GCCMS_MDDR2_PLL1_CONFIG_CTL_HI_RMSK)
#define HWIO_N_GCCMS_MDDR2_PLL1_CONFIG_CTL_HI_INM(m)      \
        in_dword_masked(HWIO_N_GCCMS_MDDR2_PLL1_CONFIG_CTL_HI_ADDR, m)
#define HWIO_N_GCCMS_MDDR2_PLL1_CONFIG_CTL_HI_OUT(v)      \
        out_dword(HWIO_N_GCCMS_MDDR2_PLL1_CONFIG_CTL_HI_ADDR,v)
#define HWIO_N_GCCMS_MDDR2_PLL1_CONFIG_CTL_HI_OUTM(m,v) \
        out_dword_masked_ns(HWIO_N_GCCMS_MDDR2_PLL1_CONFIG_CTL_HI_ADDR,m,v,HWIO_N_GCCMS_MDDR2_PLL1_CONFIG_CTL_HI_IN)
#define HWIO_N_GCCMS_MDDR2_PLL1_CONFIG_CTL_HI_RSV_BMSK                                             0xffffe000
#define HWIO_N_GCCMS_MDDR2_PLL1_CONFIG_CTL_HI_RSV_SHFT                                                    0xd
#define HWIO_N_GCCMS_MDDR2_PLL1_CONFIG_CTL_HI_DUTY_CYCLE_CTRL_OVERRIDE_BMSK                            0x1000
#define HWIO_N_GCCMS_MDDR2_PLL1_CONFIG_CTL_HI_DUTY_CYCLE_CTRL_OVERRIDE_SHFT                               0xc
#define HWIO_N_GCCMS_MDDR2_PLL1_CONFIG_CTL_HI_CFA_GLITCH_DETECT_BYPASS_BMSK                             0x800
#define HWIO_N_GCCMS_MDDR2_PLL1_CONFIG_CTL_HI_CFA_GLITCH_DETECT_BYPASS_SHFT                               0xb
#define HWIO_N_GCCMS_MDDR2_PLL1_CONFIG_CTL_HI_DUTY_CYCLE_ADJ_BMSK                                       0x3c0
#define HWIO_N_GCCMS_MDDR2_PLL1_CONFIG_CTL_HI_DUTY_CYCLE_ADJ_SHFT                                         0x6
#define HWIO_N_GCCMS_MDDR2_PLL1_CONFIG_CTL_HI_DUTY_CYCLE_EN_BMSK                                         0x20
#define HWIO_N_GCCMS_MDDR2_PLL1_CONFIG_CTL_HI_DUTY_CYCLE_EN_SHFT                                          0x5
#define HWIO_N_GCCMS_MDDR2_PLL1_CONFIG_CTL_HI_DROOP_EN_DLY_BMSK                                          0x18
#define HWIO_N_GCCMS_MDDR2_PLL1_CONFIG_CTL_HI_DROOP_EN_DLY_SHFT                                           0x3
#define HWIO_N_GCCMS_MDDR2_PLL1_CONFIG_CTL_HI_ENABLE_LOW_JITTER_MODE_BMSK                                 0x4
#define HWIO_N_GCCMS_MDDR2_PLL1_CONFIG_CTL_HI_ENABLE_LOW_JITTER_MODE_SHFT                                 0x2
#define HWIO_N_GCCMS_MDDR2_PLL1_CONFIG_CTL_HI_CHARGE_PUMP_REF_ADJ_BMSK                                    0x3
#define HWIO_N_GCCMS_MDDR2_PLL1_CONFIG_CTL_HI_CHARGE_PUMP_REF_ADJ_SHFT                                    0x0

#define HWIO_N_GCCMS_MDDR2_PLL1_STATUS_ADDR                                                        (N_GCCMS_REG_REG_BASE      + 0x00050028)
#define HWIO_N_GCCMS_MDDR2_PLL1_STATUS_RMSK                                                        0xffffffff
#define HWIO_N_GCCMS_MDDR2_PLL1_STATUS_IN          \
        in_dword_masked(HWIO_N_GCCMS_MDDR2_PLL1_STATUS_ADDR, HWIO_N_GCCMS_MDDR2_PLL1_STATUS_RMSK)
#define HWIO_N_GCCMS_MDDR2_PLL1_STATUS_INM(m)      \
        in_dword_masked(HWIO_N_GCCMS_MDDR2_PLL1_STATUS_ADDR, m)
#define HWIO_N_GCCMS_MDDR2_PLL1_STATUS_STATUS_BMSK                                                 0xffffffff
#define HWIO_N_GCCMS_MDDR2_PLL1_STATUS_STATUS_SHFT                                                        0x0

#define HWIO_N_GCCMS_MDDR2_PLL1_TEST_CTL_LO_ADDR                                                   (N_GCCMS_REG_REG_BASE      + 0x00050030)
#define HWIO_N_GCCMS_MDDR2_PLL1_TEST_CTL_LO_RMSK                                                   0xfffff7ff
#define HWIO_N_GCCMS_MDDR2_PLL1_TEST_CTL_LO_IN          \
        in_dword_masked(HWIO_N_GCCMS_MDDR2_PLL1_TEST_CTL_LO_ADDR, HWIO_N_GCCMS_MDDR2_PLL1_TEST_CTL_LO_RMSK)
#define HWIO_N_GCCMS_MDDR2_PLL1_TEST_CTL_LO_INM(m)      \
        in_dword_masked(HWIO_N_GCCMS_MDDR2_PLL1_TEST_CTL_LO_ADDR, m)
#define HWIO_N_GCCMS_MDDR2_PLL1_TEST_CTL_LO_OUT(v)      \
        out_dword(HWIO_N_GCCMS_MDDR2_PLL1_TEST_CTL_LO_ADDR,v)
#define HWIO_N_GCCMS_MDDR2_PLL1_TEST_CTL_LO_OUTM(m,v) \
        out_dword_masked_ns(HWIO_N_GCCMS_MDDR2_PLL1_TEST_CTL_LO_ADDR,m,v,HWIO_N_GCCMS_MDDR2_PLL1_TEST_CTL_LO_IN)
#define HWIO_N_GCCMS_MDDR2_PLL1_TEST_CTL_LO_D_FINE_OVERRIDE_VALUE_0_BMSK                           0xe0000000
#define HWIO_N_GCCMS_MDDR2_PLL1_TEST_CTL_LO_D_FINE_OVERRIDE_VALUE_0_SHFT                                 0x1d
#define HWIO_N_GCCMS_MDDR2_PLL1_TEST_CTL_LO_LOCK_THRESHOLD_SEL_D_FINE_OVERRIDE_VAL_BMSK            0x18000000
#define HWIO_N_GCCMS_MDDR2_PLL1_TEST_CTL_LO_LOCK_THRESHOLD_SEL_D_FINE_OVERRIDE_VAL_SHFT                  0x1b
#define HWIO_N_GCCMS_MDDR2_PLL1_TEST_CTL_LO_LOCK_FAILURE_TIMEOUT_D_FINE_OVERRIDE_VAL_BMSK           0x4000000
#define HWIO_N_GCCMS_MDDR2_PLL1_TEST_CTL_LO_LOCK_FAILURE_TIMEOUT_D_FINE_OVERRIDE_VAL_SHFT                0x1a
#define HWIO_N_GCCMS_MDDR2_PLL1_TEST_CTL_LO_D_FINE_OVERRIDE_BMSK                                    0x2000000
#define HWIO_N_GCCMS_MDDR2_PLL1_TEST_CTL_LO_D_FINE_OVERRIDE_SHFT                                         0x19
#define HWIO_N_GCCMS_MDDR2_PLL1_TEST_CTL_LO_G_BWC_OVERRIDE_VALUE_BMSK                               0x1fc0000
#define HWIO_N_GCCMS_MDDR2_PLL1_TEST_CTL_LO_G_BWC_OVERRIDE_VALUE_SHFT                                    0x12
#define HWIO_N_GCCMS_MDDR2_PLL1_TEST_CTL_LO_G_BWC_OVERRIDE_BMSK                                       0x20000
#define HWIO_N_GCCMS_MDDR2_PLL1_TEST_CTL_LO_G_BWC_OVERRIDE_SHFT                                          0x11
#define HWIO_N_GCCMS_MDDR2_PLL1_TEST_CTL_LO_STAY_IN_CFA_BMSK                                          0x10000
#define HWIO_N_GCCMS_MDDR2_PLL1_TEST_CTL_LO_STAY_IN_CFA_SHFT                                             0x10
#define HWIO_N_GCCMS_MDDR2_PLL1_TEST_CTL_LO_SKIP_FFA_BMSK                                              0x8000
#define HWIO_N_GCCMS_MDDR2_PLL1_TEST_CTL_LO_SKIP_FFA_SHFT                                                 0xf
#define HWIO_N_GCCMS_MDDR2_PLL1_TEST_CTL_LO_SKIP_CFA_BMSK                                              0x4000
#define HWIO_N_GCCMS_MDDR2_PLL1_TEST_CTL_LO_SKIP_CFA_SHFT                                                 0xe
#define HWIO_N_GCCMS_MDDR2_PLL1_TEST_CTL_LO_RESET_FFA_TM_ACCUM_BMSK                                    0x2000
#define HWIO_N_GCCMS_MDDR2_PLL1_TEST_CTL_LO_RESET_FFA_TM_ACCUM_SHFT                                       0xd
#define HWIO_N_GCCMS_MDDR2_PLL1_TEST_CTL_LO_RESET_CFA_ACCUM_BMSK                                       0x1000
#define HWIO_N_GCCMS_MDDR2_PLL1_TEST_CTL_LO_RESET_CFA_ACCUM_SHFT                                          0xc
#define HWIO_N_GCCMS_MDDR2_PLL1_TEST_CTL_LO_DISABLE_LFSR_BMSK                                           0x400
#define HWIO_N_GCCMS_MDDR2_PLL1_TEST_CTL_LO_DISABLE_LFSR_SHFT                                             0xa
#define HWIO_N_GCCMS_MDDR2_PLL1_TEST_CTL_LO_ENABLE_BBC_BMSK                                             0x200
#define HWIO_N_GCCMS_MDDR2_PLL1_TEST_CTL_LO_ENABLE_BBC_SHFT                                               0x9
#define HWIO_N_GCCMS_MDDR2_PLL1_TEST_CTL_LO_PLL_STATUS_SEL_BMSK                                         0x1c0
#define HWIO_N_GCCMS_MDDR2_PLL1_TEST_CTL_LO_PLL_STATUS_SEL_SHFT                                           0x6
#define HWIO_N_GCCMS_MDDR2_PLL1_TEST_CTL_LO_DTEST_SEL_BMSK                                               0x20
#define HWIO_N_GCCMS_MDDR2_PLL1_TEST_CTL_LO_DTEST_SEL_SHFT                                                0x5
#define HWIO_N_GCCMS_MDDR2_PLL1_TEST_CTL_LO_BYP_TESTAMP_BMSK                                             0x10
#define HWIO_N_GCCMS_MDDR2_PLL1_TEST_CTL_LO_BYP_TESTAMP_SHFT                                              0x4
#define HWIO_N_GCCMS_MDDR2_PLL1_TEST_CTL_LO_ATEST1_SEL_NMOSC_CFG_BMSK                                     0x8
#define HWIO_N_GCCMS_MDDR2_PLL1_TEST_CTL_LO_ATEST1_SEL_NMOSC_CFG_SHFT                                     0x3
#define HWIO_N_GCCMS_MDDR2_PLL1_TEST_CTL_LO_ATEST0_SEL_NMOSC_CFG_BMSK                                     0x4
#define HWIO_N_GCCMS_MDDR2_PLL1_TEST_CTL_LO_ATEST0_SEL_NMOSC_CFG_SHFT                                     0x2
#define HWIO_N_GCCMS_MDDR2_PLL1_TEST_CTL_LO_ATEST1_EN_BMSK                                                0x2
#define HWIO_N_GCCMS_MDDR2_PLL1_TEST_CTL_LO_ATEST1_EN_SHFT                                                0x1
#define HWIO_N_GCCMS_MDDR2_PLL1_TEST_CTL_LO_ATEST0_EN_BMSK                                                0x1
#define HWIO_N_GCCMS_MDDR2_PLL1_TEST_CTL_LO_ATEST0_EN_SHFT                                                0x0

#define HWIO_N_GCCMS_MDDR2_PLL1_TEST_CTL_HI_ADDR                                                   (N_GCCMS_REG_REG_BASE      + 0x00050034)
#define HWIO_N_GCCMS_MDDR2_PLL1_TEST_CTL_HI_RMSK                                                   0xffffffff
#define HWIO_N_GCCMS_MDDR2_PLL1_TEST_CTL_HI_IN          \
        in_dword_masked(HWIO_N_GCCMS_MDDR2_PLL1_TEST_CTL_HI_ADDR, HWIO_N_GCCMS_MDDR2_PLL1_TEST_CTL_HI_RMSK)
#define HWIO_N_GCCMS_MDDR2_PLL1_TEST_CTL_HI_INM(m)      \
        in_dword_masked(HWIO_N_GCCMS_MDDR2_PLL1_TEST_CTL_HI_ADDR, m)
#define HWIO_N_GCCMS_MDDR2_PLL1_TEST_CTL_HI_OUT(v)      \
        out_dword(HWIO_N_GCCMS_MDDR2_PLL1_TEST_CTL_HI_ADDR,v)
#define HWIO_N_GCCMS_MDDR2_PLL1_TEST_CTL_HI_OUTM(m,v) \
        out_dword_masked_ns(HWIO_N_GCCMS_MDDR2_PLL1_TEST_CTL_HI_ADDR,m,v,HWIO_N_GCCMS_MDDR2_PLL1_TEST_CTL_HI_IN)
#define HWIO_N_GCCMS_MDDR2_PLL1_TEST_CTL_HI_FLIPY_BMSK                                             0x80000000
#define HWIO_N_GCCMS_MDDR2_PLL1_TEST_CTL_HI_FLIPY_SHFT                                                   0x1f
#define HWIO_N_GCCMS_MDDR2_PLL1_TEST_CTL_HI_CHARGE_PUMP_POWER_DOWN_BMSK                            0x40000000
#define HWIO_N_GCCMS_MDDR2_PLL1_TEST_CTL_HI_CHARGE_PUMP_POWER_DOWN_SHFT                                  0x1e
#define HWIO_N_GCCMS_MDDR2_PLL1_TEST_CTL_HI_ENABLE_FBC_BMSK                                        0x20000000
#define HWIO_N_GCCMS_MDDR2_PLL1_TEST_CTL_HI_ENABLE_FBC_SHFT                                              0x1d
#define HWIO_N_GCCMS_MDDR2_PLL1_TEST_CTL_HI_PTUNE_OVERRIDE_VALUE_BMSK                              0x1c000000
#define HWIO_N_GCCMS_MDDR2_PLL1_TEST_CTL_HI_PTUNE_OVERRIDE_VALUE_SHFT                                    0x1a
#define HWIO_N_GCCMS_MDDR2_PLL1_TEST_CTL_HI_PTUNE_OVERRIDE_BMSK                                     0x2000000
#define HWIO_N_GCCMS_MDDR2_PLL1_TEST_CTL_HI_PTUNE_OVERRIDE_SHFT                                          0x19
#define HWIO_N_GCCMS_MDDR2_PLL1_TEST_CTL_HI_DIV_DC_SEL_BMSK                                         0x1000000
#define HWIO_N_GCCMS_MDDR2_PLL1_TEST_CTL_HI_DIV_DC_SEL_SHFT                                              0x18
#define HWIO_N_GCCMS_MDDR2_PLL1_TEST_CTL_HI_SSC_MODE_NGEN_CFG_BMSK                                   0x800000
#define HWIO_N_GCCMS_MDDR2_PLL1_TEST_CTL_HI_SSC_MODE_NGEN_CFG_SHFT                                       0x17
#define HWIO_N_GCCMS_MDDR2_PLL1_TEST_CTL_HI_NGEN_CFG_BMSK                                            0x400000
#define HWIO_N_GCCMS_MDDR2_PLL1_TEST_CTL_HI_NGEN_CFG_SHFT                                                0x16
#define HWIO_N_GCCMS_MDDR2_PLL1_TEST_CTL_HI_NGEN_EN_BMSK                                             0x200000
#define HWIO_N_GCCMS_MDDR2_PLL1_TEST_CTL_HI_NGEN_EN_SHFT                                                 0x15
#define HWIO_N_GCCMS_MDDR2_PLL1_TEST_CTL_HI_CHARGE_PUMP_BIAS_BYPASS_BMSK                             0x100000
#define HWIO_N_GCCMS_MDDR2_PLL1_TEST_CTL_HI_CHARGE_PUMP_BIAS_BYPASS_SHFT                                 0x14
#define HWIO_N_GCCMS_MDDR2_PLL1_TEST_CTL_HI_ENABLE_DEM_IN_DCO_DAC_BMSK                                0x80000
#define HWIO_N_GCCMS_MDDR2_PLL1_TEST_CTL_HI_ENABLE_DEM_IN_DCO_DAC_SHFT                                   0x13
#define HWIO_N_GCCMS_MDDR2_PLL1_TEST_CTL_HI_NMOSC_EN_BMSK                                             0x40000
#define HWIO_N_GCCMS_MDDR2_PLL1_TEST_CTL_HI_NMOSC_EN_SHFT                                                0x12
#define HWIO_N_GCCMS_MDDR2_PLL1_TEST_CTL_HI_LV_TEST_SEL_BMSK                                          0x20000
#define HWIO_N_GCCMS_MDDR2_PLL1_TEST_CTL_HI_LV_TEST_SEL_SHFT                                             0x11
#define HWIO_N_GCCMS_MDDR2_PLL1_TEST_CTL_HI_SHMOO_EN_BMSK                                             0x10000
#define HWIO_N_GCCMS_MDDR2_PLL1_TEST_CTL_HI_SHMOO_EN_SHFT                                                0x10
#define HWIO_N_GCCMS_MDDR2_PLL1_TEST_CTL_HI_ADC_TEST_CLK_SEL_BMSK                                      0x8000
#define HWIO_N_GCCMS_MDDR2_PLL1_TEST_CTL_HI_ADC_TEST_CLK_SEL_SHFT                                         0xf
#define HWIO_N_GCCMS_MDDR2_PLL1_TEST_CTL_HI_SEL_GLITCH_FILTER_IN_CTUNE_PATH_BMSK                       0x4000
#define HWIO_N_GCCMS_MDDR2_PLL1_TEST_CTL_HI_SEL_GLITCH_FILTER_IN_CTUNE_PATH_SHFT                          0xe
#define HWIO_N_GCCMS_MDDR2_PLL1_TEST_CTL_HI_D_EXT_SEL_BMSK                                             0x2000
#define HWIO_N_GCCMS_MDDR2_PLL1_TEST_CTL_HI_D_EXT_SEL_SHFT                                                0xd
#define HWIO_N_GCCMS_MDDR2_PLL1_TEST_CTL_HI_D_EXT_VAL_BMSK                                             0x1ff0
#define HWIO_N_GCCMS_MDDR2_PLL1_TEST_CTL_HI_D_EXT_VAL_SHFT                                                0x4
#define HWIO_N_GCCMS_MDDR2_PLL1_TEST_CTL_HI_ENTER_OLC_MODE_SEL_BMSK                                       0x8
#define HWIO_N_GCCMS_MDDR2_PLL1_TEST_CTL_HI_ENTER_OLC_MODE_SEL_SHFT                                       0x3
#define HWIO_N_GCCMS_MDDR2_PLL1_TEST_CTL_HI_D_FINE_OVERRIDE_VALUE_1_BMSK                                  0x7
#define HWIO_N_GCCMS_MDDR2_PLL1_TEST_CTL_HI_D_FINE_OVERRIDE_VALUE_1_SHFT                                  0x0

#define HWIO_N_GCCMS_MDDR2_PLL1_SSC_DELTA_ALPHA_ADDR                                               (N_GCCMS_REG_REG_BASE      + 0x00050044)
#define HWIO_N_GCCMS_MDDR2_PLL1_SSC_DELTA_ALPHA_RMSK                                               0xffffffff
#define HWIO_N_GCCMS_MDDR2_PLL1_SSC_DELTA_ALPHA_IN          \
        in_dword_masked(HWIO_N_GCCMS_MDDR2_PLL1_SSC_DELTA_ALPHA_ADDR, HWIO_N_GCCMS_MDDR2_PLL1_SSC_DELTA_ALPHA_RMSK)
#define HWIO_N_GCCMS_MDDR2_PLL1_SSC_DELTA_ALPHA_INM(m)      \
        in_dword_masked(HWIO_N_GCCMS_MDDR2_PLL1_SSC_DELTA_ALPHA_ADDR, m)
#define HWIO_N_GCCMS_MDDR2_PLL1_SSC_DELTA_ALPHA_OUT(v)      \
        out_dword(HWIO_N_GCCMS_MDDR2_PLL1_SSC_DELTA_ALPHA_ADDR,v)
#define HWIO_N_GCCMS_MDDR2_PLL1_SSC_DELTA_ALPHA_OUTM(m,v) \
        out_dword_masked_ns(HWIO_N_GCCMS_MDDR2_PLL1_SSC_DELTA_ALPHA_ADDR,m,v,HWIO_N_GCCMS_MDDR2_PLL1_SSC_DELTA_ALPHA_IN)
#define HWIO_N_GCCMS_MDDR2_PLL1_SSC_DELTA_ALPHA_UNDEFINED_31_8_BMSK                                0xffffff00
#define HWIO_N_GCCMS_MDDR2_PLL1_SSC_DELTA_ALPHA_UNDEFINED_31_8_SHFT                                       0x8
#define HWIO_N_GCCMS_MDDR2_PLL1_SSC_DELTA_ALPHA_VAL_BMSK                                                 0xff
#define HWIO_N_GCCMS_MDDR2_PLL1_SSC_DELTA_ALPHA_VAL_SHFT                                                  0x0

#define HWIO_N_GCCMS_MDDR2_PLL1_SSC_UPDATE_RATE_ADDR                                               (N_GCCMS_REG_REG_BASE      + 0x00050050)
#define HWIO_N_GCCMS_MDDR2_PLL1_SSC_UPDATE_RATE_RMSK                                               0xffffffff
#define HWIO_N_GCCMS_MDDR2_PLL1_SSC_UPDATE_RATE_IN          \
        in_dword_masked(HWIO_N_GCCMS_MDDR2_PLL1_SSC_UPDATE_RATE_ADDR, HWIO_N_GCCMS_MDDR2_PLL1_SSC_UPDATE_RATE_RMSK)
#define HWIO_N_GCCMS_MDDR2_PLL1_SSC_UPDATE_RATE_INM(m)      \
        in_dword_masked(HWIO_N_GCCMS_MDDR2_PLL1_SSC_UPDATE_RATE_ADDR, m)
#define HWIO_N_GCCMS_MDDR2_PLL1_SSC_UPDATE_RATE_OUT(v)      \
        out_dword(HWIO_N_GCCMS_MDDR2_PLL1_SSC_UPDATE_RATE_ADDR,v)
#define HWIO_N_GCCMS_MDDR2_PLL1_SSC_UPDATE_RATE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_N_GCCMS_MDDR2_PLL1_SSC_UPDATE_RATE_ADDR,m,v,HWIO_N_GCCMS_MDDR2_PLL1_SSC_UPDATE_RATE_IN)
#define HWIO_N_GCCMS_MDDR2_PLL1_SSC_UPDATE_RATE_UNDEFINED_31_8_BMSK                                0xffffff00
#define HWIO_N_GCCMS_MDDR2_PLL1_SSC_UPDATE_RATE_UNDEFINED_31_8_SHFT                                       0x8
#define HWIO_N_GCCMS_MDDR2_PLL1_SSC_UPDATE_RATE_VAL_BMSK                                                 0xff
#define HWIO_N_GCCMS_MDDR2_PLL1_SSC_UPDATE_RATE_VAL_SHFT                                                  0x0

#define HWIO_N_GCCMS_MDDR2_PLL1_BIST_CTL_ADDR                                                      (N_GCCMS_REG_REG_BASE      + 0x00050054)
#define HWIO_N_GCCMS_MDDR2_PLL1_BIST_CTL_RMSK                                                      0xffffffff
#define HWIO_N_GCCMS_MDDR2_PLL1_BIST_CTL_IN          \
        in_dword_masked(HWIO_N_GCCMS_MDDR2_PLL1_BIST_CTL_ADDR, HWIO_N_GCCMS_MDDR2_PLL1_BIST_CTL_RMSK)
#define HWIO_N_GCCMS_MDDR2_PLL1_BIST_CTL_INM(m)      \
        in_dword_masked(HWIO_N_GCCMS_MDDR2_PLL1_BIST_CTL_ADDR, m)
#define HWIO_N_GCCMS_MDDR2_PLL1_BIST_CTL_OUT(v)      \
        out_dword(HWIO_N_GCCMS_MDDR2_PLL1_BIST_CTL_ADDR,v)
#define HWIO_N_GCCMS_MDDR2_PLL1_BIST_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_N_GCCMS_MDDR2_PLL1_BIST_CTL_ADDR,m,v,HWIO_N_GCCMS_MDDR2_PLL1_BIST_CTL_IN)
#define HWIO_N_GCCMS_MDDR2_PLL1_BIST_CTL_RESERBED_BITS31_12_BMSK                                   0xfffff000
#define HWIO_N_GCCMS_MDDR2_PLL1_BIST_CTL_RESERBED_BITS31_12_SHFT                                          0xc
#define HWIO_N_GCCMS_MDDR2_PLL1_BIST_CTL_BIST_CTL_BMSK                                                  0xfff
#define HWIO_N_GCCMS_MDDR2_PLL1_BIST_CTL_BIST_CTL_SHFT                                                    0x0

#define HWIO_N_GCCMS_AHB_CBCR_ADDR                                                                 (N_GCCMS_REG_REG_BASE      + 0x00080000)
#define HWIO_N_GCCMS_AHB_CBCR_RMSK                                                                 0x80000001
#define HWIO_N_GCCMS_AHB_CBCR_IN          \
        in_dword_masked(HWIO_N_GCCMS_AHB_CBCR_ADDR, HWIO_N_GCCMS_AHB_CBCR_RMSK)
#define HWIO_N_GCCMS_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_N_GCCMS_AHB_CBCR_ADDR, m)
#define HWIO_N_GCCMS_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_N_GCCMS_AHB_CBCR_ADDR,v)
#define HWIO_N_GCCMS_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_N_GCCMS_AHB_CBCR_ADDR,m,v,HWIO_N_GCCMS_AHB_CBCR_IN)
#define HWIO_N_GCCMS_AHB_CBCR_CLK_OFF_BMSK                                                         0x80000000
#define HWIO_N_GCCMS_AHB_CBCR_CLK_OFF_SHFT                                                               0x1f
#define HWIO_N_GCCMS_AHB_CBCR_CLK_ENABLE_BMSK                                                             0x1
#define HWIO_N_GCCMS_AHB_CBCR_CLK_ENABLE_SHFT                                                             0x0

#define HWIO_N_GCCMS_IM_SLEEP_CBCR_ADDR                                                            (N_GCCMS_REG_REG_BASE      + 0x00080004)
#define HWIO_N_GCCMS_IM_SLEEP_CBCR_RMSK                                                            0x80000001
#define HWIO_N_GCCMS_IM_SLEEP_CBCR_IN          \
        in_dword_masked(HWIO_N_GCCMS_IM_SLEEP_CBCR_ADDR, HWIO_N_GCCMS_IM_SLEEP_CBCR_RMSK)
#define HWIO_N_GCCMS_IM_SLEEP_CBCR_INM(m)      \
        in_dword_masked(HWIO_N_GCCMS_IM_SLEEP_CBCR_ADDR, m)
#define HWIO_N_GCCMS_IM_SLEEP_CBCR_OUT(v)      \
        out_dword(HWIO_N_GCCMS_IM_SLEEP_CBCR_ADDR,v)
#define HWIO_N_GCCMS_IM_SLEEP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_N_GCCMS_IM_SLEEP_CBCR_ADDR,m,v,HWIO_N_GCCMS_IM_SLEEP_CBCR_IN)
#define HWIO_N_GCCMS_IM_SLEEP_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_N_GCCMS_IM_SLEEP_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_N_GCCMS_IM_SLEEP_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_N_GCCMS_IM_SLEEP_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_N_GCCMS_XO_DIV4_CBCR_ADDR                                                             (N_GCCMS_REG_REG_BASE      + 0x00080008)
#define HWIO_N_GCCMS_XO_DIV4_CBCR_RMSK                                                             0x80000001
#define HWIO_N_GCCMS_XO_DIV4_CBCR_IN          \
        in_dword_masked(HWIO_N_GCCMS_XO_DIV4_CBCR_ADDR, HWIO_N_GCCMS_XO_DIV4_CBCR_RMSK)
#define HWIO_N_GCCMS_XO_DIV4_CBCR_INM(m)      \
        in_dword_masked(HWIO_N_GCCMS_XO_DIV4_CBCR_ADDR, m)
#define HWIO_N_GCCMS_XO_DIV4_CBCR_OUT(v)      \
        out_dword(HWIO_N_GCCMS_XO_DIV4_CBCR_ADDR,v)
#define HWIO_N_GCCMS_XO_DIV4_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_N_GCCMS_XO_DIV4_CBCR_ADDR,m,v,HWIO_N_GCCMS_XO_DIV4_CBCR_IN)
#define HWIO_N_GCCMS_XO_DIV4_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_N_GCCMS_XO_DIV4_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_N_GCCMS_XO_DIV4_CBCR_CLK_ENABLE_BMSK                                                         0x1
#define HWIO_N_GCCMS_XO_DIV4_CBCR_CLK_ENABLE_SHFT                                                         0x0

#define HWIO_N_GCCMS_MDDR_0_BCR_ADDR                                                               (N_GCCMS_REG_REG_BASE      + 0x000a0000)
#define HWIO_N_GCCMS_MDDR_0_BCR_RMSK                                                                      0x1
#define HWIO_N_GCCMS_MDDR_0_BCR_IN          \
        in_dword_masked(HWIO_N_GCCMS_MDDR_0_BCR_ADDR, HWIO_N_GCCMS_MDDR_0_BCR_RMSK)
#define HWIO_N_GCCMS_MDDR_0_BCR_INM(m)      \
        in_dword_masked(HWIO_N_GCCMS_MDDR_0_BCR_ADDR, m)
#define HWIO_N_GCCMS_MDDR_0_BCR_OUT(v)      \
        out_dword(HWIO_N_GCCMS_MDDR_0_BCR_ADDR,v)
#define HWIO_N_GCCMS_MDDR_0_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_N_GCCMS_MDDR_0_BCR_ADDR,m,v,HWIO_N_GCCMS_MDDR_0_BCR_IN)
#define HWIO_N_GCCMS_MDDR_0_BCR_BLK_ARES_BMSK                                                             0x1
#define HWIO_N_GCCMS_MDDR_0_BCR_BLK_ARES_SHFT                                                             0x0

#define HWIO_N_GCCMS_MDDR0_RESETR_ADDR                                                             (N_GCCMS_REG_REG_BASE      + 0x000a0014)
#define HWIO_N_GCCMS_MDDR0_RESETR_RMSK                                                                    0x7
#define HWIO_N_GCCMS_MDDR0_RESETR_IN          \
        in_dword_masked(HWIO_N_GCCMS_MDDR0_RESETR_ADDR, HWIO_N_GCCMS_MDDR0_RESETR_RMSK)
#define HWIO_N_GCCMS_MDDR0_RESETR_INM(m)      \
        in_dword_masked(HWIO_N_GCCMS_MDDR0_RESETR_ADDR, m)
#define HWIO_N_GCCMS_MDDR0_RESETR_OUT(v)      \
        out_dword(HWIO_N_GCCMS_MDDR0_RESETR_ADDR,v)
#define HWIO_N_GCCMS_MDDR0_RESETR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_N_GCCMS_MDDR0_RESETR_ADDR,m,v,HWIO_N_GCCMS_MDDR0_RESETR_IN)
#define HWIO_N_GCCMS_MDDR0_RESETR_CORE_ARES_BMSK                                                          0x4
#define HWIO_N_GCCMS_MDDR0_RESETR_CORE_ARES_SHFT                                                          0x2
#define HWIO_N_GCCMS_MDDR0_RESETR_APB_ARES_BMSK                                                           0x2
#define HWIO_N_GCCMS_MDDR0_RESETR_APB_ARES_SHFT                                                           0x1
#define HWIO_N_GCCMS_MDDR0_RESETR_PHY_ARES_BMSK                                                           0x1
#define HWIO_N_GCCMS_MDDR0_RESETR_PHY_ARES_SHFT                                                           0x0

#define HWIO_N_GCCMS_MDDR_0_CGF4R_ADDR                                                             (N_GCCMS_REG_REG_BASE      + 0x000a0018)
#define HWIO_N_GCCMS_MDDR_0_CGF4R_RMSK                                                                  0x1f3
#define HWIO_N_GCCMS_MDDR_0_CGF4R_IN          \
        in_dword_masked(HWIO_N_GCCMS_MDDR_0_CGF4R_ADDR, HWIO_N_GCCMS_MDDR_0_CGF4R_RMSK)
#define HWIO_N_GCCMS_MDDR_0_CGF4R_INM(m)      \
        in_dword_masked(HWIO_N_GCCMS_MDDR_0_CGF4R_ADDR, m)
#define HWIO_N_GCCMS_MDDR_0_CGF4R_OUT(v)      \
        out_dword(HWIO_N_GCCMS_MDDR_0_CGF4R_ADDR,v)
#define HWIO_N_GCCMS_MDDR_0_CGF4R_OUTM(m,v) \
        out_dword_masked_ns(HWIO_N_GCCMS_MDDR_0_CGF4R_ADDR,m,v,HWIO_N_GCCMS_MDDR_0_CGF4R_IN)
#define HWIO_N_GCCMS_MDDR_0_CGF4R_ROOT_EN_BMSK                                                          0x100
#define HWIO_N_GCCMS_MDDR_0_CGF4R_ROOT_EN_SHFT                                                            0x8
#define HWIO_N_GCCMS_MDDR_0_CGF4R_MUX_SEL_STATUS_BMSK                                                    0xf0
#define HWIO_N_GCCMS_MDDR_0_CGF4R_MUX_SEL_STATUS_SHFT                                                     0x4
#define HWIO_N_GCCMS_MDDR_0_CGF4R_MUX_SEL_BMSK                                                            0x3
#define HWIO_N_GCCMS_MDDR_0_CGF4R_MUX_SEL_SHFT                                                            0x0

#define HWIO_N_GCCMS_MDDR0_2X_CBCR_ADDR                                                            (N_GCCMS_REG_REG_BASE      + 0x000a0020)
#define HWIO_N_GCCMS_MDDR0_2X_CBCR_RMSK                                                            0x80000001
#define HWIO_N_GCCMS_MDDR0_2X_CBCR_IN          \
        in_dword_masked(HWIO_N_GCCMS_MDDR0_2X_CBCR_ADDR, HWIO_N_GCCMS_MDDR0_2X_CBCR_RMSK)
#define HWIO_N_GCCMS_MDDR0_2X_CBCR_INM(m)      \
        in_dword_masked(HWIO_N_GCCMS_MDDR0_2X_CBCR_ADDR, m)
#define HWIO_N_GCCMS_MDDR0_2X_CBCR_OUT(v)      \
        out_dword(HWIO_N_GCCMS_MDDR0_2X_CBCR_ADDR,v)
#define HWIO_N_GCCMS_MDDR0_2X_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_N_GCCMS_MDDR0_2X_CBCR_ADDR,m,v,HWIO_N_GCCMS_MDDR0_2X_CBCR_IN)
#define HWIO_N_GCCMS_MDDR0_2X_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_N_GCCMS_MDDR0_2X_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_N_GCCMS_MDDR0_2X_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_N_GCCMS_MDDR0_2X_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_N_GCCMS_MDDR0_MISC_ADDR                                                               (N_GCCMS_REG_REG_BASE      + 0x000a0030)
#define HWIO_N_GCCMS_MDDR0_MISC_RMSK                                                                      0x1
#define HWIO_N_GCCMS_MDDR0_MISC_IN          \
        in_dword_masked(HWIO_N_GCCMS_MDDR0_MISC_ADDR, HWIO_N_GCCMS_MDDR0_MISC_RMSK)
#define HWIO_N_GCCMS_MDDR0_MISC_INM(m)      \
        in_dword_masked(HWIO_N_GCCMS_MDDR0_MISC_ADDR, m)
#define HWIO_N_GCCMS_MDDR0_MISC_OUT(v)      \
        out_dword(HWIO_N_GCCMS_MDDR0_MISC_ADDR,v)
#define HWIO_N_GCCMS_MDDR0_MISC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_N_GCCMS_MDDR0_MISC_ADDR,m,v,HWIO_N_GCCMS_MDDR0_MISC_IN)
#define HWIO_N_GCCMS_MDDR0_MISC_CORE_CLK_EN_BMSK                                                          0x1
#define HWIO_N_GCCMS_MDDR0_MISC_CORE_CLK_EN_SHFT                                                          0x0

#define HWIO_N_GCCMS_MDDR0_CLKGEN_MISC_ADDR                                                        (N_GCCMS_REG_REG_BASE      + 0x000a0038)
#define HWIO_N_GCCMS_MDDR0_CLKGEN_MISC_RMSK                                                               0x1
#define HWIO_N_GCCMS_MDDR0_CLKGEN_MISC_IN          \
        in_dword_masked(HWIO_N_GCCMS_MDDR0_CLKGEN_MISC_ADDR, HWIO_N_GCCMS_MDDR0_CLKGEN_MISC_RMSK)
#define HWIO_N_GCCMS_MDDR0_CLKGEN_MISC_INM(m)      \
        in_dword_masked(HWIO_N_GCCMS_MDDR0_CLKGEN_MISC_ADDR, m)
#define HWIO_N_GCCMS_MDDR0_CLKGEN_MISC_OUT(v)      \
        out_dword(HWIO_N_GCCMS_MDDR0_CLKGEN_MISC_ADDR,v)
#define HWIO_N_GCCMS_MDDR0_CLKGEN_MISC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_N_GCCMS_MDDR0_CLKGEN_MISC_ADDR,m,v,HWIO_N_GCCMS_MDDR0_CLKGEN_MISC_IN)
#define HWIO_N_GCCMS_MDDR0_CLKGEN_MISC_PCIE_CLKGEN_PWRDN_B_BMSK                                           0x1
#define HWIO_N_GCCMS_MDDR0_CLKGEN_MISC_PCIE_CLKGEN_PWRDN_B_SHFT                                           0x0

#define HWIO_N_GCCMS_MDDR0_SLEEP_CBCR_ADDR                                                         (N_GCCMS_REG_REG_BASE      + 0x000a0040)
#define HWIO_N_GCCMS_MDDR0_SLEEP_CBCR_RMSK                                                         0x80000001
#define HWIO_N_GCCMS_MDDR0_SLEEP_CBCR_IN          \
        in_dword_masked(HWIO_N_GCCMS_MDDR0_SLEEP_CBCR_ADDR, HWIO_N_GCCMS_MDDR0_SLEEP_CBCR_RMSK)
#define HWIO_N_GCCMS_MDDR0_SLEEP_CBCR_INM(m)      \
        in_dword_masked(HWIO_N_GCCMS_MDDR0_SLEEP_CBCR_ADDR, m)
#define HWIO_N_GCCMS_MDDR0_SLEEP_CBCR_OUT(v)      \
        out_dword(HWIO_N_GCCMS_MDDR0_SLEEP_CBCR_ADDR,v)
#define HWIO_N_GCCMS_MDDR0_SLEEP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_N_GCCMS_MDDR0_SLEEP_CBCR_ADDR,m,v,HWIO_N_GCCMS_MDDR0_SLEEP_CBCR_IN)
#define HWIO_N_GCCMS_MDDR0_SLEEP_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_N_GCCMS_MDDR0_SLEEP_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_N_GCCMS_MDDR0_SLEEP_CBCR_CLK_ENABLE_BMSK                                                     0x1
#define HWIO_N_GCCMS_MDDR0_SLEEP_CBCR_CLK_ENABLE_SHFT                                                     0x0

#define HWIO_N_GCCMS_MDDR0_XO_CBCR_ADDR                                                            (N_GCCMS_REG_REG_BASE      + 0x000a0044)
#define HWIO_N_GCCMS_MDDR0_XO_CBCR_RMSK                                                            0x80000001
#define HWIO_N_GCCMS_MDDR0_XO_CBCR_IN          \
        in_dword_masked(HWIO_N_GCCMS_MDDR0_XO_CBCR_ADDR, HWIO_N_GCCMS_MDDR0_XO_CBCR_RMSK)
#define HWIO_N_GCCMS_MDDR0_XO_CBCR_INM(m)      \
        in_dword_masked(HWIO_N_GCCMS_MDDR0_XO_CBCR_ADDR, m)
#define HWIO_N_GCCMS_MDDR0_XO_CBCR_OUT(v)      \
        out_dword(HWIO_N_GCCMS_MDDR0_XO_CBCR_ADDR,v)
#define HWIO_N_GCCMS_MDDR0_XO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_N_GCCMS_MDDR0_XO_CBCR_ADDR,m,v,HWIO_N_GCCMS_MDDR0_XO_CBCR_IN)
#define HWIO_N_GCCMS_MDDR0_XO_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_N_GCCMS_MDDR0_XO_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_N_GCCMS_MDDR0_XO_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_N_GCCMS_MDDR0_XO_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_N_GCCMS_MDDR_1_BCR_ADDR                                                               (N_GCCMS_REG_REG_BASE      + 0x000b0000)
#define HWIO_N_GCCMS_MDDR_1_BCR_RMSK                                                                      0x1
#define HWIO_N_GCCMS_MDDR_1_BCR_IN          \
        in_dword_masked(HWIO_N_GCCMS_MDDR_1_BCR_ADDR, HWIO_N_GCCMS_MDDR_1_BCR_RMSK)
#define HWIO_N_GCCMS_MDDR_1_BCR_INM(m)      \
        in_dword_masked(HWIO_N_GCCMS_MDDR_1_BCR_ADDR, m)
#define HWIO_N_GCCMS_MDDR_1_BCR_OUT(v)      \
        out_dword(HWIO_N_GCCMS_MDDR_1_BCR_ADDR,v)
#define HWIO_N_GCCMS_MDDR_1_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_N_GCCMS_MDDR_1_BCR_ADDR,m,v,HWIO_N_GCCMS_MDDR_1_BCR_IN)
#define HWIO_N_GCCMS_MDDR_1_BCR_BLK_ARES_BMSK                                                             0x1
#define HWIO_N_GCCMS_MDDR_1_BCR_BLK_ARES_SHFT                                                             0x0

#define HWIO_N_GCCMS_MDDR1_RESETR_ADDR                                                             (N_GCCMS_REG_REG_BASE      + 0x000b0014)
#define HWIO_N_GCCMS_MDDR1_RESETR_RMSK                                                                    0x7
#define HWIO_N_GCCMS_MDDR1_RESETR_IN          \
        in_dword_masked(HWIO_N_GCCMS_MDDR1_RESETR_ADDR, HWIO_N_GCCMS_MDDR1_RESETR_RMSK)
#define HWIO_N_GCCMS_MDDR1_RESETR_INM(m)      \
        in_dword_masked(HWIO_N_GCCMS_MDDR1_RESETR_ADDR, m)
#define HWIO_N_GCCMS_MDDR1_RESETR_OUT(v)      \
        out_dword(HWIO_N_GCCMS_MDDR1_RESETR_ADDR,v)
#define HWIO_N_GCCMS_MDDR1_RESETR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_N_GCCMS_MDDR1_RESETR_ADDR,m,v,HWIO_N_GCCMS_MDDR1_RESETR_IN)
#define HWIO_N_GCCMS_MDDR1_RESETR_CORE_ARES_BMSK                                                          0x4
#define HWIO_N_GCCMS_MDDR1_RESETR_CORE_ARES_SHFT                                                          0x2
#define HWIO_N_GCCMS_MDDR1_RESETR_APB_ARES_BMSK                                                           0x2
#define HWIO_N_GCCMS_MDDR1_RESETR_APB_ARES_SHFT                                                           0x1
#define HWIO_N_GCCMS_MDDR1_RESETR_PHY_ARES_BMSK                                                           0x1
#define HWIO_N_GCCMS_MDDR1_RESETR_PHY_ARES_SHFT                                                           0x0

#define HWIO_N_GCCMS_MDDR1_2X_CBCR_ADDR                                                            (N_GCCMS_REG_REG_BASE      + 0x000b0020)
#define HWIO_N_GCCMS_MDDR1_2X_CBCR_RMSK                                                            0x80000001
#define HWIO_N_GCCMS_MDDR1_2X_CBCR_IN          \
        in_dword_masked(HWIO_N_GCCMS_MDDR1_2X_CBCR_ADDR, HWIO_N_GCCMS_MDDR1_2X_CBCR_RMSK)
#define HWIO_N_GCCMS_MDDR1_2X_CBCR_INM(m)      \
        in_dword_masked(HWIO_N_GCCMS_MDDR1_2X_CBCR_ADDR, m)
#define HWIO_N_GCCMS_MDDR1_2X_CBCR_OUT(v)      \
        out_dword(HWIO_N_GCCMS_MDDR1_2X_CBCR_ADDR,v)
#define HWIO_N_GCCMS_MDDR1_2X_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_N_GCCMS_MDDR1_2X_CBCR_ADDR,m,v,HWIO_N_GCCMS_MDDR1_2X_CBCR_IN)
#define HWIO_N_GCCMS_MDDR1_2X_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_N_GCCMS_MDDR1_2X_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_N_GCCMS_MDDR1_2X_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_N_GCCMS_MDDR1_2X_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_N_GCCMS_MDDR1_MISC_ADDR                                                               (N_GCCMS_REG_REG_BASE      + 0x000b0030)
#define HWIO_N_GCCMS_MDDR1_MISC_RMSK                                                                      0x1
#define HWIO_N_GCCMS_MDDR1_MISC_IN          \
        in_dword_masked(HWIO_N_GCCMS_MDDR1_MISC_ADDR, HWIO_N_GCCMS_MDDR1_MISC_RMSK)
#define HWIO_N_GCCMS_MDDR1_MISC_INM(m)      \
        in_dword_masked(HWIO_N_GCCMS_MDDR1_MISC_ADDR, m)
#define HWIO_N_GCCMS_MDDR1_MISC_OUT(v)      \
        out_dword(HWIO_N_GCCMS_MDDR1_MISC_ADDR,v)
#define HWIO_N_GCCMS_MDDR1_MISC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_N_GCCMS_MDDR1_MISC_ADDR,m,v,HWIO_N_GCCMS_MDDR1_MISC_IN)
#define HWIO_N_GCCMS_MDDR1_MISC_CORE_CLK_EN_BMSK                                                          0x1
#define HWIO_N_GCCMS_MDDR1_MISC_CORE_CLK_EN_SHFT                                                          0x0

#define HWIO_N_GCCMS_MDDR1_CLKGEN_MISC_ADDR                                                        (N_GCCMS_REG_REG_BASE      + 0x000b0038)
#define HWIO_N_GCCMS_MDDR1_CLKGEN_MISC_RMSK                                                               0x1
#define HWIO_N_GCCMS_MDDR1_CLKGEN_MISC_IN          \
        in_dword_masked(HWIO_N_GCCMS_MDDR1_CLKGEN_MISC_ADDR, HWIO_N_GCCMS_MDDR1_CLKGEN_MISC_RMSK)
#define HWIO_N_GCCMS_MDDR1_CLKGEN_MISC_INM(m)      \
        in_dword_masked(HWIO_N_GCCMS_MDDR1_CLKGEN_MISC_ADDR, m)
#define HWIO_N_GCCMS_MDDR1_CLKGEN_MISC_OUT(v)      \
        out_dword(HWIO_N_GCCMS_MDDR1_CLKGEN_MISC_ADDR,v)
#define HWIO_N_GCCMS_MDDR1_CLKGEN_MISC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_N_GCCMS_MDDR1_CLKGEN_MISC_ADDR,m,v,HWIO_N_GCCMS_MDDR1_CLKGEN_MISC_IN)
#define HWIO_N_GCCMS_MDDR1_CLKGEN_MISC_PCIE_CLKGEN_PWRDN_B_BMSK                                           0x1
#define HWIO_N_GCCMS_MDDR1_CLKGEN_MISC_PCIE_CLKGEN_PWRDN_B_SHFT                                           0x0

#define HWIO_N_GCCMS_MDDR1_SLEEP_CBCR_ADDR                                                         (N_GCCMS_REG_REG_BASE      + 0x000b0040)
#define HWIO_N_GCCMS_MDDR1_SLEEP_CBCR_RMSK                                                         0x80000001
#define HWIO_N_GCCMS_MDDR1_SLEEP_CBCR_IN          \
        in_dword_masked(HWIO_N_GCCMS_MDDR1_SLEEP_CBCR_ADDR, HWIO_N_GCCMS_MDDR1_SLEEP_CBCR_RMSK)
#define HWIO_N_GCCMS_MDDR1_SLEEP_CBCR_INM(m)      \
        in_dword_masked(HWIO_N_GCCMS_MDDR1_SLEEP_CBCR_ADDR, m)
#define HWIO_N_GCCMS_MDDR1_SLEEP_CBCR_OUT(v)      \
        out_dword(HWIO_N_GCCMS_MDDR1_SLEEP_CBCR_ADDR,v)
#define HWIO_N_GCCMS_MDDR1_SLEEP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_N_GCCMS_MDDR1_SLEEP_CBCR_ADDR,m,v,HWIO_N_GCCMS_MDDR1_SLEEP_CBCR_IN)
#define HWIO_N_GCCMS_MDDR1_SLEEP_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_N_GCCMS_MDDR1_SLEEP_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_N_GCCMS_MDDR1_SLEEP_CBCR_CLK_ENABLE_BMSK                                                     0x1
#define HWIO_N_GCCMS_MDDR1_SLEEP_CBCR_CLK_ENABLE_SHFT                                                     0x0

#define HWIO_N_GCCMS_MDDR1_XO_CBCR_ADDR                                                            (N_GCCMS_REG_REG_BASE      + 0x000b0044)
#define HWIO_N_GCCMS_MDDR1_XO_CBCR_RMSK                                                            0x80000001
#define HWIO_N_GCCMS_MDDR1_XO_CBCR_IN          \
        in_dword_masked(HWIO_N_GCCMS_MDDR1_XO_CBCR_ADDR, HWIO_N_GCCMS_MDDR1_XO_CBCR_RMSK)
#define HWIO_N_GCCMS_MDDR1_XO_CBCR_INM(m)      \
        in_dword_masked(HWIO_N_GCCMS_MDDR1_XO_CBCR_ADDR, m)
#define HWIO_N_GCCMS_MDDR1_XO_CBCR_OUT(v)      \
        out_dword(HWIO_N_GCCMS_MDDR1_XO_CBCR_ADDR,v)
#define HWIO_N_GCCMS_MDDR1_XO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_N_GCCMS_MDDR1_XO_CBCR_ADDR,m,v,HWIO_N_GCCMS_MDDR1_XO_CBCR_IN)
#define HWIO_N_GCCMS_MDDR1_XO_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_N_GCCMS_MDDR1_XO_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_N_GCCMS_MDDR1_XO_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_N_GCCMS_MDDR1_XO_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_N_GCCMS_MDDR_1_CGF4R_ADDR                                                             (N_GCCMS_REG_REG_BASE      + 0x000b0048)
#define HWIO_N_GCCMS_MDDR_1_CGF4R_RMSK                                                                  0x1f3
#define HWIO_N_GCCMS_MDDR_1_CGF4R_IN          \
        in_dword_masked(HWIO_N_GCCMS_MDDR_1_CGF4R_ADDR, HWIO_N_GCCMS_MDDR_1_CGF4R_RMSK)
#define HWIO_N_GCCMS_MDDR_1_CGF4R_INM(m)      \
        in_dword_masked(HWIO_N_GCCMS_MDDR_1_CGF4R_ADDR, m)
#define HWIO_N_GCCMS_MDDR_1_CGF4R_OUT(v)      \
        out_dword(HWIO_N_GCCMS_MDDR_1_CGF4R_ADDR,v)
#define HWIO_N_GCCMS_MDDR_1_CGF4R_OUTM(m,v) \
        out_dword_masked_ns(HWIO_N_GCCMS_MDDR_1_CGF4R_ADDR,m,v,HWIO_N_GCCMS_MDDR_1_CGF4R_IN)
#define HWIO_N_GCCMS_MDDR_1_CGF4R_ROOT_EN_BMSK                                                          0x100
#define HWIO_N_GCCMS_MDDR_1_CGF4R_ROOT_EN_SHFT                                                            0x8
#define HWIO_N_GCCMS_MDDR_1_CGF4R_MUX_SEL_STATUS_BMSK                                                    0xf0
#define HWIO_N_GCCMS_MDDR_1_CGF4R_MUX_SEL_STATUS_SHFT                                                     0x4
#define HWIO_N_GCCMS_MDDR_1_CGF4R_MUX_SEL_BMSK                                                            0x3
#define HWIO_N_GCCMS_MDDR_1_CGF4R_MUX_SEL_SHFT                                                            0x0

#define HWIO_N_GCCMS_MDDR_2_BCR_ADDR                                                               (N_GCCMS_REG_REG_BASE      + 0x000c0000)
#define HWIO_N_GCCMS_MDDR_2_BCR_RMSK                                                                      0x1
#define HWIO_N_GCCMS_MDDR_2_BCR_IN          \
        in_dword_masked(HWIO_N_GCCMS_MDDR_2_BCR_ADDR, HWIO_N_GCCMS_MDDR_2_BCR_RMSK)
#define HWIO_N_GCCMS_MDDR_2_BCR_INM(m)      \
        in_dword_masked(HWIO_N_GCCMS_MDDR_2_BCR_ADDR, m)
#define HWIO_N_GCCMS_MDDR_2_BCR_OUT(v)      \
        out_dword(HWIO_N_GCCMS_MDDR_2_BCR_ADDR,v)
#define HWIO_N_GCCMS_MDDR_2_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_N_GCCMS_MDDR_2_BCR_ADDR,m,v,HWIO_N_GCCMS_MDDR_2_BCR_IN)
#define HWIO_N_GCCMS_MDDR_2_BCR_BLK_ARES_BMSK                                                             0x1
#define HWIO_N_GCCMS_MDDR_2_BCR_BLK_ARES_SHFT                                                             0x0

#define HWIO_N_GCCMS_MDDR2_RESETR_ADDR                                                             (N_GCCMS_REG_REG_BASE      + 0x000c0014)
#define HWIO_N_GCCMS_MDDR2_RESETR_RMSK                                                                    0x7
#define HWIO_N_GCCMS_MDDR2_RESETR_IN          \
        in_dword_masked(HWIO_N_GCCMS_MDDR2_RESETR_ADDR, HWIO_N_GCCMS_MDDR2_RESETR_RMSK)
#define HWIO_N_GCCMS_MDDR2_RESETR_INM(m)      \
        in_dword_masked(HWIO_N_GCCMS_MDDR2_RESETR_ADDR, m)
#define HWIO_N_GCCMS_MDDR2_RESETR_OUT(v)      \
        out_dword(HWIO_N_GCCMS_MDDR2_RESETR_ADDR,v)
#define HWIO_N_GCCMS_MDDR2_RESETR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_N_GCCMS_MDDR2_RESETR_ADDR,m,v,HWIO_N_GCCMS_MDDR2_RESETR_IN)
#define HWIO_N_GCCMS_MDDR2_RESETR_CORE_ARES_BMSK                                                          0x4
#define HWIO_N_GCCMS_MDDR2_RESETR_CORE_ARES_SHFT                                                          0x2
#define HWIO_N_GCCMS_MDDR2_RESETR_APB_ARES_BMSK                                                           0x2
#define HWIO_N_GCCMS_MDDR2_RESETR_APB_ARES_SHFT                                                           0x1
#define HWIO_N_GCCMS_MDDR2_RESETR_PHY_ARES_BMSK                                                           0x1
#define HWIO_N_GCCMS_MDDR2_RESETR_PHY_ARES_SHFT                                                           0x0

#define HWIO_N_GCCMS_MDDR2_2X_CBCR_ADDR                                                            (N_GCCMS_REG_REG_BASE      + 0x000c0020)
#define HWIO_N_GCCMS_MDDR2_2X_CBCR_RMSK                                                            0x80000001
#define HWIO_N_GCCMS_MDDR2_2X_CBCR_IN          \
        in_dword_masked(HWIO_N_GCCMS_MDDR2_2X_CBCR_ADDR, HWIO_N_GCCMS_MDDR2_2X_CBCR_RMSK)
#define HWIO_N_GCCMS_MDDR2_2X_CBCR_INM(m)      \
        in_dword_masked(HWIO_N_GCCMS_MDDR2_2X_CBCR_ADDR, m)
#define HWIO_N_GCCMS_MDDR2_2X_CBCR_OUT(v)      \
        out_dword(HWIO_N_GCCMS_MDDR2_2X_CBCR_ADDR,v)
#define HWIO_N_GCCMS_MDDR2_2X_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_N_GCCMS_MDDR2_2X_CBCR_ADDR,m,v,HWIO_N_GCCMS_MDDR2_2X_CBCR_IN)
#define HWIO_N_GCCMS_MDDR2_2X_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_N_GCCMS_MDDR2_2X_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_N_GCCMS_MDDR2_2X_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_N_GCCMS_MDDR2_2X_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_N_GCCMS_MDDR2_MISC_ADDR                                                               (N_GCCMS_REG_REG_BASE      + 0x000c0030)
#define HWIO_N_GCCMS_MDDR2_MISC_RMSK                                                                      0x1
#define HWIO_N_GCCMS_MDDR2_MISC_IN          \
        in_dword_masked(HWIO_N_GCCMS_MDDR2_MISC_ADDR, HWIO_N_GCCMS_MDDR2_MISC_RMSK)
#define HWIO_N_GCCMS_MDDR2_MISC_INM(m)      \
        in_dword_masked(HWIO_N_GCCMS_MDDR2_MISC_ADDR, m)
#define HWIO_N_GCCMS_MDDR2_MISC_OUT(v)      \
        out_dword(HWIO_N_GCCMS_MDDR2_MISC_ADDR,v)
#define HWIO_N_GCCMS_MDDR2_MISC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_N_GCCMS_MDDR2_MISC_ADDR,m,v,HWIO_N_GCCMS_MDDR2_MISC_IN)
#define HWIO_N_GCCMS_MDDR2_MISC_CORE_CLK_EN_BMSK                                                          0x1
#define HWIO_N_GCCMS_MDDR2_MISC_CORE_CLK_EN_SHFT                                                          0x0

#define HWIO_N_GCCMS_MDDR2_CLKGEN_MISC_ADDR                                                        (N_GCCMS_REG_REG_BASE      + 0x000c0038)
#define HWIO_N_GCCMS_MDDR2_CLKGEN_MISC_RMSK                                                               0x1
#define HWIO_N_GCCMS_MDDR2_CLKGEN_MISC_IN          \
        in_dword_masked(HWIO_N_GCCMS_MDDR2_CLKGEN_MISC_ADDR, HWIO_N_GCCMS_MDDR2_CLKGEN_MISC_RMSK)
#define HWIO_N_GCCMS_MDDR2_CLKGEN_MISC_INM(m)      \
        in_dword_masked(HWIO_N_GCCMS_MDDR2_CLKGEN_MISC_ADDR, m)
#define HWIO_N_GCCMS_MDDR2_CLKGEN_MISC_OUT(v)      \
        out_dword(HWIO_N_GCCMS_MDDR2_CLKGEN_MISC_ADDR,v)
#define HWIO_N_GCCMS_MDDR2_CLKGEN_MISC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_N_GCCMS_MDDR2_CLKGEN_MISC_ADDR,m,v,HWIO_N_GCCMS_MDDR2_CLKGEN_MISC_IN)
#define HWIO_N_GCCMS_MDDR2_CLKGEN_MISC_PCIE_CLKGEN_PWRDN_B_BMSK                                           0x1
#define HWIO_N_GCCMS_MDDR2_CLKGEN_MISC_PCIE_CLKGEN_PWRDN_B_SHFT                                           0x0

#define HWIO_N_GCCMS_MDDR2_SLEEP_CBCR_ADDR                                                         (N_GCCMS_REG_REG_BASE      + 0x000c0040)
#define HWIO_N_GCCMS_MDDR2_SLEEP_CBCR_RMSK                                                         0x80000001
#define HWIO_N_GCCMS_MDDR2_SLEEP_CBCR_IN          \
        in_dword_masked(HWIO_N_GCCMS_MDDR2_SLEEP_CBCR_ADDR, HWIO_N_GCCMS_MDDR2_SLEEP_CBCR_RMSK)
#define HWIO_N_GCCMS_MDDR2_SLEEP_CBCR_INM(m)      \
        in_dword_masked(HWIO_N_GCCMS_MDDR2_SLEEP_CBCR_ADDR, m)
#define HWIO_N_GCCMS_MDDR2_SLEEP_CBCR_OUT(v)      \
        out_dword(HWIO_N_GCCMS_MDDR2_SLEEP_CBCR_ADDR,v)
#define HWIO_N_GCCMS_MDDR2_SLEEP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_N_GCCMS_MDDR2_SLEEP_CBCR_ADDR,m,v,HWIO_N_GCCMS_MDDR2_SLEEP_CBCR_IN)
#define HWIO_N_GCCMS_MDDR2_SLEEP_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_N_GCCMS_MDDR2_SLEEP_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_N_GCCMS_MDDR2_SLEEP_CBCR_CLK_ENABLE_BMSK                                                     0x1
#define HWIO_N_GCCMS_MDDR2_SLEEP_CBCR_CLK_ENABLE_SHFT                                                     0x0

#define HWIO_N_GCCMS_MDDR2_XO_CBCR_ADDR                                                            (N_GCCMS_REG_REG_BASE      + 0x000c0044)
#define HWIO_N_GCCMS_MDDR2_XO_CBCR_RMSK                                                            0x80000001
#define HWIO_N_GCCMS_MDDR2_XO_CBCR_IN          \
        in_dword_masked(HWIO_N_GCCMS_MDDR2_XO_CBCR_ADDR, HWIO_N_GCCMS_MDDR2_XO_CBCR_RMSK)
#define HWIO_N_GCCMS_MDDR2_XO_CBCR_INM(m)      \
        in_dword_masked(HWIO_N_GCCMS_MDDR2_XO_CBCR_ADDR, m)
#define HWIO_N_GCCMS_MDDR2_XO_CBCR_OUT(v)      \
        out_dword(HWIO_N_GCCMS_MDDR2_XO_CBCR_ADDR,v)
#define HWIO_N_GCCMS_MDDR2_XO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_N_GCCMS_MDDR2_XO_CBCR_ADDR,m,v,HWIO_N_GCCMS_MDDR2_XO_CBCR_IN)
#define HWIO_N_GCCMS_MDDR2_XO_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_N_GCCMS_MDDR2_XO_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_N_GCCMS_MDDR2_XO_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_N_GCCMS_MDDR2_XO_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_N_GCCMS_MDDR_2_CGF4R_ADDR                                                             (N_GCCMS_REG_REG_BASE      + 0x000c0048)
#define HWIO_N_GCCMS_MDDR_2_CGF4R_RMSK                                                                  0x1f3
#define HWIO_N_GCCMS_MDDR_2_CGF4R_IN          \
        in_dword_masked(HWIO_N_GCCMS_MDDR_2_CGF4R_ADDR, HWIO_N_GCCMS_MDDR_2_CGF4R_RMSK)
#define HWIO_N_GCCMS_MDDR_2_CGF4R_INM(m)      \
        in_dword_masked(HWIO_N_GCCMS_MDDR_2_CGF4R_ADDR, m)
#define HWIO_N_GCCMS_MDDR_2_CGF4R_OUT(v)      \
        out_dword(HWIO_N_GCCMS_MDDR_2_CGF4R_ADDR,v)
#define HWIO_N_GCCMS_MDDR_2_CGF4R_OUTM(m,v) \
        out_dword_masked_ns(HWIO_N_GCCMS_MDDR_2_CGF4R_ADDR,m,v,HWIO_N_GCCMS_MDDR_2_CGF4R_IN)
#define HWIO_N_GCCMS_MDDR_2_CGF4R_ROOT_EN_BMSK                                                          0x100
#define HWIO_N_GCCMS_MDDR_2_CGF4R_ROOT_EN_SHFT                                                            0x8
#define HWIO_N_GCCMS_MDDR_2_CGF4R_MUX_SEL_STATUS_BMSK                                                    0xf0
#define HWIO_N_GCCMS_MDDR_2_CGF4R_MUX_SEL_STATUS_SHFT                                                     0x4
#define HWIO_N_GCCMS_MDDR_2_CGF4R_MUX_SEL_BMSK                                                            0x3
#define HWIO_N_GCCMS_MDDR_2_CGF4R_MUX_SEL_SHFT                                                            0x0


#endif /* __SYSDBG_HWIO_H__ */
