Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu May 25 12:47:55 2023
| Host         : LAPTOP-KB4NR7PR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file freq_div_2f_by_3_timing_summary_routed.rpt -pb freq_div_2f_by_3_timing_summary_routed.pb -rpx freq_div_2f_by_3_timing_summary_routed.rpx -warn_on_violation
| Design       : freq_div_2f_by_3
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    5          inf        0.000                      0                    5           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dff1_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.292ns  (logic 2.756ns (64.197%)  route 1.537ns (35.803%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDCE                         0.000     0.000 r  dff1_reg/C
    SLICE_X0Y0           FDCE (Prop_fdce_C_Q)         0.269     0.269 f  dff1_reg/Q
                         net (fo=1, routed)           0.347     0.616    dff1
    SLICE_X0Y0           LUT2 (Prop_lut2_I0_O)        0.053     0.669 r  clk_out_OBUF_inst_i_1/O
                         net (fo=3, routed)           1.190     1.859    clk_out_OBUF
    U16                  OBUF (Prop_obuf_I_O)         2.434     4.292 r  clk_out_OBUF_inst/O
                         net (fo=0)                   0.000     4.292    clk_out
    U16                                                               r  clk_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            dff1_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.903ns  (logic 0.872ns (45.798%)  route 1.032ns (54.202%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P18                  IBUF (Prop_ibuf_I_O)         0.819     0.819 r  rst_IBUF_inst/O
                         net (fo=1, routed)           0.761     1.580    rst_IBUF
    SLICE_X0Y0           LUT1 (Prop_lut1_I0_O)        0.053     1.633 f  dff2_i_1/O
                         net (fo=2, routed)           0.270     1.903    dff2_i_1_n_0
    SLICE_X0Y0           FDCE                                         f  dff1_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            dff2_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.901ns  (logic 0.872ns (45.855%)  route 1.029ns (54.145%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P18                  IBUF (Prop_ibuf_I_O)         0.819     0.819 r  rst_IBUF_inst/O
                         net (fo=1, routed)           0.761     1.580    rst_IBUF
    SLICE_X0Y0           LUT1 (Prop_lut1_I0_O)        0.053     1.633 f  dff2_i_1/O
                         net (fo=2, routed)           0.268     1.901    dff2_i_1_n_0
    SLICE_X1Y0           FDCE                                         f  dff2_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dff1_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            dff2_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.822ns  (logic 0.322ns (39.179%)  route 0.500ns (60.821%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDCE                         0.000     0.000 r  dff1_reg/C
    SLICE_X0Y0           FDCE (Prop_fdce_C_Q)         0.269     0.269 f  dff1_reg/Q
                         net (fo=1, routed)           0.347     0.616    dff1
    SLICE_X0Y0           LUT2 (Prop_lut2_I0_O)        0.053     0.669 r  clk_out_OBUF_inst_i_1/O
                         net (fo=3, routed)           0.153     0.822    clk_out_OBUF
    SLICE_X1Y0           FDCE                                         r  dff2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dff1_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            dff1_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.669ns  (logic 0.322ns (48.156%)  route 0.347ns (51.844%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDCE                         0.000     0.000 r  dff1_reg/C
    SLICE_X0Y0           FDCE (Prop_fdce_C_Q)         0.269     0.269 f  dff1_reg/Q
                         net (fo=1, routed)           0.347     0.616    dff1
    SLICE_X0Y0           LUT2 (Prop_lut2_I0_O)        0.053     0.669 r  clk_out_OBUF_inst_i_1/O
                         net (fo=3, routed)           0.000     0.669    clk_out_OBUF
    SLICE_X0Y0           FDCE                                         r  dff1_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dff2_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            dff1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.135ns (61.229%)  route 0.085ns (38.771%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y0           FDCE                         0.000     0.000 r  dff2_reg/C
    SLICE_X1Y0           FDCE (Prop_fdce_C_Q)         0.107     0.107 f  dff2_reg/Q
                         net (fo=1, routed)           0.085     0.192    dff2
    SLICE_X0Y0           LUT2 (Prop_lut2_I1_O)        0.028     0.220 r  clk_out_OBUF_inst_i_1/O
                         net (fo=3, routed)           0.000     0.220    clk_out_OBUF
    SLICE_X0Y0           FDCE                                         r  dff1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dff2_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            dff2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.135ns (47.254%)  route 0.151ns (52.746%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y0           FDCE                         0.000     0.000 r  dff2_reg/C
    SLICE_X1Y0           FDCE (Prop_fdce_C_Q)         0.107     0.107 f  dff2_reg/Q
                         net (fo=1, routed)           0.085     0.192    dff2
    SLICE_X0Y0           LUT2 (Prop_lut2_I1_O)        0.028     0.220 r  clk_out_OBUF_inst_i_1/O
                         net (fo=3, routed)           0.065     0.286    clk_out_OBUF
    SLICE_X1Y0           FDCE                                         r  dff2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            dff2_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.567ns  (logic 0.111ns (19.540%)  route 0.456ns (80.460%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P18                  IBUF (Prop_ibuf_I_O)         0.083     0.083 r  rst_IBUF_inst/O
                         net (fo=1, routed)           0.356     0.439    rst_IBUF
    SLICE_X0Y0           LUT1 (Prop_lut1_I0_O)        0.028     0.467 f  dff2_i_1/O
                         net (fo=2, routed)           0.100     0.567    dff2_i_1_n_0
    SLICE_X1Y0           FDCE                                         f  dff2_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            dff1_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.569ns  (logic 0.111ns (19.459%)  route 0.459ns (80.541%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P18                  IBUF (Prop_ibuf_I_O)         0.083     0.083 r  rst_IBUF_inst/O
                         net (fo=1, routed)           0.356     0.439    rst_IBUF
    SLICE_X0Y0           LUT1 (Prop_lut1_I0_O)        0.028     0.467 f  dff2_i_1/O
                         net (fo=2, routed)           0.102     0.569    dff2_i_1_n_0
    SLICE_X0Y0           FDCE                                         f  dff1_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dff2_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.802ns  (logic 1.398ns (77.596%)  route 0.404ns (22.404%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y0           FDCE                         0.000     0.000 r  dff2_reg/C
    SLICE_X1Y0           FDCE (Prop_fdce_C_Q)         0.107     0.107 f  dff2_reg/Q
                         net (fo=1, routed)           0.085     0.192    dff2
    SLICE_X0Y0           LUT2 (Prop_lut2_I1_O)        0.028     0.220 r  clk_out_OBUF_inst_i_1/O
                         net (fo=3, routed)           0.318     0.539    clk_out_OBUF
    U16                  OBUF (Prop_obuf_I_O)         1.263     1.802 r  clk_out_OBUF_inst/O
                         net (fo=0)                   0.000     1.802    clk_out
    U16                                                               r  clk_out (OUT)
  -------------------------------------------------------------------    -------------------





