============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Apr 14 2025  04:10:10 pm
  Module:                 han_carlson_32bits
  Operating conditions:   tt_025C_1v80 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Path Delay Check
     Startpoint: (F) A[0]
       Endpoint: (R) S[9]

                   Capture    Launch  
      Path Delay:+    1390         -  
      Drv Adjust:+       0         0  
         Arrival:=    1390            
                                      
   Required Time:=    1390            
       Data Path:-    1390            
           Slack:=       0            

Exceptions/Constraints:
  max_delay             1390            constraints.sdc_line_1 

#--------------------------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge           Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  A[0]            -       -     F     (arrival)                      2  5.9  1000     0       0    (-,-) 
  g9423_dup9574/X -       A->X  F     sky130_fd_sc_hd__clkbuf_1      2  6.1    64   328     328    (-,-) 
  g9573/Y         -       A->Y  R     sky130_fd_sc_hd__inv_1         1  5.9    61    74     403    (-,-) 
  g9048__9471/Y   -       A1->Y F     sky130_fd_sc_hd__a21oi_2       2  7.8    46    60     463    (-,-) 
  g8986__9470/Y   -       A->Y  R     sky130_fd_sc_hd__nand2_2       2 13.6    90    86     550    (-,-) 
  g8953__3680/Y   -       B->Y  F     sky130_fd_sc_hd__nand2_4       3 12.7    43    65     614    (-,-) 
  g8914__7098/Y   -       A->Y  R     sky130_fd_sc_hd__nand2_2       1 10.1    72    72     687    (-,-) 
  g8906__7482/Y   -       A->Y  F     sky130_fd_sc_hd__nand2_4       3 16.6    51    64     750    (-,-) 
  g8881__9945/Y   -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    52    62     812    (-,-) 
  g8876__5526/Y   -       A->Y  F     sky130_fd_sc_hd__nand2_4       3 12.8    40    52     864    (-,-) 
  g9452/X         -       A->X  F     sky130_fd_sc_hd__clkbuf_8      2 12.3    34   134     998    (-,-) 
  g3/Y            -       A->Y  R     sky130_fd_sc_hd__inv_4         2  8.3    32    45    1043    (-,-) 
  g2/Y            -       A->Y  F     sky130_fd_sc_hd__nand2_2       1  5.6    33    41    1084    (-,-) 
  g9455/Y         -       A->Y  R     sky130_fd_sc_hd__nand2_2       2  6.7    56    56    1140    (-,-) 
  g8777__9457/Y   -       A->Y  F     sky130_fd_sc_hd__nand2_1       1  9.7    78    84    1224    (-,-) 
  g8764__3680/Y   -       B->Y  R     sky130_fd_sc_hd__nand2_4       1 51.3   165   166    1390    (-,-) 
  S[9]            <<<     -     R     (port)                         -    -     -     0    1390    (-,-) 
#--------------------------------------------------------------------------------------------------------

