
*** Running vivado
    with args -log matrix.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source matrix.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source matrix.tcl -notrace
Command: synth_design -top matrix -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9844 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 763.641 ; gain = 178.074
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'matrix' [C:/Users/Neta/Desktop/pro/imagepro/imagepro.srcs/sources_1/new/matrix.vhd:18]
INFO: [Synth 8-3491] module 'c_shift_ram_0' declared at 'C:/Users/Neta/Desktop/pro/imagepro/imagepro.runs/synth_1/.Xil/Vivado-18404-ARGE-GF5/realtime/c_shift_ram_0_stub.vhdl:5' bound to instance 'shift_ram_0' of component 'c_shift_ram_0' [C:/Users/Neta/Desktop/pro/imagepro/imagepro.srcs/sources_1/new/matrix.vhd:42]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_0' [C:/Users/Neta/Desktop/pro/imagepro/imagepro.runs/synth_1/.Xil/Vivado-18404-ARGE-GF5/realtime/c_shift_ram_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'c_shift_ram_0' declared at 'C:/Users/Neta/Desktop/pro/imagepro/imagepro.runs/synth_1/.Xil/Vivado-18404-ARGE-GF5/realtime/c_shift_ram_0_stub.vhdl:5' bound to instance 'shift_ram_1' of component 'c_shift_ram_0' [C:/Users/Neta/Desktop/pro/imagepro/imagepro.srcs/sources_1/new/matrix.vhd:50]
INFO: [Synth 8-3491] module 'c_shift_ram_0' declared at 'C:/Users/Neta/Desktop/pro/imagepro/imagepro.runs/synth_1/.Xil/Vivado-18404-ARGE-GF5/realtime/c_shift_ram_0_stub.vhdl:5' bound to instance 'shift_ram_2' of component 'c_shift_ram_0' [C:/Users/Neta/Desktop/pro/imagepro/imagepro.srcs/sources_1/new/matrix.vhd:59]
INFO: [Synth 8-3491] module 'c_shift_ram_0' declared at 'C:/Users/Neta/Desktop/pro/imagepro/imagepro.runs/synth_1/.Xil/Vivado-18404-ARGE-GF5/realtime/c_shift_ram_0_stub.vhdl:5' bound to instance 'shift_ram_3' of component 'c_shift_ram_0' [C:/Users/Neta/Desktop/pro/imagepro/imagepro.srcs/sources_1/new/matrix.vhd:68]
INFO: [Synth 8-3491] module 'c_shift_ram_0' declared at 'C:/Users/Neta/Desktop/pro/imagepro/imagepro.runs/synth_1/.Xil/Vivado-18404-ARGE-GF5/realtime/c_shift_ram_0_stub.vhdl:5' bound to instance 'shift_ram_4' of component 'c_shift_ram_0' [C:/Users/Neta/Desktop/pro/imagepro/imagepro.srcs/sources_1/new/matrix.vhd:77]
INFO: [Synth 8-3491] module 'c_shift_ram_0' declared at 'C:/Users/Neta/Desktop/pro/imagepro/imagepro.runs/synth_1/.Xil/Vivado-18404-ARGE-GF5/realtime/c_shift_ram_0_stub.vhdl:5' bound to instance 'shift_ram_5' of component 'c_shift_ram_0' [C:/Users/Neta/Desktop/pro/imagepro/imagepro.srcs/sources_1/new/matrix.vhd:87]
INFO: [Synth 8-3491] module 'c_shift_ram_0' declared at 'C:/Users/Neta/Desktop/pro/imagepro/imagepro.runs/synth_1/.Xil/Vivado-18404-ARGE-GF5/realtime/c_shift_ram_0_stub.vhdl:5' bound to instance 'shift_ram_6' of component 'c_shift_ram_0' [C:/Users/Neta/Desktop/pro/imagepro/imagepro.srcs/sources_1/new/matrix.vhd:97]
INFO: [Synth 8-3491] module 'c_shift_ram_0' declared at 'C:/Users/Neta/Desktop/pro/imagepro/imagepro.runs/synth_1/.Xil/Vivado-18404-ARGE-GF5/realtime/c_shift_ram_0_stub.vhdl:5' bound to instance 'shift_ram_7' of component 'c_shift_ram_0' [C:/Users/Neta/Desktop/pro/imagepro/imagepro.srcs/sources_1/new/matrix.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'matrix' (1#1) [C:/Users/Neta/Desktop/pro/imagepro/imagepro.srcs/sources_1/new/matrix.vhd:18]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 828.699 ; gain = 243.133
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 828.699 ; gain = 243.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 828.699 ; gain = 243.133
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Neta/Desktop/pro/imagepro/imagepro.srcs/sources_1/ip/c_shift_ram_0/c_shift_ram_0/c_shift_ram_0_in_context.xdc] for cell 'shift_ram_0'
Finished Parsing XDC File [c:/Users/Neta/Desktop/pro/imagepro/imagepro.srcs/sources_1/ip/c_shift_ram_0/c_shift_ram_0/c_shift_ram_0_in_context.xdc] for cell 'shift_ram_0'
Parsing XDC File [c:/Users/Neta/Desktop/pro/imagepro/imagepro.srcs/sources_1/ip/c_shift_ram_0/c_shift_ram_0/c_shift_ram_0_in_context.xdc] for cell 'shift_ram_1'
Finished Parsing XDC File [c:/Users/Neta/Desktop/pro/imagepro/imagepro.srcs/sources_1/ip/c_shift_ram_0/c_shift_ram_0/c_shift_ram_0_in_context.xdc] for cell 'shift_ram_1'
Parsing XDC File [c:/Users/Neta/Desktop/pro/imagepro/imagepro.srcs/sources_1/ip/c_shift_ram_0/c_shift_ram_0/c_shift_ram_0_in_context.xdc] for cell 'shift_ram_2'
Finished Parsing XDC File [c:/Users/Neta/Desktop/pro/imagepro/imagepro.srcs/sources_1/ip/c_shift_ram_0/c_shift_ram_0/c_shift_ram_0_in_context.xdc] for cell 'shift_ram_2'
Parsing XDC File [c:/Users/Neta/Desktop/pro/imagepro/imagepro.srcs/sources_1/ip/c_shift_ram_0/c_shift_ram_0/c_shift_ram_0_in_context.xdc] for cell 'shift_ram_3'
Finished Parsing XDC File [c:/Users/Neta/Desktop/pro/imagepro/imagepro.srcs/sources_1/ip/c_shift_ram_0/c_shift_ram_0/c_shift_ram_0_in_context.xdc] for cell 'shift_ram_3'
Parsing XDC File [c:/Users/Neta/Desktop/pro/imagepro/imagepro.srcs/sources_1/ip/c_shift_ram_0/c_shift_ram_0/c_shift_ram_0_in_context.xdc] for cell 'shift_ram_4'
Finished Parsing XDC File [c:/Users/Neta/Desktop/pro/imagepro/imagepro.srcs/sources_1/ip/c_shift_ram_0/c_shift_ram_0/c_shift_ram_0_in_context.xdc] for cell 'shift_ram_4'
Parsing XDC File [c:/Users/Neta/Desktop/pro/imagepro/imagepro.srcs/sources_1/ip/c_shift_ram_0/c_shift_ram_0/c_shift_ram_0_in_context.xdc] for cell 'shift_ram_5'
Finished Parsing XDC File [c:/Users/Neta/Desktop/pro/imagepro/imagepro.srcs/sources_1/ip/c_shift_ram_0/c_shift_ram_0/c_shift_ram_0_in_context.xdc] for cell 'shift_ram_5'
Parsing XDC File [c:/Users/Neta/Desktop/pro/imagepro/imagepro.srcs/sources_1/ip/c_shift_ram_0/c_shift_ram_0/c_shift_ram_0_in_context.xdc] for cell 'shift_ram_6'
Finished Parsing XDC File [c:/Users/Neta/Desktop/pro/imagepro/imagepro.srcs/sources_1/ip/c_shift_ram_0/c_shift_ram_0/c_shift_ram_0_in_context.xdc] for cell 'shift_ram_6'
Parsing XDC File [c:/Users/Neta/Desktop/pro/imagepro/imagepro.srcs/sources_1/ip/c_shift_ram_0/c_shift_ram_0/c_shift_ram_0_in_context.xdc] for cell 'shift_ram_7'
Finished Parsing XDC File [c:/Users/Neta/Desktop/pro/imagepro/imagepro.srcs/sources_1/ip/c_shift_ram_0/c_shift_ram_0/c_shift_ram_0_in_context.xdc] for cell 'shift_ram_7'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 899.426 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 899.426 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 899.426 ; gain = 313.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 899.426 ; gain = 313.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for shift_ram_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for shift_ram_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for shift_ram_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for shift_ram_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for shift_ram_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for shift_ram_5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for shift_ram_6. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for shift_ram_7. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 899.426 ; gain = 313.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 899.426 ; gain = 313.859
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 899.426 ; gain = 313.859
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 904.152 ; gain = 318.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 904.152 ; gain = 318.586
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 913.723 ; gain = 328.156
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 928.527 ; gain = 342.961
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 928.527 ; gain = 342.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 928.527 ; gain = 342.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 928.527 ; gain = 342.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 928.527 ; gain = 342.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 928.527 ; gain = 342.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |c_shift_ram_0 |         8|
+------+--------------+----------+

Report Cell Usage: 
+------+----------------------+------+
|      |Cell                  |Count |
+------+----------------------+------+
|1     |c_shift_ram_0_bbox_10 |     1|
|2     |c_shift_ram_0_bbox_11 |     1|
|3     |c_shift_ram_0_bbox_12 |     1|
|4     |c_shift_ram_0_bbox_13 |     1|
|5     |c_shift_ram_0_bbox_14 |     1|
|6     |c_shift_ram_0_bbox_7  |     1|
|7     |c_shift_ram_0_bbox_8  |     1|
|8     |c_shift_ram_0_bbox_9  |     1|
|9     |IBUF                  |    10|
|10    |OBUF                  |    40|
+------+----------------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   114|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 928.527 ; gain = 342.961
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 928.527 ; gain = 272.234
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 928.527 ; gain = 342.961
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 948.555 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 948.555 ; gain = 632.824
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 948.555 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Neta/Desktop/pro/imagepro/imagepro.runs/synth_1/matrix.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file matrix_utilization_synth.rpt -pb matrix_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Oct 10 16:49:20 2023...
