\chapter{Appendix: Tools and Notes}
\label{ch:appendix}

\section{Open-source EDA tools}
- Yosys — synthesis
- Icarus Verilog — simulation
- GTKWave — waveform viewer
- OpenROAD / OpenLane — place, route, CTS (where applicable)
- OpenSTA — static timing analysis

\section{Commercial tools}
- Synopsys Design Compiler (synthesis)
- Synopsys IC Compiler II (place and route)
- Synopsys PrimeTime (STA)

If the IO-package visual requested cannot be reproduced with open tools, document the Synopsys flow steps here and record the commands and settings used.

\section{Tech file and library management}
Describe where to place LEF, liberty (.lib), and tech files.
