<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p77" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_77{left:782px;bottom:68px;letter-spacing:0.09px;}
#t2_77{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_77{left:718px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_77{left:96px;bottom:1088px;}
#t5_77{left:122px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t6_77{left:122px;bottom:1071px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#t7_77{left:96px;bottom:1046px;}
#t8_77{left:122px;bottom:1046px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t9_77{left:122px;bottom:1030px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ta_77{left:96px;bottom:1005px;}
#tb_77{left:122px;bottom:1005px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tc_77{left:96px;bottom:981px;}
#td_77{left:122px;bottom:981px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#te_77{left:70px;bottom:954px;}
#tf_77{left:96px;bottom:958px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tg_77{left:96px;bottom:933px;}
#th_77{left:122px;bottom:933px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#ti_77{left:96px;bottom:909px;}
#tj_77{left:122px;bottom:909px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tk_77{left:96px;bottom:885px;}
#tl_77{left:122px;bottom:885px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tm_77{left:122px;bottom:868px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#tn_77{left:70px;bottom:809px;letter-spacing:0.12px;}
#to_77{left:152px;bottom:809px;letter-spacing:0.15px;word-spacing:0.01px;}
#tp_77{left:70px;bottom:788px;letter-spacing:-0.14px;word-spacing:-0.61px;}
#tq_77{left:70px;bottom:771px;letter-spacing:-0.14px;word-spacing:-1.29px;}
#tr_77{left:70px;bottom:755px;letter-spacing:-0.14px;word-spacing:-0.73px;}
#ts_77{left:70px;bottom:738px;letter-spacing:-0.14px;word-spacing:-1.23px;}
#tt_77{left:70px;bottom:721px;letter-spacing:-0.15px;word-spacing:-0.76px;}
#tu_77{left:70px;bottom:704px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#tv_77{left:70px;bottom:407px;letter-spacing:-0.14px;word-spacing:-0.7px;}
#tw_77{left:70px;bottom:390px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tx_77{left:168px;bottom:667px;letter-spacing:0.12px;word-spacing:-0.07px;}
#ty_77{left:254px;bottom:667px;letter-spacing:0.13px;}
#tz_77{left:233px;bottom:643px;}
#t10_77{left:242px;bottom:650px;}
#t11_77{left:78px;bottom:467px;letter-spacing:-0.14px;}
#t12_77{left:77px;bottom:448px;letter-spacing:-0.11px;}
#t13_77{left:331px;bottom:643px;}
#t14_77{left:421px;bottom:643px;letter-spacing:-0.11px;}
#t15_77{left:520px;bottom:643px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t16_77{left:677px;bottom:643px;letter-spacing:-0.14px;word-spacing:-0.04px;}
#t17_77{left:84px;bottom:617px;letter-spacing:-0.2px;}
#t18_77{left:219px;bottom:617px;letter-spacing:-0.12px;}
#t19_77{left:318px;bottom:617px;letter-spacing:-0.15px;}
#t1a_77{left:404px;bottom:617px;letter-spacing:-0.13px;}
#t1b_77{left:516px;bottom:617px;letter-spacing:-0.12px;}
#t1c_77{left:665px;bottom:617px;letter-spacing:-0.12px;}
#t1d_77{left:84px;bottom:592px;letter-spacing:-0.18px;}
#t1e_77{left:218px;bottom:592px;letter-spacing:-0.13px;}
#t1f_77{left:359px;bottom:592px;letter-spacing:-0.14px;}
#t1g_77{left:516px;bottom:592px;letter-spacing:-0.12px;}
#t1h_77{left:654px;bottom:592px;letter-spacing:-0.12px;}
#t1i_77{left:84px;bottom:568px;letter-spacing:-0.23px;}
#t1j_77{left:220px;bottom:568px;letter-spacing:-0.12px;}
#t1k_77{left:314px;bottom:568px;letter-spacing:-0.12px;}
#t1l_77{left:404px;bottom:568px;letter-spacing:-0.13px;}
#t1m_77{left:516px;bottom:568px;letter-spacing:-0.12px;}
#t1n_77{left:654px;bottom:568px;letter-spacing:-0.11px;}
#t1o_77{left:84px;bottom:544px;letter-spacing:-0.17px;}
#t1p_77{left:237px;bottom:544px;}
#t1q_77{left:314px;bottom:544px;letter-spacing:-0.12px;}
#t1r_77{left:404px;bottom:544px;letter-spacing:-0.13px;}
#t1s_77{left:539px;bottom:544px;letter-spacing:-0.16px;}
#t1t_77{left:671px;bottom:544px;letter-spacing:-0.13px;}
#t1u_77{left:84px;bottom:519px;letter-spacing:-0.17px;}
#t1v_77{left:237px;bottom:519px;}
#t1w_77{left:314px;bottom:519px;letter-spacing:-0.13px;}
#t1x_77{left:410px;bottom:519px;letter-spacing:-0.11px;}
#t1y_77{left:539px;bottom:519px;letter-spacing:-0.16px;}
#t1z_77{left:671px;bottom:519px;letter-spacing:-0.13px;}
#t20_77{left:84px;bottom:495px;letter-spacing:-0.16px;}
#t21_77{left:218px;bottom:495px;letter-spacing:-0.13px;}
#t22_77{left:314px;bottom:495px;letter-spacing:-0.13px;}
#t23_77{left:410px;bottom:495px;letter-spacing:-0.11px;}
#t24_77{left:531px;bottom:495px;letter-spacing:-0.15px;}
#t25_77{left:656px;bottom:495px;letter-spacing:-0.13px;}
#t26_77{left:248px;bottom:353px;letter-spacing:0.11px;word-spacing:0.02px;}
#t27_77{left:334px;bottom:353px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t28_77{left:248px;bottom:329px;letter-spacing:-0.13px;}
#t29_77{left:365px;bottom:329px;letter-spacing:-0.15px;word-spacing:0.07px;}
#t2a_77{left:602px;bottom:329px;letter-spacing:-0.14px;word-spacing:-0.04px;}
#t2b_77{left:83px;bottom:303px;letter-spacing:-0.15px;}
#t2c_77{left:232px;bottom:303px;letter-spacing:-0.14px;}
#t2d_77{left:361px;bottom:303px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2e_77{left:590px;bottom:303px;letter-spacing:-0.12px;}
#t2f_77{left:83px;bottom:278px;letter-spacing:-0.18px;}
#t2g_77{left:235px;bottom:278px;letter-spacing:-0.14px;}
#t2h_77{left:361px;bottom:278px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2i_77{left:578px;bottom:278px;letter-spacing:-0.12px;}
#t2j_77{left:83px;bottom:254px;letter-spacing:-0.14px;}
#t2k_77{left:231px;bottom:254px;letter-spacing:-0.14px;}
#t2l_77{left:361px;bottom:254px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2m_77{left:579px;bottom:254px;letter-spacing:-0.11px;}
#t2n_77{left:83px;bottom:229px;letter-spacing:-0.13px;}
#t2o_77{left:231px;bottom:229px;letter-spacing:-0.14px;}
#t2p_77{left:383px;bottom:229px;letter-spacing:-0.16px;}
#t2q_77{left:596px;bottom:229px;letter-spacing:-0.13px;}
#t2r_77{left:83px;bottom:205px;letter-spacing:-0.14px;}
#t2s_77{left:238px;bottom:205px;letter-spacing:-0.1px;}
#t2t_77{left:383px;bottom:205px;letter-spacing:-0.16px;}
#t2u_77{left:596px;bottom:205px;letter-spacing:-0.13px;}
#t2v_77{left:83px;bottom:181px;letter-spacing:-0.14px;}
#t2w_77{left:238px;bottom:181px;letter-spacing:-0.1px;}
#t2x_77{left:376px;bottom:181px;letter-spacing:-0.13px;}
#t2y_77{left:580px;bottom:181px;letter-spacing:-0.13px;}

.s1_77{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_77{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_77{font-size:14px;font-family:Verdana_5k9;color:#000;}
.s4_77{font-size:21px;font-family:TimesNewRoman_5ke;color:#000;}
.s5_77{font-size:18px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s6_77{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s7_77{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
.s8_77{font-size:11px;font-family:NeoSansIntelMedium_34c-;color:#000;}
.s9_77{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.sa_77{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts77" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_5ke;
	src: url("fonts/TimesNewRoman_5ke.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg77Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg77" style="-webkit-user-select: none;"><object width="935" height="1210" data="77/77.svg" type="image/svg+xml" id="pdf77" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_77" class="t s1_77">Vol. 2A </span><span id="t2_77" class="t s1_77">2-39 </span>
<span id="t3_77" class="t s2_77">INSTRUCTION FORMAT </span>
<span id="t4_77" class="t s3_77">— </span><span id="t5_77" class="t s3_77">Broadcasting a single element across the destination vector register: this applies to the instruction class </span>
<span id="t6_77" class="t s3_77">with Load+Op semantic where one of the source operand is from memory. </span>
<span id="t7_77" class="t s3_77">— </span><span id="t8_77" class="t s3_77">Redirect L’L field (P[22:21]) as static rounding control for floating-point instructions with rounding </span>
<span id="t9_77" class="t s3_77">semantic. Static rounding control overrides MXCSR.RC field and implies “Suppress all exceptions” (SAE). </span>
<span id="ta_77" class="t s3_77">— </span><span id="tb_77" class="t s3_77">Enable SAE for floating -point instructions with arithmetic semantic that is not rounding. </span>
<span id="tc_77" class="t s3_77">— </span><span id="td_77" class="t s3_77">For instruction classes outside of the afore-mentioned three classes, setting EVEX.b will cause #UD. </span>
<span id="te_77" class="t s4_77">• </span><span id="tf_77" class="t s3_77">Vector length/rounding control specifier: P[22:21] can serve one of three options. </span>
<span id="tg_77" class="t s3_77">— </span><span id="th_77" class="t s3_77">Vector length information for packed vector instructions. </span>
<span id="ti_77" class="t s3_77">— </span><span id="tj_77" class="t s3_77">Ignored for instructions operating on vector register content as a single data element. </span>
<span id="tk_77" class="t s3_77">— </span><span id="tl_77" class="t s3_77">Rounding control for floating-point instructions that have a rounding semantic and whose source and </span>
<span id="tm_77" class="t s3_77">destination operands are all vector registers. </span>
<span id="tn_77" class="t s5_77">2.7.2 </span><span id="to_77" class="t s5_77">Register Specifier Encoding and EVEX </span>
<span id="tp_77" class="t s3_77">EVEX-encoded instruction can access 8 opmask registers, 16 general-purpose registers and 32 vector registers in </span>
<span id="tq_77" class="t s3_77">64-bit mode (8 general-purpose registers and 8 vector registers in non-64-bit modes). EVEX-encoding can support </span>
<span id="tr_77" class="t s3_77">instruction syntax that access up to 4 instruction operands. Normal memory addressing modes and VSIB memory </span>
<span id="ts_77" class="t s3_77">addressing are supported with EVEX prefix encoding. The mapping of register operands used by various instruction </span>
<span id="tt_77" class="t s3_77">syntax and memory addressing in 64-bit mode are shown in Table 2-31. Opmask register encoding is described in </span>
<span id="tu_77" class="t s3_77">Section 2.7.3. </span>
<span id="tv_77" class="t s3_77">The mapping of register operands used by various instruction syntax and memory addressing in 32-bit modes are </span>
<span id="tw_77" class="t s3_77">shown in Table 2-32. </span>
<span id="tx_77" class="t s6_77">Table 2-31. </span><span id="ty_77" class="t s6_77">32-Register Support in 64-bit Mode Using EVEX with Embedded REX Bits </span>
<span id="tz_77" class="t s7_77">4 </span>
<span id="t10_77" class="t s8_77">1 </span>
<span id="t11_77" class="t s9_77">NOTES: </span>
<span id="t12_77" class="t sa_77">1. Not applicable for accessing general purpose registers. </span>
<span id="t13_77" class="t s7_77">3 </span><span id="t14_77" class="t s7_77">[2:0] </span><span id="t15_77" class="t s7_77">Reg. Type </span><span id="t16_77" class="t s7_77">Common Usages </span>
<span id="t17_77" class="t s7_77">REG </span><span id="t18_77" class="t sa_77">EVEX.R’ </span><span id="t19_77" class="t sa_77">REX.R </span><span id="t1a_77" class="t sa_77">modrm.reg </span><span id="t1b_77" class="t sa_77">GPR, Vector </span><span id="t1c_77" class="t sa_77">Destination or Source </span>
<span id="t1d_77" class="t s7_77">VVVV </span><span id="t1e_77" class="t sa_77">EVEX.V’ </span><span id="t1f_77" class="t sa_77">EVEX.vvvv </span><span id="t1g_77" class="t sa_77">GPR, Vector </span><span id="t1h_77" class="t sa_77">2ndSource or Destination </span>
<span id="t1i_77" class="t s7_77">RM </span><span id="t1j_77" class="t sa_77">EVEX.X </span><span id="t1k_77" class="t sa_77">EVEX.B </span><span id="t1l_77" class="t sa_77">modrm.r/m </span><span id="t1m_77" class="t sa_77">GPR, Vector </span><span id="t1n_77" class="t sa_77">1st Source or Destination </span>
<span id="t1o_77" class="t s7_77">BASE </span><span id="t1p_77" class="t sa_77">0 </span><span id="t1q_77" class="t sa_77">EVEX.B </span><span id="t1r_77" class="t sa_77">modrm.r/m </span><span id="t1s_77" class="t sa_77">GPR </span><span id="t1t_77" class="t sa_77">memory addressing </span>
<span id="t1u_77" class="t s7_77">INDEX </span><span id="t1v_77" class="t sa_77">0 </span><span id="t1w_77" class="t sa_77">EVEX.X </span><span id="t1x_77" class="t sa_77">sib.index </span><span id="t1y_77" class="t sa_77">GPR </span><span id="t1z_77" class="t sa_77">memory addressing </span>
<span id="t20_77" class="t s7_77">VIDX </span><span id="t21_77" class="t sa_77">EVEX.V’ </span><span id="t22_77" class="t sa_77">EVEX.X </span><span id="t23_77" class="t sa_77">sib.index </span><span id="t24_77" class="t sa_77">Vector </span><span id="t25_77" class="t sa_77">VSIB memory addressing </span>
<span id="t26_77" class="t s6_77">Table 2-32. </span><span id="t27_77" class="t s6_77">EVEX Encoding Register Specifiers in 32-bit Mode </span>
<span id="t28_77" class="t s7_77">[2:0] </span><span id="t29_77" class="t s7_77">Reg. Type </span><span id="t2a_77" class="t s7_77">Common Usages </span>
<span id="t2b_77" class="t s7_77">REG </span><span id="t2c_77" class="t sa_77">modrm.reg </span><span id="t2d_77" class="t sa_77">GPR, Vector </span><span id="t2e_77" class="t sa_77">Destination or Source </span>
<span id="t2f_77" class="t s7_77">VVVV </span><span id="t2g_77" class="t sa_77">EVEX.vvv </span><span id="t2h_77" class="t sa_77">GPR, Vector </span><span id="t2i_77" class="t sa_77">2nd Source or Destination </span>
<span id="t2j_77" class="t s7_77">RM </span><span id="t2k_77" class="t sa_77">modrm.r/m </span><span id="t2l_77" class="t sa_77">GPR, Vector </span><span id="t2m_77" class="t sa_77">1st Source or Destination </span>
<span id="t2n_77" class="t s7_77">BASE </span><span id="t2o_77" class="t sa_77">modrm.r/m </span><span id="t2p_77" class="t sa_77">GPR </span><span id="t2q_77" class="t sa_77">Memory Addressing </span>
<span id="t2r_77" class="t s7_77">INDEX </span><span id="t2s_77" class="t sa_77">sib.index </span><span id="t2t_77" class="t sa_77">GPR </span><span id="t2u_77" class="t sa_77">Memory Addressing </span>
<span id="t2v_77" class="t s7_77">VIDX </span><span id="t2w_77" class="t sa_77">sib.index </span><span id="t2x_77" class="t sa_77">Vector </span><span id="t2y_77" class="t sa_77">VSIB Memory Addressing </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
