Release 13.4 - xst O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Reading design: pixel_itr.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "pixel_itr.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "pixel_itr"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : pixel_itr
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "../pixel_itr.v" in library work
Module <pixel_itr> compiled
No errors in compilation
Analysis of file <"pixel_itr.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <pixel_itr> in library <work> with parameters.
	h_draw_min = "00000000000000000000000010100000"
	h_max = "00000000000000000000001100100000"
	h_sync_end = "00000000000000000000000001110000"
	h_sync_strt = "00000000000000000000000000010000"
	v_draw_max = "00000000000000000000000111011111"
	v_max = "00000000000000000000001000001100"
	v_sync_end = "00000000000000000000000111101100"
	v_sync_strt = "00000000000000000000000111101010"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <pixel_itr>.
	h_draw_min = 32'sb00000000000000000000000010100000
	h_max = 32'sb00000000000000000000001100100000
	h_sync_end = 32'sb00000000000000000000000001110000
	h_sync_strt = 32'sb00000000000000000000000000010000
	v_draw_max = 32'sb00000000000000000000000111011111
	v_max = 32'sb00000000000000000000001000001100
	v_sync_end = 32'sb00000000000000000000000111101100
	v_sync_strt = 32'sb00000000000000000000000111101010
Module <pixel_itr> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <pixel_itr>.
    Related source file is "../pixel_itr.v".
    Found 10-bit comparator greater for signal <draw_active$cmp_gt0000> created at line 36.
    Found 10-bit comparator less for signal <draw_active$cmp_lt0000> created at line 36.
    Found 10-bit register for signal <h_pos>.
    Found 10-bit adder for signal <h_pos$addsub0000> created at line 53.
    Found 11-bit comparator less for signal <h_pos$cmp_lt0000> created at line 52.
    Found 10-bit comparator greatequal for signal <h_sync$cmp_ge0000> created at line 26.
    Found 10-bit comparator less for signal <h_sync$cmp_lt0000> created at line 26.
    Found 10-bit comparator greatequal for signal <pix_x$cmp_ge0000> created at line 31.
    Found 10-bit comparator lessequal for signal <pix_y$cmp_le0000> created at line 32.
    Found 10-bit register for signal <v_pos>.
    Found 10-bit adder for signal <v_pos$addsub0000> created at line 57.
    Found 10-bit comparator greatequal for signal <v_sync$cmp_ge0000> created at line 27.
    Found 10-bit comparator less for signal <v_sync$cmp_lt0000> created at line 27.
    Summary:
	inferred  20 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   9 Comparator(s).
Unit <pixel_itr> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 10-bit adder                                          : 2
# Registers                                            : 2
 10-bit register                                       : 2
# Comparators                                          : 9
 10-bit comparator greatequal                          : 3
 10-bit comparator greater                             : 1
 10-bit comparator less                                : 3
 10-bit comparator lessequal                           : 1
 11-bit comparator less                                : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 10-bit adder                                          : 2
# Registers                                            : 20
 Flip-Flops                                            : 20
# Comparators                                          : 9
 10-bit comparator greatequal                          : 3
 10-bit comparator greater                             : 1
 10-bit comparator less                                : 3
 10-bit comparator lessequal                           : 1
 11-bit comparator less                                : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <pixel_itr> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block pixel_itr, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 20
 Flip-Flops                                            : 20

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : pixel_itr.ngr
Top Level Output File Name         : pixel_itr
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 27

Cell Usage :
# BELS                             : 123
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 18
#      LUT2                        : 22
#      LUT2_L                      : 1
#      LUT3                        : 8
#      LUT3_L                      : 1
#      LUT4                        : 29
#      LUT4_D                      : 1
#      MUXCY                       : 18
#      MUXF5                       : 1
#      VCC                         : 1
#      XORCY                       : 20
# FlipFlops/Latches                : 20
#      FDE                         : 20
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 26
#      IBUF                        : 2
#      OBUF                        : 24
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                       46  out of   4656     0%  
 Number of Slice Flip Flops:             20  out of   9312     0%  
 Number of 4 input LUTs:                 82  out of   9312     0%  
 Number of IOs:                          27
 Number of bonded IOBs:                  27  out of    232    11%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 20    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 6.207ns (Maximum Frequency: 161.108MHz)
   Minimum input arrival time before clock: 4.957ns
   Maximum output required time after clock: 8.931ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.207ns (frequency: 161.108MHz)
  Total number of paths / destination ports: 460 / 30
-------------------------------------------------------------------------
Delay:               6.207ns (Levels of Logic = 3)
  Source:            h_pos_9 (FF)
  Destination:       v_pos_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: h_pos_9 to v_pos_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              9   0.591   0.995  h_pos_9 (h_pos_9)
     LUT2_L:I0->LO         1   0.704   0.104  v_pos_mux0000<0>21_SW0 (N23)
     LUT4:I3->O           11   0.704   0.968  v_pos_mux0000<0>21 (N13)
     LUT4:I2->O           10   0.704   0.882  v_pos_not00021 (v_pos_not0002)
     FDE:CE                    0.555          v_pos_0
    ----------------------------------------
    Total                      6.207ns (3.258ns logic, 2.949ns route)
                                       (52.5% logic, 47.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 60 / 40
-------------------------------------------------------------------------
Offset:              4.957ns (Levels of Logic = 3)
  Source:            pix_clk (PAD)
  Destination:       h_pos_0 (FF)
  Destination Clock: clk rising

  Data Path: pix_clk to h_pos_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            13   1.218   1.062  pix_clk_IBUF (pix_clk_IBUF)
     LUT4:I1->O           10   0.704   0.961  h_pos_mux0000<0>2 (N7)
     LUT2:I1->O            1   0.704   0.000  h_pos_mux0000<9>1 (h_pos_mux0000<9>)
     FDE:D                     0.308          h_pos_0
    ----------------------------------------
    Total                      4.957ns (2.934ns logic, 2.023ns route)
                                       (59.2% logic, 40.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 151 / 24
-------------------------------------------------------------------------
Offset:              8.931ns (Levels of Logic = 4)
  Source:            v_pos_9 (FF)
  Destination:       screen_end (PAD)
  Source Clock:      clk rising

  Data Path: v_pos_9 to screen_end
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             14   0.591   1.004  v_pos_9 (v_pos_9)
     LUT4:I3->O            1   0.704   0.424  screen_end_cmp_eq000111 (screen_end_cmp_eq000111)
     LUT4_D:I3->O         11   0.704   1.108  screen_end_cmp_eq000133 (screen_end_cmp_eq0001)
     LUT2:I0->O            1   0.704   0.420  screen_end1 (screen_end_OBUF)
     OBUF:I->O                 3.272          screen_end_OBUF (screen_end)
    ----------------------------------------
    Total                      8.931ns (5.975ns logic, 2.956ns route)
                                       (66.9% logic, 33.1% route)

=========================================================================


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 3.18 secs
 
--> 


Total memory usage is 518148 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

