{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1579669978698 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1579669978699 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 21 23:12:58 2020 " "Processing started: Tue Jan 21 23:12:58 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1579669978699 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579669978699 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dff1911 -c dff1911 " "Command: quartus_map --read_settings_files=on --write_settings_files=off dff1911 -c dff1911" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579669978699 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1579669978948 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1579669978948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "busmux_t.vhd 4 2 " "Found 4 design units, including 2 entities, in source file busmux_t.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 busmux_t-dataflow " "Found design unit 1: busmux_t-dataflow" {  } { { "busmux_t.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/busmux_t.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579669988863 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 busmux_t_tb-tb " "Found design unit 2: busmux_t_tb-tb" {  } { { "busmux_t.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/busmux_t.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579669988863 ""} { "Info" "ISGN_ENTITY_NAME" "1 busmux_t " "Found entity 1: busmux_t" {  } { { "busmux_t.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/busmux_t.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579669988863 ""} { "Info" "ISGN_ENTITY_NAME" "2 busmux_t_tb " "Found entity 2: busmux_t_tb" {  } { { "busmux_t.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/busmux_t.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579669988863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579669988863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 4 2 " "Found 4 design units, including 2 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-structural " "Found design unit 1: decoder-structural" {  } { { "decoder.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/decoder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579669988864 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 decoder_tb-tb " "Found design unit 2: decoder_tb-tb" {  } { { "decoder.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/decoder.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579669988864 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579669988864 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder_tb " "Found entity 2: decoder_tb" {  } { { "decoder.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/decoder.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579669988864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579669988864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.vhd 4 2 " "Found 4 design units, including 2 entities, in source file regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfile-behavioral " "Found design unit 1: regfile-behavioral" {  } { { "regfile.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/regfile.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579669988864 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 regfile_tb-tb " "Found design unit 2: regfile_tb-tb" {  } { { "regfile.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/regfile.vhd" 83 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579669988864 ""} { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/regfile.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579669988864 ""} { "Info" "ISGN_ENTITY_NAME" "2 regfile_tb " "Found entity 2: regfile_tb" {  } { { "regfile.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/regfile.vhd" 81 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579669988864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579669988864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sr-bdf_type " "Found design unit 1: sr-bdf_type" {  } { { "sr.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/sr.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579669988865 ""} { "Info" "ISGN_ENTITY_NAME" "1 sr " "Found entity 1: sr" {  } { { "sr.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/sr.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579669988865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579669988865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE10_LITE_Golden_Top.v 1 1 " "Found 1 design units, including 1 entities, in source file DE10_LITE_Golden_Top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Golden_Top " "Found entity 1: DE10_LITE_Golden_Top" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/DE10_LITE_Golden_Top.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579669988866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579669988866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sr_latch.vhd 4 2 " "Found 4 design units, including 2 entities, in source file sr_latch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sr_latch-dataflow " "Found design unit 1: sr_latch-dataflow" {  } { { "sr_latch.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/sr_latch.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579669988867 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 sr_latch_tb-testbench " "Found design unit 2: sr_latch_tb-testbench" {  } { { "sr_latch.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/sr_latch.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579669988867 ""} { "Info" "ISGN_ENTITY_NAME" "1 sr_latch " "Found entity 1: sr_latch" {  } { { "sr_latch.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/sr_latch.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579669988867 ""} { "Info" "ISGN_ENTITY_NAME" "2 sr_latch_tb " "Found entity 2: sr_latch_tb" {  } { { "sr_latch.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/sr_latch.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579669988867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579669988867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dlatch1911.vhd 4 2 " "Found 4 design units, including 2 entities, in source file dlatch1911.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dlatch1911-dataflow " "Found design unit 1: dlatch1911-dataflow" {  } { { "dlatch1911.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/dlatch1911.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579669988868 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dlatch1911_tb-testbench " "Found design unit 2: dlatch1911_tb-testbench" {  } { { "dlatch1911.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/dlatch1911.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579669988868 ""} { "Info" "ISGN_ENTITY_NAME" "1 dlatch1911 " "Found entity 1: dlatch1911" {  } { { "dlatch1911.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/dlatch1911.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579669988868 ""} { "Info" "ISGN_ENTITY_NAME" "2 dlatch1911_tb " "Found entity 2: dlatch1911_tb" {  } { { "dlatch1911.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/dlatch1911.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579669988868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579669988868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_utils.vhd 2 0 " "Found 2 design units, including 0 entities, in source file testbench_utils.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testbench_utils " "Found design unit 1: testbench_utils" {  } { { "testbench_utils.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/testbench_utils.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579669988868 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 testbench_utils-body " "Found design unit 2: testbench_utils-body" {  } { { "testbench_utils.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/testbench_utils.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579669988868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579669988868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff1911.vhd 4 2 " "Found 4 design units, including 2 entities, in source file dff1911.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dff1911-dataflow " "Found design unit 1: dff1911-dataflow" {  } { { "dff1911.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/dff1911.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579669988870 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dff1911_tb-tb " "Found design unit 2: dff1911_tb-tb" {  } { { "dff1911.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/dff1911.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579669988870 ""} { "Info" "ISGN_ENTITY_NAME" "1 dff1911 " "Found entity 1: dff1911" {  } { { "dff1911.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/dff1911.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579669988870 ""} { "Info" "ISGN_ENTITY_NAME" "2 dff1911_tb " "Found entity 2: dff1911_tb" {  } { { "dff1911.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/dff1911.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579669988870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579669988870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 4 2 " "Found 4 design units, including 2 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-dataflow " "Found design unit 1: reg-dataflow" {  } { { "reg.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/reg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579669988871 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 reg_tb-tb " "Found design unit 2: reg_tb-tb" {  } { { "reg.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/reg.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579669988871 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "reg.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579669988871 ""} { "Info" "ISGN_ENTITY_NAME" "2 reg_tb " "Found entity 2: reg_tb" {  } { { "reg.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/reg.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579669988871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579669988871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "updown_counter.vhd 4 2 " "Found 4 design units, including 2 entities, in source file updown_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 updown_counter-sequential " "Found design unit 1: updown_counter-sequential" {  } { { "updown_counter.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/updown_counter.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579669988872 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 updown_counter_tb-tb " "Found design unit 2: updown_counter_tb-tb" {  } { { "updown_counter.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/updown_counter.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579669988872 ""} { "Info" "ISGN_ENTITY_NAME" "1 updown_counter " "Found entity 1: updown_counter" {  } { { "updown_counter.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/updown_counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579669988872 ""} { "Info" "ISGN_ENTITY_NAME" "2 updown_counter_tb " "Found entity 2: updown_counter_tb" {  } { { "updown_counter.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/updown_counter.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579669988872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579669988872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_types.vhd 2 0 " "Found 2 design units, including 0 entities, in source file custom_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 custom_types " "Found design unit 1: custom_types" {  } { { "custom_types.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/custom_types.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579669988873 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 custom_types-body " "Found design unit 2: custom_types-body" {  } { { "custom_types.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/custom_types.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579669988873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579669988873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seg7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seg7-structural " "Found design unit 1: seg7-structural" {  } { { "seg7.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/seg7.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579669988874 ""} { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Found entity 1: seg7" {  } { { "seg7.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/seg7.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579669988874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579669988874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de10_lite_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de10_lite_top-top " "Found design unit 1: de10_lite_top-top" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579669988875 ""} { "Info" "ISGN_ENTITY_NAME" "1 de10_lite_top " "Found entity 1: de10_lite_top" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579669988875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579669988875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_div.vhd 4 2 " "Found 4 design units, including 2 entities, in source file clock_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_div-behavioral " "Found design unit 1: clock_div-behavioral" {  } { { "clock_div.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/clock_div.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579669988875 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 clock_div_tb-tb " "Found design unit 2: clock_div_tb-tb" {  } { { "clock_div.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/clock_div.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579669988875 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_div " "Found entity 1: clock_div" {  } { { "clock_div.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/clock_div.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579669988875 ""} { "Info" "ISGN_ENTITY_NAME" "2 clock_div_tb " "Found entity 2: clock_div_tb" {  } { { "clock_div.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/clock_div.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579669988875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579669988875 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "de10_lite_top " "Elaborating entity \"de10_lite_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1579669989006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_div clock_div:U_CLK " "Elaborating entity \"clock_div\" for hierarchy \"clock_div:U_CLK\"" {  } { { "de10_lite_top.vhd" "U_CLK" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579669989010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "updown_counter updown_counter:U_CNT0 " "Elaborating entity \"updown_counter\" for hierarchy \"updown_counter:U_CNT0\"" {  } { { "de10_lite_top.vhd" "U_CNT0" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579669989012 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable updown_counter.vhd(24) " "VHDL Process Statement warning at updown_counter.vhd(24): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "updown_counter.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/updown_counter.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579669989013 "|de10_lite_top|updown_counter:U_CNT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7 seg7:U_SEG0 " "Elaborating entity \"seg7\" for hierarchy \"seg7:U_SEG0\"" {  } { { "de10_lite_top.vhd" "U_SEG0" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579669989016 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GSENSOR_SDI GND pin " "The pin \"GSENSOR_SDI\" is fed by GND" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 38 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1579669989498 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GSENSOR_SDO GND pin " "The pin \"GSENSOR_SDO\" is fed by GND" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 39 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1579669989498 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ARDUINO_IO\[0\] GND pin " "The pin \"ARDUINO_IO\[0\]\" is fed by GND" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 41 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1579669989498 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ARDUINO_IO\[1\] GND pin " "The pin \"ARDUINO_IO\[1\]\" is fed by GND" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 41 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1579669989498 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ARDUINO_IO\[2\] GND pin " "The pin \"ARDUINO_IO\[2\]\" is fed by GND" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 41 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1579669989498 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ARDUINO_IO\[3\] GND pin " "The pin \"ARDUINO_IO\[3\]\" is fed by GND" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 41 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1579669989498 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ARDUINO_IO\[4\] GND pin " "The pin \"ARDUINO_IO\[4\]\" is fed by GND" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 41 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1579669989498 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ARDUINO_IO\[5\] GND pin " "The pin \"ARDUINO_IO\[5\]\" is fed by GND" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 41 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1579669989498 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ARDUINO_IO\[6\] GND pin " "The pin \"ARDUINO_IO\[6\]\" is fed by GND" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 41 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1579669989498 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ARDUINO_IO\[7\] GND pin " "The pin \"ARDUINO_IO\[7\]\" is fed by GND" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 41 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1579669989498 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ARDUINO_IO\[8\] GND pin " "The pin \"ARDUINO_IO\[8\]\" is fed by GND" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 41 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1579669989498 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ARDUINO_IO\[9\] GND pin " "The pin \"ARDUINO_IO\[9\]\" is fed by GND" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 41 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1579669989498 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ARDUINO_IO\[10\] GND pin " "The pin \"ARDUINO_IO\[10\]\" is fed by GND" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 41 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1579669989498 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ARDUINO_IO\[11\] GND pin " "The pin \"ARDUINO_IO\[11\]\" is fed by GND" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 41 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1579669989498 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ARDUINO_IO\[12\] GND pin " "The pin \"ARDUINO_IO\[12\]\" is fed by GND" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 41 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1579669989498 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ARDUINO_IO\[13\] GND pin " "The pin \"ARDUINO_IO\[13\]\" is fed by GND" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 41 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1579669989498 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ARDUINO_IO\[14\] GND pin " "The pin \"ARDUINO_IO\[14\]\" is fed by GND" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 41 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1579669989498 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ARDUINO_IO\[15\] GND pin " "The pin \"ARDUINO_IO\[15\]\" is fed by GND" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 41 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1579669989498 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ARDUINO_RESET_N VCC pin " "The pin \"ARDUINO_RESET_N\" is fed by VCC" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 42 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1579669989498 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[0\] GND pin " "The pin \"GPIO\[0\]\" is fed by GND" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 44 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1579669989498 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[1\] GND pin " "The pin \"GPIO\[1\]\" is fed by GND" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 44 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1579669989498 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[2\] GND pin " "The pin \"GPIO\[2\]\" is fed by GND" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 44 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1579669989498 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[3\] GND pin " "The pin \"GPIO\[3\]\" is fed by GND" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 44 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1579669989498 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[4\] GND pin " "The pin \"GPIO\[4\]\" is fed by GND" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 44 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1579669989498 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[5\] GND pin " "The pin \"GPIO\[5\]\" is fed by GND" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 44 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1579669989498 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[6\] GND pin " "The pin \"GPIO\[6\]\" is fed by GND" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 44 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1579669989498 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[7\] GND pin " "The pin \"GPIO\[7\]\" is fed by GND" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 44 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1579669989498 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[8\] GND pin " "The pin \"GPIO\[8\]\" is fed by GND" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 44 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1579669989498 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[9\] GND pin " "The pin \"GPIO\[9\]\" is fed by GND" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 44 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1579669989498 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[10\] GND pin " "The pin \"GPIO\[10\]\" is fed by GND" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 44 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1579669989498 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[11\] GND pin " "The pin \"GPIO\[11\]\" is fed by GND" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 44 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1579669989498 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[12\] GND pin " "The pin \"GPIO\[12\]\" is fed by GND" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 44 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1579669989498 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[13\] GND pin " "The pin \"GPIO\[13\]\" is fed by GND" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 44 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1579669989498 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[14\] GND pin " "The pin \"GPIO\[14\]\" is fed by GND" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 44 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1579669989498 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[15\] GND pin " "The pin \"GPIO\[15\]\" is fed by GND" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 44 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1579669989498 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[16\] GND pin " "The pin \"GPIO\[16\]\" is fed by GND" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 44 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1579669989498 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[17\] GND pin " "The pin \"GPIO\[17\]\" is fed by GND" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 44 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1579669989498 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[18\] GND pin " "The pin \"GPIO\[18\]\" is fed by GND" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 44 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1579669989498 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[19\] GND pin " "The pin \"GPIO\[19\]\" is fed by GND" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 44 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1579669989498 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[20\] GND pin " "The pin \"GPIO\[20\]\" is fed by GND" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 44 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1579669989498 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[21\] GND pin " "The pin \"GPIO\[21\]\" is fed by GND" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 44 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1579669989498 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[22\] GND pin " "The pin \"GPIO\[22\]\" is fed by GND" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 44 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1579669989498 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[23\] GND pin " "The pin \"GPIO\[23\]\" is fed by GND" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 44 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1579669989498 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[24\] GND pin " "The pin \"GPIO\[24\]\" is fed by GND" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 44 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1579669989498 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[25\] GND pin " "The pin \"GPIO\[25\]\" is fed by GND" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 44 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1579669989498 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[26\] GND pin " "The pin \"GPIO\[26\]\" is fed by GND" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 44 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1579669989498 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[27\] GND pin " "The pin \"GPIO\[27\]\" is fed by GND" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 44 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1579669989498 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[28\] GND pin " "The pin \"GPIO\[28\]\" is fed by GND" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 44 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1579669989498 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[29\] GND pin " "The pin \"GPIO\[29\]\" is fed by GND" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 44 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1579669989498 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[30\] GND pin " "The pin \"GPIO\[30\]\" is fed by GND" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 44 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1579669989498 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[31\] GND pin " "The pin \"GPIO\[31\]\" is fed by GND" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 44 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1579669989498 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[32\] GND pin " "The pin \"GPIO\[32\]\" is fed by GND" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 44 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1579669989498 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[33\] GND pin " "The pin \"GPIO\[33\]\" is fed by GND" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 44 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1579669989498 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[34\] GND pin " "The pin \"GPIO\[34\]\" is fed by GND" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 44 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1579669989498 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[35\] GND pin " "The pin \"GPIO\[35\]\" is fed by GND" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 44 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1579669989498 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1579669989498 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_RESET_N~synth " "Node \"ARDUINO_RESET_N~synth\"" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 42 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1579669989525 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1579669989525 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579669989525 "|de10_lite_top|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579669989525 "|de10_lite_top|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579669989525 "|de10_lite_top|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579669989525 "|de10_lite_top|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579669989525 "|de10_lite_top|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579669989525 "|de10_lite_top|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579669989525 "|de10_lite_top|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579669989525 "|de10_lite_top|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579669989525 "|de10_lite_top|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579669989525 "|de10_lite_top|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579669989525 "|de10_lite_top|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579669989525 "|de10_lite_top|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579669989525 "|de10_lite_top|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] VCC " "Pin \"DRAM_BA\[0\]\" is stuck at VCC" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579669989525 "|de10_lite_top|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] VCC " "Pin \"DRAM_BA\[1\]\" is stuck at VCC" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579669989525 "|de10_lite_top|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N VCC " "Pin \"DRAM_CAS_N\" is stuck at VCC" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579669989525 "|de10_lite_top|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579669989525 "|de10_lite_top|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK VCC " "Pin \"DRAM_CLK\" is stuck at VCC" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579669989525 "|de10_lite_top|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N VCC " "Pin \"DRAM_CS_N\" is stuck at VCC" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579669989525 "|de10_lite_top|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM VCC " "Pin \"DRAM_LDQM\" is stuck at VCC" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579669989525 "|de10_lite_top|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM VCC " "Pin \"DRAM_UDQM\" is stuck at VCC" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579669989525 "|de10_lite_top|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N VCC " "Pin \"DRAM_RAS_N\" is stuck at VCC" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579669989525 "|de10_lite_top|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N VCC " "Pin \"DRAM_WE_N\" is stuck at VCC" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579669989525 "|de10_lite_top|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579669989525 "|de10_lite_top|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579669989525 "|de10_lite_top|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579669989525 "|de10_lite_top|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579669989525 "|de10_lite_top|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579669989525 "|de10_lite_top|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579669989525 "|de10_lite_top|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579669989525 "|de10_lite_top|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579669989525 "|de10_lite_top|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579669989525 "|de10_lite_top|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579669989525 "|de10_lite_top|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579669989525 "|de10_lite_top|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579669989525 "|de10_lite_top|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579669989525 "|de10_lite_top|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579669989525 "|de10_lite_top|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579669989525 "|de10_lite_top|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579669989525 "|de10_lite_top|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579669989525 "|de10_lite_top|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579669989525 "|de10_lite_top|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579669989525 "|de10_lite_top|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579669989525 "|de10_lite_top|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579669989525 "|de10_lite_top|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579669989525 "|de10_lite_top|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579669989525 "|de10_lite_top|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579669989525 "|de10_lite_top|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579669989525 "|de10_lite_top|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579669989525 "|de10_lite_top|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579669989525 "|de10_lite_top|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579669989525 "|de10_lite_top|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579669989525 "|de10_lite_top|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579669989525 "|de10_lite_top|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "GSENSOR_CS_N GND " "Pin \"GSENSOR_CS_N\" is stuck at GND" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579669989525 "|de10_lite_top|GSENSOR_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "GSENSOR_SCLK GND " "Pin \"GSENSOR_SCLK\" is stuck at GND" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579669989525 "|de10_lite_top|GSENSOR_SCLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1579669989525 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1579669989607 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1579669990104 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579669990104 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_CLK_10 " "No output dependent on input pin \"ADC_CLK_10\"" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1579669990166 "|de10_lite_top|ADC_CLK_10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK2_50 " "No output dependent on input pin \"MAX10_CLK2_50\"" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1579669990166 "|de10_lite_top|MAX10_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1579669990166 "|de10_lite_top|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1579669990166 "|de10_lite_top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1579669990166 "|de10_lite_top|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1579669990166 "|de10_lite_top|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1579669990166 "|de10_lite_top|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1579669990166 "|de10_lite_top|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1579669990166 "|de10_lite_top|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1579669990166 "|de10_lite_top|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1579669990166 "|de10_lite_top|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1579669990166 "|de10_lite_top|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1579669990166 "|de10_lite_top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1579669990166 "|de10_lite_top|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GSENSOR_INT\[1\] " "No output dependent on input pin \"GSENSOR_INT\[1\]\"" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1579669990166 "|de10_lite_top|GSENSOR_INT[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GSENSOR_INT\[2\] " "No output dependent on input pin \"GSENSOR_INT\[2\]\"" {  } { { "de10_lite_top.vhd" "" { Text "/home/lan/dev/fpga/de10/ce1911/dff1911/de10_lite_top.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1579669990166 "|de10_lite_top|GSENSOR_INT[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1579669990166 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "290 " "Implemented 290 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1579669990167 ""} { "Info" "ICUT_CUT_TM_OPINS" "97 " "Implemented 97 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1579669990167 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "71 " "Implemented 71 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1579669990167 ""} { "Info" "ICUT_CUT_TM_LCELLS" "105 " "Implemented 105 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1579669990167 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1579669990167 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 133 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 133 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "966 " "Peak virtual memory: 966 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1579669990178 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 21 23:13:10 2020 " "Processing ended: Tue Jan 21 23:13:10 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1579669990178 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1579669990178 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1579669990178 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1579669990178 ""}
