# India-RISC-V-Tapeout-Program-with-IITGN-VSD

## Week-0 Activities
All open-source EDA tools are required to be installed in Week-0.  

- [Tools Installation](week0.md)

---

## Week-1 Activities

- **Day 1**: Introduction to iverilog, gtkwave, VCD file, .lib file, simulation and synthesis  
- **Day 2**: Timing libs, hierarchical vs flat synthesis, and efficient flop coding styles  
- **Day 3**: Combinational and sequential optimizations  
- **Day 4**: GLS, blocking vs non-blocking, and synthesis-simulation mismatch  
- **Day 5**: Optimization in synthesis  

ðŸ‘‰ [Click here for Week-1 Labs](week1.md)

---

## Week-2 Activities

**Research: BabySoC Fundamentals & Functional Modelling**

- **Part 1 â€“ Theory (Conceptual Understanding)**  
  ðŸ“„ [Theory Activities](week2-part1-theory.pdf)

- **Part 2 â€“ Labs on Functional Modelling**  
  ðŸ“„ [Lab Activities](week2-part2-lab.pdf)

ðŸ‘‰ [Click here for Week-2 Activities](week2_BabySoC.md)

---

## Week-3 Activities

**The following link will provide the details of Week-3 Activities**

ðŸ‘‰ [Click here for Week-3 Activities](week3/week3.md)

- **Part 1 â€“ Post-Synthesis GLS**  
  [Part-1 Activities](week3/week3_p1_Post_Synthesis_GLS.md)

- **Part 2 â€“ Fundamentals of STA (Static Timing Analysis)**
  [Part-2 Activities](week3/week3_p2_Fundamentals_of_STA.md)

- **Part 3 â€“ Generate Timing Graphs with OpenSTA**
  [Part-3 Activities](week3/week3_p3_Generate_Timing_Graphs_with_OpenSTA.md)
