$date
	Sun Apr 23 18:02:38 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_Bit $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 1 # in $end
$var reg 1 $ load $end
$scope module bit0 $end
$var wire 1 " clk $end
$var wire 1 # in $end
$var wire 1 $ load $end
$var wire 1 % w0 $end
$var wire 1 ! out $end
$scope module dlatch_0 $end
$var wire 1 " clk $end
$var wire 1 ! q $end
$var wire 1 & w1 $end
$var wire 1 ' w10 $end
$var wire 1 ( w2 $end
$var wire 1 ) w3 $end
$var wire 1 * w4 $end
$var wire 1 + w5 $end
$var wire 1 , w6 $end
$var wire 1 - w7 $end
$var wire 1 . w8 $end
$var wire 1 / w9 $end
$var wire 1 % d $end
$upscope $end
$scope module mux_0 $end
$var wire 1 ! a $end
$var wire 1 # b $end
$var wire 1 % out $end
$var wire 1 $ sel $end
$var wire 1 0 w1 $end
$var wire 1 1 w2 $end
$var wire 1 2 w3 $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
02
11
10
x/
x.
1-
x,
x+
1*
x)
1(
x'
1&
0%
1$
0#
0"
x!
$end
#1
1,
0+
1)
1.
1/
0*
0-
1"
#2
0!
1'
0/
1*
1-
0"
#3
1/
0*
0-
12
1"
0$
#4
0/
1*
1-
0"
#5
1/
0*
0-
1"
#6
0/
1*
1-
02
0"
1$
#7
1/
0*
0-
1"
#8
0/
1*
1-
0"
#9
1/
0*
0-
12
1"
0$
1#
#10
0/
1*
1-
0"
#11
1/
0*
0-
1"
#12
0&
0/
1%
1*
1-
01
02
0"
1$
#13
0)
0,
1+
1/
0(
0-
1"
#14
0'
1!
0.
1(
1-
0"
#15
0)
1*
0&
1.
00
1%
0(
0-
12
11
1"
0$
0#
#16
0.
1(
1-
0"
#17
1.
0(
0-
1"
#18
0.
1(
1-
0"
