$date
  Wed Aug 27 12:09:01 2025
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module tb_xor_not_gate $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var reg 1 # y1 $end
$var reg 1 $ y2 $end
$scope module dut $end
$var reg 1 % a $end
$var reg 1 & b $end
$var reg 1 ' y1 $end
$var reg 1 ( y2 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
1$
0%
0&
0'
1(
#10000000
1"
1#
1&
1'
#20000000
1!
0"
0$
1%
0&
0(
#30000000
1"
0#
1&
0'
#40000000
