Analysis & Synthesis report for pcie_core_example_chaining_top
Sun Nov 17 18:49:05 2013
Quartus II Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|cstate_tx
 11. State Machine - |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|cstate_rx
 12. State Machine - |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|cstate_rx
 13. State Machine - |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|cstate_tx
 14. State Machine - |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|cstate
 15. State Machine - |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|cstate_last
 16. State Machine - |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state
 17. State Machine - |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state
 18. State Machine - |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|mdio_cycle
 19. State Machine - |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate
 20. State Machine - |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|serdes_rst_state
 21. Registers Protected by Synthesis
 22. Registers Removed During Synthesis
 23. Removed Registers Triggering Further Register Optimizations
 24. General Register Statistics
 25. Inverted Register Statistics
 26. Multiplexer Restructuring Statistics (Restructuring Performed)
 27. Source assignments for pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes
 28. Source assignments for pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|pciexp_dcram:quartus_compile_ram|altsyncram:altsyncram_component|altsyncram_jlh1:auto_generated
 29. Source assignments for pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component
 30. Source assignments for pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio
 31. Source assignments for pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|altsyncram:\xhdl0:rx_buffer_cpl_tagram|altsyncram_reo3:auto_generated
 32. Source assignments for pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|scfifo:tx_data_fifo_128|scfifo_5na1:auto_generated|a_dpfifo_gk31:dpfifo|altsyncram_f5e1:FIFOram
 33. Source assignments for pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|altsyncram_56e1:FIFOram
 34. Source assignments for pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_2ma1:auto_generated|a_dpfifo_dj31:dpfifo|altsyncram_93e1:FIFOram
 35. Source assignments for pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|scfifo:write_scfifo|scfifo_7ab1:auto_generated|a_dpfifo_i741:dpfifo|altsyncram_l2e1:FIFOram
 36. Source assignments for pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altsyncram:ep_dpram|altsyncram_dar3:auto_generated
 37. Source assignments for pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_2ma1:auto_generated|a_dpfifo_dj31:dpfifo|altsyncram_93e1:FIFOram
 38. Source assignments for pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:tag_scfifo_first_descriptor|scfifo_p1a1:auto_generated|a_dpfifo_4v21:dpfifo|altsyncram_bvd1:FIFOram
 39. Source assignments for pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:tag_scfifo_second_descriptor|scfifo_1me1:auto_generated|a_dpfifo_cj71:dpfifo|altsyncram_3rf1:FIFOram
 40. Source assignments for pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|altsyncram:tag_dpram|altsyncram_44p3:auto_generated
 41. Source assignments for pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:rx_data_fifo|scfifo_ola1:auto_generated|a_dpfifo_3j31:dpfifo|altsyncram_m2e1:FIFOram
 42. Source assignments for pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo|scfifo_cbc1:auto_generated|a_dpfifo_2741:dpfifo|altsyncram_n2e1:FIFOram
 43. Source assignments for pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|altshift_taps:reg_wr_addr_rtl_0|shift_taps_9om:auto_generated|altsyncram_m5b1:altsyncram2
 44. Parameter Settings for User Entity Instance: pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_serdes:serdes
 45. Parameter Settings for User Entity Instance: pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component
 46. Parameter Settings for User Entity Instance: pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component|altpll:pll0
 47. Parameter Settings for User Entity Instance: pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst
 48. Parameter Settings for User Entity Instance: pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|pciexp_dcram:quartus_compile_ram
 49. Parameter Settings for User Entity Instance: pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|pciexp_dcram:quartus_compile_ram|altsyncram:altsyncram_component
 50. Parameter Settings for User Entity Instance: pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0
 51. Parameter Settings for User Entity Instance: pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_txcred_patch:txcred_patch0
 52. Parameter Settings for User Entity Instance: pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_txcred_patch:txcred_patch1
 53. Parameter Settings for User Entity Instance: pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb
 54. Parameter Settings for User Entity Instance: pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_compare:pre_amble_cmpr
 55. Parameter Settings for User Entity Instance: pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_compare:rd_data_output_cmpr
 56. Parameter Settings for User Entity Instance: pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_compare:state_mc_cmpr
 57. Parameter Settings for User Entity Instance: pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter
 58. Parameter Settings for User Entity Instance: pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_decode:state_mc_decode
 59. Parameter Settings for User Entity Instance: pcie_core_example_chaining_pipen1b:core|altpcierd_reconfig_clk_pll:reconfig_pll|altpll:altpll_component
 60. Parameter Settings for User Entity Instance: pcie_core_example_chaining_pipen1b:core|altpcierd_tl_cfg_sample:cfgbus
 61. Parameter Settings for User Entity Instance: pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app
 62. Parameter Settings for User Entity Instance: pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i
 63. Parameter Settings for User Entity Instance: pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|altsyncram:\xhdl0:rx_buffer_cpl_tagram
 64. Parameter Settings for User Entity Instance: pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64
 65. Parameter Settings for User Entity Instance: pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|scfifo:tx_data_fifo_128
 66. Parameter Settings for User Entity Instance: pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64
 67. Parameter Settings for User Entity Instance: pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128
 68. Parameter Settings for User Entity Instance: pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb
 69. Parameter Settings for User Entity Instance: pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write
 70. Parameter Settings for User Entity Instance: pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg
 71. Parameter Settings for User Entity Instance: pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor
 72. Parameter Settings for User Entity Instance: pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|add_sub_descriptor:addr64_add|lpm_add_sub:lpm_add_sub_component
 73. Parameter Settings for User Entity Instance: pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo
 74. Parameter Settings for User Entity Instance: pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester
 75. Parameter Settings for User Entity Instance: pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|add_sub_write_req:addr64_add|lpm_add_sub:lpm_add_sub_component
 76. Parameter Settings for User Entity Instance: pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|add_sub_write_req:addr64_add_eplast|lpm_add_sub:lpm_add_sub_component
 77. Parameter Settings for User Entity Instance: pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|scfifo:write_scfifo
 78. Parameter Settings for User Entity Instance: pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altsyncram:ep_dpram
 79. Parameter Settings for User Entity Instance: pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read
 80. Parameter Settings for User Entity Instance: pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg
 81. Parameter Settings for User Entity Instance: pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor
 82. Parameter Settings for User Entity Instance: pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|add_sub_descriptor:addr64_add|lpm_add_sub:lpm_add_sub_component
 83. Parameter Settings for User Entity Instance: pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo
 84. Parameter Settings for User Entity Instance: pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester
 85. Parameter Settings for User Entity Instance: pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|add_sub_dmard64:addr64_add|lpm_add_sub:lpm_add_sub_component
 86. Parameter Settings for User Entity Instance: pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|add_sub_dmard64_cst:addr64_add_eplast|lpm_add_sub:lpm_add_sub_component
 87. Parameter Settings for User Entity Instance: pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:tag_scfifo_first_descriptor
 88. Parameter Settings for User Entity Instance: pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:tag_scfifo_second_descriptor
 89. Parameter Settings for User Entity Instance: pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|altsyncram:tag_dpram
 90. Parameter Settings for User Entity Instance: pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:rx_data_fifo
 91. Parameter Settings for User Entity Instance: pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave
 92. Parameter Settings for User Entity Instance: pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf
 93. Parameter Settings for User Entity Instance: pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo
 94. Parameter Settings for User Entity Instance: pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rxtx_pipe:rxtx_pipe
 95. Parameter Settings for Inferred Entity Instance: pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|altshift_taps:reg_wr_addr_rtl_0
 96. altpll Parameter Settings by Entity Instance
 97. altsyncram Parameter Settings by Entity Instance
 98. scfifo Parameter Settings by Entity Instance
 99. altshift_taps Parameter Settings by Entity Instance
100. Port Connectivity Checks: "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rxtx_pipe:rxtx_pipe"
101. Port Connectivity Checks: "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave"
102. Port Connectivity Checks: "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|add_sub_dmard64_cst:addr64_add_eplast"
103. Port Connectivity Checks: "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|add_sub_dmard64:addr64_add"
104. Port Connectivity Checks: "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester"
105. Port Connectivity Checks: "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|add_sub_descriptor:addr64_add"
106. Port Connectivity Checks: "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor"
107. Port Connectivity Checks: "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read"
108. Port Connectivity Checks: "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|add_sub_write_req:addr64_add_eplast"
109. Port Connectivity Checks: "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|add_sub_write_req:addr64_add"
110. Port Connectivity Checks: "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester"
111. Port Connectivity Checks: "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|add_sub_descriptor:addr64_add"
112. Port Connectivity Checks: "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write"
113. Port Connectivity Checks: "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb"
114. Port Connectivity Checks: "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64"
115. Port Connectivity Checks: "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64"
116. Port Connectivity Checks: "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_msi:altpcierd_cdma_ast_msi_i"
117. Port Connectivity Checks: "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app"
118. Port Connectivity Checks: "pcie_core_example_chaining_pipen1b:core|altpcierd_cplerr_lmi:lmi_blk"
119. Port Connectivity Checks: "pcie_core_example_chaining_pipen1b:core|altpcierd_tl_cfg_sample:cfgbus"
120. Port Connectivity Checks: "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap"
121. Port Connectivity Checks: "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus"
122. Port Connectivity Checks: "pcie_core_example_chaining_pipen1b:core"
123. Port Connectivity Checks: "altpcierd_compliance_test:pcie_compliance_test_enable"
124. Elapsed Time Per Partition
125. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Nov 17 18:49:04 2013          ;
; Quartus II Version                 ; 10.1 Build 197 01/19/2011 SP 1 SJ Full Version ;
; Revision Name                      ; pcie_core_example_chaining_top                 ;
; Top-level Entity Name              ; pcie_core_example_chaining_top                 ;
; Family                             ; Cyclone IV GX                                  ;
; Total logic elements               ; 5,761                                          ;
;     Total combinational functions  ; 4,404                                          ;
;     Dedicated logic registers      ; 3,951                                          ;
; Total registers                    ; 0                                              ;
; Total pins                         ; 22                                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 282,660                                        ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total GXB Receiver Channel PCS     ; 1                                              ;
; Total GXB Receiver Channel PMA     ; 1                                              ;
; Total GXB Transmitter Channel PCS  ; 1                                              ;
; Total GXB Transmitter Channel PMA  ; 1                                              ;
; Total PLLs                         ; 2                                              ;
+------------------------------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                                ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+
; Option                                                                     ; Setting                        ; Default Value                  ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+
; Device                                                                     ; EP4CGX22CF19C6                 ;                                ;
; Top-level entity name                                                      ; pcie_core_example_chaining_top ; pcie_core_example_chaining_top ;
; Family name                                                                ; Cyclone IV GX                  ; Cyclone IV GX                  ;
; Use smart compilation                                                      ; Off                            ; Off                            ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                             ; On                             ;
; Enable compact report table                                                ; Off                            ; Off                            ;
; Restructure Multiplexers                                                   ; Auto                           ; Auto                           ;
; Create Debugging Nodes for IP Cores                                        ; Off                            ; Off                            ;
; Preserve fewer node names                                                  ; On                             ; On                             ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                            ; Off                            ;
; Verilog Version                                                            ; Verilog_2001                   ; Verilog_2001                   ;
; VHDL Version                                                               ; VHDL_1993                      ; VHDL_1993                      ;
; State Machine Processing                                                   ; Auto                           ; Auto                           ;
; Safe State Machine                                                         ; Off                            ; Off                            ;
; Extract Verilog State Machines                                             ; On                             ; On                             ;
; Extract VHDL State Machines                                                ; On                             ; On                             ;
; Ignore Verilog initial constructs                                          ; Off                            ; Off                            ;
; Iteration limit for constant Verilog loops                                 ; 5000                           ; 5000                           ;
; Iteration limit for non-constant Verilog loops                             ; 250                            ; 250                            ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                             ; On                             ;
; Parallel Synthesis                                                         ; On                             ; On                             ;
; DSP Block Balancing                                                        ; Auto                           ; Auto                           ;
; NOT Gate Push-Back                                                         ; On                             ; On                             ;
; Power-Up Don't Care                                                        ; On                             ; On                             ;
; Remove Redundant Logic Cells                                               ; Off                            ; Off                            ;
; Remove Duplicate Registers                                                 ; On                             ; On                             ;
; Ignore CARRY Buffers                                                       ; Off                            ; Off                            ;
; Ignore CASCADE Buffers                                                     ; Off                            ; Off                            ;
; Ignore GLOBAL Buffers                                                      ; Off                            ; Off                            ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                            ; Off                            ;
; Ignore LCELL Buffers                                                       ; Off                            ; Off                            ;
; Ignore SOFT Buffers                                                        ; On                             ; On                             ;
; Limit AHDL Integers to 32 Bits                                             ; Off                            ; Off                            ;
; Optimization Technique                                                     ; Balanced                       ; Balanced                       ;
; Carry Chain Length                                                         ; 70                             ; 70                             ;
; Auto Carry Chains                                                          ; On                             ; On                             ;
; Auto Open-Drain Pins                                                       ; On                             ; On                             ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                            ; Off                            ;
; Auto ROM Replacement                                                       ; On                             ; On                             ;
; Auto RAM Replacement                                                       ; On                             ; On                             ;
; Auto DSP Block Replacement                                                 ; On                             ; On                             ;
; Auto Shift Register Replacement                                            ; Auto                           ; Auto                           ;
; Auto Clock Enable Replacement                                              ; On                             ; On                             ;
; Strict RAM Replacement                                                     ; Off                            ; Off                            ;
; Allow Synchronous Control Signals                                          ; On                             ; On                             ;
; Force Use of Synchronous Clear Signals                                     ; Off                            ; Off                            ;
; Auto RAM Block Balancing                                                   ; On                             ; On                             ;
; Auto RAM to Logic Cell Conversion                                          ; Off                            ; Off                            ;
; Auto Resource Sharing                                                      ; Off                            ; Off                            ;
; Allow Any RAM Size For Recognition                                         ; Off                            ; Off                            ;
; Allow Any ROM Size For Recognition                                         ; Off                            ; Off                            ;
; Allow Any Shift Register Size For Recognition                              ; Off                            ; Off                            ;
; Use LogicLock Constraints during Resource Balancing                        ; On                             ; On                             ;
; Ignore translate_off and synthesis_off directives                          ; Off                            ; Off                            ;
; Timing-Driven Synthesis                                                    ; On                             ; On                             ;
; Report Parameter Settings                                                  ; On                             ; On                             ;
; Report Source Assignments                                                  ; On                             ; On                             ;
; Report Connectivity Checks                                                 ; On                             ; On                             ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                            ; Off                            ;
; Synchronization Register Chain Length                                      ; 2                              ; 2                              ;
; PowerPlay Power Optimization                                               ; Normal compilation             ; Normal compilation             ;
; HDL message level                                                          ; Level2                         ; Level2                         ;
; Suppress Register Optimization Related Messages                            ; Off                            ; Off                            ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000                           ; 5000                           ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                            ; 100                            ;
; Clock MUX Protection                                                       ; On                             ; On                             ;
; Auto Gated Clock Conversion                                                ; Off                            ; Off                            ;
; Block Design Naming                                                        ; Auto                           ; Auto                           ;
; SDC constraint protection                                                  ; Off                            ; Off                            ;
; Synthesis Effort                                                           ; Auto                           ; Auto                           ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                             ; On                             ;
; Analysis & Synthesis Message Level                                         ; Medium                         ; Medium                         ;
; Disable Register Merging Across Hierarchies                                ; Auto                           ; Auto                           ;
; Resource Aware Inference For Block RAM                                     ; On                             ; On                             ;
; Synthesis Seed                                                             ; 1                              ; 1                              ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ; < 0.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                    ;
+----------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------------------------+
; File Name with User-Entered Path       ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                          ;
+----------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------------------------+
; ../../pcie_core.vhd                    ; yes             ; User Wizard-Generated File             ; C:/temp/PCIE/Cyclone/PCIE_CORE/pcie_core.vhd                                                          ;
; ../../pcie_core_core.vhd               ; yes             ; User VHDL File                         ; C:/temp/PCIE/Cyclone/PCIE_CORE/pcie_core_core.vhd                                                     ;
; pcie_core_example_chaining_top.vhd     ; yes             ; Auto-Found VHDL File                   ; C:/temp/PCIE/Cyclone/PCIE_CORE/pcie_core_examples/chaining_dma/pcie_core_example_chaining_top.vhd     ;
; altpcierd_compliance_test.vhd          ; yes             ; Auto-Found VHDL File                   ; C:/temp/PCIE/Cyclone/PCIE_CORE/pcie_core_examples/chaining_dma/altpcierd_compliance_test.vhd          ;
; pcie_core_example_chaining_pipen1b.vhd ; yes             ; Auto-Found VHDL File                   ; C:/temp/PCIE/Cyclone/PCIE_CORE/pcie_core_examples/chaining_dma/pcie_core_example_chaining_pipen1b.vhd ;
; pcie_core_plus.vhd                     ; yes             ; Auto-Found VHDL File                   ; C:/temp/PCIE/Cyclone/PCIE_CORE/pcie_core_examples/chaining_dma/pcie_core_plus.vhd                     ;
; pcie_core_serdes.vhd                   ; yes             ; Auto-Found Wizard-Generated File       ; C:/temp/PCIE/Cyclone/PCIE_CORE/pcie_core_serdes.vhd                                                   ;
; altpll.tdf                             ; yes             ; Megafunction                           ; c:/altera/10.1/quartus/libraries/megafunctions/altpll.tdf                                             ;
; db/altpll_nn81.tdf                     ; yes             ; Auto-Generated Megafunction            ; C:/temp/PCIE/Cyclone/PCIE_CORE/pcie_core_examples/chaining_dma/db/altpll_nn81.tdf                     ;
; altpcie_rs_serdes.v                    ; yes             ; Auto-Found Verilog HDL File            ; C:/temp/PCIE/Cyclone/PCIE_CORE/pci_express_compiler-library/altpcie_rs_serdes.v                       ;
; altpcie_hip_pipen1b.v                  ; yes             ; Encrypted Auto-Found Verilog HDL File  ; C:/temp/PCIE/Cyclone/PCIE_CORE/pci_express_compiler-library/altpcie_hip_pipen1b.v                     ;
; pciexp_dcram.v                         ; yes             ; Encrypted Auto-Found Verilog HDL File  ; C:/temp/PCIE/Cyclone/PCIE_CORE/pci_express_compiler-library/pciexp_dcram.v                            ;
; altsyncram.tdf                         ; yes             ; Megafunction                           ; c:/altera/10.1/quartus/libraries/megafunctions/altsyncram.tdf                                         ;
; db/altsyncram_jlh1.tdf                 ; yes             ; Auto-Generated Megafunction            ; C:/temp/PCIE/Cyclone/PCIE_CORE/pcie_core_examples/chaining_dma/db/altsyncram_jlh1.tdf                 ;
; db/decode_g0b.tdf                      ; yes             ; Auto-Generated Megafunction            ; C:/temp/PCIE/Cyclone/PCIE_CORE/pcie_core_examples/chaining_dma/db/decode_g0b.tdf                      ;
; db/decode_9ca.tdf                      ; yes             ; Auto-Generated Megafunction            ; C:/temp/PCIE/Cyclone/PCIE_CORE/pcie_core_examples/chaining_dma/db/decode_9ca.tdf                      ;
; db/mux_4ub.tdf                         ; yes             ; Auto-Generated Megafunction            ; C:/temp/PCIE/Cyclone/PCIE_CORE/pcie_core_examples/chaining_dma/db/mux_4ub.tdf                         ;
; altpcie_reconfig_3cgx.v                ; yes             ; Auto-Found Wizard-Generated File       ; C:/temp/PCIE/Cyclone/PCIE_CORE/pci_express_compiler-library/altpcie_reconfig_3cgx.v                   ;
; alt_cal_c3gxb.v                        ; yes             ; Megafunction                           ; c:/altera/10.1/quartus/libraries/megafunctions/alt_cal_c3gxb.v                                        ;
; lpm_mux.tdf                            ; yes             ; Megafunction                           ; c:/altera/10.1/quartus/libraries/megafunctions/lpm_mux.tdf                                            ;
; db/mux_4vc.tdf                         ; yes             ; Auto-Generated Megafunction            ; C:/temp/PCIE/Cyclone/PCIE_CORE/pcie_core_examples/chaining_dma/db/mux_4vc.tdf                         ;
; lpm_compare.tdf                        ; yes             ; Megafunction                           ; c:/altera/10.1/quartus/libraries/megafunctions/lpm_compare.tdf                                        ;
; db/cmpr_87e.tdf                        ; yes             ; Auto-Generated Megafunction            ; C:/temp/PCIE/Cyclone/PCIE_CORE/pcie_core_examples/chaining_dma/db/cmpr_87e.tdf                        ;
; db/cmpr_kae.tdf                        ; yes             ; Auto-Generated Megafunction            ; C:/temp/PCIE/Cyclone/PCIE_CORE/pcie_core_examples/chaining_dma/db/cmpr_kae.tdf                        ;
; db/cmpr_usd.tdf                        ; yes             ; Auto-Generated Megafunction            ; C:/temp/PCIE/Cyclone/PCIE_CORE/pcie_core_examples/chaining_dma/db/cmpr_usd.tdf                        ;
; lpm_counter.tdf                        ; yes             ; Megafunction                           ; c:/altera/10.1/quartus/libraries/megafunctions/lpm_counter.tdf                                        ;
; db/cntr_29h.tdf                        ; yes             ; Auto-Generated Megafunction            ; C:/temp/PCIE/Cyclone/PCIE_CORE/pcie_core_examples/chaining_dma/db/cntr_29h.tdf                        ;
; lpm_decode.tdf                         ; yes             ; Megafunction                           ; c:/altera/10.1/quartus/libraries/megafunctions/lpm_decode.tdf                                         ;
; db/decode_8ff.tdf                      ; yes             ; Auto-Generated Megafunction            ; C:/temp/PCIE/Cyclone/PCIE_CORE/pcie_core_examples/chaining_dma/db/decode_8ff.tdf                      ;
; pcie_core_rs_hip.vhd                   ; yes             ; Auto-Found VHDL File                   ; C:/temp/PCIE/Cyclone/PCIE_CORE/pcie_core_examples/chaining_dma/pcie_core_rs_hip.vhd                   ;
; altpcierd_reconfig_clk_pll.vhd         ; yes             ; Auto-Found Wizard-Generated File       ; C:/temp/PCIE/Cyclone/PCIE_CORE/pcie_core_examples/chaining_dma/altpcierd_reconfig_clk_pll.vhd         ;
; db/altpcierd_reconfig_clk_pll_altpll.v ; yes             ; Auto-Generated Megafunction            ; C:/temp/PCIE/Cyclone/PCIE_CORE/pcie_core_examples/chaining_dma/db/altpcierd_reconfig_clk_pll_altpll.v ;
; altpcierd_tl_cfg_sample.vhd            ; yes             ; Auto-Found VHDL File                   ; C:/temp/PCIE/Cyclone/PCIE_CORE/pcie_core_examples/chaining_dma/altpcierd_tl_cfg_sample.vhd            ;
; altpcierd_cplerr_lmi.vhd               ; yes             ; Auto-Found VHDL File                   ; C:/temp/PCIE/Cyclone/PCIE_CORE/pcie_core_examples/chaining_dma/altpcierd_cplerr_lmi.vhd               ;
; altpcierd_example_app_chaining.vhd     ; yes             ; Auto-Found VHDL File                   ; C:/temp/PCIE/Cyclone/PCIE_CORE/pcie_core_examples/chaining_dma/altpcierd_example_app_chaining.vhd     ;
; altpcierd_cpld_rx_buffer.vhd           ; yes             ; Auto-Found VHDL File                   ; C:/temp/PCIE/Cyclone/PCIE_CORE/pcie_core_examples/chaining_dma/altpcierd_cpld_rx_buffer.vhd           ;
; db/altsyncram_reo3.tdf                 ; yes             ; Auto-Generated Megafunction            ; C:/temp/PCIE/Cyclone/PCIE_CORE/pcie_core_examples/chaining_dma/db/altsyncram_reo3.tdf                 ;
; altpcierd_cdma_ast_msi.vhd             ; yes             ; Auto-Found VHDL File                   ; C:/temp/PCIE/Cyclone/PCIE_CORE/pcie_core_examples/chaining_dma/altpcierd_cdma_ast_msi.vhd             ;
; altpcierd_cdma_ast_tx_64.vhd           ; yes             ; Auto-Found VHDL File                   ; C:/temp/PCIE/Cyclone/PCIE_CORE/pcie_core_examples/chaining_dma/altpcierd_cdma_ast_tx_64.vhd           ;
; scfifo.tdf                             ; yes             ; Megafunction                           ; c:/altera/10.1/quartus/libraries/megafunctions/scfifo.tdf                                             ;
; db/scfifo_5na1.tdf                     ; yes             ; Auto-Generated Megafunction            ; C:/temp/PCIE/Cyclone/PCIE_CORE/pcie_core_examples/chaining_dma/db/scfifo_5na1.tdf                     ;
; db/a_dpfifo_gk31.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/temp/PCIE/Cyclone/PCIE_CORE/pcie_core_examples/chaining_dma/db/a_dpfifo_gk31.tdf                   ;
; db/altsyncram_f5e1.tdf                 ; yes             ; Auto-Generated Megafunction            ; C:/temp/PCIE/Cyclone/PCIE_CORE/pcie_core_examples/chaining_dma/db/altsyncram_f5e1.tdf                 ;
; db/cmpr_c09.tdf                        ; yes             ; Auto-Generated Megafunction            ; C:/temp/PCIE/Cyclone/PCIE_CORE/pcie_core_examples/chaining_dma/db/cmpr_c09.tdf                        ;
; db/cntr_ndb.tdf                        ; yes             ; Auto-Generated Megafunction            ; C:/temp/PCIE/Cyclone/PCIE_CORE/pcie_core_examples/chaining_dma/db/cntr_ndb.tdf                        ;
; db/cntr_4e7.tdf                        ; yes             ; Auto-Generated Megafunction            ; C:/temp/PCIE/Cyclone/PCIE_CORE/pcie_core_examples/chaining_dma/db/cntr_4e7.tdf                        ;
; db/cntr_odb.tdf                        ; yes             ; Auto-Generated Megafunction            ; C:/temp/PCIE/Cyclone/PCIE_CORE/pcie_core_examples/chaining_dma/db/cntr_odb.tdf                        ;
; altpcierd_cdma_ast_rx_64.vhd           ; yes             ; Auto-Found VHDL File                   ; C:/temp/PCIE/Cyclone/PCIE_CORE/pcie_core_examples/chaining_dma/altpcierd_cdma_ast_rx_64.vhd           ;
; db/scfifo_7vb1.tdf                     ; yes             ; Auto-Generated Megafunction            ; C:/temp/PCIE/Cyclone/PCIE_CORE/pcie_core_examples/chaining_dma/db/scfifo_7vb1.tdf                     ;
; db/a_dpfifo_rk31.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/temp/PCIE/Cyclone/PCIE_CORE/pcie_core_examples/chaining_dma/db/a_dpfifo_rk31.tdf                   ;
; db/altsyncram_56e1.tdf                 ; yes             ; Auto-Generated Megafunction            ; C:/temp/PCIE/Cyclone/PCIE_CORE/pcie_core_examples/chaining_dma/db/altsyncram_56e1.tdf                 ;
; db/cmpr_d09.tdf                        ; yes             ; Auto-Generated Megafunction            ; C:/temp/PCIE/Cyclone/PCIE_CORE/pcie_core_examples/chaining_dma/db/cmpr_d09.tdf                        ;
; db/cntr_5e7.tdf                        ; yes             ; Auto-Generated Megafunction            ; C:/temp/PCIE/Cyclone/PCIE_CORE/pcie_core_examples/chaining_dma/db/cntr_5e7.tdf                        ;
; db/cntr_pdb.tdf                        ; yes             ; Auto-Generated Megafunction            ; C:/temp/PCIE/Cyclone/PCIE_CORE/pcie_core_examples/chaining_dma/db/cntr_pdb.tdf                        ;
; altpcierd_cdma_app_icm.vhd             ; yes             ; Auto-Found VHDL File                   ; C:/temp/PCIE/Cyclone/PCIE_CORE/pcie_core_examples/chaining_dma/altpcierd_cdma_app_icm.vhd             ;
; altpcierd_dma_dt.vhd                   ; yes             ; Auto-Found VHDL File                   ; C:/temp/PCIE/Cyclone/PCIE_CORE/pcie_core_examples/chaining_dma/altpcierd_dma_dt.vhd                   ;
; altpcierd_dma_prg_reg.vhd              ; yes             ; Auto-Found VHDL File                   ; C:/temp/PCIE/Cyclone/PCIE_CORE/pcie_core_examples/chaining_dma/altpcierd_dma_prg_reg.vhd              ;
; altpcierd_dma_descriptor.vhd           ; yes             ; Auto-Found VHDL File                   ; C:/temp/PCIE/Cyclone/PCIE_CORE/pcie_core_examples/chaining_dma/altpcierd_dma_descriptor.vhd           ;
; lpm_add_sub.tdf                        ; yes             ; Megafunction                           ; c:/altera/10.1/quartus/libraries/megafunctions/lpm_add_sub.tdf                                        ;
; db/add_sub_3sj.tdf                     ; yes             ; Auto-Generated Megafunction            ; C:/temp/PCIE/Cyclone/PCIE_CORE/pcie_core_examples/chaining_dma/db/add_sub_3sj.tdf                     ;
; db/scfifo_2ma1.tdf                     ; yes             ; Auto-Generated Megafunction            ; C:/temp/PCIE/Cyclone/PCIE_CORE/pcie_core_examples/chaining_dma/db/scfifo_2ma1.tdf                     ;
; db/a_dpfifo_dj31.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/temp/PCIE/Cyclone/PCIE_CORE/pcie_core_examples/chaining_dma/db/a_dpfifo_dj31.tdf                   ;
; db/altsyncram_93e1.tdf                 ; yes             ; Auto-Generated Megafunction            ; C:/temp/PCIE/Cyclone/PCIE_CORE/pcie_core_examples/chaining_dma/db/altsyncram_93e1.tdf                 ;
; altpcierd_write_dma_requester.vhd      ; yes             ; Auto-Found VHDL File                   ; C:/temp/PCIE/Cyclone/PCIE_CORE/pcie_core_examples/chaining_dma/altpcierd_write_dma_requester.vhd      ;
; db/add_sub_nvj.tdf                     ; yes             ; Auto-Generated Megafunction            ; C:/temp/PCIE/Cyclone/PCIE_CORE/pcie_core_examples/chaining_dma/db/add_sub_nvj.tdf                     ;
; db/scfifo_7ab1.tdf                     ; yes             ; Auto-Generated Megafunction            ; C:/temp/PCIE/Cyclone/PCIE_CORE/pcie_core_examples/chaining_dma/db/scfifo_7ab1.tdf                     ;
; db/a_dpfifo_i741.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/temp/PCIE/Cyclone/PCIE_CORE/pcie_core_examples/chaining_dma/db/a_dpfifo_i741.tdf                   ;
; db/altsyncram_l2e1.tdf                 ; yes             ; Auto-Generated Megafunction            ; C:/temp/PCIE/Cyclone/PCIE_CORE/pcie_core_examples/chaining_dma/db/altsyncram_l2e1.tdf                 ;
; db/altsyncram_dar3.tdf                 ; yes             ; Auto-Generated Megafunction            ; C:/temp/PCIE/Cyclone/PCIE_CORE/pcie_core_examples/chaining_dma/db/altsyncram_dar3.tdf                 ;
; altpcierd_read_dma_requester.vhd       ; yes             ; Auto-Found VHDL File                   ; C:/temp/PCIE/Cyclone/PCIE_CORE/pcie_core_examples/chaining_dma/altpcierd_read_dma_requester.vhd       ;
; db/scfifo_p1a1.tdf                     ; yes             ; Auto-Generated Megafunction            ; C:/temp/PCIE/Cyclone/PCIE_CORE/pcie_core_examples/chaining_dma/db/scfifo_p1a1.tdf                     ;
; db/a_dpfifo_4v21.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/temp/PCIE/Cyclone/PCIE_CORE/pcie_core_examples/chaining_dma/db/a_dpfifo_4v21.tdf                   ;
; db/altsyncram_bvd1.tdf                 ; yes             ; Auto-Generated Megafunction            ; C:/temp/PCIE/Cyclone/PCIE_CORE/pcie_core_examples/chaining_dma/db/altsyncram_bvd1.tdf                 ;
; db/scfifo_1me1.tdf                     ; yes             ; Auto-Generated Megafunction            ; C:/temp/PCIE/Cyclone/PCIE_CORE/pcie_core_examples/chaining_dma/db/scfifo_1me1.tdf                     ;
; db/a_dpfifo_cj71.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/temp/PCIE/Cyclone/PCIE_CORE/pcie_core_examples/chaining_dma/db/a_dpfifo_cj71.tdf                   ;
; db/altsyncram_3rf1.tdf                 ; yes             ; Auto-Generated Megafunction            ; C:/temp/PCIE/Cyclone/PCIE_CORE/pcie_core_examples/chaining_dma/db/altsyncram_3rf1.tdf                 ;
; db/altsyncram_44p3.tdf                 ; yes             ; Auto-Generated Megafunction            ; C:/temp/PCIE/Cyclone/PCIE_CORE/pcie_core_examples/chaining_dma/db/altsyncram_44p3.tdf                 ;
; db/scfifo_ola1.tdf                     ; yes             ; Auto-Generated Megafunction            ; C:/temp/PCIE/Cyclone/PCIE_CORE/pcie_core_examples/chaining_dma/db/scfifo_ola1.tdf                     ;
; db/a_dpfifo_3j31.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/temp/PCIE/Cyclone/PCIE_CORE/pcie_core_examples/chaining_dma/db/a_dpfifo_3j31.tdf                   ;
; db/altsyncram_m2e1.tdf                 ; yes             ; Auto-Generated Megafunction            ; C:/temp/PCIE/Cyclone/PCIE_CORE/pcie_core_examples/chaining_dma/db/altsyncram_m2e1.tdf                 ;
; db/cmpr_b09.tdf                        ; yes             ; Auto-Generated Megafunction            ; C:/temp/PCIE/Cyclone/PCIE_CORE/pcie_core_examples/chaining_dma/db/cmpr_b09.tdf                        ;
; db/cntr_mdb.tdf                        ; yes             ; Auto-Generated Megafunction            ; C:/temp/PCIE/Cyclone/PCIE_CORE/pcie_core_examples/chaining_dma/db/cntr_mdb.tdf                        ;
; db/cntr_3e7.tdf                        ; yes             ; Auto-Generated Megafunction            ; C:/temp/PCIE/Cyclone/PCIE_CORE/pcie_core_examples/chaining_dma/db/cntr_3e7.tdf                        ;
; altpcierd_rc_slave.vhd                 ; yes             ; Auto-Found VHDL File                   ; C:/temp/PCIE/Cyclone/PCIE_CORE/pcie_core_examples/chaining_dma/altpcierd_rc_slave.vhd                 ;
; altpcierd_rxtx_downstream_intf.vhd     ; yes             ; Auto-Found VHDL File                   ; C:/temp/PCIE/Cyclone/PCIE_CORE/pcie_core_examples/chaining_dma/altpcierd_rxtx_downstream_intf.vhd     ;
; db/scfifo_cbc1.tdf                     ; yes             ; Auto-Generated Megafunction            ; C:/temp/PCIE/Cyclone/PCIE_CORE/pcie_core_examples/chaining_dma/db/scfifo_cbc1.tdf                     ;
; db/a_dpfifo_2741.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/temp/PCIE/Cyclone/PCIE_CORE/pcie_core_examples/chaining_dma/db/a_dpfifo_2741.tdf                   ;
; db/altsyncram_n2e1.tdf                 ; yes             ; Auto-Generated Megafunction            ; C:/temp/PCIE/Cyclone/PCIE_CORE/pcie_core_examples/chaining_dma/db/altsyncram_n2e1.tdf                 ;
; db/cntr_orb.tdf                        ; yes             ; Auto-Generated Megafunction            ; C:/temp/PCIE/Cyclone/PCIE_CORE/pcie_core_examples/chaining_dma/db/cntr_orb.tdf                        ;
; db/cntr_5s7.tdf                        ; yes             ; Auto-Generated Megafunction            ; C:/temp/PCIE/Cyclone/PCIE_CORE/pcie_core_examples/chaining_dma/db/cntr_5s7.tdf                        ;
; db/cntr_prb.tdf                        ; yes             ; Auto-Generated Megafunction            ; C:/temp/PCIE/Cyclone/PCIE_CORE/pcie_core_examples/chaining_dma/db/cntr_prb.tdf                        ;
; altpcierd_reg_access.vhd               ; yes             ; Auto-Found VHDL File                   ; C:/temp/PCIE/Cyclone/PCIE_CORE/pcie_core_examples/chaining_dma/altpcierd_reg_access.vhd               ;
; altshift_taps.tdf                      ; yes             ; Megafunction                           ; c:/altera/10.1/quartus/libraries/megafunctions/altshift_taps.tdf                                      ;
; db/shift_taps_9om.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/temp/PCIE/Cyclone/PCIE_CORE/pcie_core_examples/chaining_dma/db/shift_taps_9om.tdf                  ;
; db/altsyncram_m5b1.tdf                 ; yes             ; Auto-Generated Megafunction            ; C:/temp/PCIE/Cyclone/PCIE_CORE/pcie_core_examples/chaining_dma/db/altsyncram_m5b1.tdf                 ;
; db/cntr_usf.tdf                        ; yes             ; Auto-Generated Megafunction            ; C:/temp/PCIE/Cyclone/PCIE_CORE/pcie_core_examples/chaining_dma/db/cntr_usf.tdf                        ;
; db/cntr_lch.tdf                        ; yes             ; Auto-Generated Megafunction            ; C:/temp/PCIE/Cyclone/PCIE_CORE/pcie_core_examples/chaining_dma/db/cntr_lch.tdf                        ;
+----------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                                                        ;
+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Resource             ; Usage                                                                                                                                                       ;
+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O pins             ; 22                                                                                                                                                          ;
; Total memory bits    ; 282660                                                                                                                                                      ;
; Total PLLs           ; 2                                                                                                                                                           ;
;     -- PLLs          ; 2                                                                                                                                                           ;
;                      ;                                                                                                                                                             ;
; Maximum fan-out node ; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|dprioout ;
; Maximum fan-out      ; 4368                                                                                                                                                        ;
; Total fan-out        ; 34395                                                                                                                                                       ;
; Average fan-out      ; 3.81                                                                                                                                                        ;
+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                        ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                        ; Library Name ;
+-------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |pcie_core_example_chaining_top                                                                                   ; 4404 (26)         ; 3951 (34)    ; 282660      ; 0            ; 0       ; 0         ; 0         ; 22   ; 0            ; |pcie_core_example_chaining_top                                                                                                                                                                                                                                                                                                                            ;              ;
;    |altpcierd_compliance_test:pcie_compliance_test_enable|                                                        ; 29 (29)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_example_chaining_top|altpcierd_compliance_test:pcie_compliance_test_enable                                                                                                                                                                                                                                                                      ;              ;
;    |pcie_core_example_chaining_pipen1b:core|                                                                      ; 4349 (0)          ; 3893 (0)     ; 282660      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core                                                                                                                                                                                                                                                                                    ;              ;
;       |altpcierd_cplerr_lmi:lmi_blk|                                                                              ; 15 (15)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_cplerr_lmi:lmi_blk                                                                                                                                                                                                                                                       ;              ;
;       |altpcierd_example_app_chaining:app|                                                                        ; 3977 (18)         ; 3572 (175)   ; 282660      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app                                                                                                                                                                                                                                                 ;              ;
;          |altpcierd_cdma_app_icm:chaining_dma_arb|                                                                ; 3089 (251)        ; 2744 (324)   ; 275012      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb                                                                                                                                                                                                         ;              ;
;             |altpcierd_dma_dt:dma_read|                                                                           ; 1385 (1)          ; 1059 (0)     ; 5696        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read                                                                                                                                                                               ;              ;
;                |altpcierd_dma_descriptor:descriptor|                                                              ; 356 (309)         ; 188 (160)    ; 3200        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor                                                                                                                                           ;              ;
;                   |scfifo:dt_scfifo|                                                                              ; 47 (0)            ; 28 (0)       ; 3200        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo                                                                                                                          ;              ;
;                      |scfifo_2ma1:auto_generated|                                                                 ; 47 (0)            ; 28 (0)       ; 3200        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_2ma1:auto_generated                                                                                               ;              ;
;                         |a_dpfifo_dj31:dpfifo|                                                                    ; 47 (27)           ; 28 (11)      ; 3200        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_2ma1:auto_generated|a_dpfifo_dj31:dpfifo                                                                          ;              ;
;                            |altsyncram_93e1:FIFOram|                                                              ; 0 (0)             ; 0 (0)        ; 3200        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_2ma1:auto_generated|a_dpfifo_dj31:dpfifo|altsyncram_93e1:FIFOram                                                  ;              ;
;                            |cntr_5e7:usedw_counter|                                                               ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_2ma1:auto_generated|a_dpfifo_dj31:dpfifo|cntr_5e7:usedw_counter                                                   ;              ;
;                            |cntr_odb:rd_ptr_msb|                                                                  ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_2ma1:auto_generated|a_dpfifo_dj31:dpfifo|cntr_odb:rd_ptr_msb                                                      ;              ;
;                            |cntr_pdb:wr_ptr|                                                                      ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_2ma1:auto_generated|a_dpfifo_dj31:dpfifo|cntr_pdb:wr_ptr                                                          ;              ;
;                |altpcierd_dma_prg_reg:dma_prg|                                                                    ; 181 (181)         ; 237 (237)    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg                                                                                                                                                 ;              ;
;                |altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|                                ; 847 (729)         ; 634 (566)    ; 2496        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester                                                                                                             ;              ;
;                   |altsyncram:tag_dpram|                                                                          ; 0 (0)             ; 0 (0)        ; 736         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|altsyncram:tag_dpram                                                                                        ;              ;
;                      |altsyncram_44p3:auto_generated|                                                             ; 0 (0)             ; 0 (0)        ; 736         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|altsyncram:tag_dpram|altsyncram_44p3:auto_generated                                                         ;              ;
;                   |scfifo:rx_data_fifo|                                                                           ; 36 (0)            ; 20 (0)       ; 1440        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:rx_data_fifo                                                                                         ;              ;
;                      |scfifo_ola1:auto_generated|                                                                 ; 36 (0)            ; 20 (0)       ; 1440        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:rx_data_fifo|scfifo_ola1:auto_generated                                                              ;              ;
;                         |a_dpfifo_3j31:dpfifo|                                                                    ; 36 (22)           ; 20 (9)       ; 1440        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:rx_data_fifo|scfifo_ola1:auto_generated|a_dpfifo_3j31:dpfifo                                         ;              ;
;                            |altsyncram_m2e1:FIFOram|                                                              ; 0 (0)             ; 0 (0)        ; 1440        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:rx_data_fifo|scfifo_ola1:auto_generated|a_dpfifo_3j31:dpfifo|altsyncram_m2e1:FIFOram                 ;              ;
;                            |cntr_3e7:usedw_counter|                                                               ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:rx_data_fifo|scfifo_ola1:auto_generated|a_dpfifo_3j31:dpfifo|cntr_3e7:usedw_counter                  ;              ;
;                            |cntr_mdb:rd_ptr_msb|                                                                  ; 4 (4)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:rx_data_fifo|scfifo_ola1:auto_generated|a_dpfifo_3j31:dpfifo|cntr_mdb:rd_ptr_msb                     ;              ;
;                            |cntr_ndb:wr_ptr|                                                                      ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:rx_data_fifo|scfifo_ola1:auto_generated|a_dpfifo_3j31:dpfifo|cntr_ndb:wr_ptr                         ;              ;
;                   |scfifo:tag_scfifo_first_descriptor|                                                            ; 41 (0)            ; 24 (0)       ; 160         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:tag_scfifo_first_descriptor                                                                          ;              ;
;                      |scfifo_p1a1:auto_generated|                                                                 ; 41 (0)            ; 24 (0)       ; 160         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:tag_scfifo_first_descriptor|scfifo_p1a1:auto_generated                                               ;              ;
;                         |a_dpfifo_4v21:dpfifo|                                                                    ; 41 (24)           ; 24 (10)      ; 160         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:tag_scfifo_first_descriptor|scfifo_p1a1:auto_generated|a_dpfifo_4v21:dpfifo                          ;              ;
;                            |altsyncram_bvd1:FIFOram|                                                              ; 0 (0)             ; 0 (0)        ; 160         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:tag_scfifo_first_descriptor|scfifo_p1a1:auto_generated|a_dpfifo_4v21:dpfifo|altsyncram_bvd1:FIFOram  ;              ;
;                            |cntr_4e7:usedw_counter|                                                               ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:tag_scfifo_first_descriptor|scfifo_p1a1:auto_generated|a_dpfifo_4v21:dpfifo|cntr_4e7:usedw_counter   ;              ;
;                            |cntr_ndb:rd_ptr_msb|                                                                  ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:tag_scfifo_first_descriptor|scfifo_p1a1:auto_generated|a_dpfifo_4v21:dpfifo|cntr_ndb:rd_ptr_msb      ;              ;
;                            |cntr_odb:wr_ptr|                                                                      ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:tag_scfifo_first_descriptor|scfifo_p1a1:auto_generated|a_dpfifo_4v21:dpfifo|cntr_odb:wr_ptr          ;              ;
;                   |scfifo:tag_scfifo_second_descriptor|                                                           ; 41 (0)            ; 24 (0)       ; 160         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:tag_scfifo_second_descriptor                                                                         ;              ;
;                      |scfifo_1me1:auto_generated|                                                                 ; 41 (0)            ; 24 (0)       ; 160         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:tag_scfifo_second_descriptor|scfifo_1me1:auto_generated                                              ;              ;
;                         |a_dpfifo_cj71:dpfifo|                                                                    ; 41 (24)           ; 24 (10)      ; 160         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:tag_scfifo_second_descriptor|scfifo_1me1:auto_generated|a_dpfifo_cj71:dpfifo                         ;              ;
;                            |altsyncram_3rf1:FIFOram|                                                              ; 0 (0)             ; 0 (0)        ; 160         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:tag_scfifo_second_descriptor|scfifo_1me1:auto_generated|a_dpfifo_cj71:dpfifo|altsyncram_3rf1:FIFOram ;              ;
;                            |cntr_4e7:usedw_counter|                                                               ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:tag_scfifo_second_descriptor|scfifo_1me1:auto_generated|a_dpfifo_cj71:dpfifo|cntr_4e7:usedw_counter  ;              ;
;                            |cntr_ndb:rd_ptr_msb|                                                                  ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:tag_scfifo_second_descriptor|scfifo_1me1:auto_generated|a_dpfifo_cj71:dpfifo|cntr_ndb:rd_ptr_msb     ;              ;
;                            |cntr_odb:wr_ptr|                                                                      ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:tag_scfifo_second_descriptor|scfifo_1me1:auto_generated|a_dpfifo_cj71:dpfifo|cntr_odb:wr_ptr         ;              ;
;             |altpcierd_dma_dt:dma_write|                                                                          ; 1065 (5)          ; 814 (0)      ; 6080        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write                                                                                                                                                                              ;              ;
;                |altpcierd_dma_descriptor:descriptor|                                                              ; 367 (320)         ; 187 (159)    ; 4032        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor                                                                                                                                          ;              ;
;                   |scfifo:dt_scfifo|                                                                              ; 47 (0)            ; 28 (0)       ; 4032        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo                                                                                                                         ;              ;
;                      |scfifo_2ma1:auto_generated|                                                                 ; 47 (0)            ; 28 (0)       ; 4032        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_2ma1:auto_generated                                                                                              ;              ;
;                         |a_dpfifo_dj31:dpfifo|                                                                    ; 47 (27)           ; 28 (11)      ; 4032        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_2ma1:auto_generated|a_dpfifo_dj31:dpfifo                                                                         ;              ;
;                            |altsyncram_93e1:FIFOram|                                                              ; 0 (0)             ; 0 (0)        ; 4032        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_2ma1:auto_generated|a_dpfifo_dj31:dpfifo|altsyncram_93e1:FIFOram                                                 ;              ;
;                            |cntr_5e7:usedw_counter|                                                               ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_2ma1:auto_generated|a_dpfifo_dj31:dpfifo|cntr_5e7:usedw_counter                                                  ;              ;
;                            |cntr_odb:rd_ptr_msb|                                                                  ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_2ma1:auto_generated|a_dpfifo_dj31:dpfifo|cntr_odb:rd_ptr_msb                                                     ;              ;
;                            |cntr_pdb:wr_ptr|                                                                      ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_2ma1:auto_generated|a_dpfifo_dj31:dpfifo|cntr_pdb:wr_ptr                                                         ;              ;
;                |altpcierd_dma_prg_reg:dma_prg|                                                                    ; 175 (175)         ; 237 (237)    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg                                                                                                                                                ;              ;
;                |altpcierd_write_dma_requester:\xhdl23:write_requester|                                            ; 518 (478)         ; 390 (366)    ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester                                                                                                                        ;              ;
;                   |scfifo:write_scfifo|                                                                           ; 40 (0)            ; 24 (0)       ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|scfifo:write_scfifo                                                                                                    ;              ;
;                      |scfifo_7ab1:auto_generated|                                                                 ; 40 (0)            ; 24 (0)       ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|scfifo:write_scfifo|scfifo_7ab1:auto_generated                                                                         ;              ;
;                         |a_dpfifo_i741:dpfifo|                                                                    ; 40 (23)           ; 24 (10)      ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|scfifo:write_scfifo|scfifo_7ab1:auto_generated|a_dpfifo_i741:dpfifo                                                    ;              ;
;                            |altsyncram_l2e1:FIFOram|                                                              ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|scfifo:write_scfifo|scfifo_7ab1:auto_generated|a_dpfifo_i741:dpfifo|altsyncram_l2e1:FIFOram                            ;              ;
;                            |cntr_4e7:usedw_counter|                                                               ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|scfifo:write_scfifo|scfifo_7ab1:auto_generated|a_dpfifo_i741:dpfifo|cntr_4e7:usedw_counter                             ;              ;
;                            |cntr_ndb:rd_ptr_msb|                                                                  ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|scfifo:write_scfifo|scfifo_7ab1:auto_generated|a_dpfifo_i741:dpfifo|cntr_ndb:rd_ptr_msb                                ;              ;
;                            |cntr_odb:wr_ptr|                                                                      ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|scfifo:write_scfifo|scfifo_7ab1:auto_generated|a_dpfifo_i741:dpfifo|cntr_odb:wr_ptr                                    ;              ;
;             |altpcierd_rc_slave:rc_slave|                                                                         ; 388 (0)           ; 515 (0)      ; 1092        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave                                                                                                                                                                             ;              ;
;                |altpcierd_reg_access:altpcierd_reg_access_1|                                                      ; 95 (95)           ; 161 (161)    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_reg_access:altpcierd_reg_access_1                                                                                                                                 ;              ;
;                |altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|                                           ; 293 (262)         ; 354 (330)    ; 1092        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf                                                                                                                      ;              ;
;                   |altshift_taps:reg_wr_addr_rtl_0|                                                               ; 4 (0)             ; 4 (0)        ; 68          ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|altshift_taps:reg_wr_addr_rtl_0                                                                                      ;              ;
;                      |shift_taps_9om:auto_generated|                                                              ; 4 (0)             ; 4 (1)        ; 68          ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|altshift_taps:reg_wr_addr_rtl_0|shift_taps_9om:auto_generated                                                        ;              ;
;                         |altsyncram_m5b1:altsyncram2|                                                             ; 0 (0)             ; 0 (0)        ; 68          ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|altshift_taps:reg_wr_addr_rtl_0|shift_taps_9om:auto_generated|altsyncram_m5b1:altsyncram2                            ;              ;
;                         |cntr_lch:cntr3|                                                                          ; 3 (3)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|altshift_taps:reg_wr_addr_rtl_0|shift_taps_9om:auto_generated|cntr_lch:cntr3                                         ;              ;
;                         |cntr_usf:cntr1|                                                                          ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|altshift_taps:reg_wr_addr_rtl_0|shift_taps_9om:auto_generated|cntr_usf:cntr1                                         ;              ;
;                   |scfifo:tx_data_fifo|                                                                           ; 27 (0)            ; 20 (0)       ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo                                                                                                  ;              ;
;                      |scfifo_cbc1:auto_generated|                                                                 ; 27 (3)            ; 20 (1)       ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo|scfifo_cbc1:auto_generated                                                                       ;              ;
;                         |a_dpfifo_2741:dpfifo|                                                                    ; 24 (13)           ; 19 (8)       ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo|scfifo_cbc1:auto_generated|a_dpfifo_2741:dpfifo                                                  ;              ;
;                            |altsyncram_n2e1:FIFOram|                                                              ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo|scfifo_cbc1:auto_generated|a_dpfifo_2741:dpfifo|altsyncram_n2e1:FIFOram                          ;              ;
;                            |cntr_5s7:usedw_counter|                                                               ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo|scfifo_cbc1:auto_generated|a_dpfifo_2741:dpfifo|cntr_5s7:usedw_counter                           ;              ;
;                            |cntr_orb:rd_ptr_msb|                                                                  ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo|scfifo_cbc1:auto_generated|a_dpfifo_2741:dpfifo|cntr_orb:rd_ptr_msb                              ;              ;
;                            |cntr_prb:wr_ptr|                                                                      ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo|scfifo_cbc1:auto_generated|a_dpfifo_2741:dpfifo|cntr_prb:wr_ptr                                  ;              ;
;             |altpcierd_rxtx_pipe:rxtx_pipe|                                                                       ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rxtx_pipe:rxtx_pipe                                                                                                                                                                           ;              ;
;             |altsyncram:ep_dpram|                                                                                 ; 0 (0)             ; 0 (0)        ; 262144      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altsyncram:ep_dpram                                                                                                                                                                                     ;              ;
;                |altsyncram_dar3:auto_generated|                                                                   ; 0 (0)             ; 0 (0)        ; 262144      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altsyncram:ep_dpram|altsyncram_dar3:auto_generated                                                                                                                                                      ;              ;
;          |altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|                                            ; 292 (242)         ; 308 (279)    ; 5184        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64                                                                                                                                                                                     ;              ;
;             |scfifo:rx_data_fifo_128|                                                                             ; 50 (0)            ; 29 (0)       ; 5184        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128                                                                                                                                                             ;              ;
;                |scfifo_7vb1:auto_generated|                                                                       ; 50 (4)            ; 29 (1)       ; 5184        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated                                                                                                                                  ;              ;
;                   |a_dpfifo_rk31:dpfifo|                                                                          ; 46 (26)           ; 28 (11)      ; 5184        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo                                                                                                             ;              ;
;                      |altsyncram_56e1:FIFOram|                                                                    ; 0 (0)             ; 0 (0)        ; 5184        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|altsyncram_56e1:FIFOram                                                                                     ;              ;
;                      |cntr_5e7:usedw_counter|                                                                     ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|cntr_5e7:usedw_counter                                                                                      ;              ;
;                      |cntr_odb:rd_ptr_msb|                                                                        ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|cntr_odb:rd_ptr_msb                                                                                         ;              ;
;                      |cntr_pdb:wr_ptr|                                                                            ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|cntr_pdb:wr_ptr                                                                                             ;              ;
;          |altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|                                            ; 361 (320)         ; 178 (154)    ; 2144        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64                                                                                                                                                                                     ;              ;
;             |scfifo:tx_data_fifo_128|                                                                             ; 41 (0)            ; 24 (0)       ; 2144        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|scfifo:tx_data_fifo_128                                                                                                                                                             ;              ;
;                |scfifo_5na1:auto_generated|                                                                       ; 41 (0)            ; 24 (0)       ; 2144        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|scfifo:tx_data_fifo_128|scfifo_5na1:auto_generated                                                                                                                                  ;              ;
;                   |a_dpfifo_gk31:dpfifo|                                                                          ; 41 (24)           ; 24 (10)      ; 2144        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|scfifo:tx_data_fifo_128|scfifo_5na1:auto_generated|a_dpfifo_gk31:dpfifo                                                                                                             ;              ;
;                      |altsyncram_f5e1:FIFOram|                                                                    ; 0 (0)             ; 0 (0)        ; 2144        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|scfifo:tx_data_fifo_128|scfifo_5na1:auto_generated|a_dpfifo_gk31:dpfifo|altsyncram_f5e1:FIFOram                                                                                     ;              ;
;                      |cntr_4e7:usedw_counter|                                                                     ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|scfifo:tx_data_fifo_128|scfifo_5na1:auto_generated|a_dpfifo_gk31:dpfifo|cntr_4e7:usedw_counter                                                                                      ;              ;
;                      |cntr_ndb:rd_ptr_msb|                                                                        ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|scfifo:tx_data_fifo_128|scfifo_5na1:auto_generated|a_dpfifo_gk31:dpfifo|cntr_ndb:rd_ptr_msb                                                                                         ;              ;
;                      |cntr_odb:wr_ptr|                                                                            ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|scfifo:tx_data_fifo_128|scfifo_5na1:auto_generated|a_dpfifo_gk31:dpfifo|cntr_odb:wr_ptr                                                                                             ;              ;
;          |altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|                                                    ; 217 (217)         ; 167 (167)    ; 320         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i                                                                                                                                                                                             ;              ;
;             |altsyncram:\xhdl0:rx_buffer_cpl_tagram|                                                              ; 0 (0)             ; 0 (0)        ; 320         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|altsyncram:\xhdl0:rx_buffer_cpl_tagram                                                                                                                                                      ;              ;
;                |altsyncram_reo3:auto_generated|                                                                   ; 0 (0)             ; 0 (0)        ; 320         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|altsyncram:\xhdl0:rx_buffer_cpl_tagram|altsyncram_reo3:auto_generated                                                                                                                       ;              ;
;       |altpcierd_reconfig_clk_pll:reconfig_pll|                                                                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_reconfig_clk_pll:reconfig_pll                                                                                                                                                                                                                                            ;              ;
;          |altpll:altpll_component|                                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_reconfig_clk_pll:reconfig_pll|altpll:altpll_component                                                                                                                                                                                                                    ;              ;
;             |altpcierd_reconfig_clk_pll_altpll:auto_generated|                                                    ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_reconfig_clk_pll:reconfig_pll|altpll:altpll_component|altpcierd_reconfig_clk_pll_altpll:auto_generated                                                                                                                                                                   ;              ;
;       |altpcierd_tl_cfg_sample:cfgbus|                                                                            ; 9 (9)             ; 31 (31)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_tl_cfg_sample:cfgbus                                                                                                                                                                                                                                                     ;              ;
;       |pcie_core_plus:ep_plus|                                                                                    ; 348 (1)           ; 278 (0)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus                                                                                                                                                                                                                                                             ;              ;
;          |altpcie_reconfig_3cgx:reconfig|                                                                         ; 246 (0)           ; 197 (0)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig                                                                                                                                                                                                                              ;              ;
;             |altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component| ; 246 (2)           ; 197 (12)     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component                                                                                                                          ;              ;
;                |alt_cal_c3gxb:calibration_c3gxb|                                                                  ; 133 (133)         ; 77 (77)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb                                                                                          ;              ;
;                |altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|                                                        ; 111 (103)         ; 108 (102)    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio                                                                                ;              ;
;                   |lpm_compare:pre_amble_cmpr|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_compare:pre_amble_cmpr                                                     ;              ;
;                      |cmpr_87e:auto_generated|                                                                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_compare:pre_amble_cmpr|cmpr_87e:auto_generated                             ;              ;
;                   |lpm_counter:state_mc_counter|                                                                  ; 6 (0)             ; 6 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter                                                   ;              ;
;                      |cntr_29h:auto_generated|                                                                    ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated                           ;              ;
;          |pcie_core:epmap|                                                                                        ; 78 (0)            ; 55 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap                                                                                                                                                                                                                                             ;              ;
;             |altpcie_rs_serdes:rs_serdes|                                                                         ; 75 (75)           ; 52 (52)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes                                                                                                                                                                                                                 ;              ;
;             |pcie_core_core:wrapper|                                                                              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_core:wrapper                                                                                                                                                                                                                      ;              ;
;                |altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|                                                     ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst                                                                                                                                                                         ;              ;
;             |pcie_core_serdes:serdes|                                                                             ; 3 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_serdes:serdes                                                                                                                                                                                                                     ;              ;
;                |pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component|                        ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component                                                                                                                                           ;              ;
;                   |altpll:pll0|                                                                                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component|altpll:pll0                                                                                                                               ;              ;
;                      |altpll_nn81:auto_generated|                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component|altpll:pll0|altpll_nn81:auto_generated                                                                                                    ;              ;
;          |pcie_core_rs_hip:rs_hip|                                                                                ; 23 (23)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core_rs_hip:rs_hip                                                                                                                                                                                                                                     ;              ;
+-------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_2ma1:auto_generated|a_dpfifo_dj31:dpfifo|altsyncram_93e1:FIFOram|ALTSYNCRAM                                                  ; AUTO ; Simple Dual Port ; 64           ; 77           ; 64           ; 77           ; 4928   ; None ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|altsyncram:tag_dpram|altsyncram_44p3:auto_generated|ALTSYNCRAM                                                         ; AUTO ; True Dual Port   ; 32           ; 25           ; 32           ; 25           ; 800    ; None ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:rx_data_fifo|scfifo_ola1:auto_generated|a_dpfifo_3j31:dpfifo|altsyncram_m2e1:FIFOram|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; 16           ; 90           ; 16           ; 90           ; 1440   ; None ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:tag_scfifo_first_descriptor|scfifo_p1a1:auto_generated|a_dpfifo_4v21:dpfifo|altsyncram_bvd1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 32           ; 5            ; 32           ; 5            ; 160    ; None ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:tag_scfifo_second_descriptor|scfifo_1me1:auto_generated|a_dpfifo_cj71:dpfifo|altsyncram_3rf1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 5            ; 32           ; 5            ; 160    ; None ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_2ma1:auto_generated|a_dpfifo_dj31:dpfifo|altsyncram_93e1:FIFOram|ALTSYNCRAM                                                 ; AUTO ; Simple Dual Port ; 64           ; 77           ; 64           ; 77           ; 4928   ; None ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|scfifo:write_scfifo|scfifo_7ab1:auto_generated|a_dpfifo_i741:dpfifo|altsyncram_l2e1:FIFOram|ALTSYNCRAM                            ; AUTO ; Simple Dual Port ; 32           ; 64           ; 32           ; 64           ; 2048   ; None ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|altshift_taps:reg_wr_addr_rtl_0|shift_taps_9om:auto_generated|altsyncram_m5b1:altsyncram2|ALTSYNCRAM                            ; AUTO ; Simple Dual Port ; 2            ; 34           ; 2            ; 34           ; 68     ; None ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo|scfifo_cbc1:auto_generated|a_dpfifo_2741:dpfifo|altsyncram_n2e1:FIFOram|ALTSYNCRAM                          ; AUTO ; Simple Dual Port ; 16           ; 64           ; 16           ; 64           ; 1024   ; None ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altsyncram:ep_dpram|altsyncram_dar3:auto_generated|ALTSYNCRAM                                                                                                                                                      ; AUTO ; True Dual Port   ; 4096         ; 64           ; 4096         ; 64           ; 262144 ; None ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|altsyncram_56e1:FIFOram|ALTSYNCRAM                                                                                     ; AUTO ; Simple Dual Port ; 64           ; 156          ; 64           ; 156          ; 9984   ; None ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|scfifo:tx_data_fifo_128|scfifo_5na1:auto_generated|a_dpfifo_gk31:dpfifo|altsyncram_f5e1:FIFOram|ALTSYNCRAM                                                                                     ; AUTO ; Simple Dual Port ; 32           ; 133          ; 32           ; 133          ; 4256   ; None ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|altsyncram:\xhdl0:rx_buffer_cpl_tagram|altsyncram_reo3:auto_generated|ALTSYNCRAM                                                                                                                       ; AUTO ; True Dual Port   ; 32           ; 10           ; 32           ; 10           ; 320    ; None ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                  ;
+--------+----------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name                     ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                    ; IP Include File                                                                               ;
+--------+----------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+
; Altera ; ALTPLL                           ; N/A     ; N/A          ; N/A          ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_reconfig_clk_pll:reconfig_pll                                                                    ; C:/temp/PCIE/Cyclone/PCIE_CORE/pcie_core_examples/chaining_dma/altpcierd_reconfig_clk_pll.vhd ;
; Altera ; ALTGX_RECONFIG                   ; N/A     ; N/A          ; N/A          ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig                                                      ; C:/temp/PCIE/Cyclone/PCIE_CORE/pci_express_compiler-library/altpcie_reconfig_3cgx.v           ;
; Altera ; PCI Express Compiler             ; 10.1    ; N/A          ; N/A          ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap                                                                     ; C:/temp/PCIE/Cyclone/PCIE_CORE/pcie_core.vhd                                                  ;
; Altera ; PCI Express Compiler             ; 10.1    ; N/A          ; N/A          ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_core:wrapper                                              ; C:/temp/PCIE/Cyclone/PCIE_CORE/pcie_core_core.vhd                                             ;
; Altera ; PCI_Express_Compiler (6AF7_FFFF) ; N/A     ; Dec 2010     ; Licensed     ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst ; C:/temp/PCIE/Cyclone/PCIE_CORE/pci_express_compiler-library/altpcie_hip_pipen1b.v             ;
; Altera ; ALTGX                            ; N/A     ; N/A          ; N/A          ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_serdes:serdes                                             ; C:/temp/PCIE/Cyclone/PCIE_CORE/pcie_core_serdes.vhd                                           ;
+--------+----------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|cstate_tx ;
+-------------------------------+-----------------------+-----------------------+-------------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------+
; Name                          ; cstate_tx.TX_WAIT_ARB ; cstate_tx.TX_SEND_REQ ; cstate_tx.TX_SEND_DV_WAIT_ACK ; cstate_tx.TX_DV_PAYLD ; cstate_tx.TX_IDLE                                                                                                       ;
+-------------------------------+-----------------------+-----------------------+-------------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------+
; cstate_tx.TX_IDLE             ; 0                     ; 0                     ; 0                             ; 0                     ; 0                                                                                                                       ;
; cstate_tx.TX_DV_PAYLD         ; 0                     ; 0                     ; 0                             ; 1                     ; 1                                                                                                                       ;
; cstate_tx.TX_SEND_DV_WAIT_ACK ; 0                     ; 0                     ; 1                             ; 0                     ; 1                                                                                                                       ;
; cstate_tx.TX_SEND_REQ         ; 0                     ; 1                     ; 0                             ; 0                     ; 1                                                                                                                       ;
; cstate_tx.TX_WAIT_ARB         ; 1                     ; 0                     ; 0                             ; 0                     ; 1                                                                                                                       ;
+-------------------------------+-----------------------+-----------------------+-------------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|cstate_rx ;
+---------------------------+-----------------------+------------------------+------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------+
; Name                      ; cstate_rx.RX_DV_PAYLD ; cstate_rx.RX_DESC2_ACK ; cstate_rx.RX_START_CPL ; cstate_rx.RX_WAIT_END_CPL ; cstate_rx.RX_IDLE                                                                                                             ;
+---------------------------+-----------------------+------------------------+------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------+
; cstate_rx.RX_IDLE         ; 0                     ; 0                      ; 0                      ; 0                         ; 0                                                                                                                             ;
; cstate_rx.RX_WAIT_END_CPL ; 0                     ; 0                      ; 0                      ; 1                         ; 1                                                                                                                             ;
; cstate_rx.RX_START_CPL    ; 0                     ; 0                      ; 1                      ; 0                         ; 1                                                                                                                             ;
; cstate_rx.RX_DESC2_ACK    ; 0                     ; 1                      ; 0                      ; 0                         ; 1                                                                                                                             ;
; cstate_rx.RX_DV_PAYLD     ; 1                     ; 0                      ; 0                      ; 0                         ; 1                                                                                                                             ;
+---------------------------+-----------------------+------------------------+------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|cstate_rx ;
+-----------------------+-----------------------+---------------------+----------------------+----------------------+-----------------------+------------------------------------------------------------------------------------------------------------------------------+
; Name                  ; cstate_rx.CPLD_LAST_3 ; cstate_rx.CPLD_DV_3 ; cstate_rx.CPLD_ACK_3 ; cstate_rx.CPLD_REQ_3 ; cstate_rx.CPLD_IDLE_3 ; cstate_rx.DT_FIFO_3                                                                                                          ;
+-----------------------+-----------------------+---------------------+----------------------+----------------------+-----------------------+------------------------------------------------------------------------------------------------------------------------------+
; cstate_rx.DT_FIFO_3   ; 0                     ; 0                   ; 0                    ; 0                    ; 0                     ; 0                                                                                                                            ;
; cstate_rx.CPLD_IDLE_3 ; 0                     ; 0                   ; 0                    ; 0                    ; 1                     ; 1                                                                                                                            ;
; cstate_rx.CPLD_REQ_3  ; 0                     ; 0                   ; 0                    ; 1                    ; 0                     ; 1                                                                                                                            ;
; cstate_rx.CPLD_ACK_3  ; 0                     ; 0                   ; 1                    ; 0                    ; 0                     ; 1                                                                                                                            ;
; cstate_rx.CPLD_DV_3   ; 0                     ; 1                   ; 0                    ; 0                    ; 0                     ; 1                                                                                                                            ;
; cstate_rx.CPLD_LAST_3 ; 1                     ; 0                   ; 0                    ; 0                    ; 0                     ; 1                                                                                                                            ;
+-----------------------+-----------------------+---------------------+----------------------+----------------------+-----------------------+------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|cstate_tx                                                                                                              ;
+-----------------------------+----------------------------+----------------------------+-----------------------------+------------------+------------------+---------------------+---------------------+---------------------+----------------------+-----------------------+--------------------------+----------------------------+----------------------------+---------------------+
; Name                        ; cstate_tx.MWR_ACK_UPD_DT_4 ; cstate_tx.MWR_REQ_UPD_DT_4 ; cstate_tx.START_TX_UPD_DT_4 ; cstate_tx.DONE_4 ; cstate_tx.CPLD_4 ; cstate_tx.GET_TAG_4 ; cstate_tx.MRD_ACK_4 ; cstate_tx.MRD_REQ_4 ; cstate_tx.START_TX_4 ; cstate_tx.TX_LENGTH_4 ; cstate_tx.MAX_RREQ_UPD_4 ; cstate_tx.DT_FIFO_RD_QW1_4 ; cstate_tx.DT_FIFO_RD_QW0_4 ; cstate_tx.DT_FIFO_4 ;
+-----------------------------+----------------------------+----------------------------+-----------------------------+------------------+------------------+---------------------+---------------------+---------------------+----------------------+-----------------------+--------------------------+----------------------------+----------------------------+---------------------+
; cstate_tx.DT_FIFO_4         ; 0                          ; 0                          ; 0                           ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                    ; 0                     ; 0                        ; 0                          ; 0                          ; 0                   ;
; cstate_tx.DT_FIFO_RD_QW0_4  ; 0                          ; 0                          ; 0                           ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                    ; 0                     ; 0                        ; 0                          ; 1                          ; 1                   ;
; cstate_tx.DT_FIFO_RD_QW1_4  ; 0                          ; 0                          ; 0                           ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                    ; 0                     ; 0                        ; 1                          ; 0                          ; 1                   ;
; cstate_tx.MAX_RREQ_UPD_4    ; 0                          ; 0                          ; 0                           ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                    ; 0                     ; 1                        ; 0                          ; 0                          ; 1                   ;
; cstate_tx.TX_LENGTH_4       ; 0                          ; 0                          ; 0                           ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                    ; 1                     ; 0                        ; 0                          ; 0                          ; 1                   ;
; cstate_tx.START_TX_4        ; 0                          ; 0                          ; 0                           ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 1                    ; 0                     ; 0                        ; 0                          ; 0                          ; 1                   ;
; cstate_tx.MRD_REQ_4         ; 0                          ; 0                          ; 0                           ; 0                ; 0                ; 0                   ; 0                   ; 1                   ; 0                    ; 0                     ; 0                        ; 0                          ; 0                          ; 1                   ;
; cstate_tx.MRD_ACK_4         ; 0                          ; 0                          ; 0                           ; 0                ; 0                ; 0                   ; 1                   ; 0                   ; 0                    ; 0                     ; 0                        ; 0                          ; 0                          ; 1                   ;
; cstate_tx.GET_TAG_4         ; 0                          ; 0                          ; 0                           ; 0                ; 0                ; 1                   ; 0                   ; 0                   ; 0                    ; 0                     ; 0                        ; 0                          ; 0                          ; 1                   ;
; cstate_tx.CPLD_4            ; 0                          ; 0                          ; 0                           ; 0                ; 1                ; 0                   ; 0                   ; 0                   ; 0                    ; 0                     ; 0                        ; 0                          ; 0                          ; 1                   ;
; cstate_tx.DONE_4            ; 0                          ; 0                          ; 0                           ; 1                ; 0                ; 0                   ; 0                   ; 0                   ; 0                    ; 0                     ; 0                        ; 0                          ; 0                          ; 1                   ;
; cstate_tx.START_TX_UPD_DT_4 ; 0                          ; 0                          ; 1                           ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                    ; 0                     ; 0                        ; 0                          ; 0                          ; 1                   ;
; cstate_tx.MWR_REQ_UPD_DT_4  ; 0                          ; 1                          ; 0                           ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                    ; 0                     ; 0                        ; 0                          ; 0                          ; 1                   ;
; cstate_tx.MWR_ACK_UPD_DT_4  ; 1                          ; 0                          ; 0                           ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                    ; 0                     ; 0                        ; 0                          ; 0                          ; 1                   ;
+-----------------------------+----------------------------+----------------------------+-----------------------------+------------------+------------------+---------------------+---------------------+---------------------+----------------------+-----------------------+--------------------------+----------------------------+----------------------------+---------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|cstate                                        ;
+--------------------------+------------------------+-------------------------+--------------------------+---------------------+---------------+-----------------+------------------+-------------------+--------------------+-------------------------+-------------------------+------------------+
; Name                     ; cstate.MWR_DV_UPD_DT_4 ; cstate.MWR_REQ_UPD_DT_4 ; cstate.START_TX_UPD_DT_4 ; cstate.TX_DONE_WS_4 ; cstate.DONE_4 ; cstate.MWR_DV_4 ; cstate.MWR_REQ_4 ; cstate.START_TX_4 ; cstate.TX_LENGTH_4 ; cstate.DT_FIFO_RD_QW1_4 ; cstate.DT_FIFO_RD_QW0_4 ; cstate.DT_FIFO_4 ;
+--------------------------+------------------------+-------------------------+--------------------------+---------------------+---------------+-----------------+------------------+-------------------+--------------------+-------------------------+-------------------------+------------------+
; cstate.DT_FIFO_4         ; 0                      ; 0                       ; 0                        ; 0                   ; 0             ; 0               ; 0                ; 0                 ; 0                  ; 0                       ; 0                       ; 0                ;
; cstate.DT_FIFO_RD_QW0_4  ; 0                      ; 0                       ; 0                        ; 0                   ; 0             ; 0               ; 0                ; 0                 ; 0                  ; 0                       ; 1                       ; 1                ;
; cstate.DT_FIFO_RD_QW1_4  ; 0                      ; 0                       ; 0                        ; 0                   ; 0             ; 0               ; 0                ; 0                 ; 0                  ; 1                       ; 0                       ; 1                ;
; cstate.TX_LENGTH_4       ; 0                      ; 0                       ; 0                        ; 0                   ; 0             ; 0               ; 0                ; 0                 ; 1                  ; 0                       ; 0                       ; 1                ;
; cstate.START_TX_4        ; 0                      ; 0                       ; 0                        ; 0                   ; 0             ; 0               ; 0                ; 1                 ; 0                  ; 0                       ; 0                       ; 1                ;
; cstate.MWR_REQ_4         ; 0                      ; 0                       ; 0                        ; 0                   ; 0             ; 0               ; 1                ; 0                 ; 0                  ; 0                       ; 0                       ; 1                ;
; cstate.MWR_DV_4          ; 0                      ; 0                       ; 0                        ; 0                   ; 0             ; 1               ; 0                ; 0                 ; 0                  ; 0                       ; 0                       ; 1                ;
; cstate.DONE_4            ; 0                      ; 0                       ; 0                        ; 0                   ; 1             ; 0               ; 0                ; 0                 ; 0                  ; 0                       ; 0                       ; 1                ;
; cstate.TX_DONE_WS_4      ; 0                      ; 0                       ; 0                        ; 1                   ; 0             ; 0               ; 0                ; 0                 ; 0                  ; 0                       ; 0                       ; 1                ;
; cstate.START_TX_UPD_DT_4 ; 0                      ; 0                       ; 1                        ; 0                   ; 0             ; 0               ; 0                ; 0                 ; 0                  ; 0                       ; 0                       ; 1                ;
; cstate.MWR_REQ_UPD_DT_4  ; 0                      ; 1                       ; 0                        ; 0                   ; 0             ; 0               ; 0                ; 0                 ; 0                  ; 0                       ; 0                       ; 1                ;
; cstate.MWR_DV_UPD_DT_4   ; 1                      ; 0                       ; 0                        ; 0                   ; 0             ; 0               ; 0                ; 0                 ; 0                  ; 0                       ; 0                       ; 1                ;
+--------------------------+------------------------+-------------------------+--------------------------+---------------------+---------------+-----------------+------------------+-------------------+--------------------+-------------------------+-------------------------+------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|cstate_last                                                                                                    ;
+-------------------------------+-----------------------------+------------------------------+-------------------------------+--------------------------+--------------------+----------------------+-----------------------+------------------------+-------------------------+------------------------------+------------------------------+-----------------------+
; Name                          ; cstate_last.MWR_DV_UPD_DT_4 ; cstate_last.MWR_REQ_UPD_DT_4 ; cstate_last.START_TX_UPD_DT_4 ; cstate_last.TX_DONE_WS_4 ; cstate_last.DONE_4 ; cstate_last.MWR_DV_4 ; cstate_last.MWR_REQ_4 ; cstate_last.START_TX_4 ; cstate_last.TX_LENGTH_4 ; cstate_last.DT_FIFO_RD_QW1_4 ; cstate_last.DT_FIFO_RD_QW0_4 ; cstate_last.DT_FIFO_4 ;
+-------------------------------+-----------------------------+------------------------------+-------------------------------+--------------------------+--------------------+----------------------+-----------------------+------------------------+-------------------------+------------------------------+------------------------------+-----------------------+
; cstate_last.DT_FIFO_4         ; 0                           ; 0                            ; 0                             ; 0                        ; 0                  ; 0                    ; 0                     ; 0                      ; 0                       ; 0                            ; 0                            ; 0                     ;
; cstate_last.DT_FIFO_RD_QW0_4  ; 0                           ; 0                            ; 0                             ; 0                        ; 0                  ; 0                    ; 0                     ; 0                      ; 0                       ; 0                            ; 1                            ; 1                     ;
; cstate_last.DT_FIFO_RD_QW1_4  ; 0                           ; 0                            ; 0                             ; 0                        ; 0                  ; 0                    ; 0                     ; 0                      ; 0                       ; 1                            ; 0                            ; 1                     ;
; cstate_last.TX_LENGTH_4       ; 0                           ; 0                            ; 0                             ; 0                        ; 0                  ; 0                    ; 0                     ; 0                      ; 1                       ; 0                            ; 0                            ; 1                     ;
; cstate_last.START_TX_4        ; 0                           ; 0                            ; 0                             ; 0                        ; 0                  ; 0                    ; 0                     ; 1                      ; 0                       ; 0                            ; 0                            ; 1                     ;
; cstate_last.MWR_REQ_4         ; 0                           ; 0                            ; 0                             ; 0                        ; 0                  ; 0                    ; 1                     ; 0                      ; 0                       ; 0                            ; 0                            ; 1                     ;
; cstate_last.MWR_DV_4          ; 0                           ; 0                            ; 0                             ; 0                        ; 0                  ; 1                    ; 0                     ; 0                      ; 0                       ; 0                            ; 0                            ; 1                     ;
; cstate_last.DONE_4            ; 0                           ; 0                            ; 0                             ; 0                        ; 1                  ; 0                    ; 0                     ; 0                      ; 0                       ; 0                            ; 0                            ; 1                     ;
; cstate_last.TX_DONE_WS_4      ; 0                           ; 0                            ; 0                             ; 1                        ; 0                  ; 0                    ; 0                     ; 0                      ; 0                       ; 0                            ; 0                            ; 1                     ;
; cstate_last.START_TX_UPD_DT_4 ; 0                           ; 0                            ; 1                             ; 0                        ; 0                  ; 0                    ; 0                     ; 0                      ; 0                       ; 0                            ; 0                            ; 1                     ;
; cstate_last.MWR_REQ_UPD_DT_4  ; 0                           ; 1                            ; 0                             ; 0                        ; 0                  ; 0                    ; 0                     ; 0                      ; 0                       ; 0                            ; 0                            ; 1                     ;
; cstate_last.MWR_DV_UPD_DT_4   ; 1                           ; 0                            ; 0                             ; 0                        ; 0                  ; 0                    ; 0                     ; 0                      ; 0                       ; 0                            ; 0                            ; 1                     ;
+-------------------------------+-----------------------------+------------------------------+-------------------------------+--------------------------+--------------------+----------------------+-----------------------+------------------------+-------------------------+------------------------------+------------------------------+-----------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state ;
+---------------------------+------------------+----------------------+---------------------+---------------------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                      ; ret_state.CH_ADV ; ret_state.DPRIO_WAIT ; ret_state.CAL_RX_RD ; ret_state.OFFSETS_PDEN_WR ; ret_state.IDLE ; ret_state.CAL_RX_WR                                                                                                                                ;
+---------------------------+------------------+----------------------+---------------------+---------------------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; ret_state.IDLE            ; 0                ; 0                    ; 0                   ; 0                         ; 0              ; 0                                                                                                                                                  ;
; ret_state.OFFSETS_PDEN_WR ; 0                ; 0                    ; 0                   ; 1                         ; 1              ; 0                                                                                                                                                  ;
; ret_state.CAL_RX_RD       ; 0                ; 0                    ; 1                   ; 0                         ; 1              ; 0                                                                                                                                                  ;
; ret_state.CAL_RX_WR       ; 0                ; 0                    ; 0                   ; 0                         ; 1              ; 1                                                                                                                                                  ;
; ret_state.DPRIO_WAIT      ; 0                ; 1                    ; 0                   ; 0                         ; 1              ; 0                                                                                                                                                  ;
; ret_state.CH_ADV          ; 1                ; 0                    ; 0                   ; 0                         ; 1              ; 0                                                                                                                                                  ;
+---------------------------+------------------+----------------------+---------------------+---------------------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state ;
+-----------------------+-------------------+------------------+--------------+------------------+-----------------+------------------+-----------------+-----------------+-----------------------+-----------------------+-------------------+---------------+---------------------------+
; Name                  ; state.DPRIO_WRITE ; state.DPRIO_READ ; state.CH_ADV ; state.TEST_INPUT ; state.SAMPLE_TB ; state.DPRIO_WAIT ; state.CAL_RX_WR ; state.CAL_RX_RD ; state.OFFSETS_PDEN_WR ; state.OFFSETS_PDEN_RD ; state.TESTBUS_SET ; state.CH_WAIT ; state.IDLE                ;
+-----------------------+-------------------+------------------+--------------+------------------+-----------------+------------------+-----------------+-----------------+-----------------------+-----------------------+-------------------+---------------+---------------------------+
; state.IDLE            ; 0                 ; 0                ; 0            ; 0                ; 0               ; 0                ; 0               ; 0               ; 0                     ; 0                     ; 0                 ; 0             ; 0                         ;
; state.CH_WAIT         ; 0                 ; 0                ; 0            ; 0                ; 0               ; 0                ; 0               ; 0               ; 0                     ; 0                     ; 0                 ; 1             ; 1                         ;
; state.TESTBUS_SET     ; 0                 ; 0                ; 0            ; 0                ; 0               ; 0                ; 0               ; 0               ; 0                     ; 0                     ; 1                 ; 0             ; 1                         ;
; state.OFFSETS_PDEN_RD ; 0                 ; 0                ; 0            ; 0                ; 0               ; 0                ; 0               ; 0               ; 0                     ; 1                     ; 0                 ; 0             ; 1                         ;
; state.OFFSETS_PDEN_WR ; 0                 ; 0                ; 0            ; 0                ; 0               ; 0                ; 0               ; 0               ; 1                     ; 0                     ; 0                 ; 0             ; 1                         ;
; state.CAL_RX_RD       ; 0                 ; 0                ; 0            ; 0                ; 0               ; 0                ; 0               ; 1               ; 0                     ; 0                     ; 0                 ; 0             ; 1                         ;
; state.CAL_RX_WR       ; 0                 ; 0                ; 0            ; 0                ; 0               ; 0                ; 1               ; 0               ; 0                     ; 0                     ; 0                 ; 0             ; 1                         ;
; state.DPRIO_WAIT      ; 0                 ; 0                ; 0            ; 0                ; 0               ; 1                ; 0               ; 0               ; 0                     ; 0                     ; 0                 ; 0             ; 1                         ;
; state.SAMPLE_TB       ; 0                 ; 0                ; 0            ; 0                ; 1               ; 0                ; 0               ; 0               ; 0                     ; 0                     ; 0                 ; 0             ; 1                         ;
; state.TEST_INPUT      ; 0                 ; 0                ; 0            ; 1                ; 0               ; 0                ; 0               ; 0               ; 0                     ; 0                     ; 0                 ; 0             ; 1                         ;
; state.CH_ADV          ; 0                 ; 0                ; 1            ; 0                ; 0               ; 0                ; 0               ; 0               ; 0                     ; 0                     ; 0                 ; 0             ; 1                         ;
; state.DPRIO_READ      ; 0                 ; 1                ; 0            ; 0                ; 0               ; 0                ; 0               ; 0               ; 0                     ; 0                     ; 0                 ; 0             ; 1                         ;
; state.DPRIO_WRITE     ; 1                 ; 0                ; 0            ; 0                ; 0               ; 0                ; 0               ; 0               ; 0                     ; 0                     ; 0                 ; 0             ; 1                         ;
+-----------------------+-------------------+------------------+--------------+------------------+-----------------+------------------+-----------------+-----------------+-----------------------+-----------------------+-------------------+---------------+---------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|mdio_cycle ;
+-----------------------+---------------------+----------------------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                  ; mdio_cycle.MDIO_END ; mdio_cycle.MDIO_READ ; mdio_cycle.MDIO_WRITE ; mdio_cycle.MDIO_ADDR                                                                                                                                                        ;
+-----------------------+---------------------+----------------------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mdio_cycle.MDIO_ADDR  ; 0                   ; 0                    ; 0                     ; 0                                                                                                                                                                           ;
; mdio_cycle.MDIO_WRITE ; 0                   ; 0                    ; 1                     ; 1                                                                                                                                                                           ;
; mdio_cycle.MDIO_READ  ; 0                   ; 1                    ; 0                     ; 1                                                                                                                                                                           ;
; mdio_cycle.MDIO_END   ; 1                   ; 0                    ; 0                     ; 1                                                                                                                                                                           ;
+-----------------------+---------------------+----------------------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate ;
+-------------------------+-------------------------+----------------------+--------------------+--------------------+---------------+-------------------+-------------------+----------------------+----------------------+-------------------------------------------+
; Name                    ; cstate.CLEAR_WAITREQ_ST ; cstate.MDIO_FRAME_ST ; cstate.MDIO_PRE_ST ; cstate.MDIO_CLR_ST ; cstate.ERR_ST ; cstate.CTRL_RD_ST ; cstate.CTRL_WR_ST ; cstate.MDIO_START_ST ; cstate.CHECK_ADDR_ST ; cstate.IDLE_ST                            ;
+-------------------------+-------------------------+----------------------+--------------------+--------------------+---------------+-------------------+-------------------+----------------------+----------------------+-------------------------------------------+
; cstate.IDLE_ST          ; 0                       ; 0                    ; 0                  ; 0                  ; 0             ; 0                 ; 0                 ; 0                    ; 0                    ; 0                                         ;
; cstate.CHECK_ADDR_ST    ; 0                       ; 0                    ; 0                  ; 0                  ; 0             ; 0                 ; 0                 ; 0                    ; 1                    ; 1                                         ;
; cstate.MDIO_START_ST    ; 0                       ; 0                    ; 0                  ; 0                  ; 0             ; 0                 ; 0                 ; 1                    ; 0                    ; 1                                         ;
; cstate.CTRL_WR_ST       ; 0                       ; 0                    ; 0                  ; 0                  ; 0             ; 0                 ; 1                 ; 0                    ; 0                    ; 1                                         ;
; cstate.CTRL_RD_ST       ; 0                       ; 0                    ; 0                  ; 0                  ; 0             ; 1                 ; 0                 ; 0                    ; 0                    ; 1                                         ;
; cstate.ERR_ST           ; 0                       ; 0                    ; 0                  ; 0                  ; 1             ; 0                 ; 0                 ; 0                    ; 0                    ; 1                                         ;
; cstate.MDIO_CLR_ST      ; 0                       ; 0                    ; 0                  ; 1                  ; 0             ; 0                 ; 0                 ; 0                    ; 0                    ; 1                                         ;
; cstate.MDIO_PRE_ST      ; 0                       ; 0                    ; 1                  ; 0                  ; 0             ; 0                 ; 0                 ; 0                    ; 0                    ; 1                                         ;
; cstate.MDIO_FRAME_ST    ; 0                       ; 1                    ; 0                  ; 0                  ; 0             ; 0                 ; 0                 ; 0                    ; 0                    ; 1                                         ;
; cstate.CLEAR_WAITREQ_ST ; 1                       ; 0                    ; 0                  ; 0                  ; 0             ; 0                 ; 0                 ; 0                    ; 0                    ; 1                                         ;
+-------------------------+-------------------------+----------------------+--------------------+--------------------+---------------+-------------------+-------------------+----------------------+----------------------+-------------------------------------------+


Encoding Type:  User-Encoded
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|serdes_rst_state ;
+---------------------------------------------+--------------------+----------------------------------------------------------------------------------------------------------+
; Name                                        ; serdes_rst_state~5 ; serdes_rst_state~4                                                                                       ;
+---------------------------------------------+--------------------+----------------------------------------------------------------------------------------------------------+
; serdes_rst_state.STROBE_TXPLL_LOCKED_SD_CNT ; 0                  ; 0                                                                                                        ;
; serdes_rst_state.IDLE_ST_CNT                ; 0                  ; 1                                                                                                        ;
; serdes_rst_state.STABLE_TX_PLL_ST_CNT       ; 1                  ; 1                                                                                                        ;
; serdes_rst_state.WAIT_STATE_ST_CNT          ; 1                  ; 0                                                                                                        ;
+---------------------------------------------+--------------------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                         ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[0]           ; yes                                                              ; yes                                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[1]           ; yes                                                              ; yes                                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[2]           ; yes                                                              ; yes                                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[15] ; yes                                                              ; yes                                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[31] ; yes                                                              ; yes                                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[31]        ; yes                                                              ; yes                                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[14] ; yes                                                              ; yes                                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[30] ; yes                                                              ; yes                                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[30]        ; yes                                                              ; yes                                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[13] ; yes                                                              ; yes                                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[29] ; yes                                                              ; yes                                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[29]        ; yes                                                              ; yes                                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                 ; yes                                                              ; yes                                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[11]                                                ; yes                                                              ; yes                                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[10]                                                ; yes                                                              ; yes                                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[9]                                                 ; yes                                                              ; yes                                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[8]                                                 ; yes                                                              ; yes                                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[7]                                                 ; yes                                                              ; yes                                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[6]                                                 ; yes                                                              ; yes                                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[5]                                                 ; yes                                                              ; yes                                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[4]                                                 ; yes                                                              ; yes                                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[3]                                                 ; yes                                                              ; yes                                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[2]                                                 ; yes                                                              ; yes                                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                 ; yes                                                              ; yes                                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[2]      ; yes                                                              ; yes                                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[12] ; yes                                                              ; yes                                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[28] ; yes                                                              ; yes                                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[28]        ; yes                                                              ; yes                                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[1]      ; yes                                                              ; yes                                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[11] ; yes                                                              ; yes                                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[27] ; yes                                                              ; yes                                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[27]        ; yes                                                              ; yes                                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[0]      ; yes                                                              ; yes                                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[10] ; yes                                                              ; yes                                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[26] ; yes                                                              ; yes                                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[26]        ; yes                                                              ; yes                                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[9]  ; yes                                                              ; yes                                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[25] ; yes                                                              ; yes                                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[25]        ; yes                                                              ; yes                                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[8]  ; yes                                                              ; yes                                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[24] ; yes                                                              ; yes                                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[24]        ; yes                                                              ; yes                                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[7]  ; yes                                                              ; yes                                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[23] ; yes                                                              ; yes                                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[23]        ; yes                                                              ; yes                                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[6]  ; yes                                                              ; yes                                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[22] ; yes                                                              ; yes                                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[22]        ; yes                                                              ; yes                                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[5]  ; yes                                                              ; yes                                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[21] ; yes                                                              ; yes                                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[21]        ; yes                                                              ; yes                                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[4]  ; yes                                                              ; yes                                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[20] ; yes                                                              ; yes                                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[20]        ; yes                                                              ; yes                                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[3]  ; yes                                                              ; yes                                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[19] ; yes                                                              ; yes                                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[19]        ; yes                                                              ; yes                                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[2]  ; yes                                                              ; yes                                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[18] ; yes                                                              ; yes                                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[18]        ; yes                                                              ; yes                                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[1]  ; yes                                                              ; yes                                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[17] ; yes                                                              ; yes                                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[17]        ; yes                                                              ; yes                                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[0]  ; yes                                                              ; yes                                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[16] ; yes                                                              ; yes                                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[16]        ; yes                                                              ; yes                                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[15] ; yes                                                              ; yes                                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[15]        ; yes                                                              ; yes                                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[14] ; yes                                                              ; yes                                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[14]        ; yes                                                              ; yes                                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[13] ; yes                                                              ; yes                                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[15]     ; yes                                                              ; yes                                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[13]        ; yes                                                              ; yes                                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[12] ; yes                                                              ; yes                                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[14]     ; yes                                                              ; yes                                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[12]        ; yes                                                              ; yes                                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[11] ; yes                                                              ; yes                                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[13]     ; yes                                                              ; yes                                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[11]        ; yes                                                              ; yes                                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[10] ; yes                                                              ; yes                                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[12]     ; yes                                                              ; yes                                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[10]        ; yes                                                              ; yes                                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[9]  ; yes                                                              ; yes                                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[11]     ; yes                                                              ; yes                                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[9]         ; yes                                                              ; yes                                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[8]  ; yes                                                              ; yes                                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[10]     ; yes                                                              ; yes                                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[8]         ; yes                                                              ; yes                                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[7]  ; yes                                                              ; yes                                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[9]      ; yes                                                              ; yes                                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[7]         ; yes                                                              ; yes                                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[6]  ; yes                                                              ; yes                                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[8]      ; yes                                                              ; yes                                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[6]         ; yes                                                              ; yes                                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[5]  ; yes                                                              ; yes                                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[7]      ; yes                                                              ; yes                                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[5]         ; yes                                                              ; yes                                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[4]  ; yes                                                              ; yes                                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[6]      ; yes                                                              ; yes                                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[4]         ; yes                                                              ; yes                                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[3]  ; yes                                                              ; yes                                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[5]      ; yes                                                              ; yes                                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[3]         ; yes                                                              ; yes                                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[2]  ; yes                                                              ; yes                                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[4]      ; yes                                                              ; yes                                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[2]         ; yes                                                              ; yes                                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[1]  ; yes                                                              ; yes                                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[3]      ; yes                                                              ; yes                                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[1]         ; yes                                                              ; yes                                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[0]  ; yes                                                              ; yes                                        ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[0]         ; yes                                                              ; yes                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                       ; Reason for Removal                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[32]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[32]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[33]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[33]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[34]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[34]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[35]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[35]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[36]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[36]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[37]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[37]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[38]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[38]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[39]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[39]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[40]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[40]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[41]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[41]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[42]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[42]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[43]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[43]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[44]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[44]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[45]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[45]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[46]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[46]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[47]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[47]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[48]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[48]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[49]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[49]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[50]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[50]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[51]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[51]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[52]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[52]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[53]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[53]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[54]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[54]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[55]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[55]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[56]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[56]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[57]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[57]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[58]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[58]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[59]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[59]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[60]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[60]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[61]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[61]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[62]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[62]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[63]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[63]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[0]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[0]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[1]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[1]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[2]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[2]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[3]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[3]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[4]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[4]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[5]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[5]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[6]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[6]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[7]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[7]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[8]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[8]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[9]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[9]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[10]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[10]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[11]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[11]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[12]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[12]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[13]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[13]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[14]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[14]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[15]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[15]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[16]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[16]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[17]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[17]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[18]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[18]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[19]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[19]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[20]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[20]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[21]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[21]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[22]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[22]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[23]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[23]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[24]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[24]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[25]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[25]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[26]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[26]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[27]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[27]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[28]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[28]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[29]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[29]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[30]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[30]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[31]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[31]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_0_reg[71]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_0_reg2[71]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[72]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[72]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[73]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[73]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[78]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[78]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[79]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[79]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[80]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[80]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[81]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[81]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[74]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[74]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[75]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[75]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[76]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[76]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[77]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[77]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|txfifo_d[0..63,129]                                                                                          ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|tx_sop_1                                                                                                     ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|txfifo_d[130]                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|cfg_maxpload_dw[0]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|cfg_maxrdreq_dw[0]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|byteena_b_reg[0..7]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|cfg_maxpload_dw[1..4,11..15]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|cfg_maxrdreq_dw[1..4,11..15]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rxtx_pipe:rxtx_pipe|ko_cpl_spc_vc0_reg[0..1]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rxtx_pipe:rxtx_pipe|ko_cpl_spc_vc0_reg[2..4]                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rxtx_pipe:rxtx_pipe|ko_cpl_spc_vc0_reg[5..11]                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rxtx_pipe:rxtx_pipe|ko_cpl_spc_vc0_reg[12..14]                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rxtx_pipe:rxtx_pipe|ko_cpl_spc_vc0_reg[15..19]                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rxtx_pipe:rxtx_pipe|tx_mask_reg                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_reg_access:altpcierd_reg_access_1|err_status_reg[0..31]                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_reg_access:altpcierd_reg_access_1|write_dma_status_reg[0..63]                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|mem_num_to_read[9]                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_data_eplast[30..31]               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_data_eplast[29]                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_data_eplast[24..28]               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_desc_addr[0..31]                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_addr_eplast[2..31]                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|addrval_32b                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_addr_eplast[0..1]                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|cstate_msi[2]                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_tag_tx_desc[5..7]                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_data_eplast[56]                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_data_eplast[57]                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_data_eplast[58..63]               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_desc_reg[2..31]                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_desc_reg[64..67]                  ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_desc_reg[120..125]                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_desc_addr_4k[12]                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|cfg_maxrdreq_dw_fifo_size[0]                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|tx_cred_non_posted_header_valid                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|tx_desc_addr[0..31]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_desc_fmt[1]                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_desc_fmt[0]                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_addr_eplast[0..31]                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|txadd_3dw                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_desc_addr[0..31]                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_data_eplast[58..63]                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_data_eplast[57]                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_data_eplast[28..31,49..52,56]                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_data_eplast[26..27]                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_data_eplast[24..25]                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|cstate_msi[2]                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|cfg_maxrdreq_dw_fifo_size[0]                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|tx_cred_non_posted_header_valid                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|tx_desc_addr[0..31]                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|tx_err                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|rx_buffer_cpl_max_dw[0..1]                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|p0addr            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|avs_pcie_reconfig_readdatavalid       ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|count_mdio_st[0..6]                   ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                      ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|valid_addrreg                         ; Stuck at VCC due to stuck port preset                                                                                                                                                                                                                     ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|shift_dprioin[0..31]                  ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                      ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|dprioin                               ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                      ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|dpriodisable                          ; Stuck at VCC due to stuck port preset                                                                                                                                                                                                                     ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|dprioload                             ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                      ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|extended_dprio_access                 ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                      ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|read_cycle                            ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                      ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|write_cycle                           ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                      ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|rx_pll_locked_sync_r[1..7]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; altpcierd_compliance_test:pcie_compliance_test_enable|req_compliance_soft_ctrl_r                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_reg_access:altpcierd_reg_access_1|read_dma_status_reg[24..28,30..31,56,58..63]             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_desc_reg[0..1,77..79]             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|cfg_maxrdreq_dw_fifo_size[1..4,11..15]                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|cfg_maxrdreq_dw_fifo_size[1..4,11..15]                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|txfifo_d[132]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_desc_63_0[0..31]                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|tx_fmt_type[0,2,4]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tagram_data_b[0..1]                  ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_desc_addr_4k_4dw[0..11]                      ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|rx_signaldetect_r[0]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rr[0]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rrr[0]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|rx_signaldetect_r[1]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rr[1]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rrr[1]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|rx_signaldetect_r[2]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rr[2]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rrr[2]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|rx_signaldetect_r[3]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rr[3]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rrr[3]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|rx_signaldetect_r[4]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rr[4]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rrr[4]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|rx_signaldetect_r[5]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rr[5]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rrr[5]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|rx_signaldetect_r[6]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rr[6]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rrr[6]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|rx_signaldetect_r[7]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rr[7]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rrr[7]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|sd_state[0]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|rxanalogreset_r                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|rx_sd_strb0[0..7]                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|rx_sd_strb1[0..7]                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|rx_sd_idl_cnt[0..19]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|sd_state[1]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|rx_cpl_header_credit[7]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|tx_mrd_header_credit[7]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|tx_mrd_data_credit[9..13]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|rx_cpl_data_credit[9..13]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_reg_access:altpcierd_reg_access_1|read_dma_status_reg[29]                                  ; Merged with pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_reg_access:altpcierd_reg_access_1|read_dma_status_reg[57]                            ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|rx_pll_locked_r[7]                                                                                                                       ; Merged with pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|rx_pll_locked_r[6]                                                                                                                 ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|rx_pll_locked_r[6]                                                                                                                       ; Merged with pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|rx_pll_locked_r[5]                                                                                                                 ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|rx_pll_locked_r[5]                                                                                                                       ; Merged with pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|rx_pll_locked_r[4]                                                                                                                 ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|rx_pll_locked_r[4]                                                                                                                       ; Merged with pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|rx_pll_locked_r[3]                                                                                                                 ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|rx_pll_locked_r[3]                                                                                                                       ; Merged with pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|rx_pll_locked_r[2]                                                                                                                 ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|rx_pll_locked_r[2]                                                                                                                       ; Merged with pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|rx_pll_locked_r[1]                                                                                                                 ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|rx_pll_locked_r[1]                                                                                                                       ; Merged with pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|rx_pll_locked_r[0]                                                                                                                 ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|arst_r[0]                                                                                                                                ; Merged with any_rstn_r                                                                                                                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|arst_r[1]                                                                                                                                ; Merged with any_rstn_rr                                                                                                                                                                                                                                   ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rxtx_pipe:rxtx_pipe|tx_stream_ready0_reg                                                                               ; Merged with pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|tx_stream_ready0_reg                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|rx_do_cpl                                     ; Merged with pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|rx_is_rdreq                             ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|reg_rd_addr[6]                                ; Merged with pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|tx_desc_addr[6]                         ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|reg_rd_addr[5]                                ; Merged with pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|tx_desc_addr[5]                         ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|reg_rd_addr[4]                                ; Merged with pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|tx_desc_addr[4]                         ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|reg_rd_addr[3]                                ; Merged with pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|tx_desc_addr[3]                         ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|reg_rd_addr[2]                                ; Merged with pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|tx_desc_addr[2]                         ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|reg_rd_addr[1]                                ; Merged with pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|tx_desc_addr[1]                         ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|reg_rd_addr[0]                                ; Merged with pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|tx_desc_addr[0]                         ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_desc_reg[69..71]                  ; Merged with pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_desc_reg[68]                ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|maxrdreq_dw[12..15]                  ; Merged with pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|maxrdreq_dw[11]                ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|tx_length_byte[1,13]                                               ; Merged with pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|tx_length_byte[15]                                           ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|tx_length_byte[12]                                                 ; Merged with pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|tx_length_byte[14]                                           ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[31]                                                  ; Merged with pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[31]                                             ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[30]                                                  ; Merged with pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[30]                                             ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[29]                                                  ; Merged with pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[29]                                             ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[28]                                                  ; Merged with pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[28]                                             ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[27]                                                  ; Merged with pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[27]                                             ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[26]                                                  ; Merged with pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[26]                                             ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[25]                                                  ; Merged with pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[25]                                             ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[24]                                                  ; Merged with pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[24]                                             ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[23]                                                  ; Merged with pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[23]                                             ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[22]                                                  ; Merged with pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[22]                                             ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[21]                                                  ; Merged with pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[21]                                             ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[20]                                                  ; Merged with pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[20]                                             ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[19]                                                  ; Merged with pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[19]                                             ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[18]                                                  ; Merged with pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[18]                                             ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[17]                                                  ; Merged with pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[17]                                             ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[16]                                                  ; Merged with pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[16]                                             ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[15]                                                  ; Merged with pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[15]                                             ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[14]                                                  ; Merged with pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[14]                                             ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[13]                                                  ; Merged with pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[13]                                             ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[12]                                                  ; Merged with pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[12]                                             ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[11]                                                  ; Merged with pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[11]                                             ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[10]                                                  ; Merged with pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[10]                                             ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[9]                                                   ; Merged with pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[9]                                              ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[8]                                                   ; Merged with pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[8]                                              ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[7]                                                   ; Merged with pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[7]                                              ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[6]                                                   ; Merged with pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[6]                                              ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[5]                                                   ; Merged with pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[5]                                              ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[4]                                                   ; Merged with pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[4]                                              ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[3]                                                   ; Merged with pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[3]                                              ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[2]                                                   ; Merged with pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[2]                                              ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[1]                                                   ; Merged with pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[1]                                              ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[0]                                                   ; Merged with pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dma_prg_wrdata_reg[0]                                              ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dma_prg_addr_reg[3]                                                     ; Merged with pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dma_prg_addr_reg[3]                                                ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dma_prg_addr_reg[2]                                                     ; Merged with pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dma_prg_addr_reg[2]                                                ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|maxpload_dw[11..14]                             ; Merged with pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|maxpload_dw[15]                           ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|tx_length_byte[0,14]                                              ; Merged with pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|tx_length_byte[15]                                          ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|tx_length_byte[12]                                                ; Merged with pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|tx_length_byte[13]                                          ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|lim_cpld_cred[10..12]                                                                                                ; Merged with pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|lim_cpld_cred[13]                                                                                              ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core_rs_hip:rs_hip|crst0                                                                                                                                                        ; Merged with pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core_rs_hip:rs_hip|srst0                                                                                                                                                  ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core_rs_hip:rs_hip|crst                                                                                                                                                         ; Merged with pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core_rs_hip:rs_hip|srst                                                                                                                                                   ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|address[3..9]     ; Merged with pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|address[2]  ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|address[11]       ; Merged with pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|address[10] ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|rx_pll_locked_rr[1..7]                                                                                                                   ; Merged with pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|rx_pll_locked_rr[0]                                                                                                                ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|rx_pll_locked_rrr[1..7]                                                                                                                  ; Merged with pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|rx_pll_locked_rrr[0]                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|tx_length_byte[0]                                                  ; Merged with pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|tx_length_byte[15]                                           ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|tx_length_byte[15]                                                 ; Merged with pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|tx_length_byte[14]                                           ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|tx_length_byte[1,15]                                              ; Merged with pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|tx_length_byte[13]                                          ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|tx_fmt_type[3]                                                                                                       ; Merged with pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|tx_fmt_type[1]                                                                                                 ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_cplerr_lmi:lmi_blk|cpl_err_reg[2..6]                                                                                                                                                              ; Merged with pcie_core_example_chaining_pipen1b:core|altpcierd_cplerr_lmi:lmi_blk|cpl_err_reg[1]                                                                                                                                                           ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_cplerr_lmi:lmi_blk|err_desc_reg[0..95]                                                                                                                                                            ; Merged with pcie_core_example_chaining_pipen1b:core|altpcierd_cplerr_lmi:lmi_blk|cpl_err_reg[1]                                                                                                                                                           ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_cplerr_lmi:lmi_blk|lmi_din_xhdl1[1..31]                                                                                                                                                           ; Merged with pcie_core_example_chaining_pipen1b:core|altpcierd_cplerr_lmi:lmi_blk|lmi_din_xhdl1[0]                                                                                                                                                         ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_cplerr_lmi:lmi_blk|lmi_addr_xhdl0[1,6..10]                                                                                                                                                        ; Merged with pcie_core_example_chaining_pipen1b:core|altpcierd_cplerr_lmi:lmi_blk|lmi_addr_xhdl0[0]                                                                                                                                                        ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_cplerr_lmi:lmi_blk|cpl_err_out[2..6]                                                                                                                                                              ; Merged with pcie_core_example_chaining_pipen1b:core|altpcierd_cplerr_lmi:lmi_blk|cpl_err_out[1]                                                                                                                                                           ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|maxrdreq_dw[11]                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|tx_length_byte[14]                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|maxpload_dw[15]                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|tx_length_byte[13]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|address[2]        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|koh_cfg_compare[0]                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|kod_cfg_compare[0]                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|koh_cfg_compare[3..4]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|koh_cfg_compare[1..2]                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|kod_cfg_compare[1..4]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|koh_cfg_maxrdreq[2]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|koh_cfg_maxrdreq[0..1]                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|kod_cfg_maxrdreq[1..2]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|kod_cfg_maxrdreq[0]                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|cfg_maxrdreq_rxbuffer[1..2]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|cfg_maxrdreq_rxbuffer[0]                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|dt_addr_offset[0..1]                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|dt_addr_offset[0..1]                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|rx_inc            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr_l[0..4] ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|cfg_maxrdreq_dw_fifo_size[10]                                     ; Merged with pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|cfg_maxrdreq_dw_fifo_size[10]                                ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|cfg_maxrdreq_dw_fifo_size[9]                                      ; Merged with pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|cfg_maxrdreq_dw_fifo_size[9]                                 ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|cfg_maxrdreq_dw_fifo_size[8]                                      ; Merged with pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|cfg_maxrdreq_dw_fifo_size[8]                                 ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|cfg_maxrdreq_dw_fifo_size[7]                                      ; Merged with pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|cfg_maxrdreq_dw_fifo_size[7]                                 ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|cfg_maxrdreq_dw_fifo_size[6]                                      ; Merged with pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|cfg_maxrdreq_dw_fifo_size[6]                                 ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|cfg_maxrdreq_dw_fifo_size[5]                                      ; Merged with pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|cfg_maxrdreq_dw_fifo_size[5]                                 ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|lim_cpld_cred[9]                                                                                                     ; Merged with pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|lim_cpld_cred[13]                                                                                              ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|tx_mrd_header_credit[0]                                                                                              ; Merged with pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|tagram_data_a[4]                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_cplerr_lmi:lmi_blk|cpl_err_out[1]                                                                                                                                                                 ; Merged with pcie_core_example_chaining_pipen1b:core|altpcierd_cplerr_lmi:lmi_blk|cpl_err_reg[1]                                                                                                                                                           ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|calc_4kbnd_dt_fifo_byte[0..1]        ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|calc_4kbnd_mrd_ack_byte[0..1]        ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|calc_4kbnd_done_byte[0..1]                      ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_cplerr_lmi:lmi_blk|cpl_err_reg[1]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_cplerr_lmi:lmi_blk|lmi_addr_xhdl0[0]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_cplerr_lmi:lmi_blk|lmi_din_xhdl1[0]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|rx_buffer_cpl_max_dw[12..15]                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|cfg_maxrdreq_dw_fifo_size[7..10]                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|cfg_maxrdreq[1..2]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rxtx_pipe:rxtx_pipe|cfg_maxrdreq_reg[1..2]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_data_eplast[54..55]               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_reg_access:altpcierd_reg_access_1|read_dma_status_reg[54..55]                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|cfg_maxrdreq_dw[7..10]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|dt_rc_last_size_dw_minus_cfg_maxrdreq_dw_fifo_size[0..1]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|dt_rc_last_size_dw_minus_cfg_maxrdreq_dw_fifo_size[0..1]          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|dt_rc_last_size_dw[0..1]                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|dt_rc_last_size_dw[0..1]                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|tx_length_dw[0]                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|tx_length_dw[0]                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|tx_length_dw_md[0]                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|tx_length_dw_md[0]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|tx_length_byte[2]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|tx_length_byte[2]                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|dt_fifo_cnt[0]                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|dt_fifo_cnt[0]                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|dt_addr_offset[2]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|dt_addr_offset[2]                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_data_eplast[53]                   ; Merged with pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|cfg_maxrdreq_dw[5]                                                                                                         ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|cfg_maxrdreq_dw[6]                                                                                                               ; Merged with pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|cfg_maxrdreq_dw[5]                                                                                                         ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|cfg_maxrdreq_dw_fifo_size[6]                                       ; Merged with pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|cfg_maxrdreq_dw_fifo_size[5]                                 ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|cstate_last.DT_FIFO_4                           ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|cstate_last.DT_FIFO_RD_QW0_4                    ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|cstate_last.DT_FIFO_RD_QW1_4                    ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|cstate_last.TX_LENGTH_4                         ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|cstate_last.START_TX_4                          ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|cstate_last.MWR_REQ_4                           ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|cstate_last.MWR_DV_4                            ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|cstate_last.TX_DONE_WS_4                        ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|cstate_last.START_TX_UPD_DT_4                   ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|cstate_last.MWR_REQ_UPD_DT_4                    ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state~3       ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state~4       ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state~5       ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state~8           ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state~9           ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state~10          ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state~11          ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|mdio_cycle~5                          ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|mdio_cycle~6                          ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate~4                              ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate~5                              ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate~6                              ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate~7                              ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|mdio_cycle.MDIO_ADDR                  ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                      ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|mdio_cycle.MDIO_WRITE                 ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                      ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|mdio_cycle.MDIO_READ                  ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                      ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|mdio_cycle.MDIO_END                   ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                      ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.IDLE_ST                        ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                      ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.CHECK_ADDR_ST                  ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.CLEAR_WAITREQ_ST               ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.CTRL_WR_ST                     ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.CTRL_RD_ST                     ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.ERR_ST                         ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.MDIO_START_ST                  ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                      ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.MDIO_CLR_ST                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                      ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.MDIO_PRE_ST                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                      ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.MDIO_FRAME_ST                  ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_reg_access:altpcierd_reg_access_1|read_dma_status_reg[57]                                  ; Merged with pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|cstate_rx.DT_FIFO_3            ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|cstate_tx.TX_WAIT_ARB                         ; Merged with pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|cstate_tx.TX_SEND_REQ                   ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|cstate_tx.TX_SEND_REQ                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_tag_addr_offset[0..1]             ; Lost fanout                                                                                                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|cstate_rx.DT_FIFO_3                  ; Merged with pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|srst                                                                                                                                                               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|maxrdreq_dw[7..10]                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Total Number of Removed Registers = 1251                                                                                                                                                                                                            ;                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                     ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|dprioin             ; Stuck at GND              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|cfg_maxrdreq_dw_fifo_size[14],                          ;
;                                                                                                                                                                                                                                   ; due to stuck port clear   ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|cfg_maxrdreq_dw_fifo_size[13],                          ;
;                                                                                                                                                                                                                                   ;                           ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|cfg_maxrdreq_dw_fifo_size[12],                          ;
;                                                                                                                                                                                                                                   ;                           ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|cfg_maxrdreq_dw_fifo_size[11],                          ;
;                                                                                                                                                                                                                                   ;                           ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|cfg_maxrdreq_dw_fifo_size[4],                           ;
;                                                                                                                                                                                                                                   ;                           ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|cfg_maxrdreq_dw_fifo_size[3],                           ;
;                                                                                                                                                                                                                                   ;                           ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|cfg_maxrdreq_dw_fifo_size[2],                           ;
;                                                                                                                                                                                                                                   ;                           ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|cfg_maxrdreq_dw_fifo_size[1],                           ;
;                                                                                                                                                                                                                                   ;                           ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|cfg_maxrdreq_dw_fifo_size[14],                         ;
;                                                                                                                                                                                                                                   ;                           ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|cfg_maxrdreq_dw_fifo_size[13],                         ;
;                                                                                                                                                                                                                                   ;                           ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|cfg_maxrdreq_dw_fifo_size[12],                         ;
;                                                                                                                                                                                                                                   ;                           ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|cfg_maxrdreq_dw_fifo_size[11],                         ;
;                                                                                                                                                                                                                                   ;                           ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|cfg_maxrdreq_dw_fifo_size[4],                          ;
;                                                                                                                                                                                                                                   ;                           ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|cfg_maxrdreq_dw_fifo_size[3],                          ;
;                                                                                                                                                                                                                                   ;                           ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|cfg_maxrdreq_dw_fifo_size[2],                          ;
;                                                                                                                                                                                                                                   ;                           ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|cfg_maxrdreq_dw_fifo_size[1],                          ;
;                                                                                                                                                                                                                                   ;                           ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|rx_cpl_header_credit[7],                                                                                  ;
;                                                                                                                                                                                                                                   ;                           ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|tx_mrd_header_credit[7],                                                                                  ;
;                                                                                                                                                                                                                                   ;                           ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|tx_mrd_data_credit[13],                                                                                   ;
;                                                                                                                                                                                                                                   ;                           ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|tx_mrd_data_credit[12],                                                                                   ;
;                                                                                                                                                                                                                                   ;                           ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|tx_mrd_data_credit[11],                                                                                   ;
;                                                                                                                                                                                                                                   ;                           ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|tx_mrd_data_credit[10],                                                                                   ;
;                                                                                                                                                                                                                                   ;                           ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|tx_mrd_data_credit[9],                                                                                    ;
;                                                                                                                                                                                                                                   ;                           ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|rx_cpl_data_credit[13],                                                                                   ;
;                                                                                                                                                                                                                                   ;                           ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|rx_cpl_data_credit[12],                                                                                   ;
;                                                                                                                                                                                                                                   ;                           ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|rx_cpl_data_credit[11],                                                                                   ;
;                                                                                                                                                                                                                                   ;                           ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|rx_cpl_data_credit[10],                                                                                   ;
;                                                                                                                                                                                                                                   ;                           ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|rx_cpl_data_credit[9],                                                                                    ;
;                                                                                                                                                                                                                                   ;                           ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|maxrdreq_dw[11],          ;
;                                                                                                                                                                                                                                   ;                           ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|tx_length_byte[14],                                     ;
;                                                                                                                                                                                                                                   ;                           ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|maxpload_dw[15],                     ;
;                                                                                                                                                                                                                                   ;                           ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|tx_length_byte[13],                                    ;
;                                                                                                                                                                                                                                   ;                           ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|koh_cfg_maxrdreq[2],                                                                                                  ;
;                                                                                                                                                                                                                                   ;                           ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|koh_cfg_maxrdreq[1],                                                                                                  ;
;                                                                                                                                                                                                                                   ;                           ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|koh_cfg_maxrdreq[0],                                                                                                  ;
;                                                                                                                                                                                                                                   ;                           ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|kod_cfg_maxrdreq[2],                                                                                                  ;
;                                                                                                                                                                                                                                   ;                           ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|kod_cfg_maxrdreq[1],                                                                                                  ;
;                                                                                                                                                                                                                                   ;                           ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|kod_cfg_maxrdreq[0],                                                                                                  ;
;                                                                                                                                                                                                                                   ;                           ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|cfg_maxrdreq_rxbuffer[2],                                                                                             ;
;                                                                                                                                                                                                                                   ;                           ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|cfg_maxrdreq_rxbuffer[1],                                                                                             ;
;                                                                                                                                                                                                                                   ;                           ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|cfg_maxrdreq_rxbuffer[0],                                                                                             ;
;                                                                                                                                                                                                                                   ;                           ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|dt_addr_offset[1],                                      ;
;                                                                                                                                                                                                                                   ;                           ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|dt_addr_offset[0],                                      ;
;                                                                                                                                                                                                                                   ;                           ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|dt_addr_offset[1],                                     ;
;                                                                                                                                                                                                                                   ;                           ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|dt_addr_offset[0],                                     ;
;                                                                                                                                                                                                                                   ;                           ; pcie_core_example_chaining_pipen1b:core|altpcierd_cplerr_lmi:lmi_blk|cpl_err_reg[1],                                                                                                                                                     ;
;                                                                                                                                                                                                                                   ;                           ; pcie_core_example_chaining_pipen1b:core|altpcierd_cplerr_lmi:lmi_blk|lmi_addr_xhdl0[0],                                                                                                                                                  ;
;                                                                                                                                                                                                                                   ;                           ; pcie_core_example_chaining_pipen1b:core|altpcierd_cplerr_lmi:lmi_blk|lmi_din_xhdl1[0],                                                                                                                                                   ;
;                                                                                                                                                                                                                                   ;                           ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|rx_buffer_cpl_max_dw[15],                                                                                 ;
;                                                                                                                                                                                                                                   ;                           ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|rx_buffer_cpl_max_dw[14],                                                                                 ;
;                                                                                                                                                                                                                                   ;                           ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|rx_buffer_cpl_max_dw[13],                                                                                 ;
;                                                                                                                                                                                                                                   ;                           ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|rx_buffer_cpl_max_dw[12],                                                                                 ;
;                                                                                                                                                                                                                                   ;                           ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|cfg_maxrdreq_dw_fifo_size[9],                           ;
;                                                                                                                                                                                                                                   ;                           ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|cfg_maxrdreq_dw_fifo_size[7],                           ;
;                                                                                                                                                                                                                                   ;                           ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|cfg_maxrdreq_dw_fifo_size[8],                           ;
;                                                                                                                                                                                                                                   ;                           ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|cfg_maxrdreq_dw_fifo_size[10],                          ;
;                                                                                                                                                                                                                                   ;                           ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|cfg_maxrdreq[1],                                                                                                      ;
;                                                                                                                                                                                                                                   ;                           ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|cfg_maxrdreq[2],                                                                                                      ;
;                                                                                                                                                                                                                                   ;                           ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rxtx_pipe:rxtx_pipe|cfg_maxrdreq_reg[1],                                                                    ;
;                                                                                                                                                                                                                                   ;                           ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rxtx_pipe:rxtx_pipe|cfg_maxrdreq_reg[2],                                                                    ;
;                                                                                                                                                                                                                                   ;                           ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_data_eplast[54],       ;
;                                                                                                                                                                                                                                   ;                           ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_data_eplast[55],       ;
;                                                                                                                                                                                                                                   ;                           ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_reg_access:altpcierd_reg_access_1|read_dma_status_reg[54],                      ;
;                                                                                                                                                                                                                                   ;                           ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_reg_access:altpcierd_reg_access_1|read_dma_status_reg[55],                      ;
;                                                                                                                                                                                                                                   ;                           ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|cfg_maxrdreq_dw[7],                                                                                                   ;
;                                                                                                                                                                                                                                   ;                           ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|cfg_maxrdreq_dw[8],                                                                                                   ;
;                                                                                                                                                                                                                                   ;                           ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|cfg_maxrdreq_dw[9],                                                                                                   ;
;                                                                                                                                                                                                                                   ;                           ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|cfg_maxrdreq_dw[10],                                                                                                  ;
;                                                                                                                                                                                                                                   ;                           ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|dt_rc_last_size_dw_minus_cfg_maxrdreq_dw_fifo_size[1],  ;
;                                                                                                                                                                                                                                   ;                           ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|dt_rc_last_size_dw_minus_cfg_maxrdreq_dw_fifo_size[0],  ;
;                                                                                                                                                                                                                                   ;                           ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|dt_rc_last_size_dw_minus_cfg_maxrdreq_dw_fifo_size[1], ;
;                                                                                                                                                                                                                                   ;                           ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|dt_rc_last_size_dw_minus_cfg_maxrdreq_dw_fifo_size[0], ;
;                                                                                                                                                                                                                                   ;                           ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|dt_rc_last_size_dw[1],                                  ;
;                                                                                                                                                                                                                                   ;                           ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|dt_rc_last_size_dw[0],                                  ;
;                                                                                                                                                                                                                                   ;                           ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|dt_rc_last_size_dw[1],                                 ;
;                                                                                                                                                                                                                                   ;                           ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|dt_rc_last_size_dw[0],                                 ;
;                                                                                                                                                                                                                                   ;                           ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|tx_length_dw[0],                                        ;
;                                                                                                                                                                                                                                   ;                           ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|tx_length_dw[0],                                       ;
;                                                                                                                                                                                                                                   ;                           ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|tx_length_dw_md[0],                                     ;
;                                                                                                                                                                                                                                   ;                           ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|tx_length_dw_md[0],                                    ;
;                                                                                                                                                                                                                                   ;                           ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|tx_length_byte[2],                                      ;
;                                                                                                                                                                                                                                   ;                           ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|tx_length_byte[2],                                     ;
;                                                                                                                                                                                                                                   ;                           ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|dt_fifo_cnt[0],                                         ;
;                                                                                                                                                                                                                                   ;                           ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|dt_fifo_cnt[0],                                        ;
;                                                                                                                                                                                                                                   ;                           ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|dt_addr_offset[2],                                      ;
;                                                                                                                                                                                                                                   ;                           ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|dt_addr_offset[2],                                     ;
;                                                                                                                                                                                                                                   ;                           ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|maxrdreq_dw[10],          ;
;                                                                                                                                                                                                                                   ;                           ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|maxrdreq_dw[9],           ;
;                                                                                                                                                                                                                                   ;                           ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|maxrdreq_dw[8],           ;
;                                                                                                                                                                                                                                   ;                           ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|maxrdreq_dw[7]            ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|txadd_3dw                     ; Stuck at VCC              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_desc_addr_4k_4dw[11],             ;
;                                                                                                                                                                                                                                   ; due to stuck port data_in ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_desc_addr_4k_4dw[0],              ;
;                                                                                                                                                                                                                                   ;                           ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_desc_addr_4k_4dw[10],             ;
;                                                                                                                                                                                                                                   ;                           ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_desc_addr_4k_4dw[9],              ;
;                                                                                                                                                                                                                                   ;                           ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_desc_addr_4k_4dw[8],              ;
;                                                                                                                                                                                                                                   ;                           ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_desc_addr_4k_4dw[7],              ;
;                                                                                                                                                                                                                                   ;                           ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_desc_addr_4k_4dw[6],              ;
;                                                                                                                                                                                                                                   ;                           ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_desc_addr_4k_4dw[5],              ;
;                                                                                                                                                                                                                                   ;                           ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_desc_addr_4k_4dw[3],              ;
;                                                                                                                                                                                                                                   ;                           ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_desc_addr_4k_4dw[2],              ;
;                                                                                                                                                                                                                                   ;                           ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_desc_addr_4k_4dw[1]               ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rxtx_pipe:rxtx_pipe|ko_cpl_spc_vc0_reg[8]                                                            ; Stuck at GND              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|kod_cfg_compare[0],                                                                                                   ;
;                                                                                                                                                                                                                                   ; due to stuck port data_in ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|kod_cfg_compare[4],                                                                                                   ;
;                                                                                                                                                                                                                                   ;                           ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|kod_cfg_compare[3],                                                                                                   ;
;                                                                                                                                                                                                                                   ;                           ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|kod_cfg_compare[2],                                                                                                   ;
;                                                                                                                                                                                                                                   ;                           ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|kod_cfg_compare[1]                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rxtx_pipe:rxtx_pipe|ko_cpl_spc_vc0_reg[1]                                                            ; Stuck at GND              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|koh_cfg_compare[0],                                                                                                   ;
;                                                                                                                                                                                                                                   ; due to stuck port data_in ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|koh_cfg_compare[4],                                                                                                   ;
;                                                                                                                                                                                                                                   ;                           ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|koh_cfg_compare[3],                                                                                                   ;
;                                                                                                                                                                                                                                   ;                           ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|koh_cfg_compare[2],                                                                                                   ;
;                                                                                                                                                                                                                                   ;                           ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|koh_cfg_compare[1]                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|cfg_maxrdreq_dw[0]                                                                                             ; Stuck at GND              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|cfg_maxrdreq_dw_fifo_size[15],                          ;
;                                                                                                                                                                                                                                   ; due to stuck port data_in ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|cfg_maxrdreq_dw_fifo_size[15]                          ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[34]                                                                                                                              ; Lost Fanouts              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[34]                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[35]                                                                                                                              ; Lost Fanouts              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[35]                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[36]                                                                                                                              ; Lost Fanouts              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[36]                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[37]                                                                                                                              ; Lost Fanouts              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[37]                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[38]                                                                                                                              ; Lost Fanouts              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[38]                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[39]                                                                                                                              ; Lost Fanouts              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[39]                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[40]                                                                                                                              ; Lost Fanouts              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[40]                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[41]                                                                                                                              ; Lost Fanouts              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[41]                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[42]                                                                                                                              ; Lost Fanouts              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[42]                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[43]                                                                                                                              ; Lost Fanouts              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[43]                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[44]                                                                                                                              ; Lost Fanouts              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[44]                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[45]                                                                                                                              ; Lost Fanouts              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[45]                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[46]                                                                                                                              ; Lost Fanouts              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[46]                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[47]                                                                                                                              ; Lost Fanouts              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[47]                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[48]                                                                                                                              ; Lost Fanouts              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[48]                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[49]                                                                                                                              ; Lost Fanouts              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[49]                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[50]                                                                                                                              ; Lost Fanouts              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[50]                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[51]                                                                                                                              ; Lost Fanouts              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[51]                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[52]                                                                                                                              ; Lost Fanouts              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[52]                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[53]                                                                                                                              ; Lost Fanouts              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[53]                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[54]                                                                                                                              ; Lost Fanouts              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[54]                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[55]                                                                                                                              ; Lost Fanouts              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[55]                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[56]                                                                                                                              ; Lost Fanouts              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[56]                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[57]                                                                                                                              ; Lost Fanouts              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[57]                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[58]                                                                                                                              ; Lost Fanouts              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[58]                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[59]                                                                                                                              ; Lost Fanouts              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[59]                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[60]                                                                                                                              ; Lost Fanouts              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[60]                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[61]                                                                                                                              ; Lost Fanouts              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[61]                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[62]                                                                                                                              ; Lost Fanouts              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[62]                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[63]                                                                                                                              ; Lost Fanouts              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[63]                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[0]                                                                                                                               ; Lost Fanouts              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[0]                                                                                                                                     ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[1]                                                                                                                               ; Lost Fanouts              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[1]                                                                                                                                     ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[2]                                                                                                                               ; Lost Fanouts              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[2]                                                                                                                                     ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[3]                                                                                                                               ; Lost Fanouts              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[3]                                                                                                                                     ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[4]                                                                                                                               ; Lost Fanouts              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[4]                                                                                                                                     ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[5]                                                                                                                               ; Lost Fanouts              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[5]                                                                                                                                     ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[6]                                                                                                                               ; Lost Fanouts              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[6]                                                                                                                                     ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[7]                                                                                                                               ; Lost Fanouts              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[7]                                                                                                                                     ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[8]                                                                                                                               ; Lost Fanouts              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[8]                                                                                                                                     ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[9]                                                                                                                               ; Lost Fanouts              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[9]                                                                                                                                     ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[10]                                                                                                                              ; Lost Fanouts              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[10]                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[11]                                                                                                                              ; Lost Fanouts              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[11]                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[12]                                                                                                                              ; Lost Fanouts              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[12]                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[13]                                                                                                                              ; Lost Fanouts              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[13]                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[14]                                                                                                                              ; Lost Fanouts              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[14]                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[15]                                                                                                                              ; Lost Fanouts              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[15]                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[16]                                                                                                                              ; Lost Fanouts              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[16]                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[17]                                                                                                                              ; Lost Fanouts              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[17]                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[18]                                                                                                                              ; Lost Fanouts              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[18]                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[19]                                                                                                                              ; Lost Fanouts              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[19]                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[20]                                                                                                                              ; Lost Fanouts              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[20]                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[21]                                                                                                                              ; Lost Fanouts              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[21]                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[22]                                                                                                                              ; Lost Fanouts              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[22]                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[23]                                                                                                                              ; Lost Fanouts              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[23]                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[24]                                                                                                                              ; Lost Fanouts              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[24]                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[25]                                                                                                                              ; Lost Fanouts              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[25]                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[26]                                                                                                                              ; Lost Fanouts              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[26]                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[27]                                                                                                                              ; Lost Fanouts              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[27]                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[28]                                                                                                                              ; Lost Fanouts              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[28]                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[29]                                                                                                                              ; Lost Fanouts              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[29]                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[30]                                                                                                                              ; Lost Fanouts              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[30]                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[31]                                                                                                                              ; Lost Fanouts              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[31]                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_0_reg[71]                                                                                                                              ; Lost Fanouts              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_0_reg2[71]                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[72]                                                                                                                              ; Lost Fanouts              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[72]                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[73]                                                                                                                              ; Lost Fanouts              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[73]                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[78]                                                                                                                              ; Lost Fanouts              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[78]                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[79]                                                                                                                              ; Lost Fanouts              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[79]                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[80]                                                                                                                              ; Lost Fanouts              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[80]                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[81]                                                                                                                              ; Lost Fanouts              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[81]                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[74]                                                                                                                              ; Lost Fanouts              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[74]                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[75]                                                                                                                              ; Lost Fanouts              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[75]                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[76]                                                                                                                              ; Lost Fanouts              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[76]                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[77]                                                                                                                              ; Lost Fanouts              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[77]                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|txfifo_d[129]                                                                              ; Lost Fanouts              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|tx_sop_1                                                                                          ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_data_eplast[31] ; Stuck at GND              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_reg_access:altpcierd_reg_access_1|read_dma_status_reg[31]                       ;
;                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_data_eplast[30] ; Stuck at GND              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_reg_access:altpcierd_reg_access_1|read_dma_status_reg[30]                       ;
;                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_data_eplast[28] ; Stuck at GND              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_reg_access:altpcierd_reg_access_1|read_dma_status_reg[28]                       ;
;                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_data_eplast[27] ; Stuck at GND              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_reg_access:altpcierd_reg_access_1|read_dma_status_reg[27]                       ;
;                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_data_eplast[26] ; Stuck at GND              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_reg_access:altpcierd_reg_access_1|read_dma_status_reg[26]                       ;
;                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_data_eplast[25] ; Stuck at GND              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_reg_access:altpcierd_reg_access_1|read_dma_status_reg[25]                       ;
;                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_data_eplast[24] ; Stuck at GND              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_reg_access:altpcierd_reg_access_1|read_dma_status_reg[24]                       ;
;                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_addr_eplast[31] ; Stuck at GND              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_desc_reg[31]           ;
;                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_addr_eplast[30] ; Stuck at GND              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_desc_reg[30]           ;
;                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_addr_eplast[29] ; Stuck at GND              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_desc_reg[29]           ;
;                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_addr_eplast[28] ; Stuck at GND              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_desc_reg[28]           ;
;                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_addr_eplast[27] ; Stuck at GND              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_desc_reg[27]           ;
;                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_addr_eplast[26] ; Stuck at GND              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_desc_reg[26]           ;
;                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_addr_eplast[25] ; Stuck at GND              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_desc_reg[25]           ;
;                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_addr_eplast[24] ; Stuck at GND              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_desc_reg[24]           ;
;                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_addr_eplast[23] ; Stuck at GND              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_desc_reg[23]           ;
;                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_addr_eplast[22] ; Stuck at GND              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_desc_reg[22]           ;
;                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_addr_eplast[21] ; Stuck at GND              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_desc_reg[21]           ;
;                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_addr_eplast[20] ; Stuck at GND              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_desc_reg[20]           ;
;                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_addr_eplast[19] ; Stuck at GND              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_desc_reg[19]           ;
;                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_addr_eplast[18] ; Stuck at GND              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_desc_reg[18]           ;
;                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_addr_eplast[17] ; Stuck at GND              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_desc_reg[17]           ;
;                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_addr_eplast[16] ; Stuck at GND              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_desc_reg[16]           ;
;                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_addr_eplast[15] ; Stuck at GND              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_desc_reg[15]           ;
;                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_addr_eplast[14] ; Stuck at GND              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_desc_reg[14]           ;
;                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_addr_eplast[13] ; Stuck at GND              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_desc_reg[13]           ;
;                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_addr_eplast[12] ; Stuck at GND              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_desc_reg[12]           ;
;                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_addr_eplast[11] ; Stuck at GND              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_desc_reg[11]           ;
;                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_addr_eplast[10] ; Stuck at GND              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_desc_reg[10]           ;
;                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_addr_eplast[9]  ; Stuck at GND              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_desc_reg[9]            ;
;                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_addr_eplast[8]  ; Stuck at GND              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_desc_reg[8]            ;
;                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_addr_eplast[7]  ; Stuck at GND              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_desc_reg[7]            ;
;                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_addr_eplast[6]  ; Stuck at GND              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_desc_reg[6]            ;
;                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_addr_eplast[5]  ; Stuck at GND              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_desc_reg[5]            ;
;                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_addr_eplast[4]  ; Stuck at GND              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_desc_reg[4]            ;
;                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_addr_eplast[3]  ; Stuck at GND              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_desc_reg[3]            ;
;                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_addr_eplast[2]  ; Stuck at GND              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_desc_reg[2]            ;
;                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_addr_eplast[0]  ; Stuck at GND              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_desc_reg[0]            ;
;                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_addr_eplast[1]  ; Stuck at GND              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_desc_reg[1]            ;
;                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_tag_tx_desc[7]  ; Stuck at GND              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_desc_reg[79]           ;
;                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_tag_tx_desc[6]  ; Stuck at GND              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_desc_reg[78]           ;
;                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_tag_tx_desc[5]  ; Stuck at GND              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_desc_reg[77]           ;
;                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_data_eplast[56] ; Stuck at GND              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_reg_access:altpcierd_reg_access_1|read_dma_status_reg[56]                       ;
;                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_data_eplast[58] ; Stuck at GND              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_reg_access:altpcierd_reg_access_1|read_dma_status_reg[58]                       ;
;                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_data_eplast[59] ; Stuck at GND              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_reg_access:altpcierd_reg_access_1|read_dma_status_reg[59]                       ;
;                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_data_eplast[60] ; Stuck at GND              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_reg_access:altpcierd_reg_access_1|read_dma_status_reg[60]                       ;
;                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_data_eplast[61] ; Stuck at GND              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_reg_access:altpcierd_reg_access_1|read_dma_status_reg[61]                       ;
;                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_data_eplast[62] ; Stuck at GND              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_reg_access:altpcierd_reg_access_1|read_dma_status_reg[62]                       ;
;                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_data_eplast[63] ; Stuck at GND              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_reg_access:altpcierd_reg_access_1|read_dma_status_reg[63]                       ;
;                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_desc_reg[120]   ; Stuck at GND              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|tx_fmt_type[0]                                                                                            ;
;                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_desc_reg[122]   ; Stuck at GND              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|tx_fmt_type[2]                                                                                            ;
;                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_desc_reg[124]   ; Stuck at GND              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|tx_fmt_type[4]                                                                                            ;
;                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_addr_eplast[31]            ; Stuck at GND              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_desc_63_0[31]                     ;
;                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_addr_eplast[30]            ; Stuck at GND              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_desc_63_0[30]                     ;
;                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_addr_eplast[29]            ; Stuck at GND              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_desc_63_0[29]                     ;
;                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_addr_eplast[28]            ; Stuck at GND              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_desc_63_0[28]                     ;
;                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_addr_eplast[27]            ; Stuck at GND              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_desc_63_0[27]                     ;
;                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_addr_eplast[26]            ; Stuck at GND              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_desc_63_0[26]                     ;
;                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_addr_eplast[25]            ; Stuck at GND              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_desc_63_0[25]                     ;
;                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_addr_eplast[24]            ; Stuck at GND              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_desc_63_0[24]                     ;
;                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_addr_eplast[23]            ; Stuck at GND              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_desc_63_0[23]                     ;
;                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_addr_eplast[22]            ; Stuck at GND              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_desc_63_0[22]                     ;
;                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_addr_eplast[21]            ; Stuck at GND              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_desc_63_0[21]                     ;
;                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_addr_eplast[20]            ; Stuck at GND              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_desc_63_0[20]                     ;
;                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_addr_eplast[19]            ; Stuck at GND              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_desc_63_0[19]                     ;
;                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_addr_eplast[18]            ; Stuck at GND              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_desc_63_0[18]                     ;
;                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_addr_eplast[17]            ; Stuck at GND              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_desc_63_0[17]                     ;
;                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_addr_eplast[16]            ; Stuck at GND              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_desc_63_0[16]                     ;
;                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_addr_eplast[15]            ; Stuck at GND              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_desc_63_0[15]                     ;
;                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_addr_eplast[14]            ; Stuck at GND              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_desc_63_0[14]                     ;
;                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_addr_eplast[13]            ; Stuck at GND              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_desc_63_0[13]                     ;
;                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_addr_eplast[12]            ; Stuck at GND              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_desc_63_0[12]                     ;
;                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_addr_eplast[11]            ; Stuck at GND              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_desc_63_0[11]                     ;
;                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_addr_eplast[10]            ; Stuck at GND              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_desc_63_0[10]                     ;
;                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_addr_eplast[9]             ; Stuck at GND              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_desc_63_0[9]                      ;
;                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_addr_eplast[8]             ; Stuck at GND              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_desc_63_0[8]                      ;
;                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_addr_eplast[7]             ; Stuck at GND              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_desc_63_0[7]                      ;
;                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_addr_eplast[6]             ; Stuck at GND              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_desc_63_0[6]                      ;
;                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_addr_eplast[5]             ; Stuck at GND              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_desc_63_0[5]                      ;
;                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_addr_eplast[4]             ; Stuck at GND              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_desc_63_0[4]                      ;
;                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_addr_eplast[3]             ; Stuck at GND              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_desc_63_0[3]                      ;
;                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_addr_eplast[2]             ; Stuck at GND              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_desc_63_0[2]                      ;
;                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_addr_eplast[1]             ; Stuck at GND              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_desc_63_0[1]                      ;
;                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_addr_eplast[0]             ; Stuck at GND              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_desc_63_0[0]                      ;
;                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[32]                                                                                                                              ; Lost Fanouts              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[32]                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|tx_err                                                                                     ; Stuck at GND              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|txfifo_d[132]                                                                                     ;
;                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                          ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[33]                                                                                                                              ; Lost Fanouts              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[33]                                                                                                                                    ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tagram_data_b[1]   ; Lost Fanouts              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_tag_addr_offset[1]     ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tagram_data_b[0]   ; Lost Fanouts              ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_tag_addr_offset[0]     ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|sd_state[0]                                                                                                            ; Lost Fanouts              ; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|sd_state[1]                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3951  ;
; Number of registers using Synchronous Clear  ; 630   ;
; Number of registers using Synchronous Load   ; 369   ;
; Number of registers using Asynchronous Clear ; 1054  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1527  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                         ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; altpcierd_compliance_test:pcie_compliance_test_enable|dbc_cnt[0]                                                                                                                                                                                                          ; 2       ;
; altpcierd_compliance_test:pcie_compliance_test_enable|dbc_cnt[1]                                                                                                                                                                                                          ; 2       ;
; altpcierd_compliance_test:pcie_compliance_test_enable|dbc_cnt[2]                                                                                                                                                                                                          ; 2       ;
; altpcierd_compliance_test:pcie_compliance_test_enable|dbc_cnt[3]                                                                                                                                                                                                          ; 2       ;
; altpcierd_compliance_test:pcie_compliance_test_enable|dbc_cnt[4]                                                                                                                                                                                                          ; 2       ;
; altpcierd_compliance_test:pcie_compliance_test_enable|dbc_cnt[5]                                                                                                                                                                                                          ; 2       ;
; altpcierd_compliance_test:pcie_compliance_test_enable|dbc_cnt[6]                                                                                                                                                                                                          ; 2       ;
; altpcierd_compliance_test:pcie_compliance_test_enable|dbc_cnt[7]                                                                                                                                                                                                          ; 2       ;
; altpcierd_compliance_test:pcie_compliance_test_enable|dbc_cnt[8]                                                                                                                                                                                                          ; 2       ;
; altpcierd_compliance_test:pcie_compliance_test_enable|dbc_cnt[9]                                                                                                                                                                                                          ; 2       ;
; altpcierd_compliance_test:pcie_compliance_test_enable|dbc_cnt[10]                                                                                                                                                                                                         ; 2       ;
; altpcierd_compliance_test:pcie_compliance_test_enable|dbc_cnt[11]                                                                                                                                                                                                         ; 2       ;
; altpcierd_compliance_test:pcie_compliance_test_enable|dbc_cnt[12]                                                                                                                                                                                                         ; 2       ;
; altpcierd_compliance_test:pcie_compliance_test_enable|dbc_cnt[13]                                                                                                                                                                                                         ; 2       ;
; altpcierd_compliance_test:pcie_compliance_test_enable|dbc_cnt[14]                                                                                                                                                                                                         ; 2       ;
; altpcierd_compliance_test:pcie_compliance_test_enable|dbc_cnt[15]                                                                                                                                                                                                         ; 2       ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core_rs_hip:rs_hip|srst                                                                                                                                                                               ; 4       ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|rxdigitalreset_r                                                                                                                                               ; 2       ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|txdigitalreset_r                                                                                                                                               ; 2       ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                                                                                      ; 52      ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core_rs_hip:rs_hip|srst0                                                                                                                                                                              ; 2       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|srst                                                                                                                                                                                           ; 215     ;
; altpcierd_compliance_test:pcie_compliance_test_enable|req_compliance_cycle                                                                                                                                                                                                ; 2       ;
; altpcierd_compliance_test:pcie_compliance_test_enable|req_compliance_cycle_r                                                                                                                                                                                              ; 1       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|init                                                                                           ; 327     ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|soft_dma_reset                                                                                ; 142     ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|soft_dma_reset                                                                                 ; 142     ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|busy_altgxb_reconfig_r[1]                                                                                                                                      ; 1       ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|ld_ws_tmr                                                                                                                                                      ; 22      ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|waitstate_timer[19]                                                                                                                                            ; 2       ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|waitstate_timer[18]                                                                                                                                            ; 2       ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|waitstate_timer[17]                                                                                                                                            ; 2       ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|waitstate_timer[16]                                                                                                                                            ; 2       ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|waitstate_timer[15]                                                                                                                                            ; 2       ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|waitstate_timer[14]                                                                                                                                            ; 2       ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|waitstate_timer[13]                                                                                                                                            ; 2       ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|waitstate_timer[12]                                                                                                                                            ; 2       ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|waitstate_timer[11]                                                                                                                                            ; 2       ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|waitstate_timer[10]                                                                                                                                            ; 2       ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|waitstate_timer[9]                                                                                                                                             ; 2       ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|waitstate_timer[8]                                                                                                                                             ; 2       ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|waitstate_timer[7]                                                                                                                                             ; 2       ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|waitstate_timer[6]                                                                                                                                             ; 2       ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|waitstate_timer[5]                                                                                                                                             ; 2       ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|waitstate_timer[4]                                                                                                                                             ; 2       ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|waitstate_timer[3]                                                                                                                                             ; 2       ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|waitstate_timer[2]                                                                                                                                             ; 2       ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|waitstate_timer[1]                                                                                                                                             ; 2       ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|waitstate_timer[0]                                                                                                                                             ; 2       ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core_rs_hip:rs_hip|dlup_exit_r                                                                                                                                                                        ; 1       ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core_rs_hip:rs_hip|hotrst_exit_r                                                                                                                                                                      ; 1       ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core_rs_hip:rs_hip|l2_exit_r                                                                                                                                                                          ; 1       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|rx_req_reg                                                 ; 1       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|init_shift                                                                                     ; 2       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|init                                                                                          ; 155     ;
; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|busy_altgxb_reconfig_r[0]                                                                                                                                      ; 1       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|init_shift                                                                                    ; 2       ;
; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|altshift_taps:reg_wr_addr_rtl_0|shift_taps_9om:auto_generated|dffe4 ; 34      ;
; Total number of inverted registers = 58                                                                                                                                                                                                                                   ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_addr_eplast[40]               ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|calc_4kbnd_dt_fifo_byte[3]       ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|calc_4kbnd_dt_fifo_byte[11]      ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_tag_addr_offset[13]           ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|address_reg[9]                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_addr_eplast[40]                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|dt_fifo_tx_ready                                               ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|tx_length_byte[8]                                              ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|dt_addr_offset[3]                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|dt_fifo_tx_ready                                              ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|tx_length_byte[2]                                             ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|dt_addr_offset[5]                                             ;
; 3:1                ; 38 bits   ; 76 LEs        ; 38 LEs               ; 38 LEs                 ; Yes        ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|rx_desc0_xhdl1[11]                                                                                       ;
; 3:1                ; 49 bits   ; 98 LEs        ; 49 LEs               ; 49 LEs                 ; Yes        ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|rx_desc0_xhdl1[103]                                                                                      ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|address_xhdl0[0]                 ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_desc_addr_4k_3dw[0]                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[2]                                                                                                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|tx_desc_addr[39]                                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|tx_desc_addr[48]                                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|prg_reg_DW3[20]                                                      ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|rx_tag[2]                        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|calc_4kbnd_mrd_ack_byte[5]       ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|calc_4kbnd_mrd_ack_byte[11]      ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_tag_cnt_second_descriptor[1]  ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_tag_cnt_first_descriptor[0]   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|prg_reg_DW3[10]                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|prg_reg_DW0[31]                                                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|prg_reg_DW0[16]                                                     ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|calc_4kbnd_done_byte[5]                     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|calc_4kbnd_done_byte[9]                     ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_desc_addr_4k[2]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|prg_reg_DW2[31]                                                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|prg_reg_DW2[15]                                                     ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|tagram_address_b[3]                                                                                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|prg_reg_DW1[7]                                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|prg_reg_DW1[15]                                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |pcie_core_example_chaining_top|altpcierd_compliance_test:pcie_compliance_test_enable|ltssm_cnt_cycles[2]                                                                                                                                                                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_desc_addr[45]                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_desc_addr[39]                            ;
; 5:1                ; 9 bits    ; 27 LEs        ; 18 LEs               ; 9 LEs                  ; Yes        ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|dt_fifo_cnt[1]                                                 ;
; 5:1                ; 9 bits    ; 27 LEs        ; 18 LEs               ; 9 LEs                  ; Yes        ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|dt_fifo_cnt[1]                                                ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|cdt_length_qw_minus_one[4]                  ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|cdt_length_dw[12]                           ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|num_dw_to_read[6]                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|dt_rc_last_size_dw[1]                                          ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|dt_rc_last_size_dw[12]                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|dt_rc_last_size_dw[1]                                         ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|dt_rc_last_size_dw[7]                                         ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|dt_ep_last[13]                   ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|dt_ep_last[3]                               ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_length_dw[2]                  ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_length_dw[3]                             ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg|dma_prg_rddata[5]                                                    ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg|dma_prg_rddata[0]                                                   ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|mem_read_count[8]                         ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_length_qw_minus_one[6]                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[11]   ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_cplerr_lmi:lmi_blk|lmi_addr_xhdl0[0]                                                                                                                                                          ;
; 9:1                ; 3 bits    ; 18 LEs        ; 3 LEs                ; 15 LEs                 ; Yes        ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|tx_fifo_empty_timer[0]                                                                                                                                               ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|count_eop_in_rxfifo[5]                                                                                   ;
; 5:1                ; 9 bits    ; 27 LEs        ; 18 LEs               ; 9 LEs                  ; Yes        ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|tx_length_dw[7]                                                ;
; 5:1                ; 9 bits    ; 27 LEs        ; 18 LEs               ; 9 LEs                  ; Yes        ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|tx_length_dw[6]                                               ;
; 5:1                ; 9 bits    ; 27 LEs        ; 9 LEs                ; 18 LEs                 ; Yes        ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|tx_length_dw_md[2]                                             ;
; 5:1                ; 9 bits    ; 27 LEs        ; 9 LEs                ; 18 LEs                 ; Yes        ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|tx_length_dw_md[3]                                            ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|rx_be0[6]                                                                                                ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|cdt_length_dw_tx[2]              ;
; 5:1                ; 24 bits   ; 72 LEs        ; 24 LEs               ; 48 LEs                 ; Yes        ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|performance_counter[2]           ;
; 5:1                ; 24 bits   ; 72 LEs        ; 24 LEs               ; 48 LEs                 ; Yes        ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|performance_counter[20]                     ;
; 6:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|tx_sel_requester_dmard                                                                                                       ;
; 6:1                ; 9 bits    ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|ctrlrx_count_length_dqword[4]                                                                            ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|estimated_header_credits[5]                                                                                      ;
; 6:1                ; 14 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|estimated_data_credits[4]                                                                                        ;
; 6:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|maxrdreq_dw[0]                   ;
; 6:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|maxrdreq_dw[6]                   ;
; 6:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|maxpload_dw[3]                              ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|maxpload_qw_minus_one[5]                    ;
; 6:1                ; 5 bits    ; 20 LEs        ; 15 LEs               ; 5 LEs                  ; Yes        ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_tag_tx_desc[1]                ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[3] ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[3]    ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[7]    ;
; 64:1               ; 6 bits    ; 252 LEs       ; 12 LEs               ; 240 LEs                ; Yes        ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_reg_access:altpcierd_reg_access_1|reg_rd_data[24]                                      ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|txfifo_d[91]                                                                                             ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|txfifo_d[82]                                                                                             ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|txfifo_d[83]                                                                                             ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|txfifo_d[77]                                                                                             ;
; 6:1                ; 10 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|txfifo_d[85]                                                                                             ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|txfifo_d[96]                                                                                             ;
; 8:1                ; 4 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; Yes        ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|rx_be0[2]                                                                                                ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|counter[0]    ;
; 256:1              ; 24 bits   ; 4080 LEs      ; 72 LEs               ; 4008 LEs               ; Yes        ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_reg_access:altpcierd_reg_access_1|reg_rd_data[12]                                      ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; Yes        ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|txfifo_d[67]                                                                                             ;
; 8:1                ; 4 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|txfifo_d[71]                                                                                             ;
; 10:1               ; 5 bits    ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|txfifo_d[127]                                                                                            ;
; 10:1               ; 3 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|txfifo_d[123]                                                                                            ;
; 10:1               ; 14 bits   ; 84 LEs        ; 84 LEs               ; 0 LEs                  ; Yes        ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|txfifo_d[119]                                                                                            ;
; 10:1               ; 6 bits    ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; Yes        ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|txfifo_d[100]                                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |pcie_core_example_chaining_top|altpcierd_compliance_test:pcie_compliance_test_enable|dbc_cnt[8]                                                                                                                                                                                ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|waitstate_timer[7]                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|nstate                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|ctrlrx_length[9]                                                                                         ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr     ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|ctrltx_tx_length[6]                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|tx_dfr0                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|cstate_tx                                 ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|tx_desc0[75]                                                                                                                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|reg_wr_data                               ;
; 5:1                ; 14 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; No         ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|tx_req0                                                                                                                      ;
; 4:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; No         ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|Add0                                      ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|Selector5                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes ;
+--------------------------+--------------+------+----------------------------------------------------------------------------------+
; Assignment               ; Value        ; From ; To                                                                               ;
+--------------------------+--------------+------+----------------------------------------------------------------------------------+
; STATE_MACHINE_PROCESSING ; USER_ENCODED ; -    ; serdes_rst_state                                                                 ;
+--------------------------+--------------+------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|pciexp_dcram:quartus_compile_ram|altsyncram:altsyncram_component|altsyncram_jlh1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DPRIO_CHANNEL_NUM ; 11    ; -    ; address_pres_reg[11]                                                                                                                                                                  ;
; DPRIO_CHANNEL_NUM ; 10    ; -    ; address_pres_reg[10]                                                                                                                                                                  ;
; DPRIO_CHANNEL_NUM ; 9     ; -    ; address_pres_reg[9]                                                                                                                                                                   ;
; DPRIO_CHANNEL_NUM ; 8     ; -    ; address_pres_reg[8]                                                                                                                                                                   ;
; DPRIO_CHANNEL_NUM ; 7     ; -    ; address_pres_reg[7]                                                                                                                                                                   ;
; DPRIO_CHANNEL_NUM ; 6     ; -    ; address_pres_reg[6]                                                                                                                                                                   ;
; DPRIO_CHANNEL_NUM ; 5     ; -    ; address_pres_reg[5]                                                                                                                                                                   ;
; DPRIO_CHANNEL_NUM ; 4     ; -    ; address_pres_reg[4]                                                                                                                                                                   ;
; DPRIO_CHANNEL_NUM ; 3     ; -    ; address_pres_reg[3]                                                                                                                                                                   ;
; DPRIO_CHANNEL_NUM ; 2     ; -    ; address_pres_reg[2]                                                                                                                                                                   ;
; DPRIO_CHANNEL_NUM ; 1     ; -    ; address_pres_reg[1]                                                                                                                                                                   ;
; DPRIO_CHANNEL_NUM ; 0     ; -    ; address_pres_reg[0]                                                                                                                                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; address_pres_reg[0]                                                                                                                                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; address_pres_reg[11]                                                                                                                                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; address_pres_reg[10]                                                                                                                                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; address_pres_reg[9]                                                                                                                                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; address_pres_reg[8]                                                                                                                                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; address_pres_reg[7]                                                                                                                                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; address_pres_reg[6]                                                                                                                                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; address_pres_reg[5]                                                                                                                                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; address_pres_reg[4]                                                                                                                                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; address_pres_reg[3]                                                                                                                                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; address_pres_reg[2]                                                                                                                                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; address_pres_reg[1]                                                                                                                                                                   ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio ;
+---------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                                                                                                                                                            ;
+---------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DPRIO_INTERFACE_REG ; ON    ; -    ; addr_shift_reg[31]                                                                                                                                                                                                            ;
; DPRIO_INTERFACE_REG ; ON    ; -    ; wr_out_data_shift_reg[31]                                                                                                                                                                                                     ;
; DPRIO_INTERFACE_REG ; ON    ; -    ; rd_out_data_shift_reg[13]                                                                                                                                                                                                     ;
; DPRIO_INTERFACE_REG ; ON    ; -    ; in_data_shift_reg[0]                                                                                                                                                                                                          ;
; DPRIO_INTERFACE_REG ; ON    ; -    ; startup_cntr[0]                                                                                                                                                                                                               ;
; DPRIO_INTERFACE_REG ; ON    ; -    ; startup_cntr[1]                                                                                                                                                                                                               ;
; DPRIO_INTERFACE_REG ; ON    ; -    ; startup_cntr[2]                                                                                                                                                                                                               ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[31]                                                                                                                                                                                                            ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[31]                                                                                                                                                                                                            ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[30]                                                                                                                                                                                                            ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[30]                                                                                                                                                                                                            ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[29]                                                                                                                                                                                                            ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[29]                                                                                                                                                                                                            ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[28]                                                                                                                                                                                                            ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[28]                                                                                                                                                                                                            ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[27]                                                                                                                                                                                                            ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[27]                                                                                                                                                                                                            ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[26]                                                                                                                                                                                                            ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[26]                                                                                                                                                                                                            ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[25]                                                                                                                                                                                                            ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[25]                                                                                                                                                                                                            ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[24]                                                                                                                                                                                                            ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[24]                                                                                                                                                                                                            ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[23]                                                                                                                                                                                                            ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[23]                                                                                                                                                                                                            ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[22]                                                                                                                                                                                                            ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[22]                                                                                                                                                                                                            ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[21]                                                                                                                                                                                                            ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[21]                                                                                                                                                                                                            ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[20]                                                                                                                                                                                                            ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[20]                                                                                                                                                                                                            ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[19]                                                                                                                                                                                                            ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[19]                                                                                                                                                                                                            ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[18]                                                                                                                                                                                                            ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[18]                                                                                                                                                                                                            ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[17]                                                                                                                                                                                                            ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[17]                                                                                                                                                                                                            ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[16]                                                                                                                                                                                                            ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[16]                                                                                                                                                                                                            ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[15]                                                                                                                                                                                                            ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[15]                                                                                                                                                                                                            ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[14]                                                                                                                                                                                                            ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[14]                                                                                                                                                                                                            ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[13]                                                                                                                                                                                                            ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[13]                                                                                                                                                                                                            ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[12]                                                                                                                                                                                                            ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[12]                                                                                                                                                                                                            ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[11]                                                                                                                                                                                                            ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[11]                                                                                                                                                                                                            ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[10]                                                                                                                                                                                                            ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[10]                                                                                                                                                                                                            ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[9]                                                                                                                                                                                                             ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[9]                                                                                                                                                                                                             ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[8]                                                                                                                                                                                                             ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[8]                                                                                                                                                                                                             ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[7]                                                                                                                                                                                                             ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[7]                                                                                                                                                                                                             ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[6]                                                                                                                                                                                                             ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[6]                                                                                                                                                                                                             ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[5]                                                                                                                                                                                                             ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[5]                                                                                                                                                                                                             ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[4]                                                                                                                                                                                                             ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[4]                                                                                                                                                                                                             ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[3]                                                                                                                                                                                                             ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[3]                                                                                                                                                                                                             ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[2]                                                                                                                                                                                                             ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[2]                                                                                                                                                                                                             ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[1]                                                                                                                                                                                                             ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[1]                                                                                                                                                                                                             ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[0]                                                                                                                                                                                                             ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[0]                                                                                                                                                                                                             ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[15]                                                                                                                                                                                                         ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[15]                                                                                                                                                                                                         ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[14]                                                                                                                                                                                                         ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[14]                                                                                                                                                                                                         ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[13]                                                                                                                                                                                                         ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[13]                                                                                                                                                                                                         ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[12]                                                                                                                                                                                                         ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[12]                                                                                                                                                                                                         ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[11]                                                                                                                                                                                                         ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[11]                                                                                                                                                                                                         ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[10]                                                                                                                                                                                                         ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[10]                                                                                                                                                                                                         ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[9]                                                                                                                                                                                                          ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[9]                                                                                                                                                                                                          ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[8]                                                                                                                                                                                                          ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[8]                                                                                                                                                                                                          ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[7]                                                                                                                                                                                                          ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[7]                                                                                                                                                                                                          ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[6]                                                                                                                                                                                                          ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[6]                                                                                                                                                                                                          ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[5]                                                                                                                                                                                                          ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[5]                                                                                                                                                                                                          ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[4]                                                                                                                                                                                                          ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[4]                                                                                                                                                                                                          ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[3]                                                                                                                                                                                                          ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[3]                                                                                                                                                                                                          ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[2]                                                                                                                                                                                                          ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[2]                                                                                                                                                                                                          ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[1]                                                                                                                                                                                                          ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[1]                                                                                                                                                                                                          ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[0]                                                                                                                                                                                                          ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[0]                                                                                                                                                                                                          ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[15]                                                                                                                                                                                                     ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[15]                                                                                                                                                                                                     ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[14]                                                                                                                                                                                                     ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[14]                                                                                                                                                                                                     ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[13]                                                                                                                                                                                                     ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[13]                                                                                                                                                                                                     ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[12]                                                                                                                                                                                                     ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[12]                                                                                                                                                                                                     ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[11]                                                                                                                                                                                                     ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[11]                                                                                                                                                                                                     ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[10]                                                                                                                                                                                                     ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[10]                                                                                                                                                                                                     ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[9]                                                                                                                                                                                                      ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[9]                                                                                                                                                                                                      ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[8]                                                                                                                                                                                                      ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[8]                                                                                                                                                                                                      ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[7]                                                                                                                                                                                                      ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[7]                                                                                                                                                                                                      ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[6]                                                                                                                                                                                                      ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[6]                                                                                                                                                                                                      ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[5]                                                                                                                                                                                                      ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[5]                                                                                                                                                                                                      ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[4]                                                                                                                                                                                                      ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[4]                                                                                                                                                                                                      ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[3]                                                                                                                                                                                                      ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[3]                                                                                                                                                                                                      ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[2]                                                                                                                                                                                                      ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[2]                                                                                                                                                                                                      ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[1]                                                                                                                                                                                                      ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[1]                                                                                                                                                                                                      ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[0]                                                                                                                                                                                                      ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[0]                                                                                                                                                                                                      ;
; PRESERVE_REGISTER   ; ON    ; -    ; startup_cntr[0]                                                                                                                                                                                                               ;
; POWER_UP_LEVEL      ; LOW   ; -    ; startup_cntr[0]                                                                                                                                                                                                               ;
; PRESERVE_REGISTER   ; ON    ; -    ; startup_cntr[1]                                                                                                                                                                                                               ;
; POWER_UP_LEVEL      ; LOW   ; -    ; startup_cntr[1]                                                                                                                                                                                                               ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[0]                                                                                                                                                                                                      ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[0]                                                                                                                                                                                                      ;
; PRESERVE_REGISTER   ; ON    ; -    ; startup_cntr[2]                                                                                                                                                                                                               ;
; POWER_UP_LEVEL      ; LOW   ; -    ; startup_cntr[2]                                                                                                                                                                                                               ;
; POWER_UP_LEVEL      ; LOW   ; -    ; state_mc_reg[2]                                                                                                                                                                                                               ;
; POWER_UP_LEVEL      ; LOW   ; -    ; state_mc_reg[1]                                                                                                                                                                                                               ;
; POWER_UP_LEVEL      ; LOW   ; -    ; state_mc_reg[0]                                                                                                                                                                                                               ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[31]                                                                                                                                                                                                     ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[31]                                                                                                                                                                                                     ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[30]                                                                                                                                                                                                     ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[30]                                                                                                                                                                                                     ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[29]                                                                                                                                                                                                     ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[29]                                                                                                                                                                                                     ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[28]                                                                                                                                                                                                     ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[28]                                                                                                                                                                                                     ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[27]                                                                                                                                                                                                     ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[27]                                                                                                                                                                                                     ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[26]                                                                                                                                                                                                     ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[26]                                                                                                                                                                                                     ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[25]                                                                                                                                                                                                     ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[25]                                                                                                                                                                                                     ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[24]                                                                                                                                                                                                     ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[24]                                                                                                                                                                                                     ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[23]                                                                                                                                                                                                     ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[23]                                                                                                                                                                                                     ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[22]                                                                                                                                                                                                     ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[22]                                                                                                                                                                                                     ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[21]                                                                                                                                                                                                     ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[21]                                                                                                                                                                                                     ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[20]                                                                                                                                                                                                     ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[20]                                                                                                                                                                                                     ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[19]                                                                                                                                                                                                     ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[19]                                                                                                                                                                                                     ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[18]                                                                                                                                                                                                     ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[18]                                                                                                                                                                                                     ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[17]                                                                                                                                                                                                     ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[17]                                                                                                                                                                                                     ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[16]                                                                                                                                                                                                     ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[16]                                                                                                                                                                                                     ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[15]                                                                                                                                                                                                     ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[15]                                                                                                                                                                                                     ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[14]                                                                                                                                                                                                     ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[14]                                                                                                                                                                                                     ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[13]                                                                                                                                                                                                     ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[13]                                                                                                                                                                                                     ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[12]                                                                                                                                                                                                     ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[12]                                                                                                                                                                                                     ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[11]                                                                                                                                                                                                     ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[11]                                                                                                                                                                                                     ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[10]                                                                                                                                                                                                     ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[10]                                                                                                                                                                                                     ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[9]                                                                                                                                                                                                      ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[9]                                                                                                                                                                                                      ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[8]                                                                                                                                                                                                      ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[8]                                                                                                                                                                                                      ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[7]                                                                                                                                                                                                      ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[7]                                                                                                                                                                                                      ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[6]                                                                                                                                                                                                      ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[6]                                                                                                                                                                                                      ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[5]                                                                                                                                                                                                      ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[5]                                                                                                                                                                                                      ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[4]                                                                                                                                                                                                      ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[4]                                                                                                                                                                                                      ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[3]                                                                                                                                                                                                      ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[3]                                                                                                                                                                                                      ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[2]                                                                                                                                                                                                      ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[2]                                                                                                                                                                                                      ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[1]                                                                                                                                                                                                      ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[1]                                                                                                                                                                                                      ;
+---------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|altsyncram:\xhdl0:rx_buffer_cpl_tagram|altsyncram_reo3:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|scfifo:tx_data_fifo_128|scfifo_5na1:auto_generated|a_dpfifo_gk31:dpfifo|altsyncram_f5e1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|altsyncram_56e1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_2ma1:auto_generated|a_dpfifo_dj31:dpfifo|altsyncram_93e1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|scfifo:write_scfifo|scfifo_7ab1:auto_generated|a_dpfifo_i741:dpfifo|altsyncram_l2e1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altsyncram:ep_dpram|altsyncram_dar3:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_2ma1:auto_generated|a_dpfifo_dj31:dpfifo|altsyncram_93e1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:tag_scfifo_first_descriptor|scfifo_p1a1:auto_generated|a_dpfifo_4v21:dpfifo|altsyncram_bvd1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:tag_scfifo_second_descriptor|scfifo_1me1:auto_generated|a_dpfifo_cj71:dpfifo|altsyncram_3rf1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|altsyncram:tag_dpram|altsyncram_44p3:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:rx_data_fifo|scfifo_ola1:auto_generated|a_dpfifo_3j31:dpfifo|altsyncram_m2e1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo|scfifo_cbc1:auto_generated|a_dpfifo_2741:dpfifo|altsyncram_n2e1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|altshift_taps:reg_wr_addr_rtl_0|shift_taps_9om:auto_generated|altsyncram_m5b1:altsyncram2 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_serdes:serdes ;
+-------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value ; Type                                                                                                              ;
+-------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; starting_channel_number ; 0     ; Signed Integer                                                                                                    ;
+-------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component ;
+-------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value ; Type                                                                                                                                                                                        ;
+-------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; starting_channel_number ; 0     ; Signed Integer                                                                                                                                                                              ;
+-------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component|altpll:pll0 ;
+-------------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                                                                                                                                                  ;
+-------------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPERATION_MODE                ; no_compensation   ; Untyped                                                                                                                                                                               ;
; PLL_TYPE                      ; AUTO              ; Untyped                                                                                                                                                                               ;
; LPM_HINT                      ; UNUSED            ; Untyped                                                                                                                                                                               ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                                                                                                                                                               ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                                                                                                                                                               ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                                                                                                                                                               ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                                                                                                                                                               ;
; INCLK0_INPUT_FREQUENCY        ; 10000             ; Signed Integer                                                                                                                                                                        ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                                                                                                                                                               ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                                                                                                                                                               ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                                                                                                                                                               ;
; LOCK_HIGH                     ; 1                 ; Untyped                                                                                                                                                                               ;
; LOCK_LOW                      ; 1                 ; Untyped                                                                                                                                                                               ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                                                                                                                                                               ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                                                                                                                                                               ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                                                                                                                                                               ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                                                                                                                                                               ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                                                                                                                                                               ;
; SKIP_VCO                      ; OFF               ; Untyped                                                                                                                                                                               ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                                                                                                                                                               ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                                                                                                                                                               ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                                                                                                                                                               ;
; BANDWIDTH                     ; 0                 ; Untyped                                                                                                                                                                               ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                                                                                                                                                               ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                                                                                                                                                               ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                                                                                                                                                               ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                                                                                                                                                               ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                                                                                                                                                               ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                                                                                                                                                               ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                                                                                                                                                               ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                                                                                                                                                               ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                                                                                                                                                               ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                                                                                                                                                               ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                                                                                                                                                               ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                                                                                                                                                               ;
; CLK2_MULTIPLY_BY              ; 25                ; Signed Integer                                                                                                                                                                        ;
; CLK1_MULTIPLY_BY              ; 25                ; Signed Integer                                                                                                                                                                        ;
; CLK0_MULTIPLY_BY              ; 25                ; Signed Integer                                                                                                                                                                        ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                                                                                                                                                               ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                                                                                                                                                               ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                                                                                                                                                               ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                                                                                                                                                               ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                                                                                                                                                               ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                                                                                                                                                               ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                                                                                                                                                               ;
; CLK2_DIVIDE_BY                ; 10                ; Signed Integer                                                                                                                                                                        ;
; CLK1_DIVIDE_BY                ; 10                ; Signed Integer                                                                                                                                                                        ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                                                                                                                                                        ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                                                               ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                                                               ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                                                               ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                                                               ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                                                               ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                                                               ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                                                               ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                                                               ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                                                               ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                                                               ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                                                                                                                                                               ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                                                                                                                                                               ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                                                                                                                                                               ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                                                                                                                                                               ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                                                                                                                                                               ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                                                                                                                                                               ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                                                                                                                                                               ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                                                                                                                                                               ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                                                                                                                                                               ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                                                                                                                                                               ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                                                                                                                                                               ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                                                                                                                                                               ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                                                                                                                                                               ;
; CLK2_DUTY_CYCLE               ; 20                ; Signed Integer                                                                                                                                                                        ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                                                                                                                                                               ;
; CLK0_DUTY_CYCLE               ; 50                ; Untyped                                                                                                                                                                               ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                                                               ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                                                               ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                                                               ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                                                               ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                                                               ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                                                               ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                                                               ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                                                               ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                                                               ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                                                               ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                                                               ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                                                               ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                                                               ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                                                               ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                                                               ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                                                               ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                                                               ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                                                               ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                                                               ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                                                               ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                                                                                                                                                               ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                                                                                                                                                               ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                                                                                                                                                               ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                                                                                                                                                               ;
; DPA_MULTIPLY_BY               ; 25                ; Signed Integer                                                                                                                                                                        ;
; DPA_DIVIDE_BY                 ; 2                 ; Signed Integer                                                                                                                                                                        ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                                                                                                                                                               ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                                                                                                                                                               ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                                                                                                                                                               ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                                                                                                                                                               ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                                                                                                                                                               ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                                                                                                                                                               ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                                                                                                                                                               ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                                                                                                                                                               ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                                                                                                                                                               ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                                                                                                                                                               ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                                                                                                                                                               ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                                                                                                                                                               ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                                                                                                                                                               ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                                                                                                                                                               ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                                                                                                                                                               ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                                                                                                                                                               ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                                                                                                                                                               ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                                                                                                                                                               ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                                                                                                                                                               ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                                                                                                                                                               ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                                                                                                                                                               ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                                                                                                                                                               ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                                                                                                                                                               ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                                                                                                                                                               ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                                                                                                                                                               ;
; VCO_MIN                       ; 0                 ; Untyped                                                                                                                                                                               ;
; VCO_MAX                       ; 0                 ; Untyped                                                                                                                                                                               ;
; VCO_CENTER                    ; 0                 ; Untyped                                                                                                                                                                               ;
; PFD_MIN                       ; 0                 ; Untyped                                                                                                                                                                               ;
; PFD_MAX                       ; 0                 ; Untyped                                                                                                                                                                               ;
; M_INITIAL                     ; 0                 ; Untyped                                                                                                                                                                               ;
; M                             ; 0                 ; Untyped                                                                                                                                                                               ;
; N                             ; 1                 ; Untyped                                                                                                                                                                               ;
; M2                            ; 1                 ; Untyped                                                                                                                                                                               ;
; N2                            ; 1                 ; Untyped                                                                                                                                                                               ;
; SS                            ; 1                 ; Untyped                                                                                                                                                                               ;
; C0_HIGH                       ; 0                 ; Untyped                                                                                                                                                                               ;
; C1_HIGH                       ; 0                 ; Untyped                                                                                                                                                                               ;
; C2_HIGH                       ; 0                 ; Untyped                                                                                                                                                                               ;
; C3_HIGH                       ; 0                 ; Untyped                                                                                                                                                                               ;
; C4_HIGH                       ; 0                 ; Untyped                                                                                                                                                                               ;
; C5_HIGH                       ; 0                 ; Untyped                                                                                                                                                                               ;
; C6_HIGH                       ; 0                 ; Untyped                                                                                                                                                                               ;
; C7_HIGH                       ; 0                 ; Untyped                                                                                                                                                                               ;
; C8_HIGH                       ; 0                 ; Untyped                                                                                                                                                                               ;
; C9_HIGH                       ; 0                 ; Untyped                                                                                                                                                                               ;
; C0_LOW                        ; 0                 ; Untyped                                                                                                                                                                               ;
; C1_LOW                        ; 0                 ; Untyped                                                                                                                                                                               ;
; C2_LOW                        ; 0                 ; Untyped                                                                                                                                                                               ;
; C3_LOW                        ; 0                 ; Untyped                                                                                                                                                                               ;
; C4_LOW                        ; 0                 ; Untyped                                                                                                                                                                               ;
; C5_LOW                        ; 0                 ; Untyped                                                                                                                                                                               ;
; C6_LOW                        ; 0                 ; Untyped                                                                                                                                                                               ;
; C7_LOW                        ; 0                 ; Untyped                                                                                                                                                                               ;
; C8_LOW                        ; 0                 ; Untyped                                                                                                                                                                               ;
; C9_LOW                        ; 0                 ; Untyped                                                                                                                                                                               ;
; C0_INITIAL                    ; 0                 ; Untyped                                                                                                                                                                               ;
; C1_INITIAL                    ; 0                 ; Untyped                                                                                                                                                                               ;
; C2_INITIAL                    ; 0                 ; Untyped                                                                                                                                                                               ;
; C3_INITIAL                    ; 0                 ; Untyped                                                                                                                                                                               ;
; C4_INITIAL                    ; 0                 ; Untyped                                                                                                                                                                               ;
; C5_INITIAL                    ; 0                 ; Untyped                                                                                                                                                                               ;
; C6_INITIAL                    ; 0                 ; Untyped                                                                                                                                                                               ;
; C7_INITIAL                    ; 0                 ; Untyped                                                                                                                                                                               ;
; C8_INITIAL                    ; 0                 ; Untyped                                                                                                                                                                               ;
; C9_INITIAL                    ; 0                 ; Untyped                                                                                                                                                                               ;
; C0_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                               ;
; C1_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                               ;
; C2_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                               ;
; C3_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                               ;
; C4_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                               ;
; C5_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                               ;
; C6_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                               ;
; C7_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                               ;
; C8_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                               ;
; C9_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                               ;
; C0_PH                         ; 0                 ; Untyped                                                                                                                                                                               ;
; C1_PH                         ; 0                 ; Untyped                                                                                                                                                                               ;
; C2_PH                         ; 0                 ; Untyped                                                                                                                                                                               ;
; C3_PH                         ; 0                 ; Untyped                                                                                                                                                                               ;
; C4_PH                         ; 0                 ; Untyped                                                                                                                                                                               ;
; C5_PH                         ; 0                 ; Untyped                                                                                                                                                                               ;
; C6_PH                         ; 0                 ; Untyped                                                                                                                                                                               ;
; C7_PH                         ; 0                 ; Untyped                                                                                                                                                                               ;
; C8_PH                         ; 0                 ; Untyped                                                                                                                                                                               ;
; C9_PH                         ; 0                 ; Untyped                                                                                                                                                                               ;
; L0_HIGH                       ; 1                 ; Untyped                                                                                                                                                                               ;
; L1_HIGH                       ; 1                 ; Untyped                                                                                                                                                                               ;
; G0_HIGH                       ; 1                 ; Untyped                                                                                                                                                                               ;
; G1_HIGH                       ; 1                 ; Untyped                                                                                                                                                                               ;
; G2_HIGH                       ; 1                 ; Untyped                                                                                                                                                                               ;
; G3_HIGH                       ; 1                 ; Untyped                                                                                                                                                                               ;
; E0_HIGH                       ; 1                 ; Untyped                                                                                                                                                                               ;
; E1_HIGH                       ; 1                 ; Untyped                                                                                                                                                                               ;
; E2_HIGH                       ; 1                 ; Untyped                                                                                                                                                                               ;
; E3_HIGH                       ; 1                 ; Untyped                                                                                                                                                                               ;
; L0_LOW                        ; 1                 ; Untyped                                                                                                                                                                               ;
; L1_LOW                        ; 1                 ; Untyped                                                                                                                                                                               ;
; G0_LOW                        ; 1                 ; Untyped                                                                                                                                                                               ;
; G1_LOW                        ; 1                 ; Untyped                                                                                                                                                                               ;
; G2_LOW                        ; 1                 ; Untyped                                                                                                                                                                               ;
; G3_LOW                        ; 1                 ; Untyped                                                                                                                                                                               ;
; E0_LOW                        ; 1                 ; Untyped                                                                                                                                                                               ;
; E1_LOW                        ; 1                 ; Untyped                                                                                                                                                                               ;
; E2_LOW                        ; 1                 ; Untyped                                                                                                                                                                               ;
; E3_LOW                        ; 1                 ; Untyped                                                                                                                                                                               ;
; L0_INITIAL                    ; 1                 ; Untyped                                                                                                                                                                               ;
; L1_INITIAL                    ; 1                 ; Untyped                                                                                                                                                                               ;
; G0_INITIAL                    ; 1                 ; Untyped                                                                                                                                                                               ;
; G1_INITIAL                    ; 1                 ; Untyped                                                                                                                                                                               ;
; G2_INITIAL                    ; 1                 ; Untyped                                                                                                                                                                               ;
; G3_INITIAL                    ; 1                 ; Untyped                                                                                                                                                                               ;
; E0_INITIAL                    ; 1                 ; Untyped                                                                                                                                                                               ;
; E1_INITIAL                    ; 1                 ; Untyped                                                                                                                                                                               ;
; E2_INITIAL                    ; 1                 ; Untyped                                                                                                                                                                               ;
; E3_INITIAL                    ; 1                 ; Untyped                                                                                                                                                                               ;
; L0_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                               ;
; L1_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                               ;
; G0_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                               ;
; G1_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                               ;
; G2_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                               ;
; G3_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                               ;
; E0_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                               ;
; E1_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                               ;
; E2_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                               ;
; E3_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                               ;
; L0_PH                         ; 0                 ; Untyped                                                                                                                                                                               ;
; L1_PH                         ; 0                 ; Untyped                                                                                                                                                                               ;
; G0_PH                         ; 0                 ; Untyped                                                                                                                                                                               ;
; G1_PH                         ; 0                 ; Untyped                                                                                                                                                                               ;
; G2_PH                         ; 0                 ; Untyped                                                                                                                                                                               ;
; G3_PH                         ; 0                 ; Untyped                                                                                                                                                                               ;
; E0_PH                         ; 0                 ; Untyped                                                                                                                                                                               ;
; E1_PH                         ; 0                 ; Untyped                                                                                                                                                                               ;
; E2_PH                         ; 0                 ; Untyped                                                                                                                                                                               ;
; E3_PH                         ; 0                 ; Untyped                                                                                                                                                                               ;
; M_PH                          ; 0                 ; Untyped                                                                                                                                                                               ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                                                               ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                                                               ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                                                               ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                                                               ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                                                               ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                                                               ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                                                               ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                                                               ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                                                               ;
; CLK0_COUNTER                  ; G0                ; Untyped                                                                                                                                                                               ;
; CLK1_COUNTER                  ; G0                ; Untyped                                                                                                                                                                               ;
; CLK2_COUNTER                  ; G0                ; Untyped                                                                                                                                                                               ;
; CLK3_COUNTER                  ; G0                ; Untyped                                                                                                                                                                               ;
; CLK4_COUNTER                  ; G0                ; Untyped                                                                                                                                                                               ;
; CLK5_COUNTER                  ; G0                ; Untyped                                                                                                                                                                               ;
; CLK6_COUNTER                  ; E0                ; Untyped                                                                                                                                                                               ;
; CLK7_COUNTER                  ; E1                ; Untyped                                                                                                                                                                               ;
; CLK8_COUNTER                  ; E2                ; Untyped                                                                                                                                                                               ;
; CLK9_COUNTER                  ; E3                ; Untyped                                                                                                                                                                               ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                                                               ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                                                               ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                                                               ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                                                               ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                                                               ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                                                               ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                                                               ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                                                               ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                                                               ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                                                               ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                                                                                                                                                               ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                                                                                                                                                               ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                                                                                                                                                               ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                                                                                                                                                               ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                                                                                                                                                               ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                                                                                                                                                               ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                                                                                                                                                               ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                                                                                                                                                               ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                                                                                                                                                               ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                                                                                                                                                               ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                                                                                                                                                               ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                                                                                                                                                               ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                                                                                                                                                               ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                                                                                                                                                               ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                                                                                                                                                               ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                                                                                                                               ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                                                                                                                               ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                                                                                                                               ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV GX     ; Untyped                                                                                                                                                                               ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                               ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                               ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                               ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                               ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                               ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                               ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                               ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                               ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                               ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                               ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                               ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                               ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                               ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                               ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                               ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                               ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                               ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                               ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                               ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                               ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                               ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                               ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                                                                                                                                                               ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                                                                                                                                                               ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                                                                                                                                                               ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                                                                                                                                                               ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                               ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                               ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                               ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                               ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                               ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                               ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                               ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                               ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                               ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                               ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                               ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                               ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                               ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                               ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                               ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                               ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                               ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                               ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                               ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                               ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                               ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                               ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                               ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                               ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                               ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                               ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                               ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                               ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                               ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                               ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                                                                                                                                                               ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                                                               ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                                                               ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                                                               ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                                                               ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                                                               ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                                                               ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                                                               ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                                                               ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                                                               ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                                                               ;
; CBXI_PARAMETER                ; altpll_nn81       ; Untyped                                                                                                                                                                               ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                                                                                                                                                               ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                                                                                                                                                               ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                                                                                                                                                               ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                                                                                                                                                               ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                                                                                                                                                               ;
; DEVICE_FAMILY                 ; Cyclone IV GX     ; Untyped                                                                                                                                                                               ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                                                                                                                                                               ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                                                                                                                                                               ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                                                                                                                                                        ;
+-------------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Parameter Name                      ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Type            ;
+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; pcie_qsys                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_0_LOW   ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_0_HIGH  ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_1_LOW   ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_1_HIGH  ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_2_LOW   ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_2_HIGH  ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_3_LOW   ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_3_HIGH  ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_4_LOW   ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_4_HIGH  ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_5_LOW   ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_5_HIGH  ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_6_LOW   ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_6_HIGH  ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_7_LOW   ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_7_HIGH  ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_8_LOW   ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_8_HIGH  ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_9_LOW   ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_9_HIGH  ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_10_LOW  ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_10_HIGH ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_11_LOW  ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_11_HIGH ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_12_LOW  ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_12_HIGH ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_13_LOW  ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_13_HIGH ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_14_LOW  ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_14_HIGH ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_15_LOW  ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_15_HIGH ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_P2A_AVALON_ADDR_B0               ; 10000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_P2A_AVALON_ADDR_B5               ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; enable_gen2_core                    ; true                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String          ;
; use_crc_forwarding                  ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; enable_function_msi_support         ; true                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String          ;
; flow_control_timeout_count          ; 200                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer  ;
; CG_IMPL_CRA_AV_SLAVE_PORT           ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; CG_ENABLE_A2P_INTERRUPT             ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; vc0_clk_enable                      ; true                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String          ;
; RH_NUM                              ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; CB_P2A_AVALON_ADDR_B3               ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; INTENDED_DEVICE_FAMILY              ; Stratix IV GX                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String          ;
; RX_BUF                              ; 9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; l0_exit_latency_sameclock           ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; enable_hip_x1_loopback              ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; enable_ecrc_gen                     ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; vc1_rx_flow_ctrl_posted_data        ; 360                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer  ;
; l01_entry_latency                   ; 31                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; msix_pba_bir                        ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; vc1_rx_flow_ctrl_posted_header      ; 50                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; ei_delay_powerdown_count            ; 10                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; TL_SELECTION                        ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; bar0_prefetchable                   ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; bar4_size_mask                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; enable_coreclk_out_half_rate        ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; maximum_current                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; p_pcie_use_pcie_reconfig            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String          ;
; class_code                          ; 16711680                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer  ;
; bridge_port_vga_enable              ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; ssvid                               ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; enable_adapter_half_rate_mode       ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; bar1_64bit_mem_space                ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; subsystem_vendor_id                 ; 4466                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer  ;
; sameclock_nfts_count                ; 255                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer  ;
; msix_table_offset                   ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; l0_exit_latency_diffclock           ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; eie_before_nfts_count               ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; CB_P2A_AVALON_ADDR_B4               ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; retry_buffer_memory_settings        ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; bar0_size_mask                      ; 28                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; surprise_down_error_support         ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; vc0_rx_buffer_memory_settings       ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; credit_buffer_allocation_aux        ; BALANCED                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String          ;
; enable_rx0buf_ecc                   ; true                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String          ;
; bar3_size_mask                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; enable_rx_reordering                ; true                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String          ;
; bar4_io_space                       ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; CG_COMMON_CLOCK_MODE                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; extend_tag_field                    ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; core_clk_divider                    ; 2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; G_TAG_NUM0                          ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; enable_retrybuf_x8_clk_stealing     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; flow_control_update_count           ; 30                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; rx_ptr1_posted_dpram_max            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; rx_ptr0_posted_dpram_min            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; pme_state_enable                    ; 00000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Unsigned Binary ;
; port_link_number                    ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; vc0_rx_flow_ctrl_posted_header      ; 50                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; ssid                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; endpoint_l1_latency                 ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; rx_ptr0_nonposted_dpram_min         ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; l1_exit_latency_diffclock           ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; retry_buffer_last_active_address    ; 255                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; String          ;
; CB_P2A_AVALON_ADDR_B1               ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; bar_io_window_size                  ; 32BIT                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; CB_A2P_ADDR_MAP_PASS_THRU_BITS      ; 20                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; rx_ptr1_posted_dpram_min            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; CB_A2P_ADDR_MAP_IS_FIXED            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; rx_ptr1_nonposted_dpram_max         ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; bar5_io_space                       ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; gen2_sameclock_nfts_count           ; 255                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer  ;
; max_payload_size                    ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; gen2_diffclock_nfts_count           ; 255                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer  ;
; vc_arbitration                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; disable_snoop_packet                ; 00000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Unsigned Binary ;
; vc0_rx_flow_ctrl_posted_data        ; 360                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer  ;
; AST_LITE                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; CB_A2P_ADDR_MAP_NUM_ENTRIES         ; 2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; vc1_rx_flow_ctrl_compl_data         ; 448                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer  ;
; expansion_base_address_register     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; msi_function_count                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; vc0_rx_flow_ctrl_compl_data         ; 448                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer  ;
; single_rx_detect                    ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; CB_P2A_AVALON_ADDR_B2               ; 10000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; slot_number                         ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; enable_rx_buffer_checking           ; true                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String          ;
; deemphasis_enable                   ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; bar5_prefetchable                   ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; device_number                       ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; msix_pba_offset                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; gen2_lane_rate_mode                 ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; subsystem_device_id                 ; 57345                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer  ;
; bypass_cdc                          ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; bar_prefetchable                    ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; enable_retrybuf_ecc                 ; true                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String          ;
; fc_init_timer                       ; 1024                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer  ;
; base_address                        ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; register_pipe_signals               ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; core_clk_source                     ; pclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String          ;
; no_command_completed                ; true                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String          ;
; msix_table_size                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; bar3_prefetchable                   ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; enable_msi_64bit_addressing         ; true                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String          ;
; port_address                        ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; enable_rx1buf_x8_clk_stealing       ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; bar0_io_space                       ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; vc1_rx_flow_ctrl_nonposted_header   ; 54                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; bar2_size_mask                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; slot_power_limit                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; enable_function_msix_support        ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; bar3_io_space                       ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; bar0_64bit_mem_space                ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; millisecond_cycle_count             ; 125000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer  ;
; enable_msi_masking                  ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; endpoint_l0_latency                 ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; bar4_prefetchable                   ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; lpm_type                            ; stratixiv_hssi_pcie_hip                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String          ;
; diffclock_nfts_count                ; 255                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer  ;
; indicator                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; bar1_io_space                       ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; enable_l1_aspm                      ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; vc1_rx_flow_ctrl_nonposted_data     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; vc1_rx_flow_ctrl_compl_header       ; 112                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer  ;
; low_priority_vc                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; l1_exit_latency_sameclock           ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; bar1_size_mask                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; vc0_rx_flow_ctrl_nonposted_header   ; 54                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; lane_mask                           ; 11111110                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Unsigned Binary ;
; bar2_io_space                       ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; enable_ch0_pclk_out                 ; true                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String          ;
; CB_A2P_ADDR_MAP_FIXED_TABLE         ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary ;
; enable_ecrc_check                   ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; rx_ptr0_posted_dpram_max            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; bar1_prefetchable                   ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; p_pcie_hip_type                     ; 2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String          ;
; bar2_64bit_mem_space                ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; vc0_rx_flow_ctrl_nonposted_data     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; bar5_size_mask                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; disable_link_x2_support             ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; bridge_port_ssid_support            ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; enable_rx0buf_x8_clk_stealing       ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; dll_active_report_support           ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; CB_PCIE_MODE                        ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; vendor_id                           ; 4466                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer  ;
; msix_table_bir                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; slot_power_scale                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; device_address                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; bar3_64bit_mem_space                ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; CG_AVALON_S_ADDR_WIDTH              ; 21                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; advanced_errors                     ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; enable_rx1buf_ecc                   ; true                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String          ;
; vc1_rx_buffer_memory_settings       ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; bypass_tl                           ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; vc_enable                           ; 0000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Unsigned Binary ;
; completion_timeout                  ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String          ;
; hot_plug_support                    ; 0000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Unsigned Binary ;
; disable_cdc_clk_ppm                 ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; no_soft_reset                       ; true                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String          ;
; enable_slot_register                ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; rx_ptr0_nonposted_dpram_max         ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; bar5_64bit_mem_space                ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; vc0_rx_flow_ctrl_compl_header       ; 112                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer  ;
; revision_id                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; pcie_mode                           ; SHARED_MODE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; String          ;
; max_link_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; rx_ptr1_nonposted_dpram_min         ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; device_id                           ; 57345                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer  ;
; bar4_64bit_mem_space                ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; enable_completion_timeout_disable   ; true                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String          ;
; skp_os_schedule_count               ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; vc1_clk_enable                      ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; bar2_prefetchable                   ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; RXM_DATA_WIDTH                      ; 64                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; RXM_BEN_WIDTH                       ; 8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; RXM_BCNT_WIDTH                      ; 10                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; TXS_BCNT_WIDTH                      ; 10                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|pciexp_dcram:quartus_compile_ram ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_WIDTH     ; 15    ; Signed Integer                                                                                                                                                                                          ;
; DATA_WIDTH     ; 255   ; Signed Integer                                                                                                                                                                                          ;
; RTRY_RAM_TYPE  ; AUTO  ; String                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|pciexp_dcram:quartus_compile_ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                              ;
; WIDTH_A                            ; 255                  ; Signed Integer                                                                                                                                                                                       ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                                                                                                                                                       ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                                                                                                                                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                              ;
; WIDTH_B                            ; 255                  ; Signed Integer                                                                                                                                                                                       ;
; WIDTHAD_B                          ; 15                   ; Signed Integer                                                                                                                                                                                       ;
; NUMWORDS_B                         ; 32768                ; Signed Integer                                                                                                                                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                              ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                                                                                                                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_jlh1      ; Untyped                                                                                                                                                                                              ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0 ;
+----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value ; Type                                                                                                                                                                                                                  ;
+----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; device_address             ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; port_address               ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; base_address               ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; implement_address_checking ; 1     ; Signed Integer                                                                                                                                                                                                        ;
+----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_txcred_patch:txcred_patch0 ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                                                       ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; enable_adapter_half_rate_mode ; false ; String                                                                                                                                                                                     ;
; BYP_PATCH                     ; 1     ; Signed Integer                                                                                                                                                                             ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_txcred_patch:txcred_patch1 ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                                                       ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; enable_adapter_half_rate_mode ; false ; String                                                                                                                                                                                     ;
; BYP_PATCH                     ; 1     ; Signed Integer                                                                                                                                                                             ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb ;
+-----------------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value         ; Type                                                                                                                                                                                                                                   ;
+-----------------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sim_model_mode        ; FALSE         ; String                                                                                                                                                                                                                                 ;
; lpm_type              ; alt_cal_c3gxb ; String                                                                                                                                                                                                                                 ;
; lpm_hint              ; UNUSED        ; String                                                                                                                                                                                                                                 ;
; number_of_channels    ; 4             ; Signed Integer                                                                                                                                                                                                                         ;
; channel_address_width ; 2             ; Signed Integer                                                                                                                                                                                                                         ;
; sample_length         ; 01100100      ; Unsigned Binary                                                                                                                                                                                                                        ;
; IDLE                  ; 0000          ; Unsigned Binary                                                                                                                                                                                                                        ;
; CH_WAIT               ; 0001          ; Unsigned Binary                                                                                                                                                                                                                        ;
; TESTBUS_SET           ; 0010          ; Unsigned Binary                                                                                                                                                                                                                        ;
; OFFSETS_PDEN_RD       ; 0011          ; Unsigned Binary                                                                                                                                                                                                                        ;
; OFFSETS_PDEN_WR       ; 0100          ; Unsigned Binary                                                                                                                                                                                                                        ;
; CAL_PD_WR             ; 0101          ; Unsigned Binary                                                                                                                                                                                                                        ;
; CAL_RX_RD             ; 0110          ; Unsigned Binary                                                                                                                                                                                                                        ;
; CAL_RX_WR             ; 0111          ; Unsigned Binary                                                                                                                                                                                                                        ;
; DPRIO_WAIT            ; 1000          ; Unsigned Binary                                                                                                                                                                                                                        ;
; SAMPLE_TB             ; 1001          ; Unsigned Binary                                                                                                                                                                                                                        ;
; TEST_INPUT            ; 1010          ; Unsigned Binary                                                                                                                                                                                                                        ;
; CH_ADV                ; 1100          ; Unsigned Binary                                                                                                                                                                                                                        ;
; DPRIO_READ            ; 1110          ; Unsigned Binary                                                                                                                                                                                                                        ;
; DPRIO_WRITE           ; 1111          ; Unsigned Binary                                                                                                                                                                                                                        ;
+-----------------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_compare:pre_amble_cmpr ;
+------------------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                                                                                                                                                                                                       ;
+------------------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 6             ; Signed Integer                                                                                                                                                                                                                                                             ;
; LPM_REPRESENTATION     ; UNSIGNED      ; Untyped                                                                                                                                                                                                                                                                    ;
; LPM_PIPELINE           ; 0             ; Untyped                                                                                                                                                                                                                                                                    ;
; CHAIN_SIZE             ; 8             ; Untyped                                                                                                                                                                                                                                                                    ;
; ONE_INPUT_IS_CONSTANT  ; NO            ; Untyped                                                                                                                                                                                                                                                                    ;
; CARRY_CHAIN            ; MANUAL        ; Untyped                                                                                                                                                                                                                                                                    ;
; CASCADE_CHAIN          ; MANUAL        ; Untyped                                                                                                                                                                                                                                                                    ;
; CARRY_CHAIN_LENGTH     ; 48            ; CARRY_CHAIN_LENGTH                                                                                                                                                                                                                                                         ;
; CASCADE_CHAIN_LENGTH   ; 2             ; CASCADE_CHAIN_LENGTH                                                                                                                                                                                                                                                       ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                                                                                                                                                                                                                                                                    ;
; CBXI_PARAMETER         ; cmpr_87e      ; Untyped                                                                                                                                                                                                                                                                    ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                                                                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                                                                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                                                                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                                                                                                                                                                                                             ;
+------------------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_compare:rd_data_output_cmpr ;
+------------------------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                                                                                                                                                                                                            ;
+------------------------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 6             ; Signed Integer                                                                                                                                                                                                                                                                  ;
; LPM_REPRESENTATION     ; UNSIGNED      ; Untyped                                                                                                                                                                                                                                                                         ;
; LPM_PIPELINE           ; 0             ; Untyped                                                                                                                                                                                                                                                                         ;
; CHAIN_SIZE             ; 8             ; Untyped                                                                                                                                                                                                                                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO            ; Untyped                                                                                                                                                                                                                                                                         ;
; CARRY_CHAIN            ; MANUAL        ; Untyped                                                                                                                                                                                                                                                                         ;
; CASCADE_CHAIN          ; MANUAL        ; Untyped                                                                                                                                                                                                                                                                         ;
; CARRY_CHAIN_LENGTH     ; 48            ; CARRY_CHAIN_LENGTH                                                                                                                                                                                                                                                              ;
; CASCADE_CHAIN_LENGTH   ; 2             ; CASCADE_CHAIN_LENGTH                                                                                                                                                                                                                                                            ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                                                                                                                                                                                                                                                                         ;
; CBXI_PARAMETER         ; cmpr_kae      ; Untyped                                                                                                                                                                                                                                                                         ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                                                                                                                                                                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                                                                                                                                                                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                                                                                                                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                                                                                                                                                                                                                  ;
+------------------------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_compare:state_mc_cmpr ;
+------------------------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                                                                                                                                                                                                      ;
+------------------------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 6             ; Signed Integer                                                                                                                                                                                                                                                            ;
; LPM_REPRESENTATION     ; UNSIGNED      ; Untyped                                                                                                                                                                                                                                                                   ;
; LPM_PIPELINE           ; 0             ; Untyped                                                                                                                                                                                                                                                                   ;
; CHAIN_SIZE             ; 8             ; Untyped                                                                                                                                                                                                                                                                   ;
; ONE_INPUT_IS_CONSTANT  ; NO            ; Untyped                                                                                                                                                                                                                                                                   ;
; CARRY_CHAIN            ; MANUAL        ; Untyped                                                                                                                                                                                                                                                                   ;
; CASCADE_CHAIN          ; MANUAL        ; Untyped                                                                                                                                                                                                                                                                   ;
; CARRY_CHAIN_LENGTH     ; 48            ; CARRY_CHAIN_LENGTH                                                                                                                                                                                                                                                        ;
; CASCADE_CHAIN_LENGTH   ; 2             ; CASCADE_CHAIN_LENGTH                                                                                                                                                                                                                                                      ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                                                                                                                                                                                                                                                                   ;
; CBXI_PARAMETER         ; cmpr_usd      ; Untyped                                                                                                                                                                                                                                                                   ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                                                                                                                                                                                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                                                                                                                                                                                                              ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                                                                                                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                                                                                                                                                                                                            ;
+------------------------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter ;
+------------------------+---------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                                                                                                                                                                                                         ;
+------------------------+---------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                                                                                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                                                                                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                                                                                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                                                                                                                                                                                                               ;
; LPM_WIDTH              ; 6             ; Signed Integer                                                                                                                                                                                                                                                               ;
; LPM_DIRECTION          ; DEFAULT       ; Untyped                                                                                                                                                                                                                                                                      ;
; LPM_MODULUS            ; 0             ; Untyped                                                                                                                                                                                                                                                                      ;
; LPM_AVALUE             ; UNUSED        ; Untyped                                                                                                                                                                                                                                                                      ;
; LPM_SVALUE             ; UNUSED        ; Untyped                                                                                                                                                                                                                                                                      ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED   ; Untyped                                                                                                                                                                                                                                                                      ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                                                                                                                                                                                                                                                                      ;
; CARRY_CHAIN            ; MANUAL        ; Untyped                                                                                                                                                                                                                                                                      ;
; CARRY_CHAIN_LENGTH     ; 48            ; CARRY_CHAIN_LENGTH                                                                                                                                                                                                                                                           ;
; NOT_GATE_PUSH_BACK     ; ON            ; NOT_GATE_PUSH_BACK                                                                                                                                                                                                                                                           ;
; CARRY_CNT_EN           ; SMART         ; Untyped                                                                                                                                                                                                                                                                      ;
; LABWIDE_SCLR           ; ON            ; Untyped                                                                                                                                                                                                                                                                      ;
; USE_NEW_VERSION        ; TRUE          ; Untyped                                                                                                                                                                                                                                                                      ;
; CBXI_PARAMETER         ; cntr_29h      ; Untyped                                                                                                                                                                                                                                                                      ;
+------------------------+---------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_decode:state_mc_decode ;
+------------------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                                                                                                                                                                                                       ;
+------------------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 3             ; Signed Integer                                                                                                                                                                                                                                                             ;
; LPM_DECODES            ; 8             ; Signed Integer                                                                                                                                                                                                                                                             ;
; LPM_PIPELINE           ; 0             ; Untyped                                                                                                                                                                                                                                                                    ;
; CASCADE_CHAIN          ; MANUAL        ; Untyped                                                                                                                                                                                                                                                                    ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                                                                                                                                                                                                                                                                    ;
; CBXI_PARAMETER         ; decode_8ff    ; Untyped                                                                                                                                                                                                                                                                    ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                                                                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                                                                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                                                                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                                                                                                                                                                                                             ;
+------------------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_example_chaining_pipen1b:core|altpcierd_reconfig_clk_pll:reconfig_pll|altpll:altpll_component ;
+-------------------------------+----------------------------------------------+-----------------------------------------------------------------------+
; Parameter Name                ; Value                                        ; Type                                                                  ;
+-------------------------------+----------------------------------------------+-----------------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL                                       ; Untyped                                                               ;
; PLL_TYPE                      ; AUTO                                         ; Untyped                                                               ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=altpcierd_reconfig_clk_pll ; Untyped                                                               ;
; QUALIFY_CONF_DONE             ; OFF                                          ; Untyped                                                               ;
; COMPENSATE_CLOCK              ; CLK0                                         ; Untyped                                                               ;
; SCAN_CHAIN                    ; LONG                                         ; Untyped                                                               ;
; PRIMARY_CLOCK                 ; INCLK0                                       ; Untyped                                                               ;
; INCLK0_INPUT_FREQUENCY        ; 10000                                        ; Signed Integer                                                        ;
; INCLK1_INPUT_FREQUENCY        ; 0                                            ; Untyped                                                               ;
; GATE_LOCK_SIGNAL              ; NO                                           ; Untyped                                                               ;
; GATE_LOCK_COUNTER             ; 0                                            ; Untyped                                                               ;
; LOCK_HIGH                     ; 1                                            ; Untyped                                                               ;
; LOCK_LOW                      ; 1                                            ; Untyped                                                               ;
; VALID_LOCK_MULTIPLIER         ; 1                                            ; Untyped                                                               ;
; INVALID_LOCK_MULTIPLIER       ; 5                                            ; Untyped                                                               ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                                          ; Untyped                                                               ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                                          ; Untyped                                                               ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                                          ; Untyped                                                               ;
; SKIP_VCO                      ; OFF                                          ; Untyped                                                               ;
; SWITCH_OVER_COUNTER           ; 0                                            ; Untyped                                                               ;
; SWITCH_OVER_TYPE              ; AUTO                                         ; Untyped                                                               ;
; FEEDBACK_SOURCE               ; EXTCLK0                                      ; Untyped                                                               ;
; BANDWIDTH                     ; 0                                            ; Untyped                                                               ;
; BANDWIDTH_TYPE                ; AUTO                                         ; Untyped                                                               ;
; SPREAD_FREQUENCY              ; 0                                            ; Untyped                                                               ;
; DOWN_SPREAD                   ; 0                                            ; Untyped                                                               ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                                          ; Untyped                                                               ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                                          ; Untyped                                                               ;
; CLK9_MULTIPLY_BY              ; 0                                            ; Untyped                                                               ;
; CLK8_MULTIPLY_BY              ; 0                                            ; Untyped                                                               ;
; CLK7_MULTIPLY_BY              ; 0                                            ; Untyped                                                               ;
; CLK6_MULTIPLY_BY              ; 0                                            ; Untyped                                                               ;
; CLK5_MULTIPLY_BY              ; 1                                            ; Untyped                                                               ;
; CLK4_MULTIPLY_BY              ; 1                                            ; Untyped                                                               ;
; CLK3_MULTIPLY_BY              ; 1                                            ; Untyped                                                               ;
; CLK2_MULTIPLY_BY              ; 1                                            ; Untyped                                                               ;
; CLK1_MULTIPLY_BY              ; 5                                            ; Signed Integer                                                        ;
; CLK0_MULTIPLY_BY              ; 1                                            ; Signed Integer                                                        ;
; CLK9_DIVIDE_BY                ; 0                                            ; Untyped                                                               ;
; CLK8_DIVIDE_BY                ; 0                                            ; Untyped                                                               ;
; CLK7_DIVIDE_BY                ; 0                                            ; Untyped                                                               ;
; CLK6_DIVIDE_BY                ; 0                                            ; Untyped                                                               ;
; CLK5_DIVIDE_BY                ; 1                                            ; Untyped                                                               ;
; CLK4_DIVIDE_BY                ; 1                                            ; Untyped                                                               ;
; CLK3_DIVIDE_BY                ; 1                                            ; Untyped                                                               ;
; CLK2_DIVIDE_BY                ; 1                                            ; Untyped                                                               ;
; CLK1_DIVIDE_BY                ; 4                                            ; Signed Integer                                                        ;
; CLK0_DIVIDE_BY                ; 2                                            ; Signed Integer                                                        ;
; CLK9_PHASE_SHIFT              ; 0                                            ; Untyped                                                               ;
; CLK8_PHASE_SHIFT              ; 0                                            ; Untyped                                                               ;
; CLK7_PHASE_SHIFT              ; 0                                            ; Untyped                                                               ;
; CLK6_PHASE_SHIFT              ; 0                                            ; Untyped                                                               ;
; CLK5_PHASE_SHIFT              ; 0                                            ; Untyped                                                               ;
; CLK4_PHASE_SHIFT              ; 0                                            ; Untyped                                                               ;
; CLK3_PHASE_SHIFT              ; 0                                            ; Untyped                                                               ;
; CLK2_PHASE_SHIFT              ; 0                                            ; Untyped                                                               ;
; CLK1_PHASE_SHIFT              ; 0                                            ; Untyped                                                               ;
; CLK0_PHASE_SHIFT              ; 0                                            ; Untyped                                                               ;
; CLK5_TIME_DELAY               ; 0                                            ; Untyped                                                               ;
; CLK4_TIME_DELAY               ; 0                                            ; Untyped                                                               ;
; CLK3_TIME_DELAY               ; 0                                            ; Untyped                                                               ;
; CLK2_TIME_DELAY               ; 0                                            ; Untyped                                                               ;
; CLK1_TIME_DELAY               ; 0                                            ; Untyped                                                               ;
; CLK0_TIME_DELAY               ; 0                                            ; Untyped                                                               ;
; CLK9_DUTY_CYCLE               ; 50                                           ; Untyped                                                               ;
; CLK8_DUTY_CYCLE               ; 50                                           ; Untyped                                                               ;
; CLK7_DUTY_CYCLE               ; 50                                           ; Untyped                                                               ;
; CLK6_DUTY_CYCLE               ; 50                                           ; Untyped                                                               ;
; CLK5_DUTY_CYCLE               ; 50                                           ; Untyped                                                               ;
; CLK4_DUTY_CYCLE               ; 50                                           ; Untyped                                                               ;
; CLK3_DUTY_CYCLE               ; 50                                           ; Untyped                                                               ;
; CLK2_DUTY_CYCLE               ; 50                                           ; Untyped                                                               ;
; CLK1_DUTY_CYCLE               ; 50                                           ; Signed Integer                                                        ;
; CLK0_DUTY_CYCLE               ; 50                                           ; Signed Integer                                                        ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                                          ; Untyped                                                               ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                                          ; Untyped                                                               ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                                          ; Untyped                                                               ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                                          ; Untyped                                                               ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                                          ; Untyped                                                               ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                                          ; Untyped                                                               ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                                          ; Untyped                                                               ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                                          ; Untyped                                                               ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                                          ; Untyped                                                               ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                                          ; Untyped                                                               ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                                          ; Untyped                                                               ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                                          ; Untyped                                                               ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                                          ; Untyped                                                               ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                                          ; Untyped                                                               ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                                          ; Untyped                                                               ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                                          ; Untyped                                                               ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                                          ; Untyped                                                               ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                                          ; Untyped                                                               ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                                          ; Untyped                                                               ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                                          ; Untyped                                                               ;
; LOCK_WINDOW_UI                ;  0.05                                        ; Untyped                                                               ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                                       ; Untyped                                                               ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                                       ; Untyped                                                               ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                                       ; Untyped                                                               ;
; DPA_MULTIPLY_BY               ; 0                                            ; Untyped                                                               ;
; DPA_DIVIDE_BY                 ; 1                                            ; Untyped                                                               ;
; DPA_DIVIDER                   ; 0                                            ; Untyped                                                               ;
; EXTCLK3_MULTIPLY_BY           ; 1                                            ; Untyped                                                               ;
; EXTCLK2_MULTIPLY_BY           ; 1                                            ; Untyped                                                               ;
; EXTCLK1_MULTIPLY_BY           ; 1                                            ; Untyped                                                               ;
; EXTCLK0_MULTIPLY_BY           ; 1                                            ; Untyped                                                               ;
; EXTCLK3_DIVIDE_BY             ; 1                                            ; Untyped                                                               ;
; EXTCLK2_DIVIDE_BY             ; 1                                            ; Untyped                                                               ;
; EXTCLK1_DIVIDE_BY             ; 1                                            ; Untyped                                                               ;
; EXTCLK0_DIVIDE_BY             ; 1                                            ; Untyped                                                               ;
; EXTCLK3_PHASE_SHIFT           ; 0                                            ; Untyped                                                               ;
; EXTCLK2_PHASE_SHIFT           ; 0                                            ; Untyped                                                               ;
; EXTCLK1_PHASE_SHIFT           ; 0                                            ; Untyped                                                               ;
; EXTCLK0_PHASE_SHIFT           ; 0                                            ; Untyped                                                               ;
; EXTCLK3_TIME_DELAY            ; 0                                            ; Untyped                                                               ;
; EXTCLK2_TIME_DELAY            ; 0                                            ; Untyped                                                               ;
; EXTCLK1_TIME_DELAY            ; 0                                            ; Untyped                                                               ;
; EXTCLK0_TIME_DELAY            ; 0                                            ; Untyped                                                               ;
; EXTCLK3_DUTY_CYCLE            ; 50                                           ; Untyped                                                               ;
; EXTCLK2_DUTY_CYCLE            ; 50                                           ; Untyped                                                               ;
; EXTCLK1_DUTY_CYCLE            ; 50                                           ; Untyped                                                               ;
; EXTCLK0_DUTY_CYCLE            ; 50                                           ; Untyped                                                               ;
; VCO_MULTIPLY_BY               ; 0                                            ; Untyped                                                               ;
; VCO_DIVIDE_BY                 ; 0                                            ; Untyped                                                               ;
; SCLKOUT0_PHASE_SHIFT          ; 0                                            ; Untyped                                                               ;
; SCLKOUT1_PHASE_SHIFT          ; 0                                            ; Untyped                                                               ;
; VCO_MIN                       ; 0                                            ; Untyped                                                               ;
; VCO_MAX                       ; 0                                            ; Untyped                                                               ;
; VCO_CENTER                    ; 0                                            ; Untyped                                                               ;
; PFD_MIN                       ; 0                                            ; Untyped                                                               ;
; PFD_MAX                       ; 0                                            ; Untyped                                                               ;
; M_INITIAL                     ; 0                                            ; Untyped                                                               ;
; M                             ; 0                                            ; Untyped                                                               ;
; N                             ; 1                                            ; Untyped                                                               ;
; M2                            ; 1                                            ; Untyped                                                               ;
; N2                            ; 1                                            ; Untyped                                                               ;
; SS                            ; 1                                            ; Untyped                                                               ;
; C0_HIGH                       ; 0                                            ; Untyped                                                               ;
; C1_HIGH                       ; 0                                            ; Untyped                                                               ;
; C2_HIGH                       ; 0                                            ; Untyped                                                               ;
; C3_HIGH                       ; 0                                            ; Untyped                                                               ;
; C4_HIGH                       ; 0                                            ; Untyped                                                               ;
; C5_HIGH                       ; 0                                            ; Untyped                                                               ;
; C6_HIGH                       ; 0                                            ; Untyped                                                               ;
; C7_HIGH                       ; 0                                            ; Untyped                                                               ;
; C8_HIGH                       ; 0                                            ; Untyped                                                               ;
; C9_HIGH                       ; 0                                            ; Untyped                                                               ;
; C0_LOW                        ; 0                                            ; Untyped                                                               ;
; C1_LOW                        ; 0                                            ; Untyped                                                               ;
; C2_LOW                        ; 0                                            ; Untyped                                                               ;
; C3_LOW                        ; 0                                            ; Untyped                                                               ;
; C4_LOW                        ; 0                                            ; Untyped                                                               ;
; C5_LOW                        ; 0                                            ; Untyped                                                               ;
; C6_LOW                        ; 0                                            ; Untyped                                                               ;
; C7_LOW                        ; 0                                            ; Untyped                                                               ;
; C8_LOW                        ; 0                                            ; Untyped                                                               ;
; C9_LOW                        ; 0                                            ; Untyped                                                               ;
; C0_INITIAL                    ; 0                                            ; Untyped                                                               ;
; C1_INITIAL                    ; 0                                            ; Untyped                                                               ;
; C2_INITIAL                    ; 0                                            ; Untyped                                                               ;
; C3_INITIAL                    ; 0                                            ; Untyped                                                               ;
; C4_INITIAL                    ; 0                                            ; Untyped                                                               ;
; C5_INITIAL                    ; 0                                            ; Untyped                                                               ;
; C6_INITIAL                    ; 0                                            ; Untyped                                                               ;
; C7_INITIAL                    ; 0                                            ; Untyped                                                               ;
; C8_INITIAL                    ; 0                                            ; Untyped                                                               ;
; C9_INITIAL                    ; 0                                            ; Untyped                                                               ;
; C0_MODE                       ; BYPASS                                       ; Untyped                                                               ;
; C1_MODE                       ; BYPASS                                       ; Untyped                                                               ;
; C2_MODE                       ; BYPASS                                       ; Untyped                                                               ;
; C3_MODE                       ; BYPASS                                       ; Untyped                                                               ;
; C4_MODE                       ; BYPASS                                       ; Untyped                                                               ;
; C5_MODE                       ; BYPASS                                       ; Untyped                                                               ;
; C6_MODE                       ; BYPASS                                       ; Untyped                                                               ;
; C7_MODE                       ; BYPASS                                       ; Untyped                                                               ;
; C8_MODE                       ; BYPASS                                       ; Untyped                                                               ;
; C9_MODE                       ; BYPASS                                       ; Untyped                                                               ;
; C0_PH                         ; 0                                            ; Untyped                                                               ;
; C1_PH                         ; 0                                            ; Untyped                                                               ;
; C2_PH                         ; 0                                            ; Untyped                                                               ;
; C3_PH                         ; 0                                            ; Untyped                                                               ;
; C4_PH                         ; 0                                            ; Untyped                                                               ;
; C5_PH                         ; 0                                            ; Untyped                                                               ;
; C6_PH                         ; 0                                            ; Untyped                                                               ;
; C7_PH                         ; 0                                            ; Untyped                                                               ;
; C8_PH                         ; 0                                            ; Untyped                                                               ;
; C9_PH                         ; 0                                            ; Untyped                                                               ;
; L0_HIGH                       ; 1                                            ; Untyped                                                               ;
; L1_HIGH                       ; 1                                            ; Untyped                                                               ;
; G0_HIGH                       ; 1                                            ; Untyped                                                               ;
; G1_HIGH                       ; 1                                            ; Untyped                                                               ;
; G2_HIGH                       ; 1                                            ; Untyped                                                               ;
; G3_HIGH                       ; 1                                            ; Untyped                                                               ;
; E0_HIGH                       ; 1                                            ; Untyped                                                               ;
; E1_HIGH                       ; 1                                            ; Untyped                                                               ;
; E2_HIGH                       ; 1                                            ; Untyped                                                               ;
; E3_HIGH                       ; 1                                            ; Untyped                                                               ;
; L0_LOW                        ; 1                                            ; Untyped                                                               ;
; L1_LOW                        ; 1                                            ; Untyped                                                               ;
; G0_LOW                        ; 1                                            ; Untyped                                                               ;
; G1_LOW                        ; 1                                            ; Untyped                                                               ;
; G2_LOW                        ; 1                                            ; Untyped                                                               ;
; G3_LOW                        ; 1                                            ; Untyped                                                               ;
; E0_LOW                        ; 1                                            ; Untyped                                                               ;
; E1_LOW                        ; 1                                            ; Untyped                                                               ;
; E2_LOW                        ; 1                                            ; Untyped                                                               ;
; E3_LOW                        ; 1                                            ; Untyped                                                               ;
; L0_INITIAL                    ; 1                                            ; Untyped                                                               ;
; L1_INITIAL                    ; 1                                            ; Untyped                                                               ;
; G0_INITIAL                    ; 1                                            ; Untyped                                                               ;
; G1_INITIAL                    ; 1                                            ; Untyped                                                               ;
; G2_INITIAL                    ; 1                                            ; Untyped                                                               ;
; G3_INITIAL                    ; 1                                            ; Untyped                                                               ;
; E0_INITIAL                    ; 1                                            ; Untyped                                                               ;
; E1_INITIAL                    ; 1                                            ; Untyped                                                               ;
; E2_INITIAL                    ; 1                                            ; Untyped                                                               ;
; E3_INITIAL                    ; 1                                            ; Untyped                                                               ;
; L0_MODE                       ; BYPASS                                       ; Untyped                                                               ;
; L1_MODE                       ; BYPASS                                       ; Untyped                                                               ;
; G0_MODE                       ; BYPASS                                       ; Untyped                                                               ;
; G1_MODE                       ; BYPASS                                       ; Untyped                                                               ;
; G2_MODE                       ; BYPASS                                       ; Untyped                                                               ;
; G3_MODE                       ; BYPASS                                       ; Untyped                                                               ;
; E0_MODE                       ; BYPASS                                       ; Untyped                                                               ;
; E1_MODE                       ; BYPASS                                       ; Untyped                                                               ;
; E2_MODE                       ; BYPASS                                       ; Untyped                                                               ;
; E3_MODE                       ; BYPASS                                       ; Untyped                                                               ;
; L0_PH                         ; 0                                            ; Untyped                                                               ;
; L1_PH                         ; 0                                            ; Untyped                                                               ;
; G0_PH                         ; 0                                            ; Untyped                                                               ;
; G1_PH                         ; 0                                            ; Untyped                                                               ;
; G2_PH                         ; 0                                            ; Untyped                                                               ;
; G3_PH                         ; 0                                            ; Untyped                                                               ;
; E0_PH                         ; 0                                            ; Untyped                                                               ;
; E1_PH                         ; 0                                            ; Untyped                                                               ;
; E2_PH                         ; 0                                            ; Untyped                                                               ;
; E3_PH                         ; 0                                            ; Untyped                                                               ;
; M_PH                          ; 0                                            ; Untyped                                                               ;
; C1_USE_CASC_IN                ; OFF                                          ; Untyped                                                               ;
; C2_USE_CASC_IN                ; OFF                                          ; Untyped                                                               ;
; C3_USE_CASC_IN                ; OFF                                          ; Untyped                                                               ;
; C4_USE_CASC_IN                ; OFF                                          ; Untyped                                                               ;
; C5_USE_CASC_IN                ; OFF                                          ; Untyped                                                               ;
; C6_USE_CASC_IN                ; OFF                                          ; Untyped                                                               ;
; C7_USE_CASC_IN                ; OFF                                          ; Untyped                                                               ;
; C8_USE_CASC_IN                ; OFF                                          ; Untyped                                                               ;
; C9_USE_CASC_IN                ; OFF                                          ; Untyped                                                               ;
; CLK0_COUNTER                  ; G0                                           ; Untyped                                                               ;
; CLK1_COUNTER                  ; G0                                           ; Untyped                                                               ;
; CLK2_COUNTER                  ; G0                                           ; Untyped                                                               ;
; CLK3_COUNTER                  ; G0                                           ; Untyped                                                               ;
; CLK4_COUNTER                  ; G0                                           ; Untyped                                                               ;
; CLK5_COUNTER                  ; G0                                           ; Untyped                                                               ;
; CLK6_COUNTER                  ; E0                                           ; Untyped                                                               ;
; CLK7_COUNTER                  ; E1                                           ; Untyped                                                               ;
; CLK8_COUNTER                  ; E2                                           ; Untyped                                                               ;
; CLK9_COUNTER                  ; E3                                           ; Untyped                                                               ;
; L0_TIME_DELAY                 ; 0                                            ; Untyped                                                               ;
; L1_TIME_DELAY                 ; 0                                            ; Untyped                                                               ;
; G0_TIME_DELAY                 ; 0                                            ; Untyped                                                               ;
; G1_TIME_DELAY                 ; 0                                            ; Untyped                                                               ;
; G2_TIME_DELAY                 ; 0                                            ; Untyped                                                               ;
; G3_TIME_DELAY                 ; 0                                            ; Untyped                                                               ;
; E0_TIME_DELAY                 ; 0                                            ; Untyped                                                               ;
; E1_TIME_DELAY                 ; 0                                            ; Untyped                                                               ;
; E2_TIME_DELAY                 ; 0                                            ; Untyped                                                               ;
; E3_TIME_DELAY                 ; 0                                            ; Untyped                                                               ;
; M_TIME_DELAY                  ; 0                                            ; Untyped                                                               ;
; N_TIME_DELAY                  ; 0                                            ; Untyped                                                               ;
; EXTCLK3_COUNTER               ; E3                                           ; Untyped                                                               ;
; EXTCLK2_COUNTER               ; E2                                           ; Untyped                                                               ;
; EXTCLK1_COUNTER               ; E1                                           ; Untyped                                                               ;
; EXTCLK0_COUNTER               ; E0                                           ; Untyped                                                               ;
; ENABLE0_COUNTER               ; L0                                           ; Untyped                                                               ;
; ENABLE1_COUNTER               ; L0                                           ; Untyped                                                               ;
; CHARGE_PUMP_CURRENT           ; 2                                            ; Untyped                                                               ;
; LOOP_FILTER_R                 ;  1.000000                                    ; Untyped                                                               ;
; LOOP_FILTER_C                 ; 5                                            ; Untyped                                                               ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                                         ; Untyped                                                               ;
; LOOP_FILTER_R_BITS            ; 9999                                         ; Untyped                                                               ;
; LOOP_FILTER_C_BITS            ; 9999                                         ; Untyped                                                               ;
; VCO_POST_SCALE                ; 0                                            ; Untyped                                                               ;
; CLK2_OUTPUT_FREQUENCY         ; 0                                            ; Untyped                                                               ;
; CLK1_OUTPUT_FREQUENCY         ; 0                                            ; Untyped                                                               ;
; CLK0_OUTPUT_FREQUENCY         ; 0                                            ; Untyped                                                               ;
; INTENDED_DEVICE_FAMILY        ; Stratix IV                                   ; Untyped                                                               ;
; PORT_CLKENA0                  ; PORT_UNUSED                                  ; Untyped                                                               ;
; PORT_CLKENA1                  ; PORT_UNUSED                                  ; Untyped                                                               ;
; PORT_CLKENA2                  ; PORT_UNUSED                                  ; Untyped                                                               ;
; PORT_CLKENA3                  ; PORT_UNUSED                                  ; Untyped                                                               ;
; PORT_CLKENA4                  ; PORT_UNUSED                                  ; Untyped                                                               ;
; PORT_CLKENA5                  ; PORT_UNUSED                                  ; Untyped                                                               ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY                            ; Untyped                                                               ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY                            ; Untyped                                                               ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY                            ; Untyped                                                               ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY                            ; Untyped                                                               ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY                            ; Untyped                                                               ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY                            ; Untyped                                                               ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY                            ; Untyped                                                               ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY                            ; Untyped                                                               ;
; PORT_CLKBAD0                  ; PORT_UNUSED                                  ; Untyped                                                               ;
; PORT_CLKBAD1                  ; PORT_UNUSED                                  ; Untyped                                                               ;
; PORT_CLK0                     ; PORT_USED                                    ; Untyped                                                               ;
; PORT_CLK1                     ; PORT_USED                                    ; Untyped                                                               ;
; PORT_CLK2                     ; PORT_UNUSED                                  ; Untyped                                                               ;
; PORT_CLK3                     ; PORT_UNUSED                                  ; Untyped                                                               ;
; PORT_CLK4                     ; PORT_UNUSED                                  ; Untyped                                                               ;
; PORT_CLK5                     ; PORT_UNUSED                                  ; Untyped                                                               ;
; PORT_CLK6                     ; PORT_UNUSED                                  ; Untyped                                                               ;
; PORT_CLK7                     ; PORT_UNUSED                                  ; Untyped                                                               ;
; PORT_CLK8                     ; PORT_UNUSED                                  ; Untyped                                                               ;
; PORT_CLK9                     ; PORT_UNUSED                                  ; Untyped                                                               ;
; PORT_SCANDATA                 ; PORT_UNUSED                                  ; Untyped                                                               ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                                  ; Untyped                                                               ;
; PORT_SCANDONE                 ; PORT_UNUSED                                  ; Untyped                                                               ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY                            ; Untyped                                                               ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY                            ; Untyped                                                               ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                                  ; Untyped                                                               ;
; PORT_CLKLOSS                  ; PORT_UNUSED                                  ; Untyped                                                               ;
; PORT_INCLK1                   ; PORT_UNUSED                                  ; Untyped                                                               ;
; PORT_INCLK0                   ; PORT_USED                                    ; Untyped                                                               ;
; PORT_FBIN                     ; PORT_UNUSED                                  ; Untyped                                                               ;
; PORT_PLLENA                   ; PORT_UNUSED                                  ; Untyped                                                               ;
; PORT_CLKSWITCH                ; PORT_UNUSED                                  ; Untyped                                                               ;
; PORT_ARESET                   ; PORT_UNUSED                                  ; Untyped                                                               ;
; PORT_PFDENA                   ; PORT_UNUSED                                  ; Untyped                                                               ;
; PORT_SCANCLK                  ; PORT_UNUSED                                  ; Untyped                                                               ;
; PORT_SCANACLR                 ; PORT_UNUSED                                  ; Untyped                                                               ;
; PORT_SCANREAD                 ; PORT_UNUSED                                  ; Untyped                                                               ;
; PORT_SCANWRITE                ; PORT_UNUSED                                  ; Untyped                                                               ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY                            ; Untyped                                                               ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY                            ; Untyped                                                               ;
; PORT_LOCKED                   ; PORT_USED                                    ; Untyped                                                               ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                                  ; Untyped                                                               ;
; PORT_FBOUT                    ; PORT_UNUSED                                  ; Untyped                                                               ;
; PORT_PHASEDONE                ; PORT_UNUSED                                  ; Untyped                                                               ;
; PORT_PHASESTEP                ; PORT_UNUSED                                  ; Untyped                                                               ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                                  ; Untyped                                                               ;
; PORT_SCANCLKENA               ; PORT_UNUSED                                  ; Untyped                                                               ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                                  ; Untyped                                                               ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY                            ; Untyped                                                               ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY                            ; Untyped                                                               ;
; M_TEST_SOURCE                 ; 5                                            ; Untyped                                                               ;
; C0_TEST_SOURCE                ; 5                                            ; Untyped                                                               ;
; C1_TEST_SOURCE                ; 5                                            ; Untyped                                                               ;
; C2_TEST_SOURCE                ; 5                                            ; Untyped                                                               ;
; C3_TEST_SOURCE                ; 5                                            ; Untyped                                                               ;
; C4_TEST_SOURCE                ; 5                                            ; Untyped                                                               ;
; C5_TEST_SOURCE                ; 5                                            ; Untyped                                                               ;
; C6_TEST_SOURCE                ; 5                                            ; Untyped                                                               ;
; C7_TEST_SOURCE                ; 5                                            ; Untyped                                                               ;
; C8_TEST_SOURCE                ; 5                                            ; Untyped                                                               ;
; C9_TEST_SOURCE                ; 5                                            ; Untyped                                                               ;
; CBXI_PARAMETER                ; altpcierd_reconfig_clk_pll_altpll            ; Untyped                                                               ;
; VCO_FREQUENCY_CONTROL         ; AUTO                                         ; Untyped                                                               ;
; VCO_PHASE_SHIFT_STEP          ; 0                                            ; Untyped                                                               ;
; WIDTH_CLOCK                   ; 10                                           ; Signed Integer                                                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                                            ; Untyped                                                               ;
; USING_FBMIMICBIDIR_PORT       ; OFF                                          ; Untyped                                                               ;
; DEVICE_FAMILY                 ; Cyclone IV GX                                ; Untyped                                                               ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                                       ; Untyped                                                               ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                                          ; Untyped                                                               ;
; AUTO_CARRY_CHAINS             ; ON                                           ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS          ; OFF                                          ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS           ; ON                                           ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS        ; OFF                                          ; IGNORE_CASCADE                                                        ;
+-------------------------------+----------------------------------------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_example_chaining_pipen1b:core|altpcierd_tl_cfg_sample:cfgbus ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; hip_sv         ; 0     ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app ;
+------------------------+------------+-----------------------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                                              ;
+------------------------+------------+-----------------------------------------------------------------------------------+
; avalon_waddr           ; 12         ; Signed Integer                                                                    ;
; max_numtag             ; 32         ; Signed Integer                                                                    ;
; max_payload_size_byte  ; 256        ; Signed Integer                                                                    ;
; BOARD_DEMO             ; 1          ; Signed Integer                                                                    ;
; USE_RCSLAVE            ; 1          ; Signed Integer                                                                    ;
; tl_selection           ; 6          ; Signed Integer                                                                    ;
; clk_250_app            ; 0          ; Signed Integer                                                                    ;
; ecrc_forward_check     ; 0          ; Signed Integer                                                                    ;
; ecrc_forward_gener     ; 0          ; Signed Integer                                                                    ;
; check_rx_buffer_cpl    ; 1          ; Signed Integer                                                                    ;
; check_bus_master_ena   ; 1          ; Signed Integer                                                                    ;
; USE_CREDIT_CTRL        ; 0          ; Signed Integer                                                                    ;
; RC_64BITS_ADDR         ; 0          ; Signed Integer                                                                    ;
; USE_MSI                ; 1          ; Signed Integer                                                                    ;
; USE_DMAWRITE           ; 1          ; Signed Integer                                                                    ;
; USE_DMAREAD            ; 1          ; Signed Integer                                                                    ;
; INTENDED_DEVICE_FAMILY ; Stratix II ; String                                                                            ;
; txcred_width           ; 36         ; Signed Integer                                                                    ;
+------------------------+------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; max_numtag          ; 32    ; Signed Integer                                                                                                                                ;
; check_rx_buffer_cpl ; 1     ; Signed Integer                                                                                                                                ;
; CPLD_64K_BOUNDARY   ; 1     ; Signed Integer                                                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|altsyncram:\xhdl0:rx_buffer_cpl_tagram ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                                                                ;
; WIDTH_A                            ; 10                   ; Signed Integer                                                                                                                                         ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                         ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                         ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                ;
; WIDTH_B                            ; 10                   ; Signed Integer                                                                                                                                         ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                         ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                         ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                                                                                         ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                                                                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_reo3      ; Untyped                                                                                                                                                ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64 ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                   ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; ecrc_forward_gener ; 0     ; Signed Integer                                                                                                                                         ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|scfifo:tx_data_fifo_128 ;
+-------------------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                                                                                                                              ;
+-------------------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON            ; AUTO_CARRY                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; IGNORE_CARRY                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; IGNORE_CASCADE                                                                                                                                                    ;
; lpm_width               ; 133           ; Signed Integer                                                                                                                                                    ;
; LPM_NUMWORDS            ; 32            ; Signed Integer                                                                                                                                                    ;
; LPM_WIDTHU              ; 5             ; Signed Integer                                                                                                                                                    ;
; LPM_SHOWAHEAD           ; OFF           ; Untyped                                                                                                                                                           ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                                                                                                                                           ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                                                                                                                                           ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                                                                                                                           ;
; ADD_RAM_OUTPUT_REGISTER ; ON            ; Untyped                                                                                                                                                           ;
; ALMOST_FULL_VALUE       ; 0             ; Signed Integer                                                                                                                                                    ;
; ALMOST_EMPTY_VALUE      ; 0             ; Signed Integer                                                                                                                                                    ;
; USE_EAB                 ; ON            ; Untyped                                                                                                                                                           ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                                                                                                                           ;
; DEVICE_FAMILY           ; Cyclone IV GX ; Untyped                                                                                                                                                           ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                                                                                                                           ;
; CBXI_PARAMETER          ; scfifo_5na1   ; Untyped                                                                                                                                                           ;
+-------------------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64 ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                   ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; ecrc_forward_check ; 0     ; Signed Integer                                                                                                                                         ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128 ;
+-------------------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                                                                                                                              ;
+-------------------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON            ; AUTO_CARRY                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; IGNORE_CARRY                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; IGNORE_CASCADE                                                                                                                                                    ;
; lpm_width               ; 156           ; Signed Integer                                                                                                                                                    ;
; LPM_NUMWORDS            ; 64            ; Signed Integer                                                                                                                                                    ;
; LPM_WIDTHU              ; 6             ; Signed Integer                                                                                                                                                    ;
; LPM_SHOWAHEAD           ; OFF           ; Untyped                                                                                                                                                           ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                                                                                                                                           ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                                                                                                                                           ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                                                                                                                           ;
; ADD_RAM_OUTPUT_REGISTER ; ON            ; Untyped                                                                                                                                                           ;
; ALMOST_FULL_VALUE       ; 32            ; Signed Integer                                                                                                                                                    ;
; ALMOST_EMPTY_VALUE      ; 0             ; Signed Integer                                                                                                                                                    ;
; USE_EAB                 ; ON            ; Untyped                                                                                                                                                           ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                                                                                                                           ;
; DEVICE_FAMILY           ; Cyclone IV GX ; Untyped                                                                                                                                                           ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                                                                                                                           ;
; CBXI_PARAMETER          ; scfifo_7vb1   ; Untyped                                                                                                                                                           ;
+-------------------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb ;
+-----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                            ;
+-----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; check_bus_master_ena  ; 1     ; Signed Integer                                                                                                                  ;
; use_rcslave           ; 1     ; Signed Integer                                                                                                                  ;
; max_numtag            ; 32    ; Signed Integer                                                                                                                  ;
; avalon_waddr          ; 12    ; Signed Integer                                                                                                                  ;
; avalon_wdata          ; 64    ; Signed Integer                                                                                                                  ;
; avalon_byte_width     ; 8     ; Signed Integer                                                                                                                  ;
; max_payload_size_byte ; 256   ; Signed Integer                                                                                                                  ;
; board_demo            ; 1     ; Signed Integer                                                                                                                  ;
; use_credit_ctrl       ; 0     ; Signed Integer                                                                                                                  ;
; clk_250_app           ; 0     ; Signed Integer                                                                                                                  ;
; tl_selection          ; 6     ; Signed Integer                                                                                                                  ;
; txcred_width          ; 36    ; Signed Integer                                                                                                                  ;
; rc_64bits_addr        ; 0     ; Signed Integer                                                                                                                  ;
; use_msi               ; 1     ; Signed Integer                                                                                                                  ;
; avalon_st_128         ; 0     ; Signed Integer                                                                                                                  ;
; cdma_ast_rxws_latency ; 2     ; Signed Integer                                                                                                                  ;
+-----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write ;
+-----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                                                       ;
+-----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; direction             ; 1     ; Signed Integer                                                                                                                                             ;
; max_numtag            ; 32    ; Signed Integer                                                                                                                                             ;
; fifo_widthu           ; 6     ; Signed Integer                                                                                                                                             ;
; fifo_depth            ; 64    ; Signed Integer                                                                                                                                             ;
; txcred_width          ; 36    ; Signed Integer                                                                                                                                             ;
; rc_slave_usetag       ; 0     ; Signed Integer                                                                                                                                             ;
; use_rcslave           ; 1     ; Signed Integer                                                                                                                                             ;
; max_payload           ; 256   ; Signed Integer                                                                                                                                             ;
; avalon_waddr          ; 12    ; Signed Integer                                                                                                                                             ;
; avalon_wdata          ; 64    ; Signed Integer                                                                                                                                             ;
; avalon_st_128         ; 0     ; Signed Integer                                                                                                                                             ;
; board_demo            ; 1     ; Signed Integer                                                                                                                                             ;
; use_msi               ; 1     ; Signed Integer                                                                                                                                             ;
; use_credit_ctrl       ; 0     ; Signed Integer                                                                                                                                             ;
; rc_64bits_addr        ; 0     ; Signed Integer                                                                                                                                             ;
; tl_selection          ; 6     ; Signed Integer                                                                                                                                             ;
; display_sm            ; 1     ; Signed Integer                                                                                                                                             ;
; dt_ep_addr_spec       ; 0     ; Signed Integer                                                                                                                                             ;
; avalon_byte_width     ; 8     ; Signed Integer                                                                                                                                             ;
; cdma_ast_rxws_latency ; 2     ; Signed Integer                                                                                                                                             ;
+-----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rc_64bits_addr ; 0     ; Signed Integer                                                                                                                                                                                  ;
; avalon_st_128  ; 0     ; Signed Integer                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor ;
+-----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                                                                                           ;
+-----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rc_64bits_addr        ; 0     ; Signed Integer                                                                                                                                                                                 ;
; max_numtag            ; 32    ; Signed Integer                                                                                                                                                                                 ;
; direction             ; 1     ; Signed Integer                                                                                                                                                                                 ;
; fifo_depth            ; 64    ; Signed Integer                                                                                                                                                                                 ;
; fifo_widthu           ; 6     ; Signed Integer                                                                                                                                                                                 ;
; fifo_width            ; 64    ; Signed Integer                                                                                                                                                                                 ;
; txcred_width          ; 36    ; Signed Integer                                                                                                                                                                                 ;
; avalon_st_128         ; 0     ; Signed Integer                                                                                                                                                                                 ;
; use_credit_ctrl       ; 0     ; Signed Integer                                                                                                                                                                                 ;
; cdma_ast_rxws_latency ; 2     ; Signed Integer                                                                                                                                                                                 ;
+-----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|add_sub_descriptor:addr64_add|lpm_add_sub:lpm_add_sub_component ;
+------------------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                                                                                                                                                                                  ;
+------------------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 64            ; Signed Integer                                                                                                                                                                                                                                        ;
; LPM_REPRESENTATION     ; UNSIGNED      ; Untyped                                                                                                                                                                                                                                               ;
; LPM_DIRECTION          ; ADD           ; Untyped                                                                                                                                                                                                                                               ;
; ONE_INPUT_IS_CONSTANT  ; NO            ; Untyped                                                                                                                                                                                                                                               ;
; LPM_PIPELINE           ; 2             ; Signed Integer                                                                                                                                                                                                                                        ;
; MAXIMIZE_SPEED         ; 5             ; Untyped                                                                                                                                                                                                                                               ;
; REGISTERED_AT_END      ; 0             ; Untyped                                                                                                                                                                                                                                               ;
; OPTIMIZE_FOR_SPEED     ; 5             ; Untyped                                                                                                                                                                                                                                               ;
; USE_CS_BUFFERS         ; 1             ; Untyped                                                                                                                                                                                                                                               ;
; CARRY_CHAIN            ; MANUAL        ; Untyped                                                                                                                                                                                                                                               ;
; CARRY_CHAIN_LENGTH     ; 48            ; CARRY_CHAIN_LENGTH                                                                                                                                                                                                                                    ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                                                                                                                                                                                                                                               ;
; USE_WYS                ; OFF           ; Untyped                                                                                                                                                                                                                                               ;
; STYLE                  ; FAST          ; Untyped                                                                                                                                                                                                                                               ;
; CBXI_PARAMETER         ; add_sub_3sj   ; Untyped                                                                                                                                                                                                                                               ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                                                                                                                                                                                        ;
+------------------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo ;
+-------------------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                                                                                                                                                                  ;
+-------------------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON            ; AUTO_CARRY                                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; IGNORE_CARRY                                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; IGNORE_CASCADE                                                                                                                                                                                        ;
; lpm_width               ; 77            ; Signed Integer                                                                                                                                                                                        ;
; LPM_NUMWORDS            ; 64            ; Signed Integer                                                                                                                                                                                        ;
; LPM_WIDTHU              ; 6             ; Signed Integer                                                                                                                                                                                        ;
; LPM_SHOWAHEAD           ; OFF           ; Untyped                                                                                                                                                                                               ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                                                                                                                                                                               ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                                                                                                                                                                               ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                                                                                                                                                               ;
; ADD_RAM_OUTPUT_REGISTER ; ON            ; Untyped                                                                                                                                                                                               ;
; ALMOST_FULL_VALUE       ; 0             ; Signed Integer                                                                                                                                                                                        ;
; ALMOST_EMPTY_VALUE      ; 0             ; Signed Integer                                                                                                                                                                                        ;
; USE_EAB                 ; ON            ; Untyped                                                                                                                                                                                               ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                                                                                                                                                               ;
; DEVICE_FAMILY           ; Cyclone IV GX ; Untyped                                                                                                                                                                                               ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                                                                                                                                                               ;
; CBXI_PARAMETER          ; scfifo_2ma1   ; Untyped                                                                                                                                                                                               ;
+-------------------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                                                   ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; max_payload     ; 256   ; Signed Integer                                                                                                                                                                                                         ;
; max_numtag      ; 32    ; Signed Integer                                                                                                                                                                                                         ;
; use_rcslave     ; 1     ; Signed Integer                                                                                                                                                                                                         ;
; fifo_width      ; 64    ; Signed Integer                                                                                                                                                                                                         ;
; avalon_waddr    ; 12    ; Signed Integer                                                                                                                                                                                                         ;
; avalon_wdata    ; 64    ; Signed Integer                                                                                                                                                                                                         ;
; board_demo      ; 1     ; Signed Integer                                                                                                                                                                                                         ;
; use_msi         ; 1     ; Signed Integer                                                                                                                                                                                                         ;
; txcred_width    ; 36    ; Signed Integer                                                                                                                                                                                                         ;
; dma_qword_align ; 0     ; Signed Integer                                                                                                                                                                                                         ;
; rc_64bits_addr  ; 0     ; Signed Integer                                                                                                                                                                                                         ;
; tl_selection    ; 6     ; Signed Integer                                                                                                                                                                                                         ;
; use_credit_ctrl ; 0     ; Signed Integer                                                                                                                                                                                                         ;
; dt_ep_addr_spec ; 0     ; Signed Integer                                                                                                                                                                                                         ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|add_sub_write_req:addr64_add|lpm_add_sub:lpm_add_sub_component ;
+------------------------+---------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                                                                                                                                                                                                   ;
+------------------------+---------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 64            ; Signed Integer                                                                                                                                                                                                                                                         ;
; LPM_REPRESENTATION     ; UNSIGNED      ; Untyped                                                                                                                                                                                                                                                                ;
; LPM_DIRECTION          ; ADD           ; Untyped                                                                                                                                                                                                                                                                ;
; ONE_INPUT_IS_CONSTANT  ; YES           ; Untyped                                                                                                                                                                                                                                                                ;
; LPM_PIPELINE           ; 2             ; Signed Integer                                                                                                                                                                                                                                                         ;
; MAXIMIZE_SPEED         ; 5             ; Untyped                                                                                                                                                                                                                                                                ;
; REGISTERED_AT_END      ; 0             ; Untyped                                                                                                                                                                                                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5             ; Untyped                                                                                                                                                                                                                                                                ;
; USE_CS_BUFFERS         ; 1             ; Untyped                                                                                                                                                                                                                                                                ;
; CARRY_CHAIN            ; MANUAL        ; Untyped                                                                                                                                                                                                                                                                ;
; CARRY_CHAIN_LENGTH     ; 48            ; CARRY_CHAIN_LENGTH                                                                                                                                                                                                                                                     ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                                                                                                                                                                                                                                                                ;
; USE_WYS                ; OFF           ; Untyped                                                                                                                                                                                                                                                                ;
; STYLE                  ; FAST          ; Untyped                                                                                                                                                                                                                                                                ;
; CBXI_PARAMETER         ; add_sub_nvj   ; Untyped                                                                                                                                                                                                                                                                ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                                                                                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                                                                                                                                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                                                                                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                                                                                                                                                                                                         ;
+------------------------+---------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|add_sub_write_req:addr64_add_eplast|lpm_add_sub:lpm_add_sub_component ;
+------------------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                                                                                                                                                                                                          ;
+------------------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 64            ; Signed Integer                                                                                                                                                                                                                                                                ;
; LPM_REPRESENTATION     ; UNSIGNED      ; Untyped                                                                                                                                                                                                                                                                       ;
; LPM_DIRECTION          ; ADD           ; Untyped                                                                                                                                                                                                                                                                       ;
; ONE_INPUT_IS_CONSTANT  ; YES           ; Untyped                                                                                                                                                                                                                                                                       ;
; LPM_PIPELINE           ; 2             ; Signed Integer                                                                                                                                                                                                                                                                ;
; MAXIMIZE_SPEED         ; 5             ; Untyped                                                                                                                                                                                                                                                                       ;
; REGISTERED_AT_END      ; 0             ; Untyped                                                                                                                                                                                                                                                                       ;
; OPTIMIZE_FOR_SPEED     ; 5             ; Untyped                                                                                                                                                                                                                                                                       ;
; USE_CS_BUFFERS         ; 1             ; Untyped                                                                                                                                                                                                                                                                       ;
; CARRY_CHAIN            ; MANUAL        ; Untyped                                                                                                                                                                                                                                                                       ;
; CARRY_CHAIN_LENGTH     ; 48            ; CARRY_CHAIN_LENGTH                                                                                                                                                                                                                                                            ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                                                                                                                                                                                                                                                                       ;
; USE_WYS                ; OFF           ; Untyped                                                                                                                                                                                                                                                                       ;
; STYLE                  ; FAST          ; Untyped                                                                                                                                                                                                                                                                       ;
; CBXI_PARAMETER         ; add_sub_nvj   ; Untyped                                                                                                                                                                                                                                                                       ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                                                                                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                                                                                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                                                                                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                                                                                                                                                                                                                ;
+------------------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|scfifo:write_scfifo ;
+-------------------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                                                                                                                                                                                       ;
+-------------------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON            ; AUTO_CARRY                                                                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; IGNORE_CARRY                                                                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; IGNORE_CASCADE                                                                                                                                                                                                             ;
; lpm_width               ; 64            ; Signed Integer                                                                                                                                                                                                             ;
; LPM_NUMWORDS            ; 32            ; Signed Integer                                                                                                                                                                                                             ;
; LPM_WIDTHU              ; 5             ; Signed Integer                                                                                                                                                                                                             ;
; LPM_SHOWAHEAD           ; OFF           ; Untyped                                                                                                                                                                                                                    ;
; UNDERFLOW_CHECKING      ; OFF           ; Untyped                                                                                                                                                                                                                    ;
; OVERFLOW_CHECKING       ; OFF           ; Untyped                                                                                                                                                                                                                    ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                                                                                                                                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; ON            ; Untyped                                                                                                                                                                                                                    ;
; ALMOST_FULL_VALUE       ; 0             ; Signed Integer                                                                                                                                                                                                             ;
; ALMOST_EMPTY_VALUE      ; 0             ; Signed Integer                                                                                                                                                                                                             ;
; USE_EAB                 ; ON            ; Untyped                                                                                                                                                                                                                    ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                                                                                                                                                                                    ;
; DEVICE_FAMILY           ; Cyclone IV GX ; Untyped                                                                                                                                                                                                                    ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                                                                                                                                                                                    ;
; CBXI_PARAMETER          ; scfifo_7ab1   ; Untyped                                                                                                                                                                                                                    ;
+-------------------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altsyncram:ep_dpram ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                    ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                 ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                                 ;
; WIDTH_A                            ; 64                   ; Signed Integer                                                                                                          ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                                                                          ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                                                                                          ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                 ;
; WIDTH_B                            ; 64                   ; Signed Integer                                                                                                          ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                                                                                                          ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer                                                                                                          ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                 ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                 ;
; WIDTH_BYTEENA_A                    ; 8                    ; Signed Integer                                                                                                          ;
; WIDTH_BYTEENA_B                    ; 8                    ; Signed Integer                                                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                                                          ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_dar3      ; Untyped                                                                                                                 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                                                      ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; direction             ; 0     ; Signed Integer                                                                                                                                            ;
; max_numtag            ; 32    ; Signed Integer                                                                                                                                            ;
; fifo_widthu           ; 6     ; Signed Integer                                                                                                                                            ;
; fifo_depth            ; 64    ; Signed Integer                                                                                                                                            ;
; txcred_width          ; 36    ; Signed Integer                                                                                                                                            ;
; rc_slave_usetag       ; 0     ; Signed Integer                                                                                                                                            ;
; use_rcslave           ; 0     ; Signed Integer                                                                                                                                            ;
; max_payload           ; 256   ; Signed Integer                                                                                                                                            ;
; avalon_waddr          ; 12    ; Signed Integer                                                                                                                                            ;
; avalon_wdata          ; 64    ; Signed Integer                                                                                                                                            ;
; avalon_st_128         ; 0     ; Signed Integer                                                                                                                                            ;
; board_demo            ; 1     ; Signed Integer                                                                                                                                            ;
; use_msi               ; 1     ; Signed Integer                                                                                                                                            ;
; use_credit_ctrl       ; 0     ; Signed Integer                                                                                                                                            ;
; rc_64bits_addr        ; 0     ; Signed Integer                                                                                                                                            ;
; tl_selection          ; 0     ; Signed Integer                                                                                                                                            ;
; display_sm            ; 1     ; Signed Integer                                                                                                                                            ;
; dt_ep_addr_spec       ; 0     ; Signed Integer                                                                                                                                            ;
; avalon_byte_width     ; 8     ; Signed Integer                                                                                                                                            ;
; cdma_ast_rxws_latency ; 2     ; Signed Integer                                                                                                                                            ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rc_64bits_addr ; 0     ; Signed Integer                                                                                                                                                                                 ;
; avalon_st_128  ; 0     ; Signed Integer                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                                                                                          ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rc_64bits_addr        ; 0     ; Signed Integer                                                                                                                                                                                ;
; max_numtag            ; 32    ; Signed Integer                                                                                                                                                                                ;
; direction             ; 0     ; Signed Integer                                                                                                                                                                                ;
; fifo_depth            ; 64    ; Signed Integer                                                                                                                                                                                ;
; fifo_widthu           ; 6     ; Signed Integer                                                                                                                                                                                ;
; fifo_width            ; 64    ; Signed Integer                                                                                                                                                                                ;
; txcred_width          ; 36    ; Signed Integer                                                                                                                                                                                ;
; avalon_st_128         ; 0     ; Signed Integer                                                                                                                                                                                ;
; use_credit_ctrl       ; 0     ; Signed Integer                                                                                                                                                                                ;
; cdma_ast_rxws_latency ; 2     ; Signed Integer                                                                                                                                                                                ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|add_sub_descriptor:addr64_add|lpm_add_sub:lpm_add_sub_component ;
+------------------------+---------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                                                                                                                                                                                 ;
+------------------------+---------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 64            ; Signed Integer                                                                                                                                                                                                                                       ;
; LPM_REPRESENTATION     ; UNSIGNED      ; Untyped                                                                                                                                                                                                                                              ;
; LPM_DIRECTION          ; ADD           ; Untyped                                                                                                                                                                                                                                              ;
; ONE_INPUT_IS_CONSTANT  ; NO            ; Untyped                                                                                                                                                                                                                                              ;
; LPM_PIPELINE           ; 2             ; Signed Integer                                                                                                                                                                                                                                       ;
; MAXIMIZE_SPEED         ; 5             ; Untyped                                                                                                                                                                                                                                              ;
; REGISTERED_AT_END      ; 0             ; Untyped                                                                                                                                                                                                                                              ;
; OPTIMIZE_FOR_SPEED     ; 5             ; Untyped                                                                                                                                                                                                                                              ;
; USE_CS_BUFFERS         ; 1             ; Untyped                                                                                                                                                                                                                                              ;
; CARRY_CHAIN            ; MANUAL        ; Untyped                                                                                                                                                                                                                                              ;
; CARRY_CHAIN_LENGTH     ; 48            ; CARRY_CHAIN_LENGTH                                                                                                                                                                                                                                   ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                                                                                                                                                                                                                                              ;
; USE_WYS                ; OFF           ; Untyped                                                                                                                                                                                                                                              ;
; STYLE                  ; FAST          ; Untyped                                                                                                                                                                                                                                              ;
; CBXI_PARAMETER         ; add_sub_3sj   ; Untyped                                                                                                                                                                                                                                              ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                                                                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                                                                                                                                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                                                                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                                                                                                                                                                                       ;
+------------------------+---------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo ;
+-------------------------+---------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                                                                                                                                                                 ;
+-------------------------+---------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON            ; AUTO_CARRY                                                                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; IGNORE_CARRY                                                                                                                                                                                         ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; IGNORE_CASCADE                                                                                                                                                                                       ;
; lpm_width               ; 77            ; Signed Integer                                                                                                                                                                                       ;
; LPM_NUMWORDS            ; 64            ; Signed Integer                                                                                                                                                                                       ;
; LPM_WIDTHU              ; 6             ; Signed Integer                                                                                                                                                                                       ;
; LPM_SHOWAHEAD           ; OFF           ; Untyped                                                                                                                                                                                              ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                                                                                                                                                                              ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                                                                                                                                                                              ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                                                                                                                                                              ;
; ADD_RAM_OUTPUT_REGISTER ; ON            ; Untyped                                                                                                                                                                                              ;
; ALMOST_FULL_VALUE       ; 0             ; Signed Integer                                                                                                                                                                                       ;
; ALMOST_EMPTY_VALUE      ; 0             ; Signed Integer                                                                                                                                                                                       ;
; USE_EAB                 ; ON            ; Untyped                                                                                                                                                                                              ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                                                                                                                                                              ;
; DEVICE_FAMILY           ; Cyclone IV GX ; Untyped                                                                                                                                                                                              ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                                                                                                                                                              ;
; CBXI_PARAMETER          ; scfifo_2ma1   ; Untyped                                                                                                                                                                                              ;
+-------------------------+---------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                                                                                                                        ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; max_numtag            ; 32    ; Signed Integer                                                                                                                                                                                                              ;
; use_rcslave           ; 0     ; Signed Integer                                                                                                                                                                                                              ;
; rc_slave_usetag       ; 0     ; Signed Integer                                                                                                                                                                                                              ;
; fifo_width            ; 64    ; Signed Integer                                                                                                                                                                                                              ;
; txcred_width          ; 36    ; Signed Integer                                                                                                                                                                                                              ;
; avalon_waddr          ; 12    ; Signed Integer                                                                                                                                                                                                              ;
; avalon_wdata          ; 64    ; Signed Integer                                                                                                                                                                                                              ;
; board_demo            ; 1     ; Signed Integer                                                                                                                                                                                                              ;
; use_msi               ; 1     ; Signed Integer                                                                                                                                                                                                              ;
; use_credit_ctrl       ; 0     ; Signed Integer                                                                                                                                                                                                              ;
; rc_64bits_addr        ; 0     ; Signed Integer                                                                                                                                                                                                              ;
; avalon_byte_width     ; 8     ; Signed Integer                                                                                                                                                                                                              ;
; dt_ep_addr_spec       ; 0     ; Signed Integer                                                                                                                                                                                                              ;
; cdma_ast_rxws_latency ; 2     ; Signed Integer                                                                                                                                                                                                              ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|add_sub_dmard64:addr64_add|lpm_add_sub:lpm_add_sub_component ;
+------------------------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                                                                                                                                                                                                            ;
+------------------------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 64            ; Signed Integer                                                                                                                                                                                                                                                                  ;
; LPM_REPRESENTATION     ; UNSIGNED      ; Untyped                                                                                                                                                                                                                                                                         ;
; LPM_DIRECTION          ; ADD           ; Untyped                                                                                                                                                                                                                                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO            ; Untyped                                                                                                                                                                                                                                                                         ;
; LPM_PIPELINE           ; 2             ; Signed Integer                                                                                                                                                                                                                                                                  ;
; MAXIMIZE_SPEED         ; 5             ; Untyped                                                                                                                                                                                                                                                                         ;
; REGISTERED_AT_END      ; 0             ; Untyped                                                                                                                                                                                                                                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5             ; Untyped                                                                                                                                                                                                                                                                         ;
; USE_CS_BUFFERS         ; 1             ; Untyped                                                                                                                                                                                                                                                                         ;
; CARRY_CHAIN            ; MANUAL        ; Untyped                                                                                                                                                                                                                                                                         ;
; CARRY_CHAIN_LENGTH     ; 48            ; CARRY_CHAIN_LENGTH                                                                                                                                                                                                                                                              ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                                                                                                                                                                                                                                                                         ;
; USE_WYS                ; OFF           ; Untyped                                                                                                                                                                                                                                                                         ;
; STYLE                  ; FAST          ; Untyped                                                                                                                                                                                                                                                                         ;
; CBXI_PARAMETER         ; add_sub_3sj   ; Untyped                                                                                                                                                                                                                                                                         ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                                                                                                                                                                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                                                                                                                                                                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                                                                                                                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                                                                                                                                                                                                                  ;
+------------------------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|add_sub_dmard64_cst:addr64_add_eplast|lpm_add_sub:lpm_add_sub_component ;
+------------------------+---------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                                                                                                                                                                                                                       ;
+------------------------+---------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 64            ; Signed Integer                                                                                                                                                                                                                                                                             ;
; LPM_REPRESENTATION     ; UNSIGNED      ; Untyped                                                                                                                                                                                                                                                                                    ;
; LPM_DIRECTION          ; ADD           ; Untyped                                                                                                                                                                                                                                                                                    ;
; ONE_INPUT_IS_CONSTANT  ; YES           ; Untyped                                                                                                                                                                                                                                                                                    ;
; LPM_PIPELINE           ; 2             ; Signed Integer                                                                                                                                                                                                                                                                             ;
; MAXIMIZE_SPEED         ; 5             ; Untyped                                                                                                                                                                                                                                                                                    ;
; REGISTERED_AT_END      ; 0             ; Untyped                                                                                                                                                                                                                                                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5             ; Untyped                                                                                                                                                                                                                                                                                    ;
; USE_CS_BUFFERS         ; 1             ; Untyped                                                                                                                                                                                                                                                                                    ;
; CARRY_CHAIN            ; MANUAL        ; Untyped                                                                                                                                                                                                                                                                                    ;
; CARRY_CHAIN_LENGTH     ; 48            ; CARRY_CHAIN_LENGTH                                                                                                                                                                                                                                                                         ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                                                                                                                                                                                                                                                                                    ;
; USE_WYS                ; OFF           ; Untyped                                                                                                                                                                                                                                                                                    ;
; STYLE                  ; FAST          ; Untyped                                                                                                                                                                                                                                                                                    ;
; CBXI_PARAMETER         ; add_sub_nvj   ; Untyped                                                                                                                                                                                                                                                                                    ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                                                                                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                                                                                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                                                                                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                                                                                                                                                                                                                             ;
+------------------------+---------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:tag_scfifo_first_descriptor ;
+-------------------------+---------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                                                                                                                                                                                                                 ;
+-------------------------+---------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON            ; AUTO_CARRY                                                                                                                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; IGNORE_CARRY                                                                                                                                                                                                                                         ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                                                                                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; IGNORE_CASCADE                                                                                                                                                                                                                                       ;
; lpm_width               ; 5             ; Signed Integer                                                                                                                                                                                                                                       ;
; LPM_NUMWORDS            ; 30            ; Signed Integer                                                                                                                                                                                                                                       ;
; LPM_WIDTHU              ; 5             ; Signed Integer                                                                                                                                                                                                                                       ;
; LPM_SHOWAHEAD           ; OFF           ; Untyped                                                                                                                                                                                                                                              ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                                                                                                                                                                                                                              ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                                                                                                                                                                                                                              ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                                                                                                                                                                                                              ;
; ADD_RAM_OUTPUT_REGISTER ; ON            ; Untyped                                                                                                                                                                                                                                              ;
; ALMOST_FULL_VALUE       ; 0             ; Signed Integer                                                                                                                                                                                                                                       ;
; ALMOST_EMPTY_VALUE      ; 0             ; Signed Integer                                                                                                                                                                                                                                       ;
; USE_EAB                 ; ON            ; Untyped                                                                                                                                                                                                                                              ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                                                                                                                                                                                                              ;
; DEVICE_FAMILY           ; Cyclone IV GX ; Untyped                                                                                                                                                                                                                                              ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                                                                                                                                                                                                              ;
; CBXI_PARAMETER          ; scfifo_p1a1   ; Untyped                                                                                                                                                                                                                                              ;
+-------------------------+---------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:tag_scfifo_second_descriptor ;
+-------------------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                                                                                                                                                                                                                  ;
+-------------------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON            ; AUTO_CARRY                                                                                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; IGNORE_CARRY                                                                                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                                                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; IGNORE_CASCADE                                                                                                                                                                                                                                        ;
; lpm_width               ; 5             ; Signed Integer                                                                                                                                                                                                                                        ;
; LPM_NUMWORDS            ; 30            ; Signed Integer                                                                                                                                                                                                                                        ;
; LPM_WIDTHU              ; 5             ; Signed Integer                                                                                                                                                                                                                                        ;
; LPM_SHOWAHEAD           ; OFF           ; Untyped                                                                                                                                                                                                                                               ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                                                                                                                                                                                                                               ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                                                                                                                                                                                                                               ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                                                                                                                                                                                                               ;
; ADD_RAM_OUTPUT_REGISTER ; ON            ; Untyped                                                                                                                                                                                                                                               ;
; ALMOST_FULL_VALUE       ; 0             ; Signed Integer                                                                                                                                                                                                                                        ;
; ALMOST_EMPTY_VALUE      ; 0             ; Signed Integer                                                                                                                                                                                                                                        ;
; USE_EAB                 ; ON            ; Untyped                                                                                                                                                                                                                                               ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                                                                                                                                                                                                               ;
; DEVICE_FAMILY           ; Cyclone IV GX ; Untyped                                                                                                                                                                                                                                               ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                                                                                                                                                                                                               ;
; CBXI_PARAMETER          ; scfifo_1me1   ; Untyped                                                                                                                                                                                                                                               ;
+-------------------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|altsyncram:tag_dpram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                                                                                                                              ;
; WIDTH_A                            ; 25                   ; Signed Integer                                                                                                                                                                                                       ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                                                       ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                                                                                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                              ;
; WIDTH_B                            ; 25                   ; Signed Integer                                                                                                                                                                                                       ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                                                       ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                                                       ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                                                                                                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                                                                                                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                              ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                              ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                                                                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                              ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                                                                                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                                                                                                                                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_44p3      ; Untyped                                                                                                                                                                                                              ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:rx_data_fifo ;
+-------------------------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                                                                                                                                                                                                  ;
+-------------------------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON            ; AUTO_CARRY                                                                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; IGNORE_CARRY                                                                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; IGNORE_CASCADE                                                                                                                                                                                                                        ;
; lpm_width               ; 90            ; Signed Integer                                                                                                                                                                                                                        ;
; LPM_NUMWORDS            ; 16            ; Signed Integer                                                                                                                                                                                                                        ;
; LPM_WIDTHU              ; 4             ; Signed Integer                                                                                                                                                                                                                        ;
; LPM_SHOWAHEAD           ; OFF           ; Untyped                                                                                                                                                                                                                               ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                                                                                                                                                                                                               ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                                                                                                                                                                                                               ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                                                                                                                                                                                               ;
; ADD_RAM_OUTPUT_REGISTER ; ON            ; Untyped                                                                                                                                                                                                                               ;
; ALMOST_FULL_VALUE       ; 0             ; Signed Integer                                                                                                                                                                                                                        ;
; ALMOST_EMPTY_VALUE      ; 0             ; Signed Integer                                                                                                                                                                                                                        ;
; USE_EAB                 ; ON            ; Untyped                                                                                                                                                                                                                               ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                                                                                                                                                                                               ;
; DEVICE_FAMILY           ; Cyclone IV GX ; Untyped                                                                                                                                                                                                                               ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                                                                                                                                                                                               ;
; CBXI_PARAMETER          ; scfifo_ola1   ; Untyped                                                                                                                                                                                                                               ;
+-------------------------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                            ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; avalon_wdata      ; 64    ; Signed Integer                                                                                                                                                  ;
; avalon_waddr      ; 12    ; Signed Integer                                                                                                                                                  ;
; avalon_st_128     ; 0     ; Signed Integer                                                                                                                                                  ;
; avalon_byte_width ; 8     ; Signed Integer                                                                                                                                                  ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                                                     ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; avalon_st_128   ; 0     ; Signed Integer                                                                                                                                                                                                           ;
; avalon_wdata    ; 64    ; Signed Integer                                                                                                                                                                                                           ;
; avalon_be_width ; 8     ; Signed Integer                                                                                                                                                                                                           ;
; mem_addr_width  ; 12    ; Signed Integer                                                                                                                                                                                                           ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo ;
+-------------------------+---------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                                                                                                                                                                                         ;
+-------------------------+---------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON            ; AUTO_CARRY                                                                                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; IGNORE_CARRY                                                                                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                                                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; IGNORE_CASCADE                                                                                                                                                                                                               ;
; lpm_width               ; 64            ; Signed Integer                                                                                                                                                                                                               ;
; LPM_NUMWORDS            ; 16            ; Signed Integer                                                                                                                                                                                                               ;
; LPM_WIDTHU              ; 4             ; Signed Integer                                                                                                                                                                                                               ;
; LPM_SHOWAHEAD           ; OFF           ; Untyped                                                                                                                                                                                                                      ;
; UNDERFLOW_CHECKING      ; OFF           ; Untyped                                                                                                                                                                                                                      ;
; OVERFLOW_CHECKING       ; OFF           ; Untyped                                                                                                                                                                                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                                                                                                                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; ON            ; Untyped                                                                                                                                                                                                                      ;
; ALMOST_FULL_VALUE       ; 10            ; Signed Integer                                                                                                                                                                                                               ;
; ALMOST_EMPTY_VALUE      ; 0             ; Signed Integer                                                                                                                                                                                                               ;
; USE_EAB                 ; ON            ; Untyped                                                                                                                                                                                                                      ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                                                                                                                                                                                      ;
; DEVICE_FAMILY           ; Cyclone IV GX ; Untyped                                                                                                                                                                                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                                                                                                                                                                                      ;
; CBXI_PARAMETER          ; scfifo_cbc1   ; Untyped                                                                                                                                                                                                                      ;
+-------------------------+---------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rxtx_pipe:rxtx_pipe ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; txcred_width   ; 36    ; Signed Integer                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|altshift_taps:reg_wr_addr_rtl_0 ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                                                                                                                 ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                                                                                                              ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                                                                                                                                              ;
; TAP_DISTANCE   ; 4              ; Untyped                                                                                                                                                                                                                                              ;
; WIDTH          ; 34             ; Untyped                                                                                                                                                                                                                                              ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                                                                                                                                              ;
; CBXI_PARAMETER ; shift_taps_9om ; Untyped                                                                                                                                                                                                                                              ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                                                                                                                                 ;
+-------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                          ; Value                                                                                                                                                                                        ;
+-------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances    ; 2                                                                                                                                                                                            ;
; Entity Instance               ; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component|altpll:pll0 ;
;     -- OPERATION_MODE         ; no_compensation                                                                                                                                                                              ;
;     -- PLL_TYPE               ; AUTO                                                                                                                                                                                         ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                                                                                                                       ;
;     -- INCLK0_INPUT_FREQUENCY ; 10000                                                                                                                                                                                        ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                                                                                                                            ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                                                                                                                            ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                                                                                                                            ;
; Entity Instance               ; pcie_core_example_chaining_pipen1b:core|altpcierd_reconfig_clk_pll:reconfig_pll|altpll:altpll_component                                                                                      ;
;     -- OPERATION_MODE         ; NORMAL                                                                                                                                                                                       ;
;     -- PLL_TYPE               ; AUTO                                                                                                                                                                                         ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                                                                                                                       ;
;     -- INCLK0_INPUT_FREQUENCY ; 10000                                                                                                                                                                                        ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                                                                                                                            ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                                                                                                                            ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                                                                                                                            ;
+-------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                               ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                                                                                                                                                                   ;
; Entity Instance                           ; pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|pciexp_dcram:quartus_compile_ram|altsyncram:altsyncram_component                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                           ;
;     -- WIDTH_A                            ; 255                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 32768                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                        ;
;     -- WIDTH_B                            ; 255                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 32768                                                                                                                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                           ;
; Entity Instance                           ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|altsyncram:\xhdl0:rx_buffer_cpl_tagram                                                               ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 10                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                                                                                                              ;
;     -- WIDTH_B                            ; 10                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                           ;
; Entity Instance                           ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altsyncram:ep_dpram                                                                                              ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 64                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                                                                                                              ;
;     -- WIDTH_B                            ; 64                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 4096                                                                                                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                           ;
; Entity Instance                           ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|altsyncram:tag_dpram ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 25                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                                                                                                              ;
;     -- WIDTH_B                            ; 25                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                           ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                                                                                                                    ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                                                                                              ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 9                                                                                                                                                                                                                                                  ;
; Entity Instance            ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|scfifo:tx_data_fifo_128                                                                                     ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                                                                       ;
;     -- lpm_width           ; 133                                                                                                                                                                                                                                                ;
;     -- LPM_NUMWORDS        ; 32                                                                                                                                                                                                                                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                                                                ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                                                                 ;
; Entity Instance            ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128                                                                                     ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                                                                       ;
;     -- lpm_width           ; 156                                                                                                                                                                                                                                                ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                                                                                                                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                                                                ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                                                                 ;
; Entity Instance            ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo                                                 ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                                                                       ;
;     -- lpm_width           ; 77                                                                                                                                                                                                                                                 ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                                                                                                                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                                                                ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                                                                 ;
; Entity Instance            ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|scfifo:write_scfifo                            ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                                                                       ;
;     -- lpm_width           ; 64                                                                                                                                                                                                                                                 ;
;     -- LPM_NUMWORDS        ; 32                                                                                                                                                                                                                                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                                                                ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                                                                 ;
; Entity Instance            ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo                                                  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                                                                       ;
;     -- lpm_width           ; 77                                                                                                                                                                                                                                                 ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                                                                                                                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                                                                ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                                                                 ;
; Entity Instance            ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:tag_scfifo_first_descriptor  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                                                                       ;
;     -- lpm_width           ; 5                                                                                                                                                                                                                                                  ;
;     -- LPM_NUMWORDS        ; 30                                                                                                                                                                                                                                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                                                                ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                                                                 ;
; Entity Instance            ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:tag_scfifo_second_descriptor ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                                                                       ;
;     -- lpm_width           ; 5                                                                                                                                                                                                                                                  ;
;     -- LPM_NUMWORDS        ; 30                                                                                                                                                                                                                                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                                                                ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                                                                 ;
; Entity Instance            ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:rx_data_fifo                 ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                                                                       ;
;     -- lpm_width           ; 90                                                                                                                                                                                                                                                 ;
;     -- LPM_NUMWORDS        ; 16                                                                                                                                                                                                                                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                                                                ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                                                                 ;
; Entity Instance            ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo                          ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                                                                       ;
;     -- lpm_width           ; 64                                                                                                                                                                                                                                                 ;
;     -- LPM_NUMWORDS        ; 16                                                                                                                                                                                                                                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                                                                ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                                                                 ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                                                                                                                                                                                                ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                                                                                 ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                                                                                                                                                                     ;
; Entity Instance            ; pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|altshift_taps:reg_wr_addr_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                                                                                                     ;
;     -- TAP_DISTANCE        ; 4                                                                                                                                                                                                                                     ;
;     -- WIDTH               ; 34                                                                                                                                                                                                                                    ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rxtx_pipe:rxtx_pipe" ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                        ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; cfg_devcsr_reg[31..15]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                            ;
; cfg_tcvcmap_reg         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                            ;
; cfg_linkcsr_reg[31..25] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                            ;
; cfg_linkcsr_reg[19..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                            ;
; cfg_msicsr_reg[15..1]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                            ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                            ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; tx_desc[119..106] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                ;
; tx_desc[95..80]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                ;
; tx_desc[127]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|add_sub_dmard64_cst:addr64_add_eplast" ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                                                                                             ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; result ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                 ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|add_sub_dmard64:addr64_add" ;
+---------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                                                                                                           ;
+---------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; datab[63..12] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                      ;
; datab[1..0]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                      ;
; result        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                               ;
+---------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester" ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                               ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dma_sm_rx_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                   ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|add_sub_descriptor:addr64_add" ;
+---------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                                                                                ;
+---------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dataa[63..16] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                           ;
; result        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                    ;
+---------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor" ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                             ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dt_fifo_q_4k_bound ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                 ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                     ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; tx_desc[119..106]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                         ;
; tx_desc[95..80]        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                         ;
; tx_desc[127]           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                         ;
; tx_ready_other_dma     ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; read_address           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                         ;
; read                   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                         ;
; read_wait              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                         ;
; dma_sm                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                         ;
; descriptor_mrd_cycle   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                         ;
; requester_mrdmwr_cycle ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                         ;
; init                   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                         ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|add_sub_write_req:addr64_add_eplast" ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                                                                                ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; result ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                    ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|add_sub_write_req:addr64_add" ;
+--------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                                                                         ;
+--------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; result ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                             ;
+--------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester" ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                        ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dma_status ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                            ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|add_sub_descriptor:addr64_add" ;
+---------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                                                                                 ;
+---------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dataa[63..16] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                            ;
; result        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                     ;
+---------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                      ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; tx_desc[119..106]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
; tx_desc[95..80]        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
; tx_desc[127]           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
; write_data             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
; write_address          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
; write                  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
; write_wait             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
; write_byteena          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
; dma_sm                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
; descriptor_mrd_cycle   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
; requester_mrdmwr_cycle ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
; init                   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb" ;
+-------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; Port              ; Type  ; Severity ; Details                                                                                                 ;
+-------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; rx_data0[127..64] ; Input ; Info     ; Stuck at GND                                                                                            ;
; rx_be0[15..8]     ; Input ; Info     ; Stuck at GND                                                                                            ;
; tx_mask0          ; Input ; Info     ; Stuck at GND                                                                                            ;
+-------------------+-------+----------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64" ;
+---------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                                  ;
+---------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; rx_ecrc_check_valid ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                      ;
+---------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64" ;
+------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                     ;
+------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; txdata[130..129] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                         ;
; txdata[63..0]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                         ;
+------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_msi:altpcierd_cdma_ast_msi_i" ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                              ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; app_msi_ack ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                  ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app"                              ;
+---------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                      ; Type   ; Severity ; Details                                                                             ;
+---------------------------+--------+----------+-------------------------------------------------------------------------------------+
; aer_msi_num               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; msi_stream_valid0         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; msi_stream_data0          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pm_data                   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; tx_stream_data0_1         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; tx_stream_data0_0[71..64] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ko_cpl_spc_vc0[14..12]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; ko_cpl_spc_vc0[4..2]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; ko_cpl_spc_vc0[19..15]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; ko_cpl_spc_vc0[11..5]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; ko_cpl_spc_vc0[1..0]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; tx_stream_mask0           ; Input  ; Info     ; Stuck at GND                                                                        ;
; msi_stream_ready0         ; Input  ; Info     ; Stuck at GND                                                                        ;
; rx_stream_data0_1         ; Input  ; Info     ; Stuck at GND                                                                        ;
; cfg_tcvcmap               ; Input  ; Info     ; Stuck at GND                                                                        ;
+---------------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcie_core_example_chaining_pipen1b:core|altpcierd_cplerr_lmi:lmi_blk"                          ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; cplerr_lmi_busy ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcie_core_example_chaining_pipen1b:core|altpcierd_tl_cfg_sample:cfgbus"                                         ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                  ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; cfg_np_bas  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; cfg_pr_bas  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; cfg_tcvcmap ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; cfg_io_bas  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; cfg_io_lim  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; cfg_np_lim  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; cfg_pr_lim  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap"                                        ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                  ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; tx_fifo_full0      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; rx_fifo_empty0     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; rx_fifo_full0      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; tx_fifo_rdptr0     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; tx_fifo_wrptr0     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; hpg_ctrler         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; derr_cor_ext_rcv0  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; derr_cor_ext_rpl   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; derr_rpl           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ko_cpl_spc_vc0     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; r2c_err0           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; rc_rx_digitalreset ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; reset_status       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; suc_spd_neg        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus"                           ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; rx_st_err0 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; lane_act   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ltssm      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; lmi_dout   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pm_event   ; Input  ; Info     ; Stuck at GND                                                                        ;
; pm_data    ; Input  ; Info     ; Stuck at GND                                                                        ;
; pm_auxpwr  ; Input  ; Info     ; Stuck at GND                                                                        ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcie_core_example_chaining_pipen1b:core"                                                                                                                   ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                      ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; powerdown_ext      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; lane_width_code    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; rxpolarity0_ext    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; txdatak0_ext       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; txdetectrx_ext     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; txdata0_ext        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; phy_sel_code       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; txcompl0_ext       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; txelecidle0_ext    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; ref_clk_sel_code   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; pipe_mode          ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; test_in[39..33]    ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; test_in[31..8]     ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; test_in[2..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; test_in[7]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; test_in[6]         ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; test_in[4]         ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; test_in[3]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; local_rstn         ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; pclk_in            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clk250_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clk500_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; pcie_reconfig_busy ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; rate_ext           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; rc_pll_locked      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "altpcierd_compliance_test:pcie_compliance_test_enable" ;
+--------------------------+-------+----------+-------------------------------------+
; Port                     ; Type  ; Severity ; Details                             ;
+--------------------------+-------+----------+-------------------------------------+
; req_compliance_soft_ctrl ; Input ; Info     ; Stuck at GND                        ;
+--------------------------+-------+----------+-------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:27     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version
    Info: Processing started: Sun Nov 17 18:48:07 2013
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off pcie_core_example_chaining_top -c pcie_core_example_chaining_top
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Found 2 design units, including 1 entities, in source file /temp/pcie/cyclone/pcie_core/pcie_core.vhd
    Info: Found design unit 1: pcie_core-europa
    Info: Found entity 1: pcie_core
Info: Found 2 design units, including 1 entities, in source file /temp/pcie/cyclone/pcie_core/pcie_core_core.vhd
    Info: Found design unit 1: pcie_core_core-SYN
    Info: Found entity 1: pcie_core_core
Warning: Using design file pcie_core_example_chaining_top.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: pcie_core_example_chaining_top-europa
    Info: Found entity 1: pcie_core_example_chaining_top
Info: Elaborating entity "pcie_core_example_chaining_top" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at pcie_core_example_chaining_top.vhd(105): used implicit default value for signal "phystatus_ext" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at pcie_core_example_chaining_top.vhd(108): used implicit default value for signal "rxdata0_ext" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at pcie_core_example_chaining_top.vhd(109): used implicit default value for signal "rxdatak0_ext" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at pcie_core_example_chaining_top.vhd(110): used implicit default value for signal "rxelecidle0_ext" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at pcie_core_example_chaining_top.vhd(112): used implicit default value for signal "rxstatus0_ext" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at pcie_core_example_chaining_top.vhd(113): used implicit default value for signal "rxvalid0_ext" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Warning: Using design file altpcierd_compliance_test.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: altpcierd_compliance_test-trans
    Info: Found entity 1: altpcierd_compliance_test
Info: Elaborating entity "altpcierd_compliance_test" for hierarchy "altpcierd_compliance_test:pcie_compliance_test_enable"
Warning: Using design file pcie_core_example_chaining_pipen1b.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: pcie_core_example_chaining_pipen1b-europa
    Info: Found entity 1: pcie_core_example_chaining_pipen1b
Info: Elaborating entity "pcie_core_example_chaining_pipen1b" for hierarchy "pcie_core_example_chaining_pipen1b:core"
Warning: Using design file pcie_core_plus.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: pcie_core_plus-europa
    Info: Found entity 1: pcie_core_plus
Info: Elaborating entity "pcie_core_plus" for hierarchy "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus"
Info: Elaborating entity "pcie_core" for hierarchy "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap"
Warning (10541): VHDL Signal Declaration warning at pcie_core.vhd(382): used implicit default value for signal "internal_clk250_out" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at pcie_core.vhd(383): used implicit default value for signal "internal_clk500_out" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Warning: Using design file /temp/pcie/cyclone/pcie_core/pcie_core_serdes.vhd, which is not specified as a design file for the current project, but contains definitions for 4 design units and 2 entities in project
    Info: Found design unit 1: pcie_core_serdes_alt_c3gxb_hcf8-RTL
    Info: Found design unit 2: pcie_core_serdes-RTL
    Info: Found entity 1: pcie_core_serdes_alt_c3gxb_hcf8
    Info: Found entity 2: pcie_core_serdes
Info: Elaborating entity "pcie_core_serdes" for hierarchy "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_serdes:serdes"
Info: Elaborating entity "pcie_core_serdes_alt_c3gxb_hcf8" for hierarchy "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component"
Warning (10541): VHDL Signal Declaration warning at pcie_core_serdes.vhd(79): used implicit default value for signal "rx_patterndetect" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at pcie_core_serdes.vhd(80): used implicit default value for signal "rx_syncstatus" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at pcie_core_serdes.vhd(142): object "wire_receive_pcs0_cdrctrlearlyeios" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at pcie_core_serdes.vhd(162): object "wire_receive_pma0_locktorefout" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at pcie_core_serdes.vhd(175): object "wire_transmit_pcs0_grayelecidleinferselout" assigned a value but never read
Warning (10541): VHDL Signal Declaration warning at pcie_core_serdes.vhd(249): used implicit default value for signal "refclk_pma" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info: Elaborating entity "altpll" for hierarchy "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component|altpll:pll0"
Info: Elaborated megafunction instantiation "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component|altpll:pll0"
Info: Instantiated megafunction "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component|altpll:pll0" with the following parameter:
    Info: Parameter "bandwidth_type" = "AUTO"
    Info: Parameter "clk0_divide_by" = "2"
    Info: Parameter "clk0_multiply_by" = "25"
    Info: Parameter "clk1_divide_by" = "10"
    Info: Parameter "clk1_multiply_by" = "25"
    Info: Parameter "clk2_divide_by" = "10"
    Info: Parameter "clk2_duty_cycle" = "20"
    Info: Parameter "clk2_multiply_by" = "25"
    Info: Parameter "DPA_DIVIDE_BY" = "2"
    Info: Parameter "DPA_MULTIPLY_BY" = "25"
    Info: Parameter "inclk0_input_frequency" = "10000"
    Info: Parameter "operation_mode" = "no_compensation"
    Info: Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone IV GX"
Info: Found 1 design units, including 1 entities, in source file db/altpll_nn81.tdf
    Info: Found entity 1: altpll_nn81
Info: Elaborating entity "altpll_nn81" for hierarchy "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component|altpll:pll0|altpll_nn81:auto_generated"
Warning: Using design file /temp/pcie/cyclone/pcie_core/pci_express_compiler-library/altpcie_rs_serdes.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: altpcie_rs_serdes
Info: Elaborating entity "altpcie_rs_serdes" for hierarchy "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes"
Info: Elaborating entity "pcie_core_core" for hierarchy "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_core:wrapper"
Info: Found 4 design units, including 4 entities, in source file /temp/pcie/cyclone/pcie_core/pci_express_compiler-library/altpcie_hip_pipen1b.v
    Info: Found entity 1: altpcie_hip_pipen1b
    Info: Found entity 2: alt4gxb_reset_controller
    Info: Found entity 3: altpcie_txcred_patch
    Info: Found entity 4: altpcie_pcie_reconfig_bridge
Info: Elaborating entity "altpcie_hip_pipen1b" for hierarchy "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst"
Info: Found 56 design units, including 56 entities, in source file /temp/pcie/cyclone/pcie_core/pci_express_compiler-library/pciexp_dcram.v
    Info: Found entity 1: pciexp_dcram
    Info: Found entity 2: altpciexpav_app
    Info: Found entity 3: altpciexpav_tlbp_app
    Info: Found entity 4: altpciexpav_lite_app
    Info: Found entity 5: altpciexpav_tlbp_intfc
    Info: Found entity 6: altpciexpav_a2p_addrtrans
    Info: Found entity 7: altpciexpav_a2p_fixtrans
    Info: Found entity 8: altpciexpav_a2p_vartrans
    Info: Found entity 9: altpciexpav_fifo
    Info: Found entity 10: altpciexpav_clksync
    Info: Found entity 11: altpciexpav_cr_avalon
    Info: Found entity 12: altpciexpav_cr_interrupt
    Info: Found entity 13: altpciexpav_cr_mailbox
    Info: Found entity 14: altpciexpav_p2a_addrtrans
    Info: Found entity 15: altpciexpav_rxavl_cntrl
    Info: Found entity 16: altpciexpav_rxavl_resp
    Info: Found entity 17: altpciexpav_rx_cntrl
    Info: Found entity 18: altpciexpav_tx_cntrl
    Info: Found entity 19: altpciexpav_txavl_cntrl
    Info: Found entity 20: altpciexpav_txresp_cntrl
    Info: Found entity 21: altpciexpav_rxcpl_cntrl
    Info: Found entity 22: altpciexpav_control_register
    Info: Found entity 23: altpciexpav_rx
    Info: Found entity 24: altpciexpav_tx
    Info: Found entity 25: altpciexpav_stif_app
    Info: Found entity 26: altpciexpav_stif_a2p_addrtrans
    Info: Found entity 27: altpciexpav_stif_a2p_fixtrans
    Info: Found entity 28: altpciexpav_stif_a2p_vartrans
    Info: Found entity 29: altpciexpav_stif_control_register
    Info: Found entity 30: altpciexpav_stif_cr_avalon
    Info: Found entity 31: altpciexpav_stif_cr_interrupt
    Info: Found entity 32: altpciexpav_stif_cr_mailbox
    Info: Found entity 33: altpciexpav_stif_p2a_addrtrans
    Info: Found entity 34: altpciexpav_stif_reg_fifo
    Info: Found entity 35: altpciexpav_stif_rx
    Info: Found entity 36: altpciexpav_stif_rx_cntrl
    Info: Found entity 37: altpciexpav_stif_rx_resp
    Info: Found entity 38: altpciexpav_stif_tx
    Info: Found entity 39: altpciexpav_stif_tx_cntrl
    Info: Found entity 40: altpciexpav_stif_txavl_cntrl
    Info: Found entity 41: altpciexpav_stif_txresp_cntrl
    Info: Found entity 42: alt2gxb_reset_controller
    Info: Found entity 43: pciexp125_rxfilter
    Info: Found entity 44: altpcierd_hcab_fifo_lkahd
    Info: Found entity 45: altpcierd_hcab_fifo
    Info: Found entity 46: altpcierd_hcab_msibridge
    Info: Found entity 47: altpcierd_hcab_npbypassctl
    Info: Found entity 48: altpcierd_hcab_rxbridge
    Info: Found entity 49: altpcierd_hcab_rx
    Info: Found entity 50: altpcierd_hcab_sideband
    Info: Found entity 51: altpcierd_hcab_txbridge
    Info: Found entity 52: altpcierd_hcab_txbridge_withbypass
    Info: Found entity 53: altpcierd_hcab_txcred
    Info: Found entity 54: altpcierd_hcab_tx_pktordering
    Info: Found entity 55: altpcierd_hcab_tx
    Info: Found entity 56: altpcierd_hcab_top
Info: Elaborating entity "pciexp_dcram" for hierarchy "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|pciexp_dcram:quartus_compile_ram"
Info: Elaborating entity "altsyncram" for hierarchy "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|pciexp_dcram:quartus_compile_ram|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|pciexp_dcram:quartus_compile_ram|altsyncram:altsyncram_component"
Info: Instantiated megafunction "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|pciexp_dcram:quartus_compile_ram|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "intended_device_family" = "Stratix GX"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "width_a" = "255"
    Info: Parameter "widthad_a" = "15"
    Info: Parameter "numwords_a" = "32768"
    Info: Parameter "width_b" = "255"
    Info: Parameter "widthad_b" = "15"
    Info: Parameter "numwords_b" = "32768"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "width_byteena_a" = "1"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "indata_aclr_a" = "NONE"
    Info: Parameter "wrcontrol_aclr_a" = "NONE"
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "address_reg_b" = "CLOCK1"
    Info: Parameter "address_aclr_b" = "NONE"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "ram_block_type" = "AUTO"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_jlh1.tdf
    Info: Found entity 1: altsyncram_jlh1
Info: Elaborating entity "altsyncram_jlh1" for hierarchy "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|pciexp_dcram:quartus_compile_ram|altsyncram:altsyncram_component|altsyncram_jlh1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/decode_g0b.tdf
    Info: Found entity 1: decode_g0b
Info: Elaborating entity "decode_g0b" for hierarchy "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|pciexp_dcram:quartus_compile_ram|altsyncram:altsyncram_component|altsyncram_jlh1:auto_generated|decode_g0b:decode2"
Info: Found 1 design units, including 1 entities, in source file db/decode_9ca.tdf
    Info: Found entity 1: decode_9ca
Info: Elaborating entity "decode_9ca" for hierarchy "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|pciexp_dcram:quartus_compile_ram|altsyncram:altsyncram_component|altsyncram_jlh1:auto_generated|decode_9ca:rden_decode_b"
Info: Found 1 design units, including 1 entities, in source file db/mux_4ub.tdf
    Info: Found entity 1: mux_4ub
Info: Elaborating entity "mux_4ub" for hierarchy "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|pciexp_dcram:quartus_compile_ram|altsyncram:altsyncram_component|altsyncram_jlh1:auto_generated|mux_4ub:mux3"
Info: Elaborating entity "altpcie_pcie_reconfig_bridge" for hierarchy "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0"
Info: Elaborating entity "altpcie_txcred_patch" for hierarchy "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_txcred_patch:txcred_patch0"
Warning: Using design file /temp/pcie/cyclone/pcie_core/pci_express_compiler-library/altpcie_reconfig_3cgx.v, which is not specified as a design file for the current project, but contains definitions for 3 design units and 3 entities in project
    Info: Found entity 1: altpcie_reconfig_3cgx_alt_dprio_v5k
    Info: Found entity 2: altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp
    Info: Found entity 3: altpcie_reconfig_3cgx
Info: Elaborating entity "altpcie_reconfig_3cgx" for hierarchy "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig"
Info: Elaborating entity "altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp" for hierarchy "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component"
Info: Elaborating entity "alt_cal_c3gxb" for hierarchy "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb"
Info: Elaborated megafunction instantiation "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb"
Info: Instantiated megafunction "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb" with the following parameter:
    Info: Parameter "channel_address_width" = "2"
    Info: Parameter "number_of_channels" = "4"
    Info: Parameter "sim_model_mode" = "FALSE"
    Info: Parameter "lpm_type" = "alt_cal_c3gxb"
Info: Elaborating entity "lpm_mux" for hierarchy "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|lpm_mux:alt_cal_mux_gen.testbus_mux"
Info: Elaborated megafunction instantiation "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|lpm_mux:alt_cal_mux_gen.testbus_mux", which is child of megafunction instantiation "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb"
Info: Found 1 design units, including 1 entities, in source file db/mux_4vc.tdf
    Info: Found entity 1: mux_4vc
Info: Elaborating entity "mux_4vc" for hierarchy "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|lpm_mux:alt_cal_mux_gen.testbus_mux|mux_4vc:auto_generated"
Info: Elaborating entity "altpcie_reconfig_3cgx_alt_dprio_v5k" for hierarchy "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio"
Info: Elaborating entity "lpm_compare" for hierarchy "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_compare:pre_amble_cmpr"
Info: Elaborated megafunction instantiation "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_compare:pre_amble_cmpr"
Info: Instantiated megafunction "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_compare:pre_amble_cmpr" with the following parameter:
    Info: Parameter "lpm_width" = "6"
    Info: Parameter "lpm_type" = "lpm_compare"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_87e.tdf
    Info: Found entity 1: cmpr_87e
Info: Elaborating entity "cmpr_87e" for hierarchy "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_compare:pre_amble_cmpr|cmpr_87e:auto_generated"
Info: Elaborating entity "lpm_compare" for hierarchy "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_compare:rd_data_output_cmpr"
Info: Elaborated megafunction instantiation "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_compare:rd_data_output_cmpr"
Info: Instantiated megafunction "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_compare:rd_data_output_cmpr" with the following parameter:
    Info: Parameter "lpm_width" = "6"
    Info: Parameter "lpm_type" = "lpm_compare"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_kae.tdf
    Info: Found entity 1: cmpr_kae
Info: Elaborating entity "cmpr_kae" for hierarchy "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_compare:rd_data_output_cmpr|cmpr_kae:auto_generated"
Info: Elaborating entity "lpm_compare" for hierarchy "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_compare:state_mc_cmpr"
Info: Elaborated megafunction instantiation "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_compare:state_mc_cmpr"
Info: Instantiated megafunction "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_compare:state_mc_cmpr" with the following parameter:
    Info: Parameter "lpm_width" = "6"
    Info: Parameter "lpm_type" = "lpm_compare"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_usd.tdf
    Info: Found entity 1: cmpr_usd
Info: Elaborating entity "cmpr_usd" for hierarchy "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_compare:state_mc_cmpr|cmpr_usd:auto_generated"
Info: Elaborating entity "lpm_counter" for hierarchy "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter"
Info: Elaborated megafunction instantiation "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter"
Info: Instantiated megafunction "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter" with the following parameter:
    Info: Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info: Parameter "lpm_width" = "6"
    Info: Parameter "lpm_type" = "lpm_counter"
Info: Found 1 design units, including 1 entities, in source file db/cntr_29h.tdf
    Info: Found entity 1: cntr_29h
Info: Elaborating entity "cntr_29h" for hierarchy "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated"
Info: Elaborating entity "lpm_decode" for hierarchy "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_decode:state_mc_decode"
Info: Elaborated megafunction instantiation "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_decode:state_mc_decode"
Info: Instantiated megafunction "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_decode:state_mc_decode" with the following parameter:
    Info: Parameter "lpm_decodes" = "8"
    Info: Parameter "lpm_width" = "3"
    Info: Parameter "lpm_type" = "lpm_decode"
Info: Found 1 design units, including 1 entities, in source file db/decode_8ff.tdf
    Info: Found entity 1: decode_8ff
Info: Elaborating entity "decode_8ff" for hierarchy "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_decode:state_mc_decode|decode_8ff:auto_generated"
Warning: Using design file pcie_core_rs_hip.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: pcie_core_rs_hip-europa
    Info: Found entity 1: pcie_core_rs_hip
Info: Elaborating entity "pcie_core_rs_hip" for hierarchy "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core_rs_hip:rs_hip"
Warning (10492): VHDL Process Statement warning at pcie_core_rs_hip.vhd(76): signal "otb1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at pcie_core_rs_hip.vhd(77): signal "otb1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at pcie_core_rs_hip.vhd(78): signal "otb1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at pcie_core_rs_hip.vhd(79): signal "otb0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Warning: Using design file altpcierd_reconfig_clk_pll.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: altpcierd_reconfig_clk_pll-SYN
    Info: Found entity 1: altpcierd_reconfig_clk_pll
Info: Elaborating entity "altpcierd_reconfig_clk_pll" for hierarchy "pcie_core_example_chaining_pipen1b:core|altpcierd_reconfig_clk_pll:reconfig_pll"
Info: Elaborating entity "altpll" for hierarchy "pcie_core_example_chaining_pipen1b:core|altpcierd_reconfig_clk_pll:reconfig_pll|altpll:altpll_component"
Info: Elaborated megafunction instantiation "pcie_core_example_chaining_pipen1b:core|altpcierd_reconfig_clk_pll:reconfig_pll|altpll:altpll_component"
Info: Instantiated megafunction "pcie_core_example_chaining_pipen1b:core|altpcierd_reconfig_clk_pll:reconfig_pll|altpll:altpll_component" with the following parameter:
    Info: Parameter "bandwidth_type" = "AUTO"
    Info: Parameter "clk0_divide_by" = "2"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "1"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "clk1_divide_by" = "4"
    Info: Parameter "clk1_duty_cycle" = "50"
    Info: Parameter "clk1_multiply_by" = "5"
    Info: Parameter "clk1_phase_shift" = "0"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "inclk0_input_frequency" = "10000"
    Info: Parameter "intended_device_family" = "Stratix IV"
    Info: Parameter "lpm_hint" = "CBX_MODULE_PREFIX=altpcierd_reconfig_clk_pll"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "pll_type" = "AUTO"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_UNUSED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_configupdate" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_fbout" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_USED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info: Parameter "port_phasedone" = "PORT_UNUSED"
    Info: Parameter "port_phasestep" = "PORT_UNUSED"
    Info: Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scanclkena" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_USED"
    Info: Parameter "port_clk2" = "PORT_UNUSED"
    Info: Parameter "port_clk3" = "PORT_UNUSED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clk6" = "PORT_UNUSED"
    Info: Parameter "port_clk7" = "PORT_UNUSED"
    Info: Parameter "port_clk8" = "PORT_UNUSED"
    Info: Parameter "port_clk9" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "self_reset_on_loss_lock" = "OFF"
    Info: Parameter "using_fbmimicbidir_port" = "OFF"
    Info: Parameter "width_clock" = "10"
Info: Found 1 design units, including 1 entities, in source file db/altpcierd_reconfig_clk_pll_altpll.v
    Info: Found entity 1: altpcierd_reconfig_clk_pll_altpll
Info: Elaborating entity "altpcierd_reconfig_clk_pll_altpll" for hierarchy "pcie_core_example_chaining_pipen1b:core|altpcierd_reconfig_clk_pll:reconfig_pll|altpll:altpll_component|altpcierd_reconfig_clk_pll_altpll:auto_generated"
Warning: Using design file altpcierd_tl_cfg_sample.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: altpcierd_tl_cfg_sample-altpcie
    Info: Found entity 1: altpcierd_tl_cfg_sample
Info: Elaborating entity "altpcierd_tl_cfg_sample" for hierarchy "pcie_core_example_chaining_pipen1b:core|altpcierd_tl_cfg_sample:cfgbus"
Warning: Using design file altpcierd_cplerr_lmi.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: altpcierd_cplerr_lmi-altpcie
    Info: Found entity 1: altpcierd_cplerr_lmi
Info: Elaborating entity "altpcierd_cplerr_lmi" for hierarchy "pcie_core_example_chaining_pipen1b:core|altpcierd_cplerr_lmi:lmi_blk"
Warning: Using design file altpcierd_example_app_chaining.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: altpcierd_example_app_chaining-altpcie
    Info: Found entity 1: altpcierd_example_app_chaining
Info: Elaborating entity "altpcierd_example_app_chaining" for hierarchy "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app"
Warning (10036): Verilog HDL or VHDL warning at altpcierd_example_app_chaining.vhd(489): object "xhdl_one_byte" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altpcierd_example_app_chaining.vhd(490): object "xhdl_one_word" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altpcierd_example_app_chaining.vhd(491): object "xhdl_one_dword" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altpcierd_example_app_chaining.vhd(492): object "xhdl_one_qword" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altpcierd_example_app_chaining.vhd(493): object "xhdl_one_dqword" assigned a value but never read
Warning: Using design file altpcierd_cpld_rx_buffer.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: altpcierd_cpld_rx_buffer-altpcie
    Info: Found entity 1: altpcierd_cpld_rx_buffer
Info: Elaborating entity "altpcierd_cpld_rx_buffer" for hierarchy "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i"
Warning (10036): Verilog HDL or VHDL warning at altpcierd_cpld_rx_buffer.vhd(184): object "xhdl_one_word" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altpcierd_cpld_rx_buffer.vhd(185): object "xhdl_one_dword" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altpcierd_cpld_rx_buffer.vhd(186): object "xhdl_one_qword" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altpcierd_cpld_rx_buffer.vhd(187): object "xhdl_one_dqword" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altpcierd_cpld_rx_buffer.vhd(188): object "xhdl_open_dqword" assigned a value but never read
Info: Elaborating entity "altsyncram" for hierarchy "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|altsyncram:\xhdl0:rx_buffer_cpl_tagram"
Info: Elaborated megafunction instantiation "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|altsyncram:\xhdl0:rx_buffer_cpl_tagram"
Info: Instantiated megafunction "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|altsyncram:\xhdl0:rx_buffer_cpl_tagram" with the following parameter:
    Info: Parameter "address_aclr_a" = "UNUSED"
    Info: Parameter "address_aclr_b" = "NONE"
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "byte_size" = "8"
    Info: Parameter "byteena_aclr_a" = "UNUSED"
    Info: Parameter "byteena_aclr_b" = "NONE"
    Info: Parameter "byteena_reg_b" = "CLOCK1"
    Info: Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info: Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info: Parameter "clock_enable_input_a" = "NORMAL"
    Info: Parameter "clock_enable_input_b" = "NORMAL"
    Info: Parameter "clock_enable_output_a" = "NORMAL"
    Info: Parameter "clock_enable_output_b" = "NORMAL"
    Info: Parameter "intended_device_family" = "Stratix II"
    Info: Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info: Parameter "enable_ecc" = "FALSE"
    Info: Parameter "implement_in_les" = "OFF"
    Info: Parameter "indata_aclr_a" = "UNUSED"
    Info: Parameter "indata_aclr_b" = "NONE"
    Info: Parameter "indata_reg_b" = "CLOCK0"
    Info: Parameter "init_file" = "UNUSED"
    Info: Parameter "init_file_layout" = "PORT_A"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "32"
    Info: Parameter "numwords_b" = "32"
    Info: Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "outdata_reg_a" = "CLOCK0"
    Info: Parameter "outdata_reg_b" = "CLOCK0"
    Info: Parameter "power_up_uninitialized" = "FALSE"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_aclr_b" = "NONE"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info: Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info: Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info: Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info: Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info: Parameter "width_a" = "10"
    Info: Parameter "width_b" = "10"
    Info: Parameter "width_byteena_a" = "1"
    Info: Parameter "width_byteena_b" = "1"
    Info: Parameter "width_eccstatus" = "3"
    Info: Parameter "widthad_a" = "5"
    Info: Parameter "widthad_b" = "5"
    Info: Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info: Parameter "wrcontrol_aclr_b" = "NONE"
    Info: Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
    Info: Parameter "lpm_hint" = "UNUSED"
    Info: Parameter "lpm_type" = "altsyncram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_reo3.tdf
    Info: Found entity 1: altsyncram_reo3
Info: Elaborating entity "altsyncram_reo3" for hierarchy "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i|altsyncram:\xhdl0:rx_buffer_cpl_tagram|altsyncram_reo3:auto_generated"
Warning: Using design file altpcierd_cdma_ast_msi.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: altpcierd_cdma_ast_msi-altpcie
    Info: Found entity 1: altpcierd_cdma_ast_msi
Info: Elaborating entity "altpcierd_cdma_ast_msi" for hierarchy "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_msi:altpcierd_cdma_ast_msi_i"
Warning: Using design file altpcierd_cdma_ast_tx_64.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: altpcierd_cdma_ast_tx_64-altpcie
    Info: Found entity 1: altpcierd_cdma_ast_tx_64
Info: Elaborating entity "altpcierd_cdma_ast_tx_64" for hierarchy "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64"
Warning (10541): VHDL Signal Declaration warning at altpcierd_cdma_ast_tx_64.vhd(158): used implicit default value for signal "tx_stream_valid0_ecrc" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at altpcierd_cdma_ast_tx_64.vhd(173): object "txfifo_full" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altpcierd_cdma_ast_tx_64.vhd(192): object "user_sop" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altpcierd_cdma_ast_tx_64.vhd(193): object "user_eop" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altpcierd_cdma_ast_tx_64.vhd(194): object "user_data" assigned a value but never read
Warning (10541): VHDL Signal Declaration warning at altpcierd_cdma_ast_tx_64.vhd(195): used implicit default value for signal "user_rd_req" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at altpcierd_cdma_ast_tx_64.vhd(197): used implicit default value for signal "ecrc_stream_data0_0" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at altpcierd_cdma_ast_tx_64.vhd(198): used implicit default value for signal "ecrc_stream_data0_1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at altpcierd_cdma_ast_tx_64.vhd(200): object "debug_3dw_aligned_dataless" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altpcierd_cdma_ast_tx_64.vhd(201): object "debug_3dw_nonaligned_dataless" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altpcierd_cdma_ast_tx_64.vhd(202): object "debug_4dw_aligned_dataless" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altpcierd_cdma_ast_tx_64.vhd(203): object "debug_4dw_nonaligned_dataless" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altpcierd_cdma_ast_tx_64.vhd(204): object "debug_3dw_aligned_withdata" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altpcierd_cdma_ast_tx_64.vhd(205): object "debug_3dw_nonaligned_withdata" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altpcierd_cdma_ast_tx_64.vhd(206): object "debug_4dw_aligned_withdata" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altpcierd_cdma_ast_tx_64.vhd(207): object "debug_4dw_nonaligned_withdata" assigned a value but never read
Info: Elaborating entity "scfifo" for hierarchy "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|scfifo:tx_data_fifo_128"
Info: Elaborated megafunction instantiation "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|scfifo:tx_data_fifo_128"
Info: Instantiated megafunction "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|scfifo:tx_data_fifo_128" with the following parameter:
    Info: Parameter "add_ram_output_register" = "ON"
    Info: Parameter "allow_rwcycle_when_full" = "OFF"
    Info: Parameter "almost_empty_value" = "0"
    Info: Parameter "almost_full_value" = "0"
    Info: Parameter "intended_device_family" = "Stratix II GX"
    Info: Parameter "lpm_numwords" = "32"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "lpm_width" = "133"
    Info: Parameter "lpm_widthu" = "5"
    Info: Parameter "overflow_checking" = "ON"
    Info: Parameter "underflow_checking" = "ON"
    Info: Parameter "use_eab" = "ON"
    Info: Parameter "lpm_hint" = "UNUSED"
    Info: Parameter "lpm_type" = "scfifo"
Info: Found 1 design units, including 1 entities, in source file db/scfifo_5na1.tdf
    Info: Found entity 1: scfifo_5na1
Info: Elaborating entity "scfifo_5na1" for hierarchy "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|scfifo:tx_data_fifo_128|scfifo_5na1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_gk31.tdf
    Info: Found entity 1: a_dpfifo_gk31
Info: Elaborating entity "a_dpfifo_gk31" for hierarchy "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|scfifo:tx_data_fifo_128|scfifo_5na1:auto_generated|a_dpfifo_gk31:dpfifo"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_f5e1.tdf
    Info: Found entity 1: altsyncram_f5e1
Info: Elaborating entity "altsyncram_f5e1" for hierarchy "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|scfifo:tx_data_fifo_128|scfifo_5na1:auto_generated|a_dpfifo_gk31:dpfifo|altsyncram_f5e1:FIFOram"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_c09.tdf
    Info: Found entity 1: cmpr_c09
Info: Elaborating entity "cmpr_c09" for hierarchy "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|scfifo:tx_data_fifo_128|scfifo_5na1:auto_generated|a_dpfifo_gk31:dpfifo|cmpr_c09:almost_full_comparer"
Info: Elaborating entity "cmpr_c09" for hierarchy "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|scfifo:tx_data_fifo_128|scfifo_5na1:auto_generated|a_dpfifo_gk31:dpfifo|cmpr_c09:two_comparison"
Info: Found 1 design units, including 1 entities, in source file db/cntr_ndb.tdf
    Info: Found entity 1: cntr_ndb
Info: Elaborating entity "cntr_ndb" for hierarchy "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|scfifo:tx_data_fifo_128|scfifo_5na1:auto_generated|a_dpfifo_gk31:dpfifo|cntr_ndb:rd_ptr_msb"
Info: Found 1 design units, including 1 entities, in source file db/cntr_4e7.tdf
    Info: Found entity 1: cntr_4e7
Info: Elaborating entity "cntr_4e7" for hierarchy "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|scfifo:tx_data_fifo_128|scfifo_5na1:auto_generated|a_dpfifo_gk31:dpfifo|cntr_4e7:usedw_counter"
Info: Found 1 design units, including 1 entities, in source file db/cntr_odb.tdf
    Info: Found entity 1: cntr_odb
Info: Elaborating entity "cntr_odb" for hierarchy "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|scfifo:tx_data_fifo_128|scfifo_5na1:auto_generated|a_dpfifo_gk31:dpfifo|cntr_odb:wr_ptr"
Warning: Using design file altpcierd_cdma_ast_rx_64.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: altpcierd_cdma_ast_rx_64-altpcie
    Info: Found entity 1: altpcierd_cdma_ast_rx_64
Info: Elaborating entity "altpcierd_cdma_ast_rx_64" for hierarchy "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64"
Warning (10036): Verilog HDL or VHDL warning at altpcierd_cdma_ast_rx_64.vhd(142): object "rxfifo_full" assigned a value but never read
Warning (10541): VHDL Signal Declaration warning at altpcierd_cdma_ast_rx_64.vhd(154): used implicit default value for signal "rx_stream_valid0_ecrc" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at altpcierd_cdma_ast_rx_64.vhd(164): object "rx_dfr_digest" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altpcierd_cdma_ast_rx_64.vhd(168): object "rx_sop_next" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altpcierd_cdma_ast_rx_64.vhd(175): object "rx_eop_next" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altpcierd_cdma_ast_rx_64.vhd(178): object "rx_eop_p1" assigned a value but never read
Info: Elaborating entity "scfifo" for hierarchy "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128"
Info: Elaborated megafunction instantiation "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128"
Info: Instantiated megafunction "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128" with the following parameter:
    Info: Parameter "add_ram_output_register" = "ON"
    Info: Parameter "allow_rwcycle_when_full" = "OFF"
    Info: Parameter "almost_empty_value" = "0"
    Info: Parameter "almost_full_value" = "32"
    Info: Parameter "intended_device_family" = "Stratix II GX"
    Info: Parameter "lpm_numwords" = "64"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "lpm_width" = "156"
    Info: Parameter "lpm_widthu" = "6"
    Info: Parameter "overflow_checking" = "ON"
    Info: Parameter "underflow_checking" = "ON"
    Info: Parameter "use_eab" = "ON"
    Info: Parameter "lpm_hint" = "UNUSED"
    Info: Parameter "lpm_type" = "scfifo"
Info: Found 1 design units, including 1 entities, in source file db/scfifo_7vb1.tdf
    Info: Found entity 1: scfifo_7vb1
Info: Elaborating entity "scfifo_7vb1" for hierarchy "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_rk31.tdf
    Info: Found entity 1: a_dpfifo_rk31
Info: Elaborating entity "a_dpfifo_rk31" for hierarchy "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_56e1.tdf
    Info: Found entity 1: altsyncram_56e1
Info: Elaborating entity "altsyncram_56e1" for hierarchy "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|altsyncram_56e1:FIFOram"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_d09.tdf
    Info: Found entity 1: cmpr_d09
Info: Elaborating entity "cmpr_d09" for hierarchy "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|cmpr_d09:almost_full_comparer"
Info: Elaborating entity "cmpr_d09" for hierarchy "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|cmpr_d09:two_comparison"
Info: Found 1 design units, including 1 entities, in source file db/cntr_5e7.tdf
    Info: Found entity 1: cntr_5e7
Info: Elaborating entity "cntr_5e7" for hierarchy "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|cntr_5e7:usedw_counter"
Info: Found 1 design units, including 1 entities, in source file db/cntr_pdb.tdf
    Info: Found entity 1: cntr_pdb
Info: Elaborating entity "cntr_pdb" for hierarchy "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|cntr_pdb:wr_ptr"
Warning: Using design file altpcierd_cdma_app_icm.vhd, which is not specified as a design file for the current project, but contains definitions for 4 design units and 2 entities in project
    Info: Found design unit 1: altpcierd_cdma_app_icm-altpcie
    Info: Found design unit 2: altpcierd_rxtx_pipe-altpcie
    Info: Found entity 1: altpcierd_cdma_app_icm
    Info: Found entity 2: altpcierd_rxtx_pipe
Info: Elaborating entity "altpcierd_cdma_app_icm" for hierarchy "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb"
Warning (10541): VHDL Signal Declaration warning at altpcierd_cdma_app_icm.vhd(365): used implicit default value for signal "open_read_data" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at altpcierd_cdma_app_icm.vhd(370): object "write_byteena_dmawr" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altpcierd_cdma_app_icm.vhd(395): object "cfg_tcvcmap_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altpcierd_cdma_app_icm.vhd(428): object "cst_std_logic_vector_type_one" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altpcierd_cdma_app_icm.vhd(429): object "cst_std_logic_vector_type_zero" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altpcierd_cdma_app_icm.vhd(501): object "tx_sel_dmard" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altpcierd_cdma_app_icm.vhd(505): object "requester_mrdmwr_cycle_dmawr" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altpcierd_cdma_app_icm.vhd(506): object "descriptor_mrd_cycle_dmawr" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altpcierd_cdma_app_icm.vhd(507): object "init_dmawr" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altpcierd_cdma_app_icm.vhd(508): object "sm_dmawr" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altpcierd_cdma_app_icm.vhd(526): object "readdata_epmem" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altpcierd_cdma_app_icm.vhd(559): object "open_q_a" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altpcierd_cdma_app_icm.vhd(598): object "requester_mrdmwr_cycle_dmard" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altpcierd_cdma_app_icm.vhd(599): object "descriptor_mrd_cycle_dmard" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altpcierd_cdma_app_icm.vhd(600): object "init_dmard" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altpcierd_cdma_app_icm.vhd(601): object "sm_dmard" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altpcierd_cdma_app_icm.vhd(674): object "rx_ecrc_failure" assigned a value but never read
Warning (10037): Verilog HDL or VHDL warning at altpcierd_cdma_app_icm.vhd(1295): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at altpcierd_cdma_app_icm.vhd(1396): conditional expression evaluates to a constant
Warning (10873): Using initial value X (don't care) for net "tx_data_pcnt[127..64]" at altpcierd_cdma_app_icm.vhd(625)
Warning: Using design file altpcierd_dma_dt.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: altpcierd_dma_dt-altpcie
    Info: Found entity 1: altpcierd_dma_dt
Info: Elaborating entity "altpcierd_dma_dt" for hierarchy "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write"
Warning (10541): VHDL Signal Declaration warning at altpcierd_dma_dt.vhd(660): used implicit default value for signal "write_data_xhdl21" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at altpcierd_dma_dt.vhd(661): used implicit default value for signal "write_address_xhdl19" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10873): Using initial value X (don't care) for net "dma_status" at altpcierd_dma_dt.vhd(253)
Warning: Using design file altpcierd_dma_prg_reg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: altpcierd_dma_prg_reg-trans
    Info: Found entity 1: altpcierd_dma_prg_reg
Info: Elaborating entity "altpcierd_dma_prg_reg" for hierarchy "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_prg_reg:dma_prg"
Warning (10036): Verilog HDL or VHDL warning at altpcierd_dma_prg_reg.vhd(175): object "prg_reg_DW1_is_zero" assigned a value but never read
Warning: Using design file altpcierd_dma_descriptor.vhd, which is not specified as a design file for the current project, but contains definitions for 4 design units and 2 entities in project
    Info: Found design unit 1: altpcierd_dma_descriptor-altpcie
    Info: Found design unit 2: add_sub_descriptor-SYN
    Info: Found entity 1: altpcierd_dma_descriptor
    Info: Found entity 2: add_sub_descriptor
Info: Elaborating entity "altpcierd_dma_descriptor" for hierarchy "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor"
Warning (10036): Verilog HDL or VHDL warning at altpcierd_dma_descriptor.vhd(197): object "xhdl_zero_qqword" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altpcierd_dma_descriptor.vhd(198): object "xhdl_one_byte" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altpcierd_dma_descriptor.vhd(199): object "xhdl_one_word" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altpcierd_dma_descriptor.vhd(200): object "xhdl_one_dword" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altpcierd_dma_descriptor.vhd(201): object "xhdl_one_qword" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altpcierd_dma_descriptor.vhd(202): object "xhdl_one_dqword" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altpcierd_dma_descriptor.vhd(204): object "xhdl_other_one" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altpcierd_dma_descriptor.vhd(218): object "dt_fifo_full" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altpcierd_dma_descriptor.vhd(223): object "dt_fifo_data" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altpcierd_dma_descriptor.vhd(256): object "rx_ack_pipe" assigned a value but never read
Info: Elaborating entity "add_sub_descriptor" for hierarchy "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|add_sub_descriptor:addr64_add"
Info: Elaborating entity "lpm_add_sub" for hierarchy "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|add_sub_descriptor:addr64_add|lpm_add_sub:lpm_add_sub_component"
Info: Elaborated megafunction instantiation "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|add_sub_descriptor:addr64_add|lpm_add_sub:lpm_add_sub_component"
Info: Instantiated megafunction "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|add_sub_descriptor:addr64_add|lpm_add_sub:lpm_add_sub_component" with the following parameter:
    Info: Parameter "lpm_direction" = "ADD"
    Info: Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO"
    Info: Parameter "lpm_pipeline" = "2"
    Info: Parameter "lpm_representation" = "UNSIGNED"
    Info: Parameter "lpm_type" = "LPM_ADD_SUB"
    Info: Parameter "lpm_width" = "64"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_3sj.tdf
    Info: Found entity 1: add_sub_3sj
Info: Elaborating entity "add_sub_3sj" for hierarchy "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|add_sub_descriptor:addr64_add|lpm_add_sub:lpm_add_sub_component|add_sub_3sj:auto_generated"
Info: Elaborating entity "scfifo" for hierarchy "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo"
Info: Elaborated megafunction instantiation "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo"
Info: Instantiated megafunction "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo" with the following parameter:
    Info: Parameter "add_ram_output_register" = "ON"
    Info: Parameter "allow_rwcycle_when_full" = "OFF"
    Info: Parameter "almost_empty_value" = "0"
    Info: Parameter "almost_full_value" = "0"
    Info: Parameter "intended_device_family" = "Stratix II GX"
    Info: Parameter "lpm_numwords" = "64"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "lpm_width" = "77"
    Info: Parameter "lpm_widthu" = "6"
    Info: Parameter "overflow_checking" = "ON"
    Info: Parameter "underflow_checking" = "ON"
    Info: Parameter "use_eab" = "ON"
    Info: Parameter "lpm_hint" = "UNUSED"
    Info: Parameter "lpm_type" = "scfifo"
Info: Found 1 design units, including 1 entities, in source file db/scfifo_2ma1.tdf
    Info: Found entity 1: scfifo_2ma1
Info: Elaborating entity "scfifo_2ma1" for hierarchy "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_2ma1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_dj31.tdf
    Info: Found entity 1: a_dpfifo_dj31
Info: Elaborating entity "a_dpfifo_dj31" for hierarchy "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_2ma1:auto_generated|a_dpfifo_dj31:dpfifo"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_93e1.tdf
    Info: Found entity 1: altsyncram_93e1
Info: Elaborating entity "altsyncram_93e1" for hierarchy "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_2ma1:auto_generated|a_dpfifo_dj31:dpfifo|altsyncram_93e1:FIFOram"
Warning: Using design file altpcierd_write_dma_requester.vhd, which is not specified as a design file for the current project, but contains definitions for 4 design units and 2 entities in project
    Info: Found design unit 1: altpcierd_write_dma_requester-altpcie
    Info: Found design unit 2: add_sub_write_req-SYN
    Info: Found entity 1: altpcierd_write_dma_requester
    Info: Found entity 2: add_sub_write_req
Info: Elaborating entity "altpcierd_write_dma_requester" for hierarchy "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester"
Warning (10036): Verilog HDL or VHDL warning at altpcierd_write_dma_requester.vhd(232): object "tx_length_qw_minus_one_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altpcierd_write_dma_requester.vhd(238): object "tx_length_byte_64ext" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altpcierd_write_dma_requester.vhd(241): object "cfg_maxpload_dw_plus_two" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altpcierd_write_dma_requester.vhd(252): object "dt_fifo_q_addr_4k" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altpcierd_write_dma_requester.vhd(302): object "tx_dfr_p1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altpcierd_write_dma_requester.vhd(303): object "tx_dfr_add" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altpcierd_write_dma_requester.vhd(316): object "tx_rc_addr_gt_tx_max_addr" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altpcierd_write_dma_requester.vhd(319): object "tx_32addr_eplast" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altpcierd_write_dma_requester.vhd(323): object "readdata_m_next" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altpcierd_write_dma_requester.vhd(335): object "tx_cred_posted_data_valid" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altpcierd_write_dma_requester.vhd(349): object "tx_req_p1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altpcierd_write_dma_requester.vhd(360): object "xhdl_zero_qqword" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altpcierd_write_dma_requester.vhd(361): object "xhdl_one_byte" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altpcierd_write_dma_requester.vhd(363): object "xhdl_one_dword" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altpcierd_write_dma_requester.vhd(364): object "xhdl_one_qword" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altpcierd_write_dma_requester.vhd(365): object "xhdl_one_dqword" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altpcierd_write_dma_requester.vhd(367): object "xhdl_other_one" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altpcierd_write_dma_requester.vhd(376): object "xhdl_cfg_maxpayload_dw_15_1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altpcierd_write_dma_requester.vhd(377): object "xhdl_calc_4kbnd_done_dw" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altpcierd_write_dma_requester.vhd(378): object "xhdl_calc_4kbnd_dt_fifo_dw" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altpcierd_write_dma_requester.vhd(393): object "tx_start_addr" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altpcierd_write_dma_requester.vhd(404): object "xhdl10" assigned a value but never read
Info: Elaborating entity "add_sub_write_req" for hierarchy "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|add_sub_write_req:addr64_add"
Info: Elaborating entity "lpm_add_sub" for hierarchy "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|add_sub_write_req:addr64_add|lpm_add_sub:lpm_add_sub_component"
Info: Elaborated megafunction instantiation "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|add_sub_write_req:addr64_add|lpm_add_sub:lpm_add_sub_component"
Info: Instantiated megafunction "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|add_sub_write_req:addr64_add|lpm_add_sub:lpm_add_sub_component" with the following parameter:
    Info: Parameter "lpm_direction" = "ADD"
    Info: Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO"
    Info: Parameter "lpm_pipeline" = "2"
    Info: Parameter "lpm_representation" = "UNSIGNED"
    Info: Parameter "lpm_type" = "LPM_ADD_SUB"
    Info: Parameter "lpm_width" = "64"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_nvj.tdf
    Info: Found entity 1: add_sub_nvj
Info: Elaborating entity "add_sub_nvj" for hierarchy "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|add_sub_write_req:addr64_add|lpm_add_sub:lpm_add_sub_component|add_sub_nvj:auto_generated"
Info: Elaborating entity "scfifo" for hierarchy "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|scfifo:write_scfifo"
Info: Elaborated megafunction instantiation "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|scfifo:write_scfifo"
Info: Instantiated megafunction "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|scfifo:write_scfifo" with the following parameter:
    Info: Parameter "add_ram_output_register" = "ON"
    Info: Parameter "allow_rwcycle_when_full" = "OFF"
    Info: Parameter "almost_empty_value" = "0"
    Info: Parameter "almost_full_value" = "0"
    Info: Parameter "intended_device_family" = "Stratix II GX"
    Info: Parameter "lpm_numwords" = "32"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "lpm_width" = "64"
    Info: Parameter "lpm_widthu" = "5"
    Info: Parameter "overflow_checking" = "OFF"
    Info: Parameter "underflow_checking" = "OFF"
    Info: Parameter "use_eab" = "ON"
    Info: Parameter "lpm_hint" = "UNUSED"
    Info: Parameter "lpm_type" = "scfifo"
Info: Found 1 design units, including 1 entities, in source file db/scfifo_7ab1.tdf
    Info: Found entity 1: scfifo_7ab1
Info: Elaborating entity "scfifo_7ab1" for hierarchy "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|scfifo:write_scfifo|scfifo_7ab1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_i741.tdf
    Info: Found entity 1: a_dpfifo_i741
Info: Elaborating entity "a_dpfifo_i741" for hierarchy "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|scfifo:write_scfifo|scfifo_7ab1:auto_generated|a_dpfifo_i741:dpfifo"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_l2e1.tdf
    Info: Found entity 1: altsyncram_l2e1
Info: Elaborating entity "altsyncram_l2e1" for hierarchy "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|scfifo:write_scfifo|scfifo_7ab1:auto_generated|a_dpfifo_i741:dpfifo|altsyncram_l2e1:FIFOram"
Info: Elaborating entity "altsyncram" for hierarchy "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altsyncram:ep_dpram"
Info: Elaborated megafunction instantiation "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altsyncram:ep_dpram"
Info: Instantiated megafunction "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altsyncram:ep_dpram" with the following parameter:
    Info: Parameter "address_aclr_a" = "UNUSED"
    Info: Parameter "address_aclr_b" = "NONE"
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "byte_size" = "8"
    Info: Parameter "byteena_aclr_a" = "UNUSED"
    Info: Parameter "byteena_aclr_b" = "NONE"
    Info: Parameter "byteena_reg_b" = "CLOCK0"
    Info: Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info: Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info: Parameter "clock_enable_input_a" = "NORMAL"
    Info: Parameter "clock_enable_input_b" = "NORMAL"
    Info: Parameter "clock_enable_output_a" = "NORMAL"
    Info: Parameter "clock_enable_output_b" = "NORMAL"
    Info: Parameter "intended_device_family" = "Stratix II"
    Info: Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info: Parameter "enable_ecc" = "FALSE"
    Info: Parameter "implement_in_les" = "OFF"
    Info: Parameter "indata_aclr_a" = "UNUSED"
    Info: Parameter "indata_aclr_b" = "NONE"
    Info: Parameter "indata_reg_b" = "CLOCK0"
    Info: Parameter "init_file" = "UNUSED"
    Info: Parameter "init_file_layout" = "PORT_A"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "4096"
    Info: Parameter "numwords_b" = "4096"
    Info: Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "outdata_reg_a" = "CLOCK0"
    Info: Parameter "outdata_reg_b" = "CLOCK0"
    Info: Parameter "power_up_uninitialized" = "FALSE"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_aclr_b" = "NONE"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info: Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info: Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info: Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info: Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info: Parameter "width_a" = "64"
    Info: Parameter "width_b" = "64"
    Info: Parameter "width_byteena_a" = "8"
    Info: Parameter "width_byteena_b" = "8"
    Info: Parameter "width_eccstatus" = "3"
    Info: Parameter "widthad_a" = "12"
    Info: Parameter "widthad_b" = "12"
    Info: Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info: Parameter "wrcontrol_aclr_b" = "NONE"
    Info: Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
    Info: Parameter "lpm_hint" = "UNUSED"
    Info: Parameter "lpm_type" = "altsyncram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_dar3.tdf
    Info: Found entity 1: altsyncram_dar3
Info: Elaborating entity "altsyncram_dar3" for hierarchy "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altsyncram:ep_dpram|altsyncram_dar3:auto_generated"
Info: Elaborating entity "altpcierd_dma_dt" for hierarchy "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read"
Warning (10036): Verilog HDL or VHDL warning at altpcierd_dma_dt.vhd(637): object "dt_fifo_q_4K_bound" assigned a value but never read
Warning (10541): VHDL Signal Declaration warning at altpcierd_dma_dt.vhd(665): used implicit default value for signal "read_address_xhdl8" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info: Elaborating entity "altpcierd_dma_prg_reg" for hierarchy "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_prg_reg:dma_prg"
Warning (10036): Verilog HDL or VHDL warning at altpcierd_dma_prg_reg.vhd(175): object "prg_reg_DW1_is_zero" assigned a value but never read
Info: Elaborating entity "altpcierd_dma_descriptor" for hierarchy "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor"
Warning (10036): Verilog HDL or VHDL warning at altpcierd_dma_descriptor.vhd(197): object "xhdl_zero_qqword" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altpcierd_dma_descriptor.vhd(198): object "xhdl_one_byte" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altpcierd_dma_descriptor.vhd(199): object "xhdl_one_word" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altpcierd_dma_descriptor.vhd(200): object "xhdl_one_dword" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altpcierd_dma_descriptor.vhd(201): object "xhdl_one_qword" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altpcierd_dma_descriptor.vhd(202): object "xhdl_one_dqword" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altpcierd_dma_descriptor.vhd(204): object "xhdl_other_one" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altpcierd_dma_descriptor.vhd(218): object "dt_fifo_full" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altpcierd_dma_descriptor.vhd(223): object "dt_fifo_data" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altpcierd_dma_descriptor.vhd(256): object "rx_ack_pipe" assigned a value but never read
Warning: Using design file altpcierd_read_dma_requester.vhd, which is not specified as a design file for the current project, but contains definitions for 6 design units and 3 entities in project
    Info: Found design unit 1: altpcierd_read_dma_requester-altpcie
    Info: Found design unit 2: add_sub_dmard64-SYN
    Info: Found design unit 3: add_sub_dmard64_cst-SYN
    Info: Found entity 1: altpcierd_read_dma_requester
    Info: Found entity 2: add_sub_dmard64
    Info: Found entity 3: add_sub_dmard64_cst
Info: Elaborating entity "altpcierd_read_dma_requester" for hierarchy "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester"
Warning (10036): Verilog HDL or VHDL warning at altpcierd_read_dma_requester.vhd(325): object "tx_mrd_cycle" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altpcierd_read_dma_requester.vhd(376): object "cdt_eplast_ena" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altpcierd_read_dma_requester.vhd(390): object "tx_32addr_eplast" assigned a value but never read
Warning (10541): VHDL Signal Declaration warning at altpcierd_read_dma_requester.vhd(397): used implicit default value for signal "tx_cred_non_posted_header_valid_x8" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at altpcierd_read_dma_requester.vhd(446): object "tag_fifo_full_first_descriptor" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altpcierd_read_dma_requester.vhd(447): object "tag_fifo_full_second_descriptor" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altpcierd_read_dma_requester.vhd(473): object "tagram_wren_b_reg_init" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altpcierd_read_dma_requester.vhd(506): object "rx_data_fifo_full" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altpcierd_read_dma_requester.vhd(528): object "zeros_32" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altpcierd_read_dma_requester.vhd(540): object "xhdl_one_byte" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altpcierd_read_dma_requester.vhd(541): object "xhdl_one_word" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altpcierd_read_dma_requester.vhd(542): object "xhdl_one_dword" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altpcierd_read_dma_requester.vhd(543): object "xhdl_one_qword" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altpcierd_read_dma_requester.vhd(544): object "xhdl_one_dqword" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altpcierd_read_dma_requester.vhd(549): object "xhdl_open_tagram_width" assigned a value but never read
Info: Elaborating entity "add_sub_dmard64" for hierarchy "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|add_sub_dmard64:addr64_add"
Info: Elaborating entity "add_sub_dmard64_cst" for hierarchy "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|add_sub_dmard64_cst:addr64_add_eplast"
Info: Elaborating entity "scfifo" for hierarchy "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:tag_scfifo_first_descriptor"
Info: Elaborated megafunction instantiation "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:tag_scfifo_first_descriptor"
Info: Instantiated megafunction "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:tag_scfifo_first_descriptor" with the following parameter:
    Info: Parameter "add_ram_output_register" = "ON"
    Info: Parameter "allow_rwcycle_when_full" = "OFF"
    Info: Parameter "almost_empty_value" = "0"
    Info: Parameter "almost_full_value" = "0"
    Info: Parameter "intended_device_family" = "Stratix II GX"
    Info: Parameter "lpm_numwords" = "30"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "lpm_width" = "5"
    Info: Parameter "lpm_widthu" = "5"
    Info: Parameter "overflow_checking" = "ON"
    Info: Parameter "underflow_checking" = "ON"
    Info: Parameter "use_eab" = "ON"
    Info: Parameter "lpm_hint" = "UNUSED"
    Info: Parameter "lpm_type" = "scfifo"
Info: Found 1 design units, including 1 entities, in source file db/scfifo_p1a1.tdf
    Info: Found entity 1: scfifo_p1a1
Info: Elaborating entity "scfifo_p1a1" for hierarchy "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:tag_scfifo_first_descriptor|scfifo_p1a1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_4v21.tdf
    Info: Found entity 1: a_dpfifo_4v21
Info: Elaborating entity "a_dpfifo_4v21" for hierarchy "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:tag_scfifo_first_descriptor|scfifo_p1a1:auto_generated|a_dpfifo_4v21:dpfifo"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_bvd1.tdf
    Info: Found entity 1: altsyncram_bvd1
Info: Elaborating entity "altsyncram_bvd1" for hierarchy "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:tag_scfifo_first_descriptor|scfifo_p1a1:auto_generated|a_dpfifo_4v21:dpfifo|altsyncram_bvd1:FIFOram"
Info: Elaborating entity "cmpr_c09" for hierarchy "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:tag_scfifo_first_descriptor|scfifo_p1a1:auto_generated|a_dpfifo_4v21:dpfifo|cmpr_c09:almost_full_comparer"
Warning: Device family Cyclone IV GX does not have M4K blocks -- using available memory blocks
Info: Elaborating entity "scfifo" for hierarchy "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:tag_scfifo_second_descriptor"
Info: Elaborated megafunction instantiation "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:tag_scfifo_second_descriptor"
Info: Instantiated megafunction "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:tag_scfifo_second_descriptor" with the following parameter:
    Info: Parameter "add_ram_output_register" = "ON"
    Info: Parameter "allow_rwcycle_when_full" = "OFF"
    Info: Parameter "almost_empty_value" = "0"
    Info: Parameter "almost_full_value" = "0"
    Info: Parameter "intended_device_family" = "Stratix II GX"
    Info: Parameter "lpm_numwords" = "30"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "lpm_width" = "5"
    Info: Parameter "lpm_widthu" = "5"
    Info: Parameter "overflow_checking" = "ON"
    Info: Parameter "underflow_checking" = "ON"
    Info: Parameter "use_eab" = "ON"
    Info: Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M4K"
    Info: Parameter "lpm_type" = "scfifo"
Warning: Assertion warning: Device family Cyclone IV GX does not have M4K blocks -- using available memory blocks
Info: Found 1 design units, including 1 entities, in source file db/scfifo_1me1.tdf
    Info: Found entity 1: scfifo_1me1
Info: Elaborating entity "scfifo_1me1" for hierarchy "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:tag_scfifo_second_descriptor|scfifo_1me1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_cj71.tdf
    Info: Found entity 1: a_dpfifo_cj71
Info: Elaborating entity "a_dpfifo_cj71" for hierarchy "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:tag_scfifo_second_descriptor|scfifo_1me1:auto_generated|a_dpfifo_cj71:dpfifo"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_3rf1.tdf
    Info: Found entity 1: altsyncram_3rf1
Info: Elaborating entity "altsyncram_3rf1" for hierarchy "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:tag_scfifo_second_descriptor|scfifo_1me1:auto_generated|a_dpfifo_cj71:dpfifo|altsyncram_3rf1:FIFOram"
Info: Elaborating entity "altsyncram" for hierarchy "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|altsyncram:tag_dpram"
Info: Elaborated megafunction instantiation "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|altsyncram:tag_dpram"
Info: Instantiated megafunction "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|altsyncram:tag_dpram" with the following parameter:
    Info: Parameter "address_aclr_a" = "UNUSED"
    Info: Parameter "address_aclr_b" = "NONE"
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "byte_size" = "8"
    Info: Parameter "byteena_aclr_a" = "UNUSED"
    Info: Parameter "byteena_aclr_b" = "NONE"
    Info: Parameter "byteena_reg_b" = "CLOCK1"
    Info: Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info: Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info: Parameter "clock_enable_input_a" = "NORMAL"
    Info: Parameter "clock_enable_input_b" = "NORMAL"
    Info: Parameter "clock_enable_output_a" = "NORMAL"
    Info: Parameter "clock_enable_output_b" = "NORMAL"
    Info: Parameter "intended_device_family" = "Stratix II"
    Info: Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info: Parameter "enable_ecc" = "FALSE"
    Info: Parameter "implement_in_les" = "OFF"
    Info: Parameter "indata_aclr_a" = "UNUSED"
    Info: Parameter "indata_aclr_b" = "NONE"
    Info: Parameter "indata_reg_b" = "CLOCK0"
    Info: Parameter "init_file" = "UNUSED"
    Info: Parameter "init_file_layout" = "PORT_A"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "32"
    Info: Parameter "numwords_b" = "32"
    Info: Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "outdata_reg_a" = "CLOCK0"
    Info: Parameter "outdata_reg_b" = "CLOCK0"
    Info: Parameter "power_up_uninitialized" = "FALSE"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_aclr_b" = "NONE"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info: Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info: Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info: Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info: Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info: Parameter "width_a" = "25"
    Info: Parameter "width_b" = "25"
    Info: Parameter "width_byteena_a" = "1"
    Info: Parameter "width_byteena_b" = "1"
    Info: Parameter "width_eccstatus" = "3"
    Info: Parameter "widthad_a" = "5"
    Info: Parameter "widthad_b" = "5"
    Info: Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info: Parameter "wrcontrol_aclr_b" = "NONE"
    Info: Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
    Info: Parameter "lpm_hint" = "UNUSED"
    Info: Parameter "lpm_type" = "altsyncram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_44p3.tdf
    Info: Found entity 1: altsyncram_44p3
Info: Elaborating entity "altsyncram_44p3" for hierarchy "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|altsyncram:tag_dpram|altsyncram_44p3:auto_generated"
Info: Elaborating entity "scfifo" for hierarchy "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:rx_data_fifo"
Info: Elaborated megafunction instantiation "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:rx_data_fifo"
Info: Instantiated megafunction "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:rx_data_fifo" with the following parameter:
    Info: Parameter "add_ram_output_register" = "ON"
    Info: Parameter "allow_rwcycle_when_full" = "OFF"
    Info: Parameter "almost_empty_value" = "0"
    Info: Parameter "almost_full_value" = "0"
    Info: Parameter "intended_device_family" = "Stratix II GX"
    Info: Parameter "lpm_numwords" = "16"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "lpm_width" = "90"
    Info: Parameter "lpm_widthu" = "4"
    Info: Parameter "overflow_checking" = "ON"
    Info: Parameter "underflow_checking" = "ON"
    Info: Parameter "use_eab" = "ON"
    Info: Parameter "lpm_hint" = "UNUSED"
    Info: Parameter "lpm_type" = "scfifo"
Info: Found 1 design units, including 1 entities, in source file db/scfifo_ola1.tdf
    Info: Found entity 1: scfifo_ola1
Info: Elaborating entity "scfifo_ola1" for hierarchy "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:rx_data_fifo|scfifo_ola1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_3j31.tdf
    Info: Found entity 1: a_dpfifo_3j31
Info: Elaborating entity "a_dpfifo_3j31" for hierarchy "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:rx_data_fifo|scfifo_ola1:auto_generated|a_dpfifo_3j31:dpfifo"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_m2e1.tdf
    Info: Found entity 1: altsyncram_m2e1
Info: Elaborating entity "altsyncram_m2e1" for hierarchy "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:rx_data_fifo|scfifo_ola1:auto_generated|a_dpfifo_3j31:dpfifo|altsyncram_m2e1:FIFOram"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_b09.tdf
    Info: Found entity 1: cmpr_b09
Info: Elaborating entity "cmpr_b09" for hierarchy "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:rx_data_fifo|scfifo_ola1:auto_generated|a_dpfifo_3j31:dpfifo|cmpr_b09:almost_full_comparer"
Info: Elaborating entity "cmpr_b09" for hierarchy "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:rx_data_fifo|scfifo_ola1:auto_generated|a_dpfifo_3j31:dpfifo|cmpr_b09:two_comparison"
Info: Found 1 design units, including 1 entities, in source file db/cntr_mdb.tdf
    Info: Found entity 1: cntr_mdb
Info: Elaborating entity "cntr_mdb" for hierarchy "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:rx_data_fifo|scfifo_ola1:auto_generated|a_dpfifo_3j31:dpfifo|cntr_mdb:rd_ptr_msb"
Info: Found 1 design units, including 1 entities, in source file db/cntr_3e7.tdf
    Info: Found entity 1: cntr_3e7
Info: Elaborating entity "cntr_3e7" for hierarchy "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|scfifo:rx_data_fifo|scfifo_ola1:auto_generated|a_dpfifo_3j31:dpfifo|cntr_3e7:usedw_counter"
Warning: Using design file altpcierd_rc_slave.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: altpcierd_rc_slave-trans
    Info: Found entity 1: altpcierd_rc_slave
Info: Elaborating entity "altpcierd_rc_slave" for hierarchy "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave"
Warning: Using design file altpcierd_rxtx_downstream_intf.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: altpcierd_rxtx_downstream_intf-trans
    Info: Found entity 1: altpcierd_rxtx_downstream_intf
Info: Elaborating entity "altpcierd_rxtx_downstream_intf" for hierarchy "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf"
Warning (10036): Verilog HDL or VHDL warning at altpcierd_rxtx_downstream_intf.vhd(176): object "tx_desc_lbe" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altpcierd_rxtx_downstream_intf.vhd(188): object "start_tx" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altpcierd_rxtx_downstream_intf.vhd(324): object "zeros_64" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altpcierd_rxtx_downstream_intf.vhd(325): object "zeros_128" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altpcierd_rxtx_downstream_intf.vhd(326): object "zeros_8" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altpcierd_rxtx_downstream_intf.vhd(327): object "zeros_16" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altpcierd_rxtx_downstream_intf.vhd(329): object "open_almost_empty" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altpcierd_rxtx_downstream_intf.vhd(330): object "open_full" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altpcierd_rxtx_downstream_intf.vhd(332): object "open_usedw" assigned a value but never read
Info: Elaborating entity "scfifo" for hierarchy "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo"
Info: Elaborated megafunction instantiation "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo"
Info: Instantiated megafunction "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo" with the following parameter:
    Info: Parameter "add_ram_output_register" = "ON"
    Info: Parameter "allow_rwcycle_when_full" = "OFF"
    Info: Parameter "almost_empty_value" = "0"
    Info: Parameter "almost_full_value" = "10"
    Info: Parameter "intended_device_family" = "Stratix II GX"
    Info: Parameter "lpm_numwords" = "16"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "lpm_width" = "64"
    Info: Parameter "lpm_widthu" = "4"
    Info: Parameter "overflow_checking" = "OFF"
    Info: Parameter "underflow_checking" = "OFF"
    Info: Parameter "use_eab" = "ON"
    Info: Parameter "lpm_hint" = "UNUSED"
    Info: Parameter "lpm_type" = "scfifo"
Info: Found 1 design units, including 1 entities, in source file db/scfifo_cbc1.tdf
    Info: Found entity 1: scfifo_cbc1
Info: Elaborating entity "scfifo_cbc1" for hierarchy "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo|scfifo_cbc1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_2741.tdf
    Info: Found entity 1: a_dpfifo_2741
Info: Elaborating entity "a_dpfifo_2741" for hierarchy "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo|scfifo_cbc1:auto_generated|a_dpfifo_2741:dpfifo"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_n2e1.tdf
    Info: Found entity 1: altsyncram_n2e1
Info: Elaborating entity "altsyncram_n2e1" for hierarchy "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo|scfifo_cbc1:auto_generated|a_dpfifo_2741:dpfifo|altsyncram_n2e1:FIFOram"
Info: Found 1 design units, including 1 entities, in source file db/cntr_orb.tdf
    Info: Found entity 1: cntr_orb
Info: Elaborating entity "cntr_orb" for hierarchy "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo|scfifo_cbc1:auto_generated|a_dpfifo_2741:dpfifo|cntr_orb:rd_ptr_msb"
Info: Found 1 design units, including 1 entities, in source file db/cntr_5s7.tdf
    Info: Found entity 1: cntr_5s7
Info: Elaborating entity "cntr_5s7" for hierarchy "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo|scfifo_cbc1:auto_generated|a_dpfifo_2741:dpfifo|cntr_5s7:usedw_counter"
Info: Found 1 design units, including 1 entities, in source file db/cntr_prb.tdf
    Info: Found entity 1: cntr_prb
Info: Elaborating entity "cntr_prb" for hierarchy "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|scfifo:tx_data_fifo|scfifo_cbc1:auto_generated|a_dpfifo_2741:dpfifo|cntr_prb:wr_ptr"
Warning: Using design file altpcierd_reg_access.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: altpcierd_reg_access-trans
    Info: Found entity 1: altpcierd_reg_access
Info: Elaborating entity "altpcierd_reg_access" for hierarchy "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_reg_access:altpcierd_reg_access_1"
Warning (10036): Verilog HDL or VHDL warning at altpcierd_reg_access.vhd(135): object "sel_ep_reg_reg" assigned a value but never read
Info: Elaborating entity "altpcierd_rxtx_pipe" for hierarchy "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rxtx_pipe:rxtx_pipe"
Warning: Synthesized away the following node(s):
    Warning: Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|altsyncram:tag_dpram|altsyncram_44p3:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|altsyncram:tag_dpram|altsyncram_44p3:auto_generated|q_a[1]"
Warning: Synthesized away the following node(s):
    Warning: Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_2ma1:auto_generated|a_dpfifo_dj31:dpfifo|altsyncram_93e1:FIFOram|q_b[18]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_2ma1:auto_generated|a_dpfifo_dj31:dpfifo|altsyncram_93e1:FIFOram|q_b[19]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_2ma1:auto_generated|a_dpfifo_dj31:dpfifo|altsyncram_93e1:FIFOram|q_b[20]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_2ma1:auto_generated|a_dpfifo_dj31:dpfifo|altsyncram_93e1:FIFOram|q_b[21]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_2ma1:auto_generated|a_dpfifo_dj31:dpfifo|altsyncram_93e1:FIFOram|q_b[22]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_2ma1:auto_generated|a_dpfifo_dj31:dpfifo|altsyncram_93e1:FIFOram|q_b[23]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_2ma1:auto_generated|a_dpfifo_dj31:dpfifo|altsyncram_93e1:FIFOram|q_b[24]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_2ma1:auto_generated|a_dpfifo_dj31:dpfifo|altsyncram_93e1:FIFOram|q_b[25]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_2ma1:auto_generated|a_dpfifo_dj31:dpfifo|altsyncram_93e1:FIFOram|q_b[26]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_2ma1:auto_generated|a_dpfifo_dj31:dpfifo|altsyncram_93e1:FIFOram|q_b[27]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_2ma1:auto_generated|a_dpfifo_dj31:dpfifo|altsyncram_93e1:FIFOram|q_b[28]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_2ma1:auto_generated|a_dpfifo_dj31:dpfifo|altsyncram_93e1:FIFOram|q_b[29]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_2ma1:auto_generated|a_dpfifo_dj31:dpfifo|altsyncram_93e1:FIFOram|q_b[30]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_2ma1:auto_generated|a_dpfifo_dj31:dpfifo|altsyncram_93e1:FIFOram|q_b[31]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_2ma1:auto_generated|a_dpfifo_dj31:dpfifo|altsyncram_93e1:FIFOram|q_b[64]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_2ma1:auto_generated|a_dpfifo_dj31:dpfifo|altsyncram_93e1:FIFOram|q_b[65]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_2ma1:auto_generated|a_dpfifo_dj31:dpfifo|altsyncram_93e1:FIFOram|q_b[66]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_2ma1:auto_generated|a_dpfifo_dj31:dpfifo|altsyncram_93e1:FIFOram|q_b[67]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_2ma1:auto_generated|a_dpfifo_dj31:dpfifo|altsyncram_93e1:FIFOram|q_b[68]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_2ma1:auto_generated|a_dpfifo_dj31:dpfifo|altsyncram_93e1:FIFOram|q_b[69]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_2ma1:auto_generated|a_dpfifo_dj31:dpfifo|altsyncram_93e1:FIFOram|q_b[70]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_2ma1:auto_generated|a_dpfifo_dj31:dpfifo|altsyncram_93e1:FIFOram|q_b[71]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_2ma1:auto_generated|a_dpfifo_dj31:dpfifo|altsyncram_93e1:FIFOram|q_b[72]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_2ma1:auto_generated|a_dpfifo_dj31:dpfifo|altsyncram_93e1:FIFOram|q_b[73]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_2ma1:auto_generated|a_dpfifo_dj31:dpfifo|altsyncram_93e1:FIFOram|q_b[74]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_2ma1:auto_generated|a_dpfifo_dj31:dpfifo|altsyncram_93e1:FIFOram|q_b[75]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_2ma1:auto_generated|a_dpfifo_dj31:dpfifo|altsyncram_93e1:FIFOram|q_b[76]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_2ma1:auto_generated|a_dpfifo_dj31:dpfifo|altsyncram_93e1:FIFOram|q_b[18]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_2ma1:auto_generated|a_dpfifo_dj31:dpfifo|altsyncram_93e1:FIFOram|q_b[19]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_2ma1:auto_generated|a_dpfifo_dj31:dpfifo|altsyncram_93e1:FIFOram|q_b[20]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_2ma1:auto_generated|a_dpfifo_dj31:dpfifo|altsyncram_93e1:FIFOram|q_b[21]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_2ma1:auto_generated|a_dpfifo_dj31:dpfifo|altsyncram_93e1:FIFOram|q_b[22]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_2ma1:auto_generated|a_dpfifo_dj31:dpfifo|altsyncram_93e1:FIFOram|q_b[23]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_2ma1:auto_generated|a_dpfifo_dj31:dpfifo|altsyncram_93e1:FIFOram|q_b[24]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_2ma1:auto_generated|a_dpfifo_dj31:dpfifo|altsyncram_93e1:FIFOram|q_b[25]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_2ma1:auto_generated|a_dpfifo_dj31:dpfifo|altsyncram_93e1:FIFOram|q_b[26]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_2ma1:auto_generated|a_dpfifo_dj31:dpfifo|altsyncram_93e1:FIFOram|q_b[27]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_2ma1:auto_generated|a_dpfifo_dj31:dpfifo|altsyncram_93e1:FIFOram|q_b[28]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_2ma1:auto_generated|a_dpfifo_dj31:dpfifo|altsyncram_93e1:FIFOram|q_b[29]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_2ma1:auto_generated|a_dpfifo_dj31:dpfifo|altsyncram_93e1:FIFOram|q_b[30]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_dma_descriptor:descriptor|scfifo:dt_scfifo|scfifo_2ma1:auto_generated|a_dpfifo_dj31:dpfifo|altsyncram_93e1:FIFOram|q_b[31]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|altsyncram_56e1:FIFOram|q_b[0]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|altsyncram_56e1:FIFOram|q_b[1]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|altsyncram_56e1:FIFOram|q_b[2]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|altsyncram_56e1:FIFOram|q_b[3]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|altsyncram_56e1:FIFOram|q_b[4]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|altsyncram_56e1:FIFOram|q_b[5]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|altsyncram_56e1:FIFOram|q_b[6]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|altsyncram_56e1:FIFOram|q_b[7]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|altsyncram_56e1:FIFOram|q_b[8]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|altsyncram_56e1:FIFOram|q_b[9]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|altsyncram_56e1:FIFOram|q_b[10]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|altsyncram_56e1:FIFOram|q_b[11]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|altsyncram_56e1:FIFOram|q_b[12]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|altsyncram_56e1:FIFOram|q_b[13]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|altsyncram_56e1:FIFOram|q_b[14]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|altsyncram_56e1:FIFOram|q_b[15]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|altsyncram_56e1:FIFOram|q_b[16]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|altsyncram_56e1:FIFOram|q_b[17]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|altsyncram_56e1:FIFOram|q_b[18]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|altsyncram_56e1:FIFOram|q_b[19]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|altsyncram_56e1:FIFOram|q_b[20]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|altsyncram_56e1:FIFOram|q_b[21]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|altsyncram_56e1:FIFOram|q_b[22]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|altsyncram_56e1:FIFOram|q_b[23]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|altsyncram_56e1:FIFOram|q_b[24]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|altsyncram_56e1:FIFOram|q_b[25]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|altsyncram_56e1:FIFOram|q_b[26]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|altsyncram_56e1:FIFOram|q_b[27]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|altsyncram_56e1:FIFOram|q_b[28]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|altsyncram_56e1:FIFOram|q_b[29]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|altsyncram_56e1:FIFOram|q_b[30]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|altsyncram_56e1:FIFOram|q_b[31]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|altsyncram_56e1:FIFOram|q_b[32]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|altsyncram_56e1:FIFOram|q_b[33]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|altsyncram_56e1:FIFOram|q_b[34]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|altsyncram_56e1:FIFOram|q_b[35]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|altsyncram_56e1:FIFOram|q_b[36]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|altsyncram_56e1:FIFOram|q_b[37]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|altsyncram_56e1:FIFOram|q_b[38]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|altsyncram_56e1:FIFOram|q_b[39]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|altsyncram_56e1:FIFOram|q_b[40]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|altsyncram_56e1:FIFOram|q_b[41]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|altsyncram_56e1:FIFOram|q_b[42]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|altsyncram_56e1:FIFOram|q_b[43]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|altsyncram_56e1:FIFOram|q_b[44]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|altsyncram_56e1:FIFOram|q_b[45]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|altsyncram_56e1:FIFOram|q_b[46]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|altsyncram_56e1:FIFOram|q_b[47]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|altsyncram_56e1:FIFOram|q_b[48]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|altsyncram_56e1:FIFOram|q_b[49]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|altsyncram_56e1:FIFOram|q_b[50]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|altsyncram_56e1:FIFOram|q_b[51]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|altsyncram_56e1:FIFOram|q_b[52]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|altsyncram_56e1:FIFOram|q_b[53]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|altsyncram_56e1:FIFOram|q_b[54]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|altsyncram_56e1:FIFOram|q_b[55]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|altsyncram_56e1:FIFOram|q_b[56]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|altsyncram_56e1:FIFOram|q_b[57]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|altsyncram_56e1:FIFOram|q_b[58]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|altsyncram_56e1:FIFOram|q_b[59]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|altsyncram_56e1:FIFOram|q_b[60]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|altsyncram_56e1:FIFOram|q_b[61]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|altsyncram_56e1:FIFOram|q_b[62]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|altsyncram_56e1:FIFOram|q_b[63]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|altsyncram_56e1:FIFOram|q_b[135]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|altsyncram_56e1:FIFOram|q_b[136]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|altsyncram_56e1:FIFOram|q_b[137]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|altsyncram_56e1:FIFOram|q_b[140]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|altsyncram_56e1:FIFOram|q_b[141]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|altsyncram_56e1:FIFOram|q_b[142]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|altsyncram_56e1:FIFOram|q_b[143]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|altsyncram_56e1:FIFOram|q_b[144]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|altsyncram_56e1:FIFOram|q_b[145]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|altsyncram_56e1:FIFOram|q_b[146]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_rx_64:\xhdl10:altpcierd_cdma_ast_rx_i_64|scfifo:rx_data_fifo_128|scfifo_7vb1:auto_generated|a_dpfifo_rk31:dpfifo|altsyncram_56e1:FIFOram|q_b[147]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|scfifo:tx_data_fifo_128|scfifo_5na1:auto_generated|a_dpfifo_gk31:dpfifo|altsyncram_f5e1:FIFOram|q_b[0]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|scfifo:tx_data_fifo_128|scfifo_5na1:auto_generated|a_dpfifo_gk31:dpfifo|altsyncram_f5e1:FIFOram|q_b[1]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|scfifo:tx_data_fifo_128|scfifo_5na1:auto_generated|a_dpfifo_gk31:dpfifo|altsyncram_f5e1:FIFOram|q_b[2]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|scfifo:tx_data_fifo_128|scfifo_5na1:auto_generated|a_dpfifo_gk31:dpfifo|altsyncram_f5e1:FIFOram|q_b[3]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|scfifo:tx_data_fifo_128|scfifo_5na1:auto_generated|a_dpfifo_gk31:dpfifo|altsyncram_f5e1:FIFOram|q_b[4]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|scfifo:tx_data_fifo_128|scfifo_5na1:auto_generated|a_dpfifo_gk31:dpfifo|altsyncram_f5e1:FIFOram|q_b[5]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|scfifo:tx_data_fifo_128|scfifo_5na1:auto_generated|a_dpfifo_gk31:dpfifo|altsyncram_f5e1:FIFOram|q_b[6]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|scfifo:tx_data_fifo_128|scfifo_5na1:auto_generated|a_dpfifo_gk31:dpfifo|altsyncram_f5e1:FIFOram|q_b[7]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|scfifo:tx_data_fifo_128|scfifo_5na1:auto_generated|a_dpfifo_gk31:dpfifo|altsyncram_f5e1:FIFOram|q_b[8]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|scfifo:tx_data_fifo_128|scfifo_5na1:auto_generated|a_dpfifo_gk31:dpfifo|altsyncram_f5e1:FIFOram|q_b[9]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|scfifo:tx_data_fifo_128|scfifo_5na1:auto_generated|a_dpfifo_gk31:dpfifo|altsyncram_f5e1:FIFOram|q_b[10]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|scfifo:tx_data_fifo_128|scfifo_5na1:auto_generated|a_dpfifo_gk31:dpfifo|altsyncram_f5e1:FIFOram|q_b[11]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|scfifo:tx_data_fifo_128|scfifo_5na1:auto_generated|a_dpfifo_gk31:dpfifo|altsyncram_f5e1:FIFOram|q_b[12]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|scfifo:tx_data_fifo_128|scfifo_5na1:auto_generated|a_dpfifo_gk31:dpfifo|altsyncram_f5e1:FIFOram|q_b[13]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|scfifo:tx_data_fifo_128|scfifo_5na1:auto_generated|a_dpfifo_gk31:dpfifo|altsyncram_f5e1:FIFOram|q_b[14]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|scfifo:tx_data_fifo_128|scfifo_5na1:auto_generated|a_dpfifo_gk31:dpfifo|altsyncram_f5e1:FIFOram|q_b[15]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|scfifo:tx_data_fifo_128|scfifo_5na1:auto_generated|a_dpfifo_gk31:dpfifo|altsyncram_f5e1:FIFOram|q_b[16]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|scfifo:tx_data_fifo_128|scfifo_5na1:auto_generated|a_dpfifo_gk31:dpfifo|altsyncram_f5e1:FIFOram|q_b[17]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|scfifo:tx_data_fifo_128|scfifo_5na1:auto_generated|a_dpfifo_gk31:dpfifo|altsyncram_f5e1:FIFOram|q_b[18]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|scfifo:tx_data_fifo_128|scfifo_5na1:auto_generated|a_dpfifo_gk31:dpfifo|altsyncram_f5e1:FIFOram|q_b[19]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|scfifo:tx_data_fifo_128|scfifo_5na1:auto_generated|a_dpfifo_gk31:dpfifo|altsyncram_f5e1:FIFOram|q_b[20]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|scfifo:tx_data_fifo_128|scfifo_5na1:auto_generated|a_dpfifo_gk31:dpfifo|altsyncram_f5e1:FIFOram|q_b[21]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|scfifo:tx_data_fifo_128|scfifo_5na1:auto_generated|a_dpfifo_gk31:dpfifo|altsyncram_f5e1:FIFOram|q_b[22]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|scfifo:tx_data_fifo_128|scfifo_5na1:auto_generated|a_dpfifo_gk31:dpfifo|altsyncram_f5e1:FIFOram|q_b[23]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|scfifo:tx_data_fifo_128|scfifo_5na1:auto_generated|a_dpfifo_gk31:dpfifo|altsyncram_f5e1:FIFOram|q_b[24]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|scfifo:tx_data_fifo_128|scfifo_5na1:auto_generated|a_dpfifo_gk31:dpfifo|altsyncram_f5e1:FIFOram|q_b[25]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|scfifo:tx_data_fifo_128|scfifo_5na1:auto_generated|a_dpfifo_gk31:dpfifo|altsyncram_f5e1:FIFOram|q_b[26]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|scfifo:tx_data_fifo_128|scfifo_5na1:auto_generated|a_dpfifo_gk31:dpfifo|altsyncram_f5e1:FIFOram|q_b[27]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|scfifo:tx_data_fifo_128|scfifo_5na1:auto_generated|a_dpfifo_gk31:dpfifo|altsyncram_f5e1:FIFOram|q_b[28]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|scfifo:tx_data_fifo_128|scfifo_5na1:auto_generated|a_dpfifo_gk31:dpfifo|altsyncram_f5e1:FIFOram|q_b[29]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|scfifo:tx_data_fifo_128|scfifo_5na1:auto_generated|a_dpfifo_gk31:dpfifo|altsyncram_f5e1:FIFOram|q_b[30]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|scfifo:tx_data_fifo_128|scfifo_5na1:auto_generated|a_dpfifo_gk31:dpfifo|altsyncram_f5e1:FIFOram|q_b[31]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|scfifo:tx_data_fifo_128|scfifo_5na1:auto_generated|a_dpfifo_gk31:dpfifo|altsyncram_f5e1:FIFOram|q_b[32]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|scfifo:tx_data_fifo_128|scfifo_5na1:auto_generated|a_dpfifo_gk31:dpfifo|altsyncram_f5e1:FIFOram|q_b[33]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|scfifo:tx_data_fifo_128|scfifo_5na1:auto_generated|a_dpfifo_gk31:dpfifo|altsyncram_f5e1:FIFOram|q_b[34]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|scfifo:tx_data_fifo_128|scfifo_5na1:auto_generated|a_dpfifo_gk31:dpfifo|altsyncram_f5e1:FIFOram|q_b[35]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|scfifo:tx_data_fifo_128|scfifo_5na1:auto_generated|a_dpfifo_gk31:dpfifo|altsyncram_f5e1:FIFOram|q_b[36]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|scfifo:tx_data_fifo_128|scfifo_5na1:auto_generated|a_dpfifo_gk31:dpfifo|altsyncram_f5e1:FIFOram|q_b[37]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|scfifo:tx_data_fifo_128|scfifo_5na1:auto_generated|a_dpfifo_gk31:dpfifo|altsyncram_f5e1:FIFOram|q_b[38]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|scfifo:tx_data_fifo_128|scfifo_5na1:auto_generated|a_dpfifo_gk31:dpfifo|altsyncram_f5e1:FIFOram|q_b[39]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|scfifo:tx_data_fifo_128|scfifo_5na1:auto_generated|a_dpfifo_gk31:dpfifo|altsyncram_f5e1:FIFOram|q_b[40]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|scfifo:tx_data_fifo_128|scfifo_5na1:auto_generated|a_dpfifo_gk31:dpfifo|altsyncram_f5e1:FIFOram|q_b[41]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|scfifo:tx_data_fifo_128|scfifo_5na1:auto_generated|a_dpfifo_gk31:dpfifo|altsyncram_f5e1:FIFOram|q_b[42]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|scfifo:tx_data_fifo_128|scfifo_5na1:auto_generated|a_dpfifo_gk31:dpfifo|altsyncram_f5e1:FIFOram|q_b[43]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|scfifo:tx_data_fifo_128|scfifo_5na1:auto_generated|a_dpfifo_gk31:dpfifo|altsyncram_f5e1:FIFOram|q_b[44]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|scfifo:tx_data_fifo_128|scfifo_5na1:auto_generated|a_dpfifo_gk31:dpfifo|altsyncram_f5e1:FIFOram|q_b[45]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|scfifo:tx_data_fifo_128|scfifo_5na1:auto_generated|a_dpfifo_gk31:dpfifo|altsyncram_f5e1:FIFOram|q_b[46]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|scfifo:tx_data_fifo_128|scfifo_5na1:auto_generated|a_dpfifo_gk31:dpfifo|altsyncram_f5e1:FIFOram|q_b[47]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|scfifo:tx_data_fifo_128|scfifo_5na1:auto_generated|a_dpfifo_gk31:dpfifo|altsyncram_f5e1:FIFOram|q_b[48]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|scfifo:tx_data_fifo_128|scfifo_5na1:auto_generated|a_dpfifo_gk31:dpfifo|altsyncram_f5e1:FIFOram|q_b[49]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|scfifo:tx_data_fifo_128|scfifo_5na1:auto_generated|a_dpfifo_gk31:dpfifo|altsyncram_f5e1:FIFOram|q_b[50]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|scfifo:tx_data_fifo_128|scfifo_5na1:auto_generated|a_dpfifo_gk31:dpfifo|altsyncram_f5e1:FIFOram|q_b[51]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|scfifo:tx_data_fifo_128|scfifo_5na1:auto_generated|a_dpfifo_gk31:dpfifo|altsyncram_f5e1:FIFOram|q_b[52]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|scfifo:tx_data_fifo_128|scfifo_5na1:auto_generated|a_dpfifo_gk31:dpfifo|altsyncram_f5e1:FIFOram|q_b[53]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|scfifo:tx_data_fifo_128|scfifo_5na1:auto_generated|a_dpfifo_gk31:dpfifo|altsyncram_f5e1:FIFOram|q_b[54]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|scfifo:tx_data_fifo_128|scfifo_5na1:auto_generated|a_dpfifo_gk31:dpfifo|altsyncram_f5e1:FIFOram|q_b[55]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|scfifo:tx_data_fifo_128|scfifo_5na1:auto_generated|a_dpfifo_gk31:dpfifo|altsyncram_f5e1:FIFOram|q_b[56]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|scfifo:tx_data_fifo_128|scfifo_5na1:auto_generated|a_dpfifo_gk31:dpfifo|altsyncram_f5e1:FIFOram|q_b[57]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|scfifo:tx_data_fifo_128|scfifo_5na1:auto_generated|a_dpfifo_gk31:dpfifo|altsyncram_f5e1:FIFOram|q_b[58]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|scfifo:tx_data_fifo_128|scfifo_5na1:auto_generated|a_dpfifo_gk31:dpfifo|altsyncram_f5e1:FIFOram|q_b[59]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|scfifo:tx_data_fifo_128|scfifo_5na1:auto_generated|a_dpfifo_gk31:dpfifo|altsyncram_f5e1:FIFOram|q_b[60]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|scfifo:tx_data_fifo_128|scfifo_5na1:auto_generated|a_dpfifo_gk31:dpfifo|altsyncram_f5e1:FIFOram|q_b[61]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|scfifo:tx_data_fifo_128|scfifo_5na1:auto_generated|a_dpfifo_gk31:dpfifo|altsyncram_f5e1:FIFOram|q_b[62]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|scfifo:tx_data_fifo_128|scfifo_5na1:auto_generated|a_dpfifo_gk31:dpfifo|altsyncram_f5e1:FIFOram|q_b[63]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|scfifo:tx_data_fifo_128|scfifo_5na1:auto_generated|a_dpfifo_gk31:dpfifo|altsyncram_f5e1:FIFOram|q_b[129]"
        Warning (14320): Synthesized away node "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|scfifo:tx_data_fifo_128|scfifo_5na1:auto_generated|a_dpfifo_gk31:dpfifo|altsyncram_f5e1:FIFOram|q_b[130]"
Warning: Flipped 1 bits in user-encoded state machine |pcie_core_example_chaining_top|pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|serdes_rst_state
Info: Inferred 1 megafunctions from design logic
    Info: Inferred altshift_taps megafunction from the following design logic: "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|reg_wr_addr[3]~0"
        Info: Parameter NUMBER_OF_TAPS set to 1
        Info: Parameter TAP_DISTANCE set to 4
        Info: Parameter WIDTH set to 34
Info: Elaborated megafunction instantiation "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|altshift_taps:reg_wr_addr_rtl_0"
Info: Instantiated megafunction "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_rc_slave:rc_slave|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf|altshift_taps:reg_wr_addr_rtl_0" with the following parameter:
    Info: Parameter "NUMBER_OF_TAPS" = "1"
    Info: Parameter "TAP_DISTANCE" = "4"
    Info: Parameter "WIDTH" = "34"
Info: Found 1 design units, including 1 entities, in source file db/shift_taps_9om.tdf
    Info: Found entity 1: shift_taps_9om
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_m5b1.tdf
    Info: Found entity 1: altsyncram_m5b1
Info: Found 1 design units, including 1 entities, in source file db/cntr_usf.tdf
    Info: Found entity 1: cntr_usf
Info: Found 1 design units, including 1 entities, in source file db/cntr_lch.tdf
    Info: Found entity 1: cntr_lch
Warning: 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info: Timing-Driven Synthesis is running
Info: 340 registers lost all their fanouts during netlist optimizations. The first 340 are displayed below.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[32]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[32]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[33]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[33]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[34]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[34]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[35]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[35]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[36]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[36]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[37]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[37]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[38]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[38]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[39]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[39]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[40]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[40]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[41]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[41]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[42]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[42]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[43]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[43]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[44]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[44]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[45]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[45]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[46]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[46]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[47]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[47]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[48]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[48]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[49]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[49]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[50]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[50]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[51]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[51]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[52]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[52]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[53]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[53]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[54]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[54]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[55]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[55]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[56]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[56]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[57]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[57]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[58]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[58]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[59]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[59]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[60]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[60]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[61]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[61]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[62]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[62]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[63]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[63]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[0]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[0]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[1]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[1]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[2]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[2]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[3]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[3]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[4]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[4]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[5]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[5]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[6]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[6]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[7]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[7]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[8]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[8]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[9]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[9]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[10]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[10]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[11]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[11]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[12]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[12]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[13]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[13]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[14]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[14]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[15]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[15]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[16]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[16]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[17]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[17]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[18]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[18]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[19]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[19]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[20]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[20]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[21]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[21]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[22]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[22]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[23]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[23]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[24]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[24]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[25]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[25]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[26]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[26]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[27]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[27]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[28]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[28]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[29]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[29]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[30]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[30]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[31]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[31]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_0_reg[71]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_0_reg2[71]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[72]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[72]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[73]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[73]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[78]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[78]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[79]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[79]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[80]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[80]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[81]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[81]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[74]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[74]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[75]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[75]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[76]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[76]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg[77]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|rx_stream_data0_1_reg2[77]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|txfifo_d[0]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|txfifo_d[1]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|txfifo_d[2]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|txfifo_d[3]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|txfifo_d[4]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|txfifo_d[5]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|txfifo_d[6]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|txfifo_d[7]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|txfifo_d[8]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|txfifo_d[9]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|txfifo_d[10]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|txfifo_d[11]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|txfifo_d[12]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|txfifo_d[13]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|txfifo_d[14]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|txfifo_d[15]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|txfifo_d[16]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|txfifo_d[17]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|txfifo_d[18]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|txfifo_d[19]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|txfifo_d[20]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|txfifo_d[21]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|txfifo_d[22]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|txfifo_d[23]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|txfifo_d[24]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|txfifo_d[25]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|txfifo_d[26]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|txfifo_d[27]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|txfifo_d[28]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|txfifo_d[29]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|txfifo_d[30]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|txfifo_d[31]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|txfifo_d[32]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|txfifo_d[33]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|txfifo_d[34]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|txfifo_d[35]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|txfifo_d[36]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|txfifo_d[37]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|txfifo_d[38]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|txfifo_d[39]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|txfifo_d[40]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|txfifo_d[41]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|txfifo_d[42]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|txfifo_d[43]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|txfifo_d[44]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|txfifo_d[45]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|txfifo_d[46]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|txfifo_d[47]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|txfifo_d[48]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|txfifo_d[49]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|txfifo_d[50]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|txfifo_d[51]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|txfifo_d[52]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|txfifo_d[53]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|txfifo_d[54]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|txfifo_d[55]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|txfifo_d[56]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|txfifo_d[57]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|txfifo_d[58]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|txfifo_d[59]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|txfifo_d[60]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|txfifo_d[61]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|txfifo_d[62]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|txfifo_d[63]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|txfifo_d[129]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|tx_sop_1" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_ast_tx_64:\xhdl10:altpcierd_cdma_ast_tx_i_64|txfifo_d[130]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|avs_pcie_reconfig_readdatavalid" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|rx_pll_locked_sync_r[1]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|rx_pll_locked_sync_r[2]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|rx_pll_locked_sync_r[3]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|rx_pll_locked_sync_r[4]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|rx_pll_locked_sync_r[5]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|rx_pll_locked_sync_r[6]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|rx_pll_locked_sync_r[7]" lost all its fanouts during netlist optimizations.
    Info: Register "altpcierd_compliance_test:pcie_compliance_test_enable|req_compliance_soft_ctrl_r" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tagram_data_b[1]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tagram_data_b[0]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_desc_addr_4k_4dw[11]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_desc_addr_4k_4dw[0]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_desc_addr_4k_4dw[10]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_desc_addr_4k_4dw[9]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_desc_addr_4k_4dw[8]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_desc_addr_4k_4dw[7]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_desc_addr_4k_4dw[6]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_desc_addr_4k_4dw[5]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_desc_addr_4k_4dw[4]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_desc_addr_4k_4dw[3]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_desc_addr_4k_4dw[2]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|tx_desc_addr_4k_4dw[1]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|rx_signaldetect_r[0]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rr[0]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rrr[0]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|rx_signaldetect_r[1]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rr[1]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rrr[1]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|rx_signaldetect_r[2]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rr[2]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rrr[2]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|rx_signaldetect_r[3]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rr[3]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rrr[3]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|rx_signaldetect_r[4]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rr[4]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rrr[4]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|rx_signaldetect_r[5]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rr[5]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rrr[5]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|rx_signaldetect_r[6]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rr[6]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rrr[6]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|rx_signaldetect_r[7]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rr[7]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rrr[7]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|sd_state[0]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|rxanalogreset_r" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|rx_sd_strb0[7]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|rx_sd_strb0[6]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|rx_sd_strb0[5]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|rx_sd_strb0[4]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|rx_sd_strb0[3]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|rx_sd_strb0[2]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|rx_sd_strb0[1]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|rx_sd_strb0[0]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|rx_sd_strb1[7]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|rx_sd_strb1[6]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|rx_sd_strb1[5]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|rx_sd_strb1[4]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|rx_sd_strb1[3]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|rx_sd_strb1[2]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|rx_sd_strb1[1]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|rx_sd_strb1[0]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|rx_sd_idl_cnt[19]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|rx_sd_idl_cnt[18]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|rx_sd_idl_cnt[17]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|rx_sd_idl_cnt[16]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|rx_sd_idl_cnt[15]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|rx_sd_idl_cnt[14]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|rx_sd_idl_cnt[13]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|rx_sd_idl_cnt[12]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|rx_sd_idl_cnt[11]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|rx_sd_idl_cnt[10]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|rx_sd_idl_cnt[9]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|rx_sd_idl_cnt[8]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|rx_sd_idl_cnt[7]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|rx_sd_idl_cnt[6]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|rx_sd_idl_cnt[5]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|rx_sd_idl_cnt[4]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|rx_sd_idl_cnt[3]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|rx_sd_idl_cnt[2]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|rx_sd_idl_cnt[1]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|rx_sd_idl_cnt[0]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|altpcie_rs_serdes:rs_serdes|sd_state[1]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|calc_4kbnd_dt_fifo_byte[1]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|calc_4kbnd_dt_fifo_byte[0]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|calc_4kbnd_mrd_ack_byte[1]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|calc_4kbnd_mrd_ack_byte[0]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|calc_4kbnd_done_byte[1]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|calc_4kbnd_done_byte[0]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|cstate_last.DT_FIFO_4" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|cstate_last.DT_FIFO_RD_QW0_4" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|cstate_last.DT_FIFO_RD_QW1_4" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|cstate_last.TX_LENGTH_4" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|cstate_last.START_TX_4" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|cstate_last.MWR_REQ_4" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|cstate_last.MWR_DV_4" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|cstate_last.TX_DONE_WS_4" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|cstate_last.START_TX_UPD_DT_4" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_write|altpcierd_write_dma_requester:\xhdl23:write_requester|cstate_last.MWR_REQ_UPD_DT_4" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state~3" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state~4" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state~5" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state~8" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state~9" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state~10" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state~11" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|mdio_cycle~5" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|mdio_cycle~6" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate~4" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate~5" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate~6" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate~7" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.CHECK_ADDR_ST" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.CLEAR_WAITREQ_ST" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.CTRL_WR_ST" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.CTRL_RD_ST" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.ERR_ST" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.MDIO_FRAME_ST" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_tag_addr_offset[0]" lost all its fanouts during netlist optimizations.
    Info: Register "pcie_core_example_chaining_pipen1b:core|altpcierd_example_app_chaining:app|altpcierd_cdma_app_icm:chaining_dma_arb|altpcierd_dma_dt:dma_read|altpcierd_read_dma_requester:\xhdl24:xhdl26:xhdl28:read_requester|tx_tag_addr_offset[1]" lost all its fanouts during netlist optimizations.
Info: Generating hard_block partition "hard_block:auto_generated_inst"
    Info: Adding node "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component|transmit_pma0"
    Info: Adding node "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip"
    Info: Adding node "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component|cent_unit0"
    Info: Adding node "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component|altpll:pll0|altpll_nn81:auto_generated|pll1"
    Info: Adding node "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component|transmit_pcs0"
    Info: Adding node "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component|receive_pma0"
    Info: Adding node "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component|receive_pcs0"
    Info: Adding node "pcie_core_example_chaining_pipen1b:core|pcie_core_plus:ep_plus|pcie_core:epmap|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component|cal_blk0"
    Info: Adding node "pcie_core_example_chaining_pipen1b:core|altpcierd_reconfig_clk_pll:reconfig_pll|altpll:altpll_component|altpcierd_reconfig_clk_pll_altpll:auto_generated|pll1"
Warning: Ignored 93 Virtual Pin logic option assignments
    Warning: Ignored Virtual Pin assignment to "rxpolarity0_ext".
    Warning: Ignored Virtual Pin assignment to "txdatak0_ext".
    Warning: Ignored Virtual Pin assignment to "rc_rx_digitalreset".
    Warning: Ignored Virtual Pin assignment to "crst".
    Warning: Ignored Virtual Pin assignment to "tx_fifo_empty0".
    Warning: Ignored Virtual Pin assignment to "rx_fifo_full0".
    Warning: Ignored Virtual Pin assignment to "pme_to_cr".
    Warning: Ignored Virtual Pin assignment to "app_msi_req".
    Warning: Ignored Virtual Pin assignment to "tx_st_eop0".
    Warning: Ignored Virtual Pin assignment to "cal_blk_clk".
    Warning: Ignored Virtual Pin assignment to "lmi_din".
    Warning: Ignored Virtual Pin assignment to "phystatus_ext".
    Warning: Ignored Virtual Pin assignment to "dlup_exit".
    Warning: Ignored Virtual Pin assignment to "rxstatus0_ext".
    Warning: Ignored Virtual Pin assignment to "txdetectrx_ext".
    Warning: Ignored Virtual Pin assignment to "reconfig_clk".
    Warning: Ignored Virtual Pin assignment to "tx_fifo_full0".
    Warning: Ignored Virtual Pin assignment to "rx_st_bardec0".
    Warning: Ignored Virtual Pin assignment to "hpg_ctrler".
    Warning: Ignored Virtual Pin assignment to "rx_st_eop0".
    Warning: Ignored Virtual Pin assignment to "app_msi_tc".
    Warning: Ignored Virtual Pin assignment to "pme_to_sr".
    Warning: Ignored Virtual Pin assignment to "txelecidle0_ext".
    Warning: Ignored Virtual Pin assignment to "tx_st_err0".
    Warning: Ignored Virtual Pin assignment to "clk250_out".
    Warning: Ignored Virtual Pin assignment to "tl_cfg_ctl".
    Warning: Ignored Virtual Pin assignment to "lmi_dout".
    Warning: Ignored Virtual Pin assignment to "pld_clk".
    Warning: Ignored Virtual Pin assignment to "fixedclk_serdes".
    Warning: Ignored Virtual Pin assignment to "rx_st_sop0".
    Warning: Ignored Virtual Pin assignment to "rxvalid0_ext".
    Warning: Ignored Virtual Pin assignment to "reconfig_fromgxb".
    Warning: Ignored Virtual Pin assignment to "lmi_wren".
    Warning: Ignored Virtual Pin assignment to "rx_st_be0".
    Warning: Ignored Virtual Pin assignment to "app_clk".
    Warning: Ignored Virtual Pin assignment to "ko_cpl_spc_vc0".
    Warning: Ignored Virtual Pin assignment to "busy_altgxb_reconfig".
    Warning: Ignored Virtual Pin assignment to "r2c_err0".
    Warning: Ignored Virtual Pin assignment to "rx_st_err0".
    Warning: Ignored Virtual Pin assignment to "tx_st_ready0".
    Warning: Ignored Virtual Pin assignment to "clk500_out".
    Warning: Ignored Virtual Pin assignment to "tl_cfg_ctl_wr".
    Warning: Ignored Virtual Pin assignment to "tx_fifo_rdptr0".
    Warning: Ignored Virtual Pin assignment to "lmi_rden".
    Warning: Ignored Virtual Pin assignment to "powerdown_ext".
    Warning: Ignored Virtual Pin assignment to "app_int_ack".
    Warning: Ignored Virtual Pin assignment to "pll_powerdown".
    Warning: Ignored Virtual Pin assignment to "rx_st_valid0".
    Warning: Ignored Virtual Pin assignment to "gxb_powerdown".
    Warning: Ignored Virtual Pin assignment to "srst".
    Warning: Ignored Virtual Pin assignment to "ltssm".
    Warning: Ignored Virtual Pin assignment to "rx_st_data0".
    Warning: Ignored Virtual Pin assignment to "l2_exit".
    Warning: Ignored Virtual Pin assignment to "rx_st_mask0".
    Warning: Ignored Virtual Pin assignment to "tx_st_sop0".
    Warning: Ignored Virtual Pin assignment to "core_clk_out".
    Warning: Ignored Virtual Pin assignment to "tl_cfg_sts".
    Warning: Ignored Virtual Pin assignment to "tx_fifo_wrptr0".
    Warning: Ignored Virtual Pin assignment to "app_int_sts".
    Warning: Ignored Virtual Pin assignment to "reconfig_togxb".
    Warning: Ignored Virtual Pin assignment to "pm_auxpwr".
    Warning: Ignored Virtual Pin assignment to "test_in".
    Warning: Ignored Virtual Pin assignment to "hotrst_exit".
    Warning: Ignored Virtual Pin assignment to "txdata0_ext".
    Warning: Ignored Virtual Pin assignment to "rxdata0_ext".
    Warning: Ignored Virtual Pin assignment to "lane_act".
    Warning: Ignored Virtual Pin assignment to "rxelecidle0_ext".
    Warning: Ignored Virtual Pin assignment to "suc_spd_neg".
    Warning: Ignored Virtual Pin assignment to "pclk_in".
    Warning: Ignored Virtual Pin assignment to "rx_st_ready0".
    Warning: Ignored Virtual Pin assignment to "tx_st_valid0".
    Warning: Ignored Virtual Pin assignment to "cpl_err".
    Warning: Ignored Virtual Pin assignment to "rate_ext".
    Warning: Ignored Virtual Pin assignment to "tl_cfg_sts_wr".
    Warning: Ignored Virtual Pin assignment to "tx_st_data0".
    Warning: Ignored Virtual Pin assignment to "app_msi_ack".
    Warning: Ignored Virtual Pin assignment to "reset_status".
    Warning: Ignored Virtual Pin assignment to "pm_data".
    Warning: Ignored Virtual Pin assignment to "lmi_ack".
    Warning: Ignored Virtual Pin assignment to "rxdatak0_ext".
    Warning: Ignored Virtual Pin assignment to "tl_cfg_add".
    Warning: Ignored Virtual Pin assignment to "derr_cor_ext_rcv0".
    Warning: Ignored Virtual Pin assignment to "derr_cor_ext_rpl".
    Warning: Ignored Virtual Pin assignment to "txcompl0_ext".
    Warning: Ignored Virtual Pin assignment to "cpl_pending".
    Warning: Ignored Virtual Pin assignment to "rc_pll_locked".
    Warning: Ignored Virtual Pin assignment to "tx_cred0".
    Warning: Ignored Virtual Pin assignment to "pm_event".
    Warning: Ignored Virtual Pin assignment to "app_msi_num".
    Warning: Ignored Virtual Pin assignment to "rx_fifo_empty0".
    Warning: Ignored Virtual Pin assignment to "lmi_addr".
    Warning: Ignored Virtual Pin assignment to "pex_msi_num".
    Warning: Ignored Virtual Pin assignment to "derr_rpl".
Warning: Design contains 7 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "usr_sw[1]"
    Warning (15610): No output dependent on input pin "usr_sw[2]"
    Warning (15610): No output dependent on input pin "usr_sw[3]"
    Warning (15610): No output dependent on input pin "usr_sw[4]"
    Warning (15610): No output dependent on input pin "usr_sw[5]"
    Warning (15610): No output dependent on input pin "usr_sw[6]"
    Warning (15610): No output dependent on input pin "usr_sw[7]"
Info: Implemented 6608 device resources after synthesis - the final resource count might be different
    Info: Implemented 14 input pins
    Info: Implemented 8 output pins
    Info: Implemented 5957 logic cells
    Info: Implemented 620 RAM segments
    Info: Implemented 2 PLLs
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 469 warnings
    Info: Peak virtual memory: 403 megabytes
    Info: Processing ended: Sun Nov 17 18:49:05 2013
    Info: Elapsed time: 00:00:58
    Info: Total CPU time (on all processors): 00:00:57


