{"version":"1.1.0","info":[["/home/hxxdev/dev/LazyVerilog/rtl/counter.sv",[[[[[["counter",[[0,0],[5,2]],[[0,7],[0,14]],[],["module"]],[16,9]],[[["clk",[[1,4],[1,26]],[[1,23],[1,26]],["counter"],["port","logic"]],["rst",[[2,4],[2,26]],[[2,23],[2,26]],["counter"],["port","logic"]],["en",[[3,4],[3,25]],[[3,23],[3,25]],["counter"],["port","logic"]],["count",[[4,4],[4,28]],[[4,23],[4,28]],["counter"],["port","logic"]]]]]]],null,0]]]}