
*** Running vivado
    with args -log top_controller.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_controller.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top_controller.tcl -notrace
Command: synth_design -top top_controller -part xc7z020clg400-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19028 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 989.918 ; gain = 234.746
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_controller' [C:/Users/USER/Xilinx/FPGA_lab/I2C_EEPROM/I2C_EEPROM.srcs/sources_1/new/top_controller.v:23]
	Parameter IDLE bound to: 3'b000 
	Parameter CONFIG bound to: 3'b001 
	Parameter WRITE bound to: 3'b010 
	Parameter PROC bound to: 3'b011 
	Parameter READ bound to: 3'b100 
	Parameter MEM_ADDR_MAX bound to: 31 - type: integer 
	Parameter SYS_CYCLE bound to: 20 - type: integer 
	Parameter CONFIG_MAX_TIME bound to: 20000000 - type: integer 
	Parameter CONFIG_MAX_CYCLE bound to: 999999 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'I2C_EEPROM' [C:/Users/USER/Xilinx/FPGA_lab/I2C_EEPROM/I2C_EEPROM.srcs/sources_1/new/I2C_EEPROM.v:23]
	Parameter IDLE bound to: 10'b0000000001 
	Parameter WR_START bound to: 10'b0000000010 
	Parameter WR_DEV bound to: 10'b0000000100 
	Parameter WR_MEM bound to: 10'b0000001000 
	Parameter WR_DATA bound to: 10'b0000010000 
	Parameter RD_START bound to: 10'b0000100000 
	Parameter RD_DEV bound to: 10'b0001000000 
	Parameter RD_DATA bound to: 10'b0010000000 
	Parameter STOP bound to: 10'b0100000000 
	Parameter ERROR bound to: 10'b1000000000 
	Parameter SYS_CYCLE bound to: 20 - type: integer 
	Parameter I2C_CYCLE bound to: 5000 - type: integer 
	Parameter counter_MAX bound to: 249 - type: integer 
	Parameter T_HIGH bound to: 2000 - type: integer 
	Parameter T_LOW bound to: 3000 - type: integer 
	Parameter FLAG0 bound to: 49 - type: integer 
	Parameter FLAG1 bound to: 99 - type: integer 
	Parameter FLAG2 bound to: 174 - type: integer 
	Parameter FLAG3 bound to: 249 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'I2C_EEPROM' (1#1) [C:/Users/USER/Xilinx/FPGA_lab/I2C_EEPROM/I2C_EEPROM.srcs/sources_1/new/I2C_EEPROM.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_controller' (2#1) [C:/Users/USER/Xilinx/FPGA_lab/I2C_EEPROM/I2C_EEPROM.srcs/sources_1/new/top_controller.v:23]
WARNING: [Synth 8-3331] design I2C_EEPROM has unconnected port dev_addr[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1063.406 ; gain = 308.234
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1063.406 ; gain = 308.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1063.406 ; gain = 308.234
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1063.406 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/USER/Xilinx/FPGA_lab/I2C_EEPROM/I2C_EEPROM.srcs/constrs_1/new/pin_map.xdc]
Finished Parsing XDC File [C:/Users/USER/Xilinx/FPGA_lab/I2C_EEPROM/I2C_EEPROM.srcs/constrs_1/new/pin_map.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/USER/Xilinx/FPGA_lab/I2C_EEPROM/I2C_EEPROM.srcs/constrs_1/new/pin_map.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_controller_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_controller_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1171.445 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1171.445 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1171.445 ; gain = 416.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1171.445 ; gain = 416.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1171.445 ; gain = 416.273
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'I2C_EEPROM'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'top_controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                       0000000001 |                       0000000001
                WR_START |                       0000000010 |                       0000000010
                  WR_DEV |                       0000000100 |                       0000000100
                  WR_MEM |                       0000001000 |                       0000001000
                 WR_DATA |                       0000010000 |                       0000010000
                RD_START |                       0000100000 |                       0000100000
                  RD_DEV |                       0001000000 |                       0001000000
                 RD_DATA |                       0010000000 |                       0010000000
                    STOP |                       0100000000 |                       0100000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'I2C_EEPROM'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                              000
                  CONFIG |                               11 |                              001
                   WRITE |                               10 |                              010
                    READ |                               01 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'top_controller'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1171.445 ; gain = 416.273
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               25 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	  10 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 5     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 21    
	   5 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 3     
	   9 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 7     
Module I2C_EEPROM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	  10 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 4     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   5 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 3     
	   9 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\I2C_driver_obj/ACK_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\I2C_driver_obj/state_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\I2C_driver_obj/master_data_reg[0] )
INFO: [Synth 8-3886] merging instance 'I2C_driver_obj/write_done_reg' (FDRE) to 'I2C_driver_obj/read_done_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\I2C_driver_obj/read_done_reg )
INFO: [Synth 8-3886] merging instance 'I2C_driver_obj/master_data_reg[0]' (FDRE) to 'I2C_driver_obj/master_data_reg[5]'
INFO: [Synth 8-3886] merging instance 'I2C_driver_obj/master_data_reg[1]' (FDRE) to 'I2C_driver_obj/master_data_reg[5]'
INFO: [Synth 8-3886] merging instance 'I2C_driver_obj/master_data_reg[2]' (FDRE) to 'I2C_driver_obj/master_data_reg[5]'
INFO: [Synth 8-3886] merging instance 'I2C_driver_obj/master_data_reg[3]' (FDRE) to 'I2C_driver_obj/master_data_reg[5]'
INFO: [Synth 8-3886] merging instance 'I2C_driver_obj/master_data_reg[4]' (FDRE) to 'I2C_driver_obj/master_data_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\I2C_driver_obj/master_data_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\I2C_driver_obj/driver_counter0_inferred /\I2C_driver_obj/driver_counter_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\I2C_driver_obj/driver_counter0_inferred /\I2C_driver_obj/driver_counter_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\I2C_driver_obj/driver_counter0_inferred /\I2C_driver_obj/driver_counter_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\I2C_driver_obj/driver_counter0_inferred /\I2C_driver_obj/driver_counter_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\I2C_driver_obj/driver_counter0_inferred /\I2C_driver_obj/driver_counter_reg[1] )
INFO: [Synth 8-3886] merging instance 'I2C_driver_obj/counter_reg[1]' (FDR) to 'I2C_driver_obj/driver_clk_reg'
INFO: [Synth 8-3886] merging instance 'I2C_driver_obj/counter_reg[2]' (FDR) to 'I2C_driver_obj/driver_clk_reg'
INFO: [Synth 8-3886] merging instance 'I2C_driver_obj/counter_reg[3]' (FDR) to 'I2C_driver_obj/driver_clk_reg'
INFO: [Synth 8-3886] merging instance 'I2C_driver_obj/counter_reg[4]' (FDR) to 'I2C_driver_obj/driver_clk_reg'
INFO: [Synth 8-3886] merging instance 'I2C_driver_obj/counter_reg[5]' (FDR) to 'I2C_driver_obj/driver_clk_reg'
INFO: [Synth 8-3886] merging instance 'I2C_driver_obj/counter_reg[6]' (FDR) to 'I2C_driver_obj/driver_clk_reg'
INFO: [Synth 8-3886] merging instance 'I2C_driver_obj/counter_reg[7]' (FDR) to 'I2C_driver_obj/driver_clk_reg'
INFO: [Synth 8-3886] merging instance 'I2C_driver_obj/counter_reg[8]' (FDR) to 'I2C_driver_obj/driver_clk_reg'
INFO: [Synth 8-3886] merging instance 'I2C_driver_obj/counter_reg[9]' (FDR) to 'I2C_driver_obj/driver_clk_reg'
INFO: [Synth 8-3886] merging instance 'I2C_driver_obj/counter_reg[10]' (FDR) to 'I2C_driver_obj/driver_clk_reg'
INFO: [Synth 8-3886] merging instance 'I2C_driver_obj/counter_reg[11]' (FDR) to 'I2C_driver_obj/driver_clk_reg'
INFO: [Synth 8-3886] merging instance 'I2C_driver_obj/counter_reg[12]' (FDR) to 'I2C_driver_obj/driver_clk_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\I2C_driver_obj/driver_clk_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\I2C_driver_obj/sda_driver_reg )
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state_reg[1]) is unused and will be removed from module top_controller.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state_reg[0]) is unused and will be removed from module top_controller.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1171.445 ; gain = 416.273
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1171.445 ; gain = 416.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1171.445 ; gain = 416.273
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1171.445 ; gain = 416.273
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1171.445 ; gain = 416.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1171.445 ; gain = 416.273
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1171.445 ; gain = 416.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1171.445 ; gain = 416.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1171.445 ; gain = 416.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1171.445 ; gain = 416.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |OBUF |     1|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     1|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1171.445 ; gain = 416.273
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 1171.445 ; gain = 308.234
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1171.445 ; gain = 416.273
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1171.445 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1177.820 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
48 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1177.820 ; gain = 740.578
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1177.820 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/USER/Xilinx/FPGA_lab/I2C_EEPROM/I2C_EEPROM.runs/synth_1/top_controller.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_controller_utilization_synth.rpt -pb top_controller_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Feb  2 02:42:03 2023...
