{"status": "active", "external_homepage": "http://eng-osx.sourceforge.net", "developers": [{"url": "http://sourceforge.net/u/awreynolds/", "username": "awreynolds", "name": "Andrew W. Reynolds"}, {"url": "http://sourceforge.net/u/fbertram/", "username": "fbertram", "name": "Felix Bertram"}], "screenshots": [], "name": "Engineering tools on OSX", "preferred_support_tool": "", "preferred_support_url": "", "icon_url": null, "labels": [], "video_url": "", "private": false, "creation_date": "2005-02-28", "url": "http://sourceforge.net/p/eng-osx/", "socialnetworks": [], "short_description": "A collection of useful software packages to perform engineering tasks, especially electrical engineering and chip design. All packages come as shrink-wrapped installers for Apple's Mac OS X.", "moved_to_url": "", "shortname": "eng-osx", "_id": "50c61e9f5fcbc9099b9ff52c", "tools": [{"sourceforge_group_id": 132622, "mount_point": "summary", "name": "summary", "label": "Summary"}, {"mount_point": "files", "name": "files", "label": "Files"}, {"mount_point": "wiki", "name": "wiki", "label": "Wiki"}, {"mount_point": "support-requests", "name": "tickets", "label": "Support Requests"}, {"mount_point": "reviews", "name": "reviews", "label": "Reviews"}, {"mount_point": "support", "name": "support", "label": "Support"}, {"mount_point": "activity", "name": "activity", "label": "Activity"}, {"mount_point": "mailman", "name": "mailman", "label": "Mailing Lists"}], "summary": "", "categories": {"developmentstatus": [{"fullpath": "Development Status :: 4 - Beta", "shortname": "beta", "fullname": "4 - Beta", "id": 10}], "topic": [{"fullpath": "Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)", "shortname": "eda", "fullname": "Electronic Design Automation (EDA)", "id": 246}], "language": [{"fullpath": "Programming Language :: Ada", "shortname": "ada", "fullname": "Ada", "id": 163}, {"fullpath": "Programming Language :: C", "shortname": "c", "fullname": "C", "id": 164}, {"fullpath": "Programming Language :: VHDL/Verilog", "shortname": "vhdl_verilog", "fullname": "VHDL/Verilog", "id": 551}], "license": [{"fullpath": "License :: OSI-Approved Open Source :: GNU General Public License version 2.0 (GPLv2)", "shortname": "gpl", "fullname": "GNU General Public License version 2.0 (GPLv2)", "id": 15}], "database": [], "environment": [], "audience": [{"fullpath": "Intended Audience :: by Industry or Sector :: Science/Research", "shortname": "scienceresearch", "fullname": "Science/Research", "id": 367}, {"fullpath": "Intended Audience :: by End-User Class :: Developers", "shortname": "developers", "fullname": "Developers", "id": 3}], "translation": [], "os": [{"fullpath": "Operating System :: Modern (Vendor-Supported) Desktop Operating Systems :: OS X", "shortname": "macosx", "fullname": "OS X", "id": 309}]}}
