# RISCV_Gr7
Microprocessor Verilog construction project. Reduced set based on ISA RISV 32.
Members: Alejandro Arias  Daniela Madrigal  Raquel Ramírez
Objetivo implementación de microarquitectura basada en RISCV 32I
