{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition " "Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 12 10:40:50 2006 " "Info: Processing started: Tue Dec 12 10:40:50 2006" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off t51_elektor -c ex24 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off t51_elektor -c ex24 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "mtx_clk_pad_i " "Info: Assuming node \"mtx_clk_pad_i\" is an undefined clock" {  } { { "../rtl/FPGA/T8052_Toplevel_Ethernet.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/FPGA/T8052_Toplevel_Ethernet.vhd" 52 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "mtx_clk_pad_i" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "mrx_clk_pad_i " "Info: Assuming node \"mrx_clk_pad_i\" is an undefined clock" {  } { { "../rtl/FPGA/T8052_Toplevel_Ethernet.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/FPGA/T8052_Toplevel_Ethernet.vhd" 57 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "mrx_clk_pad_i" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altpll0:\\use_dll:dll\|altpll:altpll_component\|_clk0 memory T8052:u0\|rom_cyclone14k:Altera_rom\|altsyncram:altsyncram_component\|altsyncram_dsk1:auto_generated\|altsyncram_25o2:altsyncram1\|ram_block3a17~porta_address_reg11 register T8052:u0\|T51:core51\|SFR_RData_r\[5\] 13.235 ns " "Info: Slack time is 13.235 ns for clock \"altpll0:\\use_dll:dll\|altpll:altpll_component\|_clk0\" between source memory \"T8052:u0\|rom_cyclone14k:Altera_rom\|altsyncram:altsyncram_component\|altsyncram_dsk1:auto_generated\|altsyncram_25o2:altsyncram1\|ram_block3a17~porta_address_reg11\" and destination register \"T8052:u0\|T51:core51\|SFR_RData_r\[5\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "37.36 MHz 26.765 ns " "Info: Fmax is 37.36 MHz (period= 26.765 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "39.508 ns + Largest memory register " "Info: + Largest memory to register requirement is 39.508 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "40.000 ns + " "Info: + Setup relationship between source and destination is 40.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 38.420 ns " "Info: + Latch edge is 38.420 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll0:\\use_dll:dll\|altpll:altpll_component\|_clk0 40.000 ns -1.580 ns  50 " "Info: Clock period of Destination clock \"altpll0:\\use_dll:dll\|altpll:altpll_component\|_clk0\" is 40.000 ns with  offset of -1.580 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch -1.580 ns " "Info: - Launch edge is -1.580 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll0:\\use_dll:dll\|altpll:altpll_component\|_clk0 40.000 ns -1.580 ns  50 " "Info: Clock period of Source clock \"altpll0:\\use_dll:dll\|altpll:altpll_component\|_clk0\" is 40.000 ns with  offset of -1.580 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.037 ns + Largest " "Info: + Largest clock skew is 0.037 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:\\use_dll:dll\|altpll:altpll_component\|_clk0 destination 1.881 ns + Shortest register " "Info: + Shortest clock path from clock \"altpll0:\\use_dll:dll\|altpll:altpll_component\|_clk0\" to destination register is 1.881 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:\\use_dll:dll\|altpll:altpll_component\|_clk0 1 CLK PLL_2 2979 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 2979; CLK Node = 'altpll0:\\use_dll:dll\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { altpll0:\use_dll:dll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/altpll.tdf" 767 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.334 ns) + CELL(0.547 ns) 1.881 ns T8052:u0\|T51:core51\|SFR_RData_r\[5\] 2 REG LC_X15_Y11_N8 3 " "Info: 2: + IC(1.334 ns) + CELL(0.547 ns) = 1.881 ns; Loc. = LC_X15_Y11_N8; Fanout = 3; REG Node = 'T8052:u0\|T51:core51\|SFR_RData_r\[5\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.881 ns" { altpll0:\use_dll:dll|altpll:altpll_component|_clk0 T8052:u0|T51:core51|SFR_RData_r[5] } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/T51.vhd" 1177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.547 ns ( 29.08 % ) " "Info: Total cell delay = 0.547 ns ( 29.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.334 ns ( 70.92 % ) " "Info: Total interconnect delay = 1.334 ns ( 70.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.881 ns" { altpll0:\use_dll:dll|altpll:altpll_component|_clk0 T8052:u0|T51:core51|SFR_RData_r[5] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.881 ns" { altpll0:\use_dll:dll|altpll:altpll_component|_clk0 T8052:u0|T51:core51|SFR_RData_r[5] } { 0.000ns 1.334ns } { 0.000ns 0.547ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:\\use_dll:dll\|altpll:altpll_component\|_clk0 source 1.844 ns - Longest memory " "Info: - Longest clock path from clock \"altpll0:\\use_dll:dll\|altpll:altpll_component\|_clk0\" to source memory is 1.844 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:\\use_dll:dll\|altpll:altpll_component\|_clk0 1 CLK PLL_2 2979 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 2979; CLK Node = 'altpll0:\\use_dll:dll\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { altpll0:\use_dll:dll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/altpll.tdf" 767 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.288 ns) + CELL(0.556 ns) 1.844 ns T8052:u0\|rom_cyclone14k:Altera_rom\|altsyncram:altsyncram_component\|altsyncram_dsk1:auto_generated\|altsyncram_25o2:altsyncram1\|ram_block3a17~porta_address_reg11 2 MEM M4K_X33_Y6 1 " "Info: 2: + IC(1.288 ns) + CELL(0.556 ns) = 1.844 ns; Loc. = M4K_X33_Y6; Fanout = 1; MEM Node = 'T8052:u0\|rom_cyclone14k:Altera_rom\|altsyncram:altsyncram_component\|altsyncram_dsk1:auto_generated\|altsyncram_25o2:altsyncram1\|ram_block3a17~porta_address_reg11'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.844 ns" { altpll0:\use_dll:dll|altpll:altpll_component|_clk0 T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a17~porta_address_reg11 } "NODE_NAME" } } { "db/altsyncram_25o2.tdf" "" { Text "C:/altera/FPGA_course/ex24/syn/db/altsyncram_25o2.tdf" 623 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.556 ns ( 30.15 % ) " "Info: Total cell delay = 0.556 ns ( 30.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.288 ns ( 69.85 % ) " "Info: Total interconnect delay = 1.288 ns ( 69.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.844 ns" { altpll0:\use_dll:dll|altpll:altpll_component|_clk0 T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a17~porta_address_reg11 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.844 ns" { altpll0:\use_dll:dll|altpll:altpll_component|_clk0 T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a17~porta_address_reg11 } { 0.000ns 1.288ns } { 0.000ns 0.556ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.881 ns" { altpll0:\use_dll:dll|altpll:altpll_component|_clk0 T8052:u0|T51:core51|SFR_RData_r[5] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.881 ns" { altpll0:\use_dll:dll|altpll:altpll_component|_clk0 T8052:u0|T51:core51|SFR_RData_r[5] } { 0.000ns 1.334ns } { 0.000ns 0.547ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.844 ns" { altpll0:\use_dll:dll|altpll:altpll_component|_clk0 T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a17~porta_address_reg11 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.844 ns" { altpll0:\use_dll:dll|altpll:altpll_component|_clk0 T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a17~porta_address_reg11 } { 0.000ns 1.288ns } { 0.000ns 0.556ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.500 ns - " "Info: - Micro clock to output delay of source is 0.500 ns" {  } { { "db/altsyncram_25o2.tdf" "" { Text "C:/altera/FPGA_course/ex24/syn/db/altsyncram_25o2.tdf" 623 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.029 ns - " "Info: - Micro setup delay of destination is 0.029 ns" {  } { { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/T51.vhd" 1177 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.881 ns" { altpll0:\use_dll:dll|altpll:altpll_component|_clk0 T8052:u0|T51:core51|SFR_RData_r[5] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.881 ns" { altpll0:\use_dll:dll|altpll:altpll_component|_clk0 T8052:u0|T51:core51|SFR_RData_r[5] } { 0.000ns 1.334ns } { 0.000ns 0.547ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.844 ns" { altpll0:\use_dll:dll|altpll:altpll_component|_clk0 T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a17~porta_address_reg11 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.844 ns" { altpll0:\use_dll:dll|altpll:altpll_component|_clk0 T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a17~porta_address_reg11 } { 0.000ns 1.288ns } { 0.000ns 0.556ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "26.273 ns - Longest memory register " "Info: - Longest memory to register delay is 26.273 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns T8052:u0\|rom_cyclone14k:Altera_rom\|altsyncram:altsyncram_component\|altsyncram_dsk1:auto_generated\|altsyncram_25o2:altsyncram1\|ram_block3a17~porta_address_reg11 1 MEM M4K_X33_Y6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X33_Y6; Fanout = 1; MEM Node = 'T8052:u0\|rom_cyclone14k:Altera_rom\|altsyncram:altsyncram_component\|altsyncram_dsk1:auto_generated\|altsyncram_25o2:altsyncram1\|ram_block3a17~porta_address_reg11'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a17~porta_address_reg11 } "NODE_NAME" } } { "db/altsyncram_25o2.tdf" "" { Text "C:/altera/FPGA_course/ex24/syn/db/altsyncram_25o2.tdf" 623 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.314 ns) 3.314 ns T8052:u0\|rom_cyclone14k:Altera_rom\|altsyncram:altsyncram_component\|altsyncram_dsk1:auto_generated\|altsyncram_25o2:altsyncram1\|ram_block3a17 2 MEM M4K_X33_Y6 1 " "Info: 2: + IC(0.000 ns) + CELL(3.314 ns) = 3.314 ns; Loc. = M4K_X33_Y6; Fanout = 1; MEM Node = 'T8052:u0\|rom_cyclone14k:Altera_rom\|altsyncram:altsyncram_component\|altsyncram_dsk1:auto_generated\|altsyncram_25o2:altsyncram1\|ram_block3a17'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.314 ns" { T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a17~porta_address_reg11 T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a17 } "NODE_NAME" } } { "db/altsyncram_25o2.tdf" "" { Text "C:/altera/FPGA_course/ex24/syn/db/altsyncram_25o2.tdf" 623 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.678 ns) + CELL(0.340 ns) 5.332 ns T8052:u0\|rom_cyclone14k:Altera_rom\|altsyncram:altsyncram_component\|altsyncram_dsk1:auto_generated\|altsyncram_25o2:altsyncram1\|mux_2bb:mux6\|result_node\[1\]~365 3 COMB LC_X21_Y8_N6 1 " "Info: 3: + IC(1.678 ns) + CELL(0.340 ns) = 5.332 ns; Loc. = LC_X21_Y8_N6; Fanout = 1; COMB Node = 'T8052:u0\|rom_cyclone14k:Altera_rom\|altsyncram:altsyncram_component\|altsyncram_dsk1:auto_generated\|altsyncram_25o2:altsyncram1\|mux_2bb:mux6\|result_node\[1\]~365'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.018 ns" { T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a17 T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|mux_2bb:mux6|result_node[1]~365 } "NODE_NAME" } } { "db/mux_2bb.tdf" "" { Text "C:/altera/FPGA_course/ex24/syn/db/mux_2bb.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.454 ns) 6.119 ns T8052:u0\|rom_cyclone14k:Altera_rom\|altsyncram:altsyncram_component\|altsyncram_dsk1:auto_generated\|altsyncram_25o2:altsyncram1\|mux_2bb:mux6\|result_node\[1\]~366 4 COMB LC_X21_Y8_N0 19 " "Info: 4: + IC(0.333 ns) + CELL(0.454 ns) = 6.119 ns; Loc. = LC_X21_Y8_N0; Fanout = 19; COMB Node = 'T8052:u0\|rom_cyclone14k:Altera_rom\|altsyncram:altsyncram_component\|altsyncram_dsk1:auto_generated\|altsyncram_25o2:altsyncram1\|mux_2bb:mux6\|result_node\[1\]~366'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.787 ns" { T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|mux_2bb:mux6|result_node[1]~365 T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|mux_2bb:mux6|result_node[1]~366 } "NODE_NAME" } } { "db/mux_2bb.tdf" "" { Text "C:/altera/FPGA_course/ex24/syn/db/mux_2bb.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.334 ns) + CELL(0.088 ns) 6.541 ns T8052:u0\|T51:core51\|Int_AddrA\[1\]~17692 5 COMB LC_X21_Y8_N2 1 " "Info: 5: + IC(0.334 ns) + CELL(0.088 ns) = 6.541 ns; Loc. = LC_X21_Y8_N2; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|Int_AddrA\[1\]~17692'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.422 ns" { T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|mux_2bb:mux6|result_node[1]~366 T8052:u0|T51:core51|Int_AddrA[1]~17692 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/T51.vhd" 133 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.088 ns) 6.769 ns T8052:u0\|T51:core51\|Int_AddrA\[1\]~17693 6 COMB LC_X21_Y8_N3 1 " "Info: 6: + IC(0.140 ns) + CELL(0.088 ns) = 6.769 ns; Loc. = LC_X21_Y8_N3; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|Int_AddrA\[1\]~17693'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.228 ns" { T8052:u0|T51:core51|Int_AddrA[1]~17692 T8052:u0|T51:core51|Int_AddrA[1]~17693 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/T51.vhd" 133 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.860 ns) + CELL(0.088 ns) 7.717 ns T8052:u0\|T51:core51\|Int_AddrA\[1\]~17695 7 COMB LC_X25_Y8_N0 1 " "Info: 7: + IC(0.860 ns) + CELL(0.088 ns) = 7.717 ns; Loc. = LC_X25_Y8_N0; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|Int_AddrA\[1\]~17695'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.948 ns" { T8052:u0|T51:core51|Int_AddrA[1]~17693 T8052:u0|T51:core51|Int_AddrA[1]~17695 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/T51.vhd" 133 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.088 ns) 8.123 ns T8052:u0\|T51:core51\|Int_AddrA\[1\]~17696 8 COMB LC_X25_Y8_N2 1 " "Info: 8: + IC(0.318 ns) + CELL(0.088 ns) = 8.123 ns; Loc. = LC_X25_Y8_N2; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|Int_AddrA\[1\]~17696'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.406 ns" { T8052:u0|T51:core51|Int_AddrA[1]~17695 T8052:u0|T51:core51|Int_AddrA[1]~17696 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/T51.vhd" 133 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.898 ns) + CELL(0.225 ns) 9.246 ns T8052:u0\|T51:core51\|Int_AddrA\[1\]~17697 9 COMB LC_X27_Y8_N4 1 " "Info: 9: + IC(0.898 ns) + CELL(0.225 ns) = 9.246 ns; Loc. = LC_X27_Y8_N4; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|Int_AddrA\[1\]~17697'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.123 ns" { T8052:u0|T51:core51|Int_AddrA[1]~17696 T8052:u0|T51:core51|Int_AddrA[1]~17697 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/T51.vhd" 133 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.088 ns) 9.596 ns T8052:u0\|T51:core51\|Int_AddrA\[1\]~17698 10 COMB LC_X27_Y8_N5 4 " "Info: 10: + IC(0.262 ns) + CELL(0.088 ns) = 9.596 ns; Loc. = LC_X27_Y8_N5; Fanout = 4; COMB Node = 'T8052:u0\|T51:core51\|Int_AddrA\[1\]~17698'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.350 ns" { T8052:u0|T51:core51|Int_AddrA[1]~17697 T8052:u0|T51:core51|Int_AddrA[1]~17698 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/T51.vhd" 133 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.088 ns) 9.824 ns T8052:u0\|T51:core51\|Int_AddrA\[1\]~17699 11 COMB LC_X27_Y8_N6 12 " "Info: 11: + IC(0.140 ns) + CELL(0.088 ns) = 9.824 ns; Loc. = LC_X27_Y8_N6; Fanout = 12; COMB Node = 'T8052:u0\|T51:core51\|Int_AddrA\[1\]~17699'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.228 ns" { T8052:u0|T51:core51|Int_AddrA[1]~17698 T8052:u0|T51:core51|Int_AddrA[1]~17699 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/T51.vhd" 133 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.897 ns) + CELL(0.340 ns) 12.061 ns T8052:u0\|T51_Glue:glue51\|Equal22~42 12 COMB LC_X37_Y10_N4 10 " "Info: 12: + IC(1.897 ns) + CELL(0.340 ns) = 12.061 ns; Loc. = LC_X37_Y10_N4; Fanout = 10; COMB Node = 'T8052:u0\|T51_Glue:glue51\|Equal22~42'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.237 ns" { T8052:u0|T51:core51|Int_AddrA[1]~17699 T8052:u0|T51_Glue:glue51|Equal22~42 } "NODE_NAME" } } { "../rtl/T51_Glue.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/T51_Glue.vhd" 252 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.846 ns) + CELL(0.088 ns) 12.995 ns T8052:u0\|T51_Glue:glue51\|Equal32~48 13 COMB LC_X37_Y10_N2 6 " "Info: 13: + IC(0.846 ns) + CELL(0.088 ns) = 12.995 ns; Loc. = LC_X37_Y10_N2; Fanout = 6; COMB Node = 'T8052:u0\|T51_Glue:glue51\|Equal32~48'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.934 ns" { T8052:u0|T51_Glue:glue51|Equal22~42 T8052:u0|T51_Glue:glue51|Equal32~48 } "NODE_NAME" } } { "../rtl/T51_Glue.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/T51_Glue.vhd" 263 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.227 ns) + CELL(0.225 ns) 14.447 ns T8052:u0\|T51:core51\|SFR_RData_r\[6\]~525 14 COMB LC_X42_Y9_N1 4 " "Info: 14: + IC(1.227 ns) + CELL(0.225 ns) = 14.447 ns; Loc. = LC_X42_Y9_N1; Fanout = 4; COMB Node = 'T8052:u0\|T51:core51\|SFR_RData_r\[6\]~525'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.452 ns" { T8052:u0|T51_Glue:glue51|Equal32~48 T8052:u0|T51:core51|SFR_RData_r[6]~525 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/T51.vhd" 1177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.454 ns) 15.267 ns T8052:u0\|T51:core51\|SFR_RData\[5\]~1597 15 COMB LC_X42_Y9_N7 1 " "Info: 15: + IC(0.366 ns) + CELL(0.454 ns) = 15.267 ns; Loc. = LC_X42_Y9_N7; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|SFR_RData\[5\]~1597'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.820 ns" { T8052:u0|T51:core51|SFR_RData_r[6]~525 T8052:u0|T51:core51|SFR_RData[5]~1597 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/T51.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.846 ns) + CELL(0.340 ns) 16.453 ns T8052:u0\|T51:core51\|SFR_RData\[5\]~1598 16 COMB LC_X42_Y9_N2 1 " "Info: 16: + IC(0.846 ns) + CELL(0.340 ns) = 16.453 ns; Loc. = LC_X42_Y9_N2; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|SFR_RData\[5\]~1598'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.186 ns" { T8052:u0|T51:core51|SFR_RData[5]~1597 T8052:u0|T51:core51|SFR_RData[5]~1598 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/T51.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.957 ns) + CELL(0.454 ns) 17.864 ns T8052:u0\|T51:core51\|SFR_RData\[5\]~1607 17 COMB LC_X43_Y7_N2 1 " "Info: 17: + IC(0.957 ns) + CELL(0.454 ns) = 17.864 ns; Loc. = LC_X43_Y7_N2; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|SFR_RData\[5\]~1607'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.411 ns" { T8052:u0|T51:core51|SFR_RData[5]~1598 T8052:u0|T51:core51|SFR_RData[5]~1607 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/T51.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.088 ns) 18.092 ns T8052:u0\|T51:core51\|SFR_RData\[5\]~1608 18 COMB LC_X43_Y7_N3 1 " "Info: 18: + IC(0.140 ns) + CELL(0.088 ns) = 18.092 ns; Loc. = LC_X43_Y7_N3; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|SFR_RData\[5\]~1608'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.228 ns" { T8052:u0|T51:core51|SFR_RData[5]~1607 T8052:u0|T51:core51|SFR_RData[5]~1608 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/T51.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.928 ns) + CELL(0.088 ns) 19.108 ns T8052:u0\|T51:core51\|SFR_RData\[5\]~1609 19 COMB LC_X43_Y11_N1 1 " "Info: 19: + IC(0.928 ns) + CELL(0.088 ns) = 19.108 ns; Loc. = LC_X43_Y11_N1; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|SFR_RData\[5\]~1609'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.016 ns" { T8052:u0|T51:core51|SFR_RData[5]~1608 T8052:u0|T51:core51|SFR_RData[5]~1609 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/T51.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.088 ns) 19.336 ns T8052:u0\|T51:core51\|SFR_RData\[5\]~1610 20 COMB LC_X43_Y11_N2 1 " "Info: 20: + IC(0.140 ns) + CELL(0.088 ns) = 19.336 ns; Loc. = LC_X43_Y11_N2; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|SFR_RData\[5\]~1610'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.228 ns" { T8052:u0|T51:core51|SFR_RData[5]~1609 T8052:u0|T51:core51|SFR_RData[5]~1610 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/T51.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.846 ns) + CELL(0.088 ns) 20.270 ns T8052:u0\|T51:core51\|SFR_RData\[5\]~1611 21 COMB LC_X40_Y11_N8 1 " "Info: 21: + IC(0.846 ns) + CELL(0.088 ns) = 20.270 ns; Loc. = LC_X40_Y11_N8; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|SFR_RData\[5\]~1611'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.934 ns" { T8052:u0|T51:core51|SFR_RData[5]~1610 T8052:u0|T51:core51|SFR_RData[5]~1611 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/T51.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.088 ns) 20.498 ns T8052:u0\|T51:core51\|SFR_RData\[5\]~1612 22 COMB LC_X40_Y11_N9 1 " "Info: 22: + IC(0.140 ns) + CELL(0.088 ns) = 20.498 ns; Loc. = LC_X40_Y11_N9; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|SFR_RData\[5\]~1612'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.228 ns" { T8052:u0|T51:core51|SFR_RData[5]~1611 T8052:u0|T51:core51|SFR_RData[5]~1612 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/T51.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.502 ns) + CELL(0.088 ns) 22.088 ns T8052:u0\|T51:core51\|SFR_RData\[5\]~1613 23 COMB LC_X31_Y9_N6 1 " "Info: 23: + IC(1.502 ns) + CELL(0.088 ns) = 22.088 ns; Loc. = LC_X31_Y9_N6; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|SFR_RData\[5\]~1613'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.590 ns" { T8052:u0|T51:core51|SFR_RData[5]~1612 T8052:u0|T51:core51|SFR_RData[5]~1613 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/T51.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.327 ns) + CELL(0.088 ns) 22.503 ns T8052:u0\|T51:core51\|SFR_RData\[5\]~1614 24 COMB LC_X31_Y9_N5 1 " "Info: 24: + IC(0.327 ns) + CELL(0.088 ns) = 22.503 ns; Loc. = LC_X31_Y9_N5; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|SFR_RData\[5\]~1614'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.415 ns" { T8052:u0|T51:core51|SFR_RData[5]~1613 T8052:u0|T51:core51|SFR_RData[5]~1614 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/T51.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.326 ns) + CELL(0.088 ns) 22.917 ns T8052:u0\|T51:core51\|SFR_RData\[5\]~1615 25 COMB LC_X31_Y9_N0 1 " "Info: 25: + IC(0.326 ns) + CELL(0.088 ns) = 22.917 ns; Loc. = LC_X31_Y9_N0; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|SFR_RData\[5\]~1615'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.414 ns" { T8052:u0|T51:core51|SFR_RData[5]~1614 T8052:u0|T51:core51|SFR_RData[5]~1615 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/T51.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.324 ns) + CELL(0.088 ns) 23.329 ns T8052:u0\|T51:core51\|SFR_RData\[5\]~1616 26 COMB LC_X31_Y9_N9 1 " "Info: 26: + IC(0.324 ns) + CELL(0.088 ns) = 23.329 ns; Loc. = LC_X31_Y9_N9; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|SFR_RData\[5\]~1616'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.412 ns" { T8052:u0|T51:core51|SFR_RData[5]~1615 T8052:u0|T51:core51|SFR_RData[5]~1616 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/T51.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.059 ns) + CELL(0.088 ns) 25.476 ns T8052:u0\|T51:core51\|SFR_RData\[5\]~1617 27 COMB LC_X15_Y11_N3 1 " "Info: 27: + IC(2.059 ns) + CELL(0.088 ns) = 25.476 ns; Loc. = LC_X15_Y11_N3; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|SFR_RData\[5\]~1617'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.147 ns" { T8052:u0|T51:core51|SFR_RData[5]~1616 T8052:u0|T51:core51|SFR_RData[5]~1617 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/T51.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.088 ns) 25.895 ns T8052:u0\|T51:core51\|SFR_RData\[5\]~1618 28 COMB LC_X15_Y11_N7 1 " "Info: 28: + IC(0.331 ns) + CELL(0.088 ns) = 25.895 ns; Loc. = LC_X15_Y11_N7; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|SFR_RData\[5\]~1618'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.419 ns" { T8052:u0|T51:core51|SFR_RData[5]~1617 T8052:u0|T51:core51|SFR_RData[5]~1618 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/T51.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.238 ns) 26.273 ns T8052:u0\|T51:core51\|SFR_RData_r\[5\] 29 REG LC_X15_Y11_N8 3 " "Info: 29: + IC(0.140 ns) + CELL(0.238 ns) = 26.273 ns; Loc. = LC_X15_Y11_N8; Fanout = 3; REG Node = 'T8052:u0\|T51:core51\|SFR_RData_r\[5\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.378 ns" { T8052:u0|T51:core51|SFR_RData[5]~1618 T8052:u0|T51:core51|SFR_RData_r[5] } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/T51.vhd" 1177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.968 ns ( 30.33 % ) " "Info: Total cell delay = 7.968 ns ( 30.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "18.305 ns ( 69.67 % ) " "Info: Total interconnect delay = 18.305 ns ( 69.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "26.273 ns" { T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a17~porta_address_reg11 T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a17 T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|mux_2bb:mux6|result_node[1]~365 T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|mux_2bb:mux6|result_node[1]~366 T8052:u0|T51:core51|Int_AddrA[1]~17692 T8052:u0|T51:core51|Int_AddrA[1]~17693 T8052:u0|T51:core51|Int_AddrA[1]~17695 T8052:u0|T51:core51|Int_AddrA[1]~17696 T8052:u0|T51:core51|Int_AddrA[1]~17697 T8052:u0|T51:core51|Int_AddrA[1]~17698 T8052:u0|T51:core51|Int_AddrA[1]~17699 T8052:u0|T51_Glue:glue51|Equal22~42 T8052:u0|T51_Glue:glue51|Equal32~48 T8052:u0|T51:core51|SFR_RData_r[6]~525 T8052:u0|T51:core51|SFR_RData[5]~1597 T8052:u0|T51:core51|SFR_RData[5]~1598 T8052:u0|T51:core51|SFR_RData[5]~1607 T8052:u0|T51:core51|SFR_RData[5]~1608 T8052:u0|T51:core51|SFR_RData[5]~1609 T8052:u0|T51:core51|SFR_RData[5]~1610 T8052:u0|T51:core51|SFR_RData[5]~1611 T8052:u0|T51:core51|SFR_RData[5]~1612 T8052:u0|T51:core51|SFR_RData[5]~1613 T8052:u0|T51:core51|SFR_RData[5]~1614 T8052:u0|T51:core51|SFR_RData[5]~1615 T8052:u0|T51:core51|SFR_RData[5]~1616 T8052:u0|T51:core51|SFR_RData[5]~1617 T8052:u0|T51:core51|SFR_RData[5]~1618 T8052:u0|T51:core51|SFR_RData_r[5] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "26.273 ns" { T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a17~porta_address_reg11 T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a17 T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|mux_2bb:mux6|result_node[1]~365 T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|mux_2bb:mux6|result_node[1]~366 T8052:u0|T51:core51|Int_AddrA[1]~17692 T8052:u0|T51:core51|Int_AddrA[1]~17693 T8052:u0|T51:core51|Int_AddrA[1]~17695 T8052:u0|T51:core51|Int_AddrA[1]~17696 T8052:u0|T51:core51|Int_AddrA[1]~17697 T8052:u0|T51:core51|Int_AddrA[1]~17698 T8052:u0|T51:core51|Int_AddrA[1]~17699 T8052:u0|T51_Glue:glue51|Equal22~42 T8052:u0|T51_Glue:glue51|Equal32~48 T8052:u0|T51:core51|SFR_RData_r[6]~525 T8052:u0|T51:core51|SFR_RData[5]~1597 T8052:u0|T51:core51|SFR_RData[5]~1598 T8052:u0|T51:core51|SFR_RData[5]~1607 T8052:u0|T51:core51|SFR_RData[5]~1608 T8052:u0|T51:core51|SFR_RData[5]~1609 T8052:u0|T51:core51|SFR_RData[5]~1610 T8052:u0|T51:core51|SFR_RData[5]~1611 T8052:u0|T51:core51|SFR_RData[5]~1612 T8052:u0|T51:core51|SFR_RData[5]~1613 T8052:u0|T51:core51|SFR_RData[5]~1614 T8052:u0|T51:core51|SFR_RData[5]~1615 T8052:u0|T51:core51|SFR_RData[5]~1616 T8052:u0|T51:core51|SFR_RData[5]~1617 T8052:u0|T51:core51|SFR_RData[5]~1618 T8052:u0|T51:core51|SFR_RData_r[5] } { 0.000ns 0.000ns 1.678ns 0.333ns 0.334ns 0.140ns 0.860ns 0.318ns 0.898ns 0.262ns 0.140ns 1.897ns 0.846ns 1.227ns 0.366ns 0.846ns 0.957ns 0.140ns 0.928ns 0.140ns 0.846ns 0.140ns 1.502ns 0.327ns 0.326ns 0.324ns 2.059ns 0.331ns 0.140ns } { 0.000ns 3.314ns 0.340ns 0.454ns 0.088ns 0.088ns 0.088ns 0.088ns 0.225ns 0.088ns 0.088ns 0.340ns 0.088ns 0.225ns 0.454ns 0.340ns 0.454ns 0.088ns 0.088ns 0.088ns 0.088ns 0.088ns 0.088ns 0.088ns 0.088ns 0.088ns 0.088ns 0.088ns 0.238ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.881 ns" { altpll0:\use_dll:dll|altpll:altpll_component|_clk0 T8052:u0|T51:core51|SFR_RData_r[5] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.881 ns" { altpll0:\use_dll:dll|altpll:altpll_component|_clk0 T8052:u0|T51:core51|SFR_RData_r[5] } { 0.000ns 1.334ns } { 0.000ns 0.547ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.844 ns" { altpll0:\use_dll:dll|altpll:altpll_component|_clk0 T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a17~porta_address_reg11 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.844 ns" { altpll0:\use_dll:dll|altpll:altpll_component|_clk0 T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a17~porta_address_reg11 } { 0.000ns 1.288ns } { 0.000ns 0.556ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "26.273 ns" { T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a17~porta_address_reg11 T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a17 T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|mux_2bb:mux6|result_node[1]~365 T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|mux_2bb:mux6|result_node[1]~366 T8052:u0|T51:core51|Int_AddrA[1]~17692 T8052:u0|T51:core51|Int_AddrA[1]~17693 T8052:u0|T51:core51|Int_AddrA[1]~17695 T8052:u0|T51:core51|Int_AddrA[1]~17696 T8052:u0|T51:core51|Int_AddrA[1]~17697 T8052:u0|T51:core51|Int_AddrA[1]~17698 T8052:u0|T51:core51|Int_AddrA[1]~17699 T8052:u0|T51_Glue:glue51|Equal22~42 T8052:u0|T51_Glue:glue51|Equal32~48 T8052:u0|T51:core51|SFR_RData_r[6]~525 T8052:u0|T51:core51|SFR_RData[5]~1597 T8052:u0|T51:core51|SFR_RData[5]~1598 T8052:u0|T51:core51|SFR_RData[5]~1607 T8052:u0|T51:core51|SFR_RData[5]~1608 T8052:u0|T51:core51|SFR_RData[5]~1609 T8052:u0|T51:core51|SFR_RData[5]~1610 T8052:u0|T51:core51|SFR_RData[5]~1611 T8052:u0|T51:core51|SFR_RData[5]~1612 T8052:u0|T51:core51|SFR_RData[5]~1613 T8052:u0|T51:core51|SFR_RData[5]~1614 T8052:u0|T51:core51|SFR_RData[5]~1615 T8052:u0|T51:core51|SFR_RData[5]~1616 T8052:u0|T51:core51|SFR_RData[5]~1617 T8052:u0|T51:core51|SFR_RData[5]~1618 T8052:u0|T51:core51|SFR_RData_r[5] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "26.273 ns" { T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a17~porta_address_reg11 T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a17 T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|mux_2bb:mux6|result_node[1]~365 T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|mux_2bb:mux6|result_node[1]~366 T8052:u0|T51:core51|Int_AddrA[1]~17692 T8052:u0|T51:core51|Int_AddrA[1]~17693 T8052:u0|T51:core51|Int_AddrA[1]~17695 T8052:u0|T51:core51|Int_AddrA[1]~17696 T8052:u0|T51:core51|Int_AddrA[1]~17697 T8052:u0|T51:core51|Int_AddrA[1]~17698 T8052:u0|T51:core51|Int_AddrA[1]~17699 T8052:u0|T51_Glue:glue51|Equal22~42 T8052:u0|T51_Glue:glue51|Equal32~48 T8052:u0|T51:core51|SFR_RData_r[6]~525 T8052:u0|T51:core51|SFR_RData[5]~1597 T8052:u0|T51:core51|SFR_RData[5]~1598 T8052:u0|T51:core51|SFR_RData[5]~1607 T8052:u0|T51:core51|SFR_RData[5]~1608 T8052:u0|T51:core51|SFR_RData[5]~1609 T8052:u0|T51:core51|SFR_RData[5]~1610 T8052:u0|T51:core51|SFR_RData[5]~1611 T8052:u0|T51:core51|SFR_RData[5]~1612 T8052:u0|T51:core51|SFR_RData[5]~1613 T8052:u0|T51:core51|SFR_RData[5]~1614 T8052:u0|T51:core51|SFR_RData[5]~1615 T8052:u0|T51:core51|SFR_RData[5]~1616 T8052:u0|T51:core51|SFR_RData[5]~1617 T8052:u0|T51:core51|SFR_RData[5]~1618 T8052:u0|T51:core51|SFR_RData_r[5] } { 0.000ns 0.000ns 1.678ns 0.333ns 0.334ns 0.140ns 0.860ns 0.318ns 0.898ns 0.262ns 0.140ns 1.897ns 0.846ns 1.227ns 0.366ns 0.846ns 0.957ns 0.140ns 0.928ns 0.140ns 0.846ns 0.140ns 1.502ns 0.327ns 0.326ns 0.324ns 2.059ns 0.331ns 0.140ns } { 0.000ns 3.314ns 0.340ns 0.454ns 0.088ns 0.088ns 0.088ns 0.088ns 0.225ns 0.088ns 0.088ns 0.340ns 0.088ns 0.225ns 0.454ns 0.340ns 0.454ns 0.088ns 0.088ns 0.088ns 0.088ns 0.088ns 0.088ns 0.088ns 0.088ns 0.088ns 0.088ns 0.088ns 0.238ns } } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clk_50MHz " "Info: No valid register-to-register data paths exist for clock \"clk_50MHz\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "mtx_clk_pad_i register T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_txethmac:txethmac1\|eth_txcounters:txcounters1\|NibCnt\[4\] register T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_txethmac:txethmac1\|eth_txcounters:txcounters1\|NibCnt\[3\] 81.06 MHz 12.337 ns Internal " "Info: Clock \"mtx_clk_pad_i\" has Internal fmax of 81.06 MHz between source register \"T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_txethmac:txethmac1\|eth_txcounters:txcounters1\|NibCnt\[4\]\" and destination register \"T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_txethmac:txethmac1\|eth_txcounters:txcounters1\|NibCnt\[3\]\" (period= 12.337 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.135 ns + Longest register register " "Info: + Longest register to register delay is 12.135 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_txethmac:txethmac1\|eth_txcounters:txcounters1\|NibCnt\[4\] 1 REG LC_X31_Y26_N6 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X31_Y26_N6; Fanout = 13; REG Node = 'T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_txethmac:txethmac1\|eth_txcounters:txcounters1\|NibCnt\[4\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[4] } "NODE_NAME" } } { "../rtl/Ethernet/OC/eth_txcounters.v" "" { Text "C:/altera/FPGA_course/ex24/rtl/Ethernet/OC/eth_txcounters.v" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.898 ns) + CELL(0.443 ns) 1.341 ns T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_txethmac:txethmac1\|eth_txcounters:txcounters1\|LessThan0~427COUT1_452 2 COMB LC_X28_Y26_N6 1 " "Info: 2: + IC(0.898 ns) + CELL(0.443 ns) = 1.341 ns; Loc. = LC_X28_Y26_N6; Fanout = 1; COMB Node = 'T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_txethmac:txethmac1\|eth_txcounters:txcounters1\|LessThan0~427COUT1_452'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.341 ns" { T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[4] T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|LessThan0~427COUT1_452 } "NODE_NAME" } } { "../rtl/Ethernet/OC/eth_txcounters.v" "" { Text "C:/altera/FPGA_course/ex24/rtl/Ethernet/OC/eth_txcounters.v" 173 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.062 ns) 1.403 ns T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_txethmac:txethmac1\|eth_txcounters:txcounters1\|LessThan0~422COUT1_453 3 COMB LC_X28_Y26_N7 1 " "Info: 3: + IC(0.000 ns) + CELL(0.062 ns) = 1.403 ns; Loc. = LC_X28_Y26_N7; Fanout = 1; COMB Node = 'T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_txethmac:txethmac1\|eth_txcounters:txcounters1\|LessThan0~422COUT1_453'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.062 ns" { T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|LessThan0~427COUT1_452 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|LessThan0~422COUT1_453 } "NODE_NAME" } } { "../rtl/Ethernet/OC/eth_txcounters.v" "" { Text "C:/altera/FPGA_course/ex24/rtl/Ethernet/OC/eth_txcounters.v" 173 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.062 ns) 1.465 ns T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_txethmac:txethmac1\|eth_txcounters:txcounters1\|LessThan0~417COUT1_454 4 COMB LC_X28_Y26_N8 1 " "Info: 4: + IC(0.000 ns) + CELL(0.062 ns) = 1.465 ns; Loc. = LC_X28_Y26_N8; Fanout = 1; COMB Node = 'T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_txethmac:txethmac1\|eth_txcounters:txcounters1\|LessThan0~417COUT1_454'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.062 ns" { T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|LessThan0~422COUT1_453 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|LessThan0~417COUT1_454 } "NODE_NAME" } } { "../rtl/Ethernet/OC/eth_txcounters.v" "" { Text "C:/altera/FPGA_course/ex24/rtl/Ethernet/OC/eth_txcounters.v" 173 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.199 ns) 1.664 ns T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_txethmac:txethmac1\|eth_txcounters:txcounters1\|LessThan0~412 5 COMB LC_X28_Y26_N9 1 " "Info: 5: + IC(0.000 ns) + CELL(0.199 ns) = 1.664 ns; Loc. = LC_X28_Y26_N9; Fanout = 1; COMB Node = 'T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_txethmac:txethmac1\|eth_txcounters:txcounters1\|LessThan0~412'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.199 ns" { T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|LessThan0~417COUT1_454 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|LessThan0~412 } "NODE_NAME" } } { "../rtl/Ethernet/OC/eth_txcounters.v" "" { Text "C:/altera/FPGA_course/ex24/rtl/Ethernet/OC/eth_txcounters.v" 173 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.105 ns) 1.769 ns T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_txethmac:txethmac1\|eth_txcounters:txcounters1\|LessThan0~387 6 COMB LC_X28_Y25_N4 1 " "Info: 6: + IC(0.000 ns) + CELL(0.105 ns) = 1.769 ns; Loc. = LC_X28_Y25_N4; Fanout = 1; COMB Node = 'T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_txethmac:txethmac1\|eth_txcounters:txcounters1\|LessThan0~387'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.105 ns" { T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|LessThan0~412 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|LessThan0~387 } "NODE_NAME" } } { "../rtl/Ethernet/OC/eth_txcounters.v" "" { Text "C:/altera/FPGA_course/ex24/rtl/Ethernet/OC/eth_txcounters.v" 173 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.478 ns) 2.247 ns T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_txethmac:txethmac1\|eth_txcounters:txcounters1\|LessThan0~369 7 COMB LC_X28_Y25_N7 1 " "Info: 7: + IC(0.000 ns) + CELL(0.478 ns) = 2.247 ns; Loc. = LC_X28_Y25_N7; Fanout = 1; COMB Node = 'T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_txethmac:txethmac1\|eth_txcounters:txcounters1\|LessThan0~369'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.478 ns" { T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|LessThan0~387 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|LessThan0~369 } "NODE_NAME" } } { "../rtl/Ethernet/OC/eth_txcounters.v" "" { Text "C:/altera/FPGA_course/ex24/rtl/Ethernet/OC/eth_txcounters.v" 173 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.922 ns) + CELL(0.340 ns) 3.509 ns T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_txethmac:txethmac1\|eth_txcounters:txcounters1\|LessThan0~374 8 COMB LC_X28_Y23_N9 2 " "Info: 8: + IC(0.922 ns) + CELL(0.340 ns) = 3.509 ns; Loc. = LC_X28_Y23_N9; Fanout = 2; COMB Node = 'T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_txethmac:txethmac1\|eth_txcounters:txcounters1\|LessThan0~374'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.262 ns" { T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|LessThan0~369 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|LessThan0~374 } "NODE_NAME" } } { "../rtl/Ethernet/OC/eth_txcounters.v" "" { Text "C:/altera/FPGA_course/ex24/rtl/Ethernet/OC/eth_txcounters.v" 173 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.561 ns) + CELL(0.340 ns) 5.410 ns T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_txethmac:txethmac1\|StartTxDone~183 9 COMB LC_X35_Y24_N2 3 " "Info: 9: + IC(1.561 ns) + CELL(0.340 ns) = 5.410 ns; Loc. = LC_X35_Y24_N2; Fanout = 3; COMB Node = 'T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_txethmac:txethmac1\|StartTxDone~183'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.901 ns" { T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|LessThan0~374 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|StartTxDone~183 } "NODE_NAME" } } { "../rtl/Ethernet/OC/eth_txethmac.v" "" { Text "C:/altera/FPGA_course/ex24/rtl/Ethernet/OC/eth_txethmac.v" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.348 ns) + CELL(0.454 ns) 6.212 ns T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_txethmac:txethmac1\|StartTxDone~185 10 COMB LC_X35_Y24_N6 1 " "Info: 10: + IC(0.348 ns) + CELL(0.454 ns) = 6.212 ns; Loc. = LC_X35_Y24_N6; Fanout = 1; COMB Node = 'T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_txethmac:txethmac1\|StartTxDone~185'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.802 ns" { T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|StartTxDone~183 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|StartTxDone~185 } "NODE_NAME" } } { "../rtl/Ethernet/OC/eth_txethmac.v" "" { Text "C:/altera/FPGA_course/ex24/rtl/Ethernet/OC/eth_txethmac.v" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.335 ns) + CELL(0.088 ns) 6.635 ns T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_txethmac:txethmac1\|StartTxDone~186 11 COMB LC_X35_Y24_N0 5 " "Info: 11: + IC(0.335 ns) + CELL(0.088 ns) = 6.635 ns; Loc. = LC_X35_Y24_N0; Fanout = 5; COMB Node = 'T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_txethmac:txethmac1\|StartTxDone~186'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.423 ns" { T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|StartTxDone~185 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|StartTxDone~186 } "NODE_NAME" } } { "../rtl/Ethernet/OC/eth_txethmac.v" "" { Text "C:/altera/FPGA_course/ex24/rtl/Ethernet/OC/eth_txethmac.v" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.975 ns) + CELL(0.454 ns) 8.064 ns T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_txethmac:txethmac1\|eth_txstatem:txstatem1\|StartDefer~260 12 COMB LC_X35_Y23_N8 2 " "Info: 12: + IC(0.975 ns) + CELL(0.454 ns) = 8.064 ns; Loc. = LC_X35_Y23_N8; Fanout = 2; COMB Node = 'T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_txethmac:txethmac1\|eth_txstatem:txstatem1\|StartDefer~260'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.429 ns" { T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|StartTxDone~186 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txstatem:txstatem1|StartDefer~260 } "NODE_NAME" } } { "../rtl/Ethernet/OC/eth_txstatem.v" "" { Text "C:/altera/FPGA_course/ex24/rtl/Ethernet/OC/eth_txstatem.v" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.971 ns) + CELL(0.088 ns) 9.123 ns T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_txethmac:txethmac1\|eth_txstatem:txstatem1\|StartDefer~261 13 COMB LC_X35_Y25_N2 7 " "Info: 13: + IC(0.971 ns) + CELL(0.088 ns) = 9.123 ns; Loc. = LC_X35_Y25_N2; Fanout = 7; COMB Node = 'T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_txethmac:txethmac1\|eth_txstatem:txstatem1\|StartDefer~261'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.059 ns" { T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txstatem:txstatem1|StartDefer~260 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txstatem:txstatem1|StartDefer~261 } "NODE_NAME" } } { "../rtl/Ethernet/OC/eth_txstatem.v" "" { Text "C:/altera/FPGA_course/ex24/rtl/Ethernet/OC/eth_txstatem.v" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.184 ns) + CELL(0.088 ns) 10.395 ns T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_txethmac:txethmac1\|eth_txcounters:txcounters1\|ResetNibCnt 14 COMB LC_X31_Y25_N8 16 " "Info: 14: + IC(1.184 ns) + CELL(0.088 ns) = 10.395 ns; Loc. = LC_X31_Y25_N8; Fanout = 16; COMB Node = 'T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_txethmac:txethmac1\|eth_txcounters:txcounters1\|ResetNibCnt'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.272 ns" { T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txstatem:txstatem1|StartDefer~261 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|ResetNibCnt } "NODE_NAME" } } { "../rtl/Ethernet/OC/eth_txcounters.v" "" { Text "C:/altera/FPGA_course/ex24/rtl/Ethernet/OC/eth_txcounters.v" 135 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.884 ns) + CELL(0.856 ns) 12.135 ns T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_txethmac:txethmac1\|eth_txcounters:txcounters1\|NibCnt\[3\] 15 REG LC_X31_Y26_N5 12 " "Info: 15: + IC(0.884 ns) + CELL(0.856 ns) = 12.135 ns; Loc. = LC_X31_Y26_N5; Fanout = 12; REG Node = 'T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_txethmac:txethmac1\|eth_txcounters:txcounters1\|NibCnt\[3\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.740 ns" { T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|ResetNibCnt T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[3] } "NODE_NAME" } } { "../rtl/Ethernet/OC/eth_txcounters.v" "" { Text "C:/altera/FPGA_course/ex24/rtl/Ethernet/OC/eth_txcounters.v" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.057 ns ( 33.43 % ) " "Info: Total cell delay = 4.057 ns ( 33.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.078 ns ( 66.57 % ) " "Info: Total interconnect delay = 8.078 ns ( 66.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "12.135 ns" { T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[4] T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|LessThan0~427COUT1_452 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|LessThan0~422COUT1_453 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|LessThan0~417COUT1_454 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|LessThan0~412 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|LessThan0~387 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|LessThan0~369 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|LessThan0~374 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|StartTxDone~183 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|StartTxDone~185 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|StartTxDone~186 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txstatem:txstatem1|StartDefer~260 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txstatem:txstatem1|StartDefer~261 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|ResetNibCnt T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "12.135 ns" { T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[4] T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|LessThan0~427COUT1_452 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|LessThan0~422COUT1_453 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|LessThan0~417COUT1_454 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|LessThan0~412 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|LessThan0~387 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|LessThan0~369 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|LessThan0~374 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|StartTxDone~183 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|StartTxDone~185 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|StartTxDone~186 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txstatem:txstatem1|StartDefer~260 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txstatem:txstatem1|StartDefer~261 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|ResetNibCnt T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[3] } { 0.000ns 0.898ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.922ns 1.561ns 0.348ns 0.335ns 0.975ns 0.971ns 1.184ns 0.884ns } { 0.000ns 0.443ns 0.062ns 0.062ns 0.199ns 0.105ns 0.478ns 0.340ns 0.340ns 0.454ns 0.088ns 0.454ns 0.088ns 0.088ns 0.856ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "mtx_clk_pad_i destination 7.101 ns + Shortest register " "Info: + Shortest clock path from clock \"mtx_clk_pad_i\" to destination register is 7.101 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.135 ns) 1.135 ns mtx_clk_pad_i 1 CLK PIN_T9 231 " "Info: 1: + IC(0.000 ns) + CELL(1.135 ns) = 1.135 ns; Loc. = PIN_T9; Fanout = 231; CLK Node = 'mtx_clk_pad_i'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { mtx_clk_pad_i } "NODE_NAME" } } { "../rtl/FPGA/T8052_Toplevel_Ethernet.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/FPGA/T8052_Toplevel_Ethernet.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.419 ns) + CELL(0.547 ns) 7.101 ns T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_txethmac:txethmac1\|eth_txcounters:txcounters1\|NibCnt\[3\] 2 REG LC_X31_Y26_N5 12 " "Info: 2: + IC(5.419 ns) + CELL(0.547 ns) = 7.101 ns; Loc. = LC_X31_Y26_N5; Fanout = 12; REG Node = 'T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_txethmac:txethmac1\|eth_txcounters:txcounters1\|NibCnt\[3\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.966 ns" { mtx_clk_pad_i T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[3] } "NODE_NAME" } } { "../rtl/Ethernet/OC/eth_txcounters.v" "" { Text "C:/altera/FPGA_course/ex24/rtl/Ethernet/OC/eth_txcounters.v" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.682 ns ( 23.69 % ) " "Info: Total cell delay = 1.682 ns ( 23.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.419 ns ( 76.31 % ) " "Info: Total interconnect delay = 5.419 ns ( 76.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.101 ns" { mtx_clk_pad_i T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.101 ns" { mtx_clk_pad_i mtx_clk_pad_i~out0 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[3] } { 0.000ns 0.000ns 5.419ns } { 0.000ns 1.135ns 0.547ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "mtx_clk_pad_i source 7.101 ns - Longest register " "Info: - Longest clock path from clock \"mtx_clk_pad_i\" to source register is 7.101 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.135 ns) 1.135 ns mtx_clk_pad_i 1 CLK PIN_T9 231 " "Info: 1: + IC(0.000 ns) + CELL(1.135 ns) = 1.135 ns; Loc. = PIN_T9; Fanout = 231; CLK Node = 'mtx_clk_pad_i'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { mtx_clk_pad_i } "NODE_NAME" } } { "../rtl/FPGA/T8052_Toplevel_Ethernet.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/FPGA/T8052_Toplevel_Ethernet.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.419 ns) + CELL(0.547 ns) 7.101 ns T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_txethmac:txethmac1\|eth_txcounters:txcounters1\|NibCnt\[4\] 2 REG LC_X31_Y26_N6 13 " "Info: 2: + IC(5.419 ns) + CELL(0.547 ns) = 7.101 ns; Loc. = LC_X31_Y26_N6; Fanout = 13; REG Node = 'T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_txethmac:txethmac1\|eth_txcounters:txcounters1\|NibCnt\[4\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.966 ns" { mtx_clk_pad_i T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[4] } "NODE_NAME" } } { "../rtl/Ethernet/OC/eth_txcounters.v" "" { Text "C:/altera/FPGA_course/ex24/rtl/Ethernet/OC/eth_txcounters.v" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.682 ns ( 23.69 % ) " "Info: Total cell delay = 1.682 ns ( 23.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.419 ns ( 76.31 % ) " "Info: Total interconnect delay = 5.419 ns ( 76.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.101 ns" { mtx_clk_pad_i T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[4] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.101 ns" { mtx_clk_pad_i mtx_clk_pad_i~out0 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[4] } { 0.000ns 0.000ns 5.419ns } { 0.000ns 1.135ns 0.547ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.101 ns" { mtx_clk_pad_i T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.101 ns" { mtx_clk_pad_i mtx_clk_pad_i~out0 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[3] } { 0.000ns 0.000ns 5.419ns } { 0.000ns 1.135ns 0.547ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.101 ns" { mtx_clk_pad_i T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[4] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.101 ns" { mtx_clk_pad_i mtx_clk_pad_i~out0 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[4] } { 0.000ns 0.000ns 5.419ns } { 0.000ns 1.135ns 0.547ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns + " "Info: + Micro clock to output delay of source is 0.173 ns" {  } { { "../rtl/Ethernet/OC/eth_txcounters.v" "" { Text "C:/altera/FPGA_course/ex24/rtl/Ethernet/OC/eth_txcounters.v" 157 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.029 ns + " "Info: + Micro setup delay of destination is 0.029 ns" {  } { { "../rtl/Ethernet/OC/eth_txcounters.v" "" { Text "C:/altera/FPGA_course/ex24/rtl/Ethernet/OC/eth_txcounters.v" 157 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "12.135 ns" { T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[4] T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|LessThan0~427COUT1_452 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|LessThan0~422COUT1_453 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|LessThan0~417COUT1_454 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|LessThan0~412 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|LessThan0~387 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|LessThan0~369 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|LessThan0~374 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|StartTxDone~183 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|StartTxDone~185 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|StartTxDone~186 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txstatem:txstatem1|StartDefer~260 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txstatem:txstatem1|StartDefer~261 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|ResetNibCnt T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "12.135 ns" { T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[4] T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|LessThan0~427COUT1_452 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|LessThan0~422COUT1_453 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|LessThan0~417COUT1_454 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|LessThan0~412 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|LessThan0~387 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|LessThan0~369 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|LessThan0~374 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|StartTxDone~183 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|StartTxDone~185 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|StartTxDone~186 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txstatem:txstatem1|StartDefer~260 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txstatem:txstatem1|StartDefer~261 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|ResetNibCnt T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[3] } { 0.000ns 0.898ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.922ns 1.561ns 0.348ns 0.335ns 0.975ns 0.971ns 1.184ns 0.884ns } { 0.000ns 0.443ns 0.062ns 0.062ns 0.199ns 0.105ns 0.478ns 0.340ns 0.340ns 0.454ns 0.088ns 0.454ns 0.088ns 0.088ns 0.856ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.101 ns" { mtx_clk_pad_i T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.101 ns" { mtx_clk_pad_i mtx_clk_pad_i~out0 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[3] } { 0.000ns 0.000ns 5.419ns } { 0.000ns 1.135ns 0.547ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.101 ns" { mtx_clk_pad_i T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[4] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.101 ns" { mtx_clk_pad_i mtx_clk_pad_i~out0 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[4] } { 0.000ns 0.000ns 5.419ns } { 0.000ns 1.135ns 0.547ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_internal_jtag~TCKUTAP register T8052:u0\|rom_cyclone14k:Altera_rom\|altsyncram:altsyncram_component\|altsyncram_dsk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[0\] register sld_hub:sld_hub_inst\|hub_tdo 99.86 MHz 10.014 ns Internal " "Info: Clock \"altera_internal_jtag~TCKUTAP\" has Internal fmax of 99.86 MHz between source register \"T8052:u0\|rom_cyclone14k:Altera_rom\|altsyncram:altsyncram_component\|altsyncram_dsk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[0\]\" and destination register \"sld_hub:sld_hub_inst\|hub_tdo\" (period= 10.014 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.834 ns + Longest register register " "Info: + Longest register to register delay is 4.834 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns T8052:u0\|rom_cyclone14k:Altera_rom\|altsyncram:altsyncram_component\|altsyncram_dsk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[0\] 1 REG LC_X18_Y13_N8 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X18_Y13_N8; Fanout = 5; REG Node = 'T8052:u0\|rom_cyclone14k:Altera_rom\|altsyncram:altsyncram_component\|altsyncram_dsk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0] } "NODE_NAME" } } { "../../../quartus60/libraries/megafunctions/sld_mod_ram_rom.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_mod_ram_rom.vhd" 413 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.298 ns) + CELL(0.454 ns) 1.752 ns sld_hub:sld_hub_inst\|hub_tdo~1003 2 COMB LC_X18_Y14_N2 1 " "Info: 2: + IC(1.298 ns) + CELL(0.454 ns) = 1.752 ns; Loc. = LC_X18_Y14_N2; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|hub_tdo~1003'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.752 ns" { T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0] sld_hub:sld_hub_inst|hub_tdo~1003 } "NODE_NAME" } } { "../../../quartus60/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_hub.vhd" 135 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.162 ns) + CELL(0.340 ns) 3.254 ns sld_hub:sld_hub_inst\|hub_tdo~1004 3 COMB LC_X15_Y15_N1 1 " "Info: 3: + IC(1.162 ns) + CELL(0.340 ns) = 3.254 ns; Loc. = LC_X15_Y15_N1; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|hub_tdo~1004'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.502 ns" { sld_hub:sld_hub_inst|hub_tdo~1003 sld_hub:sld_hub_inst|hub_tdo~1004 } "NODE_NAME" } } { "../../../quartus60/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_hub.vhd" 135 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.927 ns) + CELL(0.088 ns) 4.269 ns sld_hub:sld_hub_inst\|hub_tdo~1005 4 COMB LC_X14_Y16_N6 1 " "Info: 4: + IC(0.927 ns) + CELL(0.088 ns) = 4.269 ns; Loc. = LC_X14_Y16_N6; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|hub_tdo~1005'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.015 ns" { sld_hub:sld_hub_inst|hub_tdo~1004 sld_hub:sld_hub_inst|hub_tdo~1005 } "NODE_NAME" } } { "../../../quartus60/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_hub.vhd" 135 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.327 ns) + CELL(0.238 ns) 4.834 ns sld_hub:sld_hub_inst\|hub_tdo 5 REG LC_X14_Y16_N2 1 " "Info: 5: + IC(0.327 ns) + CELL(0.238 ns) = 4.834 ns; Loc. = LC_X14_Y16_N2; Fanout = 1; REG Node = 'sld_hub:sld_hub_inst\|hub_tdo'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.565 ns" { sld_hub:sld_hub_inst|hub_tdo~1005 sld_hub:sld_hub_inst|hub_tdo } "NODE_NAME" } } { "../../../quartus60/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_hub.vhd" 135 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.120 ns ( 23.17 % ) " "Info: Total cell delay = 1.120 ns ( 23.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.714 ns ( 76.83 % ) " "Info: Total interconnect delay = 3.714 ns ( 76.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.834 ns" { T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0] sld_hub:sld_hub_inst|hub_tdo~1003 sld_hub:sld_hub_inst|hub_tdo~1004 sld_hub:sld_hub_inst|hub_tdo~1005 sld_hub:sld_hub_inst|hub_tdo } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.834 ns" { T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0] sld_hub:sld_hub_inst|hub_tdo~1003 sld_hub:sld_hub_inst|hub_tdo~1004 sld_hub:sld_hub_inst|hub_tdo~1005 sld_hub:sld_hub_inst|hub_tdo } { 0.000ns 1.298ns 1.162ns 0.927ns 0.327ns } { 0.000ns 0.454ns 0.340ns 0.088ns 0.238ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.029 ns - Smallest " "Info: - Smallest clock skew is 0.029 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.164 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.164 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y13_N1 537 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y13_N1; Fanout = 537; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.617 ns) + CELL(0.547 ns) 4.164 ns sld_hub:sld_hub_inst\|hub_tdo 2 REG LC_X14_Y16_N2 1 " "Info: 2: + IC(3.617 ns) + CELL(0.547 ns) = 4.164 ns; Loc. = LC_X14_Y16_N2; Fanout = 1; REG Node = 'sld_hub:sld_hub_inst\|hub_tdo'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.164 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|hub_tdo } "NODE_NAME" } } { "../../../quartus60/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_hub.vhd" 135 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.547 ns ( 13.14 % ) " "Info: Total cell delay = 0.547 ns ( 13.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.617 ns ( 86.86 % ) " "Info: Total interconnect delay = 3.617 ns ( 86.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.164 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|hub_tdo } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.164 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|hub_tdo } { 0.000ns 3.617ns } { 0.000ns 0.547ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 4.135 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 4.135 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y13_N1 537 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y13_N1; Fanout = 537; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.588 ns) + CELL(0.547 ns) 4.135 ns T8052:u0\|rom_cyclone14k:Altera_rom\|altsyncram:altsyncram_component\|altsyncram_dsk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[0\] 2 REG LC_X18_Y13_N8 5 " "Info: 2: + IC(3.588 ns) + CELL(0.547 ns) = 4.135 ns; Loc. = LC_X18_Y13_N8; Fanout = 5; REG Node = 'T8052:u0\|rom_cyclone14k:Altera_rom\|altsyncram:altsyncram_component\|altsyncram_dsk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.135 ns" { altera_internal_jtag~TCKUTAP T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0] } "NODE_NAME" } } { "../../../quartus60/libraries/megafunctions/sld_mod_ram_rom.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_mod_ram_rom.vhd" 413 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.547 ns ( 13.23 % ) " "Info: Total cell delay = 0.547 ns ( 13.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.588 ns ( 86.77 % ) " "Info: Total interconnect delay = 3.588 ns ( 86.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.135 ns" { altera_internal_jtag~TCKUTAP T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.135 ns" { altera_internal_jtag~TCKUTAP T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0] } { 0.000ns 3.588ns } { 0.000ns 0.547ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.164 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|hub_tdo } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.164 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|hub_tdo } { 0.000ns 3.617ns } { 0.000ns 0.547ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.135 ns" { altera_internal_jtag~TCKUTAP T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.135 ns" { altera_internal_jtag~TCKUTAP T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0] } { 0.000ns 3.588ns } { 0.000ns 0.547ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns + " "Info: + Micro clock to output delay of source is 0.173 ns" {  } { { "../../../quartus60/libraries/megafunctions/sld_mod_ram_rom.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_mod_ram_rom.vhd" 413 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.029 ns + " "Info: + Micro setup delay of destination is 0.029 ns" {  } { { "../../../quartus60/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_hub.vhd" 135 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50, fmax is divided by two" {  } { { "../../../quartus60/libraries/megafunctions/sld_mod_ram_rom.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_mod_ram_rom.vhd" 413 -1 0 } } { "../../../quartus60/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_hub.vhd" 135 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.834 ns" { T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0] sld_hub:sld_hub_inst|hub_tdo~1003 sld_hub:sld_hub_inst|hub_tdo~1004 sld_hub:sld_hub_inst|hub_tdo~1005 sld_hub:sld_hub_inst|hub_tdo } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.834 ns" { T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0] sld_hub:sld_hub_inst|hub_tdo~1003 sld_hub:sld_hub_inst|hub_tdo~1004 sld_hub:sld_hub_inst|hub_tdo~1005 sld_hub:sld_hub_inst|hub_tdo } { 0.000ns 1.298ns 1.162ns 0.927ns 0.327ns } { 0.000ns 0.454ns 0.340ns 0.088ns 0.238ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.164 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|hub_tdo } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.164 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|hub_tdo } { 0.000ns 3.617ns } { 0.000ns 0.547ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.135 ns" { altera_internal_jtag~TCKUTAP T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.135 ns" { altera_internal_jtag~TCKUTAP T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0] } { 0.000ns 3.588ns } { 0.000ns 0.547ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "mrx_clk_pad_i register T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_rxethmac:rxethmac1\|eth_rxcounters:rxcounters1\|ByteCnt\[8\] register T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_maccontrol:maccontrol1\|eth_receivecontrol:receivecontrol1\|PauseTimer\[0\] 85.96 MHz 11.633 ns Internal " "Info: Clock \"mrx_clk_pad_i\" has Internal fmax of 85.96 MHz between source register \"T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_rxethmac:rxethmac1\|eth_rxcounters:rxcounters1\|ByteCnt\[8\]\" and destination register \"T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_maccontrol:maccontrol1\|eth_receivecontrol:receivecontrol1\|PauseTimer\[0\]\" (period= 11.633 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.431 ns + Longest register register " "Info: + Longest register to register delay is 11.431 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_rxethmac:rxethmac1\|eth_rxcounters:rxcounters1\|ByteCnt\[8\] 1 REG LC_X29_Y19_N0 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X29_Y19_N0; Fanout = 9; REG Node = 'T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_rxethmac:rxethmac1\|eth_rxcounters:rxcounters1\|ByteCnt\[8\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[8] } "NODE_NAME" } } { "../rtl/Ethernet/OC/eth_rxcounters.v" "" { Text "C:/altera/FPGA_course/ex24/rtl/Ethernet/OC/eth_rxcounters.v" 151 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.536 ns) + CELL(0.533 ns) 2.069 ns T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_rxethmac:rxethmac1\|eth_rxcounters:rxcounters1\|ByteCntDelayed\[8\]~29 2 COMB LC_X30_Y21_N9 11 " "Info: 2: + IC(1.536 ns) + CELL(0.533 ns) = 2.069 ns; Loc. = LC_X30_Y21_N9; Fanout = 11; COMB Node = 'T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_rxethmac:rxethmac1\|eth_rxcounters:rxcounters1\|ByteCntDelayed\[8\]~29'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.069 ns" { T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[8] T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCntDelayed[8]~29 } "NODE_NAME" } } { "../rtl/Ethernet/OC/eth_rxcounters.v" "" { Text "C:/altera/FPGA_course/ex24/rtl/Ethernet/OC/eth_rxcounters.v" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.523 ns) 2.592 ns T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_rxethmac:rxethmac1\|eth_rxcounters:rxcounters1\|ByteCntDelayed\[13\]~38 3 COMB LC_X30_Y20_N4 4 " "Info: 3: + IC(0.000 ns) + CELL(0.523 ns) = 2.592 ns; Loc. = LC_X30_Y20_N4; Fanout = 4; COMB Node = 'T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_rxethmac:rxethmac1\|eth_rxcounters:rxcounters1\|ByteCntDelayed\[13\]~38'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.523 ns" { T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCntDelayed[8]~29 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCntDelayed[13]~38 } "NODE_NAME" } } { "../rtl/Ethernet/OC/eth_rxcounters.v" "" { Text "C:/altera/FPGA_course/ex24/rtl/Ethernet/OC/eth_rxcounters.v" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.786 ns) + CELL(0.333 ns) 4.711 ns T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_macstatus:macstatus1\|LessThan1~220COUT1_299 4 COMB LC_X28_Y21_N5 1 " "Info: 4: + IC(1.786 ns) + CELL(0.333 ns) = 4.711 ns; Loc. = LC_X28_Y21_N5; Fanout = 1; COMB Node = 'T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_macstatus:macstatus1\|LessThan1~220COUT1_299'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.119 ns" { T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCntDelayed[13]~38 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_macstatus:macstatus1|LessThan1~220COUT1_299 } "NODE_NAME" } } { "../rtl/Ethernet/OC/eth_macstatus.v" "" { Text "C:/altera/FPGA_course/ex24/rtl/Ethernet/OC/eth_macstatus.v" 239 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.062 ns) 4.773 ns T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_macstatus:macstatus1\|LessThan1~215COUT1_300 5 COMB LC_X28_Y21_N6 1 " "Info: 5: + IC(0.000 ns) + CELL(0.062 ns) = 4.773 ns; Loc. = LC_X28_Y21_N6; Fanout = 1; COMB Node = 'T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_macstatus:macstatus1\|LessThan1~215COUT1_300'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.062 ns" { T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_macstatus:macstatus1|LessThan1~220COUT1_299 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_macstatus:macstatus1|LessThan1~215COUT1_300 } "NODE_NAME" } } { "../rtl/Ethernet/OC/eth_macstatus.v" "" { Text "C:/altera/FPGA_course/ex24/rtl/Ethernet/OC/eth_macstatus.v" 239 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.468 ns) 5.241 ns T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_macstatus:macstatus1\|LessThan1~208 6 COMB LC_X28_Y21_N7 2 " "Info: 6: + IC(0.000 ns) + CELL(0.468 ns) = 5.241 ns; Loc. = LC_X28_Y21_N7; Fanout = 2; COMB Node = 'T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_macstatus:macstatus1\|LessThan1~208'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.468 ns" { T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_macstatus:macstatus1|LessThan1~215COUT1_300 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_macstatus:macstatus1|LessThan1~208 } "NODE_NAME" } } { "../rtl/Ethernet/OC/eth_macstatus.v" "" { Text "C:/altera/FPGA_course/ex24/rtl/Ethernet/OC/eth_macstatus.v" 239 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.584 ns) + CELL(0.340 ns) 7.165 ns T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_maccontrol:maccontrol1\|eth_receivecontrol:receivecontrol1\|SetPauseTimer 7 COMB LC_X26_Y14_N6 18 " "Info: 7: + IC(1.584 ns) + CELL(0.340 ns) = 7.165 ns; Loc. = LC_X26_Y14_N6; Fanout = 18; COMB Node = 'T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_maccontrol:maccontrol1\|eth_receivecontrol:receivecontrol1\|SetPauseTimer'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.924 ns" { T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_macstatus:macstatus1|LessThan1~208 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|SetPauseTimer } "NODE_NAME" } } { "../rtl/Ethernet/OC/eth_receivecontrol.v" "" { Text "C:/altera/FPGA_course/ex24/rtl/Ethernet/OC/eth_receivecontrol.v" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.838 ns) + CELL(0.225 ns) 9.228 ns T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_maccontrol:maccontrol1\|eth_receivecontrol:receivecontrol1\|PauseTimer\[7\]~1084 8 COMB LC_X36_Y15_N9 16 " "Info: 8: + IC(1.838 ns) + CELL(0.225 ns) = 9.228 ns; Loc. = LC_X36_Y15_N9; Fanout = 16; COMB Node = 'T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_maccontrol:maccontrol1\|eth_receivecontrol:receivecontrol1\|PauseTimer\[7\]~1084'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.063 ns" { T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|SetPauseTimer T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[7]~1084 } "NODE_NAME" } } { "../rtl/Ethernet/OC/eth_receivecontrol.v" "" { Text "C:/altera/FPGA_course/ex24/rtl/Ethernet/OC/eth_receivecontrol.v" 351 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.536 ns) + CELL(0.667 ns) 11.431 ns T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_maccontrol:maccontrol1\|eth_receivecontrol:receivecontrol1\|PauseTimer\[0\] 9 REG LC_X30_Y16_N2 4 " "Info: 9: + IC(1.536 ns) + CELL(0.667 ns) = 11.431 ns; Loc. = LC_X30_Y16_N2; Fanout = 4; REG Node = 'T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_maccontrol:maccontrol1\|eth_receivecontrol:receivecontrol1\|PauseTimer\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.203 ns" { T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[7]~1084 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[0] } "NODE_NAME" } } { "../rtl/Ethernet/OC/eth_receivecontrol.v" "" { Text "C:/altera/FPGA_course/ex24/rtl/Ethernet/OC/eth_receivecontrol.v" 351 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.151 ns ( 27.57 % ) " "Info: Total cell delay = 3.151 ns ( 27.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.280 ns ( 72.43 % ) " "Info: Total interconnect delay = 8.280 ns ( 72.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "11.431 ns" { T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[8] T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCntDelayed[8]~29 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCntDelayed[13]~38 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_macstatus:macstatus1|LessThan1~220COUT1_299 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_macstatus:macstatus1|LessThan1~215COUT1_300 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_macstatus:macstatus1|LessThan1~208 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|SetPauseTimer T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[7]~1084 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "11.431 ns" { T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[8] T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCntDelayed[8]~29 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCntDelayed[13]~38 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_macstatus:macstatus1|LessThan1~220COUT1_299 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_macstatus:macstatus1|LessThan1~215COUT1_300 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_macstatus:macstatus1|LessThan1~208 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|SetPauseTimer T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[7]~1084 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[0] } { 0.000ns 1.536ns 0.000ns 1.786ns 0.000ns 0.000ns 1.584ns 1.838ns 1.536ns } { 0.000ns 0.533ns 0.523ns 0.333ns 0.062ns 0.468ns 0.340ns 0.225ns 0.667ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "mrx_clk_pad_i destination 6.020 ns + Shortest register " "Info: + Shortest clock path from clock \"mrx_clk_pad_i\" to destination register is 6.020 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.135 ns) 1.135 ns mrx_clk_pad_i 1 CLK PIN_M9 297 " "Info: 1: + IC(0.000 ns) + CELL(1.135 ns) = 1.135 ns; Loc. = PIN_M9; Fanout = 297; CLK Node = 'mrx_clk_pad_i'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { mrx_clk_pad_i } "NODE_NAME" } } { "../rtl/FPGA/T8052_Toplevel_Ethernet.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/FPGA/T8052_Toplevel_Ethernet.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.338 ns) + CELL(0.547 ns) 6.020 ns T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_maccontrol:maccontrol1\|eth_receivecontrol:receivecontrol1\|PauseTimer\[0\] 2 REG LC_X30_Y16_N2 4 " "Info: 2: + IC(4.338 ns) + CELL(0.547 ns) = 6.020 ns; Loc. = LC_X30_Y16_N2; Fanout = 4; REG Node = 'T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_maccontrol:maccontrol1\|eth_receivecontrol:receivecontrol1\|PauseTimer\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.885 ns" { mrx_clk_pad_i T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[0] } "NODE_NAME" } } { "../rtl/Ethernet/OC/eth_receivecontrol.v" "" { Text "C:/altera/FPGA_course/ex24/rtl/Ethernet/OC/eth_receivecontrol.v" 351 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.682 ns ( 27.94 % ) " "Info: Total cell delay = 1.682 ns ( 27.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.338 ns ( 72.06 % ) " "Info: Total interconnect delay = 4.338 ns ( 72.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.020 ns" { mrx_clk_pad_i T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.020 ns" { mrx_clk_pad_i mrx_clk_pad_i~out0 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[0] } { 0.000ns 0.000ns 4.338ns } { 0.000ns 1.135ns 0.547ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "mrx_clk_pad_i source 6.020 ns - Longest register " "Info: - Longest clock path from clock \"mrx_clk_pad_i\" to source register is 6.020 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.135 ns) 1.135 ns mrx_clk_pad_i 1 CLK PIN_M9 297 " "Info: 1: + IC(0.000 ns) + CELL(1.135 ns) = 1.135 ns; Loc. = PIN_M9; Fanout = 297; CLK Node = 'mrx_clk_pad_i'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { mrx_clk_pad_i } "NODE_NAME" } } { "../rtl/FPGA/T8052_Toplevel_Ethernet.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/FPGA/T8052_Toplevel_Ethernet.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.338 ns) + CELL(0.547 ns) 6.020 ns T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_rxethmac:rxethmac1\|eth_rxcounters:rxcounters1\|ByteCnt\[8\] 2 REG LC_X29_Y19_N0 9 " "Info: 2: + IC(4.338 ns) + CELL(0.547 ns) = 6.020 ns; Loc. = LC_X29_Y19_N0; Fanout = 9; REG Node = 'T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_rxethmac:rxethmac1\|eth_rxcounters:rxcounters1\|ByteCnt\[8\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.885 ns" { mrx_clk_pad_i T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[8] } "NODE_NAME" } } { "../rtl/Ethernet/OC/eth_rxcounters.v" "" { Text "C:/altera/FPGA_course/ex24/rtl/Ethernet/OC/eth_rxcounters.v" 151 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.682 ns ( 27.94 % ) " "Info: Total cell delay = 1.682 ns ( 27.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.338 ns ( 72.06 % ) " "Info: Total interconnect delay = 4.338 ns ( 72.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.020 ns" { mrx_clk_pad_i T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[8] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.020 ns" { mrx_clk_pad_i mrx_clk_pad_i~out0 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[8] } { 0.000ns 0.000ns 4.338ns } { 0.000ns 1.135ns 0.547ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.020 ns" { mrx_clk_pad_i T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.020 ns" { mrx_clk_pad_i mrx_clk_pad_i~out0 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[0] } { 0.000ns 0.000ns 4.338ns } { 0.000ns 1.135ns 0.547ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.020 ns" { mrx_clk_pad_i T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[8] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.020 ns" { mrx_clk_pad_i mrx_clk_pad_i~out0 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[8] } { 0.000ns 0.000ns 4.338ns } { 0.000ns 1.135ns 0.547ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns + " "Info: + Micro clock to output delay of source is 0.173 ns" {  } { { "../rtl/Ethernet/OC/eth_rxcounters.v" "" { Text "C:/altera/FPGA_course/ex24/rtl/Ethernet/OC/eth_rxcounters.v" 151 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.029 ns + " "Info: + Micro setup delay of destination is 0.029 ns" {  } { { "../rtl/Ethernet/OC/eth_receivecontrol.v" "" { Text "C:/altera/FPGA_course/ex24/rtl/Ethernet/OC/eth_receivecontrol.v" 351 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "11.431 ns" { T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[8] T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCntDelayed[8]~29 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCntDelayed[13]~38 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_macstatus:macstatus1|LessThan1~220COUT1_299 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_macstatus:macstatus1|LessThan1~215COUT1_300 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_macstatus:macstatus1|LessThan1~208 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|SetPauseTimer T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[7]~1084 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "11.431 ns" { T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[8] T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCntDelayed[8]~29 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCntDelayed[13]~38 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_macstatus:macstatus1|LessThan1~220COUT1_299 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_macstatus:macstatus1|LessThan1~215COUT1_300 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_macstatus:macstatus1|LessThan1~208 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|SetPauseTimer T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[7]~1084 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[0] } { 0.000ns 1.536ns 0.000ns 1.786ns 0.000ns 0.000ns 1.584ns 1.838ns 1.536ns } { 0.000ns 0.533ns 0.523ns 0.333ns 0.062ns 0.468ns 0.340ns 0.225ns 0.667ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.020 ns" { mrx_clk_pad_i T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.020 ns" { mrx_clk_pad_i mrx_clk_pad_i~out0 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[0] } { 0.000ns 0.000ns 4.338ns } { 0.000ns 1.135ns 0.547ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.020 ns" { mrx_clk_pad_i T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[8] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.020 ns" { mrx_clk_pad_i mrx_clk_pad_i~out0 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[8] } { 0.000ns 0.000ns 4.338ns } { 0.000ns 1.135ns 0.547ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altpll0:\\use_dll:dll\|altpll:altpll_component\|_clk0 register T8052:u0\|T51:core51\|PC\[10\] register T8052:u0\|T51:core51\|PC\[10\] 633 ps " "Info: Minimum slack time is 633 ps for clock \"altpll0:\\use_dll:dll\|altpll:altpll_component\|_clk0\" between source register \"T8052:u0\|T51:core51\|PC\[10\]\" and destination register \"T8052:u0\|T51:core51\|PC\[10\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.472 ns + Shortest register register " "Info: + Shortest register to register delay is 0.472 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns T8052:u0\|T51:core51\|PC\[10\] 1 REG LC_X22_Y4_N6 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X22_Y4_N6; Fanout = 18; REG Node = 'T8052:u0\|T51:core51\|PC\[10\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { T8052:u0|T51:core51|PC[10] } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/T51.vhd" 984 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.472 ns) 0.472 ns T8052:u0\|T51:core51\|PC\[10\] 2 REG LC_X22_Y4_N6 18 " "Info: 2: + IC(0.000 ns) + CELL(0.472 ns) = 0.472 ns; Loc. = LC_X22_Y4_N6; Fanout = 18; REG Node = 'T8052:u0\|T51:core51\|PC\[10\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.472 ns" { T8052:u0|T51:core51|PC[10] T8052:u0|T51:core51|PC[10] } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/T51.vhd" 984 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.472 ns ( 100.00 % ) " "Info: Total cell delay = 0.472 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.472 ns" { T8052:u0|T51:core51|PC[10] T8052:u0|T51:core51|PC[10] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "0.472 ns" { T8052:u0|T51:core51|PC[10] T8052:u0|T51:core51|PC[10] } { 0.000ns 0.000ns } { 0.000ns 0.472ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.161 ns - Smallest register register " "Info: - Smallest register to register requirement is -0.161 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -1.580 ns " "Info: + Latch edge is -1.580 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll0:\\use_dll:dll\|altpll:altpll_component\|_clk0 40.000 ns -1.580 ns  50 " "Info: Clock period of Destination clock \"altpll0:\\use_dll:dll\|altpll:altpll_component\|_clk0\" is 40.000 ns with  offset of -1.580 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch -1.580 ns " "Info: - Launch edge is -1.580 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll0:\\use_dll:dll\|altpll:altpll_component\|_clk0 40.000 ns -1.580 ns  50 " "Info: Clock period of Source clock \"altpll0:\\use_dll:dll\|altpll:altpll_component\|_clk0\" is 40.000 ns with  offset of -1.580 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:\\use_dll:dll\|altpll:altpll_component\|_clk0 destination 1.881 ns + Longest register " "Info: + Longest clock path from clock \"altpll0:\\use_dll:dll\|altpll:altpll_component\|_clk0\" to destination register is 1.881 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:\\use_dll:dll\|altpll:altpll_component\|_clk0 1 CLK PLL_2 2979 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 2979; CLK Node = 'altpll0:\\use_dll:dll\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { altpll0:\use_dll:dll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/altpll.tdf" 767 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.334 ns) + CELL(0.547 ns) 1.881 ns T8052:u0\|T51:core51\|PC\[10\] 2 REG LC_X22_Y4_N6 18 " "Info: 2: + IC(1.334 ns) + CELL(0.547 ns) = 1.881 ns; Loc. = LC_X22_Y4_N6; Fanout = 18; REG Node = 'T8052:u0\|T51:core51\|PC\[10\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.881 ns" { altpll0:\use_dll:dll|altpll:altpll_component|_clk0 T8052:u0|T51:core51|PC[10] } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/T51.vhd" 984 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.547 ns ( 29.08 % ) " "Info: Total cell delay = 0.547 ns ( 29.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.334 ns ( 70.92 % ) " "Info: Total interconnect delay = 1.334 ns ( 70.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.881 ns" { altpll0:\use_dll:dll|altpll:altpll_component|_clk0 T8052:u0|T51:core51|PC[10] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.881 ns" { altpll0:\use_dll:dll|altpll:altpll_component|_clk0 T8052:u0|T51:core51|PC[10] } { 0.000ns 1.334ns } { 0.000ns 0.547ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:\\use_dll:dll\|altpll:altpll_component\|_clk0 source 1.881 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll0:\\use_dll:dll\|altpll:altpll_component\|_clk0\" to source register is 1.881 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:\\use_dll:dll\|altpll:altpll_component\|_clk0 1 CLK PLL_2 2979 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 2979; CLK Node = 'altpll0:\\use_dll:dll\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { altpll0:\use_dll:dll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/altpll.tdf" 767 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.334 ns) + CELL(0.547 ns) 1.881 ns T8052:u0\|T51:core51\|PC\[10\] 2 REG LC_X22_Y4_N6 18 " "Info: 2: + IC(1.334 ns) + CELL(0.547 ns) = 1.881 ns; Loc. = LC_X22_Y4_N6; Fanout = 18; REG Node = 'T8052:u0\|T51:core51\|PC\[10\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.881 ns" { altpll0:\use_dll:dll|altpll:altpll_component|_clk0 T8052:u0|T51:core51|PC[10] } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/T51.vhd" 984 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.547 ns ( 29.08 % ) " "Info: Total cell delay = 0.547 ns ( 29.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.334 ns ( 70.92 % ) " "Info: Total interconnect delay = 1.334 ns ( 70.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.881 ns" { altpll0:\use_dll:dll|altpll:altpll_component|_clk0 T8052:u0|T51:core51|PC[10] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.881 ns" { altpll0:\use_dll:dll|altpll:altpll_component|_clk0 T8052:u0|T51:core51|PC[10] } { 0.000ns 1.334ns } { 0.000ns 0.547ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.881 ns" { altpll0:\use_dll:dll|altpll:altpll_component|_clk0 T8052:u0|T51:core51|PC[10] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.881 ns" { altpll0:\use_dll:dll|altpll:altpll_component|_clk0 T8052:u0|T51:core51|PC[10] } { 0.000ns 1.334ns } { 0.000ns 0.547ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.881 ns" { altpll0:\use_dll:dll|altpll:altpll_component|_clk0 T8052:u0|T51:core51|PC[10] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.881 ns" { altpll0:\use_dll:dll|altpll:altpll_component|_clk0 T8052:u0|T51:core51|PC[10] } { 0.000ns 1.334ns } { 0.000ns 0.547ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns - " "Info: - Micro clock to output delay of source is 0.173 ns" {  } { { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/T51.vhd" 984 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.012 ns + " "Info: + Micro hold delay of destination is 0.012 ns" {  } { { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/T51.vhd" 984 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.881 ns" { altpll0:\use_dll:dll|altpll:altpll_component|_clk0 T8052:u0|T51:core51|PC[10] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.881 ns" { altpll0:\use_dll:dll|altpll:altpll_component|_clk0 T8052:u0|T51:core51|PC[10] } { 0.000ns 1.334ns } { 0.000ns 0.547ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.881 ns" { altpll0:\use_dll:dll|altpll:altpll_component|_clk0 T8052:u0|T51:core51|PC[10] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.881 ns" { altpll0:\use_dll:dll|altpll:altpll_component|_clk0 T8052:u0|T51:core51|PC[10] } { 0.000ns 1.334ns } { 0.000ns 0.547ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.472 ns" { T8052:u0|T51:core51|PC[10] T8052:u0|T51:core51|PC[10] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "0.472 ns" { T8052:u0|T51:core51|PC[10] T8052:u0|T51:core51|PC[10] } { 0.000ns 0.000ns } { 0.000ns 0.472ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.881 ns" { altpll0:\use_dll:dll|altpll:altpll_component|_clk0 T8052:u0|T51:core51|PC[10] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.881 ns" { altpll0:\use_dll:dll|altpll:altpll_component|_clk0 T8052:u0|T51:core51|PC[10] } { 0.000ns 1.334ns } { 0.000ns 0.547ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.881 ns" { altpll0:\use_dll:dll|altpll:altpll_component|_clk0 T8052:u0|T51:core51|PC[10] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.881 ns" { altpll0:\use_dll:dll|altpll:altpll_component|_clk0 T8052:u0|T51:core51|PC[10] } { 0.000ns 1.334ns } { 0.000ns 0.547ns } } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_TSU_RESULT" "T8052:u0\|T51:core51\|SFR_RData_r\[6\] Ps2Dat_io clk_50MHz 12.181 ns register " "Info: tsu for register \"T8052:u0\|T51:core51\|SFR_RData_r\[6\]\" (data pin = \"Ps2Dat_io\", clock pin = \"clk_50MHz\") is 12.181 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.407 ns + Longest pin register " "Info: + Longest pin to register delay is 12.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Ps2Dat_io 1 PIN PIN_G15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_G15; Fanout = 1; PIN Node = 'Ps2Dat_io'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { Ps2Dat_io } "NODE_NAME" } } { "../rtl/FPGA/T8052_Toplevel_Ethernet.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/FPGA/T8052_Toplevel_Ethernet.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns Ps2Dat_io~0 2 COMB IOC_X53_Y20_N1 3 " "Info: 2: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = IOC_X53_Y20_N1; Fanout = 3; COMB Node = 'Ps2Dat_io~0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.130 ns" { Ps2Dat_io Ps2Dat_io~0 } "NODE_NAME" } } { "../rtl/FPGA/T8052_Toplevel_Ethernet.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/FPGA/T8052_Toplevel_Ethernet.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.658 ns) + CELL(0.454 ns) 7.242 ns T8052:u0\|T51:core51\|SFR_RData\[6\]~1636 3 COMB LC_X40_Y11_N3 1 " "Info: 3: + IC(5.658 ns) + CELL(0.454 ns) = 7.242 ns; Loc. = LC_X40_Y11_N3; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|SFR_RData\[6\]~1636'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.112 ns" { Ps2Dat_io~0 T8052:u0|T51:core51|SFR_RData[6]~1636 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/T51.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.349 ns) + CELL(0.088 ns) 7.679 ns T8052:u0\|T51:core51\|SFR_RData\[6\]~1637 4 COMB LC_X40_Y11_N0 1 " "Info: 4: + IC(0.349 ns) + CELL(0.088 ns) = 7.679 ns; Loc. = LC_X40_Y11_N0; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|SFR_RData\[6\]~1637'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.437 ns" { T8052:u0|T51:core51|SFR_RData[6]~1636 T8052:u0|T51:core51|SFR_RData[6]~1637 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/T51.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.513 ns) + CELL(0.088 ns) 9.280 ns T8052:u0\|T51:core51\|SFR_RData\[6\]~1638 5 COMB LC_X31_Y9_N1 1 " "Info: 5: + IC(1.513 ns) + CELL(0.088 ns) = 9.280 ns; Loc. = LC_X31_Y9_N1; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|SFR_RData\[6\]~1638'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.601 ns" { T8052:u0|T51:core51|SFR_RData[6]~1637 T8052:u0|T51:core51|SFR_RData[6]~1638 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/T51.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.330 ns) + CELL(0.088 ns) 9.698 ns T8052:u0\|T51:core51\|SFR_RData\[6\]~1639 6 COMB LC_X31_Y9_N8 1 " "Info: 6: + IC(0.330 ns) + CELL(0.088 ns) = 9.698 ns; Loc. = LC_X31_Y9_N8; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|SFR_RData\[6\]~1639'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.418 ns" { T8052:u0|T51:core51|SFR_RData[6]~1638 T8052:u0|T51:core51|SFR_RData[6]~1639 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/T51.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.196 ns) + CELL(0.088 ns) 10.982 ns T8052:u0\|T51:core51\|SFR_RData\[6\]~1640 7 COMB LC_X29_Y10_N2 1 " "Info: 7: + IC(1.196 ns) + CELL(0.088 ns) = 10.982 ns; Loc. = LC_X29_Y10_N2; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|SFR_RData\[6\]~1640'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.284 ns" { T8052:u0|T51:core51|SFR_RData[6]~1639 T8052:u0|T51:core51|SFR_RData[6]~1640 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/T51.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.088 ns) 11.210 ns T8052:u0\|T51:core51\|SFR_RData\[6\]~1641 8 COMB LC_X29_Y10_N3 1 " "Info: 8: + IC(0.140 ns) + CELL(0.088 ns) = 11.210 ns; Loc. = LC_X29_Y10_N3; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|SFR_RData\[6\]~1641'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.228 ns" { T8052:u0|T51:core51|SFR_RData[6]~1640 T8052:u0|T51:core51|SFR_RData[6]~1641 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/T51.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.088 ns) 11.616 ns T8052:u0\|T51:core51\|SFR_RData\[6\]~1642 9 COMB LC_X29_Y10_N0 1 " "Info: 9: + IC(0.318 ns) + CELL(0.088 ns) = 11.616 ns; Loc. = LC_X29_Y10_N0; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|SFR_RData\[6\]~1642'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.406 ns" { T8052:u0|T51:core51|SFR_RData[6]~1641 T8052:u0|T51:core51|SFR_RData[6]~1642 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/T51.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.088 ns) 11.844 ns T8052:u0\|T51:core51\|SFR_RData\[6\]~1643 10 COMB LC_X29_Y10_N1 1 " "Info: 10: + IC(0.140 ns) + CELL(0.088 ns) = 11.844 ns; Loc. = LC_X29_Y10_N1; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|SFR_RData\[6\]~1643'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.228 ns" { T8052:u0|T51:core51|SFR_RData[6]~1642 T8052:u0|T51:core51|SFR_RData[6]~1643 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/T51.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.325 ns) + CELL(0.238 ns) 12.407 ns T8052:u0\|T51:core51\|SFR_RData_r\[6\] 11 REG LC_X29_Y10_N4 2 " "Info: 11: + IC(0.325 ns) + CELL(0.238 ns) = 12.407 ns; Loc. = LC_X29_Y10_N4; Fanout = 2; REG Node = 'T8052:u0\|T51:core51\|SFR_RData_r\[6\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.563 ns" { T8052:u0|T51:core51|SFR_RData[6]~1643 T8052:u0|T51:core51|SFR_RData_r[6] } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/T51.vhd" 1177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.438 ns ( 19.65 % ) " "Info: Total cell delay = 2.438 ns ( 19.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.969 ns ( 80.35 % ) " "Info: Total interconnect delay = 9.969 ns ( 80.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "12.407 ns" { Ps2Dat_io Ps2Dat_io~0 T8052:u0|T51:core51|SFR_RData[6]~1636 T8052:u0|T51:core51|SFR_RData[6]~1637 T8052:u0|T51:core51|SFR_RData[6]~1638 T8052:u0|T51:core51|SFR_RData[6]~1639 T8052:u0|T51:core51|SFR_RData[6]~1640 T8052:u0|T51:core51|SFR_RData[6]~1641 T8052:u0|T51:core51|SFR_RData[6]~1642 T8052:u0|T51:core51|SFR_RData[6]~1643 T8052:u0|T51:core51|SFR_RData_r[6] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "12.407 ns" { Ps2Dat_io Ps2Dat_io~0 T8052:u0|T51:core51|SFR_RData[6]~1636 T8052:u0|T51:core51|SFR_RData[6]~1637 T8052:u0|T51:core51|SFR_RData[6]~1638 T8052:u0|T51:core51|SFR_RData[6]~1639 T8052:u0|T51:core51|SFR_RData[6]~1640 T8052:u0|T51:core51|SFR_RData[6]~1641 T8052:u0|T51:core51|SFR_RData[6]~1642 T8052:u0|T51:core51|SFR_RData[6]~1643 T8052:u0|T51:core51|SFR_RData_r[6] } { 0.000ns 0.000ns 5.658ns 0.349ns 1.513ns 0.330ns 1.196ns 0.140ns 0.318ns 0.140ns 0.325ns } { 0.000ns 1.130ns 0.454ns 0.088ns 0.088ns 0.088ns 0.088ns 0.088ns 0.088ns 0.088ns 0.238ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.029 ns + " "Info: + Micro setup delay of destination is 0.029 ns" {  } { { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/T51.vhd" 1177 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_PLL_OFFSET" "clk_50MHz altpll0:\\use_dll:dll\|altpll:altpll_component\|_clk0 -1.580 ns - " "Info: - Offset between input clock \"clk_50MHz\" and output clock \"altpll0:\\use_dll:dll\|altpll:altpll_component\|_clk0\" is -1.580 ns" {  } { { "../rtl/FPGA/T8052_Toplevel_Ethernet.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/FPGA/T8052_Toplevel_Ethernet.vhd" 25 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/altpll.tdf" 767 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:\\use_dll:dll\|altpll:altpll_component\|_clk0 destination 1.835 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll0:\\use_dll:dll\|altpll:altpll_component\|_clk0\" to destination register is 1.835 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:\\use_dll:dll\|altpll:altpll_component\|_clk0 1 CLK PLL_2 2979 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 2979; CLK Node = 'altpll0:\\use_dll:dll\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { altpll0:\use_dll:dll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/altpll.tdf" 767 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.288 ns) + CELL(0.547 ns) 1.835 ns T8052:u0\|T51:core51\|SFR_RData_r\[6\] 2 REG LC_X29_Y10_N4 2 " "Info: 2: + IC(1.288 ns) + CELL(0.547 ns) = 1.835 ns; Loc. = LC_X29_Y10_N4; Fanout = 2; REG Node = 'T8052:u0\|T51:core51\|SFR_RData_r\[6\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.835 ns" { altpll0:\use_dll:dll|altpll:altpll_component|_clk0 T8052:u0|T51:core51|SFR_RData_r[6] } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/T51.vhd" 1177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.547 ns ( 29.81 % ) " "Info: Total cell delay = 0.547 ns ( 29.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.288 ns ( 70.19 % ) " "Info: Total interconnect delay = 1.288 ns ( 70.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.835 ns" { altpll0:\use_dll:dll|altpll:altpll_component|_clk0 T8052:u0|T51:core51|SFR_RData_r[6] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.835 ns" { altpll0:\use_dll:dll|altpll:altpll_component|_clk0 T8052:u0|T51:core51|SFR_RData_r[6] } { 0.000ns 1.288ns } { 0.000ns 0.547ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "12.407 ns" { Ps2Dat_io Ps2Dat_io~0 T8052:u0|T51:core51|SFR_RData[6]~1636 T8052:u0|T51:core51|SFR_RData[6]~1637 T8052:u0|T51:core51|SFR_RData[6]~1638 T8052:u0|T51:core51|SFR_RData[6]~1639 T8052:u0|T51:core51|SFR_RData[6]~1640 T8052:u0|T51:core51|SFR_RData[6]~1641 T8052:u0|T51:core51|SFR_RData[6]~1642 T8052:u0|T51:core51|SFR_RData[6]~1643 T8052:u0|T51:core51|SFR_RData_r[6] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "12.407 ns" { Ps2Dat_io Ps2Dat_io~0 T8052:u0|T51:core51|SFR_RData[6]~1636 T8052:u0|T51:core51|SFR_RData[6]~1637 T8052:u0|T51:core51|SFR_RData[6]~1638 T8052:u0|T51:core51|SFR_RData[6]~1639 T8052:u0|T51:core51|SFR_RData[6]~1640 T8052:u0|T51:core51|SFR_RData[6]~1641 T8052:u0|T51:core51|SFR_RData[6]~1642 T8052:u0|T51:core51|SFR_RData[6]~1643 T8052:u0|T51:core51|SFR_RData_r[6] } { 0.000ns 0.000ns 5.658ns 0.349ns 1.513ns 0.330ns 1.196ns 0.140ns 0.318ns 0.140ns 0.325ns } { 0.000ns 1.130ns 0.454ns 0.088ns 0.088ns 0.088ns 0.088ns 0.088ns 0.088ns 0.088ns 0.238ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.835 ns" { altpll0:\use_dll:dll|altpll:altpll_component|_clk0 T8052:u0|T51:core51|SFR_RData_r[6] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.835 ns" { altpll0:\use_dll:dll|altpll:altpll_component|_clk0 T8052:u0|T51:core51|SFR_RData_r[6] } { 0.000ns 1.288ns } { 0.000ns 0.547ns } } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "mtx_clk_pad_i mtxd_pad_o\[0\] T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_txethmac:txethmac1\|MTxD\[0\] 13.635 ns register " "Info: tco from clock \"mtx_clk_pad_i\" to destination pin \"mtxd_pad_o\[0\]\" through register \"T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_txethmac:txethmac1\|MTxD\[0\]\" is 13.635 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "mtx_clk_pad_i source 7.101 ns + Longest register " "Info: + Longest clock path from clock \"mtx_clk_pad_i\" to source register is 7.101 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.135 ns) 1.135 ns mtx_clk_pad_i 1 CLK PIN_T9 231 " "Info: 1: + IC(0.000 ns) + CELL(1.135 ns) = 1.135 ns; Loc. = PIN_T9; Fanout = 231; CLK Node = 'mtx_clk_pad_i'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { mtx_clk_pad_i } "NODE_NAME" } } { "../rtl/FPGA/T8052_Toplevel_Ethernet.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/FPGA/T8052_Toplevel_Ethernet.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.419 ns) + CELL(0.547 ns) 7.101 ns T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_txethmac:txethmac1\|MTxD\[0\] 2 REG LC_X40_Y22_N9 4 " "Info: 2: + IC(5.419 ns) + CELL(0.547 ns) = 7.101 ns; Loc. = LC_X40_Y22_N9; Fanout = 4; REG Node = 'T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_txethmac:txethmac1\|MTxD\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.966 ns" { mtx_clk_pad_i T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|MTxD[0] } "NODE_NAME" } } { "../rtl/Ethernet/OC/eth_txethmac.v" "" { Text "C:/altera/FPGA_course/ex24/rtl/Ethernet/OC/eth_txethmac.v" 394 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.682 ns ( 23.69 % ) " "Info: Total cell delay = 1.682 ns ( 23.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.419 ns ( 76.31 % ) " "Info: Total interconnect delay = 5.419 ns ( 76.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.101 ns" { mtx_clk_pad_i T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|MTxD[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.101 ns" { mtx_clk_pad_i mtx_clk_pad_i~out0 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|MTxD[0] } { 0.000ns 0.000ns 5.419ns } { 0.000ns 1.135ns 0.547ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns + " "Info: + Micro clock to output delay of source is 0.173 ns" {  } { { "../rtl/Ethernet/OC/eth_txethmac.v" "" { Text "C:/altera/FPGA_course/ex24/rtl/Ethernet/OC/eth_txethmac.v" 394 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.361 ns + Longest register pin " "Info: + Longest register to pin delay is 6.361 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_txethmac:txethmac1\|MTxD\[0\] 1 REG LC_X40_Y22_N9 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X40_Y22_N9; Fanout = 4; REG Node = 'T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_txethmac:txethmac1\|MTxD\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|MTxD[0] } "NODE_NAME" } } { "../rtl/Ethernet/OC/eth_txethmac.v" "" { Text "C:/altera/FPGA_course/ex24/rtl/Ethernet/OC/eth_txethmac.v" 394 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.739 ns) + CELL(1.622 ns) 6.361 ns mtxd_pad_o\[0\] 2 PIN PIN_M10 0 " "Info: 2: + IC(4.739 ns) + CELL(1.622 ns) = 6.361 ns; Loc. = PIN_M10; Fanout = 0; PIN Node = 'mtxd_pad_o\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.361 ns" { T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|MTxD[0] mtxd_pad_o[0] } "NODE_NAME" } } { "../rtl/FPGA/T8052_Toplevel_Ethernet.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/FPGA/T8052_Toplevel_Ethernet.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.622 ns ( 25.50 % ) " "Info: Total cell delay = 1.622 ns ( 25.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.739 ns ( 74.50 % ) " "Info: Total interconnect delay = 4.739 ns ( 74.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.361 ns" { T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|MTxD[0] mtxd_pad_o[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.361 ns" { T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|MTxD[0] mtxd_pad_o[0] } { 0.000ns 4.739ns } { 0.000ns 1.622ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.101 ns" { mtx_clk_pad_i T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|MTxD[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.101 ns" { mtx_clk_pad_i mtx_clk_pad_i~out0 T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|MTxD[0] } { 0.000ns 0.000ns 5.419ns } { 0.000ns 1.135ns 0.547ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.361 ns" { T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|MTxD[0] mtxd_pad_o[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.361 ns" { T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|MTxD[0] mtxd_pad_o[0] } { 0.000ns 4.739ns } { 0.000ns 1.622ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "SWITCH1 ETH_Reset_o 16.914 ns Longest " "Info: Longest tpd from source pin \"SWITCH1\" to destination pin \"ETH_Reset_o\" is 16.914 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.135 ns) 1.135 ns SWITCH1 1 PIN PIN_T15 7 " "Info: 1: + IC(0.000 ns) + CELL(1.135 ns) = 1.135 ns; Loc. = PIN_T15; Fanout = 7; PIN Node = 'SWITCH1'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SWITCH1 } "NODE_NAME" } } { "../rtl/FPGA/T8052_Toplevel_Ethernet.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/FPGA/T8052_Toplevel_Ethernet.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(8.010 ns) + CELL(0.088 ns) 9.233 ns Reset_n 2 COMB LC_X11_Y13_N7 1786 " "Info: 2: + IC(8.010 ns) + CELL(0.088 ns) = 9.233 ns; Loc. = LC_X11_Y13_N7; Fanout = 1786; COMB Node = 'Reset_n'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.098 ns" { SWITCH1 Reset_n } "NODE_NAME" } } { "../rtl/FPGA/T8052_Toplevel_Ethernet.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/FPGA/T8052_Toplevel_Ethernet.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.047 ns) + CELL(1.634 ns) 16.914 ns ETH_Reset_o 3 PIN PIN_F14 0 " "Info: 3: + IC(6.047 ns) + CELL(1.634 ns) = 16.914 ns; Loc. = PIN_F14; Fanout = 0; PIN Node = 'ETH_Reset_o'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.681 ns" { Reset_n ETH_Reset_o } "NODE_NAME" } } { "../rtl/FPGA/T8052_Toplevel_Ethernet.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/FPGA/T8052_Toplevel_Ethernet.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.857 ns ( 16.89 % ) " "Info: Total cell delay = 2.857 ns ( 16.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "14.057 ns ( 83.11 % ) " "Info: Total interconnect delay = 14.057 ns ( 83.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "16.914 ns" { SWITCH1 Reset_n ETH_Reset_o } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "16.914 ns" { SWITCH1 SWITCH1~out0 Reset_n ETH_Reset_o } { 0.000ns 0.000ns 8.010ns 6.047ns } { 0.000ns 1.135ns 0.088ns 1.634ns } } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "sld_hub:sld_hub_inst\|sld_dffex:IRF_ENA\|Q\[0\] altera_internal_jtag altera_internal_jtag~TCKUTAP 2.598 ns register " "Info: th for register \"sld_hub:sld_hub_inst\|sld_dffex:IRF_ENA\|Q\[0\]\" (data pin = \"altera_internal_jtag\", clock pin = \"altera_internal_jtag~TCKUTAP\") is 2.598 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.135 ns + Longest register " "Info: + Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.135 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y13_N1 537 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y13_N1; Fanout = 537; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.588 ns) + CELL(0.547 ns) 4.135 ns sld_hub:sld_hub_inst\|sld_dffex:IRF_ENA\|Q\[0\] 2 REG LC_X15_Y15_N1 5 " "Info: 2: + IC(3.588 ns) + CELL(0.547 ns) = 4.135 ns; Loc. = LC_X15_Y15_N1; Fanout = 5; REG Node = 'sld_hub:sld_hub_inst\|sld_dffex:IRF_ENA\|Q\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.135 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0] } "NODE_NAME" } } { "../../../quartus60/libraries/megafunctions/sld_dffex.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_dffex.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.547 ns ( 13.23 % ) " "Info: Total cell delay = 0.547 ns ( 13.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.588 ns ( 86.77 % ) " "Info: Total interconnect delay = 3.588 ns ( 86.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.135 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.135 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0] } { 0.000ns 3.588ns } { 0.000ns 0.547ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.012 ns + " "Info: + Micro hold delay of destination is 0.012 ns" {  } { { "../../../quartus60/libraries/megafunctions/sld_dffex.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_dffex.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.549 ns - Shortest pin register " "Info: - Shortest pin to register delay is 1.549 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag 1 PIN JTAG_X1_Y13_N1 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y13_N1; Fanout = 11; PIN Node = 'altera_internal_jtag'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.460 ns) + CELL(0.089 ns) 1.549 ns sld_hub:sld_hub_inst\|sld_dffex:IRF_ENA\|Q\[0\] 2 REG LC_X15_Y15_N1 5 " "Info: 2: + IC(1.460 ns) + CELL(0.089 ns) = 1.549 ns; Loc. = LC_X15_Y15_N1; Fanout = 5; REG Node = 'sld_hub:sld_hub_inst\|sld_dffex:IRF_ENA\|Q\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.549 ns" { altera_internal_jtag sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0] } "NODE_NAME" } } { "../../../quartus60/libraries/megafunctions/sld_dffex.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_dffex.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.089 ns ( 5.75 % ) " "Info: Total cell delay = 0.089 ns ( 5.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.460 ns ( 94.25 % ) " "Info: Total interconnect delay = 1.460 ns ( 94.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.549 ns" { altera_internal_jtag sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.549 ns" { altera_internal_jtag sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0] } { 0.000ns 1.460ns } { 0.000ns 0.089ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.135 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.135 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0] } { 0.000ns 3.588ns } { 0.000ns 0.547ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.549 ns" { altera_internal_jtag sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.549 ns" { altera_internal_jtag sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0] } { 0.000ns 1.460ns } { 0.000ns 0.089ns } } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITAN_REQUIREMENTS_MET" "" "Info: All timing requirements were met. See Report window for more details." {  } {  } 0 0 "All timing requirements were met. See Report window for more details." 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 12 10:41:10 2006 " "Info: Processing ended: Tue Dec 12 10:41:10 2006" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Info: Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
