

================================================================
== Vivado HLS Report for 'Userplane_L1_Data_Gen'
================================================================
* Date:           Wed Mar 17 19:03:53 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        12_Dummy_L1_to_UPLANE
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     3.076|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    2|    2|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     143|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      87|    -|
|Register         |        -|      -|     165|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     165|     230|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln700_1_fu_147_p2             |     +    |      0|  0|  12|           4|           1|
    |add_ln700_fu_165_p2               |     +    |      0|  0|  15|           6|           1|
    |L1_data_out_V_1_load_A            |    and   |      0|  0|   2|           1|           1|
    |L1_data_out_V_1_load_B            |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_condition_165                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_178                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_187                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_192                  |    and   |      0|  0|   2|           1|           1|
    |L1_data_out_V_1_state_cmp_full    |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln10_1_fu_209_p2             |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln10_fu_204_p2               |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln879_1_fu_177_p2            |   icmp   |      0|  0|  11|           6|           4|
    |icmp_ln879_fu_141_p2              |   icmp   |      0|  0|   9|           4|           2|
    |ap_block_pp0_stage0_11001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2_io                |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_io                |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |    or    |      0|  0|   2|           1|           1|
    |or_ln215_fu_222_p2                |    or    |      0|  0|   2|           1|           1|
    |select_ln215_1_fu_228_p3          |  select  |      0|  0|   9|           1|           9|
    |select_ln215_2_fu_240_p3          |  select  |      0|  0|   6|           1|           6|
    |select_ln215_3_fu_248_p3          |  select  |      0|  0|   6|           1|           6|
    |select_ln215_4_fu_260_p3          |  select  |      0|  0|   6|           1|           5|
    |select_ln215_5_fu_268_p3          |  select  |      0|  0|   7|           1|           7|
    |select_ln215_fu_214_p3            |  select  |      0|  0|   9|           1|           9|
    |select_ln68_fu_183_p3             |  select  |      0|  0|   3|           1|           3|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 143|          46|          70|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |L1_data_out_V_1_data_in               |  15|          3|   64|        192|
    |L1_data_out_V_1_data_out              |   9|          2|   64|        128|
    |L1_data_out_V_1_state                 |  15|          3|    2|          6|
    |L1_data_out_V_TDATA_blk_n             |   9|          2|    1|          2|
    |ap_phi_mux_storemerge1_phi_fu_112_p4  |  15|          3|    2|          6|
    |data_src_state                        |  15|          3|    2|          6|
    |section_count_V                       |   9|          2|    4|          8|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  87|         18|  139|        348|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |L1_data_out_V_1_payload_A                  |  64|   0|   64|          0|
    |L1_data_out_V_1_payload_B                  |  64|   0|   64|          0|
    |L1_data_out_V_1_sel_rd                     |   1|   0|    1|          0|
    |L1_data_out_V_1_sel_wr                     |   1|   0|    1|          0|
    |L1_data_out_V_1_state                      |   2|   0|    2|          0|
    |ap_CS_fsm                                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |   1|   0|    1|          0|
    |data_src_state                             |   2|   0|    2|          0|
    |data_src_state_load_reg_311                |   2|   0|    2|          0|
    |data_src_state_load_reg_311_pp0_iter1_reg  |   2|   0|    2|          0|
    |section_count_V                            |   4|   0|    4|          0|
    |sym_count_V                                |   6|   0|    6|          0|
    |t_V_reg_316                                |   6|   0|    6|          0|
    |t_V_reg_316_pp0_iter1_reg                  |   6|   0|    6|          0|
    |trunc_ln215_reg_322                        |   2|   0|    2|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 165|   0|  165|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+--------------+-----------------------+--------------+
|       RTL Ports      | Dir | Bits|   Protocol   |     Source Object     |    C Type    |
+----------------------+-----+-----+--------------+-----------------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_none | Userplane_L1_Data_Gen | return value |
|ap_rst_n              |  in |    1| ap_ctrl_none | Userplane_L1_Data_Gen | return value |
|L1_data_out_V_TDATA   | out |   64|     axis     |     L1_data_out_V     |    pointer   |
|L1_data_out_V_TVALID  | out |    1|     axis     |     L1_data_out_V     |    pointer   |
|L1_data_out_V_TREADY  |  in |    1|     axis     |     L1_data_out_V     |    pointer   |
|st_out_V              | out |    4|    ap_none   |        st_out_V       |    pointer   |
|symbol_number_V       | out |    6|    ap_none   |    symbol_number_V    |    pointer   |
+----------------------+-----+-----+--------------+-----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.07>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%data_src_state_load = load i2* @data_src_state, align 1" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:28]   --->   Operation 4 'load' 'data_src_state_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%t_V = load i6* @sym_count_V, align 1" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:40]   --->   Operation 5 'load' 't_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.67ns)   --->   "store i2 0, i2* @data_src_state, align 1" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:84]   --->   Operation 6 'store' <Predicate = (data_src_state_load == 2)> <Delay = 0.67>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sec_count_V = load i4* @section_count_V, align 1" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:51]   --->   Operation 7 'load' 'sec_count_V' <Predicate = (data_src_state_load == 1)> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%trunc_ln215 = trunc i4 %sec_count_V to i2" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:54]   --->   Operation 8 'trunc' 'trunc_ln215' <Predicate = (data_src_state_load == 1)> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.72ns)   --->   "%icmp_ln879 = icmp eq i4 %sec_count_V, 2" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:63]   --->   Operation 9 'icmp' 'icmp_ln879' <Predicate = (data_src_state_load == 1)> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879, label %._crit_edge495, label %2" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:63]   --->   Operation 10 'br' <Predicate = (data_src_state_load == 1)> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.79ns)   --->   "%add_ln700_1 = add i4 %sec_count_V, 1" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:74]   --->   Operation 11 'add' 'add_ln700_1' <Predicate = (data_src_state_load == 1 & !icmp_ln879)> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.65ns)   --->   "store i4 %add_ln700_1, i4* @section_count_V, align 1" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:74]   --->   Operation 12 'store' <Predicate = (data_src_state_load == 1 & !icmp_ln879)> <Delay = 0.65>
ST_1 : Operation 13 [1/1] (0.65ns)   --->   "br label %3"   --->   Operation 13 'br' <Predicate = (data_src_state_load == 1 & !icmp_ln879)> <Delay = 0.65>
ST_1 : Operation 14 [1/1] (0.65ns)   --->   "store i4 0, i4* @section_count_V, align 1" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:65]   --->   Operation 14 'store' <Predicate = (data_src_state_load == 1 & icmp_ln879)> <Delay = 0.65>
ST_1 : Operation 15 [1/1] (0.78ns)   --->   "%add_ln700 = add i6 %t_V, 1" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:66]   --->   Operation 15 'add' 'add_ln700' <Predicate = (data_src_state_load == 1 & icmp_ln879)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "store i6 %add_ln700, i6* @sym_count_V, align 1" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:66]   --->   Operation 16 'store' <Predicate = (data_src_state_load == 1 & icmp_ln879)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.78ns)   --->   "%icmp_ln879_1 = icmp eq i6 %add_ln700, 13" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:68]   --->   Operation 17 'icmp' 'icmp_ln879_1' <Predicate = (data_src_state_load == 1 & icmp_ln879)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.17ns)   --->   "%select_ln68 = select i1 %icmp_ln879_1, i2 -2, i2 0" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:68]   --->   Operation 18 'select' 'select_ln68' <Predicate = (data_src_state_load == 1 & icmp_ln879)> <Delay = 0.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.65ns)   --->   "br label %3" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:73]   --->   Operation 19 'br' <Predicate = (data_src_state_load == 1 & icmp_ln879)> <Delay = 0.65>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%storemerge1 = phi i2 [ %select_ln68, %._crit_edge495 ], [ 1, %2 ]" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:68]   --->   Operation 20 'phi' 'storemerge1' <Predicate = (data_src_state_load == 1)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.67ns)   --->   "store i2 %storemerge1, i2* @data_src_state, align 1" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:75]   --->   Operation 21 'store' <Predicate = (data_src_state_load == 1)> <Delay = 0.67>
ST_1 : Operation 22 [1/1] (0.67ns)   --->   "store i2 1, i2* @data_src_state, align 1" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:45]   --->   Operation 22 'store' <Predicate = (data_src_state_load == 0)> <Delay = 0.67>

State 2 <SV = 1> <Delay = 1.13>
ST_2 : Operation 23 [1/1] (0.44ns)   --->   "%icmp_ln10 = icmp eq i2 %trunc_ln215, 0" [aesl_mux_load.3[5 x i15]P.i2.i64:10->12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:54]   --->   Operation 23 'icmp' 'icmp_ln10' <Predicate = (data_src_state_load == 1)> <Delay = 0.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.44ns)   --->   "%icmp_ln10_1 = icmp eq i2 %trunc_ln215, 1" [aesl_mux_load.3[5 x i15]P.i2.i64:10->12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:54]   --->   Operation 24 'icmp' 'icmp_ln10_1' <Predicate = (data_src_state_load == 1)> <Delay = 0.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_1)   --->   "%select_ln215 = select i1 %icmp_ln10_1, i9 -220, i9 -221" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:54]   --->   Operation 25 'select' 'select_ln215' <Predicate = (data_src_state_load == 1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.28ns)   --->   "%or_ln215 = or i1 %icmp_ln10_1, %icmp_ln10" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:54]   --->   Operation 26 'or' 'or_ln215' <Predicate = (data_src_state_load == 1)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln215_1 = select i1 %or_ln215, i9 %select_ln215, i9 -219" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:54]   --->   Operation 27 'select' 'select_ln215_1' <Predicate = (data_src_state_load == 1)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i9 %select_ln215_1 to i12" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:54]   --->   Operation 28 'zext' 'zext_ln215' <Predicate = (data_src_state_load == 1)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_3)   --->   "%select_ln215_2 = select i1 %icmp_ln10_1, i6 -31, i6 0" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:57]   --->   Operation 29 'select' 'select_ln215_2' <Predicate = (data_src_state_load == 1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.38ns) (out node of the LUT)   --->   "%select_ln215_3 = select i1 %or_ln215, i6 %select_ln215_2, i6 -7" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:57]   --->   Operation 30 'select' 'select_ln215_3' <Predicate = (data_src_state_load == 1)> <Delay = 0.38> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln215_1 = zext i6 %select_ln215_3 to i10" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:57]   --->   Operation 31 'zext' 'zext_ln215_1' <Predicate = (data_src_state_load == 1)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node select_ln215_5)   --->   "%select_ln215_4 = select i1 %icmp_ln10_1, i7 24, i7 35" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:58]   --->   Operation 32 'select' 'select_ln215_4' <Predicate = (data_src_state_load == 1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.36ns) (out node of the LUT)   --->   "%select_ln215_5 = select i1 %or_ln215, i7 %select_ln215_4, i7 -42" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:58]   --->   Operation 33 'select' 'select_ln215_5' <Predicate = (data_src_state_load == 1)> <Delay = 0.36> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln215 = sext i7 %select_ln215_5 to i8" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:58]   --->   Operation 34 'sext' 'sext_ln215' <Predicate = (data_src_state_load == 1)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_1 = call i64 @_ssdm_op_BitConcatenate.i64.i12.i12.i2.i10.i8.i20(i12 69, i12 %zext_ln215, i2 0, i10 %zext_ln215_1, i8 %sext_ln215, i20 0)" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:79]   --->   Operation 35 'bitconcatenate' 'tmp_1' <Predicate = (data_src_state_load == 1)> <Delay = 0.00>
ST_2 : Operation 36 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P(i64* %L1_data_out_V, i64 %tmp_1)" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:79]   --->   Operation 36 'write' <Predicate = (data_src_state_load == 1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp = call i64 @_ssdm_op_BitConcatenate.i64.i38.i6.i20(i38 4601157057, i6 %t_V, i20 0)" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:44]   --->   Operation 37 'bitconcatenate' 'tmp' <Predicate = (data_src_state_load == 0)> <Delay = 0.00>
ST_2 : Operation 38 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P(i64* %L1_data_out_V, i64 %tmp)" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:44]   --->   Operation 38 'write' <Predicate = (data_src_state_load == 0)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 3 <SV = 2> <Delay = 0.72>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %L1_data_out_V), !map !68"   --->   Operation 39 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %st_out_V), !map !75"   --->   Operation 40 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i6* %symbol_number_V), !map !79"   --->   Operation 41 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([22 x i8]* @Userplane_L1_Data_Ge) nounwind"   --->   Operation 42 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:5]   --->   Operation 43 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %L1_data_out_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:7]   --->   Operation 44 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:8]   --->   Operation 45 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i6* %symbol_number_V, [8 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:9]   --->   Operation 46 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %st_out_V, [8 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:10]   --->   Operation 47 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i2* @data_src_state, i32 1, [1 x i8]* @p_str) nounwind" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:15]   --->   Operation 48 'specreset' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln301 = zext i2 %data_src_state_load to i4" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:28]   --->   Operation 49 'zext' 'zext_ln301' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i4P(i4* %st_out_V, i4 %zext_ln301)" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:28]   --->   Operation 50 'write' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.72ns)   --->   "switch i2 %data_src_state_load, label %._crit_edge494 [
    i2 0, label %0
    i2 1, label %1
    i2 -2, label %4
  ]" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:30]   --->   Operation 51 'switch' <Predicate = true> <Delay = 0.72>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "br label %._crit_edge494" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:85]   --->   Operation 52 'br' <Predicate = (data_src_state_load == 2)> <Delay = 0.00>
ST_3 : Operation 53 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P(i64* %L1_data_out_V, i64 %tmp_1)" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:79]   --->   Operation 53 'write' <Predicate = (data_src_state_load == 1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "br label %._crit_edge494" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:80]   --->   Operation 54 'br' <Predicate = (data_src_state_load == 1)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i6P(i6* %symbol_number_V, i6 %t_V)" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:43]   --->   Operation 55 'write' <Predicate = (data_src_state_load == 0)> <Delay = 0.00>
ST_3 : Operation 56 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P(i64* %L1_data_out_V, i64 %tmp)" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:44]   --->   Operation 56 'write' <Predicate = (data_src_state_load == 0)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "br label %._crit_edge494" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:47]   --->   Operation 57 'br' <Predicate = (data_src_state_load == 0)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "ret void" [12_Dummy_L1_to_UPLANE/UP_L1_datagen.cpp:87]   --->   Operation 58 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ L1_data_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ st_out_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ symbol_number_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_src_state]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ sym_count_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ section_count_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
data_src_state_load (load          ) [ 0111]
t_V                 (load          ) [ 0111]
store_ln84          (store         ) [ 0000]
sec_count_V         (load          ) [ 0000]
trunc_ln215         (trunc         ) [ 0110]
icmp_ln879          (icmp          ) [ 0100]
br_ln63             (br            ) [ 0000]
add_ln700_1         (add           ) [ 0000]
store_ln74          (store         ) [ 0000]
br_ln0              (br            ) [ 0000]
store_ln65          (store         ) [ 0000]
add_ln700           (add           ) [ 0000]
store_ln66          (store         ) [ 0000]
icmp_ln879_1        (icmp          ) [ 0000]
select_ln68         (select        ) [ 0000]
br_ln73             (br            ) [ 0000]
storemerge1         (phi           ) [ 0000]
store_ln75          (store         ) [ 0000]
store_ln45          (store         ) [ 0000]
icmp_ln10           (icmp          ) [ 0000]
icmp_ln10_1         (icmp          ) [ 0000]
select_ln215        (select        ) [ 0000]
or_ln215            (or            ) [ 0000]
select_ln215_1      (select        ) [ 0000]
zext_ln215          (zext          ) [ 0000]
select_ln215_2      (select        ) [ 0000]
select_ln215_3      (select        ) [ 0000]
zext_ln215_1        (zext          ) [ 0000]
select_ln215_4      (select        ) [ 0000]
select_ln215_5      (select        ) [ 0000]
sext_ln215          (sext          ) [ 0000]
tmp_1               (bitconcatenate) [ 0101]
tmp                 (bitconcatenate) [ 0101]
specbitsmap_ln0     (specbitsmap   ) [ 0000]
specbitsmap_ln0     (specbitsmap   ) [ 0000]
specbitsmap_ln0     (specbitsmap   ) [ 0000]
spectopmodule_ln0   (spectopmodule ) [ 0000]
specpipeline_ln5    (specpipeline  ) [ 0000]
specinterface_ln7   (specinterface ) [ 0000]
specinterface_ln8   (specinterface ) [ 0000]
specinterface_ln9   (specinterface ) [ 0000]
specinterface_ln10  (specinterface ) [ 0000]
specreset_ln15      (specreset     ) [ 0000]
zext_ln301          (zext          ) [ 0000]
write_ln28          (write         ) [ 0000]
switch_ln30         (switch        ) [ 0000]
br_ln85             (br            ) [ 0000]
write_ln79          (write         ) [ 0000]
br_ln80             (br            ) [ 0000]
write_ln43          (write         ) [ 0000]
write_ln44          (write         ) [ 0000]
br_ln47             (br            ) [ 0000]
ret_ln87            (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="L1_data_out_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="L1_data_out_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="st_out_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="st_out_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="symbol_number_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="symbol_number_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_src_state">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_src_state"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sym_count_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sym_count_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="section_count_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="section_count_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i12.i12.i2.i10.i8.i20"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i64P"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i38.i6.i20"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Userplane_L1_Data_Ge"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecReset"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i4P"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i6P"/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="grp_write_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="0" slack="0"/>
<pin id="90" dir="0" index="1" bw="64" slack="0"/>
<pin id="91" dir="0" index="2" bw="64" slack="0"/>
<pin id="92" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln79/2 write_ln44/2 "/>
</bind>
</comp>

<comp id="95" class="1004" name="write_ln28_write_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="0" slack="0"/>
<pin id="97" dir="0" index="1" bw="4" slack="0"/>
<pin id="98" dir="0" index="2" bw="2" slack="0"/>
<pin id="99" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln28/3 "/>
</bind>
</comp>

<comp id="102" class="1004" name="write_ln43_write_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="0" slack="0"/>
<pin id="104" dir="0" index="1" bw="6" slack="0"/>
<pin id="105" dir="0" index="2" bw="6" slack="2"/>
<pin id="106" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln43/3 "/>
</bind>
</comp>

<comp id="109" class="1005" name="storemerge1_reg_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="2" slack="2147483647"/>
<pin id="111" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="storemerge1 (phireg) "/>
</bind>
</comp>

<comp id="112" class="1004" name="storemerge1_phi_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="2" slack="0"/>
<pin id="114" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="115" dir="0" index="2" bw="1" slack="0"/>
<pin id="116" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge1/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="data_src_state_load_load_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="2" slack="0"/>
<pin id="121" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_src_state_load/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="t_V_load_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="6" slack="0"/>
<pin id="125" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_V/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="store_ln84_store_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="0"/>
<pin id="129" dir="0" index="1" bw="2" slack="0"/>
<pin id="130" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln84/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="sec_count_V_load_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="4" slack="0"/>
<pin id="135" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sec_count_V/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="trunc_ln215_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="4" slack="0"/>
<pin id="139" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln215/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="icmp_ln879_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="4" slack="0"/>
<pin id="143" dir="0" index="1" bw="4" slack="0"/>
<pin id="144" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="add_ln700_1_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="4" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_1/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="store_ln74_store_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="4" slack="0"/>
<pin id="155" dir="0" index="1" bw="4" slack="0"/>
<pin id="156" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln74/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="store_ln65_store_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="0"/>
<pin id="161" dir="0" index="1" bw="4" slack="0"/>
<pin id="162" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="add_ln700_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="6" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="store_ln66_store_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="6" slack="0"/>
<pin id="173" dir="0" index="1" bw="6" slack="0"/>
<pin id="174" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln66/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="icmp_ln879_1_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="6" slack="0"/>
<pin id="179" dir="0" index="1" bw="6" slack="0"/>
<pin id="180" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_1/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="select_ln68_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="0"/>
<pin id="185" dir="0" index="1" bw="2" slack="0"/>
<pin id="186" dir="0" index="2" bw="2" slack="0"/>
<pin id="187" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln68/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="store_ln75_store_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="2" slack="0"/>
<pin id="194" dir="0" index="1" bw="2" slack="0"/>
<pin id="195" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln75/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="store_ln45_store_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="0" index="1" bw="2" slack="0"/>
<pin id="201" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="icmp_ln10_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="2" slack="1"/>
<pin id="206" dir="0" index="1" bw="2" slack="0"/>
<pin id="207" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="icmp_ln10_1_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="2" slack="1"/>
<pin id="211" dir="0" index="1" bw="2" slack="0"/>
<pin id="212" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10_1/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="select_ln215_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="9" slack="0"/>
<pin id="217" dir="0" index="2" bw="9" slack="0"/>
<pin id="218" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln215/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="or_ln215_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln215/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="select_ln215_1_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="0" index="1" bw="9" slack="0"/>
<pin id="231" dir="0" index="2" bw="9" slack="0"/>
<pin id="232" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln215_1/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="zext_ln215_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="9" slack="0"/>
<pin id="238" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="select_ln215_2_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="0" index="1" bw="6" slack="0"/>
<pin id="243" dir="0" index="2" bw="6" slack="0"/>
<pin id="244" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln215_2/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="select_ln215_3_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="6" slack="0"/>
<pin id="251" dir="0" index="2" bw="6" slack="0"/>
<pin id="252" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln215_3/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="zext_ln215_1_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="6" slack="0"/>
<pin id="258" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_1/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="select_ln215_4_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="0" index="1" bw="7" slack="0"/>
<pin id="263" dir="0" index="2" bw="7" slack="0"/>
<pin id="264" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln215_4/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="select_ln215_5_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="0" index="1" bw="7" slack="0"/>
<pin id="271" dir="0" index="2" bw="7" slack="0"/>
<pin id="272" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln215_5/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="sext_ln215_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="7" slack="0"/>
<pin id="278" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln215/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="tmp_1_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="64" slack="0"/>
<pin id="282" dir="0" index="1" bw="8" slack="0"/>
<pin id="283" dir="0" index="2" bw="9" slack="0"/>
<pin id="284" dir="0" index="3" bw="1" slack="0"/>
<pin id="285" dir="0" index="4" bw="6" slack="0"/>
<pin id="286" dir="0" index="5" bw="7" slack="0"/>
<pin id="287" dir="0" index="6" bw="1" slack="0"/>
<pin id="288" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="tmp_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="64" slack="0"/>
<pin id="299" dir="0" index="1" bw="34" slack="0"/>
<pin id="300" dir="0" index="2" bw="6" slack="1"/>
<pin id="301" dir="0" index="3" bw="1" slack="0"/>
<pin id="302" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="zext_ln301_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="2" slack="2"/>
<pin id="309" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln301/3 "/>
</bind>
</comp>

<comp id="311" class="1005" name="data_src_state_load_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="2" slack="1"/>
<pin id="313" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="data_src_state_load "/>
</bind>
</comp>

<comp id="316" class="1005" name="t_V_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="6" slack="1"/>
<pin id="318" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="t_V "/>
</bind>
</comp>

<comp id="322" class="1005" name="trunc_ln215_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="2" slack="1"/>
<pin id="324" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln215 "/>
</bind>
</comp>

<comp id="331" class="1005" name="tmp_1_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="64" slack="1"/>
<pin id="333" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="336" class="1005" name="tmp_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="64" slack="1"/>
<pin id="338" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="93"><net_src comp="52" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="0" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="84" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="2" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="107"><net_src comp="86" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="4" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="118"><net_src comp="26" pin="0"/><net_sink comp="112" pin=2"/></net>

<net id="122"><net_src comp="6" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="126"><net_src comp="8" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="131"><net_src comp="12" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="6" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="136"><net_src comp="10" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="140"><net_src comp="133" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="145"><net_src comp="133" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="14" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="151"><net_src comp="133" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="16" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="157"><net_src comp="147" pin="2"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="10" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="163"><net_src comp="18" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="10" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="169"><net_src comp="123" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="20" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="175"><net_src comp="165" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="8" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="181"><net_src comp="165" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="22" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="188"><net_src comp="177" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="24" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="190"><net_src comp="12" pin="0"/><net_sink comp="183" pin=2"/></net>

<net id="191"><net_src comp="183" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="196"><net_src comp="112" pin="4"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="6" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="26" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="6" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="12" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="213"><net_src comp="26" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="219"><net_src comp="209" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="28" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="221"><net_src comp="30" pin="0"/><net_sink comp="214" pin=2"/></net>

<net id="226"><net_src comp="209" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="204" pin="2"/><net_sink comp="222" pin=1"/></net>

<net id="233"><net_src comp="222" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="214" pin="3"/><net_sink comp="228" pin=1"/></net>

<net id="235"><net_src comp="32" pin="0"/><net_sink comp="228" pin=2"/></net>

<net id="239"><net_src comp="228" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="245"><net_src comp="209" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="34" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="247"><net_src comp="36" pin="0"/><net_sink comp="240" pin=2"/></net>

<net id="253"><net_src comp="222" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="240" pin="3"/><net_sink comp="248" pin=1"/></net>

<net id="255"><net_src comp="38" pin="0"/><net_sink comp="248" pin=2"/></net>

<net id="259"><net_src comp="248" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="265"><net_src comp="209" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="40" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="267"><net_src comp="42" pin="0"/><net_sink comp="260" pin=2"/></net>

<net id="273"><net_src comp="222" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="260" pin="3"/><net_sink comp="268" pin=1"/></net>

<net id="275"><net_src comp="44" pin="0"/><net_sink comp="268" pin=2"/></net>

<net id="279"><net_src comp="268" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="289"><net_src comp="46" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="290"><net_src comp="48" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="291"><net_src comp="236" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="292"><net_src comp="12" pin="0"/><net_sink comp="280" pin=3"/></net>

<net id="293"><net_src comp="256" pin="1"/><net_sink comp="280" pin=4"/></net>

<net id="294"><net_src comp="276" pin="1"/><net_sink comp="280" pin=5"/></net>

<net id="295"><net_src comp="50" pin="0"/><net_sink comp="280" pin=6"/></net>

<net id="296"><net_src comp="280" pin="7"/><net_sink comp="88" pin=2"/></net>

<net id="303"><net_src comp="54" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="304"><net_src comp="56" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="305"><net_src comp="50" pin="0"/><net_sink comp="297" pin=3"/></net>

<net id="306"><net_src comp="297" pin="4"/><net_sink comp="88" pin=2"/></net>

<net id="310"><net_src comp="307" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="314"><net_src comp="119" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="319"><net_src comp="123" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="297" pin=2"/></net>

<net id="321"><net_src comp="316" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="325"><net_src comp="137" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="327"><net_src comp="322" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="334"><net_src comp="280" pin="7"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="339"><net_src comp="297" pin="4"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="88" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: L1_data_out_V | {3 }
	Port: st_out_V | {3 }
	Port: symbol_number_V | {3 }
	Port: data_src_state | {1 }
	Port: sym_count_V | {1 }
	Port: section_count_V | {1 }
 - Input state : 
	Port: Userplane_L1_Data_Gen : data_src_state | {1 }
	Port: Userplane_L1_Data_Gen : sym_count_V | {1 }
	Port: Userplane_L1_Data_Gen : section_count_V | {1 }
  - Chain level:
	State 1
		trunc_ln215 : 1
		icmp_ln879 : 1
		br_ln63 : 2
		add_ln700_1 : 1
		store_ln74 : 2
		add_ln700 : 1
		store_ln66 : 2
		icmp_ln879_1 : 2
		select_ln68 : 3
		storemerge1 : 4
		store_ln75 : 5
	State 2
		select_ln215 : 1
		or_ln215 : 1
		select_ln215_1 : 1
		zext_ln215 : 2
		select_ln215_2 : 1
		select_ln215_3 : 2
		zext_ln215_1 : 3
		select_ln215_4 : 1
		select_ln215_5 : 2
		sext_ln215 : 3
		tmp_1 : 4
		write_ln79 : 5
		write_ln44 : 1
	State 3
		write_ln28 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |    select_ln68_fu_183   |    0    |    2    |
|          |   select_ln215_fu_214   |    0    |    9    |
|          |  select_ln215_1_fu_228  |    0    |    9    |
|  select  |  select_ln215_2_fu_240  |    0    |    6    |
|          |  select_ln215_3_fu_248  |    0    |    6    |
|          |  select_ln215_4_fu_260  |    0    |    7    |
|          |  select_ln215_5_fu_268  |    0    |    7    |
|----------|-------------------------|---------|---------|
|          |    icmp_ln879_fu_141    |    0    |    9    |
|   icmp   |   icmp_ln879_1_fu_177   |    0    |    11   |
|          |     icmp_ln10_fu_204    |    0    |    8    |
|          |    icmp_ln10_1_fu_209   |    0    |    8    |
|----------|-------------------------|---------|---------|
|    add   |    add_ln700_1_fu_147   |    0    |    12   |
|          |     add_ln700_fu_165    |    0    |    15   |
|----------|-------------------------|---------|---------|
|    or    |     or_ln215_fu_222     |    0    |    2    |
|----------|-------------------------|---------|---------|
|          |     grp_write_fu_88     |    0    |    0    |
|   write  |  write_ln28_write_fu_95 |    0    |    0    |
|          | write_ln43_write_fu_102 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   trunc  |    trunc_ln215_fu_137   |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |    zext_ln215_fu_236    |    0    |    0    |
|   zext   |   zext_ln215_1_fu_256   |    0    |    0    |
|          |    zext_ln301_fu_307    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   sext   |    sext_ln215_fu_276    |    0    |    0    |
|----------|-------------------------|---------|---------|
|bitconcatenate|       tmp_1_fu_280      |    0    |    0    |
|          |        tmp_fu_297       |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   111   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|data_src_state_load_reg_311|    2   |
|    storemerge1_reg_109    |    2   |
|        t_V_reg_316        |    6   |
|       tmp_1_reg_331       |   64   |
|        tmp_reg_336        |   64   |
|    trunc_ln215_reg_322    |    2   |
+---------------------------+--------+
|           Total           |   140  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_88 |  p2  |   4  |  64  |   256  ||    21   |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   256  ||  0.6935 ||    21   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   111  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   21   |
|  Register |    -   |   140  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   140  |   132  |
+-----------+--------+--------+--------+
