Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Jul  4 10:05:50 2025
| Host         : LAPTOP-PA6R7BEM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file eje1_timing_summary_routed.rpt -pb eje1_timing_summary_routed.pb -rpx eje1_timing_summary_routed.rpx -warn_on_violation
| Design       : eje1
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    7          inf        0.000                      0                    7           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 entrada[1]
                            (input port)
  Destination:            salida[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.772ns  (logic 5.470ns (46.469%)  route 6.302ns (53.531%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  entrada[1] (IN)
                         net (fo=0)                   0.000     0.000    entrada[1]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  entrada_IBUF[1]_inst/O
                         net (fo=5, routed)           3.640     5.099    entrada_IBUF[1]
    SLICE_X65Y28         LUT6 (Prop_lut6_I1_O)        0.124     5.223 r  salida_OBUF[6]_inst_i_2/O
                         net (fo=2, routed)           0.764     5.987    salida_OBUF[6]_inst_i_2_n_0
    SLICE_X65Y27         LUT5 (Prop_lut5_I1_O)        0.150     6.137 r  salida_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.898     8.035    salida_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.738    11.772 r  salida_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.772    salida[3]
    V8                                                                r  salida[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 entrada[1]
                            (input port)
  Destination:            salida[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.763ns  (logic 5.227ns (44.435%)  route 6.536ns (55.565%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  entrada[1] (IN)
                         net (fo=0)                   0.000     0.000    entrada[1]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  entrada_IBUF[1]_inst/O
                         net (fo=5, routed)           3.640     5.099    entrada_IBUF[1]
    SLICE_X64Y28         LUT6 (Prop_lut6_I3_O)        0.124     5.223 r  salida_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.798     6.021    salida_OBUF[2]_inst_i_2_n_0
    SLICE_X65Y27         LUT5 (Prop_lut5_I1_O)        0.124     6.145 r  salida_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.098     8.243    salida_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520    11.763 r  salida_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.763    salida[2]
    U5                                                                r  salida[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 entrada[1]
                            (input port)
  Destination:            salida[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.735ns  (logic 5.211ns (44.409%)  route 6.523ns (55.591%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  entrada[1] (IN)
                         net (fo=0)                   0.000     0.000    entrada[1]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  entrada_IBUF[1]_inst/O
                         net (fo=5, routed)           3.843     5.302    entrada_IBUF[1]
    SLICE_X65Y28         LUT6 (Prop_lut6_I1_O)        0.124     5.426 r  salida_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.572     5.998    salida_OBUF[1]_inst_i_2_n_0
    SLICE_X65Y27         LUT5 (Prop_lut5_I1_O)        0.124     6.122 r  salida_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.109     8.230    salida_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504    11.735 r  salida_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.735    salida[1]
    V5                                                                r  salida[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 entrada[0]
                            (input port)
  Destination:            salida[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.645ns  (logic 5.227ns (44.884%)  route 6.418ns (55.116%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  entrada[0] (IN)
                         net (fo=0)                   0.000     0.000    entrada[0]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 f  entrada_IBUF[0]_inst/O
                         net (fo=5, routed)           3.839     5.289    entrada_IBUF[0]
    SLICE_X64Y28         LUT6 (Prop_lut6_I1_O)        0.124     5.413 r  salida_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.830     6.243    salida_OBUF[5]_inst_i_2_n_0
    SLICE_X64Y27         LUT5 (Prop_lut5_I2_O)        0.124     6.367 r  salida_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.749     8.116    salida_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.529    11.645 r  salida_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.645    salida[5]
    W6                                                                r  salida[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 entrada[1]
                            (input port)
  Destination:            salida[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.463ns  (logic 5.218ns (45.516%)  route 6.246ns (54.484%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  entrada[1] (IN)
                         net (fo=0)                   0.000     0.000    entrada[1]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  entrada_IBUF[1]_inst/O
                         net (fo=5, routed)           3.640     5.099    entrada_IBUF[1]
    SLICE_X65Y28         LUT6 (Prop_lut6_I1_O)        0.124     5.223 r  salida_OBUF[6]_inst_i_2/O
                         net (fo=2, routed)           0.764     5.987    salida_OBUF[6]_inst_i_2_n_0
    SLICE_X65Y27         LUT5 (Prop_lut5_I2_O)        0.124     6.111 r  salida_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.842     7.953    salida_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.511    11.463 r  salida_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.463    salida[6]
    W7                                                                r  salida[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 entrada[1]
                            (input port)
  Destination:            salida[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.356ns  (logic 5.242ns (46.162%)  route 6.114ns (53.838%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  entrada[1] (IN)
                         net (fo=0)                   0.000     0.000    entrada[1]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 f  entrada_IBUF[1]_inst/O
                         net (fo=5, routed)           3.637     5.096    entrada_IBUF[1]
    SLICE_X64Y28         LUT6 (Prop_lut6_I1_O)        0.124     5.220 r  salida_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.583     5.803    salida_OBUF[4]_inst_i_2_n_0
    SLICE_X65Y27         LUT5 (Prop_lut5_I2_O)        0.124     5.927 r  salida_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.894     7.821    salida_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.535    11.356 r  salida_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.356    salida[4]
    U8                                                                r  salida[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 entrada[4]
                            (input port)
  Destination:            salida[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.090ns  (logic 5.237ns (51.907%)  route 4.852ns (48.093%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 f  entrada[4] (IN)
                         net (fo=0)                   0.000     0.000    entrada[4]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 f  entrada_IBUF[4]_inst/O
                         net (fo=6, routed)           2.018     3.476    entrada_IBUF[4]
    SLICE_X65Y28         LUT6 (Prop_lut6_I3_O)        0.124     3.600 r  salida_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.670     4.270    salida_OBUF[0]_inst_i_2_n_0
    SLICE_X65Y28         LUT3 (Prop_lut3_I1_O)        0.124     4.394 r  salida_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.164     6.558    salida_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.531    10.090 r  salida_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.090    salida[0]
    U7                                                                r  salida[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 entrada[6]
                            (input port)
  Destination:            salida[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.442ns  (logic 1.493ns (61.148%)  route 0.949ns (38.852%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  entrada[6] (IN)
                         net (fo=0)                   0.000     0.000    entrada[6]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  entrada_IBUF[6]_inst/O
                         net (fo=7, routed)           0.540     0.777    entrada_IBUF[6]
    SLICE_X65Y27         LUT5 (Prop_lut5_I1_O)        0.045     0.822 r  salida_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.409     1.231    salida_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         1.212     2.442 r  salida_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.442    salida[6]
    W7                                                                r  salida[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 entrada[8]
                            (input port)
  Destination:            salida[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.508ns  (logic 1.498ns (59.751%)  route 1.009ns (40.249%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  entrada[8] (IN)
                         net (fo=0)                   0.000     0.000    entrada[8]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 f  entrada_IBUF[8]_inst/O
                         net (fo=7, routed)           0.618     0.841    entrada_IBUF[8]
    SLICE_X64Y27         LUT5 (Prop_lut5_I3_O)        0.045     0.886 r  salida_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.391     1.278    salida_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         1.230     2.508 r  salida_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.508    salida[5]
    W6                                                                r  salida[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 entrada[6]
                            (input port)
  Destination:            salida[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.557ns  (logic 1.487ns (58.159%)  route 1.070ns (41.841%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 f  entrada[6] (IN)
                         net (fo=0)                   0.000     0.000    entrada[6]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 f  entrada_IBUF[6]_inst/O
                         net (fo=7, routed)           0.541     0.778    entrada_IBUF[6]
    SLICE_X65Y27         LUT5 (Prop_lut5_I0_O)        0.045     0.823 r  salida_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.529     1.352    salida_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         1.206     2.557 r  salida_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.557    salida[1]
    V5                                                                r  salida[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 entrada[6]
                            (input port)
  Destination:            salida[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.574ns  (logic 1.583ns (61.500%)  route 0.991ns (38.500%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 f  entrada[6] (IN)
                         net (fo=0)                   0.000     0.000    entrada[6]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 f  entrada_IBUF[6]_inst/O
                         net (fo=7, routed)           0.540     0.777    entrada_IBUF[6]
    SLICE_X65Y27         LUT5 (Prop_lut5_I0_O)        0.048     0.825 r  salida_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.451     1.276    salida_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.298     2.574 r  salida_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.574    salida[3]
    V8                                                                r  salida[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 entrada[8]
                            (input port)
  Destination:            salida[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.609ns  (logic 1.504ns (57.651%)  route 1.105ns (42.349%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  entrada[8] (IN)
                         net (fo=0)                   0.000     0.000    entrada[8]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 f  entrada_IBUF[8]_inst/O
                         net (fo=7, routed)           0.655     0.878    entrada_IBUF[8]
    SLICE_X65Y27         LUT5 (Prop_lut5_I1_O)        0.045     0.923 r  salida_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.450     1.373    salida_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         1.236     2.609 r  salida_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.609    salida[4]
    U8                                                                r  salida[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 entrada[8]
                            (input port)
  Destination:            salida[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.676ns  (logic 1.489ns (55.649%)  route 1.187ns (44.351%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  entrada[8] (IN)
                         net (fo=0)                   0.000     0.000    entrada[8]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 f  entrada_IBUF[8]_inst/O
                         net (fo=7, routed)           0.652     0.875    entrada_IBUF[8]
    SLICE_X65Y27         LUT5 (Prop_lut5_I2_O)        0.045     0.920 r  salida_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.535     1.455    salida_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         1.221     2.676 r  salida_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.676    salida[2]
    U5                                                                r  salida[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 entrada[9]
                            (input port)
  Destination:            salida[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.695ns  (logic 1.502ns (55.712%)  route 1.194ns (44.288%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  entrada[9] (IN)
                         net (fo=0)                   0.000     0.000    entrada[9]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  entrada_IBUF[9]_inst/O
                         net (fo=7, routed)           0.623     0.847    entrada_IBUF[9]
    SLICE_X65Y28         LUT3 (Prop_lut3_I2_O)        0.045     0.892 r  salida_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.571     1.463    salida_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         1.232     2.695 r  salida_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.695    salida[0]
    U7                                                                r  salida[0] (OUT)
  -------------------------------------------------------------------    -------------------





