C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\m_proasic.exe  -mp  1  -prjfile  "D:\GDUT_EDA_Libero_verilog code\three_always\synthesis\scratchproject.prs"  -implementation  synthesis  -prodtype  synplify_pro  -encrypt  -pro  -rundir  "D:\GDUT_EDA_Libero_verilog code\three_always\synthesis"   -part A3P060  -package VQFP100  -grade STD    -maxfan 24 -globalthreshold 50 -opcond COMWC -report_path 4000 -RWCheckOnRam 0 -summaryfile "D:\GDUT_EDA_Libero_verilog code\three_always\synthesis\synlog\report\_3always_premap.xml"  -top_level_module  _3always  -oedif  "D:\GDUT_EDA_Libero_verilog code\three_always\synthesis\_3always.edn"  -conchk_prepass  "D:\GDUT_EDA_Libero_verilog code\three_always\synthesis\_3always_cck.rpt"   -freq 100.000   "D:\GDUT_EDA_Libero_verilog code\three_always\synthesis\synwork\_3always_mult.srs"  -flow prepass  -gcc_prepass  -osrd  "D:\GDUT_EDA_Libero_verilog code\three_always\synthesis\synwork\_3always_prem.srd"  -qsap  "D:\GDUT_EDA_Libero_verilog code\three_always\synthesis\_3always.sap"  -devicelib  C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v  -ologparam  "D:\GDUT_EDA_Libero_verilog code\three_always\synthesis\syntmp\_3always.plg"  -osyn  "D:\GDUT_EDA_Libero_verilog code\three_always\synthesis\synwork\_3always_prem.srd"  -prjdir  "D:\GDUT_EDA_Libero_verilog code\three_always\synthesis\"  -prjname  _3always_syn  -log  "D:\GDUT_EDA_Libero_verilog code\three_always\synthesis\synlog\_3always_premap.srr" 
relcom:C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\m_proasic.exe -mp 1 -prjfile "D:\GDUT_EDA_Libero_verilog code\three_always\synthesis\scratchproject.prs" -implementation synthesis -prodtype synplify_pro -encrypt -pro -rundir "D:\GDUT_EDA_Libero_verilog code\three_always\synthesis" -part A3P060 -package VQFP100 -grade STD -maxfan 24 -globalthreshold 50 -opcond COMWC -report_path 4000 -RWCheckOnRam 0 -summaryfile "D:\GDUT_EDA_Libero_verilog code\three_always\synthesis\synlog\report\_3always_premap.xml" -top_level_module _3always -oedif "D:\GDUT_EDA_Libero_verilog code\three_always\synthesis\_3always.edn" -conchk_prepass "D:\GDUT_EDA_Libero_verilog code\three_always\synthesis\_3always_cck.rpt" -freq 100.000 "D:\GDUT_EDA_Libero_verilog code\three_always\synthesis\synwork\_3always_mult.srs" -flow prepass -gcc_prepass -osrd "D:\GDUT_EDA_Libero_verilog code\three_always\synthesis\synwork\_3always_prem.srd" -qsap "D:\GDUT_EDA_Libero_verilog code\three_always\synthesis\_3always.sap" -devicelib C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v -ologparam "D:\GDUT_EDA_Libero_verilog code\three_always\synthesis\syntmp\_3always.plg" -osyn "D:\GDUT_EDA_Libero_verilog code\three_always\synthesis\synwork\_3always_prem.srd" -prjdir "D:\GDUT_EDA_Libero_verilog code\three_always\synthesis\" -prjname _3always_syn -log "D:\GDUT_EDA_Libero_verilog code\three_always\synthesis\synlog\_3always_premap.srr"
rc:1 success:1 runtime:0
file:..\scratchproject.prs|io:o|time:1735459937|size:1781|exec:0|csum:
file:..\_3always.edn|io:o|time:1735459939|size:8991|exec:0|csum:
file:..\_3always_cck.rpt|io:o|time:1735459950|size:20045|exec:0|csum:
file:..\synwork\_3always_mult.srs|io:i|time:1735459939|size:1568|exec:0|csum:D52D3D11ABAD24AC8CCA8190180F87E5
file:..\synwork\_3always_prem.srd|io:o|time:1735459950|size:2069|exec:0|csum:
file:..\_3always.sap|io:o|time:1735459950|size:238|exec:0|csum:
file:C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v|io:i|time:1508984288|size:49355|exec:0|csum:8134F444E2143EC94271A46B5CC33DA2
file:"D:\GDUT_EDA_Libero_verilog code\three_always\synthesis\syntmp\_3always.plg"|io:o|time:0|size:0|exec:0|csum:
file:..\synwork\_3always_prem.srd|io:o|time:1735459950|size:2069|exec:0|csum:
file:..\synlog\_3always_premap.srr|io:o|time:1735459950|size:3336|exec:0|csum:
file:C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\m_proasic.exe|io:i|time:1509330672|size:11119104|exec:1|csum:6BD6E9876645BB1B346C655471A0D71C
file:C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\m_proasic.exe|io:i|time:1509332086|size:14301696|exec:1|csum:CA7B630F1194A591FA1E520688EE75E2
