IrModule {
    path: "top",
    source_location: SourceLocation($FILE, $LINE-8, 9),
    parent: <None>,
    interface_types: [
        Input(
            IrAggregateType {
                discriminant_type: IrBitVectorType {
                    bit_count: 0,
                    signed: false,
                },
                variants: [
                    IrVariantType {
                        name: "",
                        discriminant: LiteralBits {
                            value: 0x0_u0,
                        },
                        fields: [
                            IrFieldType {
                                name: "clk",
                                ty: IrBitVectorType {
                                    bit_count: 1,
                                    signed: false,
                                },
                            },
                            IrFieldType {
                                name: "rst",
                                ty: IrBitVectorType {
                                    bit_count: 1,
                                    signed: false,
                                },
                            },
                        ],
                        flattened_fields: IrBitVectorType {
                            bit_count: 2,
                            signed: false,
                        },
                    },
                ],
                flattened_fields: IrBitVectorType {
                    bit_count: 2,
                    signed: false,
                },
            },
        ),
        Output(
            IrBitVectorType {
                bit_count: 1,
                signed: false,
            },
        ),
        Input(
            IrBitVectorType {
                bit_count: 1,
                signed: false,
            },
        ),
    ],
    interface: [
        Input(
            IrModuleInputData {
                external_value: ExternalInput {
                    value_type: IrAggregateType {
                        discriminant_type: IrBitVectorType {
                            bit_count: 0,
                            signed: false,
                        },
                        variants: [
                            IrVariantType {
                                name: "",
                                discriminant: LiteralBits {
                                    value: 0x0_u0,
                                },
                                fields: [
                                    IrFieldType {
                                        name: "clk",
                                        ty: IrBitVectorType {
                                            bit_count: 1,
                                            signed: false,
                                        },
                                    },
                                    IrFieldType {
                                        name: "rst",
                                        ty: IrBitVectorType {
                                            bit_count: 1,
                                            signed: false,
                                        },
                                    },
                                ],
                                flattened_fields: IrBitVectorType {
                                    bit_count: 2,
                                    signed: false,
                                },
                            },
                        ],
                        flattened_fields: IrBitVectorType {
                            bit_count: 2,
                            signed: false,
                        },
                    },
                },
                module_input: IrModuleInput {
                    module: "top",
                    index: 0,
                    path: "io.cd",
                    value_type: IrAggregateType {
                        discriminant_type: IrBitVectorType {
                            bit_count: 0,
                            signed: false,
                        },
                        variants: [
                            IrVariantType {
                                name: "",
                                discriminant: LiteralBits {
                                    value: 0x0_u0,
                                },
                                fields: [
                                    IrFieldType {
                                        name: "clk",
                                        ty: IrBitVectorType {
                                            bit_count: 1,
                                            signed: false,
                                        },
                                    },
                                    IrFieldType {
                                        name: "rst",
                                        ty: IrBitVectorType {
                                            bit_count: 1,
                                            signed: false,
                                        },
                                    },
                                ],
                                flattened_fields: IrBitVectorType {
                                    bit_count: 2,
                                    signed: false,
                                },
                            },
                        ],
                        flattened_fields: IrBitVectorType {
                            bit_count: 2,
                            signed: false,
                        },
                    },
                },
            },
        ),
        Output(
            IrModuleOutputData {
                output_read: IrOutputRead(
                    IrOutputReadData {
                        module: <None>,
                        value_type: IrBitVectorType {
                            bit_count: 1,
                            signed: false,
                        },
                        write_data: IrOutputWriteData {
                            writing_module: "top",
                            index: 1,
                        },
                    },
                ),
                wire: IrWire {
                    path: "top"."io.output",
                    source_location: SourceLocation($FILE, $LINE-8, 9),
                    value_type: IrBitVectorType {
                        bit_count: 1,
                        signed: false,
                    },
                    assigned_value: IrRegOutput {
                        path: "top"."reg",
                        value_type: IrBitVectorType {
                            bit_count: 1,
                            signed: false,
                        },
                        ..
                    },
                    ..
                },
            },
        ),
        Input(
            IrModuleInputData {
                external_value: ExternalInput {
                    value_type: IrBitVectorType {
                        bit_count: 1,
                        signed: false,
                    },
                },
                module_input: IrModuleInput {
                    module: "top",
                    index: 2,
                    path: "io.input",
                    value_type: IrBitVectorType {
                        bit_count: 1,
                        signed: false,
                    },
                },
            },
        ),
    ],
    wires: {
        "io.output": IrWire {
            source_location: SourceLocation($FILE, $LINE-8, 9),
            value_type: IrBitVectorType {
                bit_count: 1,
                signed: false,
            },
            assigned_value: IrRegOutput {
                path: "top"."reg",
                value_type: IrBitVectorType {
                    bit_count: 1,
                    signed: false,
                },
                ..
            },
            ..
        },
    },
    registers: {
        "reg": IrReg {
            source_location: SourceLocation($FILE, $LINE-7, 9),
            value_type: IrBitVectorType {
                bit_count: 1,
                signed: false,
            },
            data_in: IrModuleInput {
                module: "top",
                index: 2,
                path: "io.input",
                value_type: IrBitVectorType {
                    bit_count: 1,
                    signed: false,
                },
            },
            clk: ExtractAggregateField {
                aggregate_value: IrModuleInput {
                    module: "top",
                    index: 0,
                    path: "io.cd",
                    value_type: IrAggregateType {
                        discriminant_type: IrBitVectorType {
                            bit_count: 0,
                            signed: false,
                        },
                        variants: [
                            IrVariantType {
                                name: "",
                                discriminant: LiteralBits {
                                    value: 0x0_u0,
                                },
                                fields: [
                                    IrFieldType {
                                        name: "clk",
                                        ty: IrBitVectorType {
                                            bit_count: 1,
                                            signed: false,
                                        },
                                    },
                                    IrFieldType {
                                        name: "rst",
                                        ty: IrBitVectorType {
                                            bit_count: 1,
                                            signed: false,
                                        },
                                    },
                                ],
                                flattened_fields: IrBitVectorType {
                                    bit_count: 2,
                                    signed: false,
                                },
                            },
                        ],
                        flattened_fields: IrBitVectorType {
                            bit_count: 2,
                            signed: false,
                        },
                    },
                },
                aggregate_type: IrAggregateType {
                    discriminant_type: IrBitVectorType {
                        bit_count: 0,
                        signed: false,
                    },
                    variants: [
                        IrVariantType {
                            name: "",
                            discriminant: LiteralBits {
                                value: 0x0_u0,
                            },
                            fields: [
                                IrFieldType {
                                    name: "clk",
                                    ty: IrBitVectorType {
                                        bit_count: 1,
                                        signed: false,
                                    },
                                },
                                IrFieldType {
                                    name: "rst",
                                    ty: IrBitVectorType {
                                        bit_count: 1,
                                        signed: false,
                                    },
                                },
                            ],
                            flattened_fields: IrBitVectorType {
                                bit_count: 2,
                                signed: false,
                            },
                        },
                    ],
                    flattened_fields: IrBitVectorType {
                        bit_count: 2,
                        signed: false,
                    },
                },
                variant_index: 0,
                field_index: 0,
            },
            reset_enable: ExtractAggregateField {
                aggregate_value: IrModuleInput {
                    module: "top",
                    index: 0,
                    path: "io.cd",
                    value_type: IrAggregateType {
                        discriminant_type: IrBitVectorType {
                            bit_count: 0,
                            signed: false,
                        },
                        variants: [
                            IrVariantType {
                                name: "",
                                discriminant: LiteralBits {
                                    value: 0x0_u0,
                                },
                                fields: [
                                    IrFieldType {
                                        name: "clk",
                                        ty: IrBitVectorType {
                                            bit_count: 1,
                                            signed: false,
                                        },
                                    },
                                    IrFieldType {
                                        name: "rst",
                                        ty: IrBitVectorType {
                                            bit_count: 1,
                                            signed: false,
                                        },
                                    },
                                ],
                                flattened_fields: IrBitVectorType {
                                    bit_count: 2,
                                    signed: false,
                                },
                            },
                        ],
                        flattened_fields: IrBitVectorType {
                            bit_count: 2,
                            signed: false,
                        },
                    },
                },
                aggregate_type: IrAggregateType {
                    discriminant_type: IrBitVectorType {
                        bit_count: 0,
                        signed: false,
                    },
                    variants: [
                        IrVariantType {
                            name: "",
                            discriminant: LiteralBits {
                                value: 0x0_u0,
                            },
                            fields: [
                                IrFieldType {
                                    name: "clk",
                                    ty: IrBitVectorType {
                                        bit_count: 1,
                                        signed: false,
                                    },
                                },
                                IrFieldType {
                                    name: "rst",
                                    ty: IrBitVectorType {
                                        bit_count: 1,
                                        signed: false,
                                    },
                                },
                            ],
                            flattened_fields: IrBitVectorType {
                                bit_count: 2,
                                signed: false,
                            },
                        },
                    ],
                    flattened_fields: IrBitVectorType {
                        bit_count: 2,
                        signed: false,
                    },
                },
                variant_index: 0,
                field_index: 1,
            },
            reset_value: LiteralBits {
                value: 0x0_u1,
            },
            ..
        },
    },
    ..
}