m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/tb
Eampersand
Z0 w1512327189
Z1 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z4 dC:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder18/tb
Z5 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder18/AMPERSAND.vhd
Z6 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder18/AMPERSAND.vhd
l0
L5
VJOSS2F3zj1hnW<27UBhk40
!s100 P05eP3ni`>Z=5oh0YOZfT3
Z7 OV;C;10.5b;63
32
Z8 !s110 1512742382
!i10b 1
Z9 !s108 1512742382.000000
Z10 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder18/AMPERSAND.vhd|
Z11 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder18/AMPERSAND.vhd|
!i113 1
Z12 o-work work -2002 -explicit
Z13 tExplicit 1 CvgOpt 0
Astruct
R1
R2
R3
DEx4 work 9 ampersand 0 22 JOSS2F3zj1hnW<27UBhk40
l17
L16
VB_;DP1]oX24A:EVg1=:NQ3
!s100 5hSbL=zP;MKCGiP=VAQ=g3
R7
32
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Ebk_18bit
Z14 w1512741752
R2
R3
R4
Z15 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder18/BK_18bit.vhd
Z16 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder18/BK_18bit.vhd
l0
L5
VDVci8;R13Y;1T2M7WCTh51
!s100 z5a07gm>o`H165OhYhO4_0
R7
32
Z17 !s110 1512742383
!i10b 1
Z18 !s108 1512742383.000000
Z19 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder18/BK_18bit.vhd|
Z20 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder18/BK_18bit.vhd|
!i113 1
R12
R13
Astruct
R2
R3
DEx4 work 8 bk_18bit 0 22 DVci8;R13Y;1T2M7WCTh51
l43
L14
VKjn1j^HCbUIcoO<zdf3R60
!s100 d13M`G]<>@1?>@]JOKYOD0
R7
32
R17
!i10b 1
R18
R19
R20
!i113 1
R12
R13
Ebk_2bit
R14
R2
R3
R4
Z21 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder18/BK_2bit.vhd
Z22 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder18/BK_2bit.vhd
l0
L5
VA9c?KT`Phl65<B0Kdh=bD0
!s100 JzT]UG3SghejohdVfMj`L1
R7
32
R8
!i10b 1
R9
Z23 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder18/BK_2bit.vhd|
Z24 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder18/BK_2bit.vhd|
!i113 1
R12
R13
Astruct
R2
R3
DEx4 work 7 bk_2bit 0 22 A9c?KT`Phl65<B0Kdh=bD0
l34
L14
VVRZhSdnOd?W0^iJ9fE6943
!s100 GS:M6m9^KmLIFY2a<bDI^1
R7
32
R8
!i10b 1
R9
R23
R24
!i113 1
R12
R13
Ebk_4bit
R14
R2
R3
R4
Z25 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder18/BK_4bit.vhd
Z26 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder18/BK_4bit.vhd
l0
L5
V<ffZo^PN7bUi40V<TeKEM3
!s100 VkF43:h1UW92a_@HjMcn;3
R7
32
R17
!i10b 1
R9
Z27 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder18/BK_4bit.vhd|
Z28 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder18/BK_4bit.vhd|
!i113 1
R12
R13
Astruct
R2
R3
DEx4 work 7 bk_4bit 0 22 <ffZo^PN7bUi40V<TeKEM3
l43
L14
V5KBk97VXUKfB>;:7^:ZiJ0
!s100 Jnb7eRa87zX0j[79DU0dW0
R7
32
R17
!i10b 1
R9
R27
R28
!i113 1
R12
R13
Ebk_9bit
R14
R2
R3
R4
Z29 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder18/BK_9bit.vhd
Z30 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder18/BK_9bit.vhd
l0
L5
Vim0OcAX261<>`Q]D]4a5z3
!s100 `:;Y935Kd@Li6:ZHNA?WM2
R7
32
R17
!i10b 1
R18
Z31 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder18/BK_9bit.vhd|
Z32 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder18/BK_9bit.vhd|
!i113 1
R12
R13
Astruct
R2
R3
DEx4 work 7 bk_9bit 0 22 im0OcAX261<>`Q]D]4a5z3
l43
L14
V`RW1h;IN6AkW>XkoHkkW51
!s100 o04YUY_CV00keIfbcaSil3
R7
32
R17
!i10b 1
R18
R31
R32
!i113 1
R12
R13
Ecarry_unit
R0
R1
R2
R3
R4
Z33 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder18/CARRY_UNIT.vhd
Z34 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder18/CARRY_UNIT.vhd
l0
L5
Vc;31X<LKbI;E8?1<hXjd43
!s100 68I02hf_<FZm>0R^DYbUN0
R7
32
R17
!i10b 1
R18
Z35 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder18/CARRY_UNIT.vhd|
Z36 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder18/CARRY_UNIT.vhd|
!i113 1
R12
R13
Astruct
R1
R2
R3
DEx4 work 10 carry_unit 0 22 c;31X<LKbI;E8?1<hXjd43
l16
L15
V3o8n^?AKWB1SL9KkMZkk02
!s100 [0MEO:K9GNFNRCiT]bjF`1
R7
32
R17
!i10b 1
R18
R35
R36
!i113 1
R12
R13
Efa_array
R0
R1
R2
R3
R4
Z37 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder18/FA_ARRAY.vhd
Z38 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder18/FA_ARRAY.vhd
l0
L5
VigZz9bmT`m???:T_X[zRO3
!s100 E3LPA<>AlYnZkYC9O9dGT2
R7
32
R17
!i10b 1
R18
Z39 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder18/FA_ARRAY.vhd|
Z40 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder18/FA_ARRAY.vhd|
!i113 1
R12
R13
Astruct
R1
R2
R3
DEx4 work 8 fa_array 0 22 igZz9bmT`m???:T_X[zRO3
l27
L17
VR5]LQFdEZ]IQJoIn:EkYc0
!s100 PN>aUMgSln8Cl;ki<Mj5g1
R7
32
R17
!i10b 1
R18
R39
R40
!i113 1
R12
R13
Efulladd
R0
R2
R3
R4
Z41 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder18/FULLADD.vhd
Z42 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder18/FULLADD.vhd
l0
L4
VKo=]T8LY<TF>:c0EacDc`3
!s100 nKGYGEA0Cz7_bkca538B82
R7
32
R17
!i10b 1
R18
Z43 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder18/FULLADD.vhd|
Z44 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder18/FULLADD.vhd|
!i113 1
R12
R13
Abeh
R2
R3
DEx4 work 7 fulladd 0 22 Ko=]T8LY<TF>:c0EacDc`3
l11
L10
VgA3`VVL1hbz]^;`aCnmed1
!s100 i;PUaOXZ<fh7Uim9YOVaM0
R7
32
R17
!i10b 1
R18
R43
R44
!i113 1
R12
R13
Egp_unit
R0
R1
R2
R3
R4
Z45 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder18/GP_UNIT.vhd
Z46 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder18/GP_UNIT.vhd
l0
L5
Vb:8kaXm=biC01]gkl`4];2
!s100 L;CY3C;W8MWD4blj?S0?A1
R7
32
R17
!i10b 1
R18
Z47 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder18/GP_UNIT.vhd|
Z48 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder18/GP_UNIT.vhd|
!i113 1
R12
R13
Astruct
R1
R2
R3
DEx4 work 7 gp_unit 0 22 b:8kaXm=biC01]gkl`4];2
l16
L15
V]bhFZ?H1Az0Po3a[kjZ1n0
!s100 9Uc<fUi@0nZ]T9HUdkWFE1
R7
32
R17
!i10b 1
R18
R47
R48
!i113 1
R12
R13
Epp_adder18
Z49 w1512742224
R1
R2
R3
R4
Z50 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder18/PP_ADDER18.vhd
Z51 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder18/PP_ADDER18.vhd
l0
L5
VhFb0l9=hX7]>BTb=D:?:W3
!s100 R[E=C5WggDgjgZ5`RiZg=1
R7
32
R8
!i10b 1
R9
Z52 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder18/PP_ADDER18.vhd|
Z53 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder18/PP_ADDER18.vhd|
!i113 1
R12
R13
Astruct
R1
R2
R3
DEx4 work 10 pp_adder18 0 22 hFb0l9=hX7]>BTb=D:?:W3
l61
L15
Vn5:>>PHT9<PSJ?Y_E8aG]2
!s100 7<<_^fe;zeh=io7LgSCGX0
R7
32
R8
!i10b 1
R9
R52
R53
!i113 1
R12
R13
Etb_adder18
Z54 w1512742380
Z55 DPx4 ieee 9 math_real 0 22 Sk6CSihbPL<f[^Shm]=KX0
R1
R2
R3
R4
Z56 8C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder18/tb/TB_ADDER18.vhd
Z57 FC:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder18/tb/TB_ADDER18.vhd
l0
L6
V`Sd6oRUP`N9m2WUnBAOQG3
!s100 j]<@fX]_b]elzdL5:]ZTk1
R7
32
R17
!i10b 1
R18
Z58 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder18/tb/TB_ADDER18.vhd|
Z59 !s107 C:/Users/meaep/Documents/GitHub/ISA2/VHDL/adder18/tb/TB_ADDER18.vhd|
!i113 1
R12
R13
Abeh
R55
R1
R2
R3
Z60 DEx4 work 10 tb_adder18 0 22 `Sd6oRUP`N9m2WUnBAOQG3
l31
L10
VLLf^9TIG7U94IXUUK:EOT3
!s100 X2::g<FP_?BaGCETY;A<C2
R7
32
R17
!i10b 1
R18
R58
R59
!i113 1
R12
R13
