$comment
	File created using the following command:
		vcd file mic1.msim.vcd -direction
$end
$date
	Fri Nov 29 15:25:41 2024
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module CONTROL_UNIT_vlg_vec_tst $end
$var reg 1 ! CLOCK $end
$var reg 8 " MBR_IN [7:0] $end
$var reg 1 # N $end
$var reg 1 $ Z $end
$var wire 1 % MIR [35] $end
$var wire 1 & MIR [34] $end
$var wire 1 ' MIR [33] $end
$var wire 1 ( MIR [32] $end
$var wire 1 ) MIR [31] $end
$var wire 1 * MIR [30] $end
$var wire 1 + MIR [29] $end
$var wire 1 , MIR [28] $end
$var wire 1 - MIR [27] $end
$var wire 1 . MIR [26] $end
$var wire 1 / MIR [25] $end
$var wire 1 0 MIR [24] $end
$var wire 1 1 MIR [23] $end
$var wire 1 2 MIR [22] $end
$var wire 1 3 MIR [21] $end
$var wire 1 4 MIR [20] $end
$var wire 1 5 MIR [19] $end
$var wire 1 6 MIR [18] $end
$var wire 1 7 MIR [17] $end
$var wire 1 8 MIR [16] $end
$var wire 1 9 MIR [15] $end
$var wire 1 : MIR [14] $end
$var wire 1 ; MIR [13] $end
$var wire 1 < MIR [12] $end
$var wire 1 = MIR [11] $end
$var wire 1 > MIR [10] $end
$var wire 1 ? MIR [9] $end
$var wire 1 @ MIR [8] $end
$var wire 1 A MIR [7] $end
$var wire 1 B MIR [6] $end
$var wire 1 C MIR [5] $end
$var wire 1 D MIR [4] $end
$var wire 1 E MIR [3] $end
$var wire 1 F MIR [2] $end
$var wire 1 G MIR [1] $end
$var wire 1 H MIR [0] $end
$var wire 1 I MPC [8] $end
$var wire 1 J MPC [7] $end
$var wire 1 K MPC [6] $end
$var wire 1 L MPC [5] $end
$var wire 1 M MPC [4] $end
$var wire 1 N MPC [3] $end
$var wire 1 O MPC [2] $end
$var wire 1 P MPC [1] $end
$var wire 1 Q MPC [0] $end
$var wire 1 R write_enab $end
$var wire 1 S sampler $end
$scope module i1 $end
$var wire 1 T gnd $end
$var wire 1 U vcc $end
$var wire 1 V unknown $end
$var tri1 1 W devclrn $end
$var tri1 1 X devpor $end
$var tri1 1 Y devoe $end
$var wire 1 Z CLOCK~combout $end
$var wire 1 [ CLOCK~clkctrl_outclk $end
$var wire 1 \ N~combout $end
$var wire 1 ] inst|inst5~feeder_combout $end
$var wire 1 ^ inst|inst5~regout $end
$var wire 1 _ Z~combout $end
$var wire 1 ` inst|inst4~regout $end
$var wire 1 a inst|inst~0_combout $end
$var wire 1 b inst|inst~combout $end
$var wire 1 c inst3~regout $end
$var wire 1 d inst1|altsyncram_component|auto_generated|q_a [35] $end
$var wire 1 e inst1|altsyncram_component|auto_generated|q_a [34] $end
$var wire 1 f inst1|altsyncram_component|auto_generated|q_a [33] $end
$var wire 1 g inst1|altsyncram_component|auto_generated|q_a [32] $end
$var wire 1 h inst1|altsyncram_component|auto_generated|q_a [31] $end
$var wire 1 i inst1|altsyncram_component|auto_generated|q_a [30] $end
$var wire 1 j inst1|altsyncram_component|auto_generated|q_a [29] $end
$var wire 1 k inst1|altsyncram_component|auto_generated|q_a [28] $end
$var wire 1 l inst1|altsyncram_component|auto_generated|q_a [27] $end
$var wire 1 m inst1|altsyncram_component|auto_generated|q_a [26] $end
$var wire 1 n inst1|altsyncram_component|auto_generated|q_a [25] $end
$var wire 1 o inst1|altsyncram_component|auto_generated|q_a [24] $end
$var wire 1 p inst1|altsyncram_component|auto_generated|q_a [23] $end
$var wire 1 q inst1|altsyncram_component|auto_generated|q_a [22] $end
$var wire 1 r inst1|altsyncram_component|auto_generated|q_a [21] $end
$var wire 1 s inst1|altsyncram_component|auto_generated|q_a [20] $end
$var wire 1 t inst1|altsyncram_component|auto_generated|q_a [19] $end
$var wire 1 u inst1|altsyncram_component|auto_generated|q_a [18] $end
$var wire 1 v inst1|altsyncram_component|auto_generated|q_a [17] $end
$var wire 1 w inst1|altsyncram_component|auto_generated|q_a [16] $end
$var wire 1 x inst1|altsyncram_component|auto_generated|q_a [15] $end
$var wire 1 y inst1|altsyncram_component|auto_generated|q_a [14] $end
$var wire 1 z inst1|altsyncram_component|auto_generated|q_a [13] $end
$var wire 1 { inst1|altsyncram_component|auto_generated|q_a [12] $end
$var wire 1 | inst1|altsyncram_component|auto_generated|q_a [11] $end
$var wire 1 } inst1|altsyncram_component|auto_generated|q_a [10] $end
$var wire 1 ~ inst1|altsyncram_component|auto_generated|q_a [9] $end
$var wire 1 !! inst1|altsyncram_component|auto_generated|q_a [8] $end
$var wire 1 "! inst1|altsyncram_component|auto_generated|q_a [7] $end
$var wire 1 #! inst1|altsyncram_component|auto_generated|q_a [6] $end
$var wire 1 $! inst1|altsyncram_component|auto_generated|q_a [5] $end
$var wire 1 %! inst1|altsyncram_component|auto_generated|q_a [4] $end
$var wire 1 &! inst1|altsyncram_component|auto_generated|q_a [3] $end
$var wire 1 '! inst1|altsyncram_component|auto_generated|q_a [2] $end
$var wire 1 (! inst1|altsyncram_component|auto_generated|q_a [1] $end
$var wire 1 )! inst1|altsyncram_component|auto_generated|q_a [0] $end
$var wire 1 *! inst|inst3 [7] $end
$var wire 1 +! inst|inst3 [6] $end
$var wire 1 ,! inst|inst3 [5] $end
$var wire 1 -! inst|inst3 [4] $end
$var wire 1 .! inst|inst3 [3] $end
$var wire 1 /! inst|inst3 [2] $end
$var wire 1 0! inst|inst3 [1] $end
$var wire 1 1! inst|inst3 [0] $end
$var wire 1 2! MBR_IN~combout [7] $end
$var wire 1 3! MBR_IN~combout [6] $end
$var wire 1 4! MBR_IN~combout [5] $end
$var wire 1 5! MBR_IN~combout [4] $end
$var wire 1 6! MBR_IN~combout [3] $end
$var wire 1 7! MBR_IN~combout [2] $end
$var wire 1 8! MBR_IN~combout [1] $end
$var wire 1 9! MBR_IN~combout [0] $end
$var wire 1 :! inst1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [8] $end
$var wire 1 ;! inst1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [7] $end
$var wire 1 <! inst1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [6] $end
$var wire 1 =! inst1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [5] $end
$var wire 1 >! inst1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [4] $end
$var wire 1 ?! inst1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [3] $end
$var wire 1 @! inst1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [2] $end
$var wire 1 A! inst1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [1] $end
$var wire 1 B! inst1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0] $end
$var wire 1 C! inst1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [8] $end
$var wire 1 D! inst1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [7] $end
$var wire 1 E! inst1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [6] $end
$var wire 1 F! inst1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [5] $end
$var wire 1 G! inst1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [4] $end
$var wire 1 H! inst1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [3] $end
$var wire 1 I! inst1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [2] $end
$var wire 1 J! inst1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [1] $end
$var wire 1 K! inst1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0] $end
$var wire 1 L! inst1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [8] $end
$var wire 1 M! inst1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [7] $end
$var wire 1 N! inst1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [6] $end
$var wire 1 O! inst1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [5] $end
$var wire 1 P! inst1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [4] $end
$var wire 1 Q! inst1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [3] $end
$var wire 1 R! inst1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [2] $end
$var wire 1 S! inst1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [1] $end
$var wire 1 T! inst1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0] $end
$var wire 1 U! inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8] $end
$var wire 1 V! inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7] $end
$var wire 1 W! inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6] $end
$var wire 1 X! inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5] $end
$var wire 1 Y! inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4] $end
$var wire 1 Z! inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3] $end
$var wire 1 [! inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2] $end
$var wire 1 \! inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1] $end
$var wire 1 ]! inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
b10000 "
0#
0$
xH
xG
xF
xE
xD
xC
xB
xA
x@
x?
x>
x=
x<
x;
x:
x9
x8
x7
x6
x5
x4
x3
x2
x1
x0
x/
x.
x-
x,
x+
x*
x)
x(
x'
x&
x%
xQ
xP
xO
xN
xM
xL
xK
xJ
xI
xR
xS
0T
1U
xV
1W
1X
1Y
0Z
x[
0\
x]
0^
0_
0`
xa
xb
0c
0)!
0(!
0'!
0&!
0%!
0$!
0#!
0"!
0!!
0~
0}
0|
0{
0z
0y
0x
0w
0v
0u
0t
0s
0r
0q
0p
0o
0n
0m
0l
0k
0j
0i
0h
0g
0f
0e
0d
x1!
x0!
x/!
x.!
x-!
x,!
x+!
x*!
09!
08!
07!
06!
15!
04!
03!
02!
0B!
0A!
0@!
0?!
0>!
0=!
0<!
0;!
0:!
0K!
0J!
0I!
0H!
0G!
0F!
0E!
0D!
0C!
0T!
0S!
0R!
0Q!
0P!
0O!
0N!
0M!
0L!
0]!
0\!
0[!
0Z!
0Y!
0X!
0W!
0V!
0U!
$end
#122
0[
#719
0a
#948
0/!
#977
0-!
#978
0*!
#981
01!
0+!
#982
0.!
#983
00!
#990
0,!
#1108
0b
#3488
0D
#3618
0F
#3646
0A
#3747
0%
#3764
08
#3837
01
#3848
0C
#3865
0@
#3880
06
#3891
0/
#3907
0,
#3948
0&
#3955
0-
#3981
07
#3991
0<
#4015
0'
#4085
0H
#4133
0*
#4212
0=
0(
#4223
0;
#4230
0>
#4244
0N
#4285
02
#4298
0.
#4425
0O
#4465
09
#4469
0E
#4482
05
#4485
0?
#4542
0R
#4548
0B
#4572
0Q
#4574
00
#4638
0)
#4735
04
#4739
0:
#4746
0K
#4755
0+
#4806
0J
#4830
0G
#4832
03
#4849
0P
#4856
0M
#4866
0I
#5022
0L
#5450
0]
#140000
1!
0S
#140989
1Z
#141111
1[
#200000
0!
1S
#200989
0Z
#201111
0[
#204767
1D!
1n
#208658
1/
#340000
1!
0S
#340989
1Z
#341111
1[
#400000
0!
1S
#400989
0Z
#401111
0[
#420000
b1010000 "
b1011000 "
b1011010 "
0S
#420852
13!
#420862
16!
#420872
18!
#540000
1!
1S
#540989
1Z
#541111
1[
#600000
0!
0S
#600989
0Z
#601111
0[
#740000
1!
1S
#740989
1Z
#741111
1[
#800000
0!
0S
#800989
0Z
#801111
0[
#820000
b11010 "
b10010 "
b10000 "
1S
#820852
03!
#820862
06!
#820872
08!
#940000
1!
0S
#940989
1Z
#941111
1[
#1000000
0!
1S
#1000989
0Z
#1001111
0[
#1140000
1!
0S
#1140989
1Z
#1141111
1[
#1200000
0!
1S
#1200989
0Z
#1201111
0[
#1340000
1!
0S
#1340989
1Z
#1341111
1[
