|top
clk => clk.IN5
rst_n => rst_n.IN3
cmos_scl <> i2c_config:i2c_config_m0.i2c_scl
cmos_sda <> i2c_config:i2c_config_m0.i2c_sda
cmos_vsync => cmos_vsync.IN1
cmos_href => cmos_href.IN1
cmos_pclk => cmos_pclk.IN3
cmos_xclk << sys_pll:sys_pll_m0.c0
cmos_db[0] => cmos_db[0].IN1
cmos_db[1] => cmos_db[1].IN1
cmos_db[2] => cmos_db[2].IN1
cmos_db[3] => cmos_db[3].IN1
cmos_db[4] => cmos_db[4].IN1
cmos_db[5] => cmos_db[5].IN1
cmos_db[6] => cmos_db[6].IN1
cmos_db[7] => cmos_db[7].IN1
cmos_rst_n << <VCC>
cmos_pwdn << <GND>
vga_out_hs << canny_top:u_canny_top.canny_hs
vga_out_vs << canny_top:u_canny_top.canny_vs
vga_out_r[0] << canny_top:u_canny_top.canny
vga_out_r[1] << canny_top:u_canny_top.canny
vga_out_r[2] << canny_top:u_canny_top.canny
vga_out_r[3] << canny_top:u_canny_top.canny
vga_out_r[4] << canny_top:u_canny_top.canny
vga_out_g[0] << canny_top:u_canny_top.canny
vga_out_g[1] << canny_top:u_canny_top.canny
vga_out_g[2] << canny_top:u_canny_top.canny
vga_out_g[3] << canny_top:u_canny_top.canny
vga_out_g[4] << canny_top:u_canny_top.canny
vga_out_g[5] << canny_top:u_canny_top.canny
vga_out_b[0] << canny_top:u_canny_top.canny
vga_out_b[1] << canny_top:u_canny_top.canny
vga_out_b[2] << canny_top:u_canny_top.canny
vga_out_b[3] << canny_top:u_canny_top.canny
vga_out_b[4] << canny_top:u_canny_top.canny
sdram_clk << ext_mem_clk.DB_MAX_OUTPUT_PORT_TYPE
sdram_cke << sdram_core:sdram_core_m0.sdram_cke
sdram_cs_n << sdram_core:sdram_core_m0.sdram_cs_n
sdram_we_n << sdram_core:sdram_core_m0.sdram_we_n
sdram_cas_n << sdram_core:sdram_core_m0.sdram_cas_n
sdram_ras_n << sdram_core:sdram_core_m0.sdram_ras_n
sdram_dqm[0] << sdram_core:sdram_core_m0.sdram_dqm
sdram_dqm[1] << sdram_core:sdram_core_m0.sdram_dqm
sdram_ba[0] << sdram_core:sdram_core_m0.sdram_ba
sdram_ba[1] << sdram_core:sdram_core_m0.sdram_ba
sdram_addr[0] << sdram_core:sdram_core_m0.sdram_addr
sdram_addr[1] << sdram_core:sdram_core_m0.sdram_addr
sdram_addr[2] << sdram_core:sdram_core_m0.sdram_addr
sdram_addr[3] << sdram_core:sdram_core_m0.sdram_addr
sdram_addr[4] << sdram_core:sdram_core_m0.sdram_addr
sdram_addr[5] << sdram_core:sdram_core_m0.sdram_addr
sdram_addr[6] << sdram_core:sdram_core_m0.sdram_addr
sdram_addr[7] << sdram_core:sdram_core_m0.sdram_addr
sdram_addr[8] << sdram_core:sdram_core_m0.sdram_addr
sdram_addr[9] << sdram_core:sdram_core_m0.sdram_addr
sdram_addr[10] << sdram_core:sdram_core_m0.sdram_addr
sdram_addr[11] << sdram_core:sdram_core_m0.sdram_addr
sdram_addr[12] << sdram_core:sdram_core_m0.sdram_addr
sdram_dq[0] <> sdram_core:sdram_core_m0.sdram_dq
sdram_dq[1] <> sdram_core:sdram_core_m0.sdram_dq
sdram_dq[2] <> sdram_core:sdram_core_m0.sdram_dq
sdram_dq[3] <> sdram_core:sdram_core_m0.sdram_dq
sdram_dq[4] <> sdram_core:sdram_core_m0.sdram_dq
sdram_dq[5] <> sdram_core:sdram_core_m0.sdram_dq
sdram_dq[6] <> sdram_core:sdram_core_m0.sdram_dq
sdram_dq[7] <> sdram_core:sdram_core_m0.sdram_dq
sdram_dq[8] <> sdram_core:sdram_core_m0.sdram_dq
sdram_dq[9] <> sdram_core:sdram_core_m0.sdram_dq
sdram_dq[10] <> sdram_core:sdram_core_m0.sdram_dq
sdram_dq[11] <> sdram_core:sdram_core_m0.sdram_dq
sdram_dq[12] <> sdram_core:sdram_core_m0.sdram_dq
sdram_dq[13] <> sdram_core:sdram_core_m0.sdram_dq
sdram_dq[14] <> sdram_core:sdram_core_m0.sdram_dq
sdram_dq[15] <> sdram_core:sdram_core_m0.sdram_dq
key1 => key1.IN1
key2 => key2.IN1
key3 => key3.IN1
DIG[0] << seg_dynamic:u_seg_dynamic.SEG
DIG[1] << seg_dynamic:u_seg_dynamic.SEG
DIG[2] << seg_dynamic:u_seg_dynamic.SEG
DIG[3] << seg_dynamic:u_seg_dynamic.SEG
DIG[4] << seg_dynamic:u_seg_dynamic.SEG
DIG[5] << seg_dynamic:u_seg_dynamic.SEG
DIG[6] << seg_dynamic:u_seg_dynamic.SEG
DIG[7] << seg_dynamic:u_seg_dynamic.SEG
SEL[0] << seg_dynamic:u_seg_dynamic.SEL
SEL[1] << seg_dynamic:u_seg_dynamic.SEL
SEL[2] << seg_dynamic:u_seg_dynamic.SEL
SEL[3] << seg_dynamic:u_seg_dynamic.SEL
SEL[4] << seg_dynamic:u_seg_dynamic.SEL
SEL[5] << seg_dynamic:u_seg_dynamic.SEL


|top|sys_pll:sys_pll_m0
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk


|top|sys_pll:sys_pll_m0|altpll:altpll_component
inclk[0] => sys_pll_altpll:auto_generated.inclk[0]
inclk[1] => sys_pll_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|top|sys_pll:sys_pll_m0|altpll:altpll_component|sys_pll_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|top|video_pll:video_pll_m0
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk


|top|video_pll:video_pll_m0|altpll:altpll_component
inclk[0] => video_pll_altpll:auto_generated.inclk[0]
inclk[1] => video_pll_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|top|video_pll:video_pll_m0|altpll:altpll_component|video_pll_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|top|i2c_config:i2c_config_m0
rst => rst.IN1
clk => clk.IN1
clk_div_cnt[0] => clk_div_cnt[0].IN1
clk_div_cnt[1] => clk_div_cnt[1].IN1
clk_div_cnt[2] => clk_div_cnt[2].IN1
clk_div_cnt[3] => clk_div_cnt[3].IN1
clk_div_cnt[4] => clk_div_cnt[4].IN1
clk_div_cnt[5] => clk_div_cnt[5].IN1
clk_div_cnt[6] => clk_div_cnt[6].IN1
clk_div_cnt[7] => clk_div_cnt[7].IN1
clk_div_cnt[8] => clk_div_cnt[8].IN1
clk_div_cnt[9] => clk_div_cnt[9].IN1
clk_div_cnt[10] => clk_div_cnt[10].IN1
clk_div_cnt[11] => clk_div_cnt[11].IN1
clk_div_cnt[12] => clk_div_cnt[12].IN1
clk_div_cnt[13] => clk_div_cnt[13].IN1
clk_div_cnt[14] => clk_div_cnt[14].IN1
clk_div_cnt[15] => clk_div_cnt[15].IN1
i2c_addr_2byte => i2c_addr_2byte.IN1
lut_index[0] <= lut_index[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut_index[1] <= lut_index[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut_index[2] <= lut_index[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut_index[3] <= lut_index[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut_index[4] <= lut_index[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut_index[5] <= lut_index[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut_index[6] <= lut_index[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut_index[7] <= lut_index[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut_index[8] <= lut_index[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut_index[9] <= lut_index[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut_dev_addr[0] => i2c_slave_dev_addr[0].IN1
lut_dev_addr[1] => i2c_slave_dev_addr[1].IN1
lut_dev_addr[2] => i2c_slave_dev_addr[2].IN1
lut_dev_addr[3] => i2c_slave_dev_addr[3].IN1
lut_dev_addr[4] => i2c_slave_dev_addr[4].IN1
lut_dev_addr[5] => i2c_slave_dev_addr[5].IN1
lut_dev_addr[6] => i2c_slave_dev_addr[6].IN1
lut_dev_addr[7] => i2c_slave_dev_addr[7].IN1
lut_reg_addr[0] => i2c_slave_reg_addr[0].IN1
lut_reg_addr[1] => i2c_slave_reg_addr[1].IN1
lut_reg_addr[2] => i2c_slave_reg_addr[2].IN1
lut_reg_addr[3] => i2c_slave_reg_addr[3].IN1
lut_reg_addr[4] => i2c_slave_reg_addr[4].IN1
lut_reg_addr[5] => i2c_slave_reg_addr[5].IN1
lut_reg_addr[6] => i2c_slave_reg_addr[6].IN1
lut_reg_addr[7] => i2c_slave_reg_addr[7].IN1
lut_reg_addr[8] => i2c_slave_reg_addr[8].IN1
lut_reg_addr[9] => i2c_slave_reg_addr[9].IN1
lut_reg_addr[10] => i2c_slave_reg_addr[10].IN1
lut_reg_addr[11] => i2c_slave_reg_addr[11].IN1
lut_reg_addr[12] => i2c_slave_reg_addr[12].IN1
lut_reg_addr[13] => i2c_slave_reg_addr[13].IN1
lut_reg_addr[14] => i2c_slave_reg_addr[14].IN1
lut_reg_addr[15] => i2c_slave_reg_addr[15].IN1
lut_reg_data[0] => i2c_write_data[0].IN1
lut_reg_data[1] => i2c_write_data[1].IN1
lut_reg_data[2] => i2c_write_data[2].IN1
lut_reg_data[3] => i2c_write_data[3].IN1
lut_reg_data[4] => i2c_write_data[4].IN1
lut_reg_data[5] => i2c_write_data[5].IN1
lut_reg_data[6] => i2c_write_data[6].IN1
lut_reg_data[7] => i2c_write_data[7].IN1
error <= error~reg0.DB_MAX_OUTPUT_PORT_TYPE
done <= done.DB_MAX_OUTPUT_PORT_TYPE
i2c_scl <> i2c_scl
i2c_sda <> i2c_sda


|top|i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0
rst => rst.IN1
clk => clk.IN1
clk_div_cnt[0] => clk_div_cnt[0].IN1
clk_div_cnt[1] => clk_div_cnt[1].IN1
clk_div_cnt[2] => clk_div_cnt[2].IN1
clk_div_cnt[3] => clk_div_cnt[3].IN1
clk_div_cnt[4] => clk_div_cnt[4].IN1
clk_div_cnt[5] => clk_div_cnt[5].IN1
clk_div_cnt[6] => clk_div_cnt[6].IN1
clk_div_cnt[7] => clk_div_cnt[7].IN1
clk_div_cnt[8] => clk_div_cnt[8].IN1
clk_div_cnt[9] => clk_div_cnt[9].IN1
clk_div_cnt[10] => clk_div_cnt[10].IN1
clk_div_cnt[11] => clk_div_cnt[11].IN1
clk_div_cnt[12] => clk_div_cnt[12].IN1
clk_div_cnt[13] => clk_div_cnt[13].IN1
clk_div_cnt[14] => clk_div_cnt[14].IN1
clk_div_cnt[15] => clk_div_cnt[15].IN1
scl_pad_i => scl_pad_i.IN1
scl_pad_o <= i2c_master_byte_ctrl:byte_controller.scl_o
scl_padoen_o <= i2c_master_byte_ctrl:byte_controller.scl_oen
sda_pad_i => sda_pad_i.IN1
sda_pad_o <= i2c_master_byte_ctrl:byte_controller.sda_o
sda_padoen_o <= i2c_master_byte_ctrl:byte_controller.sda_oen
i2c_addr_2byte => txr.OUTPUTSELECT
i2c_addr_2byte => txr.OUTPUTSELECT
i2c_addr_2byte => txr.OUTPUTSELECT
i2c_addr_2byte => txr.OUTPUTSELECT
i2c_addr_2byte => txr.OUTPUTSELECT
i2c_addr_2byte => txr.OUTPUTSELECT
i2c_addr_2byte => txr.OUTPUTSELECT
i2c_addr_2byte => txr.OUTPUTSELECT
i2c_addr_2byte => next_state.DATAB
i2c_addr_2byte => next_state.DATAB
i2c_read_req => next_state.DATAA
i2c_read_req => next_state.DATAA
i2c_read_req_ack <= i2c_read_req_ack.DB_MAX_OUTPUT_PORT_TYPE
i2c_write_req => next_state.OUTPUTSELECT
i2c_write_req => next_state.OUTPUTSELECT
i2c_write_req => Selector1.IN3
i2c_write_req_ack <= i2c_write_req_ack.DB_MAX_OUTPUT_PORT_TYPE
i2c_slave_dev_addr[0] => ~NO_FANOUT~
i2c_slave_dev_addr[1] => Selector19.IN6
i2c_slave_dev_addr[2] => Selector18.IN6
i2c_slave_dev_addr[3] => Selector17.IN6
i2c_slave_dev_addr[4] => Selector16.IN6
i2c_slave_dev_addr[5] => Selector15.IN6
i2c_slave_dev_addr[6] => Selector14.IN6
i2c_slave_dev_addr[7] => Selector13.IN6
i2c_slave_reg_addr[0] => txr.DATAA
i2c_slave_reg_addr[0] => Selector20.IN7
i2c_slave_reg_addr[1] => txr.DATAA
i2c_slave_reg_addr[1] => Selector19.IN7
i2c_slave_reg_addr[2] => txr.DATAA
i2c_slave_reg_addr[2] => Selector18.IN7
i2c_slave_reg_addr[3] => txr.DATAA
i2c_slave_reg_addr[3] => Selector17.IN7
i2c_slave_reg_addr[4] => txr.DATAA
i2c_slave_reg_addr[4] => Selector16.IN7
i2c_slave_reg_addr[5] => txr.DATAA
i2c_slave_reg_addr[5] => Selector15.IN7
i2c_slave_reg_addr[6] => txr.DATAA
i2c_slave_reg_addr[6] => Selector14.IN7
i2c_slave_reg_addr[7] => txr.DATAA
i2c_slave_reg_addr[7] => Selector13.IN7
i2c_slave_reg_addr[8] => txr.DATAB
i2c_slave_reg_addr[9] => txr.DATAB
i2c_slave_reg_addr[10] => txr.DATAB
i2c_slave_reg_addr[11] => txr.DATAB
i2c_slave_reg_addr[12] => txr.DATAB
i2c_slave_reg_addr[13] => txr.DATAB
i2c_slave_reg_addr[14] => txr.DATAB
i2c_slave_reg_addr[15] => txr.DATAB
i2c_write_data[0] => Selector20.IN8
i2c_write_data[1] => Selector19.IN8
i2c_write_data[2] => Selector18.IN8
i2c_write_data[3] => Selector17.IN8
i2c_write_data[4] => Selector16.IN8
i2c_write_data[5] => Selector15.IN8
i2c_write_data[6] => Selector14.IN8
i2c_write_data[7] => Selector13.IN8
i2c_read_data[0] <= i2c_read_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_read_data[1] <= i2c_read_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_read_data[2] <= i2c_read_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_read_data[3] <= i2c_read_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_read_data[4] <= i2c_read_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_read_data[5] <= i2c_read_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_read_data[6] <= i2c_read_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_read_data[7] <= i2c_read_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
error <= error~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller
clk => clk.IN1
rst => rst.IN1
nReset => nReset.IN1
ena => ena.IN1
clk_cnt[0] => clk_cnt[0].IN1
clk_cnt[1] => clk_cnt[1].IN1
clk_cnt[2] => clk_cnt[2].IN1
clk_cnt[3] => clk_cnt[3].IN1
clk_cnt[4] => clk_cnt[4].IN1
clk_cnt[5] => clk_cnt[5].IN1
clk_cnt[6] => clk_cnt[6].IN1
clk_cnt[7] => clk_cnt[7].IN1
clk_cnt[8] => clk_cnt[8].IN1
clk_cnt[9] => clk_cnt[9].IN1
clk_cnt[10] => clk_cnt[10].IN1
clk_cnt[11] => clk_cnt[11].IN1
clk_cnt[12] => clk_cnt[12].IN1
clk_cnt[13] => clk_cnt[13].IN1
clk_cnt[14] => clk_cnt[14].IN1
clk_cnt[15] => clk_cnt[15].IN1
start => core_cmd.OUTPUTSELECT
start => core_cmd.OUTPUTSELECT
start => core_cmd.OUTPUTSELECT
start => c_state.DATAB
start => core_cmd.DATAB
stop => go.IN1
stop => c_state.DATAB
stop => core_cmd.DATAB
stop => cmd_ack.DATAB
stop => c_state.DATAB
read => go.IN0
read => core_cmd.OUTPUTSELECT
read => core_cmd.OUTPUTSELECT
read => core_cmd.DATAA
read => c_state.DATAB
read => core_cmd.DATAB
read => core_cmd.DATAB
read => c_state.DATAB
write => go.IN1
write => core_cmd.DATAA
write => core_cmd.DATAA
ack_in => core_txd.DATAB
ack_in => core_txd.DATAA
din[0] => sr.DATAB
din[1] => sr.DATAB
din[2] => sr.DATAB
din[3] => sr.DATAB
din[4] => sr.DATAB
din[5] => sr.DATAB
din[6] => sr.DATAB
din[7] => sr.DATAB
cmd_ack <= cmd_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
ack_out <= ack_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[0] <= sr[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= sr[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= sr[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= sr[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= sr[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= sr[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= sr[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= sr[7].DB_MAX_OUTPUT_PORT_TYPE
i2c_busy <= i2c_master_bit_ctrl:bit_controller.busy
i2c_al <= i2c_master_bit_ctrl:bit_controller.al
scl_i => scl_i.IN1
scl_o <= i2c_master_bit_ctrl:bit_controller.scl_o
scl_oen <= i2c_master_bit_ctrl:bit_controller.scl_oen
sda_i => sda_i.IN1
sda_o <= i2c_master_bit_ctrl:bit_controller.sda_o
sda_oen <= i2c_master_bit_ctrl:bit_controller.sda_oen


|top|i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller
clk => sda_chk.CLK
clk => sda_oen~reg0.CLK
clk => scl_oen~reg0.CLK
clk => cmd_ack~reg0.CLK
clk => c_state[0].CLK
clk => c_state[1].CLK
clk => c_state[2].CLK
clk => c_state[3].CLK
clk => c_state[4].CLK
clk => c_state[5].CLK
clk => c_state[6].CLK
clk => c_state[7].CLK
clk => c_state[8].CLK
clk => c_state[9].CLK
clk => c_state[10].CLK
clk => c_state[11].CLK
clk => c_state[12].CLK
clk => c_state[13].CLK
clk => c_state[14].CLK
clk => c_state[15].CLK
clk => c_state[16].CLK
clk => c_state[17].CLK
clk => dout~reg0.CLK
clk => al~reg0.CLK
clk => cmd_stop.CLK
clk => busy~reg0.CLK
clk => sto_condition.CLK
clk => sta_condition.CLK
clk => dSDA.CLK
clk => dSCL.CLK
clk => sSDA.CLK
clk => sSCL.CLK
clk => fSDA[0].CLK
clk => fSDA[1].CLK
clk => fSDA[2].CLK
clk => fSCL[0].CLK
clk => fSCL[1].CLK
clk => fSCL[2].CLK
clk => filter_cnt[0].CLK
clk => filter_cnt[1].CLK
clk => filter_cnt[2].CLK
clk => filter_cnt[3].CLK
clk => filter_cnt[4].CLK
clk => filter_cnt[5].CLK
clk => filter_cnt[6].CLK
clk => filter_cnt[7].CLK
clk => filter_cnt[8].CLK
clk => filter_cnt[9].CLK
clk => filter_cnt[10].CLK
clk => filter_cnt[11].CLK
clk => filter_cnt[12].CLK
clk => filter_cnt[13].CLK
clk => cSDA[0].CLK
clk => cSDA[1].CLK
clk => cSCL[0].CLK
clk => cSCL[1].CLK
clk => clk_en.CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
clk => cnt[6].CLK
clk => cnt[7].CLK
clk => cnt[8].CLK
clk => cnt[9].CLK
clk => cnt[10].CLK
clk => cnt[11].CLK
clk => cnt[12].CLK
clk => cnt[13].CLK
clk => cnt[14].CLK
clk => cnt[15].CLK
clk => slave_wait.CLK
clk => dscl_oen.CLK
rst => always2.IN1
rst => cSCL.OUTPUTSELECT
rst => cSCL.OUTPUTSELECT
rst => cSDA.OUTPUTSELECT
rst => cSDA.OUTPUTSELECT
rst => always4.IN0
rst => fSCL.OUTPUTSELECT
rst => fSCL.OUTPUTSELECT
rst => fSCL.OUTPUTSELECT
rst => fSDA.OUTPUTSELECT
rst => fSDA.OUTPUTSELECT
rst => fSDA.OUTPUTSELECT
rst => sSCL.OUTPUTSELECT
rst => sSDA.OUTPUTSELECT
rst => dSCL.OUTPUTSELECT
rst => dSDA.OUTPUTSELECT
rst => sta_condition.OUTPUTSELECT
rst => sto_condition.OUTPUTSELECT
rst => busy.OUTPUTSELECT
rst => cmd_stop.OUTPUTSELECT
rst => al.OUTPUTSELECT
rst => always12.IN1
nReset => sda_chk.ACLR
nReset => sda_oen~reg0.PRESET
nReset => scl_oen~reg0.PRESET
nReset => cmd_ack~reg0.ACLR
nReset => c_state[0].ACLR
nReset => c_state[1].ACLR
nReset => c_state[2].ACLR
nReset => c_state[3].ACLR
nReset => c_state[4].ACLR
nReset => c_state[5].ACLR
nReset => c_state[6].ACLR
nReset => c_state[7].ACLR
nReset => c_state[8].ACLR
nReset => c_state[9].ACLR
nReset => c_state[10].ACLR
nReset => c_state[11].ACLR
nReset => c_state[12].ACLR
nReset => c_state[13].ACLR
nReset => c_state[14].ACLR
nReset => c_state[15].ACLR
nReset => c_state[16].ACLR
nReset => c_state[17].ACLR
nReset => busy~reg0.ACLR
nReset => al~reg0.ACLR
nReset => slave_wait.ACLR
nReset => clk_en.PRESET
nReset => cnt[0].ACLR
nReset => cnt[1].ACLR
nReset => cnt[2].ACLR
nReset => cnt[3].ACLR
nReset => cnt[4].ACLR
nReset => cnt[5].ACLR
nReset => cnt[6].ACLR
nReset => cnt[7].ACLR
nReset => cnt[8].ACLR
nReset => cnt[9].ACLR
nReset => cnt[10].ACLR
nReset => cnt[11].ACLR
nReset => cnt[12].ACLR
nReset => cnt[13].ACLR
nReset => cnt[14].ACLR
nReset => cnt[15].ACLR
nReset => cSDA[0].ACLR
nReset => cSDA[1].ACLR
nReset => cSCL[0].ACLR
nReset => cSCL[1].ACLR
nReset => filter_cnt[0].ACLR
nReset => filter_cnt[1].ACLR
nReset => filter_cnt[2].ACLR
nReset => filter_cnt[3].ACLR
nReset => filter_cnt[4].ACLR
nReset => filter_cnt[5].ACLR
nReset => filter_cnt[6].ACLR
nReset => filter_cnt[7].ACLR
nReset => filter_cnt[8].ACLR
nReset => filter_cnt[9].ACLR
nReset => filter_cnt[10].ACLR
nReset => filter_cnt[11].ACLR
nReset => filter_cnt[12].ACLR
nReset => filter_cnt[13].ACLR
nReset => fSDA[0].PRESET
nReset => fSDA[1].PRESET
nReset => fSDA[2].PRESET
nReset => fSCL[0].PRESET
nReset => fSCL[1].PRESET
nReset => fSCL[2].PRESET
nReset => dSDA.PRESET
nReset => dSCL.PRESET
nReset => sSDA.PRESET
nReset => sSCL.PRESET
nReset => sto_condition.ACLR
nReset => sta_condition.ACLR
nReset => cmd_stop.ACLR
ena => always2.IN1
ena => always4.IN1
clk_cnt[0] => cnt.DATAB
clk_cnt[1] => cnt.DATAB
clk_cnt[2] => cnt.DATAB
clk_cnt[2] => filter_cnt.DATAB
clk_cnt[3] => cnt.DATAB
clk_cnt[3] => filter_cnt.DATAB
clk_cnt[4] => cnt.DATAB
clk_cnt[4] => filter_cnt.DATAB
clk_cnt[5] => cnt.DATAB
clk_cnt[5] => filter_cnt.DATAB
clk_cnt[6] => cnt.DATAB
clk_cnt[6] => filter_cnt.DATAB
clk_cnt[7] => cnt.DATAB
clk_cnt[7] => filter_cnt.DATAB
clk_cnt[8] => cnt.DATAB
clk_cnt[8] => filter_cnt.DATAB
clk_cnt[9] => cnt.DATAB
clk_cnt[9] => filter_cnt.DATAB
clk_cnt[10] => cnt.DATAB
clk_cnt[10] => filter_cnt.DATAB
clk_cnt[11] => cnt.DATAB
clk_cnt[11] => filter_cnt.DATAB
clk_cnt[12] => cnt.DATAB
clk_cnt[12] => filter_cnt.DATAB
clk_cnt[13] => cnt.DATAB
clk_cnt[13] => filter_cnt.DATAB
clk_cnt[14] => cnt.DATAB
clk_cnt[14] => filter_cnt.DATAB
clk_cnt[15] => cnt.DATAB
clk_cnt[15] => filter_cnt.DATAB
cmd[0] => Decoder0.IN3
cmd[0] => Equal0.IN3
cmd[1] => Decoder0.IN2
cmd[1] => Equal0.IN0
cmd[2] => Decoder0.IN1
cmd[2] => Equal0.IN2
cmd[3] => Decoder0.IN0
cmd[3] => Equal0.IN1
cmd_ack <= cmd_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
al <= al~reg0.DB_MAX_OUTPUT_PORT_TYPE
din => Selector1.IN6
dout <= dout~reg0.DB_MAX_OUTPUT_PORT_TYPE
scl_i => cSCL.DATAA
scl_o <= <GND>
scl_oen <= scl_oen~reg0.DB_MAX_OUTPUT_PORT_TYPE
sda_i => cSDA.DATAA
sda_o <= <GND>
sda_oen <= sda_oen~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|lut_ov5640_rgb565_1024_768:lut_ov5640_rgb565_1024_768_m0
lut_index[0] => Equal0.IN19
lut_index[0] => Equal1.IN19
lut_index[0] => Equal2.IN19
lut_index[0] => Equal3.IN19
lut_index[0] => Equal4.IN19
lut_index[0] => Equal5.IN19
lut_index[0] => Equal6.IN19
lut_index[0] => Equal7.IN19
lut_index[0] => Equal8.IN19
lut_index[0] => Equal9.IN19
lut_index[0] => Equal10.IN19
lut_index[0] => Equal11.IN19
lut_index[0] => Equal12.IN19
lut_index[0] => Equal13.IN19
lut_index[0] => Equal14.IN19
lut_index[0] => Equal15.IN19
lut_index[0] => Equal16.IN19
lut_index[0] => Equal17.IN19
lut_index[0] => Equal18.IN19
lut_index[0] => Equal19.IN19
lut_index[0] => Equal20.IN19
lut_index[0] => Equal21.IN19
lut_index[0] => Equal22.IN19
lut_index[0] => Equal23.IN19
lut_index[0] => Equal24.IN19
lut_index[0] => Equal25.IN19
lut_index[0] => Equal26.IN19
lut_index[0] => Equal27.IN19
lut_index[0] => Equal28.IN19
lut_index[0] => Equal29.IN19
lut_index[0] => Equal30.IN19
lut_index[0] => Equal31.IN19
lut_index[0] => Equal32.IN19
lut_index[0] => Equal33.IN19
lut_index[0] => Equal34.IN19
lut_index[0] => Equal35.IN19
lut_index[0] => Equal36.IN19
lut_index[0] => Equal37.IN19
lut_index[0] => Equal38.IN19
lut_index[0] => Equal39.IN19
lut_index[0] => Equal40.IN19
lut_index[0] => Equal41.IN19
lut_index[0] => Equal42.IN19
lut_index[0] => Equal43.IN19
lut_index[0] => Equal44.IN19
lut_index[0] => Equal45.IN19
lut_index[0] => Equal46.IN19
lut_index[0] => Equal47.IN19
lut_index[0] => Equal48.IN19
lut_index[0] => Equal49.IN19
lut_index[0] => Equal50.IN19
lut_index[0] => Equal51.IN19
lut_index[0] => Equal52.IN19
lut_index[0] => Equal53.IN19
lut_index[0] => Equal54.IN19
lut_index[0] => Equal55.IN19
lut_index[0] => Equal56.IN19
lut_index[0] => Equal57.IN19
lut_index[0] => Equal58.IN19
lut_index[0] => Equal59.IN19
lut_index[0] => Equal60.IN19
lut_index[0] => Equal61.IN19
lut_index[0] => Equal62.IN19
lut_index[0] => Equal63.IN19
lut_index[0] => Equal64.IN19
lut_index[0] => Equal65.IN19
lut_index[0] => Equal66.IN19
lut_index[0] => Equal67.IN19
lut_index[0] => Equal68.IN19
lut_index[0] => Equal69.IN19
lut_index[0] => Equal70.IN19
lut_index[0] => Equal71.IN19
lut_index[0] => Equal72.IN19
lut_index[0] => Equal73.IN19
lut_index[0] => Equal74.IN19
lut_index[0] => Equal75.IN19
lut_index[0] => Equal76.IN19
lut_index[0] => Equal77.IN19
lut_index[0] => Equal78.IN19
lut_index[0] => Equal79.IN19
lut_index[0] => Equal80.IN19
lut_index[0] => Equal81.IN19
lut_index[0] => Equal82.IN19
lut_index[0] => Equal83.IN19
lut_index[0] => Equal84.IN19
lut_index[0] => Equal85.IN19
lut_index[0] => Equal86.IN19
lut_index[0] => Equal87.IN19
lut_index[0] => Equal88.IN19
lut_index[0] => Equal89.IN19
lut_index[0] => Equal90.IN19
lut_index[0] => Equal91.IN19
lut_index[0] => Equal92.IN19
lut_index[0] => Equal93.IN19
lut_index[0] => Equal94.IN19
lut_index[0] => Equal95.IN19
lut_index[0] => Equal96.IN19
lut_index[0] => Equal97.IN19
lut_index[0] => Equal98.IN19
lut_index[0] => Equal99.IN19
lut_index[0] => Equal100.IN19
lut_index[0] => Equal101.IN19
lut_index[0] => Equal102.IN19
lut_index[0] => Equal103.IN19
lut_index[0] => Equal104.IN19
lut_index[0] => Equal105.IN19
lut_index[0] => Equal106.IN19
lut_index[0] => Equal107.IN19
lut_index[0] => Equal108.IN19
lut_index[0] => Equal109.IN19
lut_index[0] => Equal110.IN19
lut_index[0] => Equal111.IN19
lut_index[0] => Equal112.IN19
lut_index[0] => Equal113.IN19
lut_index[0] => Equal114.IN19
lut_index[0] => Equal115.IN19
lut_index[0] => Equal116.IN19
lut_index[0] => Equal117.IN19
lut_index[0] => Equal118.IN19
lut_index[0] => Equal119.IN19
lut_index[0] => Equal120.IN19
lut_index[0] => Equal121.IN19
lut_index[0] => Equal122.IN19
lut_index[0] => Equal123.IN19
lut_index[0] => Equal124.IN19
lut_index[0] => Equal125.IN19
lut_index[0] => Equal126.IN19
lut_index[0] => Equal127.IN19
lut_index[0] => Equal128.IN19
lut_index[0] => Equal129.IN19
lut_index[0] => Equal130.IN19
lut_index[0] => Equal131.IN19
lut_index[0] => Equal132.IN19
lut_index[0] => Equal133.IN19
lut_index[0] => Equal134.IN19
lut_index[0] => Equal135.IN19
lut_index[0] => Equal136.IN19
lut_index[0] => Equal137.IN19
lut_index[0] => Equal138.IN19
lut_index[0] => Equal139.IN19
lut_index[0] => Equal140.IN19
lut_index[0] => Equal141.IN19
lut_index[0] => Equal142.IN19
lut_index[0] => Equal143.IN19
lut_index[0] => Equal144.IN19
lut_index[0] => Equal145.IN19
lut_index[0] => Equal146.IN19
lut_index[0] => Equal147.IN19
lut_index[0] => Equal148.IN19
lut_index[0] => Equal149.IN19
lut_index[0] => Equal150.IN19
lut_index[0] => Equal151.IN19
lut_index[0] => Equal152.IN19
lut_index[0] => Equal153.IN19
lut_index[0] => Equal154.IN19
lut_index[0] => Equal155.IN19
lut_index[0] => Equal156.IN19
lut_index[0] => Equal157.IN19
lut_index[0] => Equal158.IN19
lut_index[0] => Equal159.IN19
lut_index[0] => Equal160.IN19
lut_index[0] => Equal161.IN19
lut_index[0] => Equal162.IN19
lut_index[0] => Equal163.IN19
lut_index[0] => Equal164.IN19
lut_index[0] => Equal165.IN19
lut_index[0] => Equal166.IN19
lut_index[0] => Equal167.IN19
lut_index[0] => Equal168.IN19
lut_index[0] => Equal169.IN19
lut_index[0] => Equal170.IN19
lut_index[0] => Equal171.IN19
lut_index[0] => Equal172.IN19
lut_index[0] => Equal173.IN19
lut_index[0] => Equal174.IN19
lut_index[0] => Equal175.IN19
lut_index[0] => Equal176.IN19
lut_index[0] => Equal177.IN19
lut_index[0] => Equal178.IN19
lut_index[0] => Equal179.IN19
lut_index[0] => Equal180.IN19
lut_index[0] => Equal181.IN19
lut_index[0] => Equal182.IN19
lut_index[0] => Equal183.IN19
lut_index[0] => Equal184.IN19
lut_index[0] => Equal185.IN19
lut_index[0] => Equal186.IN19
lut_index[0] => Equal187.IN19
lut_index[0] => Equal188.IN19
lut_index[0] => Equal189.IN19
lut_index[0] => Equal190.IN19
lut_index[0] => Equal191.IN19
lut_index[0] => Equal192.IN19
lut_index[0] => Equal193.IN19
lut_index[0] => Equal194.IN19
lut_index[0] => Equal195.IN19
lut_index[0] => Equal196.IN19
lut_index[0] => Equal197.IN19
lut_index[0] => Equal198.IN19
lut_index[0] => Equal199.IN19
lut_index[0] => Equal200.IN19
lut_index[0] => Equal201.IN19
lut_index[0] => Equal202.IN19
lut_index[0] => Equal203.IN19
lut_index[0] => Equal204.IN19
lut_index[0] => Equal205.IN19
lut_index[0] => Equal206.IN19
lut_index[0] => Equal207.IN19
lut_index[0] => Equal208.IN19
lut_index[0] => Equal209.IN19
lut_index[0] => Equal210.IN19
lut_index[0] => Equal211.IN19
lut_index[0] => Equal212.IN19
lut_index[0] => Equal213.IN19
lut_index[0] => Equal214.IN19
lut_index[0] => Equal215.IN19
lut_index[0] => Equal216.IN19
lut_index[0] => Equal217.IN19
lut_index[0] => Equal218.IN19
lut_index[0] => Equal219.IN19
lut_index[0] => Equal220.IN19
lut_index[0] => Equal221.IN19
lut_index[0] => Equal222.IN19
lut_index[0] => Equal223.IN19
lut_index[0] => Equal224.IN19
lut_index[0] => Equal225.IN19
lut_index[0] => Equal226.IN19
lut_index[0] => Equal227.IN19
lut_index[0] => Equal228.IN19
lut_index[0] => Equal229.IN19
lut_index[0] => Equal230.IN19
lut_index[0] => Equal231.IN19
lut_index[0] => Equal232.IN19
lut_index[0] => Equal233.IN19
lut_index[0] => Equal234.IN19
lut_index[0] => Equal235.IN19
lut_index[0] => Equal236.IN19
lut_index[0] => Equal237.IN19
lut_index[0] => Equal238.IN19
lut_index[0] => Equal239.IN19
lut_index[0] => Equal240.IN19
lut_index[0] => Equal241.IN19
lut_index[0] => Equal242.IN19
lut_index[0] => Equal243.IN19
lut_index[0] => Equal244.IN19
lut_index[0] => Equal245.IN19
lut_index[0] => Equal246.IN19
lut_index[0] => Equal247.IN19
lut_index[0] => Equal248.IN19
lut_index[0] => Equal249.IN19
lut_index[0] => Equal250.IN19
lut_index[0] => Equal251.IN19
lut_index[0] => Equal252.IN19
lut_index[0] => Equal253.IN19
lut_index[0] => Equal254.IN19
lut_index[0] => Equal255.IN19
lut_index[0] => Equal256.IN19
lut_index[0] => Equal257.IN19
lut_index[0] => Equal258.IN19
lut_index[0] => Equal259.IN19
lut_index[0] => Equal260.IN19
lut_index[0] => Equal261.IN19
lut_index[0] => Equal262.IN19
lut_index[0] => Equal263.IN19
lut_index[0] => Equal264.IN19
lut_index[0] => Equal265.IN19
lut_index[0] => Equal266.IN19
lut_index[0] => Equal267.IN19
lut_index[0] => Equal268.IN19
lut_index[0] => Equal269.IN19
lut_index[0] => Equal270.IN19
lut_index[0] => Equal271.IN19
lut_index[0] => Equal272.IN19
lut_index[0] => Equal273.IN19
lut_index[0] => Equal274.IN19
lut_index[0] => Equal275.IN19
lut_index[0] => Equal276.IN19
lut_index[0] => Equal277.IN19
lut_index[0] => Equal278.IN19
lut_index[0] => Equal279.IN19
lut_index[0] => Equal280.IN19
lut_index[0] => Equal281.IN19
lut_index[0] => Equal282.IN19
lut_index[0] => Equal283.IN19
lut_index[0] => Equal284.IN19
lut_index[0] => Equal285.IN19
lut_index[0] => Equal286.IN19
lut_index[0] => Equal287.IN19
lut_index[0] => Equal288.IN19
lut_index[0] => Equal289.IN19
lut_index[0] => Equal290.IN19
lut_index[0] => Equal291.IN19
lut_index[0] => Equal292.IN19
lut_index[0] => Equal293.IN19
lut_index[0] => Equal294.IN19
lut_index[0] => Equal295.IN19
lut_index[0] => Equal296.IN19
lut_index[0] => Equal297.IN19
lut_index[0] => Equal298.IN19
lut_index[0] => Equal299.IN19
lut_index[0] => Equal300.IN19
lut_index[0] => Equal301.IN19
lut_index[0] => Equal302.IN19
lut_index[1] => Equal0.IN18
lut_index[1] => Equal1.IN18
lut_index[1] => Equal2.IN18
lut_index[1] => Equal3.IN18
lut_index[1] => Equal4.IN18
lut_index[1] => Equal5.IN18
lut_index[1] => Equal6.IN18
lut_index[1] => Equal7.IN18
lut_index[1] => Equal8.IN18
lut_index[1] => Equal9.IN18
lut_index[1] => Equal10.IN18
lut_index[1] => Equal11.IN18
lut_index[1] => Equal12.IN18
lut_index[1] => Equal13.IN18
lut_index[1] => Equal14.IN18
lut_index[1] => Equal15.IN18
lut_index[1] => Equal16.IN18
lut_index[1] => Equal17.IN18
lut_index[1] => Equal18.IN18
lut_index[1] => Equal19.IN18
lut_index[1] => Equal20.IN18
lut_index[1] => Equal21.IN18
lut_index[1] => Equal22.IN18
lut_index[1] => Equal23.IN18
lut_index[1] => Equal24.IN18
lut_index[1] => Equal25.IN18
lut_index[1] => Equal26.IN18
lut_index[1] => Equal27.IN18
lut_index[1] => Equal28.IN18
lut_index[1] => Equal29.IN18
lut_index[1] => Equal30.IN18
lut_index[1] => Equal31.IN18
lut_index[1] => Equal32.IN18
lut_index[1] => Equal33.IN18
lut_index[1] => Equal34.IN18
lut_index[1] => Equal35.IN18
lut_index[1] => Equal36.IN18
lut_index[1] => Equal37.IN18
lut_index[1] => Equal38.IN18
lut_index[1] => Equal39.IN18
lut_index[1] => Equal40.IN18
lut_index[1] => Equal41.IN18
lut_index[1] => Equal42.IN18
lut_index[1] => Equal43.IN18
lut_index[1] => Equal44.IN18
lut_index[1] => Equal45.IN18
lut_index[1] => Equal46.IN18
lut_index[1] => Equal47.IN18
lut_index[1] => Equal48.IN18
lut_index[1] => Equal49.IN18
lut_index[1] => Equal50.IN18
lut_index[1] => Equal51.IN18
lut_index[1] => Equal52.IN18
lut_index[1] => Equal53.IN18
lut_index[1] => Equal54.IN18
lut_index[1] => Equal55.IN18
lut_index[1] => Equal56.IN18
lut_index[1] => Equal57.IN18
lut_index[1] => Equal58.IN18
lut_index[1] => Equal59.IN18
lut_index[1] => Equal60.IN18
lut_index[1] => Equal61.IN18
lut_index[1] => Equal62.IN18
lut_index[1] => Equal63.IN18
lut_index[1] => Equal64.IN18
lut_index[1] => Equal65.IN18
lut_index[1] => Equal66.IN18
lut_index[1] => Equal67.IN18
lut_index[1] => Equal68.IN18
lut_index[1] => Equal69.IN18
lut_index[1] => Equal70.IN18
lut_index[1] => Equal71.IN18
lut_index[1] => Equal72.IN18
lut_index[1] => Equal73.IN18
lut_index[1] => Equal74.IN18
lut_index[1] => Equal75.IN18
lut_index[1] => Equal76.IN18
lut_index[1] => Equal77.IN18
lut_index[1] => Equal78.IN18
lut_index[1] => Equal79.IN18
lut_index[1] => Equal80.IN18
lut_index[1] => Equal81.IN18
lut_index[1] => Equal82.IN18
lut_index[1] => Equal83.IN18
lut_index[1] => Equal84.IN18
lut_index[1] => Equal85.IN18
lut_index[1] => Equal86.IN18
lut_index[1] => Equal87.IN18
lut_index[1] => Equal88.IN18
lut_index[1] => Equal89.IN18
lut_index[1] => Equal90.IN18
lut_index[1] => Equal91.IN18
lut_index[1] => Equal92.IN18
lut_index[1] => Equal93.IN18
lut_index[1] => Equal94.IN18
lut_index[1] => Equal95.IN18
lut_index[1] => Equal96.IN18
lut_index[1] => Equal97.IN18
lut_index[1] => Equal98.IN18
lut_index[1] => Equal99.IN18
lut_index[1] => Equal100.IN18
lut_index[1] => Equal101.IN18
lut_index[1] => Equal102.IN18
lut_index[1] => Equal103.IN18
lut_index[1] => Equal104.IN18
lut_index[1] => Equal105.IN18
lut_index[1] => Equal106.IN18
lut_index[1] => Equal107.IN18
lut_index[1] => Equal108.IN18
lut_index[1] => Equal109.IN18
lut_index[1] => Equal110.IN18
lut_index[1] => Equal111.IN18
lut_index[1] => Equal112.IN18
lut_index[1] => Equal113.IN18
lut_index[1] => Equal114.IN18
lut_index[1] => Equal115.IN18
lut_index[1] => Equal116.IN18
lut_index[1] => Equal117.IN18
lut_index[1] => Equal118.IN18
lut_index[1] => Equal119.IN18
lut_index[1] => Equal120.IN18
lut_index[1] => Equal121.IN18
lut_index[1] => Equal122.IN18
lut_index[1] => Equal123.IN18
lut_index[1] => Equal124.IN18
lut_index[1] => Equal125.IN18
lut_index[1] => Equal126.IN18
lut_index[1] => Equal127.IN18
lut_index[1] => Equal128.IN18
lut_index[1] => Equal129.IN18
lut_index[1] => Equal130.IN18
lut_index[1] => Equal131.IN18
lut_index[1] => Equal132.IN18
lut_index[1] => Equal133.IN18
lut_index[1] => Equal134.IN18
lut_index[1] => Equal135.IN18
lut_index[1] => Equal136.IN18
lut_index[1] => Equal137.IN18
lut_index[1] => Equal138.IN18
lut_index[1] => Equal139.IN18
lut_index[1] => Equal140.IN18
lut_index[1] => Equal141.IN18
lut_index[1] => Equal142.IN18
lut_index[1] => Equal143.IN18
lut_index[1] => Equal144.IN18
lut_index[1] => Equal145.IN18
lut_index[1] => Equal146.IN18
lut_index[1] => Equal147.IN18
lut_index[1] => Equal148.IN18
lut_index[1] => Equal149.IN18
lut_index[1] => Equal150.IN18
lut_index[1] => Equal151.IN18
lut_index[1] => Equal152.IN18
lut_index[1] => Equal153.IN18
lut_index[1] => Equal154.IN18
lut_index[1] => Equal155.IN18
lut_index[1] => Equal156.IN18
lut_index[1] => Equal157.IN18
lut_index[1] => Equal158.IN18
lut_index[1] => Equal159.IN18
lut_index[1] => Equal160.IN18
lut_index[1] => Equal161.IN18
lut_index[1] => Equal162.IN18
lut_index[1] => Equal163.IN18
lut_index[1] => Equal164.IN18
lut_index[1] => Equal165.IN18
lut_index[1] => Equal166.IN18
lut_index[1] => Equal167.IN18
lut_index[1] => Equal168.IN18
lut_index[1] => Equal169.IN18
lut_index[1] => Equal170.IN18
lut_index[1] => Equal171.IN18
lut_index[1] => Equal172.IN18
lut_index[1] => Equal173.IN18
lut_index[1] => Equal174.IN18
lut_index[1] => Equal175.IN18
lut_index[1] => Equal176.IN18
lut_index[1] => Equal177.IN18
lut_index[1] => Equal178.IN18
lut_index[1] => Equal179.IN18
lut_index[1] => Equal180.IN18
lut_index[1] => Equal181.IN18
lut_index[1] => Equal182.IN18
lut_index[1] => Equal183.IN18
lut_index[1] => Equal184.IN18
lut_index[1] => Equal185.IN18
lut_index[1] => Equal186.IN18
lut_index[1] => Equal187.IN18
lut_index[1] => Equal188.IN18
lut_index[1] => Equal189.IN18
lut_index[1] => Equal190.IN18
lut_index[1] => Equal191.IN18
lut_index[1] => Equal192.IN18
lut_index[1] => Equal193.IN18
lut_index[1] => Equal194.IN18
lut_index[1] => Equal195.IN18
lut_index[1] => Equal196.IN18
lut_index[1] => Equal197.IN18
lut_index[1] => Equal198.IN18
lut_index[1] => Equal199.IN18
lut_index[1] => Equal200.IN18
lut_index[1] => Equal201.IN18
lut_index[1] => Equal202.IN18
lut_index[1] => Equal203.IN18
lut_index[1] => Equal204.IN18
lut_index[1] => Equal205.IN18
lut_index[1] => Equal206.IN18
lut_index[1] => Equal207.IN18
lut_index[1] => Equal208.IN18
lut_index[1] => Equal209.IN18
lut_index[1] => Equal210.IN18
lut_index[1] => Equal211.IN18
lut_index[1] => Equal212.IN18
lut_index[1] => Equal213.IN18
lut_index[1] => Equal214.IN18
lut_index[1] => Equal215.IN18
lut_index[1] => Equal216.IN18
lut_index[1] => Equal217.IN18
lut_index[1] => Equal218.IN18
lut_index[1] => Equal219.IN18
lut_index[1] => Equal220.IN18
lut_index[1] => Equal221.IN18
lut_index[1] => Equal222.IN18
lut_index[1] => Equal223.IN18
lut_index[1] => Equal224.IN18
lut_index[1] => Equal225.IN18
lut_index[1] => Equal226.IN18
lut_index[1] => Equal227.IN18
lut_index[1] => Equal228.IN18
lut_index[1] => Equal229.IN18
lut_index[1] => Equal230.IN18
lut_index[1] => Equal231.IN18
lut_index[1] => Equal232.IN18
lut_index[1] => Equal233.IN18
lut_index[1] => Equal234.IN18
lut_index[1] => Equal235.IN18
lut_index[1] => Equal236.IN18
lut_index[1] => Equal237.IN18
lut_index[1] => Equal238.IN18
lut_index[1] => Equal239.IN18
lut_index[1] => Equal240.IN18
lut_index[1] => Equal241.IN18
lut_index[1] => Equal242.IN18
lut_index[1] => Equal243.IN18
lut_index[1] => Equal244.IN18
lut_index[1] => Equal245.IN18
lut_index[1] => Equal246.IN18
lut_index[1] => Equal247.IN18
lut_index[1] => Equal248.IN18
lut_index[1] => Equal249.IN18
lut_index[1] => Equal250.IN18
lut_index[1] => Equal251.IN18
lut_index[1] => Equal252.IN18
lut_index[1] => Equal253.IN18
lut_index[1] => Equal254.IN18
lut_index[1] => Equal255.IN18
lut_index[1] => Equal256.IN18
lut_index[1] => Equal257.IN18
lut_index[1] => Equal258.IN18
lut_index[1] => Equal259.IN18
lut_index[1] => Equal260.IN18
lut_index[1] => Equal261.IN18
lut_index[1] => Equal262.IN18
lut_index[1] => Equal263.IN18
lut_index[1] => Equal264.IN18
lut_index[1] => Equal265.IN18
lut_index[1] => Equal266.IN18
lut_index[1] => Equal267.IN18
lut_index[1] => Equal268.IN18
lut_index[1] => Equal269.IN18
lut_index[1] => Equal270.IN18
lut_index[1] => Equal271.IN18
lut_index[1] => Equal272.IN18
lut_index[1] => Equal273.IN18
lut_index[1] => Equal274.IN18
lut_index[1] => Equal275.IN18
lut_index[1] => Equal276.IN18
lut_index[1] => Equal277.IN18
lut_index[1] => Equal278.IN18
lut_index[1] => Equal279.IN18
lut_index[1] => Equal280.IN18
lut_index[1] => Equal281.IN18
lut_index[1] => Equal282.IN18
lut_index[1] => Equal283.IN18
lut_index[1] => Equal284.IN18
lut_index[1] => Equal285.IN18
lut_index[1] => Equal286.IN18
lut_index[1] => Equal287.IN18
lut_index[1] => Equal288.IN18
lut_index[1] => Equal289.IN18
lut_index[1] => Equal290.IN18
lut_index[1] => Equal291.IN18
lut_index[1] => Equal292.IN18
lut_index[1] => Equal293.IN18
lut_index[1] => Equal294.IN18
lut_index[1] => Equal295.IN18
lut_index[1] => Equal296.IN18
lut_index[1] => Equal297.IN18
lut_index[1] => Equal298.IN18
lut_index[1] => Equal299.IN18
lut_index[1] => Equal300.IN18
lut_index[1] => Equal301.IN18
lut_index[1] => Equal302.IN18
lut_index[2] => Equal0.IN17
lut_index[2] => Equal1.IN17
lut_index[2] => Equal2.IN17
lut_index[2] => Equal3.IN17
lut_index[2] => Equal4.IN17
lut_index[2] => Equal5.IN17
lut_index[2] => Equal6.IN17
lut_index[2] => Equal7.IN17
lut_index[2] => Equal8.IN17
lut_index[2] => Equal9.IN17
lut_index[2] => Equal10.IN17
lut_index[2] => Equal11.IN17
lut_index[2] => Equal12.IN17
lut_index[2] => Equal13.IN17
lut_index[2] => Equal14.IN17
lut_index[2] => Equal15.IN17
lut_index[2] => Equal16.IN17
lut_index[2] => Equal17.IN17
lut_index[2] => Equal18.IN17
lut_index[2] => Equal19.IN17
lut_index[2] => Equal20.IN17
lut_index[2] => Equal21.IN17
lut_index[2] => Equal22.IN17
lut_index[2] => Equal23.IN17
lut_index[2] => Equal24.IN17
lut_index[2] => Equal25.IN17
lut_index[2] => Equal26.IN17
lut_index[2] => Equal27.IN17
lut_index[2] => Equal28.IN17
lut_index[2] => Equal29.IN17
lut_index[2] => Equal30.IN17
lut_index[2] => Equal31.IN17
lut_index[2] => Equal32.IN17
lut_index[2] => Equal33.IN17
lut_index[2] => Equal34.IN17
lut_index[2] => Equal35.IN17
lut_index[2] => Equal36.IN17
lut_index[2] => Equal37.IN17
lut_index[2] => Equal38.IN17
lut_index[2] => Equal39.IN17
lut_index[2] => Equal40.IN17
lut_index[2] => Equal41.IN17
lut_index[2] => Equal42.IN17
lut_index[2] => Equal43.IN17
lut_index[2] => Equal44.IN17
lut_index[2] => Equal45.IN17
lut_index[2] => Equal46.IN17
lut_index[2] => Equal47.IN17
lut_index[2] => Equal48.IN17
lut_index[2] => Equal49.IN17
lut_index[2] => Equal50.IN17
lut_index[2] => Equal51.IN17
lut_index[2] => Equal52.IN17
lut_index[2] => Equal53.IN17
lut_index[2] => Equal54.IN17
lut_index[2] => Equal55.IN17
lut_index[2] => Equal56.IN17
lut_index[2] => Equal57.IN17
lut_index[2] => Equal58.IN17
lut_index[2] => Equal59.IN17
lut_index[2] => Equal60.IN17
lut_index[2] => Equal61.IN17
lut_index[2] => Equal62.IN17
lut_index[2] => Equal63.IN17
lut_index[2] => Equal64.IN17
lut_index[2] => Equal65.IN17
lut_index[2] => Equal66.IN17
lut_index[2] => Equal67.IN17
lut_index[2] => Equal68.IN17
lut_index[2] => Equal69.IN17
lut_index[2] => Equal70.IN17
lut_index[2] => Equal71.IN17
lut_index[2] => Equal72.IN17
lut_index[2] => Equal73.IN17
lut_index[2] => Equal74.IN17
lut_index[2] => Equal75.IN17
lut_index[2] => Equal76.IN17
lut_index[2] => Equal77.IN17
lut_index[2] => Equal78.IN17
lut_index[2] => Equal79.IN17
lut_index[2] => Equal80.IN17
lut_index[2] => Equal81.IN17
lut_index[2] => Equal82.IN17
lut_index[2] => Equal83.IN17
lut_index[2] => Equal84.IN17
lut_index[2] => Equal85.IN17
lut_index[2] => Equal86.IN17
lut_index[2] => Equal87.IN17
lut_index[2] => Equal88.IN17
lut_index[2] => Equal89.IN17
lut_index[2] => Equal90.IN17
lut_index[2] => Equal91.IN17
lut_index[2] => Equal92.IN17
lut_index[2] => Equal93.IN17
lut_index[2] => Equal94.IN17
lut_index[2] => Equal95.IN17
lut_index[2] => Equal96.IN17
lut_index[2] => Equal97.IN17
lut_index[2] => Equal98.IN17
lut_index[2] => Equal99.IN17
lut_index[2] => Equal100.IN17
lut_index[2] => Equal101.IN17
lut_index[2] => Equal102.IN17
lut_index[2] => Equal103.IN17
lut_index[2] => Equal104.IN17
lut_index[2] => Equal105.IN17
lut_index[2] => Equal106.IN17
lut_index[2] => Equal107.IN17
lut_index[2] => Equal108.IN17
lut_index[2] => Equal109.IN17
lut_index[2] => Equal110.IN17
lut_index[2] => Equal111.IN17
lut_index[2] => Equal112.IN17
lut_index[2] => Equal113.IN17
lut_index[2] => Equal114.IN17
lut_index[2] => Equal115.IN17
lut_index[2] => Equal116.IN17
lut_index[2] => Equal117.IN17
lut_index[2] => Equal118.IN17
lut_index[2] => Equal119.IN17
lut_index[2] => Equal120.IN17
lut_index[2] => Equal121.IN17
lut_index[2] => Equal122.IN17
lut_index[2] => Equal123.IN17
lut_index[2] => Equal124.IN17
lut_index[2] => Equal125.IN17
lut_index[2] => Equal126.IN17
lut_index[2] => Equal127.IN17
lut_index[2] => Equal128.IN17
lut_index[2] => Equal129.IN17
lut_index[2] => Equal130.IN17
lut_index[2] => Equal131.IN17
lut_index[2] => Equal132.IN17
lut_index[2] => Equal133.IN17
lut_index[2] => Equal134.IN17
lut_index[2] => Equal135.IN17
lut_index[2] => Equal136.IN17
lut_index[2] => Equal137.IN17
lut_index[2] => Equal138.IN17
lut_index[2] => Equal139.IN17
lut_index[2] => Equal140.IN17
lut_index[2] => Equal141.IN17
lut_index[2] => Equal142.IN17
lut_index[2] => Equal143.IN17
lut_index[2] => Equal144.IN17
lut_index[2] => Equal145.IN17
lut_index[2] => Equal146.IN17
lut_index[2] => Equal147.IN17
lut_index[2] => Equal148.IN17
lut_index[2] => Equal149.IN17
lut_index[2] => Equal150.IN17
lut_index[2] => Equal151.IN17
lut_index[2] => Equal152.IN17
lut_index[2] => Equal153.IN17
lut_index[2] => Equal154.IN17
lut_index[2] => Equal155.IN17
lut_index[2] => Equal156.IN17
lut_index[2] => Equal157.IN17
lut_index[2] => Equal158.IN17
lut_index[2] => Equal159.IN17
lut_index[2] => Equal160.IN17
lut_index[2] => Equal161.IN17
lut_index[2] => Equal162.IN17
lut_index[2] => Equal163.IN17
lut_index[2] => Equal164.IN17
lut_index[2] => Equal165.IN17
lut_index[2] => Equal166.IN17
lut_index[2] => Equal167.IN17
lut_index[2] => Equal168.IN17
lut_index[2] => Equal169.IN17
lut_index[2] => Equal170.IN17
lut_index[2] => Equal171.IN17
lut_index[2] => Equal172.IN17
lut_index[2] => Equal173.IN17
lut_index[2] => Equal174.IN17
lut_index[2] => Equal175.IN17
lut_index[2] => Equal176.IN17
lut_index[2] => Equal177.IN17
lut_index[2] => Equal178.IN17
lut_index[2] => Equal179.IN17
lut_index[2] => Equal180.IN17
lut_index[2] => Equal181.IN17
lut_index[2] => Equal182.IN17
lut_index[2] => Equal183.IN17
lut_index[2] => Equal184.IN17
lut_index[2] => Equal185.IN17
lut_index[2] => Equal186.IN17
lut_index[2] => Equal187.IN17
lut_index[2] => Equal188.IN17
lut_index[2] => Equal189.IN17
lut_index[2] => Equal190.IN17
lut_index[2] => Equal191.IN17
lut_index[2] => Equal192.IN17
lut_index[2] => Equal193.IN17
lut_index[2] => Equal194.IN17
lut_index[2] => Equal195.IN17
lut_index[2] => Equal196.IN17
lut_index[2] => Equal197.IN17
lut_index[2] => Equal198.IN17
lut_index[2] => Equal199.IN17
lut_index[2] => Equal200.IN17
lut_index[2] => Equal201.IN17
lut_index[2] => Equal202.IN17
lut_index[2] => Equal203.IN17
lut_index[2] => Equal204.IN17
lut_index[2] => Equal205.IN17
lut_index[2] => Equal206.IN17
lut_index[2] => Equal207.IN17
lut_index[2] => Equal208.IN17
lut_index[2] => Equal209.IN17
lut_index[2] => Equal210.IN17
lut_index[2] => Equal211.IN17
lut_index[2] => Equal212.IN17
lut_index[2] => Equal213.IN17
lut_index[2] => Equal214.IN17
lut_index[2] => Equal215.IN17
lut_index[2] => Equal216.IN17
lut_index[2] => Equal217.IN17
lut_index[2] => Equal218.IN17
lut_index[2] => Equal219.IN17
lut_index[2] => Equal220.IN17
lut_index[2] => Equal221.IN17
lut_index[2] => Equal222.IN17
lut_index[2] => Equal223.IN17
lut_index[2] => Equal224.IN17
lut_index[2] => Equal225.IN17
lut_index[2] => Equal226.IN17
lut_index[2] => Equal227.IN17
lut_index[2] => Equal228.IN17
lut_index[2] => Equal229.IN17
lut_index[2] => Equal230.IN17
lut_index[2] => Equal231.IN17
lut_index[2] => Equal232.IN17
lut_index[2] => Equal233.IN17
lut_index[2] => Equal234.IN17
lut_index[2] => Equal235.IN17
lut_index[2] => Equal236.IN17
lut_index[2] => Equal237.IN17
lut_index[2] => Equal238.IN17
lut_index[2] => Equal239.IN17
lut_index[2] => Equal240.IN17
lut_index[2] => Equal241.IN17
lut_index[2] => Equal242.IN17
lut_index[2] => Equal243.IN17
lut_index[2] => Equal244.IN17
lut_index[2] => Equal245.IN17
lut_index[2] => Equal246.IN17
lut_index[2] => Equal247.IN17
lut_index[2] => Equal248.IN17
lut_index[2] => Equal249.IN17
lut_index[2] => Equal250.IN17
lut_index[2] => Equal251.IN17
lut_index[2] => Equal252.IN17
lut_index[2] => Equal253.IN17
lut_index[2] => Equal254.IN17
lut_index[2] => Equal255.IN17
lut_index[2] => Equal256.IN17
lut_index[2] => Equal257.IN17
lut_index[2] => Equal258.IN17
lut_index[2] => Equal259.IN17
lut_index[2] => Equal260.IN17
lut_index[2] => Equal261.IN17
lut_index[2] => Equal262.IN17
lut_index[2] => Equal263.IN17
lut_index[2] => Equal264.IN17
lut_index[2] => Equal265.IN17
lut_index[2] => Equal266.IN17
lut_index[2] => Equal267.IN17
lut_index[2] => Equal268.IN17
lut_index[2] => Equal269.IN17
lut_index[2] => Equal270.IN17
lut_index[2] => Equal271.IN17
lut_index[2] => Equal272.IN17
lut_index[2] => Equal273.IN17
lut_index[2] => Equal274.IN17
lut_index[2] => Equal275.IN17
lut_index[2] => Equal276.IN17
lut_index[2] => Equal277.IN17
lut_index[2] => Equal278.IN17
lut_index[2] => Equal279.IN17
lut_index[2] => Equal280.IN17
lut_index[2] => Equal281.IN17
lut_index[2] => Equal282.IN17
lut_index[2] => Equal283.IN17
lut_index[2] => Equal284.IN17
lut_index[2] => Equal285.IN17
lut_index[2] => Equal286.IN17
lut_index[2] => Equal287.IN17
lut_index[2] => Equal288.IN17
lut_index[2] => Equal289.IN17
lut_index[2] => Equal290.IN17
lut_index[2] => Equal291.IN17
lut_index[2] => Equal292.IN17
lut_index[2] => Equal293.IN17
lut_index[2] => Equal294.IN17
lut_index[2] => Equal295.IN17
lut_index[2] => Equal296.IN17
lut_index[2] => Equal297.IN17
lut_index[2] => Equal298.IN17
lut_index[2] => Equal299.IN17
lut_index[2] => Equal300.IN17
lut_index[2] => Equal301.IN17
lut_index[2] => Equal302.IN17
lut_index[3] => Equal0.IN16
lut_index[3] => Equal1.IN16
lut_index[3] => Equal2.IN16
lut_index[3] => Equal3.IN16
lut_index[3] => Equal4.IN16
lut_index[3] => Equal5.IN16
lut_index[3] => Equal6.IN16
lut_index[3] => Equal7.IN16
lut_index[3] => Equal8.IN16
lut_index[3] => Equal9.IN16
lut_index[3] => Equal10.IN16
lut_index[3] => Equal11.IN16
lut_index[3] => Equal12.IN16
lut_index[3] => Equal13.IN16
lut_index[3] => Equal14.IN16
lut_index[3] => Equal15.IN16
lut_index[3] => Equal16.IN16
lut_index[3] => Equal17.IN16
lut_index[3] => Equal18.IN16
lut_index[3] => Equal19.IN16
lut_index[3] => Equal20.IN16
lut_index[3] => Equal21.IN16
lut_index[3] => Equal22.IN16
lut_index[3] => Equal23.IN16
lut_index[3] => Equal24.IN16
lut_index[3] => Equal25.IN16
lut_index[3] => Equal26.IN16
lut_index[3] => Equal27.IN16
lut_index[3] => Equal28.IN16
lut_index[3] => Equal29.IN16
lut_index[3] => Equal30.IN16
lut_index[3] => Equal31.IN16
lut_index[3] => Equal32.IN16
lut_index[3] => Equal33.IN16
lut_index[3] => Equal34.IN16
lut_index[3] => Equal35.IN16
lut_index[3] => Equal36.IN16
lut_index[3] => Equal37.IN16
lut_index[3] => Equal38.IN16
lut_index[3] => Equal39.IN16
lut_index[3] => Equal40.IN16
lut_index[3] => Equal41.IN16
lut_index[3] => Equal42.IN16
lut_index[3] => Equal43.IN16
lut_index[3] => Equal44.IN16
lut_index[3] => Equal45.IN16
lut_index[3] => Equal46.IN16
lut_index[3] => Equal47.IN16
lut_index[3] => Equal48.IN16
lut_index[3] => Equal49.IN16
lut_index[3] => Equal50.IN16
lut_index[3] => Equal51.IN16
lut_index[3] => Equal52.IN16
lut_index[3] => Equal53.IN16
lut_index[3] => Equal54.IN16
lut_index[3] => Equal55.IN16
lut_index[3] => Equal56.IN16
lut_index[3] => Equal57.IN16
lut_index[3] => Equal58.IN16
lut_index[3] => Equal59.IN16
lut_index[3] => Equal60.IN16
lut_index[3] => Equal61.IN16
lut_index[3] => Equal62.IN16
lut_index[3] => Equal63.IN16
lut_index[3] => Equal64.IN16
lut_index[3] => Equal65.IN16
lut_index[3] => Equal66.IN16
lut_index[3] => Equal67.IN16
lut_index[3] => Equal68.IN16
lut_index[3] => Equal69.IN16
lut_index[3] => Equal70.IN16
lut_index[3] => Equal71.IN16
lut_index[3] => Equal72.IN16
lut_index[3] => Equal73.IN16
lut_index[3] => Equal74.IN16
lut_index[3] => Equal75.IN16
lut_index[3] => Equal76.IN16
lut_index[3] => Equal77.IN16
lut_index[3] => Equal78.IN16
lut_index[3] => Equal79.IN16
lut_index[3] => Equal80.IN16
lut_index[3] => Equal81.IN16
lut_index[3] => Equal82.IN16
lut_index[3] => Equal83.IN16
lut_index[3] => Equal84.IN16
lut_index[3] => Equal85.IN16
lut_index[3] => Equal86.IN16
lut_index[3] => Equal87.IN16
lut_index[3] => Equal88.IN16
lut_index[3] => Equal89.IN16
lut_index[3] => Equal90.IN16
lut_index[3] => Equal91.IN16
lut_index[3] => Equal92.IN16
lut_index[3] => Equal93.IN16
lut_index[3] => Equal94.IN16
lut_index[3] => Equal95.IN16
lut_index[3] => Equal96.IN16
lut_index[3] => Equal97.IN16
lut_index[3] => Equal98.IN16
lut_index[3] => Equal99.IN16
lut_index[3] => Equal100.IN16
lut_index[3] => Equal101.IN16
lut_index[3] => Equal102.IN16
lut_index[3] => Equal103.IN16
lut_index[3] => Equal104.IN16
lut_index[3] => Equal105.IN16
lut_index[3] => Equal106.IN16
lut_index[3] => Equal107.IN16
lut_index[3] => Equal108.IN16
lut_index[3] => Equal109.IN16
lut_index[3] => Equal110.IN16
lut_index[3] => Equal111.IN16
lut_index[3] => Equal112.IN16
lut_index[3] => Equal113.IN16
lut_index[3] => Equal114.IN16
lut_index[3] => Equal115.IN16
lut_index[3] => Equal116.IN16
lut_index[3] => Equal117.IN16
lut_index[3] => Equal118.IN16
lut_index[3] => Equal119.IN16
lut_index[3] => Equal120.IN16
lut_index[3] => Equal121.IN16
lut_index[3] => Equal122.IN16
lut_index[3] => Equal123.IN16
lut_index[3] => Equal124.IN16
lut_index[3] => Equal125.IN16
lut_index[3] => Equal126.IN16
lut_index[3] => Equal127.IN16
lut_index[3] => Equal128.IN16
lut_index[3] => Equal129.IN16
lut_index[3] => Equal130.IN16
lut_index[3] => Equal131.IN16
lut_index[3] => Equal132.IN16
lut_index[3] => Equal133.IN16
lut_index[3] => Equal134.IN16
lut_index[3] => Equal135.IN16
lut_index[3] => Equal136.IN16
lut_index[3] => Equal137.IN16
lut_index[3] => Equal138.IN16
lut_index[3] => Equal139.IN16
lut_index[3] => Equal140.IN16
lut_index[3] => Equal141.IN16
lut_index[3] => Equal142.IN16
lut_index[3] => Equal143.IN16
lut_index[3] => Equal144.IN16
lut_index[3] => Equal145.IN16
lut_index[3] => Equal146.IN16
lut_index[3] => Equal147.IN16
lut_index[3] => Equal148.IN16
lut_index[3] => Equal149.IN16
lut_index[3] => Equal150.IN16
lut_index[3] => Equal151.IN16
lut_index[3] => Equal152.IN16
lut_index[3] => Equal153.IN16
lut_index[3] => Equal154.IN16
lut_index[3] => Equal155.IN16
lut_index[3] => Equal156.IN16
lut_index[3] => Equal157.IN16
lut_index[3] => Equal158.IN16
lut_index[3] => Equal159.IN16
lut_index[3] => Equal160.IN16
lut_index[3] => Equal161.IN16
lut_index[3] => Equal162.IN16
lut_index[3] => Equal163.IN16
lut_index[3] => Equal164.IN16
lut_index[3] => Equal165.IN16
lut_index[3] => Equal166.IN16
lut_index[3] => Equal167.IN16
lut_index[3] => Equal168.IN16
lut_index[3] => Equal169.IN16
lut_index[3] => Equal170.IN16
lut_index[3] => Equal171.IN16
lut_index[3] => Equal172.IN16
lut_index[3] => Equal173.IN16
lut_index[3] => Equal174.IN16
lut_index[3] => Equal175.IN16
lut_index[3] => Equal176.IN16
lut_index[3] => Equal177.IN16
lut_index[3] => Equal178.IN16
lut_index[3] => Equal179.IN16
lut_index[3] => Equal180.IN16
lut_index[3] => Equal181.IN16
lut_index[3] => Equal182.IN16
lut_index[3] => Equal183.IN16
lut_index[3] => Equal184.IN16
lut_index[3] => Equal185.IN16
lut_index[3] => Equal186.IN16
lut_index[3] => Equal187.IN16
lut_index[3] => Equal188.IN16
lut_index[3] => Equal189.IN16
lut_index[3] => Equal190.IN16
lut_index[3] => Equal191.IN16
lut_index[3] => Equal192.IN16
lut_index[3] => Equal193.IN16
lut_index[3] => Equal194.IN16
lut_index[3] => Equal195.IN16
lut_index[3] => Equal196.IN16
lut_index[3] => Equal197.IN16
lut_index[3] => Equal198.IN16
lut_index[3] => Equal199.IN16
lut_index[3] => Equal200.IN16
lut_index[3] => Equal201.IN16
lut_index[3] => Equal202.IN16
lut_index[3] => Equal203.IN16
lut_index[3] => Equal204.IN16
lut_index[3] => Equal205.IN16
lut_index[3] => Equal206.IN16
lut_index[3] => Equal207.IN16
lut_index[3] => Equal208.IN16
lut_index[3] => Equal209.IN16
lut_index[3] => Equal210.IN16
lut_index[3] => Equal211.IN16
lut_index[3] => Equal212.IN16
lut_index[3] => Equal213.IN16
lut_index[3] => Equal214.IN16
lut_index[3] => Equal215.IN16
lut_index[3] => Equal216.IN16
lut_index[3] => Equal217.IN16
lut_index[3] => Equal218.IN16
lut_index[3] => Equal219.IN16
lut_index[3] => Equal220.IN16
lut_index[3] => Equal221.IN16
lut_index[3] => Equal222.IN16
lut_index[3] => Equal223.IN16
lut_index[3] => Equal224.IN16
lut_index[3] => Equal225.IN16
lut_index[3] => Equal226.IN16
lut_index[3] => Equal227.IN16
lut_index[3] => Equal228.IN16
lut_index[3] => Equal229.IN16
lut_index[3] => Equal230.IN16
lut_index[3] => Equal231.IN16
lut_index[3] => Equal232.IN16
lut_index[3] => Equal233.IN16
lut_index[3] => Equal234.IN16
lut_index[3] => Equal235.IN16
lut_index[3] => Equal236.IN16
lut_index[3] => Equal237.IN16
lut_index[3] => Equal238.IN16
lut_index[3] => Equal239.IN16
lut_index[3] => Equal240.IN16
lut_index[3] => Equal241.IN16
lut_index[3] => Equal242.IN16
lut_index[3] => Equal243.IN16
lut_index[3] => Equal244.IN16
lut_index[3] => Equal245.IN16
lut_index[3] => Equal246.IN16
lut_index[3] => Equal247.IN16
lut_index[3] => Equal248.IN16
lut_index[3] => Equal249.IN16
lut_index[3] => Equal250.IN16
lut_index[3] => Equal251.IN16
lut_index[3] => Equal252.IN16
lut_index[3] => Equal253.IN16
lut_index[3] => Equal254.IN16
lut_index[3] => Equal255.IN16
lut_index[3] => Equal256.IN16
lut_index[3] => Equal257.IN16
lut_index[3] => Equal258.IN16
lut_index[3] => Equal259.IN16
lut_index[3] => Equal260.IN16
lut_index[3] => Equal261.IN16
lut_index[3] => Equal262.IN16
lut_index[3] => Equal263.IN16
lut_index[3] => Equal264.IN16
lut_index[3] => Equal265.IN16
lut_index[3] => Equal266.IN16
lut_index[3] => Equal267.IN16
lut_index[3] => Equal268.IN16
lut_index[3] => Equal269.IN16
lut_index[3] => Equal270.IN16
lut_index[3] => Equal271.IN16
lut_index[3] => Equal272.IN16
lut_index[3] => Equal273.IN16
lut_index[3] => Equal274.IN16
lut_index[3] => Equal275.IN16
lut_index[3] => Equal276.IN16
lut_index[3] => Equal277.IN16
lut_index[3] => Equal278.IN16
lut_index[3] => Equal279.IN16
lut_index[3] => Equal280.IN16
lut_index[3] => Equal281.IN16
lut_index[3] => Equal282.IN16
lut_index[3] => Equal283.IN16
lut_index[3] => Equal284.IN16
lut_index[3] => Equal285.IN16
lut_index[3] => Equal286.IN16
lut_index[3] => Equal287.IN16
lut_index[3] => Equal288.IN16
lut_index[3] => Equal289.IN16
lut_index[3] => Equal290.IN16
lut_index[3] => Equal291.IN16
lut_index[3] => Equal292.IN16
lut_index[3] => Equal293.IN16
lut_index[3] => Equal294.IN16
lut_index[3] => Equal295.IN16
lut_index[3] => Equal296.IN16
lut_index[3] => Equal297.IN16
lut_index[3] => Equal298.IN16
lut_index[3] => Equal299.IN16
lut_index[3] => Equal300.IN16
lut_index[3] => Equal301.IN16
lut_index[3] => Equal302.IN16
lut_index[4] => Equal0.IN15
lut_index[4] => Equal1.IN15
lut_index[4] => Equal2.IN15
lut_index[4] => Equal3.IN15
lut_index[4] => Equal4.IN15
lut_index[4] => Equal5.IN15
lut_index[4] => Equal6.IN15
lut_index[4] => Equal7.IN15
lut_index[4] => Equal8.IN15
lut_index[4] => Equal9.IN15
lut_index[4] => Equal10.IN15
lut_index[4] => Equal11.IN15
lut_index[4] => Equal12.IN15
lut_index[4] => Equal13.IN15
lut_index[4] => Equal14.IN15
lut_index[4] => Equal15.IN15
lut_index[4] => Equal16.IN15
lut_index[4] => Equal17.IN15
lut_index[4] => Equal18.IN15
lut_index[4] => Equal19.IN15
lut_index[4] => Equal20.IN15
lut_index[4] => Equal21.IN15
lut_index[4] => Equal22.IN15
lut_index[4] => Equal23.IN15
lut_index[4] => Equal24.IN15
lut_index[4] => Equal25.IN15
lut_index[4] => Equal26.IN15
lut_index[4] => Equal27.IN15
lut_index[4] => Equal28.IN15
lut_index[4] => Equal29.IN15
lut_index[4] => Equal30.IN15
lut_index[4] => Equal31.IN15
lut_index[4] => Equal32.IN15
lut_index[4] => Equal33.IN15
lut_index[4] => Equal34.IN15
lut_index[4] => Equal35.IN15
lut_index[4] => Equal36.IN15
lut_index[4] => Equal37.IN15
lut_index[4] => Equal38.IN15
lut_index[4] => Equal39.IN15
lut_index[4] => Equal40.IN15
lut_index[4] => Equal41.IN15
lut_index[4] => Equal42.IN15
lut_index[4] => Equal43.IN15
lut_index[4] => Equal44.IN15
lut_index[4] => Equal45.IN15
lut_index[4] => Equal46.IN15
lut_index[4] => Equal47.IN15
lut_index[4] => Equal48.IN15
lut_index[4] => Equal49.IN15
lut_index[4] => Equal50.IN15
lut_index[4] => Equal51.IN15
lut_index[4] => Equal52.IN15
lut_index[4] => Equal53.IN15
lut_index[4] => Equal54.IN15
lut_index[4] => Equal55.IN15
lut_index[4] => Equal56.IN15
lut_index[4] => Equal57.IN15
lut_index[4] => Equal58.IN15
lut_index[4] => Equal59.IN15
lut_index[4] => Equal60.IN15
lut_index[4] => Equal61.IN15
lut_index[4] => Equal62.IN15
lut_index[4] => Equal63.IN15
lut_index[4] => Equal64.IN15
lut_index[4] => Equal65.IN15
lut_index[4] => Equal66.IN15
lut_index[4] => Equal67.IN15
lut_index[4] => Equal68.IN15
lut_index[4] => Equal69.IN15
lut_index[4] => Equal70.IN15
lut_index[4] => Equal71.IN15
lut_index[4] => Equal72.IN15
lut_index[4] => Equal73.IN15
lut_index[4] => Equal74.IN15
lut_index[4] => Equal75.IN15
lut_index[4] => Equal76.IN15
lut_index[4] => Equal77.IN15
lut_index[4] => Equal78.IN15
lut_index[4] => Equal79.IN15
lut_index[4] => Equal80.IN15
lut_index[4] => Equal81.IN15
lut_index[4] => Equal82.IN15
lut_index[4] => Equal83.IN15
lut_index[4] => Equal84.IN15
lut_index[4] => Equal85.IN15
lut_index[4] => Equal86.IN15
lut_index[4] => Equal87.IN15
lut_index[4] => Equal88.IN15
lut_index[4] => Equal89.IN15
lut_index[4] => Equal90.IN15
lut_index[4] => Equal91.IN15
lut_index[4] => Equal92.IN15
lut_index[4] => Equal93.IN15
lut_index[4] => Equal94.IN15
lut_index[4] => Equal95.IN15
lut_index[4] => Equal96.IN15
lut_index[4] => Equal97.IN15
lut_index[4] => Equal98.IN15
lut_index[4] => Equal99.IN15
lut_index[4] => Equal100.IN15
lut_index[4] => Equal101.IN15
lut_index[4] => Equal102.IN15
lut_index[4] => Equal103.IN15
lut_index[4] => Equal104.IN15
lut_index[4] => Equal105.IN15
lut_index[4] => Equal106.IN15
lut_index[4] => Equal107.IN15
lut_index[4] => Equal108.IN15
lut_index[4] => Equal109.IN15
lut_index[4] => Equal110.IN15
lut_index[4] => Equal111.IN15
lut_index[4] => Equal112.IN15
lut_index[4] => Equal113.IN15
lut_index[4] => Equal114.IN15
lut_index[4] => Equal115.IN15
lut_index[4] => Equal116.IN15
lut_index[4] => Equal117.IN15
lut_index[4] => Equal118.IN15
lut_index[4] => Equal119.IN15
lut_index[4] => Equal120.IN15
lut_index[4] => Equal121.IN15
lut_index[4] => Equal122.IN15
lut_index[4] => Equal123.IN15
lut_index[4] => Equal124.IN15
lut_index[4] => Equal125.IN15
lut_index[4] => Equal126.IN15
lut_index[4] => Equal127.IN15
lut_index[4] => Equal128.IN15
lut_index[4] => Equal129.IN15
lut_index[4] => Equal130.IN15
lut_index[4] => Equal131.IN15
lut_index[4] => Equal132.IN15
lut_index[4] => Equal133.IN15
lut_index[4] => Equal134.IN15
lut_index[4] => Equal135.IN15
lut_index[4] => Equal136.IN15
lut_index[4] => Equal137.IN15
lut_index[4] => Equal138.IN15
lut_index[4] => Equal139.IN15
lut_index[4] => Equal140.IN15
lut_index[4] => Equal141.IN15
lut_index[4] => Equal142.IN15
lut_index[4] => Equal143.IN15
lut_index[4] => Equal144.IN15
lut_index[4] => Equal145.IN15
lut_index[4] => Equal146.IN15
lut_index[4] => Equal147.IN15
lut_index[4] => Equal148.IN15
lut_index[4] => Equal149.IN15
lut_index[4] => Equal150.IN15
lut_index[4] => Equal151.IN15
lut_index[4] => Equal152.IN15
lut_index[4] => Equal153.IN15
lut_index[4] => Equal154.IN15
lut_index[4] => Equal155.IN15
lut_index[4] => Equal156.IN15
lut_index[4] => Equal157.IN15
lut_index[4] => Equal158.IN15
lut_index[4] => Equal159.IN15
lut_index[4] => Equal160.IN15
lut_index[4] => Equal161.IN15
lut_index[4] => Equal162.IN15
lut_index[4] => Equal163.IN15
lut_index[4] => Equal164.IN15
lut_index[4] => Equal165.IN15
lut_index[4] => Equal166.IN15
lut_index[4] => Equal167.IN15
lut_index[4] => Equal168.IN15
lut_index[4] => Equal169.IN15
lut_index[4] => Equal170.IN15
lut_index[4] => Equal171.IN15
lut_index[4] => Equal172.IN15
lut_index[4] => Equal173.IN15
lut_index[4] => Equal174.IN15
lut_index[4] => Equal175.IN15
lut_index[4] => Equal176.IN15
lut_index[4] => Equal177.IN15
lut_index[4] => Equal178.IN15
lut_index[4] => Equal179.IN15
lut_index[4] => Equal180.IN15
lut_index[4] => Equal181.IN15
lut_index[4] => Equal182.IN15
lut_index[4] => Equal183.IN15
lut_index[4] => Equal184.IN15
lut_index[4] => Equal185.IN15
lut_index[4] => Equal186.IN15
lut_index[4] => Equal187.IN15
lut_index[4] => Equal188.IN15
lut_index[4] => Equal189.IN15
lut_index[4] => Equal190.IN15
lut_index[4] => Equal191.IN15
lut_index[4] => Equal192.IN15
lut_index[4] => Equal193.IN15
lut_index[4] => Equal194.IN15
lut_index[4] => Equal195.IN15
lut_index[4] => Equal196.IN15
lut_index[4] => Equal197.IN15
lut_index[4] => Equal198.IN15
lut_index[4] => Equal199.IN15
lut_index[4] => Equal200.IN15
lut_index[4] => Equal201.IN15
lut_index[4] => Equal202.IN15
lut_index[4] => Equal203.IN15
lut_index[4] => Equal204.IN15
lut_index[4] => Equal205.IN15
lut_index[4] => Equal206.IN15
lut_index[4] => Equal207.IN15
lut_index[4] => Equal208.IN15
lut_index[4] => Equal209.IN15
lut_index[4] => Equal210.IN15
lut_index[4] => Equal211.IN15
lut_index[4] => Equal212.IN15
lut_index[4] => Equal213.IN15
lut_index[4] => Equal214.IN15
lut_index[4] => Equal215.IN15
lut_index[4] => Equal216.IN15
lut_index[4] => Equal217.IN15
lut_index[4] => Equal218.IN15
lut_index[4] => Equal219.IN15
lut_index[4] => Equal220.IN15
lut_index[4] => Equal221.IN15
lut_index[4] => Equal222.IN15
lut_index[4] => Equal223.IN15
lut_index[4] => Equal224.IN15
lut_index[4] => Equal225.IN15
lut_index[4] => Equal226.IN15
lut_index[4] => Equal227.IN15
lut_index[4] => Equal228.IN15
lut_index[4] => Equal229.IN15
lut_index[4] => Equal230.IN15
lut_index[4] => Equal231.IN15
lut_index[4] => Equal232.IN15
lut_index[4] => Equal233.IN15
lut_index[4] => Equal234.IN15
lut_index[4] => Equal235.IN15
lut_index[4] => Equal236.IN15
lut_index[4] => Equal237.IN15
lut_index[4] => Equal238.IN15
lut_index[4] => Equal239.IN15
lut_index[4] => Equal240.IN15
lut_index[4] => Equal241.IN15
lut_index[4] => Equal242.IN15
lut_index[4] => Equal243.IN15
lut_index[4] => Equal244.IN15
lut_index[4] => Equal245.IN15
lut_index[4] => Equal246.IN15
lut_index[4] => Equal247.IN15
lut_index[4] => Equal248.IN15
lut_index[4] => Equal249.IN15
lut_index[4] => Equal250.IN15
lut_index[4] => Equal251.IN15
lut_index[4] => Equal252.IN15
lut_index[4] => Equal253.IN15
lut_index[4] => Equal254.IN15
lut_index[4] => Equal255.IN15
lut_index[4] => Equal256.IN15
lut_index[4] => Equal257.IN15
lut_index[4] => Equal258.IN15
lut_index[4] => Equal259.IN15
lut_index[4] => Equal260.IN15
lut_index[4] => Equal261.IN15
lut_index[4] => Equal262.IN15
lut_index[4] => Equal263.IN15
lut_index[4] => Equal264.IN15
lut_index[4] => Equal265.IN15
lut_index[4] => Equal266.IN15
lut_index[4] => Equal267.IN15
lut_index[4] => Equal268.IN15
lut_index[4] => Equal269.IN15
lut_index[4] => Equal270.IN15
lut_index[4] => Equal271.IN15
lut_index[4] => Equal272.IN15
lut_index[4] => Equal273.IN15
lut_index[4] => Equal274.IN15
lut_index[4] => Equal275.IN15
lut_index[4] => Equal276.IN15
lut_index[4] => Equal277.IN15
lut_index[4] => Equal278.IN15
lut_index[4] => Equal279.IN15
lut_index[4] => Equal280.IN15
lut_index[4] => Equal281.IN15
lut_index[4] => Equal282.IN15
lut_index[4] => Equal283.IN15
lut_index[4] => Equal284.IN15
lut_index[4] => Equal285.IN15
lut_index[4] => Equal286.IN15
lut_index[4] => Equal287.IN15
lut_index[4] => Equal288.IN15
lut_index[4] => Equal289.IN15
lut_index[4] => Equal290.IN15
lut_index[4] => Equal291.IN15
lut_index[4] => Equal292.IN15
lut_index[4] => Equal293.IN15
lut_index[4] => Equal294.IN15
lut_index[4] => Equal295.IN15
lut_index[4] => Equal296.IN15
lut_index[4] => Equal297.IN15
lut_index[4] => Equal298.IN15
lut_index[4] => Equal299.IN15
lut_index[4] => Equal300.IN15
lut_index[4] => Equal301.IN15
lut_index[4] => Equal302.IN15
lut_index[5] => Equal0.IN14
lut_index[5] => Equal1.IN14
lut_index[5] => Equal2.IN14
lut_index[5] => Equal3.IN14
lut_index[5] => Equal4.IN14
lut_index[5] => Equal5.IN14
lut_index[5] => Equal6.IN14
lut_index[5] => Equal7.IN14
lut_index[5] => Equal8.IN14
lut_index[5] => Equal9.IN14
lut_index[5] => Equal10.IN14
lut_index[5] => Equal11.IN14
lut_index[5] => Equal12.IN14
lut_index[5] => Equal13.IN14
lut_index[5] => Equal14.IN14
lut_index[5] => Equal15.IN14
lut_index[5] => Equal16.IN14
lut_index[5] => Equal17.IN14
lut_index[5] => Equal18.IN14
lut_index[5] => Equal19.IN14
lut_index[5] => Equal20.IN14
lut_index[5] => Equal21.IN14
lut_index[5] => Equal22.IN14
lut_index[5] => Equal23.IN14
lut_index[5] => Equal24.IN14
lut_index[5] => Equal25.IN14
lut_index[5] => Equal26.IN14
lut_index[5] => Equal27.IN14
lut_index[5] => Equal28.IN14
lut_index[5] => Equal29.IN14
lut_index[5] => Equal30.IN14
lut_index[5] => Equal31.IN14
lut_index[5] => Equal32.IN14
lut_index[5] => Equal33.IN14
lut_index[5] => Equal34.IN14
lut_index[5] => Equal35.IN14
lut_index[5] => Equal36.IN14
lut_index[5] => Equal37.IN14
lut_index[5] => Equal38.IN14
lut_index[5] => Equal39.IN14
lut_index[5] => Equal40.IN14
lut_index[5] => Equal41.IN14
lut_index[5] => Equal42.IN14
lut_index[5] => Equal43.IN14
lut_index[5] => Equal44.IN14
lut_index[5] => Equal45.IN14
lut_index[5] => Equal46.IN14
lut_index[5] => Equal47.IN14
lut_index[5] => Equal48.IN14
lut_index[5] => Equal49.IN14
lut_index[5] => Equal50.IN14
lut_index[5] => Equal51.IN14
lut_index[5] => Equal52.IN14
lut_index[5] => Equal53.IN14
lut_index[5] => Equal54.IN14
lut_index[5] => Equal55.IN14
lut_index[5] => Equal56.IN14
lut_index[5] => Equal57.IN14
lut_index[5] => Equal58.IN14
lut_index[5] => Equal59.IN14
lut_index[5] => Equal60.IN14
lut_index[5] => Equal61.IN14
lut_index[5] => Equal62.IN14
lut_index[5] => Equal63.IN14
lut_index[5] => Equal64.IN14
lut_index[5] => Equal65.IN14
lut_index[5] => Equal66.IN14
lut_index[5] => Equal67.IN14
lut_index[5] => Equal68.IN14
lut_index[5] => Equal69.IN14
lut_index[5] => Equal70.IN14
lut_index[5] => Equal71.IN14
lut_index[5] => Equal72.IN14
lut_index[5] => Equal73.IN14
lut_index[5] => Equal74.IN14
lut_index[5] => Equal75.IN14
lut_index[5] => Equal76.IN14
lut_index[5] => Equal77.IN14
lut_index[5] => Equal78.IN14
lut_index[5] => Equal79.IN14
lut_index[5] => Equal80.IN14
lut_index[5] => Equal81.IN14
lut_index[5] => Equal82.IN14
lut_index[5] => Equal83.IN14
lut_index[5] => Equal84.IN14
lut_index[5] => Equal85.IN14
lut_index[5] => Equal86.IN14
lut_index[5] => Equal87.IN14
lut_index[5] => Equal88.IN14
lut_index[5] => Equal89.IN14
lut_index[5] => Equal90.IN14
lut_index[5] => Equal91.IN14
lut_index[5] => Equal92.IN14
lut_index[5] => Equal93.IN14
lut_index[5] => Equal94.IN14
lut_index[5] => Equal95.IN14
lut_index[5] => Equal96.IN14
lut_index[5] => Equal97.IN14
lut_index[5] => Equal98.IN14
lut_index[5] => Equal99.IN14
lut_index[5] => Equal100.IN14
lut_index[5] => Equal101.IN14
lut_index[5] => Equal102.IN14
lut_index[5] => Equal103.IN14
lut_index[5] => Equal104.IN14
lut_index[5] => Equal105.IN14
lut_index[5] => Equal106.IN14
lut_index[5] => Equal107.IN14
lut_index[5] => Equal108.IN14
lut_index[5] => Equal109.IN14
lut_index[5] => Equal110.IN14
lut_index[5] => Equal111.IN14
lut_index[5] => Equal112.IN14
lut_index[5] => Equal113.IN14
lut_index[5] => Equal114.IN14
lut_index[5] => Equal115.IN14
lut_index[5] => Equal116.IN14
lut_index[5] => Equal117.IN14
lut_index[5] => Equal118.IN14
lut_index[5] => Equal119.IN14
lut_index[5] => Equal120.IN14
lut_index[5] => Equal121.IN14
lut_index[5] => Equal122.IN14
lut_index[5] => Equal123.IN14
lut_index[5] => Equal124.IN14
lut_index[5] => Equal125.IN14
lut_index[5] => Equal126.IN14
lut_index[5] => Equal127.IN14
lut_index[5] => Equal128.IN14
lut_index[5] => Equal129.IN14
lut_index[5] => Equal130.IN14
lut_index[5] => Equal131.IN14
lut_index[5] => Equal132.IN14
lut_index[5] => Equal133.IN14
lut_index[5] => Equal134.IN14
lut_index[5] => Equal135.IN14
lut_index[5] => Equal136.IN14
lut_index[5] => Equal137.IN14
lut_index[5] => Equal138.IN14
lut_index[5] => Equal139.IN14
lut_index[5] => Equal140.IN14
lut_index[5] => Equal141.IN14
lut_index[5] => Equal142.IN14
lut_index[5] => Equal143.IN14
lut_index[5] => Equal144.IN14
lut_index[5] => Equal145.IN14
lut_index[5] => Equal146.IN14
lut_index[5] => Equal147.IN14
lut_index[5] => Equal148.IN14
lut_index[5] => Equal149.IN14
lut_index[5] => Equal150.IN14
lut_index[5] => Equal151.IN14
lut_index[5] => Equal152.IN14
lut_index[5] => Equal153.IN14
lut_index[5] => Equal154.IN14
lut_index[5] => Equal155.IN14
lut_index[5] => Equal156.IN14
lut_index[5] => Equal157.IN14
lut_index[5] => Equal158.IN14
lut_index[5] => Equal159.IN14
lut_index[5] => Equal160.IN14
lut_index[5] => Equal161.IN14
lut_index[5] => Equal162.IN14
lut_index[5] => Equal163.IN14
lut_index[5] => Equal164.IN14
lut_index[5] => Equal165.IN14
lut_index[5] => Equal166.IN14
lut_index[5] => Equal167.IN14
lut_index[5] => Equal168.IN14
lut_index[5] => Equal169.IN14
lut_index[5] => Equal170.IN14
lut_index[5] => Equal171.IN14
lut_index[5] => Equal172.IN14
lut_index[5] => Equal173.IN14
lut_index[5] => Equal174.IN14
lut_index[5] => Equal175.IN14
lut_index[5] => Equal176.IN14
lut_index[5] => Equal177.IN14
lut_index[5] => Equal178.IN14
lut_index[5] => Equal179.IN14
lut_index[5] => Equal180.IN14
lut_index[5] => Equal181.IN14
lut_index[5] => Equal182.IN14
lut_index[5] => Equal183.IN14
lut_index[5] => Equal184.IN14
lut_index[5] => Equal185.IN14
lut_index[5] => Equal186.IN14
lut_index[5] => Equal187.IN14
lut_index[5] => Equal188.IN14
lut_index[5] => Equal189.IN14
lut_index[5] => Equal190.IN14
lut_index[5] => Equal191.IN14
lut_index[5] => Equal192.IN14
lut_index[5] => Equal193.IN14
lut_index[5] => Equal194.IN14
lut_index[5] => Equal195.IN14
lut_index[5] => Equal196.IN14
lut_index[5] => Equal197.IN14
lut_index[5] => Equal198.IN14
lut_index[5] => Equal199.IN14
lut_index[5] => Equal200.IN14
lut_index[5] => Equal201.IN14
lut_index[5] => Equal202.IN14
lut_index[5] => Equal203.IN14
lut_index[5] => Equal204.IN14
lut_index[5] => Equal205.IN14
lut_index[5] => Equal206.IN14
lut_index[5] => Equal207.IN14
lut_index[5] => Equal208.IN14
lut_index[5] => Equal209.IN14
lut_index[5] => Equal210.IN14
lut_index[5] => Equal211.IN14
lut_index[5] => Equal212.IN14
lut_index[5] => Equal213.IN14
lut_index[5] => Equal214.IN14
lut_index[5] => Equal215.IN14
lut_index[5] => Equal216.IN14
lut_index[5] => Equal217.IN14
lut_index[5] => Equal218.IN14
lut_index[5] => Equal219.IN14
lut_index[5] => Equal220.IN14
lut_index[5] => Equal221.IN14
lut_index[5] => Equal222.IN14
lut_index[5] => Equal223.IN14
lut_index[5] => Equal224.IN14
lut_index[5] => Equal225.IN14
lut_index[5] => Equal226.IN14
lut_index[5] => Equal227.IN14
lut_index[5] => Equal228.IN14
lut_index[5] => Equal229.IN14
lut_index[5] => Equal230.IN14
lut_index[5] => Equal231.IN14
lut_index[5] => Equal232.IN14
lut_index[5] => Equal233.IN14
lut_index[5] => Equal234.IN14
lut_index[5] => Equal235.IN14
lut_index[5] => Equal236.IN14
lut_index[5] => Equal237.IN14
lut_index[5] => Equal238.IN14
lut_index[5] => Equal239.IN14
lut_index[5] => Equal240.IN14
lut_index[5] => Equal241.IN14
lut_index[5] => Equal242.IN14
lut_index[5] => Equal243.IN14
lut_index[5] => Equal244.IN14
lut_index[5] => Equal245.IN14
lut_index[5] => Equal246.IN14
lut_index[5] => Equal247.IN14
lut_index[5] => Equal248.IN14
lut_index[5] => Equal249.IN14
lut_index[5] => Equal250.IN14
lut_index[5] => Equal251.IN14
lut_index[5] => Equal252.IN14
lut_index[5] => Equal253.IN14
lut_index[5] => Equal254.IN14
lut_index[5] => Equal255.IN14
lut_index[5] => Equal256.IN14
lut_index[5] => Equal257.IN14
lut_index[5] => Equal258.IN14
lut_index[5] => Equal259.IN14
lut_index[5] => Equal260.IN14
lut_index[5] => Equal261.IN14
lut_index[5] => Equal262.IN14
lut_index[5] => Equal263.IN14
lut_index[5] => Equal264.IN14
lut_index[5] => Equal265.IN14
lut_index[5] => Equal266.IN14
lut_index[5] => Equal267.IN14
lut_index[5] => Equal268.IN14
lut_index[5] => Equal269.IN14
lut_index[5] => Equal270.IN14
lut_index[5] => Equal271.IN14
lut_index[5] => Equal272.IN14
lut_index[5] => Equal273.IN14
lut_index[5] => Equal274.IN14
lut_index[5] => Equal275.IN14
lut_index[5] => Equal276.IN14
lut_index[5] => Equal277.IN14
lut_index[5] => Equal278.IN14
lut_index[5] => Equal279.IN14
lut_index[5] => Equal280.IN14
lut_index[5] => Equal281.IN14
lut_index[5] => Equal282.IN14
lut_index[5] => Equal283.IN14
lut_index[5] => Equal284.IN14
lut_index[5] => Equal285.IN14
lut_index[5] => Equal286.IN14
lut_index[5] => Equal287.IN14
lut_index[5] => Equal288.IN14
lut_index[5] => Equal289.IN14
lut_index[5] => Equal290.IN14
lut_index[5] => Equal291.IN14
lut_index[5] => Equal292.IN14
lut_index[5] => Equal293.IN14
lut_index[5] => Equal294.IN14
lut_index[5] => Equal295.IN14
lut_index[5] => Equal296.IN14
lut_index[5] => Equal297.IN14
lut_index[5] => Equal298.IN14
lut_index[5] => Equal299.IN14
lut_index[5] => Equal300.IN14
lut_index[5] => Equal301.IN14
lut_index[5] => Equal302.IN14
lut_index[6] => Equal0.IN13
lut_index[6] => Equal1.IN13
lut_index[6] => Equal2.IN13
lut_index[6] => Equal3.IN13
lut_index[6] => Equal4.IN13
lut_index[6] => Equal5.IN13
lut_index[6] => Equal6.IN13
lut_index[6] => Equal7.IN13
lut_index[6] => Equal8.IN13
lut_index[6] => Equal9.IN13
lut_index[6] => Equal10.IN13
lut_index[6] => Equal11.IN13
lut_index[6] => Equal12.IN13
lut_index[6] => Equal13.IN13
lut_index[6] => Equal14.IN13
lut_index[6] => Equal15.IN13
lut_index[6] => Equal16.IN13
lut_index[6] => Equal17.IN13
lut_index[6] => Equal18.IN13
lut_index[6] => Equal19.IN13
lut_index[6] => Equal20.IN13
lut_index[6] => Equal21.IN13
lut_index[6] => Equal22.IN13
lut_index[6] => Equal23.IN13
lut_index[6] => Equal24.IN13
lut_index[6] => Equal25.IN13
lut_index[6] => Equal26.IN13
lut_index[6] => Equal27.IN13
lut_index[6] => Equal28.IN13
lut_index[6] => Equal29.IN13
lut_index[6] => Equal30.IN13
lut_index[6] => Equal31.IN13
lut_index[6] => Equal32.IN13
lut_index[6] => Equal33.IN13
lut_index[6] => Equal34.IN13
lut_index[6] => Equal35.IN13
lut_index[6] => Equal36.IN13
lut_index[6] => Equal37.IN13
lut_index[6] => Equal38.IN13
lut_index[6] => Equal39.IN13
lut_index[6] => Equal40.IN13
lut_index[6] => Equal41.IN13
lut_index[6] => Equal42.IN13
lut_index[6] => Equal43.IN13
lut_index[6] => Equal44.IN13
lut_index[6] => Equal45.IN13
lut_index[6] => Equal46.IN13
lut_index[6] => Equal47.IN13
lut_index[6] => Equal48.IN13
lut_index[6] => Equal49.IN13
lut_index[6] => Equal50.IN13
lut_index[6] => Equal51.IN13
lut_index[6] => Equal52.IN13
lut_index[6] => Equal53.IN13
lut_index[6] => Equal54.IN13
lut_index[6] => Equal55.IN13
lut_index[6] => Equal56.IN13
lut_index[6] => Equal57.IN13
lut_index[6] => Equal58.IN13
lut_index[6] => Equal59.IN13
lut_index[6] => Equal60.IN13
lut_index[6] => Equal61.IN13
lut_index[6] => Equal62.IN13
lut_index[6] => Equal63.IN13
lut_index[6] => Equal64.IN13
lut_index[6] => Equal65.IN13
lut_index[6] => Equal66.IN13
lut_index[6] => Equal67.IN13
lut_index[6] => Equal68.IN13
lut_index[6] => Equal69.IN13
lut_index[6] => Equal70.IN13
lut_index[6] => Equal71.IN13
lut_index[6] => Equal72.IN13
lut_index[6] => Equal73.IN13
lut_index[6] => Equal74.IN13
lut_index[6] => Equal75.IN13
lut_index[6] => Equal76.IN13
lut_index[6] => Equal77.IN13
lut_index[6] => Equal78.IN13
lut_index[6] => Equal79.IN13
lut_index[6] => Equal80.IN13
lut_index[6] => Equal81.IN13
lut_index[6] => Equal82.IN13
lut_index[6] => Equal83.IN13
lut_index[6] => Equal84.IN13
lut_index[6] => Equal85.IN13
lut_index[6] => Equal86.IN13
lut_index[6] => Equal87.IN13
lut_index[6] => Equal88.IN13
lut_index[6] => Equal89.IN13
lut_index[6] => Equal90.IN13
lut_index[6] => Equal91.IN13
lut_index[6] => Equal92.IN13
lut_index[6] => Equal93.IN13
lut_index[6] => Equal94.IN13
lut_index[6] => Equal95.IN13
lut_index[6] => Equal96.IN13
lut_index[6] => Equal97.IN13
lut_index[6] => Equal98.IN13
lut_index[6] => Equal99.IN13
lut_index[6] => Equal100.IN13
lut_index[6] => Equal101.IN13
lut_index[6] => Equal102.IN13
lut_index[6] => Equal103.IN13
lut_index[6] => Equal104.IN13
lut_index[6] => Equal105.IN13
lut_index[6] => Equal106.IN13
lut_index[6] => Equal107.IN13
lut_index[6] => Equal108.IN13
lut_index[6] => Equal109.IN13
lut_index[6] => Equal110.IN13
lut_index[6] => Equal111.IN13
lut_index[6] => Equal112.IN13
lut_index[6] => Equal113.IN13
lut_index[6] => Equal114.IN13
lut_index[6] => Equal115.IN13
lut_index[6] => Equal116.IN13
lut_index[6] => Equal117.IN13
lut_index[6] => Equal118.IN13
lut_index[6] => Equal119.IN13
lut_index[6] => Equal120.IN13
lut_index[6] => Equal121.IN13
lut_index[6] => Equal122.IN13
lut_index[6] => Equal123.IN13
lut_index[6] => Equal124.IN13
lut_index[6] => Equal125.IN13
lut_index[6] => Equal126.IN13
lut_index[6] => Equal127.IN13
lut_index[6] => Equal128.IN13
lut_index[6] => Equal129.IN13
lut_index[6] => Equal130.IN13
lut_index[6] => Equal131.IN13
lut_index[6] => Equal132.IN13
lut_index[6] => Equal133.IN13
lut_index[6] => Equal134.IN13
lut_index[6] => Equal135.IN13
lut_index[6] => Equal136.IN13
lut_index[6] => Equal137.IN13
lut_index[6] => Equal138.IN13
lut_index[6] => Equal139.IN13
lut_index[6] => Equal140.IN13
lut_index[6] => Equal141.IN13
lut_index[6] => Equal142.IN13
lut_index[6] => Equal143.IN13
lut_index[6] => Equal144.IN13
lut_index[6] => Equal145.IN13
lut_index[6] => Equal146.IN13
lut_index[6] => Equal147.IN13
lut_index[6] => Equal148.IN13
lut_index[6] => Equal149.IN13
lut_index[6] => Equal150.IN13
lut_index[6] => Equal151.IN13
lut_index[6] => Equal152.IN13
lut_index[6] => Equal153.IN13
lut_index[6] => Equal154.IN13
lut_index[6] => Equal155.IN13
lut_index[6] => Equal156.IN13
lut_index[6] => Equal157.IN13
lut_index[6] => Equal158.IN13
lut_index[6] => Equal159.IN13
lut_index[6] => Equal160.IN13
lut_index[6] => Equal161.IN13
lut_index[6] => Equal162.IN13
lut_index[6] => Equal163.IN13
lut_index[6] => Equal164.IN13
lut_index[6] => Equal165.IN13
lut_index[6] => Equal166.IN13
lut_index[6] => Equal167.IN13
lut_index[6] => Equal168.IN13
lut_index[6] => Equal169.IN13
lut_index[6] => Equal170.IN13
lut_index[6] => Equal171.IN13
lut_index[6] => Equal172.IN13
lut_index[6] => Equal173.IN13
lut_index[6] => Equal174.IN13
lut_index[6] => Equal175.IN13
lut_index[6] => Equal176.IN13
lut_index[6] => Equal177.IN13
lut_index[6] => Equal178.IN13
lut_index[6] => Equal179.IN13
lut_index[6] => Equal180.IN13
lut_index[6] => Equal181.IN13
lut_index[6] => Equal182.IN13
lut_index[6] => Equal183.IN13
lut_index[6] => Equal184.IN13
lut_index[6] => Equal185.IN13
lut_index[6] => Equal186.IN13
lut_index[6] => Equal187.IN13
lut_index[6] => Equal188.IN13
lut_index[6] => Equal189.IN13
lut_index[6] => Equal190.IN13
lut_index[6] => Equal191.IN13
lut_index[6] => Equal192.IN13
lut_index[6] => Equal193.IN13
lut_index[6] => Equal194.IN13
lut_index[6] => Equal195.IN13
lut_index[6] => Equal196.IN13
lut_index[6] => Equal197.IN13
lut_index[6] => Equal198.IN13
lut_index[6] => Equal199.IN13
lut_index[6] => Equal200.IN13
lut_index[6] => Equal201.IN13
lut_index[6] => Equal202.IN13
lut_index[6] => Equal203.IN13
lut_index[6] => Equal204.IN13
lut_index[6] => Equal205.IN13
lut_index[6] => Equal206.IN13
lut_index[6] => Equal207.IN13
lut_index[6] => Equal208.IN13
lut_index[6] => Equal209.IN13
lut_index[6] => Equal210.IN13
lut_index[6] => Equal211.IN13
lut_index[6] => Equal212.IN13
lut_index[6] => Equal213.IN13
lut_index[6] => Equal214.IN13
lut_index[6] => Equal215.IN13
lut_index[6] => Equal216.IN13
lut_index[6] => Equal217.IN13
lut_index[6] => Equal218.IN13
lut_index[6] => Equal219.IN13
lut_index[6] => Equal220.IN13
lut_index[6] => Equal221.IN13
lut_index[6] => Equal222.IN13
lut_index[6] => Equal223.IN13
lut_index[6] => Equal224.IN13
lut_index[6] => Equal225.IN13
lut_index[6] => Equal226.IN13
lut_index[6] => Equal227.IN13
lut_index[6] => Equal228.IN13
lut_index[6] => Equal229.IN13
lut_index[6] => Equal230.IN13
lut_index[6] => Equal231.IN13
lut_index[6] => Equal232.IN13
lut_index[6] => Equal233.IN13
lut_index[6] => Equal234.IN13
lut_index[6] => Equal235.IN13
lut_index[6] => Equal236.IN13
lut_index[6] => Equal237.IN13
lut_index[6] => Equal238.IN13
lut_index[6] => Equal239.IN13
lut_index[6] => Equal240.IN13
lut_index[6] => Equal241.IN13
lut_index[6] => Equal242.IN13
lut_index[6] => Equal243.IN13
lut_index[6] => Equal244.IN13
lut_index[6] => Equal245.IN13
lut_index[6] => Equal246.IN13
lut_index[6] => Equal247.IN13
lut_index[6] => Equal248.IN13
lut_index[6] => Equal249.IN13
lut_index[6] => Equal250.IN13
lut_index[6] => Equal251.IN13
lut_index[6] => Equal252.IN13
lut_index[6] => Equal253.IN13
lut_index[6] => Equal254.IN13
lut_index[6] => Equal255.IN13
lut_index[6] => Equal256.IN13
lut_index[6] => Equal257.IN13
lut_index[6] => Equal258.IN13
lut_index[6] => Equal259.IN13
lut_index[6] => Equal260.IN13
lut_index[6] => Equal261.IN13
lut_index[6] => Equal262.IN13
lut_index[6] => Equal263.IN13
lut_index[6] => Equal264.IN13
lut_index[6] => Equal265.IN13
lut_index[6] => Equal266.IN13
lut_index[6] => Equal267.IN13
lut_index[6] => Equal268.IN13
lut_index[6] => Equal269.IN13
lut_index[6] => Equal270.IN13
lut_index[6] => Equal271.IN13
lut_index[6] => Equal272.IN13
lut_index[6] => Equal273.IN13
lut_index[6] => Equal274.IN13
lut_index[6] => Equal275.IN13
lut_index[6] => Equal276.IN13
lut_index[6] => Equal277.IN13
lut_index[6] => Equal278.IN13
lut_index[6] => Equal279.IN13
lut_index[6] => Equal280.IN13
lut_index[6] => Equal281.IN13
lut_index[6] => Equal282.IN13
lut_index[6] => Equal283.IN13
lut_index[6] => Equal284.IN13
lut_index[6] => Equal285.IN13
lut_index[6] => Equal286.IN13
lut_index[6] => Equal287.IN13
lut_index[6] => Equal288.IN13
lut_index[6] => Equal289.IN13
lut_index[6] => Equal290.IN13
lut_index[6] => Equal291.IN13
lut_index[6] => Equal292.IN13
lut_index[6] => Equal293.IN13
lut_index[6] => Equal294.IN13
lut_index[6] => Equal295.IN13
lut_index[6] => Equal296.IN13
lut_index[6] => Equal297.IN13
lut_index[6] => Equal298.IN13
lut_index[6] => Equal299.IN13
lut_index[6] => Equal300.IN13
lut_index[6] => Equal301.IN13
lut_index[6] => Equal302.IN13
lut_index[7] => Equal0.IN12
lut_index[7] => Equal1.IN12
lut_index[7] => Equal2.IN12
lut_index[7] => Equal3.IN12
lut_index[7] => Equal4.IN12
lut_index[7] => Equal5.IN12
lut_index[7] => Equal6.IN12
lut_index[7] => Equal7.IN12
lut_index[7] => Equal8.IN12
lut_index[7] => Equal9.IN12
lut_index[7] => Equal10.IN12
lut_index[7] => Equal11.IN12
lut_index[7] => Equal12.IN12
lut_index[7] => Equal13.IN12
lut_index[7] => Equal14.IN12
lut_index[7] => Equal15.IN12
lut_index[7] => Equal16.IN12
lut_index[7] => Equal17.IN12
lut_index[7] => Equal18.IN12
lut_index[7] => Equal19.IN12
lut_index[7] => Equal20.IN12
lut_index[7] => Equal21.IN12
lut_index[7] => Equal22.IN12
lut_index[7] => Equal23.IN12
lut_index[7] => Equal24.IN12
lut_index[7] => Equal25.IN12
lut_index[7] => Equal26.IN12
lut_index[7] => Equal27.IN12
lut_index[7] => Equal28.IN12
lut_index[7] => Equal29.IN12
lut_index[7] => Equal30.IN12
lut_index[7] => Equal31.IN12
lut_index[7] => Equal32.IN12
lut_index[7] => Equal33.IN12
lut_index[7] => Equal34.IN12
lut_index[7] => Equal35.IN12
lut_index[7] => Equal36.IN12
lut_index[7] => Equal37.IN12
lut_index[7] => Equal38.IN12
lut_index[7] => Equal39.IN12
lut_index[7] => Equal40.IN12
lut_index[7] => Equal41.IN12
lut_index[7] => Equal42.IN12
lut_index[7] => Equal43.IN12
lut_index[7] => Equal44.IN12
lut_index[7] => Equal45.IN12
lut_index[7] => Equal46.IN12
lut_index[7] => Equal47.IN12
lut_index[7] => Equal48.IN12
lut_index[7] => Equal49.IN12
lut_index[7] => Equal50.IN12
lut_index[7] => Equal51.IN12
lut_index[7] => Equal52.IN12
lut_index[7] => Equal53.IN12
lut_index[7] => Equal54.IN12
lut_index[7] => Equal55.IN12
lut_index[7] => Equal56.IN12
lut_index[7] => Equal57.IN12
lut_index[7] => Equal58.IN12
lut_index[7] => Equal59.IN12
lut_index[7] => Equal60.IN12
lut_index[7] => Equal61.IN12
lut_index[7] => Equal62.IN12
lut_index[7] => Equal63.IN12
lut_index[7] => Equal64.IN12
lut_index[7] => Equal65.IN12
lut_index[7] => Equal66.IN12
lut_index[7] => Equal67.IN12
lut_index[7] => Equal68.IN12
lut_index[7] => Equal69.IN12
lut_index[7] => Equal70.IN12
lut_index[7] => Equal71.IN12
lut_index[7] => Equal72.IN12
lut_index[7] => Equal73.IN12
lut_index[7] => Equal74.IN12
lut_index[7] => Equal75.IN12
lut_index[7] => Equal76.IN12
lut_index[7] => Equal77.IN12
lut_index[7] => Equal78.IN12
lut_index[7] => Equal79.IN12
lut_index[7] => Equal80.IN12
lut_index[7] => Equal81.IN12
lut_index[7] => Equal82.IN12
lut_index[7] => Equal83.IN12
lut_index[7] => Equal84.IN12
lut_index[7] => Equal85.IN12
lut_index[7] => Equal86.IN12
lut_index[7] => Equal87.IN12
lut_index[7] => Equal88.IN12
lut_index[7] => Equal89.IN12
lut_index[7] => Equal90.IN12
lut_index[7] => Equal91.IN12
lut_index[7] => Equal92.IN12
lut_index[7] => Equal93.IN12
lut_index[7] => Equal94.IN12
lut_index[7] => Equal95.IN12
lut_index[7] => Equal96.IN12
lut_index[7] => Equal97.IN12
lut_index[7] => Equal98.IN12
lut_index[7] => Equal99.IN12
lut_index[7] => Equal100.IN12
lut_index[7] => Equal101.IN12
lut_index[7] => Equal102.IN12
lut_index[7] => Equal103.IN12
lut_index[7] => Equal104.IN12
lut_index[7] => Equal105.IN12
lut_index[7] => Equal106.IN12
lut_index[7] => Equal107.IN12
lut_index[7] => Equal108.IN12
lut_index[7] => Equal109.IN12
lut_index[7] => Equal110.IN12
lut_index[7] => Equal111.IN12
lut_index[7] => Equal112.IN12
lut_index[7] => Equal113.IN12
lut_index[7] => Equal114.IN12
lut_index[7] => Equal115.IN12
lut_index[7] => Equal116.IN12
lut_index[7] => Equal117.IN12
lut_index[7] => Equal118.IN12
lut_index[7] => Equal119.IN12
lut_index[7] => Equal120.IN12
lut_index[7] => Equal121.IN12
lut_index[7] => Equal122.IN12
lut_index[7] => Equal123.IN12
lut_index[7] => Equal124.IN12
lut_index[7] => Equal125.IN12
lut_index[7] => Equal126.IN12
lut_index[7] => Equal127.IN12
lut_index[7] => Equal128.IN12
lut_index[7] => Equal129.IN12
lut_index[7] => Equal130.IN12
lut_index[7] => Equal131.IN12
lut_index[7] => Equal132.IN12
lut_index[7] => Equal133.IN12
lut_index[7] => Equal134.IN12
lut_index[7] => Equal135.IN12
lut_index[7] => Equal136.IN12
lut_index[7] => Equal137.IN12
lut_index[7] => Equal138.IN12
lut_index[7] => Equal139.IN12
lut_index[7] => Equal140.IN12
lut_index[7] => Equal141.IN12
lut_index[7] => Equal142.IN12
lut_index[7] => Equal143.IN12
lut_index[7] => Equal144.IN12
lut_index[7] => Equal145.IN12
lut_index[7] => Equal146.IN12
lut_index[7] => Equal147.IN12
lut_index[7] => Equal148.IN12
lut_index[7] => Equal149.IN12
lut_index[7] => Equal150.IN12
lut_index[7] => Equal151.IN12
lut_index[7] => Equal152.IN12
lut_index[7] => Equal153.IN12
lut_index[7] => Equal154.IN12
lut_index[7] => Equal155.IN12
lut_index[7] => Equal156.IN12
lut_index[7] => Equal157.IN12
lut_index[7] => Equal158.IN12
lut_index[7] => Equal159.IN12
lut_index[7] => Equal160.IN12
lut_index[7] => Equal161.IN12
lut_index[7] => Equal162.IN12
lut_index[7] => Equal163.IN12
lut_index[7] => Equal164.IN12
lut_index[7] => Equal165.IN12
lut_index[7] => Equal166.IN12
lut_index[7] => Equal167.IN12
lut_index[7] => Equal168.IN12
lut_index[7] => Equal169.IN12
lut_index[7] => Equal170.IN12
lut_index[7] => Equal171.IN12
lut_index[7] => Equal172.IN12
lut_index[7] => Equal173.IN12
lut_index[7] => Equal174.IN12
lut_index[7] => Equal175.IN12
lut_index[7] => Equal176.IN12
lut_index[7] => Equal177.IN12
lut_index[7] => Equal178.IN12
lut_index[7] => Equal179.IN12
lut_index[7] => Equal180.IN12
lut_index[7] => Equal181.IN12
lut_index[7] => Equal182.IN12
lut_index[7] => Equal183.IN12
lut_index[7] => Equal184.IN12
lut_index[7] => Equal185.IN12
lut_index[7] => Equal186.IN12
lut_index[7] => Equal187.IN12
lut_index[7] => Equal188.IN12
lut_index[7] => Equal189.IN12
lut_index[7] => Equal190.IN12
lut_index[7] => Equal191.IN12
lut_index[7] => Equal192.IN12
lut_index[7] => Equal193.IN12
lut_index[7] => Equal194.IN12
lut_index[7] => Equal195.IN12
lut_index[7] => Equal196.IN12
lut_index[7] => Equal197.IN12
lut_index[7] => Equal198.IN12
lut_index[7] => Equal199.IN12
lut_index[7] => Equal200.IN12
lut_index[7] => Equal201.IN12
lut_index[7] => Equal202.IN12
lut_index[7] => Equal203.IN12
lut_index[7] => Equal204.IN12
lut_index[7] => Equal205.IN12
lut_index[7] => Equal206.IN12
lut_index[7] => Equal207.IN12
lut_index[7] => Equal208.IN12
lut_index[7] => Equal209.IN12
lut_index[7] => Equal210.IN12
lut_index[7] => Equal211.IN12
lut_index[7] => Equal212.IN12
lut_index[7] => Equal213.IN12
lut_index[7] => Equal214.IN12
lut_index[7] => Equal215.IN12
lut_index[7] => Equal216.IN12
lut_index[7] => Equal217.IN12
lut_index[7] => Equal218.IN12
lut_index[7] => Equal219.IN12
lut_index[7] => Equal220.IN12
lut_index[7] => Equal221.IN12
lut_index[7] => Equal222.IN12
lut_index[7] => Equal223.IN12
lut_index[7] => Equal224.IN12
lut_index[7] => Equal225.IN12
lut_index[7] => Equal226.IN12
lut_index[7] => Equal227.IN12
lut_index[7] => Equal228.IN12
lut_index[7] => Equal229.IN12
lut_index[7] => Equal230.IN12
lut_index[7] => Equal231.IN12
lut_index[7] => Equal232.IN12
lut_index[7] => Equal233.IN12
lut_index[7] => Equal234.IN12
lut_index[7] => Equal235.IN12
lut_index[7] => Equal236.IN12
lut_index[7] => Equal237.IN12
lut_index[7] => Equal238.IN12
lut_index[7] => Equal239.IN12
lut_index[7] => Equal240.IN12
lut_index[7] => Equal241.IN12
lut_index[7] => Equal242.IN12
lut_index[7] => Equal243.IN12
lut_index[7] => Equal244.IN12
lut_index[7] => Equal245.IN12
lut_index[7] => Equal246.IN12
lut_index[7] => Equal247.IN12
lut_index[7] => Equal248.IN12
lut_index[7] => Equal249.IN12
lut_index[7] => Equal250.IN12
lut_index[7] => Equal251.IN12
lut_index[7] => Equal252.IN12
lut_index[7] => Equal253.IN12
lut_index[7] => Equal254.IN12
lut_index[7] => Equal255.IN12
lut_index[7] => Equal256.IN12
lut_index[7] => Equal257.IN12
lut_index[7] => Equal258.IN12
lut_index[7] => Equal259.IN12
lut_index[7] => Equal260.IN12
lut_index[7] => Equal261.IN12
lut_index[7] => Equal262.IN12
lut_index[7] => Equal263.IN12
lut_index[7] => Equal264.IN12
lut_index[7] => Equal265.IN12
lut_index[7] => Equal266.IN12
lut_index[7] => Equal267.IN12
lut_index[7] => Equal268.IN12
lut_index[7] => Equal269.IN12
lut_index[7] => Equal270.IN12
lut_index[7] => Equal271.IN12
lut_index[7] => Equal272.IN12
lut_index[7] => Equal273.IN12
lut_index[7] => Equal274.IN12
lut_index[7] => Equal275.IN12
lut_index[7] => Equal276.IN12
lut_index[7] => Equal277.IN12
lut_index[7] => Equal278.IN12
lut_index[7] => Equal279.IN12
lut_index[7] => Equal280.IN12
lut_index[7] => Equal281.IN12
lut_index[7] => Equal282.IN12
lut_index[7] => Equal283.IN12
lut_index[7] => Equal284.IN12
lut_index[7] => Equal285.IN12
lut_index[7] => Equal286.IN12
lut_index[7] => Equal287.IN12
lut_index[7] => Equal288.IN12
lut_index[7] => Equal289.IN12
lut_index[7] => Equal290.IN12
lut_index[7] => Equal291.IN12
lut_index[7] => Equal292.IN12
lut_index[7] => Equal293.IN12
lut_index[7] => Equal294.IN12
lut_index[7] => Equal295.IN12
lut_index[7] => Equal296.IN12
lut_index[7] => Equal297.IN12
lut_index[7] => Equal298.IN12
lut_index[7] => Equal299.IN12
lut_index[7] => Equal300.IN12
lut_index[7] => Equal301.IN12
lut_index[7] => Equal302.IN12
lut_index[8] => Equal0.IN11
lut_index[8] => Equal1.IN11
lut_index[8] => Equal2.IN11
lut_index[8] => Equal3.IN11
lut_index[8] => Equal4.IN11
lut_index[8] => Equal5.IN11
lut_index[8] => Equal6.IN11
lut_index[8] => Equal7.IN11
lut_index[8] => Equal8.IN11
lut_index[8] => Equal9.IN11
lut_index[8] => Equal10.IN11
lut_index[8] => Equal11.IN11
lut_index[8] => Equal12.IN11
lut_index[8] => Equal13.IN11
lut_index[8] => Equal14.IN11
lut_index[8] => Equal15.IN11
lut_index[8] => Equal16.IN11
lut_index[8] => Equal17.IN11
lut_index[8] => Equal18.IN11
lut_index[8] => Equal19.IN11
lut_index[8] => Equal20.IN11
lut_index[8] => Equal21.IN11
lut_index[8] => Equal22.IN11
lut_index[8] => Equal23.IN11
lut_index[8] => Equal24.IN11
lut_index[8] => Equal25.IN11
lut_index[8] => Equal26.IN11
lut_index[8] => Equal27.IN11
lut_index[8] => Equal28.IN11
lut_index[8] => Equal29.IN11
lut_index[8] => Equal30.IN11
lut_index[8] => Equal31.IN11
lut_index[8] => Equal32.IN11
lut_index[8] => Equal33.IN11
lut_index[8] => Equal34.IN11
lut_index[8] => Equal35.IN11
lut_index[8] => Equal36.IN11
lut_index[8] => Equal37.IN11
lut_index[8] => Equal38.IN11
lut_index[8] => Equal39.IN11
lut_index[8] => Equal40.IN11
lut_index[8] => Equal41.IN11
lut_index[8] => Equal42.IN11
lut_index[8] => Equal43.IN11
lut_index[8] => Equal44.IN11
lut_index[8] => Equal45.IN11
lut_index[8] => Equal46.IN11
lut_index[8] => Equal47.IN11
lut_index[8] => Equal48.IN11
lut_index[8] => Equal49.IN11
lut_index[8] => Equal50.IN11
lut_index[8] => Equal51.IN11
lut_index[8] => Equal52.IN11
lut_index[8] => Equal53.IN11
lut_index[8] => Equal54.IN11
lut_index[8] => Equal55.IN11
lut_index[8] => Equal56.IN11
lut_index[8] => Equal57.IN11
lut_index[8] => Equal58.IN11
lut_index[8] => Equal59.IN11
lut_index[8] => Equal60.IN11
lut_index[8] => Equal61.IN11
lut_index[8] => Equal62.IN11
lut_index[8] => Equal63.IN11
lut_index[8] => Equal64.IN11
lut_index[8] => Equal65.IN11
lut_index[8] => Equal66.IN11
lut_index[8] => Equal67.IN11
lut_index[8] => Equal68.IN11
lut_index[8] => Equal69.IN11
lut_index[8] => Equal70.IN11
lut_index[8] => Equal71.IN11
lut_index[8] => Equal72.IN11
lut_index[8] => Equal73.IN11
lut_index[8] => Equal74.IN11
lut_index[8] => Equal75.IN11
lut_index[8] => Equal76.IN11
lut_index[8] => Equal77.IN11
lut_index[8] => Equal78.IN11
lut_index[8] => Equal79.IN11
lut_index[8] => Equal80.IN11
lut_index[8] => Equal81.IN11
lut_index[8] => Equal82.IN11
lut_index[8] => Equal83.IN11
lut_index[8] => Equal84.IN11
lut_index[8] => Equal85.IN11
lut_index[8] => Equal86.IN11
lut_index[8] => Equal87.IN11
lut_index[8] => Equal88.IN11
lut_index[8] => Equal89.IN11
lut_index[8] => Equal90.IN11
lut_index[8] => Equal91.IN11
lut_index[8] => Equal92.IN11
lut_index[8] => Equal93.IN11
lut_index[8] => Equal94.IN11
lut_index[8] => Equal95.IN11
lut_index[8] => Equal96.IN11
lut_index[8] => Equal97.IN11
lut_index[8] => Equal98.IN11
lut_index[8] => Equal99.IN11
lut_index[8] => Equal100.IN11
lut_index[8] => Equal101.IN11
lut_index[8] => Equal102.IN11
lut_index[8] => Equal103.IN11
lut_index[8] => Equal104.IN11
lut_index[8] => Equal105.IN11
lut_index[8] => Equal106.IN11
lut_index[8] => Equal107.IN11
lut_index[8] => Equal108.IN11
lut_index[8] => Equal109.IN11
lut_index[8] => Equal110.IN11
lut_index[8] => Equal111.IN11
lut_index[8] => Equal112.IN11
lut_index[8] => Equal113.IN11
lut_index[8] => Equal114.IN11
lut_index[8] => Equal115.IN11
lut_index[8] => Equal116.IN11
lut_index[8] => Equal117.IN11
lut_index[8] => Equal118.IN11
lut_index[8] => Equal119.IN11
lut_index[8] => Equal120.IN11
lut_index[8] => Equal121.IN11
lut_index[8] => Equal122.IN11
lut_index[8] => Equal123.IN11
lut_index[8] => Equal124.IN11
lut_index[8] => Equal125.IN11
lut_index[8] => Equal126.IN11
lut_index[8] => Equal127.IN11
lut_index[8] => Equal128.IN11
lut_index[8] => Equal129.IN11
lut_index[8] => Equal130.IN11
lut_index[8] => Equal131.IN11
lut_index[8] => Equal132.IN11
lut_index[8] => Equal133.IN11
lut_index[8] => Equal134.IN11
lut_index[8] => Equal135.IN11
lut_index[8] => Equal136.IN11
lut_index[8] => Equal137.IN11
lut_index[8] => Equal138.IN11
lut_index[8] => Equal139.IN11
lut_index[8] => Equal140.IN11
lut_index[8] => Equal141.IN11
lut_index[8] => Equal142.IN11
lut_index[8] => Equal143.IN11
lut_index[8] => Equal144.IN11
lut_index[8] => Equal145.IN11
lut_index[8] => Equal146.IN11
lut_index[8] => Equal147.IN11
lut_index[8] => Equal148.IN11
lut_index[8] => Equal149.IN11
lut_index[8] => Equal150.IN11
lut_index[8] => Equal151.IN11
lut_index[8] => Equal152.IN11
lut_index[8] => Equal153.IN11
lut_index[8] => Equal154.IN11
lut_index[8] => Equal155.IN11
lut_index[8] => Equal156.IN11
lut_index[8] => Equal157.IN11
lut_index[8] => Equal158.IN11
lut_index[8] => Equal159.IN11
lut_index[8] => Equal160.IN11
lut_index[8] => Equal161.IN11
lut_index[8] => Equal162.IN11
lut_index[8] => Equal163.IN11
lut_index[8] => Equal164.IN11
lut_index[8] => Equal165.IN11
lut_index[8] => Equal166.IN11
lut_index[8] => Equal167.IN11
lut_index[8] => Equal168.IN11
lut_index[8] => Equal169.IN11
lut_index[8] => Equal170.IN11
lut_index[8] => Equal171.IN11
lut_index[8] => Equal172.IN11
lut_index[8] => Equal173.IN11
lut_index[8] => Equal174.IN11
lut_index[8] => Equal175.IN11
lut_index[8] => Equal176.IN11
lut_index[8] => Equal177.IN11
lut_index[8] => Equal178.IN11
lut_index[8] => Equal179.IN11
lut_index[8] => Equal180.IN11
lut_index[8] => Equal181.IN11
lut_index[8] => Equal182.IN11
lut_index[8] => Equal183.IN11
lut_index[8] => Equal184.IN11
lut_index[8] => Equal185.IN11
lut_index[8] => Equal186.IN11
lut_index[8] => Equal187.IN11
lut_index[8] => Equal188.IN11
lut_index[8] => Equal189.IN11
lut_index[8] => Equal190.IN11
lut_index[8] => Equal191.IN11
lut_index[8] => Equal192.IN11
lut_index[8] => Equal193.IN11
lut_index[8] => Equal194.IN11
lut_index[8] => Equal195.IN11
lut_index[8] => Equal196.IN11
lut_index[8] => Equal197.IN11
lut_index[8] => Equal198.IN11
lut_index[8] => Equal199.IN11
lut_index[8] => Equal200.IN11
lut_index[8] => Equal201.IN11
lut_index[8] => Equal202.IN11
lut_index[8] => Equal203.IN11
lut_index[8] => Equal204.IN11
lut_index[8] => Equal205.IN11
lut_index[8] => Equal206.IN11
lut_index[8] => Equal207.IN11
lut_index[8] => Equal208.IN11
lut_index[8] => Equal209.IN11
lut_index[8] => Equal210.IN11
lut_index[8] => Equal211.IN11
lut_index[8] => Equal212.IN11
lut_index[8] => Equal213.IN11
lut_index[8] => Equal214.IN11
lut_index[8] => Equal215.IN11
lut_index[8] => Equal216.IN11
lut_index[8] => Equal217.IN11
lut_index[8] => Equal218.IN11
lut_index[8] => Equal219.IN11
lut_index[8] => Equal220.IN11
lut_index[8] => Equal221.IN11
lut_index[8] => Equal222.IN11
lut_index[8] => Equal223.IN11
lut_index[8] => Equal224.IN11
lut_index[8] => Equal225.IN11
lut_index[8] => Equal226.IN11
lut_index[8] => Equal227.IN11
lut_index[8] => Equal228.IN11
lut_index[8] => Equal229.IN11
lut_index[8] => Equal230.IN11
lut_index[8] => Equal231.IN11
lut_index[8] => Equal232.IN11
lut_index[8] => Equal233.IN11
lut_index[8] => Equal234.IN11
lut_index[8] => Equal235.IN11
lut_index[8] => Equal236.IN11
lut_index[8] => Equal237.IN11
lut_index[8] => Equal238.IN11
lut_index[8] => Equal239.IN11
lut_index[8] => Equal240.IN11
lut_index[8] => Equal241.IN11
lut_index[8] => Equal242.IN11
lut_index[8] => Equal243.IN11
lut_index[8] => Equal244.IN11
lut_index[8] => Equal245.IN11
lut_index[8] => Equal246.IN11
lut_index[8] => Equal247.IN11
lut_index[8] => Equal248.IN11
lut_index[8] => Equal249.IN11
lut_index[8] => Equal250.IN11
lut_index[8] => Equal251.IN11
lut_index[8] => Equal252.IN11
lut_index[8] => Equal253.IN11
lut_index[8] => Equal254.IN11
lut_index[8] => Equal255.IN11
lut_index[8] => Equal256.IN11
lut_index[8] => Equal257.IN11
lut_index[8] => Equal258.IN11
lut_index[8] => Equal259.IN11
lut_index[8] => Equal260.IN11
lut_index[8] => Equal261.IN11
lut_index[8] => Equal262.IN11
lut_index[8] => Equal263.IN11
lut_index[8] => Equal264.IN11
lut_index[8] => Equal265.IN11
lut_index[8] => Equal266.IN11
lut_index[8] => Equal267.IN11
lut_index[8] => Equal268.IN11
lut_index[8] => Equal269.IN11
lut_index[8] => Equal270.IN11
lut_index[8] => Equal271.IN11
lut_index[8] => Equal272.IN11
lut_index[8] => Equal273.IN11
lut_index[8] => Equal274.IN11
lut_index[8] => Equal275.IN11
lut_index[8] => Equal276.IN11
lut_index[8] => Equal277.IN11
lut_index[8] => Equal278.IN11
lut_index[8] => Equal279.IN11
lut_index[8] => Equal280.IN11
lut_index[8] => Equal281.IN11
lut_index[8] => Equal282.IN11
lut_index[8] => Equal283.IN11
lut_index[8] => Equal284.IN11
lut_index[8] => Equal285.IN11
lut_index[8] => Equal286.IN11
lut_index[8] => Equal287.IN11
lut_index[8] => Equal288.IN11
lut_index[8] => Equal289.IN11
lut_index[8] => Equal290.IN11
lut_index[8] => Equal291.IN11
lut_index[8] => Equal292.IN11
lut_index[8] => Equal293.IN11
lut_index[8] => Equal294.IN11
lut_index[8] => Equal295.IN11
lut_index[8] => Equal296.IN11
lut_index[8] => Equal297.IN11
lut_index[8] => Equal298.IN11
lut_index[8] => Equal299.IN11
lut_index[8] => Equal300.IN11
lut_index[8] => Equal301.IN11
lut_index[8] => Equal302.IN11
lut_index[9] => Equal0.IN10
lut_index[9] => Equal1.IN10
lut_index[9] => Equal2.IN10
lut_index[9] => Equal3.IN10
lut_index[9] => Equal4.IN10
lut_index[9] => Equal5.IN10
lut_index[9] => Equal6.IN10
lut_index[9] => Equal7.IN10
lut_index[9] => Equal8.IN10
lut_index[9] => Equal9.IN10
lut_index[9] => Equal10.IN10
lut_index[9] => Equal11.IN10
lut_index[9] => Equal12.IN10
lut_index[9] => Equal13.IN10
lut_index[9] => Equal14.IN10
lut_index[9] => Equal15.IN10
lut_index[9] => Equal16.IN10
lut_index[9] => Equal17.IN10
lut_index[9] => Equal18.IN10
lut_index[9] => Equal19.IN10
lut_index[9] => Equal20.IN10
lut_index[9] => Equal21.IN10
lut_index[9] => Equal22.IN10
lut_index[9] => Equal23.IN10
lut_index[9] => Equal24.IN10
lut_index[9] => Equal25.IN10
lut_index[9] => Equal26.IN10
lut_index[9] => Equal27.IN10
lut_index[9] => Equal28.IN10
lut_index[9] => Equal29.IN10
lut_index[9] => Equal30.IN10
lut_index[9] => Equal31.IN10
lut_index[9] => Equal32.IN10
lut_index[9] => Equal33.IN10
lut_index[9] => Equal34.IN10
lut_index[9] => Equal35.IN10
lut_index[9] => Equal36.IN10
lut_index[9] => Equal37.IN10
lut_index[9] => Equal38.IN10
lut_index[9] => Equal39.IN10
lut_index[9] => Equal40.IN10
lut_index[9] => Equal41.IN10
lut_index[9] => Equal42.IN10
lut_index[9] => Equal43.IN10
lut_index[9] => Equal44.IN10
lut_index[9] => Equal45.IN10
lut_index[9] => Equal46.IN10
lut_index[9] => Equal47.IN10
lut_index[9] => Equal48.IN10
lut_index[9] => Equal49.IN10
lut_index[9] => Equal50.IN10
lut_index[9] => Equal51.IN10
lut_index[9] => Equal52.IN10
lut_index[9] => Equal53.IN10
lut_index[9] => Equal54.IN10
lut_index[9] => Equal55.IN10
lut_index[9] => Equal56.IN10
lut_index[9] => Equal57.IN10
lut_index[9] => Equal58.IN10
lut_index[9] => Equal59.IN10
lut_index[9] => Equal60.IN10
lut_index[9] => Equal61.IN10
lut_index[9] => Equal62.IN10
lut_index[9] => Equal63.IN10
lut_index[9] => Equal64.IN10
lut_index[9] => Equal65.IN10
lut_index[9] => Equal66.IN10
lut_index[9] => Equal67.IN10
lut_index[9] => Equal68.IN10
lut_index[9] => Equal69.IN10
lut_index[9] => Equal70.IN10
lut_index[9] => Equal71.IN10
lut_index[9] => Equal72.IN10
lut_index[9] => Equal73.IN10
lut_index[9] => Equal74.IN10
lut_index[9] => Equal75.IN10
lut_index[9] => Equal76.IN10
lut_index[9] => Equal77.IN10
lut_index[9] => Equal78.IN10
lut_index[9] => Equal79.IN10
lut_index[9] => Equal80.IN10
lut_index[9] => Equal81.IN10
lut_index[9] => Equal82.IN10
lut_index[9] => Equal83.IN10
lut_index[9] => Equal84.IN10
lut_index[9] => Equal85.IN10
lut_index[9] => Equal86.IN10
lut_index[9] => Equal87.IN10
lut_index[9] => Equal88.IN10
lut_index[9] => Equal89.IN10
lut_index[9] => Equal90.IN10
lut_index[9] => Equal91.IN10
lut_index[9] => Equal92.IN10
lut_index[9] => Equal93.IN10
lut_index[9] => Equal94.IN10
lut_index[9] => Equal95.IN10
lut_index[9] => Equal96.IN10
lut_index[9] => Equal97.IN10
lut_index[9] => Equal98.IN10
lut_index[9] => Equal99.IN10
lut_index[9] => Equal100.IN10
lut_index[9] => Equal101.IN10
lut_index[9] => Equal102.IN10
lut_index[9] => Equal103.IN10
lut_index[9] => Equal104.IN10
lut_index[9] => Equal105.IN10
lut_index[9] => Equal106.IN10
lut_index[9] => Equal107.IN10
lut_index[9] => Equal108.IN10
lut_index[9] => Equal109.IN10
lut_index[9] => Equal110.IN10
lut_index[9] => Equal111.IN10
lut_index[9] => Equal112.IN10
lut_index[9] => Equal113.IN10
lut_index[9] => Equal114.IN10
lut_index[9] => Equal115.IN10
lut_index[9] => Equal116.IN10
lut_index[9] => Equal117.IN10
lut_index[9] => Equal118.IN10
lut_index[9] => Equal119.IN10
lut_index[9] => Equal120.IN10
lut_index[9] => Equal121.IN10
lut_index[9] => Equal122.IN10
lut_index[9] => Equal123.IN10
lut_index[9] => Equal124.IN10
lut_index[9] => Equal125.IN10
lut_index[9] => Equal126.IN10
lut_index[9] => Equal127.IN10
lut_index[9] => Equal128.IN10
lut_index[9] => Equal129.IN10
lut_index[9] => Equal130.IN10
lut_index[9] => Equal131.IN10
lut_index[9] => Equal132.IN10
lut_index[9] => Equal133.IN10
lut_index[9] => Equal134.IN10
lut_index[9] => Equal135.IN10
lut_index[9] => Equal136.IN10
lut_index[9] => Equal137.IN10
lut_index[9] => Equal138.IN10
lut_index[9] => Equal139.IN10
lut_index[9] => Equal140.IN10
lut_index[9] => Equal141.IN10
lut_index[9] => Equal142.IN10
lut_index[9] => Equal143.IN10
lut_index[9] => Equal144.IN10
lut_index[9] => Equal145.IN10
lut_index[9] => Equal146.IN10
lut_index[9] => Equal147.IN10
lut_index[9] => Equal148.IN10
lut_index[9] => Equal149.IN10
lut_index[9] => Equal150.IN10
lut_index[9] => Equal151.IN10
lut_index[9] => Equal152.IN10
lut_index[9] => Equal153.IN10
lut_index[9] => Equal154.IN10
lut_index[9] => Equal155.IN10
lut_index[9] => Equal156.IN10
lut_index[9] => Equal157.IN10
lut_index[9] => Equal158.IN10
lut_index[9] => Equal159.IN10
lut_index[9] => Equal160.IN10
lut_index[9] => Equal161.IN10
lut_index[9] => Equal162.IN10
lut_index[9] => Equal163.IN10
lut_index[9] => Equal164.IN10
lut_index[9] => Equal165.IN10
lut_index[9] => Equal166.IN10
lut_index[9] => Equal167.IN10
lut_index[9] => Equal168.IN10
lut_index[9] => Equal169.IN10
lut_index[9] => Equal170.IN10
lut_index[9] => Equal171.IN10
lut_index[9] => Equal172.IN10
lut_index[9] => Equal173.IN10
lut_index[9] => Equal174.IN10
lut_index[9] => Equal175.IN10
lut_index[9] => Equal176.IN10
lut_index[9] => Equal177.IN10
lut_index[9] => Equal178.IN10
lut_index[9] => Equal179.IN10
lut_index[9] => Equal180.IN10
lut_index[9] => Equal181.IN10
lut_index[9] => Equal182.IN10
lut_index[9] => Equal183.IN10
lut_index[9] => Equal184.IN10
lut_index[9] => Equal185.IN10
lut_index[9] => Equal186.IN10
lut_index[9] => Equal187.IN10
lut_index[9] => Equal188.IN10
lut_index[9] => Equal189.IN10
lut_index[9] => Equal190.IN10
lut_index[9] => Equal191.IN10
lut_index[9] => Equal192.IN10
lut_index[9] => Equal193.IN10
lut_index[9] => Equal194.IN10
lut_index[9] => Equal195.IN10
lut_index[9] => Equal196.IN10
lut_index[9] => Equal197.IN10
lut_index[9] => Equal198.IN10
lut_index[9] => Equal199.IN10
lut_index[9] => Equal200.IN10
lut_index[9] => Equal201.IN10
lut_index[9] => Equal202.IN10
lut_index[9] => Equal203.IN10
lut_index[9] => Equal204.IN10
lut_index[9] => Equal205.IN10
lut_index[9] => Equal206.IN10
lut_index[9] => Equal207.IN10
lut_index[9] => Equal208.IN10
lut_index[9] => Equal209.IN10
lut_index[9] => Equal210.IN10
lut_index[9] => Equal211.IN10
lut_index[9] => Equal212.IN10
lut_index[9] => Equal213.IN10
lut_index[9] => Equal214.IN10
lut_index[9] => Equal215.IN10
lut_index[9] => Equal216.IN10
lut_index[9] => Equal217.IN10
lut_index[9] => Equal218.IN10
lut_index[9] => Equal219.IN10
lut_index[9] => Equal220.IN10
lut_index[9] => Equal221.IN10
lut_index[9] => Equal222.IN10
lut_index[9] => Equal223.IN10
lut_index[9] => Equal224.IN10
lut_index[9] => Equal225.IN10
lut_index[9] => Equal226.IN10
lut_index[9] => Equal227.IN10
lut_index[9] => Equal228.IN10
lut_index[9] => Equal229.IN10
lut_index[9] => Equal230.IN10
lut_index[9] => Equal231.IN10
lut_index[9] => Equal232.IN10
lut_index[9] => Equal233.IN10
lut_index[9] => Equal234.IN10
lut_index[9] => Equal235.IN10
lut_index[9] => Equal236.IN10
lut_index[9] => Equal237.IN10
lut_index[9] => Equal238.IN10
lut_index[9] => Equal239.IN10
lut_index[9] => Equal240.IN10
lut_index[9] => Equal241.IN10
lut_index[9] => Equal242.IN10
lut_index[9] => Equal243.IN10
lut_index[9] => Equal244.IN10
lut_index[9] => Equal245.IN10
lut_index[9] => Equal246.IN10
lut_index[9] => Equal247.IN10
lut_index[9] => Equal248.IN10
lut_index[9] => Equal249.IN10
lut_index[9] => Equal250.IN10
lut_index[9] => Equal251.IN10
lut_index[9] => Equal252.IN10
lut_index[9] => Equal253.IN10
lut_index[9] => Equal254.IN10
lut_index[9] => Equal255.IN10
lut_index[9] => Equal256.IN10
lut_index[9] => Equal257.IN10
lut_index[9] => Equal258.IN10
lut_index[9] => Equal259.IN10
lut_index[9] => Equal260.IN10
lut_index[9] => Equal261.IN10
lut_index[9] => Equal262.IN10
lut_index[9] => Equal263.IN10
lut_index[9] => Equal264.IN10
lut_index[9] => Equal265.IN10
lut_index[9] => Equal266.IN10
lut_index[9] => Equal267.IN10
lut_index[9] => Equal268.IN10
lut_index[9] => Equal269.IN10
lut_index[9] => Equal270.IN10
lut_index[9] => Equal271.IN10
lut_index[9] => Equal272.IN10
lut_index[9] => Equal273.IN10
lut_index[9] => Equal274.IN10
lut_index[9] => Equal275.IN10
lut_index[9] => Equal276.IN10
lut_index[9] => Equal277.IN10
lut_index[9] => Equal278.IN10
lut_index[9] => Equal279.IN10
lut_index[9] => Equal280.IN10
lut_index[9] => Equal281.IN10
lut_index[9] => Equal282.IN10
lut_index[9] => Equal283.IN10
lut_index[9] => Equal284.IN10
lut_index[9] => Equal285.IN10
lut_index[9] => Equal286.IN10
lut_index[9] => Equal287.IN10
lut_index[9] => Equal288.IN10
lut_index[9] => Equal289.IN10
lut_index[9] => Equal290.IN10
lut_index[9] => Equal291.IN10
lut_index[9] => Equal292.IN10
lut_index[9] => Equal293.IN10
lut_index[9] => Equal294.IN10
lut_index[9] => Equal295.IN10
lut_index[9] => Equal296.IN10
lut_index[9] => Equal297.IN10
lut_index[9] => Equal298.IN10
lut_index[9] => Equal299.IN10
lut_index[9] => Equal300.IN10
lut_index[9] => Equal301.IN10
lut_index[9] => Equal302.IN10
lut_data[0] <= WideOr21.DB_MAX_OUTPUT_PORT_TYPE
lut_data[1] <= WideOr20.DB_MAX_OUTPUT_PORT_TYPE
lut_data[2] <= WideOr19.DB_MAX_OUTPUT_PORT_TYPE
lut_data[3] <= WideOr18.DB_MAX_OUTPUT_PORT_TYPE
lut_data[4] <= WideOr17.DB_MAX_OUTPUT_PORT_TYPE
lut_data[5] <= WideOr16.DB_MAX_OUTPUT_PORT_TYPE
lut_data[6] <= WideOr15.DB_MAX_OUTPUT_PORT_TYPE
lut_data[7] <= WideOr14.DB_MAX_OUTPUT_PORT_TYPE
lut_data[8] <= WideOr13.DB_MAX_OUTPUT_PORT_TYPE
lut_data[9] <= WideOr12.DB_MAX_OUTPUT_PORT_TYPE
lut_data[10] <= WideOr11.DB_MAX_OUTPUT_PORT_TYPE
lut_data[11] <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
lut_data[12] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
lut_data[13] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
lut_data[14] <= WideNor0.DB_MAX_OUTPUT_PORT_TYPE
lut_data[15] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
lut_data[16] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
lut_data[17] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
lut_data[18] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
lut_data[19] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
lut_data[20] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
lut_data[21] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
lut_data[22] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
lut_data[23] <= WideNor0.DB_MAX_OUTPUT_PORT_TYPE
lut_data[24] <= WideNor0.DB_MAX_OUTPUT_PORT_TYPE
lut_data[25] <= WideNor0.DB_MAX_OUTPUT_PORT_TYPE
lut_data[26] <= WideNor0.DB_MAX_OUTPUT_PORT_TYPE
lut_data[27] <= <VCC>
lut_data[28] <= <VCC>
lut_data[29] <= <VCC>
lut_data[30] <= <VCC>
lut_data[31] <= WideNor0.DB_MAX_OUTPUT_PORT_TYPE


|top|cmos_8_16bit:cmos_8_16bit_m0
rst => pdata_o[0]~reg0.ACLR
rst => pdata_o[1]~reg0.ACLR
rst => pdata_o[2]~reg0.ACLR
rst => pdata_o[3]~reg0.ACLR
rst => pdata_o[4]~reg0.ACLR
rst => pdata_o[5]~reg0.ACLR
rst => pdata_o[6]~reg0.ACLR
rst => pdata_o[7]~reg0.ACLR
rst => pdata_o[8]~reg0.ACLR
rst => pdata_o[9]~reg0.ACLR
rst => pdata_o[10]~reg0.ACLR
rst => pdata_o[11]~reg0.ACLR
rst => pdata_o[12]~reg0.ACLR
rst => pdata_o[13]~reg0.ACLR
rst => pdata_o[14]~reg0.ACLR
rst => pdata_o[15]~reg0.ACLR
rst => hblank~reg0.ACLR
rst => de_o~reg0.ACLR
rst => x_cnt[0].ACLR
rst => x_cnt[1].ACLR
rst => x_cnt[2].ACLR
rst => x_cnt[3].ACLR
rst => x_cnt[4].ACLR
rst => x_cnt[5].ACLR
rst => x_cnt[6].ACLR
rst => x_cnt[7].ACLR
rst => x_cnt[8].ACLR
rst => x_cnt[9].ACLR
rst => x_cnt[10].ACLR
rst => x_cnt[11].ACLR
pclk => pdata_o[0]~reg0.CLK
pclk => pdata_o[1]~reg0.CLK
pclk => pdata_o[2]~reg0.CLK
pclk => pdata_o[3]~reg0.CLK
pclk => pdata_o[4]~reg0.CLK
pclk => pdata_o[5]~reg0.CLK
pclk => pdata_o[6]~reg0.CLK
pclk => pdata_o[7]~reg0.CLK
pclk => pdata_o[8]~reg0.CLK
pclk => pdata_o[9]~reg0.CLK
pclk => pdata_o[10]~reg0.CLK
pclk => pdata_o[11]~reg0.CLK
pclk => pdata_o[12]~reg0.CLK
pclk => pdata_o[13]~reg0.CLK
pclk => pdata_o[14]~reg0.CLK
pclk => pdata_o[15]~reg0.CLK
pclk => hblank~reg0.CLK
pclk => de_o~reg0.CLK
pclk => x_cnt[0].CLK
pclk => x_cnt[1].CLK
pclk => x_cnt[2].CLK
pclk => x_cnt[3].CLK
pclk => x_cnt[4].CLK
pclk => x_cnt[5].CLK
pclk => x_cnt[6].CLK
pclk => x_cnt[7].CLK
pclk => x_cnt[8].CLK
pclk => x_cnt[9].CLK
pclk => x_cnt[10].CLK
pclk => x_cnt[11].CLK
pclk => pdata_i_d0[0].CLK
pclk => pdata_i_d0[1].CLK
pclk => pdata_i_d0[2].CLK
pclk => pdata_i_d0[3].CLK
pclk => pdata_i_d0[4].CLK
pclk => pdata_i_d0[5].CLK
pclk => pdata_i_d0[6].CLK
pclk => pdata_i_d0[7].CLK
pdata_i[0] => pdata_o.DATAB
pdata_i[0] => pdata_i_d0[0].DATAIN
pdata_i[1] => pdata_o.DATAB
pdata_i[1] => pdata_i_d0[1].DATAIN
pdata_i[2] => pdata_o.DATAB
pdata_i[2] => pdata_i_d0[2].DATAIN
pdata_i[3] => pdata_o.DATAB
pdata_i[3] => pdata_i_d0[3].DATAIN
pdata_i[4] => pdata_o.DATAB
pdata_i[4] => pdata_i_d0[4].DATAIN
pdata_i[5] => pdata_o.DATAB
pdata_i[5] => pdata_i_d0[5].DATAIN
pdata_i[6] => pdata_o.DATAB
pdata_i[6] => pdata_i_d0[6].DATAIN
pdata_i[7] => pdata_o.DATAB
pdata_i[7] => pdata_i_d0[7].DATAIN
de_i => x_cnt.OUTPUTSELECT
de_i => x_cnt.OUTPUTSELECT
de_i => x_cnt.OUTPUTSELECT
de_i => x_cnt.OUTPUTSELECT
de_i => x_cnt.OUTPUTSELECT
de_i => x_cnt.OUTPUTSELECT
de_i => x_cnt.OUTPUTSELECT
de_i => x_cnt.OUTPUTSELECT
de_i => x_cnt.OUTPUTSELECT
de_i => x_cnt.OUTPUTSELECT
de_i => x_cnt.OUTPUTSELECT
de_i => x_cnt.OUTPUTSELECT
de_i => always4.IN1
de_i => hblank~reg0.DATAIN
pdata_o[0] <= pdata_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pdata_o[1] <= pdata_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pdata_o[2] <= pdata_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pdata_o[3] <= pdata_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pdata_o[4] <= pdata_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pdata_o[5] <= pdata_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pdata_o[6] <= pdata_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pdata_o[7] <= pdata_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pdata_o[8] <= pdata_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pdata_o[9] <= pdata_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pdata_o[10] <= pdata_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pdata_o[11] <= pdata_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pdata_o[12] <= pdata_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pdata_o[13] <= pdata_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pdata_o[14] <= pdata_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pdata_o[15] <= pdata_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hblank <= hblank~reg0.DB_MAX_OUTPUT_PORT_TYPE
de_o <= de_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|cmos_write_req_gen:cmos_write_req_gen_m0
rst => read_addr_index[0]~reg0.ACLR
rst => read_addr_index[1]~reg0.ACLR
rst => write_addr_index[0]~reg0.ACLR
rst => write_addr_index[1]~reg0.ACLR
rst => write_req~reg0.ACLR
rst => cmos_vsync_d1.ACLR
rst => cmos_vsync_d0.ACLR
pclk => read_addr_index[0]~reg0.CLK
pclk => read_addr_index[1]~reg0.CLK
pclk => write_addr_index[0]~reg0.CLK
pclk => write_addr_index[1]~reg0.CLK
pclk => write_req~reg0.CLK
pclk => cmos_vsync_d1.CLK
pclk => cmos_vsync_d0.CLK
cmos_vsync => cmos_vsync_d0.DATAIN
write_req <= write_req~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_addr_index[0] <= write_addr_index[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_addr_index[1] <= write_addr_index[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_addr_index[0] <= read_addr_index[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_addr_index[1] <= read_addr_index[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_req_ack => write_req.OUTPUTSELECT


|top|rgb565_gen:rgb565_gen_m0
video_clk => video_clk.IN1
rst => rst.IN1
read_req <= read_req~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_req_ack => read_req.OUTPUTSELECT
read_en <= color_bar:color_bar_m0.de
read_data[0] => vout_data_r.DATAB
read_data[1] => vout_data_r.DATAB
read_data[2] => vout_data_r.DATAB
read_data[3] => vout_data_r.DATAB
read_data[4] => vout_data_r.DATAB
read_data[5] => vout_data_r.DATAB
read_data[6] => vout_data_r.DATAB
read_data[7] => vout_data_r.DATAB
read_data[8] => vout_data_r.DATAB
read_data[9] => vout_data_r.DATAB
read_data[10] => vout_data_r.DATAB
read_data[11] => vout_data_r.DATAB
read_data[12] => vout_data_r.DATAB
read_data[13] => vout_data_r.DATAB
read_data[14] => vout_data_r.DATAB
read_data[15] => vout_data_r.DATAB
hs <= video_hs_d1.DB_MAX_OUTPUT_PORT_TYPE
vs <= video_vs_d1.DB_MAX_OUTPUT_PORT_TYPE
de <= video_de_d1.DB_MAX_OUTPUT_PORT_TYPE
vout_data[0] <= vout_data_r[0].DB_MAX_OUTPUT_PORT_TYPE
vout_data[1] <= vout_data_r[1].DB_MAX_OUTPUT_PORT_TYPE
vout_data[2] <= vout_data_r[2].DB_MAX_OUTPUT_PORT_TYPE
vout_data[3] <= vout_data_r[3].DB_MAX_OUTPUT_PORT_TYPE
vout_data[4] <= vout_data_r[4].DB_MAX_OUTPUT_PORT_TYPE
vout_data[5] <= vout_data_r[5].DB_MAX_OUTPUT_PORT_TYPE
vout_data[6] <= vout_data_r[6].DB_MAX_OUTPUT_PORT_TYPE
vout_data[7] <= vout_data_r[7].DB_MAX_OUTPUT_PORT_TYPE
vout_data[8] <= vout_data_r[8].DB_MAX_OUTPUT_PORT_TYPE
vout_data[9] <= vout_data_r[9].DB_MAX_OUTPUT_PORT_TYPE
vout_data[10] <= vout_data_r[10].DB_MAX_OUTPUT_PORT_TYPE
vout_data[11] <= vout_data_r[11].DB_MAX_OUTPUT_PORT_TYPE
vout_data[12] <= vout_data_r[12].DB_MAX_OUTPUT_PORT_TYPE
vout_data[13] <= vout_data_r[13].DB_MAX_OUTPUT_PORT_TYPE
vout_data[14] <= vout_data_r[14].DB_MAX_OUTPUT_PORT_TYPE
vout_data[15] <= vout_data_r[15].DB_MAX_OUTPUT_PORT_TYPE


|top|rgb565_gen:rgb565_gen_m0|color_bar:color_bar_m0
clk => rgb_b_reg[0].CLK
clk => rgb_b_reg[1].CLK
clk => rgb_b_reg[2].CLK
clk => rgb_b_reg[3].CLK
clk => rgb_b_reg[4].CLK
clk => rgb_b_reg[5].CLK
clk => rgb_b_reg[6].CLK
clk => rgb_b_reg[7].CLK
clk => rgb_g_reg[0].CLK
clk => rgb_g_reg[1].CLK
clk => rgb_g_reg[2].CLK
clk => rgb_g_reg[3].CLK
clk => rgb_g_reg[4].CLK
clk => rgb_g_reg[5].CLK
clk => rgb_g_reg[6].CLK
clk => rgb_g_reg[7].CLK
clk => rgb_r_reg[0].CLK
clk => rgb_r_reg[1].CLK
clk => rgb_r_reg[2].CLK
clk => rgb_r_reg[3].CLK
clk => rgb_r_reg[4].CLK
clk => rgb_r_reg[5].CLK
clk => rgb_r_reg[6].CLK
clk => rgb_r_reg[7].CLK
clk => v_active.CLK
clk => vs_reg.CLK
clk => h_active.CLK
clk => hs_reg.CLK
clk => v_cnt[0].CLK
clk => v_cnt[1].CLK
clk => v_cnt[2].CLK
clk => v_cnt[3].CLK
clk => v_cnt[4].CLK
clk => v_cnt[5].CLK
clk => v_cnt[6].CLK
clk => v_cnt[7].CLK
clk => v_cnt[8].CLK
clk => v_cnt[9].CLK
clk => v_cnt[10].CLK
clk => v_cnt[11].CLK
clk => active_x[0].CLK
clk => active_x[1].CLK
clk => active_x[2].CLK
clk => active_x[3].CLK
clk => active_x[4].CLK
clk => active_x[5].CLK
clk => active_x[6].CLK
clk => active_x[7].CLK
clk => active_x[8].CLK
clk => active_x[9].CLK
clk => active_x[10].CLK
clk => active_x[11].CLK
clk => h_cnt[0].CLK
clk => h_cnt[1].CLK
clk => h_cnt[2].CLK
clk => h_cnt[3].CLK
clk => h_cnt[4].CLK
clk => h_cnt[5].CLK
clk => h_cnt[6].CLK
clk => h_cnt[7].CLK
clk => h_cnt[8].CLK
clk => h_cnt[9].CLK
clk => h_cnt[10].CLK
clk => h_cnt[11].CLK
clk => video_active_d0.CLK
clk => vs_reg_d0.CLK
clk => hs_reg_d0.CLK
rst => rgb_b_reg[0].ACLR
rst => rgb_b_reg[1].ACLR
rst => rgb_b_reg[2].ACLR
rst => rgb_b_reg[3].ACLR
rst => rgb_b_reg[4].ACLR
rst => rgb_b_reg[5].ACLR
rst => rgb_b_reg[6].ACLR
rst => rgb_b_reg[7].ACLR
rst => rgb_g_reg[0].ACLR
rst => rgb_g_reg[1].ACLR
rst => rgb_g_reg[2].ACLR
rst => rgb_g_reg[3].ACLR
rst => rgb_g_reg[4].ACLR
rst => rgb_g_reg[5].ACLR
rst => rgb_g_reg[6].ACLR
rst => rgb_g_reg[7].ACLR
rst => rgb_r_reg[0].ACLR
rst => rgb_r_reg[1].ACLR
rst => rgb_r_reg[2].ACLR
rst => rgb_r_reg[3].ACLR
rst => rgb_r_reg[4].ACLR
rst => rgb_r_reg[5].ACLR
rst => rgb_r_reg[6].ACLR
rst => rgb_r_reg[7].ACLR
rst => v_active.ACLR
rst => vs_reg.ACLR
rst => h_active.ACLR
rst => hs_reg.ACLR
rst => v_cnt[0].ACLR
rst => v_cnt[1].ACLR
rst => v_cnt[2].ACLR
rst => v_cnt[3].ACLR
rst => v_cnt[4].ACLR
rst => v_cnt[5].ACLR
rst => v_cnt[6].ACLR
rst => v_cnt[7].ACLR
rst => v_cnt[8].ACLR
rst => v_cnt[9].ACLR
rst => v_cnt[10].ACLR
rst => v_cnt[11].ACLR
rst => active_x[0].ACLR
rst => active_x[1].ACLR
rst => active_x[2].ACLR
rst => active_x[3].ACLR
rst => active_x[4].ACLR
rst => active_x[5].ACLR
rst => active_x[6].ACLR
rst => active_x[7].ACLR
rst => active_x[8].ACLR
rst => active_x[9].ACLR
rst => active_x[10].ACLR
rst => active_x[11].ACLR
rst => h_cnt[0].ACLR
rst => h_cnt[1].ACLR
rst => h_cnt[2].ACLR
rst => h_cnt[3].ACLR
rst => h_cnt[4].ACLR
rst => h_cnt[5].ACLR
rst => h_cnt[6].ACLR
rst => h_cnt[7].ACLR
rst => h_cnt[8].ACLR
rst => h_cnt[9].ACLR
rst => h_cnt[10].ACLR
rst => h_cnt[11].ACLR
rst => video_active_d0.ACLR
rst => vs_reg_d0.ACLR
rst => hs_reg_d0.ACLR
hs <= hs_reg_d0.DB_MAX_OUTPUT_PORT_TYPE
vs <= vs_reg_d0.DB_MAX_OUTPUT_PORT_TYPE
de <= video_active_d0.DB_MAX_OUTPUT_PORT_TYPE
rgb_r[0] <= rgb_r_reg[0].DB_MAX_OUTPUT_PORT_TYPE
rgb_r[1] <= rgb_r_reg[1].DB_MAX_OUTPUT_PORT_TYPE
rgb_r[2] <= rgb_r_reg[2].DB_MAX_OUTPUT_PORT_TYPE
rgb_r[3] <= rgb_r_reg[3].DB_MAX_OUTPUT_PORT_TYPE
rgb_r[4] <= rgb_r_reg[4].DB_MAX_OUTPUT_PORT_TYPE
rgb_r[5] <= rgb_r_reg[5].DB_MAX_OUTPUT_PORT_TYPE
rgb_r[6] <= rgb_r_reg[6].DB_MAX_OUTPUT_PORT_TYPE
rgb_r[7] <= rgb_r_reg[7].DB_MAX_OUTPUT_PORT_TYPE
rgb_g[0] <= rgb_g_reg[0].DB_MAX_OUTPUT_PORT_TYPE
rgb_g[1] <= rgb_g_reg[1].DB_MAX_OUTPUT_PORT_TYPE
rgb_g[2] <= rgb_g_reg[2].DB_MAX_OUTPUT_PORT_TYPE
rgb_g[3] <= rgb_g_reg[3].DB_MAX_OUTPUT_PORT_TYPE
rgb_g[4] <= rgb_g_reg[4].DB_MAX_OUTPUT_PORT_TYPE
rgb_g[5] <= rgb_g_reg[5].DB_MAX_OUTPUT_PORT_TYPE
rgb_g[6] <= rgb_g_reg[6].DB_MAX_OUTPUT_PORT_TYPE
rgb_g[7] <= rgb_g_reg[7].DB_MAX_OUTPUT_PORT_TYPE
rgb_b[0] <= rgb_b_reg[0].DB_MAX_OUTPUT_PORT_TYPE
rgb_b[1] <= rgb_b_reg[1].DB_MAX_OUTPUT_PORT_TYPE
rgb_b[2] <= rgb_b_reg[2].DB_MAX_OUTPUT_PORT_TYPE
rgb_b[3] <= rgb_b_reg[3].DB_MAX_OUTPUT_PORT_TYPE
rgb_b[4] <= rgb_b_reg[4].DB_MAX_OUTPUT_PORT_TYPE
rgb_b[5] <= rgb_b_reg[5].DB_MAX_OUTPUT_PORT_TYPE
rgb_b[6] <= rgb_b_reg[6].DB_MAX_OUTPUT_PORT_TYPE
rgb_b[7] <= rgb_b_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|top|frame_read_write:frame_read_write_m0
rst => rst.IN2
mem_clk => mem_clk.IN4
rd_burst_req <= frame_fifo_read:frame_fifo_read_m0.rd_burst_req
rd_burst_len[0] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_len
rd_burst_len[1] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_len
rd_burst_len[2] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_len
rd_burst_len[3] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_len
rd_burst_len[4] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_len
rd_burst_len[5] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_len
rd_burst_len[6] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_len
rd_burst_len[7] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_len
rd_burst_len[8] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_len
rd_burst_len[9] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_len
rd_burst_addr[0] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_addr
rd_burst_addr[1] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_addr
rd_burst_addr[2] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_addr
rd_burst_addr[3] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_addr
rd_burst_addr[4] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_addr
rd_burst_addr[5] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_addr
rd_burst_addr[6] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_addr
rd_burst_addr[7] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_addr
rd_burst_addr[8] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_addr
rd_burst_addr[9] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_addr
rd_burst_addr[10] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_addr
rd_burst_addr[11] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_addr
rd_burst_addr[12] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_addr
rd_burst_addr[13] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_addr
rd_burst_addr[14] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_addr
rd_burst_addr[15] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_addr
rd_burst_addr[16] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_addr
rd_burst_addr[17] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_addr
rd_burst_addr[18] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_addr
rd_burst_addr[19] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_addr
rd_burst_addr[20] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_addr
rd_burst_addr[21] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_addr
rd_burst_addr[22] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_addr
rd_burst_addr[23] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_addr
rd_burst_data_valid => rd_burst_data_valid.IN2
rd_burst_data[0] => rd_burst_data[0].IN1
rd_burst_data[1] => rd_burst_data[1].IN1
rd_burst_data[2] => rd_burst_data[2].IN1
rd_burst_data[3] => rd_burst_data[3].IN1
rd_burst_data[4] => rd_burst_data[4].IN1
rd_burst_data[5] => rd_burst_data[5].IN1
rd_burst_data[6] => rd_burst_data[6].IN1
rd_burst_data[7] => rd_burst_data[7].IN1
rd_burst_data[8] => rd_burst_data[8].IN1
rd_burst_data[9] => rd_burst_data[9].IN1
rd_burst_data[10] => rd_burst_data[10].IN1
rd_burst_data[11] => rd_burst_data[11].IN1
rd_burst_data[12] => rd_burst_data[12].IN1
rd_burst_data[13] => rd_burst_data[13].IN1
rd_burst_data[14] => rd_burst_data[14].IN1
rd_burst_data[15] => rd_burst_data[15].IN1
rd_burst_finish => rd_burst_finish.IN1
read_clk => read_clk.IN1
read_req => read_req.IN1
read_req_ack <= frame_fifo_read:frame_fifo_read_m0.read_req_ack
read_finish <= frame_fifo_read:frame_fifo_read_m0.read_finish
read_addr_0[0] => read_addr_0[0].IN1
read_addr_0[1] => read_addr_0[1].IN1
read_addr_0[2] => read_addr_0[2].IN1
read_addr_0[3] => read_addr_0[3].IN1
read_addr_0[4] => read_addr_0[4].IN1
read_addr_0[5] => read_addr_0[5].IN1
read_addr_0[6] => read_addr_0[6].IN1
read_addr_0[7] => read_addr_0[7].IN1
read_addr_0[8] => read_addr_0[8].IN1
read_addr_0[9] => read_addr_0[9].IN1
read_addr_0[10] => read_addr_0[10].IN1
read_addr_0[11] => read_addr_0[11].IN1
read_addr_0[12] => read_addr_0[12].IN1
read_addr_0[13] => read_addr_0[13].IN1
read_addr_0[14] => read_addr_0[14].IN1
read_addr_0[15] => read_addr_0[15].IN1
read_addr_0[16] => read_addr_0[16].IN1
read_addr_0[17] => read_addr_0[17].IN1
read_addr_0[18] => read_addr_0[18].IN1
read_addr_0[19] => read_addr_0[19].IN1
read_addr_0[20] => read_addr_0[20].IN1
read_addr_0[21] => read_addr_0[21].IN1
read_addr_0[22] => read_addr_0[22].IN1
read_addr_0[23] => read_addr_0[23].IN1
read_addr_1[0] => read_addr_1[0].IN1
read_addr_1[1] => read_addr_1[1].IN1
read_addr_1[2] => read_addr_1[2].IN1
read_addr_1[3] => read_addr_1[3].IN1
read_addr_1[4] => read_addr_1[4].IN1
read_addr_1[5] => read_addr_1[5].IN1
read_addr_1[6] => read_addr_1[6].IN1
read_addr_1[7] => read_addr_1[7].IN1
read_addr_1[8] => read_addr_1[8].IN1
read_addr_1[9] => read_addr_1[9].IN1
read_addr_1[10] => read_addr_1[10].IN1
read_addr_1[11] => read_addr_1[11].IN1
read_addr_1[12] => read_addr_1[12].IN1
read_addr_1[13] => read_addr_1[13].IN1
read_addr_1[14] => read_addr_1[14].IN1
read_addr_1[15] => read_addr_1[15].IN1
read_addr_1[16] => read_addr_1[16].IN1
read_addr_1[17] => read_addr_1[17].IN1
read_addr_1[18] => read_addr_1[18].IN1
read_addr_1[19] => read_addr_1[19].IN1
read_addr_1[20] => read_addr_1[20].IN1
read_addr_1[21] => read_addr_1[21].IN1
read_addr_1[22] => read_addr_1[22].IN1
read_addr_1[23] => read_addr_1[23].IN1
read_addr_2[0] => read_addr_2[0].IN1
read_addr_2[1] => read_addr_2[1].IN1
read_addr_2[2] => read_addr_2[2].IN1
read_addr_2[3] => read_addr_2[3].IN1
read_addr_2[4] => read_addr_2[4].IN1
read_addr_2[5] => read_addr_2[5].IN1
read_addr_2[6] => read_addr_2[6].IN1
read_addr_2[7] => read_addr_2[7].IN1
read_addr_2[8] => read_addr_2[8].IN1
read_addr_2[9] => read_addr_2[9].IN1
read_addr_2[10] => read_addr_2[10].IN1
read_addr_2[11] => read_addr_2[11].IN1
read_addr_2[12] => read_addr_2[12].IN1
read_addr_2[13] => read_addr_2[13].IN1
read_addr_2[14] => read_addr_2[14].IN1
read_addr_2[15] => read_addr_2[15].IN1
read_addr_2[16] => read_addr_2[16].IN1
read_addr_2[17] => read_addr_2[17].IN1
read_addr_2[18] => read_addr_2[18].IN1
read_addr_2[19] => read_addr_2[19].IN1
read_addr_2[20] => read_addr_2[20].IN1
read_addr_2[21] => read_addr_2[21].IN1
read_addr_2[22] => read_addr_2[22].IN1
read_addr_2[23] => read_addr_2[23].IN1
read_addr_3[0] => read_addr_3[0].IN1
read_addr_3[1] => read_addr_3[1].IN1
read_addr_3[2] => read_addr_3[2].IN1
read_addr_3[3] => read_addr_3[3].IN1
read_addr_3[4] => read_addr_3[4].IN1
read_addr_3[5] => read_addr_3[5].IN1
read_addr_3[6] => read_addr_3[6].IN1
read_addr_3[7] => read_addr_3[7].IN1
read_addr_3[8] => read_addr_3[8].IN1
read_addr_3[9] => read_addr_3[9].IN1
read_addr_3[10] => read_addr_3[10].IN1
read_addr_3[11] => read_addr_3[11].IN1
read_addr_3[12] => read_addr_3[12].IN1
read_addr_3[13] => read_addr_3[13].IN1
read_addr_3[14] => read_addr_3[14].IN1
read_addr_3[15] => read_addr_3[15].IN1
read_addr_3[16] => read_addr_3[16].IN1
read_addr_3[17] => read_addr_3[17].IN1
read_addr_3[18] => read_addr_3[18].IN1
read_addr_3[19] => read_addr_3[19].IN1
read_addr_3[20] => read_addr_3[20].IN1
read_addr_3[21] => read_addr_3[21].IN1
read_addr_3[22] => read_addr_3[22].IN1
read_addr_3[23] => read_addr_3[23].IN1
read_addr_index[0] => read_addr_index[0].IN1
read_addr_index[1] => read_addr_index[1].IN1
read_len[0] => read_len[0].IN1
read_len[1] => read_len[1].IN1
read_len[2] => read_len[2].IN1
read_len[3] => read_len[3].IN1
read_len[4] => read_len[4].IN1
read_len[5] => read_len[5].IN1
read_len[6] => read_len[6].IN1
read_len[7] => read_len[7].IN1
read_len[8] => read_len[8].IN1
read_len[9] => read_len[9].IN1
read_len[10] => read_len[10].IN1
read_len[11] => read_len[11].IN1
read_len[12] => read_len[12].IN1
read_len[13] => read_len[13].IN1
read_len[14] => read_len[14].IN1
read_len[15] => read_len[15].IN1
read_len[16] => read_len[16].IN1
read_len[17] => read_len[17].IN1
read_len[18] => read_len[18].IN1
read_len[19] => read_len[19].IN1
read_len[20] => read_len[20].IN1
read_len[21] => read_len[21].IN1
read_len[22] => read_len[22].IN1
read_len[23] => read_len[23].IN1
read_en => read_en.IN1
read_data[0] <= afifo_16_512:read_buf.q
read_data[1] <= afifo_16_512:read_buf.q
read_data[2] <= afifo_16_512:read_buf.q
read_data[3] <= afifo_16_512:read_buf.q
read_data[4] <= afifo_16_512:read_buf.q
read_data[5] <= afifo_16_512:read_buf.q
read_data[6] <= afifo_16_512:read_buf.q
read_data[7] <= afifo_16_512:read_buf.q
read_data[8] <= afifo_16_512:read_buf.q
read_data[9] <= afifo_16_512:read_buf.q
read_data[10] <= afifo_16_512:read_buf.q
read_data[11] <= afifo_16_512:read_buf.q
read_data[12] <= afifo_16_512:read_buf.q
read_data[13] <= afifo_16_512:read_buf.q
read_data[14] <= afifo_16_512:read_buf.q
read_data[15] <= afifo_16_512:read_buf.q
wr_burst_req <= frame_fifo_write:frame_fifo_write_m0.wr_burst_req
wr_burst_len[0] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_len
wr_burst_len[1] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_len
wr_burst_len[2] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_len
wr_burst_len[3] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_len
wr_burst_len[4] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_len
wr_burst_len[5] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_len
wr_burst_len[6] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_len
wr_burst_len[7] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_len
wr_burst_len[8] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_len
wr_burst_len[9] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_len
wr_burst_addr[0] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_addr
wr_burst_addr[1] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_addr
wr_burst_addr[2] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_addr
wr_burst_addr[3] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_addr
wr_burst_addr[4] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_addr
wr_burst_addr[5] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_addr
wr_burst_addr[6] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_addr
wr_burst_addr[7] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_addr
wr_burst_addr[8] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_addr
wr_burst_addr[9] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_addr
wr_burst_addr[10] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_addr
wr_burst_addr[11] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_addr
wr_burst_addr[12] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_addr
wr_burst_addr[13] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_addr
wr_burst_addr[14] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_addr
wr_burst_addr[15] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_addr
wr_burst_addr[16] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_addr
wr_burst_addr[17] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_addr
wr_burst_addr[18] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_addr
wr_burst_addr[19] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_addr
wr_burst_addr[20] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_addr
wr_burst_addr[21] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_addr
wr_burst_addr[22] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_addr
wr_burst_addr[23] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_addr
wr_burst_data_req => wr_burst_data_req.IN2
wr_burst_data[0] <= afifo_16_512:write_buf.q
wr_burst_data[1] <= afifo_16_512:write_buf.q
wr_burst_data[2] <= afifo_16_512:write_buf.q
wr_burst_data[3] <= afifo_16_512:write_buf.q
wr_burst_data[4] <= afifo_16_512:write_buf.q
wr_burst_data[5] <= afifo_16_512:write_buf.q
wr_burst_data[6] <= afifo_16_512:write_buf.q
wr_burst_data[7] <= afifo_16_512:write_buf.q
wr_burst_data[8] <= afifo_16_512:write_buf.q
wr_burst_data[9] <= afifo_16_512:write_buf.q
wr_burst_data[10] <= afifo_16_512:write_buf.q
wr_burst_data[11] <= afifo_16_512:write_buf.q
wr_burst_data[12] <= afifo_16_512:write_buf.q
wr_burst_data[13] <= afifo_16_512:write_buf.q
wr_burst_data[14] <= afifo_16_512:write_buf.q
wr_burst_data[15] <= afifo_16_512:write_buf.q
wr_burst_finish => wr_burst_finish.IN1
write_clk => write_clk.IN1
write_req => write_req.IN1
write_req_ack <= frame_fifo_write:frame_fifo_write_m0.write_req_ack
write_finish <= frame_fifo_write:frame_fifo_write_m0.write_finish
write_addr_0[0] => write_addr_0[0].IN1
write_addr_0[1] => write_addr_0[1].IN1
write_addr_0[2] => write_addr_0[2].IN1
write_addr_0[3] => write_addr_0[3].IN1
write_addr_0[4] => write_addr_0[4].IN1
write_addr_0[5] => write_addr_0[5].IN1
write_addr_0[6] => write_addr_0[6].IN1
write_addr_0[7] => write_addr_0[7].IN1
write_addr_0[8] => write_addr_0[8].IN1
write_addr_0[9] => write_addr_0[9].IN1
write_addr_0[10] => write_addr_0[10].IN1
write_addr_0[11] => write_addr_0[11].IN1
write_addr_0[12] => write_addr_0[12].IN1
write_addr_0[13] => write_addr_0[13].IN1
write_addr_0[14] => write_addr_0[14].IN1
write_addr_0[15] => write_addr_0[15].IN1
write_addr_0[16] => write_addr_0[16].IN1
write_addr_0[17] => write_addr_0[17].IN1
write_addr_0[18] => write_addr_0[18].IN1
write_addr_0[19] => write_addr_0[19].IN1
write_addr_0[20] => write_addr_0[20].IN1
write_addr_0[21] => write_addr_0[21].IN1
write_addr_0[22] => write_addr_0[22].IN1
write_addr_0[23] => write_addr_0[23].IN1
write_addr_1[0] => write_addr_1[0].IN1
write_addr_1[1] => write_addr_1[1].IN1
write_addr_1[2] => write_addr_1[2].IN1
write_addr_1[3] => write_addr_1[3].IN1
write_addr_1[4] => write_addr_1[4].IN1
write_addr_1[5] => write_addr_1[5].IN1
write_addr_1[6] => write_addr_1[6].IN1
write_addr_1[7] => write_addr_1[7].IN1
write_addr_1[8] => write_addr_1[8].IN1
write_addr_1[9] => write_addr_1[9].IN1
write_addr_1[10] => write_addr_1[10].IN1
write_addr_1[11] => write_addr_1[11].IN1
write_addr_1[12] => write_addr_1[12].IN1
write_addr_1[13] => write_addr_1[13].IN1
write_addr_1[14] => write_addr_1[14].IN1
write_addr_1[15] => write_addr_1[15].IN1
write_addr_1[16] => write_addr_1[16].IN1
write_addr_1[17] => write_addr_1[17].IN1
write_addr_1[18] => write_addr_1[18].IN1
write_addr_1[19] => write_addr_1[19].IN1
write_addr_1[20] => write_addr_1[20].IN1
write_addr_1[21] => write_addr_1[21].IN1
write_addr_1[22] => write_addr_1[22].IN1
write_addr_1[23] => write_addr_1[23].IN1
write_addr_2[0] => write_addr_2[0].IN1
write_addr_2[1] => write_addr_2[1].IN1
write_addr_2[2] => write_addr_2[2].IN1
write_addr_2[3] => write_addr_2[3].IN1
write_addr_2[4] => write_addr_2[4].IN1
write_addr_2[5] => write_addr_2[5].IN1
write_addr_2[6] => write_addr_2[6].IN1
write_addr_2[7] => write_addr_2[7].IN1
write_addr_2[8] => write_addr_2[8].IN1
write_addr_2[9] => write_addr_2[9].IN1
write_addr_2[10] => write_addr_2[10].IN1
write_addr_2[11] => write_addr_2[11].IN1
write_addr_2[12] => write_addr_2[12].IN1
write_addr_2[13] => write_addr_2[13].IN1
write_addr_2[14] => write_addr_2[14].IN1
write_addr_2[15] => write_addr_2[15].IN1
write_addr_2[16] => write_addr_2[16].IN1
write_addr_2[17] => write_addr_2[17].IN1
write_addr_2[18] => write_addr_2[18].IN1
write_addr_2[19] => write_addr_2[19].IN1
write_addr_2[20] => write_addr_2[20].IN1
write_addr_2[21] => write_addr_2[21].IN1
write_addr_2[22] => write_addr_2[22].IN1
write_addr_2[23] => write_addr_2[23].IN1
write_addr_3[0] => write_addr_3[0].IN1
write_addr_3[1] => write_addr_3[1].IN1
write_addr_3[2] => write_addr_3[2].IN1
write_addr_3[3] => write_addr_3[3].IN1
write_addr_3[4] => write_addr_3[4].IN1
write_addr_3[5] => write_addr_3[5].IN1
write_addr_3[6] => write_addr_3[6].IN1
write_addr_3[7] => write_addr_3[7].IN1
write_addr_3[8] => write_addr_3[8].IN1
write_addr_3[9] => write_addr_3[9].IN1
write_addr_3[10] => write_addr_3[10].IN1
write_addr_3[11] => write_addr_3[11].IN1
write_addr_3[12] => write_addr_3[12].IN1
write_addr_3[13] => write_addr_3[13].IN1
write_addr_3[14] => write_addr_3[14].IN1
write_addr_3[15] => write_addr_3[15].IN1
write_addr_3[16] => write_addr_3[16].IN1
write_addr_3[17] => write_addr_3[17].IN1
write_addr_3[18] => write_addr_3[18].IN1
write_addr_3[19] => write_addr_3[19].IN1
write_addr_3[20] => write_addr_3[20].IN1
write_addr_3[21] => write_addr_3[21].IN1
write_addr_3[22] => write_addr_3[22].IN1
write_addr_3[23] => write_addr_3[23].IN1
write_addr_index[0] => write_addr_index[0].IN1
write_addr_index[1] => write_addr_index[1].IN1
write_len[0] => write_len[0].IN1
write_len[1] => write_len[1].IN1
write_len[2] => write_len[2].IN1
write_len[3] => write_len[3].IN1
write_len[4] => write_len[4].IN1
write_len[5] => write_len[5].IN1
write_len[6] => write_len[6].IN1
write_len[7] => write_len[7].IN1
write_len[8] => write_len[8].IN1
write_len[9] => write_len[9].IN1
write_len[10] => write_len[10].IN1
write_len[11] => write_len[11].IN1
write_len[12] => write_len[12].IN1
write_len[13] => write_len[13].IN1
write_len[14] => write_len[14].IN1
write_len[15] => write_len[15].IN1
write_len[16] => write_len[16].IN1
write_len[17] => write_len[17].IN1
write_len[18] => write_len[18].IN1
write_len[19] => write_len[19].IN1
write_len[20] => write_len[20].IN1
write_len[21] => write_len[21].IN1
write_len[22] => write_len[22].IN1
write_len[23] => write_len[23].IN1
write_en => write_en.IN1
write_data[0] => write_data[0].IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1


|top|frame_read_write:frame_read_write_m0|afifo_16_512:write_buf
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
wrfull <= dcfifo:dcfifo_component.wrfull
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw


|top|frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component
data[0] => dcfifo_7ql1:auto_generated.data[0]
data[1] => dcfifo_7ql1:auto_generated.data[1]
data[2] => dcfifo_7ql1:auto_generated.data[2]
data[3] => dcfifo_7ql1:auto_generated.data[3]
data[4] => dcfifo_7ql1:auto_generated.data[4]
data[5] => dcfifo_7ql1:auto_generated.data[5]
data[6] => dcfifo_7ql1:auto_generated.data[6]
data[7] => dcfifo_7ql1:auto_generated.data[7]
data[8] => dcfifo_7ql1:auto_generated.data[8]
data[9] => dcfifo_7ql1:auto_generated.data[9]
data[10] => dcfifo_7ql1:auto_generated.data[10]
data[11] => dcfifo_7ql1:auto_generated.data[11]
data[12] => dcfifo_7ql1:auto_generated.data[12]
data[13] => dcfifo_7ql1:auto_generated.data[13]
data[14] => dcfifo_7ql1:auto_generated.data[14]
data[15] => dcfifo_7ql1:auto_generated.data[15]
q[0] <= dcfifo_7ql1:auto_generated.q[0]
q[1] <= dcfifo_7ql1:auto_generated.q[1]
q[2] <= dcfifo_7ql1:auto_generated.q[2]
q[3] <= dcfifo_7ql1:auto_generated.q[3]
q[4] <= dcfifo_7ql1:auto_generated.q[4]
q[5] <= dcfifo_7ql1:auto_generated.q[5]
q[6] <= dcfifo_7ql1:auto_generated.q[6]
q[7] <= dcfifo_7ql1:auto_generated.q[7]
q[8] <= dcfifo_7ql1:auto_generated.q[8]
q[9] <= dcfifo_7ql1:auto_generated.q[9]
q[10] <= dcfifo_7ql1:auto_generated.q[10]
q[11] <= dcfifo_7ql1:auto_generated.q[11]
q[12] <= dcfifo_7ql1:auto_generated.q[12]
q[13] <= dcfifo_7ql1:auto_generated.q[13]
q[14] <= dcfifo_7ql1:auto_generated.q[14]
q[15] <= dcfifo_7ql1:auto_generated.q[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_7ql1:auto_generated.rdclk
rdreq => dcfifo_7ql1:auto_generated.rdreq
wrclk => dcfifo_7ql1:auto_generated.wrclk
wrreq => dcfifo_7ql1:auto_generated.wrreq
aclr => dcfifo_7ql1:auto_generated.aclr
rdempty <= dcfifo_7ql1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_7ql1:auto_generated.wrfull
rdusedw[0] <= dcfifo_7ql1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_7ql1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_7ql1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_7ql1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_7ql1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_7ql1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_7ql1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_7ql1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_7ql1:auto_generated.rdusedw[8]
wrusedw[0] <= dcfifo_7ql1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_7ql1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_7ql1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_7ql1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_7ql1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_7ql1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_7ql1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_7ql1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_7ql1:auto_generated.wrusedw[8]


|top|frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated
aclr => a_graycounter_577:rdptr_g1p.aclr
aclr => a_graycounter_1lc:wrptr_g1p.aclr
aclr => altsyncram_ov61:fifo_ram.aclr1
aclr => delayed_wrptr_g[9].IN0
aclr => rdptr_g[9].IN0
aclr => wrptr_g[9].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_ov61:fifo_ram.data_a[0]
data[1] => altsyncram_ov61:fifo_ram.data_a[1]
data[2] => altsyncram_ov61:fifo_ram.data_a[2]
data[3] => altsyncram_ov61:fifo_ram.data_a[3]
data[4] => altsyncram_ov61:fifo_ram.data_a[4]
data[5] => altsyncram_ov61:fifo_ram.data_a[5]
data[6] => altsyncram_ov61:fifo_ram.data_a[6]
data[7] => altsyncram_ov61:fifo_ram.data_a[7]
data[8] => altsyncram_ov61:fifo_ram.data_a[8]
data[9] => altsyncram_ov61:fifo_ram.data_a[9]
data[10] => altsyncram_ov61:fifo_ram.data_a[10]
data[11] => altsyncram_ov61:fifo_ram.data_a[11]
data[12] => altsyncram_ov61:fifo_ram.data_a[12]
data[13] => altsyncram_ov61:fifo_ram.data_a[13]
data[14] => altsyncram_ov61:fifo_ram.data_a[14]
data[15] => altsyncram_ov61:fifo_ram.data_a[15]
q[0] <= altsyncram_ov61:fifo_ram.q_b[0]
q[1] <= altsyncram_ov61:fifo_ram.q_b[1]
q[2] <= altsyncram_ov61:fifo_ram.q_b[2]
q[3] <= altsyncram_ov61:fifo_ram.q_b[3]
q[4] <= altsyncram_ov61:fifo_ram.q_b[4]
q[5] <= altsyncram_ov61:fifo_ram.q_b[5]
q[6] <= altsyncram_ov61:fifo_ram.q_b[6]
q[7] <= altsyncram_ov61:fifo_ram.q_b[7]
q[8] <= altsyncram_ov61:fifo_ram.q_b[8]
q[9] <= altsyncram_ov61:fifo_ram.q_b[9]
q[10] <= altsyncram_ov61:fifo_ram.q_b[10]
q[11] <= altsyncram_ov61:fifo_ram.q_b[11]
q[12] <= altsyncram_ov61:fifo_ram.q_b[12]
q[13] <= altsyncram_ov61:fifo_ram.q_b[13]
q[14] <= altsyncram_ov61:fifo_ram.q_b[14]
q[15] <= altsyncram_ov61:fifo_ram.q_b[15]
rdclk => a_graycounter_577:rdptr_g1p.clock
rdclk => altsyncram_ov61:fifo_ram.clock1
rdclk => dffpipe_oe9:rs_brp.clock
rdclk => dffpipe_oe9:rs_bwp.clock
rdclk => alt_synch_pipe_8pl:rs_dgwp.clock
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_1lc:wrptr_g1p.clock
wrclk => altsyncram_ov61:fifo_ram.clock0
wrclk => dffpipe_oe9:ws_brp.clock
wrclk => dffpipe_oe9:ws_bwp.clock
wrclk => alt_synch_pipe_9pl:ws_dgrp.clock
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|top|frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|top|frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|a_gray2bin_6ib:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|top|frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|top|frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|top|frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|a_graycounter_577:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[2].IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE


|top|frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|a_graycounter_1lc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE


|top|frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|altsyncram_ov61:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[8] => ram_block11a8.PORTAADDR8
address_a[8] => ram_block11a9.PORTAADDR8
address_a[8] => ram_block11a10.PORTAADDR8
address_a[8] => ram_block11a11.PORTAADDR8
address_a[8] => ram_block11a12.PORTAADDR8
address_a[8] => ram_block11a13.PORTAADDR8
address_a[8] => ram_block11a14.PORTAADDR8
address_a[8] => ram_block11a15.PORTAADDR8
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[8] => ram_block11a8.PORTBADDR8
address_b[8] => ram_block11a9.PORTBADDR8
address_b[8] => ram_block11a10.PORTBADDR8
address_b[8] => ram_block11a11.PORTBADDR8
address_b[8] => ram_block11a12.PORTBADDR8
address_b[8] => ram_block11a13.PORTBADDR8
address_b[8] => ram_block11a14.PORTBADDR8
address_b[8] => ram_block11a15.PORTBADDR8
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0


|top|frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|dffpipe_oe9:rs_brp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|top|frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|dffpipe_oe9:rs_bwp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|top|frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_8pl:rs_dgwp
clock => dffpipe_pe9:dffpipe13.clock
clrn => dffpipe_pe9:dffpipe13.clrn
d[0] => dffpipe_pe9:dffpipe13.d[0]
d[1] => dffpipe_pe9:dffpipe13.d[1]
d[2] => dffpipe_pe9:dffpipe13.d[2]
d[3] => dffpipe_pe9:dffpipe13.d[3]
d[4] => dffpipe_pe9:dffpipe13.d[4]
d[5] => dffpipe_pe9:dffpipe13.d[5]
d[6] => dffpipe_pe9:dffpipe13.d[6]
d[7] => dffpipe_pe9:dffpipe13.d[7]
d[8] => dffpipe_pe9:dffpipe13.d[8]
d[9] => dffpipe_pe9:dffpipe13.d[9]
q[0] <= dffpipe_pe9:dffpipe13.q[0]
q[1] <= dffpipe_pe9:dffpipe13.q[1]
q[2] <= dffpipe_pe9:dffpipe13.q[2]
q[3] <= dffpipe_pe9:dffpipe13.q[3]
q[4] <= dffpipe_pe9:dffpipe13.q[4]
q[5] <= dffpipe_pe9:dffpipe13.q[5]
q[6] <= dffpipe_pe9:dffpipe13.q[6]
q[7] <= dffpipe_pe9:dffpipe13.q[7]
q[8] <= dffpipe_pe9:dffpipe13.q[8]
q[9] <= dffpipe_pe9:dffpipe13.q[9]


|top|frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13
clock => dffe14a[9].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clock => dffe15a[9].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe14a[9].ACLR
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
clrn => dffe15a[9].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe14a[0].IN0
d[1] => dffe14a[1].IN0
d[2] => dffe14a[2].IN0
d[3] => dffe14a[3].IN0
d[4] => dffe14a[4].IN0
d[5] => dffe14a[5].IN0
d[6] => dffe14a[6].IN0
d[7] => dffe14a[7].IN0
d[8] => dffe14a[8].IN0
d[9] => dffe14a[9].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe15a[9].DB_MAX_OUTPUT_PORT_TYPE


|top|frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|dffpipe_oe9:ws_brp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|top|frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|dffpipe_oe9:ws_bwp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|top|frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_9pl:ws_dgrp
clock => dffpipe_qe9:dffpipe16.clock
clrn => dffpipe_qe9:dffpipe16.clrn
d[0] => dffpipe_qe9:dffpipe16.d[0]
d[1] => dffpipe_qe9:dffpipe16.d[1]
d[2] => dffpipe_qe9:dffpipe16.d[2]
d[3] => dffpipe_qe9:dffpipe16.d[3]
d[4] => dffpipe_qe9:dffpipe16.d[4]
d[5] => dffpipe_qe9:dffpipe16.d[5]
d[6] => dffpipe_qe9:dffpipe16.d[6]
d[7] => dffpipe_qe9:dffpipe16.d[7]
d[8] => dffpipe_qe9:dffpipe16.d[8]
d[9] => dffpipe_qe9:dffpipe16.d[9]
q[0] <= dffpipe_qe9:dffpipe16.q[0]
q[1] <= dffpipe_qe9:dffpipe16.q[1]
q[2] <= dffpipe_qe9:dffpipe16.q[2]
q[3] <= dffpipe_qe9:dffpipe16.q[3]
q[4] <= dffpipe_qe9:dffpipe16.q[4]
q[5] <= dffpipe_qe9:dffpipe16.q[5]
q[6] <= dffpipe_qe9:dffpipe16.q[6]
q[7] <= dffpipe_qe9:dffpipe16.q[7]
q[8] <= dffpipe_qe9:dffpipe16.q[8]
q[9] <= dffpipe_qe9:dffpipe16.q[9]


|top|frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clock => dffe18a[9].CLK
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
clrn => dffe18a[9].ACLR
clrn => dffe18a[8].ACLR
clrn => dffe18a[7].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
d[9] => dffe17a[9].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe18a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe18a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe18a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe18a[9].DB_MAX_OUTPUT_PORT_TYPE


|top|frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|cmpr_n76:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|top|frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|cmpr_n76:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|top|frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0
rst => wr_burst_len[0]~reg0.ACLR
rst => wr_burst_len[1]~reg0.ACLR
rst => wr_burst_len[2]~reg0.ACLR
rst => wr_burst_len[3]~reg0.ACLR
rst => wr_burst_len[4]~reg0.ACLR
rst => wr_burst_len[5]~reg0.ACLR
rst => wr_burst_len[6]~reg0.ACLR
rst => wr_burst_len[7]~reg0.ACLR
rst => wr_burst_len[8]~reg0.ACLR
rst => wr_burst_len[9]~reg0.ACLR
rst => write_req_ack~reg0.ACLR
rst => fifo_aclr~reg0.ACLR
rst => write_cnt[0].ACLR
rst => write_cnt[1].ACLR
rst => write_cnt[2].ACLR
rst => write_cnt[3].ACLR
rst => write_cnt[4].ACLR
rst => write_cnt[5].ACLR
rst => write_cnt[6].ACLR
rst => write_cnt[7].ACLR
rst => write_cnt[8].ACLR
rst => write_cnt[9].ACLR
rst => write_cnt[10].ACLR
rst => write_cnt[11].ACLR
rst => write_cnt[12].ACLR
rst => write_cnt[13].ACLR
rst => write_cnt[14].ACLR
rst => write_cnt[15].ACLR
rst => write_cnt[16].ACLR
rst => write_cnt[17].ACLR
rst => write_cnt[18].ACLR
rst => write_cnt[19].ACLR
rst => write_cnt[20].ACLR
rst => write_cnt[21].ACLR
rst => write_cnt[22].ACLR
rst => write_cnt[23].ACLR
rst => wr_burst_req~reg0.ACLR
rst => wr_burst_addr[0]~reg0.ACLR
rst => wr_burst_addr[1]~reg0.ACLR
rst => wr_burst_addr[2]~reg0.ACLR
rst => wr_burst_addr[3]~reg0.ACLR
rst => wr_burst_addr[4]~reg0.ACLR
rst => wr_burst_addr[5]~reg0.ACLR
rst => wr_burst_addr[6]~reg0.ACLR
rst => wr_burst_addr[7]~reg0.ACLR
rst => wr_burst_addr[8]~reg0.ACLR
rst => wr_burst_addr[9]~reg0.ACLR
rst => wr_burst_addr[10]~reg0.ACLR
rst => wr_burst_addr[11]~reg0.ACLR
rst => wr_burst_addr[12]~reg0.ACLR
rst => wr_burst_addr[13]~reg0.ACLR
rst => wr_burst_addr[14]~reg0.ACLR
rst => wr_burst_addr[15]~reg0.ACLR
rst => wr_burst_addr[16]~reg0.ACLR
rst => wr_burst_addr[17]~reg0.ACLR
rst => wr_burst_addr[18]~reg0.ACLR
rst => wr_burst_addr[19]~reg0.ACLR
rst => wr_burst_addr[20]~reg0.ACLR
rst => wr_burst_addr[21]~reg0.ACLR
rst => wr_burst_addr[22]~reg0.ACLR
rst => wr_burst_addr[23]~reg0.ACLR
rst => write_len_latch[0].ACLR
rst => write_len_latch[1].ACLR
rst => write_len_latch[2].ACLR
rst => write_len_latch[3].ACLR
rst => write_len_latch[4].ACLR
rst => write_len_latch[5].ACLR
rst => write_len_latch[6].ACLR
rst => write_len_latch[7].ACLR
rst => write_len_latch[8].ACLR
rst => write_len_latch[9].ACLR
rst => write_len_latch[10].ACLR
rst => write_len_latch[11].ACLR
rst => write_len_latch[12].ACLR
rst => write_len_latch[13].ACLR
rst => write_len_latch[14].ACLR
rst => write_len_latch[15].ACLR
rst => write_len_latch[16].ACLR
rst => write_len_latch[17].ACLR
rst => write_len_latch[18].ACLR
rst => write_len_latch[19].ACLR
rst => write_len_latch[20].ACLR
rst => write_len_latch[21].ACLR
rst => write_len_latch[22].ACLR
rst => write_len_latch[23].ACLR
rst => write_addr_index_d1[0].ACLR
rst => write_addr_index_d1[1].ACLR
rst => write_addr_index_d0[0].ACLR
rst => write_addr_index_d0[1].ACLR
rst => write_len_d1[0].ACLR
rst => write_len_d1[1].ACLR
rst => write_len_d1[2].ACLR
rst => write_len_d1[3].ACLR
rst => write_len_d1[4].ACLR
rst => write_len_d1[5].ACLR
rst => write_len_d1[6].ACLR
rst => write_len_d1[7].ACLR
rst => write_len_d1[8].ACLR
rst => write_len_d1[9].ACLR
rst => write_len_d1[10].ACLR
rst => write_len_d1[11].ACLR
rst => write_len_d1[12].ACLR
rst => write_len_d1[13].ACLR
rst => write_len_d1[14].ACLR
rst => write_len_d1[15].ACLR
rst => write_len_d1[16].ACLR
rst => write_len_d1[17].ACLR
rst => write_len_d1[18].ACLR
rst => write_len_d1[19].ACLR
rst => write_len_d1[20].ACLR
rst => write_len_d1[21].ACLR
rst => write_len_d1[22].ACLR
rst => write_len_d1[23].ACLR
rst => write_len_d0[0].ACLR
rst => write_len_d0[1].ACLR
rst => write_len_d0[2].ACLR
rst => write_len_d0[3].ACLR
rst => write_len_d0[4].ACLR
rst => write_len_d0[5].ACLR
rst => write_len_d0[6].ACLR
rst => write_len_d0[7].ACLR
rst => write_len_d0[8].ACLR
rst => write_len_d0[9].ACLR
rst => write_len_d0[10].ACLR
rst => write_len_d0[11].ACLR
rst => write_len_d0[12].ACLR
rst => write_len_d0[13].ACLR
rst => write_len_d0[14].ACLR
rst => write_len_d0[15].ACLR
rst => write_len_d0[16].ACLR
rst => write_len_d0[17].ACLR
rst => write_len_d0[18].ACLR
rst => write_len_d0[19].ACLR
rst => write_len_d0[20].ACLR
rst => write_len_d0[21].ACLR
rst => write_len_d0[22].ACLR
rst => write_len_d0[23].ACLR
rst => write_req_d2.ACLR
rst => write_req_d1.ACLR
rst => write_req_d0.ACLR
rst => state~8.DATAIN
mem_clk => wr_burst_len[0]~reg0.CLK
mem_clk => wr_burst_len[1]~reg0.CLK
mem_clk => wr_burst_len[2]~reg0.CLK
mem_clk => wr_burst_len[3]~reg0.CLK
mem_clk => wr_burst_len[4]~reg0.CLK
mem_clk => wr_burst_len[5]~reg0.CLK
mem_clk => wr_burst_len[6]~reg0.CLK
mem_clk => wr_burst_len[7]~reg0.CLK
mem_clk => wr_burst_len[8]~reg0.CLK
mem_clk => wr_burst_len[9]~reg0.CLK
mem_clk => write_req_ack~reg0.CLK
mem_clk => fifo_aclr~reg0.CLK
mem_clk => write_cnt[0].CLK
mem_clk => write_cnt[1].CLK
mem_clk => write_cnt[2].CLK
mem_clk => write_cnt[3].CLK
mem_clk => write_cnt[4].CLK
mem_clk => write_cnt[5].CLK
mem_clk => write_cnt[6].CLK
mem_clk => write_cnt[7].CLK
mem_clk => write_cnt[8].CLK
mem_clk => write_cnt[9].CLK
mem_clk => write_cnt[10].CLK
mem_clk => write_cnt[11].CLK
mem_clk => write_cnt[12].CLK
mem_clk => write_cnt[13].CLK
mem_clk => write_cnt[14].CLK
mem_clk => write_cnt[15].CLK
mem_clk => write_cnt[16].CLK
mem_clk => write_cnt[17].CLK
mem_clk => write_cnt[18].CLK
mem_clk => write_cnt[19].CLK
mem_clk => write_cnt[20].CLK
mem_clk => write_cnt[21].CLK
mem_clk => write_cnt[22].CLK
mem_clk => write_cnt[23].CLK
mem_clk => wr_burst_req~reg0.CLK
mem_clk => wr_burst_addr[0]~reg0.CLK
mem_clk => wr_burst_addr[1]~reg0.CLK
mem_clk => wr_burst_addr[2]~reg0.CLK
mem_clk => wr_burst_addr[3]~reg0.CLK
mem_clk => wr_burst_addr[4]~reg0.CLK
mem_clk => wr_burst_addr[5]~reg0.CLK
mem_clk => wr_burst_addr[6]~reg0.CLK
mem_clk => wr_burst_addr[7]~reg0.CLK
mem_clk => wr_burst_addr[8]~reg0.CLK
mem_clk => wr_burst_addr[9]~reg0.CLK
mem_clk => wr_burst_addr[10]~reg0.CLK
mem_clk => wr_burst_addr[11]~reg0.CLK
mem_clk => wr_burst_addr[12]~reg0.CLK
mem_clk => wr_burst_addr[13]~reg0.CLK
mem_clk => wr_burst_addr[14]~reg0.CLK
mem_clk => wr_burst_addr[15]~reg0.CLK
mem_clk => wr_burst_addr[16]~reg0.CLK
mem_clk => wr_burst_addr[17]~reg0.CLK
mem_clk => wr_burst_addr[18]~reg0.CLK
mem_clk => wr_burst_addr[19]~reg0.CLK
mem_clk => wr_burst_addr[20]~reg0.CLK
mem_clk => wr_burst_addr[21]~reg0.CLK
mem_clk => wr_burst_addr[22]~reg0.CLK
mem_clk => wr_burst_addr[23]~reg0.CLK
mem_clk => write_len_latch[0].CLK
mem_clk => write_len_latch[1].CLK
mem_clk => write_len_latch[2].CLK
mem_clk => write_len_latch[3].CLK
mem_clk => write_len_latch[4].CLK
mem_clk => write_len_latch[5].CLK
mem_clk => write_len_latch[6].CLK
mem_clk => write_len_latch[7].CLK
mem_clk => write_len_latch[8].CLK
mem_clk => write_len_latch[9].CLK
mem_clk => write_len_latch[10].CLK
mem_clk => write_len_latch[11].CLK
mem_clk => write_len_latch[12].CLK
mem_clk => write_len_latch[13].CLK
mem_clk => write_len_latch[14].CLK
mem_clk => write_len_latch[15].CLK
mem_clk => write_len_latch[16].CLK
mem_clk => write_len_latch[17].CLK
mem_clk => write_len_latch[18].CLK
mem_clk => write_len_latch[19].CLK
mem_clk => write_len_latch[20].CLK
mem_clk => write_len_latch[21].CLK
mem_clk => write_len_latch[22].CLK
mem_clk => write_len_latch[23].CLK
mem_clk => write_addr_index_d1[0].CLK
mem_clk => write_addr_index_d1[1].CLK
mem_clk => write_addr_index_d0[0].CLK
mem_clk => write_addr_index_d0[1].CLK
mem_clk => write_len_d1[0].CLK
mem_clk => write_len_d1[1].CLK
mem_clk => write_len_d1[2].CLK
mem_clk => write_len_d1[3].CLK
mem_clk => write_len_d1[4].CLK
mem_clk => write_len_d1[5].CLK
mem_clk => write_len_d1[6].CLK
mem_clk => write_len_d1[7].CLK
mem_clk => write_len_d1[8].CLK
mem_clk => write_len_d1[9].CLK
mem_clk => write_len_d1[10].CLK
mem_clk => write_len_d1[11].CLK
mem_clk => write_len_d1[12].CLK
mem_clk => write_len_d1[13].CLK
mem_clk => write_len_d1[14].CLK
mem_clk => write_len_d1[15].CLK
mem_clk => write_len_d1[16].CLK
mem_clk => write_len_d1[17].CLK
mem_clk => write_len_d1[18].CLK
mem_clk => write_len_d1[19].CLK
mem_clk => write_len_d1[20].CLK
mem_clk => write_len_d1[21].CLK
mem_clk => write_len_d1[22].CLK
mem_clk => write_len_d1[23].CLK
mem_clk => write_len_d0[0].CLK
mem_clk => write_len_d0[1].CLK
mem_clk => write_len_d0[2].CLK
mem_clk => write_len_d0[3].CLK
mem_clk => write_len_d0[4].CLK
mem_clk => write_len_d0[5].CLK
mem_clk => write_len_d0[6].CLK
mem_clk => write_len_d0[7].CLK
mem_clk => write_len_d0[8].CLK
mem_clk => write_len_d0[9].CLK
mem_clk => write_len_d0[10].CLK
mem_clk => write_len_d0[11].CLK
mem_clk => write_len_d0[12].CLK
mem_clk => write_len_d0[13].CLK
mem_clk => write_len_d0[14].CLK
mem_clk => write_len_d0[15].CLK
mem_clk => write_len_d0[16].CLK
mem_clk => write_len_d0[17].CLK
mem_clk => write_len_d0[18].CLK
mem_clk => write_len_d0[19].CLK
mem_clk => write_len_d0[20].CLK
mem_clk => write_len_d0[21].CLK
mem_clk => write_len_d0[22].CLK
mem_clk => write_len_d0[23].CLK
mem_clk => write_req_d2.CLK
mem_clk => write_req_d1.CLK
mem_clk => write_req_d0.CLK
mem_clk => state~6.DATAIN
wr_burst_req <= wr_burst_req~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_len[0] <= wr_burst_len[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_len[1] <= wr_burst_len[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_len[2] <= wr_burst_len[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_len[3] <= wr_burst_len[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_len[4] <= wr_burst_len[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_len[5] <= wr_burst_len[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_len[6] <= wr_burst_len[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_len[7] <= wr_burst_len[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_len[8] <= wr_burst_len[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_len[9] <= wr_burst_len[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[0] <= wr_burst_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[1] <= wr_burst_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[2] <= wr_burst_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[3] <= wr_burst_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[4] <= wr_burst_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[5] <= wr_burst_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[6] <= wr_burst_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[7] <= wr_burst_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[8] <= wr_burst_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[9] <= wr_burst_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[10] <= wr_burst_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[11] <= wr_burst_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[12] <= wr_burst_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[13] <= wr_burst_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[14] <= wr_burst_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[15] <= wr_burst_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[16] <= wr_burst_addr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[17] <= wr_burst_addr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[18] <= wr_burst_addr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[19] <= wr_burst_addr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[20] <= wr_burst_addr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[21] <= wr_burst_addr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[22] <= wr_burst_addr[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[23] <= wr_burst_addr[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_data_req => ~NO_FANOUT~
wr_burst_finish => wr_burst_req.OUTPUTSELECT
wr_burst_finish => state.OUTPUTSELECT
wr_burst_finish => state.OUTPUTSELECT
wr_burst_finish => state.OUTPUTSELECT
wr_burst_finish => state.OUTPUTSELECT
wr_burst_finish => state.OUTPUTSELECT
wr_burst_finish => state.OUTPUTSELECT
wr_burst_finish => write_cnt.OUTPUTSELECT
wr_burst_finish => write_cnt.OUTPUTSELECT
wr_burst_finish => write_cnt.OUTPUTSELECT
wr_burst_finish => write_cnt.OUTPUTSELECT
wr_burst_finish => write_cnt.OUTPUTSELECT
wr_burst_finish => write_cnt.OUTPUTSELECT
wr_burst_finish => write_cnt.OUTPUTSELECT
wr_burst_finish => write_cnt.OUTPUTSELECT
wr_burst_finish => write_cnt.OUTPUTSELECT
wr_burst_finish => write_cnt.OUTPUTSELECT
wr_burst_finish => write_cnt.OUTPUTSELECT
wr_burst_finish => write_cnt.OUTPUTSELECT
wr_burst_finish => write_cnt.OUTPUTSELECT
wr_burst_finish => write_cnt.OUTPUTSELECT
wr_burst_finish => write_cnt.OUTPUTSELECT
wr_burst_finish => write_cnt.OUTPUTSELECT
wr_burst_finish => wr_burst_addr.OUTPUTSELECT
wr_burst_finish => wr_burst_addr.OUTPUTSELECT
wr_burst_finish => wr_burst_addr.OUTPUTSELECT
wr_burst_finish => wr_burst_addr.OUTPUTSELECT
wr_burst_finish => wr_burst_addr.OUTPUTSELECT
wr_burst_finish => wr_burst_addr.OUTPUTSELECT
wr_burst_finish => wr_burst_addr.OUTPUTSELECT
wr_burst_finish => wr_burst_addr.OUTPUTSELECT
wr_burst_finish => wr_burst_addr.OUTPUTSELECT
wr_burst_finish => wr_burst_addr.OUTPUTSELECT
wr_burst_finish => wr_burst_addr.OUTPUTSELECT
wr_burst_finish => wr_burst_addr.OUTPUTSELECT
wr_burst_finish => wr_burst_addr.OUTPUTSELECT
wr_burst_finish => wr_burst_addr.OUTPUTSELECT
wr_burst_finish => wr_burst_addr.OUTPUTSELECT
wr_burst_finish => wr_burst_addr.OUTPUTSELECT
write_req => write_req_d0.DATAIN
write_req_ack <= write_req_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_finish <= write_finish.DB_MAX_OUTPUT_PORT_TYPE
write_addr_0[0] => wr_burst_addr.DATAB
write_addr_0[1] => wr_burst_addr.DATAB
write_addr_0[2] => wr_burst_addr.DATAB
write_addr_0[3] => wr_burst_addr.DATAB
write_addr_0[4] => wr_burst_addr.DATAB
write_addr_0[5] => wr_burst_addr.DATAB
write_addr_0[6] => wr_burst_addr.DATAB
write_addr_0[7] => wr_burst_addr.DATAB
write_addr_0[8] => wr_burst_addr.DATAB
write_addr_0[9] => wr_burst_addr.DATAB
write_addr_0[10] => wr_burst_addr.DATAB
write_addr_0[11] => wr_burst_addr.DATAB
write_addr_0[12] => wr_burst_addr.DATAB
write_addr_0[13] => wr_burst_addr.DATAB
write_addr_0[14] => wr_burst_addr.DATAB
write_addr_0[15] => wr_burst_addr.DATAB
write_addr_0[16] => wr_burst_addr.DATAB
write_addr_0[17] => wr_burst_addr.DATAB
write_addr_0[18] => wr_burst_addr.DATAB
write_addr_0[19] => wr_burst_addr.DATAB
write_addr_0[20] => wr_burst_addr.DATAB
write_addr_0[21] => wr_burst_addr.DATAB
write_addr_0[22] => wr_burst_addr.DATAB
write_addr_0[23] => wr_burst_addr.DATAB
write_addr_1[0] => wr_burst_addr.DATAB
write_addr_1[1] => wr_burst_addr.DATAB
write_addr_1[2] => wr_burst_addr.DATAB
write_addr_1[3] => wr_burst_addr.DATAB
write_addr_1[4] => wr_burst_addr.DATAB
write_addr_1[5] => wr_burst_addr.DATAB
write_addr_1[6] => wr_burst_addr.DATAB
write_addr_1[7] => wr_burst_addr.DATAB
write_addr_1[8] => wr_burst_addr.DATAB
write_addr_1[9] => wr_burst_addr.DATAB
write_addr_1[10] => wr_burst_addr.DATAB
write_addr_1[11] => wr_burst_addr.DATAB
write_addr_1[12] => wr_burst_addr.DATAB
write_addr_1[13] => wr_burst_addr.DATAB
write_addr_1[14] => wr_burst_addr.DATAB
write_addr_1[15] => wr_burst_addr.DATAB
write_addr_1[16] => wr_burst_addr.DATAB
write_addr_1[17] => wr_burst_addr.DATAB
write_addr_1[18] => wr_burst_addr.DATAB
write_addr_1[19] => wr_burst_addr.DATAB
write_addr_1[20] => wr_burst_addr.DATAB
write_addr_1[21] => wr_burst_addr.DATAB
write_addr_1[22] => wr_burst_addr.DATAB
write_addr_1[23] => wr_burst_addr.DATAB
write_addr_2[0] => wr_burst_addr.DATAB
write_addr_2[1] => wr_burst_addr.DATAB
write_addr_2[2] => wr_burst_addr.DATAB
write_addr_2[3] => wr_burst_addr.DATAB
write_addr_2[4] => wr_burst_addr.DATAB
write_addr_2[5] => wr_burst_addr.DATAB
write_addr_2[6] => wr_burst_addr.DATAB
write_addr_2[7] => wr_burst_addr.DATAB
write_addr_2[8] => wr_burst_addr.DATAB
write_addr_2[9] => wr_burst_addr.DATAB
write_addr_2[10] => wr_burst_addr.DATAB
write_addr_2[11] => wr_burst_addr.DATAB
write_addr_2[12] => wr_burst_addr.DATAB
write_addr_2[13] => wr_burst_addr.DATAB
write_addr_2[14] => wr_burst_addr.DATAB
write_addr_2[15] => wr_burst_addr.DATAB
write_addr_2[16] => wr_burst_addr.DATAB
write_addr_2[17] => wr_burst_addr.DATAB
write_addr_2[18] => wr_burst_addr.DATAB
write_addr_2[19] => wr_burst_addr.DATAB
write_addr_2[20] => wr_burst_addr.DATAB
write_addr_2[21] => wr_burst_addr.DATAB
write_addr_2[22] => wr_burst_addr.DATAB
write_addr_2[23] => wr_burst_addr.DATAB
write_addr_3[0] => wr_burst_addr.DATAB
write_addr_3[1] => wr_burst_addr.DATAB
write_addr_3[2] => wr_burst_addr.DATAB
write_addr_3[3] => wr_burst_addr.DATAB
write_addr_3[4] => wr_burst_addr.DATAB
write_addr_3[5] => wr_burst_addr.DATAB
write_addr_3[6] => wr_burst_addr.DATAB
write_addr_3[7] => wr_burst_addr.DATAB
write_addr_3[8] => wr_burst_addr.DATAB
write_addr_3[9] => wr_burst_addr.DATAB
write_addr_3[10] => wr_burst_addr.DATAB
write_addr_3[11] => wr_burst_addr.DATAB
write_addr_3[12] => wr_burst_addr.DATAB
write_addr_3[13] => wr_burst_addr.DATAB
write_addr_3[14] => wr_burst_addr.DATAB
write_addr_3[15] => wr_burst_addr.DATAB
write_addr_3[16] => wr_burst_addr.DATAB
write_addr_3[17] => wr_burst_addr.DATAB
write_addr_3[18] => wr_burst_addr.DATAB
write_addr_3[19] => wr_burst_addr.DATAB
write_addr_3[20] => wr_burst_addr.DATAB
write_addr_3[21] => wr_burst_addr.DATAB
write_addr_3[22] => wr_burst_addr.DATAB
write_addr_3[23] => wr_burst_addr.DATAB
write_addr_index[0] => write_addr_index_d0[0].DATAIN
write_addr_index[1] => write_addr_index_d0[1].DATAIN
write_len[0] => write_len_d0[0].DATAIN
write_len[1] => write_len_d0[1].DATAIN
write_len[2] => write_len_d0[2].DATAIN
write_len[3] => write_len_d0[3].DATAIN
write_len[4] => write_len_d0[4].DATAIN
write_len[5] => write_len_d0[5].DATAIN
write_len[6] => write_len_d0[6].DATAIN
write_len[7] => write_len_d0[7].DATAIN
write_len[8] => write_len_d0[8].DATAIN
write_len[9] => write_len_d0[9].DATAIN
write_len[10] => write_len_d0[10].DATAIN
write_len[11] => write_len_d0[11].DATAIN
write_len[12] => write_len_d0[12].DATAIN
write_len[13] => write_len_d0[13].DATAIN
write_len[14] => write_len_d0[14].DATAIN
write_len[15] => write_len_d0[15].DATAIN
write_len[16] => write_len_d0[16].DATAIN
write_len[17] => write_len_d0[17].DATAIN
write_len[18] => write_len_d0[18].DATAIN
write_len[19] => write_len_d0[19].DATAIN
write_len[20] => write_len_d0[20].DATAIN
write_len[21] => write_len_d0[21].DATAIN
write_len[22] => write_len_d0[22].DATAIN
write_len[23] => write_len_d0[23].DATAIN
fifo_aclr <= fifo_aclr~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[0] => LessThan0.IN32
rdusedw[1] => LessThan0.IN31
rdusedw[2] => LessThan0.IN30
rdusedw[3] => LessThan0.IN29
rdusedw[4] => LessThan0.IN28
rdusedw[5] => LessThan0.IN27
rdusedw[6] => LessThan0.IN26
rdusedw[7] => LessThan0.IN25
rdusedw[8] => LessThan0.IN24
rdusedw[9] => LessThan0.IN23
rdusedw[10] => LessThan0.IN22
rdusedw[11] => LessThan0.IN21
rdusedw[12] => LessThan0.IN20
rdusedw[13] => LessThan0.IN19
rdusedw[14] => LessThan0.IN18
rdusedw[15] => LessThan0.IN17


|top|frame_read_write:frame_read_write_m0|afifo_16_512:read_buf
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
wrfull <= dcfifo:dcfifo_component.wrfull
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw


|top|frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component
data[0] => dcfifo_7ql1:auto_generated.data[0]
data[1] => dcfifo_7ql1:auto_generated.data[1]
data[2] => dcfifo_7ql1:auto_generated.data[2]
data[3] => dcfifo_7ql1:auto_generated.data[3]
data[4] => dcfifo_7ql1:auto_generated.data[4]
data[5] => dcfifo_7ql1:auto_generated.data[5]
data[6] => dcfifo_7ql1:auto_generated.data[6]
data[7] => dcfifo_7ql1:auto_generated.data[7]
data[8] => dcfifo_7ql1:auto_generated.data[8]
data[9] => dcfifo_7ql1:auto_generated.data[9]
data[10] => dcfifo_7ql1:auto_generated.data[10]
data[11] => dcfifo_7ql1:auto_generated.data[11]
data[12] => dcfifo_7ql1:auto_generated.data[12]
data[13] => dcfifo_7ql1:auto_generated.data[13]
data[14] => dcfifo_7ql1:auto_generated.data[14]
data[15] => dcfifo_7ql1:auto_generated.data[15]
q[0] <= dcfifo_7ql1:auto_generated.q[0]
q[1] <= dcfifo_7ql1:auto_generated.q[1]
q[2] <= dcfifo_7ql1:auto_generated.q[2]
q[3] <= dcfifo_7ql1:auto_generated.q[3]
q[4] <= dcfifo_7ql1:auto_generated.q[4]
q[5] <= dcfifo_7ql1:auto_generated.q[5]
q[6] <= dcfifo_7ql1:auto_generated.q[6]
q[7] <= dcfifo_7ql1:auto_generated.q[7]
q[8] <= dcfifo_7ql1:auto_generated.q[8]
q[9] <= dcfifo_7ql1:auto_generated.q[9]
q[10] <= dcfifo_7ql1:auto_generated.q[10]
q[11] <= dcfifo_7ql1:auto_generated.q[11]
q[12] <= dcfifo_7ql1:auto_generated.q[12]
q[13] <= dcfifo_7ql1:auto_generated.q[13]
q[14] <= dcfifo_7ql1:auto_generated.q[14]
q[15] <= dcfifo_7ql1:auto_generated.q[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_7ql1:auto_generated.rdclk
rdreq => dcfifo_7ql1:auto_generated.rdreq
wrclk => dcfifo_7ql1:auto_generated.wrclk
wrreq => dcfifo_7ql1:auto_generated.wrreq
aclr => dcfifo_7ql1:auto_generated.aclr
rdempty <= dcfifo_7ql1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_7ql1:auto_generated.wrfull
rdusedw[0] <= dcfifo_7ql1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_7ql1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_7ql1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_7ql1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_7ql1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_7ql1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_7ql1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_7ql1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_7ql1:auto_generated.rdusedw[8]
wrusedw[0] <= dcfifo_7ql1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_7ql1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_7ql1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_7ql1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_7ql1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_7ql1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_7ql1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_7ql1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_7ql1:auto_generated.wrusedw[8]


|top|frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated
aclr => a_graycounter_577:rdptr_g1p.aclr
aclr => a_graycounter_1lc:wrptr_g1p.aclr
aclr => altsyncram_ov61:fifo_ram.aclr1
aclr => delayed_wrptr_g[9].IN0
aclr => rdptr_g[9].IN0
aclr => wrptr_g[9].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_ov61:fifo_ram.data_a[0]
data[1] => altsyncram_ov61:fifo_ram.data_a[1]
data[2] => altsyncram_ov61:fifo_ram.data_a[2]
data[3] => altsyncram_ov61:fifo_ram.data_a[3]
data[4] => altsyncram_ov61:fifo_ram.data_a[4]
data[5] => altsyncram_ov61:fifo_ram.data_a[5]
data[6] => altsyncram_ov61:fifo_ram.data_a[6]
data[7] => altsyncram_ov61:fifo_ram.data_a[7]
data[8] => altsyncram_ov61:fifo_ram.data_a[8]
data[9] => altsyncram_ov61:fifo_ram.data_a[9]
data[10] => altsyncram_ov61:fifo_ram.data_a[10]
data[11] => altsyncram_ov61:fifo_ram.data_a[11]
data[12] => altsyncram_ov61:fifo_ram.data_a[12]
data[13] => altsyncram_ov61:fifo_ram.data_a[13]
data[14] => altsyncram_ov61:fifo_ram.data_a[14]
data[15] => altsyncram_ov61:fifo_ram.data_a[15]
q[0] <= altsyncram_ov61:fifo_ram.q_b[0]
q[1] <= altsyncram_ov61:fifo_ram.q_b[1]
q[2] <= altsyncram_ov61:fifo_ram.q_b[2]
q[3] <= altsyncram_ov61:fifo_ram.q_b[3]
q[4] <= altsyncram_ov61:fifo_ram.q_b[4]
q[5] <= altsyncram_ov61:fifo_ram.q_b[5]
q[6] <= altsyncram_ov61:fifo_ram.q_b[6]
q[7] <= altsyncram_ov61:fifo_ram.q_b[7]
q[8] <= altsyncram_ov61:fifo_ram.q_b[8]
q[9] <= altsyncram_ov61:fifo_ram.q_b[9]
q[10] <= altsyncram_ov61:fifo_ram.q_b[10]
q[11] <= altsyncram_ov61:fifo_ram.q_b[11]
q[12] <= altsyncram_ov61:fifo_ram.q_b[12]
q[13] <= altsyncram_ov61:fifo_ram.q_b[13]
q[14] <= altsyncram_ov61:fifo_ram.q_b[14]
q[15] <= altsyncram_ov61:fifo_ram.q_b[15]
rdclk => a_graycounter_577:rdptr_g1p.clock
rdclk => altsyncram_ov61:fifo_ram.clock1
rdclk => dffpipe_oe9:rs_brp.clock
rdclk => dffpipe_oe9:rs_bwp.clock
rdclk => alt_synch_pipe_8pl:rs_dgwp.clock
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_1lc:wrptr_g1p.clock
wrclk => altsyncram_ov61:fifo_ram.clock0
wrclk => dffpipe_oe9:ws_brp.clock
wrclk => dffpipe_oe9:ws_bwp.clock
wrclk => alt_synch_pipe_9pl:ws_dgrp.clock
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|top|frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|top|frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|a_gray2bin_6ib:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|top|frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|top|frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|top|frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|a_graycounter_577:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[2].IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE


|top|frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|a_graycounter_1lc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE


|top|frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|altsyncram_ov61:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[8] => ram_block11a8.PORTAADDR8
address_a[8] => ram_block11a9.PORTAADDR8
address_a[8] => ram_block11a10.PORTAADDR8
address_a[8] => ram_block11a11.PORTAADDR8
address_a[8] => ram_block11a12.PORTAADDR8
address_a[8] => ram_block11a13.PORTAADDR8
address_a[8] => ram_block11a14.PORTAADDR8
address_a[8] => ram_block11a15.PORTAADDR8
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[8] => ram_block11a8.PORTBADDR8
address_b[8] => ram_block11a9.PORTBADDR8
address_b[8] => ram_block11a10.PORTBADDR8
address_b[8] => ram_block11a11.PORTBADDR8
address_b[8] => ram_block11a12.PORTBADDR8
address_b[8] => ram_block11a13.PORTBADDR8
address_b[8] => ram_block11a14.PORTBADDR8
address_b[8] => ram_block11a15.PORTBADDR8
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0


|top|frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|dffpipe_oe9:rs_brp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|top|frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|dffpipe_oe9:rs_bwp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|top|frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_8pl:rs_dgwp
clock => dffpipe_pe9:dffpipe13.clock
clrn => dffpipe_pe9:dffpipe13.clrn
d[0] => dffpipe_pe9:dffpipe13.d[0]
d[1] => dffpipe_pe9:dffpipe13.d[1]
d[2] => dffpipe_pe9:dffpipe13.d[2]
d[3] => dffpipe_pe9:dffpipe13.d[3]
d[4] => dffpipe_pe9:dffpipe13.d[4]
d[5] => dffpipe_pe9:dffpipe13.d[5]
d[6] => dffpipe_pe9:dffpipe13.d[6]
d[7] => dffpipe_pe9:dffpipe13.d[7]
d[8] => dffpipe_pe9:dffpipe13.d[8]
d[9] => dffpipe_pe9:dffpipe13.d[9]
q[0] <= dffpipe_pe9:dffpipe13.q[0]
q[1] <= dffpipe_pe9:dffpipe13.q[1]
q[2] <= dffpipe_pe9:dffpipe13.q[2]
q[3] <= dffpipe_pe9:dffpipe13.q[3]
q[4] <= dffpipe_pe9:dffpipe13.q[4]
q[5] <= dffpipe_pe9:dffpipe13.q[5]
q[6] <= dffpipe_pe9:dffpipe13.q[6]
q[7] <= dffpipe_pe9:dffpipe13.q[7]
q[8] <= dffpipe_pe9:dffpipe13.q[8]
q[9] <= dffpipe_pe9:dffpipe13.q[9]


|top|frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13
clock => dffe14a[9].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clock => dffe15a[9].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe14a[9].ACLR
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
clrn => dffe15a[9].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe14a[0].IN0
d[1] => dffe14a[1].IN0
d[2] => dffe14a[2].IN0
d[3] => dffe14a[3].IN0
d[4] => dffe14a[4].IN0
d[5] => dffe14a[5].IN0
d[6] => dffe14a[6].IN0
d[7] => dffe14a[7].IN0
d[8] => dffe14a[8].IN0
d[9] => dffe14a[9].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe15a[9].DB_MAX_OUTPUT_PORT_TYPE


|top|frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|dffpipe_oe9:ws_brp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|top|frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|dffpipe_oe9:ws_bwp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|top|frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_9pl:ws_dgrp
clock => dffpipe_qe9:dffpipe16.clock
clrn => dffpipe_qe9:dffpipe16.clrn
d[0] => dffpipe_qe9:dffpipe16.d[0]
d[1] => dffpipe_qe9:dffpipe16.d[1]
d[2] => dffpipe_qe9:dffpipe16.d[2]
d[3] => dffpipe_qe9:dffpipe16.d[3]
d[4] => dffpipe_qe9:dffpipe16.d[4]
d[5] => dffpipe_qe9:dffpipe16.d[5]
d[6] => dffpipe_qe9:dffpipe16.d[6]
d[7] => dffpipe_qe9:dffpipe16.d[7]
d[8] => dffpipe_qe9:dffpipe16.d[8]
d[9] => dffpipe_qe9:dffpipe16.d[9]
q[0] <= dffpipe_qe9:dffpipe16.q[0]
q[1] <= dffpipe_qe9:dffpipe16.q[1]
q[2] <= dffpipe_qe9:dffpipe16.q[2]
q[3] <= dffpipe_qe9:dffpipe16.q[3]
q[4] <= dffpipe_qe9:dffpipe16.q[4]
q[5] <= dffpipe_qe9:dffpipe16.q[5]
q[6] <= dffpipe_qe9:dffpipe16.q[6]
q[7] <= dffpipe_qe9:dffpipe16.q[7]
q[8] <= dffpipe_qe9:dffpipe16.q[8]
q[9] <= dffpipe_qe9:dffpipe16.q[9]


|top|frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clock => dffe18a[9].CLK
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
clrn => dffe18a[9].ACLR
clrn => dffe18a[8].ACLR
clrn => dffe18a[7].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
d[9] => dffe17a[9].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe18a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe18a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe18a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe18a[9].DB_MAX_OUTPUT_PORT_TYPE


|top|frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|cmpr_n76:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|top|frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|cmpr_n76:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|top|frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0
rst => read_req_ack~reg0.ACLR
rst => rd_burst_len[0]~reg0.ACLR
rst => rd_burst_len[1]~reg0.ACLR
rst => rd_burst_len[2]~reg0.ACLR
rst => rd_burst_len[3]~reg0.ACLR
rst => rd_burst_len[4]~reg0.ACLR
rst => rd_burst_len[5]~reg0.ACLR
rst => rd_burst_len[6]~reg0.ACLR
rst => rd_burst_len[7]~reg0.ACLR
rst => rd_burst_len[8]~reg0.ACLR
rst => rd_burst_len[9]~reg0.ACLR
rst => fifo_aclr~reg0.ACLR
rst => read_cnt[0].ACLR
rst => read_cnt[1].ACLR
rst => read_cnt[2].ACLR
rst => read_cnt[3].ACLR
rst => read_cnt[4].ACLR
rst => read_cnt[5].ACLR
rst => read_cnt[6].ACLR
rst => read_cnt[7].ACLR
rst => read_cnt[8].ACLR
rst => read_cnt[9].ACLR
rst => read_cnt[10].ACLR
rst => read_cnt[11].ACLR
rst => read_cnt[12].ACLR
rst => read_cnt[13].ACLR
rst => read_cnt[14].ACLR
rst => read_cnt[15].ACLR
rst => read_cnt[16].ACLR
rst => read_cnt[17].ACLR
rst => read_cnt[18].ACLR
rst => read_cnt[19].ACLR
rst => read_cnt[20].ACLR
rst => read_cnt[21].ACLR
rst => read_cnt[22].ACLR
rst => read_cnt[23].ACLR
rst => rd_burst_req~reg0.ACLR
rst => rd_burst_addr[0]~reg0.ACLR
rst => rd_burst_addr[1]~reg0.ACLR
rst => rd_burst_addr[2]~reg0.ACLR
rst => rd_burst_addr[3]~reg0.ACLR
rst => rd_burst_addr[4]~reg0.ACLR
rst => rd_burst_addr[5]~reg0.ACLR
rst => rd_burst_addr[6]~reg0.ACLR
rst => rd_burst_addr[7]~reg0.ACLR
rst => rd_burst_addr[8]~reg0.ACLR
rst => rd_burst_addr[9]~reg0.ACLR
rst => rd_burst_addr[10]~reg0.ACLR
rst => rd_burst_addr[11]~reg0.ACLR
rst => rd_burst_addr[12]~reg0.ACLR
rst => rd_burst_addr[13]~reg0.ACLR
rst => rd_burst_addr[14]~reg0.ACLR
rst => rd_burst_addr[15]~reg0.ACLR
rst => rd_burst_addr[16]~reg0.ACLR
rst => rd_burst_addr[17]~reg0.ACLR
rst => rd_burst_addr[18]~reg0.ACLR
rst => rd_burst_addr[19]~reg0.ACLR
rst => rd_burst_addr[20]~reg0.ACLR
rst => rd_burst_addr[21]~reg0.ACLR
rst => rd_burst_addr[22]~reg0.ACLR
rst => rd_burst_addr[23]~reg0.ACLR
rst => read_len_latch[0].ACLR
rst => read_len_latch[1].ACLR
rst => read_len_latch[2].ACLR
rst => read_len_latch[3].ACLR
rst => read_len_latch[4].ACLR
rst => read_len_latch[5].ACLR
rst => read_len_latch[6].ACLR
rst => read_len_latch[7].ACLR
rst => read_len_latch[8].ACLR
rst => read_len_latch[9].ACLR
rst => read_len_latch[10].ACLR
rst => read_len_latch[11].ACLR
rst => read_len_latch[12].ACLR
rst => read_len_latch[13].ACLR
rst => read_len_latch[14].ACLR
rst => read_len_latch[15].ACLR
rst => read_len_latch[16].ACLR
rst => read_len_latch[17].ACLR
rst => read_len_latch[18].ACLR
rst => read_len_latch[19].ACLR
rst => read_len_latch[20].ACLR
rst => read_len_latch[21].ACLR
rst => read_len_latch[22].ACLR
rst => read_len_latch[23].ACLR
rst => read_addr_index_d1[0].ACLR
rst => read_addr_index_d1[1].ACLR
rst => read_addr_index_d0[0].ACLR
rst => read_addr_index_d0[1].ACLR
rst => read_len_d1[0].ACLR
rst => read_len_d1[1].ACLR
rst => read_len_d1[2].ACLR
rst => read_len_d1[3].ACLR
rst => read_len_d1[4].ACLR
rst => read_len_d1[5].ACLR
rst => read_len_d1[6].ACLR
rst => read_len_d1[7].ACLR
rst => read_len_d1[8].ACLR
rst => read_len_d1[9].ACLR
rst => read_len_d1[10].ACLR
rst => read_len_d1[11].ACLR
rst => read_len_d1[12].ACLR
rst => read_len_d1[13].ACLR
rst => read_len_d1[14].ACLR
rst => read_len_d1[15].ACLR
rst => read_len_d1[16].ACLR
rst => read_len_d1[17].ACLR
rst => read_len_d1[18].ACLR
rst => read_len_d1[19].ACLR
rst => read_len_d1[20].ACLR
rst => read_len_d1[21].ACLR
rst => read_len_d1[22].ACLR
rst => read_len_d1[23].ACLR
rst => read_len_d0[0].ACLR
rst => read_len_d0[1].ACLR
rst => read_len_d0[2].ACLR
rst => read_len_d0[3].ACLR
rst => read_len_d0[4].ACLR
rst => read_len_d0[5].ACLR
rst => read_len_d0[6].ACLR
rst => read_len_d0[7].ACLR
rst => read_len_d0[8].ACLR
rst => read_len_d0[9].ACLR
rst => read_len_d0[10].ACLR
rst => read_len_d0[11].ACLR
rst => read_len_d0[12].ACLR
rst => read_len_d0[13].ACLR
rst => read_len_d0[14].ACLR
rst => read_len_d0[15].ACLR
rst => read_len_d0[16].ACLR
rst => read_len_d0[17].ACLR
rst => read_len_d0[18].ACLR
rst => read_len_d0[19].ACLR
rst => read_len_d0[20].ACLR
rst => read_len_d0[21].ACLR
rst => read_len_d0[22].ACLR
rst => read_len_d0[23].ACLR
rst => read_req_d2.ACLR
rst => read_req_d1.ACLR
rst => read_req_d0.ACLR
rst => state~8.DATAIN
mem_clk => read_req_ack~reg0.CLK
mem_clk => rd_burst_len[0]~reg0.CLK
mem_clk => rd_burst_len[1]~reg0.CLK
mem_clk => rd_burst_len[2]~reg0.CLK
mem_clk => rd_burst_len[3]~reg0.CLK
mem_clk => rd_burst_len[4]~reg0.CLK
mem_clk => rd_burst_len[5]~reg0.CLK
mem_clk => rd_burst_len[6]~reg0.CLK
mem_clk => rd_burst_len[7]~reg0.CLK
mem_clk => rd_burst_len[8]~reg0.CLK
mem_clk => rd_burst_len[9]~reg0.CLK
mem_clk => fifo_aclr~reg0.CLK
mem_clk => read_cnt[0].CLK
mem_clk => read_cnt[1].CLK
mem_clk => read_cnt[2].CLK
mem_clk => read_cnt[3].CLK
mem_clk => read_cnt[4].CLK
mem_clk => read_cnt[5].CLK
mem_clk => read_cnt[6].CLK
mem_clk => read_cnt[7].CLK
mem_clk => read_cnt[8].CLK
mem_clk => read_cnt[9].CLK
mem_clk => read_cnt[10].CLK
mem_clk => read_cnt[11].CLK
mem_clk => read_cnt[12].CLK
mem_clk => read_cnt[13].CLK
mem_clk => read_cnt[14].CLK
mem_clk => read_cnt[15].CLK
mem_clk => read_cnt[16].CLK
mem_clk => read_cnt[17].CLK
mem_clk => read_cnt[18].CLK
mem_clk => read_cnt[19].CLK
mem_clk => read_cnt[20].CLK
mem_clk => read_cnt[21].CLK
mem_clk => read_cnt[22].CLK
mem_clk => read_cnt[23].CLK
mem_clk => rd_burst_req~reg0.CLK
mem_clk => rd_burst_addr[0]~reg0.CLK
mem_clk => rd_burst_addr[1]~reg0.CLK
mem_clk => rd_burst_addr[2]~reg0.CLK
mem_clk => rd_burst_addr[3]~reg0.CLK
mem_clk => rd_burst_addr[4]~reg0.CLK
mem_clk => rd_burst_addr[5]~reg0.CLK
mem_clk => rd_burst_addr[6]~reg0.CLK
mem_clk => rd_burst_addr[7]~reg0.CLK
mem_clk => rd_burst_addr[8]~reg0.CLK
mem_clk => rd_burst_addr[9]~reg0.CLK
mem_clk => rd_burst_addr[10]~reg0.CLK
mem_clk => rd_burst_addr[11]~reg0.CLK
mem_clk => rd_burst_addr[12]~reg0.CLK
mem_clk => rd_burst_addr[13]~reg0.CLK
mem_clk => rd_burst_addr[14]~reg0.CLK
mem_clk => rd_burst_addr[15]~reg0.CLK
mem_clk => rd_burst_addr[16]~reg0.CLK
mem_clk => rd_burst_addr[17]~reg0.CLK
mem_clk => rd_burst_addr[18]~reg0.CLK
mem_clk => rd_burst_addr[19]~reg0.CLK
mem_clk => rd_burst_addr[20]~reg0.CLK
mem_clk => rd_burst_addr[21]~reg0.CLK
mem_clk => rd_burst_addr[22]~reg0.CLK
mem_clk => rd_burst_addr[23]~reg0.CLK
mem_clk => read_len_latch[0].CLK
mem_clk => read_len_latch[1].CLK
mem_clk => read_len_latch[2].CLK
mem_clk => read_len_latch[3].CLK
mem_clk => read_len_latch[4].CLK
mem_clk => read_len_latch[5].CLK
mem_clk => read_len_latch[6].CLK
mem_clk => read_len_latch[7].CLK
mem_clk => read_len_latch[8].CLK
mem_clk => read_len_latch[9].CLK
mem_clk => read_len_latch[10].CLK
mem_clk => read_len_latch[11].CLK
mem_clk => read_len_latch[12].CLK
mem_clk => read_len_latch[13].CLK
mem_clk => read_len_latch[14].CLK
mem_clk => read_len_latch[15].CLK
mem_clk => read_len_latch[16].CLK
mem_clk => read_len_latch[17].CLK
mem_clk => read_len_latch[18].CLK
mem_clk => read_len_latch[19].CLK
mem_clk => read_len_latch[20].CLK
mem_clk => read_len_latch[21].CLK
mem_clk => read_len_latch[22].CLK
mem_clk => read_len_latch[23].CLK
mem_clk => read_addr_index_d1[0].CLK
mem_clk => read_addr_index_d1[1].CLK
mem_clk => read_addr_index_d0[0].CLK
mem_clk => read_addr_index_d0[1].CLK
mem_clk => read_len_d1[0].CLK
mem_clk => read_len_d1[1].CLK
mem_clk => read_len_d1[2].CLK
mem_clk => read_len_d1[3].CLK
mem_clk => read_len_d1[4].CLK
mem_clk => read_len_d1[5].CLK
mem_clk => read_len_d1[6].CLK
mem_clk => read_len_d1[7].CLK
mem_clk => read_len_d1[8].CLK
mem_clk => read_len_d1[9].CLK
mem_clk => read_len_d1[10].CLK
mem_clk => read_len_d1[11].CLK
mem_clk => read_len_d1[12].CLK
mem_clk => read_len_d1[13].CLK
mem_clk => read_len_d1[14].CLK
mem_clk => read_len_d1[15].CLK
mem_clk => read_len_d1[16].CLK
mem_clk => read_len_d1[17].CLK
mem_clk => read_len_d1[18].CLK
mem_clk => read_len_d1[19].CLK
mem_clk => read_len_d1[20].CLK
mem_clk => read_len_d1[21].CLK
mem_clk => read_len_d1[22].CLK
mem_clk => read_len_d1[23].CLK
mem_clk => read_len_d0[0].CLK
mem_clk => read_len_d0[1].CLK
mem_clk => read_len_d0[2].CLK
mem_clk => read_len_d0[3].CLK
mem_clk => read_len_d0[4].CLK
mem_clk => read_len_d0[5].CLK
mem_clk => read_len_d0[6].CLK
mem_clk => read_len_d0[7].CLK
mem_clk => read_len_d0[8].CLK
mem_clk => read_len_d0[9].CLK
mem_clk => read_len_d0[10].CLK
mem_clk => read_len_d0[11].CLK
mem_clk => read_len_d0[12].CLK
mem_clk => read_len_d0[13].CLK
mem_clk => read_len_d0[14].CLK
mem_clk => read_len_d0[15].CLK
mem_clk => read_len_d0[16].CLK
mem_clk => read_len_d0[17].CLK
mem_clk => read_len_d0[18].CLK
mem_clk => read_len_d0[19].CLK
mem_clk => read_len_d0[20].CLK
mem_clk => read_len_d0[21].CLK
mem_clk => read_len_d0[22].CLK
mem_clk => read_len_d0[23].CLK
mem_clk => read_req_d2.CLK
mem_clk => read_req_d1.CLK
mem_clk => read_req_d0.CLK
mem_clk => state~6.DATAIN
rd_burst_req <= rd_burst_req~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_len[0] <= rd_burst_len[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_len[1] <= rd_burst_len[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_len[2] <= rd_burst_len[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_len[3] <= rd_burst_len[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_len[4] <= rd_burst_len[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_len[5] <= rd_burst_len[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_len[6] <= rd_burst_len[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_len[7] <= rd_burst_len[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_len[8] <= rd_burst_len[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_len[9] <= rd_burst_len[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[0] <= rd_burst_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[1] <= rd_burst_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[2] <= rd_burst_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[3] <= rd_burst_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[4] <= rd_burst_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[5] <= rd_burst_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[6] <= rd_burst_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[7] <= rd_burst_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[8] <= rd_burst_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[9] <= rd_burst_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[10] <= rd_burst_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[11] <= rd_burst_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[12] <= rd_burst_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[13] <= rd_burst_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[14] <= rd_burst_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[15] <= rd_burst_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[16] <= rd_burst_addr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[17] <= rd_burst_addr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[18] <= rd_burst_addr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[19] <= rd_burst_addr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[20] <= rd_burst_addr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[21] <= rd_burst_addr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[22] <= rd_burst_addr[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[23] <= rd_burst_addr[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_data_valid => rd_burst_req.OUTPUTSELECT
rd_burst_finish => state.OUTPUTSELECT
rd_burst_finish => state.OUTPUTSELECT
rd_burst_finish => state.OUTPUTSELECT
rd_burst_finish => state.OUTPUTSELECT
rd_burst_finish => state.OUTPUTSELECT
rd_burst_finish => state.OUTPUTSELECT
rd_burst_finish => read_cnt.OUTPUTSELECT
rd_burst_finish => read_cnt.OUTPUTSELECT
rd_burst_finish => read_cnt.OUTPUTSELECT
rd_burst_finish => read_cnt.OUTPUTSELECT
rd_burst_finish => read_cnt.OUTPUTSELECT
rd_burst_finish => read_cnt.OUTPUTSELECT
rd_burst_finish => read_cnt.OUTPUTSELECT
rd_burst_finish => read_cnt.OUTPUTSELECT
rd_burst_finish => read_cnt.OUTPUTSELECT
rd_burst_finish => read_cnt.OUTPUTSELECT
rd_burst_finish => read_cnt.OUTPUTSELECT
rd_burst_finish => read_cnt.OUTPUTSELECT
rd_burst_finish => read_cnt.OUTPUTSELECT
rd_burst_finish => read_cnt.OUTPUTSELECT
rd_burst_finish => read_cnt.OUTPUTSELECT
rd_burst_finish => read_cnt.OUTPUTSELECT
rd_burst_finish => rd_burst_addr.OUTPUTSELECT
rd_burst_finish => rd_burst_addr.OUTPUTSELECT
rd_burst_finish => rd_burst_addr.OUTPUTSELECT
rd_burst_finish => rd_burst_addr.OUTPUTSELECT
rd_burst_finish => rd_burst_addr.OUTPUTSELECT
rd_burst_finish => rd_burst_addr.OUTPUTSELECT
rd_burst_finish => rd_burst_addr.OUTPUTSELECT
rd_burst_finish => rd_burst_addr.OUTPUTSELECT
rd_burst_finish => rd_burst_addr.OUTPUTSELECT
rd_burst_finish => rd_burst_addr.OUTPUTSELECT
rd_burst_finish => rd_burst_addr.OUTPUTSELECT
rd_burst_finish => rd_burst_addr.OUTPUTSELECT
rd_burst_finish => rd_burst_addr.OUTPUTSELECT
rd_burst_finish => rd_burst_addr.OUTPUTSELECT
rd_burst_finish => rd_burst_addr.OUTPUTSELECT
rd_burst_finish => rd_burst_addr.OUTPUTSELECT
read_req => read_req_d0.DATAIN
read_req_ack <= read_req_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_finish <= read_finish.DB_MAX_OUTPUT_PORT_TYPE
read_addr_0[0] => rd_burst_addr.DATAB
read_addr_0[1] => rd_burst_addr.DATAB
read_addr_0[2] => rd_burst_addr.DATAB
read_addr_0[3] => rd_burst_addr.DATAB
read_addr_0[4] => rd_burst_addr.DATAB
read_addr_0[5] => rd_burst_addr.DATAB
read_addr_0[6] => rd_burst_addr.DATAB
read_addr_0[7] => rd_burst_addr.DATAB
read_addr_0[8] => rd_burst_addr.DATAB
read_addr_0[9] => rd_burst_addr.DATAB
read_addr_0[10] => rd_burst_addr.DATAB
read_addr_0[11] => rd_burst_addr.DATAB
read_addr_0[12] => rd_burst_addr.DATAB
read_addr_0[13] => rd_burst_addr.DATAB
read_addr_0[14] => rd_burst_addr.DATAB
read_addr_0[15] => rd_burst_addr.DATAB
read_addr_0[16] => rd_burst_addr.DATAB
read_addr_0[17] => rd_burst_addr.DATAB
read_addr_0[18] => rd_burst_addr.DATAB
read_addr_0[19] => rd_burst_addr.DATAB
read_addr_0[20] => rd_burst_addr.DATAB
read_addr_0[21] => rd_burst_addr.DATAB
read_addr_0[22] => rd_burst_addr.DATAB
read_addr_0[23] => rd_burst_addr.DATAB
read_addr_1[0] => rd_burst_addr.DATAB
read_addr_1[1] => rd_burst_addr.DATAB
read_addr_1[2] => rd_burst_addr.DATAB
read_addr_1[3] => rd_burst_addr.DATAB
read_addr_1[4] => rd_burst_addr.DATAB
read_addr_1[5] => rd_burst_addr.DATAB
read_addr_1[6] => rd_burst_addr.DATAB
read_addr_1[7] => rd_burst_addr.DATAB
read_addr_1[8] => rd_burst_addr.DATAB
read_addr_1[9] => rd_burst_addr.DATAB
read_addr_1[10] => rd_burst_addr.DATAB
read_addr_1[11] => rd_burst_addr.DATAB
read_addr_1[12] => rd_burst_addr.DATAB
read_addr_1[13] => rd_burst_addr.DATAB
read_addr_1[14] => rd_burst_addr.DATAB
read_addr_1[15] => rd_burst_addr.DATAB
read_addr_1[16] => rd_burst_addr.DATAB
read_addr_1[17] => rd_burst_addr.DATAB
read_addr_1[18] => rd_burst_addr.DATAB
read_addr_1[19] => rd_burst_addr.DATAB
read_addr_1[20] => rd_burst_addr.DATAB
read_addr_1[21] => rd_burst_addr.DATAB
read_addr_1[22] => rd_burst_addr.DATAB
read_addr_1[23] => rd_burst_addr.DATAB
read_addr_2[0] => rd_burst_addr.DATAB
read_addr_2[1] => rd_burst_addr.DATAB
read_addr_2[2] => rd_burst_addr.DATAB
read_addr_2[3] => rd_burst_addr.DATAB
read_addr_2[4] => rd_burst_addr.DATAB
read_addr_2[5] => rd_burst_addr.DATAB
read_addr_2[6] => rd_burst_addr.DATAB
read_addr_2[7] => rd_burst_addr.DATAB
read_addr_2[8] => rd_burst_addr.DATAB
read_addr_2[9] => rd_burst_addr.DATAB
read_addr_2[10] => rd_burst_addr.DATAB
read_addr_2[11] => rd_burst_addr.DATAB
read_addr_2[12] => rd_burst_addr.DATAB
read_addr_2[13] => rd_burst_addr.DATAB
read_addr_2[14] => rd_burst_addr.DATAB
read_addr_2[15] => rd_burst_addr.DATAB
read_addr_2[16] => rd_burst_addr.DATAB
read_addr_2[17] => rd_burst_addr.DATAB
read_addr_2[18] => rd_burst_addr.DATAB
read_addr_2[19] => rd_burst_addr.DATAB
read_addr_2[20] => rd_burst_addr.DATAB
read_addr_2[21] => rd_burst_addr.DATAB
read_addr_2[22] => rd_burst_addr.DATAB
read_addr_2[23] => rd_burst_addr.DATAB
read_addr_3[0] => rd_burst_addr.DATAB
read_addr_3[1] => rd_burst_addr.DATAB
read_addr_3[2] => rd_burst_addr.DATAB
read_addr_3[3] => rd_burst_addr.DATAB
read_addr_3[4] => rd_burst_addr.DATAB
read_addr_3[5] => rd_burst_addr.DATAB
read_addr_3[6] => rd_burst_addr.DATAB
read_addr_3[7] => rd_burst_addr.DATAB
read_addr_3[8] => rd_burst_addr.DATAB
read_addr_3[9] => rd_burst_addr.DATAB
read_addr_3[10] => rd_burst_addr.DATAB
read_addr_3[11] => rd_burst_addr.DATAB
read_addr_3[12] => rd_burst_addr.DATAB
read_addr_3[13] => rd_burst_addr.DATAB
read_addr_3[14] => rd_burst_addr.DATAB
read_addr_3[15] => rd_burst_addr.DATAB
read_addr_3[16] => rd_burst_addr.DATAB
read_addr_3[17] => rd_burst_addr.DATAB
read_addr_3[18] => rd_burst_addr.DATAB
read_addr_3[19] => rd_burst_addr.DATAB
read_addr_3[20] => rd_burst_addr.DATAB
read_addr_3[21] => rd_burst_addr.DATAB
read_addr_3[22] => rd_burst_addr.DATAB
read_addr_3[23] => rd_burst_addr.DATAB
read_addr_index[0] => read_addr_index_d0[0].DATAIN
read_addr_index[1] => read_addr_index_d0[1].DATAIN
read_len[0] => read_len_d0[0].DATAIN
read_len[1] => read_len_d0[1].DATAIN
read_len[2] => read_len_d0[2].DATAIN
read_len[3] => read_len_d0[3].DATAIN
read_len[4] => read_len_d0[4].DATAIN
read_len[5] => read_len_d0[5].DATAIN
read_len[6] => read_len_d0[6].DATAIN
read_len[7] => read_len_d0[7].DATAIN
read_len[8] => read_len_d0[8].DATAIN
read_len[9] => read_len_d0[9].DATAIN
read_len[10] => read_len_d0[10].DATAIN
read_len[11] => read_len_d0[11].DATAIN
read_len[12] => read_len_d0[12].DATAIN
read_len[13] => read_len_d0[13].DATAIN
read_len[14] => read_len_d0[14].DATAIN
read_len[15] => read_len_d0[15].DATAIN
read_len[16] => read_len_d0[16].DATAIN
read_len[17] => read_len_d0[17].DATAIN
read_len[18] => read_len_d0[18].DATAIN
read_len[19] => read_len_d0[19].DATAIN
read_len[20] => read_len_d0[20].DATAIN
read_len[21] => read_len_d0[21].DATAIN
read_len[22] => read_len_d0[22].DATAIN
read_len[23] => read_len_d0[23].DATAIN
fifo_aclr <= fifo_aclr~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[0] => LessThan0.IN32
wrusedw[1] => LessThan0.IN31
wrusedw[2] => LessThan0.IN30
wrusedw[3] => LessThan0.IN29
wrusedw[4] => LessThan0.IN28
wrusedw[5] => LessThan0.IN27
wrusedw[6] => LessThan0.IN26
wrusedw[7] => LessThan0.IN25
wrusedw[8] => LessThan0.IN24
wrusedw[9] => LessThan0.IN23
wrusedw[10] => LessThan0.IN22
wrusedw[11] => LessThan0.IN21
wrusedw[12] => LessThan0.IN20
wrusedw[13] => LessThan0.IN19
wrusedw[14] => LessThan0.IN18
wrusedw[15] => LessThan0.IN17


|top|sdram_core:sdram_core_m0
clk => sdram_addr_r[0].CLK
clk => sdram_addr_r[1].CLK
clk => sdram_addr_r[2].CLK
clk => sdram_addr_r[3].CLK
clk => sdram_addr_r[4].CLK
clk => sdram_addr_r[5].CLK
clk => sdram_addr_r[6].CLK
clk => sdram_addr_r[7].CLK
clk => sdram_addr_r[8].CLK
clk => sdram_addr_r[9].CLK
clk => sdram_addr_r[10].CLK
clk => sdram_addr_r[11].CLK
clk => sdram_addr_r[12].CLK
clk => sdram_ba_r[0].CLK
clk => sdram_ba_r[1].CLK
clk => we_n_r.CLK
clk => cas_n_r.CLK
clk => ras_n_r.CLK
clk => sdr_dq_in[0].CLK
clk => sdr_dq_in[1].CLK
clk => sdr_dq_in[2].CLK
clk => sdr_dq_in[3].CLK
clk => sdr_dq_in[4].CLK
clk => sdr_dq_in[5].CLK
clk => sdr_dq_in[6].CLK
clk => sdr_dq_in[7].CLK
clk => sdr_dq_in[8].CLK
clk => sdr_dq_in[9].CLK
clk => sdr_dq_in[10].CLK
clk => sdr_dq_in[11].CLK
clk => sdr_dq_in[12].CLK
clk => sdr_dq_in[13].CLK
clk => sdr_dq_in[14].CLK
clk => sdr_dq_in[15].CLK
clk => sdr_dq_oe.CLK
clk => sdr_dq_out[0].CLK
clk => sdr_dq_out[1].CLK
clk => sdr_dq_out[2].CLK
clk => sdr_dq_out[3].CLK
clk => sdr_dq_out[4].CLK
clk => sdr_dq_out[5].CLK
clk => sdr_dq_out[6].CLK
clk => sdr_dq_out[7].CLK
clk => sdr_dq_out[8].CLK
clk => sdr_dq_out[9].CLK
clk => sdr_dq_out[10].CLK
clk => sdr_dq_out[11].CLK
clk => sdr_dq_out[12].CLK
clk => sdr_dq_out[13].CLK
clk => sdr_dq_out[14].CLK
clk => sdr_dq_out[15].CLK
clk => cnt_clk_r[0].CLK
clk => cnt_clk_r[1].CLK
clk => cnt_clk_r[2].CLK
clk => cnt_clk_r[3].CLK
clk => cnt_clk_r[4].CLK
clk => cnt_clk_r[5].CLK
clk => cnt_clk_r[6].CLK
clk => cnt_clk_r[7].CLK
clk => cnt_clk_r[8].CLK
clk => read_flag.CLK
clk => sdram_ref_req.CLK
clk => cnt_7p5us[0].CLK
clk => cnt_7p5us[1].CLK
clk => cnt_7p5us[2].CLK
clk => cnt_7p5us[3].CLK
clk => cnt_7p5us[4].CLK
clk => cnt_7p5us[5].CLK
clk => cnt_7p5us[6].CLK
clk => cnt_7p5us[7].CLK
clk => cnt_7p5us[8].CLK
clk => cnt_7p5us[9].CLK
clk => cnt_7p5us[10].CLK
clk => cnt_200us[0].CLK
clk => cnt_200us[1].CLK
clk => cnt_200us[2].CLK
clk => cnt_200us[3].CLK
clk => cnt_200us[4].CLK
clk => cnt_200us[5].CLK
clk => cnt_200us[6].CLK
clk => cnt_200us[7].CLK
clk => cnt_200us[8].CLK
clk => cnt_200us[9].CLK
clk => cnt_200us[10].CLK
clk => cnt_200us[11].CLK
clk => cnt_200us[12].CLK
clk => cnt_200us[13].CLK
clk => cnt_200us[14].CLK
clk => rd_burst_data_valid_d1.CLK
clk => rd_burst_data_valid_d0.CLK
clk => wr_burst_data_req_d1.CLK
clk => wr_burst_data_req_d0.CLK
clk => state~2.DATAIN
rst => sdram_addr_r[0].PRESET
rst => sdram_addr_r[1].PRESET
rst => sdram_addr_r[2].PRESET
rst => sdram_addr_r[3].PRESET
rst => sdram_addr_r[4].PRESET
rst => sdram_addr_r[5].PRESET
rst => sdram_addr_r[6].PRESET
rst => sdram_addr_r[7].PRESET
rst => sdram_addr_r[8].PRESET
rst => sdram_addr_r[9].PRESET
rst => sdram_addr_r[10].PRESET
rst => sdram_addr_r[11].PRESET
rst => sdram_addr_r[12].PRESET
rst => sdram_ba_r[0].PRESET
rst => sdram_ba_r[1].PRESET
rst => we_n_r.PRESET
rst => cas_n_r.PRESET
rst => ras_n_r.PRESET
rst => sdr_dq_in[0].ACLR
rst => sdr_dq_in[1].ACLR
rst => sdr_dq_in[2].ACLR
rst => sdr_dq_in[3].ACLR
rst => sdr_dq_in[4].ACLR
rst => sdr_dq_in[5].ACLR
rst => sdr_dq_in[6].ACLR
rst => sdr_dq_in[7].ACLR
rst => sdr_dq_in[8].ACLR
rst => sdr_dq_in[9].ACLR
rst => sdr_dq_in[10].ACLR
rst => sdr_dq_in[11].ACLR
rst => sdr_dq_in[12].ACLR
rst => sdr_dq_in[13].ACLR
rst => sdr_dq_in[14].ACLR
rst => sdr_dq_in[15].ACLR
rst => sdr_dq_oe.ACLR
rst => sdr_dq_out[0].ACLR
rst => sdr_dq_out[1].ACLR
rst => sdr_dq_out[2].ACLR
rst => sdr_dq_out[3].ACLR
rst => sdr_dq_out[4].ACLR
rst => sdr_dq_out[5].ACLR
rst => sdr_dq_out[6].ACLR
rst => sdr_dq_out[7].ACLR
rst => sdr_dq_out[8].ACLR
rst => sdr_dq_out[9].ACLR
rst => sdr_dq_out[10].ACLR
rst => sdr_dq_out[11].ACLR
rst => sdr_dq_out[12].ACLR
rst => sdr_dq_out[13].ACLR
rst => sdr_dq_out[14].ACLR
rst => sdr_dq_out[15].ACLR
rst => cnt_clk_r[0].ACLR
rst => cnt_clk_r[1].ACLR
rst => cnt_clk_r[2].ACLR
rst => cnt_clk_r[3].ACLR
rst => cnt_clk_r[4].ACLR
rst => cnt_clk_r[5].ACLR
rst => cnt_clk_r[6].ACLR
rst => cnt_clk_r[7].ACLR
rst => cnt_clk_r[8].ACLR
rst => sdram_ref_req.ACLR
rst => cnt_7p5us[0].ACLR
rst => cnt_7p5us[1].ACLR
rst => cnt_7p5us[2].ACLR
rst => cnt_7p5us[3].ACLR
rst => cnt_7p5us[4].ACLR
rst => cnt_7p5us[5].ACLR
rst => cnt_7p5us[6].ACLR
rst => cnt_7p5us[7].ACLR
rst => cnt_7p5us[8].ACLR
rst => cnt_7p5us[9].ACLR
rst => cnt_7p5us[10].ACLR
rst => cnt_200us[0].ACLR
rst => cnt_200us[1].ACLR
rst => cnt_200us[2].ACLR
rst => cnt_200us[3].ACLR
rst => cnt_200us[4].ACLR
rst => cnt_200us[5].ACLR
rst => cnt_200us[6].ACLR
rst => cnt_200us[7].ACLR
rst => cnt_200us[8].ACLR
rst => cnt_200us[9].ACLR
rst => cnt_200us[10].ACLR
rst => cnt_200us[11].ACLR
rst => cnt_200us[12].ACLR
rst => cnt_200us[13].ACLR
rst => cnt_200us[14].ACLR
rst => rd_burst_data_valid_d1.ACLR
rst => rd_burst_data_valid_d0.ACLR
rst => wr_burst_data_req_d1.ACLR
rst => wr_burst_data_req_d0.ACLR
rst => state~4.DATAIN
rst => read_flag.ENA
wr_burst_req => state.OUTPUTSELECT
wr_burst_req => state.OUTPUTSELECT
wr_burst_req => read_flag.DATAA
wr_burst_data[0] => sdr_dq_out[0].DATAIN
wr_burst_data[1] => sdr_dq_out[1].DATAIN
wr_burst_data[2] => sdr_dq_out[2].DATAIN
wr_burst_data[3] => sdr_dq_out[3].DATAIN
wr_burst_data[4] => sdr_dq_out[4].DATAIN
wr_burst_data[5] => sdr_dq_out[5].DATAIN
wr_burst_data[6] => sdr_dq_out[6].DATAIN
wr_burst_data[7] => sdr_dq_out[7].DATAIN
wr_burst_data[8] => sdr_dq_out[8].DATAIN
wr_burst_data[9] => sdr_dq_out[9].DATAIN
wr_burst_data[10] => sdr_dq_out[10].DATAIN
wr_burst_data[11] => sdr_dq_out[11].DATAIN
wr_burst_data[12] => sdr_dq_out[12].DATAIN
wr_burst_data[13] => sdr_dq_out[13].DATAIN
wr_burst_data[14] => sdr_dq_out[14].DATAIN
wr_burst_data[15] => sdr_dq_out[15].DATAIN
wr_burst_len[0] => Add2.IN18
wr_burst_len[0] => LessThan2.IN9
wr_burst_len[1] => Add2.IN17
wr_burst_len[1] => Add5.IN16
wr_burst_len[2] => Add2.IN16
wr_burst_len[2] => Add5.IN15
wr_burst_len[3] => Add2.IN15
wr_burst_len[3] => Add5.IN14
wr_burst_len[4] => Add2.IN14
wr_burst_len[4] => Add5.IN13
wr_burst_len[5] => Add2.IN13
wr_burst_len[5] => Add5.IN12
wr_burst_len[6] => Add2.IN12
wr_burst_len[6] => Add5.IN11
wr_burst_len[7] => Add2.IN11
wr_burst_len[7] => Add5.IN10
wr_burst_len[8] => Add2.IN10
wr_burst_len[8] => Add5.IN9
wr_burst_addr[0] => sys_addr[0].DATAA
wr_burst_addr[1] => sys_addr[1].DATAA
wr_burst_addr[2] => sys_addr[2].DATAA
wr_burst_addr[3] => sys_addr[3].DATAA
wr_burst_addr[4] => sys_addr[4].DATAA
wr_burst_addr[5] => sys_addr[5].DATAA
wr_burst_addr[6] => sys_addr[6].DATAA
wr_burst_addr[7] => sys_addr[7].DATAA
wr_burst_addr[8] => sys_addr[8].DATAA
wr_burst_addr[9] => sys_addr[9].DATAA
wr_burst_addr[10] => sys_addr[10].DATAA
wr_burst_addr[11] => sys_addr[11].DATAA
wr_burst_addr[12] => sys_addr[12].DATAA
wr_burst_addr[13] => sys_addr[13].DATAA
wr_burst_addr[14] => sys_addr[14].DATAA
wr_burst_addr[15] => sys_addr[15].DATAA
wr_burst_addr[16] => sys_addr[16].DATAA
wr_burst_addr[17] => sys_addr[17].DATAA
wr_burst_addr[18] => sys_addr[18].DATAA
wr_burst_addr[19] => sys_addr[19].DATAA
wr_burst_addr[20] => sys_addr[20].DATAA
wr_burst_addr[21] => sys_addr[21].DATAA
wr_burst_addr[22] => sys_addr[22].DATAA
wr_burst_addr[23] => sys_addr[23].DATAA
wr_burst_data_req <= wr_burst_data_req.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_finish <= wr_burst_finish.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_req => state.DATAA
rd_burst_req => state.DATAA
rd_burst_len[0] => Equal4.IN54
rd_burst_len[0] => Equal5.IN54
rd_burst_len[0] => Add6.IN18
rd_burst_len[1] => Equal4.IN53
rd_burst_len[1] => Add1.IN16
rd_burst_len[1] => Add6.IN17
rd_burst_len[2] => Add0.IN14
rd_burst_len[2] => Add1.IN15
rd_burst_len[2] => Add6.IN16
rd_burst_len[3] => Add0.IN13
rd_burst_len[3] => Add1.IN14
rd_burst_len[3] => Add6.IN15
rd_burst_len[4] => Add0.IN12
rd_burst_len[4] => Add1.IN13
rd_burst_len[4] => Add6.IN14
rd_burst_len[5] => Add0.IN11
rd_burst_len[5] => Add1.IN12
rd_burst_len[5] => Add6.IN13
rd_burst_len[6] => Add0.IN10
rd_burst_len[6] => Add1.IN11
rd_burst_len[6] => Add6.IN12
rd_burst_len[7] => Add0.IN9
rd_burst_len[7] => Add1.IN10
rd_burst_len[7] => Add6.IN11
rd_burst_len[8] => Add0.IN8
rd_burst_len[8] => Add1.IN9
rd_burst_len[8] => Add6.IN10
rd_burst_addr[0] => sys_addr[0].DATAB
rd_burst_addr[1] => sys_addr[1].DATAB
rd_burst_addr[2] => sys_addr[2].DATAB
rd_burst_addr[3] => sys_addr[3].DATAB
rd_burst_addr[4] => sys_addr[4].DATAB
rd_burst_addr[5] => sys_addr[5].DATAB
rd_burst_addr[6] => sys_addr[6].DATAB
rd_burst_addr[7] => sys_addr[7].DATAB
rd_burst_addr[8] => sys_addr[8].DATAB
rd_burst_addr[9] => sys_addr[9].DATAB
rd_burst_addr[10] => sys_addr[10].DATAB
rd_burst_addr[11] => sys_addr[11].DATAB
rd_burst_addr[12] => sys_addr[12].DATAB
rd_burst_addr[13] => sys_addr[13].DATAB
rd_burst_addr[14] => sys_addr[14].DATAB
rd_burst_addr[15] => sys_addr[15].DATAB
rd_burst_addr[16] => sys_addr[16].DATAB
rd_burst_addr[17] => sys_addr[17].DATAB
rd_burst_addr[18] => sys_addr[18].DATAB
rd_burst_addr[19] => sys_addr[19].DATAB
rd_burst_addr[20] => sys_addr[20].DATAB
rd_burst_addr[21] => sys_addr[21].DATAB
rd_burst_addr[22] => sys_addr[22].DATAB
rd_burst_addr[23] => sys_addr[23].DATAB
rd_burst_data[0] <= sdr_dq_in[0].DB_MAX_OUTPUT_PORT_TYPE
rd_burst_data[1] <= sdr_dq_in[1].DB_MAX_OUTPUT_PORT_TYPE
rd_burst_data[2] <= sdr_dq_in[2].DB_MAX_OUTPUT_PORT_TYPE
rd_burst_data[3] <= sdr_dq_in[3].DB_MAX_OUTPUT_PORT_TYPE
rd_burst_data[4] <= sdr_dq_in[4].DB_MAX_OUTPUT_PORT_TYPE
rd_burst_data[5] <= sdr_dq_in[5].DB_MAX_OUTPUT_PORT_TYPE
rd_burst_data[6] <= sdr_dq_in[6].DB_MAX_OUTPUT_PORT_TYPE
rd_burst_data[7] <= sdr_dq_in[7].DB_MAX_OUTPUT_PORT_TYPE
rd_burst_data[8] <= sdr_dq_in[8].DB_MAX_OUTPUT_PORT_TYPE
rd_burst_data[9] <= sdr_dq_in[9].DB_MAX_OUTPUT_PORT_TYPE
rd_burst_data[10] <= sdr_dq_in[10].DB_MAX_OUTPUT_PORT_TYPE
rd_burst_data[11] <= sdr_dq_in[11].DB_MAX_OUTPUT_PORT_TYPE
rd_burst_data[12] <= sdr_dq_in[12].DB_MAX_OUTPUT_PORT_TYPE
rd_burst_data[13] <= sdr_dq_in[13].DB_MAX_OUTPUT_PORT_TYPE
rd_burst_data[14] <= sdr_dq_in[14].DB_MAX_OUTPUT_PORT_TYPE
rd_burst_data[15] <= sdr_dq_in[15].DB_MAX_OUTPUT_PORT_TYPE
rd_burst_data_valid <= rd_burst_data_valid.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_finish <= rd_burst_finish.DB_MAX_OUTPUT_PORT_TYPE
sdram_cke <= <VCC>
sdram_cs_n <= <GND>
sdram_ras_n <= ras_n_r.DB_MAX_OUTPUT_PORT_TYPE
sdram_cas_n <= cas_n_r.DB_MAX_OUTPUT_PORT_TYPE
sdram_we_n <= we_n_r.DB_MAX_OUTPUT_PORT_TYPE
sdram_ba[0] <= sdram_ba_r[0].DB_MAX_OUTPUT_PORT_TYPE
sdram_ba[1] <= sdram_ba_r[1].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[0] <= sdram_addr_r[0].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[1] <= sdram_addr_r[1].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[2] <= sdram_addr_r[2].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[3] <= sdram_addr_r[3].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[4] <= sdram_addr_r[4].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[5] <= sdram_addr_r[5].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[6] <= sdram_addr_r[6].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[7] <= sdram_addr_r[7].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[8] <= sdram_addr_r[8].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[9] <= sdram_addr_r[9].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[10] <= sdram_addr_r[10].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[11] <= sdram_addr_r[11].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[12] <= sdram_addr_r[12].DB_MAX_OUTPUT_PORT_TYPE
sdram_dqm[0] <= <GND>
sdram_dqm[1] <= <GND>
sdram_dq[0] <> sdram_dq[0]
sdram_dq[1] <> sdram_dq[1]
sdram_dq[2] <> sdram_dq[2]
sdram_dq[3] <> sdram_dq[3]
sdram_dq[4] <> sdram_dq[4]
sdram_dq[5] <> sdram_dq[5]
sdram_dq[6] <> sdram_dq[6]
sdram_dq[7] <> sdram_dq[7]
sdram_dq[8] <> sdram_dq[8]
sdram_dq[9] <> sdram_dq[9]
sdram_dq[10] <> sdram_dq[10]
sdram_dq[11] <> sdram_dq[11]
sdram_dq[12] <> sdram_dq[12]
sdram_dq[13] <> sdram_dq[13]
sdram_dq[14] <> sdram_dq[14]
sdram_dq[15] <> sdram_dq[15]


|top|canny_top:u_canny_top
video_clk => video_clk.IN6
rst_n => rst_n.IN1
rgb565_hs => rgb565_hs.IN1
rgb565_vs => rgb565_vs.IN1
rgb565_de => rgb565_de.IN1
rgb565[0] => rgb565[0].IN1
rgb565[1] => rgb565[1].IN1
rgb565[2] => rgb565[2].IN1
rgb565[3] => rgb565[3].IN1
rgb565[4] => rgb565[4].IN1
rgb565[5] => rgb565[5].IN1
rgb565[6] => rgb565[6].IN1
rgb565[7] => rgb565[7].IN1
rgb565[8] => rgb565[8].IN1
rgb565[9] => rgb565[9].IN1
rgb565[10] => rgb565[10].IN1
rgb565[11] => rgb565[11].IN1
rgb565[12] => rgb565[12].IN1
rgb565[13] => rgb565[13].IN1
rgb565[14] => rgb565[14].IN1
rgb565[15] => rgb565[15].IN1
canny_hs <= canny_hs~reg0.DB_MAX_OUTPUT_PORT_TYPE
canny_vs <= canny_vs~reg0.DB_MAX_OUTPUT_PORT_TYPE
canny_de <= canny_de~reg0.DB_MAX_OUTPUT_PORT_TYPE
canny[0] <= canny[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
canny[1] <= canny[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
canny[2] <= canny[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
canny[3] <= canny[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
canny[4] <= canny[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
canny[5] <= canny[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
canny[6] <= canny[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
canny[7] <= canny[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
canny[8] <= canny[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
canny[9] <= canny[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
canny[10] <= canny[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
canny[11] <= canny[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
canny[12] <= canny[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
canny[13] <= canny[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
canny[14] <= canny[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
canny[15] <= canny[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T_otus[0] <= T_otus[0].DB_MAX_OUTPUT_PORT_TYPE
T_otus[1] <= T_otus[1].DB_MAX_OUTPUT_PORT_TYPE
T_otus[2] <= T_otus[2].DB_MAX_OUTPUT_PORT_TYPE
T_otus[3] <= T_otus[3].DB_MAX_OUTPUT_PORT_TYPE
T_otus[4] <= T_otus[4].DB_MAX_OUTPUT_PORT_TYPE
T_otus[5] <= T_otus[5].DB_MAX_OUTPUT_PORT_TYPE
T_otus[6] <= T_otus[6].DB_MAX_OUTPUT_PORT_TYPE
VGA_MODE[0] => Mux0.IN17
VGA_MODE[0] => Mux1.IN17
VGA_MODE[0] => Mux2.IN17
VGA_MODE[0] => Mux3.IN17
VGA_MODE[0] => Mux4.IN17
VGA_MODE[0] => Mux5.IN17
VGA_MODE[0] => Mux6.IN18
VGA_MODE[0] => Mux7.IN17
VGA_MODE[0] => Mux8.IN18
VGA_MODE[0] => Mux9.IN17
VGA_MODE[0] => Mux10.IN17
VGA_MODE[0] => Mux11.IN18
VGA_MODE[0] => Mux12.IN17
VGA_MODE[0] => Mux13.IN18
VGA_MODE[0] => Mux14.IN18
VGA_MODE[0] => Mux15.IN18
VGA_MODE[0] => Mux16.IN16
VGA_MODE[0] => Mux17.IN16
VGA_MODE[0] => Mux18.IN16
VGA_MODE[1] => Mux0.IN16
VGA_MODE[1] => Mux1.IN16
VGA_MODE[1] => Mux2.IN16
VGA_MODE[1] => Mux3.IN16
VGA_MODE[1] => Mux4.IN16
VGA_MODE[1] => Mux5.IN16
VGA_MODE[1] => Mux6.IN17
VGA_MODE[1] => Mux7.IN16
VGA_MODE[1] => Mux8.IN17
VGA_MODE[1] => Mux9.IN16
VGA_MODE[1] => Mux10.IN16
VGA_MODE[1] => Mux11.IN17
VGA_MODE[1] => Mux12.IN16
VGA_MODE[1] => Mux13.IN17
VGA_MODE[1] => Mux14.IN17
VGA_MODE[1] => Mux15.IN17
VGA_MODE[1] => Mux16.IN15
VGA_MODE[1] => Mux17.IN15
VGA_MODE[1] => Mux18.IN15
VGA_MODE[2] => Mux0.IN15
VGA_MODE[2] => Mux1.IN15
VGA_MODE[2] => Mux2.IN15
VGA_MODE[2] => Mux3.IN15
VGA_MODE[2] => Mux4.IN15
VGA_MODE[2] => Mux5.IN15
VGA_MODE[2] => Mux6.IN16
VGA_MODE[2] => Mux7.IN15
VGA_MODE[2] => Mux8.IN16
VGA_MODE[2] => Mux9.IN15
VGA_MODE[2] => Mux10.IN15
VGA_MODE[2] => Mux11.IN16
VGA_MODE[2] => Mux12.IN15
VGA_MODE[2] => Mux13.IN16
VGA_MODE[2] => Mux14.IN16
VGA_MODE[2] => Mux15.IN16
VGA_MODE[2] => Mux16.IN14
VGA_MODE[2] => Mux17.IN14
VGA_MODE[2] => Mux18.IN14
VGA_MODE[3] => Mux0.IN14
VGA_MODE[3] => Mux1.IN14
VGA_MODE[3] => Mux2.IN14
VGA_MODE[3] => Mux3.IN14
VGA_MODE[3] => Mux4.IN14
VGA_MODE[3] => Mux5.IN14
VGA_MODE[3] => Mux6.IN15
VGA_MODE[3] => Mux7.IN14
VGA_MODE[3] => Mux8.IN15
VGA_MODE[3] => Mux9.IN14
VGA_MODE[3] => Mux10.IN14
VGA_MODE[3] => Mux11.IN15
VGA_MODE[3] => Mux12.IN14
VGA_MODE[3] => Mux13.IN15
VGA_MODE[3] => Mux14.IN15
VGA_MODE[3] => Mux15.IN15
VGA_MODE[3] => Mux16.IN13
VGA_MODE[3] => Mux17.IN13
VGA_MODE[3] => Mux18.IN13
Sobel_TH[0] => LessThan0.IN8
Sobel_TH[1] => LessThan0.IN7
Sobel_TH[2] => LessThan0.IN6
Sobel_TH[3] => LessThan0.IN5
Sobel_TH[4] => LessThan0.IN4
Sobel_TH[5] => LessThan0.IN3
Sobel_TH[6] => LessThan0.IN2
Sobel_TH[7] => LessThan0.IN1


|top|canny_top:u_canny_top|canny1_YCbCr:u_canny1_YCbCr
rgb565_de => rgb565_de_r[0].DATAIN
rgb565_hs => rgb565_hs_r[0].DATAIN
rgb565_vs => rgb565_vs_r[0].DATAIN
clk => rgb565_vs_r[0].CLK
clk => rgb565_vs_r[1].CLK
clk => rgb565_vs_r[2].CLK
clk => rgb565_hs_r[0].CLK
clk => rgb565_hs_r[1].CLK
clk => rgb565_hs_r[2].CLK
clk => rgb565_de_r[0].CLK
clk => rgb565_de_r[1].CLK
clk => rgb565_de_r[2].CLK
clk => Y2[0].CLK
clk => Y2[1].CLK
clk => Y2[2].CLK
clk => Y2[3].CLK
clk => Y2[4].CLK
clk => Y2[5].CLK
clk => Y2[6].CLK
clk => Y2[7].CLK
clk => Y1[8].CLK
clk => Y1[9].CLK
clk => Y1[10].CLK
clk => Y1[11].CLK
clk => Y1[12].CLK
clk => Y1[13].CLK
clk => Y1[14].CLK
clk => Y1[15].CLK
clk => B1[0].CLK
clk => B1[1].CLK
clk => B1[2].CLK
clk => B1[3].CLK
clk => B1[4].CLK
clk => B1[5].CLK
clk => B1[6].CLK
clk => B1[7].CLK
clk => B1[8].CLK
clk => B1[9].CLK
clk => B1[10].CLK
clk => B1[11].CLK
clk => B1[12].CLK
clk => B1[13].CLK
clk => B1[14].CLK
clk => B1[15].CLK
clk => G1[0].CLK
clk => G1[1].CLK
clk => G1[2].CLK
clk => G1[3].CLK
clk => G1[4].CLK
clk => G1[5].CLK
clk => G1[6].CLK
clk => G1[7].CLK
clk => G1[8].CLK
clk => G1[9].CLK
clk => G1[10].CLK
clk => G1[11].CLK
clk => G1[12].CLK
clk => G1[13].CLK
clk => G1[14].CLK
clk => G1[15].CLK
clk => R1[0].CLK
clk => R1[1].CLK
clk => R1[2].CLK
clk => R1[3].CLK
clk => R1[4].CLK
clk => R1[5].CLK
clk => R1[6].CLK
clk => R1[7].CLK
clk => R1[8].CLK
clk => R1[9].CLK
clk => R1[10].CLK
clk => R1[11].CLK
clk => R1[12].CLK
clk => R1[13].CLK
clk => R1[14].CLK
clk => R1[15].CLK
rgb_iData[0] => Mult2.IN11
rgb_iData[0] => Mult2.IN12
rgb_iData[1] => Mult2.IN9
rgb_iData[1] => Mult2.IN10
rgb_iData[2] => Mult2.IN7
rgb_iData[2] => Mult2.IN8
rgb_iData[3] => Mult2.IN6
rgb_iData[4] => Mult2.IN5
rgb_iData[5] => Mult1.IN14
rgb_iData[5] => Mult1.IN15
rgb_iData[6] => Mult1.IN12
rgb_iData[6] => Mult1.IN13
rgb_iData[7] => Mult1.IN11
rgb_iData[8] => Mult1.IN10
rgb_iData[9] => Mult1.IN9
rgb_iData[10] => Mult1.IN8
rgb_iData[11] => Mult0.IN13
rgb_iData[11] => Mult0.IN14
rgb_iData[12] => Mult0.IN11
rgb_iData[12] => Mult0.IN12
rgb_iData[13] => Mult0.IN9
rgb_iData[13] => Mult0.IN10
rgb_iData[14] => Mult0.IN8
rgb_iData[15] => Mult0.IN7
gray_oData[0] <= Y2[0].DB_MAX_OUTPUT_PORT_TYPE
gray_oData[1] <= Y2[1].DB_MAX_OUTPUT_PORT_TYPE
gray_oData[2] <= Y2[2].DB_MAX_OUTPUT_PORT_TYPE
gray_oData[3] <= Y2[3].DB_MAX_OUTPUT_PORT_TYPE
gray_oData[4] <= Y2[4].DB_MAX_OUTPUT_PORT_TYPE
gray_oData[5] <= Y2[5].DB_MAX_OUTPUT_PORT_TYPE
gray_oData[6] <= Y2[6].DB_MAX_OUTPUT_PORT_TYPE
gray_oData[7] <= Y2[7].DB_MAX_OUTPUT_PORT_TYPE
gray_de <= rgb565_de_r[2].DB_MAX_OUTPUT_PORT_TYPE
gray_hs <= rgb565_hs_r[2].DB_MAX_OUTPUT_PORT_TYPE
gray_vs <= rgb565_vs_r[2].DB_MAX_OUTPUT_PORT_TYPE


|top|canny_top:u_canny_top|canny2_gaus:u_canny2_gaus
clk => clk.IN1
gray_data[0] => gray_data[0].IN1
gray_data[1] => gray_data[1].IN1
gray_data[2] => gray_data[2].IN1
gray_data[3] => gray_data[3].IN1
gray_data[4] => gray_data[4].IN1
gray_data[5] => gray_data[5].IN1
gray_data[6] => gray_data[6].IN1
gray_data[7] => gray_data[7].IN1
gray_de => gray_de.IN1
gray_hs => gaus_hs_r[0].DATAIN
gray_vs => gaus_vs_r[0].DATAIN
gaus_hs <= gaus_hs_r[3].DB_MAX_OUTPUT_PORT_TYPE
gaus_vs <= gaus_vs_r[3].DB_MAX_OUTPUT_PORT_TYPE
gaus_de <= gaus_de_r[3].DB_MAX_OUTPUT_PORT_TYPE
gaus_oData[0] <= gaus_oData[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gaus_oData[1] <= gaus_oData[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gaus_oData[2] <= gaus_oData[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gaus_oData[3] <= gaus_oData[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gaus_oData[4] <= gaus_oData[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gaus_oData[5] <= gaus_oData[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gaus_oData[6] <= gaus_oData[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gaus_oData[7] <= gaus_oData[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|canny_top:u_canny_top|canny2_gaus:u_canny2_gaus|opr_3x3_1024x8:opr_3x3_1024x8_m0
din_vld => din_vld.IN1
clk => clk.IN1
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
a1[0] <= a1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a1[1] <= a1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a1[2] <= a1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a1[3] <= a1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a1[4] <= a1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a1[5] <= a1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a1[6] <= a1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a1[7] <= a1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a2[0] <= a2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a2[1] <= a2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a2[2] <= a2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a2[3] <= a2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a2[4] <= a2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a2[5] <= a2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a2[6] <= a2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a2[7] <= a2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a3[0] <= a3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a3[1] <= a3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a3[2] <= a3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a3[3] <= a3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a3[4] <= a3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a3[5] <= a3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a3[6] <= a3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a3[7] <= a3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a4[0] <= a4[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a4[1] <= a4[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a4[2] <= a4[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a4[3] <= a4[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a4[4] <= a4[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a4[5] <= a4[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a4[6] <= a4[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a4[7] <= a4[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a5[0] <= a5[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a5[1] <= a5[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a5[2] <= a5[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a5[3] <= a5[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a5[4] <= a5[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a5[5] <= a5[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a5[6] <= a5[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a5[7] <= a5[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a6[0] <= a6[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a6[1] <= a6[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a6[2] <= a6[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a6[3] <= a6[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a6[4] <= a6[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a6[5] <= a6[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a6[6] <= a6[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a6[7] <= a6[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a7[0] <= a7[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a7[1] <= a7[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a7[2] <= a7[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a7[3] <= a7[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a7[4] <= a7[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a7[5] <= a7[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a7[6] <= a7[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a7[7] <= a7[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a8[0] <= a8[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a8[1] <= a8[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a8[2] <= a8[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a8[3] <= a8[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a8[4] <= a8[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a8[5] <= a8[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a8[6] <= a8[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a8[7] <= a8[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a9[0] <= a9[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a9[1] <= a9[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a9[2] <= a9[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a9[3] <= a9[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a9[4] <= a9[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a9[5] <= a9[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a9[6] <= a9[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a9[7] <= a9[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|canny_top:u_canny_top|canny2_gaus:u_canny2_gaus|opr_3x3_1024x8:opr_3x3_1024x8_m0|shift1024x8:shift1024x8_m0
clken => clken.IN1
clock => clock.IN1
shiftin[0] => shiftin[0].IN1
shiftin[1] => shiftin[1].IN1
shiftin[2] => shiftin[2].IN1
shiftin[3] => shiftin[3].IN1
shiftin[4] => shiftin[4].IN1
shiftin[5] => shiftin[5].IN1
shiftin[6] => shiftin[6].IN1
shiftin[7] => shiftin[7].IN1
shiftout[0] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[1] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[2] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[3] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[4] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[5] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[6] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[7] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
taps0x[0] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[1] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[2] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[3] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[4] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[5] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[6] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[7] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[0] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[1] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[2] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[3] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[4] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[5] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[6] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[7] <= altshift_taps:ALTSHIFT_TAPS_component.taps


|top|canny_top:u_canny_top|canny2_gaus:u_canny2_gaus|opr_3x3_1024x8:opr_3x3_1024x8_m0|shift1024x8:shift1024x8_m0|altshift_taps:ALTSHIFT_TAPS_component
shiftin[0] => shift_taps_ksv:auto_generated.shiftin[0]
shiftin[1] => shift_taps_ksv:auto_generated.shiftin[1]
shiftin[2] => shift_taps_ksv:auto_generated.shiftin[2]
shiftin[3] => shift_taps_ksv:auto_generated.shiftin[3]
shiftin[4] => shift_taps_ksv:auto_generated.shiftin[4]
shiftin[5] => shift_taps_ksv:auto_generated.shiftin[5]
shiftin[6] => shift_taps_ksv:auto_generated.shiftin[6]
shiftin[7] => shift_taps_ksv:auto_generated.shiftin[7]
clock => shift_taps_ksv:auto_generated.clock
clken => shift_taps_ksv:auto_generated.clken
shiftout[0] <= shift_taps_ksv:auto_generated.shiftout[0]
shiftout[1] <= shift_taps_ksv:auto_generated.shiftout[1]
shiftout[2] <= shift_taps_ksv:auto_generated.shiftout[2]
shiftout[3] <= shift_taps_ksv:auto_generated.shiftout[3]
shiftout[4] <= shift_taps_ksv:auto_generated.shiftout[4]
shiftout[5] <= shift_taps_ksv:auto_generated.shiftout[5]
shiftout[6] <= shift_taps_ksv:auto_generated.shiftout[6]
shiftout[7] <= shift_taps_ksv:auto_generated.shiftout[7]
taps[0] <= shift_taps_ksv:auto_generated.taps[0]
taps[1] <= shift_taps_ksv:auto_generated.taps[1]
taps[2] <= shift_taps_ksv:auto_generated.taps[2]
taps[3] <= shift_taps_ksv:auto_generated.taps[3]
taps[4] <= shift_taps_ksv:auto_generated.taps[4]
taps[5] <= shift_taps_ksv:auto_generated.taps[5]
taps[6] <= shift_taps_ksv:auto_generated.taps[6]
taps[7] <= shift_taps_ksv:auto_generated.taps[7]
taps[8] <= shift_taps_ksv:auto_generated.taps[8]
taps[9] <= shift_taps_ksv:auto_generated.taps[9]
taps[10] <= shift_taps_ksv:auto_generated.taps[10]
taps[11] <= shift_taps_ksv:auto_generated.taps[11]
taps[12] <= shift_taps_ksv:auto_generated.taps[12]
taps[13] <= shift_taps_ksv:auto_generated.taps[13]
taps[14] <= shift_taps_ksv:auto_generated.taps[14]
taps[15] <= shift_taps_ksv:auto_generated.taps[15]
aclr => ~NO_FANOUT~


|top|canny_top:u_canny_top|canny2_gaus:u_canny2_gaus|opr_3x3_1024x8:opr_3x3_1024x8_m0|shift1024x8:shift1024x8_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated
clken => altsyncram_1ma1:altsyncram2.clocken0
clken => cntr_7vf:cntr1.clk_en
clock => altsyncram_1ma1:altsyncram2.clock0
clock => cntr_7vf:cntr1.clock
shiftin[0] => altsyncram_1ma1:altsyncram2.data_a[0]
shiftin[1] => altsyncram_1ma1:altsyncram2.data_a[1]
shiftin[2] => altsyncram_1ma1:altsyncram2.data_a[2]
shiftin[3] => altsyncram_1ma1:altsyncram2.data_a[3]
shiftin[4] => altsyncram_1ma1:altsyncram2.data_a[4]
shiftin[5] => altsyncram_1ma1:altsyncram2.data_a[5]
shiftin[6] => altsyncram_1ma1:altsyncram2.data_a[6]
shiftin[7] => altsyncram_1ma1:altsyncram2.data_a[7]
shiftout[0] <= altsyncram_1ma1:altsyncram2.q_b[8]
shiftout[1] <= altsyncram_1ma1:altsyncram2.q_b[9]
shiftout[2] <= altsyncram_1ma1:altsyncram2.q_b[10]
shiftout[3] <= altsyncram_1ma1:altsyncram2.q_b[11]
shiftout[4] <= altsyncram_1ma1:altsyncram2.q_b[12]
shiftout[5] <= altsyncram_1ma1:altsyncram2.q_b[13]
shiftout[6] <= altsyncram_1ma1:altsyncram2.q_b[14]
shiftout[7] <= altsyncram_1ma1:altsyncram2.q_b[15]
taps[0] <= altsyncram_1ma1:altsyncram2.q_b[0]
taps[1] <= altsyncram_1ma1:altsyncram2.q_b[1]
taps[2] <= altsyncram_1ma1:altsyncram2.q_b[2]
taps[3] <= altsyncram_1ma1:altsyncram2.q_b[3]
taps[4] <= altsyncram_1ma1:altsyncram2.q_b[4]
taps[5] <= altsyncram_1ma1:altsyncram2.q_b[5]
taps[6] <= altsyncram_1ma1:altsyncram2.q_b[6]
taps[7] <= altsyncram_1ma1:altsyncram2.q_b[7]
taps[8] <= altsyncram_1ma1:altsyncram2.q_b[8]
taps[9] <= altsyncram_1ma1:altsyncram2.q_b[9]
taps[10] <= altsyncram_1ma1:altsyncram2.q_b[10]
taps[11] <= altsyncram_1ma1:altsyncram2.q_b[11]
taps[12] <= altsyncram_1ma1:altsyncram2.q_b[12]
taps[13] <= altsyncram_1ma1:altsyncram2.q_b[13]
taps[14] <= altsyncram_1ma1:altsyncram2.q_b[14]
taps[15] <= altsyncram_1ma1:altsyncram2.q_b[15]


|top|canny_top:u_canny_top|canny2_gaus:u_canny2_gaus|opr_3x3_1024x8:opr_3x3_1024x8_m0|shift1024x8:shift1024x8_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_1ma1:altsyncram2
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[8] => ram_block3a8.PORTAADDR8
address_a[8] => ram_block3a9.PORTAADDR8
address_a[8] => ram_block3a10.PORTAADDR8
address_a[8] => ram_block3a11.PORTAADDR8
address_a[8] => ram_block3a12.PORTAADDR8
address_a[8] => ram_block3a13.PORTAADDR8
address_a[8] => ram_block3a14.PORTAADDR8
address_a[8] => ram_block3a15.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[9] => ram_block3a8.PORTAADDR9
address_a[9] => ram_block3a9.PORTAADDR9
address_a[9] => ram_block3a10.PORTAADDR9
address_a[9] => ram_block3a11.PORTAADDR9
address_a[9] => ram_block3a12.PORTAADDR9
address_a[9] => ram_block3a13.PORTAADDR9
address_a[9] => ram_block3a14.PORTAADDR9
address_a[9] => ram_block3a15.PORTAADDR9
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[8] => ram_block3a8.PORTBADDR8
address_b[8] => ram_block3a9.PORTBADDR8
address_b[8] => ram_block3a10.PORTBADDR8
address_b[8] => ram_block3a11.PORTBADDR8
address_b[8] => ram_block3a12.PORTBADDR8
address_b[8] => ram_block3a13.PORTBADDR8
address_b[8] => ram_block3a14.PORTBADDR8
address_b[8] => ram_block3a15.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[9] => ram_block3a8.PORTBADDR9
address_b[9] => ram_block3a9.PORTBADDR9
address_b[9] => ram_block3a10.PORTBADDR9
address_b[9] => ram_block3a11.PORTBADDR9
address_b[9] => ram_block3a12.PORTBADDR9
address_b[9] => ram_block3a13.PORTBADDR9
address_b[9] => ram_block3a14.PORTBADDR9
address_b[9] => ram_block3a15.PORTBADDR9
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clocken0 => ram_block3a0.ENA0
clocken0 => ram_block3a1.ENA0
clocken0 => ram_block3a2.ENA0
clocken0 => ram_block3a3.ENA0
clocken0 => ram_block3a4.ENA0
clocken0 => ram_block3a5.ENA0
clocken0 => ram_block3a6.ENA0
clocken0 => ram_block3a7.ENA0
clocken0 => ram_block3a8.ENA0
clocken0 => ram_block3a9.ENA0
clocken0 => ram_block3a10.ENA0
clocken0 => ram_block3a11.ENA0
clocken0 => ram_block3a12.ENA0
clocken0 => ram_block3a13.ENA0
clocken0 => ram_block3a14.ENA0
clocken0 => ram_block3a15.ENA0
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
data_a[12] => ram_block3a12.PORTADATAIN
data_a[13] => ram_block3a13.PORTADATAIN
data_a[14] => ram_block3a14.PORTADATAIN
data_a[15] => ram_block3a15.PORTADATAIN
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a11.PORTAWE
wren_a => ram_block3a12.PORTAWE
wren_a => ram_block3a13.PORTAWE
wren_a => ram_block3a14.PORTAWE
wren_a => ram_block3a15.PORTAWE


|top|canny_top:u_canny_top|canny2_gaus:u_canny2_gaus|opr_3x3_1024x8:opr_3x3_1024x8_m0|shift1024x8:shift1024x8_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_7vf:cntr1
clk_en => counter_reg_bit[9].IN0
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE


|top|canny_top:u_canny_top|canny2_gaus:u_canny2_gaus|opr_3x3_1024x8:opr_3x3_1024x8_m0|shift1024x8:shift1024x8_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_7vf:cntr1|cmpr_7ic:cmpr4
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|top|canny_top:u_canny_top|canny3_sobel:u1_canny3_sobel
clk => clk.IN1
gray_data[0] => gray_data[0].IN1
gray_data[1] => gray_data[1].IN1
gray_data[2] => gray_data[2].IN1
gray_data[3] => gray_data[3].IN1
gray_data[4] => gray_data[4].IN1
gray_data[5] => gray_data[5].IN1
gray_data[6] => gray_data[6].IN1
gray_data[7] => gray_data[7].IN1
gray_hs => sobel_hs_r[0].DATAIN
gray_vs => sobel_vs_r[0].DATAIN
gray_de => gray_de.IN1
Gx[0] <= Gx[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Gx[1] <= Gx[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Gx[2] <= Gx[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Gx[3] <= Gx[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Gx[4] <= Gx[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Gx[5] <= Gx[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Gx[6] <= Gx[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Gx[7] <= Gx[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Gy[0] <= Gy[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Gy[1] <= Gy[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Gy[2] <= Gy[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Gy[3] <= Gy[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Gy[4] <= Gy[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Gy[5] <= Gy[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Gy[6] <= Gy[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Gy[7] <= Gy[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mxy[0] <= Mxy[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mxy[1] <= Mxy[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mxy[2] <= Mxy[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mxy[3] <= Mxy[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mxy[4] <= Mxy[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mxy[5] <= Mxy[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mxy[6] <= Mxy[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mxy[7] <= Mxy[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sobel_hs <= sobel_hs_r[3].DB_MAX_OUTPUT_PORT_TYPE
sobel_vs <= sobel_vs_r[3].DB_MAX_OUTPUT_PORT_TYPE
sobel_de <= sobel_de_r[3].DB_MAX_OUTPUT_PORT_TYPE


|top|canny_top:u_canny_top|canny3_sobel:u1_canny3_sobel|opr_3x3_1024x8:opr_3x3_1024x8_m0
din_vld => din_vld.IN1
clk => clk.IN1
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
a1[0] <= a1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a1[1] <= a1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a1[2] <= a1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a1[3] <= a1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a1[4] <= a1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a1[5] <= a1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a1[6] <= a1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a1[7] <= a1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a2[0] <= a2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a2[1] <= a2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a2[2] <= a2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a2[3] <= a2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a2[4] <= a2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a2[5] <= a2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a2[6] <= a2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a2[7] <= a2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a3[0] <= a3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a3[1] <= a3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a3[2] <= a3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a3[3] <= a3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a3[4] <= a3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a3[5] <= a3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a3[6] <= a3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a3[7] <= a3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a4[0] <= a4[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a4[1] <= a4[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a4[2] <= a4[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a4[3] <= a4[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a4[4] <= a4[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a4[5] <= a4[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a4[6] <= a4[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a4[7] <= a4[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a5[0] <= a5[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a5[1] <= a5[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a5[2] <= a5[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a5[3] <= a5[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a5[4] <= a5[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a5[5] <= a5[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a5[6] <= a5[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a5[7] <= a5[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a6[0] <= a6[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a6[1] <= a6[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a6[2] <= a6[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a6[3] <= a6[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a6[4] <= a6[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a6[5] <= a6[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a6[6] <= a6[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a6[7] <= a6[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a7[0] <= a7[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a7[1] <= a7[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a7[2] <= a7[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a7[3] <= a7[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a7[4] <= a7[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a7[5] <= a7[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a7[6] <= a7[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a7[7] <= a7[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a8[0] <= a8[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a8[1] <= a8[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a8[2] <= a8[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a8[3] <= a8[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a8[4] <= a8[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a8[5] <= a8[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a8[6] <= a8[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a8[7] <= a8[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a9[0] <= a9[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a9[1] <= a9[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a9[2] <= a9[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a9[3] <= a9[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a9[4] <= a9[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a9[5] <= a9[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a9[6] <= a9[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a9[7] <= a9[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|canny_top:u_canny_top|canny3_sobel:u1_canny3_sobel|opr_3x3_1024x8:opr_3x3_1024x8_m0|shift1024x8:shift1024x8_m0
clken => clken.IN1
clock => clock.IN1
shiftin[0] => shiftin[0].IN1
shiftin[1] => shiftin[1].IN1
shiftin[2] => shiftin[2].IN1
shiftin[3] => shiftin[3].IN1
shiftin[4] => shiftin[4].IN1
shiftin[5] => shiftin[5].IN1
shiftin[6] => shiftin[6].IN1
shiftin[7] => shiftin[7].IN1
shiftout[0] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[1] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[2] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[3] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[4] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[5] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[6] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[7] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
taps0x[0] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[1] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[2] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[3] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[4] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[5] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[6] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[7] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[0] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[1] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[2] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[3] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[4] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[5] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[6] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[7] <= altshift_taps:ALTSHIFT_TAPS_component.taps


|top|canny_top:u_canny_top|canny3_sobel:u1_canny3_sobel|opr_3x3_1024x8:opr_3x3_1024x8_m0|shift1024x8:shift1024x8_m0|altshift_taps:ALTSHIFT_TAPS_component
shiftin[0] => shift_taps_ksv:auto_generated.shiftin[0]
shiftin[1] => shift_taps_ksv:auto_generated.shiftin[1]
shiftin[2] => shift_taps_ksv:auto_generated.shiftin[2]
shiftin[3] => shift_taps_ksv:auto_generated.shiftin[3]
shiftin[4] => shift_taps_ksv:auto_generated.shiftin[4]
shiftin[5] => shift_taps_ksv:auto_generated.shiftin[5]
shiftin[6] => shift_taps_ksv:auto_generated.shiftin[6]
shiftin[7] => shift_taps_ksv:auto_generated.shiftin[7]
clock => shift_taps_ksv:auto_generated.clock
clken => shift_taps_ksv:auto_generated.clken
shiftout[0] <= shift_taps_ksv:auto_generated.shiftout[0]
shiftout[1] <= shift_taps_ksv:auto_generated.shiftout[1]
shiftout[2] <= shift_taps_ksv:auto_generated.shiftout[2]
shiftout[3] <= shift_taps_ksv:auto_generated.shiftout[3]
shiftout[4] <= shift_taps_ksv:auto_generated.shiftout[4]
shiftout[5] <= shift_taps_ksv:auto_generated.shiftout[5]
shiftout[6] <= shift_taps_ksv:auto_generated.shiftout[6]
shiftout[7] <= shift_taps_ksv:auto_generated.shiftout[7]
taps[0] <= shift_taps_ksv:auto_generated.taps[0]
taps[1] <= shift_taps_ksv:auto_generated.taps[1]
taps[2] <= shift_taps_ksv:auto_generated.taps[2]
taps[3] <= shift_taps_ksv:auto_generated.taps[3]
taps[4] <= shift_taps_ksv:auto_generated.taps[4]
taps[5] <= shift_taps_ksv:auto_generated.taps[5]
taps[6] <= shift_taps_ksv:auto_generated.taps[6]
taps[7] <= shift_taps_ksv:auto_generated.taps[7]
taps[8] <= shift_taps_ksv:auto_generated.taps[8]
taps[9] <= shift_taps_ksv:auto_generated.taps[9]
taps[10] <= shift_taps_ksv:auto_generated.taps[10]
taps[11] <= shift_taps_ksv:auto_generated.taps[11]
taps[12] <= shift_taps_ksv:auto_generated.taps[12]
taps[13] <= shift_taps_ksv:auto_generated.taps[13]
taps[14] <= shift_taps_ksv:auto_generated.taps[14]
taps[15] <= shift_taps_ksv:auto_generated.taps[15]
aclr => ~NO_FANOUT~


|top|canny_top:u_canny_top|canny3_sobel:u1_canny3_sobel|opr_3x3_1024x8:opr_3x3_1024x8_m0|shift1024x8:shift1024x8_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated
clken => altsyncram_1ma1:altsyncram2.clocken0
clken => cntr_7vf:cntr1.clk_en
clock => altsyncram_1ma1:altsyncram2.clock0
clock => cntr_7vf:cntr1.clock
shiftin[0] => altsyncram_1ma1:altsyncram2.data_a[0]
shiftin[1] => altsyncram_1ma1:altsyncram2.data_a[1]
shiftin[2] => altsyncram_1ma1:altsyncram2.data_a[2]
shiftin[3] => altsyncram_1ma1:altsyncram2.data_a[3]
shiftin[4] => altsyncram_1ma1:altsyncram2.data_a[4]
shiftin[5] => altsyncram_1ma1:altsyncram2.data_a[5]
shiftin[6] => altsyncram_1ma1:altsyncram2.data_a[6]
shiftin[7] => altsyncram_1ma1:altsyncram2.data_a[7]
shiftout[0] <= altsyncram_1ma1:altsyncram2.q_b[8]
shiftout[1] <= altsyncram_1ma1:altsyncram2.q_b[9]
shiftout[2] <= altsyncram_1ma1:altsyncram2.q_b[10]
shiftout[3] <= altsyncram_1ma1:altsyncram2.q_b[11]
shiftout[4] <= altsyncram_1ma1:altsyncram2.q_b[12]
shiftout[5] <= altsyncram_1ma1:altsyncram2.q_b[13]
shiftout[6] <= altsyncram_1ma1:altsyncram2.q_b[14]
shiftout[7] <= altsyncram_1ma1:altsyncram2.q_b[15]
taps[0] <= altsyncram_1ma1:altsyncram2.q_b[0]
taps[1] <= altsyncram_1ma1:altsyncram2.q_b[1]
taps[2] <= altsyncram_1ma1:altsyncram2.q_b[2]
taps[3] <= altsyncram_1ma1:altsyncram2.q_b[3]
taps[4] <= altsyncram_1ma1:altsyncram2.q_b[4]
taps[5] <= altsyncram_1ma1:altsyncram2.q_b[5]
taps[6] <= altsyncram_1ma1:altsyncram2.q_b[6]
taps[7] <= altsyncram_1ma1:altsyncram2.q_b[7]
taps[8] <= altsyncram_1ma1:altsyncram2.q_b[8]
taps[9] <= altsyncram_1ma1:altsyncram2.q_b[9]
taps[10] <= altsyncram_1ma1:altsyncram2.q_b[10]
taps[11] <= altsyncram_1ma1:altsyncram2.q_b[11]
taps[12] <= altsyncram_1ma1:altsyncram2.q_b[12]
taps[13] <= altsyncram_1ma1:altsyncram2.q_b[13]
taps[14] <= altsyncram_1ma1:altsyncram2.q_b[14]
taps[15] <= altsyncram_1ma1:altsyncram2.q_b[15]


|top|canny_top:u_canny_top|canny3_sobel:u1_canny3_sobel|opr_3x3_1024x8:opr_3x3_1024x8_m0|shift1024x8:shift1024x8_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_1ma1:altsyncram2
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[8] => ram_block3a8.PORTAADDR8
address_a[8] => ram_block3a9.PORTAADDR8
address_a[8] => ram_block3a10.PORTAADDR8
address_a[8] => ram_block3a11.PORTAADDR8
address_a[8] => ram_block3a12.PORTAADDR8
address_a[8] => ram_block3a13.PORTAADDR8
address_a[8] => ram_block3a14.PORTAADDR8
address_a[8] => ram_block3a15.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[9] => ram_block3a8.PORTAADDR9
address_a[9] => ram_block3a9.PORTAADDR9
address_a[9] => ram_block3a10.PORTAADDR9
address_a[9] => ram_block3a11.PORTAADDR9
address_a[9] => ram_block3a12.PORTAADDR9
address_a[9] => ram_block3a13.PORTAADDR9
address_a[9] => ram_block3a14.PORTAADDR9
address_a[9] => ram_block3a15.PORTAADDR9
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[8] => ram_block3a8.PORTBADDR8
address_b[8] => ram_block3a9.PORTBADDR8
address_b[8] => ram_block3a10.PORTBADDR8
address_b[8] => ram_block3a11.PORTBADDR8
address_b[8] => ram_block3a12.PORTBADDR8
address_b[8] => ram_block3a13.PORTBADDR8
address_b[8] => ram_block3a14.PORTBADDR8
address_b[8] => ram_block3a15.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[9] => ram_block3a8.PORTBADDR9
address_b[9] => ram_block3a9.PORTBADDR9
address_b[9] => ram_block3a10.PORTBADDR9
address_b[9] => ram_block3a11.PORTBADDR9
address_b[9] => ram_block3a12.PORTBADDR9
address_b[9] => ram_block3a13.PORTBADDR9
address_b[9] => ram_block3a14.PORTBADDR9
address_b[9] => ram_block3a15.PORTBADDR9
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clocken0 => ram_block3a0.ENA0
clocken0 => ram_block3a1.ENA0
clocken0 => ram_block3a2.ENA0
clocken0 => ram_block3a3.ENA0
clocken0 => ram_block3a4.ENA0
clocken0 => ram_block3a5.ENA0
clocken0 => ram_block3a6.ENA0
clocken0 => ram_block3a7.ENA0
clocken0 => ram_block3a8.ENA0
clocken0 => ram_block3a9.ENA0
clocken0 => ram_block3a10.ENA0
clocken0 => ram_block3a11.ENA0
clocken0 => ram_block3a12.ENA0
clocken0 => ram_block3a13.ENA0
clocken0 => ram_block3a14.ENA0
clocken0 => ram_block3a15.ENA0
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
data_a[12] => ram_block3a12.PORTADATAIN
data_a[13] => ram_block3a13.PORTADATAIN
data_a[14] => ram_block3a14.PORTADATAIN
data_a[15] => ram_block3a15.PORTADATAIN
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a11.PORTAWE
wren_a => ram_block3a12.PORTAWE
wren_a => ram_block3a13.PORTAWE
wren_a => ram_block3a14.PORTAWE
wren_a => ram_block3a15.PORTAWE


|top|canny_top:u_canny_top|canny3_sobel:u1_canny3_sobel|opr_3x3_1024x8:opr_3x3_1024x8_m0|shift1024x8:shift1024x8_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_7vf:cntr1
clk_en => counter_reg_bit[9].IN0
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE


|top|canny_top:u_canny_top|canny3_sobel:u1_canny3_sobel|opr_3x3_1024x8:opr_3x3_1024x8_m0|shift1024x8:shift1024x8_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_7vf:cntr1|cmpr_7ic:cmpr4
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|top|canny_top:u_canny_top|canny4_NMS:u_canny4_NMS
clk => clk.IN1
Gx[0] => Add0.IN14
Gx[0] => Gx_x5[0].DATAIN
Gx[0] => Gx_x2[1].DATAIN
Gx[1] => Add0.IN13
Gx[1] => Gx_x5[1].DATAIN
Gx[1] => Gx_x2[2].DATAIN
Gx[2] => Add0.IN11
Gx[2] => Add0.IN12
Gx[2] => Gx_x2[3].DATAIN
Gx[3] => Add0.IN9
Gx[3] => Add0.IN10
Gx[3] => Gx_x2[4].DATAIN
Gx[4] => Add0.IN7
Gx[4] => Add0.IN8
Gx[4] => Gx_x2[5].DATAIN
Gx[5] => Add0.IN5
Gx[5] => Add0.IN6
Gx[5] => Gx_x2[6].DATAIN
Gx[6] => Add0.IN3
Gx[6] => Add0.IN4
Gx[6] => Gx_x2[7].DATAIN
Gx[7] => always1.IN0
Gy[0] => Add1.IN14
Gy[0] => Gy_x5[0].DATAIN
Gy[0] => Gy_x2[1].DATAIN
Gy[1] => Add1.IN13
Gy[1] => Gy_x5[1].DATAIN
Gy[1] => Gy_x2[2].DATAIN
Gy[2] => Add1.IN11
Gy[2] => Add1.IN12
Gy[2] => Gy_x2[3].DATAIN
Gy[3] => Add1.IN9
Gy[3] => Add1.IN10
Gy[3] => Gy_x2[4].DATAIN
Gy[4] => Add1.IN7
Gy[4] => Add1.IN8
Gy[4] => Gy_x2[5].DATAIN
Gy[5] => Add1.IN5
Gy[5] => Add1.IN6
Gy[5] => Gy_x2[6].DATAIN
Gy[6] => Add1.IN3
Gy[6] => Add1.IN4
Gy[6] => Gy_x2[7].DATAIN
Gy[7] => always1.IN1
Mxy[0] => Mxy[0].IN1
Mxy[1] => Mxy[1].IN1
Mxy[2] => Mxy[2].IN1
Mxy[3] => Mxy[3].IN1
Mxy[4] => Mxy[4].IN1
Mxy[5] => Mxy[5].IN1
Mxy[6] => Mxy[6].IN1
Mxy[7] => Mxy[7].IN1
sobel_hs => NMS_hs_r[0].DATAIN
sobel_vs => NMS_vs_r[0].DATAIN
sobel_de => sobel_de.IN1
NMS_data[0] <= NMS_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
NMS_data[1] <= NMS_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
NMS_data[2] <= NMS_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
NMS_data[3] <= NMS_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
NMS_data[4] <= NMS_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
NMS_data[5] <= NMS_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
NMS_data[6] <= NMS_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
NMS_data[7] <= NMS_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
NMS_hs <= NMS_hs_r[1].DB_MAX_OUTPUT_PORT_TYPE
NMS_vs <= NMS_vs_r[1].DB_MAX_OUTPUT_PORT_TYPE
NMS_de <= NMS_de_r[1].DB_MAX_OUTPUT_PORT_TYPE


|top|canny_top:u_canny_top|canny4_NMS:u_canny4_NMS|opr_3x3_1024x8:opr_3x3_1024x8_m0
din_vld => din_vld.IN1
clk => clk.IN1
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
a1[0] <= a1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a1[1] <= a1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a1[2] <= a1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a1[3] <= a1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a1[4] <= a1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a1[5] <= a1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a1[6] <= a1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a1[7] <= a1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a2[0] <= a2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a2[1] <= a2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a2[2] <= a2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a2[3] <= a2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a2[4] <= a2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a2[5] <= a2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a2[6] <= a2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a2[7] <= a2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a3[0] <= a3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a3[1] <= a3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a3[2] <= a3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a3[3] <= a3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a3[4] <= a3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a3[5] <= a3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a3[6] <= a3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a3[7] <= a3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a4[0] <= a4[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a4[1] <= a4[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a4[2] <= a4[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a4[3] <= a4[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a4[4] <= a4[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a4[5] <= a4[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a4[6] <= a4[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a4[7] <= a4[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a5[0] <= a5[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a5[1] <= a5[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a5[2] <= a5[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a5[3] <= a5[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a5[4] <= a5[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a5[5] <= a5[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a5[6] <= a5[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a5[7] <= a5[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a6[0] <= a6[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a6[1] <= a6[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a6[2] <= a6[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a6[3] <= a6[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a6[4] <= a6[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a6[5] <= a6[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a6[6] <= a6[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a6[7] <= a6[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a7[0] <= a7[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a7[1] <= a7[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a7[2] <= a7[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a7[3] <= a7[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a7[4] <= a7[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a7[5] <= a7[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a7[6] <= a7[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a7[7] <= a7[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a8[0] <= a8[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a8[1] <= a8[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a8[2] <= a8[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a8[3] <= a8[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a8[4] <= a8[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a8[5] <= a8[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a8[6] <= a8[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a8[7] <= a8[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a9[0] <= a9[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a9[1] <= a9[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a9[2] <= a9[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a9[3] <= a9[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a9[4] <= a9[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a9[5] <= a9[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a9[6] <= a9[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a9[7] <= a9[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|canny_top:u_canny_top|canny4_NMS:u_canny4_NMS|opr_3x3_1024x8:opr_3x3_1024x8_m0|shift1024x8:shift1024x8_m0
clken => clken.IN1
clock => clock.IN1
shiftin[0] => shiftin[0].IN1
shiftin[1] => shiftin[1].IN1
shiftin[2] => shiftin[2].IN1
shiftin[3] => shiftin[3].IN1
shiftin[4] => shiftin[4].IN1
shiftin[5] => shiftin[5].IN1
shiftin[6] => shiftin[6].IN1
shiftin[7] => shiftin[7].IN1
shiftout[0] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[1] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[2] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[3] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[4] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[5] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[6] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[7] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
taps0x[0] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[1] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[2] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[3] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[4] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[5] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[6] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[7] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[0] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[1] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[2] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[3] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[4] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[5] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[6] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[7] <= altshift_taps:ALTSHIFT_TAPS_component.taps


|top|canny_top:u_canny_top|canny4_NMS:u_canny4_NMS|opr_3x3_1024x8:opr_3x3_1024x8_m0|shift1024x8:shift1024x8_m0|altshift_taps:ALTSHIFT_TAPS_component
shiftin[0] => shift_taps_ksv:auto_generated.shiftin[0]
shiftin[1] => shift_taps_ksv:auto_generated.shiftin[1]
shiftin[2] => shift_taps_ksv:auto_generated.shiftin[2]
shiftin[3] => shift_taps_ksv:auto_generated.shiftin[3]
shiftin[4] => shift_taps_ksv:auto_generated.shiftin[4]
shiftin[5] => shift_taps_ksv:auto_generated.shiftin[5]
shiftin[6] => shift_taps_ksv:auto_generated.shiftin[6]
shiftin[7] => shift_taps_ksv:auto_generated.shiftin[7]
clock => shift_taps_ksv:auto_generated.clock
clken => shift_taps_ksv:auto_generated.clken
shiftout[0] <= shift_taps_ksv:auto_generated.shiftout[0]
shiftout[1] <= shift_taps_ksv:auto_generated.shiftout[1]
shiftout[2] <= shift_taps_ksv:auto_generated.shiftout[2]
shiftout[3] <= shift_taps_ksv:auto_generated.shiftout[3]
shiftout[4] <= shift_taps_ksv:auto_generated.shiftout[4]
shiftout[5] <= shift_taps_ksv:auto_generated.shiftout[5]
shiftout[6] <= shift_taps_ksv:auto_generated.shiftout[6]
shiftout[7] <= shift_taps_ksv:auto_generated.shiftout[7]
taps[0] <= shift_taps_ksv:auto_generated.taps[0]
taps[1] <= shift_taps_ksv:auto_generated.taps[1]
taps[2] <= shift_taps_ksv:auto_generated.taps[2]
taps[3] <= shift_taps_ksv:auto_generated.taps[3]
taps[4] <= shift_taps_ksv:auto_generated.taps[4]
taps[5] <= shift_taps_ksv:auto_generated.taps[5]
taps[6] <= shift_taps_ksv:auto_generated.taps[6]
taps[7] <= shift_taps_ksv:auto_generated.taps[7]
taps[8] <= shift_taps_ksv:auto_generated.taps[8]
taps[9] <= shift_taps_ksv:auto_generated.taps[9]
taps[10] <= shift_taps_ksv:auto_generated.taps[10]
taps[11] <= shift_taps_ksv:auto_generated.taps[11]
taps[12] <= shift_taps_ksv:auto_generated.taps[12]
taps[13] <= shift_taps_ksv:auto_generated.taps[13]
taps[14] <= shift_taps_ksv:auto_generated.taps[14]
taps[15] <= shift_taps_ksv:auto_generated.taps[15]
aclr => ~NO_FANOUT~


|top|canny_top:u_canny_top|canny4_NMS:u_canny4_NMS|opr_3x3_1024x8:opr_3x3_1024x8_m0|shift1024x8:shift1024x8_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated
clken => altsyncram_1ma1:altsyncram2.clocken0
clken => cntr_7vf:cntr1.clk_en
clock => altsyncram_1ma1:altsyncram2.clock0
clock => cntr_7vf:cntr1.clock
shiftin[0] => altsyncram_1ma1:altsyncram2.data_a[0]
shiftin[1] => altsyncram_1ma1:altsyncram2.data_a[1]
shiftin[2] => altsyncram_1ma1:altsyncram2.data_a[2]
shiftin[3] => altsyncram_1ma1:altsyncram2.data_a[3]
shiftin[4] => altsyncram_1ma1:altsyncram2.data_a[4]
shiftin[5] => altsyncram_1ma1:altsyncram2.data_a[5]
shiftin[6] => altsyncram_1ma1:altsyncram2.data_a[6]
shiftin[7] => altsyncram_1ma1:altsyncram2.data_a[7]
shiftout[0] <= altsyncram_1ma1:altsyncram2.q_b[8]
shiftout[1] <= altsyncram_1ma1:altsyncram2.q_b[9]
shiftout[2] <= altsyncram_1ma1:altsyncram2.q_b[10]
shiftout[3] <= altsyncram_1ma1:altsyncram2.q_b[11]
shiftout[4] <= altsyncram_1ma1:altsyncram2.q_b[12]
shiftout[5] <= altsyncram_1ma1:altsyncram2.q_b[13]
shiftout[6] <= altsyncram_1ma1:altsyncram2.q_b[14]
shiftout[7] <= altsyncram_1ma1:altsyncram2.q_b[15]
taps[0] <= altsyncram_1ma1:altsyncram2.q_b[0]
taps[1] <= altsyncram_1ma1:altsyncram2.q_b[1]
taps[2] <= altsyncram_1ma1:altsyncram2.q_b[2]
taps[3] <= altsyncram_1ma1:altsyncram2.q_b[3]
taps[4] <= altsyncram_1ma1:altsyncram2.q_b[4]
taps[5] <= altsyncram_1ma1:altsyncram2.q_b[5]
taps[6] <= altsyncram_1ma1:altsyncram2.q_b[6]
taps[7] <= altsyncram_1ma1:altsyncram2.q_b[7]
taps[8] <= altsyncram_1ma1:altsyncram2.q_b[8]
taps[9] <= altsyncram_1ma1:altsyncram2.q_b[9]
taps[10] <= altsyncram_1ma1:altsyncram2.q_b[10]
taps[11] <= altsyncram_1ma1:altsyncram2.q_b[11]
taps[12] <= altsyncram_1ma1:altsyncram2.q_b[12]
taps[13] <= altsyncram_1ma1:altsyncram2.q_b[13]
taps[14] <= altsyncram_1ma1:altsyncram2.q_b[14]
taps[15] <= altsyncram_1ma1:altsyncram2.q_b[15]


|top|canny_top:u_canny_top|canny4_NMS:u_canny4_NMS|opr_3x3_1024x8:opr_3x3_1024x8_m0|shift1024x8:shift1024x8_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_1ma1:altsyncram2
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[8] => ram_block3a8.PORTAADDR8
address_a[8] => ram_block3a9.PORTAADDR8
address_a[8] => ram_block3a10.PORTAADDR8
address_a[8] => ram_block3a11.PORTAADDR8
address_a[8] => ram_block3a12.PORTAADDR8
address_a[8] => ram_block3a13.PORTAADDR8
address_a[8] => ram_block3a14.PORTAADDR8
address_a[8] => ram_block3a15.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[9] => ram_block3a8.PORTAADDR9
address_a[9] => ram_block3a9.PORTAADDR9
address_a[9] => ram_block3a10.PORTAADDR9
address_a[9] => ram_block3a11.PORTAADDR9
address_a[9] => ram_block3a12.PORTAADDR9
address_a[9] => ram_block3a13.PORTAADDR9
address_a[9] => ram_block3a14.PORTAADDR9
address_a[9] => ram_block3a15.PORTAADDR9
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[8] => ram_block3a8.PORTBADDR8
address_b[8] => ram_block3a9.PORTBADDR8
address_b[8] => ram_block3a10.PORTBADDR8
address_b[8] => ram_block3a11.PORTBADDR8
address_b[8] => ram_block3a12.PORTBADDR8
address_b[8] => ram_block3a13.PORTBADDR8
address_b[8] => ram_block3a14.PORTBADDR8
address_b[8] => ram_block3a15.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[9] => ram_block3a8.PORTBADDR9
address_b[9] => ram_block3a9.PORTBADDR9
address_b[9] => ram_block3a10.PORTBADDR9
address_b[9] => ram_block3a11.PORTBADDR9
address_b[9] => ram_block3a12.PORTBADDR9
address_b[9] => ram_block3a13.PORTBADDR9
address_b[9] => ram_block3a14.PORTBADDR9
address_b[9] => ram_block3a15.PORTBADDR9
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clocken0 => ram_block3a0.ENA0
clocken0 => ram_block3a1.ENA0
clocken0 => ram_block3a2.ENA0
clocken0 => ram_block3a3.ENA0
clocken0 => ram_block3a4.ENA0
clocken0 => ram_block3a5.ENA0
clocken0 => ram_block3a6.ENA0
clocken0 => ram_block3a7.ENA0
clocken0 => ram_block3a8.ENA0
clocken0 => ram_block3a9.ENA0
clocken0 => ram_block3a10.ENA0
clocken0 => ram_block3a11.ENA0
clocken0 => ram_block3a12.ENA0
clocken0 => ram_block3a13.ENA0
clocken0 => ram_block3a14.ENA0
clocken0 => ram_block3a15.ENA0
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
data_a[12] => ram_block3a12.PORTADATAIN
data_a[13] => ram_block3a13.PORTADATAIN
data_a[14] => ram_block3a14.PORTADATAIN
data_a[15] => ram_block3a15.PORTADATAIN
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a11.PORTAWE
wren_a => ram_block3a12.PORTAWE
wren_a => ram_block3a13.PORTAWE
wren_a => ram_block3a14.PORTAWE
wren_a => ram_block3a15.PORTAWE


|top|canny_top:u_canny_top|canny4_NMS:u_canny4_NMS|opr_3x3_1024x8:opr_3x3_1024x8_m0|shift1024x8:shift1024x8_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_7vf:cntr1
clk_en => counter_reg_bit[9].IN0
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE


|top|canny_top:u_canny_top|canny4_NMS:u_canny4_NMS|opr_3x3_1024x8:opr_3x3_1024x8_m0|shift1024x8:shift1024x8_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_7vf:cntr1|cmpr_7ic:cmpr4
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|top|canny_top:u_canny_top|otus:u_otus
clock => clock.IN2
rst_n => rst_n.IN2
iGray_orig[0] => iGray_orig[0].IN1
iGray_orig[1] => iGray_orig[1].IN1
iGray_orig[2] => iGray_orig[2].IN1
iGray_orig[3] => iGray_orig[3].IN1
iGray_orig[4] => iGray_orig[4].IN1
iGray_orig[5] => iGray_orig[5].IN1
iGray_orig[6] => iGray_orig[6].IN1
iGray_orig[7] => iGray_orig[7].IN1
hs => ~NO_FANOUT~
vs => vs.IN1
de => de.IN1
T[0] <= T[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T[1] <= T[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T[2] <= T[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T[3] <= T[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T[4] <= T[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T[5] <= T[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T[6] <= T[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|canny_top:u_canny_top|otus:u_otus|histo:u_histo
clock => clock.IN4
rst_n => GrayAll2[0]~reg0.ACLR
rst_n => GrayAll2[1]~reg0.ACLR
rst_n => GrayAll2[2]~reg0.ACLR
rst_n => GrayAll2[3]~reg0.ACLR
rst_n => GrayAll2[4]~reg0.ACLR
rst_n => GrayAll2[5]~reg0.ACLR
rst_n => GrayAll2[6]~reg0.ACLR
rst_n => GrayAll2[7]~reg0.ACLR
rst_n => GrayAll2[8]~reg0.ACLR
rst_n => GrayAll2[9]~reg0.ACLR
rst_n => GrayAll2[10]~reg0.ACLR
rst_n => GrayAll2[11]~reg0.ACLR
rst_n => GrayAll2[12]~reg0.ACLR
rst_n => GrayAll2[13]~reg0.ACLR
rst_n => GrayAll2[14]~reg0.ACLR
rst_n => GrayAll2[15]~reg0.ACLR
rst_n => GrayAll2[16]~reg0.ACLR
rst_n => GrayAll2[17]~reg0.ACLR
rst_n => GrayAll2[18]~reg0.ACLR
rst_n => GrayAll2[19]~reg0.ACLR
rst_n => GrayAll2[20]~reg0.ACLR
rst_n => GrayAll2[21]~reg0.ACLR
rst_n => GrayAll2[22]~reg0.ACLR
rst_n => GrayAll1[0]~reg0.ACLR
rst_n => GrayAll1[1]~reg0.ACLR
rst_n => GrayAll1[2]~reg0.ACLR
rst_n => GrayAll1[3]~reg0.ACLR
rst_n => GrayAll1[4]~reg0.ACLR
rst_n => GrayAll1[5]~reg0.ACLR
rst_n => GrayAll1[6]~reg0.ACLR
rst_n => GrayAll1[7]~reg0.ACLR
rst_n => GrayAll1[8]~reg0.ACLR
rst_n => GrayAll1[9]~reg0.ACLR
rst_n => GrayAll1[10]~reg0.ACLR
rst_n => GrayAll1[11]~reg0.ACLR
rst_n => GrayAll1[12]~reg0.ACLR
rst_n => GrayAll1[13]~reg0.ACLR
rst_n => GrayAll1[14]~reg0.ACLR
rst_n => GrayAll1[15]~reg0.ACLR
rst_n => GrayAll1[16]~reg0.ACLR
rst_n => GrayAll1[17]~reg0.ACLR
rst_n => GrayAll1[18]~reg0.ACLR
rst_n => GrayAll1[19]~reg0.ACLR
rst_n => GrayAll1[20]~reg0.ACLR
rst_n => GrayAll1[21]~reg0.ACLR
rst_n => GrayAll1[22]~reg0.ACLR
rst_n => N2[0]~reg0.ACLR
rst_n => N2[1]~reg0.ACLR
rst_n => N2[2]~reg0.ACLR
rst_n => N2[3]~reg0.ACLR
rst_n => N2[4]~reg0.ACLR
rst_n => N2[5]~reg0.ACLR
rst_n => N2[6]~reg0.ACLR
rst_n => N2[7]~reg0.ACLR
rst_n => N2[8]~reg0.ACLR
rst_n => N2[9]~reg0.ACLR
rst_n => N2[10]~reg0.ACLR
rst_n => N2[11]~reg0.ACLR
rst_n => N2[12]~reg0.ACLR
rst_n => N2[13]~reg0.ACLR
rst_n => N2[14]~reg0.ACLR
rst_n => N2[15]~reg0.ACLR
rst_n => N2[16]~reg0.ACLR
rst_n => N2[17]~reg0.ACLR
rst_n => N2[18]~reg0.ACLR
rst_n => N2[19]~reg0.ACLR
rst_n => N1[0]~reg0.ACLR
rst_n => N1[1]~reg0.ACLR
rst_n => N1[2]~reg0.ACLR
rst_n => N1[3]~reg0.ACLR
rst_n => N1[4]~reg0.ACLR
rst_n => N1[5]~reg0.ACLR
rst_n => N1[6]~reg0.ACLR
rst_n => N1[7]~reg0.ACLR
rst_n => N1[8]~reg0.ACLR
rst_n => N1[9]~reg0.ACLR
rst_n => N1[10]~reg0.ACLR
rst_n => N1[11]~reg0.ACLR
rst_n => N1[12]~reg0.ACLR
rst_n => N1[13]~reg0.ACLR
rst_n => N1[14]~reg0.ACLR
rst_n => N1[15]~reg0.ACLR
rst_n => N1[16]~reg0.ACLR
rst_n => N1[17]~reg0.ACLR
rst_n => N1[18]~reg0.ACLR
rst_n => N1[19]~reg0.ACLR
rst_n => cnt128[0].ACLR
rst_n => cnt128[1].ACLR
rst_n => cnt128[2].ACLR
rst_n => cnt128[3].ACLR
rst_n => cnt128[4].ACLR
rst_n => cnt128[5].ACLR
rst_n => cnt128[6].ACLR
rst_n => num128[0].ACLR
rst_n => num128[1].ACLR
rst_n => num128[2].ACLR
rst_n => num128[3].ACLR
rst_n => num128[4].ACLR
rst_n => num128[5].ACLR
rst_n => num128[6].ACLR
rst_n => histo_sum[0].PRESET
rst_n => histo_sum[1].ACLR
rst_n => histo_sum[2].ACLR
rst_n => histo_sum[3].ACLR
rst_n => histo_sum[4].ACLR
rst_n => histo_sum[5].ACLR
rst_n => histo_sum[6].ACLR
rst_n => histo_sum[7].ACLR
rst_n => histo_sum[8].ACLR
rst_n => histo_sum[9].ACLR
rst_n => histo_sum[10].ACLR
rst_n => histo_sum[11].ACLR
rst_n => grayArr_sum[0].ACLR
rst_n => grayArr_sum[1].ACLR
rst_n => grayArr_sum[2].ACLR
rst_n => grayArr_sum[3].ACLR
rst_n => grayArr_sum[4].ACLR
rst_n => grayArr_sum[5].ACLR
rst_n => grayArr_sum[6].ACLR
rst_n => grayArr_sum[7].ACLR
rst_n => grayArr_sum[8].ACLR
rst_n => grayArr_sum[9].ACLR
rst_n => grayArr_sum[10].ACLR
rst_n => grayArr_sum[11].ACLR
rst_n => grayArr_sum[12].ACLR
rst_n => grayArr_sum[13].ACLR
rst_n => grayArr_sum[14].ACLR
rst_n => grayArr_sum[15].ACLR
rst_n => grayArr_sum[16].ACLR
rst_n => state~3.DATAIN
iGray_orig[0] => iGray[0].DATAA
iGray_orig[1] => iGray[1].DATAA
iGray_orig[2] => iGray[2].DATAA
iGray_orig[3] => iGray[3].DATAA
iGray_orig[4] => iGray[4].DATAA
iGray_orig[5] => iGray[5].DATAA
iGray_orig[6] => iGray[6].DATAA
iGray_orig[7] => iGray[6].OUTPUTSELECT
iGray_orig[7] => iGray[5].OUTPUTSELECT
iGray_orig[7] => iGray[4].OUTPUTSELECT
iGray_orig[7] => iGray[3].OUTPUTSELECT
iGray_orig[7] => iGray[2].OUTPUTSELECT
iGray_orig[7] => iGray[1].OUTPUTSELECT
iGray_orig[7] => iGray[0].OUTPUTSELECT
hs => ~NO_FANOUT~
vs => vs.IN1
de => de.IN1
dsp_vld <= flag_deposit_d2.DB_MAX_OUTPUT_PORT_TYPE
N1[0] <= N1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
N1[1] <= N1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
N1[2] <= N1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
N1[3] <= N1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
N1[4] <= N1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
N1[5] <= N1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
N1[6] <= N1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
N1[7] <= N1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
N1[8] <= N1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
N1[9] <= N1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
N1[10] <= N1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
N1[11] <= N1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
N1[12] <= N1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
N1[13] <= N1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
N1[14] <= N1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
N1[15] <= N1[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
N1[16] <= N1[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
N1[17] <= N1[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
N1[18] <= N1[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
N1[19] <= N1[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
N2[0] <= N2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
N2[1] <= N2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
N2[2] <= N2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
N2[3] <= N2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
N2[4] <= N2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
N2[5] <= N2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
N2[6] <= N2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
N2[7] <= N2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
N2[8] <= N2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
N2[9] <= N2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
N2[10] <= N2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
N2[11] <= N2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
N2[12] <= N2[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
N2[13] <= N2[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
N2[14] <= N2[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
N2[15] <= N2[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
N2[16] <= N2[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
N2[17] <= N2[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
N2[18] <= N2[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
N2[19] <= N2[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GrayAll1[0] <= GrayAll1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GrayAll1[1] <= GrayAll1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GrayAll1[2] <= GrayAll1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GrayAll1[3] <= GrayAll1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GrayAll1[4] <= GrayAll1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GrayAll1[5] <= GrayAll1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GrayAll1[6] <= GrayAll1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GrayAll1[7] <= GrayAll1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GrayAll1[8] <= GrayAll1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GrayAll1[9] <= GrayAll1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GrayAll1[10] <= GrayAll1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GrayAll1[11] <= GrayAll1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GrayAll1[12] <= GrayAll1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GrayAll1[13] <= GrayAll1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GrayAll1[14] <= GrayAll1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GrayAll1[15] <= GrayAll1[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GrayAll1[16] <= GrayAll1[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GrayAll1[17] <= GrayAll1[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GrayAll1[18] <= GrayAll1[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GrayAll1[19] <= GrayAll1[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GrayAll1[20] <= GrayAll1[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GrayAll1[21] <= GrayAll1[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GrayAll1[22] <= GrayAll1[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GrayAll2[0] <= GrayAll2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GrayAll2[1] <= GrayAll2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GrayAll2[2] <= GrayAll2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GrayAll2[3] <= GrayAll2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GrayAll2[4] <= GrayAll2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GrayAll2[5] <= GrayAll2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GrayAll2[6] <= GrayAll2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GrayAll2[7] <= GrayAll2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GrayAll2[8] <= GrayAll2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GrayAll2[9] <= GrayAll2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GrayAll2[10] <= GrayAll2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GrayAll2[11] <= GrayAll2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GrayAll2[12] <= GrayAll2[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GrayAll2[13] <= GrayAll2[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GrayAll2[14] <= GrayAll2[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GrayAll2[15] <= GrayAll2[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GrayAll2[16] <= GrayAll2[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GrayAll2[17] <= GrayAll2[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GrayAll2[18] <= GrayAll2[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GrayAll2[19] <= GrayAll2[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GrayAll2[20] <= GrayAll2[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GrayAll2[21] <= GrayAll2[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GrayAll2[22] <= GrayAll2[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
finish_clear <= finish_clear.DB_MAX_OUTPUT_PORT_TYPE


|top|canny_top:u_canny_top|otus:u_otus|histo:u_histo|ram2p_128x20b:histogram
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b
q[18] <= altsyncram:altsyncram_component.q_b
q[19] <= altsyncram:altsyncram_component.q_b


|top|canny_top:u_canny_top|otus:u_otus|histo:u_histo|ram2p_128x20b:histogram|altsyncram:altsyncram_component
wren_a => altsyncram_a5o1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_a5o1:auto_generated.data_a[0]
data_a[1] => altsyncram_a5o1:auto_generated.data_a[1]
data_a[2] => altsyncram_a5o1:auto_generated.data_a[2]
data_a[3] => altsyncram_a5o1:auto_generated.data_a[3]
data_a[4] => altsyncram_a5o1:auto_generated.data_a[4]
data_a[5] => altsyncram_a5o1:auto_generated.data_a[5]
data_a[6] => altsyncram_a5o1:auto_generated.data_a[6]
data_a[7] => altsyncram_a5o1:auto_generated.data_a[7]
data_a[8] => altsyncram_a5o1:auto_generated.data_a[8]
data_a[9] => altsyncram_a5o1:auto_generated.data_a[9]
data_a[10] => altsyncram_a5o1:auto_generated.data_a[10]
data_a[11] => altsyncram_a5o1:auto_generated.data_a[11]
data_a[12] => altsyncram_a5o1:auto_generated.data_a[12]
data_a[13] => altsyncram_a5o1:auto_generated.data_a[13]
data_a[14] => altsyncram_a5o1:auto_generated.data_a[14]
data_a[15] => altsyncram_a5o1:auto_generated.data_a[15]
data_a[16] => altsyncram_a5o1:auto_generated.data_a[16]
data_a[17] => altsyncram_a5o1:auto_generated.data_a[17]
data_a[18] => altsyncram_a5o1:auto_generated.data_a[18]
data_a[19] => altsyncram_a5o1:auto_generated.data_a[19]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
address_a[0] => altsyncram_a5o1:auto_generated.address_a[0]
address_a[1] => altsyncram_a5o1:auto_generated.address_a[1]
address_a[2] => altsyncram_a5o1:auto_generated.address_a[2]
address_a[3] => altsyncram_a5o1:auto_generated.address_a[3]
address_a[4] => altsyncram_a5o1:auto_generated.address_a[4]
address_a[5] => altsyncram_a5o1:auto_generated.address_a[5]
address_a[6] => altsyncram_a5o1:auto_generated.address_a[6]
address_b[0] => altsyncram_a5o1:auto_generated.address_b[0]
address_b[1] => altsyncram_a5o1:auto_generated.address_b[1]
address_b[2] => altsyncram_a5o1:auto_generated.address_b[2]
address_b[3] => altsyncram_a5o1:auto_generated.address_b[3]
address_b[4] => altsyncram_a5o1:auto_generated.address_b[4]
address_b[5] => altsyncram_a5o1:auto_generated.address_b[5]
address_b[6] => altsyncram_a5o1:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_a5o1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_b[0] <= altsyncram_a5o1:auto_generated.q_b[0]
q_b[1] <= altsyncram_a5o1:auto_generated.q_b[1]
q_b[2] <= altsyncram_a5o1:auto_generated.q_b[2]
q_b[3] <= altsyncram_a5o1:auto_generated.q_b[3]
q_b[4] <= altsyncram_a5o1:auto_generated.q_b[4]
q_b[5] <= altsyncram_a5o1:auto_generated.q_b[5]
q_b[6] <= altsyncram_a5o1:auto_generated.q_b[6]
q_b[7] <= altsyncram_a5o1:auto_generated.q_b[7]
q_b[8] <= altsyncram_a5o1:auto_generated.q_b[8]
q_b[9] <= altsyncram_a5o1:auto_generated.q_b[9]
q_b[10] <= altsyncram_a5o1:auto_generated.q_b[10]
q_b[11] <= altsyncram_a5o1:auto_generated.q_b[11]
q_b[12] <= altsyncram_a5o1:auto_generated.q_b[12]
q_b[13] <= altsyncram_a5o1:auto_generated.q_b[13]
q_b[14] <= altsyncram_a5o1:auto_generated.q_b[14]
q_b[15] <= altsyncram_a5o1:auto_generated.q_b[15]
q_b[16] <= altsyncram_a5o1:auto_generated.q_b[16]
q_b[17] <= altsyncram_a5o1:auto_generated.q_b[17]
q_b[18] <= altsyncram_a5o1:auto_generated.q_b[18]
q_b[19] <= altsyncram_a5o1:auto_generated.q_b[19]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|canny_top:u_canny_top|otus:u_otus|histo:u_histo|ram2p_128x20b:histogram|altsyncram:altsyncram_component|altsyncram_a5o1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE


|top|canny_top:u_canny_top|otus:u_otus|histo:u_histo|ram2p_128x20b:grayArr
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b
q[18] <= altsyncram:altsyncram_component.q_b
q[19] <= altsyncram:altsyncram_component.q_b


|top|canny_top:u_canny_top|otus:u_otus|histo:u_histo|ram2p_128x20b:grayArr|altsyncram:altsyncram_component
wren_a => altsyncram_a5o1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_a5o1:auto_generated.data_a[0]
data_a[1] => altsyncram_a5o1:auto_generated.data_a[1]
data_a[2] => altsyncram_a5o1:auto_generated.data_a[2]
data_a[3] => altsyncram_a5o1:auto_generated.data_a[3]
data_a[4] => altsyncram_a5o1:auto_generated.data_a[4]
data_a[5] => altsyncram_a5o1:auto_generated.data_a[5]
data_a[6] => altsyncram_a5o1:auto_generated.data_a[6]
data_a[7] => altsyncram_a5o1:auto_generated.data_a[7]
data_a[8] => altsyncram_a5o1:auto_generated.data_a[8]
data_a[9] => altsyncram_a5o1:auto_generated.data_a[9]
data_a[10] => altsyncram_a5o1:auto_generated.data_a[10]
data_a[11] => altsyncram_a5o1:auto_generated.data_a[11]
data_a[12] => altsyncram_a5o1:auto_generated.data_a[12]
data_a[13] => altsyncram_a5o1:auto_generated.data_a[13]
data_a[14] => altsyncram_a5o1:auto_generated.data_a[14]
data_a[15] => altsyncram_a5o1:auto_generated.data_a[15]
data_a[16] => altsyncram_a5o1:auto_generated.data_a[16]
data_a[17] => altsyncram_a5o1:auto_generated.data_a[17]
data_a[18] => altsyncram_a5o1:auto_generated.data_a[18]
data_a[19] => altsyncram_a5o1:auto_generated.data_a[19]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
address_a[0] => altsyncram_a5o1:auto_generated.address_a[0]
address_a[1] => altsyncram_a5o1:auto_generated.address_a[1]
address_a[2] => altsyncram_a5o1:auto_generated.address_a[2]
address_a[3] => altsyncram_a5o1:auto_generated.address_a[3]
address_a[4] => altsyncram_a5o1:auto_generated.address_a[4]
address_a[5] => altsyncram_a5o1:auto_generated.address_a[5]
address_a[6] => altsyncram_a5o1:auto_generated.address_a[6]
address_b[0] => altsyncram_a5o1:auto_generated.address_b[0]
address_b[1] => altsyncram_a5o1:auto_generated.address_b[1]
address_b[2] => altsyncram_a5o1:auto_generated.address_b[2]
address_b[3] => altsyncram_a5o1:auto_generated.address_b[3]
address_b[4] => altsyncram_a5o1:auto_generated.address_b[4]
address_b[5] => altsyncram_a5o1:auto_generated.address_b[5]
address_b[6] => altsyncram_a5o1:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_a5o1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_b[0] <= altsyncram_a5o1:auto_generated.q_b[0]
q_b[1] <= altsyncram_a5o1:auto_generated.q_b[1]
q_b[2] <= altsyncram_a5o1:auto_generated.q_b[2]
q_b[3] <= altsyncram_a5o1:auto_generated.q_b[3]
q_b[4] <= altsyncram_a5o1:auto_generated.q_b[4]
q_b[5] <= altsyncram_a5o1:auto_generated.q_b[5]
q_b[6] <= altsyncram_a5o1:auto_generated.q_b[6]
q_b[7] <= altsyncram_a5o1:auto_generated.q_b[7]
q_b[8] <= altsyncram_a5o1:auto_generated.q_b[8]
q_b[9] <= altsyncram_a5o1:auto_generated.q_b[9]
q_b[10] <= altsyncram_a5o1:auto_generated.q_b[10]
q_b[11] <= altsyncram_a5o1:auto_generated.q_b[11]
q_b[12] <= altsyncram_a5o1:auto_generated.q_b[12]
q_b[13] <= altsyncram_a5o1:auto_generated.q_b[13]
q_b[14] <= altsyncram_a5o1:auto_generated.q_b[14]
q_b[15] <= altsyncram_a5o1:auto_generated.q_b[15]
q_b[16] <= altsyncram_a5o1:auto_generated.q_b[16]
q_b[17] <= altsyncram_a5o1:auto_generated.q_b[17]
q_b[18] <= altsyncram_a5o1:auto_generated.q_b[18]
q_b[19] <= altsyncram_a5o1:auto_generated.q_b[19]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|canny_top:u_canny_top|otus:u_otus|histo:u_histo|ram2p_128x20b:grayArr|altsyncram:altsyncram_component|altsyncram_a5o1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE


|top|canny_top:u_canny_top|otus:u_otus|histo:u_histo|getNegPos:u_getNegPos_vs
clk => iData_d1.CLK
iData => oPos.IN1
iData => iData_d1.DATAIN
iData => oNeg.IN1
oNeg <= oNeg.DB_MAX_OUTPUT_PORT_TYPE
oPos <= oPos.DB_MAX_OUTPUT_PORT_TYPE


|top|canny_top:u_canny_top|otus:u_otus|histo:u_histo|getNegPos:u_getNegPos_de
clk => iData_d1.CLK
iData => oPos.IN1
iData => iData_d1.DATAIN
iData => oNeg.IN1
oNeg <= oNeg.DB_MAX_OUTPUT_PORT_TYPE
oPos <= oPos.DB_MAX_OUTPUT_PORT_TYPE


|top|canny_top:u_canny_top|otus:u_otus|otus_dsp:u_otus_dsp
clock => T_otus[0]~reg0.CLK
clock => T_otus[1]~reg0.CLK
clock => T_otus[2]~reg0.CLK
clock => T_otus[3]~reg0.CLK
clock => T_otus[4]~reg0.CLK
clock => T_otus[5]~reg0.CLK
clock => T_otus[6]~reg0.CLK
clock => SIGMA_max[0].CLK
clock => SIGMA_max[1].CLK
clock => SIGMA_max[2].CLK
clock => SIGMA_max[3].CLK
clock => SIGMA_max[4].CLK
clock => SIGMA_max[5].CLK
clock => SIGMA_max[6].CLK
clock => SIGMA_max[7].CLK
clock => SIGMA_max[8].CLK
clock => SIGMA_max[9].CLK
clock => SIGMA_max[10].CLK
clock => SIGMA_max[11].CLK
clock => SIGMA_max[12].CLK
clock => SIGMA_max[13].CLK
clock => SIGMA_max[14].CLK
clock => SIGMA_max[15].CLK
clock => SIGMA_max[16].CLK
clock => SIGMA_max[17].CLK
clock => SIGMA_max[18].CLK
clock => SIGMA_max[19].CLK
clock => SIGMA_max[20].CLK
clock => SIGMA_max[21].CLK
clock => SIGMA_max[22].CLK
clock => SIGMA_max[23].CLK
clock => SIGMA_max[24].CLK
clock => SIGMA_max[25].CLK
clock => SIGMA_max[26].CLK
clock => SIGMA_max[27].CLK
clock => SIGMA_max[28].CLK
clock => SIGMA_max[29].CLK
clock => SIGMA_max[30].CLK
clock => SIGMA_max[31].CLK
clock => SIGMA_max[32].CLK
clock => SIGMA_max[33].CLK
clock => SIGMA_max[34].CLK
clock => SIGMA_max[35].CLK
clock => SIGMA_max[36].CLK
clock => SIGMA_max[37].CLK
clock => SIGMA_max[38].CLK
clock => SIGMA_max[39].CLK
clock => SIGMA_max[40].CLK
clock => SIGMA_max[41].CLK
clock => SIGMA_max[42].CLK
clock => SIGMA_max[43].CLK
clock => SIGMA_max[44].CLK
clock => SIGMA_max[45].CLK
clock => SIGMA_max[46].CLK
clock => SIGMA_max[47].CLK
clock => SIGMA_max[48].CLK
clock => SIGMA_max[49].CLK
clock => SIGMA_max[50].CLK
clock => SIGMA_max[51].CLK
clock => SIGMA_max[52].CLK
clock => SIGMA_max[53].CLK
clock => SIGMA_max[54].CLK
clock => SIGMA_max[55].CLK
clock => SIGMA_max[56].CLK
clock => SIGMA_max[57].CLK
clock => SIGMA_max[58].CLK
clock => SIGMA_max[59].CLK
clock => SIGMA_max[60].CLK
clock => SIGMA_max[61].CLK
clock => SIGMA_max[62].CLK
clock => SIGMA_max[63].CLK
clock => Tmax[0].CLK
clock => Tmax[1].CLK
clock => Tmax[2].CLK
clock => Tmax[3].CLK
clock => Tmax[4].CLK
clock => Tmax[5].CLK
clock => Tmax[6].CLK
clock => MUL[0].CLK
clock => MUL[1].CLK
clock => MUL[2].CLK
clock => MUL[3].CLK
clock => MUL[4].CLK
clock => MUL[5].CLK
clock => MUL[6].CLK
clock => MUL[7].CLK
clock => MUL[8].CLK
clock => MUL[9].CLK
clock => MUL[10].CLK
clock => MUL[11].CLK
clock => MUL[12].CLK
clock => MUL[13].CLK
clock => MUL[14].CLK
clock => MUL[15].CLK
clock => MUL[16].CLK
clock => MUL[17].CLK
clock => MUL[18].CLK
clock => MUL[19].CLK
clock => MUL[20].CLK
clock => MUL[21].CLK
clock => MUL[22].CLK
clock => MUL[23].CLK
clock => MUL[24].CLK
clock => MUL[25].CLK
clock => MUL[26].CLK
clock => MUL[27].CLK
clock => MUL[28].CLK
clock => MUL[29].CLK
clock => MUL[30].CLK
clock => MUL[31].CLK
clock => DIV1[0].CLK
clock => DIV1[1].CLK
clock => DIV1[2].CLK
clock => DIV1[3].CLK
clock => DIV1[4].CLK
clock => DIV1[5].CLK
clock => DIV1[6].CLK
clock => DIV1[7].CLK
clock => DIV1[8].CLK
clock => DIV1[9].CLK
clock => DIV1[10].CLK
clock => DIV1[11].CLK
clock => DIV1[12].CLK
clock => DIV1[13].CLK
clock => DIV1[14].CLK
clock => DIV1[15].CLK
clock => DIV1[16].CLK
clock => DIV1[17].CLK
clock => DIV1[18].CLK
clock => DIV1[19].CLK
clock => DIV1[20].CLK
clock => DIV1[21].CLK
clock => DIV1[22].CLK
clock => DIV2[0].CLK
clock => DIV2[1].CLK
clock => DIV2[2].CLK
clock => DIV2[3].CLK
clock => DIV2[4].CLK
clock => DIV2[5].CLK
clock => DIV2[6].CLK
clock => DIV2[7].CLK
clock => DIV2[8].CLK
clock => DIV2[9].CLK
clock => DIV2[10].CLK
clock => DIV2[11].CLK
clock => DIV2[12].CLK
clock => DIV2[13].CLK
clock => DIV2[14].CLK
clock => DIV2[15].CLK
clock => DIV2[16].CLK
clock => DIV2[17].CLK
clock => DIV2[18].CLK
clock => DIV2[19].CLK
clock => DIV2[20].CLK
clock => DIV2[21].CLK
clock => DIV2[22].CLK
clock => SUB_u23[0].CLK
clock => SUB_u23[1].CLK
clock => SUB_u23[2].CLK
clock => SUB_u23[3].CLK
clock => SUB_u23[4].CLK
clock => SUB_u23[5].CLK
clock => SUB_u23[6].CLK
clock => SUB_u23[7].CLK
clock => SUB_u23[8].CLK
clock => SUB_u23[9].CLK
clock => SUB_u23[10].CLK
clock => SUB_u23[11].CLK
clock => SUB_u23[12].CLK
clock => SUB_u23[13].CLK
clock => SUB_u23[14].CLK
clock => SUB_u23[15].CLK
clock => SUBB[0].CLK
clock => SUBB[1].CLK
clock => SUBB[2].CLK
clock => SUBB[3].CLK
clock => SUBB[4].CLK
clock => SUBB[5].CLK
clock => SUBB[6].CLK
clock => SUBB[7].CLK
clock => SUBB[8].CLK
clock => SUBB[9].CLK
clock => SUBB[10].CLK
clock => SUBB[11].CLK
clock => SUBB[12].CLK
clock => SUBB[13].CLK
clock => SUBB[14].CLK
clock => SUBB[15].CLK
clock => SUBB[16].CLK
clock => SUBB[17].CLK
clock => SUBB[18].CLK
clock => SUBB[19].CLK
clock => SUBB[20].CLK
clock => SUBB[21].CLK
clock => SUBB[22].CLK
clock => SUBB[23].CLK
clock => SUBB[24].CLK
clock => SUBB[25].CLK
clock => SUBB[26].CLK
clock => SUBB[27].CLK
clock => SUBB[28].CLK
clock => SUBB[29].CLK
clock => SUBB[30].CLK
clock => SUBB[31].CLK
clock => SIGMA[0].CLK
clock => SIGMA[1].CLK
clock => SIGMA[2].CLK
clock => SIGMA[3].CLK
clock => SIGMA[4].CLK
clock => SIGMA[5].CLK
clock => SIGMA[6].CLK
clock => SIGMA[7].CLK
clock => SIGMA[8].CLK
clock => SIGMA[9].CLK
clock => SIGMA[10].CLK
clock => SIGMA[11].CLK
clock => SIGMA[12].CLK
clock => SIGMA[13].CLK
clock => SIGMA[14].CLK
clock => SIGMA[15].CLK
clock => SIGMA[16].CLK
clock => SIGMA[17].CLK
clock => SIGMA[18].CLK
clock => SIGMA[19].CLK
clock => SIGMA[20].CLK
clock => SIGMA[21].CLK
clock => SIGMA[22].CLK
clock => SIGMA[23].CLK
clock => SIGMA[24].CLK
clock => SIGMA[25].CLK
clock => SIGMA[26].CLK
clock => SIGMA[27].CLK
clock => SIGMA[28].CLK
clock => SIGMA[29].CLK
clock => SIGMA[30].CLK
clock => SIGMA[31].CLK
clock => SIGMA[32].CLK
clock => SIGMA[33].CLK
clock => SIGMA[34].CLK
clock => SIGMA[35].CLK
clock => SIGMA[36].CLK
clock => SIGMA[37].CLK
clock => SIGMA[38].CLK
clock => SIGMA[39].CLK
clock => SIGMA[40].CLK
clock => SIGMA[41].CLK
clock => SIGMA[42].CLK
clock => SIGMA[43].CLK
clock => SIGMA[44].CLK
clock => SIGMA[45].CLK
clock => SIGMA[46].CLK
clock => SIGMA[47].CLK
clock => SIGMA[48].CLK
clock => SIGMA[49].CLK
clock => SIGMA[50].CLK
clock => SIGMA[51].CLK
clock => SIGMA[52].CLK
clock => SIGMA[53].CLK
clock => SIGMA[54].CLK
clock => SIGMA[55].CLK
clock => SIGMA[56].CLK
clock => SIGMA[57].CLK
clock => SIGMA[58].CLK
clock => SIGMA[59].CLK
clock => SIGMA[60].CLK
clock => SIGMA[61].CLK
clock => SIGMA[62].CLK
clock => SIGMA[63].CLK
clock => busy.CLK
clock => num128[0].CLK
clock => num128[1].CLK
clock => num128[2].CLK
clock => num128[3].CLK
clock => num128[4].CLK
clock => num128[5].CLK
clock => num128[6].CLK
clock => cnt128[0].CLK
clock => cnt128[1].CLK
clock => cnt128[2].CLK
clock => cnt128[3].CLK
clock => cnt128[4].CLK
clock => cnt128[5].CLK
clock => cnt128[6].CLK
clock => GA2[0].CLK
clock => GA2[1].CLK
clock => GA2[2].CLK
clock => GA2[3].CLK
clock => GA2[4].CLK
clock => GA2[5].CLK
clock => GA2[6].CLK
clock => GA2[7].CLK
clock => GA2[8].CLK
clock => GA2[9].CLK
clock => GA2[10].CLK
clock => GA2[11].CLK
clock => GA2[12].CLK
clock => GA2[13].CLK
clock => GA2[14].CLK
clock => GA2[15].CLK
clock => GA2[16].CLK
clock => GA2[17].CLK
clock => GA2[18].CLK
clock => GA2[19].CLK
clock => GA2[20].CLK
clock => GA2[21].CLK
clock => GA2[22].CLK
clock => GA1[0].CLK
clock => GA1[1].CLK
clock => GA1[2].CLK
clock => GA1[3].CLK
clock => GA1[4].CLK
clock => GA1[5].CLK
clock => GA1[6].CLK
clock => GA1[7].CLK
clock => GA1[8].CLK
clock => GA1[9].CLK
clock => GA1[10].CLK
clock => GA1[11].CLK
clock => GA1[12].CLK
clock => GA1[13].CLK
clock => GA1[14].CLK
clock => GA1[15].CLK
clock => GA1[16].CLK
clock => GA1[17].CLK
clock => GA1[18].CLK
clock => GA1[19].CLK
clock => GA1[20].CLK
clock => GA1[21].CLK
clock => GA1[22].CLK
clock => N2[0].CLK
clock => N2[1].CLK
clock => N2[2].CLK
clock => N2[3].CLK
clock => N2[4].CLK
clock => N2[5].CLK
clock => N2[6].CLK
clock => N2[7].CLK
clock => N2[8].CLK
clock => N2[9].CLK
clock => N2[10].CLK
clock => N2[11].CLK
clock => N2[12].CLK
clock => N2[13].CLK
clock => N2[14].CLK
clock => N2[15].CLK
clock => N1[0].CLK
clock => N1[1].CLK
clock => N1[2].CLK
clock => N1[3].CLK
clock => N1[4].CLK
clock => N1[5].CLK
clock => N1[6].CLK
clock => N1[7].CLK
clock => N1[8].CLK
clock => N1[9].CLK
clock => N1[10].CLK
clock => N1[11].CLK
clock => N1[12].CLK
clock => N1[13].CLK
clock => N1[14].CLK
clock => N1[15].CLK
rst_n => SIGMA_max[0].ACLR
rst_n => SIGMA_max[1].ACLR
rst_n => SIGMA_max[2].ACLR
rst_n => SIGMA_max[3].ACLR
rst_n => SIGMA_max[4].ACLR
rst_n => SIGMA_max[5].ACLR
rst_n => SIGMA_max[6].ACLR
rst_n => SIGMA_max[7].ACLR
rst_n => SIGMA_max[8].ACLR
rst_n => SIGMA_max[9].ACLR
rst_n => SIGMA_max[10].ACLR
rst_n => SIGMA_max[11].ACLR
rst_n => SIGMA_max[12].ACLR
rst_n => SIGMA_max[13].ACLR
rst_n => SIGMA_max[14].ACLR
rst_n => SIGMA_max[15].ACLR
rst_n => SIGMA_max[16].ACLR
rst_n => SIGMA_max[17].ACLR
rst_n => SIGMA_max[18].ACLR
rst_n => SIGMA_max[19].ACLR
rst_n => SIGMA_max[20].ACLR
rst_n => SIGMA_max[21].ACLR
rst_n => SIGMA_max[22].ACLR
rst_n => SIGMA_max[23].ACLR
rst_n => SIGMA_max[24].ACLR
rst_n => SIGMA_max[25].ACLR
rst_n => SIGMA_max[26].ACLR
rst_n => SIGMA_max[27].ACLR
rst_n => SIGMA_max[28].ACLR
rst_n => SIGMA_max[29].ACLR
rst_n => SIGMA_max[30].ACLR
rst_n => SIGMA_max[31].ACLR
rst_n => SIGMA_max[32].ACLR
rst_n => SIGMA_max[33].ACLR
rst_n => SIGMA_max[34].ACLR
rst_n => SIGMA_max[35].ACLR
rst_n => SIGMA_max[36].ACLR
rst_n => SIGMA_max[37].ACLR
rst_n => SIGMA_max[38].ACLR
rst_n => SIGMA_max[39].ACLR
rst_n => SIGMA_max[40].ACLR
rst_n => SIGMA_max[41].ACLR
rst_n => SIGMA_max[42].ACLR
rst_n => SIGMA_max[43].ACLR
rst_n => SIGMA_max[44].ACLR
rst_n => SIGMA_max[45].ACLR
rst_n => SIGMA_max[46].ACLR
rst_n => SIGMA_max[47].ACLR
rst_n => SIGMA_max[48].ACLR
rst_n => SIGMA_max[49].ACLR
rst_n => SIGMA_max[50].ACLR
rst_n => SIGMA_max[51].ACLR
rst_n => SIGMA_max[52].ACLR
rst_n => SIGMA_max[53].ACLR
rst_n => SIGMA_max[54].ACLR
rst_n => SIGMA_max[55].ACLR
rst_n => SIGMA_max[56].ACLR
rst_n => SIGMA_max[57].ACLR
rst_n => SIGMA_max[58].ACLR
rst_n => SIGMA_max[59].ACLR
rst_n => SIGMA_max[60].ACLR
rst_n => SIGMA_max[61].ACLR
rst_n => SIGMA_max[62].ACLR
rst_n => SIGMA_max[63].ACLR
rst_n => Tmax[0].ACLR
rst_n => Tmax[1].ACLR
rst_n => Tmax[2].ACLR
rst_n => Tmax[3].ACLR
rst_n => Tmax[4].ACLR
rst_n => Tmax[5].ACLR
rst_n => Tmax[6].ACLR
rst_n => cnt128[0].ACLR
rst_n => cnt128[1].ACLR
rst_n => cnt128[2].ACLR
rst_n => cnt128[3].ACLR
rst_n => cnt128[4].ACLR
rst_n => cnt128[5].ACLR
rst_n => cnt128[6].ACLR
rst_n => num128[0].PRESET
rst_n => num128[1].PRESET
rst_n => num128[2].PRESET
rst_n => num128[3].PRESET
rst_n => num128[4].PRESET
rst_n => num128[5].PRESET
rst_n => num128[6].PRESET
rst_n => busy.ACLR
dsp_vld => num128.OUTPUTSELECT
dsp_vld => num128.OUTPUTSELECT
dsp_vld => num128.OUTPUTSELECT
dsp_vld => num128.OUTPUTSELECT
dsp_vld => num128.OUTPUTSELECT
dsp_vld => num128.OUTPUTSELECT
dsp_vld => num128.OUTPUTSELECT
dsp_vld => busy.OUTPUTSELECT
dsp_vld => GA2[0].ENA
dsp_vld => GA2[1].ENA
dsp_vld => GA2[2].ENA
dsp_vld => GA2[3].ENA
dsp_vld => GA2[4].ENA
dsp_vld => GA2[5].ENA
dsp_vld => GA2[6].ENA
dsp_vld => GA2[7].ENA
dsp_vld => GA2[8].ENA
dsp_vld => GA2[9].ENA
dsp_vld => GA2[10].ENA
dsp_vld => GA2[11].ENA
dsp_vld => GA2[12].ENA
dsp_vld => GA2[13].ENA
dsp_vld => GA2[14].ENA
dsp_vld => GA2[15].ENA
dsp_vld => GA2[16].ENA
dsp_vld => GA2[17].ENA
dsp_vld => GA2[18].ENA
dsp_vld => GA2[19].ENA
dsp_vld => GA2[20].ENA
dsp_vld => GA2[21].ENA
dsp_vld => GA2[22].ENA
dsp_vld => GA1[0].ENA
dsp_vld => GA1[1].ENA
dsp_vld => GA1[2].ENA
dsp_vld => GA1[3].ENA
dsp_vld => GA1[4].ENA
dsp_vld => GA1[5].ENA
dsp_vld => GA1[6].ENA
dsp_vld => GA1[7].ENA
dsp_vld => GA1[8].ENA
dsp_vld => GA1[9].ENA
dsp_vld => GA1[10].ENA
dsp_vld => GA1[11].ENA
dsp_vld => GA1[12].ENA
dsp_vld => GA1[13].ENA
dsp_vld => GA1[14].ENA
dsp_vld => GA1[15].ENA
dsp_vld => GA1[16].ENA
dsp_vld => GA1[17].ENA
dsp_vld => GA1[18].ENA
dsp_vld => GA1[19].ENA
dsp_vld => GA1[20].ENA
dsp_vld => GA1[21].ENA
dsp_vld => GA1[22].ENA
dsp_vld => N2[0].ENA
dsp_vld => N2[1].ENA
dsp_vld => N2[2].ENA
dsp_vld => N2[3].ENA
dsp_vld => N2[4].ENA
dsp_vld => N2[5].ENA
dsp_vld => N2[6].ENA
dsp_vld => N2[7].ENA
dsp_vld => N2[8].ENA
dsp_vld => N2[9].ENA
dsp_vld => N2[10].ENA
dsp_vld => N2[11].ENA
dsp_vld => N2[12].ENA
dsp_vld => N2[13].ENA
dsp_vld => N2[14].ENA
dsp_vld => N2[15].ENA
dsp_vld => N1[0].ENA
dsp_vld => N1[1].ENA
dsp_vld => N1[2].ENA
dsp_vld => N1[3].ENA
dsp_vld => N1[4].ENA
dsp_vld => N1[5].ENA
dsp_vld => N1[6].ENA
dsp_vld => N1[7].ENA
dsp_vld => N1[8].ENA
dsp_vld => N1[9].ENA
dsp_vld => N1[10].ENA
dsp_vld => N1[11].ENA
dsp_vld => N1[12].ENA
dsp_vld => N1[13].ENA
dsp_vld => N1[14].ENA
dsp_vld => N1[15].ENA
N1_u20[0] => ~NO_FANOUT~
N1_u20[1] => ~NO_FANOUT~
N1_u20[2] => ~NO_FANOUT~
N1_u20[3] => ~NO_FANOUT~
N1_u20[4] => N1[0].DATAIN
N1_u20[5] => N1[1].DATAIN
N1_u20[6] => N1[2].DATAIN
N1_u20[7] => N1[3].DATAIN
N1_u20[8] => N1[4].DATAIN
N1_u20[9] => N1[5].DATAIN
N1_u20[10] => N1[6].DATAIN
N1_u20[11] => N1[7].DATAIN
N1_u20[12] => N1[8].DATAIN
N1_u20[13] => N1[9].DATAIN
N1_u20[14] => N1[10].DATAIN
N1_u20[15] => N1[11].DATAIN
N1_u20[16] => N1[12].DATAIN
N1_u20[17] => N1[13].DATAIN
N1_u20[18] => N1[14].DATAIN
N1_u20[19] => N1[15].DATAIN
N2_u20[0] => ~NO_FANOUT~
N2_u20[1] => ~NO_FANOUT~
N2_u20[2] => ~NO_FANOUT~
N2_u20[3] => ~NO_FANOUT~
N2_u20[4] => N2[0].DATAIN
N2_u20[5] => N2[1].DATAIN
N2_u20[6] => N2[2].DATAIN
N2_u20[7] => N2[3].DATAIN
N2_u20[8] => N2[4].DATAIN
N2_u20[9] => N2[5].DATAIN
N2_u20[10] => N2[6].DATAIN
N2_u20[11] => N2[7].DATAIN
N2_u20[12] => N2[8].DATAIN
N2_u20[13] => N2[9].DATAIN
N2_u20[14] => N2[10].DATAIN
N2_u20[15] => N2[11].DATAIN
N2_u20[16] => N2[12].DATAIN
N2_u20[17] => N2[13].DATAIN
N2_u20[18] => N2[14].DATAIN
N2_u20[19] => N2[15].DATAIN
GrayAll1[0] => GA1[0].DATAIN
GrayAll1[1] => GA1[1].DATAIN
GrayAll1[2] => GA1[2].DATAIN
GrayAll1[3] => GA1[3].DATAIN
GrayAll1[4] => GA1[4].DATAIN
GrayAll1[5] => GA1[5].DATAIN
GrayAll1[6] => GA1[6].DATAIN
GrayAll1[7] => GA1[7].DATAIN
GrayAll1[8] => GA1[8].DATAIN
GrayAll1[9] => GA1[9].DATAIN
GrayAll1[10] => GA1[10].DATAIN
GrayAll1[11] => GA1[11].DATAIN
GrayAll1[12] => GA1[12].DATAIN
GrayAll1[13] => GA1[13].DATAIN
GrayAll1[14] => GA1[14].DATAIN
GrayAll1[15] => GA1[15].DATAIN
GrayAll1[16] => GA1[16].DATAIN
GrayAll1[17] => GA1[17].DATAIN
GrayAll1[18] => GA1[18].DATAIN
GrayAll1[19] => GA1[19].DATAIN
GrayAll1[20] => GA1[20].DATAIN
GrayAll1[21] => GA1[21].DATAIN
GrayAll1[22] => GA1[22].DATAIN
GrayAll2[0] => GA2[0].DATAIN
GrayAll2[1] => GA2[1].DATAIN
GrayAll2[2] => GA2[2].DATAIN
GrayAll2[3] => GA2[3].DATAIN
GrayAll2[4] => GA2[4].DATAIN
GrayAll2[5] => GA2[5].DATAIN
GrayAll2[6] => GA2[6].DATAIN
GrayAll2[7] => GA2[7].DATAIN
GrayAll2[8] => GA2[8].DATAIN
GrayAll2[9] => GA2[9].DATAIN
GrayAll2[10] => GA2[10].DATAIN
GrayAll2[11] => GA2[11].DATAIN
GrayAll2[12] => GA2[12].DATAIN
GrayAll2[13] => GA2[13].DATAIN
GrayAll2[14] => GA2[14].DATAIN
GrayAll2[15] => GA2[15].DATAIN
GrayAll2[16] => GA2[16].DATAIN
GrayAll2[17] => GA2[17].DATAIN
GrayAll2[18] => GA2[18].DATAIN
GrayAll2[19] => GA2[19].DATAIN
GrayAll2[20] => GA2[20].DATAIN
GrayAll2[21] => GA2[21].DATAIN
GrayAll2[22] => GA2[22].DATAIN
finish_clear => cnt128.OUTPUTSELECT
finish_clear => cnt128.OUTPUTSELECT
finish_clear => cnt128.OUTPUTSELECT
finish_clear => cnt128.OUTPUTSELECT
finish_clear => cnt128.OUTPUTSELECT
finish_clear => cnt128.OUTPUTSELECT
finish_clear => cnt128.OUTPUTSELECT
finish_clear => num128.OUTPUTSELECT
finish_clear => num128.OUTPUTSELECT
finish_clear => num128.OUTPUTSELECT
finish_clear => num128.OUTPUTSELECT
finish_clear => num128.OUTPUTSELECT
finish_clear => num128.OUTPUTSELECT
finish_clear => num128.OUTPUTSELECT
finish_clear => busy.OUTPUTSELECT
finish_clear => Tmax.OUTPUTSELECT
finish_clear => Tmax.OUTPUTSELECT
finish_clear => Tmax.OUTPUTSELECT
finish_clear => Tmax.OUTPUTSELECT
finish_clear => Tmax.OUTPUTSELECT
finish_clear => Tmax.OUTPUTSELECT
finish_clear => Tmax.OUTPUTSELECT
finish_clear => SIGMA_max.OUTPUTSELECT
finish_clear => SIGMA_max.OUTPUTSELECT
finish_clear => SIGMA_max.OUTPUTSELECT
finish_clear => SIGMA_max.OUTPUTSELECT
finish_clear => SIGMA_max.OUTPUTSELECT
finish_clear => SIGMA_max.OUTPUTSELECT
finish_clear => SIGMA_max.OUTPUTSELECT
finish_clear => SIGMA_max.OUTPUTSELECT
finish_clear => SIGMA_max.OUTPUTSELECT
finish_clear => SIGMA_max.OUTPUTSELECT
finish_clear => SIGMA_max.OUTPUTSELECT
finish_clear => SIGMA_max.OUTPUTSELECT
finish_clear => SIGMA_max.OUTPUTSELECT
finish_clear => SIGMA_max.OUTPUTSELECT
finish_clear => SIGMA_max.OUTPUTSELECT
finish_clear => SIGMA_max.OUTPUTSELECT
finish_clear => SIGMA_max.OUTPUTSELECT
finish_clear => SIGMA_max.OUTPUTSELECT
finish_clear => SIGMA_max.OUTPUTSELECT
finish_clear => SIGMA_max.OUTPUTSELECT
finish_clear => SIGMA_max.OUTPUTSELECT
finish_clear => SIGMA_max.OUTPUTSELECT
finish_clear => SIGMA_max.OUTPUTSELECT
finish_clear => SIGMA_max.OUTPUTSELECT
finish_clear => SIGMA_max.OUTPUTSELECT
finish_clear => SIGMA_max.OUTPUTSELECT
finish_clear => SIGMA_max.OUTPUTSELECT
finish_clear => SIGMA_max.OUTPUTSELECT
finish_clear => SIGMA_max.OUTPUTSELECT
finish_clear => SIGMA_max.OUTPUTSELECT
finish_clear => SIGMA_max.OUTPUTSELECT
finish_clear => SIGMA_max.OUTPUTSELECT
finish_clear => SIGMA_max.OUTPUTSELECT
finish_clear => SIGMA_max.OUTPUTSELECT
finish_clear => SIGMA_max.OUTPUTSELECT
finish_clear => SIGMA_max.OUTPUTSELECT
finish_clear => SIGMA_max.OUTPUTSELECT
finish_clear => SIGMA_max.OUTPUTSELECT
finish_clear => SIGMA_max.OUTPUTSELECT
finish_clear => SIGMA_max.OUTPUTSELECT
finish_clear => SIGMA_max.OUTPUTSELECT
finish_clear => SIGMA_max.OUTPUTSELECT
finish_clear => SIGMA_max.OUTPUTSELECT
finish_clear => SIGMA_max.OUTPUTSELECT
finish_clear => SIGMA_max.OUTPUTSELECT
finish_clear => SIGMA_max.OUTPUTSELECT
finish_clear => SIGMA_max.OUTPUTSELECT
finish_clear => SIGMA_max.OUTPUTSELECT
finish_clear => SIGMA_max.OUTPUTSELECT
finish_clear => SIGMA_max.OUTPUTSELECT
finish_clear => SIGMA_max.OUTPUTSELECT
finish_clear => SIGMA_max.OUTPUTSELECT
finish_clear => SIGMA_max.OUTPUTSELECT
finish_clear => SIGMA_max.OUTPUTSELECT
finish_clear => SIGMA_max.OUTPUTSELECT
finish_clear => SIGMA_max.OUTPUTSELECT
finish_clear => SIGMA_max.OUTPUTSELECT
finish_clear => SIGMA_max.OUTPUTSELECT
finish_clear => SIGMA_max.OUTPUTSELECT
finish_clear => SIGMA_max.OUTPUTSELECT
finish_clear => SIGMA_max.OUTPUTSELECT
finish_clear => SIGMA_max.OUTPUTSELECT
finish_clear => SIGMA_max.OUTPUTSELECT
finish_clear => SIGMA_max.OUTPUTSELECT
finish_clear => T_otus[6]~reg0.ENA
finish_clear => T_otus[5]~reg0.ENA
finish_clear => T_otus[4]~reg0.ENA
finish_clear => T_otus[3]~reg0.ENA
finish_clear => T_otus[2]~reg0.ENA
finish_clear => T_otus[1]~reg0.ENA
finish_clear => T_otus[0]~reg0.ENA
T_otus[0] <= T_otus[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T_otus[1] <= T_otus[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T_otus[2] <= T_otus[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T_otus[3] <= T_otus[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T_otus[4] <= T_otus[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T_otus[5] <= T_otus[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T_otus[6] <= T_otus[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|canny_top:u_canny_top|otus:u_otus|otus_dsp:u_otus_dsp|mul_32_32:u_mul_32_32
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
dataa[16] => dataa[16].IN1
dataa[17] => dataa[17].IN1
dataa[18] => dataa[18].IN1
dataa[19] => dataa[19].IN1
dataa[20] => dataa[20].IN1
dataa[21] => dataa[21].IN1
dataa[22] => dataa[22].IN1
dataa[23] => dataa[23].IN1
dataa[24] => dataa[24].IN1
dataa[25] => dataa[25].IN1
dataa[26] => dataa[26].IN1
dataa[27] => dataa[27].IN1
dataa[28] => dataa[28].IN1
dataa[29] => dataa[29].IN1
dataa[30] => dataa[30].IN1
dataa[31] => dataa[31].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
datab[16] => datab[16].IN1
datab[17] => datab[17].IN1
datab[18] => datab[18].IN1
datab[19] => datab[19].IN1
datab[20] => datab[20].IN1
datab[21] => datab[21].IN1
datab[22] => datab[22].IN1
datab[23] => datab[23].IN1
datab[24] => datab[24].IN1
datab[25] => datab[25].IN1
datab[26] => datab[26].IN1
datab[27] => datab[27].IN1
datab[28] => datab[28].IN1
datab[29] => datab[29].IN1
datab[30] => datab[30].IN1
datab[31] => datab[31].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result
result[16] <= lpm_mult:lpm_mult_component.result
result[17] <= lpm_mult:lpm_mult_component.result
result[18] <= lpm_mult:lpm_mult_component.result
result[19] <= lpm_mult:lpm_mult_component.result
result[20] <= lpm_mult:lpm_mult_component.result
result[21] <= lpm_mult:lpm_mult_component.result
result[22] <= lpm_mult:lpm_mult_component.result
result[23] <= lpm_mult:lpm_mult_component.result
result[24] <= lpm_mult:lpm_mult_component.result
result[25] <= lpm_mult:lpm_mult_component.result
result[26] <= lpm_mult:lpm_mult_component.result
result[27] <= lpm_mult:lpm_mult_component.result
result[28] <= lpm_mult:lpm_mult_component.result
result[29] <= lpm_mult:lpm_mult_component.result
result[30] <= lpm_mult:lpm_mult_component.result
result[31] <= lpm_mult:lpm_mult_component.result
result[32] <= lpm_mult:lpm_mult_component.result
result[33] <= lpm_mult:lpm_mult_component.result
result[34] <= lpm_mult:lpm_mult_component.result
result[35] <= lpm_mult:lpm_mult_component.result
result[36] <= lpm_mult:lpm_mult_component.result
result[37] <= lpm_mult:lpm_mult_component.result
result[38] <= lpm_mult:lpm_mult_component.result
result[39] <= lpm_mult:lpm_mult_component.result
result[40] <= lpm_mult:lpm_mult_component.result
result[41] <= lpm_mult:lpm_mult_component.result
result[42] <= lpm_mult:lpm_mult_component.result
result[43] <= lpm_mult:lpm_mult_component.result
result[44] <= lpm_mult:lpm_mult_component.result
result[45] <= lpm_mult:lpm_mult_component.result
result[46] <= lpm_mult:lpm_mult_component.result
result[47] <= lpm_mult:lpm_mult_component.result
result[48] <= lpm_mult:lpm_mult_component.result
result[49] <= lpm_mult:lpm_mult_component.result
result[50] <= lpm_mult:lpm_mult_component.result
result[51] <= lpm_mult:lpm_mult_component.result
result[52] <= lpm_mult:lpm_mult_component.result
result[53] <= lpm_mult:lpm_mult_component.result
result[54] <= lpm_mult:lpm_mult_component.result
result[55] <= lpm_mult:lpm_mult_component.result
result[56] <= lpm_mult:lpm_mult_component.result
result[57] <= lpm_mult:lpm_mult_component.result
result[58] <= lpm_mult:lpm_mult_component.result
result[59] <= lpm_mult:lpm_mult_component.result
result[60] <= lpm_mult:lpm_mult_component.result
result[61] <= lpm_mult:lpm_mult_component.result
result[62] <= lpm_mult:lpm_mult_component.result
result[63] <= lpm_mult:lpm_mult_component.result


|top|canny_top:u_canny_top|otus:u_otus|otus_dsp:u_otus_dsp|mul_32_32:u_mul_32_32|lpm_mult:lpm_mult_component
dataa[0] => mult_pfn:auto_generated.dataa[0]
dataa[1] => mult_pfn:auto_generated.dataa[1]
dataa[2] => mult_pfn:auto_generated.dataa[2]
dataa[3] => mult_pfn:auto_generated.dataa[3]
dataa[4] => mult_pfn:auto_generated.dataa[4]
dataa[5] => mult_pfn:auto_generated.dataa[5]
dataa[6] => mult_pfn:auto_generated.dataa[6]
dataa[7] => mult_pfn:auto_generated.dataa[7]
dataa[8] => mult_pfn:auto_generated.dataa[8]
dataa[9] => mult_pfn:auto_generated.dataa[9]
dataa[10] => mult_pfn:auto_generated.dataa[10]
dataa[11] => mult_pfn:auto_generated.dataa[11]
dataa[12] => mult_pfn:auto_generated.dataa[12]
dataa[13] => mult_pfn:auto_generated.dataa[13]
dataa[14] => mult_pfn:auto_generated.dataa[14]
dataa[15] => mult_pfn:auto_generated.dataa[15]
dataa[16] => mult_pfn:auto_generated.dataa[16]
dataa[17] => mult_pfn:auto_generated.dataa[17]
dataa[18] => mult_pfn:auto_generated.dataa[18]
dataa[19] => mult_pfn:auto_generated.dataa[19]
dataa[20] => mult_pfn:auto_generated.dataa[20]
dataa[21] => mult_pfn:auto_generated.dataa[21]
dataa[22] => mult_pfn:auto_generated.dataa[22]
dataa[23] => mult_pfn:auto_generated.dataa[23]
dataa[24] => mult_pfn:auto_generated.dataa[24]
dataa[25] => mult_pfn:auto_generated.dataa[25]
dataa[26] => mult_pfn:auto_generated.dataa[26]
dataa[27] => mult_pfn:auto_generated.dataa[27]
dataa[28] => mult_pfn:auto_generated.dataa[28]
dataa[29] => mult_pfn:auto_generated.dataa[29]
dataa[30] => mult_pfn:auto_generated.dataa[30]
dataa[31] => mult_pfn:auto_generated.dataa[31]
datab[0] => mult_pfn:auto_generated.datab[0]
datab[1] => mult_pfn:auto_generated.datab[1]
datab[2] => mult_pfn:auto_generated.datab[2]
datab[3] => mult_pfn:auto_generated.datab[3]
datab[4] => mult_pfn:auto_generated.datab[4]
datab[5] => mult_pfn:auto_generated.datab[5]
datab[6] => mult_pfn:auto_generated.datab[6]
datab[7] => mult_pfn:auto_generated.datab[7]
datab[8] => mult_pfn:auto_generated.datab[8]
datab[9] => mult_pfn:auto_generated.datab[9]
datab[10] => mult_pfn:auto_generated.datab[10]
datab[11] => mult_pfn:auto_generated.datab[11]
datab[12] => mult_pfn:auto_generated.datab[12]
datab[13] => mult_pfn:auto_generated.datab[13]
datab[14] => mult_pfn:auto_generated.datab[14]
datab[15] => mult_pfn:auto_generated.datab[15]
datab[16] => mult_pfn:auto_generated.datab[16]
datab[17] => mult_pfn:auto_generated.datab[17]
datab[18] => mult_pfn:auto_generated.datab[18]
datab[19] => mult_pfn:auto_generated.datab[19]
datab[20] => mult_pfn:auto_generated.datab[20]
datab[21] => mult_pfn:auto_generated.datab[21]
datab[22] => mult_pfn:auto_generated.datab[22]
datab[23] => mult_pfn:auto_generated.datab[23]
datab[24] => mult_pfn:auto_generated.datab[24]
datab[25] => mult_pfn:auto_generated.datab[25]
datab[26] => mult_pfn:auto_generated.datab[26]
datab[27] => mult_pfn:auto_generated.datab[27]
datab[28] => mult_pfn:auto_generated.datab[28]
datab[29] => mult_pfn:auto_generated.datab[29]
datab[30] => mult_pfn:auto_generated.datab[30]
datab[31] => mult_pfn:auto_generated.datab[31]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mult_pfn:auto_generated.result[0]
result[1] <= mult_pfn:auto_generated.result[1]
result[2] <= mult_pfn:auto_generated.result[2]
result[3] <= mult_pfn:auto_generated.result[3]
result[4] <= mult_pfn:auto_generated.result[4]
result[5] <= mult_pfn:auto_generated.result[5]
result[6] <= mult_pfn:auto_generated.result[6]
result[7] <= mult_pfn:auto_generated.result[7]
result[8] <= mult_pfn:auto_generated.result[8]
result[9] <= mult_pfn:auto_generated.result[9]
result[10] <= mult_pfn:auto_generated.result[10]
result[11] <= mult_pfn:auto_generated.result[11]
result[12] <= mult_pfn:auto_generated.result[12]
result[13] <= mult_pfn:auto_generated.result[13]
result[14] <= mult_pfn:auto_generated.result[14]
result[15] <= mult_pfn:auto_generated.result[15]
result[16] <= mult_pfn:auto_generated.result[16]
result[17] <= mult_pfn:auto_generated.result[17]
result[18] <= mult_pfn:auto_generated.result[18]
result[19] <= mult_pfn:auto_generated.result[19]
result[20] <= mult_pfn:auto_generated.result[20]
result[21] <= mult_pfn:auto_generated.result[21]
result[22] <= mult_pfn:auto_generated.result[22]
result[23] <= mult_pfn:auto_generated.result[23]
result[24] <= mult_pfn:auto_generated.result[24]
result[25] <= mult_pfn:auto_generated.result[25]
result[26] <= mult_pfn:auto_generated.result[26]
result[27] <= mult_pfn:auto_generated.result[27]
result[28] <= mult_pfn:auto_generated.result[28]
result[29] <= mult_pfn:auto_generated.result[29]
result[30] <= mult_pfn:auto_generated.result[30]
result[31] <= mult_pfn:auto_generated.result[31]
result[32] <= mult_pfn:auto_generated.result[32]
result[33] <= mult_pfn:auto_generated.result[33]
result[34] <= mult_pfn:auto_generated.result[34]
result[35] <= mult_pfn:auto_generated.result[35]
result[36] <= mult_pfn:auto_generated.result[36]
result[37] <= mult_pfn:auto_generated.result[37]
result[38] <= mult_pfn:auto_generated.result[38]
result[39] <= mult_pfn:auto_generated.result[39]
result[40] <= mult_pfn:auto_generated.result[40]
result[41] <= mult_pfn:auto_generated.result[41]
result[42] <= mult_pfn:auto_generated.result[42]
result[43] <= mult_pfn:auto_generated.result[43]
result[44] <= mult_pfn:auto_generated.result[44]
result[45] <= mult_pfn:auto_generated.result[45]
result[46] <= mult_pfn:auto_generated.result[46]
result[47] <= mult_pfn:auto_generated.result[47]
result[48] <= mult_pfn:auto_generated.result[48]
result[49] <= mult_pfn:auto_generated.result[49]
result[50] <= mult_pfn:auto_generated.result[50]
result[51] <= mult_pfn:auto_generated.result[51]
result[52] <= mult_pfn:auto_generated.result[52]
result[53] <= mult_pfn:auto_generated.result[53]
result[54] <= mult_pfn:auto_generated.result[54]
result[55] <= mult_pfn:auto_generated.result[55]
result[56] <= mult_pfn:auto_generated.result[56]
result[57] <= mult_pfn:auto_generated.result[57]
result[58] <= mult_pfn:auto_generated.result[58]
result[59] <= mult_pfn:auto_generated.result[59]
result[60] <= mult_pfn:auto_generated.result[60]
result[61] <= mult_pfn:auto_generated.result[61]
result[62] <= mult_pfn:auto_generated.result[62]
result[63] <= mult_pfn:auto_generated.result[63]


|top|canny_top:u_canny_top|otus:u_otus|otus_dsp:u_otus_dsp|mul_32_32:u_mul_32_32|lpm_mult:lpm_mult_component|mult_pfn:auto_generated
dataa[0] => mac_mult1.DATAA
dataa[0] => mac_mult3.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[1] => mac_mult3.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[2] => mac_mult3.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[3] => mac_mult3.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[4] => mac_mult3.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[5] => mac_mult3.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[6] => mac_mult3.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[7] => mac_mult3.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[8] => mac_mult3.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[9] => mac_mult3.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[10] => mac_mult3.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[11] => mac_mult3.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[12] => mac_mult3.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[13] => mac_mult3.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[14] => mac_mult3.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[15] => mac_mult3.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[16] => mac_mult3.DATAA16
dataa[17] => mac_mult1.DATAA17
dataa[17] => mac_mult3.DATAA17
dataa[18] => mac_mult5.DATAA
dataa[18] => mac_mult7.DATAA
dataa[19] => mac_mult5.DATAA1
dataa[19] => mac_mult7.DATAA1
dataa[20] => mac_mult5.DATAA2
dataa[20] => mac_mult7.DATAA2
dataa[21] => mac_mult5.DATAA3
dataa[21] => mac_mult7.DATAA3
dataa[22] => mac_mult5.DATAA4
dataa[22] => mac_mult7.DATAA4
dataa[23] => mac_mult5.DATAA5
dataa[23] => mac_mult7.DATAA5
dataa[24] => mac_mult5.DATAA6
dataa[24] => mac_mult7.DATAA6
dataa[25] => mac_mult5.DATAA7
dataa[25] => mac_mult7.DATAA7
dataa[26] => mac_mult5.DATAA8
dataa[26] => mac_mult7.DATAA8
dataa[27] => mac_mult5.DATAA9
dataa[27] => mac_mult7.DATAA9
dataa[28] => mac_mult5.DATAA10
dataa[28] => mac_mult7.DATAA10
dataa[29] => mac_mult5.DATAA11
dataa[29] => mac_mult7.DATAA11
dataa[30] => mac_mult5.DATAA12
dataa[30] => mac_mult7.DATAA12
dataa[31] => mac_mult5.DATAA13
dataa[31] => mac_mult7.DATAA13
datab[0] => mac_mult1.DATAB
datab[0] => mac_mult5.DATAB
datab[1] => mac_mult1.DATAB1
datab[1] => mac_mult5.DATAB1
datab[2] => mac_mult1.DATAB2
datab[2] => mac_mult5.DATAB2
datab[3] => mac_mult1.DATAB3
datab[3] => mac_mult5.DATAB3
datab[4] => mac_mult1.DATAB4
datab[4] => mac_mult5.DATAB4
datab[5] => mac_mult1.DATAB5
datab[5] => mac_mult5.DATAB5
datab[6] => mac_mult1.DATAB6
datab[6] => mac_mult5.DATAB6
datab[7] => mac_mult1.DATAB7
datab[7] => mac_mult5.DATAB7
datab[8] => mac_mult1.DATAB8
datab[8] => mac_mult5.DATAB8
datab[9] => mac_mult1.DATAB9
datab[9] => mac_mult5.DATAB9
datab[10] => mac_mult1.DATAB10
datab[10] => mac_mult5.DATAB10
datab[11] => mac_mult1.DATAB11
datab[11] => mac_mult5.DATAB11
datab[12] => mac_mult1.DATAB12
datab[12] => mac_mult5.DATAB12
datab[13] => mac_mult1.DATAB13
datab[13] => mac_mult5.DATAB13
datab[14] => mac_mult1.DATAB14
datab[14] => mac_mult5.DATAB14
datab[15] => mac_mult1.DATAB15
datab[15] => mac_mult5.DATAB15
datab[16] => mac_mult1.DATAB16
datab[16] => mac_mult5.DATAB16
datab[17] => mac_mult1.DATAB17
datab[17] => mac_mult5.DATAB17
datab[18] => mac_mult3.DATAB
datab[18] => mac_mult7.DATAB
datab[19] => mac_mult3.DATAB1
datab[19] => mac_mult7.DATAB1
datab[20] => mac_mult3.DATAB2
datab[20] => mac_mult7.DATAB2
datab[21] => mac_mult3.DATAB3
datab[21] => mac_mult7.DATAB3
datab[22] => mac_mult3.DATAB4
datab[22] => mac_mult7.DATAB4
datab[23] => mac_mult3.DATAB5
datab[23] => mac_mult7.DATAB5
datab[24] => mac_mult3.DATAB6
datab[24] => mac_mult7.DATAB6
datab[25] => mac_mult3.DATAB7
datab[25] => mac_mult7.DATAB7
datab[26] => mac_mult3.DATAB8
datab[26] => mac_mult7.DATAB8
datab[27] => mac_mult3.DATAB9
datab[27] => mac_mult7.DATAB9
datab[28] => mac_mult3.DATAB10
datab[28] => mac_mult7.DATAB10
datab[29] => mac_mult3.DATAB11
datab[29] => mac_mult7.DATAB11
datab[30] => mac_mult3.DATAB12
datab[30] => mac_mult7.DATAB12
datab[31] => mac_mult3.DATAB13
datab[31] => mac_mult7.DATAB13
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= sft16a[0].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sft16a[1].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sft16a[2].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sft16a[3].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sft16a[4].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sft16a[5].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sft16a[6].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sft16a[7].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= sft16a[8].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= sft16a[9].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= sft16a[10].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= sft16a[11].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= sft16a[12].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sft16a[13].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= sft16a[14].DB_MAX_OUTPUT_PORT_TYPE
result[33] <= sft16a[15].DB_MAX_OUTPUT_PORT_TYPE
result[34] <= sft16a[16].DB_MAX_OUTPUT_PORT_TYPE
result[35] <= sft16a[17].DB_MAX_OUTPUT_PORT_TYPE
result[36] <= sft16a[18].DB_MAX_OUTPUT_PORT_TYPE
result[37] <= sft16a[19].DB_MAX_OUTPUT_PORT_TYPE
result[38] <= sft16a[20].DB_MAX_OUTPUT_PORT_TYPE
result[39] <= sft16a[21].DB_MAX_OUTPUT_PORT_TYPE
result[40] <= sft16a[22].DB_MAX_OUTPUT_PORT_TYPE
result[41] <= sft16a[23].DB_MAX_OUTPUT_PORT_TYPE
result[42] <= sft16a[24].DB_MAX_OUTPUT_PORT_TYPE
result[43] <= sft16a[25].DB_MAX_OUTPUT_PORT_TYPE
result[44] <= sft16a[26].DB_MAX_OUTPUT_PORT_TYPE
result[45] <= sft16a[27].DB_MAX_OUTPUT_PORT_TYPE
result[46] <= sft16a[28].DB_MAX_OUTPUT_PORT_TYPE
result[47] <= sft16a[29].DB_MAX_OUTPUT_PORT_TYPE
result[48] <= sft16a[30].DB_MAX_OUTPUT_PORT_TYPE
result[49] <= sft16a[31].DB_MAX_OUTPUT_PORT_TYPE
result[50] <= sft16a[32].DB_MAX_OUTPUT_PORT_TYPE
result[51] <= sft16a[33].DB_MAX_OUTPUT_PORT_TYPE
result[52] <= sft16a[34].DB_MAX_OUTPUT_PORT_TYPE
result[53] <= sft16a[35].DB_MAX_OUTPUT_PORT_TYPE
result[54] <= sft16a[36].DB_MAX_OUTPUT_PORT_TYPE
result[55] <= sft16a[37].DB_MAX_OUTPUT_PORT_TYPE
result[56] <= sft16a[38].DB_MAX_OUTPUT_PORT_TYPE
result[57] <= sft16a[39].DB_MAX_OUTPUT_PORT_TYPE
result[58] <= sft16a[40].DB_MAX_OUTPUT_PORT_TYPE
result[59] <= sft16a[41].DB_MAX_OUTPUT_PORT_TYPE
result[60] <= sft16a[42].DB_MAX_OUTPUT_PORT_TYPE
result[61] <= sft16a[43].DB_MAX_OUTPUT_PORT_TYPE
result[62] <= sft16a[44].DB_MAX_OUTPUT_PORT_TYPE
result[63] <= sft16a[45].DB_MAX_OUTPUT_PORT_TYPE


|top|canny_top:u_canny_top|otus:u_otus|otus_dsp:u_otus_dsp|div_23_16:u_div_23_16
denom[0] => denom[0].IN1
denom[1] => denom[1].IN1
denom[2] => denom[2].IN1
denom[3] => denom[3].IN1
denom[4] => denom[4].IN1
denom[5] => denom[5].IN1
denom[6] => denom[6].IN1
denom[7] => denom[7].IN1
denom[8] => denom[8].IN1
denom[9] => denom[9].IN1
denom[10] => denom[10].IN1
denom[11] => denom[11].IN1
denom[12] => denom[12].IN1
denom[13] => denom[13].IN1
denom[14] => denom[14].IN1
denom[15] => denom[15].IN1
numer[0] => numer[0].IN1
numer[1] => numer[1].IN1
numer[2] => numer[2].IN1
numer[3] => numer[3].IN1
numer[4] => numer[4].IN1
numer[5] => numer[5].IN1
numer[6] => numer[6].IN1
numer[7] => numer[7].IN1
numer[8] => numer[8].IN1
numer[9] => numer[9].IN1
numer[10] => numer[10].IN1
numer[11] => numer[11].IN1
numer[12] => numer[12].IN1
numer[13] => numer[13].IN1
numer[14] => numer[14].IN1
numer[15] => numer[15].IN1
numer[16] => numer[16].IN1
numer[17] => numer[17].IN1
numer[18] => numer[18].IN1
numer[19] => numer[19].IN1
numer[20] => numer[20].IN1
numer[21] => numer[21].IN1
numer[22] => numer[22].IN1
quotient[0] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[1] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[2] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[3] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[4] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[5] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[6] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[7] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[8] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[9] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[10] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[11] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[12] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[13] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[14] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[15] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[16] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[17] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[18] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[19] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[20] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[21] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[22] <= lpm_divide:LPM_DIVIDE_component.quotient
remain[0] <= lpm_divide:LPM_DIVIDE_component.remain
remain[1] <= lpm_divide:LPM_DIVIDE_component.remain
remain[2] <= lpm_divide:LPM_DIVIDE_component.remain
remain[3] <= lpm_divide:LPM_DIVIDE_component.remain
remain[4] <= lpm_divide:LPM_DIVIDE_component.remain
remain[5] <= lpm_divide:LPM_DIVIDE_component.remain
remain[6] <= lpm_divide:LPM_DIVIDE_component.remain
remain[7] <= lpm_divide:LPM_DIVIDE_component.remain
remain[8] <= lpm_divide:LPM_DIVIDE_component.remain
remain[9] <= lpm_divide:LPM_DIVIDE_component.remain
remain[10] <= lpm_divide:LPM_DIVIDE_component.remain
remain[11] <= lpm_divide:LPM_DIVIDE_component.remain
remain[12] <= lpm_divide:LPM_DIVIDE_component.remain
remain[13] <= lpm_divide:LPM_DIVIDE_component.remain
remain[14] <= lpm_divide:LPM_DIVIDE_component.remain
remain[15] <= lpm_divide:LPM_DIVIDE_component.remain


|top|canny_top:u_canny_top|otus:u_otus|otus_dsp:u_otus_dsp|div_23_16:u_div_23_16|lpm_divide:LPM_DIVIDE_component
numer[0] => lpm_divide_uos:auto_generated.numer[0]
numer[1] => lpm_divide_uos:auto_generated.numer[1]
numer[2] => lpm_divide_uos:auto_generated.numer[2]
numer[3] => lpm_divide_uos:auto_generated.numer[3]
numer[4] => lpm_divide_uos:auto_generated.numer[4]
numer[5] => lpm_divide_uos:auto_generated.numer[5]
numer[6] => lpm_divide_uos:auto_generated.numer[6]
numer[7] => lpm_divide_uos:auto_generated.numer[7]
numer[8] => lpm_divide_uos:auto_generated.numer[8]
numer[9] => lpm_divide_uos:auto_generated.numer[9]
numer[10] => lpm_divide_uos:auto_generated.numer[10]
numer[11] => lpm_divide_uos:auto_generated.numer[11]
numer[12] => lpm_divide_uos:auto_generated.numer[12]
numer[13] => lpm_divide_uos:auto_generated.numer[13]
numer[14] => lpm_divide_uos:auto_generated.numer[14]
numer[15] => lpm_divide_uos:auto_generated.numer[15]
numer[16] => lpm_divide_uos:auto_generated.numer[16]
numer[17] => lpm_divide_uos:auto_generated.numer[17]
numer[18] => lpm_divide_uos:auto_generated.numer[18]
numer[19] => lpm_divide_uos:auto_generated.numer[19]
numer[20] => lpm_divide_uos:auto_generated.numer[20]
numer[21] => lpm_divide_uos:auto_generated.numer[21]
numer[22] => lpm_divide_uos:auto_generated.numer[22]
denom[0] => lpm_divide_uos:auto_generated.denom[0]
denom[1] => lpm_divide_uos:auto_generated.denom[1]
denom[2] => lpm_divide_uos:auto_generated.denom[2]
denom[3] => lpm_divide_uos:auto_generated.denom[3]
denom[4] => lpm_divide_uos:auto_generated.denom[4]
denom[5] => lpm_divide_uos:auto_generated.denom[5]
denom[6] => lpm_divide_uos:auto_generated.denom[6]
denom[7] => lpm_divide_uos:auto_generated.denom[7]
denom[8] => lpm_divide_uos:auto_generated.denom[8]
denom[9] => lpm_divide_uos:auto_generated.denom[9]
denom[10] => lpm_divide_uos:auto_generated.denom[10]
denom[11] => lpm_divide_uos:auto_generated.denom[11]
denom[12] => lpm_divide_uos:auto_generated.denom[12]
denom[13] => lpm_divide_uos:auto_generated.denom[13]
denom[14] => lpm_divide_uos:auto_generated.denom[14]
denom[15] => lpm_divide_uos:auto_generated.denom[15]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
quotient[0] <= lpm_divide_uos:auto_generated.quotient[0]
quotient[1] <= lpm_divide_uos:auto_generated.quotient[1]
quotient[2] <= lpm_divide_uos:auto_generated.quotient[2]
quotient[3] <= lpm_divide_uos:auto_generated.quotient[3]
quotient[4] <= lpm_divide_uos:auto_generated.quotient[4]
quotient[5] <= lpm_divide_uos:auto_generated.quotient[5]
quotient[6] <= lpm_divide_uos:auto_generated.quotient[6]
quotient[7] <= lpm_divide_uos:auto_generated.quotient[7]
quotient[8] <= lpm_divide_uos:auto_generated.quotient[8]
quotient[9] <= lpm_divide_uos:auto_generated.quotient[9]
quotient[10] <= lpm_divide_uos:auto_generated.quotient[10]
quotient[11] <= lpm_divide_uos:auto_generated.quotient[11]
quotient[12] <= lpm_divide_uos:auto_generated.quotient[12]
quotient[13] <= lpm_divide_uos:auto_generated.quotient[13]
quotient[14] <= lpm_divide_uos:auto_generated.quotient[14]
quotient[15] <= lpm_divide_uos:auto_generated.quotient[15]
quotient[16] <= lpm_divide_uos:auto_generated.quotient[16]
quotient[17] <= lpm_divide_uos:auto_generated.quotient[17]
quotient[18] <= lpm_divide_uos:auto_generated.quotient[18]
quotient[19] <= lpm_divide_uos:auto_generated.quotient[19]
quotient[20] <= lpm_divide_uos:auto_generated.quotient[20]
quotient[21] <= lpm_divide_uos:auto_generated.quotient[21]
quotient[22] <= lpm_divide_uos:auto_generated.quotient[22]
remain[0] <= lpm_divide_uos:auto_generated.remain[0]
remain[1] <= lpm_divide_uos:auto_generated.remain[1]
remain[2] <= lpm_divide_uos:auto_generated.remain[2]
remain[3] <= lpm_divide_uos:auto_generated.remain[3]
remain[4] <= lpm_divide_uos:auto_generated.remain[4]
remain[5] <= lpm_divide_uos:auto_generated.remain[5]
remain[6] <= lpm_divide_uos:auto_generated.remain[6]
remain[7] <= lpm_divide_uos:auto_generated.remain[7]
remain[8] <= lpm_divide_uos:auto_generated.remain[8]
remain[9] <= lpm_divide_uos:auto_generated.remain[9]
remain[10] <= lpm_divide_uos:auto_generated.remain[10]
remain[11] <= lpm_divide_uos:auto_generated.remain[11]
remain[12] <= lpm_divide_uos:auto_generated.remain[12]
remain[13] <= lpm_divide_uos:auto_generated.remain[13]
remain[14] <= lpm_divide_uos:auto_generated.remain[14]
remain[15] <= lpm_divide_uos:auto_generated.remain[15]


|top|canny_top:u_canny_top|otus:u_otus|otus_dsp:u_otus_dsp|div_23_16:u_div_23_16|lpm_divide:LPM_DIVIDE_component|lpm_divide_uos:auto_generated
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
clock => ~NO_FANOUT~
denom[0] => sign_div_unsign_bnh:divider.denominator[0]
denom[1] => sign_div_unsign_bnh:divider.denominator[1]
denom[2] => sign_div_unsign_bnh:divider.denominator[2]
denom[3] => sign_div_unsign_bnh:divider.denominator[3]
denom[4] => sign_div_unsign_bnh:divider.denominator[4]
denom[5] => sign_div_unsign_bnh:divider.denominator[5]
denom[6] => sign_div_unsign_bnh:divider.denominator[6]
denom[7] => sign_div_unsign_bnh:divider.denominator[7]
denom[8] => sign_div_unsign_bnh:divider.denominator[8]
denom[9] => sign_div_unsign_bnh:divider.denominator[9]
denom[10] => sign_div_unsign_bnh:divider.denominator[10]
denom[11] => sign_div_unsign_bnh:divider.denominator[11]
denom[12] => sign_div_unsign_bnh:divider.denominator[12]
denom[13] => sign_div_unsign_bnh:divider.denominator[13]
denom[14] => sign_div_unsign_bnh:divider.denominator[14]
denom[15] => sign_div_unsign_bnh:divider.denominator[15]
numer[0] => sign_div_unsign_bnh:divider.numerator[0]
numer[1] => sign_div_unsign_bnh:divider.numerator[1]
numer[2] => sign_div_unsign_bnh:divider.numerator[2]
numer[3] => sign_div_unsign_bnh:divider.numerator[3]
numer[4] => sign_div_unsign_bnh:divider.numerator[4]
numer[5] => sign_div_unsign_bnh:divider.numerator[5]
numer[6] => sign_div_unsign_bnh:divider.numerator[6]
numer[7] => sign_div_unsign_bnh:divider.numerator[7]
numer[8] => sign_div_unsign_bnh:divider.numerator[8]
numer[9] => sign_div_unsign_bnh:divider.numerator[9]
numer[10] => sign_div_unsign_bnh:divider.numerator[10]
numer[11] => sign_div_unsign_bnh:divider.numerator[11]
numer[12] => sign_div_unsign_bnh:divider.numerator[12]
numer[13] => sign_div_unsign_bnh:divider.numerator[13]
numer[14] => sign_div_unsign_bnh:divider.numerator[14]
numer[15] => sign_div_unsign_bnh:divider.numerator[15]
numer[16] => sign_div_unsign_bnh:divider.numerator[16]
numer[17] => sign_div_unsign_bnh:divider.numerator[17]
numer[18] => sign_div_unsign_bnh:divider.numerator[18]
numer[19] => sign_div_unsign_bnh:divider.numerator[19]
numer[20] => sign_div_unsign_bnh:divider.numerator[20]
numer[21] => sign_div_unsign_bnh:divider.numerator[21]
numer[22] => sign_div_unsign_bnh:divider.numerator[22]
quotient[0] <= sign_div_unsign_bnh:divider.quotient[0]
quotient[1] <= sign_div_unsign_bnh:divider.quotient[1]
quotient[2] <= sign_div_unsign_bnh:divider.quotient[2]
quotient[3] <= sign_div_unsign_bnh:divider.quotient[3]
quotient[4] <= sign_div_unsign_bnh:divider.quotient[4]
quotient[5] <= sign_div_unsign_bnh:divider.quotient[5]
quotient[6] <= sign_div_unsign_bnh:divider.quotient[6]
quotient[7] <= sign_div_unsign_bnh:divider.quotient[7]
quotient[8] <= sign_div_unsign_bnh:divider.quotient[8]
quotient[9] <= sign_div_unsign_bnh:divider.quotient[9]
quotient[10] <= sign_div_unsign_bnh:divider.quotient[10]
quotient[11] <= sign_div_unsign_bnh:divider.quotient[11]
quotient[12] <= sign_div_unsign_bnh:divider.quotient[12]
quotient[13] <= sign_div_unsign_bnh:divider.quotient[13]
quotient[14] <= sign_div_unsign_bnh:divider.quotient[14]
quotient[15] <= sign_div_unsign_bnh:divider.quotient[15]
quotient[16] <= sign_div_unsign_bnh:divider.quotient[16]
quotient[17] <= sign_div_unsign_bnh:divider.quotient[17]
quotient[18] <= sign_div_unsign_bnh:divider.quotient[18]
quotient[19] <= sign_div_unsign_bnh:divider.quotient[19]
quotient[20] <= sign_div_unsign_bnh:divider.quotient[20]
quotient[21] <= sign_div_unsign_bnh:divider.quotient[21]
quotient[22] <= sign_div_unsign_bnh:divider.quotient[22]
remain[0] <= sign_div_unsign_bnh:divider.remainder[0]
remain[1] <= sign_div_unsign_bnh:divider.remainder[1]
remain[2] <= sign_div_unsign_bnh:divider.remainder[2]
remain[3] <= sign_div_unsign_bnh:divider.remainder[3]
remain[4] <= sign_div_unsign_bnh:divider.remainder[4]
remain[5] <= sign_div_unsign_bnh:divider.remainder[5]
remain[6] <= sign_div_unsign_bnh:divider.remainder[6]
remain[7] <= sign_div_unsign_bnh:divider.remainder[7]
remain[8] <= sign_div_unsign_bnh:divider.remainder[8]
remain[9] <= sign_div_unsign_bnh:divider.remainder[9]
remain[10] <= sign_div_unsign_bnh:divider.remainder[10]
remain[11] <= sign_div_unsign_bnh:divider.remainder[11]
remain[12] <= sign_div_unsign_bnh:divider.remainder[12]
remain[13] <= sign_div_unsign_bnh:divider.remainder[13]
remain[14] <= sign_div_unsign_bnh:divider.remainder[14]
remain[15] <= sign_div_unsign_bnh:divider.remainder[15]


|top|canny_top:u_canny_top|otus:u_otus|otus_dsp:u_otus_dsp|div_23_16:u_div_23_16|lpm_divide:LPM_DIVIDE_component|lpm_divide_uos:auto_generated|sign_div_unsign_bnh:divider
denominator[0] => alt_u_div_aaf:divider.denominator[0]
denominator[1] => alt_u_div_aaf:divider.denominator[1]
denominator[2] => alt_u_div_aaf:divider.denominator[2]
denominator[3] => alt_u_div_aaf:divider.denominator[3]
denominator[4] => alt_u_div_aaf:divider.denominator[4]
denominator[5] => alt_u_div_aaf:divider.denominator[5]
denominator[6] => alt_u_div_aaf:divider.denominator[6]
denominator[7] => alt_u_div_aaf:divider.denominator[7]
denominator[8] => alt_u_div_aaf:divider.denominator[8]
denominator[9] => alt_u_div_aaf:divider.denominator[9]
denominator[10] => alt_u_div_aaf:divider.denominator[10]
denominator[11] => alt_u_div_aaf:divider.denominator[11]
denominator[12] => alt_u_div_aaf:divider.denominator[12]
denominator[13] => alt_u_div_aaf:divider.denominator[13]
denominator[14] => alt_u_div_aaf:divider.denominator[14]
denominator[15] => alt_u_div_aaf:divider.denominator[15]
numerator[0] => alt_u_div_aaf:divider.numerator[0]
numerator[1] => alt_u_div_aaf:divider.numerator[1]
numerator[2] => alt_u_div_aaf:divider.numerator[2]
numerator[3] => alt_u_div_aaf:divider.numerator[3]
numerator[4] => alt_u_div_aaf:divider.numerator[4]
numerator[5] => alt_u_div_aaf:divider.numerator[5]
numerator[6] => alt_u_div_aaf:divider.numerator[6]
numerator[7] => alt_u_div_aaf:divider.numerator[7]
numerator[8] => alt_u_div_aaf:divider.numerator[8]
numerator[9] => alt_u_div_aaf:divider.numerator[9]
numerator[10] => alt_u_div_aaf:divider.numerator[10]
numerator[11] => alt_u_div_aaf:divider.numerator[11]
numerator[12] => alt_u_div_aaf:divider.numerator[12]
numerator[13] => alt_u_div_aaf:divider.numerator[13]
numerator[14] => alt_u_div_aaf:divider.numerator[14]
numerator[15] => alt_u_div_aaf:divider.numerator[15]
numerator[16] => alt_u_div_aaf:divider.numerator[16]
numerator[17] => alt_u_div_aaf:divider.numerator[17]
numerator[18] => alt_u_div_aaf:divider.numerator[18]
numerator[19] => alt_u_div_aaf:divider.numerator[19]
numerator[20] => alt_u_div_aaf:divider.numerator[20]
numerator[21] => alt_u_div_aaf:divider.numerator[21]
numerator[22] => alt_u_div_aaf:divider.numerator[22]
quotient[0] <= protect_quotient[0].DB_MAX_OUTPUT_PORT_TYPE
quotient[1] <= protect_quotient[1].DB_MAX_OUTPUT_PORT_TYPE
quotient[2] <= protect_quotient[2].DB_MAX_OUTPUT_PORT_TYPE
quotient[3] <= protect_quotient[3].DB_MAX_OUTPUT_PORT_TYPE
quotient[4] <= protect_quotient[4].DB_MAX_OUTPUT_PORT_TYPE
quotient[5] <= protect_quotient[5].DB_MAX_OUTPUT_PORT_TYPE
quotient[6] <= protect_quotient[6].DB_MAX_OUTPUT_PORT_TYPE
quotient[7] <= protect_quotient[7].DB_MAX_OUTPUT_PORT_TYPE
quotient[8] <= protect_quotient[8].DB_MAX_OUTPUT_PORT_TYPE
quotient[9] <= protect_quotient[9].DB_MAX_OUTPUT_PORT_TYPE
quotient[10] <= protect_quotient[10].DB_MAX_OUTPUT_PORT_TYPE
quotient[11] <= protect_quotient[11].DB_MAX_OUTPUT_PORT_TYPE
quotient[12] <= protect_quotient[12].DB_MAX_OUTPUT_PORT_TYPE
quotient[13] <= protect_quotient[13].DB_MAX_OUTPUT_PORT_TYPE
quotient[14] <= protect_quotient[14].DB_MAX_OUTPUT_PORT_TYPE
quotient[15] <= protect_quotient[15].DB_MAX_OUTPUT_PORT_TYPE
quotient[16] <= protect_quotient[16].DB_MAX_OUTPUT_PORT_TYPE
quotient[17] <= protect_quotient[17].DB_MAX_OUTPUT_PORT_TYPE
quotient[18] <= protect_quotient[18].DB_MAX_OUTPUT_PORT_TYPE
quotient[19] <= protect_quotient[19].DB_MAX_OUTPUT_PORT_TYPE
quotient[20] <= protect_quotient[20].DB_MAX_OUTPUT_PORT_TYPE
quotient[21] <= protect_quotient[21].DB_MAX_OUTPUT_PORT_TYPE
quotient[22] <= protect_quotient[22].DB_MAX_OUTPUT_PORT_TYPE
remainder[0] <= protect_remainder[0].DB_MAX_OUTPUT_PORT_TYPE
remainder[1] <= protect_remainder[1].DB_MAX_OUTPUT_PORT_TYPE
remainder[2] <= protect_remainder[2].DB_MAX_OUTPUT_PORT_TYPE
remainder[3] <= protect_remainder[3].DB_MAX_OUTPUT_PORT_TYPE
remainder[4] <= protect_remainder[4].DB_MAX_OUTPUT_PORT_TYPE
remainder[5] <= protect_remainder[5].DB_MAX_OUTPUT_PORT_TYPE
remainder[6] <= protect_remainder[6].DB_MAX_OUTPUT_PORT_TYPE
remainder[7] <= protect_remainder[7].DB_MAX_OUTPUT_PORT_TYPE
remainder[8] <= protect_remainder[8].DB_MAX_OUTPUT_PORT_TYPE
remainder[9] <= protect_remainder[9].DB_MAX_OUTPUT_PORT_TYPE
remainder[10] <= protect_remainder[10].DB_MAX_OUTPUT_PORT_TYPE
remainder[11] <= protect_remainder[11].DB_MAX_OUTPUT_PORT_TYPE
remainder[12] <= protect_remainder[12].DB_MAX_OUTPUT_PORT_TYPE
remainder[13] <= protect_remainder[13].DB_MAX_OUTPUT_PORT_TYPE
remainder[14] <= protect_remainder[14].DB_MAX_OUTPUT_PORT_TYPE
remainder[15] <= protect_remainder[15].DB_MAX_OUTPUT_PORT_TYPE


|top|canny_top:u_canny_top|otus:u_otus|otus_dsp:u_otus_dsp|div_23_16:u_div_23_16|lpm_divide:LPM_DIVIDE_component|lpm_divide_uos:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider
denominator[0] => add_sub_7pc:add_sub_0.datab[0]
denominator[0] => add_sub_8pc:add_sub_1.datab[0]
denominator[0] => op_11.IN8
denominator[0] => op_15.IN10
denominator[0] => op_16.IN12
denominator[0] => op_17.IN14
denominator[0] => op_18.IN16
denominator[0] => op_19.IN18
denominator[0] => op_20.IN20
denominator[0] => op_21.IN22
denominator[0] => op_1.IN24
denominator[0] => op_2.IN26
denominator[0] => op_3.IN28
denominator[0] => op_4.IN30
denominator[0] => op_5.IN32
denominator[0] => op_6.IN34
denominator[0] => op_7.IN36
denominator[0] => op_8.IN36
denominator[0] => op_9.IN36
denominator[0] => op_10.IN36
denominator[0] => op_12.IN36
denominator[0] => op_13.IN36
denominator[0] => op_14.IN36
denominator[1] => sel[0].IN1
denominator[1] => add_sub_8pc:add_sub_1.datab[1]
denominator[1] => sel[16].IN1
denominator[1] => sel[32].IN1
denominator[1] => op_11.IN6
denominator[1] => sel[48].IN1
denominator[1] => op_15.IN8
denominator[1] => sel[64].IN1
denominator[1] => op_16.IN10
denominator[1] => sel[80].IN1
denominator[1] => op_17.IN12
denominator[1] => sel[96].IN1
denominator[1] => op_18.IN14
denominator[1] => sel[112].IN1
denominator[1] => op_19.IN16
denominator[1] => sel[128].IN1
denominator[1] => op_20.IN18
denominator[1] => sel[144].IN1
denominator[1] => op_21.IN20
denominator[1] => sel[160].IN1
denominator[1] => op_1.IN22
denominator[1] => sel[176].IN1
denominator[1] => op_2.IN24
denominator[1] => sel[192].IN1
denominator[1] => op_3.IN26
denominator[1] => sel[208].IN1
denominator[1] => op_4.IN28
denominator[1] => sel[224].IN1
denominator[1] => op_5.IN30
denominator[1] => sel[240].IN1
denominator[1] => op_6.IN32
denominator[1] => sel[256].IN1
denominator[1] => op_7.IN34
denominator[1] => sel[272].IN1
denominator[1] => op_8.IN34
denominator[1] => sel[288].IN1
denominator[1] => op_9.IN34
denominator[1] => sel[304].IN1
denominator[1] => op_10.IN34
denominator[1] => sel[320].IN1
denominator[1] => op_12.IN34
denominator[1] => sel[336].IN1
denominator[1] => op_13.IN34
denominator[1] => sel[352].IN1
denominator[1] => op_14.IN34
denominator[1] => sel[368].IN1
denominator[2] => sel[1].IN1
denominator[2] => sel[17].IN1
denominator[2] => sel[33].IN1
denominator[2] => op_11.IN4
denominator[2] => sel[49].IN1
denominator[2] => op_15.IN6
denominator[2] => sel[65].IN1
denominator[2] => op_16.IN8
denominator[2] => sel[81].IN1
denominator[2] => op_17.IN10
denominator[2] => sel[97].IN1
denominator[2] => op_18.IN12
denominator[2] => sel[113].IN1
denominator[2] => op_19.IN14
denominator[2] => sel[129].IN1
denominator[2] => op_20.IN16
denominator[2] => sel[145].IN1
denominator[2] => op_21.IN18
denominator[2] => sel[161].IN1
denominator[2] => op_1.IN20
denominator[2] => sel[177].IN1
denominator[2] => op_2.IN22
denominator[2] => sel[193].IN1
denominator[2] => op_3.IN24
denominator[2] => sel[209].IN1
denominator[2] => op_4.IN26
denominator[2] => sel[225].IN1
denominator[2] => op_5.IN28
denominator[2] => sel[241].IN1
denominator[2] => op_6.IN30
denominator[2] => sel[257].IN1
denominator[2] => op_7.IN32
denominator[2] => sel[273].IN1
denominator[2] => op_8.IN32
denominator[2] => sel[289].IN1
denominator[2] => op_9.IN32
denominator[2] => sel[305].IN1
denominator[2] => op_10.IN32
denominator[2] => sel[321].IN1
denominator[2] => op_12.IN32
denominator[2] => sel[337].IN1
denominator[2] => op_13.IN32
denominator[2] => sel[353].IN1
denominator[2] => op_14.IN32
denominator[2] => sel[369].IN1
denominator[3] => sel[2].IN1
denominator[3] => sel[18].IN1
denominator[3] => sel[34].IN1
denominator[3] => sel[50].IN1
denominator[3] => op_15.IN4
denominator[3] => sel[66].IN1
denominator[3] => op_16.IN6
denominator[3] => sel[82].IN1
denominator[3] => op_17.IN8
denominator[3] => sel[98].IN1
denominator[3] => op_18.IN10
denominator[3] => sel[114].IN1
denominator[3] => op_19.IN12
denominator[3] => sel[130].IN1
denominator[3] => op_20.IN14
denominator[3] => sel[146].IN1
denominator[3] => op_21.IN16
denominator[3] => sel[162].IN1
denominator[3] => op_1.IN18
denominator[3] => sel[178].IN1
denominator[3] => op_2.IN20
denominator[3] => sel[194].IN1
denominator[3] => op_3.IN22
denominator[3] => sel[210].IN1
denominator[3] => op_4.IN24
denominator[3] => sel[226].IN1
denominator[3] => op_5.IN26
denominator[3] => sel[242].IN1
denominator[3] => op_6.IN28
denominator[3] => sel[258].IN1
denominator[3] => op_7.IN30
denominator[3] => sel[274].IN1
denominator[3] => op_8.IN30
denominator[3] => sel[290].IN1
denominator[3] => op_9.IN30
denominator[3] => sel[306].IN1
denominator[3] => op_10.IN30
denominator[3] => sel[322].IN1
denominator[3] => op_12.IN30
denominator[3] => sel[338].IN1
denominator[3] => op_13.IN30
denominator[3] => sel[354].IN1
denominator[3] => op_14.IN30
denominator[3] => sel[370].IN1
denominator[4] => sel[3].IN1
denominator[4] => sel[19].IN1
denominator[4] => sel[35].IN1
denominator[4] => sel[51].IN1
denominator[4] => sel[67].IN1
denominator[4] => op_16.IN4
denominator[4] => sel[83].IN1
denominator[4] => op_17.IN6
denominator[4] => sel[99].IN1
denominator[4] => op_18.IN8
denominator[4] => sel[115].IN1
denominator[4] => op_19.IN10
denominator[4] => sel[131].IN1
denominator[4] => op_20.IN12
denominator[4] => sel[147].IN1
denominator[4] => op_21.IN14
denominator[4] => sel[163].IN1
denominator[4] => op_1.IN16
denominator[4] => sel[179].IN1
denominator[4] => op_2.IN18
denominator[4] => sel[195].IN1
denominator[4] => op_3.IN20
denominator[4] => sel[211].IN1
denominator[4] => op_4.IN22
denominator[4] => sel[227].IN1
denominator[4] => op_5.IN24
denominator[4] => sel[243].IN1
denominator[4] => op_6.IN26
denominator[4] => sel[259].IN1
denominator[4] => op_7.IN28
denominator[4] => sel[275].IN1
denominator[4] => op_8.IN28
denominator[4] => sel[291].IN1
denominator[4] => op_9.IN28
denominator[4] => sel[307].IN1
denominator[4] => op_10.IN28
denominator[4] => sel[323].IN1
denominator[4] => op_12.IN28
denominator[4] => sel[339].IN1
denominator[4] => op_13.IN28
denominator[4] => sel[355].IN1
denominator[4] => op_14.IN28
denominator[4] => sel[371].IN1
denominator[5] => sel[4].IN1
denominator[5] => sel[20].IN1
denominator[5] => sel[36].IN1
denominator[5] => sel[52].IN1
denominator[5] => sel[68].IN1
denominator[5] => sel[84].IN1
denominator[5] => op_17.IN4
denominator[5] => sel[100].IN1
denominator[5] => op_18.IN6
denominator[5] => sel[116].IN1
denominator[5] => op_19.IN8
denominator[5] => sel[132].IN1
denominator[5] => op_20.IN10
denominator[5] => sel[148].IN1
denominator[5] => op_21.IN12
denominator[5] => sel[164].IN1
denominator[5] => op_1.IN14
denominator[5] => sel[180].IN1
denominator[5] => op_2.IN16
denominator[5] => sel[196].IN1
denominator[5] => op_3.IN18
denominator[5] => sel[212].IN1
denominator[5] => op_4.IN20
denominator[5] => sel[228].IN1
denominator[5] => op_5.IN22
denominator[5] => sel[244].IN1
denominator[5] => op_6.IN24
denominator[5] => sel[260].IN1
denominator[5] => op_7.IN26
denominator[5] => sel[276].IN1
denominator[5] => op_8.IN26
denominator[5] => sel[292].IN1
denominator[5] => op_9.IN26
denominator[5] => sel[308].IN1
denominator[5] => op_10.IN26
denominator[5] => sel[324].IN1
denominator[5] => op_12.IN26
denominator[5] => sel[340].IN1
denominator[5] => op_13.IN26
denominator[5] => sel[356].IN1
denominator[5] => op_14.IN26
denominator[5] => sel[372].IN1
denominator[6] => sel[5].IN1
denominator[6] => sel[21].IN1
denominator[6] => sel[37].IN1
denominator[6] => sel[53].IN1
denominator[6] => sel[69].IN1
denominator[6] => sel[85].IN1
denominator[6] => sel[101].IN1
denominator[6] => op_18.IN4
denominator[6] => sel[117].IN1
denominator[6] => op_19.IN6
denominator[6] => sel[133].IN1
denominator[6] => op_20.IN8
denominator[6] => sel[149].IN1
denominator[6] => op_21.IN10
denominator[6] => sel[165].IN1
denominator[6] => op_1.IN12
denominator[6] => sel[181].IN1
denominator[6] => op_2.IN14
denominator[6] => sel[197].IN1
denominator[6] => op_3.IN16
denominator[6] => sel[213].IN1
denominator[6] => op_4.IN18
denominator[6] => sel[229].IN1
denominator[6] => op_5.IN20
denominator[6] => sel[245].IN1
denominator[6] => op_6.IN22
denominator[6] => sel[261].IN1
denominator[6] => op_7.IN24
denominator[6] => sel[277].IN1
denominator[6] => op_8.IN24
denominator[6] => sel[293].IN1
denominator[6] => op_9.IN24
denominator[6] => sel[309].IN1
denominator[6] => op_10.IN24
denominator[6] => sel[325].IN1
denominator[6] => op_12.IN24
denominator[6] => sel[341].IN1
denominator[6] => op_13.IN24
denominator[6] => sel[357].IN1
denominator[6] => op_14.IN24
denominator[6] => sel[373].IN1
denominator[7] => sel[6].IN1
denominator[7] => sel[22].IN1
denominator[7] => sel[38].IN1
denominator[7] => sel[54].IN1
denominator[7] => sel[70].IN1
denominator[7] => sel[86].IN1
denominator[7] => sel[102].IN1
denominator[7] => sel[118].IN1
denominator[7] => op_19.IN4
denominator[7] => sel[134].IN1
denominator[7] => op_20.IN6
denominator[7] => sel[150].IN1
denominator[7] => op_21.IN8
denominator[7] => sel[166].IN1
denominator[7] => op_1.IN10
denominator[7] => sel[182].IN1
denominator[7] => op_2.IN12
denominator[7] => sel[198].IN1
denominator[7] => op_3.IN14
denominator[7] => sel[214].IN1
denominator[7] => op_4.IN16
denominator[7] => sel[230].IN1
denominator[7] => op_5.IN18
denominator[7] => sel[246].IN1
denominator[7] => op_6.IN20
denominator[7] => sel[262].IN1
denominator[7] => op_7.IN22
denominator[7] => sel[278].IN1
denominator[7] => op_8.IN22
denominator[7] => sel[294].IN1
denominator[7] => op_9.IN22
denominator[7] => sel[310].IN1
denominator[7] => op_10.IN22
denominator[7] => sel[326].IN1
denominator[7] => op_12.IN22
denominator[7] => sel[342].IN1
denominator[7] => op_13.IN22
denominator[7] => sel[358].IN1
denominator[7] => op_14.IN22
denominator[7] => sel[374].IN1
denominator[8] => sel[7].IN1
denominator[8] => sel[23].IN1
denominator[8] => sel[39].IN1
denominator[8] => sel[55].IN1
denominator[8] => sel[71].IN1
denominator[8] => sel[87].IN1
denominator[8] => sel[103].IN1
denominator[8] => sel[119].IN1
denominator[8] => sel[135].IN1
denominator[8] => op_20.IN4
denominator[8] => sel[151].IN1
denominator[8] => op_21.IN6
denominator[8] => sel[167].IN1
denominator[8] => op_1.IN8
denominator[8] => sel[183].IN1
denominator[8] => op_2.IN10
denominator[8] => sel[199].IN1
denominator[8] => op_3.IN12
denominator[8] => sel[215].IN1
denominator[8] => op_4.IN14
denominator[8] => sel[231].IN1
denominator[8] => op_5.IN16
denominator[8] => sel[247].IN1
denominator[8] => op_6.IN18
denominator[8] => sel[263].IN1
denominator[8] => op_7.IN20
denominator[8] => sel[279].IN1
denominator[8] => op_8.IN20
denominator[8] => sel[295].IN1
denominator[8] => op_9.IN20
denominator[8] => sel[311].IN1
denominator[8] => op_10.IN20
denominator[8] => sel[327].IN1
denominator[8] => op_12.IN20
denominator[8] => sel[343].IN1
denominator[8] => op_13.IN20
denominator[8] => sel[359].IN1
denominator[8] => op_14.IN20
denominator[8] => sel[375].IN1
denominator[9] => sel[8].IN1
denominator[9] => sel[24].IN1
denominator[9] => sel[40].IN1
denominator[9] => sel[56].IN1
denominator[9] => sel[72].IN1
denominator[9] => sel[88].IN1
denominator[9] => sel[104].IN1
denominator[9] => sel[120].IN1
denominator[9] => sel[136].IN1
denominator[9] => sel[152].IN1
denominator[9] => op_21.IN4
denominator[9] => sel[168].IN1
denominator[9] => op_1.IN6
denominator[9] => sel[184].IN1
denominator[9] => op_2.IN8
denominator[9] => sel[200].IN1
denominator[9] => op_3.IN10
denominator[9] => sel[216].IN1
denominator[9] => op_4.IN12
denominator[9] => sel[232].IN1
denominator[9] => op_5.IN14
denominator[9] => sel[248].IN1
denominator[9] => op_6.IN16
denominator[9] => sel[264].IN1
denominator[9] => op_7.IN18
denominator[9] => sel[280].IN1
denominator[9] => op_8.IN18
denominator[9] => sel[296].IN1
denominator[9] => op_9.IN18
denominator[9] => sel[312].IN1
denominator[9] => op_10.IN18
denominator[9] => sel[328].IN1
denominator[9] => op_12.IN18
denominator[9] => sel[344].IN1
denominator[9] => op_13.IN18
denominator[9] => sel[360].IN1
denominator[9] => op_14.IN18
denominator[9] => sel[376].IN1
denominator[10] => sel[9].IN1
denominator[10] => sel[25].IN1
denominator[10] => sel[41].IN1
denominator[10] => sel[57].IN1
denominator[10] => sel[73].IN1
denominator[10] => sel[89].IN1
denominator[10] => sel[105].IN1
denominator[10] => sel[121].IN1
denominator[10] => sel[137].IN1
denominator[10] => sel[153].IN1
denominator[10] => sel[169].IN1
denominator[10] => op_1.IN4
denominator[10] => sel[185].IN1
denominator[10] => op_2.IN6
denominator[10] => sel[201].IN1
denominator[10] => op_3.IN8
denominator[10] => sel[217].IN1
denominator[10] => op_4.IN10
denominator[10] => sel[233].IN1
denominator[10] => op_5.IN12
denominator[10] => sel[249].IN1
denominator[10] => op_6.IN14
denominator[10] => sel[265].IN1
denominator[10] => op_7.IN16
denominator[10] => sel[281].IN1
denominator[10] => op_8.IN16
denominator[10] => sel[297].IN1
denominator[10] => op_9.IN16
denominator[10] => sel[313].IN1
denominator[10] => op_10.IN16
denominator[10] => sel[329].IN1
denominator[10] => op_12.IN16
denominator[10] => sel[345].IN1
denominator[10] => op_13.IN16
denominator[10] => sel[361].IN1
denominator[10] => op_14.IN16
denominator[10] => sel[377].IN1
denominator[11] => sel[10].IN1
denominator[11] => sel[26].IN1
denominator[11] => sel[42].IN1
denominator[11] => sel[58].IN1
denominator[11] => sel[74].IN1
denominator[11] => sel[90].IN1
denominator[11] => sel[106].IN1
denominator[11] => sel[122].IN1
denominator[11] => sel[138].IN1
denominator[11] => sel[154].IN1
denominator[11] => sel[170].IN1
denominator[11] => sel[186].IN1
denominator[11] => op_2.IN4
denominator[11] => sel[202].IN1
denominator[11] => op_3.IN6
denominator[11] => sel[218].IN1
denominator[11] => op_4.IN8
denominator[11] => sel[234].IN1
denominator[11] => op_5.IN10
denominator[11] => sel[250].IN1
denominator[11] => op_6.IN12
denominator[11] => sel[266].IN1
denominator[11] => op_7.IN14
denominator[11] => sel[282].IN1
denominator[11] => op_8.IN14
denominator[11] => sel[298].IN1
denominator[11] => op_9.IN14
denominator[11] => sel[314].IN1
denominator[11] => op_10.IN14
denominator[11] => sel[330].IN1
denominator[11] => op_12.IN14
denominator[11] => sel[346].IN1
denominator[11] => op_13.IN14
denominator[11] => sel[362].IN1
denominator[11] => op_14.IN14
denominator[11] => sel[378].IN1
denominator[12] => sel[11].IN1
denominator[12] => sel[27].IN1
denominator[12] => sel[43].IN1
denominator[12] => sel[59].IN1
denominator[12] => sel[75].IN1
denominator[12] => sel[91].IN1
denominator[12] => sel[107].IN1
denominator[12] => sel[123].IN1
denominator[12] => sel[139].IN1
denominator[12] => sel[155].IN1
denominator[12] => sel[171].IN1
denominator[12] => sel[187].IN1
denominator[12] => sel[203].IN1
denominator[12] => op_3.IN4
denominator[12] => sel[219].IN1
denominator[12] => op_4.IN6
denominator[12] => sel[235].IN1
denominator[12] => op_5.IN8
denominator[12] => sel[251].IN1
denominator[12] => op_6.IN10
denominator[12] => sel[267].IN1
denominator[12] => op_7.IN12
denominator[12] => sel[283].IN1
denominator[12] => op_8.IN12
denominator[12] => sel[299].IN1
denominator[12] => op_9.IN12
denominator[12] => sel[315].IN1
denominator[12] => op_10.IN12
denominator[12] => sel[331].IN1
denominator[12] => op_12.IN12
denominator[12] => sel[347].IN1
denominator[12] => op_13.IN12
denominator[12] => sel[363].IN1
denominator[12] => op_14.IN12
denominator[12] => sel[379].IN1
denominator[13] => sel[12].IN1
denominator[13] => sel[28].IN1
denominator[13] => sel[44].IN1
denominator[13] => sel[60].IN1
denominator[13] => sel[76].IN1
denominator[13] => sel[92].IN1
denominator[13] => sel[108].IN1
denominator[13] => sel[124].IN1
denominator[13] => sel[140].IN1
denominator[13] => sel[156].IN1
denominator[13] => sel[172].IN1
denominator[13] => sel[188].IN1
denominator[13] => sel[204].IN1
denominator[13] => sel[220].IN1
denominator[13] => op_4.IN4
denominator[13] => sel[236].IN1
denominator[13] => op_5.IN6
denominator[13] => sel[252].IN1
denominator[13] => op_6.IN8
denominator[13] => sel[268].IN1
denominator[13] => op_7.IN10
denominator[13] => sel[284].IN1
denominator[13] => op_8.IN10
denominator[13] => sel[300].IN1
denominator[13] => op_9.IN10
denominator[13] => sel[316].IN1
denominator[13] => op_10.IN10
denominator[13] => sel[332].IN1
denominator[13] => op_12.IN10
denominator[13] => sel[348].IN1
denominator[13] => op_13.IN10
denominator[13] => sel[364].IN1
denominator[13] => op_14.IN10
denominator[13] => sel[380].IN1
denominator[14] => sel[13].IN1
denominator[14] => sel[29].IN1
denominator[14] => sel[45].IN1
denominator[14] => sel[61].IN1
denominator[14] => sel[77].IN1
denominator[14] => sel[93].IN1
denominator[14] => sel[109].IN1
denominator[14] => sel[125].IN1
denominator[14] => sel[141].IN1
denominator[14] => sel[157].IN1
denominator[14] => sel[173].IN1
denominator[14] => sel[189].IN1
denominator[14] => sel[205].IN1
denominator[14] => sel[221].IN1
denominator[14] => sel[237].IN1
denominator[14] => op_5.IN4
denominator[14] => sel[253].IN1
denominator[14] => op_6.IN6
denominator[14] => sel[269].IN1
denominator[14] => op_7.IN8
denominator[14] => sel[285].IN1
denominator[14] => op_8.IN8
denominator[14] => sel[301].IN1
denominator[14] => op_9.IN8
denominator[14] => sel[317].IN1
denominator[14] => op_10.IN8
denominator[14] => sel[333].IN1
denominator[14] => op_12.IN8
denominator[14] => sel[349].IN1
denominator[14] => op_13.IN8
denominator[14] => sel[365].IN1
denominator[14] => op_14.IN8
denominator[14] => sel[381].IN1
denominator[15] => sel[14].IN1
denominator[15] => sel[30].IN1
denominator[15] => sel[46].IN1
denominator[15] => sel[62].IN1
denominator[15] => sel[78].IN1
denominator[15] => sel[94].IN1
denominator[15] => sel[110].IN1
denominator[15] => sel[126].IN1
denominator[15] => sel[142].IN1
denominator[15] => sel[158].IN1
denominator[15] => sel[174].IN1
denominator[15] => sel[190].IN1
denominator[15] => sel[206].IN1
denominator[15] => sel[222].IN1
denominator[15] => sel[238].IN1
denominator[15] => sel[254].IN1
denominator[15] => op_6.IN4
denominator[15] => sel[270].IN1
denominator[15] => op_7.IN6
denominator[15] => sel[286].IN1
denominator[15] => op_8.IN6
denominator[15] => sel[302].IN1
denominator[15] => op_9.IN6
denominator[15] => sel[318].IN1
denominator[15] => op_10.IN6
denominator[15] => sel[334].IN1
denominator[15] => op_12.IN6
denominator[15] => sel[350].IN1
denominator[15] => op_13.IN6
denominator[15] => sel[366].IN1
denominator[15] => op_14.IN6
denominator[15] => sel[382].IN1
numerator[0] => StageOut[374].IN0
numerator[0] => op_14.IN35
numerator[1] => StageOut[357].IN0
numerator[1] => op_13.IN35
numerator[2] => StageOut[340].IN0
numerator[2] => op_12.IN35
numerator[3] => StageOut[323].IN0
numerator[3] => op_10.IN35
numerator[4] => StageOut[306].IN0
numerator[4] => op_9.IN35
numerator[5] => StageOut[289].IN0
numerator[5] => op_8.IN35
numerator[6] => StageOut[272].IN0
numerator[6] => op_7.IN35
numerator[7] => StageOut[255].IN0
numerator[7] => op_6.IN33
numerator[8] => StageOut[238].IN0
numerator[8] => op_5.IN31
numerator[9] => StageOut[221].IN0
numerator[9] => op_4.IN29
numerator[10] => StageOut[204].IN0
numerator[10] => op_3.IN27
numerator[11] => StageOut[187].IN0
numerator[11] => op_2.IN25
numerator[12] => StageOut[170].IN0
numerator[12] => op_1.IN23
numerator[13] => StageOut[153].IN0
numerator[13] => op_21.IN21
numerator[14] => StageOut[136].IN0
numerator[14] => op_20.IN19
numerator[15] => StageOut[119].IN0
numerator[15] => op_19.IN17
numerator[16] => StageOut[102].IN0
numerator[16] => op_18.IN15
numerator[17] => StageOut[85].IN0
numerator[17] => op_17.IN13
numerator[18] => StageOut[68].IN0
numerator[18] => op_16.IN11
numerator[19] => StageOut[51].IN0
numerator[19] => op_15.IN9
numerator[20] => StageOut[34].IN0
numerator[20] => op_11.IN7
numerator[21] => add_sub_8pc:add_sub_1.dataa[0]
numerator[21] => StageOut[17].IN0
numerator[22] => add_sub_7pc:add_sub_0.dataa[0]
numerator[22] => StageOut[0].IN0
quotient[0] <= quotient_tmp[0].DB_MAX_OUTPUT_PORT_TYPE
quotient[1] <= quotient_tmp[1].DB_MAX_OUTPUT_PORT_TYPE
quotient[2] <= quotient_tmp[2].DB_MAX_OUTPUT_PORT_TYPE
quotient[3] <= quotient_tmp[3].DB_MAX_OUTPUT_PORT_TYPE
quotient[4] <= quotient_tmp[4].DB_MAX_OUTPUT_PORT_TYPE
quotient[5] <= quotient_tmp[5].DB_MAX_OUTPUT_PORT_TYPE
quotient[6] <= quotient_tmp[6].DB_MAX_OUTPUT_PORT_TYPE
quotient[7] <= quotient_tmp[7].DB_MAX_OUTPUT_PORT_TYPE
quotient[8] <= quotient_tmp[8].DB_MAX_OUTPUT_PORT_TYPE
quotient[9] <= quotient_tmp[9].DB_MAX_OUTPUT_PORT_TYPE
quotient[10] <= quotient_tmp[10].DB_MAX_OUTPUT_PORT_TYPE
quotient[11] <= quotient_tmp[11].DB_MAX_OUTPUT_PORT_TYPE
quotient[12] <= quotient_tmp[12].DB_MAX_OUTPUT_PORT_TYPE
quotient[13] <= quotient_tmp[13].DB_MAX_OUTPUT_PORT_TYPE
quotient[14] <= quotient_tmp[14].DB_MAX_OUTPUT_PORT_TYPE
quotient[15] <= quotient_tmp[15].DB_MAX_OUTPUT_PORT_TYPE
quotient[16] <= quotient_tmp[16].DB_MAX_OUTPUT_PORT_TYPE
quotient[17] <= quotient_tmp[17].DB_MAX_OUTPUT_PORT_TYPE
quotient[18] <= quotient_tmp[18].DB_MAX_OUTPUT_PORT_TYPE
quotient[19] <= quotient_tmp[19].DB_MAX_OUTPUT_PORT_TYPE
quotient[20] <= quotient_tmp[20].DB_MAX_OUTPUT_PORT_TYPE
quotient[21] <= quotient_tmp[21].DB_MAX_OUTPUT_PORT_TYPE
quotient[22] <= quotient_tmp[22].DB_MAX_OUTPUT_PORT_TYPE
remainder[0] <= StageOut[374].DB_MAX_OUTPUT_PORT_TYPE
remainder[1] <= StageOut[375].DB_MAX_OUTPUT_PORT_TYPE
remainder[2] <= StageOut[376].DB_MAX_OUTPUT_PORT_TYPE
remainder[3] <= StageOut[377].DB_MAX_OUTPUT_PORT_TYPE
remainder[4] <= StageOut[378].DB_MAX_OUTPUT_PORT_TYPE
remainder[5] <= StageOut[379].DB_MAX_OUTPUT_PORT_TYPE
remainder[6] <= StageOut[380].DB_MAX_OUTPUT_PORT_TYPE
remainder[7] <= StageOut[381].DB_MAX_OUTPUT_PORT_TYPE
remainder[8] <= StageOut[382].DB_MAX_OUTPUT_PORT_TYPE
remainder[9] <= StageOut[383].DB_MAX_OUTPUT_PORT_TYPE
remainder[10] <= StageOut[384].DB_MAX_OUTPUT_PORT_TYPE
remainder[11] <= StageOut[385].DB_MAX_OUTPUT_PORT_TYPE
remainder[12] <= StageOut[386].DB_MAX_OUTPUT_PORT_TYPE
remainder[13] <= StageOut[387].DB_MAX_OUTPUT_PORT_TYPE
remainder[14] <= StageOut[388].DB_MAX_OUTPUT_PORT_TYPE
remainder[15] <= StageOut[389].DB_MAX_OUTPUT_PORT_TYPE


|top|canny_top:u_canny_top|otus:u_otus|otus_dsp:u_otus_dsp|div_23_16:u_div_23_16|lpm_divide:LPM_DIVIDE_component|lpm_divide_uos:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|add_sub_7pc:add_sub_0
cout <= carry_eqn[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => carry_eqn[0].IN0
dataa[0] => _.IN0
dataa[0] => sum_eqn[0].IN0
datab[0] => datab_node[0].IN0
result[0] <= sum_eqn[0].DB_MAX_OUTPUT_PORT_TYPE


|top|canny_top:u_canny_top|otus:u_otus|otus_dsp:u_otus_dsp|div_23_16:u_div_23_16|lpm_divide:LPM_DIVIDE_component|lpm_divide_uos:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|add_sub_8pc:add_sub_1
cout <= carry_eqn[1].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => carry_eqn[0].IN0
dataa[0] => _.IN0
dataa[0] => sum_eqn[0].IN0
dataa[1] => carry_eqn[1].IN0
dataa[1] => _.IN0
dataa[1] => sum_eqn[1].IN0
datab[0] => datab_node[0].IN0
datab[1] => datab_node[1].IN0
result[0] <= sum_eqn[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sum_eqn[1].DB_MAX_OUTPUT_PORT_TYPE


|top|canny_top:u_canny_top|canny5_DTM:u_canny5_DTM
clk => clk.IN1
NMS_data[0] => NMS_data[0].IN1
NMS_data[1] => NMS_data[1].IN1
NMS_data[2] => NMS_data[2].IN1
NMS_data[3] => NMS_data[3].IN1
NMS_data[4] => NMS_data[4].IN1
NMS_data[5] => NMS_data[5].IN1
NMS_data[6] => NMS_data[6].IN1
NMS_data[7] => NMS_data[7].IN1
NMS_hs => DTM_hs_r[0].DATAIN
NMS_vs => DTM_vs_r[0].DATAIN
NMS_de => NMS_de.IN1
Tmax[0] => LessThan0.IN16
Tmax[0] => LessThan1.IN16
Tmax[0] => LessThan2.IN16
Tmax[0] => LessThan3.IN16
Tmax[0] => LessThan4.IN16
Tmax[0] => LessThan5.IN16
Tmax[0] => LessThan6.IN16
Tmax[0] => LessThan7.IN16
Tmax[0] => LessThan8.IN16
Tmax[0] => LessThan10.IN16
Tmax[1] => LessThan0.IN15
Tmax[1] => LessThan1.IN15
Tmax[1] => LessThan2.IN15
Tmax[1] => LessThan3.IN15
Tmax[1] => LessThan4.IN15
Tmax[1] => LessThan5.IN15
Tmax[1] => LessThan6.IN15
Tmax[1] => LessThan7.IN15
Tmax[1] => LessThan8.IN15
Tmax[1] => LessThan10.IN15
Tmax[2] => LessThan0.IN14
Tmax[2] => LessThan1.IN14
Tmax[2] => LessThan2.IN14
Tmax[2] => LessThan3.IN14
Tmax[2] => LessThan4.IN14
Tmax[2] => LessThan5.IN14
Tmax[2] => LessThan6.IN14
Tmax[2] => LessThan7.IN14
Tmax[2] => LessThan8.IN14
Tmax[2] => LessThan10.IN14
Tmax[2] => LessThan9.IN16
Tmax[3] => LessThan0.IN13
Tmax[3] => LessThan1.IN13
Tmax[3] => LessThan2.IN13
Tmax[3] => LessThan3.IN13
Tmax[3] => LessThan4.IN13
Tmax[3] => LessThan5.IN13
Tmax[3] => LessThan6.IN13
Tmax[3] => LessThan7.IN13
Tmax[3] => LessThan8.IN13
Tmax[3] => LessThan10.IN13
Tmax[3] => LessThan9.IN15
Tmax[4] => LessThan0.IN12
Tmax[4] => LessThan1.IN12
Tmax[4] => LessThan2.IN12
Tmax[4] => LessThan3.IN12
Tmax[4] => LessThan4.IN12
Tmax[4] => LessThan5.IN12
Tmax[4] => LessThan6.IN12
Tmax[4] => LessThan7.IN12
Tmax[4] => LessThan8.IN12
Tmax[4] => LessThan10.IN12
Tmax[4] => LessThan9.IN14
Tmax[5] => LessThan0.IN11
Tmax[5] => LessThan1.IN11
Tmax[5] => LessThan2.IN11
Tmax[5] => LessThan3.IN11
Tmax[5] => LessThan4.IN11
Tmax[5] => LessThan5.IN11
Tmax[5] => LessThan6.IN11
Tmax[5] => LessThan7.IN11
Tmax[5] => LessThan8.IN11
Tmax[5] => LessThan10.IN11
Tmax[5] => LessThan9.IN13
Tmax[6] => LessThan0.IN10
Tmax[6] => LessThan1.IN10
Tmax[6] => LessThan2.IN10
Tmax[6] => LessThan3.IN10
Tmax[6] => LessThan4.IN10
Tmax[6] => LessThan5.IN10
Tmax[6] => LessThan6.IN10
Tmax[6] => LessThan7.IN10
Tmax[6] => LessThan8.IN10
Tmax[6] => LessThan10.IN10
Tmax[6] => LessThan9.IN12
Tmax[7] => LessThan0.IN9
Tmax[7] => LessThan1.IN9
Tmax[7] => LessThan2.IN9
Tmax[7] => LessThan3.IN9
Tmax[7] => LessThan4.IN9
Tmax[7] => LessThan5.IN9
Tmax[7] => LessThan6.IN9
Tmax[7] => LessThan7.IN9
Tmax[7] => LessThan8.IN9
Tmax[7] => LessThan10.IN9
Tmax[7] => LessThan9.IN11
DTM_data <= DTM_data~reg0.DB_MAX_OUTPUT_PORT_TYPE
DTM_hs <= DTM_hs_r[1].DB_MAX_OUTPUT_PORT_TYPE
DTM_vs <= DTM_vs_r[1].DB_MAX_OUTPUT_PORT_TYPE
DTM_de <= DTM_de_r[1].DB_MAX_OUTPUT_PORT_TYPE


|top|canny_top:u_canny_top|canny5_DTM:u_canny5_DTM|opr_3x3_1024x8:opr_3x3_1024x8_m0
din_vld => din_vld.IN1
clk => clk.IN1
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
a1[0] <= a1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a1[1] <= a1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a1[2] <= a1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a1[3] <= a1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a1[4] <= a1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a1[5] <= a1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a1[6] <= a1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a1[7] <= a1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a2[0] <= a2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a2[1] <= a2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a2[2] <= a2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a2[3] <= a2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a2[4] <= a2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a2[5] <= a2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a2[6] <= a2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a2[7] <= a2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a3[0] <= a3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a3[1] <= a3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a3[2] <= a3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a3[3] <= a3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a3[4] <= a3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a3[5] <= a3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a3[6] <= a3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a3[7] <= a3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a4[0] <= a4[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a4[1] <= a4[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a4[2] <= a4[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a4[3] <= a4[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a4[4] <= a4[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a4[5] <= a4[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a4[6] <= a4[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a4[7] <= a4[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a5[0] <= a5[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a5[1] <= a5[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a5[2] <= a5[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a5[3] <= a5[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a5[4] <= a5[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a5[5] <= a5[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a5[6] <= a5[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a5[7] <= a5[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a6[0] <= a6[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a6[1] <= a6[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a6[2] <= a6[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a6[3] <= a6[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a6[4] <= a6[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a6[5] <= a6[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a6[6] <= a6[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a6[7] <= a6[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a7[0] <= a7[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a7[1] <= a7[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a7[2] <= a7[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a7[3] <= a7[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a7[4] <= a7[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a7[5] <= a7[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a7[6] <= a7[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a7[7] <= a7[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a8[0] <= a8[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a8[1] <= a8[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a8[2] <= a8[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a8[3] <= a8[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a8[4] <= a8[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a8[5] <= a8[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a8[6] <= a8[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a8[7] <= a8[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a9[0] <= a9[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a9[1] <= a9[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a9[2] <= a9[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a9[3] <= a9[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a9[4] <= a9[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a9[5] <= a9[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a9[6] <= a9[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a9[7] <= a9[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|canny_top:u_canny_top|canny5_DTM:u_canny5_DTM|opr_3x3_1024x8:opr_3x3_1024x8_m0|shift1024x8:shift1024x8_m0
clken => clken.IN1
clock => clock.IN1
shiftin[0] => shiftin[0].IN1
shiftin[1] => shiftin[1].IN1
shiftin[2] => shiftin[2].IN1
shiftin[3] => shiftin[3].IN1
shiftin[4] => shiftin[4].IN1
shiftin[5] => shiftin[5].IN1
shiftin[6] => shiftin[6].IN1
shiftin[7] => shiftin[7].IN1
shiftout[0] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[1] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[2] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[3] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[4] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[5] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[6] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[7] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
taps0x[0] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[1] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[2] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[3] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[4] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[5] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[6] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[7] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[0] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[1] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[2] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[3] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[4] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[5] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[6] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[7] <= altshift_taps:ALTSHIFT_TAPS_component.taps


|top|canny_top:u_canny_top|canny5_DTM:u_canny5_DTM|opr_3x3_1024x8:opr_3x3_1024x8_m0|shift1024x8:shift1024x8_m0|altshift_taps:ALTSHIFT_TAPS_component
shiftin[0] => shift_taps_ksv:auto_generated.shiftin[0]
shiftin[1] => shift_taps_ksv:auto_generated.shiftin[1]
shiftin[2] => shift_taps_ksv:auto_generated.shiftin[2]
shiftin[3] => shift_taps_ksv:auto_generated.shiftin[3]
shiftin[4] => shift_taps_ksv:auto_generated.shiftin[4]
shiftin[5] => shift_taps_ksv:auto_generated.shiftin[5]
shiftin[6] => shift_taps_ksv:auto_generated.shiftin[6]
shiftin[7] => shift_taps_ksv:auto_generated.shiftin[7]
clock => shift_taps_ksv:auto_generated.clock
clken => shift_taps_ksv:auto_generated.clken
shiftout[0] <= shift_taps_ksv:auto_generated.shiftout[0]
shiftout[1] <= shift_taps_ksv:auto_generated.shiftout[1]
shiftout[2] <= shift_taps_ksv:auto_generated.shiftout[2]
shiftout[3] <= shift_taps_ksv:auto_generated.shiftout[3]
shiftout[4] <= shift_taps_ksv:auto_generated.shiftout[4]
shiftout[5] <= shift_taps_ksv:auto_generated.shiftout[5]
shiftout[6] <= shift_taps_ksv:auto_generated.shiftout[6]
shiftout[7] <= shift_taps_ksv:auto_generated.shiftout[7]
taps[0] <= shift_taps_ksv:auto_generated.taps[0]
taps[1] <= shift_taps_ksv:auto_generated.taps[1]
taps[2] <= shift_taps_ksv:auto_generated.taps[2]
taps[3] <= shift_taps_ksv:auto_generated.taps[3]
taps[4] <= shift_taps_ksv:auto_generated.taps[4]
taps[5] <= shift_taps_ksv:auto_generated.taps[5]
taps[6] <= shift_taps_ksv:auto_generated.taps[6]
taps[7] <= shift_taps_ksv:auto_generated.taps[7]
taps[8] <= shift_taps_ksv:auto_generated.taps[8]
taps[9] <= shift_taps_ksv:auto_generated.taps[9]
taps[10] <= shift_taps_ksv:auto_generated.taps[10]
taps[11] <= shift_taps_ksv:auto_generated.taps[11]
taps[12] <= shift_taps_ksv:auto_generated.taps[12]
taps[13] <= shift_taps_ksv:auto_generated.taps[13]
taps[14] <= shift_taps_ksv:auto_generated.taps[14]
taps[15] <= shift_taps_ksv:auto_generated.taps[15]
aclr => ~NO_FANOUT~


|top|canny_top:u_canny_top|canny5_DTM:u_canny5_DTM|opr_3x3_1024x8:opr_3x3_1024x8_m0|shift1024x8:shift1024x8_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated
clken => altsyncram_1ma1:altsyncram2.clocken0
clken => cntr_7vf:cntr1.clk_en
clock => altsyncram_1ma1:altsyncram2.clock0
clock => cntr_7vf:cntr1.clock
shiftin[0] => altsyncram_1ma1:altsyncram2.data_a[0]
shiftin[1] => altsyncram_1ma1:altsyncram2.data_a[1]
shiftin[2] => altsyncram_1ma1:altsyncram2.data_a[2]
shiftin[3] => altsyncram_1ma1:altsyncram2.data_a[3]
shiftin[4] => altsyncram_1ma1:altsyncram2.data_a[4]
shiftin[5] => altsyncram_1ma1:altsyncram2.data_a[5]
shiftin[6] => altsyncram_1ma1:altsyncram2.data_a[6]
shiftin[7] => altsyncram_1ma1:altsyncram2.data_a[7]
shiftout[0] <= altsyncram_1ma1:altsyncram2.q_b[8]
shiftout[1] <= altsyncram_1ma1:altsyncram2.q_b[9]
shiftout[2] <= altsyncram_1ma1:altsyncram2.q_b[10]
shiftout[3] <= altsyncram_1ma1:altsyncram2.q_b[11]
shiftout[4] <= altsyncram_1ma1:altsyncram2.q_b[12]
shiftout[5] <= altsyncram_1ma1:altsyncram2.q_b[13]
shiftout[6] <= altsyncram_1ma1:altsyncram2.q_b[14]
shiftout[7] <= altsyncram_1ma1:altsyncram2.q_b[15]
taps[0] <= altsyncram_1ma1:altsyncram2.q_b[0]
taps[1] <= altsyncram_1ma1:altsyncram2.q_b[1]
taps[2] <= altsyncram_1ma1:altsyncram2.q_b[2]
taps[3] <= altsyncram_1ma1:altsyncram2.q_b[3]
taps[4] <= altsyncram_1ma1:altsyncram2.q_b[4]
taps[5] <= altsyncram_1ma1:altsyncram2.q_b[5]
taps[6] <= altsyncram_1ma1:altsyncram2.q_b[6]
taps[7] <= altsyncram_1ma1:altsyncram2.q_b[7]
taps[8] <= altsyncram_1ma1:altsyncram2.q_b[8]
taps[9] <= altsyncram_1ma1:altsyncram2.q_b[9]
taps[10] <= altsyncram_1ma1:altsyncram2.q_b[10]
taps[11] <= altsyncram_1ma1:altsyncram2.q_b[11]
taps[12] <= altsyncram_1ma1:altsyncram2.q_b[12]
taps[13] <= altsyncram_1ma1:altsyncram2.q_b[13]
taps[14] <= altsyncram_1ma1:altsyncram2.q_b[14]
taps[15] <= altsyncram_1ma1:altsyncram2.q_b[15]


|top|canny_top:u_canny_top|canny5_DTM:u_canny5_DTM|opr_3x3_1024x8:opr_3x3_1024x8_m0|shift1024x8:shift1024x8_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_1ma1:altsyncram2
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[8] => ram_block3a8.PORTAADDR8
address_a[8] => ram_block3a9.PORTAADDR8
address_a[8] => ram_block3a10.PORTAADDR8
address_a[8] => ram_block3a11.PORTAADDR8
address_a[8] => ram_block3a12.PORTAADDR8
address_a[8] => ram_block3a13.PORTAADDR8
address_a[8] => ram_block3a14.PORTAADDR8
address_a[8] => ram_block3a15.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[9] => ram_block3a8.PORTAADDR9
address_a[9] => ram_block3a9.PORTAADDR9
address_a[9] => ram_block3a10.PORTAADDR9
address_a[9] => ram_block3a11.PORTAADDR9
address_a[9] => ram_block3a12.PORTAADDR9
address_a[9] => ram_block3a13.PORTAADDR9
address_a[9] => ram_block3a14.PORTAADDR9
address_a[9] => ram_block3a15.PORTAADDR9
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[8] => ram_block3a8.PORTBADDR8
address_b[8] => ram_block3a9.PORTBADDR8
address_b[8] => ram_block3a10.PORTBADDR8
address_b[8] => ram_block3a11.PORTBADDR8
address_b[8] => ram_block3a12.PORTBADDR8
address_b[8] => ram_block3a13.PORTBADDR8
address_b[8] => ram_block3a14.PORTBADDR8
address_b[8] => ram_block3a15.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[9] => ram_block3a8.PORTBADDR9
address_b[9] => ram_block3a9.PORTBADDR9
address_b[9] => ram_block3a10.PORTBADDR9
address_b[9] => ram_block3a11.PORTBADDR9
address_b[9] => ram_block3a12.PORTBADDR9
address_b[9] => ram_block3a13.PORTBADDR9
address_b[9] => ram_block3a14.PORTBADDR9
address_b[9] => ram_block3a15.PORTBADDR9
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clocken0 => ram_block3a0.ENA0
clocken0 => ram_block3a1.ENA0
clocken0 => ram_block3a2.ENA0
clocken0 => ram_block3a3.ENA0
clocken0 => ram_block3a4.ENA0
clocken0 => ram_block3a5.ENA0
clocken0 => ram_block3a6.ENA0
clocken0 => ram_block3a7.ENA0
clocken0 => ram_block3a8.ENA0
clocken0 => ram_block3a9.ENA0
clocken0 => ram_block3a10.ENA0
clocken0 => ram_block3a11.ENA0
clocken0 => ram_block3a12.ENA0
clocken0 => ram_block3a13.ENA0
clocken0 => ram_block3a14.ENA0
clocken0 => ram_block3a15.ENA0
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
data_a[12] => ram_block3a12.PORTADATAIN
data_a[13] => ram_block3a13.PORTADATAIN
data_a[14] => ram_block3a14.PORTADATAIN
data_a[15] => ram_block3a15.PORTADATAIN
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a11.PORTAWE
wren_a => ram_block3a12.PORTAWE
wren_a => ram_block3a13.PORTAWE
wren_a => ram_block3a14.PORTAWE
wren_a => ram_block3a15.PORTAWE


|top|canny_top:u_canny_top|canny5_DTM:u_canny5_DTM|opr_3x3_1024x8:opr_3x3_1024x8_m0|shift1024x8:shift1024x8_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_7vf:cntr1
clk_en => counter_reg_bit[9].IN0
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE


|top|canny_top:u_canny_top|canny5_DTM:u_canny5_DTM|opr_3x3_1024x8:opr_3x3_1024x8_m0|shift1024x8:shift1024x8_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_7vf:cntr1|cmpr_7ic:cmpr4
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|top|seg_dynamic:u_seg_dynamic
clk => clk.IN1
rstn => rstn.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
point[0] => Mux0.IN7
point[1] => Mux0.IN6
point[2] => Mux0.IN5
point[3] => Mux0.IN4
point[4] => Mux0.IN3
point[5] => Mux0.IN2
seg_en => ~NO_FANOUT~
sign => DIG_NUM.OUTPUTSELECT
sign => DIG_NUM.OUTPUTSELECT
sign => DIG_NUM.OUTPUTSELECT
sign => DIG_NUM.OUTPUTSELECT
SEL[0] <= sel_d0[0].DB_MAX_OUTPUT_PORT_TYPE
SEL[1] <= sel_d0[1].DB_MAX_OUTPUT_PORT_TYPE
SEL[2] <= sel_d0[2].DB_MAX_OUTPUT_PORT_TYPE
SEL[3] <= sel_d0[3].DB_MAX_OUTPUT_PORT_TYPE
SEL[4] <= sel_d0[4].DB_MAX_OUTPUT_PORT_TYPE
SEL[5] <= sel_d0[5].DB_MAX_OUTPUT_PORT_TYPE
SEG[0] <= seg_d0[0].DB_MAX_OUTPUT_PORT_TYPE
SEG[1] <= seg_d0[1].DB_MAX_OUTPUT_PORT_TYPE
SEG[2] <= seg_d0[2].DB_MAX_OUTPUT_PORT_TYPE
SEG[3] <= seg_d0[3].DB_MAX_OUTPUT_PORT_TYPE
SEG[4] <= seg_d0[4].DB_MAX_OUTPUT_PORT_TYPE
SEG[5] <= seg_d0[5].DB_MAX_OUTPUT_PORT_TYPE
SEG[6] <= seg_d0[6].DB_MAX_OUTPUT_PORT_TYPE
SEG[7] <= seg_d0[7].DB_MAX_OUTPUT_PORT_TYPE


|top|seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst
clk => h_hun[0]~reg0.CLK
clk => h_hun[1]~reg0.CLK
clk => h_hun[2]~reg0.CLK
clk => h_hun[3]~reg0.CLK
clk => t_tho[0]~reg0.CLK
clk => t_tho[1]~reg0.CLK
clk => t_tho[2]~reg0.CLK
clk => t_tho[3]~reg0.CLK
clk => tho[0]~reg0.CLK
clk => tho[1]~reg0.CLK
clk => tho[2]~reg0.CLK
clk => tho[3]~reg0.CLK
clk => hun[0]~reg0.CLK
clk => hun[1]~reg0.CLK
clk => hun[2]~reg0.CLK
clk => hun[3]~reg0.CLK
clk => ten[0]~reg0.CLK
clk => ten[1]~reg0.CLK
clk => ten[2]~reg0.CLK
clk => ten[3]~reg0.CLK
clk => unit[0]~reg0.CLK
clk => unit[1]~reg0.CLK
clk => unit[2]~reg0.CLK
clk => unit[3]~reg0.CLK
clk => shift_flag.CLK
clk => data_shift[0].CLK
clk => data_shift[1].CLK
clk => data_shift[2].CLK
clk => data_shift[3].CLK
clk => data_shift[4].CLK
clk => data_shift[5].CLK
clk => data_shift[6].CLK
clk => data_shift[7].CLK
clk => data_shift[8].CLK
clk => data_shift[9].CLK
clk => data_shift[10].CLK
clk => data_shift[11].CLK
clk => data_shift[12].CLK
clk => data_shift[13].CLK
clk => data_shift[14].CLK
clk => data_shift[15].CLK
clk => data_shift[16].CLK
clk => data_shift[17].CLK
clk => data_shift[18].CLK
clk => data_shift[19].CLK
clk => data_shift[20].CLK
clk => data_shift[21].CLK
clk => data_shift[22].CLK
clk => data_shift[23].CLK
clk => data_shift[24].CLK
clk => data_shift[25].CLK
clk => data_shift[26].CLK
clk => data_shift[27].CLK
clk => data_shift[28].CLK
clk => data_shift[29].CLK
clk => data_shift[30].CLK
clk => data_shift[31].CLK
clk => data_shift[32].CLK
clk => data_shift[33].CLK
clk => data_shift[34].CLK
clk => data_shift[35].CLK
clk => data_shift[36].CLK
clk => data_shift[37].CLK
clk => data_shift[38].CLK
clk => data_shift[39].CLK
clk => data_shift[40].CLK
clk => data_shift[41].CLK
clk => data_shift[42].CLK
clk => data_shift[43].CLK
clk => cnt_shift[0].CLK
clk => cnt_shift[1].CLK
clk => cnt_shift[2].CLK
clk => cnt_shift[3].CLK
clk => cnt_shift[4].CLK
rstn => data_shift[0].ACLR
rstn => data_shift[1].ACLR
rstn => data_shift[2].ACLR
rstn => data_shift[3].ACLR
rstn => data_shift[4].ACLR
rstn => data_shift[5].ACLR
rstn => data_shift[6].ACLR
rstn => data_shift[7].ACLR
rstn => data_shift[8].ACLR
rstn => data_shift[9].ACLR
rstn => data_shift[10].ACLR
rstn => data_shift[11].ACLR
rstn => data_shift[12].ACLR
rstn => data_shift[13].ACLR
rstn => data_shift[14].ACLR
rstn => data_shift[15].ACLR
rstn => data_shift[16].ACLR
rstn => data_shift[17].ACLR
rstn => data_shift[18].ACLR
rstn => data_shift[19].ACLR
rstn => data_shift[20].ACLR
rstn => data_shift[21].ACLR
rstn => data_shift[22].ACLR
rstn => data_shift[23].ACLR
rstn => data_shift[24].ACLR
rstn => data_shift[25].ACLR
rstn => data_shift[26].ACLR
rstn => data_shift[27].ACLR
rstn => data_shift[28].ACLR
rstn => data_shift[29].ACLR
rstn => data_shift[30].ACLR
rstn => data_shift[31].ACLR
rstn => data_shift[32].ACLR
rstn => data_shift[33].ACLR
rstn => data_shift[34].ACLR
rstn => data_shift[35].ACLR
rstn => data_shift[36].ACLR
rstn => data_shift[37].ACLR
rstn => data_shift[38].ACLR
rstn => data_shift[39].ACLR
rstn => data_shift[40].ACLR
rstn => data_shift[41].ACLR
rstn => data_shift[42].ACLR
rstn => data_shift[43].ACLR
rstn => h_hun[0]~reg0.ACLR
rstn => h_hun[1]~reg0.ACLR
rstn => h_hun[2]~reg0.ACLR
rstn => h_hun[3]~reg0.ACLR
rstn => t_tho[0]~reg0.ACLR
rstn => t_tho[1]~reg0.ACLR
rstn => t_tho[2]~reg0.ACLR
rstn => t_tho[3]~reg0.ACLR
rstn => tho[0]~reg0.ACLR
rstn => tho[1]~reg0.ACLR
rstn => tho[2]~reg0.ACLR
rstn => tho[3]~reg0.ACLR
rstn => hun[0]~reg0.ACLR
rstn => hun[1]~reg0.ACLR
rstn => hun[2]~reg0.ACLR
rstn => hun[3]~reg0.ACLR
rstn => ten[0]~reg0.ACLR
rstn => ten[1]~reg0.ACLR
rstn => ten[2]~reg0.ACLR
rstn => ten[3]~reg0.ACLR
rstn => unit[0]~reg0.ACLR
rstn => unit[1]~reg0.ACLR
rstn => unit[2]~reg0.ACLR
rstn => unit[3]~reg0.ACLR
rstn => cnt_shift[0].ACLR
rstn => cnt_shift[1].ACLR
rstn => cnt_shift[2].ACLR
rstn => cnt_shift[3].ACLR
rstn => cnt_shift[4].ACLR
rstn => shift_flag.ACLR
data[0] => data_shift.DATAB
data[1] => data_shift.DATAB
data[2] => data_shift.DATAB
data[3] => data_shift.DATAB
data[4] => data_shift.DATAB
data[5] => data_shift.DATAB
data[6] => data_shift.DATAB
data[7] => data_shift.DATAB
data[8] => data_shift.DATAB
data[9] => data_shift.DATAB
data[10] => data_shift.DATAB
data[11] => data_shift.DATAB
data[12] => data_shift.DATAB
data[13] => data_shift.DATAB
data[14] => data_shift.DATAB
data[15] => data_shift.DATAB
data[16] => data_shift.DATAB
data[17] => data_shift.DATAB
data[18] => data_shift.DATAB
data[19] => data_shift.DATAB
unit[0] <= unit[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
unit[1] <= unit[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
unit[2] <= unit[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
unit[3] <= unit[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ten[0] <= ten[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ten[1] <= ten[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ten[2] <= ten[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ten[3] <= ten[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hun[0] <= hun[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hun[1] <= hun[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hun[2] <= hun[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hun[3] <= hun[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tho[0] <= tho[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tho[1] <= tho[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tho[2] <= tho[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tho[3] <= tho[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_tho[0] <= t_tho[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_tho[1] <= t_tho[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_tho[2] <= t_tho[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_tho[3] <= t_tho[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
h_hun[0] <= h_hun[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
h_hun[1] <= h_hun[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
h_hun[2] <= h_hun[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
h_hun[3] <= h_hun[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|key_ctrl:u_key_ctrl
sys_clk => sys_clk.IN1
rst_n => Sobel_TH[1]~reg0.ACLR
rst_n => Sobel_TH[2]~reg0.PRESET
rst_n => Sobel_TH[3]~reg0.ACLR
rst_n => Sobel_TH[4]~reg0.PRESET
rst_n => Sobel_TH[5]~reg0.ACLR
rst_n => Sobel_TH[6]~reg0.ACLR
rst_n => Sobel_TH[7]~reg0.ACLR
rst_n => VGA_MODE[0]~reg0.ACLR
rst_n => VGA_MODE[1]~reg0.ACLR
rst_n => VGA_MODE[2]~reg0.ACLR
rst_n => VGA_MODE[3]~reg0.ACLR
rst_n => mode[0].ACLR
rst_n => mode[1].ACLR
rst_n => mode[2].ACLR
rst_n => mode[3].ACLR
iKey1 => iKey1.IN1
iKey2 => iKey2.IN1
iKey3 => iKey3.IN1
T_otus[0] => Mux9.IN13
T_otus[1] => Mux8.IN13
T_otus[2] => Mux7.IN13
T_otus[3] => Mux6.IN13
T_otus[4] => Mux5.IN15
T_otus[5] => Add6.IN4
T_otus[6] => Add6.IN3
seg_value[0] <= seg_value[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_value[1] <= seg_value[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_value[2] <= seg_value[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_value[3] <= seg_value[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_value[4] <= seg_value[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_value[5] <= seg_value[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_value[6] <= seg_value[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_value[7] <= seg_value[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_value[8] <= seg_value[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_value[9] <= seg_value[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_value[10] <= seg_value[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_value[11] <= seg_value[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_value[12] <= seg_value[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_value[13] <= seg_value[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_value[14] <= seg_value[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_value[15] <= seg_value[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_value[16] <= seg_value[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_value[17] <= seg_value[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_value[18] <= seg_value[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_value[19] <= seg_value[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_MODE[0] <= VGA_MODE[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_MODE[1] <= VGA_MODE[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_MODE[2] <= VGA_MODE[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_MODE[3] <= VGA_MODE[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sobel_TH[0] <= <GND>
Sobel_TH[1] <= Sobel_TH[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sobel_TH[2] <= Sobel_TH[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sobel_TH[3] <= Sobel_TH[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sobel_TH[4] <= Sobel_TH[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sobel_TH[5] <= Sobel_TH[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sobel_TH[6] <= Sobel_TH[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sobel_TH[7] <= Sobel_TH[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|key_ctrl:u_key_ctrl|key:u_key
sys_clk => sys_clk.IN6
iKey1 => iKey1.IN1
iKey2 => iKey2.IN1
iKey3 => iKey3.IN1
oKey1 <= getNegPos:u1_getNegPos.oPos
oKey2 <= getNegPos:u2_getNegPos.oPos
oKey3 <= getNegPos:u3_getNegPos.oPos


|top|key_ctrl:u_key_ctrl|key:u_key|key_filtering:u_key1_filtering
clk => key_filter~reg0.CLK
clk => timer[0].CLK
clk => timer[1].CLK
clk => timer[2].CLK
clk => timer[3].CLK
clk => timer[4].CLK
clk => timer[5].CLK
clk => timer[6].CLK
clk => timer[7].CLK
clk => timer[8].CLK
clk => timer[9].CLK
clk => timer[10].CLK
clk => timer[11].CLK
clk => timer[12].CLK
clk => timer[13].CLK
clk => timer[14].CLK
clk => timer[15].CLK
clk => timer[16].CLK
clk => timer[17].CLK
clk => timer[18].CLK
clk => key_reg.CLK
key => always0.IN1
key => key_reg.DATAIN
key_filter <= key_filter~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|key_ctrl:u_key_ctrl|key:u_key|key_filtering:u_key2_filtering
clk => key_filter~reg0.CLK
clk => timer[0].CLK
clk => timer[1].CLK
clk => timer[2].CLK
clk => timer[3].CLK
clk => timer[4].CLK
clk => timer[5].CLK
clk => timer[6].CLK
clk => timer[7].CLK
clk => timer[8].CLK
clk => timer[9].CLK
clk => timer[10].CLK
clk => timer[11].CLK
clk => timer[12].CLK
clk => timer[13].CLK
clk => timer[14].CLK
clk => timer[15].CLK
clk => timer[16].CLK
clk => timer[17].CLK
clk => timer[18].CLK
clk => key_reg.CLK
key => always0.IN1
key => key_reg.DATAIN
key_filter <= key_filter~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|key_ctrl:u_key_ctrl|key:u_key|key_filtering:u_key3_filtering
clk => key_filter~reg0.CLK
clk => timer[0].CLK
clk => timer[1].CLK
clk => timer[2].CLK
clk => timer[3].CLK
clk => timer[4].CLK
clk => timer[5].CLK
clk => timer[6].CLK
clk => timer[7].CLK
clk => timer[8].CLK
clk => timer[9].CLK
clk => timer[10].CLK
clk => timer[11].CLK
clk => timer[12].CLK
clk => timer[13].CLK
clk => timer[14].CLK
clk => timer[15].CLK
clk => timer[16].CLK
clk => timer[17].CLK
clk => timer[18].CLK
clk => key_reg.CLK
key => always0.IN1
key => key_reg.DATAIN
key_filter <= key_filter~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|key_ctrl:u_key_ctrl|key:u_key|getNegPos:u1_getNegPos
clk => iData_d1.CLK
iData => oPos.IN1
iData => iData_d1.DATAIN
iData => oNeg.IN1
oNeg <= oNeg.DB_MAX_OUTPUT_PORT_TYPE
oPos <= oPos.DB_MAX_OUTPUT_PORT_TYPE


|top|key_ctrl:u_key_ctrl|key:u_key|getNegPos:u2_getNegPos
clk => iData_d1.CLK
iData => oPos.IN1
iData => iData_d1.DATAIN
iData => oNeg.IN1
oNeg <= oNeg.DB_MAX_OUTPUT_PORT_TYPE
oPos <= oPos.DB_MAX_OUTPUT_PORT_TYPE


|top|key_ctrl:u_key_ctrl|key:u_key|getNegPos:u3_getNegPos
clk => iData_d1.CLK
iData => oPos.IN1
iData => iData_d1.DATAIN
iData => oNeg.IN1
oNeg <= oNeg.DB_MAX_OUTPUT_PORT_TYPE
oPos <= oPos.DB_MAX_OUTPUT_PORT_TYPE


