

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt_TSV # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           16 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    1 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=6:RAS=2:RP=1:RC=1: CL=5:WL=4:CDLR=5:WR=20:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml_TSV # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    1 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:533.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                     6 # row to column delay
RAS                                     2 # time needed to activate row
RP                                      1 # time needed to precharge (deactivate) row
RC                                      1 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     20 # last data-in to row precharge
CL                                      5 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 16
addr_dec_mask[CHIP]  = 0000000000000f00 	high:12 low:8
addr_dec_mask[BK]    = 00000000000e1000 	high:20 low:12
addr_dec_mask[ROW]   = 00000000fff00000 	high:32 low:20
addr_dec_mask[COL]   = 000000000001e0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000000
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:533000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000187617260788
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26  27  28  29
GPGPU-Sim uArch:   30
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26  27  28  29
GPGPU-Sim uArch:   30
1df5d4bd601548edf3393e17358be8e3  /home/bing/cu_learn/im2col/src/bin/main
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=/home/bing/cu_learn/im2col/src/col2im.cu
self exe links to: /home/bing/cu_learn/im2col/src/bin/main
Running md5sum using "md5sum /home/bing/cu_learn/im2col/src/bin/main "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/bing/cu_learn/im2col/src/bin/main > _cuobjdump_complete_output_3RFe7z"
Parsing file _cuobjdump_complete_output_3RFe7z
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/col2im.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/col2im.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/cuda_conv.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/cuda_conv.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/fc.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_3.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/fc.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/im2col.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_4.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/im2col.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/pooling.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_5.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/pooling.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/sigmoid.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_6.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/sigmoid.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_ : hostFun 0x0x401370, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x040 (_1.ptx:79) @%p1 bra $Lt_0_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (_1.ptx:195) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0d0 (_1.ptx:99) @%p2 bra $Lt_0_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x100 (_1.ptx:108) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0f0 (_1.ptx:104) bra.uni $Lt_0_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x100 (_1.ptx:108) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x120 (_1.ptx:112) @%p3 bra $Lt_0_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x150 (_1.ptx:122) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x140 (_1.ptx:117) bra.uni $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x150 (_1.ptx:122) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x178 (_1.ptx:127) @%p4 bra $Lt_0_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x310 (_1.ptx:188) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x250 (_1.ptx:157) @!%p5 bra $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e8 (_1.ptx:180) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2e0 (_1.ptx:178) @%p6 bra $Lt_0_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e8 (_1.ptx:180) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2f8 (_1.ptx:182) @%p7 bra $Lt_0_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x300 (_1.ptx:183) bra.uni $Lt_0_6658;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x300 (_1.ptx:183) bra.uni $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x310 (_1.ptx:188) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x330 (_1.ptx:192) @%p8 bra $Lt_0_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (_1.ptx:195) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x380 (_1.ptx:227) @%p1 bra $Lt_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x678 (_1.ptx:343) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x410 (_1.ptx:247) @%p2 bra $Lt_1_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x440 (_1.ptx:256) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x430 (_1.ptx:252) bra.uni $Lt_1_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x440 (_1.ptx:256) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x460 (_1.ptx:260) @%p3 bra $Lt_1_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x490 (_1.ptx:270) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x480 (_1.ptx:265) bra.uni $Lt_1_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x490 (_1.ptx:270) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x4b8 (_1.ptx:275) @%p4 bra $Lt_1_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x650 (_1.ptx:336) st.global.f64 [%rd5+0], %fd1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x590 (_1.ptx:305) @!%p5 bra $Lt_1_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x628 (_1.ptx:328) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x620 (_1.ptx:326) @%p6 bra $Lt_1_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x628 (_1.ptx:328) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x638 (_1.ptx:330) @%p7 bra $Lt_1_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x640 (_1.ptx:331) bra.uni $Lt_1_6658;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x640 (_1.ptx:331) bra.uni $Lt_1_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x650 (_1.ptx:336) st.global.f64 [%rd5+0], %fd1;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x670 (_1.ptx:340) @%p8 bra $Lt_1_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x678 (_1.ptx:343) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_VEeeNQ"
Running: cat _ptx_VEeeNQ | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_EVyht7
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_EVyht7 --output-file  /dev/null 2> _ptx_VEeeNQinfo"
GPGPU-Sim PTX: Kernel '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_' : regs=23, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: Kernel '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_' : regs=21, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_VEeeNQ _ptx2_EVyht7 _ptx_VEeeNQinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_ : hostFun 0x0x401380, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=/home/bing/cu_learn/im2col/src/cuda_conv.cu
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 3, filename=/home/bing/cu_learn/im2col/src/fc.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z12BiasBackwardIfEviiPKT_PS0_ : hostFun 0x0x4043e0, fat_cubin_handle = 3
GPGPU-Sim PTX: instruction assembly for function '_Z13fc_gpu_kernelPfS_S_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: reconvergence points for _Z13fc_gpu_kernelPfS_S_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x718 (_3.ptx:84) @%p1 bra $Lt_0_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x838 (_3.ptx:126) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x738 (_3.ptx:88) @%p2 bra $Lt_0_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x838 (_3.ptx:126) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x830 (_3.ptx:122) @%p3 bra $Lt_0_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x838 (_3.ptx:126) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13fc_gpu_kernelPfS_S_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13fc_gpu_kernelPfS_S_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z17convdw_gpu_kernelPfS_S_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: reconvergence points for _Z17convdw_gpu_kernelPfS_S_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x8d8 (_3.ptx:163) @%p1 bra $Lt_1_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f8 (_3.ptx:205) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x8f8 (_3.ptx:167) @%p2 bra $Lt_1_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f8 (_3.ptx:205) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x9f0 (_3.ptx:201) @%p3 bra $Lt_1_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f8 (_3.ptx:205) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17convdw_gpu_kernelPfS_S_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17convdw_gpu_kernelPfS_S_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z17convdx_gpu_kernelPfS_S_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: reconvergence points for _Z17convdx_gpu_kernelPfS_S_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xa98 (_3.ptx:242) @%p1 bra $Lt_2_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb0 (_3.ptx:283) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xab8 (_3.ptx:246) @%p2 bra $Lt_2_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb0 (_3.ptx:283) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xba8 (_3.ptx:279) @%p3 bra $Lt_2_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb0 (_3.ptx:283) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17convdx_gpu_kernelPfS_S_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17convdx_gpu_kernelPfS_S_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z11BiasForwardIfEvPT_S1_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: reconvergence points for _Z11BiasForwardIfEvPT_S1_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xc50 (_3.ptx:319) @%p1 bra $Lt_3_1282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcc8 (_3.ptx:337) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z11BiasForwardIfEvPT_S1_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11BiasForwardIfEvPT_S1_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z12BiasBackwardIfEviiPKT_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z12BiasBackwardIfEviiPKT_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xd10 (_3.ptx:362) @%p1 bra $Lt_4_1282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xde8 (_3.ptx:394) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xde0 (_3.ptx:391) @%p2 bra $Lt_4_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xde8 (_3.ptx:394) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12BiasBackwardIfEviiPKT_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12BiasBackwardIfEviiPKT_PS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _3.ptx
Adding _cuobjdump_3.ptx with cubin handle 3
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_6tm1ro"
Running: cat _ptx_6tm1ro | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_O4rurF
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_O4rurF --output-file  /dev/null 2> _ptx_6tm1roinfo"
GPGPU-Sim PTX: Kernel '_Z12BiasBackwardIfEviiPKT_PS0_' : regs=13, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: Kernel '_Z11BiasForwardIfEvPT_S1_iii' : regs=8, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_Z17convdx_gpu_kernelPfS_S_iii' : regs=12, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z17convdw_gpu_kernelPfS_S_iii' : regs=15, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z13fc_gpu_kernelPfS_S_iii' : regs=14, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_6tm1ro _ptx2_O4rurF _ptx_6tm1roinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z11BiasForwardIfEvPT_S1_iii : hostFun 0x0x4043d0, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z17convdx_gpu_kernelPfS_S_iii : hostFun 0x0x402be0, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z17convdw_gpu_kernelPfS_S_iii : hostFun 0x0x402cd0, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z13fc_gpu_kernelPfS_S_iii : hostFun 0x0x402dc0, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 4, filename=/home/bing/cu_learn/im2col/src/im2col.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_ : hostFun 0x0x404bb0, fat_cubin_handle = 4
GPGPU-Sim PTX: instruction assembly for function '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xe30 (_4.ptx:78) @%p1 bra $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10d0 (_4.ptx:177) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xee0 (_4.ptx:103) @!%p2 bra $Lt_0_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10b8 (_4.ptx:172) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xfd8 (_4.ptx:139) @!%p3 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xff8 (_4.ptx:143) @%p4 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1008 (_4.ptx:145) @%p5 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1018 (_4.ptx:147) @%p6 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1050 (_4.ptx:155) bra.uni $L_0_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1080 (_4.ptx:164) @%p7 bra $Lt_0_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_4.ptx:165) mul.lo.u64 %rd16, %rd10, %rd9;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x10b0 (_4.ptx:170) @%p8 bra $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10b8 (_4.ptx:172) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x10c8 (_4.ptx:174) @%p9 bra $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10d0 (_4.ptx:177) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1118 (_4.ptx:208) @%p1 bra $Lt_1_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13b8 (_4.ptx:307) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x11c8 (_4.ptx:233) @!%p2 bra $Lt_1_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13a0 (_4.ptx:302) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x12c0 (_4.ptx:269) @!%p3 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1348 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x12e0 (_4.ptx:273) @%p4 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1348 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x12f0 (_4.ptx:275) @%p5 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1348 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1300 (_4.ptx:277) @%p6 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1348 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1338 (_4.ptx:285) bra.uni $L_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1348 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1368 (_4.ptx:294) @%p7 bra $Lt_1_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1370 (_4.ptx:295) mul.lo.u64 %rd16, %rd10, %rd9;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x1398 (_4.ptx:300) @%p8 bra $Lt_1_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13a0 (_4.ptx:302) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x13b0 (_4.ptx:304) @%p9 bra $Lt_1_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13b8 (_4.ptx:307) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _4.ptx
Adding _cuobjdump_4.ptx with cubin handle 4
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_TVOPEW"
Running: cat _ptx_TVOPEW | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_cIqdSd
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_cIqdSd --output-file  /dev/null 2> _ptx_TVOPEWinfo"
GPGPU-Sim PTX: Kernel '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_' : regs=23, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: Kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' : regs=21, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_TVOPEW _ptx2_cIqdSd _ptx_TVOPEWinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_ : hostFun 0x0x404bc0, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 5, filename=/home/bing/cu_learn/im2col/src/pooling.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi : hostFun 0x0x405b60, fat_cubin_handle = 5
GPGPU-Sim PTX: instruction assembly for function '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1400 (_5.ptx:83) @%p1 bra $Lt_0_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1708 (_5.ptx:201) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x14a8 (_5.ptx:106) @%p2 bra $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14d8 (_5.ptx:115) rem.s32 %r24, %r6, %r17;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x14c8 (_5.ptx:111) bra.uni $Lt_0_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14d8 (_5.ptx:115) rem.s32 %r24, %r6, %r17;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x14f0 (_5.ptx:118) @%p3 bra $Lt_0_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1528 (_5.ptx:129) mov.s32 %r30, %r23;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1518 (_5.ptx:124) bra.uni $Lt_0_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1528 (_5.ptx:129) mov.s32 %r30, %r23;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1550 (_5.ptx:134) @%p4 bra $Lt_0_10498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16e0 (_5.ptx:194) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1610 (_5.ptx:160) @!%p5 bra $Lt_0_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16b8 (_5.ptx:186) add.s32 %r30, %r30, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1678 (_5.ptx:175) @%p6 bra $Lt_0_8962;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1698 (_5.ptx:181) add.s32 %r51, %r51, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x16b0 (_5.ptx:184) @%p7 bra $Lt_0_8706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16b8 (_5.ptx:186) add.s32 %r30, %r30, 1;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x16c8 (_5.ptx:188) @%p8 bra $Lt_0_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16d0 (_5.ptx:189) bra.uni $Lt_0_7426;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x16d0 (_5.ptx:189) bra.uni $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16e0 (_5.ptx:194) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x1700 (_5.ptx:198) @%p9 bra $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1708 (_5.ptx:201) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding dominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding postdominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: reconvergence points for _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1750 (_5.ptx:234) @%p1 bra $Lt_1_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19f0 (_5.ptx:335) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1828 (_5.ptx:264) @%p2 bra $Lt_1_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19b8 (_5.ptx:325) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x18f8 (_5.ptx:292) @!%p3 bra $Lt_1_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1988 (_5.ptx:316) add.s32 %r22, %r22, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1950 (_5.ptx:305) @!%p4 bra $Lt_1_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1968 (_5.ptx:311) add.s32 %r46, %r46, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1980 (_5.ptx:314) @%p5 bra $Lt_1_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1988 (_5.ptx:316) add.s32 %r22, %r22, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1998 (_5.ptx:318) @%p6 bra $Lt_1_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19a0 (_5.ptx:319) bra.uni $Lt_1_4866;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x19a0 (_5.ptx:319) bra.uni $Lt_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19b8 (_5.ptx:325) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x19e8 (_5.ptx:332) @%p7 bra $Lt_1_4610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19f0 (_5.ptx:335) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _5.ptx
Adding _cuobjdump_5.ptx with cubin handle 5
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_roxcov"
Running: cat _ptx_roxcov | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_ErteUM
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_ErteUM --output-file  /dev/null 2> _ptx_roxcovinfo"
GPGPU-Sim PTX: Kernel '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi' : regs=22, lmem=0, smem=0, cmem=96
GPGPU-Sim PTX: Kernel '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_' : regs=23, lmem=0, smem=0, cmem=112
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_roxcov _ptx2_ErteUM _ptx_roxcovinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_ : hostFun 0x0x405b50, fat_cubin_handle = 5
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 6, filename=/home/bing/cu_learn/im2col/src/sigmoid.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z14SigmoidForwardIfEviPKT_PS0_ : hostFun 0x0x406590, fat_cubin_handle = 6
GPGPU-Sim PTX: instruction assembly for function '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z12ReLUBackwardIfEviPKT_S2_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1a38 (_6.ptx:72) @%p1 bra $Lt_0_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b00 (_6.ptx:104) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1a98 (_6.ptx:86) @!%p2 bra $Lt_0_3074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ac8 (_6.ptx:95) add.u64 %rd9, %rd2, %rd4;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1ab8 (_6.ptx:91) bra.uni $Lt_0_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ac8 (_6.ptx:95) add.u64 %rd9, %rd2, %rd4;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1af8 (_6.ptx:101) @%p3 bra $Lt_0_2562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b00 (_6.ptx:104) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12ReLUBackwardIfEviPKT_S2_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z11ReLUForwardIfEviPKT_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z11ReLUForwardIfEviPKT_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1b48 (_6.ptx:128) @%p1 bra $Lt_1_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1be8 (_6.ptx:153) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1be0 (_6.ptx:150) @%p2 bra $Lt_1_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1be8 (_6.ptx:153) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z11ReLUForwardIfEviPKT_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11ReLUForwardIfEviPKT_PS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z14SigmoidForwardIfEviPKT_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z14SigmoidForwardIfEviPKT_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1c30 (_6.ptx:178) @%p1 bra $Lt_2_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_6.ptx:341) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1cc0 (_6.ptx:199) @!%p2 bra $Lt_2_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff0 (_6.ptx:329) mov.f64 %fd73, 0d3fe0000000000000;// 0.5
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1df0 (_6.ptx:248) @%p3 bra $Lt_2_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e88 (_6.ptx:275) mov.f64 %fd42, 0d3ff0000000000000;// 1
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1e10 (_6.ptx:253) bra.uni $Lt_2_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e88 (_6.ptx:275) mov.f64 %fd42, 0d3ff0000000000000;// 1
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e28 (_6.ptx:257) @%p4 bra $Lt_2_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e50 (_6.ptx:266) mov.s32 %r18, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1e40 (_6.ptx:261) bra.uni $Lt_2_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e50 (_6.ptx:266) mov.s32 %r18, 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1f08 (_6.ptx:291) bra.uni $Lt_2_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff0 (_6.ptx:329) mov.f64 %fd73, 0d3fe0000000000000;// 0.5
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2038 (_6.ptx:338) @%p6 bra $Lt_2_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_6.ptx:341) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14SigmoidForwardIfEviPKT_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14SigmoidForwardIfEviPKT_PS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _6.ptx
Adding _cuobjdump_6.ptx with cubin handle 6
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_yCYBK4"
Running: cat _ptx_yCYBK4 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_28BHBm
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_28BHBm --output-file  /dev/null 2> _ptx_yCYBK4info"
GPGPU-Sim PTX: Kernel '_Z14SigmoidForwardIfEviPKT_PS0_' : regs=26, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_Z11ReLUForwardIfEviPKT_PS0_' : regs=10, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: Kernel '_Z12ReLUBackwardIfEviPKT_S2_PS0_' : regs=9, lmem=0, smem=0, cmem=64
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_yCYBK4 _ptx2_28BHBm _ptx_yCYBK4info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z11ReLUForwardIfEviPKT_PS0_ : hostFun 0x0x406510, fat_cubin_handle = 6
GPGPU-Sim PTX: __cudaRegisterFunction _Z12ReLUBackwardIfEviPKT_S2_PS0_ : hostFun 0x0x406480, fat_cubin_handle = 6

GPGPU-Sim PTX: cudaLaunch for 0x0x404bc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' to stream 0, gridDim= (2,1,1) blockDim = (512,1,1) 
kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 2048 (ipc= 4.1) sim_rate=2048 (inst/sec) elapsed = 0:0:00:01 / Fri Jul 27 16:43:03 2018
GPGPU-Sim uArch: cycles simulated: 3500  inst.: 83712 (ipc=23.9) sim_rate=41856 (inst/sec) elapsed = 0:0:00:02 / Fri Jul 27 16:43:04 2018
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(1,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(0,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(0,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (6919,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8872,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' finished on shader 1.
kernel_name = _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 8873
gpu_sim_insn = 314944
gpu_ipc =      35.4946
gpu_tot_sim_cycle = 8873
gpu_tot_sim_insn = 314944
gpu_tot_ipc =      35.4946
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=157472

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6712
	L1I_total_cache_misses = 166
	L1I_total_cache_miss_rate = 0.0247
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 1227, Miss = 423, Miss_rate = 0.345, Pending_hits = 13, Reservation_fails = 0
	L1D_cache_core[2]: Access = 150, Miss = 57, Miss_rate = 0.380, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1377
	L1D_total_cache_misses = 480
	L1D_total_cache_miss_rate = 0.3486
	L1D_total_cache_pending_hits = 15
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.056
	L1D_cache_fill_port_util = 0.002
L1C_cache:
	L1C_total_cache_accesses = 194
	L1C_total_cache_misses = 32
	L1C_total_cache_miss_rate = 0.1649
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 882
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 30
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 162
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 32
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 450
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6546
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 166
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 377728
gpgpu_n_tot_w_icount = 11804
gpgpu_n_stall_shd_mem = 477
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 30
gpgpu_n_mem_write_global = 450
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 2
gpgpu_n_load_insn  = 14400
gpgpu_n_store_insn = 14400
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6208
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 477
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:300	W0_Idle:8484	W0_Scoreboard:11024	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:11804
traffic_breakdown_coretomem[CONST_ACC_R] = 16 {8:2,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 240 {8:30,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 61200 {136:450,}
traffic_breakdown_coretomem[INST_ACC_R] = 112 {8:14,}
traffic_breakdown_memtocore[CONST_ACC_R] = 144 {72:2,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4080 {136:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3600 {8:450,}
traffic_breakdown_memtocore[INST_ACC_R] = 1904 {136:14,}
maxmrqlatency = 59 
maxdqlatency = 0 
maxmflatency = 341 
averagemflatency = 263 
max_icnt2mem_latency = 35 
max_icnt2sh_latency = 8872 
mrq_lat_table:364 	37 	361 	71 	88 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4 	478 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	351 	142 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	15 	7 	0 	10 	0 	0 	0 	0 	103 	337 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      2920      2216         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      2636      3016         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      2640      3378         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      2643      3394         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      2652      3413         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      2648      3419         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      2652      3440         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      2664      3455         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      2668      3490         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      2673      3512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      2618      3126         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      2622      3549         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      3243      3567         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      3028      3603         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      2755      3608         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      1661      3638         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 33.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 30.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 30.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 30.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 30.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 30.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 30.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 30.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 30.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 30.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 30.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 30.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 30.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 15.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 15.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 15.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 933/36 = 25.916666
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        17        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        16        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        16        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        16        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        16        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        16        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        16        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        16        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        16        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        16        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        16        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        16        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 483
min_bank_accesses = 0!
chip skew: 33/30 = 1.10
number of total write accesses:
dram[0]:        16        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 450
min_bank_accesses = 0!
chip skew: 30/28 = 1.07
average mf latency per bank:
dram[0]:        142       123    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        142       130    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        142       131    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        143       133    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        142       130    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        144       131    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        143       130    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        142       130    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        142       130    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        144       131    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        154       131    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        150       130    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        146       134    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        132       133    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        124       131    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        121       130    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        285       293         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        326       291         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        327       285         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        331       307         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        327       279         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        334       286         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        332       277         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        335       282         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        337       267         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        341       299         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        286       283         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        280       275         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        291       316         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        296       299         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        303       285         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        274       278         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6756 n_nop=6624 n_act=4 n_pre=2 n_req=63 n_rd=66 n_write=60 bw_util=0.0373
n_activity=687 dram_eff=0.3668
bk0: 34a 6429i bk1: 32a 6456i bk2: 0a 6754i bk3: 0a 6754i bk4: 0a 6755i bk5: 0a 6756i bk6: 0a 6756i bk7: 0a 6756i bk8: 0a 6756i bk9: 0a 6756i bk10: 0a 6756i bk11: 0a 6756i bk12: 0a 6756i bk13: 0a 6756i bk14: 0a 6757i bk15: 0a 6758i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0333037
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6756 n_nop=6638 n_act=2 n_pre=0 n_req=58 n_rd=60 n_write=56 bw_util=0.03434
n_activity=620 dram_eff=0.3742
bk0: 32a 6463i bk1: 28a 6477i bk2: 0a 6755i bk3: 0a 6755i bk4: 0a 6755i bk5: 0a 6755i bk6: 0a 6755i bk7: 0a 6756i bk8: 0a 6756i bk9: 0a 6756i bk10: 0a 6756i bk11: 0a 6756i bk12: 0a 6756i bk13: 0a 6757i bk14: 0a 6757i bk15: 0a 6757i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0318236
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6756 n_nop=6638 n_act=2 n_pre=0 n_req=58 n_rd=60 n_write=56 bw_util=0.03434
n_activity=624 dram_eff=0.3718
bk0: 32a 6471i bk1: 28a 6460i bk2: 0a 6755i bk3: 0a 6755i bk4: 0a 6755i bk5: 0a 6755i bk6: 0a 6755i bk7: 0a 6756i bk8: 0a 6756i bk9: 0a 6756i bk10: 0a 6756i bk11: 0a 6756i bk12: 0a 6756i bk13: 0a 6757i bk14: 0a 6757i bk15: 0a 6757i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0340438
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6756 n_nop=6638 n_act=2 n_pre=0 n_req=58 n_rd=60 n_write=56 bw_util=0.03434
n_activity=631 dram_eff=0.3677
bk0: 32a 6471i bk1: 28a 6476i bk2: 0a 6755i bk3: 0a 6755i bk4: 0a 6755i bk5: 0a 6755i bk6: 0a 6755i bk7: 0a 6755i bk8: 0a 6755i bk9: 0a 6756i bk10: 0a 6756i bk11: 0a 6757i bk12: 0a 6757i bk13: 0a 6757i bk14: 0a 6757i bk15: 0a 6757i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0414446
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6756 n_nop=6638 n_act=2 n_pre=0 n_req=58 n_rd=60 n_write=56 bw_util=0.03434
n_activity=634 dram_eff=0.3659
bk0: 32a 6474i bk1: 28a 6482i bk2: 0a 6755i bk3: 0a 6755i bk4: 0a 6755i bk5: 0a 6755i bk6: 0a 6755i bk7: 0a 6756i bk8: 0a 6756i bk9: 0a 6756i bk10: 0a 6756i bk11: 0a 6756i bk12: 0a 6756i bk13: 0a 6757i bk14: 0a 6757i bk15: 0a 6757i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0244227
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6756 n_nop=6638 n_act=2 n_pre=0 n_req=58 n_rd=60 n_write=56 bw_util=0.03434
n_activity=637 dram_eff=0.3642
bk0: 32a 6467i bk1: 28a 6488i bk2: 0a 6755i bk3: 0a 6755i bk4: 0a 6755i bk5: 0a 6755i bk6: 0a 6755i bk7: 0a 6756i bk8: 0a 6756i bk9: 0a 6756i bk10: 0a 6756i bk11: 0a 6756i bk12: 0a 6756i bk13: 0a 6757i bk14: 0a 6757i bk15: 0a 6757i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0296033
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6756 n_nop=6638 n_act=2 n_pre=0 n_req=58 n_rd=60 n_write=56 bw_util=0.03434
n_activity=637 dram_eff=0.3642
bk0: 32a 6477i bk1: 28a 6495i bk2: 0a 6755i bk3: 0a 6755i bk4: 0a 6755i bk5: 0a 6755i bk6: 0a 6755i bk7: 0a 6756i bk8: 0a 6756i bk9: 0a 6756i bk10: 0a 6756i bk11: 0a 6756i bk12: 0a 6756i bk13: 0a 6757i bk14: 0a 6757i bk15: 0a 6757i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.026643
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6756 n_nop=6638 n_act=2 n_pre=0 n_req=58 n_rd=60 n_write=56 bw_util=0.03434
n_activity=630 dram_eff=0.3683
bk0: 32a 6472i bk1: 28a 6487i bk2: 0a 6755i bk3: 0a 6755i bk4: 0a 6755i bk5: 0a 6755i bk6: 0a 6755i bk7: 0a 6756i bk8: 0a 6756i bk9: 0a 6756i bk10: 0a 6756i bk11: 0a 6756i bk12: 0a 6756i bk13: 0a 6757i bk14: 0a 6757i bk15: 0a 6757i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0257549
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6756 n_nop=6638 n_act=2 n_pre=0 n_req=58 n_rd=60 n_write=56 bw_util=0.03434
n_activity=624 dram_eff=0.3718
bk0: 32a 6475i bk1: 28a 6468i bk2: 0a 6755i bk3: 0a 6755i bk4: 0a 6755i bk5: 0a 6755i bk6: 0a 6755i bk7: 0a 6756i bk8: 0a 6756i bk9: 0a 6756i bk10: 0a 6756i bk11: 0a 6756i bk12: 0a 6756i bk13: 0a 6757i bk14: 0a 6757i bk15: 0a 6757i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0251628
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6756 n_nop=6638 n_act=2 n_pre=0 n_req=58 n_rd=60 n_write=56 bw_util=0.03434
n_activity=630 dram_eff=0.3683
bk0: 32a 6460i bk1: 28a 6466i bk2: 0a 6755i bk3: 0a 6755i bk4: 0a 6755i bk5: 0a 6755i bk6: 0a 6755i bk7: 0a 6756i bk8: 0a 6756i bk9: 0a 6756i bk10: 0a 6756i bk11: 0a 6756i bk12: 0a 6756i bk13: 0a 6757i bk14: 0a 6757i bk15: 0a 6757i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0377442
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6756 n_nop=6638 n_act=2 n_pre=0 n_req=58 n_rd=60 n_write=56 bw_util=0.03434
n_activity=622 dram_eff=0.373
bk0: 32a 6478i bk1: 28a 6458i bk2: 0a 6755i bk3: 0a 6756i bk4: 0a 6756i bk5: 0a 6756i bk6: 0a 6756i bk7: 0a 6756i bk8: 0a 6756i bk9: 0a 6756i bk10: 0a 6756i bk11: 0a 6756i bk12: 0a 6756i bk13: 0a 6756i bk14: 0a 6756i bk15: 0a 6756i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.026643
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6756 n_nop=6638 n_act=2 n_pre=0 n_req=58 n_rd=60 n_write=56 bw_util=0.03434
n_activity=622 dram_eff=0.373
bk0: 32a 6456i bk1: 28a 6490i bk2: 0a 6755i bk3: 0a 6755i bk4: 0a 6755i bk5: 0a 6755i bk6: 0a 6755i bk7: 0a 6756i bk8: 0a 6756i bk9: 0a 6756i bk10: 0a 6756i bk11: 0a 6756i bk12: 0a 6756i bk13: 0a 6757i bk14: 0a 6757i bk15: 0a 6757i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0223505
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6756 n_nop=6638 n_act=2 n_pre=0 n_req=58 n_rd=60 n_write=56 bw_util=0.03434
n_activity=622 dram_eff=0.373
bk0: 32a 6464i bk1: 28a 6485i bk2: 0a 6755i bk3: 0a 6755i bk4: 0a 6755i bk5: 0a 6755i bk6: 0a 6755i bk7: 0a 6755i bk8: 0a 6755i bk9: 0a 6756i bk10: 0a 6756i bk11: 0a 6757i bk12: 0a 6757i bk13: 0a 6757i bk14: 0a 6757i bk15: 0a 6757i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0506217
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6756 n_nop=6636 n_act=3 n_pre=1 n_req=58 n_rd=60 n_write=56 bw_util=0.03434
n_activity=641 dram_eff=0.3619
bk0: 32a 6481i bk1: 28a 6482i bk2: 0a 6755i bk3: 0a 6755i bk4: 0a 6755i bk5: 0a 6756i bk6: 0a 6756i bk7: 0a 6756i bk8: 0a 6756i bk9: 0a 6756i bk10: 0a 6756i bk11: 0a 6756i bk12: 0a 6756i bk13: 0a 6756i bk14: 0a 6756i bk15: 0a 6757i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0367081
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6756 n_nop=6636 n_act=3 n_pre=1 n_req=58 n_rd=60 n_write=56 bw_util=0.03434
n_activity=622 dram_eff=0.373
bk0: 32a 6466i bk1: 28a 6472i bk2: 0a 6754i bk3: 0a 6755i bk4: 0a 6755i bk5: 0a 6756i bk6: 0a 6756i bk7: 0a 6756i bk8: 0a 6756i bk9: 0a 6756i bk10: 0a 6756i bk11: 0a 6756i bk12: 0a 6756i bk13: 0a 6756i bk14: 0a 6756i bk15: 0a 6758i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0344879
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents
MSHR: tag=0x8000df80, atomic=0 1 entries : 0x7f734c699c80 :  mf: uid=  8733, sid01:w15, part=15, addr=0x8000df80, load , size=128, unknown  status = IN_PARTITION_DRAM (8872), 

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6756 n_nop=6637 n_act=3 n_pre=1 n_req=58 n_rd=59 n_write=56 bw_util=0.03404
n_activity=635 dram_eff=0.3622
bk0: 32a 6482i bk1: 27a 6496i bk2: 0a 6754i bk3: 0a 6755i bk4: 0a 6755i bk5: 0a 6756i bk6: 0a 6756i bk7: 0a 6756i bk8: 0a 6756i bk9: 0a 6756i bk10: 0a 6756i bk11: 0a 6756i bk12: 0a 6756i bk13: 0a 6756i bk14: 0a 6756i bk15: 0a 6758i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0236827

========= L2 cache stats =========
L2_cache_bank[0]: Access = 36, Miss = 33, Miss_rate = 0.917, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[1]: Access = 30, Miss = 30, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 30, Miss = 30, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 30, Miss = 30, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 30, Miss = 30, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 30, Miss = 30, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 30, Miss = 30, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 30, Miss = 30, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 30, Miss = 30, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 30, Miss = 30, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 32, Miss = 30, Miss_rate = 0.938, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 32, Miss = 30, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 31, Miss = 30, Miss_rate = 0.968, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 31, Miss = 30, Miss_rate = 0.968, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[14]: Access = 32, Miss = 30, Miss_rate = 0.938, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 32, Miss = 30, Miss_rate = 0.938, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 496
L2_total_cache_misses = 483
L2_total_cache_miss_rate = 0.9738
L2_total_cache_pending_hits = 8
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 25
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 450
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 7
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.014

icnt_total_pkts_mem_to_simt=676
icnt_total_pkts_simt_to_mem=2296
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.61694
	minimum = 6
	maximum = 76
Network latency average = 9.09879
	minimum = 6
	maximum = 76
Slowest packet = 69
Flit latency average = 7.7214
	minimum = 6
	maximum = 72
Slowest flit = 193
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00360645
	minimum = 0 (at node 0)
	maximum = 0.0485743 (at node 1)
Accepted packet rate average = 0.00360645
	minimum = 0 (at node 0)
	maximum = 0.0485743 (at node 1)
Injected flit rate average = 0.0108048
	minimum = 0 (at node 0)
	maximum = 0.228897 (at node 1)
Accepted flit rate average= 0.0108048
	minimum = 0 (at node 0)
	maximum = 0.0623239 (at node 1)
Injected packet length average = 2.99597
Accepted packet length average = 2.99597
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.61694 (1 samples)
	minimum = 6 (1 samples)
	maximum = 76 (1 samples)
Network latency average = 9.09879 (1 samples)
	minimum = 6 (1 samples)
	maximum = 76 (1 samples)
Flit latency average = 7.7214 (1 samples)
	minimum = 6 (1 samples)
	maximum = 72 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00360645 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0485743 (1 samples)
Accepted packet rate average = 0.00360645 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0485743 (1 samples)
Injected flit rate average = 0.0108048 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.228897 (1 samples)
Accepted flit rate average = 0.0108048 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0623239 (1 samples)
Injected packet size average = 2.99597 (1 samples)
Accepted packet size average = 2.99597 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 157472 (inst/sec)
gpgpu_simulation_rate = 4436 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402dc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13fc_gpu_kernelPfS_S_iii' to stream 0, gridDim= (3,72,1) blockDim = (8,8,1) 
kernel '_Z13fc_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,8873)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,8873)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,8873)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,8873)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,8873)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,8873)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,8873)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,8873)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,8873)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,8873)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,8873)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,8873)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,8873)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,8873)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,8873)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,8873)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,8873)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,8873)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,8873)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,8873)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,8873)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,8873)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,8873)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,8873)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,8873)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,8873)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,8873)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,8873)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,8873)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,8873)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,8873)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,8873)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,8873)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,8873)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,8873)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,8873)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,8873)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,8873)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,8873)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,8873)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,8873)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,8873)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,8873)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,8873)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,8873)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,8873)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,8873)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,8873)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,8873)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,8873)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,8873)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,8873)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,8873)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,8873)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,8873)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,8873)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,8873)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,8873)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,8873)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,8873)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,8873)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,8873)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,8873)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,8873)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,8873)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,8873)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,8873)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,8873)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,8873)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,8873)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,8873)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,8873)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,8873)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,8873)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,8873)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,8873)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,8873)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,8873)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,8873)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,8873)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,8873)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,8873)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,8873)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,8873)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,8873)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,8873)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,8873)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,8873)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,8873)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,8873)
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(7,8873)
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(7,8873)
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(7,8873)
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(7,8873)
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(7,8873)
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(7,8873)
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(7,8873)
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(7,8873)
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(7,8873)
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(7,8873)
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(7,8873)
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(7,8873)
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(7,8873)
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(7,8873)
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(7,8873)
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(8,8873)
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(8,8873)
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(8,8873)
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(8,8873)
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(8,8873)
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(8,8873)
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(8,8873)
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(8,8873)
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(8,8873)
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(8,8873)
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(8,8873)
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(8,8873)
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(8,8873)
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(8,8873)
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(8,8873)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(0,10,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 9373  inst.: 397824 (ipc=165.8) sim_rate=132608 (inst/sec) elapsed = 0:0:00:03 / Fri Jul 27 16:43:05 2018
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(2,33,0) tid=(7,3,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(1,36,0) tid=(7,5,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(2,13,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 10873  inst.: 648624 (ipc=166.8) sim_rate=162156 (inst/sec) elapsed = 0:0:00:04 / Fri Jul 27 16:43:06 2018
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(2,0,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 12373  inst.: 800592 (ipc=138.8) sim_rate=160118 (inst/sec) elapsed = 0:0:00:05 / Fri Jul 27 16:43:07 2018
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(0,13,0) tid=(7,1,0)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(1,12,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 13873  inst.: 968016 (ipc=130.6) sim_rate=161336 (inst/sec) elapsed = 0:0:00:06 / Fri Jul 27 16:43:08 2018
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(1,6,0) tid=(7,5,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(0,29,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 15373  inst.: 1128912 (ipc=125.2) sim_rate=161273 (inst/sec) elapsed = 0:0:00:07 / Fri Jul 27 16:43:09 2018
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(0,7,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 16373  inst.: 1241520 (ipc=123.5) sim_rate=155190 (inst/sec) elapsed = 0:0:00:08 / Fri Jul 27 16:43:10 2018
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(0,18,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 17873  inst.: 1412464 (ipc=121.9) sim_rate=156940 (inst/sec) elapsed = 0:0:00:09 / Fri Jul 27 16:43:11 2018
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(0,6,0) tid=(7,1,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (9630,8873), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(9631,8873)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (9653,8873), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(9654,8873)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (9750,8873), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(9751,8873)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (9777,8873), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(9778,8873)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(0,38,0) tid=(7,1,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (9884,8873), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(9885,8873)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (9938,8873), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(9939,8873)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (9996,8873), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(9997,8873)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (10053,8873), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(10054,8873)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (10208,8873), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(10209,8873)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (10265,8873), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(10266,8873)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (10281,8873), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(10282,8873)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (10289,8873), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(10290,8873)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (10340,8873), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(10341,8873)
GPGPU-Sim uArch: cycles simulated: 19373  inst.: 1613984 (ipc=123.7) sim_rate=161398 (inst/sec) elapsed = 0:0:00:10 / Fri Jul 27 16:43:12 2018
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(1,20,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (10549,8873), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(10550,8873)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (10862,8873), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(10863,8873)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (10936,8873), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(10937,8873)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (10952,8873), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(10953,8873)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (11045,8873), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(11046,8873)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (11229,8873), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(11230,8873)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(2,35,0) tid=(3,3,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (11299,8873), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(11300,8873)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (11407,8873), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(11408,8873)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (11438,8873), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(11439,8873)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (11450,8873), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(11451,8873)
GPGPU-Sim uArch: cycles simulated: 20373  inst.: 1753312 (ipc=125.1) sim_rate=159392 (inst/sec) elapsed = 0:0:00:11 / Fri Jul 27 16:43:13 2018
GPGPU-Sim uArch: Shader 12 finished CTA #3 (11888,8873), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(11889,8873)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(2,40,0) tid=(3,3,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (12003,8873), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(12004,8873)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (12190,8873), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(12191,8873)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (12331,8873), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(12332,8873)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (12492,8873), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(12493,8873)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(2,44,0) tid=(3,3,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (12642,8873), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(12643,8873)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (12665,8873), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(12666,8873)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (12672,8873), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(12673,8873)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (12748,8873), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(12749,8873)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (12780,8873), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(12781,8873)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (12795,8873), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(12796,8873)
GPGPU-Sim uArch: Shader 14 finished CTA #6 (12826,8873), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(12827,8873)
GPGPU-Sim uArch: cycles simulated: 21873  inst.: 1983856 (ipc=128.4) sim_rate=165321 (inst/sec) elapsed = 0:0:00:12 / Fri Jul 27 16:43:14 2018
GPGPU-Sim uArch: Shader 5 finished CTA #3 (13041,8873), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(13042,8873)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (13058,8873), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(13059,8873)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (13130,8873), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(13131,8873)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(0,5,0) tid=(7,5,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (13487,8873), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(13488,8873)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (13637,8873), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(13638,8873)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (13659,8873), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(13660,8873)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (13684,8873), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(13685,8873)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (13689,8873), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(13690,8873)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (13708,8873), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(13709,8873)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (13743,8873), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(13744,8873)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (13759,8873), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(13760,8873)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (13771,8873), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(13772,8873)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(0,54,0) tid=(7,1,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (13800,8873), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(13801,8873)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (13932,8873), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(13933,8873)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (13947,8873), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(13948,8873)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (13962,8873), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(13963,8873)
GPGPU-Sim uArch: cycles simulated: 22873  inst.: 2156720 (ipc=131.6) sim_rate=165901 (inst/sec) elapsed = 0:0:00:13 / Fri Jul 27 16:43:15 2018
GPGPU-Sim uArch: Shader 6 finished CTA #2 (14016,8873), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (14016,8873), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(14017,8873)
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(14017,8873)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (14079,8873), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(14080,8873)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (14087,8873), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(14088,8873)
GPGPU-Sim uArch: Shader 14 finished CTA #7 (14104,8873), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(14105,8873)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(1,57,0) tid=(7,5,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (14300,8873), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(14301,8873)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (14378,8873), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(14379,8873)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (14380,8873), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(14381,8873)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (14487,8873), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (14487,8873), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(14488,8873)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(14488,8873)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (14663,8873), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(14664,8873)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (14839,8873), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(14840,8873)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(0,49,0) tid=(7,7,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (14864,8873), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(14865,8873)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (14869,8873), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(14870,8873)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (14880,8873), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(14881,8873)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (14901,8873), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(14902,8873)
GPGPU-Sim uArch: cycles simulated: 23873  inst.: 2336720 (ipc=134.8) sim_rate=166908 (inst/sec) elapsed = 0:0:00:14 / Fri Jul 27 16:43:16 2018
GPGPU-Sim uArch: Shader 10 finished CTA #3 (15048,8873), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(15049,8873)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (15092,8873), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(15093,8873)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (15151,8873), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(15152,8873)
GPGPU-Sim uArch: Shader 13 finished CTA #6 (15204,8873), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(15205,8873)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(1,59,0) tid=(7,1,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (15438,8873), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(15439,8873)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (15462,8873), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(15463,8873)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (15612,8873), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(15613,8873)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (15656,8873), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(15657,8873)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (15723,8873), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(15724,8873)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(0,62,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (16037,8873), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(16038,8873)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (16053,8873), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(16054,8873)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (16098,8873), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(16099,8873)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (16136,8873), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(16137,8873)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (16161,8873), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(16162,8873)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (16163,8873), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(16164,8873)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (16178,8873), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(16179,8873)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (16214,8873), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(16215,8873)
GPGPU-Sim uArch: Shader 13 finished CTA #7 (16230,8873), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(16231,8873)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (16304,8873), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(16305,8873)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (16315,8873), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(16316,8873)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (16331,8873), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(16332,8873)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (16367,8873), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(16368,8873)
GPGPU-Sim uArch: cycles simulated: 25373  inst.: 2602048 (ipc=138.6) sim_rate=173469 (inst/sec) elapsed = 0:0:00:15 / Fri Jul 27 16:43:17 2018
GPGPU-Sim uArch: Shader 8 finished CTA #6 (16502,8873), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(16503,8873)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(1,29,0) tid=(7,7,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (16568,8873), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(16569,8873)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (16645,8873), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(16646,8873)
GPGPU-Sim uArch: Shader 11 finished CTA #7 (16731,8873), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(16732,8873)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (16797,8873), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(16798,8873)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (16876,8873), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(16877,8873)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (16914,8873), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(16915,8873)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (16946,8873), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #7 (16961,8873), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (17042,8873), 7 CTAs running
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(1,31,0) tid=(7,5,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (17195,8873), 6 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (17249,8873), 7 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #6 (17257,8873), 7 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (17346,8873), 7 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #7 (17381,8873), 6 CTAs running
GPGPU-Sim uArch: cycles simulated: 26373  inst.: 2777408 (ipc=140.7) sim_rate=173588 (inst/sec) elapsed = 0:0:00:16 / Fri Jul 27 16:43:18 2018
GPGPU-Sim uArch: Shader 1 finished CTA #0 (17525,8873), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (17576,8873), 7 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #7 (17631,8873), 7 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #7 (17643,8873), 7 CTAs running
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(1,65,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 1 finished CTA #7 (17718,8873), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (17816,8873), 7 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #6 (17840,8873), 6 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (17946,8873), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #7 (18045,8873), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (18106,8873), 6 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #6 (18109,8873), 6 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (18109,8873), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #6 (18192,8873), 6 CTAs running
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(0,46,0) tid=(7,5,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (18346,8873), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (18360,8873), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (18416,8873), 6 CTAs running
GPGPU-Sim uArch: cycles simulated: 27373  inst.: 2937552 (ipc=141.8) sim_rate=172797 (inst/sec) elapsed = 0:0:00:17 / Fri Jul 27 16:43:19 2018
GPGPU-Sim uArch: Shader 9 finished CTA #7 (18555,8873), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #6 (18576,8873), 6 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (18620,8873), 7 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #6 (18806,8873), 6 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (18880,8873), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (18881,8873), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (18897,8873), 6 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #7 (18917,8873), 5 CTAs running
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(0,71,0) tid=(7,7,0)
GPGPU-Sim uArch: Shader 6 finished CTA #7 (19034,8873), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (19088,8873), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (19122,8873), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (19225,8873), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (19231,8873), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (19392,8873), 6 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #6 (19421,8873), 5 CTAs running
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(0,54,0) tid=(7,7,0)
GPGPU-Sim uArch: Shader 7 finished CTA #7 (19634,8873), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (19685,8873), 7 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (19698,8873), 6 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #7 (19753,8873), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (19780,8873), 6 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (19812,8873), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (19830,8873), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #7 (19878,8873), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (19940,8873), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 28873  inst.: 3171008 (ipc=142.8) sim_rate=176167 (inst/sec) elapsed = 0:0:00:18 / Fri Jul 27 16:43:20 2018
GPGPU-Sim uArch: Shader 1 finished CTA #3 (20067,8873), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (20091,8873), 5 CTAs running
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(1,54,0) tid=(7,5,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (20237,8873), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (20264,8873), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (20357,8873), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (20494,8873), 6 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (20512,8873), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (20543,8873), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (20553,8873), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (20564,8873), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (20613,8873), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (20630,8873), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (20705,8873), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (20752,8873), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (20767,8873), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (20820,8873), 2 CTAs running
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(0,52,0) tid=(7,5,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (20881,8873), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (20922,8873), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (21007,8873), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (21066,8873), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (21085,8873), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (21133,8873), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (21138,8873), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #6 (21154,8873), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (21186,8873), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (21186,8873), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (21216,8873), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (21262,8873), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (21315,8873), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (21319,8873), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (21366,8873), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (21412,8873), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (21427,8873), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (21430,8873), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 30373  inst.: 3389632 (ipc=143.0) sim_rate=178401 (inst/sec) elapsed = 0:0:00:19 / Fri Jul 27 16:43:21 2018
GPGPU-Sim uArch: Shader 6 finished CTA #1 (21513,8873), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (21540,8873), 6 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (21579,8873), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (21615,8873), 3 CTAs running
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(1,70,0) tid=(7,7,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (21640,8873), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (21643,8873), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (21655,8873), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (21661,8873), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #4 (21675,8873), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (21676,8873), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (21702,8873), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #6 (21837,8873), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (21872,8873), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (21883,8873), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (21885,8873), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (21913,8873), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #6 (21964,8873), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #4 (21985,8873), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #7 (22024,8873), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (22025,8873), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (22045,8873), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #4 (22122,8873), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (22140,8873), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (22144,8873), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (22144,8873), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #6 (22237,8873), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (22267,8873), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (22309,8873), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #7 (22420,8873), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #4 (22462,8873), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (22500,8873), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (22605,8873), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #6 (22650,8873), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #5 (22684,8873), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #6 (22907,8873), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #6 (23147,8873), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #7 (23281,8873), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (23407,8873), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z13fc_gpu_kernelPfS_S_iii' finished on shader 11.
kernel_name = _Z13fc_gpu_kernelPfS_S_iii 
kernel_launch_uid = 2 
gpu_sim_cycle = 23408
gpu_sim_insn = 3147264
gpu_ipc =     134.4525
gpu_tot_sim_cycle = 32281
gpu_tot_sim_insn = 3462208
gpu_tot_ipc =     107.2522
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 2146
gpu_stall_icnt2sh    = 20243
gpu_total_sim_rate=182221

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 71465
	L1I_total_cache_misses = 983
	L1I_total_cache_miss_rate = 0.0138
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 5606, Miss = 2660, Miss_rate = 0.474, Pending_hits = 70, Reservation_fails = 14523
	L1D_cache_core[1]: Access = 6043, Miss = 2784, Miss_rate = 0.461, Pending_hits = 54, Reservation_fails = 13610
	L1D_cache_core[2]: Access = 5508, Miss = 2596, Miss_rate = 0.471, Pending_hits = 82, Reservation_fails = 14134
	L1D_cache_core[3]: Access = 4858, Miss = 2501, Miss_rate = 0.515, Pending_hits = 70, Reservation_fails = 15142
	L1D_cache_core[4]: Access = 4932, Miss = 2534, Miss_rate = 0.514, Pending_hits = 73, Reservation_fails = 15271
	L1D_cache_core[5]: Access = 5360, Miss = 2574, Miss_rate = 0.480, Pending_hits = 95, Reservation_fails = 15397
	L1D_cache_core[6]: Access = 4932, Miss = 2704, Miss_rate = 0.548, Pending_hits = 78, Reservation_fails = 15162
	L1D_cache_core[7]: Access = 4900, Miss = 2643, Miss_rate = 0.539, Pending_hits = 106, Reservation_fails = 14816
	L1D_cache_core[8]: Access = 5318, Miss = 2736, Miss_rate = 0.514, Pending_hits = 107, Reservation_fails = 15268
	L1D_cache_core[9]: Access = 4858, Miss = 2436, Miss_rate = 0.501, Pending_hits = 86, Reservation_fails = 13769
	L1D_cache_core[10]: Access = 4836, Miss = 2498, Miss_rate = 0.517, Pending_hits = 60, Reservation_fails = 14992
	L1D_cache_core[11]: Access = 6138, Miss = 2827, Miss_rate = 0.461, Pending_hits = 94, Reservation_fails = 15426
	L1D_cache_core[12]: Access = 5562, Miss = 2414, Miss_rate = 0.434, Pending_hits = 111, Reservation_fails = 13659
	L1D_cache_core[13]: Access = 5990, Miss = 2658, Miss_rate = 0.444, Pending_hits = 93, Reservation_fails = 14556
	L1D_cache_core[14]: Access = 6096, Miss = 2650, Miss_rate = 0.435, Pending_hits = 133, Reservation_fails = 13990
	L1D_total_cache_accesses = 80937
	L1D_total_cache_misses = 39215
	L1D_total_cache_miss_rate = 0.4845
	L1D_total_cache_pending_hits = 1312
	L1D_total_cache_reservation_fails = 219715
	L1D_cache_data_port_util = 0.117
	L1D_cache_fill_port_util = 0.027
L1C_cache:
	L1C_total_cache_accesses = 2786
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.1608
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 39372
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1205
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9310
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 99918
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2338
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1038
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 107
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 29905
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 119797
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 70482
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 983
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
544, 544, 544, 544, 544, 544, 544, 544, 544, 544, 544, 544, 544, 544, 272, 272, 
gpgpu_n_tot_thrd_icount = 4137856
gpgpu_n_tot_w_icount = 129308
gpgpu_n_stall_shd_mem = 266920
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 9310
gpgpu_n_mem_write_global = 31050
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 601920
gpgpu_n_store_insn = 302400
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 79936
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 266920
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:415371	W0_Idle:58523	W0_Scoreboard:84666	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:36144	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:93164
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 74480 {8:9310,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3243600 {40:9000,72:1800,136:20250,}
traffic_breakdown_coretomem[INST_ACC_R] = 592 {8:74,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1266160 {136:9310,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 248400 {8:31050,}
traffic_breakdown_memtocore[INST_ACC_R] = 10064 {136:74,}
maxmrqlatency = 76 
maxdqlatency = 0 
maxmflatency = 703 
averagemflatency = 225 
max_icnt2mem_latency = 463 
max_icnt2sh_latency = 32280 
mrq_lat_table:937 	120 	477 	100 	109 	19 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	34439 	5838 	98 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	2112 	2426 	6418 	27411 	1954 	128 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3091 	4616 	1574 	44 	0 	0 	0 	0 	103 	337 	7179 	23431 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	44 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        30         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        30         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        30         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      2920      2216      1344      1366         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      2636      3016      1378      1362         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      2640      3378      1377      1454         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      2643      3394      1386      1423         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      2652      3413      1450      1419         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      2648      3419      1415      1418         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      2652      3440      1407      1416         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      2664      3455      1466      1443         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      2668      3490      1558      1559         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      2673      3512      1408      1596         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      2618      3126      1365      1377         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      2622      3549      1358      1374         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      3243      3567      1370      1767         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      3028      3603      1357      1377         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      2755      3608      1352      1374         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      1661      3638      1873      1340         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 37.000000 18.000000 22.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 34.000000 34.000000 22.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 34.000000 34.000000 22.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 34.000000 34.000000 22.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 34.000000 34.000000 22.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 34.000000 34.000000 22.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 11.666667 34.000000 22.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 12.000000 34.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 11.666667 34.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 34.000000 34.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 36.000000 34.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 36.000000 34.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 36.000000 34.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 18.000000 34.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 18.000000 34.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 18.000000 34.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1763/74 = 23.824324
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        21        22        22        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        20        20        22        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        20        20        22        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        20        20        22        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        20        20        22        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        20        20        22        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        21        20        22        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        22        20        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        21        20        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        20        20        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        22        20        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        22        20        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        22        20        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        22        20        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        22        20        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        22        20        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 1313
min_bank_accesses = 0!
chip skew: 85/80 = 1.06
number of total write accesses:
dram[0]:        16        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 450
min_bank_accesses = 0!
chip skew: 30/28 = 1.07
average mf latency per bank:
dram[0]:       2059      3612     10175      9599    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       2509      3615      9570      9444    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       2640      3957     10608     10640    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       2134      3918     10402      9509    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       2806      3058      7135      7981    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       2195      3596      8619      7920    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       2421      3360      8424      8324    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       2314      3400      8313      8562    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       2035      3867      8151      7245    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       2754      3179      7845      9436    none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       3011      3808      8447      8260    none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       3536      3447      7159      7658    none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       3339      3403      8203      8211    none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       3223      3860      9558      7608    none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       3586      3266      7408      8243    none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       3066      3952      8176      6848    none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        515       456       519       528         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        377       525       426       524         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        440       502       489       457         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        492       491       444       491         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        490       396       523       526         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        423       445       402       398         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        443       477       456       466         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        410       453       474       394         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        481       491       572       603         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        410       530       378       387         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        437       610       528       664         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        450       450       421       437         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        420       418       429       468         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        465       550       461       498         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        484       568       541       645         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        632       703       694       701         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=24579 n_nop=24341 n_act=6 n_pre=2 n_req=115 n_rd=170 n_write=60 bw_util=0.01872
n_activity=1067 dram_eff=0.4311
bk0: 42a 24234i bk1: 44a 24247i bk2: 44a 24455i bk3: 40a 24459i bk4: 0a 24576i bk5: 0a 24577i bk6: 0a 24578i bk7: 0a 24578i bk8: 0a 24578i bk9: 0a 24578i bk10: 0a 24579i bk11: 0a 24579i bk12: 0a 24580i bk13: 0a 24580i bk14: 0a 24581i bk15: 0a 24582i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0117173
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=24579 n_nop=24355 n_act=4 n_pre=0 n_req=110 n_rd=164 n_write=56 bw_util=0.0179
n_activity=999 dram_eff=0.4404
bk0: 40a 24269i bk1: 40a 24275i bk2: 44a 24462i bk3: 40a 24464i bk4: 0a 24576i bk5: 0a 24576i bk6: 0a 24577i bk7: 0a 24578i bk8: 0a 24579i bk9: 0a 24579i bk10: 0a 24579i bk11: 0a 24579i bk12: 0a 24579i bk13: 0a 24580i bk14: 0a 24580i bk15: 0a 24580i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0103747
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=24579 n_nop=24355 n_act=4 n_pre=0 n_req=110 n_rd=164 n_write=56 bw_util=0.0179
n_activity=1012 dram_eff=0.4348
bk0: 40a 24280i bk1: 40a 24255i bk2: 44a 24472i bk3: 40a 24468i bk4: 0a 24576i bk5: 0a 24576i bk6: 0a 24577i bk7: 0a 24578i bk8: 0a 24578i bk9: 0a 24579i bk10: 0a 24579i bk11: 0a 24579i bk12: 0a 24579i bk13: 0a 24580i bk14: 0a 24580i bk15: 0a 24581i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0112291
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=24579 n_nop=24355 n_act=4 n_pre=0 n_req=110 n_rd=164 n_write=56 bw_util=0.0179
n_activity=1008 dram_eff=0.4365
bk0: 40a 24276i bk1: 40a 24267i bk2: 44a 24443i bk3: 40a 24440i bk4: 0a 24577i bk5: 0a 24577i bk6: 0a 24577i bk7: 0a 24577i bk8: 0a 24578i bk9: 0a 24579i bk10: 0a 24579i bk11: 0a 24580i bk12: 0a 24580i bk13: 0a 24580i bk14: 0a 24580i bk15: 0a 24580i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.014606
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=24579 n_nop=24355 n_act=4 n_pre=0 n_req=110 n_rd=164 n_write=56 bw_util=0.0179
n_activity=1017 dram_eff=0.4326
bk0: 40a 24281i bk1: 40a 24279i bk2: 44a 24448i bk3: 40a 24469i bk4: 0a 24576i bk5: 0a 24576i bk6: 0a 24577i bk7: 0a 24578i bk8: 0a 24578i bk9: 0a 24579i bk10: 0a 24579i bk11: 0a 24579i bk12: 0a 24579i bk13: 0a 24580i bk14: 0a 24580i bk15: 0a 24581i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.010212
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=24579 n_nop=24355 n_act=4 n_pre=0 n_req=110 n_rd=164 n_write=56 bw_util=0.0179
n_activity=1020 dram_eff=0.4314
bk0: 40a 24273i bk1: 40a 24284i bk2: 44a 24468i bk3: 40a 24464i bk4: 0a 24577i bk5: 0a 24577i bk6: 0a 24577i bk7: 0a 24578i bk8: 0a 24578i bk9: 0a 24579i bk10: 0a 24579i bk11: 0a 24579i bk12: 0a 24579i bk13: 0a 24581i bk14: 0a 24581i bk15: 0a 24581i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0100085
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=24579 n_nop=24349 n_act=6 n_pre=2 n_req=111 n_rd=166 n_write=56 bw_util=0.01806
n_activity=1038 dram_eff=0.4277
bk0: 42a 24261i bk1: 40a 24288i bk2: 44a 24459i bk3: 40a 24464i bk4: 0a 24577i bk5: 0a 24577i bk6: 0a 24578i bk7: 0a 24579i bk8: 0a 24579i bk9: 0a 24579i bk10: 0a 24579i bk11: 0a 24579i bk12: 0a 24580i bk13: 0a 24581i bk14: 0a 24582i bk15: 0a 24582i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0105375
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=24579 n_nop=24351 n_act=6 n_pre=2 n_req=110 n_rd=164 n_write=56 bw_util=0.0179
n_activity=1032 dram_eff=0.4264
bk0: 44a 24256i bk1: 40a 24280i bk2: 40a 24464i bk3: 40a 24476i bk4: 0a 24574i bk5: 0a 24575i bk6: 0a 24577i bk7: 0a 24579i bk8: 0a 24579i bk9: 0a 24579i bk10: 0a 24579i bk11: 0a 24579i bk12: 0a 24580i bk13: 0a 24582i bk14: 0a 24582i bk15: 0a 24583i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00960169
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=24579 n_nop=24353 n_act=6 n_pre=2 n_req=109 n_rd=162 n_write=56 bw_util=0.01774
n_activity=995 dram_eff=0.4382
bk0: 42a 24257i bk1: 40a 24242i bk2: 40a 24433i bk3: 40a 24416i bk4: 0a 24575i bk5: 0a 24577i bk6: 0a 24578i bk7: 0a 24579i bk8: 0a 24579i bk9: 0a 24579i bk10: 0a 24579i bk11: 0a 24579i bk12: 0a 24580i bk13: 0a 24581i bk14: 0a 24582i bk15: 0a 24582i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0140771
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=24579 n_nop=24359 n_act=4 n_pre=0 n_req=108 n_rd=160 n_write=56 bw_util=0.01758
n_activity=1005 dram_eff=0.4299
bk0: 40a 24263i bk1: 40a 24263i bk2: 40a 24475i bk3: 40a 24471i bk4: 0a 24576i bk5: 0a 24576i bk6: 0a 24576i bk7: 0a 24577i bk8: 0a 24578i bk9: 0a 24579i bk10: 0a 24579i bk11: 0a 24579i bk12: 0a 24579i bk13: 0a 24581i bk14: 0a 24581i bk15: 0a 24581i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0115546
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=24579 n_nop=24355 n_act=4 n_pre=0 n_req=110 n_rd=164 n_write=56 bw_util=0.0179
n_activity=1000 dram_eff=0.44
bk0: 44a 24274i bk1: 40a 24244i bk2: 40a 24454i bk3: 40a 24403i bk4: 0a 24577i bk5: 0a 24578i bk6: 0a 24578i bk7: 0a 24578i bk8: 0a 24578i bk9: 0a 24578i bk10: 0a 24578i bk11: 0a 24580i bk12: 0a 24580i bk13: 0a 24580i bk14: 0a 24580i bk15: 0a 24580i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0149314
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=24579 n_nop=24355 n_act=4 n_pre=0 n_req=110 n_rd=164 n_write=56 bw_util=0.0179
n_activity=1004 dram_eff=0.4382
bk0: 44a 24250i bk1: 40a 24287i bk2: 40a 24470i bk3: 40a 24457i bk4: 0a 24576i bk5: 0a 24576i bk6: 0a 24577i bk7: 0a 24578i bk8: 0a 24579i bk9: 0a 24579i bk10: 0a 24579i bk11: 0a 24579i bk12: 0a 24579i bk13: 0a 24580i bk14: 0a 24581i bk15: 0a 24581i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00756744
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=24579 n_nop=24355 n_act=4 n_pre=0 n_req=110 n_rd=164 n_write=56 bw_util=0.0179
n_activity=1005 dram_eff=0.4378
bk0: 44a 24261i bk1: 40a 24281i bk2: 40a 24464i bk3: 40a 24475i bk4: 0a 24576i bk5: 0a 24576i bk6: 0a 24576i bk7: 0a 24577i bk8: 0a 24577i bk9: 0a 24578i bk10: 0a 24579i bk11: 0a 24580i bk12: 0a 24580i bk13: 0a 24580i bk14: 0a 24581i bk15: 0a 24582i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0162741
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=24579 n_nop=24353 n_act=5 n_pre=1 n_req=110 n_rd=164 n_write=56 bw_util=0.0179
n_activity=1011 dram_eff=0.4352
bk0: 44a 24278i bk1: 40a 24270i bk2: 40a 24449i bk3: 40a 24428i bk4: 0a 24576i bk5: 0a 24578i bk6: 0a 24578i bk7: 0a 24578i bk8: 0a 24578i bk9: 0a 24579i bk10: 0a 24579i bk11: 0a 24579i bk12: 0a 24579i bk13: 0a 24580i bk14: 0a 24580i bk15: 0a 24581i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0140771
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=24579 n_nop=24353 n_act=5 n_pre=1 n_req=110 n_rd=164 n_write=56 bw_util=0.0179
n_activity=1001 dram_eff=0.4396
bk0: 44a 24260i bk1: 40a 24266i bk2: 40a 24465i bk3: 40a 24461i bk4: 0a 24576i bk5: 0a 24577i bk6: 0a 24579i bk7: 0a 24579i bk8: 0a 24579i bk9: 0a 24579i bk10: 0a 24579i bk11: 0a 24579i bk12: 0a 24579i bk13: 0a 24579i bk14: 0a 24579i bk15: 0a 24581i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0112291
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=24579 n_nop=24353 n_act=5 n_pre=1 n_req=110 n_rd=164 n_write=56 bw_util=0.0179
n_activity=1015 dram_eff=0.4335
bk0: 44a 24278i bk1: 40a 24286i bk2: 40a 24465i bk3: 40a 24455i bk4: 0a 24576i bk5: 0a 24577i bk6: 0a 24579i bk7: 0a 24579i bk8: 0a 24579i bk9: 0a 24579i bk10: 0a 24579i bk11: 0a 24579i bk12: 0a 24579i bk13: 0a 24579i bk14: 0a 24579i bk15: 0a 24581i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00980512

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2747, Miss = 85, Miss_rate = 0.031, Pending_hits = 51, Reservation_fails = 0
L2_cache_bank[1]: Access = 2666, Miss = 82, Miss_rate = 0.031, Pending_hits = 41, Reservation_fails = 35
L2_cache_bank[2]: Access = 2809, Miss = 82, Miss_rate = 0.029, Pending_hits = 38, Reservation_fails = 0
L2_cache_bank[3]: Access = 2743, Miss = 82, Miss_rate = 0.030, Pending_hits = 39, Reservation_fails = 0
L2_cache_bank[4]: Access = 2301, Miss = 82, Miss_rate = 0.036, Pending_hits = 45, Reservation_fails = 0
L2_cache_bank[5]: Access = 2464, Miss = 82, Miss_rate = 0.033, Pending_hits = 38, Reservation_fails = 0
L2_cache_bank[6]: Access = 2475, Miss = 83, Miss_rate = 0.034, Pending_hits = 53, Reservation_fails = 116
L2_cache_bank[7]: Access = 2443, Miss = 82, Miss_rate = 0.034, Pending_hits = 51, Reservation_fails = 79
L2_cache_bank[8]: Access = 2313, Miss = 81, Miss_rate = 0.035, Pending_hits = 42, Reservation_fails = 86
L2_cache_bank[9]: Access = 2473, Miss = 80, Miss_rate = 0.032, Pending_hits = 40, Reservation_fails = 0
L2_cache_bank[10]: Access = 2525, Miss = 82, Miss_rate = 0.032, Pending_hits = 39, Reservation_fails = 0
L2_cache_bank[11]: Access = 2434, Miss = 82, Miss_rate = 0.034, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[12]: Access = 2559, Miss = 82, Miss_rate = 0.032, Pending_hits = 28, Reservation_fails = 0
L2_cache_bank[13]: Access = 2708, Miss = 82, Miss_rate = 0.030, Pending_hits = 40, Reservation_fails = 0
L2_cache_bank[14]: Access = 2485, Miss = 82, Miss_rate = 0.033, Pending_hits = 41, Reservation_fails = 0
L2_cache_bank[15]: Access = 2304, Miss = 82, Miss_rate = 0.036, Pending_hits = 45, Reservation_fails = 151
L2_total_cache_accesses = 40449
L2_total_cache_misses = 1313
L2_total_cache_miss_rate = 0.0325
L2_total_cache_pending_hits = 662
L2_total_cache_reservation_fails = 467
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7814
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 645
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 851
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 186
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 30600
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 450
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 47
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 11
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 281
L2_cache_data_port_util = 0.239
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=78015
icnt_total_pkts_simt_to_mem=134049
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 23.1216
	minimum = 6
	maximum = 396
Network latency average = 16.4968
	minimum = 6
	maximum = 395
Slowest packet = 3712
Flit latency average = 15.1429
	minimum = 6
	maximum = 395
Slowest flit = 10446
Fragmentation average = 0.00697069
	minimum = 0
	maximum = 249
Injected packet rate average = 0.110117
	minimum = 0.0970181 (at node 19)
	maximum = 0.124915 (at node 11)
Accepted packet rate average = 0.110117
	minimum = 0.0970181 (at node 19)
	maximum = 0.124915 (at node 11)
Injected flit rate average = 0.288145
	minimum = 0.162765 (at node 26)
	maximum = 0.427119 (at node 13)
Accepted flit rate average= 0.288145
	minimum = 0.166524 (at node 12)
	maximum = 0.377093 (at node 28)
Injected packet length average = 2.61672
Accepted packet length average = 2.61672
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.3693 (2 samples)
	minimum = 6 (2 samples)
	maximum = 236 (2 samples)
Network latency average = 12.7978 (2 samples)
	minimum = 6 (2 samples)
	maximum = 235.5 (2 samples)
Flit latency average = 11.4321 (2 samples)
	minimum = 6 (2 samples)
	maximum = 233.5 (2 samples)
Fragmentation average = 0.00348535 (2 samples)
	minimum = 0 (2 samples)
	maximum = 124.5 (2 samples)
Injected packet rate average = 0.0568616 (2 samples)
	minimum = 0.0485091 (2 samples)
	maximum = 0.0867444 (2 samples)
Accepted packet rate average = 0.0568616 (2 samples)
	minimum = 0.0485091 (2 samples)
	maximum = 0.0867444 (2 samples)
Injected flit rate average = 0.149475 (2 samples)
	minimum = 0.0813824 (2 samples)
	maximum = 0.328008 (2 samples)
Accepted flit rate average = 0.149475 (2 samples)
	minimum = 0.0832621 (2 samples)
	maximum = 0.219709 (2 samples)
Injected packet size average = 2.62875 (2 samples)
Accepted packet size average = 2.62875 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 19 sec (19 sec)
gpgpu_simulation_rate = 182221 (inst/sec)
gpgpu_simulation_rate = 1699 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4043d0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z11BiasForwardIfEvPT_S1_iii' to stream 0, gridDim= (3,72,1) blockDim = (8,8,1) 
kernel '_Z11BiasForwardIfEvPT_S1_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,32281)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,32281)
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,32281)
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,32281)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,32281)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,32281)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,32281)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,32281)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,32281)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,32281)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,32281)
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,32281)
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,32281)
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,32281)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,32281)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,32281)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,32281)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,32281)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,32281)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,32281)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,32281)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,32281)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,32281)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,32281)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,32281)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,32281)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,32281)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,32281)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,32281)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,32281)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,32281)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,32281)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,32281)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,32281)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,32281)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,32281)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,32281)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,32281)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,32281)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,32281)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,32281)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,32281)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,32281)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,32281)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,32281)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,32281)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,32281)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,32281)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,32281)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,32281)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,32281)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,32281)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,32281)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,32281)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,32281)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,32281)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,32281)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,32281)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,32281)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,32281)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,32281)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,32281)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,32281)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,32281)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,32281)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,32281)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,32281)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,32281)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,32281)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,32281)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,32281)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,32281)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,32281)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,32281)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,32281)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,32281)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,32281)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,32281)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,32281)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,32281)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,32281)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,32281)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,32281)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,32281)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,32281)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,32281)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,32281)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,32281)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,32281)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,32281)
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(7,32281)
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(7,32281)
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(7,32281)
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(7,32281)
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(7,32281)
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(7,32281)
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(7,32281)
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(7,32281)
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(7,32281)
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(7,32281)
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(7,32281)
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(7,32281)
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(7,32281)
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(7,32281)
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(7,32281)
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(8,32281)
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(8,32281)
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(8,32281)
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(8,32281)
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(8,32281)
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(8,32281)
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(8,32281)
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(8,32281)
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(8,32281)
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(8,32281)
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(8,32281)
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(8,32281)
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(8,32281)
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(8,32281)
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(8,32281)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(0,38,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 32781  inst.: 3539008 (ipc=153.6) sim_rate=176950 (inst/sec) elapsed = 0:0:00:20 / Fri Jul 27 16:43:22 2018
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(2,21,0) tid=(7,1,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1653,32281), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1654,32281)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1656,32281), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1657,32281)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1677,32281), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1678,32281)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(2,30,0) tid=(3,7,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1681,32281), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1682,32281)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1683,32281), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1684,32281)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1740,32281), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1740,32281), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1741,32281)
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1741,32281)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1742,32281), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1743,32281)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1762,32281), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1763,32281)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1766,32281), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1767,32281)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1768,32281), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1769,32281)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1774,32281), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1775,32281)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1775,32281), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1776,32281)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1778,32281), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1779,32281)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1779,32281), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1780,32281)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1781,32281), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1782,32281)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1782,32281), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1783,32281)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1788,32281), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1789,32281)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1795,32281), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1796,32281)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1797,32281), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1798,32281)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1802,32281), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1802,32281), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1803,32281)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1803,32281)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1807,32281), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1808,32281)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1810,32281), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1810,32281), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1811,32281)
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1811,32281)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1812,32281), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1813,32281)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1815,32281), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1816,32281)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1820,32281), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1821,32281)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1824,32281), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1825,32281)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1832,32281), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1833,32281)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1840,32281), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1841,32281)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1844,32281), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1845,32281)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1847,32281), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1848,32281)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (1851,32281), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(1852,32281)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1856,32281), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1857,32281)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1859,32281), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1860,32281)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1866,32281), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1867,32281)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1870,32281), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1871,32281)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1879,32281), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1880,32281)
GPGPU-Sim uArch: Shader 14 finished CTA #6 (1880,32281), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(1881,32281)
GPGPU-Sim uArch: Shader 2 finished CTA #7 (1883,32281), 7 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #6 (1883,32281), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(1884,32281)
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(1884,32281)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1884,32281), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1885,32281)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1886,32281), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1887,32281)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1891,32281), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1892,32281)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1896,32281), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1896,32281), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1897,32281)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1897,32281)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1897,32281), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1898,32281)
GPGPU-Sim uArch: Shader 4 finished CTA #6 (1909,32281), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1909,32281), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(1910,32281)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1910,32281)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (1910,32281), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(1911,32281)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1911,32281), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1912,32281)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1912,32281), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #6 (1912,32281), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(1913,32281)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1913,32281)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1914,32281), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1915,32281)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1915,32281), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1916,32281)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1918,32281), 7 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1918,32281), 6 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1919,32281)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(1920,32281)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1925,32281), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1926,32281)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1926,32281), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1927,32281)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1927,32281), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #7 (1927,32281), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1928,32281)
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(1928,32281)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1929,32281), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1930,32281)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1933,32281), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1934,32281)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1937,32281), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1938,32281)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (1939,32281), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(1940,32281)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (1941,32281), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(1942,32281)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (1943,32281), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(1944,32281)
GPGPU-Sim uArch: Shader 5 finished CTA #7 (1944,32281), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(1945,32281)
GPGPU-Sim uArch: Shader 14 finished CTA #7 (1948,32281), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(1949,32281)
GPGPU-Sim uArch: Shader 4 finished CTA #7 (1952,32281), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(1953,32281)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1956,32281), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1957,32281)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1959,32281), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1959,32281), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1960,32281)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1960,32281)
GPGPU-Sim uArch: Shader 11 finished CTA #7 (1963,32281), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(1964,32281)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(0,57,0) tid=(7,1,0)
GPGPU-Sim uArch: Shader 13 finished CTA #7 (1984,32281), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(1985,32281)
GPGPU-Sim uArch: Shader 0 finished CTA #7 (1996,32281), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(1997,32281)
GPGPU-Sim uArch: cycles simulated: 34281  inst.: 3801648 (ipc=169.7) sim_rate=181030 (inst/sec) elapsed = 0:0:00:21 / Fri Jul 27 16:43:23 2018
GPGPU-Sim uArch: Shader 1 finished CTA #4 (2001,32281), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(2002,32281)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (2010,32281), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(2011,32281)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2011,32281), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(2012,32281)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (2016,32281), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(2017,32281)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2020,32281), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(2021,32281)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2027,32281), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(2028,32281)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2029,32281), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2030,32281)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (2031,32281), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(2032,32281)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2042,32281), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2043,32281)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2046,32281), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(2047,32281)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (2048,32281), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(2049,32281)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2052,32281), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(2053,32281)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2056,32281), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(2057,32281)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (2062,32281), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(2063,32281)
GPGPU-Sim uArch: Shader 1 finished CTA #7 (2064,32281), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(2065,32281)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (2071,32281), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(2072,32281)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2082,32281), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(2083,32281)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2084,32281), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(2085,32281)
GPGPU-Sim uArch: Shader 7 finished CTA #6 (2085,32281), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(2086,32281)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (2088,32281), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #7 (2093,32281), 7 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (2106,32281), 7 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (2111,32281), 6 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (2112,32281), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #6 (2114,32281), 6 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (2125,32281), 7 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #6 (2127,32281), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2131,32281), 7 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (2133,32281), 6 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2135,32281), 6 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (2139,32281), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (2142,32281), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #6 (2157,32281), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #6 (2159,32281), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (2161,32281), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (2176,32281), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (2211,32281), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (2213,32281), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #7 (2267,32281), 6 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #7 (2278,32281), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #7 (2302,32281), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2318,32281), 7 CTAs running
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(0,51,0) tid=(7,1,0)
GPGPU-Sim uArch: Shader 6 finished CTA #7 (2340,32281), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2378,32281), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #7 (2418,32281), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2426,32281), 6 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2462,32281), 6 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2478,32281), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2480,32281), 6 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2482,32281), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2488,32281), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2492,32281), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2494,32281), 7 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2498,32281), 7 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2500,32281), 6 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2514,32281), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (2516,32281), 6 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2522,32281), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2522,32281), 6 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2526,32281), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2528,32281), 6 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2536,32281), 7 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #6 (2544,32281), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2554,32281), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #6 (2573,32281), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #7 (2588,32281), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #6 (2610,32281), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2614,32281), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2638,32281), 6 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2640,32281), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2640,32281), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (2642,32281), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2642,32281), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2644,32281), 6 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #6 (2644,32281), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (2648,32281), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (2656,32281), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2660,32281), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (2664,32281), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2664,32281), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2668,32281), 6 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2668,32281), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2668,32281), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (2670,32281), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (2670,32281), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (2670,32281), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2676,32281), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2680,32281), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (2680,32281), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (2682,32281), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (2682,32281), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2684,32281), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (2686,32281), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (2686,32281), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (2688,32281), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (2688,32281), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #7 (2688,32281), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2690,32281), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (2690,32281), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (2692,32281), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (2694,32281), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (2694,32281), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #6 (2696,32281), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #6 (2696,32281), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #7 (2698,32281), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (2700,32281), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (2702,32281), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (2702,32281), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #4 (2702,32281), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #6 (2706,32281), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #7 (2706,32281), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (2706,32281), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #7 (2708,32281), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (2709,32281), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #6 (2710,32281), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #7 (2713,32281), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #6 (2716,32281), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #7 (2720,32281), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2720,32281), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #7 (2732,32281), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #5 (2744,32281), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2765,32281), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2767,32281), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (2771,32281), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2783,32281), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2789,32281), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (2792,32281), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2797,32281), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2801,32281), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #5 (2813,32281), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2816,32281), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2821,32281), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #7 (2825,32281), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #6 (2829,32281), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (2840,32281), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2846,32281), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2868,32281), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #4 (2870,32281), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #6 (2882,32281), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z11BiasForwardIfEvPT_S1_iii' finished on shader 7.
kernel_name = _Z11BiasForwardIfEvPT_S1_iii 
kernel_launch_uid = 3 
gpu_sim_cycle = 2883
gpu_sim_insn = 440064
gpu_ipc =     152.6410
gpu_tot_sim_cycle = 35164
gpu_tot_sim_insn = 3902272
gpu_tot_ipc =     110.9735
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 2792
gpu_stall_icnt2sh    = 30234
gpu_total_sim_rate=185822

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 79961
	L1I_total_cache_misses = 1703
	L1I_total_cache_miss_rate = 0.0213
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 5830, Miss = 2758, Miss_rate = 0.473, Pending_hits = 87, Reservation_fails = 15072
	L1D_cache_core[1]: Access = 6267, Miss = 2883, Miss_rate = 0.460, Pending_hits = 76, Reservation_fails = 14300
	L1D_cache_core[2]: Access = 5732, Miss = 2694, Miss_rate = 0.470, Pending_hits = 112, Reservation_fails = 14447
	L1D_cache_core[3]: Access = 5012, Miss = 2569, Miss_rate = 0.513, Pending_hits = 81, Reservation_fails = 15941
	L1D_cache_core[4]: Access = 5156, Miss = 2632, Miss_rate = 0.510, Pending_hits = 102, Reservation_fails = 15802
	L1D_cache_core[5]: Access = 5584, Miss = 2672, Miss_rate = 0.479, Pending_hits = 121, Reservation_fails = 15804
	L1D_cache_core[6]: Access = 5086, Miss = 2772, Miss_rate = 0.545, Pending_hits = 88, Reservation_fails = 15965
	L1D_cache_core[7]: Access = 5096, Miss = 2729, Miss_rate = 0.536, Pending_hits = 129, Reservation_fails = 15706
	L1D_cache_core[8]: Access = 5542, Miss = 2834, Miss_rate = 0.511, Pending_hits = 132, Reservation_fails = 15720
	L1D_cache_core[9]: Access = 4984, Miss = 2491, Miss_rate = 0.500, Pending_hits = 94, Reservation_fails = 14601
	L1D_cache_core[10]: Access = 5004, Miss = 2572, Miss_rate = 0.514, Pending_hits = 76, Reservation_fails = 15770
	L1D_cache_core[11]: Access = 6362, Miss = 2925, Miss_rate = 0.460, Pending_hits = 124, Reservation_fails = 15869
	L1D_cache_core[12]: Access = 5772, Miss = 2506, Miss_rate = 0.434, Pending_hits = 124, Reservation_fails = 14232
	L1D_cache_core[13]: Access = 6214, Miss = 2756, Miss_rate = 0.444, Pending_hits = 115, Reservation_fails = 15233
	L1D_cache_core[14]: Access = 6320, Miss = 2748, Miss_rate = 0.435, Pending_hits = 158, Reservation_fails = 14362
	L1D_total_cache_accesses = 83961
	L1D_total_cache_misses = 40541
	L1D_total_cache_miss_rate = 0.4829
	L1D_total_cache_pending_hits = 1619
	L1D_total_cache_reservation_fails = 228824
	L1D_cache_data_port_util = 0.108
	L1D_cache_fill_port_util = 0.027
L1C_cache:
	L1C_total_cache_accesses = 4514
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0992
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 39633
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1512
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10470
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 107451
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 4066
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2168
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 107
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30071
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 121373
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 78258
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1703
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
614, 614, 614, 614, 614, 614, 614, 614, 614, 614, 614, 614, 614, 614, 342, 342, 
gpgpu_n_tot_thrd_icount = 4621696
gpgpu_n_tot_w_icount = 144428
gpgpu_n_stall_shd_mem = 277757
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 10470
gpgpu_n_mem_write_global = 32346
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 624960
gpgpu_n_store_insn = 313920
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 130624
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 277757
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:429856	W0_Idle:88983	W0_Scoreboard:107947	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:38160	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:106268
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 83760 {8:10470,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3366864 {40:9504,72:1872,136:20970,}
traffic_breakdown_coretomem[INST_ACC_R] = 952 {8:119,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1423920 {136:10470,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 258768 {8:32346,}
traffic_breakdown_memtocore[INST_ACC_R] = 16184 {136:119,}
maxmrqlatency = 76 
maxdqlatency = 0 
maxmflatency = 703 
averagemflatency = 227 
max_icnt2mem_latency = 463 
max_icnt2sh_latency = 35163 
mrq_lat_table:1166 	169 	521 	130 	122 	20 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	35708 	6972 	151 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	2813 	3189 	7082 	27779 	1959 	128 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3164 	5072 	2124 	125 	0 	0 	0 	0 	103 	337 	7179 	23431 	1296 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	45 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         2        22        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0        22        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0        22        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0        22        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0        22        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0        22        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        30         0        22        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        30         0        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        30         0        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        36         0        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        36         0        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         1         0        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         2         0        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         2         0        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      2920      2216      1344      1366         0         0         0         0         0         0         0         0         0      1265         0         0 
dram[1]:      2636      3016      1378      1362         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      2640      3378      1377      1454         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      2643      3394      1386      1423         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      2652      3413      1450      1419         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      2648      3419      1415      1418         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      2652      3440      1407      1416         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      2664      3455      1466      1443         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      2668      3490      1558      1559         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      2673      3512      1408      1596         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      2618      3126      1365      1377         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      2622      3549      1358      1374         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      3243      3567      1370      1767         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      3028      3603      1357      1377         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      2755      3608      1352      1374         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      1661      3638      1873      1340         0         0         0         0         0         0         0         0      1273         0         0         0 
average row accesses per activate:
dram[0]: 37.000000 18.000000 17.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan 
dram[1]: 34.000000 34.000000 17.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 34.000000 34.000000 17.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 34.000000 34.000000 17.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 34.000000 34.000000 17.000000 15.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 34.000000 34.000000 17.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 11.666667 34.000000 17.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 12.000000 34.000000 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 11.666667 34.000000 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 34.000000 34.000000 15.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 36.000000 34.000000 15.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 18.500000 34.000000 15.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 19.000000 34.000000 15.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 18.000000 34.000000 15.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 18.000000 34.000000 15.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 18.000000 34.000000 15.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan 
average row locality = 2129/110 = 19.354546
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        21        22        34        30         0         0         0         0         0         0         0         0         0         1         0         0 
dram[1]:        20        20        34        30         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        20        20        34        30         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        20        20        34        30         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        20        20        34        31         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        20        20        34        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        21        20        34        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        22        20        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        21        20        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        20        20        30        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        22        20        30        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        23        20        30        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        24        20        30        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        22        20        30        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        22        20        30        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        22        20        30        32         0         0         0         0         0         0         0         0         1         0         0         0 
total reads: 1679
min_bank_accesses = 0!
chip skew: 108/102 = 1.06
number of total write accesses:
dram[0]:        16        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 450
min_bank_accesses = 0!
chip skew: 30/28 = 1.07
average mf latency per bank:
dram[0]:       2059      3612      7222      7008    none      none      none      none      none      none      none      none      none        3283    none      none  
dram[1]:       2509      3615      6790      6892    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       2640      3957      7492      7723    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       2134      3918      7358      6921    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       2806      3058      5207      5781    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       2195      3596      6219      5603    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       2421      3360      6055      5884    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       2314      3400      5907      6011    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       2035      3867      5781      5207    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       2754      3179      5810      6532    none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       3011      3808      6282      5770    none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       3440      3447      5269      5471    none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       3163      3403      6112      5877    none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       3223      3860      6980      5472    none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       3586      3266      5495      5776    none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       3066      3952      6197      5022    none      none      none      none      none      none      none      none        5895    none      none      none  
maximum mf latency per bank:
dram[0]:        515       456       519       535         0         0         0         0         0         0         0         0         0       361         0         0
dram[1]:        377       525       447       524         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        440       502       489       540         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        492       491       466       491         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        490       396       523       526         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        423       445       519       522         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        443       477       514       508         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        410       453       542       515         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        481       491       572       603         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        410       530       512       544         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        437       610       528       664         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        450       450       470       477         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        420       418       542       578         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        465       550       461       537         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        484       568       541       645         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        632       703       694       701         0         0         0         0         0         0         0         0       612         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=26774 n_nop=26485 n_act=9 n_pre=4 n_req=138 n_rd=216 n_write=60 bw_util=0.02062
n_activity=1238 dram_eff=0.4459
bk0: 42a 26428i bk1: 44a 26442i bk2: 68a 26573i bk3: 60a 26571i bk4: 0a 26768i bk5: 0a 26772i bk6: 0a 26773i bk7: 0a 26774i bk8: 0a 26774i bk9: 0a 26774i bk10: 0a 26775i bk11: 0a 26775i bk12: 0a 26776i bk13: 2a 26761i bk14: 0a 26775i bk15: 0a 26776i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.012923
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=26774 n_nop=26502 n_act=6 n_pre=2 n_req=132 n_rd=208 n_write=56 bw_util=0.01972
n_activity=1162 dram_eff=0.4544
bk0: 40a 26464i bk1: 40a 26470i bk2: 68a 26593i bk3: 60a 26598i bk4: 0a 26770i bk5: 0a 26771i bk6: 0a 26772i bk7: 0a 26773i bk8: 0a 26774i bk9: 0a 26774i bk10: 0a 26774i bk11: 0a 26774i bk12: 0a 26774i bk13: 0a 26775i bk14: 0a 26775i bk15: 0a 26775i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.010682
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=26774 n_nop=26502 n_act=6 n_pre=2 n_req=132 n_rd=208 n_write=56 bw_util=0.01972
n_activity=1173 dram_eff=0.4501
bk0: 40a 26475i bk1: 40a 26450i bk2: 68a 26602i bk3: 60a 26590i bk4: 0a 26770i bk5: 0a 26771i bk6: 0a 26772i bk7: 0a 26773i bk8: 0a 26773i bk9: 0a 26774i bk10: 0a 26774i bk11: 0a 26774i bk12: 0a 26774i bk13: 0a 26775i bk14: 0a 26775i bk15: 0a 26776i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0111302
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=26774 n_nop=26502 n_act=6 n_pre=2 n_req=132 n_rd=208 n_write=56 bw_util=0.01972
n_activity=1173 dram_eff=0.4501
bk0: 40a 26471i bk1: 40a 26463i bk2: 68a 26574i bk3: 60a 26578i bk4: 0a 26770i bk5: 0a 26772i bk6: 0a 26772i bk7: 0a 26772i bk8: 0a 26773i bk9: 0a 26774i bk10: 0a 26774i bk11: 0a 26775i bk12: 0a 26775i bk13: 0a 26775i bk14: 0a 26775i bk15: 0a 26775i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0151266
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=26774 n_nop=26500 n_act=6 n_pre=2 n_req=133 n_rd=210 n_write=56 bw_util=0.01987
n_activity=1191 dram_eff=0.4467
bk0: 40a 26476i bk1: 40a 26475i bk2: 68a 26586i bk3: 62a 26595i bk4: 0a 26769i bk5: 0a 26770i bk6: 0a 26772i bk7: 0a 26773i bk8: 0a 26773i bk9: 0a 26774i bk10: 0a 26774i bk11: 0a 26774i bk12: 0a 26774i bk13: 0a 26775i bk14: 0a 26775i bk15: 0a 26776i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0100844
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=26774 n_nop=26498 n_act=6 n_pre=2 n_req=134 n_rd=212 n_write=56 bw_util=0.02002
n_activity=1198 dram_eff=0.4474
bk0: 40a 26468i bk1: 40a 26480i bk2: 68a 26595i bk3: 64a 26595i bk4: 0a 26771i bk5: 0a 26772i bk6: 0a 26772i bk7: 0a 26773i bk8: 0a 26773i bk9: 0a 26774i bk10: 0a 26774i bk11: 0a 26774i bk12: 0a 26774i bk13: 0a 26776i bk14: 0a 26776i bk15: 0a 26776i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0106073
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=26774 n_nop=26492 n_act=8 n_pre=4 n_req=135 n_rd=214 n_write=56 bw_util=0.02017
n_activity=1216 dram_eff=0.4441
bk0: 42a 26457i bk1: 40a 26484i bk2: 68a 26592i bk3: 64a 26581i bk4: 0a 26770i bk5: 0a 26770i bk6: 0a 26773i bk7: 0a 26774i bk8: 0a 26774i bk9: 0a 26774i bk10: 0a 26774i bk11: 0a 26774i bk12: 0a 26775i bk13: 0a 26776i bk14: 0a 26777i bk15: 0a 26777i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.010682
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=26774 n_nop=26494 n_act=8 n_pre=4 n_req=134 n_rd=212 n_write=56 bw_util=0.02002
n_activity=1209 dram_eff=0.4433
bk0: 44a 26453i bk1: 40a 26477i bk2: 64a 26594i bk3: 64a 26596i bk4: 0a 26767i bk5: 0a 26768i bk6: 0a 26771i bk7: 0a 26773i bk8: 0a 26773i bk9: 0a 26774i bk10: 0a 26774i bk11: 0a 26774i bk12: 0a 26775i bk13: 0a 26777i bk14: 0a 26777i bk15: 0a 26779i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0101218
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=26774 n_nop=26496 n_act=8 n_pre=4 n_req=133 n_rd=210 n_write=56 bw_util=0.01987
n_activity=1175 dram_eff=0.4528
bk0: 42a 26454i bk1: 40a 26439i bk2: 64a 26567i bk3: 64a 26538i bk4: 0a 26768i bk5: 0a 26770i bk6: 0a 26772i bk7: 0a 26773i bk8: 0a 26774i bk9: 0a 26774i bk10: 0a 26774i bk11: 0a 26774i bk12: 0a 26775i bk13: 0a 26776i bk14: 0a 26777i bk15: 0a 26777i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0140061
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=26774 n_nop=26506 n_act=6 n_pre=2 n_req=130 n_rd=204 n_write=56 bw_util=0.01942
n_activity=1173 dram_eff=0.4433
bk0: 40a 26460i bk1: 40a 26460i bk2: 60a 26612i bk3: 64a 26595i bk4: 0a 26769i bk5: 0a 26769i bk6: 0a 26769i bk7: 0a 26770i bk8: 0a 26772i bk9: 0a 26773i bk10: 0a 26774i bk11: 0a 26774i bk12: 0a 26774i bk13: 0a 26776i bk14: 0a 26778i bk15: 0a 26778i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0132965
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=26774 n_nop=26502 n_act=6 n_pre=2 n_req=132 n_rd=208 n_write=56 bw_util=0.01972
n_activity=1165 dram_eff=0.4532
bk0: 44a 26470i bk1: 40a 26440i bk2: 60a 26590i bk3: 64a 26539i bk4: 0a 26770i bk5: 0a 26772i bk6: 0a 26772i bk7: 0a 26772i bk8: 0a 26773i bk9: 0a 26773i bk10: 0a 26773i bk11: 0a 26775i bk12: 0a 26775i bk13: 0a 26775i bk14: 0a 26776i bk15: 0a 26776i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0152013
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=26774 n_nop=26498 n_act=7 n_pre=3 n_req=133 n_rd=210 n_write=56 bw_util=0.01987
n_activity=1185 dram_eff=0.4489
bk0: 46a 26434i bk1: 40a 26481i bk2: 60a 26613i bk3: 64a 26570i bk4: 0a 26771i bk5: 0a 26771i bk6: 0a 26772i bk7: 0a 26773i bk8: 0a 26774i bk9: 0a 26774i bk10: 0a 26774i bk11: 0a 26774i bk12: 0a 26774i bk13: 0a 26775i bk14: 0a 26776i bk15: 0a 26777i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00806753
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=26774 n_nop=26496 n_act=7 n_pre=3 n_req=134 n_rd=212 n_write=56 bw_util=0.02002
n_activity=1199 dram_eff=0.447
bk0: 48a 26441i bk1: 40a 26475i bk2: 60a 26604i bk3: 64a 26598i bk4: 0a 26769i bk5: 0a 26770i bk6: 0a 26770i bk7: 0a 26771i bk8: 0a 26772i bk9: 0a 26773i bk10: 0a 26775i bk11: 0a 26776i bk12: 0a 26776i bk13: 0a 26776i bk14: 0a 26777i bk15: 0a 26778i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0155001
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=26774 n_nop=26500 n_act=7 n_pre=3 n_req=132 n_rd=208 n_write=56 bw_util=0.01972
n_activity=1170 dram_eff=0.4513
bk0: 44a 26473i bk1: 40a 26465i bk2: 60a 26590i bk3: 64a 26528i bk4: 0a 26771i bk5: 0a 26773i bk6: 0a 26773i bk7: 0a 26773i bk8: 0a 26773i bk9: 0a 26774i bk10: 0a 26774i bk11: 0a 26774i bk12: 0a 26774i bk13: 0a 26775i bk14: 0a 26775i bk15: 0a 26776i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0171808
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=26774 n_nop=26500 n_act=7 n_pre=3 n_req=132 n_rd=208 n_write=56 bw_util=0.01972
n_activity=1165 dram_eff=0.4532
bk0: 44a 26455i bk1: 40a 26462i bk2: 60a 26606i bk3: 64a 26583i bk4: 0a 26769i bk5: 0a 26772i bk6: 0a 26774i bk7: 0a 26774i bk8: 0a 26774i bk9: 0a 26774i bk10: 0a 26774i bk11: 0a 26774i bk12: 0a 26774i bk13: 0a 26774i bk14: 0a 26774i bk15: 0a 26776i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0117278
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=26774 n_nop=26497 n_act=8 n_pre=3 n_req=133 n_rd=210 n_write=56 bw_util=0.01987
n_activity=1201 dram_eff=0.443
bk0: 44a 26474i bk1: 40a 26482i bk2: 60a 26607i bk3: 64a 26582i bk4: 0a 26768i bk5: 0a 26771i bk6: 0a 26774i bk7: 0a 26774i bk8: 0a 26774i bk9: 0a 26774i bk10: 0a 26774i bk11: 0a 26775i bk12: 2a 26764i bk13: 0a 26774i bk14: 0a 26774i bk15: 0a 26776i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00982296

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2910, Miss = 108, Miss_rate = 0.037, Pending_hits = 92, Reservation_fails = 18
L2_cache_bank[1]: Access = 2815, Miss = 104, Miss_rate = 0.037, Pending_hits = 81, Reservation_fails = 35
L2_cache_bank[2]: Access = 2959, Miss = 104, Miss_rate = 0.035, Pending_hits = 78, Reservation_fails = 0
L2_cache_bank[3]: Access = 2893, Miss = 104, Miss_rate = 0.036, Pending_hits = 77, Reservation_fails = 0
L2_cache_bank[4]: Access = 2450, Miss = 105, Miss_rate = 0.043, Pending_hits = 82, Reservation_fails = 0
L2_cache_bank[5]: Access = 2626, Miss = 106, Miss_rate = 0.040, Pending_hits = 82, Reservation_fails = 0
L2_cache_bank[6]: Access = 2639, Miss = 107, Miss_rate = 0.041, Pending_hits = 98, Reservation_fails = 116
L2_cache_bank[7]: Access = 2605, Miss = 106, Miss_rate = 0.041, Pending_hits = 95, Reservation_fails = 79
L2_cache_bank[8]: Access = 2472, Miss = 105, Miss_rate = 0.042, Pending_hits = 79, Reservation_fails = 86
L2_cache_bank[9]: Access = 2619, Miss = 102, Miss_rate = 0.039, Pending_hits = 76, Reservation_fails = 0
L2_cache_bank[10]: Access = 2670, Miss = 104, Miss_rate = 0.039, Pending_hits = 78, Reservation_fails = 0
L2_cache_bank[11]: Access = 2596, Miss = 105, Miss_rate = 0.040, Pending_hits = 70, Reservation_fails = 116
L2_cache_bank[12]: Access = 2737, Miss = 106, Miss_rate = 0.039, Pending_hits = 75, Reservation_fails = 189
L2_cache_bank[13]: Access = 2859, Miss = 104, Miss_rate = 0.036, Pending_hits = 81, Reservation_fails = 0
L2_cache_bank[14]: Access = 2634, Miss = 104, Miss_rate = 0.039, Pending_hits = 79, Reservation_fails = 0
L2_cache_bank[15]: Access = 2466, Miss = 105, Miss_rate = 0.043, Pending_hits = 86, Reservation_fails = 222
L2_total_cache_accesses = 42950
L2_total_cache_misses = 1679
L2_total_cache_miss_rate = 0.0391
L2_total_cache_pending_hits = 1309
L2_total_cache_reservation_fails = 861
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7973
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1283
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1214
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 275
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 31896
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 450
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 80
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 25
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 14
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 586
L2_cache_data_port_util = 0.227
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=85336
icnt_total_pkts_simt_to_mem=140078
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 24.9018
	minimum = 6
	maximum = 143
Network latency average = 18.1371
	minimum = 6
	maximum = 90
Slowest packet = 81613
Flit latency average = 15.8325
	minimum = 6
	maximum = 86
Slowest flit = 224005
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0559677
	minimum = 0.0385016 (at node 9)
	maximum = 0.0659036 (at node 0)
Accepted packet rate average = 0.0559677
	minimum = 0.0385016 (at node 9)
	maximum = 0.0659036 (at node 0)
Injected flit rate average = 0.149374
	minimum = 0.0974679 (at node 9)
	maximum = 0.199098 (at node 27)
Accepted flit rate average= 0.149374
	minimum = 0.117586 (at node 9)
	maximum = 0.196323 (at node 0)
Injected packet length average = 2.66893
Accepted packet length average = 2.66893
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.2135 (3 samples)
	minimum = 6 (3 samples)
	maximum = 205 (3 samples)
Network latency average = 14.5776 (3 samples)
	minimum = 6 (3 samples)
	maximum = 187 (3 samples)
Flit latency average = 12.8989 (3 samples)
	minimum = 6 (3 samples)
	maximum = 184.333 (3 samples)
Fragmentation average = 0.00232356 (3 samples)
	minimum = 0 (3 samples)
	maximum = 83 (3 samples)
Injected packet rate average = 0.0565636 (3 samples)
	minimum = 0.0451732 (3 samples)
	maximum = 0.0797975 (3 samples)
Accepted packet rate average = 0.0565636 (3 samples)
	minimum = 0.0451732 (3 samples)
	maximum = 0.0797975 (3 samples)
Injected flit rate average = 0.149441 (3 samples)
	minimum = 0.0867443 (3 samples)
	maximum = 0.285038 (3 samples)
Accepted flit rate average = 0.149441 (3 samples)
	minimum = 0.0947034 (3 samples)
	maximum = 0.211913 (3 samples)
Injected packet size average = 2.642 (3 samples)
Accepted packet size average = 2.642 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 21 sec (21 sec)
gpgpu_simulation_rate = 185822 (inst/sec)
gpgpu_simulation_rate = 1674 (cycle/sec)
dev_out malloc success!
dev_in malloc success!
dev_in memcpy success!
dev_mask malloc success!

GPGPU-Sim PTX: cudaLaunch for 0x0x405b60 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi' to stream 0, gridDim= (6,1,1) blockDim = (512,1,1) 
kernel '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,35164)
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,35164)
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,35164)
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,35164)
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,35164)
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,35164)
GPGPU-Sim uArch: cycles simulated: 35664  inst.: 3941440 (ipc=78.3) sim_rate=179156 (inst/sec) elapsed = 0:0:00:22 / Fri Jul 27 16:43:24 2018
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(3,0,0) tid=(351,0,0)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(5,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(0,0,0) tid=(56,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3403,35164), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi').
GPGPU-Sim uArch: cycles simulated: 38664  inst.: 4236100 (ipc=95.4) sim_rate=184178 (inst/sec) elapsed = 0:0:00:23 / Fri Jul 27 16:43:25 2018
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3737,35164), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3745,35164), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3773,35164), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3791,35164), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3812,35164), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi').
GPGPU-Sim uArch: GPU detected kernel '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi' finished on shader 12.
kernel_name = _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi 
kernel_launch_uid = 4 
gpu_sim_cycle = 3813
gpu_sim_insn = 334884
gpu_ipc =      87.8269
gpu_tot_sim_cycle = 38977
gpu_tot_sim_insn = 4237156
gpu_tot_ipc =     108.7091
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 2792
gpu_stall_icnt2sh    = 32640
gpu_total_sim_rate=184224

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 86613
	L1I_total_cache_misses = 2199
	L1I_total_cache_miss_rate = 0.0254
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 5830, Miss = 2758, Miss_rate = 0.473, Pending_hits = 87, Reservation_fails = 15072
	L1D_cache_core[1]: Access = 6267, Miss = 2883, Miss_rate = 0.460, Pending_hits = 76, Reservation_fails = 14300
	L1D_cache_core[2]: Access = 5732, Miss = 2694, Miss_rate = 0.470, Pending_hits = 112, Reservation_fails = 14447
	L1D_cache_core[3]: Access = 5012, Miss = 2569, Miss_rate = 0.513, Pending_hits = 81, Reservation_fails = 15941
	L1D_cache_core[4]: Access = 5156, Miss = 2632, Miss_rate = 0.510, Pending_hits = 102, Reservation_fails = 15802
	L1D_cache_core[5]: Access = 5584, Miss = 2672, Miss_rate = 0.479, Pending_hits = 121, Reservation_fails = 15804
	L1D_cache_core[6]: Access = 5086, Miss = 2772, Miss_rate = 0.545, Pending_hits = 88, Reservation_fails = 15965
	L1D_cache_core[7]: Access = 5096, Miss = 2729, Miss_rate = 0.536, Pending_hits = 129, Reservation_fails = 15706
	L1D_cache_core[8]: Access = 5872, Miss = 2931, Miss_rate = 0.499, Pending_hits = 142, Reservation_fails = 16121
	L1D_cache_core[9]: Access = 5316, Miss = 2589, Miss_rate = 0.487, Pending_hits = 104, Reservation_fails = 15107
	L1D_cache_core[10]: Access = 5334, Miss = 2669, Miss_rate = 0.500, Pending_hits = 86, Reservation_fails = 16244
	L1D_cache_core[11]: Access = 6692, Miss = 3022, Miss_rate = 0.452, Pending_hits = 134, Reservation_fails = 16324
	L1D_cache_core[12]: Access = 6104, Miss = 2604, Miss_rate = 0.427, Pending_hits = 133, Reservation_fails = 14729
	L1D_cache_core[13]: Access = 6420, Miss = 2817, Miss_rate = 0.439, Pending_hits = 121, Reservation_fails = 15503
	L1D_cache_core[14]: Access = 6320, Miss = 2748, Miss_rate = 0.435, Pending_hits = 158, Reservation_fails = 14362
	L1D_total_cache_accesses = 85821
	L1D_total_cache_misses = 41089
	L1D_total_cache_miss_rate = 0.4788
	L1D_total_cache_pending_hits = 1674
	L1D_total_cache_reservation_fails = 231427
	L1D_cache_data_port_util = 0.106
	L1D_cache_fill_port_util = 0.027
L1C_cache:
	L1C_total_cache_accesses = 5600
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0800
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 40890
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1567
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10838
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 110054
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5152
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2168
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 107
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30251
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 121373
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 84414
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2199
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
614, 614, 614, 614, 614, 614, 614, 614, 614, 614, 614, 614, 614, 614, 342, 342, 
gpgpu_n_tot_thrd_icount = 4997824
gpgpu_n_tot_w_icount = 156182
gpgpu_n_stall_shd_mem = 281680
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 10838
gpgpu_n_mem_write_global = 32526
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 636480
gpgpu_n_store_insn = 319680
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 165376
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 281680
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:432988	W0_Idle:105052	W0_Scoreboard:121544	W1:22	W2:32	W3:44	W4:66	W5:68	W6:66	W7:44	W8:50	W9:30	W10:28	W11:32	W12:22	W13:8	W14:6	W15:12	W16:38160	W17:4	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:117488
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 86704 {8:10838,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3391344 {40:9504,72:1872,136:21150,}
traffic_breakdown_coretomem[INST_ACC_R] = 1240 {8:155,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1473968 {136:10838,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 260208 {8:32526,}
traffic_breakdown_memtocore[INST_ACC_R] = 21080 {136:155,}
maxmrqlatency = 159 
maxdqlatency = 0 
maxmflatency = 703 
averagemflatency = 228 
max_icnt2mem_latency = 463 
max_icnt2sh_latency = 38976 
mrq_lat_table:1433 	213 	633 	221 	227 	94 	30 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	35716 	7509 	154 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3119 	3363 	7186 	27779 	1959 	128 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3208 	5165 	2300 	180 	0 	0 	0 	0 	103 	337 	7179 	23431 	1476 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	46 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         2        22        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0        22        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0        22        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0        22        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0        22        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0        22        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        30         0        22        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        30        34        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        30        34        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0        34        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        36         0        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        36         0        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         1         0        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         2         0        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         2         0        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      2920      2216      1344      1565      2460      2958         0         0         0         0         0         0         0      1265         0         0 
dram[1]:      2636      3016      1378      1570      2456      2908         0         0         0         0         0         0         0         0         0         0 
dram[2]:      2640      3378      1377      1562      2452      2896         0         0         0         0         0         0         0         0         0         0 
dram[3]:      2643      3394      1386      1570      2740      2992         0         0         0         0         0         0         0         0         0         0 
dram[4]:      2652      3413      1450      1419      2730      2438         0         0         0         0         0         0         0         0         0         0 
dram[5]:      2648      3419      1415      1418      2543      2434         0         0         0         0         0         0         0         0         0         0 
dram[6]:      2652      3440      1407      1416      2538      2430         0         0         0         0         0         0         0         0         0         0 
dram[7]:      2664      3455      1537      1443      2506      2464         0         0         0         0         0         0         0         0         0         0 
dram[8]:      2668      3490      1558      1559      2502      2450         0         0         0         0         0         0         0         0         0         0 
dram[9]:      2673      3512      1408      1596      2844      2446         0         0         0         0         0         0         0         0         0         0 
dram[10]:      2618      3126      1365      1377      2832      2442         0         0         0         0         0         0         0         0         0         0 
dram[11]:      2622      3549      1666      1374      2945      2498         0         0         0         0         0         0         0         0         0         0 
dram[12]:      3243      3567      1533      1767      2891      2494         0         0         0         0         0         0         0         0         0         0 
dram[13]:      3028      3603      1357      1377      2879      2476         0         0         0         0         0         0         0         0         0         0 
dram[14]:      2755      3608      1352      1374      2866      2468         0         0         0         0         0         0         0         0         0         0 
dram[15]:      1661      3638      1873      1340      2969      2487         0         0         0         0         0         0      1273         0         0         0 
average row accesses per activate:
dram[0]: 37.000000 18.000000 15.333333 15.333333  8.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan 
dram[1]: 34.000000 34.000000 15.333333 15.333333  8.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 34.000000 34.000000 15.333333 15.333333  8.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 34.000000 34.000000 15.333333 15.333333  8.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 34.000000 34.000000 15.333333 15.666667  8.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 34.000000 34.000000 15.333333 15.333333  8.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 11.666667 34.000000 15.333333 15.333333  8.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 12.000000 18.000000 14.666667 15.333333  8.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 11.666667 18.000000 16.000000 15.333333  8.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 34.000000 18.000000 15.333333 15.333333 10.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 36.000000 34.000000 15.333333 15.333333 10.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 18.500000 34.000000 15.333333 15.333333 10.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 19.000000 34.000000 15.333333 15.333333 10.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 18.000000 34.000000 15.333333 15.333333 10.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 18.000000 34.000000 15.333333 15.333333 10.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 18.000000 34.000000 15.333333 15.333333 10.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan 
average row locality = 2855/177 = 16.129944
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        21        22        44        42         6         6         0         0         0         0         0         0         0         1         0         0 
dram[1]:        20        20        44        42         6         6         0         0         0         0         0         0         0         0         0         0 
dram[2]:        20        20        44        42         6         6         0         0         0         0         0         0         0         0         0         0 
dram[3]:        20        20        44        42         6         6         0         0         0         0         0         0         0         0         0         0 
dram[4]:        20        20        44        43         6         6         0         0         0         0         0         0         0         0         0         0 
dram[5]:        20        20        44        44         6         6         0         0         0         0         0         0         0         0         0         0 
dram[6]:        21        20        44        44         6         4         0         0         0         0         0         0         0         0         0         0 
dram[7]:        22        22        42        44         6         4         0         0         0         0         0         0         0         0         0         0 
dram[8]:        21        22        44        44         6         4         0         0         0         0         0         0         0         0         0         0 
dram[9]:        20        22        42        44         6         4         0         0         0         0         0         0         0         0         0         0 
dram[10]:        22        20        42        44         6         4         0         0         0         0         0         0         0         0         0         0 
dram[11]:        23        20        42        44         6         4         0         0         0         0         0         0         0         0         0         0 
dram[12]:        24        20        42        44         6         4         0         0         0         0         0         0         0         0         0         0 
dram[13]:        22        20        42        44         6         4         0         0         0         0         0         0         0         0         0         0 
dram[14]:        22        20        42        44         6         4         0         0         0         0         0         0         0         0         0         0 
dram[15]:        22        20        42        44         6         4         0         0         0         0         0         0         1         0         0         0 
total reads: 2225
min_bank_accesses = 0!
chip skew: 142/138 = 1.03
number of total write accesses:
dram[0]:        16        14         2         4         2         4         0         0         0         0         0         0         0         0         0         0 
dram[1]:        14        14         2         4         2         4         0         0         0         0         0         0         0         0         0         0 
dram[2]:        14        14         2         4         2         4         0         0         0         0         0         0         0         0         0         0 
dram[3]:        14        14         2         4         2         4         0         0         0         0         0         0         0         0         0         0 
dram[4]:        14        14         2         4         2         4         0         0         0         0         0         0         0         0         0         0 
dram[5]:        14        14         2         2         2         4         0         0         0         0         0         0         0         0         0         0 
dram[6]:        14        14         2         2         2         2         0         0         0         0         0         0         0         0         0         0 
dram[7]:        14        14         2         2         2         2         0         0         0         0         0         0         0         0         0         0 
dram[8]:        14        14         4         2         2         2         0         0         0         0         0         0         0         0         0         0 
dram[9]:        14        14         4         2         4         2         0         0         0         0         0         0         0         0         0         0 
dram[10]:        14        14         4         2         4         2         0         0         0         0         0         0         0         0         0         0 
dram[11]:        14        14         4         2         4         2         0         0         0         0         0         0         0         0         0         0 
dram[12]:        14        14         4         2         4         2         0         0         0         0         0         0         0         0         0         0 
dram[13]:        14        14         4         2         4         2         0         0         0         0         0         0         0         0         0         0 
dram[14]:        14        14         4         2         4         2         0         0         0         0         0         0         0         0         0         0 
dram[15]:        14        14         4         2         4         2         0         0         0         0         0         0         0         0         0         0 
total reads: 630
min_bank_accesses = 0!
chip skew: 42/36 = 1.17
average mf latency per bank:
dram[0]:       2059      3612      5411      4642       245       165    none      none      none      none      none      none      none        3283    none      none  
dram[1]:       2509      3615      5096      4570       267       169    none      none      none      none      none      none      none      none      none      none  
dram[2]:       2640      3957      5617      5115       273       180    none      none      none      none      none      none      none      none      none      none  
dram[3]:       2134      3918      5503      4586       215       163    none      none      none      none      none      none      none      none      none      none  
dram[4]:       2806      3058      3919      3895       226       188    none      none      none      none      none      none      none      none      none      none  
dram[5]:       2195      3596      4666      3996       228       180    none      none      none      none      none      none      none      none      none      none  
dram[6]:       2421      3360      4542      4172       236       179    none      none      none      none      none      none      none      none      none      none  
dram[7]:       2314      3211      4361      4278       239       198    none      none      none      none      none      none      none      none      none      none  
dram[8]:       2035      3653      3926      3723       262       202    none      none      none      none      none      none      none      none      none      none  
dram[9]:       2754      3003      3867      4647       201       200    none      none      none      none      none      none      none      none      none      none  
dram[10]:       3011      3808      4177      4120       170       204    none      none      none      none      none      none      none      none      none      none  
dram[11]:       3440      3447      3518      3885       201       233    none      none      none      none      none      none      none      none      none      none  
dram[12]:       3163      3403      4062      4179       197       266    none      none      none      none      none      none      none      none      none      none  
dram[13]:       3223      3860      4628      3891       169       224    none      none      none      none      none      none      none      none      none      none  
dram[14]:       3586      3266      3665      4128       170       208    none      none      none      none      none      none      none      none      none      none  
dram[15]:       3066      3952      4115      3589       184       203    none      none      none      none      none      none        5895    none      none      none  
maximum mf latency per bank:
dram[0]:        515       456       519       535       448       300         0         0         0         0         0         0         0       361         0         0
dram[1]:        377       525       447       524       493       312         0         0         0         0         0         0         0         0         0         0
dram[2]:        440       502       489       540       501       337         0         0         0         0         0         0         0         0         0         0
dram[3]:        492       491       466       491       344       307         0         0         0         0         0         0         0         0         0         0
dram[4]:        490       396       523       526       341       320         0         0         0         0         0         0         0         0         0         0
dram[5]:        423       445       519       522       450       318         0         0         0         0         0         0         0         0         0         0
dram[6]:        443       477       514       508       367       278         0         0         0         0         0         0         0         0         0         0
dram[7]:        410       453       542       515       496       357         0         0         0         0         0         0         0         0         0         0
dram[8]:        481       491       572       603       533       365         0         0         0         0         0         0         0         0         0         0
dram[9]:        410       530       512       544       432       331         0         0         0         0         0         0         0         0         0         0
dram[10]:        437       610       528       664       323       339         0         0         0         0         0         0         0         0         0         0
dram[11]:        450       450       470       477       409       382         0         0         0         0         0         0         0         0         0         0
dram[12]:        420       418       542       578       361       544         0         0         0         0         0         0         0         0         0         0
dram[13]:        465       550       461       537       305       403         0         0         0         0         0         0         0         0         0         0
dram[14]:        484       568       541       645       323       367         0         0         0         0         0         0         0         0         0         0
dram[15]:        632       703       694       701       349       367         0         0         0         0         0         0       612         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents
MSHR: tag=0x80045080, atomic=0 1 entries : 0x7f734f244160 :  mf: uid=410091, sid12:w15, part=0, addr=0x80045080, load , size=128, unknown  status = IN_PARTITION_DRAM (38976), 

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=29677 n_nop=29291 n_act=13 n_pre=6 n_req=184 n_rd=283 n_write=84 bw_util=0.02473
n_activity=1655 dram_eff=0.4435
bk0: 42a 29334i bk1: 44a 29348i bk2: 88a 29373i bk3: 84a 29352i bk4: 12a 29560i bk5: 11a 29572i bk6: 0a 29673i bk7: 0a 29674i bk8: 0a 29675i bk9: 0a 29675i bk10: 0a 29677i bk11: 0a 29677i bk12: 0a 29679i bk13: 2a 29664i bk14: 0a 29679i bk15: 0a 29680i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0172861
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=29677 n_nop=29307 n_act=10 n_pre=4 n_req=178 n_rd=276 n_write=80 bw_util=0.02399
n_activity=1526 dram_eff=0.4666
bk0: 40a 29370i bk1: 40a 29376i bk2: 88a 29361i bk3: 84a 29310i bk4: 12a 29555i bk5: 12a 29522i bk6: 0a 29672i bk7: 0a 29673i bk8: 0a 29675i bk9: 0a 29675i bk10: 0a 29676i bk11: 0a 29676i bk12: 0a 29677i bk13: 0a 29678i bk14: 0a 29679i bk15: 0a 29679i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0211275
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=29677 n_nop=29307 n_act=10 n_pre=4 n_req=178 n_rd=276 n_write=80 bw_util=0.02399
n_activity=1537 dram_eff=0.4632
bk0: 40a 29381i bk1: 40a 29356i bk2: 88a 29356i bk3: 84a 29315i bk4: 12a 29545i bk5: 12a 29517i bk6: 0a 29672i bk7: 0a 29673i bk8: 0a 29674i bk9: 0a 29675i bk10: 0a 29676i bk11: 0a 29676i bk12: 0a 29677i bk13: 0a 29678i bk14: 0a 29679i bk15: 0a 29680i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0238232
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=29677 n_nop=29307 n_act=10 n_pre=4 n_req=178 n_rd=276 n_write=80 bw_util=0.02399
n_activity=1583 dram_eff=0.4498
bk0: 40a 29376i bk1: 40a 29369i bk2: 88a 29395i bk3: 84a 29323i bk4: 12a 29564i bk5: 12a 29539i bk6: 0a 29671i bk7: 0a 29672i bk8: 0a 29674i bk9: 0a 29675i bk10: 0a 29675i bk11: 0a 29678i bk12: 0a 29678i bk13: 0a 29679i bk14: 0a 29680i bk15: 0a 29680i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0233851
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=29677 n_nop=29305 n_act=10 n_pre=4 n_req=179 n_rd=278 n_write=80 bw_util=0.02413
n_activity=1585 dram_eff=0.4517
bk0: 40a 29380i bk1: 40a 29380i bk2: 88a 29377i bk3: 86a 29351i bk4: 12a 29589i bk5: 12a 29520i bk6: 0a 29671i bk7: 0a 29674i bk8: 0a 29675i bk9: 0a 29677i bk10: 0a 29677i bk11: 0a 29677i bk12: 0a 29677i bk13: 0a 29678i bk14: 0a 29678i bk15: 0a 29680i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0170165
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=29677 n_nop=29307 n_act=10 n_pre=4 n_req=178 n_rd=280 n_write=76 bw_util=0.02399
n_activity=1556 dram_eff=0.4576
bk0: 40a 29372i bk1: 40a 29385i bk2: 88a 29411i bk3: 88a 29371i bk4: 12a 29557i bk5: 12a 29547i bk6: 0a 29672i bk7: 0a 29674i bk8: 0a 29675i bk9: 0a 29677i bk10: 0a 29677i bk11: 0a 29677i bk12: 0a 29677i bk13: 0a 29679i bk14: 0a 29680i bk15: 0a 29680i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0198133
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=29677 n_nop=29309 n_act=12 n_pre=6 n_req=175 n_rd=278 n_write=72 bw_util=0.02359
n_activity=1520 dram_eff=0.4605
bk0: 42a 29361i bk1: 40a 29389i bk2: 88a 29401i bk3: 88a 29334i bk4: 12a 29533i bk5: 8a 29550i bk6: 0a 29673i bk7: 0a 29675i bk8: 0a 29676i bk9: 0a 29677i bk10: 0a 29677i bk11: 0a 29677i bk12: 0a 29678i bk13: 0a 29679i bk14: 0a 29681i bk15: 0a 29681i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0212623
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=29677 n_nop=29305 n_act=13 n_pre=7 n_req=176 n_rd=280 n_write=72 bw_util=0.02372
n_activity=1555 dram_eff=0.4527
bk0: 44a 29359i bk1: 44a 29367i bk2: 84a 29383i bk3: 88a 29362i bk4: 12a 29555i bk5: 8a 29602i bk6: 0a 29670i bk7: 0a 29673i bk8: 0a 29676i bk9: 0a 29677i bk10: 0a 29677i bk11: 0a 29677i bk12: 0a 29679i bk13: 0a 29681i bk14: 0a 29681i bk15: 0a 29684i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.015635
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=29677 n_nop=29299 n_act=13 n_pre=7 n_req=179 n_rd=282 n_write=76 bw_util=0.02413
n_activity=1549 dram_eff=0.4622
bk0: 42a 29359i bk1: 44a 29329i bk2: 88a 29317i bk3: 88a 29314i bk4: 12a 29555i bk5: 8a 29605i bk6: 0a 29672i bk7: 0a 29674i bk8: 0a 29677i bk9: 0a 29677i bk10: 0a 29677i bk11: 0a 29677i bk12: 0a 29679i bk13: 0a 29680i bk14: 0a 29681i bk15: 0a 29681i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0219699
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=29677 n_nop=29305 n_act=11 n_pre=5 n_req=178 n_rd=276 n_write=80 bw_util=0.02399
n_activity=1540 dram_eff=0.4623
bk0: 40a 29365i bk1: 44a 29351i bk2: 84a 29326i bk3: 88a 29321i bk4: 12a 29479i bk5: 8a 29536i bk6: 0a 29668i bk7: 0a 29671i bk8: 0a 29674i bk9: 0a 29676i bk10: 0a 29677i bk11: 0a 29677i bk12: 0a 29677i bk13: 0a 29679i bk14: 0a 29681i bk15: 0a 29683i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0470735
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=29677 n_nop=29307 n_act=10 n_pre=4 n_req=178 n_rd=276 n_write=80 bw_util=0.02399
n_activity=1513 dram_eff=0.4706
bk0: 44a 29374i bk1: 40a 29346i bk2: 84a 29285i bk3: 88a 29261i bk4: 12a 29491i bk5: 8a 29562i bk6: 0a 29672i bk7: 0a 29674i bk8: 0a 29675i bk9: 0a 29676i bk10: 0a 29676i bk11: 0a 29678i bk12: 0a 29678i bk13: 0a 29678i bk14: 0a 29679i bk15: 0a 29679i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0467702
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=29677 n_nop=29303 n_act=11 n_pre=5 n_req=179 n_rd=278 n_write=80 bw_util=0.02413
n_activity=1537 dram_eff=0.4658
bk0: 46a 29340i bk1: 40a 29387i bk2: 84a 29298i bk3: 88a 29337i bk4: 12a 29484i bk5: 8a 29510i bk6: 0a 29671i bk7: 0a 29672i bk8: 0a 29675i bk9: 0a 29676i bk10: 0a 29676i bk11: 0a 29677i bk12: 0a 29677i bk13: 0a 29678i bk14: 0a 29680i bk15: 0a 29683i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0401321
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=29677 n_nop=29301 n_act=11 n_pre=5 n_req=180 n_rd=280 n_write=80 bw_util=0.02426
n_activity=1556 dram_eff=0.4627
bk0: 48a 29346i bk1: 40a 29380i bk2: 84a 29330i bk3: 88a 29378i bk4: 12a 29487i bk5: 8a 29553i bk6: 0a 29669i bk7: 0a 29670i bk8: 0a 29675i bk9: 0a 29676i bk10: 0a 29678i bk11: 0a 29679i bk12: 0a 29679i bk13: 0a 29679i bk14: 0a 29681i bk15: 0a 29682i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0329548
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=29677 n_nop=29305 n_act=11 n_pre=5 n_req=178 n_rd=276 n_write=80 bw_util=0.02399
n_activity=1548 dram_eff=0.4599
bk0: 44a 29379i bk1: 40a 29371i bk2: 84a 29332i bk3: 88a 29271i bk4: 12a 29541i bk5: 8a 29535i bk6: 0a 29672i bk7: 0a 29673i bk8: 0a 29673i bk9: 0a 29676i bk10: 0a 29676i bk11: 0a 29676i bk12: 0a 29677i bk13: 0a 29679i bk14: 0a 29680i bk15: 0a 29682i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0277319
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=29677 n_nop=29305 n_act=11 n_pre=5 n_req=178 n_rd=276 n_write=80 bw_util=0.02399
n_activity=1533 dram_eff=0.4644
bk0: 44a 29361i bk1: 40a 29368i bk2: 84a 29342i bk3: 88a 29335i bk4: 12a 29545i bk5: 8a 29580i bk6: 0a 29673i bk7: 0a 29674i bk8: 0a 29675i bk9: 0a 29675i bk10: 0a 29676i bk11: 0a 29677i bk12: 0a 29678i bk13: 0a 29678i bk14: 0a 29678i bk15: 0a 29681i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0256764
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents
MSHR: tag=0x80036f80, atomic=0 1 entries : 0x7f734f2dcb30 :  mf: uid=410090, sid12:w15, part=15, addr=0x80036f80, load , size=128, unknown  status = IN_PARTITION_DRAM (38974), 

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=29677 n_nop=29302 n_act=12 n_pre=5 n_req=179 n_rd=278 n_write=80 bw_util=0.02413
n_activity=1578 dram_eff=0.4537
bk0: 44a 29380i bk1: 40a 29389i bk2: 84a 29359i bk3: 88a 29332i bk4: 12a 29504i bk5: 8a 29609i bk6: 0a 29673i bk7: 0a 29675i bk8: 0a 29675i bk9: 0a 29675i bk10: 0a 29676i bk11: 0a 29677i bk12: 2a 29667i bk13: 0a 29677i bk14: 0a 29677i bk15: 0a 29680i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0257438

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2944, Miss = 142, Miss_rate = 0.048, Pending_hits = 92, Reservation_fails = 18
L2_cache_bank[1]: Access = 2849, Miss = 138, Miss_rate = 0.048, Pending_hits = 81, Reservation_fails = 35
L2_cache_bank[2]: Access = 2993, Miss = 138, Miss_rate = 0.046, Pending_hits = 78, Reservation_fails = 0
L2_cache_bank[3]: Access = 2927, Miss = 138, Miss_rate = 0.047, Pending_hits = 77, Reservation_fails = 0
L2_cache_bank[4]: Access = 2488, Miss = 139, Miss_rate = 0.056, Pending_hits = 82, Reservation_fails = 0
L2_cache_bank[5]: Access = 2664, Miss = 140, Miss_rate = 0.053, Pending_hits = 82, Reservation_fails = 0
L2_cache_bank[6]: Access = 2671, Miss = 139, Miss_rate = 0.052, Pending_hits = 98, Reservation_fails = 116
L2_cache_bank[7]: Access = 2649, Miss = 140, Miss_rate = 0.053, Pending_hits = 101, Reservation_fails = 287
L2_cache_bank[8]: Access = 2518, Miss = 141, Miss_rate = 0.056, Pending_hits = 85, Reservation_fails = 275
L2_cache_bank[9]: Access = 2665, Miss = 138, Miss_rate = 0.052, Pending_hits = 79, Reservation_fails = 84
L2_cache_bank[10]: Access = 2704, Miss = 138, Miss_rate = 0.051, Pending_hits = 78, Reservation_fails = 0
L2_cache_bank[11]: Access = 2630, Miss = 139, Miss_rate = 0.053, Pending_hits = 70, Reservation_fails = 116
L2_cache_bank[12]: Access = 2771, Miss = 140, Miss_rate = 0.051, Pending_hits = 75, Reservation_fails = 189
L2_cache_bank[13]: Access = 2893, Miss = 138, Miss_rate = 0.048, Pending_hits = 81, Reservation_fails = 0
L2_cache_bank[14]: Access = 2668, Miss = 138, Miss_rate = 0.052, Pending_hits = 79, Reservation_fails = 0
L2_cache_bank[15]: Access = 2500, Miss = 139, Miss_rate = 0.056, Pending_hits = 86, Reservation_fails = 222
L2_total_cache_accesses = 43534
L2_total_cache_misses = 2225
L2_total_cache_miss_rate = 0.0511
L2_total_cache_pending_hits = 1324
L2_total_cache_reservation_fails = 1342
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7981
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1283
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1574
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 275
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 31896
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 630
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 95
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 40
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 20
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1067
L2_cache_data_port_util = 0.205
L2_cache_fill_port_util = 0.014

icnt_total_pkts_mem_to_simt=87536
icnt_total_pkts_simt_to_mem=141382
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 21.8416
	minimum = 6
	maximum = 118
Network latency average = 17.1396
	minimum = 6
	maximum = 97
Slowest packet = 86173
Flit latency average = 16.6727
	minimum = 6
	maximum = 93
Slowest flit = 225875
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00988131
	minimum = 0 (at node 0)
	maximum = 0.0272751 (at node 9)
Accepted packet rate average = 0.00988131
	minimum = 0 (at node 0)
	maximum = 0.0272751 (at node 9)
Injected flit rate average = 0.0296439
	minimum = 0 (at node 0)
	maximum = 0.0608445 (at node 9)
Accepted flit rate average= 0.0296439
	minimum = 0 (at node 0)
	maximum = 0.102806 (at node 9)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.8705 (4 samples)
	minimum = 6 (4 samples)
	maximum = 183.25 (4 samples)
Network latency average = 15.2181 (4 samples)
	minimum = 6 (4 samples)
	maximum = 164.5 (4 samples)
Flit latency average = 13.8424 (4 samples)
	minimum = 6 (4 samples)
	maximum = 161.5 (4 samples)
Fragmentation average = 0.00174267 (4 samples)
	minimum = 0 (4 samples)
	maximum = 62.25 (4 samples)
Injected packet rate average = 0.044893 (4 samples)
	minimum = 0.0338799 (4 samples)
	maximum = 0.0666669 (4 samples)
Accepted packet rate average = 0.044893 (4 samples)
	minimum = 0.0338799 (4 samples)
	maximum = 0.0666669 (4 samples)
Injected flit rate average = 0.119492 (4 samples)
	minimum = 0.0650582 (4 samples)
	maximum = 0.22899 (4 samples)
Accepted flit rate average = 0.119492 (4 samples)
	minimum = 0.0710275 (4 samples)
	maximum = 0.184637 (4 samples)
Injected packet size average = 2.6617 (4 samples)
Accepted packet size average = 2.6617 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 23 sec (23 sec)
gpgpu_simulation_rate = 184224 (inst/sec)
gpgpu_simulation_rate = 1694 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x404bc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' to stream 0, gridDim= (3,1,1) blockDim = (512,1,1) 
kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,38977)
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,38977)
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,38977)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(1,0,0) tid=(407,0,0)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(2,0,0) tid=(119,0,0)
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(2,0,0) tid=(55,0,0)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(0,0,0) tid=(87,0,0)
GPGPU-Sim uArch: cycles simulated: 42477  inst.: 4558980 (ipc=91.9) sim_rate=189957 (inst/sec) elapsed = 0:0:00:24 / Fri Jul 27 16:43:26 2018
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(1,0,0) tid=(247,0,0)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(1,0,0) tid=(247,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (5033,38977), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(0,0,0) tid=(439,0,0)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(1,0,0) tid=(215,0,0)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(1,0,0) tid=(471,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (7811,38977), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (7864,38977), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' finished on shader 14.
kernel_name = _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_ 
kernel_launch_uid = 5 
gpu_sim_cycle = 7865
gpu_sim_insn = 692480
gpu_ipc =      88.0458
gpu_tot_sim_cycle = 46842
gpu_tot_sim_insn = 4929636
gpu_tot_ipc =     105.2397
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 2792
gpu_stall_icnt2sh    = 32844
gpu_total_sim_rate=197185

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 101238
	L1I_total_cache_misses = 2416
	L1I_total_cache_miss_rate = 0.0239
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 7134, Miss = 3194, Miss_rate = 0.448, Pending_hits = 91, Reservation_fails = 15072
	L1D_cache_core[1]: Access = 6919, Miss = 3101, Miss_rate = 0.448, Pending_hits = 78, Reservation_fails = 14300
	L1D_cache_core[2]: Access = 5732, Miss = 2694, Miss_rate = 0.470, Pending_hits = 112, Reservation_fails = 14447
	L1D_cache_core[3]: Access = 5012, Miss = 2569, Miss_rate = 0.513, Pending_hits = 81, Reservation_fails = 15941
	L1D_cache_core[4]: Access = 5156, Miss = 2632, Miss_rate = 0.510, Pending_hits = 102, Reservation_fails = 15802
	L1D_cache_core[5]: Access = 5584, Miss = 2672, Miss_rate = 0.479, Pending_hits = 121, Reservation_fails = 15804
	L1D_cache_core[6]: Access = 5086, Miss = 2772, Miss_rate = 0.545, Pending_hits = 88, Reservation_fails = 15965
	L1D_cache_core[7]: Access = 5096, Miss = 2729, Miss_rate = 0.536, Pending_hits = 129, Reservation_fails = 15706
	L1D_cache_core[8]: Access = 5872, Miss = 2931, Miss_rate = 0.499, Pending_hits = 142, Reservation_fails = 16121
	L1D_cache_core[9]: Access = 5316, Miss = 2589, Miss_rate = 0.487, Pending_hits = 104, Reservation_fails = 15107
	L1D_cache_core[10]: Access = 5334, Miss = 2669, Miss_rate = 0.500, Pending_hits = 86, Reservation_fails = 16244
	L1D_cache_core[11]: Access = 6692, Miss = 3022, Miss_rate = 0.452, Pending_hits = 134, Reservation_fails = 16324
	L1D_cache_core[12]: Access = 6104, Miss = 2604, Miss_rate = 0.427, Pending_hits = 133, Reservation_fails = 14729
	L1D_cache_core[13]: Access = 6420, Miss = 2817, Miss_rate = 0.439, Pending_hits = 121, Reservation_fails = 15503
	L1D_cache_core[14]: Access = 7624, Miss = 3184, Miss_rate = 0.418, Pending_hits = 162, Reservation_fails = 14362
	L1D_total_cache_accesses = 89081
	L1D_total_cache_misses = 42179
	L1D_total_cache_miss_rate = 0.4735
	L1D_total_cache_pending_hits = 1684
	L1D_total_cache_reservation_fails = 231427
	L1D_cache_data_port_util = 0.106
	L1D_cache_fill_port_util = 0.025
L1C_cache:
	L1C_total_cache_accesses = 6008
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0746
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 43050
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1577
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10928
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 110054
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5560
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2168
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 107
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 31251
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 121373
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 98822
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2416
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 990, 990, 
gpgpu_n_tot_thrd_icount = 5829824
gpgpu_n_tot_w_icount = 182182
gpgpu_n_stall_shd_mem = 282940
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 10928
gpgpu_n_mem_write_global = 33526
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 668480
gpgpu_n_store_insn = 351680
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 178432
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 282940
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:433538	W0_Idle:109006	W0_Scoreboard:132486	W1:22	W2:32	W3:44	W4:66	W5:68	W6:66	W7:44	W8:50	W9:30	W10:28	W11:32	W12:22	W13:8	W14:6	W15:12	W16:38160	W17:4	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:143488
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 87424 {8:10928,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3527344 {40:9504,72:1872,136:22150,}
traffic_breakdown_coretomem[INST_ACC_R] = 1352 {8:169,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1486208 {136:10928,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 268208 {8:33526,}
traffic_breakdown_memtocore[INST_ACC_R] = 22984 {136:169,}
maxmrqlatency = 159 
maxdqlatency = 0 
maxmflatency = 703 
averagemflatency = 229 
max_icnt2mem_latency = 463 
max_icnt2sh_latency = 46841 
mrq_lat_table:2214 	316 	1376 	386 	463 	154 	32 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	35716 	8599 	154 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3893 	3679 	7200 	27779 	1959 	128 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3240 	5180 	2319 	202 	2 	0 	0 	0 	103 	337 	7179 	23431 	2476 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	46 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         2        22        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0        22        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0        22        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0        22        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0        22        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0        22        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        30         0        22        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        30        34        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        30        34        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0        34        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        36         0        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        36         0        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         1         0        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         2         0        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         2         0        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      2920      2216      1344      1565      2460      2958      1453      1013         0         0         0         0         0      1265         0         0 
dram[1]:      2636      3016      1378      1570      2456      2908      1571      1009         0         0         0         0         0         0         0         0 
dram[2]:      2640      3378      1377      1562      2452      2896      1696       999         0         0         0         0         0         0         0         0 
dram[3]:      2643      3394      1386      1570      2740      2992      1751       996         0         0         0         0         0         0         0         0 
dram[4]:      2652      3413      1450      1419      2730      2438      1763      1003         0         0         0         0         0         0         0         0 
dram[5]:      2648      3419      1415      1418      2543      2434      1759      1000         0         0         0         0         0         0         0         0 
dram[6]:      2652      3440      1407      1416      2538      2430      1767      1039         0         0         0         0         0         0         0         0 
dram[7]:      2664      3455      1537      1443      2506      2464      1770      1763         0         0         0         0         0         0         0         0 
dram[8]:      2668      3490      1558      1559      2502      2450      1773      1306         0         0         0         0         0         0         0         0 
dram[9]:      2673      3512      1408      1596      2844      2446      1781      1425         0         0         0         0         0         0         0         0 
dram[10]:      2618      3126      1365      1377      2832      2442      1714      1552         0         0         0         0         0         0         0         0 
dram[11]:      2622      3549      1666      1374      2945      2498      1718      1675         0         0         0         0         0         0         0         0 
dram[12]:      3243      3567      1533      1767      2891      2494      1726      1731         0         0         0         0         0         0         0         0 
dram[13]:      3028      3603      1357      1377      2879      2476      1742      1735         0         0         0         0         0         0         0         0 
dram[14]:      2755      3608      1352      1374      2866      2468       962      1728         0         0         0         0         0         0         0         0 
dram[15]:      1661      3638      1873      1340      2969      2487       979      1738         0         0         0         0      1273         0         0         0 
average row accesses per activate:
dram[0]: 37.000000 18.000000 15.333333 15.333333 60.000000 62.000000 14.000000 12.000000      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan 
dram[1]: 34.000000 34.000000 15.333333 15.333333 60.000000 62.000000 14.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 34.000000 34.000000 15.333333 15.333333 60.000000 62.000000 14.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 34.000000 34.000000 15.333333 15.333333 60.000000 62.000000 14.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 34.000000 34.000000 15.333333 15.666667 60.000000 62.000000 14.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 34.000000 34.000000 15.333333 15.333333 60.000000 62.000000 14.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 11.666667 34.000000 15.333333 15.333333 60.000000 62.000000 14.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 12.000000 18.000000 14.666667 15.333333 60.000000 62.000000 14.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 11.666667 18.000000 16.000000 15.333333 60.000000 62.000000 14.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 34.000000 18.000000 15.333333 15.333333 62.000000 62.000000 14.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 36.000000 34.000000 15.333333 15.333333 62.000000 62.000000 12.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 18.500000 34.000000 15.333333 15.333333 62.000000 62.000000 12.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 19.000000 34.000000 15.333333 15.333333 62.000000 62.000000 12.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 18.000000 34.000000 15.333333 15.333333 62.000000 62.000000 12.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 18.000000 34.000000 15.333333 15.333333 62.000000 62.000000 12.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 18.000000 34.000000 15.333333 15.333333 62.000000 62.000000 12.000000 10.000000      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan 
average row locality = 4945/209 = 23.660288
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        21        22        44        42        32        32         8         8         0         0         0         0         0         1         0         0 
dram[1]:        20        20        44        42        32        32         8         8         0         0         0         0         0         0         0         0 
dram[2]:        20        20        44        42        32        32         8         8         0         0         0         0         0         0         0         0 
dram[3]:        20        20        44        42        32        32         8         8         0         0         0         0         0         0         0         0 
dram[4]:        20        20        44        43        32        32         8         8         0         0         0         0         0         0         0         0 
dram[5]:        20        20        44        44        32        32         8         8         0         0         0         0         0         0         0         0 
dram[6]:        21        20        44        44        32        32         8         8         0         0         0         0         0         0         0         0 
dram[7]:        22        22        42        44        32        32         8         6         0         0         0         0         0         0         0         0 
dram[8]:        21        22        44        44        32        32         8         6         0         0         0         0         0         0         0         0 
dram[9]:        20        22        42        44        32        32         8         6         0         0         0         0         0         0         0         0 
dram[10]:        22        20        42        44        32        32         8         6         0         0         0         0         0         0         0         0 
dram[11]:        23        20        42        44        32        32         8         6         0         0         0         0         0         0         0         0 
dram[12]:        24        20        42        44        32        32         8         6         0         0         0         0         0         0         0         0 
dram[13]:        22        20        42        44        32        32         8         6         0         0         0         0         0         0         0         0 
dram[14]:        22        20        42        44        32        32         8         6         0         0         0         0         0         0         0         0 
dram[15]:        22        20        42        44        32        32         8         6         0         0         0         0         1         0         0         0 
total reads: 3315
min_bank_accesses = 0!
chip skew: 210/206 = 1.02
number of total write accesses:
dram[0]:        16        14         2         4        28        30         6         4         0         0         0         0         0         0         0         0 
dram[1]:        14        14         2         4        28        30         6         4         0         0         0         0         0         0         0         0 
dram[2]:        14        14         2         4        28        30         6         4         0         0         0         0         0         0         0         0 
dram[3]:        14        14         2         4        28        30         6         4         0         0         0         0         0         0         0         0 
dram[4]:        14        14         2         4        28        30         6         4         0         0         0         0         0         0         0         0 
dram[5]:        14        14         2         2        28        30         6         4         0         0         0         0         0         0         0         0 
dram[6]:        14        14         2         2        28        30         6         4         0         0         0         0         0         0         0         0 
dram[7]:        14        14         2         2        28        30         6         4         0         0         0         0         0         0         0         0 
dram[8]:        14        14         4         2        28        30         6         4         0         0         0         0         0         0         0         0 
dram[9]:        14        14         4         2        30        30         6         4         0         0         0         0         0         0         0         0 
dram[10]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
dram[11]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
dram[12]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
dram[13]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
dram[14]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
dram[15]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
total reads: 1630
min_bank_accesses = 0!
chip skew: 104/100 = 1.04
average mf latency per bank:
dram[0]:       2059      3612      5411      4642       147       138       150       181    none      none      none      none      none        3283    none      none  
dram[1]:       2509      3615      5096      4570       149       139       150       184    none      none      none      none      none      none      none      none  
dram[2]:       2640      3957      5617      5115       153       141       150       185    none      none      none      none      none      none      none      none  
dram[3]:       2134      3918      5503      4586       142       136       152       181    none      none      none      none      none      none      none      none  
dram[4]:       2806      3058      3919      3895       144       141       157       182    none      none      none      none      none      none      none      none  
dram[5]:       2195      3596      4666      3996       145       139       161       202    none      none      none      none      none      none      none      none  
dram[6]:       2421      3360      4542      4172       145       136       155       186    none      none      none      none      none      none      none      none  
dram[7]:       2314      3211      4361      4278       146       139       160       163    none      none      none      none      none      none      none      none  
dram[8]:       2035      3653      3926      3723       150       138       169       181    none      none      none      none      none      none      none      none  
dram[9]:       2754      3003      3867      4647       142       138       154       166    none      none      none      none      none      none      none      none  
dram[10]:       3011      3808      4177      4120       139       139       183       179    none      none      none      none      none      none      none      none  
dram[11]:       3440      3447      3518      3885       142       141       187       167    none      none      none      none      none      none      none      none  
dram[12]:       3163      3403      4062      4179       142       145       208       204    none      none      none      none      none      none      none      none  
dram[13]:       3223      3860      4628      3891       139       141       195       159    none      none      none      none      none      none      none      none  
dram[14]:       3586      3266      3665      4128       136       142       178       163    none      none      none      none      none      none      none      none  
dram[15]:       3066      3952      4115      3589       140       138       178       167    none      none      none      none        5895    none      none      none  
maximum mf latency per bank:
dram[0]:        515       456       519       535       448       313       280       308         0         0         0         0         0       361         0         0
dram[1]:        377       525       447       524       493       312       275       315         0         0         0         0         0         0         0         0
dram[2]:        440       502       489       540       501       337       274       333         0         0         0         0         0         0         0         0
dram[3]:        492       491       466       491       344       307       281       323         0         0         0         0         0         0         0         0
dram[4]:        490       396       523       526       341       320       322       343         0         0         0         0         0         0         0         0
dram[5]:        423       445       519       522       450       318       347       387         0         0         0         0         0         0         0         0
dram[6]:        443       477       514       508       367       292       332       352         0         0         0         0         0         0         0         0
dram[7]:        410       453       542       515       496       357       347       335         0         0         0         0         0         0         0         0
dram[8]:        481       491       572       603       533       365       393       381         0         0         0         0         0         0         0         0
dram[9]:        410       530       512       544       432       331       347       332         0         0         0         0         0         0         0         0
dram[10]:        437       610       528       664       323       339       303       375         0         0         0         0         0         0         0         0
dram[11]:        450       450       470       477       409       382       351       350         0         0         0         0         0         0         0         0
dram[12]:        420       418       542       578       361       544       394       407         0         0         0         0         0         0         0         0
dram[13]:        465       550       461       537       308       403       390       285         0         0         0         0         0         0         0         0
dram[14]:        484       568       541       645       323       367       298       315         0         0         0         0         0         0         0         0
dram[15]:        632       703       694       701       349       367       318       324         0         0         0         0       612         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=35665 n_nop=35016 n_act=15 n_pre=6 n_req=314 n_rd=420 n_write=208 bw_util=0.03522
n_activity=3041 dram_eff=0.413
bk0: 42a 35323i bk1: 44a 35337i bk2: 88a 35362i bk3: 84a 35341i bk4: 64a 35032i bk5: 64a 35032i bk6: 16a 35521i bk7: 16a 35554i bk8: 0a 35661i bk9: 0a 35661i bk10: 0a 35664i bk11: 0a 35664i bk12: 0a 35666i bk13: 2a 35651i bk14: 0a 35666i bk15: 0a 35667i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0293565
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=35665 n_nop=35033 n_act=12 n_pre=4 n_req=308 n_rd=412 n_write=204 bw_util=0.03454
n_activity=2902 dram_eff=0.4245
bk0: 40a 35360i bk1: 40a 35366i bk2: 88a 35351i bk3: 84a 35300i bk4: 64a 35030i bk5: 64a 34962i bk6: 16a 35533i bk7: 16a 35550i bk8: 0a 35661i bk9: 0a 35661i bk10: 0a 35662i bk11: 0a 35662i bk12: 0a 35663i bk13: 0a 35664i bk14: 0a 35666i bk15: 0a 35666i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0344596
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=35665 n_nop=35033 n_act=12 n_pre=4 n_req=308 n_rd=412 n_write=204 bw_util=0.03454
n_activity=2916 dram_eff=0.4225
bk0: 40a 35370i bk1: 40a 35346i bk2: 88a 35346i bk3: 84a 35305i bk4: 64a 35013i bk5: 64a 34959i bk6: 16a 35511i bk7: 16a 35495i bk8: 0a 35660i bk9: 0a 35661i bk10: 0a 35662i bk11: 0a 35662i bk12: 0a 35663i bk13: 0a 35665i bk14: 0a 35666i bk15: 0a 35667i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0421141
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=35665 n_nop=35033 n_act=12 n_pre=4 n_req=308 n_rd=412 n_write=204 bw_util=0.03454
n_activity=2953 dram_eff=0.4172
bk0: 40a 35365i bk1: 40a 35359i bk2: 88a 35385i bk3: 84a 35313i bk4: 64a 35052i bk5: 64a 35020i bk6: 16a 35517i bk7: 16a 35534i bk8: 0a 35660i bk9: 0a 35661i bk10: 0a 35661i bk11: 0a 35664i bk12: 0a 35664i bk13: 0a 35665i bk14: 0a 35666i bk15: 0a 35669i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0305341
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=35665 n_nop=35031 n_act=12 n_pre=4 n_req=309 n_rd=414 n_write=204 bw_util=0.03466
n_activity=2965 dram_eff=0.4169
bk0: 40a 35369i bk1: 40a 35369i bk2: 88a 35366i bk3: 86a 35340i bk4: 64a 35053i bk5: 64a 34985i bk6: 16a 35500i bk7: 16a 35537i bk8: 0a 35661i bk9: 0a 35663i bk10: 0a 35664i bk11: 0a 35664i bk12: 0a 35664i bk13: 0a 35665i bk14: 0a 35666i bk15: 0a 35668i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0291602
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=35665 n_nop=35033 n_act=12 n_pre=4 n_req=308 n_rd=416 n_write=200 bw_util=0.03454
n_activity=2897 dram_eff=0.4253
bk0: 40a 35360i bk1: 40a 35373i bk2: 88a 35399i bk3: 88a 35361i bk4: 64a 34984i bk5: 64a 35002i bk6: 16a 35498i bk7: 16a 35526i bk8: 0a 35661i bk9: 0a 35663i bk10: 0a 35663i bk11: 0a 35664i bk12: 0a 35664i bk13: 0a 35667i bk14: 0a 35668i bk15: 0a 35668i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0313753
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=35665 n_nop=35027 n_act=14 n_pre=6 n_req=309 n_rd=418 n_write=200 bw_util=0.03466
n_activity=2925 dram_eff=0.4226
bk0: 42a 35350i bk1: 40a 35379i bk2: 88a 35391i bk3: 88a 35324i bk4: 64a 35016i bk5: 64a 34949i bk6: 16a 35516i bk7: 16a 35523i bk8: 0a 35662i bk9: 0a 35663i bk10: 0a 35663i bk11: 0a 35663i bk12: 0a 35664i bk13: 0a 35665i bk14: 0a 35667i bk15: 0a 35670i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0338427
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=35665 n_nop=35027 n_act=15 n_pre=7 n_req=308 n_rd=416 n_write=200 bw_util=0.03454
n_activity=2942 dram_eff=0.4188
bk0: 44a 35347i bk1: 44a 35356i bk2: 84a 35372i bk3: 88a 35351i bk4: 64a 35035i bk5: 64a 34987i bk6: 16a 35510i bk7: 12a 35551i bk8: 0a 35662i bk9: 0a 35664i bk10: 0a 35664i bk11: 0a 35664i bk12: 0a 35666i bk13: 0a 35668i bk14: 0a 35668i bk15: 0a 35672i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0300855
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=35665 n_nop=35021 n_act=15 n_pre=7 n_req=311 n_rd=418 n_write=204 bw_util=0.03488
n_activity=2937 dram_eff=0.4236
bk0: 42a 35347i bk1: 44a 35317i bk2: 88a 35306i bk3: 88a 35303i bk4: 64a 35010i bk5: 64a 34995i bk6: 16a 35509i bk7: 12a 35555i bk8: 0a 35663i bk9: 0a 35663i bk10: 0a 35664i bk11: 0a 35664i bk12: 0a 35667i bk13: 0a 35668i bk14: 0a 35669i bk15: 0a 35669i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0383569
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=35665 n_nop=35027 n_act=13 n_pre=5 n_req=310 n_rd=412 n_write=208 bw_util=0.03477
n_activity=2942 dram_eff=0.4215
bk0: 40a 35353i bk1: 44a 35341i bk2: 84a 35316i bk3: 88a 35311i bk4: 64a 34942i bk5: 64a 34933i bk6: 16a 35524i bk7: 12a 35569i bk8: 0a 35660i bk9: 0a 35662i bk10: 0a 35663i bk11: 0a 35663i bk12: 0a 35663i bk13: 0a 35666i bk14: 0a 35668i bk15: 0a 35671i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0538343
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=35665 n_nop=35033 n_act=12 n_pre=4 n_req=308 n_rd=412 n_write=204 bw_util=0.03454
n_activity=2845 dram_eff=0.433
bk0: 44a 35362i bk1: 40a 35335i bk2: 84a 35275i bk3: 88a 35251i bk4: 64a 34929i bk5: 64a 34943i bk6: 16a 35518i bk7: 12a 35532i bk8: 0a 35661i bk9: 0a 35662i bk10: 0a 35662i bk11: 0a 35664i bk12: 0a 35665i bk13: 0a 35665i bk14: 0a 35666i bk15: 0a 35667i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0583766
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=35665 n_nop=35029 n_act=13 n_pre=5 n_req=309 n_rd=414 n_write=204 bw_util=0.03466
n_activity=2876 dram_eff=0.4298
bk0: 46a 35328i bk1: 40a 35376i bk2: 84a 35288i bk3: 88a 35327i bk4: 64a 34967i bk5: 64a 34903i bk6: 16a 35517i bk7: 12a 35570i bk8: 0a 35661i bk9: 0a 35662i bk10: 0a 35662i bk11: 0a 35663i bk12: 0a 35664i bk13: 0a 35665i bk14: 0a 35667i bk15: 0a 35671i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0452264
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=35665 n_nop=35027 n_act=13 n_pre=5 n_req=310 n_rd=416 n_write=204 bw_util=0.03477
n_activity=2896 dram_eff=0.4282
bk0: 48a 35334i bk1: 40a 35368i bk2: 84a 35319i bk3: 88a 35367i bk4: 64a 34944i bk5: 64a 34913i bk6: 16a 35542i bk7: 12a 35543i bk8: 0a 35662i bk9: 0a 35663i bk10: 0a 35665i bk11: 0a 35666i bk12: 0a 35667i bk13: 0a 35667i bk14: 0a 35669i bk15: 0a 35670i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0407122
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents
MSHR: tag=0x80051d80, atomic=0 1 entries : 0x7f734f749f00 :  mf: uid=429384, sid14:w15, part=13, addr=0x80051d80, load , size=128, unknown  status = IN_PARTITION_DRAM (46840), 

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=35665 n_nop=35032 n_act=13 n_pre=5 n_req=308 n_rd=411 n_write=204 bw_util=0.03449
n_activity=2897 dram_eff=0.4246
bk0: 44a 35367i bk1: 40a 35360i bk2: 84a 35321i bk3: 88a 35260i bk4: 64a 34995i bk5: 63a 34905i bk6: 16a 35546i bk7: 12a 35551i bk8: 0a 35659i bk9: 0a 35663i bk10: 0a 35663i bk11: 0a 35663i bk12: 0a 35664i bk13: 0a 35666i bk14: 0a 35667i bk15: 0a 35670i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0398149
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=35665 n_nop=35031 n_act=13 n_pre=5 n_req=308 n_rd=412 n_write=204 bw_util=0.03454
n_activity=2887 dram_eff=0.4267
bk0: 44a 35350i bk1: 40a 35357i bk2: 84a 35331i bk3: 88a 35324i bk4: 64a 35032i bk5: 64a 34948i bk6: 16a 35539i bk7: 12a 35529i bk8: 0a 35661i bk9: 0a 35662i bk10: 0a 35663i bk11: 0a 35664i bk12: 0a 35665i bk13: 0a 35665i bk14: 0a 35665i bk15: 0a 35670i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0407683
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=35665 n_nop=35028 n_act=14 n_pre=5 n_req=309 n_rd=414 n_write=204 bw_util=0.03466
n_activity=2942 dram_eff=0.4201
bk0: 44a 35369i bk1: 40a 35378i bk2: 84a 35349i bk3: 88a 35322i bk4: 64a 34933i bk5: 64a 34987i bk6: 16a 35554i bk7: 12a 35556i bk8: 0a 35661i bk9: 0a 35661i bk10: 0a 35662i bk11: 0a 35663i bk12: 2a 35653i bk13: 0a 35663i bk14: 0a 35665i bk15: 0a 35668i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0352166

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3016, Miss = 210, Miss_rate = 0.070, Pending_hits = 92, Reservation_fails = 18
L2_cache_bank[1]: Access = 2917, Miss = 206, Miss_rate = 0.071, Pending_hits = 81, Reservation_fails = 35
L2_cache_bank[2]: Access = 3061, Miss = 206, Miss_rate = 0.067, Pending_hits = 78, Reservation_fails = 0
L2_cache_bank[3]: Access = 2995, Miss = 206, Miss_rate = 0.069, Pending_hits = 77, Reservation_fails = 0
L2_cache_bank[4]: Access = 2556, Miss = 207, Miss_rate = 0.081, Pending_hits = 82, Reservation_fails = 0
L2_cache_bank[5]: Access = 2732, Miss = 208, Miss_rate = 0.076, Pending_hits = 82, Reservation_fails = 0
L2_cache_bank[6]: Access = 2741, Miss = 209, Miss_rate = 0.076, Pending_hits = 98, Reservation_fails = 116
L2_cache_bank[7]: Access = 2717, Miss = 208, Miss_rate = 0.077, Pending_hits = 101, Reservation_fails = 287
L2_cache_bank[8]: Access = 2586, Miss = 209, Miss_rate = 0.081, Pending_hits = 85, Reservation_fails = 275
L2_cache_bank[9]: Access = 2733, Miss = 206, Miss_rate = 0.075, Pending_hits = 79, Reservation_fails = 84
L2_cache_bank[10]: Access = 2772, Miss = 206, Miss_rate = 0.074, Pending_hits = 78, Reservation_fails = 0
L2_cache_bank[11]: Access = 2698, Miss = 207, Miss_rate = 0.077, Pending_hits = 70, Reservation_fails = 116
L2_cache_bank[12]: Access = 2839, Miss = 208, Miss_rate = 0.073, Pending_hits = 75, Reservation_fails = 189
L2_cache_bank[13]: Access = 2963, Miss = 206, Miss_rate = 0.070, Pending_hits = 81, Reservation_fails = 0
L2_cache_bank[14]: Access = 2740, Miss = 206, Miss_rate = 0.075, Pending_hits = 79, Reservation_fails = 0
L2_cache_bank[15]: Access = 2572, Miss = 207, Miss_rate = 0.080, Pending_hits = 86, Reservation_fails = 222
L2_total_cache_accesses = 44638
L2_total_cache_misses = 3315
L2_total_cache_miss_rate = 0.0743
L2_total_cache_pending_hits = 1324
L2_total_cache_reservation_fails = 1342
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7981
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1283
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1664
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 275
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 31896
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1630
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 109
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 40
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 20
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1067
L2_cache_data_port_util = 0.170
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=89056
icnt_total_pkts_simt_to_mem=146486
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.3605
	minimum = 6
	maximum = 128
Network latency average = 9.72328
	minimum = 6
	maximum = 128
Slowest packet = 87262
Flit latency average = 8.25619
	minimum = 6
	maximum = 124
Slowest flit = 229424
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00905605
	minimum = 0 (at node 2)
	maximum = 0.0563255 (at node 0)
Accepted packet rate average = 0.00905605
	minimum = 0 (at node 2)
	maximum = 0.0563255 (at node 0)
Injected flit rate average = 0.0271681
	minimum = 0 (at node 2)
	maximum = 0.259758 (at node 0)
Accepted flit rate average= 0.0271681
	minimum = 0 (at node 2)
	maximum = 0.0781945 (at node 0)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.9685 (5 samples)
	minimum = 6 (5 samples)
	maximum = 172.2 (5 samples)
Network latency average = 14.1191 (5 samples)
	minimum = 6 (5 samples)
	maximum = 157.2 (5 samples)
Flit latency average = 12.7251 (5 samples)
	minimum = 6 (5 samples)
	maximum = 154 (5 samples)
Fragmentation average = 0.00139414 (5 samples)
	minimum = 0 (5 samples)
	maximum = 49.8 (5 samples)
Injected packet rate average = 0.0377256 (5 samples)
	minimum = 0.0271039 (5 samples)
	maximum = 0.0645986 (5 samples)
Accepted packet rate average = 0.0377256 (5 samples)
	minimum = 0.0271039 (5 samples)
	maximum = 0.0645986 (5 samples)
Injected flit rate average = 0.101027 (5 samples)
	minimum = 0.0520466 (5 samples)
	maximum = 0.235143 (5 samples)
Accepted flit rate average = 0.101027 (5 samples)
	minimum = 0.056822 (5 samples)
	maximum = 0.163348 (5 samples)
Injected packet size average = 2.67795 (5 samples)
Accepted packet size average = 2.67795 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 25 sec (25 sec)
gpgpu_simulation_rate = 197185 (inst/sec)
gpgpu_simulation_rate = 1873 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402dc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13fc_gpu_kernelPfS_S_iii' to stream 0, gridDim= (7,8,1) blockDim = (8,8,1) 
kernel '_Z13fc_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,46842)
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,46842)
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,46842)
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,46842)
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,46842)
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,46842)
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,46842)
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,46842)
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,46842)
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,46842)
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,46842)
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,46842)
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,46842)
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,46842)
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,46842)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,46842)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,46842)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,46842)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,46842)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,46842)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,46842)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,46842)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,46842)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,46842)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,46842)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,46842)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,46842)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,46842)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,46842)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,46842)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,46842)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,46842)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,46842)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,46842)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,46842)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,46842)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,46842)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,46842)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,46842)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,46842)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,46842)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,46842)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,46842)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,46842)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,46842)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,46842)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,46842)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,46842)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,46842)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,46842)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,46842)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,46842)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,46842)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,46842)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,46842)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,46842)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(3,1,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 47342  inst.: 5072908 (ipc=286.5) sim_rate=202916 (inst/sec) elapsed = 0:0:00:25 / Fri Jul 27 16:43:27 2018
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(2,5,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 48342  inst.: 5142756 (ipc=142.1) sim_rate=197798 (inst/sec) elapsed = 0:0:00:26 / Fri Jul 27 16:43:28 2018
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(3,0,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 49842  inst.: 5277084 (ipc=115.8) sim_rate=195447 (inst/sec) elapsed = 0:0:00:27 / Fri Jul 27 16:43:29 2018
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(3,6,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 50842  inst.: 5377316 (ipc=111.9) sim_rate=192047 (inst/sec) elapsed = 0:0:00:28 / Fri Jul 27 16:43:30 2018
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(4,3,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 51842  inst.: 5466924 (ipc=107.5) sim_rate=188514 (inst/sec) elapsed = 0:0:00:29 / Fri Jul 27 16:43:31 2018
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(2,4,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 52842  inst.: 5558572 (ipc=104.8) sim_rate=185285 (inst/sec) elapsed = 0:0:00:30 / Fri Jul 27 16:43:32 2018
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(5,6,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 54342  inst.: 5699508 (ipc=102.6) sim_rate=183855 (inst/sec) elapsed = 0:0:00:31 / Fri Jul 27 16:43:33 2018
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(4,4,0) tid=(7,6,0)
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(4,4,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 55842  inst.: 5844108 (ipc=101.6) sim_rate=182628 (inst/sec) elapsed = 0:0:00:32 / Fri Jul 27 16:43:34 2018
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(1,1,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 57342  inst.: 5978772 (ipc=99.9) sim_rate=181174 (inst/sec) elapsed = 0:0:00:33 / Fri Jul 27 16:43:35 2018
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(4,1,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 58342  inst.: 6062116 (ipc=98.5) sim_rate=178297 (inst/sec) elapsed = 0:0:00:34 / Fri Jul 27 16:43:36 2018
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(0,1,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 59842  inst.: 6206060 (ipc=98.2) sim_rate=177316 (inst/sec) elapsed = 0:0:00:35 / Fri Jul 27 16:43:37 2018
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(3,3,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 60842  inst.: 6300236 (ipc=97.9) sim_rate=175006 (inst/sec) elapsed = 0:0:00:36 / Fri Jul 27 16:43:38 2018
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(3,5,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 61842  inst.: 6393300 (ipc=97.6) sim_rate=172791 (inst/sec) elapsed = 0:0:00:37 / Fri Jul 27 16:43:39 2018
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(4,6,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 62342  inst.: 6437500 (ipc=97.3) sim_rate=169407 (inst/sec) elapsed = 0:0:00:38 / Fri Jul 27 16:43:40 2018
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(0,3,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 63342  inst.: 6533204 (ipc=97.2) sim_rate=167518 (inst/sec) elapsed = 0:0:00:39 / Fri Jul 27 16:43:41 2018
GPGPU-Sim uArch: cycles simulated: 63842  inst.: 6578564 (ipc=97.0) sim_rate=164464 (inst/sec) elapsed = 0:0:00:40 / Fri Jul 27 16:43:42 2018
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(5,3,0) tid=(7,3,0)
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(0,1,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 65342  inst.: 6717484 (ipc=96.6) sim_rate=163841 (inst/sec) elapsed = 0:0:00:41 / Fri Jul 27 16:43:43 2018
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(1,3,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 66842  inst.: 6853772 (ipc=96.2) sim_rate=163185 (inst/sec) elapsed = 0:0:00:42 / Fri Jul 27 16:43:44 2018
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(0,1,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 68342  inst.: 6990532 (ipc=95.9) sim_rate=162570 (inst/sec) elapsed = 0:0:00:43 / Fri Jul 27 16:43:45 2018
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(0,4,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 69342  inst.: 7084212 (ipc=95.8) sim_rate=161004 (inst/sec) elapsed = 0:0:00:44 / Fri Jul 27 16:43:46 2018
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(3,7,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 70342  inst.: 7173796 (ipc=95.5) sim_rate=159417 (inst/sec) elapsed = 0:0:00:45 / Fri Jul 27 16:43:47 2018
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(2,1,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 71342  inst.: 7268156 (ipc=95.4) sim_rate=158003 (inst/sec) elapsed = 0:0:00:46 / Fri Jul 27 16:43:48 2018
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(1,6,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 72342  inst.: 7360748 (ipc=95.3) sim_rate=156611 (inst/sec) elapsed = 0:0:00:47 / Fri Jul 27 16:43:49 2018
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(0,5,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 73342  inst.: 7458892 (ipc=95.4) sim_rate=155393 (inst/sec) elapsed = 0:0:00:48 / Fri Jul 27 16:43:50 2018
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(4,4,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 74842  inst.: 7594212 (ipc=95.2) sim_rate=154983 (inst/sec) elapsed = 0:0:00:49 / Fri Jul 27 16:43:51 2018
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(0,7,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 75842  inst.: 7687708 (ipc=95.1) sim_rate=153754 (inst/sec) elapsed = 0:0:00:50 / Fri Jul 27 16:43:52 2018
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(4,6,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 76842  inst.: 7776276 (ipc=94.9) sim_rate=152476 (inst/sec) elapsed = 0:0:00:51 / Fri Jul 27 16:43:53 2018
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(0,4,0) tid=(7,2,0)
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(3,5,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 78342  inst.: 7914828 (ipc=94.8) sim_rate=152208 (inst/sec) elapsed = 0:0:00:52 / Fri Jul 27 16:43:54 2018
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(5,6,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 79842  inst.: 8061980 (ipc=94.9) sim_rate=152112 (inst/sec) elapsed = 0:0:00:53 / Fri Jul 27 16:43:55 2018
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(0,5,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 80842  inst.: 8147836 (ipc=94.7) sim_rate=150885 (inst/sec) elapsed = 0:0:00:54 / Fri Jul 27 16:43:56 2018
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(1,3,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 82342  inst.: 8288340 (ipc=94.6) sim_rate=150697 (inst/sec) elapsed = 0:0:00:55 / Fri Jul 27 16:43:57 2018
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(5,4,0) tid=(7,4,0)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(4,2,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 83842  inst.: 8429284 (ipc=94.6) sim_rate=150522 (inst/sec) elapsed = 0:0:00:56 / Fri Jul 27 16:43:58 2018
GPGPU-Sim uArch: cycles simulated: 84342  inst.: 8476780 (ipc=94.6) sim_rate=148715 (inst/sec) elapsed = 0:0:00:57 / Fri Jul 27 16:43:59 2018
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(0,6,0) tid=(7,0,0)
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(4,6,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 85842  inst.: 8616252 (ipc=94.5) sim_rate=148556 (inst/sec) elapsed = 0:0:00:58 / Fri Jul 27 16:44:00 2018
GPGPU-Sim uArch: cycles simulated: 86842  inst.: 8712268 (ipc=94.6) sim_rate=147665 (inst/sec) elapsed = 0:0:00:59 / Fri Jul 27 16:44:01 2018
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(3,1,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 87842  inst.: 8807468 (ipc=94.6) sim_rate=146791 (inst/sec) elapsed = 0:0:01:00 / Fri Jul 27 16:44:02 2018
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(1,2,0) tid=(7,6,0)
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(1,4,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 89342  inst.: 8938964 (ipc=94.3) sim_rate=146540 (inst/sec) elapsed = 0:0:01:01 / Fri Jul 27 16:44:03 2018
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(0,1,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 90842  inst.: 9084756 (ipc=94.4) sim_rate=146528 (inst/sec) elapsed = 0:0:01:02 / Fri Jul 27 16:44:04 2018
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(3,7,0) tid=(7,4,0)
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(4,4,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 92342  inst.: 9221436 (ipc=94.3) sim_rate=146372 (inst/sec) elapsed = 0:0:01:03 / Fri Jul 27 16:44:05 2018
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(3,0,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 94342  inst.: 9413324 (ipc=94.4) sim_rate=147083 (inst/sec) elapsed = 0:0:01:04 / Fri Jul 27 16:44:06 2018
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(1,4,0) tid=(7,5,0)
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(5,6,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 95842  inst.: 9551452 (ipc=94.3) sim_rate=146945 (inst/sec) elapsed = 0:0:01:05 / Fri Jul 27 16:44:07 2018
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(2,0,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 97342  inst.: 9689580 (ipc=94.3) sim_rate=146811 (inst/sec) elapsed = 0:0:01:06 / Fri Jul 27 16:44:08 2018
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(0,0,0) tid=(7,7,0)
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(1,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 98842  inst.: 9836580 (ipc=94.4) sim_rate=146814 (inst/sec) elapsed = 0:0:01:07 / Fri Jul 27 16:44:09 2018
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(4,2,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 100342  inst.: 9972636 (ipc=94.3) sim_rate=146656 (inst/sec) elapsed = 0:0:01:08 / Fri Jul 27 16:44:10 2018
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(2,6,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 101842  inst.: 10113444 (ipc=94.3) sim_rate=146571 (inst/sec) elapsed = 0:0:01:09 / Fri Jul 27 16:44:11 2018
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(0,2,0) tid=(7,1,0)
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(5,2,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 103342  inst.: 10255620 (ipc=94.3) sim_rate=146508 (inst/sec) elapsed = 0:0:01:10 / Fri Jul 27 16:44:12 2018
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(4,0,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 104842  inst.: 10392916 (ipc=94.2) sim_rate=146379 (inst/sec) elapsed = 0:0:01:11 / Fri Jul 27 16:44:13 2018
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(1,5,0) tid=(7,0,0)
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(3,0,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 106842  inst.: 10581388 (ipc=94.2) sim_rate=146963 (inst/sec) elapsed = 0:0:01:12 / Fri Jul 27 16:44:14 2018
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(4,4,0) tid=(7,0,0)
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(2,7,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 108342  inst.: 10717132 (ipc=94.1) sim_rate=146810 (inst/sec) elapsed = 0:0:01:13 / Fri Jul 27 16:44:15 2018
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(0,7,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 109842  inst.: 10853404 (ipc=94.0) sim_rate=146667 (inst/sec) elapsed = 0:0:01:14 / Fri Jul 27 16:44:16 2018
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(0,4,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 111342  inst.: 10991340 (ipc=94.0) sim_rate=146551 (inst/sec) elapsed = 0:0:01:15 / Fri Jul 27 16:44:17 2018
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(0,7,0) tid=(7,1,0)
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(3,6,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 112842  inst.: 11129716 (ipc=93.9) sim_rate=146443 (inst/sec) elapsed = 0:0:01:16 / Fri Jul 27 16:44:18 2018
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(2,7,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 114342  inst.: 11268988 (ipc=93.9) sim_rate=146350 (inst/sec) elapsed = 0:0:01:17 / Fri Jul 27 16:44:19 2018
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(3,5,0) tid=(7,0,0)
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(1,1,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 116342  inst.: 11454772 (ipc=93.9) sim_rate=146856 (inst/sec) elapsed = 0:0:01:18 / Fri Jul 27 16:44:20 2018
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(2,3,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 117842  inst.: 11586884 (ipc=93.8) sim_rate=146669 (inst/sec) elapsed = 0:0:01:19 / Fri Jul 27 16:44:21 2018
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(1,5,0) tid=(7,3,0)
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(3,5,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 119342  inst.: 11733260 (ipc=93.8) sim_rate=146665 (inst/sec) elapsed = 0:0:01:20 / Fri Jul 27 16:44:22 2018
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(2,4,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 120842  inst.: 11865764 (ipc=93.7) sim_rate=146490 (inst/sec) elapsed = 0:0:01:21 / Fri Jul 27 16:44:23 2018
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(5,6,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 122342  inst.: 12004740 (ipc=93.7) sim_rate=146399 (inst/sec) elapsed = 0:0:01:22 / Fri Jul 27 16:44:24 2018
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(2,4,0) tid=(7,4,0)
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(1,7,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 123842  inst.: 12149556 (ipc=93.8) sim_rate=146380 (inst/sec) elapsed = 0:0:01:23 / Fri Jul 27 16:44:25 2018
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(5,2,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 125342  inst.: 12287028 (ipc=93.7) sim_rate=146274 (inst/sec) elapsed = 0:0:01:24 / Fri Jul 27 16:44:26 2018
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(2,1,0) tid=(7,6,0)
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(3,3,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 127342  inst.: 12476692 (ipc=93.8) sim_rate=146784 (inst/sec) elapsed = 0:0:01:25 / Fri Jul 27 16:44:27 2018
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(5,1,0) tid=(7,7,0)
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(1,5,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 128842  inst.: 12618364 (ipc=93.8) sim_rate=146725 (inst/sec) elapsed = 0:0:01:26 / Fri Jul 27 16:44:28 2018
GPGPU-Sim uArch: cycles simulated: 129842  inst.: 12708252 (ipc=93.7) sim_rate=146071 (inst/sec) elapsed = 0:0:01:27 / Fri Jul 27 16:44:29 2018
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(5,4,0) tid=(7,6,0)
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(4,4,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 131342  inst.: 12850604 (ipc=93.7) sim_rate=146029 (inst/sec) elapsed = 0:0:01:28 / Fri Jul 27 16:44:30 2018
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(4,7,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 132842  inst.: 12992916 (ipc=93.8) sim_rate=145987 (inst/sec) elapsed = 0:0:01:29 / Fri Jul 27 16:44:31 2018
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(3,5,0) tid=(7,6,0)
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(1,1,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 134342  inst.: 13132820 (ipc=93.8) sim_rate=145920 (inst/sec) elapsed = 0:0:01:30 / Fri Jul 27 16:44:32 2018
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(2,7,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 135842  inst.: 13275548 (ipc=93.8) sim_rate=145885 (inst/sec) elapsed = 0:0:01:31 / Fri Jul 27 16:44:33 2018
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(0,3,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 136842  inst.: 13366604 (ipc=93.7) sim_rate=145289 (inst/sec) elapsed = 0:0:01:32 / Fri Jul 27 16:44:34 2018
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(1,2,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 137842  inst.: 13460620 (ipc=93.7) sim_rate=144737 (inst/sec) elapsed = 0:0:01:33 / Fri Jul 27 16:44:35 2018
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(4,3,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 138842  inst.: 13550388 (ipc=93.7) sim_rate=144153 (inst/sec) elapsed = 0:0:01:34 / Fri Jul 27 16:44:36 2018
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(2,6,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 139842  inst.: 13644796 (ipc=93.7) sim_rate=143629 (inst/sec) elapsed = 0:0:01:35 / Fri Jul 27 16:44:37 2018
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(3,7,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 140842  inst.: 13741244 (ipc=93.7) sim_rate=143137 (inst/sec) elapsed = 0:0:01:36 / Fri Jul 27 16:44:38 2018
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(1,0,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 142342  inst.: 13881540 (ipc=93.7) sim_rate=143108 (inst/sec) elapsed = 0:0:01:37 / Fri Jul 27 16:44:39 2018
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(4,0,0) tid=(7,0,0)
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(2,0,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 143842  inst.: 14019316 (ipc=93.7) sim_rate=143054 (inst/sec) elapsed = 0:0:01:38 / Fri Jul 27 16:44:40 2018
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(1,0,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 145342  inst.: 14160036 (ipc=93.7) sim_rate=143030 (inst/sec) elapsed = 0:0:01:39 / Fri Jul 27 16:44:41 2018
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(0,5,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 146342  inst.: 14255636 (ipc=93.7) sim_rate=142556 (inst/sec) elapsed = 0:0:01:40 / Fri Jul 27 16:44:42 2018
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(4,5,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 147842  inst.: 14391348 (ipc=93.7) sim_rate=142488 (inst/sec) elapsed = 0:0:01:41 / Fri Jul 27 16:44:43 2018
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(6,5,0) tid=(1,7,0)
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(3,1,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 149342  inst.: 14535204 (ipc=93.7) sim_rate=142502 (inst/sec) elapsed = 0:0:01:42 / Fri Jul 27 16:44:44 2018
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(2,5,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 150842  inst.: 14672812 (ipc=93.7) sim_rate=142454 (inst/sec) elapsed = 0:0:01:43 / Fri Jul 27 16:44:45 2018
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(3,7,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 152342  inst.: 14813732 (ipc=93.7) sim_rate=142439 (inst/sec) elapsed = 0:0:01:44 / Fri Jul 27 16:44:46 2018
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(1,4,0) tid=(7,6,0)
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(5,2,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 153842  inst.: 14945212 (ipc=93.6) sim_rate=142335 (inst/sec) elapsed = 0:0:01:45 / Fri Jul 27 16:44:47 2018
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(2,5,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 155342  inst.: 15089388 (ipc=93.6) sim_rate=142352 (inst/sec) elapsed = 0:0:01:46 / Fri Jul 27 16:44:48 2018
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(2,1,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 156342  inst.: 15179932 (ipc=93.6) sim_rate=141868 (inst/sec) elapsed = 0:0:01:47 / Fri Jul 27 16:44:49 2018
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(3,0,0) tid=(7,5,0)
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(4,6,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 157842  inst.: 15321388 (ipc=93.6) sim_rate=141864 (inst/sec) elapsed = 0:0:01:48 / Fri Jul 27 16:44:50 2018
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(1,2,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 159342  inst.: 15466636 (ipc=93.7) sim_rate=141895 (inst/sec) elapsed = 0:0:01:49 / Fri Jul 27 16:44:51 2018
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(0,5,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 160842  inst.: 15609156 (ipc=93.7) sim_rate=141901 (inst/sec) elapsed = 0:0:01:50 / Fri Jul 27 16:44:52 2018
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(5,7,0) tid=(7,0,0)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(2,6,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 162342  inst.: 15746636 (ipc=93.7) sim_rate=141861 (inst/sec) elapsed = 0:0:01:51 / Fri Jul 27 16:44:53 2018
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(5,7,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 163842  inst.: 15893940 (ipc=93.7) sim_rate=141910 (inst/sec) elapsed = 0:0:01:52 / Fri Jul 27 16:44:54 2018
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(0,1,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 164842  inst.: 15975996 (ipc=93.6) sim_rate=141380 (inst/sec) elapsed = 0:0:01:53 / Fri Jul 27 16:44:55 2018
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(2,4,0) tid=(7,3,0)
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(0,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 166342  inst.: 16117860 (ipc=93.6) sim_rate=141384 (inst/sec) elapsed = 0:0:01:54 / Fri Jul 27 16:44:56 2018
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(1,1,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 167842  inst.: 16256724 (ipc=93.6) sim_rate=141362 (inst/sec) elapsed = 0:0:01:55 / Fri Jul 27 16:44:57 2018
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(1,2,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 169342  inst.: 16395060 (ipc=93.6) sim_rate=141336 (inst/sec) elapsed = 0:0:01:56 / Fri Jul 27 16:44:58 2018
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(0,3,0) tid=(7,6,0)
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(3,0,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 170842  inst.: 16534724 (ipc=93.6) sim_rate=141322 (inst/sec) elapsed = 0:0:01:57 / Fri Jul 27 16:44:59 2018
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(3,4,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 172342  inst.: 16674620 (ipc=93.6) sim_rate=141310 (inst/sec) elapsed = 0:0:01:58 / Fri Jul 27 16:45:00 2018
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(1,7,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 173842  inst.: 16809780 (ipc=93.5) sim_rate=141258 (inst/sec) elapsed = 0:0:01:59 / Fri Jul 27 16:45:01 2018
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(3,4,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 174842  inst.: 16903044 (ipc=93.5) sim_rate=140858 (inst/sec) elapsed = 0:0:02:00 / Fri Jul 27 16:45:02 2018
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(3,2,0) tid=(7,6,0)
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(5,0,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 176342  inst.: 17042092 (ipc=93.5) sim_rate=140843 (inst/sec) elapsed = 0:0:02:01 / Fri Jul 27 16:45:03 2018
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(5,4,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 177842  inst.: 17183804 (ipc=93.5) sim_rate=140850 (inst/sec) elapsed = 0:0:02:02 / Fri Jul 27 16:45:04 2018
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(4,7,0) tid=(7,3,0)
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(1,1,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 179342  inst.: 17327140 (ipc=93.6) sim_rate=140871 (inst/sec) elapsed = 0:0:02:03 / Fri Jul 27 16:45:05 2018
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(2,1,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 180842  inst.: 17474076 (ipc=93.6) sim_rate=140919 (inst/sec) elapsed = 0:0:02:04 / Fri Jul 27 16:45:06 2018
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(4,3,0) tid=(7,7,0)
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(1,0,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 182342  inst.: 17619244 (ipc=93.7) sim_rate=140953 (inst/sec) elapsed = 0:0:02:05 / Fri Jul 27 16:45:07 2018
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(1,7,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 183842  inst.: 17752188 (ipc=93.6) sim_rate=140890 (inst/sec) elapsed = 0:0:02:06 / Fri Jul 27 16:45:08 2018
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(4,5,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 185342  inst.: 17892484 (ipc=93.6) sim_rate=140885 (inst/sec) elapsed = 0:0:02:07 / Fri Jul 27 16:45:09 2018
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(0,4,0) tid=(7,1,0)
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(1,7,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 186842  inst.: 18033804 (ipc=93.6) sim_rate=140889 (inst/sec) elapsed = 0:0:02:08 / Fri Jul 27 16:45:10 2018
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(3,0,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 187842  inst.: 18128804 (ipc=93.6) sim_rate=140533 (inst/sec) elapsed = 0:0:02:09 / Fri Jul 27 16:45:11 2018
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(5,1,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 189342  inst.: 18269484 (ipc=93.6) sim_rate=140534 (inst/sec) elapsed = 0:0:02:10 / Fri Jul 27 16:45:12 2018
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(4,4,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 190842  inst.: 18408612 (ipc=93.6) sim_rate=140523 (inst/sec) elapsed = 0:0:02:11 / Fri Jul 27 16:45:13 2018
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(4,3,0) tid=(7,1,0)
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(5,2,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 192342  inst.: 18548428 (ipc=93.6) sim_rate=140518 (inst/sec) elapsed = 0:0:02:12 / Fri Jul 27 16:45:14 2018
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(3,0,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 193342  inst.: 18644668 (ipc=93.6) sim_rate=140185 (inst/sec) elapsed = 0:0:02:13 / Fri Jul 27 16:45:15 2018
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(5,4,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 194842  inst.: 18782756 (ipc=93.6) sim_rate=140169 (inst/sec) elapsed = 0:0:02:14 / Fri Jul 27 16:45:16 2018
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(0,4,0) tid=(7,1,0)
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(2,5,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 196342  inst.: 18924428 (ipc=93.6) sim_rate=140180 (inst/sec) elapsed = 0:0:02:15 / Fri Jul 27 16:45:17 2018
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(4,5,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 198342  inst.: 19109404 (ipc=93.6) sim_rate=140510 (inst/sec) elapsed = 0:0:02:16 / Fri Jul 27 16:45:18 2018
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(0,5,0) tid=(7,2,0)
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(5,6,0) tid=(7,4,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (152687,46842), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (152691,46842), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (152737,46842), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (152743,46842), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (152758,46842), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (152832,46842), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (152836,46842), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (152841,46842), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (152847,46842), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (152857,46842), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (152862,46842), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (152866,46842), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (152877,46842), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (152892,46842), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (152899,46842), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (152906,46842), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (152913,46842), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (152919,46842), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (152946,46842), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (152946,46842), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (152962,46842), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (152971,46842), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (152975,46842), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (152982,46842), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (152986,46842), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (152992,46842), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 199842  inst.: 19242292 (ipc=93.5) sim_rate=140454 (inst/sec) elapsed = 0:0:02:17 / Fri Jul 27 16:45:19 2018
GPGPU-Sim uArch: Shader 4 finished CTA #2 (153010,46842), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (153028,46842), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (153050,46842), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (153074,46842), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (153075,46842), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (153079,46842), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (153109,46842), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (153112,46842), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (153121,46842), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (153127,46842), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (153154,46842), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (153174,46842), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (153175,46842), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (153190,46842), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(6,2,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 203342  inst.: 19335420 (ipc=92.0) sim_rate=140111 (inst/sec) elapsed = 0:0:02:18 / Fri Jul 27 16:45:20 2018
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(5,0,0) tid=(7,4,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (160849,46842), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (160864,46842), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (160909,46842), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (161086,46842), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (161098,46842), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (161104,46842), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (161149,46842), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (161164,46842), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 208842  inst.: 19463628 (ipc=89.7) sim_rate=140026 (inst/sec) elapsed = 0:0:02:19 / Fri Jul 27 16:45:21 2018
GPGPU-Sim uArch: Shader 12 finished CTA #0 (162824,46842), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (162845,46842), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (162893,46842), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (162907,46842), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (163533,46842), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (163554,46842), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (163590,46842), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (163614,46842), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z13fc_gpu_kernelPfS_S_iii' finished on shader 5.
kernel_name = _Z13fc_gpu_kernelPfS_S_iii 
kernel_launch_uid = 6 
gpu_sim_cycle = 163615
gpu_sim_insn = 14548864
gpu_ipc =      88.9213
gpu_tot_sim_cycle = 210457
gpu_tot_sim_insn = 19478500
gpu_tot_ipc =      92.5533
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 13978
gpu_stall_icnt2sh    = 67671
gpu_total_sim_rate=140133

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 383814
	L1I_total_cache_misses = 2416
	L1I_total_cache_miss_rate = 0.0063
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 36538, Miss = 18350, Miss_rate = 0.502, Pending_hits = 2710, Reservation_fails = 27295
	L1D_cache_core[1]: Access = 37010, Miss = 18819, Miss_rate = 0.508, Pending_hits = 2834, Reservation_fails = 32903
	L1D_cache_core[2]: Access = 45520, Miss = 23076, Miss_rate = 0.507, Pending_hits = 3878, Reservation_fails = 47936
	L1D_cache_core[3]: Access = 44800, Miss = 22973, Miss_rate = 0.513, Pending_hits = 3549, Reservation_fails = 56128
	L1D_cache_core[4]: Access = 44944, Miss = 23025, Miss_rate = 0.512, Pending_hits = 3617, Reservation_fails = 54670
	L1D_cache_core[5]: Access = 44685, Miss = 22570, Miss_rate = 0.505, Pending_hits = 3704, Reservation_fails = 56857
	L1D_cache_core[6]: Access = 44185, Miss = 23153, Miss_rate = 0.524, Pending_hits = 3614, Reservation_fails = 60456
	L1D_cache_core[7]: Access = 43698, Miss = 22523, Miss_rate = 0.515, Pending_hits = 3659, Reservation_fails = 60800
	L1D_cache_core[8]: Access = 44470, Miss = 22875, Miss_rate = 0.514, Pending_hits = 3727, Reservation_fails = 48874
	L1D_cache_core[9]: Access = 45104, Miss = 22992, Miss_rate = 0.510, Pending_hits = 3717, Reservation_fails = 51654
	L1D_cache_core[10]: Access = 45122, Miss = 23082, Miss_rate = 0.512, Pending_hits = 3715, Reservation_fails = 53431
	L1D_cache_core[11]: Access = 46480, Miss = 23442, Miss_rate = 0.504, Pending_hits = 3672, Reservation_fails = 53672
	L1D_cache_core[12]: Access = 44704, Miss = 22008, Miss_rate = 0.492, Pending_hits = 3726, Reservation_fails = 54192
	L1D_cache_core[13]: Access = 34822, Miss = 16978, Miss_rate = 0.488, Pending_hits = 2744, Reservation_fails = 35891
	L1D_cache_core[14]: Access = 36527, Miss = 17863, Miss_rate = 0.489, Pending_hits = 2783, Reservation_fails = 31991
	L1D_total_cache_accesses = 638609
	L1D_total_cache_misses = 323729
	L1D_total_cache_miss_rate = 0.5069
	L1D_total_cache_pending_hits = 51649
	L1D_total_cache_reservation_fails = 726750
	L1D_cache_data_port_util = 0.095
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 6680
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0671
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 260564
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 51542
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32977
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 216976
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6232
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2667
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 107
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 290752
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 509774
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 381398
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2416
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
5809, 5809, 5809, 5809, 5809, 5809, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 1262, 990, 990, 
gpgpu_n_tot_thrd_icount = 22126272
gpgpu_n_tot_w_icount = 691446
gpgpu_n_stall_shd_mem = 1159679
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 32977
gpgpu_n_mem_write_global = 293526
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3871680
gpgpu_n_store_insn = 1951680
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 198400
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1159679
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1509231	W0_Idle:115289	W0_Scoreboard:3205992	W1:22	W2:32	W3:44	W4:66	W5:68	W6:66	W7:44	W8:72466	W9:30	W10:28	W11:32	W12:22	W13:8	W14:6	W15:12	W16:38160	W17:4	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:580336
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 263816 {8:32977,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19687344 {40:161504,72:73872,136:58150,}
traffic_breakdown_coretomem[INST_ACC_R] = 1352 {8:169,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4484872 {136:32977,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2348208 {8:293526,}
traffic_breakdown_memtocore[INST_ACC_R] = 22984 {136:169,}
maxmrqlatency = 159 
maxdqlatency = 0 
maxmflatency = 731 
averagemflatency = 194 
max_icnt2mem_latency = 463 
max_icnt2sh_latency = 210456 
mrq_lat_table:3868 	499 	1385 	411 	472 	156 	32 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	309880 	16401 	237 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	20294 	45643 	133999 	124235 	2354 	162 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	12500 	16693 	3585 	212 	2 	0 	0 	0 	103 	337 	7179 	23431 	31982 	109798 	120696 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	370 	41 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         2        22        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0        22        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0        22        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0        22        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0        22        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0        22        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        30         0        22        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        30        34        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        30        34        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0        34        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        36         0        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        36         0        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         1         0        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         2         0        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         2         0        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      2920      2216      1344      1565      2460      2958      1453      1013       468       455       941      6906         0      1265         0         0 
dram[1]:      2636      3016      1378      1570      2456      2908      1571      1009       606       452      5027     11480         0         0         0         0 
dram[2]:      2640      3378      1377      1562      2452      2896      1696       999       602       451      5456     11873         0         0         0         0 
dram[3]:      2643      3394      1386      1570      2740      2992      1751       996       459       448      5821     12229         0         0         0         0 
dram[4]:      2652      3413      1450      1419      2730      2438      1763      1003       458       489      6185     12632         0         0         0         0 
dram[5]:      2648      3419      1415      1418      2543      2434      1759      1000       454       485      6578     13068         0         0         0         0 
dram[6]:      2652      3440      1407      1416      2538      2430      1767      1039       468       451      1138       456         0         0         0         0 
dram[7]:      2664      3455      1537      1443      2506      2464      1770      1763       573       443       799       972         0         0         0         0 
dram[8]:      2668      3490      1558      1559      2502      2450      1773      1306       582       443      3261      1496         0         0         0         0 
dram[9]:      2673      3512      1408      1596      2844      2446      1781      1425       452       439      8222      1921         0         0         0         0 
dram[10]:      2618      3126      1365      1377      2832      2442      1714      1552       451       459      8640      2304         0         0         0         0 
dram[11]:      2622      3549      1666      1374      2945      2498      1718      1675       447       455      9006      2710         0         0         0         0 
dram[12]:      3243      3567      1533      1767      2891      2494      1726      1731       475       448      9417      3097         0         0         0         0 
dram[13]:      3028      3603      1357      1377      2879      2476      1742      1735       468       447      9815      3473         0         0         0         0 
dram[14]:      2755      3608      1352      1374      2866      2468       962      1728       464       443       825       964         0         0         0         0 
dram[15]:      1661      3638      1873      1340      2969      2487       979      1738       588       459       740       849      1273         0         0         0 
average row accesses per activate:
dram[0]: 37.000000 18.000000 15.333333 15.333333 60.000000 62.000000 14.000000 12.000000 28.000000 30.000000 30.000000 30.000000      -nan  1.000000      -nan      -nan 
dram[1]: 34.000000 34.000000 15.333333 15.333333 60.000000 62.000000 14.000000 12.000000 28.000000 30.000000 30.000000 30.000000      -nan      -nan      -nan      -nan 
dram[2]: 34.000000 34.000000 15.333333 15.333333 60.000000 62.000000 14.000000 12.000000 28.000000 30.000000 30.000000 30.000000      -nan      -nan      -nan      -nan 
dram[3]: 34.000000 34.000000 15.333333 15.333333 60.000000 62.000000 14.000000 12.000000 28.000000 30.000000 30.000000 30.000000      -nan      -nan      -nan      -nan 
dram[4]: 34.000000 34.000000 15.333333 15.666667 60.000000 62.000000 14.000000 12.000000 28.000000 30.000000 30.000000 30.000000      -nan      -nan      -nan      -nan 
dram[5]: 34.000000 34.000000 15.333333 15.333333 60.000000 62.000000 14.000000 12.000000 28.000000 30.000000 30.000000 30.000000      -nan      -nan      -nan      -nan 
dram[6]: 11.666667 34.000000 15.333333 15.333333 60.000000 62.000000 14.000000 12.000000 28.000000 30.000000 30.000000 30.000000      -nan      -nan      -nan      -nan 
dram[7]: 12.000000 18.000000 14.666667 15.333333 60.000000 62.000000 14.000000 10.000000 28.000000 30.000000 30.000000 30.000000      -nan      -nan      -nan      -nan 
dram[8]: 11.666667 18.000000 16.000000 15.333333 60.000000 62.000000 14.000000 10.000000 28.000000 30.000000 30.000000 30.000000      -nan      -nan      -nan      -nan 
dram[9]: 34.000000 18.000000 15.333333 15.333333 62.000000 62.000000 14.000000 10.000000 28.000000 30.000000 30.000000 30.000000      -nan      -nan      -nan      -nan 
dram[10]: 36.000000 34.000000 15.333333 15.333333 62.000000 62.000000 12.000000 10.000000 28.000000 30.000000 30.000000 30.000000      -nan      -nan      -nan      -nan 
dram[11]: 18.500000 34.000000 15.333333 15.333333 62.000000 62.000000 12.000000 10.000000 28.000000 30.000000 30.000000 30.000000      -nan      -nan      -nan      -nan 
dram[12]: 19.000000 34.000000 15.333333 15.333333 62.000000 62.000000 12.000000 10.000000 28.000000 30.000000 30.000000 30.000000      -nan      -nan      -nan      -nan 
dram[13]: 18.000000 34.000000 15.333333 15.333333 62.000000 62.000000 12.000000 10.000000 28.000000 30.000000 30.000000 28.000000      -nan      -nan      -nan      -nan 
dram[14]: 18.000000 34.000000 15.333333 15.333333 62.000000 62.000000 12.000000 10.000000 28.000000 30.000000 30.000000 28.000000      -nan      -nan      -nan      -nan 
dram[15]: 18.000000 34.000000 15.333333 15.333333 62.000000 62.000000 12.000000 10.000000 28.000000 30.000000 30.000000 28.000000  1.000000      -nan      -nan      -nan 
average row locality = 6827/273 = 25.007326
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        21        22        44        42        32        32         8         8        28        30        30        30         0         1         0         0 
dram[1]:        20        20        44        42        32        32         8         8        28        30        30        30         0         0         0         0 
dram[2]:        20        20        44        42        32        32         8         8        28        30        30        30         0         0         0         0 
dram[3]:        20        20        44        42        32        32         8         8        28        30        30        30         0         0         0         0 
dram[4]:        20        20        44        43        32        32         8         8        28        30        30        30         0         0         0         0 
dram[5]:        20        20        44        44        32        32         8         8        28        30        30        30         0         0         0         0 
dram[6]:        21        20        44        44        32        32         8         8        28        30        30        30         0         0         0         0 
dram[7]:        22        22        42        44        32        32         8         6        28        30        30        30         0         0         0         0 
dram[8]:        21        22        44        44        32        32         8         6        28        30        30        30         0         0         0         0 
dram[9]:        20        22        42        44        32        32         8         6        28        30        30        30         0         0         0         0 
dram[10]:        22        20        42        44        32        32         8         6        28        30        30        30         0         0         0         0 
dram[11]:        23        20        42        44        32        32         8         6        28        30        30        30         0         0         0         0 
dram[12]:        24        20        42        44        32        32         8         6        28        30        30        30         0         0         0         0 
dram[13]:        22        20        42        44        32        32         8         6        28        30        30        28         0         0         0         0 
dram[14]:        22        20        42        44        32        32         8         6        28        30        30        28         0         0         0         0 
dram[15]:        22        20        42        44        32        32         8         6        28        30        30        28         1         0         0         0 
total reads: 5197
min_bank_accesses = 0!
chip skew: 328/322 = 1.02
number of total write accesses:
dram[0]:        16        14         2         4        28        30         6         4         0         0         0         0         0         0         0         0 
dram[1]:        14        14         2         4        28        30         6         4         0         0         0         0         0         0         0         0 
dram[2]:        14        14         2         4        28        30         6         4         0         0         0         0         0         0         0         0 
dram[3]:        14        14         2         4        28        30         6         4         0         0         0         0         0         0         0         0 
dram[4]:        14        14         2         4        28        30         6         4         0         0         0         0         0         0         0         0 
dram[5]:        14        14         2         2        28        30         6         4         0         0         0         0         0         0         0         0 
dram[6]:        14        14         2         2        28        30         6         4         0         0         0         0         0         0         0         0 
dram[7]:        14        14         2         2        28        30         6         4         0         0         0         0         0         0         0         0 
dram[8]:        14        14         4         2        28        30         6         4         0         0         0         0         0         0         0         0 
dram[9]:        14        14         4         2        30        30         6         4         0         0         0         0         0         0         0         0 
dram[10]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
dram[11]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
dram[12]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
dram[13]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
dram[14]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
dram[15]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
total reads: 1630
min_bank_accesses = 0!
chip skew: 104/100 = 1.04
average mf latency per bank:
dram[0]:       2059      3612      5411      4642       147       138       150       181     74905     62763      3223      3208    none        3283    none      none  
dram[1]:       2509      3615      5096      4570       149       139       150       184     80887     67655      3122      3287    none      none      none      none  
dram[2]:       2640      3957      5617      5115       153       141       150       185     35497     60652      3207      3282    none      none      none      none  
dram[3]:       2134      3918      5503      4586       142       136       152       181     31088     68814      3114      3251    none      none      none      none  
dram[4]:       2806      3058      3919      3895       144       141       157       182     36978     72968      3163      3123    none      none      none      none  
dram[5]:       2195      3596      4666      3996       145       139       161       202     36034     64558      3078      3087    none      none      none      none  
dram[6]:       2421      3360      4542      4172       145       136       155       186     33517     59171      3597      3692    none      none      none      none  
dram[7]:       2314      3211      4361      4278       146       139       160       163     40037     68864      3409      4092    none      none      none      none  
dram[8]:       2035      3653      3926      3723       150       138       169       181     39909     62325      3206      3190    none      none      none      none  
dram[9]:       2754      3003      3867      4647       142       138       154       166     31959     60402      3190      3541    none      none      none      none  
dram[10]:       3011      3808      4177      4120       139       139       183       179     38379     74402      3395      3249    none      none      none      none  
dram[11]:       3440      3447      3518      3885       142       141       187       167     37417     67126      3311      3566    none      none      none      none  
dram[12]:       3163      3403      4062      4179       142       145       208       204     36632     56639      3445      3403    none      none      none      none  
dram[13]:       3223      3860      4628      3891       139       141       195       159     40235     65665      3224      3749    none      none      none      none  
dram[14]:       3586      3266      3665      4128       136       142       178       163     39967     69975      3742      3686    none      none      none      none  
dram[15]:       3066      3952      4115      3589       140       138       178       167     32632     61338      3365      3977      5895    none      none      none  
maximum mf latency per bank:
dram[0]:        515       456       519       535       448       313       280       308       530       623       488       386         0       361         0         0
dram[1]:        377       525       447       524       493       312       275       315       537       594       351       359         0         0         0         0
dram[2]:        440       502       489       540       501       337       274       333       573       524       351       333         0         0         0         0
dram[3]:        492       491       466       491       344       307       281       323       416       507       339       339         0         0         0         0
dram[4]:        490       396       523       526       341       320       322       343       527       593       353       361         0         0         0         0
dram[5]:        423       445       519       522       450       318       347       387       526       565       357       351         0         0         0         0
dram[6]:        443       477       514       508       367       292       332       352       698       731       524       692         0         0         0         0
dram[7]:        410       453       542       515       496       357       347       335       517       525       450       479         0         0         0         0
dram[8]:        481       491       572       603       533       365       393       381       544       677       330       345         0         0         0         0
dram[9]:        410       530       512       544       432       331       347       332       489       506       342       341         0         0         0         0
dram[10]:        437       610       528       664       323       339       303       375       422       459       361       355         0         0         0         0
dram[11]:        450       450       470       477       409       382       351       350       375       433       350       329         0         0         0         0
dram[12]:        420       418       542       578       361       544       394       407       408       442       352       334         0         0         0         0
dram[13]:        465       550       461       537       308       403       390       285       499       457       342       347         0         0         0         0
dram[14]:        484       568       541       645       323       367       298       315       532       452       396       379         0         0         0         0
dram[15]:        632       703       694       701       349       367       318       324       427       437       387       357       612         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=160246 n_nop=159357 n_act=19 n_pre=6 n_req=432 n_rd=656 n_write=208 bw_util=0.01078
n_activity=3985 dram_eff=0.4336
bk0: 42a 159902i bk1: 44a 159916i bk2: 88a 159942i bk3: 84a 159922i bk4: 64a 159614i bk5: 64a 159615i bk6: 16a 160104i bk7: 16a 160139i bk8: 56a 160120i bk9: 60a 160090i bk10: 60a 160118i bk11: 60a 160117i bk12: 0a 160244i bk13: 2a 160230i bk14: 0a 160245i bk15: 0a 160246i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00690813
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=160246 n_nop=159374 n_act=16 n_pre=4 n_req=426 n_rd=648 n_write=204 bw_util=0.01063
n_activity=3850 dram_eff=0.4426
bk0: 40a 159939i bk1: 40a 159946i bk2: 88a 159932i bk3: 84a 159882i bk4: 64a 159614i bk5: 64a 159546i bk6: 16a 160117i bk7: 16a 160134i bk8: 56a 160123i bk9: 60a 160096i bk10: 60a 160113i bk11: 60a 160114i bk12: 0a 160240i bk13: 0a 160241i bk14: 0a 160244i bk15: 0a 160244i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00780051
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=160246 n_nop=159374 n_act=16 n_pre=4 n_req=426 n_rd=648 n_write=204 bw_util=0.01063
n_activity=3872 dram_eff=0.4401
bk0: 40a 159950i bk1: 40a 159926i bk2: 88a 159927i bk3: 84a 159886i bk4: 64a 159596i bk5: 64a 159542i bk6: 16a 160095i bk7: 16a 160079i bk8: 56a 160121i bk9: 60a 160095i bk10: 60a 160116i bk11: 60a 160114i bk12: 0a 160241i bk13: 0a 160243i bk14: 0a 160244i bk15: 0a 160245i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00958526
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=160246 n_nop=159374 n_act=16 n_pre=4 n_req=426 n_rd=648 n_write=204 bw_util=0.01063
n_activity=3911 dram_eff=0.4357
bk0: 40a 159944i bk1: 40a 159938i bk2: 88a 159967i bk3: 84a 159895i bk4: 64a 159635i bk5: 64a 159603i bk6: 16a 160100i bk7: 16a 160118i bk8: 56a 160123i bk9: 60a 160112i bk10: 60a 160115i bk11: 60a 160117i bk12: 0a 160242i bk13: 0a 160243i bk14: 0a 160244i bk15: 0a 160248i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0067958
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=160246 n_nop=159372 n_act=16 n_pre=4 n_req=427 n_rd=650 n_write=204 bw_util=0.01066
n_activity=3919 dram_eff=0.4358
bk0: 40a 159949i bk1: 40a 159949i bk2: 88a 159947i bk3: 86a 159922i bk4: 64a 159636i bk5: 64a 159568i bk6: 16a 160083i bk7: 16a 160120i bk8: 56a 160120i bk9: 60a 160105i bk10: 60a 160118i bk11: 60a 160111i bk12: 0a 160242i bk13: 0a 160243i bk14: 0a 160244i bk15: 0a 160248i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00665227
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=160246 n_nop=159374 n_act=16 n_pre=4 n_req=426 n_rd=652 n_write=200 bw_util=0.01063
n_activity=3853 dram_eff=0.4423
bk0: 40a 159940i bk1: 40a 159953i bk2: 88a 159980i bk3: 88a 159942i bk4: 64a 159566i bk5: 64a 159584i bk6: 16a 160081i bk7: 16a 160109i bk8: 56a 160122i bk9: 60a 160106i bk10: 60a 160117i bk11: 60a 160117i bk12: 0a 160243i bk13: 0a 160246i bk14: 0a 160247i bk15: 0a 160248i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00723263
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=160246 n_nop=159368 n_act=18 n_pre=6 n_req=427 n_rd=654 n_write=200 bw_util=0.01066
n_activity=3865 dram_eff=0.4419
bk0: 42a 159930i bk1: 40a 159960i bk2: 88a 159972i bk3: 88a 159905i bk4: 64a 159598i bk5: 64a 159532i bk6: 16a 160100i bk7: 16a 160107i bk8: 56a 160110i bk9: 60a 160085i bk10: 60a 160116i bk11: 60a 160105i bk12: 0a 160241i bk13: 0a 160243i bk14: 0a 160247i bk15: 0a 160250i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00810005
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=160246 n_nop=159368 n_act=19 n_pre=7 n_req=426 n_rd=652 n_write=200 bw_util=0.01063
n_activity=3900 dram_eff=0.4369
bk0: 44a 159928i bk1: 44a 159937i bk2: 84a 159953i bk3: 88a 159932i bk4: 64a 159616i bk5: 64a 159569i bk6: 16a 160093i bk7: 12a 160135i bk8: 56a 160125i bk9: 60a 160104i bk10: 60a 160117i bk11: 60a 160115i bk12: 0a 160243i bk13: 0a 160247i bk14: 0a 160248i bk15: 0a 160253i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0067646
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=160246 n_nop=159362 n_act=19 n_pre=7 n_req=429 n_rd=654 n_write=204 bw_util=0.01071
n_activity=3891 dram_eff=0.441
bk0: 42a 159926i bk1: 44a 159898i bk2: 88a 159887i bk3: 88a 159885i bk4: 64a 159592i bk5: 64a 159577i bk6: 16a 160092i bk7: 12a 160140i bk8: 56a 160123i bk9: 60a 160094i bk10: 60a 160112i bk11: 60a 160108i bk12: 0a 160245i bk13: 0a 160246i bk14: 0a 160247i bk15: 0a 160248i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00868664
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=160246 n_nop=159368 n_act=17 n_pre=5 n_req=428 n_rd=648 n_write=208 bw_util=0.01068
n_activity=3895 dram_eff=0.4395
bk0: 40a 159931i bk1: 44a 159919i bk2: 84a 159897i bk3: 88a 159892i bk4: 64a 159526i bk5: 64a 159517i bk6: 16a 160108i bk7: 12a 160154i bk8: 56a 160123i bk9: 60a 160093i bk10: 60a 160117i bk11: 60a 160116i bk12: 0a 160241i bk13: 0a 160244i bk14: 0a 160246i bk15: 0a 160249i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0120627
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=160246 n_nop=159374 n_act=16 n_pre=4 n_req=426 n_rd=648 n_write=204 bw_util=0.01063
n_activity=3797 dram_eff=0.4488
bk0: 44a 159941i bk1: 40a 159915i bk2: 84a 159856i bk3: 88a 159832i bk4: 64a 159510i bk5: 64a 159526i bk6: 16a 160102i bk7: 12a 160116i bk8: 56a 160124i bk9: 60a 160104i bk10: 60a 160117i bk11: 60a 160117i bk12: 0a 160243i bk13: 0a 160244i bk14: 0a 160245i bk15: 0a 160246i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0130612
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=160246 n_nop=159370 n_act=17 n_pre=5 n_req=427 n_rd=650 n_write=204 bw_util=0.01066
n_activity=3830 dram_eff=0.446
bk0: 46a 159908i bk1: 40a 159957i bk2: 84a 159869i bk3: 88a 159908i bk4: 64a 159548i bk5: 64a 159485i bk6: 16a 160100i bk7: 12a 160154i bk8: 56a 160122i bk9: 60a 160110i bk10: 60a 160117i bk11: 60a 160110i bk12: 0a 160242i bk13: 0a 160244i bk14: 0a 160246i bk15: 0a 160250i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0102031
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=160246 n_nop=159368 n_act=17 n_pre=5 n_req=428 n_rd=652 n_write=204 bw_util=0.01068
n_activity=3856 dram_eff=0.444
bk0: 48a 159915i bk1: 40a 159949i bk2: 84a 159900i bk3: 88a 159948i bk4: 64a 159525i bk5: 64a 159494i bk6: 16a 160125i bk7: 12a 160126i bk8: 56a 160124i bk9: 60a 160115i bk10: 60a 160119i bk11: 60a 160119i bk12: 0a 160246i bk13: 0a 160246i bk14: 0a 160248i bk15: 0a 160249i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00915467
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=160246 n_nop=159376 n_act=17 n_pre=5 n_req=424 n_rd=644 n_write=204 bw_util=0.01058
n_activity=3841 dram_eff=0.4416
bk0: 44a 159947i bk1: 40a 159941i bk2: 84a 159902i bk3: 88a 159841i bk4: 64a 159576i bk5: 64a 159483i bk6: 16a 160128i bk7: 12a 160135i bk8: 56a 160120i bk9: 60a 160117i bk10: 60a 160117i bk11: 56a 160124i bk12: 0a 160243i bk13: 0a 160245i bk14: 0a 160246i bk15: 0a 160249i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00893002
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=160246 n_nop=159376 n_act=17 n_pre=5 n_req=424 n_rd=644 n_write=204 bw_util=0.01058
n_activity=3828 dram_eff=0.4431
bk0: 44a 159931i bk1: 40a 159938i bk2: 84a 159912i bk3: 88a 159905i bk4: 64a 159613i bk5: 64a 159529i bk6: 16a 160121i bk7: 12a 160111i bk8: 56a 160124i bk9: 60a 160113i bk10: 60a 160117i bk11: 56a 160124i bk12: 0a 160244i bk13: 0a 160244i bk14: 0a 160246i bk15: 0a 160251i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0091734
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=160246 n_nop=159373 n_act=18 n_pre=5 n_req=425 n_rd=646 n_write=204 bw_util=0.01061
n_activity=3883 dram_eff=0.4378
bk0: 44a 159949i bk1: 40a 159959i bk2: 84a 159930i bk3: 88a 159904i bk4: 64a 159515i bk5: 64a 159570i bk6: 16a 160137i bk7: 12a 160139i bk8: 56a 160117i bk9: 60a 160098i bk10: 60a 160115i bk11: 56a 160118i bk12: 2a 160231i bk13: 0a 160243i bk14: 0a 160245i bk15: 0a 160248i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0080002

========= L2 cache stats =========
L2_cache_bank[0]: Access = 24869, Miss = 328, Miss_rate = 0.013, Pending_hits = 324, Reservation_fails = 1754
L2_cache_bank[1]: Access = 26753, Miss = 324, Miss_rate = 0.012, Pending_hits = 292, Reservation_fails = 1726
L2_cache_bank[2]: Access = 19412, Miss = 324, Miss_rate = 0.017, Pending_hits = 309, Reservation_fails = 1400
L2_cache_bank[3]: Access = 19334, Miss = 324, Miss_rate = 0.017, Pending_hits = 307, Reservation_fails = 1312
L2_cache_bank[4]: Access = 20319, Miss = 325, Miss_rate = 0.016, Pending_hits = 322, Reservation_fails = 1552
L2_cache_bank[5]: Access = 19491, Miss = 326, Miss_rate = 0.017, Pending_hits = 314, Reservation_fails = 1519
L2_cache_bank[6]: Access = 18143, Miss = 327, Miss_rate = 0.018, Pending_hits = 331, Reservation_fails = 1826
L2_cache_bank[7]: Access = 21115, Miss = 326, Miss_rate = 0.015, Pending_hits = 322, Reservation_fails = 1801
L2_cache_bank[8]: Access = 19988, Miss = 327, Miss_rate = 0.016, Pending_hits = 301, Reservation_fails = 1867
L2_cache_bank[9]: Access = 18143, Miss = 324, Miss_rate = 0.018, Pending_hits = 300, Reservation_fails = 1748
L2_cache_bank[10]: Access = 21133, Miss = 324, Miss_rate = 0.015, Pending_hits = 291, Reservation_fails = 1812
L2_cache_bank[11]: Access = 20146, Miss = 325, Miss_rate = 0.016, Pending_hits = 285, Reservation_fails = 1450
L2_cache_bank[12]: Access = 18278, Miss = 326, Miss_rate = 0.018, Pending_hits = 285, Reservation_fails = 1763
L2_cache_bank[13]: Access = 20318, Miss = 322, Miss_rate = 0.016, Pending_hits = 305, Reservation_fails = 1628
L2_cache_bank[14]: Access = 21169, Miss = 322, Miss_rate = 0.015, Pending_hits = 291, Reservation_fails = 1832
L2_cache_bank[15]: Access = 18076, Miss = 323, Miss_rate = 0.018, Pending_hits = 303, Reservation_fails = 2095
L2_total_cache_accesses = 326687
L2_total_cache_misses = 5197
L2_total_cache_miss_rate = 0.0159
L2_total_cache_pending_hits = 4882
L2_total_cache_reservation_fails = 27085
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 24590
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4841
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3546
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 26018
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 291896
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1630
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 109
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 40
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 20
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1067
L2_cache_data_port_util = 0.188
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=459301
icnt_total_pkts_simt_to_mem=868535
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 17.8248
	minimum = 6
	maximum = 289
Network latency average = 12.1951
	minimum = 6
	maximum = 280
Slowest packet = 91567
Flit latency average = 12.3569
	minimum = 6
	maximum = 278
Slowest flit = 241914
Fragmentation average = 0.00196597
	minimum = 0
	maximum = 148
Injected packet rate average = 0.111217
	minimum = 0.0867035 (at node 13)
	maximum = 0.145683 (at node 16)
Accepted packet rate average = 0.111217
	minimum = 0.0867035 (at node 13)
	maximum = 0.145683 (at node 16)
Injected flit rate average = 0.215355
	minimum = 0.128411 (at node 21)
	maximum = 0.332842 (at node 11)
Accepted flit rate average= 0.215355
	minimum = 0.115698 (at node 13)
	maximum = 0.40544 (at node 16)
Injected packet length average = 1.93636
Accepted packet length average = 1.93636
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.9446 (6 samples)
	minimum = 6 (6 samples)
	maximum = 191.667 (6 samples)
Network latency average = 13.7985 (6 samples)
	minimum = 6 (6 samples)
	maximum = 177.667 (6 samples)
Flit latency average = 12.6638 (6 samples)
	minimum = 6 (6 samples)
	maximum = 174.667 (6 samples)
Fragmentation average = 0.00148944 (6 samples)
	minimum = 0 (6 samples)
	maximum = 66.1667 (6 samples)
Injected packet rate average = 0.0499741 (6 samples)
	minimum = 0.0370372 (6 samples)
	maximum = 0.0781128 (6 samples)
Accepted packet rate average = 0.0499741 (6 samples)
	minimum = 0.0370372 (6 samples)
	maximum = 0.0781128 (6 samples)
Injected flit rate average = 0.120082 (6 samples)
	minimum = 0.064774 (6 samples)
	maximum = 0.251426 (6 samples)
Accepted flit rate average = 0.120082 (6 samples)
	minimum = 0.0666348 (6 samples)
	maximum = 0.203697 (6 samples)
Injected packet size average = 2.40288 (6 samples)
Accepted packet size average = 2.40288 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 19 sec (139 sec)
gpgpu_simulation_rate = 140133 (inst/sec)
gpgpu_simulation_rate = 1514 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4043d0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z11BiasForwardIfEvPT_S1_iii' to stream 0, gridDim= (7,8,1) blockDim = (8,8,1) 
kernel '_Z11BiasForwardIfEvPT_S1_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,210457)
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,210457)
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,210457)
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,210457)
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,210457)
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,210457)
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,210457)
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,210457)
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,210457)
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,210457)
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,210457)
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,210457)
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,210457)
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,210457)
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,210457)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,210457)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,210457)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,210457)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,210457)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,210457)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,210457)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,210457)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,210457)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,210457)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,210457)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,210457)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,210457)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,210457)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,210457)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,210457)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,210457)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,210457)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,210457)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,210457)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,210457)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,210457)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,210457)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,210457)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,210457)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,210457)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,210457)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,210457)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,210457)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,210457)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,210457)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,210457)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,210457)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,210457)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,210457)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,210457)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,210457)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,210457)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,210457)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,210457)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,210457)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,210457)
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(0,6,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (860,210457), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (883,210457), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (887,210457), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (899,210457), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (906,210457), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (909,210457), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (912,210457), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (914,210457), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (930,210457), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (939,210457), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (954,210457), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (974,210457), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #2 (984,210457), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (987,210457), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (987,210457), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (987,210457), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (991,210457), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (995,210457), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 211457  inst.: 19594940 (ipc=116.4) sim_rate=139963 (inst/sec) elapsed = 0:0:02:20 / Fri Jul 27 16:45:22 2018
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1007,210457), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1007,210457), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1009,210457), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1013,210457), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1017,210457), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1021,210457), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1023,210457), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1025,210457), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1029,210457), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1030,210457), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1034,210457), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1034,210457), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1038,210457), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1050,210457), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1055,210457), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1058,210457), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1061,210457), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1070,210457), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1073,210457), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1078,210457), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1082,210457), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1084,210457), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1087,210457), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1092,210457), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1099,210457), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1101,210457), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1104,210457), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1111,210457), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1119,210457), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1120,210457), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1131,210457), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1131,210457), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1143,210457), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1146,210457), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1159,210457), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1165,210457), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1169,210457), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1180,210457), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z11BiasForwardIfEvPT_S1_iii' finished on shader 6.
kernel_name = _Z11BiasForwardIfEvPT_S1_iii 
kernel_launch_uid = 7 
gpu_sim_cycle = 1181
gpu_sim_insn = 116864
gpu_ipc =      98.9534
gpu_tot_sim_cycle = 211638
gpu_tot_sim_insn = 19595364
gpu_tot_ipc =      92.5891
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 16393
gpu_stall_icnt2sh    = 71923
gpu_total_sim_rate=139966

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 385830
	L1I_total_cache_misses = 2416
	L1I_total_cache_miss_rate = 0.0063
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 36624, Miss = 18390, Miss_rate = 0.502, Pending_hits = 2718, Reservation_fails = 27643
	L1D_cache_core[1]: Access = 37090, Miss = 18856, Miss_rate = 0.508, Pending_hits = 2841, Reservation_fails = 33226
	L1D_cache_core[2]: Access = 45602, Miss = 23115, Miss_rate = 0.507, Pending_hits = 3884, Reservation_fails = 48270
	L1D_cache_core[3]: Access = 44882, Miss = 23012, Miss_rate = 0.513, Pending_hits = 3555, Reservation_fails = 56474
	L1D_cache_core[4]: Access = 45026, Miss = 23063, Miss_rate = 0.512, Pending_hits = 3625, Reservation_fails = 55005
	L1D_cache_core[5]: Access = 44771, Miss = 22610, Miss_rate = 0.505, Pending_hits = 3712, Reservation_fails = 57193
	L1D_cache_core[6]: Access = 44271, Miss = 23193, Miss_rate = 0.524, Pending_hits = 3622, Reservation_fails = 60805
	L1D_cache_core[7]: Access = 43784, Miss = 22563, Miss_rate = 0.515, Pending_hits = 3667, Reservation_fails = 61123
	L1D_cache_core[8]: Access = 44552, Miss = 22913, Miss_rate = 0.514, Pending_hits = 3734, Reservation_fails = 49200
	L1D_cache_core[9]: Access = 45164, Miss = 23020, Miss_rate = 0.510, Pending_hits = 3722, Reservation_fails = 51657
	L1D_cache_core[10]: Access = 45180, Miss = 23110, Miss_rate = 0.512, Pending_hits = 3719, Reservation_fails = 53431
	L1D_cache_core[11]: Access = 46540, Miss = 23471, Miss_rate = 0.504, Pending_hits = 3676, Reservation_fails = 53685
	L1D_cache_core[12]: Access = 44770, Miss = 22039, Miss_rate = 0.492, Pending_hits = 3732, Reservation_fails = 54214
	L1D_cache_core[13]: Access = 34908, Miss = 17018, Miss_rate = 0.488, Pending_hits = 2752, Reservation_fails = 36163
	L1D_cache_core[14]: Access = 36613, Miss = 17903, Miss_rate = 0.489, Pending_hits = 2791, Reservation_fails = 32344
	L1D_total_cache_accesses = 639777
	L1D_total_cache_misses = 324276
	L1D_total_cache_miss_rate = 0.5069
	L1D_total_cache_pending_hits = 51750
	L1D_total_cache_reservation_fails = 730433
	L1D_cache_data_port_util = 0.095
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 7128
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0629
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 260564
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 51643
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 33524
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 220185
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6680
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3187
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 107
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 290752
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 510248
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 383414
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2416
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
5844, 5844, 5844, 5844, 5844, 5844, 1297, 1297, 1262, 1262, 1262, 1262, 1262, 1262, 990, 990, 
gpgpu_n_tot_thrd_icount = 22251712
gpgpu_n_tot_w_icount = 695366
gpgpu_n_stall_shd_mem = 1164194
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 33524
gpgpu_n_mem_write_global = 294046
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3878080
gpgpu_n_store_insn = 1954880
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 211968
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1164194
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1514739	W0_Idle:122873	W0_Scoreboard:3222078	W1:22	W2:32	W3:44	W4:66	W5:68	W6:66	W7:44	W8:72690	W9:30	W10:28	W11:32	W12:22	W13:8	W14:6	W15:12	W16:38160	W17:4	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:584032
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 268192 {8:33524,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19719664 {40:161808,72:74016,136:58222,}
traffic_breakdown_coretomem[INST_ACC_R] = 1352 {8:169,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4559264 {136:33524,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2352368 {8:294046,}
traffic_breakdown_memtocore[INST_ACC_R] = 22984 {136:169,}
maxmrqlatency = 159 
maxdqlatency = 0 
maxmflatency = 731 
averagemflatency = 194 
max_icnt2mem_latency = 463 
max_icnt2sh_latency = 211637 
mrq_lat_table:3927 	506 	1397 	426 	482 	156 	32 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	310413 	16841 	331 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	20428 	45885 	134461 	124443 	2375 	162 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	12517 	16982 	3811 	227 	2 	0 	0 	0 	103 	337 	7179 	23431 	31982 	109798 	121216 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	371 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         2        22        20         0         0        14        12         0         0         0         0         0         0         0         0 
dram[1]:         0         0        22        20         0         0        14        12         0         0         0         0         0         0         0         0 
dram[2]:         0         0        22        20         0         0        14        12         0         0         0         0         0         0         0         0 
dram[3]:         0         0        22        20         0         0        14        12         0         0         0         0         0         0         0         0 
dram[4]:         0         0        22        20         0         0        14        12         0         0         0         0         0         0         0         0 
dram[5]:         0         0        22        20         0         0        14        12         0         0         0         0         0         0         0         0 
dram[6]:        30         0        22        20         0         0        14        12         0         0         0         0         0         0         0         0 
dram[7]:        30        34        20        20         0         0        14        10         0         0         0         0         0         0         0         0 
dram[8]:        30        34        20        20         0         0        14        10         0         0         0         0         0         0         0         0 
dram[9]:         0        34        20        20         0         0        14        10         0         0         0         0         0         0         0         0 
dram[10]:         0         0        20        20         0         0        12        10         0         0         0         0         0         0         0         0 
dram[11]:        36         0        20        20         0         0        12        10         0         0         0         0         0         0         0         0 
dram[12]:        36         0        20        20         0         0        12        10         0         0         0         0         0         0         0         0 
dram[13]:         1         0        20        20         0         0        12        10         0         0         0         0         0         0         0         0 
dram[14]:         2         0        20        20         0         0        12        10         0         0         0         0         0         0         0         0 
dram[15]:         2         0        20        20         0         0        12        10         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      2920      2216      1344      1565      2460      2958      1453      1013       468       455       941      6906         0      1265         0         0 
dram[1]:      2636      3016      1378      1570      2456      2908      1571      1009       606       452      5027     11480         0         0         0         0 
dram[2]:      2640      3378      1377      1562      2452      2896      1696       999       602       451      5456     11873         0         0         0         0 
dram[3]:      2643      3394      1386      1570      2740      2992      1751       996       459       448      5821     12229         0         0         0         0 
dram[4]:      2652      3413      1450      1419      2730      2438      1763      1003       458       489      6185     12632         0       532         0         0 
dram[5]:      2648      3419      1415      1418      2543      2434      1759      1000       454       485      6578     13068         0         0         0         0 
dram[6]:      2652      3440      1407      1416      2538      2430      1767      1039       468       451      1138       456         0         0         0         0 
dram[7]:      2664      3455      1537      1443      2506      2464      1770      1763       573       443       799       972         0         0         0         0 
dram[8]:      2668      3490      1558      1559      2502      2450      1773      1306       582       443      3261      1496         0         0         0         0 
dram[9]:      2673      3512      1408      1596      2844      2446      1781      1425       452       439      8222      1921         0         0         0         0 
dram[10]:      2618      3126      1365      1377      2832      2442      1714      1552       451       459      8640      2304         0         0         0         0 
dram[11]:      2622      3549      1666      1374      2945      2498      1718      1675       447       455      9006      2710         0         0         0         0 
dram[12]:      3243      3567      1533      1767      2891      2494      1726      1731       475       448      9417      3097         0         0         0         0 
dram[13]:      3028      3603      1357      1377      2879      2476      1742      1735       468       447      9815      3473         0         0         0         0 
dram[14]:      2755      3608      1352      1374      2866      2468       962      1728       464       443       825       964         0         0         0         0 
dram[15]:      1661      3638      1873      1340      2969      2487       979      1738       588       459       740       849      1273         0         0         0 
average row accesses per activate:
dram[0]: 37.000000 18.000000 15.333333 15.333333 60.000000 62.000000  8.000000  8.000000 28.000000 30.000000 30.000000 30.000000      -nan  1.000000      -nan      -nan 
dram[1]: 34.000000 34.000000 15.333333 15.333333 60.000000 62.000000  8.000000  8.000000 28.000000 30.000000 30.000000 30.000000      -nan      -nan      -nan      -nan 
dram[2]: 34.000000 34.000000 15.333333 15.333333 60.000000 62.000000  8.000000  8.000000 28.000000 30.000000 30.000000 30.000000      -nan      -nan      -nan      -nan 
dram[3]: 34.000000 34.000000 15.333333 15.333333 60.000000 62.000000  8.000000  8.000000 28.000000 30.000000 30.000000 30.000000      -nan      -nan      -nan      -nan 
dram[4]: 34.000000 34.000000 15.333333 15.666667 60.000000 62.000000  8.500000  8.000000 28.000000 30.000000 30.000000 30.000000      -nan  2.000000      -nan      -nan 
dram[5]: 34.000000 34.000000 15.333333 15.333333 60.000000 62.000000  9.000000  8.000000 28.000000 30.000000 30.000000 30.000000      -nan      -nan      -nan      -nan 
dram[6]: 11.666667 34.000000 15.333333 15.333333 60.000000 62.000000  9.000000  8.000000 28.000000 30.000000 30.000000 30.000000      -nan      -nan      -nan      -nan 
dram[7]: 12.000000 18.000000 14.666667 15.333333 60.000000 62.000000  9.000000  6.000000 28.000000 30.000000 30.000000 30.000000      -nan      -nan      -nan      -nan 
dram[8]: 11.666667 18.000000 16.000000 15.333333 60.000000 62.000000  9.000000  6.000000 28.000000 30.000000 30.000000 30.000000      -nan      -nan      -nan      -nan 
dram[9]: 34.000000 18.000000 15.333333 15.333333 62.000000 62.000000  9.000000  6.000000 28.000000 30.000000 30.000000 30.000000      -nan      -nan      -nan      -nan 
dram[10]: 36.000000 34.000000 15.333333 15.333333 62.000000 62.000000  8.000000  6.000000 28.000000 30.000000 30.000000 30.000000      -nan      -nan      -nan      -nan 
dram[11]: 18.500000 34.000000 15.333333 15.333333 62.000000 62.000000  8.000000  6.000000 28.000000 30.000000 30.000000 30.000000      -nan      -nan      -nan      -nan 
dram[12]: 19.000000 34.000000 15.333333 15.333333 62.000000 62.000000  8.000000  6.000000 28.000000 30.000000 30.000000 30.000000      -nan      -nan      -nan      -nan 
dram[13]: 18.000000 34.000000 15.333333 15.333333 62.000000 62.000000  8.000000  6.000000 28.000000 30.000000 30.000000 28.000000      -nan      -nan      -nan      -nan 
dram[14]: 18.000000 34.000000 15.333333 15.333333 62.000000 62.000000  8.000000  6.000000 28.000000 30.000000 30.000000 28.000000      -nan      -nan      -nan      -nan 
dram[15]: 18.000000 34.000000 15.333333 15.333333 62.000000 62.000000  8.000000  6.000000 28.000000 30.000000 30.000000 28.000000  1.000000      -nan      -nan      -nan 
average row locality = 6930/306 = 22.647058
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        21        22        44        42        32        32        10        12        28        30        30        30         0         1         0         0 
dram[1]:        20        20        44        42        32        32        10        12        28        30        30        30         0         0         0         0 
dram[2]:        20        20        44        42        32        32        10        12        28        30        30        30         0         0         0         0 
dram[3]:        20        20        44        42        32        32        10        12        28        30        30        30         0         0         0         0 
dram[4]:        20        20        44        43        32        32        11        12        28        30        30        30         0         2         0         0 
dram[5]:        20        20        44        44        32        32        12        12        28        30        30        30         0         0         0         0 
dram[6]:        21        20        44        44        32        32        12        12        28        30        30        30         0         0         0         0 
dram[7]:        22        22        42        44        32        32        12         8        28        30        30        30         0         0         0         0 
dram[8]:        21        22        44        44        32        32        12         8        28        30        30        30         0         0         0         0 
dram[9]:        20        22        42        44        32        32        12         8        28        30        30        30         0         0         0         0 
dram[10]:        22        20        42        44        32        32        12         8        28        30        30        30         0         0         0         0 
dram[11]:        23        20        42        44        32        32        12         8        28        30        30        30         0         0         0         0 
dram[12]:        24        20        42        44        32        32        12         8        28        30        30        30         0         0         0         0 
dram[13]:        22        20        42        44        32        32        12         8        28        30        30        28         0         0         0         0 
dram[14]:        22        20        42        44        32        32        12         8        28        30        30        28         0         0         0         0 
dram[15]:        22        20        42        44        32        32        12         8        28        30        30        28         1         0         0         0 
total reads: 5300
min_bank_accesses = 0!
chip skew: 335/328 = 1.02
number of total write accesses:
dram[0]:        16        14         2         4        28        30         6         4         0         0         0         0         0         0         0         0 
dram[1]:        14        14         2         4        28        30         6         4         0         0         0         0         0         0         0         0 
dram[2]:        14        14         2         4        28        30         6         4         0         0         0         0         0         0         0         0 
dram[3]:        14        14         2         4        28        30         6         4         0         0         0         0         0         0         0         0 
dram[4]:        14        14         2         4        28        30         6         4         0         0         0         0         0         0         0         0 
dram[5]:        14        14         2         2        28        30         6         4         0         0         0         0         0         0         0         0 
dram[6]:        14        14         2         2        28        30         6         4         0         0         0         0         0         0         0         0 
dram[7]:        14        14         2         2        28        30         6         4         0         0         0         0         0         0         0         0 
dram[8]:        14        14         4         2        28        30         6         4         0         0         0         0         0         0         0         0 
dram[9]:        14        14         4         2        30        30         6         4         0         0         0         0         0         0         0         0 
dram[10]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
dram[11]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
dram[12]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
dram[13]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
dram[14]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
dram[15]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
total reads: 1630
min_bank_accesses = 0!
chip skew: 104/100 = 1.04
average mf latency per bank:
dram[0]:       2059      3612      5411      4642       147       138       484       849     74905     62763      3223      3208    none        3283    none      none  
dram[1]:       2509      3615      5096      4570       149       139       521       939     80887     67655      3122      3287    none      none      none      none  
dram[2]:       2640      3957      5617      5115       153       141       449       880     35497     60652      3207      3282    none      none      none      none  
dram[3]:       2134      3918      5503      4586       142       136       519       847     31088     68814      3114      3251    none      none      none      none  
dram[4]:       2806      3058      3919      3895       144       141       637       985     36978     72968      3163      3123    none        6827    none      none  
dram[5]:       2195      3596      4666      3996       145       139       775       932     36034     64558      3078      3087    none      none      none      none  
dram[6]:       2421      3360      4542      4172       145       136       682       793     33517     59171      3597      3692    none      none      none      none  
dram[7]:       2314      3211      4361      4278       146       139       860       746     40037     68864      3409      4092    none      none      none      none  
dram[8]:       2035      3653      3926      3723       150       138       802       637     39909     62325      3206      3190    none      none      none      none  
dram[9]:       2754      3003      3867      4647       142       138       690       554     31959     60402      3190      3541    none      none      none      none  
dram[10]:       3011      3808      4177      4120       139       139       947       664     38379     74402      3395      3249    none      none      none      none  
dram[11]:       3440      3447      3518      3885       142       141       952       763     37417     67126      3311      3566    none      none      none      none  
dram[12]:       3163      3403      4062      4179       142       145       820       706     36632     56639      3445      3403    none      none      none      none  
dram[13]:       3223      3860      4628      3891       139       141       909       742     40235     65665      3224      3749    none      none      none      none  
dram[14]:       3586      3266      3665      4128       136       142       832       619     39967     69975      3742      3686    none      none      none      none  
dram[15]:       3066      3952      4115      3589       140       138       778       535     32632     61338      3365      3977      5895    none      none      none  
maximum mf latency per bank:
dram[0]:        515       456       519       535       448       313       458       525       530       623       488       386         0       361         0         0
dram[1]:        377       525       447       524       493       312       444       546       537       594       351       359         0         0         0         0
dram[2]:        440       502       489       540       501       337       427       521       573       524       351       333         0         0         0         0
dram[3]:        492       491       466       491       344       307       476       576       416       507       339       339         0         0         0         0
dram[4]:        490       396       523       526       341       320       590       565       527       593       353       361         0       618         0         0
dram[5]:        423       445       519       522       450       318       556       620       526       565       357       351         0         0         0         0
dram[6]:        443       477       514       508       367       292       563       580       698       731       524       692         0         0         0         0
dram[7]:        410       453       542       515       496       357       623       552       517       525       450       479         0         0         0         0
dram[8]:        481       491       572       603       533       365       544       429       544       677       330       345         0         0         0         0
dram[9]:        410       530       512       544       432       331       497       402       489       506       342       341         0         0         0         0
dram[10]:        437       610       528       664       323       339       579       481       422       459       361       355         0         0         0         0
dram[11]:        450       450       470       477       409       382       586       575       375       433       350       329         0         0         0         0
dram[12]:        420       418       542       578       361       544       551       551       408       442       352       334         0         0         0         0
dram[13]:        465       550       461       537       308       403       622       567       499       457       342       347         0         0         0         0
dram[14]:        484       568       541       645       323       367       477       401       532       452       396       379         0         0         0         0
dram[15]:        632       703       694       701       349       367       486       469       427       437       387       357       612         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=161145 n_nop=160240 n_act=21 n_pre=8 n_req=438 n_rd=668 n_write=208 bw_util=0.01087
n_activity=4039 dram_eff=0.4338
bk0: 42a 160802i bk1: 44a 160816i bk2: 88a 160842i bk3: 84a 160822i bk4: 64a 160514i bk5: 64a 160515i bk6: 20a 160988i bk7: 24a 161007i bk8: 56a 161018i bk9: 60a 160988i bk10: 60a 161016i bk11: 60a 161015i bk12: 0a 161142i bk13: 2a 161128i bk14: 0a 161144i bk15: 0a 161145i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00696267
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=161145 n_nop=160257 n_act=18 n_pre=6 n_req=432 n_rd=660 n_write=204 bw_util=0.01072
n_activity=3902 dram_eff=0.4428
bk0: 40a 160838i bk1: 40a 160845i bk2: 88a 160832i bk3: 84a 160782i bk4: 64a 160514i bk5: 64a 160447i bk6: 20a 160998i bk7: 24a 161007i bk8: 56a 161020i bk9: 60a 160994i bk10: 60a 161011i bk11: 60a 161012i bk12: 0a 161138i bk13: 0a 161139i bk14: 0a 161143i bk15: 0a 161143i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00785007
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=161145 n_nop=160257 n_act=18 n_pre=6 n_req=432 n_rd=660 n_write=204 bw_util=0.01072
n_activity=3924 dram_eff=0.4404
bk0: 40a 160849i bk1: 40a 160825i bk2: 88a 160827i bk3: 84a 160786i bk4: 64a 160497i bk5: 64a 160443i bk6: 20a 160979i bk7: 24a 160947i bk8: 56a 161018i bk9: 60a 160992i bk10: 60a 161014i bk11: 60a 161012i bk12: 0a 161139i bk13: 0a 161141i bk14: 0a 161143i bk15: 0a 161144i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00961246
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=161145 n_nop=160257 n_act=18 n_pre=6 n_req=432 n_rd=660 n_write=204 bw_util=0.01072
n_activity=3963 dram_eff=0.436
bk0: 40a 160843i bk1: 40a 160837i bk2: 88a 160866i bk3: 84a 160794i bk4: 64a 160535i bk5: 64a 160504i bk6: 20a 160981i bk7: 24a 160991i bk8: 56a 161020i bk9: 60a 161010i bk10: 60a 161013i bk11: 60a 161015i bk12: 0a 161141i bk13: 0a 161142i bk14: 0a 161143i bk15: 0a 161147i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00685097
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=161145 n_nop=160248 n_act=19 n_pre=6 n_req=436 n_rd=668 n_write=204 bw_util=0.01082
n_activity=3995 dram_eff=0.4365
bk0: 40a 160848i bk1: 40a 160848i bk2: 88a 160846i bk3: 86a 160821i bk4: 64a 160536i bk5: 64a 160468i bk6: 22a 160961i bk7: 24a 160980i bk8: 56a 161018i bk9: 60a 161003i bk10: 60a 161017i bk11: 60a 161010i bk12: 0a 161142i bk13: 4a 161126i bk14: 0a 161142i bk15: 0a 161146i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00669583
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=161145 n_nop=160253 n_act=18 n_pre=6 n_req=434 n_rd=668 n_write=200 bw_util=0.01077
n_activity=3921 dram_eff=0.4427
bk0: 40a 160839i bk1: 40a 160852i bk2: 88a 160879i bk3: 88a 160841i bk4: 64a 160466i bk5: 64a 160484i bk6: 24a 160951i bk7: 24a 160968i bk8: 56a 161019i bk9: 60a 161004i bk10: 60a 161016i bk11: 60a 161016i bk12: 0a 161142i bk13: 0a 161145i bk14: 0a 161146i bk15: 0a 161147i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00740327
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=161145 n_nop=160247 n_act=20 n_pre=8 n_req=435 n_rd=670 n_write=200 bw_util=0.0108
n_activity=3930 dram_eff=0.4427
bk0: 42a 160829i bk1: 40a 160859i bk2: 88a 160871i bk3: 88a 160804i bk4: 64a 160497i bk5: 64a 160431i bk6: 24a 160972i bk7: 24a 160969i bk8: 56a 161008i bk9: 60a 160984i bk10: 60a 161015i bk11: 60a 161004i bk12: 0a 161140i bk13: 0a 161142i bk14: 0a 161146i bk15: 0a 161149i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00825344
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=161145 n_nop=160251 n_act=21 n_pre=9 n_req=432 n_rd=664 n_write=200 bw_util=0.01072
n_activity=3953 dram_eff=0.4371
bk0: 44a 160827i bk1: 44a 160836i bk2: 84a 160852i bk3: 88a 160831i bk4: 64a 160515i bk5: 64a 160468i bk6: 24a 160967i bk7: 16a 161014i bk8: 56a 161023i bk9: 60a 161003i bk10: 60a 161016i bk11: 60a 161014i bk12: 0a 161142i bk13: 0a 161146i bk14: 0a 161147i bk15: 0a 161152i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00685097
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=161145 n_nop=160245 n_act=21 n_pre=9 n_req=435 n_rd=666 n_write=204 bw_util=0.0108
n_activity=3938 dram_eff=0.4418
bk0: 42a 160825i bk1: 44a 160797i bk2: 88a 160786i bk3: 88a 160784i bk4: 64a 160492i bk5: 64a 160477i bk6: 24a 160964i bk7: 16a 161012i bk8: 56a 161021i bk9: 60a 160992i bk10: 60a 161011i bk11: 60a 161007i bk12: 0a 161144i bk13: 0a 161145i bk14: 0a 161146i bk15: 0a 161147i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00878091
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=161145 n_nop=160251 n_act=19 n_pre=7 n_req=434 n_rd=660 n_write=208 bw_util=0.01077
n_activity=3942 dram_eff=0.4404
bk0: 40a 160830i bk1: 44a 160819i bk2: 84a 160797i bk3: 88a 160792i bk4: 64a 160426i bk5: 64a 160418i bk6: 24a 160975i bk7: 16a 161024i bk8: 56a 161020i bk9: 60a 160991i bk10: 60a 161015i bk11: 60a 161014i bk12: 0a 161139i bk13: 0a 161142i bk14: 0a 161144i bk15: 0a 161148i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0120947
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=161145 n_nop=160257 n_act=18 n_pre=6 n_req=432 n_rd=660 n_write=204 bw_util=0.01072
n_activity=3844 dram_eff=0.4495
bk0: 44a 160840i bk1: 40a 160814i bk2: 84a 160755i bk3: 88a 160732i bk4: 64a 160410i bk5: 64a 160427i bk6: 24a 160968i bk7: 16a 160972i bk8: 56a 161020i bk9: 60a 161002i bk10: 60a 161015i bk11: 60a 161015i bk12: 0a 161141i bk13: 0a 161143i bk14: 0a 161144i bk15: 0a 161145i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0130566
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=161145 n_nop=160253 n_act=19 n_pre=7 n_req=433 n_rd=662 n_write=204 bw_util=0.01075
n_activity=3882 dram_eff=0.4462
bk0: 46a 160807i bk1: 40a 160856i bk2: 84a 160768i bk3: 88a 160807i bk4: 64a 160447i bk5: 64a 160385i bk6: 24a 160972i bk7: 16a 161025i bk8: 56a 161019i bk9: 60a 161009i bk10: 60a 161016i bk11: 60a 161009i bk12: 0a 161141i bk13: 0a 161143i bk14: 0a 161145i bk15: 0a 161149i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0103075
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=161145 n_nop=160251 n_act=19 n_pre=7 n_req=434 n_rd=664 n_write=204 bw_util=0.01077
n_activity=3904 dram_eff=0.4447
bk0: 48a 160814i bk1: 40a 160848i bk2: 84a 160799i bk3: 88a 160847i bk4: 64a 160425i bk5: 64a 160394i bk6: 24a 160997i bk7: 16a 161001i bk8: 56a 161020i bk9: 60a 161013i bk10: 60a 161018i bk11: 60a 161018i bk12: 0a 161145i bk13: 0a 161145i bk14: 0a 161147i bk15: 0a 161148i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00925254
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=161145 n_nop=160259 n_act=19 n_pre=7 n_req=430 n_rd=656 n_write=204 bw_util=0.01067
n_activity=3897 dram_eff=0.4414
bk0: 44a 160846i bk1: 40a 160840i bk2: 84a 160802i bk3: 88a 160741i bk4: 64a 160476i bk5: 64a 160383i bk6: 24a 161000i bk7: 16a 161010i bk8: 56a 161017i bk9: 60a 161015i bk10: 60a 161015i bk11: 56a 161022i bk12: 0a 161142i bk13: 0a 161144i bk14: 0a 161145i bk15: 0a 161148i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00901052
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=161145 n_nop=160259 n_act=19 n_pre=7 n_req=430 n_rd=656 n_write=204 bw_util=0.01067
n_activity=3881 dram_eff=0.4432
bk0: 44a 160830i bk1: 40a 160837i bk2: 84a 160811i bk3: 88a 160804i bk4: 64a 160512i bk5: 64a 160428i bk6: 24a 160995i bk7: 16a 160986i bk8: 56a 161023i bk9: 60a 161012i bk10: 60a 161016i bk11: 56a 161023i bk12: 0a 161143i bk13: 0a 161143i bk14: 0a 161145i bk15: 0a 161150i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00919048
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=161145 n_nop=160256 n_act=20 n_pre=7 n_req=431 n_rd=658 n_write=204 bw_util=0.0107
n_activity=3932 dram_eff=0.4385
bk0: 44a 160848i bk1: 40a 160858i bk2: 84a 160829i bk3: 88a 160803i bk4: 64a 160415i bk5: 64a 160470i bk6: 24a 161008i bk7: 16a 161020i bk8: 56a 161015i bk9: 60a 160996i bk10: 60a 161014i bk11: 56a 161017i bk12: 2a 161130i bk13: 0a 161142i bk14: 0a 161144i bk15: 0a 161147i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00807968

========= L2 cache stats =========
L2_cache_bank[0]: Access = 24931, Miss = 334, Miss_rate = 0.013, Pending_hits = 342, Reservation_fails = 1909
L2_cache_bank[1]: Access = 26819, Miss = 330, Miss_rate = 0.012, Pending_hits = 305, Reservation_fails = 1911
L2_cache_bank[2]: Access = 19472, Miss = 330, Miss_rate = 0.017, Pending_hits = 322, Reservation_fails = 1585
L2_cache_bank[3]: Access = 19394, Miss = 330, Miss_rate = 0.017, Pending_hits = 324, Reservation_fails = 1382
L2_cache_bank[4]: Access = 20418, Miss = 334, Miss_rate = 0.016, Pending_hits = 346, Reservation_fails = 1756
L2_cache_bank[5]: Access = 19573, Miss = 334, Miss_rate = 0.017, Pending_hits = 337, Reservation_fails = 1861
L2_cache_bank[6]: Access = 18217, Miss = 335, Miss_rate = 0.018, Pending_hits = 354, Reservation_fails = 2161
L2_cache_bank[7]: Access = 21183, Miss = 332, Miss_rate = 0.016, Pending_hits = 336, Reservation_fails = 2046
L2_cache_bank[8]: Access = 20052, Miss = 333, Miss_rate = 0.017, Pending_hits = 314, Reservation_fails = 1983
L2_cache_bank[9]: Access = 18199, Miss = 330, Miss_rate = 0.018, Pending_hits = 316, Reservation_fails = 1950
L2_cache_bank[10]: Access = 21197, Miss = 330, Miss_rate = 0.016, Pending_hits = 302, Reservation_fails = 1911
L2_cache_bank[11]: Access = 20214, Miss = 331, Miss_rate = 0.016, Pending_hits = 297, Reservation_fails = 1682
L2_cache_bank[12]: Access = 18334, Miss = 332, Miss_rate = 0.018, Pending_hits = 302, Reservation_fails = 1991
L2_cache_bank[13]: Access = 20382, Miss = 328, Miss_rate = 0.016, Pending_hits = 319, Reservation_fails = 1864
L2_cache_bank[14]: Access = 21237, Miss = 328, Miss_rate = 0.015, Pending_hits = 303, Reservation_fails = 1930
L2_cache_bank[15]: Access = 18132, Miss = 329, Miss_rate = 0.018, Pending_hits = 313, Reservation_fails = 2178
L2_total_cache_accesses = 327754
L2_total_cache_misses = 5300
L2_total_cache_miss_rate = 0.0162
L2_total_cache_pending_hits = 5132
L2_total_cache_reservation_fails = 30100
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 24784
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5091
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3649
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 29033
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 292416
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1630
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 109
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 40
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 20
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1067
L2_cache_data_port_util = 0.188
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=462556
icnt_total_pkts_simt_to_mem=870482
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 24.3688
	minimum = 6
	maximum = 136
Network latency average = 16.9925
	minimum = 6
	maximum = 136
Slowest packet = 654115
Flit latency average = 15.2993
	minimum = 6
	maximum = 136
Slowest flit = 1329365
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0582885
	minimum = 0.045724 (at node 10)
	maximum = 0.0838273 (at node 19)
Accepted packet rate average = 0.0582885
	minimum = 0.045724 (at node 10)
	maximum = 0.0838273 (at node 19)
Injected flit rate average = 0.142088
	minimum = 0.0821338 (at node 9)
	maximum = 0.297206 (at node 19)
Accepted flit rate average= 0.142088
	minimum = 0.0795936 (at node 24)
	maximum = 0.201524 (at node 0)
Injected packet length average = 2.43768
Accepted packet length average = 2.43768
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.8623 (7 samples)
	minimum = 6 (7 samples)
	maximum = 183.714 (7 samples)
Network latency average = 14.2547 (7 samples)
	minimum = 6 (7 samples)
	maximum = 171.714 (7 samples)
Flit latency average = 13.0403 (7 samples)
	minimum = 6 (7 samples)
	maximum = 169.143 (7 samples)
Fragmentation average = 0.00127667 (7 samples)
	minimum = 0 (7 samples)
	maximum = 56.7143 (7 samples)
Injected packet rate average = 0.0511619 (7 samples)
	minimum = 0.0382782 (7 samples)
	maximum = 0.0789291 (7 samples)
Accepted packet rate average = 0.0511619 (7 samples)
	minimum = 0.0382782 (7 samples)
	maximum = 0.0789291 (7 samples)
Injected flit rate average = 0.123226 (7 samples)
	minimum = 0.067254 (7 samples)
	maximum = 0.257966 (7 samples)
Accepted flit rate average = 0.123226 (7 samples)
	minimum = 0.068486 (7 samples)
	maximum = 0.203386 (7 samples)
Injected packet size average = 2.40854 (7 samples)
Accepted packet size average = 2.40854 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 20 sec (140 sec)
gpgpu_simulation_rate = 139966 (inst/sec)
gpgpu_simulation_rate = 1511 (cycle/sec)
dev_out malloc success!
dev_in malloc success!
dev_in memcpy success!
dev_mask malloc success!

GPGPU-Sim PTX: cudaLaunch for 0x0x405b60 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi' to stream 0, gridDim= (2,1,1) blockDim = (512,1,1) 
kernel '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,211638)
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,211638)
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(1,0,0) tid=(119,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1993,211638), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 8 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2283,211638), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 8 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi').
GPGPU-Sim uArch: GPU detected kernel '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi' finished on shader 9.
kernel_name = _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi 
kernel_launch_uid = 8 
gpu_sim_cycle = 2284
gpu_sim_insn = 94721
gpu_ipc =      41.4715
gpu_tot_sim_cycle = 213922
gpu_tot_sim_insn = 19690085
gpu_tot_ipc =      92.0433
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 16393
gpu_stall_icnt2sh    = 71986
gpu_total_sim_rate=140643

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 387572
	L1I_total_cache_misses = 2416
	L1I_total_cache_miss_rate = 0.0062
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 36624, Miss = 18390, Miss_rate = 0.502, Pending_hits = 2718, Reservation_fails = 27643
	L1D_cache_core[1]: Access = 37090, Miss = 18856, Miss_rate = 0.508, Pending_hits = 2841, Reservation_fails = 33226
	L1D_cache_core[2]: Access = 45602, Miss = 23115, Miss_rate = 0.507, Pending_hits = 3884, Reservation_fails = 48270
	L1D_cache_core[3]: Access = 44882, Miss = 23012, Miss_rate = 0.513, Pending_hits = 3555, Reservation_fails = 56474
	L1D_cache_core[4]: Access = 45026, Miss = 23063, Miss_rate = 0.512, Pending_hits = 3625, Reservation_fails = 55005
	L1D_cache_core[5]: Access = 44771, Miss = 22610, Miss_rate = 0.505, Pending_hits = 3712, Reservation_fails = 57193
	L1D_cache_core[6]: Access = 44271, Miss = 23193, Miss_rate = 0.524, Pending_hits = 3622, Reservation_fails = 60805
	L1D_cache_core[7]: Access = 43784, Miss = 22563, Miss_rate = 0.515, Pending_hits = 3667, Reservation_fails = 61123
	L1D_cache_core[8]: Access = 44552, Miss = 22913, Miss_rate = 0.514, Pending_hits = 3734, Reservation_fails = 49200
	L1D_cache_core[9]: Access = 45452, Miss = 23116, Miss_rate = 0.509, Pending_hits = 3722, Reservation_fails = 51982
	L1D_cache_core[10]: Access = 45342, Miss = 23164, Miss_rate = 0.511, Pending_hits = 3719, Reservation_fails = 53633
	L1D_cache_core[11]: Access = 46540, Miss = 23471, Miss_rate = 0.504, Pending_hits = 3676, Reservation_fails = 53685
	L1D_cache_core[12]: Access = 44770, Miss = 22039, Miss_rate = 0.492, Pending_hits = 3732, Reservation_fails = 54214
	L1D_cache_core[13]: Access = 34908, Miss = 17018, Miss_rate = 0.488, Pending_hits = 2752, Reservation_fails = 36163
	L1D_cache_core[14]: Access = 36613, Miss = 17903, Miss_rate = 0.489, Pending_hits = 2791, Reservation_fails = 32344
	L1D_total_cache_accesses = 640227
	L1D_total_cache_misses = 324426
	L1D_total_cache_miss_rate = 0.5067
	L1D_total_cache_pending_hits = 51750
	L1D_total_cache_reservation_fails = 730960
	L1D_cache_data_port_util = 0.095
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 7435
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0603
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 260864
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 51643
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 33624
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 220712
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6987
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3187
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 107
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 290802
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 510248
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 385156
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2416
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
5844, 5844, 5844, 5844, 5844, 5844, 1297, 1297, 1262, 1262, 1262, 1262, 1262, 1262, 990, 990, 
gpgpu_n_tot_thrd_icount = 22357952
gpgpu_n_tot_w_icount = 698686
gpgpu_n_stall_shd_mem = 1165021
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 33624
gpgpu_n_mem_write_global = 294096
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3881280
gpgpu_n_store_insn = 1956480
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 221792
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1165021
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1515212	W0_Idle:124045	W0_Scoreboard:3225695	W1:24	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:72702	W9:40	W10:38	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38162	W17:6	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:587202
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 268992 {8:33624,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19726464 {40:161808,72:74016,136:58272,}
traffic_breakdown_coretomem[INST_ACC_R] = 1352 {8:169,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4572864 {136:33624,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2352768 {8:294096,}
traffic_breakdown_memtocore[INST_ACC_R] = 22984 {136:169,}
maxmrqlatency = 159 
maxdqlatency = 0 
maxmflatency = 731 
averagemflatency = 194 
max_icnt2mem_latency = 463 
max_icnt2sh_latency = 213921 
mrq_lat_table:4015 	519 	1455 	458 	491 	156 	32 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	310413 	16991 	331 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	20546 	45916 	134462 	124443 	2375 	162 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	12555 	16999 	3826 	255 	4 	0 	0 	0 	103 	337 	7179 	23431 	31982 	109798 	121266 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	372 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         2        22        20         0         0        14        12         0         0         0         0         0         1         0         0 
dram[1]:         0         0        22        20         0         0        14        12         0         0         0         0         0         0         0         0 
dram[2]:         0         0        22        20         0         0        14        12         0         0         0         0         0         0         0         0 
dram[3]:         0         0        22        20         0         0        14        12         0         0         0         0         0         0         0         0 
dram[4]:         0         0        22        20         0         0        14        12         0         0         0         0         0         2         0         0 
dram[5]:         0         0        22        20         0         0        14        12         0         0         0         0         0         0         0         0 
dram[6]:        30         0        22        20         0         0        14        12         0         0         0         0         0         0         0         0 
dram[7]:        30        34        20        20         0         0        14        10         0         0         0         0         0         0         0         0 
dram[8]:        30        34        20        20         0         0        14        10         0         0         0         0         0         0         0         0 
dram[9]:         0        34        20        20         0         0        14        10         0         0         0         0         0         0         0         0 
dram[10]:         0         0        20        20         0         0        12        10         0         0         0         0         0         0         0         0 
dram[11]:        36         0        20        20         0         0        12        10         0         0         0         0         0         0         0         0 
dram[12]:        36         0        20        20         0         0        12        10         0         0         0         0         0         0         0         0 
dram[13]:         1         0        20        20         0         0        12        10         0         0         0         0         0         0         0         0 
dram[14]:         2         0        20        20         0         0        12        10         0         0         0         0         0         0         0         0 
dram[15]:         2         0        20        20         0         0        12        10         0         0         0         0         1         0         0         0 
maximum service time to same row:
dram[0]:      2920      2216      1344      1565      2460      2958      1453      1013       468       455       941      6906      1474      1265         0         0 
dram[1]:      2636      3016      1378      1570      2456      2908      1571      1009       606       452      5027     11480      1462      1176         0         0 
dram[2]:      2640      3378      1377      1562      2452      2896      1696       999       602       451      5456     11873      1450      1172         0         0 
dram[3]:      2643      3394      1386      1570      2740      2992      1751       996       459       448      5821     12229      1541      1168         0         0 
dram[4]:      2652      3413      1450      1419      2730      2438      1763      1003       458       489      6185     12632      1528       632         0         0 
dram[5]:      2648      3419      1415      1418      2543      2434      1759      1000       454       485      6578     13068      1612      1403         0         0 
dram[6]:      2652      3440      1407      1416      2538      2430      1767      1039       468       451      1138       456      1608      1386         0         0 
dram[7]:      2664      3455      1537      1443      2506      2464      1770      1763       573       443       799       972      1566      1160         0         0 
dram[8]:      2668      3490      1558      1559      2502      2450      1773      1306       582       443      3261      1496      1553      1156         0         0 
dram[9]:      2673      3512      1408      1596      2844      2446      1781      1425       452       439      8222      1921      1588      1193         0         0 
dram[10]:      2618      3126      1365      1377      2832      2442      1714      1552       451       459      8640      2304      1576      1189         0         0 
dram[11]:      2622      3549      1666      1374      2945      2498      1718      1675       447       455      9006      2710      1122      1185         0         0 
dram[12]:      3243      3567      1533      1767      2891      2494      1726      1731       475       448      9417      3097      1117      1180         0         0 
dram[13]:      3028      3603      1357      1377      2879      2476      1742      1735       468       447      9815      3473      1144      1856         0         0 
dram[14]:      2755      3608      1352      1374      2866      2468       962      1728       464       443       825       964      1140      1875         0         0 
dram[15]:      1661      3638      1873      1340      2969      2487       979      1738       588       459       740       849      1273      1898         0         0 
average row accesses per activate:
dram[0]: 37.000000 18.000000 15.333333 15.333333 60.000000 62.000000  8.000000  8.000000 28.000000 30.000000 34.000000 32.000000  6.000000  1.500000      -nan      -nan 
dram[1]: 34.000000 34.000000 15.333333 15.333333 60.000000 62.000000  8.000000  8.000000 28.000000 30.000000 34.000000 32.000000  6.000000  2.000000      -nan      -nan 
dram[2]: 34.000000 34.000000 15.333333 15.333333 60.000000 62.000000  8.000000  8.000000 28.000000 30.000000 34.000000 32.000000  6.000000  2.000000      -nan      -nan 
dram[3]: 34.000000 34.000000 15.333333 15.333333 60.000000 62.000000  8.000000  8.000000 28.000000 30.000000 34.000000 32.000000  6.000000  2.000000      -nan      -nan 
dram[4]: 34.000000 34.000000 15.333333 15.666667 60.000000 62.000000  8.500000  8.000000 28.000000 30.000000 34.000000 32.000000  6.000000  2.000000      -nan      -nan 
dram[5]: 34.000000 34.000000 15.333333 15.333333 60.000000 62.000000  9.000000  8.000000 28.000000 30.000000 34.000000 32.000000  6.000000  2.000000      -nan      -nan 
dram[6]: 11.666667 34.000000 15.333333 15.333333 60.000000 62.000000  9.000000  8.000000 28.000000 30.000000 34.000000 32.000000  6.000000  2.000000      -nan      -nan 
dram[7]: 12.000000 18.000000 14.666667 15.333333 60.000000 62.000000  9.000000  6.000000 28.000000 30.000000 34.000000 32.000000  6.000000  2.000000      -nan      -nan 
dram[8]: 11.666667 18.000000 16.000000 15.333333 60.000000 62.000000  9.000000  6.000000 28.000000 30.000000 34.000000 32.000000  6.000000  2.000000      -nan      -nan 
dram[9]: 34.000000 18.000000 15.333333 15.333333 62.000000 62.000000  9.000000  6.000000 28.000000 30.000000 34.000000 32.000000  4.000000  2.000000      -nan      -nan 
dram[10]: 36.000000 34.000000 15.333333 15.333333 62.000000 62.000000  8.000000  6.000000 28.000000 30.000000 32.000000 32.000000  2.000000  2.000000      -nan      -nan 
dram[11]: 18.500000 34.000000 15.333333 15.333333 62.000000 62.000000  8.000000  6.000000 28.000000 30.000000 32.000000 32.000000  2.000000  2.000000      -nan      -nan 
dram[12]: 19.000000 34.000000 15.333333 15.333333 62.000000 62.000000  8.000000  6.000000 28.000000 30.000000 32.000000 32.000000  2.000000  2.000000      -nan      -nan 
dram[13]: 18.000000 34.000000 15.333333 15.333333 62.000000 62.000000  8.000000  6.000000 28.000000 30.000000 32.000000 30.000000  2.000000  4.000000      -nan      -nan 
dram[14]: 18.000000 34.000000 15.333333 15.333333 62.000000 62.000000  8.000000  6.000000 28.000000 30.000000 32.000000 34.000000  2.000000  4.000000      -nan      -nan 
dram[15]: 18.000000 34.000000 15.333333 15.333333 62.000000 62.000000  8.000000  6.000000 28.000000 30.000000 32.000000 34.000000  1.500000  4.000000      -nan      -nan 
average row locality = 7130/338 = 21.094675
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        21        22        44        42        32        32        10        12        28        30        32        32         4         3         0         0 
dram[1]:        20        20        44        42        32        32        10        12        28        30        32        32         4         2         0         0 
dram[2]:        20        20        44        42        32        32        10        12        28        30        32        32         4         2         0         0 
dram[3]:        20        20        44        42        32        32        10        12        28        30        32        32         4         2         0         0 
dram[4]:        20        20        44        43        32        32        11        12        28        30        32        32         4         4         0         0 
dram[5]:        20        20        44        44        32        32        12        12        28        30        32        32         4         2         0         0 
dram[6]:        21        20        44        44        32        32        12        12        28        30        32        32         4         2         0         0 
dram[7]:        22        22        42        44        32        32        12         8        28        30        32        32         4         2         0         0 
dram[8]:        21        22        44        44        32        32        12         8        28        30        32        32         4         2         0         0 
dram[9]:        20        22        42        44        32        32        12         8        28        30        32        32         3         2         0         0 
dram[10]:        22        20        42        44        32        32        12         8        28        30        31        32         2         2         0         0 
dram[11]:        23        20        42        44        32        32        12         8        28        30        32        32         2         2         0         0 
dram[12]:        24        20        42        44        32        32        12         8        28        30        32        32         2         2         0         0 
dram[13]:        22        20        42        44        32        32        12         8        28        30        32        30         2         2         0         0 
dram[14]:        22        20        42        44        32        32        12         8        28        30        32        32         2         2         0         0 
dram[15]:        22        20        42        44        32        32        12         8        28        30        32        32         3         2         0         0 
total reads: 5450
min_bank_accesses = 0!
chip skew: 345/336 = 1.03
number of total write accesses:
dram[0]:        16        14         2         4        28        30         6         4         0         0         2         0         2         0         0         0 
dram[1]:        14        14         2         4        28        30         6         4         0         0         2         0         2         0         0         0 
dram[2]:        14        14         2         4        28        30         6         4         0         0         2         0         2         0         0         0 
dram[3]:        14        14         2         4        28        30         6         4         0         0         2         0         2         0         0         0 
dram[4]:        14        14         2         4        28        30         6         4         0         0         2         0         2         0         0         0 
dram[5]:        14        14         2         2        28        30         6         4         0         0         2         0         2         0         0         0 
dram[6]:        14        14         2         2        28        30         6         4         0         0         2         0         2         0         0         0 
dram[7]:        14        14         2         2        28        30         6         4         0         0         2         0         2         0         0         0 
dram[8]:        14        14         4         2        28        30         6         4         0         0         2         0         2         0         0         0 
dram[9]:        14        14         4         2        30        30         6         4         0         0         2         0         1         0         0         0 
dram[10]:        14        14         4         2        30        30         4         4         0         0         1         0         0         0         0         0 
dram[11]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
dram[12]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
dram[13]:        14        14         4         2        30        30         4         4         0         0         0         0         0         2         0         0 
dram[14]:        14        14         4         2        30        30         4         4         0         0         0         2         0         2         0         0 
dram[15]:        14        14         4         2        30        30         4         4         0         0         0         2         0         2         0         0 
total reads: 1680
min_bank_accesses = 0!
chip skew: 108/102 = 1.06
average mf latency per bank:
dram[0]:       2059      3612      5411      4642       147       138       484       849     74905     62763      2859      3024       177      1279    none      none  
dram[1]:       2509      3615      5096      4570       149       139       521       939     80887     67655      2770      3102       177       319    none      none  
dram[2]:       2640      3957      5617      5115       153       141       449       880     35497     60652      2845      3097       177       327    none      none  
dram[3]:       2134      3918      5503      4586       142       136       519       847     31088     68814      2763      3065       176       343    none      none  
dram[4]:       2806      3058      3919      3895       144       141       637       985     36978     72968      2806      2945       178      3589    none      none  
dram[5]:       2195      3596      4666      3996       145       139       775       932     36034     64558      2731      2911       177       282    none      none  
dram[6]:       2421      3360      4542      4172       145       136       682       793     33517     59171      3189      3477       181       286    none      none  
dram[7]:       2314      3211      4361      4278       146       139       860       746     40037     68864      3023      3860       178       359    none      none  
dram[8]:       2035      3653      3926      3723       150       138       802       637     39909     62325      2844      3009       179       301    none      none  
dram[9]:       2754      3003      3867      4647       142       138       690       554     31959     60402      2831      3341       201       335    none      none  
dram[10]:       3011      3808      4177      4120       139       139       947       664     38379     74402      3191      3068       271       343    none      none  
dram[11]:       3440      3447      3518      3885       142       141       952       763     37417     67126      3121      3366       291       360    none      none  
dram[12]:       3163      3403      4062      4179       142       145       820       706     36632     56639      3247      3213       293       368    none      none  
dram[13]:       3223      3860      4628      3891       139       141       909       742     40235     65665      3044      3517       343       132    none      none  
dram[14]:       3586      3266      3665      4128       136       142       832       619     39967     69975      3526      3066       291       141    none      none  
dram[15]:       3066      3952      4115      3589       140       138       778       535     32632     61338      3174      3306      2164       133    none      none  
maximum mf latency per bank:
dram[0]:        515       456       519       535       448       313       458       525       530       623       488       386       269       361         0         0
dram[1]:        377       525       447       524       493       312       444       546       537       594       351       359       269       352         0         0
dram[2]:        440       502       489       540       501       337       427       521       573       524       351       342       269       360         0         0
dram[3]:        492       491       466       491       344       307       476       576       416       507       339       339       270       376         0         0
dram[4]:        490       396       523       526       341       320       590       565       527       593       353       361       275       618         0         0
dram[5]:        423       445       519       522       450       318       556       620       526       565       357       351       275       283         0         0
dram[6]:        443       477       514       508       367       292       563       580       698       731       524       692       279       286         0         0
dram[7]:        410       453       542       515       496       357       623       552       517       525       450       479       271       392         0         0
dram[8]:        481       491       572       603       533       365       544       429       544       677       330       345       278       334         0         0
dram[9]:        410       530       512       544       432       331       497       402       489       506       342       356       271       365         0         0
dram[10]:        437       610       528       664       323       339       579       481       422       459       361       364       271       373         0         0
dram[11]:        450       450       470       477       409       382       586       575       375       433       350       375       311       390         0         0
dram[12]:        420       418       542       578       361       544       551       551       408       442       352       383       319       398         0         0
dram[13]:        465       550       461       537       308       403       622       567       499       457       358       347       382       267         0         0
dram[14]:        484       568       541       645       323       367       477       401       532       452       396       379       312       292         0         0
dram[15]:        632       703       694       701       349       367       486       469       427       437       387       357       612       270         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=162884 n_nop=161948 n_act=23 n_pre=9 n_req=452 n_rd=688 n_write=216 bw_util=0.0111
n_activity=4181 dram_eff=0.4324
bk0: 42a 162540i bk1: 44a 162554i bk2: 88a 162581i bk3: 84a 162561i bk4: 64a 162253i bk5: 64a 162254i bk6: 20a 162727i bk7: 24a 162746i bk8: 56a 162758i bk9: 60a 162728i bk10: 64a 162720i bk11: 64a 162745i bk12: 8a 162829i bk13: 6a 162849i bk14: 0a 162881i bk15: 0a 162883i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00706638
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=162884 n_nop=161966 n_act=20 n_pre=6 n_req=446 n_rd=680 n_write=212 bw_util=0.01095
n_activity=4044 dram_eff=0.4411
bk0: 40a 162576i bk1: 40a 162583i bk2: 88a 162571i bk3: 84a 162521i bk4: 64a 162253i bk5: 64a 162186i bk6: 20a 162737i bk7: 24a 162746i bk8: 56a 162760i bk9: 60a 162734i bk10: 64a 162715i bk11: 64a 162742i bk12: 8a 162826i bk13: 4a 162861i bk14: 0a 162880i bk15: 0a 162880i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00792589
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=162884 n_nop=161966 n_act=20 n_pre=6 n_req=446 n_rd=680 n_write=212 bw_util=0.01095
n_activity=4066 dram_eff=0.4388
bk0: 40a 162586i bk1: 40a 162563i bk2: 88a 162566i bk3: 84a 162525i bk4: 64a 162236i bk5: 64a 162182i bk6: 20a 162718i bk7: 24a 162686i bk8: 56a 162758i bk9: 60a 162732i bk10: 64a 162718i bk11: 64a 162743i bk12: 8a 162823i bk13: 4a 162863i bk14: 0a 162880i bk15: 0a 162881i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00971857
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=162884 n_nop=161966 n_act=20 n_pre=6 n_req=446 n_rd=680 n_write=212 bw_util=0.01095
n_activity=4103 dram_eff=0.4348
bk0: 40a 162581i bk1: 40a 162575i bk2: 88a 162605i bk3: 84a 162533i bk4: 64a 162274i bk5: 64a 162243i bk6: 20a 162720i bk7: 24a 162730i bk8: 56a 162760i bk9: 60a 162750i bk10: 64a 162717i bk11: 64a 162745i bk12: 8a 162827i bk13: 4a 162852i bk14: 0a 162880i bk15: 0a 162884i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00702954
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents
MSHR: tag=0x800c2480, atomic=0 1 entries : 0x7f734d241ad0 :  mf: uid=1767874, sid09:w15, part=4, addr=0x800c2480, load , size=128, unknown  status = IN_PARTITION_DRAM (213921), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=162884 n_nop=161957 n_act=21 n_pre=7 n_req=450 n_rd=687 n_write=212 bw_util=0.01104
n_activity=4121 dram_eff=0.4363
bk0: 40a 162585i bk1: 40a 162585i bk2: 88a 162585i bk3: 86a 162560i bk4: 64a 162275i bk5: 64a 162207i bk6: 22a 162700i bk7: 24a 162719i bk8: 56a 162758i bk9: 60a 162743i bk10: 64a 162722i bk11: 64a 162741i bk12: 7a 162814i bk13: 8a 162836i bk14: 0a 162879i bk15: 0a 162883i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00695587
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=162884 n_nop=161962 n_act=20 n_pre=6 n_req=448 n_rd=688 n_write=208 bw_util=0.011
n_activity=4059 dram_eff=0.4415
bk0: 40a 162577i bk1: 40a 162590i bk2: 88a 162618i bk3: 88a 162580i bk4: 64a 162205i bk5: 64a 162223i bk6: 24a 162690i bk7: 24a 162707i bk8: 56a 162759i bk9: 60a 162744i bk10: 64a 162720i bk11: 64a 162747i bk12: 8a 162829i bk13: 4a 162857i bk14: 0a 162884i bk15: 0a 162885i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00751455
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=162884 n_nop=161956 n_act=22 n_pre=8 n_req=449 n_rd=690 n_write=208 bw_util=0.01103
n_activity=4070 dram_eff=0.4413
bk0: 42a 162567i bk1: 40a 162597i bk2: 88a 162610i bk3: 88a 162543i bk4: 64a 162236i bk5: 64a 162170i bk6: 24a 162711i bk7: 24a 162708i bk8: 56a 162748i bk9: 60a 162724i bk10: 64a 162719i bk11: 64a 162733i bk12: 8a 162823i bk13: 4a 162852i bk14: 0a 162884i bk15: 0a 162887i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00842317
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=162884 n_nop=161960 n_act=23 n_pre=9 n_req=446 n_rd=684 n_write=208 bw_util=0.01095
n_activity=4088 dram_eff=0.4364
bk0: 44a 162565i bk1: 44a 162574i bk2: 84a 162591i bk3: 88a 162570i bk4: 64a 162254i bk5: 64a 162207i bk6: 24a 162706i bk7: 16a 162753i bk8: 56a 162763i bk9: 60a 162743i bk10: 64a 162711i bk11: 64a 162744i bk12: 8a 162824i bk13: 4a 162868i bk14: 0a 162884i bk15: 0a 162889i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00693745
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=162884 n_nop=161954 n_act=23 n_pre=9 n_req=449 n_rd=686 n_write=212 bw_util=0.01103
n_activity=4080 dram_eff=0.4402
bk0: 42a 162563i bk1: 44a 162535i bk2: 88a 162525i bk3: 88a 162523i bk4: 64a 162231i bk5: 64a 162216i bk6: 24a 162703i bk7: 16a 162751i bk8: 56a 162761i bk9: 60a 162732i bk10: 64a 162715i bk11: 64a 162737i bk12: 8a 162827i bk13: 4a 162867i bk14: 0a 162883i bk15: 0a 162885i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00898185
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=162884 n_nop=161964 n_act=21 n_pre=7 n_req=446 n_rd=678 n_write=214 bw_util=0.01095
n_activity=4059 dram_eff=0.4395
bk0: 40a 162568i bk1: 44a 162557i bk2: 84a 162536i bk3: 88a 162531i bk4: 64a 162165i bk5: 64a 162157i bk6: 24a 162714i bk7: 16a 162763i bk8: 56a 162760i bk9: 60a 162731i bk10: 64a 162702i bk11: 64a 162744i bk12: 6a 162839i bk13: 4a 162864i bk14: 0a 162881i bk15: 0a 162885i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0122664
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=162884 n_nop=161978 n_act=20 n_pre=6 n_req=440 n_rd=674 n_write=206 bw_util=0.01081
n_activity=3920 dram_eff=0.449
bk0: 44a 162578i bk1: 40a 162552i bk2: 84a 162494i bk3: 88a 162471i bk4: 64a 162149i bk5: 64a 162166i bk6: 24a 162707i bk7: 16a 162711i bk8: 56a 162760i bk9: 60a 162742i bk10: 62a 162737i bk11: 64a 162745i bk12: 4a 162865i bk13: 4a 162865i bk14: 0a 162881i bk15: 0a 162882i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0130277
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=162884 n_nop=161974 n_act=21 n_pre=7 n_req=441 n_rd=678 n_write=204 bw_util=0.01083
n_activity=3948 dram_eff=0.4468
bk0: 46a 162545i bk1: 40a 162595i bk2: 84a 162507i bk3: 88a 162546i bk4: 64a 162186i bk5: 64a 162124i bk6: 24a 162711i bk7: 16a 162764i bk8: 56a 162758i bk9: 60a 162748i bk10: 64a 162743i bk11: 64a 162739i bk12: 4a 162853i bk13: 4a 162865i bk14: 0a 162883i bk15: 0a 162887i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0103448
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=162884 n_nop=161972 n_act=21 n_pre=7 n_req=442 n_rd=680 n_write=204 bw_util=0.01085
n_activity=3970 dram_eff=0.4453
bk0: 48a 162552i bk1: 40a 162587i bk2: 84a 162538i bk3: 88a 162586i bk4: 64a 162164i bk5: 64a 162133i bk6: 24a 162736i bk7: 16a 162740i bk8: 56a 162759i bk9: 60a 162752i bk10: 64a 162746i bk11: 64a 162749i bk12: 4a 162857i bk13: 4a 162867i bk14: 0a 162884i bk15: 0a 162886i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00928882
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=162884 n_nop=161976 n_act=21 n_pre=7 n_req=440 n_rd=672 n_write=208 bw_util=0.01081
n_activity=3990 dram_eff=0.4411
bk0: 44a 162584i bk1: 40a 162578i bk2: 84a 162540i bk3: 88a 162480i bk4: 64a 162215i bk5: 64a 162122i bk6: 24a 162739i bk7: 16a 162749i bk8: 56a 162756i bk9: 60a 162755i bk10: 64a 162745i bk11: 60a 162752i bk12: 4a 162866i bk13: 4a 162845i bk14: 0a 162883i bk15: 0a 162886i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00901869
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=162884 n_nop=161968 n_act=21 n_pre=7 n_req=444 n_rd=676 n_write=212 bw_util=0.0109
n_activity=4007 dram_eff=0.4432
bk0: 44a 162568i bk1: 40a 162575i bk2: 84a 162549i bk3: 88a 162542i bk4: 64a 162250i bk5: 64a 162167i bk6: 24a 162734i bk7: 16a 162726i bk8: 56a 162763i bk9: 60a 162752i bk10: 64a 162746i bk11: 64a 162711i bk12: 4a 162867i bk13: 4a 162826i bk14: 0a 162883i bk15: 0a 162888i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00941161
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=162884 n_nop=161964 n_act=22 n_pre=8 n_req=445 n_rd=678 n_write=212 bw_util=0.01093
n_activity=4060 dram_eff=0.4384
bk0: 44a 162586i bk1: 40a 162596i bk2: 84a 162567i bk3: 88a 162541i bk4: 64a 162153i bk5: 64a 162209i bk6: 24a 162747i bk7: 16a 162760i bk8: 56a 162755i bk9: 60a 162736i bk10: 64a 162744i bk11: 64a 162710i bk12: 6a 162853i bk13: 4a 162832i bk14: 0a 162881i bk15: 0a 162885i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00817146

========= L2 cache stats =========
L2_cache_bank[0]: Access = 24941, Miss = 344, Miss_rate = 0.014, Pending_hits = 342, Reservation_fails = 1909
L2_cache_bank[1]: Access = 26829, Miss = 340, Miss_rate = 0.013, Pending_hits = 305, Reservation_fails = 1911
L2_cache_bank[2]: Access = 19482, Miss = 340, Miss_rate = 0.017, Pending_hits = 322, Reservation_fails = 1585
L2_cache_bank[3]: Access = 19404, Miss = 340, Miss_rate = 0.018, Pending_hits = 324, Reservation_fails = 1382
L2_cache_bank[4]: Access = 20428, Miss = 344, Miss_rate = 0.017, Pending_hits = 346, Reservation_fails = 1756
L2_cache_bank[5]: Access = 19583, Miss = 344, Miss_rate = 0.018, Pending_hits = 337, Reservation_fails = 1861
L2_cache_bank[6]: Access = 18227, Miss = 345, Miss_rate = 0.019, Pending_hits = 354, Reservation_fails = 2161
L2_cache_bank[7]: Access = 21193, Miss = 342, Miss_rate = 0.016, Pending_hits = 336, Reservation_fails = 2046
L2_cache_bank[8]: Access = 20062, Miss = 343, Miss_rate = 0.017, Pending_hits = 314, Reservation_fails = 1983
L2_cache_bank[9]: Access = 18208, Miss = 339, Miss_rate = 0.019, Pending_hits = 316, Reservation_fails = 1950
L2_cache_bank[10]: Access = 21204, Miss = 337, Miss_rate = 0.016, Pending_hits = 302, Reservation_fails = 1911
L2_cache_bank[11]: Access = 20222, Miss = 339, Miss_rate = 0.017, Pending_hits = 297, Reservation_fails = 1682
L2_cache_bank[12]: Access = 18342, Miss = 340, Miss_rate = 0.019, Pending_hits = 302, Reservation_fails = 1991
L2_cache_bank[13]: Access = 20390, Miss = 336, Miss_rate = 0.016, Pending_hits = 319, Reservation_fails = 1864
L2_cache_bank[14]: Access = 21247, Miss = 338, Miss_rate = 0.016, Pending_hits = 303, Reservation_fails = 1930
L2_cache_bank[15]: Access = 18142, Miss = 339, Miss_rate = 0.019, Pending_hits = 313, Reservation_fails = 2178
L2_total_cache_accesses = 327904
L2_total_cache_misses = 5450
L2_total_cache_miss_rate = 0.0166
L2_total_cache_pending_hits = 5132
L2_total_cache_reservation_fails = 30100
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 24784
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5091
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3749
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 29033
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 292416
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1680
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 109
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 40
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 20
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1067
L2_cache_data_port_util = 0.186
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=463106
icnt_total_pkts_simt_to_mem=870832
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 19.7867
	minimum = 6
	maximum = 131
Network latency average = 17.2067
	minimum = 6
	maximum = 131
Slowest packet = 655624
Flit latency average = 18.5533
	minimum = 6
	maximum = 127
Slowest flit = 1333318
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00423705
	minimum = 0 (at node 0)
	maximum = 0.0420315 (at node 9)
Accepted packet rate average = 0.00423705
	minimum = 0 (at node 0)
	maximum = 0.0420315 (at node 9)
Injected flit rate average = 0.0127111
	minimum = 0 (at node 0)
	maximum = 0.0980736 (at node 9)
Accepted flit rate average= 0.0127111
	minimum = 0 (at node 0)
	maximum = 0.154116 (at node 9)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.9778 (8 samples)
	minimum = 6 (8 samples)
	maximum = 177.125 (8 samples)
Network latency average = 14.6237 (8 samples)
	minimum = 6 (8 samples)
	maximum = 166.625 (8 samples)
Flit latency average = 13.7294 (8 samples)
	minimum = 6 (8 samples)
	maximum = 163.875 (8 samples)
Fragmentation average = 0.00111708 (8 samples)
	minimum = 0 (8 samples)
	maximum = 49.625 (8 samples)
Injected packet rate average = 0.0452963 (8 samples)
	minimum = 0.0334934 (8 samples)
	maximum = 0.0743169 (8 samples)
Accepted packet rate average = 0.0452963 (8 samples)
	minimum = 0.0334934 (8 samples)
	maximum = 0.0743169 (8 samples)
Injected flit rate average = 0.109411 (8 samples)
	minimum = 0.0588472 (8 samples)
	maximum = 0.23798 (8 samples)
Accepted flit rate average = 0.109411 (8 samples)
	minimum = 0.0599253 (8 samples)
	maximum = 0.197228 (8 samples)
Injected packet size average = 2.41546 (8 samples)
Accepted packet size average = 2.41546 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 20 sec (140 sec)
gpgpu_simulation_rate = 140643 (inst/sec)
gpgpu_simulation_rate = 1528 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402dc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13fc_gpu_kernelPfS_S_iii' to stream 0, gridDim= (1,63,1) blockDim = (8,8,1) 
kernel '_Z13fc_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,213922)
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,213922)
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,213922)
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,213922)
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,213922)
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,213922)
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,213922)
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,213922)
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,213922)
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,213922)
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,213922)
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,213922)
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,213922)
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,213922)
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,213922)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,213922)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,213922)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,213922)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,213922)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,213922)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,213922)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,213922)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,213922)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,213922)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,213922)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,213922)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,213922)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,213922)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,213922)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,213922)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,213922)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,213922)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,213922)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,213922)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,213922)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,213922)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,213922)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,213922)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,213922)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,213922)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,213922)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,213922)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,213922)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,213922)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,213922)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,213922)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,213922)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,213922)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,213922)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,213922)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,213922)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,213922)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,213922)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,213922)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,213922)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,213922)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,213922)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,213922)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,213922)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,213922)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,213922)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,213922)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,213922)
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(0,55,0) tid=(5,2,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (110,213922), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (112,213922), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (113,213922), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (113,213922), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (113,213922), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (113,213922), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (114,213922), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (114,213922), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (114,213922), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (114,213922), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (115,213922), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (115,213922), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (115,213922), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (115,213922), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (115,213922), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (115,213922), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (116,213922), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (116,213922), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (116,213922), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (116,213922), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (117,213922), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (117,213922), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (117,213922), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (117,213922), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (117,213922), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (117,213922), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (117,213922), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (118,213922), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (118,213922), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (118,213922), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (118,213922), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (120,213922), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (120,213922), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (120,213922), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (120,213922), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (120,213922), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (122,213922), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (122,213922), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (122,213922), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (123,213922), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (123,213922), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (124,213922), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (124,213922), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (124,213922), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (125,213922), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (126,213922), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (126,213922), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (126,213922), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (126,213922), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (128,213922), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (129,213922), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (129,213922), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (129,213922), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (129,213922), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (129,213922), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (129,213922), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (143,213922), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (143,213922), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (144,213922), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (145,213922), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (148,213922), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (148,213922), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 214422  inst.: 19774933 (ipc=169.7) sim_rate=140247 (inst/sec) elapsed = 0:0:02:21 / Fri Jul 27 16:45:23 2018
GPGPU-Sim uArch: cycles simulated: 224922  inst.: 19777485 (ipc= 7.9) sim_rate=139278 (inst/sec) elapsed = 0:0:02:22 / Fri Jul 27 16:45:24 2018
GPGPU-Sim uArch: cycles simulated: 238422  inst.: 19780685 (ipc= 3.7) sim_rate=138326 (inst/sec) elapsed = 0:0:02:23 / Fri Jul 27 16:45:25 2018
GPGPU-Sim uArch: cycles simulated: 251922  inst.: 19783925 (ipc= 2.5) sim_rate=137388 (inst/sec) elapsed = 0:0:02:24 / Fri Jul 27 16:45:26 2018
GPGPU-Sim uArch: cycles simulated: 264922  inst.: 19786949 (ipc= 1.9) sim_rate=136461 (inst/sec) elapsed = 0:0:02:25 / Fri Jul 27 16:45:27 2018
GPGPU-Sim uArch: cycles simulated: 278422  inst.: 19790189 (ipc= 1.6) sim_rate=135549 (inst/sec) elapsed = 0:0:02:26 / Fri Jul 27 16:45:28 2018
GPGPU-Sim uArch: cycles simulated: 291922  inst.: 19793429 (ipc= 1.3) sim_rate=134649 (inst/sec) elapsed = 0:0:02:27 / Fri Jul 27 16:45:29 2018
GPGPU-Sim uArch: cycles simulated: 303922  inst.: 19796237 (ipc= 1.2) sim_rate=133758 (inst/sec) elapsed = 0:0:02:28 / Fri Jul 27 16:45:30 2018
GPGPU-Sim uArch: cycles simulated: 315422  inst.: 19798973 (ipc= 1.1) sim_rate=132879 (inst/sec) elapsed = 0:0:02:29 / Fri Jul 27 16:45:31 2018
GPGPU-Sim uArch: cycles simulated: 328422  inst.: 19802069 (ipc= 1.0) sim_rate=132013 (inst/sec) elapsed = 0:0:02:30 / Fri Jul 27 16:45:32 2018
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(0,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 340922  inst.: 19805021 (ipc= 0.9) sim_rate=131159 (inst/sec) elapsed = 0:0:02:31 / Fri Jul 27 16:45:33 2018
GPGPU-Sim uArch: cycles simulated: 354422  inst.: 19808189 (ipc= 0.8) sim_rate=130317 (inst/sec) elapsed = 0:0:02:32 / Fri Jul 27 16:45:34 2018
GPGPU-Sim uArch: cycles simulated: 365422  inst.: 19810781 (ipc= 0.8) sim_rate=129482 (inst/sec) elapsed = 0:0:02:33 / Fri Jul 27 16:45:35 2018
GPGPU-Sim uArch: cycles simulated: 376422  inst.: 19813445 (ipc= 0.8) sim_rate=128658 (inst/sec) elapsed = 0:0:02:34 / Fri Jul 27 16:45:36 2018
GPGPU-Sim uArch: cycles simulated: 389422  inst.: 19816477 (ipc= 0.7) sim_rate=127848 (inst/sec) elapsed = 0:0:02:35 / Fri Jul 27 16:45:37 2018
GPGPU-Sim uArch: cycles simulated: 402922  inst.: 19819709 (ipc= 0.7) sim_rate=127049 (inst/sec) elapsed = 0:0:02:36 / Fri Jul 27 16:45:38 2018
GPGPU-Sim uArch: cycles simulated: 415922  inst.: 19822805 (ipc= 0.7) sim_rate=126259 (inst/sec) elapsed = 0:0:02:37 / Fri Jul 27 16:45:39 2018
GPGPU-Sim uArch: cycles simulated: 429422  inst.: 19825973 (ipc= 0.6) sim_rate=125480 (inst/sec) elapsed = 0:0:02:38 / Fri Jul 27 16:45:40 2018
GPGPU-Sim uArch: cycles simulated: 441922  inst.: 19828925 (ipc= 0.6) sim_rate=124710 (inst/sec) elapsed = 0:0:02:39 / Fri Jul 27 16:45:41 2018
GPGPU-Sim uArch: cycles simulated: 455422  inst.: 19832165 (ipc= 0.6) sim_rate=123951 (inst/sec) elapsed = 0:0:02:40 / Fri Jul 27 16:45:42 2018
GPGPU-Sim uArch: Shader 11 finished CTA #0 (243098,213922), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z13fc_gpu_kernelPfS_S_iii' finished on shader 11.
kernel_name = _Z13fc_gpu_kernelPfS_S_iii 
kernel_launch_uid = 9 
gpu_sim_cycle = 243099
gpu_sim_insn = 142456
gpu_ipc =       0.5860
gpu_tot_sim_cycle = 457021
gpu_tot_sim_insn = 19832541
gpu_tot_ipc =      43.3952
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 16393
gpu_stall_icnt2sh    = 71986
gpu_total_sim_rate=123953

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 393095
	L1I_total_cache_misses = 2416
	L1I_total_cache_miss_rate = 0.0061
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 36624, Miss = 18390, Miss_rate = 0.502, Pending_hits = 2718, Reservation_fails = 27643
	L1D_cache_core[1]: Access = 37090, Miss = 18856, Miss_rate = 0.508, Pending_hits = 2841, Reservation_fails = 33226
	L1D_cache_core[2]: Access = 45602, Miss = 23115, Miss_rate = 0.507, Pending_hits = 3884, Reservation_fails = 48270
	L1D_cache_core[3]: Access = 44882, Miss = 23012, Miss_rate = 0.513, Pending_hits = 3555, Reservation_fails = 56474
	L1D_cache_core[4]: Access = 45026, Miss = 23063, Miss_rate = 0.512, Pending_hits = 3625, Reservation_fails = 55005
	L1D_cache_core[5]: Access = 44771, Miss = 22610, Miss_rate = 0.505, Pending_hits = 3712, Reservation_fails = 57193
	L1D_cache_core[6]: Access = 44271, Miss = 23193, Miss_rate = 0.524, Pending_hits = 3622, Reservation_fails = 60805
	L1D_cache_core[7]: Access = 43784, Miss = 22563, Miss_rate = 0.515, Pending_hits = 3667, Reservation_fails = 61123
	L1D_cache_core[8]: Access = 44552, Miss = 22913, Miss_rate = 0.514, Pending_hits = 3734, Reservation_fails = 49200
	L1D_cache_core[9]: Access = 45452, Miss = 23116, Miss_rate = 0.509, Pending_hits = 3722, Reservation_fails = 51982
	L1D_cache_core[10]: Access = 45342, Miss = 23164, Miss_rate = 0.511, Pending_hits = 3719, Reservation_fails = 53633
	L1D_cache_core[11]: Access = 49041, Miss = 25196, Miss_rate = 0.514, Pending_hits = 3676, Reservation_fails = 53685
	L1D_cache_core[12]: Access = 44770, Miss = 22039, Miss_rate = 0.492, Pending_hits = 3732, Reservation_fails = 54214
	L1D_cache_core[13]: Access = 34908, Miss = 17018, Miss_rate = 0.488, Pending_hits = 2752, Reservation_fails = 36163
	L1D_cache_core[14]: Access = 36613, Miss = 17903, Miss_rate = 0.489, Pending_hits = 2791, Reservation_fails = 32344
	L1D_total_cache_accesses = 642728
	L1D_total_cache_misses = 326151
	L1D_total_cache_miss_rate = 0.5074
	L1D_total_cache_pending_hits = 51750
	L1D_total_cache_reservation_fails = 730960
	L1D_cache_data_port_util = 0.087
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 7691
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0582
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 261639
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 51643
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 34550
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 220712
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7243
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3188
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 107
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 291601
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 510248
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 390679
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2416
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
5865, 5865, 5865, 5865, 5865, 5865, 1318, 1318, 1262, 1262, 1262, 1262, 1262, 1262, 990, 990, 
gpgpu_n_tot_thrd_icount = 22673856
gpgpu_n_tot_w_icount = 708558
gpgpu_n_stall_shd_mem = 1165121
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 34550
gpgpu_n_mem_write_global = 294896
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3894088
gpgpu_n_store_insn = 1962880
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 229888
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1165121
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1515279	W0_Idle:372386	W0_Scoreboard:3457217	W1:24	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:79928	W9:40	W10:38	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38162	W17:6	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:589848
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 276400 {8:34550,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19758464 {40:162608,72:74016,136:58272,}
traffic_breakdown_coretomem[INST_ACC_R] = 1352 {8:169,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4698800 {136:34550,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2359168 {8:294896,}
traffic_breakdown_memtocore[INST_ACC_R] = 22984 {136:169,}
maxmrqlatency = 159 
maxdqlatency = 0 
maxmflatency = 731 
averagemflatency = 194 
max_icnt2mem_latency = 463 
max_icnt2sh_latency = 457020 
mrq_lat_table:4772 	649 	1465 	487 	491 	156 	32 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	311213 	17917 	331 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	22272 	45916 	134462 	124443 	2375 	162 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	13467 	17013 	3826 	255 	4 	0 	0 	0 	103 	337 	7179 	23431 	31982 	109798 	121424 	642 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	857 	47 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        36        34        22        20        60        62        14        12        28        30        34        32         8         4         2         3 
dram[1]:        34        34        22        20        60        62        14        12        28        30        34        32         7         4         4         3 
dram[2]:        34        34        22        20        60        62        14        12        28        30        34        32         7         6         3         2 
dram[3]:        34        34        22        20        60        62        14        12        28        30        34        32         8         6         3         3 
dram[4]:        34        34        22        20        60        62        14        12        28        30        34        32         8         7         3         2 
dram[5]:        34        34        22        20        60        62        14        12        28        30        34        32         8         7         2         1 
dram[6]:        30        34        22        20        60        62        14        12        28        30        34        32         9         8         2         1 
dram[7]:        30        34        20        20        60        62        14        10        28        30        34        32         8         5         2         2 
dram[8]:        30        34        20        20        60        62        14        10        28        30        34        32         7         5         3         3 
dram[9]:        34        34        20        20        62        62        14        10        28        30        34        32         5         6         3         2 
dram[10]:        36        34        20        20        62        62        12        10        28        30        32        32         5         4         4         3 
dram[11]:        36        34        20        20        62        62        12        10        28        30        32        32         3         3         3         3 
dram[12]:        36        34        20        20        62        62        12        10        28        30        32        32         4         5         2         1 
dram[13]:        35        34        20        20        62        62        12        10        28        30        32        30         6         7         2         1 
dram[14]:        34        34        20        20        62        62        12        10        28        30        32        34         5         6         1         2 
dram[15]:        34        34        20        20        62        62        12        10        28        30        32        34         4         6         1         2 
maximum service time to same row:
dram[0]:    168084    155518    155518    155513     86166     85052    100645    101245    126739    127376    138676    133327    164303    165260    155479    155476 
dram[1]:    155518    155518    155503    156733    155513    155512     99400     98805    125381    124919    133366    127529    163095    162765    155472    155475 
dram[2]:    155516    155516    169297    168067    155513    155512     98181     97578    122929    123696    131697    125904    161884    161546    168021    168017 
dram[3]:    155514    155512    168078    168076    155512    155512     96943    108923    121845    122478    142681    135658    159332    160321    168014    169241 
dram[4]:    155516    155515    155514    155515    155509    155511    107066    107674    120633    119986    141095    134024    158134    157884    168016    155501 
dram[5]:    155504    156736    155516    155517    156727     78241    105851    105098    118184    118769    138246    132372    156828    156422    155492    155496 
dram[6]:    168067    168075    155518    155517     76293     75785    104627    103882    116930    117571    142461    142527    155602    167766    155488    155492 
dram[7]:    169306    168076    155520    155518     75093     87084    102167    102631    128172    128918    141577    140780    165749    166770    155484    155480 
dram[8]:    155518    155519    155519    155518     86439     85867    100942    100322    126934    126457    136663    139044    164531    165552    155475    155478 
dram[9]:    155520    155518    156733    168050    155513    155512     99715     99103    124612    125241    130478    136163    163276    163055    155474    155476 
dram[10]:    155514    155514    168067    168059    155512    155513     97258     97875    123389    123997    128828    147113    160835    161838    168022    169250 
dram[11]:    155513    155514    168078    168074    155511    155510    108605    109081    122164    121541    139803    145484    160058    160619    169244    168013 
dram[12]:    155514    155513    155516    155516    155512    155512    107378    107865    119693    120336    136932    143868    158853    158175    168025    155502 
dram[13]:    155502    156734    155517    155516     77489     77277    106166    105420    118477    119114    135318    141044    156374    156276    155493    155497 
dram[14]:    169305    168075    155519    155517     76280     76056    103712    104316    117242    117886    143081    142326    167705    167585    155491    155487 
dram[15]:    168076    168078    155518    155520     74939     87368    102453    103094    128466    127979    140705    141212    166485    166339    155486    155483 
average row accesses per activate:
dram[0]: 13.333333  9.500000 10.400000 10.400000 31.000000 32.000000  6.333333  6.333333 14.500000 15.500000 18.500000 17.500000  5.000000  2.333333  2.500000  3.000000 
dram[1]: 12.666667 12.333333 10.000000 10.200000 21.333334 21.333334  6.333333  6.666667 14.500000 16.000000 18.500000 17.000000  4.000000  3.000000  4.000000  3.000000 
dram[2]: 12.666667 13.333333 10.000000 10.400000 21.333334 21.333334  6.000000  6.333333 15.000000 16.000000 19.000000 17.000000  4.500000  4.500000  2.500000  1.500000 
dram[3]: 12.333333 13.000000 10.200000  9.800000 21.666666 22.333334  6.000000  6.000000 15.500000 16.000000 17.500000 17.000000  5.500000  5.000000  2.500000  2.000000 
dram[4]: 13.333333 13.333333  9.600000  9.800000 21.666666 22.000000  6.333333  6.000000 15.500000 16.500000 17.500000 16.500000  5.500000  4.000000  2.500000  2.000000 
dram[5]: 13.333333 13.666667  9.800000 10.200000 21.333334 32.000000  6.333333  6.000000 16.000000 16.500000 18.000000 16.500000  5.000000  5.000000  2.000000  1.500000 
dram[6]:  7.600000 13.000000 10.400000 10.000000 32.000000 32.500000  6.333333  6.000000 15.500000 16.000000 18.000000 18.000000  5.500000  5.000000  2.500000  1.500000 
dram[7]:  8.000000 10.250000  9.800000 10.000000 31.000000 32.000000  7.000000  5.333333 15.000000 15.500000 18.000000 17.500000  5.000000  3.000000  3.000000  2.500000 
dram[8]:  7.800000 10.000000 10.800000 10.400000 30.500000 31.500000  7.000000  5.000000 15.000000 16.000000 18.500000 17.500000  4.000000  3.000000  3.000000  3.000000 
dram[9]: 12.333333 10.250000 10.600000 10.200000 21.666666 21.333334  6.666667  5.000000 15.000000 15.500000 18.500000 18.000000  3.000000  4.000000  3.000000  2.000000 
dram[10]: 13.000000 13.000000 10.200000  9.800000 21.333334 22.000000  6.333333  5.333333 15.000000 16.000000 17.000000 17.000000  4.500000  2.000000  3.000000  2.000000 
dram[11]: 10.500000 13.666667 10.200000  9.800000 21.666666 22.000000  6.000000  4.333333 16.000000 16.500000 16.500000 17.000000  3.000000  2.333333  2.000000  2.500000 
dram[12]: 11.000000 13.333333 10.000000 10.000000 22.333334 22.000000  5.666667  4.333333 15.500000 16.500000 17.000000 17.000000  3.500000  3.333333  1.500000  1.000000 
dram[13]: 10.000000 13.000000 10.200000 10.000000 32.500000 33.000000  5.666667  4.666667 15.500000 16.000000 16.500000 16.000000  5.000000  4.000000  2.000000  1.500000 
dram[14]: 10.000000 13.333333 10.200000  9.800000 32.000000 32.500000  6.000000  4.666667 16.000000 16.000000 17.000000 18.500000  3.500000  2.666667  2.000000  3.000000 
dram[15]: 10.250000 12.333333 10.600000 10.400000 32.000000 32.000000  6.333333  4.666667 14.500000 16.000000 17.500000 19.000000  2.333333  3.500000  1.500000  2.500000 
average row locality = 8056/713 = 11.298738
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        24        24        50        48        34        34        13        15        29        31        35        35         8         7         5         6 
dram[1]:        24        23        48        47        36        34        13        16        29        32        35        34         6         6         8         6 
dram[2]:        24        26        48        48        36        34        12        15        30        32        36        34         7         9         5         3 
dram[3]:        23        25        49        45        37        37        12        14        31        32        33        34         9        10         5         4 
dram[4]:        26        26        46        45        37        36        13        14        31        33        33        33         9        12         5         4 
dram[5]:        26        27        47        49        36        34        13        14        32        33        34        33         8        10         4         3 
dram[6]:        24        25        50        48        36        35        13        14        31        32        34        36         9        10         5         3 
dram[7]:        26        27        47        48        34        34        15        12        30        31        34        35         8         6         6         5 
dram[8]:        25        26        50        50        33        33        15        11        30        32        35        35         6         6         6         6 
dram[9]:        23        27        49        49        35        34        14        11        30        31        35        36         5         8         6         4 
dram[10]:        25        25        47        47        34        36        15        12        30        32        33        34         9         8         6         4 
dram[11]:        28        27        47        47        35        36        14         9        32        33        33        34         6         7         4         5 
dram[12]:        30        26        46        48        37        36        13         9        31        33        34        34         7        10         3         2 
dram[13]:        26        25        47        48        35        36        13        10        31        32        33        32        10        10         4         3 
dram[14]:        26        26        47        47        34        35        14        10        32        32        34        35         7         6         4         6 
dram[15]:        27        23        49        50        34        34        15        10        29        32        35        36         7         5         3         5 
total reads: 6376
bank skew: 50/2 = 25.00
chip skew: 405/394 = 1.03
number of total write accesses:
dram[0]:        16        14         2         4        28        30         6         4         0         0         2         0         2         0         0         0 
dram[1]:        14        14         2         4        28        30         6         4         0         0         2         0         2         0         0         0 
dram[2]:        14        14         2         4        28        30         6         4         0         0         2         0         2         0         0         0 
dram[3]:        14        14         2         4        28        30         6         4         0         0         2         0         2         0         0         0 
dram[4]:        14        14         2         4        28        30         6         4         0         0         2         0         2         0         0         0 
dram[5]:        14        14         2         2        28        30         6         4         0         0         2         0         2         0         0         0 
dram[6]:        14        14         2         2        28        30         6         4         0         0         2         0         2         0         0         0 
dram[7]:        14        14         2         2        28        30         6         4         0         0         2         0         2         0         0         0 
dram[8]:        14        14         4         2        28        30         6         4         0         0         2         0         2         0         0         0 
dram[9]:        14        14         4         2        30        30         6         4         0         0         2         0         1         0         0         0 
dram[10]:        14        14         4         2        30        30         4         4         0         0         1         0         0         0         0         0 
dram[11]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
dram[12]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
dram[13]:        14        14         4         2        30        30         4         4         0         0         0         0         0         2         0         0 
dram[14]:        14        14         4         2        30        30         4         4         0         0         0         2         0         2         0         0 
dram[15]:        14        14         4         2        30        30         4         4         0         0         0         2         0         2         0         0 
total reads: 1680
min_bank_accesses = 0!
chip skew: 108/102 = 1.06
average mf latency per bank:
dram[0]:       1925      3436      4816      4137       151       142       449       756     72332     60747      2649      2788       211       701       262       262
dram[1]:       2273      3343      4709      4147       156       143       480       804     78107     63443      2566      2935       199       281       263       261
dram[2]:       2390      3403      5189      4555       160       145       428       783     33148     56878      2573      2931       205       275       263       265
dram[3]:       1982      3450      4989      4321       152       146       491       782     28105     64529      2691      2900       215       280       262       265
dram[4]:       2425      2638      3766      3747       153       149       597       906     33425     66358      2733      2864       216      1370       267       264
dram[5]:       1905      3027      4397      3630       153       143       749       858     31563     58713      2594      2830       211       264       264       265
dram[6]:       2251      2963      4048      3859       153       142       660       734     30299     55489      3027      3120       217       266       262       264
dram[7]:       2109      2851      3943      3957       149       143       775       626     37385     66651      2869      3551       211       294       267       262
dram[8]:       1853      3315      3519      3323       152       140       725       562     37266     58446      2635      2774       200       274       262       262
dram[9]:       2553      2669      3391      4217       148       142       647       495     29846     58462      2622      2999       222       280       262       263
dram[10]:       2800      3353      3793      3884       143       147       838       564     35838     69769      3019      2903     12708       284       264       263
dram[11]:       3062      2904      3199      3663       148       149       876       725     32773     61048      3035      3183       271       290       264       263
dram[12]:       2768      2932      3759      3865       151       152       788       672     33112     51514      3071      3040       271       282       264       267
dram[13]:       2928      3398      4200      3600       145       148       872       674     36366     61577      2960      3313       278       218       266       265
dram[14]:       3254      2816      3331      3891       140       148       769       569     35004     65618      3334      2839       270       202       264       263
dram[15]:       2724      3653      3607      3205       144       142       697       496     31516     57521      2924      2986      1077       189       265       264
maximum mf latency per bank:
dram[0]:        515       456       519       535       448       313       458       525       530       623       488       386       270       361       268       268
dram[1]:        377       525       447       524       493       312       444       546       537       594       351       359       270       352       268       268
dram[2]:        440       502       489       540       501       337       427       521       573       524       351       342       269       360       270       270
dram[3]:        492       491       466       491       344       307       476       576       416       507       339       339       270       376       268       268
dram[4]:        490       396       523       526       341       320       590       565       527       593       353       361       275       618       277       270
dram[5]:        423       445       519       522       450       318       556       620       526       565       357       351       275       283       269       270
dram[6]:        443       477       514       508       367       292       563       580       698       731       524       692       279       286       268       268
dram[7]:        410       453       542       515       496       357       623       552       517       525       450       479       271       392       275       268
dram[8]:        481       491       572       603       533       365       544       429       544       677       330       345       278       334       270       269
dram[9]:        410       530       512       544       432       331       497       402       489       506       342       356       271       365       269       268
dram[10]:        437       610       528       664       323       339       579       481       422       459       361       364       271       373       274       268
dram[11]:        450       450       470       477       409       382       586       575       375       433       350       375       311       390       272       270
dram[12]:        420       418       542       578       361       544       551       551       408       442       352       383       319       398       268       268
dram[13]:        465       550       461       537       308       403       622       567       499       457       358       347       382       269       268       268
dram[14]:        484       568       541       645       323       367       477       401       532       452       396       379       312       292       270       268
dram[15]:        632       703       694       701       349       367       486       469       427       437       387       357       612       270       269       270

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=347986 n_nop=346900 n_act=45 n_pre=29 n_req=506 n_rd=796 n_write=216 bw_util=0.005816
n_activity=4759 dram_eff=0.4253
bk0: 48a 347612i bk1: 48a 347633i bk2: 100a 347642i bk3: 96a 347622i bk4: 68a 347335i bk5: 68a 347340i bk6: 26a 347809i bk7: 30a 347828i bk8: 58a 347849i bk9: 62a 347819i bk10: 70a 347803i bk11: 70a 347829i bk12: 16a 347908i bk13: 14a 347926i bk14: 10a 347950i bk15: 12a 347947i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00336795
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=347986 n_nop=346908 n_act=44 n_pre=28 n_req=503 n_rd=794 n_write=212 bw_util=0.005782
n_activity=4660 dram_eff=0.4318
bk0: 48a 347647i bk1: 46a 347658i bk2: 96a 347640i bk3: 94a 347586i bk4: 72a 347321i bk5: 68a 347263i bk6: 26a 347818i bk7: 32a 347824i bk8: 58a 347851i bk9: 64a 347820i bk10: 70a 347797i bk11: 68a 347830i bk12: 12a 347916i bk13: 12a 347942i bk14: 16a 347933i bk15: 12a 347945i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00372716
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=347986 n_nop=346904 n_act=44 n_pre=28 n_req=505 n_rd=798 n_write=212 bw_util=0.005805
n_activity=4698 dram_eff=0.43
bk0: 48a 347658i bk1: 52a 347625i bk2: 96a 347637i bk3: 96a 347586i bk4: 72a 347306i bk5: 68a 347261i bk6: 24a 347803i bk7: 30a 347768i bk8: 60a 347843i bk9: 64a 347818i bk10: 72a 347794i bk11: 68a 347830i bk12: 14a 347906i bk13: 18a 347931i bk14: 10a 347947i bk15: 6a 347957i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00460651
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=347986 n_nop=346902 n_act=44 n_pre=28 n_req=506 n_rd=800 n_write=212 bw_util=0.005816
n_activity=4739 dram_eff=0.4271
bk0: 46a 347655i bk1: 50a 347640i bk2: 98a 347668i bk3: 90a 347607i bk4: 74a 347337i bk5: 74a 347309i bk6: 24a 347804i bk7: 28a 347816i bk8: 62a 347842i bk9: 64a 347836i bk10: 66a 347809i bk11: 68a 347833i bk12: 18a 347902i bk13: 20a 347913i bk14: 10a 347951i bk15: 8a 347953i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00337657
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=347986 n_nop=346894 n_act=45 n_pre=29 n_req=509 n_rd=806 n_write=212 bw_util=0.005851
n_activity=4759 dram_eff=0.4278
bk0: 52a 347648i bk1: 52a 347647i bk2: 92a 347664i bk3: 90a 347638i bk4: 74a 347341i bk5: 72a 347278i bk6: 26a 347785i bk7: 28a 347803i bk8: 62a 347840i bk9: 66a 347825i bk10: 66a 347811i bk11: 66a 347832i bk12: 18a 347887i bk13: 24a 347900i bk14: 10a 347945i bk15: 8a 347956i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0033191
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=347986 n_nop=346902 n_act=43 n_pre=27 n_req=507 n_rd=806 n_write=208 bw_util=0.005828
n_activity=4679 dram_eff=0.4334
bk0: 52a 347640i bk1: 54a 347647i bk2: 94a 347694i bk3: 98a 347646i bk4: 72a 347273i bk5: 68a 347307i bk6: 26a 347780i bk7: 28a 347793i bk8: 64a 347835i bk9: 66a 347827i bk10: 68a 347807i bk11: 66a 347838i bk12: 16a 347908i bk13: 20a 347919i bk14: 8a 347955i bk15: 6a 347961i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00353175
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=347986 n_nop=346896 n_act=44 n_pre=28 n_req=509 n_rd=810 n_write=208 bw_util=0.005851
n_activity=4694 dram_eff=0.4337
bk0: 48a 347643i bk1: 50a 347664i bk2: 100a 347669i bk3: 96a 347614i bk4: 72a 347313i bk5: 70a 347254i bk6: 26a 347801i bk7: 28a 347794i bk8: 62a 347829i bk9: 64a 347811i bk10: 68a 347807i bk11: 72a 347809i bk12: 18a 347896i bk13: 20a 347912i bk14: 10a 347952i bk15: 6a 347963i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00397717
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=347986 n_nop=346908 n_act=45 n_pre=29 n_req=502 n_rd=796 n_write=208 bw_util=0.00577
n_activity=4682 dram_eff=0.4289
bk0: 52a 347636i bk1: 54a 347640i bk2: 94a 347656i bk3: 96a 347641i bk4: 68a 347340i bk5: 68a 347293i bk6: 30a 347788i bk7: 24a 347830i bk8: 60a 347849i bk9: 62a 347833i bk10: 68a 347798i bk11: 70a 347827i bk12: 16a 347902i bk13: 12a 347948i bk14: 12a 347944i bk15: 10a 347959i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00332485
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=347986 n_nop=346902 n_act=45 n_pre=29 n_req=505 n_rd=798 n_write=212 bw_util=0.005805
n_activity=4674 dram_eff=0.4322
bk0: 50a 347633i bk1: 52a 347602i bk2: 100a 347586i bk3: 100a 347583i bk4: 66a 347316i bk5: 66a 347307i bk6: 30a 347786i bk7: 22a 347834i bk8: 60a 347845i bk9: 64a 347819i bk10: 70a 347798i bk11: 70a 347820i bk12: 12a 347914i bk13: 12a 347947i bk14: 12a 347949i bk15: 12a 347950i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0042904
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=347986 n_nop=346904 n_act=45 n_pre=29 n_req=504 n_rd=794 n_write=214 bw_util=0.005793
n_activity=4683 dram_eff=0.4305
bk0: 46a 347645i bk1: 54a 347623i bk2: 98a 347589i bk3: 98a 347597i bk4: 70a 347239i bk5: 68a 347235i bk6: 28a 347799i bk7: 22a 347844i bk8: 60a 347846i bk9: 62a 347822i bk10: 70a 347786i bk11: 72a 347823i bk12: 10a 347926i bk13: 16a 347935i bk14: 12a 347944i bk15: 8a 347958i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00576173
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=347986 n_nop=346910 n_act=46 n_pre=30 n_req=500 n_rd=794 n_write=206 bw_util=0.005747
n_activity=4574 dram_eff=0.4373
bk0: 50a 347652i bk1: 50a 347617i bk2: 94a 347558i bk3: 94a 347546i bk4: 68a 347228i bk5: 72a 347237i bk6: 30a 347788i bk7: 24a 347788i bk8: 60a 347847i bk9: 64a 347829i bk10: 66a 347824i bk11: 68a 347832i bk12: 18a 347931i bk13: 16a 347923i bk14: 12a 347942i bk15: 8a 347954i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00615542
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=347986 n_nop=346912 n_act=46 n_pre=30 n_req=499 n_rd=794 n_write=204 bw_util=0.005736
n_activity=4579 dram_eff=0.4359
bk0: 56a 347612i bk1: 54a 347650i bk2: 94a 347573i bk3: 94a 347620i bk4: 70a 347260i bk5: 72a 347193i bk6: 28a 347794i bk7: 18a 347853i bk8: 64a 347834i bk9: 66a 347832i bk10: 66a 347836i bk11: 68a 347827i bk12: 12a 347932i bk13: 14a 347935i bk14: 8a 347956i bk15: 10a 347955i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00492261
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=347986 n_nop=346908 n_act=46 n_pre=30 n_req=501 n_rd=798 n_write=204 bw_util=0.005759
n_activity=4609 dram_eff=0.4348
bk0: 60a 347614i bk1: 52a 347650i bk2: 92a 347604i bk3: 96a 347655i bk4: 74a 347227i bk5: 72a 347201i bk6: 26a 347825i bk7: 18a 347832i bk8: 62a 347843i bk9: 66a 347836i bk10: 68a 347833i bk11: 68a 347835i bk12: 14a 347933i bk13: 20a 347923i bk14: 6a 347958i bk15: 4a 347967i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00443121
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=347986 n_nop=346916 n_act=44 n_pre=28 n_req=499 n_rd=790 n_write=208 bw_util=0.005736
n_activity=4615 dram_eff=0.4325
bk0: 52a 347654i bk1: 50a 347643i bk2: 94a 347603i bk3: 96a 347548i bk4: 70a 347294i bk5: 72a 347199i bk6: 26a 347829i bk7: 20a 347836i bk8: 62a 347838i bk9: 64a 347844i bk10: 66a 347839i bk11: 64a 347841i bk12: 20a 347926i bk13: 20a 347902i bk14: 8a 347955i bk15: 6a 347963i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00423868
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=347986 n_nop=346912 n_act=44 n_pre=28 n_req=501 n_rd=790 n_write=212 bw_util=0.005759
n_activity=4616 dram_eff=0.4341
bk0: 52a 347638i bk1: 52a 347635i bk2: 94a 347613i bk3: 94a 347615i bk4: 68a 347333i bk5: 70a 347247i bk6: 28a 347819i bk7: 20a 347813i bk8: 64a 347840i bk9: 64a 347841i bk10: 68a 347834i bk11: 70a 347796i bk12: 14a 347942i bk13: 12a 347899i bk14: 8a 347956i bk15: 12a 347951i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0044657
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=347986 n_nop=346914 n_act=44 n_pre=28 n_req=500 n_rd=788 n_write=212 bw_util=0.005747
n_activity=4646 dram_eff=0.4305
bk0: 54a 347650i bk1: 46a 347671i bk2: 98a 347623i bk3: 100a 347603i bk4: 68a 347236i bk5: 68a 347294i bk6: 30a 347828i bk7: 20a 347845i bk8: 58a 347848i bk9: 64a 347824i bk10: 70a 347827i bk11: 72a 347788i bk12: 14a 347933i bk13: 10a 347917i bk14: 6a 347958i bk15: 10a 347952i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0039082

========= L2 cache stats =========
L2_cache_bank[0]: Access = 24995, Miss = 398, Miss_rate = 0.016, Pending_hits = 342, Reservation_fails = 1909
L2_cache_bank[1]: Access = 26886, Miss = 397, Miss_rate = 0.015, Pending_hits = 305, Reservation_fails = 1911
L2_cache_bank[2]: Access = 19541, Miss = 399, Miss_rate = 0.020, Pending_hits = 322, Reservation_fails = 1585
L2_cache_bank[3]: Access = 19464, Miss = 400, Miss_rate = 0.021, Pending_hits = 324, Reservation_fails = 1382
L2_cache_bank[4]: Access = 20487, Miss = 403, Miss_rate = 0.020, Pending_hits = 346, Reservation_fails = 1756
L2_cache_bank[5]: Access = 19642, Miss = 403, Miss_rate = 0.021, Pending_hits = 337, Reservation_fails = 1861
L2_cache_bank[6]: Access = 18287, Miss = 405, Miss_rate = 0.022, Pending_hits = 354, Reservation_fails = 2161
L2_cache_bank[7]: Access = 21249, Miss = 398, Miss_rate = 0.019, Pending_hits = 336, Reservation_fails = 2046
L2_cache_bank[8]: Access = 20118, Miss = 399, Miss_rate = 0.020, Pending_hits = 314, Reservation_fails = 1983
L2_cache_bank[9]: Access = 18266, Miss = 397, Miss_rate = 0.022, Pending_hits = 316, Reservation_fails = 1950
L2_cache_bank[10]: Access = 22064, Miss = 397, Miss_rate = 0.018, Pending_hits = 302, Reservation_fails = 1911
L2_cache_bank[11]: Access = 20280, Miss = 397, Miss_rate = 0.020, Pending_hits = 297, Reservation_fails = 1682
L2_cache_bank[12]: Access = 18401, Miss = 399, Miss_rate = 0.022, Pending_hits = 302, Reservation_fails = 1991
L2_cache_bank[13]: Access = 20449, Miss = 395, Miss_rate = 0.019, Pending_hits = 319, Reservation_fails = 1864
L2_cache_bank[14]: Access = 21304, Miss = 395, Miss_rate = 0.019, Pending_hits = 303, Reservation_fails = 1930
L2_cache_bank[15]: Access = 18197, Miss = 394, Miss_rate = 0.022, Pending_hits = 313, Reservation_fails = 2178
L2_total_cache_accesses = 329630
L2_total_cache_misses = 6376
L2_total_cache_miss_rate = 0.0193
L2_total_cache_pending_hits = 5132
L2_total_cache_reservation_fails = 30100
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 24784
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5091
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4675
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 29033
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1680
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 109
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 40
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 20
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1067
L2_cache_data_port_util = 0.087
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=468536
icnt_total_pkts_simt_to_mem=873358
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.38268
	minimum = 6
	maximum = 16
Network latency average = 7.38239
	minimum = 6
	maximum = 16
Slowest packet = 656826
Flit latency average = 6.10558
	minimum = 6
	maximum = 12
Slowest flit = 1336283
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000458064
	minimum = 0 (at node 0)
	maximum = 0.00709999 (at node 11)
Accepted packet rate average = 0.000458064
	minimum = 0 (at node 0)
	maximum = 0.00709999 (at node 11)
Injected flit rate average = 0.00105572
	minimum = 0 (at node 0)
	maximum = 0.0103908 (at node 11)
Accepted flit rate average= 0.00105572
	minimum = 0 (at node 0)
	maximum = 0.0223366 (at node 11)
Injected packet length average = 2.30475
Accepted packet length average = 2.30475
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.6895 (9 samples)
	minimum = 6 (9 samples)
	maximum = 159.222 (9 samples)
Network latency average = 13.8191 (9 samples)
	minimum = 6 (9 samples)
	maximum = 149.889 (9 samples)
Flit latency average = 12.8823 (9 samples)
	minimum = 6 (9 samples)
	maximum = 147 (9 samples)
Fragmentation average = 0.000992962 (9 samples)
	minimum = 0 (9 samples)
	maximum = 44.1111 (9 samples)
Injected packet rate average = 0.0403143 (9 samples)
	minimum = 0.0297719 (9 samples)
	maximum = 0.0668484 (9 samples)
Accepted packet rate average = 0.0403143 (9 samples)
	minimum = 0.0297719 (9 samples)
	maximum = 0.0668484 (9 samples)
Injected flit rate average = 0.0973718 (9 samples)
	minimum = 0.0523086 (9 samples)
	maximum = 0.212692 (9 samples)
Accepted flit rate average = 0.0973718 (9 samples)
	minimum = 0.0532669 (9 samples)
	maximum = 0.177795 (9 samples)
Injected packet size average = 2.41532 (9 samples)
Accepted packet size average = 2.41532 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 40 sec (160 sec)
gpgpu_simulation_rate = 123953 (inst/sec)
gpgpu_simulation_rate = 2856 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4043d0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z11BiasForwardIfEvPT_S1_iii' to stream 0, gridDim= (1,63,1) blockDim = (8,8,1) 
kernel '_Z11BiasForwardIfEvPT_S1_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,457021)
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,457021)
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,457021)
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,457021)
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,457021)
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,457021)
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,457021)
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,457021)
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,457021)
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,457021)
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,457021)
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,457021)
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,457021)
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,457021)
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,457021)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,457021)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,457021)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,457021)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,457021)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,457021)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,457021)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,457021)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,457021)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,457021)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,457021)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,457021)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,457021)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,457021)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,457021)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,457021)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,457021)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,457021)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,457021)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,457021)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,457021)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,457021)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,457021)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,457021)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,457021)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,457021)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,457021)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,457021)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,457021)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,457021)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,457021)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,457021)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,457021)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,457021)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,457021)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,457021)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,457021)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,457021)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,457021)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,457021)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,457021)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,457021)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,457021)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,457021)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,457021)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,457021)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,457021)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,457021)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,457021)
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(0,55,0) tid=(5,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (109,457021), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (109,457021), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (109,457021), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (110,457021), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (110,457021), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (113,457021), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (113,457021), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (114,457021), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (114,457021), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (114,457021), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (115,457021), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (115,457021), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (115,457021), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (115,457021), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (116,457021), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (116,457021), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (116,457021), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (116,457021), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (116,457021), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (116,457021), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (116,457021), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (116,457021), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (116,457021), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (117,457021), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (117,457021), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (117,457021), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (117,457021), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (117,457021), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (117,457021), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (118,457021), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (118,457021), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (118,457021), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (118,457021), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (122,457021), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (122,457021), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (123,457021), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (123,457021), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (123,457021), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (123,457021), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (123,457021), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (124,457021), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (124,457021), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (124,457021), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (124,457021), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (124,457021), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (124,457021), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (124,457021), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (125,457021), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (125,457021), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (125,457021), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (127,457021), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (127,457021), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (128,457021), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (128,457021), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (130,457021), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (133,457021), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (138,457021), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (139,457021), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (144,457021), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (144,457021), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (145,457021), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (145,457021), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (601,457021), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z11BiasForwardIfEvPT_S1_iii' finished on shader 14.
kernel_name = _Z11BiasForwardIfEvPT_S1_iii 
kernel_launch_uid = 10 
gpu_sim_cycle = 602
gpu_sim_insn = 84776
gpu_ipc =     140.8239
gpu_tot_sim_cycle = 457623
gpu_tot_sim_insn = 19917317
gpu_tot_ipc =      43.5234
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 16393
gpu_stall_icnt2sh    = 71986
gpu_total_sim_rate=124483

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 394613
	L1I_total_cache_misses = 2416
	L1I_total_cache_miss_rate = 0.0061
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 36624, Miss = 18390, Miss_rate = 0.502, Pending_hits = 2718, Reservation_fails = 27643
	L1D_cache_core[1]: Access = 37090, Miss = 18856, Miss_rate = 0.508, Pending_hits = 2841, Reservation_fails = 33226
	L1D_cache_core[2]: Access = 45602, Miss = 23115, Miss_rate = 0.507, Pending_hits = 3884, Reservation_fails = 48270
	L1D_cache_core[3]: Access = 44882, Miss = 23012, Miss_rate = 0.513, Pending_hits = 3555, Reservation_fails = 56474
	L1D_cache_core[4]: Access = 45026, Miss = 23063, Miss_rate = 0.512, Pending_hits = 3625, Reservation_fails = 55005
	L1D_cache_core[5]: Access = 44771, Miss = 22610, Miss_rate = 0.505, Pending_hits = 3712, Reservation_fails = 57193
	L1D_cache_core[6]: Access = 44271, Miss = 23193, Miss_rate = 0.524, Pending_hits = 3622, Reservation_fails = 60805
	L1D_cache_core[7]: Access = 43784, Miss = 22563, Miss_rate = 0.515, Pending_hits = 3667, Reservation_fails = 61123
	L1D_cache_core[8]: Access = 44552, Miss = 22913, Miss_rate = 0.514, Pending_hits = 3734, Reservation_fails = 49200
	L1D_cache_core[9]: Access = 45452, Miss = 23116, Miss_rate = 0.509, Pending_hits = 3722, Reservation_fails = 51982
	L1D_cache_core[10]: Access = 45342, Miss = 23164, Miss_rate = 0.511, Pending_hits = 3719, Reservation_fails = 53633
	L1D_cache_core[11]: Access = 49041, Miss = 25196, Miss_rate = 0.514, Pending_hits = 3676, Reservation_fails = 53685
	L1D_cache_core[12]: Access = 44770, Miss = 22039, Miss_rate = 0.492, Pending_hits = 3732, Reservation_fails = 54214
	L1D_cache_core[13]: Access = 34908, Miss = 17018, Miss_rate = 0.488, Pending_hits = 2752, Reservation_fails = 36163
	L1D_cache_core[14]: Access = 36616, Miss = 17905, Miss_rate = 0.489, Pending_hits = 2791, Reservation_fails = 32344
	L1D_total_cache_accesses = 642731
	L1D_total_cache_misses = 326153
	L1D_total_cache_miss_rate = 0.5074
	L1D_total_cache_pending_hits = 51750
	L1D_total_cache_reservation_fails = 730960
	L1D_cache_data_port_util = 0.087
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 7945
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0564
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 261639
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 51643
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 34552
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 220712
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7497
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3189
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 107
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 291601
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 510248
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 392197
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2416
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
5886, 5886, 5886, 5886, 5886, 5886, 1339, 1339, 1283, 1283, 1262, 1262, 1262, 1262, 990, 990, 
gpgpu_n_tot_thrd_icount = 22758976
gpgpu_n_tot_w_icount = 711218
gpgpu_n_stall_shd_mem = 1165121
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 34552
gpgpu_n_mem_write_global = 294897
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3894104
gpgpu_n_store_insn = 1962888
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 237968
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1165121
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1515346	W0_Idle:373429	W0_Scoreboard:3458223	W1:24	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:79942	W9:40	W10:38	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38162	W17:6	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:592494
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 276416 {8:34552,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19758504 {40:162609,72:74016,136:58272,}
traffic_breakdown_coretomem[INST_ACC_R] = 1352 {8:169,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4699072 {136:34552,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2359176 {8:294897,}
traffic_breakdown_memtocore[INST_ACC_R] = 22984 {136:169,}
maxmrqlatency = 159 
maxdqlatency = 0 
maxmflatency = 731 
averagemflatency = 194 
max_icnt2mem_latency = 463 
max_icnt2sh_latency = 457622 
mrq_lat_table:4773 	649 	1465 	487 	491 	156 	32 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	311215 	17918 	331 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	22275 	45916 	134462 	124443 	2375 	162 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	13469 	17013 	3826 	255 	4 	0 	0 	0 	103 	337 	7179 	23431 	31982 	109798 	121424 	643 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	859 	47 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        36        34        22        20        60        62        14        12        28        30        34        32         8         4         2         3 
dram[1]:        34        34        22        20        60        62        14        12        28        30        34        32         7         4         4         3 
dram[2]:        34        34        22        20        60        62        14        12        28        30        34        32         7         6         3         2 
dram[3]:        34        34        22        20        60        62        14        12        28        30        34        32         8         6         3         3 
dram[4]:        34        34        22        20        60        62        14        12        28        30        34        32         8         7         3         2 
dram[5]:        34        34        22        20        60        62        14        12        28        30        34        32         8         7         2         1 
dram[6]:        30        34        22        20        60        62        14        12        28        30        34        32         9         8         2         1 
dram[7]:        30        34        20        20        60        62        14        10        28        30        34        32         8         5         2         2 
dram[8]:        30        34        20        20        60        62        14        10        28        30        34        32         7         5         3         3 
dram[9]:        34        34        20        20        62        62        14        10        28        30        34        32         5         6         3         2 
dram[10]:        36        34        20        20        62        62        12        10        28        30        32        32         5         4         4         3 
dram[11]:        36        34        20        20        62        62        12        10        28        30        32        32         3         3         3         3 
dram[12]:        36        34        20        20        62        62        12        10        28        30        32        32         4         5         2         1 
dram[13]:        35        34        20        20        62        62        12        10        28        30        32        30         6         7         2         1 
dram[14]:        34        34        20        20        62        62        12        10        28        30        32        34         5         6         1         2 
dram[15]:        34        34        20        20        62        62        12        10        28        30        32        34         4         6         1         2 
maximum service time to same row:
dram[0]:    168084    155518    155518    155513     86166     85052    100645    101245    126739    127376    138676    133327    164303    165260    155479    155476 
dram[1]:    155518    155518    155503    156733    155513    155512     99400     98805    125381    124919    133366    127529    163095    162765    155472    155475 
dram[2]:    155516    155516    169297    168067    155513    155512     98181     97578    122929    123696    131697    125904    161884    161546    168021    168017 
dram[3]:    155514    155512    168078    168076    155512    155512     96943    108923    121845    122478    142681    135658    159332    160321    168014    169241 
dram[4]:    155516    155515    155514    155515    155509    155511    107066    107674    120633    119986    141095    134024    158134    157884    168016    155501 
dram[5]:    155504    156736    155516    155517    156727     78241    105851    105098    118184    118769    138246    132372    156828    156422    155492    155496 
dram[6]:    168067    168075    155518    155517     76293     75785    104627    103882    116930    117571    142461    142527    155602    167766    155488    155492 
dram[7]:    169306    168076    155520    155518     75093     87084    102167    102631    128172    128918    141577    140780    165749    166770    155484    155480 
dram[8]:    155518    155519    155519    155518     86439     85867    100942    100322    126934    126457    136663    139044    164531    165552    155475    155478 
dram[9]:    155520    155518    156733    168050    155513    155512     99715     99103    124612    125241    130478    136163    163276    163055    155474    155476 
dram[10]:    155514    155514    168067    168059    155512    155513     97258     97875    123389    123997    128828    147113    160835    161838    168022    169250 
dram[11]:    155513    155514    168078    168074    155511    155510    108605    109081    122164    121541    139803    145484    160058    160619    169244    168013 
dram[12]:    155514    155513    155516    155516    155512    155512    107378    107865    119693    120336    136932    143868    158853    158175    168025    155502 
dram[13]:    155502    156734    155517    155516     77489     77277    106166    105420    118477    119114    135318    141044    156374    156276    155493    155497 
dram[14]:    169305    168075    155519    155517     76280     76056    103712    104316    117242    117886    143081    142326    167705    167585    155491    155487 
dram[15]:    168076    168078    155518    155520     74939     87368    102453    103094    128466    127979    140705    141212    166485    166339    155486    155483 
average row accesses per activate:
dram[0]: 13.333333  9.500000 10.400000 10.400000 31.000000 32.000000  6.333333  6.333333 14.500000 15.500000 18.500000 17.500000  5.000000  2.333333  2.500000  3.000000 
dram[1]: 12.666667 12.333333 10.000000 10.200000 21.333334 21.333334  6.333333  6.666667 14.500000 16.000000 18.500000 17.000000  4.000000  3.000000  4.000000  3.000000 
dram[2]: 12.666667 13.333333 10.000000 10.400000 21.333334 21.333334  6.000000  6.333333 15.000000 16.000000 19.000000 17.000000  4.500000  4.500000  2.500000  1.500000 
dram[3]: 12.333333 13.000000 10.200000  9.800000 21.666666 22.333334  6.000000  6.000000 15.500000 16.000000 17.500000 17.000000  5.500000  5.000000  2.500000  2.000000 
dram[4]: 13.333333 13.333333  9.600000  9.800000 21.666666 22.000000  6.333333  6.000000 15.500000 16.500000 17.500000 16.500000  5.500000  4.000000  2.500000  2.000000 
dram[5]: 13.333333 13.666667  9.800000 10.200000 21.333334 32.000000  6.333333  6.000000 16.000000 16.500000 18.000000 16.500000  5.000000  5.000000  2.000000  1.500000 
dram[6]:  7.600000 13.000000 10.400000 10.000000 32.000000 32.500000  6.333333  6.000000 15.500000 16.000000 18.000000 18.000000  5.500000  5.000000  2.500000  1.500000 
dram[7]:  8.000000 10.250000  9.800000 10.000000 31.000000 32.000000  7.000000  5.333333 15.000000 15.500000 18.000000 17.500000  5.000000  3.000000  3.000000  2.500000 
dram[8]:  7.800000 10.000000 10.800000 10.400000 30.500000 31.500000  7.000000  5.000000 15.000000 16.000000 18.500000 17.500000  4.000000  3.000000  3.000000  3.000000 
dram[9]: 12.333333 10.250000 10.600000 10.200000 22.000000 21.333334  6.666667  5.000000 15.000000 15.500000 18.500000 18.000000  3.000000  4.000000  3.000000  2.000000 
dram[10]: 13.000000 13.000000 10.200000  9.800000 21.333334 22.000000  6.333333  5.333333 15.000000 16.000000 17.000000 17.000000  4.500000  2.000000  3.000000  2.000000 
dram[11]: 10.500000 13.666667 10.200000  9.800000 21.666666 22.000000  6.000000  4.333333 16.000000 16.500000 16.500000 17.000000  3.000000  2.333333  2.000000  2.500000 
dram[12]: 11.000000 13.333333 10.000000 10.000000 22.333334 22.000000  5.666667  4.333333 15.500000 16.500000 17.000000 17.000000  3.500000  3.333333  1.500000  1.000000 
dram[13]: 10.000000 13.000000 10.200000 10.000000 32.500000 33.000000  5.666667  4.666667 15.500000 16.000000 16.500000 16.000000  5.000000  4.000000  2.000000  1.500000 
dram[14]: 10.000000 13.333333 10.200000  9.800000 32.000000 32.500000  6.000000  4.666667 16.000000 16.000000 17.000000 18.500000  3.500000  2.666667  2.000000  3.000000 
dram[15]: 10.250000 12.333333 10.600000 10.400000 32.000000 32.000000  6.333333  4.666667 14.500000 16.000000 17.500000 19.000000  2.333333  3.500000  1.500000  2.500000 
average row locality = 8057/713 = 11.300140
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        24        24        50        48        34        34        13        15        29        31        35        35         8         7         5         6 
dram[1]:        24        23        48        47        36        34        13        16        29        32        35        34         6         6         8         6 
dram[2]:        24        26        48        48        36        34        12        15        30        32        36        34         7         9         5         3 
dram[3]:        23        25        49        45        37        37        12        14        31        32        33        34         9        10         5         4 
dram[4]:        26        26        46        45        37        36        13        14        31        33        33        33         9        12         5         4 
dram[5]:        26        27        47        49        36        34        13        14        32        33        34        33         8        10         4         3 
dram[6]:        24        25        50        48        36        35        13        14        31        32        34        36         9        10         5         3 
dram[7]:        26        27        47        48        34        34        15        12        30        31        34        35         8         6         6         5 
dram[8]:        25        26        50        50        33        33        15        11        30        32        35        35         6         6         6         6 
dram[9]:        23        27        49        49        36        34        14        11        30        31        35        36         5         8         6         4 
dram[10]:        25        25        47        47        34        36        15        12        30        32        33        34         9         8         6         4 
dram[11]:        28        27        47        47        35        36        14         9        32        33        33        34         6         7         4         5 
dram[12]:        30        26        46        48        37        36        13         9        31        33        34        34         7        10         3         2 
dram[13]:        26        25        47        48        35        36        13        10        31        32        33        32        10        10         4         3 
dram[14]:        26        26        47        47        34        35        14        10        32        32        34        35         7         6         4         6 
dram[15]:        27        23        49        50        34        34        15        10        29        32        35        36         7         5         3         5 
total reads: 6377
bank skew: 50/2 = 25.00
chip skew: 405/394 = 1.03
number of total write accesses:
dram[0]:        16        14         2         4        28        30         6         4         0         0         2         0         2         0         0         0 
dram[1]:        14        14         2         4        28        30         6         4         0         0         2         0         2         0         0         0 
dram[2]:        14        14         2         4        28        30         6         4         0         0         2         0         2         0         0         0 
dram[3]:        14        14         2         4        28        30         6         4         0         0         2         0         2         0         0         0 
dram[4]:        14        14         2         4        28        30         6         4         0         0         2         0         2         0         0         0 
dram[5]:        14        14         2         2        28        30         6         4         0         0         2         0         2         0         0         0 
dram[6]:        14        14         2         2        28        30         6         4         0         0         2         0         2         0         0         0 
dram[7]:        14        14         2         2        28        30         6         4         0         0         2         0         2         0         0         0 
dram[8]:        14        14         4         2        28        30         6         4         0         0         2         0         2         0         0         0 
dram[9]:        14        14         4         2        30        30         6         4         0         0         2         0         1         0         0         0 
dram[10]:        14        14         4         2        30        30         4         4         0         0         1         0         0         0         0         0 
dram[11]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
dram[12]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
dram[13]:        14        14         4         2        30        30         4         4         0         0         0         0         0         2         0         0 
dram[14]:        14        14         4         2        30        30         4         4         0         0         0         2         0         2         0         0 
dram[15]:        14        14         4         2        30        30         4         4         0         0         0         2         0         2         0         0 
total reads: 1680
min_bank_accesses = 0!
chip skew: 108/102 = 1.06
average mf latency per bank:
dram[0]:       1925      3436      4816      4137       151       142       449       756     72332     60747      2649      2788       211       701       262       262
dram[1]:       2273      3343      4709      4147       156       143       480       804     78107     63443      2566      2935       199       281       263       261
dram[2]:       2390      3403      5189      4555       160       145       428       783     33148     56878      2573      2931       205       275       263       265
dram[3]:       1982      3450      4989      4321       152       146       491       782     28105     64529      2691      2900       215       280       262       265
dram[4]:       2425      2638      3766      3747       153       149       597       906     33425     66358      2733      2864       216      1370       267       264
dram[5]:       1905      3027      4397      3630       153       143       749       858     31563     58713      2594      2830       211       264       264       265
dram[6]:       2251      2963      4048      3859       153       142       660       734     30299     55489      3027      3120       217       266       262       264
dram[7]:       2109      2851      3943      3957       149       143       775       626     37385     66651      2869      3551       211       294       267       262
dram[8]:       1853      3315      3519      3323       152       140       725       562     37266     58446      2635      2774       200       274       262       262
dram[9]:       2553      2669      3391      4217       150       142       647       495     29846     58462      2622      2999       222       280       262       263
dram[10]:       2800      3353      3793      3884       143       147       838       564     35838     69769      3019      2903     12739       284       264       263
dram[11]:       3062      2904      3199      3663       148       149       876       725     32773     61048      3035      3183       271       290       264       263
dram[12]:       2768      2932      3759      3865       151       152       788       672     33112     51514      3071      3040       271       282       264       267
dram[13]:       2928      3398      4200      3600       145       148       872       674     36366     61577      2960      3313       278       218       266       265
dram[14]:       3254      2816      3331      3891       140       148       769       569     35004     65618      3334      2839       270       202       264       263
dram[15]:       2724      3653      3607      3205       144       142       697       496     31516     57521      2924      2986      1077       189       265       264
maximum mf latency per bank:
dram[0]:        515       456       519       535       448       313       458       525       530       623       488       386       270       361       268       268
dram[1]:        377       525       447       524       493       312       444       546       537       594       351       359       270       352       268       268
dram[2]:        440       502       489       540       501       337       427       521       573       524       351       342       269       360       270       270
dram[3]:        492       491       466       491       344       307       476       576       416       507       339       339       270       376       268       268
dram[4]:        490       396       523       526       341       320       590       565       527       593       353       361       275       618       277       270
dram[5]:        423       445       519       522       450       318       556       620       526       565       357       351       275       283       269       270
dram[6]:        443       477       514       508       367       292       563       580       698       731       524       692       279       286       268       268
dram[7]:        410       453       542       515       496       357       623       552       517       525       450       479       271       392       275       268
dram[8]:        481       491       572       603       533       365       544       429       544       677       330       345       278       334       270       269
dram[9]:        410       530       512       544       432       331       497       402       489       506       342       356       271       365       269       268
dram[10]:        437       610       528       664       323       339       579       481       422       459       361       364       271       373       274       268
dram[11]:        450       450       470       477       409       382       586       575       375       433       350       375       311       390       272       270
dram[12]:        420       418       542       578       361       544       551       551       408       442       352       383       319       398       268       268
dram[13]:        465       550       461       537       308       403       622       567       499       457       358       347       382       269       268       268
dram[14]:        484       568       541       645       323       367       477       401       532       452       396       379       312       292       270       268
dram[15]:        632       703       694       701       349       367       486       469       427       437       387       357       612       270       269       270

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=348444 n_nop=347358 n_act=45 n_pre=29 n_req=506 n_rd=796 n_write=216 bw_util=0.005809
n_activity=4759 dram_eff=0.4253
bk0: 48a 348070i bk1: 48a 348091i bk2: 100a 348100i bk3: 96a 348080i bk4: 68a 347793i bk5: 68a 347798i bk6: 26a 348267i bk7: 30a 348286i bk8: 58a 348307i bk9: 62a 348277i bk10: 70a 348261i bk11: 70a 348287i bk12: 16a 348366i bk13: 14a 348384i bk14: 10a 348408i bk15: 12a 348405i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00336352
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=348444 n_nop=347366 n_act=44 n_pre=28 n_req=503 n_rd=794 n_write=212 bw_util=0.005774
n_activity=4660 dram_eff=0.4318
bk0: 48a 348105i bk1: 46a 348116i bk2: 96a 348098i bk3: 94a 348044i bk4: 72a 347779i bk5: 68a 347721i bk6: 26a 348276i bk7: 32a 348282i bk8: 58a 348309i bk9: 64a 348278i bk10: 70a 348255i bk11: 68a 348288i bk12: 12a 348374i bk13: 12a 348400i bk14: 16a 348391i bk15: 12a 348403i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00372226
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=348444 n_nop=347362 n_act=44 n_pre=28 n_req=505 n_rd=798 n_write=212 bw_util=0.005797
n_activity=4698 dram_eff=0.43
bk0: 48a 348116i bk1: 52a 348083i bk2: 96a 348095i bk3: 96a 348044i bk4: 72a 347764i bk5: 68a 347719i bk6: 24a 348261i bk7: 30a 348226i bk8: 60a 348301i bk9: 64a 348276i bk10: 72a 348252i bk11: 68a 348288i bk12: 14a 348364i bk13: 18a 348389i bk14: 10a 348405i bk15: 6a 348415i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00460045
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=348444 n_nop=347360 n_act=44 n_pre=28 n_req=506 n_rd=800 n_write=212 bw_util=0.005809
n_activity=4739 dram_eff=0.4271
bk0: 46a 348113i bk1: 50a 348098i bk2: 98a 348126i bk3: 90a 348065i bk4: 74a 347795i bk5: 74a 347767i bk6: 24a 348262i bk7: 28a 348274i bk8: 62a 348300i bk9: 64a 348294i bk10: 66a 348267i bk11: 68a 348291i bk12: 18a 348360i bk13: 20a 348371i bk14: 10a 348409i bk15: 8a 348411i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00337213
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=348444 n_nop=347352 n_act=45 n_pre=29 n_req=509 n_rd=806 n_write=212 bw_util=0.005843
n_activity=4759 dram_eff=0.4278
bk0: 52a 348106i bk1: 52a 348105i bk2: 92a 348122i bk3: 90a 348096i bk4: 74a 347799i bk5: 72a 347736i bk6: 26a 348243i bk7: 28a 348261i bk8: 62a 348298i bk9: 66a 348283i bk10: 66a 348269i bk11: 66a 348290i bk12: 18a 348345i bk13: 24a 348358i bk14: 10a 348403i bk15: 8a 348414i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00331474
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=348444 n_nop=347360 n_act=43 n_pre=27 n_req=507 n_rd=806 n_write=208 bw_util=0.00582
n_activity=4679 dram_eff=0.4334
bk0: 52a 348098i bk1: 54a 348105i bk2: 94a 348152i bk3: 98a 348104i bk4: 72a 347731i bk5: 68a 347765i bk6: 26a 348238i bk7: 28a 348251i bk8: 64a 348293i bk9: 66a 348285i bk10: 68a 348265i bk11: 66a 348296i bk12: 16a 348366i bk13: 20a 348377i bk14: 8a 348413i bk15: 6a 348419i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00352711
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=348444 n_nop=347354 n_act=44 n_pre=28 n_req=509 n_rd=810 n_write=208 bw_util=0.005843
n_activity=4694 dram_eff=0.4337
bk0: 48a 348101i bk1: 50a 348122i bk2: 100a 348127i bk3: 96a 348072i bk4: 72a 347771i bk5: 70a 347712i bk6: 26a 348259i bk7: 28a 348252i bk8: 62a 348287i bk9: 64a 348269i bk10: 68a 348265i bk11: 72a 348267i bk12: 18a 348354i bk13: 20a 348370i bk14: 10a 348410i bk15: 6a 348421i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00397194
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=348444 n_nop=347366 n_act=45 n_pre=29 n_req=502 n_rd=796 n_write=208 bw_util=0.005763
n_activity=4682 dram_eff=0.4289
bk0: 52a 348094i bk1: 54a 348098i bk2: 94a 348114i bk3: 96a 348099i bk4: 68a 347798i bk5: 68a 347751i bk6: 30a 348246i bk7: 24a 348288i bk8: 60a 348307i bk9: 62a 348291i bk10: 68a 348256i bk11: 70a 348285i bk12: 16a 348360i bk13: 12a 348406i bk14: 12a 348402i bk15: 10a 348417i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00332048
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=348444 n_nop=347360 n_act=45 n_pre=29 n_req=505 n_rd=798 n_write=212 bw_util=0.005797
n_activity=4674 dram_eff=0.4322
bk0: 50a 348091i bk1: 52a 348060i bk2: 100a 348044i bk3: 100a 348041i bk4: 66a 347774i bk5: 66a 347765i bk6: 30a 348244i bk7: 22a 348292i bk8: 60a 348303i bk9: 64a 348277i bk10: 70a 348256i bk11: 70a 348278i bk12: 12a 348372i bk13: 12a 348405i bk14: 12a 348407i bk15: 12a 348408i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00428476
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=348444 n_nop=347360 n_act=45 n_pre=29 n_req=505 n_rd=796 n_write=214 bw_util=0.005797
n_activity=4691 dram_eff=0.4306
bk0: 46a 348103i bk1: 54a 348081i bk2: 98a 348047i bk3: 98a 348055i bk4: 72a 347693i bk5: 68a 347693i bk6: 28a 348257i bk7: 22a 348302i bk8: 60a 348304i bk9: 62a 348280i bk10: 70a 348244i bk11: 72a 348281i bk12: 10a 348384i bk13: 16a 348393i bk14: 12a 348402i bk15: 8a 348416i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00575415
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=348444 n_nop=347368 n_act=46 n_pre=30 n_req=500 n_rd=794 n_write=206 bw_util=0.00574
n_activity=4574 dram_eff=0.4373
bk0: 50a 348110i bk1: 50a 348075i bk2: 94a 348016i bk3: 94a 348004i bk4: 68a 347686i bk5: 72a 347695i bk6: 30a 348246i bk7: 24a 348246i bk8: 60a 348305i bk9: 64a 348287i bk10: 66a 348282i bk11: 68a 348290i bk12: 18a 348389i bk13: 16a 348381i bk14: 12a 348400i bk15: 8a 348412i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00614733
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=348444 n_nop=347370 n_act=46 n_pre=30 n_req=499 n_rd=794 n_write=204 bw_util=0.005728
n_activity=4579 dram_eff=0.4359
bk0: 56a 348070i bk1: 54a 348108i bk2: 94a 348031i bk3: 94a 348078i bk4: 70a 347718i bk5: 72a 347651i bk6: 28a 348252i bk7: 18a 348311i bk8: 64a 348292i bk9: 66a 348290i bk10: 66a 348294i bk11: 68a 348285i bk12: 12a 348390i bk13: 14a 348393i bk14: 8a 348414i bk15: 10a 348413i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00491614
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=348444 n_nop=347366 n_act=46 n_pre=30 n_req=501 n_rd=798 n_write=204 bw_util=0.005751
n_activity=4609 dram_eff=0.4348
bk0: 60a 348072i bk1: 52a 348108i bk2: 92a 348062i bk3: 96a 348113i bk4: 74a 347685i bk5: 72a 347659i bk6: 26a 348283i bk7: 18a 348290i bk8: 62a 348301i bk9: 66a 348294i bk10: 68a 348291i bk11: 68a 348293i bk12: 14a 348391i bk13: 20a 348381i bk14: 6a 348416i bk15: 4a 348425i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00442539
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=348444 n_nop=347374 n_act=44 n_pre=28 n_req=499 n_rd=790 n_write=208 bw_util=0.005728
n_activity=4615 dram_eff=0.4325
bk0: 52a 348112i bk1: 50a 348101i bk2: 94a 348061i bk3: 96a 348006i bk4: 70a 347752i bk5: 72a 347657i bk6: 26a 348287i bk7: 20a 348294i bk8: 62a 348296i bk9: 64a 348302i bk10: 66a 348297i bk11: 64a 348299i bk12: 20a 348384i bk13: 20a 348360i bk14: 8a 348413i bk15: 6a 348421i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00423311
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=348444 n_nop=347370 n_act=44 n_pre=28 n_req=501 n_rd=790 n_write=212 bw_util=0.005751
n_activity=4616 dram_eff=0.4341
bk0: 52a 348096i bk1: 52a 348093i bk2: 94a 348071i bk3: 94a 348073i bk4: 68a 347791i bk5: 70a 347705i bk6: 28a 348277i bk7: 20a 348271i bk8: 64a 348298i bk9: 64a 348299i bk10: 68a 348292i bk11: 70a 348254i bk12: 14a 348400i bk13: 12a 348357i bk14: 8a 348414i bk15: 12a 348409i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00445983
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=348444 n_nop=347372 n_act=44 n_pre=28 n_req=500 n_rd=788 n_write=212 bw_util=0.00574
n_activity=4646 dram_eff=0.4305
bk0: 54a 348108i bk1: 46a 348129i bk2: 98a 348081i bk3: 100a 348061i bk4: 68a 347694i bk5: 68a 347752i bk6: 30a 348286i bk7: 20a 348303i bk8: 58a 348306i bk9: 64a 348282i bk10: 70a 348285i bk11: 72a 348246i bk12: 14a 348391i bk13: 10a 348375i bk14: 6a 348416i bk15: 10a 348410i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00390307

========= L2 cache stats =========
L2_cache_bank[0]: Access = 24995, Miss = 398, Miss_rate = 0.016, Pending_hits = 342, Reservation_fails = 1909
L2_cache_bank[1]: Access = 26886, Miss = 397, Miss_rate = 0.015, Pending_hits = 305, Reservation_fails = 1911
L2_cache_bank[2]: Access = 19541, Miss = 399, Miss_rate = 0.020, Pending_hits = 322, Reservation_fails = 1585
L2_cache_bank[3]: Access = 19464, Miss = 400, Miss_rate = 0.021, Pending_hits = 324, Reservation_fails = 1382
L2_cache_bank[4]: Access = 20487, Miss = 403, Miss_rate = 0.020, Pending_hits = 346, Reservation_fails = 1756
L2_cache_bank[5]: Access = 19642, Miss = 403, Miss_rate = 0.021, Pending_hits = 337, Reservation_fails = 1861
L2_cache_bank[6]: Access = 18287, Miss = 405, Miss_rate = 0.022, Pending_hits = 354, Reservation_fails = 2161
L2_cache_bank[7]: Access = 21249, Miss = 398, Miss_rate = 0.019, Pending_hits = 336, Reservation_fails = 2046
L2_cache_bank[8]: Access = 20118, Miss = 399, Miss_rate = 0.020, Pending_hits = 314, Reservation_fails = 1983
L2_cache_bank[9]: Access = 18267, Miss = 398, Miss_rate = 0.022, Pending_hits = 316, Reservation_fails = 1950
L2_cache_bank[10]: Access = 22066, Miss = 397, Miss_rate = 0.018, Pending_hits = 302, Reservation_fails = 1911
L2_cache_bank[11]: Access = 20280, Miss = 397, Miss_rate = 0.020, Pending_hits = 297, Reservation_fails = 1682
L2_cache_bank[12]: Access = 18401, Miss = 399, Miss_rate = 0.022, Pending_hits = 302, Reservation_fails = 1991
L2_cache_bank[13]: Access = 20449, Miss = 395, Miss_rate = 0.019, Pending_hits = 319, Reservation_fails = 1864
L2_cache_bank[14]: Access = 21304, Miss = 395, Miss_rate = 0.019, Pending_hits = 303, Reservation_fails = 1930
L2_cache_bank[15]: Access = 18197, Miss = 394, Miss_rate = 0.022, Pending_hits = 313, Reservation_fails = 2178
L2_total_cache_accesses = 329633
L2_total_cache_misses = 6377
L2_total_cache_miss_rate = 0.0193
L2_total_cache_pending_hits = 5132
L2_total_cache_reservation_fails = 30100
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 24785
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5091
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4676
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 29033
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293217
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1680
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 109
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 40
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 20
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1067
L2_cache_data_port_util = 0.087
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=468547
icnt_total_pkts_simt_to_mem=873362
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.5
	minimum = 6
	maximum = 10
Network latency average = 7.5
	minimum = 6
	maximum = 10
Slowest packet = 659262
Flit latency average = 6
	minimum = 6
	maximum = 6
Slowest flit = 1341894
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000321509
	minimum = 0 (at node 0)
	maximum = 0.00498339 (at node 14)
Accepted packet rate average = 0.000321509
	minimum = 0 (at node 0)
	maximum = 0.00498339 (at node 14)
Injected flit rate average = 0.000803772
	minimum = 0 (at node 0)
	maximum = 0.00996678 (at node 25)
Accepted flit rate average= 0.000803772
	minimum = 0 (at node 0)
	maximum = 0.0182724 (at node 14)
Injected packet length average = 2.5
Accepted packet length average = 2.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.6705 (10 samples)
	minimum = 6 (10 samples)
	maximum = 144.3 (10 samples)
Network latency average = 13.1872 (10 samples)
	minimum = 6 (10 samples)
	maximum = 135.9 (10 samples)
Flit latency average = 12.1941 (10 samples)
	minimum = 6 (10 samples)
	maximum = 132.9 (10 samples)
Fragmentation average = 0.000893666 (10 samples)
	minimum = 0 (10 samples)
	maximum = 39.7 (10 samples)
Injected packet rate average = 0.036315 (10 samples)
	minimum = 0.0267947 (10 samples)
	maximum = 0.0606619 (10 samples)
Accepted packet rate average = 0.036315 (10 samples)
	minimum = 0.0267947 (10 samples)
	maximum = 0.0606619 (10 samples)
Injected flit rate average = 0.087715 (10 samples)
	minimum = 0.0470778 (10 samples)
	maximum = 0.19242 (10 samples)
Accepted flit rate average = 0.087715 (10 samples)
	minimum = 0.0479402 (10 samples)
	maximum = 0.161843 (10 samples)
Injected packet size average = 2.41539 (10 samples)
Accepted packet size average = 2.41539 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 40 sec (160 sec)
gpgpu_simulation_rate = 124483 (inst/sec)
gpgpu_simulation_rate = 2860 (cycle/sec)
dev out malloc success
dev in malloc success
data im memcpy success

GPGPU-Sim PTX: cudaLaunch for 0x0x406510 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z11ReLUForwardIfEviPKT_PS0_' to stream 0, gridDim= (1,1,1) blockDim = (512,1,1) 
kernel '_Z11ReLUForwardIfEviPKT_PS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z11ReLUForwardIfEviPKT_PS0_'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,457623)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1279,457623), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 11 '_Z11ReLUForwardIfEviPKT_PS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z11ReLUForwardIfEviPKT_PS0_' finished on shader 2.
kernel_name = _Z11ReLUForwardIfEviPKT_PS0_ 
kernel_launch_uid = 11 
gpu_sim_cycle = 1280
gpu_sim_insn = 13620
gpu_ipc =      10.6406
gpu_tot_sim_cycle = 458903
gpu_tot_sim_insn = 19930937
gpu_tot_ipc =      43.4317
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 16393
gpu_stall_icnt2sh    = 71986
gpu_total_sim_rate=124568

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 394885
	L1I_total_cache_misses = 2448
	L1I_total_cache_miss_rate = 0.0062
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 36624, Miss = 18390, Miss_rate = 0.502, Pending_hits = 2718, Reservation_fails = 27643
	L1D_cache_core[1]: Access = 37090, Miss = 18856, Miss_rate = 0.508, Pending_hits = 2841, Reservation_fails = 33226
	L1D_cache_core[2]: Access = 45634, Miss = 23147, Miss_rate = 0.507, Pending_hits = 3884, Reservation_fails = 48270
	L1D_cache_core[3]: Access = 44882, Miss = 23012, Miss_rate = 0.513, Pending_hits = 3555, Reservation_fails = 56474
	L1D_cache_core[4]: Access = 45026, Miss = 23063, Miss_rate = 0.512, Pending_hits = 3625, Reservation_fails = 55005
	L1D_cache_core[5]: Access = 44771, Miss = 22610, Miss_rate = 0.505, Pending_hits = 3712, Reservation_fails = 57193
	L1D_cache_core[6]: Access = 44271, Miss = 23193, Miss_rate = 0.524, Pending_hits = 3622, Reservation_fails = 60805
	L1D_cache_core[7]: Access = 43784, Miss = 22563, Miss_rate = 0.515, Pending_hits = 3667, Reservation_fails = 61123
	L1D_cache_core[8]: Access = 44552, Miss = 22913, Miss_rate = 0.514, Pending_hits = 3734, Reservation_fails = 49200
	L1D_cache_core[9]: Access = 45452, Miss = 23116, Miss_rate = 0.509, Pending_hits = 3722, Reservation_fails = 51982
	L1D_cache_core[10]: Access = 45342, Miss = 23164, Miss_rate = 0.511, Pending_hits = 3719, Reservation_fails = 53633
	L1D_cache_core[11]: Access = 49041, Miss = 25196, Miss_rate = 0.514, Pending_hits = 3676, Reservation_fails = 53685
	L1D_cache_core[12]: Access = 44770, Miss = 22039, Miss_rate = 0.492, Pending_hits = 3732, Reservation_fails = 54214
	L1D_cache_core[13]: Access = 34908, Miss = 17018, Miss_rate = 0.488, Pending_hits = 2752, Reservation_fails = 36163
	L1D_cache_core[14]: Access = 36616, Miss = 17905, Miss_rate = 0.489, Pending_hits = 2791, Reservation_fails = 32344
	L1D_total_cache_accesses = 642763
	L1D_total_cache_misses = 326185
	L1D_total_cache_miss_rate = 0.5075
	L1D_total_cache_pending_hits = 51750
	L1D_total_cache_reservation_fails = 730960
	L1D_cache_data_port_util = 0.087
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 7993
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0560
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 261639
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 51643
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 34568
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 220712
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7545
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3189
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 107
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 291617
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 510248
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 392437
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2448
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
5886, 5886, 5886, 5886, 5886, 5886, 1339, 1339, 1283, 1283, 1262, 1262, 1262, 1262, 990, 990, 
gpgpu_n_tot_thrd_icount = 22773824
gpgpu_n_tot_w_icount = 711682
gpgpu_n_stall_shd_mem = 1165121
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 34568
gpgpu_n_mem_write_global = 294913
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3894604
gpgpu_n_store_insn = 1963388
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 239480
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1165121
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1515349	W0_Idle:374911	W0_Scoreboard:3458862	W1:24	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:79942	W9:40	W10:38	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38162	W17:6	W18:0	W19:0	W20:19	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:592939
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 276544 {8:34568,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19760680 {40:162609,72:74016,136:58288,}
traffic_breakdown_coretomem[INST_ACC_R] = 1368 {8:171,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4701248 {136:34568,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2359304 {8:294913,}
traffic_breakdown_memtocore[INST_ACC_R] = 23256 {136:171,}
maxmrqlatency = 159 
maxdqlatency = 0 
maxmflatency = 731 
averagemflatency = 194 
max_icnt2mem_latency = 463 
max_icnt2sh_latency = 458902 
mrq_lat_table:4800 	650 	1479 	495 	491 	156 	32 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	311215 	17950 	331 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	22305 	45920 	134462 	124443 	2375 	162 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	13473 	17018 	3833 	255 	4 	0 	0 	0 	103 	337 	7179 	23431 	31982 	109798 	121424 	659 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	860 	48 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        36        34        22        20        60        62        14        12        28        30        34        32         8         4         2         3 
dram[1]:        34        34        22        20        60        62        14        12        28        30        34        32         7         4         4         3 
dram[2]:        34        34        22        20        60        62        14        12        28        30        34        32         7         6         3         2 
dram[3]:        34        34        22        20        60        62        14        12        28        30        34        32         8         6         3         3 
dram[4]:        34        34        22        20        60        62        14        12        28        30        34        32         8         7         3         2 
dram[5]:        34        34        22        20        60        62        14        12        28        30        34        32         8         7         2         1 
dram[6]:        30        34        22        20        60        62        14        12        28        30        34        32         9         8         2         1 
dram[7]:        30        34        20        20        60        62        14        10        28        30        34        32         8         5         2         2 
dram[8]:        30        34        20        20        60        62        14        10        28        30        34        32         7         5         3         3 
dram[9]:        34        34        20        20        62        62        14        10        28        30        34        32         5         6         3         2 
dram[10]:        36        34        20        20        62        62        12        10        28        30        32        32         5         4         4         3 
dram[11]:        36        34        20        20        62        62        12        10        28        30        32        32         3         3         3         3 
dram[12]:        36        34        20        20        62        62        12        10        28        30        32        32         4         5         2         1 
dram[13]:        35        34        20        20        62        62        12        10        28        30        32        30         6         7         2         1 
dram[14]:        34        34        20        20        62        62        12        10        28        30        32        34         5         6         1         2 
dram[15]:        34        34        20        20        62        62        12        10        28        30        32        34         4         6         1         2 
maximum service time to same row:
dram[0]:    168084    155518    155518    155513     86166     85052    100645    101245    126739    127376    138676    133327    164303    165260    155479    155476 
dram[1]:    155518    155518    155503    156733    155513    155512     99400     98805    125381    124919    133366    127529    163095    162765    155472    155475 
dram[2]:    155516    155516    169297    168067    155513    155512     98181     97578    122929    123696    131697    125904    161884    161546    168021    168017 
dram[3]:    155514    155512    168078    168076    155512    155512     96943    108923    121845    122478    142681    135658    159332    160321    168014    169241 
dram[4]:    155516    155515    155514    155515    155509    155511    107066    107674    120633    119986    141095    134024    158134    157884    168016    155501 
dram[5]:    155504    156736    155516    155517    156727     78241    105851    105098    118184    118769    138246    132372    156828    156422    155492    155496 
dram[6]:    168067    168075    155518    155517     76293     75785    104627    103882    116930    117571    142461    142527    155602    167766    155488    155492 
dram[7]:    169306    168076    155520    155518     75093     87084    102167    102631    128172    128918    141577    140780    165749    166770    155484    155480 
dram[8]:    155518    155519    155519    155518     86439     85867    100942    100322    126934    126457    136663    139044    164531    165552    155475    155478 
dram[9]:    155520    155518    156733    168050    155513    155512     99715     99103    124612    125241    130478    136163    163276    163055    155474    155476 
dram[10]:    155514    155514    168067    168059    155512    155513     97258     97875    123389    123997    128828    147113    160835    161838    168022    169250 
dram[11]:    155513    155514    168078    168074    155511    155510    108605    109081    122164    121541    139803    145484    160058    160619    169244    168013 
dram[12]:    155514    155513    155516    155516    155512    155512    107378    107865    119693    120336    136932    143868    158853    158175    168025    155502 
dram[13]:    155502    156734    155517    155516     77489     77277    106166    105420    118477    119114    135318    141044    156374    156276    155493    155497 
dram[14]:    169305    168075    155519    155517     76280     76056    103712    104316    117242    117886    143081    142326    167705    167585    155491    155487 
dram[15]:    168076    168078    155518    155520     74939     87368    102453    103094    128466    127979    140705    141212    166485    166339    155486    155483 
average row accesses per activate:
dram[0]: 13.333333  9.500000 10.400000 10.400000 21.333334 32.000000  6.333333  6.333333 14.500000 15.500000 18.500000 17.500000  5.000000  2.333333  2.500000  3.000000 
dram[1]: 12.666667 12.333333 10.000000 10.200000 21.333334 22.666666  6.333333  6.666667 14.500000 16.000000 18.500000 17.000000  4.000000  3.000000  4.000000  3.000000 
dram[2]: 12.666667 13.333333 10.000000 10.400000 21.333334 22.666666  6.000000  6.333333 15.000000 16.000000 19.000000 17.000000  4.500000  4.500000  2.500000  1.500000 
dram[3]: 12.333333 13.000000 10.200000  9.800000 21.666666 23.666666  6.000000  6.000000 15.500000 16.000000 17.500000 17.000000  5.500000  5.000000  2.500000  2.000000 
dram[4]: 13.333333 13.333333  9.600000  9.800000 21.666666 23.333334  6.333333  6.000000 15.500000 16.500000 17.500000 16.500000  5.500000  4.000000  2.500000  2.000000 
dram[5]: 13.333333 13.666667  9.800000 10.200000 21.333334 22.666666  6.333333  6.000000 16.000000 16.500000 18.000000 16.500000  5.000000  5.000000  2.000000  1.500000 
dram[6]:  7.600000 13.000000 10.400000 10.000000 32.000000 23.000000  6.333333  6.000000 15.500000 16.000000 18.000000 18.000000  5.500000  5.000000  2.500000  1.500000 
dram[7]:  8.000000 10.250000  9.800000 10.000000 31.000000 22.666666  7.000000  5.333333 15.000000 15.500000 18.000000 17.500000  5.000000  3.000000  3.000000  2.500000 
dram[8]:  7.800000 10.000000 10.800000 10.400000 30.500000 22.333334  7.000000  5.000000 15.000000 16.000000 18.500000 17.500000  4.000000  3.000000  3.000000  3.000000 
dram[9]: 12.333333 10.250000 10.600000 10.200000 22.000000 22.000000  6.666667  5.000000 15.000000 15.500000 18.500000 18.000000  3.000000  4.000000  3.000000  2.000000 
dram[10]: 13.000000 13.000000 10.200000  9.800000 21.333334 22.666666  6.333333  5.333333 15.000000 16.000000 17.000000 17.000000  4.500000  2.000000  3.000000  2.000000 
dram[11]: 10.500000 10.750000 10.200000  9.800000 21.666666 22.666666  6.000000  4.333333 16.000000 16.500000 16.500000 17.000000  3.000000  2.333333  2.000000  2.500000 
dram[12]: 11.000000 13.333333 10.000000 10.000000 22.333334 22.666666  5.666667  4.333333 15.500000 16.500000 17.000000 17.000000  3.500000  3.333333  1.500000  1.000000 
dram[13]: 10.000000 13.000000 10.200000 10.000000 32.500000 22.666666  5.666667  4.666667 15.500000 16.000000 16.500000 16.000000  5.000000  4.000000  2.000000  1.500000 
dram[14]: 10.000000 13.333333 10.200000  9.800000 32.000000 22.333334  6.000000  4.666667 16.000000 16.000000 17.000000 18.500000  3.500000  2.666667  2.000000  3.000000 
dram[15]: 10.250000 12.333333 10.600000 10.400000 32.000000 22.000000  6.333333  4.666667 14.500000 16.000000 17.500000 19.000000  2.333333  3.500000  1.500000  2.500000 
average row locality = 8107/722 = 11.228532
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        24        24        50        48        36        34        13        15        29        31        35        35         8         7         5         6 
dram[1]:        24        23        48        47        36        36        13        16        29        32        35        34         6         6         8         6 
dram[2]:        24        26        48        48        36        36        12        15        30        32        36        34         7         9         5         3 
dram[3]:        23        25        49        45        37        39        12        14        31        32        33        34         9        10         5         4 
dram[4]:        26        26        46        45        37        38        13        14        31        33        33        33         9        12         5         4 
dram[5]:        26        27        47        49        36        36        13        14        32        33        34        33         8        10         4         3 
dram[6]:        24        25        50        48        36        37        13        14        31        32        34        36         9        10         5         3 
dram[7]:        26        27        47        48        34        36        15        12        30        31        34        35         8         6         6         5 
dram[8]:        25        26        50        50        33        35        15        11        30        32        35        35         6         6         6         6 
dram[9]:        23        27        49        49        36        36        14        11        30        31        35        36         5         8         6         4 
dram[10]:        25        25        47        47        34        38        15        12        30        32        33        34         9         8         6         4 
dram[11]:        28        29        47        47        35        38        14         9        32        33        33        34         6         7         4         5 
dram[12]:        30        26        46        48        37        38        13         9        31        33        34        34         7        10         3         2 
dram[13]:        26        25        47        48        35        38        13        10        31        32        33        32        10        10         4         3 
dram[14]:        26        26        47        47        34        37        14        10        32        32        34        35         7         6         4         6 
dram[15]:        27        23        49        50        34        36        15        10        29        32        35        36         7         5         3         5 
total reads: 6411
bank skew: 50/2 = 25.00
chip skew: 407/396 = 1.03
number of total write accesses:
dram[0]:        16        14         2         4        28        30         6         4         0         0         2         0         2         0         0         0 
dram[1]:        14        14         2         4        28        32         6         4         0         0         2         0         2         0         0         0 
dram[2]:        14        14         2         4        28        32         6         4         0         0         2         0         2         0         0         0 
dram[3]:        14        14         2         4        28        32         6         4         0         0         2         0         2         0         0         0 
dram[4]:        14        14         2         4        28        32         6         4         0         0         2         0         2         0         0         0 
dram[5]:        14        14         2         2        28        32         6         4         0         0         2         0         2         0         0         0 
dram[6]:        14        14         2         2        28        32         6         4         0         0         2         0         2         0         0         0 
dram[7]:        14        14         2         2        28        32         6         4         0         0         2         0         2         0         0         0 
dram[8]:        14        14         4         2        28        32         6         4         0         0         2         0         2         0         0         0 
dram[9]:        14        14         4         2        30        30         6         4         0         0         2         0         1         0         0         0 
dram[10]:        14        14         4         2        30        30         4         4         0         0         1         0         0         0         0         0 
dram[11]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
dram[12]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
dram[13]:        14        14         4         2        30        30         4         4         0         0         0         0         0         2         0         0 
dram[14]:        14        14         4         2        30        30         4         4         0         0         0         2         0         2         0         0 
dram[15]:        14        14         4         2        30        30         4         4         0         0         0         2         0         2         0         0 
total reads: 1696
min_bank_accesses = 0!
chip skew: 108/102 = 1.06
average mf latency per bank:
dram[0]:       1925      3436      4816      4137       155       142       449       756     72332     60747      2649      2788       211       701       262       262
dram[1]:       2273      3343      4709      4147       156       142       480       804     78107     63443      2566      2935       199       281       263       261
dram[2]:       2390      3403      5189      4555       160       144       428       783     33148     56878      2573      2931       205       275       263       265
dram[3]:       1982      3450      4989      4321       152       145       491       782     28105     64529      2691      2900       215       280       262       265
dram[4]:       2425      2638      3766      3747       153       148       597       906     33425     66358      2733      2864       216      1370       267       264
dram[5]:       1905      3027      4397      3630       153       142       749       858     31563     58713      2594      2830       211       264       264       265
dram[6]:       2251      2963      4048      3859       153       141       660       734     30299     55489      3027      3120       217       266       262       264
dram[7]:       2109      2851      3943      3957       149       142       775       626     37385     66651      2869      3551       211       294       267       262
dram[8]:       1853      3315      3519      3323       152       140       725       562     37266     58446      2635      2774       200       274       262       262
dram[9]:       2553      2669      3391      4217       150       146       647       495     29846     58462      2622      2999       222       280       262       263
dram[10]:       2800      3353      3793      3884       143       151       838       564     35838     69769      3019      2903     12739       284       264       263
dram[11]:       3062      2769      3199      3663       148       152       876       725     32773     61048      3035      3183       271       290       264       263
dram[12]:       2768      2932      3759      3865       151       156       788       672     33112     51514      3071      3040       271       282       264       267
dram[13]:       2928      3398      4200      3600       145       153       872       674     36366     61577      2960      3313       278       218       266       265
dram[14]:       3254      2816      3331      3891       140       153       769       569     35004     65618      3334      2839       270       202       264       263
dram[15]:       2724      3653      3607      3205       144       147       697       496     31516     57521      2924      2986      1077       189       265       264
maximum mf latency per bank:
dram[0]:        515       456       519       535       448       313       458       525       530       623       488       386       270       361       268       268
dram[1]:        377       525       447       524       493       312       444       546       537       594       351       359       270       352       268       268
dram[2]:        440       502       489       540       501       337       427       521       573       524       351       342       269       360       270       270
dram[3]:        492       491       466       491       344       307       476       576       416       507       339       339       270       376       268       268
dram[4]:        490       396       523       526       341       320       590       565       527       593       353       361       275       618       277       270
dram[5]:        423       445       519       522       450       318       556       620       526       565       357       351       275       283       269       270
dram[6]:        443       477       514       508       367       292       563       580       698       731       524       692       279       286       268       268
dram[7]:        410       453       542       515       496       357       623       552       517       525       450       479       271       392       275       268
dram[8]:        481       491       572       603       533       365       544       429       544       677       330       345       278       334       270       269
dram[9]:        410       530       512       544       432       331       497       402       489       506       342       356       271       365       269       268
dram[10]:        437       610       528       664       323       339       579       481       422       459       361       364       271       373       274       268
dram[11]:        450       450       470       477       409       382       586       575       375       433       350       375       311       390       272       270
dram[12]:        420       418       542       578       361       544       551       551       408       442       352       383       319       398       268       268
dram[13]:        465       550       461       537       308       403       622       567       499       457       358       347       382       269       268       268
dram[14]:        484       568       541       645       323       367       477       401       532       452       396       379       312       292       270       268
dram[15]:        632       703       694       701       349       367       486       469       427       437       387       357       612       270       269       270

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=349418 n_nop=348326 n_act=46 n_pre=30 n_req=508 n_rd=800 n_write=216 bw_util=0.005815
n_activity=4780 dram_eff=0.4251
bk0: 48a 349044i bk1: 48a 349065i bk2: 100a 349075i bk3: 96a 349055i bk4: 72a 348750i bk5: 68a 348771i bk6: 26a 349240i bk7: 30a 349259i bk8: 58a 349281i bk9: 62a 349251i bk10: 70a 349235i bk11: 70a 349261i bk12: 16a 349340i bk13: 14a 349358i bk14: 10a 349382i bk15: 12a 349379i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00337704
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=349418 n_nop=348332 n_act=44 n_pre=28 n_req=507 n_rd=798 n_write=216 bw_util=0.005804
n_activity=4704 dram_eff=0.4311
bk0: 48a 349079i bk1: 46a 349090i bk2: 96a 349072i bk3: 94a 349018i bk4: 72a 348753i bk5: 72a 348655i bk6: 26a 349250i bk7: 32a 349256i bk8: 58a 349283i bk9: 64a 349252i bk10: 70a 349229i bk11: 68a 349262i bk12: 12a 349348i bk13: 12a 349374i bk14: 16a 349365i bk15: 12a 349377i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0037634
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=349418 n_nop=348328 n_act=44 n_pre=28 n_req=509 n_rd=802 n_write=216 bw_util=0.005827
n_activity=4742 dram_eff=0.4294
bk0: 48a 349090i bk1: 52a 349057i bk2: 96a 349069i bk3: 96a 349018i bk4: 72a 348738i bk5: 72a 348657i bk6: 24a 349235i bk7: 30a 349200i bk8: 60a 349275i bk9: 64a 349250i bk10: 72a 349226i bk11: 68a 349262i bk12: 14a 349338i bk13: 18a 349363i bk14: 10a 349379i bk15: 6a 349389i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0046048
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=349418 n_nop=348326 n_act=44 n_pre=28 n_req=510 n_rd=804 n_write=216 bw_util=0.005838
n_activity=4783 dram_eff=0.4265
bk0: 46a 349087i bk1: 50a 349072i bk2: 98a 349100i bk3: 90a 349039i bk4: 74a 348769i bk5: 78a 348701i bk6: 24a 349236i bk7: 28a 349248i bk8: 62a 349274i bk9: 64a 349268i bk10: 66a 349241i bk11: 68a 349265i bk12: 18a 349334i bk13: 20a 349345i bk14: 10a 349383i bk15: 8a 349385i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00338849
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=349418 n_nop=348318 n_act=45 n_pre=29 n_req=513 n_rd=810 n_write=216 bw_util=0.005873
n_activity=4803 dram_eff=0.4272
bk0: 52a 349080i bk1: 52a 349079i bk2: 92a 349096i bk3: 90a 349070i bk4: 74a 348773i bk5: 76a 348674i bk6: 26a 349217i bk7: 28a 349235i bk8: 62a 349272i bk9: 66a 349257i bk10: 66a 349243i bk11: 66a 349264i bk12: 18a 349319i bk13: 24a 349332i bk14: 10a 349377i bk15: 8a 349388i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00331981
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=349418 n_nop=348324 n_act=44 n_pre=28 n_req=511 n_rd=810 n_write=212 bw_util=0.00585
n_activity=4725 dram_eff=0.4326
bk0: 52a 349072i bk1: 54a 349079i bk2: 94a 349126i bk3: 98a 349078i bk4: 72a 348705i bk5: 72a 348701i bk6: 26a 349212i bk7: 28a 349225i bk8: 64a 349267i bk9: 66a 349259i bk10: 68a 349239i bk11: 66a 349270i bk12: 16a 349340i bk13: 20a 349351i bk14: 8a 349387i bk15: 6a 349393i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00354017
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=349418 n_nop=348318 n_act=45 n_pre=29 n_req=513 n_rd=814 n_write=212 bw_util=0.005873
n_activity=4740 dram_eff=0.4329
bk0: 48a 349075i bk1: 50a 349096i bk2: 100a 349102i bk3: 96a 349047i bk4: 72a 348746i bk5: 74a 348648i bk6: 26a 349232i bk7: 28a 349225i bk8: 62a 349260i bk9: 64a 349242i bk10: 68a 349239i bk11: 72a 349241i bk12: 18a 349328i bk13: 20a 349344i bk14: 10a 349384i bk15: 6a 349395i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00398091
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents
MSHR: tag=0x8024b700, atomic=0 1 entries : 0x7f734d05beb0 :  mf: uid=1778296, sid02:w12, part=7, addr=0x8024b700, load , size=128, unknown  status = IN_PARTITION_DRAM (458901), 

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=349418 n_nop=348330 n_act=46 n_pre=30 n_req=506 n_rd=800 n_write=212 bw_util=0.005792
n_activity=4724 dram_eff=0.4285
bk0: 52a 349068i bk1: 54a 349072i bk2: 94a 349088i bk3: 96a 349073i bk4: 68a 348773i bk5: 72a 348687i bk6: 30a 349219i bk7: 24a 349261i bk8: 60a 349281i bk9: 62a 349265i bk10: 68a 349230i bk11: 70a 349259i bk12: 16a 349334i bk13: 12a 349380i bk14: 12a 349376i bk15: 10a 349391i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00333412
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents
MSHR: tag=0x8024b800, atomic=0 1 entries : 0x7f734f320c40 :  mf: uid=1778297, sid02:w14, part=8, addr=0x8024b800, load , size=128, unknown  status = IN_PARTITION_DRAM (458901), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=349418 n_nop=348325 n_act=46 n_pre=30 n_req=509 n_rd=801 n_write=216 bw_util=0.005821
n_activity=4713 dram_eff=0.4316
bk0: 50a 349065i bk1: 52a 349034i bk2: 100a 349018i bk3: 100a 349015i bk4: 66a 348749i bk5: 69a 348704i bk6: 30a 349217i bk7: 22a 349265i bk8: 60a 349277i bk9: 64a 349251i bk10: 70a 349230i bk11: 70a 349252i bk12: 12a 349346i bk13: 12a 349379i bk14: 12a 349381i bk15: 12a 349382i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00429571
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=349418 n_nop=348330 n_act=45 n_pre=29 n_req=507 n_rd=800 n_write=214 bw_util=0.005804
n_activity=4707 dram_eff=0.4308
bk0: 46a 349077i bk1: 54a 349055i bk2: 98a 349021i bk3: 98a 349029i bk4: 72a 348667i bk5: 72a 348659i bk6: 28a 349231i bk7: 22a 349276i bk8: 60a 349278i bk9: 62a 349254i bk10: 70a 349218i bk11: 72a 349255i bk12: 10a 349358i bk13: 16a 349367i bk14: 12a 349376i bk15: 8a 349390i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00573811
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=349418 n_nop=348338 n_act=46 n_pre=30 n_req=502 n_rd=798 n_write=206 bw_util=0.005747
n_activity=4588 dram_eff=0.4377
bk0: 50a 349084i bk1: 50a 349049i bk2: 94a 348990i bk3: 94a 348978i bk4: 68a 348660i bk5: 76a 348659i bk6: 30a 349220i bk7: 24a 349220i bk8: 60a 349279i bk9: 64a 349261i bk10: 66a 349256i bk11: 68a 349264i bk12: 18a 349363i bk13: 16a 349355i bk14: 12a 349374i bk15: 8a 349386i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00613878
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=349418 n_nop=348334 n_act=47 n_pre=31 n_req=503 n_rd=802 n_write=204 bw_util=0.005758
n_activity=4618 dram_eff=0.4357
bk0: 56a 349045i bk1: 58a 349067i bk2: 94a 349004i bk3: 94a 349051i bk4: 70a 348691i bk5: 76a 348616i bk6: 28a 349226i bk7: 18a 349285i bk8: 64a 349266i bk9: 66a 349264i bk10: 66a 349268i bk11: 68a 349259i bk12: 12a 349364i bk13: 14a 349367i bk14: 8a 349389i bk15: 10a 349388i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00490244
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=349418 n_nop=348336 n_act=46 n_pre=30 n_req=503 n_rd=802 n_write=204 bw_util=0.005758
n_activity=4623 dram_eff=0.4352
bk0: 60a 349046i bk1: 52a 349082i bk2: 92a 349036i bk3: 96a 349087i bk4: 74a 348659i bk5: 76a 348623i bk6: 26a 349257i bk7: 18a 349264i bk8: 62a 349275i bk9: 66a 349268i bk10: 68a 349265i bk11: 68a 349267i bk12: 14a 349365i bk13: 20a 349355i bk14: 6a 349390i bk15: 4a 349399i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00441305
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=349418 n_nop=348342 n_act=45 n_pre=29 n_req=501 n_rd=794 n_write=208 bw_util=0.005735
n_activity=4636 dram_eff=0.4323
bk0: 52a 349086i bk1: 50a 349075i bk2: 94a 349036i bk3: 96a 348981i bk4: 70a 348727i bk5: 76a 348614i bk6: 26a 349260i bk7: 20a 349267i bk8: 62a 349269i bk9: 64a 349275i bk10: 66a 349271i bk11: 64a 349273i bk12: 20a 349358i bk13: 20a 349334i bk14: 8a 349387i bk15: 6a 349395i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00424706
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=349418 n_nop=348338 n_act=45 n_pre=29 n_req=503 n_rd=794 n_write=212 bw_util=0.005758
n_activity=4637 dram_eff=0.4339
bk0: 52a 349070i bk1: 52a 349068i bk2: 94a 349046i bk3: 94a 349048i bk4: 68a 348766i bk5: 74a 348662i bk6: 28a 349250i bk7: 20a 349244i bk8: 64a 349271i bk9: 64a 349272i bk10: 68a 349265i bk11: 70a 349228i bk12: 14a 349374i bk13: 12a 349331i bk14: 8a 349388i bk15: 12a 349383i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00447029
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=349418 n_nop=348340 n_act=45 n_pre=29 n_req=502 n_rd=792 n_write=212 bw_util=0.005747
n_activity=4667 dram_eff=0.4303
bk0: 54a 349082i bk1: 46a 349103i bk2: 98a 349055i bk3: 100a 349036i bk4: 68a 348669i bk5: 72a 348709i bk6: 30a 349259i bk7: 20a 349276i bk8: 58a 349279i bk9: 64a 349256i bk10: 70a 349259i bk11: 72a 349220i bk12: 14a 349365i bk13: 10a 349349i bk14: 6a 349390i bk15: 10a 349384i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00391508

========= L2 cache stats =========
L2_cache_bank[0]: Access = 24997, Miss = 400, Miss_rate = 0.016, Pending_hits = 342, Reservation_fails = 1909
L2_cache_bank[1]: Access = 26888, Miss = 399, Miss_rate = 0.015, Pending_hits = 305, Reservation_fails = 1911
L2_cache_bank[2]: Access = 19543, Miss = 401, Miss_rate = 0.021, Pending_hits = 322, Reservation_fails = 1585
L2_cache_bank[3]: Access = 19466, Miss = 402, Miss_rate = 0.021, Pending_hits = 324, Reservation_fails = 1382
L2_cache_bank[4]: Access = 20489, Miss = 405, Miss_rate = 0.020, Pending_hits = 346, Reservation_fails = 1756
L2_cache_bank[5]: Access = 19644, Miss = 405, Miss_rate = 0.021, Pending_hits = 337, Reservation_fails = 1861
L2_cache_bank[6]: Access = 18289, Miss = 407, Miss_rate = 0.022, Pending_hits = 354, Reservation_fails = 2161
L2_cache_bank[7]: Access = 21251, Miss = 400, Miss_rate = 0.019, Pending_hits = 336, Reservation_fails = 2046
L2_cache_bank[8]: Access = 20120, Miss = 401, Miss_rate = 0.020, Pending_hits = 314, Reservation_fails = 1983
L2_cache_bank[9]: Access = 18269, Miss = 400, Miss_rate = 0.022, Pending_hits = 316, Reservation_fails = 1950
L2_cache_bank[10]: Access = 22068, Miss = 399, Miss_rate = 0.018, Pending_hits = 302, Reservation_fails = 1911
L2_cache_bank[11]: Access = 20284, Miss = 401, Miss_rate = 0.020, Pending_hits = 297, Reservation_fails = 1682
L2_cache_bank[12]: Access = 18403, Miss = 401, Miss_rate = 0.022, Pending_hits = 302, Reservation_fails = 1991
L2_cache_bank[13]: Access = 20451, Miss = 397, Miss_rate = 0.019, Pending_hits = 319, Reservation_fails = 1864
L2_cache_bank[14]: Access = 21306, Miss = 397, Miss_rate = 0.019, Pending_hits = 303, Reservation_fails = 1930
L2_cache_bank[15]: Access = 18199, Miss = 396, Miss_rate = 0.022, Pending_hits = 313, Reservation_fails = 2178
L2_total_cache_accesses = 329667
L2_total_cache_misses = 6411
L2_total_cache_miss_rate = 0.0194
L2_total_cache_pending_hits = 5132
L2_total_cache_reservation_fails = 30100
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 24785
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5091
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4692
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 29033
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293217
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1696
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 109
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 40
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 22
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1067
L2_cache_data_port_util = 0.087
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=468653
icnt_total_pkts_simt_to_mem=873460
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.5735
	minimum = 6
	maximum = 61
Network latency average = 13.4853
	minimum = 6
	maximum = 61
Slowest packet = 659293
Flit latency average = 13.9363
	minimum = 6
	maximum = 57
Slowest flit = 1341972
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00171371
	minimum = 0 (at node 0)
	maximum = 0.0265625 (at node 2)
Accepted packet rate average = 0.00171371
	minimum = 0 (at node 0)
	maximum = 0.0265625 (at node 2)
Injected flit rate average = 0.00514113
	minimum = 0 (at node 0)
	maximum = 0.0765625 (at node 2)
Accepted flit rate average= 0.00514113
	minimum = 0 (at node 0)
	maximum = 0.0828125 (at node 2)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.389 (11 samples)
	minimum = 6 (11 samples)
	maximum = 136.727 (11 samples)
Network latency average = 13.2143 (11 samples)
	minimum = 6 (11 samples)
	maximum = 129.091 (11 samples)
Flit latency average = 12.3525 (11 samples)
	minimum = 6 (11 samples)
	maximum = 126 (11 samples)
Fragmentation average = 0.000812424 (11 samples)
	minimum = 0 (11 samples)
	maximum = 36.0909 (11 samples)
Injected packet rate average = 0.0331694 (11 samples)
	minimum = 0.0243588 (11 samples)
	maximum = 0.0575619 (11 samples)
Accepted packet rate average = 0.0331694 (11 samples)
	minimum = 0.0243588 (11 samples)
	maximum = 0.0575619 (11 samples)
Injected flit rate average = 0.0802083 (11 samples)
	minimum = 0.042798 (11 samples)
	maximum = 0.181887 (11 samples)
Accepted flit rate average = 0.0802083 (11 samples)
	minimum = 0.043582 (11 samples)
	maximum = 0.154658 (11 samples)
Injected packet size average = 2.41814 (11 samples)
Accepted packet size average = 2.41814 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 40 sec (160 sec)
gpgpu_simulation_rate = 124568 (inst/sec)
gpgpu_simulation_rate = 2868 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402dc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13fc_gpu_kernelPfS_S_iii' to stream 0, gridDim= (1,2,1) blockDim = (8,8,1) 
kernel '_Z13fc_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,458903)
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,458903)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (98,458903), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 12 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 460403  inst.: 19934441 (ipc= 2.3) sim_rate=123816 (inst/sec) elapsed = 0:0:02:41 / Fri Jul 27 16:45:43 2018
GPGPU-Sim uArch: cycles simulated: 473403  inst.: 19942289 (ipc= 0.8) sim_rate=123100 (inst/sec) elapsed = 0:0:02:42 / Fri Jul 27 16:45:44 2018
GPGPU-Sim uArch: cycles simulated: 484903  inst.: 19949201 (ipc= 0.7) sim_rate=122387 (inst/sec) elapsed = 0:0:02:43 / Fri Jul 27 16:45:45 2018
GPGPU-Sim uArch: cycles simulated: 496903  inst.: 19956617 (ipc= 0.7) sim_rate=121686 (inst/sec) elapsed = 0:0:02:44 / Fri Jul 27 16:45:46 2018
GPGPU-Sim uArch: cycles simulated: 508903  inst.: 19963737 (ipc= 0.7) sim_rate=120992 (inst/sec) elapsed = 0:0:02:45 / Fri Jul 27 16:45:47 2018
GPGPU-Sim uArch: cycles simulated: 518903  inst.: 19969809 (ipc= 0.6) sim_rate=120300 (inst/sec) elapsed = 0:0:02:46 / Fri Jul 27 16:45:48 2018
GPGPU-Sim uArch: Shader 3 finished CTA #0 (60049,458903), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 12 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z13fc_gpu_kernelPfS_S_iii' finished on shader 3.
kernel_name = _Z13fc_gpu_kernelPfS_S_iii 
kernel_launch_uid = 12 
gpu_sim_cycle = 60050
gpu_sim_insn = 38872
gpu_ipc =       0.6473
gpu_tot_sim_cycle = 518953
gpu_tot_sim_insn = 19969809
gpu_tot_ipc =      38.4810
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 16393
gpu_stall_icnt2sh    = 71986
gpu_total_sim_rate=120300

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 397444
	L1I_total_cache_misses = 2448
	L1I_total_cache_miss_rate = 0.0062
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 36624, Miss = 18390, Miss_rate = 0.502, Pending_hits = 2718, Reservation_fails = 27643
	L1D_cache_core[1]: Access = 37090, Miss = 18856, Miss_rate = 0.508, Pending_hits = 2841, Reservation_fails = 33226
	L1D_cache_core[2]: Access = 45634, Miss = 23147, Miss_rate = 0.507, Pending_hits = 3884, Reservation_fails = 48270
	L1D_cache_core[3]: Access = 46477, Miss = 23685, Miss_rate = 0.510, Pending_hits = 3555, Reservation_fails = 56474
	L1D_cache_core[4]: Access = 45026, Miss = 23063, Miss_rate = 0.512, Pending_hits = 3625, Reservation_fails = 55005
	L1D_cache_core[5]: Access = 44771, Miss = 22610, Miss_rate = 0.505, Pending_hits = 3712, Reservation_fails = 57193
	L1D_cache_core[6]: Access = 44271, Miss = 23193, Miss_rate = 0.524, Pending_hits = 3622, Reservation_fails = 60805
	L1D_cache_core[7]: Access = 43784, Miss = 22563, Miss_rate = 0.515, Pending_hits = 3667, Reservation_fails = 61123
	L1D_cache_core[8]: Access = 44552, Miss = 22913, Miss_rate = 0.514, Pending_hits = 3734, Reservation_fails = 49200
	L1D_cache_core[9]: Access = 45452, Miss = 23116, Miss_rate = 0.509, Pending_hits = 3722, Reservation_fails = 51982
	L1D_cache_core[10]: Access = 45342, Miss = 23164, Miss_rate = 0.511, Pending_hits = 3719, Reservation_fails = 53633
	L1D_cache_core[11]: Access = 49041, Miss = 25196, Miss_rate = 0.514, Pending_hits = 3676, Reservation_fails = 53685
	L1D_cache_core[12]: Access = 44770, Miss = 22039, Miss_rate = 0.492, Pending_hits = 3732, Reservation_fails = 54214
	L1D_cache_core[13]: Access = 34908, Miss = 17018, Miss_rate = 0.488, Pending_hits = 2752, Reservation_fails = 36163
	L1D_cache_core[14]: Access = 36616, Miss = 17905, Miss_rate = 0.489, Pending_hits = 2791, Reservation_fails = 32344
	L1D_total_cache_accesses = 644358
	L1D_total_cache_misses = 326858
	L1D_total_cache_miss_rate = 0.5073
	L1D_total_cache_pending_hits = 51750
	L1D_total_cache_reservation_fails = 730960
	L1D_cache_data_port_util = 0.086
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 8005
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0560
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 262560
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 51643
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 34742
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 220712
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7557
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3190
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 107
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 292116
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 510248
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 394996
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2448
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
5886, 5886, 5886, 5886, 5886, 5886, 1339, 1339, 1283, 1283, 1262, 1262, 1262, 1262, 990, 990, 
gpgpu_n_tot_thrd_icount = 22921344
gpgpu_n_tot_w_icount = 716292
gpgpu_n_stall_shd_mem = 1165215
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 34742
gpgpu_n_mem_write_global = 295413
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3902612
gpgpu_n_store_insn = 1967388
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 239768
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1165215
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1515351	W0_Idle:438102	W0_Scoreboard:3511383	W1:24	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:84468	W9:40	W10:38	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38162	W17:6	W18:0	W19:0	W20:19	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:593023
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 277936 {8:34742,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19780680 {40:163109,72:74016,136:58288,}
traffic_breakdown_coretomem[INST_ACC_R] = 1368 {8:171,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4724912 {136:34742,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2363304 {8:295413,}
traffic_breakdown_memtocore[INST_ACC_R] = 23256 {136:171,}
maxmrqlatency = 159 
maxdqlatency = 0 
maxmflatency = 731 
averagemflatency = 194 
max_icnt2mem_latency = 463 
max_icnt2sh_latency = 518952 
mrq_lat_table:4954 	670 	1479 	495 	491 	156 	32 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	311715 	18124 	331 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	22979 	45920 	134462 	124443 	2375 	162 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	13633 	17032 	3833 	255 	4 	0 	0 	0 	103 	337 	7179 	23431 	31982 	109798 	121424 	1159 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	979 	50 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        36        34        22        20        60        62        14        12        28        30        34        32         8         4         2         3 
dram[1]:        34        34        22        20        60        62        14        12        28        30        34        32         7         4         4         3 
dram[2]:        34        34        22        20        60        62        14        12        28        30        34        32         7         6         3         2 
dram[3]:        34        34        22        20        60        62        14        12        28        30        34        32         8         6         3         3 
dram[4]:        34        34        22        20        60        62        14        12        28        30        34        32         8         7         3         2 
dram[5]:        34        34        22        20        60        62        14        12        28        30        34        32         8         7         2         1 
dram[6]:        30        34        22        20        60        62        14        12        28        30        34        32         9         8         2         1 
dram[7]:        30        34        20        20        60        62        14        10        28        30        34        32         8         5         2         2 
dram[8]:        30        34        20        20        60        62        14        10        28        30        34        32         7         5         3         3 
dram[9]:        34        34        20        20        62        62        14        10        28        30        34        32         5         6         3         2 
dram[10]:        36        34        20        20        62        62        12        10        28        30        32        32         5         4         4         3 
dram[11]:        36        34        20        20        62        62        12        10        28        30        32        32         3         3         3         3 
dram[12]:        36        34        20        20        62        62        12        10        28        30        32        32         4         5         2         1 
dram[13]:        35        34        20        20        62        62        12        10        28        30        32        30         6         7         2         1 
dram[14]:        34        34        20        20        62        62        12        10        28        30        32        34         5         6         1         2 
dram[15]:        34        34        20        20        62        62        12        10        28        30        32        34         4         6         1         2 
maximum service time to same row:
dram[0]:    168084    155518    155518    155513     86166     85052    100645    101245    126739    127376    138676    133327    164303    165260    155479    155476 
dram[1]:    155518    155518    155503    156733    155513    155512     99400     98805    125381    124919    133366    127529    163095    162765    155472    155475 
dram[2]:    155516    155516    169297    168067    155513    155512     98181     97578    122929    123696    131697    125904    161884    161546    168021    168017 
dram[3]:    155514    155512    168078    168076    155512    155512     96943    108923    121845    122478    142681    135658    159332    160321    168014    169241 
dram[4]:    155516    155515    155514    155515    155509    155511    107066    107674    120633    119986    141095    134024    158134    157884    168016    155501 
dram[5]:    155504    156736    155516    155517    156727     78241    105851    105098    118184    118769    138246    132372    156828    156422    155492    155496 
dram[6]:    168067    168075    155518    155517     76293     75785    104627    103882    116930    117571    142461    142527    155602    167766    155488    155492 
dram[7]:    169306    168076    155520    155518     75093     87084    102167    102631    128172    128918    141577    140780    165749    166770    155484    155480 
dram[8]:    155518    155519    155519    155518     86439     85867    100942    100322    126934    126457    136663    139044    164531    165552    155475    155478 
dram[9]:    155520    155518    156733    168050    155513    155512     99715     99103    124612    125241    130478    136163    163276    163055    155474    155476 
dram[10]:    155514    155514    168067    168059    155512    155513     97258     97875    123389    123997    128828    147113    160835    161838    168022    169250 
dram[11]:    155513    155514    168078    168074    155511    155510    108605    109081    122164    121541    139803    145484    160058    160619    169244    168013 
dram[12]:    155514    155513    155516    155516    155512    155512    107378    107865    119693    120336    136932    143868    158853    158175    168025    155502 
dram[13]:    155502    156734    155517    155516     77489     77277    106166    105420    118477    119114    135318    141044    156374    156276    155493    155497 
dram[14]:    169305    168075    155519    155517     76280     76056    103712    104316    117242    117886    143081    142326    167705    167585    155491    155487 
dram[15]:    168076    168078    155518    155520     74939     87368    102453    103094    128466    127979    140705    141212    166485    166339    155486    155483 
average row accesses per activate:
dram[0]: 13.333333  9.500000 10.400000 10.400000 22.666666 23.333334  6.333333  6.333333 14.500000 15.500000 18.500000 17.500000  5.000000  2.333333  2.500000  3.000000 
dram[1]: 12.666667 12.333333 10.000000 10.200000 23.000000 24.666666  6.333333  6.666667 14.500000 16.000000 18.500000 17.000000  4.000000  3.000000  4.000000  3.000000 
dram[2]: 12.666667 13.333333 10.000000 10.400000 23.333334 24.666666  6.000000  6.333333 15.000000 16.000000 19.000000 17.000000  4.500000  4.500000  2.500000  1.500000 
dram[3]: 12.333333 13.000000 10.200000  9.800000 23.666666 25.666666  6.000000  6.000000 15.500000 16.000000 17.500000 17.000000  5.500000  5.000000  2.500000  2.000000 
dram[4]: 13.333333 13.333333  9.600000  9.800000 23.666666 25.333334  6.333333  6.000000 15.500000 16.500000 17.500000 16.500000  5.500000  4.000000  2.500000  2.000000 
dram[5]: 13.333333 13.666667  9.800000 10.200000 23.333334 24.666666  6.333333  6.000000 16.000000 16.500000 18.000000 16.500000  5.000000  5.000000  2.000000  1.500000 
dram[6]:  7.600000 13.000000 10.400000 10.000000 23.333334 25.000000  6.333333  6.000000 15.500000 16.000000 18.000000 18.000000  5.500000  5.000000  2.500000  1.500000 
dram[7]:  8.000000 10.250000  9.800000 10.000000 22.666666 24.666666  7.000000  5.333333 15.000000 15.500000 18.000000 17.500000  5.000000  3.000000  3.000000  2.500000 
dram[8]:  7.800000 10.000000 10.800000 10.400000 22.333334 24.000000  7.000000  5.000000 15.000000 16.000000 18.500000 17.500000  4.000000  3.000000  3.000000  3.000000 
dram[9]: 12.333333 10.250000 10.600000 10.200000 24.000000 23.333334  6.666667  5.000000 15.000000 15.500000 18.500000 18.000000  3.000000  4.000000  3.000000  2.000000 
dram[10]: 13.000000 13.000000 10.200000  9.800000 23.333334 24.000000  6.333333  5.333333 15.000000 16.000000 17.000000 17.000000  4.500000  2.000000  3.000000  2.000000 
dram[11]: 10.500000 10.750000 10.200000  9.800000 23.666666 24.000000  6.000000  4.333333 16.000000 16.500000 16.500000 17.000000  3.000000  2.333333  2.000000  2.500000 
dram[12]: 11.000000 13.333333 10.000000 10.000000 24.333334 24.000000  5.666667  4.333333 15.500000 16.500000 17.000000 17.000000  3.500000  3.333333  1.500000  1.000000 
dram[13]: 10.000000 13.000000 10.200000 10.000000 23.666666 24.000000  5.666667  4.666667 15.500000 16.000000 16.500000 16.000000  5.000000  4.000000  2.000000  1.500000 
dram[14]: 10.000000 13.333333 10.200000  9.800000 23.333334 23.666666  6.000000  4.666667 16.000000 16.000000 17.000000 18.500000  3.500000  2.666667  2.000000  3.000000 
dram[15]: 10.250000 12.333333 10.600000 10.400000 23.333334 23.333334  6.333333  4.666667 14.500000 16.000000 17.500000 19.000000  2.333333  3.500000  1.500000  2.500000 
average row locality = 8281/729 = 11.359396
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        24        24        50        48        40        40        13        15        29        31        35        35         8         7         5         6 
dram[1]:        24        23        48        47        41        42        13        16        29        32        35        34         6         6         8         6 
dram[2]:        24        26        48        48        42        42        12        15        30        32        36        34         7         9         5         3 
dram[3]:        23        25        49        45        43        45        12        14        31        32        33        34         9        10         5         4 
dram[4]:        26        26        46        45        43        44        13        14        31        33        33        33         9        12         5         4 
dram[5]:        26        27        47        49        42        42        13        14        32        33        34        33         8        10         4         3 
dram[6]:        24        25        50        48        42        43        13        14        31        32        34        36         9        10         5         3 
dram[7]:        26        27        47        48        40        42        15        12        30        31        34        35         8         6         6         5 
dram[8]:        25        26        50        50        39        40        15        11        30        32        35        35         6         6         6         6 
dram[9]:        23        27        49        49        42        40        14        11        30        31        35        36         5         8         6         4 
dram[10]:        25        25        47        47        40        42        15        12        30        32        33        34         9         8         6         4 
dram[11]:        28        29        47        47        41        42        14         9        32        33        33        34         6         7         4         5 
dram[12]:        30        26        46        48        43        42        13         9        31        33        34        34         7        10         3         2 
dram[13]:        26        25        47        48        41        42        13        10        31        32        33        32        10        10         4         3 
dram[14]:        26        26        47        47        40        41        14        10        32        32        34        35         7         6         4         6 
dram[15]:        27        23        49        50        40        40        15        10        29        32        35        36         7         5         3         5 
total reads: 6585
bank skew: 50/2 = 25.00
chip skew: 419/406 = 1.03
number of total write accesses:
dram[0]:        16        14         2         4        28        30         6         4         0         0         2         0         2         0         0         0 
dram[1]:        14        14         2         4        28        32         6         4         0         0         2         0         2         0         0         0 
dram[2]:        14        14         2         4        28        32         6         4         0         0         2         0         2         0         0         0 
dram[3]:        14        14         2         4        28        32         6         4         0         0         2         0         2         0         0         0 
dram[4]:        14        14         2         4        28        32         6         4         0         0         2         0         2         0         0         0 
dram[5]:        14        14         2         2        28        32         6         4         0         0         2         0         2         0         0         0 
dram[6]:        14        14         2         2        28        32         6         4         0         0         2         0         2         0         0         0 
dram[7]:        14        14         2         2        28        32         6         4         0         0         2         0         2         0         0         0 
dram[8]:        14        14         4         2        28        32         6         4         0         0         2         0         2         0         0         0 
dram[9]:        14        14         4         2        30        30         6         4         0         0         2         0         1         0         0         0 
dram[10]:        14        14         4         2        30        30         4         4         0         0         1         0         0         0         0         0 
dram[11]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
dram[12]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
dram[13]:        14        14         4         2        30        30         4         4         0         0         0         0         0         2         0         0 
dram[14]:        14        14         4         2        30        30         4         4         0         0         0         2         0         2         0         0 
dram[15]:        14        14         4         2        30        30         4         4         0         0         0         2         0         2         0         0 
total reads: 1696
min_bank_accesses = 0!
chip skew: 108/102 = 1.06
average mf latency per bank:
dram[0]:       1925      3436      4816      4137       162       152       449       756     72332     60747      2649      2788       211       701       262       262
dram[1]:       2273      3343      4709      4147      1178       152       480       804     78107     63443      2566      2935       199       281       263       261
dram[2]:       2390      3403      5189      4555       168       153       428       783     33148     56878      2573      2931       205       275       263       265
dram[3]:       1982      3450      4989      4321       161       154       491       782     28105     64529      2691      2900       215       280       262       265
dram[4]:       2425      2638      3766      3747       162       157       597       906     33425     66358      2733      2864       216      1370       267       264
dram[5]:       1905      3027      4397      3630       162       152       749       858     31563     58713      2594      2830       211       264       264       265
dram[6]:       2251      2963      4048      3859       162       151       660       734     30299     55489      3027      3120       217       266       262       264
dram[7]:       2109      2851      3943      3957       159       151       775       626     37385     66651      2869      3551       211       294       267       262
dram[8]:       1853      3315      3519      3323       162       148       725       562     37266     58446      2635      2774       200       274       262       262
dram[9]:       2553      2669      3391      4217       159       152       647       495     29846     58462      2622      2999       222       280       262       263
dram[10]:       2800      3353      3793      3884       153       157       838       564     35838     69769      3019      2903     12739       284       264       263
dram[11]:       3062      2769      3199      3663       157       158       876       725     32773     61048      3035      3183       271       290       264       263
dram[12]:       2768      2932      3759      3865       160       162       788       672     33112     51514      3071      3040       271       282       264       267
dram[13]:       2928      3398      4200      3600       155       159       872       674     36366     61577      2960      3313       278       218       266       265
dram[14]:       3254      2816      3331      3891       151       159       769       569     35004     65618      3334      2839       270       202       264       263
dram[15]:       2724      3653      3607      3205       154       153       697       496     31516     57521      2924      2986      1077       189       265       264
maximum mf latency per bank:
dram[0]:        515       456       519       535       448       313       458       525       530       623       488       386       270       361       268       268
dram[1]:        377       525       447       524       493       312       444       546       537       594       351       359       270       352       268       268
dram[2]:        440       502       489       540       501       337       427       521       573       524       351       342       269       360       270       270
dram[3]:        492       491       466       491       344       307       476       576       416       507       339       339       270       376       268       268
dram[4]:        490       396       523       526       341       320       590       565       527       593       353       361       275       618       277       270
dram[5]:        423       445       519       522       450       318       556       620       526       565       357       351       275       283       269       270
dram[6]:        443       477       514       508       367       292       563       580       698       731       524       692       279       286       268       268
dram[7]:        410       453       542       515       496       357       623       552       517       525       450       479       271       392       275       268
dram[8]:        481       491       572       603       533       365       544       429       544       677       330       345       278       334       270       269
dram[9]:        410       530       512       544       432       331       497       402       489       506       342       356       271       365       269       268
dram[10]:        437       610       528       664       323       339       579       481       422       459       361       364       271       373       274       268
dram[11]:        450       450       470       477       409       382       586       575       375       433       350       375       311       390       272       270
dram[12]:        420       418       542       578       361       544       551       551       408       442       352       383       319       398       268       268
dram[13]:        465       550       461       537       308       403       622       567       499       457       358       347       382       269       268       268
dram[14]:        484       568       541       645       323       367       477       401       532       452       396       379       312       292       270       268
dram[15]:        632       703       694       701       349       367       486       469       427       437       387       357       612       270       269       270

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=395142 n_nop=394028 n_act=47 n_pre=31 n_req=518 n_rd=820 n_write=216 bw_util=0.005244
n_activity=4867 dram_eff=0.4257
bk0: 48a 394768i bk1: 48a 394789i bk2: 100a 394799i bk3: 96a 394779i bk4: 80a 394458i bk5: 80a 394464i bk6: 26a 394963i bk7: 30a 394983i bk8: 58a 395005i bk9: 62a 394975i bk10: 70a 394959i bk11: 70a 394985i bk12: 16a 395064i bk13: 14a 395082i bk14: 10a 395106i bk15: 12a 395103i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00298627
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=395142 n_nop=394034 n_act=44 n_pre=28 n_req=518 n_rd=820 n_write=216 bw_util=0.005244
n_activity=4792 dram_eff=0.4324
bk0: 48a 394803i bk1: 46a 394814i bk2: 96a 394796i bk3: 94a 394742i bk4: 82a 394457i bk5: 84a 394355i bk6: 26a 394974i bk7: 32a 394980i bk8: 58a 395007i bk9: 64a 394976i bk10: 70a 394953i bk11: 68a 394986i bk12: 12a 395072i bk13: 12a 395098i bk14: 16a 395089i bk15: 12a 395101i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00332792
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=395142 n_nop=394028 n_act=44 n_pre=28 n_req=521 n_rd=826 n_write=216 bw_util=0.005274
n_activity=4838 dram_eff=0.4308
bk0: 48a 394814i bk1: 52a 394781i bk2: 96a 394793i bk3: 96a 394742i bk4: 84a 394438i bk5: 84a 394357i bk6: 24a 394959i bk7: 30a 394924i bk8: 60a 394999i bk9: 64a 394974i bk10: 72a 394950i bk11: 68a 394986i bk12: 14a 395062i bk13: 18a 395087i bk14: 10a 395103i bk15: 6a 395113i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00407195
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=395142 n_nop=394026 n_act=44 n_pre=28 n_req=522 n_rd=828 n_write=216 bw_util=0.005284
n_activity=4879 dram_eff=0.428
bk0: 46a 394811i bk1: 50a 394796i bk2: 98a 394824i bk3: 90a 394763i bk4: 86a 394469i bk5: 90a 394401i bk6: 24a 394960i bk7: 28a 394972i bk8: 62a 394998i bk9: 64a 394992i bk10: 66a 394965i bk11: 68a 394989i bk12: 18a 395058i bk13: 20a 395069i bk14: 10a 395107i bk15: 8a 395109i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00299639
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=395142 n_nop=394018 n_act=45 n_pre=29 n_req=525 n_rd=834 n_write=216 bw_util=0.005315
n_activity=4899 dram_eff=0.4287
bk0: 52a 394804i bk1: 52a 394803i bk2: 92a 394820i bk3: 90a 394794i bk4: 86a 394473i bk5: 88a 394374i bk6: 26a 394941i bk7: 28a 394959i bk8: 62a 394996i bk9: 66a 394981i bk10: 66a 394967i bk11: 66a 394988i bk12: 18a 395043i bk13: 24a 395056i bk14: 10a 395101i bk15: 8a 395112i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00293565
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=395142 n_nop=394024 n_act=44 n_pre=28 n_req=523 n_rd=834 n_write=212 bw_util=0.005294
n_activity=4821 dram_eff=0.4339
bk0: 52a 394796i bk1: 54a 394803i bk2: 94a 394850i bk3: 98a 394802i bk4: 84a 394405i bk5: 84a 394401i bk6: 26a 394936i bk7: 28a 394949i bk8: 64a 394991i bk9: 66a 394983i bk10: 68a 394963i bk11: 66a 394994i bk12: 16a 395064i bk13: 20a 395075i bk14: 8a 395111i bk15: 6a 395117i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00313052
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=395142 n_nop=394016 n_act=46 n_pre=30 n_req=525 n_rd=838 n_write=212 bw_util=0.005315
n_activity=4843 dram_eff=0.4336
bk0: 48a 394800i bk1: 50a 394821i bk2: 100a 394827i bk3: 96a 394772i bk4: 84a 394439i bk5: 86a 394347i bk6: 26a 394955i bk7: 28a 394948i bk8: 62a 394983i bk9: 64a 394965i bk10: 68a 394962i bk11: 72a 394964i bk12: 18a 395052i bk13: 20a 395068i bk14: 10a 395109i bk15: 6a 395120i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00352025
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=395142 n_nop=394028 n_act=47 n_pre=31 n_req=518 n_rd=824 n_write=212 bw_util=0.005244
n_activity=4831 dram_eff=0.4289
bk0: 52a 394793i bk1: 54a 394797i bk2: 94a 394813i bk3: 96a 394798i bk4: 80a 394466i bk5: 84a 394386i bk6: 30a 394942i bk7: 24a 394984i bk8: 60a 395004i bk9: 62a 394988i bk10: 68a 394953i bk11: 70a 394982i bk12: 16a 395058i bk13: 12a 395104i bk14: 12a 395101i bk15: 10a 395116i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00294831
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=395142 n_nop=394024 n_act=47 n_pre=31 n_req=520 n_rd=824 n_write=216 bw_util=0.005264
n_activity=4815 dram_eff=0.432
bk0: 50a 394790i bk1: 52a 394759i bk2: 100a 394743i bk3: 100a 394740i bk4: 78a 394442i bk5: 80a 394404i bk6: 30a 394940i bk7: 22a 394988i bk8: 60a 395000i bk9: 64a 394974i bk10: 70a 394953i bk11: 70a 394975i bk12: 12a 395070i bk13: 12a 395103i bk14: 12a 395106i bk15: 12a 395107i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00379863
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=395142 n_nop=394034 n_act=45 n_pre=29 n_req=517 n_rd=820 n_write=214 bw_util=0.005234
n_activity=4787 dram_eff=0.432
bk0: 46a 394801i bk1: 54a 394779i bk2: 98a 394745i bk3: 98a 394753i bk4: 84a 394367i bk5: 80a 394367i bk6: 28a 394955i bk7: 22a 395000i bk8: 60a 395002i bk9: 62a 394978i bk10: 70a 394942i bk11: 72a 394979i bk12: 10a 395082i bk13: 16a 395091i bk14: 12a 395100i bk15: 8a 395114i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00507413
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=395142 n_nop=394042 n_act=46 n_pre=30 n_req=512 n_rd=818 n_write=206 bw_util=0.005183
n_activity=4668 dram_eff=0.4387
bk0: 50a 394808i bk1: 50a 394773i bk2: 94a 394714i bk3: 94a 394702i bk4: 80a 394360i bk5: 84a 394367i bk6: 30a 394944i bk7: 24a 394944i bk8: 60a 395003i bk9: 64a 394985i bk10: 66a 394980i bk11: 68a 394988i bk12: 18a 395087i bk13: 16a 395079i bk14: 12a 395098i bk15: 8a 395110i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00542843
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=395142 n_nop=394038 n_act=47 n_pre=31 n_req=513 n_rd=822 n_write=204 bw_util=0.005193
n_activity=4698 dram_eff=0.4368
bk0: 56a 394769i bk1: 58a 394791i bk2: 94a 394728i bk3: 94a 394775i bk4: 82a 394391i bk5: 84a 394324i bk6: 28a 394950i bk7: 18a 395009i bk8: 64a 394990i bk9: 66a 394988i bk10: 66a 394992i bk11: 68a 394983i bk12: 12a 395088i bk13: 14a 395091i bk14: 8a 395113i bk15: 10a 395112i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00433515
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=395142 n_nop=394040 n_act=46 n_pre=30 n_req=513 n_rd=822 n_write=204 bw_util=0.005193
n_activity=4703 dram_eff=0.4363
bk0: 60a 394770i bk1: 52a 394806i bk2: 92a 394760i bk3: 96a 394811i bk4: 86a 394359i bk5: 84a 394331i bk6: 26a 394981i bk7: 18a 394988i bk8: 62a 394999i bk9: 66a 394992i bk10: 68a 394989i bk11: 68a 394991i bk12: 14a 395089i bk13: 20a 395079i bk14: 6a 395114i bk15: 4a 395123i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00390239
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=395142 n_nop=394044 n_act=46 n_pre=30 n_req=511 n_rd=814 n_write=208 bw_util=0.005173
n_activity=4723 dram_eff=0.4328
bk0: 52a 394810i bk1: 50a 394799i bk2: 94a 394761i bk3: 96a 394706i bk4: 82a 394420i bk5: 84a 394321i bk6: 26a 394983i bk7: 20a 394990i bk8: 62a 394993i bk9: 64a 394999i bk10: 66a 394995i bk11: 64a 394997i bk12: 20a 395082i bk13: 20a 395058i bk14: 8a 395111i bk15: 6a 395119i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00375561
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=395142 n_nop=394040 n_act=46 n_pre=30 n_req=513 n_rd=814 n_write=212 bw_util=0.005193
n_activity=4724 dram_eff=0.4344
bk0: 52a 394794i bk1: 52a 394792i bk2: 94a 394771i bk3: 94a 394773i bk4: 80a 394459i bk5: 82a 394369i bk6: 28a 394973i bk7: 20a 394967i bk8: 64a 394995i bk9: 64a 394996i bk10: 68a 394989i bk11: 70a 394952i bk12: 14a 395098i bk13: 12a 395055i bk14: 8a 395112i bk15: 12a 395107i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00395301
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=395142 n_nop=394042 n_act=46 n_pre=30 n_req=512 n_rd=812 n_write=212 bw_util=0.005183
n_activity=4754 dram_eff=0.4308
bk0: 54a 394806i bk1: 46a 394827i bk2: 98a 394780i bk3: 100a 394761i bk4: 80a 394362i bk5: 80a 394416i bk6: 30a 394982i bk7: 20a 394999i bk8: 58a 395003i bk9: 64a 394980i bk10: 70a 394983i bk11: 72a 394944i bk12: 14a 395089i bk13: 10a 395073i bk14: 6a 395114i bk15: 10a 395108i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00346205

========= L2 cache stats =========
L2_cache_bank[0]: Access = 25007, Miss = 410, Miss_rate = 0.016, Pending_hits = 342, Reservation_fails = 1909
L2_cache_bank[1]: Access = 27399, Miss = 410, Miss_rate = 0.015, Pending_hits = 305, Reservation_fails = 1911
L2_cache_bank[2]: Access = 19555, Miss = 413, Miss_rate = 0.021, Pending_hits = 322, Reservation_fails = 1585
L2_cache_bank[3]: Access = 19478, Miss = 414, Miss_rate = 0.021, Pending_hits = 324, Reservation_fails = 1382
L2_cache_bank[4]: Access = 20501, Miss = 417, Miss_rate = 0.020, Pending_hits = 346, Reservation_fails = 1756
L2_cache_bank[5]: Access = 19656, Miss = 417, Miss_rate = 0.021, Pending_hits = 337, Reservation_fails = 1861
L2_cache_bank[6]: Access = 18301, Miss = 419, Miss_rate = 0.023, Pending_hits = 354, Reservation_fails = 2161
L2_cache_bank[7]: Access = 21263, Miss = 412, Miss_rate = 0.019, Pending_hits = 336, Reservation_fails = 2046
L2_cache_bank[8]: Access = 20131, Miss = 412, Miss_rate = 0.020, Pending_hits = 314, Reservation_fails = 1983
L2_cache_bank[9]: Access = 18279, Miss = 410, Miss_rate = 0.022, Pending_hits = 316, Reservation_fails = 1950
L2_cache_bank[10]: Access = 22078, Miss = 409, Miss_rate = 0.019, Pending_hits = 302, Reservation_fails = 1911
L2_cache_bank[11]: Access = 20294, Miss = 411, Miss_rate = 0.020, Pending_hits = 297, Reservation_fails = 1682
L2_cache_bank[12]: Access = 18413, Miss = 411, Miss_rate = 0.022, Pending_hits = 302, Reservation_fails = 1991
L2_cache_bank[13]: Access = 20461, Miss = 407, Miss_rate = 0.020, Pending_hits = 319, Reservation_fails = 1864
L2_cache_bank[14]: Access = 21316, Miss = 407, Miss_rate = 0.019, Pending_hits = 303, Reservation_fails = 1930
L2_cache_bank[15]: Access = 18209, Miss = 406, Miss_rate = 0.022, Pending_hits = 313, Reservation_fails = 2178
L2_total_cache_accesses = 330341
L2_total_cache_misses = 6585
L2_total_cache_miss_rate = 0.0199
L2_total_cache_pending_hits = 5132
L2_total_cache_reservation_fails = 30100
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 24785
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5091
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4866
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 29033
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293717
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1696
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 109
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 40
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 22
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1067
L2_cache_data_port_util = 0.077
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=470023
icnt_total_pkts_simt_to_mem=874634
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.95178
	minimum = 6
	maximum = 16
Network latency average = 6.95178
	minimum = 6
	maximum = 16
Slowest packet = 659769
Flit latency average = 6.14583
	minimum = 6
	maximum = 12
Slowest flit = 1342936
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000724128
	minimum = 0 (at node 0)
	maximum = 0.011224 (at node 3)
Accepted packet rate average = 0.000724128
	minimum = 0 (at node 0)
	maximum = 0.011224 (at node 3)
Injected flit rate average = 0.0013666
	minimum = 0 (at node 0)
	maximum = 0.0195504 (at node 3)
Accepted flit rate average= 0.0013666
	minimum = 0 (at node 0)
	maximum = 0.0228143 (at node 3)
Injected packet length average = 1.88724
Accepted packet length average = 1.88724
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.6026 (12 samples)
	minimum = 6 (12 samples)
	maximum = 126.667 (12 samples)
Network latency average = 12.6924 (12 samples)
	minimum = 6 (12 samples)
	maximum = 119.667 (12 samples)
Flit latency average = 11.8352 (12 samples)
	minimum = 6 (12 samples)
	maximum = 116.5 (12 samples)
Fragmentation average = 0.000744722 (12 samples)
	minimum = 0 (12 samples)
	maximum = 33.0833 (12 samples)
Injected packet rate average = 0.0304657 (12 samples)
	minimum = 0.0223289 (12 samples)
	maximum = 0.0537004 (12 samples)
Accepted packet rate average = 0.0304657 (12 samples)
	minimum = 0.0223289 (12 samples)
	maximum = 0.0537004 (12 samples)
Injected flit rate average = 0.0736381 (12 samples)
	minimum = 0.0392315 (12 samples)
	maximum = 0.168359 (12 samples)
Accepted flit rate average = 0.0736381 (12 samples)
	minimum = 0.0399502 (12 samples)
	maximum = 0.143671 (12 samples)
Injected packet size average = 2.41709 (12 samples)
Accepted packet size average = 2.41709 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 46 sec (166 sec)
gpgpu_simulation_rate = 120300 (inst/sec)
gpgpu_simulation_rate = 3126 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4043d0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z11BiasForwardIfEvPT_S1_iii' to stream 0, gridDim= (1,2,1) blockDim = (8,8,1) 
kernel '_Z11BiasForwardIfEvPT_S1_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,518953)
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,518953)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (98,518953), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 13 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (581,518953), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 13 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z11BiasForwardIfEvPT_S1_iii' finished on shader 5.
kernel_name = _Z11BiasForwardIfEvPT_S1_iii 
kernel_launch_uid = 13 
gpu_sim_cycle = 582
gpu_sim_insn = 2792
gpu_ipc =       4.7973
gpu_tot_sim_cycle = 519535
gpu_tot_sim_insn = 19972601
gpu_tot_ipc =      38.4432
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 16393
gpu_stall_icnt2sh    = 71986
gpu_total_sim_rate=120316

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 397498
	L1I_total_cache_misses = 2448
	L1I_total_cache_miss_rate = 0.0062
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 36624, Miss = 18390, Miss_rate = 0.502, Pending_hits = 2718, Reservation_fails = 27643
	L1D_cache_core[1]: Access = 37090, Miss = 18856, Miss_rate = 0.508, Pending_hits = 2841, Reservation_fails = 33226
	L1D_cache_core[2]: Access = 45634, Miss = 23147, Miss_rate = 0.507, Pending_hits = 3884, Reservation_fails = 48270
	L1D_cache_core[3]: Access = 46477, Miss = 23685, Miss_rate = 0.510, Pending_hits = 3555, Reservation_fails = 56474
	L1D_cache_core[4]: Access = 45026, Miss = 23063, Miss_rate = 0.512, Pending_hits = 3625, Reservation_fails = 55005
	L1D_cache_core[5]: Access = 44774, Miss = 22612, Miss_rate = 0.505, Pending_hits = 3712, Reservation_fails = 57193
	L1D_cache_core[6]: Access = 44271, Miss = 23193, Miss_rate = 0.524, Pending_hits = 3622, Reservation_fails = 60805
	L1D_cache_core[7]: Access = 43784, Miss = 22563, Miss_rate = 0.515, Pending_hits = 3667, Reservation_fails = 61123
	L1D_cache_core[8]: Access = 44552, Miss = 22913, Miss_rate = 0.514, Pending_hits = 3734, Reservation_fails = 49200
	L1D_cache_core[9]: Access = 45452, Miss = 23116, Miss_rate = 0.509, Pending_hits = 3722, Reservation_fails = 51982
	L1D_cache_core[10]: Access = 45342, Miss = 23164, Miss_rate = 0.511, Pending_hits = 3719, Reservation_fails = 53633
	L1D_cache_core[11]: Access = 49041, Miss = 25196, Miss_rate = 0.514, Pending_hits = 3676, Reservation_fails = 53685
	L1D_cache_core[12]: Access = 44770, Miss = 22039, Miss_rate = 0.492, Pending_hits = 3732, Reservation_fails = 54214
	L1D_cache_core[13]: Access = 34908, Miss = 17018, Miss_rate = 0.488, Pending_hits = 2752, Reservation_fails = 36163
	L1D_cache_core[14]: Access = 36616, Miss = 17905, Miss_rate = 0.489, Pending_hits = 2791, Reservation_fails = 32344
	L1D_total_cache_accesses = 644361
	L1D_total_cache_misses = 326860
	L1D_total_cache_miss_rate = 0.5073
	L1D_total_cache_pending_hits = 51750
	L1D_total_cache_reservation_fails = 730960
	L1D_cache_data_port_util = 0.086
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 8015
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0559
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 262560
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 51643
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 34744
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 220712
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7567
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3191
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 107
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 292116
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 510248
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 395050
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2448
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
5886, 5886, 5886, 5886, 5886, 5886, 1339, 1339, 1283, 1283, 1262, 1262, 1262, 1262, 990, 990, 
gpgpu_n_tot_thrd_icount = 22924480
gpgpu_n_tot_w_icount = 716390
gpgpu_n_stall_shd_mem = 1165215
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 34744
gpgpu_n_mem_write_global = 295414
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3902628
gpgpu_n_store_insn = 1967396
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 240040
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1165215
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1515353	W0_Idle:438840	W0_Scoreboard:3511933	W1:24	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:84482	W9:40	W10:38	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38162	W17:6	W18:0	W19:0	W20:19	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:593107
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 277952 {8:34744,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19780720 {40:163110,72:74016,136:58288,}
traffic_breakdown_coretomem[INST_ACC_R] = 1368 {8:171,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4725184 {136:34744,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2363312 {8:295414,}
traffic_breakdown_memtocore[INST_ACC_R] = 23256 {136:171,}
maxmrqlatency = 159 
maxdqlatency = 0 
maxmflatency = 731 
averagemflatency = 194 
max_icnt2mem_latency = 463 
max_icnt2sh_latency = 519534 
mrq_lat_table:4955 	670 	1479 	495 	491 	156 	32 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	311717 	18125 	331 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	22982 	45920 	134462 	124443 	2375 	162 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	13635 	17032 	3833 	255 	4 	0 	0 	0 	103 	337 	7179 	23431 	31982 	109798 	121424 	1160 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	981 	50 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        36        34        22        20        60        62        14        12        28        30        34        32         8         4         2         3 
dram[1]:        34        34        22        20        60        62        14        12        28        30        34        32         7         4         4         3 
dram[2]:        34        34        22        20        60        62        14        12        28        30        34        32         7         6         3         2 
dram[3]:        34        34        22        20        60        62        14        12        28        30        34        32         8         6         3         3 
dram[4]:        34        34        22        20        60        62        14        12        28        30        34        32         8         7         3         2 
dram[5]:        34        34        22        20        60        62        14        12        28        30        34        32         8         7         2         1 
dram[6]:        30        34        22        20        60        62        14        12        28        30        34        32         9         8         2         1 
dram[7]:        30        34        20        20        60        62        14        10        28        30        34        32         8         5         2         2 
dram[8]:        30        34        20        20        60        62        14        10        28        30        34        32         7         5         3         3 
dram[9]:        34        34        20        20        62        62        14        10        28        30        34        32         5         6         3         2 
dram[10]:        36        34        20        20        62        62        12        10        28        30        32        32         5         4         4         3 
dram[11]:        36        34        20        20        62        62        12        10        28        30        32        32         3         3         3         3 
dram[12]:        36        34        20        20        62        62        12        10        28        30        32        32         4         5         2         1 
dram[13]:        35        34        20        20        62        62        12        10        28        30        32        30         6         7         2         1 
dram[14]:        34        34        20        20        62        62        12        10        28        30        32        34         5         6         1         2 
dram[15]:        34        34        20        20        62        62        12        10        28        30        32        34         4         6         1         2 
maximum service time to same row:
dram[0]:    168084    155518    155518    155513     86166     85052    100645    101245    126739    127376    138676    133327    164303    165260    155479    155476 
dram[1]:    155518    155518    155503    156733    155513    155512     99400     98805    125381    124919    133366    127529    163095    162765    155472    155475 
dram[2]:    155516    155516    169297    168067    155513    155512     98181     97578    122929    123696    131697    125904    161884    161546    168021    168017 
dram[3]:    155514    155512    168078    168076    155512    155512     96943    108923    121845    122478    142681    135658    159332    160321    168014    169241 
dram[4]:    155516    155515    155514    155515    155509    155511    107066    107674    120633    119986    141095    134024    158134    157884    168016    155501 
dram[5]:    155504    156736    155516    155517    156727     78241    105851    105098    118184    118769    138246    132372    156828    156422    155492    155496 
dram[6]:    168067    168075    155518    155517     76293     75785    104627    103882    116930    117571    142461    142527    155602    167766    155488    155492 
dram[7]:    169306    168076    155520    155518     75093     87084    102167    102631    128172    128918    141577    140780    165749    166770    155484    155480 
dram[8]:    155518    155519    155519    155518     86439     85867    100942    100322    126934    126457    136663    139044    164531    165552    155475    155478 
dram[9]:    155520    155518    156733    168050    155513    155512     99715     99103    124612    125241    130478    136163    163276    163055    155474    155476 
dram[10]:    155514    155514    168067    168059    155512    155513     97258     97875    123389    123997    128828    147113    160835    161838    168022    169250 
dram[11]:    155513    155514    168078    168074    155511    155510    108605    109081    122164    121541    139803    145484    160058    160619    169244    168013 
dram[12]:    155514    155513    155516    155516    155512    155512    107378    107865    119693    120336    136932    143868    158853    158175    168025    155502 
dram[13]:    155502    156734    155517    155516     77489     77277    106166    105420    118477    119114    135318    141044    156374    156276    155493    155497 
dram[14]:    169305    168075    155519    155517     76280     76056    103712    104316    117242    117886    143081    142326    167705    167585    155491    155487 
dram[15]:    168076    168078    155518    155520     74939     87368    102453    103094    128466    127979    140705    141212    166485    166339    155486    155483 
average row accesses per activate:
dram[0]: 13.333333  9.500000 10.400000 10.400000 22.666666 23.333334  6.333333  6.333333 14.500000 15.500000 18.500000 17.500000  5.000000  2.333333  2.500000  3.000000 
dram[1]: 12.666667 12.333333 10.000000 10.200000 23.000000 24.666666  6.333333  6.666667 14.500000 16.000000 18.500000 17.000000  4.000000  3.000000  4.000000  3.000000 
dram[2]: 12.666667 13.333333 10.000000 10.400000 23.333334 24.666666  6.000000  6.333333 15.000000 16.000000 19.000000 17.000000  4.500000  4.500000  2.500000  1.500000 
dram[3]: 12.333333 13.000000 10.200000  9.800000 23.666666 25.666666  6.000000  6.000000 15.500000 16.000000 17.500000 17.000000  5.500000  5.000000  2.500000  2.000000 
dram[4]: 13.333333 13.333333  9.600000  9.800000 23.666666 25.333334  6.333333  6.000000 15.500000 16.500000 17.500000 16.500000  5.500000  4.000000  2.500000  2.000000 
dram[5]: 13.333333 13.666667  9.800000 10.200000 23.333334 24.666666  6.333333  6.000000 16.000000 16.500000 18.000000 16.500000  5.000000  5.000000  2.000000  1.500000 
dram[6]:  7.600000 13.000000 10.400000 10.000000 23.333334 25.000000  6.333333  6.000000 15.500000 16.000000 18.000000 18.000000  5.500000  5.000000  2.500000  1.500000 
dram[7]:  8.000000 10.250000  9.800000 10.000000 22.666666 24.666666  7.000000  5.333333 15.000000 15.500000 18.000000 17.500000  5.000000  3.000000  3.000000  2.500000 
dram[8]:  7.800000 10.000000 10.800000 10.400000 22.333334 24.000000  7.000000  5.000000 15.000000 16.000000 18.500000 17.500000  4.000000  3.000000  3.000000  3.000000 
dram[9]: 12.333333 10.250000 10.600000 10.200000 24.000000 23.666666  6.666667  5.000000 15.000000 15.500000 18.500000 18.000000  3.000000  4.000000  3.000000  2.000000 
dram[10]: 13.000000 13.000000 10.200000  9.800000 23.333334 24.000000  6.333333  5.333333 15.000000 16.000000 17.000000 17.000000  4.500000  2.000000  3.000000  2.000000 
dram[11]: 10.500000 10.750000 10.200000  9.800000 23.666666 24.000000  6.000000  4.333333 16.000000 16.500000 16.500000 17.000000  3.000000  2.333333  2.000000  2.500000 
dram[12]: 11.000000 13.333333 10.000000 10.000000 24.333334 24.000000  5.666667  4.333333 15.500000 16.500000 17.000000 17.000000  3.500000  3.333333  1.500000  1.000000 
dram[13]: 10.000000 13.000000 10.200000 10.000000 23.666666 24.000000  5.666667  4.666667 15.500000 16.000000 16.500000 16.000000  5.000000  4.000000  2.000000  1.500000 
dram[14]: 10.000000 13.333333 10.200000  9.800000 23.333334 23.666666  6.000000  4.666667 16.000000 16.000000 17.000000 18.500000  3.500000  2.666667  2.000000  3.000000 
dram[15]: 10.250000 12.333333 10.600000 10.400000 23.333334 23.333334  6.333333  4.666667 14.500000 16.000000 17.500000 19.000000  2.333333  3.500000  1.500000  2.500000 
average row locality = 8282/729 = 11.360768
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        24        24        50        48        40        40        13        15        29        31        35        35         8         7         5         6 
dram[1]:        24        23        48        47        41        42        13        16        29        32        35        34         6         6         8         6 
dram[2]:        24        26        48        48        42        42        12        15        30        32        36        34         7         9         5         3 
dram[3]:        23        25        49        45        43        45        12        14        31        32        33        34         9        10         5         4 
dram[4]:        26        26        46        45        43        44        13        14        31        33        33        33         9        12         5         4 
dram[5]:        26        27        47        49        42        42        13        14        32        33        34        33         8        10         4         3 
dram[6]:        24        25        50        48        42        43        13        14        31        32        34        36         9        10         5         3 
dram[7]:        26        27        47        48        40        42        15        12        30        31        34        35         8         6         6         5 
dram[8]:        25        26        50        50        39        40        15        11        30        32        35        35         6         6         6         6 
dram[9]:        23        27        49        49        42        41        14        11        30        31        35        36         5         8         6         4 
dram[10]:        25        25        47        47        40        42        15        12        30        32        33        34         9         8         6         4 
dram[11]:        28        29        47        47        41        42        14         9        32        33        33        34         6         7         4         5 
dram[12]:        30        26        46        48        43        42        13         9        31        33        34        34         7        10         3         2 
dram[13]:        26        25        47        48        41        42        13        10        31        32        33        32        10        10         4         3 
dram[14]:        26        26        47        47        40        41        14        10        32        32        34        35         7         6         4         6 
dram[15]:        27        23        49        50        40        40        15        10        29        32        35        36         7         5         3         5 
total reads: 6586
bank skew: 50/2 = 25.00
chip skew: 419/406 = 1.03
number of total write accesses:
dram[0]:        16        14         2         4        28        30         6         4         0         0         2         0         2         0         0         0 
dram[1]:        14        14         2         4        28        32         6         4         0         0         2         0         2         0         0         0 
dram[2]:        14        14         2         4        28        32         6         4         0         0         2         0         2         0         0         0 
dram[3]:        14        14         2         4        28        32         6         4         0         0         2         0         2         0         0         0 
dram[4]:        14        14         2         4        28        32         6         4         0         0         2         0         2         0         0         0 
dram[5]:        14        14         2         2        28        32         6         4         0         0         2         0         2         0         0         0 
dram[6]:        14        14         2         2        28        32         6         4         0         0         2         0         2         0         0         0 
dram[7]:        14        14         2         2        28        32         6         4         0         0         2         0         2         0         0         0 
dram[8]:        14        14         4         2        28        32         6         4         0         0         2         0         2         0         0         0 
dram[9]:        14        14         4         2        30        30         6         4         0         0         2         0         1         0         0         0 
dram[10]:        14        14         4         2        30        30         4         4         0         0         1         0         0         0         0         0 
dram[11]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
dram[12]:        14        14         4         2        30        30         4         4         0         0         0         0         0         0         0         0 
dram[13]:        14        14         4         2        30        30         4         4         0         0         0         0         0         2         0         0 
dram[14]:        14        14         4         2        30        30         4         4         0         0         0         2         0         2         0         0 
dram[15]:        14        14         4         2        30        30         4         4         0         0         0         2         0         2         0         0 
total reads: 1696
min_bank_accesses = 0!
chip skew: 108/102 = 1.06
average mf latency per bank:
dram[0]:       1925      3436      4816      4137       162       152       449       756     72332     60747      2649      2788       211       701       262       262
dram[1]:       2273      3343      4709      4147      1182       152       480       804     78107     63443      2566      2935       199       281       263       261
dram[2]:       2390      3403      5189      4555       168       153       428       783     33148     56878      2573      2931       205       275       263       265
dram[3]:       1982      3450      4989      4321       161       154       491       782     28105     64529      2691      2900       215       280       262       265
dram[4]:       2425      2638      3766      3747       162       157       597       906     33425     66358      2733      2864       216      1370       267       264
dram[5]:       1905      3027      4397      3630       162       152       749       858     31563     58713      2594      2830       211       264       264       265
dram[6]:       2251      2963      4048      3859       162       151       660       734     30299     55489      3027      3120       217       266       262       264
dram[7]:       2109      2851      3943      3957       159       151       775       626     37385     66651      2869      3551       211       294       267       262
dram[8]:       1853      3315      3519      3323       162       148       725       562     37266     58446      2635      2774       200       274       262       262
dram[9]:       2553      2669      3391      4217       159       154       647       495     29846     58462      2622      2999       222       280       262       263
dram[10]:       2800      3353      3793      3884       153       157       838       564     35838     69769      3019      2903     12739       284       264       263
dram[11]:       3062      2769      3199      3663       157       158       876       725     32773     61048      3035      3183       271       290       264       263
dram[12]:       2768      2932      3759      3865       160       162       788       672     33112     51514      3071      3040       271       282       264       267
dram[13]:       2928      3398      4200      3600       155       159       872       674     36366     61577      2960      3313       278       218       266       265
dram[14]:       3254      2816      3331      3891       151       159       769       569     35004     65618      3334      2839       270       202       264       263
dram[15]:       2724      3653      3607      3205       154       153       697       496     31516     57521      2924      2986      1077       189       265       264
maximum mf latency per bank:
dram[0]:        515       456       519       535       448       313       458       525       530       623       488       386       270       361       268       268
dram[1]:        377       525       447       524       493       312       444       546       537       594       351       359       270       352       268       268
dram[2]:        440       502       489       540       501       337       427       521       573       524       351       342       269       360       270       270
dram[3]:        492       491       466       491       344       307       476       576       416       507       339       339       270       376       268       268
dram[4]:        490       396       523       526       341       320       590       565       527       593       353       361       275       618       277       270
dram[5]:        423       445       519       522       450       318       556       620       526       565       357       351       275       283       269       270
dram[6]:        443       477       514       508       367       292       563       580       698       731       524       692       279       286       268       268
dram[7]:        410       453       542       515       496       357       623       552       517       525       450       479       271       392       275       268
dram[8]:        481       491       572       603       533       365       544       429       544       677       330       345       278       334       270       269
dram[9]:        410       530       512       544       432       331       497       402       489       506       342       356       271       365       269       268
dram[10]:        437       610       528       664       323       339       579       481       422       459       361       364       271       373       274       268
dram[11]:        450       450       470       477       409       382       586       575       375       433       350       375       311       390       272       270
dram[12]:        420       418       542       578       361       544       551       551       408       442       352       383       319       398       268       268
dram[13]:        465       550       461       537       308       403       622       567       499       457       358       347       382       269       268       268
dram[14]:        484       568       541       645       323       367       477       401       532       452       396       379       312       292       270       268
dram[15]:        632       703       694       701       349       367       486       469       427       437       387       357       612       270       269       270

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=395585 n_nop=394471 n_act=47 n_pre=31 n_req=518 n_rd=820 n_write=216 bw_util=0.005238
n_activity=4867 dram_eff=0.4257
bk0: 48a 395211i bk1: 48a 395232i bk2: 100a 395242i bk3: 96a 395222i bk4: 80a 394901i bk5: 80a 394907i bk6: 26a 395406i bk7: 30a 395426i bk8: 58a 395448i bk9: 62a 395418i bk10: 70a 395402i bk11: 70a 395428i bk12: 16a 395507i bk13: 14a 395525i bk14: 10a 395549i bk15: 12a 395546i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00298292
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=395585 n_nop=394477 n_act=44 n_pre=28 n_req=518 n_rd=820 n_write=216 bw_util=0.005238
n_activity=4792 dram_eff=0.4324
bk0: 48a 395246i bk1: 46a 395257i bk2: 96a 395239i bk3: 94a 395185i bk4: 82a 394900i bk5: 84a 394798i bk6: 26a 395417i bk7: 32a 395423i bk8: 58a 395450i bk9: 64a 395419i bk10: 70a 395396i bk11: 68a 395429i bk12: 12a 395515i bk13: 12a 395541i bk14: 16a 395532i bk15: 12a 395544i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00332419
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=395585 n_nop=394471 n_act=44 n_pre=28 n_req=521 n_rd=826 n_write=216 bw_util=0.005268
n_activity=4838 dram_eff=0.4308
bk0: 48a 395257i bk1: 52a 395224i bk2: 96a 395236i bk3: 96a 395185i bk4: 84a 394881i bk5: 84a 394800i bk6: 24a 395402i bk7: 30a 395367i bk8: 60a 395442i bk9: 64a 395417i bk10: 72a 395393i bk11: 68a 395429i bk12: 14a 395505i bk13: 18a 395530i bk14: 10a 395546i bk15: 6a 395556i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00406739
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=395585 n_nop=394469 n_act=44 n_pre=28 n_req=522 n_rd=828 n_write=216 bw_util=0.005278
n_activity=4879 dram_eff=0.428
bk0: 46a 395254i bk1: 50a 395239i bk2: 98a 395267i bk3: 90a 395206i bk4: 86a 394912i bk5: 90a 394844i bk6: 24a 395403i bk7: 28a 395415i bk8: 62a 395441i bk9: 64a 395435i bk10: 66a 395408i bk11: 68a 395432i bk12: 18a 395501i bk13: 20a 395512i bk14: 10a 395550i bk15: 8a 395552i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00299304
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=395585 n_nop=394461 n_act=45 n_pre=29 n_req=525 n_rd=834 n_write=216 bw_util=0.005309
n_activity=4899 dram_eff=0.4287
bk0: 52a 395247i bk1: 52a 395246i bk2: 92a 395263i bk3: 90a 395237i bk4: 86a 394916i bk5: 88a 394817i bk6: 26a 395384i bk7: 28a 395402i bk8: 62a 395439i bk9: 66a 395424i bk10: 66a 395410i bk11: 66a 395431i bk12: 18a 395486i bk13: 24a 395499i bk14: 10a 395544i bk15: 8a 395555i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00293237
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=395585 n_nop=394467 n_act=44 n_pre=28 n_req=523 n_rd=834 n_write=212 bw_util=0.005288
n_activity=4821 dram_eff=0.4339
bk0: 52a 395239i bk1: 54a 395246i bk2: 94a 395293i bk3: 98a 395245i bk4: 84a 394848i bk5: 84a 394844i bk6: 26a 395379i bk7: 28a 395392i bk8: 64a 395434i bk9: 66a 395426i bk10: 68a 395406i bk11: 66a 395437i bk12: 16a 395507i bk13: 20a 395518i bk14: 8a 395554i bk15: 6a 395560i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00312701
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=395585 n_nop=394459 n_act=46 n_pre=30 n_req=525 n_rd=838 n_write=212 bw_util=0.005309
n_activity=4843 dram_eff=0.4336
bk0: 48a 395243i bk1: 50a 395264i bk2: 100a 395270i bk3: 96a 395215i bk4: 84a 394882i bk5: 86a 394790i bk6: 26a 395398i bk7: 28a 395391i bk8: 62a 395426i bk9: 64a 395408i bk10: 68a 395405i bk11: 72a 395407i bk12: 18a 395495i bk13: 20a 395511i bk14: 10a 395552i bk15: 6a 395563i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00351631
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=395585 n_nop=394471 n_act=47 n_pre=31 n_req=518 n_rd=824 n_write=212 bw_util=0.005238
n_activity=4831 dram_eff=0.4289
bk0: 52a 395236i bk1: 54a 395240i bk2: 94a 395256i bk3: 96a 395241i bk4: 80a 394909i bk5: 84a 394829i bk6: 30a 395385i bk7: 24a 395427i bk8: 60a 395447i bk9: 62a 395431i bk10: 68a 395396i bk11: 70a 395425i bk12: 16a 395501i bk13: 12a 395547i bk14: 12a 395544i bk15: 10a 395559i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00294501
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=395585 n_nop=394467 n_act=47 n_pre=31 n_req=520 n_rd=824 n_write=216 bw_util=0.005258
n_activity=4815 dram_eff=0.432
bk0: 50a 395233i bk1: 52a 395202i bk2: 100a 395186i bk3: 100a 395183i bk4: 78a 394885i bk5: 80a 394847i bk6: 30a 395383i bk7: 22a 395431i bk8: 60a 395443i bk9: 64a 395417i bk10: 70a 395396i bk11: 70a 395418i bk12: 12a 395513i bk13: 12a 395546i bk14: 12a 395549i bk15: 12a 395550i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00379438
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=395585 n_nop=394475 n_act=45 n_pre=29 n_req=518 n_rd=822 n_write=214 bw_util=0.005238
n_activity=4795 dram_eff=0.4321
bk0: 46a 395244i bk1: 54a 395222i bk2: 98a 395188i bk3: 98a 395196i bk4: 84a 394810i bk5: 82a 394806i bk6: 28a 395398i bk7: 22a 395443i bk8: 60a 395445i bk9: 62a 395421i bk10: 70a 395385i bk11: 72a 395422i bk12: 10a 395525i bk13: 16a 395534i bk14: 12a 395543i bk15: 8a 395557i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00506844
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=395585 n_nop=394485 n_act=46 n_pre=30 n_req=512 n_rd=818 n_write=206 bw_util=0.005177
n_activity=4668 dram_eff=0.4387
bk0: 50a 395251i bk1: 50a 395216i bk2: 94a 395157i bk3: 94a 395145i bk4: 80a 394803i bk5: 84a 394810i bk6: 30a 395387i bk7: 24a 395387i bk8: 60a 395446i bk9: 64a 395428i bk10: 66a 395423i bk11: 68a 395431i bk12: 18a 395530i bk13: 16a 395522i bk14: 12a 395541i bk15: 8a 395553i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00542235
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=395585 n_nop=394481 n_act=47 n_pre=31 n_req=513 n_rd=822 n_write=204 bw_util=0.005187
n_activity=4698 dram_eff=0.4368
bk0: 56a 395212i bk1: 58a 395234i bk2: 94a 395171i bk3: 94a 395218i bk4: 82a 394834i bk5: 84a 394767i bk6: 28a 395393i bk7: 18a 395452i bk8: 64a 395433i bk9: 66a 395431i bk10: 66a 395435i bk11: 68a 395426i bk12: 12a 395531i bk13: 14a 395534i bk14: 8a 395556i bk15: 10a 395555i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0043303
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=395585 n_nop=394483 n_act=46 n_pre=30 n_req=513 n_rd=822 n_write=204 bw_util=0.005187
n_activity=4703 dram_eff=0.4363
bk0: 60a 395213i bk1: 52a 395249i bk2: 92a 395203i bk3: 96a 395254i bk4: 86a 394802i bk5: 84a 394774i bk6: 26a 395424i bk7: 18a 395431i bk8: 62a 395442i bk9: 66a 395435i bk10: 68a 395432i bk11: 68a 395434i bk12: 14a 395532i bk13: 20a 395522i bk14: 6a 395557i bk15: 4a 395566i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00389802
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=395585 n_nop=394487 n_act=46 n_pre=30 n_req=511 n_rd=814 n_write=208 bw_util=0.005167
n_activity=4723 dram_eff=0.4328
bk0: 52a 395253i bk1: 50a 395242i bk2: 94a 395204i bk3: 96a 395149i bk4: 82a 394863i bk5: 84a 394764i bk6: 26a 395426i bk7: 20a 395433i bk8: 62a 395436i bk9: 64a 395442i bk10: 66a 395438i bk11: 64a 395440i bk12: 20a 395525i bk13: 20a 395501i bk14: 8a 395554i bk15: 6a 395562i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00375141
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=395585 n_nop=394483 n_act=46 n_pre=30 n_req=513 n_rd=814 n_write=212 bw_util=0.005187
n_activity=4724 dram_eff=0.4344
bk0: 52a 395237i bk1: 52a 395235i bk2: 94a 395214i bk3: 94a 395216i bk4: 80a 394902i bk5: 82a 394812i bk6: 28a 395416i bk7: 20a 395410i bk8: 64a 395438i bk9: 64a 395439i bk10: 68a 395432i bk11: 70a 395395i bk12: 14a 395541i bk13: 12a 395498i bk14: 8a 395555i bk15: 12a 395550i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00394858
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=395585 n_nop=394485 n_act=46 n_pre=30 n_req=512 n_rd=812 n_write=212 bw_util=0.005177
n_activity=4754 dram_eff=0.4308
bk0: 54a 395249i bk1: 46a 395270i bk2: 98a 395223i bk3: 100a 395204i bk4: 80a 394805i bk5: 80a 394859i bk6: 30a 395425i bk7: 20a 395442i bk8: 58a 395446i bk9: 64a 395423i bk10: 70a 395426i bk11: 72a 395387i bk12: 14a 395532i bk13: 10a 395516i bk14: 6a 395557i bk15: 10a 395551i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00345817

========= L2 cache stats =========
L2_cache_bank[0]: Access = 25007, Miss = 410, Miss_rate = 0.016, Pending_hits = 342, Reservation_fails = 1909
L2_cache_bank[1]: Access = 27401, Miss = 410, Miss_rate = 0.015, Pending_hits = 305, Reservation_fails = 1911
L2_cache_bank[2]: Access = 19555, Miss = 413, Miss_rate = 0.021, Pending_hits = 322, Reservation_fails = 1585
L2_cache_bank[3]: Access = 19478, Miss = 414, Miss_rate = 0.021, Pending_hits = 324, Reservation_fails = 1382
L2_cache_bank[4]: Access = 20501, Miss = 417, Miss_rate = 0.020, Pending_hits = 346, Reservation_fails = 1756
L2_cache_bank[5]: Access = 19656, Miss = 417, Miss_rate = 0.021, Pending_hits = 337, Reservation_fails = 1861
L2_cache_bank[6]: Access = 18301, Miss = 419, Miss_rate = 0.023, Pending_hits = 354, Reservation_fails = 2161
L2_cache_bank[7]: Access = 21263, Miss = 412, Miss_rate = 0.019, Pending_hits = 336, Reservation_fails = 2046
L2_cache_bank[8]: Access = 20131, Miss = 412, Miss_rate = 0.020, Pending_hits = 314, Reservation_fails = 1983
L2_cache_bank[9]: Access = 18280, Miss = 411, Miss_rate = 0.022, Pending_hits = 316, Reservation_fails = 1950
L2_cache_bank[10]: Access = 22078, Miss = 409, Miss_rate = 0.019, Pending_hits = 302, Reservation_fails = 1911
L2_cache_bank[11]: Access = 20294, Miss = 411, Miss_rate = 0.020, Pending_hits = 297, Reservation_fails = 1682
L2_cache_bank[12]: Access = 18413, Miss = 411, Miss_rate = 0.022, Pending_hits = 302, Reservation_fails = 1991
L2_cache_bank[13]: Access = 20461, Miss = 407, Miss_rate = 0.020, Pending_hits = 319, Reservation_fails = 1864
L2_cache_bank[14]: Access = 21316, Miss = 407, Miss_rate = 0.019, Pending_hits = 303, Reservation_fails = 1930
L2_cache_bank[15]: Access = 18209, Miss = 406, Miss_rate = 0.022, Pending_hits = 313, Reservation_fails = 2178
L2_total_cache_accesses = 330344
L2_total_cache_misses = 6586
L2_total_cache_miss_rate = 0.0199
L2_total_cache_pending_hits = 5132
L2_total_cache_reservation_fails = 30100
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 24786
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5091
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4867
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 29033
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293718
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1696
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 109
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 40
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 22
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1067
L2_cache_data_port_util = 0.077
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=470034
icnt_total_pkts_simt_to_mem=874638
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.5
	minimum = 6
	maximum = 10
Network latency average = 7.5
	minimum = 6
	maximum = 10
Slowest packet = 660684
Flit latency average = 6
	minimum = 6
	maximum = 6
Slowest flit = 1344657
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000332557
	minimum = 0 (at node 0)
	maximum = 0.00515464 (at node 5)
Accepted packet rate average = 0.000332557
	minimum = 0 (at node 0)
	maximum = 0.00515464 (at node 5)
Injected flit rate average = 0.000831393
	minimum = 0 (at node 0)
	maximum = 0.0103093 (at node 16)
Accepted flit rate average= 0.000831393
	minimum = 0 (at node 0)
	maximum = 0.0189003 (at node 5)
Injected packet length average = 2.5
Accepted packet length average = 2.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.9793 (13 samples)
	minimum = 6 (13 samples)
	maximum = 117.692 (13 samples)
Network latency average = 12.293 (13 samples)
	minimum = 6 (13 samples)
	maximum = 111.231 (13 samples)
Flit latency average = 11.3864 (13 samples)
	minimum = 6 (13 samples)
	maximum = 108 (13 samples)
Fragmentation average = 0.000687435 (13 samples)
	minimum = 0 (13 samples)
	maximum = 30.5385 (13 samples)
Injected packet rate average = 0.0281477 (13 samples)
	minimum = 0.0206113 (13 samples)
	maximum = 0.0499661 (13 samples)
Accepted packet rate average = 0.0281477 (13 samples)
	minimum = 0.0206113 (13 samples)
	maximum = 0.0499661 (13 samples)
Injected flit rate average = 0.0680376 (13 samples)
	minimum = 0.0362137 (13 samples)
	maximum = 0.156201 (13 samples)
Accepted flit rate average = 0.0680376 (13 samples)
	minimum = 0.0368771 (13 samples)
	maximum = 0.134074 (13 samples)
Injected packet size average = 2.41716 (13 samples)
Accepted packet size average = 2.41716 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 46 sec (166 sec)
gpgpu_simulation_rate = 120316 (inst/sec)
gpgpu_simulation_rate = 3129 (cycle/sec)
