
J
-Analyzing %s Unisim elements for replacement
17*netlist2
2Z29-17
O
2Unisim Transformation completed in %s CPU seconds
28*netlist2
0Z29-28
”
Loading clock regions from %s
13*device2]
[C:/Xilinx/14.3/ISE_DS/PlanAhead/data\parts/xilinx/virtex7/virtex7/xc7vx485t/ClockRegion.xmlZ21-13
•
Loading clock buffers from %s
11*device2^
\C:/Xilinx/14.3/ISE_DS/PlanAhead/data\parts/xilinx/virtex7/virtex7/xc7vx485t/ClockBuffers.xmlZ21-11

&Loading clock placement rules from %s
318*place2P
NC:/Xilinx/14.3/ISE_DS/PlanAhead/data/parts/xilinx/virtex7/ClockPlacerRules.xmlZ30-318
Ž
)Loading package pin functions from %s...
17*device2L
JC:/Xilinx/14.3/ISE_DS/PlanAhead/data\parts/xilinx/virtex7/PinFunctions.xmlZ21-17
’
Loading package from %s
16*device2a
_C:/Xilinx/14.3/ISE_DS/PlanAhead/data\parts/xilinx/virtex7/virtex7/xc7vx485t/ffg1761/Package.xmlZ21-16
ƒ
Loading io standards from %s
15*device2M
KC:/Xilinx/14.3/ISE_DS/PlanAhead/data\./parts/xilinx/virtex7/IOStandards.xmlZ21-15

+Loading device configuration modes from %s
14*device2K
IC:/Xilinx/14.3/ISE_DS/PlanAhead/data\parts/xilinx/virtex7/ConfigModes.xmlZ21-14
Š
/Loading list of drcs for the architecture : %s
17*drc2E
CC:/Xilinx/14.3/ISE_DS/PlanAhead/data\./parts/xilinx/virtex7/drc.xmlZ23-17
£
Parsing XDC File [%s]
179*designutils2m
kC:/work/psx_synthesis/hdmi_test_v7/hdmi_test_v7.runs/impl_1/.Xil/Vivado-5844-TomatoBiscuit/dcp/top_test.xdcZ20-179
¬
Finished Parsing XDC File [%s]
178*designutils2m
kC:/work/psx_synthesis/hdmi_test_v7/hdmi_test_v7.runs/impl_1/.Xil/Vivado-5844-TomatoBiscuit/dcp/top_test.xdcZ20-178
6
Reading XDEF placement.
206*designutilsZ20-206
4
Reading XDEF routing.
207*designutilsZ20-207
š
>%sTime (s): elapsed = %s . Memory (MB): peak = %s ; gain = %s
269*common2
Read XDEF File: 2
00:00:00.200þtÕôÚ®%2	
632.6482
0.000Z17-269
3
Restoring placement.
754*designutilsZ20-754
‘
ORestored %s out of %s XDEF sites from archive | CPU: %s secs | Memory: %s MB |
403*designutils2
562
562

0.0000002

0.000000Z20-403
~
XCould not trace control bus of detected core attached to %s. This core will be ignored.
83*	chipscope2

CONTROL0Z16-85
ž
!Unisim Transformation Summary:
%s111*project2á
Þ  A total of 137 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 5 instances
  FD => FDCE: 11 instances
  FDC => FDCE: 74 instances
  FDE => FDCE: 3 instances
  FDP => FDPE: 25 instances
  FDR => FDRE: 7 instances
  INV => LUT1: 7 instances
  IOBUF => IOBUF (OBUFT, IBUF): 2 instances
  MUXF5 => LUT3: 2 instances
  MUXF6 => LUT3: 1 instances
Z1-111
1
%Phase 0 | Netlist Checksum: 1f4f3151
*common
Ž
>%sTime (s): elapsed = %s . Memory (MB): peak = %s ; gain = %s
269*common2
read_checkpoint: 2

00:00:302	
632.6482	
440.305Z17-269


End Record