<?xml version="1.0" encoding="UTF-8"?>
<xd:repository xmlns:xd="http://www.xilinx.com/xd" xd:vendor="xilinx.com" xd:library="hls" xd:name="MLP" xd:version="1.0">
    <xd:component xd:vendor="xilinx.com" xd:library="hls" xd:name="MLP" xd:version="1.0" xd:type="accelerator">
        <xd:busInterface xd:name="ap_clk" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="ap_clk" xd:resetRef="ap_rst_n"/>
        <xd:busInterface xd:name="ap_rst_n" xd:busTypeRef="reset" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="ap_rst_n" xd:activeLevel="low"/>
        <xd:busInterface xd:name="ap_ctrl" xd:busTypeRef="acc_handshake" xd:mode="slave"/>
        <xd:busInterface xd:name="image_r" xd:busTypeRef="acc_fifo_read" xd:mode="master"/>
        <xd:busInterface xd:name="l1_w" xd:busTypeRef="acc_fifo_read" xd:mode="master"/>
        <xd:busInterface xd:name="l1_b" xd:busTypeRef="acc_fifo_read" xd:mode="master"/>
        <xd:busInterface xd:name="l2_w" xd:busTypeRef="acc_fifo_read" xd:mode="master"/>
        <xd:busInterface xd:name="l2_b" xd:busTypeRef="acc_fifo_read" xd:mode="master"/>
        <xd:busInterface xd:name="out_r" xd:busTypeRef="acc_fifo_write" xd:mode="master"/>
    </xd:component>
</xd:repository>
