<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta content="text/html; charset=UTF-8" http-equiv="Content-Type"/><title>HDFGWTR_EL2</title><link href="insn.css" rel="stylesheet" type="text/css"/></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">HDFGWTR_EL2, Hypervisor Debug Fine-Grained Write Trap Register</h1><p>The HDFGWTR_EL2 characteristics are:</p><h2>Purpose</h2><p>Provides controls for traps of <span class="instruction">MSR</span> and <span class="instruction">MCR</span> writes of debug, trace, PMU, and Statistical Profiling System registers.</p><h2>Configuration</h2><p>This register is present only
    when ARMv8.6-FGT is implemented.
      
    Otherwise, direct accesses to HDFGWTR_EL2 are <span class="arm-defined-word">UNDEFINED</span>.</p><p><del class="nocount">
                Some or all RW fields of this register have defined reset values.
                
        These apply
      
                only if the PE resets into EL2 using AArch64.
                Otherwise,
                
                RW fields in this register reset to architecturally </del><span class="arm-defined-word"><del class="nocount">UNKNOWN</del></span><del class="nocount"> values.
              </del></p><h2>Attributes</h2><p>HDFGWTR_EL2 is a 64-bit register.</p><h2>Field descriptions</h2><p>The HDFGWTR_EL2 bit assignments are:</p><table class="regdiagram"><thead><tr><td><ins class="nocount">63</ins></td><td><ins class="nocount">62</ins></td><td><ins class="nocount">61</ins></td><td><ins class="nocount">60</ins></td><td><ins class="nocount">59</ins></td><td><ins class="nocount">58</ins></td><td><ins class="nocount">57</ins></td><td><ins class="nocount">56</ins></td><td><ins class="nocount">55</ins></td><td><ins class="nocount">54</ins></td><td><ins class="nocount">53</ins></td><td><ins class="nocount">52</ins></td><td><ins class="nocount">51</ins></td><td><ins class="nocount">50</ins></td><td><ins class="nocount">49</ins></td><td><ins class="nocount">48</ins></td><td><ins class="nocount">47</ins></td><td><ins class="nocount">46</ins></td><td><ins class="nocount">45</ins></td><td><ins class="nocount">44</ins></td><td><ins class="nocount">43</ins></td><td><ins class="nocount">42</ins></td><td><ins class="nocount">41</ins></td><td><ins class="nocount">40</ins></td><td><ins class="nocount">39</ins></td><td><ins class="nocount">38</ins></td><td><ins class="nocount">37</ins></td><td><ins class="nocount">36</ins></td><td><ins class="nocount">35</ins></td><td><ins class="nocount">34</ins></td><td><ins class="nocount">33</ins></td><td><ins class="nocount">32</ins></td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="6"><a href="#0_63"><ins class="nocount">RES0</ins></a></td><td class="lr" colspan="1"><a href="#PMUSERENR_EL0_57"><ins class="nocount">PMUSERENR_EL0</ins></a></td><td class="lr" colspan="7"><a href="#0_56"><ins class="nocount">RES0</ins></a></td><td class="lr" colspan="1"><a href="#TRFCR_EL1_49"><ins class="nocount">TRFCR_EL1</ins></a></td><td class="lr" colspan="1"><a href="#TRCVICTLR_48"><ins class="nocount">TRCVICTLR</ins></a></td><td class="lr" colspan="1"><a href="#0_47"><ins class="nocount">RES0</ins></a></td><td class="lr" colspan="1"><a href="#TRCSSCSRn_46"><ins class="nocount">TRCSSCSRn</ins></a></td><td class="lr" colspan="1"><a href="#TRCSEQSTR_45"><ins class="nocount">TRCSEQSTR</ins></a></td><td class="lr" colspan="1"><a href="#TRCPRGCTLR_44"><ins class="nocount">TRCPRGCTLR</ins></a></td><td class="lr" colspan="1"><a href="#0_43"><ins class="nocount">RES0</ins></a></td><td class="lr" colspan="1"><a href="#TRCOSLAR_42"><ins class="nocount">TRCOSLAR</ins></a></td><td class="lr" colspan="1"><a href="#TRCIMSPECn_41"><ins class="nocount">TRCIMSPECn</ins></a></td><td class="lr" colspan="3"><a href="#0_40"><ins class="nocount">RES0</ins></a></td><td class="lr" colspan="1"><a href="#TRCCNTVRn_37"><ins class="nocount">TRCCNTVRn</ins></a></td><td class="lr" colspan="1"><a href="#TRCCLAIM_36"><ins class="nocount">TRCCLAIM</ins></a></td><td class="lr" colspan="1"><a href="#TRCAUXCTLR_35"><ins class="nocount">TRCAUXCTLR</ins></a></td><td class="lr" colspan="1"><a href="#0_34"><ins class="nocount">RES0</ins></a></td><td class="lr" colspan="1"><a href="#TRC_33"><ins class="nocount">TRC</ins></a></td><td class="lr" colspan="1"><a href="#PMSLATFR_EL1_32"><ins class="nocount">PMSLATFR_EL1</ins></a></td></tr><tr class="firstrow"><td class="lr" colspan="1"><a href="#PMSIRR_EL1_31"><ins class="nocount">PMSIRR_EL1</ins></a></td><td class="lr" colspan="1"><a href="#0_30"><ins class="nocount">RES0</ins></a></td><td class="lr" colspan="1"><a href="#PMSICR_EL1_29"><ins class="nocount">PMSICR_EL1</ins></a></td><td class="lr" colspan="1"><a href="#PMSFCR_EL1_28"><ins class="nocount">PMSFCR_EL1</ins></a></td><td class="lr" colspan="1"><a href="#PMSEVFR_EL1_27"><ins class="nocount">PMSEVFR_EL1</ins></a></td><td class="lr" colspan="1"><a href="#PMSCR_EL1_26"><ins class="nocount">PMSCR_EL1</ins></a></td><td class="lr" colspan="1"><a href="#PMBSR_EL1_25"><ins class="nocount">PMBSR_EL1</ins></a></td><td class="lr" colspan="1"><a href="#PMBPTR_EL1_24"><ins class="nocount">PMBPTR_EL1</ins></a></td><td class="lr" colspan="1"><a href="#PMBLIMITR_EL1_23"><ins class="nocount">PMBLIMITR_EL1</ins></a></td><td class="lr" colspan="1"><a href="#0_22"><ins class="nocount">RES0</ins></a></td><td class="lr" colspan="1"><a href="#PMCR_EL0_21"><ins class="nocount">PMCR_EL0</ins></a></td><td class="lr" colspan="1"><a href="#PMSWINC_EL0_20"><ins class="nocount">PMSWINC_EL0</ins></a></td><td class="lr" colspan="1"><a href="#PMSELR_EL0_19"><ins class="nocount">PMSELR_EL0</ins></a></td><td class="lr" colspan="1"><a href="#PMOVS_18"><ins class="nocount">PMOVS</ins></a></td><td class="lr" colspan="1"><a href="#PMINTEN_17"><ins class="nocount">PMINTEN</ins></a></td><td class="lr" colspan="1"><a href="#PMCNTEN_16"><ins class="nocount">PMCNTEN</ins></a></td><td class="lr" colspan="1"><a href="#PMCCNTR_EL0_15"><ins class="nocount">PMCCNTR_EL0</ins></a></td><td class="lr" colspan="1"><a href="#PMCCFILTR_EL0_14"><ins class="nocount">PMCCFILTR_EL0</ins></a></td><td class="lr" colspan="1"><a href="#PMEVTYPERn_EL0_13"><ins class="nocount">PMEVTYPERn_EL0</ins></a></td><td class="lr" colspan="1"><a href="#PMEVCNTRn_EL0_12"><ins class="nocount">PMEVCNTRn_EL0</ins></a></td><td class="lr" colspan="1"><a href="#OSDLR_EL1_11"><ins class="nocount">OSDLR_EL1</ins></a></td><td class="lr" colspan="1"><a href="#OSECCR_EL1_10"><ins class="nocount">OSECCR_EL1</ins></a></td><td class="lr" colspan="1"><a href="#0_9"><ins class="nocount">RES0</ins></a></td><td class="lr" colspan="1"><a href="#OSLAR_EL1_8"><ins class="nocount">OSLAR_EL1</ins></a></td><td class="lr" colspan="1"><a href="#DBGPRCR_EL1_7"><ins class="nocount">DBGPRCR_EL1</ins></a></td><td class="lr" colspan="1"><a href="#0_6"><ins class="nocount">RES0</ins></a></td><td class="lr" colspan="1"><a href="#DBGCLAIM_5"><ins class="nocount">DBGCLAIM</ins></a></td><td class="lr" colspan="1"><a href="#MDSCR_EL1_4"><ins class="nocount">MDSCR_EL1</ins></a></td><td class="lr" colspan="1"><a href="#DBGWVRn_EL1_3"><ins class="nocount">DBGWVRn_EL1</ins></a></td><td class="lr" colspan="1"><a href="#DBGWCRn_EL1_2"><ins class="nocount">DBGWCRn_EL1</ins></a></td><td class="lr" colspan="1"><a href="#DBGBVRn_EL1_1"><ins class="nocount">DBGBVRn_EL1</ins></a></td><td class="lr" colspan="1"><a href="#DBGBCRn_EL1_0"><ins class="nocount">DBGBCRn_EL1</ins></a></td></tr></tbody><tfoot><tr><td><ins class="nocount">31</ins></td><td><ins class="nocount">30</ins></td><td><ins class="nocount">29</ins></td><td><ins class="nocount">28</ins></td><td><ins class="nocount">27</ins></td><td><ins class="nocount">26</ins></td><td><ins class="nocount">25</ins></td><td><ins class="nocount">24</ins></td><td><ins class="nocount">23</ins></td><td><ins class="nocount">22</ins></td><td><ins class="nocount">21</ins></td><td><ins class="nocount">20</ins></td><td><ins class="nocount">19</ins></td><td><ins class="nocount">18</ins></td><td><ins class="nocount">17</ins></td><td><ins class="nocount">16</ins></td><td><ins class="nocount">15</ins></td><td><ins class="nocount">14</ins></td><td><ins class="nocount">13</ins></td><td><ins class="nocount">12</ins></td><td><ins class="nocount">11</ins></td><td><ins class="nocount">10</ins></td><td><ins class="nocount">9</ins></td><td><ins class="nocount">8</ins></td><td><ins class="nocount">7</ins></td><td><ins class="nocount">6</ins></td><td><ins class="nocount">5</ins></td><td><ins class="nocount">4</ins></td><td><ins class="nocount">3</ins></td><td><ins class="nocount">2</ins></td><td><ins class="nocount">1</ins></td><td><ins class="nocount">0</ins></td></tr></tfoot></table><table class="regdiagram"><thead><tr><td><del class="nocount">63</del></td><td><del class="nocount">62</del></td><td><del class="nocount">61</del></td><td><del class="nocount">60</del></td><td><del class="nocount">59</del></td><td><del class="nocount">58</del></td><td><del class="nocount">57</del></td><td><del class="nocount">56</del></td><td><del class="nocount">55</del></td><td><del class="nocount">54</del></td><td><del class="nocount">53</del></td><td><del class="nocount">52</del></td><td><del class="nocount">51</del></td><td><del class="nocount">50</del></td><td><del class="nocount">49</del></td><td><del class="nocount">48</del></td><td><del class="nocount">47</del></td><td><del class="nocount">46</del></td><td><del class="nocount">45</del></td><td><del class="nocount">44</del></td><td><del class="nocount">43</del></td><td><del class="nocount">42</del></td><td><del class="nocount">41</del></td><td><del class="nocount">40</del></td><td><del class="nocount">39</del></td><td><del class="nocount">38</del></td><td><del class="nocount">37</del></td><td><del class="nocount">36</del></td><td><del class="nocount">35</del></td><td><del class="nocount">34</del></td><td><del class="nocount">33</del></td><td><del class="nocount">32</del></td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="6"><a href="#0_63"><del class="nocount">RES0</del></a></td><td class="lr" colspan="1"><a href="#PMUSERENR_EL0_57"><del class="nocount">PMUSERENR_EL0</del></a></td><td class="lr" colspan="7"><a href="#0_56"><del class="nocount">RES0</del></a></td><td class="lr" colspan="1"><a href="#TRFCR_EL1_49"><del class="nocount">TRFCR_EL1</del></a></td><td class="lr" colspan="1"><a href="#TRCVICTLR_48"><del class="nocount">TRCVICTLR</del></a></td><td class="lr" colspan="1"><a href="#0_47"><del class="nocount">RES0</del></a></td><td class="lr" colspan="1"><a href="#TRCSSCSRn_46"><del class="nocount">TRCSSCSRn</del></a></td><td class="lr" colspan="1"><a href="#TRCSEQSTR_45"><del class="nocount">TRCSEQSTR</del></a></td><td class="lr" colspan="1"><a href="#TRCPRGCTLR_44"><del class="nocount">TRCPRGCTLR</del></a></td><td class="lr" colspan="1"><a href="#0_43"><del class="nocount">RES0</del></a></td><td class="lr" colspan="1"><a href="#TRCOSLAR_42"><del class="nocount">TRCOSLAR</del></a></td><td class="lr" colspan="1"><a href="#TRCIMSPECn_41"><del class="nocount">TRCIMSPECn</del></a></td><td class="lr" colspan="1"><a href="#TRCID_40"><del class="nocount">TRCID</del></a></td><td class="lr" colspan="2"><a href="#0_39"><del class="nocount">RES0</del></a></td><td class="lr" colspan="1"><a href="#TRCCNTVRn_37"><del class="nocount">TRCCNTVRn</del></a></td><td class="lr" colspan="1"><a href="#TRCCLAIM_36"><del class="nocount">TRCCLAIM</del></a></td><td class="lr" colspan="1"><a href="#TRCAUXCTLR_35"><del class="nocount">TRCAUXCTLR</del></a></td><td class="lr" colspan="1"><a href="#0_34"><del class="nocount">RES0</del></a></td><td class="lr" colspan="1"><a href="#TRC_33"><del class="nocount">TRC</del></a></td><td class="lr" colspan="1"><a href="#PMSLATFR_EL1_32"><del class="nocount">PMSLATFR_EL1</del></a></td></tr><tr class="firstrow"><td class="lr" colspan="1"><a href="#PMSIRR_EL1_31"><del class="nocount">PMSIRR_EL1</del></a></td><td class="lr" colspan="1"><a href="#0_30"><del class="nocount">RES0</del></a></td><td class="lr" colspan="1"><a href="#PMSICR_EL1_29"><del class="nocount">PMSICR_EL1</del></a></td><td class="lr" colspan="1"><a href="#PMSFCR_EL1_28"><del class="nocount">PMSFCR_EL1</del></a></td><td class="lr" colspan="1"><a href="#PMSEVFR_EL1_27"><del class="nocount">PMSEVFR_EL1</del></a></td><td class="lr" colspan="1"><a href="#PMSCR_EL1_26"><del class="nocount">PMSCR_EL1</del></a></td><td class="lr" colspan="1"><a href="#PMBSR_EL1_25"><del class="nocount">PMBSR_EL1</del></a></td><td class="lr" colspan="1"><a href="#PMBPTR_EL1_24"><del class="nocount">PMBPTR_EL1</del></a></td><td class="lr" colspan="1"><a href="#PMBLIMITR_EL1_23"><del class="nocount">PMBLIMITR_EL1</del></a></td><td class="lr" colspan="1"><a href="#0_22"><del class="nocount">RES0</del></a></td><td class="lr" colspan="1"><a href="#PMCR_EL0_21"><del class="nocount">PMCR_EL0</del></a></td><td class="lr" colspan="1"><a href="#PMSWINC_EL0_20"><del class="nocount">PMSWINC_EL0</del></a></td><td class="lr" colspan="1"><a href="#PMSELR_EL0_19"><del class="nocount">PMSELR_EL0</del></a></td><td class="lr" colspan="1"><a href="#PMOVS_18"><del class="nocount">PMOVS</del></a></td><td class="lr" colspan="1"><a href="#PMINTEN_17"><del class="nocount">PMINTEN</del></a></td><td class="lr" colspan="1"><a href="#PMCNTEN_16"><del class="nocount">PMCNTEN</del></a></td><td class="lr" colspan="1"><a href="#PMCCNTR_EL0_15"><del class="nocount">PMCCNTR_EL0</del></a></td><td class="lr" colspan="1"><a href="#PMCCFILTR_EL0_14"><del class="nocount">PMCCFILTR_EL0</del></a></td><td class="lr" colspan="1"><a href="#PMEVTYPERn_EL0_13"><del class="nocount">PMEVTYPERn_EL0</del></a></td><td class="lr" colspan="1"><a href="#PMEVCNTRn_EL0_12"><del class="nocount">PMEVCNTRn_EL0</del></a></td><td class="lr" colspan="1"><a href="#OSDLR_EL1_11"><del class="nocount">OSDLR_EL1</del></a></td><td class="lr" colspan="1"><a href="#OSECCR_EL1_10"><del class="nocount">OSECCR_EL1</del></a></td><td class="lr" colspan="1"><a href="#0_9"><del class="nocount">RES0</del></a></td><td class="lr" colspan="1"><a href="#OSLAR_EL1_8"><del class="nocount">OSLAR_EL1</del></a></td><td class="lr" colspan="1"><a href="#DBGPRCR_EL1_7"><del class="nocount">DBGPRCR_EL1</del></a></td><td class="lr" colspan="1"><a href="#0_6"><del class="nocount">RES0</del></a></td><td class="lr" colspan="1"><a href="#DBGCLAIM_5"><del class="nocount">DBGCLAIM</del></a></td><td class="lr" colspan="1"><a href="#MDSCR_EL1_4"><del class="nocount">MDSCR_EL1</del></a></td><td class="lr" colspan="1"><a href="#DBGWVRn_EL1_3"><del class="nocount">DBGWVRn_EL1</del></a></td><td class="lr" colspan="1"><a href="#DBGWCRn_EL1_2"><del class="nocount">DBGWCRn_EL1</del></a></td><td class="lr" colspan="1"><a href="#DBGBVRn_EL1_1"><del class="nocount">DBGBVRn_EL1</del></a></td><td class="lr" colspan="1"><a href="#DBGBCRn_EL1_0"><del class="nocount">DBGBCRn_EL1</del></a></td></tr></tbody><tfoot><tr><td><del class="nocount">31</del></td><td><del class="nocount">30</del></td><td><del class="nocount">29</del></td><td><del class="nocount">28</del></td><td><del class="nocount">27</del></td><td><del class="nocount">26</del></td><td><del class="nocount">25</del></td><td><del class="nocount">24</del></td><td><del class="nocount">23</del></td><td><del class="nocount">22</del></td><td><del class="nocount">21</del></td><td><del class="nocount">20</del></td><td><del class="nocount">19</del></td><td><del class="nocount">18</del></td><td><del class="nocount">17</del></td><td><del class="nocount">16</del></td><td><del class="nocount">15</del></td><td><del class="nocount">14</del></td><td><del class="nocount">13</del></td><td><del class="nocount">12</del></td><td><del class="nocount">11</del></td><td><del class="nocount">10</del></td><td><del class="nocount">9</del></td><td><del class="nocount">8</del></td><td><del class="nocount">7</del></td><td><del class="nocount">6</del></td><td><del class="nocount">5</del></td><td><del class="nocount">4</del></td><td><del class="nocount">3</del></td><td><del class="nocount">2</del></td><td><del class="nocount">1</del></td><td><del class="nocount">0</del></td></tr></tfoot></table><div class="text_before_fields"></div><h4 id="0_63">
                Bits [63:58]
              </h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="PMUSERENR_EL0_57">PMUSERENR_EL0, bit [57]
              <div style="font-size:smaller;"><br/>When PMUv3 is implemented:
                </div></h4><p>Trap <span class="instruction">MSR</span> writes of <a href="AArch64-pmuserenr_el0.html">PMUSERENR_EL0</a> at EL1 using AArch64 to EL2.</p><table class="valuetable"><tr><th>PMUSERENR_EL0</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p><span class="instruction">MSR</span> writes of <a href="AArch64-pmuserenr_el0.html">PMUSERENR_EL0</a> are not affected by this bit.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>If EL2 is implemented and enabled in the current Security state and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, <span class="instruction">MSR</span> writes of <a href="AArch64-pmuserenr_el0.html">PMUSERENR_EL0</a> at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the write generates a higher priority exception.</p></td></tr></table><p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="0_57"><div style="font-size:smaller;"><br/>
              Otherwise:
            </div></h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="0_56">
                Bits [56:50]
              </h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="TRFCR_EL1_49">TRFCR_EL1, bit [49]
              <div style="font-size:smaller;"><br/>When ARMv8.4-Trace is implemented:
                </div></h4><p>Trap <span class="instruction">MSR</span> writes of <a href="AArch64-trfcr_el1.html">TRFCR_EL1</a> at EL1 using AArch64 to EL2.</p><table class="valuetable"><tr><th>TRFCR_EL1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p><span class="instruction">MSR</span> writes of <a href="AArch64-trfcr_el1.html">TRFCR_EL1</a> are not affected by this bit.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>If EL2 is implemented and enabled in the current Security state and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, <span class="instruction">MSR</span> writes of <a href="AArch64-trfcr_el1.html">TRFCR_EL1</a> at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the write generates a higher priority exception.</p></td></tr></table><p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="0_49"><div style="font-size:smaller;"><br/>
              Otherwise:
            </div></h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="TRCVICTLR_48">TRCVICTLR, bit [48]
              <div style="font-size:smaller;"><br/>When the Trace Extension is implemented and System register access to the PE Trace Unit registers is implemented:
                </div></h4><p>Trap <span class="instruction">MSR</span> writes of <a href="AArch64-trcvictlr.html">TRCVICTLR</a> at EL1 using AArch64 to EL2.</p><table class="valuetable"><tr><th>TRCVICTLR</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p><span class="instruction">MSR</span> writes of <a href="AArch64-trcvictlr.html">TRCVICTLR</a> are not affected by this bit.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>If EL2 is implemented and enabled in the current Security state and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, <span class="instruction">MSR</span> writes of <a href="AArch64-trcvictlr.html">TRCVICTLR</a> at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the write generates a higher priority exception.</p></td></tr></table><p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="0_48"><div style="font-size:smaller;"><br/>
              Otherwise:
            </div></h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="0_47">
                Bit [47]
              </h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="TRCSSCSRn_46">TRCSSCSRn, bit [46]
              <div style="font-size:smaller;"><br/>When the Trace Extension is implemented and System register access to the PE Trace Unit registers is implemented:
                </div></h4><p>Trap <span class="instruction">MSR</span> writes of <a href="AArch64-trcsscsrn.html">TRCSSCSR&lt;n></a> at EL1 using AArch64 to EL2.</p><table class="valuetable"><tr><th>TRCSSCSRn</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p><span class="instruction">MSR</span> writes of <a href="AArch64-trcsscsrn.html">TRCSSCSR&lt;n></a> are not affected by this bit.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>If EL2 is implemented and enabled in the current Security state and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, <span class="instruction">MSR</span> writes of <a href="AArch64-trcsscsrn.html">TRCSSCSR&lt;n></a> at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the write generates a higher priority exception.</p></td></tr></table><p>If Single-shot Comparator n is not implementented, a write of <a href="AArch64-trcsscsrn.html">TRCSSCSR&lt;n></a> is <span class="arm-defined-word">UNDEFINED</span>.</p><p>This bit is <span class="arm-defined-word">RES0</span> if <a href="AArch64-trcsscsrn.html">TRCSSCSR&lt;n></a> are not implemented.</p><p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="0_46"><div style="font-size:smaller;"><br/>
              Otherwise:
            </div></h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="TRCSEQSTR_45">TRCSEQSTR, bit [45]
              <div style="font-size:smaller;"><br/>When the Trace Extension is implemented and System register access to the PE Trace Unit registers is implemented:
                </div></h4><p>Trap <span class="instruction">MSR</span> writes of <a href="AArch64-trcseqstr.html">TRCSEQSTR</a> at EL1 using AArch64 to EL2.</p><table class="valuetable"><tr><th>TRCSEQSTR</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p><span class="instruction">MSR</span> writes of <a href="AArch64-trcseqstr.html">TRCSEQSTR</a> are not affected by this bit.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>If EL2 is implemented and enabled in the current Security state and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, <span class="instruction">MSR</span> writes of <a href="AArch64-trcseqstr.html">TRCSEQSTR</a> at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the write generates a higher priority exception.</p></td></tr></table><p>This bit is <span class="arm-defined-word">RES0</span> if <a href="AArch64-trcseqstr.html">TRCSEQSTR</a> is not implemented.</p><p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="0_45"><div style="font-size:smaller;"><br/>
              Otherwise:
            </div></h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="TRCPRGCTLR_44">TRCPRGCTLR, bit [44]
              <div style="font-size:smaller;"><br/>When the Trace Extension is implemented and System register access to the PE Trace Unit registers is implemented:
                </div></h4><p>Trap <span class="instruction">MSR</span> writes of <a href="AArch64-trcprgctlr.html">TRCPRGCTLR</a> at EL1 using AArch64 to EL2.</p><table class="valuetable"><tr><th>TRCPRGCTLR</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p><span class="instruction">MSR</span> writes of <a href="AArch64-trcprgctlr.html">TRCPRGCTLR</a> are not affected by this bit.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>If EL2 is implemented and enabled in the current Security state and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, <span class="instruction">MSR</span> writes of <a href="AArch64-trcprgctlr.html">TRCPRGCTLR</a> at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the write generates a higher priority exception.</p></td></tr></table><p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="0_44"><div style="font-size:smaller;"><br/>
              Otherwise:
            </div></h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="0_43">
                Bit [43]
              </h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="TRCOSLAR_42">TRCOSLAR, bit [42]
              <div style="font-size:smaller;"><br/>When the Trace Extension is implemented, System register access to the PE Trace Unit registers is implemented and ETMv4 is implemented:
                </div></h4><p>Trap <span class="instruction">MSR</span> writes of TRCOSLAR at EL1 using AArch64 to EL2.</p><table class="valuetable"><tr><th>TRCOSLAR</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p><span class="instruction">MSR</span> writes of TRCOSLAR are not affected by this bit.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>If EL2 is implemented and enabled in the current Security state and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, <span class="instruction">MSR</span> writes of TRCOSLAR at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the write generates a higher priority exception.</p></td></tr></table><p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="0_42"><div style="font-size:smaller;"><br/>
              Otherwise:
            </div></h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="TRCIMSPECn_41">TRCIMSPECn, bit [41]
              <div style="font-size:smaller;"><br/>When the Trace Extension is implemented and System register access to the PE Trace Unit registers is implemented:
                </div></h4><p>Trap <span class="instruction">MSR</span> writes of <a href="AArch64-trcimspecn.html">TRCIMSPEC&lt;n></a> at EL1 using AArch64 to EL2.</p><table class="valuetable"><tr><th>TRCIMSPECn</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p><span class="instruction">MSR</span> writes of <a href="AArch64-trcimspecn.html">TRCIMSPEC&lt;n></a> are not affected by this bit.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>If EL2 is implemented and enabled in the current Security state and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, <span class="instruction">MSR</span> writes of <a href="AArch64-trcimspecn.html">TRCIMSPEC&lt;n></a> at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the write generates a higher priority exception.</p></td></tr></table><p>TRCIMSPEC&lt;1-7> are optional. If <a href="AArch64-trcimspecn.html">TRCIMSPEC&lt;n></a> is not implemented, a write of <a href="AArch64-trcimspecn.html">TRCIMSPEC&lt;n></a> is <span class="arm-defined-word">UNDEFINED</span>.</p><p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="0_41"><div style="font-size:smaller;"><br/>
              Otherwise:
            </div></h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><p><del>Trap </del><span class="instruction"><del>MSR</del></span><del> writes of multiple System registers. Enables a trap on </del><span class="instruction"><del>MSR</del></span><del> writes at EL1 using AArch64 of any of the following AArch64 System registers to EL2:</del></p><ul><li><a href="AArch64-trcdevarch.html"><del>TRCDEVARCH</del></a><del>.
</del></li><li><a href="AArch64-trcdevid.html"><del>TRCDEVID</del></a><del>.
</del></li><li><del>TRCIDR&lt;n>.
</del></li></ul><table class="valuetable"><tr><th><del>TRCID</del></th><th><del>Meaning</del></th></tr><tr><td class="bitfield"><del>0b0</del></td><td><p><span class="instruction"><del>MSR</del></span><del> writes of the System registers listed above are not affected by this bit.</del></p></td></tr><tr><td class="bitfield"><del>0b1</del></td><td><p><del>If EL2 is implemented and enabled in the current Security state and either EL3 is not implemented or </del><a href="AArch64-scr_el3.html"><del>SCR_EL3</del></a><del>.FGTEn == 1, </del><span class="instruction"><del>MSR</del></span><del> writes at EL1 using AArch64 of any of the System registers listed above are trapped to EL2 and reported with EC syndrome value </del><span class="hexnumber"><del>0x18</del></span><del>, unless the write generates a higher priority exception.</del></p></td></tr></table><p><del>In a system where the PE resets into EL2, this field resets to </del><span class="binarynumber"><del>0</del></span><del>.
</del></p><h4 id="0_40"><div style="font-size:smaller;"><br/><del>
              Otherwise:
            </del></div></h4><h4 id="0_40">
                <ins>Bits</ins><del>TRCID,</del> <del>bit </del>[40<ins>:38</ins>]
              <div style="font-size:smaller;"><br/><del>When the Trace Extension is implemented and System register access to the PE Trace Unit registers is implemented:
                </del></div></h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="0_39"><del>
                Bits [39:38]
              </del></h4><p><del>Reserved, </del><span class="arm-defined-word"><del>RES0</del></span><del>.</del></p><h4 id="TRCCNTVRn_37">TRCCNTVRn, bit [37]
              <div style="font-size:smaller;"><br/>When the Trace Extension is implemented and System register access to the PE Trace Unit registers is implemented:
                </div></h4><p>Trap <span class="instruction">MSR</span> writes of <a href="AArch64-trccntvrn.html">TRCCNTVR&lt;n></a> at EL1 using AArch64 to EL2.</p><table class="valuetable"><tr><th>TRCCNTVRn</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p><span class="instruction">MSR</span> writes of <a href="AArch64-trccntvrn.html">TRCCNTVR&lt;n></a> are not affected by this bit.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>If EL2 is implemented and enabled in the current Security state and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, <span class="instruction">MSR</span> writes of <a href="AArch64-trccntvrn.html">TRCCNTVR&lt;n></a> at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the write generates a higher priority exception.</p></td></tr></table><p>If Counter n is not implemented, a write of <a href="AArch64-trccntvrn.html">TRCCNTVR&lt;n></a> is <span class="arm-defined-word">UNDEFINED</span>.</p><p>This bit is <span class="arm-defined-word">RES0</span> if <a href="AArch64-trccntvrn.html">TRCCNTVR&lt;n></a> are not implemented.</p><p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="0_37"><div style="font-size:smaller;"><br/>
              Otherwise:
            </div></h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="TRCCLAIM_36">TRCCLAIM, bit [36]
              <div style="font-size:smaller;"><br/>When the Trace Extension is implemented and System register access to the PE Trace Unit registers is implemented:
                </div></h4><p>Trap <span class="instruction">MSR</span> writes of multiple System registers. Enables a trap on <span class="instruction">MSR</span> writes at EL1 using AArch64 of any of the following AArch64 System registers to EL2:</p><ul><li><a href="AArch64-trcclaimclr.html">TRCCLAIMCLR</a>.
</li><li><a href="AArch64-trcclaimset.html">TRCCLAIMSET</a>.
</li></ul><table class="valuetable"><tr><th>TRCCLAIM</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p><span class="instruction">MSR</span> writes of the System registers listed above are not affected by this bit.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>If EL2 is implemented and enabled in the current Security state and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, <span class="instruction">MSR</span> writes at EL1 using AArch64 of any of the System registers listed above are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the write generates a higher priority exception.</p></td></tr></table><p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="0_36"><div style="font-size:smaller;"><br/>
              Otherwise:
            </div></h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="TRCAUXCTLR_35">TRCAUXCTLR, bit [35]
              <div style="font-size:smaller;"><br/>When the Trace Extension is implemented and System register access to the PE Trace Unit registers is implemented:
                </div></h4><p>Trap <span class="instruction">MSR</span> writes of <a href="AArch64-trcauxctlr.html">TRCAUXCTLR</a> at EL1 using AArch64 to EL2.</p><table class="valuetable"><tr><th>TRCAUXCTLR</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p><span class="instruction">MSR</span> writes of <a href="AArch64-trcauxctlr.html">TRCAUXCTLR</a> are not affected by this bit.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>If EL2 is implemented and enabled in the current Security state and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, <span class="instruction">MSR</span> writes of <a href="AArch64-trcauxctlr.html">TRCAUXCTLR</a> at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the write generates a higher priority exception.</p></td></tr></table><p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="0_35"><div style="font-size:smaller;"><br/>
              Otherwise:
            </div></h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="0_34">
                Bit [34]
              </h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="TRC_33">TRC, bit [33]
              <div style="font-size:smaller;"><br/>When the Trace Extension is implemented and System register access to the PE Trace Unit registers is implemented:
                </div></h4><p>Trap <span class="instruction">MSR</span> writes of multiple System registers. Enables a trap on <span class="instruction">MSR</span> writes at EL1 using AArch64 of any of the following AArch64 System registers to EL2:</p><ul><li>TRCACATR&lt;n>.
</li><li>TRCACVR&lt;n>.
</li><li>TRCBBCTLR.
</li><li>TRCCCCTLR.
</li><li>TRCCIDCCTLR&lt;n>.
</li><li>TRCCIDCVR&lt;n>.
</li><li>TRCCNTCTLR&lt;n>.
</li><li>TRCCNTRLDVR&lt;n>.
</li><li>TRCCONFIGR.
</li><li>TRCEVENTCTL0R.
</li><li>TRCEVENTCTL1R.
</li><li>TRCEXTINSELR, if ETMv4 is implemented.
</li><li>TRCRSCTLR&lt;n>.
</li><li>TRCSEQEVR&lt;n>.
</li><li>TRCSEQRSTEVR.
</li><li>TRCSSCCR&lt;n>.
</li><li>TRCSSPCICR&lt;n>.
</li><li>TRCSTALLCTLR.
</li><li>TRCSYNCPR.
</li><li>TRCTRACEIDR.
</li><li>TRCTSCTLR.
</li><li>TRCVIIECTLR.
</li><li>TRCVIPCSSCTLR.
</li><li>TRCVISSCTLR.
</li><li>TRCVMIDCCTLR&lt;n>.
</li><li>TRCVMIDCVR&lt;n>.
</li></ul><table class="valuetable"><tr><th>TRC</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p><span class="instruction">MSR</span> writes of the System registers listed above are not affected by this bit.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>If EL2 is implemented and enabled in the current Security state and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, <span class="instruction">MSR</span> writes at EL1 using AArch64 of any of the System registers listed above are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the write generates a higher priority exception.</p></td></tr></table><p>A write of an unimplemented register is <span class="arm-defined-word">UNDEFINED</span>.</p><p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="0_33"><div style="font-size:smaller;"><br/>
              Otherwise:
            </div></h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="PMSLATFR_EL1_32">PMSLATFR_EL1, bit [32]
              <div style="font-size:smaller;"><br/>When SPE is implemented:
                </div></h4><p>Trap <span class="instruction">MSR</span> writes of <a href="AArch64-pmslatfr_el1.html">PMSLATFR_EL1</a> at EL1 using AArch64 to EL2.</p><table class="valuetable"><tr><th>PMSLATFR_EL1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p><span class="instruction">MSR</span> writes of <a href="AArch64-pmslatfr_el1.html">PMSLATFR_EL1</a> are not affected by this bit.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>If EL2 is implemented and enabled in the current Security state and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, <span class="instruction">MSR</span> writes of <a href="AArch64-pmslatfr_el1.html">PMSLATFR_EL1</a> at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the write generates a higher priority exception.</p></td></tr></table><p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="0_32"><div style="font-size:smaller;"><br/>
              Otherwise:
            </div></h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="PMSIRR_EL1_31">PMSIRR_EL1, bit [31]
              <div style="font-size:smaller;"><br/>When SPE is implemented:
                </div></h4><p>Trap <span class="instruction">MSR</span> writes of <a href="AArch64-pmsirr_el1.html">PMSIRR_EL1</a> at EL1 using AArch64 to EL2.</p><table class="valuetable"><tr><th>PMSIRR_EL1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p><span class="instruction">MSR</span> writes of <a href="AArch64-pmsirr_el1.html">PMSIRR_EL1</a> are not affected by this bit.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>If EL2 is implemented and enabled in the current Security state and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, <span class="instruction">MSR</span> writes of <a href="AArch64-pmsirr_el1.html">PMSIRR_EL1</a> at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the write generates a higher priority exception.</p></td></tr></table><p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="0_31"><div style="font-size:smaller;"><br/>
              Otherwise:
            </div></h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="0_30">
                Bit [30]
              </h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="PMSICR_EL1_29">PMSICR_EL1, bit [29]
              <div style="font-size:smaller;"><br/>When SPE is implemented:
                </div></h4><p>Trap <span class="instruction">MSR</span> writes of <a href="AArch64-pmsicr_el1.html">PMSICR_EL1</a> at EL1 using AArch64 to EL2.</p><table class="valuetable"><tr><th>PMSICR_EL1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p><span class="instruction">MSR</span> writes of <a href="AArch64-pmsicr_el1.html">PMSICR_EL1</a> are not affected by this bit.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>If EL2 is implemented and enabled in the current Security state and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, <span class="instruction">MSR</span> writes of <a href="AArch64-pmsicr_el1.html">PMSICR_EL1</a> at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the write generates a higher priority exception.</p></td></tr></table><p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="0_29"><div style="font-size:smaller;"><br/>
              Otherwise:
            </div></h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="PMSFCR_EL1_28">PMSFCR_EL1, bit [28]
              <div style="font-size:smaller;"><br/>When SPE is implemented:
                </div></h4><p>Trap <span class="instruction">MSR</span> writes of <a href="AArch64-pmsfcr_el1.html">PMSFCR_EL1</a> at EL1 using AArch64 to EL2.</p><table class="valuetable"><tr><th>PMSFCR_EL1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p><span class="instruction">MSR</span> writes of <a href="AArch64-pmsfcr_el1.html">PMSFCR_EL1</a> are not affected by this bit.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>If EL2 is implemented and enabled in the current Security state and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, <span class="instruction">MSR</span> writes of <a href="AArch64-pmsfcr_el1.html">PMSFCR_EL1</a> at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the write generates a higher priority exception.</p></td></tr></table><p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="0_28"><div style="font-size:smaller;"><br/>
              Otherwise:
            </div></h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="PMSEVFR_EL1_27">PMSEVFR_EL1, bit [27]
              <div style="font-size:smaller;"><br/>When SPE is implemented:
                </div></h4><p>Trap <span class="instruction">MSR</span> writes of <a href="AArch64-pmsevfr_el1.html">PMSEVFR_EL1</a> at EL1 using AArch64 to EL2.</p><table class="valuetable"><tr><th>PMSEVFR_EL1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p><span class="instruction">MSR</span> writes of <a href="AArch64-pmsevfr_el1.html">PMSEVFR_EL1</a> are not affected by this bit.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>If EL2 is implemented and enabled in the current Security state and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, <span class="instruction">MSR</span> writes of <a href="AArch64-pmsevfr_el1.html">PMSEVFR_EL1</a> at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the write generates a higher priority exception.</p></td></tr></table><p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="0_27"><div style="font-size:smaller;"><br/>
              Otherwise:
            </div></h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="PMSCR_EL1_26">PMSCR_EL1, bit [26]
              <div style="font-size:smaller;"><br/>When SPE is implemented:
                </div></h4><p>Trap <span class="instruction">MSR</span> writes of <a href="AArch64-pmscr_el1.html">PMSCR_EL1</a> at EL1 using AArch64 to EL2.</p><table class="valuetable"><tr><th>PMSCR_EL1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p><span class="instruction">MSR</span> writes of <a href="AArch64-pmscr_el1.html">PMSCR_EL1</a> are not affected by this bit.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>If EL2 is implemented and enabled in the current Security state and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, <span class="instruction">MSR</span> writes of <a href="AArch64-pmscr_el1.html">PMSCR_EL1</a> at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the write generates a higher priority exception.</p></td></tr></table><p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="0_26"><div style="font-size:smaller;"><br/>
              Otherwise:
            </div></h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="PMBSR_EL1_25">PMBSR_EL1, bit [25]
              <div style="font-size:smaller;"><br/>When SPE is implemented:
                </div></h4><p>Trap <span class="instruction">MSR</span> writes of <a href="AArch64-pmbsr_el1.html">PMBSR_EL1</a> at EL1 using AArch64 to EL2.</p><table class="valuetable"><tr><th>PMBSR_EL1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p><span class="instruction">MSR</span> writes of <a href="AArch64-pmbsr_el1.html">PMBSR_EL1</a> are not affected by this bit.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>If EL2 is implemented and enabled in the current Security state and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, <span class="instruction">MSR</span> writes of <a href="AArch64-pmbsr_el1.html">PMBSR_EL1</a> at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the write generates a higher priority exception.</p></td></tr></table><p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="0_25"><div style="font-size:smaller;"><br/>
              Otherwise:
            </div></h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="PMBPTR_EL1_24">PMBPTR_EL1, bit [24]
              <div style="font-size:smaller;"><br/>When SPE is implemented:
                </div></h4><p>Trap <span class="instruction">MSR</span> writes of <a href="AArch64-pmbptr_el1.html">PMBPTR_EL1</a> at EL1 using AArch64 to EL2.</p><table class="valuetable"><tr><th>PMBPTR_EL1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p><span class="instruction">MSR</span> writes of <a href="AArch64-pmbptr_el1.html">PMBPTR_EL1</a> are not affected by this bit.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>If EL2 is implemented and enabled in the current Security state and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, <span class="instruction">MSR</span> writes of <a href="AArch64-pmbptr_el1.html">PMBPTR_EL1</a> at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the write generates a higher priority exception.</p></td></tr></table><p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="0_24"><div style="font-size:smaller;"><br/>
              Otherwise:
            </div></h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="PMBLIMITR_EL1_23">PMBLIMITR_EL1, bit [23]
              <div style="font-size:smaller;"><br/>When SPE is implemented:
                </div></h4><p>Trap <span class="instruction">MSR</span> writes of <a href="AArch64-pmblimitr_el1.html">PMBLIMITR_EL1</a> at EL1 using AArch64 to EL2.</p><table class="valuetable"><tr><th>PMBLIMITR_EL1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p><span class="instruction">MSR</span> writes of <a href="AArch64-pmblimitr_el1.html">PMBLIMITR_EL1</a> are not affected by this bit.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>If EL2 is implemented and enabled in the current Security state and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, <span class="instruction">MSR</span> writes of <a href="AArch64-pmblimitr_el1.html">PMBLIMITR_EL1</a> at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the write generates a higher priority exception.</p></td></tr></table><p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="0_23"><div style="font-size:smaller;"><br/>
              Otherwise:
            </div></h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="0_22">
                Bit [22]
              </h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="PMCR_EL0_21">PMCR_EL0, bit [21]
              <div style="font-size:smaller;"><br/>When PMUv3 is implemented:
                </div></h4><p>Trap <span class="instruction">MSR</span> writes of <a href="AArch64-pmcr_el0.html">PMCR_EL0</a> at EL1 and EL0 using AArch64 and <span class="instruction">MCR</span> writes of <a href="AArch32-pmcr.html">PMCR</a> at EL0 using AArch32 when EL1 is using AArch64 to EL2.</p><table class="valuetable"><tr><th>PMCR_EL0</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p><span class="instruction">MSR</span> writes of <a href="AArch64-pmcr_el0.html">PMCR_EL0</a> at EL1 and EL0 using AArch64 and <span class="instruction">MCR</span> writes of <a href="AArch32-pmcr.html">PMCR</a> at EL0 using AArch32 are not affected by this bit.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>If EL2 is implemented and enabled in the current Security state, <a href="AArch64-hcr_el2.html">HCR_EL2</a>.{E2H,TGE} != {1,1}, EL1 is using AArch64, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then, unless the write generates a higher priority exception:</p><ul><li><span class="instruction">MSR</span> writes of <a href="AArch64-pmcr_el0.html">PMCR_EL0</a> at EL1 and EL0 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>.
</li><li><span class="instruction">MCR</span> writes of <a href="AArch32-pmcr.html">PMCR</a> at EL0 using AArch32 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x03</span>.
</li></ul></td></tr></table><p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="0_21"><div style="font-size:smaller;"><br/>
              Otherwise:
            </div></h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="PMSWINC_EL0_20">PMSWINC_EL0, bit [20]
              <div style="font-size:smaller;"><br/>When PMUv3 is implemented:
                </div></h4><p>Trap <span class="instruction">MSR</span> writes of <a href="AArch64-pmswinc_el0.html">PMSWINC_EL0</a> at EL1 and EL0 using AArch64 and <span class="instruction">MCR</span> writes of <a href="AArch32-pmswinc.html">PMSWINC</a> at EL0 using AArch32 when EL1 is using AArch64 to EL2.</p><table class="valuetable"><tr><th>PMSWINC_EL0</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p><span class="instruction">MSR</span> writes of <a href="AArch64-pmswinc_el0.html">PMSWINC_EL0</a> at EL1 and EL0 using AArch64 and <span class="instruction">MCR</span> writes of <a href="AArch32-pmswinc.html">PMSWINC</a> at EL0 using AArch32 are not affected by this bit.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>If EL2 is implemented and enabled in the current Security state, <a href="AArch64-hcr_el2.html">HCR_EL2</a>.{E2H,TGE} != {1,1}, EL1 is using AArch64, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then, unless the write generates a higher priority exception:</p><ul><li><span class="instruction">MSR</span> writes of <a href="AArch64-pmswinc_el0.html">PMSWINC_EL0</a> at EL1 and EL0 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>.
</li><li><span class="instruction">MCR</span> writes of <a href="AArch32-pmswinc.html">PMSWINC</a> at EL0 using AArch32 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x03</span>.
</li></ul></td></tr></table><p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="0_20"><div style="font-size:smaller;"><br/>
              Otherwise:
            </div></h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="PMSELR_EL0_19">PMSELR_EL0, bit [19]
              <div style="font-size:smaller;"><br/>When PMUv3 is implemented:
                </div></h4><p>Trap <span class="instruction">MSR</span> writes of <a href="AArch64-pmselr_el0.html">PMSELR_EL0</a> at EL1 and EL0 using AArch64 and <span class="instruction">MCR</span> writes of <a href="AArch32-pmselr.html">PMSELR</a> at EL0 using AArch32 when EL1 is using AArch64 to EL2.</p><table class="valuetable"><tr><th>PMSELR_EL0</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p><span class="instruction">MSR</span> writes of <a href="AArch64-pmselr_el0.html">PMSELR_EL0</a> at EL1 and EL0 using AArch64 and <span class="instruction">MCR</span> writes of <a href="AArch32-pmselr.html">PMSELR</a> at EL0 using AArch32 are not affected by this bit.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>If EL2 is implemented and enabled in the current Security state, <a href="AArch64-hcr_el2.html">HCR_EL2</a>.{E2H,TGE} != {1,1}, EL1 is using AArch64, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then, unless the write generates a higher priority exception:</p><ul><li><span class="instruction">MSR</span> writes of <a href="AArch64-pmselr_el0.html">PMSELR_EL0</a> at EL1 and EL0 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>.
</li><li><span class="instruction">MCR</span> writes of <a href="AArch32-pmselr.html">PMSELR</a> at EL0 using AArch32 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x03</span>.
</li></ul></td></tr></table><p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="0_19"><div style="font-size:smaller;"><br/>
              Otherwise:
            </div></h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="PMOVS_18">PMOVS, bit [18]
              <div style="font-size:smaller;"><br/>When PMUv3 is implemented:
                </div></h4><p>Trap <span class="instruction">MSR</span> writes and <span class="instruction">MCR</span> writes of multiple System registers.</p><p>Enables a trap to EL2 the following operations:</p><ul><li><p>At EL1 and EL0 using AArch64: <span class="instruction">MSR</span> writes of <a href="AArch64-pmovsclr_el0.html">PMOVSCLR_EL0</a> and <a href="AArch64-pmovsset_el0.html">PMOVSSET_EL0</a>.</p></li><li><p>At EL0 using Arch32 when EL1 is using AArch64: <span class="instruction">MCR</span> writes of <a href="AArch32-pmovsr.html">PMOVSR</a> and <a href="AArch32-pmovsset.html">PMOVSSET</a>.</p></li></ul><table class="valuetable"><tr><th>PMOVS</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>The operations listed above are not affected by this bit.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>If EL2 is implemented and enabled in the current Security state, <a href="AArch64-hcr_el2.html">HCR_EL2</a>.{E2H,TGE} != {1,1}, EL1 is using AArch64, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then, unless the write generates a higher priority exception:</p><ul><li><span class="instruction">MSR</span> writes at EL1 and EL0 using AArch64 of <a href="AArch64-pmovsclr_el0.html">PMOVSCLR_EL0</a> and <a href="AArch64-pmovsset_el0.html">PMOVSSET_EL0</a> are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>.
</li><li><span class="instruction">MCR</span> writes at EL0 using AArch32 of <a href="AArch32-pmovsr.html">PMOVSR</a> and <a href="AArch32-pmovsset.html">PMOVSSET</a> are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x03</span>, unless the write generates a higher priority exception.
</li></ul></td></tr></table><p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="0_18"><div style="font-size:smaller;"><br/>
              Otherwise:
            </div></h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="PMINTEN_17">PMINTEN, bit [17]
              <div style="font-size:smaller;"><br/>When PMUv3 is implemented:
                </div></h4><p>Trap <span class="instruction">MSR</span> writes of multiple System registers. Enables a trap on <span class="instruction">MSR</span> writes at EL1 using AArch64 of any of the following AArch64 System registers to EL2:</p><ul><li><a href="AArch64-pmintenclr_el1.html">PMINTENCLR_EL1</a>.
</li><li><a href="AArch64-pmintenset_el1.html">PMINTENSET_EL1</a>.
</li></ul><table class="valuetable"><tr><th>PMINTEN</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p><span class="instruction">MSR</span> writes of the System registers listed above are not affected by this bit.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>If EL2 is implemented and enabled in the current Security state and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, <span class="instruction">MSR</span> writes at EL1 using AArch64 of any of the System registers listed above are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the write generates a higher priority exception.</p></td></tr></table><p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="0_17"><div style="font-size:smaller;"><br/>
              Otherwise:
            </div></h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="PMCNTEN_16">PMCNTEN, bit [16]
              <div style="font-size:smaller;"><br/>When PMUv3 is implemented:
                </div></h4><p>Trap <span class="instruction">MSR</span> writes and <span class="instruction">MCR</span> writes of multiple System registers.</p><p>Enables a trap to EL2 the following operations:</p><ul><li><p>At EL1 and EL0 using AArch64: <span class="instruction">MSR</span> writes of <a href="AArch64-pmcntenclr_el0.html">PMCNTENCLR_EL0</a> and <a href="AArch64-pmcntenset_el0.html">PMCNTENSET_EL0</a>.</p></li><li><p>At EL0 using Arch32 when EL1 is using AArch64: <span class="instruction">MCR</span> writes of <a href="AArch32-pmcntenclr.html">PMCNTENCLR</a> and <a href="AArch32-pmcntenset.html">PMCNTENSET</a>.</p></li></ul><table class="valuetable"><tr><th>PMCNTEN</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>The operations listed above are not affected by this bit.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>If EL2 is implemented and enabled in the current Security state, <a href="AArch64-hcr_el2.html">HCR_EL2</a>.{E2H,TGE} != {1,1}, EL1 is using AArch64, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then, unless the write generates a higher priority exception:</p><ul><li><span class="instruction">MSR</span> writes at EL1 and EL0 using AArch64 of <a href="AArch64-pmcntenclr_el0.html">PMCNTENCLR_EL0</a> and <a href="AArch64-pmcntenset_el0.html">PMCNTENSET_EL0</a> are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>.
</li><li><span class="instruction">MCR</span> writes at EL0 using AArch32 of <a href="AArch32-pmcntenclr.html">PMCNTENCLR</a> and <a href="AArch32-pmcntenset.html">PMCNTENSET</a> are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x03</span>, unless the write generates a higher priority exception.
</li></ul></td></tr></table><p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="0_16"><div style="font-size:smaller;"><br/>
              Otherwise:
            </div></h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="PMCCNTR_EL0_15">PMCCNTR_EL0, bit [15]
              <div style="font-size:smaller;"><br/>When PMUv3 is implemented:
                </div></h4><p>Trap <span class="instruction">MSR</span> writes of <a href="AArch64-pmccntr_el0.html">PMCCNTR_EL0</a> at EL1 and EL0 using AArch64 and <span class="instruction">MCR</span> and <span class="instruction">MCRR</span> writes of <a href="AArch32-pmccntr.html">PMCCNTR</a> at EL0 using AArch32 when EL1 is using AArch64 to EL2.</p><table class="valuetable"><tr><th>PMCCNTR_EL0</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p><span class="instruction">MSR</span> writes of <a href="AArch64-pmccntr_el0.html">PMCCNTR_EL0</a> at EL1 and EL0 using AArch64 and <span class="instruction">MCR</span> and <span class="instruction">MCRR</span> writes of <a href="AArch32-pmccntr.html">PMCCNTR</a> at EL0 using AArch32 are not affected by this bit.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>If EL2 is implemented and enabled in the current Security state, <a href="AArch64-hcr_el2.html">HCR_EL2</a>.{E2H,TGE} != {1,1}, EL1 is using AArch64, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then, unless the write generates a higher priority exception:</p><ul><li><span class="instruction">MSR</span> writes of <a href="AArch64-pmccntr_el0.html">PMCCNTR_EL0</a> at EL1 and EL0 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>.
</li><li><span class="instruction">MCR</span> and <span class="instruction">MCRR</span> writes of <a href="AArch32-pmccntr.html">PMCCNTR</a> at EL0 using AArch32 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x03</span> (for <span class="instruction">MCR</span>) or <span class="hexnumber">0x04</span> (for <span class="instruction">MCRR</span>).
</li></ul></td></tr></table><p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="0_15"><div style="font-size:smaller;"><br/>
              Otherwise:
            </div></h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="PMCCFILTR_EL0_14">PMCCFILTR_EL0, bit [14]
              <div style="font-size:smaller;"><br/>When PMUv3 is implemented:
                </div></h4><p>Trap <span class="instruction">MSR</span> writes of <a href="AArch64-pmccfiltr_el0.html">PMCCFILTR_EL0</a> at EL1 and EL0 using AArch64 and <span class="instruction">MCR</span> writes of <a href="AArch32-pmccfiltr.html">PMCCFILTR</a> at EL0 using AArch32 when EL1 is using AArch64 to EL2.</p><table class="valuetable"><tr><th>PMCCFILTR_EL0</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p><span class="instruction">MSR</span> writes of <a href="AArch64-pmccfiltr_el0.html">PMCCFILTR_EL0</a> at EL1 and EL0 using AArch64 and <span class="instruction">MCR</span> writes of <a href="AArch32-pmccfiltr.html">PMCCFILTR</a> at EL0 using AArch32 are not affected by this bit.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>If EL2 is implemented and enabled in the current Security state, <a href="AArch64-hcr_el2.html">HCR_EL2</a>.{E2H,TGE} != {1,1}, EL1 is using AArch64, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then, unless the write generates a higher priority exception:</p><ul><li><span class="instruction">MSR</span> writes of <a href="AArch64-pmccfiltr_el0.html">PMCCFILTR_EL0</a> at EL1 and EL0 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>.
</li><li><span class="instruction">MCR</span> writes of <a href="AArch32-pmccfiltr.html">PMCCFILTR</a> at EL0 using AArch32 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x03</span>.
</li></ul></td></tr></table><p><a href="AArch64-pmccfiltr_el0.html">PMCCFILTR_EL0</a> can also be accessed in AArch64 state using <a href="AArch64-pmxevtyper_el0.html">PMXEVTYPER_EL0</a> when <a href="AArch64-pmselr_el0.html">PMSELR_EL0</a>.SEL == 31, and <a href="AArch32-pmccfiltr.html">PMCCFILTR</a> can also be accessed in AArch32 state using <a href="AArch32-pmxevtyper.html">PMXEVTYPER</a> when <a href="AArch32-pmselr.html">PMSELR</a>.SEL == 31.</p><p>Setting this bit to 1 has no effect on accesses to <a href="AArch64-pmxevtyper_el0.html">PMXEVTYPER_EL0</a> and <a href="AArch32-pmxevtyper.html">PMXEVTYPER</a>, regardless of the value of <a href="AArch64-pmselr_el0.html">PMSELR_EL0</a><ins>.SEL </ins>or <a href="AArch32-pmselr.html">PMSELR</a>.<ins>SEL.</ins></p><p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="0_14"><div style="font-size:smaller;"><br/>
              Otherwise:
            </div></h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="PMEVTYPERn_EL0_13">PMEVTYPERn_EL0, bit [13]
              <div style="font-size:smaller;"><br/>When PMUv3 is implemented:
                </div></h4><p>Trap <span class="instruction">MSR</span> writes and <span class="instruction">MCR</span> writes of multiple System registers.</p><p>Enables a trap to EL2 the following operations:</p><ul><li><p>At EL1 and EL0 using AArch64: <span class="instruction">MSR</span> writes of <a href="AArch64-pmevtypern_el0.html">PMEVTYPER&lt;n>_EL0</a> and <a href="AArch64-pmxevtyper_el0.html">PMXEVTYPER_EL0</a>.</p></li><li><p>At EL0 using Arch32 when EL1 is using AArch64: <span class="instruction">MCR</span> writes of <a href="AArch32-pmevtypern.html">PMEVTYPER&lt;n></a> and <a href="AArch32-pmxevtyper.html">PMXEVTYPER</a>.</p></li></ul><table class="valuetable"><tr><th>PMEVTYPERn_EL0</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>The operations listed above are not affected by this bit.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>If EL2 is implemented and enabled in the current Security state, <a href="AArch64-hcr_el2.html">HCR_EL2</a>.{E2H,TGE} != {1,1}, EL1 is using AArch64, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then, unless the write generates a higher priority exception:</p><ul><li><span class="instruction">MSR</span> writes at EL1 and EL0 using AArch64 of <a href="AArch64-pmevtypern_el0.html">PMEVTYPER&lt;n>_EL0</a> and <a href="AArch64-pmxevtyper_el0.html">PMXEVTYPER_EL0</a> are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>.
</li><li><span class="instruction">MCR</span> writes at EL0 using AArch32 of <a href="AArch32-pmevtypern.html">PMEVTYPER&lt;n></a> and <a href="AArch32-pmxevtyper.html">PMXEVTYPER</a> are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x03</span>, unless the write generates a higher priority exception.
</li></ul></td></tr></table><p><ins>When</ins><del>If</del> ARMv8.6-FGT is implemented, <del>EL2 is implemented and enabled in the current Security state, </del>then, regardless of the value of this bit, for each value n<del> in the range UInt(MDCR_EL2.HPMN) to 30</del>:</p><ul><li><p>If event counter n is not implemented, the following <ins>accesses </ins>are <span class="arm-defined-word">UNDEFINED</span>:</p><ul><li><p>In AArch64 state, a write of <a href="AArch64-pmevtypern_el0.html">PMEVTYPER&lt;n>_EL0</a>, or<ins>, if n is not 31,</ins> a write of <a href="AArch64-pmxevtyper_el0.html">PMXEVTYPER_EL0</a> when <a href="AArch64-pmselr_el0.html">PMSELR_EL0</a>.SEL == n.</p></li><li><p>In AArch32 state, a write of <a href="AArch32-pmevtypern.html">PMEVTYPER&lt;n></a>, or<ins>, if n is not 31,</ins> a write of <a href="AArch32-pmxevtyper.html">PMXEVTYPER</a> when <a href="AArch32-pmselr.html">PMSELR</a>.SEL == n.</p></li></ul></li><li><p>If event counter n is implemented<ins> and EL2 is implemented and enabled in the current Security state</ins>, the following generate a Trap exception to EL2<ins> from EL0 or EL1</ins>:</p><ul><li><p><ins>In</ins><del>At</del> <del>EL0 or EL1 using </del>AArch64<ins> state</ins>, a write of <a href="AArch64-pmevtypern_el0.html">PMEVTYPER&lt;n>_EL0</a>, or a write of <a href="AArch64-pmxevtyper_el0.html">PMXEVTYPER_EL0</a> when <a href="AArch64-pmselr_el0.html">PMSELR_EL0</a>.SEL == n, reported with EC syndrome value <span class="hexnumber">0x18</span>.</p></li><li><p><ins>In</ins><del>At</del> <del>EL0 using </del>AArch32<ins> state</ins>, a write of <a href="AArch32-pmevtypern.html">PMEVTYPER&lt;n></a>, or a write of <a href="AArch32-pmxevtyper.html">PMXEVTYPER</a> when <a href="AArch32-pmselr.html">PMSELR</a>.SEL == n, reported with EC syndrome value <span class="hexnumber">0x03</span>.</p></li></ul></li></ul><p>See also HDFGWTR_EL2.PMCCFILTR_EL0.</p><p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="0_13"><div style="font-size:smaller;"><br/>
              Otherwise:
            </div></h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="PMEVCNTRn_EL0_12">PMEVCNTRn_EL0, bit [12]
              <div style="font-size:smaller;"><br/>When PMUv3 is implemented:
                </div></h4><p>Trap <span class="instruction">MSR</span> writes and <span class="instruction">MCR</span> writes of multiple System registers.</p><p>Enables a trap to EL2 the following operations:</p><ul><li><p>At EL1 and EL0 using AArch64: <span class="instruction">MSR</span> writes of <a href="AArch64-pmevcntrn_el0.html">PMEVCNTR&lt;n>_EL0</a> and <a href="AArch64-pmxevcntr_el0.html">PMXEVCNTR_EL0</a>.</p></li><li><p>At EL0 using Arch32 when EL1 is using AArch64: <span class="instruction">MCR</span> writes of <a href="AArch32-pmevcntrn.html">PMEVCNTR&lt;n></a> and <a href="AArch32-pmxevcntr.html">PMXEVCNTR</a>.</p></li></ul><table class="valuetable"><tr><th>PMEVCNTRn_EL0</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>The operations listed above are not affected by this bit.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>If EL2 is implemented and enabled in the current Security state, <a href="AArch64-hcr_el2.html">HCR_EL2</a>.{E2H,TGE} != {1,1}, EL1 is using AArch64, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then, unless the write generates a higher priority exception:</p><ul><li><span class="instruction">MSR</span> writes at EL1 and EL0 using AArch64 of <a href="AArch64-pmevcntrn_el0.html">PMEVCNTR&lt;n>_EL0</a> and <a href="AArch64-pmxevcntr_el0.html">PMXEVCNTR_EL0</a> are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>.
</li><li><span class="instruction">MCR</span> writes at EL0 using AArch32 of <a href="AArch32-pmevcntrn.html">PMEVCNTR&lt;n></a> and <a href="AArch32-pmxevcntr.html">PMXEVCNTR</a> are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x03</span>, unless the write generates a higher priority exception.
</li></ul></td></tr></table><p><ins>When</ins><del>If</del> ARMv8.6-FGT is implemented, <del>EL2 is implemented and enabled in the current Security state, </del>then, regardless of the value of this bit, for each value n<del> in the range UInt(MDCR_EL2.HPMN) to 30</del>:</p><ul><li><p>If event counter n is not implemented, the following <ins>accesses </ins>are <span class="arm-defined-word">UNDEFINED</span>:</p><ul><li><p>In AArch64 state, a write of <a href="AArch64-pmevcntrn_el0.html">PMEVCNTR&lt;n>_EL0</a>, or a write of <a href="AArch64-pmxevcntr_el0.html">PMXEVCNTR_EL0</a> when <a href="AArch64-pmselr_el0.html">PMSELR_EL0</a>.SEL == n.</p></li><li><p>In AArch32 state, a write of <a href="AArch32-pmevcntrn.html">PMEVCNTR&lt;n></a> , or a write of <a href="AArch32-pmxevcntr.html">PMXEVCNTR</a> when <a href="AArch32-pmselr.html">PMSELR</a>.SEL == n.</p></li></ul></li><li><p>If event counter n is implemented, <ins>and EL2 is implemented and enabled in </ins>the <ins>current Security state, the </ins>following generate a Trap exception to EL2<ins> from EL0 or EL1</ins>:</p><ul><li><p><ins>In</ins><del>At</del> <del>EL0 or EL1 using </del>AArch64<ins> state</ins>, a write of <a href="AArch64-pmevcntrn_el0.html">PMEVCNTR&lt;n>_EL0</a>, or a write of <a href="AArch64-pmxevcntr_el0.html">PMXEVCNTR_EL0</a> when <a href="AArch64-pmselr_el0.html">PMSELR_EL0</a>.SEL == n, reported with EC syndrome value <span class="hexnumber">0x18</span>.</p></li><li><p><ins>In</ins><del>At</del> <del>EL0 using </del>AArch32<ins> state</ins>, a write of <a href="AArch32-pmevcntrn.html">PMEVCNTR&lt;n></a>, or a write of <a href="AArch32-pmxevcntr.html">PMXEVCNTR</a> when <a href="AArch32-pmselr.html">PMSELR</a>.SEL == n, reported with EC syndrome value <span class="hexnumber">0x03</span>.</p></li></ul></li></ul><p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="0_12"><div style="font-size:smaller;"><br/>
              Otherwise:
            </div></h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="OSDLR_EL1_11">OSDLR_EL1, bit [11]
              <div style="font-size:smaller;"><br/>When ARMv8.0-DoubleLock is implemented:
                </div></h4><p>Trap <span class="instruction">MSR</span> writes of <a href="AArch64-osdlr_el1.html">OSDLR_EL1</a> at EL1 using AArch64 to EL2.</p><table class="valuetable"><tr><th>OSDLR_EL1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p><span class="instruction">MSR</span> writes of <a href="AArch64-osdlr_el1.html">OSDLR_EL1</a> are not affected by this bit.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>If EL2 is implemented and enabled in the current Security state and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, <span class="instruction">MSR</span> writes of <a href="AArch64-osdlr_el1.html">OSDLR_EL1</a> at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the write generates a higher priority exception.</p></td></tr></table><p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="0_11"><div style="font-size:smaller;"><br/>
              Otherwise:
            </div></h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="OSECCR_EL1_10">OSECCR_EL1, bit [10]
              </h4><p>Trap <span class="instruction">MSR</span> writes of <a href="AArch64-oseccr_el1.html">OSECCR_EL1</a> at EL1 using AArch64 to EL2.</p><table class="valuetable"><tr><th>OSECCR_EL1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p><span class="instruction">MSR</span> writes of <a href="AArch64-oseccr_el1.html">OSECCR_EL1</a> are not affected by this bit.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>If EL2 is implemented and enabled in the current Security state and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, <span class="instruction">MSR</span> writes of <a href="AArch64-oseccr_el1.html">OSECCR_EL1</a> at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the write generates a higher priority exception.</p></td></tr></table><p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="0_9">
                Bit [9]
              </h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="OSLAR_EL1_8">OSLAR_EL1, bit [8]
              </h4><p>Trap <span class="instruction">MSR</span> writes of <a href="AArch64-oslar_el1.html">OSLAR_EL1</a> at EL1 using AArch64 to EL2.</p><table class="valuetable"><tr><th>OSLAR_EL1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p><span class="instruction">MSR</span> writes of <a href="AArch64-oslar_el1.html">OSLAR_EL1</a> are not affected by this bit.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>If EL2 is implemented and enabled in the current Security state and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, <span class="instruction">MSR</span> writes of <a href="AArch64-oslar_el1.html">OSLAR_EL1</a> at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the write generates a higher priority exception.</p></td></tr></table><p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="DBGPRCR_EL1_7">DBGPRCR_EL1, bit [7]
              </h4><p>Trap <span class="instruction">MSR</span> writes of <a href="AArch64-dbgprcr_el1.html">DBGPRCR_EL1</a> at EL1 using AArch64 to EL2.</p><table class="valuetable"><tr><th>DBGPRCR_EL1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p><span class="instruction">MSR</span> writes of <a href="AArch64-dbgprcr_el1.html">DBGPRCR_EL1</a> are not affected by this bit.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>If EL2 is implemented and enabled in the current Security state and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, <span class="instruction">MSR</span> writes of <a href="AArch64-dbgprcr_el1.html">DBGPRCR_EL1</a> at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the write generates a higher priority exception.</p></td></tr></table><p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="0_6">
                Bit [6]
              </h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="DBGCLAIM_5">DBGCLAIM, bit [5]
              </h4><p>Trap <span class="instruction">MSR</span> writes of multiple System registers. Enables a trap on <span class="instruction">MSR</span> writes at EL1 using AArch64 of any of the following AArch64 System registers to EL2:</p><ul><li><a href="AArch64-dbgclaimclr_el1.html">DBGCLAIMCLR_EL1</a>.
</li><li><a href="AArch64-dbgclaimset_el1.html">DBGCLAIMSET_EL1</a>.
</li></ul><table class="valuetable"><tr><th>DBGCLAIM</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p><span class="instruction">MSR</span> writes of the System registers listed above are not affected by this bit.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>If EL2 is implemented and enabled in the current Security state and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, <span class="instruction">MSR</span> writes at EL1 using AArch64 of any of the System registers listed above are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the write generates a higher priority exception.</p></td></tr></table><p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="MDSCR_EL1_4">MDSCR_EL1, bit [4]
              </h4><p>Trap <span class="instruction">MSR</span> writes of <a href="AArch64-mdscr_el1.html">MDSCR_EL1</a> at EL1 using AArch64 to EL2.</p><table class="valuetable"><tr><th>MDSCR_EL1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p><span class="instruction">MSR</span> writes of <a href="AArch64-mdscr_el1.html">MDSCR_EL1</a> are not affected by this bit.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>If EL2 is implemented and enabled in the current Security state and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, <span class="instruction">MSR</span> writes of <a href="AArch64-mdscr_el1.html">MDSCR_EL1</a> at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the write generates a higher priority exception.</p></td></tr></table><p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="DBGWVRn_EL1_3">DBGWVRn_EL1, bit [3]
              </h4><p>Trap <span class="instruction">MSR</span> writes of <a href="AArch64-dbgwvrn_el1.html">DBGWVR&lt;n>_EL1</a> at EL1 using AArch64 to EL2.</p><table class="valuetable"><tr><th>DBGWVRn_EL1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p><span class="instruction">MSR</span> writes of <a href="AArch64-dbgwvrn_el1.html">DBGWVR&lt;n>_EL1</a> are not affected by this bit.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>If EL2 is implemented and enabled in the current Security state and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, <span class="instruction">MSR</span> writes of <a href="AArch64-dbgwvrn_el1.html">DBGWVR&lt;n>_EL1</a> at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the write generates a higher priority exception.</p></td></tr></table><p>If watchpoint n is not implemented, a write of <a href="AArch64-dbgwvrn_el1.html">DBGWVR&lt;n>_EL1</a> is <span class="arm-defined-word">UNDEFINED</span>.</p><p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="DBGWCRn_EL1_2">DBGWCRn_EL1, bit [2]
              </h4><p>Trap <span class="instruction">MSR</span> writes of <a href="AArch64-dbgwcrn_el1.html">DBGWCR&lt;n>_EL1</a> at EL1 using AArch64 to EL2.</p><table class="valuetable"><tr><th>DBGWCRn_EL1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p><span class="instruction">MSR</span> writes of <a href="AArch64-dbgwcrn_el1.html">DBGWCR&lt;n>_EL1</a> are not affected by this bit.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>If EL2 is implemented and enabled in the current Security state and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, <span class="instruction">MSR</span> writes of <a href="AArch64-dbgwcrn_el1.html">DBGWCR&lt;n>_EL1</a> at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the write generates a higher priority exception.</p></td></tr></table><p>If watchpoint n is not implemented, a write of <a href="AArch64-dbgwcrn_el1.html">DBGWCR&lt;n>_EL1</a> is <span class="arm-defined-word">UNDEFINED</span>.</p><p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="DBGBVRn_EL1_1">DBGBVRn_EL1, bit [1]
              </h4><p>Trap <span class="instruction">MSR</span> writes of <a href="AArch64-dbgbvrn_el1.html">DBGBVR&lt;n>_EL1</a> at EL1 using AArch64 to EL2.</p><table class="valuetable"><tr><th>DBGBVRn_EL1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p><span class="instruction">MSR</span> writes of <a href="AArch64-dbgbvrn_el1.html">DBGBVR&lt;n>_EL1</a> are not affected by this bit.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>If EL2 is implemented and enabled in the current Security state and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, <span class="instruction">MSR</span> writes of <a href="AArch64-dbgbvrn_el1.html">DBGBVR&lt;n>_EL1</a> at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the write generates a higher priority exception.</p></td></tr></table><p>If breakpoint n is not implemented, a write of <a href="AArch64-dbgbvrn_el1.html">DBGBVR&lt;n>_EL1</a> is <span class="arm-defined-word">UNDEFINED</span>.</p><p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="DBGBCRn_EL1_0">DBGBCRn_EL1, bit [0]
              </h4><p>Trap <span class="instruction">MSR</span> writes of <a href="AArch64-dbgbcrn_el1.html">DBGBCR&lt;n>_EL1</a> at EL1 using AArch64 to EL2.</p><table class="valuetable"><tr><th>DBGBCRn_EL1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p><span class="instruction">MSR</span> writes of <a href="AArch64-dbgbcrn_el1.html">DBGBCR&lt;n>_EL1</a> are not affected by this bit.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>If EL2 is implemented and enabled in the current Security state and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, <span class="instruction">MSR</span> writes of <a href="AArch64-dbgbcrn_el1.html">DBGBCR&lt;n>_EL1</a> at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the write generates a higher priority exception.</p></td></tr></table><p>If breakpoint n is not implemented, a write of <a href="AArch64-dbgbcrn_el1.html">DBGBCR&lt;n>_EL1</a> is <span class="arm-defined-word">UNDEFINED</span>.</p><p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><div class="text_after_fields"></div><div class="access_mechanisms"><h2>Accessing the HDFGWTR_EL2</h2><p>Accesses to this register use the following encodings:</p><h4 class="assembler">MRS &lt;Xt>, HDFGWTR_EL2</h4><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b100</td><td>0b0011</td><td>0b0001</td><td>0b101</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() &amp;&amp; HCR_EL2.&lt;NV2,NV> == '11' then
        return NVMem[0x1D8];
    elsif EL2Enabled() &amp;&amp; HCR_EL2.NV == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    if HaveEL(EL3) &amp;&amp; !ELUsingAArch32(EL3) &amp;&amp; SCR_EL3.FGTEn == '0' then
        AArch64.SystemAccessTrap(EL3, 0x18);
    else
        return HDFGWTR_EL2;
elsif PSTATE.EL == EL3 then
    return HDFGWTR_EL2;
              </p><h4 class="assembler">MSR HDFGWTR_EL2, &lt;Xt></h4><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b100</td><td>0b0011</td><td>0b0001</td><td>0b101</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() &amp;&amp; HCR_EL2.&lt;NV2,NV> == '11' then
        NVMem[0x1D8] = X[t];
    elsif EL2Enabled() &amp;&amp; HCR_EL2.NV == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    if HaveEL(EL3) &amp;&amp; !ELUsingAArch32(EL3) &amp;&amp; SCR_EL3.FGTEn == '0' then
        AArch64.SystemAccessTrap(EL3, 0x18);
    else
        HDFGWTR_EL2 = X[t];
elsif PSTATE.EL == EL3 then
    HDFGWTR_EL2 = X[t];
              </p></div><br/><br/><hr/><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions"><ins>13</ins><del>27</del>/<ins>12</ins><del>09</del>/2019 <ins>15</ins><del>18</del>:<ins>13</ins><del>48</del>; <ins>391b5248b29fb2f001ef74792eaacbd6fc72f211</ins><del>6134483bd14dc8c12a99c984cbfe3431cc1c9707</del></p><p class="copyconf">Copyright  2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>