{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1745054788482 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1745054788485 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 19 17:26:25 2025 " "Processing started: Sat Apr 19 17:26:25 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1745054788485 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1745054788485 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c DE2_115 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c DE2_115" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1745054788485 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1745054788945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/auddsp_v2.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/auddsp_v2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AudDSP " "Found entity 1: AudDSP" {  } { { "src/AudDSP_v2.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/AudDSP_v2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745054796085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745054796085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/audplayer.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/audplayer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AudPlayer " "Found entity 1: AudPlayer" {  } { { "src/AudPlayer.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/AudPlayer.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745054796086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745054796086 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Altpll Altpll/synthesis/Altpll.v " "Entity \"Altpll\" obtained from \"Altpll/synthesis/Altpll.v\" instead of from Quartus II megafunction library" {  } { { "Altpll/synthesis/Altpll.v" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/Altpll/synthesis/Altpll.v" 6 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1745054796088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll/synthesis/altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file altpll/synthesis/altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altpll " "Found entity 1: Altpll" {  } { { "Altpll/synthesis/Altpll.v" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/Altpll/synthesis/Altpll.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745054796088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745054796088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file altpll/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "Altpll/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/Altpll/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745054796090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745054796090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file altpll/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "Altpll/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/Altpll/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745054796092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745054796092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll/synthesis/submodules/altpll_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file altpll/synthesis/submodules/altpll_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altpll_altpll_0_dffpipe_l2c " "Found entity 1: Altpll_altpll_0_dffpipe_l2c" {  } { { "Altpll/synthesis/submodules/Altpll_altpll_0.v" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/Altpll/synthesis/submodules/Altpll_altpll_0.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745054796094 ""} { "Info" "ISGN_ENTITY_NAME" "2 Altpll_altpll_0_stdsync_sv6 " "Found entity 2: Altpll_altpll_0_stdsync_sv6" {  } { { "Altpll/synthesis/submodules/Altpll_altpll_0.v" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/Altpll/synthesis/submodules/Altpll_altpll_0.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745054796094 ""} { "Info" "ISGN_ENTITY_NAME" "3 Altpll_altpll_0_altpll_0eh2 " "Found entity 3: Altpll_altpll_0_altpll_0eh2" {  } { { "Altpll/synthesis/submodules/Altpll_altpll_0.v" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/Altpll/synthesis/submodules/Altpll_altpll_0.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745054796094 ""} { "Info" "ISGN_ENTITY_NAME" "4 Altpll_altpll_0 " "Found entity 4: Altpll_altpll_0" {  } { { "Altpll/synthesis/submodules/Altpll_altpll_0.v" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/Altpll/synthesis/submodules/Altpll_altpll_0.v" 222 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745054796094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745054796094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/de2_115/sevenhexdecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/de2_115/sevenhexdecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SevenHexDecoder " "Found entity 1: SevenHexDecoder" {  } { { "src/DE2_115/SevenHexDecoder.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/SevenHexDecoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745054796096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745054796096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/de2_115/fastslow.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/de2_115/fastslow.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FastSlow " "Found entity 1: FastSlow" {  } { { "src/DE2_115/FastSlow.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/FastSlow.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745054796098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745054796098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/de2_115/debounce.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/de2_115/debounce.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Debounce " "Found entity 1: Debounce" {  } { { "src/DE2_115/Debounce.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/Debounce.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745054796099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745054796099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/de2_115/de2_115.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/de2_115/de2_115.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115 " "Found entity 1: DE2_115" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745054796101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745054796101 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Top.sv(106) " "Verilog HDL warning at Top.sv(106): extended using \"x\" or \"z\"" {  } { { "src/Top.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/Top.sv" 106 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1745054796102 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "Top.sv(159) " "Verilog HDL Module Instantiation warning at Top.sv(159): ignored dangling comma in List of Port Connections" {  } { { "src/Top.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/Top.sv" 159 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1745054796102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/top.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Top " "Found entity 1: Top" {  } { { "src/Top.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/Top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745054796103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745054796103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/i2cinitializer.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/i2cinitializer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 I2cInitializer " "Found entity 1: I2cInitializer" {  } { { "src/I2cInitializer.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/I2cInitializer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745054796104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745054796104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/audrecorder.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/audrecorder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AudRecorder " "Found entity 1: AudRecorder" {  } { { "src/AudRecorder.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/AudRecorder.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745054796106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745054796106 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dsp_oen Top.sv(177) " "Verilog HDL Implicit Net warning at Top.sv(177): created implicit net for \"dsp_oen\"" {  } { { "src/Top.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/Top.sv" 177 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745054796106 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "is_player_pause Top.sv(178) " "Verilog HDL Implicit Net warning at Top.sv(178): created implicit net for \"is_player_pause\"" {  } { { "src/Top.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/Top.sv" 178 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745054796106 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2_115 " "Elaborating entity \"DE2_115\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1745054796174 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B DE2_115.sv(38) " "Output port \"VGA_B\" at DE2_115.sv(38) has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1745054796177 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G DE2_115.sv(41) " "Output port \"VGA_G\" at DE2_115.sv(41) has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1745054796177 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R DE2_115.sv(43) " "Output port \"VGA_R\" at DE2_115.sv(43) has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 43 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1745054796177 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_TX_DATA DE2_115.sv(68) " "Output port \"ENET0_TX_DATA\" at DE2_115.sv(68) has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 68 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1745054796177 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_TX_DATA DE2_115.sv(84) " "Output port \"ENET1_TX_DATA\" at DE2_115.sv(84) has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 84 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1745054796177 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_ADDR DE2_115.sv(94) " "Output port \"OTG_ADDR\" at DE2_115.sv(94) has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 94 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1745054796177 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR DE2_115.sv(101) " "Output port \"DRAM_ADDR\" at DE2_115.sv(101) has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 101 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1745054796177 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA DE2_115.sv(102) " "Output port \"DRAM_BA\" at DE2_115.sv(102) has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 102 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1745054796177 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_DQM DE2_115.sv(108) " "Output port \"DRAM_DQM\" at DE2_115.sv(108) has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 108 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1745054796177 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR DE2_115.sv(118) " "Output port \"FL_ADDR\" at DE2_115.sv(118) has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 118 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1745054796177 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_TX_D_P DE2_115.sv(135) " "Output port \"HSMC_TX_D_P\" at DE2_115.sv(135) has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 135 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1745054796177 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SMA_CLKOUT DE2_115.sv(7) " "Output port \"SMA_CLKOUT\" at DE2_115.sv(7) has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1745054796177 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_BLON DE2_115.sv(20) " "Output port \"LCD_BLON\" at DE2_115.sv(20) has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1745054796177 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_EN DE2_115.sv(22) " "Output port \"LCD_EN\" at DE2_115.sv(22) has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1745054796177 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_ON DE2_115.sv(23) " "Output port \"LCD_ON\" at DE2_115.sv(23) has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1745054796177 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RS DE2_115.sv(24) " "Output port \"LCD_RS\" at DE2_115.sv(24) has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1745054796177 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RW DE2_115.sv(25) " "Output port \"LCD_RW\" at DE2_115.sv(25) has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1745054796178 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_CTS DE2_115.sv(26) " "Output port \"UART_CTS\" at DE2_115.sv(26) has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1745054796178 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_TXD DE2_115.sv(29) " "Output port \"UART_TXD\" at DE2_115.sv(29) has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1745054796178 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SD_CLK DE2_115.sv(34) " "Output port \"SD_CLK\" at DE2_115.sv(34) has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1745054796178 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_BLANK_N DE2_115.sv(39) " "Output port \"VGA_BLANK_N\" at DE2_115.sv(39) has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1745054796178 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_CLK DE2_115.sv(40) " "Output port \"VGA_CLK\" at DE2_115.sv(40) has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 40 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1745054796178 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS DE2_115.sv(42) " "Output port \"VGA_HS\" at DE2_115.sv(42) has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1745054796178 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC_N DE2_115.sv(44) " "Output port \"VGA_SYNC_N\" at DE2_115.sv(44) has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1745054796178 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS DE2_115.sv(45) " "Output port \"VGA_VS\" at DE2_115.sv(45) has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1745054796178 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EEP_I2C_SCLK DE2_115.sv(52) " "Output port \"EEP_I2C_SCLK\" at DE2_115.sv(52) has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 52 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1745054796178 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_GTX_CLK DE2_115.sv(56) " "Output port \"ENET0_GTX_CLK\" at DE2_115.sv(56) has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 56 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1745054796178 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_MDC DE2_115.sv(58) " "Output port \"ENET0_MDC\" at DE2_115.sv(58) has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 58 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1745054796178 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_RST_N DE2_115.sv(60) " "Output port \"ENET0_RST_N\" at DE2_115.sv(60) has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 60 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1745054796178 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_TX_EN DE2_115.sv(69) " "Output port \"ENET0_TX_EN\" at DE2_115.sv(69) has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 69 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1745054796178 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_TX_ER DE2_115.sv(70) " "Output port \"ENET0_TX_ER\" at DE2_115.sv(70) has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 70 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1745054796178 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_GTX_CLK DE2_115.sv(72) " "Output port \"ENET1_GTX_CLK\" at DE2_115.sv(72) has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 72 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1745054796178 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_MDC DE2_115.sv(74) " "Output port \"ENET1_MDC\" at DE2_115.sv(74) has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 74 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1745054796178 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_RST_N DE2_115.sv(76) " "Output port \"ENET1_RST_N\" at DE2_115.sv(76) has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 76 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1745054796178 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_TX_EN DE2_115.sv(85) " "Output port \"ENET1_TX_EN\" at DE2_115.sv(85) has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 85 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1745054796178 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_TX_ER DE2_115.sv(86) " "Output port \"ENET1_TX_ER\" at DE2_115.sv(86) has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 86 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1745054796178 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET_N DE2_115.sv(91) " "Output port \"TD_RESET_N\" at DE2_115.sv(91) has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1745054796178 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_CS_N DE2_115.sv(95) " "Output port \"OTG_CS_N\" at DE2_115.sv(95) has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 95 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1745054796178 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_WR_N DE2_115.sv(96) " "Output port \"OTG_WR_N\" at DE2_115.sv(96) has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 96 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1745054796178 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_RD_N DE2_115.sv(97) " "Output port \"OTG_RD_N\" at DE2_115.sv(97) has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 97 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1745054796178 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_RST_N DE2_115.sv(99) " "Output port \"OTG_RST_N\" at DE2_115.sv(99) has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 99 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1745054796178 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N DE2_115.sv(103) " "Output port \"DRAM_CAS_N\" at DE2_115.sv(103) has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 103 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1745054796178 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE DE2_115.sv(104) " "Output port \"DRAM_CKE\" at DE2_115.sv(104) has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 104 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1745054796179 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK DE2_115.sv(105) " "Output port \"DRAM_CLK\" at DE2_115.sv(105) has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 105 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1745054796179 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N DE2_115.sv(106) " "Output port \"DRAM_CS_N\" at DE2_115.sv(106) has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 106 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1745054796179 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N DE2_115.sv(109) " "Output port \"DRAM_RAS_N\" at DE2_115.sv(109) has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 109 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1745054796179 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N DE2_115.sv(110) " "Output port \"DRAM_WE_N\" at DE2_115.sv(110) has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 110 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1745054796179 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_CE_N DE2_115.sv(119) " "Output port \"FL_CE_N\" at DE2_115.sv(119) has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 119 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1745054796179 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_OE_N DE2_115.sv(121) " "Output port \"FL_OE_N\" at DE2_115.sv(121) has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 121 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1745054796179 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_RST_N DE2_115.sv(122) " "Output port \"FL_RST_N\" at DE2_115.sv(122) has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 122 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1745054796179 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WE_N DE2_115.sv(124) " "Output port \"FL_WE_N\" at DE2_115.sv(124) has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 124 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1745054796179 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WP_N DE2_115.sv(125) " "Output port \"FL_WP_N\" at DE2_115.sv(125) has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 125 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1745054796179 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_CLKOUT_P1 DE2_115.sv(130) " "Output port \"HSMC_CLKOUT_P1\" at DE2_115.sv(130) has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 130 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1745054796179 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_CLKOUT_P2 DE2_115.sv(131) " "Output port \"HSMC_CLKOUT_P2\" at DE2_115.sv(131) has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 131 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1745054796179 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_CLKOUT0 DE2_115.sv(132) " "Output port \"HSMC_CLKOUT0\" at DE2_115.sv(132) has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 132 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1745054796179 "|DE2_115"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altpll Altpll:pll0 " "Elaborating entity \"Altpll\" for hierarchy \"Altpll:pll0\"" {  } { { "src/DE2_115/DE2_115.sv" "pll0" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745054796190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altpll_altpll_0 Altpll:pll0\|Altpll_altpll_0:altpll_0 " "Elaborating entity \"Altpll_altpll_0\" for hierarchy \"Altpll:pll0\|Altpll_altpll_0:altpll_0\"" {  } { { "Altpll/synthesis/Altpll.v" "altpll_0" { Text "C:/Users/User/Desktop/DCLab/Lab3/Altpll/synthesis/Altpll.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745054796197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altpll_altpll_0_stdsync_sv6 Altpll:pll0\|Altpll_altpll_0:altpll_0\|Altpll_altpll_0_stdsync_sv6:stdsync2 " "Elaborating entity \"Altpll_altpll_0_stdsync_sv6\" for hierarchy \"Altpll:pll0\|Altpll_altpll_0:altpll_0\|Altpll_altpll_0_stdsync_sv6:stdsync2\"" {  } { { "Altpll/synthesis/submodules/Altpll_altpll_0.v" "stdsync2" { Text "C:/Users/User/Desktop/DCLab/Lab3/Altpll/synthesis/submodules/Altpll_altpll_0.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745054796204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altpll_altpll_0_dffpipe_l2c Altpll:pll0\|Altpll_altpll_0:altpll_0\|Altpll_altpll_0_stdsync_sv6:stdsync2\|Altpll_altpll_0_dffpipe_l2c:dffpipe3 " "Elaborating entity \"Altpll_altpll_0_dffpipe_l2c\" for hierarchy \"Altpll:pll0\|Altpll_altpll_0:altpll_0\|Altpll_altpll_0_stdsync_sv6:stdsync2\|Altpll_altpll_0_dffpipe_l2c:dffpipe3\"" {  } { { "Altpll/synthesis/submodules/Altpll_altpll_0.v" "dffpipe3" { Text "C:/Users/User/Desktop/DCLab/Lab3/Altpll/synthesis/submodules/Altpll_altpll_0.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745054796210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altpll_altpll_0_altpll_0eh2 Altpll:pll0\|Altpll_altpll_0:altpll_0\|Altpll_altpll_0_altpll_0eh2:sd1 " "Elaborating entity \"Altpll_altpll_0_altpll_0eh2\" for hierarchy \"Altpll:pll0\|Altpll_altpll_0:altpll_0\|Altpll_altpll_0_altpll_0eh2:sd1\"" {  } { { "Altpll/synthesis/submodules/Altpll_altpll_0.v" "sd1" { Text "C:/Users/User/Desktop/DCLab/Lab3/Altpll/synthesis/submodules/Altpll_altpll_0.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745054796216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Altpll:pll0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Altpll:pll0\|altera_reset_controller:rst_controller\"" {  } { { "Altpll/synthesis/Altpll.v" "rst_controller" { Text "C:/Users/User/Desktop/DCLab/Lab3/Altpll/synthesis/Altpll.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745054796224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Altpll:pll0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Altpll:pll0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "Altpll/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/User/Desktop/DCLab/Lab3/Altpll/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745054796231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Altpll:pll0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Altpll:pll0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "Altpll/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/User/Desktop/DCLab/Lab3/Altpll/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745054796238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Debounce Debounce:deb0 " "Elaborating entity \"Debounce\" for hierarchy \"Debounce:deb0\"" {  } { { "src/DE2_115/DE2_115.sv" "deb0" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745054796244 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Debounce.sv(23) " "Verilog HDL assignment warning at Debounce.sv(23): truncated value with size 32 to match size of target (3)" {  } { { "src/DE2_115/Debounce.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/Debounce.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1745054796244 "|DE2_115|Debounce:deb0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Debounce.sv(25) " "Verilog HDL assignment warning at Debounce.sv(25): truncated value with size 32 to match size of target (3)" {  } { { "src/DE2_115/Debounce.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/Debounce.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1745054796244 "|DE2_115|Debounce:deb0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Top Top:top0 " "Elaborating entity \"Top\" for hierarchy \"Top:top0\"" {  } { { "src/DE2_115/DE2_115.sv" "top0" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745054796251 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Top.sv(70) " "Verilog HDL assignment warning at Top.sv(70): truncated value with size 32 to match size of target (1)" {  } { { "src/Top.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/Top.sv" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1745054796252 "|DE2_115|Top:top0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Top.sv(72) " "Verilog HDL assignment warning at Top.sv(72): truncated value with size 32 to match size of target (1)" {  } { { "src/Top.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/Top.sv" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1745054796252 "|DE2_115|Top:top0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2cInitializer Top:top0\|I2cInitializer:init0 " "Elaborating entity \"I2cInitializer\" for hierarchy \"Top:top0\|I2cInitializer:init0\"" {  } { { "src/Top.sv" "init0" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/Top.sv" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745054796265 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i_data_r I2cInitializer.sv(43) " "Verilog HDL or VHDL warning at I2cInitializer.sv(43): object \"i_data_r\" assigned a value but never read" {  } { { "src/I2cInitializer.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/I2cInitializer.sv" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1745054796266 "|DE2_115|Top:top0|I2cInitializer:init0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2cInitializer.sv(52) " "Verilog HDL assignment warning at I2cInitializer.sv(52): truncated value with size 32 to match size of target (1)" {  } { { "src/I2cInitializer.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/I2cInitializer.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1745054796266 "|DE2_115|Top:top0|I2cInitializer:init0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2cInitializer.sv(53) " "Verilog HDL assignment warning at I2cInitializer.sv(53): truncated value with size 32 to match size of target (1)" {  } { { "src/I2cInitializer.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/I2cInitializer.sv" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1745054796266 "|DE2_115|Top:top0|I2cInitializer:init0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2cInitializer.sv(54) " "Verilog HDL assignment warning at I2cInitializer.sv(54): truncated value with size 32 to match size of target (1)" {  } { { "src/I2cInitializer.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/I2cInitializer.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1745054796266 "|DE2_115|Top:top0|I2cInitializer:init0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2cInitializer.sv(62) " "Verilog HDL assignment warning at I2cInitializer.sv(62): truncated value with size 32 to match size of target (1)" {  } { { "src/I2cInitializer.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/I2cInitializer.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1745054796266 "|DE2_115|Top:top0|I2cInitializer:init0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 I2cInitializer.sv(95) " "Verilog HDL assignment warning at I2cInitializer.sv(95): truncated value with size 32 to match size of target (4)" {  } { { "src/I2cInitializer.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/I2cInitializer.sv" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1745054796267 "|DE2_115|Top:top0|I2cInitializer:init0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 I2cInitializer.sv(96) " "Verilog HDL assignment warning at I2cInitializer.sv(96): truncated value with size 32 to match size of target (2)" {  } { { "src/I2cInitializer.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/I2cInitializer.sv" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1745054796267 "|DE2_115|Top:top0|I2cInitializer:init0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 I2cInitializer.sv(97) " "Verilog HDL assignment warning at I2cInitializer.sv(97): truncated value with size 32 to match size of target (4)" {  } { { "src/I2cInitializer.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/I2cInitializer.sv" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1745054796267 "|DE2_115|Top:top0|I2cInitializer:init0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "I2cInitializer.sv(89) " "Verilog HDL Case Statement warning at I2cInitializer.sv(89): incomplete case statement has no default case item" {  } { { "src/I2cInitializer.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/I2cInitializer.sv" 89 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1745054796267 "|DE2_115|Top:top0|I2cInitializer:init0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "I2cInitializer.sv(89) " "Verilog HDL Case Statement information at I2cInitializer.sv(89): all case item expressions in this case statement are onehot" {  } { { "src/I2cInitializer.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/I2cInitializer.sv" 89 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1745054796267 "|DE2_115|Top:top0|I2cInitializer:init0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "I2cInitializer.sv(111) " "Verilog HDL Case Statement warning at I2cInitializer.sv(111): incomplete case statement has no default case item" {  } { { "src/I2cInitializer.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/I2cInitializer.sv" 111 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1745054796268 "|DE2_115|Top:top0|I2cInitializer:init0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "I2cInitializer.sv(109) " "Verilog HDL Case Statement warning at I2cInitializer.sv(109): incomplete case statement has no default case item" {  } { { "src/I2cInitializer.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/I2cInitializer.sv" 109 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1745054796268 "|DE2_115|Top:top0|I2cInitializer:init0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "I2cInitializer.sv(109) " "Verilog HDL Case Statement information at I2cInitializer.sv(109): all case item expressions in this case statement are onehot" {  } { { "src/I2cInitializer.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/I2cInitializer.sv" 109 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1745054796268 "|DE2_115|Top:top0|I2cInitializer:init0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AudRecorder Top:top0\|AudRecorder:recorder0 " "Elaborating entity \"AudRecorder\" for hierarchy \"Top:top0\|AudRecorder:recorder0\"" {  } { { "src/Top.sv" "recorder0" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/Top.sv" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745054796281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AudDSP Top:top0\|AudDSP:dsp " "Elaborating entity \"AudDSP\" for hierarchy \"Top:top0\|AudDSP:dsp\"" {  } { { "src/Top.sv" "dsp" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/Top.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745054796294 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_slow_w AudDSP_v2.sv(25) " "Verilog HDL or VHDL warning at AudDSP_v2.sv(25): object \"is_slow_w\" assigned a value but never read" {  } { { "src/AudDSP_v2.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/AudDSP_v2.sv" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1745054796295 "|DE2_115|Top:top0|AudDSP:dsp"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "slow_mode_w AudDSP_v2.sv(26) " "Verilog HDL or VHDL warning at AudDSP_v2.sv(26): object \"slow_mode_w\" assigned a value but never read" {  } { { "src/AudDSP_v2.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/AudDSP_v2.sv" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1745054796295 "|DE2_115|Top:top0|AudDSP:dsp"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "speed_w AudDSP_v2.sv(27) " "Verilog HDL or VHDL warning at AudDSP_v2.sv(27): object \"speed_w\" assigned a value but never read" {  } { { "src/AudDSP_v2.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/AudDSP_v2.sv" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1745054796295 "|DE2_115|Top:top0|AudDSP:dsp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 AudDSP_v2.sv(77) " "Verilog HDL assignment warning at AudDSP_v2.sv(77): truncated value with size 32 to match size of target (4)" {  } { { "src/AudDSP_v2.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/AudDSP_v2.sv" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1745054796295 "|DE2_115|Top:top0|AudDSP:dsp"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "AudDSP_v2.sv(71) " "Verilog HDL Case Statement warning at AudDSP_v2.sv(71): incomplete case statement has no default case item" {  } { { "src/AudDSP_v2.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/AudDSP_v2.sv" 71 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1745054796296 "|DE2_115|Top:top0|AudDSP:dsp"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "AudDSP_v2.sv(71) " "Verilog HDL Case Statement information at AudDSP_v2.sv(71): all case item expressions in this case statement are onehot" {  } { { "src/AudDSP_v2.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/AudDSP_v2.sv" 71 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1745054796296 "|DE2_115|Top:top0|AudDSP:dsp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 AudDSP_v2.sv(90) " "Verilog HDL assignment warning at AudDSP_v2.sv(90): truncated value with size 32 to match size of target (2)" {  } { { "src/AudDSP_v2.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/AudDSP_v2.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1745054796296 "|DE2_115|Top:top0|AudDSP:dsp"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "AudDSP_v2.sv(86) " "Verilog HDL Case Statement warning at AudDSP_v2.sv(86): incomplete case statement has no default case item" {  } { { "src/AudDSP_v2.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/AudDSP_v2.sv" 86 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1745054796296 "|DE2_115|Top:top0|AudDSP:dsp"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "AudDSP_v2.sv(86) " "Verilog HDL Case Statement information at AudDSP_v2.sv(86): all case item expressions in this case statement are onehot" {  } { { "src/AudDSP_v2.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/AudDSP_v2.sv" 86 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1745054796296 "|DE2_115|Top:top0|AudDSP:dsp"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "AudDSP_v2.sv(98) " "Verilog HDL Case Statement warning at AudDSP_v2.sv(98): incomplete case statement has no default case item" {  } { { "src/AudDSP_v2.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/AudDSP_v2.sv" 98 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1745054796296 "|DE2_115|Top:top0|AudDSP:dsp"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "AudDSP_v2.sv(98) " "Verilog HDL Case Statement information at AudDSP_v2.sv(98): all case item expressions in this case statement are onehot" {  } { { "src/AudDSP_v2.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/AudDSP_v2.sv" 98 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1745054796296 "|DE2_115|Top:top0|AudDSP:dsp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 AudDSP_v2.sv(144) " "Verilog HDL assignment warning at AudDSP_v2.sv(144): truncated value with size 32 to match size of target (21)" {  } { { "src/AudDSP_v2.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/AudDSP_v2.sv" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1745054796296 "|DE2_115|Top:top0|AudDSP:dsp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 AudDSP_v2.sv(146) " "Verilog HDL assignment warning at AudDSP_v2.sv(146): truncated value with size 32 to match size of target (21)" {  } { { "src/AudDSP_v2.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/AudDSP_v2.sv" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1745054796297 "|DE2_115|Top:top0|AudDSP:dsp"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "AudDSP_v2.sv(139) " "Verilog HDL Case Statement warning at AudDSP_v2.sv(139): incomplete case statement has no default case item" {  } { { "src/AudDSP_v2.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/AudDSP_v2.sv" 139 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1745054796297 "|DE2_115|Top:top0|AudDSP:dsp"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "AudDSP_v2.sv(139) " "Verilog HDL Case Statement information at AudDSP_v2.sv(139): all case item expressions in this case statement are onehot" {  } { { "src/AudDSP_v2.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/AudDSP_v2.sv" 139 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1745054796297 "|DE2_115|Top:top0|AudDSP:dsp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 20 AudDSP_v2.sv(151) " "Verilog HDL assignment warning at AudDSP_v2.sv(151): truncated value with size 21 to match size of target (20)" {  } { { "src/AudDSP_v2.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/AudDSP_v2.sv" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1745054796297 "|DE2_115|Top:top0|AudDSP:dsp"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "AudDSP_v2.sv(158) " "Verilog HDL Case Statement warning at AudDSP_v2.sv(158): incomplete case statement has no default case item" {  } { { "src/AudDSP_v2.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/AudDSP_v2.sv" 158 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1745054796298 "|DE2_115|Top:top0|AudDSP:dsp"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "AudDSP_v2.sv(158) " "Verilog HDL Case Statement information at AudDSP_v2.sv(158): all case item expressions in this case statement are onehot" {  } { { "src/AudDSP_v2.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/AudDSP_v2.sv" 158 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1745054796298 "|DE2_115|Top:top0|AudDSP:dsp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sram_data_next_w AudDSP_v2.sv(156) " "Verilog HDL Always Construct warning at AudDSP_v2.sv(156): inferring latch(es) for variable \"sram_data_next_w\", which holds its previous value in one or more paths through the always construct" {  } { { "src/AudDSP_v2.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/AudDSP_v2.sv" 156 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1745054796298 "|DE2_115|Top:top0|AudDSP:dsp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 21 AudDSP_v2.sv(200) " "Verilog HDL assignment warning at AudDSP_v2.sv(200): truncated value with size 33 to match size of target (21)" {  } { { "src/AudDSP_v2.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/AudDSP_v2.sv" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1745054796299 "|DE2_115|Top:top0|AudDSP:dsp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 16 AudDSP_v2.sv(201) " "Verilog HDL assignment warning at AudDSP_v2.sv(201): truncated value with size 21 to match size of target (16)" {  } { { "src/AudDSP_v2.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/AudDSP_v2.sv" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1745054796299 "|DE2_115|Top:top0|AudDSP:dsp"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "AudDSP_v2.sv(192) " "Verilog HDL Case Statement warning at AudDSP_v2.sv(192): incomplete case statement has no default case item" {  } { { "src/AudDSP_v2.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/AudDSP_v2.sv" 192 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1745054796299 "|DE2_115|Top:top0|AudDSP:dsp"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "AudDSP_v2.sv(192) " "Verilog HDL Case Statement information at AudDSP_v2.sv(192): all case item expressions in this case statement are onehot" {  } { { "src/AudDSP_v2.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/AudDSP_v2.sv" 192 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1745054796299 "|DE2_115|Top:top0|AudDSP:dsp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sram_data_next_w\[0\] AudDSP_v2.sv(156) " "Inferred latch for \"sram_data_next_w\[0\]\" at AudDSP_v2.sv(156)" {  } { { "src/AudDSP_v2.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/AudDSP_v2.sv" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1745054796303 "|DE2_115|Top:top0|AudDSP:dsp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sram_data_next_w\[1\] AudDSP_v2.sv(156) " "Inferred latch for \"sram_data_next_w\[1\]\" at AudDSP_v2.sv(156)" {  } { { "src/AudDSP_v2.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/AudDSP_v2.sv" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1745054796303 "|DE2_115|Top:top0|AudDSP:dsp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sram_data_next_w\[2\] AudDSP_v2.sv(156) " "Inferred latch for \"sram_data_next_w\[2\]\" at AudDSP_v2.sv(156)" {  } { { "src/AudDSP_v2.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/AudDSP_v2.sv" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1745054796304 "|DE2_115|Top:top0|AudDSP:dsp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sram_data_next_w\[3\] AudDSP_v2.sv(156) " "Inferred latch for \"sram_data_next_w\[3\]\" at AudDSP_v2.sv(156)" {  } { { "src/AudDSP_v2.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/AudDSP_v2.sv" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1745054796304 "|DE2_115|Top:top0|AudDSP:dsp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sram_data_next_w\[4\] AudDSP_v2.sv(156) " "Inferred latch for \"sram_data_next_w\[4\]\" at AudDSP_v2.sv(156)" {  } { { "src/AudDSP_v2.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/AudDSP_v2.sv" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1745054796304 "|DE2_115|Top:top0|AudDSP:dsp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sram_data_next_w\[5\] AudDSP_v2.sv(156) " "Inferred latch for \"sram_data_next_w\[5\]\" at AudDSP_v2.sv(156)" {  } { { "src/AudDSP_v2.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/AudDSP_v2.sv" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1745054796304 "|DE2_115|Top:top0|AudDSP:dsp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sram_data_next_w\[6\] AudDSP_v2.sv(156) " "Inferred latch for \"sram_data_next_w\[6\]\" at AudDSP_v2.sv(156)" {  } { { "src/AudDSP_v2.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/AudDSP_v2.sv" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1745054796304 "|DE2_115|Top:top0|AudDSP:dsp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sram_data_next_w\[7\] AudDSP_v2.sv(156) " "Inferred latch for \"sram_data_next_w\[7\]\" at AudDSP_v2.sv(156)" {  } { { "src/AudDSP_v2.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/AudDSP_v2.sv" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1745054796304 "|DE2_115|Top:top0|AudDSP:dsp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sram_data_next_w\[8\] AudDSP_v2.sv(156) " "Inferred latch for \"sram_data_next_w\[8\]\" at AudDSP_v2.sv(156)" {  } { { "src/AudDSP_v2.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/AudDSP_v2.sv" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1745054796304 "|DE2_115|Top:top0|AudDSP:dsp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sram_data_next_w\[9\] AudDSP_v2.sv(156) " "Inferred latch for \"sram_data_next_w\[9\]\" at AudDSP_v2.sv(156)" {  } { { "src/AudDSP_v2.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/AudDSP_v2.sv" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1745054796304 "|DE2_115|Top:top0|AudDSP:dsp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sram_data_next_w\[10\] AudDSP_v2.sv(156) " "Inferred latch for \"sram_data_next_w\[10\]\" at AudDSP_v2.sv(156)" {  } { { "src/AudDSP_v2.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/AudDSP_v2.sv" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1745054796304 "|DE2_115|Top:top0|AudDSP:dsp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sram_data_next_w\[11\] AudDSP_v2.sv(156) " "Inferred latch for \"sram_data_next_w\[11\]\" at AudDSP_v2.sv(156)" {  } { { "src/AudDSP_v2.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/AudDSP_v2.sv" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1745054796304 "|DE2_115|Top:top0|AudDSP:dsp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sram_data_next_w\[12\] AudDSP_v2.sv(156) " "Inferred latch for \"sram_data_next_w\[12\]\" at AudDSP_v2.sv(156)" {  } { { "src/AudDSP_v2.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/AudDSP_v2.sv" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1745054796304 "|DE2_115|Top:top0|AudDSP:dsp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sram_data_next_w\[13\] AudDSP_v2.sv(156) " "Inferred latch for \"sram_data_next_w\[13\]\" at AudDSP_v2.sv(156)" {  } { { "src/AudDSP_v2.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/AudDSP_v2.sv" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1745054796304 "|DE2_115|Top:top0|AudDSP:dsp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sram_data_next_w\[14\] AudDSP_v2.sv(156) " "Inferred latch for \"sram_data_next_w\[14\]\" at AudDSP_v2.sv(156)" {  } { { "src/AudDSP_v2.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/AudDSP_v2.sv" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1745054796304 "|DE2_115|Top:top0|AudDSP:dsp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sram_data_next_w\[15\] AudDSP_v2.sv(156) " "Inferred latch for \"sram_data_next_w\[15\]\" at AudDSP_v2.sv(156)" {  } { { "src/AudDSP_v2.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/AudDSP_v2.sv" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1745054796304 "|DE2_115|Top:top0|AudDSP:dsp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AudPlayer Top:top0\|AudPlayer:player0 " "Elaborating entity \"AudPlayer\" for hierarchy \"Top:top0\|AudPlayer:player0\"" {  } { { "src/Top.sv" "player0" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/Top.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745054796318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenHexDecoder SevenHexDecoder:seven_dec1 " "Elaborating entity \"SevenHexDecoder\" for hierarchy \"SevenHexDecoder:seven_dec1\"" {  } { { "src/DE2_115/DE2_115.sv" "seven_dec1" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745054796326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FastSlow FastSlow:fast_slow0 " "Elaborating entity \"FastSlow\" for hierarchy \"FastSlow:fast_slow0\"" {  } { { "src/DE2_115/DE2_115.sv" "fast_slow0" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745054796338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_ela_trigger_flow_sel_3831.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_flow_sel_3831.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sld_ela_trigger_flow_sel_3831 " "Found entity 1: sld_ela_trigger_flow_sel_3831" {  } { { "db/sld_ela_trigger_flow_sel_3831.tdf" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/db/sld_ela_trigger_flow_sel_3831.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745054797473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745054797473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_reserved_lab3_auto_signaltap_0_flow_mgr_c90c.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_reserved_lab3_auto_signaltap_0_flow_mgr_c90c.v" { { "Info" "ISGN_ENTITY_NAME" "1 sld_reserved_Lab3_auto_signaltap_0_flow_mgr_c90c " "Found entity 1: sld_reserved_Lab3_auto_signaltap_0_flow_mgr_c90c" {  } { { "db/sld_reserved_lab3_auto_signaltap_0_flow_mgr_c90c.v" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/db/sld_reserved_lab3_auto_signaltap_0_flow_mgr_c90c.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745054797503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745054797503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e124.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e124.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e124 " "Found entity 1: altsyncram_e124" {  } { { "db/altsyncram_e124.tdf" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/db/altsyncram_e124.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745054797698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745054797698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_0tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_0tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_0tc " "Found entity 1: mux_0tc" {  } { { "db/mux_0tc.tdf" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/db/mux_0tc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745054797855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745054797855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745054797925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745054797925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0ii.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0ii.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0ii " "Found entity 1: cntr_0ii" {  } { { "db/cntr_0ii.tdf" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/db/cntr_0ii.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745054798017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745054798017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tgc " "Found entity 1: cmpr_tgc" {  } { { "db/cmpr_tgc.tdf" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/db/cmpr_tgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745054798058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745054798058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_h6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_h6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_h6j " "Found entity 1: cntr_h6j" {  } { { "db/cntr_h6j.tdf" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/db/cntr_h6j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745054798110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745054798110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgi " "Found entity 1: cntr_jgi" {  } { { "db/cntr_jgi.tdf" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/db/cntr_jgi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745054798185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745054798185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/db/cmpr_rgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745054798227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745054798227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745054798278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745054798278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745054798318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745054798318 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745054798533 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1745054798572 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2025.04.19.17:26:41 Progress: Loading slda3c6ff0b/alt_sld_fab_wrapper_hw.tcl " "2025.04.19.17:26:41 Progress: Loading slda3c6ff0b/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1745054801518 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1745054802973 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1745054803085 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1745054803692 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1745054803703 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1745054803715 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1745054803746 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1745054803750 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1745054803750 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1745054804521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda3c6ff0b/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda3c6ff0b/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slda3c6ff0b/alt_sld_fab.v" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/db/ip/slda3c6ff0b/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745054804610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745054804610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda3c6ff0b/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda3c6ff0b/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slda3c6ff0b/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/db/ip/slda3c6ff0b/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745054804633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745054804633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda3c6ff0b/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda3c6ff0b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slda3c6ff0b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/db/ip/slda3c6ff0b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745054804635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745054804635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda3c6ff0b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda3c6ff0b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slda3c6ff0b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/db/ip/slda3c6ff0b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745054804641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745054804641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda3c6ff0b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slda3c6ff0b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slda3c6ff0b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/db/ip/slda3c6ff0b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745054804666 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slda3c6ff0b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/db/ip/slda3c6ff0b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745054804666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745054804666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda3c6ff0b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda3c6ff0b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slda3c6ff0b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/db/ip/slda3c6ff0b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745054804674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745054804674 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "7 " "Found 7 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "SevenHexDecoder:seven_dec2\|Ram1 " "RAM logic \"SevenHexDecoder:seven_dec2\|Ram1\" is uninferred due to inappropriate RAM size" {  } { { "src/DE2_115/SevenHexDecoder.sv" "Ram1" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/SevenHexDecoder.sv" 25 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1745054805386 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "SevenHexDecoder:seven_dec2\|Ram0 " "RAM logic \"SevenHexDecoder:seven_dec2\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "src/DE2_115/SevenHexDecoder.sv" "Ram0" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/SevenHexDecoder.sv" 25 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1745054805386 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "SevenHexDecoder:seven_dec1\|Ram1 " "RAM logic \"SevenHexDecoder:seven_dec1\|Ram1\" is uninferred due to inappropriate RAM size" {  } { { "src/DE2_115/SevenHexDecoder.sv" "Ram1" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/SevenHexDecoder.sv" 25 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1745054805386 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "SevenHexDecoder:seven_dec1\|Ram0 " "RAM logic \"SevenHexDecoder:seven_dec1\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "src/DE2_115/SevenHexDecoder.sv" "Ram0" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/SevenHexDecoder.sv" 25 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1745054805386 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "SevenHexDecoder:seven_dec3\|Ram1 " "RAM logic \"SevenHexDecoder:seven_dec3\|Ram1\" is uninferred due to inappropriate RAM size" {  } { { "src/DE2_115/SevenHexDecoder.sv" "Ram1" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/SevenHexDecoder.sv" 25 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1745054805386 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "SevenHexDecoder:seven_dec4\|Ram1 " "RAM logic \"SevenHexDecoder:seven_dec4\|Ram1\" is uninferred due to inappropriate RAM size" {  } { { "src/DE2_115/SevenHexDecoder.sv" "Ram1" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/SevenHexDecoder.sv" 25 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1745054805386 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "SevenHexDecoder:seven_dec5\|Ram1 " "RAM logic \"SevenHexDecoder:seven_dec5\|Ram1\" is uninferred due to inappropriate RAM size" {  } { { "src/DE2_115/SevenHexDecoder.sv" "Ram1" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/SevenHexDecoder.sv" 25 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1745054805386 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1745054805386 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Top:top0\|AudDSP:dsp\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Top:top0\|AudDSP:dsp\|Mult0\"" {  } { { "src/AudDSP_v2.sv" "Mult0" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/AudDSP_v2.sv" 199 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745054805637 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Top:top0\|AudDSP:dsp\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Top:top0\|AudDSP:dsp\|Div0\"" {  } { { "src/AudDSP_v2.sv" "Div0" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/AudDSP_v2.sv" 200 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745054805637 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1745054805637 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Top:top0\|AudDSP:dsp\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Top:top0\|AudDSP:dsp\|lpm_mult:Mult0\"" {  } { { "src/AudDSP_v2.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/AudDSP_v2.sv" 199 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745054805680 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Top:top0\|AudDSP:dsp\|lpm_mult:Mult0 " "Instantiated megafunction \"Top:top0\|AudDSP:dsp\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745054805681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745054805681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745054805681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745054805681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745054805681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745054805681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745054805681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745054805681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745054805681 ""}  } { { "src/AudDSP_v2.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/AudDSP_v2.sv" 199 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1745054805681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_h4t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_h4t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_h4t " "Found entity 1: mult_h4t" {  } { { "db/mult_h4t.tdf" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/db/mult_h4t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745054805723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745054805723 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Top:top0\|AudDSP:dsp\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Top:top0\|AudDSP:dsp\|lpm_divide:Div0\"" {  } { { "src/AudDSP_v2.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/AudDSP_v2.sv" 200 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745054805759 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Top:top0\|AudDSP:dsp\|lpm_divide:Div0 " "Instantiated megafunction \"Top:top0\|AudDSP:dsp\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 21 " "Parameter \"LPM_WIDTHN\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745054805759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745054805759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745054805759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745054805759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745054805759 ""}  } { { "src/AudDSP_v2.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/AudDSP_v2.sv" 200 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1745054805759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_n0p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_n0p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_n0p " "Found entity 1: lpm_divide_n0p" {  } { { "db/lpm_divide_n0p.tdf" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/db/lpm_divide_n0p.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745054805799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745054805799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_ibg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_ibg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_ibg " "Found entity 1: abs_divider_ibg" {  } { { "db/abs_divider_ibg.tdf" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/db/abs_divider_ibg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745054805818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745054805818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_27f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_27f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_27f " "Found entity 1: alt_u_div_27f" {  } { { "db/alt_u_div_27f.tdf" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/db/alt_u_div_27f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745054805846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745054805846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745054805910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745054805910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745054805948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745054805948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_2v9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_2v9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_2v9 " "Found entity 1: lpm_abs_2v9" {  } { { "db/lpm_abs_2v9.tdf" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/db/lpm_abs_2v9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745054805963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745054805963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_g0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_g0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_g0a " "Found entity 1: lpm_abs_g0a" {  } { { "db/lpm_abs_g0a.tdf" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/db/lpm_abs_g0a.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1745054805977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1745054805977 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "state_r 0 " "Ignored assignment(s) for \"state_r\[0\]\" because \"state_r\" is not a bus or array" {  } { { "src/Top.sv" "state_r" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/Top.sv" 66 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1745054806186 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "state_r 1 " "Ignored assignment(s) for \"state_r\[1\]\" because \"state_r\" is not a bus or array" {  } { { "src/Top.sv" "state_r" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/Top.sv" 66 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1745054806186 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "state_r 2 " "Ignored assignment(s) for \"state_r\[2\]\" because \"state_r\" is not a bus or array" {  } { { "src/Top.sv" "state_r" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/Top.sv" 66 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1745054806186 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1745054806248 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "20 " "Ignored 20 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "20 " "Ignored 20 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Quartus II" 0 -1 1745054806314 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1745054806314 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 50 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[0\] " "bidirectional pin \"LCD_DATA\[0\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[1\] " "bidirectional pin \"LCD_DATA\[1\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[2\] " "bidirectional pin \"LCD_DATA\[2\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[3\] " "bidirectional pin \"LCD_DATA\[3\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[4\] " "bidirectional pin \"LCD_DATA\[4\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[5\] " "bidirectional pin \"LCD_DATA\[5\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[6\] " "bidirectional pin \"LCD_DATA\[6\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[7\] " "bidirectional pin \"LCD_DATA\[7\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "bidirectional pin \"PS2_CLK\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "bidirectional pin \"PS2_CLK2\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 32 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "bidirectional pin \"PS2_DAT2\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_CMD " "bidirectional pin \"SD_CMD\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[0\] " "bidirectional pin \"SD_DAT\[0\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[1\] " "bidirectional pin \"SD_DAT\[1\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[2\] " "bidirectional pin \"SD_DAT\[2\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[3\] " "bidirectional pin \"SD_DAT\[3\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EEP_I2C_SDAT " "bidirectional pin \"EEP_I2C_SDAT\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[0\] " "bidirectional pin \"OTG_DATA\[0\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 93 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[1\] " "bidirectional pin \"OTG_DATA\[1\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 93 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[2\] " "bidirectional pin \"OTG_DATA\[2\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 93 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[3\] " "bidirectional pin \"OTG_DATA\[3\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 93 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[4\] " "bidirectional pin \"OTG_DATA\[4\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 93 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[5\] " "bidirectional pin \"OTG_DATA\[5\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 93 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[6\] " "bidirectional pin \"OTG_DATA\[6\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 93 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[7\] " "bidirectional pin \"OTG_DATA\[7\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 93 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[8\] " "bidirectional pin \"OTG_DATA\[8\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 93 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[9\] " "bidirectional pin \"OTG_DATA\[9\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 93 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[10\] " "bidirectional pin \"OTG_DATA\[10\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 93 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[11\] " "bidirectional pin \"OTG_DATA\[11\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 93 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[12\] " "bidirectional pin \"OTG_DATA\[12\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 93 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[13\] " "bidirectional pin \"OTG_DATA\[13\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 93 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[14\] " "bidirectional pin \"OTG_DATA\[14\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 93 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[15\] " "bidirectional pin \"OTG_DATA\[15\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 93 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[16\] " "bidirectional pin \"DRAM_DQ\[16\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[17\] " "bidirectional pin \"DRAM_DQ\[17\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[18\] " "bidirectional pin \"DRAM_DQ\[18\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[19\] " "bidirectional pin \"DRAM_DQ\[19\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[20\] " "bidirectional pin \"DRAM_DQ\[20\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[21\] " "bidirectional pin \"DRAM_DQ\[21\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[22\] " "bidirectional pin \"DRAM_DQ\[22\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[23\] " "bidirectional pin \"DRAM_DQ\[23\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[24\] " "bidirectional pin \"DRAM_DQ\[24\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[25\] " "bidirectional pin \"DRAM_DQ\[25\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[26\] " "bidirectional pin \"DRAM_DQ\[26\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[27\] " "bidirectional pin \"DRAM_DQ\[27\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[28\] " "bidirectional pin \"DRAM_DQ\[28\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[29\] " "bidirectional pin \"DRAM_DQ\[29\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[30\] " "bidirectional pin \"DRAM_DQ\[30\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[31\] " "bidirectional pin \"DRAM_DQ\[31\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 107 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[0\] " "bidirectional pin \"FL_DQ\[0\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 120 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[1\] " "bidirectional pin \"FL_DQ\[1\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 120 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[2\] " "bidirectional pin \"FL_DQ\[2\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 120 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[3\] " "bidirectional pin \"FL_DQ\[3\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 120 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[4\] " "bidirectional pin \"FL_DQ\[4\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 120 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[5\] " "bidirectional pin \"FL_DQ\[5\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 120 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[6\] " "bidirectional pin \"FL_DQ\[6\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 120 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[7\] " "bidirectional pin \"FL_DQ\[7\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 120 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[0\] " "bidirectional pin \"GPIO\[0\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[1\] " "bidirectional pin \"GPIO\[1\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "bidirectional pin \"GPIO\[2\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "bidirectional pin \"GPIO\[3\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "bidirectional pin \"GPIO\[4\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "bidirectional pin \"GPIO\[5\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "bidirectional pin \"GPIO\[6\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "bidirectional pin \"GPIO\[7\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "bidirectional pin \"GPIO\[8\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "bidirectional pin \"GPIO\[9\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "bidirectional pin \"GPIO\[10\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "bidirectional pin \"GPIO\[11\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "bidirectional pin \"GPIO\[12\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "bidirectional pin \"GPIO\[13\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "bidirectional pin \"GPIO\[14\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "bidirectional pin \"GPIO\[15\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "bidirectional pin \"GPIO\[16\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "bidirectional pin \"GPIO\[17\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "bidirectional pin \"GPIO\[18\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "bidirectional pin \"GPIO\[19\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "bidirectional pin \"GPIO\[20\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "bidirectional pin \"GPIO\[21\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "bidirectional pin \"GPIO\[22\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "bidirectional pin \"GPIO\[23\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "bidirectional pin \"GPIO\[24\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "bidirectional pin \"GPIO\[25\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "bidirectional pin \"GPIO\[26\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "bidirectional pin \"GPIO\[27\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "bidirectional pin \"GPIO\[28\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "bidirectional pin \"GPIO\[29\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "bidirectional pin \"GPIO\[30\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "bidirectional pin \"GPIO\[31\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "bidirectional pin \"GPIO\[32\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "bidirectional pin \"GPIO\[33\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "bidirectional pin \"GPIO\[34\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[35\] " "bidirectional pin \"GPIO\[35\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_D\[0\] " "bidirectional pin \"HSMC_D\[0\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 133 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_D\[1\] " "bidirectional pin \"HSMC_D\[1\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 133 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_D\[2\] " "bidirectional pin \"HSMC_D\[2\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 133 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_D\[3\] " "bidirectional pin \"HSMC_D\[3\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 133 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[0\] " "bidirectional pin \"EX_IO\[0\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 137 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[1\] " "bidirectional pin \"EX_IO\[1\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 137 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[2\] " "bidirectional pin \"EX_IO\[2\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 137 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[3\] " "bidirectional pin \"EX_IO\[3\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 137 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[4\] " "bidirectional pin \"EX_IO\[4\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 137 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[5\] " "bidirectional pin \"EX_IO\[5\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 137 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[6\] " "bidirectional pin \"EX_IO\[6\]\" has no driver" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 137 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1745054806324 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Quartus II" 0 -1 1745054806324 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "src/AudDSP_v2.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/AudDSP_v2.sv" 226 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1745054806334 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1745054806334 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SMA_CLKOUT GND " "Pin \"SMA_CLKOUT\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|SMA_CLKOUT"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] VCC " "Pin \"HEX6\[6\]\" is stuck at VCC" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] VCC " "Pin \"HEX7\[6\]\" is stuck at VCC" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON GND " "Pin \"LCD_BLON\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_EN GND " "Pin \"LCD_EN\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|LCD_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON GND " "Pin \"LCD_ON\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RS GND " "Pin \"LCD_RS\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|LCD_RS"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_CTS GND " "Pin \"UART_CTS\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|UART_CTS"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TXD GND " "Pin \"UART_TXD\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|UART_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "SD_CLK GND " "Pin \"SD_CLK\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|SD_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N GND " "Pin \"VGA_BLANK_N\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_CLK GND " "Pin \"VGA_CLK\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|VGA_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "EEP_I2C_SCLK GND " "Pin \"EEP_I2C_SCLK\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|EEP_I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_GTX_CLK GND " "Pin \"ENET0_GTX_CLK\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|ENET0_GTX_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_MDC GND " "Pin \"ENET0_MDC\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|ENET0_MDC"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_RST_N GND " "Pin \"ENET0_RST_N\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|ENET0_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_DATA\[0\] GND " "Pin \"ENET0_TX_DATA\[0\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|ENET0_TX_DATA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_DATA\[1\] GND " "Pin \"ENET0_TX_DATA\[1\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|ENET0_TX_DATA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_DATA\[2\] GND " "Pin \"ENET0_TX_DATA\[2\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|ENET0_TX_DATA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_DATA\[3\] GND " "Pin \"ENET0_TX_DATA\[3\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|ENET0_TX_DATA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_EN GND " "Pin \"ENET0_TX_EN\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|ENET0_TX_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_ER GND " "Pin \"ENET0_TX_ER\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|ENET0_TX_ER"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_GTX_CLK GND " "Pin \"ENET1_GTX_CLK\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|ENET1_GTX_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_MDC GND " "Pin \"ENET1_MDC\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|ENET1_MDC"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_RST_N GND " "Pin \"ENET1_RST_N\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|ENET1_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_DATA\[0\] GND " "Pin \"ENET1_TX_DATA\[0\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|ENET1_TX_DATA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_DATA\[1\] GND " "Pin \"ENET1_TX_DATA\[1\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|ENET1_TX_DATA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_DATA\[2\] GND " "Pin \"ENET1_TX_DATA\[2\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|ENET1_TX_DATA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_DATA\[3\] GND " "Pin \"ENET1_TX_DATA\[3\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|ENET1_TX_DATA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_EN GND " "Pin \"ENET1_TX_EN\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|ENET1_TX_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_ER GND " "Pin \"ENET1_TX_ER\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|ENET1_TX_ER"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET_N GND " "Pin \"TD_RESET_N\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|TD_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_ADDR\[0\] GND " "Pin \"OTG_ADDR\[0\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 94 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|OTG_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_ADDR\[1\] GND " "Pin \"OTG_ADDR\[1\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 94 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|OTG_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_CS_N GND " "Pin \"OTG_CS_N\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|OTG_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_WR_N GND " "Pin \"OTG_WR_N\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|OTG_WR_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_RD_N GND " "Pin \"OTG_RD_N\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|OTG_RD_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_RST_N GND " "Pin \"OTG_RST_N\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|OTG_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[0\] GND " "Pin \"DRAM_DQM\[0\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|DRAM_DQM[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[1\] GND " "Pin \"DRAM_DQM\[1\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|DRAM_DQM[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[2\] GND " "Pin \"DRAM_DQM\[2\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|DRAM_DQM[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[3\] GND " "Pin \"DRAM_DQM\[3\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|DRAM_DQM[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N GND " "Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 112 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|SRAM_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB_N GND " "Pin \"SRAM_LB_N\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|SRAM_LB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_OE_N GND " "Pin \"SRAM_OE_N\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 115 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|SRAM_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB_N GND " "Pin \"SRAM_UB_N\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 116 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|SRAM_UB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[0\] GND " "Pin \"FL_ADDR\[0\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|FL_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[1\] GND " "Pin \"FL_ADDR\[1\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|FL_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[2\] GND " "Pin \"FL_ADDR\[2\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|FL_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[3\] GND " "Pin \"FL_ADDR\[3\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|FL_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[4\] GND " "Pin \"FL_ADDR\[4\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|FL_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[5\] GND " "Pin \"FL_ADDR\[5\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|FL_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[6\] GND " "Pin \"FL_ADDR\[6\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|FL_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[7\] GND " "Pin \"FL_ADDR\[7\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|FL_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[8\] GND " "Pin \"FL_ADDR\[8\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|FL_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[9\] GND " "Pin \"FL_ADDR\[9\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|FL_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[10\] GND " "Pin \"FL_ADDR\[10\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|FL_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[11\] GND " "Pin \"FL_ADDR\[11\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|FL_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[12\] GND " "Pin \"FL_ADDR\[12\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|FL_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[13\] GND " "Pin \"FL_ADDR\[13\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|FL_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[14\] GND " "Pin \"FL_ADDR\[14\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|FL_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[15\] GND " "Pin \"FL_ADDR\[15\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|FL_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[16\] GND " "Pin \"FL_ADDR\[16\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|FL_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[17\] GND " "Pin \"FL_ADDR\[17\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|FL_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[18\] GND " "Pin \"FL_ADDR\[18\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|FL_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[19\] GND " "Pin \"FL_ADDR\[19\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|FL_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[20\] GND " "Pin \"FL_ADDR\[20\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|FL_ADDR[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[21\] GND " "Pin \"FL_ADDR\[21\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|FL_ADDR[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[22\] GND " "Pin \"FL_ADDR\[22\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|FL_ADDR[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_CE_N GND " "Pin \"FL_CE_N\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|FL_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_OE_N GND " "Pin \"FL_OE_N\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 121 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|FL_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_RST_N GND " "Pin \"FL_RST_N\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 122 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|FL_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WE_N GND " "Pin \"FL_WE_N\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 124 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|FL_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WP_N GND " "Pin \"FL_WP_N\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 125 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|FL_WP_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_CLKOUT_P1 GND " "Pin \"HSMC_CLKOUT_P1\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 130 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|HSMC_CLKOUT_P1"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_CLKOUT_P2 GND " "Pin \"HSMC_CLKOUT_P2\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 131 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|HSMC_CLKOUT_P2"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_CLKOUT0 GND " "Pin \"HSMC_CLKOUT0\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 132 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|HSMC_CLKOUT0"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[0\] GND " "Pin \"HSMC_TX_D_P\[0\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|HSMC_TX_D_P[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[1\] GND " "Pin \"HSMC_TX_D_P\[1\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|HSMC_TX_D_P[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[2\] GND " "Pin \"HSMC_TX_D_P\[2\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|HSMC_TX_D_P[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[3\] GND " "Pin \"HSMC_TX_D_P\[3\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|HSMC_TX_D_P[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[4\] GND " "Pin \"HSMC_TX_D_P\[4\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|HSMC_TX_D_P[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[5\] GND " "Pin \"HSMC_TX_D_P\[5\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|HSMC_TX_D_P[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[6\] GND " "Pin \"HSMC_TX_D_P\[6\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|HSMC_TX_D_P[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[7\] GND " "Pin \"HSMC_TX_D_P\[7\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|HSMC_TX_D_P[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[8\] GND " "Pin \"HSMC_TX_D_P\[8\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|HSMC_TX_D_P[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[9\] GND " "Pin \"HSMC_TX_D_P\[9\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|HSMC_TX_D_P[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[10\] GND " "Pin \"HSMC_TX_D_P\[10\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|HSMC_TX_D_P[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[11\] GND " "Pin \"HSMC_TX_D_P\[11\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|HSMC_TX_D_P[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[12\] GND " "Pin \"HSMC_TX_D_P\[12\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|HSMC_TX_D_P[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[13\] GND " "Pin \"HSMC_TX_D_P\[13\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|HSMC_TX_D_P[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[14\] GND " "Pin \"HSMC_TX_D_P\[14\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|HSMC_TX_D_P[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[15\] GND " "Pin \"HSMC_TX_D_P\[15\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|HSMC_TX_D_P[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_TX_D_P\[16\] GND " "Pin \"HSMC_TX_D_P\[16\]\" is stuck at GND" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1745054806765 "|DE2_115|HSMC_TX_D_P[16]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1745054806765 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "pll0\|altpll_0\|sd1\|pll7\|clk\[0\] AUD_BCLK " "The launch and latch times for the relationship between source clock: pll0\|altpll_0\|sd1\|pll7\|clk\[0\] and destination clock: AUD_BCLK are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1745054806864 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745054806869 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.top0_i_AUD_ADCLRCK AUD_ADCLRCK " "Output pin \"pre_syn.bp.top0_i_AUD_ADCLRCK\" driven by bidirectional pin \"AUD_ADCLRCK\" cannot be tri-stated" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 47 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1745054806966 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.top0_i_AUD_BCLK AUD_BCLK " "Output pin \"pre_syn.bp.top0_i_AUD_BCLK\" driven by bidirectional pin \"AUD_BCLK\" cannot be tri-stated" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 48 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1745054806966 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.top0_i_AUD_DACLRCK AUD_DACLRCK " "Output pin \"pre_syn.bp.top0_i_AUD_DACLRCK\" driven by bidirectional pin \"AUD_DACLRCK\" cannot be tri-stated" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 50 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1745054806966 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.top0_io_I2C_SDAT I2C_SDAT " "Output pin \"pre_syn.bp.top0_io_I2C_SDAT\" driven by bidirectional pin \"I2C_SDAT\" cannot be tri-stated" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 55 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1745054806966 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.top0_io_SRAM_DQ_0_ SRAM_DQ\[0\] " "Output pin \"pre_syn.bp.top0_io_SRAM_DQ_0_\" driven by bidirectional pin \"SRAM_DQ\[0\]\" cannot be tri-stated" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 113 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1745054806966 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.top0_io_SRAM_DQ_0_~direct SRAM_DQ\[0\] " "Output pin \"pre_syn.bp.top0_io_SRAM_DQ_0_~direct\" driven by bidirectional pin \"SRAM_DQ\[0\]\" cannot be tri-stated" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 113 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1745054806966 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.top0_io_SRAM_DQ_1_ SRAM_DQ\[1\] " "Output pin \"pre_syn.bp.top0_io_SRAM_DQ_1_\" driven by bidirectional pin \"SRAM_DQ\[1\]\" cannot be tri-stated" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 113 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1745054806966 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.top0_io_SRAM_DQ_1_~direct SRAM_DQ\[1\] " "Output pin \"pre_syn.bp.top0_io_SRAM_DQ_1_~direct\" driven by bidirectional pin \"SRAM_DQ\[1\]\" cannot be tri-stated" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 113 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1745054806966 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.top0_io_SRAM_DQ_2_ SRAM_DQ\[2\] " "Output pin \"pre_syn.bp.top0_io_SRAM_DQ_2_\" driven by bidirectional pin \"SRAM_DQ\[2\]\" cannot be tri-stated" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 113 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1745054806966 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.top0_io_SRAM_DQ_2_~direct SRAM_DQ\[2\] " "Output pin \"pre_syn.bp.top0_io_SRAM_DQ_2_~direct\" driven by bidirectional pin \"SRAM_DQ\[2\]\" cannot be tri-stated" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 113 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1745054806966 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.top0_io_SRAM_DQ_3_ SRAM_DQ\[3\] " "Output pin \"pre_syn.bp.top0_io_SRAM_DQ_3_\" driven by bidirectional pin \"SRAM_DQ\[3\]\" cannot be tri-stated" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 113 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1745054806967 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.top0_io_SRAM_DQ_3_~direct SRAM_DQ\[3\] " "Output pin \"pre_syn.bp.top0_io_SRAM_DQ_3_~direct\" driven by bidirectional pin \"SRAM_DQ\[3\]\" cannot be tri-stated" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 113 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1745054806967 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.top0_io_SRAM_DQ_4_ SRAM_DQ\[4\] " "Output pin \"pre_syn.bp.top0_io_SRAM_DQ_4_\" driven by bidirectional pin \"SRAM_DQ\[4\]\" cannot be tri-stated" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 113 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1745054806967 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.top0_io_SRAM_DQ_4_~direct SRAM_DQ\[4\] " "Output pin \"pre_syn.bp.top0_io_SRAM_DQ_4_~direct\" driven by bidirectional pin \"SRAM_DQ\[4\]\" cannot be tri-stated" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 113 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1745054806967 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.top0_io_SRAM_DQ_5_ SRAM_DQ\[5\] " "Output pin \"pre_syn.bp.top0_io_SRAM_DQ_5_\" driven by bidirectional pin \"SRAM_DQ\[5\]\" cannot be tri-stated" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 113 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1745054806967 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.top0_io_SRAM_DQ_5_~direct SRAM_DQ\[5\] " "Output pin \"pre_syn.bp.top0_io_SRAM_DQ_5_~direct\" driven by bidirectional pin \"SRAM_DQ\[5\]\" cannot be tri-stated" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 113 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1745054806967 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.top0_io_SRAM_DQ_6_ SRAM_DQ\[6\] " "Output pin \"pre_syn.bp.top0_io_SRAM_DQ_6_\" driven by bidirectional pin \"SRAM_DQ\[6\]\" cannot be tri-stated" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 113 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1745054806967 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.top0_io_SRAM_DQ_6_~direct SRAM_DQ\[6\] " "Output pin \"pre_syn.bp.top0_io_SRAM_DQ_6_~direct\" driven by bidirectional pin \"SRAM_DQ\[6\]\" cannot be tri-stated" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 113 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1745054806967 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.top0_io_SRAM_DQ_7_ SRAM_DQ\[7\] " "Output pin \"pre_syn.bp.top0_io_SRAM_DQ_7_\" driven by bidirectional pin \"SRAM_DQ\[7\]\" cannot be tri-stated" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 113 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1745054806967 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.top0_io_SRAM_DQ_7_~direct SRAM_DQ\[7\] " "Output pin \"pre_syn.bp.top0_io_SRAM_DQ_7_~direct\" driven by bidirectional pin \"SRAM_DQ\[7\]\" cannot be tri-stated" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 113 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1745054806967 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.top0_io_SRAM_DQ_8_ SRAM_DQ\[8\] " "Output pin \"pre_syn.bp.top0_io_SRAM_DQ_8_\" driven by bidirectional pin \"SRAM_DQ\[8\]\" cannot be tri-stated" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 113 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1745054806967 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.top0_io_SRAM_DQ_8_~direct SRAM_DQ\[8\] " "Output pin \"pre_syn.bp.top0_io_SRAM_DQ_8_~direct\" driven by bidirectional pin \"SRAM_DQ\[8\]\" cannot be tri-stated" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 113 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1745054806967 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.top0_io_SRAM_DQ_9_ SRAM_DQ\[9\] " "Output pin \"pre_syn.bp.top0_io_SRAM_DQ_9_\" driven by bidirectional pin \"SRAM_DQ\[9\]\" cannot be tri-stated" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 113 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1745054806967 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.top0_io_SRAM_DQ_9_~direct SRAM_DQ\[9\] " "Output pin \"pre_syn.bp.top0_io_SRAM_DQ_9_~direct\" driven by bidirectional pin \"SRAM_DQ\[9\]\" cannot be tri-stated" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 113 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1745054806967 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.top0_io_SRAM_DQ_10_ SRAM_DQ\[10\] " "Output pin \"pre_syn.bp.top0_io_SRAM_DQ_10_\" driven by bidirectional pin \"SRAM_DQ\[10\]\" cannot be tri-stated" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 113 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1745054806967 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.top0_io_SRAM_DQ_10_~direct SRAM_DQ\[10\] " "Output pin \"pre_syn.bp.top0_io_SRAM_DQ_10_~direct\" driven by bidirectional pin \"SRAM_DQ\[10\]\" cannot be tri-stated" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 113 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1745054806967 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.top0_io_SRAM_DQ_11_ SRAM_DQ\[11\] " "Output pin \"pre_syn.bp.top0_io_SRAM_DQ_11_\" driven by bidirectional pin \"SRAM_DQ\[11\]\" cannot be tri-stated" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 113 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1745054806967 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.top0_io_SRAM_DQ_11_~direct SRAM_DQ\[11\] " "Output pin \"pre_syn.bp.top0_io_SRAM_DQ_11_~direct\" driven by bidirectional pin \"SRAM_DQ\[11\]\" cannot be tri-stated" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 113 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1745054806967 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.top0_io_SRAM_DQ_12_ SRAM_DQ\[12\] " "Output pin \"pre_syn.bp.top0_io_SRAM_DQ_12_\" driven by bidirectional pin \"SRAM_DQ\[12\]\" cannot be tri-stated" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 113 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1745054806967 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.top0_io_SRAM_DQ_12_~direct SRAM_DQ\[12\] " "Output pin \"pre_syn.bp.top0_io_SRAM_DQ_12_~direct\" driven by bidirectional pin \"SRAM_DQ\[12\]\" cannot be tri-stated" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 113 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1745054806967 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.top0_io_SRAM_DQ_13_ SRAM_DQ\[13\] " "Output pin \"pre_syn.bp.top0_io_SRAM_DQ_13_\" driven by bidirectional pin \"SRAM_DQ\[13\]\" cannot be tri-stated" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 113 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1745054806967 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.top0_io_SRAM_DQ_13_~direct SRAM_DQ\[13\] " "Output pin \"pre_syn.bp.top0_io_SRAM_DQ_13_~direct\" driven by bidirectional pin \"SRAM_DQ\[13\]\" cannot be tri-stated" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 113 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1745054806968 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.top0_io_SRAM_DQ_14_ SRAM_DQ\[14\] " "Output pin \"pre_syn.bp.top0_io_SRAM_DQ_14_\" driven by bidirectional pin \"SRAM_DQ\[14\]\" cannot be tri-stated" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 113 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1745054806968 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.top0_io_SRAM_DQ_14_~direct SRAM_DQ\[14\] " "Output pin \"pre_syn.bp.top0_io_SRAM_DQ_14_~direct\" driven by bidirectional pin \"SRAM_DQ\[14\]\" cannot be tri-stated" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 113 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1745054806968 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.top0_io_SRAM_DQ_15_ SRAM_DQ\[15\] " "Output pin \"pre_syn.bp.top0_io_SRAM_DQ_15_\" driven by bidirectional pin \"SRAM_DQ\[15\]\" cannot be tri-stated" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 113 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1745054806968 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.top0_io_SRAM_DQ_15_~direct SRAM_DQ\[15\] " "Output pin \"pre_syn.bp.top0_io_SRAM_DQ_15_~direct\" driven by bidirectional pin \"SRAM_DQ\[15\]\" cannot be tri-stated" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 113 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1745054806968 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "pll0\|altpll_0\|sd1\|pll7\|clk\[0\] AUD_BCLK " "The launch and latch times for the relationship between source clock: pll0\|altpll_0\|sd1\|pll7\|clk\[0\] and destination clock: AUD_BCLK are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1745054807069 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "pll0\|altpll_0\|sd1\|pll7\|clk\[0\] AUD_BCLK " "The launch and latch times for the relationship between source clock: pll0\|altpll_0\|sd1\|pll7\|clk\[0\] and destination clock: AUD_BCLK are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1745054807267 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "19 " "19 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1745054807777 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/User/Desktop/DCLab/Lab3/output_files/DE2_115.map.smsg " "Generated suppressed messages file C:/Users/User/Desktop/DCLab/Lab3/output_files/DE2_115.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1745054807907 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 253 259 0 0 6 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 253 of its 259 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 6 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Quartus II" 0 -1 1745054808474 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 1 0 0 " "Adding 2 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1745054808550 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745054808550 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "Altpll:pll0\|Altpll_altpll_0:altpll_0\|Altpll_altpll_0_altpll_0eh2:sd1\|pll7 CLK\[2\] clk2_multiply_by clk2_divide_by " "PLL \"Altpll:pll0\|Altpll_altpll_0:altpll_0\|Altpll_altpll_0_altpll_0eh2:sd1\|pll7\" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK\[2\] is not connected" {  } { { "Altpll/synthesis/submodules/Altpll_altpll_0.v" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/Altpll/synthesis/submodules/Altpll_altpll_0.v" 151 -1 0 } } { "Altpll/synthesis/submodules/Altpll_altpll_0.v" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/Altpll/synthesis/submodules/Altpll_altpll_0.v" 277 0 0 } } { "Altpll/synthesis/Altpll.v" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/Altpll/synthesis/Altpll.v" 30 0 0 } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 152 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Quartus II" 0 -1 1745054808676 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "79 " "Design contains 79 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745054808833 "|DE2_115|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745054808833 "|DE2_115|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENETCLK_25 " "No output dependent on input pin \"ENETCLK_25\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745054808833 "|DE2_115|ENETCLK_25"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SMA_CLKIN " "No output dependent on input pin \"SMA_CLKIN\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745054808833 "|DE2_115|SMA_CLKIN"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745054808833 "|DE2_115|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745054808833 "|DE2_115|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745054808833 "|DE2_115|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745054808833 "|DE2_115|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745054808833 "|DE2_115|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745054808833 "|DE2_115|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745054808833 "|DE2_115|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745054808833 "|DE2_115|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745054808833 "|DE2_115|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745054808833 "|DE2_115|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745054808833 "|DE2_115|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745054808833 "|DE2_115|SW[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RTS " "No output dependent on input pin \"UART_RTS\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745054808833 "|DE2_115|UART_RTS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RXD " "No output dependent on input pin \"UART_RXD\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745054808833 "|DE2_115|UART_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_WP_N " "No output dependent on input pin \"SD_WP_N\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745054808833 "|DE2_115|SD_WP_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_INT_N " "No output dependent on input pin \"ENET0_INT_N\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745054808833 "|DE2_115|ENET0_INT_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_MDIO " "No output dependent on input pin \"ENET0_MDIO\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745054808833 "|DE2_115|ENET0_MDIO"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_CLK " "No output dependent on input pin \"ENET0_RX_CLK\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745054808833 "|DE2_115|ENET0_RX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_COL " "No output dependent on input pin \"ENET0_RX_COL\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745054808833 "|DE2_115|ENET0_RX_COL"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_CRS " "No output dependent on input pin \"ENET0_RX_CRS\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745054808833 "|DE2_115|ENET0_RX_CRS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[0\] " "No output dependent on input pin \"ENET0_RX_DATA\[0\]\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 64 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745054808833 "|DE2_115|ENET0_RX_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[1\] " "No output dependent on input pin \"ENET0_RX_DATA\[1\]\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 64 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745054808833 "|DE2_115|ENET0_RX_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[2\] " "No output dependent on input pin \"ENET0_RX_DATA\[2\]\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 64 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745054808833 "|DE2_115|ENET0_RX_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[3\] " "No output dependent on input pin \"ENET0_RX_DATA\[3\]\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 64 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745054808833 "|DE2_115|ENET0_RX_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DV " "No output dependent on input pin \"ENET0_RX_DV\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745054808833 "|DE2_115|ENET0_RX_DV"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_ER " "No output dependent on input pin \"ENET0_RX_ER\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 66 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745054808833 "|DE2_115|ENET0_RX_ER"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_TX_CLK " "No output dependent on input pin \"ENET0_TX_CLK\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 67 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745054808833 "|DE2_115|ENET0_TX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_LINK100 " "No output dependent on input pin \"ENET0_LINK100\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 71 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745054808833 "|DE2_115|ENET0_LINK100"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_INT_N " "No output dependent on input pin \"ENET1_INT_N\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 73 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745054808833 "|DE2_115|ENET1_INT_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_MDIO " "No output dependent on input pin \"ENET1_MDIO\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 75 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745054808833 "|DE2_115|ENET1_MDIO"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_CLK " "No output dependent on input pin \"ENET1_RX_CLK\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 77 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745054808833 "|DE2_115|ENET1_RX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_COL " "No output dependent on input pin \"ENET1_RX_COL\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 78 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745054808833 "|DE2_115|ENET1_RX_COL"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_CRS " "No output dependent on input pin \"ENET1_RX_CRS\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 79 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745054808833 "|DE2_115|ENET1_RX_CRS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DATA\[0\] " "No output dependent on input pin \"ENET1_RX_DATA\[0\]\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 80 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745054808833 "|DE2_115|ENET1_RX_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DATA\[1\] " "No output dependent on input pin \"ENET1_RX_DATA\[1\]\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 80 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745054808833 "|DE2_115|ENET1_RX_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DATA\[2\] " "No output dependent on input pin \"ENET1_RX_DATA\[2\]\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 80 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745054808833 "|DE2_115|ENET1_RX_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DATA\[3\] " "No output dependent on input pin \"ENET1_RX_DATA\[3\]\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 80 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745054808833 "|DE2_115|ENET1_RX_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DV " "No output dependent on input pin \"ENET1_RX_DV\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 81 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745054808833 "|DE2_115|ENET1_RX_DV"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_ER " "No output dependent on input pin \"ENET1_RX_ER\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 82 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745054808833 "|DE2_115|ENET1_RX_ER"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_TX_CLK " "No output dependent on input pin \"ENET1_TX_CLK\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 83 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745054808833 "|DE2_115|ENET1_TX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_LINK100 " "No output dependent on input pin \"ENET1_LINK100\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 87 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745054808833 "|DE2_115|ENET1_LINK100"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745054808833 "|DE2_115|TD_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745054808833 "|DE2_115|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745054808833 "|DE2_115|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745054808833 "|DE2_115|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745054808833 "|DE2_115|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745054808833 "|DE2_115|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745054808833 "|DE2_115|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745054808833 "|DE2_115|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745054808833 "|DE2_115|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 90 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745054808833 "|DE2_115|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 92 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745054808833 "|DE2_115|TD_VS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT " "No output dependent on input pin \"OTG_INT\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 98 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745054808833 "|DE2_115|OTG_INT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 100 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745054808833 "|DE2_115|IRDA_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_RY " "No output dependent on input pin \"FL_RY\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 123 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745054808833 "|DE2_115|FL_RY"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_CLKIN_P1 " "No output dependent on input pin \"HSMC_CLKIN_P1\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 127 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745054808833 "|DE2_115|HSMC_CLKIN_P1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_CLKIN_P2 " "No output dependent on input pin \"HSMC_CLKIN_P2\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 128 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745054808833 "|DE2_115|HSMC_CLKIN_P2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_CLKIN0 " "No output dependent on input pin \"HSMC_CLKIN0\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 129 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745054808833 "|DE2_115|HSMC_CLKIN0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[0\] " "No output dependent on input pin \"HSMC_RX_D_P\[0\]\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 134 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745054808833 "|DE2_115|HSMC_RX_D_P[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[1\] " "No output dependent on input pin \"HSMC_RX_D_P\[1\]\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 134 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745054808833 "|DE2_115|HSMC_RX_D_P[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[2\] " "No output dependent on input pin \"HSMC_RX_D_P\[2\]\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 134 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745054808833 "|DE2_115|HSMC_RX_D_P[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[3\] " "No output dependent on input pin \"HSMC_RX_D_P\[3\]\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 134 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745054808833 "|DE2_115|HSMC_RX_D_P[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[4\] " "No output dependent on input pin \"HSMC_RX_D_P\[4\]\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 134 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745054808833 "|DE2_115|HSMC_RX_D_P[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[5\] " "No output dependent on input pin \"HSMC_RX_D_P\[5\]\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 134 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745054808833 "|DE2_115|HSMC_RX_D_P[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[6\] " "No output dependent on input pin \"HSMC_RX_D_P\[6\]\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 134 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745054808833 "|DE2_115|HSMC_RX_D_P[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[7\] " "No output dependent on input pin \"HSMC_RX_D_P\[7\]\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 134 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745054808833 "|DE2_115|HSMC_RX_D_P[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[8\] " "No output dependent on input pin \"HSMC_RX_D_P\[8\]\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 134 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745054808833 "|DE2_115|HSMC_RX_D_P[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[9\] " "No output dependent on input pin \"HSMC_RX_D_P\[9\]\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 134 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745054808833 "|DE2_115|HSMC_RX_D_P[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[10\] " "No output dependent on input pin \"HSMC_RX_D_P\[10\]\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 134 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745054808833 "|DE2_115|HSMC_RX_D_P[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[11\] " "No output dependent on input pin \"HSMC_RX_D_P\[11\]\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 134 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745054808833 "|DE2_115|HSMC_RX_D_P[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[12\] " "No output dependent on input pin \"HSMC_RX_D_P\[12\]\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 134 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745054808833 "|DE2_115|HSMC_RX_D_P[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[13\] " "No output dependent on input pin \"HSMC_RX_D_P\[13\]\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 134 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745054808833 "|DE2_115|HSMC_RX_D_P[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[14\] " "No output dependent on input pin \"HSMC_RX_D_P\[14\]\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 134 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745054808833 "|DE2_115|HSMC_RX_D_P[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[15\] " "No output dependent on input pin \"HSMC_RX_D_P\[15\]\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 134 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745054808833 "|DE2_115|HSMC_RX_D_P[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_RX_D_P\[16\] " "No output dependent on input pin \"HSMC_RX_D_P\[16\]\"" {  } { { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 134 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1745054808833 "|DE2_115|HSMC_RX_D_P[16]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1745054808833 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3273 " "Implemented 3273 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "94 " "Implemented 94 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1745054808837 ""} { "Info" "ICUT_CUT_TM_OPINS" "249 " "Implemented 249 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1745054808837 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "141 " "Implemented 141 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1745054808837 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2672 " "Implemented 2672 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1745054808837 ""} { "Info" "ICUT_CUT_TM_RAMS" "113 " "Implemented 113 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1745054808837 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1745054808837 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1745054808837 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1745054808837 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 505 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 505 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4913 " "Peak virtual memory: 4913 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1745054808908 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 19 17:26:48 2025 " "Processing ended: Sat Apr 19 17:26:48 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1745054808908 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1745054808908 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1745054808908 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1745054808908 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1745054813972 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1745054813973 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 19 17:26:50 2025 " "Processing started: Sat Apr 19 17:26:50 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1745054813973 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1745054813973 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Lab3 -c DE2_115 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Lab3 -c DE2_115" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1745054813973 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1745054814083 ""}
{ "Info" "0" "" "Project  = Lab3" {  } {  } 0 0 "Project  = Lab3" 0 0 "Fitter" 0 0 1745054814083 ""}
{ "Info" "0" "" "Revision = DE2_115" {  } {  } 0 0 "Revision = DE2_115" 0 0 "Fitter" 0 0 1745054814083 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1745054814177 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE2_115 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"DE2_115\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1745054814235 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1745054814279 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1745054814279 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "Altpll:pll0\|Altpll_altpll_0:altpll_0\|Altpll_altpll_0_altpll_0eh2:sd1\|pll7 Cyclone IV E PLL " "Implemented PLL \"Altpll:pll0\|Altpll_altpll_0:altpll_0\|Altpll_altpll_0_altpll_0eh2:sd1\|pll7\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Altpll:pll0\|Altpll_altpll_0:altpll_0\|Altpll_altpll_0_altpll_0eh2:sd1\|wire_pll7_clk\[0\] 6 25 0 0 " "Implementing clock multiplication of 6, clock division of 25, and phase shift of 0 degrees (0 ps) for Altpll:pll0\|Altpll_altpll_0:altpll_0\|Altpll_altpll_0_altpll_0eh2:sd1\|wire_pll7_clk\[0\] port" {  } { { "Altpll/synthesis/submodules/Altpll_altpll_0.v" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/Altpll/synthesis/submodules/Altpll_altpll_0.v" 151 -1 0 } } { "" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 1359 9698 10655 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1745054814333 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Altpll:pll0\|Altpll_altpll_0:altpll_0\|Altpll_altpll_0_altpll_0eh2:sd1\|wire_pll7_clk\[1\] 1 500 0 0 " "Implementing clock multiplication of 1, clock division of 500, and phase shift of 0 degrees (0 ps) for Altpll:pll0\|Altpll_altpll_0:altpll_0\|Altpll_altpll_0_altpll_0eh2:sd1\|wire_pll7_clk\[1\] port" {  } { { "Altpll/synthesis/submodules/Altpll_altpll_0.v" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/Altpll/synthesis/submodules/Altpll_altpll_0.v" 151 -1 0 } } { "" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 1360 9698 10655 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1745054814333 ""}  } { { "Altpll/synthesis/submodules/Altpll_altpll_0.v" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/Altpll/synthesis/submodules/Altpll_altpll_0.v" 151 -1 0 } } { "" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 1359 9698 10655 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1745054814333 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1745054814596 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1745054814755 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1745054814755 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1745054814755 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1745054814755 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1745054814755 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1745054814755 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1745054814755 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1745054814755 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1745054814755 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1745054814755 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 9476 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1745054814764 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 9478 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1745054814764 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 9480 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1745054814764 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 9482 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1745054814764 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1745054814764 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1745054814771 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1745054815148 ""}
{ "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED_GROUP" "38 " "Following 38 pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." { { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_CLKIN_P1 HSMC_CLKIN_P1(n) " "Pin \"HSMC_CLKIN_P1\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_CLKIN_P1(n)\"" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_CLKIN_P1 } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P1" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 127 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 653 9698 10655 0 0 ""} { 0 { 0 ""} 0 9512 9698 10655 0 0 ""}  }  } } { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_CLKIN_P1(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745054815910 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_CLKIN_P2 HSMC_CLKIN_P2(n) " "Pin \"HSMC_CLKIN_P2\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_CLKIN_P2(n)\"" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_CLKIN_P2 } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P2" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 654 9698 10655 0 0 ""} { 0 { 0 ""} 0 9513 9698 10655 0 0 ""}  }  } } { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_CLKIN_P2(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745054815910 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_CLKOUT_P1 HSMC_CLKOUT_P1(n) " "Pin \"HSMC_CLKOUT_P1\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_CLKOUT_P1(n)\"" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_CLKOUT_P1 } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P1" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 130 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 656 9698 10655 0 0 ""} { 0 { 0 ""} 0 9514 9698 10655 0 0 ""}  }  } } { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_CLKOUT_P1(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745054815910 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_CLKOUT_P2 HSMC_CLKOUT_P2(n) " "Pin \"HSMC_CLKOUT_P2\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_CLKOUT_P2(n)\"" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_CLKOUT_P2 } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P2" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 657 9698 10655 0 0 ""} { 0 { 0 ""} 0 9516 9698 10655 0 0 ""}  }  } } { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_CLKOUT_P2(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745054815910 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[0\] HSMC_RX_D_P\[0\](n) " "Pin \"HSMC_RX_D_P\[0\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[0\](n)\"" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[0\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 520 9698 10655 0 0 ""} { 0 { 0 ""} 0 9518 9698 10655 0 0 ""}  }  } } { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[0](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745054815910 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[1\] HSMC_RX_D_P\[1\](n) " "Pin \"HSMC_RX_D_P\[1\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[1\](n)\"" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[1\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 521 9698 10655 0 0 ""} { 0 { 0 ""} 0 9519 9698 10655 0 0 ""}  }  } } { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[1](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745054815910 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[2\] HSMC_RX_D_P\[2\](n) " "Pin \"HSMC_RX_D_P\[2\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[2\](n)\"" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[2\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 522 9698 10655 0 0 ""} { 0 { 0 ""} 0 9520 9698 10655 0 0 ""}  }  } } { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[2](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745054815910 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[3\] HSMC_RX_D_P\[3\](n) " "Pin \"HSMC_RX_D_P\[3\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[3\](n)\"" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[3\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 523 9698 10655 0 0 ""} { 0 { 0 ""} 0 9521 9698 10655 0 0 ""}  }  } } { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[3](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745054815910 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[4\] HSMC_RX_D_P\[4\](n) " "Pin \"HSMC_RX_D_P\[4\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[4\](n)\"" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[4\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 524 9698 10655 0 0 ""} { 0 { 0 ""} 0 9522 9698 10655 0 0 ""}  }  } } { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[4](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745054815910 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[5\] HSMC_RX_D_P\[5\](n) " "Pin \"HSMC_RX_D_P\[5\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[5\](n)\"" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[5\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 525 9698 10655 0 0 ""} { 0 { 0 ""} 0 9523 9698 10655 0 0 ""}  }  } } { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[5](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745054815910 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[6\] HSMC_RX_D_P\[6\](n) " "Pin \"HSMC_RX_D_P\[6\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[6\](n)\"" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[6\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 526 9698 10655 0 0 ""} { 0 { 0 ""} 0 9524 9698 10655 0 0 ""}  }  } } { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[6](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745054815910 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[7\] HSMC_RX_D_P\[7\](n) " "Pin \"HSMC_RX_D_P\[7\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[7\](n)\"" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[7\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 527 9698 10655 0 0 ""} { 0 { 0 ""} 0 9525 9698 10655 0 0 ""}  }  } } { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[7](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745054815910 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[8\] HSMC_RX_D_P\[8\](n) " "Pin \"HSMC_RX_D_P\[8\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[8\](n)\"" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[8] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[8\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 528 9698 10655 0 0 ""} { 0 { 0 ""} 0 9526 9698 10655 0 0 ""}  }  } } { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[8](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745054815910 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[9\] HSMC_RX_D_P\[9\](n) " "Pin \"HSMC_RX_D_P\[9\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[9\](n)\"" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[9] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[9\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 529 9698 10655 0 0 ""} { 0 { 0 ""} 0 9527 9698 10655 0 0 ""}  }  } } { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[9](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745054815910 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[10\] HSMC_RX_D_P\[10\](n) " "Pin \"HSMC_RX_D_P\[10\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[10\](n)\"" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[10] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[10\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 530 9698 10655 0 0 ""} { 0 { 0 ""} 0 9528 9698 10655 0 0 ""}  }  } } { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[10](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745054815910 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[11\] HSMC_RX_D_P\[11\](n) " "Pin \"HSMC_RX_D_P\[11\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[11\](n)\"" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[11] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[11\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 531 9698 10655 0 0 ""} { 0 { 0 ""} 0 9529 9698 10655 0 0 ""}  }  } } { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[11](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745054815910 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[12\] HSMC_RX_D_P\[12\](n) " "Pin \"HSMC_RX_D_P\[12\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[12\](n)\"" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[12] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[12\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 532 9698 10655 0 0 ""} { 0 { 0 ""} 0 9530 9698 10655 0 0 ""}  }  } } { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[12](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745054815910 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[13\] HSMC_RX_D_P\[13\](n) " "Pin \"HSMC_RX_D_P\[13\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[13\](n)\"" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[13] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[13\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 533 9698 10655 0 0 ""} { 0 { 0 ""} 0 9531 9698 10655 0 0 ""}  }  } } { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[13](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745054815910 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[14\] HSMC_RX_D_P\[14\](n) " "Pin \"HSMC_RX_D_P\[14\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[14\](n)\"" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[14] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[14\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 534 9698 10655 0 0 ""} { 0 { 0 ""} 0 9532 9698 10655 0 0 ""}  }  } } { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[14](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745054815910 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[15\] HSMC_RX_D_P\[15\](n) " "Pin \"HSMC_RX_D_P\[15\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[15\](n)\"" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[15] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[15\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 535 9698 10655 0 0 ""} { 0 { 0 ""} 0 9533 9698 10655 0 0 ""}  }  } } { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[15](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745054815910 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[16\] HSMC_RX_D_P\[16\](n) " "Pin \"HSMC_RX_D_P\[16\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[16\](n)\"" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[16] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[16\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 134 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 536 9698 10655 0 0 ""} { 0 { 0 ""} 0 9534 9698 10655 0 0 ""}  }  } } { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[16](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745054815910 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[0\] HSMC_TX_D_P\[0\](n) " "Pin \"HSMC_TX_D_P\[0\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[0\](n)\"" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[0\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 537 9698 10655 0 0 ""} { 0 { 0 ""} 0 9535 9698 10655 0 0 ""}  }  } } { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[0](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745054815910 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[1\] HSMC_TX_D_P\[1\](n) " "Pin \"HSMC_TX_D_P\[1\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[1\](n)\"" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[1\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 538 9698 10655 0 0 ""} { 0 { 0 ""} 0 9537 9698 10655 0 0 ""}  }  } } { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[1](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745054815910 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[2\] HSMC_TX_D_P\[2\](n) " "Pin \"HSMC_TX_D_P\[2\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[2\](n)\"" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[2\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 539 9698 10655 0 0 ""} { 0 { 0 ""} 0 9539 9698 10655 0 0 ""}  }  } } { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[2](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745054815910 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[3\] HSMC_TX_D_P\[3\](n) " "Pin \"HSMC_TX_D_P\[3\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[3\](n)\"" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[3\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 540 9698 10655 0 0 ""} { 0 { 0 ""} 0 9541 9698 10655 0 0 ""}  }  } } { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[3](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745054815910 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[4\] HSMC_TX_D_P\[4\](n) " "Pin \"HSMC_TX_D_P\[4\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[4\](n)\"" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[4\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 541 9698 10655 0 0 ""} { 0 { 0 ""} 0 9543 9698 10655 0 0 ""}  }  } } { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[4](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745054815910 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[5\] HSMC_TX_D_P\[5\](n) " "Pin \"HSMC_TX_D_P\[5\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[5\](n)\"" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[5\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 542 9698 10655 0 0 ""} { 0 { 0 ""} 0 9545 9698 10655 0 0 ""}  }  } } { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[5](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745054815910 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[6\] HSMC_TX_D_P\[6\](n) " "Pin \"HSMC_TX_D_P\[6\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[6\](n)\"" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[6\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 543 9698 10655 0 0 ""} { 0 { 0 ""} 0 9547 9698 10655 0 0 ""}  }  } } { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[6](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745054815910 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[7\] HSMC_TX_D_P\[7\](n) " "Pin \"HSMC_TX_D_P\[7\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[7\](n)\"" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[7\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 544 9698 10655 0 0 ""} { 0 { 0 ""} 0 9549 9698 10655 0 0 ""}  }  } } { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[7](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745054815910 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[8\] HSMC_TX_D_P\[8\](n) " "Pin \"HSMC_TX_D_P\[8\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[8\](n)\"" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[8] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[8\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 545 9698 10655 0 0 ""} { 0 { 0 ""} 0 9551 9698 10655 0 0 ""}  }  } } { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[8](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745054815910 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[9\] HSMC_TX_D_P\[9\](n) " "Pin \"HSMC_TX_D_P\[9\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[9\](n)\"" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[9] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[9\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 546 9698 10655 0 0 ""} { 0 { 0 ""} 0 9553 9698 10655 0 0 ""}  }  } } { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[9](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745054815910 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[10\] HSMC_TX_D_P\[10\](n) " "Pin \"HSMC_TX_D_P\[10\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[10\](n)\"" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[10] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[10\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 547 9698 10655 0 0 ""} { 0 { 0 ""} 0 9555 9698 10655 0 0 ""}  }  } } { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[10](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745054815910 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[11\] HSMC_TX_D_P\[11\](n) " "Pin \"HSMC_TX_D_P\[11\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[11\](n)\"" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[11] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[11\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 548 9698 10655 0 0 ""} { 0 { 0 ""} 0 9557 9698 10655 0 0 ""}  }  } } { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[11](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745054815910 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[12\] HSMC_TX_D_P\[12\](n) " "Pin \"HSMC_TX_D_P\[12\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[12\](n)\"" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[12] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[12\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 549 9698 10655 0 0 ""} { 0 { 0 ""} 0 9559 9698 10655 0 0 ""}  }  } } { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[12](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745054815910 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[13\] HSMC_TX_D_P\[13\](n) " "Pin \"HSMC_TX_D_P\[13\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[13\](n)\"" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[13] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[13\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 550 9698 10655 0 0 ""} { 0 { 0 ""} 0 9561 9698 10655 0 0 ""}  }  } } { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[13](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745054815910 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[14\] HSMC_TX_D_P\[14\](n) " "Pin \"HSMC_TX_D_P\[14\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[14\](n)\"" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[14] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[14\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 551 9698 10655 0 0 ""} { 0 { 0 ""} 0 9563 9698 10655 0 0 ""}  }  } } { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[14](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745054815910 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[15\] HSMC_TX_D_P\[15\](n) " "Pin \"HSMC_TX_D_P\[15\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[15\](n)\"" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[15] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[15\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 552 9698 10655 0 0 ""} { 0 { 0 ""} 0 9565 9698 10655 0 0 ""}  }  } } { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[15](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745054815910 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[16\] HSMC_TX_D_P\[16\](n) " "Pin \"HSMC_TX_D_P\[16\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[16\](n)\"" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[16] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[16\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 553 9698 10655 0 0 ""} { 0 { 0 ""} 0 9567 9698 10655 0 0 ""}  }  } } { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[16](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1745054815910 ""}  } {  } 0 176674 "Following %1!d! pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." 0 0 "Fitter" 0 -1 1745054815910 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1745054816896 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1745054816900 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1745054816900 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1745054816900 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1745054816900 ""}
{ "Info" "ISTA_SDC_FOUND" "Altpll/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'Altpll/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1745054816916 ""}
{ "Info" "ISTA_SDC_FOUND" "src/DE2_115/DE2_115.sdc " "Reading SDC File: 'src/DE2_115/DE2_115.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1745054816921 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 25 -multiply_by 6 -duty_cycle 50.00 -name \{pll0\|altpll_0\|sd1\|pll7\|clk\[0\]\} \{pll0\|altpll_0\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{pll0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 25 -multiply_by 6 -duty_cycle 50.00 -name \{pll0\|altpll_0\|sd1\|pll7\|clk\[0\]\} \{pll0\|altpll_0\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1745054816924 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 500 -duty_cycle 50.00 -name \{pll0\|altpll_0\|sd1\|pll7\|clk\[1\]\} \{pll0\|altpll_0\|sd1\|pll7\|clk\[1\]\} " "create_generated_clock -source \{pll0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 500 -duty_cycle 50.00 -name \{pll0\|altpll_0\|sd1\|pll7\|clk\[1\]\} \{pll0\|altpll_0\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1745054816924 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1745054816924 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1745054816924 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Top:top0\|AudDSP:dsp\|get_data_counter_r\[0\] " "Node: Top:top0\|AudDSP:dsp\|get_data_counter_r\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Top:top0\|AudDSP:dsp\|sram_data_next_w\[0\] Top:top0\|AudDSP:dsp\|get_data_counter_r\[0\] " "Latch Top:top0\|AudDSP:dsp\|sram_data_next_w\[0\] is being clocked by Top:top0\|AudDSP:dsp\|get_data_counter_r\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1745054816932 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1745054816932 "|DE2_115|Top:top0|AudDSP:dsp|get_data_counter_r[0]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1745054816952 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1745054816954 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 7 clocks " "Found 7 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1745054816955 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1745054816955 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1745054816955 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  83.000     AUD_BCLK " "  83.000     AUD_BCLK" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1745054816955 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1745054816955 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1745054816955 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1745054816955 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  83.333 pll0\|altpll_0\|sd1\|pll7\|clk\[0\] " "  83.333 pll0\|altpll_0\|sd1\|pll7\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1745054816955 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "10000.000 pll0\|altpll_0\|sd1\|pll7\|clk\[1\] " "10000.000 pll0\|altpll_0\|sd1\|pll7\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1745054816955 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1745054816955 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Altpll:pll0\|Altpll_altpll_0:altpll_0\|Altpll_altpll_0_altpll_0eh2:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node Altpll:pll0\|Altpll_altpll_0:altpll_0\|Altpll_altpll_0_altpll_0eh2:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1745054817110 ""}  } { { "Altpll/synthesis/submodules/Altpll_altpll_0.v" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/Altpll/synthesis/submodules/Altpll_altpll_0.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 1359 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1745054817110 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Altpll:pll0\|Altpll_altpll_0:altpll_0\|Altpll_altpll_0_altpll_0eh2:sd1\|wire_pll7_clk\[1\] (placed in counter C2 of PLL_1) " "Automatically promoted node Altpll:pll0\|Altpll_altpll_0:altpll_0\|Altpll_altpll_0_altpll_0eh2:sd1\|wire_pll7_clk\[1\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1745054817110 ""}  } { { "Altpll/synthesis/submodules/Altpll_altpll_0.v" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/Altpll/synthesis/submodules/Altpll_altpll_0.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 1359 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1745054817110 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1745054817110 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 3201 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1745054817110 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Top:top0\|AudDSP:dsp\|Selector63~0  " "Automatically promoted node Top:top0\|AudDSP:dsp\|Selector63~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1745054817111 ""}  } { { "src/AudDSP_v2.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/AudDSP_v2.sv" 158 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 2926 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1745054817111 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1745054817111 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 6280 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1745054817111 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 3838 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1745054817111 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1745054817111 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 852 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 5126 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1745054817111 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1745054817999 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1745054818003 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1745054818004 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1745054818009 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1745054818021 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1745054818029 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1745054818161 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "1 I/O Input Buffer " "Packed 1 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1745054818166 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1745054818166 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "Altpll:pll0\|Altpll_altpll_0:altpll_0\|Altpll_altpll_0_altpll_0eh2:sd1\|pll7 clk\[0\] AUD_XCK~output " "PLL \"Altpll:pll0\|Altpll_altpll_0:altpll_0\|Altpll_altpll_0_altpll_0eh2:sd1\|pll7\" output port clk\[0\] feeds output pin \"AUD_XCK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "Altpll/synthesis/submodules/Altpll_altpll_0.v" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/Altpll/synthesis/submodules/Altpll_altpll_0.v" 151 -1 0 } } { "Altpll/synthesis/submodules/Altpll_altpll_0.v" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/Altpll/synthesis/submodules/Altpll_altpll_0.v" 277 0 0 } } { "Altpll/synthesis/Altpll.v" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/Altpll/synthesis/Altpll.v" 30 0 0 } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 152 0 0 } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 51 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1745054818753 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N1 " "Node \"HSMC_CLKIN_N1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1745054819148 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N2 " "Node \"HSMC_CLKIN_N2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1745054819148 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N1 " "Node \"HSMC_CLKOUT_N1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1745054819148 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N2 " "Node \"HSMC_CLKOUT_N2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1745054819148 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[0\] " "Node \"HSMC_RX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1745054819148 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[10\] " "Node \"HSMC_RX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1745054819148 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[11\] " "Node \"HSMC_RX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1745054819148 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[12\] " "Node \"HSMC_RX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1745054819148 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[13\] " "Node \"HSMC_RX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1745054819148 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[14\] " "Node \"HSMC_RX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1745054819148 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[15\] " "Node \"HSMC_RX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1745054819148 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[16\] " "Node \"HSMC_RX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1745054819148 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[1\] " "Node \"HSMC_RX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1745054819148 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[2\] " "Node \"HSMC_RX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1745054819148 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[3\] " "Node \"HSMC_RX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1745054819148 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[4\] " "Node \"HSMC_RX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1745054819148 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[5\] " "Node \"HSMC_RX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1745054819148 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[6\] " "Node \"HSMC_RX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1745054819148 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[7\] " "Node \"HSMC_RX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1745054819148 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[8\] " "Node \"HSMC_RX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1745054819148 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[9\] " "Node \"HSMC_RX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1745054819148 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[0\] " "Node \"HSMC_TX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1745054819148 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[10\] " "Node \"HSMC_TX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1745054819148 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[11\] " "Node \"HSMC_TX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1745054819148 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[12\] " "Node \"HSMC_TX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1745054819148 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[13\] " "Node \"HSMC_TX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1745054819148 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[14\] " "Node \"HSMC_TX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1745054819148 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[15\] " "Node \"HSMC_TX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1745054819148 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[16\] " "Node \"HSMC_TX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1745054819148 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[1\] " "Node \"HSMC_TX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1745054819148 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[2\] " "Node \"HSMC_TX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1745054819148 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[3\] " "Node \"HSMC_TX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1745054819148 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[4\] " "Node \"HSMC_TX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1745054819148 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[5\] " "Node \"HSMC_TX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1745054819148 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[6\] " "Node \"HSMC_TX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1745054819148 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[7\] " "Node \"HSMC_TX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1745054819148 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[8\] " "Node \"HSMC_TX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1745054819148 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[9\] " "Node \"HSMC_TX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1745054819148 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[0\] " "Node \"OTG_DREQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1745054819148 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1745054819148 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1745054819150 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1745054819157 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1745054821738 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1745054822254 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1745054822305 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1745054826534 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1745054826534 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1745054827412 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X11_Y37 X22_Y48 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X11_Y37 to location X22_Y48" {  } { { "loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X11_Y37 to location X22_Y48"} { { 12 { 0 ""} 11 37 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1745054831318 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1745054831318 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1745054832809 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1745054832810 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1745054832810 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.40 " "Total time spent on timing analysis during the Fitter is 2.40 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1745054832891 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1745054832969 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1745054833456 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1745054833504 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1745054833975 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1745054835449 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1745054836549 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "163 Cyclone IV E " "163 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK2_50 3.3-V LVTTL AG14 " "Pin CLOCK2_50 uses I/O standard 3.3-V LVTTL at AG14" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { CLOCK2_50 } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 562 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK3_50 3.3-V LVTTL AG15 " "Pin CLOCK3_50 uses I/O standard 3.3-V LVTTL at AG15" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { CLOCK3_50 } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 563 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENETCLK_25 3.3-V LVTTL A14 " "Pin ENETCLK_25 uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENETCLK_25 } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENETCLK_25" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 564 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SMA_CLKIN 3.3-V LVTTL AH14 " "Pin SMA_CLKIN uses I/O standard 3.3-V LVTTL at AH14" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SMA_CLKIN } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 565 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RTS 3.3-V LVTTL J13 " "Pin UART_RTS uses I/O standard 3.3-V LVTTL at J13" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { UART_RTS } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 573 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RXD 3.3-V LVTTL G12 " "Pin UART_RXD uses I/O standard 3.3-V LVTTL at G12" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { UART_RXD } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 574 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_WP_N 3.3-V LVTTL AF14 " "Pin SD_WP_N uses I/O standard 3.3-V LVTTL at AF14" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SD_WP_N } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 37 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 582 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET0_LINK100 3.3-V LVTTL C14 " "Pin ENET0_LINK100 uses I/O standard 3.3-V LVTTL at C14" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET0_LINK100 } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_LINK100" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 71 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 611 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET1_LINK100 3.3-V LVTTL D13 " "Pin ENET1_LINK100 uses I/O standard 3.3-V LVTTL at D13" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET1_LINK100 } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_LINK100" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 625 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_CLK27 3.3-V LVTTL B14 " "Pin TD_CLK27 uses I/O standard 3.3-V LVTTL at B14" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { TD_CLK27 } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 88 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 626 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[0\] 3.3-V LVTTL E8 " "Pin TD_DATA\[0\] uses I/O standard 3.3-V LVTTL at E8" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { TD_DATA[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 336 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[1\] 3.3-V LVTTL A7 " "Pin TD_DATA\[1\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { TD_DATA[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 337 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[2\] 3.3-V LVTTL D8 " "Pin TD_DATA\[2\] uses I/O standard 3.3-V LVTTL at D8" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { TD_DATA[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 338 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[3\] 3.3-V LVTTL C7 " "Pin TD_DATA\[3\] uses I/O standard 3.3-V LVTTL at C7" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { TD_DATA[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 339 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[4\] 3.3-V LVTTL D7 " "Pin TD_DATA\[4\] uses I/O standard 3.3-V LVTTL at D7" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { TD_DATA[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 340 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[5\] 3.3-V LVTTL D6 " "Pin TD_DATA\[5\] uses I/O standard 3.3-V LVTTL at D6" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { TD_DATA[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 341 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[6\] 3.3-V LVTTL E7 " "Pin TD_DATA\[6\] uses I/O standard 3.3-V LVTTL at E7" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { TD_DATA[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 342 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[7\] 3.3-V LVTTL F7 " "Pin TD_DATA\[7\] uses I/O standard 3.3-V LVTTL at F7" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { TD_DATA[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 343 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_HS 3.3-V LVTTL E5 " "Pin TD_HS uses I/O standard 3.3-V LVTTL at E5" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { TD_HS } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 90 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 627 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_VS 3.3-V LVTTL E4 " "Pin TD_VS uses I/O standard 3.3-V LVTTL at E4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { TD_VS } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 629 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_INT 3.3-V LVTTL D5 " "Pin OTG_INT uses I/O standard 3.3-V LVTTL at D5" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_INT } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 98 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 633 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IRDA_RXD 3.3-V LVTTL Y15 " "Pin IRDA_RXD uses I/O standard 3.3-V LVTTL at Y15" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { IRDA_RXD } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 100 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 635 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_RY 3.3-V LVTTL Y1 " "Pin FL_RY uses I/O standard 3.3-V LVTTL at Y1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_RY } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 650 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HSMC_CLKIN0 3.3-V LVTTL AH15 " "Pin HSMC_CLKIN0 uses I/O standard 3.3-V LVTTL at AH15" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_CLKIN0 } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN0" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 129 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 655 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[0\] 3.3-V LVTTL L3 " "Pin LCD_DATA\[0\] uses I/O standard 3.3-V LVTTL at L3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 284 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[1\] 3.3-V LVTTL L1 " "Pin LCD_DATA\[1\] uses I/O standard 3.3-V LVTTL at L1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 285 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[2\] 3.3-V LVTTL L2 " "Pin LCD_DATA\[2\] uses I/O standard 3.3-V LVTTL at L2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 286 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[3\] 3.3-V LVTTL K7 " "Pin LCD_DATA\[3\] uses I/O standard 3.3-V LVTTL at K7" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 287 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[4\] 3.3-V LVTTL K1 " "Pin LCD_DATA\[4\] uses I/O standard 3.3-V LVTTL at K1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 288 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[5\] 3.3-V LVTTL K2 " "Pin LCD_DATA\[5\] uses I/O standard 3.3-V LVTTL at K2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 289 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[6\] 3.3-V LVTTL M3 " "Pin LCD_DATA\[6\] uses I/O standard 3.3-V LVTTL at M3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 290 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[7\] 3.3-V LVTTL M5 " "Pin LCD_DATA\[7\] uses I/O standard 3.3-V LVTTL at M5" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 291 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_CLK 3.3-V LVTTL G6 " "Pin PS2_CLK uses I/O standard 3.3-V LVTTL at G6" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 576 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_DAT 3.3-V LVTTL H5 " "Pin PS2_DAT uses I/O standard 3.3-V LVTTL at H5" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 577 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_CLK2 3.3-V LVTTL G5 " "Pin PS2_CLK2 uses I/O standard 3.3-V LVTTL at G5" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { PS2_CLK2 } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 578 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_DAT2 3.3-V LVTTL F5 " "Pin PS2_DAT2 uses I/O standard 3.3-V LVTTL at F5" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { PS2_DAT2 } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 579 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_CMD 3.3-V LVTTL AD14 " "Pin SD_CMD uses I/O standard 3.3-V LVTTL at AD14" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SD_CMD } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 581 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[0\] 3.3-V LVTTL AE14 " "Pin SD_DAT\[0\] uses I/O standard 3.3-V LVTTL at AE14" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SD_DAT[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 292 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[1\] 3.3-V LVTTL AF13 " "Pin SD_DAT\[1\] uses I/O standard 3.3-V LVTTL at AF13" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SD_DAT[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 293 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[2\] 3.3-V LVTTL AB14 " "Pin SD_DAT\[2\] uses I/O standard 3.3-V LVTTL at AB14" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SD_DAT[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 294 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[3\] 3.3-V LVTTL AC14 " "Pin SD_DAT\[3\] uses I/O standard 3.3-V LVTTL at AC14" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SD_DAT[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 295 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EEP_I2C_SDAT 3.3-V LVTTL E14 " "Pin EEP_I2C_SDAT uses I/O standard 3.3-V LVTTL at E14" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { EEP_I2C_SDAT } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 595 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[0\] 3.3-V LVTTL J6 " "Pin OTG_DATA\[0\] uses I/O standard 3.3-V LVTTL at J6" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 344 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[1\] 3.3-V LVTTL K4 " "Pin OTG_DATA\[1\] uses I/O standard 3.3-V LVTTL at K4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 345 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[2\] 3.3-V LVTTL J5 " "Pin OTG_DATA\[2\] uses I/O standard 3.3-V LVTTL at J5" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 346 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[3\] 3.3-V LVTTL K3 " "Pin OTG_DATA\[3\] uses I/O standard 3.3-V LVTTL at K3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 347 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[4\] 3.3-V LVTTL J4 " "Pin OTG_DATA\[4\] uses I/O standard 3.3-V LVTTL at J4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 348 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[5\] 3.3-V LVTTL J3 " "Pin OTG_DATA\[5\] uses I/O standard 3.3-V LVTTL at J3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 349 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[6\] 3.3-V LVTTL J7 " "Pin OTG_DATA\[6\] uses I/O standard 3.3-V LVTTL at J7" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 350 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[7\] 3.3-V LVTTL H6 " "Pin OTG_DATA\[7\] uses I/O standard 3.3-V LVTTL at H6" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 351 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[8\] 3.3-V LVTTL H3 " "Pin OTG_DATA\[8\] uses I/O standard 3.3-V LVTTL at H3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[8] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 352 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[9\] 3.3-V LVTTL H4 " "Pin OTG_DATA\[9\] uses I/O standard 3.3-V LVTTL at H4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[9] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 353 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[10\] 3.3-V LVTTL G1 " "Pin OTG_DATA\[10\] uses I/O standard 3.3-V LVTTL at G1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[10] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 354 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[11\] 3.3-V LVTTL G2 " "Pin OTG_DATA\[11\] uses I/O standard 3.3-V LVTTL at G2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[11] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 355 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[12\] 3.3-V LVTTL G3 " "Pin OTG_DATA\[12\] uses I/O standard 3.3-V LVTTL at G3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[12] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 356 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[13\] 3.3-V LVTTL F1 " "Pin OTG_DATA\[13\] uses I/O standard 3.3-V LVTTL at F1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[13] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 357 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[14\] 3.3-V LVTTL F3 " "Pin OTG_DATA\[14\] uses I/O standard 3.3-V LVTTL at F3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[14] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 358 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[15\] 3.3-V LVTTL G4 " "Pin OTG_DATA\[15\] uses I/O standard 3.3-V LVTTL at G4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[15] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 359 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL W3 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at W3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 377 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL W2 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at W2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 378 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL V4 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at V4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 379 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL W1 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at W1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 380 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL V3 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at V3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 381 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL V2 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at V2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 382 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL V1 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at V1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 383 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL U3 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at U3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 384 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL Y3 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at Y3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 385 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL Y4 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at Y4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 386 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL AB1 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AB1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 387 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL AA3 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AA3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 388 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL AB2 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AB2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 389 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL AC1 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AC1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 390 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL AB3 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AB3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 391 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL AC2 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AC2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 392 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[16\] 3.3-V LVTTL M8 " "Pin DRAM_DQ\[16\] uses I/O standard 3.3-V LVTTL at M8" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[16] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 393 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[17\] 3.3-V LVTTL L8 " "Pin DRAM_DQ\[17\] uses I/O standard 3.3-V LVTTL at L8" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[17] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 394 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[18\] 3.3-V LVTTL P2 " "Pin DRAM_DQ\[18\] uses I/O standard 3.3-V LVTTL at P2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[18] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 395 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[19\] 3.3-V LVTTL N3 " "Pin DRAM_DQ\[19\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[19] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 396 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[20\] 3.3-V LVTTL N4 " "Pin DRAM_DQ\[20\] uses I/O standard 3.3-V LVTTL at N4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[20] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 397 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[21\] 3.3-V LVTTL M4 " "Pin DRAM_DQ\[21\] uses I/O standard 3.3-V LVTTL at M4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[21] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 398 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[22\] 3.3-V LVTTL M7 " "Pin DRAM_DQ\[22\] uses I/O standard 3.3-V LVTTL at M7" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[22] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 399 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[23\] 3.3-V LVTTL L7 " "Pin DRAM_DQ\[23\] uses I/O standard 3.3-V LVTTL at L7" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[23] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 400 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[24\] 3.3-V LVTTL U5 " "Pin DRAM_DQ\[24\] uses I/O standard 3.3-V LVTTL at U5" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[24] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 401 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[25\] 3.3-V LVTTL R7 " "Pin DRAM_DQ\[25\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[25] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 402 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[26\] 3.3-V LVTTL R1 " "Pin DRAM_DQ\[26\] uses I/O standard 3.3-V LVTTL at R1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[26] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 403 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[27\] 3.3-V LVTTL R2 " "Pin DRAM_DQ\[27\] uses I/O standard 3.3-V LVTTL at R2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[27] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 404 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[28\] 3.3-V LVTTL R3 " "Pin DRAM_DQ\[28\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[28] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 405 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[29\] 3.3-V LVTTL T3 " "Pin DRAM_DQ\[29\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[29] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 406 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[30\] 3.3-V LVTTL U4 " "Pin DRAM_DQ\[30\] uses I/O standard 3.3-V LVTTL at U4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[30] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 407 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[31\] 3.3-V LVTTL U1 " "Pin DRAM_DQ\[31\] uses I/O standard 3.3-V LVTTL at U1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[31] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 408 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[0\] 3.3-V LVTTL AH8 " "Pin FL_DQ\[0\] uses I/O standard 3.3-V LVTTL at AH8" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 472 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[1\] 3.3-V LVTTL AF10 " "Pin FL_DQ\[1\] uses I/O standard 3.3-V LVTTL at AF10" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 473 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[2\] 3.3-V LVTTL AG10 " "Pin FL_DQ\[2\] uses I/O standard 3.3-V LVTTL at AG10" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 474 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[3\] 3.3-V LVTTL AH10 " "Pin FL_DQ\[3\] uses I/O standard 3.3-V LVTTL at AH10" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 475 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[4\] 3.3-V LVTTL AF11 " "Pin FL_DQ\[4\] uses I/O standard 3.3-V LVTTL at AF11" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 476 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[5\] 3.3-V LVTTL AG11 " "Pin FL_DQ\[5\] uses I/O standard 3.3-V LVTTL at AG11" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 477 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[6\] 3.3-V LVTTL AH11 " "Pin FL_DQ\[6\] uses I/O standard 3.3-V LVTTL at AH11" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 478 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[7\] 3.3-V LVTTL AF12 " "Pin FL_DQ\[7\] uses I/O standard 3.3-V LVTTL at AF12" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 479 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[0\] 3.3-V LVTTL AB22 " "Pin GPIO\[0\] uses I/O standard 3.3-V LVTTL at AB22" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 480 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[1\] 3.3-V LVTTL AC15 " "Pin GPIO\[1\] uses I/O standard 3.3-V LVTTL at AC15" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 481 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[2\] 3.3-V LVTTL AB21 " "Pin GPIO\[2\] uses I/O standard 3.3-V LVTTL at AB21" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 482 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[3\] 3.3-V LVTTL Y17 " "Pin GPIO\[3\] uses I/O standard 3.3-V LVTTL at Y17" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 483 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[4\] 3.3-V LVTTL AC21 " "Pin GPIO\[4\] uses I/O standard 3.3-V LVTTL at AC21" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 484 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[5\] 3.3-V LVTTL Y16 " "Pin GPIO\[5\] uses I/O standard 3.3-V LVTTL at Y16" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 485 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[6\] 3.3-V LVTTL AD21 " "Pin GPIO\[6\] uses I/O standard 3.3-V LVTTL at AD21" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 486 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[7\] 3.3-V LVTTL AE16 " "Pin GPIO\[7\] uses I/O standard 3.3-V LVTTL at AE16" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 487 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[8\] 3.3-V LVTTL AD15 " "Pin GPIO\[8\] uses I/O standard 3.3-V LVTTL at AD15" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 488 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[9\] 3.3-V LVTTL AE15 " "Pin GPIO\[9\] uses I/O standard 3.3-V LVTTL at AE15" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 489 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[10\] 3.3-V LVTTL AC19 " "Pin GPIO\[10\] uses I/O standard 3.3-V LVTTL at AC19" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 490 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[11\] 3.3-V LVTTL AF16 " "Pin GPIO\[11\] uses I/O standard 3.3-V LVTTL at AF16" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 491 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[12\] 3.3-V LVTTL AD19 " "Pin GPIO\[12\] uses I/O standard 3.3-V LVTTL at AD19" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 492 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[13\] 3.3-V LVTTL AF15 " "Pin GPIO\[13\] uses I/O standard 3.3-V LVTTL at AF15" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 493 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[14\] 3.3-V LVTTL AF24 " "Pin GPIO\[14\] uses I/O standard 3.3-V LVTTL at AF24" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 494 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[15\] 3.3-V LVTTL AE21 " "Pin GPIO\[15\] uses I/O standard 3.3-V LVTTL at AE21" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 495 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[16\] 3.3-V LVTTL AF25 " "Pin GPIO\[16\] uses I/O standard 3.3-V LVTTL at AF25" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 496 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[17\] 3.3-V LVTTL AC22 " "Pin GPIO\[17\] uses I/O standard 3.3-V LVTTL at AC22" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 497 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[18\] 3.3-V LVTTL AE22 " "Pin GPIO\[18\] uses I/O standard 3.3-V LVTTL at AE22" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 498 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[19\] 3.3-V LVTTL AF21 " "Pin GPIO\[19\] uses I/O standard 3.3-V LVTTL at AF21" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 499 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[20\] 3.3-V LVTTL AF22 " "Pin GPIO\[20\] uses I/O standard 3.3-V LVTTL at AF22" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 500 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[21\] 3.3-V LVTTL AD22 " "Pin GPIO\[21\] uses I/O standard 3.3-V LVTTL at AD22" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 501 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[22\] 3.3-V LVTTL AG25 " "Pin GPIO\[22\] uses I/O standard 3.3-V LVTTL at AG25" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 502 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[23\] 3.3-V LVTTL AD25 " "Pin GPIO\[23\] uses I/O standard 3.3-V LVTTL at AD25" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 503 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[24\] 3.3-V LVTTL AH25 " "Pin GPIO\[24\] uses I/O standard 3.3-V LVTTL at AH25" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 504 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[25\] 3.3-V LVTTL AE25 " "Pin GPIO\[25\] uses I/O standard 3.3-V LVTTL at AE25" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 505 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[26\] 3.3-V LVTTL AG22 " "Pin GPIO\[26\] uses I/O standard 3.3-V LVTTL at AG22" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 506 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[27\] 3.3-V LVTTL AE24 " "Pin GPIO\[27\] uses I/O standard 3.3-V LVTTL at AE24" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 507 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[28\] 3.3-V LVTTL AH22 " "Pin GPIO\[28\] uses I/O standard 3.3-V LVTTL at AH22" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 508 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[29\] 3.3-V LVTTL AF26 " "Pin GPIO\[29\] uses I/O standard 3.3-V LVTTL at AF26" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 509 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[30\] 3.3-V LVTTL AE20 " "Pin GPIO\[30\] uses I/O standard 3.3-V LVTTL at AE20" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 510 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[31\] 3.3-V LVTTL AG23 " "Pin GPIO\[31\] uses I/O standard 3.3-V LVTTL at AG23" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 511 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[32\] 3.3-V LVTTL AF20 " "Pin GPIO\[32\] uses I/O standard 3.3-V LVTTL at AF20" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 512 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[33\] 3.3-V LVTTL AH26 " "Pin GPIO\[33\] uses I/O standard 3.3-V LVTTL at AH26" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 513 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[34\] 3.3-V LVTTL AH23 " "Pin GPIO\[34\] uses I/O standard 3.3-V LVTTL at AH23" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[34] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 514 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[35\] 3.3-V LVTTL AG26 " "Pin GPIO\[35\] uses I/O standard 3.3-V LVTTL at AG26" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[35] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 515 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[0\] 3.3-V LVTTL J10 " "Pin EX_IO\[0\] uses I/O standard 3.3-V LVTTL at J10" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { EX_IO[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[0\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 137 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 554 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[1\] 3.3-V LVTTL J14 " "Pin EX_IO\[1\] uses I/O standard 3.3-V LVTTL at J14" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { EX_IO[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[1\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 137 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 555 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[2\] 3.3-V LVTTL H13 " "Pin EX_IO\[2\] uses I/O standard 3.3-V LVTTL at H13" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { EX_IO[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[2\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 137 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 556 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[3\] 3.3-V LVTTL H14 " "Pin EX_IO\[3\] uses I/O standard 3.3-V LVTTL at H14" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { EX_IO[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[3\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 137 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 557 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[4\] 3.3-V LVTTL F14 " "Pin EX_IO\[4\] uses I/O standard 3.3-V LVTTL at F14" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { EX_IO[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[4\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 137 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 558 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[5\] 3.3-V LVTTL E10 " "Pin EX_IO\[5\] uses I/O standard 3.3-V LVTTL at E10" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { EX_IO[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[5\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 137 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 559 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[6\] 3.3-V LVTTL D9 " "Pin EX_IO\[6\] uses I/O standard 3.3-V LVTTL at D9" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { EX_IO[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[6\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 137 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 560 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_ADCLRCK 3.3-V LVTTL C2 " "Pin AUD_ADCLRCK uses I/O standard 3.3-V LVTTL at C2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 589 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_BCLK 3.3-V LVTTL F2 " "Pin AUD_BCLK uses I/O standard 3.3-V LVTTL at F2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 590 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_DACLRCK 3.3-V LVTTL E3 " "Pin AUD_DACLRCK uses I/O standard 3.3-V LVTTL at E3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 592 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "I2C_SDAT 3.3-V LVTTL A8 " "Pin I2C_SDAT uses I/O standard 3.3-V LVTTL at A8" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 597 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[0\] 3.3-V LVTTL AH3 " "Pin SRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at AH3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 433 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[1\] 3.3-V LVTTL AF4 " "Pin SRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at AF4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 434 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[2\] 3.3-V LVTTL AG4 " "Pin SRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at AG4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 435 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[3\] 3.3-V LVTTL AH4 " "Pin SRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at AH4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 436 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[4\] 3.3-V LVTTL AF6 " "Pin SRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at AF6" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 437 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[5\] 3.3-V LVTTL AG6 " "Pin SRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at AG6" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 438 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[6\] 3.3-V LVTTL AH6 " "Pin SRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at AH6" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 439 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[7\] 3.3-V LVTTL AF7 " "Pin SRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at AF7" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 440 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[8\] 3.3-V LVTTL AD1 " "Pin SRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at AD1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[8] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 441 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[9\] 3.3-V LVTTL AD2 " "Pin SRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at AD2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[9] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 442 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[10\] 3.3-V LVTTL AE2 " "Pin SRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AE2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[10] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 443 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[11\] 3.3-V LVTTL AE1 " "Pin SRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AE1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[11] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 444 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[12\] 3.3-V LVTTL AE3 " "Pin SRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AE3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[12] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 445 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[13\] 3.3-V LVTTL AE4 " "Pin SRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AE4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[13] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 446 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[14\] 3.3-V LVTTL AF3 " "Pin SRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AF3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[14] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 447 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[15\] 3.3-V LVTTL AG3 " "Pin SRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AG3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[15] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 448 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_ADCDAT 3.3-V LVTTL D2 " "Pin AUD_ADCDAT uses I/O standard 3.3-V LVTTL at D2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { AUD_ADCDAT } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 588 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 561 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1745054836733 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1745054836733 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "124 " "Following 124 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[0\] a permanently disabled " "Pin LCD_DATA\[0\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 284 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[1\] a permanently disabled " "Pin LCD_DATA\[1\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 285 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[2\] a permanently disabled " "Pin LCD_DATA\[2\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 286 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[3\] a permanently disabled " "Pin LCD_DATA\[3\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 287 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[4\] a permanently disabled " "Pin LCD_DATA\[4\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 288 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[5\] a permanently disabled " "Pin LCD_DATA\[5\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 289 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[6\] a permanently disabled " "Pin LCD_DATA\[6\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 290 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[7\] a permanently disabled " "Pin LCD_DATA\[7\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 291 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently disabled " "Pin PS2_CLK has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 576 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Pin PS2_DAT has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 577 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK2 a permanently disabled " "Pin PS2_CLK2 has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { PS2_CLK2 } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 578 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT2 a permanently disabled " "Pin PS2_DAT2 has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { PS2_DAT2 } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 579 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_CMD a permanently disabled " "Pin SD_CMD has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SD_CMD } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 581 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[0\] a permanently disabled " "Pin SD_DAT\[0\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SD_DAT[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 292 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[1\] a permanently disabled " "Pin SD_DAT\[1\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SD_DAT[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 293 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[2\] a permanently disabled " "Pin SD_DAT\[2\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SD_DAT[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 294 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[3\] a permanently disabled " "Pin SD_DAT\[3\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SD_DAT[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 295 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EEP_I2C_SDAT a permanently disabled " "Pin EEP_I2C_SDAT has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { EEP_I2C_SDAT } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 595 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[0\] a permanently disabled " "Pin OTG_DATA\[0\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 344 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[1\] a permanently disabled " "Pin OTG_DATA\[1\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 345 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[2\] a permanently disabled " "Pin OTG_DATA\[2\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 346 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[3\] a permanently disabled " "Pin OTG_DATA\[3\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 347 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[4\] a permanently disabled " "Pin OTG_DATA\[4\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 348 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[5\] a permanently disabled " "Pin OTG_DATA\[5\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 349 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[6\] a permanently disabled " "Pin OTG_DATA\[6\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 350 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[7\] a permanently disabled " "Pin OTG_DATA\[7\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 351 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[8\] a permanently disabled " "Pin OTG_DATA\[8\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[8] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 352 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[9\] a permanently disabled " "Pin OTG_DATA\[9\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[9] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 353 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[10\] a permanently disabled " "Pin OTG_DATA\[10\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[10] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 354 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[11\] a permanently disabled " "Pin OTG_DATA\[11\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[11] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 355 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[12\] a permanently disabled " "Pin OTG_DATA\[12\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[12] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 356 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[13\] a permanently disabled " "Pin OTG_DATA\[13\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[13] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 357 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[14\] a permanently disabled " "Pin OTG_DATA\[14\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[14] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 358 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[15\] a permanently disabled " "Pin OTG_DATA\[15\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[15] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 359 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 377 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 378 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 379 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 380 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 381 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 382 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 383 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 384 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 385 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 386 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 387 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 388 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 389 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 390 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 391 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 392 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[16\] a permanently disabled " "Pin DRAM_DQ\[16\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[16] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 393 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[17\] a permanently disabled " "Pin DRAM_DQ\[17\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[17] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 394 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[18\] a permanently disabled " "Pin DRAM_DQ\[18\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[18] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 395 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[19\] a permanently disabled " "Pin DRAM_DQ\[19\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[19] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 396 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[20\] a permanently disabled " "Pin DRAM_DQ\[20\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[20] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 397 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[21\] a permanently disabled " "Pin DRAM_DQ\[21\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[21] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 398 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[22\] a permanently disabled " "Pin DRAM_DQ\[22\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[22] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 399 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[23\] a permanently disabled " "Pin DRAM_DQ\[23\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[23] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 400 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[24\] a permanently disabled " "Pin DRAM_DQ\[24\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[24] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 401 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[25\] a permanently disabled " "Pin DRAM_DQ\[25\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[25] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 402 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[26\] a permanently disabled " "Pin DRAM_DQ\[26\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[26] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 403 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[27\] a permanently disabled " "Pin DRAM_DQ\[27\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[27] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 404 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[28\] a permanently disabled " "Pin DRAM_DQ\[28\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[28] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 405 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[29\] a permanently disabled " "Pin DRAM_DQ\[29\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[29] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 406 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[30\] a permanently disabled " "Pin DRAM_DQ\[30\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[30] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 407 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[31\] a permanently disabled " "Pin DRAM_DQ\[31\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[31] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 107 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 408 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[0\] a permanently disabled " "Pin FL_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 472 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[1\] a permanently disabled " "Pin FL_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 473 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[2\] a permanently disabled " "Pin FL_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 474 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[3\] a permanently disabled " "Pin FL_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 475 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[4\] a permanently disabled " "Pin FL_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 476 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[5\] a permanently disabled " "Pin FL_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 477 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[6\] a permanently disabled " "Pin FL_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 478 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[7\] a permanently disabled " "Pin FL_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 479 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[0\] a permanently disabled " "Pin GPIO\[0\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 480 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[1\] a permanently disabled " "Pin GPIO\[1\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 481 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[2\] a permanently disabled " "Pin GPIO\[2\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 482 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[3\] a permanently disabled " "Pin GPIO\[3\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 483 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[4\] a permanently disabled " "Pin GPIO\[4\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 484 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[5\] a permanently disabled " "Pin GPIO\[5\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 485 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[6\] a permanently disabled " "Pin GPIO\[6\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 486 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[7\] a permanently disabled " "Pin GPIO\[7\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 487 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[8\] a permanently disabled " "Pin GPIO\[8\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 488 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[9\] a permanently disabled " "Pin GPIO\[9\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 489 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[10\] a permanently disabled " "Pin GPIO\[10\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 490 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[11\] a permanently disabled " "Pin GPIO\[11\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 491 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[12\] a permanently disabled " "Pin GPIO\[12\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 492 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[13\] a permanently disabled " "Pin GPIO\[13\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 493 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[14\] a permanently disabled " "Pin GPIO\[14\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 494 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[15\] a permanently disabled " "Pin GPIO\[15\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 495 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[16\] a permanently disabled " "Pin GPIO\[16\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 496 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[17\] a permanently disabled " "Pin GPIO\[17\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 497 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[18\] a permanently disabled " "Pin GPIO\[18\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 498 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[19\] a permanently disabled " "Pin GPIO\[19\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 499 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[20\] a permanently disabled " "Pin GPIO\[20\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 500 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[21\] a permanently disabled " "Pin GPIO\[21\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 501 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[22\] a permanently disabled " "Pin GPIO\[22\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 502 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[23\] a permanently disabled " "Pin GPIO\[23\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 503 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[24\] a permanently disabled " "Pin GPIO\[24\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 504 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[25\] a permanently disabled " "Pin GPIO\[25\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 505 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[26\] a permanently disabled " "Pin GPIO\[26\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 506 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[27\] a permanently disabled " "Pin GPIO\[27\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 507 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[28\] a permanently disabled " "Pin GPIO\[28\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 508 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[29\] a permanently disabled " "Pin GPIO\[29\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 509 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[30\] a permanently disabled " "Pin GPIO\[30\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 510 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[31\] a permanently disabled " "Pin GPIO\[31\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 511 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[32\] a permanently disabled " "Pin GPIO\[32\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 512 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[33\] a permanently disabled " "Pin GPIO\[33\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 513 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[34\] a permanently disabled " "Pin GPIO\[34\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[34] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 514 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[35\] a permanently disabled " "Pin GPIO\[35\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO[35] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 515 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_D\[0\] a permanently disabled " "Pin HSMC_D\[0\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_D[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[0\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 133 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 516 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_D\[1\] a permanently disabled " "Pin HSMC_D\[1\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_D[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[1\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 133 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 517 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_D\[2\] a permanently disabled " "Pin HSMC_D\[2\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_D[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[2\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 133 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 518 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_D\[3\] a permanently disabled " "Pin HSMC_D\[3\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSMC_D[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[3\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 133 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 519 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[0\] a permanently disabled " "Pin EX_IO\[0\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { EX_IO[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[0\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 137 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 554 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[1\] a permanently disabled " "Pin EX_IO\[1\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { EX_IO[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[1\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 137 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 555 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[2\] a permanently disabled " "Pin EX_IO\[2\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { EX_IO[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[2\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 137 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 556 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[3\] a permanently disabled " "Pin EX_IO\[3\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { EX_IO[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[3\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 137 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 557 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[4\] a permanently disabled " "Pin EX_IO\[4\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { EX_IO[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[4\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 137 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 558 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[5\] a permanently disabled " "Pin EX_IO\[5\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { EX_IO[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[5\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 137 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 559 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[6\] a permanently disabled " "Pin EX_IO\[6\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { EX_IO[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[6\]" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 137 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 560 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 589 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 590 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab/Lab3/src/DE2_115/DE2_115.sv" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/DCLab/Lab3/" { { 0 { 0 ""} 0 592 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1745054836742 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1745054836742 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/User/Desktop/DCLab/Lab3/output_files/DE2_115.fit.smsg " "Generated suppressed messages file C:/Users/User/Desktop/DCLab/Lab3/output_files/DE2_115.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1745054837074 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 86 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 86 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5895 " "Peak virtual memory: 5895 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1745054837947 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 19 17:27:17 2025 " "Processing ended: Sat Apr 19 17:27:17 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1745054837947 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1745054837947 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1745054837947 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1745054837947 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1745054842841 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1745054842843 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 19 17:27:19 2025 " "Processing started: Sat Apr 19 17:27:19 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1745054842843 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1745054842843 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Lab3 -c DE2_115 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Lab3 -c DE2_115" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1745054842843 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1745054845451 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1745054845535 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4759 " "Peak virtual memory: 4759 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1745054848670 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 19 17:27:28 2025 " "Processing ended: Sat Apr 19 17:27:28 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1745054848670 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1745054848670 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1745054848670 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1745054848670 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1745054849313 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1745054853725 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1745054853726 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 19 17:27:30 2025 " "Processing started: Sat Apr 19 17:27:30 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1745054853726 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1745054853726 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Lab3 -c DE2_115 " "Command: quartus_sta Lab3 -c DE2_115" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1745054853726 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #11" {  } {  } 0 0 "qsta_default_script.tcl version: #11" 0 0 "Quartus II" 0 0 1745054853836 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1745054854068 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1745054854108 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1745054854108 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1745054854517 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1745054854596 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1745054854596 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1745054854596 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1745054854596 ""}
{ "Info" "ISTA_SDC_FOUND" "Altpll/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'Altpll/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1745054854614 ""}
{ "Info" "ISTA_SDC_FOUND" "src/DE2_115/DE2_115.sdc " "Reading SDC File: 'src/DE2_115/DE2_115.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1745054854622 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 25 -multiply_by 6 -duty_cycle 50.00 -name \{pll0\|altpll_0\|sd1\|pll7\|clk\[0\]\} \{pll0\|altpll_0\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{pll0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 25 -multiply_by 6 -duty_cycle 50.00 -name \{pll0\|altpll_0\|sd1\|pll7\|clk\[0\]\} \{pll0\|altpll_0\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1745054854624 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 500 -duty_cycle 50.00 -name \{pll0\|altpll_0\|sd1\|pll7\|clk\[1\]\} \{pll0\|altpll_0\|sd1\|pll7\|clk\[1\]\} " "create_generated_clock -source \{pll0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 500 -duty_cycle 50.00 -name \{pll0\|altpll_0\|sd1\|pll7\|clk\[1\]\} \{pll0\|altpll_0\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1745054854624 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1745054854624 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1745054854624 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Top:top0\|AudDSP:dsp\|get_data_counter_r\[0\] " "Node: Top:top0\|AudDSP:dsp\|get_data_counter_r\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Top:top0\|AudDSP:dsp\|sram_data_next_w\[1\] Top:top0\|AudDSP:dsp\|get_data_counter_r\[0\] " "Latch Top:top0\|AudDSP:dsp\|sram_data_next_w\[1\] is being clocked by Top:top0\|AudDSP:dsp\|get_data_counter_r\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1745054854638 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1745054854638 "|DE2_115|Top:top0|AudDSP:dsp|get_data_counter_r[0]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1745054854863 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1745054854865 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1745054854880 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "pll0\|altpll_0\|sd1\|pll7\|clk\[0\] AUD_BCLK " "The launch and latch times for the relationship between source clock: pll0\|altpll_0\|sd1\|pll7\|clk\[0\] and destination clock: AUD_BCLK are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1745054854937 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "AUD_BCLK pll0\|altpll_0\|sd1\|pll7\|clk\[0\] " "The launch and latch times for the relationship between source clock: AUD_BCLK and destination clock: pll0\|altpll_0\|sd1\|pll7\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1745054854941 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "pll0\|altpll_0\|sd1\|pll7\|clk\[0\] AUD_BCLK " "The launch and latch times for the relationship between source clock: pll0\|altpll_0\|sd1\|pll7\|clk\[0\] and destination clock: AUD_BCLK are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1745054854954 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "AUD_BCLK pll0\|altpll_0\|sd1\|pll7\|clk\[0\] " "The launch and latch times for the relationship between source clock: AUD_BCLK and destination clock: pll0\|altpll_0\|sd1\|pll7\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1745054854955 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1745054854958 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1745054854958 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.482 " "Worst-case setup slack is -6.482" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745054854961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745054854961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.482            -506.593 pll0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "   -6.482            -506.593 pll0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745054854961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.893             -85.894 AUD_BCLK  " "   -2.893             -85.894 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745054854961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.419               0.000 altera_reserved_tck  " "   43.419               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745054854961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   81.075               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[1\]  " "   81.075               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745054854961 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1745054854961 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "AUD_BCLK pll0\|altpll_0\|sd1\|pll7\|clk\[0\] " "The launch and latch times for the relationship between source clock: AUD_BCLK and destination clock: pll0\|altpll_0\|sd1\|pll7\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1745054854972 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.366 " "Worst-case hold slack is -0.366" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745054854977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745054854977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.366              -0.731 pll0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "   -0.366              -0.731 pll0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745054854977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 altera_reserved_tck  " "    0.402               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745054854977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[1\]  " "    0.403               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745054854977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.440               0.000 AUD_BCLK  " "    0.440               0.000 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745054854977 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1745054854977 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.276 " "Worst-case recovery slack is 48.276" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745054854983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745054854983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.276               0.000 altera_reserved_tck  " "   48.276               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745054854983 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1745054854983 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.405 " "Worst-case removal slack is 1.405" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745054854987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745054854987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.405               0.000 altera_reserved_tck  " "    1.405               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745054854987 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1745054854987 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.819 " "Worst-case minimum pulse width slack is 9.819" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745054854995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745054854995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.819               0.000 CLOCK_50  " "    9.819               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745054854995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK2_50  " "   16.000               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745054854995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK3_50  " "   16.000               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745054854995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.135               0.000 AUD_BCLK  " "   41.135               0.000 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745054854995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.371               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "   41.371               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745054854995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.491               0.000 altera_reserved_tck  " "   49.491               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745054854995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 4999.708               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[1\]  " " 4999.708               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745054854995 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1745054854995 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "pll0\|altpll_0\|sd1\|pll7\|clk\[0\] AUD_BCLK " "The launch and latch times for the relationship between source clock: pll0\|altpll_0\|sd1\|pll7\|clk\[0\] and destination clock: AUD_BCLK are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1745054858486 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1745054858499 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1745054858523 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1745054859064 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Top:top0\|AudDSP:dsp\|get_data_counter_r\[0\] " "Node: Top:top0\|AudDSP:dsp\|get_data_counter_r\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Top:top0\|AudDSP:dsp\|sram_data_next_w\[1\] Top:top0\|AudDSP:dsp\|get_data_counter_r\[0\] " "Latch Top:top0\|AudDSP:dsp\|sram_data_next_w\[1\] is being clocked by Top:top0\|AudDSP:dsp\|get_data_counter_r\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1745054859193 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1745054859193 "|DE2_115|Top:top0|AudDSP:dsp|get_data_counter_r[0]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1745054859197 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "pll0\|altpll_0\|sd1\|pll7\|clk\[0\] AUD_BCLK " "The launch and latch times for the relationship between source clock: pll0\|altpll_0\|sd1\|pll7\|clk\[0\] and destination clock: AUD_BCLK are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1745054859240 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "AUD_BCLK pll0\|altpll_0\|sd1\|pll7\|clk\[0\] " "The launch and latch times for the relationship between source clock: AUD_BCLK and destination clock: pll0\|altpll_0\|sd1\|pll7\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1745054859241 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1745054859244 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1745054859244 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.847 " "Worst-case setup slack is -5.847" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745054859249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745054859249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.847            -458.959 pll0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "   -5.847            -458.959 pll0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745054859249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.788             -82.618 AUD_BCLK  " "   -2.788             -82.618 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745054859249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.980               0.000 altera_reserved_tck  " "   43.980               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745054859249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   81.256               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[1\]  " "   81.256               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745054859249 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1745054859249 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "AUD_BCLK pll0\|altpll_0\|sd1\|pll7\|clk\[0\] " "The launch and latch times for the relationship between source clock: AUD_BCLK and destination clock: pll0\|altpll_0\|sd1\|pll7\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1745054859261 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.343 " "Worst-case hold slack is -0.343" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745054859269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745054859269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.343              -0.686 pll0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "   -0.343              -0.686 pll0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745054859269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 altera_reserved_tck  " "    0.354               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745054859269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[1\]  " "    0.355               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745054859269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387               0.000 AUD_BCLK  " "    0.387               0.000 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745054859269 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1745054859269 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.547 " "Worst-case recovery slack is 48.547" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745054859286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745054859286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.547               0.000 altera_reserved_tck  " "   48.547               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745054859286 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1745054859286 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.298 " "Worst-case removal slack is 1.298" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745054859294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745054859294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.298               0.000 altera_reserved_tck  " "    1.298               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745054859294 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1745054859294 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.799 " "Worst-case minimum pulse width slack is 9.799" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745054859306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745054859306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.799               0.000 CLOCK_50  " "    9.799               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745054859306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK2_50  " "   16.000               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745054859306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK3_50  " "   16.000               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745054859306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.218               0.000 AUD_BCLK  " "   41.218               0.000 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745054859306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.355               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "   41.355               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745054859306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.402               0.000 altera_reserved_tck  " "   49.402               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745054859306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 4999.711               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[1\]  " " 4999.711               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745054859306 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1745054859306 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "pll0\|altpll_0\|sd1\|pll7\|clk\[0\] AUD_BCLK " "The launch and latch times for the relationship between source clock: pll0\|altpll_0\|sd1\|pll7\|clk\[0\] and destination clock: AUD_BCLK are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1745054862805 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1745054862822 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Top:top0\|AudDSP:dsp\|get_data_counter_r\[0\] " "Node: Top:top0\|AudDSP:dsp\|get_data_counter_r\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Top:top0\|AudDSP:dsp\|sram_data_next_w\[1\] Top:top0\|AudDSP:dsp\|get_data_counter_r\[0\] " "Latch Top:top0\|AudDSP:dsp\|sram_data_next_w\[1\] is being clocked by Top:top0\|AudDSP:dsp\|get_data_counter_r\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1745054863141 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1745054863141 "|DE2_115|Top:top0|AudDSP:dsp|get_data_counter_r[0]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1745054863146 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "pll0\|altpll_0\|sd1\|pll7\|clk\[0\] AUD_BCLK " "The launch and latch times for the relationship between source clock: pll0\|altpll_0\|sd1\|pll7\|clk\[0\] and destination clock: AUD_BCLK are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1745054863158 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "AUD_BCLK pll0\|altpll_0\|sd1\|pll7\|clk\[0\] " "The launch and latch times for the relationship between source clock: AUD_BCLK and destination clock: pll0\|altpll_0\|sd1\|pll7\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1745054863159 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1745054863161 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1745054863161 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.280 " "Worst-case setup slack is -3.280" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745054863170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745054863170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.280            -262.998 pll0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "   -3.280            -262.998 pll0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745054863170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.619             -48.022 AUD_BCLK  " "   -1.619             -48.022 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745054863170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.997               0.000 altera_reserved_tck  " "   46.997               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745054863170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   82.226               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[1\]  " "   82.226               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745054863170 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1745054863170 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "AUD_BCLK pll0\|altpll_0\|sd1\|pll7\|clk\[0\] " "The launch and latch times for the relationship between source clock: AUD_BCLK and destination clock: pll0\|altpll_0\|sd1\|pll7\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1745054863180 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.167 " "Worst-case hold slack is -0.167" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745054863192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745054863192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.167              -0.334 pll0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "   -0.167              -0.334 pll0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745054863192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 altera_reserved_tck  " "    0.182               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745054863192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[1\]  " "    0.182               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745054863192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 AUD_BCLK  " "    0.201               0.000 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745054863192 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1745054863192 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.479 " "Worst-case recovery slack is 49.479" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745054863202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745054863202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.479               0.000 altera_reserved_tck  " "   49.479               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745054863202 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1745054863202 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.663 " "Worst-case removal slack is 0.663" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745054863214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745054863214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.663               0.000 altera_reserved_tck  " "    0.663               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745054863214 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1745054863214 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.400 " "Worst-case minimum pulse width slack is 9.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745054863224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745054863224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.400               0.000 CLOCK_50  " "    9.400               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745054863224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK2_50  " "   16.000               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745054863224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK3_50  " "   16.000               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745054863224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   40.632               0.000 AUD_BCLK  " "   40.632               0.000 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745054863224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.419               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "   41.419               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745054863224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.285               0.000 altera_reserved_tck  " "   49.285               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745054863224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 4999.781               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[1\]  " " 4999.781               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1745054863224 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1745054863224 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "pll0\|altpll_0\|sd1\|pll7\|clk\[0\] AUD_BCLK " "The launch and latch times for the relationship between source clock: pll0\|altpll_0\|sd1\|pll7\|clk\[0\] and destination clock: AUD_BCLK are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1745054866923 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1745054867622 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1745054867624 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 21 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5000 " "Peak virtual memory: 5000 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1745054867939 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 19 17:27:47 2025 " "Processing ended: Sat Apr 19 17:27:47 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1745054867939 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1745054867939 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1745054867939 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1745054867939 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 612 s " "Quartus II Full Compilation was successful. 0 errors, 612 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1745054868803 ""}
