Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2224.391 ; gain = 0.000 ; free physical = 2435 ; free virtual = 8464
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 1cb70258b
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 34 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 288b3b1dd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2224.391 ; gain = 0.000 ; free physical = 2435 ; free virtual = 8464

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant Propagation | Checksum: 288b3b1dd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2224.391 ; gain = 0.000 ; free physical = 2435 ; free virtual = 8464

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 1092 unconnected nets.
CRITICAL WARNING: [Constraints 18-952] The ports 'DEBUG[6], DEBUG[67], DEBUG[34], DEBUG[84], DEBUG[25], DEBUG[39], DEBUG[11], DEBUG[33], DEBUG[100], DEBUG[44], DEBUG[52], DEBUG[74], DEBUG[17], DEBUG[27], DEBUG[58], DEBUG[89], DEBUG[37], DEBUG[23], DEBUG[104], DEBUG[26], DEBUG[90], DEBUG[56], DEBUG[97], DEBUG[35], DEBUG[54], DEBUG[8], DEBUG[107], DEBUG[36], DEBUG[91], DEBUG[96], DEBUG[77], DEBUG[7], DEBUG[20], DEBUG[18], DEBUG[41], DEBUG[19], DEBUG[53], DEBUG[81], DEBUG[87], DEBUG[64], DEBUG[78], DEBUG[31], DEBUG[70], DEBUG[40], DEBUG[47], DEBUG[102], DEBUG[92], DEBUG[60], DEBUG[50], DEBUG[15], DEBUG[59], DEBUG[72], DEBUG[32], DEBUG[22], DEBUG[85], DEBUG[69], DEBUG[94], DEBUG[86], DEBUG[57], DEBUG[88], DEBUG[68], DEBUG[42], DEBUG[2], DEBUG[4], DEBUG[66], DEBUG[48], DEBUG[99], DEBUG[63], DEBUG[14], DEBUG[55], DEBUG[110], DEBUG[108], DEBUG[61], DEBUG[83], DEBUG[45], DEBUG[73], DEBUG[62], DEBUG[5], DEBUG[98], DEBUG[29], DEBUG[93], DEBUG[49], DEBUG[38], DEBUG[103], DEBUG[106], DEBUG[3], DEBUG[95], DEBUG[71], DEBUG[16], DEBUG[46], DEBUG[43], DEBUG[109], DEBUG[30], DEBUG[24], DEBUG[75], DEBUG[13], DEBUG[101], DEBUG[65], DEBUG[105], DEBUG[82], DEBUG[51], DEBUG[21], DEBUG[9], DEBUG[76], DEBUG[10], DEBUG[28], DEBUG[12], DEBUG[1], DEBUG[0], DEBUG[79], and DEBUG[80]' in reconfigurable module 'design_1_i/slot_0' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
CRITICAL WARNING: [Constraints 18-952] The ports 'DEBUG[15], DEBUG[16], DEBUG[13], DEBUG[57], DEBUG[84], DEBUG[53], DEBUG[107], DEBUG[68], DEBUG[52], DEBUG[49], DEBUG[89], DEBUG[95], DEBUG[72], DEBUG[87], DEBUG[61], DEBUG[36], DEBUG[83], DEBUG[10], DEBUG[12], DEBUG[99], DEBUG[4], DEBUG[9], DEBUG[29], DEBUG[19], DEBUG[90], DEBUG[43], DEBUG[28], DEBUG[78], DEBUG[60], DEBUG[56], DEBUG[37], DEBUG[71], DEBUG[94], DEBUG[20], DEBUG[77], DEBUG[100], DEBUG[106], DEBUG[47], DEBUG[41], DEBUG[102], DEBUG[33], DEBUG[96], DEBUG[93], DEBUG[45], DEBUG[98], DEBUG[31], DEBUG[11], DEBUG[34], DEBUG[32], DEBUG[103], DEBUG[88], DEBUG[101], DEBUG[35], DEBUG[92], DEBUG[74], DEBUG[27], DEBUG[76], DEBUG[25], DEBUG[48], DEBUG[6], DEBUG[44], DEBUG[110], DEBUG[75], DEBUG[85], DEBUG[23], DEBUG[105], DEBUG[104], DEBUG[8], DEBUG[40], DEBUG[58], DEBUG[39], DEBUG[18], DEBUG[5], DEBUG[64], DEBUG[51], DEBUG[14], DEBUG[63], DEBUG[21], DEBUG[42], DEBUG[65], DEBUG[108], DEBUG[22], DEBUG[67], DEBUG[91], DEBUG[70], DEBUG[50], DEBUG[82], DEBUG[109], DEBUG[17], DEBUG[81], DEBUG[55], DEBUG[26], DEBUG[62], DEBUG[86], DEBUG[59], DEBUG[66], DEBUG[80], DEBUG[69], DEBUG[54], DEBUG[7], DEBUG[97], DEBUG[0], DEBUG[73], DEBUG[79], DEBUG[38], DEBUG[24], DEBUG[3], DEBUG[1], DEBUG[46], DEBUG[30], and DEBUG[2]' in reconfigurable module 'design_1_i/slot_1' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 3 Sweep | Checksum: 21e314416

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2224.391 ; gain = 0.000 ; free physical = 2438 ; free virtual = 8467

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2224.391 ; gain = 0.000 ; free physical = 2437 ; free virtual = 8466
CRITICAL WARNING: [Constraints 18-952] The ports 'DEBUG[6], DEBUG[67], DEBUG[34], DEBUG[84], DEBUG[25], DEBUG[39], DEBUG[11], DEBUG[33], DEBUG[100], DEBUG[44], DEBUG[52], DEBUG[74], DEBUG[17], DEBUG[27], DEBUG[58], DEBUG[89], DEBUG[37], DEBUG[23], DEBUG[104], DEBUG[26], DEBUG[90], DEBUG[56], DEBUG[97], DEBUG[35], DEBUG[54], DEBUG[8], DEBUG[107], DEBUG[36], DEBUG[91], DEBUG[96], DEBUG[77], DEBUG[7], DEBUG[20], DEBUG[18], DEBUG[41], DEBUG[19], DEBUG[53], DEBUG[81], DEBUG[87], DEBUG[64], DEBUG[78], DEBUG[31], DEBUG[70], DEBUG[40], DEBUG[47], DEBUG[102], DEBUG[92], DEBUG[60], DEBUG[50], DEBUG[15], DEBUG[59], DEBUG[72], DEBUG[32], DEBUG[22], DEBUG[85], DEBUG[69], DEBUG[94], DEBUG[86], DEBUG[57], DEBUG[88], DEBUG[68], DEBUG[42], DEBUG[2], DEBUG[4], DEBUG[66], DEBUG[48], DEBUG[99], DEBUG[63], DEBUG[14], DEBUG[55], DEBUG[110], DEBUG[108], DEBUG[61], DEBUG[83], DEBUG[45], DEBUG[73], DEBUG[62], DEBUG[5], DEBUG[98], DEBUG[29], DEBUG[93], DEBUG[49], DEBUG[38], DEBUG[103], DEBUG[106], DEBUG[3], DEBUG[95], DEBUG[71], DEBUG[16], DEBUG[46], DEBUG[43], DEBUG[109], DEBUG[30], DEBUG[24], DEBUG[75], DEBUG[13], DEBUG[101], DEBUG[65], DEBUG[105], DEBUG[82], DEBUG[51], DEBUG[21], DEBUG[9], DEBUG[76], DEBUG[10], DEBUG[28], DEBUG[12], DEBUG[1], DEBUG[0], DEBUG[79], and DEBUG[80]' in reconfigurable module 'design_1_i/slot_0' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
CRITICAL WARNING: [Constraints 18-952] The ports 'DEBUG[15], DEBUG[16], DEBUG[13], DEBUG[57], DEBUG[84], DEBUG[53], DEBUG[107], DEBUG[68], DEBUG[52], DEBUG[49], DEBUG[89], DEBUG[95], DEBUG[72], DEBUG[87], DEBUG[61], DEBUG[36], DEBUG[83], DEBUG[10], DEBUG[12], DEBUG[99], DEBUG[4], DEBUG[9], DEBUG[29], DEBUG[19], DEBUG[90], DEBUG[43], DEBUG[28], DEBUG[78], DEBUG[60], DEBUG[56], DEBUG[37], DEBUG[71], DEBUG[94], DEBUG[20], DEBUG[77], DEBUG[100], DEBUG[106], DEBUG[47], DEBUG[41], DEBUG[102], DEBUG[33], DEBUG[96], DEBUG[93], DEBUG[45], DEBUG[98], DEBUG[31], DEBUG[11], DEBUG[34], DEBUG[32], DEBUG[103], DEBUG[88], DEBUG[101], DEBUG[35], DEBUG[92], DEBUG[74], DEBUG[27], DEBUG[76], DEBUG[25], DEBUG[48], DEBUG[6], DEBUG[44], DEBUG[110], DEBUG[75], DEBUG[85], DEBUG[23], DEBUG[105], DEBUG[104], DEBUG[8], DEBUG[40], DEBUG[58], DEBUG[39], DEBUG[18], DEBUG[5], DEBUG[64], DEBUG[51], DEBUG[14], DEBUG[63], DEBUG[21], DEBUG[42], DEBUG[65], DEBUG[108], DEBUG[22], DEBUG[67], DEBUG[91], DEBUG[70], DEBUG[50], DEBUG[82], DEBUG[109], DEBUG[17], DEBUG[81], DEBUG[55], DEBUG[26], DEBUG[62], DEBUG[86], DEBUG[59], DEBUG[66], DEBUG[80], DEBUG[69], DEBUG[54], DEBUG[7], DEBUG[97], DEBUG[0], DEBUG[73], DEBUG[79], DEBUG[38], DEBUG[24], DEBUG[3], DEBUG[1], DEBUG[46], DEBUG[30], and DEBUG[2]' in reconfigurable module 'design_1_i/slot_1' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
Ending Logic Optimization Task | Checksum: 21e314416

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2224.391 ; gain = 0.000 ; free physical = 2436 ; free virtual = 8466

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-232] Skipping BRAM gating because all BRAMs are in high frequency (i.e. period < 3.12 ns) clock domains.
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 36 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
Ending Power Optimization Task | Checksum: 21e314416

Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2224.391 ; gain = 0.000 ; free physical = 2423 ; free virtual = 8453
INFO: [Common 17-83] Releasing license: Implementation
943 Infos, 335 Warnings, 12 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
