C:\lscc\diamond\3.13\synpbase\bin64\m_gen_lattice.exe  -prodtype  synplify_pro   -encrypt  -pro  -rundir  C:\Users\Borna\Documents\Projects\FPGA\Blink\impl1   -part LFE5U_12F  -package BG381I  -grade -6    -maxfan 1000 -pipe -infer_seqShift  -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -gcc_allow_lat_combloops 0 -gcc_disable_clock_latches 0 -gcc_convert_lats_to_regs 0 -lattice -use_rename_in_edif 1 -Write_declared_clocks_only 1 -enable_gcc_in_premap -seqshift_no_replicate 0 -summaryfile C:\Users\Borna\Documents\Projects\FPGA\Blink\impl1\synlog\report\Blink_impl1_fpga_mapper.xml -merge_inferred_clocks 0  -top_level_module  pll  -implementation  impl1  -flow mapping  -multisrs  -ta_num_paths  3  -oedif  C:\Users\Borna\Documents\Projects\FPGA\Blink\impl1\Blink_impl1.edi   -freq 200.000   C:\Users\Borna\Documents\Projects\FPGA\Blink\impl1\synwork\Blink_impl1_prem.srd  -devicelib  C:\lscc\diamond\3.13\synpbase\lib\lucent\ecp5u.v  -devicelib  C:\lscc\diamond\3.13\synpbase\lib\lucent\pmi_def.v  -ologparam  C:\Users\Borna\Documents\Projects\FPGA\Blink\impl1\syntmp\Blink_impl1.plg  -osyn  C:\Users\Borna\Documents\Projects\FPGA\Blink\impl1\Blink_impl1.srm  -prjdir  C:\Users\Borna\Documents\Projects\FPGA\Blink\impl1\  -prjname  proj_1  -log  C:\Users\Borna\Documents\Projects\FPGA\Blink\impl1\synlog\Blink_impl1_fpga_mapper.srr  -sn  2023.03  -jobname  "fpga_mapper" 
relcom:..\..\..\..\..\..\..\..\lscc\diamond\3.13\synpbase\bin64\m_gen_lattice.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\impl1 -part LFE5U_12F -package BG381I -grade -6 -maxfan 1000 -pipe -infer_seqShift -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -gcc_allow_lat_combloops 0 -gcc_disable_clock_latches 0 -gcc_convert_lats_to_regs 0 -lattice -use_rename_in_edif 1 -Write_declared_clocks_only 1 -enable_gcc_in_premap -seqshift_no_replicate 0 -summaryfile ..\synlog\report\Blink_impl1_fpga_mapper.xml -merge_inferred_clocks 0 -top_level_module pll -implementation impl1 -flow mapping -multisrs -ta_num_paths 3 -oedif ..\Blink_impl1.edi -freq 200.000 ..\synwork\Blink_impl1_prem.srd -devicelib ..\..\..\..\..\..\..\..\lscc\diamond\3.13\synpbase\lib\lucent\ecp5u.v -devicelib ..\..\..\..\..\..\..\..\lscc\diamond\3.13\synpbase\lib\lucent\pmi_def.v -ologparam Blink_impl1.plg -osyn ..\Blink_impl1.srm -prjdir ..\ -prjname proj_1 -log ..\synlog\Blink_impl1_fpga_mapper.srr -sn 2023.03 -jobname "fpga_mapper"
rc:1 success:1 runtime:4
file:..\blink_impl1.edi|io:o|time:1720816935|size:10905|exec:0|csum:
file:..\synwork\blink_impl1_prem.srd|io:i|time:1720816931|size:5775|exec:0|csum:A7612B0368DBBAFB0EE3BEE502B0F91C
file:..\..\..\..\..\..\..\..\lscc\diamond\3.13\synpbase\lib\lucent\ecp5u.v|io:i|time:1691661400|size:89974|exec:0|csum:85BD439A14EE708460D98A7CDD285D98
file:..\..\..\..\..\..\..\..\lscc\diamond\3.13\synpbase\lib\lucent\pmi_def.v|io:i|time:1691661402|size:40584|exec:0|csum:62845CEC2BB6FEBE1BA059B1E18015F4
file:blink_impl1.plg|io:o|time:1720816936|size:287|exec:0|csum:
file:..\blink_impl1.srm|io:o|time:1720816935|size:3236|exec:0|csum:
file:..\synlog\blink_impl1_fpga_mapper.srr|io:o|time:1720816936|size:8208|exec:0|csum:
file:..\..\..\..\..\..\..\..\lscc\diamond\3.13\synpbase\bin64\m_gen_lattice.exe|io:i|time:1693474890|size:46102016|exec:1|csum:39C6CE25C68DC18FC7D36829B768C215
