*SPEF "ieee 1481-1999"
*DESIGN "grid_io_bottom"
*DATE "11:11:11 Fri 11 11, 1111"
*VENDOR "OpenRCX"
*PROGRAM "Parallel Extraction"
*VERSION "1.0"
*DESIGN_FLOW "NAME_SCOPE LOCAL" "PIN_CAP NONE"
*DIVIDER /
*DELIMITER :
*BUS_DELIMITER []
*T_UNIT 1 NS
*C_UNIT 1 PF
*R_UNIT 1 OHM
*L_UNIT 1 HENRY

*NAME_MAP
*1 ccff_head
*2 ccff_tail
*3 gfpga_pad_GPIO_PAD
*4 prog_clk
*5 top_width_0_height_0_subtile_0__pin_inpad_0_
*6 top_width_0_height_0_subtile_0__pin_outpad_0_
*9 net1
*10 net2
*11 net3
*12 net4
*13 FILLER_0_0_15
*14 FILLER_0_0_27
*15 FILLER_0_0_29
*16 FILLER_0_0_3
*17 FILLER_0_0_37
*18 FILLER_0_10_15
*19 FILLER_0_10_27
*20 FILLER_0_10_29
*21 FILLER_0_10_3
*22 FILLER_0_10_37
*23 FILLER_0_11_15
*24 FILLER_0_11_21
*25 FILLER_0_11_3
*26 FILLER_0_12_15
*27 FILLER_0_12_21
*28 FILLER_0_12_27
*29 FILLER_0_12_29
*30 FILLER_0_12_3
*31 FILLER_0_12_33
*32 FILLER_0_13_21
*33 FILLER_0_13_27
*34 FILLER_0_13_29
*35 FILLER_0_13_9
*36 FILLER_0_1_15
*37 FILLER_0_1_27
*38 FILLER_0_1_3
*39 FILLER_0_2_15
*40 FILLER_0_2_27
*41 FILLER_0_2_29
*42 FILLER_0_2_3
*43 FILLER_0_2_37
*44 FILLER_0_3_15
*45 FILLER_0_3_27
*46 FILLER_0_3_3
*47 FILLER_0_3_35
*48 FILLER_0_4_15
*49 FILLER_0_4_27
*50 FILLER_0_4_29
*51 FILLER_0_4_3
*52 FILLER_0_4_37
*53 FILLER_0_5_15
*54 FILLER_0_5_27
*55 FILLER_0_5_3
*56 FILLER_0_5_35
*57 FILLER_0_6_15
*58 FILLER_0_6_27
*59 FILLER_0_6_29
*60 FILLER_0_6_3
*61 FILLER_0_6_37
*62 FILLER_0_7_15
*63 FILLER_0_7_27
*64 FILLER_0_7_3
*65 FILLER_0_7_35
*66 FILLER_0_8_15
*67 FILLER_0_8_27
*68 FILLER_0_8_29
*69 FILLER_0_8_3
*70 FILLER_0_8_37
*71 FILLER_0_9_15
*72 FILLER_0_9_27
*73 FILLER_0_9_3
*74 FILLER_0_9_35
*75 PHY_0
*76 PHY_1
*77 PHY_10
*78 PHY_11
*79 PHY_12
*80 PHY_13
*81 PHY_14
*82 PHY_15
*83 PHY_16
*84 PHY_17
*85 PHY_18
*86 PHY_19
*87 PHY_2
*88 PHY_20
*89 PHY_21
*90 PHY_22
*91 PHY_23
*92 PHY_24
*93 PHY_25
*94 PHY_26
*95 PHY_27
*96 PHY_3
*97 PHY_4
*98 PHY_5
*99 PHY_6
*100 PHY_7
*101 PHY_8
*102 PHY_9
*103 TAP_28
*104 TAP_29
*105 TAP_30
*106 TAP_31
*107 TAP_32
*108 TAP_33
*109 TAP_34
*110 TAP_35
*111 _0_
*112 _1_
*113 input1
*114 input2
*115 output3
*116 output4

*PORTS
ccff_head I
ccff_tail O
gfpga_pad_GPIO_PAD I
prog_clk I
top_width_0_height_0_subtile_0__pin_inpad_0_ O
top_width_0_height_0_subtile_0__pin_outpad_0_ I

*D_NET *1 0.00063232
*CONN
*P ccff_head I
*I *113:A I *D sky130_fd_sc_hd__clkbuf_1
*CAP
1 ccff_head 0.00031616
2 *113:A 0.00031616
*RES
1 ccff_head *113:A 20.5661 
*END

*D_NET *2 0.00105982
*CONN
*P ccff_tail O
*I *115:X O *D sky130_fd_sc_hd__buf_2
*CAP
1 ccff_tail 0.000529911
2 *115:X 0.000529911
*RES
1 *115:X ccff_tail 18.9027 
*END

*D_NET *3 0.00102077
*CONN
*P gfpga_pad_GPIO_PAD I
*I *114:A I *D sky130_fd_sc_hd__clkbuf_1
*CAP
1 gfpga_pad_GPIO_PAD 0.000510383
2 *114:A 0.000510383
*RES
1 gfpga_pad_GPIO_PAD *114:A 24.9071 
*END

*D_NET *4 0.0016803
*CONN
*P prog_clk I
*I *111:CLK I *D sky130_fd_sc_hd__dfxtp_1
*CAP
1 prog_clk 0.000840151
2 *111:CLK 0.000840151
*RES
1 prog_clk *111:CLK 26.5884 
*END

*D_NET *5 0.00106749
*CONN
*P top_width_0_height_0_subtile_0__pin_inpad_0_ O
*I *116:X O *D sky130_fd_sc_hd__clkbuf_4
*CAP
1 top_width_0_height_0_subtile_0__pin_inpad_0_ 0.000533747
2 *116:X 0.000533747
*RES
1 *116:X top_width_0_height_0_subtile_0__pin_inpad_0_ 22.8714 
*END

*D_NET *9 0.00327489
*CONN
*I *111:D I *D sky130_fd_sc_hd__dfxtp_1
*I *113:X O *D sky130_fd_sc_hd__clkbuf_1
*CAP
1 *111:D 0
2 *113:X 0.00163745
3 *9:14 0.00163745
*RES
1 *113:X *9:14 46.5009 
2 *9:14 *111:D 9.3 
*END

*D_NET *10 0.00120297
*CONN
*I *112:A I *D sky130_fd_sc_hd__clkbuf_1
*I *114:X O *D sky130_fd_sc_hd__clkbuf_1
*CAP
1 *112:A 0.000601484
2 *114:X 0.000601484
*RES
1 *114:X *112:A 36.0821 
*END

*D_NET *11 0.000190903
*CONN
*I *115:A I *D sky130_fd_sc_hd__buf_2
*I *111:Q O *D sky130_fd_sc_hd__dfxtp_1
*CAP
1 *115:A 9.54515e-05
2 *111:Q 9.54515e-05
*RES
1 *111:Q *115:A 29.2429 
*END

*D_NET *12 0.00107786
*CONN
*I *116:A I *D sky130_fd_sc_hd__clkbuf_4
*I *112:X O *D sky130_fd_sc_hd__clkbuf_1
*CAP
1 *116:A 0.00053893
2 *112:X 0.00053893
*RES
1 *112:X *116:A 34.1893 
*END
