// Seed: 3130347856
module module_0 (
    input uwire id_0,
    input wand id_1,
    output tri1 id_2,
    output uwire id_3,
    input tri module_0,
    output tri1 id_5,
    input wand id_6,
    input supply1 id_7,
    output wand id_8,
    input tri0 id_9,
    output supply1 id_10,
    inout tri id_11,
    output uwire id_12,
    input tri0 id_13,
    input supply0 id_14
);
  wire id_16;
  assign module_1.type_13 = 0;
endmodule
module module_1 (
    output supply0 id_0,
    input wire id_1,
    output wor id_2,
    output tri0 id_3,
    output tri1 id_4,
    input tri0 id_5,
    input wire id_6,
    input supply0 id_7,
    input wor id_8,
    input supply0 id_9,
    input supply1 id_10,
    output tri id_11,
    input supply1 id_12,
    input wor id_13,
    input tri id_14,
    input uwire id_15,
    output tri0 id_16,
    output wand id_17,
    output tri1 id_18
    , id_59,
    inout wand id_19,
    input supply1 id_20,
    input tri1 id_21,
    input wor id_22,
    output supply1 id_23,
    output supply0 id_24,
    input tri0 id_25,
    input supply1 id_26
    , id_60,
    input tri0 id_27,
    output tri id_28,
    output tri1 id_29,
    input tri0 id_30,
    output uwire id_31,
    output tri1 id_32,
    output tri0 id_33,
    output wire id_34,
    output wire id_35,
    output wand id_36,
    output tri0 id_37,
    output supply0 id_38,
    output tri1 id_39,
    input tri0 id_40,
    output wand id_41,
    output wire id_42,
    input wor id_43,
    input tri0 id_44,
    output supply1 id_45
    , id_61,
    input tri1 id_46,
    input uwire id_47,
    input tri id_48,
    output tri0 id_49,
    input tri id_50,
    output wire id_51,
    output tri0 id_52,
    output tri1 id_53,
    output wire id_54,
    input wand id_55,
    input tri id_56,
    input tri id_57
);
  wire id_62 = 1;
  wire id_63;
  module_0 modCall_1 (
      id_40,
      id_12,
      id_38,
      id_28,
      id_20,
      id_11,
      id_26,
      id_44,
      id_3,
      id_25,
      id_35,
      id_19,
      id_41,
      id_25,
      id_25
  );
  uwire id_64 = 1'b0;
endmodule
