Partition Merge report for Lab7
Sun Apr 10 19:33:17 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Partition Merge Summary
  3. Partition Merge Netlist Types Used
  4. Partition Merge Partition Statistics
  5. Partition Merge Partition Pin Processing
  6. Partition Merge Resource Usage Summary
  7. Partition Merge RAM Summary
  8. Partition Merge Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------------+
; Partition Merge Summary                                                           ;
+---------------------------------+-------------------------------------------------+
; Partition Merge Status          ; Successful - Sun Apr 10 19:33:17 2022           ;
; Quartus Prime Version           ; 20.1.1 Build 720 11/11/2020 SJ Standard Edition ;
; Revision Name                   ; Lab7                                            ;
; Top-level Entity Name           ; Lab7                                            ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; 1,240 / 41,910 ( 3 % )                          ;
; Total registers                 ; 1638                                            ;
; Total pins                      ; 73 / 499 ( 15 % )                               ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 198,016 / 5,662,720 ( 3 % )                     ;
; Total DSP Blocks                ; 0 / 112 ( 0 % )                                 ;
; Total HSSI RX PCSs              ; 0 / 9 ( 0 % )                                   ;
; Total HSSI PMA RX Deserializers ; 0 / 9 ( 0 % )                                   ;
; Total HSSI TX PCSs              ; 0 / 9 ( 0 % )                                   ;
; Total HSSI PMA TX Serializers   ; 0 / 9 ( 0 % )                                   ;
; Total PLLs                      ; 2 / 15 ( 13 % )                                 ;
; Total DLLs                      ; 0 / 4 ( 0 % )                                   ;
+---------------------------------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Netlist Types Used                                                                                            ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Netlist Type Requested ; Partition Contents             ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+
; Top                            ; User-created   ; Post-Fit          ; Post-Fit               ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Post-Fit          ; Source File            ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Statistics                                                                                           ;
+---------------------------------------------+-------------------------+-----------------------+--------------------------------+
; Statistic                                   ; Top                     ; sld_hub:auto_hub      ; hard_block:auto_generated_inst ;
+---------------------------------------------+-------------------------+-----------------------+--------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 1171 / 41910 ( 3 % )    ; 55 / 41910 ( < 1 % )  ; 0 / 41910 ( 0 % )              ;
;                                             ;                         ;                       ;                                ;
; Combinational ALUT usage for logic          ; 1582                    ; 93                    ; 0                              ;
;     -- 7 input functions                    ; 42                      ; 0                     ; 0                              ;
;     -- 6 input functions                    ; 277                     ; 14                    ; 0                              ;
;     -- 5 input functions                    ; 220                     ; 23                    ; 0                              ;
;     -- 4 input functions                    ; 272                     ; 14                    ; 0                              ;
;     -- <=3 input functions                  ; 771                     ; 42                    ; 0                              ;
; Memory ALUT usage                           ; 0                       ; 0                     ; 0                              ;
;     -- 64-address deep                      ; 0                       ; 0                     ; 0                              ;
;     -- 32-address deep                      ; 0                       ; 0                     ; 0                              ;
;                                             ;                         ;                       ;                                ;
; Dedicated logic registers                   ; 1492 / 167640 ( < 1 % ) ; 77 / 167640 ( < 1 % ) ; 0 / 167640 ( 0 % )             ;
;                                             ;                         ;                       ;                                ;
;                                             ;                         ;                       ;                                ;
; I/O pins                                    ; 70                      ; 0                     ; 3                              ;
; I/O registers                               ; 69                      ; 0                     ; 0                              ;
; Total block memory bits                     ; 198016                  ; 0                     ; 0                              ;
; Total block memory implementation bits      ; 276480                  ; 0                     ; 0                              ;
; JTAG                                        ; 0 / 1 ( 0 % )           ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                ;
; M10K block                                  ; 27 / 553 ( 4 % )        ; 0 / 553 ( 0 % )       ; 0 / 553 ( 0 % )                ;
; Fractional PLL                              ; 0 / 6 ( 0 % )           ; 0 / 6 ( 0 % )         ; 2 / 6 ( 33 % )                 ;
; PLL Output Counter                          ; 0 / 54 ( 0 % )          ; 0 / 54 ( 0 % )        ; 3 / 54 ( 5 % )                 ;
; PLL Reconfiguration Block                   ; 0 / 6 ( 0 % )           ; 0 / 6 ( 0 % )         ; 2 / 6 ( 33 % )                 ;
; PLL Reference Clock Select Block            ; 0 / 6 ( 0 % )           ; 0 / 6 ( 0 % )         ; 2 / 6 ( 33 % )                 ;
;                                             ;                         ;                       ;                                ;
; Connections                                 ;                         ;                       ;                                ;
;     -- Input Connections                    ; 1851                    ; 114                   ; 2                              ;
;     -- Registered Input Connections         ; 1616                    ; 86                    ; 0                              ;
;     -- Output Connections                   ; 22                      ; 216                   ; 1729                           ;
;     -- Registered Output Connections        ; 1                       ; 216                   ; 0                              ;
;                                             ;                         ;                       ;                                ;
; Internal Connections                        ;                         ;                       ;                                ;
;     -- Total Connections                    ; 13600                   ; 800                   ; 1820                           ;
;     -- Registered Connections               ; 7755                    ; 630                   ; 0                              ;
;                                             ;                         ;                       ;                                ;
; External Connections                        ;                         ;                       ;                                ;
;     -- Top                                  ; 32                      ; 220                   ; 1621                           ;
;     -- sld_hub:auto_hub                     ; 220                     ; 0                     ; 110                            ;
;     -- hard_block:auto_generated_inst       ; 1621                    ; 110                   ; 0                              ;
;                                             ;                         ;                       ;                                ;
; Partition Interface                         ;                         ;                       ;                                ;
;     -- Input Ports                          ; 33                      ; 38                    ; 7                              ;
;     -- Output Ports                         ; 57                      ; 55                    ; 14                             ;
;     -- Bidir Ports                          ; 16                      ; 0                     ; 0                              ;
;                                             ;                         ;                       ;                                ;
; Registered Ports                            ;                         ;                       ;                                ;
;     -- Registered Input Ports               ; 0                       ; 3                     ; 0                              ;
;     -- Registered Output Ports              ; 0                       ; 22                    ; 0                              ;
;                                             ;                         ;                       ;                                ;
; Port Connectivity                           ;                         ;                       ;                                ;
;     -- Input Ports driven by GND            ; 0                       ; 4                     ; 0                              ;
;     -- Output Ports driven by GND           ; 0                       ; 28                    ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                       ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                       ; 0                     ; 0                              ;
;     -- Input Ports with no Source           ; 0                       ; 25                    ; 0                              ;
;     -- Output Ports with no Source          ; 0                       ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                       ; 30                    ; 1                              ;
;     -- Output Ports with no Fanout          ; 0                       ; 44                    ; 0                              ;
+---------------------------------------------+-------------------------+-----------------------+--------------------------------+
Note: Resource usage numbers presented for Partitions containing post-synthesis logic are estimates.  For Partitions containing post-fit logic, resource usage numbers are accurate based on previous placement information.  Actual Fitter results may vary depending on current Fitter Preservation Level assignments.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Pin Processing                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------+-----------+---------------+-------------------+---------------------------------------------+
; Name                                                                                                                            ; Partition ; Type          ; Location          ; Status                                      ;
+---------------------------------------------------------------------------------------------------------------------------------+-----------+---------------+-------------------+---------------------------------------------+
; CLOCK_50                                                                                                                        ; Top       ; Input Port    ; n/a               ;                                             ;
;     -- CLOCK_50                                                                                                                 ; Top       ; Input Pad     ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;     -- CLOCK_50~input                                                                                                           ; Top       ; Input Buffer  ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                 ;           ;               ;                   ;                                             ;
; DRAM_ADDR[0]                                                                                                                    ; Top       ; Output Port   ; n/a               ;                                             ;
;     -- DRAM_ADDR[0]                                                                                                             ; Top       ; Output Pad    ; IOPAD_X40_Y0_N51  ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_ADDR[0]~output                                                                                                      ; Top       ; Output Buffer ; IOOBUF_X40_Y0_N53 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                 ;           ;               ;                   ;                                             ;
; DRAM_ADDR[10]                                                                                                                   ; Top       ; Output Port   ; n/a               ;                                             ;
;     -- DRAM_ADDR[10]                                                                                                            ; Top       ; Output Pad    ; IOPAD_X26_Y0_N40  ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_ADDR[10]~output                                                                                                     ; Top       ; Output Buffer ; IOOBUF_X26_Y0_N42 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                 ;           ;               ;                   ;                                             ;
; DRAM_ADDR[11]                                                                                                                   ; Top       ; Output Port   ; n/a               ;                                             ;
;     -- DRAM_ADDR[11]                                                                                                            ; Top       ; Output Pad    ; IOPAD_X30_Y0_N0   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_ADDR[11]~output                                                                                                     ; Top       ; Output Buffer ; IOOBUF_X30_Y0_N2  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                 ;           ;               ;                   ;                                             ;
; DRAM_ADDR[12]                                                                                                                   ; Top       ; Output Port   ; n/a               ;                                             ;
;     -- DRAM_ADDR[12]                                                                                                            ; Top       ; Output Pad    ; IOPAD_X40_Y0_N34  ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_ADDR[12]~output                                                                                                     ; Top       ; Output Buffer ; IOOBUF_X40_Y0_N36 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                 ;           ;               ;                   ;                                             ;
; DRAM_ADDR[1]                                                                                                                    ; Top       ; Output Port   ; n/a               ;                                             ;
;     -- DRAM_ADDR[1]                                                                                                             ; Top       ; Output Pad    ; IOPAD_X30_Y0_N17  ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_ADDR[1]~output                                                                                                      ; Top       ; Output Buffer ; IOOBUF_X30_Y0_N19 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                 ;           ;               ;                   ;                                             ;
; DRAM_ADDR[2]                                                                                                                    ; Top       ; Output Port   ; n/a               ;                                             ;
;     -- DRAM_ADDR[2]                                                                                                             ; Top       ; Output Pad    ; IOPAD_X38_Y0_N0   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_ADDR[2]~output                                                                                                      ; Top       ; Output Buffer ; IOOBUF_X38_Y0_N2  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                 ;           ;               ;                   ;                                             ;
; DRAM_ADDR[3]                                                                                                                    ; Top       ; Output Port   ; n/a               ;                                             ;
;     -- DRAM_ADDR[3]                                                                                                             ; Top       ; Output Pad    ; IOPAD_X24_Y0_N17  ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_ADDR[3]~output                                                                                                      ; Top       ; Output Buffer ; IOOBUF_X24_Y0_N19 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                 ;           ;               ;                   ;                                             ;
; DRAM_ADDR[4]                                                                                                                    ; Top       ; Output Port   ; n/a               ;                                             ;
;     -- DRAM_ADDR[4]                                                                                                             ; Top       ; Output Pad    ; IOPAD_X28_Y0_N0   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_ADDR[4]~output                                                                                                      ; Top       ; Output Buffer ; IOOBUF_X28_Y0_N2  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                 ;           ;               ;                   ;                                             ;
; DRAM_ADDR[5]                                                                                                                    ; Top       ; Output Port   ; n/a               ;                                             ;
;     -- DRAM_ADDR[5]                                                                                                             ; Top       ; Output Pad    ; IOPAD_X28_Y0_N17  ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_ADDR[5]~output                                                                                                      ; Top       ; Output Buffer ; IOOBUF_X28_Y0_N19 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                 ;           ;               ;                   ;                                             ;
; DRAM_ADDR[6]                                                                                                                    ; Top       ; Output Port   ; n/a               ;                                             ;
;     -- DRAM_ADDR[6]                                                                                                             ; Top       ; Output Pad    ; IOPAD_X24_Y0_N0   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_ADDR[6]~output                                                                                                      ; Top       ; Output Buffer ; IOOBUF_X24_Y0_N2  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                 ;           ;               ;                   ;                                             ;
; DRAM_ADDR[7]                                                                                                                    ; Top       ; Output Port   ; n/a               ;                                             ;
;     -- DRAM_ADDR[7]                                                                                                             ; Top       ; Output Pad    ; IOPAD_X32_Y0_N17  ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_ADDR[7]~output                                                                                                      ; Top       ; Output Buffer ; IOOBUF_X32_Y0_N19 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                 ;           ;               ;                   ;                                             ;
; DRAM_ADDR[8]                                                                                                                    ; Top       ; Output Port   ; n/a               ;                                             ;
;     -- DRAM_ADDR[8]                                                                                                             ; Top       ; Output Pad    ; IOPAD_X38_Y0_N17  ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_ADDR[8]~output                                                                                                      ; Top       ; Output Buffer ; IOOBUF_X38_Y0_N19 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                 ;           ;               ;                   ;                                             ;
; DRAM_ADDR[9]                                                                                                                    ; Top       ; Output Port   ; n/a               ;                                             ;
;     -- DRAM_ADDR[9]                                                                                                             ; Top       ; Output Pad    ; IOPAD_X26_Y0_N57  ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_ADDR[9]~output                                                                                                      ; Top       ; Output Buffer ; IOOBUF_X26_Y0_N59 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                 ;           ;               ;                   ;                                             ;
; DRAM_BA[0]                                                                                                                      ; Top       ; Output Port   ; n/a               ;                                             ;
;     -- DRAM_BA[0]                                                                                                               ; Top       ; Output Pad    ; IOPAD_X22_Y0_N17  ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_BA[0]~output                                                                                                        ; Top       ; Output Buffer ; IOOBUF_X22_Y0_N19 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                 ;           ;               ;                   ;                                             ;
; DRAM_BA[1]                                                                                                                      ; Top       ; Output Port   ; n/a               ;                                             ;
;     -- DRAM_BA[1]                                                                                                               ; Top       ; Output Pad    ; IOPAD_X38_Y0_N51  ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_BA[1]~output                                                                                                        ; Top       ; Output Buffer ; IOOBUF_X38_Y0_N53 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                 ;           ;               ;                   ;                                             ;
; DRAM_CAS_N                                                                                                                      ; Top       ; Output Port   ; n/a               ;                                             ;
;     -- DRAM_CAS_N                                                                                                               ; Top       ; Output Pad    ; IOPAD_X18_Y0_N40  ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_CAS_N~output                                                                                                        ; Top       ; Output Buffer ; IOOBUF_X18_Y0_N42 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                 ;           ;               ;                   ;                                             ;
; DRAM_CKE                                                                                                                        ; Top       ; Output Port   ; n/a               ;                                             ;
;     -- DRAM_CKE                                                                                                                 ; Top       ; Output Pad    ; IOPAD_X36_Y0_N51  ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_CKE~output                                                                                                          ; Top       ; Output Buffer ; IOOBUF_X36_Y0_N53 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                 ;           ;               ;                   ;                                             ;
; DRAM_CLK                                                                                                                        ; Top       ; Output Port   ; n/a               ;                                             ;
;     -- DRAM_CLK                                                                                                                 ; Top       ; Output Pad    ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;     -- DRAM_CLK~output                                                                                                          ; Top       ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                 ;           ;               ;                   ;                                             ;
; DRAM_CS_N                                                                                                                       ; Top       ; Output Port   ; n/a               ;                                             ;
;     -- DRAM_CS_N                                                                                                                ; Top       ; Output Pad    ; IOPAD_X18_Y0_N57  ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_CS_N~output                                                                                                         ; Top       ; Output Buffer ; IOOBUF_X18_Y0_N59 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                 ;           ;               ;                   ;                                             ;
; DRAM_DQ[0]                                                                                                                      ; Top       ; Bidir Port    ; n/a               ;                                             ;
;     -- DRAM_DQ[0]                                                                                                               ; Top       ; Bidir Pad     ; IOPAD_X24_Y0_N51  ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_DQ[0]~output                                                                                                        ; Top       ; Output Buffer ; IOOBUF_X24_Y0_N53 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                 ;           ;               ;                   ;                                             ;
; DRAM_DQ[10]                                                                                                                     ; Top       ; Bidir Port    ; n/a               ;                                             ;
;     -- DRAM_DQ[10]                                                                                                              ; Top       ; Bidir Pad     ; IOPAD_X30_Y0_N34  ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_DQ[10]~output                                                                                                       ; Top       ; Output Buffer ; IOOBUF_X30_Y0_N36 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                 ;           ;               ;                   ;                                             ;
; DRAM_DQ[11]                                                                                                                     ; Top       ; Bidir Port    ; n/a               ;                                             ;
;     -- DRAM_DQ[11]                                                                                                              ; Top       ; Bidir Pad     ; IOPAD_X18_Y0_N91  ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_DQ[11]~output                                                                                                       ; Top       ; Output Buffer ; IOOBUF_X18_Y0_N93 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                 ;           ;               ;                   ;                                             ;
; DRAM_DQ[12]                                                                                                                     ; Top       ; Bidir Port    ; n/a               ;                                             ;
;     -- DRAM_DQ[12]                                                                                                              ; Top       ; Bidir Pad     ; IOPAD_X32_Y0_N51  ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_DQ[12]~output                                                                                                       ; Top       ; Output Buffer ; IOOBUF_X32_Y0_N53 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                 ;           ;               ;                   ;                                             ;
; DRAM_DQ[13]                                                                                                                     ; Top       ; Bidir Port    ; n/a               ;                                             ;
;     -- DRAM_DQ[13]                                                                                                              ; Top       ; Bidir Pad     ; IOPAD_X32_Y0_N34  ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_DQ[13]~output                                                                                                       ; Top       ; Output Buffer ; IOOBUF_X32_Y0_N36 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                 ;           ;               ;                   ;                                             ;
; DRAM_DQ[14]                                                                                                                     ; Top       ; Bidir Port    ; n/a               ;                                             ;
;     -- DRAM_DQ[14]                                                                                                              ; Top       ; Bidir Pad     ; IOPAD_X26_Y0_N74  ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_DQ[14]~output                                                                                                       ; Top       ; Output Buffer ; IOOBUF_X26_Y0_N76 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                 ;           ;               ;                   ;                                             ;
; DRAM_DQ[15]                                                                                                                     ; Top       ; Bidir Port    ; n/a               ;                                             ;
;     -- DRAM_DQ[15]                                                                                                              ; Top       ; Bidir Pad     ; IOPAD_X24_Y0_N34  ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_DQ[15]~output                                                                                                       ; Top       ; Output Buffer ; IOOBUF_X24_Y0_N36 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                 ;           ;               ;                   ;                                             ;
; DRAM_DQ[1]                                                                                                                      ; Top       ; Bidir Port    ; n/a               ;                                             ;
;     -- DRAM_DQ[1]                                                                                                               ; Top       ; Bidir Pad     ; IOPAD_X26_Y0_N91  ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_DQ[1]~output                                                                                                        ; Top       ; Output Buffer ; IOOBUF_X26_Y0_N93 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                 ;           ;               ;                   ;                                             ;
; DRAM_DQ[2]                                                                                                                      ; Top       ; Bidir Port    ; n/a               ;                                             ;
;     -- DRAM_DQ[2]                                                                                                               ; Top       ; Bidir Pad     ; IOPAD_X28_Y0_N34  ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_DQ[2]~output                                                                                                        ; Top       ; Output Buffer ; IOOBUF_X28_Y0_N36 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                 ;           ;               ;                   ;                                             ;
; DRAM_DQ[3]                                                                                                                      ; Top       ; Bidir Port    ; n/a               ;                                             ;
;     -- DRAM_DQ[3]                                                                                                               ; Top       ; Bidir Pad     ; IOPAD_X28_Y0_N51  ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_DQ[3]~output                                                                                                        ; Top       ; Output Buffer ; IOOBUF_X28_Y0_N53 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                 ;           ;               ;                   ;                                             ;
; DRAM_DQ[4]                                                                                                                      ; Top       ; Bidir Port    ; n/a               ;                                             ;
;     -- DRAM_DQ[4]                                                                                                               ; Top       ; Bidir Pad     ; IOPAD_X30_Y0_N51  ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_DQ[4]~output                                                                                                        ; Top       ; Output Buffer ; IOOBUF_X30_Y0_N53 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                 ;           ;               ;                   ;                                             ;
; DRAM_DQ[5]                                                                                                                      ; Top       ; Bidir Port    ; n/a               ;                                             ;
;     -- DRAM_DQ[5]                                                                                                               ; Top       ; Bidir Pad     ; IOPAD_X18_Y0_N74  ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_DQ[5]~output                                                                                                        ; Top       ; Output Buffer ; IOOBUF_X18_Y0_N76 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                 ;           ;               ;                   ;                                             ;
; DRAM_DQ[6]                                                                                                                      ; Top       ; Bidir Port    ; n/a               ;                                             ;
;     -- DRAM_DQ[6]                                                                                                               ; Top       ; Bidir Pad     ; IOPAD_X34_Y0_N57  ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_DQ[6]~output                                                                                                        ; Top       ; Output Buffer ; IOOBUF_X34_Y0_N59 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                 ;           ;               ;                   ;                                             ;
; DRAM_DQ[7]                                                                                                                      ; Top       ; Bidir Port    ; n/a               ;                                             ;
;     -- DRAM_DQ[7]                                                                                                               ; Top       ; Bidir Pad     ; IOPAD_X34_Y0_N40  ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_DQ[7]~output                                                                                                        ; Top       ; Output Buffer ; IOOBUF_X34_Y0_N42 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                 ;           ;               ;                   ;                                             ;
; DRAM_DQ[8]                                                                                                                      ; Top       ; Bidir Port    ; n/a               ;                                             ;
;     -- DRAM_DQ[8]                                                                                                               ; Top       ; Bidir Pad     ; IOPAD_X34_Y0_N74  ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_DQ[8]~output                                                                                                        ; Top       ; Output Buffer ; IOOBUF_X34_Y0_N76 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                 ;           ;               ;                   ;                                             ;
; DRAM_DQ[9]                                                                                                                      ; Top       ; Bidir Port    ; n/a               ;                                             ;
;     -- DRAM_DQ[9]                                                                                                               ; Top       ; Bidir Pad     ; IOPAD_X34_Y0_N91  ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_DQ[9]~output                                                                                                        ; Top       ; Output Buffer ; IOOBUF_X34_Y0_N93 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                 ;           ;               ;                   ;                                             ;
; DRAM_LDQM                                                                                                                       ; Top       ; Output Port   ; n/a               ;                                             ;
;     -- DRAM_LDQM                                                                                                                ; Top       ; Output Pad    ; IOPAD_X20_Y0_N17  ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_LDQM~output                                                                                                         ; Top       ; Output Buffer ; IOOBUF_X20_Y0_N19 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                 ;           ;               ;                   ;                                             ;
; DRAM_RAS_N                                                                                                                      ; Top       ; Output Port   ; n/a               ;                                             ;
;     -- DRAM_RAS_N                                                                                                               ; Top       ; Output Pad    ; IOPAD_X22_Y0_N0   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_RAS_N~output                                                                                                        ; Top       ; Output Buffer ; IOOBUF_X22_Y0_N2  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                 ;           ;               ;                   ;                                             ;
; DRAM_UDQM                                                                                                                       ; Top       ; Output Port   ; n/a               ;                                             ;
;     -- DRAM_UDQM                                                                                                                ; Top       ; Output Pad    ; IOPAD_X36_Y0_N34  ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_UDQM~output                                                                                                         ; Top       ; Output Buffer ; IOOBUF_X36_Y0_N36 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                 ;           ;               ;                   ;                                             ;
; DRAM_WE_N                                                                                                                       ; Top       ; Output Port   ; n/a               ;                                             ;
;     -- DRAM_WE_N                                                                                                                ; Top       ; Output Pad    ; IOPAD_X20_Y0_N0   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_WE_N~output                                                                                                         ; Top       ; Output Buffer ; IOOBUF_X20_Y0_N2  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                 ;           ;               ;                   ;                                             ;
; KEY[0]                                                                                                                          ; Top       ; Input Port    ; n/a               ;                                             ;
;     -- KEY[0]                                                                                                                   ; Top       ; Input Pad     ; IOPAD_X22_Y0_N34  ; Preserved from Post-Fit or Imported Netlist ;
;     -- KEY[0]~input                                                                                                             ; Top       ; Input Buffer  ; IOIBUF_X22_Y0_N35 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                 ;           ;               ;                   ;                                             ;
; KEY[1]                                                                                                                          ; Top       ; Input Port    ; n/a               ;                                             ;
;     -- KEY[1]                                                                                                                   ; Top       ; Input Pad     ; IOPAD_X22_Y0_N51  ; Preserved from Post-Fit or Imported Netlist ;
;     -- KEY[1]~input                                                                                                             ; Top       ; Input Buffer  ; IOIBUF_X22_Y0_N52 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                 ;           ;               ;                   ;                                             ;
; KEY[2]                                                                                                                          ; Top       ; Input Port    ; n/a               ;                                             ;
;     -- KEY[2]                                                                                                                   ; Top       ; Input Pad     ; IOPAD_X36_Y0_N0   ; Preserved from Post-Fit or Imported Netlist ;
;     -- KEY[2]~input                                                                                                             ; Top       ; Input Buffer  ; IOIBUF_X36_Y0_N1  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                 ;           ;               ;                   ;                                             ;
; KEY[3]                                                                                                                          ; Top       ; Input Port    ; n/a               ;                                             ;
;     -- KEY[3]                                                                                                                   ; Top       ; Input Pad     ; IOPAD_X36_Y0_N17  ; Preserved from Post-Fit or Imported Netlist ;
;     -- KEY[3]~input                                                                                                             ; Top       ; Input Buffer  ; IOIBUF_X36_Y0_N18 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                 ;           ;               ;                   ;                                             ;
; VGA_BLANK_N                                                                                                                     ; Top       ; Output Port   ; n/a               ;                                             ;
;     -- VGA_BLANK_N                                                                                                              ; Top       ; Output Pad    ; IOPAD_X68_Y0_N51  ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_BLANK_N~output                                                                                                       ; Top       ; Output Buffer ; IOOBUF_X68_Y0_N53 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                 ;           ;               ;                   ;                                             ;
; VGA_B[0]                                                                                                                        ; Top       ; Output Port   ; n/a               ;                                             ;
;     -- VGA_B[0]                                                                                                                 ; Top       ; Output Pad    ; IOPAD_X62_Y0_N51  ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_B[0]~output                                                                                                          ; Top       ; Output Buffer ; IOOBUF_X62_Y0_N53 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                 ;           ;               ;                   ;                                             ;
; VGA_B[1]                                                                                                                        ; Top       ; Output Port   ; n/a               ;                                             ;
;     -- VGA_B[1]                                                                                                                 ; Top       ; Output Pad    ; IOPAD_X62_Y0_N34  ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_B[1]~output                                                                                                          ; Top       ; Output Buffer ; IOOBUF_X62_Y0_N36 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                 ;           ;               ;                   ;                                             ;
; VGA_B[2]                                                                                                                        ; Top       ; Output Port   ; n/a               ;                                             ;
;     -- VGA_B[2]                                                                                                                 ; Top       ; Output Pad    ; IOPAD_X54_Y0_N17  ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_B[2]~output                                                                                                          ; Top       ; Output Buffer ; IOOBUF_X54_Y0_N19 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                 ;           ;               ;                   ;                                             ;
; VGA_B[3]                                                                                                                        ; Top       ; Output Port   ; n/a               ;                                             ;
;     -- VGA_B[3]                                                                                                                 ; Top       ; Output Pad    ; IOPAD_X60_Y0_N34  ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_B[3]~output                                                                                                          ; Top       ; Output Buffer ; IOOBUF_X60_Y0_N36 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                 ;           ;               ;                   ;                                             ;
; VGA_B[4]                                                                                                                        ; Top       ; Output Port   ; n/a               ;                                             ;
;     -- VGA_B[4]                                                                                                                 ; Top       ; Output Pad    ; IOPAD_X58_Y0_N91  ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_B[4]~output                                                                                                          ; Top       ; Output Buffer ; IOOBUF_X58_Y0_N93 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                 ;           ;               ;                   ;                                             ;
; VGA_B[5]                                                                                                                        ; Top       ; Output Port   ; n/a               ;                                             ;
;     -- VGA_B[5]                                                                                                                 ; Top       ; Output Pad    ; IOPAD_X58_Y0_N40  ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_B[5]~output                                                                                                          ; Top       ; Output Buffer ; IOOBUF_X58_Y0_N42 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                 ;           ;               ;                   ;                                             ;
; VGA_B[6]                                                                                                                        ; Top       ; Output Port   ; n/a               ;                                             ;
;     -- VGA_B[6]                                                                                                                 ; Top       ; Output Pad    ; IOPAD_X54_Y0_N34  ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_B[6]~output                                                                                                          ; Top       ; Output Buffer ; IOOBUF_X54_Y0_N36 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                 ;           ;               ;                   ;                                             ;
; VGA_B[7]                                                                                                                        ; Top       ; Output Port   ; n/a               ;                                             ;
;     -- VGA_B[7]                                                                                                                 ; Top       ; Output Pad    ; IOPAD_X54_Y0_N51  ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_B[7]~output                                                                                                          ; Top       ; Output Buffer ; IOOBUF_X54_Y0_N53 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                 ;           ;               ;                   ;                                             ;
; VGA_CLK                                                                                                                         ; Top       ; Output Port   ; n/a               ;                                             ;
;     -- VGA_CLK                                                                                                                  ; Top       ; Output Pad    ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;     -- VGA_CLK~output                                                                                                           ; Top       ; Output Buffer ; Unplaced          ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                 ;           ;               ;                   ;                                             ;
; VGA_G[0]                                                                                                                        ; Top       ; Output Port   ; n/a               ;                                             ;
;     -- VGA_G[0]                                                                                                                 ; Top       ; Output Pad    ; IOPAD_X76_Y0_N51  ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_G[0]~output                                                                                                          ; Top       ; Output Buffer ; IOOBUF_X76_Y0_N53 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                 ;           ;               ;                   ;                                             ;
; VGA_G[1]                                                                                                                        ; Top       ; Output Port   ; n/a               ;                                             ;
;     -- VGA_G[1]                                                                                                                 ; Top       ; Output Pad    ; IOPAD_X74_Y0_N91  ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_G[1]~output                                                                                                          ; Top       ; Output Buffer ; IOOBUF_X74_Y0_N93 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                 ;           ;               ;                   ;                                             ;
; VGA_G[2]                                                                                                                        ; Top       ; Output Port   ; n/a               ;                                             ;
;     -- VGA_G[2]                                                                                                                 ; Top       ; Output Pad    ; IOPAD_X78_Y0_N51  ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_G[2]~output                                                                                                          ; Top       ; Output Buffer ; IOOBUF_X78_Y0_N53 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                 ;           ;               ;                   ;                                             ;
; VGA_G[3]                                                                                                                        ; Top       ; Output Port   ; n/a               ;                                             ;
;     -- VGA_G[3]                                                                                                                 ; Top       ; Output Pad    ; IOPAD_X72_Y0_N51  ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_G[3]~output                                                                                                          ; Top       ; Output Buffer ; IOOBUF_X72_Y0_N53 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                 ;           ;               ;                   ;                                             ;
; VGA_G[4]                                                                                                                        ; Top       ; Output Port   ; n/a               ;                                             ;
;     -- VGA_G[4]                                                                                                                 ; Top       ; Output Pad    ; IOPAD_X74_Y0_N74  ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_G[4]~output                                                                                                          ; Top       ; Output Buffer ; IOOBUF_X74_Y0_N76 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                 ;           ;               ;                   ;                                             ;
; VGA_G[5]                                                                                                                        ; Top       ; Output Port   ; n/a               ;                                             ;
;     -- VGA_G[5]                                                                                                                 ; Top       ; Output Pad    ; IOPAD_X64_Y0_N51  ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_G[5]~output                                                                                                          ; Top       ; Output Buffer ; IOOBUF_X64_Y0_N53 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                 ;           ;               ;                   ;                                             ;
; VGA_G[6]                                                                                                                        ; Top       ; Output Port   ; n/a               ;                                             ;
;     -- VGA_G[6]                                                                                                                 ; Top       ; Output Pad    ; IOPAD_X72_Y0_N34  ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_G[6]~output                                                                                                          ; Top       ; Output Buffer ; IOOBUF_X72_Y0_N36 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                 ;           ;               ;                   ;                                             ;
; VGA_G[7]                                                                                                                        ; Top       ; Output Port   ; n/a               ;                                             ;
;     -- VGA_G[7]                                                                                                                 ; Top       ; Output Pad    ; IOPAD_X70_Y0_N34  ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_G[7]~output                                                                                                          ; Top       ; Output Buffer ; IOOBUF_X70_Y0_N36 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                 ;           ;               ;                   ;                                             ;
; VGA_HS                                                                                                                          ; Top       ; Output Port   ; n/a               ;                                             ;
;     -- VGA_HS                                                                                                                   ; Top       ; Output Pad    ; IOPAD_X60_Y0_N51  ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_HS~output                                                                                                            ; Top       ; Output Buffer ; IOOBUF_X60_Y0_N53 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                 ;           ;               ;                   ;                                             ;
; VGA_R[0]                                                                                                                        ; Top       ; Output Port   ; n/a               ;                                             ;
;     -- VGA_R[0]                                                                                                                 ; Top       ; Output Pad    ; IOPAD_X82_Y0_N91  ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_R[0]~output                                                                                                          ; Top       ; Output Buffer ; IOOBUF_X82_Y0_N93 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                 ;           ;               ;                   ;                                             ;
; VGA_R[1]                                                                                                                        ; Top       ; Output Port   ; n/a               ;                                             ;
;     -- VGA_R[1]                                                                                                                 ; Top       ; Output Pad    ; IOPAD_X82_Y0_N74  ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_R[1]~output                                                                                                          ; Top       ; Output Buffer ; IOOBUF_X82_Y0_N76 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                 ;           ;               ;                   ;                                             ;
; VGA_R[2]                                                                                                                        ; Top       ; Output Port   ; n/a               ;                                             ;
;     -- VGA_R[2]                                                                                                                 ; Top       ; Output Pad    ; IOPAD_X80_Y0_N51  ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_R[2]~output                                                                                                          ; Top       ; Output Buffer ; IOOBUF_X80_Y0_N53 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                 ;           ;               ;                   ;                                             ;
; VGA_R[3]                                                                                                                        ; Top       ; Output Port   ; n/a               ;                                             ;
;     -- VGA_R[3]                                                                                                                 ; Top       ; Output Pad    ; IOPAD_X80_Y0_N34  ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_R[3]~output                                                                                                          ; Top       ; Output Buffer ; IOOBUF_X80_Y0_N36 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                 ;           ;               ;                   ;                                             ;
; VGA_R[4]                                                                                                                        ; Top       ; Output Port   ; n/a               ;                                             ;
;     -- VGA_R[4]                                                                                                                 ; Top       ; Output Pad    ; IOPAD_X84_Y0_N51  ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_R[4]~output                                                                                                          ; Top       ; Output Buffer ; IOOBUF_X84_Y0_N53 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                 ;           ;               ;                   ;                                             ;
; VGA_R[5]                                                                                                                        ; Top       ; Output Port   ; n/a               ;                                             ;
;     -- VGA_R[5]                                                                                                                 ; Top       ; Output Pad    ; IOPAD_X86_Y0_N51  ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_R[5]~output                                                                                                          ; Top       ; Output Buffer ; IOOBUF_X86_Y0_N53 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                 ;           ;               ;                   ;                                             ;
; VGA_R[6]                                                                                                                        ; Top       ; Output Port   ; n/a               ;                                             ;
;     -- VGA_R[6]                                                                                                                 ; Top       ; Output Pad    ; IOPAD_X84_Y0_N34  ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_R[6]~output                                                                                                          ; Top       ; Output Buffer ; IOOBUF_X84_Y0_N36 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                 ;           ;               ;                   ;                                             ;
; VGA_R[7]                                                                                                                        ; Top       ; Output Port   ; n/a               ;                                             ;
;     -- VGA_R[7]                                                                                                                 ; Top       ; Output Pad    ; IOPAD_X76_Y0_N34  ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_R[7]~output                                                                                                          ; Top       ; Output Buffer ; IOOBUF_X76_Y0_N36 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                 ;           ;               ;                   ;                                             ;
; VGA_SYNC_N                                                                                                                      ; Top       ; Output Port   ; n/a               ;                                             ;
;     -- VGA_SYNC_N                                                                                                               ; Top       ; Output Pad    ; IOPAD_X70_Y0_N51  ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_SYNC_N~output                                                                                                        ; Top       ; Output Buffer ; IOOBUF_X70_Y0_N53 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                 ;           ;               ;                   ;                                             ;
; VGA_VS                                                                                                                          ; Top       ; Output Port   ; n/a               ;                                             ;
;     -- VGA_VS                                                                                                                   ; Top       ; Output Pad    ; IOPAD_X58_Y0_N57  ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_VS~output                                                                                                            ; Top       ; Output Buffer ; IOOBUF_X58_Y0_N59 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                 ;           ;               ;                   ;                                             ;
; altera_reserved_tck                                                                                                             ; Top       ; Input Port    ; n/a               ;                                             ;
;     -- altera_reserved_tck                                                                                                      ; Top       ; Input Pad     ; Unplaced          ; Synthesized                                 ;
;     -- altera_reserved_tck~input                                                                                                ; Top       ; Input Buffer  ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                 ;           ;               ;                   ;                                             ;
; altera_reserved_tdi                                                                                                             ; Top       ; Input Port    ; n/a               ;                                             ;
;     -- altera_reserved_tdi                                                                                                      ; Top       ; Input Pad     ; Unplaced          ; Synthesized                                 ;
;     -- altera_reserved_tdi~input                                                                                                ; Top       ; Input Buffer  ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                 ;           ;               ;                   ;                                             ;
; altera_reserved_tdo                                                                                                             ; Top       ; Output Port   ; n/a               ;                                             ;
;     -- altera_reserved_tdo                                                                                                      ; Top       ; Output Pad    ; Unplaced          ; Synthesized                                 ;
;     -- altera_reserved_tdo~output                                                                                               ; Top       ; Output Buffer ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                 ;           ;               ;                   ;                                             ;
; altera_reserved_tms                                                                                                             ; Top       ; Input Port    ; n/a               ;                                             ;
;     -- altera_reserved_tms                                                                                                      ; Top       ; Input Pad     ; Unplaced          ; Synthesized                                 ;
;     -- altera_reserved_tms~input                                                                                                ; Top       ; Input Buffer  ; Unplaced          ; Synthesized                                 ;
;                                                                                                                                 ;           ;               ;                   ;                                             ;
; jtag.bp.U3_master_0_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_clr             ; Top       ; Input Port    ; n/a               ;                                             ;
;                                                                                                                                 ;           ;               ;                   ;                                             ;
; jtag.bp.U3_master_0_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ena             ; Top       ; Input Port    ; n/a               ;                                             ;
;                                                                                                                                 ;           ;               ;                   ;                                             ;
; jtag.bp.U3_master_0_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_in_0_        ; Top       ; Input Port    ; n/a               ;                                             ;
;                                                                                                                                 ;           ;               ;                   ;                                             ;
; jtag.bp.U3_master_0_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_in_1_        ; Top       ; Input Port    ; n/a               ;                                             ;
;                                                                                                                                 ;           ;               ;                   ;                                             ;
; jtag.bp.U3_master_0_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_in_2_        ; Top       ; Input Port    ; n/a               ;                                             ;
;                                                                                                                                 ;           ;               ;                   ;                                             ;
; jtag.bp.U3_master_0_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_out_0_       ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                 ;           ;               ;                   ;                                             ;
; jtag.bp.U3_master_0_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_out_1_       ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                 ;           ;               ;                   ;                                             ;
; jtag.bp.U3_master_0_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_out_2_       ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                 ;           ;               ;                   ;                                             ;
; jtag.bp.U3_master_0_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_cdr  ; Top       ; Input Port    ; n/a               ;                                             ;
;                                                                                                                                 ;           ;               ;                   ;                                             ;
; jtag.bp.U3_master_0_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_cir  ; Top       ; Input Port    ; n/a               ;                                             ;
;                                                                                                                                 ;           ;               ;                   ;                                             ;
; jtag.bp.U3_master_0_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e1dr ; Top       ; Input Port    ; n/a               ;                                             ;
;                                                                                                                                 ;           ;               ;                   ;                                             ;
; jtag.bp.U3_master_0_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e1ir ; Top       ; Input Port    ; n/a               ;                                             ;
;                                                                                                                                 ;           ;               ;                   ;                                             ;
; jtag.bp.U3_master_0_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e2dr ; Top       ; Input Port    ; n/a               ;                                             ;
;                                                                                                                                 ;           ;               ;                   ;                                             ;
; jtag.bp.U3_master_0_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e2ir ; Top       ; Input Port    ; n/a               ;                                             ;
;                                                                                                                                 ;           ;               ;                   ;                                             ;
; jtag.bp.U3_master_0_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_pdr  ; Top       ; Input Port    ; n/a               ;                                             ;
;                                                                                                                                 ;           ;               ;                   ;                                             ;
; jtag.bp.U3_master_0_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_pir  ; Top       ; Input Port    ; n/a               ;                                             ;
;                                                                                                                                 ;           ;               ;                   ;                                             ;
; jtag.bp.U3_master_0_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_rti  ; Top       ; Input Port    ; n/a               ;                                             ;
;                                                                                                                                 ;           ;               ;                   ;                                             ;
; jtag.bp.U3_master_0_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sdr  ; Top       ; Input Port    ; n/a               ;                                             ;
;                                                                                                                                 ;           ;               ;                   ;                                             ;
; jtag.bp.U3_master_0_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sdrs ; Top       ; Input Port    ; n/a               ;                                             ;
;                                                                                                                                 ;           ;               ;                   ;                                             ;
; jtag.bp.U3_master_0_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sir  ; Top       ; Input Port    ; n/a               ;                                             ;
;                                                                                                                                 ;           ;               ;                   ;                                             ;
; jtag.bp.U3_master_0_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sirs ; Top       ; Input Port    ; n/a               ;                                             ;
;                                                                                                                                 ;           ;               ;                   ;                                             ;
; jtag.bp.U3_master_0_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_tlr  ; Top       ; Input Port    ; n/a               ;                                             ;
;                                                                                                                                 ;           ;               ;                   ;                                             ;
; jtag.bp.U3_master_0_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_udr  ; Top       ; Input Port    ; n/a               ;                                             ;
;                                                                                                                                 ;           ;               ;                   ;                                             ;
; jtag.bp.U3_master_0_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_uir  ; Top       ; Input Port    ; n/a               ;                                             ;
;                                                                                                                                 ;           ;               ;                   ;                                             ;
; jtag.bp.U3_master_0_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_raw_tck         ; Top       ; Input Port    ; n/a               ;                                             ;
;                                                                                                                                 ;           ;               ;                   ;                                             ;
; jtag.bp.U3_master_0_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_raw_tms         ; Top       ; Input Port    ; n/a               ;                                             ;
;                                                                                                                                 ;           ;               ;                   ;                                             ;
; jtag.bp.U3_master_0_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_tdi             ; Top       ; Input Port    ; n/a               ;                                             ;
;                                                                                                                                 ;           ;               ;                   ;                                             ;
; jtag.bp.U3_master_0_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_tdo             ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                 ;           ;               ;                   ;                                             ;
; jtag.bp.U3_master_0_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_usr1            ; Top       ; Input Port    ; n/a               ;                                             ;
;                                                                                                                                 ;           ;               ;                   ;                                             ;
; ~QUARTUS_CREATED_GND~5                                                                                                          ; Top       ; Output Port   ; n/a               ;                                             ;
;                                                                                                                                 ;           ;               ;                   ;                                             ;
+---------------------------------------------------------------------------------------------------------------------------------+-----------+---------------+-------------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Resource Usage Summary                                                                                              ;
+---------------------------------------------+---------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                 ;
+---------------------------------------------+---------------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 1350                                                                                  ;
;                                             ;                                                                                       ;
; Combinational ALUT usage for logic          ; 1675                                                                                  ;
;     -- 7 input functions                    ; 42                                                                                    ;
;     -- 6 input functions                    ; 291                                                                                   ;
;     -- 5 input functions                    ; 243                                                                                   ;
;     -- 4 input functions                    ; 286                                                                                   ;
;     -- <=3 input functions                  ; 813                                                                                   ;
;                                             ;                                                                                       ;
; Dedicated logic registers                   ; 1569                                                                                  ;
;                                             ;                                                                                       ;
; I/O pins                                    ; 73                                                                                    ;
; I/O registers                               ; 69                                                                                    ;
; Total MLAB memory bits                      ; 0                                                                                     ;
; Total block memory bits                     ; 198016                                                                                ;
;                                             ;                                                                                       ;
; Total DSP Blocks                            ; 0                                                                                     ;
;                                             ;                                                                                       ;
; Total PLLs                                  ; 2                                                                                     ;
;     -- Fractional PLLs                      ; 2                                                                                     ;
;                                             ;                                                                                       ;
; HSSI RX PCSs                                ; 0 / 9 ( 0 % )                                                                         ;
; HSSI PMA RX Deserializers                   ; 0 / 9 ( 0 % )                                                                         ;
; HSSI TX PCSs                                ; 0 / 9 ( 0 % )                                                                         ;
; HSSI PMA TX Serializers                     ; 0 / 9 ( 0 % )                                                                         ;
; Maximum fan-out node                        ; FrameBuffer:U3|FrameBuffer_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 ;
; Maximum fan-out                             ; 1193                                                                                  ;
; Total fan-out                               ; 13718                                                                                 ;
; Average fan-out                             ; 3.67                                                                                  ;
+---------------------------------------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge RAM Summary                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                                                                                                                     ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; FrameBuffer:U3|FrameBuffer_dma_0:dma_0|FrameBuffer_dma_0_fifo_module:the_FrameBuffer_dma_0_fifo_module|FrameBuffer_dma_0_fifo_module_fifo_ram_module:FrameBuffer_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_1j02:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None ;
; FrameBuffer:U3|FrameBuffer_fifo_0:fifo_0|FrameBuffer_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|FrameBuffer_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_4162:auto_generated|altsyncram_q8d1:fifo_ram|ALTSYNCRAM                                                            ; AUTO ; Simple Dual Port ; 8192         ; 32           ; 8192         ; 32           ; 262144 ; None ;
; FrameBuffer:U3|FrameBuffer_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ALTSYNCRAM                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None ;
; FrameBuffer:U3|FrameBuffer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ALTSYNCRAM                                                                                                           ; AUTO ; Simple Dual Port ; 8            ; 16           ; 8            ; 16           ; 128    ; None ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+--------------------------+
; Partition Merge Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Partition Merge
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition
    Info: Processing started: Sun Apr 10 19:33:13 2022
Info: Command: quartus_cdb --read_settings_files=off --write_settings_files=off Lab7 -c Lab7 --merge=on
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (35006): Using previously generated Fitter netlist for partition "Top"
Info (35007): Using synthesis netlist for partition "sld_hub:auto_hub"
Info (35002): Resolved and merged 2 partition(s)
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 18 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/source/Lab7.sv Line: 23
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/source/Lab7.sv Line: 23
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/source/Lab7.sv Line: 23
Info (21057): Implemented 2965 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 53 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 2848 logic cells
    Info (21064): Implemented 27 RAM segments
Info: Quartus Prime Partition Merge was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4934 megabytes
    Info: Processing ended: Sun Apr 10 19:33:18 2022
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:04


