<!-- This architecture definition represents a simplified version of a SLICEM site -->
<architecture xmlns:xi="http://www.w3.org/2001/XInclude">
  <models>
    <model name="IO_0">
      <input_ports>
        <port name="in" combinational_sink_ports="out"/>
      </input_ports>
      <output_ports>
        <port name="out"/>
      </output_ports>
    </model>
    <model name="IO_1">
      <input_ports>
        <port name="in" combinational_sink_ports="out"/>
      </input_ports>
      <output_ports>
        <port name="out"/>
      </output_ports>
    </model>
    <model name="IO_2">
      <input_ports>
        <port name="in" combinational_sink_ports="out"/>
      </input_ports>
      <output_ports>
        <port name="out"/>
      </output_ports>
    </model>
    <model name="IO_3">
      <input_ports>
        <port name="in" combinational_sink_ports="out"/>
      </input_ports>
      <output_ports>
        <port name="out"/>
      </output_ports>
    </model>
  </models>
  <tiles>
    <tile name="io_tile">
      <input name="in" num_pins="1"/>
      <output name="out" num_pins="1"/>
      <equivalent_sites>
        <site pb_type="io_block">
          <direct from="io_tile.in" to="io_block.in"/>
          <direct from="io_tile.out" to="io_block.out"/>
        </site>
      </equivalent_sites>
      <pinlocations pattern="spread"/>
      <fc in_type="frac" in_val="1.0" out_type="frac" out_val="1.0"/>
    </tile>
    <tile name="pass_through_tile">
      <input name="in" num_pins="1"/>
      <output name="out" num_pins="1"/>
      <equivalent_sites>
        <site pb_type="io_site_0">
          <direct from="pass_through_tile.in" to="io_site_0.in"/>
          <direct from="pass_through_tile.out" to="io_site_0.out"/>
        </site>
        <site pb_type="io_site_1">
          <direct from="pass_through_tile.in" to="io_site_1.in"/>
          <direct from="pass_through_tile.out" to="io_site_1.out"/>
        </site>
        <site pb_type="io_site_2">
          <direct from="pass_through_tile.in" to="io_site_2.in"/>
          <direct from="pass_through_tile.out" to="io_site_2.out"/>
        </site>
        <site pb_type="io_site_3">
          <direct from="pass_through_tile.in" to="io_site_3.in"/>
          <direct from="pass_through_tile.out" to="io_site_3.out"/>
        </site>
      </equivalent_sites>
      <pinlocations pattern="spread"/>
      <fc in_type="frac" in_val="1.0" out_type="frac" out_val="1.0"/>
    </tile>
  </tiles>
  <complexblocklist>
    <pb_type name="io_block">
      <input name="in" num_pins="1"/>
      <output name="out" num_pins="1"/>
      <mode name="IN">
        <pb_type blif_model=".input" name="input_0" num_pb="1">
          <output name="inpad" num_pins="1"/>
        </pb_type>
        <interconnect>
          <direct input="input_0.inpad" name="i_0" output="io_block.out"/>
        </interconnect>
      </mode>
      <mode name="OUT">
        <pb_type blif_model=".output" name="output_0" num_pb="1">
          <input name="outpad" num_pins="1"/>
        </pb_type>
        <interconnect>
          <direct input="io_block.in" name="o_0" output="output_0.outpad"/>
        </interconnect>
      </mode>
    </pb_type>
    <pb_type name="io_site_0">
      <input name="in" num_pins="1"/>
      <output name="out" num_pins="1"/>
      <mode name="INOUT">
        <pb_type blif_model=".subckt IO_0" name="io_0" num_pb="1">
          <input name="in" num_pins="1"/>
          <output name="out" num_pins="1"/>
          <delay_constant max="1.667e-9" in_port="io_0.in" out_port="io_0.out"/>
        </pb_type>
        <interconnect>
          <direct input="io_site_0.in" name="i_0" output="io_0.in"/>
          <direct input="io_0.out" name="o_0" output="io_site_0.out"/>
        </interconnect>
      </mode>
    </pb_type>
    <pb_type name="io_site_1">
      <input name="in" num_pins="1"/>
      <output name="out" num_pins="1"/>
      <mode name="INOUT">
        <pb_type blif_model=".subckt IO_1" name="io_1" num_pb="1">
          <input name="in" num_pins="1"/>
          <output name="out" num_pins="1"/>
          <delay_constant max="1.667e-9" in_port="io_1.in" out_port="io_1.out"/>
        </pb_type>
        <interconnect>
          <direct input="io_site_1.in" name="i_1" output="io_1.in"/>
          <direct input="io_1.out" name="o_1" output="io_site_1.out"/>
        </interconnect>
      </mode>
    </pb_type>
    <pb_type name="io_site_2">
      <input name="in" num_pins="1"/>
      <output name="out" num_pins="1"/>
      <mode name="INOUT">
        <pb_type blif_model=".subckt IO_2" name="io_2" num_pb="1">
          <input name="in" num_pins="1"/>
          <output name="out" num_pins="1"/>
          <delay_constant max="1.667e-9" in_port="io_2.in" out_port="io_2.out"/>
        </pb_type>
        <interconnect>
          <direct input="io_site_2.in" name="i_2" output="io_2.in"/>
          <direct input="io_2.out" name="o_2" output="io_site_2.out"/>
        </interconnect>
      </mode>
    </pb_type>
    <pb_type name="io_site_3">
      <input name="in" num_pins="1"/>
      <output name="out" num_pins="1"/>
      <mode name="INOUT">
        <pb_type blif_model=".subckt IO_3" name="io_3" num_pb="1">
          <input name="in" num_pins="1"/>
          <output name="out" num_pins="1"/>
          <delay_constant max="1.667e-9" in_port="io_3.in" out_port="io_3.out"/>
        </pb_type>
        <interconnect>
          <direct input="io_site_3.in" name="i_3" output="io_3.in"/>
          <direct input="io_3.out" name="o_3" output="io_site_3.out"/>
        </interconnect>
      </mode>
    </pb_type>
  </complexblocklist>
  <layout>
    <fixed_layout name="TEST" width="5" height="5">
      <single priority="1" type="io_tile" x="0" y="0"/>
      <single priority="1" type="io_tile" x="0" y="1"/>
      <single priority="1" type="io_tile" x="0" y="2"/>
      <single priority="1" type="io_tile" x="0" y="3"/>
      <single priority="1" type="pass_through_tile" x="1" y="0"/>
      <single priority="1" type="pass_through_tile" x="1" y="1"/>
      <single priority="1" type="pass_through_tile" x="1" y="2"/>
      <single priority="1" type="pass_through_tile" x="1" y="3"/>
      <single priority="1" type="pass_through_tile" x="2" y="0"/>
      <single priority="1" type="pass_through_tile" x="2" y="1"/>
      <single priority="1" type="pass_through_tile" x="2" y="2"/>
      <single priority="1" type="pass_through_tile" x="2" y="3"/>
      <single priority="1" type="io_tile" x="3" y="0"/>
      <single priority="1" type="io_tile" x="3" y="1"/>
      <single priority="1" type="io_tile" x="3" y="2"/>
      <single priority="1" type="io_tile" x="3" y="3"/>
    </fixed_layout>
  </layout>
  <device>
    <sizing R_minW_nmos="6065.520020" R_minW_pmos="18138.500000"/>
    <area grid_logic_tile_area="14813.392"/>
    <connection_block input_switch_name="buffer"/>
    <switch_block fs="3" type="wilton"/>
    <chan_width_distr>
      <x distr="uniform" peak="1.0"/>
      <y distr="uniform" peak="1.0"/>
    </chan_width_distr>
  </device>
  <switchlist>
    <switch Cin=".77e-15" Cout="4e-15" R="551" Tdel="6.8e-12" buf_size="27.645901" mux_trans_size="2.630740" name="routing" type="mux"/>
    <switch Cin=".77e-15" Cout="4e-15" R="551" Tdel="6.8e-12" buf_size="27.645901" mux_trans_size="2.630740" name="buffer" type="mux"/>
  </switchlist>
  <segmentlist>
    <segment Cmetal="22.5e-15" Rmetal="101" freq="1.0" length="12" name="dummy" type="bidir">
      <wire_switch name="routing"/>
      <opin_switch name="routing"/>
      <sb type="pattern">1 1 1 1 1 1 1 1 1 1 1 1 1</sb>
      <cb type="pattern">1 1 1 1 1 1 1 1 1 1 1 1</cb>
    </segment>
  </segmentlist>
  <directlist>
    <direct from_pin="pass_through_tile.out" name="gno" to_pin="io_tile.in" x_offset="-1" y_offset="0" z_offset="0"/>
    <direct from_pin="io_tile.out" name="gna" to_pin="pass_through_tile.in" x_offset="-1" y_offset="0" z_offset="0"/>
  </directlist>
</architecture>
