## =============================================================================================================================================================
## Xilinx Design Constraint File (XDC)
## =============================================================================================================================================================
## Board:         Digilent - ArtyZ7
## FPGA:          Xilinx Zynq 7000
## =============================================================================================================================================================
## General Purpose I/O 
## =============================================================================================================================================================
## Switch
## =============================================================================================================================================================
## -----------------------------------------------------------------------------
##	Bank:			35			
##	VCCO:			VCC3V3			
##	Location:		SW0,SW1		
## -----------------------------------------------------------------------------
## {IN}    SW0
set_property PACKAGE_PIN  M20      [ get_ports ArtyZ7_GPIO_Switch[0] ]	
## {IN}    SW1
set_property PACKAGE_PIN  M19      [ get_ports ArtyZ7_GPIO_Switch[1] ]	
