

================================================================
== Vivado HLS Report for 'matmul_hw'
================================================================
* Date:           Sat Jun  3 12:12:13 2017

* Version:        2016.4 (Build 1733598 on Wed Dec 14 22:59:20 MST 2016)
* Project:        hls_matmul_int
* Solution:       matmul_5b_32x32
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.68|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  16394|  16394|  16395|  16395|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |- L_col   |  16392|  16392|        25|         16|          1|  1024|    yes   |
        +----------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    581|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      8|       0|      0|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    961|
|Register         |        -|      -|    1776|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      8|    1776|   1542|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      3|       1|      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+---+----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF| LUT|
    +-------------------------+----------------------+---------+-------+---+----+
    |matmul_hw_mul_32scud_U1  |matmul_hw_mul_32scud  |        0|      4|  0|   0|
    |matmul_hw_mul_32scud_U2  |matmul_hw_mul_32scud  |        0|      4|  0|   0|
    +-------------------------+----------------------+---------+-------+---+----+
    |Total                    |                      |        0|      8|  0|   0|
    +-------------------------+----------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |c_Din_A                         |     +    |      0|  0|  16|          32|          32|
    |grp_fu_1000_p2                  |     +    |      0|  0|  16|          32|          32|
    |grp_fu_1006_p2                  |     +    |      0|  0|  16|          32|          32|
    |grp_fu_1012_p2                  |     +    |      0|  0|  16|          32|          32|
    |grp_fu_1026_p2                  |     +    |      0|  0|  16|          32|          32|
    |grp_fu_968_p2                   |     +    |      0|  0|  32|          32|          32|
    |grp_fu_974_p2                   |     +    |      0|  0|  32|          32|          32|
    |grp_fu_980_p2                   |     +    |      0|  0|  16|          32|          32|
    |grp_fu_986_p2                   |     +    |      0|  0|  16|          32|          32|
    |i_1_fu_1044_p2                  |     +    |      0|  0|   6|           6|           1|
    |indvar_flatten_next_fu_1038_p2  |     +    |      0|  0|  11|          11|           1|
    |j_1_fu_1494_p2                  |     +    |      0|  0|   6|           6|           1|
    |tmp16_fu_1535_p2                |     +    |      0|  0|  16|          32|          32|
    |tmp1_fu_1505_p2                 |     +    |      0|  0|  16|          32|          32|
    |tmp2_fu_1488_p2                 |     +    |      0|  0|  16|          32|          32|
    |tmp6_fu_1482_p2                 |     +    |      0|  0|  16|          32|          32|
    |tmp9_fu_1499_p2                 |     +    |      0|  0|  16|          32|          32|
    |tmp_35_fu_1110_p2               |     +    |      0|  0|   7|           7|           6|
    |tmp_37_fu_1164_p2               |     +    |      0|  0|   8|           8|           7|
    |tmp_39_fu_1215_p2               |     +    |      0|  0|   8|           8|           8|
    |tmp_41_fu_1268_p2               |     +    |      0|  0|   9|           9|           8|
    |tmp_43_fu_1319_p2               |     +    |      0|  0|   9|           9|           9|
    |tmp_45_fu_1369_p2               |     +    |      0|  0|   9|           9|           9|
    |tmp_48_fu_1470_p2               |     +    |      0|  0|  10|          10|           9|
    |tmp_49_fu_1524_p2               |     +    |      0|  0|  12|          12|          12|
    |exitcond_flatten_fu_1032_p2     |   icmp   |      0|  0|   5|          11|          12|
    |exitcond_fu_1050_p2             |   icmp   |      0|  0|   3|           6|           7|
    |tmp_10_fu_1176_p2               |    or    |      0|  0|  14|          10|           3|
    |tmp_12_fu_1200_p2               |    or    |      0|  0|  14|          10|           3|
    |tmp_14_fu_1226_p2               |    or    |      0|  0|  14|          10|           3|
    |tmp_16_fu_1250_p2               |    or    |      0|  0|  14|          10|           3|
    |tmp_18_fu_1280_p2               |    or    |      0|  0|  14|          10|           4|
    |tmp_20_fu_1304_p2               |    or    |      0|  0|  14|          10|           4|
    |tmp_22_fu_1330_p2               |    or    |      0|  0|  14|          10|           4|
    |tmp_24_fu_1354_p2               |    or    |      0|  0|  14|          10|           4|
    |tmp_26_fu_1380_p2               |    or    |      0|  0|  14|          10|           4|
    |tmp_28_fu_1404_p2               |    or    |      0|  0|  14|          10|           4|
    |tmp_30_fu_1428_p2               |    or    |      0|  0|  14|          10|           4|
    |tmp_32_fu_1452_p2               |    or    |      0|  0|  14|          10|           4|
    |tmp_4_fu_1092_p2                |    or    |      0|  0|  14|          10|           1|
    |tmp_7_fu_1122_p2                |    or    |      0|  0|  14|          10|           2|
    |tmp_9_fu_1146_p2                |    or    |      0|  0|  14|          10|           2|
    |j_mid2_fu_1056_p3               |  select  |      0|  0|   6|           1|           1|
    |tmp_mid2_v_fu_1064_p3           |  select  |      0|  0|   6|           1|           6|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0| 581|         712|         594|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+-----+-----------+-----+-----------+
    |             Name             | LUT | Input Size| Bits| Total Bits|
    +------------------------------+-----+-----------+-----+-----------+
    |a_0_Addr_A_orig               |  160|         17|   32|        544|
    |a_1_Addr_A_orig               |  160|         17|   32|        544|
    |ap_NS_fsm                     |   15|         19|    1|         19|
    |b_0_Addr_A_orig               |  160|         17|   32|        544|
    |b_1_Addr_A_orig               |  160|         17|   32|        544|
    |c_WEN_A                       |    4|          2|    4|          8|
    |grp_fu_715_p0                 |   64|         11|   32|        352|
    |grp_fu_715_p1                 |   64|         11|   32|        352|
    |grp_fu_716_p0                 |   64|         11|   32|        352|
    |grp_fu_716_p1                 |   64|         11|   32|        352|
    |i_phi_fu_697_p4               |    6|          2|    6|         12|
    |i_reg_693                     |    6|          2|    6|         12|
    |indvar_flatten_phi_fu_686_p4  |   11|          2|   11|         22|
    |indvar_flatten_reg_682        |   11|          2|   11|         22|
    |j_phi_fu_708_p4               |    6|          2|    6|         12|
    |j_reg_704                     |    6|          2|    6|         12|
    +------------------------------+-----+-----------+-----+-----------+
    |Total                         |  961|        145|  307|       3703|
    +------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------+----+----+-----+-----------+
    |                         Name                        | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------+----+----+-----+-----------+
    |a_0_load_12_reg_1892                                 |  32|   0|   32|          0|
    |a_0_load_13_reg_1932                                 |  32|   0|   32|          0|
    |a_0_load_14_reg_1972                                 |  32|   0|   32|          0|
    |a_0_load_15_reg_2007                                 |  32|   0|   32|          0|
    |a_1_load_12_reg_1902                                 |  32|   0|   32|          0|
    |a_1_load_13_reg_1942                                 |  32|   0|   32|          0|
    |a_1_load_14_reg_1982                                 |  32|   0|   32|          0|
    |a_1_load_15_reg_2017                                 |  32|   0|   32|          0|
    |ap_CS_fsm                                            |  18|   0|   18|          0|
    |ap_enable_reg_pp0_iter0                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                              |   1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1545  |   1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter1_j_mid2_reg_1554            |   6|   0|    6|          0|
    |ap_pipeline_reg_pp0_iter1_tmp_mid2_v_reg_1571        |   6|   0|    6|          0|
    |b_0_load_12_reg_1897                                 |  32|   0|   32|          0|
    |b_0_load_13_reg_1937                                 |  32|   0|   32|          0|
    |b_0_load_14_reg_1977                                 |  32|   0|   32|          0|
    |b_0_load_15_reg_2012                                 |  32|   0|   32|          0|
    |b_1_load_12_reg_1907                                 |  32|   0|   32|          0|
    |b_1_load_13_reg_1947                                 |  32|   0|   32|          0|
    |b_1_load_14_reg_1987                                 |  32|   0|   32|          0|
    |b_1_load_15_reg_2022                                 |  32|   0|   32|          0|
    |exitcond_flatten_reg_1545                            |   1|   0|    1|          0|
    |i_reg_693                                            |   6|   0|    6|          0|
    |indvar_flatten_next_reg_1549                         |  11|   0|   11|          0|
    |indvar_flatten_reg_682                               |  11|   0|   11|          0|
    |j_1_reg_2002                                         |   6|   0|    6|          0|
    |j_mid2_reg_1554                                      |   6|   0|    6|          0|
    |j_reg_704                                            |   6|   0|    6|          0|
    |reg_1018                                             |  32|   0|   32|          0|
    |reg_1022                                             |  32|   0|   32|          0|
    |reg_832                                              |  32|   0|   32|          0|
    |reg_837                                              |  32|   0|   32|          0|
    |reg_842                                              |  32|   0|   32|          0|
    |reg_847                                              |  32|   0|   32|          0|
    |reg_852                                              |  32|   0|   32|          0|
    |reg_857                                              |  32|   0|   32|          0|
    |reg_862                                              |  32|   0|   32|          0|
    |reg_867                                              |  32|   0|   32|          0|
    |reg_872                                              |  32|   0|   32|          0|
    |reg_877                                              |  32|   0|   32|          0|
    |reg_882                                              |  32|   0|   32|          0|
    |reg_887                                              |  32|   0|   32|          0|
    |reg_892                                              |  32|   0|   32|          0|
    |reg_897                                              |  32|   0|   32|          0|
    |reg_902                                              |  32|   0|   32|          0|
    |reg_907                                              |  32|   0|   32|          0|
    |reg_912                                              |  32|   0|   32|          0|
    |reg_917                                              |  32|   0|   32|          0|
    |reg_922                                              |  32|   0|   32|          0|
    |reg_927                                              |  32|   0|   32|          0|
    |reg_932                                              |  32|   0|   32|          0|
    |reg_937                                              |  32|   0|   32|          0|
    |reg_942                                              |  32|   0|   32|          0|
    |reg_947                                              |  32|   0|   32|          0|
    |reg_952                                              |  32|   0|   32|          0|
    |reg_956                                              |  32|   0|   32|          0|
    |reg_960                                              |  32|   0|   32|          0|
    |reg_964                                              |  32|   0|   32|          0|
    |reg_992                                              |  32|   0|   32|          0|
    |reg_996                                              |  32|   0|   32|          0|
    |tmp17_reg_1997                                       |  32|   0|   32|          0|
    |tmp1_reg_2027                                        |  32|   0|   32|          0|
    |tmp24_reg_2032                                       |  32|   0|   32|          0|
    |tmp2_reg_1992                                        |  32|   0|   32|          0|
    |tmp_2_cast4_cast_reg_1666                            |   6|   0|    8|          2|
    |tmp_2_cast4_reg_1756                                 |   6|   0|    9|          3|
    |tmp_39_reg_1711                                      |   8|   0|    8|          0|
    |tmp_mid2_v_reg_1571                                  |   6|   0|    6|          0|
    |tmp_reg_1577                                         |   6|   0|   10|          4|
    +-----------------------------------------------------+----+----+-----+-----------+
    |Total                                                |1776|   0| 1785|          9|
    +-----------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_start    |  in |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_done     | out |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_idle     | out |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_ready    | out |    1| ap_ctrl_hs |   matmul_hw  | return value |
|a_0_Addr_A  | out |   32|    bram    |      a_0     |     array    |
|a_0_EN_A    | out |    1|    bram    |      a_0     |     array    |
|a_0_WEN_A   | out |    4|    bram    |      a_0     |     array    |
|a_0_Din_A   | out |   32|    bram    |      a_0     |     array    |
|a_0_Dout_A  |  in |   32|    bram    |      a_0     |     array    |
|a_0_Clk_A   | out |    1|    bram    |      a_0     |     array    |
|a_0_Rst_A   | out |    1|    bram    |      a_0     |     array    |
|a_1_Addr_A  | out |   32|    bram    |      a_1     |     array    |
|a_1_EN_A    | out |    1|    bram    |      a_1     |     array    |
|a_1_WEN_A   | out |    4|    bram    |      a_1     |     array    |
|a_1_Din_A   | out |   32|    bram    |      a_1     |     array    |
|a_1_Dout_A  |  in |   32|    bram    |      a_1     |     array    |
|a_1_Clk_A   | out |    1|    bram    |      a_1     |     array    |
|a_1_Rst_A   | out |    1|    bram    |      a_1     |     array    |
|b_0_Addr_A  | out |   32|    bram    |      b_0     |     array    |
|b_0_EN_A    | out |    1|    bram    |      b_0     |     array    |
|b_0_WEN_A   | out |    4|    bram    |      b_0     |     array    |
|b_0_Din_A   | out |   32|    bram    |      b_0     |     array    |
|b_0_Dout_A  |  in |   32|    bram    |      b_0     |     array    |
|b_0_Clk_A   | out |    1|    bram    |      b_0     |     array    |
|b_0_Rst_A   | out |    1|    bram    |      b_0     |     array    |
|b_1_Addr_A  | out |   32|    bram    |      b_1     |     array    |
|b_1_EN_A    | out |    1|    bram    |      b_1     |     array    |
|b_1_WEN_A   | out |    4|    bram    |      b_1     |     array    |
|b_1_Din_A   | out |   32|    bram    |      b_1     |     array    |
|b_1_Dout_A  |  in |   32|    bram    |      b_1     |     array    |
|b_1_Clk_A   | out |    1|    bram    |      b_1     |     array    |
|b_1_Rst_A   | out |    1|    bram    |      b_1     |     array    |
|c_Addr_A    | out |   32|    bram    |       c      |     array    |
|c_EN_A      | out |    1|    bram    |       c      |     array    |
|c_WEN_A     | out |    4|    bram    |       c      |     array    |
|c_Din_A     | out |   32|    bram    |       c      |     array    |
|c_Dout_A    |  in |   32|    bram    |       c      |     array    |
|c_Clk_A     | out |    1|    bram    |       c      |     array    |
|c_Rst_A     | out |    1|    bram    |       c      |     array    |
+------------+-----+-----+------------+--------------+--------------+

